{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1434834834221 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1434834834223 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jun 20 22:13:54 2015 " "Processing started: Sat Jun 20 22:13:54 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1434834834223 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1434834834223 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off vgasync -c vgasync " "Command: quartus_map --read_settings_files=on --write_settings_files=off vgasync -c vgasync" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1434834834223 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1434834834473 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "qsyssystem.qsys " "Elaborating Qsys system entity \"qsyssystem.qsys\"" {  } {  } 0 12248 "Elaborating Qsys system entity \"%1!s!\"" 0 0 "Quartus II" 0 -1 1434834834553 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2015.06.20.22:13:56 Progress: Loading vgasync/qsyssystem.qsys " "2015.06.20.22:13:56 Progress: Loading vgasync/qsyssystem.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1434834836052 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2015.06.20.22:13:56 Progress: Reading input file " "2015.06.20.22:13:56 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1434834836310 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2015.06.20.22:13:56 Progress: Adding clk_0 \[clock_source 13.0\] " "2015.06.20.22:13:56 Progress: Adding clk_0 \[clock_source 13.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1434834836348 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2015.06.20.22:13:56 Progress: Parameterizing module clk_0 " "2015.06.20.22:13:56 Progress: Parameterizing module clk_0" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1434834836978 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2015.06.20.22:13:56 Progress: Adding altpll_0 \[altpll 13.0\] " "2015.06.20.22:13:56 Progress: Adding altpll_0 \[altpll 13.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1434834836985 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2015.06.20.22:13:57 Progress: Parameterizing module altpll_0 " "2015.06.20.22:13:57 Progress: Parameterizing module altpll_0" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1434834837596 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2015.06.20.22:13:57 Progress: Building connections " "2015.06.20.22:13:57 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1434834837601 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2015.06.20.22:13:57 Progress: Parameterizing connections " "2015.06.20.22:13:57 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1434834837804 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2015.06.20.22:13:57 Progress: Validating " "2015.06.20.22:13:57 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1434834837805 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2015.06.20.22:13:58 Progress: Done reading input file " "2015.06.20.22:13:58 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1434834838156 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Qsyssystem.altpll_0: altpll_0.pll_slave must be connected to an Avalon-MM master " "Qsyssystem.altpll_0: altpll_0.pll_slave must be connected to an Avalon-MM master" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1434834838304 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Qsyssystem.altpll_0: altpll_0.areset_conduit must be exported, or connected to a matching conduit. " "Qsyssystem.altpll_0: altpll_0.areset_conduit must be exported, or connected to a matching conduit." {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1434834838305 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Qsyssystem.altpll_0: altpll_0.locked_conduit must be exported, or connected to a matching conduit. " "Qsyssystem.altpll_0: altpll_0.locked_conduit must be exported, or connected to a matching conduit." {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1434834838305 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Qsyssystem.altpll_0: altpll_0.phasedone_conduit must be exported, or connected to a matching conduit. " "Qsyssystem.altpll_0: altpll_0.phasedone_conduit must be exported, or connected to a matching conduit." {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1434834838305 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Qsyssystem: Generating qsyssystem \"qsyssystem\" for QUARTUS_SYNTH " "Qsyssystem: Generating qsyssystem \"qsyssystem\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1434834838838 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pipeline_bridge_swap_transform: After transform: 2 modules, 2 connections " "Pipeline_bridge_swap_transform: After transform: 2 modules, 2 connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1434834838983 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "No custom instruction connections, skipping transform  " "No custom instruction connections, skipping transform " {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1434834838991 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "No Avalon connections, skipping transform  " "No Avalon connections, skipping transform " {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1434834839025 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Merlin_translator_transform: After transform: 2 modules, 2 connections " "Merlin_translator_transform: After transform: 2 modules, 2 connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1434834839025 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reset_adaptation_transform: After transform: 3 modules, 4 connections " "Reset_adaptation_transform: After transform: 3 modules, 4 connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1434834839119 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Merlin_mm_transform: After transform: 3 modules, 4 connections " "Merlin_mm_transform: After transform: 3 modules, 4 connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1434834839127 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Altpll_0: \"qsyssystem\" instantiated altpll \"altpll_0\" " "Altpll_0: \"qsyssystem\" instantiated altpll \"altpll_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1434834842710 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rst_controller: \"qsyssystem\" instantiated altera_reset_controller \"rst_controller\" " "Rst_controller: \"qsyssystem\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1434834842718 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Qsyssystem: Done qsyssystem\" with 3 modules, 5 files, 24866 bytes " "Qsyssystem: Done qsyssystem\" with 3 modules, 5 files, 24866 bytes" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1434834842719 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "qsyssystem.qsys " "Finished elaborating Qsys system entity \"qsyssystem.qsys\"" {  } {  } 0 12249 "Finished elaborating Qsys system entity \"%1!s!\"" 0 0 "Quartus II" 0 -1 1434834843444 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsyssystem/synthesis/submodules/qsyssystem_altpll_0.v 4 4 " "Found 4 design units, including 4 entities, in source file qsyssystem/synthesis/submodules/qsyssystem_altpll_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 qsyssystem_altpll_0_dffpipe_l2c " "Found entity 1: qsyssystem_altpll_0_dffpipe_l2c" {  } { { "qsyssystem/synthesis/submodules/qsyssystem_altpll_0.v" "" { Text "/home/twig/Scratch/vgasync/qsyssystem/synthesis/submodules/qsyssystem_altpll_0.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1434834843464 ""} { "Info" "ISGN_ENTITY_NAME" "2 qsyssystem_altpll_0_stdsync_sv6 " "Found entity 2: qsyssystem_altpll_0_stdsync_sv6" {  } { { "qsyssystem/synthesis/submodules/qsyssystem_altpll_0.v" "" { Text "/home/twig/Scratch/vgasync/qsyssystem/synthesis/submodules/qsyssystem_altpll_0.v" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1434834843464 ""} { "Info" "ISGN_ENTITY_NAME" "3 qsyssystem_altpll_0_altpll_go42 " "Found entity 3: qsyssystem_altpll_0_altpll_go42" {  } { { "qsyssystem/synthesis/submodules/qsyssystem_altpll_0.v" "" { Text "/home/twig/Scratch/vgasync/qsyssystem/synthesis/submodules/qsyssystem_altpll_0.v" 130 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1434834843464 ""} { "Info" "ISGN_ENTITY_NAME" "4 qsyssystem_altpll_0 " "Found entity 4: qsyssystem_altpll_0" {  } { { "qsyssystem/synthesis/submodules/qsyssystem_altpll_0.v" "" { Text "/home/twig/Scratch/vgasync/qsyssystem/synthesis/submodules/qsyssystem_altpll_0.v" 213 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1434834843464 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1434834843464 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsyssystem/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file qsyssystem/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "qsyssystem/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "/home/twig/Scratch/vgasync/qsyssystem/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1434834843565 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1434834843565 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsyssystem/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file qsyssystem/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "qsyssystem/synthesis/submodules/altera_reset_controller.v" "" { Text "/home/twig/Scratch/vgasync/qsyssystem/synthesis/submodules/altera_reset_controller.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1434834843569 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1434834843569 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsyssystem/synthesis/qsyssystem.v 1 1 " "Found 1 design units, including 1 entities, in source file qsyssystem/synthesis/qsyssystem.v" { { "Info" "ISGN_ENTITY_NAME" "1 qsyssystem " "Found entity 1: qsyssystem" {  } { { "qsyssystem/synthesis/qsyssystem.v" "" { Text "/home/twig/Scratch/vgasync/qsyssystem/synthesis/qsyssystem.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1434834843573 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1434834843573 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "vgasync.verilog(83) " "Verilog HDL information at vgasync.verilog(83): always construct contains both blocking and non-blocking assignments" {  } { { "vgasync.verilog" "" { Text "/home/twig/Scratch/vgasync/vgasync.verilog" 83 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1434834843577 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vgasync.verilog 2 2 " "Found 2 design units, including 2 entities, in source file vgasync.verilog" { { "Info" "ISGN_ENTITY_NAME" "1 vgasync " "Found entity 1: vgasync" {  } { { "vgasync.verilog" "" { Text "/home/twig/Scratch/vgasync/vgasync.verilog" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1434834843578 ""} { "Info" "ISGN_ENTITY_NAME" "2 vga_frame " "Found entity 2: vga_frame" {  } { { "vgasync.verilog" "" { Text "/home/twig/Scratch/vgasync/vgasync.verilog" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1434834843578 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1434834843578 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "altpllwdp.v 1 1 " "Found 1 design units, including 1 entities, in source file altpllwdp.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpllwdp " "Found entity 1: altpllwdp" {  } { { "altpllwdp.v" "" { Text "/home/twig/Scratch/vgasync/altpllwdp.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1434834843583 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1434834843583 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsyssystem/qsyssystem.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsyssystem/qsyssystem.v" { { "Info" "ISGN_ENTITY_NAME" "1 qsyssystem " "Found entity 1: qsyssystem" {  } { { "db/ip/qsyssystem/qsyssystem.v" "" { Text "/home/twig/Scratch/vgasync/db/ip/qsyssystem/qsyssystem.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1434834843587 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1434834843587 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsyssystem/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsyssystem/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "db/ip/qsyssystem/submodules/altera_reset_controller.v" "" { Text "/home/twig/Scratch/vgasync/db/ip/qsyssystem/submodules/altera_reset_controller.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1434834843590 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1434834843590 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsyssystem/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsyssystem/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "db/ip/qsyssystem/submodules/altera_reset_synchronizer.v" "" { Text "/home/twig/Scratch/vgasync/db/ip/qsyssystem/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1434834843593 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1434834843593 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsyssystem/submodules/qsyssystem_altpll_0.v 4 4 " "Found 4 design units, including 4 entities, in source file db/ip/qsyssystem/submodules/qsyssystem_altpll_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 qsyssystem_altpll_0_dffpipe_l2c " "Found entity 1: qsyssystem_altpll_0_dffpipe_l2c" {  } { { "db/ip/qsyssystem/submodules/qsyssystem_altpll_0.v" "" { Text "/home/twig/Scratch/vgasync/db/ip/qsyssystem/submodules/qsyssystem_altpll_0.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1434834843598 ""} { "Info" "ISGN_ENTITY_NAME" "2 qsyssystem_altpll_0_stdsync_sv6 " "Found entity 2: qsyssystem_altpll_0_stdsync_sv6" {  } { { "db/ip/qsyssystem/submodules/qsyssystem_altpll_0.v" "" { Text "/home/twig/Scratch/vgasync/db/ip/qsyssystem/submodules/qsyssystem_altpll_0.v" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1434834843598 ""} { "Info" "ISGN_ENTITY_NAME" "3 qsyssystem_altpll_0_altpll_go42 " "Found entity 3: qsyssystem_altpll_0_altpll_go42" {  } { { "db/ip/qsyssystem/submodules/qsyssystem_altpll_0.v" "" { Text "/home/twig/Scratch/vgasync/db/ip/qsyssystem/submodules/qsyssystem_altpll_0.v" 130 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1434834843598 ""} { "Info" "ISGN_ENTITY_NAME" "4 qsyssystem_altpll_0 " "Found entity 4: qsyssystem_altpll_0" {  } { { "db/ip/qsyssystem/submodules/qsyssystem_altpll_0.v" "" { Text "/home/twig/Scratch/vgasync/db/ip/qsyssystem/submodules/qsyssystem_altpll_0.v" 213 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1434834843598 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1434834843598 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "vgasync.verilog(11) " "Verilog HDL Instantiation warning at vgasync.verilog(11): instance has no name" {  } { { "vgasync.verilog" "" { Text "/home/twig/Scratch/vgasync/vgasync.verilog" 11 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1434834843605 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "vgasync " "Elaborating entity \"vgasync\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1434834843711 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "reset vgasync.verilog(4) " "Verilog HDL or VHDL warning at vgasync.verilog(4): object \"reset\" assigned a value but never read" {  } { { "vgasync.verilog" "" { Text "/home/twig/Scratch/vgasync/vgasync.verilog" 4 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1434834843713 "|vgasync"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_frame vga_frame:comb_5 " "Elaborating entity \"vga_frame\" for hierarchy \"vga_frame:comb_5\"" {  } { { "vgasync.verilog" "comb_5" { Text "/home/twig/Scratch/vgasync/vgasync.verilog" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1434834843732 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "f vgasync.verilog(74) " "Verilog HDL or VHDL warning at vgasync.verilog(74): object \"f\" assigned a value but never read" {  } { { "vgasync.verilog" "" { Text "/home/twig/Scratch/vgasync/vgasync.verilog" 74 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1434834843733 "|vgasync|vga_frame:comb_5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 vgasync.verilog(76) " "Verilog HDL assignment warning at vgasync.verilog(76): truncated value with size 32 to match size of target (1)" {  } { { "vgasync.verilog" "" { Text "/home/twig/Scratch/vgasync/vgasync.verilog" 76 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1434834843733 "|vgasync|vga_frame:comb_5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 vgasync.verilog(95) " "Verilog HDL assignment warning at vgasync.verilog(95): truncated value with size 32 to match size of target (24)" {  } { { "vgasync.verilog" "" { Text "/home/twig/Scratch/vgasync/vgasync.verilog" 95 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1434834843734 "|vgasync|vga_frame:comb_5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 vgasync.verilog(126) " "Verilog HDL assignment warning at vgasync.verilog(126): truncated value with size 32 to match size of target (1)" {  } { { "vgasync.verilog" "" { Text "/home/twig/Scratch/vgasync/vgasync.verilog" 126 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1434834843736 "|vgasync|vga_frame:comb_5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 vgasync.verilog(128) " "Verilog HDL assignment warning at vgasync.verilog(128): truncated value with size 32 to match size of target (1)" {  } { { "vgasync.verilog" "" { Text "/home/twig/Scratch/vgasync/vgasync.verilog" 128 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1434834843737 "|vgasync|vga_frame:comb_5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 vgasync.verilog(135) " "Verilog HDL assignment warning at vgasync.verilog(135): truncated value with size 32 to match size of target (1)" {  } { { "vgasync.verilog" "" { Text "/home/twig/Scratch/vgasync/vgasync.verilog" 135 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1434834843737 "|vgasync|vga_frame:comb_5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 vgasync.verilog(137) " "Verilog HDL assignment warning at vgasync.verilog(137): truncated value with size 32 to match size of target (1)" {  } { { "vgasync.verilog" "" { Text "/home/twig/Scratch/vgasync/vgasync.verilog" 137 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1434834843737 "|vgasync|vga_frame:comb_5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 vgasync.verilog(157) " "Verilog HDL assignment warning at vgasync.verilog(157): truncated value with size 32 to match size of target (24)" {  } { { "vgasync.verilog" "" { Text "/home/twig/Scratch/vgasync/vgasync.verilog" 157 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1434834843737 "|vgasync|vga_frame:comb_5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 vgasync.verilog(160) " "Verilog HDL assignment warning at vgasync.verilog(160): truncated value with size 32 to match size of target (24)" {  } { { "vgasync.verilog" "" { Text "/home/twig/Scratch/vgasync/vgasync.verilog" 160 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1434834843738 "|vgasync|vga_frame:comb_5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 vgasync.verilog(163) " "Verilog HDL assignment warning at vgasync.verilog(163): truncated value with size 32 to match size of target (24)" {  } { { "vgasync.verilog" "" { Text "/home/twig/Scratch/vgasync/vgasync.verilog" 163 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1434834843738 "|vgasync|vga_frame:comb_5"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpllwdp altpllwdp:altpllwdp_inst " "Elaborating entity \"altpllwdp\" for hierarchy \"altpllwdp:altpllwdp_inst\"" {  } { { "vgasync.verilog" "altpllwdp_inst" { Text "/home/twig/Scratch/vgasync/vgasync.verilog" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1434834843775 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll altpllwdp:altpllwdp_inst\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"altpllwdp:altpllwdp_inst\|altpll:altpll_component\"" {  } { { "altpllwdp.v" "altpll_component" { Text "/home/twig/Scratch/vgasync/altpllwdp.v" 111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1434834843891 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "altpllwdp:altpllwdp_inst\|altpll:altpll_component " "Elaborated megafunction instantiation \"altpllwdp:altpllwdp_inst\|altpll:altpll_component\"" {  } { { "altpllwdp.v" "" { Text "/home/twig/Scratch/vgasync/altpllwdp.v" 111 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1434834843895 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "altpllwdp:altpllwdp_inst\|altpll:altpll_component " "Instantiated megafunction \"altpllwdp:altpllwdp_inst\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1434834843896 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 119 " "Parameter \"clk0_divide_by\" = \"119\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1434834843896 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1434834843896 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 75 " "Parameter \"clk0_multiply_by\" = \"75\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1434834843896 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1434834843896 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1434834843896 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1434834843896 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone III " "Parameter \"intended_device_family\" = \"Cyclone III\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1434834843896 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=altpllwdp " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=altpllwdp\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1434834843896 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1434834843896 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1434834843896 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1434834843896 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1434834843896 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1434834843896 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1434834843896 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1434834843896 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1434834843896 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1434834843896 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1434834843896 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1434834843896 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1434834843896 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1434834843896 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1434834843896 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1434834843896 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_USED " "Parameter \"port_phasecounterselect\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1434834843896 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_USED " "Parameter \"port_phasedone\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1434834843896 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_USED " "Parameter \"port_phasestep\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1434834843896 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_USED " "Parameter \"port_phaseupdown\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1434834843896 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1434834843896 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1434834843896 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_USED " "Parameter \"port_scanclk\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1434834843896 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1434834843896 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1434834843896 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1434834843896 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1434834843896 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1434834843896 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1434834843896 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1434834843896 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1434834843896 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1434834843896 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1434834843896 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1434834843896 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1434834843896 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1434834843896 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1434834843896 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1434834843896 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1434834843896 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1434834843896 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1434834843896 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1434834843896 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1434834843896 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1434834843896 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1434834843896 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1434834843896 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_phasecounterselect 3 " "Parameter \"width_phasecounterselect\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1434834843896 ""}  } { { "altpllwdp.v" "" { Text "/home/twig/Scratch/vgasync/altpllwdp.v" 111 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1434834843896 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altpllwdp_altpll.v 8 8 " "Found 8 design units, including 8 entities, in source file db/altpllwdp_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpllwdp_altpll_dyn_phase_le " "Found entity 1: altpllwdp_altpll_dyn_phase_le" {  } { { "db/altpllwdp_altpll.v" "" { Text "/home/twig/Scratch/vgasync/db/altpllwdp_altpll.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1434834843959 ""} { "Info" "ISGN_ENTITY_NAME" "2 altpllwdp_altpll_dyn_phase_le1 " "Found entity 2: altpllwdp_altpll_dyn_phase_le1" {  } { { "db/altpllwdp_altpll.v" "" { Text "/home/twig/Scratch/vgasync/db/altpllwdp_altpll.v" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1434834843959 ""} { "Info" "ISGN_ENTITY_NAME" "3 altpllwdp_altpll_dyn_phase_le12 " "Found entity 3: altpllwdp_altpll_dyn_phase_le12" {  } { { "db/altpllwdp_altpll.v" "" { Text "/home/twig/Scratch/vgasync/db/altpllwdp_altpll.v" 120 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1434834843959 ""} { "Info" "ISGN_ENTITY_NAME" "4 altpllwdp_cmpr " "Found entity 4: altpllwdp_cmpr" {  } { { "db/altpllwdp_altpll.v" "" { Text "/home/twig/Scratch/vgasync/db/altpllwdp_altpll.v" 170 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1434834843959 ""} { "Info" "ISGN_ENTITY_NAME" "5 altpllwdp_cntr " "Found entity 5: altpllwdp_cntr" {  } { { "db/altpllwdp_altpll.v" "" { Text "/home/twig/Scratch/vgasync/db/altpllwdp_altpll.v" 204 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1434834843959 ""} { "Info" "ISGN_ENTITY_NAME" "6 altpllwdp_cmpr1 " "Found entity 6: altpllwdp_cmpr1" {  } { { "db/altpllwdp_altpll.v" "" { Text "/home/twig/Scratch/vgasync/db/altpllwdp_altpll.v" 308 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1434834843959 ""} { "Info" "ISGN_ENTITY_NAME" "7 altpllwdp_cntr1 " "Found entity 7: altpllwdp_cntr1" {  } { { "db/altpllwdp_altpll.v" "" { Text "/home/twig/Scratch/vgasync/db/altpllwdp_altpll.v" 342 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1434834843959 ""} { "Info" "ISGN_ENTITY_NAME" "8 altpllwdp_altpll " "Found entity 8: altpllwdp_altpll" {  } { { "db/altpllwdp_altpll.v" "" { Text "/home/twig/Scratch/vgasync/db/altpllwdp_altpll.v" 445 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1434834843959 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1434834843959 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpllwdp_altpll altpllwdp:altpllwdp_inst\|altpll:altpll_component\|altpllwdp_altpll:auto_generated " "Elaborating entity \"altpllwdp_altpll\" for hierarchy \"altpllwdp:altpllwdp_inst\|altpll:altpll_component\|altpllwdp_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "/opt/altera/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1434834843962 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpllwdp_altpll_dyn_phase_le altpllwdp:altpllwdp_inst\|altpll:altpll_component\|altpllwdp_altpll:auto_generated\|altpllwdp_altpll_dyn_phase_le:altpll_dyn_phase_le2 " "Elaborating entity \"altpllwdp_altpll_dyn_phase_le\" for hierarchy \"altpllwdp:altpllwdp_inst\|altpll:altpll_component\|altpllwdp_altpll:auto_generated\|altpllwdp_altpll_dyn_phase_le:altpll_dyn_phase_le2\"" {  } { { "db/altpllwdp_altpll.v" "altpll_dyn_phase_le2" { Text "/home/twig/Scratch/vgasync/db/altpllwdp_altpll.v" 502 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1434834843965 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpllwdp_altpll_dyn_phase_le1 altpllwdp:altpllwdp_inst\|altpll:altpll_component\|altpllwdp_altpll:auto_generated\|altpllwdp_altpll_dyn_phase_le1:altpll_dyn_phase_le4 " "Elaborating entity \"altpllwdp_altpll_dyn_phase_le1\" for hierarchy \"altpllwdp:altpllwdp_inst\|altpll:altpll_component\|altpllwdp_altpll:auto_generated\|altpllwdp_altpll_dyn_phase_le1:altpll_dyn_phase_le4\"" {  } { { "db/altpllwdp_altpll.v" "altpll_dyn_phase_le4" { Text "/home/twig/Scratch/vgasync/db/altpllwdp_altpll.v" 509 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1434834843967 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpllwdp_altpll_dyn_phase_le12 altpllwdp:altpllwdp_inst\|altpll:altpll_component\|altpllwdp_altpll:auto_generated\|altpllwdp_altpll_dyn_phase_le12:altpll_dyn_phase_le5 " "Elaborating entity \"altpllwdp_altpll_dyn_phase_le12\" for hierarchy \"altpllwdp:altpllwdp_inst\|altpll:altpll_component\|altpllwdp_altpll:auto_generated\|altpllwdp_altpll_dyn_phase_le12:altpll_dyn_phase_le5\"" {  } { { "db/altpllwdp_altpll.v" "altpll_dyn_phase_le5" { Text "/home/twig/Scratch/vgasync/db/altpllwdp_altpll.v" 516 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1434834843969 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpllwdp_cntr altpllwdp:altpllwdp_inst\|altpll:altpll_component\|altpllwdp_altpll:auto_generated\|altpllwdp_cntr:phasestep_counter " "Elaborating entity \"altpllwdp_cntr\" for hierarchy \"altpllwdp:altpllwdp_inst\|altpll:altpll_component\|altpllwdp_altpll:auto_generated\|altpllwdp_cntr:phasestep_counter\"" {  } { { "db/altpllwdp_altpll.v" "phasestep_counter" { Text "/home/twig/Scratch/vgasync/db/altpllwdp_altpll.v" 553 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1434834843970 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpllwdp_cmpr altpllwdp:altpllwdp_inst\|altpll:altpll_component\|altpllwdp_altpll:auto_generated\|altpllwdp_cntr:phasestep_counter\|altpllwdp_cmpr:cmpr12 " "Elaborating entity \"altpllwdp_cmpr\" for hierarchy \"altpllwdp:altpllwdp_inst\|altpll:altpll_component\|altpllwdp_altpll:auto_generated\|altpllwdp_cntr:phasestep_counter\|altpllwdp_cmpr:cmpr12\"" {  } { { "db/altpllwdp_altpll.v" "cmpr12" { Text "/home/twig/Scratch/vgasync/db/altpllwdp_altpll.v" 272 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1434834843972 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpllwdp_cntr1 altpllwdp:altpllwdp_inst\|altpll:altpll_component\|altpllwdp_altpll:auto_generated\|altpllwdp_cntr1:pll_internal_phasestep " "Elaborating entity \"altpllwdp_cntr1\" for hierarchy \"altpllwdp:altpllwdp_inst\|altpll:altpll_component\|altpllwdp_altpll:auto_generated\|altpllwdp_cntr1:pll_internal_phasestep\"" {  } { { "db/altpllwdp_altpll.v" "pll_internal_phasestep" { Text "/home/twig/Scratch/vgasync/db/altpllwdp_altpll.v" 559 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1434834843974 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpllwdp_cmpr1 altpllwdp:altpllwdp_inst\|altpll:altpll_component\|altpllwdp_altpll:auto_generated\|altpllwdp_cntr1:pll_internal_phasestep\|altpllwdp_cmpr1:cmpr14 " "Elaborating entity \"altpllwdp_cmpr1\" for hierarchy \"altpllwdp:altpllwdp_inst\|altpll:altpll_component\|altpllwdp_altpll:auto_generated\|altpllwdp_cntr1:pll_internal_phasestep\|altpllwdp_cmpr1:cmpr14\"" {  } { { "db/altpllwdp_altpll.v" "cmpr14" { Text "/home/twig/Scratch/vgasync/db/altpllwdp_altpll.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1434834843976 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1434834844936 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1434834845261 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "altpllwdp:altpllwdp_inst\|altpll:altpll_component\|altpllwdp_altpll:auto_generated\|altpllwdp_altpll_dyn_phase_le:altpll_dyn_phase_le2\|wire_le_comb8_combout " "Logic cell \"altpllwdp:altpllwdp_inst\|altpll:altpll_component\|altpllwdp_altpll:auto_generated\|altpllwdp_altpll_dyn_phase_le:altpll_dyn_phase_le2\|wire_le_comb8_combout\"" {  } { { "db/altpllwdp_altpll.v" "le_comb8" { Text "/home/twig/Scratch/vgasync/db/altpllwdp_altpll.v" 58 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1434834845548 ""} { "Info" "ISCL_SCL_CELL_NAME" "altpllwdp:altpllwdp_inst\|altpll:altpll_component\|altpllwdp_altpll:auto_generated\|altpllwdp_altpll_dyn_phase_le1:altpll_dyn_phase_le4\|wire_le_comb9_combout " "Logic cell \"altpllwdp:altpllwdp_inst\|altpll:altpll_component\|altpllwdp_altpll:auto_generated\|altpllwdp_altpll_dyn_phase_le1:altpll_dyn_phase_le4\|wire_le_comb9_combout\"" {  } { { "db/altpllwdp_altpll.v" "le_comb9" { Text "/home/twig/Scratch/vgasync/db/altpllwdp_altpll.v" 101 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1434834845548 ""} { "Info" "ISCL_SCL_CELL_NAME" "altpllwdp:altpllwdp_inst\|altpll:altpll_component\|altpllwdp_altpll:auto_generated\|altpllwdp_altpll_dyn_phase_le12:altpll_dyn_phase_le5\|wire_le_comb10_combout " "Logic cell \"altpllwdp:altpllwdp_inst\|altpll:altpll_component\|altpllwdp_altpll:auto_generated\|altpllwdp_altpll_dyn_phase_le12:altpll_dyn_phase_le5\|wire_le_comb10_combout\"" {  } { { "db/altpllwdp_altpll.v" "le_comb10" { Text "/home/twig/Scratch/vgasync/db/altpllwdp_altpll.v" 144 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1434834845548 ""} { "Info" "ISCL_SCL_CELL_NAME" "altpllwdp:altpllwdp_inst\|altpll:altpll_component\|altpllwdp_altpll:auto_generated\|remap_decoy_le3a_0 " "Logic cell \"altpllwdp:altpllwdp_inst\|altpll:altpll_component\|altpllwdp_altpll:auto_generated\|remap_decoy_le3a_0\"" {  } { { "db/altpllwdp_altpll.v" "remap_decoy_le3a_0" { Text "/home/twig/Scratch/vgasync/db/altpllwdp_altpll.v" 540 0 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1434834845548 ""} { "Info" "ISCL_SCL_CELL_NAME" "altpllwdp:altpllwdp_inst\|altpll:altpll_component\|altpllwdp_altpll:auto_generated\|remap_decoy_le3a_1 " "Logic cell \"altpllwdp:altpllwdp_inst\|altpll:altpll_component\|altpllwdp_altpll:auto_generated\|remap_decoy_le3a_1\"" {  } { { "db/altpllwdp_altpll.v" "remap_decoy_le3a_1" { Text "/home/twig/Scratch/vgasync/db/altpllwdp_altpll.v" 544 0 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1434834845548 ""} { "Info" "ISCL_SCL_CELL_NAME" "altpllwdp:altpllwdp_inst\|altpll:altpll_component\|altpllwdp_altpll:auto_generated\|remap_decoy_le3a_2 " "Logic cell \"altpllwdp:altpllwdp_inst\|altpll:altpll_component\|altpllwdp_altpll:auto_generated\|remap_decoy_le3a_2\"" {  } { { "db/altpllwdp_altpll.v" "remap_decoy_le3a_2" { Text "/home/twig/Scratch/vgasync/db/altpllwdp_altpll.v" 548 0 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1434834845548 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Quartus II" 0 -1 1434834845548 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/twig/Scratch/vgasync/output_files/vgasync.map.smsg " "Generated suppressed messages file /home/twig/Scratch/vgasync/output_files/vgasync.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1434834845587 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "8 0 1 0 7 " "Adding 8 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 7 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1434834845761 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1434834845761 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "486 " "Implemented 486 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1434834845873 ""} { "Info" "ICUT_CUT_TM_OPINS" "14 " "Implemented 14 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1434834845873 ""} { "Info" "ICUT_CUT_TM_LCELLS" "469 " "Implemented 469 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1434834845873 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Quartus II" 0 -1 1434834845873 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1434834845873 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 18 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 18 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "627 " "Peak virtual memory: 627 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1434834845888 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jun 20 22:14:05 2015 " "Processing ended: Sat Jun 20 22:14:05 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1434834845888 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1434834845888 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1434834845888 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1434834845888 ""}
