INFO-FLOW: Workspace /home/cse237c_fa24_s_chen/RSA_Implementation_on_PYNQ/rsa_optimized4/baseline/solution1 opened at Thu Dec 12 16:24:29 PST 2024
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xc7z020-clg400-1 
Execute       create_platform xc7z020-clg400-1 -board  
DBG:HLSDevice: Trying to load device library: /tools/Xilinx/Vitis_HLS/2022.2/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/Xilinx/Vivado/2022.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
Command       create_platform done; 0.27 sec.
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.32 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1464@%s config_interface -m_axi_latency=0 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=0
Execute     config_interface -m_axi_latency=0 
Command   open_solution done; 0.37 sec.
Execute   set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
Execute     create_platform xc7z020-clg400-1 -board  
Execute     source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   config_interface -m_axi_latency 0 
INFO: [HLS 200-1510] Running: config_interface -m_axi_latency 0 
Execute   source ./baseline/solution1/directives.tcl 
INFO: [HLS 200-1510] Running: source ./baseline/solution1/directives.tcl
Execute     set_directive_top -name rsa rsa 
INFO: [HLS 200-1510] Running: set_directive_top -name rsa rsa 
Execute     set_directive_latency -min 2 mod_inverse/MOD_INVERSE 
INFO: [HLS 200-1510] Running: set_directive_latency -min 2 mod_inverse/MOD_INVERSE 
Execute   csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 10.01 seconds; current allocated memory: 214.285 MB.
INFO: [HLS 200-10] Analyzing design file 'rsa.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling rsa.cpp as C++
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute       ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang rsa.cpp -foptimization-record-file=/home/cse237c_fa24_s_chen/RSA_Implementation_on_PYNQ/rsa_optimized4/baseline/solution1/.autopilot/db/rsa.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot -I /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -I /usr/include/x86_64-linux-gnu -o /home/cse237c_fa24_s_chen/RSA_Implementation_on_PYNQ/rsa_optimized4/baseline/solution1/.autopilot/db/rsa.pp.0.cpp -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-1 > /home/cse237c_fa24_s_chen/RSA_Implementation_on_PYNQ/rsa_optimized4/baseline/solution1/.autopilot/db/rsa.cpp.clang.out.log 2> /home/cse237c_fa24_s_chen/RSA_Implementation_on_PYNQ/rsa_optimized4/baseline/solution1/.autopilot/db/rsa.cpp.clang.err.log 
Command       ap_eval done; 0.14 sec.
INFO-FLOW: Done: GCC PP 39 time: 0.1 seconds per iteration
Execute       set_directive_top rsa -name=rsa 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
INFO-FLOW: Source syntax check for synthesis
Execute       ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/cse237c_fa24_s_chen/RSA_Implementation_on_PYNQ/rsa_optimized4/baseline/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /home/cse237c_fa24_s_chen/RSA_Implementation_on_PYNQ/rsa_optimized4/baseline/solution1/.autopilot/db/rsa.pp.0.cpp -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-1 > /home/cse237c_fa24_s_chen/RSA_Implementation_on_PYNQ/rsa_optimized4/baseline/solution1/.autopilot/db/clang.out.log 2> /home/cse237c_fa24_s_chen/RSA_Implementation_on_PYNQ/rsa_optimized4/baseline/solution1/.autopilot/db/clang.err.log 
Command       ap_eval done; 1.65 sec.
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector /home/cse237c_fa24_s_chen/RSA_Implementation_on_PYNQ/rsa_optimized4/baseline/solution1/.autopilot/db/rsa.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/cse237c_fa24_s_chen/RSA_Implementation_on_PYNQ/rsa_optimized4/baseline/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/cse237c_fa24_s_chen/RSA_Implementation_on_PYNQ/rsa_optimized4/baseline/solution1/.autopilot/db/.systemc_flag -fix-errors /home/cse237c_fa24_s_chen/RSA_Implementation_on_PYNQ/rsa_optimized4/baseline/solution1/.autopilot/db/rsa.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 1.6 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma /home/cse237c_fa24_s_chen/RSA_Implementation_on_PYNQ/rsa_optimized4/baseline/solution1/.autopilot/db/rsa.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/cse237c_fa24_s_chen/RSA_Implementation_on_PYNQ/rsa_optimized4/baseline/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/cse237c_fa24_s_chen/RSA_Implementation_on_PYNQ/rsa_optimized4/baseline/solution1/.autopilot/db/all.directive.json -fix-errors /home/cse237c_fa24_s_chen/RSA_Implementation_on_PYNQ/rsa_optimized4/baseline/solution1/.autopilot/db/rsa.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 1.85 sec.
Execute       clang_tidy xilinx-remove-assert -desc remove-assert /home/cse237c_fa24_s_chen/RSA_Implementation_on_PYNQ/rsa_optimized4/baseline/solution1/.autopilot/db/rsa.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: exec /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-remove-assert -fix-errors /home/cse237c_fa24_s_chen/RSA_Implementation_on_PYNQ/rsa_optimized4/baseline/solution1/.autopilot/db/rsa.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 1.57 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 3.4 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /home/cse237c_fa24_s_chen/RSA_Implementation_on_PYNQ/rsa_optimized4/baseline/solution1/.autopilot/db/rsa.pp.0.cpp std=gnu++14 -target fpga  
Execute         ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/cse237c_fa24_s_chen/RSA_Implementation_on_PYNQ/rsa_optimized4/baseline/solution1/.autopilot/db/rsa.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/cse237c_fa24_s_chen/RSA_Implementation_on_PYNQ/rsa_optimized4/baseline/solution1/.autopilot/db/rsa.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /home/cse237c_fa24_s_chen/RSA_Implementation_on_PYNQ/rsa_optimized4/baseline/solution1/.autopilot/db/rsa.pp.0.cpp.clang-tidy.loop-label.out.log 2> /home/cse237c_fa24_s_chen/RSA_Implementation_on_PYNQ/rsa_optimized4/baseline/solution1/.autopilot/db/rsa.pp.0.cpp.clang-tidy.loop-label.err.log 
Command         ap_eval done; 3.4 sec.
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Command       clang_tidy done; 3.64 sec.
Execute       ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/cse237c_fa24_s_chen/RSA_Implementation_on_PYNQ/rsa_optimized4/baseline/solution1/.autopilot/db/rsa.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /home/cse237c_fa24_s_chen/RSA_Implementation_on_PYNQ/rsa_optimized4/baseline/solution1/.autopilot/db/rsa.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/cse237c_fa24_s_chen/RSA_Implementation_on_PYNQ/rsa_optimized4/baseline/solution1/.autopilot/db/rsa.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /home/cse237c_fa24_s_chen/RSA_Implementation_on_PYNQ/rsa_optimized4/baseline/solution1/.autopilot/db/rsa.pp.0.cpp.xilinx-dataflow-lawyer.err.log 
Command       ap_eval done; 1.53 sec.
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: compiling source code to llvm bc
Execute       ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/cse237c_fa24_s_chen/RSA_Implementation_on_PYNQ/rsa_optimized4/baseline/solution1/.autopilot/db/rsa.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /home/cse237c_fa24_s_chen/RSA_Implementation_on_PYNQ/rsa_optimized4/baseline/solution1/.autopilot/db/rsa.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot -I /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o /home/cse237c_fa24_s_chen/RSA_Implementation_on_PYNQ/rsa_optimized4/baseline/solution1/.autopilot/db/rsa.bc -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-1 > /home/cse237c_fa24_s_chen/RSA_Implementation_on_PYNQ/rsa_optimized4/baseline/solution1/.autopilot/db/rsa.pp.0.cpp.clang.out.log 2> /home/cse237c_fa24_s_chen/RSA_Implementation_on_PYNQ/rsa_optimized4/baseline/solution1/.autopilot/db/rsa.pp.0.cpp.clang.err.log 
Command       ap_eval done; 1.65 sec.
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 12.52 seconds. CPU system time: 1.24 seconds. Elapsed time: 13.76 seconds; current allocated memory: 218.781 MB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute       run_link_or_opt -out /home/cse237c_fa24_s_chen/RSA_Implementation_on_PYNQ/rsa_optimized4/baseline/solution1/.autopilot/db/a.g.ld.0.bc -args  "/home/cse237c_fa24_s_chen/RSA_Implementation_on_PYNQ/rsa_optimized4/baseline/solution1/.autopilot/db/rsa.g.bc"  
Execute         ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/cse237c_fa24_s_chen/RSA_Implementation_on_PYNQ/rsa_optimized4/baseline/solution1/.autopilot/db/rsa.g.bc -o /home/cse237c_fa24_s_chen/RSA_Implementation_on_PYNQ/rsa_optimized4/baseline/solution1/.autopilot/db/a.g.ld.0.bc > /home/cse237c_fa24_s_chen/RSA_Implementation_on_PYNQ/rsa_optimized4/baseline/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.out.log 2> /home/cse237c_fa24_s_chen/RSA_Implementation_on_PYNQ/rsa_optimized4/baseline/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.err.log 
INFO-FLOW: 
Execute       run_link_or_opt -opt -out /home/cse237c_fa24_s_chen/RSA_Implementation_on_PYNQ/rsa_optimized4/baseline/solution1/.autopilot/db/a.g.ld.1.lower.bc -args /home/cse237c_fa24_s_chen/RSA_Implementation_on_PYNQ/rsa_optimized4/baseline/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
Execute         ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/cse237c_fa24_s_chen/RSA_Implementation_on_PYNQ/rsa_optimized4/baseline/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.diag.yml /home/cse237c_fa24_s_chen/RSA_Implementation_on_PYNQ/rsa_optimized4/baseline/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o /home/cse237c_fa24_s_chen/RSA_Implementation_on_PYNQ/rsa_optimized4/baseline/solution1/.autopilot/db/a.g.ld.1.lower.bc > /home/cse237c_fa24_s_chen/RSA_Implementation_on_PYNQ/rsa_optimized4/baseline/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.out.log 2> /home/cse237c_fa24_s_chen/RSA_Implementation_on_PYNQ/rsa_optimized4/baseline/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.err.log 
INFO-FLOW: 
INFO-FLOW: Linking math bc lib
Execute       run_link_or_opt -out /home/cse237c_fa24_s_chen/RSA_Implementation_on_PYNQ/rsa_optimized4/baseline/solution1/.autopilot/db/a.g.ld.2.m1.bc -args /home/cse237c_fa24_s_chen/RSA_Implementation_on_PYNQ/rsa_optimized4/baseline/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /tools/Xilinx/Vitis_HLS/2022.2/lnx64/lib/libhlsm_39.bc /tools/Xilinx/Vitis_HLS/2022.2/lnx64/lib/libhlsmc++_39.bc 
Execute         ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/cse237c_fa24_s_chen/RSA_Implementation_on_PYNQ/rsa_optimized4/baseline/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /tools/Xilinx/Vitis_HLS/2022.2/lnx64/lib/libhlsm_39.bc /tools/Xilinx/Vitis_HLS/2022.2/lnx64/lib/libhlsmc++_39.bc -o /home/cse237c_fa24_s_chen/RSA_Implementation_on_PYNQ/rsa_optimized4/baseline/solution1/.autopilot/db/a.g.ld.2.m1.bc > /home/cse237c_fa24_s_chen/RSA_Implementation_on_PYNQ/rsa_optimized4/baseline/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.out.log 2> /home/cse237c_fa24_s_chen/RSA_Implementation_on_PYNQ/rsa_optimized4/baseline/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.err.log 
Command         ap_eval done; 1.38 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 1.38 sec.
Execute       run_link_or_opt -opt -out /home/cse237c_fa24_s_chen/RSA_Implementation_on_PYNQ/rsa_optimized4/baseline/solution1/.autopilot/db/a.g.ld.3.fpc.bc -args /home/cse237c_fa24_s_chen/RSA_Implementation_on_PYNQ/rsa_optimized4/baseline/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=rsa -reflow-float-conversion 
Execute         ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/cse237c_fa24_s_chen/RSA_Implementation_on_PYNQ/rsa_optimized4/baseline/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.diag.yml /home/cse237c_fa24_s_chen/RSA_Implementation_on_PYNQ/rsa_optimized4/baseline/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=rsa -reflow-float-conversion -o /home/cse237c_fa24_s_chen/RSA_Implementation_on_PYNQ/rsa_optimized4/baseline/solution1/.autopilot/db/a.g.ld.3.fpc.bc > /home/cse237c_fa24_s_chen/RSA_Implementation_on_PYNQ/rsa_optimized4/baseline/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.out.log 2> /home/cse237c_fa24_s_chen/RSA_Implementation_on_PYNQ/rsa_optimized4/baseline/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.err.log 
Command         ap_eval done; 0.5 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 0.5 sec.
Execute       run_link_or_opt -out /home/cse237c_fa24_s_chen/RSA_Implementation_on_PYNQ/rsa_optimized4/baseline/solution1/.autopilot/db/a.g.ld.4.m2.bc -args /home/cse237c_fa24_s_chen/RSA_Implementation_on_PYNQ/rsa_optimized4/baseline/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /tools/Xilinx/Vitis_HLS/2022.2/lnx64/lib/libfloatconversion_39.bc 
Execute         ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/cse237c_fa24_s_chen/RSA_Implementation_on_PYNQ/rsa_optimized4/baseline/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /tools/Xilinx/Vitis_HLS/2022.2/lnx64/lib/libfloatconversion_39.bc -o /home/cse237c_fa24_s_chen/RSA_Implementation_on_PYNQ/rsa_optimized4/baseline/solution1/.autopilot/db/a.g.ld.4.m2.bc > /home/cse237c_fa24_s_chen/RSA_Implementation_on_PYNQ/rsa_optimized4/baseline/solution1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.out.log 2> /home/cse237c_fa24_s_chen/RSA_Implementation_on_PYNQ/rsa_optimized4/baseline/solution1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.err.log 
INFO-FLOW: 
Execute       run_link_or_opt -opt -out /home/cse237c_fa24_s_chen/RSA_Implementation_on_PYNQ/rsa_optimized4/baseline/solution1/.autopilot/db/a.g.ld.5.gdce.bc -args /home/cse237c_fa24_s_chen/RSA_Implementation_on_PYNQ/rsa_optimized4/baseline/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=rsa 
Execute         ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/cse237c_fa24_s_chen/RSA_Implementation_on_PYNQ/rsa_optimized4/baseline/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.diag.yml /home/cse237c_fa24_s_chen/RSA_Implementation_on_PYNQ/rsa_optimized4/baseline/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=rsa -o /home/cse237c_fa24_s_chen/RSA_Implementation_on_PYNQ/rsa_optimized4/baseline/solution1/.autopilot/db/a.g.ld.5.gdce.bc > /home/cse237c_fa24_s_chen/RSA_Implementation_on_PYNQ/rsa_optimized4/baseline/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.out.log 2> /home/cse237c_fa24_s_chen/RSA_Implementation_on_PYNQ/rsa_optimized4/baseline/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.err.log 
INFO-FLOW: 
Execute       send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute       is_m_axi_addr64 
INFO-FLOW: Doing LTO.
Execute       ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/cse237c_fa24_s_chen/RSA_Implementation_on_PYNQ/rsa_optimized4/baseline/solution1/.autopilot/db/a.g.ld.0.bc.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=rsa -mllvm -hls-db-dir -mllvm /home/cse237c_fa24_s_chen/RSA_Implementation_on_PYNQ/rsa_optimized4/baseline/solution1/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=/home/cse237c_fa24_s_chen/RSA_Implementation_on_PYNQ/rsa_optimized4/baseline/solution1/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=/home/cse237c_fa24_s_chen/RSA_Implementation_on_PYNQ/rsa_optimized4/baseline/solution1/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=slave -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -reflow-basic-block-instr-threshold=200000 -mllvm -reflow-auto-pipeline-threshold=64 -mllvm -reflow-enable-maxi-auto-id-channel=0 -mllvm -assume-maxi-align=1 -mllvm -reflow-pipeline-style-llvm-setting=2 -mllvm -reflow-enable-dataflow-strict-mode-checking=1 -mllvm -reflow-auto-array-partition-mode=default -mllvm -reflow-enable-auto-array-partition=true -mllvm -reflow-enable-auto-parallel-performance-driven=true -mllvm -reflow-enable-partition-for-automation=true -mllvm -reflow-aggregate-bitwidth-threshold=4096 -mllvm -reflow-assume-no-address-wrap=true -mllvm -hls -mllvm -disable-inlined-alloca-merging=true -mllvm -default-clock-period=10 -x ir /home/cse237c_fa24_s_chen/RSA_Implementation_on_PYNQ/rsa_optimized4/baseline/solution1/.autopilot/db/a.g.ld.5.gdce.bc -o /home/cse237c_fa24_s_chen/RSA_Implementation_on_PYNQ/rsa_optimized4/baseline/solution1/.autopilot/db/a.g.lto.bc -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-1 > /home/cse237c_fa24_s_chen/RSA_Implementation_on_PYNQ/rsa_optimized4/baseline/solution1/.autopilot/db/a.g.ld.0.bc.clang.out.log 2> /home/cse237c_fa24_s_chen/RSA_Implementation_on_PYNQ/rsa_optimized4/baseline/solution1/.autopilot/db/a.g.ld.0.bc.clang.err.log 
Command       ap_eval done; 0.55 sec.
INFO-FLOW: DBG:PUTS: copy_raw_kernel_xml ap_link_39: kernel.xml not generated: /home/cse237c_fa24_s_chen/RSA_Implementation_on_PYNQ/rsa_optimized4/baseline/solution1/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.01 seconds. CPU system time: 0.62 seconds. Elapsed time: 2.63 seconds; current allocated memory: 219.156 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 219.156 MB.
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top rsa -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /home/cse237c_fa24_s_chen/RSA_Implementation_on_PYNQ/rsa_optimized4/baseline/solution1/.autopilot/db/a.g.0.bc -o /home/cse237c_fa24_s_chen/RSA_Implementation_on_PYNQ/rsa_optimized4/baseline/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 225.422 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -scalarrepl -norm-name -dce -mem2reg -instcombine -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -directive-preproc -mem2reg -dse -dce -globaldce /home/cse237c_fa24_s_chen/RSA_Implementation_on_PYNQ/rsa_optimized4/baseline/solution1/.autopilot/db/a.g.1.bc -o /home/cse237c_fa24_s_chen/RSA_Implementation_on_PYNQ/rsa_optimized4/baseline/solution1/.autopilot/db/a.g.2.prechk.bc -f 
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check /home/cse237c_fa24_s_chen/RSA_Implementation_on_PYNQ/rsa_optimized4/baseline/solution1/.autopilot/db/a.g.2.prechk.bc -o /home/cse237c_fa24_s_chen/RSA_Implementation_on_PYNQ/rsa_optimized4/baseline/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 232.414 MB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /home/cse237c_fa24_s_chen/RSA_Implementation_on_PYNQ/rsa_optimized4/baseline/solution1/.autopilot/db/a.g.1.bc to /home/cse237c_fa24_s_chen/RSA_Implementation_on_PYNQ/rsa_optimized4/baseline/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp /home/cse237c_fa24_s_chen/RSA_Implementation_on_PYNQ/rsa_optimized4/baseline/solution1/.autopilot/db -interface-port-rename -directive-preproc -mem2reg -dse -dce -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -prepare-dynamic-array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -duplicate-dataflow-processes -check-dataflow-syntax -legalize-stream-variable -globaldce -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -canonicalize-dataflow -dce -globaldce -scalar-preprocessing -scalar-propagation2 -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -hls-display -norm-name /home/cse237c_fa24_s_chen/RSA_Implementation_on_PYNQ/rsa_optimized4/baseline/solution1/.autopilot/db/a.o.1.bc -o /home/cse237c_fa24_s_chen/RSA_Implementation_on_PYNQ/rsa_optimized4/baseline/solution1/.autopilot/db/a.o.1.tmp.bc -f 
INFO-FLOW: Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -barrier -norm-name /home/cse237c_fa24_s_chen/RSA_Implementation_on_PYNQ/rsa_optimized4/baseline/solution1/.autopilot/db/a.o.1.tmp.bc -o /home/cse237c_fa24_s_chen/RSA_Implementation_on_PYNQ/rsa_optimized4/baseline/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (rsa.cpp:15:9) to (rsa.cpp:21:1) in function 'mont_update_m_temp'... converting 8 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (rsa.cpp:175:5) in function 'mod_product_full'... converting 5 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 261.246 MB.
INFO-FLOW: Building ssdm...
Execute         transform -hls -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -loop-sink-hoist -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -deadargelim -dce -canonicalize-dataflow -dce -deadargelim -globaldce -mem2reg -bram-byte-enable -load-elim -read-loop-dep -loop-simplify -loop-extract-inner -directive-preproc -bitwidthmin2 -bitwidthmin2 -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable-spec-prop -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -float-op-raise -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -float-op-raise -fma-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -recurrence-min -dce -share-scalar-alloca -deadargelim -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build /home/cse237c_fa24_s_chen/RSA_Implementation_on_PYNQ/rsa_optimized4/baseline/solution1/.autopilot/db/a.o.2.bc -o /home/cse237c_fa24_s_chen/RSA_Implementation_on_PYNQ/rsa_optimized4/baseline/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.06 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.08 seconds; current allocated memory: 388.945 MB.
INFO-FLOW: Finish building internal data model.
Command       opt_and_import_c done; 0.26 sec.
Command     elaborate done; 16.65 sec.
Execute     ap_eval exec zip -j /home/cse237c_fa24_s_chen/RSA_Implementation_on_PYNQ/rsa_optimized4/baseline/solution1/.autopilot/db/dut.hcp $dbDir/a.o.3.bc $dbDir/${topname}.rtl_wrap.cfg.tcl $dbDir/apatb_${topname}.cpp $dbDir/apatb_${topname}_util.cpp $dbDir/apatb_${topname}_ir.ll $dbDir/mapper_${topname}.cpp $dbDir/top-io-fe.xml $dbDir/kernel.internal.xml $workdir/../hls.app 
Execute     autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'rsa' ...
Execute       ap_set_top_model rsa 
Execute       get_model_list rsa -filter all-wo-channel -topdown 
Execute       preproc_iomode -model rsa 
Execute       preproc_iomode -model multi_stage_mul_h 
Execute       preproc_iomode -model multi_stage_mul_h_update_m_t_a 
Execute       preproc_iomode -model multi_stage_mul_h_add_m 
Execute       preproc_iomode -model mod_product_full 
Execute       preproc_iomode -model mod_exp 
Execute       preproc_iomode -model Montgomery 
Execute       preproc_iomode -model Montgomery_Pipeline_Montgomery 
Execute       preproc_iomode -model mont_update_m_a 
Execute       preproc_iomode -model mont_update_m_temp 
Execute       preproc_iomode -model mod_product_mont 
Execute       preproc_iomode -model mod_inverse 
Execute       preproc_iomode -model multi_stage_mul_x0 
Execute       preproc_iomode -model multi_stage_mul_x0_update_m_t_a 
Execute       preproc_iomode -model multi_stage_mul_x0_add_m 
Execute       get_model_list rsa -filter all-wo-channel 
INFO-FLOW: Model list for configure: multi_stage_mul_x0_add_m multi_stage_mul_x0_update_m_t_a multi_stage_mul_x0 mod_inverse mod_product_mont mont_update_m_temp mont_update_m_a Montgomery_Pipeline_Montgomery Montgomery mod_exp mod_product_full multi_stage_mul_h_add_m multi_stage_mul_h_update_m_t_a multi_stage_mul_h rsa
INFO-FLOW: Configuring Module : multi_stage_mul_x0_add_m ...
Execute       set_default_model multi_stage_mul_x0_add_m 
Execute       apply_spec_resource_limit multi_stage_mul_x0_add_m 
INFO-FLOW: Configuring Module : multi_stage_mul_x0_update_m_t_a ...
Execute       set_default_model multi_stage_mul_x0_update_m_t_a 
Execute       apply_spec_resource_limit multi_stage_mul_x0_update_m_t_a 
INFO-FLOW: Configuring Module : multi_stage_mul_x0 ...
Execute       set_default_model multi_stage_mul_x0 
Execute       apply_spec_resource_limit multi_stage_mul_x0 
INFO-FLOW: Configuring Module : mod_inverse ...
Execute       set_default_model mod_inverse 
Execute       apply_spec_resource_limit mod_inverse 
INFO-FLOW: Configuring Module : mod_product_mont ...
Execute       set_default_model mod_product_mont 
Execute       apply_spec_resource_limit mod_product_mont 
INFO-FLOW: Configuring Module : mont_update_m_temp ...
Execute       set_default_model mont_update_m_temp 
Execute       apply_spec_resource_limit mont_update_m_temp 
INFO-FLOW: Configuring Module : mont_update_m_a ...
Execute       set_default_model mont_update_m_a 
Execute       apply_spec_resource_limit mont_update_m_a 
INFO-FLOW: Configuring Module : Montgomery_Pipeline_Montgomery ...
Execute       set_default_model Montgomery_Pipeline_Montgomery 
Execute       apply_spec_resource_limit Montgomery_Pipeline_Montgomery 
INFO-FLOW: Configuring Module : Montgomery ...
Execute       set_default_model Montgomery 
Execute       apply_spec_resource_limit Montgomery 
INFO-FLOW: Configuring Module : mod_exp ...
Execute       set_default_model mod_exp 
Execute       apply_spec_resource_limit mod_exp 
INFO-FLOW: Configuring Module : mod_product_full ...
Execute       set_default_model mod_product_full 
Execute       apply_spec_resource_limit mod_product_full 
INFO-FLOW: Configuring Module : multi_stage_mul_h_add_m ...
Execute       set_default_model multi_stage_mul_h_add_m 
Execute       apply_spec_resource_limit multi_stage_mul_h_add_m 
INFO-FLOW: Configuring Module : multi_stage_mul_h_update_m_t_a ...
Execute       set_default_model multi_stage_mul_h_update_m_t_a 
Execute       apply_spec_resource_limit multi_stage_mul_h_update_m_t_a 
INFO-FLOW: Configuring Module : multi_stage_mul_h ...
Execute       set_default_model multi_stage_mul_h 
Execute       apply_spec_resource_limit multi_stage_mul_h 
INFO-FLOW: Configuring Module : rsa ...
Execute       set_default_model rsa 
Execute       apply_spec_resource_limit rsa 
INFO-FLOW: Model list for preprocess: multi_stage_mul_x0_add_m multi_stage_mul_x0_update_m_t_a multi_stage_mul_x0 mod_inverse mod_product_mont mont_update_m_temp mont_update_m_a Montgomery_Pipeline_Montgomery Montgomery mod_exp mod_product_full multi_stage_mul_h_add_m multi_stage_mul_h_update_m_t_a multi_stage_mul_h rsa
INFO-FLOW: Preprocessing Module: multi_stage_mul_x0_add_m ...
Execute       set_default_model multi_stage_mul_x0_add_m 
Execute       cdfg_preprocess -model multi_stage_mul_x0_add_m 
Execute       rtl_gen_preprocess multi_stage_mul_x0_add_m 
INFO-FLOW: Preprocessing Module: multi_stage_mul_x0_update_m_t_a ...
Execute       set_default_model multi_stage_mul_x0_update_m_t_a 
Execute       cdfg_preprocess -model multi_stage_mul_x0_update_m_t_a 
Execute       rtl_gen_preprocess multi_stage_mul_x0_update_m_t_a 
INFO-FLOW: Preprocessing Module: multi_stage_mul_x0 ...
Execute       set_default_model multi_stage_mul_x0 
Execute       cdfg_preprocess -model multi_stage_mul_x0 
Execute       rtl_gen_preprocess multi_stage_mul_x0 
INFO-FLOW: Preprocessing Module: mod_inverse ...
Execute       set_default_model mod_inverse 
Execute       cdfg_preprocess -model mod_inverse 
Execute       rtl_gen_preprocess mod_inverse 
INFO-FLOW: Preprocessing Module: mod_product_mont ...
Execute       set_default_model mod_product_mont 
Execute       cdfg_preprocess -model mod_product_mont 
Execute       rtl_gen_preprocess mod_product_mont 
INFO-FLOW: Preprocessing Module: mont_update_m_temp ...
Execute       set_default_model mont_update_m_temp 
Execute       cdfg_preprocess -model mont_update_m_temp 
Execute       rtl_gen_preprocess mont_update_m_temp 
INFO-FLOW: Preprocessing Module: mont_update_m_a ...
Execute       set_default_model mont_update_m_a 
Execute       cdfg_preprocess -model mont_update_m_a 
Execute       rtl_gen_preprocess mont_update_m_a 
INFO-FLOW: Preprocessing Module: Montgomery_Pipeline_Montgomery ...
Execute       set_default_model Montgomery_Pipeline_Montgomery 
Execute       cdfg_preprocess -model Montgomery_Pipeline_Montgomery 
Execute       rtl_gen_preprocess Montgomery_Pipeline_Montgomery 
INFO-FLOW: Preprocessing Module: Montgomery ...
Execute       set_default_model Montgomery 
Execute       cdfg_preprocess -model Montgomery 
Execute       rtl_gen_preprocess Montgomery 
INFO-FLOW: Preprocessing Module: mod_exp ...
Execute       set_default_model mod_exp 
Execute       cdfg_preprocess -model mod_exp 
Execute       rtl_gen_preprocess mod_exp 
INFO-FLOW: Preprocessing Module: mod_product_full ...
Execute       set_default_model mod_product_full 
Execute       cdfg_preprocess -model mod_product_full 
Execute       rtl_gen_preprocess mod_product_full 
INFO-FLOW: Preprocessing Module: multi_stage_mul_h_add_m ...
Execute       set_default_model multi_stage_mul_h_add_m 
Execute       cdfg_preprocess -model multi_stage_mul_h_add_m 
Execute       rtl_gen_preprocess multi_stage_mul_h_add_m 
INFO-FLOW: Preprocessing Module: multi_stage_mul_h_update_m_t_a ...
Execute       set_default_model multi_stage_mul_h_update_m_t_a 
Execute       cdfg_preprocess -model multi_stage_mul_h_update_m_t_a 
Execute       rtl_gen_preprocess multi_stage_mul_h_update_m_t_a 
INFO-FLOW: Preprocessing Module: multi_stage_mul_h ...
Execute       set_default_model multi_stage_mul_h 
Execute       cdfg_preprocess -model multi_stage_mul_h 
Execute       rtl_gen_preprocess multi_stage_mul_h 
INFO-FLOW: Preprocessing Module: rsa ...
Execute       set_default_model rsa 
Execute       cdfg_preprocess -model rsa 
Execute       rtl_gen_preprocess rsa 
INFO-FLOW: Model list for synthesis: multi_stage_mul_x0_add_m multi_stage_mul_x0_update_m_t_a multi_stage_mul_x0 mod_inverse mod_product_mont mont_update_m_temp mont_update_m_a Montgomery_Pipeline_Montgomery Montgomery mod_exp mod_product_full multi_stage_mul_h_add_m multi_stage_mul_h_update_m_t_a multi_stage_mul_h rsa
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'multi_stage_mul_x0_add_m' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model multi_stage_mul_x0_add_m 
Execute       schedule -model multi_stage_mul_x0_add_m 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'multi_stage_mul_x0_add_m'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, function 'multi_stage_mul_x0_add_m'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.06 seconds; current allocated memory: 389.289 MB.
Execute       syn_report -verbosereport -o /home/cse237c_fa24_s_chen/RSA_Implementation_on_PYNQ/rsa_optimized4/baseline/solution1/.autopilot/db/multi_stage_mul_x0_add_m.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/cse237c_fa24_s_chen/RSA_Implementation_on_PYNQ/rsa_optimized4/baseline/solution1/.autopilot/db/multi_stage_mul_x0_add_m.sched.adb -f 
INFO-FLOW: Finish scheduling multi_stage_mul_x0_add_m.
Execute       set_default_model multi_stage_mul_x0_add_m 
Execute       bind -model multi_stage_mul_x0_add_m 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 389.332 MB.
Execute       syn_report -verbosereport -o /home/cse237c_fa24_s_chen/RSA_Implementation_on_PYNQ/rsa_optimized4/baseline/solution1/.autopilot/db/multi_stage_mul_x0_add_m.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/cse237c_fa24_s_chen/RSA_Implementation_on_PYNQ/rsa_optimized4/baseline/solution1/.autopilot/db/multi_stage_mul_x0_add_m.bind.adb -f 
INFO-FLOW: Finish binding multi_stage_mul_x0_add_m.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'multi_stage_mul_x0_update_m_t_a' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model multi_stage_mul_x0_update_m_t_a 
Execute       schedule -model multi_stage_mul_x0_update_m_t_a 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'multi_stage_mul_x0_update_m_t_a'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, function 'multi_stage_mul_x0_update_m_t_a'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 389.531 MB.
Execute       syn_report -verbosereport -o /home/cse237c_fa24_s_chen/RSA_Implementation_on_PYNQ/rsa_optimized4/baseline/solution1/.autopilot/db/multi_stage_mul_x0_update_m_t_a.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/cse237c_fa24_s_chen/RSA_Implementation_on_PYNQ/rsa_optimized4/baseline/solution1/.autopilot/db/multi_stage_mul_x0_update_m_t_a.sched.adb -f 
INFO-FLOW: Finish scheduling multi_stage_mul_x0_update_m_t_a.
Execute       set_default_model multi_stage_mul_x0_update_m_t_a 
Execute       bind -model multi_stage_mul_x0_update_m_t_a 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.01 seconds; current allocated memory: 389.562 MB.
Execute       syn_report -verbosereport -o /home/cse237c_fa24_s_chen/RSA_Implementation_on_PYNQ/rsa_optimized4/baseline/solution1/.autopilot/db/multi_stage_mul_x0_update_m_t_a.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/cse237c_fa24_s_chen/RSA_Implementation_on_PYNQ/rsa_optimized4/baseline/solution1/.autopilot/db/multi_stage_mul_x0_update_m_t_a.bind.adb -f 
INFO-FLOW: Finish binding multi_stage_mul_x0_update_m_t_a.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'multi_stage_mul_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model multi_stage_mul_x0 
Execute       schedule -model multi_stage_mul_x0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_130_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_130_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 390.789 MB.
Execute       syn_report -verbosereport -o /home/cse237c_fa24_s_chen/RSA_Implementation_on_PYNQ/rsa_optimized4/baseline/solution1/.autopilot/db/multi_stage_mul_x0.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/cse237c_fa24_s_chen/RSA_Implementation_on_PYNQ/rsa_optimized4/baseline/solution1/.autopilot/db/multi_stage_mul_x0.sched.adb -f 
INFO-FLOW: Finish scheduling multi_stage_mul_x0.
Execute       set_default_model multi_stage_mul_x0 
Execute       bind -model multi_stage_mul_x0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 390.789 MB.
Execute       syn_report -verbosereport -o /home/cse237c_fa24_s_chen/RSA_Implementation_on_PYNQ/rsa_optimized4/baseline/solution1/.autopilot/db/multi_stage_mul_x0.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/cse237c_fa24_s_chen/RSA_Implementation_on_PYNQ/rsa_optimized4/baseline/solution1/.autopilot/db/multi_stage_mul_x0.bind.adb -f 
INFO-FLOW: Finish binding multi_stage_mul_x0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mod_inverse' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model mod_inverse 
Execute       schedule -model mod_inverse 
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-893] User specified latency constraint discarded for region xcl_latency.for.body.0 since region contains function calls with variable latency.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 391.090 MB.
Execute       syn_report -verbosereport -o /home/cse237c_fa24_s_chen/RSA_Implementation_on_PYNQ/rsa_optimized4/baseline/solution1/.autopilot/db/mod_inverse.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 0.21 sec.
Execute       db_write -o /home/cse237c_fa24_s_chen/RSA_Implementation_on_PYNQ/rsa_optimized4/baseline/solution1/.autopilot/db/mod_inverse.sched.adb -f 
INFO-FLOW: Finish scheduling mod_inverse.
Execute       set_default_model mod_inverse 
Execute       bind -model mod_inverse 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.11 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.31 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.32 seconds; current allocated memory: 391.090 MB.
Execute       syn_report -verbosereport -o /home/cse237c_fa24_s_chen/RSA_Implementation_on_PYNQ/rsa_optimized4/baseline/solution1/.autopilot/db/mod_inverse.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/cse237c_fa24_s_chen/RSA_Implementation_on_PYNQ/rsa_optimized4/baseline/solution1/.autopilot/db/mod_inverse.bind.adb -f 
INFO-FLOW: Finish binding mod_inverse.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mod_product_mont' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model mod_product_mont 
Execute       schedule -model mod_product_mont 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 392.168 MB.
Execute       syn_report -verbosereport -o /home/cse237c_fa24_s_chen/RSA_Implementation_on_PYNQ/rsa_optimized4/baseline/solution1/.autopilot/db/mod_product_mont.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/cse237c_fa24_s_chen/RSA_Implementation_on_PYNQ/rsa_optimized4/baseline/solution1/.autopilot/db/mod_product_mont.sched.adb -f 
INFO-FLOW: Finish scheduling mod_product_mont.
Execute       set_default_model mod_product_mont 
Execute       bind -model mod_product_mont 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 392.168 MB.
Execute       syn_report -verbosereport -o /home/cse237c_fa24_s_chen/RSA_Implementation_on_PYNQ/rsa_optimized4/baseline/solution1/.autopilot/db/mod_product_mont.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/cse237c_fa24_s_chen/RSA_Implementation_on_PYNQ/rsa_optimized4/baseline/solution1/.autopilot/db/mod_product_mont.bind.adb -f 
INFO-FLOW: Finish binding mod_product_mont.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mont_update_m_temp' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model mont_update_m_temp 
Execute       schedule -model mont_update_m_temp 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'mont_update_m_temp'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, function 'mont_update_m_temp'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 392.457 MB.
Execute       syn_report -verbosereport -o /home/cse237c_fa24_s_chen/RSA_Implementation_on_PYNQ/rsa_optimized4/baseline/solution1/.autopilot/db/mont_update_m_temp.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/cse237c_fa24_s_chen/RSA_Implementation_on_PYNQ/rsa_optimized4/baseline/solution1/.autopilot/db/mont_update_m_temp.sched.adb -f 
INFO-FLOW: Finish scheduling mont_update_m_temp.
Execute       set_default_model mont_update_m_temp 
Execute       bind -model mont_update_m_temp 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 392.457 MB.
Execute       syn_report -verbosereport -o /home/cse237c_fa24_s_chen/RSA_Implementation_on_PYNQ/rsa_optimized4/baseline/solution1/.autopilot/db/mont_update_m_temp.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/cse237c_fa24_s_chen/RSA_Implementation_on_PYNQ/rsa_optimized4/baseline/solution1/.autopilot/db/mont_update_m_temp.bind.adb -f 
INFO-FLOW: Finish binding mont_update_m_temp.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mont_update_m_a' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model mont_update_m_a 
Execute       schedule -model mont_update_m_a 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'mont_update_m_a'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, function 'mont_update_m_a'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 392.457 MB.
Execute       syn_report -verbosereport -o /home/cse237c_fa24_s_chen/RSA_Implementation_on_PYNQ/rsa_optimized4/baseline/solution1/.autopilot/db/mont_update_m_a.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/cse237c_fa24_s_chen/RSA_Implementation_on_PYNQ/rsa_optimized4/baseline/solution1/.autopilot/db/mont_update_m_a.sched.adb -f 
INFO-FLOW: Finish scheduling mont_update_m_a.
Execute       set_default_model mont_update_m_a 
Execute       bind -model mont_update_m_a 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 392.457 MB.
Execute       syn_report -verbosereport -o /home/cse237c_fa24_s_chen/RSA_Implementation_on_PYNQ/rsa_optimized4/baseline/solution1/.autopilot/db/mont_update_m_a.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/cse237c_fa24_s_chen/RSA_Implementation_on_PYNQ/rsa_optimized4/baseline/solution1/.autopilot/db/mont_update_m_a.bind.adb -f 
INFO-FLOW: Finish binding mont_update_m_a.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Montgomery_Pipeline_Montgomery' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Montgomery_Pipeline_Montgomery 
Execute       schedule -model Montgomery_Pipeline_Montgomery 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Montgomery'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'Montgomery'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 392.969 MB.
Execute       syn_report -verbosereport -o /home/cse237c_fa24_s_chen/RSA_Implementation_on_PYNQ/rsa_optimized4/baseline/solution1/.autopilot/db/Montgomery_Pipeline_Montgomery.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/cse237c_fa24_s_chen/RSA_Implementation_on_PYNQ/rsa_optimized4/baseline/solution1/.autopilot/db/Montgomery_Pipeline_Montgomery.sched.adb -f 
INFO-FLOW: Finish scheduling Montgomery_Pipeline_Montgomery.
Execute       set_default_model Montgomery_Pipeline_Montgomery 
Execute       bind -model Montgomery_Pipeline_Montgomery 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 392.969 MB.
Execute       syn_report -verbosereport -o /home/cse237c_fa24_s_chen/RSA_Implementation_on_PYNQ/rsa_optimized4/baseline/solution1/.autopilot/db/Montgomery_Pipeline_Montgomery.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/cse237c_fa24_s_chen/RSA_Implementation_on_PYNQ/rsa_optimized4/baseline/solution1/.autopilot/db/Montgomery_Pipeline_Montgomery.bind.adb -f 
INFO-FLOW: Finish binding Montgomery_Pipeline_Montgomery.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Montgomery' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Montgomery 
Execute       schedule -model Montgomery 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 393.258 MB.
Execute       syn_report -verbosereport -o /home/cse237c_fa24_s_chen/RSA_Implementation_on_PYNQ/rsa_optimized4/baseline/solution1/.autopilot/db/Montgomery.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/cse237c_fa24_s_chen/RSA_Implementation_on_PYNQ/rsa_optimized4/baseline/solution1/.autopilot/db/Montgomery.sched.adb -f 
INFO-FLOW: Finish scheduling Montgomery.
Execute       set_default_model Montgomery 
Execute       bind -model Montgomery 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 393.258 MB.
Execute       syn_report -verbosereport -o /home/cse237c_fa24_s_chen/RSA_Implementation_on_PYNQ/rsa_optimized4/baseline/solution1/.autopilot/db/Montgomery.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/cse237c_fa24_s_chen/RSA_Implementation_on_PYNQ/rsa_optimized4/baseline/solution1/.autopilot/db/Montgomery.bind.adb -f 
INFO-FLOW: Finish binding Montgomery.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mod_exp' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model mod_exp 
Execute       schedule -model mod_exp 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 393.496 MB.
Execute       syn_report -verbosereport -o /home/cse237c_fa24_s_chen/RSA_Implementation_on_PYNQ/rsa_optimized4/baseline/solution1/.autopilot/db/mod_exp.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/cse237c_fa24_s_chen/RSA_Implementation_on_PYNQ/rsa_optimized4/baseline/solution1/.autopilot/db/mod_exp.sched.adb -f 
INFO-FLOW: Finish scheduling mod_exp.
Execute       set_default_model mod_exp 
Execute       bind -model mod_exp 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 393.496 MB.
Execute       syn_report -verbosereport -o /home/cse237c_fa24_s_chen/RSA_Implementation_on_PYNQ/rsa_optimized4/baseline/solution1/.autopilot/db/mod_exp.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/cse237c_fa24_s_chen/RSA_Implementation_on_PYNQ/rsa_optimized4/baseline/solution1/.autopilot/db/mod_exp.bind.adb -f 
INFO-FLOW: Finish binding mod_exp.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mod_product_full' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model mod_product_full 
Execute       schedule -model mod_product_full 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 393.891 MB.
Execute       syn_report -verbosereport -o /home/cse237c_fa24_s_chen/RSA_Implementation_on_PYNQ/rsa_optimized4/baseline/solution1/.autopilot/db/mod_product_full.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/cse237c_fa24_s_chen/RSA_Implementation_on_PYNQ/rsa_optimized4/baseline/solution1/.autopilot/db/mod_product_full.sched.adb -f 
INFO-FLOW: Finish scheduling mod_product_full.
Execute       set_default_model mod_product_full 
Execute       bind -model mod_product_full 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 393.891 MB.
Execute       syn_report -verbosereport -o /home/cse237c_fa24_s_chen/RSA_Implementation_on_PYNQ/rsa_optimized4/baseline/solution1/.autopilot/db/mod_product_full.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/cse237c_fa24_s_chen/RSA_Implementation_on_PYNQ/rsa_optimized4/baseline/solution1/.autopilot/db/mod_product_full.bind.adb -f 
INFO-FLOW: Finish binding mod_product_full.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'multi_stage_mul_h_add_m' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model multi_stage_mul_h_add_m 
Execute       schedule -model multi_stage_mul_h_add_m 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'multi_stage_mul_h_add_m'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, function 'multi_stage_mul_h_add_m'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 393.891 MB.
Execute       syn_report -verbosereport -o /home/cse237c_fa24_s_chen/RSA_Implementation_on_PYNQ/rsa_optimized4/baseline/solution1/.autopilot/db/multi_stage_mul_h_add_m.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/cse237c_fa24_s_chen/RSA_Implementation_on_PYNQ/rsa_optimized4/baseline/solution1/.autopilot/db/multi_stage_mul_h_add_m.sched.adb -f 
INFO-FLOW: Finish scheduling multi_stage_mul_h_add_m.
Execute       set_default_model multi_stage_mul_h_add_m 
Execute       bind -model multi_stage_mul_h_add_m 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.01 seconds; current allocated memory: 393.891 MB.
Execute       syn_report -verbosereport -o /home/cse237c_fa24_s_chen/RSA_Implementation_on_PYNQ/rsa_optimized4/baseline/solution1/.autopilot/db/multi_stage_mul_h_add_m.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/cse237c_fa24_s_chen/RSA_Implementation_on_PYNQ/rsa_optimized4/baseline/solution1/.autopilot/db/multi_stage_mul_h_add_m.bind.adb -f 
INFO-FLOW: Finish binding multi_stage_mul_h_add_m.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'multi_stage_mul_h_update_m_t_a' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model multi_stage_mul_h_update_m_t_a 
Execute       schedule -model multi_stage_mul_h_update_m_t_a 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'multi_stage_mul_h_update_m_t_a'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, function 'multi_stage_mul_h_update_m_t_a'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 393.891 MB.
Execute       syn_report -verbosereport -o /home/cse237c_fa24_s_chen/RSA_Implementation_on_PYNQ/rsa_optimized4/baseline/solution1/.autopilot/db/multi_stage_mul_h_update_m_t_a.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/cse237c_fa24_s_chen/RSA_Implementation_on_PYNQ/rsa_optimized4/baseline/solution1/.autopilot/db/multi_stage_mul_h_update_m_t_a.sched.adb -f 
INFO-FLOW: Finish scheduling multi_stage_mul_h_update_m_t_a.
Execute       set_default_model multi_stage_mul_h_update_m_t_a 
Execute       bind -model multi_stage_mul_h_update_m_t_a 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 393.891 MB.
Execute       syn_report -verbosereport -o /home/cse237c_fa24_s_chen/RSA_Implementation_on_PYNQ/rsa_optimized4/baseline/solution1/.autopilot/db/multi_stage_mul_h_update_m_t_a.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/cse237c_fa24_s_chen/RSA_Implementation_on_PYNQ/rsa_optimized4/baseline/solution1/.autopilot/db/multi_stage_mul_h_update_m_t_a.bind.adb -f 
INFO-FLOW: Finish binding multi_stage_mul_h_update_m_t_a.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'multi_stage_mul_h' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model multi_stage_mul_h 
Execute       schedule -model multi_stage_mul_h 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'MOD_PRODUCT'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'MOD_PRODUCT'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 394.738 MB.
Execute       syn_report -verbosereport -o /home/cse237c_fa24_s_chen/RSA_Implementation_on_PYNQ/rsa_optimized4/baseline/solution1/.autopilot/db/multi_stage_mul_h.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/cse237c_fa24_s_chen/RSA_Implementation_on_PYNQ/rsa_optimized4/baseline/solution1/.autopilot/db/multi_stage_mul_h.sched.adb -f 
INFO-FLOW: Finish scheduling multi_stage_mul_h.
Execute       set_default_model multi_stage_mul_h 
Execute       bind -model multi_stage_mul_h 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 394.738 MB.
Execute       syn_report -verbosereport -o /home/cse237c_fa24_s_chen/RSA_Implementation_on_PYNQ/rsa_optimized4/baseline/solution1/.autopilot/db/multi_stage_mul_h.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/cse237c_fa24_s_chen/RSA_Implementation_on_PYNQ/rsa_optimized4/baseline/solution1/.autopilot/db/multi_stage_mul_h.bind.adb -f 
INFO-FLOW: Finish binding multi_stage_mul_h.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rsa' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model rsa 
Execute       schedule -model rsa 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.19 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 395.703 MB.
Execute       syn_report -verbosereport -o /home/cse237c_fa24_s_chen/RSA_Implementation_on_PYNQ/rsa_optimized4/baseline/solution1/.autopilot/db/rsa.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 0.53 sec.
Execute       db_write -o /home/cse237c_fa24_s_chen/RSA_Implementation_on_PYNQ/rsa_optimized4/baseline/solution1/.autopilot/db/rsa.sched.adb -f 
INFO-FLOW: Finish scheduling rsa.
Execute       set_default_model rsa 
Execute       bind -model rsa 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.24 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.77 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.77 seconds; current allocated memory: 397.602 MB.
Execute       syn_report -verbosereport -o /home/cse237c_fa24_s_chen/RSA_Implementation_on_PYNQ/rsa_optimized4/baseline/solution1/.autopilot/db/rsa.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 0.4 sec.
Execute       db_write -o /home/cse237c_fa24_s_chen/RSA_Implementation_on_PYNQ/rsa_optimized4/baseline/solution1/.autopilot/db/rsa.bind.adb -f 
INFO-FLOW: Finish binding rsa.
Execute       get_model_list rsa -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess multi_stage_mul_x0_add_m 
Execute       rtl_gen_preprocess multi_stage_mul_x0_update_m_t_a 
Execute       rtl_gen_preprocess multi_stage_mul_x0 
Execute       rtl_gen_preprocess mod_inverse 
Execute       rtl_gen_preprocess mod_product_mont 
Execute       rtl_gen_preprocess mont_update_m_temp 
Execute       rtl_gen_preprocess mont_update_m_a 
Execute       rtl_gen_preprocess Montgomery_Pipeline_Montgomery 
Execute       rtl_gen_preprocess Montgomery 
Execute       rtl_gen_preprocess mod_exp 
Execute       rtl_gen_preprocess mod_product_full 
Execute       rtl_gen_preprocess multi_stage_mul_h_add_m 
Execute       rtl_gen_preprocess multi_stage_mul_h_update_m_t_a 
Execute       rtl_gen_preprocess multi_stage_mul_h 
Execute       rtl_gen_preprocess rsa 
INFO-FLOW: Model list for RTL generation: multi_stage_mul_x0_add_m multi_stage_mul_x0_update_m_t_a multi_stage_mul_x0 mod_inverse mod_product_mont mont_update_m_temp mont_update_m_a Montgomery_Pipeline_Montgomery Montgomery mod_exp mod_product_full multi_stage_mul_h_add_m multi_stage_mul_h_update_m_t_a multi_stage_mul_h rsa
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'multi_stage_mul_x0_add_m' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model multi_stage_mul_x0_add_m -top_prefix rsa_ -sub_prefix rsa_ -mg_file /home/cse237c_fa24_s_chen/RSA_Implementation_on_PYNQ/rsa_optimized4/baseline/solution1/.autopilot/db/multi_stage_mul_x0_add_m.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'multi_stage_mul_x0_add_m'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.41 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.42 seconds; current allocated memory: 397.922 MB.
Execute       source /home/cse237c_fa24_s_chen/RSA_Implementation_on_PYNQ/rsa_optimized4/baseline/solution1/.autopilot/db/rsa.rtl_wrap.cfg.tcl 
Execute       gen_rtl multi_stage_mul_x0_add_m -style xilinx -f -lang vhdl -o /home/cse237c_fa24_s_chen/RSA_Implementation_on_PYNQ/rsa_optimized4/baseline/solution1/syn/vhdl/rsa_multi_stage_mul_x0_add_m 
Execute       gen_rtl multi_stage_mul_x0_add_m -style xilinx -f -lang vlog -o /home/cse237c_fa24_s_chen/RSA_Implementation_on_PYNQ/rsa_optimized4/baseline/solution1/syn/verilog/rsa_multi_stage_mul_x0_add_m 
Execute       syn_report -csynth -model multi_stage_mul_x0_add_m -o /home/cse237c_fa24_s_chen/RSA_Implementation_on_PYNQ/rsa_optimized4/baseline/solution1/syn/report/multi_stage_mul_x0_add_m_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model multi_stage_mul_x0_add_m -o /home/cse237c_fa24_s_chen/RSA_Implementation_on_PYNQ/rsa_optimized4/baseline/solution1/syn/report/multi_stage_mul_x0_add_m_csynth.xml 
Execute       syn_report -verbosereport -model multi_stage_mul_x0_add_m -o /home/cse237c_fa24_s_chen/RSA_Implementation_on_PYNQ/rsa_optimized4/baseline/solution1/.autopilot/db/multi_stage_mul_x0_add_m.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model multi_stage_mul_x0_add_m -f -o /home/cse237c_fa24_s_chen/RSA_Implementation_on_PYNQ/rsa_optimized4/baseline/solution1/.autopilot/db/multi_stage_mul_x0_add_m.adb 
Execute       db_write -model multi_stage_mul_x0_add_m -bindview -o /home/cse237c_fa24_s_chen/RSA_Implementation_on_PYNQ/rsa_optimized4/baseline/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info multi_stage_mul_x0_add_m -p /home/cse237c_fa24_s_chen/RSA_Implementation_on_PYNQ/rsa_optimized4/baseline/solution1/.autopilot/db -o /home/cse237c_fa24_s_chen/RSA_Implementation_on_PYNQ/rsa_optimized4/baseline/solution1/.autopilot/db/multi_stage_mul_x0_add_m 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'multi_stage_mul_x0_update_m_t_a' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model multi_stage_mul_x0_update_m_t_a -top_prefix rsa_ -sub_prefix rsa_ -mg_file /home/cse237c_fa24_s_chen/RSA_Implementation_on_PYNQ/rsa_optimized4/baseline/solution1/.autopilot/db/multi_stage_mul_x0_update_m_t_a.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'multi_stage_mul_x0_update_m_t_a'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 398.371 MB.
Execute       source /home/cse237c_fa24_s_chen/RSA_Implementation_on_PYNQ/rsa_optimized4/baseline/solution1/.autopilot/db/rsa.rtl_wrap.cfg.tcl 
Execute       gen_rtl multi_stage_mul_x0_update_m_t_a -style xilinx -f -lang vhdl -o /home/cse237c_fa24_s_chen/RSA_Implementation_on_PYNQ/rsa_optimized4/baseline/solution1/syn/vhdl/rsa_multi_stage_mul_x0_update_m_t_a 
Execute       gen_rtl multi_stage_mul_x0_update_m_t_a -style xilinx -f -lang vlog -o /home/cse237c_fa24_s_chen/RSA_Implementation_on_PYNQ/rsa_optimized4/baseline/solution1/syn/verilog/rsa_multi_stage_mul_x0_update_m_t_a 
Execute       syn_report -csynth -model multi_stage_mul_x0_update_m_t_a -o /home/cse237c_fa24_s_chen/RSA_Implementation_on_PYNQ/rsa_optimized4/baseline/solution1/syn/report/multi_stage_mul_x0_update_m_t_a_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model multi_stage_mul_x0_update_m_t_a -o /home/cse237c_fa24_s_chen/RSA_Implementation_on_PYNQ/rsa_optimized4/baseline/solution1/syn/report/multi_stage_mul_x0_update_m_t_a_csynth.xml 
Execute       syn_report -verbosereport -model multi_stage_mul_x0_update_m_t_a -o /home/cse237c_fa24_s_chen/RSA_Implementation_on_PYNQ/rsa_optimized4/baseline/solution1/.autopilot/db/multi_stage_mul_x0_update_m_t_a.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model multi_stage_mul_x0_update_m_t_a -f -o /home/cse237c_fa24_s_chen/RSA_Implementation_on_PYNQ/rsa_optimized4/baseline/solution1/.autopilot/db/multi_stage_mul_x0_update_m_t_a.adb 
Execute       db_write -model multi_stage_mul_x0_update_m_t_a -bindview -o /home/cse237c_fa24_s_chen/RSA_Implementation_on_PYNQ/rsa_optimized4/baseline/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info multi_stage_mul_x0_update_m_t_a -p /home/cse237c_fa24_s_chen/RSA_Implementation_on_PYNQ/rsa_optimized4/baseline/solution1/.autopilot/db -o /home/cse237c_fa24_s_chen/RSA_Implementation_on_PYNQ/rsa_optimized4/baseline/solution1/.autopilot/db/multi_stage_mul_x0_update_m_t_a 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'multi_stage_mul_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model multi_stage_mul_x0 -top_prefix rsa_ -sub_prefix rsa_ -mg_file /home/cse237c_fa24_s_chen/RSA_Implementation_on_PYNQ/rsa_optimized4/baseline/solution1/.autopilot/db/multi_stage_mul_x0.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'multi_stage_mul_x0' pipeline 'VITIS_LOOP_130_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'multi_stage_mul_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 399.070 MB.
Execute       source /home/cse237c_fa24_s_chen/RSA_Implementation_on_PYNQ/rsa_optimized4/baseline/solution1/.autopilot/db/rsa.rtl_wrap.cfg.tcl 
Execute       gen_rtl multi_stage_mul_x0 -style xilinx -f -lang vhdl -o /home/cse237c_fa24_s_chen/RSA_Implementation_on_PYNQ/rsa_optimized4/baseline/solution1/syn/vhdl/rsa_multi_stage_mul_x0 
Execute       gen_rtl multi_stage_mul_x0 -style xilinx -f -lang vlog -o /home/cse237c_fa24_s_chen/RSA_Implementation_on_PYNQ/rsa_optimized4/baseline/solution1/syn/verilog/rsa_multi_stage_mul_x0 
Execute       syn_report -csynth -model multi_stage_mul_x0 -o /home/cse237c_fa24_s_chen/RSA_Implementation_on_PYNQ/rsa_optimized4/baseline/solution1/syn/report/multi_stage_mul_x0_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model multi_stage_mul_x0 -o /home/cse237c_fa24_s_chen/RSA_Implementation_on_PYNQ/rsa_optimized4/baseline/solution1/syn/report/multi_stage_mul_x0_csynth.xml 
Execute       syn_report -verbosereport -model multi_stage_mul_x0 -o /home/cse237c_fa24_s_chen/RSA_Implementation_on_PYNQ/rsa_optimized4/baseline/solution1/.autopilot/db/multi_stage_mul_x0.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model multi_stage_mul_x0 -f -o /home/cse237c_fa24_s_chen/RSA_Implementation_on_PYNQ/rsa_optimized4/baseline/solution1/.autopilot/db/multi_stage_mul_x0.adb 
Execute       db_write -model multi_stage_mul_x0 -bindview -o /home/cse237c_fa24_s_chen/RSA_Implementation_on_PYNQ/rsa_optimized4/baseline/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info multi_stage_mul_x0 -p /home/cse237c_fa24_s_chen/RSA_Implementation_on_PYNQ/rsa_optimized4/baseline/solution1/.autopilot/db -o /home/cse237c_fa24_s_chen/RSA_Implementation_on_PYNQ/rsa_optimized4/baseline/solution1/.autopilot/db/multi_stage_mul_x0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mod_inverse' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model mod_inverse -top_prefix rsa_ -sub_prefix rsa_ -mg_file /home/cse237c_fa24_s_chen/RSA_Implementation_on_PYNQ/rsa_optimized4/baseline/solution1/.autopilot/db/mod_inverse.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'udiv_128ns_128ns_128_132_seq_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_128ns_128ns_128_132_seq_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mod_inverse'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 401.465 MB.
Execute       source /home/cse237c_fa24_s_chen/RSA_Implementation_on_PYNQ/rsa_optimized4/baseline/solution1/.autopilot/db/rsa.rtl_wrap.cfg.tcl 
Execute       gen_rtl mod_inverse -style xilinx -f -lang vhdl -o /home/cse237c_fa24_s_chen/RSA_Implementation_on_PYNQ/rsa_optimized4/baseline/solution1/syn/vhdl/rsa_mod_inverse 
Execute       gen_rtl mod_inverse -style xilinx -f -lang vlog -o /home/cse237c_fa24_s_chen/RSA_Implementation_on_PYNQ/rsa_optimized4/baseline/solution1/syn/verilog/rsa_mod_inverse 
Execute       syn_report -csynth -model mod_inverse -o /home/cse237c_fa24_s_chen/RSA_Implementation_on_PYNQ/rsa_optimized4/baseline/solution1/syn/report/mod_inverse_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model mod_inverse -o /home/cse237c_fa24_s_chen/RSA_Implementation_on_PYNQ/rsa_optimized4/baseline/solution1/syn/report/mod_inverse_csynth.xml 
Execute       syn_report -verbosereport -model mod_inverse -o /home/cse237c_fa24_s_chen/RSA_Implementation_on_PYNQ/rsa_optimized4/baseline/solution1/.autopilot/db/mod_inverse.verbose.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 0.11 sec.
Execute       db_write -model mod_inverse -f -o /home/cse237c_fa24_s_chen/RSA_Implementation_on_PYNQ/rsa_optimized4/baseline/solution1/.autopilot/db/mod_inverse.adb 
Execute       db_write -model mod_inverse -bindview -o /home/cse237c_fa24_s_chen/RSA_Implementation_on_PYNQ/rsa_optimized4/baseline/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info mod_inverse -p /home/cse237c_fa24_s_chen/RSA_Implementation_on_PYNQ/rsa_optimized4/baseline/solution1/.autopilot/db -o /home/cse237c_fa24_s_chen/RSA_Implementation_on_PYNQ/rsa_optimized4/baseline/solution1/.autopilot/db/mod_inverse 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mod_product_mont' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model mod_product_mont -top_prefix rsa_ -sub_prefix rsa_ -mg_file /home/cse237c_fa24_s_chen/RSA_Implementation_on_PYNQ/rsa_optimized4/baseline/solution1/.autopilot/db/mod_product_mont.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'mod_product_mont'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 402.930 MB.
Execute       source /home/cse237c_fa24_s_chen/RSA_Implementation_on_PYNQ/rsa_optimized4/baseline/solution1/.autopilot/db/rsa.rtl_wrap.cfg.tcl 
Execute       gen_rtl mod_product_mont -style xilinx -f -lang vhdl -o /home/cse237c_fa24_s_chen/RSA_Implementation_on_PYNQ/rsa_optimized4/baseline/solution1/syn/vhdl/rsa_mod_product_mont 
Execute       gen_rtl mod_product_mont -style xilinx -f -lang vlog -o /home/cse237c_fa24_s_chen/RSA_Implementation_on_PYNQ/rsa_optimized4/baseline/solution1/syn/verilog/rsa_mod_product_mont 
Execute       syn_report -csynth -model mod_product_mont -o /home/cse237c_fa24_s_chen/RSA_Implementation_on_PYNQ/rsa_optimized4/baseline/solution1/syn/report/mod_product_mont_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model mod_product_mont -o /home/cse237c_fa24_s_chen/RSA_Implementation_on_PYNQ/rsa_optimized4/baseline/solution1/syn/report/mod_product_mont_csynth.xml 
Execute       syn_report -verbosereport -model mod_product_mont -o /home/cse237c_fa24_s_chen/RSA_Implementation_on_PYNQ/rsa_optimized4/baseline/solution1/.autopilot/db/mod_product_mont.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model mod_product_mont -f -o /home/cse237c_fa24_s_chen/RSA_Implementation_on_PYNQ/rsa_optimized4/baseline/solution1/.autopilot/db/mod_product_mont.adb 
Execute       db_write -model mod_product_mont -bindview -o /home/cse237c_fa24_s_chen/RSA_Implementation_on_PYNQ/rsa_optimized4/baseline/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info mod_product_mont -p /home/cse237c_fa24_s_chen/RSA_Implementation_on_PYNQ/rsa_optimized4/baseline/solution1/.autopilot/db -o /home/cse237c_fa24_s_chen/RSA_Implementation_on_PYNQ/rsa_optimized4/baseline/solution1/.autopilot/db/mod_product_mont 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mont_update_m_temp' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model mont_update_m_temp -top_prefix rsa_ -sub_prefix rsa_ -mg_file /home/cse237c_fa24_s_chen/RSA_Implementation_on_PYNQ/rsa_optimized4/baseline/solution1/.autopilot/db/mont_update_m_temp.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'mont_update_m_temp'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 403.809 MB.
Execute       source /home/cse237c_fa24_s_chen/RSA_Implementation_on_PYNQ/rsa_optimized4/baseline/solution1/.autopilot/db/rsa.rtl_wrap.cfg.tcl 
Execute       gen_rtl mont_update_m_temp -style xilinx -f -lang vhdl -o /home/cse237c_fa24_s_chen/RSA_Implementation_on_PYNQ/rsa_optimized4/baseline/solution1/syn/vhdl/rsa_mont_update_m_temp 
Execute       gen_rtl mont_update_m_temp -style xilinx -f -lang vlog -o /home/cse237c_fa24_s_chen/RSA_Implementation_on_PYNQ/rsa_optimized4/baseline/solution1/syn/verilog/rsa_mont_update_m_temp 
Execute       syn_report -csynth -model mont_update_m_temp -o /home/cse237c_fa24_s_chen/RSA_Implementation_on_PYNQ/rsa_optimized4/baseline/solution1/syn/report/mont_update_m_temp_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model mont_update_m_temp -o /home/cse237c_fa24_s_chen/RSA_Implementation_on_PYNQ/rsa_optimized4/baseline/solution1/syn/report/mont_update_m_temp_csynth.xml 
Execute       syn_report -verbosereport -model mont_update_m_temp -o /home/cse237c_fa24_s_chen/RSA_Implementation_on_PYNQ/rsa_optimized4/baseline/solution1/.autopilot/db/mont_update_m_temp.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model mont_update_m_temp -f -o /home/cse237c_fa24_s_chen/RSA_Implementation_on_PYNQ/rsa_optimized4/baseline/solution1/.autopilot/db/mont_update_m_temp.adb 
Execute       db_write -model mont_update_m_temp -bindview -o /home/cse237c_fa24_s_chen/RSA_Implementation_on_PYNQ/rsa_optimized4/baseline/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info mont_update_m_temp -p /home/cse237c_fa24_s_chen/RSA_Implementation_on_PYNQ/rsa_optimized4/baseline/solution1/.autopilot/db -o /home/cse237c_fa24_s_chen/RSA_Implementation_on_PYNQ/rsa_optimized4/baseline/solution1/.autopilot/db/mont_update_m_temp 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mont_update_m_a' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model mont_update_m_a -top_prefix rsa_ -sub_prefix rsa_ -mg_file /home/cse237c_fa24_s_chen/RSA_Implementation_on_PYNQ/rsa_optimized4/baseline/solution1/.autopilot/db/mont_update_m_a.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'mont_update_m_a'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 404.520 MB.
Execute       source /home/cse237c_fa24_s_chen/RSA_Implementation_on_PYNQ/rsa_optimized4/baseline/solution1/.autopilot/db/rsa.rtl_wrap.cfg.tcl 
Execute       gen_rtl mont_update_m_a -style xilinx -f -lang vhdl -o /home/cse237c_fa24_s_chen/RSA_Implementation_on_PYNQ/rsa_optimized4/baseline/solution1/syn/vhdl/rsa_mont_update_m_a 
Execute       gen_rtl mont_update_m_a -style xilinx -f -lang vlog -o /home/cse237c_fa24_s_chen/RSA_Implementation_on_PYNQ/rsa_optimized4/baseline/solution1/syn/verilog/rsa_mont_update_m_a 
Execute       syn_report -csynth -model mont_update_m_a -o /home/cse237c_fa24_s_chen/RSA_Implementation_on_PYNQ/rsa_optimized4/baseline/solution1/syn/report/mont_update_m_a_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model mont_update_m_a -o /home/cse237c_fa24_s_chen/RSA_Implementation_on_PYNQ/rsa_optimized4/baseline/solution1/syn/report/mont_update_m_a_csynth.xml 
Execute       syn_report -verbosereport -model mont_update_m_a -o /home/cse237c_fa24_s_chen/RSA_Implementation_on_PYNQ/rsa_optimized4/baseline/solution1/.autopilot/db/mont_update_m_a.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model mont_update_m_a -f -o /home/cse237c_fa24_s_chen/RSA_Implementation_on_PYNQ/rsa_optimized4/baseline/solution1/.autopilot/db/mont_update_m_a.adb 
Execute       db_write -model mont_update_m_a -bindview -o /home/cse237c_fa24_s_chen/RSA_Implementation_on_PYNQ/rsa_optimized4/baseline/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info mont_update_m_a -p /home/cse237c_fa24_s_chen/RSA_Implementation_on_PYNQ/rsa_optimized4/baseline/solution1/.autopilot/db -o /home/cse237c_fa24_s_chen/RSA_Implementation_on_PYNQ/rsa_optimized4/baseline/solution1/.autopilot/db/mont_update_m_a 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Montgomery_Pipeline_Montgomery' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model Montgomery_Pipeline_Montgomery -top_prefix rsa_ -sub_prefix rsa_ -mg_file /home/cse237c_fa24_s_chen/RSA_Implementation_on_PYNQ/rsa_optimized4/baseline/solution1/.autopilot/db/Montgomery_Pipeline_Montgomery.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Montgomery_Pipeline_Montgomery' pipeline 'Montgomery' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'Montgomery_Pipeline_Montgomery'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 405.148 MB.
Execute       source /home/cse237c_fa24_s_chen/RSA_Implementation_on_PYNQ/rsa_optimized4/baseline/solution1/.autopilot/db/rsa.rtl_wrap.cfg.tcl 
Execute       gen_rtl Montgomery_Pipeline_Montgomery -style xilinx -f -lang vhdl -o /home/cse237c_fa24_s_chen/RSA_Implementation_on_PYNQ/rsa_optimized4/baseline/solution1/syn/vhdl/rsa_Montgomery_Pipeline_Montgomery 
Execute       gen_rtl Montgomery_Pipeline_Montgomery -style xilinx -f -lang vlog -o /home/cse237c_fa24_s_chen/RSA_Implementation_on_PYNQ/rsa_optimized4/baseline/solution1/syn/verilog/rsa_Montgomery_Pipeline_Montgomery 
Execute       syn_report -csynth -model Montgomery_Pipeline_Montgomery -o /home/cse237c_fa24_s_chen/RSA_Implementation_on_PYNQ/rsa_optimized4/baseline/solution1/syn/report/Montgomery_Pipeline_Montgomery_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model Montgomery_Pipeline_Montgomery -o /home/cse237c_fa24_s_chen/RSA_Implementation_on_PYNQ/rsa_optimized4/baseline/solution1/syn/report/Montgomery_Pipeline_Montgomery_csynth.xml 
Execute       syn_report -verbosereport -model Montgomery_Pipeline_Montgomery -o /home/cse237c_fa24_s_chen/RSA_Implementation_on_PYNQ/rsa_optimized4/baseline/solution1/.autopilot/db/Montgomery_Pipeline_Montgomery.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model Montgomery_Pipeline_Montgomery -f -o /home/cse237c_fa24_s_chen/RSA_Implementation_on_PYNQ/rsa_optimized4/baseline/solution1/.autopilot/db/Montgomery_Pipeline_Montgomery.adb 
Execute       db_write -model Montgomery_Pipeline_Montgomery -bindview -o /home/cse237c_fa24_s_chen/RSA_Implementation_on_PYNQ/rsa_optimized4/baseline/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info Montgomery_Pipeline_Montgomery -p /home/cse237c_fa24_s_chen/RSA_Implementation_on_PYNQ/rsa_optimized4/baseline/solution1/.autopilot/db -o /home/cse237c_fa24_s_chen/RSA_Implementation_on_PYNQ/rsa_optimized4/baseline/solution1/.autopilot/db/Montgomery_Pipeline_Montgomery 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Montgomery' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model Montgomery -top_prefix rsa_ -sub_prefix rsa_ -mg_file /home/cse237c_fa24_s_chen/RSA_Implementation_on_PYNQ/rsa_optimized4/baseline/solution1/.autopilot/db/Montgomery.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'Montgomery'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 406.066 MB.
Execute       source /home/cse237c_fa24_s_chen/RSA_Implementation_on_PYNQ/rsa_optimized4/baseline/solution1/.autopilot/db/rsa.rtl_wrap.cfg.tcl 
Execute       gen_rtl Montgomery -style xilinx -f -lang vhdl -o /home/cse237c_fa24_s_chen/RSA_Implementation_on_PYNQ/rsa_optimized4/baseline/solution1/syn/vhdl/rsa_Montgomery 
Execute       gen_rtl Montgomery -style xilinx -f -lang vlog -o /home/cse237c_fa24_s_chen/RSA_Implementation_on_PYNQ/rsa_optimized4/baseline/solution1/syn/verilog/rsa_Montgomery 
Execute       syn_report -csynth -model Montgomery -o /home/cse237c_fa24_s_chen/RSA_Implementation_on_PYNQ/rsa_optimized4/baseline/solution1/syn/report/Montgomery_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model Montgomery -o /home/cse237c_fa24_s_chen/RSA_Implementation_on_PYNQ/rsa_optimized4/baseline/solution1/syn/report/Montgomery_csynth.xml 
Execute       syn_report -verbosereport -model Montgomery -o /home/cse237c_fa24_s_chen/RSA_Implementation_on_PYNQ/rsa_optimized4/baseline/solution1/.autopilot/db/Montgomery.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model Montgomery -f -o /home/cse237c_fa24_s_chen/RSA_Implementation_on_PYNQ/rsa_optimized4/baseline/solution1/.autopilot/db/Montgomery.adb 
Execute       db_write -model Montgomery -bindview -o /home/cse237c_fa24_s_chen/RSA_Implementation_on_PYNQ/rsa_optimized4/baseline/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info Montgomery -p /home/cse237c_fa24_s_chen/RSA_Implementation_on_PYNQ/rsa_optimized4/baseline/solution1/.autopilot/db -o /home/cse237c_fa24_s_chen/RSA_Implementation_on_PYNQ/rsa_optimized4/baseline/solution1/.autopilot/db/Montgomery 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mod_exp' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model mod_exp -top_prefix rsa_ -sub_prefix rsa_ -mg_file /home/cse237c_fa24_s_chen/RSA_Implementation_on_PYNQ/rsa_optimized4/baseline/solution1/.autopilot/db/mod_exp.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'mod_exp'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 406.832 MB.
Execute       source /home/cse237c_fa24_s_chen/RSA_Implementation_on_PYNQ/rsa_optimized4/baseline/solution1/.autopilot/db/rsa.rtl_wrap.cfg.tcl 
Execute       gen_rtl mod_exp -style xilinx -f -lang vhdl -o /home/cse237c_fa24_s_chen/RSA_Implementation_on_PYNQ/rsa_optimized4/baseline/solution1/syn/vhdl/rsa_mod_exp 
Execute       gen_rtl mod_exp -style xilinx -f -lang vlog -o /home/cse237c_fa24_s_chen/RSA_Implementation_on_PYNQ/rsa_optimized4/baseline/solution1/syn/verilog/rsa_mod_exp 
Execute       syn_report -csynth -model mod_exp -o /home/cse237c_fa24_s_chen/RSA_Implementation_on_PYNQ/rsa_optimized4/baseline/solution1/syn/report/mod_exp_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model mod_exp -o /home/cse237c_fa24_s_chen/RSA_Implementation_on_PYNQ/rsa_optimized4/baseline/solution1/syn/report/mod_exp_csynth.xml 
Execute       syn_report -verbosereport -model mod_exp -o /home/cse237c_fa24_s_chen/RSA_Implementation_on_PYNQ/rsa_optimized4/baseline/solution1/.autopilot/db/mod_exp.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model mod_exp -f -o /home/cse237c_fa24_s_chen/RSA_Implementation_on_PYNQ/rsa_optimized4/baseline/solution1/.autopilot/db/mod_exp.adb 
Execute       db_write -model mod_exp -bindview -o /home/cse237c_fa24_s_chen/RSA_Implementation_on_PYNQ/rsa_optimized4/baseline/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info mod_exp -p /home/cse237c_fa24_s_chen/RSA_Implementation_on_PYNQ/rsa_optimized4/baseline/solution1/.autopilot/db -o /home/cse237c_fa24_s_chen/RSA_Implementation_on_PYNQ/rsa_optimized4/baseline/solution1/.autopilot/db/mod_exp 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mod_product_full' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model mod_product_full -top_prefix rsa_ -sub_prefix rsa_ -mg_file /home/cse237c_fa24_s_chen/RSA_Implementation_on_PYNQ/rsa_optimized4/baseline/solution1/.autopilot/db/mod_product_full.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'mod_product_full'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 407.988 MB.
Execute       source /home/cse237c_fa24_s_chen/RSA_Implementation_on_PYNQ/rsa_optimized4/baseline/solution1/.autopilot/db/rsa.rtl_wrap.cfg.tcl 
Execute       gen_rtl mod_product_full -style xilinx -f -lang vhdl -o /home/cse237c_fa24_s_chen/RSA_Implementation_on_PYNQ/rsa_optimized4/baseline/solution1/syn/vhdl/rsa_mod_product_full 
Execute       gen_rtl mod_product_full -style xilinx -f -lang vlog -o /home/cse237c_fa24_s_chen/RSA_Implementation_on_PYNQ/rsa_optimized4/baseline/solution1/syn/verilog/rsa_mod_product_full 
Execute       syn_report -csynth -model mod_product_full -o /home/cse237c_fa24_s_chen/RSA_Implementation_on_PYNQ/rsa_optimized4/baseline/solution1/syn/report/mod_product_full_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model mod_product_full -o /home/cse237c_fa24_s_chen/RSA_Implementation_on_PYNQ/rsa_optimized4/baseline/solution1/syn/report/mod_product_full_csynth.xml 
Execute       syn_report -verbosereport -model mod_product_full -o /home/cse237c_fa24_s_chen/RSA_Implementation_on_PYNQ/rsa_optimized4/baseline/solution1/.autopilot/db/mod_product_full.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model mod_product_full -f -o /home/cse237c_fa24_s_chen/RSA_Implementation_on_PYNQ/rsa_optimized4/baseline/solution1/.autopilot/db/mod_product_full.adb 
Execute       db_write -model mod_product_full -bindview -o /home/cse237c_fa24_s_chen/RSA_Implementation_on_PYNQ/rsa_optimized4/baseline/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info mod_product_full -p /home/cse237c_fa24_s_chen/RSA_Implementation_on_PYNQ/rsa_optimized4/baseline/solution1/.autopilot/db -o /home/cse237c_fa24_s_chen/RSA_Implementation_on_PYNQ/rsa_optimized4/baseline/solution1/.autopilot/db/mod_product_full 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'multi_stage_mul_h_add_m' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model multi_stage_mul_h_add_m -top_prefix rsa_ -sub_prefix rsa_ -mg_file /home/cse237c_fa24_s_chen/RSA_Implementation_on_PYNQ/rsa_optimized4/baseline/solution1/.autopilot/db/multi_stage_mul_h_add_m.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'add_256ns_256ns_256_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'multi_stage_mul_h_add_m'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 409.109 MB.
Execute       source /home/cse237c_fa24_s_chen/RSA_Implementation_on_PYNQ/rsa_optimized4/baseline/solution1/.autopilot/db/rsa.rtl_wrap.cfg.tcl 
Execute       gen_rtl multi_stage_mul_h_add_m -style xilinx -f -lang vhdl -o /home/cse237c_fa24_s_chen/RSA_Implementation_on_PYNQ/rsa_optimized4/baseline/solution1/syn/vhdl/rsa_multi_stage_mul_h_add_m 
Execute       gen_rtl multi_stage_mul_h_add_m -style xilinx -f -lang vlog -o /home/cse237c_fa24_s_chen/RSA_Implementation_on_PYNQ/rsa_optimized4/baseline/solution1/syn/verilog/rsa_multi_stage_mul_h_add_m 
Execute       syn_report -csynth -model multi_stage_mul_h_add_m -o /home/cse237c_fa24_s_chen/RSA_Implementation_on_PYNQ/rsa_optimized4/baseline/solution1/syn/report/multi_stage_mul_h_add_m_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model multi_stage_mul_h_add_m -o /home/cse237c_fa24_s_chen/RSA_Implementation_on_PYNQ/rsa_optimized4/baseline/solution1/syn/report/multi_stage_mul_h_add_m_csynth.xml 
Execute       syn_report -verbosereport -model multi_stage_mul_h_add_m -o /home/cse237c_fa24_s_chen/RSA_Implementation_on_PYNQ/rsa_optimized4/baseline/solution1/.autopilot/db/multi_stage_mul_h_add_m.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model multi_stage_mul_h_add_m -f -o /home/cse237c_fa24_s_chen/RSA_Implementation_on_PYNQ/rsa_optimized4/baseline/solution1/.autopilot/db/multi_stage_mul_h_add_m.adb 
Execute       db_write -model multi_stage_mul_h_add_m -bindview -o /home/cse237c_fa24_s_chen/RSA_Implementation_on_PYNQ/rsa_optimized4/baseline/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info multi_stage_mul_h_add_m -p /home/cse237c_fa24_s_chen/RSA_Implementation_on_PYNQ/rsa_optimized4/baseline/solution1/.autopilot/db -o /home/cse237c_fa24_s_chen/RSA_Implementation_on_PYNQ/rsa_optimized4/baseline/solution1/.autopilot/db/multi_stage_mul_h_add_m 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'multi_stage_mul_h_update_m_t_a' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model multi_stage_mul_h_update_m_t_a -top_prefix rsa_ -sub_prefix rsa_ -mg_file /home/cse237c_fa24_s_chen/RSA_Implementation_on_PYNQ/rsa_optimized4/baseline/solution1/.autopilot/db/multi_stage_mul_h_update_m_t_a.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'multi_stage_mul_h_update_m_t_a'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 409.582 MB.
Execute       source /home/cse237c_fa24_s_chen/RSA_Implementation_on_PYNQ/rsa_optimized4/baseline/solution1/.autopilot/db/rsa.rtl_wrap.cfg.tcl 
Execute       gen_rtl multi_stage_mul_h_update_m_t_a -style xilinx -f -lang vhdl -o /home/cse237c_fa24_s_chen/RSA_Implementation_on_PYNQ/rsa_optimized4/baseline/solution1/syn/vhdl/rsa_multi_stage_mul_h_update_m_t_a 
Execute       gen_rtl multi_stage_mul_h_update_m_t_a -style xilinx -f -lang vlog -o /home/cse237c_fa24_s_chen/RSA_Implementation_on_PYNQ/rsa_optimized4/baseline/solution1/syn/verilog/rsa_multi_stage_mul_h_update_m_t_a 
Execute       syn_report -csynth -model multi_stage_mul_h_update_m_t_a -o /home/cse237c_fa24_s_chen/RSA_Implementation_on_PYNQ/rsa_optimized4/baseline/solution1/syn/report/multi_stage_mul_h_update_m_t_a_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model multi_stage_mul_h_update_m_t_a -o /home/cse237c_fa24_s_chen/RSA_Implementation_on_PYNQ/rsa_optimized4/baseline/solution1/syn/report/multi_stage_mul_h_update_m_t_a_csynth.xml 
Execute       syn_report -verbosereport -model multi_stage_mul_h_update_m_t_a -o /home/cse237c_fa24_s_chen/RSA_Implementation_on_PYNQ/rsa_optimized4/baseline/solution1/.autopilot/db/multi_stage_mul_h_update_m_t_a.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model multi_stage_mul_h_update_m_t_a -f -o /home/cse237c_fa24_s_chen/RSA_Implementation_on_PYNQ/rsa_optimized4/baseline/solution1/.autopilot/db/multi_stage_mul_h_update_m_t_a.adb 
Execute       db_write -model multi_stage_mul_h_update_m_t_a -bindview -o /home/cse237c_fa24_s_chen/RSA_Implementation_on_PYNQ/rsa_optimized4/baseline/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info multi_stage_mul_h_update_m_t_a -p /home/cse237c_fa24_s_chen/RSA_Implementation_on_PYNQ/rsa_optimized4/baseline/solution1/.autopilot/db -o /home/cse237c_fa24_s_chen/RSA_Implementation_on_PYNQ/rsa_optimized4/baseline/solution1/.autopilot/db/multi_stage_mul_h_update_m_t_a 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'multi_stage_mul_h' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model multi_stage_mul_h -top_prefix rsa_ -sub_prefix rsa_ -mg_file /home/cse237c_fa24_s_chen/RSA_Implementation_on_PYNQ/rsa_optimized4/baseline/solution1/.autopilot/db/multi_stage_mul_h.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'multi_stage_mul_h' pipeline 'MOD_PRODUCT' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'multi_stage_mul_h'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.01 seconds; current allocated memory: 410.320 MB.
Execute       source /home/cse237c_fa24_s_chen/RSA_Implementation_on_PYNQ/rsa_optimized4/baseline/solution1/.autopilot/db/rsa.rtl_wrap.cfg.tcl 
Execute       gen_rtl multi_stage_mul_h -style xilinx -f -lang vhdl -o /home/cse237c_fa24_s_chen/RSA_Implementation_on_PYNQ/rsa_optimized4/baseline/solution1/syn/vhdl/rsa_multi_stage_mul_h 
Execute       gen_rtl multi_stage_mul_h -style xilinx -f -lang vlog -o /home/cse237c_fa24_s_chen/RSA_Implementation_on_PYNQ/rsa_optimized4/baseline/solution1/syn/verilog/rsa_multi_stage_mul_h 
Execute       syn_report -csynth -model multi_stage_mul_h -o /home/cse237c_fa24_s_chen/RSA_Implementation_on_PYNQ/rsa_optimized4/baseline/solution1/syn/report/multi_stage_mul_h_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model multi_stage_mul_h -o /home/cse237c_fa24_s_chen/RSA_Implementation_on_PYNQ/rsa_optimized4/baseline/solution1/syn/report/multi_stage_mul_h_csynth.xml 
Execute       syn_report -verbosereport -model multi_stage_mul_h -o /home/cse237c_fa24_s_chen/RSA_Implementation_on_PYNQ/rsa_optimized4/baseline/solution1/.autopilot/db/multi_stage_mul_h.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model multi_stage_mul_h -f -o /home/cse237c_fa24_s_chen/RSA_Implementation_on_PYNQ/rsa_optimized4/baseline/solution1/.autopilot/db/multi_stage_mul_h.adb 
Execute       db_write -model multi_stage_mul_h -bindview -o /home/cse237c_fa24_s_chen/RSA_Implementation_on_PYNQ/rsa_optimized4/baseline/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info multi_stage_mul_h -p /home/cse237c_fa24_s_chen/RSA_Implementation_on_PYNQ/rsa_optimized4/baseline/solution1/.autopilot/db -o /home/cse237c_fa24_s_chen/RSA_Implementation_on_PYNQ/rsa_optimized4/baseline/solution1/.autopilot/db/multi_stage_mul_h 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rsa' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model rsa -top_prefix  -sub_prefix rsa_ -mg_file /home/cse237c_fa24_s_chen/RSA_Implementation_on_PYNQ/rsa_optimized4/baseline/solution1/.autopilot/db/rsa.compgen.tcl 
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'rsa/p' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rsa/q' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rsa/d' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rsa/N' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rsa/y' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rsa/x' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'rsa' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'p', 'q', 'd', 'N', 'y', 'x' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Generating core module 'add_256ns_256ns_256_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_256ns_128ns_128_260_seq_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_256ns_256s_128_260_seq_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rsa'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.07 seconds; current allocated memory: 414.633 MB.
Execute       source /home/cse237c_fa24_s_chen/RSA_Implementation_on_PYNQ/rsa_optimized4/baseline/solution1/.autopilot/db/rsa.rtl_wrap.cfg.tcl 
Execute       gen_rtl rsa -istop -style xilinx -f -lang vhdl -o /home/cse237c_fa24_s_chen/RSA_Implementation_on_PYNQ/rsa_optimized4/baseline/solution1/syn/vhdl/rsa 
Execute       gen_rtl rsa -istop -style xilinx -f -lang vlog -o /home/cse237c_fa24_s_chen/RSA_Implementation_on_PYNQ/rsa_optimized4/baseline/solution1/syn/verilog/rsa 
Execute       syn_report -csynth -model rsa -o /home/cse237c_fa24_s_chen/RSA_Implementation_on_PYNQ/rsa_optimized4/baseline/solution1/syn/report/rsa_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model rsa -o /home/cse237c_fa24_s_chen/RSA_Implementation_on_PYNQ/rsa_optimized4/baseline/solution1/syn/report/rsa_csynth.xml 
Execute       syn_report -verbosereport -model rsa -o /home/cse237c_fa24_s_chen/RSA_Implementation_on_PYNQ/rsa_optimized4/baseline/solution1/.autopilot/db/rsa.verbose.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 0.41 sec.
Execute       db_write -model rsa -f -o /home/cse237c_fa24_s_chen/RSA_Implementation_on_PYNQ/rsa_optimized4/baseline/solution1/.autopilot/db/rsa.adb 
Execute       db_write -model rsa -bindview -o /home/cse237c_fa24_s_chen/RSA_Implementation_on_PYNQ/rsa_optimized4/baseline/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info rsa -p /home/cse237c_fa24_s_chen/RSA_Implementation_on_PYNQ/rsa_optimized4/baseline/solution1/.autopilot/db -o /home/cse237c_fa24_s_chen/RSA_Implementation_on_PYNQ/rsa_optimized4/baseline/solution1/.autopilot/db/rsa 
Execute       export_constraint_db -f -tool general -o /home/cse237c_fa24_s_chen/RSA_Implementation_on_PYNQ/rsa_optimized4/baseline/solution1/.autopilot/db/rsa.constraint.tcl 
Execute       syn_report -designview -model rsa -o /home/cse237c_fa24_s_chen/RSA_Implementation_on_PYNQ/rsa_optimized4/baseline/solution1/.autopilot/db/rsa.design.xml 
Execute       syn_report -csynthDesign -model rsa -o /home/cse237c_fa24_s_chen/RSA_Implementation_on_PYNQ/rsa_optimized4/baseline/solution1/syn/report/csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -wcfg -model rsa -o /home/cse237c_fa24_s_chen/RSA_Implementation_on_PYNQ/rsa_optimized4/baseline/solution1/.autopilot/db/rsa_dataflow_ana.wcfg 
Execute       syn_report -protoinst -model rsa -o /home/cse237c_fa24_s_chen/RSA_Implementation_on_PYNQ/rsa_optimized4/baseline/solution1/.autopilot/db/rsa.protoinst 
Execute       sc_get_clocks rsa 
Execute       sc_get_portdomain rsa 
INFO-FLOW: Model list for RTL component generation: multi_stage_mul_x0_add_m multi_stage_mul_x0_update_m_t_a multi_stage_mul_x0 mod_inverse mod_product_mont mont_update_m_temp mont_update_m_a Montgomery_Pipeline_Montgomery Montgomery mod_exp mod_product_full multi_stage_mul_h_add_m multi_stage_mul_h_update_m_t_a multi_stage_mul_h rsa
INFO-FLOW: Handling components in module [multi_stage_mul_x0_add_m] ... 
Execute       source /home/cse237c_fa24_s_chen/RSA_Implementation_on_PYNQ/rsa_optimized4/baseline/solution1/.autopilot/db/multi_stage_mul_x0_add_m.compgen.tcl 
INFO-FLOW: Handling components in module [multi_stage_mul_x0_update_m_t_a] ... 
Execute       source /home/cse237c_fa24_s_chen/RSA_Implementation_on_PYNQ/rsa_optimized4/baseline/solution1/.autopilot/db/multi_stage_mul_x0_update_m_t_a.compgen.tcl 
INFO-FLOW: Handling components in module [multi_stage_mul_x0] ... 
Execute       source /home/cse237c_fa24_s_chen/RSA_Implementation_on_PYNQ/rsa_optimized4/baseline/solution1/.autopilot/db/multi_stage_mul_x0.compgen.tcl 
INFO-FLOW: Found component rsa_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model rsa_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [mod_inverse] ... 
Execute       source /home/cse237c_fa24_s_chen/RSA_Implementation_on_PYNQ/rsa_optimized4/baseline/solution1/.autopilot/db/mod_inverse.compgen.tcl 
INFO-FLOW: Found component rsa_udiv_128ns_128ns_128_132_seq_1.
INFO-FLOW: Append model rsa_udiv_128ns_128ns_128_132_seq_1
INFO-FLOW: Found component rsa_urem_128ns_128ns_128_132_seq_1.
INFO-FLOW: Append model rsa_urem_128ns_128ns_128_132_seq_1
INFO-FLOW: Handling components in module [mod_product_mont] ... 
Execute       source /home/cse237c_fa24_s_chen/RSA_Implementation_on_PYNQ/rsa_optimized4/baseline/solution1/.autopilot/db/mod_product_mont.compgen.tcl 
INFO-FLOW: Handling components in module [mont_update_m_temp] ... 
Execute       source /home/cse237c_fa24_s_chen/RSA_Implementation_on_PYNQ/rsa_optimized4/baseline/solution1/.autopilot/db/mont_update_m_temp.compgen.tcl 
INFO-FLOW: Handling components in module [mont_update_m_a] ... 
Execute       source /home/cse237c_fa24_s_chen/RSA_Implementation_on_PYNQ/rsa_optimized4/baseline/solution1/.autopilot/db/mont_update_m_a.compgen.tcl 
INFO-FLOW: Handling components in module [Montgomery_Pipeline_Montgomery] ... 
Execute       source /home/cse237c_fa24_s_chen/RSA_Implementation_on_PYNQ/rsa_optimized4/baseline/solution1/.autopilot/db/Montgomery_Pipeline_Montgomery.compgen.tcl 
INFO-FLOW: Found component rsa_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model rsa_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [Montgomery] ... 
Execute       source /home/cse237c_fa24_s_chen/RSA_Implementation_on_PYNQ/rsa_optimized4/baseline/solution1/.autopilot/db/Montgomery.compgen.tcl 
INFO-FLOW: Handling components in module [mod_exp] ... 
Execute       source /home/cse237c_fa24_s_chen/RSA_Implementation_on_PYNQ/rsa_optimized4/baseline/solution1/.autopilot/db/mod_exp.compgen.tcl 
INFO-FLOW: Handling components in module [mod_product_full] ... 
Execute       source /home/cse237c_fa24_s_chen/RSA_Implementation_on_PYNQ/rsa_optimized4/baseline/solution1/.autopilot/db/mod_product_full.compgen.tcl 
INFO-FLOW: Handling components in module [multi_stage_mul_h_add_m] ... 
Execute       source /home/cse237c_fa24_s_chen/RSA_Implementation_on_PYNQ/rsa_optimized4/baseline/solution1/.autopilot/db/multi_stage_mul_h_add_m.compgen.tcl 
INFO-FLOW: Found component rsa_add_256ns_256ns_256_2_1.
INFO-FLOW: Append model rsa_add_256ns_256ns_256_2_1
INFO-FLOW: Handling components in module [multi_stage_mul_h_update_m_t_a] ... 
Execute       source /home/cse237c_fa24_s_chen/RSA_Implementation_on_PYNQ/rsa_optimized4/baseline/solution1/.autopilot/db/multi_stage_mul_h_update_m_t_a.compgen.tcl 
INFO-FLOW: Handling components in module [multi_stage_mul_h] ... 
Execute       source /home/cse237c_fa24_s_chen/RSA_Implementation_on_PYNQ/rsa_optimized4/baseline/solution1/.autopilot/db/multi_stage_mul_h.compgen.tcl 
INFO-FLOW: Found component rsa_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model rsa_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [rsa] ... 
Execute       source /home/cse237c_fa24_s_chen/RSA_Implementation_on_PYNQ/rsa_optimized4/baseline/solution1/.autopilot/db/rsa.compgen.tcl 
INFO-FLOW: Found component rsa_urem_256ns_256s_128_260_seq_1.
INFO-FLOW: Append model rsa_urem_256ns_256s_128_260_seq_1
INFO-FLOW: Found component rsa_urem_256ns_128ns_128_260_seq_1.
INFO-FLOW: Append model rsa_urem_256ns_128ns_128_260_seq_1
INFO-FLOW: Found component rsa_control_s_axi.
INFO-FLOW: Append model rsa_control_s_axi
INFO-FLOW: Append model multi_stage_mul_x0_add_m
INFO-FLOW: Append model multi_stage_mul_x0_update_m_t_a
INFO-FLOW: Append model multi_stage_mul_x0
INFO-FLOW: Append model mod_inverse
INFO-FLOW: Append model mod_product_mont
INFO-FLOW: Append model mont_update_m_temp
INFO-FLOW: Append model mont_update_m_a
INFO-FLOW: Append model Montgomery_Pipeline_Montgomery
INFO-FLOW: Append model Montgomery
INFO-FLOW: Append model mod_exp
INFO-FLOW: Append model mod_product_full
INFO-FLOW: Append model multi_stage_mul_h_add_m
INFO-FLOW: Append model multi_stage_mul_h_update_m_t_a
INFO-FLOW: Append model multi_stage_mul_h
INFO-FLOW: Append model rsa
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: rsa_flow_control_loop_pipe_sequential_init rsa_udiv_128ns_128ns_128_132_seq_1 rsa_urem_128ns_128ns_128_132_seq_1 rsa_flow_control_loop_pipe_sequential_init rsa_add_256ns_256ns_256_2_1 rsa_flow_control_loop_pipe_sequential_init rsa_urem_256ns_256s_128_260_seq_1 rsa_urem_256ns_128ns_128_260_seq_1 rsa_control_s_axi multi_stage_mul_x0_add_m multi_stage_mul_x0_update_m_t_a multi_stage_mul_x0 mod_inverse mod_product_mont mont_update_m_temp mont_update_m_a Montgomery_Pipeline_Montgomery Montgomery mod_exp mod_product_full multi_stage_mul_h_add_m multi_stage_mul_h_update_m_t_a multi_stage_mul_h rsa
INFO-FLOW: Generating /home/cse237c_fa24_s_chen/RSA_Implementation_on_PYNQ/rsa_optimized4/baseline/solution1/.autopilot/db/autopilot.rtl.models.txt file...
INFO-FLOW: To file: write model rsa_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model rsa_udiv_128ns_128ns_128_132_seq_1
INFO-FLOW: To file: write model rsa_urem_128ns_128ns_128_132_seq_1
INFO-FLOW: To file: write model rsa_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model rsa_add_256ns_256ns_256_2_1
INFO-FLOW: To file: write model rsa_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model rsa_urem_256ns_256s_128_260_seq_1
INFO-FLOW: To file: write model rsa_urem_256ns_128ns_128_260_seq_1
INFO-FLOW: To file: write model rsa_control_s_axi
INFO-FLOW: To file: write model multi_stage_mul_x0_add_m
INFO-FLOW: To file: write model multi_stage_mul_x0_update_m_t_a
INFO-FLOW: To file: write model multi_stage_mul_x0
INFO-FLOW: To file: write model mod_inverse
INFO-FLOW: To file: write model mod_product_mont
INFO-FLOW: To file: write model mont_update_m_temp
INFO-FLOW: To file: write model mont_update_m_a
INFO-FLOW: To file: write model Montgomery_Pipeline_Montgomery
INFO-FLOW: To file: write model Montgomery
INFO-FLOW: To file: write model mod_exp
INFO-FLOW: To file: write model mod_product_full
INFO-FLOW: To file: write model multi_stage_mul_h_add_m
INFO-FLOW: To file: write model multi_stage_mul_h_update_m_t_a
INFO-FLOW: To file: write model multi_stage_mul_h
INFO-FLOW: To file: write model rsa
INFO-FLOW: Generating /home/cse237c_fa24_s_chen/RSA_Implementation_on_PYNQ/rsa_optimized4/baseline/solution1/.autopilot/db/autopilot.rtl.models.tcl file...
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate_csynth_design
INFO-FLOW: DBG:PUTS: read_platform_lib /home/cse237c_fa24_s_chen/RSA_Implementation_on_PYNQ/rsa_optimized4/baseline/solution1/.autopilot/db/global.setting.tcl
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/common.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/op.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/interface.gen 
Execute       source /home/cse237c_fa24_s_chen/RSA_Implementation_on_PYNQ/rsa_optimized4/baseline/solution1/.autopilot/db/global.setting.tcl 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::generate_ip_cores gen_sim_model='1' gen_fp_models='0' gen_for_export='0' dstSCDir='' dstVhdlDir='/home/cse237c_fa24_s_chen/RSA_Implementation_on_PYNQ/rsa_optimized4/baseline/solution1/.autopilot/db/vhdl' dstVlogDir='/home/cse237c_fa24_s_chen/RSA_Implementation_on_PYNQ/rsa_optimized4/baseline/solution1/.autopilot/db/vlog' tclDir='/home/cse237c_fa24_s_chen/RSA_Implementation_on_PYNQ/rsa_optimized4/baseline/solution1/.autopilot/db' modelList='rsa_flow_control_loop_pipe_sequential_init
rsa_udiv_128ns_128ns_128_132_seq_1
rsa_urem_128ns_128ns_128_132_seq_1
rsa_flow_control_loop_pipe_sequential_init
rsa_add_256ns_256ns_256_2_1
rsa_flow_control_loop_pipe_sequential_init
rsa_urem_256ns_256s_128_260_seq_1
rsa_urem_256ns_128ns_128_260_seq_1
rsa_control_s_axi
multi_stage_mul_x0_add_m
multi_stage_mul_x0_update_m_t_a
multi_stage_mul_x0
mod_inverse
mod_product_mont
mont_update_m_temp
mont_update_m_a
Montgomery_Pipeline_Montgomery
Montgomery
mod_exp
mod_product_full
multi_stage_mul_h_add_m
multi_stage_mul_h_update_m_t_a
multi_stage_mul_h
rsa
' expOnly='0'
Execute       source /home/cse237c_fa24_s_chen/RSA_Implementation_on_PYNQ/rsa_optimized4/baseline/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source /home/cse237c_fa24_s_chen/RSA_Implementation_on_PYNQ/rsa_optimized4/baseline/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/cse237c_fa24_s_chen/RSA_Implementation_on_PYNQ/rsa_optimized4/baseline/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/cse237c_fa24_s_chen/RSA_Implementation_on_PYNQ/rsa_optimized4/baseline/solution1/.autopilot/db/multi_stage_mul_x0_add_m.compgen.tcl 
Execute       source /home/cse237c_fa24_s_chen/RSA_Implementation_on_PYNQ/rsa_optimized4/baseline/solution1/.autopilot/db/multi_stage_mul_x0_update_m_t_a.compgen.tcl 
Execute       source /home/cse237c_fa24_s_chen/RSA_Implementation_on_PYNQ/rsa_optimized4/baseline/solution1/.autopilot/db/multi_stage_mul_x0.compgen.tcl 
Execute       source /home/cse237c_fa24_s_chen/RSA_Implementation_on_PYNQ/rsa_optimized4/baseline/solution1/.autopilot/db/mod_inverse.compgen.tcl 
Execute       source /home/cse237c_fa24_s_chen/RSA_Implementation_on_PYNQ/rsa_optimized4/baseline/solution1/.autopilot/db/mod_product_mont.compgen.tcl 
Execute       source /home/cse237c_fa24_s_chen/RSA_Implementation_on_PYNQ/rsa_optimized4/baseline/solution1/.autopilot/db/mont_update_m_temp.compgen.tcl 
Execute       source /home/cse237c_fa24_s_chen/RSA_Implementation_on_PYNQ/rsa_optimized4/baseline/solution1/.autopilot/db/mont_update_m_a.compgen.tcl 
Execute       source /home/cse237c_fa24_s_chen/RSA_Implementation_on_PYNQ/rsa_optimized4/baseline/solution1/.autopilot/db/Montgomery_Pipeline_Montgomery.compgen.tcl 
Execute       source /home/cse237c_fa24_s_chen/RSA_Implementation_on_PYNQ/rsa_optimized4/baseline/solution1/.autopilot/db/Montgomery.compgen.tcl 
Execute       source /home/cse237c_fa24_s_chen/RSA_Implementation_on_PYNQ/rsa_optimized4/baseline/solution1/.autopilot/db/mod_exp.compgen.tcl 
Execute       source /home/cse237c_fa24_s_chen/RSA_Implementation_on_PYNQ/rsa_optimized4/baseline/solution1/.autopilot/db/mod_product_full.compgen.tcl 
Execute       source /home/cse237c_fa24_s_chen/RSA_Implementation_on_PYNQ/rsa_optimized4/baseline/solution1/.autopilot/db/multi_stage_mul_h_add_m.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'rsa_add_256ns_256ns_256_2_1_Adder_0'
Execute       source /home/cse237c_fa24_s_chen/RSA_Implementation_on_PYNQ/rsa_optimized4/baseline/solution1/.autopilot/db/multi_stage_mul_h_update_m_t_a.compgen.tcl 
Execute       source /home/cse237c_fa24_s_chen/RSA_Implementation_on_PYNQ/rsa_optimized4/baseline/solution1/.autopilot/db/multi_stage_mul_h.compgen.tcl 
Execute       source /home/cse237c_fa24_s_chen/RSA_Implementation_on_PYNQ/rsa_optimized4/baseline/solution1/.autopilot/db/rsa.compgen.tcl 
Execute         source ./control.slave.tcl 
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.62 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.64 seconds; current allocated memory: 419.566 MB.
INFO-FLOW: DBG:PROC: ::HLSREPORTS::create_csynth_xml bind_info_var='bind_info' RtlSubPrefix='rsa_' outfile=''
INFO-FLOW: Running: create_csynth_xml read xml data
INFO-FLOW: Done: create_csynth_xml read xml data time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml bind info
INFO-FLOW: No bind nodes found for module_name multi_stage_mul_x0_update_m_t_a
INFO-FLOW: No bind nodes found for module_name mont_update_m_a
INFO-FLOW: No bind nodes found for module_name multi_stage_mul_h_update_m_t_a
INFO-FLOW: Done: create_csynth_xml bind info time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml config info
INFO-FLOW: Done: create_csynth_xml config info time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml write xml
INFO-FLOW: Done: create_csynth_xml write xml time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      create_csynth_xml wrote csynth_xml=/home/cse237c_fa24_s_chen/RSA_Implementation_on_PYNQ/rsa_optimized4/baseline/solution1/syn/report/csynth.xml
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='0' modelList='rsa_flow_control_loop_pipe_sequential_init
rsa_udiv_128ns_128ns_128_132_seq_1
rsa_urem_128ns_128ns_128_132_seq_1
rsa_flow_control_loop_pipe_sequential_init
rsa_add_256ns_256ns_256_2_1
rsa_flow_control_loop_pipe_sequential_init
rsa_urem_256ns_256s_128_260_seq_1
rsa_urem_256ns_128ns_128_260_seq_1
rsa_control_s_axi
multi_stage_mul_x0_add_m
multi_stage_mul_x0_update_m_t_a
multi_stage_mul_x0
mod_inverse
mod_product_mont
mont_update_m_temp
mont_update_m_a
Montgomery_Pipeline_Montgomery
Montgomery
mod_exp
mod_product_full
multi_stage_mul_h_add_m
multi_stage_mul_h_update_m_t_a
multi_stage_mul_h
rsa
' rtl_lang='both' bootstrap_tcl='false' outdir='' outfilename=''
Execute       source /home/cse237c_fa24_s_chen/RSA_Implementation_on_PYNQ/rsa_optimized4/baseline/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/cse237c_fa24_s_chen/RSA_Implementation_on_PYNQ/rsa_optimized4/baseline/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/cse237c_fa24_s_chen/RSA_Implementation_on_PYNQ/rsa_optimized4/baseline/solution1/.autopilot/db/top-io-be.tcl 
Execute       source /home/cse237c_fa24_s_chen/RSA_Implementation_on_PYNQ/rsa_optimized4/baseline/solution1/.autopilot/db/rsa.tbgen.tcl 
Execute       source /home/cse237c_fa24_s_chen/RSA_Implementation_on_PYNQ/rsa_optimized4/baseline/solution1/.autopilot/db/rsa.compgen.dataonly.tcl 
Execute       source /home/cse237c_fa24_s_chen/RSA_Implementation_on_PYNQ/rsa_optimized4/baseline/solution1/.autopilot/db/rsa.compgen.dataonly.tcl 
Execute       source /home/cse237c_fa24_s_chen/RSA_Implementation_on_PYNQ/rsa_optimized4/baseline/solution1/.autopilot/db/rsa.rtl_wrap.cfg.tcl 
Execute       source /home/cse237c_fa24_s_chen/RSA_Implementation_on_PYNQ/rsa_optimized4/baseline/solution1/.autopilot/db/rsa.compgen.dataonly.tcl 
Execute       source /home/cse237c_fa24_s_chen/RSA_Implementation_on_PYNQ/rsa_optimized4/baseline/solution1/.autopilot/db/multi_stage_mul_x0_add_m.tbgen.tcl 
Execute       source /home/cse237c_fa24_s_chen/RSA_Implementation_on_PYNQ/rsa_optimized4/baseline/solution1/.autopilot/db/multi_stage_mul_x0_update_m_t_a.tbgen.tcl 
Execute       source /home/cse237c_fa24_s_chen/RSA_Implementation_on_PYNQ/rsa_optimized4/baseline/solution1/.autopilot/db/multi_stage_mul_x0.tbgen.tcl 
Execute       source /home/cse237c_fa24_s_chen/RSA_Implementation_on_PYNQ/rsa_optimized4/baseline/solution1/.autopilot/db/mod_inverse.tbgen.tcl 
Execute       source /home/cse237c_fa24_s_chen/RSA_Implementation_on_PYNQ/rsa_optimized4/baseline/solution1/.autopilot/db/mod_product_mont.tbgen.tcl 
Execute       source /home/cse237c_fa24_s_chen/RSA_Implementation_on_PYNQ/rsa_optimized4/baseline/solution1/.autopilot/db/mont_update_m_temp.tbgen.tcl 
Execute       source /home/cse237c_fa24_s_chen/RSA_Implementation_on_PYNQ/rsa_optimized4/baseline/solution1/.autopilot/db/mont_update_m_a.tbgen.tcl 
Execute       source /home/cse237c_fa24_s_chen/RSA_Implementation_on_PYNQ/rsa_optimized4/baseline/solution1/.autopilot/db/Montgomery_Pipeline_Montgomery.tbgen.tcl 
Execute       source /home/cse237c_fa24_s_chen/RSA_Implementation_on_PYNQ/rsa_optimized4/baseline/solution1/.autopilot/db/Montgomery.tbgen.tcl 
Execute       source /home/cse237c_fa24_s_chen/RSA_Implementation_on_PYNQ/rsa_optimized4/baseline/solution1/.autopilot/db/mod_exp.tbgen.tcl 
Execute       source /home/cse237c_fa24_s_chen/RSA_Implementation_on_PYNQ/rsa_optimized4/baseline/solution1/.autopilot/db/mod_product_full.tbgen.tcl 
Execute       source /home/cse237c_fa24_s_chen/RSA_Implementation_on_PYNQ/rsa_optimized4/baseline/solution1/.autopilot/db/multi_stage_mul_h_add_m.tbgen.tcl 
Execute       source /home/cse237c_fa24_s_chen/RSA_Implementation_on_PYNQ/rsa_optimized4/baseline/solution1/.autopilot/db/multi_stage_mul_h_update_m_t_a.tbgen.tcl 
Execute       source /home/cse237c_fa24_s_chen/RSA_Implementation_on_PYNQ/rsa_optimized4/baseline/solution1/.autopilot/db/multi_stage_mul_h.tbgen.tcl 
Execute       source /home/cse237c_fa24_s_chen/RSA_Implementation_on_PYNQ/rsa_optimized4/baseline/solution1/.autopilot/db/rsa.tbgen.tcl 
Execute       source /home/cse237c_fa24_s_chen/RSA_Implementation_on_PYNQ/rsa_optimized4/baseline/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source /home/cse237c_fa24_s_chen/RSA_Implementation_on_PYNQ/rsa_optimized4/baseline/solution1/.autopilot/db/rsa.constraint.tcl 
Execute       sc_get_clocks rsa 
Execute       source /home/cse237c_fa24_s_chen/RSA_Implementation_on_PYNQ/rsa_optimized4/baseline/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PROC: ::HLSREPORTS::add_csynth_report_sections bind_info_dict='adapter_nodes {{BINDTYPE adapter DISPLAY {bind_adapter axilite} ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA yes RTLNAME control_s_axi_U SOURCE {} VARIABLE {} MODULE rsa LOOP {} BUNDLEDNAME control DSP 0 BRAM 0 URAM 0}} report_dict {TOPINST rsa MODULE2INSTS {rsa rsa mod_inverse grp_mod_inverse_fu_91 multi_stage_mul_x0 grp_multi_stage_mul_x0_fu_105 multi_stage_mul_x0_add_m temp_V_multi_stage_mul_x0_add_m_fu_64 multi_stage_mul_x0_update_m_t_a call_ret5_multi_stage_mul_x0_update_m_t_a_fu_71 mod_exp {grp_mod_exp_fu_97 grp_mod_exp_fu_104} mod_product_mont {grp_mod_product_mont_fu_68 grp_mod_product_mont_fu_68} Montgomery {grp_Montgomery_fu_76 grp_Montgomery_fu_76} Montgomery_Pipeline_Montgomery {grp_Montgomery_Pipeline_Montgomery_fu_34 grp_Montgomery_Pipeline_Montgomery_fu_34} mont_update_m_temp {grp_mont_update_m_temp_fu_77 grp_mont_update_m_temp_fu_77} mont_update_m_a {call_ret2_mont_update_m_a_fu_85 call_ret2_mont_update_m_a_fu_85} mod_product_full grp_mod_product_full_fu_111 multi_stage_mul_h grp_multi_stage_mul_h_fu_118 multi_stage_mul_h_add_m grp_multi_stage_mul_h_add_m_fu_64 multi_stage_mul_h_update_m_t_a call_ret5_multi_stage_mul_h_update_m_t_a_fu_71} INST2MODULE {rsa rsa grp_mod_inverse_fu_91 mod_inverse grp_multi_stage_mul_x0_fu_105 multi_stage_mul_x0 temp_V_multi_stage_mul_x0_add_m_fu_64 multi_stage_mul_x0_add_m call_ret5_multi_stage_mul_x0_update_m_t_a_fu_71 multi_stage_mul_x0_update_m_t_a grp_mod_exp_fu_97 mod_exp grp_mod_product_mont_fu_68 mod_product_mont grp_Montgomery_fu_76 Montgomery grp_Montgomery_Pipeline_Montgomery_fu_34 Montgomery_Pipeline_Montgomery grp_mont_update_m_temp_fu_77 mont_update_m_temp call_ret2_mont_update_m_a_fu_85 mont_update_m_a grp_mod_exp_fu_104 mod_exp grp_mod_product_full_fu_111 mod_product_full grp_multi_stage_mul_h_fu_118 multi_stage_mul_h grp_multi_stage_mul_h_add_m_fu_64 multi_stage_mul_h_add_m call_ret5_multi_stage_mul_h_update_m_t_a_fu_71 multi_stage_mul_h_update_m_t_a} INSTDATA {rsa {DEPTH 1 CHILDREN {grp_mod_inverse_fu_91 grp_mod_exp_fu_97 grp_mod_exp_fu_104 grp_mod_product_full_fu_111 grp_multi_stage_mul_h_fu_118}} grp_mod_inverse_fu_91 {DEPTH 2 CHILDREN grp_multi_stage_mul_x0_fu_105} grp_multi_stage_mul_x0_fu_105 {DEPTH 3 CHILDREN {temp_V_multi_stage_mul_x0_add_m_fu_64 call_ret5_multi_stage_mul_x0_update_m_t_a_fu_71}} temp_V_multi_stage_mul_x0_add_m_fu_64 {DEPTH 4 CHILDREN {}} call_ret5_multi_stage_mul_x0_update_m_t_a_fu_71 {DEPTH 4 CHILDREN {}} grp_mod_exp_fu_97 {DEPTH 2 CHILDREN {grp_mod_product_mont_fu_68 grp_Montgomery_fu_76}} grp_mod_product_mont_fu_68 {DEPTH 3 CHILDREN {}} grp_Montgomery_fu_76 {DEPTH 3 CHILDREN grp_Montgomery_Pipeline_Montgomery_fu_34} grp_Montgomery_Pipeline_Montgomery_fu_34 {DEPTH 4 CHILDREN {grp_mont_update_m_temp_fu_77 call_ret2_mont_update_m_a_fu_85}} grp_mont_update_m_temp_fu_77 {DEPTH 5 CHILDREN {}} call_ret2_mont_update_m_a_fu_85 {DEPTH 5 CHILDREN {}} grp_mod_exp_fu_104 {DEPTH 2 CHILDREN {grp_mod_product_mont_fu_68 grp_Montgomery_fu_76}} grp_mod_product_full_fu_111 {DEPTH 2 CHILDREN {}} grp_multi_stage_mul_h_fu_118 {DEPTH 2 CHILDREN {grp_multi_stage_mul_h_add_m_fu_64 call_ret5_multi_stage_mul_h_update_m_t_a_fu_71}} grp_multi_stage_mul_h_add_m_fu_64 {DEPTH 3 CHILDREN {}} call_ret5_multi_stage_mul_h_update_m_t_a_fu_71 {DEPTH 3 CHILDREN {}}} MODULEDATA {multi_stage_mul_x0_add_m {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ap_return SOURCE rsa.cpp:116 VARIABLE add_ln116 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} multi_stage_mul_x0 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_2_fu_112_p2 SOURCE rsa.cpp:130 VARIABLE i_2 LOOP VITIS_LOOP_130_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} mod_inverse {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_9_fu_139_p2 SOURCE rsa.cpp:150 VARIABLE i_9 LOOP MOD_INVERSE BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME x0_V_2_fu_217_p2 SOURCE rsa.cpp:161 VARIABLE x0_V_2 LOOP MOD_INVERSE BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln165_fu_199_p2 SOURCE rsa.cpp:165 VARIABLE add_ln165 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} mod_product_mont {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_5_fu_82_p2 SOURCE rsa.cpp:51 VARIABLE i_5 LOOP Mod_Product BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME t_V_fu_107_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:186 VARIABLE t_V LOOP Mod_Product BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}}} AREA {DSP 0 BRAM 0 URAM 0}} mont_update_m_temp {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln186_fu_116_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:186 VARIABLE add_ln186 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ap_return SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:186 VARIABLE add_ln186_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} Montgomery_Pipeline_Montgomery {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_11_fu_116_p2 SOURCE rsa.cpp:34 VARIABLE i_11 LOOP Montgomery BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} Montgomery {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln39_fu_61_p2 SOURCE rsa.cpp:39 VARIABLE sub_ln39 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}}} AREA {DSP 0 BRAM 0 URAM 0}} mod_exp {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_10_fu_130_p2 SOURCE rsa.cpp:72 VARIABLE i_10 LOOP VITIS_LOOP_72_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} mod_product_full {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_7_fu_114_p2 SOURCE rsa.cpp:175 VARIABLE i_7 LOOP MOD_PRODUCT BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_fu_131_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1495 VARIABLE ret_V LOOP MOD_PRODUCT BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME m_V_fu_137_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:186 VARIABLE m_V LOOP MOD_PRODUCT BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME m_V_3_fu_191_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:186 VARIABLE m_V_3 LOOP MOD_PRODUCT BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME t_V_fu_162_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:186 VARIABLE t_V LOOP MOD_PRODUCT BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}}} AREA {DSP 0 BRAM 0 URAM 0}} multi_stage_mul_h_add_m {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 1 OPTYPE add PRAGMA {} RTLNAME add_256ns_256ns_256_2_1_U36 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:186 VARIABLE add_ln186 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} multi_stage_mul_h {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_3_fu_116_p2 SOURCE rsa.cpp:104 VARIABLE i_3 LOOP MOD_PRODUCT BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} rsa {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_fu_128_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1496 VARIABLE ret_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_1_fu_138_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1496 VARIABLE ret_V_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln186_fu_202_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:186 VARIABLE sub_ln186 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln186_1_fu_208_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:186 VARIABLE sub_ln186_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME h_V_1_fu_235_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:186 VARIABLE h_V_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 1 OPTYPE add PRAGMA {} RTLNAME add_256ns_256ns_256_2_1_U50 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:186 VARIABLE add_ln186 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} multi_stage_mul_x0_update_m_t_a {AREA {DSP 0 BRAM 0 URAM 0}} mont_update_m_a {AREA {DSP 0 BRAM 0 URAM 0}} multi_stage_mul_h_update_m_t_a {AREA {DSP 0 BRAM 0 URAM 0}}}}'
INFO-FLOW: DBG:PUTS:      update_csynth_reports json2rpt_hw_sw_interfaces
INFO-FLOW: Running: gen_csynth_sec_pragma
INFO-FLOW: Done: gen_csynth_sec_pragma time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      update_csynth_reports wrote xml
INFO-FLOW: DBG:PUTS:      update_csynth_reports appended to csynth rpt file
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.45 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.47 seconds; current allocated memory: 430.367 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for rsa.
INFO: [VLOG 209-307] Generating Verilog RTL for rsa.
Execute       syn_report -model rsa -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 137.28 MHz
Command     autosyn done; 4.29 sec.
Command   csynth_design done; 20.97 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 18.75 seconds. CPU system time: 2.21 seconds. Elapsed time: 20.97 seconds; current allocated memory: 216.801 MB.
Command ap_source done; 31.42 sec.
Execute cleanup_all 
