#! /usr/bin/vvp
:ivl_version "10.3 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x5636bf57ae30 .scope module, "testbench" "testbench" 2 3;
 .timescale 0 0;
P_0x5636bf501660 .param/l "num_cycles" 0 2 20, +C4<00000000000000000000000011001000>;
v0x5636bf5bfcc0_0 .var "Clk", 0 0;
v0x5636bf5bfd80_0 .var "Reset", 0 0;
v0x5636bf5bfe40_0 .var "Start", 0 0;
v0x5636bf5bff10_0 .var "address", 26 0;
v0x5636bf5bffb0_0 .var/i "counter", 31 0;
o0x7f03da758ab8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x5636bf5c00e0_0 .net "cpu_mem_addr", 31 0, o0x7f03da758ab8;  0 drivers
o0x7f03da758ae8 .functor BUFZ 256, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x5636bf5c01f0_0 .net "cpu_mem_data", 255 0, o0x7f03da758ae8;  0 drivers
o0x7f03da758b18 .functor BUFZ 1, C4<z>; HiZ drive
v0x5636bf5c0300_0 .net "cpu_mem_enable", 0 0, o0x7f03da758b18;  0 drivers
o0x7f03da758b48 .functor BUFZ 1, C4<z>; HiZ drive
v0x5636bf5c03f0_0 .net "cpu_mem_write", 0 0, o0x7f03da758b48;  0 drivers
v0x5636bf5c0520_0 .var "flag", 0 0;
v0x5636bf5c05e0_0 .var/i "i", 31 0;
v0x5636bf5c06c0_0 .var "index", 3 0;
v0x5636bf5c07a0_0 .var/i "j", 31 0;
v0x5636bf5c0880_0 .net "mem_cpu_ack", 0 0, L_0x5636bf5d56f0;  1 drivers
v0x5636bf5c0920_0 .net "mem_cpu_data", 255 0, v0x5636bf5bf500_0;  1 drivers
v0x5636bf5c09e0_0 .var/i "outfile", 31 0;
v0x5636bf5c0ac0_0 .var/i "outfile2", 31 0;
v0x5636bf5c0cb0_0 .var "tag", 24 0;
S_0x5636bf543400 .scope module, "CPU" "CPU" 2 24, 3 1 0, S_0x5636bf57ae30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i"
    .port_info 1 /INPUT 1 "rst_i"
    .port_info 2 /INPUT 1 "start_i"
    .port_info 3 /INPUT 256 "mem_data_i"
    .port_info 4 /INPUT 1 "mem_ack_i"
    .port_info 5 /INPUT 256 "mem_data_o"
    .port_info 6 /INPUT 32 "mem_addr_o"
    .port_info 7 /INPUT 1 "mem_enable_o"
    .port_info 8 /INPUT 1 "mem_write_o"
v0x5636bf5bdac0_0 .net *"_s12", 6 0, L_0x5636bf5d5df0;  1 drivers
v0x5636bf5bdbc0_0 .net *"_s13", 2 0, L_0x5636bf5d5ed0;  1 drivers
v0x5636bf5bdca0_0 .net *"_s4", 30 0, L_0x5636bf5d10e0;  1 drivers
L_0x7f03da70b060 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5636bf5bdd90_0 .net *"_s6", 0 0, L_0x7f03da70b060;  1 drivers
v0x5636bf5bde70_0 .net "clk_i", 0 0, v0x5636bf5bfcc0_0;  1 drivers
v0x5636bf5bdf10_0 .net "mem_ack_i", 0 0, L_0x5636bf5d56f0;  alias, 1 drivers
v0x5636bf5bdfb0_0 .net "mem_addr_o", 31 0, o0x7f03da758ab8;  alias, 0 drivers
v0x5636bf5be070_0 .net "mem_data_i", 255 0, v0x5636bf5bf500_0;  alias, 1 drivers
v0x5636bf5be160_0 .net "mem_data_o", 255 0, o0x7f03da758ae8;  alias, 0 drivers
v0x5636bf5be220_0 .net "mem_enable_o", 0 0, o0x7f03da758b18;  alias, 0 drivers
v0x5636bf5be2e0_0 .net "mem_write_o", 0 0, o0x7f03da758b48;  alias, 0 drivers
v0x5636bf5be3a0_0 .net "rst_i", 0 0, v0x5636bf5bfd80_0;  1 drivers
v0x5636bf5be440_0 .net "start_i", 0 0, v0x5636bf5bfe40_0;  1 drivers
L_0x5636bf5d11d0 .concat [ 1 31 0 0], L_0x7f03da70b060, L_0x5636bf5d10e0;
L_0x5636bf5d5f70 .concat [ 3 7 0 0], L_0x5636bf5d5ed0, L_0x5636bf5d5df0;
S_0x5636bf560a20 .scope module, "ALU" "ALU" 3 117, 4 1 0, S_0x5636bf543400;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1_i"
    .port_info 1 /INPUT 32 "data2_i"
    .port_info 2 /INPUT 3 "ALUCtrl_i"
    .port_info 3 /OUTPUT 32 "data_o"
v0x5636bf56f850_0 .net "ALUCtrl_i", 2 0, v0x5636bf5792f0_0;  1 drivers
v0x5636bf561760_0 .net/s "data1_i", 31 0, v0x5636bf5b4810_0;  1 drivers
v0x5636bf565720_0 .net/s "data2_i", 31 0, v0x5636bf5b4ea0_0;  1 drivers
v0x5636bf54c8a0_0 .var/s "data_o", 31 0;
E_0x5636bf4a2430 .event edge, v0x5636bf56f850_0, v0x5636bf561760_0, v0x5636bf565720_0;
S_0x5636bf5aa600 .scope module, "ALU_Control" "ALU_Control" 3 124, 5 1 0, S_0x5636bf543400;
 .timescale 0 0;
    .port_info 0 /INPUT 10 "funct_i"
    .port_info 1 /INPUT 2 "ALUOp_i"
    .port_info 2 /OUTPUT 3 "ALUCtrl_o"
v0x5636bf5792f0_0 .var "ALUCtrl_o", 2 0;
v0x5636bf573bc0_0 .net "ALUOp_i", 1 0, v0x5636bf5aec30_0;  1 drivers
v0x5636bf575bf0_0 .net "funct_i", 9 0, v0x5636bf5afee0_0;  1 drivers
E_0x5636bf4a28b0 .event edge, v0x5636bf573bc0_0, v0x5636bf575bf0_0;
S_0x5636bf5aa8e0 .scope module, "Add_PC" "Adder" 3 37, 6 1 0, S_0x5636bf543400;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1_i"
    .port_info 1 /INPUT 32 "data2_i"
    .port_info 2 /OUTPUT 32 "data_o"
v0x5636bf5aaa90_0 .net/s "data1_i", 31 0, v0x5636bf5b6bd0_0;  1 drivers
L_0x7f03da70b018 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x5636bf5aab70_0 .net/s "data2_i", 31 0, L_0x7f03da70b018;  1 drivers
v0x5636bf5aac50_0 .net/s "data_o", 31 0, L_0x5636bf5c0e80;  1 drivers
L_0x5636bf5c0e80 .arith/sum 32, v0x5636bf5b6bd0_0, L_0x7f03da70b018;
S_0x5636bf5aadc0 .scope module, "Add_PC_Branch" "Adder" 3 43, 6 1 0, S_0x5636bf543400;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1_i"
    .port_info 1 /INPUT 32 "data2_i"
    .port_info 2 /OUTPUT 32 "data_o"
v0x5636bf5aafe0_0 .net/s "data1_i", 31 0, L_0x5636bf5d11d0;  1 drivers
v0x5636bf5ab0e0_0 .net/s "data2_i", 31 0, v0x5636bf5b0aa0_0;  1 drivers
v0x5636bf5ab1c0_0 .net/s "data_o", 31 0, L_0x5636bf5d0fa0;  1 drivers
L_0x5636bf5d0fa0 .arith/sum 32, L_0x5636bf5d11d0, v0x5636bf5b0aa0_0;
S_0x5636bf5ab330 .scope module, "Control" "Control" 3 25, 7 1 0, S_0x5636bf543400;
 .timescale 0 0;
    .port_info 0 /INPUT 7 "Op_i"
    .port_info 1 /INPUT 1 "NoOp_i"
    .port_info 2 /OUTPUT 2 "ALUOp_o"
    .port_info 3 /OUTPUT 1 "ALUSrc_o"
    .port_info 4 /OUTPUT 1 "RegWrite_o"
    .port_info 5 /OUTPUT 1 "MemtoReg_o"
    .port_info 6 /OUTPUT 1 "MemRead_o"
    .port_info 7 /OUTPUT 1 "MemWrite_o"
    .port_info 8 /OUTPUT 1 "Branch_o"
v0x5636bf5ab6a0_0 .var "ALUOp_o", 1 0;
v0x5636bf5ab7a0_0 .var "ALUSrc_o", 0 0;
v0x5636bf5ab860_0 .var "Branch_o", 0 0;
v0x5636bf5ab900_0 .var "MemRead_o", 0 0;
v0x5636bf5ab9c0_0 .var "MemWrite_o", 0 0;
v0x5636bf5abad0_0 .var "MemtoReg_o", 0 0;
v0x5636bf5abb90_0 .net "NoOp_i", 0 0, v0x5636bf5ae0b0_0;  1 drivers
v0x5636bf5abc50_0 .net "Op_i", 6 0, L_0x5636bf5c0d90;  1 drivers
v0x5636bf5abd30_0 .var "RegWrite_o", 0 0;
E_0x5636bf595750 .event edge, v0x5636bf5abb90_0, v0x5636bf5abc50_0;
S_0x5636bf5abf10 .scope module, "EXMEM" "EXMEM" 3 234, 8 1 0, S_0x5636bf543400;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i"
    .port_info 1 /INPUT 1 "RegWrite_i"
    .port_info 2 /INPUT 1 "MemtoReg_i"
    .port_info 3 /INPUT 1 "MemRead_i"
    .port_info 4 /INPUT 1 "MemWrite_i"
    .port_info 5 /INPUT 32 "ALUResult_i"
    .port_info 6 /INPUT 32 "MUX_B_i"
    .port_info 7 /INPUT 5 "RDaddr_i"
    .port_info 8 /INPUT 1 "MemStall_i"
    .port_info 9 /OUTPUT 1 "RegWrite_o"
    .port_info 10 /OUTPUT 1 "MemtoReg_o"
    .port_info 11 /OUTPUT 1 "MemRead_o"
    .port_info 12 /OUTPUT 1 "MemWrite_o"
    .port_info 13 /OUTPUT 32 "ALUResult_o"
    .port_info 14 /OUTPUT 32 "MUX_B_o"
    .port_info 15 /OUTPUT 5 "RDaddr_o"
v0x5636bf5ac260_0 .net/s "ALUResult_i", 31 0, v0x5636bf54c8a0_0;  1 drivers
v0x5636bf5ac340_0 .var/s "ALUResult_o", 31 0;
v0x5636bf5ac400_0 .net/s "MUX_B_i", 31 0, v0x5636bf5b56e0_0;  1 drivers
v0x5636bf5ac4f0_0 .var/s "MUX_B_o", 31 0;
v0x5636bf5ac5d0_0 .net "MemRead_i", 0 0, v0x5636bf5aef40_0;  1 drivers
v0x5636bf5ac6e0_0 .var "MemRead_o", 0 0;
v0x5636bf5ac7a0_0 .net "MemStall_i", 0 0, L_0x5636bf5d4850;  1 drivers
v0x5636bf5ac860_0 .net "MemWrite_i", 0 0, v0x5636bf5af1a0_0;  1 drivers
v0x5636bf5ac920_0 .var "MemWrite_o", 0 0;
v0x5636bf5ac9e0_0 .net "MemtoReg_i", 0 0, v0x5636bf5af3d0_0;  1 drivers
v0x5636bf5acaa0_0 .var "MemtoReg_o", 0 0;
v0x5636bf5acb60_0 .net "RDaddr_i", 4 0, v0x5636bf5af540_0;  1 drivers
v0x5636bf5acc40_0 .var "RDaddr_o", 4 0;
v0x5636bf5acd20_0 .net "RegWrite_i", 0 0, v0x5636bf5af960_0;  1 drivers
v0x5636bf5acde0_0 .var "RegWrite_o", 0 0;
v0x5636bf5acea0_0 .net "clk_i", 0 0, v0x5636bf5bfcc0_0;  alias, 1 drivers
E_0x5636bf595790 .event posedge, v0x5636bf5acea0_0;
S_0x5636bf5ad1f0 .scope module, "Forward_Unit" "Forward_Unit" 3 177, 9 1 0, S_0x5636bf543400;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "MemRegWrite_i"
    .port_info 1 /INPUT 5 "MemRd_i"
    .port_info 2 /INPUT 1 "WBRegWrite_i"
    .port_info 3 /INPUT 5 "WBRd_i"
    .port_info 4 /INPUT 5 "EXRs1_i"
    .port_info 5 /INPUT 5 "EXRs2_i"
    .port_info 6 /OUTPUT 2 "ForwardA_o"
    .port_info 7 /OUTPUT 2 "ForwardB_o"
v0x5636bf5ad4f0_0 .net "EXRs1_i", 4 0, v0x5636bf5af680_0;  1 drivers
v0x5636bf5ad5f0_0 .net "EXRs2_i", 4 0, v0x5636bf5af7c0_0;  1 drivers
v0x5636bf5ad6d0_0 .var "ForwardA_o", 1 0;
v0x5636bf5ad790_0 .var "ForwardB_o", 1 0;
v0x5636bf5ad870_0 .net "MemRd_i", 4 0, v0x5636bf5acc40_0;  1 drivers
v0x5636bf5ad980_0 .net "MemRegWrite_i", 0 0, v0x5636bf5acde0_0;  1 drivers
v0x5636bf5ada50_0 .net "WBRd_i", 4 0, v0x5636bf5b3d20_0;  1 drivers
v0x5636bf5adaf0_0 .net "WBRegWrite_i", 0 0, v0x5636bf5b4020_0;  1 drivers
E_0x5636bf5959a0/0 .event edge, v0x5636bf5acde0_0, v0x5636bf5acc40_0, v0x5636bf5ad4f0_0, v0x5636bf5ad5f0_0;
E_0x5636bf5959a0/1 .event edge, v0x5636bf5adaf0_0, v0x5636bf5ada50_0;
E_0x5636bf5959a0 .event/or E_0x5636bf5959a0/0, E_0x5636bf5959a0/1;
S_0x5636bf5add00 .scope module, "Hazard_Detection" "Hazard_Detection" 3 167, 10 1 0, S_0x5636bf543400;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "data1_i"
    .port_info 1 /INPUT 5 "data2_i"
    .port_info 2 /INPUT 5 "data3_i"
    .port_info 3 /INPUT 1 "MemRead_i"
    .port_info 4 /OUTPUT 1 "PCWrite_o"
    .port_info 5 /OUTPUT 1 "Stall_o"
    .port_info 6 /OUTPUT 1 "NoOp_o"
v0x5636bf5adfc0_0 .net "MemRead_i", 0 0, v0x5636bf5aef40_0;  alias, 1 drivers
v0x5636bf5ae0b0_0 .var "NoOp_o", 0 0;
v0x5636bf5ae180_0 .var "PCWrite_o", 0 0;
v0x5636bf5ae250_0 .var "Stall_o", 0 0;
v0x5636bf5ae2f0_0 .net "data1_i", 4 0, L_0x5636bf5d5c80;  1 drivers
v0x5636bf5ae400_0 .net "data2_i", 4 0, L_0x5636bf5d5d50;  1 drivers
v0x5636bf5ae4e0_0 .net "data3_i", 4 0, v0x5636bf5af540_0;  alias, 1 drivers
E_0x5636bf5adf30 .event edge, v0x5636bf5ac5d0_0, v0x5636bf5ae2f0_0, v0x5636bf5acb60_0, v0x5636bf5ae400_0;
S_0x5636bf5ae6a0 .scope module, "IDEX" "IDEX" 3 199, 11 1 0, S_0x5636bf543400;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i"
    .port_info 1 /INPUT 2 "ALUOp_i"
    .port_info 2 /INPUT 1 "ALUSrc_i"
    .port_info 3 /INPUT 1 "RegWrite_i"
    .port_info 4 /INPUT 1 "MemtoReg_i"
    .port_info 5 /INPUT 1 "MemRead_i"
    .port_info 6 /INPUT 1 "MemWrite_i"
    .port_info 7 /INPUT 32 "data1_i"
    .port_info 8 /INPUT 32 "data2_i"
    .port_info 9 /INPUT 32 "imm_i"
    .port_info 10 /INPUT 10 "funct_i"
    .port_info 11 /INPUT 5 "RS1addr_i"
    .port_info 12 /INPUT 5 "RS2addr_i"
    .port_info 13 /INPUT 5 "RDaddr_i"
    .port_info 14 /INPUT 1 "MemStall_i"
    .port_info 15 /OUTPUT 2 "ALUOp_o"
    .port_info 16 /OUTPUT 1 "ALUSrc_o"
    .port_info 17 /OUTPUT 1 "RegWrite_o"
    .port_info 18 /OUTPUT 1 "MemtoReg_o"
    .port_info 19 /OUTPUT 1 "MemRead_o"
    .port_info 20 /OUTPUT 1 "MemWrite_o"
    .port_info 21 /OUTPUT 32 "data1_o"
    .port_info 22 /OUTPUT 32 "data2_o"
    .port_info 23 /OUTPUT 32 "imm_o"
    .port_info 24 /OUTPUT 10 "funct_o"
    .port_info 25 /OUTPUT 5 "RS1addr_o"
    .port_info 26 /OUTPUT 5 "RS2addr_o"
    .port_info 27 /OUTPUT 5 "RDaddr_o"
v0x5636bf5aeb20_0 .net "ALUOp_i", 1 0, v0x5636bf5ab6a0_0;  1 drivers
v0x5636bf5aec30_0 .var "ALUOp_o", 1 0;
v0x5636bf5aed00_0 .net "ALUSrc_i", 0 0, v0x5636bf5ab7a0_0;  1 drivers
v0x5636bf5aee00_0 .var "ALUSrc_o", 0 0;
v0x5636bf5aeea0_0 .net "MemRead_i", 0 0, v0x5636bf5ab900_0;  1 drivers
v0x5636bf5aef40_0 .var "MemRead_o", 0 0;
v0x5636bf5af030_0 .net "MemStall_i", 0 0, L_0x5636bf5d4850;  alias, 1 drivers
v0x5636bf5af0d0_0 .net "MemWrite_i", 0 0, v0x5636bf5ab9c0_0;  1 drivers
v0x5636bf5af1a0_0 .var "MemWrite_o", 0 0;
v0x5636bf5af300_0 .net "MemtoReg_i", 0 0, v0x5636bf5abad0_0;  1 drivers
v0x5636bf5af3d0_0 .var "MemtoReg_o", 0 0;
v0x5636bf5af4a0_0 .net "RDaddr_i", 4 0, L_0x5636bf5d6240;  1 drivers
v0x5636bf5af540_0 .var "RDaddr_o", 4 0;
v0x5636bf5af5e0_0 .net "RS1addr_i", 4 0, L_0x5636bf5d60b0;  1 drivers
v0x5636bf5af680_0 .var "RS1addr_o", 4 0;
v0x5636bf5af720_0 .net "RS2addr_i", 4 0, L_0x5636bf5d61a0;  1 drivers
v0x5636bf5af7c0_0 .var "RS2addr_o", 4 0;
v0x5636bf5af890_0 .net "RegWrite_i", 0 0, v0x5636bf5abd30_0;  1 drivers
v0x5636bf5af960_0 .var "RegWrite_o", 0 0;
v0x5636bf5afa30_0 .net "clk_i", 0 0, v0x5636bf5bfcc0_0;  alias, 1 drivers
v0x5636bf5afb00_0 .net/s "data1_i", 31 0, L_0x5636bf5d1e30;  1 drivers
v0x5636bf5afba0_0 .var/s "data1_o", 31 0;
v0x5636bf5afc40_0 .net/s "data2_i", 31 0, L_0x5636bf5d2830;  1 drivers
v0x5636bf5afd20_0 .var/s "data2_o", 31 0;
v0x5636bf5afe00_0 .net "funct_i", 9 0, L_0x5636bf5d5f70;  1 drivers
v0x5636bf5afee0_0 .var "funct_o", 9 0;
v0x5636bf5affd0_0 .net/s "imm_i", 31 0, L_0x5636bf5d3f30;  1 drivers
v0x5636bf5b0090_0 .var/s "imm_o", 31 0;
S_0x5636bf5b04f0 .scope module, "IFID" "IFID" 3 188, 12 1 0, S_0x5636bf543400;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i"
    .port_info 1 /INPUT 1 "Stall_i"
    .port_info 2 /INPUT 1 "Flush_i"
    .port_info 3 /INPUT 32 "PC_i"
    .port_info 4 /INPUT 32 "instr_i"
    .port_info 5 /INPUT 1 "MemStall_i"
    .port_info 6 /OUTPUT 32 "PC_o"
    .port_info 7 /OUTPUT 32 "instr_o"
v0x5636bf5b07e0_0 .net "Flush_i", 0 0, v0x5636bf5b1530_0;  1 drivers
v0x5636bf5b08c0_0 .net "MemStall_i", 0 0, L_0x5636bf5d4850;  alias, 1 drivers
v0x5636bf5b09d0_0 .net "PC_i", 31 0, v0x5636bf5b6bd0_0;  alias, 1 drivers
v0x5636bf5b0aa0_0 .var "PC_o", 31 0;
v0x5636bf5b0b70_0 .net "Stall_i", 0 0, v0x5636bf5ae250_0;  1 drivers
v0x5636bf5b0c60_0 .net "clk_i", 0 0, v0x5636bf5bfcc0_0;  alias, 1 drivers
v0x5636bf5b0d50_0 .net "instr_i", 31 0, L_0x5636bf594260;  1 drivers
v0x5636bf5b0df0_0 .var "instr_o", 31 0;
L_0x5636bf5c0d90 .part v0x5636bf5b0df0_0, 0, 7;
L_0x5636bf5d2990 .part v0x5636bf5b0df0_0, 15, 5;
L_0x5636bf5d2ac0 .part v0x5636bf5b0df0_0, 20, 5;
L_0x5636bf5d5c80 .part v0x5636bf5b0df0_0, 15, 5;
L_0x5636bf5d5d50 .part v0x5636bf5b0df0_0, 20, 5;
L_0x5636bf5d5df0 .part v0x5636bf5b0df0_0, 25, 7;
L_0x5636bf5d5ed0 .part v0x5636bf5b0df0_0, 12, 3;
L_0x5636bf5d60b0 .part v0x5636bf5b0df0_0, 15, 5;
L_0x5636bf5d61a0 .part v0x5636bf5b0df0_0, 20, 5;
L_0x5636bf5d6240 .part v0x5636bf5b0df0_0, 7, 5;
S_0x5636bf5b1000 .scope module, "If_Branch" "If_Branch" 3 268, 13 1 0, S_0x5636bf543400;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1_i"
    .port_info 1 /INPUT 32 "data2_i"
    .port_info 2 /INPUT 1 "Branch_i"
    .port_info 3 /OUTPUT 1 "data_o"
v0x5636bf5b11d0_0 .net "Branch_i", 0 0, v0x5636bf5ab860_0;  1 drivers
v0x5636bf5b12c0_0 .var "compare", 0 0;
v0x5636bf5b1360_0 .net/s "data1_i", 31 0, L_0x5636bf5d1e30;  alias, 1 drivers
v0x5636bf5b1460_0 .net/s "data2_i", 31 0, L_0x5636bf5d2830;  alias, 1 drivers
v0x5636bf5b1530_0 .var "data_o", 0 0;
E_0x5636bf597120 .event edge, v0x5636bf5afb00_0, v0x5636bf5afc40_0, v0x5636bf5b12c0_0, v0x5636bf5ab860_0;
S_0x5636bf5b1690 .scope module, "Imm_Gen" "Imm_Gen" 3 112, 14 1 0, S_0x5636bf543400;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data_i"
    .port_info 1 /OUTPUT 32 "data_o"
v0x5636bf5b18c0_0 .net *"_s11", 0 0, L_0x5636bf5d2e60;  1 drivers
v0x5636bf5b19a0_0 .net *"_s14", 11 0, L_0x5636bf5d2f00;  1 drivers
L_0x7f03da70b330 .functor BUFT 1, C4<0100011>, C4<0>, C4<0>, C4<0>;
v0x5636bf5b1a80_0 .net/2u *"_s15", 6 0, L_0x7f03da70b330;  1 drivers
v0x5636bf5b1b40_0 .net *"_s17", 0 0, L_0x5636bf5d2fe0;  1 drivers
v0x5636bf5b1c00_0 .net *"_s20", 6 0, L_0x5636bf5d3110;  1 drivers
v0x5636bf5b1d30_0 .net *"_s22", 4 0, L_0x5636bf5d3310;  1 drivers
v0x5636bf5b1e10_0 .net *"_s23", 11 0, L_0x5636bf5d33b0;  1 drivers
v0x5636bf5b1ef0_0 .net *"_s26", 0 0, L_0x5636bf5d3550;  1 drivers
v0x5636bf5b1fd0_0 .net *"_s28", 0 0, L_0x5636bf5d35f0;  1 drivers
L_0x7f03da70b2a0 .functor BUFT 1, C4<0010011>, C4<0>, C4<0>, C4<0>;
v0x5636bf5b20b0_0 .net/2u *"_s3", 6 0, L_0x7f03da70b2a0;  1 drivers
v0x5636bf5b2190_0 .net *"_s30", 5 0, L_0x5636bf5d3700;  1 drivers
v0x5636bf5b2270_0 .net *"_s32", 3 0, L_0x5636bf5d37a0;  1 drivers
v0x5636bf5b2350_0 .net *"_s33", 11 0, L_0x5636bf5d38f0;  1 drivers
v0x5636bf5b2430_0 .net *"_s35", 11 0, L_0x5636bf5d3ae0;  1 drivers
v0x5636bf5b2510_0 .net *"_s37", 11 0, L_0x5636bf5d3d00;  1 drivers
v0x5636bf5b25f0_0 .net *"_s42", 0 0, L_0x5636bf5d40c0;  1 drivers
v0x5636bf5b26d0_0 .net *"_s43", 19 0, L_0x5636bf5d41b0;  1 drivers
v0x5636bf5b27b0_0 .net *"_s5", 0 0, L_0x5636bf5d2d20;  1 drivers
v0x5636bf5b2870_0 .net *"_s8", 11 0, L_0x5636bf5d2dc0;  1 drivers
L_0x7f03da70b2e8 .functor BUFT 1, C4<0000011>, C4<0>, C4<0>, C4<0>;
v0x5636bf5b2950_0 .net/2u *"_s9", 6 0, L_0x7f03da70b2e8;  1 drivers
v0x5636bf5b2a30_0 .net/s "data_i", 31 0, v0x5636bf5b0df0_0;  1 drivers
v0x5636bf5b2af0_0 .net/s "data_o", 31 0, L_0x5636bf5d3f30;  alias, 1 drivers
v0x5636bf5b2bc0_0 .net "imme", 11 0, L_0x5636bf5d3e90;  1 drivers
v0x5636bf5b2c80_0 .net "opcode", 6 0, L_0x5636bf5d2c80;  1 drivers
L_0x5636bf5d10e0 .part L_0x5636bf5d3f30, 0, 31;
L_0x5636bf5d2c80 .part v0x5636bf5b0df0_0, 0, 7;
L_0x5636bf5d2d20 .cmp/eq 7, L_0x5636bf5d2c80, L_0x7f03da70b2a0;
L_0x5636bf5d2dc0 .part v0x5636bf5b0df0_0, 20, 12;
L_0x5636bf5d2e60 .cmp/eq 7, L_0x5636bf5d2c80, L_0x7f03da70b2e8;
L_0x5636bf5d2f00 .part v0x5636bf5b0df0_0, 20, 12;
L_0x5636bf5d2fe0 .cmp/eq 7, L_0x5636bf5d2c80, L_0x7f03da70b330;
L_0x5636bf5d3110 .part v0x5636bf5b0df0_0, 25, 7;
L_0x5636bf5d3310 .part v0x5636bf5b0df0_0, 7, 5;
L_0x5636bf5d33b0 .concat [ 5 7 0 0], L_0x5636bf5d3310, L_0x5636bf5d3110;
L_0x5636bf5d3550 .part v0x5636bf5b0df0_0, 31, 1;
L_0x5636bf5d35f0 .part v0x5636bf5b0df0_0, 7, 1;
L_0x5636bf5d3700 .part v0x5636bf5b0df0_0, 25, 6;
L_0x5636bf5d37a0 .part v0x5636bf5b0df0_0, 8, 4;
L_0x5636bf5d38f0 .concat [ 4 6 1 1], L_0x5636bf5d37a0, L_0x5636bf5d3700, L_0x5636bf5d35f0, L_0x5636bf5d3550;
L_0x5636bf5d3ae0 .functor MUXZ 12, L_0x5636bf5d38f0, L_0x5636bf5d33b0, L_0x5636bf5d2fe0, C4<>;
L_0x5636bf5d3d00 .functor MUXZ 12, L_0x5636bf5d3ae0, L_0x5636bf5d2f00, L_0x5636bf5d2e60, C4<>;
L_0x5636bf5d3e90 .functor MUXZ 12, L_0x5636bf5d3d00, L_0x5636bf5d2dc0, L_0x5636bf5d2d20, C4<>;
L_0x5636bf5d40c0 .part L_0x5636bf5d3e90, 11, 1;
LS_0x5636bf5d41b0_0_0 .concat [ 1 1 1 1], L_0x5636bf5d40c0, L_0x5636bf5d40c0, L_0x5636bf5d40c0, L_0x5636bf5d40c0;
LS_0x5636bf5d41b0_0_4 .concat [ 1 1 1 1], L_0x5636bf5d40c0, L_0x5636bf5d40c0, L_0x5636bf5d40c0, L_0x5636bf5d40c0;
LS_0x5636bf5d41b0_0_8 .concat [ 1 1 1 1], L_0x5636bf5d40c0, L_0x5636bf5d40c0, L_0x5636bf5d40c0, L_0x5636bf5d40c0;
LS_0x5636bf5d41b0_0_12 .concat [ 1 1 1 1], L_0x5636bf5d40c0, L_0x5636bf5d40c0, L_0x5636bf5d40c0, L_0x5636bf5d40c0;
LS_0x5636bf5d41b0_0_16 .concat [ 1 1 1 1], L_0x5636bf5d40c0, L_0x5636bf5d40c0, L_0x5636bf5d40c0, L_0x5636bf5d40c0;
LS_0x5636bf5d41b0_1_0 .concat [ 4 4 4 4], LS_0x5636bf5d41b0_0_0, LS_0x5636bf5d41b0_0_4, LS_0x5636bf5d41b0_0_8, LS_0x5636bf5d41b0_0_12;
LS_0x5636bf5d41b0_1_4 .concat [ 4 0 0 0], LS_0x5636bf5d41b0_0_16;
L_0x5636bf5d41b0 .concat [ 16 4 0 0], LS_0x5636bf5d41b0_1_0, LS_0x5636bf5d41b0_1_4;
L_0x5636bf5d3f30 .concat [ 12 20 0 0], L_0x5636bf5d3e90, L_0x5636bf5d41b0;
S_0x5636bf5b2dc0 .scope module, "Instruction_Memory" "Instruction_Memory" 3 59, 15 1 0, S_0x5636bf543400;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr_i"
    .port_info 1 /OUTPUT 32 "instr_o"
L_0x5636bf594260 .functor BUFZ 32, L_0x5636bf5d1380, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x5636bf5b2f80_0 .net *"_s0", 31 0, L_0x5636bf5d1380;  1 drivers
v0x5636bf5b3080_0 .net *"_s2", 31 0, L_0x5636bf5d14e0;  1 drivers
v0x5636bf5b3160_0 .net *"_s4", 29 0, L_0x5636bf5d1440;  1 drivers
L_0x7f03da70b0a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5636bf5b3250_0 .net *"_s6", 1 0, L_0x7f03da70b0a8;  1 drivers
v0x5636bf5b3330_0 .net "addr_i", 31 0, v0x5636bf5b6bd0_0;  alias, 1 drivers
v0x5636bf5b3490_0 .net "instr_o", 31 0, L_0x5636bf594260;  alias, 1 drivers
v0x5636bf5b3550 .array "memory", 255 0, 31 0;
L_0x5636bf5d1380 .array/port v0x5636bf5b3550, L_0x5636bf5d14e0;
L_0x5636bf5d1440 .part v0x5636bf5b6bd0_0, 2, 30;
L_0x5636bf5d14e0 .concat [ 30 2 0 0], L_0x5636bf5d1440, L_0x7f03da70b0a8;
S_0x5636bf5b3650 .scope module, "MEMWB" "MEMWB" 3 253, 16 1 0, S_0x5636bf543400;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i"
    .port_info 1 /INPUT 1 "RegWrite_i"
    .port_info 2 /INPUT 1 "MemtoReg_i"
    .port_info 3 /INPUT 32 "ALUResult_i"
    .port_info 4 /INPUT 32 "ReadData_i"
    .port_info 5 /INPUT 5 "RDaddr_i"
    .port_info 6 /INPUT 1 "MemStall_i"
    .port_info 7 /OUTPUT 1 "RegWrite_o"
    .port_info 8 /OUTPUT 1 "MemtoReg_o"
    .port_info 9 /OUTPUT 32 "ALUResult_o"
    .port_info 10 /OUTPUT 32 "ReadData_o"
    .port_info 11 /OUTPUT 5 "RDaddr_o"
v0x5636bf5b3820_0 .net/s "ALUResult_i", 31 0, v0x5636bf5ac340_0;  1 drivers
v0x5636bf5b38e0_0 .var/s "ALUResult_o", 31 0;
v0x5636bf5b39a0_0 .net "MemStall_i", 0 0, L_0x5636bf5d4850;  alias, 1 drivers
v0x5636bf5b3a70_0 .net "MemtoReg_i", 0 0, v0x5636bf5acaa0_0;  1 drivers
v0x5636bf5b3b40_0 .var "MemtoReg_o", 0 0;
v0x5636bf5b3c30_0 .net "RDaddr_i", 4 0, v0x5636bf5acc40_0;  alias, 1 drivers
v0x5636bf5b3d20_0 .var "RDaddr_o", 4 0;
v0x5636bf5b3de0_0 .net/s "ReadData_i", 31 0, L_0x5636bf5d4960;  1 drivers
v0x5636bf5b3ea0_0 .var/s "ReadData_o", 31 0;
v0x5636bf5b3f80_0 .net "RegWrite_i", 0 0, v0x5636bf5acde0_0;  alias, 1 drivers
v0x5636bf5b4020_0 .var "RegWrite_o", 0 0;
v0x5636bf5b40c0_0 .net "clk_i", 0 0, v0x5636bf5bfcc0_0;  alias, 1 drivers
S_0x5636bf5b42c0 .scope module, "MUX_A" "MUX2" 3 96, 17 1 0, S_0x5636bf543400;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data0_i"
    .port_info 1 /INPUT 32 "data1_i"
    .port_info 2 /INPUT 32 "data2_i"
    .port_info 3 /INPUT 2 "forward_i"
    .port_info 4 /OUTPUT 32 "data_o"
v0x5636bf5b4520_0 .net/s "data0_i", 31 0, v0x5636bf5afba0_0;  1 drivers
v0x5636bf5b4630_0 .net/s "data1_i", 31 0, v0x5636bf5b5d90_0;  1 drivers
v0x5636bf5b46f0_0 .net/s "data2_i", 31 0, v0x5636bf5ac340_0;  alias, 1 drivers
v0x5636bf5b4810_0 .var/s "data_o", 31 0;
v0x5636bf5b48d0_0 .net "forward_i", 1 0, v0x5636bf5ad6d0_0;  1 drivers
E_0x5636bf5b4490 .event edge, v0x5636bf5ad6d0_0, v0x5636bf5afba0_0, v0x5636bf5b4630_0, v0x5636bf5ac340_0;
S_0x5636bf5b4a70 .scope module, "MUX_ALUSrc" "MUX32" 3 75, 18 1 0, S_0x5636bf543400;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1_i"
    .port_info 1 /INPUT 32 "data2_i"
    .port_info 2 /INPUT 1 "select_i"
    .port_info 3 /OUTPUT 32 "data_o"
v0x5636bf5b4cc0_0 .net/s "data1_i", 31 0, v0x5636bf5b56e0_0;  alias, 1 drivers
v0x5636bf5b4dd0_0 .net/s "data2_i", 31 0, v0x5636bf5b0090_0;  1 drivers
v0x5636bf5b4ea0_0 .var "data_o", 31 0;
v0x5636bf5b4fa0_0 .net "select_i", 0 0, v0x5636bf5aee00_0;  1 drivers
E_0x5636bf5b4c40 .event edge, v0x5636bf5aee00_0, v0x5636bf5b0090_0, v0x5636bf5ac400_0;
S_0x5636bf5b50c0 .scope module, "MUX_B" "MUX2" 3 104, 17 1 0, S_0x5636bf543400;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data0_i"
    .port_info 1 /INPUT 32 "data1_i"
    .port_info 2 /INPUT 32 "data2_i"
    .port_info 3 /INPUT 2 "forward_i"
    .port_info 4 /OUTPUT 32 "data_o"
v0x5636bf5b5430_0 .net/s "data0_i", 31 0, v0x5636bf5afd20_0;  1 drivers
v0x5636bf5b5540_0 .net/s "data1_i", 31 0, v0x5636bf5b5d90_0;  alias, 1 drivers
v0x5636bf5b5610_0 .net/s "data2_i", 31 0, v0x5636bf5ac340_0;  alias, 1 drivers
v0x5636bf5b56e0_0 .var/s "data_o", 31 0;
v0x5636bf5b57d0_0 .net "forward_i", 1 0, v0x5636bf5ad790_0;  1 drivers
E_0x5636bf5b53a0 .event edge, v0x5636bf5ad790_0, v0x5636bf5afd20_0, v0x5636bf5b4630_0, v0x5636bf5ac340_0;
S_0x5636bf5b5960 .scope module, "MUX_Mem2Reg" "MUX32" 3 82, 18 1 0, S_0x5636bf543400;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1_i"
    .port_info 1 /INPUT 32 "data2_i"
    .port_info 2 /INPUT 1 "select_i"
    .port_info 3 /OUTPUT 32 "data_o"
v0x5636bf5b5bb0_0 .net/s "data1_i", 31 0, v0x5636bf5b38e0_0;  1 drivers
v0x5636bf5b5cc0_0 .net/s "data2_i", 31 0, v0x5636bf5b3ea0_0;  1 drivers
v0x5636bf5b5d90_0 .var "data_o", 31 0;
v0x5636bf5b5eb0_0 .net "select_i", 0 0, v0x5636bf5b3b40_0;  1 drivers
E_0x5636bf5b5b30 .event edge, v0x5636bf5b3b40_0, v0x5636bf5b3ea0_0, v0x5636bf5b38e0_0;
S_0x5636bf5b5fc0 .scope module, "MUX_PCSource" "MUX32" 3 89, 18 1 0, S_0x5636bf543400;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1_i"
    .port_info 1 /INPUT 32 "data2_i"
    .port_info 2 /INPUT 1 "select_i"
    .port_info 3 /OUTPUT 32 "data_o"
v0x5636bf5b6210_0 .net/s "data1_i", 31 0, L_0x5636bf5c0e80;  alias, 1 drivers
v0x5636bf5b6320_0 .net/s "data2_i", 31 0, L_0x5636bf5d0fa0;  alias, 1 drivers
v0x5636bf5b63f0_0 .var "data_o", 31 0;
v0x5636bf5b64c0_0 .net "select_i", 0 0, v0x5636bf5b1530_0;  alias, 1 drivers
E_0x5636bf5b6190 .event edge, v0x5636bf5b07e0_0, v0x5636bf5ab1c0_0, v0x5636bf5aac50_0;
S_0x5636bf5b6630 .scope module, "PC" "PC" 3 49, 19 1 0, S_0x5636bf543400;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i"
    .port_info 1 /INPUT 1 "rst_i"
    .port_info 2 /INPUT 1 "start_i"
    .port_info 3 /INPUT 1 "stall_i"
    .port_info 4 /INPUT 1 "PCWrite_i"
    .port_info 5 /INPUT 32 "pc_i"
    .port_info 6 /OUTPUT 32 "pc_o"
v0x5636bf5b6970_0 .net "PCWrite_i", 0 0, v0x5636bf5ae180_0;  1 drivers
v0x5636bf5b6a30_0 .net "clk_i", 0 0, v0x5636bf5bfcc0_0;  alias, 1 drivers
v0x5636bf5b6ad0_0 .net "pc_i", 31 0, v0x5636bf5b63f0_0;  1 drivers
v0x5636bf5b6bd0_0 .var "pc_o", 31 0;
v0x5636bf5b6c70_0 .net "rst_i", 0 0, v0x5636bf5bfd80_0;  alias, 1 drivers
v0x5636bf5b6d10_0 .net "stall_i", 0 0, L_0x5636bf5d4850;  alias, 1 drivers
v0x5636bf5b6e40_0 .net "start_i", 0 0, v0x5636bf5bfe40_0;  alias, 1 drivers
E_0x5636bf5b68f0 .event posedge, v0x5636bf5b6c70_0, v0x5636bf5acea0_0;
S_0x5636bf5b7020 .scope module, "Registers" "Registers" 3 64, 20 1 0, S_0x5636bf543400;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i"
    .port_info 1 /INPUT 5 "RS1addr_i"
    .port_info 2 /INPUT 5 "RS2addr_i"
    .port_info 3 /INPUT 5 "RDaddr_i"
    .port_info 4 /INPUT 32 "RDdata_i"
    .port_info 5 /INPUT 1 "RegWrite_i"
    .port_info 6 /OUTPUT 32 "RS1data_o"
    .port_info 7 /OUTPUT 32 "RS2data_o"
L_0x5636bf5d17b0 .functor AND 1, L_0x5636bf5d1710, v0x5636bf5b4020_0, C4<1>, C4<1>;
L_0x5636bf5d1b40 .functor AND 1, L_0x5636bf5d17b0, L_0x5636bf5d1a00, C4<1>, C4<1>;
L_0x5636bf5d2170 .functor AND 1, L_0x5636bf5d2040, v0x5636bf5b4020_0, C4<1>, C4<1>;
L_0x5636bf5d24a0 .functor AND 1, L_0x5636bf5d2170, L_0x5636bf5d2360, C4<1>, C4<1>;
v0x5636bf5b72c0_0 .net "RDaddr_i", 4 0, v0x5636bf5b3d20_0;  alias, 1 drivers
v0x5636bf5b73f0_0 .net "RDdata_i", 31 0, v0x5636bf5b5d90_0;  alias, 1 drivers
v0x5636bf5b74b0_0 .net "RS1addr_i", 4 0, L_0x5636bf5d2990;  1 drivers
v0x5636bf5b7570_0 .net "RS1data_o", 31 0, L_0x5636bf5d1e30;  alias, 1 drivers
v0x5636bf5b7680_0 .net "RS2addr_i", 4 0, L_0x5636bf5d2ac0;  1 drivers
v0x5636bf5b77b0_0 .net "RS2data_o", 31 0, L_0x5636bf5d2830;  alias, 1 drivers
v0x5636bf5b78c0_0 .net "RegWrite_i", 0 0, v0x5636bf5b4020_0;  alias, 1 drivers
v0x5636bf5b79b0_0 .net *"_s0", 0 0, L_0x5636bf5d1710;  1 drivers
v0x5636bf5b7a70_0 .net *"_s10", 0 0, L_0x5636bf5d1a00;  1 drivers
v0x5636bf5b7bc0_0 .net *"_s12", 0 0, L_0x5636bf5d1b40;  1 drivers
v0x5636bf5b7c80_0 .net *"_s14", 31 0, L_0x5636bf5d1c50;  1 drivers
v0x5636bf5b7d60_0 .net *"_s16", 6 0, L_0x5636bf5d1cf0;  1 drivers
L_0x7f03da70b180 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5636bf5b7e40_0 .net *"_s19", 1 0, L_0x7f03da70b180;  1 drivers
v0x5636bf5b7f20_0 .net *"_s2", 0 0, L_0x5636bf5d17b0;  1 drivers
v0x5636bf5b7fe0_0 .net *"_s22", 0 0, L_0x5636bf5d2040;  1 drivers
v0x5636bf5b80a0_0 .net *"_s24", 0 0, L_0x5636bf5d2170;  1 drivers
v0x5636bf5b8160_0 .net *"_s26", 31 0, L_0x5636bf5d2270;  1 drivers
L_0x7f03da70b1c8 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5636bf5b8350_0 .net *"_s29", 26 0, L_0x7f03da70b1c8;  1 drivers
L_0x7f03da70b210 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5636bf5b8430_0 .net/2u *"_s30", 31 0, L_0x7f03da70b210;  1 drivers
v0x5636bf5b8510_0 .net *"_s32", 0 0, L_0x5636bf5d2360;  1 drivers
v0x5636bf5b85d0_0 .net *"_s34", 0 0, L_0x5636bf5d24a0;  1 drivers
v0x5636bf5b8690_0 .net *"_s36", 31 0, L_0x5636bf5d25b0;  1 drivers
v0x5636bf5b8770_0 .net *"_s38", 6 0, L_0x5636bf5d26b0;  1 drivers
v0x5636bf5b8850_0 .net *"_s4", 31 0, L_0x5636bf5d1870;  1 drivers
L_0x7f03da70b258 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5636bf5b8930_0 .net *"_s41", 1 0, L_0x7f03da70b258;  1 drivers
L_0x7f03da70b0f0 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5636bf5b8a10_0 .net *"_s7", 26 0, L_0x7f03da70b0f0;  1 drivers
L_0x7f03da70b138 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5636bf5b8af0_0 .net/2u *"_s8", 31 0, L_0x7f03da70b138;  1 drivers
v0x5636bf5b8bd0_0 .net "clk_i", 0 0, v0x5636bf5bfcc0_0;  alias, 1 drivers
v0x5636bf5b8c70 .array/s "register", 31 0, 31 0;
L_0x5636bf5d1710 .cmp/eq 5, L_0x5636bf5d2990, v0x5636bf5b3d20_0;
L_0x5636bf5d1870 .concat [ 5 27 0 0], L_0x5636bf5d2990, L_0x7f03da70b0f0;
L_0x5636bf5d1a00 .cmp/ne 32, L_0x5636bf5d1870, L_0x7f03da70b138;
L_0x5636bf5d1c50 .array/port v0x5636bf5b8c70, L_0x5636bf5d1cf0;
L_0x5636bf5d1cf0 .concat [ 5 2 0 0], L_0x5636bf5d2990, L_0x7f03da70b180;
L_0x5636bf5d1e30 .functor MUXZ 32, L_0x5636bf5d1c50, v0x5636bf5b5d90_0, L_0x5636bf5d1b40, C4<>;
L_0x5636bf5d2040 .cmp/eq 5, L_0x5636bf5d2ac0, v0x5636bf5b3d20_0;
L_0x5636bf5d2270 .concat [ 5 27 0 0], L_0x5636bf5d2ac0, L_0x7f03da70b1c8;
L_0x5636bf5d2360 .cmp/ne 32, L_0x5636bf5d2270, L_0x7f03da70b210;
L_0x5636bf5d25b0 .array/port v0x5636bf5b8c70, L_0x5636bf5d26b0;
L_0x5636bf5d26b0 .concat [ 5 2 0 0], L_0x5636bf5d2ac0, L_0x7f03da70b258;
L_0x5636bf5d2830 .functor MUXZ 32, L_0x5636bf5d25b0, v0x5636bf5b5d90_0, L_0x5636bf5d24a0, C4<>;
S_0x5636bf5b8e30 .scope module, "dcache" "dcache_controller" 3 143, 21 1 0, S_0x5636bf543400;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i"
    .port_info 1 /INPUT 1 "rst_i"
    .port_info 2 /INPUT 256 "mem_data_i"
    .port_info 3 /INPUT 1 "mem_ack_i"
    .port_info 4 /OUTPUT 256 "mem_data_o"
    .port_info 5 /OUTPUT 32 "mem_addr_o"
    .port_info 6 /OUTPUT 1 "mem_enable_o"
    .port_info 7 /OUTPUT 1 "mem_write_o"
    .port_info 8 /INPUT 32 "cpu_data_i"
    .port_info 9 /INPUT 32 "cpu_addr_i"
    .port_info 10 /INPUT 1 "cpu_MemRead_i"
    .port_info 11 /INPUT 1 "cpu_MemWrite_i"
    .port_info 12 /OUTPUT 32 "cpu_data_o"
    .port_info 13 /OUTPUT 1 "cpu_stall_o"
P_0x5636bf584210 .param/l "STATE_IDLE" 0 21 69, C4<000>;
P_0x5636bf584250 .param/l "STATE_MISS" 0 21 73, C4<100>;
P_0x5636bf584290 .param/l "STATE_READMISS" 0 21 70, C4<001>;
P_0x5636bf5842d0 .param/l "STATE_READMISSOK" 0 21 71, C4<010>;
P_0x5636bf584310 .param/l "STATE_WRITEBACK" 0 21 72, C4<011>;
L_0x5636bf5d3690 .functor OR 1, v0x5636bf5ac6e0_0, v0x5636bf5ac920_0, C4<0>, C4<0>;
L_0x5636bf5d4790 .functor NOT 1, v0x5636bf5ba420_0, C4<0>, C4<0>, C4<0>;
L_0x5636bf5d4850 .functor AND 1, L_0x5636bf5d4790, L_0x5636bf5d3690, C4<1>, C4<1>;
L_0x5636bf5d4960 .functor BUFZ 32, v0x5636bf5bc1e0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x5636bf5d4d30 .functor BUFZ 4, L_0x5636bf5d4650, C4<0000>, C4<0000>, C4<0000>;
L_0x5636bf5d4e40 .functor BUFZ 1, L_0x5636bf5d3690, C4<0>, C4<0>, C4<0>;
L_0x5636bf5d4f40 .functor OR 1, v0x5636bf5bbd50_0, L_0x5636bf5d5980, C4<0>, C4<0>;
L_0x5636bf5d52d0 .functor BUFZ 1, v0x5636bf5bcc10_0, C4<0>, C4<0>, C4<0>;
L_0x5636bf5d5850 .functor BUFZ 256, v0x5636bf5ba280_0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x5636bf5d5910 .functor BUFZ 1, v0x5636bf5bcd90_0, C4<0>, C4<0>, C4<0>;
L_0x5636bf5d5980 .functor AND 1, v0x5636bf5ba420_0, v0x5636bf5ac920_0, C4<1>, C4<1>;
L_0x5636bf5d5a80 .functor BUFZ 1, L_0x5636bf5d5980, C4<0>, C4<0>, C4<0>;
v0x5636bf5bb0b0_0 .net *"_s19", 22 0, L_0x5636bf5d4bb0;  1 drivers
L_0x7f03da70b378 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5636bf5bb1b0_0 .net/2u *"_s28", 0 0, L_0x7f03da70b378;  1 drivers
L_0x7f03da70b3c0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x5636bf5bb290_0 .net/2u *"_s36", 4 0, L_0x7f03da70b3c0;  1 drivers
v0x5636bf5bb350_0 .net *"_s38", 30 0, L_0x5636bf5d5390;  1 drivers
v0x5636bf5bb430_0 .net *"_s40", 31 0, L_0x5636bf5d5480;  1 drivers
L_0x7f03da70b408 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5636bf5bb510_0 .net *"_s43", 0 0, L_0x7f03da70b408;  1 drivers
L_0x7f03da70b450 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x5636bf5bb5f0_0 .net/2u *"_s44", 4 0, L_0x7f03da70b450;  1 drivers
v0x5636bf5bb6d0_0 .net *"_s46", 31 0, L_0x5636bf5d5570;  1 drivers
v0x5636bf5bb7b0_0 .net *"_s8", 0 0, L_0x5636bf5d4790;  1 drivers
v0x5636bf5bb920_0 .net "cache_dirty", 0 0, L_0x5636bf5d5a80;  1 drivers
v0x5636bf5bb9e0_0 .net "cache_sram_data", 255 0, L_0x5636bf5d51e0;  1 drivers
v0x5636bf5bbaa0_0 .net "cache_sram_enable", 0 0, L_0x5636bf5d4e40;  1 drivers
v0x5636bf5bbb40_0 .net "cache_sram_index", 3 0, L_0x5636bf5d4d30;  1 drivers
v0x5636bf5bbbe0_0 .net "cache_sram_tag", 24 0, L_0x5636bf5d5000;  1 drivers
v0x5636bf5bbc80_0 .net "cache_sram_write", 0 0, L_0x5636bf5d4f40;  1 drivers
v0x5636bf5bbd50_0 .var "cache_write", 0 0;
v0x5636bf5bbdf0_0 .net "clk_i", 0 0, v0x5636bf5bfcc0_0;  alias, 1 drivers
v0x5636bf5bbfa0_0 .net "cpu_MemRead_i", 0 0, v0x5636bf5ac6e0_0;  1 drivers
v0x5636bf5bc070_0 .net "cpu_MemWrite_i", 0 0, v0x5636bf5ac920_0;  1 drivers
v0x5636bf5bc140_0 .net "cpu_addr_i", 31 0, v0x5636bf5ac340_0;  alias, 1 drivers
v0x5636bf5bc1e0_0 .var "cpu_data", 31 0;
v0x5636bf5bc280_0 .net "cpu_data_i", 31 0, v0x5636bf5ac4f0_0;  1 drivers
v0x5636bf5bc350_0 .net "cpu_data_o", 31 0, L_0x5636bf5d4960;  alias, 1 drivers
v0x5636bf5bc420_0 .net "cpu_index", 3 0, L_0x5636bf5d4650;  1 drivers
v0x5636bf5bc4e0_0 .net "cpu_offset", 4 0, L_0x5636bf5d46f0;  1 drivers
v0x5636bf5bc5c0_0 .net "cpu_req", 0 0, L_0x5636bf5d3690;  1 drivers
v0x5636bf5bc680_0 .net "cpu_stall_o", 0 0, L_0x5636bf5d4850;  alias, 1 drivers
v0x5636bf5bc720_0 .net "cpu_tag", 22 0, L_0x5636bf5d45b0;  1 drivers
v0x5636bf5bc800_0 .net "hit", 0 0, v0x5636bf5ba420_0;  1 drivers
v0x5636bf5bc8d0_0 .net "mem_ack_i", 0 0, L_0x5636bf5d56f0;  alias, 1 drivers
v0x5636bf5bc970_0 .net "mem_addr_o", 31 0, L_0x5636bf5d5760;  1 drivers
v0x5636bf5bca50_0 .net "mem_data_i", 255 0, v0x5636bf5bf500_0;  alias, 1 drivers
v0x5636bf5bcb30_0 .net "mem_data_o", 255 0, L_0x5636bf5d5850;  1 drivers
v0x5636bf5bcc10_0 .var "mem_enable", 0 0;
v0x5636bf5bccd0_0 .net "mem_enable_o", 0 0, L_0x5636bf5d52d0;  1 drivers
v0x5636bf5bcd90_0 .var "mem_write", 0 0;
v0x5636bf5bce50_0 .net "mem_write_o", 0 0, L_0x5636bf5d5910;  1 drivers
v0x5636bf5bcf10_0 .net "r_hit_data", 255 0, L_0x5636bf5d5b60;  1 drivers
v0x5636bf5bcff0_0 .net "rst_i", 0 0, v0x5636bf5bfd80_0;  alias, 1 drivers
v0x5636bf5bd090_0 .net "sram_cache_data", 255 0, v0x5636bf5ba280_0;  1 drivers
v0x5636bf5bd150_0 .net "sram_cache_tag", 24 0, v0x5636bf5badd0_0;  1 drivers
v0x5636bf5bd220_0 .net "sram_dirty", 0 0, L_0x5636bf5d4b10;  1 drivers
v0x5636bf5bd2c0_0 .net "sram_tag", 21 0, L_0x5636bf5d4c90;  1 drivers
v0x5636bf5bd3a0_0 .net "sram_valid", 0 0, L_0x5636bf5d4a20;  1 drivers
v0x5636bf5bd460_0 .var/i "start", 31 0;
v0x5636bf5bd540_0 .var "state", 2 0;
v0x5636bf5bd620_0 .var "w_hit_data", 255 0;
v0x5636bf5bd700_0 .var "write_back", 0 0;
v0x5636bf5bd7c0_0 .net "write_hit", 0 0, L_0x5636bf5d5980;  1 drivers
E_0x5636bf5b6800 .event edge, v0x5636bf5ac4f0_0, v0x5636bf5bcf10_0, v0x5636bf5bc4e0_0;
E_0x5636bf5b9380 .event edge, v0x5636bf5bcf10_0, v0x5636bf5bc4e0_0;
L_0x5636bf5d45b0 .part v0x5636bf5ac340_0, 9, 23;
L_0x5636bf5d4650 .part v0x5636bf5ac340_0, 5, 4;
L_0x5636bf5d46f0 .part v0x5636bf5ac340_0, 0, 5;
L_0x5636bf5d4a20 .part v0x5636bf5badd0_0, 24, 1;
L_0x5636bf5d4b10 .part v0x5636bf5badd0_0, 23, 1;
L_0x5636bf5d4bb0 .part v0x5636bf5badd0_0, 0, 23;
L_0x5636bf5d4c90 .part L_0x5636bf5d4bb0, 0, 22;
L_0x5636bf5d5000 .concat [ 23 1 1 0], L_0x5636bf5d45b0, L_0x5636bf5d5a80, L_0x7f03da70b378;
L_0x5636bf5d51e0 .functor MUXZ 256, v0x5636bf5bf500_0, v0x5636bf5bd620_0, v0x5636bf5ba420_0, C4<>;
L_0x5636bf5d5390 .concat [ 5 4 22 0], L_0x7f03da70b3c0, L_0x5636bf5d4650, L_0x5636bf5d4c90;
L_0x5636bf5d5480 .concat [ 31 1 0 0], L_0x5636bf5d5390, L_0x7f03da70b408;
L_0x5636bf5d5570 .concat [ 5 4 23 0], L_0x7f03da70b450, L_0x5636bf5d4650, L_0x5636bf5d45b0;
L_0x5636bf5d5760 .functor MUXZ 32, L_0x5636bf5d5570, L_0x5636bf5d5480, v0x5636bf5bd700_0, C4<>;
L_0x5636bf5d5b60 .functor MUXZ 256, v0x5636bf5bf500_0, v0x5636bf5ba280_0, v0x5636bf5ba420_0, C4<>;
S_0x5636bf5b93e0 .scope module, "dcache_sram" "dcache_sram" 21 214, 22 1 0, S_0x5636bf5b8e30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i"
    .port_info 1 /INPUT 1 "rst_i"
    .port_info 2 /INPUT 4 "addr_i"
    .port_info 3 /INPUT 25 "tag_i"
    .port_info 4 /INPUT 256 "data_i"
    .port_info 5 /INPUT 1 "enable_i"
    .port_info 6 /INPUT 1 "write_i"
    .port_info 7 /OUTPUT 25 "tag_o"
    .port_info 8 /OUTPUT 256 "data_o"
    .port_info 9 /OUTPUT 1 "hit_o"
v0x5636bf5b9960 .array "LRU", 31 0, 0 0;
v0x5636bf5b9a20_0 .net "addr_i", 3 0, L_0x5636bf5d4d30;  alias, 1 drivers
v0x5636bf5b9b00_0 .net "clk_i", 0 0, v0x5636bf5bfcc0_0;  alias, 1 drivers
v0x5636bf5b9ba0 .array "data", 31 0, 255 0;
v0x5636bf5ba150_0 .net "data_i", 255 0, L_0x5636bf5d51e0;  alias, 1 drivers
v0x5636bf5ba280_0 .var "data_o", 255 0;
v0x5636bf5ba360_0 .net "enable_i", 0 0, L_0x5636bf5d4e40;  alias, 1 drivers
v0x5636bf5ba420_0 .var "hit_o", 0 0;
v0x5636bf5ba4e0_0 .var/i "i", 31 0;
v0x5636bf5ba5c0_0 .var/i "j", 31 0;
v0x5636bf5ba6a0_0 .net "rst_i", 0 0, v0x5636bf5bfd80_0;  alias, 1 drivers
v0x5636bf5ba740 .array "tag", 31 0, 24 0;
v0x5636bf5bacf0_0 .net "tag_i", 24 0, L_0x5636bf5d5000;  alias, 1 drivers
v0x5636bf5badd0_0 .var "tag_o", 24 0;
v0x5636bf5baeb0_0 .net "write_i", 0 0, L_0x5636bf5d4f40;  alias, 1 drivers
v0x5636bf5ba740_0 .array/port v0x5636bf5ba740, 0;
E_0x5636bf5b96d0/0 .event edge, v0x5636bf5ba360_0, v0x5636bf5bacf0_0, v0x5636bf5b9a20_0, v0x5636bf5ba740_0;
v0x5636bf5ba740_1 .array/port v0x5636bf5ba740, 1;
v0x5636bf5ba740_2 .array/port v0x5636bf5ba740, 2;
v0x5636bf5ba740_3 .array/port v0x5636bf5ba740, 3;
v0x5636bf5ba740_4 .array/port v0x5636bf5ba740, 4;
E_0x5636bf5b96d0/1 .event edge, v0x5636bf5ba740_1, v0x5636bf5ba740_2, v0x5636bf5ba740_3, v0x5636bf5ba740_4;
v0x5636bf5ba740_5 .array/port v0x5636bf5ba740, 5;
v0x5636bf5ba740_6 .array/port v0x5636bf5ba740, 6;
v0x5636bf5ba740_7 .array/port v0x5636bf5ba740, 7;
v0x5636bf5ba740_8 .array/port v0x5636bf5ba740, 8;
E_0x5636bf5b96d0/2 .event edge, v0x5636bf5ba740_5, v0x5636bf5ba740_6, v0x5636bf5ba740_7, v0x5636bf5ba740_8;
v0x5636bf5ba740_9 .array/port v0x5636bf5ba740, 9;
v0x5636bf5ba740_10 .array/port v0x5636bf5ba740, 10;
v0x5636bf5ba740_11 .array/port v0x5636bf5ba740, 11;
v0x5636bf5ba740_12 .array/port v0x5636bf5ba740, 12;
E_0x5636bf5b96d0/3 .event edge, v0x5636bf5ba740_9, v0x5636bf5ba740_10, v0x5636bf5ba740_11, v0x5636bf5ba740_12;
v0x5636bf5ba740_13 .array/port v0x5636bf5ba740, 13;
v0x5636bf5ba740_14 .array/port v0x5636bf5ba740, 14;
v0x5636bf5ba740_15 .array/port v0x5636bf5ba740, 15;
v0x5636bf5ba740_16 .array/port v0x5636bf5ba740, 16;
E_0x5636bf5b96d0/4 .event edge, v0x5636bf5ba740_13, v0x5636bf5ba740_14, v0x5636bf5ba740_15, v0x5636bf5ba740_16;
v0x5636bf5ba740_17 .array/port v0x5636bf5ba740, 17;
v0x5636bf5ba740_18 .array/port v0x5636bf5ba740, 18;
v0x5636bf5ba740_19 .array/port v0x5636bf5ba740, 19;
v0x5636bf5ba740_20 .array/port v0x5636bf5ba740, 20;
E_0x5636bf5b96d0/5 .event edge, v0x5636bf5ba740_17, v0x5636bf5ba740_18, v0x5636bf5ba740_19, v0x5636bf5ba740_20;
v0x5636bf5ba740_21 .array/port v0x5636bf5ba740, 21;
v0x5636bf5ba740_22 .array/port v0x5636bf5ba740, 22;
v0x5636bf5ba740_23 .array/port v0x5636bf5ba740, 23;
v0x5636bf5ba740_24 .array/port v0x5636bf5ba740, 24;
E_0x5636bf5b96d0/6 .event edge, v0x5636bf5ba740_21, v0x5636bf5ba740_22, v0x5636bf5ba740_23, v0x5636bf5ba740_24;
v0x5636bf5ba740_25 .array/port v0x5636bf5ba740, 25;
v0x5636bf5ba740_26 .array/port v0x5636bf5ba740, 26;
v0x5636bf5ba740_27 .array/port v0x5636bf5ba740, 27;
v0x5636bf5ba740_28 .array/port v0x5636bf5ba740, 28;
E_0x5636bf5b96d0/7 .event edge, v0x5636bf5ba740_25, v0x5636bf5ba740_26, v0x5636bf5ba740_27, v0x5636bf5ba740_28;
v0x5636bf5ba740_29 .array/port v0x5636bf5ba740, 29;
v0x5636bf5ba740_30 .array/port v0x5636bf5ba740, 30;
v0x5636bf5ba740_31 .array/port v0x5636bf5ba740, 31;
v0x5636bf5b9ba0_0 .array/port v0x5636bf5b9ba0, 0;
E_0x5636bf5b96d0/8 .event edge, v0x5636bf5ba740_29, v0x5636bf5ba740_30, v0x5636bf5ba740_31, v0x5636bf5b9ba0_0;
v0x5636bf5b9ba0_1 .array/port v0x5636bf5b9ba0, 1;
v0x5636bf5b9ba0_2 .array/port v0x5636bf5b9ba0, 2;
v0x5636bf5b9ba0_3 .array/port v0x5636bf5b9ba0, 3;
v0x5636bf5b9ba0_4 .array/port v0x5636bf5b9ba0, 4;
E_0x5636bf5b96d0/9 .event edge, v0x5636bf5b9ba0_1, v0x5636bf5b9ba0_2, v0x5636bf5b9ba0_3, v0x5636bf5b9ba0_4;
v0x5636bf5b9ba0_5 .array/port v0x5636bf5b9ba0, 5;
v0x5636bf5b9ba0_6 .array/port v0x5636bf5b9ba0, 6;
v0x5636bf5b9ba0_7 .array/port v0x5636bf5b9ba0, 7;
v0x5636bf5b9ba0_8 .array/port v0x5636bf5b9ba0, 8;
E_0x5636bf5b96d0/10 .event edge, v0x5636bf5b9ba0_5, v0x5636bf5b9ba0_6, v0x5636bf5b9ba0_7, v0x5636bf5b9ba0_8;
v0x5636bf5b9ba0_9 .array/port v0x5636bf5b9ba0, 9;
v0x5636bf5b9ba0_10 .array/port v0x5636bf5b9ba0, 10;
v0x5636bf5b9ba0_11 .array/port v0x5636bf5b9ba0, 11;
v0x5636bf5b9ba0_12 .array/port v0x5636bf5b9ba0, 12;
E_0x5636bf5b96d0/11 .event edge, v0x5636bf5b9ba0_9, v0x5636bf5b9ba0_10, v0x5636bf5b9ba0_11, v0x5636bf5b9ba0_12;
v0x5636bf5b9ba0_13 .array/port v0x5636bf5b9ba0, 13;
v0x5636bf5b9ba0_14 .array/port v0x5636bf5b9ba0, 14;
v0x5636bf5b9ba0_15 .array/port v0x5636bf5b9ba0, 15;
v0x5636bf5b9ba0_16 .array/port v0x5636bf5b9ba0, 16;
E_0x5636bf5b96d0/12 .event edge, v0x5636bf5b9ba0_13, v0x5636bf5b9ba0_14, v0x5636bf5b9ba0_15, v0x5636bf5b9ba0_16;
v0x5636bf5b9ba0_17 .array/port v0x5636bf5b9ba0, 17;
v0x5636bf5b9ba0_18 .array/port v0x5636bf5b9ba0, 18;
v0x5636bf5b9ba0_19 .array/port v0x5636bf5b9ba0, 19;
v0x5636bf5b9ba0_20 .array/port v0x5636bf5b9ba0, 20;
E_0x5636bf5b96d0/13 .event edge, v0x5636bf5b9ba0_17, v0x5636bf5b9ba0_18, v0x5636bf5b9ba0_19, v0x5636bf5b9ba0_20;
v0x5636bf5b9ba0_21 .array/port v0x5636bf5b9ba0, 21;
v0x5636bf5b9ba0_22 .array/port v0x5636bf5b9ba0, 22;
v0x5636bf5b9ba0_23 .array/port v0x5636bf5b9ba0, 23;
v0x5636bf5b9ba0_24 .array/port v0x5636bf5b9ba0, 24;
E_0x5636bf5b96d0/14 .event edge, v0x5636bf5b9ba0_21, v0x5636bf5b9ba0_22, v0x5636bf5b9ba0_23, v0x5636bf5b9ba0_24;
v0x5636bf5b9ba0_25 .array/port v0x5636bf5b9ba0, 25;
v0x5636bf5b9ba0_26 .array/port v0x5636bf5b9ba0, 26;
v0x5636bf5b9ba0_27 .array/port v0x5636bf5b9ba0, 27;
v0x5636bf5b9ba0_28 .array/port v0x5636bf5b9ba0, 28;
E_0x5636bf5b96d0/15 .event edge, v0x5636bf5b9ba0_25, v0x5636bf5b9ba0_26, v0x5636bf5b9ba0_27, v0x5636bf5b9ba0_28;
v0x5636bf5b9ba0_29 .array/port v0x5636bf5b9ba0, 29;
v0x5636bf5b9ba0_30 .array/port v0x5636bf5b9ba0, 30;
v0x5636bf5b9ba0_31 .array/port v0x5636bf5b9ba0, 31;
E_0x5636bf5b96d0/16 .event edge, v0x5636bf5b9ba0_29, v0x5636bf5b9ba0_30, v0x5636bf5b9ba0_31, v0x5636bf5ba150_0;
E_0x5636bf5b96d0 .event/or E_0x5636bf5b96d0/0, E_0x5636bf5b96d0/1, E_0x5636bf5b96d0/2, E_0x5636bf5b96d0/3, E_0x5636bf5b96d0/4, E_0x5636bf5b96d0/5, E_0x5636bf5b96d0/6, E_0x5636bf5b96d0/7, E_0x5636bf5b96d0/8, E_0x5636bf5b96d0/9, E_0x5636bf5b96d0/10, E_0x5636bf5b96d0/11, E_0x5636bf5b96d0/12, E_0x5636bf5b96d0/13, E_0x5636bf5b96d0/14, E_0x5636bf5b96d0/15, E_0x5636bf5b96d0/16;
S_0x5636bf5be610 .scope module, "Data_Memory" "Data_Memory" 2 37, 23 1 0, S_0x5636bf57ae30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i"
    .port_info 1 /INPUT 1 "rst_i"
    .port_info 2 /INPUT 32 "addr_i"
    .port_info 3 /INPUT 256 "data_i"
    .port_info 4 /INPUT 1 "enable_i"
    .port_info 5 /INPUT 1 "write_i"
    .port_info 6 /OUTPUT 1 "ack_o"
    .port_info 7 /OUTPUT 256 "data_o"
P_0x5636bf5be7b0 .param/l "STATE_IDLE" 0 23 31, C4<0>;
P_0x5636bf5be7f0 .param/l "STATE_WAIT" 0 23 32, C4<1>;
L_0x5636bf5d56f0 .functor AND 1, L_0x5636bf5d6310, L_0x5636bf5d6410, C4<1>, C4<1>;
L_0x7f03da70b498 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x5636bf5bea40_0 .net/2u *"_s0", 1 0, L_0x7f03da70b498;  1 drivers
v0x5636bf5beb20_0 .net *"_s10", 31 0, L_0x5636bf5d6650;  1 drivers
v0x5636bf5bec00_0 .net *"_s12", 26 0, L_0x5636bf5d65b0;  1 drivers
L_0x7f03da70b528 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x5636bf5becf0_0 .net *"_s14", 4 0, L_0x7f03da70b528;  1 drivers
v0x5636bf5bedd0_0 .net *"_s2", 0 0, L_0x5636bf5d6310;  1 drivers
L_0x7f03da70b4e0 .functor BUFT 1, C4<1001>, C4<0>, C4<0>, C4<0>;
v0x5636bf5beee0_0 .net/2u *"_s4", 3 0, L_0x7f03da70b4e0;  1 drivers
v0x5636bf5befc0_0 .net *"_s6", 0 0, L_0x5636bf5d6410;  1 drivers
v0x5636bf5bf080_0 .net "ack_o", 0 0, L_0x5636bf5d56f0;  alias, 1 drivers
v0x5636bf5bf170_0 .net "addr", 26 0, L_0x5636bf5d67c0;  1 drivers
v0x5636bf5bf2e0_0 .net "addr_i", 31 0, o0x7f03da758ab8;  alias, 0 drivers
v0x5636bf5bf3a0_0 .net "clk_i", 0 0, v0x5636bf5bfcc0_0;  alias, 1 drivers
v0x5636bf5bf440_0 .var "count", 3 0;
v0x5636bf5bf500_0 .var "data", 255 0;
v0x5636bf5bf5e0_0 .net "data_i", 255 0, o0x7f03da758ae8;  alias, 0 drivers
v0x5636bf5bf6a0_0 .net "data_o", 255 0, v0x5636bf5bf500_0;  alias, 1 drivers
v0x5636bf5bf740_0 .net "enable_i", 0 0, o0x7f03da758b18;  alias, 0 drivers
v0x5636bf5bf7e0 .array "memory", 511 0, 255 0;
v0x5636bf5bf990_0 .net "rst_i", 0 0, v0x5636bf5bfd80_0;  alias, 1 drivers
v0x5636bf5bfa30_0 .var "state", 1 0;
v0x5636bf5bfb10_0 .net "write_i", 0 0, o0x7f03da758b48;  alias, 0 drivers
L_0x5636bf5d6310 .cmp/eq 2, v0x5636bf5bfa30_0, L_0x7f03da70b498;
L_0x5636bf5d6410 .cmp/eq 4, v0x5636bf5bf440_0, L_0x7f03da70b4e0;
L_0x5636bf5d65b0 .part o0x7f03da758ab8, 5, 27;
L_0x5636bf5d6650 .concat [ 27 5 0 0], L_0x5636bf5d65b0, L_0x7f03da70b528;
L_0x5636bf5d67c0 .part L_0x5636bf5d6650, 0, 27;
    .scope S_0x5636bf5ab330;
T_0 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5636bf5ab6a0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5636bf5ab7a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5636bf5abd30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5636bf5abad0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5636bf5ab900_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5636bf5ab9c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5636bf5ab860_0, 0, 1;
    %end;
    .thread T_0;
    .scope S_0x5636bf5ab330;
T_1 ;
    %wait E_0x5636bf595750;
    %load/vec4 v0x5636bf5abb90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5636bf5ab6a0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5636bf5ab7a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5636bf5abd30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5636bf5abad0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5636bf5ab900_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5636bf5ab9c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5636bf5ab860_0, 0, 1;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x5636bf5abc50_0;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_1.5, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_1.6, 6;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5636bf5ab6a0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5636bf5ab7a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5636bf5abd30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5636bf5abad0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5636bf5ab900_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5636bf5ab9c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5636bf5ab860_0, 0, 1;
    %jmp T_1.8;
T_1.2 ;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x5636bf5ab6a0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5636bf5ab7a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5636bf5abd30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5636bf5abad0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5636bf5ab900_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5636bf5ab9c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5636bf5ab860_0, 0, 1;
    %jmp T_1.8;
T_1.3 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5636bf5ab6a0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5636bf5ab7a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5636bf5abd30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5636bf5abad0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5636bf5ab900_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5636bf5ab9c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5636bf5ab860_0, 0, 1;
    %jmp T_1.8;
T_1.4 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5636bf5ab6a0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5636bf5ab7a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5636bf5abd30_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5636bf5abad0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5636bf5ab900_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5636bf5ab9c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5636bf5ab860_0, 0, 1;
    %jmp T_1.8;
T_1.5 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5636bf5ab6a0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5636bf5ab7a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5636bf5abd30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5636bf5abad0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5636bf5ab900_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5636bf5ab9c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5636bf5ab860_0, 0, 1;
    %jmp T_1.8;
T_1.6 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x5636bf5ab6a0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5636bf5ab7a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5636bf5abd30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5636bf5abad0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5636bf5ab900_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5636bf5ab9c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5636bf5ab860_0, 0, 1;
    %jmp T_1.8;
T_1.8 ;
    %pop/vec4 1;
T_1.1 ;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x5636bf5b6630;
T_2 ;
    %wait E_0x5636bf5b68f0;
    %load/vec4 v0x5636bf5b6c70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5636bf5b6bd0_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x5636bf5b6d10_0;
    %inv;
    %load/vec4 v0x5636bf5b6970_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v0x5636bf5b6e40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.4, 8;
    %load/vec4 v0x5636bf5b6ad0_0;
    %assign/vec4 v0x5636bf5b6bd0_0, 0;
    %jmp T_2.5;
T_2.4 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5636bf5b6bd0_0, 0;
T_2.5 ;
T_2.2 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x5636bf5b7020;
T_3 ;
    %wait E_0x5636bf595790;
    %load/vec4 v0x5636bf5b78c0_0;
    %load/vec4 v0x5636bf5b72c0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %load/vec4 v0x5636bf5b73f0_0;
    %load/vec4 v0x5636bf5b72c0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5636bf5b8c70, 0, 4;
T_3.0 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x5636bf5b4a70;
T_4 ;
    %wait E_0x5636bf5b4c40;
    %load/vec4 v0x5636bf5b4fa0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_4.0, 4;
    %load/vec4 v0x5636bf5b4cc0_0;
    %store/vec4 v0x5636bf5b4ea0_0, 0, 32;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x5636bf5b4dd0_0;
    %store/vec4 v0x5636bf5b4ea0_0, 0, 32;
T_4.1 ;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x5636bf5b5960;
T_5 ;
    %wait E_0x5636bf5b5b30;
    %load/vec4 v0x5636bf5b5eb0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_5.0, 4;
    %load/vec4 v0x5636bf5b5bb0_0;
    %store/vec4 v0x5636bf5b5d90_0, 0, 32;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x5636bf5b5cc0_0;
    %store/vec4 v0x5636bf5b5d90_0, 0, 32;
T_5.1 ;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x5636bf5b5fc0;
T_6 ;
    %wait E_0x5636bf5b6190;
    %load/vec4 v0x5636bf5b64c0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.0, 4;
    %load/vec4 v0x5636bf5b6210_0;
    %store/vec4 v0x5636bf5b63f0_0, 0, 32;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x5636bf5b6320_0;
    %store/vec4 v0x5636bf5b63f0_0, 0, 32;
T_6.1 ;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x5636bf5b42c0;
T_7 ;
    %wait E_0x5636bf5b4490;
    %load/vec4 v0x5636bf5b48d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %jmp T_7.3;
T_7.0 ;
    %load/vec4 v0x5636bf5b4520_0;
    %store/vec4 v0x5636bf5b4810_0, 0, 32;
    %jmp T_7.3;
T_7.1 ;
    %load/vec4 v0x5636bf5b4630_0;
    %store/vec4 v0x5636bf5b4810_0, 0, 32;
    %jmp T_7.3;
T_7.2 ;
    %load/vec4 v0x5636bf5b46f0_0;
    %store/vec4 v0x5636bf5b4810_0, 0, 32;
    %jmp T_7.3;
T_7.3 ;
    %pop/vec4 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x5636bf5b50c0;
T_8 ;
    %wait E_0x5636bf5b53a0;
    %load/vec4 v0x5636bf5b57d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_8.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_8.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_8.2, 6;
    %jmp T_8.3;
T_8.0 ;
    %load/vec4 v0x5636bf5b5430_0;
    %store/vec4 v0x5636bf5b56e0_0, 0, 32;
    %jmp T_8.3;
T_8.1 ;
    %load/vec4 v0x5636bf5b5540_0;
    %store/vec4 v0x5636bf5b56e0_0, 0, 32;
    %jmp T_8.3;
T_8.2 ;
    %load/vec4 v0x5636bf5b5610_0;
    %store/vec4 v0x5636bf5b56e0_0, 0, 32;
    %jmp T_8.3;
T_8.3 ;
    %pop/vec4 1;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x5636bf560a20;
T_9 ;
    %wait E_0x5636bf4a2430;
    %load/vec4 v0x5636bf56f850_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_9.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_9.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_9.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_9.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_9.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_9.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_9.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_9.7, 6;
    %jmp T_9.8;
T_9.0 ;
    %load/vec4 v0x5636bf561760_0;
    %load/vec4 v0x5636bf565720_0;
    %and;
    %store/vec4 v0x5636bf54c8a0_0, 0, 32;
    %jmp T_9.8;
T_9.1 ;
    %load/vec4 v0x5636bf561760_0;
    %load/vec4 v0x5636bf565720_0;
    %xor;
    %store/vec4 v0x5636bf54c8a0_0, 0, 32;
    %jmp T_9.8;
T_9.2 ;
    %load/vec4 v0x5636bf561760_0;
    %load/vec4 v0x5636bf565720_0;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v0x5636bf54c8a0_0, 0, 32;
    %jmp T_9.8;
T_9.3 ;
    %load/vec4 v0x5636bf561760_0;
    %load/vec4 v0x5636bf565720_0;
    %add;
    %store/vec4 v0x5636bf54c8a0_0, 0, 32;
    %jmp T_9.8;
T_9.4 ;
    %load/vec4 v0x5636bf561760_0;
    %load/vec4 v0x5636bf565720_0;
    %sub;
    %store/vec4 v0x5636bf54c8a0_0, 0, 32;
    %jmp T_9.8;
T_9.5 ;
    %load/vec4 v0x5636bf561760_0;
    %load/vec4 v0x5636bf565720_0;
    %mul;
    %store/vec4 v0x5636bf54c8a0_0, 0, 32;
    %jmp T_9.8;
T_9.6 ;
    %load/vec4 v0x5636bf561760_0;
    %load/vec4 v0x5636bf565720_0;
    %add;
    %store/vec4 v0x5636bf54c8a0_0, 0, 32;
    %jmp T_9.8;
T_9.7 ;
    %load/vec4 v0x5636bf561760_0;
    %load/vec4 v0x5636bf565720_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr/s 4;
    %store/vec4 v0x5636bf54c8a0_0, 0, 32;
    %jmp T_9.8;
T_9.8 ;
    %pop/vec4 1;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x5636bf5aa600;
T_10 ;
    %wait E_0x5636bf4a28b0;
    %load/vec4 v0x5636bf573bc0_0;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_10.0, 4;
    %load/vec4 v0x5636bf575bf0_0;
    %dup/vec4;
    %pushi/vec4 7, 0, 10;
    %cmp/u;
    %jmp/1 T_10.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 10;
    %cmp/u;
    %jmp/1 T_10.3, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 10;
    %cmp/u;
    %jmp/1 T_10.4, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 10;
    %cmp/u;
    %jmp/1 T_10.5, 6;
    %dup/vec4;
    %pushi/vec4 256, 0, 10;
    %cmp/u;
    %jmp/1 T_10.6, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 10;
    %cmp/u;
    %jmp/1 T_10.7, 6;
    %jmp T_10.8;
T_10.2 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5636bf5792f0_0, 0, 3;
    %jmp T_10.8;
T_10.3 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x5636bf5792f0_0, 0, 3;
    %jmp T_10.8;
T_10.4 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x5636bf5792f0_0, 0, 3;
    %jmp T_10.8;
T_10.5 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x5636bf5792f0_0, 0, 3;
    %jmp T_10.8;
T_10.6 ;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x5636bf5792f0_0, 0, 3;
    %jmp T_10.8;
T_10.7 ;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x5636bf5792f0_0, 0, 3;
    %jmp T_10.8;
T_10.8 ;
    %pop/vec4 1;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0x5636bf573bc0_0;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_10.9, 4;
    %load/vec4 v0x5636bf575bf0_0;
    %parti/s 3, 0, 2;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_10.11, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_10.12, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_10.13, 6;
    %jmp T_10.14;
T_10.11 ;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0x5636bf5792f0_0, 0, 3;
    %jmp T_10.14;
T_10.12 ;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0x5636bf5792f0_0, 0, 3;
    %jmp T_10.14;
T_10.13 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x5636bf5792f0_0, 0, 3;
    %jmp T_10.14;
T_10.14 ;
    %pop/vec4 1;
    %jmp T_10.10;
T_10.9 ;
    %load/vec4 v0x5636bf573bc0_0;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_10.15, 4;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x5636bf5792f0_0, 0, 3;
T_10.15 ;
T_10.10 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0x5636bf5b93e0;
T_11 ;
    %wait E_0x5636bf5b68f0;
    %load/vec4 v0x5636bf5ba6a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5636bf5ba4e0_0, 0, 32;
T_11.2 ;
    %load/vec4 v0x5636bf5ba4e0_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_11.3, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5636bf5ba5c0_0, 0, 32;
T_11.4 ;
    %load/vec4 v0x5636bf5ba5c0_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_11.5, 5;
    %pushi/vec4 0, 0, 25;
    %load/vec4 v0x5636bf5ba4e0_0;
    %pad/s 34;
    %pad/s 35;
    %muli 2, 0, 35;
    %pad/s 36;
    %load/vec4 v0x5636bf5ba5c0_0;
    %pad/s 36;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5636bf5ba740, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x5636bf5ba4e0_0;
    %pad/s 34;
    %pad/s 35;
    %muli 2, 0, 35;
    %pad/s 36;
    %load/vec4 v0x5636bf5ba5c0_0;
    %pad/s 36;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5636bf5b9ba0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x5636bf5ba4e0_0;
    %pad/s 34;
    %pad/s 35;
    %muli 2, 0, 35;
    %pad/s 36;
    %load/vec4 v0x5636bf5ba5c0_0;
    %pad/s 36;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5636bf5b9960, 0, 4;
    %load/vec4 v0x5636bf5ba5c0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5636bf5ba5c0_0, 0, 32;
    %jmp T_11.4;
T_11.5 ;
    %load/vec4 v0x5636bf5ba4e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5636bf5ba4e0_0, 0, 32;
    %jmp T_11.2;
T_11.3 ;
T_11.0 ;
    %load/vec4 v0x5636bf5ba360_0;
    %load/vec4 v0x5636bf5baeb0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.6, 8;
    %load/vec4 v0x5636bf5b9a20_0;
    %pad/u 8;
    %pad/u 9;
    %muli 2, 0, 9;
    %ix/vec4 4;
    %load/vec4a v0x5636bf5b9960, 4;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_11.8, 4;
    %load/vec4 v0x5636bf5bacf0_0;
    %load/vec4 v0x5636bf5b9a20_0;
    %pad/u 8;
    %pad/u 9;
    %muli 2, 0, 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5636bf5ba740, 0, 4;
    %load/vec4 v0x5636bf5ba150_0;
    %load/vec4 v0x5636bf5b9a20_0;
    %pad/u 8;
    %pad/u 9;
    %muli 2, 0, 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5636bf5b9ba0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x5636bf5b9a20_0;
    %pad/u 8;
    %pad/u 9;
    %muli 2, 0, 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5636bf5b9960, 0, 4;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x5636bf5b9a20_0;
    %pad/u 8;
    %pad/u 9;
    %muli 2, 0, 9;
    %pad/u 10;
    %pushi/vec4 1, 0, 2;
    %pad/s 10;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5636bf5b9960, 0, 4;
    %jmp T_11.9;
T_11.8 ;
    %load/vec4 v0x5636bf5bacf0_0;
    %load/vec4 v0x5636bf5b9a20_0;
    %pad/u 8;
    %pad/u 9;
    %muli 2, 0, 9;
    %pad/u 10;
    %pushi/vec4 1, 0, 2;
    %pad/s 10;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5636bf5ba740, 0, 4;
    %load/vec4 v0x5636bf5ba150_0;
    %load/vec4 v0x5636bf5b9a20_0;
    %pad/u 8;
    %pad/u 9;
    %muli 2, 0, 9;
    %pad/u 10;
    %pushi/vec4 1, 0, 2;
    %pad/s 10;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5636bf5b9ba0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x5636bf5b9a20_0;
    %pad/u 8;
    %pad/u 9;
    %muli 2, 0, 9;
    %pad/u 10;
    %pushi/vec4 1, 0, 2;
    %pad/s 10;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5636bf5b9960, 0, 4;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x5636bf5b9a20_0;
    %pad/u 8;
    %pad/u 9;
    %muli 2, 0, 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5636bf5b9960, 0, 4;
T_11.9 ;
T_11.6 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0x5636bf5b93e0;
T_12 ;
    %wait E_0x5636bf5b96d0;
    %load/vec4 v0x5636bf5ba360_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %load/vec4 v0x5636bf5bacf0_0;
    %load/vec4 v0x5636bf5b9a20_0;
    %pad/u 8;
    %pad/u 9;
    %muli 2, 0, 9;
    %ix/vec4 4;
    %load/vec4a v0x5636bf5ba740, 4;
    %cmp/e;
    %jmp/0xz  T_12.2, 4;
    %load/vec4 v0x5636bf5b9a20_0;
    %pad/u 8;
    %pad/u 9;
    %muli 2, 0, 9;
    %ix/vec4 4;
    %load/vec4a v0x5636bf5b9ba0, 4;
    %assign/vec4 v0x5636bf5ba280_0, 0;
    %load/vec4 v0x5636bf5b9a20_0;
    %pad/u 8;
    %pad/u 9;
    %muli 2, 0, 9;
    %ix/vec4 4;
    %load/vec4a v0x5636bf5ba740, 4;
    %assign/vec4 v0x5636bf5badd0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5636bf5ba420_0, 0;
    %jmp T_12.3;
T_12.2 ;
    %load/vec4 v0x5636bf5bacf0_0;
    %load/vec4 v0x5636bf5b9a20_0;
    %pad/u 8;
    %pad/u 9;
    %muli 2, 0, 9;
    %pad/u 10;
    %pushi/vec4 1, 0, 2;
    %pad/s 10;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x5636bf5ba740, 4;
    %cmp/e;
    %jmp/0xz  T_12.4, 4;
    %load/vec4 v0x5636bf5b9a20_0;
    %pad/u 8;
    %pad/u 9;
    %muli 2, 0, 9;
    %pad/u 10;
    %pushi/vec4 1, 0, 2;
    %pad/s 10;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x5636bf5b9ba0, 4;
    %assign/vec4 v0x5636bf5ba280_0, 0;
    %load/vec4 v0x5636bf5b9a20_0;
    %pad/u 8;
    %pad/u 9;
    %muli 2, 0, 9;
    %pad/u 10;
    %pushi/vec4 1, 0, 2;
    %pad/s 10;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x5636bf5ba740, 4;
    %assign/vec4 v0x5636bf5badd0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5636bf5ba420_0, 0;
    %jmp T_12.5;
T_12.4 ;
    %load/vec4 v0x5636bf5ba150_0;
    %assign/vec4 v0x5636bf5ba280_0, 0;
    %load/vec4 v0x5636bf5bacf0_0;
    %assign/vec4 v0x5636bf5badd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5636bf5ba420_0, 0;
T_12.5 ;
T_12.3 ;
    %jmp T_12.1;
T_12.0 ;
    %pushi/vec4 0, 0, 256;
    %assign/vec4 v0x5636bf5ba280_0, 0;
    %pushi/vec4 0, 0, 25;
    %assign/vec4 v0x5636bf5badd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5636bf5ba420_0, 0;
T_12.1 ;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_0x5636bf5b8e30;
T_13 ;
    %wait E_0x5636bf5b9380;
    %load/vec4 v0x5636bf5bc4e0_0;
    %pad/u 32;
    %muli 8, 0, 32;
    %store/vec4 v0x5636bf5bd460_0, 0, 32;
    %load/vec4 v0x5636bf5bcf10_0;
    %load/vec4 v0x5636bf5bd460_0;
    %part/s 32;
    %assign/vec4 v0x5636bf5bc1e0_0, 0;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_0x5636bf5b8e30;
T_14 ;
    %wait E_0x5636bf5b6800;
    %load/vec4 v0x5636bf5bc070_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %load/vec4 v0x5636bf5bc4e0_0;
    %pad/u 32;
    %muli 8, 0, 32;
    %store/vec4 v0x5636bf5bd460_0, 0, 32;
    %load/vec4 v0x5636bf5bcf10_0;
    %assign/vec4 v0x5636bf5bd620_0, 0;
    %load/vec4 v0x5636bf5bc280_0;
    %ix/load 5, 0, 0;
    %ix/getv/s 4, v0x5636bf5bd460_0;
    %assign/vec4/off/d v0x5636bf5bd620_0, 4, 5;
T_14.0 ;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_0x5636bf5b8e30;
T_15 ;
    %wait E_0x5636bf5b68f0;
    %load/vec4 v0x5636bf5bcff0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x5636bf5bd540_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5636bf5bcc10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5636bf5bcd90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5636bf5bbd50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5636bf5bd700_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v0x5636bf5bd540_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_15.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_15.3, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_15.4, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_15.5, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_15.6, 6;
    %jmp T_15.7;
T_15.2 ;
    %load/vec4 v0x5636bf5bc5c0_0;
    %load/vec4 v0x5636bf5bc800_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.8, 8;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x5636bf5bd540_0, 0;
    %jmp T_15.9;
T_15.8 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x5636bf5bd540_0, 0;
T_15.9 ;
    %jmp T_15.7;
T_15.3 ;
    %load/vec4 v0x5636bf5bd220_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.10, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5636bf5bcc10_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5636bf5bcd90_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5636bf5bd700_0, 0, 1;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x5636bf5bd540_0, 0;
    %jmp T_15.11;
T_15.10 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5636bf5bcc10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5636bf5bcd90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5636bf5bd700_0, 0, 1;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x5636bf5bd540_0, 0;
T_15.11 ;
    %jmp T_15.7;
T_15.4 ;
    %load/vec4 v0x5636bf5bc8d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.12, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5636bf5bcc10_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5636bf5bbd50_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x5636bf5bd540_0, 0;
    %jmp T_15.13;
T_15.12 ;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x5636bf5bd540_0, 0;
T_15.13 ;
    %jmp T_15.7;
T_15.5 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5636bf5bbd50_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x5636bf5bd540_0, 0;
    %jmp T_15.7;
T_15.6 ;
    %load/vec4 v0x5636bf5bc8d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.14, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5636bf5bcc10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5636bf5bcd90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5636bf5bd700_0, 0, 1;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x5636bf5bd540_0, 0;
    %jmp T_15.15;
T_15.14 ;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x5636bf5bd540_0, 0;
T_15.15 ;
    %jmp T_15.7;
T_15.7 ;
    %pop/vec4 1;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0x5636bf5add00;
T_16 ;
    %wait E_0x5636bf5adf30;
    %load/vec4 v0x5636bf5adfc0_0;
    %load/vec4 v0x5636bf5ae2f0_0;
    %load/vec4 v0x5636bf5ae4e0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5636bf5ae400_0;
    %load/vec4 v0x5636bf5ae4e0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5636bf5ae180_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5636bf5ae250_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5636bf5ae0b0_0, 0;
    %jmp T_16.1;
T_16.0 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5636bf5ae180_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5636bf5ae250_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5636bf5ae0b0_0, 0;
T_16.1 ;
    %jmp T_16;
    .thread T_16, $push;
    .scope S_0x5636bf5ad1f0;
T_17 ;
    %wait E_0x5636bf5959a0;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5636bf5ad6d0_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5636bf5ad790_0, 0, 2;
    %load/vec4 v0x5636bf5ad980_0;
    %load/vec4 v0x5636bf5ad870_0;
    %pushi/vec4 0, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %load/vec4 v0x5636bf5ad870_0;
    %load/vec4 v0x5636bf5ad4f0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x5636bf5ad6d0_0, 0, 2;
T_17.0 ;
    %load/vec4 v0x5636bf5ad980_0;
    %load/vec4 v0x5636bf5ad870_0;
    %pushi/vec4 0, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %load/vec4 v0x5636bf5ad870_0;
    %load/vec4 v0x5636bf5ad5f0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.2, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x5636bf5ad790_0, 0, 2;
T_17.2 ;
    %load/vec4 v0x5636bf5adaf0_0;
    %load/vec4 v0x5636bf5adaf0_0;
    %pad/u 5;
    %pushi/vec4 0, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %load/vec4 v0x5636bf5ad980_0;
    %load/vec4 v0x5636bf5ad870_0;
    %pushi/vec4 0, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %load/vec4 v0x5636bf5ad870_0;
    %load/vec4 v0x5636bf5ad4f0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %nor/r;
    %and;
    %load/vec4 v0x5636bf5ada50_0;
    %load/vec4 v0x5636bf5ad4f0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.4, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x5636bf5ad6d0_0, 0, 2;
T_17.4 ;
    %load/vec4 v0x5636bf5adaf0_0;
    %load/vec4 v0x5636bf5adaf0_0;
    %pad/u 5;
    %pushi/vec4 0, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %load/vec4 v0x5636bf5ad980_0;
    %load/vec4 v0x5636bf5ad870_0;
    %pushi/vec4 0, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %load/vec4 v0x5636bf5ad870_0;
    %load/vec4 v0x5636bf5ad5f0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %nor/r;
    %and;
    %load/vec4 v0x5636bf5ada50_0;
    %load/vec4 v0x5636bf5ad5f0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.6, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x5636bf5ad790_0, 0, 2;
T_17.6 ;
    %jmp T_17;
    .thread T_17, $push;
    .scope S_0x5636bf5b04f0;
T_18 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5636bf5b0aa0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5636bf5b0df0_0, 0, 32;
    %end;
    .thread T_18;
    .scope S_0x5636bf5b04f0;
T_19 ;
    %wait E_0x5636bf595790;
    %load/vec4 v0x5636bf5b08c0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %load/vec4 v0x5636bf5b0b70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.2, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5636bf5b0aa0_0, 0;
    %load/vec4 v0x5636bf5b0df0_0;
    %assign/vec4 v0x5636bf5b0df0_0, 0;
    %jmp T_19.3;
T_19.2 ;
    %load/vec4 v0x5636bf5b09d0_0;
    %assign/vec4 v0x5636bf5b0aa0_0, 0;
    %load/vec4 v0x5636bf5b07e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.4, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5636bf5b0df0_0, 0;
    %jmp T_19.5;
T_19.4 ;
    %load/vec4 v0x5636bf5b0d50_0;
    %assign/vec4 v0x5636bf5b0df0_0, 0;
T_19.5 ;
T_19.3 ;
T_19.0 ;
    %jmp T_19;
    .thread T_19;
    .scope S_0x5636bf5ae6a0;
T_20 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5636bf5aec30_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5636bf5aee00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5636bf5af960_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5636bf5af3d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5636bf5aef40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5636bf5af1a0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5636bf5afba0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5636bf5afd20_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5636bf5b0090_0, 0, 32;
    %pushi/vec4 0, 0, 10;
    %store/vec4 v0x5636bf5afee0_0, 0, 10;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x5636bf5af680_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x5636bf5af7c0_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x5636bf5af540_0, 0, 5;
    %end;
    .thread T_20;
    .scope S_0x5636bf5ae6a0;
T_21 ;
    %wait E_0x5636bf595790;
    %load/vec4 v0x5636bf5af030_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %load/vec4 v0x5636bf5aeb20_0;
    %assign/vec4 v0x5636bf5aec30_0, 0;
    %load/vec4 v0x5636bf5aed00_0;
    %assign/vec4 v0x5636bf5aee00_0, 0;
    %load/vec4 v0x5636bf5af890_0;
    %assign/vec4 v0x5636bf5af960_0, 0;
    %load/vec4 v0x5636bf5af300_0;
    %assign/vec4 v0x5636bf5af3d0_0, 0;
    %load/vec4 v0x5636bf5aeea0_0;
    %assign/vec4 v0x5636bf5aef40_0, 0;
    %load/vec4 v0x5636bf5af0d0_0;
    %assign/vec4 v0x5636bf5af1a0_0, 0;
    %load/vec4 v0x5636bf5afb00_0;
    %assign/vec4 v0x5636bf5afba0_0, 0;
    %load/vec4 v0x5636bf5afc40_0;
    %assign/vec4 v0x5636bf5afd20_0, 0;
    %load/vec4 v0x5636bf5affd0_0;
    %assign/vec4 v0x5636bf5b0090_0, 0;
    %load/vec4 v0x5636bf5afe00_0;
    %assign/vec4 v0x5636bf5afee0_0, 0;
    %load/vec4 v0x5636bf5af5e0_0;
    %assign/vec4 v0x5636bf5af680_0, 0;
    %load/vec4 v0x5636bf5af720_0;
    %assign/vec4 v0x5636bf5af7c0_0, 0;
    %load/vec4 v0x5636bf5af4a0_0;
    %assign/vec4 v0x5636bf5af540_0, 0;
T_21.0 ;
    %jmp T_21;
    .thread T_21;
    .scope S_0x5636bf5abf10;
T_22 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5636bf5acde0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5636bf5acaa0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5636bf5ac6e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5636bf5ac920_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5636bf5ac340_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5636bf5ac4f0_0, 0, 32;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x5636bf5acc40_0, 0, 5;
    %end;
    .thread T_22;
    .scope S_0x5636bf5abf10;
T_23 ;
    %wait E_0x5636bf595790;
    %load/vec4 v0x5636bf5ac7a0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.0, 8;
    %load/vec4 v0x5636bf5acd20_0;
    %assign/vec4 v0x5636bf5acde0_0, 0;
    %load/vec4 v0x5636bf5ac9e0_0;
    %assign/vec4 v0x5636bf5acaa0_0, 0;
    %load/vec4 v0x5636bf5ac5d0_0;
    %assign/vec4 v0x5636bf5ac6e0_0, 0;
    %load/vec4 v0x5636bf5ac860_0;
    %assign/vec4 v0x5636bf5ac920_0, 0;
    %load/vec4 v0x5636bf5ac260_0;
    %assign/vec4 v0x5636bf5ac340_0, 0;
    %load/vec4 v0x5636bf5ac400_0;
    %assign/vec4 v0x5636bf5ac4f0_0, 0;
    %load/vec4 v0x5636bf5acb60_0;
    %assign/vec4 v0x5636bf5acc40_0, 0;
T_23.0 ;
    %jmp T_23;
    .thread T_23;
    .scope S_0x5636bf5b3650;
T_24 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5636bf5b4020_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5636bf5b3b40_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5636bf5b38e0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5636bf5b3ea0_0, 0, 32;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x5636bf5b3d20_0, 0, 5;
    %end;
    .thread T_24;
    .scope S_0x5636bf5b3650;
T_25 ;
    %wait E_0x5636bf595790;
    %load/vec4 v0x5636bf5b39a0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.0, 8;
    %load/vec4 v0x5636bf5b3f80_0;
    %assign/vec4 v0x5636bf5b4020_0, 0;
    %load/vec4 v0x5636bf5b3a70_0;
    %assign/vec4 v0x5636bf5b3b40_0, 0;
    %load/vec4 v0x5636bf5b3820_0;
    %assign/vec4 v0x5636bf5b38e0_0, 0;
    %load/vec4 v0x5636bf5b3de0_0;
    %assign/vec4 v0x5636bf5b3ea0_0, 0;
    %load/vec4 v0x5636bf5b3c30_0;
    %assign/vec4 v0x5636bf5b3d20_0, 0;
T_25.0 ;
    %jmp T_25;
    .thread T_25;
    .scope S_0x5636bf5b1000;
T_26 ;
    %wait E_0x5636bf597120;
    %load/vec4 v0x5636bf5b1360_0;
    %load/vec4 v0x5636bf5b1460_0;
    %cmp/e;
    %jmp/0xz  T_26.0, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5636bf5b12c0_0, 0;
    %jmp T_26.1;
T_26.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5636bf5b12c0_0, 0;
T_26.1 ;
    %load/vec4 v0x5636bf5b12c0_0;
    %load/vec4 v0x5636bf5b11d0_0;
    %and;
    %assign/vec4 v0x5636bf5b1530_0, 0;
    %jmp T_26;
    .thread T_26, $push;
    .scope S_0x5636bf5be610;
T_27 ;
    %wait E_0x5636bf5b68f0;
    %load/vec4 v0x5636bf5bf990_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5636bf5bfa30_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5636bf5bf440_0, 0;
    %jmp T_27.1;
T_27.0 ;
    %load/vec4 v0x5636bf5bfa30_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_27.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_27.3, 6;
    %jmp T_27.4;
T_27.2 ;
    %load/vec4 v0x5636bf5bf740_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.5, 8;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x5636bf5bfa30_0, 0;
    %load/vec4 v0x5636bf5bf440_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x5636bf5bf440_0, 0;
T_27.5 ;
    %jmp T_27.4;
T_27.3 ;
    %load/vec4 v0x5636bf5bf440_0;
    %cmpi/e 9, 0, 4;
    %jmp/0xz  T_27.7, 4;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5636bf5bfa30_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5636bf5bf440_0, 0;
    %jmp T_27.8;
T_27.7 ;
    %load/vec4 v0x5636bf5bf440_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x5636bf5bf440_0, 0;
T_27.8 ;
    %jmp T_27.4;
T_27.4 ;
    %pop/vec4 1;
T_27.1 ;
    %jmp T_27;
    .thread T_27;
    .scope S_0x5636bf5be610;
T_28 ;
    %wait E_0x5636bf595790;
    %load/vec4 v0x5636bf5bf080_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.0, 8;
    %load/vec4 v0x5636bf5bfb10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.2, 8;
    %load/vec4 v0x5636bf5bf5e0_0;
    %ix/getv 3, v0x5636bf5bf170_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5636bf5bf7e0, 0, 4;
    %load/vec4 v0x5636bf5bf5e0_0;
    %assign/vec4 v0x5636bf5bf500_0, 0;
    %jmp T_28.3;
T_28.2 ;
    %ix/getv 4, v0x5636bf5bf170_0;
    %load/vec4a v0x5636bf5bf7e0, 4;
    %store/vec4 v0x5636bf5bf500_0, 0, 256;
T_28.3 ;
T_28.0 ;
    %jmp T_28;
    .thread T_28;
    .scope S_0x5636bf57ae30;
T_29 ;
    %delay 25, 0;
    %load/vec4 v0x5636bf5bfcc0_0;
    %inv;
    %store/vec4 v0x5636bf5bfcc0_0, 0, 1;
    %jmp T_29;
    .thread T_29;
    .scope S_0x5636bf57ae30;
T_30 ;
    %vpi_call 2 50 "$dumpfile", "CPU.vcd" {0 0 0};
    %vpi_call 2 51 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5636bf5bffb0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5636bf5bfcc0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5636bf5bfd80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5636bf5bfe40_0, 0, 1;
    %delay 12, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5636bf5bfd80_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5636bf5bfe40_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5636bf5c05e0_0, 0, 32;
T_30.0 ;
    %load/vec4 v0x5636bf5c05e0_0;
    %cmpi/s 255, 0, 32;
    %jmp/0xz T_30.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x5636bf5c05e0_0;
    %store/vec4a v0x5636bf5b3550, 4, 0;
    %load/vec4 v0x5636bf5c05e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5636bf5c05e0_0, 0, 32;
    %jmp T_30.0;
T_30.1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5636bf5c07a0_0, 0, 32;
T_30.2 ;
    %load/vec4 v0x5636bf5c07a0_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_30.3, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5636bf5c05e0_0, 0, 32;
T_30.4 ;
    %load/vec4 v0x5636bf5c05e0_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_30.5, 5;
    %pushi/vec4 0, 0, 25;
    %load/vec4 v0x5636bf5c05e0_0;
    %pad/s 34;
    %pad/s 35;
    %muli 2, 0, 35;
    %pad/s 36;
    %load/vec4 v0x5636bf5c07a0_0;
    %pad/s 36;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x5636bf5ba740, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x5636bf5c05e0_0;
    %pad/s 34;
    %pad/s 35;
    %muli 2, 0, 35;
    %pad/s 36;
    %load/vec4 v0x5636bf5c07a0_0;
    %pad/s 36;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x5636bf5b9ba0, 4, 0;
    %load/vec4 v0x5636bf5c05e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5636bf5c05e0_0, 0, 32;
    %jmp T_30.4;
T_30.5 ;
    %load/vec4 v0x5636bf5c07a0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5636bf5c07a0_0, 0, 32;
    %jmp T_30.2;
T_30.3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5636bf5c05e0_0, 0, 32;
T_30.6 ;
    %load/vec4 v0x5636bf5c05e0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_30.7, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x5636bf5c05e0_0;
    %store/vec4a v0x5636bf5b8c70, 4, 0;
    %load/vec4 v0x5636bf5c05e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5636bf5c05e0_0, 0, 32;
    %jmp T_30.6;
T_30.7 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5636bf5b0aa0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5636bf5b0df0_0, 0, 32;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5636bf5aec30_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5636bf5aee00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5636bf5af960_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5636bf5af3d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5636bf5aef40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5636bf5af1a0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5636bf5afba0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5636bf5afd20_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5636bf5b0090_0, 0, 32;
    %pushi/vec4 0, 0, 10;
    %store/vec4 v0x5636bf5afee0_0, 0, 10;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x5636bf5af680_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x5636bf5af7c0_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x5636bf5af540_0, 0, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5636bf5acde0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5636bf5acaa0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5636bf5ac6e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5636bf5ac920_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5636bf5ac340_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5636bf5ac4f0_0, 0, 32;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x5636bf5acc40_0, 0, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5636bf5b4020_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5636bf5b3b40_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5636bf5b38e0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5636bf5b3ea0_0, 0, 32;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x5636bf5b3d20_0, 0, 5;
    %vpi_call 2 117 "$readmemb", "testdata_public/instruction_1.txt", v0x5636bf5b3550 {0 0 0};
    %vpi_func 2 121 "$fopen" 32, "output.txt" {0 0 0};
    %pushi/vec4 1, 0, 32;
    %or;
    %store/vec4 v0x5636bf5c09e0_0, 0, 32;
    %vpi_func 2 123 "$fopen" 32, "cache.txt" {0 0 0};
    %pushi/vec4 1, 0, 32;
    %or;
    %store/vec4 v0x5636bf5c0ac0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5636bf5c05e0_0, 0, 32;
T_30.8 ;
    %load/vec4 v0x5636bf5c05e0_0;
    %cmpi/s 512, 0, 32;
    %jmp/0xz T_30.9, 5;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v0x5636bf5c05e0_0;
    %store/vec4a v0x5636bf5bf7e0, 4, 0;
    %load/vec4 v0x5636bf5c05e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5636bf5c05e0_0, 0, 32;
    %jmp T_30.8;
T_30.9 ;
    %pushi/vec4 2290684177, 0, 51;
    %concati/vec4 2577015330, 0, 32;
    %concati/vec4 2863346483, 0, 32;
    %concati/vec4 3149677636, 0, 32;
    %concati/vec4 3436008789, 0, 32;
    %concati/vec4 3722339942, 0, 32;
    %concati/vec4 4008671095, 0, 32;
    %concati/vec4 8191, 0, 13;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5636bf5bf7e0, 4, 0;
    %pushi/vec4 2290653593, 0, 32;
    %concati/vec4 2863315899, 0, 32;
    %concati/vec4 3435978205, 0, 32;
    %concati/vec4 4008640511, 0, 32;
    %concati/vec4 4008627404, 0, 33;
    %concati/vec4 2863302792, 0, 32;
    %concati/vec4 3435956360, 0, 33;
    %concati/vec4 286326784, 0, 30;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5636bf5bf7e0, 4, 0;
    %pushi/vec4 3975867642, 0, 32;
    %concati/vec4 3975867642, 0, 32;
    %concati/vec4 3975867642, 0, 32;
    %concati/vec4 3975867642, 0, 32;
    %concati/vec4 3975867642, 0, 32;
    %concati/vec4 3975867642, 0, 32;
    %concati/vec4 3975867642, 0, 32;
    %concati/vec4 3975867642, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5636bf5bf7e0, 4, 0;
    %pushi/vec4 2443359172, 0, 39;
    %concati/vec4 3588683775, 0, 32;
    %concati/vec4 3703216246, 0, 33;
    %concati/vec4 2825134082, 0, 33;
    %concati/vec4 2367004198, 0, 33;
    %concati/vec4 2939666427, 0, 32;
    %concati/vec4 3855926194, 0, 33;
    %concati/vec4 1323536, 0, 21;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5636bf5bf7e0, 4, 0;
    %pushi/vec4 2281771009, 0, 55;
    %concati/vec4 2550276098, 0, 32;
    %concati/vec4 2818781187, 0, 32;
    %concati/vec4 3087286276, 0, 32;
    %concati/vec4 3355791365, 0, 32;
    %concati/vec4 3624296454, 0, 32;
    %concati/vec4 3892801543, 0, 32;
    %concati/vec4 496, 0, 9;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5636bf5bf7e0, 4, 0;
    %pushi/vec4 2148073489, 0, 51;
    %concati/vec4 2149187618, 0, 32;
    %concati/vec4 2150301747, 0, 32;
    %concati/vec4 2151415876, 0, 32;
    %concati/vec4 2152530005, 0, 32;
    %concati/vec4 2153644134, 0, 32;
    %concati/vec4 2154758263, 0, 32;
    %concati/vec4 4111, 0, 13;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5636bf5bf7e0, 4, 0;
    %end;
    .thread T_30;
    .scope S_0x5636bf57ae30;
T_31 ;
    %wait E_0x5636bf595790;
    %load/vec4 v0x5636bf5bffb0_0;
    %cmpi/e 200, 0, 32;
    %jmp/0xz  T_31.0, 4;
    %vpi_call 2 142 "$fdisplay", v0x5636bf5c09e0_0, "Flush Cache! \012" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5636bf5c07a0_0, 0, 32;
T_31.2 ;
    %load/vec4 v0x5636bf5c07a0_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_31.3, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5636bf5c05e0_0, 0, 32;
T_31.4 ;
    %load/vec4 v0x5636bf5c05e0_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_31.5, 5;
    %load/vec4 v0x5636bf5c05e0_0;
    %pad/s 34;
    %pad/s 35;
    %muli 2, 0, 35;
    %pad/s 36;
    %load/vec4 v0x5636bf5c07a0_0;
    %pad/s 36;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x5636bf5ba740, 4;
    %store/vec4 v0x5636bf5c0cb0_0, 0, 25;
    %load/vec4 v0x5636bf5c05e0_0;
    %pad/s 4;
    %store/vec4 v0x5636bf5c06c0_0, 0, 4;
    %load/vec4 v0x5636bf5c0cb0_0;
    %parti/s 23, 0, 2;
    %load/vec4 v0x5636bf5c06c0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5636bf5bff10_0, 0, 27;
    %load/vec4 v0x5636bf5c0cb0_0;
    %parti/s 1, 24, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.6, 8;
    %load/vec4 v0x5636bf5c05e0_0;
    %pad/s 34;
    %pad/s 35;
    %muli 2, 0, 35;
    %pad/s 36;
    %load/vec4 v0x5636bf5c07a0_0;
    %pad/s 36;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x5636bf5b9ba0, 4;
    %ix/getv 4, v0x5636bf5bff10_0;
    %store/vec4a v0x5636bf5bf7e0, 4, 0;
T_31.6 ;
    %load/vec4 v0x5636bf5c05e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5636bf5c05e0_0, 0, 32;
    %jmp T_31.4;
T_31.5 ;
    %load/vec4 v0x5636bf5c07a0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5636bf5c07a0_0, 0, 32;
    %jmp T_31.2;
T_31.3 ;
T_31.0 ;
    %pushi/vec4 200, 0, 32;
    %load/vec4 v0x5636bf5bffb0_0;
    %cmp/s;
    %jmp/0xz  T_31.8, 5;
    %vpi_call 2 154 "$finish" {0 0 0};
T_31.8 ;
    %vpi_call 2 158 "$fdisplay", v0x5636bf5c09e0_0, "cycle = %0d, Start = %b\012PC = %d", v0x5636bf5bffb0_0, v0x5636bf5bfe40_0, v0x5636bf5b6bd0_0 {0 0 0};
    %vpi_call 2 162 "$fdisplay", v0x5636bf5c09e0_0, "Registers" {0 0 0};
    %vpi_call 2 163 "$fdisplay", v0x5636bf5c09e0_0, "x0 = %h, x8  = %h, x16 = %h, x24 = %h", &A<v0x5636bf5b8c70, 0>, &A<v0x5636bf5b8c70, 8>, &A<v0x5636bf5b8c70, 16>, &A<v0x5636bf5b8c70, 24> {0 0 0};
    %vpi_call 2 164 "$fdisplay", v0x5636bf5c09e0_0, "x1 = %h, x9  = %h, x17 = %h, x25 = %h", &A<v0x5636bf5b8c70, 1>, &A<v0x5636bf5b8c70, 9>, &A<v0x5636bf5b8c70, 17>, &A<v0x5636bf5b8c70, 25> {0 0 0};
    %vpi_call 2 165 "$fdisplay", v0x5636bf5c09e0_0, "x2 = %h, x10 = %h, x18 = %h, x26 = %h", &A<v0x5636bf5b8c70, 2>, &A<v0x5636bf5b8c70, 10>, &A<v0x5636bf5b8c70, 18>, &A<v0x5636bf5b8c70, 26> {0 0 0};
    %vpi_call 2 166 "$fdisplay", v0x5636bf5c09e0_0, "x3 = %h, x11 = %h, x19 = %h, x27 = %h", &A<v0x5636bf5b8c70, 3>, &A<v0x5636bf5b8c70, 11>, &A<v0x5636bf5b8c70, 19>, &A<v0x5636bf5b8c70, 27> {0 0 0};
    %vpi_call 2 167 "$fdisplay", v0x5636bf5c09e0_0, "x4 = %h, x12 = %h, x20 = %h, x28 = %h", &A<v0x5636bf5b8c70, 4>, &A<v0x5636bf5b8c70, 12>, &A<v0x5636bf5b8c70, 20>, &A<v0x5636bf5b8c70, 28> {0 0 0};
    %vpi_call 2 168 "$fdisplay", v0x5636bf5c09e0_0, "x5 = %h, x13 = %h, x21 = %h, x29 = %h", &A<v0x5636bf5b8c70, 5>, &A<v0x5636bf5b8c70, 13>, &A<v0x5636bf5b8c70, 21>, &A<v0x5636bf5b8c70, 29> {0 0 0};
    %vpi_call 2 169 "$fdisplay", v0x5636bf5c09e0_0, "x6 = %h, x14 = %h, x22 = %h, x30 = %h", &A<v0x5636bf5b8c70, 6>, &A<v0x5636bf5b8c70, 14>, &A<v0x5636bf5b8c70, 22>, &A<v0x5636bf5b8c70, 30> {0 0 0};
    %vpi_call 2 170 "$fdisplay", v0x5636bf5c09e0_0, "x7 = %h, x15 = %h, x23 = %h, x31 = %h", &A<v0x5636bf5b8c70, 7>, &A<v0x5636bf5b8c70, 15>, &A<v0x5636bf5b8c70, 23>, &A<v0x5636bf5b8c70, 31> {0 0 0};
    %vpi_call 2 174 "$fdisplay", v0x5636bf5c09e0_0, "Data Memory: 0x0000 = %h", &A<v0x5636bf5bf7e0, 0> {0 0 0};
    %vpi_call 2 175 "$fdisplay", v0x5636bf5c09e0_0, "Data Memory: 0x0020 = %h", &A<v0x5636bf5bf7e0, 1> {0 0 0};
    %vpi_call 2 176 "$fdisplay", v0x5636bf5c09e0_0, "Data Memory: 0x0040 = %h", &A<v0x5636bf5bf7e0, 2> {0 0 0};
    %vpi_call 2 177 "$fdisplay", v0x5636bf5c09e0_0, "Data Memory: 0x0200 = %h", &A<v0x5636bf5bf7e0, 16> {0 0 0};
    %vpi_call 2 178 "$fdisplay", v0x5636bf5c09e0_0, "Data Memory: 0x0220 = %h", &A<v0x5636bf5bf7e0, 17> {0 0 0};
    %vpi_call 2 179 "$fdisplay", v0x5636bf5c09e0_0, "Data Memory: 0x0240 = %h", &A<v0x5636bf5bf7e0, 18> {0 0 0};
    %vpi_call 2 180 "$fdisplay", v0x5636bf5c09e0_0, "Data Memory: 0x0400 = %h", &A<v0x5636bf5bf7e0, 32> {0 0 0};
    %vpi_call 2 181 "$fdisplay", v0x5636bf5c09e0_0, "Data Memory: 0x0420 = %h", &A<v0x5636bf5bf7e0, 33> {0 0 0};
    %vpi_call 2 182 "$fdisplay", v0x5636bf5c09e0_0, "Data Memory: 0x0440 = %h", &A<v0x5636bf5bf7e0, 34> {0 0 0};
    %vpi_call 2 184 "$fdisplay", v0x5636bf5c09e0_0, "\012" {0 0 0};
    %load/vec4 v0x5636bf5bc680_0;
    %load/vec4 v0x5636bf5bd540_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.10, 8;
    %load/vec4 v0x5636bf5bd220_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.12, 8;
    %load/vec4 v0x5636bf5bc070_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.14, 8;
    %vpi_call 2 191 "$fdisplay", v0x5636bf5c0ac0_0, "Cycle: %d, Write Miss, Address: %h, Write Data: %h (Write Back!)", v0x5636bf5bffb0_0, v0x5636bf5bc140_0, v0x5636bf5bc280_0 {0 0 0};
    %jmp T_31.15;
T_31.14 ;
    %load/vec4 v0x5636bf5bbfa0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.16, 8;
    %vpi_call 2 193 "$fdisplay", v0x5636bf5c0ac0_0, "Cycle: %d, Read Miss , Address: %h, Read Data : %h (Write Back!)", v0x5636bf5bffb0_0, v0x5636bf5bc140_0, v0x5636bf5bc350_0 {0 0 0};
T_31.16 ;
T_31.15 ;
    %jmp T_31.13;
T_31.12 ;
    %load/vec4 v0x5636bf5bc070_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.18, 8;
    %vpi_call 2 197 "$fdisplay", v0x5636bf5c0ac0_0, "Cycle: %d, Write Miss, Address: %h, Write Data: %h", v0x5636bf5bffb0_0, v0x5636bf5bc140_0, v0x5636bf5bc280_0 {0 0 0};
    %jmp T_31.19;
T_31.18 ;
    %load/vec4 v0x5636bf5bbfa0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.20, 8;
    %vpi_call 2 199 "$fdisplay", v0x5636bf5c0ac0_0, "Cycle: %d, Read Miss , Address: %h, Read Data : %h", v0x5636bf5bffb0_0, v0x5636bf5bc140_0, v0x5636bf5bc350_0 {0 0 0};
T_31.20 ;
T_31.19 ;
T_31.13 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5636bf5c0520_0, 0, 1;
    %jmp T_31.11;
T_31.10 ;
    %load/vec4 v0x5636bf5bc680_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.22, 8;
    %load/vec4 v0x5636bf5c0520_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.24, 8;
    %load/vec4 v0x5636bf5bc070_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.26, 8;
    %vpi_call 2 206 "$fdisplay", v0x5636bf5c0ac0_0, "Cycle: %d, Write Hit , Address: %h, Write Data: %h", v0x5636bf5bffb0_0, v0x5636bf5bc140_0, v0x5636bf5bc280_0 {0 0 0};
    %jmp T_31.27;
T_31.26 ;
    %load/vec4 v0x5636bf5bbfa0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.28, 8;
    %vpi_call 2 208 "$fdisplay", v0x5636bf5c0ac0_0, "Cycle: %d, Read Hit  , Address: %h, Read Data : %h", v0x5636bf5bffb0_0, v0x5636bf5bc140_0, v0x5636bf5bc350_0 {0 0 0};
T_31.28 ;
T_31.27 ;
T_31.24 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5636bf5c0520_0, 0, 1;
T_31.22 ;
T_31.11 ;
    %load/vec4 v0x5636bf5bffb0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5636bf5bffb0_0, 0, 32;
    %jmp T_31;
    .thread T_31;
# The file index is used to find the file name in the following table.
:file_names 24;
    "N/A";
    "<interactive>";
    "testbench.v";
    "CPU.v";
    "ALU.v";
    "ALU_Control.v";
    "Adder.v";
    "Control.v";
    "EXMEM.v";
    "Forward_Unit.v";
    "Hazard_Detection.v";
    "IDEX.v";
    "IFID.v";
    "If_Branch.v";
    "Imm_Gen.v";
    "Instruction_Memory.v";
    "MEMWB.v";
    "MUX2.v";
    "MUX32.v";
    "PC.v";
    "Registers.v";
    "dcache_controller.v";
    "dcache_sram.v";
    "Data_Memory.v";
