Oh no...

Cycle: 208
Incorrect Write to Register File
MARS instruction number: 208	Instruction: sll $2,$2,1
MARS: Register Write to Reg: 0x02 Val: 0x00000002
Student: Register Write to Reg: 0x02 Val: 0x00000001

Cycle: 209
Incorrect Write to Memory
MARS instruction number: 209	Instruction: sw $2,8($30)
MARS: Memory Write to Addr: 0x10010F70 Val: 0x00000002
Student: Memory Write to Addr: 0x10010F70 Val: 0x00000001

Cycle: 217
Incorrect Write to Register File
MARS instruction number: 217	Instruction: lw $3,8($30)
MARS: Register Write to Reg: 0x03 Val: 0x00000002
Student: Register Write to Reg: 0x03 Val: 0x00000001

You have reached the maximum mismatches (3)

Helpful resources for Debugging:
temp/modelsim_dump.txt : output from the VHDL testbench during program execution on your processor
temp/mars_dump.txt : output from MARS containing expected output
vsim.wlf: waveform file generated by processor simulation, you can display this simulation in ModelSim without resimulating your processor by hand


