# Reading C:/intelFPGA_lite/17.1/modelsim_ase/tcl/vsim/pref.tcl
# do ALU_LI_run_msim_gate_verilog.do
# if {[file exists gate_work]} {
# 	vdel -lib gate_work -all
# }
# vlib gate_work
# vmap work gate_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work gate_work 
# Copying C:/intelFPGA_lite/17.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+. {ALU_LI_6_1200mv_85c_slow.vo}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:13:28 on May 20,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+." ALU_LI_6_1200mv_85c_slow.vo 
# -- Compiling module ALU_LI
# -- Compiling module hard_block
# 
# Top level modules:
# 	ALU_LI
# End time: 18:13:28 on May 20,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+C:/Users/admin/Desktop/isle3/simple-team24/processor_third/ALU_LI/simulation/modelsim {C:/Users/admin/Desktop/isle3/simple-team24/processor_third/ALU_LI/simulation/modelsim/ALU_LI_test1.vt}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:13:29 on May 20,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/admin/Desktop/isle3/simple-team24/processor_third/ALU_LI/simulation/modelsim" C:/Users/admin/Desktop/isle3/simple-team24/processor_third/ALU_LI/simulation/modelsim/ALU_LI_test1.vt 
# -- Compiling module ALU_LI_vlg_tst
# 
# Top level modules:
# 	ALU_LI_vlg_tst
# End time: 18:13:29 on May 20,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps +transport_int_delays +transport_path_delays -L altera_ver -L cycloneive_ver -L gate_work -L work -voptargs="+acc"  test1
# vsim -t 1ps "+transport_int_delays" "+transport_path_delays" -L altera_ver -L cycloneive_ver -L gate_work -L work -voptargs=""+acc"" test1 
# Start time: 18:13:29 on May 20,2021
# ** Error: (vsim-3170) Could not find 'test1'.
#         Searched libraries:
#             C:/intelFPGA_lite/17.1/modelsim_ase/altera/verilog/altera
#             C:/intelFPGA_lite/17.1/modelsim_ase/altera/verilog/cycloneive
#             C:/Users/admin/Desktop/isle3/simple-team24/processor_third/ALU_LI/simulation/modelsim/gate_work
#             C:/Users/admin/Desktop/isle3/simple-team24/processor_third/ALU_LI/simulation/modelsim/gate_work
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./ALU_LI_run_msim_gate_verilog.do PAUSED at line 12
# End time: 18:13:46 on May 20,2021, Elapsed time: 0:00:17
# Errors: 1, Warnings: 0
