0.6
2017.3
Oct  4 2017
20:11:37
C:/Users/kyle/Desktop/simple_rtl/simple_rtl.sim/sim/synth/func/xsim/main_testbench_func_synth.v,1510036640,verilog,,,,glbl;main,,xil_defaultlib,C:/Xilinx/Vivado/2017.3/data/xilinx_vip/include,,,,,
C:/Users/kyle/Desktop/simple_rtl/simple_rtl.srcs/sim/new/main_testbench.sv,1494892790,systemVerilog,,,,main_testbench,,xil_defaultlib,C:/Xilinx/Vivado/2017.3/data/xilinx_vip/include,,,,,
