Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2014.3 (lin64) Build 1034051 Fri Oct  3 16:32:59 MDT 2014
| Date         : Wed Apr  1 11:21:57 2015
| Host         : paasei running 64-bit Scientific Linux release 6.5 (Carbon)
| Design       : RLE_BlobMerging
| Device       : xcvu080-ffvd1924
| Speed File   : -3  PREVIEW 1.10 09-18-2014
------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -0.045ns  (arrival time - required time)
  Source:                 FSM_onehot_state_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@18.500ns period=37.000ns})
  Destination:            blob1maxY_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@18.500ns period=37.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.175ns  (logic 0.095ns (54.286%)  route 0.080ns (45.714%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.146ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.625ns
    Source Clock Delay      (SCD):    1.291ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Net Delay (Source):      0.750ns (routing 0.130ns, distribution 0.620ns)
  Clock Net Delay (Destination): 0.915ns (routing 0.149ns, distribution 0.766ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    AP21                                              0.000     0.000    clk
    AP21                 net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP21                 INBUF (Prop_INBUF_PAD_O)     0.334     0.334    clk_IBUF_inst/INBUF_INST/O
    AP21                 net (fo=1, routed)           0.000     0.334    clk_IBUF_inst/OUT
    AP21                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.044     0.378    clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.115     0.493    clk_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.048     0.541    clk_IBUF_BUFG_inst/O
    SLICE_X75Y59         net (fo=582, routed)         0.750     1.291    clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y59         FDRE (Prop_FDRE_C_Q)         0.080     1.371    FSM_onehot_state_reg[25]/Q
    SLICE_X75Y61         net (fo=51, unset)           0.080     1.451    n_0_FSM_onehot_state_reg[25]
    SLICE_X75Y61         LUT6 (Prop_LUT6_I5_O)        0.015     1.466    blob1maxY[1]_i_1/O
    SLICE_X75Y61         net (fo=1, routed)           0.000     1.466    blob1maxY[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000    
    AP21                                              0.000     0.000    clk
    AP21                 net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP21                 INBUF (Prop_INBUF_PAD_O)     0.458     0.458    clk_IBUF_inst/INBUF_INST/O
    AP21                 net (fo=1, routed)           0.000     0.458    clk_IBUF_inst/OUT
    AP21                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.059     0.517    clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.134     0.651    clk_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.059     0.710    clk_IBUF_BUFG_inst/O
    SLICE_X75Y61         net (fo=582, routed)         0.915     1.625    clk_IBUF_BUFG
                         clock pessimism             -0.188     1.437    
    SLICE_X75Y61         FDRE (Hold_FDRE_C_D)         0.074     1.511    blob1maxY_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.511    
                         arrival time                           1.466    
  -------------------------------------------------------------------
                         slack                                 -0.045    

Slack (VIOLATED) :        -0.045ns  (arrival time - required time)
  Source:                 FSM_onehot_state_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@18.500ns period=37.000ns})
  Destination:            blob1maxY_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@18.500ns period=37.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.175ns  (logic 0.095ns (54.286%)  route 0.080ns (45.714%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.146ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.625ns
    Source Clock Delay      (SCD):    1.291ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Net Delay (Source):      0.750ns (routing 0.130ns, distribution 0.620ns)
  Clock Net Delay (Destination): 0.915ns (routing 0.149ns, distribution 0.766ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    AP21                                              0.000     0.000    clk
    AP21                 net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP21                 INBUF (Prop_INBUF_PAD_O)     0.334     0.334    clk_IBUF_inst/INBUF_INST/O
    AP21                 net (fo=1, routed)           0.000     0.334    clk_IBUF_inst/OUT
    AP21                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.044     0.378    clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.115     0.493    clk_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.048     0.541    clk_IBUF_BUFG_inst/O
    SLICE_X75Y59         net (fo=582, routed)         0.750     1.291    clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y59         FDRE (Prop_FDRE_C_Q)         0.080     1.371    FSM_onehot_state_reg[25]/Q
    SLICE_X75Y61         net (fo=51, unset)           0.080     1.451    n_0_FSM_onehot_state_reg[25]
    SLICE_X75Y61         LUT6 (Prop_LUT6_I5_O)        0.015     1.466    blob1maxY[7]_i_1/O
    SLICE_X75Y61         net (fo=1, routed)           0.000     1.466    blob1maxY[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000    
    AP21                                              0.000     0.000    clk
    AP21                 net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP21                 INBUF (Prop_INBUF_PAD_O)     0.458     0.458    clk_IBUF_inst/INBUF_INST/O
    AP21                 net (fo=1, routed)           0.000     0.458    clk_IBUF_inst/OUT
    AP21                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.059     0.517    clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.134     0.651    clk_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.059     0.710    clk_IBUF_BUFG_inst/O
    SLICE_X75Y61         net (fo=582, routed)         0.915     1.625    clk_IBUF_BUFG
                         clock pessimism             -0.188     1.437    
    SLICE_X75Y61         FDRE (Hold_FDRE_C_D)         0.074     1.511    blob1maxY_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.511    
                         arrival time                           1.466    
  -------------------------------------------------------------------
                         slack                                 -0.045    

Slack (VIOLATED) :        -0.038ns  (arrival time - required time)
  Source:                 blob4minY_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@18.500ns period=37.000ns})
  Destination:            blob2minY_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@18.500ns period=37.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.095ns (46.117%)  route 0.111ns (53.883%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.170ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.677ns
    Source Clock Delay      (SCD):    1.319ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Net Delay (Source):      0.778ns (routing 0.130ns, distribution 0.648ns)
  Clock Net Delay (Destination): 0.967ns (routing 0.149ns, distribution 0.818ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    AP21                                              0.000     0.000    clk
    AP21                 net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP21                 INBUF (Prop_INBUF_PAD_O)     0.334     0.334    clk_IBUF_inst/INBUF_INST/O
    AP21                 net (fo=1, routed)           0.000     0.334    clk_IBUF_inst/OUT
    AP21                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.044     0.378    clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.115     0.493    clk_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.048     0.541    clk_IBUF_BUFG_inst/O
    SLICE_X66Y59         net (fo=582, routed)         0.778     1.319    clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y59         FDRE (Prop_FDRE_C_Q)         0.080     1.399    blob4minY_reg[4]/Q
    SLICE_X65Y60         net (fo=46, unset)           0.111     1.510    n_0_blob4minY_reg[4]
    SLICE_X65Y60         LUT5 (Prop_LUT5_I1_O)        0.015     1.525    blob2minY[4]_i_1/O
    SLICE_X65Y60         net (fo=1, routed)           0.000     1.525    blob2minY[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000    
    AP21                                              0.000     0.000    clk
    AP21                 net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP21                 INBUF (Prop_INBUF_PAD_O)     0.458     0.458    clk_IBUF_inst/INBUF_INST/O
    AP21                 net (fo=1, routed)           0.000     0.458    clk_IBUF_inst/OUT
    AP21                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.059     0.517    clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.134     0.651    clk_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.059     0.710    clk_IBUF_BUFG_inst/O
    SLICE_X65Y60         net (fo=582, routed)         0.967     1.677    clk_IBUF_BUFG
                         clock pessimism             -0.188     1.489    
    SLICE_X65Y60         FDRE (Hold_FDRE_C_D)         0.074     1.563    blob2minY_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.563    
                         arrival time                           1.525    
  -------------------------------------------------------------------
                         slack                                 -0.038    

Slack (VIOLATED) :        -0.010ns  (arrival time - required time)
  Source:                 FSM_onehot_state_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@18.500ns period=37.000ns})
  Destination:            blob4minY_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@18.500ns period=37.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.226ns  (logic 0.095ns (42.035%)  route 0.131ns (57.965%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.161ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.639ns
    Source Clock Delay      (SCD):    1.290ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Net Delay (Source):      0.749ns (routing 0.130ns, distribution 0.619ns)
  Clock Net Delay (Destination): 0.929ns (routing 0.149ns, distribution 0.780ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    AP21                                              0.000     0.000    clk
    AP21                 net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP21                 INBUF (Prop_INBUF_PAD_O)     0.334     0.334    clk_IBUF_inst/INBUF_INST/O
    AP21                 net (fo=1, routed)           0.000     0.334    clk_IBUF_inst/OUT
    AP21                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.044     0.378    clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.115     0.493    clk_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.048     0.541    clk_IBUF_BUFG_inst/O
    SLICE_X75Y59         net (fo=582, routed)         0.749     1.290    clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y59         FDRE (Prop_FDRE_C_Q)         0.080     1.370    FSM_onehot_state_reg[16]/Q
    SLICE_X74Y60         net (fo=52, unset)           0.131     1.501    n_0_FSM_onehot_state_reg[16]
    SLICE_X74Y60         LUT6 (Prop_LUT6_I4_O)        0.015     1.516    blob4minY[2]_i_1/O
    SLICE_X74Y60         net (fo=1, routed)           0.000     1.516    blob4minY[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000    
    AP21                                              0.000     0.000    clk
    AP21                 net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP21                 INBUF (Prop_INBUF_PAD_O)     0.458     0.458    clk_IBUF_inst/INBUF_INST/O
    AP21                 net (fo=1, routed)           0.000     0.458    clk_IBUF_inst/OUT
    AP21                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.059     0.517    clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.134     0.651    clk_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.059     0.710    clk_IBUF_BUFG_inst/O
    SLICE_X74Y60         net (fo=582, routed)         0.929     1.639    clk_IBUF_BUFG
                         clock pessimism             -0.188     1.451    
    SLICE_X74Y60         FDRE (Hold_FDRE_C_D)         0.075     1.526    blob4minY_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.526    
                         arrival time                           1.516    
  -------------------------------------------------------------------
                         slack                                 -0.010    

Slack (MET) :             0.000ns  (arrival time - required time)
  Source:                 ContainerAdjacentResult_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@18.500ns period=37.000ns})
  Destination:            FSM_onehot_state_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@18.500ns period=37.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.221ns  (logic 0.095ns (42.986%)  route 0.126ns (57.014%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.143ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.621ns
    Source Clock Delay      (SCD):    1.290ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Net Delay (Source):      0.749ns (routing 0.130ns, distribution 0.619ns)
  Clock Net Delay (Destination): 0.911ns (routing 0.149ns, distribution 0.762ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    AP21                                              0.000     0.000    clk
    AP21                 net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP21                 INBUF (Prop_INBUF_PAD_O)     0.334     0.334    clk_IBUF_inst/INBUF_INST/O
    AP21                 net (fo=1, routed)           0.000     0.334    clk_IBUF_inst/OUT
    AP21                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.044     0.378    clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.115     0.493    clk_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.048     0.541    clk_IBUF_BUFG_inst/O
    SLICE_X75Y58         net (fo=582, routed)         0.749     1.290    clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y58         FDRE (Prop_FDRE_C_Q)         0.080     1.370    ContainerAdjacentResult_reg[14]/Q
    SLICE_X77Y60         net (fo=11, unset)           0.126     1.496    p_14_in
    SLICE_X77Y60         LUT5 (Prop_LUT5_I3_O)        0.015     1.511    FSM_onehot_state[14]_i_1/O
    SLICE_X77Y60         net (fo=1, routed)           0.000     1.511    n_0_FSM_onehot_state[14]_i_1
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000    
    AP21                                              0.000     0.000    clk
    AP21                 net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP21                 INBUF (Prop_INBUF_PAD_O)     0.458     0.458    clk_IBUF_inst/INBUF_INST/O
    AP21                 net (fo=1, routed)           0.000     0.458    clk_IBUF_inst/OUT
    AP21                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.059     0.517    clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.134     0.651    clk_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.059     0.710    clk_IBUF_BUFG_inst/O
    SLICE_X77Y60         net (fo=582, routed)         0.911     1.621    clk_IBUF_BUFG
                         clock pessimism             -0.188     1.433    
    SLICE_X77Y60         FDRE (Hold_FDRE_C_D)         0.078     1.511    FSM_onehot_state_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.511    
                         arrival time                           1.511    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.002ns  (arrival time - required time)
  Source:                 FSM_onehot_state_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@18.500ns period=37.000ns})
  Destination:            blob1maxY_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@18.500ns period=37.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.095ns (37.109%)  route 0.161ns (62.891%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.180ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.659ns
    Source Clock Delay      (SCD):    1.291ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Net Delay (Source):      0.750ns (routing 0.130ns, distribution 0.620ns)
  Clock Net Delay (Destination): 0.949ns (routing 0.149ns, distribution 0.800ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    AP21                                              0.000     0.000    clk
    AP21                 net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP21                 INBUF (Prop_INBUF_PAD_O)     0.334     0.334    clk_IBUF_inst/INBUF_INST/O
    AP21                 net (fo=1, routed)           0.000     0.334    clk_IBUF_inst/OUT
    AP21                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.044     0.378    clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.115     0.493    clk_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.048     0.541    clk_IBUF_BUFG_inst/O
    SLICE_X75Y59         net (fo=582, routed)         0.750     1.291    clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y59         FDRE (Prop_FDRE_C_Q)         0.080     1.371    FSM_onehot_state_reg[25]/Q
    SLICE_X72Y61         net (fo=51, unset)           0.161     1.532    n_0_FSM_onehot_state_reg[25]
    SLICE_X72Y61         LUT6 (Prop_LUT6_I5_O)        0.015     1.547    blob1maxY[3]_i_1/O
    SLICE_X72Y61         net (fo=1, routed)           0.000     1.547    blob1maxY[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000    
    AP21                                              0.000     0.000    clk
    AP21                 net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP21                 INBUF (Prop_INBUF_PAD_O)     0.458     0.458    clk_IBUF_inst/INBUF_INST/O
    AP21                 net (fo=1, routed)           0.000     0.458    clk_IBUF_inst/OUT
    AP21                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.059     0.517    clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.134     0.651    clk_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.059     0.710    clk_IBUF_BUFG_inst/O
    SLICE_X72Y61         net (fo=582, routed)         0.949     1.659    clk_IBUF_BUFG
                         clock pessimism             -0.188     1.471    
    SLICE_X72Y61         FDRE (Hold_FDRE_C_D)         0.074     1.545    blob1maxY_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.545    
                         arrival time                           1.547    
  -------------------------------------------------------------------
                         slack                                  0.002    

Slack (MET) :             0.003ns  (arrival time - required time)
  Source:                 FSM_onehot_state_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@18.500ns period=37.000ns})
  Destination:            blob1maxY_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@18.500ns period=37.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.095ns (36.965%)  route 0.162ns (63.035%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.180ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.659ns
    Source Clock Delay      (SCD):    1.291ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Net Delay (Source):      0.750ns (routing 0.130ns, distribution 0.620ns)
  Clock Net Delay (Destination): 0.949ns (routing 0.149ns, distribution 0.800ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    AP21                                              0.000     0.000    clk
    AP21                 net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP21                 INBUF (Prop_INBUF_PAD_O)     0.334     0.334    clk_IBUF_inst/INBUF_INST/O
    AP21                 net (fo=1, routed)           0.000     0.334    clk_IBUF_inst/OUT
    AP21                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.044     0.378    clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.115     0.493    clk_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.048     0.541    clk_IBUF_BUFG_inst/O
    SLICE_X75Y59         net (fo=582, routed)         0.750     1.291    clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y59         FDRE (Prop_FDRE_C_Q)         0.080     1.371    FSM_onehot_state_reg[25]/Q
    SLICE_X72Y61         net (fo=51, unset)           0.162     1.533    n_0_FSM_onehot_state_reg[25]
    SLICE_X72Y61         LUT6 (Prop_LUT6_I5_O)        0.015     1.548    blob1maxY[10]_i_2/O
    SLICE_X72Y61         net (fo=1, routed)           0.000     1.548    blob1maxY[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000    
    AP21                                              0.000     0.000    clk
    AP21                 net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP21                 INBUF (Prop_INBUF_PAD_O)     0.458     0.458    clk_IBUF_inst/INBUF_INST/O
    AP21                 net (fo=1, routed)           0.000     0.458    clk_IBUF_inst/OUT
    AP21                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.059     0.517    clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.134     0.651    clk_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.059     0.710    clk_IBUF_BUFG_inst/O
    SLICE_X72Y61         net (fo=582, routed)         0.949     1.659    clk_IBUF_BUFG
                         clock pessimism             -0.188     1.471    
    SLICE_X72Y61         FDRE (Hold_FDRE_C_D)         0.074     1.545    blob1maxY_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.545    
                         arrival time                           1.548    
  -------------------------------------------------------------------
                         slack                                  0.003    

Slack (MET) :             0.005ns  (arrival time - required time)
  Source:                 blob3minY_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@18.500ns period=37.000ns})
  Destination:            blob2minY_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@18.500ns period=37.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.246ns  (logic 0.111ns (45.122%)  route 0.135ns (54.878%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.167ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.677ns
    Source Clock Delay      (SCD):    1.322ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Net Delay (Source):      0.781ns (routing 0.130ns, distribution 0.651ns)
  Clock Net Delay (Destination): 0.967ns (routing 0.149ns, distribution 0.818ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    AP21                                              0.000     0.000    clk
    AP21                 net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP21                 INBUF (Prop_INBUF_PAD_O)     0.334     0.334    clk_IBUF_inst/INBUF_INST/O
    AP21                 net (fo=1, routed)           0.000     0.334    clk_IBUF_inst/OUT
    AP21                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.044     0.378    clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.115     0.493    clk_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.048     0.541    clk_IBUF_BUFG_inst/O
    SLICE_X64Y58         net (fo=582, routed)         0.781     1.322    clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y58         FDRE (Prop_FDRE_C_Q)         0.081     1.403    blob3minY_reg[5]/Q
    SLICE_X65Y60         net (fo=45, unset)           0.105     1.508    n_0_blob3minY_reg[5]
    SLICE_X65Y60         LUT6 (Prop_LUT6_I3_O)        0.015     1.523    blob2minY[5]_i_2/O
    SLICE_X65Y60         net (fo=1, unset)            0.030     1.553    n_0_blob2minY[5]_i_2
    SLICE_X65Y60         LUT5 (Prop_LUT5_I4_O)        0.015     1.568    blob2minY[5]_i_1/O
    SLICE_X65Y60         net (fo=1, routed)           0.000     1.568    blob2minY[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000    
    AP21                                              0.000     0.000    clk
    AP21                 net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP21                 INBUF (Prop_INBUF_PAD_O)     0.458     0.458    clk_IBUF_inst/INBUF_INST/O
    AP21                 net (fo=1, routed)           0.000     0.458    clk_IBUF_inst/OUT
    AP21                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.059     0.517    clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.134     0.651    clk_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.059     0.710    clk_IBUF_BUFG_inst/O
    SLICE_X65Y60         net (fo=582, routed)         0.967     1.677    clk_IBUF_BUFG
                         clock pessimism             -0.188     1.489    
    SLICE_X65Y60         FDRE (Hold_FDRE_C_D)         0.074     1.563    blob2minY_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.563    
                         arrival time                           1.568    
  -------------------------------------------------------------------
                         slack                                  0.005    

Slack (MET) :             0.006ns  (arrival time - required time)
  Source:                 blob3minY_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@18.500ns period=37.000ns})
  Destination:            blob1minY_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@18.500ns period=37.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.218ns  (logic 0.096ns (44.037%)  route 0.122ns (55.963%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.138ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.613ns
    Source Clock Delay      (SCD):    1.287ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Net Delay (Source):      0.746ns (routing 0.130ns, distribution 0.616ns)
  Clock Net Delay (Destination): 0.903ns (routing 0.149ns, distribution 0.754ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    AP21                                              0.000     0.000    clk
    AP21                 net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP21                 INBUF (Prop_INBUF_PAD_O)     0.334     0.334    clk_IBUF_inst/INBUF_INST/O
    AP21                 net (fo=1, routed)           0.000     0.334    clk_IBUF_inst/OUT
    AP21                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.044     0.378    clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.115     0.493    clk_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.048     0.541    clk_IBUF_BUFG_inst/O
    SLICE_X77Y59         net (fo=582, routed)         0.746     1.287    clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y59         FDRE (Prop_FDRE_C_Q)         0.081     1.368    blob3minY_reg[3]/Q
    SLICE_X78Y61         net (fo=45, unset)           0.122     1.490    n_0_blob3minY_reg[3]
    SLICE_X78Y61         LUT6 (Prop_LUT6_I1_O)        0.015     1.505    blob1minY[3]_i_1/O
    SLICE_X78Y61         net (fo=1, routed)           0.000     1.505    blob1minY[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000    
    AP21                                              0.000     0.000    clk
    AP21                 net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP21                 INBUF (Prop_INBUF_PAD_O)     0.458     0.458    clk_IBUF_inst/INBUF_INST/O
    AP21                 net (fo=1, routed)           0.000     0.458    clk_IBUF_inst/OUT
    AP21                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.059     0.517    clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.134     0.651    clk_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.059     0.710    clk_IBUF_BUFG_inst/O
    SLICE_X78Y61         net (fo=582, routed)         0.903     1.613    clk_IBUF_BUFG
                         clock pessimism             -0.188     1.425    
    SLICE_X78Y61         FDRE (Hold_FDRE_C_D)         0.074     1.499    blob1minY_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.499    
                         arrival time                           1.505    
  -------------------------------------------------------------------
                         slack                                  0.006    

Slack (MET) :             0.007ns  (arrival time - required time)
  Source:                 FSM_onehot_state_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@18.500ns period=37.000ns})
  Destination:            blob4minY_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@18.500ns period=37.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.226ns  (logic 0.095ns (42.035%)  route 0.131ns (57.965%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.141ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.619ns
    Source Clock Delay      (SCD):    1.290ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Net Delay (Source):      0.749ns (routing 0.130ns, distribution 0.619ns)
  Clock Net Delay (Destination): 0.909ns (routing 0.149ns, distribution 0.760ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    AP21                                              0.000     0.000    clk
    AP21                 net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP21                 INBUF (Prop_INBUF_PAD_O)     0.334     0.334    clk_IBUF_inst/INBUF_INST/O
    AP21                 net (fo=1, routed)           0.000     0.334    clk_IBUF_inst/OUT
    AP21                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.044     0.378    clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.115     0.493    clk_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.048     0.541    clk_IBUF_BUFG_inst/O
    SLICE_X75Y59         net (fo=582, routed)         0.749     1.290    clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y59         FDRE (Prop_FDRE_C_Q)         0.080     1.370    FSM_onehot_state_reg[16]/Q
    SLICE_X76Y62         net (fo=52, unset)           0.131     1.501    n_0_FSM_onehot_state_reg[16]
    SLICE_X76Y62         LUT6 (Prop_LUT6_I4_O)        0.015     1.516    blob4minY[8]_i_1/O
    SLICE_X76Y62         net (fo=1, routed)           0.000     1.516    blob4minY[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000    
    AP21                                              0.000     0.000    clk
    AP21                 net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP21                 INBUF (Prop_INBUF_PAD_O)     0.458     0.458    clk_IBUF_inst/INBUF_INST/O
    AP21                 net (fo=1, routed)           0.000     0.458    clk_IBUF_inst/OUT
    AP21                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.059     0.517    clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.134     0.651    clk_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.059     0.710    clk_IBUF_BUFG_inst/O
    SLICE_X76Y62         net (fo=582, routed)         0.909     1.619    clk_IBUF_BUFG
                         clock pessimism             -0.188     1.431    
    SLICE_X76Y62         FDRE (Hold_FDRE_C_D)         0.078     1.509    blob4minY_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.509    
                         arrival time                           1.516    
  -------------------------------------------------------------------
                         slack                                  0.007    

Slack (MET) :             0.008ns  (arrival time - required time)
  Source:                 blob3minY_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@18.500ns period=37.000ns})
  Destination:            blob2minY_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@18.500ns period=37.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.227ns  (logic 0.110ns (48.458%)  route 0.117ns (51.542%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.645ns
    Source Clock Delay      (SCD):    1.312ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Net Delay (Source):      0.771ns (routing 0.130ns, distribution 0.641ns)
  Clock Net Delay (Destination): 0.935ns (routing 0.149ns, distribution 0.786ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    AP21                                              0.000     0.000    clk
    AP21                 net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP21                 INBUF (Prop_INBUF_PAD_O)     0.334     0.334    clk_IBUF_inst/INBUF_INST/O
    AP21                 net (fo=1, routed)           0.000     0.334    clk_IBUF_inst/OUT
    AP21                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.044     0.378    clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.115     0.493    clk_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.048     0.541    clk_IBUF_BUFG_inst/O
    SLICE_X68Y59         net (fo=582, routed)         0.771     1.312    clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y59         FDRE (Prop_FDRE_C_Q)         0.080     1.392    blob3minY_reg[2]/Q
    SLICE_X69Y60         net (fo=45, unset)           0.086     1.478    n_0_blob3minY_reg[2]
    SLICE_X69Y60         LUT6 (Prop_LUT6_I3_O)        0.015     1.493    blob2minY[2]_i_2/O
    SLICE_X69Y60         net (fo=1, unset)            0.031     1.524    n_0_blob2minY[2]_i_2
    SLICE_X69Y60         LUT5 (Prop_LUT5_I4_O)        0.015     1.539    blob2minY[2]_i_1/O
    SLICE_X69Y60         net (fo=1, routed)           0.000     1.539    blob2minY[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000    
    AP21                                              0.000     0.000    clk
    AP21                 net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP21                 INBUF (Prop_INBUF_PAD_O)     0.458     0.458    clk_IBUF_inst/INBUF_INST/O
    AP21                 net (fo=1, routed)           0.000     0.458    clk_IBUF_inst/OUT
    AP21                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.059     0.517    clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.134     0.651    clk_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.059     0.710    clk_IBUF_BUFG_inst/O
    SLICE_X69Y60         net (fo=582, routed)         0.935     1.645    clk_IBUF_BUFG
                         clock pessimism             -0.188     1.457    
    SLICE_X69Y60         FDRE (Hold_FDRE_C_D)         0.074     1.531    blob2minY_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.531    
                         arrival time                           1.539    
  -------------------------------------------------------------------
                         slack                                  0.008    

Slack (MET) :             0.015ns  (arrival time - required time)
  Source:                 blob6minY_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@18.500ns period=37.000ns})
  Destination:            blob3minY_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@18.500ns period=37.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.165ns  (logic 0.096ns (58.182%)  route 0.069ns (41.818%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.619ns
    Source Clock Delay      (SCD):    1.355ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Net Delay (Source):      0.814ns (routing 0.130ns, distribution 0.684ns)
  Clock Net Delay (Destination): 0.909ns (routing 0.149ns, distribution 0.760ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    AP21                                              0.000     0.000    clk
    AP21                 net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP21                 INBUF (Prop_INBUF_PAD_O)     0.334     0.334    clk_IBUF_inst/INBUF_INST/O
    AP21                 net (fo=1, routed)           0.000     0.334    clk_IBUF_inst/OUT
    AP21                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.044     0.378    clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.115     0.493    clk_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.048     0.541    clk_IBUF_BUFG_inst/O
    SLICE_X64Y61         net (fo=582, routed)         0.814     1.355    clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y61         FDRE (Prop_FDRE_C_Q)         0.081     1.436    blob6minY_reg[1]/Q
    SLICE_X64Y59         net (fo=48, unset)           0.069     1.505    n_0_blob6minY_reg[1]
    SLICE_X64Y59         LUT5 (Prop_LUT5_I3_O)        0.015     1.520    blob3minY[1]_i_1/O
    SLICE_X64Y59         net (fo=1, routed)           0.000     1.520    blob3minY[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000    
    AP21                                              0.000     0.000    clk
    AP21                 net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP21                 INBUF (Prop_INBUF_PAD_O)     0.458     0.458    clk_IBUF_inst/INBUF_INST/O
    AP21                 net (fo=1, routed)           0.000     0.458    clk_IBUF_inst/OUT
    AP21                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.059     0.517    clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.134     0.651    clk_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.059     0.710    clk_IBUF_BUFG_inst/O
    SLICE_X64Y59         net (fo=582, routed)         0.909     1.619    clk_IBUF_BUFG
                         clock pessimism             -0.188     1.431    
    SLICE_X64Y59         FDRE (Hold_FDRE_C_D)         0.074     1.505    blob3minY_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.505    
                         arrival time                           1.520    
  -------------------------------------------------------------------
                         slack                                  0.015    

Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 blob3maxX_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@18.500ns period=37.000ns})
  Destination:            blob2maxX_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@18.500ns period=37.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.168ns  (logic 0.095ns (56.548%)  route 0.073ns (43.452%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.631ns
    Source Clock Delay      (SCD):    1.323ns
    Clock Pessimism Removal (CPR):    0.234ns
  Clock Net Delay (Source):      0.782ns (routing 0.130ns, distribution 0.652ns)
  Clock Net Delay (Destination): 0.921ns (routing 0.149ns, distribution 0.772ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    AP21                                              0.000     0.000    clk
    AP21                 net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP21                 INBUF (Prop_INBUF_PAD_O)     0.334     0.334    clk_IBUF_inst/INBUF_INST/O
    AP21                 net (fo=1, routed)           0.000     0.334    clk_IBUF_inst/OUT
    AP21                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.044     0.378    clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.115     0.493    clk_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.048     0.541    clk_IBUF_BUFG_inst/O
    SLICE_X78Y73         net (fo=582, routed)         0.782     1.323    clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y73         FDRE (Prop_FDRE_C_Q)         0.080     1.403    blob3maxX_reg[8]/Q
    SLICE_X76Y73         net (fo=55, unset)           0.073     1.476    n_0_blob3maxX_reg[8]
    SLICE_X76Y73         LUT6 (Prop_LUT6_I2_O)        0.015     1.491    blob2maxX[8]_i_1/O
    SLICE_X76Y73         net (fo=1, routed)           0.000     1.491    blob2maxX[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000    
    AP21                                              0.000     0.000    clk
    AP21                 net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP21                 INBUF (Prop_INBUF_PAD_O)     0.458     0.458    clk_IBUF_inst/INBUF_INST/O
    AP21                 net (fo=1, routed)           0.000     0.458    clk_IBUF_inst/OUT
    AP21                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.059     0.517    clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.134     0.651    clk_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.059     0.710    clk_IBUF_BUFG_inst/O
    SLICE_X76Y73         net (fo=582, routed)         0.921     1.631    clk_IBUF_BUFG
                         clock pessimism             -0.234     1.397    
    SLICE_X76Y73         FDRE (Hold_FDRE_C_D)         0.074     1.471    blob2maxX_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.471    
                         arrival time                           1.491    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.021ns  (arrival time - required time)
  Source:                 FSM_onehot_state_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@18.500ns period=37.000ns})
  Destination:            blob2minY_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@18.500ns period=37.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.095ns (36.122%)  route 0.168ns (63.878%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.167ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.645ns
    Source Clock Delay      (SCD):    1.290ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Net Delay (Source):      0.749ns (routing 0.130ns, distribution 0.619ns)
  Clock Net Delay (Destination): 0.935ns (routing 0.149ns, distribution 0.786ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    AP21                                              0.000     0.000    clk
    AP21                 net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP21                 INBUF (Prop_INBUF_PAD_O)     0.334     0.334    clk_IBUF_inst/INBUF_INST/O
    AP21                 net (fo=1, routed)           0.000     0.334    clk_IBUF_inst/OUT
    AP21                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.044     0.378    clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.115     0.493    clk_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.048     0.541    clk_IBUF_BUFG_inst/O
    SLICE_X75Y59         net (fo=582, routed)         0.749     1.290    clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y59         FDRE (Prop_FDRE_C_Q)         0.080     1.370    FSM_onehot_state_reg[20]/Q
    SLICE_X69Y60         net (fo=51, unset)           0.168     1.538    n_0_FSM_onehot_state_reg[20]
    SLICE_X69Y60         LUT5 (Prop_LUT5_I2_O)        0.015     1.553    blob2minY[9]_i_1/O
    SLICE_X69Y60         net (fo=1, routed)           0.000     1.553    blob2minY[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000    
    AP21                                              0.000     0.000    clk
    AP21                 net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP21                 INBUF (Prop_INBUF_PAD_O)     0.458     0.458    clk_IBUF_inst/INBUF_INST/O
    AP21                 net (fo=1, routed)           0.000     0.458    clk_IBUF_inst/OUT
    AP21                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.059     0.517    clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.134     0.651    clk_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.059     0.710    clk_IBUF_BUFG_inst/O
    SLICE_X69Y60         net (fo=582, routed)         0.935     1.645    clk_IBUF_BUFG
                         clock pessimism             -0.188     1.457    
    SLICE_X69Y60         FDRE (Hold_FDRE_C_D)         0.075     1.532    blob2minY_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.532    
                         arrival time                           1.553    
  -------------------------------------------------------------------
                         slack                                  0.021    

Slack (MET) :             0.021ns  (arrival time - required time)
  Source:                 ContainerAdjacentResult_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@18.500ns period=37.000ns})
  Destination:            FSM_onehot_state_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@18.500ns period=37.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.095ns (39.583%)  route 0.145ns (60.417%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.146ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.637ns
    Source Clock Delay      (SCD):    1.303ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Net Delay (Source):      0.762ns (routing 0.130ns, distribution 0.632ns)
  Clock Net Delay (Destination): 0.927ns (routing 0.149ns, distribution 0.778ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    AP21                                              0.000     0.000    clk
    AP21                 net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP21                 INBUF (Prop_INBUF_PAD_O)     0.334     0.334    clk_IBUF_inst/INBUF_INST/O
    AP21                 net (fo=1, routed)           0.000     0.334    clk_IBUF_inst/OUT
    AP21                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.044     0.378    clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.115     0.493    clk_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.048     0.541    clk_IBUF_BUFG_inst/O
    SLICE_X73Y59         net (fo=582, routed)         0.762     1.303    clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y59         FDRE (Prop_FDRE_C_Q)         0.080     1.383    ContainerAdjacentResult_reg[13]/Q
    SLICE_X74Y60         net (fo=10, unset)           0.145     1.528    p_13_in
    SLICE_X74Y60         LUT6 (Prop_LUT6_I3_O)        0.015     1.543    FSM_onehot_state[15]_i_1/O
    SLICE_X74Y60         net (fo=1, routed)           0.000     1.543    n_0_FSM_onehot_state[15]_i_1
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000    
    AP21                                              0.000     0.000    clk
    AP21                 net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP21                 INBUF (Prop_INBUF_PAD_O)     0.458     0.458    clk_IBUF_inst/INBUF_INST/O
    AP21                 net (fo=1, routed)           0.000     0.458    clk_IBUF_inst/OUT
    AP21                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.059     0.517    clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.134     0.651    clk_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.059     0.710    clk_IBUF_BUFG_inst/O
    SLICE_X74Y60         net (fo=582, routed)         0.927     1.637    clk_IBUF_BUFG
                         clock pessimism             -0.188     1.449    
    SLICE_X74Y60         FDRE (Hold_FDRE_C_D)         0.073     1.522    FSM_onehot_state_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.522    
                         arrival time                           1.543    
  -------------------------------------------------------------------
                         slack                                  0.021    

Slack (MET) :             0.022ns  (arrival time - required time)
  Source:                 FSM_onehot_state_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@18.500ns period=37.000ns})
  Destination:            blob3minY_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@18.500ns period=37.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.165ns  (logic 0.096ns (58.182%)  route 0.069ns (41.818%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.069ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.581ns
    Source Clock Delay      (SCD):    1.324ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Net Delay (Source):      0.783ns (routing 0.130ns, distribution 0.653ns)
  Clock Net Delay (Destination): 0.871ns (routing 0.149ns, distribution 0.722ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    AP21                                              0.000     0.000    clk
    AP21                 net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP21                 INBUF (Prop_INBUF_PAD_O)     0.334     0.334    clk_IBUF_inst/INBUF_INST/O
    AP21                 net (fo=1, routed)           0.000     0.334    clk_IBUF_inst/OUT
    AP21                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.044     0.378    clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.115     0.493    clk_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.048     0.541    clk_IBUF_BUFG_inst/O
    SLICE_X77Y60         net (fo=582, routed)         0.783     1.324    clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y60         FDRE (Prop_FDRE_C_Q)         0.081     1.405    FSM_onehot_state_reg[17]/Q
    SLICE_X77Y59         net (fo=51, unset)           0.069     1.474    n_0_FSM_onehot_state_reg[17]
    SLICE_X77Y59         LUT5 (Prop_LUT5_I2_O)        0.015     1.489    blob3minY[3]_i_1/O
    SLICE_X77Y59         net (fo=1, routed)           0.000     1.489    blob3minY[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000    
    AP21                                              0.000     0.000    clk
    AP21                 net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP21                 INBUF (Prop_INBUF_PAD_O)     0.458     0.458    clk_IBUF_inst/INBUF_INST/O
    AP21                 net (fo=1, routed)           0.000     0.458    clk_IBUF_inst/OUT
    AP21                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.059     0.517    clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.134     0.651    clk_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.059     0.710    clk_IBUF_BUFG_inst/O
    SLICE_X77Y59         net (fo=582, routed)         0.871     1.581    clk_IBUF_BUFG
                         clock pessimism             -0.188     1.393    
    SLICE_X77Y59         FDRE (Hold_FDRE_C_D)         0.074     1.467    blob3minY_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.467    
                         arrival time                           1.489    
  -------------------------------------------------------------------
                         slack                                  0.022    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 FSM_onehot_state_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@18.500ns period=37.000ns})
  Destination:            blob6minY_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@18.500ns period=37.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.165ns  (logic 0.095ns (57.576%)  route 0.070ns (42.424%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.068ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.645ns
    Source Clock Delay      (SCD):    1.343ns
    Clock Pessimism Removal (CPR):    0.234ns
  Clock Net Delay (Source):      0.802ns (routing 0.130ns, distribution 0.672ns)
  Clock Net Delay (Destination): 0.935ns (routing 0.149ns, distribution 0.786ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    AP21                                              0.000     0.000    clk
    AP21                 net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP21                 INBUF (Prop_INBUF_PAD_O)     0.334     0.334    clk_IBUF_inst/INBUF_INST/O
    AP21                 net (fo=1, routed)           0.000     0.334    clk_IBUF_inst/OUT
    AP21                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.044     0.378    clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.115     0.493    clk_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.048     0.541    clk_IBUF_BUFG_inst/O
    SLICE_X71Y62         net (fo=582, routed)         0.802     1.343    clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y62         FDRE (Prop_FDRE_C_Q)         0.080     1.423    FSM_onehot_state_reg[9]/Q
    SLICE_X70Y62         net (fo=189, unset)          0.070     1.493    n_0_FSM_onehot_state_reg[9]
    SLICE_X70Y62         LUT2 (Prop_LUT2_I0_O)        0.015     1.508    blob6minY[8]_i_1/O
    SLICE_X70Y62         net (fo=1, routed)           0.000     1.508    blob6minY[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000    
    AP21                                              0.000     0.000    clk
    AP21                 net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP21                 INBUF (Prop_INBUF_PAD_O)     0.458     0.458    clk_IBUF_inst/INBUF_INST/O
    AP21                 net (fo=1, routed)           0.000     0.458    clk_IBUF_inst/OUT
    AP21                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.059     0.517    clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.134     0.651    clk_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.059     0.710    clk_IBUF_BUFG_inst/O
    SLICE_X70Y62         net (fo=582, routed)         0.935     1.645    clk_IBUF_BUFG
                         clock pessimism             -0.234     1.411    
    SLICE_X70Y62         FDRE (Hold_FDRE_C_D)         0.073     1.484    blob6minY_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.484    
                         arrival time                           1.508    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 blob6minY_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@18.500ns period=37.000ns})
  Destination:            blob3minY_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@18.500ns period=37.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.164ns  (logic 0.096ns (58.537%)  route 0.068ns (41.463%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.064ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.619ns
    Source Clock Delay      (SCD):    1.367ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Net Delay (Source):      0.826ns (routing 0.130ns, distribution 0.696ns)
  Clock Net Delay (Destination): 0.909ns (routing 0.149ns, distribution 0.760ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    AP21                                              0.000     0.000    clk
    AP21                 net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP21                 INBUF (Prop_INBUF_PAD_O)     0.334     0.334    clk_IBUF_inst/INBUF_INST/O
    AP21                 net (fo=1, routed)           0.000     0.334    clk_IBUF_inst/OUT
    AP21                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.044     0.378    clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.115     0.493    clk_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.048     0.541    clk_IBUF_BUFG_inst/O
    SLICE_X64Y60         net (fo=582, routed)         0.826     1.367    clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y60         FDRE (Prop_FDRE_C_Q)         0.081     1.448    blob6minY_reg[4]/Q
    SLICE_X64Y58         net (fo=48, unset)           0.068     1.516    n_0_blob6minY_reg[4]
    SLICE_X64Y58         LUT5 (Prop_LUT5_I3_O)        0.015     1.531    blob3minY[4]_i_1/O
    SLICE_X64Y58         net (fo=1, routed)           0.000     1.531    blob3minY[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000    
    AP21                                              0.000     0.000    clk
    AP21                 net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP21                 INBUF (Prop_INBUF_PAD_O)     0.458     0.458    clk_IBUF_inst/INBUF_INST/O
    AP21                 net (fo=1, routed)           0.000     0.458    clk_IBUF_inst/OUT
    AP21                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.059     0.517    clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.134     0.651    clk_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.059     0.710    clk_IBUF_BUFG_inst/O
    SLICE_X64Y58         net (fo=582, routed)         0.909     1.619    clk_IBUF_BUFG
                         clock pessimism             -0.188     1.431    
    SLICE_X64Y58         FDRE (Hold_FDRE_C_D)         0.074     1.505    blob3minY_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.505    
                         arrival time                           1.531    
  -------------------------------------------------------------------
                         slack                                  0.026    

Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 write_result_pointer_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@18.500ns period=37.000ns})
  Destination:            oWriteBlobData_reg[60]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@18.500ns period=37.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.164ns  (logic 0.095ns (57.927%)  route 0.069ns (42.073%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.064ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.550ns
    Source Clock Delay      (SCD):    1.298ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Net Delay (Source):      0.757ns (routing 0.130ns, distribution 0.627ns)
  Clock Net Delay (Destination): 0.840ns (routing 0.149ns, distribution 0.691ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    AP21                                              0.000     0.000    clk
    AP21                 net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP21                 INBUF (Prop_INBUF_PAD_O)     0.334     0.334    clk_IBUF_inst/INBUF_INST/O
    AP21                 net (fo=1, routed)           0.000     0.334    clk_IBUF_inst/OUT
    AP21                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.044     0.378    clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.115     0.493    clk_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.048     0.541    clk_IBUF_BUFG_inst/O
    SLICE_X85Y61         net (fo=582, routed)         0.757     1.298    clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y61         FDRE (Prop_FDRE_C_Q)         0.080     1.378    write_result_pointer_reg[1]/Q
    SLICE_X85Y59         net (fo=124, unset)          0.069     1.447    n_0_write_result_pointer_reg[1]
    SLICE_X85Y59         LUT6 (Prop_LUT6_I1_O)        0.015     1.462    oWriteBlobData[60]_i_1/O
    SLICE_X85Y59         net (fo=1, routed)           0.000     1.462    n_0_oWriteBlobData[60]_i_1
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000    
    AP21                                              0.000     0.000    clk
    AP21                 net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP21                 INBUF (Prop_INBUF_PAD_O)     0.458     0.458    clk_IBUF_inst/INBUF_INST/O
    AP21                 net (fo=1, routed)           0.000     0.458    clk_IBUF_inst/OUT
    AP21                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.059     0.517    clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.134     0.651    clk_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.059     0.710    clk_IBUF_BUFG_inst/O
    SLICE_X85Y59         net (fo=582, routed)         0.840     1.550    clk_IBUF_BUFG
                         clock pessimism             -0.188     1.362    
    SLICE_X85Y59         FDRE (Hold_FDRE_C_D)         0.074     1.436    oWriteBlobData_reg[60]
  -------------------------------------------------------------------
                         required time                         -1.436    
                         arrival time                           1.462    
  -------------------------------------------------------------------
                         slack                                  0.026    

Slack (MET) :             0.027ns  (arrival time - required time)
  Source:                 FSM_onehot_state_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@18.500ns period=37.000ns})
  Destination:            blob4minY_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@18.500ns period=37.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.095ns (39.256%)  route 0.147ns (60.744%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.141ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.619ns
    Source Clock Delay      (SCD):    1.290ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Net Delay (Source):      0.749ns (routing 0.130ns, distribution 0.619ns)
  Clock Net Delay (Destination): 0.909ns (routing 0.149ns, distribution 0.760ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    AP21                                              0.000     0.000    clk
    AP21                 net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP21                 INBUF (Prop_INBUF_PAD_O)     0.334     0.334    clk_IBUF_inst/INBUF_INST/O
    AP21                 net (fo=1, routed)           0.000     0.334    clk_IBUF_inst/OUT
    AP21                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.044     0.378    clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.115     0.493    clk_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.048     0.541    clk_IBUF_BUFG_inst/O
    SLICE_X75Y59         net (fo=582, routed)         0.749     1.290    clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y59         FDRE (Prop_FDRE_C_Q)         0.080     1.370    FSM_onehot_state_reg[16]/Q
    SLICE_X76Y62         net (fo=52, unset)           0.147     1.517    n_0_FSM_onehot_state_reg[16]
    SLICE_X76Y62         LUT6 (Prop_LUT6_I4_O)        0.015     1.532    blob4minY[3]_i_1/O
    SLICE_X76Y62         net (fo=1, routed)           0.000     1.532    blob4minY[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000    
    AP21                                              0.000     0.000    clk
    AP21                 net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP21                 INBUF (Prop_INBUF_PAD_O)     0.458     0.458    clk_IBUF_inst/INBUF_INST/O
    AP21                 net (fo=1, routed)           0.000     0.458    clk_IBUF_inst/OUT
    AP21                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.059     0.517    clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.134     0.651    clk_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.059     0.710    clk_IBUF_BUFG_inst/O
    SLICE_X76Y62         net (fo=582, routed)         0.909     1.619    clk_IBUF_BUFG
                         clock pessimism             -0.188     1.431    
    SLICE_X76Y62         FDRE (Hold_FDRE_C_D)         0.074     1.505    blob4minY_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.505    
                         arrival time                           1.532    
  -------------------------------------------------------------------
                         slack                                  0.027    

Slack (MET) :             0.027ns  (arrival time - required time)
  Source:                 write_result_pointer_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@18.500ns period=37.000ns})
  Destination:            avgSizeYaxis_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@18.500ns period=37.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.165ns  (logic 0.096ns (58.182%)  route 0.069ns (41.818%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.063ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.549ns
    Source Clock Delay      (SCD):    1.298ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Net Delay (Source):      0.757ns (routing 0.130ns, distribution 0.627ns)
  Clock Net Delay (Destination): 0.839ns (routing 0.149ns, distribution 0.690ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    AP21                                              0.000     0.000    clk
    AP21                 net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP21                 INBUF (Prop_INBUF_PAD_O)     0.334     0.334    clk_IBUF_inst/INBUF_INST/O
    AP21                 net (fo=1, routed)           0.000     0.334    clk_IBUF_inst/OUT
    AP21                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.044     0.378    clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.115     0.493    clk_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.048     0.541    clk_IBUF_BUFG_inst/O
    SLICE_X85Y61         net (fo=582, routed)         0.757     1.298    clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y61         FDRE (Prop_FDRE_C_Q)         0.081     1.379    write_result_pointer_reg[2]/Q
    SLICE_X85Y59         net (fo=101, unset)          0.069     1.448    n_0_write_result_pointer_reg[2]
    SLICE_X85Y59         LUT5 (Prop_LUT5_I3_O)        0.015     1.463    avgSizeYaxis[8]_i_1/O
    SLICE_X85Y59         net (fo=1, routed)           0.000     1.463    n_0_avgSizeYaxis[8]_i_1
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000    
    AP21                                              0.000     0.000    clk
    AP21                 net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP21                 INBUF (Prop_INBUF_PAD_O)     0.458     0.458    clk_IBUF_inst/INBUF_INST/O
    AP21                 net (fo=1, routed)           0.000     0.458    clk_IBUF_inst/OUT
    AP21                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.059     0.517    clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.134     0.651    clk_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.059     0.710    clk_IBUF_BUFG_inst/O
    SLICE_X85Y59         net (fo=582, routed)         0.839     1.549    clk_IBUF_BUFG
                         clock pessimism             -0.188     1.361    
    SLICE_X85Y59         FDRE (Hold_FDRE_C_D)         0.075     1.436    avgSizeYaxis_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.436    
                         arrival time                           1.463    
  -------------------------------------------------------------------
                         slack                                  0.027    

Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 write_result_pointer_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@18.500ns period=37.000ns})
  Destination:            oWriteBlobData_reg[58]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@18.500ns period=37.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.166ns  (logic 0.096ns (57.831%)  route 0.070ns (42.169%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.064ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.550ns
    Source Clock Delay      (SCD):    1.298ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Net Delay (Source):      0.757ns (routing 0.130ns, distribution 0.627ns)
  Clock Net Delay (Destination): 0.840ns (routing 0.149ns, distribution 0.691ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    AP21                                              0.000     0.000    clk
    AP21                 net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP21                 INBUF (Prop_INBUF_PAD_O)     0.334     0.334    clk_IBUF_inst/INBUF_INST/O
    AP21                 net (fo=1, routed)           0.000     0.334    clk_IBUF_inst/OUT
    AP21                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.044     0.378    clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.115     0.493    clk_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.048     0.541    clk_IBUF_BUFG_inst/O
    SLICE_X85Y61         net (fo=582, routed)         0.757     1.298    clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y61         FDRE (Prop_FDRE_C_Q)         0.080     1.378    write_result_pointer_reg[1]/Q
    SLICE_X85Y59         net (fo=124, unset)          0.070     1.448    n_0_write_result_pointer_reg[1]
    SLICE_X85Y59         LUT6 (Prop_LUT6_I1_O)        0.016     1.464    oWriteBlobData[58]_i_1/O
    SLICE_X85Y59         net (fo=1, routed)           0.000     1.464    n_0_oWriteBlobData[58]_i_1
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000    
    AP21                                              0.000     0.000    clk
    AP21                 net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP21                 INBUF (Prop_INBUF_PAD_O)     0.458     0.458    clk_IBUF_inst/INBUF_INST/O
    AP21                 net (fo=1, routed)           0.000     0.458    clk_IBUF_inst/OUT
    AP21                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.059     0.517    clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.134     0.651    clk_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.059     0.710    clk_IBUF_BUFG_inst/O
    SLICE_X85Y59         net (fo=582, routed)         0.840     1.550    clk_IBUF_BUFG
                         clock pessimism             -0.188     1.362    
    SLICE_X85Y59         FDRE (Hold_FDRE_C_D)         0.074     1.436    oWriteBlobData_reg[58]
  -------------------------------------------------------------------
                         required time                         -1.436    
                         arrival time                           1.464    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 write_result_pointer_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@18.500ns period=37.000ns})
  Destination:            FSM_onehot_state_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@18.500ns period=37.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.164ns  (logic 0.096ns (58.537%)  route 0.068ns (41.463%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.592ns
    Source Clock Delay      (SCD):    1.298ns
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Net Delay (Source):      0.757ns (routing 0.130ns, distribution 0.627ns)
  Clock Net Delay (Destination): 0.882ns (routing 0.149ns, distribution 0.733ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    AP21                                              0.000     0.000    clk
    AP21                 net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP21                 INBUF (Prop_INBUF_PAD_O)     0.334     0.334    clk_IBUF_inst/INBUF_INST/O
    AP21                 net (fo=1, routed)           0.000     0.334    clk_IBUF_inst/OUT
    AP21                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.044     0.378    clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.115     0.493    clk_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.048     0.541    clk_IBUF_BUFG_inst/O
    SLICE_X85Y61         net (fo=582, routed)         0.757     1.298    clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y61         FDRE (Prop_FDRE_C_Q)         0.081     1.379    write_result_pointer_reg[3]/Q
    SLICE_X84Y61         net (fo=9, unset)            0.068     1.447    n_0_write_result_pointer_reg[3]
    SLICE_X84Y61         LUT4 (Prop_LUT4_I3_O)        0.015     1.462    FSM_onehot_state[1]_i_1/O
    SLICE_X84Y61         net (fo=1, routed)           0.000     1.462    n_0_FSM_onehot_state[1]_i_1
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000    
    AP21                                              0.000     0.000    clk
    AP21                 net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP21                 INBUF (Prop_INBUF_PAD_O)     0.458     0.458    clk_IBUF_inst/INBUF_INST/O
    AP21                 net (fo=1, routed)           0.000     0.458    clk_IBUF_inst/OUT
    AP21                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.059     0.517    clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.134     0.651    clk_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.059     0.710    clk_IBUF_BUFG_inst/O
    SLICE_X84Y61         net (fo=582, routed)         0.882     1.592    clk_IBUF_BUFG
                         clock pessimism             -0.235     1.357    
    SLICE_X84Y61         FDSE (Hold_FDSE_C_D)         0.074     1.431    FSM_onehot_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.431    
                         arrival time                           1.462    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 write_result_pointer_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@18.500ns period=37.000ns})
  Destination:            FSM_onehot_state_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@18.500ns period=37.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.165ns  (logic 0.096ns (58.182%)  route 0.069ns (41.818%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.592ns
    Source Clock Delay      (SCD):    1.298ns
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Net Delay (Source):      0.757ns (routing 0.130ns, distribution 0.627ns)
  Clock Net Delay (Destination): 0.882ns (routing 0.149ns, distribution 0.733ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    AP21                                              0.000     0.000    clk
    AP21                 net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP21                 INBUF (Prop_INBUF_PAD_O)     0.334     0.334    clk_IBUF_inst/INBUF_INST/O
    AP21                 net (fo=1, routed)           0.000     0.334    clk_IBUF_inst/OUT
    AP21                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.044     0.378    clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.115     0.493    clk_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.048     0.541    clk_IBUF_BUFG_inst/O
    SLICE_X85Y61         net (fo=582, routed)         0.757     1.298    clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y61         FDRE (Prop_FDRE_C_Q)         0.081     1.379    write_result_pointer_reg[3]/Q
    SLICE_X84Y61         net (fo=9, unset)            0.069     1.448    n_0_write_result_pointer_reg[3]
    SLICE_X84Y61         LUT6 (Prop_LUT6_I3_O)        0.015     1.463    FSM_onehot_state[11]_i_1/O
    SLICE_X84Y61         net (fo=1, routed)           0.000     1.463    n_0_FSM_onehot_state[11]_i_1
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000    
    AP21                                              0.000     0.000    clk
    AP21                 net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP21                 INBUF (Prop_INBUF_PAD_O)     0.458     0.458    clk_IBUF_inst/INBUF_INST/O
    AP21                 net (fo=1, routed)           0.000     0.458    clk_IBUF_inst/OUT
    AP21                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.059     0.517    clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.134     0.651    clk_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.059     0.710    clk_IBUF_BUFG_inst/O
    SLICE_X84Y61         net (fo=582, routed)         0.882     1.592    clk_IBUF_BUFG
                         clock pessimism             -0.235     1.357    
    SLICE_X84Y61         FDRE (Hold_FDRE_C_D)         0.074     1.431    FSM_onehot_state_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.431    
                         arrival time                           1.463    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 write_result_pointer_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@18.500ns period=37.000ns})
  Destination:            avgSizeYaxis_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@18.500ns period=37.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.168ns  (logic 0.097ns (57.738%)  route 0.071ns (42.262%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.063ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.549ns
    Source Clock Delay      (SCD):    1.298ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Net Delay (Source):      0.757ns (routing 0.130ns, distribution 0.627ns)
  Clock Net Delay (Destination): 0.839ns (routing 0.149ns, distribution 0.690ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    AP21                                              0.000     0.000    clk
    AP21                 net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP21                 INBUF (Prop_INBUF_PAD_O)     0.334     0.334    clk_IBUF_inst/INBUF_INST/O
    AP21                 net (fo=1, routed)           0.000     0.334    clk_IBUF_inst/OUT
    AP21                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.044     0.378    clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.115     0.493    clk_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.048     0.541    clk_IBUF_BUFG_inst/O
    SLICE_X85Y61         net (fo=582, routed)         0.757     1.298    clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y61         FDRE (Prop_FDRE_C_Q)         0.081     1.379    write_result_pointer_reg[2]/Q
    SLICE_X85Y59         net (fo=101, unset)          0.071     1.450    n_0_write_result_pointer_reg[2]
    SLICE_X85Y59         LUT5 (Prop_LUT5_I3_O)        0.016     1.466    avgSizeYaxis[4]_i_1/O
    SLICE_X85Y59         net (fo=1, routed)           0.000     1.466    n_0_avgSizeYaxis[4]_i_1
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000    
    AP21                                              0.000     0.000    clk
    AP21                 net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP21                 INBUF (Prop_INBUF_PAD_O)     0.458     0.458    clk_IBUF_inst/INBUF_INST/O
    AP21                 net (fo=1, routed)           0.000     0.458    clk_IBUF_inst/OUT
    AP21                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.059     0.517    clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.134     0.651    clk_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.059     0.710    clk_IBUF_BUFG_inst/O
    SLICE_X85Y59         net (fo=582, routed)         0.839     1.549    clk_IBUF_BUFG
                         clock pessimism             -0.188     1.361    
    SLICE_X85Y59         FDRE (Hold_FDRE_C_D)         0.073     1.434    avgSizeYaxis_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.434    
                         arrival time                           1.466    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 FSM_onehot_state_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@18.500ns period=37.000ns})
  Destination:            blob1maxY_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@18.500ns period=37.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.245ns  (logic 0.095ns (38.776%)  route 0.150ns (61.224%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.139ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.618ns
    Source Clock Delay      (SCD):    1.291ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Net Delay (Source):      0.750ns (routing 0.130ns, distribution 0.620ns)
  Clock Net Delay (Destination): 0.908ns (routing 0.149ns, distribution 0.759ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    AP21                                              0.000     0.000    clk
    AP21                 net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP21                 INBUF (Prop_INBUF_PAD_O)     0.334     0.334    clk_IBUF_inst/INBUF_INST/O
    AP21                 net (fo=1, routed)           0.000     0.334    clk_IBUF_inst/OUT
    AP21                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.044     0.378    clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.115     0.493    clk_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.048     0.541    clk_IBUF_BUFG_inst/O
    SLICE_X75Y59         net (fo=582, routed)         0.750     1.291    clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y59         FDRE (Prop_FDRE_C_Q)         0.080     1.371    FSM_onehot_state_reg[25]/Q
    SLICE_X76Y64         net (fo=51, unset)           0.150     1.521    n_0_FSM_onehot_state_reg[25]
    SLICE_X76Y64         LUT6 (Prop_LUT6_I5_O)        0.015     1.536    blob1maxY[5]_i_1/O
    SLICE_X76Y64         net (fo=1, routed)           0.000     1.536    blob1maxY[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000    
    AP21                                              0.000     0.000    clk
    AP21                 net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP21                 INBUF (Prop_INBUF_PAD_O)     0.458     0.458    clk_IBUF_inst/INBUF_INST/O
    AP21                 net (fo=1, routed)           0.000     0.458    clk_IBUF_inst/OUT
    AP21                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.059     0.517    clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.134     0.651    clk_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.059     0.710    clk_IBUF_BUFG_inst/O
    SLICE_X76Y64         net (fo=582, routed)         0.908     1.618    clk_IBUF_BUFG
                         clock pessimism             -0.188     1.430    
    SLICE_X76Y64         FDRE (Hold_FDRE_C_D)         0.074     1.504    blob1maxY_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.504    
                         arrival time                           1.536    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 FSM_onehot_state_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@18.500ns period=37.000ns})
  Destination:            ContainerAdjacentResult_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@18.500ns period=37.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.178ns  (logic 0.095ns (53.371%)  route 0.083ns (46.629%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.068ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.583ns
    Source Clock Delay      (SCD):    1.327ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Net Delay (Source):      0.786ns (routing 0.130ns, distribution 0.656ns)
  Clock Net Delay (Destination): 0.873ns (routing 0.149ns, distribution 0.724ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    AP21                                              0.000     0.000    clk
    AP21                 net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP21                 INBUF (Prop_INBUF_PAD_O)     0.334     0.334    clk_IBUF_inst/INBUF_INST/O
    AP21                 net (fo=1, routed)           0.000     0.334    clk_IBUF_inst/OUT
    AP21                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.044     0.378    clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.115     0.493    clk_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.048     0.541    clk_IBUF_BUFG_inst/O
    SLICE_X75Y60         net (fo=582, routed)         0.786     1.327    clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y60         FDRE (Prop_FDRE_C_Q)         0.080     1.407    FSM_onehot_state_reg[26]/Q
    SLICE_X75Y58         net (fo=52, unset)           0.083     1.490    n_0_FSM_onehot_state_reg[26]
    SLICE_X75Y58         LUT6 (Prop_LUT6_I3_O)        0.015     1.505    ContainerAdjacentResult[2]_i_1/O
    SLICE_X75Y58         net (fo=1, routed)           0.000     1.505    n_0_ContainerAdjacentResult[2]_i_1
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000    
    AP21                                              0.000     0.000    clk
    AP21                 net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP21                 INBUF (Prop_INBUF_PAD_O)     0.458     0.458    clk_IBUF_inst/INBUF_INST/O
    AP21                 net (fo=1, routed)           0.000     0.458    clk_IBUF_inst/OUT
    AP21                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.059     0.517    clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.134     0.651    clk_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.059     0.710    clk_IBUF_BUFG_inst/O
    SLICE_X75Y58         net (fo=582, routed)         0.873     1.583    clk_IBUF_BUFG
                         clock pessimism             -0.188     1.395    
    SLICE_X75Y58         FDRE (Hold_FDRE_C_D)         0.075     1.470    ContainerAdjacentResult_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.470    
                         arrival time                           1.505    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 FSM_onehot_state_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@18.500ns period=37.000ns})
  Destination:            blob1maxY_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@18.500ns period=37.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.095ns (32.095%)  route 0.201ns (67.905%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.180ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.659ns
    Source Clock Delay      (SCD):    1.291ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Net Delay (Source):      0.750ns (routing 0.130ns, distribution 0.620ns)
  Clock Net Delay (Destination): 0.949ns (routing 0.149ns, distribution 0.800ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    AP21                                              0.000     0.000    clk
    AP21                 net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP21                 INBUF (Prop_INBUF_PAD_O)     0.334     0.334    clk_IBUF_inst/INBUF_INST/O
    AP21                 net (fo=1, routed)           0.000     0.334    clk_IBUF_inst/OUT
    AP21                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.044     0.378    clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.115     0.493    clk_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.048     0.541    clk_IBUF_BUFG_inst/O
    SLICE_X75Y59         net (fo=582, routed)         0.750     1.291    clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y59         FDRE (Prop_FDRE_C_Q)         0.080     1.371    FSM_onehot_state_reg[25]/Q
    SLICE_X72Y61         net (fo=51, unset)           0.201     1.572    n_0_FSM_onehot_state_reg[25]
    SLICE_X72Y61         LUT6 (Prop_LUT6_I5_O)        0.015     1.587    blob1maxY[6]_i_1/O
    SLICE_X72Y61         net (fo=1, routed)           0.000     1.587    blob1maxY[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000    
    AP21                                              0.000     0.000    clk
    AP21                 net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP21                 INBUF (Prop_INBUF_PAD_O)     0.458     0.458    clk_IBUF_inst/INBUF_INST/O
    AP21                 net (fo=1, routed)           0.000     0.458    clk_IBUF_inst/OUT
    AP21                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.059     0.517    clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.134     0.651    clk_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.059     0.710    clk_IBUF_BUFG_inst/O
    SLICE_X72Y61         net (fo=582, routed)         0.949     1.659    clk_IBUF_BUFG
                         clock pessimism             -0.188     1.471    
    SLICE_X72Y61         FDRE (Hold_FDRE_C_D)         0.075     1.546    blob1maxY_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.546    
                         arrival time                           1.587    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 FSM_onehot_state_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@18.500ns period=37.000ns})
  Destination:            blob6minY_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@18.500ns period=37.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.166ns  (logic 0.095ns (57.229%)  route 0.071ns (42.771%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.046ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.659ns
    Source Clock Delay      (SCD):    1.343ns
    Clock Pessimism Removal (CPR):    0.270ns
  Clock Net Delay (Source):      0.802ns (routing 0.130ns, distribution 0.672ns)
  Clock Net Delay (Destination): 0.949ns (routing 0.149ns, distribution 0.800ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    AP21                                              0.000     0.000    clk
    AP21                 net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP21                 INBUF (Prop_INBUF_PAD_O)     0.334     0.334    clk_IBUF_inst/INBUF_INST/O
    AP21                 net (fo=1, routed)           0.000     0.334    clk_IBUF_inst/OUT
    AP21                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.044     0.378    clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.115     0.493    clk_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.048     0.541    clk_IBUF_BUFG_inst/O
    SLICE_X71Y62         net (fo=582, routed)         0.802     1.343    clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y62         FDRE (Prop_FDRE_C_Q)         0.080     1.423    FSM_onehot_state_reg[9]/Q
    SLICE_X71Y61         net (fo=189, unset)          0.071     1.494    n_0_FSM_onehot_state_reg[9]
    SLICE_X71Y61         LUT2 (Prop_LUT2_I0_O)        0.015     1.509    blob6minY[0]_i_1/O
    SLICE_X71Y61         net (fo=1, routed)           0.000     1.509    blob6minY[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000    
    AP21                                              0.000     0.000    clk
    AP21                 net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP21                 INBUF (Prop_INBUF_PAD_O)     0.458     0.458    clk_IBUF_inst/INBUF_INST/O
    AP21                 net (fo=1, routed)           0.000     0.458    clk_IBUF_inst/OUT
    AP21                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.059     0.517    clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.134     0.651    clk_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.059     0.710    clk_IBUF_BUFG_inst/O
    SLICE_X71Y61         net (fo=582, routed)         0.949     1.659    clk_IBUF_BUFG
                         clock pessimism             -0.270     1.389    
    SLICE_X71Y61         FDRE (Hold_FDRE_C_D)         0.078     1.467    blob6minY_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.467    
                         arrival time                           1.509    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 FSM_onehot_state_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@18.500ns period=37.000ns})
  Destination:            blob6maxY_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@18.500ns period=37.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.164ns  (logic 0.095ns (57.927%)  route 0.069ns (42.073%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.658ns
    Source Clock Delay      (SCD):    1.343ns
    Clock Pessimism Removal (CPR):    0.270ns
  Clock Net Delay (Source):      0.802ns (routing 0.130ns, distribution 0.672ns)
  Clock Net Delay (Destination): 0.948ns (routing 0.149ns, distribution 0.799ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    AP21                                              0.000     0.000    clk
    AP21                 net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP21                 INBUF (Prop_INBUF_PAD_O)     0.334     0.334    clk_IBUF_inst/INBUF_INST/O
    AP21                 net (fo=1, routed)           0.000     0.334    clk_IBUF_inst/OUT
    AP21                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.044     0.378    clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.115     0.493    clk_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.048     0.541    clk_IBUF_BUFG_inst/O
    SLICE_X71Y62         net (fo=582, routed)         0.802     1.343    clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y62         FDRE (Prop_FDRE_C_Q)         0.080     1.423    FSM_onehot_state_reg[9]/Q
    SLICE_X71Y61         net (fo=189, unset)          0.069     1.492    n_0_FSM_onehot_state_reg[9]
    SLICE_X71Y61         LUT3 (Prop_LUT3_I2_O)        0.015     1.507    blob6maxY[3]_i_1/O
    SLICE_X71Y61         net (fo=3, routed)           0.000     1.507    blob6maxY[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000    
    AP21                                              0.000     0.000    clk
    AP21                 net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP21                 INBUF (Prop_INBUF_PAD_O)     0.458     0.458    clk_IBUF_inst/INBUF_INST/O
    AP21                 net (fo=1, routed)           0.000     0.458    clk_IBUF_inst/OUT
    AP21                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.059     0.517    clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.134     0.651    clk_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.059     0.710    clk_IBUF_BUFG_inst/O
    SLICE_X71Y61         net (fo=582, routed)         0.948     1.658    clk_IBUF_BUFG
                         clock pessimism             -0.270     1.388    
    SLICE_X71Y61         FDRE (Hold_FDRE_C_D)         0.075     1.463    blob6maxY_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.463    
                         arrival time                           1.507    
  -------------------------------------------------------------------
                         slack                                  0.044    




