// Seed: 2144893899
module module_0 (
    input  tri0  id_0,
    input  uwire id_1,
    output tri   id_2,
    input  tri0  id_3,
    input  wand  id_4
);
  if (1) begin : LABEL_0
    assign id_2 = id_1;
  end else begin : LABEL_0
    wire id_6;
  end
endmodule
module module_1 (
    input supply1 id_0,
    output logic id_1,
    input tri0 id_2,
    output wor id_3,
    input tri1 id_4,
    input wor id_5,
    input wire id_6,
    output wand id_7,
    input tri1 id_8,
    output tri id_9,
    input uwire id_10,
    input logic id_11,
    output wand id_12
);
  final begin : LABEL_0
    id_1 <= id_11;
  end
  assign id_12 = id_2;
  initial begin : LABEL_0
    id_9 = (1'b0);
  end
  module_0 modCall_1 (
      id_0,
      id_5,
      id_3,
      id_5,
      id_2
  );
  assign modCall_1.type_7 = 0;
endmodule
