Keyword: interrupt
Occurrences: 35
================================================================================

Page    1: • Up to 168 I/O ports with interrupt capability                    Clock management
Page    3: 3.12     Nested vectored interrupt controller (NVIC) . . . . . . . . . . . . . . . . . . . . . . . 35
Page    3: 3.13     Extended interrupt and event controller (EXTI) . . . . . . . . . . . . . . . . . . . . 35
Page   25: consumption, while delivering outstanding computational performance and low interrupt
Page   26: The DTCM-RAM could be used for critical real-time data, such as interrupt service
Page   29: through GPIO or asynchronous interrupt.
Page   30: (Wait for Interrupt) or WFE (Wait for Event) instructions, or when the SLEEPONEXIT bit of
Page   30: the Cortex®-Mx core is set after returning from an interrupt service routine.
Page   34: An interrupt can be generated when an operation is complete or at a programmed
Page   35: 3.12      Nested vectored interrupt controller (NVIC)
Page   35: The devices embed a nested vectored interrupt controller which is able to manage 16
Page   35: priority levels, and handle up to 150 maskable interrupt channels plus the 16 interrupt lines
Page   35: •   Closely coupled NVIC gives low-latency interrupt processing
Page   35: •   Interrupt entry vector table address passed directly to the core
Page   35: •   Allows early processing of interrupts
Page   35: •   Processing of late arriving, higher-priority interrupts
Page   35: •   Processor context automatically saved on interrupt entry, and restored on interrupt exit
Page   35: This hardware block provides flexible interrupt management features with minimum interrupt
Page   35: 3.13      Extended interrupt and event controller (EXTI)
Page   35: The EXTI controller performs interrupt and event management. In addition, it can wake up
Page   35: The EXTI handles up to 89 independent event/interrupt lines split as 28 configurable events
Page   35: Direct events provide interrupts or events from peripherals having a status flag.
Page   37: one, some or all selected channels. An interrupt is generated when the converted voltage is
Page   37: Note:     When the microcontroller is supplied from VBAT, external interrupts and RTC alarm/events
Page   38: All comparators can wake up from Stop mode, generate interrupts and breaks for the timers,
Page   40: •    interrupts: end of conversion, overrun, analog watchdog, short circuit, input serial
Page   41: •   Up to 4 programmable interrupt events
Page   45: the main clock. It has an early warning interrupt capability and the counter can be frozen in
Page   45: •   Maskable system interrupt generation when the counter reaches 0
Page   46: All RTC events (Alarm, Wakeup Timer, Timestamp or Tamper) can generate an interrupt and
Page   48: Receiver timeout interrupt                                  X                     X
Page   50: •   Interrupt capabilities
Page   51: •    Independently maskable interrupts/events:
Page   53: •   Triggers interrupt when system time becomes greater than target time
Page  350: Section 3.12: Nested vectored interrupt controller (NVIC).
