-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
-- Version: 2018.2.1
-- Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity Filter2D is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    p_src_data_stream_0_V_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    p_src_data_stream_0_V_empty_n : IN STD_LOGIC;
    p_src_data_stream_0_V_read : OUT STD_LOGIC;
    p_src_data_stream_1_V_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    p_src_data_stream_1_V_empty_n : IN STD_LOGIC;
    p_src_data_stream_1_V_read : OUT STD_LOGIC;
    p_src_data_stream_2_V_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    p_src_data_stream_2_V_empty_n : IN STD_LOGIC;
    p_src_data_stream_2_V_read : OUT STD_LOGIC;
    p_dst_data_stream_0_V_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    p_dst_data_stream_0_V_full_n : IN STD_LOGIC;
    p_dst_data_stream_0_V_write : OUT STD_LOGIC;
    p_dst_data_stream_1_V_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    p_dst_data_stream_1_V_full_n : IN STD_LOGIC;
    p_dst_data_stream_1_V_write : OUT STD_LOGIC;
    p_dst_data_stream_2_V_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    p_dst_data_stream_2_V_full_n : IN STD_LOGIC;
    p_dst_data_stream_2_V_write : OUT STD_LOGIC );
end;


architecture behav of Filter2D is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (4 downto 0) := "00001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (4 downto 0) := "00010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (4 downto 0) := "00100";
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (4 downto 0) := "01000";
    constant ap_ST_fsm_state8 : STD_LOGIC_VECTOR (4 downto 0) := "10000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv11_0 : STD_LOGIC_VECTOR (10 downto 0) := "00000000000";
    constant ap_const_lv2_1 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    constant ap_const_lv2_2 : STD_LOGIC_VECTOR (1 downto 0) := "10";
    constant ap_const_lv11_41C : STD_LOGIC_VECTOR (10 downto 0) := "10000011100";
    constant ap_const_lv11_1 : STD_LOGIC_VECTOR (10 downto 0) := "00000000001";
    constant ap_const_lv11_41A : STD_LOGIC_VECTOR (10 downto 0) := "10000011010";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv10_0 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    constant ap_const_lv12_FFF : STD_LOGIC_VECTOR (11 downto 0) := "111111111111";
    constant ap_const_lv32_B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001011";
    constant ap_const_lv12_41A : STD_LOGIC_VECTOR (11 downto 0) := "010000011010";
    constant ap_const_lv12_1 : STD_LOGIC_VECTOR (11 downto 0) := "000000000001";
    constant ap_const_lv12_832 : STD_LOGIC_VECTOR (11 downto 0) := "100000110010";
    constant ap_const_lv12_FFE : STD_LOGIC_VECTOR (11 downto 0) := "111111111110";
    constant ap_const_lv12_FFD : STD_LOGIC_VECTOR (11 downto 0) := "111111111101";
    constant ap_const_lv2_3 : STD_LOGIC_VECTOR (1 downto 0) := "11";
    constant ap_const_lv11_692 : STD_LOGIC_VECTOR (10 downto 0) := "11010010010";
    constant ap_const_lv12_690 : STD_LOGIC_VECTOR (11 downto 0) := "011010010000";
    constant ap_const_lv12_D1E : STD_LOGIC_VECTOR (11 downto 0) := "110100011110";
    constant ap_const_lv8_0 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    constant ap_const_lv8_1 : STD_LOGIC_VECTOR (7 downto 0) := "00000001";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv8_FF : STD_LOGIC_VECTOR (7 downto 0) := "11111111";

    signal ap_CS_fsm : STD_LOGIC_VECTOR (4 downto 0) := "00001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal p_src_data_stream_0_V_blk_n : STD_LOGIC;
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal exitcond_reg_2558 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond_i_i_reg_2567 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_reg_2507 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_1_reg_2498 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_src_data_stream_1_V_blk_n : STD_LOGIC;
    signal p_src_data_stream_2_V_blk_n : STD_LOGIC;
    signal p_dst_data_stream_0_V_blk_n : STD_LOGIC;
    signal ap_enable_reg_pp0_iter3 : STD_LOGIC := '0';
    signal or_cond_i_reg_2607 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond_i_reg_2607_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal p_dst_data_stream_1_V_blk_n : STD_LOGIC;
    signal p_dst_data_stream_2_V_blk_n : STD_LOGIC;
    signal t_V_2_reg_598 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_6_fu_609_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal exitcond1_fu_625_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal i_V_fu_631_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal i_V_reg_2493 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_1_fu_637_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_73_0_0_not_fu_643_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_73_0_0_not_reg_2502 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_fu_659_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_8_fu_665_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_8_reg_2512 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_117_0_1_fu_671_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_117_0_1_reg_2516 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_9_fu_677_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_9_reg_2520 : STD_LOGIC_VECTOR (0 downto 0);
    signal row_assign_9_fu_837_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal row_assign_9_reg_2533 : STD_LOGIC_VECTOR (1 downto 0);
    signal row_assign_9_0_1_t_fu_875_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal row_assign_9_0_1_t_reg_2538 : STD_LOGIC_VECTOR (1 downto 0);
    signal row_assign_9_0_2_t_fu_913_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal row_assign_9_0_2_t_reg_2545 : STD_LOGIC_VECTOR (1 downto 0);
    signal row_assign_9_1_0_t_fu_945_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal row_assign_9_1_0_t_reg_2552 : STD_LOGIC_VECTOR (1 downto 0);
    signal exitcond_fu_955_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_state4_pp0_stage0_iter0 : BOOLEAN;
    signal ap_predicate_op218_read_state5 : BOOLEAN;
    signal ap_predicate_op230_read_state5 : BOOLEAN;
    signal ap_predicate_op260_read_state5 : BOOLEAN;
    signal ap_predicate_op272_read_state5 : BOOLEAN;
    signal ap_predicate_op299_read_state5 : BOOLEAN;
    signal ap_predicate_op308_read_state5 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_state6_pp0_stage0_iter2 : BOOLEAN;
    signal ap_block_state7_pp0_stage0_iter3 : BOOLEAN;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal exitcond_reg_2558_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal j_V_fu_961_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC := '0';
    signal or_cond_i_i_fu_1009_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_67_fu_1069_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_67_reg_2571 : STD_LOGIC_VECTOR (1 downto 0);
    signal brmerge_fu_1073_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge_reg_2576 : STD_LOGIC_VECTOR (0 downto 0);
    signal k_buf_0_val_3_addr_reg_2589 : STD_LOGIC_VECTOR (10 downto 0);
    signal k_buf_0_val_4_addr_reg_2595 : STD_LOGIC_VECTOR (10 downto 0);
    signal k_buf_0_val_5_addr_reg_2601 : STD_LOGIC_VECTOR (10 downto 0);
    signal or_cond_i_fu_1091_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond_i_reg_2607_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal k_buf_1_val_3_addr_reg_2611 : STD_LOGIC_VECTOR (10 downto 0);
    signal k_buf_1_val_4_addr_reg_2617 : STD_LOGIC_VECTOR (10 downto 0);
    signal k_buf_1_val_5_addr_reg_2623 : STD_LOGIC_VECTOR (10 downto 0);
    signal k_buf_2_val_3_addr_reg_2629 : STD_LOGIC_VECTOR (10 downto 0);
    signal k_buf_2_val_4_addr_reg_2635 : STD_LOGIC_VECTOR (10 downto 0);
    signal k_buf_2_val_5_addr_reg_2641 : STD_LOGIC_VECTOR (10 downto 0);
    signal src_kernel_win_0_va_6_fu_1235_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_va_6_reg_2647 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_va_7_fu_1253_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_va_7_reg_2654 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_va_8_fu_1271_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_va_8_reg_2661 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_1_va_6_fu_1403_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_1_va_6_reg_2668 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_1_va_7_fu_1421_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_1_va_7_reg_2675 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_1_va_8_fu_1439_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_1_va_8_reg_2682 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_2_va_9_fu_1553_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_2_va_9_reg_2689 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_2_va_10_fu_1571_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_2_va_10_reg_2696 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_2_va_11_fu_1589_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_2_va_11_reg_2703 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Val2_9_fu_1773_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Val2_9_reg_2710 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Val2_10_fu_1958_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Val2_10_reg_2715 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Val2_11_fu_2143_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Val2_11_reg_2720 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal ap_condition_pp0_exit_iter1_state5 : STD_LOGIC;
    signal k_buf_0_val_3_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal k_buf_0_val_3_ce0 : STD_LOGIC;
    signal k_buf_0_val_3_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_buf_0_val_3_ce1 : STD_LOGIC;
    signal k_buf_0_val_3_we1 : STD_LOGIC;
    signal k_buf_0_val_4_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal k_buf_0_val_4_ce0 : STD_LOGIC;
    signal k_buf_0_val_4_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_buf_0_val_4_ce1 : STD_LOGIC;
    signal k_buf_0_val_4_we1 : STD_LOGIC;
    signal k_buf_0_val_4_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_buf_0_val_5_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal k_buf_0_val_5_ce0 : STD_LOGIC;
    signal k_buf_0_val_5_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_buf_0_val_5_ce1 : STD_LOGIC;
    signal k_buf_0_val_5_we1 : STD_LOGIC;
    signal k_buf_0_val_5_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_buf_1_val_3_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal k_buf_1_val_3_ce0 : STD_LOGIC;
    signal k_buf_1_val_3_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_buf_1_val_3_ce1 : STD_LOGIC;
    signal k_buf_1_val_3_we1 : STD_LOGIC;
    signal k_buf_1_val_4_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal k_buf_1_val_4_ce0 : STD_LOGIC;
    signal k_buf_1_val_4_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_buf_1_val_4_ce1 : STD_LOGIC;
    signal k_buf_1_val_4_we1 : STD_LOGIC;
    signal k_buf_1_val_4_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_buf_1_val_5_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal k_buf_1_val_5_ce0 : STD_LOGIC;
    signal k_buf_1_val_5_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_buf_1_val_5_ce1 : STD_LOGIC;
    signal k_buf_1_val_5_we1 : STD_LOGIC;
    signal k_buf_1_val_5_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_buf_2_val_3_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal k_buf_2_val_3_ce0 : STD_LOGIC;
    signal k_buf_2_val_3_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_buf_2_val_3_ce1 : STD_LOGIC;
    signal k_buf_2_val_3_we1 : STD_LOGIC;
    signal k_buf_2_val_4_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal k_buf_2_val_4_ce0 : STD_LOGIC;
    signal k_buf_2_val_4_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_buf_2_val_4_ce1 : STD_LOGIC;
    signal k_buf_2_val_4_we1 : STD_LOGIC;
    signal k_buf_2_val_4_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_buf_2_val_5_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal k_buf_2_val_5_ce0 : STD_LOGIC;
    signal k_buf_2_val_5_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_buf_2_val_5_ce1 : STD_LOGIC;
    signal k_buf_2_val_5_we1 : STD_LOGIC;
    signal k_buf_2_val_5_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_5_reg_576 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_7_fu_615_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal t_V_reg_587 : STD_LOGIC_VECTOR (10 downto 0);
    signal ap_CS_fsm_state8 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state8 : signal is "none";
    signal tmp_25_fu_1078_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage0_01001 : BOOLEAN;
    signal src_kernel_win_0_va_fu_234 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_va_1_fu_238 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_va_2_fu_242 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_va_3_fu_246 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_va_4_fu_250 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_va_5_fu_254 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_1_va_fu_258 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_1_va_1_fu_262 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_1_va_2_fu_266 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_1_va_3_fu_270 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_1_va_4_fu_274 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_1_va_5_fu_278 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_2_va_fu_282 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_2_va_1_fu_286 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_2_va_2_fu_290 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_2_va_3_fu_294 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_2_va_4_fu_298 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_2_va_5_fu_302 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_0_s_fu_306 : STD_LOGIC_VECTOR (7 downto 0);
    signal col_buf_0_val_0_0_fu_1140_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_0_1_fu_310 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_2_s_fu_314 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_0_2_fu_318 : STD_LOGIC_VECTOR (7 downto 0);
    signal col_buf_0_val_1_0_fu_1159_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_0_3_fu_322 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_2_1_fu_326 : STD_LOGIC_VECTOR (7 downto 0);
    signal col_buf_2_val_2_0_fu_1505_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_0_4_fu_330 : STD_LOGIC_VECTOR (7 downto 0);
    signal col_buf_0_val_2_0_fu_1178_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_0_5_fu_334 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_2_2_fu_338 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_1_s_fu_342 : STD_LOGIC_VECTOR (7 downto 0);
    signal col_buf_1_val_0_0_fu_1308_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_1_1_fu_346 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_2_3_fu_350 : STD_LOGIC_VECTOR (7 downto 0);
    signal col_buf_2_val_1_0_fu_1486_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_1_2_fu_354 : STD_LOGIC_VECTOR (7 downto 0);
    signal col_buf_1_val_1_0_fu_1327_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_1_3_fu_358 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_2_4_fu_362 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_1_4_fu_366 : STD_LOGIC_VECTOR (7 downto 0);
    signal col_buf_1_val_2_0_fu_1346_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_1_5_fu_370 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_2_5_fu_374 : STD_LOGIC_VECTOR (7 downto 0);
    signal col_buf_2_val_0_0_fu_1467_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_fu_649_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal t_V_cast_fu_621_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_2_fu_683_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_10_fu_689_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_3_fu_703_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal rev_fu_697_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_11_fu_715_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_assign_7_fu_723_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal p_p2_i413_i_fu_729_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal p_assign_6_0_1_fu_753_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal p_assign_6_0_2_fu_779_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal p_assign_8_fu_743_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_4_fu_737_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_30_fu_813_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_31_fu_817_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal or_cond_i412_i_fu_709_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_24_fu_809_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_38_fu_821_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_39_fu_829_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_12_fu_749_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_16_fu_775_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_15_fu_767_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_41_fu_849_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_45_fu_855_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_13_fu_759_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_35_fu_859_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_22_fu_843_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_32_fu_867_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_20_fu_801_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_19_fu_793_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_48_fu_887_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_53_fu_893_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_18_fu_785_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_54_fu_897_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_34_fu_881_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_36_fu_905_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_21_fu_805_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_46_fu_919_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_56_fu_933_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_47_fu_925_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_49_fu_937_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_63_fu_967_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal t_V_2_cast_fu_951_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal ImagLoc_x_fu_983_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_64_fu_989_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_17_fu_1003_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal rev1_fu_997_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_66_fu_1015_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_assign_1_fu_1023_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal p_p2_i_i_fu_1029_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_23_fu_1037_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_assign_2_fu_1043_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal p_p2_i_i_p_assign_2_fu_1049_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal x_fu_1057_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal x_cast_fu_1065_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp1_fu_977_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal col_assign_2_0_t_fu_1123_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_26_fu_1128_p5 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_27_fu_1147_p5 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_28_fu_1166_p5 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_29_fu_1224_p5 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_33_fu_1242_p5 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_37_fu_1260_p5 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_42_fu_1296_p5 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_43_fu_1315_p5 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_44_fu_1334_p5 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_50_fu_1392_p5 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_51_fu_1410_p5 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_52_fu_1428_p5 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_57_fu_1455_p5 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_58_fu_1474_p5 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_59_fu_1493_p5 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_60_fu_1542_p5 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_61_fu_1560_p5 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_62_fu_1578_p5 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_shl_fu_1612_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal r_V_7_0_1_2_fu_1630_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal p_shl_cast_fu_1620_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal OP1_V_0_2_cast_fu_1646_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal OP1_V_0_cast_fu_1605_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal sum1_fu_1653_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal sum2_fu_1659_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_161_0_2_2_cast_fu_1650_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_161_0_0_2_cast_fu_1609_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp7_fu_1669_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_161_0_1_cast_fu_1637_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp7_cast_fu_1675_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp6_fu_1679_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp6_cast_fu_1685_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal sum41_cast_fu_1665_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal p_Val2_2_fu_1689_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_70_fu_1624_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp9_fu_1703_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_71_fu_1641_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp11_fu_1714_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp8_fu_1708_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp10_fu_1719_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal isneg_fu_1695_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_40_fu_1731_p4 : STD_LOGIC_VECTOR (2 downto 0);
    signal not_i_i_i_fu_1747_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_i_i_fu_1741_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal overflow_fu_1753_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_i_i_64_fu_1767_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_mux_i_i_cast_fu_1759_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Val2_1_fu_1725_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_shl1_fu_1797_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal r_V_7_1_1_2_fu_1815_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal p_shl1_cast_fu_1805_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal OP1_V_1_2_cast_fu_1831_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal OP1_V_1_cast_fu_1790_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal sum3_fu_1838_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal sum4_fu_1844_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_161_1_2_2_cast_fu_1835_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_161_1_0_2_cast_fu_1794_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp18_fu_1854_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_161_1_1_cast_fu_1822_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp18_cast_fu_1860_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp17_fu_1864_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp17_cast_fu_1870_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal sum38_cast_fu_1850_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal p_Val2_5_fu_1874_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_76_fu_1809_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp20_fu_1888_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_77_fu_1826_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp22_fu_1899_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp19_fu_1893_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp21_fu_1904_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal isneg_1_fu_1880_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_55_fu_1916_p4 : STD_LOGIC_VECTOR (2 downto 0);
    signal not_i_i_i1_fu_1932_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_i_i1_fu_1926_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal overflow_1_fu_1938_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_i_i1_65_fu_1952_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_mux_i_i1_cast_fu_1944_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Val2_3_fu_1910_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_shl2_fu_1982_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal r_V_7_2_1_2_fu_2000_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal p_shl2_cast_fu_1990_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal OP1_V_2_2_cast_fu_2016_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal OP1_V_2_cast_fu_1975_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal sum_fu_2023_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal sum5_fu_2029_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_161_2_2_2_cast_fu_2020_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_161_2_0_2_cast_fu_1979_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp29_fu_2039_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_161_2_1_cast_fu_2007_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp29_cast_fu_2045_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp28_fu_2049_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp28_cast_fu_2055_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal sum35_cast_fu_2035_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal p_Val2_s_fu_2059_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_82_fu_1994_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp31_fu_2073_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_83_fu_2011_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp33_fu_2084_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp30_fu_2078_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp32_fu_2089_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal isneg_2_fu_2065_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_65_fu_2101_p4 : STD_LOGIC_VECTOR (2 downto 0);
    signal not_i_i_i2_fu_2117_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_i_i2_fu_2111_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal overflow_2_fu_2123_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_i_i2_66_fu_2137_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_mux_i_i2_cast_fu_2129_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Val2_6_fu_2095_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_condition_545 : BOOLEAN;
    signal ap_condition_62 : BOOLEAN;
    signal ap_condition_539 : BOOLEAN;

    component subsamble_mux_32_ncg IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        din3_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (7 downto 0);
        din1 : IN STD_LOGIC_VECTOR (7 downto 0);
        din2 : IN STD_LOGIC_VECTOR (7 downto 0);
        din3 : IN STD_LOGIC_VECTOR (1 downto 0);
        dout : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component Filter2D_k_buf_0_eOg IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (10 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        address1 : IN STD_LOGIC_VECTOR (10 downto 0);
        ce1 : IN STD_LOGIC;
        we1 : IN STD_LOGIC;
        d1 : IN STD_LOGIC_VECTOR (7 downto 0) );
    end component;



begin
    k_buf_0_val_3_U : component Filter2D_k_buf_0_eOg
    generic map (
        DataWidth => 8,
        AddressRange => 1680,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => k_buf_0_val_3_address0,
        ce0 => k_buf_0_val_3_ce0,
        q0 => k_buf_0_val_3_q0,
        address1 => k_buf_0_val_3_addr_reg_2589,
        ce1 => k_buf_0_val_3_ce1,
        we1 => k_buf_0_val_3_we1,
        d1 => p_src_data_stream_0_V_dout);

    k_buf_0_val_4_U : component Filter2D_k_buf_0_eOg
    generic map (
        DataWidth => 8,
        AddressRange => 1680,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => k_buf_0_val_4_address0,
        ce0 => k_buf_0_val_4_ce0,
        q0 => k_buf_0_val_4_q0,
        address1 => k_buf_0_val_4_addr_reg_2595,
        ce1 => k_buf_0_val_4_ce1,
        we1 => k_buf_0_val_4_we1,
        d1 => k_buf_0_val_4_d1);

    k_buf_0_val_5_U : component Filter2D_k_buf_0_eOg
    generic map (
        DataWidth => 8,
        AddressRange => 1680,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => k_buf_0_val_5_address0,
        ce0 => k_buf_0_val_5_ce0,
        q0 => k_buf_0_val_5_q0,
        address1 => k_buf_0_val_5_addr_reg_2601,
        ce1 => k_buf_0_val_5_ce1,
        we1 => k_buf_0_val_5_we1,
        d1 => k_buf_0_val_5_d1);

    k_buf_1_val_3_U : component Filter2D_k_buf_0_eOg
    generic map (
        DataWidth => 8,
        AddressRange => 1680,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => k_buf_1_val_3_address0,
        ce0 => k_buf_1_val_3_ce0,
        q0 => k_buf_1_val_3_q0,
        address1 => k_buf_1_val_3_addr_reg_2611,
        ce1 => k_buf_1_val_3_ce1,
        we1 => k_buf_1_val_3_we1,
        d1 => p_src_data_stream_1_V_dout);

    k_buf_1_val_4_U : component Filter2D_k_buf_0_eOg
    generic map (
        DataWidth => 8,
        AddressRange => 1680,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => k_buf_1_val_4_address0,
        ce0 => k_buf_1_val_4_ce0,
        q0 => k_buf_1_val_4_q0,
        address1 => k_buf_1_val_4_addr_reg_2617,
        ce1 => k_buf_1_val_4_ce1,
        we1 => k_buf_1_val_4_we1,
        d1 => k_buf_1_val_4_d1);

    k_buf_1_val_5_U : component Filter2D_k_buf_0_eOg
    generic map (
        DataWidth => 8,
        AddressRange => 1680,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => k_buf_1_val_5_address0,
        ce0 => k_buf_1_val_5_ce0,
        q0 => k_buf_1_val_5_q0,
        address1 => k_buf_1_val_5_addr_reg_2623,
        ce1 => k_buf_1_val_5_ce1,
        we1 => k_buf_1_val_5_we1,
        d1 => k_buf_1_val_5_d1);

    k_buf_2_val_3_U : component Filter2D_k_buf_0_eOg
    generic map (
        DataWidth => 8,
        AddressRange => 1680,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => k_buf_2_val_3_address0,
        ce0 => k_buf_2_val_3_ce0,
        q0 => k_buf_2_val_3_q0,
        address1 => k_buf_2_val_3_addr_reg_2629,
        ce1 => k_buf_2_val_3_ce1,
        we1 => k_buf_2_val_3_we1,
        d1 => p_src_data_stream_2_V_dout);

    k_buf_2_val_4_U : component Filter2D_k_buf_0_eOg
    generic map (
        DataWidth => 8,
        AddressRange => 1680,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => k_buf_2_val_4_address0,
        ce0 => k_buf_2_val_4_ce0,
        q0 => k_buf_2_val_4_q0,
        address1 => k_buf_2_val_4_addr_reg_2635,
        ce1 => k_buf_2_val_4_ce1,
        we1 => k_buf_2_val_4_we1,
        d1 => k_buf_2_val_4_d1);

    k_buf_2_val_5_U : component Filter2D_k_buf_0_eOg
    generic map (
        DataWidth => 8,
        AddressRange => 1680,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => k_buf_2_val_5_address0,
        ce0 => k_buf_2_val_5_ce0,
        q0 => k_buf_2_val_5_q0,
        address1 => k_buf_2_val_5_addr_reg_2641,
        ce1 => k_buf_2_val_5_ce1,
        we1 => k_buf_2_val_5_we1,
        d1 => k_buf_2_val_5_d1);

    subsamble_mux_32_ncg_U23 : component subsamble_mux_32_ncg
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 2,
        dout_WIDTH => 8)
    port map (
        din0 => right_border_buf_0_s_fu_306,
        din1 => right_border_buf_0_1_fu_310,
        din2 => ap_const_lv8_0,
        din3 => col_assign_2_0_t_fu_1123_p2,
        dout => tmp_26_fu_1128_p5);

    subsamble_mux_32_ncg_U24 : component subsamble_mux_32_ncg
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 2,
        dout_WIDTH => 8)
    port map (
        din0 => right_border_buf_0_2_fu_318,
        din1 => right_border_buf_0_3_fu_322,
        din2 => ap_const_lv8_0,
        din3 => col_assign_2_0_t_fu_1123_p2,
        dout => tmp_27_fu_1147_p5);

    subsamble_mux_32_ncg_U25 : component subsamble_mux_32_ncg
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 2,
        dout_WIDTH => 8)
    port map (
        din0 => right_border_buf_0_4_fu_330,
        din1 => right_border_buf_0_5_fu_334,
        din2 => ap_const_lv8_0,
        din3 => col_assign_2_0_t_fu_1123_p2,
        dout => tmp_28_fu_1166_p5);

    subsamble_mux_32_ncg_U26 : component subsamble_mux_32_ncg
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 2,
        dout_WIDTH => 8)
    port map (
        din0 => col_buf_0_val_0_0_fu_1140_p3,
        din1 => col_buf_0_val_1_0_fu_1159_p3,
        din2 => col_buf_0_val_2_0_fu_1178_p3,
        din3 => row_assign_9_reg_2533,
        dout => tmp_29_fu_1224_p5);

    subsamble_mux_32_ncg_U27 : component subsamble_mux_32_ncg
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 2,
        dout_WIDTH => 8)
    port map (
        din0 => col_buf_0_val_0_0_fu_1140_p3,
        din1 => col_buf_0_val_1_0_fu_1159_p3,
        din2 => col_buf_0_val_2_0_fu_1178_p3,
        din3 => row_assign_9_0_1_t_reg_2538,
        dout => tmp_33_fu_1242_p5);

    subsamble_mux_32_ncg_U28 : component subsamble_mux_32_ncg
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 2,
        dout_WIDTH => 8)
    port map (
        din0 => col_buf_0_val_0_0_fu_1140_p3,
        din1 => col_buf_0_val_1_0_fu_1159_p3,
        din2 => col_buf_0_val_2_0_fu_1178_p3,
        din3 => row_assign_9_0_2_t_reg_2545,
        dout => tmp_37_fu_1260_p5);

    subsamble_mux_32_ncg_U29 : component subsamble_mux_32_ncg
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 2,
        dout_WIDTH => 8)
    port map (
        din0 => right_border_buf_1_s_fu_342,
        din1 => right_border_buf_1_1_fu_346,
        din2 => ap_const_lv8_0,
        din3 => col_assign_2_0_t_fu_1123_p2,
        dout => tmp_42_fu_1296_p5);

    subsamble_mux_32_ncg_U30 : component subsamble_mux_32_ncg
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 2,
        dout_WIDTH => 8)
    port map (
        din0 => right_border_buf_1_2_fu_354,
        din1 => right_border_buf_1_3_fu_358,
        din2 => ap_const_lv8_0,
        din3 => col_assign_2_0_t_fu_1123_p2,
        dout => tmp_43_fu_1315_p5);

    subsamble_mux_32_ncg_U31 : component subsamble_mux_32_ncg
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 2,
        dout_WIDTH => 8)
    port map (
        din0 => right_border_buf_1_4_fu_366,
        din1 => right_border_buf_1_5_fu_370,
        din2 => ap_const_lv8_0,
        din3 => col_assign_2_0_t_fu_1123_p2,
        dout => tmp_44_fu_1334_p5);

    subsamble_mux_32_ncg_U32 : component subsamble_mux_32_ncg
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 2,
        dout_WIDTH => 8)
    port map (
        din0 => col_buf_1_val_0_0_fu_1308_p3,
        din1 => col_buf_1_val_1_0_fu_1327_p3,
        din2 => col_buf_1_val_2_0_fu_1346_p3,
        din3 => row_assign_9_1_0_t_reg_2552,
        dout => tmp_50_fu_1392_p5);

    subsamble_mux_32_ncg_U33 : component subsamble_mux_32_ncg
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 2,
        dout_WIDTH => 8)
    port map (
        din0 => col_buf_1_val_0_0_fu_1308_p3,
        din1 => col_buf_1_val_1_0_fu_1327_p3,
        din2 => col_buf_1_val_2_0_fu_1346_p3,
        din3 => row_assign_9_0_1_t_reg_2538,
        dout => tmp_51_fu_1410_p5);

    subsamble_mux_32_ncg_U34 : component subsamble_mux_32_ncg
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 2,
        dout_WIDTH => 8)
    port map (
        din0 => col_buf_1_val_0_0_fu_1308_p3,
        din1 => col_buf_1_val_1_0_fu_1327_p3,
        din2 => col_buf_1_val_2_0_fu_1346_p3,
        din3 => row_assign_9_0_2_t_reg_2545,
        dout => tmp_52_fu_1428_p5);

    subsamble_mux_32_ncg_U35 : component subsamble_mux_32_ncg
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 2,
        dout_WIDTH => 8)
    port map (
        din0 => right_border_buf_2_5_fu_374,
        din1 => right_border_buf_2_4_fu_362,
        din2 => ap_const_lv8_0,
        din3 => col_assign_2_0_t_fu_1123_p2,
        dout => tmp_57_fu_1455_p5);

    subsamble_mux_32_ncg_U36 : component subsamble_mux_32_ncg
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 2,
        dout_WIDTH => 8)
    port map (
        din0 => right_border_buf_2_3_fu_350,
        din1 => right_border_buf_2_2_fu_338,
        din2 => ap_const_lv8_0,
        din3 => col_assign_2_0_t_fu_1123_p2,
        dout => tmp_58_fu_1474_p5);

    subsamble_mux_32_ncg_U37 : component subsamble_mux_32_ncg
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 2,
        dout_WIDTH => 8)
    port map (
        din0 => right_border_buf_2_1_fu_326,
        din1 => right_border_buf_2_s_fu_314,
        din2 => ap_const_lv8_0,
        din3 => col_assign_2_0_t_fu_1123_p2,
        dout => tmp_59_fu_1493_p5);

    subsamble_mux_32_ncg_U38 : component subsamble_mux_32_ncg
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 2,
        dout_WIDTH => 8)
    port map (
        din0 => col_buf_2_val_0_0_fu_1467_p3,
        din1 => col_buf_2_val_1_0_fu_1486_p3,
        din2 => col_buf_2_val_2_0_fu_1505_p3,
        din3 => row_assign_9_1_0_t_reg_2552,
        dout => tmp_60_fu_1542_p5);

    subsamble_mux_32_ncg_U39 : component subsamble_mux_32_ncg
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 2,
        dout_WIDTH => 8)
    port map (
        din0 => col_buf_2_val_0_0_fu_1467_p3,
        din1 => col_buf_2_val_1_0_fu_1486_p3,
        din2 => col_buf_2_val_2_0_fu_1505_p3,
        din3 => row_assign_9_0_1_t_reg_2538,
        dout => tmp_61_fu_1560_p5);

    subsamble_mux_32_ncg_U40 : component subsamble_mux_32_ncg
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 2,
        dout_WIDTH => 8)
    port map (
        din0 => col_buf_2_val_0_0_fu_1467_p3,
        din1 => col_buf_2_val_1_0_fu_1486_p3,
        din2 => col_buf_2_val_2_0_fu_1505_p3,
        din3 => row_assign_9_0_2_t_reg_2545,
        dout => tmp_62_fu_1578_p5);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter0 <= ap_const_logic_0;
            else
                if (((exitcond_fu_955_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_enable_reg_pp0_iter0 <= ap_const_logic_0;
                elsif (((exitcond1_fu_625_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
                    ap_enable_reg_pp0_iter0 <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then
                    if ((ap_const_logic_1 = ap_condition_pp0_exit_iter1_state5)) then 
                        ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter0;
                    elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                        ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter3 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
                elsif (((exitcond1_fu_625_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
                    ap_enable_reg_pp0_iter3 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    t_V_2_reg_598_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((exitcond_fu_955_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                t_V_2_reg_598 <= j_V_fu_961_p2;
            elsif (((exitcond1_fu_625_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
                t_V_2_reg_598 <= ap_const_lv11_0;
            end if; 
        end if;
    end process;

    t_V_reg_587_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_7_fu_615_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                t_V_reg_587 <= ap_const_lv11_0;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
                t_V_reg_587 <= i_V_reg_2493;
            end if; 
        end if;
    end process;

    tmp_5_reg_576_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                tmp_5_reg_576 <= ap_const_lv2_0;
            elsif (((tmp_7_fu_615_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                tmp_5_reg_576 <= tmp_6_fu_609_p2;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((exitcond_fu_955_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                brmerge_reg_2576 <= brmerge_fu_1073_p2;
                k_buf_0_val_3_addr_reg_2589 <= tmp_25_fu_1078_p1(11 - 1 downto 0);
                k_buf_0_val_4_addr_reg_2595 <= tmp_25_fu_1078_p1(11 - 1 downto 0);
                k_buf_0_val_5_addr_reg_2601 <= tmp_25_fu_1078_p1(11 - 1 downto 0);
                k_buf_1_val_3_addr_reg_2611 <= tmp_25_fu_1078_p1(11 - 1 downto 0);
                k_buf_1_val_4_addr_reg_2617 <= tmp_25_fu_1078_p1(11 - 1 downto 0);
                k_buf_1_val_5_addr_reg_2623 <= tmp_25_fu_1078_p1(11 - 1 downto 0);
                k_buf_2_val_3_addr_reg_2629 <= tmp_25_fu_1078_p1(11 - 1 downto 0);
                k_buf_2_val_4_addr_reg_2635 <= tmp_25_fu_1078_p1(11 - 1 downto 0);
                k_buf_2_val_5_addr_reg_2641 <= tmp_25_fu_1078_p1(11 - 1 downto 0);
                or_cond_i_i_reg_2567 <= or_cond_i_i_fu_1009_p2;
                or_cond_i_reg_2607 <= or_cond_i_fu_1091_p2;
                tmp_67_reg_2571 <= tmp_67_fu_1069_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                exitcond_reg_2558 <= exitcond_fu_955_p2;
                exitcond_reg_2558_pp0_iter1_reg <= exitcond_reg_2558;
                or_cond_i_reg_2607_pp0_iter1_reg <= or_cond_i_reg_2607;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state3)) then
                i_V_reg_2493 <= i_V_fu_631_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((exitcond1_fu_625_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then
                icmp_reg_2507 <= icmp_fu_659_p2;
                row_assign_9_0_1_t_reg_2538 <= row_assign_9_0_1_t_fu_875_p2;
                row_assign_9_0_2_t_reg_2545 <= row_assign_9_0_2_t_fu_913_p2;
                row_assign_9_1_0_t_reg_2552 <= row_assign_9_1_0_t_fu_945_p2;
                row_assign_9_reg_2533 <= row_assign_9_fu_837_p2;
                tmp_117_0_1_reg_2516 <= tmp_117_0_1_fu_671_p2;
                tmp_1_reg_2498 <= tmp_1_fu_637_p2;
                tmp_73_0_0_not_reg_2502 <= tmp_73_0_0_not_fu_643_p2;
                tmp_8_reg_2512 <= tmp_8_fu_665_p2;
                tmp_9_reg_2520 <= tmp_9_fu_677_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                or_cond_i_reg_2607_pp0_iter2_reg <= or_cond_i_reg_2607_pp0_iter1_reg;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((or_cond_i_reg_2607_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                p_Val2_10_reg_2715 <= p_Val2_10_fu_1958_p3;
                p_Val2_11_reg_2720 <= p_Val2_11_fu_2143_p3;
                p_Val2_9_reg_2710 <= p_Val2_9_fu_1773_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_predicate_op230_read_state5 = ap_const_boolean_1))) then
                right_border_buf_0_1_fu_310 <= right_border_buf_0_s_fu_306;
                right_border_buf_0_2_fu_318 <= col_buf_0_val_1_0_fu_1159_p3;
                right_border_buf_0_3_fu_322 <= right_border_buf_0_2_fu_318;
                right_border_buf_0_4_fu_330 <= col_buf_0_val_2_0_fu_1178_p3;
                right_border_buf_0_5_fu_334 <= right_border_buf_0_4_fu_330;
                right_border_buf_0_s_fu_306 <= col_buf_0_val_0_0_fu_1140_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_predicate_op272_read_state5 = ap_const_boolean_1))) then
                right_border_buf_1_1_fu_346 <= right_border_buf_1_s_fu_342;
                right_border_buf_1_2_fu_354 <= col_buf_1_val_1_0_fu_1327_p3;
                right_border_buf_1_3_fu_358 <= right_border_buf_1_2_fu_354;
                right_border_buf_1_4_fu_366 <= col_buf_1_val_2_0_fu_1346_p3;
                right_border_buf_1_5_fu_370 <= right_border_buf_1_4_fu_366;
                right_border_buf_1_s_fu_342 <= col_buf_1_val_0_0_fu_1308_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_predicate_op308_read_state5 = ap_const_boolean_1))) then
                right_border_buf_2_1_fu_326 <= col_buf_2_val_2_0_fu_1505_p3;
                right_border_buf_2_2_fu_338 <= right_border_buf_2_3_fu_350;
                right_border_buf_2_3_fu_350 <= col_buf_2_val_1_0_fu_1486_p3;
                right_border_buf_2_4_fu_362 <= right_border_buf_2_5_fu_374;
                right_border_buf_2_5_fu_374 <= col_buf_2_val_0_0_fu_1467_p3;
                right_border_buf_2_s_fu_314 <= right_border_buf_2_1_fu_326;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((exitcond_reg_2558_pp0_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                src_kernel_win_0_va_1_fu_238 <= src_kernel_win_0_va_fu_234;
                src_kernel_win_0_va_2_fu_242 <= src_kernel_win_0_va_7_reg_2654;
                src_kernel_win_0_va_3_fu_246 <= src_kernel_win_0_va_2_fu_242;
                src_kernel_win_0_va_4_fu_250 <= src_kernel_win_0_va_8_reg_2661;
                src_kernel_win_0_va_5_fu_254 <= src_kernel_win_0_va_4_fu_250;
                src_kernel_win_0_va_fu_234 <= src_kernel_win_0_va_6_reg_2647;
                src_kernel_win_1_va_1_fu_262 <= src_kernel_win_1_va_fu_258;
                src_kernel_win_1_va_2_fu_266 <= src_kernel_win_1_va_7_reg_2675;
                src_kernel_win_1_va_3_fu_270 <= src_kernel_win_1_va_2_fu_266;
                src_kernel_win_1_va_4_fu_274 <= src_kernel_win_1_va_8_reg_2682;
                src_kernel_win_1_va_5_fu_278 <= src_kernel_win_1_va_4_fu_274;
                src_kernel_win_1_va_fu_258 <= src_kernel_win_1_va_6_reg_2668;
                src_kernel_win_2_va_1_fu_286 <= src_kernel_win_2_va_fu_282;
                src_kernel_win_2_va_2_fu_290 <= src_kernel_win_2_va_10_reg_2696;
                src_kernel_win_2_va_3_fu_294 <= src_kernel_win_2_va_2_fu_290;
                src_kernel_win_2_va_4_fu_298 <= src_kernel_win_2_va_11_reg_2703;
                src_kernel_win_2_va_5_fu_302 <= src_kernel_win_2_va_4_fu_298;
                src_kernel_win_2_va_fu_282 <= src_kernel_win_2_va_9_reg_2689;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((exitcond_reg_2558 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                src_kernel_win_0_va_6_reg_2647 <= src_kernel_win_0_va_6_fu_1235_p3;
                src_kernel_win_0_va_7_reg_2654 <= src_kernel_win_0_va_7_fu_1253_p3;
                src_kernel_win_0_va_8_reg_2661 <= src_kernel_win_0_va_8_fu_1271_p3;
                src_kernel_win_1_va_6_reg_2668 <= src_kernel_win_1_va_6_fu_1403_p3;
                src_kernel_win_1_va_7_reg_2675 <= src_kernel_win_1_va_7_fu_1421_p3;
                src_kernel_win_1_va_8_reg_2682 <= src_kernel_win_1_va_8_fu_1439_p3;
                src_kernel_win_2_va_10_reg_2696 <= src_kernel_win_2_va_10_fu_1571_p3;
                src_kernel_win_2_va_11_reg_2703 <= src_kernel_win_2_va_11_fu_1589_p3;
                src_kernel_win_2_va_9_reg_2689 <= src_kernel_win_2_va_9_fu_1553_p3;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_CS_fsm_state1, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter3, ap_CS_fsm_state2, exitcond1_fu_625_p2, ap_CS_fsm_state3, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_subdone, ap_enable_reg_pp0_iter2, tmp_7_fu_615_p2)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                if (((tmp_7_fu_615_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                    ap_NS_fsm <= ap_ST_fsm_state3;
                else
                    ap_NS_fsm <= ap_ST_fsm_state2;
                end if;
            when ap_ST_fsm_state3 => 
                if (((exitcond1_fu_625_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                end if;
            when ap_ST_fsm_pp0_stage0 => 
                if ((not(((ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) and not(((ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                elsif ((((ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0)))) then
                    ap_NS_fsm <= ap_ST_fsm_state8;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                end if;
            when ap_ST_fsm_state8 => 
                ap_NS_fsm <= ap_ST_fsm_state3;
            when others =>  
                ap_NS_fsm <= "XXXXX";
        end case;
    end process;
    ImagLoc_x_fu_983_p2 <= std_logic_vector(signed(ap_const_lv12_FFF) + signed(t_V_2_cast_fu_951_p1));
    OP1_V_0_2_cast_fu_1646_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(src_kernel_win_0_va_1_fu_238),10));
    OP1_V_0_cast_fu_1605_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(src_kernel_win_0_va_5_fu_254),10));
    OP1_V_1_2_cast_fu_1831_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(src_kernel_win_1_va_1_fu_262),10));
    OP1_V_1_cast_fu_1790_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(src_kernel_win_1_va_5_fu_278),10));
    OP1_V_2_2_cast_fu_2016_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(src_kernel_win_2_va_1_fu_286),10));
    OP1_V_2_cast_fu_1975_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(src_kernel_win_2_va_5_fu_302),10));
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(3);
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
    ap_CS_fsm_state8 <= ap_CS_fsm(4);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_01001_assign_proc : process(p_src_data_stream_0_V_empty_n, p_src_data_stream_1_V_empty_n, p_src_data_stream_2_V_empty_n, p_dst_data_stream_0_V_full_n, p_dst_data_stream_1_V_full_n, p_dst_data_stream_2_V_full_n, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter3, or_cond_i_reg_2607_pp0_iter2_reg, ap_predicate_op218_read_state5, ap_predicate_op230_read_state5, ap_predicate_op260_read_state5, ap_predicate_op272_read_state5, ap_predicate_op299_read_state5, ap_predicate_op308_read_state5)
    begin
                ap_block_pp0_stage0_01001 <= (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (((or_cond_i_reg_2607_pp0_iter2_reg = ap_const_lv1_1) and (p_dst_data_stream_2_V_full_n = ap_const_logic_0)) or ((or_cond_i_reg_2607_pp0_iter2_reg = ap_const_lv1_1) and (p_dst_data_stream_1_V_full_n = ap_const_logic_0)) or ((or_cond_i_reg_2607_pp0_iter2_reg = ap_const_lv1_1) and (p_dst_data_stream_0_V_full_n = ap_const_logic_0)))) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (((p_src_data_stream_2_V_empty_n = ap_const_logic_0) and (ap_predicate_op308_read_state5 = ap_const_boolean_1)) or ((p_src_data_stream_2_V_empty_n = ap_const_logic_0) and (ap_predicate_op299_read_state5 = ap_const_boolean_1)) or ((p_src_data_stream_1_V_empty_n = ap_const_logic_0) and (ap_predicate_op272_read_state5 = ap_const_boolean_1)) or ((p_src_data_stream_1_V_empty_n = ap_const_logic_0) and (ap_predicate_op260_read_state5 = ap_const_boolean_1)) or ((p_src_data_stream_0_V_empty_n = ap_const_logic_0) and (ap_predicate_op230_read_state5 = ap_const_boolean_1)) or ((p_src_data_stream_0_V_empty_n = ap_const_logic_0) and (ap_predicate_op218_read_state5 = ap_const_boolean_1)))));
    end process;


    ap_block_pp0_stage0_11001_assign_proc : process(p_src_data_stream_0_V_empty_n, p_src_data_stream_1_V_empty_n, p_src_data_stream_2_V_empty_n, p_dst_data_stream_0_V_full_n, p_dst_data_stream_1_V_full_n, p_dst_data_stream_2_V_full_n, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter3, or_cond_i_reg_2607_pp0_iter2_reg, ap_predicate_op218_read_state5, ap_predicate_op230_read_state5, ap_predicate_op260_read_state5, ap_predicate_op272_read_state5, ap_predicate_op299_read_state5, ap_predicate_op308_read_state5)
    begin
                ap_block_pp0_stage0_11001 <= (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (((or_cond_i_reg_2607_pp0_iter2_reg = ap_const_lv1_1) and (p_dst_data_stream_2_V_full_n = ap_const_logic_0)) or ((or_cond_i_reg_2607_pp0_iter2_reg = ap_const_lv1_1) and (p_dst_data_stream_1_V_full_n = ap_const_logic_0)) or ((or_cond_i_reg_2607_pp0_iter2_reg = ap_const_lv1_1) and (p_dst_data_stream_0_V_full_n = ap_const_logic_0)))) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (((p_src_data_stream_2_V_empty_n = ap_const_logic_0) and (ap_predicate_op308_read_state5 = ap_const_boolean_1)) or ((p_src_data_stream_2_V_empty_n = ap_const_logic_0) and (ap_predicate_op299_read_state5 = ap_const_boolean_1)) or ((p_src_data_stream_1_V_empty_n = ap_const_logic_0) and (ap_predicate_op272_read_state5 = ap_const_boolean_1)) or ((p_src_data_stream_1_V_empty_n = ap_const_logic_0) and (ap_predicate_op260_read_state5 = ap_const_boolean_1)) or ((p_src_data_stream_0_V_empty_n = ap_const_logic_0) and (ap_predicate_op230_read_state5 = ap_const_boolean_1)) or ((p_src_data_stream_0_V_empty_n = ap_const_logic_0) and (ap_predicate_op218_read_state5 = ap_const_boolean_1)))));
    end process;


    ap_block_pp0_stage0_subdone_assign_proc : process(p_src_data_stream_0_V_empty_n, p_src_data_stream_1_V_empty_n, p_src_data_stream_2_V_empty_n, p_dst_data_stream_0_V_full_n, p_dst_data_stream_1_V_full_n, p_dst_data_stream_2_V_full_n, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter3, or_cond_i_reg_2607_pp0_iter2_reg, ap_predicate_op218_read_state5, ap_predicate_op230_read_state5, ap_predicate_op260_read_state5, ap_predicate_op272_read_state5, ap_predicate_op299_read_state5, ap_predicate_op308_read_state5)
    begin
                ap_block_pp0_stage0_subdone <= (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (((or_cond_i_reg_2607_pp0_iter2_reg = ap_const_lv1_1) and (p_dst_data_stream_2_V_full_n = ap_const_logic_0)) or ((or_cond_i_reg_2607_pp0_iter2_reg = ap_const_lv1_1) and (p_dst_data_stream_1_V_full_n = ap_const_logic_0)) or ((or_cond_i_reg_2607_pp0_iter2_reg = ap_const_lv1_1) and (p_dst_data_stream_0_V_full_n = ap_const_logic_0)))) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (((p_src_data_stream_2_V_empty_n = ap_const_logic_0) and (ap_predicate_op308_read_state5 = ap_const_boolean_1)) or ((p_src_data_stream_2_V_empty_n = ap_const_logic_0) and (ap_predicate_op299_read_state5 = ap_const_boolean_1)) or ((p_src_data_stream_1_V_empty_n = ap_const_logic_0) and (ap_predicate_op272_read_state5 = ap_const_boolean_1)) or ((p_src_data_stream_1_V_empty_n = ap_const_logic_0) and (ap_predicate_op260_read_state5 = ap_const_boolean_1)) or ((p_src_data_stream_0_V_empty_n = ap_const_logic_0) and (ap_predicate_op230_read_state5 = ap_const_boolean_1)) or ((p_src_data_stream_0_V_empty_n = ap_const_logic_0) and (ap_predicate_op218_read_state5 = ap_const_boolean_1)))));
    end process;

        ap_block_state4_pp0_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state5_pp0_stage0_iter1_assign_proc : process(p_src_data_stream_0_V_empty_n, p_src_data_stream_1_V_empty_n, p_src_data_stream_2_V_empty_n, ap_predicate_op218_read_state5, ap_predicate_op230_read_state5, ap_predicate_op260_read_state5, ap_predicate_op272_read_state5, ap_predicate_op299_read_state5, ap_predicate_op308_read_state5)
    begin
                ap_block_state5_pp0_stage0_iter1 <= (((p_src_data_stream_2_V_empty_n = ap_const_logic_0) and (ap_predicate_op308_read_state5 = ap_const_boolean_1)) or ((p_src_data_stream_2_V_empty_n = ap_const_logic_0) and (ap_predicate_op299_read_state5 = ap_const_boolean_1)) or ((p_src_data_stream_1_V_empty_n = ap_const_logic_0) and (ap_predicate_op272_read_state5 = ap_const_boolean_1)) or ((p_src_data_stream_1_V_empty_n = ap_const_logic_0) and (ap_predicate_op260_read_state5 = ap_const_boolean_1)) or ((p_src_data_stream_0_V_empty_n = ap_const_logic_0) and (ap_predicate_op230_read_state5 = ap_const_boolean_1)) or ((p_src_data_stream_0_V_empty_n = ap_const_logic_0) and (ap_predicate_op218_read_state5 = ap_const_boolean_1)));
    end process;

        ap_block_state6_pp0_stage0_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state7_pp0_stage0_iter3_assign_proc : process(p_dst_data_stream_0_V_full_n, p_dst_data_stream_1_V_full_n, p_dst_data_stream_2_V_full_n, or_cond_i_reg_2607_pp0_iter2_reg)
    begin
                ap_block_state7_pp0_stage0_iter3 <= (((or_cond_i_reg_2607_pp0_iter2_reg = ap_const_lv1_1) and (p_dst_data_stream_2_V_full_n = ap_const_logic_0)) or ((or_cond_i_reg_2607_pp0_iter2_reg = ap_const_lv1_1) and (p_dst_data_stream_1_V_full_n = ap_const_logic_0)) or ((or_cond_i_reg_2607_pp0_iter2_reg = ap_const_lv1_1) and (p_dst_data_stream_0_V_full_n = ap_const_logic_0)));
    end process;


    ap_condition_539_assign_proc : process(exitcond_reg_2558, or_cond_i_i_reg_2567, icmp_reg_2507, tmp_8_reg_2512)
    begin
                ap_condition_539 <= ((tmp_8_reg_2512 = ap_const_lv1_1) and (or_cond_i_i_reg_2567 = ap_const_lv1_1) and (icmp_reg_2507 = ap_const_lv1_0) and (exitcond_reg_2558 = ap_const_lv1_0));
    end process;


    ap_condition_545_assign_proc : process(exitcond_reg_2558, or_cond_i_i_reg_2567, icmp_reg_2507, tmp_117_0_1_reg_2516)
    begin
                ap_condition_545 <= ((tmp_117_0_1_reg_2516 = ap_const_lv1_1) and (or_cond_i_i_reg_2567 = ap_const_lv1_1) and (icmp_reg_2507 = ap_const_lv1_0) and (exitcond_reg_2558 = ap_const_lv1_0));
    end process;


    ap_condition_62_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0)
    begin
                ap_condition_62 <= ((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0));
    end process;


    ap_condition_pp0_exit_iter1_state5_assign_proc : process(ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter0)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_condition_pp0_exit_iter1_state5 <= ap_const_logic_1;
        else 
            ap_condition_pp0_exit_iter1_state5 <= ap_const_logic_0;
        end if; 
    end process;


    ap_done_assign_proc : process(ap_start, ap_CS_fsm_state1, exitcond1_fu_625_p2, ap_CS_fsm_state3)
    begin
        if ((((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1)) or ((exitcond1_fu_625_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state3)))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);

    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter2)
    begin
        if (((ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_predicate_op218_read_state5_assign_proc : process(exitcond_reg_2558, or_cond_i_i_reg_2567, icmp_reg_2507)
    begin
                ap_predicate_op218_read_state5 <= ((or_cond_i_i_reg_2567 = ap_const_lv1_1) and (icmp_reg_2507 = ap_const_lv1_0) and (exitcond_reg_2558 = ap_const_lv1_0));
    end process;


    ap_predicate_op230_read_state5_assign_proc : process(exitcond_reg_2558, or_cond_i_i_reg_2567, icmp_reg_2507, tmp_1_reg_2498)
    begin
                ap_predicate_op230_read_state5 <= ((tmp_1_reg_2498 = ap_const_lv1_1) and (icmp_reg_2507 = ap_const_lv1_1) and (or_cond_i_i_reg_2567 = ap_const_lv1_1) and (exitcond_reg_2558 = ap_const_lv1_0));
    end process;


    ap_predicate_op260_read_state5_assign_proc : process(exitcond_reg_2558, or_cond_i_i_reg_2567, icmp_reg_2507)
    begin
                ap_predicate_op260_read_state5 <= ((or_cond_i_i_reg_2567 = ap_const_lv1_1) and (icmp_reg_2507 = ap_const_lv1_0) and (exitcond_reg_2558 = ap_const_lv1_0));
    end process;


    ap_predicate_op272_read_state5_assign_proc : process(exitcond_reg_2558, or_cond_i_i_reg_2567, icmp_reg_2507, tmp_1_reg_2498)
    begin
                ap_predicate_op272_read_state5 <= ((tmp_1_reg_2498 = ap_const_lv1_1) and (icmp_reg_2507 = ap_const_lv1_1) and (or_cond_i_i_reg_2567 = ap_const_lv1_1) and (exitcond_reg_2558 = ap_const_lv1_0));
    end process;


    ap_predicate_op299_read_state5_assign_proc : process(exitcond_reg_2558, or_cond_i_i_reg_2567, icmp_reg_2507)
    begin
                ap_predicate_op299_read_state5 <= ((or_cond_i_i_reg_2567 = ap_const_lv1_1) and (icmp_reg_2507 = ap_const_lv1_0) and (exitcond_reg_2558 = ap_const_lv1_0));
    end process;


    ap_predicate_op308_read_state5_assign_proc : process(exitcond_reg_2558, or_cond_i_i_reg_2567, icmp_reg_2507, tmp_1_reg_2498)
    begin
                ap_predicate_op308_read_state5 <= ((tmp_1_reg_2498 = ap_const_lv1_1) and (icmp_reg_2507 = ap_const_lv1_1) and (or_cond_i_i_reg_2567 = ap_const_lv1_1) and (exitcond_reg_2558 = ap_const_lv1_0));
    end process;


    ap_ready_assign_proc : process(exitcond1_fu_625_p2, ap_CS_fsm_state3)
    begin
        if (((exitcond1_fu_625_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;

    brmerge_fu_1073_p2 <= (tmp_73_0_0_not_reg_2502 or tmp_17_fu_1003_p2);
    col_assign_2_0_t_fu_1123_p2 <= (tmp_67_reg_2571 xor ap_const_lv2_3);
    col_buf_0_val_0_0_fu_1140_p3 <= 
        k_buf_0_val_3_q0 when (brmerge_reg_2576(0) = '1') else 
        tmp_26_fu_1128_p5;
    col_buf_0_val_1_0_fu_1159_p3 <= 
        k_buf_0_val_4_q0 when (brmerge_reg_2576(0) = '1') else 
        tmp_27_fu_1147_p5;
    col_buf_0_val_2_0_fu_1178_p3 <= 
        k_buf_0_val_5_q0 when (brmerge_reg_2576(0) = '1') else 
        tmp_28_fu_1166_p5;
    col_buf_1_val_0_0_fu_1308_p3 <= 
        k_buf_1_val_3_q0 when (brmerge_reg_2576(0) = '1') else 
        tmp_42_fu_1296_p5;
    col_buf_1_val_1_0_fu_1327_p3 <= 
        k_buf_1_val_4_q0 when (brmerge_reg_2576(0) = '1') else 
        tmp_43_fu_1315_p5;
    col_buf_1_val_2_0_fu_1346_p3 <= 
        k_buf_1_val_5_q0 when (brmerge_reg_2576(0) = '1') else 
        tmp_44_fu_1334_p5;
    col_buf_2_val_0_0_fu_1467_p3 <= 
        k_buf_2_val_3_q0 when (brmerge_reg_2576(0) = '1') else 
        tmp_57_fu_1455_p5;
    col_buf_2_val_1_0_fu_1486_p3 <= 
        k_buf_2_val_4_q0 when (brmerge_reg_2576(0) = '1') else 
        tmp_58_fu_1474_p5;
    col_buf_2_val_2_0_fu_1505_p3 <= 
        k_buf_2_val_5_q0 when (brmerge_reg_2576(0) = '1') else 
        tmp_59_fu_1493_p5;
    exitcond1_fu_625_p2 <= "1" when (t_V_reg_587 = ap_const_lv11_41C) else "0";
    exitcond_fu_955_p2 <= "1" when (t_V_2_reg_598 = ap_const_lv11_692) else "0";
    i_V_fu_631_p2 <= std_logic_vector(unsigned(t_V_reg_587) + unsigned(ap_const_lv11_1));
    icmp1_fu_977_p2 <= "0" when (tmp_63_fu_967_p4 = ap_const_lv10_0) else "1";
    icmp_fu_659_p2 <= "0" when (tmp_fu_649_p4 = ap_const_lv10_0) else "1";
    isneg_1_fu_1880_p3 <= p_Val2_5_fu_1874_p2(10 downto 10);
    isneg_2_fu_2065_p3 <= p_Val2_s_fu_2059_p2(10 downto 10);
    isneg_fu_1695_p3 <= p_Val2_2_fu_1689_p2(10 downto 10);
    j_V_fu_961_p2 <= std_logic_vector(unsigned(t_V_2_reg_598) + unsigned(ap_const_lv11_1));
    k_buf_0_val_3_address0 <= tmp_25_fu_1078_p1(11 - 1 downto 0);

    k_buf_0_val_3_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            k_buf_0_val_3_ce0 <= ap_const_logic_1;
        else 
            k_buf_0_val_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    k_buf_0_val_3_ce1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, exitcond_reg_2558, or_cond_i_i_reg_2567, icmp_reg_2507, tmp_8_reg_2512, ap_predicate_op230_read_state5, ap_block_pp0_stage0_11001)
    begin
        if ((((tmp_8_reg_2512 = ap_const_lv1_1) and (or_cond_i_i_reg_2567 = ap_const_lv1_1) and (icmp_reg_2507 = ap_const_lv1_0) and (exitcond_reg_2558 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_predicate_op230_read_state5 = ap_const_boolean_1)))) then 
            k_buf_0_val_3_ce1 <= ap_const_logic_1;
        else 
            k_buf_0_val_3_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    k_buf_0_val_3_we1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, exitcond_reg_2558, or_cond_i_i_reg_2567, icmp_reg_2507, tmp_8_reg_2512, ap_predicate_op230_read_state5, ap_block_pp0_stage0_11001)
    begin
        if ((((tmp_8_reg_2512 = ap_const_lv1_1) and (or_cond_i_i_reg_2567 = ap_const_lv1_1) and (icmp_reg_2507 = ap_const_lv1_0) and (exitcond_reg_2558 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_predicate_op230_read_state5 = ap_const_boolean_1)))) then 
            k_buf_0_val_3_we1 <= ap_const_logic_1;
        else 
            k_buf_0_val_3_we1 <= ap_const_logic_0;
        end if; 
    end process;

    k_buf_0_val_4_address0 <= tmp_25_fu_1078_p1(11 - 1 downto 0);

    k_buf_0_val_4_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            k_buf_0_val_4_ce0 <= ap_const_logic_1;
        else 
            k_buf_0_val_4_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    k_buf_0_val_4_ce1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, exitcond_reg_2558, or_cond_i_i_reg_2567, icmp_reg_2507, tmp_117_0_1_reg_2516, ap_predicate_op230_read_state5, ap_block_pp0_stage0_11001)
    begin
        if ((((tmp_117_0_1_reg_2516 = ap_const_lv1_1) and (or_cond_i_i_reg_2567 = ap_const_lv1_1) and (icmp_reg_2507 = ap_const_lv1_0) and (exitcond_reg_2558 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_predicate_op230_read_state5 = ap_const_boolean_1)))) then 
            k_buf_0_val_4_ce1 <= ap_const_logic_1;
        else 
            k_buf_0_val_4_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    k_buf_0_val_4_d1_assign_proc : process(p_src_data_stream_0_V_dout, ap_predicate_op230_read_state5, k_buf_0_val_3_q0, ap_condition_545, ap_condition_62)
    begin
        if ((ap_const_boolean_1 = ap_condition_62)) then
            if ((ap_predicate_op230_read_state5 = ap_const_boolean_1)) then 
                k_buf_0_val_4_d1 <= k_buf_0_val_3_q0;
            elsif ((ap_const_boolean_1 = ap_condition_545)) then 
                k_buf_0_val_4_d1 <= p_src_data_stream_0_V_dout;
            else 
                k_buf_0_val_4_d1 <= "XXXXXXXX";
            end if;
        else 
            k_buf_0_val_4_d1 <= "XXXXXXXX";
        end if; 
    end process;


    k_buf_0_val_4_we1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, exitcond_reg_2558, or_cond_i_i_reg_2567, icmp_reg_2507, tmp_117_0_1_reg_2516, ap_predicate_op230_read_state5, ap_block_pp0_stage0_11001)
    begin
        if ((((tmp_117_0_1_reg_2516 = ap_const_lv1_1) and (or_cond_i_i_reg_2567 = ap_const_lv1_1) and (icmp_reg_2507 = ap_const_lv1_0) and (exitcond_reg_2558 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_predicate_op230_read_state5 = ap_const_boolean_1)))) then 
            k_buf_0_val_4_we1 <= ap_const_logic_1;
        else 
            k_buf_0_val_4_we1 <= ap_const_logic_0;
        end if; 
    end process;

    k_buf_0_val_5_address0 <= tmp_25_fu_1078_p1(11 - 1 downto 0);

    k_buf_0_val_5_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            k_buf_0_val_5_ce0 <= ap_const_logic_1;
        else 
            k_buf_0_val_5_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    k_buf_0_val_5_ce1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, exitcond_reg_2558, or_cond_i_i_reg_2567, icmp_reg_2507, tmp_8_reg_2512, ap_predicate_op230_read_state5, ap_block_pp0_stage0_11001)
    begin
        if ((((tmp_8_reg_2512 = ap_const_lv1_1) and (or_cond_i_i_reg_2567 = ap_const_lv1_1) and (icmp_reg_2507 = ap_const_lv1_0) and (exitcond_reg_2558 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_predicate_op230_read_state5 = ap_const_boolean_1)))) then 
            k_buf_0_val_5_ce1 <= ap_const_logic_1;
        else 
            k_buf_0_val_5_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    k_buf_0_val_5_d1_assign_proc : process(p_src_data_stream_0_V_dout, ap_predicate_op230_read_state5, k_buf_0_val_4_q0, ap_condition_62, ap_condition_539)
    begin
        if ((ap_const_boolean_1 = ap_condition_62)) then
            if ((ap_predicate_op230_read_state5 = ap_const_boolean_1)) then 
                k_buf_0_val_5_d1 <= k_buf_0_val_4_q0;
            elsif ((ap_const_boolean_1 = ap_condition_539)) then 
                k_buf_0_val_5_d1 <= p_src_data_stream_0_V_dout;
            else 
                k_buf_0_val_5_d1 <= "XXXXXXXX";
            end if;
        else 
            k_buf_0_val_5_d1 <= "XXXXXXXX";
        end if; 
    end process;


    k_buf_0_val_5_we1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, exitcond_reg_2558, or_cond_i_i_reg_2567, icmp_reg_2507, tmp_8_reg_2512, ap_predicate_op230_read_state5, ap_block_pp0_stage0_11001)
    begin
        if ((((tmp_8_reg_2512 = ap_const_lv1_1) and (or_cond_i_i_reg_2567 = ap_const_lv1_1) and (icmp_reg_2507 = ap_const_lv1_0) and (exitcond_reg_2558 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_predicate_op230_read_state5 = ap_const_boolean_1)))) then 
            k_buf_0_val_5_we1 <= ap_const_logic_1;
        else 
            k_buf_0_val_5_we1 <= ap_const_logic_0;
        end if; 
    end process;

    k_buf_1_val_3_address0 <= tmp_25_fu_1078_p1(11 - 1 downto 0);

    k_buf_1_val_3_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            k_buf_1_val_3_ce0 <= ap_const_logic_1;
        else 
            k_buf_1_val_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    k_buf_1_val_3_ce1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, exitcond_reg_2558, or_cond_i_i_reg_2567, icmp_reg_2507, tmp_8_reg_2512, ap_predicate_op272_read_state5, ap_block_pp0_stage0_11001)
    begin
        if ((((tmp_8_reg_2512 = ap_const_lv1_1) and (or_cond_i_i_reg_2567 = ap_const_lv1_1) and (icmp_reg_2507 = ap_const_lv1_0) and (exitcond_reg_2558 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_predicate_op272_read_state5 = ap_const_boolean_1)))) then 
            k_buf_1_val_3_ce1 <= ap_const_logic_1;
        else 
            k_buf_1_val_3_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    k_buf_1_val_3_we1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, exitcond_reg_2558, or_cond_i_i_reg_2567, icmp_reg_2507, tmp_8_reg_2512, ap_predicate_op272_read_state5, ap_block_pp0_stage0_11001)
    begin
        if ((((tmp_8_reg_2512 = ap_const_lv1_1) and (or_cond_i_i_reg_2567 = ap_const_lv1_1) and (icmp_reg_2507 = ap_const_lv1_0) and (exitcond_reg_2558 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_predicate_op272_read_state5 = ap_const_boolean_1)))) then 
            k_buf_1_val_3_we1 <= ap_const_logic_1;
        else 
            k_buf_1_val_3_we1 <= ap_const_logic_0;
        end if; 
    end process;

    k_buf_1_val_4_address0 <= tmp_25_fu_1078_p1(11 - 1 downto 0);

    k_buf_1_val_4_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            k_buf_1_val_4_ce0 <= ap_const_logic_1;
        else 
            k_buf_1_val_4_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    k_buf_1_val_4_ce1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, exitcond_reg_2558, or_cond_i_i_reg_2567, icmp_reg_2507, tmp_117_0_1_reg_2516, ap_predicate_op272_read_state5, ap_block_pp0_stage0_11001)
    begin
        if ((((tmp_117_0_1_reg_2516 = ap_const_lv1_1) and (or_cond_i_i_reg_2567 = ap_const_lv1_1) and (icmp_reg_2507 = ap_const_lv1_0) and (exitcond_reg_2558 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_predicate_op272_read_state5 = ap_const_boolean_1)))) then 
            k_buf_1_val_4_ce1 <= ap_const_logic_1;
        else 
            k_buf_1_val_4_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    k_buf_1_val_4_d1_assign_proc : process(p_src_data_stream_1_V_dout, ap_predicate_op272_read_state5, k_buf_1_val_3_q0, ap_condition_545, ap_condition_62)
    begin
        if ((ap_const_boolean_1 = ap_condition_62)) then
            if ((ap_predicate_op272_read_state5 = ap_const_boolean_1)) then 
                k_buf_1_val_4_d1 <= k_buf_1_val_3_q0;
            elsif ((ap_const_boolean_1 = ap_condition_545)) then 
                k_buf_1_val_4_d1 <= p_src_data_stream_1_V_dout;
            else 
                k_buf_1_val_4_d1 <= "XXXXXXXX";
            end if;
        else 
            k_buf_1_val_4_d1 <= "XXXXXXXX";
        end if; 
    end process;


    k_buf_1_val_4_we1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, exitcond_reg_2558, or_cond_i_i_reg_2567, icmp_reg_2507, tmp_117_0_1_reg_2516, ap_predicate_op272_read_state5, ap_block_pp0_stage0_11001)
    begin
        if ((((tmp_117_0_1_reg_2516 = ap_const_lv1_1) and (or_cond_i_i_reg_2567 = ap_const_lv1_1) and (icmp_reg_2507 = ap_const_lv1_0) and (exitcond_reg_2558 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_predicate_op272_read_state5 = ap_const_boolean_1)))) then 
            k_buf_1_val_4_we1 <= ap_const_logic_1;
        else 
            k_buf_1_val_4_we1 <= ap_const_logic_0;
        end if; 
    end process;

    k_buf_1_val_5_address0 <= tmp_25_fu_1078_p1(11 - 1 downto 0);

    k_buf_1_val_5_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            k_buf_1_val_5_ce0 <= ap_const_logic_1;
        else 
            k_buf_1_val_5_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    k_buf_1_val_5_ce1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, exitcond_reg_2558, or_cond_i_i_reg_2567, icmp_reg_2507, tmp_8_reg_2512, ap_predicate_op272_read_state5, ap_block_pp0_stage0_11001)
    begin
        if ((((tmp_8_reg_2512 = ap_const_lv1_1) and (or_cond_i_i_reg_2567 = ap_const_lv1_1) and (icmp_reg_2507 = ap_const_lv1_0) and (exitcond_reg_2558 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_predicate_op272_read_state5 = ap_const_boolean_1)))) then 
            k_buf_1_val_5_ce1 <= ap_const_logic_1;
        else 
            k_buf_1_val_5_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    k_buf_1_val_5_d1_assign_proc : process(p_src_data_stream_1_V_dout, ap_predicate_op272_read_state5, k_buf_1_val_4_q0, ap_condition_62, ap_condition_539)
    begin
        if ((ap_const_boolean_1 = ap_condition_62)) then
            if ((ap_predicate_op272_read_state5 = ap_const_boolean_1)) then 
                k_buf_1_val_5_d1 <= k_buf_1_val_4_q0;
            elsif ((ap_const_boolean_1 = ap_condition_539)) then 
                k_buf_1_val_5_d1 <= p_src_data_stream_1_V_dout;
            else 
                k_buf_1_val_5_d1 <= "XXXXXXXX";
            end if;
        else 
            k_buf_1_val_5_d1 <= "XXXXXXXX";
        end if; 
    end process;


    k_buf_1_val_5_we1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, exitcond_reg_2558, or_cond_i_i_reg_2567, icmp_reg_2507, tmp_8_reg_2512, ap_predicate_op272_read_state5, ap_block_pp0_stage0_11001)
    begin
        if ((((tmp_8_reg_2512 = ap_const_lv1_1) and (or_cond_i_i_reg_2567 = ap_const_lv1_1) and (icmp_reg_2507 = ap_const_lv1_0) and (exitcond_reg_2558 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_predicate_op272_read_state5 = ap_const_boolean_1)))) then 
            k_buf_1_val_5_we1 <= ap_const_logic_1;
        else 
            k_buf_1_val_5_we1 <= ap_const_logic_0;
        end if; 
    end process;

    k_buf_2_val_3_address0 <= tmp_25_fu_1078_p1(11 - 1 downto 0);

    k_buf_2_val_3_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            k_buf_2_val_3_ce0 <= ap_const_logic_1;
        else 
            k_buf_2_val_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    k_buf_2_val_3_ce1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, exitcond_reg_2558, or_cond_i_i_reg_2567, icmp_reg_2507, tmp_8_reg_2512, ap_predicate_op308_read_state5, ap_block_pp0_stage0_11001)
    begin
        if ((((tmp_8_reg_2512 = ap_const_lv1_1) and (or_cond_i_i_reg_2567 = ap_const_lv1_1) and (icmp_reg_2507 = ap_const_lv1_0) and (exitcond_reg_2558 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_predicate_op308_read_state5 = ap_const_boolean_1)))) then 
            k_buf_2_val_3_ce1 <= ap_const_logic_1;
        else 
            k_buf_2_val_3_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    k_buf_2_val_3_we1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, exitcond_reg_2558, or_cond_i_i_reg_2567, icmp_reg_2507, tmp_8_reg_2512, ap_predicate_op308_read_state5, ap_block_pp0_stage0_11001)
    begin
        if ((((tmp_8_reg_2512 = ap_const_lv1_1) and (or_cond_i_i_reg_2567 = ap_const_lv1_1) and (icmp_reg_2507 = ap_const_lv1_0) and (exitcond_reg_2558 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_predicate_op308_read_state5 = ap_const_boolean_1)))) then 
            k_buf_2_val_3_we1 <= ap_const_logic_1;
        else 
            k_buf_2_val_3_we1 <= ap_const_logic_0;
        end if; 
    end process;

    k_buf_2_val_4_address0 <= tmp_25_fu_1078_p1(11 - 1 downto 0);

    k_buf_2_val_4_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            k_buf_2_val_4_ce0 <= ap_const_logic_1;
        else 
            k_buf_2_val_4_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    k_buf_2_val_4_ce1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, exitcond_reg_2558, or_cond_i_i_reg_2567, icmp_reg_2507, tmp_117_0_1_reg_2516, ap_predicate_op308_read_state5, ap_block_pp0_stage0_11001)
    begin
        if ((((tmp_117_0_1_reg_2516 = ap_const_lv1_1) and (or_cond_i_i_reg_2567 = ap_const_lv1_1) and (icmp_reg_2507 = ap_const_lv1_0) and (exitcond_reg_2558 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_predicate_op308_read_state5 = ap_const_boolean_1)))) then 
            k_buf_2_val_4_ce1 <= ap_const_logic_1;
        else 
            k_buf_2_val_4_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    k_buf_2_val_4_d1_assign_proc : process(p_src_data_stream_2_V_dout, ap_predicate_op308_read_state5, k_buf_2_val_3_q0, ap_condition_545, ap_condition_62)
    begin
        if ((ap_const_boolean_1 = ap_condition_62)) then
            if ((ap_predicate_op308_read_state5 = ap_const_boolean_1)) then 
                k_buf_2_val_4_d1 <= k_buf_2_val_3_q0;
            elsif ((ap_const_boolean_1 = ap_condition_545)) then 
                k_buf_2_val_4_d1 <= p_src_data_stream_2_V_dout;
            else 
                k_buf_2_val_4_d1 <= "XXXXXXXX";
            end if;
        else 
            k_buf_2_val_4_d1 <= "XXXXXXXX";
        end if; 
    end process;


    k_buf_2_val_4_we1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, exitcond_reg_2558, or_cond_i_i_reg_2567, icmp_reg_2507, tmp_117_0_1_reg_2516, ap_predicate_op308_read_state5, ap_block_pp0_stage0_11001)
    begin
        if ((((tmp_117_0_1_reg_2516 = ap_const_lv1_1) and (or_cond_i_i_reg_2567 = ap_const_lv1_1) and (icmp_reg_2507 = ap_const_lv1_0) and (exitcond_reg_2558 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_predicate_op308_read_state5 = ap_const_boolean_1)))) then 
            k_buf_2_val_4_we1 <= ap_const_logic_1;
        else 
            k_buf_2_val_4_we1 <= ap_const_logic_0;
        end if; 
    end process;

    k_buf_2_val_5_address0 <= tmp_25_fu_1078_p1(11 - 1 downto 0);

    k_buf_2_val_5_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            k_buf_2_val_5_ce0 <= ap_const_logic_1;
        else 
            k_buf_2_val_5_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    k_buf_2_val_5_ce1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, exitcond_reg_2558, or_cond_i_i_reg_2567, icmp_reg_2507, tmp_8_reg_2512, ap_predicate_op308_read_state5, ap_block_pp0_stage0_11001)
    begin
        if ((((tmp_8_reg_2512 = ap_const_lv1_1) and (or_cond_i_i_reg_2567 = ap_const_lv1_1) and (icmp_reg_2507 = ap_const_lv1_0) and (exitcond_reg_2558 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_predicate_op308_read_state5 = ap_const_boolean_1)))) then 
            k_buf_2_val_5_ce1 <= ap_const_logic_1;
        else 
            k_buf_2_val_5_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    k_buf_2_val_5_d1_assign_proc : process(p_src_data_stream_2_V_dout, ap_predicate_op308_read_state5, k_buf_2_val_4_q0, ap_condition_62, ap_condition_539)
    begin
        if ((ap_const_boolean_1 = ap_condition_62)) then
            if ((ap_predicate_op308_read_state5 = ap_const_boolean_1)) then 
                k_buf_2_val_5_d1 <= k_buf_2_val_4_q0;
            elsif ((ap_const_boolean_1 = ap_condition_539)) then 
                k_buf_2_val_5_d1 <= p_src_data_stream_2_V_dout;
            else 
                k_buf_2_val_5_d1 <= "XXXXXXXX";
            end if;
        else 
            k_buf_2_val_5_d1 <= "XXXXXXXX";
        end if; 
    end process;


    k_buf_2_val_5_we1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, exitcond_reg_2558, or_cond_i_i_reg_2567, icmp_reg_2507, tmp_8_reg_2512, ap_predicate_op308_read_state5, ap_block_pp0_stage0_11001)
    begin
        if ((((tmp_8_reg_2512 = ap_const_lv1_1) and (or_cond_i_i_reg_2567 = ap_const_lv1_1) and (icmp_reg_2507 = ap_const_lv1_0) and (exitcond_reg_2558 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_predicate_op308_read_state5 = ap_const_boolean_1)))) then 
            k_buf_2_val_5_we1 <= ap_const_logic_1;
        else 
            k_buf_2_val_5_we1 <= ap_const_logic_0;
        end if; 
    end process;

    not_i_i_i1_fu_1932_p2 <= "0" when (tmp_55_fu_1916_p4 = ap_const_lv3_0) else "1";
    not_i_i_i2_fu_2117_p2 <= "0" when (tmp_65_fu_2101_p4 = ap_const_lv3_0) else "1";
    not_i_i_i_fu_1747_p2 <= "0" when (tmp_40_fu_1731_p4 = ap_const_lv3_0) else "1";
    or_cond_i412_i_fu_709_p2 <= (tmp_3_fu_703_p2 and rev_fu_697_p2);
    or_cond_i_fu_1091_p2 <= (icmp_reg_2507 and icmp1_fu_977_p2);
    or_cond_i_i_fu_1009_p2 <= (tmp_17_fu_1003_p2 and rev1_fu_997_p2);
    overflow_1_fu_1938_p2 <= (tmp_i_i1_fu_1926_p2 and not_i_i_i1_fu_1932_p2);
    overflow_2_fu_2123_p2 <= (tmp_i_i2_fu_2111_p2 and not_i_i_i2_fu_2117_p2);
    overflow_fu_1753_p2 <= (tmp_i_i_fu_1741_p2 and not_i_i_i_fu_1747_p2);
    p_Val2_10_fu_1958_p3 <= 
        p_mux_i_i1_cast_fu_1944_p3 when (tmp_i_i1_65_fu_1952_p2(0) = '1') else 
        p_Val2_3_fu_1910_p2;
    p_Val2_11_fu_2143_p3 <= 
        p_mux_i_i2_cast_fu_2129_p3 when (tmp_i_i2_66_fu_2137_p2(0) = '1') else 
        p_Val2_6_fu_2095_p2;
    p_Val2_1_fu_1725_p2 <= std_logic_vector(unsigned(tmp8_fu_1708_p2) + unsigned(tmp10_fu_1719_p2));
    p_Val2_2_fu_1689_p2 <= std_logic_vector(unsigned(tmp6_cast_fu_1685_p1) - unsigned(sum41_cast_fu_1665_p1));
    p_Val2_3_fu_1910_p2 <= std_logic_vector(unsigned(tmp19_fu_1893_p2) + unsigned(tmp21_fu_1904_p2));
    p_Val2_5_fu_1874_p2 <= std_logic_vector(unsigned(tmp17_cast_fu_1870_p1) - unsigned(sum38_cast_fu_1850_p1));
    p_Val2_6_fu_2095_p2 <= std_logic_vector(unsigned(tmp30_fu_2078_p2) + unsigned(tmp32_fu_2089_p2));
    p_Val2_9_fu_1773_p3 <= 
        p_mux_i_i_cast_fu_1759_p3 when (tmp_i_i_64_fu_1767_p2(0) = '1') else 
        p_Val2_1_fu_1725_p2;
    p_Val2_s_fu_2059_p2 <= std_logic_vector(unsigned(tmp28_cast_fu_2055_p1) - unsigned(sum35_cast_fu_2035_p1));
    p_assign_1_fu_1023_p2 <= std_logic_vector(unsigned(ap_const_lv12_1) - unsigned(t_V_2_cast_fu_951_p1));
    p_assign_2_fu_1043_p2 <= std_logic_vector(signed(ap_const_lv12_D1E) - signed(p_p2_i_i_fu_1029_p3));
    p_assign_6_0_1_fu_753_p2 <= std_logic_vector(signed(ap_const_lv12_FFE) + signed(t_V_cast_fu_621_p1));
    p_assign_6_0_2_fu_779_p2 <= std_logic_vector(signed(ap_const_lv12_FFD) + signed(t_V_cast_fu_621_p1));
    p_assign_7_fu_723_p2 <= std_logic_vector(unsigned(ap_const_lv12_1) - unsigned(t_V_cast_fu_621_p1));
    p_assign_8_fu_743_p2 <= std_logic_vector(signed(ap_const_lv12_832) - signed(p_p2_i413_i_fu_729_p3));

    p_dst_data_stream_0_V_blk_n_assign_proc : process(p_dst_data_stream_0_V_full_n, ap_block_pp0_stage0, ap_enable_reg_pp0_iter3, or_cond_i_reg_2607_pp0_iter2_reg)
    begin
        if (((or_cond_i_reg_2607_pp0_iter2_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
            p_dst_data_stream_0_V_blk_n <= p_dst_data_stream_0_V_full_n;
        else 
            p_dst_data_stream_0_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    p_dst_data_stream_0_V_din <= p_Val2_9_reg_2710;

    p_dst_data_stream_0_V_write_assign_proc : process(ap_enable_reg_pp0_iter3, or_cond_i_reg_2607_pp0_iter2_reg, ap_block_pp0_stage0_11001)
    begin
        if (((or_cond_i_reg_2607_pp0_iter2_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            p_dst_data_stream_0_V_write <= ap_const_logic_1;
        else 
            p_dst_data_stream_0_V_write <= ap_const_logic_0;
        end if; 
    end process;


    p_dst_data_stream_1_V_blk_n_assign_proc : process(p_dst_data_stream_1_V_full_n, ap_block_pp0_stage0, ap_enable_reg_pp0_iter3, or_cond_i_reg_2607_pp0_iter2_reg)
    begin
        if (((or_cond_i_reg_2607_pp0_iter2_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
            p_dst_data_stream_1_V_blk_n <= p_dst_data_stream_1_V_full_n;
        else 
            p_dst_data_stream_1_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    p_dst_data_stream_1_V_din <= p_Val2_10_reg_2715;

    p_dst_data_stream_1_V_write_assign_proc : process(ap_enable_reg_pp0_iter3, or_cond_i_reg_2607_pp0_iter2_reg, ap_block_pp0_stage0_11001)
    begin
        if (((or_cond_i_reg_2607_pp0_iter2_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            p_dst_data_stream_1_V_write <= ap_const_logic_1;
        else 
            p_dst_data_stream_1_V_write <= ap_const_logic_0;
        end if; 
    end process;


    p_dst_data_stream_2_V_blk_n_assign_proc : process(p_dst_data_stream_2_V_full_n, ap_block_pp0_stage0, ap_enable_reg_pp0_iter3, or_cond_i_reg_2607_pp0_iter2_reg)
    begin
        if (((or_cond_i_reg_2607_pp0_iter2_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
            p_dst_data_stream_2_V_blk_n <= p_dst_data_stream_2_V_full_n;
        else 
            p_dst_data_stream_2_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    p_dst_data_stream_2_V_din <= p_Val2_11_reg_2720;

    p_dst_data_stream_2_V_write_assign_proc : process(ap_enable_reg_pp0_iter3, or_cond_i_reg_2607_pp0_iter2_reg, ap_block_pp0_stage0_11001)
    begin
        if (((or_cond_i_reg_2607_pp0_iter2_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            p_dst_data_stream_2_V_write <= ap_const_logic_1;
        else 
            p_dst_data_stream_2_V_write <= ap_const_logic_0;
        end if; 
    end process;

    p_mux_i_i1_cast_fu_1944_p3 <= 
        ap_const_lv8_FF when (tmp_i_i1_fu_1926_p2(0) = '1') else 
        ap_const_lv8_0;
    p_mux_i_i2_cast_fu_2129_p3 <= 
        ap_const_lv8_FF when (tmp_i_i2_fu_2111_p2(0) = '1') else 
        ap_const_lv8_0;
    p_mux_i_i_cast_fu_1759_p3 <= 
        ap_const_lv8_FF when (tmp_i_i_fu_1741_p2(0) = '1') else 
        ap_const_lv8_0;
    p_p2_i413_i_fu_729_p3 <= 
        p_assign_7_fu_723_p2 when (tmp_11_fu_715_p3(0) = '1') else 
        tmp_2_fu_683_p2;
    p_p2_i_i_fu_1029_p3 <= 
        p_assign_1_fu_1023_p2 when (tmp_66_fu_1015_p3(0) = '1') else 
        ImagLoc_x_fu_983_p2;
    p_p2_i_i_p_assign_2_fu_1049_p3 <= 
        p_p2_i_i_fu_1029_p3 when (tmp_23_fu_1037_p2(0) = '1') else 
        p_assign_2_fu_1043_p2;
    p_shl1_cast_fu_1805_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_shl1_fu_1797_p3),10));
    p_shl1_fu_1797_p3 <= (src_kernel_win_1_va_3_fu_270 & ap_const_lv1_0);
    p_shl2_cast_fu_1990_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_shl2_fu_1982_p3),10));
    p_shl2_fu_1982_p3 <= (src_kernel_win_2_va_3_fu_294 & ap_const_lv1_0);
    p_shl_cast_fu_1620_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_shl_fu_1612_p3),10));
    p_shl_fu_1612_p3 <= (src_kernel_win_0_va_3_fu_246 & ap_const_lv1_0);

    p_src_data_stream_0_V_blk_n_assign_proc : process(p_src_data_stream_0_V_empty_n, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0, exitcond_reg_2558, or_cond_i_i_reg_2567, icmp_reg_2507, tmp_1_reg_2498)
    begin
        if ((((or_cond_i_i_reg_2567 = ap_const_lv1_1) and (icmp_reg_2507 = ap_const_lv1_0) and (exitcond_reg_2558 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((tmp_1_reg_2498 = ap_const_lv1_1) and (icmp_reg_2507 = ap_const_lv1_1) and (or_cond_i_i_reg_2567 = ap_const_lv1_1) and (exitcond_reg_2558 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            p_src_data_stream_0_V_blk_n <= p_src_data_stream_0_V_empty_n;
        else 
            p_src_data_stream_0_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    p_src_data_stream_0_V_read_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_predicate_op218_read_state5, ap_predicate_op230_read_state5, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_predicate_op230_read_state5 = ap_const_boolean_1)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_predicate_op218_read_state5 = ap_const_boolean_1)))) then 
            p_src_data_stream_0_V_read <= ap_const_logic_1;
        else 
            p_src_data_stream_0_V_read <= ap_const_logic_0;
        end if; 
    end process;


    p_src_data_stream_1_V_blk_n_assign_proc : process(p_src_data_stream_1_V_empty_n, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0, exitcond_reg_2558, or_cond_i_i_reg_2567, icmp_reg_2507, tmp_1_reg_2498)
    begin
        if ((((or_cond_i_i_reg_2567 = ap_const_lv1_1) and (icmp_reg_2507 = ap_const_lv1_0) and (exitcond_reg_2558 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((tmp_1_reg_2498 = ap_const_lv1_1) and (icmp_reg_2507 = ap_const_lv1_1) and (or_cond_i_i_reg_2567 = ap_const_lv1_1) and (exitcond_reg_2558 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            p_src_data_stream_1_V_blk_n <= p_src_data_stream_1_V_empty_n;
        else 
            p_src_data_stream_1_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    p_src_data_stream_1_V_read_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_predicate_op260_read_state5, ap_predicate_op272_read_state5, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_predicate_op272_read_state5 = ap_const_boolean_1)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_predicate_op260_read_state5 = ap_const_boolean_1)))) then 
            p_src_data_stream_1_V_read <= ap_const_logic_1;
        else 
            p_src_data_stream_1_V_read <= ap_const_logic_0;
        end if; 
    end process;


    p_src_data_stream_2_V_blk_n_assign_proc : process(p_src_data_stream_2_V_empty_n, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0, exitcond_reg_2558, or_cond_i_i_reg_2567, icmp_reg_2507, tmp_1_reg_2498)
    begin
        if ((((or_cond_i_i_reg_2567 = ap_const_lv1_1) and (icmp_reg_2507 = ap_const_lv1_0) and (exitcond_reg_2558 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((tmp_1_reg_2498 = ap_const_lv1_1) and (icmp_reg_2507 = ap_const_lv1_1) and (or_cond_i_i_reg_2567 = ap_const_lv1_1) and (exitcond_reg_2558 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            p_src_data_stream_2_V_blk_n <= p_src_data_stream_2_V_empty_n;
        else 
            p_src_data_stream_2_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    p_src_data_stream_2_V_read_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_predicate_op299_read_state5, ap_predicate_op308_read_state5, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_predicate_op308_read_state5 = ap_const_boolean_1)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_predicate_op299_read_state5 = ap_const_boolean_1)))) then 
            p_src_data_stream_2_V_read <= ap_const_logic_1;
        else 
            p_src_data_stream_2_V_read <= ap_const_logic_0;
        end if; 
    end process;

    r_V_7_0_1_2_fu_1630_p3 <= (src_kernel_win_0_va_7_reg_2654 & ap_const_lv1_0);
    r_V_7_1_1_2_fu_1815_p3 <= (src_kernel_win_1_va_7_reg_2675 & ap_const_lv1_0);
    r_V_7_2_1_2_fu_2000_p3 <= (src_kernel_win_2_va_10_reg_2696 & ap_const_lv1_0);
    rev1_fu_997_p2 <= (tmp_64_fu_989_p3 xor ap_const_lv1_1);
    rev_fu_697_p2 <= (tmp_10_fu_689_p3 xor ap_const_lv1_1);
    row_assign_9_0_1_t_fu_875_p2 <= std_logic_vector(unsigned(ap_const_lv2_1) - unsigned(tmp_32_fu_867_p3));
    row_assign_9_0_2_t_fu_913_p2 <= std_logic_vector(unsigned(ap_const_lv2_1) - unsigned(tmp_36_fu_905_p3));
    row_assign_9_1_0_t_fu_945_p2 <= std_logic_vector(unsigned(ap_const_lv2_1) - unsigned(tmp_49_fu_937_p3));
    row_assign_9_fu_837_p2 <= std_logic_vector(unsigned(ap_const_lv2_1) - unsigned(tmp_39_fu_829_p3));
    src_kernel_win_0_va_6_fu_1235_p3 <= 
        tmp_29_fu_1224_p5 when (tmp_9_reg_2520(0) = '1') else 
        col_buf_0_val_0_0_fu_1140_p3;
    src_kernel_win_0_va_7_fu_1253_p3 <= 
        tmp_33_fu_1242_p5 when (tmp_9_reg_2520(0) = '1') else 
        col_buf_0_val_1_0_fu_1159_p3;
    src_kernel_win_0_va_8_fu_1271_p3 <= 
        tmp_37_fu_1260_p5 when (tmp_9_reg_2520(0) = '1') else 
        col_buf_0_val_2_0_fu_1178_p3;
    src_kernel_win_1_va_6_fu_1403_p3 <= 
        tmp_50_fu_1392_p5 when (tmp_9_reg_2520(0) = '1') else 
        col_buf_1_val_0_0_fu_1308_p3;
    src_kernel_win_1_va_7_fu_1421_p3 <= 
        tmp_51_fu_1410_p5 when (tmp_9_reg_2520(0) = '1') else 
        col_buf_1_val_1_0_fu_1327_p3;
    src_kernel_win_1_va_8_fu_1439_p3 <= 
        tmp_52_fu_1428_p5 when (tmp_9_reg_2520(0) = '1') else 
        col_buf_1_val_2_0_fu_1346_p3;
    src_kernel_win_2_va_10_fu_1571_p3 <= 
        tmp_61_fu_1560_p5 when (tmp_9_reg_2520(0) = '1') else 
        col_buf_2_val_1_0_fu_1486_p3;
    src_kernel_win_2_va_11_fu_1589_p3 <= 
        tmp_62_fu_1578_p5 when (tmp_9_reg_2520(0) = '1') else 
        col_buf_2_val_2_0_fu_1505_p3;
    src_kernel_win_2_va_9_fu_1553_p3 <= 
        tmp_60_fu_1542_p5 when (tmp_9_reg_2520(0) = '1') else 
        col_buf_2_val_0_0_fu_1467_p3;
    sum1_fu_1653_p2 <= std_logic_vector(unsigned(p_shl_cast_fu_1620_p1) + unsigned(OP1_V_0_2_cast_fu_1646_p1));
    sum2_fu_1659_p2 <= std_logic_vector(unsigned(OP1_V_0_cast_fu_1605_p1) + unsigned(sum1_fu_1653_p2));
    sum35_cast_fu_2035_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sum5_fu_2029_p2),11));
    sum38_cast_fu_1850_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sum4_fu_1844_p2),11));
    sum3_fu_1838_p2 <= std_logic_vector(unsigned(p_shl1_cast_fu_1805_p1) + unsigned(OP1_V_1_2_cast_fu_1831_p1));
    sum41_cast_fu_1665_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sum2_fu_1659_p2),11));
    sum4_fu_1844_p2 <= std_logic_vector(unsigned(OP1_V_1_cast_fu_1790_p1) + unsigned(sum3_fu_1838_p2));
    sum5_fu_2029_p2 <= std_logic_vector(unsigned(OP1_V_2_cast_fu_1975_p1) + unsigned(sum_fu_2023_p2));
    sum_fu_2023_p2 <= std_logic_vector(unsigned(p_shl2_cast_fu_1990_p1) + unsigned(OP1_V_2_2_cast_fu_2016_p1));
    t_V_2_cast_fu_951_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(t_V_2_reg_598),12));
    t_V_cast_fu_621_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(t_V_reg_587),12));
    tmp10_fu_1719_p2 <= std_logic_vector(unsigned(tmp_71_fu_1641_p2) + unsigned(tmp11_fu_1714_p2));
    tmp11_fu_1714_p2 <= std_logic_vector(unsigned(src_kernel_win_0_va_6_reg_2647) - unsigned(src_kernel_win_0_va_1_fu_238));
    tmp17_cast_fu_1870_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp17_fu_1864_p2),11));
    tmp17_fu_1864_p2 <= std_logic_vector(unsigned(tmp_161_1_1_cast_fu_1822_p1) + unsigned(tmp18_cast_fu_1860_p1));
    tmp18_cast_fu_1860_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp18_fu_1854_p2),10));
    tmp18_fu_1854_p2 <= std_logic_vector(unsigned(tmp_161_1_2_2_cast_fu_1835_p1) + unsigned(tmp_161_1_0_2_cast_fu_1794_p1));
    tmp19_fu_1893_p2 <= std_logic_vector(unsigned(tmp20_fu_1888_p2) - unsigned(src_kernel_win_1_va_5_fu_278));
    tmp20_fu_1888_p2 <= std_logic_vector(unsigned(src_kernel_win_1_va_8_reg_2682) - unsigned(tmp_76_fu_1809_p2));
    tmp21_fu_1904_p2 <= std_logic_vector(unsigned(tmp_77_fu_1826_p2) + unsigned(tmp22_fu_1899_p2));
    tmp22_fu_1899_p2 <= std_logic_vector(unsigned(src_kernel_win_1_va_6_reg_2668) - unsigned(src_kernel_win_1_va_1_fu_262));
    tmp28_cast_fu_2055_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp28_fu_2049_p2),11));
    tmp28_fu_2049_p2 <= std_logic_vector(unsigned(tmp_161_2_1_cast_fu_2007_p1) + unsigned(tmp29_cast_fu_2045_p1));
    tmp29_cast_fu_2045_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp29_fu_2039_p2),10));
    tmp29_fu_2039_p2 <= std_logic_vector(unsigned(tmp_161_2_2_2_cast_fu_2020_p1) + unsigned(tmp_161_2_0_2_cast_fu_1979_p1));
    tmp30_fu_2078_p2 <= std_logic_vector(unsigned(tmp31_fu_2073_p2) - unsigned(src_kernel_win_2_va_5_fu_302));
    tmp31_fu_2073_p2 <= std_logic_vector(unsigned(src_kernel_win_2_va_11_reg_2703) - unsigned(tmp_82_fu_1994_p2));
    tmp32_fu_2089_p2 <= std_logic_vector(unsigned(tmp_83_fu_2011_p2) + unsigned(tmp33_fu_2084_p2));
    tmp33_fu_2084_p2 <= std_logic_vector(unsigned(src_kernel_win_2_va_9_reg_2689) - unsigned(src_kernel_win_2_va_1_fu_286));
    tmp6_cast_fu_1685_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp6_fu_1679_p2),11));
    tmp6_fu_1679_p2 <= std_logic_vector(unsigned(tmp_161_0_1_cast_fu_1637_p1) + unsigned(tmp7_cast_fu_1675_p1));
    tmp7_cast_fu_1675_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp7_fu_1669_p2),10));
    tmp7_fu_1669_p2 <= std_logic_vector(unsigned(tmp_161_0_2_2_cast_fu_1650_p1) + unsigned(tmp_161_0_0_2_cast_fu_1609_p1));
    tmp8_fu_1708_p2 <= std_logic_vector(unsigned(tmp9_fu_1703_p2) - unsigned(src_kernel_win_0_va_5_fu_254));
    tmp9_fu_1703_p2 <= std_logic_vector(unsigned(src_kernel_win_0_va_8_reg_2661) - unsigned(tmp_70_fu_1624_p2));
    tmp_10_fu_689_p3 <= tmp_2_fu_683_p2(11 downto 11);
    tmp_117_0_1_fu_671_p2 <= "1" when (t_V_reg_587 = ap_const_lv11_0) else "0";
    tmp_11_fu_715_p3 <= tmp_2_fu_683_p2(11 downto 11);
    tmp_12_fu_749_p1 <= t_V_reg_587(2 - 1 downto 0);
    tmp_13_fu_759_p3 <= p_assign_6_0_1_fu_753_p2(11 downto 11);
    tmp_15_fu_767_p3 <= p_assign_6_0_1_fu_753_p2(11 downto 11);
    tmp_161_0_0_2_cast_fu_1609_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(src_kernel_win_0_va_8_reg_2661),9));
    tmp_161_0_1_cast_fu_1637_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(r_V_7_0_1_2_fu_1630_p3),10));
    tmp_161_0_2_2_cast_fu_1650_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(src_kernel_win_0_va_6_reg_2647),9));
    tmp_161_1_0_2_cast_fu_1794_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(src_kernel_win_1_va_8_reg_2682),9));
    tmp_161_1_1_cast_fu_1822_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(r_V_7_1_1_2_fu_1815_p3),10));
    tmp_161_1_2_2_cast_fu_1835_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(src_kernel_win_1_va_6_reg_2668),9));
    tmp_161_2_0_2_cast_fu_1979_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(src_kernel_win_2_va_11_reg_2703),9));
    tmp_161_2_1_cast_fu_2007_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(r_V_7_2_1_2_fu_2000_p3),10));
    tmp_161_2_2_2_cast_fu_2020_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(src_kernel_win_2_va_9_reg_2689),9));
    tmp_16_fu_775_p1 <= t_V_reg_587(2 - 1 downto 0);
    tmp_17_fu_1003_p2 <= "1" when (signed(ImagLoc_x_fu_983_p2) < signed(ap_const_lv12_690)) else "0";
    tmp_18_fu_785_p3 <= p_assign_6_0_2_fu_779_p2(11 downto 11);
    tmp_19_fu_793_p3 <= p_assign_6_0_2_fu_779_p2(11 downto 11);
    tmp_1_fu_637_p2 <= "1" when (unsigned(t_V_reg_587) < unsigned(ap_const_lv11_41A)) else "0";
    tmp_20_fu_801_p1 <= t_V_reg_587(2 - 1 downto 0);
    tmp_21_fu_805_p1 <= p_p2_i413_i_fu_729_p3(2 - 1 downto 0);
    tmp_22_fu_843_p2 <= (tmp_12_fu_749_p1 xor ap_const_lv2_2);
    tmp_23_fu_1037_p2 <= "1" when (signed(p_p2_i_i_fu_1029_p3) < signed(ap_const_lv12_690)) else "0";
    tmp_24_fu_809_p1 <= tmp_2_fu_683_p2(2 - 1 downto 0);
    tmp_25_fu_1078_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(x_cast_fu_1065_p1),64));
    tmp_2_fu_683_p2 <= std_logic_vector(signed(ap_const_lv12_FFF) + signed(t_V_cast_fu_621_p1));
    tmp_30_fu_813_p1 <= p_p2_i413_i_fu_729_p3(2 - 1 downto 0);
    tmp_31_fu_817_p1 <= p_assign_8_fu_743_p2(2 - 1 downto 0);
    tmp_32_fu_867_p3 <= 
        tmp_35_fu_859_p3 when (tmp_13_fu_759_p3(0) = '1') else 
        tmp_22_fu_843_p2;
    tmp_34_fu_881_p2 <= std_logic_vector(unsigned(ap_const_lv2_1) + unsigned(tmp_12_fu_749_p1));
    tmp_35_fu_859_p3 <= 
        tmp_41_fu_849_p2 when (tmp_15_fu_767_p3(0) = '1') else 
        tmp_45_fu_855_p1;
    tmp_36_fu_905_p3 <= 
        tmp_54_fu_897_p3 when (tmp_18_fu_785_p3(0) = '1') else 
        tmp_34_fu_881_p2;
    tmp_38_fu_821_p3 <= 
        tmp_30_fu_813_p1 when (tmp_4_fu_737_p2(0) = '1') else 
        tmp_31_fu_817_p1;
    tmp_39_fu_829_p3 <= 
        tmp_24_fu_809_p1 when (or_cond_i412_i_fu_709_p2(0) = '1') else 
        tmp_38_fu_821_p3;
    tmp_3_fu_703_p2 <= "1" when (signed(tmp_2_fu_683_p2) < signed(ap_const_lv12_41A)) else "0";
    tmp_40_fu_1731_p4 <= p_Val2_2_fu_1689_p2(10 downto 8);
    tmp_41_fu_849_p2 <= std_logic_vector(signed(ap_const_lv2_2) - signed(tmp_16_fu_775_p1));
    tmp_45_fu_855_p1 <= p_assign_6_0_1_fu_753_p2(2 - 1 downto 0);
    tmp_46_fu_919_p2 <= std_logic_vector(signed(ap_const_lv2_2) - signed(tmp_21_fu_805_p1));
    tmp_47_fu_925_p3 <= 
        tmp_21_fu_805_p1 when (tmp_4_fu_737_p2(0) = '1') else 
        tmp_46_fu_919_p2;
    tmp_48_fu_887_p2 <= (tmp_20_fu_801_p1 xor ap_const_lv2_3);
    tmp_49_fu_937_p3 <= 
        tmp_56_fu_933_p1 when (or_cond_i412_i_fu_709_p2(0) = '1') else 
        tmp_47_fu_925_p3;
    tmp_4_fu_737_p2 <= "1" when (signed(p_p2_i413_i_fu_729_p3) < signed(ap_const_lv12_41A)) else "0";
    tmp_53_fu_893_p1 <= p_assign_6_0_2_fu_779_p2(2 - 1 downto 0);
    tmp_54_fu_897_p3 <= 
        tmp_48_fu_887_p2 when (tmp_19_fu_793_p3(0) = '1') else 
        tmp_53_fu_893_p1;
    tmp_55_fu_1916_p4 <= p_Val2_5_fu_1874_p2(10 downto 8);
    tmp_56_fu_933_p1 <= tmp_2_fu_683_p2(2 - 1 downto 0);
    tmp_63_fu_967_p4 <= t_V_2_reg_598(10 downto 1);
    tmp_64_fu_989_p3 <= ImagLoc_x_fu_983_p2(11 downto 11);
    tmp_65_fu_2101_p4 <= p_Val2_s_fu_2059_p2(10 downto 8);
    tmp_66_fu_1015_p3 <= ImagLoc_x_fu_983_p2(11 downto 11);
    tmp_67_fu_1069_p1 <= x_fu_1057_p3(2 - 1 downto 0);
    tmp_6_fu_609_p2 <= std_logic_vector(unsigned(tmp_5_reg_576) + unsigned(ap_const_lv2_1));
    tmp_70_fu_1624_p2 <= std_logic_vector(shift_left(unsigned(src_kernel_win_0_va_3_fu_246),to_integer(unsigned('0' & ap_const_lv8_1(8-1 downto 0)))));
    tmp_71_fu_1641_p2 <= std_logic_vector(shift_left(unsigned(src_kernel_win_0_va_7_reg_2654),to_integer(unsigned('0' & ap_const_lv8_1(8-1 downto 0)))));
    tmp_73_0_0_not_fu_643_p2 <= (tmp_1_fu_637_p2 xor ap_const_lv1_1);
    tmp_76_fu_1809_p2 <= std_logic_vector(shift_left(unsigned(src_kernel_win_1_va_3_fu_270),to_integer(unsigned('0' & ap_const_lv8_1(8-1 downto 0)))));
    tmp_77_fu_1826_p2 <= std_logic_vector(shift_left(unsigned(src_kernel_win_1_va_7_reg_2675),to_integer(unsigned('0' & ap_const_lv8_1(8-1 downto 0)))));
    tmp_7_fu_615_p2 <= "1" when (tmp_5_reg_576 = ap_const_lv2_2) else "0";
    tmp_82_fu_1994_p2 <= std_logic_vector(shift_left(unsigned(src_kernel_win_2_va_3_fu_294),to_integer(unsigned('0' & ap_const_lv8_1(8-1 downto 0)))));
    tmp_83_fu_2011_p2 <= std_logic_vector(shift_left(unsigned(src_kernel_win_2_va_10_reg_2696),to_integer(unsigned('0' & ap_const_lv8_1(8-1 downto 0)))));
    tmp_8_fu_665_p2 <= "1" when (t_V_reg_587 = ap_const_lv11_1) else "0";
    tmp_9_fu_677_p2 <= "1" when (unsigned(t_V_reg_587) > unsigned(ap_const_lv11_41A)) else "0";
    tmp_fu_649_p4 <= t_V_reg_587(10 downto 1);
    tmp_i_i1_65_fu_1952_p2 <= (overflow_1_fu_1938_p2 or isneg_1_fu_1880_p3);
    tmp_i_i1_fu_1926_p2 <= (isneg_1_fu_1880_p3 xor ap_const_lv1_1);
    tmp_i_i2_66_fu_2137_p2 <= (overflow_2_fu_2123_p2 or isneg_2_fu_2065_p3);
    tmp_i_i2_fu_2111_p2 <= (isneg_2_fu_2065_p3 xor ap_const_lv1_1);
    tmp_i_i_64_fu_1767_p2 <= (overflow_fu_1753_p2 or isneg_fu_1695_p3);
    tmp_i_i_fu_1741_p2 <= (isneg_fu_1695_p3 xor ap_const_lv1_1);
        x_cast_fu_1065_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(x_fu_1057_p3),32));

    x_fu_1057_p3 <= 
        ImagLoc_x_fu_983_p2 when (or_cond_i_i_fu_1009_p2(0) = '1') else 
        p_p2_i_i_p_assign_2_fu_1049_p3;
end behav;
