
 PARAMETER VERSION = 2.1.0


 PORT processing_system7_0_MIO = processing_system7_0_MIO, DIR = IO, VEC = [53:0]
 PORT processing_system7_0_PS_SRSTB = processing_system7_0_PS_SRSTB, DIR = I
 PORT processing_system7_0_PS_CLK = processing_system7_0_PS_CLK, DIR = I, SIGIS = CLK
 PORT processing_system7_0_PS_PORB = processing_system7_0_PS_PORB, DIR = I
 PORT processing_system7_0_DDR_Clk = processing_system7_0_DDR_Clk, DIR = IO, SIGIS = CLK
 PORT processing_system7_0_DDR_Clk_n = processing_system7_0_DDR_Clk_n, DIR = IO, SIGIS = CLK
 PORT processing_system7_0_DDR_CKE = processing_system7_0_DDR_CKE, DIR = IO
 PORT processing_system7_0_DDR_CS_n = processing_system7_0_DDR_CS_n, DIR = IO
 PORT processing_system7_0_DDR_RAS_n = processing_system7_0_DDR_RAS_n, DIR = IO
 PORT processing_system7_0_DDR_CAS_n = processing_system7_0_DDR_CAS_n, DIR = IO
 PORT processing_system7_0_DDR_WEB_pin = processing_system7_0_DDR_WEB, DIR = O
 PORT processing_system7_0_DDR_BankAddr = processing_system7_0_DDR_BankAddr, DIR = IO, VEC = [2:0]
 PORT processing_system7_0_DDR_Addr = processing_system7_0_DDR_Addr, DIR = IO, VEC = [14:0]
 PORT processing_system7_0_DDR_ODT = processing_system7_0_DDR_ODT, DIR = IO
 PORT processing_system7_0_DDR_DRSTB = processing_system7_0_DDR_DRSTB, DIR = IO, SIGIS = RST
 PORT processing_system7_0_DDR_DQ = processing_system7_0_DDR_DQ, DIR = IO, VEC = [31:0]
 PORT processing_system7_0_DDR_DM = processing_system7_0_DDR_DM, DIR = IO, VEC = [3:0]
 PORT processing_system7_0_DDR_DQS = processing_system7_0_DDR_DQS, DIR = IO, VEC = [3:0]
 PORT processing_system7_0_DDR_DQS_n = processing_system7_0_DDR_DQS_n, DIR = IO, VEC = [3:0]
 PORT processing_system7_0_DDR_VRN = processing_system7_0_DDR_VRN, DIR = IO
 PORT processing_system7_0_DDR_VRP = processing_system7_0_DDR_VRP, DIR = IO


BEGIN processing_system7
 PARAMETER INSTANCE = processing_system7_0
 PARAMETER HW_VER = 4.03.a
 PARAMETER C_DDR_RAM_HIGHADDR = 0x1FFFFFFF
 PARAMETER C_EN_EMIO_CAN0 = 0
 PARAMETER C_EN_EMIO_CAN1 = 0
 PARAMETER C_EN_EMIO_ENET0 = 0
 PARAMETER C_EN_EMIO_ENET1 = 0
 PARAMETER C_EN_EMIO_I2C0 = 0
 PARAMETER C_EN_EMIO_I2C1 = 0
 PARAMETER C_EN_EMIO_PJTAG = 0
 PARAMETER C_EN_EMIO_SDIO0 = 0
 PARAMETER C_EN_EMIO_CD_SDIO0 = 0
 PARAMETER C_EN_EMIO_WP_SDIO0 = 0
 PARAMETER C_EN_EMIO_SDIO1 = 0
 PARAMETER C_EN_EMIO_CD_SDIO1 = 0
 PARAMETER C_EN_EMIO_WP_SDIO1 = 0
 PARAMETER C_EN_EMIO_SPI0 = 0
 PARAMETER C_EN_EMIO_SPI1 = 0
 PARAMETER C_EN_EMIO_SRAM_INT = 0
 PARAMETER C_EN_EMIO_TRACE = 0
 PARAMETER C_EN_EMIO_TTC0 = 1
 PARAMETER C_EN_EMIO_TTC1 = 0
 PARAMETER C_EN_EMIO_UART0 = 0
 PARAMETER C_EN_EMIO_UART1 = 0
 PARAMETER C_EN_EMIO_MODEM_UART0 = 0
 PARAMETER C_EN_EMIO_MODEM_UART1 = 0
 PARAMETER C_EN_EMIO_WDT = 0
 PARAMETER C_EMIO_GPIO_WIDTH = 64
 PARAMETER C_EN_QSPI = 1
 PARAMETER C_EN_SMC = 0
 PARAMETER C_EN_CAN0 = 0
 PARAMETER C_EN_CAN1 = 0
 PARAMETER C_EN_ENET0 = 1
 PARAMETER C_EN_ENET1 = 0
 PARAMETER C_EN_I2C0 = 0
 PARAMETER C_EN_I2C1 = 0
 PARAMETER C_EN_PJTAG = 0
 PARAMETER C_EN_SDIO0 = 1
 PARAMETER C_EN_SDIO1 = 0
 PARAMETER C_EN_SPI0 = 0
 PARAMETER C_EN_SPI1 = 0
 PARAMETER C_EN_TRACE = 0
 PARAMETER C_EN_TTC0 = 1
 PARAMETER C_EN_TTC1 = 0
 PARAMETER C_EN_UART0 = 0
 PARAMETER C_EN_UART1 = 1
 PARAMETER C_EN_MODEM_UART0 = 0
 PARAMETER C_EN_MODEM_UART1 = 0
 PARAMETER C_EN_USB0 = 1
 PARAMETER C_EN_USB1 = 0
 PARAMETER C_EN_WDT = 0
 PARAMETER C_EN_DDR = 1
 PARAMETER C_EN_GPIO = 1
 PARAMETER C_FCLK_CLK0_FREQ = 100000000
 PARAMETER C_FCLK_CLK1_FREQ = 142857132
 PARAMETER C_FCLK_CLK2_FREQ = 50000000
 PARAMETER C_FCLK_CLK3_FREQ = 50000000
 PARAMETER C_USE_S_AXI_HP0 = 1
 PARAMETER C_S_AXI_HP0_DATA_WIDTH = 32
 PARAMETER C_INTERCONNECT_S_AXI_HP0_MASTERS = microblaze_0.M_AXI_DC & microblaze_0.M_AXI_IC & axi2axi_remap_0.M_AXI
 PARAMETER C_USE_S_AXI_HP2 = 1
 PARAMETER C_S_AXI_HP2_DATA_WIDTH = 64
 PARAMETER C_INTERCONNECT_S_AXI_HP2_MASTERS = vbx_mxp_0.M_AXI
 PARAMETER C_USE_S_AXI_GP0 = 1
 PARAMETER C_USE_S_AXI_GP1 = 0
 BUS_INTERFACE S_AXI_GP0 = axi4lite_0
 BUS_INTERFACE S_AXI_HP0 = axi4_0
 BUS_INTERFACE S_AXI_HP2 = axi4_1
 PORT MIO = processing_system7_0_MIO
 PORT PS_SRSTB = processing_system7_0_PS_SRSTB
 PORT PS_CLK = processing_system7_0_PS_CLK
 PORT PS_PORB = processing_system7_0_PS_PORB
 PORT DDR_Clk = processing_system7_0_DDR_Clk
 PORT DDR_Clk_n = processing_system7_0_DDR_Clk_n
 PORT DDR_CKE = processing_system7_0_DDR_CKE
 PORT DDR_CS_n = processing_system7_0_DDR_CS_n
 PORT DDR_RAS_n = processing_system7_0_DDR_RAS_n
 PORT DDR_CAS_n = processing_system7_0_DDR_CAS_n
 PORT DDR_WEB = processing_system7_0_DDR_WEB
 PORT DDR_BankAddr = processing_system7_0_DDR_BankAddr
 PORT DDR_Addr = processing_system7_0_DDR_Addr
 PORT DDR_ODT = processing_system7_0_DDR_ODT
 PORT DDR_DRSTB = processing_system7_0_DDR_DRSTB
 PORT DDR_DQ = processing_system7_0_DDR_DQ
 PORT DDR_DM = processing_system7_0_DDR_DM
 PORT DDR_DQS = processing_system7_0_DDR_DQS
 PORT DDR_DQS_n = processing_system7_0_DDR_DQS_n
 PORT DDR_VRN = processing_system7_0_DDR_VRN
 PORT DDR_VRP = processing_system7_0_DDR_VRP
 PORT FCLK_CLK0 = fclk_clk0
 PORT FCLK_RESET0_N = sysclk_reset_n
 PORT S_AXI_HP0_ACLK = sysclk
 PORT S_AXI_HP2_ACLK = sysclk
 PORT S_AXI_GP0_ACLK = sysclk
END

BEGIN microblaze
 PARAMETER INSTANCE = microblaze_0
 PARAMETER HW_VER = 8.50.c
 PARAMETER C_INTERCONNECT = 2
 PARAMETER C_STREAM_INTERCONNECT = 0
 PARAMETER C_DEBUG_ENABLED = 1
 PARAMETER C_FSL_LINKS = 1
 PARAMETER C_USE_ICACHE = 1
 PARAMETER C_ICACHE_LINE_LEN = 8
 PARAMETER C_ICACHE_ALWAYS_USED = 1
 PARAMETER C_USE_DCACHE = 1
 PARAMETER C_DCACHE_BYTE_SIZE = 4096
 PARAMETER C_DCACHE_LINE_LEN = 8
 PARAMETER C_DCACHE_ALWAYS_USED = 1
 PARAMETER C_DCACHE_USE_WRITEBACK = 1
 PARAMETER C_USE_BARREL = 1
 PARAMETER C_USE_BRANCH_TARGET_CACHE = 1
 PARAMETER C_ICACHE_BASEADDR = 0x00000000
 PARAMETER C_DCACHE_BASEADDR = 0x00000000
 PARAMETER C_ICACHE_HIGHADDR = 0x1FFFFFFF
 PARAMETER C_DCACHE_HIGHADDR = 0x1FFFFFFF
 PARAMETER C_BASE_VECTORS = 0x20000000
 BUS_INTERFACE M_AXI_DP = axi4lite_0
 BUS_INTERFACE DEBUG = microblaze_0_debug_module_MBDEBUG_0
 BUS_INTERFACE INTERRUPT = axi_intc_0_INTERRUPT
 BUS_INTERFACE M_AXI_DC = axi4_0
 BUS_INTERFACE M_AXI_IC = axi4_0
 BUS_INTERFACE DLMB = microblaze_0_dlmb
 BUS_INTERFACE ILMB = microblaze_0_ilmb
 BUS_INTERFACE DWFSL0 = microblaze_0_DWFSL0
 BUS_INTERFACE DRFSL0 = vbx_mxp_0_FSL_SRC
 PORT MB_Reset = proc_sys_reset_0_MB_Reset
 PORT CLK = sysclk
END

BEGIN proc_sys_reset
 PARAMETER INSTANCE = microblaze_0_reset
 PARAMETER HW_VER = 3.00.a
 PARAMETER C_EXT_RESET_HIGH = 0
 PORT MB_Debug_Sys_Rst = proc_sys_reset_0_MB_Debug_Sys_Rst
 PORT Dcm_locked = proc_sys_reset_0_Dcm_locked
 PORT MB_Reset = proc_sys_reset_0_MB_Reset
 PORT Interconnect_aresetn = proc_sys_reset_0_Interconnect_aresetn
 PORT Ext_Reset_In = sysclk_reset_n
 PORT BUS_STRUCT_RESET = microblaze_0_dlmb_SYS_RST
 PORT Slowest_sync_clk = sysclk
END

BEGIN axi_interconnect
 PARAMETER INSTANCE = axi4lite_0
 PARAMETER HW_VER = 1.06.a
 PARAMETER C_INTERCONNECT_CONNECTIVITY_MODE = 0
 PORT INTERCONNECT_ARESETN = proc_sys_reset_0_Interconnect_aresetn
 PORT INTERCONNECT_ACLK = sysclk
END

BEGIN lmb_v10
 PARAMETER INSTANCE = microblaze_0_dlmb
 PARAMETER HW_VER = 2.00.b
 PORT SYS_RST = microblaze_0_dlmb_SYS_RST
 PORT LMB_Clk = sysclk
END

BEGIN lmb_bram_if_cntlr
 PARAMETER INSTANCE = microblaze_0_d_bram_cntlr
 PARAMETER HW_VER = 3.10.c
 PARAMETER C_BASEADDR = 0x20000000
 PARAMETER C_HIGHADDR = 0x20003FFF
 BUS_INTERFACE SLMB = microblaze_0_dlmb
 BUS_INTERFACE BRAM_PORT = microblaze_0_d_bram_cntlr_BRAM_PORT
END

BEGIN bram_block
 PARAMETER INSTANCE = microblaze_0_bram_block
 PARAMETER HW_VER = 1.00.a
 BUS_INTERFACE PORTB = microblaze_0_d_bram_cntlr_BRAM_PORT
 BUS_INTERFACE PORTA = microblaze_0_i_bram_cntlr_BRAM_PORT
END

BEGIN lmb_v10
 PARAMETER INSTANCE = microblaze_0_ilmb
 PARAMETER HW_VER = 2.00.b
 PORT SYS_RST = microblaze_0_dlmb_SYS_RST
 PORT LMB_Clk = sysclk
END

BEGIN lmb_bram_if_cntlr
 PARAMETER INSTANCE = microblaze_0_i_bram_cntlr
 PARAMETER HW_VER = 3.10.c
 PARAMETER C_BASEADDR = 0x20000000
 PARAMETER C_HIGHADDR = 0x20003FFF
 BUS_INTERFACE SLMB = microblaze_0_ilmb
 BUS_INTERFACE BRAM_PORT = microblaze_0_i_bram_cntlr_BRAM_PORT
END

BEGIN mdm
 PARAMETER INSTANCE = microblaze_0_debug_module
 PARAMETER HW_VER = 2.10.a
 PARAMETER C_INTERCONNECT = 2
 PARAMETER C_BASEADDR = 0x43400000
 PARAMETER C_HIGHADDR = 0x4340ffff
 BUS_INTERFACE S_AXI = axi4lite_0
 BUS_INTERFACE MBDEBUG_0 = microblaze_0_debug_module_MBDEBUG_0
 PORT Debug_SYS_Rst = proc_sys_reset_0_MB_Debug_Sys_Rst
 PORT S_AXI_ACLK = sysclk
END

BEGIN axi_interconnect
 PARAMETER INSTANCE = axi4_0
 PARAMETER HW_VER = 1.06.a
 PORT INTERCONNECT_ARESETN = proc_sys_reset_0_Interconnect_aresetn
 PORT INTERCONNECT_ACLK = sysclk
END

BEGIN axi_interconnect
 PARAMETER INSTANCE = axi4_1
 PARAMETER HW_VER = 1.06.a
 PORT INTERCONNECT_ARESETN = proc_sys_reset_0_Interconnect_aresetn
 PORT INTERCONNECT_ACLK = sysclk
END

BEGIN axi_timer
 PARAMETER INSTANCE = axi_timer_0
 PARAMETER HW_VER = 1.03.a
 PARAMETER C_ONE_TIMER_ONLY = 1
 PARAMETER C_BASEADDR = 0x41c00000
 PARAMETER C_HIGHADDR = 0x41c0ffff
 BUS_INTERFACE S_AXI = axi4lite_0
 PORT S_AXI_ACLK = sysclk
 PORT CaptureTrig0 = net_gnd
 PORT Interrupt = axi_timer_0_Interrupt
END

BEGIN vectorblox_mxp
 PARAMETER INSTANCE = vbx_mxp_0
 PARAMETER HW_VER = 1.00.a
 PARAMETER C_S_AXI_BASEADDR = 0x70E00000
 PARAMETER C_S_AXI_HIGHADDR = 0x70E1FFFF
 PARAMETER VECTOR_LANES = 4
 PARAMETER C_M_AXI_PROTOCOL = AXI3
 PARAMETER C_INSTR_PORT_TYPE = 0
 PARAMETER VECTOR_CUSTOM_INSTRUCTIONS = 0
 PARAMETER MEMORY_WIDTH_LANES = 2
 PARAMETER SCRATCHPAD_KB = 64
 PARAMETER BEATS_PER_BURST = 16
 PARAMETER MIN_MULTIPLIER_HW = 0
 PARAMETER MULFXP_BYTE_FRACTION_BITS = 4
 PARAMETER MULFXP_WORD_FRACTION_BITS = 16
 PARAMETER MULFXP_HALF_FRACTION_BITS = 15
 BUS_INTERFACE M_AXI = axi4_1
 BUS_INTERFACE S_AXI = axi4lite_0
 BUS_INTERFACE FSL_SINK = microblaze_0_DWFSL0
 BUS_INTERFACE FSL_SRC = vbx_mxp_0_FSL_SRC
 PORT core_clk = sysclk
 PORT core_clk_2x = sysclk_2x
 PORT FSL_Clk = sysclk
END

BEGIN clock_generator
 PARAMETER INSTANCE = clock_generator_0
 PARAMETER HW_VER = 4.03.a
 PARAMETER C_EXT_RESET_HIGH = 0
 PARAMETER C_CLKIN_FREQ = 100000000
 PARAMETER C_CLKOUT0_FREQ = 100000000
 PARAMETER C_CLKOUT0_GROUP = MMCM0
 PARAMETER C_CLKOUT1_FREQ = 200000000
 PARAMETER C_CLKOUT1_GROUP = MMCM0
 PORT LOCKED = proc_sys_reset_0_Dcm_locked
 PORT CLKOUT0 = sysclk
 PORT CLKOUT1 = sysclk_2x
 PORT RST = sysclk_reset_n
 PORT CLKIN = fclk_clk0
END

BEGIN axi_intc
 PARAMETER INSTANCE = axi_intc_0
 PARAMETER HW_VER = 1.04.a
 PARAMETER C_BASEADDR = 0x411F0000
 PARAMETER C_HIGHADDR = 0x411FFFFF
 BUS_INTERFACE S_AXI = axi4lite_0
 BUS_INTERFACE INTERRUPT = axi_intc_0_INTERRUPT
 PORT S_AXI_ACLK = sysclk
 PORT Intr = axi_timer_0_Interrupt
END

BEGIN axi2axi_remap
 PARAMETER INSTANCE = axi2axi_remap_0
 PARAMETER HW_VER = 1.00.a
 PARAMETER C_S_AXI_RNG00_BASEADDR = 0x80000000
 PARAMETER C_S_AXI_RNG00_HIGHADDR = 0x9fffffff
 BUS_INTERFACE S_AXI = axi4lite_0
 BUS_INTERFACE M_AXI = axi4_0
 PORT ACLK = sysclk
END

