{
  "name": "core_arch::x86::avx512f::_mm512_mask_getmant_pd",
  "safe": false,
  "callees": {
    "core_arch::x86::__m512d::as_f64x8": {
      "safe": true,
      "tags": {
        "tags": [],
        "spec": {},
        "docs": []
      },
      "doc": "",
      "adt": {
        "core_arch::simd::f64x8": "Constructor"
      }
    },
    "core_arch::x86::avx512f::vgetmantpd": {
      "safe": false,
      "tags": {
        "tags": [],
        "spec": {},
        "docs": []
      },
      "doc": "",
      "adt": {}
    }
  },
  "adts": {
    "core_arch::x86::__m512d": [
      "Plain"
    ],
    "core_arch::simd::f64x8": [
      "Plain"
    ]
  },
  "path": {
    "type": "Local",
    "path": "core::core_arch::x86::avx512f::_mm512_mask_getmant_pd"
  },
  "span": "/home/gh-zjp-CN/.rustup/toolchains/nightly-2025-12-06-aarch64-unknown-linux-gnu/lib/rustlib/src/rust/library/core/src/../../stdarch/crates/core_arch/src/x86/avx512f.rs:7393:1: 7409:2",
  "src": "pub fn _mm512_mask_getmant_pd<\n    const NORM: _MM_MANTISSA_NORM_ENUM,\n    const SIGN: _MM_MANTISSA_SIGN_ENUM,\n>(\n    src: __m512d,\n    k: __mmask8,\n    a: __m512d,\n) -> __m512d {\n    unsafe {\n        static_assert_uimm_bits!(NORM, 4);\n        static_assert_uimm_bits!(SIGN, 2);\n        let a = a.as_f64x8();\n        let src = src.as_f64x8();\n        let r = vgetmantpd(a, SIGN << 2 | NORM, src, k, _MM_FROUND_CUR_DIRECTION);\n        transmute(r)\n    }\n}",
  "mir": "fn core_arch::x86::avx512f::_mm512_mask_getmant_pd(_1: core_arch::x86::__m512d, _2: u8, _3: core_arch::x86::__m512d) -> core_arch::x86::__m512d {\n    let mut _0: core_arch::x86::__m512d;\n    let  _4: core_arch::simd::f64x8;\n    let  _5: core_arch::simd::f64x8;\n    let  _6: core_arch::simd::f64x8;\n    let mut _7: i32;\n    let mut _8: i32;\n    let mut _9: u32;\n    let mut _10: bool;\n    debug src => _1;\n    debug k => _2;\n    debug a => _3;\n    debug a => _4;\n    debug src => _5;\n    debug r => _6;\n    bb0: {\n        _4 = core_arch::x86::__m512d::as_f64x8(_3) -> [return: bb1, unwind unreachable];\n    }\n    bb1: {\n        _5 = core_arch::x86::__m512d::as_f64x8(_1) -> [return: bb2, unwind unreachable];\n    }\n    bb2: {\n        StorageLive(_7);\n        StorageLive(_8);\n        _9 = 2_i32 as u32;\n        _10 = Lt(move _9, 32_u32);\n        assert(move _10, \"attempt to shift left by `{}`, which would overflow\", 2_i32) -> [success: bb3, unwind unreachable];\n    }\n    bb3: {\n        _8 = Shl(SIGN, 2_i32);\n        _7 = BitOr(move _8, NORM);\n        StorageDead(_8);\n        _6 = core_arch::x86::avx512f::vgetmantpd(_4, move _7, _5, _2, core_arch::x86::sse41::_MM_FROUND_CUR_DIRECTION) -> [return: bb4, unwind unreachable];\n    }\n    bb4: {\n        StorageDead(_7);\n        _0 = _6 as core_arch::x86::__m512d;\n        return;\n    }\n}\n",
  "doc": " Normalize the mantissas of packed double-precision (64-bit) floating-point elements in a, and store the results in dst using writemask k (elements are copied from src when the corresponding mask bit is not set). This intrinsic essentially calculates Â±(2^k)*|x.significand|, where k depends on the interval range defined by interv and the sign depends on sc and the source sign.\\\n The mantissa is normalized to the interval specified by interv, which can take the following values:\\\n    _MM_MANT_NORM_1_2     // interval [1, 2)\\\n    _MM_MANT_NORM_p5_2    // interval [0.5, 2)\\\n    _MM_MANT_NORM_p5_1    // interval [0.5, 1)\\\n    _MM_MANT_NORM_p75_1p5 // interval [0.75, 1.5)\\\n The sign is determined by sc which can take the following values:\\\n    _MM_MANT_SIGN_src     // sign = sign(src)\\\n    _MM_MANT_SIGN_zero    // sign = 0\\\n    _MM_MANT_SIGN_nan     // dst = NaN if sign(src) = 1\n\n [Intel's documentation](https://www.intel.com/content/www/us/en/docs/intrinsics-guide/index.html#text=_mm512_mask_getmant_pd&expand=2872)\n",
  "tags": {
    "tags": [],
    "spec": {},
    "docs": []
  }
}