// Seed: 200185382
module module_0 (
    output wand id_0,
    input supply1 id_1,
    output tri1 id_2,
    output wor id_3
);
  wire id_5;
  supply0 id_7, id_8;
  module_2(
      id_3,
      id_2,
      id_1,
      id_1,
      id_1,
      id_1,
      id_0,
      id_1,
      id_2,
      id_1,
      id_1,
      id_1,
      id_2,
      id_0,
      id_2,
      id_2,
      id_1,
      id_3,
      id_1,
      id_1,
      id_3,
      id_1,
      id_2
  );
  assign id_7 = 1'b0;
endmodule
module module_1 (
    input wand id_0,
    input supply0 id_1,
    output wor id_2,
    input tri1 id_3
);
  wire id_5 = -id_0;
  module_0(
      id_2, id_3, id_2, id_2
  );
endmodule
module module_2 (
    output tri1 id_0,
    output tri1 id_1,
    input wor id_2,
    input supply0 id_3,
    input tri1 id_4,
    input tri1 id_5,
    output wand id_6,
    input uwire id_7,
    output uwire id_8,
    input wor id_9,
    input uwire id_10,
    input tri0 id_11,
    output supply0 id_12,
    output tri1 id_13,
    output supply1 id_14,
    output uwire id_15,
    input uwire id_16,
    output uwire id_17,
    input wand id_18,
    input supply1 id_19,
    output uwire id_20,
    input tri id_21,
    output wand id_22
);
endmodule
