// Copyright (C) 2020  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and any partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details, at
// https://fpgasoftware.intel.com/eula.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition"

// DATE "05/19/2024 00:46:26"

// 
// Device: Altera 10M50DAF484C7G Package FBGA484
// 

// 
// This Verilog file should be used for ModelSim-Altera (SystemVerilog) only
// 

`timescale 1 ps/ 1 ps

module ipm_ID1000500B_convolution_coprocessor (
	clk,
	rst,
	addressMCU,
	rstMCU,
	rdMCU,
	wrMCU,
	dataMCU,
	intMCU);
input 	clk;
input 	rst;
input 	[3:0] addressMCU;
input 	rstMCU;
input 	rdMCU;
input 	wrMCU;
output 	[7:0] dataMCU;
output 	intMCU;

// Design Ports Information
// intMCU	=>  Location: PIN_AA8,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
// dataMCU[0]	=>  Location: PIN_AA15,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
// dataMCU[1]	=>  Location: PIN_W13,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
// dataMCU[2]	=>  Location: PIN_AB13,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
// dataMCU[3]	=>  Location: PIN_Y11,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
// dataMCU[4]	=>  Location: PIN_W11,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
// dataMCU[5]	=>  Location: PIN_AA10,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
// dataMCU[6]	=>  Location: PIN_Y8,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
// dataMCU[7]	=>  Location: PIN_Y7,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
// clk	=>  Location: PIN_P11,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: Default
// rst	=>  Location: PIN_B8,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: Default
// rstMCU	=>  Location: PIN_AA9,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: Default
// wrMCU	=>  Location: PIN_AB10,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: Default
// addressMCU[2]	=>  Location: PIN_W12,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: Default
// addressMCU[3]	=>  Location: PIN_AB12,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: Default
// addressMCU[0]	=>  Location: PIN_W5,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: Default
// addressMCU[1]	=>  Location: PIN_AA14,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: Default
// rdMCU	=>  Location: PIN_AB11,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \IP_convolution_coprocessor|CORE|currentZ_mult|Mult0|auto_generated|mac_out2~0 ;
wire \IP_convolution_coprocessor|CORE|currentZ_mult|Mult0|auto_generated|mac_out2~1 ;
wire \IP_convolution_coprocessor|CORE|currentZ_mult|Mult0|auto_generated|mac_out2~2 ;
wire \~QUARTUS_CREATED_GND~I_combout ;
wire \~QUARTUS_CREATED_UNVM~~busy ;
wire \~QUARTUS_CREATED_ADC1~~eoc ;
wire \~QUARTUS_CREATED_ADC2~~eoc ;
wire \dataMCU[0]~output_o ;
wire \dataMCU[1]~output_o ;
wire \dataMCU[2]~output_o ;
wire \dataMCU[3]~output_o ;
wire \dataMCU[4]~output_o ;
wire \dataMCU[5]~output_o ;
wire \dataMCU[6]~output_o ;
wire \dataMCU[7]~output_o ;
wire \intMCU~output_o ;
wire \addressMCU[2]~input_o ;
wire \addressMCU[3]~input_o ;
wire \addressMCU[1]~input_o ;
wire \IPM|IPM_REG|dataMCUOut[1]~1_combout ;
wire \clk~input_o ;
wire \clk~inputclkctrl_outclk ;
wire \dataMCU[2]~input_o ;
wire \rstMCU~input_o ;
wire \rst~input_o ;
wire \wireReset~combout ;
wire \wireReset~clkctrl_outclk ;
wire \wrMCU~input_o ;
wire \addressMCU[0]~input_o ;
wire \IPM|IPM_REG|Equal1~0_combout ;
wire \IPM|IPM_REG|always3~0_combout ;
wire \IPM|IPM_REG|edge_mem_st[0]~feeder_combout ;
wire \IPM|IPM_REG|edge_mem_st[2]~feeder_combout ;
wire \IPM|IPM_REG|regSTIP~0_combout ;
wire \IPM|IPM_REG|regSTIP~q ;
wire \IP_convolution_coprocessor|CORE|FSM|state.S10~q ;
wire \IPM|IPM_REG|regDataIn[0][2]~feeder_combout ;
wire \IPM|IPM_REG|dataMCUOut[1]~0_combout ;
wire \IPM|IPM_REG|Decoder0~0_combout ;
wire \IPM|IPM_REG|regDataIn[0][2]~q ;
wire \dataMCU[0]~input_o ;
wire \IPM|IPM_REG|Equal0~0_combout ;
wire \IPM|IPM_REG|always2~0_combout ;
wire \dataMCU[1]~input_o ;
wire \IPM|IPM_REG|regDataIn[0][1]~feeder_combout ;
wire \IPM|IPM_REG|regDataIn[0][1]~q ;
wire \dataMCU[3]~input_o ;
wire \dataMCU[4]~input_o ;
wire \IPM|IPM_REG|regWRIP~0_combout ;
wire \IPM|IPM_REG|regWRIP~q ;
wire \IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|wrEnMemIn[0]~0_combout ;
wire \IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|regWrAddrConfigReg~2_combout ;
wire \IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|always0~0_combout ;
wire \IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|regWrAddrConfigReg~1_combout ;
wire \IPM|IPM_REG|regDataIn[0][0]~feeder_combout ;
wire \IPM|IPM_REG|regDataIn[0][0]~q ;
wire \IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|regWrAddrConfigReg~0_combout ;
wire \IP_convolution_coprocessor|INTERFACE|AIP|CONFREG|regConfig[0][4]~0_combout ;
wire \IP_convolution_coprocessor|INTERFACE|AIP|CONFREG|regConfig[0][4]~1_combout ;
wire \IP_convolution_coprocessor|INTERFACE|AIP|CONFREG|regConfig[0][2]~q ;
wire \IPM|IPM_REG|regDataIn[0][3]~feeder_combout ;
wire \IPM|IPM_REG|regDataIn[0][3]~q ;
wire \IP_convolution_coprocessor|INTERFACE|AIP|CONFREG|regConfig[0][3]~q ;
wire \IPM|IPM_REG|regDataIn[0][4]~feeder_combout ;
wire \IPM|IPM_REG|regDataIn[0][4]~q ;
wire \IP_convolution_coprocessor|INTERFACE|AIP|CONFREG|regConfig[0][4]~q ;
wire \IP_convolution_coprocessor|CORE|sizeZ_substractor|Add0~0_combout ;
wire \IP_convolution_coprocessor|CORE|FSM|i_enable~0_combout ;
wire \IP_convolution_coprocessor|CORE|FSM|i_enable~q ;
wire \IP_convolution_coprocessor|CORE|i_adder|re_out[0]~0_combout ;
wire \IP_convolution_coprocessor|CORE|i_adder|Add0~5_combout ;
wire \IP_convolution_coprocessor|CORE|i_adder|re_out[0]~1 ;
wire \IP_convolution_coprocessor|CORE|i_adder|re_out[1]~2_combout ;
wire \IP_convolution_coprocessor|CORE|i_adder|Add0~4_combout ;
wire \IP_convolution_coprocessor|CORE|i_adder|re_out[1]~3 ;
wire \IP_convolution_coprocessor|CORE|i_adder|re_out[2]~4_combout ;
wire \IP_convolution_coprocessor|CORE|i_adder|Add0~3_combout ;
wire \IP_convolution_coprocessor|CORE|i_adder|re_out[2]~5 ;
wire \IP_convolution_coprocessor|CORE|i_adder|re_out[3]~6_combout ;
wire \IP_convolution_coprocessor|CORE|i_adder|Add0~2_combout ;
wire \IP_convolution_coprocessor|CORE|i_adder|re_out[3]~7 ;
wire \IP_convolution_coprocessor|CORE|i_adder|re_out[4]~8_combout ;
wire \IP_convolution_coprocessor|CORE|i_adder|Add0~1_combout ;
wire \IP_convolution_coprocessor|CORE|i_adder|re_out[4]~9 ;
wire \IP_convolution_coprocessor|CORE|i_adder|re_out[5]~10_combout ;
wire \IP_convolution_coprocessor|CORE|i_adder|Add0~0_combout ;
wire \IP_convolution_coprocessor|CORE|sizeZ_substractor|Add0~1_combout ;
wire \IP_convolution_coprocessor|CORE|sizeZ_substractor|Add0~2_combout ;
wire \IP_convolution_coprocessor|INTERFACE|AIP|CONFREG|regConfig[0][1]~q ;
wire \IP_convolution_coprocessor|INTERFACE|AIP|CONFREG|regConfig[0][0]~q ;
wire \IP_convolution_coprocessor|CORE|i_comp|LessThan0~1_cout ;
wire \IP_convolution_coprocessor|CORE|i_comp|LessThan0~3_cout ;
wire \IP_convolution_coprocessor|CORE|i_comp|LessThan0~5_cout ;
wire \IP_convolution_coprocessor|CORE|i_comp|LessThan0~7_cout ;
wire \IP_convolution_coprocessor|CORE|i_comp|LessThan0~9_cout ;
wire \IP_convolution_coprocessor|CORE|i_comp|LessThan0~10_combout ;
wire \IP_convolution_coprocessor|CORE|FSM|Selector5~0_combout ;
wire \IP_convolution_coprocessor|CORE|FSM|done~q ;
wire \IP_convolution_coprocessor|CORE|FSM|Selector6~0_combout ;
wire \IP_convolution_coprocessor|CORE|FSM|state.S13~q ;
wire \IP_convolution_coprocessor|CORE|FSM|Selector0~0_combout ;
wire \IP_convolution_coprocessor|CORE|FSM|state.S1~q ;
wire \IP_convolution_coprocessor|CORE|FSM|next.S2~0_combout ;
wire \IP_convolution_coprocessor|CORE|FSM|sel_i~q ;
wire \IP_convolution_coprocessor|CORE|FSM|Selector1~0_combout ;
wire \IP_convolution_coprocessor|CORE|FSM|sel_j~q ;
wire \IP_convolution_coprocessor|CORE|j_adder|Add0~3_combout ;
wire \IP_convolution_coprocessor|CORE|j_adder|re_out[0]~0_combout ;
wire \IP_convolution_coprocessor|CORE|j_adder|Add0~0_combout ;
wire \IP_convolution_coprocessor|CORE|j_adder|re_out[0]~1 ;
wire \IP_convolution_coprocessor|CORE|j_adder|re_out[1]~2_combout ;
wire \IP_convolution_coprocessor|CORE|j_adder|Add0~1_combout ;
wire \IP_convolution_coprocessor|CORE|j_adder|re_out[1]~3 ;
wire \IP_convolution_coprocessor|CORE|j_adder|re_out[2]~4_combout ;
wire \IP_convolution_coprocessor|CORE|j_adder|Add0~2_combout ;
wire \IP_convolution_coprocessor|CORE|j_adder|re_out[2]~5 ;
wire \IP_convolution_coprocessor|CORE|j_adder|re_out[3]~6_combout ;
wire \IP_convolution_coprocessor|CORE|j_adder|Add0~4_combout ;
wire \IP_convolution_coprocessor|CORE|i_minus_j|re_out[0]~1 ;
wire \IP_convolution_coprocessor|CORE|i_minus_j|re_out[1]~3 ;
wire \IP_convolution_coprocessor|CORE|i_minus_j|re_out[2]~5 ;
wire \IP_convolution_coprocessor|CORE|i_minus_j|re_out[3]~7 ;
wire \IP_convolution_coprocessor|CORE|i_minus_j|re_out[4]~9 ;
wire \IP_convolution_coprocessor|CORE|i_minus_j|re_out[5]~10_combout ;
wire \IP_convolution_coprocessor|CORE|i_minus_j|re_out[4]~8_combout ;
wire \IP_convolution_coprocessor|CORE|i_minus_j|re_out[3]~6_combout ;
wire \IP_convolution_coprocessor|CORE|i_minus_j|re_out[2]~4_combout ;
wire \IP_convolution_coprocessor|CORE|size_comp|LessThan0~0_combout ;
wire \IP_convolution_coprocessor|CORE|indexH_less_than_sizeH|LessThan0~2_combout ;
wire \IP_convolution_coprocessor|CORE|indexH_less_than_sizeH|LessThan0~3_combout ;
wire \IP_convolution_coprocessor|CORE|indexH_less_than_sizeH|LessThan0~4_combout ;
wire \IP_convolution_coprocessor|CORE|i_minus_j|re_out[1]~2_combout ;
wire \IP_convolution_coprocessor|CORE|i_minus_j|re_out[0]~0_combout ;
wire \IP_convolution_coprocessor|CORE|indexH_less_than_sizeH|LessThan0~7_combout ;
wire \IP_convolution_coprocessor|CORE|indexH_less_than_sizeH|LessThan0~5_combout ;
wire \IP_convolution_coprocessor|CORE|indexH_less_than_sizeH|LessThan0~6_combout ;
wire \IP_convolution_coprocessor|CORE|FSM|Selector2~4_combout ;
wire \IP_convolution_coprocessor|CORE|FSM|Selector2~5_combout ;
wire \IP_convolution_coprocessor|CORE|FSM|Selector2~3_combout ;
wire \IP_convolution_coprocessor|CORE|FSM|currentZ_en~q ;
wire \IP_convolution_coprocessor|CORE|FSM|j_enable~0_combout ;
wire \IP_convolution_coprocessor|CORE|FSM|j_enable~q ;
wire \IP_convolution_coprocessor|CORE|j_adder|re_out[3]~7 ;
wire \IP_convolution_coprocessor|CORE|j_adder|re_out[4]~8_combout ;
wire \IP_convolution_coprocessor|CORE|j_comp|LessThan0~0_combout ;
wire \IP_convolution_coprocessor|CORE|j_comp|LessThan0~1_combout ;
wire \IP_convolution_coprocessor|CORE|size_comp|LessThan0~1_combout ;
wire \IP_convolution_coprocessor|CORE|j_comp|LessThan0~2_combout ;
wire \IP_convolution_coprocessor|CORE|upper_limit_mux|re_out[2]~0_combout ;
wire \IP_convolution_coprocessor|CORE|j_comp|LessThan0~3_combout ;
wire \IP_convolution_coprocessor|CORE|FSM|Selector2~2_combout ;
wire \IP_convolution_coprocessor|CORE|FSM|Selector3~0_combout ;
wire \IP_convolution_coprocessor|CORE|FSM|state.S7~q ;
wire \IP_convolution_coprocessor|CORE|FSM|Selector4~0_combout ;
wire \IP_convolution_coprocessor|CORE|FSM|state.S8~q ;
wire \IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|regWrAddrMemIn[0][0]~5_combout ;
wire \IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|always0~2_combout ;
wire \IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|regWrAddrMemIn[0][0]~7_combout ;
wire \IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|regWrAddrMemIn[0][0]~q ;
wire \IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|regWrAddrMemIn[0][0]~6 ;
wire \IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|regWrAddrMemIn[0][1]~8_combout ;
wire \IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|regWrAddrMemIn[0][1]~q ;
wire \IP_convolution_coprocessor|CORE|memY_addr_mux|re_out[1]~21_combout ;
wire \IP_convolution_coprocessor|CORE|memY_addr_mux|re_out[0]~20_combout ;
wire \IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~0_combout ;
wire \IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|regWrAddrMemIn[0][1]~9 ;
wire \IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|regWrAddrMemIn[0][2]~10_combout ;
wire \IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|regWrAddrMemIn[0][2]~q ;
wire \IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|regWrAddrMemIn[0][2]~11 ;
wire \IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|regWrAddrMemIn[0][3]~12_combout ;
wire \IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|regWrAddrMemIn[0][3]~q ;
wire \IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|regWrAddrMemIn[0][3]~13 ;
wire \IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|regWrAddrMemIn[0][4]~14_combout ;
wire \IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|regWrAddrMemIn[0][4]~q ;
wire \IP_convolution_coprocessor|CORE|memY_addr_mux|re_out[4]~24_combout ;
wire \IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~2_combout ;
wire \IP_convolution_coprocessor|CORE|memY_addr_mux|re_out[3]~23_combout ;
wire \IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass[8]~feeder_combout ;
wire \IP_convolution_coprocessor|CORE|memY_addr_mux|re_out[2]~22_combout ;
wire \IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~1_combout ;
wire \IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~3_combout ;
wire \dataMCU[5]~input_o ;
wire \IPM|IPM_REG|regDataIn[0][5]~feeder_combout ;
wire \IPM|IPM_REG|regDataIn[0][5]~q ;
wire \dataMCU[6]~input_o ;
wire \IPM|IPM_REG|regDataIn[0][6]~feeder_combout ;
wire \IPM|IPM_REG|regDataIn[0][6]~q ;
wire \dataMCU[7]~input_o ;
wire \IPM|IPM_REG|regDataIn[0][7]~feeder_combout ;
wire \IPM|IPM_REG|regDataIn[0][7]~q ;
wire \IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0|auto_generated|ram_block1a1 ;
wire \IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~5_combout ;
wire \IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0|auto_generated|ram_block1a2 ;
wire \IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~6_combout ;
wire \IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0|auto_generated|ram_block1a3 ;
wire \IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~7_combout ;
wire \IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0|auto_generated|ram_block1a4 ;
wire \IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~8_combout ;
wire \IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0|auto_generated|ram_block1a5 ;
wire \IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~9_combout ;
wire \IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0|auto_generated|ram_block1a6 ;
wire \IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~10_combout ;
wire \IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0|auto_generated|ram_block1a7 ;
wire \IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~11_combout ;
wire \IP_convolution_coprocessor|CORE|memH_addr_mux|re_out[1]~17_combout ;
wire \IP_convolution_coprocessor|CORE|memH_addr_mux|re_out[2]~19_combout ;
wire \IP_convolution_coprocessor|CORE|memH_addr_mux|re_out[0]~18_combout ;
wire \IP_convolution_coprocessor|CORE|memH_addr_mux|re_out[3]~16_combout ;
wire \IP_convolution_coprocessor|CORE|memoryH|ROM_structure~0_combout ;
wire \IP_convolution_coprocessor|CORE|memoryH|ROM_structure~1_combout ;
wire \IP_convolution_coprocessor|CORE|memoryH|ROM_structure~2_combout ;
wire \IP_convolution_coprocessor|CORE|memoryH|ROM_structure~3_combout ;
wire \IP_convolution_coprocessor|CORE|memoryH|ROM_structure~4_combout ;
wire \IP_convolution_coprocessor|CORE|memoryH|ROM_structure~5_combout ;
wire \IP_convolution_coprocessor|CORE|memoryH|ROM_structure~6_combout ;
wire \IP_convolution_coprocessor|CORE|memoryH|ROM_structure~7_combout ;
wire \IP_convolution_coprocessor|CORE|memoryH|ROM_structure~8_combout ;
wire \IP_convolution_coprocessor|CORE|memoryH|ROM_structure~9_combout ;
wire \IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0|auto_generated|ram_block1a0~portbdataout ;
wire \IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~4_combout ;
wire \IP_convolution_coprocessor|CORE|currentZ_mult|Mult0|auto_generated|mac_mult1~dataout ;
wire \IP_convolution_coprocessor|CORE|currentZ_mult|Mult0|auto_generated|mac_mult1~DATAOUT1 ;
wire \IP_convolution_coprocessor|CORE|currentZ_mult|Mult0|auto_generated|mac_mult1~DATAOUT2 ;
wire \IP_convolution_coprocessor|CORE|currentZ_mult|Mult0|auto_generated|mac_mult1~DATAOUT3 ;
wire \IP_convolution_coprocessor|CORE|currentZ_mult|Mult0|auto_generated|mac_mult1~DATAOUT4 ;
wire \IP_convolution_coprocessor|CORE|currentZ_mult|Mult0|auto_generated|mac_mult1~DATAOUT5 ;
wire \IP_convolution_coprocessor|CORE|currentZ_mult|Mult0|auto_generated|mac_mult1~DATAOUT6 ;
wire \IP_convolution_coprocessor|CORE|currentZ_mult|Mult0|auto_generated|mac_mult1~DATAOUT7 ;
wire \IP_convolution_coprocessor|CORE|currentZ_mult|Mult0|auto_generated|mac_mult1~DATAOUT8 ;
wire \IP_convolution_coprocessor|CORE|currentZ_mult|Mult0|auto_generated|mac_mult1~DATAOUT9 ;
wire \IP_convolution_coprocessor|CORE|currentZ_mult|Mult0|auto_generated|mac_mult1~DATAOUT10 ;
wire \IP_convolution_coprocessor|CORE|currentZ_mult|Mult0|auto_generated|mac_mult1~DATAOUT11 ;
wire \IP_convolution_coprocessor|CORE|currentZ_mult|Mult0|auto_generated|mac_mult1~DATAOUT12 ;
wire \IP_convolution_coprocessor|CORE|currentZ_mult|Mult0|auto_generated|mac_mult1~DATAOUT13 ;
wire \IP_convolution_coprocessor|CORE|currentZ_mult|Mult0|auto_generated|mac_mult1~DATAOUT14 ;
wire \IP_convolution_coprocessor|CORE|currentZ_mult|Mult0|auto_generated|mac_mult1~0 ;
wire \IP_convolution_coprocessor|CORE|currentZ_mult|Mult0|auto_generated|mac_mult1~1 ;
wire \IP_convolution_coprocessor|CORE|currentZ_mult|Mult0|auto_generated|mac_mult1~2 ;
wire \IP_convolution_coprocessor|CORE|currentZ_mult|Mult0|auto_generated|mac_out2~dataout ;
wire \IP_convolution_coprocessor|CORE|currentZ_reg|data_o[0]~16_combout ;
wire \IP_convolution_coprocessor|CORE|currentZ_reg|data_o[12]~34_combout ;
wire \IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|regRdAddrMemOut[0][0]~6_combout ;
wire \IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|Equal4~0_combout ;
wire \IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|always0~1_combout ;
wire \IPM|IPM_REG|edge_mem_rd[0]~feeder_combout ;
wire \IPM|IPM_REG|edge_mem_rd[2]~feeder_combout ;
wire \IPM|IPM_REG|regRDIP~0_combout ;
wire \IPM|IPM_REG|regRDIP~q ;
wire \IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|regRdAddrMemOut[0][13]~8_combout ;
wire \IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|regRdAddrMemOut[0][0]~q ;
wire \IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|regRdAddrMemOut[0][0]~7 ;
wire \IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|regRdAddrMemOut[0][1]~9_combout ;
wire \IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|regRdAddrMemOut[0][1]~q ;
wire \IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|regRdAddrMemOut[0][1]~10 ;
wire \IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|regRdAddrMemOut[0][2]~11_combout ;
wire \IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|regRdAddrMemOut[0][2]~q ;
wire \IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|regRdAddrMemOut[0][2]~12 ;
wire \IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|regRdAddrMemOut[0][3]~13_combout ;
wire \IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|regRdAddrMemOut[0][3]~q ;
wire \IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|regRdAddrMemOut[0][3]~14 ;
wire \IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|regRdAddrMemOut[0][4]~15_combout ;
wire \IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|regRdAddrMemOut[0][4]~q ;
wire \IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|regRdAddrMemOut[0][4]~16 ;
wire \IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|regRdAddrMemOut[0][5]~17_combout ;
wire \IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|regRdAddrMemOut[0][5]~q ;
wire \IP_convolution_coprocessor|CORE|currentZ_mult|Mult0|auto_generated|mac_out2~DATAOUT1 ;
wire \IP_convolution_coprocessor|CORE|currentZ_reg|data_o[0]~17 ;
wire \IP_convolution_coprocessor|CORE|currentZ_reg|data_o[1]~18_combout ;
wire \IP_convolution_coprocessor|CORE|currentZ_mult|Mult0|auto_generated|mac_out2~DATAOUT2 ;
wire \IP_convolution_coprocessor|CORE|currentZ_reg|data_o[1]~19 ;
wire \IP_convolution_coprocessor|CORE|currentZ_reg|data_o[2]~20_combout ;
wire \IP_convolution_coprocessor|CORE|currentZ_mult|Mult0|auto_generated|mac_out2~DATAOUT3 ;
wire \IP_convolution_coprocessor|CORE|currentZ_reg|data_o[2]~21 ;
wire \IP_convolution_coprocessor|CORE|currentZ_reg|data_o[3]~22_combout ;
wire \IP_convolution_coprocessor|CORE|currentZ_mult|Mult0|auto_generated|mac_out2~DATAOUT4 ;
wire \IP_convolution_coprocessor|CORE|currentZ_reg|data_o[3]~23 ;
wire \IP_convolution_coprocessor|CORE|currentZ_reg|data_o[4]~24_combout ;
wire \IP_convolution_coprocessor|CORE|currentZ_mult|Mult0|auto_generated|mac_out2~DATAOUT5 ;
wire \IP_convolution_coprocessor|CORE|currentZ_reg|data_o[4]~25 ;
wire \IP_convolution_coprocessor|CORE|currentZ_reg|data_o[5]~26_combout ;
wire \IP_convolution_coprocessor|CORE|currentZ_mult|Mult0|auto_generated|mac_out2~DATAOUT6 ;
wire \IP_convolution_coprocessor|CORE|currentZ_reg|data_o[5]~27 ;
wire \IP_convolution_coprocessor|CORE|currentZ_reg|data_o[6]~28_combout ;
wire \IP_convolution_coprocessor|CORE|currentZ_mult|Mult0|auto_generated|mac_out2~DATAOUT7 ;
wire \IP_convolution_coprocessor|CORE|currentZ_reg|data_o[6]~29 ;
wire \IP_convolution_coprocessor|CORE|currentZ_reg|data_o[7]~30_combout ;
wire \IP_convolution_coprocessor|CORE|currentZ_mult|Mult0|auto_generated|mac_out2~DATAOUT8 ;
wire \IP_convolution_coprocessor|CORE|currentZ_reg|data_o[7]~31 ;
wire \IP_convolution_coprocessor|CORE|currentZ_reg|data_o[8]~32_combout ;
wire \IP_convolution_coprocessor|CORE|currentZ_mult|Mult0|auto_generated|mac_out2~DATAOUT9 ;
wire \IP_convolution_coprocessor|CORE|currentZ_reg|data_o[8]~33 ;
wire \IP_convolution_coprocessor|CORE|currentZ_reg|data_o[9]~35_combout ;
wire \IP_convolution_coprocessor|CORE|currentZ_mult|Mult0|auto_generated|mac_out2~DATAOUT10 ;
wire \IP_convolution_coprocessor|CORE|currentZ_reg|data_o[9]~36 ;
wire \IP_convolution_coprocessor|CORE|currentZ_reg|data_o[10]~37_combout ;
wire \IP_convolution_coprocessor|CORE|currentZ_mult|Mult0|auto_generated|mac_out2~DATAOUT11 ;
wire \IP_convolution_coprocessor|CORE|currentZ_reg|data_o[10]~38 ;
wire \IP_convolution_coprocessor|CORE|currentZ_reg|data_o[11]~39_combout ;
wire \IP_convolution_coprocessor|CORE|currentZ_mult|Mult0|auto_generated|mac_out2~DATAOUT12 ;
wire \IP_convolution_coprocessor|CORE|currentZ_reg|data_o[11]~40 ;
wire \IP_convolution_coprocessor|CORE|currentZ_reg|data_o[12]~41_combout ;
wire \IP_convolution_coprocessor|CORE|currentZ_mult|Mult0|auto_generated|mac_out2~DATAOUT13 ;
wire \IP_convolution_coprocessor|CORE|currentZ_reg|data_o[12]~42 ;
wire \IP_convolution_coprocessor|CORE|currentZ_reg|data_o[13]~43_combout ;
wire \IP_convolution_coprocessor|CORE|currentZ_mult|Mult0|auto_generated|mac_out2~DATAOUT14 ;
wire \IP_convolution_coprocessor|CORE|currentZ_reg|data_o[13]~44 ;
wire \IP_convolution_coprocessor|CORE|currentZ_reg|data_o[14]~45_combout ;
wire \IP_convolution_coprocessor|CORE|currentZ_reg|data_o[14]~46 ;
wire \IP_convolution_coprocessor|CORE|currentZ_reg|data_o[15]~47_combout ;
wire \IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0|auto_generated|ram_block1a8 ;
wire \IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass[12]~feeder_combout ;
wire \IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass[9]~feeder_combout ;
wire \IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure~2_combout ;
wire \IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass[8]~feeder_combout ;
wire \IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass[7]~feeder_combout ;
wire \IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass[5]~feeder_combout ;
wire \IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure~1_combout ;
wire \IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass[3]~feeder_combout ;
wire \IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure~0_combout ;
wire \IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure~3_combout ;
wire \IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass[21]~feeder_combout ;
wire \IPM|IPM_REG|regDataOut[1][0]~0_combout ;
wire \IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|Equal0~0_combout ;
wire \IP_convolution_coprocessor|CORE|FSM|WideOr5~combout ;
wire \IP_convolution_coprocessor|CORE|FSM|busy~q ;
wire \IP_convolution_coprocessor|INTERFACE|AIP|STATUS|regStatus[0]~feeder_combout ;
wire \IP_convolution_coprocessor|INTERFACE|AIP|MUX|Mux23~0_combout ;
wire \IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|Equal4~1_combout ;
wire \IPM|IPM_REG|regDataOut[1][0]~q ;
wire \IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0|auto_generated|ram_block1a0~portbdataout ;
wire \IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass[13]~feeder_combout ;
wire \IPM|IPM_REG|regDataOut[0][0]~1_combout ;
wire \IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|setStatus~combout ;
wire \IP_convolution_coprocessor|INTERFACE|AIP|STATUS|regInt~0_combout ;
wire \IP_convolution_coprocessor|INTERFACE|AIP|MUX|Mux31~0_combout ;
wire \IPM|IPM_REG|regDataOut[0][0]~q ;
wire \IPM|IPM_REG|dataMCUOut[1]~4_combout ;
wire \IPM|IPM_REG|dataMCUOut[1]~3_combout ;
wire \IPM|IPM_REG|dataMCUOut[0]~2_combout ;
wire \IPM|IPM_REG|regDataIn[2][0]~feeder_combout ;
wire \IPM|IPM_REG|Decoder0~1_combout ;
wire \IPM|IPM_REG|regDataIn[2][0]~q ;
wire \IP_convolution_coprocessor|INTERFACE|AIP|MUX|Mux15~0_combout ;
wire \IPM|IPM_REG|regDataOut[2][0]~q ;
wire \IPM|IPM_REG|dataMCUOut[0]~5_combout ;
wire \IPM|IPM_REG|dataMCUOut[0]~6_combout ;
wire \IPM|IPM_REG|dataMCUOut[0]~7_combout ;
wire \rdMCU~input_o ;
wire \IPM|ipmMCUDataInout~8_combout ;
wire \IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0|auto_generated|ram_block1a1 ;
wire \IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass[14]~feeder_combout ;
wire \IPM|IPM_REG|regDataOut[0][1]~2_combout ;
wire \IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|Equal0~1_combout ;
wire \IPM|IPM_REG|regDataOut[0][1]~q ;
wire \IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass[22]~feeder_combout ;
wire \IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0|auto_generated|ram_block1a9 ;
wire \IP_convolution_coprocessor|INTERFACE|AIP|MUX|Mux22~0_combout ;
wire \IPM|IPM_REG|regDataOut[1][1]~q ;
wire \IPM|IPM_REG|dataMCUOut[1]~8_combout ;
wire \IPM|IPM_REG|regDataIn[2][1]~feeder_combout ;
wire \IPM|IPM_REG|regDataIn[2][1]~q ;
wire \IP_convolution_coprocessor|INTERFACE|AIP|STATUS|regMaskInt[1]~feeder_combout ;
wire \IP_convolution_coprocessor|INTERFACE|AIP|MUX|Mux14~0_combout ;
wire \IPM|IPM_REG|regDataOut[2][1]~q ;
wire \IPM|IPM_REG|dataMCUOut[1]~9_combout ;
wire \IPM|IPM_REG|dataMCUOut[1]~10_combout ;
wire \IPM|IPM_REG|dataMCUOut[1]~11_combout ;
wire \IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass[15]~feeder_combout ;
wire \IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0|auto_generated|ram_block1a2 ;
wire \IP_convolution_coprocessor|INTERFACE|AIP|MUX|Mux29~0_combout ;
wire \IPM|IPM_REG|regDataOut[0][2]~q ;
wire \IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass[23]~feeder_combout ;
wire \IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0|auto_generated|ram_block1a10 ;
wire \IP_convolution_coprocessor|INTERFACE|AIP|MUX|Mux21~0_combout ;
wire \IPM|IPM_REG|regDataOut[1][2]~q ;
wire \IPM|IPM_REG|regDataIn[2][2]~q ;
wire \IP_convolution_coprocessor|INTERFACE|AIP|STATUS|regMaskInt[2]~feeder_combout ;
wire \IP_convolution_coprocessor|INTERFACE|AIP|MUX|Mux13~0_combout ;
wire \IPM|IPM_REG|regDataOut[2][2]~q ;
wire \IPM|IPM_REG|dataMCUOut[2]~12_combout ;
wire \IPM|IPM_REG|dataMCUOut[2]~13_combout ;
wire \IPM|IPM_REG|dataMCUOut[2]~14_combout ;
wire \IPM|IPM_REG|dataMCUOut[2]~15_combout ;
wire \IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0|auto_generated|ram_block1a11 ;
wire \IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass[24]~feeder_combout ;
wire \IP_convolution_coprocessor|INTERFACE|AIP|MUX|Mux20~0_combout ;
wire \IPM|IPM_REG|regDataOut[1][3]~q ;
wire \IPM|IPM_REG|regDataIn[2][3]~feeder_combout ;
wire \IPM|IPM_REG|regDataIn[2][3]~q ;
wire \IP_convolution_coprocessor|INTERFACE|AIP|MUX|Mux12~0_combout ;
wire \IPM|IPM_REG|regDataOut[2][3]~q ;
wire \IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass[16]~feeder_combout ;
wire \IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0|auto_generated|ram_block1a3 ;
wire \IPM|IPM_REG|regDataOut[0][3]~3_combout ;
wire \IPM|IPM_REG|regDataOut[0][3]~q ;
wire \IPM|IPM_REG|dataMCUOut[3]~16_combout ;
wire \IPM|IPM_REG|dataMCUOut[3]~17_combout ;
wire \IPM|IPM_REG|dataMCUOut[3]~18_combout ;
wire \IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0|auto_generated|ram_block1a4 ;
wire \IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass[17]~feeder_combout ;
wire \IP_convolution_coprocessor|INTERFACE|AIP|MUX|Mux27~0_combout ;
wire \IPM|IPM_REG|regDataOut[0][4]~q ;
wire \IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0|auto_generated|ram_block1a12 ;
wire \IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass[25]~feeder_combout ;
wire \IPM|IPM_REG|regDataOut[1][4]~4_combout ;
wire \IPM|IPM_REG|regDataOut[1][4]~q ;
wire \IPM|IPM_REG|Mux3~0_combout ;
wire \IPM|IPM_REG|regDataIn[2][4]~q ;
wire \IP_convolution_coprocessor|INTERFACE|AIP|STATUS|regMaskInt[4]~feeder_combout ;
wire \IP_convolution_coprocessor|INTERFACE|AIP|MUX|Mux11~0_combout ;
wire \IPM|IPM_REG|regDataOut[2][4]~q ;
wire \IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|selMux[0]~0_combout ;
wire \IPM|IPM_REG|regDataOut[3][4]~q ;
wire \IPM|IPM_REG|Mux3~1_combout ;
wire \IPM|IPM_REG|dataMCUOut[4]~19_combout ;
wire \IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass[18]~feeder_combout ;
wire \IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0|auto_generated|ram_block1a5 ;
wire \IP_convolution_coprocessor|INTERFACE|AIP|MUX|Mux26~0_combout ;
wire \IPM|IPM_REG|regDataOut[0][5]~q ;
wire \IPM|IPM_REG|regDataIn[2][5]~q ;
wire \IP_convolution_coprocessor|INTERFACE|AIP|STATUS|regMaskInt[5]~feeder_combout ;
wire \IP_convolution_coprocessor|INTERFACE|AIP|MUX|Mux10~0_combout ;
wire \IPM|IPM_REG|regDataOut[2][5]~q ;
wire \IPM|IPM_REG|dataMCUOut[5]~20_combout ;
wire \IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass[26]~feeder_combout ;
wire \IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0|auto_generated|ram_block1a13 ;
wire \IP_convolution_coprocessor|INTERFACE|AIP|MUX|Mux18~0_combout ;
wire \IPM|IPM_REG|regDataOut[1][5]~q ;
wire \IPM|IPM_REG|dataMCUOut[5]~21_combout ;
wire \IPM|IPM_REG|regDataIn[2][6]~feeder_combout ;
wire \IPM|IPM_REG|regDataIn[2][6]~q ;
wire \IP_convolution_coprocessor|INTERFACE|AIP|MUX|Mux9~0_combout ;
wire \IPM|IPM_REG|regDataOut[2][6]~q ;
wire \IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass[19]~feeder_combout ;
wire \IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0|auto_generated|ram_block1a6 ;
wire \IP_convolution_coprocessor|INTERFACE|AIP|MUX|Mux25~0_combout ;
wire \IPM|IPM_REG|regDataOut[0][6]~q ;
wire \IPM|IPM_REG|dataMCUOut[6]~22_combout ;
wire \IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass[27]~feeder_combout ;
wire \IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0|auto_generated|ram_block1a14 ;
wire \IPM|IPM_REG|regDataOut[1][6]~5_combout ;
wire \IPM|IPM_REG|regDataOut[1][6]~q ;
wire \IPM|IPM_REG|dataMCUOut[6]~23_combout ;
wire \IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass[28]~feeder_combout ;
wire \IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0|auto_generated|ram_block1a15 ;
wire \IP_convolution_coprocessor|INTERFACE|AIP|MUX|Mux16~0_combout ;
wire \IPM|IPM_REG|regDataOut[1][7]~q ;
wire \IPM|IPM_REG|regDataIn[2][7]~feeder_combout ;
wire \IPM|IPM_REG|regDataIn[2][7]~q ;
wire \IP_convolution_coprocessor|INTERFACE|AIP|MUX|Mux8~0_combout ;
wire \IPM|IPM_REG|regDataOut[2][7]~q ;
wire \IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0|auto_generated|ram_block1a7 ;
wire \IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass[20]~feeder_combout ;
wire \IP_convolution_coprocessor|INTERFACE|AIP|MUX|Mux24~0_combout ;
wire \IPM|IPM_REG|regDataOut[0][7]~q ;
wire \IPM|IPM_REG|dataMCUOut[7]~24_combout ;
wire \IPM|IPM_REG|dataMCUOut[7]~25_combout ;
wire \IP_convolution_coprocessor|INTERFACE|AIP|STATUS|intReq~0_combout ;
wire [0:0] \IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|wrEnMemIn ;
wire [2:0] \IPM|IPM_REG|edge_mem_rd ;
wire [4:0] \IP_convolution_coprocessor|CORE|j_reg|data_o ;
wire [2:0] \IPM|IPM_REG|edge_mem_st ;
wire [4:0] \IPM|IPM_REG|regConf ;
wire [7:0] \IP_convolution_coprocessor|INTERFACE|AIP|STATUS|regInt ;
wire [0:18] \IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass ;
wire [7:0] \IP_convolution_coprocessor|INTERFACE|AIP|STATUS|regMaskInt ;
wire [15:0] \IP_convolution_coprocessor|CORE|currentZ_reg|data_o ;
wire [5:0] \IP_convolution_coprocessor|CORE|i_reg|data_o ;
wire [2:0] \IPM|IPM_REG|edge_mem_wr ;
wire [2:0] \IPM|IPM_REG|regCtrl ;
wire [2:0] \IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|regWrAddrConfigReg ;
wire [0:28] \IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass ;
wire [7:0] \IP_convolution_coprocessor|INTERFACE|AIP|STATUS|regStatus ;

wire [35:0] \IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [17:0] \IP_convolution_coprocessor|CORE|currentZ_mult|Mult0|auto_generated|mac_out2_DATAOUT_bus ;
wire [17:0] \IP_convolution_coprocessor|CORE|currentZ_mult|Mult0|auto_generated|mac_mult1_DATAOUT_bus ;
wire [35:0] \IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;

assign \IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0|auto_generated|ram_block1a0~portbdataout  = \IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];
assign \IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0|auto_generated|ram_block1a1  = \IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [1];
assign \IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0|auto_generated|ram_block1a2  = \IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [2];
assign \IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0|auto_generated|ram_block1a3  = \IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [3];
assign \IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0|auto_generated|ram_block1a4  = \IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [4];
assign \IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0|auto_generated|ram_block1a5  = \IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [5];
assign \IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0|auto_generated|ram_block1a6  = \IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [6];
assign \IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0|auto_generated|ram_block1a7  = \IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [7];
assign \IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0|auto_generated|ram_block1a8  = \IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [8];
assign \IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0|auto_generated|ram_block1a9  = \IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [9];
assign \IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0|auto_generated|ram_block1a10  = \IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [10];
assign \IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0|auto_generated|ram_block1a11  = \IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [11];
assign \IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0|auto_generated|ram_block1a12  = \IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [12];
assign \IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0|auto_generated|ram_block1a13  = \IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [13];
assign \IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0|auto_generated|ram_block1a14  = \IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [14];
assign \IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0|auto_generated|ram_block1a15  = \IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [15];

assign \IP_convolution_coprocessor|CORE|currentZ_mult|Mult0|auto_generated|mac_out2~0  = \IP_convolution_coprocessor|CORE|currentZ_mult|Mult0|auto_generated|mac_out2_DATAOUT_bus [0];
assign \IP_convolution_coprocessor|CORE|currentZ_mult|Mult0|auto_generated|mac_out2~1  = \IP_convolution_coprocessor|CORE|currentZ_mult|Mult0|auto_generated|mac_out2_DATAOUT_bus [1];
assign \IP_convolution_coprocessor|CORE|currentZ_mult|Mult0|auto_generated|mac_out2~2  = \IP_convolution_coprocessor|CORE|currentZ_mult|Mult0|auto_generated|mac_out2_DATAOUT_bus [2];
assign \IP_convolution_coprocessor|CORE|currentZ_mult|Mult0|auto_generated|mac_out2~dataout  = \IP_convolution_coprocessor|CORE|currentZ_mult|Mult0|auto_generated|mac_out2_DATAOUT_bus [3];
assign \IP_convolution_coprocessor|CORE|currentZ_mult|Mult0|auto_generated|mac_out2~DATAOUT1  = \IP_convolution_coprocessor|CORE|currentZ_mult|Mult0|auto_generated|mac_out2_DATAOUT_bus [4];
assign \IP_convolution_coprocessor|CORE|currentZ_mult|Mult0|auto_generated|mac_out2~DATAOUT2  = \IP_convolution_coprocessor|CORE|currentZ_mult|Mult0|auto_generated|mac_out2_DATAOUT_bus [5];
assign \IP_convolution_coprocessor|CORE|currentZ_mult|Mult0|auto_generated|mac_out2~DATAOUT3  = \IP_convolution_coprocessor|CORE|currentZ_mult|Mult0|auto_generated|mac_out2_DATAOUT_bus [6];
assign \IP_convolution_coprocessor|CORE|currentZ_mult|Mult0|auto_generated|mac_out2~DATAOUT4  = \IP_convolution_coprocessor|CORE|currentZ_mult|Mult0|auto_generated|mac_out2_DATAOUT_bus [7];
assign \IP_convolution_coprocessor|CORE|currentZ_mult|Mult0|auto_generated|mac_out2~DATAOUT5  = \IP_convolution_coprocessor|CORE|currentZ_mult|Mult0|auto_generated|mac_out2_DATAOUT_bus [8];
assign \IP_convolution_coprocessor|CORE|currentZ_mult|Mult0|auto_generated|mac_out2~DATAOUT6  = \IP_convolution_coprocessor|CORE|currentZ_mult|Mult0|auto_generated|mac_out2_DATAOUT_bus [9];
assign \IP_convolution_coprocessor|CORE|currentZ_mult|Mult0|auto_generated|mac_out2~DATAOUT7  = \IP_convolution_coprocessor|CORE|currentZ_mult|Mult0|auto_generated|mac_out2_DATAOUT_bus [10];
assign \IP_convolution_coprocessor|CORE|currentZ_mult|Mult0|auto_generated|mac_out2~DATAOUT8  = \IP_convolution_coprocessor|CORE|currentZ_mult|Mult0|auto_generated|mac_out2_DATAOUT_bus [11];
assign \IP_convolution_coprocessor|CORE|currentZ_mult|Mult0|auto_generated|mac_out2~DATAOUT9  = \IP_convolution_coprocessor|CORE|currentZ_mult|Mult0|auto_generated|mac_out2_DATAOUT_bus [12];
assign \IP_convolution_coprocessor|CORE|currentZ_mult|Mult0|auto_generated|mac_out2~DATAOUT10  = \IP_convolution_coprocessor|CORE|currentZ_mult|Mult0|auto_generated|mac_out2_DATAOUT_bus [13];
assign \IP_convolution_coprocessor|CORE|currentZ_mult|Mult0|auto_generated|mac_out2~DATAOUT11  = \IP_convolution_coprocessor|CORE|currentZ_mult|Mult0|auto_generated|mac_out2_DATAOUT_bus [14];
assign \IP_convolution_coprocessor|CORE|currentZ_mult|Mult0|auto_generated|mac_out2~DATAOUT12  = \IP_convolution_coprocessor|CORE|currentZ_mult|Mult0|auto_generated|mac_out2_DATAOUT_bus [15];
assign \IP_convolution_coprocessor|CORE|currentZ_mult|Mult0|auto_generated|mac_out2~DATAOUT13  = \IP_convolution_coprocessor|CORE|currentZ_mult|Mult0|auto_generated|mac_out2_DATAOUT_bus [16];
assign \IP_convolution_coprocessor|CORE|currentZ_mult|Mult0|auto_generated|mac_out2~DATAOUT14  = \IP_convolution_coprocessor|CORE|currentZ_mult|Mult0|auto_generated|mac_out2_DATAOUT_bus [17];

assign \IP_convolution_coprocessor|CORE|currentZ_mult|Mult0|auto_generated|mac_mult1~0  = \IP_convolution_coprocessor|CORE|currentZ_mult|Mult0|auto_generated|mac_mult1_DATAOUT_bus [0];
assign \IP_convolution_coprocessor|CORE|currentZ_mult|Mult0|auto_generated|mac_mult1~1  = \IP_convolution_coprocessor|CORE|currentZ_mult|Mult0|auto_generated|mac_mult1_DATAOUT_bus [1];
assign \IP_convolution_coprocessor|CORE|currentZ_mult|Mult0|auto_generated|mac_mult1~2  = \IP_convolution_coprocessor|CORE|currentZ_mult|Mult0|auto_generated|mac_mult1_DATAOUT_bus [2];
assign \IP_convolution_coprocessor|CORE|currentZ_mult|Mult0|auto_generated|mac_mult1~dataout  = \IP_convolution_coprocessor|CORE|currentZ_mult|Mult0|auto_generated|mac_mult1_DATAOUT_bus [3];
assign \IP_convolution_coprocessor|CORE|currentZ_mult|Mult0|auto_generated|mac_mult1~DATAOUT1  = \IP_convolution_coprocessor|CORE|currentZ_mult|Mult0|auto_generated|mac_mult1_DATAOUT_bus [4];
assign \IP_convolution_coprocessor|CORE|currentZ_mult|Mult0|auto_generated|mac_mult1~DATAOUT2  = \IP_convolution_coprocessor|CORE|currentZ_mult|Mult0|auto_generated|mac_mult1_DATAOUT_bus [5];
assign \IP_convolution_coprocessor|CORE|currentZ_mult|Mult0|auto_generated|mac_mult1~DATAOUT3  = \IP_convolution_coprocessor|CORE|currentZ_mult|Mult0|auto_generated|mac_mult1_DATAOUT_bus [6];
assign \IP_convolution_coprocessor|CORE|currentZ_mult|Mult0|auto_generated|mac_mult1~DATAOUT4  = \IP_convolution_coprocessor|CORE|currentZ_mult|Mult0|auto_generated|mac_mult1_DATAOUT_bus [7];
assign \IP_convolution_coprocessor|CORE|currentZ_mult|Mult0|auto_generated|mac_mult1~DATAOUT5  = \IP_convolution_coprocessor|CORE|currentZ_mult|Mult0|auto_generated|mac_mult1_DATAOUT_bus [8];
assign \IP_convolution_coprocessor|CORE|currentZ_mult|Mult0|auto_generated|mac_mult1~DATAOUT6  = \IP_convolution_coprocessor|CORE|currentZ_mult|Mult0|auto_generated|mac_mult1_DATAOUT_bus [9];
assign \IP_convolution_coprocessor|CORE|currentZ_mult|Mult0|auto_generated|mac_mult1~DATAOUT7  = \IP_convolution_coprocessor|CORE|currentZ_mult|Mult0|auto_generated|mac_mult1_DATAOUT_bus [10];
assign \IP_convolution_coprocessor|CORE|currentZ_mult|Mult0|auto_generated|mac_mult1~DATAOUT8  = \IP_convolution_coprocessor|CORE|currentZ_mult|Mult0|auto_generated|mac_mult1_DATAOUT_bus [11];
assign \IP_convolution_coprocessor|CORE|currentZ_mult|Mult0|auto_generated|mac_mult1~DATAOUT9  = \IP_convolution_coprocessor|CORE|currentZ_mult|Mult0|auto_generated|mac_mult1_DATAOUT_bus [12];
assign \IP_convolution_coprocessor|CORE|currentZ_mult|Mult0|auto_generated|mac_mult1~DATAOUT10  = \IP_convolution_coprocessor|CORE|currentZ_mult|Mult0|auto_generated|mac_mult1_DATAOUT_bus [13];
assign \IP_convolution_coprocessor|CORE|currentZ_mult|Mult0|auto_generated|mac_mult1~DATAOUT11  = \IP_convolution_coprocessor|CORE|currentZ_mult|Mult0|auto_generated|mac_mult1_DATAOUT_bus [14];
assign \IP_convolution_coprocessor|CORE|currentZ_mult|Mult0|auto_generated|mac_mult1~DATAOUT12  = \IP_convolution_coprocessor|CORE|currentZ_mult|Mult0|auto_generated|mac_mult1_DATAOUT_bus [15];
assign \IP_convolution_coprocessor|CORE|currentZ_mult|Mult0|auto_generated|mac_mult1~DATAOUT13  = \IP_convolution_coprocessor|CORE|currentZ_mult|Mult0|auto_generated|mac_mult1_DATAOUT_bus [16];
assign \IP_convolution_coprocessor|CORE|currentZ_mult|Mult0|auto_generated|mac_mult1~DATAOUT14  = \IP_convolution_coprocessor|CORE|currentZ_mult|Mult0|auto_generated|mac_mult1_DATAOUT_bus [17];

assign \IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0|auto_generated|ram_block1a0~portbdataout  = \IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];
assign \IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0|auto_generated|ram_block1a1  = \IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [1];
assign \IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0|auto_generated|ram_block1a2  = \IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [2];
assign \IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0|auto_generated|ram_block1a3  = \IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [3];
assign \IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0|auto_generated|ram_block1a4  = \IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [4];
assign \IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0|auto_generated|ram_block1a5  = \IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [5];
assign \IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0|auto_generated|ram_block1a6  = \IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [6];
assign \IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0|auto_generated|ram_block1a7  = \IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [7];

hard_block auto_generated_inst(
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

// Location: LCCOMB_X44_Y41_N24
fiftyfivenm_lcell_comb \~QUARTUS_CREATED_GND~I (
// Equation(s):
// \~QUARTUS_CREATED_GND~I_combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\~QUARTUS_CREATED_GND~I_combout ),
	.cout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_GND~I .lut_mask = 16'h0000;
defparam \~QUARTUS_CREATED_GND~I .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N30
fiftyfivenm_io_obuf \dataMCU[0]~output (
	.i(\IPM|IPM_REG|dataMCUOut[0]~7_combout ),
	.oe(\IPM|ipmMCUDataInout~8_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dataMCU[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \dataMCU[0]~output .bus_hold = "false";
defparam \dataMCU[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X46_Y0_N2
fiftyfivenm_io_obuf \dataMCU[1]~output (
	.i(\IPM|IPM_REG|dataMCUOut[1]~11_combout ),
	.oe(\IPM|ipmMCUDataInout~8_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dataMCU[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \dataMCU[1]~output .bus_hold = "false";
defparam \dataMCU[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N16
fiftyfivenm_io_obuf \dataMCU[2]~output (
	.i(\IPM|IPM_REG|dataMCUOut[2]~15_combout ),
	.oe(\IPM|ipmMCUDataInout~8_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dataMCU[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \dataMCU[2]~output .bus_hold = "false";
defparam \dataMCU[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y0_N2
fiftyfivenm_io_obuf \dataMCU[3]~output (
	.i(\IPM|IPM_REG|dataMCUOut[3]~18_combout ),
	.oe(\IPM|ipmMCUDataInout~8_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dataMCU[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \dataMCU[3]~output .bus_hold = "false";
defparam \dataMCU[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y0_N9
fiftyfivenm_io_obuf \dataMCU[4]~output (
	.i(\IPM|IPM_REG|dataMCUOut[4]~19_combout ),
	.oe(\IPM|ipmMCUDataInout~8_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dataMCU[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \dataMCU[4]~output .bus_hold = "false";
defparam \dataMCU[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y0_N2
fiftyfivenm_io_obuf \dataMCU[5]~output (
	.i(\IPM|IPM_REG|dataMCUOut[5]~21_combout ),
	.oe(\IPM|ipmMCUDataInout~8_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dataMCU[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \dataMCU[5]~output .bus_hold = "false";
defparam \dataMCU[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y0_N2
fiftyfivenm_io_obuf \dataMCU[6]~output (
	.i(\IPM|IPM_REG|dataMCUOut[6]~23_combout ),
	.oe(\IPM|ipmMCUDataInout~8_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dataMCU[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \dataMCU[6]~output .bus_hold = "false";
defparam \dataMCU[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y0_N9
fiftyfivenm_io_obuf \dataMCU[7]~output (
	.i(\IPM|IPM_REG|dataMCUOut[7]~25_combout ),
	.oe(\IPM|ipmMCUDataInout~8_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dataMCU[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \dataMCU[7]~output .bus_hold = "false";
defparam \dataMCU[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y0_N16
fiftyfivenm_io_obuf \intMCU~output (
	.i(!\IP_convolution_coprocessor|INTERFACE|AIP|STATUS|intReq~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\intMCU~output_o ),
	.obar());
// synopsys translate_off
defparam \intMCU~output .bus_hold = "false";
defparam \intMCU~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X46_Y0_N8
fiftyfivenm_io_ibuf \addressMCU[2]~input (
	.i(addressMCU[2]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\addressMCU[2]~input_o ));
// synopsys translate_off
defparam \addressMCU[2]~input .bus_hold = "false";
defparam \addressMCU[2]~input .listen_to_nsleep_signal = "false";
defparam \addressMCU[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X40_Y0_N22
fiftyfivenm_io_ibuf \addressMCU[3]~input (
	.i(addressMCU[3]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\addressMCU[3]~input_o ));
// synopsys translate_off
defparam \addressMCU[3]~input .bus_hold = "false";
defparam \addressMCU[3]~input .listen_to_nsleep_signal = "false";
defparam \addressMCU[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X51_Y0_N22
fiftyfivenm_io_ibuf \addressMCU[1]~input (
	.i(addressMCU[1]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\addressMCU[1]~input_o ));
// synopsys translate_off
defparam \addressMCU[1]~input .bus_hold = "false";
defparam \addressMCU[1]~input .listen_to_nsleep_signal = "false";
defparam \addressMCU[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X34_Y4_N0
fiftyfivenm_lcell_comb \IPM|IPM_REG|dataMCUOut[1]~1 (
// Equation(s):
// \IPM|IPM_REG|dataMCUOut[1]~1_combout  = (\addressMCU[2]~input_o ) # ((\addressMCU[3]~input_o ) # (\addressMCU[1]~input_o ))

	.dataa(\addressMCU[2]~input_o ),
	.datab(gnd),
	.datac(\addressMCU[3]~input_o ),
	.datad(\addressMCU[1]~input_o ),
	.cin(gnd),
	.combout(\IPM|IPM_REG|dataMCUOut[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \IPM|IPM_REG|dataMCUOut[1]~1 .lut_mask = 16'hFFFA;
defparam \IPM|IPM_REG|dataMCUOut[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N29
fiftyfivenm_io_ibuf \clk~input (
	.i(clk),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\clk~input_o ));
// synopsys translate_off
defparam \clk~input .bus_hold = "false";
defparam \clk~input .listen_to_nsleep_signal = "false";
defparam \clk~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G19
fiftyfivenm_clkctrl \clk~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\clk~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\clk~inputclkctrl_outclk ));
// synopsys translate_off
defparam \clk~inputclkctrl .clock_type = "global clock";
defparam \clk~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: IOIBUF_X40_Y0_N15
fiftyfivenm_io_ibuf \dataMCU[2]~input (
	.i(dataMCU[2]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\dataMCU[2]~input_o ));
// synopsys translate_off
defparam \dataMCU[2]~input .bus_hold = "false";
defparam \dataMCU[2]~input .listen_to_nsleep_signal = "false";
defparam \dataMCU[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N22
fiftyfivenm_io_ibuf \rstMCU~input (
	.i(rstMCU),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\rstMCU~input_o ));
// synopsys translate_off
defparam \rstMCU~input .bus_hold = "false";
defparam \rstMCU~input .listen_to_nsleep_signal = "false";
defparam \rstMCU~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X46_Y54_N29
fiftyfivenm_io_ibuf \rst~input (
	.i(rst),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\rst~input_o ));
// synopsys translate_off
defparam \rst~input .bus_hold = "false";
defparam \rst~input .listen_to_nsleep_signal = "false";
defparam \rst~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X42_Y4_N28
fiftyfivenm_lcell_comb wireReset(
// Equation(s):
// \wireReset~combout  = (!\rst~input_o ) # (!\rstMCU~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\rstMCU~input_o ),
	.datad(\rst~input_o ),
	.cin(gnd),
	.combout(\wireReset~combout ),
	.cout());
// synopsys translate_off
defparam wireReset.lut_mask = 16'h0FFF;
defparam wireReset.sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G17
fiftyfivenm_clkctrl \wireReset~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\wireReset~combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\wireReset~clkctrl_outclk ));
// synopsys translate_off
defparam \wireReset~clkctrl .clock_type = "global clock";
defparam \wireReset~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: IOIBUF_X38_Y0_N15
fiftyfivenm_io_ibuf \wrMCU~input (
	.i(wrMCU),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\wrMCU~input_o ));
// synopsys translate_off
defparam \wrMCU~input .bus_hold = "false";
defparam \wrMCU~input .listen_to_nsleep_signal = "false";
defparam \wrMCU~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X14_Y0_N1
fiftyfivenm_io_ibuf \addressMCU[0]~input (
	.i(addressMCU[0]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\addressMCU[0]~input_o ));
// synopsys translate_off
defparam \addressMCU[0]~input .bus_hold = "false";
defparam \addressMCU[0]~input .listen_to_nsleep_signal = "false";
defparam \addressMCU[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X32_Y4_N24
fiftyfivenm_lcell_comb \IPM|IPM_REG|Equal1~0 (
// Equation(s):
// \IPM|IPM_REG|Equal1~0_combout  = (\addressMCU[0]~input_o  & !\addressMCU[1]~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\addressMCU[0]~input_o ),
	.datad(\addressMCU[1]~input_o ),
	.cin(gnd),
	.combout(\IPM|IPM_REG|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \IPM|IPM_REG|Equal1~0 .lut_mask = 16'h00F0;
defparam \IPM|IPM_REG|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y4_N24
fiftyfivenm_lcell_comb \IPM|IPM_REG|always3~0 (
// Equation(s):
// \IPM|IPM_REG|always3~0_combout  = (\wrMCU~input_o  & (!\addressMCU[3]~input_o  & (\IPM|IPM_REG|Equal1~0_combout  & \addressMCU[2]~input_o )))

	.dataa(\wrMCU~input_o ),
	.datab(\addressMCU[3]~input_o ),
	.datac(\IPM|IPM_REG|Equal1~0_combout ),
	.datad(\addressMCU[2]~input_o ),
	.cin(gnd),
	.combout(\IPM|IPM_REG|always3~0_combout ),
	.cout());
// synopsys translate_off
defparam \IPM|IPM_REG|always3~0 .lut_mask = 16'h2000;
defparam \IPM|IPM_REG|always3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y4_N19
dffeas \IPM|IPM_REG|regCtrl[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataMCU[2]~input_o ),
	.clrn(!\wireReset~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\IPM|IPM_REG|always3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IPM|IPM_REG|regCtrl [2]),
	.prn(vcc));
// synopsys translate_off
defparam \IPM|IPM_REG|regCtrl[2] .is_wysiwyg = "true";
defparam \IPM|IPM_REG|regCtrl[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y4_N26
fiftyfivenm_lcell_comb \IPM|IPM_REG|edge_mem_st[0]~feeder (
// Equation(s):
// \IPM|IPM_REG|edge_mem_st[0]~feeder_combout  = \IPM|IPM_REG|regCtrl [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\IPM|IPM_REG|regCtrl [2]),
	.cin(gnd),
	.combout(\IPM|IPM_REG|edge_mem_st[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \IPM|IPM_REG|edge_mem_st[0]~feeder .lut_mask = 16'hFF00;
defparam \IPM|IPM_REG|edge_mem_st[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y4_N27
dffeas \IPM|IPM_REG|edge_mem_st[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\IPM|IPM_REG|edge_mem_st[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\wireReset~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IPM|IPM_REG|edge_mem_st [0]),
	.prn(vcc));
// synopsys translate_off
defparam \IPM|IPM_REG|edge_mem_st[0] .is_wysiwyg = "true";
defparam \IPM|IPM_REG|edge_mem_st[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y4_N3
dffeas \IPM|IPM_REG|edge_mem_st[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\IPM|IPM_REG|edge_mem_st [0]),
	.clrn(!\wireReset~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IPM|IPM_REG|edge_mem_st [1]),
	.prn(vcc));
// synopsys translate_off
defparam \IPM|IPM_REG|edge_mem_st[1] .is_wysiwyg = "true";
defparam \IPM|IPM_REG|edge_mem_st[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y4_N4
fiftyfivenm_lcell_comb \IPM|IPM_REG|edge_mem_st[2]~feeder (
// Equation(s):
// \IPM|IPM_REG|edge_mem_st[2]~feeder_combout  = \IPM|IPM_REG|edge_mem_st [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\IPM|IPM_REG|edge_mem_st [1]),
	.cin(gnd),
	.combout(\IPM|IPM_REG|edge_mem_st[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \IPM|IPM_REG|edge_mem_st[2]~feeder .lut_mask = 16'hFF00;
defparam \IPM|IPM_REG|edge_mem_st[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y4_N5
dffeas \IPM|IPM_REG|edge_mem_st[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\IPM|IPM_REG|edge_mem_st[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\wireReset~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IPM|IPM_REG|edge_mem_st [2]),
	.prn(vcc));
// synopsys translate_off
defparam \IPM|IPM_REG|edge_mem_st[2] .is_wysiwyg = "true";
defparam \IPM|IPM_REG|edge_mem_st[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y4_N8
fiftyfivenm_lcell_comb \IPM|IPM_REG|regSTIP~0 (
// Equation(s):
// \IPM|IPM_REG|regSTIP~0_combout  = (!\IPM|IPM_REG|edge_mem_st [2] & \IPM|IPM_REG|edge_mem_st [1])

	.dataa(gnd),
	.datab(gnd),
	.datac(\IPM|IPM_REG|edge_mem_st [2]),
	.datad(\IPM|IPM_REG|edge_mem_st [1]),
	.cin(gnd),
	.combout(\IPM|IPM_REG|regSTIP~0_combout ),
	.cout());
// synopsys translate_off
defparam \IPM|IPM_REG|regSTIP~0 .lut_mask = 16'h0F00;
defparam \IPM|IPM_REG|regSTIP~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y4_N9
dffeas \IPM|IPM_REG|regSTIP (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\IPM|IPM_REG|regSTIP~0_combout ),
	.asdata(vcc),
	.clrn(!\wireReset~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IPM|IPM_REG|regSTIP~q ),
	.prn(vcc));
// synopsys translate_off
defparam \IPM|IPM_REG|regSTIP .is_wysiwyg = "true";
defparam \IPM|IPM_REG|regSTIP .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y6_N21
dffeas \IP_convolution_coprocessor|CORE|FSM|state.S10 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\IP_convolution_coprocessor|CORE|FSM|state.S8~q ),
	.clrn(!\wireReset~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IP_convolution_coprocessor|CORE|FSM|state.S10~q ),
	.prn(vcc));
// synopsys translate_off
defparam \IP_convolution_coprocessor|CORE|FSM|state.S10 .is_wysiwyg = "true";
defparam \IP_convolution_coprocessor|CORE|FSM|state.S10 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y5_N26
fiftyfivenm_lcell_comb \IPM|IPM_REG|regDataIn[0][2]~feeder (
// Equation(s):
// \IPM|IPM_REG|regDataIn[0][2]~feeder_combout  = \dataMCU[2]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataMCU[2]~input_o ),
	.cin(gnd),
	.combout(\IPM|IPM_REG|regDataIn[0][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \IPM|IPM_REG|regDataIn[0][2]~feeder .lut_mask = 16'hFF00;
defparam \IPM|IPM_REG|regDataIn[0][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y4_N10
fiftyfivenm_lcell_comb \IPM|IPM_REG|dataMCUOut[1]~0 (
// Equation(s):
// \IPM|IPM_REG|dataMCUOut[1]~0_combout  = (!\addressMCU[3]~input_o  & !\addressMCU[2]~input_o )

	.dataa(gnd),
	.datab(\addressMCU[3]~input_o ),
	.datac(gnd),
	.datad(\addressMCU[2]~input_o ),
	.cin(gnd),
	.combout(\IPM|IPM_REG|dataMCUOut[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \IPM|IPM_REG|dataMCUOut[1]~0 .lut_mask = 16'h0033;
defparam \IPM|IPM_REG|dataMCUOut[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y4_N20
fiftyfivenm_lcell_comb \IPM|IPM_REG|Decoder0~0 (
// Equation(s):
// \IPM|IPM_REG|Decoder0~0_combout  = (\IPM|IPM_REG|dataMCUOut[1]~0_combout  & (!\addressMCU[0]~input_o  & (\wrMCU~input_o  & !\addressMCU[1]~input_o )))

	.dataa(\IPM|IPM_REG|dataMCUOut[1]~0_combout ),
	.datab(\addressMCU[0]~input_o ),
	.datac(\wrMCU~input_o ),
	.datad(\addressMCU[1]~input_o ),
	.cin(gnd),
	.combout(\IPM|IPM_REG|Decoder0~0_combout ),
	.cout());
// synopsys translate_off
defparam \IPM|IPM_REG|Decoder0~0 .lut_mask = 16'h0020;
defparam \IPM|IPM_REG|Decoder0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y5_N27
dffeas \IPM|IPM_REG|regDataIn[0][2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\IPM|IPM_REG|regDataIn[0][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\wireReset~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\IPM|IPM_REG|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IPM|IPM_REG|regDataIn[0][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \IPM|IPM_REG|regDataIn[0][2] .is_wysiwyg = "true";
defparam \IPM|IPM_REG|regDataIn[0][2] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X54_Y0_N29
fiftyfivenm_io_ibuf \dataMCU[0]~input (
	.i(dataMCU[0]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\dataMCU[0]~input_o ));
// synopsys translate_off
defparam \dataMCU[0]~input .bus_hold = "false";
defparam \dataMCU[0]~input .listen_to_nsleep_signal = "false";
defparam \dataMCU[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X35_Y4_N14
fiftyfivenm_lcell_comb \IPM|IPM_REG|Equal0~0 (
// Equation(s):
// \IPM|IPM_REG|Equal0~0_combout  = (!\addressMCU[1]~input_o  & (!\addressMCU[3]~input_o  & (!\addressMCU[0]~input_o  & \addressMCU[2]~input_o )))

	.dataa(\addressMCU[1]~input_o ),
	.datab(\addressMCU[3]~input_o ),
	.datac(\addressMCU[0]~input_o ),
	.datad(\addressMCU[2]~input_o ),
	.cin(gnd),
	.combout(\IPM|IPM_REG|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \IPM|IPM_REG|Equal0~0 .lut_mask = 16'h0100;
defparam \IPM|IPM_REG|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y4_N14
fiftyfivenm_lcell_comb \IPM|IPM_REG|always2~0 (
// Equation(s):
// \IPM|IPM_REG|always2~0_combout  = (\IPM|IPM_REG|Equal0~0_combout  & \wrMCU~input_o )

	.dataa(\IPM|IPM_REG|Equal0~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\wrMCU~input_o ),
	.cin(gnd),
	.combout(\IPM|IPM_REG|always2~0_combout ),
	.cout());
// synopsys translate_off
defparam \IPM|IPM_REG|always2~0 .lut_mask = 16'hAA00;
defparam \IPM|IPM_REG|always2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y4_N19
dffeas \IPM|IPM_REG|regConf[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataMCU[0]~input_o ),
	.clrn(!\wireReset~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\IPM|IPM_REG|always2~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IPM|IPM_REG|regConf [0]),
	.prn(vcc));
// synopsys translate_off
defparam \IPM|IPM_REG|regConf[0] .is_wysiwyg = "true";
defparam \IPM|IPM_REG|regConf[0] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X46_Y0_N1
fiftyfivenm_io_ibuf \dataMCU[1]~input (
	.i(dataMCU[1]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\dataMCU[1]~input_o ));
// synopsys translate_off
defparam \dataMCU[1]~input .bus_hold = "false";
defparam \dataMCU[1]~input .listen_to_nsleep_signal = "false";
defparam \dataMCU[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X36_Y5_N22
fiftyfivenm_lcell_comb \IPM|IPM_REG|regDataIn[0][1]~feeder (
// Equation(s):
// \IPM|IPM_REG|regDataIn[0][1]~feeder_combout  = \dataMCU[1]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataMCU[1]~input_o ),
	.cin(gnd),
	.combout(\IPM|IPM_REG|regDataIn[0][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \IPM|IPM_REG|regDataIn[0][1]~feeder .lut_mask = 16'hFF00;
defparam \IPM|IPM_REG|regDataIn[0][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y5_N23
dffeas \IPM|IPM_REG|regDataIn[0][1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\IPM|IPM_REG|regDataIn[0][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\wireReset~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\IPM|IPM_REG|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IPM|IPM_REG|regDataIn[0][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \IPM|IPM_REG|regDataIn[0][1] .is_wysiwyg = "true";
defparam \IPM|IPM_REG|regDataIn[0][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y4_N29
dffeas \IPM|IPM_REG|regConf[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataMCU[2]~input_o ),
	.clrn(!\wireReset~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\IPM|IPM_REG|always2~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IPM|IPM_REG|regConf [2]),
	.prn(vcc));
// synopsys translate_off
defparam \IPM|IPM_REG|regConf[2] .is_wysiwyg = "true";
defparam \IPM|IPM_REG|regConf[2] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N1
fiftyfivenm_io_ibuf \dataMCU[3]~input (
	.i(dataMCU[3]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\dataMCU[3]~input_o ));
// synopsys translate_off
defparam \dataMCU[3]~input .bus_hold = "false";
defparam \dataMCU[3]~input .listen_to_nsleep_signal = "false";
defparam \dataMCU[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X36_Y4_N7
dffeas \IPM|IPM_REG|regConf[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataMCU[3]~input_o ),
	.clrn(!\wireReset~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\IPM|IPM_REG|always2~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IPM|IPM_REG|regConf [3]),
	.prn(vcc));
// synopsys translate_off
defparam \IPM|IPM_REG|regConf[3] .is_wysiwyg = "true";
defparam \IPM|IPM_REG|regConf[3] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N8
fiftyfivenm_io_ibuf \dataMCU[4]~input (
	.i(dataMCU[4]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\dataMCU[4]~input_o ));
// synopsys translate_off
defparam \dataMCU[4]~input .bus_hold = "false";
defparam \dataMCU[4]~input .listen_to_nsleep_signal = "false";
defparam \dataMCU[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X36_Y4_N17
dffeas \IPM|IPM_REG|regConf[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataMCU[4]~input_o ),
	.clrn(!\wireReset~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\IPM|IPM_REG|always2~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IPM|IPM_REG|regConf [4]),
	.prn(vcc));
// synopsys translate_off
defparam \IPM|IPM_REG|regConf[4] .is_wysiwyg = "true";
defparam \IPM|IPM_REG|regConf[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y4_N25
dffeas \IPM|IPM_REG|regConf[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataMCU[1]~input_o ),
	.clrn(!\wireReset~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\IPM|IPM_REG|always2~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IPM|IPM_REG|regConf [1]),
	.prn(vcc));
// synopsys translate_off
defparam \IPM|IPM_REG|regConf[1] .is_wysiwyg = "true";
defparam \IPM|IPM_REG|regConf[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y4_N7
dffeas \IPM|IPM_REG|regCtrl[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataMCU[1]~input_o ),
	.clrn(!\wireReset~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\IPM|IPM_REG|always3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IPM|IPM_REG|regCtrl [1]),
	.prn(vcc));
// synopsys translate_off
defparam \IPM|IPM_REG|regCtrl[1] .is_wysiwyg = "true";
defparam \IPM|IPM_REG|regCtrl[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y4_N31
dffeas \IPM|IPM_REG|edge_mem_wr[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\IPM|IPM_REG|regCtrl [1]),
	.clrn(!\wireReset~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IPM|IPM_REG|edge_mem_wr [0]),
	.prn(vcc));
// synopsys translate_off
defparam \IPM|IPM_REG|edge_mem_wr[0] .is_wysiwyg = "true";
defparam \IPM|IPM_REG|edge_mem_wr[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y4_N23
dffeas \IPM|IPM_REG|edge_mem_wr[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\IPM|IPM_REG|edge_mem_wr [0]),
	.clrn(!\wireReset~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IPM|IPM_REG|edge_mem_wr [1]),
	.prn(vcc));
// synopsys translate_off
defparam \IPM|IPM_REG|edge_mem_wr[1] .is_wysiwyg = "true";
defparam \IPM|IPM_REG|edge_mem_wr[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y4_N13
dffeas \IPM|IPM_REG|edge_mem_wr[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\IPM|IPM_REG|edge_mem_wr [1]),
	.clrn(!\wireReset~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IPM|IPM_REG|edge_mem_wr [2]),
	.prn(vcc));
// synopsys translate_off
defparam \IPM|IPM_REG|edge_mem_wr[2] .is_wysiwyg = "true";
defparam \IPM|IPM_REG|edge_mem_wr[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y4_N28
fiftyfivenm_lcell_comb \IPM|IPM_REG|regWRIP~0 (
// Equation(s):
// \IPM|IPM_REG|regWRIP~0_combout  = (\IPM|IPM_REG|edge_mem_wr [1] & !\IPM|IPM_REG|edge_mem_wr [2])

	.dataa(gnd),
	.datab(gnd),
	.datac(\IPM|IPM_REG|edge_mem_wr [1]),
	.datad(\IPM|IPM_REG|edge_mem_wr [2]),
	.cin(gnd),
	.combout(\IPM|IPM_REG|regWRIP~0_combout ),
	.cout());
// synopsys translate_off
defparam \IPM|IPM_REG|regWRIP~0 .lut_mask = 16'h00F0;
defparam \IPM|IPM_REG|regWRIP~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y4_N29
dffeas \IPM|IPM_REG|regWRIP (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\IPM|IPM_REG|regWRIP~0_combout ),
	.asdata(vcc),
	.clrn(!\wireReset~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IPM|IPM_REG|regWRIP~q ),
	.prn(vcc));
// synopsys translate_off
defparam \IPM|IPM_REG|regWRIP .is_wysiwyg = "true";
defparam \IPM|IPM_REG|regWRIP .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y4_N24
fiftyfivenm_lcell_comb \IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|wrEnMemIn[0]~0 (
// Equation(s):
// \IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|wrEnMemIn[0]~0_combout  = (!\IPM|IPM_REG|regConf [3] & (!\IPM|IPM_REG|regConf [4] & (!\IPM|IPM_REG|regConf [1] & \IPM|IPM_REG|regWRIP~q )))

	.dataa(\IPM|IPM_REG|regConf [3]),
	.datab(\IPM|IPM_REG|regConf [4]),
	.datac(\IPM|IPM_REG|regConf [1]),
	.datad(\IPM|IPM_REG|regWRIP~q ),
	.cin(gnd),
	.combout(\IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|wrEnMemIn[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|wrEnMemIn[0]~0 .lut_mask = 16'h0100;
defparam \IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|wrEnMemIn[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y6_N12
fiftyfivenm_lcell_comb \IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|regWrAddrConfigReg~2 (
// Equation(s):
// \IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|regWrAddrConfigReg~2_combout  = (\IPM|IPM_REG|regConf [0] & (\IPM|IPM_REG|regDataIn[0][1]~q  & (\IPM|IPM_REG|regConf [2] & \IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|wrEnMemIn[0]~0_combout )))

	.dataa(\IPM|IPM_REG|regConf [0]),
	.datab(\IPM|IPM_REG|regDataIn[0][1]~q ),
	.datac(\IPM|IPM_REG|regConf [2]),
	.datad(\IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|wrEnMemIn[0]~0_combout ),
	.cin(gnd),
	.combout(\IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|regWrAddrConfigReg~2_combout ),
	.cout());
// synopsys translate_off
defparam \IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|regWrAddrConfigReg~2 .lut_mask = 16'h8000;
defparam \IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|regWrAddrConfigReg~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y6_N2
fiftyfivenm_lcell_comb \IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|always0~0 (
// Equation(s):
// \IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|always0~0_combout  = (\IPM|IPM_REG|regConf [2] & \IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|wrEnMemIn[0]~0_combout )

	.dataa(gnd),
	.datab(\IPM|IPM_REG|regConf [2]),
	.datac(gnd),
	.datad(\IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|wrEnMemIn[0]~0_combout ),
	.cin(gnd),
	.combout(\IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|always0~0_combout ),
	.cout());
// synopsys translate_off
defparam \IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|always0~0 .lut_mask = 16'hCC00;
defparam \IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|always0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y6_N13
dffeas \IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|regWrAddrConfigReg[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|regWrAddrConfigReg~2_combout ),
	.asdata(vcc),
	.clrn(!\wireReset~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|regWrAddrConfigReg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|regWrAddrConfigReg[1] .is_wysiwyg = "true";
defparam \IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|regWrAddrConfigReg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y6_N14
fiftyfivenm_lcell_comb \IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|regWrAddrConfigReg~1 (
// Equation(s):
// \IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|regWrAddrConfigReg~1_combout  = (\IPM|IPM_REG|regDataIn[0][2]~q  & (\IPM|IPM_REG|regConf [0] & (\IPM|IPM_REG|regConf [2] & \IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|wrEnMemIn[0]~0_combout )))

	.dataa(\IPM|IPM_REG|regDataIn[0][2]~q ),
	.datab(\IPM|IPM_REG|regConf [0]),
	.datac(\IPM|IPM_REG|regConf [2]),
	.datad(\IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|wrEnMemIn[0]~0_combout ),
	.cin(gnd),
	.combout(\IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|regWrAddrConfigReg~1_combout ),
	.cout());
// synopsys translate_off
defparam \IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|regWrAddrConfigReg~1 .lut_mask = 16'h8000;
defparam \IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|regWrAddrConfigReg~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y6_N15
dffeas \IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|regWrAddrConfigReg[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|regWrAddrConfigReg~1_combout ),
	.asdata(vcc),
	.clrn(!\wireReset~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|regWrAddrConfigReg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|regWrAddrConfigReg[2] .is_wysiwyg = "true";
defparam \IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|regWrAddrConfigReg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y3_N16
fiftyfivenm_lcell_comb \IPM|IPM_REG|regDataIn[0][0]~feeder (
// Equation(s):
// \IPM|IPM_REG|regDataIn[0][0]~feeder_combout  = \dataMCU[0]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataMCU[0]~input_o ),
	.cin(gnd),
	.combout(\IPM|IPM_REG|regDataIn[0][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \IPM|IPM_REG|regDataIn[0][0]~feeder .lut_mask = 16'hFF00;
defparam \IPM|IPM_REG|regDataIn[0][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y3_N17
dffeas \IPM|IPM_REG|regDataIn[0][0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\IPM|IPM_REG|regDataIn[0][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\wireReset~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\IPM|IPM_REG|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IPM|IPM_REG|regDataIn[0][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \IPM|IPM_REG|regDataIn[0][0] .is_wysiwyg = "true";
defparam \IPM|IPM_REG|regDataIn[0][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y6_N28
fiftyfivenm_lcell_comb \IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|regWrAddrConfigReg~0 (
// Equation(s):
// \IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|regWrAddrConfigReg~0_combout  = (\IPM|IPM_REG|regDataIn[0][0]~q  & (\IPM|IPM_REG|regConf [0] & (\IPM|IPM_REG|regConf [2] & \IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|wrEnMemIn[0]~0_combout )))

	.dataa(\IPM|IPM_REG|regDataIn[0][0]~q ),
	.datab(\IPM|IPM_REG|regConf [0]),
	.datac(\IPM|IPM_REG|regConf [2]),
	.datad(\IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|wrEnMemIn[0]~0_combout ),
	.cin(gnd),
	.combout(\IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|regWrAddrConfigReg~0_combout ),
	.cout());
// synopsys translate_off
defparam \IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|regWrAddrConfigReg~0 .lut_mask = 16'h8000;
defparam \IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|regWrAddrConfigReg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y6_N29
dffeas \IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|regWrAddrConfigReg[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|regWrAddrConfigReg~0_combout ),
	.asdata(vcc),
	.clrn(!\wireReset~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|regWrAddrConfigReg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|regWrAddrConfigReg[0] .is_wysiwyg = "true";
defparam \IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|regWrAddrConfigReg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y6_N10
fiftyfivenm_lcell_comb \IP_convolution_coprocessor|INTERFACE|AIP|CONFREG|regConfig[0][4]~0 (
// Equation(s):
// \IP_convolution_coprocessor|INTERFACE|AIP|CONFREG|regConfig[0][4]~0_combout  = (!\IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|regWrAddrConfigReg [1] & (!\IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|regWrAddrConfigReg [2] & (!\IPM|IPM_REG|regConf [0] 
// & !\IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|regWrAddrConfigReg [0])))

	.dataa(\IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|regWrAddrConfigReg [1]),
	.datab(\IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|regWrAddrConfigReg [2]),
	.datac(\IPM|IPM_REG|regConf [0]),
	.datad(\IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|regWrAddrConfigReg [0]),
	.cin(gnd),
	.combout(\IP_convolution_coprocessor|INTERFACE|AIP|CONFREG|regConfig[0][4]~0_combout ),
	.cout());
// synopsys translate_off
defparam \IP_convolution_coprocessor|INTERFACE|AIP|CONFREG|regConfig[0][4]~0 .lut_mask = 16'h0001;
defparam \IP_convolution_coprocessor|INTERFACE|AIP|CONFREG|regConfig[0][4]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y6_N8
fiftyfivenm_lcell_comb \IP_convolution_coprocessor|INTERFACE|AIP|CONFREG|regConfig[0][4]~1 (
// Equation(s):
// \IP_convolution_coprocessor|INTERFACE|AIP|CONFREG|regConfig[0][4]~1_combout  = (\IP_convolution_coprocessor|INTERFACE|AIP|CONFREG|regConfig[0][4]~0_combout  & (\IPM|IPM_REG|regConf [2] & 
// \IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|wrEnMemIn[0]~0_combout ))

	.dataa(\IP_convolution_coprocessor|INTERFACE|AIP|CONFREG|regConfig[0][4]~0_combout ),
	.datab(\IPM|IPM_REG|regConf [2]),
	.datac(gnd),
	.datad(\IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|wrEnMemIn[0]~0_combout ),
	.cin(gnd),
	.combout(\IP_convolution_coprocessor|INTERFACE|AIP|CONFREG|regConfig[0][4]~1_combout ),
	.cout());
// synopsys translate_off
defparam \IP_convolution_coprocessor|INTERFACE|AIP|CONFREG|regConfig[0][4]~1 .lut_mask = 16'h8800;
defparam \IP_convolution_coprocessor|INTERFACE|AIP|CONFREG|regConfig[0][4]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y6_N7
dffeas \IP_convolution_coprocessor|INTERFACE|AIP|CONFREG|regConfig[0][2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\IPM|IPM_REG|regDataIn[0][2]~q ),
	.clrn(!\wireReset~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\IP_convolution_coprocessor|INTERFACE|AIP|CONFREG|regConfig[0][4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IP_convolution_coprocessor|INTERFACE|AIP|CONFREG|regConfig[0][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \IP_convolution_coprocessor|INTERFACE|AIP|CONFREG|regConfig[0][2] .is_wysiwyg = "true";
defparam \IP_convolution_coprocessor|INTERFACE|AIP|CONFREG|regConfig[0][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y5_N4
fiftyfivenm_lcell_comb \IPM|IPM_REG|regDataIn[0][3]~feeder (
// Equation(s):
// \IPM|IPM_REG|regDataIn[0][3]~feeder_combout  = \dataMCU[3]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataMCU[3]~input_o ),
	.cin(gnd),
	.combout(\IPM|IPM_REG|regDataIn[0][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \IPM|IPM_REG|regDataIn[0][3]~feeder .lut_mask = 16'hFF00;
defparam \IPM|IPM_REG|regDataIn[0][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y5_N5
dffeas \IPM|IPM_REG|regDataIn[0][3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\IPM|IPM_REG|regDataIn[0][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\wireReset~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\IPM|IPM_REG|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IPM|IPM_REG|regDataIn[0][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \IPM|IPM_REG|regDataIn[0][3] .is_wysiwyg = "true";
defparam \IPM|IPM_REG|regDataIn[0][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y6_N1
dffeas \IP_convolution_coprocessor|INTERFACE|AIP|CONFREG|regConfig[0][3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\IPM|IPM_REG|regDataIn[0][3]~q ),
	.clrn(!\wireReset~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\IP_convolution_coprocessor|INTERFACE|AIP|CONFREG|regConfig[0][4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IP_convolution_coprocessor|INTERFACE|AIP|CONFREG|regConfig[0][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \IP_convolution_coprocessor|INTERFACE|AIP|CONFREG|regConfig[0][3] .is_wysiwyg = "true";
defparam \IP_convolution_coprocessor|INTERFACE|AIP|CONFREG|regConfig[0][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y5_N30
fiftyfivenm_lcell_comb \IPM|IPM_REG|regDataIn[0][4]~feeder (
// Equation(s):
// \IPM|IPM_REG|regDataIn[0][4]~feeder_combout  = \dataMCU[4]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataMCU[4]~input_o ),
	.cin(gnd),
	.combout(\IPM|IPM_REG|regDataIn[0][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \IPM|IPM_REG|regDataIn[0][4]~feeder .lut_mask = 16'hFF00;
defparam \IPM|IPM_REG|regDataIn[0][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y5_N31
dffeas \IPM|IPM_REG|regDataIn[0][4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\IPM|IPM_REG|regDataIn[0][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\wireReset~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\IPM|IPM_REG|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IPM|IPM_REG|regDataIn[0][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \IPM|IPM_REG|regDataIn[0][4] .is_wysiwyg = "true";
defparam \IPM|IPM_REG|regDataIn[0][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y6_N23
dffeas \IP_convolution_coprocessor|INTERFACE|AIP|CONFREG|regConfig[0][4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\IPM|IPM_REG|regDataIn[0][4]~q ),
	.clrn(!\wireReset~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\IP_convolution_coprocessor|INTERFACE|AIP|CONFREG|regConfig[0][4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IP_convolution_coprocessor|INTERFACE|AIP|CONFREG|regConfig[0][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \IP_convolution_coprocessor|INTERFACE|AIP|CONFREG|regConfig[0][4] .is_wysiwyg = "true";
defparam \IP_convolution_coprocessor|INTERFACE|AIP|CONFREG|regConfig[0][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y6_N24
fiftyfivenm_lcell_comb \IP_convolution_coprocessor|CORE|sizeZ_substractor|Add0~0 (
// Equation(s):
// \IP_convolution_coprocessor|CORE|sizeZ_substractor|Add0~0_combout  = (\IP_convolution_coprocessor|INTERFACE|AIP|CONFREG|regConfig[0][2]~q  & (\IP_convolution_coprocessor|INTERFACE|AIP|CONFREG|regConfig[0][3]~q  & 
// \IP_convolution_coprocessor|INTERFACE|AIP|CONFREG|regConfig[0][4]~q ))

	.dataa(\IP_convolution_coprocessor|INTERFACE|AIP|CONFREG|regConfig[0][2]~q ),
	.datab(gnd),
	.datac(\IP_convolution_coprocessor|INTERFACE|AIP|CONFREG|regConfig[0][3]~q ),
	.datad(\IP_convolution_coprocessor|INTERFACE|AIP|CONFREG|regConfig[0][4]~q ),
	.cin(gnd),
	.combout(\IP_convolution_coprocessor|CORE|sizeZ_substractor|Add0~0_combout ),
	.cout());
// synopsys translate_off
defparam \IP_convolution_coprocessor|CORE|sizeZ_substractor|Add0~0 .lut_mask = 16'hA000;
defparam \IP_convolution_coprocessor|CORE|sizeZ_substractor|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y6_N26
fiftyfivenm_lcell_comb \IP_convolution_coprocessor|CORE|FSM|i_enable~0 (
// Equation(s):
// \IP_convolution_coprocessor|CORE|FSM|i_enable~0_combout  = (\IP_convolution_coprocessor|CORE|FSM|state.S8~q ) # ((!\IP_convolution_coprocessor|CORE|FSM|state.S1~q  & \IPM|IPM_REG|regSTIP~q ))

	.dataa(gnd),
	.datab(\IP_convolution_coprocessor|CORE|FSM|state.S8~q ),
	.datac(\IP_convolution_coprocessor|CORE|FSM|state.S1~q ),
	.datad(\IPM|IPM_REG|regSTIP~q ),
	.cin(gnd),
	.combout(\IP_convolution_coprocessor|CORE|FSM|i_enable~0_combout ),
	.cout());
// synopsys translate_off
defparam \IP_convolution_coprocessor|CORE|FSM|i_enable~0 .lut_mask = 16'hCFCC;
defparam \IP_convolution_coprocessor|CORE|FSM|i_enable~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y6_N27
dffeas \IP_convolution_coprocessor|CORE|FSM|i_enable (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\IP_convolution_coprocessor|CORE|FSM|i_enable~0_combout ),
	.asdata(vcc),
	.clrn(!\wireReset~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IP_convolution_coprocessor|CORE|FSM|i_enable~q ),
	.prn(vcc));
// synopsys translate_off
defparam \IP_convolution_coprocessor|CORE|FSM|i_enable .is_wysiwyg = "true";
defparam \IP_convolution_coprocessor|CORE|FSM|i_enable .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y6_N19
dffeas \IP_convolution_coprocessor|CORE|i_reg|data_o[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\IP_convolution_coprocessor|CORE|i_adder|Add0~0_combout ),
	.asdata(vcc),
	.clrn(!\wireReset~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\IP_convolution_coprocessor|CORE|FSM|i_enable~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IP_convolution_coprocessor|CORE|i_reg|data_o [5]),
	.prn(vcc));
// synopsys translate_off
defparam \IP_convolution_coprocessor|CORE|i_reg|data_o[5] .is_wysiwyg = "true";
defparam \IP_convolution_coprocessor|CORE|i_reg|data_o[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y6_N10
fiftyfivenm_lcell_comb \IP_convolution_coprocessor|CORE|i_adder|re_out[0]~0 (
// Equation(s):
// \IP_convolution_coprocessor|CORE|i_adder|re_out[0]~0_combout  = \IP_convolution_coprocessor|CORE|i_reg|data_o [0] $ (VCC)
// \IP_convolution_coprocessor|CORE|i_adder|re_out[0]~1  = CARRY(\IP_convolution_coprocessor|CORE|i_reg|data_o [0])

	.dataa(gnd),
	.datab(\IP_convolution_coprocessor|CORE|i_reg|data_o [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\IP_convolution_coprocessor|CORE|i_adder|re_out[0]~0_combout ),
	.cout(\IP_convolution_coprocessor|CORE|i_adder|re_out[0]~1 ));
// synopsys translate_off
defparam \IP_convolution_coprocessor|CORE|i_adder|re_out[0]~0 .lut_mask = 16'h33CC;
defparam \IP_convolution_coprocessor|CORE|i_adder|re_out[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y6_N14
fiftyfivenm_lcell_comb \IP_convolution_coprocessor|CORE|i_adder|Add0~5 (
// Equation(s):
// \IP_convolution_coprocessor|CORE|i_adder|Add0~5_combout  = (\IP_convolution_coprocessor|CORE|i_adder|re_out[0]~0_combout  & !\IP_convolution_coprocessor|CORE|FSM|sel_i~q )

	.dataa(\IP_convolution_coprocessor|CORE|i_adder|re_out[0]~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\IP_convolution_coprocessor|CORE|FSM|sel_i~q ),
	.cin(gnd),
	.combout(\IP_convolution_coprocessor|CORE|i_adder|Add0~5_combout ),
	.cout());
// synopsys translate_off
defparam \IP_convolution_coprocessor|CORE|i_adder|Add0~5 .lut_mask = 16'h00AA;
defparam \IP_convolution_coprocessor|CORE|i_adder|Add0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y6_N15
dffeas \IP_convolution_coprocessor|CORE|i_reg|data_o[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\IP_convolution_coprocessor|CORE|i_adder|Add0~5_combout ),
	.asdata(vcc),
	.clrn(!\wireReset~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\IP_convolution_coprocessor|CORE|FSM|i_enable~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IP_convolution_coprocessor|CORE|i_reg|data_o [0]),
	.prn(vcc));
// synopsys translate_off
defparam \IP_convolution_coprocessor|CORE|i_reg|data_o[0] .is_wysiwyg = "true";
defparam \IP_convolution_coprocessor|CORE|i_reg|data_o[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y6_N12
fiftyfivenm_lcell_comb \IP_convolution_coprocessor|CORE|i_adder|re_out[1]~2 (
// Equation(s):
// \IP_convolution_coprocessor|CORE|i_adder|re_out[1]~2_combout  = (\IP_convolution_coprocessor|CORE|i_reg|data_o [1] & (!\IP_convolution_coprocessor|CORE|i_adder|re_out[0]~1 )) # (!\IP_convolution_coprocessor|CORE|i_reg|data_o [1] & 
// ((\IP_convolution_coprocessor|CORE|i_adder|re_out[0]~1 ) # (GND)))
// \IP_convolution_coprocessor|CORE|i_adder|re_out[1]~3  = CARRY((!\IP_convolution_coprocessor|CORE|i_adder|re_out[0]~1 ) # (!\IP_convolution_coprocessor|CORE|i_reg|data_o [1]))

	.dataa(gnd),
	.datab(\IP_convolution_coprocessor|CORE|i_reg|data_o [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\IP_convolution_coprocessor|CORE|i_adder|re_out[0]~1 ),
	.combout(\IP_convolution_coprocessor|CORE|i_adder|re_out[1]~2_combout ),
	.cout(\IP_convolution_coprocessor|CORE|i_adder|re_out[1]~3 ));
// synopsys translate_off
defparam \IP_convolution_coprocessor|CORE|i_adder|re_out[1]~2 .lut_mask = 16'h3C3F;
defparam \IP_convolution_coprocessor|CORE|i_adder|re_out[1]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X34_Y6_N8
fiftyfivenm_lcell_comb \IP_convolution_coprocessor|CORE|i_adder|Add0~4 (
// Equation(s):
// \IP_convolution_coprocessor|CORE|i_adder|Add0~4_combout  = (!\IP_convolution_coprocessor|CORE|FSM|sel_i~q  & \IP_convolution_coprocessor|CORE|i_adder|re_out[1]~2_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\IP_convolution_coprocessor|CORE|FSM|sel_i~q ),
	.datad(\IP_convolution_coprocessor|CORE|i_adder|re_out[1]~2_combout ),
	.cin(gnd),
	.combout(\IP_convolution_coprocessor|CORE|i_adder|Add0~4_combout ),
	.cout());
// synopsys translate_off
defparam \IP_convolution_coprocessor|CORE|i_adder|Add0~4 .lut_mask = 16'h0F00;
defparam \IP_convolution_coprocessor|CORE|i_adder|Add0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y6_N9
dffeas \IP_convolution_coprocessor|CORE|i_reg|data_o[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\IP_convolution_coprocessor|CORE|i_adder|Add0~4_combout ),
	.asdata(vcc),
	.clrn(!\wireReset~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\IP_convolution_coprocessor|CORE|FSM|i_enable~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IP_convolution_coprocessor|CORE|i_reg|data_o [1]),
	.prn(vcc));
// synopsys translate_off
defparam \IP_convolution_coprocessor|CORE|i_reg|data_o[1] .is_wysiwyg = "true";
defparam \IP_convolution_coprocessor|CORE|i_reg|data_o[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y6_N14
fiftyfivenm_lcell_comb \IP_convolution_coprocessor|CORE|i_adder|re_out[2]~4 (
// Equation(s):
// \IP_convolution_coprocessor|CORE|i_adder|re_out[2]~4_combout  = (\IP_convolution_coprocessor|CORE|i_reg|data_o [2] & (\IP_convolution_coprocessor|CORE|i_adder|re_out[1]~3  $ (GND))) # (!\IP_convolution_coprocessor|CORE|i_reg|data_o [2] & 
// (!\IP_convolution_coprocessor|CORE|i_adder|re_out[1]~3  & VCC))
// \IP_convolution_coprocessor|CORE|i_adder|re_out[2]~5  = CARRY((\IP_convolution_coprocessor|CORE|i_reg|data_o [2] & !\IP_convolution_coprocessor|CORE|i_adder|re_out[1]~3 ))

	.dataa(gnd),
	.datab(\IP_convolution_coprocessor|CORE|i_reg|data_o [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\IP_convolution_coprocessor|CORE|i_adder|re_out[1]~3 ),
	.combout(\IP_convolution_coprocessor|CORE|i_adder|re_out[2]~4_combout ),
	.cout(\IP_convolution_coprocessor|CORE|i_adder|re_out[2]~5 ));
// synopsys translate_off
defparam \IP_convolution_coprocessor|CORE|i_adder|re_out[2]~4 .lut_mask = 16'hC30C;
defparam \IP_convolution_coprocessor|CORE|i_adder|re_out[2]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y6_N12
fiftyfivenm_lcell_comb \IP_convolution_coprocessor|CORE|i_adder|Add0~3 (
// Equation(s):
// \IP_convolution_coprocessor|CORE|i_adder|Add0~3_combout  = (\IP_convolution_coprocessor|CORE|i_adder|re_out[2]~4_combout  & !\IP_convolution_coprocessor|CORE|FSM|sel_i~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\IP_convolution_coprocessor|CORE|i_adder|re_out[2]~4_combout ),
	.datad(\IP_convolution_coprocessor|CORE|FSM|sel_i~q ),
	.cin(gnd),
	.combout(\IP_convolution_coprocessor|CORE|i_adder|Add0~3_combout ),
	.cout());
// synopsys translate_off
defparam \IP_convolution_coprocessor|CORE|i_adder|Add0~3 .lut_mask = 16'h00F0;
defparam \IP_convolution_coprocessor|CORE|i_adder|Add0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y6_N13
dffeas \IP_convolution_coprocessor|CORE|i_reg|data_o[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\IP_convolution_coprocessor|CORE|i_adder|Add0~3_combout ),
	.asdata(vcc),
	.clrn(!\wireReset~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\IP_convolution_coprocessor|CORE|FSM|i_enable~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IP_convolution_coprocessor|CORE|i_reg|data_o [2]),
	.prn(vcc));
// synopsys translate_off
defparam \IP_convolution_coprocessor|CORE|i_reg|data_o[2] .is_wysiwyg = "true";
defparam \IP_convolution_coprocessor|CORE|i_reg|data_o[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y6_N16
fiftyfivenm_lcell_comb \IP_convolution_coprocessor|CORE|i_adder|re_out[3]~6 (
// Equation(s):
// \IP_convolution_coprocessor|CORE|i_adder|re_out[3]~6_combout  = (\IP_convolution_coprocessor|CORE|i_reg|data_o [3] & (!\IP_convolution_coprocessor|CORE|i_adder|re_out[2]~5 )) # (!\IP_convolution_coprocessor|CORE|i_reg|data_o [3] & 
// ((\IP_convolution_coprocessor|CORE|i_adder|re_out[2]~5 ) # (GND)))
// \IP_convolution_coprocessor|CORE|i_adder|re_out[3]~7  = CARRY((!\IP_convolution_coprocessor|CORE|i_adder|re_out[2]~5 ) # (!\IP_convolution_coprocessor|CORE|i_reg|data_o [3]))

	.dataa(gnd),
	.datab(\IP_convolution_coprocessor|CORE|i_reg|data_o [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\IP_convolution_coprocessor|CORE|i_adder|re_out[2]~5 ),
	.combout(\IP_convolution_coprocessor|CORE|i_adder|re_out[3]~6_combout ),
	.cout(\IP_convolution_coprocessor|CORE|i_adder|re_out[3]~7 ));
// synopsys translate_off
defparam \IP_convolution_coprocessor|CORE|i_adder|re_out[3]~6 .lut_mask = 16'h3C3F;
defparam \IP_convolution_coprocessor|CORE|i_adder|re_out[3]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y6_N22
fiftyfivenm_lcell_comb \IP_convolution_coprocessor|CORE|i_adder|Add0~2 (
// Equation(s):
// \IP_convolution_coprocessor|CORE|i_adder|Add0~2_combout  = (\IP_convolution_coprocessor|CORE|i_adder|re_out[3]~6_combout  & !\IP_convolution_coprocessor|CORE|FSM|sel_i~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\IP_convolution_coprocessor|CORE|i_adder|re_out[3]~6_combout ),
	.datad(\IP_convolution_coprocessor|CORE|FSM|sel_i~q ),
	.cin(gnd),
	.combout(\IP_convolution_coprocessor|CORE|i_adder|Add0~2_combout ),
	.cout());
// synopsys translate_off
defparam \IP_convolution_coprocessor|CORE|i_adder|Add0~2 .lut_mask = 16'h00F0;
defparam \IP_convolution_coprocessor|CORE|i_adder|Add0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y6_N23
dffeas \IP_convolution_coprocessor|CORE|i_reg|data_o[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\IP_convolution_coprocessor|CORE|i_adder|Add0~2_combout ),
	.asdata(vcc),
	.clrn(!\wireReset~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\IP_convolution_coprocessor|CORE|FSM|i_enable~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IP_convolution_coprocessor|CORE|i_reg|data_o [3]),
	.prn(vcc));
// synopsys translate_off
defparam \IP_convolution_coprocessor|CORE|i_reg|data_o[3] .is_wysiwyg = "true";
defparam \IP_convolution_coprocessor|CORE|i_reg|data_o[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y6_N18
fiftyfivenm_lcell_comb \IP_convolution_coprocessor|CORE|i_adder|re_out[4]~8 (
// Equation(s):
// \IP_convolution_coprocessor|CORE|i_adder|re_out[4]~8_combout  = (\IP_convolution_coprocessor|CORE|i_reg|data_o [4] & (\IP_convolution_coprocessor|CORE|i_adder|re_out[3]~7  $ (GND))) # (!\IP_convolution_coprocessor|CORE|i_reg|data_o [4] & 
// (!\IP_convolution_coprocessor|CORE|i_adder|re_out[3]~7  & VCC))
// \IP_convolution_coprocessor|CORE|i_adder|re_out[4]~9  = CARRY((\IP_convolution_coprocessor|CORE|i_reg|data_o [4] & !\IP_convolution_coprocessor|CORE|i_adder|re_out[3]~7 ))

	.dataa(\IP_convolution_coprocessor|CORE|i_reg|data_o [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\IP_convolution_coprocessor|CORE|i_adder|re_out[3]~7 ),
	.combout(\IP_convolution_coprocessor|CORE|i_adder|re_out[4]~8_combout ),
	.cout(\IP_convolution_coprocessor|CORE|i_adder|re_out[4]~9 ));
// synopsys translate_off
defparam \IP_convolution_coprocessor|CORE|i_adder|re_out[4]~8 .lut_mask = 16'hA50A;
defparam \IP_convolution_coprocessor|CORE|i_adder|re_out[4]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y6_N20
fiftyfivenm_lcell_comb \IP_convolution_coprocessor|CORE|i_adder|Add0~1 (
// Equation(s):
// \IP_convolution_coprocessor|CORE|i_adder|Add0~1_combout  = (\IP_convolution_coprocessor|CORE|i_adder|re_out[4]~8_combout  & !\IP_convolution_coprocessor|CORE|FSM|sel_i~q )

	.dataa(gnd),
	.datab(\IP_convolution_coprocessor|CORE|i_adder|re_out[4]~8_combout ),
	.datac(gnd),
	.datad(\IP_convolution_coprocessor|CORE|FSM|sel_i~q ),
	.cin(gnd),
	.combout(\IP_convolution_coprocessor|CORE|i_adder|Add0~1_combout ),
	.cout());
// synopsys translate_off
defparam \IP_convolution_coprocessor|CORE|i_adder|Add0~1 .lut_mask = 16'h00CC;
defparam \IP_convolution_coprocessor|CORE|i_adder|Add0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y6_N21
dffeas \IP_convolution_coprocessor|CORE|i_reg|data_o[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\IP_convolution_coprocessor|CORE|i_adder|Add0~1_combout ),
	.asdata(vcc),
	.clrn(!\wireReset~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\IP_convolution_coprocessor|CORE|FSM|i_enable~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IP_convolution_coprocessor|CORE|i_reg|data_o [4]),
	.prn(vcc));
// synopsys translate_off
defparam \IP_convolution_coprocessor|CORE|i_reg|data_o[4] .is_wysiwyg = "true";
defparam \IP_convolution_coprocessor|CORE|i_reg|data_o[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y6_N20
fiftyfivenm_lcell_comb \IP_convolution_coprocessor|CORE|i_adder|re_out[5]~10 (
// Equation(s):
// \IP_convolution_coprocessor|CORE|i_adder|re_out[5]~10_combout  = \IP_convolution_coprocessor|CORE|i_adder|re_out[4]~9  $ (\IP_convolution_coprocessor|CORE|i_reg|data_o [5])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\IP_convolution_coprocessor|CORE|i_reg|data_o [5]),
	.cin(\IP_convolution_coprocessor|CORE|i_adder|re_out[4]~9 ),
	.combout(\IP_convolution_coprocessor|CORE|i_adder|re_out[5]~10_combout ),
	.cout());
// synopsys translate_off
defparam \IP_convolution_coprocessor|CORE|i_adder|re_out[5]~10 .lut_mask = 16'h0FF0;
defparam \IP_convolution_coprocessor|CORE|i_adder|re_out[5]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y6_N18
fiftyfivenm_lcell_comb \IP_convolution_coprocessor|CORE|i_adder|Add0~0 (
// Equation(s):
// \IP_convolution_coprocessor|CORE|i_adder|Add0~0_combout  = (!\IP_convolution_coprocessor|CORE|FSM|sel_i~q  & \IP_convolution_coprocessor|CORE|i_adder|re_out[5]~10_combout )

	.dataa(gnd),
	.datab(\IP_convolution_coprocessor|CORE|FSM|sel_i~q ),
	.datac(gnd),
	.datad(\IP_convolution_coprocessor|CORE|i_adder|re_out[5]~10_combout ),
	.cin(gnd),
	.combout(\IP_convolution_coprocessor|CORE|i_adder|Add0~0_combout ),
	.cout());
// synopsys translate_off
defparam \IP_convolution_coprocessor|CORE|i_adder|Add0~0 .lut_mask = 16'h3300;
defparam \IP_convolution_coprocessor|CORE|i_adder|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y6_N26
fiftyfivenm_lcell_comb \IP_convolution_coprocessor|CORE|sizeZ_substractor|Add0~1 (
// Equation(s):
// \IP_convolution_coprocessor|CORE|sizeZ_substractor|Add0~1_combout  = \IP_convolution_coprocessor|INTERFACE|AIP|CONFREG|regConfig[0][4]~q  $ (((\IP_convolution_coprocessor|INTERFACE|AIP|CONFREG|regConfig[0][2]~q  & 
// \IP_convolution_coprocessor|INTERFACE|AIP|CONFREG|regConfig[0][3]~q )))

	.dataa(\IP_convolution_coprocessor|INTERFACE|AIP|CONFREG|regConfig[0][2]~q ),
	.datab(gnd),
	.datac(\IP_convolution_coprocessor|INTERFACE|AIP|CONFREG|regConfig[0][3]~q ),
	.datad(\IP_convolution_coprocessor|INTERFACE|AIP|CONFREG|regConfig[0][4]~q ),
	.cin(gnd),
	.combout(\IP_convolution_coprocessor|CORE|sizeZ_substractor|Add0~1_combout ),
	.cout());
// synopsys translate_off
defparam \IP_convolution_coprocessor|CORE|sizeZ_substractor|Add0~1 .lut_mask = 16'h5FA0;
defparam \IP_convolution_coprocessor|CORE|sizeZ_substractor|Add0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y6_N6
fiftyfivenm_lcell_comb \IP_convolution_coprocessor|CORE|sizeZ_substractor|Add0~2 (
// Equation(s):
// \IP_convolution_coprocessor|CORE|sizeZ_substractor|Add0~2_combout  = \IP_convolution_coprocessor|INTERFACE|AIP|CONFREG|regConfig[0][3]~q  $ (\IP_convolution_coprocessor|INTERFACE|AIP|CONFREG|regConfig[0][2]~q )

	.dataa(\IP_convolution_coprocessor|INTERFACE|AIP|CONFREG|regConfig[0][3]~q ),
	.datab(gnd),
	.datac(\IP_convolution_coprocessor|INTERFACE|AIP|CONFREG|regConfig[0][2]~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\IP_convolution_coprocessor|CORE|sizeZ_substractor|Add0~2_combout ),
	.cout());
// synopsys translate_off
defparam \IP_convolution_coprocessor|CORE|sizeZ_substractor|Add0~2 .lut_mask = 16'h5A5A;
defparam \IP_convolution_coprocessor|CORE|sizeZ_substractor|Add0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y6_N29
dffeas \IP_convolution_coprocessor|INTERFACE|AIP|CONFREG|regConfig[0][1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\IPM|IPM_REG|regDataIn[0][1]~q ),
	.clrn(!\wireReset~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\IP_convolution_coprocessor|INTERFACE|AIP|CONFREG|regConfig[0][4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IP_convolution_coprocessor|INTERFACE|AIP|CONFREG|regConfig[0][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \IP_convolution_coprocessor|INTERFACE|AIP|CONFREG|regConfig[0][1] .is_wysiwyg = "true";
defparam \IP_convolution_coprocessor|INTERFACE|AIP|CONFREG|regConfig[0][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y6_N3
dffeas \IP_convolution_coprocessor|INTERFACE|AIP|CONFREG|regConfig[0][0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\IPM|IPM_REG|regDataIn[0][0]~q ),
	.clrn(!\wireReset~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\IP_convolution_coprocessor|INTERFACE|AIP|CONFREG|regConfig[0][4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IP_convolution_coprocessor|INTERFACE|AIP|CONFREG|regConfig[0][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \IP_convolution_coprocessor|INTERFACE|AIP|CONFREG|regConfig[0][0] .is_wysiwyg = "true";
defparam \IP_convolution_coprocessor|INTERFACE|AIP|CONFREG|regConfig[0][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y6_N0
fiftyfivenm_lcell_comb \IP_convolution_coprocessor|CORE|i_comp|LessThan0~1 (
// Equation(s):
// \IP_convolution_coprocessor|CORE|i_comp|LessThan0~1_cout  = CARRY((\IP_convolution_coprocessor|INTERFACE|AIP|CONFREG|regConfig[0][0]~q  & !\IP_convolution_coprocessor|CORE|i_adder|Add0~5_combout ))

	.dataa(\IP_convolution_coprocessor|INTERFACE|AIP|CONFREG|regConfig[0][0]~q ),
	.datab(\IP_convolution_coprocessor|CORE|i_adder|Add0~5_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\IP_convolution_coprocessor|CORE|i_comp|LessThan0~1_cout ));
// synopsys translate_off
defparam \IP_convolution_coprocessor|CORE|i_comp|LessThan0~1 .lut_mask = 16'h0022;
defparam \IP_convolution_coprocessor|CORE|i_comp|LessThan0~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y6_N2
fiftyfivenm_lcell_comb \IP_convolution_coprocessor|CORE|i_comp|LessThan0~3 (
// Equation(s):
// \IP_convolution_coprocessor|CORE|i_comp|LessThan0~3_cout  = CARRY((\IP_convolution_coprocessor|CORE|i_adder|Add0~4_combout  & ((!\IP_convolution_coprocessor|CORE|i_comp|LessThan0~1_cout ) # 
// (!\IP_convolution_coprocessor|INTERFACE|AIP|CONFREG|regConfig[0][1]~q ))) # (!\IP_convolution_coprocessor|CORE|i_adder|Add0~4_combout  & (!\IP_convolution_coprocessor|INTERFACE|AIP|CONFREG|regConfig[0][1]~q  & 
// !\IP_convolution_coprocessor|CORE|i_comp|LessThan0~1_cout )))

	.dataa(\IP_convolution_coprocessor|CORE|i_adder|Add0~4_combout ),
	.datab(\IP_convolution_coprocessor|INTERFACE|AIP|CONFREG|regConfig[0][1]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\IP_convolution_coprocessor|CORE|i_comp|LessThan0~1_cout ),
	.combout(),
	.cout(\IP_convolution_coprocessor|CORE|i_comp|LessThan0~3_cout ));
// synopsys translate_off
defparam \IP_convolution_coprocessor|CORE|i_comp|LessThan0~3 .lut_mask = 16'h002B;
defparam \IP_convolution_coprocessor|CORE|i_comp|LessThan0~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y6_N4
fiftyfivenm_lcell_comb \IP_convolution_coprocessor|CORE|i_comp|LessThan0~5 (
// Equation(s):
// \IP_convolution_coprocessor|CORE|i_comp|LessThan0~5_cout  = CARRY((\IP_convolution_coprocessor|CORE|i_adder|Add0~3_combout  & (!\IP_convolution_coprocessor|INTERFACE|AIP|CONFREG|regConfig[0][2]~q  & 
// !\IP_convolution_coprocessor|CORE|i_comp|LessThan0~3_cout )) # (!\IP_convolution_coprocessor|CORE|i_adder|Add0~3_combout  & ((!\IP_convolution_coprocessor|CORE|i_comp|LessThan0~3_cout ) # 
// (!\IP_convolution_coprocessor|INTERFACE|AIP|CONFREG|regConfig[0][2]~q ))))

	.dataa(\IP_convolution_coprocessor|CORE|i_adder|Add0~3_combout ),
	.datab(\IP_convolution_coprocessor|INTERFACE|AIP|CONFREG|regConfig[0][2]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\IP_convolution_coprocessor|CORE|i_comp|LessThan0~3_cout ),
	.combout(),
	.cout(\IP_convolution_coprocessor|CORE|i_comp|LessThan0~5_cout ));
// synopsys translate_off
defparam \IP_convolution_coprocessor|CORE|i_comp|LessThan0~5 .lut_mask = 16'h0017;
defparam \IP_convolution_coprocessor|CORE|i_comp|LessThan0~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y6_N6
fiftyfivenm_lcell_comb \IP_convolution_coprocessor|CORE|i_comp|LessThan0~7 (
// Equation(s):
// \IP_convolution_coprocessor|CORE|i_comp|LessThan0~7_cout  = CARRY((\IP_convolution_coprocessor|CORE|i_adder|Add0~2_combout  & ((!\IP_convolution_coprocessor|CORE|i_comp|LessThan0~5_cout ) # 
// (!\IP_convolution_coprocessor|CORE|sizeZ_substractor|Add0~2_combout ))) # (!\IP_convolution_coprocessor|CORE|i_adder|Add0~2_combout  & (!\IP_convolution_coprocessor|CORE|sizeZ_substractor|Add0~2_combout  & 
// !\IP_convolution_coprocessor|CORE|i_comp|LessThan0~5_cout )))

	.dataa(\IP_convolution_coprocessor|CORE|i_adder|Add0~2_combout ),
	.datab(\IP_convolution_coprocessor|CORE|sizeZ_substractor|Add0~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\IP_convolution_coprocessor|CORE|i_comp|LessThan0~5_cout ),
	.combout(),
	.cout(\IP_convolution_coprocessor|CORE|i_comp|LessThan0~7_cout ));
// synopsys translate_off
defparam \IP_convolution_coprocessor|CORE|i_comp|LessThan0~7 .lut_mask = 16'h002B;
defparam \IP_convolution_coprocessor|CORE|i_comp|LessThan0~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y6_N8
fiftyfivenm_lcell_comb \IP_convolution_coprocessor|CORE|i_comp|LessThan0~9 (
// Equation(s):
// \IP_convolution_coprocessor|CORE|i_comp|LessThan0~9_cout  = CARRY((\IP_convolution_coprocessor|CORE|sizeZ_substractor|Add0~1_combout  & ((!\IP_convolution_coprocessor|CORE|i_comp|LessThan0~7_cout ) # 
// (!\IP_convolution_coprocessor|CORE|i_adder|Add0~1_combout ))) # (!\IP_convolution_coprocessor|CORE|sizeZ_substractor|Add0~1_combout  & (!\IP_convolution_coprocessor|CORE|i_adder|Add0~1_combout  & !\IP_convolution_coprocessor|CORE|i_comp|LessThan0~7_cout 
// )))

	.dataa(\IP_convolution_coprocessor|CORE|sizeZ_substractor|Add0~1_combout ),
	.datab(\IP_convolution_coprocessor|CORE|i_adder|Add0~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\IP_convolution_coprocessor|CORE|i_comp|LessThan0~7_cout ),
	.combout(),
	.cout(\IP_convolution_coprocessor|CORE|i_comp|LessThan0~9_cout ));
// synopsys translate_off
defparam \IP_convolution_coprocessor|CORE|i_comp|LessThan0~9 .lut_mask = 16'h002B;
defparam \IP_convolution_coprocessor|CORE|i_comp|LessThan0~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y6_N10
fiftyfivenm_lcell_comb \IP_convolution_coprocessor|CORE|i_comp|LessThan0~10 (
// Equation(s):
// \IP_convolution_coprocessor|CORE|i_comp|LessThan0~10_combout  = (\IP_convolution_coprocessor|CORE|sizeZ_substractor|Add0~0_combout  & ((\IP_convolution_coprocessor|CORE|i_comp|LessThan0~9_cout ) # (!\IP_convolution_coprocessor|CORE|i_adder|Add0~0_combout 
// ))) # (!\IP_convolution_coprocessor|CORE|sizeZ_substractor|Add0~0_combout  & (\IP_convolution_coprocessor|CORE|i_comp|LessThan0~9_cout  & !\IP_convolution_coprocessor|CORE|i_adder|Add0~0_combout ))

	.dataa(gnd),
	.datab(\IP_convolution_coprocessor|CORE|sizeZ_substractor|Add0~0_combout ),
	.datac(gnd),
	.datad(\IP_convolution_coprocessor|CORE|i_adder|Add0~0_combout ),
	.cin(\IP_convolution_coprocessor|CORE|i_comp|LessThan0~9_cout ),
	.combout(\IP_convolution_coprocessor|CORE|i_comp|LessThan0~10_combout ),
	.cout());
// synopsys translate_off
defparam \IP_convolution_coprocessor|CORE|i_comp|LessThan0~10 .lut_mask = 16'hC0FC;
defparam \IP_convolution_coprocessor|CORE|i_comp|LessThan0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y6_N16
fiftyfivenm_lcell_comb \IP_convolution_coprocessor|CORE|FSM|Selector5~0 (
// Equation(s):
// \IP_convolution_coprocessor|CORE|FSM|Selector5~0_combout  = (!\IP_convolution_coprocessor|CORE|i_comp|LessThan0~10_combout  & ((\IP_convolution_coprocessor|CORE|FSM|sel_i~q ) # (\IP_convolution_coprocessor|CORE|FSM|state.S10~q )))

	.dataa(gnd),
	.datab(\IP_convolution_coprocessor|CORE|FSM|sel_i~q ),
	.datac(\IP_convolution_coprocessor|CORE|FSM|state.S10~q ),
	.datad(\IP_convolution_coprocessor|CORE|i_comp|LessThan0~10_combout ),
	.cin(gnd),
	.combout(\IP_convolution_coprocessor|CORE|FSM|Selector5~0_combout ),
	.cout());
// synopsys translate_off
defparam \IP_convolution_coprocessor|CORE|FSM|Selector5~0 .lut_mask = 16'h00FC;
defparam \IP_convolution_coprocessor|CORE|FSM|Selector5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y6_N17
dffeas \IP_convolution_coprocessor|CORE|FSM|done (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\IP_convolution_coprocessor|CORE|FSM|Selector5~0_combout ),
	.asdata(vcc),
	.clrn(!\wireReset~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IP_convolution_coprocessor|CORE|FSM|done~q ),
	.prn(vcc));
// synopsys translate_off
defparam \IP_convolution_coprocessor|CORE|FSM|done .is_wysiwyg = "true";
defparam \IP_convolution_coprocessor|CORE|FSM|done .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y6_N24
fiftyfivenm_lcell_comb \IP_convolution_coprocessor|CORE|FSM|Selector6~0 (
// Equation(s):
// \IP_convolution_coprocessor|CORE|FSM|Selector6~0_combout  = (\IP_convolution_coprocessor|CORE|FSM|done~q ) # ((\IP_convolution_coprocessor|CORE|FSM|state.S13~q  & \IPM|IPM_REG|regSTIP~q ))

	.dataa(\IP_convolution_coprocessor|CORE|FSM|done~q ),
	.datab(gnd),
	.datac(\IP_convolution_coprocessor|CORE|FSM|state.S13~q ),
	.datad(\IPM|IPM_REG|regSTIP~q ),
	.cin(gnd),
	.combout(\IP_convolution_coprocessor|CORE|FSM|Selector6~0_combout ),
	.cout());
// synopsys translate_off
defparam \IP_convolution_coprocessor|CORE|FSM|Selector6~0 .lut_mask = 16'hFAAA;
defparam \IP_convolution_coprocessor|CORE|FSM|Selector6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y6_N25
dffeas \IP_convolution_coprocessor|CORE|FSM|state.S13 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\IP_convolution_coprocessor|CORE|FSM|Selector6~0_combout ),
	.asdata(vcc),
	.clrn(!\wireReset~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IP_convolution_coprocessor|CORE|FSM|state.S13~q ),
	.prn(vcc));
// synopsys translate_off
defparam \IP_convolution_coprocessor|CORE|FSM|state.S13 .is_wysiwyg = "true";
defparam \IP_convolution_coprocessor|CORE|FSM|state.S13 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y6_N28
fiftyfivenm_lcell_comb \IP_convolution_coprocessor|CORE|FSM|Selector0~0 (
// Equation(s):
// \IP_convolution_coprocessor|CORE|FSM|Selector0~0_combout  = (\IPM|IPM_REG|regSTIP~q ) # ((!\IP_convolution_coprocessor|CORE|FSM|state.S13~q  & \IP_convolution_coprocessor|CORE|FSM|state.S1~q ))

	.dataa(gnd),
	.datab(\IP_convolution_coprocessor|CORE|FSM|state.S13~q ),
	.datac(\IP_convolution_coprocessor|CORE|FSM|state.S1~q ),
	.datad(\IPM|IPM_REG|regSTIP~q ),
	.cin(gnd),
	.combout(\IP_convolution_coprocessor|CORE|FSM|Selector0~0_combout ),
	.cout());
// synopsys translate_off
defparam \IP_convolution_coprocessor|CORE|FSM|Selector0~0 .lut_mask = 16'hFF30;
defparam \IP_convolution_coprocessor|CORE|FSM|Selector0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y6_N29
dffeas \IP_convolution_coprocessor|CORE|FSM|state.S1 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\IP_convolution_coprocessor|CORE|FSM|Selector0~0_combout ),
	.asdata(vcc),
	.clrn(!\wireReset~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IP_convolution_coprocessor|CORE|FSM|state.S1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \IP_convolution_coprocessor|CORE|FSM|state.S1 .is_wysiwyg = "true";
defparam \IP_convolution_coprocessor|CORE|FSM|state.S1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y6_N20
fiftyfivenm_lcell_comb \IP_convolution_coprocessor|CORE|FSM|next.S2~0 (
// Equation(s):
// \IP_convolution_coprocessor|CORE|FSM|next.S2~0_combout  = (\IPM|IPM_REG|regSTIP~q  & !\IP_convolution_coprocessor|CORE|FSM|state.S1~q )

	.dataa(\IPM|IPM_REG|regSTIP~q ),
	.datab(gnd),
	.datac(\IP_convolution_coprocessor|CORE|FSM|state.S1~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\IP_convolution_coprocessor|CORE|FSM|next.S2~0_combout ),
	.cout());
// synopsys translate_off
defparam \IP_convolution_coprocessor|CORE|FSM|next.S2~0 .lut_mask = 16'h0A0A;
defparam \IP_convolution_coprocessor|CORE|FSM|next.S2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y6_N21
dffeas \IP_convolution_coprocessor|CORE|FSM|sel_i (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\IP_convolution_coprocessor|CORE|FSM|next.S2~0_combout ),
	.asdata(vcc),
	.clrn(!\wireReset~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IP_convolution_coprocessor|CORE|FSM|sel_i~q ),
	.prn(vcc));
// synopsys translate_off
defparam \IP_convolution_coprocessor|CORE|FSM|sel_i .is_wysiwyg = "true";
defparam \IP_convolution_coprocessor|CORE|FSM|sel_i .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y6_N18
fiftyfivenm_lcell_comb \IP_convolution_coprocessor|CORE|FSM|Selector1~0 (
// Equation(s):
// \IP_convolution_coprocessor|CORE|FSM|Selector1~0_combout  = (\IP_convolution_coprocessor|CORE|i_comp|LessThan0~10_combout  & ((\IP_convolution_coprocessor|CORE|FSM|sel_i~q ) # (\IP_convolution_coprocessor|CORE|FSM|state.S10~q )))

	.dataa(gnd),
	.datab(\IP_convolution_coprocessor|CORE|FSM|sel_i~q ),
	.datac(\IP_convolution_coprocessor|CORE|i_comp|LessThan0~10_combout ),
	.datad(\IP_convolution_coprocessor|CORE|FSM|state.S10~q ),
	.cin(gnd),
	.combout(\IP_convolution_coprocessor|CORE|FSM|Selector1~0_combout ),
	.cout());
// synopsys translate_off
defparam \IP_convolution_coprocessor|CORE|FSM|Selector1~0 .lut_mask = 16'hF0C0;
defparam \IP_convolution_coprocessor|CORE|FSM|Selector1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y6_N19
dffeas \IP_convolution_coprocessor|CORE|FSM|sel_j (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\IP_convolution_coprocessor|CORE|FSM|Selector1~0_combout ),
	.asdata(vcc),
	.clrn(!\wireReset~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IP_convolution_coprocessor|CORE|FSM|sel_j~q ),
	.prn(vcc));
// synopsys translate_off
defparam \IP_convolution_coprocessor|CORE|FSM|sel_j .is_wysiwyg = "true";
defparam \IP_convolution_coprocessor|CORE|FSM|sel_j .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y6_N24
fiftyfivenm_lcell_comb \IP_convolution_coprocessor|CORE|j_adder|Add0~3 (
// Equation(s):
// \IP_convolution_coprocessor|CORE|j_adder|Add0~3_combout  = (\IP_convolution_coprocessor|CORE|j_adder|re_out[4]~8_combout  & !\IP_convolution_coprocessor|CORE|FSM|sel_j~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\IP_convolution_coprocessor|CORE|j_adder|re_out[4]~8_combout ),
	.datad(\IP_convolution_coprocessor|CORE|FSM|sel_j~q ),
	.cin(gnd),
	.combout(\IP_convolution_coprocessor|CORE|j_adder|Add0~3_combout ),
	.cout());
// synopsys translate_off
defparam \IP_convolution_coprocessor|CORE|j_adder|Add0~3 .lut_mask = 16'h00F0;
defparam \IP_convolution_coprocessor|CORE|j_adder|Add0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y6_N13
dffeas \IP_convolution_coprocessor|CORE|j_reg|data_o[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\IP_convolution_coprocessor|CORE|j_adder|Add0~4_combout ),
	.asdata(vcc),
	.clrn(!\wireReset~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\IP_convolution_coprocessor|CORE|FSM|j_enable~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IP_convolution_coprocessor|CORE|j_reg|data_o [3]),
	.prn(vcc));
// synopsys translate_off
defparam \IP_convolution_coprocessor|CORE|j_reg|data_o[3] .is_wysiwyg = "true";
defparam \IP_convolution_coprocessor|CORE|j_reg|data_o[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y6_N22
fiftyfivenm_lcell_comb \IP_convolution_coprocessor|CORE|j_adder|re_out[0]~0 (
// Equation(s):
// \IP_convolution_coprocessor|CORE|j_adder|re_out[0]~0_combout  = \IP_convolution_coprocessor|CORE|j_reg|data_o [0] $ (VCC)
// \IP_convolution_coprocessor|CORE|j_adder|re_out[0]~1  = CARRY(\IP_convolution_coprocessor|CORE|j_reg|data_o [0])

	.dataa(\IP_convolution_coprocessor|CORE|j_reg|data_o [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\IP_convolution_coprocessor|CORE|j_adder|re_out[0]~0_combout ),
	.cout(\IP_convolution_coprocessor|CORE|j_adder|re_out[0]~1 ));
// synopsys translate_off
defparam \IP_convolution_coprocessor|CORE|j_adder|re_out[0]~0 .lut_mask = 16'h55AA;
defparam \IP_convolution_coprocessor|CORE|j_adder|re_out[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y6_N16
fiftyfivenm_lcell_comb \IP_convolution_coprocessor|CORE|j_adder|Add0~0 (
// Equation(s):
// \IP_convolution_coprocessor|CORE|j_adder|Add0~0_combout  = (!\IP_convolution_coprocessor|CORE|FSM|sel_j~q  & \IP_convolution_coprocessor|CORE|j_adder|re_out[0]~0_combout )

	.dataa(gnd),
	.datab(\IP_convolution_coprocessor|CORE|FSM|sel_j~q ),
	.datac(gnd),
	.datad(\IP_convolution_coprocessor|CORE|j_adder|re_out[0]~0_combout ),
	.cin(gnd),
	.combout(\IP_convolution_coprocessor|CORE|j_adder|Add0~0_combout ),
	.cout());
// synopsys translate_off
defparam \IP_convolution_coprocessor|CORE|j_adder|Add0~0 .lut_mask = 16'h3300;
defparam \IP_convolution_coprocessor|CORE|j_adder|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y6_N23
dffeas \IP_convolution_coprocessor|CORE|j_reg|data_o[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\IP_convolution_coprocessor|CORE|j_adder|Add0~0_combout ),
	.clrn(!\wireReset~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\IP_convolution_coprocessor|CORE|FSM|j_enable~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IP_convolution_coprocessor|CORE|j_reg|data_o [0]),
	.prn(vcc));
// synopsys translate_off
defparam \IP_convolution_coprocessor|CORE|j_reg|data_o[0] .is_wysiwyg = "true";
defparam \IP_convolution_coprocessor|CORE|j_reg|data_o[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y6_N24
fiftyfivenm_lcell_comb \IP_convolution_coprocessor|CORE|j_adder|re_out[1]~2 (
// Equation(s):
// \IP_convolution_coprocessor|CORE|j_adder|re_out[1]~2_combout  = (\IP_convolution_coprocessor|CORE|j_reg|data_o [1] & (!\IP_convolution_coprocessor|CORE|j_adder|re_out[0]~1 )) # (!\IP_convolution_coprocessor|CORE|j_reg|data_o [1] & 
// ((\IP_convolution_coprocessor|CORE|j_adder|re_out[0]~1 ) # (GND)))
// \IP_convolution_coprocessor|CORE|j_adder|re_out[1]~3  = CARRY((!\IP_convolution_coprocessor|CORE|j_adder|re_out[0]~1 ) # (!\IP_convolution_coprocessor|CORE|j_reg|data_o [1]))

	.dataa(\IP_convolution_coprocessor|CORE|j_reg|data_o [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\IP_convolution_coprocessor|CORE|j_adder|re_out[0]~1 ),
	.combout(\IP_convolution_coprocessor|CORE|j_adder|re_out[1]~2_combout ),
	.cout(\IP_convolution_coprocessor|CORE|j_adder|re_out[1]~3 ));
// synopsys translate_off
defparam \IP_convolution_coprocessor|CORE|j_adder|re_out[1]~2 .lut_mask = 16'h5A5F;
defparam \IP_convolution_coprocessor|CORE|j_adder|re_out[1]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y6_N20
fiftyfivenm_lcell_comb \IP_convolution_coprocessor|CORE|j_adder|Add0~1 (
// Equation(s):
// \IP_convolution_coprocessor|CORE|j_adder|Add0~1_combout  = (!\IP_convolution_coprocessor|CORE|FSM|sel_j~q  & \IP_convolution_coprocessor|CORE|j_adder|re_out[1]~2_combout )

	.dataa(gnd),
	.datab(\IP_convolution_coprocessor|CORE|FSM|sel_j~q ),
	.datac(gnd),
	.datad(\IP_convolution_coprocessor|CORE|j_adder|re_out[1]~2_combout ),
	.cin(gnd),
	.combout(\IP_convolution_coprocessor|CORE|j_adder|Add0~1_combout ),
	.cout());
// synopsys translate_off
defparam \IP_convolution_coprocessor|CORE|j_adder|Add0~1 .lut_mask = 16'h3300;
defparam \IP_convolution_coprocessor|CORE|j_adder|Add0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y6_N25
dffeas \IP_convolution_coprocessor|CORE|j_reg|data_o[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\IP_convolution_coprocessor|CORE|j_adder|Add0~1_combout ),
	.clrn(!\wireReset~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\IP_convolution_coprocessor|CORE|FSM|j_enable~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IP_convolution_coprocessor|CORE|j_reg|data_o [1]),
	.prn(vcc));
// synopsys translate_off
defparam \IP_convolution_coprocessor|CORE|j_reg|data_o[1] .is_wysiwyg = "true";
defparam \IP_convolution_coprocessor|CORE|j_reg|data_o[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y6_N26
fiftyfivenm_lcell_comb \IP_convolution_coprocessor|CORE|j_adder|re_out[2]~4 (
// Equation(s):
// \IP_convolution_coprocessor|CORE|j_adder|re_out[2]~4_combout  = (\IP_convolution_coprocessor|CORE|j_reg|data_o [2] & (\IP_convolution_coprocessor|CORE|j_adder|re_out[1]~3  $ (GND))) # (!\IP_convolution_coprocessor|CORE|j_reg|data_o [2] & 
// (!\IP_convolution_coprocessor|CORE|j_adder|re_out[1]~3  & VCC))
// \IP_convolution_coprocessor|CORE|j_adder|re_out[2]~5  = CARRY((\IP_convolution_coprocessor|CORE|j_reg|data_o [2] & !\IP_convolution_coprocessor|CORE|j_adder|re_out[1]~3 ))

	.dataa(gnd),
	.datab(\IP_convolution_coprocessor|CORE|j_reg|data_o [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\IP_convolution_coprocessor|CORE|j_adder|re_out[1]~3 ),
	.combout(\IP_convolution_coprocessor|CORE|j_adder|re_out[2]~4_combout ),
	.cout(\IP_convolution_coprocessor|CORE|j_adder|re_out[2]~5 ));
// synopsys translate_off
defparam \IP_convolution_coprocessor|CORE|j_adder|re_out[2]~4 .lut_mask = 16'hC30C;
defparam \IP_convolution_coprocessor|CORE|j_adder|re_out[2]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y6_N14
fiftyfivenm_lcell_comb \IP_convolution_coprocessor|CORE|j_adder|Add0~2 (
// Equation(s):
// \IP_convolution_coprocessor|CORE|j_adder|Add0~2_combout  = (\IP_convolution_coprocessor|CORE|j_adder|re_out[2]~4_combout  & !\IP_convolution_coprocessor|CORE|FSM|sel_j~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\IP_convolution_coprocessor|CORE|j_adder|re_out[2]~4_combout ),
	.datad(\IP_convolution_coprocessor|CORE|FSM|sel_j~q ),
	.cin(gnd),
	.combout(\IP_convolution_coprocessor|CORE|j_adder|Add0~2_combout ),
	.cout());
// synopsys translate_off
defparam \IP_convolution_coprocessor|CORE|j_adder|Add0~2 .lut_mask = 16'h00F0;
defparam \IP_convolution_coprocessor|CORE|j_adder|Add0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y6_N15
dffeas \IP_convolution_coprocessor|CORE|j_reg|data_o[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\IP_convolution_coprocessor|CORE|j_adder|Add0~2_combout ),
	.asdata(vcc),
	.clrn(!\wireReset~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\IP_convolution_coprocessor|CORE|FSM|j_enable~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IP_convolution_coprocessor|CORE|j_reg|data_o [2]),
	.prn(vcc));
// synopsys translate_off
defparam \IP_convolution_coprocessor|CORE|j_reg|data_o[2] .is_wysiwyg = "true";
defparam \IP_convolution_coprocessor|CORE|j_reg|data_o[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y6_N28
fiftyfivenm_lcell_comb \IP_convolution_coprocessor|CORE|j_adder|re_out[3]~6 (
// Equation(s):
// \IP_convolution_coprocessor|CORE|j_adder|re_out[3]~6_combout  = (\IP_convolution_coprocessor|CORE|j_reg|data_o [3] & (!\IP_convolution_coprocessor|CORE|j_adder|re_out[2]~5 )) # (!\IP_convolution_coprocessor|CORE|j_reg|data_o [3] & 
// ((\IP_convolution_coprocessor|CORE|j_adder|re_out[2]~5 ) # (GND)))
// \IP_convolution_coprocessor|CORE|j_adder|re_out[3]~7  = CARRY((!\IP_convolution_coprocessor|CORE|j_adder|re_out[2]~5 ) # (!\IP_convolution_coprocessor|CORE|j_reg|data_o [3]))

	.dataa(gnd),
	.datab(\IP_convolution_coprocessor|CORE|j_reg|data_o [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\IP_convolution_coprocessor|CORE|j_adder|re_out[2]~5 ),
	.combout(\IP_convolution_coprocessor|CORE|j_adder|re_out[3]~6_combout ),
	.cout(\IP_convolution_coprocessor|CORE|j_adder|re_out[3]~7 ));
// synopsys translate_off
defparam \IP_convolution_coprocessor|CORE|j_adder|re_out[3]~6 .lut_mask = 16'h3C3F;
defparam \IP_convolution_coprocessor|CORE|j_adder|re_out[3]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y6_N12
fiftyfivenm_lcell_comb \IP_convolution_coprocessor|CORE|j_adder|Add0~4 (
// Equation(s):
// \IP_convolution_coprocessor|CORE|j_adder|Add0~4_combout  = (!\IP_convolution_coprocessor|CORE|FSM|sel_j~q  & \IP_convolution_coprocessor|CORE|j_adder|re_out[3]~6_combout )

	.dataa(gnd),
	.datab(\IP_convolution_coprocessor|CORE|FSM|sel_j~q ),
	.datac(gnd),
	.datad(\IP_convolution_coprocessor|CORE|j_adder|re_out[3]~6_combout ),
	.cin(gnd),
	.combout(\IP_convolution_coprocessor|CORE|j_adder|Add0~4_combout ),
	.cout());
// synopsys translate_off
defparam \IP_convolution_coprocessor|CORE|j_adder|Add0~4 .lut_mask = 16'h3300;
defparam \IP_convolution_coprocessor|CORE|j_adder|Add0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y6_N0
fiftyfivenm_lcell_comb \IP_convolution_coprocessor|CORE|i_minus_j|re_out[0]~0 (
// Equation(s):
// \IP_convolution_coprocessor|CORE|i_minus_j|re_out[0]~0_combout  = (\IP_convolution_coprocessor|CORE|i_reg|data_o [0] & ((GND) # (!\IP_convolution_coprocessor|CORE|j_adder|Add0~0_combout ))) # (!\IP_convolution_coprocessor|CORE|i_reg|data_o [0] & 
// (\IP_convolution_coprocessor|CORE|j_adder|Add0~0_combout  $ (GND)))
// \IP_convolution_coprocessor|CORE|i_minus_j|re_out[0]~1  = CARRY((\IP_convolution_coprocessor|CORE|i_reg|data_o [0]) # (!\IP_convolution_coprocessor|CORE|j_adder|Add0~0_combout ))

	.dataa(\IP_convolution_coprocessor|CORE|i_reg|data_o [0]),
	.datab(\IP_convolution_coprocessor|CORE|j_adder|Add0~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\IP_convolution_coprocessor|CORE|i_minus_j|re_out[0]~0_combout ),
	.cout(\IP_convolution_coprocessor|CORE|i_minus_j|re_out[0]~1 ));
// synopsys translate_off
defparam \IP_convolution_coprocessor|CORE|i_minus_j|re_out[0]~0 .lut_mask = 16'h66BB;
defparam \IP_convolution_coprocessor|CORE|i_minus_j|re_out[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y6_N2
fiftyfivenm_lcell_comb \IP_convolution_coprocessor|CORE|i_minus_j|re_out[1]~2 (
// Equation(s):
// \IP_convolution_coprocessor|CORE|i_minus_j|re_out[1]~2_combout  = (\IP_convolution_coprocessor|CORE|j_adder|Add0~1_combout  & ((\IP_convolution_coprocessor|CORE|i_reg|data_o [1] & (!\IP_convolution_coprocessor|CORE|i_minus_j|re_out[0]~1 )) # 
// (!\IP_convolution_coprocessor|CORE|i_reg|data_o [1] & ((\IP_convolution_coprocessor|CORE|i_minus_j|re_out[0]~1 ) # (GND))))) # (!\IP_convolution_coprocessor|CORE|j_adder|Add0~1_combout  & ((\IP_convolution_coprocessor|CORE|i_reg|data_o [1] & 
// (\IP_convolution_coprocessor|CORE|i_minus_j|re_out[0]~1  & VCC)) # (!\IP_convolution_coprocessor|CORE|i_reg|data_o [1] & (!\IP_convolution_coprocessor|CORE|i_minus_j|re_out[0]~1 ))))
// \IP_convolution_coprocessor|CORE|i_minus_j|re_out[1]~3  = CARRY((\IP_convolution_coprocessor|CORE|j_adder|Add0~1_combout  & ((!\IP_convolution_coprocessor|CORE|i_minus_j|re_out[0]~1 ) # (!\IP_convolution_coprocessor|CORE|i_reg|data_o [1]))) # 
// (!\IP_convolution_coprocessor|CORE|j_adder|Add0~1_combout  & (!\IP_convolution_coprocessor|CORE|i_reg|data_o [1] & !\IP_convolution_coprocessor|CORE|i_minus_j|re_out[0]~1 )))

	.dataa(\IP_convolution_coprocessor|CORE|j_adder|Add0~1_combout ),
	.datab(\IP_convolution_coprocessor|CORE|i_reg|data_o [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\IP_convolution_coprocessor|CORE|i_minus_j|re_out[0]~1 ),
	.combout(\IP_convolution_coprocessor|CORE|i_minus_j|re_out[1]~2_combout ),
	.cout(\IP_convolution_coprocessor|CORE|i_minus_j|re_out[1]~3 ));
// synopsys translate_off
defparam \IP_convolution_coprocessor|CORE|i_minus_j|re_out[1]~2 .lut_mask = 16'h692B;
defparam \IP_convolution_coprocessor|CORE|i_minus_j|re_out[1]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y6_N4
fiftyfivenm_lcell_comb \IP_convolution_coprocessor|CORE|i_minus_j|re_out[2]~4 (
// Equation(s):
// \IP_convolution_coprocessor|CORE|i_minus_j|re_out[2]~4_combout  = ((\IP_convolution_coprocessor|CORE|j_adder|Add0~2_combout  $ (\IP_convolution_coprocessor|CORE|i_reg|data_o [2] $ (\IP_convolution_coprocessor|CORE|i_minus_j|re_out[1]~3 )))) # (GND)
// \IP_convolution_coprocessor|CORE|i_minus_j|re_out[2]~5  = CARRY((\IP_convolution_coprocessor|CORE|j_adder|Add0~2_combout  & (\IP_convolution_coprocessor|CORE|i_reg|data_o [2] & !\IP_convolution_coprocessor|CORE|i_minus_j|re_out[1]~3 )) # 
// (!\IP_convolution_coprocessor|CORE|j_adder|Add0~2_combout  & ((\IP_convolution_coprocessor|CORE|i_reg|data_o [2]) # (!\IP_convolution_coprocessor|CORE|i_minus_j|re_out[1]~3 ))))

	.dataa(\IP_convolution_coprocessor|CORE|j_adder|Add0~2_combout ),
	.datab(\IP_convolution_coprocessor|CORE|i_reg|data_o [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\IP_convolution_coprocessor|CORE|i_minus_j|re_out[1]~3 ),
	.combout(\IP_convolution_coprocessor|CORE|i_minus_j|re_out[2]~4_combout ),
	.cout(\IP_convolution_coprocessor|CORE|i_minus_j|re_out[2]~5 ));
// synopsys translate_off
defparam \IP_convolution_coprocessor|CORE|i_minus_j|re_out[2]~4 .lut_mask = 16'h964D;
defparam \IP_convolution_coprocessor|CORE|i_minus_j|re_out[2]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y6_N6
fiftyfivenm_lcell_comb \IP_convolution_coprocessor|CORE|i_minus_j|re_out[3]~6 (
// Equation(s):
// \IP_convolution_coprocessor|CORE|i_minus_j|re_out[3]~6_combout  = (\IP_convolution_coprocessor|CORE|j_adder|Add0~4_combout  & ((\IP_convolution_coprocessor|CORE|i_reg|data_o [3] & (!\IP_convolution_coprocessor|CORE|i_minus_j|re_out[2]~5 )) # 
// (!\IP_convolution_coprocessor|CORE|i_reg|data_o [3] & ((\IP_convolution_coprocessor|CORE|i_minus_j|re_out[2]~5 ) # (GND))))) # (!\IP_convolution_coprocessor|CORE|j_adder|Add0~4_combout  & ((\IP_convolution_coprocessor|CORE|i_reg|data_o [3] & 
// (\IP_convolution_coprocessor|CORE|i_minus_j|re_out[2]~5  & VCC)) # (!\IP_convolution_coprocessor|CORE|i_reg|data_o [3] & (!\IP_convolution_coprocessor|CORE|i_minus_j|re_out[2]~5 ))))
// \IP_convolution_coprocessor|CORE|i_minus_j|re_out[3]~7  = CARRY((\IP_convolution_coprocessor|CORE|j_adder|Add0~4_combout  & ((!\IP_convolution_coprocessor|CORE|i_minus_j|re_out[2]~5 ) # (!\IP_convolution_coprocessor|CORE|i_reg|data_o [3]))) # 
// (!\IP_convolution_coprocessor|CORE|j_adder|Add0~4_combout  & (!\IP_convolution_coprocessor|CORE|i_reg|data_o [3] & !\IP_convolution_coprocessor|CORE|i_minus_j|re_out[2]~5 )))

	.dataa(\IP_convolution_coprocessor|CORE|j_adder|Add0~4_combout ),
	.datab(\IP_convolution_coprocessor|CORE|i_reg|data_o [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\IP_convolution_coprocessor|CORE|i_minus_j|re_out[2]~5 ),
	.combout(\IP_convolution_coprocessor|CORE|i_minus_j|re_out[3]~6_combout ),
	.cout(\IP_convolution_coprocessor|CORE|i_minus_j|re_out[3]~7 ));
// synopsys translate_off
defparam \IP_convolution_coprocessor|CORE|i_minus_j|re_out[3]~6 .lut_mask = 16'h692B;
defparam \IP_convolution_coprocessor|CORE|i_minus_j|re_out[3]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y6_N8
fiftyfivenm_lcell_comb \IP_convolution_coprocessor|CORE|i_minus_j|re_out[4]~8 (
// Equation(s):
// \IP_convolution_coprocessor|CORE|i_minus_j|re_out[4]~8_combout  = ((\IP_convolution_coprocessor|CORE|i_reg|data_o [4] $ (\IP_convolution_coprocessor|CORE|j_adder|Add0~3_combout  $ (\IP_convolution_coprocessor|CORE|i_minus_j|re_out[3]~7 )))) # (GND)
// \IP_convolution_coprocessor|CORE|i_minus_j|re_out[4]~9  = CARRY((\IP_convolution_coprocessor|CORE|i_reg|data_o [4] & ((!\IP_convolution_coprocessor|CORE|i_minus_j|re_out[3]~7 ) # (!\IP_convolution_coprocessor|CORE|j_adder|Add0~3_combout ))) # 
// (!\IP_convolution_coprocessor|CORE|i_reg|data_o [4] & (!\IP_convolution_coprocessor|CORE|j_adder|Add0~3_combout  & !\IP_convolution_coprocessor|CORE|i_minus_j|re_out[3]~7 )))

	.dataa(\IP_convolution_coprocessor|CORE|i_reg|data_o [4]),
	.datab(\IP_convolution_coprocessor|CORE|j_adder|Add0~3_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\IP_convolution_coprocessor|CORE|i_minus_j|re_out[3]~7 ),
	.combout(\IP_convolution_coprocessor|CORE|i_minus_j|re_out[4]~8_combout ),
	.cout(\IP_convolution_coprocessor|CORE|i_minus_j|re_out[4]~9 ));
// synopsys translate_off
defparam \IP_convolution_coprocessor|CORE|i_minus_j|re_out[4]~8 .lut_mask = 16'h962B;
defparam \IP_convolution_coprocessor|CORE|i_minus_j|re_out[4]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y6_N10
fiftyfivenm_lcell_comb \IP_convolution_coprocessor|CORE|i_minus_j|re_out[5]~10 (
// Equation(s):
// \IP_convolution_coprocessor|CORE|i_minus_j|re_out[5]~10_combout  = \IP_convolution_coprocessor|CORE|i_minus_j|re_out[4]~9  $ (!\IP_convolution_coprocessor|CORE|i_reg|data_o [5])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\IP_convolution_coprocessor|CORE|i_reg|data_o [5]),
	.cin(\IP_convolution_coprocessor|CORE|i_minus_j|re_out[4]~9 ),
	.combout(\IP_convolution_coprocessor|CORE|i_minus_j|re_out[5]~10_combout ),
	.cout());
// synopsys translate_off
defparam \IP_convolution_coprocessor|CORE|i_minus_j|re_out[5]~10 .lut_mask = 16'hF00F;
defparam \IP_convolution_coprocessor|CORE|i_minus_j|re_out[5]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X34_Y6_N22
fiftyfivenm_lcell_comb \IP_convolution_coprocessor|CORE|size_comp|LessThan0~0 (
// Equation(s):
// \IP_convolution_coprocessor|CORE|size_comp|LessThan0~0_combout  = (!\IP_convolution_coprocessor|INTERFACE|AIP|CONFREG|regConfig[0][4]~q  & (((!\IP_convolution_coprocessor|INTERFACE|AIP|CONFREG|regConfig[0][0]~q  & 
// !\IP_convolution_coprocessor|INTERFACE|AIP|CONFREG|regConfig[0][1]~q )) # (!\IP_convolution_coprocessor|INTERFACE|AIP|CONFREG|regConfig[0][2]~q )))

	.dataa(\IP_convolution_coprocessor|INTERFACE|AIP|CONFREG|regConfig[0][2]~q ),
	.datab(\IP_convolution_coprocessor|INTERFACE|AIP|CONFREG|regConfig[0][0]~q ),
	.datac(\IP_convolution_coprocessor|INTERFACE|AIP|CONFREG|regConfig[0][4]~q ),
	.datad(\IP_convolution_coprocessor|INTERFACE|AIP|CONFREG|regConfig[0][1]~q ),
	.cin(gnd),
	.combout(\IP_convolution_coprocessor|CORE|size_comp|LessThan0~0_combout ),
	.cout());
// synopsys translate_off
defparam \IP_convolution_coprocessor|CORE|size_comp|LessThan0~0 .lut_mask = 16'h0507;
defparam \IP_convolution_coprocessor|CORE|size_comp|LessThan0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y6_N26
fiftyfivenm_lcell_comb \IP_convolution_coprocessor|CORE|indexH_less_than_sizeH|LessThan0~2 (
// Equation(s):
// \IP_convolution_coprocessor|CORE|indexH_less_than_sizeH|LessThan0~2_combout  = (\IP_convolution_coprocessor|INTERFACE|AIP|CONFREG|regConfig[0][2]~q ) # ((\IP_convolution_coprocessor|CORE|size_comp|LessThan0~0_combout  & 
// !\IP_convolution_coprocessor|INTERFACE|AIP|CONFREG|regConfig[0][3]~q ))

	.dataa(gnd),
	.datab(\IP_convolution_coprocessor|CORE|size_comp|LessThan0~0_combout ),
	.datac(\IP_convolution_coprocessor|INTERFACE|AIP|CONFREG|regConfig[0][2]~q ),
	.datad(\IP_convolution_coprocessor|INTERFACE|AIP|CONFREG|regConfig[0][3]~q ),
	.cin(gnd),
	.combout(\IP_convolution_coprocessor|CORE|indexH_less_than_sizeH|LessThan0~2_combout ),
	.cout());
// synopsys translate_off
defparam \IP_convolution_coprocessor|CORE|indexH_less_than_sizeH|LessThan0~2 .lut_mask = 16'hF0FC;
defparam \IP_convolution_coprocessor|CORE|indexH_less_than_sizeH|LessThan0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y6_N22
fiftyfivenm_lcell_comb \IP_convolution_coprocessor|CORE|indexH_less_than_sizeH|LessThan0~3 (
// Equation(s):
// \IP_convolution_coprocessor|CORE|indexH_less_than_sizeH|LessThan0~3_combout  = (\IP_convolution_coprocessor|INTERFACE|AIP|CONFREG|regConfig[0][3]~q  & (((!\IP_convolution_coprocessor|CORE|i_minus_j|re_out[2]~4_combout  & 
// \IP_convolution_coprocessor|CORE|indexH_less_than_sizeH|LessThan0~2_combout )) # (!\IP_convolution_coprocessor|CORE|i_minus_j|re_out[3]~6_combout ))) # (!\IP_convolution_coprocessor|INTERFACE|AIP|CONFREG|regConfig[0][3]~q  & 
// (!\IP_convolution_coprocessor|CORE|i_minus_j|re_out[2]~4_combout  & (\IP_convolution_coprocessor|CORE|indexH_less_than_sizeH|LessThan0~2_combout  & !\IP_convolution_coprocessor|CORE|i_minus_j|re_out[3]~6_combout )))

	.dataa(\IP_convolution_coprocessor|CORE|i_minus_j|re_out[2]~4_combout ),
	.datab(\IP_convolution_coprocessor|INTERFACE|AIP|CONFREG|regConfig[0][3]~q ),
	.datac(\IP_convolution_coprocessor|CORE|indexH_less_than_sizeH|LessThan0~2_combout ),
	.datad(\IP_convolution_coprocessor|CORE|i_minus_j|re_out[3]~6_combout ),
	.cin(gnd),
	.combout(\IP_convolution_coprocessor|CORE|indexH_less_than_sizeH|LessThan0~3_combout ),
	.cout());
// synopsys translate_off
defparam \IP_convolution_coprocessor|CORE|indexH_less_than_sizeH|LessThan0~3 .lut_mask = 16'h40DC;
defparam \IP_convolution_coprocessor|CORE|indexH_less_than_sizeH|LessThan0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y6_N0
fiftyfivenm_lcell_comb \IP_convolution_coprocessor|CORE|indexH_less_than_sizeH|LessThan0~4 (
// Equation(s):
// \IP_convolution_coprocessor|CORE|indexH_less_than_sizeH|LessThan0~4_combout  = (\IP_convolution_coprocessor|CORE|size_comp|LessThan0~0_combout  & !\IP_convolution_coprocessor|INTERFACE|AIP|CONFREG|regConfig[0][3]~q )

	.dataa(\IP_convolution_coprocessor|CORE|size_comp|LessThan0~0_combout ),
	.datab(gnd),
	.datac(\IP_convolution_coprocessor|INTERFACE|AIP|CONFREG|regConfig[0][3]~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\IP_convolution_coprocessor|CORE|indexH_less_than_sizeH|LessThan0~4_combout ),
	.cout());
// synopsys translate_off
defparam \IP_convolution_coprocessor|CORE|indexH_less_than_sizeH|LessThan0~4 .lut_mask = 16'h0A0A;
defparam \IP_convolution_coprocessor|CORE|indexH_less_than_sizeH|LessThan0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y6_N2
fiftyfivenm_lcell_comb \IP_convolution_coprocessor|CORE|indexH_less_than_sizeH|LessThan0~7 (
// Equation(s):
// \IP_convolution_coprocessor|CORE|indexH_less_than_sizeH|LessThan0~7_combout  = (\IP_convolution_coprocessor|CORE|i_minus_j|re_out[0]~0_combout  & (!\IP_convolution_coprocessor|INTERFACE|AIP|CONFREG|regConfig[0][3]~q  & 
// (\IP_convolution_coprocessor|CORE|size_comp|LessThan0~0_combout ))) # (!\IP_convolution_coprocessor|CORE|i_minus_j|re_out[0]~0_combout  & (\IP_convolution_coprocessor|INTERFACE|AIP|CONFREG|regConfig[0][0]~q  & 
// ((\IP_convolution_coprocessor|INTERFACE|AIP|CONFREG|regConfig[0][3]~q ) # (!\IP_convolution_coprocessor|CORE|size_comp|LessThan0~0_combout ))))

	.dataa(\IP_convolution_coprocessor|INTERFACE|AIP|CONFREG|regConfig[0][3]~q ),
	.datab(\IP_convolution_coprocessor|CORE|size_comp|LessThan0~0_combout ),
	.datac(\IP_convolution_coprocessor|INTERFACE|AIP|CONFREG|regConfig[0][0]~q ),
	.datad(\IP_convolution_coprocessor|CORE|i_minus_j|re_out[0]~0_combout ),
	.cin(gnd),
	.combout(\IP_convolution_coprocessor|CORE|indexH_less_than_sizeH|LessThan0~7_combout ),
	.cout());
// synopsys translate_off
defparam \IP_convolution_coprocessor|CORE|indexH_less_than_sizeH|LessThan0~7 .lut_mask = 16'h44B0;
defparam \IP_convolution_coprocessor|CORE|indexH_less_than_sizeH|LessThan0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y6_N28
fiftyfivenm_lcell_comb \IP_convolution_coprocessor|CORE|indexH_less_than_sizeH|LessThan0~5 (
// Equation(s):
// \IP_convolution_coprocessor|CORE|indexH_less_than_sizeH|LessThan0~5_combout  = (\IP_convolution_coprocessor|CORE|i_minus_j|re_out[1]~2_combout  & ((\IP_convolution_coprocessor|CORE|indexH_less_than_sizeH|LessThan0~4_combout ) # 
// ((\IP_convolution_coprocessor|CORE|indexH_less_than_sizeH|LessThan0~7_combout  & \IP_convolution_coprocessor|INTERFACE|AIP|CONFREG|regConfig[0][1]~q )))) # (!\IP_convolution_coprocessor|CORE|i_minus_j|re_out[1]~2_combout  & 
// ((\IP_convolution_coprocessor|CORE|indexH_less_than_sizeH|LessThan0~7_combout ) # ((\IP_convolution_coprocessor|INTERFACE|AIP|CONFREG|regConfig[0][1]~q  & !\IP_convolution_coprocessor|CORE|indexH_less_than_sizeH|LessThan0~4_combout ))))

	.dataa(\IP_convolution_coprocessor|CORE|i_minus_j|re_out[1]~2_combout ),
	.datab(\IP_convolution_coprocessor|CORE|indexH_less_than_sizeH|LessThan0~7_combout ),
	.datac(\IP_convolution_coprocessor|INTERFACE|AIP|CONFREG|regConfig[0][1]~q ),
	.datad(\IP_convolution_coprocessor|CORE|indexH_less_than_sizeH|LessThan0~4_combout ),
	.cin(gnd),
	.combout(\IP_convolution_coprocessor|CORE|indexH_less_than_sizeH|LessThan0~5_combout ),
	.cout());
// synopsys translate_off
defparam \IP_convolution_coprocessor|CORE|indexH_less_than_sizeH|LessThan0~5 .lut_mask = 16'hEED4;
defparam \IP_convolution_coprocessor|CORE|indexH_less_than_sizeH|LessThan0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y6_N30
fiftyfivenm_lcell_comb \IP_convolution_coprocessor|CORE|indexH_less_than_sizeH|LessThan0~6 (
// Equation(s):
// \IP_convolution_coprocessor|CORE|indexH_less_than_sizeH|LessThan0~6_combout  = (\IP_convolution_coprocessor|CORE|indexH_less_than_sizeH|LessThan0~4_combout  & (((\IP_convolution_coprocessor|CORE|i_minus_j|re_out[2]~4_combout  & 
// !\IP_convolution_coprocessor|CORE|indexH_less_than_sizeH|LessThan0~5_combout )))) # (!\IP_convolution_coprocessor|CORE|indexH_less_than_sizeH|LessThan0~4_combout  & (\IP_convolution_coprocessor|CORE|indexH_less_than_sizeH|LessThan0~5_combout  & 
// (\IP_convolution_coprocessor|INTERFACE|AIP|CONFREG|regConfig[0][2]~q  $ (!\IP_convolution_coprocessor|CORE|i_minus_j|re_out[2]~4_combout ))))

	.dataa(\IP_convolution_coprocessor|INTERFACE|AIP|CONFREG|regConfig[0][2]~q ),
	.datab(\IP_convolution_coprocessor|CORE|indexH_less_than_sizeH|LessThan0~4_combout ),
	.datac(\IP_convolution_coprocessor|CORE|i_minus_j|re_out[2]~4_combout ),
	.datad(\IP_convolution_coprocessor|CORE|indexH_less_than_sizeH|LessThan0~5_combout ),
	.cin(gnd),
	.combout(\IP_convolution_coprocessor|CORE|indexH_less_than_sizeH|LessThan0~6_combout ),
	.cout());
// synopsys translate_off
defparam \IP_convolution_coprocessor|CORE|indexH_less_than_sizeH|LessThan0~6 .lut_mask = 16'h21C0;
defparam \IP_convolution_coprocessor|CORE|indexH_less_than_sizeH|LessThan0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y6_N16
fiftyfivenm_lcell_comb \IP_convolution_coprocessor|CORE|FSM|Selector2~4 (
// Equation(s):
// \IP_convolution_coprocessor|CORE|FSM|Selector2~4_combout  = (\IP_convolution_coprocessor|CORE|indexH_less_than_sizeH|LessThan0~3_combout ) # ((\IP_convolution_coprocessor|CORE|indexH_less_than_sizeH|LessThan0~6_combout  & 
// (\IP_convolution_coprocessor|CORE|i_minus_j|re_out[3]~6_combout  $ (!\IP_convolution_coprocessor|INTERFACE|AIP|CONFREG|regConfig[0][3]~q ))))

	.dataa(\IP_convolution_coprocessor|CORE|i_minus_j|re_out[3]~6_combout ),
	.datab(\IP_convolution_coprocessor|INTERFACE|AIP|CONFREG|regConfig[0][3]~q ),
	.datac(\IP_convolution_coprocessor|CORE|indexH_less_than_sizeH|LessThan0~3_combout ),
	.datad(\IP_convolution_coprocessor|CORE|indexH_less_than_sizeH|LessThan0~6_combout ),
	.cin(gnd),
	.combout(\IP_convolution_coprocessor|CORE|FSM|Selector2~4_combout ),
	.cout());
// synopsys translate_off
defparam \IP_convolution_coprocessor|CORE|FSM|Selector2~4 .lut_mask = 16'hF9F0;
defparam \IP_convolution_coprocessor|CORE|FSM|Selector2~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y6_N2
fiftyfivenm_lcell_comb \IP_convolution_coprocessor|CORE|FSM|Selector2~5 (
// Equation(s):
// \IP_convolution_coprocessor|CORE|FSM|Selector2~5_combout  = (!\IP_convolution_coprocessor|CORE|i_minus_j|re_out[5]~10_combout  & ((\IP_convolution_coprocessor|INTERFACE|AIP|CONFREG|regConfig[0][4]~q  & 
// ((\IP_convolution_coprocessor|CORE|FSM|Selector2~4_combout ) # (!\IP_convolution_coprocessor|CORE|i_minus_j|re_out[4]~8_combout ))) # (!\IP_convolution_coprocessor|INTERFACE|AIP|CONFREG|regConfig[0][4]~q  & 
// (!\IP_convolution_coprocessor|CORE|i_minus_j|re_out[4]~8_combout  & \IP_convolution_coprocessor|CORE|FSM|Selector2~4_combout ))))

	.dataa(\IP_convolution_coprocessor|INTERFACE|AIP|CONFREG|regConfig[0][4]~q ),
	.datab(\IP_convolution_coprocessor|CORE|i_minus_j|re_out[5]~10_combout ),
	.datac(\IP_convolution_coprocessor|CORE|i_minus_j|re_out[4]~8_combout ),
	.datad(\IP_convolution_coprocessor|CORE|FSM|Selector2~4_combout ),
	.cin(gnd),
	.combout(\IP_convolution_coprocessor|CORE|FSM|Selector2~5_combout ),
	.cout());
// synopsys translate_off
defparam \IP_convolution_coprocessor|CORE|FSM|Selector2~5 .lut_mask = 16'h2302;
defparam \IP_convolution_coprocessor|CORE|FSM|Selector2~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y6_N14
fiftyfivenm_lcell_comb \IP_convolution_coprocessor|CORE|FSM|Selector2~3 (
// Equation(s):
// \IP_convolution_coprocessor|CORE|FSM|Selector2~3_combout  = (\IP_convolution_coprocessor|CORE|j_comp|LessThan0~3_combout  & (\IP_convolution_coprocessor|CORE|FSM|Selector2~5_combout  & ((\IP_convolution_coprocessor|CORE|FSM|state.S7~q ) # 
// (\IP_convolution_coprocessor|CORE|FSM|sel_j~q ))))

	.dataa(\IP_convolution_coprocessor|CORE|FSM|state.S7~q ),
	.datab(\IP_convolution_coprocessor|CORE|FSM|sel_j~q ),
	.datac(\IP_convolution_coprocessor|CORE|j_comp|LessThan0~3_combout ),
	.datad(\IP_convolution_coprocessor|CORE|FSM|Selector2~5_combout ),
	.cin(gnd),
	.combout(\IP_convolution_coprocessor|CORE|FSM|Selector2~3_combout ),
	.cout());
// synopsys translate_off
defparam \IP_convolution_coprocessor|CORE|FSM|Selector2~3 .lut_mask = 16'hE000;
defparam \IP_convolution_coprocessor|CORE|FSM|Selector2~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y6_N15
dffeas \IP_convolution_coprocessor|CORE|FSM|currentZ_en (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\IP_convolution_coprocessor|CORE|FSM|Selector2~3_combout ),
	.asdata(vcc),
	.clrn(!\wireReset~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IP_convolution_coprocessor|CORE|FSM|currentZ_en~q ),
	.prn(vcc));
// synopsys translate_off
defparam \IP_convolution_coprocessor|CORE|FSM|currentZ_en .is_wysiwyg = "true";
defparam \IP_convolution_coprocessor|CORE|FSM|currentZ_en .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y6_N28
fiftyfivenm_lcell_comb \IP_convolution_coprocessor|CORE|FSM|j_enable~0 (
// Equation(s):
// \IP_convolution_coprocessor|CORE|FSM|j_enable~0_combout  = (\IP_convolution_coprocessor|CORE|FSM|Selector1~0_combout ) # ((\IP_convolution_coprocessor|CORE|FSM|currentZ_en~q ) # ((!\IP_convolution_coprocessor|CORE|FSM|Selector2~5_combout  & 
// \IP_convolution_coprocessor|CORE|FSM|Selector2~2_combout )))

	.dataa(\IP_convolution_coprocessor|CORE|FSM|Selector1~0_combout ),
	.datab(\IP_convolution_coprocessor|CORE|FSM|Selector2~5_combout ),
	.datac(\IP_convolution_coprocessor|CORE|FSM|currentZ_en~q ),
	.datad(\IP_convolution_coprocessor|CORE|FSM|Selector2~2_combout ),
	.cin(gnd),
	.combout(\IP_convolution_coprocessor|CORE|FSM|j_enable~0_combout ),
	.cout());
// synopsys translate_off
defparam \IP_convolution_coprocessor|CORE|FSM|j_enable~0 .lut_mask = 16'hFBFA;
defparam \IP_convolution_coprocessor|CORE|FSM|j_enable~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y6_N29
dffeas \IP_convolution_coprocessor|CORE|FSM|j_enable (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\IP_convolution_coprocessor|CORE|FSM|j_enable~0_combout ),
	.asdata(vcc),
	.clrn(!\wireReset~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IP_convolution_coprocessor|CORE|FSM|j_enable~q ),
	.prn(vcc));
// synopsys translate_off
defparam \IP_convolution_coprocessor|CORE|FSM|j_enable .is_wysiwyg = "true";
defparam \IP_convolution_coprocessor|CORE|FSM|j_enable .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y6_N3
dffeas \IP_convolution_coprocessor|CORE|j_reg|data_o[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\IP_convolution_coprocessor|CORE|j_adder|Add0~3_combout ),
	.clrn(!\wireReset~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\IP_convolution_coprocessor|CORE|FSM|j_enable~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IP_convolution_coprocessor|CORE|j_reg|data_o [4]),
	.prn(vcc));
// synopsys translate_off
defparam \IP_convolution_coprocessor|CORE|j_reg|data_o[4] .is_wysiwyg = "true";
defparam \IP_convolution_coprocessor|CORE|j_reg|data_o[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y6_N30
fiftyfivenm_lcell_comb \IP_convolution_coprocessor|CORE|j_adder|re_out[4]~8 (
// Equation(s):
// \IP_convolution_coprocessor|CORE|j_adder|re_out[4]~8_combout  = \IP_convolution_coprocessor|CORE|j_adder|re_out[3]~7  $ (!\IP_convolution_coprocessor|CORE|j_reg|data_o [4])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\IP_convolution_coprocessor|CORE|j_reg|data_o [4]),
	.cin(\IP_convolution_coprocessor|CORE|j_adder|re_out[3]~7 ),
	.combout(\IP_convolution_coprocessor|CORE|j_adder|re_out[4]~8_combout ),
	.cout());
// synopsys translate_off
defparam \IP_convolution_coprocessor|CORE|j_adder|re_out[4]~8 .lut_mask = 16'hF00F;
defparam \IP_convolution_coprocessor|CORE|j_adder|re_out[4]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y6_N12
fiftyfivenm_lcell_comb \IP_convolution_coprocessor|CORE|j_comp|LessThan0~0 (
// Equation(s):
// \IP_convolution_coprocessor|CORE|j_comp|LessThan0~0_combout  = (\IP_convolution_coprocessor|CORE|FSM|sel_j~q ) # ((!\IP_convolution_coprocessor|CORE|j_adder|re_out[4]~8_combout  & !\IP_convolution_coprocessor|CORE|j_adder|re_out[3]~6_combout ))

	.dataa(gnd),
	.datab(\IP_convolution_coprocessor|CORE|FSM|sel_j~q ),
	.datac(\IP_convolution_coprocessor|CORE|j_adder|re_out[4]~8_combout ),
	.datad(\IP_convolution_coprocessor|CORE|j_adder|re_out[3]~6_combout ),
	.cin(gnd),
	.combout(\IP_convolution_coprocessor|CORE|j_comp|LessThan0~0_combout ),
	.cout());
// synopsys translate_off
defparam \IP_convolution_coprocessor|CORE|j_comp|LessThan0~0 .lut_mask = 16'hCCCF;
defparam \IP_convolution_coprocessor|CORE|j_comp|LessThan0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y6_N4
fiftyfivenm_lcell_comb \IP_convolution_coprocessor|CORE|j_comp|LessThan0~1 (
// Equation(s):
// \IP_convolution_coprocessor|CORE|j_comp|LessThan0~1_combout  = (!\IP_convolution_coprocessor|CORE|j_adder|Add0~0_combout  & (((\IP_convolution_coprocessor|INTERFACE|AIP|CONFREG|regConfig[0][0]~q ) # 
// (\IP_convolution_coprocessor|INTERFACE|AIP|CONFREG|regConfig[0][3]~q )) # (!\IP_convolution_coprocessor|CORE|size_comp|LessThan0~0_combout )))

	.dataa(\IP_convolution_coprocessor|CORE|size_comp|LessThan0~0_combout ),
	.datab(\IP_convolution_coprocessor|INTERFACE|AIP|CONFREG|regConfig[0][0]~q ),
	.datac(\IP_convolution_coprocessor|INTERFACE|AIP|CONFREG|regConfig[0][3]~q ),
	.datad(\IP_convolution_coprocessor|CORE|j_adder|Add0~0_combout ),
	.cin(gnd),
	.combout(\IP_convolution_coprocessor|CORE|j_comp|LessThan0~1_combout ),
	.cout());
// synopsys translate_off
defparam \IP_convolution_coprocessor|CORE|j_comp|LessThan0~1 .lut_mask = 16'h00FD;
defparam \IP_convolution_coprocessor|CORE|j_comp|LessThan0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y6_N2
fiftyfivenm_lcell_comb \IP_convolution_coprocessor|CORE|size_comp|LessThan0~1 (
// Equation(s):
// \IP_convolution_coprocessor|CORE|size_comp|LessThan0~1_combout  = (\IP_convolution_coprocessor|CORE|size_comp|LessThan0~0_combout  & !\IP_convolution_coprocessor|INTERFACE|AIP|CONFREG|regConfig[0][3]~q )

	.dataa(gnd),
	.datab(\IP_convolution_coprocessor|CORE|size_comp|LessThan0~0_combout ),
	.datac(gnd),
	.datad(\IP_convolution_coprocessor|INTERFACE|AIP|CONFREG|regConfig[0][3]~q ),
	.cin(gnd),
	.combout(\IP_convolution_coprocessor|CORE|size_comp|LessThan0~1_combout ),
	.cout());
// synopsys translate_off
defparam \IP_convolution_coprocessor|CORE|size_comp|LessThan0~1 .lut_mask = 16'h00CC;
defparam \IP_convolution_coprocessor|CORE|size_comp|LessThan0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y6_N26
fiftyfivenm_lcell_comb \IP_convolution_coprocessor|CORE|j_comp|LessThan0~2 (
// Equation(s):
// \IP_convolution_coprocessor|CORE|j_comp|LessThan0~2_combout  = (\IP_convolution_coprocessor|CORE|j_adder|Add0~1_combout  & (\IP_convolution_coprocessor|CORE|j_comp|LessThan0~1_combout  & (\IP_convolution_coprocessor|INTERFACE|AIP|CONFREG|regConfig[0][1]~q 
//  & \IP_convolution_coprocessor|CORE|size_comp|LessThan0~1_combout ))) # (!\IP_convolution_coprocessor|CORE|j_adder|Add0~1_combout  & ((\IP_convolution_coprocessor|CORE|j_comp|LessThan0~1_combout ) # 
// ((\IP_convolution_coprocessor|INTERFACE|AIP|CONFREG|regConfig[0][1]~q  & \IP_convolution_coprocessor|CORE|size_comp|LessThan0~1_combout ))))

	.dataa(\IP_convolution_coprocessor|CORE|j_adder|Add0~1_combout ),
	.datab(\IP_convolution_coprocessor|CORE|j_comp|LessThan0~1_combout ),
	.datac(\IP_convolution_coprocessor|INTERFACE|AIP|CONFREG|regConfig[0][1]~q ),
	.datad(\IP_convolution_coprocessor|CORE|size_comp|LessThan0~1_combout ),
	.cin(gnd),
	.combout(\IP_convolution_coprocessor|CORE|j_comp|LessThan0~2_combout ),
	.cout());
// synopsys translate_off
defparam \IP_convolution_coprocessor|CORE|j_comp|LessThan0~2 .lut_mask = 16'hD444;
defparam \IP_convolution_coprocessor|CORE|j_comp|LessThan0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y6_N24
fiftyfivenm_lcell_comb \IP_convolution_coprocessor|CORE|upper_limit_mux|re_out[2]~0 (
// Equation(s):
// \IP_convolution_coprocessor|CORE|upper_limit_mux|re_out[2]~0_combout  = (\IP_convolution_coprocessor|INTERFACE|AIP|CONFREG|regConfig[0][3]~q ) # ((\IP_convolution_coprocessor|INTERFACE|AIP|CONFREG|regConfig[0][2]~q ) # 
// (!\IP_convolution_coprocessor|CORE|size_comp|LessThan0~0_combout ))

	.dataa(\IP_convolution_coprocessor|INTERFACE|AIP|CONFREG|regConfig[0][3]~q ),
	.datab(\IP_convolution_coprocessor|INTERFACE|AIP|CONFREG|regConfig[0][2]~q ),
	.datac(gnd),
	.datad(\IP_convolution_coprocessor|CORE|size_comp|LessThan0~0_combout ),
	.cin(gnd),
	.combout(\IP_convolution_coprocessor|CORE|upper_limit_mux|re_out[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \IP_convolution_coprocessor|CORE|upper_limit_mux|re_out[2]~0 .lut_mask = 16'hEEFF;
defparam \IP_convolution_coprocessor|CORE|upper_limit_mux|re_out[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y6_N0
fiftyfivenm_lcell_comb \IP_convolution_coprocessor|CORE|j_comp|LessThan0~3 (
// Equation(s):
// \IP_convolution_coprocessor|CORE|j_comp|LessThan0~3_combout  = (\IP_convolution_coprocessor|CORE|j_comp|LessThan0~0_combout  & ((\IP_convolution_coprocessor|CORE|j_adder|Add0~2_combout  & (\IP_convolution_coprocessor|CORE|j_comp|LessThan0~2_combout  & 
// \IP_convolution_coprocessor|CORE|upper_limit_mux|re_out[2]~0_combout )) # (!\IP_convolution_coprocessor|CORE|j_adder|Add0~2_combout  & ((\IP_convolution_coprocessor|CORE|j_comp|LessThan0~2_combout ) # 
// (\IP_convolution_coprocessor|CORE|upper_limit_mux|re_out[2]~0_combout )))))

	.dataa(\IP_convolution_coprocessor|CORE|j_comp|LessThan0~0_combout ),
	.datab(\IP_convolution_coprocessor|CORE|j_adder|Add0~2_combout ),
	.datac(\IP_convolution_coprocessor|CORE|j_comp|LessThan0~2_combout ),
	.datad(\IP_convolution_coprocessor|CORE|upper_limit_mux|re_out[2]~0_combout ),
	.cin(gnd),
	.combout(\IP_convolution_coprocessor|CORE|j_comp|LessThan0~3_combout ),
	.cout());
// synopsys translate_off
defparam \IP_convolution_coprocessor|CORE|j_comp|LessThan0~3 .lut_mask = 16'hA220;
defparam \IP_convolution_coprocessor|CORE|j_comp|LessThan0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y6_N20
fiftyfivenm_lcell_comb \IP_convolution_coprocessor|CORE|FSM|Selector2~2 (
// Equation(s):
// \IP_convolution_coprocessor|CORE|FSM|Selector2~2_combout  = (\IP_convolution_coprocessor|CORE|j_comp|LessThan0~3_combout  & ((\IP_convolution_coprocessor|CORE|FSM|state.S7~q ) # (\IP_convolution_coprocessor|CORE|FSM|sel_j~q )))

	.dataa(\IP_convolution_coprocessor|CORE|FSM|state.S7~q ),
	.datab(gnd),
	.datac(\IP_convolution_coprocessor|CORE|j_comp|LessThan0~3_combout ),
	.datad(\IP_convolution_coprocessor|CORE|FSM|sel_j~q ),
	.cin(gnd),
	.combout(\IP_convolution_coprocessor|CORE|FSM|Selector2~2_combout ),
	.cout());
// synopsys translate_off
defparam \IP_convolution_coprocessor|CORE|FSM|Selector2~2 .lut_mask = 16'hF0A0;
defparam \IP_convolution_coprocessor|CORE|FSM|Selector2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y6_N6
fiftyfivenm_lcell_comb \IP_convolution_coprocessor|CORE|FSM|Selector3~0 (
// Equation(s):
// \IP_convolution_coprocessor|CORE|FSM|Selector3~0_combout  = (\IP_convolution_coprocessor|CORE|FSM|currentZ_en~q ) # ((\IP_convolution_coprocessor|CORE|FSM|Selector2~2_combout  & !\IP_convolution_coprocessor|CORE|FSM|Selector2~5_combout ))

	.dataa(gnd),
	.datab(\IP_convolution_coprocessor|CORE|FSM|Selector2~2_combout ),
	.datac(\IP_convolution_coprocessor|CORE|FSM|currentZ_en~q ),
	.datad(\IP_convolution_coprocessor|CORE|FSM|Selector2~5_combout ),
	.cin(gnd),
	.combout(\IP_convolution_coprocessor|CORE|FSM|Selector3~0_combout ),
	.cout());
// synopsys translate_off
defparam \IP_convolution_coprocessor|CORE|FSM|Selector3~0 .lut_mask = 16'hF0FC;
defparam \IP_convolution_coprocessor|CORE|FSM|Selector3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y6_N7
dffeas \IP_convolution_coprocessor|CORE|FSM|state.S7 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\IP_convolution_coprocessor|CORE|FSM|Selector3~0_combout ),
	.asdata(vcc),
	.clrn(!\wireReset~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IP_convolution_coprocessor|CORE|FSM|state.S7~q ),
	.prn(vcc));
// synopsys translate_off
defparam \IP_convolution_coprocessor|CORE|FSM|state.S7 .is_wysiwyg = "true";
defparam \IP_convolution_coprocessor|CORE|FSM|state.S7 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y6_N20
fiftyfivenm_lcell_comb \IP_convolution_coprocessor|CORE|FSM|Selector4~0 (
// Equation(s):
// \IP_convolution_coprocessor|CORE|FSM|Selector4~0_combout  = (!\IP_convolution_coprocessor|CORE|j_comp|LessThan0~3_combout  & ((\IP_convolution_coprocessor|CORE|FSM|state.S7~q ) # (\IP_convolution_coprocessor|CORE|FSM|sel_j~q )))

	.dataa(\IP_convolution_coprocessor|CORE|FSM|state.S7~q ),
	.datab(\IP_convolution_coprocessor|CORE|FSM|sel_j~q ),
	.datac(gnd),
	.datad(\IP_convolution_coprocessor|CORE|j_comp|LessThan0~3_combout ),
	.cin(gnd),
	.combout(\IP_convolution_coprocessor|CORE|FSM|Selector4~0_combout ),
	.cout());
// synopsys translate_off
defparam \IP_convolution_coprocessor|CORE|FSM|Selector4~0 .lut_mask = 16'h00EE;
defparam \IP_convolution_coprocessor|CORE|FSM|Selector4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y6_N21
dffeas \IP_convolution_coprocessor|CORE|FSM|state.S8 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\IP_convolution_coprocessor|CORE|FSM|Selector4~0_combout ),
	.asdata(vcc),
	.clrn(!\wireReset~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IP_convolution_coprocessor|CORE|FSM|state.S8~q ),
	.prn(vcc));
// synopsys translate_off
defparam \IP_convolution_coprocessor|CORE|FSM|state.S8 .is_wysiwyg = "true";
defparam \IP_convolution_coprocessor|CORE|FSM|state.S8 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y6_N16
fiftyfivenm_lcell_comb \IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|regWrAddrMemIn[0][0]~5 (
// Equation(s):
// \IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|regWrAddrMemIn[0][0]~5_combout  = \IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|regWrAddrMemIn[0][0]~q  $ (VCC)
// \IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|regWrAddrMemIn[0][0]~6  = CARRY(\IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|regWrAddrMemIn[0][0]~q )

	.dataa(gnd),
	.datab(\IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|regWrAddrMemIn[0][0]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|regWrAddrMemIn[0][0]~5_combout ),
	.cout(\IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|regWrAddrMemIn[0][0]~6 ));
// synopsys translate_off
defparam \IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|regWrAddrMemIn[0][0]~5 .lut_mask = 16'h33CC;
defparam \IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|regWrAddrMemIn[0][0]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y6_N30
fiftyfivenm_lcell_comb \IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|always0~2 (
// Equation(s):
// \IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|always0~2_combout  = (!\IPM|IPM_REG|regConf [2] & (\IPM|IPM_REG|regConf [0] & \IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|wrEnMemIn[0]~0_combout ))

	.dataa(gnd),
	.datab(\IPM|IPM_REG|regConf [2]),
	.datac(\IPM|IPM_REG|regConf [0]),
	.datad(\IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|wrEnMemIn[0]~0_combout ),
	.cin(gnd),
	.combout(\IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|always0~2_combout ),
	.cout());
// synopsys translate_off
defparam \IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|always0~2 .lut_mask = 16'h3000;
defparam \IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|always0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y6_N26
fiftyfivenm_lcell_comb \IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|regWrAddrMemIn[0][0]~7 (
// Equation(s):
// \IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|regWrAddrMemIn[0][0]~7_combout  = (!\IPM|IPM_REG|regConf [2] & \IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|wrEnMemIn[0]~0_combout )

	.dataa(gnd),
	.datab(\IPM|IPM_REG|regConf [2]),
	.datac(gnd),
	.datad(\IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|wrEnMemIn[0]~0_combout ),
	.cin(gnd),
	.combout(\IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|regWrAddrMemIn[0][0]~7_combout ),
	.cout());
// synopsys translate_off
defparam \IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|regWrAddrMemIn[0][0]~7 .lut_mask = 16'h3300;
defparam \IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|regWrAddrMemIn[0][0]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y6_N17
dffeas \IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|regWrAddrMemIn[0][0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|regWrAddrMemIn[0][0]~5_combout ),
	.asdata(\IPM|IPM_REG|regDataIn[0][0]~q ),
	.clrn(!\wireReset~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|always0~2_combout ),
	.ena(\IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|regWrAddrMemIn[0][0]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|regWrAddrMemIn[0][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|regWrAddrMemIn[0][0] .is_wysiwyg = "true";
defparam \IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|regWrAddrMemIn[0][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y6_N18
fiftyfivenm_lcell_comb \IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|regWrAddrMemIn[0][1]~8 (
// Equation(s):
// \IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|regWrAddrMemIn[0][1]~8_combout  = (\IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|regWrAddrMemIn[0][1]~q  & (!\IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|regWrAddrMemIn[0][0]~6 )) # 
// (!\IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|regWrAddrMemIn[0][1]~q  & ((\IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|regWrAddrMemIn[0][0]~6 ) # (GND)))
// \IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|regWrAddrMemIn[0][1]~9  = CARRY((!\IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|regWrAddrMemIn[0][0]~6 ) # (!\IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|regWrAddrMemIn[0][1]~q ))

	.dataa(gnd),
	.datab(\IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|regWrAddrMemIn[0][1]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|regWrAddrMemIn[0][0]~6 ),
	.combout(\IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|regWrAddrMemIn[0][1]~8_combout ),
	.cout(\IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|regWrAddrMemIn[0][1]~9 ));
// synopsys translate_off
defparam \IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|regWrAddrMemIn[0][1]~8 .lut_mask = 16'h3C3F;
defparam \IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|regWrAddrMemIn[0][1]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X36_Y6_N19
dffeas \IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|regWrAddrMemIn[0][1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|regWrAddrMemIn[0][1]~8_combout ),
	.asdata(\IPM|IPM_REG|regDataIn[0][1]~q ),
	.clrn(!\wireReset~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|always0~2_combout ),
	.ena(\IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|regWrAddrMemIn[0][0]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|regWrAddrMemIn[0][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|regWrAddrMemIn[0][1] .is_wysiwyg = "true";
defparam \IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|regWrAddrMemIn[0][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y6_N9
dffeas \IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|regWrAddrMemIn[0][1]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass [3]),
	.prn(vcc));
// synopsys translate_off
defparam \IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass[3] .is_wysiwyg = "true";
defparam \IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y6_N18
fiftyfivenm_lcell_comb \IP_convolution_coprocessor|CORE|memY_addr_mux|re_out[1]~21 (
// Equation(s):
// \IP_convolution_coprocessor|CORE|memY_addr_mux|re_out[1]~21_combout  = (\IP_convolution_coprocessor|CORE|size_comp|LessThan0~1_combout  & (!\IP_convolution_coprocessor|CORE|FSM|sel_j~q  & ((\IP_convolution_coprocessor|CORE|j_adder|re_out[1]~2_combout )))) 
// # (!\IP_convolution_coprocessor|CORE|size_comp|LessThan0~1_combout  & (((\IP_convolution_coprocessor|CORE|i_minus_j|re_out[1]~2_combout ))))

	.dataa(\IP_convolution_coprocessor|CORE|size_comp|LessThan0~1_combout ),
	.datab(\IP_convolution_coprocessor|CORE|FSM|sel_j~q ),
	.datac(\IP_convolution_coprocessor|CORE|i_minus_j|re_out[1]~2_combout ),
	.datad(\IP_convolution_coprocessor|CORE|j_adder|re_out[1]~2_combout ),
	.cin(gnd),
	.combout(\IP_convolution_coprocessor|CORE|memY_addr_mux|re_out[1]~21_combout ),
	.cout());
// synopsys translate_off
defparam \IP_convolution_coprocessor|CORE|memY_addr_mux|re_out[1]~21 .lut_mask = 16'h7250;
defparam \IP_convolution_coprocessor|CORE|memY_addr_mux|re_out[1]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y6_N19
dffeas \IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\IP_convolution_coprocessor|CORE|memY_addr_mux|re_out[1]~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass [4]),
	.prn(vcc));
// synopsys translate_off
defparam \IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass[4] .is_wysiwyg = "true";
defparam \IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y6_N13
dffeas \IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|regWrAddrMemIn[0][0]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass [1]),
	.prn(vcc));
// synopsys translate_off
defparam \IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass[1] .is_wysiwyg = "true";
defparam \IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y6_N28
fiftyfivenm_lcell_comb \IP_convolution_coprocessor|CORE|memY_addr_mux|re_out[0]~20 (
// Equation(s):
// \IP_convolution_coprocessor|CORE|memY_addr_mux|re_out[0]~20_combout  = (\IP_convolution_coprocessor|CORE|size_comp|LessThan0~1_combout  & (!\IP_convolution_coprocessor|CORE|FSM|sel_j~q  & ((\IP_convolution_coprocessor|CORE|j_adder|re_out[0]~0_combout )))) 
// # (!\IP_convolution_coprocessor|CORE|size_comp|LessThan0~1_combout  & (((\IP_convolution_coprocessor|CORE|i_minus_j|re_out[0]~0_combout ))))

	.dataa(\IP_convolution_coprocessor|CORE|size_comp|LessThan0~1_combout ),
	.datab(\IP_convolution_coprocessor|CORE|FSM|sel_j~q ),
	.datac(\IP_convolution_coprocessor|CORE|i_minus_j|re_out[0]~0_combout ),
	.datad(\IP_convolution_coprocessor|CORE|j_adder|re_out[0]~0_combout ),
	.cin(gnd),
	.combout(\IP_convolution_coprocessor|CORE|memY_addr_mux|re_out[0]~20_combout ),
	.cout());
// synopsys translate_off
defparam \IP_convolution_coprocessor|CORE|memY_addr_mux|re_out[0]~20 .lut_mask = 16'h7250;
defparam \IP_convolution_coprocessor|CORE|memY_addr_mux|re_out[0]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y6_N29
dffeas \IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\IP_convolution_coprocessor|CORE|memY_addr_mux|re_out[0]~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass [2]),
	.prn(vcc));
// synopsys translate_off
defparam \IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass[2] .is_wysiwyg = "true";
defparam \IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y6_N12
fiftyfivenm_lcell_comb \IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~0 (
// Equation(s):
// \IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~0_combout  = (\IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass [3] & 
// (\IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass [4] & (\IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass [1] $ 
// (!\IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass [2])))) # (!\IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass [3] & 
// (!\IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass [4] & (\IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass [1] $ 
// (!\IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass [2]))))

	.dataa(\IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass [3]),
	.datab(\IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass [4]),
	.datac(\IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass [1]),
	.datad(\IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass [2]),
	.cin(gnd),
	.combout(\IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~0_combout ),
	.cout());
// synopsys translate_off
defparam \IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~0 .lut_mask = 16'h9009;
defparam \IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y6_N4
fiftyfivenm_lcell_comb \IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|wrEnMemIn[0] (
// Equation(s):
// \IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|wrEnMemIn [0] = (!\IPM|IPM_REG|regConf [2] & (!\IPM|IPM_REG|regConf [0] & \IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|wrEnMemIn[0]~0_combout ))

	.dataa(gnd),
	.datab(\IPM|IPM_REG|regConf [2]),
	.datac(\IPM|IPM_REG|regConf [0]),
	.datad(\IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|wrEnMemIn[0]~0_combout ),
	.cin(gnd),
	.combout(\IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|wrEnMemIn [0]),
	.cout());
// synopsys translate_off
defparam \IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|wrEnMemIn[0] .lut_mask = 16'h0300;
defparam \IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|wrEnMemIn[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y6_N23
dffeas \IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|wrEnMemIn [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass [0]),
	.prn(vcc));
// synopsys translate_off
defparam \IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass[0] .is_wysiwyg = "true";
defparam \IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y6_N20
fiftyfivenm_lcell_comb \IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|regWrAddrMemIn[0][2]~10 (
// Equation(s):
// \IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|regWrAddrMemIn[0][2]~10_combout  = (\IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|regWrAddrMemIn[0][2]~q  & (\IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|regWrAddrMemIn[0][1]~9  $ (GND))) # 
// (!\IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|regWrAddrMemIn[0][2]~q  & (!\IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|regWrAddrMemIn[0][1]~9  & VCC))
// \IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|regWrAddrMemIn[0][2]~11  = CARRY((\IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|regWrAddrMemIn[0][2]~q  & !\IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|regWrAddrMemIn[0][1]~9 ))

	.dataa(gnd),
	.datab(\IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|regWrAddrMemIn[0][2]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|regWrAddrMemIn[0][1]~9 ),
	.combout(\IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|regWrAddrMemIn[0][2]~10_combout ),
	.cout(\IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|regWrAddrMemIn[0][2]~11 ));
// synopsys translate_off
defparam \IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|regWrAddrMemIn[0][2]~10 .lut_mask = 16'hC30C;
defparam \IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|regWrAddrMemIn[0][2]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X36_Y6_N21
dffeas \IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|regWrAddrMemIn[0][2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|regWrAddrMemIn[0][2]~10_combout ),
	.asdata(\IPM|IPM_REG|regDataIn[0][2]~q ),
	.clrn(!\wireReset~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|always0~2_combout ),
	.ena(\IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|regWrAddrMemIn[0][0]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|regWrAddrMemIn[0][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|regWrAddrMemIn[0][2] .is_wysiwyg = "true";
defparam \IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|regWrAddrMemIn[0][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y6_N22
fiftyfivenm_lcell_comb \IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|regWrAddrMemIn[0][3]~12 (
// Equation(s):
// \IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|regWrAddrMemIn[0][3]~12_combout  = (\IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|regWrAddrMemIn[0][3]~q  & (!\IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|regWrAddrMemIn[0][2]~11 )) # 
// (!\IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|regWrAddrMemIn[0][3]~q  & ((\IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|regWrAddrMemIn[0][2]~11 ) # (GND)))
// \IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|regWrAddrMemIn[0][3]~13  = CARRY((!\IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|regWrAddrMemIn[0][2]~11 ) # (!\IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|regWrAddrMemIn[0][3]~q ))

	.dataa(\IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|regWrAddrMemIn[0][3]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|regWrAddrMemIn[0][2]~11 ),
	.combout(\IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|regWrAddrMemIn[0][3]~12_combout ),
	.cout(\IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|regWrAddrMemIn[0][3]~13 ));
// synopsys translate_off
defparam \IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|regWrAddrMemIn[0][3]~12 .lut_mask = 16'h5A5F;
defparam \IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|regWrAddrMemIn[0][3]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X36_Y6_N23
dffeas \IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|regWrAddrMemIn[0][3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|regWrAddrMemIn[0][3]~12_combout ),
	.asdata(\IPM|IPM_REG|regDataIn[0][3]~q ),
	.clrn(!\wireReset~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|always0~2_combout ),
	.ena(\IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|regWrAddrMemIn[0][0]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|regWrAddrMemIn[0][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|regWrAddrMemIn[0][3] .is_wysiwyg = "true";
defparam \IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|regWrAddrMemIn[0][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y6_N24
fiftyfivenm_lcell_comb \IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|regWrAddrMemIn[0][4]~14 (
// Equation(s):
// \IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|regWrAddrMemIn[0][4]~14_combout  = \IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|regWrAddrMemIn[0][3]~13  $ (!\IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|regWrAddrMemIn[0][4]~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|regWrAddrMemIn[0][4]~q ),
	.cin(\IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|regWrAddrMemIn[0][3]~13 ),
	.combout(\IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|regWrAddrMemIn[0][4]~14_combout ),
	.cout());
// synopsys translate_off
defparam \IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|regWrAddrMemIn[0][4]~14 .lut_mask = 16'hF00F;
defparam \IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|regWrAddrMemIn[0][4]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X36_Y6_N25
dffeas \IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|regWrAddrMemIn[0][4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|regWrAddrMemIn[0][4]~14_combout ),
	.asdata(\IPM|IPM_REG|regDataIn[0][4]~q ),
	.clrn(!\wireReset~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|always0~2_combout ),
	.ena(\IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|regWrAddrMemIn[0][0]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|regWrAddrMemIn[0][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|regWrAddrMemIn[0][4] .is_wysiwyg = "true";
defparam \IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|regWrAddrMemIn[0][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y6_N25
dffeas \IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|regWrAddrMemIn[0][4]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass [9]),
	.prn(vcc));
// synopsys translate_off
defparam \IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass[9] .is_wysiwyg = "true";
defparam \IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y6_N2
fiftyfivenm_lcell_comb \IP_convolution_coprocessor|CORE|memY_addr_mux|re_out[4]~24 (
// Equation(s):
// \IP_convolution_coprocessor|CORE|memY_addr_mux|re_out[4]~24_combout  = (\IP_convolution_coprocessor|CORE|size_comp|LessThan0~1_combout  & (!\IP_convolution_coprocessor|CORE|FSM|sel_j~q  & (\IP_convolution_coprocessor|CORE|j_adder|re_out[4]~8_combout ))) # 
// (!\IP_convolution_coprocessor|CORE|size_comp|LessThan0~1_combout  & (((\IP_convolution_coprocessor|CORE|i_minus_j|re_out[4]~8_combout ))))

	.dataa(\IP_convolution_coprocessor|CORE|size_comp|LessThan0~1_combout ),
	.datab(\IP_convolution_coprocessor|CORE|FSM|sel_j~q ),
	.datac(\IP_convolution_coprocessor|CORE|j_adder|re_out[4]~8_combout ),
	.datad(\IP_convolution_coprocessor|CORE|i_minus_j|re_out[4]~8_combout ),
	.cin(gnd),
	.combout(\IP_convolution_coprocessor|CORE|memY_addr_mux|re_out[4]~24_combout ),
	.cout());
// synopsys translate_off
defparam \IP_convolution_coprocessor|CORE|memY_addr_mux|re_out[4]~24 .lut_mask = 16'h7520;
defparam \IP_convolution_coprocessor|CORE|memY_addr_mux|re_out[4]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y6_N3
dffeas \IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\IP_convolution_coprocessor|CORE|memY_addr_mux|re_out[4]~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass [10]),
	.prn(vcc));
// synopsys translate_off
defparam \IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass[10] .is_wysiwyg = "true";
defparam \IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y6_N24
fiftyfivenm_lcell_comb \IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~2 (
// Equation(s):
// \IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~2_combout  = (\IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass [0] & 
// (\IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass [9] $ (!\IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass [10])))

	.dataa(\IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass [0]),
	.datab(gnd),
	.datac(\IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass [9]),
	.datad(\IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass [10]),
	.cin(gnd),
	.combout(\IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~2_combout ),
	.cout());
// synopsys translate_off
defparam \IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~2 .lut_mask = 16'hA00A;
defparam \IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y6_N30
fiftyfivenm_lcell_comb \IP_convolution_coprocessor|CORE|memY_addr_mux|re_out[3]~23 (
// Equation(s):
// \IP_convolution_coprocessor|CORE|memY_addr_mux|re_out[3]~23_combout  = (\IP_convolution_coprocessor|CORE|size_comp|LessThan0~1_combout  & (((\IP_convolution_coprocessor|CORE|j_adder|re_out[3]~6_combout  & !\IP_convolution_coprocessor|CORE|FSM|sel_j~q )))) 
// # (!\IP_convolution_coprocessor|CORE|size_comp|LessThan0~1_combout  & (\IP_convolution_coprocessor|CORE|i_minus_j|re_out[3]~6_combout ))

	.dataa(\IP_convolution_coprocessor|CORE|i_minus_j|re_out[3]~6_combout ),
	.datab(\IP_convolution_coprocessor|CORE|j_adder|re_out[3]~6_combout ),
	.datac(\IP_convolution_coprocessor|CORE|size_comp|LessThan0~1_combout ),
	.datad(\IP_convolution_coprocessor|CORE|FSM|sel_j~q ),
	.cin(gnd),
	.combout(\IP_convolution_coprocessor|CORE|memY_addr_mux|re_out[3]~23_combout ),
	.cout());
// synopsys translate_off
defparam \IP_convolution_coprocessor|CORE|memY_addr_mux|re_out[3]~23 .lut_mask = 16'h0ACA;
defparam \IP_convolution_coprocessor|CORE|memY_addr_mux|re_out[3]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y6_N6
fiftyfivenm_lcell_comb \IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass[8]~feeder (
// Equation(s):
// \IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass[8]~feeder_combout  = \IP_convolution_coprocessor|CORE|memY_addr_mux|re_out[3]~23_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\IP_convolution_coprocessor|CORE|memY_addr_mux|re_out[3]~23_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass[8]~feeder .lut_mask = 16'hF0F0;
defparam \IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y6_N7
dffeas \IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass [8]),
	.prn(vcc));
// synopsys translate_off
defparam \IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass[8] .is_wysiwyg = "true";
defparam \IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y6_N25
dffeas \IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|regWrAddrMemIn[0][3]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass [7]),
	.prn(vcc));
// synopsys translate_off
defparam \IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass[7] .is_wysiwyg = "true";
defparam \IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y6_N29
dffeas \IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|regWrAddrMemIn[0][2]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass [5]),
	.prn(vcc));
// synopsys translate_off
defparam \IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass[5] .is_wysiwyg = "true";
defparam \IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y6_N8
fiftyfivenm_lcell_comb \IP_convolution_coprocessor|CORE|memY_addr_mux|re_out[2]~22 (
// Equation(s):
// \IP_convolution_coprocessor|CORE|memY_addr_mux|re_out[2]~22_combout  = (\IP_convolution_coprocessor|CORE|size_comp|LessThan0~1_combout  & (((\IP_convolution_coprocessor|CORE|j_adder|re_out[2]~4_combout  & !\IP_convolution_coprocessor|CORE|FSM|sel_j~q )))) 
// # (!\IP_convolution_coprocessor|CORE|size_comp|LessThan0~1_combout  & (\IP_convolution_coprocessor|CORE|i_minus_j|re_out[2]~4_combout ))

	.dataa(\IP_convolution_coprocessor|CORE|i_minus_j|re_out[2]~4_combout ),
	.datab(\IP_convolution_coprocessor|CORE|j_adder|re_out[2]~4_combout ),
	.datac(\IP_convolution_coprocessor|CORE|size_comp|LessThan0~1_combout ),
	.datad(\IP_convolution_coprocessor|CORE|FSM|sel_j~q ),
	.cin(gnd),
	.combout(\IP_convolution_coprocessor|CORE|memY_addr_mux|re_out[2]~22_combout ),
	.cout());
// synopsys translate_off
defparam \IP_convolution_coprocessor|CORE|memY_addr_mux|re_out[2]~22 .lut_mask = 16'h0ACA;
defparam \IP_convolution_coprocessor|CORE|memY_addr_mux|re_out[2]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y6_N3
dffeas \IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\IP_convolution_coprocessor|CORE|memY_addr_mux|re_out[2]~22_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass [6]),
	.prn(vcc));
// synopsys translate_off
defparam \IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass[6] .is_wysiwyg = "true";
defparam \IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y6_N28
fiftyfivenm_lcell_comb \IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~1 (
// Equation(s):
// \IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~1_combout  = (\IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass [8] & 
// (\IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass [7] & (\IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass [5] $ 
// (!\IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass [6])))) # (!\IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass [8] & 
// (!\IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass [7] & (\IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass [5] $ 
// (!\IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass [6]))))

	.dataa(\IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass [8]),
	.datab(\IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass [7]),
	.datac(\IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass [5]),
	.datad(\IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass [6]),
	.cin(gnd),
	.combout(\IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~1_combout ),
	.cout());
// synopsys translate_off
defparam \IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~1 .lut_mask = 16'h9009;
defparam \IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y6_N22
fiftyfivenm_lcell_comb \IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~3 (
// Equation(s):
// \IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~3_combout  = (\IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~0_combout  & (\IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~2_combout  & 
// \IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~1_combout ))

	.dataa(\IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~0_combout ),
	.datab(\IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~2_combout ),
	.datac(gnd),
	.datad(\IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~1_combout ),
	.cin(gnd),
	.combout(\IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~3_combout ),
	.cout());
// synopsys translate_off
defparam \IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~3 .lut_mask = 16'h8800;
defparam \IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y6_N17
dffeas \IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass[12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\IPM|IPM_REG|regDataIn[0][1]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass [12]),
	.prn(vcc));
// synopsys translate_off
defparam \IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass[12] .is_wysiwyg = "true";
defparam \IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass[12] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N1
fiftyfivenm_io_ibuf \dataMCU[5]~input (
	.i(dataMCU[5]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\dataMCU[5]~input_o ));
// synopsys translate_off
defparam \dataMCU[5]~input .bus_hold = "false";
defparam \dataMCU[5]~input .listen_to_nsleep_signal = "false";
defparam \dataMCU[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X36_Y5_N28
fiftyfivenm_lcell_comb \IPM|IPM_REG|regDataIn[0][5]~feeder (
// Equation(s):
// \IPM|IPM_REG|regDataIn[0][5]~feeder_combout  = \dataMCU[5]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataMCU[5]~input_o ),
	.cin(gnd),
	.combout(\IPM|IPM_REG|regDataIn[0][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \IPM|IPM_REG|regDataIn[0][5]~feeder .lut_mask = 16'hFF00;
defparam \IPM|IPM_REG|regDataIn[0][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y5_N29
dffeas \IPM|IPM_REG|regDataIn[0][5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\IPM|IPM_REG|regDataIn[0][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\wireReset~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\IPM|IPM_REG|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IPM|IPM_REG|regDataIn[0][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \IPM|IPM_REG|regDataIn[0][5] .is_wysiwyg = "true";
defparam \IPM|IPM_REG|regDataIn[0][5] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X20_Y0_N1
fiftyfivenm_io_ibuf \dataMCU[6]~input (
	.i(dataMCU[6]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\dataMCU[6]~input_o ));
// synopsys translate_off
defparam \dataMCU[6]~input .bus_hold = "false";
defparam \dataMCU[6]~input .listen_to_nsleep_signal = "false";
defparam \dataMCU[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X36_Y3_N2
fiftyfivenm_lcell_comb \IPM|IPM_REG|regDataIn[0][6]~feeder (
// Equation(s):
// \IPM|IPM_REG|regDataIn[0][6]~feeder_combout  = \dataMCU[6]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataMCU[6]~input_o ),
	.cin(gnd),
	.combout(\IPM|IPM_REG|regDataIn[0][6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \IPM|IPM_REG|regDataIn[0][6]~feeder .lut_mask = 16'hFF00;
defparam \IPM|IPM_REG|regDataIn[0][6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y3_N3
dffeas \IPM|IPM_REG|regDataIn[0][6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\IPM|IPM_REG|regDataIn[0][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\wireReset~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\IPM|IPM_REG|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IPM|IPM_REG|regDataIn[0][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \IPM|IPM_REG|regDataIn[0][6] .is_wysiwyg = "true";
defparam \IPM|IPM_REG|regDataIn[0][6] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X20_Y0_N8
fiftyfivenm_io_ibuf \dataMCU[7]~input (
	.i(dataMCU[7]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\dataMCU[7]~input_o ));
// synopsys translate_off
defparam \dataMCU[7]~input .bus_hold = "false";
defparam \dataMCU[7]~input .listen_to_nsleep_signal = "false";
defparam \dataMCU[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X36_Y3_N28
fiftyfivenm_lcell_comb \IPM|IPM_REG|regDataIn[0][7]~feeder (
// Equation(s):
// \IPM|IPM_REG|regDataIn[0][7]~feeder_combout  = \dataMCU[7]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataMCU[7]~input_o ),
	.cin(gnd),
	.combout(\IPM|IPM_REG|regDataIn[0][7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \IPM|IPM_REG|regDataIn[0][7]~feeder .lut_mask = 16'hFF00;
defparam \IPM|IPM_REG|regDataIn[0][7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y3_N29
dffeas \IPM|IPM_REG|regDataIn[0][7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\IPM|IPM_REG|regDataIn[0][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\wireReset~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\IPM|IPM_REG|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IPM|IPM_REG|regDataIn[0][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \IPM|IPM_REG|regDataIn[0][7] .is_wysiwyg = "true";
defparam \IPM|IPM_REG|regDataIn[0][7] .power_up = "low";
// synopsys translate_on

// Location: M9K_X33_Y6_N0
fiftyfivenm_ram_block \IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0|auto_generated|ram_block1a0 (
	.portawe(\IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|wrEnMemIn [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,\IPM|IPM_REG|regDataIn[0][7]~q ,\IPM|IPM_REG|regDataIn[0][6]~q ,\IPM|IPM_REG|regDataIn[0][5]~q ,\IPM|IPM_REG|regDataIn[0][4]~q ,\IPM|IPM_REG|regDataIn[0][3]~q ,
\IPM|IPM_REG|regDataIn[0][2]~q ,\IPM|IPM_REG|regDataIn[0][1]~q ,\IPM|IPM_REG|regDataIn[0][0]~q }),
	.portaaddr({\IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|regWrAddrMemIn[0][4]~q ,\IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|regWrAddrMemIn[0][3]~q ,\IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|regWrAddrMemIn[0][2]~q ,
\IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|regWrAddrMemIn[0][1]~q ,\IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|regWrAddrMemIn[0][0]~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(36'b000000000000000000000000000000000000),
	.portbaddr({\IP_convolution_coprocessor|CORE|memY_addr_mux|re_out[4]~24_combout ,\IP_convolution_coprocessor|CORE|memY_addr_mux|re_out[3]~23_combout ,\IP_convolution_coprocessor|CORE|memY_addr_mux|re_out[2]~22_combout ,
\IP_convolution_coprocessor|CORE|memY_addr_mux|re_out[1]~21_combout ,\IP_convolution_coprocessor|CORE|memY_addr_mux|re_out[0]~20_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "ID1000500B_convolution_coprocessor:IP_convolution_coprocessor|ID1000500B_aip:INTERFACE|ID1000500B_aipModules:AIP|simple_dual_port_ram_single_clk:MEMIN[0].MEMIN|altsyncram:RAM_Structure_rtl_0|altsyncram_ikb1:auto_generated|ALTSYNCRAM";
defparam \IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 5;
defparam \IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 36;
defparam \IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 31;
defparam \IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 32;
defparam \IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 8;
defparam \IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0|auto_generated|ram_block1a0 .port_b_address_clock = "clock0";
defparam \IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 5;
defparam \IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 36;
defparam \IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0|auto_generated|ram_block1a0 .port_b_last_address = 31;
defparam \IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 32;
defparam \IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_width = 8;
defparam \IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock0";
defparam \IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X29_Y6_N16
fiftyfivenm_lcell_comb \IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~5 (
// Equation(s):
// \IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~5_combout  = (\IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~3_combout  & (\IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass 
// [12])) # (!\IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~3_combout  & ((\IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0|auto_generated|ram_block1a1 )))

	.dataa(\IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~3_combout ),
	.datab(gnd),
	.datac(\IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass [12]),
	.datad(\IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0|auto_generated|ram_block1a1 ),
	.cin(gnd),
	.combout(\IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~5_combout ),
	.cout());
// synopsys translate_off
defparam \IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~5 .lut_mask = 16'hF5A0;
defparam \IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y6_N15
dffeas \IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass[13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\IPM|IPM_REG|regDataIn[0][2]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass [13]),
	.prn(vcc));
// synopsys translate_off
defparam \IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass[13] .is_wysiwyg = "true";
defparam \IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y6_N14
fiftyfivenm_lcell_comb \IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~6 (
// Equation(s):
// \IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~6_combout  = (\IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~3_combout  & (\IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass 
// [13])) # (!\IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~3_combout  & ((\IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0|auto_generated|ram_block1a2 )))

	.dataa(\IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~3_combout ),
	.datab(gnd),
	.datac(\IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass [13]),
	.datad(\IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0|auto_generated|ram_block1a2 ),
	.cin(gnd),
	.combout(\IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~6_combout ),
	.cout());
// synopsys translate_off
defparam \IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~6 .lut_mask = 16'hF5A0;
defparam \IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y6_N21
dffeas \IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass[14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\IPM|IPM_REG|regDataIn[0][3]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass [14]),
	.prn(vcc));
// synopsys translate_off
defparam \IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass[14] .is_wysiwyg = "true";
defparam \IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y6_N20
fiftyfivenm_lcell_comb \IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~7 (
// Equation(s):
// \IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~7_combout  = (\IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~3_combout  & (\IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass 
// [14])) # (!\IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~3_combout  & ((\IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0|auto_generated|ram_block1a3 )))

	.dataa(\IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~3_combout ),
	.datab(gnd),
	.datac(\IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass [14]),
	.datad(\IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0|auto_generated|ram_block1a3 ),
	.cin(gnd),
	.combout(\IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~7_combout ),
	.cout());
// synopsys translate_off
defparam \IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~7 .lut_mask = 16'hF5A0;
defparam \IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y6_N27
dffeas \IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass[15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\IPM|IPM_REG|regDataIn[0][4]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass [15]),
	.prn(vcc));
// synopsys translate_off
defparam \IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass[15] .is_wysiwyg = "true";
defparam \IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y6_N26
fiftyfivenm_lcell_comb \IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~8 (
// Equation(s):
// \IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~8_combout  = (\IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~3_combout  & (\IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass 
// [15])) # (!\IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~3_combout  & ((\IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0|auto_generated|ram_block1a4 )))

	.dataa(\IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~3_combout ),
	.datab(gnd),
	.datac(\IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass [15]),
	.datad(\IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0|auto_generated|ram_block1a4 ),
	.cin(gnd),
	.combout(\IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~8_combout ),
	.cout());
// synopsys translate_off
defparam \IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~8 .lut_mask = 16'hF5A0;
defparam \IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y6_N5
dffeas \IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass[16] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\IPM|IPM_REG|regDataIn[0][5]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass [16]),
	.prn(vcc));
// synopsys translate_off
defparam \IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass[16] .is_wysiwyg = "true";
defparam \IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y6_N4
fiftyfivenm_lcell_comb \IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~9 (
// Equation(s):
// \IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~9_combout  = (\IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~3_combout  & (\IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass 
// [16])) # (!\IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~3_combout  & ((\IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0|auto_generated|ram_block1a5 )))

	.dataa(\IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~3_combout ),
	.datab(gnd),
	.datac(\IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass [16]),
	.datad(\IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0|auto_generated|ram_block1a5 ),
	.cin(gnd),
	.combout(\IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~9_combout ),
	.cout());
// synopsys translate_off
defparam \IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~9 .lut_mask = 16'hF5A0;
defparam \IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y6_N7
dffeas \IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass[17] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\IPM|IPM_REG|regDataIn[0][6]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass [17]),
	.prn(vcc));
// synopsys translate_off
defparam \IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass[17] .is_wysiwyg = "true";
defparam \IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y6_N6
fiftyfivenm_lcell_comb \IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~10 (
// Equation(s):
// \IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~10_combout  = (\IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~3_combout  & (\IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass 
// [17])) # (!\IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~3_combout  & ((\IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0|auto_generated|ram_block1a6 )))

	.dataa(\IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~3_combout ),
	.datab(gnd),
	.datac(\IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass [17]),
	.datad(\IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0|auto_generated|ram_block1a6 ),
	.cin(gnd),
	.combout(\IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~10_combout ),
	.cout());
// synopsys translate_off
defparam \IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~10 .lut_mask = 16'hF5A0;
defparam \IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y6_N1
dffeas \IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass[18] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\IPM|IPM_REG|regDataIn[0][7]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass [18]),
	.prn(vcc));
// synopsys translate_off
defparam \IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass[18] .is_wysiwyg = "true";
defparam \IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y6_N0
fiftyfivenm_lcell_comb \IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~11 (
// Equation(s):
// \IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~11_combout  = (\IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~3_combout  & (\IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass 
// [18])) # (!\IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~3_combout  & ((\IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0|auto_generated|ram_block1a7 )))

	.dataa(\IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~3_combout ),
	.datab(gnd),
	.datac(\IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass [18]),
	.datad(\IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0|auto_generated|ram_block1a7 ),
	.cin(gnd),
	.combout(\IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~11_combout ),
	.cout());
// synopsys translate_off
defparam \IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~11 .lut_mask = 16'hF5A0;
defparam \IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y6_N10
fiftyfivenm_lcell_comb \IP_convolution_coprocessor|CORE|memH_addr_mux|re_out[1]~17 (
// Equation(s):
// \IP_convolution_coprocessor|CORE|memH_addr_mux|re_out[1]~17_combout  = (\IP_convolution_coprocessor|CORE|size_comp|LessThan0~1_combout  & (((\IP_convolution_coprocessor|CORE|i_minus_j|re_out[1]~2_combout )))) # 
// (!\IP_convolution_coprocessor|CORE|size_comp|LessThan0~1_combout  & (!\IP_convolution_coprocessor|CORE|FSM|sel_j~q  & ((\IP_convolution_coprocessor|CORE|j_adder|re_out[1]~2_combout ))))

	.dataa(\IP_convolution_coprocessor|CORE|size_comp|LessThan0~1_combout ),
	.datab(\IP_convolution_coprocessor|CORE|FSM|sel_j~q ),
	.datac(\IP_convolution_coprocessor|CORE|i_minus_j|re_out[1]~2_combout ),
	.datad(\IP_convolution_coprocessor|CORE|j_adder|re_out[1]~2_combout ),
	.cin(gnd),
	.combout(\IP_convolution_coprocessor|CORE|memH_addr_mux|re_out[1]~17_combout ),
	.cout());
// synopsys translate_off
defparam \IP_convolution_coprocessor|CORE|memH_addr_mux|re_out[1]~17 .lut_mask = 16'hB1A0;
defparam \IP_convolution_coprocessor|CORE|memH_addr_mux|re_out[1]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y6_N10
fiftyfivenm_lcell_comb \IP_convolution_coprocessor|CORE|memH_addr_mux|re_out[2]~19 (
// Equation(s):
// \IP_convolution_coprocessor|CORE|memH_addr_mux|re_out[2]~19_combout  = (\IP_convolution_coprocessor|CORE|size_comp|LessThan0~1_combout  & (((\IP_convolution_coprocessor|CORE|i_minus_j|re_out[2]~4_combout )))) # 
// (!\IP_convolution_coprocessor|CORE|size_comp|LessThan0~1_combout  & (\IP_convolution_coprocessor|CORE|j_adder|re_out[2]~4_combout  & ((!\IP_convolution_coprocessor|CORE|FSM|sel_j~q ))))

	.dataa(\IP_convolution_coprocessor|CORE|size_comp|LessThan0~1_combout ),
	.datab(\IP_convolution_coprocessor|CORE|j_adder|re_out[2]~4_combout ),
	.datac(\IP_convolution_coprocessor|CORE|i_minus_j|re_out[2]~4_combout ),
	.datad(\IP_convolution_coprocessor|CORE|FSM|sel_j~q ),
	.cin(gnd),
	.combout(\IP_convolution_coprocessor|CORE|memH_addr_mux|re_out[2]~19_combout ),
	.cout());
// synopsys translate_off
defparam \IP_convolution_coprocessor|CORE|memH_addr_mux|re_out[2]~19 .lut_mask = 16'hA0E4;
defparam \IP_convolution_coprocessor|CORE|memH_addr_mux|re_out[2]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y6_N14
fiftyfivenm_lcell_comb \IP_convolution_coprocessor|CORE|memH_addr_mux|re_out[0]~18 (
// Equation(s):
// \IP_convolution_coprocessor|CORE|memH_addr_mux|re_out[0]~18_combout  = (\IP_convolution_coprocessor|CORE|size_comp|LessThan0~1_combout  & (((\IP_convolution_coprocessor|CORE|i_minus_j|re_out[0]~0_combout )))) # 
// (!\IP_convolution_coprocessor|CORE|size_comp|LessThan0~1_combout  & (\IP_convolution_coprocessor|CORE|j_adder|re_out[0]~0_combout  & ((!\IP_convolution_coprocessor|CORE|FSM|sel_j~q ))))

	.dataa(\IP_convolution_coprocessor|CORE|j_adder|re_out[0]~0_combout ),
	.datab(\IP_convolution_coprocessor|CORE|i_minus_j|re_out[0]~0_combout ),
	.datac(\IP_convolution_coprocessor|CORE|size_comp|LessThan0~1_combout ),
	.datad(\IP_convolution_coprocessor|CORE|FSM|sel_j~q ),
	.cin(gnd),
	.combout(\IP_convolution_coprocessor|CORE|memH_addr_mux|re_out[0]~18_combout ),
	.cout());
// synopsys translate_off
defparam \IP_convolution_coprocessor|CORE|memH_addr_mux|re_out[0]~18 .lut_mask = 16'hC0CA;
defparam \IP_convolution_coprocessor|CORE|memH_addr_mux|re_out[0]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y6_N4
fiftyfivenm_lcell_comb \IP_convolution_coprocessor|CORE|memH_addr_mux|re_out[3]~16 (
// Equation(s):
// \IP_convolution_coprocessor|CORE|memH_addr_mux|re_out[3]~16_combout  = (\IP_convolution_coprocessor|CORE|size_comp|LessThan0~1_combout  & (((\IP_convolution_coprocessor|CORE|i_minus_j|re_out[3]~6_combout )))) # 
// (!\IP_convolution_coprocessor|CORE|size_comp|LessThan0~1_combout  & (!\IP_convolution_coprocessor|CORE|FSM|sel_j~q  & (\IP_convolution_coprocessor|CORE|j_adder|re_out[3]~6_combout )))

	.dataa(\IP_convolution_coprocessor|CORE|FSM|sel_j~q ),
	.datab(\IP_convolution_coprocessor|CORE|j_adder|re_out[3]~6_combout ),
	.datac(\IP_convolution_coprocessor|CORE|size_comp|LessThan0~1_combout ),
	.datad(\IP_convolution_coprocessor|CORE|i_minus_j|re_out[3]~6_combout ),
	.cin(gnd),
	.combout(\IP_convolution_coprocessor|CORE|memH_addr_mux|re_out[3]~16_combout ),
	.cout());
// synopsys translate_off
defparam \IP_convolution_coprocessor|CORE|memH_addr_mux|re_out[3]~16 .lut_mask = 16'hF404;
defparam \IP_convolution_coprocessor|CORE|memH_addr_mux|re_out[3]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y6_N18
fiftyfivenm_lcell_comb \IP_convolution_coprocessor|CORE|memoryH|ROM_structure~0 (
// Equation(s):
// \IP_convolution_coprocessor|CORE|memoryH|ROM_structure~0_combout  = (!\IP_convolution_coprocessor|CORE|memH_addr_mux|re_out[3]~16_combout  & ((\IP_convolution_coprocessor|CORE|size_comp|LessThan0~1_combout  & 
// (!\IP_convolution_coprocessor|CORE|i_minus_j|re_out[4]~8_combout )) # (!\IP_convolution_coprocessor|CORE|size_comp|LessThan0~1_combout  & ((!\IP_convolution_coprocessor|CORE|j_adder|Add0~3_combout )))))

	.dataa(\IP_convolution_coprocessor|CORE|size_comp|LessThan0~1_combout ),
	.datab(\IP_convolution_coprocessor|CORE|memH_addr_mux|re_out[3]~16_combout ),
	.datac(\IP_convolution_coprocessor|CORE|i_minus_j|re_out[4]~8_combout ),
	.datad(\IP_convolution_coprocessor|CORE|j_adder|Add0~3_combout ),
	.cin(gnd),
	.combout(\IP_convolution_coprocessor|CORE|memoryH|ROM_structure~0_combout ),
	.cout());
// synopsys translate_off
defparam \IP_convolution_coprocessor|CORE|memoryH|ROM_structure~0 .lut_mask = 16'h0213;
defparam \IP_convolution_coprocessor|CORE|memoryH|ROM_structure~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y6_N0
fiftyfivenm_lcell_comb \IP_convolution_coprocessor|CORE|memoryH|ROM_structure~1 (
// Equation(s):
// \IP_convolution_coprocessor|CORE|memoryH|ROM_structure~1_combout  = (\IP_convolution_coprocessor|CORE|memH_addr_mux|re_out[1]~17_combout  & (!\IP_convolution_coprocessor|CORE|memH_addr_mux|re_out[2]~19_combout  & 
// (!\IP_convolution_coprocessor|CORE|memH_addr_mux|re_out[0]~18_combout  & \IP_convolution_coprocessor|CORE|memoryH|ROM_structure~0_combout )))

	.dataa(\IP_convolution_coprocessor|CORE|memH_addr_mux|re_out[1]~17_combout ),
	.datab(\IP_convolution_coprocessor|CORE|memH_addr_mux|re_out[2]~19_combout ),
	.datac(\IP_convolution_coprocessor|CORE|memH_addr_mux|re_out[0]~18_combout ),
	.datad(\IP_convolution_coprocessor|CORE|memoryH|ROM_structure~0_combout ),
	.cin(gnd),
	.combout(\IP_convolution_coprocessor|CORE|memoryH|ROM_structure~1_combout ),
	.cout());
// synopsys translate_off
defparam \IP_convolution_coprocessor|CORE|memoryH|ROM_structure~1 .lut_mask = 16'h0200;
defparam \IP_convolution_coprocessor|CORE|memoryH|ROM_structure~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y6_N18
fiftyfivenm_lcell_comb \IP_convolution_coprocessor|CORE|memoryH|ROM_structure~2 (
// Equation(s):
// \IP_convolution_coprocessor|CORE|memoryH|ROM_structure~2_combout  = (!\IP_convolution_coprocessor|CORE|memH_addr_mux|re_out[3]~16_combout  & ((\IP_convolution_coprocessor|CORE|memH_addr_mux|re_out[1]~17_combout  & 
// ((!\IP_convolution_coprocessor|CORE|memH_addr_mux|re_out[2]~19_combout ))) # (!\IP_convolution_coprocessor|CORE|memH_addr_mux|re_out[1]~17_combout  & (!\IP_convolution_coprocessor|CORE|memH_addr_mux|re_out[0]~18_combout  & 
// \IP_convolution_coprocessor|CORE|memH_addr_mux|re_out[2]~19_combout ))))

	.dataa(\IP_convolution_coprocessor|CORE|memH_addr_mux|re_out[1]~17_combout ),
	.datab(\IP_convolution_coprocessor|CORE|memH_addr_mux|re_out[0]~18_combout ),
	.datac(\IP_convolution_coprocessor|CORE|memH_addr_mux|re_out[2]~19_combout ),
	.datad(\IP_convolution_coprocessor|CORE|memH_addr_mux|re_out[3]~16_combout ),
	.cin(gnd),
	.combout(\IP_convolution_coprocessor|CORE|memoryH|ROM_structure~2_combout ),
	.cout());
// synopsys translate_off
defparam \IP_convolution_coprocessor|CORE|memoryH|ROM_structure~2 .lut_mask = 16'h001A;
defparam \IP_convolution_coprocessor|CORE|memoryH|ROM_structure~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y6_N4
fiftyfivenm_lcell_comb \IP_convolution_coprocessor|CORE|memoryH|ROM_structure~3 (
// Equation(s):
// \IP_convolution_coprocessor|CORE|memoryH|ROM_structure~3_combout  = (\IP_convolution_coprocessor|CORE|memoryH|ROM_structure~2_combout  & ((\IP_convolution_coprocessor|CORE|size_comp|LessThan0~1_combout  & 
// ((!\IP_convolution_coprocessor|CORE|i_minus_j|re_out[4]~8_combout ))) # (!\IP_convolution_coprocessor|CORE|size_comp|LessThan0~1_combout  & (!\IP_convolution_coprocessor|CORE|j_adder|Add0~3_combout ))))

	.dataa(\IP_convolution_coprocessor|CORE|memoryH|ROM_structure~2_combout ),
	.datab(\IP_convolution_coprocessor|CORE|j_adder|Add0~3_combout ),
	.datac(\IP_convolution_coprocessor|CORE|size_comp|LessThan0~1_combout ),
	.datad(\IP_convolution_coprocessor|CORE|i_minus_j|re_out[4]~8_combout ),
	.cin(gnd),
	.combout(\IP_convolution_coprocessor|CORE|memoryH|ROM_structure~3_combout ),
	.cout());
// synopsys translate_off
defparam \IP_convolution_coprocessor|CORE|memoryH|ROM_structure~3 .lut_mask = 16'h02A2;
defparam \IP_convolution_coprocessor|CORE|memoryH|ROM_structure~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y6_N30
fiftyfivenm_lcell_comb \IP_convolution_coprocessor|CORE|memoryH|ROM_structure~4 (
// Equation(s):
// \IP_convolution_coprocessor|CORE|memoryH|ROM_structure~4_combout  = (!\IP_convolution_coprocessor|CORE|memH_addr_mux|re_out[1]~17_combout  & (!\IP_convolution_coprocessor|CORE|memH_addr_mux|re_out[0]~18_combout  & 
// \IP_convolution_coprocessor|CORE|memoryH|ROM_structure~0_combout ))

	.dataa(\IP_convolution_coprocessor|CORE|memH_addr_mux|re_out[1]~17_combout ),
	.datab(gnd),
	.datac(\IP_convolution_coprocessor|CORE|memH_addr_mux|re_out[0]~18_combout ),
	.datad(\IP_convolution_coprocessor|CORE|memoryH|ROM_structure~0_combout ),
	.cin(gnd),
	.combout(\IP_convolution_coprocessor|CORE|memoryH|ROM_structure~4_combout ),
	.cout());
// synopsys translate_off
defparam \IP_convolution_coprocessor|CORE|memoryH|ROM_structure~4 .lut_mask = 16'h0500;
defparam \IP_convolution_coprocessor|CORE|memoryH|ROM_structure~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y6_N12
fiftyfivenm_lcell_comb \IP_convolution_coprocessor|CORE|memoryH|ROM_structure~5 (
// Equation(s):
// \IP_convolution_coprocessor|CORE|memoryH|ROM_structure~5_combout  = (\IP_convolution_coprocessor|CORE|memH_addr_mux|re_out[1]~17_combout  & (!\IP_convolution_coprocessor|CORE|memH_addr_mux|re_out[2]~19_combout  & 
// (\IP_convolution_coprocessor|CORE|memH_addr_mux|re_out[0]~18_combout  & \IP_convolution_coprocessor|CORE|memoryH|ROM_structure~0_combout )))

	.dataa(\IP_convolution_coprocessor|CORE|memH_addr_mux|re_out[1]~17_combout ),
	.datab(\IP_convolution_coprocessor|CORE|memH_addr_mux|re_out[2]~19_combout ),
	.datac(\IP_convolution_coprocessor|CORE|memH_addr_mux|re_out[0]~18_combout ),
	.datad(\IP_convolution_coprocessor|CORE|memoryH|ROM_structure~0_combout ),
	.cin(gnd),
	.combout(\IP_convolution_coprocessor|CORE|memoryH|ROM_structure~5_combout ),
	.cout());
// synopsys translate_off
defparam \IP_convolution_coprocessor|CORE|memoryH|ROM_structure~5 .lut_mask = 16'h2000;
defparam \IP_convolution_coprocessor|CORE|memoryH|ROM_structure~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y6_N22
fiftyfivenm_lcell_comb \IP_convolution_coprocessor|CORE|memoryH|ROM_structure~6 (
// Equation(s):
// \IP_convolution_coprocessor|CORE|memoryH|ROM_structure~6_combout  = (!\IP_convolution_coprocessor|CORE|memH_addr_mux|re_out[2]~19_combout  & (!\IP_convolution_coprocessor|CORE|memH_addr_mux|re_out[3]~16_combout  & 
// (\IP_convolution_coprocessor|CORE|memH_addr_mux|re_out[1]~17_combout  $ (\IP_convolution_coprocessor|CORE|memH_addr_mux|re_out[0]~18_combout ))))

	.dataa(\IP_convolution_coprocessor|CORE|memH_addr_mux|re_out[1]~17_combout ),
	.datab(\IP_convolution_coprocessor|CORE|memH_addr_mux|re_out[0]~18_combout ),
	.datac(\IP_convolution_coprocessor|CORE|memH_addr_mux|re_out[2]~19_combout ),
	.datad(\IP_convolution_coprocessor|CORE|memH_addr_mux|re_out[3]~16_combout ),
	.cin(gnd),
	.combout(\IP_convolution_coprocessor|CORE|memoryH|ROM_structure~6_combout ),
	.cout());
// synopsys translate_off
defparam \IP_convolution_coprocessor|CORE|memoryH|ROM_structure~6 .lut_mask = 16'h0006;
defparam \IP_convolution_coprocessor|CORE|memoryH|ROM_structure~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y6_N8
fiftyfivenm_lcell_comb \IP_convolution_coprocessor|CORE|memoryH|ROM_structure~7 (
// Equation(s):
// \IP_convolution_coprocessor|CORE|memoryH|ROM_structure~7_combout  = (\IP_convolution_coprocessor|CORE|memoryH|ROM_structure~6_combout  & ((\IP_convolution_coprocessor|CORE|size_comp|LessThan0~1_combout  & 
// ((!\IP_convolution_coprocessor|CORE|i_minus_j|re_out[4]~8_combout ))) # (!\IP_convolution_coprocessor|CORE|size_comp|LessThan0~1_combout  & (!\IP_convolution_coprocessor|CORE|j_adder|Add0~3_combout ))))

	.dataa(\IP_convolution_coprocessor|CORE|memoryH|ROM_structure~6_combout ),
	.datab(\IP_convolution_coprocessor|CORE|j_adder|Add0~3_combout ),
	.datac(\IP_convolution_coprocessor|CORE|size_comp|LessThan0~1_combout ),
	.datad(\IP_convolution_coprocessor|CORE|i_minus_j|re_out[4]~8_combout ),
	.cin(gnd),
	.combout(\IP_convolution_coprocessor|CORE|memoryH|ROM_structure~7_combout ),
	.cout());
// synopsys translate_off
defparam \IP_convolution_coprocessor|CORE|memoryH|ROM_structure~7 .lut_mask = 16'h02A2;
defparam \IP_convolution_coprocessor|CORE|memoryH|ROM_structure~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y6_N10
fiftyfivenm_lcell_comb \IP_convolution_coprocessor|CORE|memoryH|ROM_structure~8 (
// Equation(s):
// \IP_convolution_coprocessor|CORE|memoryH|ROM_structure~8_combout  = (!\IP_convolution_coprocessor|CORE|memH_addr_mux|re_out[1]~17_combout  & (!\IP_convolution_coprocessor|CORE|memH_addr_mux|re_out[3]~16_combout  & 
// (\IP_convolution_coprocessor|CORE|memH_addr_mux|re_out[0]~18_combout  $ (\IP_convolution_coprocessor|CORE|memH_addr_mux|re_out[2]~19_combout ))))

	.dataa(\IP_convolution_coprocessor|CORE|memH_addr_mux|re_out[1]~17_combout ),
	.datab(\IP_convolution_coprocessor|CORE|memH_addr_mux|re_out[0]~18_combout ),
	.datac(\IP_convolution_coprocessor|CORE|memH_addr_mux|re_out[2]~19_combout ),
	.datad(\IP_convolution_coprocessor|CORE|memH_addr_mux|re_out[3]~16_combout ),
	.cin(gnd),
	.combout(\IP_convolution_coprocessor|CORE|memoryH|ROM_structure~8_combout ),
	.cout());
// synopsys translate_off
defparam \IP_convolution_coprocessor|CORE|memoryH|ROM_structure~8 .lut_mask = 16'h0014;
defparam \IP_convolution_coprocessor|CORE|memoryH|ROM_structure~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y6_N16
fiftyfivenm_lcell_comb \IP_convolution_coprocessor|CORE|memoryH|ROM_structure~9 (
// Equation(s):
// \IP_convolution_coprocessor|CORE|memoryH|ROM_structure~9_combout  = (\IP_convolution_coprocessor|CORE|memoryH|ROM_structure~8_combout  & ((\IP_convolution_coprocessor|CORE|size_comp|LessThan0~1_combout  & 
// ((!\IP_convolution_coprocessor|CORE|i_minus_j|re_out[4]~8_combout ))) # (!\IP_convolution_coprocessor|CORE|size_comp|LessThan0~1_combout  & (!\IP_convolution_coprocessor|CORE|j_adder|Add0~3_combout ))))

	.dataa(\IP_convolution_coprocessor|CORE|memoryH|ROM_structure~8_combout ),
	.datab(\IP_convolution_coprocessor|CORE|j_adder|Add0~3_combout ),
	.datac(\IP_convolution_coprocessor|CORE|size_comp|LessThan0~1_combout ),
	.datad(\IP_convolution_coprocessor|CORE|i_minus_j|re_out[4]~8_combout ),
	.cin(gnd),
	.combout(\IP_convolution_coprocessor|CORE|memoryH|ROM_structure~9_combout ),
	.cout());
// synopsys translate_off
defparam \IP_convolution_coprocessor|CORE|memoryH|ROM_structure~9 .lut_mask = 16'h02A2;
defparam \IP_convolution_coprocessor|CORE|memoryH|ROM_structure~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y6_N31
dffeas \IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\IPM|IPM_REG|regDataIn[0][0]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass [11]),
	.prn(vcc));
// synopsys translate_off
defparam \IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass[11] .is_wysiwyg = "true";
defparam \IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y6_N30
fiftyfivenm_lcell_comb \IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~4 (
// Equation(s):
// \IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~4_combout  = (\IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~3_combout  & (\IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass 
// [11])) # (!\IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~3_combout  & ((\IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0|auto_generated|ram_block1a0~portbdataout )))

	.dataa(\IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~3_combout ),
	.datab(gnd),
	.datac(\IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass [11]),
	.datad(\IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0|auto_generated|ram_block1a0~portbdataout ),
	.cin(gnd),
	.combout(\IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~4_combout ),
	.cout());
// synopsys translate_off
defparam \IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~4 .lut_mask = 16'hF5A0;
defparam \IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: DSPMULT_X28_Y6_N0
fiftyfivenm_mac_mult \IP_convolution_coprocessor|CORE|currentZ_mult|Mult0|auto_generated|mac_mult1 (
	.signa(vcc),
	.signb(vcc),
	.clk(\clk~inputclkctrl_outclk ),
	.aclr(gnd),
	.ena(vcc),
	.dataa({\IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~11_combout ,\IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~10_combout ,\IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~9_combout ,
\IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~8_combout ,\IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~7_combout ,\IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~6_combout ,
\IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~5_combout ,\IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~4_combout ,gnd}),
	.datab({gnd,\IP_convolution_coprocessor|CORE|memoryH|ROM_structure~9_combout ,\IP_convolution_coprocessor|CORE|memoryH|ROM_structure~7_combout ,\IP_convolution_coprocessor|CORE|memoryH|ROM_structure~5_combout ,
\IP_convolution_coprocessor|CORE|memoryH|ROM_structure~4_combout ,\IP_convolution_coprocessor|CORE|memoryH|ROM_structure~3_combout ,\IP_convolution_coprocessor|CORE|memoryH|ROM_structure~1_combout ,gnd,gnd}),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\IP_convolution_coprocessor|CORE|currentZ_mult|Mult0|auto_generated|mac_mult1_DATAOUT_bus ));
// synopsys translate_off
defparam \IP_convolution_coprocessor|CORE|currentZ_mult|Mult0|auto_generated|mac_mult1 .dataa_clock = "none";
defparam \IP_convolution_coprocessor|CORE|currentZ_mult|Mult0|auto_generated|mac_mult1 .dataa_width = 9;
defparam \IP_convolution_coprocessor|CORE|currentZ_mult|Mult0|auto_generated|mac_mult1 .datab_clock = "0";
defparam \IP_convolution_coprocessor|CORE|currentZ_mult|Mult0|auto_generated|mac_mult1 .datab_width = 9;
defparam \IP_convolution_coprocessor|CORE|currentZ_mult|Mult0|auto_generated|mac_mult1 .signa_clock = "none";
defparam \IP_convolution_coprocessor|CORE|currentZ_mult|Mult0|auto_generated|mac_mult1 .signb_clock = "none";
// synopsys translate_on

// Location: DSPOUT_X28_Y6_N2
fiftyfivenm_mac_out \IP_convolution_coprocessor|CORE|currentZ_mult|Mult0|auto_generated|mac_out2 (
	.clk(gnd),
	.aclr(gnd),
	.ena(vcc),
	.dataa({\IP_convolution_coprocessor|CORE|currentZ_mult|Mult0|auto_generated|mac_mult1~DATAOUT14 ,\IP_convolution_coprocessor|CORE|currentZ_mult|Mult0|auto_generated|mac_mult1~DATAOUT13 ,
\IP_convolution_coprocessor|CORE|currentZ_mult|Mult0|auto_generated|mac_mult1~DATAOUT12 ,\IP_convolution_coprocessor|CORE|currentZ_mult|Mult0|auto_generated|mac_mult1~DATAOUT11 ,
\IP_convolution_coprocessor|CORE|currentZ_mult|Mult0|auto_generated|mac_mult1~DATAOUT10 ,\IP_convolution_coprocessor|CORE|currentZ_mult|Mult0|auto_generated|mac_mult1~DATAOUT9 ,
\IP_convolution_coprocessor|CORE|currentZ_mult|Mult0|auto_generated|mac_mult1~DATAOUT8 ,\IP_convolution_coprocessor|CORE|currentZ_mult|Mult0|auto_generated|mac_mult1~DATAOUT7 ,
\IP_convolution_coprocessor|CORE|currentZ_mult|Mult0|auto_generated|mac_mult1~DATAOUT6 ,\IP_convolution_coprocessor|CORE|currentZ_mult|Mult0|auto_generated|mac_mult1~DATAOUT5 ,
\IP_convolution_coprocessor|CORE|currentZ_mult|Mult0|auto_generated|mac_mult1~DATAOUT4 ,\IP_convolution_coprocessor|CORE|currentZ_mult|Mult0|auto_generated|mac_mult1~DATAOUT3 ,
\IP_convolution_coprocessor|CORE|currentZ_mult|Mult0|auto_generated|mac_mult1~DATAOUT2 ,\IP_convolution_coprocessor|CORE|currentZ_mult|Mult0|auto_generated|mac_mult1~DATAOUT1 ,
\IP_convolution_coprocessor|CORE|currentZ_mult|Mult0|auto_generated|mac_mult1~dataout ,\IP_convolution_coprocessor|CORE|currentZ_mult|Mult0|auto_generated|mac_mult1~2 ,\IP_convolution_coprocessor|CORE|currentZ_mult|Mult0|auto_generated|mac_mult1~1 ,
\IP_convolution_coprocessor|CORE|currentZ_mult|Mult0|auto_generated|mac_mult1~0 }),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\IP_convolution_coprocessor|CORE|currentZ_mult|Mult0|auto_generated|mac_out2_DATAOUT_bus ));
// synopsys translate_off
defparam \IP_convolution_coprocessor|CORE|currentZ_mult|Mult0|auto_generated|mac_out2 .dataa_width = 18;
defparam \IP_convolution_coprocessor|CORE|currentZ_mult|Mult0|auto_generated|mac_out2 .output_clock = "none";
// synopsys translate_on

// Location: LCCOMB_X27_Y6_N0
fiftyfivenm_lcell_comb \IP_convolution_coprocessor|CORE|currentZ_reg|data_o[0]~16 (
// Equation(s):
// \IP_convolution_coprocessor|CORE|currentZ_reg|data_o[0]~16_combout  = (\IP_convolution_coprocessor|CORE|currentZ_reg|data_o [0] & (\IP_convolution_coprocessor|CORE|currentZ_mult|Mult0|auto_generated|mac_out2~dataout  $ (VCC))) # 
// (!\IP_convolution_coprocessor|CORE|currentZ_reg|data_o [0] & (\IP_convolution_coprocessor|CORE|currentZ_mult|Mult0|auto_generated|mac_out2~dataout  & VCC))
// \IP_convolution_coprocessor|CORE|currentZ_reg|data_o[0]~17  = CARRY((\IP_convolution_coprocessor|CORE|currentZ_reg|data_o [0] & \IP_convolution_coprocessor|CORE|currentZ_mult|Mult0|auto_generated|mac_out2~dataout ))

	.dataa(\IP_convolution_coprocessor|CORE|currentZ_reg|data_o [0]),
	.datab(\IP_convolution_coprocessor|CORE|currentZ_mult|Mult0|auto_generated|mac_out2~dataout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\IP_convolution_coprocessor|CORE|currentZ_reg|data_o[0]~16_combout ),
	.cout(\IP_convolution_coprocessor|CORE|currentZ_reg|data_o[0]~17 ));
// synopsys translate_off
defparam \IP_convolution_coprocessor|CORE|currentZ_reg|data_o[0]~16 .lut_mask = 16'h6688;
defparam \IP_convolution_coprocessor|CORE|currentZ_reg|data_o[0]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y6_N8
fiftyfivenm_lcell_comb \IP_convolution_coprocessor|CORE|currentZ_reg|data_o[12]~34 (
// Equation(s):
// \IP_convolution_coprocessor|CORE|currentZ_reg|data_o[12]~34_combout  = (\IP_convolution_coprocessor|CORE|FSM|sel_j~q ) # (\IP_convolution_coprocessor|CORE|FSM|currentZ_en~q )

	.dataa(gnd),
	.datab(\IP_convolution_coprocessor|CORE|FSM|sel_j~q ),
	.datac(gnd),
	.datad(\IP_convolution_coprocessor|CORE|FSM|currentZ_en~q ),
	.cin(gnd),
	.combout(\IP_convolution_coprocessor|CORE|currentZ_reg|data_o[12]~34_combout ),
	.cout());
// synopsys translate_off
defparam \IP_convolution_coprocessor|CORE|currentZ_reg|data_o[12]~34 .lut_mask = 16'hFFCC;
defparam \IP_convolution_coprocessor|CORE|currentZ_reg|data_o[12]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y6_N1
dffeas \IP_convolution_coprocessor|CORE|currentZ_reg|data_o[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\IP_convolution_coprocessor|CORE|currentZ_reg|data_o[0]~16_combout ),
	.asdata(vcc),
	.clrn(!\wireReset~clkctrl_outclk ),
	.aload(gnd),
	.sclr(!\IP_convolution_coprocessor|CORE|FSM|currentZ_en~q ),
	.sload(gnd),
	.ena(\IP_convolution_coprocessor|CORE|currentZ_reg|data_o[12]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IP_convolution_coprocessor|CORE|currentZ_reg|data_o [0]),
	.prn(vcc));
// synopsys translate_off
defparam \IP_convolution_coprocessor|CORE|currentZ_reg|data_o[0] .is_wysiwyg = "true";
defparam \IP_convolution_coprocessor|CORE|currentZ_reg|data_o[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y5_N8
fiftyfivenm_lcell_comb \IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|regRdAddrMemOut[0][0]~6 (
// Equation(s):
// \IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|regRdAddrMemOut[0][0]~6_combout  = \IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|regRdAddrMemOut[0][0]~q  $ (VCC)
// \IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|regRdAddrMemOut[0][0]~7  = CARRY(\IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|regRdAddrMemOut[0][0]~q )

	.dataa(gnd),
	.datab(\IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|regRdAddrMemOut[0][0]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|regRdAddrMemOut[0][0]~6_combout ),
	.cout(\IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|regRdAddrMemOut[0][0]~7 ));
// synopsys translate_off
defparam \IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|regRdAddrMemOut[0][0]~6 .lut_mask = 16'h33CC;
defparam \IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|regRdAddrMemOut[0][0]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y4_N0
fiftyfivenm_lcell_comb \IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|Equal4~0 (
// Equation(s):
// \IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|Equal4~0_combout  = (!\IPM|IPM_REG|regConf [3] & (\IPM|IPM_REG|regConf [1] & (!\IPM|IPM_REG|regConf [4] & !\IPM|IPM_REG|regConf [2])))

	.dataa(\IPM|IPM_REG|regConf [3]),
	.datab(\IPM|IPM_REG|regConf [1]),
	.datac(\IPM|IPM_REG|regConf [4]),
	.datad(\IPM|IPM_REG|regConf [2]),
	.cin(gnd),
	.combout(\IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|Equal4~0_combout ),
	.cout());
// synopsys translate_off
defparam \IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|Equal4~0 .lut_mask = 16'h0004;
defparam \IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|Equal4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y5_N0
fiftyfivenm_lcell_comb \IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|always0~1 (
// Equation(s):
// \IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|always0~1_combout  = (\IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|Equal4~0_combout  & (\IPM|IPM_REG|regWRIP~q  & \IPM|IPM_REG|regConf [0]))

	.dataa(gnd),
	.datab(\IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|Equal4~0_combout ),
	.datac(\IPM|IPM_REG|regWRIP~q ),
	.datad(\IPM|IPM_REG|regConf [0]),
	.cin(gnd),
	.combout(\IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|always0~1_combout ),
	.cout());
// synopsys translate_off
defparam \IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|always0~1 .lut_mask = 16'hC000;
defparam \IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|always0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y4_N31
dffeas \IPM|IPM_REG|regCtrl[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataMCU[0]~input_o ),
	.clrn(!\wireReset~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\IPM|IPM_REG|always3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IPM|IPM_REG|regCtrl [0]),
	.prn(vcc));
// synopsys translate_off
defparam \IPM|IPM_REG|regCtrl[0] .is_wysiwyg = "true";
defparam \IPM|IPM_REG|regCtrl[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y5_N14
fiftyfivenm_lcell_comb \IPM|IPM_REG|edge_mem_rd[0]~feeder (
// Equation(s):
// \IPM|IPM_REG|edge_mem_rd[0]~feeder_combout  = \IPM|IPM_REG|regCtrl [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\IPM|IPM_REG|regCtrl [0]),
	.cin(gnd),
	.combout(\IPM|IPM_REG|edge_mem_rd[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \IPM|IPM_REG|edge_mem_rd[0]~feeder .lut_mask = 16'hFF00;
defparam \IPM|IPM_REG|edge_mem_rd[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y5_N15
dffeas \IPM|IPM_REG|edge_mem_rd[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\IPM|IPM_REG|edge_mem_rd[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\wireReset~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IPM|IPM_REG|edge_mem_rd [0]),
	.prn(vcc));
// synopsys translate_off
defparam \IPM|IPM_REG|edge_mem_rd[0] .is_wysiwyg = "true";
defparam \IPM|IPM_REG|edge_mem_rd[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y5_N25
dffeas \IPM|IPM_REG|edge_mem_rd[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\IPM|IPM_REG|edge_mem_rd [0]),
	.clrn(!\wireReset~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IPM|IPM_REG|edge_mem_rd [1]),
	.prn(vcc));
// synopsys translate_off
defparam \IPM|IPM_REG|edge_mem_rd[1] .is_wysiwyg = "true";
defparam \IPM|IPM_REG|edge_mem_rd[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y5_N8
fiftyfivenm_lcell_comb \IPM|IPM_REG|edge_mem_rd[2]~feeder (
// Equation(s):
// \IPM|IPM_REG|edge_mem_rd[2]~feeder_combout  = \IPM|IPM_REG|edge_mem_rd [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\IPM|IPM_REG|edge_mem_rd [1]),
	.cin(gnd),
	.combout(\IPM|IPM_REG|edge_mem_rd[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \IPM|IPM_REG|edge_mem_rd[2]~feeder .lut_mask = 16'hFF00;
defparam \IPM|IPM_REG|edge_mem_rd[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y5_N9
dffeas \IPM|IPM_REG|edge_mem_rd[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\IPM|IPM_REG|edge_mem_rd[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\wireReset~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IPM|IPM_REG|edge_mem_rd [2]),
	.prn(vcc));
// synopsys translate_off
defparam \IPM|IPM_REG|edge_mem_rd[2] .is_wysiwyg = "true";
defparam \IPM|IPM_REG|edge_mem_rd[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y5_N6
fiftyfivenm_lcell_comb \IPM|IPM_REG|regRDIP~0 (
// Equation(s):
// \IPM|IPM_REG|regRDIP~0_combout  = (!\IPM|IPM_REG|edge_mem_rd [2] & \IPM|IPM_REG|edge_mem_rd [1])

	.dataa(gnd),
	.datab(gnd),
	.datac(\IPM|IPM_REG|edge_mem_rd [2]),
	.datad(\IPM|IPM_REG|edge_mem_rd [1]),
	.cin(gnd),
	.combout(\IPM|IPM_REG|regRDIP~0_combout ),
	.cout());
// synopsys translate_off
defparam \IPM|IPM_REG|regRDIP~0 .lut_mask = 16'h0F00;
defparam \IPM|IPM_REG|regRDIP~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y5_N7
dffeas \IPM|IPM_REG|regRDIP (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\IPM|IPM_REG|regRDIP~0_combout ),
	.asdata(vcc),
	.clrn(!\wireReset~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IPM|IPM_REG|regRDIP~q ),
	.prn(vcc));
// synopsys translate_off
defparam \IPM|IPM_REG|regRDIP .is_wysiwyg = "true";
defparam \IPM|IPM_REG|regRDIP .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y5_N24
fiftyfivenm_lcell_comb \IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|regRdAddrMemOut[0][13]~8 (
// Equation(s):
// \IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|regRdAddrMemOut[0][13]~8_combout  = (\IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|Equal4~0_combout  & ((\IPM|IPM_REG|regConf [0] & (\IPM|IPM_REG|regWRIP~q )) # (!\IPM|IPM_REG|regConf [0] & 
// ((\IPM|IPM_REG|regRDIP~q )))))

	.dataa(\IPM|IPM_REG|regConf [0]),
	.datab(\IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|Equal4~0_combout ),
	.datac(\IPM|IPM_REG|regWRIP~q ),
	.datad(\IPM|IPM_REG|regRDIP~q ),
	.cin(gnd),
	.combout(\IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|regRdAddrMemOut[0][13]~8_combout ),
	.cout());
// synopsys translate_off
defparam \IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|regRdAddrMemOut[0][13]~8 .lut_mask = 16'hC480;
defparam \IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|regRdAddrMemOut[0][13]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y5_N9
dffeas \IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|regRdAddrMemOut[0][0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|regRdAddrMemOut[0][0]~6_combout ),
	.asdata(\IPM|IPM_REG|regDataIn[0][0]~q ),
	.clrn(!\wireReset~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|always0~1_combout ),
	.ena(\IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|regRdAddrMemOut[0][13]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|regRdAddrMemOut[0][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|regRdAddrMemOut[0][0] .is_wysiwyg = "true";
defparam \IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|regRdAddrMemOut[0][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y5_N10
fiftyfivenm_lcell_comb \IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|regRdAddrMemOut[0][1]~9 (
// Equation(s):
// \IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|regRdAddrMemOut[0][1]~9_combout  = (\IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|regRdAddrMemOut[0][1]~q  & (!\IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|regRdAddrMemOut[0][0]~7 )) # 
// (!\IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|regRdAddrMemOut[0][1]~q  & ((\IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|regRdAddrMemOut[0][0]~7 ) # (GND)))
// \IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|regRdAddrMemOut[0][1]~10  = CARRY((!\IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|regRdAddrMemOut[0][0]~7 ) # (!\IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|regRdAddrMemOut[0][1]~q ))

	.dataa(\IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|regRdAddrMemOut[0][1]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|regRdAddrMemOut[0][0]~7 ),
	.combout(\IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|regRdAddrMemOut[0][1]~9_combout ),
	.cout(\IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|regRdAddrMemOut[0][1]~10 ));
// synopsys translate_off
defparam \IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|regRdAddrMemOut[0][1]~9 .lut_mask = 16'h5A5F;
defparam \IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|regRdAddrMemOut[0][1]~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X36_Y5_N11
dffeas \IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|regRdAddrMemOut[0][1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|regRdAddrMemOut[0][1]~9_combout ),
	.asdata(\IPM|IPM_REG|regDataIn[0][1]~q ),
	.clrn(!\wireReset~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|always0~1_combout ),
	.ena(\IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|regRdAddrMemOut[0][13]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|regRdAddrMemOut[0][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|regRdAddrMemOut[0][1] .is_wysiwyg = "true";
defparam \IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|regRdAddrMemOut[0][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y5_N12
fiftyfivenm_lcell_comb \IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|regRdAddrMemOut[0][2]~11 (
// Equation(s):
// \IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|regRdAddrMemOut[0][2]~11_combout  = (\IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|regRdAddrMemOut[0][2]~q  & (\IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|regRdAddrMemOut[0][1]~10  $ (GND))) # 
// (!\IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|regRdAddrMemOut[0][2]~q  & (!\IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|regRdAddrMemOut[0][1]~10  & VCC))
// \IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|regRdAddrMemOut[0][2]~12  = CARRY((\IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|regRdAddrMemOut[0][2]~q  & !\IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|regRdAddrMemOut[0][1]~10 ))

	.dataa(\IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|regRdAddrMemOut[0][2]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|regRdAddrMemOut[0][1]~10 ),
	.combout(\IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|regRdAddrMemOut[0][2]~11_combout ),
	.cout(\IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|regRdAddrMemOut[0][2]~12 ));
// synopsys translate_off
defparam \IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|regRdAddrMemOut[0][2]~11 .lut_mask = 16'hA50A;
defparam \IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|regRdAddrMemOut[0][2]~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X36_Y5_N13
dffeas \IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|regRdAddrMemOut[0][2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|regRdAddrMemOut[0][2]~11_combout ),
	.asdata(\IPM|IPM_REG|regDataIn[0][2]~q ),
	.clrn(!\wireReset~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|always0~1_combout ),
	.ena(\IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|regRdAddrMemOut[0][13]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|regRdAddrMemOut[0][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|regRdAddrMemOut[0][2] .is_wysiwyg = "true";
defparam \IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|regRdAddrMemOut[0][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y5_N14
fiftyfivenm_lcell_comb \IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|regRdAddrMemOut[0][3]~13 (
// Equation(s):
// \IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|regRdAddrMemOut[0][3]~13_combout  = (\IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|regRdAddrMemOut[0][3]~q  & (!\IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|regRdAddrMemOut[0][2]~12 )) # 
// (!\IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|regRdAddrMemOut[0][3]~q  & ((\IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|regRdAddrMemOut[0][2]~12 ) # (GND)))
// \IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|regRdAddrMemOut[0][3]~14  = CARRY((!\IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|regRdAddrMemOut[0][2]~12 ) # (!\IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|regRdAddrMemOut[0][3]~q ))

	.dataa(gnd),
	.datab(\IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|regRdAddrMemOut[0][3]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|regRdAddrMemOut[0][2]~12 ),
	.combout(\IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|regRdAddrMemOut[0][3]~13_combout ),
	.cout(\IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|regRdAddrMemOut[0][3]~14 ));
// synopsys translate_off
defparam \IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|regRdAddrMemOut[0][3]~13 .lut_mask = 16'h3C3F;
defparam \IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|regRdAddrMemOut[0][3]~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X36_Y5_N15
dffeas \IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|regRdAddrMemOut[0][3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|regRdAddrMemOut[0][3]~13_combout ),
	.asdata(\IPM|IPM_REG|regDataIn[0][3]~q ),
	.clrn(!\wireReset~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|always0~1_combout ),
	.ena(\IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|regRdAddrMemOut[0][13]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|regRdAddrMemOut[0][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|regRdAddrMemOut[0][3] .is_wysiwyg = "true";
defparam \IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|regRdAddrMemOut[0][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y5_N16
fiftyfivenm_lcell_comb \IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|regRdAddrMemOut[0][4]~15 (
// Equation(s):
// \IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|regRdAddrMemOut[0][4]~15_combout  = (\IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|regRdAddrMemOut[0][4]~q  & (\IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|regRdAddrMemOut[0][3]~14  $ (GND))) # 
// (!\IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|regRdAddrMemOut[0][4]~q  & (!\IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|regRdAddrMemOut[0][3]~14  & VCC))
// \IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|regRdAddrMemOut[0][4]~16  = CARRY((\IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|regRdAddrMemOut[0][4]~q  & !\IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|regRdAddrMemOut[0][3]~14 ))

	.dataa(gnd),
	.datab(\IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|regRdAddrMemOut[0][4]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|regRdAddrMemOut[0][3]~14 ),
	.combout(\IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|regRdAddrMemOut[0][4]~15_combout ),
	.cout(\IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|regRdAddrMemOut[0][4]~16 ));
// synopsys translate_off
defparam \IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|regRdAddrMemOut[0][4]~15 .lut_mask = 16'hC30C;
defparam \IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|regRdAddrMemOut[0][4]~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X36_Y5_N17
dffeas \IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|regRdAddrMemOut[0][4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|regRdAddrMemOut[0][4]~15_combout ),
	.asdata(\IPM|IPM_REG|regDataIn[0][4]~q ),
	.clrn(!\wireReset~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|always0~1_combout ),
	.ena(\IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|regRdAddrMemOut[0][13]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|regRdAddrMemOut[0][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|regRdAddrMemOut[0][4] .is_wysiwyg = "true";
defparam \IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|regRdAddrMemOut[0][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y5_N18
fiftyfivenm_lcell_comb \IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|regRdAddrMemOut[0][5]~17 (
// Equation(s):
// \IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|regRdAddrMemOut[0][5]~17_combout  = \IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|regRdAddrMemOut[0][4]~16  $ (\IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|regRdAddrMemOut[0][5]~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|regRdAddrMemOut[0][5]~q ),
	.cin(\IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|regRdAddrMemOut[0][4]~16 ),
	.combout(\IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|regRdAddrMemOut[0][5]~17_combout ),
	.cout());
// synopsys translate_off
defparam \IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|regRdAddrMemOut[0][5]~17 .lut_mask = 16'h0FF0;
defparam \IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|regRdAddrMemOut[0][5]~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X36_Y5_N19
dffeas \IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|regRdAddrMemOut[0][5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|regRdAddrMemOut[0][5]~17_combout ),
	.asdata(\IPM|IPM_REG|regDataIn[0][5]~q ),
	.clrn(!\wireReset~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|always0~1_combout ),
	.ena(\IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|regRdAddrMemOut[0][13]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|regRdAddrMemOut[0][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|regRdAddrMemOut[0][5] .is_wysiwyg = "true";
defparam \IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|regRdAddrMemOut[0][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y6_N2
fiftyfivenm_lcell_comb \IP_convolution_coprocessor|CORE|currentZ_reg|data_o[1]~18 (
// Equation(s):
// \IP_convolution_coprocessor|CORE|currentZ_reg|data_o[1]~18_combout  = (\IP_convolution_coprocessor|CORE|currentZ_mult|Mult0|auto_generated|mac_out2~DATAOUT1  & ((\IP_convolution_coprocessor|CORE|currentZ_reg|data_o [1] & 
// (\IP_convolution_coprocessor|CORE|currentZ_reg|data_o[0]~17  & VCC)) # (!\IP_convolution_coprocessor|CORE|currentZ_reg|data_o [1] & (!\IP_convolution_coprocessor|CORE|currentZ_reg|data_o[0]~17 )))) # 
// (!\IP_convolution_coprocessor|CORE|currentZ_mult|Mult0|auto_generated|mac_out2~DATAOUT1  & ((\IP_convolution_coprocessor|CORE|currentZ_reg|data_o [1] & (!\IP_convolution_coprocessor|CORE|currentZ_reg|data_o[0]~17 )) # 
// (!\IP_convolution_coprocessor|CORE|currentZ_reg|data_o [1] & ((\IP_convolution_coprocessor|CORE|currentZ_reg|data_o[0]~17 ) # (GND)))))
// \IP_convolution_coprocessor|CORE|currentZ_reg|data_o[1]~19  = CARRY((\IP_convolution_coprocessor|CORE|currentZ_mult|Mult0|auto_generated|mac_out2~DATAOUT1  & (!\IP_convolution_coprocessor|CORE|currentZ_reg|data_o [1] & 
// !\IP_convolution_coprocessor|CORE|currentZ_reg|data_o[0]~17 )) # (!\IP_convolution_coprocessor|CORE|currentZ_mult|Mult0|auto_generated|mac_out2~DATAOUT1  & ((!\IP_convolution_coprocessor|CORE|currentZ_reg|data_o[0]~17 ) # 
// (!\IP_convolution_coprocessor|CORE|currentZ_reg|data_o [1]))))

	.dataa(\IP_convolution_coprocessor|CORE|currentZ_mult|Mult0|auto_generated|mac_out2~DATAOUT1 ),
	.datab(\IP_convolution_coprocessor|CORE|currentZ_reg|data_o [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\IP_convolution_coprocessor|CORE|currentZ_reg|data_o[0]~17 ),
	.combout(\IP_convolution_coprocessor|CORE|currentZ_reg|data_o[1]~18_combout ),
	.cout(\IP_convolution_coprocessor|CORE|currentZ_reg|data_o[1]~19 ));
// synopsys translate_off
defparam \IP_convolution_coprocessor|CORE|currentZ_reg|data_o[1]~18 .lut_mask = 16'h9617;
defparam \IP_convolution_coprocessor|CORE|currentZ_reg|data_o[1]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X27_Y6_N3
dffeas \IP_convolution_coprocessor|CORE|currentZ_reg|data_o[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\IP_convolution_coprocessor|CORE|currentZ_reg|data_o[1]~18_combout ),
	.asdata(vcc),
	.clrn(!\wireReset~clkctrl_outclk ),
	.aload(gnd),
	.sclr(!\IP_convolution_coprocessor|CORE|FSM|currentZ_en~q ),
	.sload(gnd),
	.ena(\IP_convolution_coprocessor|CORE|currentZ_reg|data_o[12]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IP_convolution_coprocessor|CORE|currentZ_reg|data_o [1]),
	.prn(vcc));
// synopsys translate_off
defparam \IP_convolution_coprocessor|CORE|currentZ_reg|data_o[1] .is_wysiwyg = "true";
defparam \IP_convolution_coprocessor|CORE|currentZ_reg|data_o[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y6_N4
fiftyfivenm_lcell_comb \IP_convolution_coprocessor|CORE|currentZ_reg|data_o[2]~20 (
// Equation(s):
// \IP_convolution_coprocessor|CORE|currentZ_reg|data_o[2]~20_combout  = ((\IP_convolution_coprocessor|CORE|currentZ_reg|data_o [2] $ (\IP_convolution_coprocessor|CORE|currentZ_mult|Mult0|auto_generated|mac_out2~DATAOUT2  $ 
// (!\IP_convolution_coprocessor|CORE|currentZ_reg|data_o[1]~19 )))) # (GND)
// \IP_convolution_coprocessor|CORE|currentZ_reg|data_o[2]~21  = CARRY((\IP_convolution_coprocessor|CORE|currentZ_reg|data_o [2] & ((\IP_convolution_coprocessor|CORE|currentZ_mult|Mult0|auto_generated|mac_out2~DATAOUT2 ) # 
// (!\IP_convolution_coprocessor|CORE|currentZ_reg|data_o[1]~19 ))) # (!\IP_convolution_coprocessor|CORE|currentZ_reg|data_o [2] & (\IP_convolution_coprocessor|CORE|currentZ_mult|Mult0|auto_generated|mac_out2~DATAOUT2  & 
// !\IP_convolution_coprocessor|CORE|currentZ_reg|data_o[1]~19 )))

	.dataa(\IP_convolution_coprocessor|CORE|currentZ_reg|data_o [2]),
	.datab(\IP_convolution_coprocessor|CORE|currentZ_mult|Mult0|auto_generated|mac_out2~DATAOUT2 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\IP_convolution_coprocessor|CORE|currentZ_reg|data_o[1]~19 ),
	.combout(\IP_convolution_coprocessor|CORE|currentZ_reg|data_o[2]~20_combout ),
	.cout(\IP_convolution_coprocessor|CORE|currentZ_reg|data_o[2]~21 ));
// synopsys translate_off
defparam \IP_convolution_coprocessor|CORE|currentZ_reg|data_o[2]~20 .lut_mask = 16'h698E;
defparam \IP_convolution_coprocessor|CORE|currentZ_reg|data_o[2]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X27_Y6_N5
dffeas \IP_convolution_coprocessor|CORE|currentZ_reg|data_o[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\IP_convolution_coprocessor|CORE|currentZ_reg|data_o[2]~20_combout ),
	.asdata(vcc),
	.clrn(!\wireReset~clkctrl_outclk ),
	.aload(gnd),
	.sclr(!\IP_convolution_coprocessor|CORE|FSM|currentZ_en~q ),
	.sload(gnd),
	.ena(\IP_convolution_coprocessor|CORE|currentZ_reg|data_o[12]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IP_convolution_coprocessor|CORE|currentZ_reg|data_o [2]),
	.prn(vcc));
// synopsys translate_off
defparam \IP_convolution_coprocessor|CORE|currentZ_reg|data_o[2] .is_wysiwyg = "true";
defparam \IP_convolution_coprocessor|CORE|currentZ_reg|data_o[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y6_N6
fiftyfivenm_lcell_comb \IP_convolution_coprocessor|CORE|currentZ_reg|data_o[3]~22 (
// Equation(s):
// \IP_convolution_coprocessor|CORE|currentZ_reg|data_o[3]~22_combout  = (\IP_convolution_coprocessor|CORE|currentZ_reg|data_o [3] & ((\IP_convolution_coprocessor|CORE|currentZ_mult|Mult0|auto_generated|mac_out2~DATAOUT3  & 
// (\IP_convolution_coprocessor|CORE|currentZ_reg|data_o[2]~21  & VCC)) # (!\IP_convolution_coprocessor|CORE|currentZ_mult|Mult0|auto_generated|mac_out2~DATAOUT3  & (!\IP_convolution_coprocessor|CORE|currentZ_reg|data_o[2]~21 )))) # 
// (!\IP_convolution_coprocessor|CORE|currentZ_reg|data_o [3] & ((\IP_convolution_coprocessor|CORE|currentZ_mult|Mult0|auto_generated|mac_out2~DATAOUT3  & (!\IP_convolution_coprocessor|CORE|currentZ_reg|data_o[2]~21 )) # 
// (!\IP_convolution_coprocessor|CORE|currentZ_mult|Mult0|auto_generated|mac_out2~DATAOUT3  & ((\IP_convolution_coprocessor|CORE|currentZ_reg|data_o[2]~21 ) # (GND)))))
// \IP_convolution_coprocessor|CORE|currentZ_reg|data_o[3]~23  = CARRY((\IP_convolution_coprocessor|CORE|currentZ_reg|data_o [3] & (!\IP_convolution_coprocessor|CORE|currentZ_mult|Mult0|auto_generated|mac_out2~DATAOUT3  & 
// !\IP_convolution_coprocessor|CORE|currentZ_reg|data_o[2]~21 )) # (!\IP_convolution_coprocessor|CORE|currentZ_reg|data_o [3] & ((!\IP_convolution_coprocessor|CORE|currentZ_reg|data_o[2]~21 ) # 
// (!\IP_convolution_coprocessor|CORE|currentZ_mult|Mult0|auto_generated|mac_out2~DATAOUT3 ))))

	.dataa(\IP_convolution_coprocessor|CORE|currentZ_reg|data_o [3]),
	.datab(\IP_convolution_coprocessor|CORE|currentZ_mult|Mult0|auto_generated|mac_out2~DATAOUT3 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\IP_convolution_coprocessor|CORE|currentZ_reg|data_o[2]~21 ),
	.combout(\IP_convolution_coprocessor|CORE|currentZ_reg|data_o[3]~22_combout ),
	.cout(\IP_convolution_coprocessor|CORE|currentZ_reg|data_o[3]~23 ));
// synopsys translate_off
defparam \IP_convolution_coprocessor|CORE|currentZ_reg|data_o[3]~22 .lut_mask = 16'h9617;
defparam \IP_convolution_coprocessor|CORE|currentZ_reg|data_o[3]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X27_Y6_N7
dffeas \IP_convolution_coprocessor|CORE|currentZ_reg|data_o[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\IP_convolution_coprocessor|CORE|currentZ_reg|data_o[3]~22_combout ),
	.asdata(vcc),
	.clrn(!\wireReset~clkctrl_outclk ),
	.aload(gnd),
	.sclr(!\IP_convolution_coprocessor|CORE|FSM|currentZ_en~q ),
	.sload(gnd),
	.ena(\IP_convolution_coprocessor|CORE|currentZ_reg|data_o[12]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IP_convolution_coprocessor|CORE|currentZ_reg|data_o [3]),
	.prn(vcc));
// synopsys translate_off
defparam \IP_convolution_coprocessor|CORE|currentZ_reg|data_o[3] .is_wysiwyg = "true";
defparam \IP_convolution_coprocessor|CORE|currentZ_reg|data_o[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y6_N8
fiftyfivenm_lcell_comb \IP_convolution_coprocessor|CORE|currentZ_reg|data_o[4]~24 (
// Equation(s):
// \IP_convolution_coprocessor|CORE|currentZ_reg|data_o[4]~24_combout  = ((\IP_convolution_coprocessor|CORE|currentZ_mult|Mult0|auto_generated|mac_out2~DATAOUT4  $ (\IP_convolution_coprocessor|CORE|currentZ_reg|data_o [4] $ 
// (!\IP_convolution_coprocessor|CORE|currentZ_reg|data_o[3]~23 )))) # (GND)
// \IP_convolution_coprocessor|CORE|currentZ_reg|data_o[4]~25  = CARRY((\IP_convolution_coprocessor|CORE|currentZ_mult|Mult0|auto_generated|mac_out2~DATAOUT4  & ((\IP_convolution_coprocessor|CORE|currentZ_reg|data_o [4]) # 
// (!\IP_convolution_coprocessor|CORE|currentZ_reg|data_o[3]~23 ))) # (!\IP_convolution_coprocessor|CORE|currentZ_mult|Mult0|auto_generated|mac_out2~DATAOUT4  & (\IP_convolution_coprocessor|CORE|currentZ_reg|data_o [4] & 
// !\IP_convolution_coprocessor|CORE|currentZ_reg|data_o[3]~23 )))

	.dataa(\IP_convolution_coprocessor|CORE|currentZ_mult|Mult0|auto_generated|mac_out2~DATAOUT4 ),
	.datab(\IP_convolution_coprocessor|CORE|currentZ_reg|data_o [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\IP_convolution_coprocessor|CORE|currentZ_reg|data_o[3]~23 ),
	.combout(\IP_convolution_coprocessor|CORE|currentZ_reg|data_o[4]~24_combout ),
	.cout(\IP_convolution_coprocessor|CORE|currentZ_reg|data_o[4]~25 ));
// synopsys translate_off
defparam \IP_convolution_coprocessor|CORE|currentZ_reg|data_o[4]~24 .lut_mask = 16'h698E;
defparam \IP_convolution_coprocessor|CORE|currentZ_reg|data_o[4]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X27_Y6_N9
dffeas \IP_convolution_coprocessor|CORE|currentZ_reg|data_o[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\IP_convolution_coprocessor|CORE|currentZ_reg|data_o[4]~24_combout ),
	.asdata(vcc),
	.clrn(!\wireReset~clkctrl_outclk ),
	.aload(gnd),
	.sclr(!\IP_convolution_coprocessor|CORE|FSM|currentZ_en~q ),
	.sload(gnd),
	.ena(\IP_convolution_coprocessor|CORE|currentZ_reg|data_o[12]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IP_convolution_coprocessor|CORE|currentZ_reg|data_o [4]),
	.prn(vcc));
// synopsys translate_off
defparam \IP_convolution_coprocessor|CORE|currentZ_reg|data_o[4] .is_wysiwyg = "true";
defparam \IP_convolution_coprocessor|CORE|currentZ_reg|data_o[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y6_N10
fiftyfivenm_lcell_comb \IP_convolution_coprocessor|CORE|currentZ_reg|data_o[5]~26 (
// Equation(s):
// \IP_convolution_coprocessor|CORE|currentZ_reg|data_o[5]~26_combout  = (\IP_convolution_coprocessor|CORE|currentZ_mult|Mult0|auto_generated|mac_out2~DATAOUT5  & ((\IP_convolution_coprocessor|CORE|currentZ_reg|data_o [5] & 
// (\IP_convolution_coprocessor|CORE|currentZ_reg|data_o[4]~25  & VCC)) # (!\IP_convolution_coprocessor|CORE|currentZ_reg|data_o [5] & (!\IP_convolution_coprocessor|CORE|currentZ_reg|data_o[4]~25 )))) # 
// (!\IP_convolution_coprocessor|CORE|currentZ_mult|Mult0|auto_generated|mac_out2~DATAOUT5  & ((\IP_convolution_coprocessor|CORE|currentZ_reg|data_o [5] & (!\IP_convolution_coprocessor|CORE|currentZ_reg|data_o[4]~25 )) # 
// (!\IP_convolution_coprocessor|CORE|currentZ_reg|data_o [5] & ((\IP_convolution_coprocessor|CORE|currentZ_reg|data_o[4]~25 ) # (GND)))))
// \IP_convolution_coprocessor|CORE|currentZ_reg|data_o[5]~27  = CARRY((\IP_convolution_coprocessor|CORE|currentZ_mult|Mult0|auto_generated|mac_out2~DATAOUT5  & (!\IP_convolution_coprocessor|CORE|currentZ_reg|data_o [5] & 
// !\IP_convolution_coprocessor|CORE|currentZ_reg|data_o[4]~25 )) # (!\IP_convolution_coprocessor|CORE|currentZ_mult|Mult0|auto_generated|mac_out2~DATAOUT5  & ((!\IP_convolution_coprocessor|CORE|currentZ_reg|data_o[4]~25 ) # 
// (!\IP_convolution_coprocessor|CORE|currentZ_reg|data_o [5]))))

	.dataa(\IP_convolution_coprocessor|CORE|currentZ_mult|Mult0|auto_generated|mac_out2~DATAOUT5 ),
	.datab(\IP_convolution_coprocessor|CORE|currentZ_reg|data_o [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\IP_convolution_coprocessor|CORE|currentZ_reg|data_o[4]~25 ),
	.combout(\IP_convolution_coprocessor|CORE|currentZ_reg|data_o[5]~26_combout ),
	.cout(\IP_convolution_coprocessor|CORE|currentZ_reg|data_o[5]~27 ));
// synopsys translate_off
defparam \IP_convolution_coprocessor|CORE|currentZ_reg|data_o[5]~26 .lut_mask = 16'h9617;
defparam \IP_convolution_coprocessor|CORE|currentZ_reg|data_o[5]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X27_Y6_N11
dffeas \IP_convolution_coprocessor|CORE|currentZ_reg|data_o[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\IP_convolution_coprocessor|CORE|currentZ_reg|data_o[5]~26_combout ),
	.asdata(vcc),
	.clrn(!\wireReset~clkctrl_outclk ),
	.aload(gnd),
	.sclr(!\IP_convolution_coprocessor|CORE|FSM|currentZ_en~q ),
	.sload(gnd),
	.ena(\IP_convolution_coprocessor|CORE|currentZ_reg|data_o[12]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IP_convolution_coprocessor|CORE|currentZ_reg|data_o [5]),
	.prn(vcc));
// synopsys translate_off
defparam \IP_convolution_coprocessor|CORE|currentZ_reg|data_o[5] .is_wysiwyg = "true";
defparam \IP_convolution_coprocessor|CORE|currentZ_reg|data_o[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y6_N12
fiftyfivenm_lcell_comb \IP_convolution_coprocessor|CORE|currentZ_reg|data_o[6]~28 (
// Equation(s):
// \IP_convolution_coprocessor|CORE|currentZ_reg|data_o[6]~28_combout  = ((\IP_convolution_coprocessor|CORE|currentZ_mult|Mult0|auto_generated|mac_out2~DATAOUT6  $ (\IP_convolution_coprocessor|CORE|currentZ_reg|data_o [6] $ 
// (!\IP_convolution_coprocessor|CORE|currentZ_reg|data_o[5]~27 )))) # (GND)
// \IP_convolution_coprocessor|CORE|currentZ_reg|data_o[6]~29  = CARRY((\IP_convolution_coprocessor|CORE|currentZ_mult|Mult0|auto_generated|mac_out2~DATAOUT6  & ((\IP_convolution_coprocessor|CORE|currentZ_reg|data_o [6]) # 
// (!\IP_convolution_coprocessor|CORE|currentZ_reg|data_o[5]~27 ))) # (!\IP_convolution_coprocessor|CORE|currentZ_mult|Mult0|auto_generated|mac_out2~DATAOUT6  & (\IP_convolution_coprocessor|CORE|currentZ_reg|data_o [6] & 
// !\IP_convolution_coprocessor|CORE|currentZ_reg|data_o[5]~27 )))

	.dataa(\IP_convolution_coprocessor|CORE|currentZ_mult|Mult0|auto_generated|mac_out2~DATAOUT6 ),
	.datab(\IP_convolution_coprocessor|CORE|currentZ_reg|data_o [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\IP_convolution_coprocessor|CORE|currentZ_reg|data_o[5]~27 ),
	.combout(\IP_convolution_coprocessor|CORE|currentZ_reg|data_o[6]~28_combout ),
	.cout(\IP_convolution_coprocessor|CORE|currentZ_reg|data_o[6]~29 ));
// synopsys translate_off
defparam \IP_convolution_coprocessor|CORE|currentZ_reg|data_o[6]~28 .lut_mask = 16'h698E;
defparam \IP_convolution_coprocessor|CORE|currentZ_reg|data_o[6]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X27_Y6_N13
dffeas \IP_convolution_coprocessor|CORE|currentZ_reg|data_o[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\IP_convolution_coprocessor|CORE|currentZ_reg|data_o[6]~28_combout ),
	.asdata(vcc),
	.clrn(!\wireReset~clkctrl_outclk ),
	.aload(gnd),
	.sclr(!\IP_convolution_coprocessor|CORE|FSM|currentZ_en~q ),
	.sload(gnd),
	.ena(\IP_convolution_coprocessor|CORE|currentZ_reg|data_o[12]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IP_convolution_coprocessor|CORE|currentZ_reg|data_o [6]),
	.prn(vcc));
// synopsys translate_off
defparam \IP_convolution_coprocessor|CORE|currentZ_reg|data_o[6] .is_wysiwyg = "true";
defparam \IP_convolution_coprocessor|CORE|currentZ_reg|data_o[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y6_N14
fiftyfivenm_lcell_comb \IP_convolution_coprocessor|CORE|currentZ_reg|data_o[7]~30 (
// Equation(s):
// \IP_convolution_coprocessor|CORE|currentZ_reg|data_o[7]~30_combout  = (\IP_convolution_coprocessor|CORE|currentZ_mult|Mult0|auto_generated|mac_out2~DATAOUT7  & ((\IP_convolution_coprocessor|CORE|currentZ_reg|data_o [7] & 
// (\IP_convolution_coprocessor|CORE|currentZ_reg|data_o[6]~29  & VCC)) # (!\IP_convolution_coprocessor|CORE|currentZ_reg|data_o [7] & (!\IP_convolution_coprocessor|CORE|currentZ_reg|data_o[6]~29 )))) # 
// (!\IP_convolution_coprocessor|CORE|currentZ_mult|Mult0|auto_generated|mac_out2~DATAOUT7  & ((\IP_convolution_coprocessor|CORE|currentZ_reg|data_o [7] & (!\IP_convolution_coprocessor|CORE|currentZ_reg|data_o[6]~29 )) # 
// (!\IP_convolution_coprocessor|CORE|currentZ_reg|data_o [7] & ((\IP_convolution_coprocessor|CORE|currentZ_reg|data_o[6]~29 ) # (GND)))))
// \IP_convolution_coprocessor|CORE|currentZ_reg|data_o[7]~31  = CARRY((\IP_convolution_coprocessor|CORE|currentZ_mult|Mult0|auto_generated|mac_out2~DATAOUT7  & (!\IP_convolution_coprocessor|CORE|currentZ_reg|data_o [7] & 
// !\IP_convolution_coprocessor|CORE|currentZ_reg|data_o[6]~29 )) # (!\IP_convolution_coprocessor|CORE|currentZ_mult|Mult0|auto_generated|mac_out2~DATAOUT7  & ((!\IP_convolution_coprocessor|CORE|currentZ_reg|data_o[6]~29 ) # 
// (!\IP_convolution_coprocessor|CORE|currentZ_reg|data_o [7]))))

	.dataa(\IP_convolution_coprocessor|CORE|currentZ_mult|Mult0|auto_generated|mac_out2~DATAOUT7 ),
	.datab(\IP_convolution_coprocessor|CORE|currentZ_reg|data_o [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\IP_convolution_coprocessor|CORE|currentZ_reg|data_o[6]~29 ),
	.combout(\IP_convolution_coprocessor|CORE|currentZ_reg|data_o[7]~30_combout ),
	.cout(\IP_convolution_coprocessor|CORE|currentZ_reg|data_o[7]~31 ));
// synopsys translate_off
defparam \IP_convolution_coprocessor|CORE|currentZ_reg|data_o[7]~30 .lut_mask = 16'h9617;
defparam \IP_convolution_coprocessor|CORE|currentZ_reg|data_o[7]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X27_Y6_N15
dffeas \IP_convolution_coprocessor|CORE|currentZ_reg|data_o[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\IP_convolution_coprocessor|CORE|currentZ_reg|data_o[7]~30_combout ),
	.asdata(vcc),
	.clrn(!\wireReset~clkctrl_outclk ),
	.aload(gnd),
	.sclr(!\IP_convolution_coprocessor|CORE|FSM|currentZ_en~q ),
	.sload(gnd),
	.ena(\IP_convolution_coprocessor|CORE|currentZ_reg|data_o[12]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IP_convolution_coprocessor|CORE|currentZ_reg|data_o [7]),
	.prn(vcc));
// synopsys translate_off
defparam \IP_convolution_coprocessor|CORE|currentZ_reg|data_o[7] .is_wysiwyg = "true";
defparam \IP_convolution_coprocessor|CORE|currentZ_reg|data_o[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y6_N16
fiftyfivenm_lcell_comb \IP_convolution_coprocessor|CORE|currentZ_reg|data_o[8]~32 (
// Equation(s):
// \IP_convolution_coprocessor|CORE|currentZ_reg|data_o[8]~32_combout  = ((\IP_convolution_coprocessor|CORE|currentZ_mult|Mult0|auto_generated|mac_out2~DATAOUT8  $ (\IP_convolution_coprocessor|CORE|currentZ_reg|data_o [8] $ 
// (!\IP_convolution_coprocessor|CORE|currentZ_reg|data_o[7]~31 )))) # (GND)
// \IP_convolution_coprocessor|CORE|currentZ_reg|data_o[8]~33  = CARRY((\IP_convolution_coprocessor|CORE|currentZ_mult|Mult0|auto_generated|mac_out2~DATAOUT8  & ((\IP_convolution_coprocessor|CORE|currentZ_reg|data_o [8]) # 
// (!\IP_convolution_coprocessor|CORE|currentZ_reg|data_o[7]~31 ))) # (!\IP_convolution_coprocessor|CORE|currentZ_mult|Mult0|auto_generated|mac_out2~DATAOUT8  & (\IP_convolution_coprocessor|CORE|currentZ_reg|data_o [8] & 
// !\IP_convolution_coprocessor|CORE|currentZ_reg|data_o[7]~31 )))

	.dataa(\IP_convolution_coprocessor|CORE|currentZ_mult|Mult0|auto_generated|mac_out2~DATAOUT8 ),
	.datab(\IP_convolution_coprocessor|CORE|currentZ_reg|data_o [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\IP_convolution_coprocessor|CORE|currentZ_reg|data_o[7]~31 ),
	.combout(\IP_convolution_coprocessor|CORE|currentZ_reg|data_o[8]~32_combout ),
	.cout(\IP_convolution_coprocessor|CORE|currentZ_reg|data_o[8]~33 ));
// synopsys translate_off
defparam \IP_convolution_coprocessor|CORE|currentZ_reg|data_o[8]~32 .lut_mask = 16'h698E;
defparam \IP_convolution_coprocessor|CORE|currentZ_reg|data_o[8]~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X27_Y6_N17
dffeas \IP_convolution_coprocessor|CORE|currentZ_reg|data_o[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\IP_convolution_coprocessor|CORE|currentZ_reg|data_o[8]~32_combout ),
	.asdata(vcc),
	.clrn(!\wireReset~clkctrl_outclk ),
	.aload(gnd),
	.sclr(!\IP_convolution_coprocessor|CORE|FSM|currentZ_en~q ),
	.sload(gnd),
	.ena(\IP_convolution_coprocessor|CORE|currentZ_reg|data_o[12]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IP_convolution_coprocessor|CORE|currentZ_reg|data_o [8]),
	.prn(vcc));
// synopsys translate_off
defparam \IP_convolution_coprocessor|CORE|currentZ_reg|data_o[8] .is_wysiwyg = "true";
defparam \IP_convolution_coprocessor|CORE|currentZ_reg|data_o[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y6_N18
fiftyfivenm_lcell_comb \IP_convolution_coprocessor|CORE|currentZ_reg|data_o[9]~35 (
// Equation(s):
// \IP_convolution_coprocessor|CORE|currentZ_reg|data_o[9]~35_combout  = (\IP_convolution_coprocessor|CORE|currentZ_reg|data_o [9] & ((\IP_convolution_coprocessor|CORE|currentZ_mult|Mult0|auto_generated|mac_out2~DATAOUT9  & 
// (\IP_convolution_coprocessor|CORE|currentZ_reg|data_o[8]~33  & VCC)) # (!\IP_convolution_coprocessor|CORE|currentZ_mult|Mult0|auto_generated|mac_out2~DATAOUT9  & (!\IP_convolution_coprocessor|CORE|currentZ_reg|data_o[8]~33 )))) # 
// (!\IP_convolution_coprocessor|CORE|currentZ_reg|data_o [9] & ((\IP_convolution_coprocessor|CORE|currentZ_mult|Mult0|auto_generated|mac_out2~DATAOUT9  & (!\IP_convolution_coprocessor|CORE|currentZ_reg|data_o[8]~33 )) # 
// (!\IP_convolution_coprocessor|CORE|currentZ_mult|Mult0|auto_generated|mac_out2~DATAOUT9  & ((\IP_convolution_coprocessor|CORE|currentZ_reg|data_o[8]~33 ) # (GND)))))
// \IP_convolution_coprocessor|CORE|currentZ_reg|data_o[9]~36  = CARRY((\IP_convolution_coprocessor|CORE|currentZ_reg|data_o [9] & (!\IP_convolution_coprocessor|CORE|currentZ_mult|Mult0|auto_generated|mac_out2~DATAOUT9  & 
// !\IP_convolution_coprocessor|CORE|currentZ_reg|data_o[8]~33 )) # (!\IP_convolution_coprocessor|CORE|currentZ_reg|data_o [9] & ((!\IP_convolution_coprocessor|CORE|currentZ_reg|data_o[8]~33 ) # 
// (!\IP_convolution_coprocessor|CORE|currentZ_mult|Mult0|auto_generated|mac_out2~DATAOUT9 ))))

	.dataa(\IP_convolution_coprocessor|CORE|currentZ_reg|data_o [9]),
	.datab(\IP_convolution_coprocessor|CORE|currentZ_mult|Mult0|auto_generated|mac_out2~DATAOUT9 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\IP_convolution_coprocessor|CORE|currentZ_reg|data_o[8]~33 ),
	.combout(\IP_convolution_coprocessor|CORE|currentZ_reg|data_o[9]~35_combout ),
	.cout(\IP_convolution_coprocessor|CORE|currentZ_reg|data_o[9]~36 ));
// synopsys translate_off
defparam \IP_convolution_coprocessor|CORE|currentZ_reg|data_o[9]~35 .lut_mask = 16'h9617;
defparam \IP_convolution_coprocessor|CORE|currentZ_reg|data_o[9]~35 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X27_Y6_N19
dffeas \IP_convolution_coprocessor|CORE|currentZ_reg|data_o[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\IP_convolution_coprocessor|CORE|currentZ_reg|data_o[9]~35_combout ),
	.asdata(vcc),
	.clrn(!\wireReset~clkctrl_outclk ),
	.aload(gnd),
	.sclr(!\IP_convolution_coprocessor|CORE|FSM|currentZ_en~q ),
	.sload(gnd),
	.ena(\IP_convolution_coprocessor|CORE|currentZ_reg|data_o[12]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IP_convolution_coprocessor|CORE|currentZ_reg|data_o [9]),
	.prn(vcc));
// synopsys translate_off
defparam \IP_convolution_coprocessor|CORE|currentZ_reg|data_o[9] .is_wysiwyg = "true";
defparam \IP_convolution_coprocessor|CORE|currentZ_reg|data_o[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y6_N20
fiftyfivenm_lcell_comb \IP_convolution_coprocessor|CORE|currentZ_reg|data_o[10]~37 (
// Equation(s):
// \IP_convolution_coprocessor|CORE|currentZ_reg|data_o[10]~37_combout  = ((\IP_convolution_coprocessor|CORE|currentZ_mult|Mult0|auto_generated|mac_out2~DATAOUT10  $ (\IP_convolution_coprocessor|CORE|currentZ_reg|data_o [10] $ 
// (!\IP_convolution_coprocessor|CORE|currentZ_reg|data_o[9]~36 )))) # (GND)
// \IP_convolution_coprocessor|CORE|currentZ_reg|data_o[10]~38  = CARRY((\IP_convolution_coprocessor|CORE|currentZ_mult|Mult0|auto_generated|mac_out2~DATAOUT10  & ((\IP_convolution_coprocessor|CORE|currentZ_reg|data_o [10]) # 
// (!\IP_convolution_coprocessor|CORE|currentZ_reg|data_o[9]~36 ))) # (!\IP_convolution_coprocessor|CORE|currentZ_mult|Mult0|auto_generated|mac_out2~DATAOUT10  & (\IP_convolution_coprocessor|CORE|currentZ_reg|data_o [10] & 
// !\IP_convolution_coprocessor|CORE|currentZ_reg|data_o[9]~36 )))

	.dataa(\IP_convolution_coprocessor|CORE|currentZ_mult|Mult0|auto_generated|mac_out2~DATAOUT10 ),
	.datab(\IP_convolution_coprocessor|CORE|currentZ_reg|data_o [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\IP_convolution_coprocessor|CORE|currentZ_reg|data_o[9]~36 ),
	.combout(\IP_convolution_coprocessor|CORE|currentZ_reg|data_o[10]~37_combout ),
	.cout(\IP_convolution_coprocessor|CORE|currentZ_reg|data_o[10]~38 ));
// synopsys translate_off
defparam \IP_convolution_coprocessor|CORE|currentZ_reg|data_o[10]~37 .lut_mask = 16'h698E;
defparam \IP_convolution_coprocessor|CORE|currentZ_reg|data_o[10]~37 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X27_Y6_N21
dffeas \IP_convolution_coprocessor|CORE|currentZ_reg|data_o[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\IP_convolution_coprocessor|CORE|currentZ_reg|data_o[10]~37_combout ),
	.asdata(vcc),
	.clrn(!\wireReset~clkctrl_outclk ),
	.aload(gnd),
	.sclr(!\IP_convolution_coprocessor|CORE|FSM|currentZ_en~q ),
	.sload(gnd),
	.ena(\IP_convolution_coprocessor|CORE|currentZ_reg|data_o[12]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IP_convolution_coprocessor|CORE|currentZ_reg|data_o [10]),
	.prn(vcc));
// synopsys translate_off
defparam \IP_convolution_coprocessor|CORE|currentZ_reg|data_o[10] .is_wysiwyg = "true";
defparam \IP_convolution_coprocessor|CORE|currentZ_reg|data_o[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y6_N22
fiftyfivenm_lcell_comb \IP_convolution_coprocessor|CORE|currentZ_reg|data_o[11]~39 (
// Equation(s):
// \IP_convolution_coprocessor|CORE|currentZ_reg|data_o[11]~39_combout  = (\IP_convolution_coprocessor|CORE|currentZ_reg|data_o [11] & ((\IP_convolution_coprocessor|CORE|currentZ_mult|Mult0|auto_generated|mac_out2~DATAOUT11  & 
// (\IP_convolution_coprocessor|CORE|currentZ_reg|data_o[10]~38  & VCC)) # (!\IP_convolution_coprocessor|CORE|currentZ_mult|Mult0|auto_generated|mac_out2~DATAOUT11  & (!\IP_convolution_coprocessor|CORE|currentZ_reg|data_o[10]~38 )))) # 
// (!\IP_convolution_coprocessor|CORE|currentZ_reg|data_o [11] & ((\IP_convolution_coprocessor|CORE|currentZ_mult|Mult0|auto_generated|mac_out2~DATAOUT11  & (!\IP_convolution_coprocessor|CORE|currentZ_reg|data_o[10]~38 )) # 
// (!\IP_convolution_coprocessor|CORE|currentZ_mult|Mult0|auto_generated|mac_out2~DATAOUT11  & ((\IP_convolution_coprocessor|CORE|currentZ_reg|data_o[10]~38 ) # (GND)))))
// \IP_convolution_coprocessor|CORE|currentZ_reg|data_o[11]~40  = CARRY((\IP_convolution_coprocessor|CORE|currentZ_reg|data_o [11] & (!\IP_convolution_coprocessor|CORE|currentZ_mult|Mult0|auto_generated|mac_out2~DATAOUT11  & 
// !\IP_convolution_coprocessor|CORE|currentZ_reg|data_o[10]~38 )) # (!\IP_convolution_coprocessor|CORE|currentZ_reg|data_o [11] & ((!\IP_convolution_coprocessor|CORE|currentZ_reg|data_o[10]~38 ) # 
// (!\IP_convolution_coprocessor|CORE|currentZ_mult|Mult0|auto_generated|mac_out2~DATAOUT11 ))))

	.dataa(\IP_convolution_coprocessor|CORE|currentZ_reg|data_o [11]),
	.datab(\IP_convolution_coprocessor|CORE|currentZ_mult|Mult0|auto_generated|mac_out2~DATAOUT11 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\IP_convolution_coprocessor|CORE|currentZ_reg|data_o[10]~38 ),
	.combout(\IP_convolution_coprocessor|CORE|currentZ_reg|data_o[11]~39_combout ),
	.cout(\IP_convolution_coprocessor|CORE|currentZ_reg|data_o[11]~40 ));
// synopsys translate_off
defparam \IP_convolution_coprocessor|CORE|currentZ_reg|data_o[11]~39 .lut_mask = 16'h9617;
defparam \IP_convolution_coprocessor|CORE|currentZ_reg|data_o[11]~39 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X27_Y6_N23
dffeas \IP_convolution_coprocessor|CORE|currentZ_reg|data_o[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\IP_convolution_coprocessor|CORE|currentZ_reg|data_o[11]~39_combout ),
	.asdata(vcc),
	.clrn(!\wireReset~clkctrl_outclk ),
	.aload(gnd),
	.sclr(!\IP_convolution_coprocessor|CORE|FSM|currentZ_en~q ),
	.sload(gnd),
	.ena(\IP_convolution_coprocessor|CORE|currentZ_reg|data_o[12]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IP_convolution_coprocessor|CORE|currentZ_reg|data_o [11]),
	.prn(vcc));
// synopsys translate_off
defparam \IP_convolution_coprocessor|CORE|currentZ_reg|data_o[11] .is_wysiwyg = "true";
defparam \IP_convolution_coprocessor|CORE|currentZ_reg|data_o[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y6_N24
fiftyfivenm_lcell_comb \IP_convolution_coprocessor|CORE|currentZ_reg|data_o[12]~41 (
// Equation(s):
// \IP_convolution_coprocessor|CORE|currentZ_reg|data_o[12]~41_combout  = ((\IP_convolution_coprocessor|CORE|currentZ_reg|data_o [12] $ (\IP_convolution_coprocessor|CORE|currentZ_mult|Mult0|auto_generated|mac_out2~DATAOUT12  $ 
// (!\IP_convolution_coprocessor|CORE|currentZ_reg|data_o[11]~40 )))) # (GND)
// \IP_convolution_coprocessor|CORE|currentZ_reg|data_o[12]~42  = CARRY((\IP_convolution_coprocessor|CORE|currentZ_reg|data_o [12] & ((\IP_convolution_coprocessor|CORE|currentZ_mult|Mult0|auto_generated|mac_out2~DATAOUT12 ) # 
// (!\IP_convolution_coprocessor|CORE|currentZ_reg|data_o[11]~40 ))) # (!\IP_convolution_coprocessor|CORE|currentZ_reg|data_o [12] & (\IP_convolution_coprocessor|CORE|currentZ_mult|Mult0|auto_generated|mac_out2~DATAOUT12  & 
// !\IP_convolution_coprocessor|CORE|currentZ_reg|data_o[11]~40 )))

	.dataa(\IP_convolution_coprocessor|CORE|currentZ_reg|data_o [12]),
	.datab(\IP_convolution_coprocessor|CORE|currentZ_mult|Mult0|auto_generated|mac_out2~DATAOUT12 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\IP_convolution_coprocessor|CORE|currentZ_reg|data_o[11]~40 ),
	.combout(\IP_convolution_coprocessor|CORE|currentZ_reg|data_o[12]~41_combout ),
	.cout(\IP_convolution_coprocessor|CORE|currentZ_reg|data_o[12]~42 ));
// synopsys translate_off
defparam \IP_convolution_coprocessor|CORE|currentZ_reg|data_o[12]~41 .lut_mask = 16'h698E;
defparam \IP_convolution_coprocessor|CORE|currentZ_reg|data_o[12]~41 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X27_Y6_N25
dffeas \IP_convolution_coprocessor|CORE|currentZ_reg|data_o[12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\IP_convolution_coprocessor|CORE|currentZ_reg|data_o[12]~41_combout ),
	.asdata(vcc),
	.clrn(!\wireReset~clkctrl_outclk ),
	.aload(gnd),
	.sclr(!\IP_convolution_coprocessor|CORE|FSM|currentZ_en~q ),
	.sload(gnd),
	.ena(\IP_convolution_coprocessor|CORE|currentZ_reg|data_o[12]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IP_convolution_coprocessor|CORE|currentZ_reg|data_o [12]),
	.prn(vcc));
// synopsys translate_off
defparam \IP_convolution_coprocessor|CORE|currentZ_reg|data_o[12] .is_wysiwyg = "true";
defparam \IP_convolution_coprocessor|CORE|currentZ_reg|data_o[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y6_N26
fiftyfivenm_lcell_comb \IP_convolution_coprocessor|CORE|currentZ_reg|data_o[13]~43 (
// Equation(s):
// \IP_convolution_coprocessor|CORE|currentZ_reg|data_o[13]~43_combout  = (\IP_convolution_coprocessor|CORE|currentZ_mult|Mult0|auto_generated|mac_out2~DATAOUT13  & ((\IP_convolution_coprocessor|CORE|currentZ_reg|data_o [13] & 
// (\IP_convolution_coprocessor|CORE|currentZ_reg|data_o[12]~42  & VCC)) # (!\IP_convolution_coprocessor|CORE|currentZ_reg|data_o [13] & (!\IP_convolution_coprocessor|CORE|currentZ_reg|data_o[12]~42 )))) # 
// (!\IP_convolution_coprocessor|CORE|currentZ_mult|Mult0|auto_generated|mac_out2~DATAOUT13  & ((\IP_convolution_coprocessor|CORE|currentZ_reg|data_o [13] & (!\IP_convolution_coprocessor|CORE|currentZ_reg|data_o[12]~42 )) # 
// (!\IP_convolution_coprocessor|CORE|currentZ_reg|data_o [13] & ((\IP_convolution_coprocessor|CORE|currentZ_reg|data_o[12]~42 ) # (GND)))))
// \IP_convolution_coprocessor|CORE|currentZ_reg|data_o[13]~44  = CARRY((\IP_convolution_coprocessor|CORE|currentZ_mult|Mult0|auto_generated|mac_out2~DATAOUT13  & (!\IP_convolution_coprocessor|CORE|currentZ_reg|data_o [13] & 
// !\IP_convolution_coprocessor|CORE|currentZ_reg|data_o[12]~42 )) # (!\IP_convolution_coprocessor|CORE|currentZ_mult|Mult0|auto_generated|mac_out2~DATAOUT13  & ((!\IP_convolution_coprocessor|CORE|currentZ_reg|data_o[12]~42 ) # 
// (!\IP_convolution_coprocessor|CORE|currentZ_reg|data_o [13]))))

	.dataa(\IP_convolution_coprocessor|CORE|currentZ_mult|Mult0|auto_generated|mac_out2~DATAOUT13 ),
	.datab(\IP_convolution_coprocessor|CORE|currentZ_reg|data_o [13]),
	.datac(gnd),
	.datad(vcc),
	.cin(\IP_convolution_coprocessor|CORE|currentZ_reg|data_o[12]~42 ),
	.combout(\IP_convolution_coprocessor|CORE|currentZ_reg|data_o[13]~43_combout ),
	.cout(\IP_convolution_coprocessor|CORE|currentZ_reg|data_o[13]~44 ));
// synopsys translate_off
defparam \IP_convolution_coprocessor|CORE|currentZ_reg|data_o[13]~43 .lut_mask = 16'h9617;
defparam \IP_convolution_coprocessor|CORE|currentZ_reg|data_o[13]~43 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X27_Y6_N27
dffeas \IP_convolution_coprocessor|CORE|currentZ_reg|data_o[13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\IP_convolution_coprocessor|CORE|currentZ_reg|data_o[13]~43_combout ),
	.asdata(vcc),
	.clrn(!\wireReset~clkctrl_outclk ),
	.aload(gnd),
	.sclr(!\IP_convolution_coprocessor|CORE|FSM|currentZ_en~q ),
	.sload(gnd),
	.ena(\IP_convolution_coprocessor|CORE|currentZ_reg|data_o[12]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IP_convolution_coprocessor|CORE|currentZ_reg|data_o [13]),
	.prn(vcc));
// synopsys translate_off
defparam \IP_convolution_coprocessor|CORE|currentZ_reg|data_o[13] .is_wysiwyg = "true";
defparam \IP_convolution_coprocessor|CORE|currentZ_reg|data_o[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y6_N28
fiftyfivenm_lcell_comb \IP_convolution_coprocessor|CORE|currentZ_reg|data_o[14]~45 (
// Equation(s):
// \IP_convolution_coprocessor|CORE|currentZ_reg|data_o[14]~45_combout  = ((\IP_convolution_coprocessor|CORE|currentZ_mult|Mult0|auto_generated|mac_out2~DATAOUT14  $ (\IP_convolution_coprocessor|CORE|currentZ_reg|data_o [14] $ 
// (!\IP_convolution_coprocessor|CORE|currentZ_reg|data_o[13]~44 )))) # (GND)
// \IP_convolution_coprocessor|CORE|currentZ_reg|data_o[14]~46  = CARRY((\IP_convolution_coprocessor|CORE|currentZ_mult|Mult0|auto_generated|mac_out2~DATAOUT14  & ((\IP_convolution_coprocessor|CORE|currentZ_reg|data_o [14]) # 
// (!\IP_convolution_coprocessor|CORE|currentZ_reg|data_o[13]~44 ))) # (!\IP_convolution_coprocessor|CORE|currentZ_mult|Mult0|auto_generated|mac_out2~DATAOUT14  & (\IP_convolution_coprocessor|CORE|currentZ_reg|data_o [14] & 
// !\IP_convolution_coprocessor|CORE|currentZ_reg|data_o[13]~44 )))

	.dataa(\IP_convolution_coprocessor|CORE|currentZ_mult|Mult0|auto_generated|mac_out2~DATAOUT14 ),
	.datab(\IP_convolution_coprocessor|CORE|currentZ_reg|data_o [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\IP_convolution_coprocessor|CORE|currentZ_reg|data_o[13]~44 ),
	.combout(\IP_convolution_coprocessor|CORE|currentZ_reg|data_o[14]~45_combout ),
	.cout(\IP_convolution_coprocessor|CORE|currentZ_reg|data_o[14]~46 ));
// synopsys translate_off
defparam \IP_convolution_coprocessor|CORE|currentZ_reg|data_o[14]~45 .lut_mask = 16'h698E;
defparam \IP_convolution_coprocessor|CORE|currentZ_reg|data_o[14]~45 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X27_Y6_N29
dffeas \IP_convolution_coprocessor|CORE|currentZ_reg|data_o[14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\IP_convolution_coprocessor|CORE|currentZ_reg|data_o[14]~45_combout ),
	.asdata(vcc),
	.clrn(!\wireReset~clkctrl_outclk ),
	.aload(gnd),
	.sclr(!\IP_convolution_coprocessor|CORE|FSM|currentZ_en~q ),
	.sload(gnd),
	.ena(\IP_convolution_coprocessor|CORE|currentZ_reg|data_o[12]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IP_convolution_coprocessor|CORE|currentZ_reg|data_o [14]),
	.prn(vcc));
// synopsys translate_off
defparam \IP_convolution_coprocessor|CORE|currentZ_reg|data_o[14] .is_wysiwyg = "true";
defparam \IP_convolution_coprocessor|CORE|currentZ_reg|data_o[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y6_N30
fiftyfivenm_lcell_comb \IP_convolution_coprocessor|CORE|currentZ_reg|data_o[15]~47 (
// Equation(s):
// \IP_convolution_coprocessor|CORE|currentZ_reg|data_o[15]~47_combout  = \IP_convolution_coprocessor|CORE|currentZ_reg|data_o [15] $ (\IP_convolution_coprocessor|CORE|currentZ_reg|data_o[14]~46  $ 
// (\IP_convolution_coprocessor|CORE|currentZ_mult|Mult0|auto_generated|mac_out2~DATAOUT14 ))

	.dataa(\IP_convolution_coprocessor|CORE|currentZ_reg|data_o [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(\IP_convolution_coprocessor|CORE|currentZ_mult|Mult0|auto_generated|mac_out2~DATAOUT14 ),
	.cin(\IP_convolution_coprocessor|CORE|currentZ_reg|data_o[14]~46 ),
	.combout(\IP_convolution_coprocessor|CORE|currentZ_reg|data_o[15]~47_combout ),
	.cout());
// synopsys translate_off
defparam \IP_convolution_coprocessor|CORE|currentZ_reg|data_o[15]~47 .lut_mask = 16'hA55A;
defparam \IP_convolution_coprocessor|CORE|currentZ_reg|data_o[15]~47 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X27_Y6_N31
dffeas \IP_convolution_coprocessor|CORE|currentZ_reg|data_o[15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\IP_convolution_coprocessor|CORE|currentZ_reg|data_o[15]~47_combout ),
	.asdata(vcc),
	.clrn(!\wireReset~clkctrl_outclk ),
	.aload(gnd),
	.sclr(!\IP_convolution_coprocessor|CORE|FSM|currentZ_en~q ),
	.sload(gnd),
	.ena(\IP_convolution_coprocessor|CORE|currentZ_reg|data_o[12]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IP_convolution_coprocessor|CORE|currentZ_reg|data_o [15]),
	.prn(vcc));
// synopsys translate_off
defparam \IP_convolution_coprocessor|CORE|currentZ_reg|data_o[15] .is_wysiwyg = "true";
defparam \IP_convolution_coprocessor|CORE|currentZ_reg|data_o[15] .power_up = "low";
// synopsys translate_on

// Location: M9K_X33_Y5_N0
fiftyfivenm_ram_block \IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0|auto_generated|ram_block1a0 (
	.portawe(\IP_convolution_coprocessor|CORE|FSM|state.S8~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clk~inputclkctrl_outclk ),
	.ena0(\IP_convolution_coprocessor|CORE|FSM|state.S8~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,\IP_convolution_coprocessor|CORE|currentZ_reg|data_o [15],\IP_convolution_coprocessor|CORE|currentZ_reg|data_o [14],\IP_convolution_coprocessor|CORE|currentZ_reg|data_o [13],
\IP_convolution_coprocessor|CORE|currentZ_reg|data_o [12],\IP_convolution_coprocessor|CORE|currentZ_reg|data_o [11],\IP_convolution_coprocessor|CORE|currentZ_reg|data_o [10],\IP_convolution_coprocessor|CORE|currentZ_reg|data_o [9],
\IP_convolution_coprocessor|CORE|currentZ_reg|data_o [8],\IP_convolution_coprocessor|CORE|currentZ_reg|data_o [7],\IP_convolution_coprocessor|CORE|currentZ_reg|data_o [6],\IP_convolution_coprocessor|CORE|currentZ_reg|data_o [5],
\IP_convolution_coprocessor|CORE|currentZ_reg|data_o [4],\IP_convolution_coprocessor|CORE|currentZ_reg|data_o [3],\IP_convolution_coprocessor|CORE|currentZ_reg|data_o [2],\IP_convolution_coprocessor|CORE|currentZ_reg|data_o [1],
\IP_convolution_coprocessor|CORE|currentZ_reg|data_o [0]}),
	.portaaddr({\IP_convolution_coprocessor|CORE|i_reg|data_o [5],\IP_convolution_coprocessor|CORE|i_reg|data_o [4],\IP_convolution_coprocessor|CORE|i_reg|data_o [3],\IP_convolution_coprocessor|CORE|i_reg|data_o [2],\IP_convolution_coprocessor|CORE|i_reg|data_o [1],
\IP_convolution_coprocessor|CORE|i_reg|data_o [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(36'b000000000000000000000000000000000000),
	.portbaddr({\IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|regRdAddrMemOut[0][5]~q ,\IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|regRdAddrMemOut[0][4]~q ,\IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|regRdAddrMemOut[0][3]~q ,
\IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|regRdAddrMemOut[0][2]~q ,\IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|regRdAddrMemOut[0][1]~q ,\IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|regRdAddrMemOut[0][0]~q }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "ID1000500B_convolution_coprocessor:IP_convolution_coprocessor|ID1000500B_aip:INTERFACE|ID1000500B_aipModules:AIP|simple_dual_port_ram_single_clk:MEMOUT[0].MEMOUT|altsyncram:RAM_Structure_rtl_0|altsyncram_snb1:auto_generated|ALTSYNCRAM";
defparam \IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 6;
defparam \IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 36;
defparam \IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 63;
defparam \IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 64;
defparam \IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 16;
defparam \IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0|auto_generated|ram_block1a0 .port_b_address_clock = "clock1";
defparam \IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 6;
defparam \IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 36;
defparam \IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0|auto_generated|ram_block1a0 .port_b_last_address = 63;
defparam \IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 64;
defparam \IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_width = 16;
defparam \IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock1";
defparam \IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M9K";
// synopsys translate_on

// Location: FF_X35_Y5_N7
dffeas \IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\IP_convolution_coprocessor|CORE|i_reg|data_o [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass [11]),
	.prn(vcc));
// synopsys translate_off
defparam \IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass[11] .is_wysiwyg = "true";
defparam \IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y5_N20
fiftyfivenm_lcell_comb \IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass[12]~feeder (
// Equation(s):
// \IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass[12]~feeder_combout  = \IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|regRdAddrMemOut[0][5]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|regRdAddrMemOut[0][5]~q ),
	.cin(gnd),
	.combout(\IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass[12]~feeder .lut_mask = 16'hFF00;
defparam \IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y5_N21
dffeas \IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass[12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass [12]),
	.prn(vcc));
// synopsys translate_off
defparam \IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass[12] .is_wysiwyg = "true";
defparam \IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y5_N11
dffeas \IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|regRdAddrMemOut[0][4]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass [10]),
	.prn(vcc));
// synopsys translate_off
defparam \IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass[10] .is_wysiwyg = "true";
defparam \IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y5_N0
fiftyfivenm_lcell_comb \IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass[9]~feeder (
// Equation(s):
// \IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass[9]~feeder_combout  = \IP_convolution_coprocessor|CORE|i_reg|data_o [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\IP_convolution_coprocessor|CORE|i_reg|data_o [4]),
	.cin(gnd),
	.combout(\IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass[9]~feeder .lut_mask = 16'hFF00;
defparam \IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y5_N1
dffeas \IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass [9]),
	.prn(vcc));
// synopsys translate_off
defparam \IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass[9] .is_wysiwyg = "true";
defparam \IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y5_N10
fiftyfivenm_lcell_comb \IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure~2 (
// Equation(s):
// \IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure~2_combout  = (\IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass [11] & 
// (\IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass [12] & (\IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass [10] $ 
// (!\IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass [9])))) # (!\IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass [11] & 
// (!\IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass [12] & (\IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass [10] $ 
// (!\IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass [9]))))

	.dataa(\IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass [11]),
	.datab(\IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass [12]),
	.datac(\IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass [10]),
	.datad(\IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass [9]),
	.cin(gnd),
	.combout(\IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure~2_combout ),
	.cout());
// synopsys translate_off
defparam \IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure~2 .lut_mask = 16'h9009;
defparam \IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y5_N22
fiftyfivenm_lcell_comb \IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass[8]~feeder (
// Equation(s):
// \IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass[8]~feeder_combout  = \IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|regRdAddrMemOut[0][3]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|regRdAddrMemOut[0][3]~q ),
	.cin(gnd),
	.combout(\IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass[8]~feeder .lut_mask = 16'hFF00;
defparam \IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y5_N23
dffeas \IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass [8]),
	.prn(vcc));
// synopsys translate_off
defparam \IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass[8] .is_wysiwyg = "true";
defparam \IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y5_N4
fiftyfivenm_lcell_comb \IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass[7]~feeder (
// Equation(s):
// \IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass[7]~feeder_combout  = \IP_convolution_coprocessor|CORE|i_reg|data_o [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\IP_convolution_coprocessor|CORE|i_reg|data_o [3]),
	.cin(gnd),
	.combout(\IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass[7]~feeder .lut_mask = 16'hFF00;
defparam \IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y5_N5
dffeas \IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass [7]),
	.prn(vcc));
// synopsys translate_off
defparam \IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass[7] .is_wysiwyg = "true";
defparam \IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y5_N17
dffeas \IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|regRdAddrMemOut[0][2]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass [6]),
	.prn(vcc));
// synopsys translate_off
defparam \IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass[6] .is_wysiwyg = "true";
defparam \IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y5_N18
fiftyfivenm_lcell_comb \IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass[5]~feeder (
// Equation(s):
// \IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass[5]~feeder_combout  = \IP_convolution_coprocessor|CORE|i_reg|data_o [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\IP_convolution_coprocessor|CORE|i_reg|data_o [2]),
	.cin(gnd),
	.combout(\IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass[5]~feeder .lut_mask = 16'hFF00;
defparam \IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y5_N19
dffeas \IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass [5]),
	.prn(vcc));
// synopsys translate_off
defparam \IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass[5] .is_wysiwyg = "true";
defparam \IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y5_N16
fiftyfivenm_lcell_comb \IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure~1 (
// Equation(s):
// \IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure~1_combout  = (\IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass [8] & 
// (\IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass [7] & (\IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass [6] $ 
// (!\IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass [5])))) # (!\IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass [8] & 
// (!\IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass [7] & (\IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass [6] $ 
// (!\IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass [5]))))

	.dataa(\IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass [8]),
	.datab(\IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass [7]),
	.datac(\IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass [6]),
	.datad(\IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass [5]),
	.cin(gnd),
	.combout(\IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure~1_combout ),
	.cout());
// synopsys translate_off
defparam \IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure~1 .lut_mask = 16'h9009;
defparam \IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y5_N27
dffeas \IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\IP_convolution_coprocessor|CORE|FSM|state.S8~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass [0]),
	.prn(vcc));
// synopsys translate_off
defparam \IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass[0] .is_wysiwyg = "true";
defparam \IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y5_N13
dffeas \IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|regRdAddrMemOut[0][0]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass [2]),
	.prn(vcc));
// synopsys translate_off
defparam \IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass[2] .is_wysiwyg = "true";
defparam \IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y5_N24
fiftyfivenm_lcell_comb \IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass[3]~feeder (
// Equation(s):
// \IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass[3]~feeder_combout  = \IP_convolution_coprocessor|CORE|i_reg|data_o [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(\IP_convolution_coprocessor|CORE|i_reg|data_o [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass[3]~feeder .lut_mask = 16'hF0F0;
defparam \IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y5_N25
dffeas \IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass [3]),
	.prn(vcc));
// synopsys translate_off
defparam \IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass[3] .is_wysiwyg = "true";
defparam \IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y5_N3
dffeas \IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|regRdAddrMemOut[0][1]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass [4]),
	.prn(vcc));
// synopsys translate_off
defparam \IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass[4] .is_wysiwyg = "true";
defparam \IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y5_N29
dffeas \IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\IP_convolution_coprocessor|CORE|i_reg|data_o [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass [1]),
	.prn(vcc));
// synopsys translate_off
defparam \IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass[1] .is_wysiwyg = "true";
defparam \IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y5_N2
fiftyfivenm_lcell_comb \IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure~0 (
// Equation(s):
// \IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure~0_combout  = (\IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass [2] & 
// (\IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass [1] & (\IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass [3] $ 
// (!\IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass [4])))) # (!\IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass [2] & 
// (!\IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass [1] & (\IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass [3] $ 
// (!\IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass [4]))))

	.dataa(\IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass [2]),
	.datab(\IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass [3]),
	.datac(\IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass [4]),
	.datad(\IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass [1]),
	.cin(gnd),
	.combout(\IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure~0_combout ),
	.cout());
// synopsys translate_off
defparam \IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure~0 .lut_mask = 16'h8241;
defparam \IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y5_N26
fiftyfivenm_lcell_comb \IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure~3 (
// Equation(s):
// \IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure~3_combout  = (\IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure~2_combout  & 
// (\IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure~1_combout  & (\IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass [0] & 
// \IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure~0_combout )))

	.dataa(\IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure~2_combout ),
	.datab(\IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure~1_combout ),
	.datac(\IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass [0]),
	.datad(\IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure~0_combout ),
	.cin(gnd),
	.combout(\IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure~3_combout ),
	.cout());
// synopsys translate_off
defparam \IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure~3 .lut_mask = 16'h8000;
defparam \IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y4_N16
fiftyfivenm_lcell_comb \IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass[21]~feeder (
// Equation(s):
// \IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass[21]~feeder_combout  = \IP_convolution_coprocessor|CORE|currentZ_reg|data_o [8]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\IP_convolution_coprocessor|CORE|currentZ_reg|data_o [8]),
	.cin(gnd),
	.combout(\IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass[21]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass[21]~feeder .lut_mask = 16'hFF00;
defparam \IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass[21]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y4_N17
dffeas \IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass[21] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass[21]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass [21]),
	.prn(vcc));
// synopsys translate_off
defparam \IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass[21] .is_wysiwyg = "true";
defparam \IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y4_N28
fiftyfivenm_lcell_comb \IPM|IPM_REG|regDataOut[1][0]~0 (
// Equation(s):
// \IPM|IPM_REG|regDataOut[1][0]~0_combout  = (\IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure~3_combout  & ((\IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass [21]))) # 
// (!\IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure~3_combout  & (\IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0|auto_generated|ram_block1a8 ))

	.dataa(\IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0|auto_generated|ram_block1a8 ),
	.datab(\IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure~3_combout ),
	.datac(gnd),
	.datad(\IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass [21]),
	.cin(gnd),
	.combout(\IPM|IPM_REG|regDataOut[1][0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \IPM|IPM_REG|regDataOut[1][0]~0 .lut_mask = 16'hEE22;
defparam \IPM|IPM_REG|regDataOut[1][0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y4_N4
fiftyfivenm_lcell_comb \IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|Equal0~0 (
// Equation(s):
// \IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|Equal0~0_combout  = (((!\IPM|IPM_REG|regConf [1]) # (!\IPM|IPM_REG|regConf [2])) # (!\IPM|IPM_REG|regConf [4])) # (!\IPM|IPM_REG|regConf [3])

	.dataa(\IPM|IPM_REG|regConf [3]),
	.datab(\IPM|IPM_REG|regConf [4]),
	.datac(\IPM|IPM_REG|regConf [2]),
	.datad(\IPM|IPM_REG|regConf [1]),
	.cin(gnd),
	.combout(\IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|Equal0~0 .lut_mask = 16'h7FFF;
defparam \IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y6_N30
fiftyfivenm_lcell_comb \IP_convolution_coprocessor|CORE|FSM|WideOr5 (
// Equation(s):
// \IP_convolution_coprocessor|CORE|FSM|WideOr5~combout  = (\IP_convolution_coprocessor|CORE|FSM|Selector0~0_combout  & (!\IP_convolution_coprocessor|CORE|FSM|Selector6~0_combout  & !\IP_convolution_coprocessor|CORE|FSM|Selector5~0_combout ))

	.dataa(gnd),
	.datab(\IP_convolution_coprocessor|CORE|FSM|Selector0~0_combout ),
	.datac(\IP_convolution_coprocessor|CORE|FSM|Selector6~0_combout ),
	.datad(\IP_convolution_coprocessor|CORE|FSM|Selector5~0_combout ),
	.cin(gnd),
	.combout(\IP_convolution_coprocessor|CORE|FSM|WideOr5~combout ),
	.cout());
// synopsys translate_off
defparam \IP_convolution_coprocessor|CORE|FSM|WideOr5 .lut_mask = 16'h000C;
defparam \IP_convolution_coprocessor|CORE|FSM|WideOr5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y6_N31
dffeas \IP_convolution_coprocessor|CORE|FSM|busy (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\IP_convolution_coprocessor|CORE|FSM|WideOr5~combout ),
	.asdata(vcc),
	.clrn(!\wireReset~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IP_convolution_coprocessor|CORE|FSM|busy~q ),
	.prn(vcc));
// synopsys translate_off
defparam \IP_convolution_coprocessor|CORE|FSM|busy .is_wysiwyg = "true";
defparam \IP_convolution_coprocessor|CORE|FSM|busy .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y3_N14
fiftyfivenm_lcell_comb \IP_convolution_coprocessor|INTERFACE|AIP|STATUS|regStatus[0]~feeder (
// Equation(s):
// \IP_convolution_coprocessor|INTERFACE|AIP|STATUS|regStatus[0]~feeder_combout  = \IP_convolution_coprocessor|CORE|FSM|busy~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\IP_convolution_coprocessor|CORE|FSM|busy~q ),
	.cin(gnd),
	.combout(\IP_convolution_coprocessor|INTERFACE|AIP|STATUS|regStatus[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \IP_convolution_coprocessor|INTERFACE|AIP|STATUS|regStatus[0]~feeder .lut_mask = 16'hFF00;
defparam \IP_convolution_coprocessor|INTERFACE|AIP|STATUS|regStatus[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y3_N15
dffeas \IP_convolution_coprocessor|INTERFACE|AIP|STATUS|regStatus[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\IP_convolution_coprocessor|INTERFACE|AIP|STATUS|regStatus[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\wireReset~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IP_convolution_coprocessor|INTERFACE|AIP|STATUS|regStatus [0]),
	.prn(vcc));
// synopsys translate_off
defparam \IP_convolution_coprocessor|INTERFACE|AIP|STATUS|regStatus[0] .is_wysiwyg = "true";
defparam \IP_convolution_coprocessor|INTERFACE|AIP|STATUS|regStatus[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y3_N10
fiftyfivenm_lcell_comb \IP_convolution_coprocessor|INTERFACE|AIP|MUX|Mux23~0 (
// Equation(s):
// \IP_convolution_coprocessor|INTERFACE|AIP|MUX|Mux23~0_combout  = (!\IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|Equal0~0_combout  & (\IP_convolution_coprocessor|INTERFACE|AIP|STATUS|regStatus [0] & !\IPM|IPM_REG|regConf [0]))

	.dataa(gnd),
	.datab(\IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|Equal0~0_combout ),
	.datac(\IP_convolution_coprocessor|INTERFACE|AIP|STATUS|regStatus [0]),
	.datad(\IPM|IPM_REG|regConf [0]),
	.cin(gnd),
	.combout(\IP_convolution_coprocessor|INTERFACE|AIP|MUX|Mux23~0_combout ),
	.cout());
// synopsys translate_off
defparam \IP_convolution_coprocessor|INTERFACE|AIP|MUX|Mux23~0 .lut_mask = 16'h0030;
defparam \IP_convolution_coprocessor|INTERFACE|AIP|MUX|Mux23~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y4_N18
fiftyfivenm_lcell_comb \IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|Equal4~1 (
// Equation(s):
// \IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|Equal4~1_combout  = (\IPM|IPM_REG|regConf [0]) # (!\IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|Equal4~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|Equal4~0_combout ),
	.datad(\IPM|IPM_REG|regConf [0]),
	.cin(gnd),
	.combout(\IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|Equal4~1_combout ),
	.cout());
// synopsys translate_off
defparam \IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|Equal4~1 .lut_mask = 16'hFF0F;
defparam \IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|Equal4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y4_N29
dffeas \IPM|IPM_REG|regDataOut[1][0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\IPM|IPM_REG|regDataOut[1][0]~0_combout ),
	.asdata(\IP_convolution_coprocessor|INTERFACE|AIP|MUX|Mux23~0_combout ),
	.clrn(!\wireReset~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|Equal4~1_combout ),
	.ena(\IPM|IPM_REG|regRDIP~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IPM|IPM_REG|regDataOut[1][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \IPM|IPM_REG|regDataOut[1][0] .is_wysiwyg = "true";
defparam \IPM|IPM_REG|regDataOut[1][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y4_N20
fiftyfivenm_lcell_comb \IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass[13]~feeder (
// Equation(s):
// \IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass[13]~feeder_combout  = \IP_convolution_coprocessor|CORE|currentZ_reg|data_o [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\IP_convolution_coprocessor|CORE|currentZ_reg|data_o [0]),
	.cin(gnd),
	.combout(\IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass[13]~feeder .lut_mask = 16'hFF00;
defparam \IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y4_N21
dffeas \IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass[13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass [13]),
	.prn(vcc));
// synopsys translate_off
defparam \IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass[13] .is_wysiwyg = "true";
defparam \IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y4_N26
fiftyfivenm_lcell_comb \IPM|IPM_REG|regDataOut[0][0]~1 (
// Equation(s):
// \IPM|IPM_REG|regDataOut[0][0]~1_combout  = (\IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure~3_combout  & ((\IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass [13]))) # 
// (!\IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure~3_combout  & (\IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0|auto_generated|ram_block1a0~portbdataout ))

	.dataa(\IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0|auto_generated|ram_block1a0~portbdataout ),
	.datab(\IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure~3_combout ),
	.datac(gnd),
	.datad(\IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass [13]),
	.cin(gnd),
	.combout(\IPM|IPM_REG|regDataOut[0][0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \IPM|IPM_REG|regDataOut[0][0]~1 .lut_mask = 16'hEE22;
defparam \IPM|IPM_REG|regDataOut[0][0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y3_N28
fiftyfivenm_lcell_comb \IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|setStatus (
// Equation(s):
// \IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|setStatus~combout  = (!\IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|Equal0~0_combout  & (\IPM|IPM_REG|regWRIP~q  & !\IPM|IPM_REG|regConf [0]))

	.dataa(\IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|Equal0~0_combout ),
	.datab(\IPM|IPM_REG|regWRIP~q ),
	.datac(\IPM|IPM_REG|regConf [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|setStatus~combout ),
	.cout());
// synopsys translate_off
defparam \IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|setStatus .lut_mask = 16'h0404;
defparam \IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|setStatus .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y3_N24
fiftyfivenm_lcell_comb \IP_convolution_coprocessor|INTERFACE|AIP|STATUS|regInt~0 (
// Equation(s):
// \IP_convolution_coprocessor|INTERFACE|AIP|STATUS|regInt~0_combout  = (\IPM|IPM_REG|regDataIn[0][0]~q  & (!\IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|setStatus~combout  & ((\IP_convolution_coprocessor|CORE|FSM|done~q ) # 
// (\IP_convolution_coprocessor|INTERFACE|AIP|STATUS|regInt [0])))) # (!\IPM|IPM_REG|regDataIn[0][0]~q  & ((\IP_convolution_coprocessor|CORE|FSM|done~q ) # ((\IP_convolution_coprocessor|INTERFACE|AIP|STATUS|regInt [0]))))

	.dataa(\IPM|IPM_REG|regDataIn[0][0]~q ),
	.datab(\IP_convolution_coprocessor|CORE|FSM|done~q ),
	.datac(\IP_convolution_coprocessor|INTERFACE|AIP|STATUS|regInt [0]),
	.datad(\IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|setStatus~combout ),
	.cin(gnd),
	.combout(\IP_convolution_coprocessor|INTERFACE|AIP|STATUS|regInt~0_combout ),
	.cout());
// synopsys translate_off
defparam \IP_convolution_coprocessor|INTERFACE|AIP|STATUS|regInt~0 .lut_mask = 16'h54FC;
defparam \IP_convolution_coprocessor|INTERFACE|AIP|STATUS|regInt~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y3_N25
dffeas \IP_convolution_coprocessor|INTERFACE|AIP|STATUS|regInt[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\IP_convolution_coprocessor|INTERFACE|AIP|STATUS|regInt~0_combout ),
	.asdata(vcc),
	.clrn(!\wireReset~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IP_convolution_coprocessor|INTERFACE|AIP|STATUS|regInt [0]),
	.prn(vcc));
// synopsys translate_off
defparam \IP_convolution_coprocessor|INTERFACE|AIP|STATUS|regInt[0] .is_wysiwyg = "true";
defparam \IP_convolution_coprocessor|INTERFACE|AIP|STATUS|regInt[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y3_N28
fiftyfivenm_lcell_comb \IP_convolution_coprocessor|INTERFACE|AIP|MUX|Mux31~0 (
// Equation(s):
// \IP_convolution_coprocessor|INTERFACE|AIP|MUX|Mux31~0_combout  = (\IPM|IPM_REG|regConf [0]) # ((\IP_convolution_coprocessor|INTERFACE|AIP|STATUS|regInt [0]) # (\IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|Equal0~0_combout ))

	.dataa(\IPM|IPM_REG|regConf [0]),
	.datab(\IP_convolution_coprocessor|INTERFACE|AIP|STATUS|regInt [0]),
	.datac(gnd),
	.datad(\IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|Equal0~0_combout ),
	.cin(gnd),
	.combout(\IP_convolution_coprocessor|INTERFACE|AIP|MUX|Mux31~0_combout ),
	.cout());
// synopsys translate_off
defparam \IP_convolution_coprocessor|INTERFACE|AIP|MUX|Mux31~0 .lut_mask = 16'hFFEE;
defparam \IP_convolution_coprocessor|INTERFACE|AIP|MUX|Mux31~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y4_N27
dffeas \IPM|IPM_REG|regDataOut[0][0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\IPM|IPM_REG|regDataOut[0][0]~1_combout ),
	.asdata(\IP_convolution_coprocessor|INTERFACE|AIP|MUX|Mux31~0_combout ),
	.clrn(!\wireReset~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|Equal4~1_combout ),
	.ena(\IPM|IPM_REG|regRDIP~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IPM|IPM_REG|regDataOut[0][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \IPM|IPM_REG|regDataOut[0][0] .is_wysiwyg = "true";
defparam \IPM|IPM_REG|regDataOut[0][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y4_N26
fiftyfivenm_lcell_comb \IPM|IPM_REG|dataMCUOut[1]~4 (
// Equation(s):
// \IPM|IPM_REG|dataMCUOut[1]~4_combout  = (!\addressMCU[3]~input_o  & (!\addressMCU[2]~input_o  & ((\addressMCU[1]~input_o ) # (\addressMCU[0]~input_o ))))

	.dataa(\addressMCU[1]~input_o ),
	.datab(\addressMCU[3]~input_o ),
	.datac(\addressMCU[0]~input_o ),
	.datad(\addressMCU[2]~input_o ),
	.cin(gnd),
	.combout(\IPM|IPM_REG|dataMCUOut[1]~4_combout ),
	.cout());
// synopsys translate_off
defparam \IPM|IPM_REG|dataMCUOut[1]~4 .lut_mask = 16'h0032;
defparam \IPM|IPM_REG|dataMCUOut[1]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y4_N28
fiftyfivenm_lcell_comb \IPM|IPM_REG|dataMCUOut[1]~3 (
// Equation(s):
// \IPM|IPM_REG|dataMCUOut[1]~3_combout  = (\addressMCU[3]~input_o ) # ((\addressMCU[2]~input_o ) # ((\addressMCU[1]~input_o  & !\addressMCU[0]~input_o )))

	.dataa(\addressMCU[1]~input_o ),
	.datab(\addressMCU[3]~input_o ),
	.datac(\addressMCU[0]~input_o ),
	.datad(\addressMCU[2]~input_o ),
	.cin(gnd),
	.combout(\IPM|IPM_REG|dataMCUOut[1]~3_combout ),
	.cout());
// synopsys translate_off
defparam \IPM|IPM_REG|dataMCUOut[1]~3 .lut_mask = 16'hFFCE;
defparam \IPM|IPM_REG|dataMCUOut[1]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y4_N30
fiftyfivenm_lcell_comb \IPM|IPM_REG|dataMCUOut[0]~2 (
// Equation(s):
// \IPM|IPM_REG|dataMCUOut[0]~2_combout  = (\IPM|IPM_REG|Equal1~0_combout  & (!\addressMCU[3]~input_o  & (\IPM|IPM_REG|regCtrl [0] & \addressMCU[2]~input_o )))

	.dataa(\IPM|IPM_REG|Equal1~0_combout ),
	.datab(\addressMCU[3]~input_o ),
	.datac(\IPM|IPM_REG|regCtrl [0]),
	.datad(\addressMCU[2]~input_o ),
	.cin(gnd),
	.combout(\IPM|IPM_REG|dataMCUOut[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \IPM|IPM_REG|dataMCUOut[0]~2 .lut_mask = 16'h2000;
defparam \IPM|IPM_REG|dataMCUOut[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y3_N30
fiftyfivenm_lcell_comb \IPM|IPM_REG|regDataIn[2][0]~feeder (
// Equation(s):
// \IPM|IPM_REG|regDataIn[2][0]~feeder_combout  = \dataMCU[0]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataMCU[0]~input_o ),
	.cin(gnd),
	.combout(\IPM|IPM_REG|regDataIn[2][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \IPM|IPM_REG|regDataIn[2][0]~feeder .lut_mask = 16'hFF00;
defparam \IPM|IPM_REG|regDataIn[2][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y4_N8
fiftyfivenm_lcell_comb \IPM|IPM_REG|Decoder0~1 (
// Equation(s):
// \IPM|IPM_REG|Decoder0~1_combout  = (\IPM|IPM_REG|dataMCUOut[1]~0_combout  & (!\addressMCU[0]~input_o  & (\wrMCU~input_o  & \addressMCU[1]~input_o )))

	.dataa(\IPM|IPM_REG|dataMCUOut[1]~0_combout ),
	.datab(\addressMCU[0]~input_o ),
	.datac(\wrMCU~input_o ),
	.datad(\addressMCU[1]~input_o ),
	.cin(gnd),
	.combout(\IPM|IPM_REG|Decoder0~1_combout ),
	.cout());
// synopsys translate_off
defparam \IPM|IPM_REG|Decoder0~1 .lut_mask = 16'h2000;
defparam \IPM|IPM_REG|Decoder0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y3_N31
dffeas \IPM|IPM_REG|regDataIn[2][0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\IPM|IPM_REG|regDataIn[2][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\wireReset~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\IPM|IPM_REG|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IPM|IPM_REG|regDataIn[2][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \IPM|IPM_REG|regDataIn[2][0] .is_wysiwyg = "true";
defparam \IPM|IPM_REG|regDataIn[2][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y3_N27
dffeas \IP_convolution_coprocessor|INTERFACE|AIP|STATUS|regMaskInt[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\IPM|IPM_REG|regDataIn[2][0]~q ),
	.clrn(!\wireReset~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|setStatus~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IP_convolution_coprocessor|INTERFACE|AIP|STATUS|regMaskInt [0]),
	.prn(vcc));
// synopsys translate_off
defparam \IP_convolution_coprocessor|INTERFACE|AIP|STATUS|regMaskInt[0] .is_wysiwyg = "true";
defparam \IP_convolution_coprocessor|INTERFACE|AIP|STATUS|regMaskInt[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y4_N30
fiftyfivenm_lcell_comb \IP_convolution_coprocessor|INTERFACE|AIP|MUX|Mux15~0 (
// Equation(s):
// \IP_convolution_coprocessor|INTERFACE|AIP|MUX|Mux15~0_combout  = (!\IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|Equal0~0_combout  & (\IP_convolution_coprocessor|INTERFACE|AIP|STATUS|regMaskInt [0] & !\IPM|IPM_REG|regConf [0]))

	.dataa(\IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|Equal0~0_combout ),
	.datab(gnd),
	.datac(\IP_convolution_coprocessor|INTERFACE|AIP|STATUS|regMaskInt [0]),
	.datad(\IPM|IPM_REG|regConf [0]),
	.cin(gnd),
	.combout(\IP_convolution_coprocessor|INTERFACE|AIP|MUX|Mux15~0_combout ),
	.cout());
// synopsys translate_off
defparam \IP_convolution_coprocessor|INTERFACE|AIP|MUX|Mux15~0 .lut_mask = 16'h0050;
defparam \IP_convolution_coprocessor|INTERFACE|AIP|MUX|Mux15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y4_N31
dffeas \IPM|IPM_REG|regDataOut[2][0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\IP_convolution_coprocessor|INTERFACE|AIP|MUX|Mux15~0_combout ),
	.asdata(vcc),
	.clrn(!\wireReset~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\IPM|IPM_REG|regRDIP~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IPM|IPM_REG|regDataOut[2][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \IPM|IPM_REG|regDataOut[2][0] .is_wysiwyg = "true";
defparam \IPM|IPM_REG|regDataOut[2][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y4_N16
fiftyfivenm_lcell_comb \IPM|IPM_REG|dataMCUOut[0]~5 (
// Equation(s):
// \IPM|IPM_REG|dataMCUOut[0]~5_combout  = (\IPM|IPM_REG|dataMCUOut[1]~4_combout  & (\IPM|IPM_REG|dataMCUOut[1]~3_combout  & ((\IPM|IPM_REG|regDataOut[2][0]~q )))) # (!\IPM|IPM_REG|dataMCUOut[1]~4_combout  & (((\IPM|IPM_REG|dataMCUOut[0]~2_combout )) # 
// (!\IPM|IPM_REG|dataMCUOut[1]~3_combout )))

	.dataa(\IPM|IPM_REG|dataMCUOut[1]~4_combout ),
	.datab(\IPM|IPM_REG|dataMCUOut[1]~3_combout ),
	.datac(\IPM|IPM_REG|dataMCUOut[0]~2_combout ),
	.datad(\IPM|IPM_REG|regDataOut[2][0]~q ),
	.cin(gnd),
	.combout(\IPM|IPM_REG|dataMCUOut[0]~5_combout ),
	.cout());
// synopsys translate_off
defparam \IPM|IPM_REG|dataMCUOut[0]~5 .lut_mask = 16'hD951;
defparam \IPM|IPM_REG|dataMCUOut[0]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y4_N24
fiftyfivenm_lcell_comb \IPM|IPM_REG|dataMCUOut[0]~6 (
// Equation(s):
// \IPM|IPM_REG|dataMCUOut[0]~6_combout  = (\IPM|IPM_REG|dataMCUOut[1]~1_combout  & (((\IPM|IPM_REG|dataMCUOut[0]~5_combout )))) # (!\IPM|IPM_REG|dataMCUOut[1]~1_combout  & ((\IPM|IPM_REG|dataMCUOut[0]~5_combout  & ((\IPM|IPM_REG|regDataOut[0][0]~q ))) # 
// (!\IPM|IPM_REG|dataMCUOut[0]~5_combout  & (\IPM|IPM_REG|regDataOut[1][0]~q ))))

	.dataa(\IPM|IPM_REG|dataMCUOut[1]~1_combout ),
	.datab(\IPM|IPM_REG|regDataOut[1][0]~q ),
	.datac(\IPM|IPM_REG|regDataOut[0][0]~q ),
	.datad(\IPM|IPM_REG|dataMCUOut[0]~5_combout ),
	.cin(gnd),
	.combout(\IPM|IPM_REG|dataMCUOut[0]~6_combout ),
	.cout());
// synopsys translate_off
defparam \IPM|IPM_REG|dataMCUOut[0]~6 .lut_mask = 16'hFA44;
defparam \IPM|IPM_REG|dataMCUOut[0]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y4_N14
fiftyfivenm_lcell_comb \IPM|IPM_REG|dataMCUOut[0]~7 (
// Equation(s):
// \IPM|IPM_REG|dataMCUOut[0]~7_combout  = (\IPM|IPM_REG|Equal0~0_combout  & ((\IPM|IPM_REG|regConf [0]))) # (!\IPM|IPM_REG|Equal0~0_combout  & (\IPM|IPM_REG|dataMCUOut[0]~6_combout ))

	.dataa(gnd),
	.datab(\IPM|IPM_REG|dataMCUOut[0]~6_combout ),
	.datac(\IPM|IPM_REG|Equal0~0_combout ),
	.datad(\IPM|IPM_REG|regConf [0]),
	.cin(gnd),
	.combout(\IPM|IPM_REG|dataMCUOut[0]~7_combout ),
	.cout());
// synopsys translate_off
defparam \IPM|IPM_REG|dataMCUOut[0]~7 .lut_mask = 16'hFC0C;
defparam \IPM|IPM_REG|dataMCUOut[0]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X38_Y0_N8
fiftyfivenm_io_ibuf \rdMCU~input (
	.i(rdMCU),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\rdMCU~input_o ));
// synopsys translate_off
defparam \rdMCU~input .bus_hold = "false";
defparam \rdMCU~input .listen_to_nsleep_signal = "false";
defparam \rdMCU~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X38_Y1_N4
fiftyfivenm_lcell_comb \IPM|ipmMCUDataInout~8 (
// Equation(s):
// \IPM|ipmMCUDataInout~8_combout  = (!\wrMCU~input_o  & \rdMCU~input_o )

	.dataa(gnd),
	.datab(\wrMCU~input_o ),
	.datac(\rdMCU~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\IPM|ipmMCUDataInout~8_combout ),
	.cout());
// synopsys translate_off
defparam \IPM|ipmMCUDataInout~8 .lut_mask = 16'h3030;
defparam \IPM|ipmMCUDataInout~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y5_N10
fiftyfivenm_lcell_comb \IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass[14]~feeder (
// Equation(s):
// \IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass[14]~feeder_combout  = \IP_convolution_coprocessor|CORE|currentZ_reg|data_o [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\IP_convolution_coprocessor|CORE|currentZ_reg|data_o [1]),
	.cin(gnd),
	.combout(\IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass[14]~feeder .lut_mask = 16'hFF00;
defparam \IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y5_N11
dffeas \IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass[14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass [14]),
	.prn(vcc));
// synopsys translate_off
defparam \IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass[14] .is_wysiwyg = "true";
defparam \IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y5_N12
fiftyfivenm_lcell_comb \IPM|IPM_REG|regDataOut[0][1]~2 (
// Equation(s):
// \IPM|IPM_REG|regDataOut[0][1]~2_combout  = (\IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure~3_combout  & ((\IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass [14]))) # 
// (!\IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure~3_combout  & (\IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0|auto_generated|ram_block1a1 ))

	.dataa(\IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure~3_combout ),
	.datab(\IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0|auto_generated|ram_block1a1 ),
	.datac(gnd),
	.datad(\IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass [14]),
	.cin(gnd),
	.combout(\IPM|IPM_REG|regDataOut[0][1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \IPM|IPM_REG|regDataOut[0][1]~2 .lut_mask = 16'hEE44;
defparam \IPM|IPM_REG|regDataOut[0][1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y5_N4
fiftyfivenm_lcell_comb \IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|Equal0~1 (
// Equation(s):
// \IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|Equal0~1_combout  = (\IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|Equal0~0_combout ) # (\IPM|IPM_REG|regConf [0])

	.dataa(\IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|Equal0~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\IPM|IPM_REG|regConf [0]),
	.cin(gnd),
	.combout(\IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|Equal0~1 .lut_mask = 16'hFFAA;
defparam \IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y5_N13
dffeas \IPM|IPM_REG|regDataOut[0][1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\IPM|IPM_REG|regDataOut[0][1]~2_combout ),
	.asdata(\IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|Equal0~1_combout ),
	.clrn(!\wireReset~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|Equal4~1_combout ),
	.ena(\IPM|IPM_REG|regRDIP~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IPM|IPM_REG|regDataOut[0][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \IPM|IPM_REG|regDataOut[0][1] .is_wysiwyg = "true";
defparam \IPM|IPM_REG|regDataOut[0][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y5_N0
fiftyfivenm_lcell_comb \IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass[22]~feeder (
// Equation(s):
// \IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass[22]~feeder_combout  = \IP_convolution_coprocessor|CORE|currentZ_reg|data_o [9]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\IP_convolution_coprocessor|CORE|currentZ_reg|data_o [9]),
	.cin(gnd),
	.combout(\IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass[22]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass[22]~feeder .lut_mask = 16'hFF00;
defparam \IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass[22]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y5_N1
dffeas \IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass[22] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass[22]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass [22]),
	.prn(vcc));
// synopsys translate_off
defparam \IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass[22] .is_wysiwyg = "true";
defparam \IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y5_N28
fiftyfivenm_lcell_comb \IP_convolution_coprocessor|INTERFACE|AIP|MUX|Mux22~0 (
// Equation(s):
// \IP_convolution_coprocessor|INTERFACE|AIP|MUX|Mux22~0_combout  = (!\IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|Equal4~1_combout  & ((\IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure~3_combout  & 
// (\IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass [22])) # (!\IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure~3_combout  & 
// ((\IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0|auto_generated|ram_block1a9 )))))

	.dataa(\IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|Equal4~1_combout ),
	.datab(\IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass [22]),
	.datac(\IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure~3_combout ),
	.datad(\IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0|auto_generated|ram_block1a9 ),
	.cin(gnd),
	.combout(\IP_convolution_coprocessor|INTERFACE|AIP|MUX|Mux22~0_combout ),
	.cout());
// synopsys translate_off
defparam \IP_convolution_coprocessor|INTERFACE|AIP|MUX|Mux22~0 .lut_mask = 16'h4540;
defparam \IP_convolution_coprocessor|INTERFACE|AIP|MUX|Mux22~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y5_N29
dffeas \IPM|IPM_REG|regDataOut[1][1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\IP_convolution_coprocessor|INTERFACE|AIP|MUX|Mux22~0_combout ),
	.asdata(vcc),
	.clrn(!\wireReset~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\IPM|IPM_REG|regRDIP~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IPM|IPM_REG|regDataOut[1][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \IPM|IPM_REG|regDataOut[1][1] .is_wysiwyg = "true";
defparam \IPM|IPM_REG|regDataOut[1][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y4_N6
fiftyfivenm_lcell_comb \IPM|IPM_REG|dataMCUOut[1]~8 (
// Equation(s):
// \IPM|IPM_REG|dataMCUOut[1]~8_combout  = (\IPM|IPM_REG|Equal1~0_combout  & (!\addressMCU[3]~input_o  & (\IPM|IPM_REG|regCtrl [1] & \addressMCU[2]~input_o )))

	.dataa(\IPM|IPM_REG|Equal1~0_combout ),
	.datab(\addressMCU[3]~input_o ),
	.datac(\IPM|IPM_REG|regCtrl [1]),
	.datad(\addressMCU[2]~input_o ),
	.cin(gnd),
	.combout(\IPM|IPM_REG|dataMCUOut[1]~8_combout ),
	.cout());
// synopsys translate_off
defparam \IPM|IPM_REG|dataMCUOut[1]~8 .lut_mask = 16'h2000;
defparam \IPM|IPM_REG|dataMCUOut[1]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y3_N24
fiftyfivenm_lcell_comb \IPM|IPM_REG|regDataIn[2][1]~feeder (
// Equation(s):
// \IPM|IPM_REG|regDataIn[2][1]~feeder_combout  = \dataMCU[1]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataMCU[1]~input_o ),
	.cin(gnd),
	.combout(\IPM|IPM_REG|regDataIn[2][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \IPM|IPM_REG|regDataIn[2][1]~feeder .lut_mask = 16'hFF00;
defparam \IPM|IPM_REG|regDataIn[2][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y3_N25
dffeas \IPM|IPM_REG|regDataIn[2][1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\IPM|IPM_REG|regDataIn[2][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\wireReset~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\IPM|IPM_REG|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IPM|IPM_REG|regDataIn[2][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \IPM|IPM_REG|regDataIn[2][1] .is_wysiwyg = "true";
defparam \IPM|IPM_REG|regDataIn[2][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y3_N8
fiftyfivenm_lcell_comb \IP_convolution_coprocessor|INTERFACE|AIP|STATUS|regMaskInt[1]~feeder (
// Equation(s):
// \IP_convolution_coprocessor|INTERFACE|AIP|STATUS|regMaskInt[1]~feeder_combout  = \IPM|IPM_REG|regDataIn[2][1]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\IPM|IPM_REG|regDataIn[2][1]~q ),
	.cin(gnd),
	.combout(\IP_convolution_coprocessor|INTERFACE|AIP|STATUS|regMaskInt[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \IP_convolution_coprocessor|INTERFACE|AIP|STATUS|regMaskInt[1]~feeder .lut_mask = 16'hFF00;
defparam \IP_convolution_coprocessor|INTERFACE|AIP|STATUS|regMaskInt[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y3_N9
dffeas \IP_convolution_coprocessor|INTERFACE|AIP|STATUS|regMaskInt[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\IP_convolution_coprocessor|INTERFACE|AIP|STATUS|regMaskInt[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\wireReset~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|setStatus~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IP_convolution_coprocessor|INTERFACE|AIP|STATUS|regMaskInt [1]),
	.prn(vcc));
// synopsys translate_off
defparam \IP_convolution_coprocessor|INTERFACE|AIP|STATUS|regMaskInt[1] .is_wysiwyg = "true";
defparam \IP_convolution_coprocessor|INTERFACE|AIP|STATUS|regMaskInt[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y3_N16
fiftyfivenm_lcell_comb \IP_convolution_coprocessor|INTERFACE|AIP|MUX|Mux14~0 (
// Equation(s):
// \IP_convolution_coprocessor|INTERFACE|AIP|MUX|Mux14~0_combout  = (!\IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|Equal0~0_combout  & (\IP_convolution_coprocessor|INTERFACE|AIP|STATUS|regMaskInt [1] & !\IPM|IPM_REG|regConf [0]))

	.dataa(gnd),
	.datab(\IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|Equal0~0_combout ),
	.datac(\IP_convolution_coprocessor|INTERFACE|AIP|STATUS|regMaskInt [1]),
	.datad(\IPM|IPM_REG|regConf [0]),
	.cin(gnd),
	.combout(\IP_convolution_coprocessor|INTERFACE|AIP|MUX|Mux14~0_combout ),
	.cout());
// synopsys translate_off
defparam \IP_convolution_coprocessor|INTERFACE|AIP|MUX|Mux14~0 .lut_mask = 16'h0030;
defparam \IP_convolution_coprocessor|INTERFACE|AIP|MUX|Mux14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y3_N17
dffeas \IPM|IPM_REG|regDataOut[2][1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\IP_convolution_coprocessor|INTERFACE|AIP|MUX|Mux14~0_combout ),
	.asdata(vcc),
	.clrn(!\wireReset~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\IPM|IPM_REG|regRDIP~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IPM|IPM_REG|regDataOut[2][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \IPM|IPM_REG|regDataOut[2][1] .is_wysiwyg = "true";
defparam \IPM|IPM_REG|regDataOut[2][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y4_N0
fiftyfivenm_lcell_comb \IPM|IPM_REG|dataMCUOut[1]~9 (
// Equation(s):
// \IPM|IPM_REG|dataMCUOut[1]~9_combout  = (\IPM|IPM_REG|dataMCUOut[1]~3_combout  & ((\IPM|IPM_REG|dataMCUOut[1]~4_combout  & ((\IPM|IPM_REG|regDataOut[2][1]~q ))) # (!\IPM|IPM_REG|dataMCUOut[1]~4_combout  & (\IPM|IPM_REG|dataMCUOut[1]~8_combout )))) # 
// (!\IPM|IPM_REG|dataMCUOut[1]~3_combout  & (((!\IPM|IPM_REG|dataMCUOut[1]~4_combout ))))

	.dataa(\IPM|IPM_REG|dataMCUOut[1]~8_combout ),
	.datab(\IPM|IPM_REG|dataMCUOut[1]~3_combout ),
	.datac(\IPM|IPM_REG|dataMCUOut[1]~4_combout ),
	.datad(\IPM|IPM_REG|regDataOut[2][1]~q ),
	.cin(gnd),
	.combout(\IPM|IPM_REG|dataMCUOut[1]~9_combout ),
	.cout());
// synopsys translate_off
defparam \IPM|IPM_REG|dataMCUOut[1]~9 .lut_mask = 16'hCB0B;
defparam \IPM|IPM_REG|dataMCUOut[1]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y5_N30
fiftyfivenm_lcell_comb \IPM|IPM_REG|dataMCUOut[1]~10 (
// Equation(s):
// \IPM|IPM_REG|dataMCUOut[1]~10_combout  = (\IPM|IPM_REG|dataMCUOut[1]~9_combout  & ((\IPM|IPM_REG|regDataOut[0][1]~q ) # ((\IPM|IPM_REG|dataMCUOut[1]~1_combout )))) # (!\IPM|IPM_REG|dataMCUOut[1]~9_combout  & (((\IPM|IPM_REG|regDataOut[1][1]~q  & 
// !\IPM|IPM_REG|dataMCUOut[1]~1_combout ))))

	.dataa(\IPM|IPM_REG|regDataOut[0][1]~q ),
	.datab(\IPM|IPM_REG|regDataOut[1][1]~q ),
	.datac(\IPM|IPM_REG|dataMCUOut[1]~9_combout ),
	.datad(\IPM|IPM_REG|dataMCUOut[1]~1_combout ),
	.cin(gnd),
	.combout(\IPM|IPM_REG|dataMCUOut[1]~10_combout ),
	.cout());
// synopsys translate_off
defparam \IPM|IPM_REG|dataMCUOut[1]~10 .lut_mask = 16'hF0AC;
defparam \IPM|IPM_REG|dataMCUOut[1]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y4_N20
fiftyfivenm_lcell_comb \IPM|IPM_REG|dataMCUOut[1]~11 (
// Equation(s):
// \IPM|IPM_REG|dataMCUOut[1]~11_combout  = (\IPM|IPM_REG|Equal0~0_combout  & ((\IPM|IPM_REG|regConf [1]))) # (!\IPM|IPM_REG|Equal0~0_combout  & (\IPM|IPM_REG|dataMCUOut[1]~10_combout ))

	.dataa(\IPM|IPM_REG|Equal0~0_combout ),
	.datab(gnd),
	.datac(\IPM|IPM_REG|dataMCUOut[1]~10_combout ),
	.datad(\IPM|IPM_REG|regConf [1]),
	.cin(gnd),
	.combout(\IPM|IPM_REG|dataMCUOut[1]~11_combout ),
	.cout());
// synopsys translate_off
defparam \IPM|IPM_REG|dataMCUOut[1]~11 .lut_mask = 16'hFA50;
defparam \IPM|IPM_REG|dataMCUOut[1]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y4_N8
fiftyfivenm_lcell_comb \IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass[15]~feeder (
// Equation(s):
// \IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass[15]~feeder_combout  = \IP_convolution_coprocessor|CORE|currentZ_reg|data_o [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\IP_convolution_coprocessor|CORE|currentZ_reg|data_o [2]),
	.cin(gnd),
	.combout(\IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass[15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass[15]~feeder .lut_mask = 16'hFF00;
defparam \IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass[15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y4_N9
dffeas \IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass[15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass[15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass [15]),
	.prn(vcc));
// synopsys translate_off
defparam \IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass[15] .is_wysiwyg = "true";
defparam \IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y4_N22
fiftyfivenm_lcell_comb \IP_convolution_coprocessor|INTERFACE|AIP|MUX|Mux29~0 (
// Equation(s):
// \IP_convolution_coprocessor|INTERFACE|AIP|MUX|Mux29~0_combout  = (!\IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|Equal4~1_combout  & ((\IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure~3_combout  & 
// (\IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass [15])) # (!\IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure~3_combout  & 
// ((\IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0|auto_generated|ram_block1a2 )))))

	.dataa(\IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass [15]),
	.datab(\IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0|auto_generated|ram_block1a2 ),
	.datac(\IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure~3_combout ),
	.datad(\IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|Equal4~1_combout ),
	.cin(gnd),
	.combout(\IP_convolution_coprocessor|INTERFACE|AIP|MUX|Mux29~0_combout ),
	.cout());
// synopsys translate_off
defparam \IP_convolution_coprocessor|INTERFACE|AIP|MUX|Mux29~0 .lut_mask = 16'h00AC;
defparam \IP_convolution_coprocessor|INTERFACE|AIP|MUX|Mux29~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y4_N23
dffeas \IPM|IPM_REG|regDataOut[0][2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\IP_convolution_coprocessor|INTERFACE|AIP|MUX|Mux29~0_combout ),
	.asdata(vcc),
	.clrn(!\wireReset~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\IPM|IPM_REG|regRDIP~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IPM|IPM_REG|regDataOut[0][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \IPM|IPM_REG|regDataOut[0][2] .is_wysiwyg = "true";
defparam \IPM|IPM_REG|regDataOut[0][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y4_N10
fiftyfivenm_lcell_comb \IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass[23]~feeder (
// Equation(s):
// \IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass[23]~feeder_combout  = \IP_convolution_coprocessor|CORE|currentZ_reg|data_o [10]

	.dataa(gnd),
	.datab(gnd),
	.datac(\IP_convolution_coprocessor|CORE|currentZ_reg|data_o [10]),
	.datad(gnd),
	.cin(gnd),
	.combout(\IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass[23]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass[23]~feeder .lut_mask = 16'hF0F0;
defparam \IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass[23]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y4_N11
dffeas \IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass[23] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass[23]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass [23]),
	.prn(vcc));
// synopsys translate_off
defparam \IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass[23] .is_wysiwyg = "true";
defparam \IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y4_N4
fiftyfivenm_lcell_comb \IP_convolution_coprocessor|INTERFACE|AIP|MUX|Mux21~0 (
// Equation(s):
// \IP_convolution_coprocessor|INTERFACE|AIP|MUX|Mux21~0_combout  = (!\IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|Equal4~1_combout  & ((\IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure~3_combout  & 
// (\IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass [23])) # (!\IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure~3_combout  & 
// ((\IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0|auto_generated|ram_block1a10 )))))

	.dataa(\IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass [23]),
	.datab(\IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|Equal4~1_combout ),
	.datac(\IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure~3_combout ),
	.datad(\IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0|auto_generated|ram_block1a10 ),
	.cin(gnd),
	.combout(\IP_convolution_coprocessor|INTERFACE|AIP|MUX|Mux21~0_combout ),
	.cout());
// synopsys translate_off
defparam \IP_convolution_coprocessor|INTERFACE|AIP|MUX|Mux21~0 .lut_mask = 16'h2320;
defparam \IP_convolution_coprocessor|INTERFACE|AIP|MUX|Mux21~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y4_N5
dffeas \IPM|IPM_REG|regDataOut[1][2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\IP_convolution_coprocessor|INTERFACE|AIP|MUX|Mux21~0_combout ),
	.asdata(vcc),
	.clrn(!\wireReset~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\IPM|IPM_REG|regRDIP~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IPM|IPM_REG|regDataOut[1][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \IPM|IPM_REG|regDataOut[1][2] .is_wysiwyg = "true";
defparam \IPM|IPM_REG|regDataOut[1][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y3_N7
dffeas \IPM|IPM_REG|regDataIn[2][2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataMCU[2]~input_o ),
	.clrn(!\wireReset~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\IPM|IPM_REG|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IPM|IPM_REG|regDataIn[2][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \IPM|IPM_REG|regDataIn[2][2] .is_wysiwyg = "true";
defparam \IPM|IPM_REG|regDataIn[2][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y3_N30
fiftyfivenm_lcell_comb \IP_convolution_coprocessor|INTERFACE|AIP|STATUS|regMaskInt[2]~feeder (
// Equation(s):
// \IP_convolution_coprocessor|INTERFACE|AIP|STATUS|regMaskInt[2]~feeder_combout  = \IPM|IPM_REG|regDataIn[2][2]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\IPM|IPM_REG|regDataIn[2][2]~q ),
	.cin(gnd),
	.combout(\IP_convolution_coprocessor|INTERFACE|AIP|STATUS|regMaskInt[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \IP_convolution_coprocessor|INTERFACE|AIP|STATUS|regMaskInt[2]~feeder .lut_mask = 16'hFF00;
defparam \IP_convolution_coprocessor|INTERFACE|AIP|STATUS|regMaskInt[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y3_N31
dffeas \IP_convolution_coprocessor|INTERFACE|AIP|STATUS|regMaskInt[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\IP_convolution_coprocessor|INTERFACE|AIP|STATUS|regMaskInt[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\wireReset~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|setStatus~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IP_convolution_coprocessor|INTERFACE|AIP|STATUS|regMaskInt [2]),
	.prn(vcc));
// synopsys translate_off
defparam \IP_convolution_coprocessor|INTERFACE|AIP|STATUS|regMaskInt[2] .is_wysiwyg = "true";
defparam \IP_convolution_coprocessor|INTERFACE|AIP|STATUS|regMaskInt[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y3_N18
fiftyfivenm_lcell_comb \IP_convolution_coprocessor|INTERFACE|AIP|MUX|Mux13~0 (
// Equation(s):
// \IP_convolution_coprocessor|INTERFACE|AIP|MUX|Mux13~0_combout  = (!\IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|Equal0~0_combout  & (\IP_convolution_coprocessor|INTERFACE|AIP|STATUS|regMaskInt [2] & !\IPM|IPM_REG|regConf [0]))

	.dataa(gnd),
	.datab(\IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|Equal0~0_combout ),
	.datac(\IP_convolution_coprocessor|INTERFACE|AIP|STATUS|regMaskInt [2]),
	.datad(\IPM|IPM_REG|regConf [0]),
	.cin(gnd),
	.combout(\IP_convolution_coprocessor|INTERFACE|AIP|MUX|Mux13~0_combout ),
	.cout());
// synopsys translate_off
defparam \IP_convolution_coprocessor|INTERFACE|AIP|MUX|Mux13~0 .lut_mask = 16'h0030;
defparam \IP_convolution_coprocessor|INTERFACE|AIP|MUX|Mux13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y3_N19
dffeas \IPM|IPM_REG|regDataOut[2][2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\IP_convolution_coprocessor|INTERFACE|AIP|MUX|Mux13~0_combout ),
	.asdata(vcc),
	.clrn(!\wireReset~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\IPM|IPM_REG|regRDIP~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IPM|IPM_REG|regDataOut[2][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \IPM|IPM_REG|regDataOut[2][2] .is_wysiwyg = "true";
defparam \IPM|IPM_REG|regDataOut[2][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y4_N18
fiftyfivenm_lcell_comb \IPM|IPM_REG|dataMCUOut[2]~12 (
// Equation(s):
// \IPM|IPM_REG|dataMCUOut[2]~12_combout  = (\IPM|IPM_REG|Equal1~0_combout  & (!\addressMCU[3]~input_o  & (\IPM|IPM_REG|regCtrl [2] & \addressMCU[2]~input_o )))

	.dataa(\IPM|IPM_REG|Equal1~0_combout ),
	.datab(\addressMCU[3]~input_o ),
	.datac(\IPM|IPM_REG|regCtrl [2]),
	.datad(\addressMCU[2]~input_o ),
	.cin(gnd),
	.combout(\IPM|IPM_REG|dataMCUOut[2]~12_combout ),
	.cout());
// synopsys translate_off
defparam \IPM|IPM_REG|dataMCUOut[2]~12 .lut_mask = 16'h2000;
defparam \IPM|IPM_REG|dataMCUOut[2]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y4_N12
fiftyfivenm_lcell_comb \IPM|IPM_REG|dataMCUOut[2]~13 (
// Equation(s):
// \IPM|IPM_REG|dataMCUOut[2]~13_combout  = (\IPM|IPM_REG|dataMCUOut[1]~3_combout  & ((\IPM|IPM_REG|dataMCUOut[1]~4_combout  & (\IPM|IPM_REG|regDataOut[2][2]~q )) # (!\IPM|IPM_REG|dataMCUOut[1]~4_combout  & ((\IPM|IPM_REG|dataMCUOut[2]~12_combout ))))) # 
// (!\IPM|IPM_REG|dataMCUOut[1]~3_combout  & (((!\IPM|IPM_REG|dataMCUOut[1]~4_combout ))))

	.dataa(\IPM|IPM_REG|regDataOut[2][2]~q ),
	.datab(\IPM|IPM_REG|dataMCUOut[1]~3_combout ),
	.datac(\IPM|IPM_REG|dataMCUOut[1]~4_combout ),
	.datad(\IPM|IPM_REG|dataMCUOut[2]~12_combout ),
	.cin(gnd),
	.combout(\IPM|IPM_REG|dataMCUOut[2]~13_combout ),
	.cout());
// synopsys translate_off
defparam \IPM|IPM_REG|dataMCUOut[2]~13 .lut_mask = 16'h8F83;
defparam \IPM|IPM_REG|dataMCUOut[2]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y4_N12
fiftyfivenm_lcell_comb \IPM|IPM_REG|dataMCUOut[2]~14 (
// Equation(s):
// \IPM|IPM_REG|dataMCUOut[2]~14_combout  = (\IPM|IPM_REG|dataMCUOut[2]~13_combout  & ((\IPM|IPM_REG|regDataOut[0][2]~q ) # ((\IPM|IPM_REG|dataMCUOut[1]~1_combout )))) # (!\IPM|IPM_REG|dataMCUOut[2]~13_combout  & (((\IPM|IPM_REG|regDataOut[1][2]~q  & 
// !\IPM|IPM_REG|dataMCUOut[1]~1_combout ))))

	.dataa(\IPM|IPM_REG|regDataOut[0][2]~q ),
	.datab(\IPM|IPM_REG|regDataOut[1][2]~q ),
	.datac(\IPM|IPM_REG|dataMCUOut[2]~13_combout ),
	.datad(\IPM|IPM_REG|dataMCUOut[1]~1_combout ),
	.cin(gnd),
	.combout(\IPM|IPM_REG|dataMCUOut[2]~14_combout ),
	.cout());
// synopsys translate_off
defparam \IPM|IPM_REG|dataMCUOut[2]~14 .lut_mask = 16'hF0AC;
defparam \IPM|IPM_REG|dataMCUOut[2]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y4_N2
fiftyfivenm_lcell_comb \IPM|IPM_REG|dataMCUOut[2]~15 (
// Equation(s):
// \IPM|IPM_REG|dataMCUOut[2]~15_combout  = (\IPM|IPM_REG|Equal0~0_combout  & ((\IPM|IPM_REG|regConf [2]))) # (!\IPM|IPM_REG|Equal0~0_combout  & (\IPM|IPM_REG|dataMCUOut[2]~14_combout ))

	.dataa(\IPM|IPM_REG|dataMCUOut[2]~14_combout ),
	.datab(\IPM|IPM_REG|Equal0~0_combout ),
	.datac(\IPM|IPM_REG|regConf [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\IPM|IPM_REG|dataMCUOut[2]~15_combout ),
	.cout());
// synopsys translate_off
defparam \IPM|IPM_REG|dataMCUOut[2]~15 .lut_mask = 16'hE2E2;
defparam \IPM|IPM_REG|dataMCUOut[2]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y5_N18
fiftyfivenm_lcell_comb \IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass[24]~feeder (
// Equation(s):
// \IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass[24]~feeder_combout  = \IP_convolution_coprocessor|CORE|currentZ_reg|data_o [11]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\IP_convolution_coprocessor|CORE|currentZ_reg|data_o [11]),
	.cin(gnd),
	.combout(\IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass[24]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass[24]~feeder .lut_mask = 16'hFF00;
defparam \IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass[24]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y5_N19
dffeas \IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass[24] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass[24]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass [24]),
	.prn(vcc));
// synopsys translate_off
defparam \IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass[24] .is_wysiwyg = "true";
defparam \IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y5_N16
fiftyfivenm_lcell_comb \IP_convolution_coprocessor|INTERFACE|AIP|MUX|Mux20~0 (
// Equation(s):
// \IP_convolution_coprocessor|INTERFACE|AIP|MUX|Mux20~0_combout  = (!\IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|Equal4~1_combout  & ((\IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure~3_combout  & 
// ((\IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass [24]))) # (!\IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure~3_combout  & 
// (\IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0|auto_generated|ram_block1a11 ))))

	.dataa(\IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0|auto_generated|ram_block1a11 ),
	.datab(\IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass [24]),
	.datac(\IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|Equal4~1_combout ),
	.datad(\IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure~3_combout ),
	.cin(gnd),
	.combout(\IP_convolution_coprocessor|INTERFACE|AIP|MUX|Mux20~0_combout ),
	.cout());
// synopsys translate_off
defparam \IP_convolution_coprocessor|INTERFACE|AIP|MUX|Mux20~0 .lut_mask = 16'h0C0A;
defparam \IP_convolution_coprocessor|INTERFACE|AIP|MUX|Mux20~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y5_N17
dffeas \IPM|IPM_REG|regDataOut[1][3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\IP_convolution_coprocessor|INTERFACE|AIP|MUX|Mux20~0_combout ),
	.asdata(vcc),
	.clrn(!\wireReset~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\IPM|IPM_REG|regRDIP~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IPM|IPM_REG|regDataOut[1][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \IPM|IPM_REG|regDataOut[1][3] .is_wysiwyg = "true";
defparam \IPM|IPM_REG|regDataOut[1][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y3_N20
fiftyfivenm_lcell_comb \IPM|IPM_REG|regDataIn[2][3]~feeder (
// Equation(s):
// \IPM|IPM_REG|regDataIn[2][3]~feeder_combout  = \dataMCU[3]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataMCU[3]~input_o ),
	.cin(gnd),
	.combout(\IPM|IPM_REG|regDataIn[2][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \IPM|IPM_REG|regDataIn[2][3]~feeder .lut_mask = 16'hFF00;
defparam \IPM|IPM_REG|regDataIn[2][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y3_N21
dffeas \IPM|IPM_REG|regDataIn[2][3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\IPM|IPM_REG|regDataIn[2][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\wireReset~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\IPM|IPM_REG|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IPM|IPM_REG|regDataIn[2][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \IPM|IPM_REG|regDataIn[2][3] .is_wysiwyg = "true";
defparam \IPM|IPM_REG|regDataIn[2][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y3_N21
dffeas \IP_convolution_coprocessor|INTERFACE|AIP|STATUS|regMaskInt[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\IPM|IPM_REG|regDataIn[2][3]~q ),
	.clrn(!\wireReset~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|setStatus~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IP_convolution_coprocessor|INTERFACE|AIP|STATUS|regMaskInt [3]),
	.prn(vcc));
// synopsys translate_off
defparam \IP_convolution_coprocessor|INTERFACE|AIP|STATUS|regMaskInt[3] .is_wysiwyg = "true";
defparam \IP_convolution_coprocessor|INTERFACE|AIP|STATUS|regMaskInt[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y3_N12
fiftyfivenm_lcell_comb \IP_convolution_coprocessor|INTERFACE|AIP|MUX|Mux12~0 (
// Equation(s):
// \IP_convolution_coprocessor|INTERFACE|AIP|MUX|Mux12~0_combout  = (!\IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|Equal0~0_combout  & (\IP_convolution_coprocessor|INTERFACE|AIP|STATUS|regMaskInt [3] & !\IPM|IPM_REG|regConf [0]))

	.dataa(gnd),
	.datab(\IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|Equal0~0_combout ),
	.datac(\IP_convolution_coprocessor|INTERFACE|AIP|STATUS|regMaskInt [3]),
	.datad(\IPM|IPM_REG|regConf [0]),
	.cin(gnd),
	.combout(\IP_convolution_coprocessor|INTERFACE|AIP|MUX|Mux12~0_combout ),
	.cout());
// synopsys translate_off
defparam \IP_convolution_coprocessor|INTERFACE|AIP|MUX|Mux12~0 .lut_mask = 16'h0030;
defparam \IP_convolution_coprocessor|INTERFACE|AIP|MUX|Mux12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y3_N13
dffeas \IPM|IPM_REG|regDataOut[2][3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\IP_convolution_coprocessor|INTERFACE|AIP|MUX|Mux12~0_combout ),
	.asdata(vcc),
	.clrn(!\wireReset~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\IPM|IPM_REG|regRDIP~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IPM|IPM_REG|regDataOut[2][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \IPM|IPM_REG|regDataOut[2][3] .is_wysiwyg = "true";
defparam \IPM|IPM_REG|regDataOut[2][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y5_N14
fiftyfivenm_lcell_comb \IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass[16]~feeder (
// Equation(s):
// \IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass[16]~feeder_combout  = \IP_convolution_coprocessor|CORE|currentZ_reg|data_o [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\IP_convolution_coprocessor|CORE|currentZ_reg|data_o [3]),
	.cin(gnd),
	.combout(\IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass[16]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass[16]~feeder .lut_mask = 16'hFF00;
defparam \IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass[16]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y5_N15
dffeas \IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass[16] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass[16]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass [16]),
	.prn(vcc));
// synopsys translate_off
defparam \IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass[16] .is_wysiwyg = "true";
defparam \IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y5_N18
fiftyfivenm_lcell_comb \IPM|IPM_REG|regDataOut[0][3]~3 (
// Equation(s):
// \IPM|IPM_REG|regDataOut[0][3]~3_combout  = (\IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure~3_combout  & (\IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass [16])) # 
// (!\IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure~3_combout  & ((\IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0|auto_generated|ram_block1a3 )))

	.dataa(\IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure~3_combout ),
	.datab(\IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass [16]),
	.datac(gnd),
	.datad(\IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0|auto_generated|ram_block1a3 ),
	.cin(gnd),
	.combout(\IPM|IPM_REG|regDataOut[0][3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \IPM|IPM_REG|regDataOut[0][3]~3 .lut_mask = 16'hDD88;
defparam \IPM|IPM_REG|regDataOut[0][3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y5_N19
dffeas \IPM|IPM_REG|regDataOut[0][3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\IPM|IPM_REG|regDataOut[0][3]~3_combout ),
	.asdata(\IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|Equal0~1_combout ),
	.clrn(!\wireReset~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|Equal4~1_combout ),
	.ena(\IPM|IPM_REG|regRDIP~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IPM|IPM_REG|regDataOut[0][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \IPM|IPM_REG|regDataOut[0][3] .is_wysiwyg = "true";
defparam \IPM|IPM_REG|regDataOut[0][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y3_N30
fiftyfivenm_lcell_comb \IPM|IPM_REG|dataMCUOut[3]~16 (
// Equation(s):
// \IPM|IPM_REG|dataMCUOut[3]~16_combout  = (!\addressMCU[0]~input_o  & ((\addressMCU[1]~input_o  & (\IPM|IPM_REG|regDataOut[2][3]~q )) # (!\addressMCU[1]~input_o  & ((\IPM|IPM_REG|regDataOut[0][3]~q )))))

	.dataa(\IPM|IPM_REG|regDataOut[2][3]~q ),
	.datab(\IPM|IPM_REG|regDataOut[0][3]~q ),
	.datac(\addressMCU[0]~input_o ),
	.datad(\addressMCU[1]~input_o ),
	.cin(gnd),
	.combout(\IPM|IPM_REG|dataMCUOut[3]~16_combout ),
	.cout());
// synopsys translate_off
defparam \IPM|IPM_REG|dataMCUOut[3]~16 .lut_mask = 16'h0A0C;
defparam \IPM|IPM_REG|dataMCUOut[3]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y4_N22
fiftyfivenm_lcell_comb \IPM|IPM_REG|dataMCUOut[3]~17 (
// Equation(s):
// \IPM|IPM_REG|dataMCUOut[3]~17_combout  = (\IPM|IPM_REG|dataMCUOut[1]~0_combout  & ((\IPM|IPM_REG|dataMCUOut[3]~16_combout ) # ((\IPM|IPM_REG|regDataOut[1][3]~q  & \IPM|IPM_REG|Equal1~0_combout ))))

	.dataa(\IPM|IPM_REG|regDataOut[1][3]~q ),
	.datab(\IPM|IPM_REG|dataMCUOut[3]~16_combout ),
	.datac(\IPM|IPM_REG|Equal1~0_combout ),
	.datad(\IPM|IPM_REG|dataMCUOut[1]~0_combout ),
	.cin(gnd),
	.combout(\IPM|IPM_REG|dataMCUOut[3]~17_combout ),
	.cout());
// synopsys translate_off
defparam \IPM|IPM_REG|dataMCUOut[3]~17 .lut_mask = 16'hEC00;
defparam \IPM|IPM_REG|dataMCUOut[3]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y4_N6
fiftyfivenm_lcell_comb \IPM|IPM_REG|dataMCUOut[3]~18 (
// Equation(s):
// \IPM|IPM_REG|dataMCUOut[3]~18_combout  = (\IPM|IPM_REG|dataMCUOut[3]~17_combout ) # ((!\IPM|IPM_REG|dataMCUOut[1]~0_combout  & (\IPM|IPM_REG|regConf [3] & \IPM|IPM_REG|Equal0~0_combout )))

	.dataa(\IPM|IPM_REG|dataMCUOut[1]~0_combout ),
	.datab(\IPM|IPM_REG|dataMCUOut[3]~17_combout ),
	.datac(\IPM|IPM_REG|regConf [3]),
	.datad(\IPM|IPM_REG|Equal0~0_combout ),
	.cin(gnd),
	.combout(\IPM|IPM_REG|dataMCUOut[3]~18_combout ),
	.cout());
// synopsys translate_off
defparam \IPM|IPM_REG|dataMCUOut[3]~18 .lut_mask = 16'hDCCC;
defparam \IPM|IPM_REG|dataMCUOut[3]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y5_N28
fiftyfivenm_lcell_comb \IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass[17]~feeder (
// Equation(s):
// \IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass[17]~feeder_combout  = \IP_convolution_coprocessor|CORE|currentZ_reg|data_o [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(\IP_convolution_coprocessor|CORE|currentZ_reg|data_o [4]),
	.datad(gnd),
	.cin(gnd),
	.combout(\IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass[17]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass[17]~feeder .lut_mask = 16'hF0F0;
defparam \IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass[17]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y5_N29
dffeas \IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass[17] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass[17]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass [17]),
	.prn(vcc));
// synopsys translate_off
defparam \IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass[17] .is_wysiwyg = "true";
defparam \IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y5_N14
fiftyfivenm_lcell_comb \IP_convolution_coprocessor|INTERFACE|AIP|MUX|Mux27~0 (
// Equation(s):
// \IP_convolution_coprocessor|INTERFACE|AIP|MUX|Mux27~0_combout  = (!\IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|Equal4~1_combout  & ((\IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure~3_combout  & 
// ((\IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass [17]))) # (!\IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure~3_combout  & 
// (\IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0|auto_generated|ram_block1a4 ))))

	.dataa(\IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0|auto_generated|ram_block1a4 ),
	.datab(\IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass [17]),
	.datac(\IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|Equal4~1_combout ),
	.datad(\IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure~3_combout ),
	.cin(gnd),
	.combout(\IP_convolution_coprocessor|INTERFACE|AIP|MUX|Mux27~0_combout ),
	.cout());
// synopsys translate_off
defparam \IP_convolution_coprocessor|INTERFACE|AIP|MUX|Mux27~0 .lut_mask = 16'h0C0A;
defparam \IP_convolution_coprocessor|INTERFACE|AIP|MUX|Mux27~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y5_N15
dffeas \IPM|IPM_REG|regDataOut[0][4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\IP_convolution_coprocessor|INTERFACE|AIP|MUX|Mux27~0_combout ),
	.asdata(vcc),
	.clrn(!\wireReset~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\IPM|IPM_REG|regRDIP~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IPM|IPM_REG|regDataOut[0][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \IPM|IPM_REG|regDataOut[0][4] .is_wysiwyg = "true";
defparam \IPM|IPM_REG|regDataOut[0][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y5_N20
fiftyfivenm_lcell_comb \IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass[25]~feeder (
// Equation(s):
// \IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass[25]~feeder_combout  = \IP_convolution_coprocessor|CORE|currentZ_reg|data_o [12]

	.dataa(gnd),
	.datab(gnd),
	.datac(\IP_convolution_coprocessor|CORE|currentZ_reg|data_o [12]),
	.datad(gnd),
	.cin(gnd),
	.combout(\IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass[25]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass[25]~feeder .lut_mask = 16'hF0F0;
defparam \IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass[25]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y5_N21
dffeas \IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass[25] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass[25]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass [25]),
	.prn(vcc));
// synopsys translate_off
defparam \IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass[25] .is_wysiwyg = "true";
defparam \IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y5_N16
fiftyfivenm_lcell_comb \IPM|IPM_REG|regDataOut[1][4]~4 (
// Equation(s):
// \IPM|IPM_REG|regDataOut[1][4]~4_combout  = (\IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure~3_combout  & ((\IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass [25]))) # 
// (!\IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure~3_combout  & (\IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0|auto_generated|ram_block1a12 ))

	.dataa(\IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0|auto_generated|ram_block1a12 ),
	.datab(\IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass [25]),
	.datac(gnd),
	.datad(\IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure~3_combout ),
	.cin(gnd),
	.combout(\IPM|IPM_REG|regDataOut[1][4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \IPM|IPM_REG|regDataOut[1][4]~4 .lut_mask = 16'hCCAA;
defparam \IPM|IPM_REG|regDataOut[1][4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y5_N17
dffeas \IPM|IPM_REG|regDataOut[1][4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\IPM|IPM_REG|regDataOut[1][4]~4_combout ),
	.asdata(\IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|Equal0~1_combout ),
	.clrn(!\wireReset~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|Equal4~1_combout ),
	.ena(\IPM|IPM_REG|regRDIP~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IPM|IPM_REG|regDataOut[1][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \IPM|IPM_REG|regDataOut[1][4] .is_wysiwyg = "true";
defparam \IPM|IPM_REG|regDataOut[1][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y3_N22
fiftyfivenm_lcell_comb \IPM|IPM_REG|Mux3~0 (
// Equation(s):
// \IPM|IPM_REG|Mux3~0_combout  = (\addressMCU[0]~input_o  & (((\IPM|IPM_REG|regDataOut[1][4]~q ) # (\addressMCU[1]~input_o )))) # (!\addressMCU[0]~input_o  & (\IPM|IPM_REG|regDataOut[0][4]~q  & ((!\addressMCU[1]~input_o ))))

	.dataa(\IPM|IPM_REG|regDataOut[0][4]~q ),
	.datab(\IPM|IPM_REG|regDataOut[1][4]~q ),
	.datac(\addressMCU[0]~input_o ),
	.datad(\addressMCU[1]~input_o ),
	.cin(gnd),
	.combout(\IPM|IPM_REG|Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \IPM|IPM_REG|Mux3~0 .lut_mask = 16'hF0CA;
defparam \IPM|IPM_REG|Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y3_N23
dffeas \IPM|IPM_REG|regDataIn[2][4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataMCU[4]~input_o ),
	.clrn(!\wireReset~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\IPM|IPM_REG|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IPM|IPM_REG|regDataIn[2][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \IPM|IPM_REG|regDataIn[2][4] .is_wysiwyg = "true";
defparam \IPM|IPM_REG|regDataIn[2][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y3_N18
fiftyfivenm_lcell_comb \IP_convolution_coprocessor|INTERFACE|AIP|STATUS|regMaskInt[4]~feeder (
// Equation(s):
// \IP_convolution_coprocessor|INTERFACE|AIP|STATUS|regMaskInt[4]~feeder_combout  = \IPM|IPM_REG|regDataIn[2][4]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\IPM|IPM_REG|regDataIn[2][4]~q ),
	.cin(gnd),
	.combout(\IP_convolution_coprocessor|INTERFACE|AIP|STATUS|regMaskInt[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \IP_convolution_coprocessor|INTERFACE|AIP|STATUS|regMaskInt[4]~feeder .lut_mask = 16'hFF00;
defparam \IP_convolution_coprocessor|INTERFACE|AIP|STATUS|regMaskInt[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y3_N19
dffeas \IP_convolution_coprocessor|INTERFACE|AIP|STATUS|regMaskInt[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\IP_convolution_coprocessor|INTERFACE|AIP|STATUS|regMaskInt[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\wireReset~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|setStatus~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IP_convolution_coprocessor|INTERFACE|AIP|STATUS|regMaskInt [4]),
	.prn(vcc));
// synopsys translate_off
defparam \IP_convolution_coprocessor|INTERFACE|AIP|STATUS|regMaskInt[4] .is_wysiwyg = "true";
defparam \IP_convolution_coprocessor|INTERFACE|AIP|STATUS|regMaskInt[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y3_N24
fiftyfivenm_lcell_comb \IP_convolution_coprocessor|INTERFACE|AIP|MUX|Mux11~0 (
// Equation(s):
// \IP_convolution_coprocessor|INTERFACE|AIP|MUX|Mux11~0_combout  = (!\IPM|IPM_REG|regConf [0] & (\IP_convolution_coprocessor|INTERFACE|AIP|STATUS|regMaskInt [4] & !\IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|Equal0~0_combout ))

	.dataa(\IPM|IPM_REG|regConf [0]),
	.datab(\IP_convolution_coprocessor|INTERFACE|AIP|STATUS|regMaskInt [4]),
	.datac(gnd),
	.datad(\IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|Equal0~0_combout ),
	.cin(gnd),
	.combout(\IP_convolution_coprocessor|INTERFACE|AIP|MUX|Mux11~0_combout ),
	.cout());
// synopsys translate_off
defparam \IP_convolution_coprocessor|INTERFACE|AIP|MUX|Mux11~0 .lut_mask = 16'h0044;
defparam \IP_convolution_coprocessor|INTERFACE|AIP|MUX|Mux11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y3_N25
dffeas \IPM|IPM_REG|regDataOut[2][4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\IP_convolution_coprocessor|INTERFACE|AIP|MUX|Mux11~0_combout ),
	.asdata(vcc),
	.clrn(!\wireReset~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\IPM|IPM_REG|regRDIP~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IPM|IPM_REG|regDataOut[2][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \IPM|IPM_REG|regDataOut[2][4] .is_wysiwyg = "true";
defparam \IPM|IPM_REG|regDataOut[2][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y3_N8
fiftyfivenm_lcell_comb \IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|selMux[0]~0 (
// Equation(s):
// \IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|selMux[0]~0_combout  = (\IPM|IPM_REG|regConf [0]) # ((\IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|Equal0~0_combout  & !\IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|Equal4~0_combout ))

	.dataa(gnd),
	.datab(\IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|Equal0~0_combout ),
	.datac(\IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|Equal4~0_combout ),
	.datad(\IPM|IPM_REG|regConf [0]),
	.cin(gnd),
	.combout(\IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|selMux[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|selMux[0]~0 .lut_mask = 16'hFF0C;
defparam \IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|selMux[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y3_N9
dffeas \IPM|IPM_REG|regDataOut[3][4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|selMux[0]~0_combout ),
	.asdata(vcc),
	.clrn(!\wireReset~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\IPM|IPM_REG|regRDIP~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IPM|IPM_REG|regDataOut[3][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \IPM|IPM_REG|regDataOut[3][4] .is_wysiwyg = "true";
defparam \IPM|IPM_REG|regDataOut[3][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y3_N14
fiftyfivenm_lcell_comb \IPM|IPM_REG|Mux3~1 (
// Equation(s):
// \IPM|IPM_REG|Mux3~1_combout  = (\IPM|IPM_REG|Mux3~0_combout  & (((\IPM|IPM_REG|regDataOut[3][4]~q ) # (!\addressMCU[1]~input_o )))) # (!\IPM|IPM_REG|Mux3~0_combout  & (\IPM|IPM_REG|regDataOut[2][4]~q  & ((\addressMCU[1]~input_o ))))

	.dataa(\IPM|IPM_REG|Mux3~0_combout ),
	.datab(\IPM|IPM_REG|regDataOut[2][4]~q ),
	.datac(\IPM|IPM_REG|regDataOut[3][4]~q ),
	.datad(\addressMCU[1]~input_o ),
	.cin(gnd),
	.combout(\IPM|IPM_REG|Mux3~1_combout ),
	.cout());
// synopsys translate_off
defparam \IPM|IPM_REG|Mux3~1 .lut_mask = 16'hE4AA;
defparam \IPM|IPM_REG|Mux3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y4_N10
fiftyfivenm_lcell_comb \IPM|IPM_REG|dataMCUOut[4]~19 (
// Equation(s):
// \IPM|IPM_REG|dataMCUOut[4]~19_combout  = (\IPM|IPM_REG|dataMCUOut[1]~0_combout  & (((\IPM|IPM_REG|Mux3~1_combout )))) # (!\IPM|IPM_REG|dataMCUOut[1]~0_combout  & (\IPM|IPM_REG|regConf [4] & ((\IPM|IPM_REG|Equal0~0_combout ))))

	.dataa(\IPM|IPM_REG|dataMCUOut[1]~0_combout ),
	.datab(\IPM|IPM_REG|regConf [4]),
	.datac(\IPM|IPM_REG|Mux3~1_combout ),
	.datad(\IPM|IPM_REG|Equal0~0_combout ),
	.cin(gnd),
	.combout(\IPM|IPM_REG|dataMCUOut[4]~19_combout ),
	.cout());
// synopsys translate_off
defparam \IPM|IPM_REG|dataMCUOut[4]~19 .lut_mask = 16'hE4A0;
defparam \IPM|IPM_REG|dataMCUOut[4]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y5_N22
fiftyfivenm_lcell_comb \IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass[18]~feeder (
// Equation(s):
// \IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass[18]~feeder_combout  = \IP_convolution_coprocessor|CORE|currentZ_reg|data_o [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\IP_convolution_coprocessor|CORE|currentZ_reg|data_o [5]),
	.cin(gnd),
	.combout(\IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass[18]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass[18]~feeder .lut_mask = 16'hFF00;
defparam \IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass[18]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y5_N23
dffeas \IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass[18] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass[18]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass [18]),
	.prn(vcc));
// synopsys translate_off
defparam \IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass[18] .is_wysiwyg = "true";
defparam \IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y5_N4
fiftyfivenm_lcell_comb \IP_convolution_coprocessor|INTERFACE|AIP|MUX|Mux26~0 (
// Equation(s):
// \IP_convolution_coprocessor|INTERFACE|AIP|MUX|Mux26~0_combout  = (!\IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|Equal4~1_combout  & ((\IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure~3_combout  & 
// (\IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass [18])) # (!\IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure~3_combout  & 
// ((\IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0|auto_generated|ram_block1a5 )))))

	.dataa(\IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass [18]),
	.datab(\IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|Equal4~1_combout ),
	.datac(\IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0|auto_generated|ram_block1a5 ),
	.datad(\IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure~3_combout ),
	.cin(gnd),
	.combout(\IP_convolution_coprocessor|INTERFACE|AIP|MUX|Mux26~0_combout ),
	.cout());
// synopsys translate_off
defparam \IP_convolution_coprocessor|INTERFACE|AIP|MUX|Mux26~0 .lut_mask = 16'h2230;
defparam \IP_convolution_coprocessor|INTERFACE|AIP|MUX|Mux26~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y5_N5
dffeas \IPM|IPM_REG|regDataOut[0][5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\IP_convolution_coprocessor|INTERFACE|AIP|MUX|Mux26~0_combout ),
	.asdata(vcc),
	.clrn(!\wireReset~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\IPM|IPM_REG|regRDIP~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IPM|IPM_REG|regDataOut[0][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \IPM|IPM_REG|regDataOut[0][5] .is_wysiwyg = "true";
defparam \IPM|IPM_REG|regDataOut[0][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y3_N5
dffeas \IPM|IPM_REG|regDataIn[2][5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataMCU[5]~input_o ),
	.clrn(!\wireReset~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\IPM|IPM_REG|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IPM|IPM_REG|regDataIn[2][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \IPM|IPM_REG|regDataIn[2][5] .is_wysiwyg = "true";
defparam \IPM|IPM_REG|regDataIn[2][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y3_N4
fiftyfivenm_lcell_comb \IP_convolution_coprocessor|INTERFACE|AIP|STATUS|regMaskInt[5]~feeder (
// Equation(s):
// \IP_convolution_coprocessor|INTERFACE|AIP|STATUS|regMaskInt[5]~feeder_combout  = \IPM|IPM_REG|regDataIn[2][5]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\IPM|IPM_REG|regDataIn[2][5]~q ),
	.cin(gnd),
	.combout(\IP_convolution_coprocessor|INTERFACE|AIP|STATUS|regMaskInt[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \IP_convolution_coprocessor|INTERFACE|AIP|STATUS|regMaskInt[5]~feeder .lut_mask = 16'hFF00;
defparam \IP_convolution_coprocessor|INTERFACE|AIP|STATUS|regMaskInt[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y3_N5
dffeas \IP_convolution_coprocessor|INTERFACE|AIP|STATUS|regMaskInt[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\IP_convolution_coprocessor|INTERFACE|AIP|STATUS|regMaskInt[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\wireReset~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|setStatus~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IP_convolution_coprocessor|INTERFACE|AIP|STATUS|regMaskInt [5]),
	.prn(vcc));
// synopsys translate_off
defparam \IP_convolution_coprocessor|INTERFACE|AIP|STATUS|regMaskInt[5] .is_wysiwyg = "true";
defparam \IP_convolution_coprocessor|INTERFACE|AIP|STATUS|regMaskInt[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y3_N0
fiftyfivenm_lcell_comb \IP_convolution_coprocessor|INTERFACE|AIP|MUX|Mux10~0 (
// Equation(s):
// \IP_convolution_coprocessor|INTERFACE|AIP|MUX|Mux10~0_combout  = (\IP_convolution_coprocessor|INTERFACE|AIP|STATUS|regMaskInt [5] & (!\IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|Equal0~0_combout  & !\IPM|IPM_REG|regConf [0]))

	.dataa(\IP_convolution_coprocessor|INTERFACE|AIP|STATUS|regMaskInt [5]),
	.datab(\IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|Equal0~0_combout ),
	.datac(gnd),
	.datad(\IPM|IPM_REG|regConf [0]),
	.cin(gnd),
	.combout(\IP_convolution_coprocessor|INTERFACE|AIP|MUX|Mux10~0_combout ),
	.cout());
// synopsys translate_off
defparam \IP_convolution_coprocessor|INTERFACE|AIP|MUX|Mux10~0 .lut_mask = 16'h0022;
defparam \IP_convolution_coprocessor|INTERFACE|AIP|MUX|Mux10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y3_N1
dffeas \IPM|IPM_REG|regDataOut[2][5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\IP_convolution_coprocessor|INTERFACE|AIP|MUX|Mux10~0_combout ),
	.asdata(vcc),
	.clrn(!\wireReset~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\IPM|IPM_REG|regRDIP~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IPM|IPM_REG|regDataOut[2][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \IPM|IPM_REG|regDataOut[2][5] .is_wysiwyg = "true";
defparam \IPM|IPM_REG|regDataOut[2][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y4_N18
fiftyfivenm_lcell_comb \IPM|IPM_REG|dataMCUOut[5]~20 (
// Equation(s):
// \IPM|IPM_REG|dataMCUOut[5]~20_combout  = (!\addressMCU[0]~input_o  & ((\addressMCU[1]~input_o  & ((\IPM|IPM_REG|regDataOut[2][5]~q ))) # (!\addressMCU[1]~input_o  & (\IPM|IPM_REG|regDataOut[0][5]~q ))))

	.dataa(\IPM|IPM_REG|regDataOut[0][5]~q ),
	.datab(\IPM|IPM_REG|regDataOut[2][5]~q ),
	.datac(\addressMCU[0]~input_o ),
	.datad(\addressMCU[1]~input_o ),
	.cin(gnd),
	.combout(\IPM|IPM_REG|dataMCUOut[5]~20_combout ),
	.cout());
// synopsys translate_off
defparam \IPM|IPM_REG|dataMCUOut[5]~20 .lut_mask = 16'h0C0A;
defparam \IPM|IPM_REG|dataMCUOut[5]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y5_N12
fiftyfivenm_lcell_comb \IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass[26]~feeder (
// Equation(s):
// \IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass[26]~feeder_combout  = \IP_convolution_coprocessor|CORE|currentZ_reg|data_o [13]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\IP_convolution_coprocessor|CORE|currentZ_reg|data_o [13]),
	.cin(gnd),
	.combout(\IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass[26]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass[26]~feeder .lut_mask = 16'hFF00;
defparam \IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass[26]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y5_N13
dffeas \IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass[26] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass[26]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass [26]),
	.prn(vcc));
// synopsys translate_off
defparam \IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass[26] .is_wysiwyg = "true";
defparam \IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y5_N10
fiftyfivenm_lcell_comb \IP_convolution_coprocessor|INTERFACE|AIP|MUX|Mux18~0 (
// Equation(s):
// \IP_convolution_coprocessor|INTERFACE|AIP|MUX|Mux18~0_combout  = (!\IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|Equal4~1_combout  & ((\IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure~3_combout  & 
// (\IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass [26])) # (!\IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure~3_combout  & 
// ((\IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0|auto_generated|ram_block1a13 )))))

	.dataa(\IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass [26]),
	.datab(\IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0|auto_generated|ram_block1a13 ),
	.datac(\IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|Equal4~1_combout ),
	.datad(\IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure~3_combout ),
	.cin(gnd),
	.combout(\IP_convolution_coprocessor|INTERFACE|AIP|MUX|Mux18~0_combout ),
	.cout());
// synopsys translate_off
defparam \IP_convolution_coprocessor|INTERFACE|AIP|MUX|Mux18~0 .lut_mask = 16'h0A0C;
defparam \IP_convolution_coprocessor|INTERFACE|AIP|MUX|Mux18~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y5_N11
dffeas \IPM|IPM_REG|regDataOut[1][5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\IP_convolution_coprocessor|INTERFACE|AIP|MUX|Mux18~0_combout ),
	.asdata(vcc),
	.clrn(!\wireReset~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\IPM|IPM_REG|regRDIP~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IPM|IPM_REG|regDataOut[1][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \IPM|IPM_REG|regDataOut[1][5] .is_wysiwyg = "true";
defparam \IPM|IPM_REG|regDataOut[1][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y4_N8
fiftyfivenm_lcell_comb \IPM|IPM_REG|dataMCUOut[5]~21 (
// Equation(s):
// \IPM|IPM_REG|dataMCUOut[5]~21_combout  = (\IPM|IPM_REG|dataMCUOut[1]~0_combout  & ((\IPM|IPM_REG|dataMCUOut[5]~20_combout ) # ((\IPM|IPM_REG|regDataOut[1][5]~q  & \IPM|IPM_REG|Equal1~0_combout ))))

	.dataa(\IPM|IPM_REG|dataMCUOut[1]~0_combout ),
	.datab(\IPM|IPM_REG|dataMCUOut[5]~20_combout ),
	.datac(\IPM|IPM_REG|regDataOut[1][5]~q ),
	.datad(\IPM|IPM_REG|Equal1~0_combout ),
	.cin(gnd),
	.combout(\IPM|IPM_REG|dataMCUOut[5]~21_combout ),
	.cout());
// synopsys translate_off
defparam \IPM|IPM_REG|dataMCUOut[5]~21 .lut_mask = 16'hA888;
defparam \IPM|IPM_REG|dataMCUOut[5]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y3_N10
fiftyfivenm_lcell_comb \IPM|IPM_REG|regDataIn[2][6]~feeder (
// Equation(s):
// \IPM|IPM_REG|regDataIn[2][6]~feeder_combout  = \dataMCU[6]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataMCU[6]~input_o ),
	.cin(gnd),
	.combout(\IPM|IPM_REG|regDataIn[2][6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \IPM|IPM_REG|regDataIn[2][6]~feeder .lut_mask = 16'hFF00;
defparam \IPM|IPM_REG|regDataIn[2][6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y3_N11
dffeas \IPM|IPM_REG|regDataIn[2][6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\IPM|IPM_REG|regDataIn[2][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\wireReset~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\IPM|IPM_REG|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IPM|IPM_REG|regDataIn[2][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \IPM|IPM_REG|regDataIn[2][6] .is_wysiwyg = "true";
defparam \IPM|IPM_REG|regDataIn[2][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y3_N11
dffeas \IP_convolution_coprocessor|INTERFACE|AIP|STATUS|regMaskInt[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\IPM|IPM_REG|regDataIn[2][6]~q ),
	.clrn(!\wireReset~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|setStatus~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IP_convolution_coprocessor|INTERFACE|AIP|STATUS|regMaskInt [6]),
	.prn(vcc));
// synopsys translate_off
defparam \IP_convolution_coprocessor|INTERFACE|AIP|STATUS|regMaskInt[6] .is_wysiwyg = "true";
defparam \IP_convolution_coprocessor|INTERFACE|AIP|STATUS|regMaskInt[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y3_N2
fiftyfivenm_lcell_comb \IP_convolution_coprocessor|INTERFACE|AIP|MUX|Mux9~0 (
// Equation(s):
// \IP_convolution_coprocessor|INTERFACE|AIP|MUX|Mux9~0_combout  = (!\IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|Equal0~0_combout  & (\IP_convolution_coprocessor|INTERFACE|AIP|STATUS|regMaskInt [6] & !\IPM|IPM_REG|regConf [0]))

	.dataa(gnd),
	.datab(\IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|Equal0~0_combout ),
	.datac(\IP_convolution_coprocessor|INTERFACE|AIP|STATUS|regMaskInt [6]),
	.datad(\IPM|IPM_REG|regConf [0]),
	.cin(gnd),
	.combout(\IP_convolution_coprocessor|INTERFACE|AIP|MUX|Mux9~0_combout ),
	.cout());
// synopsys translate_off
defparam \IP_convolution_coprocessor|INTERFACE|AIP|MUX|Mux9~0 .lut_mask = 16'h0030;
defparam \IP_convolution_coprocessor|INTERFACE|AIP|MUX|Mux9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y3_N3
dffeas \IPM|IPM_REG|regDataOut[2][6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\IP_convolution_coprocessor|INTERFACE|AIP|MUX|Mux9~0_combout ),
	.asdata(vcc),
	.clrn(!\wireReset~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\IPM|IPM_REG|regRDIP~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IPM|IPM_REG|regDataOut[2][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \IPM|IPM_REG|regDataOut[2][6] .is_wysiwyg = "true";
defparam \IPM|IPM_REG|regDataOut[2][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y5_N6
fiftyfivenm_lcell_comb \IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass[19]~feeder (
// Equation(s):
// \IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass[19]~feeder_combout  = \IP_convolution_coprocessor|CORE|currentZ_reg|data_o [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(\IP_convolution_coprocessor|CORE|currentZ_reg|data_o [6]),
	.datad(gnd),
	.cin(gnd),
	.combout(\IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass[19]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass[19]~feeder .lut_mask = 16'hF0F0;
defparam \IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass[19]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y5_N7
dffeas \IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass[19] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass[19]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass [19]),
	.prn(vcc));
// synopsys translate_off
defparam \IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass[19] .is_wysiwyg = "true";
defparam \IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y5_N24
fiftyfivenm_lcell_comb \IP_convolution_coprocessor|INTERFACE|AIP|MUX|Mux25~0 (
// Equation(s):
// \IP_convolution_coprocessor|INTERFACE|AIP|MUX|Mux25~0_combout  = (!\IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|Equal4~1_combout  & ((\IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure~3_combout  & 
// (\IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass [19])) # (!\IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure~3_combout  & 
// ((\IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0|auto_generated|ram_block1a6 )))))

	.dataa(\IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass [19]),
	.datab(\IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0|auto_generated|ram_block1a6 ),
	.datac(\IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|Equal4~1_combout ),
	.datad(\IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure~3_combout ),
	.cin(gnd),
	.combout(\IP_convolution_coprocessor|INTERFACE|AIP|MUX|Mux25~0_combout ),
	.cout());
// synopsys translate_off
defparam \IP_convolution_coprocessor|INTERFACE|AIP|MUX|Mux25~0 .lut_mask = 16'h0A0C;
defparam \IP_convolution_coprocessor|INTERFACE|AIP|MUX|Mux25~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y5_N25
dffeas \IPM|IPM_REG|regDataOut[0][6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\IP_convolution_coprocessor|INTERFACE|AIP|MUX|Mux25~0_combout ),
	.asdata(vcc),
	.clrn(!\wireReset~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\IPM|IPM_REG|regRDIP~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IPM|IPM_REG|regDataOut[0][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \IPM|IPM_REG|regDataOut[0][6] .is_wysiwyg = "true";
defparam \IPM|IPM_REG|regDataOut[0][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y4_N10
fiftyfivenm_lcell_comb \IPM|IPM_REG|dataMCUOut[6]~22 (
// Equation(s):
// \IPM|IPM_REG|dataMCUOut[6]~22_combout  = (!\addressMCU[0]~input_o  & ((\addressMCU[1]~input_o  & (\IPM|IPM_REG|regDataOut[2][6]~q )) # (!\addressMCU[1]~input_o  & ((\IPM|IPM_REG|regDataOut[0][6]~q )))))

	.dataa(\IPM|IPM_REG|regDataOut[2][6]~q ),
	.datab(\IPM|IPM_REG|regDataOut[0][6]~q ),
	.datac(\addressMCU[0]~input_o ),
	.datad(\addressMCU[1]~input_o ),
	.cin(gnd),
	.combout(\IPM|IPM_REG|dataMCUOut[6]~22_combout ),
	.cout());
// synopsys translate_off
defparam \IPM|IPM_REG|dataMCUOut[6]~22 .lut_mask = 16'h0A0C;
defparam \IPM|IPM_REG|dataMCUOut[6]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y5_N2
fiftyfivenm_lcell_comb \IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass[27]~feeder (
// Equation(s):
// \IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass[27]~feeder_combout  = \IP_convolution_coprocessor|CORE|currentZ_reg|data_o [14]

	.dataa(gnd),
	.datab(gnd),
	.datac(\IP_convolution_coprocessor|CORE|currentZ_reg|data_o [14]),
	.datad(gnd),
	.cin(gnd),
	.combout(\IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass[27]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass[27]~feeder .lut_mask = 16'hF0F0;
defparam \IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass[27]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y5_N3
dffeas \IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass[27] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass[27]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass [27]),
	.prn(vcc));
// synopsys translate_off
defparam \IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass[27] .is_wysiwyg = "true";
defparam \IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y5_N26
fiftyfivenm_lcell_comb \IPM|IPM_REG|regDataOut[1][6]~5 (
// Equation(s):
// \IPM|IPM_REG|regDataOut[1][6]~5_combout  = (\IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure~3_combout  & (\IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass [27])) # 
// (!\IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure~3_combout  & ((\IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0|auto_generated|ram_block1a14 )))

	.dataa(\IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure~3_combout ),
	.datab(\IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass [27]),
	.datac(gnd),
	.datad(\IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0|auto_generated|ram_block1a14 ),
	.cin(gnd),
	.combout(\IPM|IPM_REG|regDataOut[1][6]~5_combout ),
	.cout());
// synopsys translate_off
defparam \IPM|IPM_REG|regDataOut[1][6]~5 .lut_mask = 16'hDD88;
defparam \IPM|IPM_REG|regDataOut[1][6]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y5_N27
dffeas \IPM|IPM_REG|regDataOut[1][6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\IPM|IPM_REG|regDataOut[1][6]~5_combout ),
	.asdata(\IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|Equal0~1_combout ),
	.clrn(!\wireReset~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|Equal4~1_combout ),
	.ena(\IPM|IPM_REG|regRDIP~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IPM|IPM_REG|regDataOut[1][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \IPM|IPM_REG|regDataOut[1][6] .is_wysiwyg = "true";
defparam \IPM|IPM_REG|regDataOut[1][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y4_N4
fiftyfivenm_lcell_comb \IPM|IPM_REG|dataMCUOut[6]~23 (
// Equation(s):
// \IPM|IPM_REG|dataMCUOut[6]~23_combout  = (\IPM|IPM_REG|dataMCUOut[1]~0_combout  & ((\IPM|IPM_REG|dataMCUOut[6]~22_combout ) # ((\IPM|IPM_REG|Equal1~0_combout  & \IPM|IPM_REG|regDataOut[1][6]~q ))))

	.dataa(\IPM|IPM_REG|dataMCUOut[6]~22_combout ),
	.datab(\IPM|IPM_REG|Equal1~0_combout ),
	.datac(\IPM|IPM_REG|regDataOut[1][6]~q ),
	.datad(\IPM|IPM_REG|dataMCUOut[1]~0_combout ),
	.cin(gnd),
	.combout(\IPM|IPM_REG|dataMCUOut[6]~23_combout ),
	.cout());
// synopsys translate_off
defparam \IPM|IPM_REG|dataMCUOut[6]~23 .lut_mask = 16'hEA00;
defparam \IPM|IPM_REG|dataMCUOut[6]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y5_N26
fiftyfivenm_lcell_comb \IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass[28]~feeder (
// Equation(s):
// \IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass[28]~feeder_combout  = \IP_convolution_coprocessor|CORE|currentZ_reg|data_o [15]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\IP_convolution_coprocessor|CORE|currentZ_reg|data_o [15]),
	.cin(gnd),
	.combout(\IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass[28]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass[28]~feeder .lut_mask = 16'hFF00;
defparam \IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass[28]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y5_N27
dffeas \IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass[28] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass[28]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass [28]),
	.prn(vcc));
// synopsys translate_off
defparam \IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass[28] .is_wysiwyg = "true";
defparam \IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y5_N8
fiftyfivenm_lcell_comb \IP_convolution_coprocessor|INTERFACE|AIP|MUX|Mux16~0 (
// Equation(s):
// \IP_convolution_coprocessor|INTERFACE|AIP|MUX|Mux16~0_combout  = (!\IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|Equal4~1_combout  & ((\IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure~3_combout  & 
// (\IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass [28])) # (!\IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure~3_combout  & 
// ((\IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0|auto_generated|ram_block1a15 )))))

	.dataa(\IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass [28]),
	.datab(\IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|Equal4~1_combout ),
	.datac(\IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0|auto_generated|ram_block1a15 ),
	.datad(\IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure~3_combout ),
	.cin(gnd),
	.combout(\IP_convolution_coprocessor|INTERFACE|AIP|MUX|Mux16~0_combout ),
	.cout());
// synopsys translate_off
defparam \IP_convolution_coprocessor|INTERFACE|AIP|MUX|Mux16~0 .lut_mask = 16'h2230;
defparam \IP_convolution_coprocessor|INTERFACE|AIP|MUX|Mux16~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y5_N9
dffeas \IPM|IPM_REG|regDataOut[1][7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\IP_convolution_coprocessor|INTERFACE|AIP|MUX|Mux16~0_combout ),
	.asdata(vcc),
	.clrn(!\wireReset~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\IPM|IPM_REG|regRDIP~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IPM|IPM_REG|regDataOut[1][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \IPM|IPM_REG|regDataOut[1][7] .is_wysiwyg = "true";
defparam \IPM|IPM_REG|regDataOut[1][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y3_N12
fiftyfivenm_lcell_comb \IPM|IPM_REG|regDataIn[2][7]~feeder (
// Equation(s):
// \IPM|IPM_REG|regDataIn[2][7]~feeder_combout  = \dataMCU[7]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataMCU[7]~input_o ),
	.cin(gnd),
	.combout(\IPM|IPM_REG|regDataIn[2][7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \IPM|IPM_REG|regDataIn[2][7]~feeder .lut_mask = 16'hFF00;
defparam \IPM|IPM_REG|regDataIn[2][7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y3_N13
dffeas \IPM|IPM_REG|regDataIn[2][7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\IPM|IPM_REG|regDataIn[2][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\wireReset~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\IPM|IPM_REG|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IPM|IPM_REG|regDataIn[2][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \IPM|IPM_REG|regDataIn[2][7] .is_wysiwyg = "true";
defparam \IPM|IPM_REG|regDataIn[2][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y3_N13
dffeas \IP_convolution_coprocessor|INTERFACE|AIP|STATUS|regMaskInt[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\IPM|IPM_REG|regDataIn[2][7]~q ),
	.clrn(!\wireReset~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|setStatus~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IP_convolution_coprocessor|INTERFACE|AIP|STATUS|regMaskInt [7]),
	.prn(vcc));
// synopsys translate_off
defparam \IP_convolution_coprocessor|INTERFACE|AIP|STATUS|regMaskInt[7] .is_wysiwyg = "true";
defparam \IP_convolution_coprocessor|INTERFACE|AIP|STATUS|regMaskInt[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y3_N20
fiftyfivenm_lcell_comb \IP_convolution_coprocessor|INTERFACE|AIP|MUX|Mux8~0 (
// Equation(s):
// \IP_convolution_coprocessor|INTERFACE|AIP|MUX|Mux8~0_combout  = (!\IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|Equal0~0_combout  & (\IP_convolution_coprocessor|INTERFACE|AIP|STATUS|regMaskInt [7] & !\IPM|IPM_REG|regConf [0]))

	.dataa(gnd),
	.datab(\IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|Equal0~0_combout ),
	.datac(\IP_convolution_coprocessor|INTERFACE|AIP|STATUS|regMaskInt [7]),
	.datad(\IPM|IPM_REG|regConf [0]),
	.cin(gnd),
	.combout(\IP_convolution_coprocessor|INTERFACE|AIP|MUX|Mux8~0_combout ),
	.cout());
// synopsys translate_off
defparam \IP_convolution_coprocessor|INTERFACE|AIP|MUX|Mux8~0 .lut_mask = 16'h0030;
defparam \IP_convolution_coprocessor|INTERFACE|AIP|MUX|Mux8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y3_N21
dffeas \IPM|IPM_REG|regDataOut[2][7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\IP_convolution_coprocessor|INTERFACE|AIP|MUX|Mux8~0_combout ),
	.asdata(vcc),
	.clrn(!\wireReset~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\IPM|IPM_REG|regRDIP~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IPM|IPM_REG|regDataOut[2][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \IPM|IPM_REG|regDataOut[2][7] .is_wysiwyg = "true";
defparam \IPM|IPM_REG|regDataOut[2][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y5_N20
fiftyfivenm_lcell_comb \IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass[20]~feeder (
// Equation(s):
// \IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass[20]~feeder_combout  = \IP_convolution_coprocessor|CORE|currentZ_reg|data_o [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\IP_convolution_coprocessor|CORE|currentZ_reg|data_o [7]),
	.cin(gnd),
	.combout(\IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass[20]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass[20]~feeder .lut_mask = 16'hFF00;
defparam \IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass[20]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y5_N21
dffeas \IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass[20] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass[20]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass [20]),
	.prn(vcc));
// synopsys translate_off
defparam \IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass[20] .is_wysiwyg = "true";
defparam \IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y5_N30
fiftyfivenm_lcell_comb \IP_convolution_coprocessor|INTERFACE|AIP|MUX|Mux24~0 (
// Equation(s):
// \IP_convolution_coprocessor|INTERFACE|AIP|MUX|Mux24~0_combout  = (!\IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|Equal4~1_combout  & ((\IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure~3_combout  & 
// ((\IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass [20]))) # (!\IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure~3_combout  & 
// (\IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0|auto_generated|ram_block1a7 ))))

	.dataa(\IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0|auto_generated|ram_block1a7 ),
	.datab(\IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass [20]),
	.datac(\IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|Equal4~1_combout ),
	.datad(\IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure~3_combout ),
	.cin(gnd),
	.combout(\IP_convolution_coprocessor|INTERFACE|AIP|MUX|Mux24~0_combout ),
	.cout());
// synopsys translate_off
defparam \IP_convolution_coprocessor|INTERFACE|AIP|MUX|Mux24~0 .lut_mask = 16'h0C0A;
defparam \IP_convolution_coprocessor|INTERFACE|AIP|MUX|Mux24~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y5_N31
dffeas \IPM|IPM_REG|regDataOut[0][7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\IP_convolution_coprocessor|INTERFACE|AIP|MUX|Mux24~0_combout ),
	.asdata(vcc),
	.clrn(!\wireReset~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\IPM|IPM_REG|regRDIP~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IPM|IPM_REG|regDataOut[0][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \IPM|IPM_REG|regDataOut[0][7] .is_wysiwyg = "true";
defparam \IPM|IPM_REG|regDataOut[0][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y4_N22
fiftyfivenm_lcell_comb \IPM|IPM_REG|dataMCUOut[7]~24 (
// Equation(s):
// \IPM|IPM_REG|dataMCUOut[7]~24_combout  = (!\addressMCU[0]~input_o  & ((\addressMCU[1]~input_o  & (\IPM|IPM_REG|regDataOut[2][7]~q )) # (!\addressMCU[1]~input_o  & ((\IPM|IPM_REG|regDataOut[0][7]~q )))))

	.dataa(\IPM|IPM_REG|regDataOut[2][7]~q ),
	.datab(\addressMCU[0]~input_o ),
	.datac(\IPM|IPM_REG|regDataOut[0][7]~q ),
	.datad(\addressMCU[1]~input_o ),
	.cin(gnd),
	.combout(\IPM|IPM_REG|dataMCUOut[7]~24_combout ),
	.cout());
// synopsys translate_off
defparam \IPM|IPM_REG|dataMCUOut[7]~24 .lut_mask = 16'h2230;
defparam \IPM|IPM_REG|dataMCUOut[7]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y4_N12
fiftyfivenm_lcell_comb \IPM|IPM_REG|dataMCUOut[7]~25 (
// Equation(s):
// \IPM|IPM_REG|dataMCUOut[7]~25_combout  = (\IPM|IPM_REG|dataMCUOut[1]~0_combout  & ((\IPM|IPM_REG|dataMCUOut[7]~24_combout ) # ((\IPM|IPM_REG|regDataOut[1][7]~q  & \IPM|IPM_REG|Equal1~0_combout ))))

	.dataa(\IPM|IPM_REG|regDataOut[1][7]~q ),
	.datab(\IPM|IPM_REG|Equal1~0_combout ),
	.datac(\IPM|IPM_REG|dataMCUOut[7]~24_combout ),
	.datad(\IPM|IPM_REG|dataMCUOut[1]~0_combout ),
	.cin(gnd),
	.combout(\IPM|IPM_REG|dataMCUOut[7]~25_combout ),
	.cout());
// synopsys translate_off
defparam \IPM|IPM_REG|dataMCUOut[7]~25 .lut_mask = 16'hF800;
defparam \IPM|IPM_REG|dataMCUOut[7]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y3_N26
fiftyfivenm_lcell_comb \IP_convolution_coprocessor|INTERFACE|AIP|STATUS|intReq~0 (
// Equation(s):
// \IP_convolution_coprocessor|INTERFACE|AIP|STATUS|intReq~0_combout  = (\IP_convolution_coprocessor|INTERFACE|AIP|STATUS|regMaskInt [0] & \IP_convolution_coprocessor|INTERFACE|AIP|STATUS|regInt [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\IP_convolution_coprocessor|INTERFACE|AIP|STATUS|regMaskInt [0]),
	.datad(\IP_convolution_coprocessor|INTERFACE|AIP|STATUS|regInt [0]),
	.cin(gnd),
	.combout(\IP_convolution_coprocessor|INTERFACE|AIP|STATUS|intReq~0_combout ),
	.cout());
// synopsys translate_off
defparam \IP_convolution_coprocessor|INTERFACE|AIP|STATUS|intReq~0 .lut_mask = 16'hF000;
defparam \IP_convolution_coprocessor|INTERFACE|AIP|STATUS|intReq~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: UNVM_X0_Y40_N40
fiftyfivenm_unvm \~QUARTUS_CREATED_UNVM~ (
	.arclk(vcc),
	.arshft(vcc),
	.drclk(vcc),
	.drshft(vcc),
	.drdin(vcc),
	.nprogram(vcc),
	.nerase(vcc),
	.nosc_ena(\~QUARTUS_CREATED_GND~I_combout ),
	.par_en(vcc),
	.xe_ye(\~QUARTUS_CREATED_GND~I_combout ),
	.se(\~QUARTUS_CREATED_GND~I_combout ),
	.ardin(23'b11111111111111111111111),
	.busy(\~QUARTUS_CREATED_UNVM~~busy ),
	.osc(),
	.bgpbusy(),
	.sp_pass(),
	.se_pass(),
	.drdout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_UNVM~ .addr_range1_end_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .addr_range1_offset = -1;
defparam \~QUARTUS_CREATED_UNVM~ .addr_range2_end_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .addr_range2_offset = -1;
defparam \~QUARTUS_CREATED_UNVM~ .addr_range3_offset = -1;
defparam \~QUARTUS_CREATED_UNVM~ .is_compressed_image = "false";
defparam \~QUARTUS_CREATED_UNVM~ .is_dual_boot = "false";
defparam \~QUARTUS_CREATED_UNVM~ .is_eram_skip = "false";
defparam \~QUARTUS_CREATED_UNVM~ .max_ufm_valid_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .max_valid_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .min_ufm_valid_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .min_valid_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .part_name = "quartus_created_unvm";
defparam \~QUARTUS_CREATED_UNVM~ .reserve_block = "true";
// synopsys translate_on

// Location: ADCBLOCK_X43_Y52_N0
fiftyfivenm_adcblock \~QUARTUS_CREATED_ADC1~ (
	.soc(\~QUARTUS_CREATED_GND~I_combout ),
	.usr_pwd(vcc),
	.tsen(\~QUARTUS_CREATED_GND~I_combout ),
	.clkin_from_pll_c0(gnd),
	.chsel({\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout }),
	.eoc(\~QUARTUS_CREATED_ADC1~~eoc ),
	.dout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_ADC1~ .analog_input_pin_mask = 0;
defparam \~QUARTUS_CREATED_ADC1~ .clkdiv = 1;
defparam \~QUARTUS_CREATED_ADC1~ .device_partname_fivechar_prefix = "none";
defparam \~QUARTUS_CREATED_ADC1~ .is_this_first_or_second_adc = 1;
defparam \~QUARTUS_CREATED_ADC1~ .prescalar = 0;
defparam \~QUARTUS_CREATED_ADC1~ .pwd = 1;
defparam \~QUARTUS_CREATED_ADC1~ .refsel = 0;
defparam \~QUARTUS_CREATED_ADC1~ .reserve_block = "true";
defparam \~QUARTUS_CREATED_ADC1~ .testbits = 66;
defparam \~QUARTUS_CREATED_ADC1~ .tsclkdiv = 1;
defparam \~QUARTUS_CREATED_ADC1~ .tsclksel = 0;
// synopsys translate_on

// Location: ADCBLOCK_X43_Y51_N0
fiftyfivenm_adcblock \~QUARTUS_CREATED_ADC2~ (
	.soc(\~QUARTUS_CREATED_GND~I_combout ),
	.usr_pwd(vcc),
	.tsen(\~QUARTUS_CREATED_GND~I_combout ),
	.clkin_from_pll_c0(gnd),
	.chsel({\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout }),
	.eoc(\~QUARTUS_CREATED_ADC2~~eoc ),
	.dout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_ADC2~ .analog_input_pin_mask = 0;
defparam \~QUARTUS_CREATED_ADC2~ .clkdiv = 1;
defparam \~QUARTUS_CREATED_ADC2~ .device_partname_fivechar_prefix = "none";
defparam \~QUARTUS_CREATED_ADC2~ .is_this_first_or_second_adc = 2;
defparam \~QUARTUS_CREATED_ADC2~ .prescalar = 0;
defparam \~QUARTUS_CREATED_ADC2~ .pwd = 1;
defparam \~QUARTUS_CREATED_ADC2~ .refsel = 0;
defparam \~QUARTUS_CREATED_ADC2~ .reserve_block = "true";
defparam \~QUARTUS_CREATED_ADC2~ .testbits = 66;
defparam \~QUARTUS_CREATED_ADC2~ .tsclkdiv = 1;
defparam \~QUARTUS_CREATED_ADC2~ .tsclksel = 0;
// synopsys translate_on

assign intMCU = \intMCU~output_o ;

assign dataMCU[0] = \dataMCU[0]~output_o ;

assign dataMCU[1] = \dataMCU[1]~output_o ;

assign dataMCU[2] = \dataMCU[2]~output_o ;

assign dataMCU[3] = \dataMCU[3]~output_o ;

assign dataMCU[4] = \dataMCU[4]~output_o ;

assign dataMCU[5] = \dataMCU[5]~output_o ;

assign dataMCU[6] = \dataMCU[6]~output_o ;

assign dataMCU[7] = \dataMCU[7]~output_o ;

endmodule

module hard_block (

	devpor,
	devclrn,
	devoe);

// Design Ports Information
// ~ALTERA_TMS~	=>  Location: PIN_H2,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default
// ~ALTERA_TCK~	=>  Location: PIN_G2,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default
// ~ALTERA_TDI~	=>  Location: PIN_L4,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default
// ~ALTERA_TDO~	=>  Location: PIN_M5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_CONFIG_SEL~	=>  Location: PIN_H10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_nCONFIG~	=>  Location: PIN_H9,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default
// ~ALTERA_nSTATUS~	=>  Location: PIN_G9,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default
// ~ALTERA_CONF_DONE~	=>  Location: PIN_F8,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

wire \~ALTERA_TMS~~padout ;
wire \~ALTERA_TCK~~padout ;
wire \~ALTERA_TDI~~padout ;
wire \~ALTERA_CONFIG_SEL~~padout ;
wire \~ALTERA_nCONFIG~~padout ;
wire \~ALTERA_nSTATUS~~padout ;
wire \~ALTERA_CONF_DONE~~padout ;
wire \~ALTERA_TMS~~ibuf_o ;
wire \~ALTERA_TCK~~ibuf_o ;
wire \~ALTERA_TDI~~ibuf_o ;
wire \~ALTERA_CONFIG_SEL~~ibuf_o ;
wire \~ALTERA_nCONFIG~~ibuf_o ;
wire \~ALTERA_nSTATUS~~ibuf_o ;
wire \~ALTERA_CONF_DONE~~ibuf_o ;


endmodule
