// Seed: 2118902931
module module_0 (
    input id_0,
    output logic id_1,
    input logic id_2,
    output logic id_3,
    input id_4,
    output id_5
);
  type_12(
      id_0, id_0 | 1, 1'b0
  );
  logic id_6, id_7;
  assign id_5 = 1;
  always begin
    id_1 = id_2 & id_6;
  end
  assign id_6 = (1);
  assign id_1 = id_4;
  logic id_8 = 1;
endmodule
