# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../project_1.srcs/sources_1/ip/divider_u/sim/divider_u.vhd" \
"../../../../project_1.srcs/sources_1/ip/divider/sim/divider.vhd" \
"../../../../project_1.srcs/sources_1/ip/signed_multiplier/sim/signed_multiplier.vhd" \
"../../../../project_1.srcs/sources_1/ip/unsigned_multiplier/sim/unsigned_multiplier.vhd" \

# Do not sort compile order
nosort
