

================================================================
== Vivado HLS Report for 'KeyExpansion'
================================================================
* Date:           Fri May 15 12:15:29 2020

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        VLSI_Project
* Solution:       solution1
* Product family: virtex7
* Target device:  xc7vx485t-ffg1157-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 8.344 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      130|      130| 1.300 us | 1.300 us |  130|  130|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |        8|        8|         2|          -|          -|     4|    no    |
        |- Loop 2  |      120|      120|         3|          -|          -|    40|    no    |
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 1
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 4 
3 --> 2 
4 --> 5 
5 --> 6 
6 --> 4 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.18>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([60 x i8]* %RoundKey_3), !map !50"   --->   Operation 7 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([60 x i8]* %RoundKey_2), !map !56"   --->   Operation 8 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([60 x i8]* %RoundKey_1), !map !62"   --->   Operation 9 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([60 x i8]* %RoundKey_0), !map !68"   --->   Operation 10 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([4 x i8]* %Key_3), !map !74"   --->   Operation 11 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([4 x i8]* %Key_2), !map !80"   --->   Operation 12 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([4 x i8]* %Key_1), !map !86"   --->   Operation 13 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([4 x i8]* %Key_0), !map !92"   --->   Operation 14 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([13 x i8]* @KeyExpansion_str) nounwind"   --->   Operation 15 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (1.18ns)   --->   "br label %1" [aes.c:164]   --->   Operation 16 'br' <Predicate = true> <Delay = 1.18>

State 2 <SV = 1> <Delay = 1.42>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%i_0 = phi i3 [ 0, %0 ], [ %i, %2 ]"   --->   Operation 17 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.86ns)   --->   "%icmp_ln164 = icmp eq i3 %i_0, -4" [aes.c:164]   --->   Operation 18 'icmp' 'icmp_ln164' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4) nounwind"   --->   Operation 19 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (1.18ns)   --->   "%i = add i3 %i_0, 1" [aes.c:164]   --->   Operation 20 'add' 'i' <Predicate = true> <Delay = 1.18> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "br i1 %icmp_ln164, label %.preheader.preheader, label %2" [aes.c:164]   --->   Operation 21 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%zext_ln167 = zext i3 %i_0 to i64" [aes.c:167]   --->   Operation 22 'zext' 'zext_ln167' <Predicate = (!icmp_ln164)> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%Key_0_addr = getelementptr [4 x i8]* %Key_0, i64 0, i64 %zext_ln167" [aes.c:167]   --->   Operation 23 'getelementptr' 'Key_0_addr' <Predicate = (!icmp_ln164)> <Delay = 0.00>
ST_2 : Operation 24 [2/2] (1.42ns)   --->   "%Key_0_load = load i8* %Key_0_addr, align 1" [aes.c:167]   --->   Operation 24 'load' 'Key_0_load' <Predicate = (!icmp_ln164)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 60> <RAM>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%Key_1_addr = getelementptr [4 x i8]* %Key_1, i64 0, i64 %zext_ln167" [aes.c:168]   --->   Operation 25 'getelementptr' 'Key_1_addr' <Predicate = (!icmp_ln164)> <Delay = 0.00>
ST_2 : Operation 26 [2/2] (1.42ns)   --->   "%Key_1_load = load i8* %Key_1_addr, align 1" [aes.c:168]   --->   Operation 26 'load' 'Key_1_load' <Predicate = (!icmp_ln164)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 60> <RAM>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%Key_2_addr = getelementptr [4 x i8]* %Key_2, i64 0, i64 %zext_ln167" [aes.c:169]   --->   Operation 27 'getelementptr' 'Key_2_addr' <Predicate = (!icmp_ln164)> <Delay = 0.00>
ST_2 : Operation 28 [2/2] (1.42ns)   --->   "%Key_2_load = load i8* %Key_2_addr, align 1" [aes.c:169]   --->   Operation 28 'load' 'Key_2_load' <Predicate = (!icmp_ln164)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 60> <RAM>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%Key_3_addr = getelementptr [4 x i8]* %Key_3, i64 0, i64 %zext_ln167" [aes.c:170]   --->   Operation 29 'getelementptr' 'Key_3_addr' <Predicate = (!icmp_ln164)> <Delay = 0.00>
ST_2 : Operation 30 [2/2] (1.42ns)   --->   "%Key_3_load = load i8* %Key_3_addr, align 1" [aes.c:170]   --->   Operation 30 'load' 'Key_3_load' <Predicate = (!icmp_ln164)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 60> <RAM>
ST_2 : Operation 31 [1/1] (1.18ns)   --->   "br label %.preheader" [aes.c:177]   --->   Operation 31 'br' <Predicate = (icmp_ln164)> <Delay = 1.18>

State 3 <SV = 2> <Delay = 2.85>
ST_3 : Operation 32 [1/2] (1.42ns)   --->   "%Key_0_load = load i8* %Key_0_addr, align 1" [aes.c:167]   --->   Operation 32 'load' 'Key_0_load' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 60> <RAM>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%RoundKey_0_addr = getelementptr [60 x i8]* %RoundKey_0, i64 0, i64 %zext_ln167" [aes.c:167]   --->   Operation 33 'getelementptr' 'RoundKey_0_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (1.42ns)   --->   "store i8 %Key_0_load, i8* %RoundKey_0_addr, align 1" [aes.c:167]   --->   Operation 34 'store' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 60> <RAM>
ST_3 : Operation 35 [1/2] (1.42ns)   --->   "%Key_1_load = load i8* %Key_1_addr, align 1" [aes.c:168]   --->   Operation 35 'load' 'Key_1_load' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 60> <RAM>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%RoundKey_1_addr = getelementptr [60 x i8]* %RoundKey_1, i64 0, i64 %zext_ln167" [aes.c:168]   --->   Operation 36 'getelementptr' 'RoundKey_1_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (1.42ns)   --->   "store i8 %Key_1_load, i8* %RoundKey_1_addr, align 1" [aes.c:168]   --->   Operation 37 'store' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 60> <RAM>
ST_3 : Operation 38 [1/2] (1.42ns)   --->   "%Key_2_load = load i8* %Key_2_addr, align 1" [aes.c:169]   --->   Operation 38 'load' 'Key_2_load' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 60> <RAM>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%RoundKey_2_addr = getelementptr [60 x i8]* %RoundKey_2, i64 0, i64 %zext_ln167" [aes.c:169]   --->   Operation 39 'getelementptr' 'RoundKey_2_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (1.42ns)   --->   "store i8 %Key_2_load, i8* %RoundKey_2_addr, align 1" [aes.c:169]   --->   Operation 40 'store' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 60> <RAM>
ST_3 : Operation 41 [1/2] (1.42ns)   --->   "%Key_3_load = load i8* %Key_3_addr, align 1" [aes.c:170]   --->   Operation 41 'load' 'Key_3_load' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 60> <RAM>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%RoundKey_3_addr = getelementptr [60 x i8]* %RoundKey_3, i64 0, i64 %zext_ln167" [aes.c:170]   --->   Operation 42 'getelementptr' 'RoundKey_3_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (1.42ns)   --->   "store i8 %Key_3_load, i8* %RoundKey_3_addr, align 1" [aes.c:170]   --->   Operation 43 'store' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 60> <RAM>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "br label %1" [aes.c:164]   --->   Operation 44 'br' <Predicate = true> <Delay = 0.00>

State 4 <SV = 2> <Delay = 2.81>
ST_4 : Operation 45 [1/1] (0.00ns)   --->   "%i_1 = phi i6 [ %i_2, %_ifconv ], [ 4, %.preheader.preheader ]"   --->   Operation 45 'phi' 'i_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 46 [1/1] (1.12ns)   --->   "%icmp_ln177 = icmp eq i6 %i_1, -20" [aes.c:177]   --->   Operation 46 'icmp' 'icmp_ln177' <Predicate = true> <Delay = 1.12> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 47 [1/1] (0.00ns)   --->   "%empty_16 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 40, i64 40, i64 40) nounwind"   --->   Operation 47 'speclooptripcount' 'empty_16' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 48 [1/1] (0.00ns)   --->   "br i1 %icmp_ln177, label %3, label %_ifconv" [aes.c:177]   --->   Operation 48 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 49 [1/1] (0.00ns)   --->   "%j = call i8 @_ssdm_op_BitConcatenate.i8.i6.i2(i6 %i_1, i2 0)" [aes.c:180]   --->   Operation 49 'bitconcatenate' 'j' <Predicate = (!icmp_ln177)> <Delay = 0.00>
ST_4 : Operation 50 [1/1] (1.39ns)   --->   "%add_ln181 = add i8 -4, %j" [aes.c:181]   --->   Operation 50 'add' 'add_ln181' <Predicate = (!icmp_ln177)> <Delay = 1.39> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 51 [1/1] (0.00ns)   --->   "%lshr_ln = call i6 @_ssdm_op_PartSelect.i6.i8.i32.i32(i8 %add_ln181, i32 2, i32 7)" [aes.c:181]   --->   Operation 51 'partselect' 'lshr_ln' <Predicate = (!icmp_ln177)> <Delay = 0.00>
ST_4 : Operation 52 [1/1] (0.00ns)   --->   "%zext_ln181 = zext i6 %lshr_ln to i64" [aes.c:181]   --->   Operation 52 'zext' 'zext_ln181' <Predicate = (!icmp_ln177)> <Delay = 0.00>
ST_4 : Operation 53 [1/1] (0.00ns)   --->   "%RoundKey_0_addr_1 = getelementptr [60 x i8]* %RoundKey_0, i64 0, i64 %zext_ln181" [aes.c:181]   --->   Operation 53 'getelementptr' 'RoundKey_0_addr_1' <Predicate = (!icmp_ln177)> <Delay = 0.00>
ST_4 : Operation 54 [2/2] (1.42ns)   --->   "%tempa_0_3 = load i8* %RoundKey_0_addr_1, align 1" [aes.c:181]   --->   Operation 54 'load' 'tempa_0_3' <Predicate = (!icmp_ln177)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 60> <RAM>
ST_4 : Operation 55 [1/1] (0.00ns)   --->   "%RoundKey_1_addr_1 = getelementptr [60 x i8]* %RoundKey_1, i64 0, i64 %zext_ln181" [aes.c:182]   --->   Operation 55 'getelementptr' 'RoundKey_1_addr_1' <Predicate = (!icmp_ln177)> <Delay = 0.00>
ST_4 : Operation 56 [2/2] (1.42ns)   --->   "%tempa_1 = load i8* %RoundKey_1_addr_1, align 1" [aes.c:182]   --->   Operation 56 'load' 'tempa_1' <Predicate = (!icmp_ln177)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 60> <RAM>
ST_4 : Operation 57 [1/1] (0.00ns)   --->   "%RoundKey_2_addr_1 = getelementptr [60 x i8]* %RoundKey_2, i64 0, i64 %zext_ln181" [aes.c:183]   --->   Operation 57 'getelementptr' 'RoundKey_2_addr_1' <Predicate = (!icmp_ln177)> <Delay = 0.00>
ST_4 : Operation 58 [2/2] (1.42ns)   --->   "%tempa_2 = load i8* %RoundKey_2_addr_1, align 1" [aes.c:183]   --->   Operation 58 'load' 'tempa_2' <Predicate = (!icmp_ln177)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 60> <RAM>
ST_4 : Operation 59 [1/1] (0.00ns)   --->   "%RoundKey_3_addr_1 = getelementptr [60 x i8]* %RoundKey_3, i64 0, i64 %zext_ln181" [aes.c:184]   --->   Operation 59 'getelementptr' 'RoundKey_3_addr_1' <Predicate = (!icmp_ln177)> <Delay = 0.00>
ST_4 : Operation 60 [2/2] (1.42ns)   --->   "%tempa_3 = load i8* %RoundKey_3_addr_1, align 1" [aes.c:184]   --->   Operation 60 'load' 'tempa_3' <Predicate = (!icmp_ln177)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 60> <RAM>
ST_4 : Operation 61 [1/1] (1.39ns)   --->   "%add_ln227 = add i8 -16, %j" [aes.c:227]   --->   Operation 61 'add' 'add_ln227' <Predicate = (!icmp_ln177)> <Delay = 1.39> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 62 [1/1] (0.00ns)   --->   "%lshr_ln6 = call i6 @_ssdm_op_PartSelect.i6.i8.i32.i32(i8 %add_ln227, i32 2, i32 7)" [aes.c:227]   --->   Operation 62 'partselect' 'lshr_ln6' <Predicate = (!icmp_ln177)> <Delay = 0.00>
ST_4 : Operation 63 [1/1] (0.00ns)   --->   "ret void" [aes.c:235]   --->   Operation 63 'ret' <Predicate = (icmp_ln177)> <Delay = 0.00>

State 5 <SV = 3> <Delay = 4.08>
ST_5 : Operation 64 [1/2] (1.42ns)   --->   "%tempa_0_3 = load i8* %RoundKey_0_addr_1, align 1" [aes.c:181]   --->   Operation 64 'load' 'tempa_0_3' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 60> <RAM>
ST_5 : Operation 65 [1/2] (1.42ns)   --->   "%tempa_1 = load i8* %RoundKey_1_addr_1, align 1" [aes.c:182]   --->   Operation 65 'load' 'tempa_1' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 60> <RAM>
ST_5 : Operation 66 [1/2] (1.42ns)   --->   "%tempa_2 = load i8* %RoundKey_2_addr_1, align 1" [aes.c:183]   --->   Operation 66 'load' 'tempa_2' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 60> <RAM>
ST_5 : Operation 67 [1/2] (1.42ns)   --->   "%tempa_3 = load i8* %RoundKey_3_addr_1, align 1" [aes.c:184]   --->   Operation 67 'load' 'tempa_3' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 60> <RAM>
ST_5 : Operation 68 [1/1] (0.00ns)   --->   "%lshr_ln1 = call i6 @_ssdm_op_PartSelect.i6.i8.i32.i32(i8 %tempa_1, i32 2, i32 7)" [aes.c:207]   --->   Operation 68 'partselect' 'lshr_ln1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 69 [1/1] (0.00ns)   --->   "%zext_ln207 = zext i6 %lshr_ln1 to i64" [aes.c:207]   --->   Operation 69 'zext' 'zext_ln207' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 70 [1/1] (0.00ns)   --->   "%sbox_addr = getelementptr [64 x i32]* @sbox, i64 0, i64 %zext_ln207" [aes.c:207]   --->   Operation 70 'getelementptr' 'sbox_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 71 [2/2] (2.66ns)   --->   "%sbox_load = load i32* %sbox_addr, align 4" [aes.c:207]   --->   Operation 71 'load' 'sbox_load' <Predicate = true> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 11> <ROM>
ST_5 : Operation 72 [1/1] (0.00ns)   --->   "%empty_17 = trunc i8 %tempa_1 to i2" [aes.c:182]   --->   Operation 72 'trunc' 'empty_17' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 73 [1/1] (0.00ns)   --->   "%lshr_ln2 = call i6 @_ssdm_op_PartSelect.i6.i8.i32.i32(i8 %tempa_2, i32 2, i32 7)" [aes.c:208]   --->   Operation 73 'partselect' 'lshr_ln2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 74 [1/1] (0.00ns)   --->   "%zext_ln208 = zext i6 %lshr_ln2 to i64" [aes.c:208]   --->   Operation 74 'zext' 'zext_ln208' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 75 [1/1] (0.00ns)   --->   "%sbox_addr_1 = getelementptr [64 x i32]* @sbox, i64 0, i64 %zext_ln208" [aes.c:208]   --->   Operation 75 'getelementptr' 'sbox_addr_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 76 [2/2] (2.66ns)   --->   "%sbox_load_1 = load i32* %sbox_addr_1, align 4" [aes.c:208]   --->   Operation 76 'load' 'sbox_load_1' <Predicate = true> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 11> <ROM>
ST_5 : Operation 77 [1/1] (0.00ns)   --->   "%empty_19 = trunc i8 %tempa_2 to i2" [aes.c:183]   --->   Operation 77 'trunc' 'empty_19' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 78 [1/1] (0.00ns)   --->   "%lshr_ln3 = call i6 @_ssdm_op_PartSelect.i6.i8.i32.i32(i8 %tempa_3, i32 2, i32 7)" [aes.c:209]   --->   Operation 78 'partselect' 'lshr_ln3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 79 [1/1] (0.00ns)   --->   "%zext_ln209 = zext i6 %lshr_ln3 to i64" [aes.c:209]   --->   Operation 79 'zext' 'zext_ln209' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 80 [1/1] (0.00ns)   --->   "%sbox_addr_2 = getelementptr [64 x i32]* @sbox, i64 0, i64 %zext_ln209" [aes.c:209]   --->   Operation 80 'getelementptr' 'sbox_addr_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 81 [2/2] (2.66ns)   --->   "%sbox_load_2 = load i32* %sbox_addr_2, align 4" [aes.c:209]   --->   Operation 81 'load' 'sbox_load_2' <Predicate = true> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 11> <ROM>
ST_5 : Operation 82 [1/1] (0.00ns)   --->   "%empty_21 = trunc i8 %tempa_3 to i2" [aes.c:184]   --->   Operation 82 'trunc' 'empty_21' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 83 [1/1] (0.00ns)   --->   "%lshr_ln4 = call i6 @_ssdm_op_PartSelect.i6.i8.i32.i32(i8 %tempa_0_3, i32 2, i32 7)" [aes.c:210]   --->   Operation 83 'partselect' 'lshr_ln4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 84 [1/1] (0.00ns)   --->   "%zext_ln210 = zext i6 %lshr_ln4 to i64" [aes.c:210]   --->   Operation 84 'zext' 'zext_ln210' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 85 [1/1] (0.00ns)   --->   "%sbox_addr_3 = getelementptr [64 x i32]* @sbox, i64 0, i64 %zext_ln210" [aes.c:210]   --->   Operation 85 'getelementptr' 'sbox_addr_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 86 [2/2] (2.66ns)   --->   "%sbox_load_3 = load i32* %sbox_addr_3, align 4" [aes.c:210]   --->   Operation 86 'load' 'sbox_load_3' <Predicate = true> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 11> <ROM>
ST_5 : Operation 87 [1/1] (0.00ns)   --->   "%empty_23 = trunc i8 %tempa_0_3 to i2" [aes.c:181]   --->   Operation 87 'trunc' 'empty_23' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 88 [1/1] (0.00ns)   --->   "%lshr_ln5 = call i4 @_ssdm_op_PartSelect.i4.i6.i32.i32(i6 %i_1, i32 2, i32 5)" [aes.c:212]   --->   Operation 88 'partselect' 'lshr_ln5' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 89 [1/1] (0.00ns)   --->   "%zext_ln212 = zext i4 %lshr_ln5 to i64" [aes.c:212]   --->   Operation 89 'zext' 'zext_ln212' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 90 [1/1] (0.00ns)   --->   "%Rcon_addr = getelementptr inbounds [11 x i8]* @Rcon, i64 0, i64 %zext_ln212" [aes.c:212]   --->   Operation 90 'getelementptr' 'Rcon_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 91 [2/2] (2.66ns)   --->   "%Rcon_load = load i8* %Rcon_addr, align 1" [aes.c:212]   --->   Operation 91 'load' 'Rcon_load' <Predicate = true> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 11> <ROM>
ST_5 : Operation 92 [1/1] (0.00ns)   --->   "%zext_ln227 = zext i6 %lshr_ln6 to i64" [aes.c:227]   --->   Operation 92 'zext' 'zext_ln227' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 93 [1/1] (0.00ns)   --->   "%RoundKey_0_addr_2 = getelementptr [60 x i8]* %RoundKey_0, i64 0, i64 %zext_ln227" [aes.c:227]   --->   Operation 93 'getelementptr' 'RoundKey_0_addr_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 94 [2/2] (1.42ns)   --->   "%RoundKey_0_load = load i8* %RoundKey_0_addr_2, align 1" [aes.c:227]   --->   Operation 94 'load' 'RoundKey_0_load' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 60> <RAM>
ST_5 : Operation 95 [1/1] (0.00ns)   --->   "%RoundKey_1_addr_2 = getelementptr [60 x i8]* %RoundKey_1, i64 0, i64 %zext_ln227" [aes.c:228]   --->   Operation 95 'getelementptr' 'RoundKey_1_addr_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 96 [2/2] (1.42ns)   --->   "%RoundKey_1_load = load i8* %RoundKey_1_addr_2, align 1" [aes.c:228]   --->   Operation 96 'load' 'RoundKey_1_load' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 60> <RAM>
ST_5 : Operation 97 [1/1] (0.00ns)   --->   "%RoundKey_2_addr_2 = getelementptr [60 x i8]* %RoundKey_2, i64 0, i64 %zext_ln227" [aes.c:229]   --->   Operation 97 'getelementptr' 'RoundKey_2_addr_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 98 [2/2] (1.42ns)   --->   "%RoundKey_2_load = load i8* %RoundKey_2_addr_2, align 1" [aes.c:229]   --->   Operation 98 'load' 'RoundKey_2_load' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 60> <RAM>
ST_5 : Operation 99 [1/1] (0.00ns)   --->   "%RoundKey_3_addr_2 = getelementptr [60 x i8]* %RoundKey_3, i64 0, i64 %zext_ln227" [aes.c:230]   --->   Operation 99 'getelementptr' 'RoundKey_3_addr_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 100 [2/2] (1.42ns)   --->   "%RoundKey_3_load = load i8* %RoundKey_3_addr_2, align 1" [aes.c:230]   --->   Operation 100 'load' 'RoundKey_3_load' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 60> <RAM>

State 6 <SV = 4> <Delay = 8.34>
ST_6 : Operation 101 [1/1] (0.00ns)   --->   "%trunc_ln177 = trunc i6 %i_1 to i2" [aes.c:177]   --->   Operation 101 'trunc' 'trunc_ln177' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 102 [1/1] (0.61ns)   --->   "%icmp_ln188 = icmp eq i2 %trunc_ln177, 0" [aes.c:188]   --->   Operation 102 'icmp' 'icmp_ln188' <Predicate = true> <Delay = 0.61> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 103 [1/2] (2.66ns)   --->   "%sbox_load = load i32* %sbox_addr, align 4" [aes.c:207]   --->   Operation 103 'load' 'sbox_load' <Predicate = true> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 11> <ROM>
ST_6 : Operation 104 [1/1] (0.00ns)   --->   "%tmp_2 = call i5 @_ssdm_op_BitConcatenate.i5.i2.i3(i2 %empty_17, i3 0)" [aes.c:182]   --->   Operation 104 'bitconcatenate' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 105 [1/1] (0.00ns)   --->   "%empty_18 = or i5 %tmp_2, 7" [aes.c:182]   --->   Operation 105 'or' 'empty_18' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 106 [1/1] (1.12ns)   --->   "%icmp_ln207 = icmp ugt i5 %tmp_2, %empty_18" [aes.c:207]   --->   Operation 106 'icmp' 'icmp_ln207' <Predicate = true> <Delay = 1.12> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 107 [1/1] (0.00ns)   --->   "%zext_ln207_1 = zext i5 %tmp_2 to i6" [aes.c:207]   --->   Operation 107 'zext' 'zext_ln207_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 108 [1/1] (0.00ns)   --->   "%zext_ln207_2 = zext i5 %empty_18 to i6" [aes.c:207]   --->   Operation 108 'zext' 'zext_ln207_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 109 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln207)   --->   "%tmp = call i32 @llvm.part.select.i32(i32 %sbox_load, i32 31, i32 0)" [aes.c:207]   --->   Operation 109 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 110 [1/1] (1.36ns)   --->   "%sub_ln207 = sub i6 %zext_ln207_1, %zext_ln207_2" [aes.c:207]   --->   Operation 110 'sub' 'sub_ln207' <Predicate = true> <Delay = 1.36> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 111 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln207)   --->   "%xor_ln207 = xor i6 %zext_ln207_1, 31" [aes.c:207]   --->   Operation 111 'xor' 'xor_ln207' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 112 [1/1] (1.36ns)   --->   "%sub_ln207_1 = sub i6 %zext_ln207_2, %zext_ln207_1" [aes.c:207]   --->   Operation 112 'sub' 'sub_ln207_1' <Predicate = true> <Delay = 1.36> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 113 [1/1] (0.00ns) (grouped into LUT with out node sub_ln207_2)   --->   "%select_ln207 = select i1 %icmp_ln207, i6 %sub_ln207, i6 %sub_ln207_1" [aes.c:207]   --->   Operation 113 'select' 'select_ln207' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 114 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln207)   --->   "%select_ln207_1 = select i1 %icmp_ln207, i32 %tmp, i32 %sbox_load" [aes.c:207]   --->   Operation 114 'select' 'select_ln207_1' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 115 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln207)   --->   "%select_ln207_2 = select i1 %icmp_ln207, i6 %xor_ln207, i6 %zext_ln207_1" [aes.c:207]   --->   Operation 115 'select' 'select_ln207_2' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 116 [1/1] (1.37ns) (out node of the LUT)   --->   "%sub_ln207_2 = sub i6 31, %select_ln207" [aes.c:207]   --->   Operation 116 'sub' 'sub_ln207_2' <Predicate = true> <Delay = 1.37> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 117 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln207)   --->   "%zext_ln207_3 = zext i6 %select_ln207_2 to i32" [aes.c:207]   --->   Operation 117 'zext' 'zext_ln207_3' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 118 [1/1] (0.00ns) (grouped into LUT with out node xor_ln227)   --->   "%zext_ln207_4 = zext i6 %sub_ln207_2 to i32" [aes.c:207]   --->   Operation 118 'zext' 'zext_ln207_4' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 119 [1/1] (2.36ns) (out node of the LUT)   --->   "%lshr_ln207 = lshr i32 %select_ln207_1, %zext_ln207_3" [aes.c:207]   --->   Operation 119 'lshr' 'lshr_ln207' <Predicate = true> <Delay = 2.36> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 120 [1/1] (0.00ns) (grouped into LUT with out node xor_ln227)   --->   "%lshr_ln207_1 = lshr i32 -1, %zext_ln207_4" [aes.c:207]   --->   Operation 120 'lshr' 'lshr_ln207_1' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 121 [1/1] (0.00ns) (grouped into LUT with out node xor_ln227)   --->   "%and_ln207 = and i32 %lshr_ln207, %lshr_ln207_1" [aes.c:207]   --->   Operation 121 'and' 'and_ln207' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 122 [1/1] (0.00ns) (grouped into LUT with out node xor_ln227)   --->   "%trunc_ln207 = trunc i32 %and_ln207 to i8" [aes.c:207]   --->   Operation 122 'trunc' 'trunc_ln207' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 123 [1/2] (2.66ns)   --->   "%sbox_load_1 = load i32* %sbox_addr_1, align 4" [aes.c:208]   --->   Operation 123 'load' 'sbox_load_1' <Predicate = true> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 11> <ROM>
ST_6 : Operation 124 [1/1] (0.00ns)   --->   "%tmp_4 = call i5 @_ssdm_op_BitConcatenate.i5.i2.i3(i2 %empty_19, i3 0)" [aes.c:183]   --->   Operation 124 'bitconcatenate' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 125 [1/1] (0.00ns)   --->   "%empty_20 = or i5 %tmp_4, 7" [aes.c:183]   --->   Operation 125 'or' 'empty_20' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 126 [1/1] (1.12ns)   --->   "%icmp_ln208 = icmp ugt i5 %tmp_4, %empty_20" [aes.c:208]   --->   Operation 126 'icmp' 'icmp_ln208' <Predicate = true> <Delay = 1.12> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 127 [1/1] (0.00ns)   --->   "%zext_ln208_1 = zext i5 %tmp_4 to i6" [aes.c:208]   --->   Operation 127 'zext' 'zext_ln208_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 128 [1/1] (0.00ns)   --->   "%zext_ln208_2 = zext i5 %empty_20 to i6" [aes.c:208]   --->   Operation 128 'zext' 'zext_ln208_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 129 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln208)   --->   "%tmp_1 = call i32 @llvm.part.select.i32(i32 %sbox_load_1, i32 31, i32 0)" [aes.c:208]   --->   Operation 129 'partselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 130 [1/1] (1.36ns)   --->   "%sub_ln208 = sub i6 %zext_ln208_1, %zext_ln208_2" [aes.c:208]   --->   Operation 130 'sub' 'sub_ln208' <Predicate = true> <Delay = 1.36> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 131 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln208)   --->   "%xor_ln208 = xor i6 %zext_ln208_1, 31" [aes.c:208]   --->   Operation 131 'xor' 'xor_ln208' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 132 [1/1] (1.36ns)   --->   "%sub_ln208_1 = sub i6 %zext_ln208_2, %zext_ln208_1" [aes.c:208]   --->   Operation 132 'sub' 'sub_ln208_1' <Predicate = true> <Delay = 1.36> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 133 [1/1] (0.00ns) (grouped into LUT with out node sub_ln208_2)   --->   "%select_ln208 = select i1 %icmp_ln208, i6 %sub_ln208, i6 %sub_ln208_1" [aes.c:208]   --->   Operation 133 'select' 'select_ln208' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 134 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln208)   --->   "%select_ln208_1 = select i1 %icmp_ln208, i32 %tmp_1, i32 %sbox_load_1" [aes.c:208]   --->   Operation 134 'select' 'select_ln208_1' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 135 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln208)   --->   "%select_ln208_2 = select i1 %icmp_ln208, i6 %xor_ln208, i6 %zext_ln208_1" [aes.c:208]   --->   Operation 135 'select' 'select_ln208_2' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 136 [1/1] (1.37ns) (out node of the LUT)   --->   "%sub_ln208_2 = sub i6 31, %select_ln208" [aes.c:208]   --->   Operation 136 'sub' 'sub_ln208_2' <Predicate = true> <Delay = 1.37> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 137 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln208)   --->   "%zext_ln208_3 = zext i6 %select_ln208_2 to i32" [aes.c:208]   --->   Operation 137 'zext' 'zext_ln208_3' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 138 [1/1] (0.00ns) (grouped into LUT with out node xor_ln228)   --->   "%zext_ln208_4 = zext i6 %sub_ln208_2 to i32" [aes.c:208]   --->   Operation 138 'zext' 'zext_ln208_4' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 139 [1/1] (2.36ns) (out node of the LUT)   --->   "%lshr_ln208 = lshr i32 %select_ln208_1, %zext_ln208_3" [aes.c:208]   --->   Operation 139 'lshr' 'lshr_ln208' <Predicate = true> <Delay = 2.36> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 140 [1/1] (0.00ns) (grouped into LUT with out node xor_ln228)   --->   "%lshr_ln208_1 = lshr i32 -1, %zext_ln208_4" [aes.c:208]   --->   Operation 140 'lshr' 'lshr_ln208_1' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 141 [1/1] (0.00ns) (grouped into LUT with out node xor_ln228)   --->   "%and_ln208 = and i32 %lshr_ln208, %lshr_ln208_1" [aes.c:208]   --->   Operation 141 'and' 'and_ln208' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 142 [1/1] (0.00ns) (grouped into LUT with out node xor_ln228)   --->   "%tempa_1_1 = trunc i32 %and_ln208 to i8" [aes.c:208]   --->   Operation 142 'trunc' 'tempa_1_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 143 [1/2] (2.66ns)   --->   "%sbox_load_2 = load i32* %sbox_addr_2, align 4" [aes.c:209]   --->   Operation 143 'load' 'sbox_load_2' <Predicate = true> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 11> <ROM>
ST_6 : Operation 144 [1/1] (0.00ns)   --->   "%tmp_6 = call i5 @_ssdm_op_BitConcatenate.i5.i2.i3(i2 %empty_21, i3 0)" [aes.c:184]   --->   Operation 144 'bitconcatenate' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 145 [1/1] (0.00ns)   --->   "%empty_22 = or i5 %tmp_6, 7" [aes.c:184]   --->   Operation 145 'or' 'empty_22' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 146 [1/1] (1.12ns)   --->   "%icmp_ln209 = icmp ugt i5 %tmp_6, %empty_22" [aes.c:209]   --->   Operation 146 'icmp' 'icmp_ln209' <Predicate = true> <Delay = 1.12> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 147 [1/1] (0.00ns)   --->   "%zext_ln209_1 = zext i5 %tmp_6 to i6" [aes.c:209]   --->   Operation 147 'zext' 'zext_ln209_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 148 [1/1] (0.00ns)   --->   "%zext_ln209_2 = zext i5 %empty_22 to i6" [aes.c:209]   --->   Operation 148 'zext' 'zext_ln209_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 149 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln209)   --->   "%tmp_3 = call i32 @llvm.part.select.i32(i32 %sbox_load_2, i32 31, i32 0)" [aes.c:209]   --->   Operation 149 'partselect' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 150 [1/1] (1.36ns)   --->   "%sub_ln209 = sub i6 %zext_ln209_1, %zext_ln209_2" [aes.c:209]   --->   Operation 150 'sub' 'sub_ln209' <Predicate = true> <Delay = 1.36> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 151 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln209)   --->   "%xor_ln209 = xor i6 %zext_ln209_1, 31" [aes.c:209]   --->   Operation 151 'xor' 'xor_ln209' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 152 [1/1] (1.36ns)   --->   "%sub_ln209_1 = sub i6 %zext_ln209_2, %zext_ln209_1" [aes.c:209]   --->   Operation 152 'sub' 'sub_ln209_1' <Predicate = true> <Delay = 1.36> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 153 [1/1] (0.00ns) (grouped into LUT with out node sub_ln209_2)   --->   "%select_ln209 = select i1 %icmp_ln209, i6 %sub_ln209, i6 %sub_ln209_1" [aes.c:209]   --->   Operation 153 'select' 'select_ln209' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 154 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln209)   --->   "%select_ln209_1 = select i1 %icmp_ln209, i32 %tmp_3, i32 %sbox_load_2" [aes.c:209]   --->   Operation 154 'select' 'select_ln209_1' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 155 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln209)   --->   "%select_ln209_2 = select i1 %icmp_ln209, i6 %xor_ln209, i6 %zext_ln209_1" [aes.c:209]   --->   Operation 155 'select' 'select_ln209_2' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 156 [1/1] (1.37ns) (out node of the LUT)   --->   "%sub_ln209_2 = sub i6 31, %select_ln209" [aes.c:209]   --->   Operation 156 'sub' 'sub_ln209_2' <Predicate = true> <Delay = 1.37> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 157 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln209)   --->   "%zext_ln209_3 = zext i6 %select_ln209_2 to i32" [aes.c:209]   --->   Operation 157 'zext' 'zext_ln209_3' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 158 [1/1] (0.00ns) (grouped into LUT with out node xor_ln229)   --->   "%zext_ln209_4 = zext i6 %sub_ln209_2 to i32" [aes.c:209]   --->   Operation 158 'zext' 'zext_ln209_4' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 159 [1/1] (2.36ns) (out node of the LUT)   --->   "%lshr_ln209 = lshr i32 %select_ln209_1, %zext_ln209_3" [aes.c:209]   --->   Operation 159 'lshr' 'lshr_ln209' <Predicate = true> <Delay = 2.36> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 160 [1/1] (0.00ns) (grouped into LUT with out node xor_ln229)   --->   "%lshr_ln209_1 = lshr i32 -1, %zext_ln209_4" [aes.c:209]   --->   Operation 160 'lshr' 'lshr_ln209_1' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 161 [1/1] (0.00ns) (grouped into LUT with out node xor_ln229)   --->   "%and_ln209 = and i32 %lshr_ln209, %lshr_ln209_1" [aes.c:209]   --->   Operation 161 'and' 'and_ln209' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 162 [1/1] (0.00ns) (grouped into LUT with out node xor_ln229)   --->   "%tempa_2_1 = trunc i32 %and_ln209 to i8" [aes.c:209]   --->   Operation 162 'trunc' 'tempa_2_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 163 [1/2] (2.66ns)   --->   "%sbox_load_3 = load i32* %sbox_addr_3, align 4" [aes.c:210]   --->   Operation 163 'load' 'sbox_load_3' <Predicate = true> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 11> <ROM>
ST_6 : Operation 164 [1/1] (0.00ns)   --->   "%tmp_8 = call i5 @_ssdm_op_BitConcatenate.i5.i2.i3(i2 %empty_23, i3 0)" [aes.c:181]   --->   Operation 164 'bitconcatenate' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 165 [1/1] (0.00ns)   --->   "%empty_24 = or i5 %tmp_8, 7" [aes.c:181]   --->   Operation 165 'or' 'empty_24' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 166 [1/1] (1.12ns)   --->   "%icmp_ln210 = icmp ugt i5 %tmp_8, %empty_24" [aes.c:210]   --->   Operation 166 'icmp' 'icmp_ln210' <Predicate = true> <Delay = 1.12> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 167 [1/1] (0.00ns)   --->   "%zext_ln210_1 = zext i5 %tmp_8 to i6" [aes.c:210]   --->   Operation 167 'zext' 'zext_ln210_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 168 [1/1] (0.00ns)   --->   "%zext_ln210_2 = zext i5 %empty_24 to i6" [aes.c:210]   --->   Operation 168 'zext' 'zext_ln210_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 169 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln210)   --->   "%tmp_5 = call i32 @llvm.part.select.i32(i32 %sbox_load_3, i32 31, i32 0)" [aes.c:210]   --->   Operation 169 'partselect' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 170 [1/1] (1.36ns)   --->   "%sub_ln210 = sub i6 %zext_ln210_1, %zext_ln210_2" [aes.c:210]   --->   Operation 170 'sub' 'sub_ln210' <Predicate = true> <Delay = 1.36> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 171 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln210)   --->   "%xor_ln210 = xor i6 %zext_ln210_1, 31" [aes.c:210]   --->   Operation 171 'xor' 'xor_ln210' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 172 [1/1] (1.36ns)   --->   "%sub_ln210_1 = sub i6 %zext_ln210_2, %zext_ln210_1" [aes.c:210]   --->   Operation 172 'sub' 'sub_ln210_1' <Predicate = true> <Delay = 1.36> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 173 [1/1] (0.00ns) (grouped into LUT with out node sub_ln210_2)   --->   "%select_ln210 = select i1 %icmp_ln210, i6 %sub_ln210, i6 %sub_ln210_1" [aes.c:210]   --->   Operation 173 'select' 'select_ln210' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 174 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln210)   --->   "%select_ln210_1 = select i1 %icmp_ln210, i32 %tmp_5, i32 %sbox_load_3" [aes.c:210]   --->   Operation 174 'select' 'select_ln210_1' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 175 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln210)   --->   "%select_ln210_2 = select i1 %icmp_ln210, i6 %xor_ln210, i6 %zext_ln210_1" [aes.c:210]   --->   Operation 175 'select' 'select_ln210_2' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 176 [1/1] (1.37ns) (out node of the LUT)   --->   "%sub_ln210_2 = sub i6 31, %select_ln210" [aes.c:210]   --->   Operation 176 'sub' 'sub_ln210_2' <Predicate = true> <Delay = 1.37> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 177 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln210)   --->   "%zext_ln210_3 = zext i6 %select_ln210_2 to i32" [aes.c:210]   --->   Operation 177 'zext' 'zext_ln210_3' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 178 [1/1] (0.00ns) (grouped into LUT with out node xor_ln230)   --->   "%zext_ln210_4 = zext i6 %sub_ln210_2 to i32" [aes.c:210]   --->   Operation 178 'zext' 'zext_ln210_4' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 179 [1/1] (2.36ns) (out node of the LUT)   --->   "%lshr_ln210 = lshr i32 %select_ln210_1, %zext_ln210_3" [aes.c:210]   --->   Operation 179 'lshr' 'lshr_ln210' <Predicate = true> <Delay = 2.36> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 180 [1/1] (0.00ns) (grouped into LUT with out node xor_ln230)   --->   "%lshr_ln210_1 = lshr i32 -1, %zext_ln210_4" [aes.c:210]   --->   Operation 180 'lshr' 'lshr_ln210_1' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 181 [1/1] (0.00ns) (grouped into LUT with out node xor_ln230)   --->   "%and_ln210 = and i32 %lshr_ln210, %lshr_ln210_1" [aes.c:210]   --->   Operation 181 'and' 'and_ln210' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 182 [1/1] (0.00ns) (grouped into LUT with out node xor_ln230)   --->   "%tempa_3_1 = trunc i32 %and_ln210 to i8" [aes.c:210]   --->   Operation 182 'trunc' 'tempa_3_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 183 [1/2] (2.66ns)   --->   "%Rcon_load = load i8* %Rcon_addr, align 1" [aes.c:212]   --->   Operation 183 'load' 'Rcon_load' <Predicate = true> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 11> <ROM>
ST_6 : Operation 184 [1/1] (0.00ns) (grouped into LUT with out node xor_ln227)   --->   "%tempa_0 = xor i8 %Rcon_load, %trunc_ln207" [aes.c:212]   --->   Operation 184 'xor' 'tempa_0' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 185 [1/1] (0.00ns) (grouped into LUT with out node xor_ln230)   --->   "%tempa_3_2 = select i1 %icmp_ln188, i8 %tempa_3_1, i8 %tempa_3" [aes.c:188]   --->   Operation 185 'select' 'tempa_3_2' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 186 [1/1] (0.00ns) (grouped into LUT with out node xor_ln229)   --->   "%tempa_2_2 = select i1 %icmp_ln188, i8 %tempa_2_1, i8 %tempa_2" [aes.c:188]   --->   Operation 186 'select' 'tempa_2_2' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 187 [1/1] (0.00ns) (grouped into LUT with out node xor_ln228)   --->   "%tempa_1_2 = select i1 %icmp_ln188, i8 %tempa_1_1, i8 %tempa_1" [aes.c:188]   --->   Operation 187 'select' 'tempa_1_2' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 188 [1/1] (0.00ns) (grouped into LUT with out node xor_ln227)   --->   "%tempa_0_2 = select i1 %icmp_ln188, i8 %tempa_0, i8 %tempa_0_3" [aes.c:188]   --->   Operation 188 'select' 'tempa_0_2' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 189 [1/2] (1.42ns)   --->   "%RoundKey_0_load = load i8* %RoundKey_0_addr_2, align 1" [aes.c:227]   --->   Operation 189 'load' 'RoundKey_0_load' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 60> <RAM>
ST_6 : Operation 190 [1/1] (1.89ns) (out node of the LUT)   --->   "%xor_ln227 = xor i8 %RoundKey_0_load, %tempa_0_2" [aes.c:227]   --->   Operation 190 'xor' 'xor_ln227' <Predicate = true> <Delay = 1.89> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 191 [1/1] (0.00ns)   --->   "%zext_ln227_1 = zext i6 %i_1 to i64" [aes.c:227]   --->   Operation 191 'zext' 'zext_ln227_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 192 [1/1] (0.00ns)   --->   "%RoundKey_0_addr_3 = getelementptr [60 x i8]* %RoundKey_0, i64 0, i64 %zext_ln227_1" [aes.c:227]   --->   Operation 192 'getelementptr' 'RoundKey_0_addr_3' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 193 [1/1] (1.42ns)   --->   "store i8 %xor_ln227, i8* %RoundKey_0_addr_3, align 1" [aes.c:227]   --->   Operation 193 'store' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 60> <RAM>
ST_6 : Operation 194 [1/2] (1.42ns)   --->   "%RoundKey_1_load = load i8* %RoundKey_1_addr_2, align 1" [aes.c:228]   --->   Operation 194 'load' 'RoundKey_1_load' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 60> <RAM>
ST_6 : Operation 195 [1/1] (1.89ns) (out node of the LUT)   --->   "%xor_ln228 = xor i8 %RoundKey_1_load, %tempa_1_2" [aes.c:228]   --->   Operation 195 'xor' 'xor_ln228' <Predicate = true> <Delay = 1.89> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 196 [1/1] (0.00ns)   --->   "%RoundKey_1_addr_3 = getelementptr [60 x i8]* %RoundKey_1, i64 0, i64 %zext_ln227_1" [aes.c:228]   --->   Operation 196 'getelementptr' 'RoundKey_1_addr_3' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 197 [1/1] (1.42ns)   --->   "store i8 %xor_ln228, i8* %RoundKey_1_addr_3, align 1" [aes.c:228]   --->   Operation 197 'store' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 60> <RAM>
ST_6 : Operation 198 [1/2] (1.42ns)   --->   "%RoundKey_2_load = load i8* %RoundKey_2_addr_2, align 1" [aes.c:229]   --->   Operation 198 'load' 'RoundKey_2_load' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 60> <RAM>
ST_6 : Operation 199 [1/1] (1.89ns) (out node of the LUT)   --->   "%xor_ln229 = xor i8 %RoundKey_2_load, %tempa_2_2" [aes.c:229]   --->   Operation 199 'xor' 'xor_ln229' <Predicate = true> <Delay = 1.89> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 200 [1/1] (0.00ns)   --->   "%RoundKey_2_addr_3 = getelementptr [60 x i8]* %RoundKey_2, i64 0, i64 %zext_ln227_1" [aes.c:229]   --->   Operation 200 'getelementptr' 'RoundKey_2_addr_3' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 201 [1/1] (1.42ns)   --->   "store i8 %xor_ln229, i8* %RoundKey_2_addr_3, align 1" [aes.c:229]   --->   Operation 201 'store' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 60> <RAM>
ST_6 : Operation 202 [1/2] (1.42ns)   --->   "%RoundKey_3_load = load i8* %RoundKey_3_addr_2, align 1" [aes.c:230]   --->   Operation 202 'load' 'RoundKey_3_load' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 60> <RAM>
ST_6 : Operation 203 [1/1] (1.89ns) (out node of the LUT)   --->   "%xor_ln230 = xor i8 %RoundKey_3_load, %tempa_3_2" [aes.c:230]   --->   Operation 203 'xor' 'xor_ln230' <Predicate = true> <Delay = 1.89> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 204 [1/1] (0.00ns)   --->   "%RoundKey_3_addr_3 = getelementptr [60 x i8]* %RoundKey_3, i64 0, i64 %zext_ln227_1" [aes.c:230]   --->   Operation 204 'getelementptr' 'RoundKey_3_addr_3' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 205 [1/1] (1.42ns)   --->   "store i8 %xor_ln230, i8* %RoundKey_3_addr_3, align 1" [aes.c:230]   --->   Operation 205 'store' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 60> <RAM>
ST_6 : Operation 206 [1/1] (1.37ns)   --->   "%i_2 = add i6 1, %i_1" [aes.c:177]   --->   Operation 206 'add' 'i_2' <Predicate = true> <Delay = 1.37> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 207 [1/1] (0.00ns)   --->   "br label %.preheader" [aes.c:177]   --->   Operation 207 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1.18ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i') with incoming values : ('i', aes.c:164) [24]  (1.18 ns)

 <State 2>: 1.43ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', aes.c:164) [24]  (0 ns)
	'getelementptr' operation ('Key_0_addr', aes.c:167) [31]  (0 ns)
	'load' operation ('Key_0_load', aes.c:167) on array 'Key_0' [32]  (1.43 ns)

 <State 3>: 2.85ns
The critical path consists of the following:
	'load' operation ('Key_0_load', aes.c:167) on array 'Key_0' [32]  (1.43 ns)
	'store' operation ('store_ln167', aes.c:167) of variable 'Key_0_load', aes.c:167 on array 'RoundKey_0' [34]  (1.43 ns)

 <State 4>: 2.82ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', aes.c:177) [51]  (0 ns)
	'add' operation ('add_ln181', aes.c:181) [57]  (1.39 ns)
	'getelementptr' operation ('RoundKey_0_addr_1', aes.c:181) [60]  (0 ns)
	'load' operation ('tempa[0]', aes.c:181) on array 'RoundKey_0' [61]  (1.43 ns)

 <State 5>: 4.09ns
The critical path consists of the following:
	'load' operation ('tempa[0]', aes.c:181) on array 'RoundKey_0' [61]  (1.43 ns)
	'getelementptr' operation ('sbox_addr_3', aes.c:210) [144]  (0 ns)
	'load' operation ('sbox_load_3', aes.c:210) on array 'sbox' [145]  (2.66 ns)

 <State 6>: 8.34ns
The critical path consists of the following:
	'load' operation ('sbox_load', aes.c:207) on array 'sbox' [73]  (2.66 ns)
	'select' operation ('select_ln207_1', aes.c:207) [85]  (0 ns)
	'lshr' operation ('lshr_ln207', aes.c:207) [90]  (2.36 ns)
	'and' operation ('and_ln207', aes.c:207) [92]  (0 ns)
	'xor' operation ('tempa[0]', aes.c:212) [170]  (0 ns)
	'select' operation ('tempa[0]', aes.c:188) [174]  (0 ns)
	'xor' operation ('xor_ln227', aes.c:227) [180]  (1.89 ns)
	'store' operation ('store_ln227', aes.c:227) of variable 'xor_ln227', aes.c:227 on array 'RoundKey_0' [183]  (1.43 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
