Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/software/Vivado/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 44703c022b3649cf9fcb2ca4ebcdb9c4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot adder_display_behav xil_defaultlib.adder_display xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-2063] Module <lcd_module> not found while processing module instance <lcd_module> [D:/Code/Verilog/3.14add/3.14add.srcs/sources_1/new/adder_display.v:60]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
