{
  "name": "Critical Path Optimization",
  "type": "ABSTRACT_CONCEPT",
  "id": {
    "group": 50,
    "item": 1240
  },
  "claims": [
    {
      "predicate": "USED_FOR",
      "object": "Signal and power integrity",
      "temporal": {
        "valid_from": null,
        "valid_until": null,
        "event": null
      },
      "epistemic": {
        "confidence": 0.7,
        "status": "SETTLED",
        "source_type": "ACADEMIC"
      }
    },
    {
      "predicate": "RELATED_TO",
      "object": "pcb (30, 4567)",
      "epistemic": {
        "confidence": 0.9,
        "status": "AUTO_GENERATED",
        "source_type": "RELATION_BUILDER"
      }
    }
  ],
  "surface_layer": {
    "definition": "Optimization of most critical paths in a PCB",
    "common_uses": []
  },
  "deep_layer": {
    "mechanism": "Optimization of PCB layout.",
    "origin": "PCB Design."
  },
  "instance_layer": {
    "examples": []
  },
  "facets": {},
  "epistemic_metadata": {
    "source": "Set Automatically",
    "citations": [
      "https://jlcpcb.com/blog/pcb-design-guidelines-placement-and-routing",
      "https://anysilicon.com/place-and-route-ultimate-guide/",
      "https://www.pcbway.com/blog/PCB_Design_Layout/PCB_Layout_Design_Guidelines_Placement_and_Routing_e5aad1e8.html"
    ]
  }
}