/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire [5:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire [4:0] celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire [10:0] celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire [4:0] celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_24z;
  wire celloutsig_0_27z;
  wire celloutsig_0_2z;
  wire [4:0] celloutsig_0_32z;
  wire celloutsig_0_37z;
  wire celloutsig_0_38z;
  wire [5:0] celloutsig_0_3z;
  wire [2:0] celloutsig_0_4z;
  wire [4:0] celloutsig_0_5z;
  reg [2:0] celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire [8:0] celloutsig_0_8z;
  wire [10:0] celloutsig_0_9z;
  wire [6:0] celloutsig_1_0z;
  wire [3:0] celloutsig_1_11z;
  wire [12:0] celloutsig_1_12z;
  wire celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [34:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [3:0] celloutsig_1_3z;
  wire [3:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [6:0] celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_6z = celloutsig_1_3z[3] | celloutsig_1_2z;
  assign celloutsig_0_21z = celloutsig_0_5z[1] | celloutsig_0_12z;
  assign celloutsig_1_19z = celloutsig_1_15z ^ in_data[130];
  assign celloutsig_0_15z = celloutsig_0_10z[3] ^ celloutsig_0_11z;
  assign celloutsig_0_37z = ~(celloutsig_0_6z[0] ^ celloutsig_0_16z);
  assign celloutsig_1_5z = ~(celloutsig_1_4z[1] ^ celloutsig_1_3z[0]);
  assign celloutsig_0_2z = ~(celloutsig_0_1z ^ in_data[70]);
  assign celloutsig_1_12z = { celloutsig_1_4z[1:0], celloutsig_1_0z, celloutsig_1_3z } / { 1'h1, celloutsig_1_1z[28:20], celloutsig_1_2z, celloutsig_1_5z, celloutsig_1_2z };
  assign celloutsig_0_8z = { celloutsig_0_5z[2:0], celloutsig_0_3z } / { 1'h1, in_data[40:33] };
  assign celloutsig_1_18z = celloutsig_1_9z[5:2] == celloutsig_1_4z;
  assign celloutsig_0_7z = in_data[75:73] == { in_data[66:65], celloutsig_0_1z };
  assign celloutsig_0_38z = { celloutsig_0_32z[4:3], celloutsig_0_24z } === { celloutsig_0_20z[3], celloutsig_0_13z, celloutsig_0_27z };
  assign celloutsig_0_1z = ! in_data[36:21];
  assign celloutsig_0_24z = ! { celloutsig_0_11z, celloutsig_0_21z, celloutsig_0_11z, celloutsig_0_15z, celloutsig_0_15z, celloutsig_0_19z, celloutsig_0_17z, celloutsig_0_0z, celloutsig_0_21z, celloutsig_0_16z };
  assign celloutsig_1_2z = in_data[190:181] < { celloutsig_1_1z[22:20], celloutsig_1_0z };
  assign celloutsig_1_15z = { celloutsig_1_12z[2], celloutsig_1_4z, celloutsig_1_4z, 3'h0, celloutsig_1_11z[0], celloutsig_1_14z } < { celloutsig_1_12z, celloutsig_1_2z };
  assign celloutsig_0_19z = { celloutsig_0_9z[8:6], celloutsig_0_12z, celloutsig_0_7z } < celloutsig_0_8z[8:4];
  assign celloutsig_0_17z = celloutsig_0_5z[4:2] !== celloutsig_0_5z[3:1];
  assign celloutsig_0_27z = { celloutsig_0_8z[4:0], celloutsig_0_6z } !== { celloutsig_0_14z[4:2], celloutsig_0_4z, celloutsig_0_13z, celloutsig_0_21z };
  assign celloutsig_1_0z = ~ in_data[116:110];
  assign celloutsig_1_3z = ~ { celloutsig_1_0z[3:1], celloutsig_1_2z };
  assign celloutsig_0_4z = ~ { celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_0z };
  assign celloutsig_1_9z = ~ celloutsig_1_1z[31:25];
  assign celloutsig_0_10z = ~ { celloutsig_0_9z[2:0], celloutsig_0_6z };
  assign celloutsig_1_1z = in_data[182:148] | in_data[185:151];
  assign celloutsig_1_14z = | celloutsig_1_1z[17:10];
  assign celloutsig_0_12z = | { celloutsig_0_4z[2:1], celloutsig_0_7z, celloutsig_0_6z };
  assign celloutsig_0_13z = celloutsig_0_7z & celloutsig_0_5z[0];
  assign celloutsig_0_11z = ^ in_data[45:39];
  assign celloutsig_0_16z = ^ celloutsig_0_8z[7:1];
  assign celloutsig_0_3z = { celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_2z } >> { in_data[90:86], celloutsig_0_2z };
  assign celloutsig_0_5z = in_data[7:3] << { celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_1z };
  assign celloutsig_0_32z = { celloutsig_0_3z[2:0], celloutsig_0_15z, celloutsig_0_21z } << celloutsig_0_8z[6:2];
  assign celloutsig_0_18z = { in_data[21:19], celloutsig_0_6z, celloutsig_0_13z, celloutsig_0_4z, celloutsig_0_0z } >> { celloutsig_0_13z, celloutsig_0_17z, celloutsig_0_6z, celloutsig_0_5z, celloutsig_0_0z };
  assign celloutsig_1_4z = in_data[160:157] <<< celloutsig_1_3z;
  assign celloutsig_0_20z = celloutsig_0_9z[5:1] <<< celloutsig_0_18z[8:4];
  assign celloutsig_0_9z = { celloutsig_0_8z, celloutsig_0_0z, celloutsig_0_0z } ^ { celloutsig_0_8z[3:0], celloutsig_0_3z, celloutsig_0_2z };
  assign celloutsig_0_14z = celloutsig_0_10z[5:1] ^ { celloutsig_0_9z[10:8], celloutsig_0_12z, celloutsig_0_0z };
  assign celloutsig_0_0z = ~((in_data[39] & in_data[90]) | in_data[78]);
  always_latch
    if (!clkin_data[0]) celloutsig_0_6z = 3'h0;
    else if (!celloutsig_1_18z) celloutsig_0_6z = { celloutsig_0_4z[1:0], celloutsig_0_2z };
  assign celloutsig_1_11z[0] = celloutsig_1_6z ^ celloutsig_1_4z[0];
  assign celloutsig_1_11z[3:1] = 3'h0;
  assign { out_data[128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_37z, celloutsig_0_38z };
endmodule
