

================================================================
== Vivado HLS Report for 'conv3x3b'
================================================================
* Date:           Tue Apr  6 18:11:14 2021

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        BNN_6
* Solution:       solution1
* Product family: kintex7
* Target device:  xc7k70t-fbv676-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  25.00|     7.652|        3.12|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |    5|    5|    5|    5| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+-------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF  |  LUT  | URAM|
+-----------------+---------+-------+-------+-------+-----+
|DSP              |        -|      -|      -|      -|    -|
|Expression       |        -|      -|      0|    503|    -|
|FIFO             |        -|      -|      -|      -|    -|
|Instance         |        -|      -|      -|      -|    -|
|Memory           |        -|      -|      -|      -|    -|
|Multiplexer      |        -|      -|      -|    111|    -|
|Register         |        -|      -|    112|      -|    -|
+-----------------+---------+-------+-------+-------+-----+
|Total            |        0|      0|    112|    614|    0|
+-----------------+---------+-------+-------+-------+-----+
|Available        |      270|    240|  82000|  41000|    0|
+-----------------+---------+-------+-------+-------+-----+
|Utilization (%)  |        0|      0|   ~0  |      1|    0|
+-----------------+---------+-------+-------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------+----------+-------+---+----+------------+------------+
    |        Variable Name        | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------+----------+-------+---+----+------------+------------+
    |add_ln1353_14_fu_492_p2      |     +    |      0|  0|  13|           2|           4|
    |add_ln1353_fu_364_p2         |     +    |      0|  0|  13|           1|           4|
    |add_ln700_3_fu_648_p2        |     +    |      0|  0|  12|           3|           3|
    |add_ln700_4_fu_658_p2        |     +    |      0|  0|  13|           4|           4|
    |add_ln700_5_fu_762_p2        |     +    |      0|  0|  12|           3|           3|
    |add_ln700_6_fu_909_p2        |     +    |      0|  0|  12|           3|           3|
    |add_ln700_7_fu_919_p2        |     +    |      0|  0|  13|           4|           4|
    |add_ln700_8_fu_929_p2        |     +    |      0|  0|  14|           5|           5|
    |add_ln700_fu_511_p2          |     +    |      0|  0|  12|           3|           3|
    |add_ln79_10_fu_541_p2        |     +    |      0|  0|  18|          11|          11|
    |add_ln79_11_fu_550_p2        |     +    |      0|  0|  18|          11|          11|
    |add_ln79_1_fu_385_p2         |     +    |      0|  0|  18|           4|          11|
    |add_ln79_2_fu_517_p2         |     +    |      0|  0|  18|           5|          11|
    |add_ln79_3_fu_353_p2         |     +    |      0|  0|  18|          11|          11|
    |add_ln79_4_fu_390_p2         |     +    |      0|  0|  18|          11|          11|
    |add_ln79_5_fu_522_p2         |     +    |      0|  0|  18|          11|          11|
    |add_ln79_6_fu_374_p2         |     +    |      0|  0|  18|          11|          11|
    |add_ln79_7_fu_527_p2         |     +    |      0|  0|  18|          11|          11|
    |add_ln79_8_fu_536_p2         |     +    |      0|  0|  18|          11|          11|
    |add_ln79_9_fu_501_p2         |     +    |      0|  0|  18|          11|          11|
    |add_ln79_fu_313_p2           |     +    |      0|  0|  15|           5|           5|
    |ap_return                    |     +    |      0|  0|  14|           5|           5|
    |sub_ln79_fu_343_p2           |     -    |      0|  0|  18|          11|          11|
    |and_ln1355_1_fu_458_p2       |    and   |      0|  0|   6|           1|           1|
    |and_ln1355_2_fu_566_p2       |    and   |      0|  0|   6|           1|           1|
    |and_ln1355_3_fu_611_p2       |    and   |      0|  0|   6|           1|           1|
    |and_ln1355_4_fu_683_p2       |    and   |      0|  0|   6|           1|           1|
    |and_ln1355_5_fu_728_p2       |    and   |      0|  0|   6|           1|           1|
    |and_ln1355_6_fu_783_p2       |    and   |      0|  0|   6|           1|           1|
    |and_ln1355_7_fu_824_p2       |    and   |      0|  0|   6|           1|           1|
    |and_ln1355_8_fu_869_p2       |    and   |      0|  0|   6|           1|           1|
    |and_ln1355_fu_412_p2         |    and   |      0|  0|   6|           1|           1|
    |ap_block_pp0_stage0_11001    |    and   |      0|  0|   6|           1|           1|
    |ap_block_pp0_stage0_subdone  |    or    |      0|  0|   6|           1|           1|
    |select_ln215_1_fu_450_p3     |  select  |      0|  0|   2|           1|           1|
    |select_ln215_2_fu_559_p3     |  select  |      0|  0|   2|           1|           1|
    |select_ln215_3_fu_604_p3     |  select  |      0|  0|   2|           1|           1|
    |select_ln215_4_fu_676_p3     |  select  |      0|  0|   2|           1|           1|
    |select_ln215_5_fu_721_p3     |  select  |      0|  0|   2|           1|           1|
    |select_ln215_6_fu_776_p3     |  select  |      0|  0|   2|           1|           1|
    |select_ln215_7_fu_817_p3     |  select  |      0|  0|   2|           1|           1|
    |select_ln215_8_fu_864_p3     |  select  |      0|  0|   2|           1|           1|
    |select_ln215_fu_404_p3       |  select  |      0|  0|   2|           1|           1|
    |ap_enable_pp0                |    xor   |      0|  0|   6|           1|           2|
    |xor_ln841_1_fu_472_p2        |    xor   |      0|  0|   6|           1|           1|
    |xor_ln841_2_fu_580_p2        |    xor   |      0|  0|   6|           1|           1|
    |xor_ln841_3_fu_625_p2        |    xor   |      0|  0|   6|           1|           1|
    |xor_ln841_4_fu_697_p2        |    xor   |      0|  0|   6|           1|           1|
    |xor_ln841_5_fu_742_p2        |    xor   |      0|  0|   6|           1|           1|
    |xor_ln841_6_fu_797_p2        |    xor   |      0|  0|   6|           1|           1|
    |xor_ln841_7_fu_838_p2        |    xor   |      0|  0|   6|           1|           1|
    |xor_ln841_8_fu_883_p2        |    xor   |      0|  0|   6|           1|           1|
    |xor_ln841_fu_426_p2          |    xor   |      0|  0|   6|           1|           1|
    +-----------------------------+----------+-------+---+----+------------+------------+
    |Total                        |          |      0|  0| 503|         187|         206|
    +-----------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------+----+-----------+-----+-----------+
    |           Name           | LUT| Input Size| Bits| Total Bits|
    +--------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                 |  33|          6|    1|          6|
    |ap_enable_reg_pp0_iter0   |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1   |   9|          2|    1|          2|
    |line_buffer_m_V_address0  |  33|          6|   10|         60|
    |line_buffer_m_V_address1  |  27|          5|   10|         50|
    +--------------------------+----+-----------+-----+-----------+
    |Total                     | 111|         21|   23|        120|
    +--------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------+----+----+-----+-----------+
    |                Name                | FF | LUT| Bits| Const Bits|
    +------------------------------------+----+----+-----+-----------+
    |add_ln700_4_reg_1038                |   4|   0|    4|          0|
    |add_ln700_5_reg_1053                |   3|   0|    3|          0|
    |add_ln700_reg_1008                  |   3|   0|    3|          0|
    |add_ln79_11_reg_1033                |  11|   0|   11|          0|
    |add_ln79_1_reg_986                  |  10|   0|   11|          1|
    |add_ln79_5_reg_1013                 |  11|   0|   11|          0|
    |add_ln79_8_reg_1023                 |  11|   0|   11|          0|
    |ap_CS_fsm                           |   5|   0|    5|          0|
    |ap_enable_reg_pp0_iter0_reg         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1             |   1|   0|    1|          0|
    |ap_port_reg_conv_params_m_0_0_10    |   1|   0|    1|          0|
    |ap_port_reg_conv_params_m_0_0_s     |   1|   0|    1|          0|
    |ap_port_reg_conv_params_m_0_1_10    |   1|   0|    1|          0|
    |ap_port_reg_conv_params_m_0_1_s     |   1|   0|    1|          0|
    |ap_port_reg_conv_params_m_0_2_10    |   1|   0|    1|          0|
    |ap_port_reg_conv_params_m_0_2_s     |   1|   0|    1|          0|
    |ap_port_reg_conv_params_m_1_0_10    |   1|   0|    1|          0|
    |ap_port_reg_conv_params_m_1_0_s     |   1|   0|    1|          0|
    |ap_port_reg_conv_params_m_1_1_10    |   1|   0|    1|          0|
    |ap_port_reg_conv_params_m_1_1_s     |   1|   0|    1|          0|
    |ap_port_reg_conv_params_m_1_2_10    |   1|   0|    1|          0|
    |ap_port_reg_conv_params_m_1_2_s     |   1|   0|    1|          0|
    |ap_port_reg_conv_params_m_2_0_10    |   1|   0|    1|          0|
    |ap_port_reg_conv_params_m_2_0_s     |   1|   0|    1|          0|
    |ap_port_reg_conv_params_m_2_1_10    |   1|   0|    1|          0|
    |ap_port_reg_conv_params_m_2_1_s     |   1|   0|    1|          0|
    |ap_port_reg_conv_params_m_2_2_10    |   1|   0|    1|          0|
    |ap_port_reg_conv_params_m_2_2_s     |   1|   0|    1|          0|
    |ap_port_reg_conv_params_m_V_offset  |   1|   0|    1|          0|
    |cc_V_read_reg_941                   |   4|   0|    4|          0|
    |conv_params_m_0_0_11_reg_1058       |   1|   0|    1|          0|
    |conv_params_m_0_0_12_reg_1063       |   1|   0|    1|          0|
    |conv_params_m_V_offs_reg_975        |   1|   0|    1|          0|
    |sub_ln79_reg_946                    |  10|   0|   11|          1|
    |tmp_109_reg_1073                    |   2|   0|    2|          0|
    |tmp_111_reg_1078                    |   2|   0|    2|          0|
    |zext_ln79_11_reg_997                |   4|   0|   11|          7|
    |zext_ln79_3_reg_953                 |   4|   0|   11|          7|
    |zext_ln79_7_reg_964                 |   4|   0|   11|          7|
    +------------------------------------+----+----+-----+-----------+
    |Total                               | 112|   0|  135|         23|
    +------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------+-----+-----+------------+------------------------+--------------+
|         RTL Ports        | Dir | Bits|  Protocol  |      Source Object     |    C Type    |
+--------------------------+-----+-----+------------+------------------------+--------------+
|ap_clk                    |  in |    1| ap_ctrl_hs |        conv3x3b        | return value |
|ap_rst                    |  in |    1| ap_ctrl_hs |        conv3x3b        | return value |
|ap_start                  |  in |    1| ap_ctrl_hs |        conv3x3b        | return value |
|ap_done                   | out |    1| ap_ctrl_hs |        conv3x3b        | return value |
|ap_idle                   | out |    1| ap_ctrl_hs |        conv3x3b        | return value |
|ap_ready                  | out |    1| ap_ctrl_hs |        conv3x3b        | return value |
|ap_ce                     |  in |    1| ap_ctrl_hs |        conv3x3b        | return value |
|ap_return                 | out |    5| ap_ctrl_hs |        conv3x3b        | return value |
|line_buffer_m_V_address0  | out |   10|  ap_memory |     line_buffer_m_V    |     array    |
|line_buffer_m_V_ce0       | out |    1|  ap_memory |     line_buffer_m_V    |     array    |
|line_buffer_m_V_q0        |  in |    2|  ap_memory |     line_buffer_m_V    |     array    |
|line_buffer_m_V_address1  | out |   10|  ap_memory |     line_buffer_m_V    |     array    |
|line_buffer_m_V_ce1       | out |    1|  ap_memory |     line_buffer_m_V    |     array    |
|line_buffer_m_V_q1        |  in |    2|  ap_memory |     line_buffer_m_V    |     array    |
|line_buffer_m_V_offset    |  in |    1|   ap_none  | line_buffer_m_V_offset |    scalar    |
|conv_params_m_0_0_s       |  in |    1|   ap_none  |   conv_params_m_0_0_s  |    scalar    |
|conv_params_m_0_0_10      |  in |    1|   ap_none  |  conv_params_m_0_0_10  |    scalar    |
|conv_params_m_0_1_s       |  in |    1|   ap_none  |   conv_params_m_0_1_s  |    scalar    |
|conv_params_m_0_1_10      |  in |    1|   ap_none  |  conv_params_m_0_1_10  |    scalar    |
|conv_params_m_0_2_s       |  in |    1|   ap_none  |   conv_params_m_0_2_s  |    scalar    |
|conv_params_m_0_2_10      |  in |    1|   ap_none  |  conv_params_m_0_2_10  |    scalar    |
|conv_params_m_1_0_s       |  in |    1|   ap_none  |   conv_params_m_1_0_s  |    scalar    |
|conv_params_m_1_0_10      |  in |    1|   ap_none  |  conv_params_m_1_0_10  |    scalar    |
|conv_params_m_1_1_s       |  in |    1|   ap_none  |   conv_params_m_1_1_s  |    scalar    |
|conv_params_m_1_1_10      |  in |    1|   ap_none  |  conv_params_m_1_1_10  |    scalar    |
|conv_params_m_1_2_s       |  in |    1|   ap_none  |   conv_params_m_1_2_s  |    scalar    |
|conv_params_m_1_2_10      |  in |    1|   ap_none  |  conv_params_m_1_2_10  |    scalar    |
|conv_params_m_2_0_s       |  in |    1|   ap_none  |   conv_params_m_2_0_s  |    scalar    |
|conv_params_m_2_0_10      |  in |    1|   ap_none  |  conv_params_m_2_0_10  |    scalar    |
|conv_params_m_2_1_s       |  in |    1|   ap_none  |   conv_params_m_2_1_s  |    scalar    |
|conv_params_m_2_1_10      |  in |    1|   ap_none  |  conv_params_m_2_1_10  |    scalar    |
|conv_params_m_2_2_s       |  in |    1|   ap_none  |   conv_params_m_2_2_s  |    scalar    |
|conv_params_m_2_2_10      |  in |    1|   ap_none  |  conv_params_m_2_2_10  |    scalar    |
|conv_params_m_V_offset    |  in |    1|   ap_none  | conv_params_m_V_offset |    scalar    |
|bank_V                    |  in |    4|   ap_none  |         bank_V         |    scalar    |
|cc_V                      |  in |    4|   ap_none  |          cc_V          |    scalar    |
+--------------------------+-----+-----+------------+------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 5, depth = 6


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 1
  Pipeline-0 : II = 5, D = 6, States = { 1 2 3 4 5 6 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 6.82>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%cc_V_read = call i4 @_ssdm_op_Read.ap_auto.i4(i4 %cc_V)" [cpp/accel/Accel.cpp:79]   --->   Operation 7 'read' 'cc_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%bank_V_read = call i4 @_ssdm_op_Read.ap_auto.i4(i4 %bank_V)" [cpp/accel/Accel.cpp:79]   --->   Operation 8 'read' 'bank_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%line_buffer_m_V_offs = call i1 @_ssdm_op_Read.ap_auto.i1(i1 %line_buffer_m_V_offset)" [cpp/accel/Accel.cpp:79]   --->   Operation 9 'read' 'line_buffer_m_V_offs' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%tmp = call i4 @_ssdm_op_BitConcatenate.i4.i1.i3(i1 %line_buffer_m_V_offs, i3 0)" [cpp/accel/Accel.cpp:79]   --->   Operation 10 'bitconcatenate' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%zext_ln79_cast = zext i4 %tmp to i5" [cpp/accel/Accel.cpp:79]   --->   Operation 11 'zext' 'zext_ln79_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%zext_ln79 = zext i4 %bank_V_read to i5" [cpp/accel/Accel.cpp:79]   --->   Operation 12 'zext' 'zext_ln79' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (1.32ns)   --->   "%add_ln79 = add i5 %zext_ln79, %zext_ln79_cast" [cpp/accel/Accel.cpp:79]   --->   Operation 13 'add' 'add_ln79' <Predicate = true> <Delay = 1.32> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%tmp_94 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %add_ln79, i5 0)" [cpp/accel/Accel.cpp:79]   --->   Operation 14 'bitconcatenate' 'tmp_94' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%zext_ln79_1 = zext i10 %tmp_94 to i11" [cpp/accel/Accel.cpp:79]   --->   Operation 15 'zext' 'zext_ln79_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%tmp_95 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %add_ln79, i1 false)" [cpp/accel/Accel.cpp:79]   --->   Operation 16 'bitconcatenate' 'tmp_95' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%zext_ln79_2 = zext i6 %tmp_95 to i11" [cpp/accel/Accel.cpp:79]   --->   Operation 17 'zext' 'zext_ln79_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (1.41ns)   --->   "%sub_ln79 = sub i11 %zext_ln79_1, %zext_ln79_2" [cpp/accel/Accel.cpp:79]   --->   Operation 18 'sub' 'sub_ln79' <Predicate = true> <Delay = 1.41> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%zext_ln79_3 = zext i4 %cc_V_read to i11" [cpp/accel/Accel.cpp:79]   --->   Operation 19 'zext' 'zext_ln79_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (1.42ns)   --->   "%add_ln79_3 = add i11 %zext_ln79_3, %sub_ln79" [cpp/accel/Accel.cpp:79]   --->   Operation 20 'add' 'add_ln79_3' <Predicate = true> <Delay = 1.42> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%zext_ln79_4 = zext i11 %add_ln79_3 to i64" [cpp/accel/Accel.cpp:79]   --->   Operation 21 'zext' 'zext_ln79_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%line_buffer_m_V_addr = getelementptr [800 x i2]* %line_buffer_m_V, i64 0, i64 %zext_ln79_4" [cpp/accel/Accel.cpp:79]   --->   Operation 22 'getelementptr' 'line_buffer_m_V_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [2/2] (2.66ns)   --->   "%line_buffer_m_V_load = load i2* %line_buffer_m_V_addr, align 1" [cpp/accel/Accel.cpp:79]   --->   Operation 23 'load' 'line_buffer_m_V_load' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_1 : Operation 24 [1/1] (1.32ns)   --->   "%add_ln1353 = add i4 1, %cc_V_read" [cpp/accel/Accel.cpp:79]   --->   Operation 24 'add' 'add_ln1353' <Predicate = true> <Delay = 1.32> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%zext_ln79_7 = zext i4 %add_ln1353 to i11" [cpp/accel/Accel.cpp:79]   --->   Operation 25 'zext' 'zext_ln79_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (1.42ns)   --->   "%add_ln79_6 = add i11 %zext_ln79_7, %sub_ln79" [cpp/accel/Accel.cpp:79]   --->   Operation 26 'add' 'add_ln79_6' <Predicate = true> <Delay = 1.42> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%zext_ln79_8 = zext i11 %add_ln79_6 to i64" [cpp/accel/Accel.cpp:79]   --->   Operation 27 'zext' 'zext_ln79_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%line_buffer_m_V_addr_3 = getelementptr [800 x i2]* %line_buffer_m_V, i64 0, i64 %zext_ln79_8" [cpp/accel/Accel.cpp:79]   --->   Operation 28 'getelementptr' 'line_buffer_m_V_addr_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [2/2] (2.66ns)   --->   "%line_buffer_m_V_load_1 = load i2* %line_buffer_m_V_addr_3, align 1" [cpp/accel/Accel.cpp:79]   --->   Operation 29 'load' 'line_buffer_m_V_load_1' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>

State 2 <SV = 1> <Delay = 5.52>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%conv_params_m_V_offs = call i1 @_ssdm_op_Read.ap_auto.i1(i1 %conv_params_m_V_offset)" [cpp/accel/Accel.cpp:79]   --->   Operation 30 'read' 'conv_params_m_V_offs' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%conv_params_m_2_2_11 = call i1 @_ssdm_op_Read.ap_auto.i1(i1 %conv_params_m_2_2_10)" [cpp/accel/Accel.cpp:79]   --->   Operation 31 'read' 'conv_params_m_2_2_11' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%conv_params_m_2_2_12 = call i1 @_ssdm_op_Read.ap_auto.i1(i1 %conv_params_m_2_2_s)" [cpp/accel/Accel.cpp:79]   --->   Operation 32 'read' 'conv_params_m_2_2_12' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%conv_params_m_2_1_11 = call i1 @_ssdm_op_Read.ap_auto.i1(i1 %conv_params_m_2_1_10)" [cpp/accel/Accel.cpp:79]   --->   Operation 33 'read' 'conv_params_m_2_1_11' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%conv_params_m_2_1_12 = call i1 @_ssdm_op_Read.ap_auto.i1(i1 %conv_params_m_2_1_s)" [cpp/accel/Accel.cpp:79]   --->   Operation 34 'read' 'conv_params_m_2_1_12' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (1.42ns)   --->   "%add_ln79_1 = add i11 10, %sub_ln79" [cpp/accel/Accel.cpp:79]   --->   Operation 35 'add' 'add_ln79_1' <Predicate = true> <Delay = 1.42> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (1.42ns)   --->   "%add_ln79_4 = add i11 %zext_ln79_3, %add_ln79_1" [cpp/accel/Accel.cpp:79]   --->   Operation 36 'add' 'add_ln79_4' <Predicate = true> <Delay = 1.42> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%zext_ln79_5 = zext i11 %add_ln79_4 to i64" [cpp/accel/Accel.cpp:79]   --->   Operation 37 'zext' 'zext_ln79_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%line_buffer_m_V_addr_1 = getelementptr [800 x i2]* %line_buffer_m_V, i64 0, i64 %zext_ln79_5" [cpp/accel/Accel.cpp:79]   --->   Operation 38 'getelementptr' 'line_buffer_m_V_addr_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/2] (2.66ns)   --->   "%line_buffer_m_V_load = load i2* %line_buffer_m_V_addr, align 1" [cpp/accel/Accel.cpp:79]   --->   Operation 39 'load' 'line_buffer_m_V_load' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_2 : Operation 40 [1/1] (0.00ns) (grouped into LUT with out node tmp_97)   --->   "%trunc_ln215 = trunc i2 %line_buffer_m_V_load to i1" [cpp/accel/Accel.cpp:81]   --->   Operation 40 'trunc' 'trunc_ln215' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns) (grouped into LUT with out node tmp_97)   --->   "%select_ln215 = select i1 %conv_params_m_V_offs, i1 %conv_params_m_2_2_11, i1 %conv_params_m_2_2_12" [cpp/accel/Accel.cpp:81]   --->   Operation 41 'select' 'select_ln215' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (0.00ns) (grouped into LUT with out node tmp_97)   --->   "%and_ln1355 = and i1 %trunc_ln215, %select_ln215" [cpp/accel/Accel.cpp:81]   --->   Operation 42 'and' 'and_ln1355' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (0.00ns) (grouped into LUT with out node tmp_97)   --->   "%tmp_96 = call i1 @_ssdm_op_BitSelect.i1.i2.i32(i2 %line_buffer_m_V_load, i32 1)" [cpp/accel/Accel.cpp:81]   --->   Operation 43 'bitselect' 'tmp_96' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns) (grouped into LUT with out node tmp_97)   --->   "%xor_ln841 = xor i1 %and_ln1355, %tmp_96" [cpp/accel/Accel.cpp:81]   --->   Operation 44 'xor' 'xor_ln841' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (0.62ns) (out node of the LUT)   --->   "%tmp_97 = call i2 @_ssdm_op_BitSet.i2.i2.i32.i1(i2 %line_buffer_m_V_load, i32 1, i1 %xor_ln841)" [cpp/accel/Accel.cpp:81]   --->   Operation 45 'bitset' 'tmp_97' <Predicate = true> <Delay = 0.62>
ST_2 : Operation 46 [1/1] (0.00ns) (grouped into LUT with out node add_ln700)   --->   "%sext_ln1353 = sext i2 %tmp_97 to i3" [cpp/accel/Accel.cpp:79]   --->   Operation 46 'sext' 'sext_ln1353' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [1/2] (2.66ns)   --->   "%line_buffer_m_V_load_1 = load i2* %line_buffer_m_V_addr_3, align 1" [cpp/accel/Accel.cpp:79]   --->   Operation 47 'load' 'line_buffer_m_V_load_1' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_2 : Operation 48 [1/1] (0.00ns) (grouped into LUT with out node tmp_99)   --->   "%trunc_ln215_1 = trunc i2 %line_buffer_m_V_load_1 to i1" [cpp/accel/Accel.cpp:81]   --->   Operation 48 'trunc' 'trunc_ln215_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns) (grouped into LUT with out node tmp_99)   --->   "%select_ln215_1 = select i1 %conv_params_m_V_offs, i1 %conv_params_m_2_1_11, i1 %conv_params_m_2_1_12" [cpp/accel/Accel.cpp:81]   --->   Operation 49 'select' 'select_ln215_1' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 50 [1/1] (0.00ns) (grouped into LUT with out node tmp_99)   --->   "%and_ln1355_1 = and i1 %trunc_ln215_1, %select_ln215_1" [cpp/accel/Accel.cpp:81]   --->   Operation 50 'and' 'and_ln1355_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 51 [1/1] (0.00ns) (grouped into LUT with out node tmp_99)   --->   "%tmp_98 = call i1 @_ssdm_op_BitSelect.i1.i2.i32(i2 %line_buffer_m_V_load_1, i32 1)" [cpp/accel/Accel.cpp:81]   --->   Operation 51 'bitselect' 'tmp_98' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns) (grouped into LUT with out node tmp_99)   --->   "%xor_ln841_1 = xor i1 %and_ln1355_1, %tmp_98" [cpp/accel/Accel.cpp:81]   --->   Operation 52 'xor' 'xor_ln841_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 53 [1/1] (0.62ns) (out node of the LUT)   --->   "%tmp_99 = call i2 @_ssdm_op_BitSet.i2.i2.i32.i1(i2 %line_buffer_m_V_load_1, i32 1, i1 %xor_ln841_1)" [cpp/accel/Accel.cpp:81]   --->   Operation 53 'bitset' 'tmp_99' <Predicate = true> <Delay = 0.62>
ST_2 : Operation 54 [1/1] (0.00ns) (grouped into LUT with out node add_ln700)   --->   "%sext_ln1353_1 = sext i2 %tmp_99 to i3" [cpp/accel/Accel.cpp:79]   --->   Operation 54 'sext' 'sext_ln1353_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (1.32ns)   --->   "%add_ln1353_14 = add i4 2, %cc_V_read" [cpp/accel/Accel.cpp:79]   --->   Operation 55 'add' 'add_ln1353_14' <Predicate = true> <Delay = 1.32> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%zext_ln79_11 = zext i4 %add_ln1353_14 to i11" [cpp/accel/Accel.cpp:79]   --->   Operation 56 'zext' 'zext_ln79_11' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (1.42ns)   --->   "%add_ln79_9 = add i11 %zext_ln79_11, %sub_ln79" [cpp/accel/Accel.cpp:79]   --->   Operation 57 'add' 'add_ln79_9' <Predicate = true> <Delay = 1.42> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%zext_ln79_12 = zext i11 %add_ln79_9 to i64" [cpp/accel/Accel.cpp:79]   --->   Operation 58 'zext' 'zext_ln79_12' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%line_buffer_m_V_addr_6 = getelementptr [800 x i2]* %line_buffer_m_V, i64 0, i64 %zext_ln79_12" [cpp/accel/Accel.cpp:79]   --->   Operation 59 'getelementptr' 'line_buffer_m_V_addr_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 60 [2/2] (2.66ns)   --->   "%line_buffer_m_V_load_2 = load i2* %line_buffer_m_V_addr_6, align 1" [cpp/accel/Accel.cpp:79]   --->   Operation 60 'load' 'line_buffer_m_V_load_2' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_2 : Operation 61 [2/2] (2.66ns)   --->   "%line_buffer_m_V_load_3 = load i2* %line_buffer_m_V_addr_1, align 1" [cpp/accel/Accel.cpp:79]   --->   Operation 61 'load' 'line_buffer_m_V_load_3' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_2 : Operation 62 [1/1] (1.00ns) (out node of the LUT)   --->   "%add_ln700 = add i3 %sext_ln1353, %sext_ln1353_1" [cpp/accel/Accel.cpp:82]   --->   Operation 62 'add' 'add_ln700' <Predicate = true> <Delay = 1.00> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 5.45>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "%conv_params_m_2_0_11 = call i1 @_ssdm_op_Read.ap_auto.i1(i1 %conv_params_m_2_0_10)" [cpp/accel/Accel.cpp:79]   --->   Operation 63 'read' 'conv_params_m_2_0_11' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "%conv_params_m_2_0_12 = call i1 @_ssdm_op_Read.ap_auto.i1(i1 %conv_params_m_2_0_s)" [cpp/accel/Accel.cpp:79]   --->   Operation 64 'read' 'conv_params_m_2_0_12' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 65 [1/1] (0.00ns)   --->   "%conv_params_m_1_2_11 = call i1 @_ssdm_op_Read.ap_auto.i1(i1 %conv_params_m_1_2_10)" [cpp/accel/Accel.cpp:79]   --->   Operation 65 'read' 'conv_params_m_1_2_11' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 66 [1/1] (0.00ns)   --->   "%conv_params_m_1_2_12 = call i1 @_ssdm_op_Read.ap_auto.i1(i1 %conv_params_m_1_2_s)" [cpp/accel/Accel.cpp:79]   --->   Operation 66 'read' 'conv_params_m_1_2_12' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 67 [1/1] (1.42ns)   --->   "%add_ln79_2 = add i11 20, %sub_ln79" [cpp/accel/Accel.cpp:79]   --->   Operation 67 'add' 'add_ln79_2' <Predicate = true> <Delay = 1.42> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 68 [1/1] (1.42ns)   --->   "%add_ln79_5 = add i11 %zext_ln79_3, %add_ln79_2" [cpp/accel/Accel.cpp:79]   --->   Operation 68 'add' 'add_ln79_5' <Predicate = true> <Delay = 1.42> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 69 [1/1] (1.42ns)   --->   "%add_ln79_7 = add i11 %zext_ln79_7, %add_ln79_1" [cpp/accel/Accel.cpp:79]   --->   Operation 69 'add' 'add_ln79_7' <Predicate = true> <Delay = 1.42> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 70 [1/1] (0.00ns)   --->   "%zext_ln79_9 = zext i11 %add_ln79_7 to i64" [cpp/accel/Accel.cpp:79]   --->   Operation 70 'zext' 'zext_ln79_9' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 71 [1/1] (0.00ns)   --->   "%line_buffer_m_V_addr_4 = getelementptr [800 x i2]* %line_buffer_m_V, i64 0, i64 %zext_ln79_9" [cpp/accel/Accel.cpp:79]   --->   Operation 71 'getelementptr' 'line_buffer_m_V_addr_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 72 [1/1] (1.42ns)   --->   "%add_ln79_8 = add i11 %zext_ln79_7, %add_ln79_2" [cpp/accel/Accel.cpp:79]   --->   Operation 72 'add' 'add_ln79_8' <Predicate = true> <Delay = 1.42> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 73 [1/1] (1.42ns)   --->   "%add_ln79_10 = add i11 %zext_ln79_11, %add_ln79_1" [cpp/accel/Accel.cpp:79]   --->   Operation 73 'add' 'add_ln79_10' <Predicate = true> <Delay = 1.42> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 74 [1/1] (0.00ns)   --->   "%zext_ln79_13 = zext i11 %add_ln79_10 to i64" [cpp/accel/Accel.cpp:79]   --->   Operation 74 'zext' 'zext_ln79_13' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 75 [1/1] (0.00ns)   --->   "%line_buffer_m_V_addr_7 = getelementptr [800 x i2]* %line_buffer_m_V, i64 0, i64 %zext_ln79_13" [cpp/accel/Accel.cpp:79]   --->   Operation 75 'getelementptr' 'line_buffer_m_V_addr_7' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 76 [1/1] (1.42ns)   --->   "%add_ln79_11 = add i11 %zext_ln79_11, %add_ln79_2" [cpp/accel/Accel.cpp:79]   --->   Operation 76 'add' 'add_ln79_11' <Predicate = true> <Delay = 1.42> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 77 [1/2] (2.66ns)   --->   "%line_buffer_m_V_load_2 = load i2* %line_buffer_m_V_addr_6, align 1" [cpp/accel/Accel.cpp:79]   --->   Operation 77 'load' 'line_buffer_m_V_load_2' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_3 : Operation 78 [1/1] (0.00ns) (grouped into LUT with out node tmp_101)   --->   "%trunc_ln215_2 = trunc i2 %line_buffer_m_V_load_2 to i1" [cpp/accel/Accel.cpp:81]   --->   Operation 78 'trunc' 'trunc_ln215_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 79 [1/1] (0.00ns) (grouped into LUT with out node tmp_101)   --->   "%select_ln215_2 = select i1 %conv_params_m_V_offs, i1 %conv_params_m_2_0_11, i1 %conv_params_m_2_0_12" [cpp/accel/Accel.cpp:81]   --->   Operation 79 'select' 'select_ln215_2' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 80 [1/1] (0.00ns) (grouped into LUT with out node tmp_101)   --->   "%and_ln1355_2 = and i1 %trunc_ln215_2, %select_ln215_2" [cpp/accel/Accel.cpp:81]   --->   Operation 80 'and' 'and_ln1355_2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 81 [1/1] (0.00ns) (grouped into LUT with out node tmp_101)   --->   "%tmp_100 = call i1 @_ssdm_op_BitSelect.i1.i2.i32(i2 %line_buffer_m_V_load_2, i32 1)" [cpp/accel/Accel.cpp:81]   --->   Operation 81 'bitselect' 'tmp_100' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 82 [1/1] (0.00ns) (grouped into LUT with out node tmp_101)   --->   "%xor_ln841_2 = xor i1 %and_ln1355_2, %tmp_100" [cpp/accel/Accel.cpp:81]   --->   Operation 82 'xor' 'xor_ln841_2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 83 [1/1] (0.62ns) (out node of the LUT)   --->   "%tmp_101 = call i2 @_ssdm_op_BitSet.i2.i2.i32.i1(i2 %line_buffer_m_V_load_2, i32 1, i1 %xor_ln841_2)" [cpp/accel/Accel.cpp:81]   --->   Operation 83 'bitset' 'tmp_101' <Predicate = true> <Delay = 0.62>
ST_3 : Operation 84 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_3)   --->   "%sext_ln79 = sext i2 %tmp_101 to i3" [cpp/accel/Accel.cpp:79]   --->   Operation 84 'sext' 'sext_ln79' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 85 [1/2] (2.66ns)   --->   "%line_buffer_m_V_load_3 = load i2* %line_buffer_m_V_addr_1, align 1" [cpp/accel/Accel.cpp:79]   --->   Operation 85 'load' 'line_buffer_m_V_load_3' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_3 : Operation 86 [1/1] (0.00ns) (grouped into LUT with out node tmp_103)   --->   "%trunc_ln215_3 = trunc i2 %line_buffer_m_V_load_3 to i1" [cpp/accel/Accel.cpp:81]   --->   Operation 86 'trunc' 'trunc_ln215_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 87 [1/1] (0.00ns) (grouped into LUT with out node tmp_103)   --->   "%select_ln215_3 = select i1 %conv_params_m_V_offs, i1 %conv_params_m_1_2_11, i1 %conv_params_m_1_2_12" [cpp/accel/Accel.cpp:81]   --->   Operation 87 'select' 'select_ln215_3' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 88 [1/1] (0.00ns) (grouped into LUT with out node tmp_103)   --->   "%and_ln1355_3 = and i1 %trunc_ln215_3, %select_ln215_3" [cpp/accel/Accel.cpp:81]   --->   Operation 88 'and' 'and_ln1355_3' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 89 [1/1] (0.00ns) (grouped into LUT with out node tmp_103)   --->   "%tmp_102 = call i1 @_ssdm_op_BitSelect.i1.i2.i32(i2 %line_buffer_m_V_load_3, i32 1)" [cpp/accel/Accel.cpp:81]   --->   Operation 89 'bitselect' 'tmp_102' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 90 [1/1] (0.00ns) (grouped into LUT with out node tmp_103)   --->   "%xor_ln841_3 = xor i1 %and_ln1355_3, %tmp_102" [cpp/accel/Accel.cpp:81]   --->   Operation 90 'xor' 'xor_ln841_3' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 91 [1/1] (0.62ns) (out node of the LUT)   --->   "%tmp_103 = call i2 @_ssdm_op_BitSet.i2.i2.i32.i1(i2 %line_buffer_m_V_load_3, i32 1, i1 %xor_ln841_3)" [cpp/accel/Accel.cpp:81]   --->   Operation 91 'bitset' 'tmp_103' <Predicate = true> <Delay = 0.62>
ST_3 : Operation 92 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_3)   --->   "%sext_ln79_1 = sext i2 %tmp_103 to i3" [cpp/accel/Accel.cpp:79]   --->   Operation 92 'sext' 'sext_ln79_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 93 [2/2] (2.66ns)   --->   "%line_buffer_m_V_load_4 = load i2* %line_buffer_m_V_addr_4, align 1" [cpp/accel/Accel.cpp:79]   --->   Operation 93 'load' 'line_buffer_m_V_load_4' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_3 : Operation 94 [2/2] (2.66ns)   --->   "%line_buffer_m_V_load_5 = load i2* %line_buffer_m_V_addr_7, align 1" [cpp/accel/Accel.cpp:79]   --->   Operation 94 'load' 'line_buffer_m_V_load_5' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_3 : Operation 95 [1/1] (0.00ns)   --->   "%sext_ln700_1 = sext i3 %add_ln700 to i4" [cpp/accel/Accel.cpp:82]   --->   Operation 95 'sext' 'sext_ln700_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 96 [1/1] (1.00ns) (out node of the LUT)   --->   "%add_ln700_3 = add i3 %sext_ln79, %sext_ln79_1" [cpp/accel/Accel.cpp:82]   --->   Operation 96 'add' 'add_ln700_3' <Predicate = true> <Delay = 1.00> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 97 [1/1] (0.00ns)   --->   "%sext_ln700_2 = sext i3 %add_ln700_3 to i4" [cpp/accel/Accel.cpp:82]   --->   Operation 97 'sext' 'sext_ln700_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 98 [1/1] (1.16ns)   --->   "%add_ln700_4 = add i4 %sext_ln700_2, %sext_ln700_1" [cpp/accel/Accel.cpp:82]   --->   Operation 98 'add' 'add_ln700_4' <Predicate = true> <Delay = 1.16> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 4.28>
ST_4 : Operation 99 [1/1] (0.00ns)   --->   "%conv_params_m_1_1_11 = call i1 @_ssdm_op_Read.ap_auto.i1(i1 %conv_params_m_1_1_10)" [cpp/accel/Accel.cpp:79]   --->   Operation 99 'read' 'conv_params_m_1_1_11' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 100 [1/1] (0.00ns)   --->   "%conv_params_m_1_1_12 = call i1 @_ssdm_op_Read.ap_auto.i1(i1 %conv_params_m_1_1_s)" [cpp/accel/Accel.cpp:79]   --->   Operation 100 'read' 'conv_params_m_1_1_12' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 101 [1/1] (0.00ns)   --->   "%conv_params_m_1_0_11 = call i1 @_ssdm_op_Read.ap_auto.i1(i1 %conv_params_m_1_0_10)" [cpp/accel/Accel.cpp:79]   --->   Operation 101 'read' 'conv_params_m_1_0_11' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 102 [1/1] (0.00ns)   --->   "%conv_params_m_1_0_12 = call i1 @_ssdm_op_Read.ap_auto.i1(i1 %conv_params_m_1_0_s)" [cpp/accel/Accel.cpp:79]   --->   Operation 102 'read' 'conv_params_m_1_0_12' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 103 [1/1] (0.00ns)   --->   "%zext_ln79_6 = zext i11 %add_ln79_5 to i64" [cpp/accel/Accel.cpp:79]   --->   Operation 103 'zext' 'zext_ln79_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 104 [1/1] (0.00ns)   --->   "%line_buffer_m_V_addr_2 = getelementptr [800 x i2]* %line_buffer_m_V, i64 0, i64 %zext_ln79_6" [cpp/accel/Accel.cpp:79]   --->   Operation 104 'getelementptr' 'line_buffer_m_V_addr_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 105 [1/1] (0.00ns)   --->   "%zext_ln79_10 = zext i11 %add_ln79_8 to i64" [cpp/accel/Accel.cpp:79]   --->   Operation 105 'zext' 'zext_ln79_10' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 106 [1/1] (0.00ns)   --->   "%line_buffer_m_V_addr_5 = getelementptr [800 x i2]* %line_buffer_m_V, i64 0, i64 %zext_ln79_10" [cpp/accel/Accel.cpp:79]   --->   Operation 106 'getelementptr' 'line_buffer_m_V_addr_5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 107 [1/2] (2.66ns)   --->   "%line_buffer_m_V_load_4 = load i2* %line_buffer_m_V_addr_4, align 1" [cpp/accel/Accel.cpp:79]   --->   Operation 107 'load' 'line_buffer_m_V_load_4' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_4 : Operation 108 [1/1] (0.00ns) (grouped into LUT with out node tmp_105)   --->   "%trunc_ln215_4 = trunc i2 %line_buffer_m_V_load_4 to i1" [cpp/accel/Accel.cpp:81]   --->   Operation 108 'trunc' 'trunc_ln215_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 109 [1/1] (0.00ns) (grouped into LUT with out node tmp_105)   --->   "%select_ln215_4 = select i1 %conv_params_m_V_offs, i1 %conv_params_m_1_1_11, i1 %conv_params_m_1_1_12" [cpp/accel/Accel.cpp:81]   --->   Operation 109 'select' 'select_ln215_4' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 110 [1/1] (0.00ns) (grouped into LUT with out node tmp_105)   --->   "%and_ln1355_4 = and i1 %trunc_ln215_4, %select_ln215_4" [cpp/accel/Accel.cpp:81]   --->   Operation 110 'and' 'and_ln1355_4' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 111 [1/1] (0.00ns) (grouped into LUT with out node tmp_105)   --->   "%tmp_104 = call i1 @_ssdm_op_BitSelect.i1.i2.i32(i2 %line_buffer_m_V_load_4, i32 1)" [cpp/accel/Accel.cpp:81]   --->   Operation 111 'bitselect' 'tmp_104' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 112 [1/1] (0.00ns) (grouped into LUT with out node tmp_105)   --->   "%xor_ln841_4 = xor i1 %and_ln1355_4, %tmp_104" [cpp/accel/Accel.cpp:81]   --->   Operation 112 'xor' 'xor_ln841_4' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 113 [1/1] (0.62ns) (out node of the LUT)   --->   "%tmp_105 = call i2 @_ssdm_op_BitSet.i2.i2.i32.i1(i2 %line_buffer_m_V_load_4, i32 1, i1 %xor_ln841_4)" [cpp/accel/Accel.cpp:81]   --->   Operation 113 'bitset' 'tmp_105' <Predicate = true> <Delay = 0.62>
ST_4 : Operation 114 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_5)   --->   "%sext_ln79_2 = sext i2 %tmp_105 to i3" [cpp/accel/Accel.cpp:79]   --->   Operation 114 'sext' 'sext_ln79_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 115 [1/2] (2.66ns)   --->   "%line_buffer_m_V_load_5 = load i2* %line_buffer_m_V_addr_7, align 1" [cpp/accel/Accel.cpp:79]   --->   Operation 115 'load' 'line_buffer_m_V_load_5' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_4 : Operation 116 [1/1] (0.00ns) (grouped into LUT with out node tmp_107)   --->   "%trunc_ln215_5 = trunc i2 %line_buffer_m_V_load_5 to i1" [cpp/accel/Accel.cpp:81]   --->   Operation 116 'trunc' 'trunc_ln215_5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 117 [1/1] (0.00ns) (grouped into LUT with out node tmp_107)   --->   "%select_ln215_5 = select i1 %conv_params_m_V_offs, i1 %conv_params_m_1_0_11, i1 %conv_params_m_1_0_12" [cpp/accel/Accel.cpp:81]   --->   Operation 117 'select' 'select_ln215_5' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 118 [1/1] (0.00ns) (grouped into LUT with out node tmp_107)   --->   "%and_ln1355_5 = and i1 %trunc_ln215_5, %select_ln215_5" [cpp/accel/Accel.cpp:81]   --->   Operation 118 'and' 'and_ln1355_5' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 119 [1/1] (0.00ns) (grouped into LUT with out node tmp_107)   --->   "%tmp_106 = call i1 @_ssdm_op_BitSelect.i1.i2.i32(i2 %line_buffer_m_V_load_5, i32 1)" [cpp/accel/Accel.cpp:81]   --->   Operation 119 'bitselect' 'tmp_106' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 120 [1/1] (0.00ns) (grouped into LUT with out node tmp_107)   --->   "%xor_ln841_5 = xor i1 %and_ln1355_5, %tmp_106" [cpp/accel/Accel.cpp:81]   --->   Operation 120 'xor' 'xor_ln841_5' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 121 [1/1] (0.62ns) (out node of the LUT)   --->   "%tmp_107 = call i2 @_ssdm_op_BitSet.i2.i2.i32.i1(i2 %line_buffer_m_V_load_5, i32 1, i1 %xor_ln841_5)" [cpp/accel/Accel.cpp:81]   --->   Operation 121 'bitset' 'tmp_107' <Predicate = true> <Delay = 0.62>
ST_4 : Operation 122 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_5)   --->   "%sext_ln79_3 = sext i2 %tmp_107 to i3" [cpp/accel/Accel.cpp:79]   --->   Operation 122 'sext' 'sext_ln79_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 123 [2/2] (2.66ns)   --->   "%line_buffer_m_V_load_6 = load i2* %line_buffer_m_V_addr_2, align 1" [cpp/accel/Accel.cpp:79]   --->   Operation 123 'load' 'line_buffer_m_V_load_6' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_4 : Operation 124 [2/2] (2.66ns)   --->   "%line_buffer_m_V_load_7 = load i2* %line_buffer_m_V_addr_5, align 1" [cpp/accel/Accel.cpp:79]   --->   Operation 124 'load' 'line_buffer_m_V_load_7' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_4 : Operation 125 [1/1] (1.00ns) (out node of the LUT)   --->   "%add_ln700_5 = add i3 %sext_ln79_2, %sext_ln79_3" [cpp/accel/Accel.cpp:82]   --->   Operation 125 'add' 'add_ln700_5' <Predicate = true> <Delay = 1.00> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 3.28>
ST_5 : Operation 126 [1/1] (0.00ns)   --->   "%conv_params_m_0_2_11 = call i1 @_ssdm_op_Read.ap_auto.i1(i1 %conv_params_m_0_2_10)" [cpp/accel/Accel.cpp:79]   --->   Operation 126 'read' 'conv_params_m_0_2_11' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 127 [1/1] (0.00ns)   --->   "%conv_params_m_0_2_12 = call i1 @_ssdm_op_Read.ap_auto.i1(i1 %conv_params_m_0_2_s)" [cpp/accel/Accel.cpp:79]   --->   Operation 127 'read' 'conv_params_m_0_2_12' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 128 [1/1] (0.00ns)   --->   "%conv_params_m_0_1_11 = call i1 @_ssdm_op_Read.ap_auto.i1(i1 %conv_params_m_0_1_10)" [cpp/accel/Accel.cpp:79]   --->   Operation 128 'read' 'conv_params_m_0_1_11' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 129 [1/1] (0.00ns)   --->   "%conv_params_m_0_1_12 = call i1 @_ssdm_op_Read.ap_auto.i1(i1 %conv_params_m_0_1_s)" [cpp/accel/Accel.cpp:79]   --->   Operation 129 'read' 'conv_params_m_0_1_12' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 130 [1/1] (0.00ns)   --->   "%conv_params_m_0_0_11 = call i1 @_ssdm_op_Read.ap_auto.i1(i1 %conv_params_m_0_0_10)" [cpp/accel/Accel.cpp:79]   --->   Operation 130 'read' 'conv_params_m_0_0_11' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 131 [1/1] (0.00ns)   --->   "%conv_params_m_0_0_12 = call i1 @_ssdm_op_Read.ap_auto.i1(i1 %conv_params_m_0_0_s)" [cpp/accel/Accel.cpp:79]   --->   Operation 131 'read' 'conv_params_m_0_0_12' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 132 [1/1] (0.00ns)   --->   "%zext_ln79_14 = zext i11 %add_ln79_11 to i64" [cpp/accel/Accel.cpp:79]   --->   Operation 132 'zext' 'zext_ln79_14' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 133 [1/1] (0.00ns)   --->   "%line_buffer_m_V_addr_8 = getelementptr [800 x i2]* %line_buffer_m_V, i64 0, i64 %zext_ln79_14" [cpp/accel/Accel.cpp:79]   --->   Operation 133 'getelementptr' 'line_buffer_m_V_addr_8' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 134 [1/2] (2.66ns)   --->   "%line_buffer_m_V_load_6 = load i2* %line_buffer_m_V_addr_2, align 1" [cpp/accel/Accel.cpp:79]   --->   Operation 134 'load' 'line_buffer_m_V_load_6' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_5 : Operation 135 [1/1] (0.00ns) (grouped into LUT with out node tmp_109)   --->   "%trunc_ln215_6 = trunc i2 %line_buffer_m_V_load_6 to i1" [cpp/accel/Accel.cpp:81]   --->   Operation 135 'trunc' 'trunc_ln215_6' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 136 [1/1] (0.00ns) (grouped into LUT with out node tmp_109)   --->   "%select_ln215_6 = select i1 %conv_params_m_V_offs, i1 %conv_params_m_0_2_11, i1 %conv_params_m_0_2_12" [cpp/accel/Accel.cpp:81]   --->   Operation 136 'select' 'select_ln215_6' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 137 [1/1] (0.00ns) (grouped into LUT with out node tmp_109)   --->   "%and_ln1355_6 = and i1 %trunc_ln215_6, %select_ln215_6" [cpp/accel/Accel.cpp:81]   --->   Operation 137 'and' 'and_ln1355_6' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 138 [1/1] (0.00ns) (grouped into LUT with out node tmp_109)   --->   "%tmp_108 = call i1 @_ssdm_op_BitSelect.i1.i2.i32(i2 %line_buffer_m_V_load_6, i32 1)" [cpp/accel/Accel.cpp:81]   --->   Operation 138 'bitselect' 'tmp_108' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 139 [1/1] (0.00ns) (grouped into LUT with out node tmp_109)   --->   "%xor_ln841_6 = xor i1 %and_ln1355_6, %tmp_108" [cpp/accel/Accel.cpp:81]   --->   Operation 139 'xor' 'xor_ln841_6' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 140 [1/1] (0.62ns) (out node of the LUT)   --->   "%tmp_109 = call i2 @_ssdm_op_BitSet.i2.i2.i32.i1(i2 %line_buffer_m_V_load_6, i32 1, i1 %xor_ln841_6)" [cpp/accel/Accel.cpp:81]   --->   Operation 140 'bitset' 'tmp_109' <Predicate = true> <Delay = 0.62>
ST_5 : Operation 141 [1/2] (2.66ns)   --->   "%line_buffer_m_V_load_7 = load i2* %line_buffer_m_V_addr_5, align 1" [cpp/accel/Accel.cpp:79]   --->   Operation 141 'load' 'line_buffer_m_V_load_7' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_5 : Operation 142 [1/1] (0.00ns) (grouped into LUT with out node tmp_111)   --->   "%trunc_ln215_7 = trunc i2 %line_buffer_m_V_load_7 to i1" [cpp/accel/Accel.cpp:81]   --->   Operation 142 'trunc' 'trunc_ln215_7' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 143 [1/1] (0.00ns) (grouped into LUT with out node tmp_111)   --->   "%select_ln215_7 = select i1 %conv_params_m_V_offs, i1 %conv_params_m_0_1_11, i1 %conv_params_m_0_1_12" [cpp/accel/Accel.cpp:81]   --->   Operation 143 'select' 'select_ln215_7' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 144 [1/1] (0.00ns) (grouped into LUT with out node tmp_111)   --->   "%and_ln1355_7 = and i1 %trunc_ln215_7, %select_ln215_7" [cpp/accel/Accel.cpp:81]   --->   Operation 144 'and' 'and_ln1355_7' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 145 [1/1] (0.00ns) (grouped into LUT with out node tmp_111)   --->   "%tmp_110 = call i1 @_ssdm_op_BitSelect.i1.i2.i32(i2 %line_buffer_m_V_load_7, i32 1)" [cpp/accel/Accel.cpp:81]   --->   Operation 145 'bitselect' 'tmp_110' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 146 [1/1] (0.00ns) (grouped into LUT with out node tmp_111)   --->   "%xor_ln841_7 = xor i1 %and_ln1355_7, %tmp_110" [cpp/accel/Accel.cpp:81]   --->   Operation 146 'xor' 'xor_ln841_7' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 147 [1/1] (0.62ns) (out node of the LUT)   --->   "%tmp_111 = call i2 @_ssdm_op_BitSet.i2.i2.i32.i1(i2 %line_buffer_m_V_load_7, i32 1, i1 %xor_ln841_7)" [cpp/accel/Accel.cpp:81]   --->   Operation 147 'bitset' 'tmp_111' <Predicate = true> <Delay = 0.62>
ST_5 : Operation 148 [2/2] (2.66ns)   --->   "%line_buffer_m_V_load_8 = load i2* %line_buffer_m_V_addr_8, align 1" [cpp/accel/Accel.cpp:79]   --->   Operation 148 'load' 'line_buffer_m_V_load_8' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>

State 6 <SV = 5> <Delay = 7.65>
ST_6 : Operation 149 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str9140) nounwind" [cpp/accel/Accel.cpp:74]   --->   Operation 149 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 150 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_7)   --->   "%sext_ln79_4 = sext i2 %tmp_109 to i4" [cpp/accel/Accel.cpp:79]   --->   Operation 150 'sext' 'sext_ln79_4' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 151 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_6)   --->   "%sext_ln79_5 = sext i2 %tmp_111 to i3" [cpp/accel/Accel.cpp:79]   --->   Operation 151 'sext' 'sext_ln79_5' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 152 [1/2] (2.66ns)   --->   "%line_buffer_m_V_load_8 = load i2* %line_buffer_m_V_addr_8, align 1" [cpp/accel/Accel.cpp:79]   --->   Operation 152 'load' 'line_buffer_m_V_load_8' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_6 : Operation 153 [1/1] (0.00ns) (grouped into LUT with out node tmp_113)   --->   "%trunc_ln215_8 = trunc i2 %line_buffer_m_V_load_8 to i1" [cpp/accel/Accel.cpp:81]   --->   Operation 153 'trunc' 'trunc_ln215_8' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 154 [1/1] (0.00ns) (grouped into LUT with out node tmp_113)   --->   "%select_ln215_8 = select i1 %conv_params_m_V_offs, i1 %conv_params_m_0_0_11, i1 %conv_params_m_0_0_12" [cpp/accel/Accel.cpp:81]   --->   Operation 154 'select' 'select_ln215_8' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 155 [1/1] (0.00ns) (grouped into LUT with out node tmp_113)   --->   "%and_ln1355_8 = and i1 %trunc_ln215_8, %select_ln215_8" [cpp/accel/Accel.cpp:81]   --->   Operation 155 'and' 'and_ln1355_8' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 156 [1/1] (0.00ns) (grouped into LUT with out node tmp_113)   --->   "%tmp_112 = call i1 @_ssdm_op_BitSelect.i1.i2.i32(i2 %line_buffer_m_V_load_8, i32 1)" [cpp/accel/Accel.cpp:81]   --->   Operation 156 'bitselect' 'tmp_112' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 157 [1/1] (0.00ns) (grouped into LUT with out node tmp_113)   --->   "%xor_ln841_8 = xor i1 %and_ln1355_8, %tmp_112" [cpp/accel/Accel.cpp:81]   --->   Operation 157 'xor' 'xor_ln841_8' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 158 [1/1] (0.62ns) (out node of the LUT)   --->   "%tmp_113 = call i2 @_ssdm_op_BitSet.i2.i2.i32.i1(i2 %line_buffer_m_V_load_8, i32 1, i1 %xor_ln841_8)" [cpp/accel/Accel.cpp:81]   --->   Operation 158 'bitset' 'tmp_113' <Predicate = true> <Delay = 0.62>
ST_6 : Operation 159 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_6)   --->   "%sext_ln700 = sext i2 %tmp_113 to i3" [cpp/accel/Accel.cpp:82]   --->   Operation 159 'sext' 'sext_ln700' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 160 [1/1] (0.00ns)   --->   "%sext_ln700_3 = sext i4 %add_ln700_4 to i5" [cpp/accel/Accel.cpp:82]   --->   Operation 160 'sext' 'sext_ln700_3' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 161 [1/1] (0.00ns)   --->   "%sext_ln700_4 = sext i3 %add_ln700_5 to i5" [cpp/accel/Accel.cpp:82]   --->   Operation 161 'sext' 'sext_ln700_4' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 162 [1/1] (1.00ns) (out node of the LUT)   --->   "%add_ln700_6 = add i3 %sext_ln79_5, %sext_ln700" [cpp/accel/Accel.cpp:82]   --->   Operation 162 'add' 'add_ln700_6' <Predicate = true> <Delay = 1.00> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 163 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_7)   --->   "%sext_ln700_5 = sext i3 %add_ln700_6 to i4" [cpp/accel/Accel.cpp:82]   --->   Operation 163 'sext' 'sext_ln700_5' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 164 [1/1] (1.16ns) (out node of the LUT)   --->   "%add_ln700_7 = add i4 %sext_ln700_5, %sext_ln79_4" [cpp/accel/Accel.cpp:82]   --->   Operation 164 'add' 'add_ln700_7' <Predicate = true> <Delay = 1.16> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 165 [1/1] (0.00ns)   --->   "%sext_ln700_6 = sext i4 %add_ln700_7 to i5" [cpp/accel/Accel.cpp:82]   --->   Operation 165 'sext' 'sext_ln700_6' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 166 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln700_8 = add i5 %sext_ln700_6, %sext_ln700_4" [cpp/accel/Accel.cpp:82]   --->   Operation 166 'add' 'add_ln700_8' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.25> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 167 [1/1] (2.20ns) (root node of TernaryAdder)   --->   "%add_ln700_9 = add i5 %add_ln700_8, %sext_ln700_3" [cpp/accel/Accel.cpp:82]   --->   Operation 167 'add' 'add_ln700_9' <Predicate = true> <Delay = 2.20> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.25> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 168 [1/1] (0.00ns)   --->   "ret i5 %add_ln700_9" [cpp/accel/Accel.cpp:85]   --->   Operation 168 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ line_buffer_m_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ line_buffer_m_V_offset]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ conv_params_m_0_0_s]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ conv_params_m_0_0_10]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ conv_params_m_0_1_s]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ conv_params_m_0_1_10]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ conv_params_m_0_2_s]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ conv_params_m_0_2_10]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ conv_params_m_1_0_s]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ conv_params_m_1_0_10]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ conv_params_m_1_1_s]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ conv_params_m_1_1_10]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ conv_params_m_1_2_s]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ conv_params_m_1_2_10]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ conv_params_m_2_0_s]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ conv_params_m_2_0_10]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ conv_params_m_2_1_s]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ conv_params_m_2_1_10]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ conv_params_m_2_2_s]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ conv_params_m_2_2_10]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ conv_params_m_V_offset]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ bank_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ cc_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
cc_V_read              (read          ) [ 0010000]
bank_V_read            (read          ) [ 0000000]
line_buffer_m_V_offs   (read          ) [ 0000000]
tmp                    (bitconcatenate) [ 0000000]
zext_ln79_cast         (zext          ) [ 0000000]
zext_ln79              (zext          ) [ 0000000]
add_ln79               (add           ) [ 0000000]
tmp_94                 (bitconcatenate) [ 0000000]
zext_ln79_1            (zext          ) [ 0000000]
tmp_95                 (bitconcatenate) [ 0000000]
zext_ln79_2            (zext          ) [ 0000000]
sub_ln79               (sub           ) [ 0011000]
zext_ln79_3            (zext          ) [ 0011000]
add_ln79_3             (add           ) [ 0000000]
zext_ln79_4            (zext          ) [ 0000000]
line_buffer_m_V_addr   (getelementptr ) [ 0010000]
add_ln1353             (add           ) [ 0000000]
zext_ln79_7            (zext          ) [ 0011000]
add_ln79_6             (add           ) [ 0000000]
zext_ln79_8            (zext          ) [ 0000000]
line_buffer_m_V_addr_3 (getelementptr ) [ 0010000]
conv_params_m_V_offs   (read          ) [ 0101111]
conv_params_m_2_2_11   (read          ) [ 0000000]
conv_params_m_2_2_12   (read          ) [ 0000000]
conv_params_m_2_1_11   (read          ) [ 0000000]
conv_params_m_2_1_12   (read          ) [ 0000000]
add_ln79_1             (add           ) [ 0001000]
add_ln79_4             (add           ) [ 0000000]
zext_ln79_5            (zext          ) [ 0000000]
line_buffer_m_V_addr_1 (getelementptr ) [ 0001000]
line_buffer_m_V_load   (load          ) [ 0000000]
trunc_ln215            (trunc         ) [ 0000000]
select_ln215           (select        ) [ 0000000]
and_ln1355             (and           ) [ 0000000]
tmp_96                 (bitselect     ) [ 0000000]
xor_ln841              (xor           ) [ 0000000]
tmp_97                 (bitset        ) [ 0000000]
sext_ln1353            (sext          ) [ 0000000]
line_buffer_m_V_load_1 (load          ) [ 0000000]
trunc_ln215_1          (trunc         ) [ 0000000]
select_ln215_1         (select        ) [ 0000000]
and_ln1355_1           (and           ) [ 0000000]
tmp_98                 (bitselect     ) [ 0000000]
xor_ln841_1            (xor           ) [ 0000000]
tmp_99                 (bitset        ) [ 0000000]
sext_ln1353_1          (sext          ) [ 0000000]
add_ln1353_14          (add           ) [ 0000000]
zext_ln79_11           (zext          ) [ 0001000]
add_ln79_9             (add           ) [ 0000000]
zext_ln79_12           (zext          ) [ 0000000]
line_buffer_m_V_addr_6 (getelementptr ) [ 0001000]
add_ln700              (add           ) [ 0001000]
conv_params_m_2_0_11   (read          ) [ 0000000]
conv_params_m_2_0_12   (read          ) [ 0000000]
conv_params_m_1_2_11   (read          ) [ 0000000]
conv_params_m_1_2_12   (read          ) [ 0000000]
add_ln79_2             (add           ) [ 0000000]
add_ln79_5             (add           ) [ 0000100]
add_ln79_7             (add           ) [ 0000000]
zext_ln79_9            (zext          ) [ 0000000]
line_buffer_m_V_addr_4 (getelementptr ) [ 0000100]
add_ln79_8             (add           ) [ 0000100]
add_ln79_10            (add           ) [ 0000000]
zext_ln79_13           (zext          ) [ 0000000]
line_buffer_m_V_addr_7 (getelementptr ) [ 0000100]
add_ln79_11            (add           ) [ 0000110]
line_buffer_m_V_load_2 (load          ) [ 0000000]
trunc_ln215_2          (trunc         ) [ 0000000]
select_ln215_2         (select        ) [ 0000000]
and_ln1355_2           (and           ) [ 0000000]
tmp_100                (bitselect     ) [ 0000000]
xor_ln841_2            (xor           ) [ 0000000]
tmp_101                (bitset        ) [ 0000000]
sext_ln79              (sext          ) [ 0000000]
line_buffer_m_V_load_3 (load          ) [ 0000000]
trunc_ln215_3          (trunc         ) [ 0000000]
select_ln215_3         (select        ) [ 0000000]
and_ln1355_3           (and           ) [ 0000000]
tmp_102                (bitselect     ) [ 0000000]
xor_ln841_3            (xor           ) [ 0000000]
tmp_103                (bitset        ) [ 0000000]
sext_ln79_1            (sext          ) [ 0000000]
sext_ln700_1           (sext          ) [ 0000000]
add_ln700_3            (add           ) [ 0000000]
sext_ln700_2           (sext          ) [ 0000000]
add_ln700_4            (add           ) [ 0100111]
conv_params_m_1_1_11   (read          ) [ 0000000]
conv_params_m_1_1_12   (read          ) [ 0000000]
conv_params_m_1_0_11   (read          ) [ 0000000]
conv_params_m_1_0_12   (read          ) [ 0000000]
zext_ln79_6            (zext          ) [ 0000000]
line_buffer_m_V_addr_2 (getelementptr ) [ 0000010]
zext_ln79_10           (zext          ) [ 0000000]
line_buffer_m_V_addr_5 (getelementptr ) [ 0000010]
line_buffer_m_V_load_4 (load          ) [ 0000000]
trunc_ln215_4          (trunc         ) [ 0000000]
select_ln215_4         (select        ) [ 0000000]
and_ln1355_4           (and           ) [ 0000000]
tmp_104                (bitselect     ) [ 0000000]
xor_ln841_4            (xor           ) [ 0000000]
tmp_105                (bitset        ) [ 0000000]
sext_ln79_2            (sext          ) [ 0000000]
line_buffer_m_V_load_5 (load          ) [ 0000000]
trunc_ln215_5          (trunc         ) [ 0000000]
select_ln215_5         (select        ) [ 0000000]
and_ln1355_5           (and           ) [ 0000000]
tmp_106                (bitselect     ) [ 0000000]
xor_ln841_5            (xor           ) [ 0000000]
tmp_107                (bitset        ) [ 0000000]
sext_ln79_3            (sext          ) [ 0000000]
add_ln700_5            (add           ) [ 0100011]
conv_params_m_0_2_11   (read          ) [ 0000000]
conv_params_m_0_2_12   (read          ) [ 0000000]
conv_params_m_0_1_11   (read          ) [ 0000000]
conv_params_m_0_1_12   (read          ) [ 0000000]
conv_params_m_0_0_11   (read          ) [ 0100001]
conv_params_m_0_0_12   (read          ) [ 0100001]
zext_ln79_14           (zext          ) [ 0000000]
line_buffer_m_V_addr_8 (getelementptr ) [ 0100001]
line_buffer_m_V_load_6 (load          ) [ 0000000]
trunc_ln215_6          (trunc         ) [ 0000000]
select_ln215_6         (select        ) [ 0000000]
and_ln1355_6           (and           ) [ 0000000]
tmp_108                (bitselect     ) [ 0000000]
xor_ln841_6            (xor           ) [ 0000000]
tmp_109                (bitset        ) [ 0100001]
line_buffer_m_V_load_7 (load          ) [ 0000000]
trunc_ln215_7          (trunc         ) [ 0000000]
select_ln215_7         (select        ) [ 0000000]
and_ln1355_7           (and           ) [ 0000000]
tmp_110                (bitselect     ) [ 0000000]
xor_ln841_7            (xor           ) [ 0000000]
tmp_111                (bitset        ) [ 0100001]
specpipeline_ln74      (specpipeline  ) [ 0000000]
sext_ln79_4            (sext          ) [ 0000000]
sext_ln79_5            (sext          ) [ 0000000]
line_buffer_m_V_load_8 (load          ) [ 0000000]
trunc_ln215_8          (trunc         ) [ 0000000]
select_ln215_8         (select        ) [ 0000000]
and_ln1355_8           (and           ) [ 0000000]
tmp_112                (bitselect     ) [ 0000000]
xor_ln841_8            (xor           ) [ 0000000]
tmp_113                (bitset        ) [ 0000000]
sext_ln700             (sext          ) [ 0000000]
sext_ln700_3           (sext          ) [ 0000000]
sext_ln700_4           (sext          ) [ 0000000]
add_ln700_6            (add           ) [ 0000000]
sext_ln700_5           (sext          ) [ 0000000]
add_ln700_7            (add           ) [ 0000000]
sext_ln700_6           (sext          ) [ 0000000]
add_ln700_8            (add           ) [ 0000000]
add_ln700_9            (add           ) [ 0000000]
ret_ln85               (ret           ) [ 0000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="line_buffer_m_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="line_buffer_m_V"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="line_buffer_m_V_offset">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="line_buffer_m_V_offset"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="conv_params_m_0_0_s">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_params_m_0_0_s"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="conv_params_m_0_0_10">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_params_m_0_0_10"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="conv_params_m_0_1_s">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_params_m_0_1_s"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="conv_params_m_0_1_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_params_m_0_1_10"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="conv_params_m_0_2_s">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_params_m_0_2_s"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="conv_params_m_0_2_10">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_params_m_0_2_10"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="conv_params_m_1_0_s">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_params_m_1_0_s"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="conv_params_m_1_0_10">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_params_m_1_0_10"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="conv_params_m_1_1_s">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_params_m_1_1_s"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="conv_params_m_1_1_10">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_params_m_1_1_10"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="conv_params_m_1_2_s">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_params_m_1_2_s"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="conv_params_m_1_2_10">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_params_m_1_2_10"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="conv_params_m_2_0_s">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_params_m_2_0_s"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="conv_params_m_2_0_10">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_params_m_2_0_10"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="conv_params_m_2_1_s">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_params_m_2_1_s"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="conv_params_m_2_1_10">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_params_m_2_1_10"/></StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="conv_params_m_2_2_s">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_params_m_2_2_s"/></StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="conv_params_m_2_2_10">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_params_m_2_2_10"/></StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="conv_params_m_V_offset">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_params_m_V_offset"/></StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="bank_V">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bank_V"/></StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="cc_V">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cc_V"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i4"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i1"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i4.i1.i3"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i5.i5"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i5.i1"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i2.i32"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSet.i2.i2.i32.i1"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str9140"/></StgValue>
</bind>
</comp>

<comp id="84" class="1004" name="cc_V_read_read_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="4" slack="0"/>
<pin id="86" dir="0" index="1" bw="4" slack="0"/>
<pin id="87" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="cc_V_read/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="bank_V_read_read_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="4" slack="0"/>
<pin id="92" dir="0" index="1" bw="4" slack="0"/>
<pin id="93" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="bank_V_read/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="line_buffer_m_V_offs_read_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="1" slack="0"/>
<pin id="98" dir="0" index="1" bw="1" slack="0"/>
<pin id="99" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="line_buffer_m_V_offs/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="conv_params_m_V_offs_read_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="1" slack="0"/>
<pin id="104" dir="0" index="1" bw="1" slack="0"/>
<pin id="105" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="conv_params_m_V_offs/2 "/>
</bind>
</comp>

<comp id="108" class="1004" name="conv_params_m_2_2_11_read_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="1" slack="0"/>
<pin id="110" dir="0" index="1" bw="1" slack="0"/>
<pin id="111" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="conv_params_m_2_2_11/2 "/>
</bind>
</comp>

<comp id="114" class="1004" name="conv_params_m_2_2_12_read_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="1" slack="0"/>
<pin id="116" dir="0" index="1" bw="1" slack="0"/>
<pin id="117" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="conv_params_m_2_2_12/2 "/>
</bind>
</comp>

<comp id="120" class="1004" name="conv_params_m_2_1_11_read_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="1" slack="0"/>
<pin id="122" dir="0" index="1" bw="1" slack="0"/>
<pin id="123" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="conv_params_m_2_1_11/2 "/>
</bind>
</comp>

<comp id="126" class="1004" name="conv_params_m_2_1_12_read_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="1" slack="0"/>
<pin id="128" dir="0" index="1" bw="1" slack="0"/>
<pin id="129" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="conv_params_m_2_1_12/2 "/>
</bind>
</comp>

<comp id="132" class="1004" name="conv_params_m_2_0_11_read_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="1" slack="0"/>
<pin id="134" dir="0" index="1" bw="1" slack="0"/>
<pin id="135" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="conv_params_m_2_0_11/3 "/>
</bind>
</comp>

<comp id="138" class="1004" name="conv_params_m_2_0_12_read_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="1" slack="0"/>
<pin id="140" dir="0" index="1" bw="1" slack="0"/>
<pin id="141" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="conv_params_m_2_0_12/3 "/>
</bind>
</comp>

<comp id="144" class="1004" name="conv_params_m_1_2_11_read_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="1" slack="0"/>
<pin id="146" dir="0" index="1" bw="1" slack="0"/>
<pin id="147" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="conv_params_m_1_2_11/3 "/>
</bind>
</comp>

<comp id="150" class="1004" name="conv_params_m_1_2_12_read_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="1" slack="0"/>
<pin id="152" dir="0" index="1" bw="1" slack="0"/>
<pin id="153" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="conv_params_m_1_2_12/3 "/>
</bind>
</comp>

<comp id="156" class="1004" name="conv_params_m_1_1_11_read_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="1" slack="0"/>
<pin id="158" dir="0" index="1" bw="1" slack="0"/>
<pin id="159" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="conv_params_m_1_1_11/4 "/>
</bind>
</comp>

<comp id="162" class="1004" name="conv_params_m_1_1_12_read_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="1" slack="0"/>
<pin id="164" dir="0" index="1" bw="1" slack="0"/>
<pin id="165" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="conv_params_m_1_1_12/4 "/>
</bind>
</comp>

<comp id="168" class="1004" name="conv_params_m_1_0_11_read_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="1" slack="0"/>
<pin id="170" dir="0" index="1" bw="1" slack="0"/>
<pin id="171" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="conv_params_m_1_0_11/4 "/>
</bind>
</comp>

<comp id="174" class="1004" name="conv_params_m_1_0_12_read_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="1" slack="0"/>
<pin id="176" dir="0" index="1" bw="1" slack="0"/>
<pin id="177" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="conv_params_m_1_0_12/4 "/>
</bind>
</comp>

<comp id="180" class="1004" name="conv_params_m_0_2_11_read_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="1" slack="0"/>
<pin id="182" dir="0" index="1" bw="1" slack="0"/>
<pin id="183" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="conv_params_m_0_2_11/5 "/>
</bind>
</comp>

<comp id="186" class="1004" name="conv_params_m_0_2_12_read_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="1" slack="0"/>
<pin id="188" dir="0" index="1" bw="1" slack="0"/>
<pin id="189" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="conv_params_m_0_2_12/5 "/>
</bind>
</comp>

<comp id="192" class="1004" name="conv_params_m_0_1_11_read_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="1" slack="0"/>
<pin id="194" dir="0" index="1" bw="1" slack="0"/>
<pin id="195" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="conv_params_m_0_1_11/5 "/>
</bind>
</comp>

<comp id="198" class="1004" name="conv_params_m_0_1_12_read_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="1" slack="0"/>
<pin id="200" dir="0" index="1" bw="1" slack="0"/>
<pin id="201" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="conv_params_m_0_1_12/5 "/>
</bind>
</comp>

<comp id="204" class="1004" name="conv_params_m_0_0_11_read_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="1" slack="0"/>
<pin id="206" dir="0" index="1" bw="1" slack="0"/>
<pin id="207" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="conv_params_m_0_0_11/5 "/>
</bind>
</comp>

<comp id="210" class="1004" name="conv_params_m_0_0_12_read_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="1" slack="0"/>
<pin id="212" dir="0" index="1" bw="1" slack="0"/>
<pin id="213" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="conv_params_m_0_0_12/5 "/>
</bind>
</comp>

<comp id="216" class="1004" name="line_buffer_m_V_addr_gep_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="2" slack="0"/>
<pin id="218" dir="0" index="1" bw="1" slack="0"/>
<pin id="219" dir="0" index="2" bw="11" slack="0"/>
<pin id="220" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="line_buffer_m_V_addr/1 "/>
</bind>
</comp>

<comp id="223" class="1004" name="grp_access_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="10" slack="0"/>
<pin id="225" dir="0" index="1" bw="2" slack="2147483647"/>
<pin id="226" dir="0" index="2" bw="0" slack="0"/>
<pin id="236" dir="0" index="4" bw="10" slack="2147483647"/>
<pin id="237" dir="0" index="5" bw="2" slack="2147483647"/>
<pin id="238" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="227" dir="1" index="3" bw="2" slack="0"/>
<pin id="239" dir="1" index="7" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="line_buffer_m_V_load/1 line_buffer_m_V_load_1/1 line_buffer_m_V_load_2/2 line_buffer_m_V_load_3/2 line_buffer_m_V_load_4/3 line_buffer_m_V_load_5/3 line_buffer_m_V_load_6/4 line_buffer_m_V_load_7/4 line_buffer_m_V_load_8/5 "/>
</bind>
</comp>

<comp id="229" class="1004" name="line_buffer_m_V_addr_3_gep_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="2" slack="0"/>
<pin id="231" dir="0" index="1" bw="1" slack="0"/>
<pin id="232" dir="0" index="2" bw="11" slack="0"/>
<pin id="233" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="line_buffer_m_V_addr_3/1 "/>
</bind>
</comp>

<comp id="241" class="1004" name="line_buffer_m_V_addr_1_gep_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="2" slack="0"/>
<pin id="243" dir="0" index="1" bw="1" slack="0"/>
<pin id="244" dir="0" index="2" bw="11" slack="0"/>
<pin id="245" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="line_buffer_m_V_addr_1/2 "/>
</bind>
</comp>

<comp id="248" class="1004" name="line_buffer_m_V_addr_6_gep_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="2" slack="0"/>
<pin id="250" dir="0" index="1" bw="1" slack="0"/>
<pin id="251" dir="0" index="2" bw="11" slack="0"/>
<pin id="252" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="line_buffer_m_V_addr_6/2 "/>
</bind>
</comp>

<comp id="257" class="1004" name="line_buffer_m_V_addr_4_gep_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="2" slack="0"/>
<pin id="259" dir="0" index="1" bw="1" slack="0"/>
<pin id="260" dir="0" index="2" bw="11" slack="0"/>
<pin id="261" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="line_buffer_m_V_addr_4/3 "/>
</bind>
</comp>

<comp id="264" class="1004" name="line_buffer_m_V_addr_7_gep_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="2" slack="0"/>
<pin id="266" dir="0" index="1" bw="1" slack="0"/>
<pin id="267" dir="0" index="2" bw="11" slack="0"/>
<pin id="268" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="line_buffer_m_V_addr_7/3 "/>
</bind>
</comp>

<comp id="273" class="1004" name="line_buffer_m_V_addr_2_gep_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="2" slack="0"/>
<pin id="275" dir="0" index="1" bw="1" slack="0"/>
<pin id="276" dir="0" index="2" bw="11" slack="0"/>
<pin id="277" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="line_buffer_m_V_addr_2/4 "/>
</bind>
</comp>

<comp id="280" class="1004" name="line_buffer_m_V_addr_5_gep_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="2" slack="0"/>
<pin id="282" dir="0" index="1" bw="1" slack="0"/>
<pin id="283" dir="0" index="2" bw="11" slack="0"/>
<pin id="284" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="line_buffer_m_V_addr_5/4 "/>
</bind>
</comp>

<comp id="289" class="1004" name="line_buffer_m_V_addr_8_gep_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="2" slack="0"/>
<pin id="291" dir="0" index="1" bw="1" slack="0"/>
<pin id="292" dir="0" index="2" bw="11" slack="0"/>
<pin id="293" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="line_buffer_m_V_addr_8/5 "/>
</bind>
</comp>

<comp id="297" class="1004" name="tmp_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="4" slack="0"/>
<pin id="299" dir="0" index="1" bw="1" slack="0"/>
<pin id="300" dir="0" index="2" bw="1" slack="0"/>
<pin id="301" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="305" class="1004" name="zext_ln79_cast_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="4" slack="0"/>
<pin id="307" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln79_cast/1 "/>
</bind>
</comp>

<comp id="309" class="1004" name="zext_ln79_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="4" slack="0"/>
<pin id="311" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln79/1 "/>
</bind>
</comp>

<comp id="313" class="1004" name="add_ln79_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="4" slack="0"/>
<pin id="315" dir="0" index="1" bw="4" slack="0"/>
<pin id="316" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln79/1 "/>
</bind>
</comp>

<comp id="319" class="1004" name="tmp_94_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="10" slack="0"/>
<pin id="321" dir="0" index="1" bw="5" slack="0"/>
<pin id="322" dir="0" index="2" bw="1" slack="0"/>
<pin id="323" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_94/1 "/>
</bind>
</comp>

<comp id="327" class="1004" name="zext_ln79_1_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="10" slack="0"/>
<pin id="329" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln79_1/1 "/>
</bind>
</comp>

<comp id="331" class="1004" name="tmp_95_fu_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="6" slack="0"/>
<pin id="333" dir="0" index="1" bw="5" slack="0"/>
<pin id="334" dir="0" index="2" bw="1" slack="0"/>
<pin id="335" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_95/1 "/>
</bind>
</comp>

<comp id="339" class="1004" name="zext_ln79_2_fu_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="6" slack="0"/>
<pin id="341" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln79_2/1 "/>
</bind>
</comp>

<comp id="343" class="1004" name="sub_ln79_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="10" slack="0"/>
<pin id="345" dir="0" index="1" bw="6" slack="0"/>
<pin id="346" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln79/1 "/>
</bind>
</comp>

<comp id="349" class="1004" name="zext_ln79_3_fu_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="4" slack="0"/>
<pin id="351" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln79_3/1 "/>
</bind>
</comp>

<comp id="353" class="1004" name="add_ln79_3_fu_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="4" slack="0"/>
<pin id="355" dir="0" index="1" bw="11" slack="0"/>
<pin id="356" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln79_3/1 "/>
</bind>
</comp>

<comp id="359" class="1004" name="zext_ln79_4_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="11" slack="0"/>
<pin id="361" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln79_4/1 "/>
</bind>
</comp>

<comp id="364" class="1004" name="add_ln1353_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="1" slack="0"/>
<pin id="366" dir="0" index="1" bw="4" slack="0"/>
<pin id="367" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1353/1 "/>
</bind>
</comp>

<comp id="370" class="1004" name="zext_ln79_7_fu_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="4" slack="0"/>
<pin id="372" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln79_7/1 "/>
</bind>
</comp>

<comp id="374" class="1004" name="add_ln79_6_fu_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="4" slack="0"/>
<pin id="376" dir="0" index="1" bw="11" slack="0"/>
<pin id="377" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln79_6/1 "/>
</bind>
</comp>

<comp id="380" class="1004" name="zext_ln79_8_fu_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="11" slack="0"/>
<pin id="382" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln79_8/1 "/>
</bind>
</comp>

<comp id="385" class="1004" name="add_ln79_1_fu_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="5" slack="0"/>
<pin id="387" dir="0" index="1" bw="11" slack="1"/>
<pin id="388" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln79_1/2 "/>
</bind>
</comp>

<comp id="390" class="1004" name="add_ln79_4_fu_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="4" slack="1"/>
<pin id="392" dir="0" index="1" bw="11" slack="0"/>
<pin id="393" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln79_4/2 "/>
</bind>
</comp>

<comp id="395" class="1004" name="zext_ln79_5_fu_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="11" slack="0"/>
<pin id="397" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln79_5/2 "/>
</bind>
</comp>

<comp id="400" class="1004" name="trunc_ln215_fu_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="2" slack="0"/>
<pin id="402" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln215/2 "/>
</bind>
</comp>

<comp id="404" class="1004" name="select_ln215_fu_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="1" slack="0"/>
<pin id="406" dir="0" index="1" bw="1" slack="0"/>
<pin id="407" dir="0" index="2" bw="1" slack="0"/>
<pin id="408" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln215/2 "/>
</bind>
</comp>

<comp id="412" class="1004" name="and_ln1355_fu_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="1" slack="0"/>
<pin id="414" dir="0" index="1" bw="1" slack="0"/>
<pin id="415" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln1355/2 "/>
</bind>
</comp>

<comp id="418" class="1004" name="tmp_96_fu_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="1" slack="0"/>
<pin id="420" dir="0" index="1" bw="2" slack="0"/>
<pin id="421" dir="0" index="2" bw="1" slack="0"/>
<pin id="422" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_96/2 "/>
</bind>
</comp>

<comp id="426" class="1004" name="xor_ln841_fu_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="1" slack="0"/>
<pin id="428" dir="0" index="1" bw="1" slack="0"/>
<pin id="429" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln841/2 "/>
</bind>
</comp>

<comp id="432" class="1004" name="tmp_97_fu_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="2" slack="0"/>
<pin id="434" dir="0" index="1" bw="2" slack="0"/>
<pin id="435" dir="0" index="2" bw="1" slack="0"/>
<pin id="436" dir="0" index="3" bw="1" slack="0"/>
<pin id="437" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="bitset(1001) " fcode="bitset"/>
<opset="tmp_97/2 "/>
</bind>
</comp>

<comp id="442" class="1004" name="sext_ln1353_fu_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="2" slack="0"/>
<pin id="444" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1353/2 "/>
</bind>
</comp>

<comp id="446" class="1004" name="trunc_ln215_1_fu_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="2" slack="0"/>
<pin id="448" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln215_1/2 "/>
</bind>
</comp>

<comp id="450" class="1004" name="select_ln215_1_fu_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="1" slack="0"/>
<pin id="452" dir="0" index="1" bw="1" slack="0"/>
<pin id="453" dir="0" index="2" bw="1" slack="0"/>
<pin id="454" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln215_1/2 "/>
</bind>
</comp>

<comp id="458" class="1004" name="and_ln1355_1_fu_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="1" slack="0"/>
<pin id="460" dir="0" index="1" bw="1" slack="0"/>
<pin id="461" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln1355_1/2 "/>
</bind>
</comp>

<comp id="464" class="1004" name="tmp_98_fu_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="1" slack="0"/>
<pin id="466" dir="0" index="1" bw="2" slack="0"/>
<pin id="467" dir="0" index="2" bw="1" slack="0"/>
<pin id="468" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_98/2 "/>
</bind>
</comp>

<comp id="472" class="1004" name="xor_ln841_1_fu_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="1" slack="0"/>
<pin id="474" dir="0" index="1" bw="1" slack="0"/>
<pin id="475" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln841_1/2 "/>
</bind>
</comp>

<comp id="478" class="1004" name="tmp_99_fu_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="2" slack="0"/>
<pin id="480" dir="0" index="1" bw="2" slack="0"/>
<pin id="481" dir="0" index="2" bw="1" slack="0"/>
<pin id="482" dir="0" index="3" bw="1" slack="0"/>
<pin id="483" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="bitset(1001) " fcode="bitset"/>
<opset="tmp_99/2 "/>
</bind>
</comp>

<comp id="488" class="1004" name="sext_ln1353_1_fu_488">
<pin_list>
<pin id="489" dir="0" index="0" bw="2" slack="0"/>
<pin id="490" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1353_1/2 "/>
</bind>
</comp>

<comp id="492" class="1004" name="add_ln1353_14_fu_492">
<pin_list>
<pin id="493" dir="0" index="0" bw="3" slack="0"/>
<pin id="494" dir="0" index="1" bw="4" slack="1"/>
<pin id="495" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1353_14/2 "/>
</bind>
</comp>

<comp id="497" class="1004" name="zext_ln79_11_fu_497">
<pin_list>
<pin id="498" dir="0" index="0" bw="4" slack="0"/>
<pin id="499" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln79_11/2 "/>
</bind>
</comp>

<comp id="501" class="1004" name="add_ln79_9_fu_501">
<pin_list>
<pin id="502" dir="0" index="0" bw="4" slack="0"/>
<pin id="503" dir="0" index="1" bw="11" slack="1"/>
<pin id="504" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln79_9/2 "/>
</bind>
</comp>

<comp id="506" class="1004" name="zext_ln79_12_fu_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="11" slack="0"/>
<pin id="508" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln79_12/2 "/>
</bind>
</comp>

<comp id="511" class="1004" name="add_ln700_fu_511">
<pin_list>
<pin id="512" dir="0" index="0" bw="2" slack="0"/>
<pin id="513" dir="0" index="1" bw="2" slack="0"/>
<pin id="514" dir="1" index="2" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln700/2 "/>
</bind>
</comp>

<comp id="517" class="1004" name="add_ln79_2_fu_517">
<pin_list>
<pin id="518" dir="0" index="0" bw="6" slack="0"/>
<pin id="519" dir="0" index="1" bw="11" slack="2"/>
<pin id="520" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln79_2/3 "/>
</bind>
</comp>

<comp id="522" class="1004" name="add_ln79_5_fu_522">
<pin_list>
<pin id="523" dir="0" index="0" bw="4" slack="2"/>
<pin id="524" dir="0" index="1" bw="11" slack="0"/>
<pin id="525" dir="1" index="2" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln79_5/3 "/>
</bind>
</comp>

<comp id="527" class="1004" name="add_ln79_7_fu_527">
<pin_list>
<pin id="528" dir="0" index="0" bw="4" slack="2"/>
<pin id="529" dir="0" index="1" bw="11" slack="1"/>
<pin id="530" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln79_7/3 "/>
</bind>
</comp>

<comp id="531" class="1004" name="zext_ln79_9_fu_531">
<pin_list>
<pin id="532" dir="0" index="0" bw="11" slack="0"/>
<pin id="533" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln79_9/3 "/>
</bind>
</comp>

<comp id="536" class="1004" name="add_ln79_8_fu_536">
<pin_list>
<pin id="537" dir="0" index="0" bw="4" slack="2"/>
<pin id="538" dir="0" index="1" bw="11" slack="0"/>
<pin id="539" dir="1" index="2" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln79_8/3 "/>
</bind>
</comp>

<comp id="541" class="1004" name="add_ln79_10_fu_541">
<pin_list>
<pin id="542" dir="0" index="0" bw="4" slack="1"/>
<pin id="543" dir="0" index="1" bw="11" slack="1"/>
<pin id="544" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln79_10/3 "/>
</bind>
</comp>

<comp id="545" class="1004" name="zext_ln79_13_fu_545">
<pin_list>
<pin id="546" dir="0" index="0" bw="11" slack="0"/>
<pin id="547" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln79_13/3 "/>
</bind>
</comp>

<comp id="550" class="1004" name="add_ln79_11_fu_550">
<pin_list>
<pin id="551" dir="0" index="0" bw="4" slack="1"/>
<pin id="552" dir="0" index="1" bw="11" slack="0"/>
<pin id="553" dir="1" index="2" bw="11" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln79_11/3 "/>
</bind>
</comp>

<comp id="555" class="1004" name="trunc_ln215_2_fu_555">
<pin_list>
<pin id="556" dir="0" index="0" bw="2" slack="0"/>
<pin id="557" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln215_2/3 "/>
</bind>
</comp>

<comp id="559" class="1004" name="select_ln215_2_fu_559">
<pin_list>
<pin id="560" dir="0" index="0" bw="1" slack="1"/>
<pin id="561" dir="0" index="1" bw="1" slack="0"/>
<pin id="562" dir="0" index="2" bw="1" slack="0"/>
<pin id="563" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln215_2/3 "/>
</bind>
</comp>

<comp id="566" class="1004" name="and_ln1355_2_fu_566">
<pin_list>
<pin id="567" dir="0" index="0" bw="1" slack="0"/>
<pin id="568" dir="0" index="1" bw="1" slack="0"/>
<pin id="569" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln1355_2/3 "/>
</bind>
</comp>

<comp id="572" class="1004" name="tmp_100_fu_572">
<pin_list>
<pin id="573" dir="0" index="0" bw="1" slack="0"/>
<pin id="574" dir="0" index="1" bw="2" slack="0"/>
<pin id="575" dir="0" index="2" bw="1" slack="0"/>
<pin id="576" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_100/3 "/>
</bind>
</comp>

<comp id="580" class="1004" name="xor_ln841_2_fu_580">
<pin_list>
<pin id="581" dir="0" index="0" bw="1" slack="0"/>
<pin id="582" dir="0" index="1" bw="1" slack="0"/>
<pin id="583" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln841_2/3 "/>
</bind>
</comp>

<comp id="586" class="1004" name="tmp_101_fu_586">
<pin_list>
<pin id="587" dir="0" index="0" bw="2" slack="0"/>
<pin id="588" dir="0" index="1" bw="2" slack="0"/>
<pin id="589" dir="0" index="2" bw="1" slack="0"/>
<pin id="590" dir="0" index="3" bw="1" slack="0"/>
<pin id="591" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="bitset(1001) " fcode="bitset"/>
<opset="tmp_101/3 "/>
</bind>
</comp>

<comp id="596" class="1004" name="sext_ln79_fu_596">
<pin_list>
<pin id="597" dir="0" index="0" bw="2" slack="0"/>
<pin id="598" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln79/3 "/>
</bind>
</comp>

<comp id="600" class="1004" name="trunc_ln215_3_fu_600">
<pin_list>
<pin id="601" dir="0" index="0" bw="2" slack="0"/>
<pin id="602" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln215_3/3 "/>
</bind>
</comp>

<comp id="604" class="1004" name="select_ln215_3_fu_604">
<pin_list>
<pin id="605" dir="0" index="0" bw="1" slack="1"/>
<pin id="606" dir="0" index="1" bw="1" slack="0"/>
<pin id="607" dir="0" index="2" bw="1" slack="0"/>
<pin id="608" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln215_3/3 "/>
</bind>
</comp>

<comp id="611" class="1004" name="and_ln1355_3_fu_611">
<pin_list>
<pin id="612" dir="0" index="0" bw="1" slack="0"/>
<pin id="613" dir="0" index="1" bw="1" slack="0"/>
<pin id="614" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln1355_3/3 "/>
</bind>
</comp>

<comp id="617" class="1004" name="tmp_102_fu_617">
<pin_list>
<pin id="618" dir="0" index="0" bw="1" slack="0"/>
<pin id="619" dir="0" index="1" bw="2" slack="0"/>
<pin id="620" dir="0" index="2" bw="1" slack="0"/>
<pin id="621" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_102/3 "/>
</bind>
</comp>

<comp id="625" class="1004" name="xor_ln841_3_fu_625">
<pin_list>
<pin id="626" dir="0" index="0" bw="1" slack="0"/>
<pin id="627" dir="0" index="1" bw="1" slack="0"/>
<pin id="628" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln841_3/3 "/>
</bind>
</comp>

<comp id="631" class="1004" name="tmp_103_fu_631">
<pin_list>
<pin id="632" dir="0" index="0" bw="2" slack="0"/>
<pin id="633" dir="0" index="1" bw="2" slack="0"/>
<pin id="634" dir="0" index="2" bw="1" slack="0"/>
<pin id="635" dir="0" index="3" bw="1" slack="0"/>
<pin id="636" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="bitset(1001) " fcode="bitset"/>
<opset="tmp_103/3 "/>
</bind>
</comp>

<comp id="641" class="1004" name="sext_ln79_1_fu_641">
<pin_list>
<pin id="642" dir="0" index="0" bw="2" slack="0"/>
<pin id="643" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln79_1/3 "/>
</bind>
</comp>

<comp id="645" class="1004" name="sext_ln700_1_fu_645">
<pin_list>
<pin id="646" dir="0" index="0" bw="3" slack="1"/>
<pin id="647" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln700_1/3 "/>
</bind>
</comp>

<comp id="648" class="1004" name="add_ln700_3_fu_648">
<pin_list>
<pin id="649" dir="0" index="0" bw="2" slack="0"/>
<pin id="650" dir="0" index="1" bw="2" slack="0"/>
<pin id="651" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln700_3/3 "/>
</bind>
</comp>

<comp id="654" class="1004" name="sext_ln700_2_fu_654">
<pin_list>
<pin id="655" dir="0" index="0" bw="3" slack="0"/>
<pin id="656" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln700_2/3 "/>
</bind>
</comp>

<comp id="658" class="1004" name="add_ln700_4_fu_658">
<pin_list>
<pin id="659" dir="0" index="0" bw="3" slack="0"/>
<pin id="660" dir="0" index="1" bw="3" slack="0"/>
<pin id="661" dir="1" index="2" bw="4" slack="3"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln700_4/3 "/>
</bind>
</comp>

<comp id="664" class="1004" name="zext_ln79_6_fu_664">
<pin_list>
<pin id="665" dir="0" index="0" bw="11" slack="1"/>
<pin id="666" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln79_6/4 "/>
</bind>
</comp>

<comp id="668" class="1004" name="zext_ln79_10_fu_668">
<pin_list>
<pin id="669" dir="0" index="0" bw="11" slack="1"/>
<pin id="670" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln79_10/4 "/>
</bind>
</comp>

<comp id="672" class="1004" name="trunc_ln215_4_fu_672">
<pin_list>
<pin id="673" dir="0" index="0" bw="2" slack="0"/>
<pin id="674" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln215_4/4 "/>
</bind>
</comp>

<comp id="676" class="1004" name="select_ln215_4_fu_676">
<pin_list>
<pin id="677" dir="0" index="0" bw="1" slack="2"/>
<pin id="678" dir="0" index="1" bw="1" slack="0"/>
<pin id="679" dir="0" index="2" bw="1" slack="0"/>
<pin id="680" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln215_4/4 "/>
</bind>
</comp>

<comp id="683" class="1004" name="and_ln1355_4_fu_683">
<pin_list>
<pin id="684" dir="0" index="0" bw="1" slack="0"/>
<pin id="685" dir="0" index="1" bw="1" slack="0"/>
<pin id="686" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln1355_4/4 "/>
</bind>
</comp>

<comp id="689" class="1004" name="tmp_104_fu_689">
<pin_list>
<pin id="690" dir="0" index="0" bw="1" slack="0"/>
<pin id="691" dir="0" index="1" bw="2" slack="0"/>
<pin id="692" dir="0" index="2" bw="1" slack="0"/>
<pin id="693" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_104/4 "/>
</bind>
</comp>

<comp id="697" class="1004" name="xor_ln841_4_fu_697">
<pin_list>
<pin id="698" dir="0" index="0" bw="1" slack="0"/>
<pin id="699" dir="0" index="1" bw="1" slack="0"/>
<pin id="700" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln841_4/4 "/>
</bind>
</comp>

<comp id="703" class="1004" name="tmp_105_fu_703">
<pin_list>
<pin id="704" dir="0" index="0" bw="2" slack="0"/>
<pin id="705" dir="0" index="1" bw="2" slack="0"/>
<pin id="706" dir="0" index="2" bw="1" slack="0"/>
<pin id="707" dir="0" index="3" bw="1" slack="0"/>
<pin id="708" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="bitset(1001) " fcode="bitset"/>
<opset="tmp_105/4 "/>
</bind>
</comp>

<comp id="713" class="1004" name="sext_ln79_2_fu_713">
<pin_list>
<pin id="714" dir="0" index="0" bw="2" slack="0"/>
<pin id="715" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln79_2/4 "/>
</bind>
</comp>

<comp id="717" class="1004" name="trunc_ln215_5_fu_717">
<pin_list>
<pin id="718" dir="0" index="0" bw="2" slack="0"/>
<pin id="719" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln215_5/4 "/>
</bind>
</comp>

<comp id="721" class="1004" name="select_ln215_5_fu_721">
<pin_list>
<pin id="722" dir="0" index="0" bw="1" slack="2"/>
<pin id="723" dir="0" index="1" bw="1" slack="0"/>
<pin id="724" dir="0" index="2" bw="1" slack="0"/>
<pin id="725" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln215_5/4 "/>
</bind>
</comp>

<comp id="728" class="1004" name="and_ln1355_5_fu_728">
<pin_list>
<pin id="729" dir="0" index="0" bw="1" slack="0"/>
<pin id="730" dir="0" index="1" bw="1" slack="0"/>
<pin id="731" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln1355_5/4 "/>
</bind>
</comp>

<comp id="734" class="1004" name="tmp_106_fu_734">
<pin_list>
<pin id="735" dir="0" index="0" bw="1" slack="0"/>
<pin id="736" dir="0" index="1" bw="2" slack="0"/>
<pin id="737" dir="0" index="2" bw="1" slack="0"/>
<pin id="738" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_106/4 "/>
</bind>
</comp>

<comp id="742" class="1004" name="xor_ln841_5_fu_742">
<pin_list>
<pin id="743" dir="0" index="0" bw="1" slack="0"/>
<pin id="744" dir="0" index="1" bw="1" slack="0"/>
<pin id="745" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln841_5/4 "/>
</bind>
</comp>

<comp id="748" class="1004" name="tmp_107_fu_748">
<pin_list>
<pin id="749" dir="0" index="0" bw="2" slack="0"/>
<pin id="750" dir="0" index="1" bw="2" slack="0"/>
<pin id="751" dir="0" index="2" bw="1" slack="0"/>
<pin id="752" dir="0" index="3" bw="1" slack="0"/>
<pin id="753" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="bitset(1001) " fcode="bitset"/>
<opset="tmp_107/4 "/>
</bind>
</comp>

<comp id="758" class="1004" name="sext_ln79_3_fu_758">
<pin_list>
<pin id="759" dir="0" index="0" bw="2" slack="0"/>
<pin id="760" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln79_3/4 "/>
</bind>
</comp>

<comp id="762" class="1004" name="add_ln700_5_fu_762">
<pin_list>
<pin id="763" dir="0" index="0" bw="2" slack="0"/>
<pin id="764" dir="0" index="1" bw="2" slack="0"/>
<pin id="765" dir="1" index="2" bw="3" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln700_5/4 "/>
</bind>
</comp>

<comp id="768" class="1004" name="zext_ln79_14_fu_768">
<pin_list>
<pin id="769" dir="0" index="0" bw="11" slack="2"/>
<pin id="770" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln79_14/5 "/>
</bind>
</comp>

<comp id="772" class="1004" name="trunc_ln215_6_fu_772">
<pin_list>
<pin id="773" dir="0" index="0" bw="2" slack="0"/>
<pin id="774" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln215_6/5 "/>
</bind>
</comp>

<comp id="776" class="1004" name="select_ln215_6_fu_776">
<pin_list>
<pin id="777" dir="0" index="0" bw="1" slack="3"/>
<pin id="778" dir="0" index="1" bw="1" slack="0"/>
<pin id="779" dir="0" index="2" bw="1" slack="0"/>
<pin id="780" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln215_6/5 "/>
</bind>
</comp>

<comp id="783" class="1004" name="and_ln1355_6_fu_783">
<pin_list>
<pin id="784" dir="0" index="0" bw="1" slack="0"/>
<pin id="785" dir="0" index="1" bw="1" slack="0"/>
<pin id="786" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln1355_6/5 "/>
</bind>
</comp>

<comp id="789" class="1004" name="tmp_108_fu_789">
<pin_list>
<pin id="790" dir="0" index="0" bw="1" slack="0"/>
<pin id="791" dir="0" index="1" bw="2" slack="0"/>
<pin id="792" dir="0" index="2" bw="1" slack="0"/>
<pin id="793" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_108/5 "/>
</bind>
</comp>

<comp id="797" class="1004" name="xor_ln841_6_fu_797">
<pin_list>
<pin id="798" dir="0" index="0" bw="1" slack="0"/>
<pin id="799" dir="0" index="1" bw="1" slack="0"/>
<pin id="800" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln841_6/5 "/>
</bind>
</comp>

<comp id="803" class="1004" name="tmp_109_fu_803">
<pin_list>
<pin id="804" dir="0" index="0" bw="2" slack="0"/>
<pin id="805" dir="0" index="1" bw="2" slack="0"/>
<pin id="806" dir="0" index="2" bw="1" slack="0"/>
<pin id="807" dir="0" index="3" bw="1" slack="0"/>
<pin id="808" dir="1" index="4" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="bitset(1001) " fcode="bitset"/>
<opset="tmp_109/5 "/>
</bind>
</comp>

<comp id="813" class="1004" name="trunc_ln215_7_fu_813">
<pin_list>
<pin id="814" dir="0" index="0" bw="2" slack="0"/>
<pin id="815" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln215_7/5 "/>
</bind>
</comp>

<comp id="817" class="1004" name="select_ln215_7_fu_817">
<pin_list>
<pin id="818" dir="0" index="0" bw="1" slack="3"/>
<pin id="819" dir="0" index="1" bw="1" slack="0"/>
<pin id="820" dir="0" index="2" bw="1" slack="0"/>
<pin id="821" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln215_7/5 "/>
</bind>
</comp>

<comp id="824" class="1004" name="and_ln1355_7_fu_824">
<pin_list>
<pin id="825" dir="0" index="0" bw="1" slack="0"/>
<pin id="826" dir="0" index="1" bw="1" slack="0"/>
<pin id="827" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln1355_7/5 "/>
</bind>
</comp>

<comp id="830" class="1004" name="tmp_110_fu_830">
<pin_list>
<pin id="831" dir="0" index="0" bw="1" slack="0"/>
<pin id="832" dir="0" index="1" bw="2" slack="0"/>
<pin id="833" dir="0" index="2" bw="1" slack="0"/>
<pin id="834" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_110/5 "/>
</bind>
</comp>

<comp id="838" class="1004" name="xor_ln841_7_fu_838">
<pin_list>
<pin id="839" dir="0" index="0" bw="1" slack="0"/>
<pin id="840" dir="0" index="1" bw="1" slack="0"/>
<pin id="841" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln841_7/5 "/>
</bind>
</comp>

<comp id="844" class="1004" name="tmp_111_fu_844">
<pin_list>
<pin id="845" dir="0" index="0" bw="2" slack="0"/>
<pin id="846" dir="0" index="1" bw="2" slack="0"/>
<pin id="847" dir="0" index="2" bw="1" slack="0"/>
<pin id="848" dir="0" index="3" bw="1" slack="0"/>
<pin id="849" dir="1" index="4" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="bitset(1001) " fcode="bitset"/>
<opset="tmp_111/5 "/>
</bind>
</comp>

<comp id="854" class="1004" name="sext_ln79_4_fu_854">
<pin_list>
<pin id="855" dir="0" index="0" bw="2" slack="1"/>
<pin id="856" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln79_4/6 "/>
</bind>
</comp>

<comp id="857" class="1004" name="sext_ln79_5_fu_857">
<pin_list>
<pin id="858" dir="0" index="0" bw="2" slack="1"/>
<pin id="859" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln79_5/6 "/>
</bind>
</comp>

<comp id="860" class="1004" name="trunc_ln215_8_fu_860">
<pin_list>
<pin id="861" dir="0" index="0" bw="2" slack="0"/>
<pin id="862" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln215_8/6 "/>
</bind>
</comp>

<comp id="864" class="1004" name="select_ln215_8_fu_864">
<pin_list>
<pin id="865" dir="0" index="0" bw="1" slack="4"/>
<pin id="866" dir="0" index="1" bw="1" slack="1"/>
<pin id="867" dir="0" index="2" bw="1" slack="1"/>
<pin id="868" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln215_8/6 "/>
</bind>
</comp>

<comp id="869" class="1004" name="and_ln1355_8_fu_869">
<pin_list>
<pin id="870" dir="0" index="0" bw="1" slack="0"/>
<pin id="871" dir="0" index="1" bw="1" slack="0"/>
<pin id="872" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln1355_8/6 "/>
</bind>
</comp>

<comp id="875" class="1004" name="tmp_112_fu_875">
<pin_list>
<pin id="876" dir="0" index="0" bw="1" slack="0"/>
<pin id="877" dir="0" index="1" bw="2" slack="0"/>
<pin id="878" dir="0" index="2" bw="1" slack="0"/>
<pin id="879" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_112/6 "/>
</bind>
</comp>

<comp id="883" class="1004" name="xor_ln841_8_fu_883">
<pin_list>
<pin id="884" dir="0" index="0" bw="1" slack="0"/>
<pin id="885" dir="0" index="1" bw="1" slack="0"/>
<pin id="886" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln841_8/6 "/>
</bind>
</comp>

<comp id="889" class="1004" name="tmp_113_fu_889">
<pin_list>
<pin id="890" dir="0" index="0" bw="2" slack="0"/>
<pin id="891" dir="0" index="1" bw="2" slack="0"/>
<pin id="892" dir="0" index="2" bw="1" slack="0"/>
<pin id="893" dir="0" index="3" bw="1" slack="0"/>
<pin id="894" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="bitset(1001) " fcode="bitset"/>
<opset="tmp_113/6 "/>
</bind>
</comp>

<comp id="899" class="1004" name="sext_ln700_fu_899">
<pin_list>
<pin id="900" dir="0" index="0" bw="2" slack="0"/>
<pin id="901" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln700/6 "/>
</bind>
</comp>

<comp id="903" class="1004" name="sext_ln700_3_fu_903">
<pin_list>
<pin id="904" dir="0" index="0" bw="4" slack="3"/>
<pin id="905" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln700_3/6 "/>
</bind>
</comp>

<comp id="906" class="1004" name="sext_ln700_4_fu_906">
<pin_list>
<pin id="907" dir="0" index="0" bw="3" slack="2"/>
<pin id="908" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln700_4/6 "/>
</bind>
</comp>

<comp id="909" class="1004" name="add_ln700_6_fu_909">
<pin_list>
<pin id="910" dir="0" index="0" bw="2" slack="0"/>
<pin id="911" dir="0" index="1" bw="2" slack="0"/>
<pin id="912" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln700_6/6 "/>
</bind>
</comp>

<comp id="915" class="1004" name="sext_ln700_5_fu_915">
<pin_list>
<pin id="916" dir="0" index="0" bw="3" slack="0"/>
<pin id="917" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln700_5/6 "/>
</bind>
</comp>

<comp id="919" class="1004" name="add_ln700_7_fu_919">
<pin_list>
<pin id="920" dir="0" index="0" bw="3" slack="0"/>
<pin id="921" dir="0" index="1" bw="2" slack="0"/>
<pin id="922" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln700_7/6 "/>
</bind>
</comp>

<comp id="925" class="1004" name="sext_ln700_6_fu_925">
<pin_list>
<pin id="926" dir="0" index="0" bw="4" slack="0"/>
<pin id="927" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln700_6/6 "/>
</bind>
</comp>

<comp id="929" class="1004" name="add_ln700_8_fu_929">
<pin_list>
<pin id="930" dir="0" index="0" bw="4" slack="0"/>
<pin id="931" dir="0" index="1" bw="3" slack="0"/>
<pin id="932" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln700_8/6 "/>
</bind>
</comp>

<comp id="935" class="1004" name="add_ln700_9_fu_935">
<pin_list>
<pin id="936" dir="0" index="0" bw="5" slack="0"/>
<pin id="937" dir="0" index="1" bw="4" slack="0"/>
<pin id="938" dir="1" index="2" bw="5" slack="2147483647"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln700_9/6 "/>
</bind>
</comp>

<comp id="941" class="1005" name="cc_V_read_reg_941">
<pin_list>
<pin id="942" dir="0" index="0" bw="4" slack="1"/>
<pin id="943" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="cc_V_read "/>
</bind>
</comp>

<comp id="946" class="1005" name="sub_ln79_reg_946">
<pin_list>
<pin id="947" dir="0" index="0" bw="11" slack="1"/>
<pin id="948" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln79 "/>
</bind>
</comp>

<comp id="953" class="1005" name="zext_ln79_3_reg_953">
<pin_list>
<pin id="954" dir="0" index="0" bw="11" slack="1"/>
<pin id="955" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln79_3 "/>
</bind>
</comp>

<comp id="959" class="1005" name="line_buffer_m_V_addr_reg_959">
<pin_list>
<pin id="960" dir="0" index="0" bw="10" slack="1"/>
<pin id="961" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="line_buffer_m_V_addr "/>
</bind>
</comp>

<comp id="964" class="1005" name="zext_ln79_7_reg_964">
<pin_list>
<pin id="965" dir="0" index="0" bw="11" slack="2"/>
<pin id="966" dir="1" index="1" bw="11" slack="2"/>
</pin_list>
<bind>
<opset="zext_ln79_7 "/>
</bind>
</comp>

<comp id="970" class="1005" name="line_buffer_m_V_addr_3_reg_970">
<pin_list>
<pin id="971" dir="0" index="0" bw="10" slack="1"/>
<pin id="972" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="line_buffer_m_V_addr_3 "/>
</bind>
</comp>

<comp id="975" class="1005" name="conv_params_m_V_offs_reg_975">
<pin_list>
<pin id="976" dir="0" index="0" bw="1" slack="1"/>
<pin id="977" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="conv_params_m_V_offs "/>
</bind>
</comp>

<comp id="986" class="1005" name="add_ln79_1_reg_986">
<pin_list>
<pin id="987" dir="0" index="0" bw="11" slack="1"/>
<pin id="988" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="add_ln79_1 "/>
</bind>
</comp>

<comp id="992" class="1005" name="line_buffer_m_V_addr_1_reg_992">
<pin_list>
<pin id="993" dir="0" index="0" bw="10" slack="1"/>
<pin id="994" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="line_buffer_m_V_addr_1 "/>
</bind>
</comp>

<comp id="997" class="1005" name="zext_ln79_11_reg_997">
<pin_list>
<pin id="998" dir="0" index="0" bw="11" slack="1"/>
<pin id="999" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln79_11 "/>
</bind>
</comp>

<comp id="1003" class="1005" name="line_buffer_m_V_addr_6_reg_1003">
<pin_list>
<pin id="1004" dir="0" index="0" bw="10" slack="1"/>
<pin id="1005" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="line_buffer_m_V_addr_6 "/>
</bind>
</comp>

<comp id="1008" class="1005" name="add_ln700_reg_1008">
<pin_list>
<pin id="1009" dir="0" index="0" bw="3" slack="1"/>
<pin id="1010" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="add_ln700 "/>
</bind>
</comp>

<comp id="1013" class="1005" name="add_ln79_5_reg_1013">
<pin_list>
<pin id="1014" dir="0" index="0" bw="11" slack="1"/>
<pin id="1015" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="add_ln79_5 "/>
</bind>
</comp>

<comp id="1018" class="1005" name="line_buffer_m_V_addr_4_reg_1018">
<pin_list>
<pin id="1019" dir="0" index="0" bw="10" slack="1"/>
<pin id="1020" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="line_buffer_m_V_addr_4 "/>
</bind>
</comp>

<comp id="1023" class="1005" name="add_ln79_8_reg_1023">
<pin_list>
<pin id="1024" dir="0" index="0" bw="11" slack="1"/>
<pin id="1025" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="add_ln79_8 "/>
</bind>
</comp>

<comp id="1028" class="1005" name="line_buffer_m_V_addr_7_reg_1028">
<pin_list>
<pin id="1029" dir="0" index="0" bw="10" slack="1"/>
<pin id="1030" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="line_buffer_m_V_addr_7 "/>
</bind>
</comp>

<comp id="1033" class="1005" name="add_ln79_11_reg_1033">
<pin_list>
<pin id="1034" dir="0" index="0" bw="11" slack="2"/>
<pin id="1035" dir="1" index="1" bw="11" slack="2"/>
</pin_list>
<bind>
<opset="add_ln79_11 "/>
</bind>
</comp>

<comp id="1038" class="1005" name="add_ln700_4_reg_1038">
<pin_list>
<pin id="1039" dir="0" index="0" bw="4" slack="3"/>
<pin id="1040" dir="1" index="1" bw="4" slack="3"/>
</pin_list>
<bind>
<opset="add_ln700_4 "/>
</bind>
</comp>

<comp id="1043" class="1005" name="line_buffer_m_V_addr_2_reg_1043">
<pin_list>
<pin id="1044" dir="0" index="0" bw="10" slack="1"/>
<pin id="1045" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="line_buffer_m_V_addr_2 "/>
</bind>
</comp>

<comp id="1048" class="1005" name="line_buffer_m_V_addr_5_reg_1048">
<pin_list>
<pin id="1049" dir="0" index="0" bw="10" slack="1"/>
<pin id="1050" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="line_buffer_m_V_addr_5 "/>
</bind>
</comp>

<comp id="1053" class="1005" name="add_ln700_5_reg_1053">
<pin_list>
<pin id="1054" dir="0" index="0" bw="3" slack="2"/>
<pin id="1055" dir="1" index="1" bw="3" slack="2"/>
</pin_list>
<bind>
<opset="add_ln700_5 "/>
</bind>
</comp>

<comp id="1058" class="1005" name="conv_params_m_0_0_11_reg_1058">
<pin_list>
<pin id="1059" dir="0" index="0" bw="1" slack="1"/>
<pin id="1060" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="conv_params_m_0_0_11 "/>
</bind>
</comp>

<comp id="1063" class="1005" name="conv_params_m_0_0_12_reg_1063">
<pin_list>
<pin id="1064" dir="0" index="0" bw="1" slack="1"/>
<pin id="1065" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="conv_params_m_0_0_12 "/>
</bind>
</comp>

<comp id="1068" class="1005" name="line_buffer_m_V_addr_8_reg_1068">
<pin_list>
<pin id="1069" dir="0" index="0" bw="10" slack="1"/>
<pin id="1070" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="line_buffer_m_V_addr_8 "/>
</bind>
</comp>

<comp id="1073" class="1005" name="tmp_109_reg_1073">
<pin_list>
<pin id="1074" dir="0" index="0" bw="2" slack="1"/>
<pin id="1075" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="tmp_109 "/>
</bind>
</comp>

<comp id="1078" class="1005" name="tmp_111_reg_1078">
<pin_list>
<pin id="1079" dir="0" index="0" bw="2" slack="1"/>
<pin id="1080" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="tmp_111 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="88"><net_src comp="46" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="89"><net_src comp="44" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="94"><net_src comp="46" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="95"><net_src comp="42" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="100"><net_src comp="48" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="101"><net_src comp="2" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="106"><net_src comp="48" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="107"><net_src comp="40" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="112"><net_src comp="48" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="113"><net_src comp="38" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="118"><net_src comp="48" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="119"><net_src comp="36" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="124"><net_src comp="48" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="125"><net_src comp="34" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="130"><net_src comp="48" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="131"><net_src comp="32" pin="0"/><net_sink comp="126" pin=1"/></net>

<net id="136"><net_src comp="48" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="137"><net_src comp="30" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="142"><net_src comp="48" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="143"><net_src comp="28" pin="0"/><net_sink comp="138" pin=1"/></net>

<net id="148"><net_src comp="48" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="149"><net_src comp="26" pin="0"/><net_sink comp="144" pin=1"/></net>

<net id="154"><net_src comp="48" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="155"><net_src comp="24" pin="0"/><net_sink comp="150" pin=1"/></net>

<net id="160"><net_src comp="48" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="161"><net_src comp="22" pin="0"/><net_sink comp="156" pin=1"/></net>

<net id="166"><net_src comp="48" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="167"><net_src comp="20" pin="0"/><net_sink comp="162" pin=1"/></net>

<net id="172"><net_src comp="48" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="173"><net_src comp="18" pin="0"/><net_sink comp="168" pin=1"/></net>

<net id="178"><net_src comp="48" pin="0"/><net_sink comp="174" pin=0"/></net>

<net id="179"><net_src comp="16" pin="0"/><net_sink comp="174" pin=1"/></net>

<net id="184"><net_src comp="48" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="185"><net_src comp="14" pin="0"/><net_sink comp="180" pin=1"/></net>

<net id="190"><net_src comp="48" pin="0"/><net_sink comp="186" pin=0"/></net>

<net id="191"><net_src comp="12" pin="0"/><net_sink comp="186" pin=1"/></net>

<net id="196"><net_src comp="48" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="197"><net_src comp="10" pin="0"/><net_sink comp="192" pin=1"/></net>

<net id="202"><net_src comp="48" pin="0"/><net_sink comp="198" pin=0"/></net>

<net id="203"><net_src comp="8" pin="0"/><net_sink comp="198" pin=1"/></net>

<net id="208"><net_src comp="48" pin="0"/><net_sink comp="204" pin=0"/></net>

<net id="209"><net_src comp="6" pin="0"/><net_sink comp="204" pin=1"/></net>

<net id="214"><net_src comp="48" pin="0"/><net_sink comp="210" pin=0"/></net>

<net id="215"><net_src comp="4" pin="0"/><net_sink comp="210" pin=1"/></net>

<net id="221"><net_src comp="0" pin="0"/><net_sink comp="216" pin=0"/></net>

<net id="222"><net_src comp="62" pin="0"/><net_sink comp="216" pin=1"/></net>

<net id="228"><net_src comp="216" pin="3"/><net_sink comp="223" pin=0"/></net>

<net id="234"><net_src comp="0" pin="0"/><net_sink comp="229" pin=0"/></net>

<net id="235"><net_src comp="62" pin="0"/><net_sink comp="229" pin=1"/></net>

<net id="240"><net_src comp="229" pin="3"/><net_sink comp="223" pin=2"/></net>

<net id="246"><net_src comp="0" pin="0"/><net_sink comp="241" pin=0"/></net>

<net id="247"><net_src comp="62" pin="0"/><net_sink comp="241" pin=1"/></net>

<net id="253"><net_src comp="0" pin="0"/><net_sink comp="248" pin=0"/></net>

<net id="254"><net_src comp="62" pin="0"/><net_sink comp="248" pin=1"/></net>

<net id="255"><net_src comp="248" pin="3"/><net_sink comp="223" pin=0"/></net>

<net id="256"><net_src comp="241" pin="3"/><net_sink comp="223" pin=2"/></net>

<net id="262"><net_src comp="0" pin="0"/><net_sink comp="257" pin=0"/></net>

<net id="263"><net_src comp="62" pin="0"/><net_sink comp="257" pin=1"/></net>

<net id="269"><net_src comp="0" pin="0"/><net_sink comp="264" pin=0"/></net>

<net id="270"><net_src comp="62" pin="0"/><net_sink comp="264" pin=1"/></net>

<net id="271"><net_src comp="257" pin="3"/><net_sink comp="223" pin=0"/></net>

<net id="272"><net_src comp="264" pin="3"/><net_sink comp="223" pin=2"/></net>

<net id="278"><net_src comp="0" pin="0"/><net_sink comp="273" pin=0"/></net>

<net id="279"><net_src comp="62" pin="0"/><net_sink comp="273" pin=1"/></net>

<net id="285"><net_src comp="0" pin="0"/><net_sink comp="280" pin=0"/></net>

<net id="286"><net_src comp="62" pin="0"/><net_sink comp="280" pin=1"/></net>

<net id="287"><net_src comp="273" pin="3"/><net_sink comp="223" pin=0"/></net>

<net id="288"><net_src comp="280" pin="3"/><net_sink comp="223" pin=2"/></net>

<net id="294"><net_src comp="0" pin="0"/><net_sink comp="289" pin=0"/></net>

<net id="295"><net_src comp="62" pin="0"/><net_sink comp="289" pin=1"/></net>

<net id="296"><net_src comp="289" pin="3"/><net_sink comp="223" pin=0"/></net>

<net id="302"><net_src comp="50" pin="0"/><net_sink comp="297" pin=0"/></net>

<net id="303"><net_src comp="96" pin="2"/><net_sink comp="297" pin=1"/></net>

<net id="304"><net_src comp="52" pin="0"/><net_sink comp="297" pin=2"/></net>

<net id="308"><net_src comp="297" pin="3"/><net_sink comp="305" pin=0"/></net>

<net id="312"><net_src comp="90" pin="2"/><net_sink comp="309" pin=0"/></net>

<net id="317"><net_src comp="309" pin="1"/><net_sink comp="313" pin=0"/></net>

<net id="318"><net_src comp="305" pin="1"/><net_sink comp="313" pin=1"/></net>

<net id="324"><net_src comp="54" pin="0"/><net_sink comp="319" pin=0"/></net>

<net id="325"><net_src comp="313" pin="2"/><net_sink comp="319" pin=1"/></net>

<net id="326"><net_src comp="56" pin="0"/><net_sink comp="319" pin=2"/></net>

<net id="330"><net_src comp="319" pin="3"/><net_sink comp="327" pin=0"/></net>

<net id="336"><net_src comp="58" pin="0"/><net_sink comp="331" pin=0"/></net>

<net id="337"><net_src comp="313" pin="2"/><net_sink comp="331" pin=1"/></net>

<net id="338"><net_src comp="60" pin="0"/><net_sink comp="331" pin=2"/></net>

<net id="342"><net_src comp="331" pin="3"/><net_sink comp="339" pin=0"/></net>

<net id="347"><net_src comp="327" pin="1"/><net_sink comp="343" pin=0"/></net>

<net id="348"><net_src comp="339" pin="1"/><net_sink comp="343" pin=1"/></net>

<net id="352"><net_src comp="84" pin="2"/><net_sink comp="349" pin=0"/></net>

<net id="357"><net_src comp="349" pin="1"/><net_sink comp="353" pin=0"/></net>

<net id="358"><net_src comp="343" pin="2"/><net_sink comp="353" pin=1"/></net>

<net id="362"><net_src comp="353" pin="2"/><net_sink comp="359" pin=0"/></net>

<net id="363"><net_src comp="359" pin="1"/><net_sink comp="216" pin=2"/></net>

<net id="368"><net_src comp="64" pin="0"/><net_sink comp="364" pin=0"/></net>

<net id="369"><net_src comp="84" pin="2"/><net_sink comp="364" pin=1"/></net>

<net id="373"><net_src comp="364" pin="2"/><net_sink comp="370" pin=0"/></net>

<net id="378"><net_src comp="370" pin="1"/><net_sink comp="374" pin=0"/></net>

<net id="379"><net_src comp="343" pin="2"/><net_sink comp="374" pin=1"/></net>

<net id="383"><net_src comp="374" pin="2"/><net_sink comp="380" pin=0"/></net>

<net id="384"><net_src comp="380" pin="1"/><net_sink comp="229" pin=2"/></net>

<net id="389"><net_src comp="66" pin="0"/><net_sink comp="385" pin=0"/></net>

<net id="394"><net_src comp="385" pin="2"/><net_sink comp="390" pin=1"/></net>

<net id="398"><net_src comp="390" pin="2"/><net_sink comp="395" pin=0"/></net>

<net id="399"><net_src comp="395" pin="1"/><net_sink comp="241" pin=2"/></net>

<net id="403"><net_src comp="223" pin="3"/><net_sink comp="400" pin=0"/></net>

<net id="409"><net_src comp="102" pin="2"/><net_sink comp="404" pin=0"/></net>

<net id="410"><net_src comp="108" pin="2"/><net_sink comp="404" pin=1"/></net>

<net id="411"><net_src comp="114" pin="2"/><net_sink comp="404" pin=2"/></net>

<net id="416"><net_src comp="400" pin="1"/><net_sink comp="412" pin=0"/></net>

<net id="417"><net_src comp="404" pin="3"/><net_sink comp="412" pin=1"/></net>

<net id="423"><net_src comp="68" pin="0"/><net_sink comp="418" pin=0"/></net>

<net id="424"><net_src comp="223" pin="3"/><net_sink comp="418" pin=1"/></net>

<net id="425"><net_src comp="70" pin="0"/><net_sink comp="418" pin=2"/></net>

<net id="430"><net_src comp="412" pin="2"/><net_sink comp="426" pin=0"/></net>

<net id="431"><net_src comp="418" pin="3"/><net_sink comp="426" pin=1"/></net>

<net id="438"><net_src comp="72" pin="0"/><net_sink comp="432" pin=0"/></net>

<net id="439"><net_src comp="223" pin="3"/><net_sink comp="432" pin=1"/></net>

<net id="440"><net_src comp="70" pin="0"/><net_sink comp="432" pin=2"/></net>

<net id="441"><net_src comp="426" pin="2"/><net_sink comp="432" pin=3"/></net>

<net id="445"><net_src comp="432" pin="4"/><net_sink comp="442" pin=0"/></net>

<net id="449"><net_src comp="223" pin="7"/><net_sink comp="446" pin=0"/></net>

<net id="455"><net_src comp="102" pin="2"/><net_sink comp="450" pin=0"/></net>

<net id="456"><net_src comp="120" pin="2"/><net_sink comp="450" pin=1"/></net>

<net id="457"><net_src comp="126" pin="2"/><net_sink comp="450" pin=2"/></net>

<net id="462"><net_src comp="446" pin="1"/><net_sink comp="458" pin=0"/></net>

<net id="463"><net_src comp="450" pin="3"/><net_sink comp="458" pin=1"/></net>

<net id="469"><net_src comp="68" pin="0"/><net_sink comp="464" pin=0"/></net>

<net id="470"><net_src comp="223" pin="7"/><net_sink comp="464" pin=1"/></net>

<net id="471"><net_src comp="70" pin="0"/><net_sink comp="464" pin=2"/></net>

<net id="476"><net_src comp="458" pin="2"/><net_sink comp="472" pin=0"/></net>

<net id="477"><net_src comp="464" pin="3"/><net_sink comp="472" pin=1"/></net>

<net id="484"><net_src comp="72" pin="0"/><net_sink comp="478" pin=0"/></net>

<net id="485"><net_src comp="223" pin="7"/><net_sink comp="478" pin=1"/></net>

<net id="486"><net_src comp="70" pin="0"/><net_sink comp="478" pin=2"/></net>

<net id="487"><net_src comp="472" pin="2"/><net_sink comp="478" pin=3"/></net>

<net id="491"><net_src comp="478" pin="4"/><net_sink comp="488" pin=0"/></net>

<net id="496"><net_src comp="74" pin="0"/><net_sink comp="492" pin=0"/></net>

<net id="500"><net_src comp="492" pin="2"/><net_sink comp="497" pin=0"/></net>

<net id="505"><net_src comp="497" pin="1"/><net_sink comp="501" pin=0"/></net>

<net id="509"><net_src comp="501" pin="2"/><net_sink comp="506" pin=0"/></net>

<net id="510"><net_src comp="506" pin="1"/><net_sink comp="248" pin=2"/></net>

<net id="515"><net_src comp="442" pin="1"/><net_sink comp="511" pin=0"/></net>

<net id="516"><net_src comp="488" pin="1"/><net_sink comp="511" pin=1"/></net>

<net id="521"><net_src comp="76" pin="0"/><net_sink comp="517" pin=0"/></net>

<net id="526"><net_src comp="517" pin="2"/><net_sink comp="522" pin=1"/></net>

<net id="534"><net_src comp="527" pin="2"/><net_sink comp="531" pin=0"/></net>

<net id="535"><net_src comp="531" pin="1"/><net_sink comp="257" pin=2"/></net>

<net id="540"><net_src comp="517" pin="2"/><net_sink comp="536" pin=1"/></net>

<net id="548"><net_src comp="541" pin="2"/><net_sink comp="545" pin=0"/></net>

<net id="549"><net_src comp="545" pin="1"/><net_sink comp="264" pin=2"/></net>

<net id="554"><net_src comp="517" pin="2"/><net_sink comp="550" pin=1"/></net>

<net id="558"><net_src comp="223" pin="3"/><net_sink comp="555" pin=0"/></net>

<net id="564"><net_src comp="132" pin="2"/><net_sink comp="559" pin=1"/></net>

<net id="565"><net_src comp="138" pin="2"/><net_sink comp="559" pin=2"/></net>

<net id="570"><net_src comp="555" pin="1"/><net_sink comp="566" pin=0"/></net>

<net id="571"><net_src comp="559" pin="3"/><net_sink comp="566" pin=1"/></net>

<net id="577"><net_src comp="68" pin="0"/><net_sink comp="572" pin=0"/></net>

<net id="578"><net_src comp="223" pin="3"/><net_sink comp="572" pin=1"/></net>

<net id="579"><net_src comp="70" pin="0"/><net_sink comp="572" pin=2"/></net>

<net id="584"><net_src comp="566" pin="2"/><net_sink comp="580" pin=0"/></net>

<net id="585"><net_src comp="572" pin="3"/><net_sink comp="580" pin=1"/></net>

<net id="592"><net_src comp="72" pin="0"/><net_sink comp="586" pin=0"/></net>

<net id="593"><net_src comp="223" pin="3"/><net_sink comp="586" pin=1"/></net>

<net id="594"><net_src comp="70" pin="0"/><net_sink comp="586" pin=2"/></net>

<net id="595"><net_src comp="580" pin="2"/><net_sink comp="586" pin=3"/></net>

<net id="599"><net_src comp="586" pin="4"/><net_sink comp="596" pin=0"/></net>

<net id="603"><net_src comp="223" pin="7"/><net_sink comp="600" pin=0"/></net>

<net id="609"><net_src comp="144" pin="2"/><net_sink comp="604" pin=1"/></net>

<net id="610"><net_src comp="150" pin="2"/><net_sink comp="604" pin=2"/></net>

<net id="615"><net_src comp="600" pin="1"/><net_sink comp="611" pin=0"/></net>

<net id="616"><net_src comp="604" pin="3"/><net_sink comp="611" pin=1"/></net>

<net id="622"><net_src comp="68" pin="0"/><net_sink comp="617" pin=0"/></net>

<net id="623"><net_src comp="223" pin="7"/><net_sink comp="617" pin=1"/></net>

<net id="624"><net_src comp="70" pin="0"/><net_sink comp="617" pin=2"/></net>

<net id="629"><net_src comp="611" pin="2"/><net_sink comp="625" pin=0"/></net>

<net id="630"><net_src comp="617" pin="3"/><net_sink comp="625" pin=1"/></net>

<net id="637"><net_src comp="72" pin="0"/><net_sink comp="631" pin=0"/></net>

<net id="638"><net_src comp="223" pin="7"/><net_sink comp="631" pin=1"/></net>

<net id="639"><net_src comp="70" pin="0"/><net_sink comp="631" pin=2"/></net>

<net id="640"><net_src comp="625" pin="2"/><net_sink comp="631" pin=3"/></net>

<net id="644"><net_src comp="631" pin="4"/><net_sink comp="641" pin=0"/></net>

<net id="652"><net_src comp="596" pin="1"/><net_sink comp="648" pin=0"/></net>

<net id="653"><net_src comp="641" pin="1"/><net_sink comp="648" pin=1"/></net>

<net id="657"><net_src comp="648" pin="2"/><net_sink comp="654" pin=0"/></net>

<net id="662"><net_src comp="654" pin="1"/><net_sink comp="658" pin=0"/></net>

<net id="663"><net_src comp="645" pin="1"/><net_sink comp="658" pin=1"/></net>

<net id="667"><net_src comp="664" pin="1"/><net_sink comp="273" pin=2"/></net>

<net id="671"><net_src comp="668" pin="1"/><net_sink comp="280" pin=2"/></net>

<net id="675"><net_src comp="223" pin="3"/><net_sink comp="672" pin=0"/></net>

<net id="681"><net_src comp="156" pin="2"/><net_sink comp="676" pin=1"/></net>

<net id="682"><net_src comp="162" pin="2"/><net_sink comp="676" pin=2"/></net>

<net id="687"><net_src comp="672" pin="1"/><net_sink comp="683" pin=0"/></net>

<net id="688"><net_src comp="676" pin="3"/><net_sink comp="683" pin=1"/></net>

<net id="694"><net_src comp="68" pin="0"/><net_sink comp="689" pin=0"/></net>

<net id="695"><net_src comp="223" pin="3"/><net_sink comp="689" pin=1"/></net>

<net id="696"><net_src comp="70" pin="0"/><net_sink comp="689" pin=2"/></net>

<net id="701"><net_src comp="683" pin="2"/><net_sink comp="697" pin=0"/></net>

<net id="702"><net_src comp="689" pin="3"/><net_sink comp="697" pin=1"/></net>

<net id="709"><net_src comp="72" pin="0"/><net_sink comp="703" pin=0"/></net>

<net id="710"><net_src comp="223" pin="3"/><net_sink comp="703" pin=1"/></net>

<net id="711"><net_src comp="70" pin="0"/><net_sink comp="703" pin=2"/></net>

<net id="712"><net_src comp="697" pin="2"/><net_sink comp="703" pin=3"/></net>

<net id="716"><net_src comp="703" pin="4"/><net_sink comp="713" pin=0"/></net>

<net id="720"><net_src comp="223" pin="7"/><net_sink comp="717" pin=0"/></net>

<net id="726"><net_src comp="168" pin="2"/><net_sink comp="721" pin=1"/></net>

<net id="727"><net_src comp="174" pin="2"/><net_sink comp="721" pin=2"/></net>

<net id="732"><net_src comp="717" pin="1"/><net_sink comp="728" pin=0"/></net>

<net id="733"><net_src comp="721" pin="3"/><net_sink comp="728" pin=1"/></net>

<net id="739"><net_src comp="68" pin="0"/><net_sink comp="734" pin=0"/></net>

<net id="740"><net_src comp="223" pin="7"/><net_sink comp="734" pin=1"/></net>

<net id="741"><net_src comp="70" pin="0"/><net_sink comp="734" pin=2"/></net>

<net id="746"><net_src comp="728" pin="2"/><net_sink comp="742" pin=0"/></net>

<net id="747"><net_src comp="734" pin="3"/><net_sink comp="742" pin=1"/></net>

<net id="754"><net_src comp="72" pin="0"/><net_sink comp="748" pin=0"/></net>

<net id="755"><net_src comp="223" pin="7"/><net_sink comp="748" pin=1"/></net>

<net id="756"><net_src comp="70" pin="0"/><net_sink comp="748" pin=2"/></net>

<net id="757"><net_src comp="742" pin="2"/><net_sink comp="748" pin=3"/></net>

<net id="761"><net_src comp="748" pin="4"/><net_sink comp="758" pin=0"/></net>

<net id="766"><net_src comp="713" pin="1"/><net_sink comp="762" pin=0"/></net>

<net id="767"><net_src comp="758" pin="1"/><net_sink comp="762" pin=1"/></net>

<net id="771"><net_src comp="768" pin="1"/><net_sink comp="289" pin=2"/></net>

<net id="775"><net_src comp="223" pin="3"/><net_sink comp="772" pin=0"/></net>

<net id="781"><net_src comp="180" pin="2"/><net_sink comp="776" pin=1"/></net>

<net id="782"><net_src comp="186" pin="2"/><net_sink comp="776" pin=2"/></net>

<net id="787"><net_src comp="772" pin="1"/><net_sink comp="783" pin=0"/></net>

<net id="788"><net_src comp="776" pin="3"/><net_sink comp="783" pin=1"/></net>

<net id="794"><net_src comp="68" pin="0"/><net_sink comp="789" pin=0"/></net>

<net id="795"><net_src comp="223" pin="3"/><net_sink comp="789" pin=1"/></net>

<net id="796"><net_src comp="70" pin="0"/><net_sink comp="789" pin=2"/></net>

<net id="801"><net_src comp="783" pin="2"/><net_sink comp="797" pin=0"/></net>

<net id="802"><net_src comp="789" pin="3"/><net_sink comp="797" pin=1"/></net>

<net id="809"><net_src comp="72" pin="0"/><net_sink comp="803" pin=0"/></net>

<net id="810"><net_src comp="223" pin="3"/><net_sink comp="803" pin=1"/></net>

<net id="811"><net_src comp="70" pin="0"/><net_sink comp="803" pin=2"/></net>

<net id="812"><net_src comp="797" pin="2"/><net_sink comp="803" pin=3"/></net>

<net id="816"><net_src comp="223" pin="7"/><net_sink comp="813" pin=0"/></net>

<net id="822"><net_src comp="192" pin="2"/><net_sink comp="817" pin=1"/></net>

<net id="823"><net_src comp="198" pin="2"/><net_sink comp="817" pin=2"/></net>

<net id="828"><net_src comp="813" pin="1"/><net_sink comp="824" pin=0"/></net>

<net id="829"><net_src comp="817" pin="3"/><net_sink comp="824" pin=1"/></net>

<net id="835"><net_src comp="68" pin="0"/><net_sink comp="830" pin=0"/></net>

<net id="836"><net_src comp="223" pin="7"/><net_sink comp="830" pin=1"/></net>

<net id="837"><net_src comp="70" pin="0"/><net_sink comp="830" pin=2"/></net>

<net id="842"><net_src comp="824" pin="2"/><net_sink comp="838" pin=0"/></net>

<net id="843"><net_src comp="830" pin="3"/><net_sink comp="838" pin=1"/></net>

<net id="850"><net_src comp="72" pin="0"/><net_sink comp="844" pin=0"/></net>

<net id="851"><net_src comp="223" pin="7"/><net_sink comp="844" pin=1"/></net>

<net id="852"><net_src comp="70" pin="0"/><net_sink comp="844" pin=2"/></net>

<net id="853"><net_src comp="838" pin="2"/><net_sink comp="844" pin=3"/></net>

<net id="863"><net_src comp="223" pin="3"/><net_sink comp="860" pin=0"/></net>

<net id="873"><net_src comp="860" pin="1"/><net_sink comp="869" pin=0"/></net>

<net id="874"><net_src comp="864" pin="3"/><net_sink comp="869" pin=1"/></net>

<net id="880"><net_src comp="68" pin="0"/><net_sink comp="875" pin=0"/></net>

<net id="881"><net_src comp="223" pin="3"/><net_sink comp="875" pin=1"/></net>

<net id="882"><net_src comp="70" pin="0"/><net_sink comp="875" pin=2"/></net>

<net id="887"><net_src comp="869" pin="2"/><net_sink comp="883" pin=0"/></net>

<net id="888"><net_src comp="875" pin="3"/><net_sink comp="883" pin=1"/></net>

<net id="895"><net_src comp="72" pin="0"/><net_sink comp="889" pin=0"/></net>

<net id="896"><net_src comp="223" pin="3"/><net_sink comp="889" pin=1"/></net>

<net id="897"><net_src comp="70" pin="0"/><net_sink comp="889" pin=2"/></net>

<net id="898"><net_src comp="883" pin="2"/><net_sink comp="889" pin=3"/></net>

<net id="902"><net_src comp="889" pin="4"/><net_sink comp="899" pin=0"/></net>

<net id="913"><net_src comp="857" pin="1"/><net_sink comp="909" pin=0"/></net>

<net id="914"><net_src comp="899" pin="1"/><net_sink comp="909" pin=1"/></net>

<net id="918"><net_src comp="909" pin="2"/><net_sink comp="915" pin=0"/></net>

<net id="923"><net_src comp="915" pin="1"/><net_sink comp="919" pin=0"/></net>

<net id="924"><net_src comp="854" pin="1"/><net_sink comp="919" pin=1"/></net>

<net id="928"><net_src comp="919" pin="2"/><net_sink comp="925" pin=0"/></net>

<net id="933"><net_src comp="925" pin="1"/><net_sink comp="929" pin=0"/></net>

<net id="934"><net_src comp="906" pin="1"/><net_sink comp="929" pin=1"/></net>

<net id="939"><net_src comp="929" pin="2"/><net_sink comp="935" pin=0"/></net>

<net id="940"><net_src comp="903" pin="1"/><net_sink comp="935" pin=1"/></net>

<net id="944"><net_src comp="84" pin="2"/><net_sink comp="941" pin=0"/></net>

<net id="945"><net_src comp="941" pin="1"/><net_sink comp="492" pin=1"/></net>

<net id="949"><net_src comp="343" pin="2"/><net_sink comp="946" pin=0"/></net>

<net id="950"><net_src comp="946" pin="1"/><net_sink comp="385" pin=1"/></net>

<net id="951"><net_src comp="946" pin="1"/><net_sink comp="501" pin=1"/></net>

<net id="952"><net_src comp="946" pin="1"/><net_sink comp="517" pin=1"/></net>

<net id="956"><net_src comp="349" pin="1"/><net_sink comp="953" pin=0"/></net>

<net id="957"><net_src comp="953" pin="1"/><net_sink comp="390" pin=0"/></net>

<net id="958"><net_src comp="953" pin="1"/><net_sink comp="522" pin=0"/></net>

<net id="962"><net_src comp="216" pin="3"/><net_sink comp="959" pin=0"/></net>

<net id="963"><net_src comp="959" pin="1"/><net_sink comp="223" pin=0"/></net>

<net id="967"><net_src comp="370" pin="1"/><net_sink comp="964" pin=0"/></net>

<net id="968"><net_src comp="964" pin="1"/><net_sink comp="527" pin=0"/></net>

<net id="969"><net_src comp="964" pin="1"/><net_sink comp="536" pin=0"/></net>

<net id="973"><net_src comp="229" pin="3"/><net_sink comp="970" pin=0"/></net>

<net id="974"><net_src comp="970" pin="1"/><net_sink comp="223" pin=2"/></net>

<net id="978"><net_src comp="102" pin="2"/><net_sink comp="975" pin=0"/></net>

<net id="979"><net_src comp="975" pin="1"/><net_sink comp="559" pin=0"/></net>

<net id="980"><net_src comp="975" pin="1"/><net_sink comp="604" pin=0"/></net>

<net id="981"><net_src comp="975" pin="1"/><net_sink comp="676" pin=0"/></net>

<net id="982"><net_src comp="975" pin="1"/><net_sink comp="721" pin=0"/></net>

<net id="983"><net_src comp="975" pin="1"/><net_sink comp="776" pin=0"/></net>

<net id="984"><net_src comp="975" pin="1"/><net_sink comp="817" pin=0"/></net>

<net id="985"><net_src comp="975" pin="1"/><net_sink comp="864" pin=0"/></net>

<net id="989"><net_src comp="385" pin="2"/><net_sink comp="986" pin=0"/></net>

<net id="990"><net_src comp="986" pin="1"/><net_sink comp="527" pin=1"/></net>

<net id="991"><net_src comp="986" pin="1"/><net_sink comp="541" pin=1"/></net>

<net id="995"><net_src comp="241" pin="3"/><net_sink comp="992" pin=0"/></net>

<net id="996"><net_src comp="992" pin="1"/><net_sink comp="223" pin=2"/></net>

<net id="1000"><net_src comp="497" pin="1"/><net_sink comp="997" pin=0"/></net>

<net id="1001"><net_src comp="997" pin="1"/><net_sink comp="541" pin=0"/></net>

<net id="1002"><net_src comp="997" pin="1"/><net_sink comp="550" pin=0"/></net>

<net id="1006"><net_src comp="248" pin="3"/><net_sink comp="1003" pin=0"/></net>

<net id="1007"><net_src comp="1003" pin="1"/><net_sink comp="223" pin=0"/></net>

<net id="1011"><net_src comp="511" pin="2"/><net_sink comp="1008" pin=0"/></net>

<net id="1012"><net_src comp="1008" pin="1"/><net_sink comp="645" pin=0"/></net>

<net id="1016"><net_src comp="522" pin="2"/><net_sink comp="1013" pin=0"/></net>

<net id="1017"><net_src comp="1013" pin="1"/><net_sink comp="664" pin=0"/></net>

<net id="1021"><net_src comp="257" pin="3"/><net_sink comp="1018" pin=0"/></net>

<net id="1022"><net_src comp="1018" pin="1"/><net_sink comp="223" pin=0"/></net>

<net id="1026"><net_src comp="536" pin="2"/><net_sink comp="1023" pin=0"/></net>

<net id="1027"><net_src comp="1023" pin="1"/><net_sink comp="668" pin=0"/></net>

<net id="1031"><net_src comp="264" pin="3"/><net_sink comp="1028" pin=0"/></net>

<net id="1032"><net_src comp="1028" pin="1"/><net_sink comp="223" pin=2"/></net>

<net id="1036"><net_src comp="550" pin="2"/><net_sink comp="1033" pin=0"/></net>

<net id="1037"><net_src comp="1033" pin="1"/><net_sink comp="768" pin=0"/></net>

<net id="1041"><net_src comp="658" pin="2"/><net_sink comp="1038" pin=0"/></net>

<net id="1042"><net_src comp="1038" pin="1"/><net_sink comp="903" pin=0"/></net>

<net id="1046"><net_src comp="273" pin="3"/><net_sink comp="1043" pin=0"/></net>

<net id="1047"><net_src comp="1043" pin="1"/><net_sink comp="223" pin=0"/></net>

<net id="1051"><net_src comp="280" pin="3"/><net_sink comp="1048" pin=0"/></net>

<net id="1052"><net_src comp="1048" pin="1"/><net_sink comp="223" pin=2"/></net>

<net id="1056"><net_src comp="762" pin="2"/><net_sink comp="1053" pin=0"/></net>

<net id="1057"><net_src comp="1053" pin="1"/><net_sink comp="906" pin=0"/></net>

<net id="1061"><net_src comp="204" pin="2"/><net_sink comp="1058" pin=0"/></net>

<net id="1062"><net_src comp="1058" pin="1"/><net_sink comp="864" pin=1"/></net>

<net id="1066"><net_src comp="210" pin="2"/><net_sink comp="1063" pin=0"/></net>

<net id="1067"><net_src comp="1063" pin="1"/><net_sink comp="864" pin=2"/></net>

<net id="1071"><net_src comp="289" pin="3"/><net_sink comp="1068" pin=0"/></net>

<net id="1072"><net_src comp="1068" pin="1"/><net_sink comp="223" pin=0"/></net>

<net id="1076"><net_src comp="803" pin="4"/><net_sink comp="1073" pin=0"/></net>

<net id="1077"><net_src comp="1073" pin="1"/><net_sink comp="854" pin=0"/></net>

<net id="1081"><net_src comp="844" pin="4"/><net_sink comp="1078" pin=0"/></net>

<net id="1082"><net_src comp="1078" pin="1"/><net_sink comp="857" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: line_buffer_m_V | {}
	Port: line_buffer_m_V_offset | {}
	Port: conv_params_m_0_0_s | {}
	Port: conv_params_m_0_0_10 | {}
	Port: conv_params_m_0_1_s | {}
	Port: conv_params_m_0_1_10 | {}
	Port: conv_params_m_0_2_s | {}
	Port: conv_params_m_0_2_10 | {}
	Port: conv_params_m_1_0_s | {}
	Port: conv_params_m_1_0_10 | {}
	Port: conv_params_m_1_1_s | {}
	Port: conv_params_m_1_1_10 | {}
	Port: conv_params_m_1_2_s | {}
	Port: conv_params_m_1_2_10 | {}
	Port: conv_params_m_2_0_s | {}
	Port: conv_params_m_2_0_10 | {}
	Port: conv_params_m_2_1_s | {}
	Port: conv_params_m_2_1_10 | {}
	Port: conv_params_m_2_2_s | {}
	Port: conv_params_m_2_2_10 | {}
	Port: conv_params_m_V_offset | {}
 - Input state : 
	Port: conv3x3b : line_buffer_m_V | {1 2 3 4 5 6 }
	Port: conv3x3b : line_buffer_m_V_offset | {1 }
	Port: conv3x3b : conv_params_m_0_0_s | {5 }
	Port: conv3x3b : conv_params_m_0_0_10 | {5 }
	Port: conv3x3b : conv_params_m_0_1_s | {5 }
	Port: conv3x3b : conv_params_m_0_1_10 | {5 }
	Port: conv3x3b : conv_params_m_0_2_s | {5 }
	Port: conv3x3b : conv_params_m_0_2_10 | {5 }
	Port: conv3x3b : conv_params_m_1_0_s | {4 }
	Port: conv3x3b : conv_params_m_1_0_10 | {4 }
	Port: conv3x3b : conv_params_m_1_1_s | {4 }
	Port: conv3x3b : conv_params_m_1_1_10 | {4 }
	Port: conv3x3b : conv_params_m_1_2_s | {3 }
	Port: conv3x3b : conv_params_m_1_2_10 | {3 }
	Port: conv3x3b : conv_params_m_2_0_s | {3 }
	Port: conv3x3b : conv_params_m_2_0_10 | {3 }
	Port: conv3x3b : conv_params_m_2_1_s | {2 }
	Port: conv3x3b : conv_params_m_2_1_10 | {2 }
	Port: conv3x3b : conv_params_m_2_2_s | {2 }
	Port: conv3x3b : conv_params_m_2_2_10 | {2 }
	Port: conv3x3b : conv_params_m_V_offset | {2 }
	Port: conv3x3b : bank_V | {1 }
	Port: conv3x3b : cc_V | {1 }
  - Chain level:
	State 1
		zext_ln79_cast : 1
		add_ln79 : 2
		tmp_94 : 3
		zext_ln79_1 : 4
		tmp_95 : 3
		zext_ln79_2 : 4
		sub_ln79 : 5
		add_ln79_3 : 6
		zext_ln79_4 : 7
		line_buffer_m_V_addr : 8
		line_buffer_m_V_load : 9
		zext_ln79_7 : 1
		add_ln79_6 : 6
		zext_ln79_8 : 7
		line_buffer_m_V_addr_3 : 8
		line_buffer_m_V_load_1 : 9
	State 2
		add_ln79_4 : 1
		zext_ln79_5 : 2
		line_buffer_m_V_addr_1 : 3
		trunc_ln215 : 1
		and_ln1355 : 2
		tmp_96 : 1
		xor_ln841 : 2
		tmp_97 : 2
		sext_ln1353 : 3
		trunc_ln215_1 : 1
		and_ln1355_1 : 2
		tmp_98 : 1
		xor_ln841_1 : 2
		tmp_99 : 2
		sext_ln1353_1 : 3
		zext_ln79_11 : 1
		add_ln79_9 : 2
		zext_ln79_12 : 3
		line_buffer_m_V_addr_6 : 4
		line_buffer_m_V_load_2 : 5
		line_buffer_m_V_load_3 : 4
		add_ln700 : 4
	State 3
		add_ln79_5 : 1
		zext_ln79_9 : 1
		line_buffer_m_V_addr_4 : 2
		add_ln79_8 : 1
		zext_ln79_13 : 1
		line_buffer_m_V_addr_7 : 2
		add_ln79_11 : 1
		trunc_ln215_2 : 1
		and_ln1355_2 : 2
		tmp_100 : 1
		xor_ln841_2 : 2
		tmp_101 : 2
		sext_ln79 : 3
		trunc_ln215_3 : 1
		and_ln1355_3 : 2
		tmp_102 : 1
		xor_ln841_3 : 2
		tmp_103 : 2
		sext_ln79_1 : 3
		line_buffer_m_V_load_4 : 3
		line_buffer_m_V_load_5 : 3
		add_ln700_3 : 4
		sext_ln700_2 : 5
		add_ln700_4 : 6
	State 4
		line_buffer_m_V_addr_2 : 1
		line_buffer_m_V_addr_5 : 1
		trunc_ln215_4 : 1
		and_ln1355_4 : 2
		tmp_104 : 1
		xor_ln841_4 : 2
		tmp_105 : 2
		sext_ln79_2 : 3
		trunc_ln215_5 : 1
		and_ln1355_5 : 2
		tmp_106 : 1
		xor_ln841_5 : 2
		tmp_107 : 2
		sext_ln79_3 : 3
		line_buffer_m_V_load_6 : 2
		line_buffer_m_V_load_7 : 2
		add_ln700_5 : 4
	State 5
		line_buffer_m_V_addr_8 : 1
		trunc_ln215_6 : 1
		and_ln1355_6 : 2
		tmp_108 : 1
		xor_ln841_6 : 2
		tmp_109 : 2
		trunc_ln215_7 : 1
		and_ln1355_7 : 2
		tmp_110 : 1
		xor_ln841_7 : 2
		tmp_111 : 2
		line_buffer_m_V_load_8 : 2
	State 6
		trunc_ln215_8 : 1
		and_ln1355_8 : 2
		tmp_112 : 1
		xor_ln841_8 : 2
		tmp_113 : 2
		sext_ln700 : 3
		add_ln700_6 : 4
		sext_ln700_5 : 5
		add_ln700_7 : 6
		sext_ln700_6 : 7
		add_ln700_8 : 8
		add_ln700_9 : 9
		ret_ln85 : 10


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------|---------|---------|
| Operation|          Functional Unit         |    FF   |   LUT   |
|----------|----------------------------------|---------|---------|
|          |          add_ln79_fu_313         |    0    |    13   |
|          |         add_ln79_3_fu_353        |    0    |    18   |
|          |         add_ln1353_fu_364        |    0    |    13   |
|          |         add_ln79_6_fu_374        |    0    |    18   |
|          |         add_ln79_1_fu_385        |    0    |    18   |
|          |         add_ln79_4_fu_390        |    0    |    18   |
|          |       add_ln1353_14_fu_492       |    0    |    13   |
|          |         add_ln79_9_fu_501        |    0    |    18   |
|          |         add_ln700_fu_511         |    0    |    10   |
|          |         add_ln79_2_fu_517        |    0    |    18   |
|    add   |         add_ln79_5_fu_522        |    0    |    18   |
|          |         add_ln79_7_fu_527        |    0    |    18   |
|          |         add_ln79_8_fu_536        |    0    |    18   |
|          |        add_ln79_10_fu_541        |    0    |    18   |
|          |        add_ln79_11_fu_550        |    0    |    18   |
|          |        add_ln700_3_fu_648        |    0    |    10   |
|          |        add_ln700_4_fu_658        |    0    |    12   |
|          |        add_ln700_5_fu_762        |    0    |    10   |
|          |        add_ln700_6_fu_909        |    0    |    10   |
|          |        add_ln700_7_fu_919        |    0    |    12   |
|          |        add_ln700_8_fu_929        |    0    |    14   |
|          |        add_ln700_9_fu_935        |    0    |    14   |
|----------|----------------------------------|---------|---------|
|          |         and_ln1355_fu_412        |    0    |    6    |
|          |        and_ln1355_1_fu_458       |    0    |    6    |
|          |        and_ln1355_2_fu_566       |    0    |    6    |
|          |        and_ln1355_3_fu_611       |    0    |    6    |
|    and   |        and_ln1355_4_fu_683       |    0    |    6    |
|          |        and_ln1355_5_fu_728       |    0    |    6    |
|          |        and_ln1355_6_fu_783       |    0    |    6    |
|          |        and_ln1355_7_fu_824       |    0    |    6    |
|          |        and_ln1355_8_fu_869       |    0    |    6    |
|----------|----------------------------------|---------|---------|
|          |         xor_ln841_fu_426         |    0    |    6    |
|          |        xor_ln841_1_fu_472        |    0    |    6    |
|          |        xor_ln841_2_fu_580        |    0    |    6    |
|          |        xor_ln841_3_fu_625        |    0    |    6    |
|    xor   |        xor_ln841_4_fu_697        |    0    |    6    |
|          |        xor_ln841_5_fu_742        |    0    |    6    |
|          |        xor_ln841_6_fu_797        |    0    |    6    |
|          |        xor_ln841_7_fu_838        |    0    |    6    |
|          |        xor_ln841_8_fu_883        |    0    |    6    |
|----------|----------------------------------|---------|---------|
|          |        select_ln215_fu_404       |    0    |    2    |
|          |       select_ln215_1_fu_450      |    0    |    2    |
|          |       select_ln215_2_fu_559      |    0    |    2    |
|          |       select_ln215_3_fu_604      |    0    |    2    |
|  select  |       select_ln215_4_fu_676      |    0    |    2    |
|          |       select_ln215_5_fu_721      |    0    |    2    |
|          |       select_ln215_6_fu_776      |    0    |    2    |
|          |       select_ln215_7_fu_817      |    0    |    2    |
|          |       select_ln215_8_fu_864      |    0    |    2    |
|----------|----------------------------------|---------|---------|
|    sub   |          sub_ln79_fu_343         |    0    |    17   |
|----------|----------------------------------|---------|---------|
|          |       cc_V_read_read_fu_84       |    0    |    0    |
|          |      bank_V_read_read_fu_90      |    0    |    0    |
|          |  line_buffer_m_V_offs_read_fu_96 |    0    |    0    |
|          | conv_params_m_V_offs_read_fu_102 |    0    |    0    |
|          | conv_params_m_2_2_11_read_fu_108 |    0    |    0    |
|          | conv_params_m_2_2_12_read_fu_114 |    0    |    0    |
|          | conv_params_m_2_1_11_read_fu_120 |    0    |    0    |
|          | conv_params_m_2_1_12_read_fu_126 |    0    |    0    |
|          | conv_params_m_2_0_11_read_fu_132 |    0    |    0    |
|          | conv_params_m_2_0_12_read_fu_138 |    0    |    0    |
|   read   | conv_params_m_1_2_11_read_fu_144 |    0    |    0    |
|          | conv_params_m_1_2_12_read_fu_150 |    0    |    0    |
|          | conv_params_m_1_1_11_read_fu_156 |    0    |    0    |
|          | conv_params_m_1_1_12_read_fu_162 |    0    |    0    |
|          | conv_params_m_1_0_11_read_fu_168 |    0    |    0    |
|          | conv_params_m_1_0_12_read_fu_174 |    0    |    0    |
|          | conv_params_m_0_2_11_read_fu_180 |    0    |    0    |
|          | conv_params_m_0_2_12_read_fu_186 |    0    |    0    |
|          | conv_params_m_0_1_11_read_fu_192 |    0    |    0    |
|          | conv_params_m_0_1_12_read_fu_198 |    0    |    0    |
|          | conv_params_m_0_0_11_read_fu_204 |    0    |    0    |
|          | conv_params_m_0_0_12_read_fu_210 |    0    |    0    |
|----------|----------------------------------|---------|---------|
|          |            tmp_fu_297            |    0    |    0    |
|bitconcatenate|           tmp_94_fu_319          |    0    |    0    |
|          |           tmp_95_fu_331          |    0    |    0    |
|----------|----------------------------------|---------|---------|
|          |       zext_ln79_cast_fu_305      |    0    |    0    |
|          |         zext_ln79_fu_309         |    0    |    0    |
|          |        zext_ln79_1_fu_327        |    0    |    0    |
|          |        zext_ln79_2_fu_339        |    0    |    0    |
|          |        zext_ln79_3_fu_349        |    0    |    0    |
|          |        zext_ln79_4_fu_359        |    0    |    0    |
|          |        zext_ln79_7_fu_370        |    0    |    0    |
|   zext   |        zext_ln79_8_fu_380        |    0    |    0    |
|          |        zext_ln79_5_fu_395        |    0    |    0    |
|          |        zext_ln79_11_fu_497       |    0    |    0    |
|          |        zext_ln79_12_fu_506       |    0    |    0    |
|          |        zext_ln79_9_fu_531        |    0    |    0    |
|          |        zext_ln79_13_fu_545       |    0    |    0    |
|          |        zext_ln79_6_fu_664        |    0    |    0    |
|          |        zext_ln79_10_fu_668       |    0    |    0    |
|          |        zext_ln79_14_fu_768       |    0    |    0    |
|----------|----------------------------------|---------|---------|
|          |        trunc_ln215_fu_400        |    0    |    0    |
|          |       trunc_ln215_1_fu_446       |    0    |    0    |
|          |       trunc_ln215_2_fu_555       |    0    |    0    |
|          |       trunc_ln215_3_fu_600       |    0    |    0    |
|   trunc  |       trunc_ln215_4_fu_672       |    0    |    0    |
|          |       trunc_ln215_5_fu_717       |    0    |    0    |
|          |       trunc_ln215_6_fu_772       |    0    |    0    |
|          |       trunc_ln215_7_fu_813       |    0    |    0    |
|          |       trunc_ln215_8_fu_860       |    0    |    0    |
|----------|----------------------------------|---------|---------|
|          |           tmp_96_fu_418          |    0    |    0    |
|          |           tmp_98_fu_464          |    0    |    0    |
|          |          tmp_100_fu_572          |    0    |    0    |
|          |          tmp_102_fu_617          |    0    |    0    |
| bitselect|          tmp_104_fu_689          |    0    |    0    |
|          |          tmp_106_fu_734          |    0    |    0    |
|          |          tmp_108_fu_789          |    0    |    0    |
|          |          tmp_110_fu_830          |    0    |    0    |
|          |          tmp_112_fu_875          |    0    |    0    |
|----------|----------------------------------|---------|---------|
|          |           tmp_97_fu_432          |    0    |    0    |
|          |           tmp_99_fu_478          |    0    |    0    |
|          |          tmp_101_fu_586          |    0    |    0    |
|          |          tmp_103_fu_631          |    0    |    0    |
|  bitset  |          tmp_105_fu_703          |    0    |    0    |
|          |          tmp_107_fu_748          |    0    |    0    |
|          |          tmp_109_fu_803          |    0    |    0    |
|          |          tmp_111_fu_844          |    0    |    0    |
|          |          tmp_113_fu_889          |    0    |    0    |
|----------|----------------------------------|---------|---------|
|          |        sext_ln1353_fu_442        |    0    |    0    |
|          |       sext_ln1353_1_fu_488       |    0    |    0    |
|          |         sext_ln79_fu_596         |    0    |    0    |
|          |        sext_ln79_1_fu_641        |    0    |    0    |
|          |        sext_ln700_1_fu_645       |    0    |    0    |
|          |        sext_ln700_2_fu_654       |    0    |    0    |
|          |        sext_ln79_2_fu_713        |    0    |    0    |
|   sext   |        sext_ln79_3_fu_758        |    0    |    0    |
|          |        sext_ln79_4_fu_854        |    0    |    0    |
|          |        sext_ln79_5_fu_857        |    0    |    0    |
|          |         sext_ln700_fu_899        |    0    |    0    |
|          |        sext_ln700_3_fu_903       |    0    |    0    |
|          |        sext_ln700_4_fu_906       |    0    |    0    |
|          |        sext_ln700_5_fu_915       |    0    |    0    |
|          |        sext_ln700_6_fu_925       |    0    |    0    |
|----------|----------------------------------|---------|---------|
|   Total  |                                  |    0    |   472   |
|----------|----------------------------------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------------+--------+
|                               |   FF   |
+-------------------------------+--------+
|      add_ln700_4_reg_1038     |    4   |
|      add_ln700_5_reg_1053     |    3   |
|       add_ln700_reg_1008      |    3   |
|      add_ln79_11_reg_1033     |   11   |
|       add_ln79_1_reg_986      |   11   |
|      add_ln79_5_reg_1013      |   11   |
|      add_ln79_8_reg_1023      |   11   |
|       cc_V_read_reg_941       |    4   |
| conv_params_m_0_0_11_reg_1058 |    1   |
| conv_params_m_0_0_12_reg_1063 |    1   |
|  conv_params_m_V_offs_reg_975 |    1   |
| line_buffer_m_V_addr_1_reg_992|   10   |
|line_buffer_m_V_addr_2_reg_1043|   10   |
| line_buffer_m_V_addr_3_reg_970|   10   |
|line_buffer_m_V_addr_4_reg_1018|   10   |
|line_buffer_m_V_addr_5_reg_1048|   10   |
|line_buffer_m_V_addr_6_reg_1003|   10   |
|line_buffer_m_V_addr_7_reg_1028|   10   |
|line_buffer_m_V_addr_8_reg_1068|   10   |
|  line_buffer_m_V_addr_reg_959 |   10   |
|        sub_ln79_reg_946       |   11   |
|        tmp_109_reg_1073       |    2   |
|        tmp_111_reg_1078       |    2   |
|      zext_ln79_11_reg_997     |   11   |
|      zext_ln79_3_reg_953      |   11   |
|      zext_ln79_7_reg_964      |   11   |
+-------------------------------+--------+
|             Total             |   199  |
+-------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_223 |  p0  |  10  |  10  |   100  ||    47   |
| grp_access_fu_223 |  p2  |   8  |   0  |    0   ||    41   |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   100  ||  2.826  ||    88   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   472  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    2   |    -   |   88   |
|  Register |    -   |   199  |    -   |
+-----------+--------+--------+--------+
|   Total   |    2   |   199  |   560  |
+-----------+--------+--------+--------+
