{

        "DESIGN_NAME": "top_DNNAcc",

        "VERILOG_FILES": "dir::src/*",

        "CLOCK_PORT": "clk2",

        "CLOCK_NET": "ref::$CLOCK_PORT",

        "FP_PIN_ORDER_CFG": "dir::pin_order.cfg",

        "FP_PDN_VOFFSET": 7,

        "FP_PDN_HOFFSET": 7,

        "FP_PDN_SKIPTRIM": true,

        "FP_CORE_UTIL" : 45,

        "CLOCK_PERIOD": 24.0,

        "DESIGN_IS_CORE": true

}
