{ "Info" "IIPMAN_IPRGEN_BACKUP_FILE" "PLL.qsys PLL.BAK.qsys " "Backing up file \"PLL.qsys\" to \"PLL.BAK.qsys\"" {  } {  } 0 11902 "Backing up file \"%1!s!\" to \"%2!s!\"" 0 0 "Shell" 0 -1 1729599593979 ""}
{ "Info" "IIPMAN_IPRGEN_BACKUP_FILE" "PLL/synthesis/PLL.v PLL.BAK.v " "Backing up file \"PLL/synthesis/PLL.v\" to \"PLL.BAK.v\"" {  } {  } 0 11902 "Backing up file \"%1!s!\" to \"%2!s!\"" 0 0 "Shell" 0 -1 1729599593986 ""}
{ "Info" "IIPMAN_IPRGEN_START" "Qsys PLL.qsys " "Started upgrading IP component Qsys with file \"PLL.qsys\"" {  } {  } 0 11837 "Started upgrading IP component %1!s! with file \"%2!s!\"" 0 0 "Shell" 0 -1 1729599593986 ""}
{ "Info" "" "" "2024.10.22.14:20:00 Info: Starting to upgrade the IP cores in the Platform Designer system" {  } {  } 0 0 "2024.10.22.14:20:00 Info: Starting to upgrade the IP cores in the Platform Designer system" 0 0 "Shell" 0 -1 1729599600145 ""}
{ "Info" "" "" "2024.10.22.14:20:00 Info: Finished upgrading the ip cores" {  } {  } 0 0 "2024.10.22.14:20:00 Info: Finished upgrading the ip cores" 0 0 "Shell" 0 -1 1729599600156 ""}
{ "Info" "PLL_generation.rpt" "" "2024.10.22.14:20:06 Info: Saving generation log to C:/Users/PaulN/Travail/ING4/S1/VHDL/Lab6_Game/Test/PLL" {  } {  } 0 0 "2024.10.22.14:20:06 Info: Saving generation log to C:/Users/PaulN/Travail/ING4/S1/VHDL/Lab6_Game/Test/PLL" 0 0 "Shell" 0 -1 1729599606451 ""}
{ "Info" "" "" "2024.10.22.14:20:06 Info: Starting: Create simulation model" {  } {  } 0 0 "2024.10.22.14:20:06 Info: Starting: Create simulation model" 0 0 "Shell" 0 -1 1729599606452 ""}
{ "Info" "" "" "2024.10.22.14:20:06 Info: qsys-generate C:\\Users\\PaulN\\Travail\\ING4\\S1\\VHDL\\Lab6_Game\\Test\\PLL.qsys --simulation=VERILOG --allow-mixed-language-simulation --output-directory=C:\\Users\\PaulN\\Travail\\ING4\\S1\\VHDL\\Lab6_Game\\Test\\PLL\\simulation --family=\"MAX 10\" --part=10M50DAF484C7G" {  } {  } 0 0 "2024.10.22.14:20:06 Info: qsys-generate C:\\Users\\PaulN\\Travail\\ING4\\S1\\VHDL\\Lab6_Game\\Test\\PLL.qsys --simulation=VERILOG --allow-mixed-language-simulation --output-directory=C:\\Users\\PaulN\\Travail\\ING4\\S1\\VHDL\\Lab6_Game\\Test\\PLL\\simulation --family=\"MAX 10\" --part=10M50DAF484C7G" 0 0 "Shell" 0 -1 1729599606460 ""}
{ "Info" "PLL.qsys" "" "2024.10.22.14:20:06 Info: Loading Test" {  } {  } 0 0 "2024.10.22.14:20:06 Info: Loading Test" 0 0 "Shell" 0 -1 1729599606506 ""}
{ "Info" "" "" "2024.10.22.14:20:06 Info: Reading input file" {  } {  } 0 0 "2024.10.22.14:20:06 Info: Reading input file" 0 0 "Shell" 0 -1 1729599606972 ""}
{ "Info" "" "" "2024.10.22.14:20:06 Info: Adding altpll_0 \[altpll 23.1\]" {  } {  } 0 0 "2024.10.22.14:20:06 Info: Adding altpll_0 \[altpll 23.1\]" 0 0 "Shell" 0 -1 1729599606973 ""}
{ "Info" "" "" "2024.10.22.14:20:06 Info: Parameterizing module altpll_0" {  } {  } 0 0 "2024.10.22.14:20:06 Info: Parameterizing module altpll_0" 0 0 "Shell" 0 -1 1729599606975 ""}
{ "Info" "" "" "2024.10.22.14:20:06 Info: Building connections" {  } {  } 0 0 "2024.10.22.14:20:06 Info: Building connections" 0 0 "Shell" 0 -1 1729599606977 ""}
{ "Info" "" "" "2024.10.22.14:20:06 Info: Parameterizing connections" {  } {  } 0 0 "2024.10.22.14:20:06 Info: Parameterizing connections" 0 0 "Shell" 0 -1 1729599606978 ""}
{ "Info" "" "" "2024.10.22.14:20:06 Info: Validating" {  } {  } 0 0 "2024.10.22.14:20:06 Info: Validating" 0 0 "Shell" 0 -1 1729599606979 ""}
{ "Info" "" "" "2024.10.22.14:20:07 Info: Done reading input file" {  } {  } 0 0 "2024.10.22.14:20:07 Info: Done reading input file" 0 0 "Shell" 0 -1 1729599607026 ""}
{ "Info" "" "" "2024.10.22.14:20:07 Info: PLL: Generating PLL \"PLL\" for SIM_VERILOG" {  } {  } 0 0 "2024.10.22.14:20:07 Info: PLL: Generating PLL \"PLL\" for SIM_VERILOG" 0 0 "Shell" 0 -1 1729599607753 ""}
{ "Info" "" "" "2024.10.22.14:20:11 Info: altpll_0: Generating Verilog simulation model" {  } {  } 0 0 "2024.10.22.14:20:11 Info: altpll_0: Generating Verilog simulation model" 0 0 "Shell" 0 -1 1729599611684 ""}
{ "Warning" "" "" "2024.10.22.14:20:22 Warning: Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 0 "2024.10.22.14:20:22 Warning: Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Shell" 0 -1 1729599622942 ""}
{ "Info" "" "" "2024.10.22.14:20:22 Info: altpll_0: Generated simulation model PLL_altpll_0.vo" {  } {  } 0 0 "2024.10.22.14:20:22 Info: altpll_0: Generated simulation model PLL_altpll_0.vo" 0 0 "Shell" 0 -1 1729599622977 ""}
{ "Info" "" "" "2024.10.22.14:20:22 Info: altpll_0: \"PLL\" instantiated altpll \"altpll_0\"" {  } {  } 0 0 "2024.10.22.14:20:22 Info: altpll_0: \"PLL\" instantiated altpll \"altpll_0\"" 0 0 "Shell" 0 -1 1729599622986 ""}
{ "Info" "" "" "2024.10.22.14:20:22 Info: PLL: Done \"PLL\" with 2 modules, 2 files" {  } {  } 0 0 "2024.10.22.14:20:22 Info: PLL: Done \"PLL\" with 2 modules, 2 files" 0 0 "Shell" 0 -1 1729599622990 ""}
{ "Info" "" "" "2024.10.22.14:20:23 Info: qsys-generate succeeded." {  } {  } 0 0 "2024.10.22.14:20:23 Info: qsys-generate succeeded." 0 0 "Shell" 0 -1 1729599623029 ""}
{ "Info" "" "" "2024.10.22.14:20:23 Info: Finished: Create simulation model" {  } {  } 0 0 "2024.10.22.14:20:23 Info: Finished: Create simulation model" 0 0 "Shell" 0 -1 1729599623029 ""}
{ "Info" "" "" "2024.10.22.14:20:23 Info: Starting: Create Modelsim Project." {  } {  } 0 0 "2024.10.22.14:20:23 Info: Starting: Create Modelsim Project." 0 0 "Shell" 0 -1 1729599623029 ""}
{ "Info" " --use-relative-paths=true" "" "2024.10.22.14:20:23 Info: sim-script-gen --spd=C:\\Users\\PaulN\\Travail\\ING4\\S1\\VHDL\\Lab6_Game\\Test\\PLL\\PLL.spd --output-directory=C:/Users/PaulN/Travail/ING4/S1/VHDL/Lab6_Game/Test/PLL/simulation" {  } {  } 0 0 "2024.10.22.14:20:23 Info: sim-script-gen --spd=C:\\Users\\PaulN\\Travail\\ING4\\S1\\VHDL\\Lab6_Game\\Test\\PLL\\PLL.spd --output-directory=C:/Users/PaulN/Travail/ING4/S1/VHDL/Lab6_Game/Test/PLL/simulation" 0 0 "Shell" 0 -1 1729599623030 ""}
{ "Info" " --use-relative-paths=true" "" "2024.10.22.14:20:23 Info: Doing: ip-make-simscript --spd=C:\\Users\\PaulN\\Travail\\ING4\\S1\\VHDL\\Lab6_Game\\Test\\PLL\\PLL.spd --output-directory=C:/Users/PaulN/Travail/ING4/S1/VHDL/Lab6_Game/Test/PLL/simulation" {  } {  } 0 0 "2024.10.22.14:20:23 Info: Doing: ip-make-simscript --spd=C:\\Users\\PaulN\\Travail\\ING4\\S1\\VHDL\\Lab6_Game\\Test\\PLL\\PLL.spd --output-directory=C:/Users/PaulN/Travail/ING4/S1/VHDL/Lab6_Game/Test/PLL/simulation" 0 0 "Shell" 0 -1 1729599623039 ""}
{ "Info" " directory:" "" "2024.10.22.14:20:24 Info: Generating the following file(s) for MODELSIM simulator in C:/Users/PaulN/Travail/ING4/S1/VHDL/Lab6_Game/Test/PLL/simulation" {  } {  } 0 0 "2024.10.22.14:20:24 Info: Generating the following file(s) for MODELSIM simulator in C:/Users/PaulN/Travail/ING4/S1/VHDL/Lab6_Game/Test/PLL/simulation" 0 0 "Shell" 0 -1 1729599624458 ""}
{ "Info" "msim_setup.tcl" "" "2024.10.22.14:20:24 Info:     mentor" {  } {  } 0 0 "2024.10.22.14:20:24 Info:     mentor" 0 0 "Shell" 0 -1 1729599624465 ""}
{ "Info" " directory:" "" "2024.10.22.14:20:24 Info: Generating the following file(s) for RIVIERA simulator in C:/Users/PaulN/Travail/ING4/S1/VHDL/Lab6_Game/Test/PLL/simulation" {  } {  } 0 0 "2024.10.22.14:20:24 Info: Generating the following file(s) for RIVIERA simulator in C:/Users/PaulN/Travail/ING4/S1/VHDL/Lab6_Game/Test/PLL/simulation" 0 0 "Shell" 0 -1 1729599624469 ""}
{ "Info" "rivierapro_setup.tcl" "" "2024.10.22.14:20:24 Info:     aldec" {  } {  } 0 0 "2024.10.22.14:20:24 Info:     aldec" 0 0 "Shell" 0 -1 1729599624476 ""}
{ "Info" "." "" "2024.10.22.14:20:24 Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under C:/Users/PaulN/Travail/ING4/S1/VHDL/Lab6_Game/Test/PLL/simulation" {  } {  } 0 0 "2024.10.22.14:20:24 Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under C:/Users/PaulN/Travail/ING4/S1/VHDL/Lab6_Game/Test/PLL/simulation" 0 0 "Shell" 0 -1 1729599624476 ""}
{ "Info" "" "" "2024.10.22.14:20:24 Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project." {  } {  } 0 0 "2024.10.22.14:20:24 Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project." 0 0 "Shell" 0 -1 1729599624476 ""}
{ "Info" "" "" "2024.10.22.14:20:24 Info: Finished: Create Modelsim Project." {  } {  } 0 0 "2024.10.22.14:20:24 Info: Finished: Create Modelsim Project." 0 0 "Shell" 0 -1 1729599624476 ""}
{ "Info" "" "" "2024.10.22.14:20:24 Info: Starting: Create block symbol file (.bsf)" {  } {  } 0 0 "2024.10.22.14:20:24 Info: Starting: Create block symbol file (.bsf)" 0 0 "Shell" 0 -1 1729599624477 ""}
{ "Info" "" "" "2024.10.22.14:20:24 Info: qsys-generate C:\\Users\\PaulN\\Travail\\ING4\\S1\\VHDL\\Lab6_Game\\Test\\PLL.qsys --block-symbol-file --output-directory=C:\\Users\\PaulN\\Travail\\ING4\\S1\\VHDL\\Lab6_Game\\Test\\PLL --family=\"MAX 10\" --part=10M50DAF484C7G" {  } {  } 0 0 "2024.10.22.14:20:24 Info: qsys-generate C:\\Users\\PaulN\\Travail\\ING4\\S1\\VHDL\\Lab6_Game\\Test\\PLL.qsys --block-symbol-file --output-directory=C:\\Users\\PaulN\\Travail\\ING4\\S1\\VHDL\\Lab6_Game\\Test\\PLL --family=\"MAX 10\" --part=10M50DAF484C7G" 0 0 "Shell" 0 -1 1729599624477 ""}
{ "Info" "PLL.qsys" "" "2024.10.22.14:20:24 Info: Loading Test" {  } {  } 0 0 "2024.10.22.14:20:24 Info: Loading Test" 0 0 "Shell" 0 -1 1729599624480 ""}
{ "Info" "" "" "2024.10.22.14:20:24 Info: Reading input file" {  } {  } 0 0 "2024.10.22.14:20:24 Info: Reading input file" 0 0 "Shell" 0 -1 1729599624924 ""}
{ "Info" "" "" "2024.10.22.14:20:24 Info: Adding altpll_0 \[altpll 23.1\]" {  } {  } 0 0 "2024.10.22.14:20:24 Info: Adding altpll_0 \[altpll 23.1\]" 0 0 "Shell" 0 -1 1729599624925 ""}
{ "Info" "" "" "2024.10.22.14:20:24 Info: Parameterizing module altpll_0" {  } {  } 0 0 "2024.10.22.14:20:24 Info: Parameterizing module altpll_0" 0 0 "Shell" 0 -1 1729599624926 ""}
{ "Info" "" "" "2024.10.22.14:20:24 Info: Building connections" {  } {  } 0 0 "2024.10.22.14:20:24 Info: Building connections" 0 0 "Shell" 0 -1 1729599624927 ""}
{ "Info" "" "" "2024.10.22.14:20:24 Info: Parameterizing connections" {  } {  } 0 0 "2024.10.22.14:20:24 Info: Parameterizing connections" 0 0 "Shell" 0 -1 1729599624928 ""}
{ "Info" "" "" "2024.10.22.14:20:24 Info: Validating" {  } {  } 0 0 "2024.10.22.14:20:24 Info: Validating" 0 0 "Shell" 0 -1 1729599624928 ""}
{ "Info" "" "" "2024.10.22.14:20:24 Info: Done reading input file" {  } {  } 0 0 "2024.10.22.14:20:24 Info: Done reading input file" 0 0 "Shell" 0 -1 1729599624963 ""}
{ "Info" "" "" "2024.10.22.14:20:26 Info: qsys-generate succeeded." {  } {  } 0 0 "2024.10.22.14:20:26 Info: qsys-generate succeeded." 0 0 "Shell" 0 -1 1729599626607 ""}
{ "Info" "" "" "2024.10.22.14:20:26 Info: Finished: Create block symbol file (.bsf)" {  } {  } 0 0 "2024.10.22.14:20:26 Info: Finished: Create block symbol file (.bsf)" 0 0 "Shell" 0 -1 1729599626608 ""}
{ "Info" "" "" "2024.10.22.14:20:26 Info:" {  } {  } 0 0 "2024.10.22.14:20:26 Info:" 0 0 "Shell" 0 -1 1729599626608 ""}
{ "Info" "" "" "2024.10.22.14:20:26 Info: Starting: Create HDL design files for synthesis" {  } {  } 0 0 "2024.10.22.14:20:26 Info: Starting: Create HDL design files for synthesis" 0 0 "Shell" 0 -1 1729599626609 ""}
{ "Info" "" "" "2024.10.22.14:20:26 Info: qsys-generate C:\\Users\\PaulN\\Travail\\ING4\\S1\\VHDL\\Lab6_Game\\Test\\PLL.qsys --synthesis=VERILOG --output-directory=C:\\Users\\PaulN\\Travail\\ING4\\S1\\VHDL\\Lab6_Game\\Test\\PLL\\synthesis --family=\"MAX 10\" --part=10M50DAF484C7G" {  } {  } 0 0 "2024.10.22.14:20:26 Info: qsys-generate C:\\Users\\PaulN\\Travail\\ING4\\S1\\VHDL\\Lab6_Game\\Test\\PLL.qsys --synthesis=VERILOG --output-directory=C:\\Users\\PaulN\\Travail\\ING4\\S1\\VHDL\\Lab6_Game\\Test\\PLL\\synthesis --family=\"MAX 10\" --part=10M50DAF484C7G" 0 0 "Shell" 0 -1 1729599626610 ""}
{ "Info" "PLL.qsys" "" "2024.10.22.14:20:26 Info: Loading Test" {  } {  } 0 0 "2024.10.22.14:20:26 Info: Loading Test" 0 0 "Shell" 0 -1 1729599626615 ""}
{ "Info" "" "" "2024.10.22.14:20:27 Info: Reading input file" {  } {  } 0 0 "2024.10.22.14:20:27 Info: Reading input file" 0 0 "Shell" 0 -1 1729599627154 ""}
{ "Info" "" "" "2024.10.22.14:20:27 Info: Adding altpll_0 \[altpll 23.1\]" {  } {  } 0 0 "2024.10.22.14:20:27 Info: Adding altpll_0 \[altpll 23.1\]" 0 0 "Shell" 0 -1 1729599627157 ""}
{ "Info" "" "" "2024.10.22.14:20:27 Info: Parameterizing module altpll_0" {  } {  } 0 0 "2024.10.22.14:20:27 Info: Parameterizing module altpll_0" 0 0 "Shell" 0 -1 1729599627158 ""}
{ "Info" "" "" "2024.10.22.14:20:27 Info: Building connections" {  } {  } 0 0 "2024.10.22.14:20:27 Info: Building connections" 0 0 "Shell" 0 -1 1729599627159 ""}
{ "Info" "" "" "2024.10.22.14:20:27 Info: Parameterizing connections" {  } {  } 0 0 "2024.10.22.14:20:27 Info: Parameterizing connections" 0 0 "Shell" 0 -1 1729599627159 ""}
{ "Info" "" "" "2024.10.22.14:20:27 Info: Validating" {  } {  } 0 0 "2024.10.22.14:20:27 Info: Validating" 0 0 "Shell" 0 -1 1729599627161 ""}
{ "Info" "" "" "2024.10.22.14:20:27 Info: Done reading input file" {  } {  } 0 0 "2024.10.22.14:20:27 Info: Done reading input file" 0 0 "Shell" 0 -1 1729599627182 ""}
{ "Info" "" "" "2024.10.22.14:20:27 Info: PLL: Generating PLL \"PLL\" for QUARTUS_SYNTH" {  } {  } 0 0 "2024.10.22.14:20:27 Info: PLL: Generating PLL \"PLL\" for QUARTUS_SYNTH" 0 0 "Shell" 0 -1 1729599627884 ""}
{ "Info" "" "" "2024.10.22.14:20:30 Info: altpll_0: \"PLL\" instantiated altpll \"altpll_0\"" {  } {  } 0 0 "2024.10.22.14:20:30 Info: altpll_0: \"PLL\" instantiated altpll \"altpll_0\"" 0 0 "Shell" 0 -1 1729599630545 ""}
{ "Info" "" "" "2024.10.22.14:20:30 Info: PLL: Done \"PLL\" with 2 modules, 2 files" {  } {  } 0 0 "2024.10.22.14:20:30 Info: PLL: Done \"PLL\" with 2 modules, 2 files" 0 0 "Shell" 0 -1 1729599630555 ""}
{ "Info" "" "" "2024.10.22.14:20:30 Info: qsys-generate succeeded." {  } {  } 0 0 "2024.10.22.14:20:30 Info: qsys-generate succeeded." 0 0 "Shell" 0 -1 1729599630621 ""}
{ "Info" "" "" "2024.10.22.14:20:30 Info: Finished: Create HDL design files for synthesis" {  } {  } 0 0 "2024.10.22.14:20:30 Info: Finished: Create HDL design files for synthesis" 0 0 "Shell" 0 -1 1729599630621 ""}
{ "Info" "IIPMAN_IPRGEN_SUCCESSFUL" "Qsys PLL.qsys " "Completed upgrading IP component Qsys with file \"PLL.qsys\"" {  } {  } 0 11131 "Completed upgrading IP component %1!s! with file \"%2!s!\"" 0 0 "Shell" 0 -1 1729599630687 ""}
{ "Info" "IQEXE_TCL_SCRIPT_STATUS" "c:/intelfpga_lite/23.1std/quartus/common/tcl/internal/ip_regen/ip_regen.tcl " "Evaluation of Tcl script c:/intelfpga_lite/23.1std/quartus/common/tcl/internal/ip_regen/ip_regen.tcl was successful" {  } {  } 0 23030 "Evaluation of Tcl script %1!s! was successful" 0 0 "Shell" 0 -1 1729599630763 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Shell 0 s 1  Quartus Prime " "Quartus Prime Shell was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4789 " "Peak virtual memory: 4789 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1729599630763 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct 22 14:20:30 2024 " "Processing ended: Tue Oct 22 14:20:30 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1729599630763 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:46 " "Elapsed time: 00:00:46" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1729599630763 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:44 " "Total CPU time (on all processors): 00:00:44" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1729599630763 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Shell" 0 -1 1729599630763 ""}
