{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 11 11:04:51 2019 " "Info: Processing started: Thu Apr 11 11:04:51 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off COS_LAB3 -c COS_LAB3 " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off COS_LAB3 -c COS_LAB3" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "COS_LAB3 EP3C16Q240C8 " "Info: Selected device EP3C16Q240C8 for design \"COS_LAB3\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Info: Core supply voltage is 1.2V" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning: Feature LogicLock is not available with your current license" {  } {  } 0 0 "Feature %1!s! is not available with your current license" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C25Q240C8 " "Info: Device EP3C25Q240C8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C40Q240C8 " "Info: Device EP3C40Q240C8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Info: Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ 12 " "Info: Pin ~ALTERA_ASDO_DATA1~ is reserved at location 12" {  } { { "f:/software/quartusii 9.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/software/quartusii 9.0/quartus/bin/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "f:/software/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ 14 " "Info: Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location 14" {  } { { "f:/software/quartusii 9.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/software/quartusii 9.0/quartus/bin/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "f:/software/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ 23 " "Info: Pin ~ALTERA_DCLK~ is reserved at location 23" {  } { { "f:/software/quartusii 9.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/software/quartusii 9.0/quartus/bin/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "f:/software/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ 24 " "Info: Pin ~ALTERA_DATA0~ is reserved at location 24" {  } { { "f:/software/quartusii 9.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/software/quartusii 9.0/quartus/bin/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "f:/software/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ 162 " "Info: Pin ~ALTERA_nCEO~ is reserved at location 162" {  } { { "f:/software/quartusii 9.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/software/quartusii 9.0/quartus/bin/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "f:/software/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Warning: Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 0 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "21 21 " "Warning: No exact pin location assignment(s) for 21 pins of 21 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "output\[7\] " "Info: Pin output\[7\] not assigned to an exact location on the device" {  } { { "f:/software/quartusii 9.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/software/quartusii 9.0/quartus/bin/pin_planner.ppl" { output[7] } } } { "COS_LAB3.bdf" "" { Schematic "D:/CodeMonkey/WORKSPACE/COS_LAB/lab3/COS_LAB3.bdf" { { 136 -184 -8 152 "output\[7..0\]" "" } } } } { "f:/software/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { output[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "output\[6\] " "Info: Pin output\[6\] not assigned to an exact location on the device" {  } { { "f:/software/quartusii 9.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/software/quartusii 9.0/quartus/bin/pin_planner.ppl" { output[6] } } } { "COS_LAB3.bdf" "" { Schematic "D:/CodeMonkey/WORKSPACE/COS_LAB/lab3/COS_LAB3.bdf" { { 136 -184 -8 152 "output\[7..0\]" "" } } } } { "f:/software/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { output[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "output\[5\] " "Info: Pin output\[5\] not assigned to an exact location on the device" {  } { { "f:/software/quartusii 9.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/software/quartusii 9.0/quartus/bin/pin_planner.ppl" { output[5] } } } { "COS_LAB3.bdf" "" { Schematic "D:/CodeMonkey/WORKSPACE/COS_LAB/lab3/COS_LAB3.bdf" { { 136 -184 -8 152 "output\[7..0\]" "" } } } } { "f:/software/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { output[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "output\[4\] " "Info: Pin output\[4\] not assigned to an exact location on the device" {  } { { "f:/software/quartusii 9.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/software/quartusii 9.0/quartus/bin/pin_planner.ppl" { output[4] } } } { "COS_LAB3.bdf" "" { Schematic "D:/CodeMonkey/WORKSPACE/COS_LAB/lab3/COS_LAB3.bdf" { { 136 -184 -8 152 "output\[7..0\]" "" } } } } { "f:/software/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { output[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "output\[3\] " "Info: Pin output\[3\] not assigned to an exact location on the device" {  } { { "f:/software/quartusii 9.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/software/quartusii 9.0/quartus/bin/pin_planner.ppl" { output[3] } } } { "COS_LAB3.bdf" "" { Schematic "D:/CodeMonkey/WORKSPACE/COS_LAB/lab3/COS_LAB3.bdf" { { 136 -184 -8 152 "output\[7..0\]" "" } } } } { "f:/software/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { output[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "output\[2\] " "Info: Pin output\[2\] not assigned to an exact location on the device" {  } { { "f:/software/quartusii 9.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/software/quartusii 9.0/quartus/bin/pin_planner.ppl" { output[2] } } } { "COS_LAB3.bdf" "" { Schematic "D:/CodeMonkey/WORKSPACE/COS_LAB/lab3/COS_LAB3.bdf" { { 136 -184 -8 152 "output\[7..0\]" "" } } } } { "f:/software/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { output[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "output\[1\] " "Info: Pin output\[1\] not assigned to an exact location on the device" {  } { { "f:/software/quartusii 9.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/software/quartusii 9.0/quartus/bin/pin_planner.ppl" { output[1] } } } { "COS_LAB3.bdf" "" { Schematic "D:/CodeMonkey/WORKSPACE/COS_LAB/lab3/COS_LAB3.bdf" { { 136 -184 -8 152 "output\[7..0\]" "" } } } } { "f:/software/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { output[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "output\[0\] " "Info: Pin output\[0\] not assigned to an exact location on the device" {  } { { "f:/software/quartusii 9.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/software/quartusii 9.0/quartus/bin/pin_planner.ppl" { output[0] } } } { "COS_LAB3.bdf" "" { Schematic "D:/CodeMonkey/WORKSPACE/COS_LAB/lab3/COS_LAB3.bdf" { { 136 -184 -8 152 "output\[7..0\]" "" } } } } { "f:/software/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { output[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clken " "Info: Pin clken not assigned to an exact location on the device" {  } { { "f:/software/quartusii 9.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/software/quartusii 9.0/quartus/bin/pin_planner.ppl" { clken } } } { "COS_LAB3.bdf" "" { Schematic "D:/CodeMonkey/WORKSPACE/COS_LAB/lab3/COS_LAB3.bdf" { { 368 24 192 384 "clken" "" } } } } { "f:/software/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { clken } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "input\[7\] " "Info: Pin input\[7\] not assigned to an exact location on the device" {  } { { "f:/software/quartusii 9.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/software/quartusii 9.0/quartus/bin/pin_planner.ppl" { input[7] } } } { "COS_LAB3.bdf" "" { Schematic "D:/CodeMonkey/WORKSPACE/COS_LAB/lab3/COS_LAB3.bdf" { { 152 -176 -8 168 "input\[7..0\]" "" } } } } { "f:/software/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { input[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IO " "Info: Pin IO not assigned to an exact location on the device" {  } { { "f:/software/quartusii 9.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/software/quartusii 9.0/quartus/bin/pin_planner.ppl" { IO } } } { "COS_LAB3.bdf" "" { Schematic "D:/CodeMonkey/WORKSPACE/COS_LAB/lab3/COS_LAB3.bdf" { { 56 -168 0 72 "IO" "" } } } } { "f:/software/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { IO } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "input\[6\] " "Info: Pin input\[6\] not assigned to an exact location on the device" {  } { { "f:/software/quartusii 9.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/software/quartusii 9.0/quartus/bin/pin_planner.ppl" { input[6] } } } { "COS_LAB3.bdf" "" { Schematic "D:/CodeMonkey/WORKSPACE/COS_LAB/lab3/COS_LAB3.bdf" { { 152 -176 -8 168 "input\[7..0\]" "" } } } } { "f:/software/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { input[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "input\[5\] " "Info: Pin input\[5\] not assigned to an exact location on the device" {  } { { "f:/software/quartusii 9.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/software/quartusii 9.0/quartus/bin/pin_planner.ppl" { input[5] } } } { "COS_LAB3.bdf" "" { Schematic "D:/CodeMonkey/WORKSPACE/COS_LAB/lab3/COS_LAB3.bdf" { { 152 -176 -8 168 "input\[7..0\]" "" } } } } { "f:/software/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { input[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "input\[4\] " "Info: Pin input\[4\] not assigned to an exact location on the device" {  } { { "f:/software/quartusii 9.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/software/quartusii 9.0/quartus/bin/pin_planner.ppl" { input[4] } } } { "COS_LAB3.bdf" "" { Schematic "D:/CodeMonkey/WORKSPACE/COS_LAB/lab3/COS_LAB3.bdf" { { 152 -176 -8 168 "input\[7..0\]" "" } } } } { "f:/software/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { input[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "input\[3\] " "Info: Pin input\[3\] not assigned to an exact location on the device" {  } { { "f:/software/quartusii 9.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/software/quartusii 9.0/quartus/bin/pin_planner.ppl" { input[3] } } } { "COS_LAB3.bdf" "" { Schematic "D:/CodeMonkey/WORKSPACE/COS_LAB/lab3/COS_LAB3.bdf" { { 152 -176 -8 168 "input\[7..0\]" "" } } } } { "f:/software/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { input[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "input\[2\] " "Info: Pin input\[2\] not assigned to an exact location on the device" {  } { { "f:/software/quartusii 9.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/software/quartusii 9.0/quartus/bin/pin_planner.ppl" { input[2] } } } { "COS_LAB3.bdf" "" { Schematic "D:/CodeMonkey/WORKSPACE/COS_LAB/lab3/COS_LAB3.bdf" { { 152 -176 -8 168 "input\[7..0\]" "" } } } } { "f:/software/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { input[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "input\[1\] " "Info: Pin input\[1\] not assigned to an exact location on the device" {  } { { "f:/software/quartusii 9.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/software/quartusii 9.0/quartus/bin/pin_planner.ppl" { input[1] } } } { "COS_LAB3.bdf" "" { Schematic "D:/CodeMonkey/WORKSPACE/COS_LAB/lab3/COS_LAB3.bdf" { { 152 -176 -8 168 "input\[7..0\]" "" } } } } { "f:/software/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { input[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "input\[0\] " "Info: Pin input\[0\] not assigned to an exact location on the device" {  } { { "f:/software/quartusii 9.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/software/quartusii 9.0/quartus/bin/pin_planner.ppl" { input[0] } } } { "COS_LAB3.bdf" "" { Schematic "D:/CodeMonkey/WORKSPACE/COS_LAB/lab3/COS_LAB3.bdf" { { 152 -176 -8 168 "input\[7..0\]" "" } } } } { "f:/software/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { input[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "wren " "Info: Pin wren not assigned to an exact location on the device" {  } { { "f:/software/quartusii 9.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/software/quartusii 9.0/quartus/bin/pin_planner.ppl" { wren } } } { "COS_LAB3.bdf" "" { Schematic "D:/CodeMonkey/WORKSPACE/COS_LAB/lab3/COS_LAB3.bdf" { { 88 312 480 104 "wren" "" } } } } { "f:/software/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { wren } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CLK " "Info: Pin CLK not assigned to an exact location on the device" {  } { { "f:/software/quartusii 9.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/software/quartusii 9.0/quartus/bin/pin_planner.ppl" { CLK } } } { "COS_LAB3.bdf" "" { Schematic "D:/CodeMonkey/WORKSPACE/COS_LAB/lab3/COS_LAB3.bdf" { { 416 24 192 432 "CLK" "" } } } } { "f:/software/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ad_Gate " "Info: Pin ad_Gate not assigned to an exact location on the device" {  } { { "f:/software/quartusii 9.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/software/quartusii 9.0/quartus/bin/pin_planner.ppl" { ad_Gate } } } { "COS_LAB3.bdf" "" { Schematic "D:/CodeMonkey/WORKSPACE/COS_LAB/lab3/COS_LAB3.bdf" { { 240 16 184 256 "ad_Gate" "" } } } } { "f:/software/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { ad_Gate } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1}  } {  } 0 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "TimeQuest " "Info: Fitter is using the TimeQuest Timing Analyzer" {  } {  } 0 0 "Fitter is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "inst4\|lpm_latch_component\|latches\[0\]\|combout " "Warning: Node \"inst4\|lpm_latch_component\|latches\[0\]\|combout\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "f:/software/quartusii 9.0/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst4\|lpm_latch_component\|latches\[1\]\|combout " "Warning: Node \"inst4\|lpm_latch_component\|latches\[1\]\|combout\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "f:/software/quartusii 9.0/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst4\|lpm_latch_component\|latches\[2\]\|combout " "Warning: Node \"inst4\|lpm_latch_component\|latches\[2\]\|combout\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "f:/software/quartusii 9.0/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst4\|lpm_latch_component\|latches\[3\]\|combout " "Warning: Node \"inst4\|lpm_latch_component\|latches\[3\]\|combout\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "f:/software/quartusii 9.0/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst4\|lpm_latch_component\|latches\[4\]\|combout " "Warning: Node \"inst4\|lpm_latch_component\|latches\[4\]\|combout\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "f:/software/quartusii 9.0/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst4\|lpm_latch_component\|latches\[5\]\|combout " "Warning: Node \"inst4\|lpm_latch_component\|latches\[5\]\|combout\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "f:/software/quartusii 9.0/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst4\|lpm_latch_component\|latches\[6\]\|combout " "Warning: Node \"inst4\|lpm_latch_component\|latches\[6\]\|combout\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "f:/software/quartusii 9.0/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst4\|lpm_latch_component\|latches\[7\]\|combout " "Warning: Node \"inst4\|lpm_latch_component\|latches\[7\]\|combout\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "f:/software/quartusii 9.0/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "COS_LAB3.sdc " "Critical Warning: Synopsys Design Constraints File file not found: 'COS_LAB3.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 0 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "Info: No user constrained base clocks found in the design." {  } {  } 0 0 "No user constrained %1!s! found in the design." 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "Critical Warning: The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "CLK (Rise) CLK (Rise) setup and hold " "Critical Warning: From CLK (Rise) to CLK (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "ad_Gate (Fall) CLK (Rise) setup and hold " "Critical Warning: From ad_Gate (Fall) to CLK (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "CLK (Rise) ad_Gate (Fall) setup and hold " "Critical Warning: From CLK (Rise) to ad_Gate (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "ad_Gate (Fall) ad_Gate (Fall) setup and hold " "Critical Warning: From ad_Gate (Fall) to ad_Gate (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1}  } {  } 1 0 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "" 0 -1}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLK~input (placed in PIN 31 (CLK0, DIFFCLK_0p)) " "Info: Automatically promoted node CLK~input (placed in PIN 31 (CLK0, DIFFCLK_0p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "COS_LAB3.bdf" "" { Schematic "D:/CodeMonkey/WORKSPACE/COS_LAB/lab3/COS_LAB3.bdf" { { 416 24 192 432 "CLK" "" } } } } { "f:/software/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK~input } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ad_Gate~input (placed in PIN 32 (CLK1, DIFFCLK_0n)) " "Info: Automatically promoted node ad_Gate~input (placed in PIN 32 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "COS_LAB3.bdf" "" { Schematic "D:/CodeMonkey/WORKSPACE/COS_LAB/lab3/COS_LAB3.bdf" { { 240 16 184 256 "ad_Gate" "" } } } } { "f:/software/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { ad_Gate~input } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "19 unused 2.5V 11 8 0 " "Info: Number of I/O pins in group: 19 (unused VREF, 2.5V VCCIO, 11 input, 8 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "Info: I/O standards used: 2.5 V." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 6 10 " "Info: I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 6 total pin(s) used --  10 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 17 " "Info: I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  17 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 22 " "Info: I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  22 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 24 " "Info: I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  24 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 19 " "Info: I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  19 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 16 " "Info: I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  16 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 22 " "Info: I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  22 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 24 " "Info: I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  24 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Info: Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Info: Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Info: Average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "1 X10_Y20 X20_Y29 " "Info: Peak interconnect usage is 1% of the available device resources in the region that extends from location X10_Y20 to location X20_Y29" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 18 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 18 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "344 " "Info: Peak virtual memory: 344 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 11 11:04:55 2019 " "Info: Processing ended: Thu Apr 11 11:04:55 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Info: Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Info: Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
