{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1667876185673 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1667876185673 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 08 11:56:25 2022 " "Processing started: Tue Nov 08 11:56:25 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1667876185673 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1667876185673 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off bcd_counter_7segment -c bcd_counter_7segment " "Command: quartus_map --read_settings_files=on --write_settings_files=off bcd_counter_7segment -c bcd_counter_7segment" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1667876185673 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1667876186239 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "led_control.v 1 1 " "Found 1 design units, including 1 entities, in source file led_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 led_control " "Found entity 1: led_control" {  } { { "led_control.v" "" { Text "C:/Programming/DSD/BCD7Segment/led_control.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1667876186286 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1667876186286 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hour_bcd.v 1 1 " "Found 1 design units, including 1 entities, in source file hour_bcd.v" { { "Info" "ISGN_ENTITY_NAME" "1 hour_bcd " "Found entity 1: hour_bcd" {  } { { "hour_bcd.v" "" { Text "C:/Programming/DSD/BCD7Segment/hour_bcd.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1667876186286 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1667876186286 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "d_flip_flop.v 1 1 " "Found 1 design units, including 1 entities, in source file d_flip_flop.v" { { "Info" "ISGN_ENTITY_NAME" "1 d_flip_flop " "Found entity 1: d_flip_flop" {  } { { "d_flip_flop.v" "" { Text "C:/Programming/DSD/BCD7Segment/d_flip_flop.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1667876186301 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1667876186301 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter.v 1 1 " "Found 1 design units, including 1 entities, in source file counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 counter " "Found entity 1: counter" {  } { { "counter.v" "" { Text "C:/Programming/DSD/BCD7Segment/counter.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1667876186301 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1667876186301 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file clock_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 clock_generator " "Found entity 1: clock_generator" {  } { { "clock_generator.v" "" { Text "C:/Programming/DSD/BCD7Segment/clock_generator.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1667876186301 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1667876186301 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcd_to_seven_segment_display.v 1 1 " "Found 1 design units, including 1 entities, in source file bcd_to_seven_segment_display.v" { { "Info" "ISGN_ENTITY_NAME" "1 bcd_to_seven_segment_display " "Found entity 1: bcd_to_seven_segment_display" {  } { { "bcd_to_seven_segment_display.v" "" { Text "C:/Programming/DSD/BCD7Segment/bcd_to_seven_segment_display.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1667876186317 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1667876186317 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcd_counter_7segment.v 1 1 " "Found 1 design units, including 1 entities, in source file bcd_counter_7segment.v" { { "Info" "ISGN_ENTITY_NAME" "1 bcd_counter_7segment " "Found entity 1: bcd_counter_7segment" {  } { { "bcd_counter_7segment.v" "" { Text "C:/Programming/DSD/BCD7Segment/bcd_counter_7segment.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1667876186317 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1667876186317 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "bcd_counter_7segment " "Elaborating entity \"bcd_counter_7segment\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1667876186355 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR\[16..6\] bcd_counter_7segment.v(13) " "Output port \"LEDR\[16..6\]\" at bcd_counter_7segment.v(13) has no driver" {  } { { "bcd_counter_7segment.v" "" { Text "C:/Programming/DSD/BCD7Segment/bcd_counter_7segment.v" 13 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1667876186364 "|bcd_counter_7segment"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_generator clock_generator:CLK " "Elaborating entity \"clock_generator\" for hierarchy \"clock_generator:CLK\"" {  } { { "bcd_counter_7segment.v" "CLK" { Text "C:/Programming/DSD/BCD7Segment/bcd_counter_7segment.v" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1667876186364 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter clock_generator:CLK\|counter:C0 " "Elaborating entity \"counter\" for hierarchy \"clock_generator:CLK\|counter:C0\"" {  } { { "clock_generator.v" "C0" { Text "C:/Programming/DSD/BCD7Segment/clock_generator.v" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1667876186364 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 counter.v(20) " "Verilog HDL assignment warning at counter.v(20): truncated value with size 32 to match size of target (25)" {  } { { "counter.v" "" { Text "C:/Programming/DSD/BCD7Segment/counter.v" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1667876186364 "|bcd_counter_7segment|clock_generator:CLK|counter:C0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "d_flip_flop clock_generator:CLK\|d_flip_flop:D0 " "Elaborating entity \"d_flip_flop\" for hierarchy \"clock_generator:CLK\|d_flip_flop:D0\"" {  } { { "clock_generator.v" "D0" { Text "C:/Programming/DSD/BCD7Segment/clock_generator.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1667876186364 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter counter:C100 " "Elaborating entity \"counter\" for hierarchy \"counter:C100\"" {  } { { "bcd_counter_7segment.v" "C100" { Text "C:/Programming/DSD/BCD7Segment/bcd_counter_7segment.v" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1667876186364 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 counter.v(20) " "Verilog HDL assignment warning at counter.v(20): truncated value with size 32 to match size of target (4)" {  } { { "counter.v" "" { Text "C:/Programming/DSD/BCD7Segment/counter.v" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1667876186364 "|bcd_counter_7segment|counter:C100"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter counter:C060 " "Elaborating entity \"counter\" for hierarchy \"counter:C060\"" {  } { { "bcd_counter_7segment.v" "C060" { Text "C:/Programming/DSD/BCD7Segment/bcd_counter_7segment.v" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1667876186380 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 counter.v(20) " "Verilog HDL assignment warning at counter.v(20): truncated value with size 32 to match size of target (3)" {  } { { "counter.v" "" { Text "C:/Programming/DSD/BCD7Segment/counter.v" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1667876186380 "|bcd_counter_7segment|counter:C060"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hour_bcd hour_bcd:H0 " "Elaborating entity \"hour_bcd\" for hierarchy \"hour_bcd:H0\"" {  } { { "bcd_counter_7segment.v" "H0" { Text "C:/Programming/DSD/BCD7Segment/bcd_counter_7segment.v" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1667876186380 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 4 hour_bcd.v(13) " "Verilog HDL assignment warning at hour_bcd.v(13): truncated value with size 5 to match size of target (4)" {  } { { "hour_bcd.v" "" { Text "C:/Programming/DSD/BCD7Segment/hour_bcd.v" 13 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1667876186380 "|bcd_counter_7segment|hour_bcd:H0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "bcd hour_bcd.v(10) " "Verilog HDL Always Construct warning at hour_bcd.v(10): inferring latch(es) for variable \"bcd\", which holds its previous value in one or more paths through the always construct" {  } { { "hour_bcd.v" "" { Text "C:/Programming/DSD/BCD7Segment/hour_bcd.v" 10 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1667876186380 "|bcd_counter_7segment|hour_bcd:H0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bcd\[0\] hour_bcd.v(10) " "Inferred latch for \"bcd\[0\]\" at hour_bcd.v(10)" {  } { { "hour_bcd.v" "" { Text "C:/Programming/DSD/BCD7Segment/hour_bcd.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1667876186380 "|bcd_counter_7segment|hour_bcd:H0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bcd\[1\] hour_bcd.v(10) " "Inferred latch for \"bcd\[1\]\" at hour_bcd.v(10)" {  } { { "hour_bcd.v" "" { Text "C:/Programming/DSD/BCD7Segment/hour_bcd.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1667876186380 "|bcd_counter_7segment|hour_bcd:H0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bcd\[2\] hour_bcd.v(10) " "Inferred latch for \"bcd\[2\]\" at hour_bcd.v(10)" {  } { { "hour_bcd.v" "" { Text "C:/Programming/DSD/BCD7Segment/hour_bcd.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1667876186380 "|bcd_counter_7segment|hour_bcd:H0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bcd\[3\] hour_bcd.v(10) " "Inferred latch for \"bcd\[3\]\" at hour_bcd.v(10)" {  } { { "hour_bcd.v" "" { Text "C:/Programming/DSD/BCD7Segment/hour_bcd.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1667876186380 "|bcd_counter_7segment|hour_bcd:H0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bcd\[4\] hour_bcd.v(10) " "Inferred latch for \"bcd\[4\]\" at hour_bcd.v(10)" {  } { { "hour_bcd.v" "" { Text "C:/Programming/DSD/BCD7Segment/hour_bcd.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1667876186380 "|bcd_counter_7segment|hour_bcd:H0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bcd\[5\] hour_bcd.v(10) " "Inferred latch for \"bcd\[5\]\" at hour_bcd.v(10)" {  } { { "hour_bcd.v" "" { Text "C:/Programming/DSD/BCD7Segment/hour_bcd.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1667876186380 "|bcd_counter_7segment|hour_bcd:H0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bcd\[6\] hour_bcd.v(10) " "Inferred latch for \"bcd\[6\]\" at hour_bcd.v(10)" {  } { { "hour_bcd.v" "" { Text "C:/Programming/DSD/BCD7Segment/hour_bcd.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1667876186380 "|bcd_counter_7segment|hour_bcd:H0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter hour_bcd:H0\|counter:counter " "Elaborating entity \"counter\" for hierarchy \"hour_bcd:H0\|counter:counter\"" {  } { { "hour_bcd.v" "counter" { Text "C:/Programming/DSD/BCD7Segment/hour_bcd.v" 8 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1667876186412 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 counter.v(20) " "Verilog HDL assignment warning at counter.v(20): truncated value with size 32 to match size of target (5)" {  } { { "counter.v" "" { Text "C:/Programming/DSD/BCD7Segment/counter.v" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1667876186412 "|bcd_counter_7segment|hour_bcd:H0|counter:counter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bcd_to_seven_segment_display bcd_to_seven_segment_display:DP0 " "Elaborating entity \"bcd_to_seven_segment_display\" for hierarchy \"bcd_to_seven_segment_display:DP0\"" {  } { { "bcd_counter_7segment.v" "DP0" { Text "C:/Programming/DSD/BCD7Segment/bcd_counter_7segment.v" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1667876186412 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "leading_zero bcd_to_seven_segment_display.v(22) " "Verilog HDL Always Construct warning at bcd_to_seven_segment_display.v(22): variable \"leading_zero\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "bcd_to_seven_segment_display.v" "" { Text "C:/Programming/DSD/BCD7Segment/bcd_to_seven_segment_display.v" 22 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1667876186412 "|bcd_counter_7segment|bcd_to_seven_segment_display:DP0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "led_control led_control:L0 " "Elaborating entity \"led_control\" for hierarchy \"led_control:L0\"" {  } { { "bcd_counter_7segment.v" "L0" { Text "C:/Programming/DSD/BCD7Segment/bcd_counter_7segment.v" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1667876186427 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "hour_bcd:H0\|bcd\[0\] " "LATCH primitive \"hour_bcd:H0\|bcd\[0\]\" is permanently enabled" {  } { { "hour_bcd.v" "" { Text "C:/Programming/DSD/BCD7Segment/hour_bcd.v" 10 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1667876186646 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "hour_bcd:H0\|bcd\[1\] " "LATCH primitive \"hour_bcd:H0\|bcd\[1\]\" is permanently enabled" {  } { { "hour_bcd.v" "" { Text "C:/Programming/DSD/BCD7Segment/hour_bcd.v" 10 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1667876186646 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "hour_bcd:H0\|bcd\[2\] " "LATCH primitive \"hour_bcd:H0\|bcd\[2\]\" is permanently enabled" {  } { { "hour_bcd.v" "" { Text "C:/Programming/DSD/BCD7Segment/hour_bcd.v" 10 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1667876186646 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "hour_bcd:H0\|bcd\[3\] " "LATCH primitive \"hour_bcd:H0\|bcd\[3\]\" is permanently enabled" {  } { { "hour_bcd.v" "" { Text "C:/Programming/DSD/BCD7Segment/hour_bcd.v" 10 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1667876186646 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "9 " "9 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1667876186897 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "hour_bcd:H0\|bcd\[5\] " "Latch hour_bcd:H0\|bcd\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA hour_bcd:H0\|counter:counter\|count\[4\] " "Ports D and ENA on the latch are fed by the same signal hour_bcd:H0\|counter:counter\|count\[4\]" {  } { { "counter.v" "" { Text "C:/Programming/DSD/BCD7Segment/counter.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1667876186913 ""}  } { { "hour_bcd.v" "" { Text "C:/Programming/DSD/BCD7Segment/hour_bcd.v" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1667876186913 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "hour_bcd:H0\|bcd\[4\] " "Latch hour_bcd:H0\|bcd\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA hour_bcd:H0\|counter:counter\|count\[4\] " "Ports D and ENA on the latch are fed by the same signal hour_bcd:H0\|counter:counter\|count\[4\]" {  } { { "counter.v" "" { Text "C:/Programming/DSD/BCD7Segment/counter.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1667876186913 ""}  } { { "hour_bcd.v" "" { Text "C:/Programming/DSD/BCD7Segment/hour_bcd.v" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1667876186913 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "bcd_counter_7segment.v" "" { Text "C:/Programming/DSD/BCD7Segment/bcd_counter_7segment.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1667876186944 "|bcd_counter_7segment|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "bcd_counter_7segment.v" "" { Text "C:/Programming/DSD/BCD7Segment/bcd_counter_7segment.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1667876186944 "|bcd_counter_7segment|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "bcd_counter_7segment.v" "" { Text "C:/Programming/DSD/BCD7Segment/bcd_counter_7segment.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1667876186944 "|bcd_counter_7segment|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "bcd_counter_7segment.v" "" { Text "C:/Programming/DSD/BCD7Segment/bcd_counter_7segment.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1667876186944 "|bcd_counter_7segment|LEDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[10\] GND " "Pin \"LEDR\[10\]\" is stuck at GND" {  } { { "bcd_counter_7segment.v" "" { Text "C:/Programming/DSD/BCD7Segment/bcd_counter_7segment.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1667876186944 "|bcd_counter_7segment|LEDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[11\] GND " "Pin \"LEDR\[11\]\" is stuck at GND" {  } { { "bcd_counter_7segment.v" "" { Text "C:/Programming/DSD/BCD7Segment/bcd_counter_7segment.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1667876186944 "|bcd_counter_7segment|LEDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[12\] GND " "Pin \"LEDR\[12\]\" is stuck at GND" {  } { { "bcd_counter_7segment.v" "" { Text "C:/Programming/DSD/BCD7Segment/bcd_counter_7segment.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1667876186944 "|bcd_counter_7segment|LEDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[13\] GND " "Pin \"LEDR\[13\]\" is stuck at GND" {  } { { "bcd_counter_7segment.v" "" { Text "C:/Programming/DSD/BCD7Segment/bcd_counter_7segment.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1667876186944 "|bcd_counter_7segment|LEDR[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[14\] GND " "Pin \"LEDR\[14\]\" is stuck at GND" {  } { { "bcd_counter_7segment.v" "" { Text "C:/Programming/DSD/BCD7Segment/bcd_counter_7segment.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1667876186944 "|bcd_counter_7segment|LEDR[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[15\] GND " "Pin \"LEDR\[15\]\" is stuck at GND" {  } { { "bcd_counter_7segment.v" "" { Text "C:/Programming/DSD/BCD7Segment/bcd_counter_7segment.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1667876186944 "|bcd_counter_7segment|LEDR[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[16\] GND " "Pin \"LEDR\[16\]\" is stuck at GND" {  } { { "bcd_counter_7segment.v" "" { Text "C:/Programming/DSD/BCD7Segment/bcd_counter_7segment.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1667876186944 "|bcd_counter_7segment|LEDR[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[5\] VCC " "Pin \"HEX5\[5\]\" is stuck at VCC" {  } { { "bcd_counter_7segment.v" "" { Text "C:/Programming/DSD/BCD7Segment/bcd_counter_7segment.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1667876186944 "|bcd_counter_7segment|HEX5[5]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1667876186944 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1667876187367 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1667876187367 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "177 " "Implemented 177 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1667876187461 ""} { "Info" "ICUT_CUT_TM_OPINS" "60 " "Implemented 60 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1667876187461 ""} { "Info" "ICUT_CUT_TM_LCELLS" "115 " "Implemented 115 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1667876187461 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1667876187461 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 31 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 31 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4604 " "Peak virtual memory: 4604 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1667876187509 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 08 11:56:27 2022 " "Processing ended: Tue Nov 08 11:56:27 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1667876187509 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1667876187509 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1667876187509 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1667876187509 ""}
