
---------- Begin Simulation Statistics ----------
final_tick                               3000000000000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                1213419                       # Simulator instruction rate (inst/s)
host_mem_usage                              134380748                       # Number of bytes of host memory used
host_op_rate                                  1408245                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  2747.16                       # Real time elapsed on the host
host_tick_rate                              739967119                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  3333459196                       # Number of instructions simulated
sim_ops                                    3868676894                       # Number of ops (including micro ops) simulated
sim_seconds                                  2.032810                       # Number of seconds simulated
sim_ticks                                2032809535302                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                   100                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      5255810                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      10511619                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.Branches                 284191513                       # Number of branches fetched
system.switch_cpus.committedInsts          1333459195                       # Number of instructions committed
system.switch_cpus.committedOps            1551375863                       # Number of ops (including micro ops) committed
system.switch_cpus.dtb.accesses                     0                       # DTB accesses
system.switch_cpus.dtb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.hits                         0                       # DTB hits
system.switch_cpus.dtb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.dtb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.dtb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.dtb.misses                       0                       # DTB misses
system.switch_cpus.dtb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.read_accesses                0                       # DTB read accesses
system.switch_cpus.dtb.read_hits                    0                       # DTB read hits
system.switch_cpus.dtb.read_misses                  0                       # DTB read misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.dtb.write_accesses               0                       # DTB write accesses
system.switch_cpus.dtb.write_hits                   0                       # DTB write hits
system.switch_cpus.dtb.write_misses                 0                       # DTB write misses
system.switch_cpus.idle_fraction                    0                       # Percentage of idle cycles
system.switch_cpus.itb.accesses                     0                       # DTB accesses
system.switch_cpus.itb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.hits                         0                       # DTB hits
system.switch_cpus.itb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.itb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.itb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.itb.misses                       0                       # DTB misses
system.switch_cpus.itb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.not_idle_fraction                1                       # Percentage of non-idle cycles
system.switch_cpus.numCycles               4874843010                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.num_busy_cycles         4874843010                       # Number of busy cycles
system.switch_cpus.num_cc_register_reads    511803303                       # number of times the CC registers were read
system.switch_cpus.num_cc_register_writes    477408519                       # number of times the CC registers were written
system.switch_cpus.num_conditional_control_insts    226550102                       # number of instructions that are conditional controls
system.switch_cpus.num_fp_alu_accesses              0                       # Number of float alu accesses
system.switch_cpus.num_fp_insts                     0                       # number of float instructions
system.switch_cpus.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus.num_func_calls            42691891                       # number of times a function call or return occured
system.switch_cpus.num_idle_cycles                  0                       # Number of idle cycles
system.switch_cpus.num_int_alu_accesses    1382205130                       # Number of integer alu accesses
system.switch_cpus.num_int_insts           1382205130                       # number of integer instructions
system.switch_cpus.num_int_register_reads   1960657444                       # number of times the integer registers were read
system.switch_cpus.num_int_register_writes   1139213947                       # number of times the integer registers were written
system.switch_cpus.num_load_insts           301431765                       # Number of load instructions
system.switch_cpus.num_mem_refs             529680480                       # number of memory refs
system.switch_cpus.num_store_insts          228248715                       # Number of store instructions
system.switch_cpus.num_vec_alu_accesses      25184612                       # Number of vector alu accesses
system.switch_cpus.num_vec_insts             25184612                       # number of vector instructions
system.switch_cpus.num_vec_register_reads     16789708                       # number of times the vector registers were read
system.switch_cpus.num_vec_register_writes      8394904                       # number of times the vector registers were written
system.switch_cpus.op_class::No_OpClass             0      0.00%      0.00% # Class of executed instruction
system.switch_cpus.op_class::IntAlu         961097148     61.95%     61.95% # Class of executed instruction
system.switch_cpus.op_class::IntMult         60598335      3.91%     65.86% # Class of executed instruction
system.switch_cpus.op_class::IntDiv                 0      0.00%     65.86% # Class of executed instruction
system.switch_cpus.op_class::FloatAdd               0      0.00%     65.86% # Class of executed instruction
system.switch_cpus.op_class::FloatCmp               0      0.00%     65.86% # Class of executed instruction
system.switch_cpus.op_class::FloatCvt               0      0.00%     65.86% # Class of executed instruction
system.switch_cpus.op_class::FloatMult              0      0.00%     65.86% # Class of executed instruction
system.switch_cpus.op_class::FloatMultAcc            0      0.00%     65.86% # Class of executed instruction
system.switch_cpus.op_class::FloatDiv               0      0.00%     65.86% # Class of executed instruction
system.switch_cpus.op_class::FloatMisc              0      0.00%     65.86% # Class of executed instruction
system.switch_cpus.op_class::FloatSqrt              0      0.00%     65.86% # Class of executed instruction
system.switch_cpus.op_class::SimdAdd                0      0.00%     65.86% # Class of executed instruction
system.switch_cpus.op_class::SimdAddAcc             0      0.00%     65.86% # Class of executed instruction
system.switch_cpus.op_class::SimdAlu                0      0.00%     65.86% # Class of executed instruction
system.switch_cpus.op_class::SimdCmp                0      0.00%     65.86% # Class of executed instruction
system.switch_cpus.op_class::SimdCvt                0      0.00%     65.86% # Class of executed instruction
system.switch_cpus.op_class::SimdMisc               0      0.00%     65.86% # Class of executed instruction
system.switch_cpus.op_class::SimdMult               0      0.00%     65.86% # Class of executed instruction
system.switch_cpus.op_class::SimdMultAcc            0      0.00%     65.86% # Class of executed instruction
system.switch_cpus.op_class::SimdShift              0      0.00%     65.86% # Class of executed instruction
system.switch_cpus.op_class::SimdShiftAcc            0      0.00%     65.86% # Class of executed instruction
system.switch_cpus.op_class::SimdDiv                0      0.00%     65.86% # Class of executed instruction
system.switch_cpus.op_class::SimdSqrt               0      0.00%     65.86% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAdd            0      0.00%     65.86% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAlu            0      0.00%     65.86% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCmp            0      0.00%     65.86% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCvt            0      0.00%     65.86% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatDiv            0      0.00%     65.86% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMisc            0      0.00%     65.86% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMult            0      0.00%     65.86% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMultAcc            0      0.00%     65.86% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatSqrt            0      0.00%     65.86% # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAdd            0      0.00%     65.86% # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAlu            0      0.00%     65.86% # Class of executed instruction
system.switch_cpus.op_class::SimdReduceCmp            0      0.00%     65.86% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceAdd            0      0.00%     65.86% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceCmp            0      0.00%     65.86% # Class of executed instruction
system.switch_cpus.op_class::SimdAes                0      0.00%     65.86% # Class of executed instruction
system.switch_cpus.op_class::SimdAesMix             0      0.00%     65.86% # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash            0      0.00%     65.86% # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash2            0      0.00%     65.86% # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash            0      0.00%     65.86% # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash2            0      0.00%     65.86% # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma2            0      0.00%     65.86% # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma3            0      0.00%     65.86% # Class of executed instruction
system.switch_cpus.op_class::SimdPredAlu            0      0.00%     65.86% # Class of executed instruction
system.switch_cpus.op_class::MemRead        301431765     19.43%     85.29% # Class of executed instruction
system.switch_cpus.op_class::MemWrite       228248715     14.71%    100.00% # Class of executed instruction
system.switch_cpus.op_class::FloatMemRead            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus.op_class::FloatMemWrite            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus.op_class::IprAccess              0      0.00%    100.00% # Class of executed instruction
system.switch_cpus.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus.op_class::total         1551375963                       # Class of executed instruction
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      5255809                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      5255808                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     10511618                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        5255808                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            5255609                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      1211140                       # Transaction distribution
system.membus.trans_dist::CleanEvict          4044670                       # Transaction distribution
system.membus.trans_dist::ReadExReq               200                       # Transaction distribution
system.membus.trans_dist::ReadExResp              200                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       5255609                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls0.port      8111913                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls1.port      7655515                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total     15767428                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               15767428                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls0.port    424158848                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls1.port    403610624                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total    827769472                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               827769472                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           5255809                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 5255809    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             5255809                       # Request fanout histogram
system.membus.reqLayer0.occupancy         12922634941                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.6                       # Layer utilization (%)
system.membus.reqLayer1.occupancy         12366909623                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.6                       # Layer utilization (%)
system.membus.respLayer1.occupancy        49952541033                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              2.5                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.switch_cpus.numPwrStateTransitions            1                       # Number of power state transitions
system.switch_cpus.pwrStateResidencyTicks::OFF 3000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           5255609                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      2422279                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         9300478                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq              200                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp             200                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      5255609                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     15767427                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              15767427                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    827769344                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              827769344                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         6466948                       # Total snoops (count)
system.tol2bus.snoopTraffic                 155025920                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         11722757                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.448342                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.497324                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                6466949     55.17%     55.17% # Request fanout histogram
system.tol2bus.snoop_fanout::1                5255808     44.83%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           11722757                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         6403524558                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.3                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       10958361765                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.5                       # Layer utilization (%)
system.mem_ctrls0.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls0.bytes_read::.switch_cpus.data    346108416                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::total         346108416                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_written::.writebacks     78050432                       # Number of bytes written to this memory
system.mem_ctrls0.bytes_written::total       78050432                       # Number of bytes written to this memory
system.mem_ctrls0.num_reads::.switch_cpus.data      2703972                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::total            2703972                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_writes::.writebacks       609769                       # Number of write requests responded to by this memory
system.mem_ctrls0.num_writes::total            609769                       # Number of write requests responded to by this memory
system.mem_ctrls0.bw_read::.switch_cpus.data    170261114                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::total            170261114                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::.writebacks      38395349                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::total            38395349                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_total::.writebacks      38395349                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus.data    170261114                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::total           208656463                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.avgPriority_.writebacks::samples   1219538.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus.data::samples   5407944.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls0.priorityMaxLatency     0.000290156080                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls0.numReadWriteTurnArounds        68772                       # Number of turnarounds from READ to WRITE
system.mem_ctrls0.numWriteReadTurnArounds        68772                       # Number of turnarounds from WRITE to READ
system.mem_ctrls0.numStayReadState            9231003                       # Number of times bus staying in READ state
system.mem_ctrls0.numStayWriteState           1152302                       # Number of times bus staying in WRITE state
system.mem_ctrls0.readReqs                    2703972                       # Number of read requests accepted
system.mem_ctrls0.writeReqs                    609769                       # Number of write requests accepted
system.mem_ctrls0.readBursts                  5407944                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls0.writeBursts                 1219538                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls0.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls0.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls0.perBankRdBursts::0           230318                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::1           266066                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::2           243110                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::3           240296                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::4           416020                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::5           447974                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::6           656176                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::7           483084                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::8           361494                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::9           278304                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::10          409452                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::11          438196                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::12          214326                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::13          233518                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::14          204920                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::15          284690                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::0                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::1                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::2                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::3            13192                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::4           127920                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::5           204720                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::6           204936                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::7           207989                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::8            70400                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::9            31982                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::10          204672                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::11          153504                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::13               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::14             200                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::15               0                       # Per bank write bursts
system.mem_ctrls0.avgRdQLen                      2.00                       # Average read queue length when enqueuing
system.mem_ctrls0.avgWrQLen                     25.02                       # Average write queue length when enqueuing
system.mem_ctrls0.totQLat                114917914228                       # Total ticks spent queuing
system.mem_ctrls0.totBusLat               27039720000                       # Total ticks spent in databus transfers
system.mem_ctrls0.totMemAccLat           216316864228                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls0.avgQLat                    21249.83                       # Average queueing delay per DRAM burst
system.mem_ctrls0.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls0.avgMemAccLat               39999.83                       # Average memory access latency per DRAM burst
system.mem_ctrls0.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls0.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls0.readRowHits                 3174001                       # Number of row buffer hits during reads
system.mem_ctrls0.writeRowHits                1092692                       # Number of row buffer hits during writes
system.mem_ctrls0.readRowHitRate                58.69                       # Row buffer hit rate for reads
system.mem_ctrls0.writeRowHitRate               89.60                       # Row buffer hit rate for writes
system.mem_ctrls0.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::6              5407944                       # Read request sizes (log2)
system.mem_ctrls0.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::6             1219538                       # Write request sizes (log2)
system.mem_ctrls0.rdQLenPdf::0                2703972                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::1                2703972                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::2                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::3                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::15                 59513                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::16                 59581                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::17                 68841                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::18                 68774                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::19                 68773                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::20                 68773                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::21                 68773                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::22                 68773                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::23                 68772                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::24                 68772                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::25                 68772                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::26                 68772                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::27                 68772                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::28                 68772                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::29                 68772                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::30                 68772                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::31                 68772                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::32                 68772                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::33                     2                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.bytesPerActivate::samples      2360757                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::mean   179.669528                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::gmean   152.768172                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::stdev   160.416363                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::0-127        13295      0.56%      0.56% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::128-255      1962609     83.13%     83.70% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::256-383       196812      8.34%     92.03% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::384-511        69157      2.93%     94.96% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::512-639        35220      1.49%     96.46% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::640-767        21827      0.92%     97.38% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::768-895         4085      0.17%     97.55% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::896-1023         3921      0.17%     97.72% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::1024-1151        53831      2.28%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::total      2360757                       # Bytes accessed per row activation
system.mem_ctrls0.rdPerTurnAround::samples        68772                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::mean     78.635549                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::gmean    75.680754                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::stdev    22.430797                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::40-47         3435      4.99%      4.99% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::48-55         6090      8.86%     13.85% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::56-63         6795      9.88%     23.73% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::64-71         6384      9.28%     33.01% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::72-79        18474     26.86%     59.88% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::80-87         9444     13.73%     73.61% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::88-95         4951      7.20%     80.81% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::96-103         5101      7.42%     88.22% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::104-111         1801      2.62%     90.84% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::112-119         1700      2.47%     93.32% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::120-127            1      0.00%     93.32% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::128-135         1499      2.18%     95.50% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::136-143         3097      4.50%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::total        68772                       # Reads before turning the bus around for writes
system.mem_ctrls0.wrPerTurnAround::samples        68772                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::mean     17.732726                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::gmean    17.718779                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::stdev     0.683610                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::16            9227     13.42%     13.42% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::18           59507     86.53%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::19               3      0.00%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::20              35      0.05%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::total        68772                       # Writes before turning the bus around for reads
system.mem_ctrls0.bytesReadDRAM             346108416                       # Total number of bytes read from DRAM
system.mem_ctrls0.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls0.bytesWritten               78048960                       # Total number of bytes written to DRAM
system.mem_ctrls0.bytesReadSys              346108416                       # Total read bytes from the system interface side
system.mem_ctrls0.bytesWrittenSys            78050432                       # Total written bytes from the system interface side
system.mem_ctrls0.avgRdBW                      170.26                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBW                       38.39                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls0.avgRdBWSys                   170.26                       # Average system read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBWSys                    38.40                       # Average system write bandwidth in MiByte/s
system.mem_ctrls0.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls0.busUtil                        1.63                       # Data bus utilization in percentage
system.mem_ctrls0.busUtilRead                    1.33                       # Data bus utilization in percentage for reads
system.mem_ctrls0.busUtilWrite                   0.30                       # Data bus utilization in percentage for writes
system.mem_ctrls0.totGap                 2032809051033                       # Total gap between requests
system.mem_ctrls0.avgGap                    613448.38                       # Average gap between requests
system.mem_ctrls0.masterReadBytes::.switch_cpus.data    346108416                       # Per-master bytes read from memory
system.mem_ctrls0.masterWriteBytes::.writebacks     78048960                       # Per-master bytes write to memory
system.mem_ctrls0.masterReadRate::.switch_cpus.data 170261113.985074430704                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterWriteRate::.writebacks 38394625.096248783171                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls0.masterReadAccesses::.switch_cpus.data      5407944                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterWriteAccesses::.writebacks      1219538                       # Per-master write serviced memory accesses
system.mem_ctrls0.masterReadTotalLat::.switch_cpus.data 216316864228                       # Per-master read total memory access latency
system.mem_ctrls0.masterWriteTotalLat::.writebacks 45818244240291                       # Per-master write total memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus.data     39999.83                       # Per-master read average memory access latency
system.mem_ctrls0.masterWriteAvgLat::.writebacks  37570165.29                       # Per-master write average memory access latency
system.mem_ctrls0.pageHitRate                   64.38                       # Row buffer hit rate, read and write combined
system.mem_ctrls0.rank1.actEnergy          7897089900                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.rank1.preEnergy          4197383850                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.rank1.readEnergy        17313786000                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.rank1.writeEnergy        2405156760                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.rank1.refreshEnergy    160467752640.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.rank1.actBackEnergy    583165253520                       # Energy for active background per rank (pJ)
system.mem_ctrls0.rank1.preBackEnergy    289512317760                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.rank1.totalEnergy      1064958740430                       # Total energy per rank (pJ)
system.mem_ctrls0.rank1.averagePower       523.885156                       # Core power per rank (mW)
system.mem_ctrls0.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.rank1.memoryStateTime::IDLE 747152690553                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::REF  67879760000                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::ACT 1217777084749                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls0.rank0.actEnergy          8958779340                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.rank0.preEnergy          4761688965                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.rank0.readEnergy        21298934160                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.rank0.writeEnergy        3960711540                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.rank0.refreshEnergy    160467752640.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.rank0.actBackEnergy    773228271960                       # Energy for active background per rank (pJ)
system.mem_ctrls0.rank0.preBackEnergy    129459131520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.rank0.totalEnergy      1102135270125                       # Total energy per rank (pJ)
system.mem_ctrls0.rank0.averagePower       542.173406                       # Core power per rank (mW)
system.mem_ctrls0.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.rank0.memoryStateTime::IDLE 329511385920                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::REF  67879760000                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::ACT 1635418389382                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls1.bytes_read::.switch_cpus.data    326635136                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::total         326635136                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_written::.writebacks     76975488                       # Number of bytes written to this memory
system.mem_ctrls1.bytes_written::total       76975488                       # Number of bytes written to this memory
system.mem_ctrls1.num_reads::.switch_cpus.data      2551837                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::total            2551837                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_writes::.writebacks       601371                       # Number of write requests responded to by this memory
system.mem_ctrls1.num_writes::total            601371                       # Number of write requests responded to by this memory
system.mem_ctrls1.bw_read::.switch_cpus.data    160681623                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::total            160681623                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::.writebacks      37866552                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::total            37866552                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_total::.writebacks      37866552                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus.data    160681623                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::total           198548175                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.avgPriority_.writebacks::samples   1202742.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus.data::samples   5103674.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls1.priorityMaxLatency     0.000336165358                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls1.numReadWriteTurnArounds        68512                       # Number of turnarounds from READ to WRITE
system.mem_ctrls1.numWriteReadTurnArounds        68512                       # Number of turnarounds from WRITE to READ
system.mem_ctrls1.numStayReadState            8760250                       # Number of times bus staying in READ state
system.mem_ctrls1.numStayWriteState           1136614                       # Number of times bus staying in WRITE state
system.mem_ctrls1.readReqs                    2551837                       # Number of read requests accepted
system.mem_ctrls1.writeReqs                    601371                       # Number of write requests accepted
system.mem_ctrls1.readBursts                  5103674                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls1.writeBursts                 1202742                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls1.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls1.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls1.perBankRdBursts::0           207922                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::1           275878                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::2           179138                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::3           300682                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::4           313652                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::5           415782                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::6           656184                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::7           467078                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::8           284726                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::9           265514                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::10          457622                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::11          345440                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::12          243114                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::13          223920                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::14          265500                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::15          201522                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::0                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::1                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::2                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::3             3198                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::4           127920                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::5           204720                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::6           204732                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::7           204797                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::8            67200                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::9            35180                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::10          204674                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::11          150306                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::13               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::14               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::15               0                       # Per bank write bursts
system.mem_ctrls1.avgRdQLen                      2.00                       # Average read queue length when enqueuing
system.mem_ctrls1.avgWrQLen                     25.38                       # Average write queue length when enqueuing
system.mem_ctrls1.totQLat                110187476614                       # Total ticks spent queuing
system.mem_ctrls1.totBusLat               25518370000                       # Total ticks spent in databus transfers
system.mem_ctrls1.totMemAccLat           205881364114                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls1.avgQLat                    21589.83                       # Average queueing delay per DRAM burst
system.mem_ctrls1.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls1.avgMemAccLat               40339.83                       # Average memory access latency per DRAM burst
system.mem_ctrls1.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls1.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls1.readRowHits                 3011946                       # Number of row buffer hits during reads
system.mem_ctrls1.writeRowHits                1081712                       # Number of row buffer hits during writes
system.mem_ctrls1.readRowHitRate                59.02                       # Row buffer hit rate for reads
system.mem_ctrls1.writeRowHitRate               89.94                       # Row buffer hit rate for writes
system.mem_ctrls1.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::6              5103674                       # Read request sizes (log2)
system.mem_ctrls1.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::6             1202742                       # Write request sizes (log2)
system.mem_ctrls1.rdQLenPdf::0                2551837                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::1                2551837                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::2                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::3                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::15                 53011                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::16                 53267                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::17                 68766                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::18                 68512                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::19                 68512                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::20                 68512                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::21                 68512                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::22                 68512                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::23                 68512                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::24                 68512                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::25                 68512                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::26                 68512                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::27                 68512                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::28                 68512                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::29                 68512                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::30                 68512                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::31                 68512                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::32                 68512                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::33                     3                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.bytesPerActivate::samples      2212734                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::mean   182.402519                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::gmean   154.174699                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::stdev   164.475613                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::0-127         6252      0.28%      0.28% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::128-255      1838407     83.08%     83.37% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::256-383       184323      8.33%     91.70% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::384-511        60504      2.73%     94.43% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::512-639        37198      1.68%     96.11% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::640-767        23679      1.07%     97.18% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::768-895         5418      0.24%     97.43% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::896-1023         7721      0.35%     97.78% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::1024-1151        49232      2.22%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::total      2212734                       # Bytes accessed per row activation
system.mem_ctrls1.rdPerTurnAround::samples        68512                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::mean     74.492965                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::gmean    71.169466                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::stdev    22.327782                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::32-39          359      0.52%      0.52% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::40-47         8346     12.18%     12.71% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::48-55         6169      9.00%     21.71% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::56-63         9881     14.42%     36.13% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::64-71         9827     14.34%     50.48% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::72-79         9197     13.42%     63.90% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::80-87         4039      5.90%     69.80% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::88-95         6196      9.04%     78.84% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::96-103         5119      7.47%     86.31% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::104-111         4538      6.62%     92.93% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::112-119         3600      5.25%     98.19% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::120-127          923      1.35%     99.54% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::128-135          318      0.46%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::total        68512                       # Reads before turning the bus around for writes
system.mem_ctrls1.wrPerTurnAround::samples        68512                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::mean     17.554983                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::gmean    17.533574                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::stdev     0.849671                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::16           15501     22.63%     22.63% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::18           52754     77.00%     99.62% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::19               1      0.00%     99.63% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::20             256      0.37%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::total        68512                       # Writes before turning the bus around for reads
system.mem_ctrls1.bytesReadDRAM             326635136                       # Total number of bytes read from DRAM
system.mem_ctrls1.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls1.bytesWritten               76974528                       # Total number of bytes written to DRAM
system.mem_ctrls1.bytesReadSys              326635136                       # Total read bytes from the system interface side
system.mem_ctrls1.bytesWrittenSys            76975488                       # Total written bytes from the system interface side
system.mem_ctrls1.avgRdBW                      160.68                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBW                       37.87                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls1.avgRdBWSys                   160.68                       # Average system read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBWSys                    37.87                       # Average system write bandwidth in MiByte/s
system.mem_ctrls1.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls1.busUtil                        1.55                       # Data bus utilization in percentage
system.mem_ctrls1.busUtilRead                    1.26                       # Data bus utilization in percentage for reads
system.mem_ctrls1.busUtilWrite                   0.30                       # Data bus utilization in percentage for writes
system.mem_ctrls1.totGap                 2032808834610                       # Total gap between requests
system.mem_ctrls1.avgGap                    644679.59                       # Average gap between requests
system.mem_ctrls1.masterReadBytes::.switch_cpus.data    326635136                       # Per-master bytes read from memory
system.mem_ctrls1.masterWriteBytes::.writebacks     76974528                       # Per-master bytes write to memory
system.mem_ctrls1.masterReadRate::.switch_cpus.data 160681623.303913801908                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterWriteRate::.writebacks 37866079.759688086808                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls1.masterReadAccesses::.switch_cpus.data      5103674                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterWriteAccesses::.writebacks      1202742                       # Per-master write serviced memory accesses
system.mem_ctrls1.masterReadTotalLat::.switch_cpus.data 205881364114                       # Per-master read total memory access latency
system.mem_ctrls1.masterWriteTotalLat::.writebacks 47188902833261                       # Per-master write total memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus.data     40339.83                       # Per-master read average memory access latency
system.mem_ctrls1.masterWriteAvgLat::.writebacks  39234435.01                       # Per-master write average memory access latency
system.mem_ctrls1.pageHitRate                   64.91                       # Row buffer hit rate, read and write combined
system.mem_ctrls1.rank1.actEnergy          7338556260                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.rank1.preEnergy          3900516180                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.rank1.readEnergy        16331736120                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.rank1.writeEnergy        2387419200                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.rank1.refreshEnergy    160467752640.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.rank1.actBackEnergy    582165477510                       # Energy for active background per rank (pJ)
system.mem_ctrls1.rank1.preBackEnergy    290354194560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.rank1.totalEnergy      1062945652470                       # Total energy per rank (pJ)
system.mem_ctrls1.rank1.averagePower       522.894858                       # Core power per rank (mW)
system.mem_ctrls1.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.rank1.memoryStateTime::IDLE 749310555364                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::REF  67879760000                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::ACT 1215619219938                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.rank0.actEnergy          8460428760                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.rank0.preEnergy          4496809350                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.rank0.readEnergy        20108496240                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.rank0.writeEnergy        3890815740                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.rank0.refreshEnergy    160467752640.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.rank0.actBackEnergy    746776160550                       # Energy for active background per rank (pJ)
system.mem_ctrls1.rank0.preBackEnergy    151734011520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.rank0.totalEnergy      1095934474800                       # Total energy per rank (pJ)
system.mem_ctrls1.rank0.averagePower       539.123049                       # Core power per rank (mW)
system.mem_ctrls1.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.rank0.memoryStateTime::IDLE 387556795242                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::REF  67879760000                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::ACT 1577372980060                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.l2.demand_misses::.switch_cpus.data      5255809                       # number of demand (read+write) misses
system.l2.demand_misses::total                5255809                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus.data      5255809                       # number of overall misses
system.l2.overall_misses::total               5255809                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.data 479007462567                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     479007462567                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.data 479007462567                       # number of overall miss cycles
system.l2.overall_miss_latency::total    479007462567                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus.data      5255809                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              5255809                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data      5255809                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             5255809                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus.data            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::total                   1                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus.data            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::total                  1                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.data 91138.673907                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 91138.673907                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 91138.673907                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 91138.673907                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks             1211140                       # number of writebacks
system.l2.writebacks::total                   1211140                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.data      5255809                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           5255809                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data      5255809                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          5255809                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.data 434077569864                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 434077569864                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data 434077569864                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 434077569864                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.data            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total              1                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total             1                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 82590.057946                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 82590.057946                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 82590.057946                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 82590.057946                       # average overall mshr miss latency
system.l2.replacements                        6466948                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      1211139                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          1211139                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      1211139                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      1211139                       # number of WritebackDirty accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks      4044670                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total       4044670                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_misses::.switch_cpus.data          200                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 200                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data     16996920                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      16996920                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data          200                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               200                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 84984.600000                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 84984.600000                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data          200                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            200                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data     15281497                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     15281497                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 76407.485000                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 76407.485000                       # average ReadExReq mshr miss latency
system.l2.ReadSharedReq_misses::.switch_cpus.data      5255609                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         5255609                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data 478990465647                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 478990465647                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data      5255609                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       5255609                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 91138.908097                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 91138.908097                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data      5255609                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      5255609                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data 434062288367                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 434062288367                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data            1                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 82590.293221                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 82590.293221                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                           64                       # Cycle average of tags in use
system.l2.tags.total_refs                     6467012                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   6467012                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                             1                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      12.107499                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data         0.000448                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data    51.892053                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.189180                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.000007                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.810813                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024            64                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           46                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           18                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 174652836                       # Number of tag accesses
system.l2.tags.data_accesses                174652836                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       417                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::ON    967190464698                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF   2032809535302                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst   2002099734                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst   1333459296                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total       3335559030                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst   2002099734                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst   1333459296                       # number of overall hits
system.cpu.icache.overall_hits::total      3335559030                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          831                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            831                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          831                       # number of overall misses
system.cpu.icache.overall_misses::total           831                       # number of overall misses
system.cpu.icache.demand_accesses::.cpu.inst   2002100565                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst   1333459296                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total   3335559861                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst   2002100565                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst   1333459296                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total   3335559861                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000000                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000000                       # miss rate for overall accesses
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          207                       # number of writebacks
system.cpu.icache.writebacks::total               207                       # number of writebacks
system.cpu.icache.replacements                    207                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst   2002099734                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst   1333459296                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total      3335559030                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          831                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           831                       # number of ReadReq misses
system.cpu.icache.ReadReq_accesses::.cpu.inst   2002100565                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst   1333459296                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total   3335559861                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           623.810024                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          3335559861                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               831                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          4013910.783394                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   623.810024                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.999696                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999696                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          624                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          624                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses      130086835410                       # Number of tag accesses
system.cpu.icache.tags.data_accesses     130086835410                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    713904073                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data    496874470                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total       1210778543                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    713904073                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data    496874470                       # number of overall hits
system.cpu.dcache.overall_hits::total      1210778543                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      9758740                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data      5255709                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       15014449                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      9758740                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data      5255709                       # number of overall misses
system.cpu.dcache.overall_misses::total      15014449                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data 489991092447                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 489991092447                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data 489991092447                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 489991092447                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    723662813                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data    502130179                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total   1225792992                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    723662813                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data    502130179                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total   1225792992                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.013485                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.010467                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.012249                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.013485                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.010467                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.012249                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 93230.255413                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 32634.636972                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 93230.255413                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 32634.636972                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      6135658                       # number of writebacks
system.cpu.dcache.writebacks::total           6135658                       # number of writebacks
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data      5255709                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      5255709                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data      5255709                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      5255709                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data 485607831141                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 485607831141                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data 485607831141                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 485607831141                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.010467                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.004288                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.010467                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.004288                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 92396.255413                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 92396.255413                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 92396.255413                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 92396.255413                       # average overall mshr miss latency
system.cpu.dcache.replacements               15014452                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data    395777213                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data    283366683                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       679143896                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data      6215347                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data      5255509                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total      11470856                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data 489973678527                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 489973678527                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data    401992560                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data    288622192                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    690614752                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.015461                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.018209                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.016610                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 93230.489859                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 42714.656912                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data      5255509                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      5255509                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data 485590584021                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 485590584021                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.018209                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.007610                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 92396.489859                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 92396.489859                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data    318126860                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data    213507787                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      531634647                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data      3543393                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data          200                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      3543593                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data     17413920                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     17413920                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data    321670253                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data    213507987                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    535178240                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.011016                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.000001                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.006621                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 87069.600000                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total     4.914199                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data          200                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          200                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data     17247120                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     17247120                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.000001                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 86235.600000                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 86235.600000                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data     18837928                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::.switch_cpus.data     14740628                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total     33578556                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data          159                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::.switch_cpus.data          100                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          259                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.switch_cpus.data      7413009                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total      7413009                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data     18838087                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::.switch_cpus.data     14740728                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total     33578815                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.000008                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::.switch_cpus.data     0.000007                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.000008                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus.data 74130.090000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 28621.656371                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.switch_cpus.data          100                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          100                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus.data      7329609                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total      7329609                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus.data     0.000007                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus.data 73296.090000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 73296.090000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data     18838087                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::.switch_cpus.data     14740728                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total     33578815                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data     18838087                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::.switch_cpus.data     14740728                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total     33578815                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           255.999532                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs          1292950622                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs          15014708                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             86.112272                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle              1668                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   117.771657                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data   138.227876                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.460046                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.539953                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999998                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           41                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          163                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           52                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses       41389434612                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses      41389434612                       # Number of data accesses

---------- End Simulation Statistics   ----------
