Analysis for QUEUE_SIZE = 15, ENQ_ENA = 0

Frequency: 100 MHz -> Synthesis: 10s -> 10s
Frequency: 100 MHz -> Implementation: 38s -> 38s
Frequency: 100 MHz -> Power: 0.466 W
Frequency: 100 MHz -> CLB LUTs Used: 424
Frequency: 100 MHz -> CLB LUTs Util%: 0.30 %
Frequency: 100 MHz -> CLB Registers Used: 244
Frequency: 100 MHz -> CLB Registers Util%: 0.09 %
Frequency: 100 MHz -> BRAM Util: 0
Frequency: 100 MHz -> BRAM Util%: 0.00 %
Frequency: 100 MHz -> WNS: 5.674 ns
Frequency: 100 MHz -> Achieved Frequency: 231.160 MHz


Frequency: 150 MHz -> Synthesis: 8s -> 8s
Frequency: 150 MHz -> Implementation: 38s -> 38s
Frequency: 150 MHz -> Power: 0.475 W
Frequency: 150 MHz -> CLB LUTs Used: 424
Frequency: 150 MHz -> CLB LUTs Util%: 0.30 %
Frequency: 150 MHz -> CLB Registers Used: 244
Frequency: 150 MHz -> CLB Registers Util%: 0.09 %
Frequency: 150 MHz -> BRAM Util: 0
Frequency: 150 MHz -> BRAM Util%: 0.00 %
Frequency: 150 MHz -> WNS: 2.927 ns
Frequency: 150 MHz -> Achieved Frequency: 267.404 MHz


Frequency: 200 MHz -> Synthesis: 8s -> 8s
Frequency: 200 MHz -> Implementation: 47s -> 47s
Frequency: 200 MHz -> Power: 0.483 W
Frequency: 200 MHz -> CLB LUTs Used: 424
Frequency: 200 MHz -> CLB LUTs Util%: 0.30 %
Frequency: 200 MHz -> CLB Registers Used: 244
Frequency: 200 MHz -> CLB Registers Util%: 0.09 %
Frequency: 200 MHz -> BRAM Util: 0
Frequency: 200 MHz -> BRAM Util%: 0.00 %
Frequency: 200 MHz -> WNS: 1.376 ns
Frequency: 200 MHz -> Achieved Frequency: 275.938 MHz


Frequency: 250 MHz -> Synthesis: 8s -> 8s
Frequency: 250 MHz -> Implementation: 51s -> 51s
Frequency: 250 MHz -> Power: 0.492 W
Frequency: 250 MHz -> CLB LUTs Used: 425
Frequency: 250 MHz -> CLB LUTs Util%: 0.30 %
Frequency: 250 MHz -> CLB Registers Used: 244
Frequency: 250 MHz -> CLB Registers Util%: 0.09 %
Frequency: 250 MHz -> BRAM Util: 0
Frequency: 250 MHz -> BRAM Util%: 0.00 %
Frequency: 250 MHz -> WNS: 0.558 ns
Frequency: 250 MHz -> Achieved Frequency: 290.529 MHz


Frequency: 300 MHz -> Synthesis: 8s -> 8s
Frequency: 300 MHz -> Implementation: 40s -> 40s
Frequency: 300 MHz -> Power: 0.500 W
Frequency: 300 MHz -> CLB LUTs Used: 427
Frequency: 300 MHz -> CLB LUTs Util%: 0.30 %
Frequency: 300 MHz -> CLB Registers Used: 244
Frequency: 300 MHz -> CLB Registers Util%: 0.09 %
Frequency: 300 MHz -> BRAM Util: 0
Frequency: 300 MHz -> BRAM Util%: 0.00 %
Frequency: 300 MHz -> WNS: 0.453 ns
Frequency: 300 MHz -> Achieved Frequency: 347.182 MHz


Frequency: 350 MHz -> Synthesis: 8s -> 8s
Frequency: 350 MHz -> Implementation: 46s -> 46s
Frequency: 350 MHz -> Power: 0.506 W
Frequency: 350 MHz -> CLB LUTs Used: 428
Frequency: 350 MHz -> CLB LUTs Util%: 0.30 %
Frequency: 350 MHz -> CLB Registers Used: 244
Frequency: 350 MHz -> CLB Registers Util%: 0.09 %
Frequency: 350 MHz -> BRAM Util: 0
Frequency: 350 MHz -> BRAM Util%: 0.00 %
Frequency: 350 MHz -> WNS: 0.051 ns
Frequency: 350 MHz -> Achieved Frequency: 356.361 MHz


Frequency: 400 MHz -> Synthesis: 8s -> 8s
Frequency: 400 MHz -> Implementation: 1m 14s -> 74s
Frequency: 400 MHz -> Power: 0.520 W
Frequency: 400 MHz -> CLB LUTs Used: 445
Frequency: 400 MHz -> CLB LUTs Util%: 0.32 %
Frequency: 400 MHz -> CLB Registers Used: 244
Frequency: 400 MHz -> CLB Registers Util%: 0.09 %
Frequency: 400 MHz -> BRAM Util: 0
Frequency: 400 MHz -> BRAM Util%: 0.00 %
Frequency: 400 MHz -> WNS: -0.345 ns
Frequency: 400 MHz -> Achieved Frequency: 351.494 MHz


Frequency: 450 MHz -> Synthesis: 8s -> 8s
Frequency: 450 MHz -> Implementation: 1m 14s -> 74s
Frequency: 450 MHz -> Power: 0.523 W
Frequency: 450 MHz -> CLB LUTs Used: 440
Frequency: 450 MHz -> CLB LUTs Util%: 0.31 %
Frequency: 450 MHz -> CLB Registers Used: 244
Frequency: 450 MHz -> CLB Registers Util%: 0.09 %
Frequency: 450 MHz -> BRAM Util: 0
Frequency: 450 MHz -> BRAM Util%: 0.00 %
Frequency: 450 MHz -> WNS: -0.265 ns
Frequency: 450 MHz -> Achieved Frequency: 402.055 MHz


Frequency: 500 MHz -> Synthesis: 8s -> 8s
Frequency: 500 MHz -> Implementation: 1m 42s -> 102s
Frequency: 500 MHz -> Power: 0.534 W
Frequency: 500 MHz -> CLB LUTs Used: 457
Frequency: 500 MHz -> CLB LUTs Util%: 0.32 %
Frequency: 500 MHz -> CLB Registers Used: 244
Frequency: 500 MHz -> CLB Registers Util%: 0.09 %
Frequency: 500 MHz -> BRAM Util: 0
Frequency: 500 MHz -> BRAM Util%: 0.00 %
Frequency: 500 MHz -> WNS: -0.511 ns
Frequency: 500 MHz -> Achieved Frequency: 398.248 MHz


Frequency: 550 MHz -> Synthesis: 9s -> 9s
Frequency: 550 MHz -> Implementation: 1m 21s -> 81s
Frequency: 550 MHz -> Power: 0.543 W
Frequency: 550 MHz -> CLB LUTs Used: 448
Frequency: 550 MHz -> CLB LUTs Util%: 0.32 %
Frequency: 550 MHz -> CLB Registers Used: 245
Frequency: 550 MHz -> CLB Registers Util%: 0.09 %
Frequency: 550 MHz -> BRAM Util: 0
Frequency: 550 MHz -> BRAM Util%: 0.00 %
Frequency: 550 MHz -> WNS: -0.695 ns
Frequency: 550 MHz -> Achieved Frequency: 397.902 MHz


Frequency: 600 MHz -> Synthesis: 8s -> 8s
Frequency: 600 MHz -> Implementation: 1m 15s -> 75s
Frequency: 600 MHz -> Power: 0.550 W
Frequency: 600 MHz -> CLB LUTs Used: 449
Frequency: 600 MHz -> CLB LUTs Util%: 0.32 %
Frequency: 600 MHz -> CLB Registers Used: 245
Frequency: 600 MHz -> CLB Registers Util%: 0.09 %
Frequency: 600 MHz -> BRAM Util: 0
Frequency: 600 MHz -> BRAM Util%: 0.00 %
Frequency: 600 MHz -> WNS: -0.898 ns
Frequency: 600 MHz -> Achieved Frequency: 389.914 MHz


Frequency: 650 MHz -> Synthesis: 8s -> 8s
Frequency: 650 MHz -> Implementation: 1m 8s -> 68s
Frequency: 650 MHz -> Power: 0.556 W
Frequency: 650 MHz -> CLB LUTs Used: 450
Frequency: 650 MHz -> CLB LUTs Util%: 0.32 %
Frequency: 650 MHz -> CLB Registers Used: 246
Frequency: 650 MHz -> CLB Registers Util%: 0.09 %
Frequency: 650 MHz -> BRAM Util: 0
Frequency: 650 MHz -> BRAM Util%: 0.00 %
Frequency: 650 MHz -> WNS: -1.073 ns
Frequency: 650 MHz -> Achieved Frequency: 382.927 MHz


WNS exceeded -1 ns, finished

