// Seed: 2563827039
module module_0 (
    output tri1 id_0,
    input tri0 id_1,
    output tri0 id_2,
    output wor id_3,
    input supply0 id_4,
    input wire id_5,
    output wor id_6,
    output supply0 id_7,
    output wire id_8,
    input supply0 id_9,
    output tri1 id_10,
    output wand id_11,
    output supply1 id_12,
    input tri1 id_13,
    input wor id_14,
    output supply1 id_15,
    input supply0 id_16,
    input tri0 id_17,
    input supply1 id_18,
    input tri id_19,
    input supply1 id_20,
    output wor id_21,
    output tri id_22
);
  assign id_2 = 1;
  wire id_24;
  assign id_10 = 1;
  wire id_25;
endmodule
module module_1 (
    output wor id_0,
    output tri0 id_1,
    input supply1 id_2,
    input supply1 id_3,
    input uwire id_4,
    input wor id_5,
    input tri1 id_6,
    input wand id_7,
    input tri id_8,
    output wor id_9,
    input wor id_10,
    input supply1 id_11
    , id_23,
    input wire id_12,
    input tri1 id_13,
    input uwire id_14
    , id_24,
    input supply1 id_15,
    input wor id_16,
    input tri id_17,
    output uwire id_18,
    input tri1 id_19,
    input supply1 id_20,
    output wand id_21
);
  module_0(
      id_0,
      id_4,
      id_21,
      id_9,
      id_16,
      id_16,
      id_18,
      id_18,
      id_1,
      id_15,
      id_18,
      id_9,
      id_21,
      id_19,
      id_6,
      id_18,
      id_7,
      id_4,
      id_5,
      id_5,
      id_19,
      id_18,
      id_9
  );
endmodule
