{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1702248684608 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1702248684608 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 10 19:51:24 2023 " "Processing started: Sun Dec 10 19:51:24 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1702248684608 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1702248684608 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off mealey -c mealey --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off mealey -c mealey --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1702248684608 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1702248684744 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1702248684744 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "a A mealey.v(5) " "Verilog HDL Declaration information at mealey.v(5): object \"a\" differs only in case from object \"A\" in the same scope" {  } { { "mealey.v" "" { Text "/home/gabriel/Documents/Unifesp/LAB_CD/Verilog/lista_4/mealey/mealey.v" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1702248690418 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "b B mealey.v(5) " "Verilog HDL Declaration information at mealey.v(5): object \"b\" differs only in case from object \"B\" in the same scope" {  } { { "mealey.v" "" { Text "/home/gabriel/Documents/Unifesp/LAB_CD/Verilog/lista_4/mealey/mealey.v" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1702248690418 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "c C mealey.v(5) " "Verilog HDL Declaration information at mealey.v(5): object \"c\" differs only in case from object \"C\" in the same scope" {  } { { "mealey.v" "" { Text "/home/gabriel/Documents/Unifesp/LAB_CD/Verilog/lista_4/mealey/mealey.v" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1702248690418 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "d D mealey.v(5) " "Verilog HDL Declaration information at mealey.v(5): object \"d\" differs only in case from object \"D\" in the same scope" {  } { { "mealey.v" "" { Text "/home/gabriel/Documents/Unifesp/LAB_CD/Verilog/lista_4/mealey/mealey.v" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1702248690418 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "e E mealey.v(5) " "Verilog HDL Declaration information at mealey.v(5): object \"e\" differs only in case from object \"E\" in the same scope" {  } { { "mealey.v" "" { Text "/home/gabriel/Documents/Unifesp/LAB_CD/Verilog/lista_4/mealey/mealey.v" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1702248690418 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "f F mealey.v(5) " "Verilog HDL Declaration information at mealey.v(5): object \"f\" differs only in case from object \"F\" in the same scope" {  } { { "mealey.v" "" { Text "/home/gabriel/Documents/Unifesp/LAB_CD/Verilog/lista_4/mealey/mealey.v" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1702248690418 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "g G mealey.v(5) " "Verilog HDL Declaration information at mealey.v(5): object \"g\" differs only in case from object \"G\" in the same scope" {  } { { "mealey.v" "" { Text "/home/gabriel/Documents/Unifesp/LAB_CD/Verilog/lista_4/mealey/mealey.v" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1702248690418 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mealey.v 1 1 " "Found 1 design units, including 1 entities, in source file mealey.v" { { "Info" "ISGN_ENTITY_NAME" "1 mealey " "Found entity 1: mealey" {  } { { "mealey.v" "" { Text "/home/gabriel/Documents/Unifesp/LAB_CD/Verilog/lista_4/mealey/mealey.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702248690420 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1702248690420 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "mealey " "Elaborating entity \"mealey\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1702248690462 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 26 mealey.v(25) " "Verilog HDL assignment warning at mealey.v(25): truncated value with size 32 to match size of target (26)" {  } { { "mealey.v" "" { Text "/home/gabriel/Documents/Unifesp/LAB_CD/Verilog/lista_4/mealey/mealey.v" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1702248690463 "|mealey"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "stash mealey.v(30) " "Verilog HDL Always Construct warning at mealey.v(30): inferring latch(es) for variable \"stash\", which holds its previous value in one or more paths through the always construct" {  } { { "mealey.v" "" { Text "/home/gabriel/Documents/Unifesp/LAB_CD/Verilog/lista_4/mealey/mealey.v" 30 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1702248690465 "|mealey"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "segments mealey.v(30) " "Verilog HDL Always Construct warning at mealey.v(30): inferring latch(es) for variable \"segments\", which holds its previous value in one or more paths through the always construct" {  } { { "mealey.v" "" { Text "/home/gabriel/Documents/Unifesp/LAB_CD/Verilog/lista_4/mealey/mealey.v" 30 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1702248690465 "|mealey"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "segments\[0\] mealey.v(48) " "Inferred latch for \"segments\[0\]\" at mealey.v(48)" {  } { { "mealey.v" "" { Text "/home/gabriel/Documents/Unifesp/LAB_CD/Verilog/lista_4/mealey/mealey.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1702248690466 "|mealey"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "segments\[1\] mealey.v(48) " "Inferred latch for \"segments\[1\]\" at mealey.v(48)" {  } { { "mealey.v" "" { Text "/home/gabriel/Documents/Unifesp/LAB_CD/Verilog/lista_4/mealey/mealey.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1702248690466 "|mealey"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "segments\[2\] mealey.v(48) " "Inferred latch for \"segments\[2\]\" at mealey.v(48)" {  } { { "mealey.v" "" { Text "/home/gabriel/Documents/Unifesp/LAB_CD/Verilog/lista_4/mealey/mealey.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1702248690466 "|mealey"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "segments\[3\] mealey.v(48) " "Inferred latch for \"segments\[3\]\" at mealey.v(48)" {  } { { "mealey.v" "" { Text "/home/gabriel/Documents/Unifesp/LAB_CD/Verilog/lista_4/mealey/mealey.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1702248690466 "|mealey"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "segments\[4\] mealey.v(48) " "Inferred latch for \"segments\[4\]\" at mealey.v(48)" {  } { { "mealey.v" "" { Text "/home/gabriel/Documents/Unifesp/LAB_CD/Verilog/lista_4/mealey/mealey.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1702248690466 "|mealey"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "segments\[5\] mealey.v(48) " "Inferred latch for \"segments\[5\]\" at mealey.v(48)" {  } { { "mealey.v" "" { Text "/home/gabriel/Documents/Unifesp/LAB_CD/Verilog/lista_4/mealey/mealey.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1702248690466 "|mealey"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "segments\[6\] mealey.v(48) " "Inferred latch for \"segments\[6\]\" at mealey.v(48)" {  } { { "mealey.v" "" { Text "/home/gabriel/Documents/Unifesp/LAB_CD/Verilog/lista_4/mealey/mealey.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1702248690466 "|mealey"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stash\[0\] mealey.v(48) " "Inferred latch for \"stash\[0\]\" at mealey.v(48)" {  } { { "mealey.v" "" { Text "/home/gabriel/Documents/Unifesp/LAB_CD/Verilog/lista_4/mealey/mealey.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1702248690466 "|mealey"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stash\[1\] mealey.v(48) " "Inferred latch for \"stash\[1\]\" at mealey.v(48)" {  } { { "mealey.v" "" { Text "/home/gabriel/Documents/Unifesp/LAB_CD/Verilog/lista_4/mealey/mealey.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1702248690467 "|mealey"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stash\[2\] mealey.v(48) " "Inferred latch for \"stash\[2\]\" at mealey.v(48)" {  } { { "mealey.v" "" { Text "/home/gabriel/Documents/Unifesp/LAB_CD/Verilog/lista_4/mealey/mealey.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1702248690467 "|mealey"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stash\[3\] mealey.v(48) " "Inferred latch for \"stash\[3\]\" at mealey.v(48)" {  } { { "mealey.v" "" { Text "/home/gabriel/Documents/Unifesp/LAB_CD/Verilog/lista_4/mealey/mealey.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1702248690467 "|mealey"}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 4 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1154 " "Peak virtual memory: 1154 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1702248690505 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 10 19:51:30 2023 " "Processing ended: Sun Dec 10 19:51:30 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1702248690505 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1702248690505 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1702248690505 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1702248690505 ""}
