BCMA_CC_PMU6_4706_PROC_P2DIV_SHIFT	,	V_82
BCMA_CC_PPL_P1_MASK	,	V_64
bcma_err	,	F_26
"Workarounds unknown or not needed for device 0x%04X\n"	,	L_2
bcma_pmu_get_clockcpu	,	F_23
BCMA_CC_PPL_MDIV_MASK	,	V_70
BCMA_CC_PMU_CAP	,	V_40
BCMA_CC_PLLCTL_ADDR	,	V_4
BCMA_CC_REGCTL_DATA	,	V_12
enable	,	V_23
tmp	,	V_56
BCMA_CC_PPL_P1_SHIFT	,	V_65
bcma_pmu_clock	,	F_19
pmu	,	V_41
BCMA_CC_PPL_P2_MASK	,	V_66
id	,	V_19
BCMA_CC_PMU6_4706_PROCPLL_OFF	,	V_76
val	,	V_24
BCMA_CCTRL_43224B0_12MA_LED_DRIVE	,	V_38
bcma_chipco_pll_maskset	,	F_5
bcma_chipco_chipctl_maskset	,	F_7
bcma_pmu_spuravoid_pllupdate	,	F_25
BCMA_CC_PMU_CAP_REVISION	,	V_42
BCMA_CC_PMU6_4706_PROC_NDIV_INT_MASK	,	V_77
BCMA_CC_PMU6_4706_PROC_P1DIV_SHIFT	,	V_80
BCMA_CC_PMU5_MAINPLL_CPU	,	V_90
BCMA_CC_PMU1_PLL0_PC0_P1DIV_SHIFT	,	V_97
bcma_cc_write32	,	F_2
bcma_cc_set32	,	F_16
phypll_offset	,	V_92
bcma_pmu_workarounds	,	F_13
BCMA_CC_PMU1_PLL0_PC2_NDIV_INT_MASK	,	V_99
BCMA_CHIP_ID_BCM5357	,	V_48
BCMA_CHIP_ID_BCM5356	,	V_51
BCMA_CC_PMU_HT_CLOCK	,	V_88
BCMA_CHIP_ID_BCM43431	,	V_33
BCMA_CC_PPL_M14_OFF	,	V_68
bcma_cc_mask32	,	F_15
BCMA_CC_PPL_MDIV_WIDTH	,	V_69
BCMA_CC_PMU_ALP_CLOCK	,	V_53
BCMA_CC_PMU5_MAINPLL_SSB	,	V_84
BCMA_CHIP_ID_BCM4706	,	V_52
ndiv	,	V_57
BCMA_CC_CHIPST_4706_PKG_OPTION	,	V_83
bcma_chipco_bcm4331_ext_pa_lines_ctl	,	F_12
bcma_pmu_init	,	F_14
bcma_debug	,	F_10
bcma_cc_read32	,	F_3
bcm5357_bcm43236_p1div	,	V_93
BCMA_CC_PMU_MINRES_MSK	,	V_21
bcma_pmu_alp_clock	,	F_17
BCMA_CC_PMU4716_MAINPLL_PLL0	,	V_61
cc	,	V_2
BCMA_CC_PPL_P1P2_OFF	,	V_63
set	,	V_8
u8	,	T_2
BCMA_CHIP_ID_BCM43421	,	V_35
bcma_bus	,	V_13
"Found rev %u PMU (capabilities 0x%08X)\n"	,	L_3
BCMA_CC_PMU6_4706_PROC_NDIV_INT_SHIFT	,	V_78
spuravoid	,	V_91
m	,	V_55
bcma_chipco_pll_read	,	F_1
BCMA_CHIP_ID_BCM43428	,	V_108
BCMA_CHIPCTL_4331_EXTPA_EN	,	V_26
p1div	,	V_74
BCMA_CC_PMU4706_MAINPLL_PLL0	,	V_87
pll0	,	V_54
BCMA_CC_PMU5357_MAINPLL_PLL0	,	V_86
min_msk	,	V_16
BCMA_CCTRL_43224A0_12MA_LED_DRIVE	,	V_37
bcma_pmu_resources_init	,	F_9
max_msk	,	V_17
BCMA_CC_PMU_PLL_CTL4	,	V_104
bus	,	V_14
BCMA_CC_PMU_PLL_CTL5	,	V_105
BCMA_CC_PPL_NDIV_SHIFT	,	V_73
BCMA_CC_PMU_PLL_CTL0	,	V_95
BCMA_CC_PMU_PLL_CTL1	,	V_102
mdelay	,	F_11
BCMA_CC_PMU_PLL_CTL2	,	V_98
BCMA_CC_PMU_PLL_CTL3	,	V_103
bcma_chipco_pll_write	,	F_4
BCMA_CHIPCTL_4331_EXTPA_EN2	,	V_30
BCMA_CHIP_ID_BCM53572	,	V_50
u32	,	T_1
rev	,	V_29
offset	,	V_3
BCMA_CC_PPL_NM5_OFF	,	V_71
bcma_pmu_clock_bcm4706	,	F_21
BCMA_CHIP_ID_BCM4313	,	V_20
BCMA_CHIP_ID_BCM4716	,	V_45
BCMA_CC_PMU1_PLL0_PC0_P1DIV_MASK	,	V_96
core	,	V_15
bcm5357_bcm43236_ndiv	,	V_94
"PMU resource config unknown or not needed for device 0x%04X\n"	,	L_1
BCMA_CC_PMU6_4706_PROC_P1DIV_MASK	,	V_79
bcma_warn	,	F_18
BCMA_CC_PMU1_PLL0_PC2_NDIV_INT_SHIFT	,	V_100
BCMA_CC_CHIPCTL_DATA	,	V_10
bcma_drv_cc	,	V_1
fc	,	V_60
p1	,	V_58
p2	,	V_59
BCMA_CC_REGCTL_ADDR	,	V_11
BCMA_CC_CHIPCTL	,	V_25
BCMA_CC_CHIPSTAT	,	V_62
BUG_ON	,	F_20
bcma_cc_maskset32	,	F_6
"No backplane clock specified for %04X device, pmu rev. %d, using default %d Hz\n"	,	L_5
BCMA_CHIP_ID_BCM4748	,	V_46
pkg	,	V_27
BCMA_CHIP_ID_BCM4749	,	V_49
BCMA_CC_PPL_P2_SHIFT	,	V_67
p2div	,	V_75
"Unknown spuravoidance settings for chip 0x%04X, not changing PLL\n"	,	L_6
BCMA_CC_PLLCTL_DATA	,	V_5
BCMA_CC_PMU_MAXRES_MSK	,	V_22
BCMA_CC_PMU_CTL_NOILPONW	,	V_44
bcma_pmu_spuravoid_pll_write	,	F_24
value	,	V_6
BCMA_CC_PMU_CTL	,	V_43
chipinfo	,	V_18
mask	,	V_7
BCMA_CHIP_ID_BCM47162	,	V_47
BCMA_CHIP_ID_BCM43224	,	V_34
BCMA_CHIP_ID_BCM43225	,	V_101
BCMA_CC_CHIPCTL_ADDR	,	V_9
BCMA_CHIP_ID_BCM43227	,	V_106
BCMA_CCTRL_4313_12MA_LED_DRIVE	,	V_31
"No ALP clock specified for %04X device, pmu rev. %d, using default %d Hz\n"	,	L_4
BCMA_CCTRL_43224_GPIO_TOGGLE	,	V_36
BCMA_CHIP_ID_BCM43228	,	V_107
bcma_chipco_regctl_maskset	,	F_8
pmucap	,	V_39
bcma_pmu_get_clockcontrol	,	F_22
BCMA_CC_PPL_NDIV_MASK	,	V_72
pll	,	V_89
BCMA_CC_PMU6_4706_PROC_P2DIV_MASK	,	V_81
BCMA_CC_PMU5356_MAINPLL_PLL0	,	V_85
BCMA_CHIPCTL_4331_EXTPA_ON_GPIO2_5	,	V_28
BCMA_CHIP_ID_BCM4331	,	V_32
