#-----------------------------------------------------------
# Vivado v2016.3 (64-bit)
# SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
# IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
# Start of session at: Wed Nov 28 13:41:54 2018
# Process ID: 15600
# Current directory: H:/ENEL 384/Project/project_new
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent9704 H:\ENEL 384\Project\project_new\project_new.xpr
# Log file: H:/ENEL 384/Project/project_new/vivado.log
# Journal file: H:/ENEL 384/Project/project_new\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {H:/ENEL 384/Project/project_new/project_new.xpr}
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-3] IP Output Repository Path: Could not find the directory 'H:/ENEL 384/Project/project_new/project_new.cache/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2016.3/data/ip'.
reset_run synth_1
launch_runs impl_1
[Wed Nov 28 13:55:55 2018] Launched synth_1...
Run output will be captured here: H:/ENEL 384/Project/project_new/project_new.runs/synth_1/runme.log
[Wed Nov 28 13:55:55 2018] Launched impl_1...
Run output will be captured here: H:/ENEL 384/Project/project_new/project_new.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream
[Wed Nov 28 13:57:57 2018] Launched impl_1...
Run output will be captured here: H:/ENEL 384/Project/project_new/project_new.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2016.3
  **** Build date : Oct 10 2016-19:47:06
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292745473A
set_property PROGRAM.FILE {H:/ENEL 384/Project/project_new/project_new.runs/impl_1/project_384.bit} [lindex [get_hw_devices xc7a100t_0] 0]
current_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
set_property PROBES.FILE {} [lindex [get_hw_devices xc7a100t_0] 0]
set_property PROGRAM.FILE {H:/ENEL 384/Project/project_new/project_new.runs/impl_1/project_384.bit} [lindex [get_hw_devices xc7a100t_0] 0]
program_hw_devices [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
set_property PROBES.FILE {} [lindex [get_hw_devices xc7a100t_0] 0]
set_property PROGRAM.FILE {H:/ENEL 384/Project/project_new/project_new.runs/impl_1/project_384.bit} [lindex [get_hw_devices xc7a100t_0] 0]
program_hw_devices [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
reset_run synth_1
launch_runs impl_1
[Wed Nov 28 14:34:50 2018] Launched synth_1...
Run output will be captured here: H:/ENEL 384/Project/project_new/project_new.runs/synth_1/runme.log
[Wed Nov 28 14:34:50 2018] Launched impl_1...
Run output will be captured here: H:/ENEL 384/Project/project_new/project_new.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream
[Wed Nov 28 14:37:10 2018] Launched impl_1...
Run output will be captured here: H:/ENEL 384/Project/project_new/project_new.runs/impl_1/runme.log
exit
INFO: [Common 17-206] Exiting Vivado at Wed Nov 28 14:42:30 2018...
