
AI.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .eeprom_emul  00000000  08008000  08008000  000401fc  2**0
                  CONTENTS
  2 .text         00014ecc  08010000  08010000  00020000  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  3 .rodata       00004eec  08024ecc  08024ecc  00034ecc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .ARM          00000008  08029db8  08029db8  00039db8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .init_array   00000004  08029dc0  08029dc0  00039dc0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .fini_array   00000004  08029dc4  08029dc4  00039dc4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .data         000001fc  20000000  08029dc8  00040000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .ccmram       00000000  10000000  10000000  000401fc  2**0
                  CONTENTS
  9 .bss          0000bac4  200001fc  200001fc  000401fc  2**2
                  ALLOC
 10 ._user_heap_stack 0000c000  2000bcc0  2000bcc0  000401fc  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000401fc  2**0
                  CONTENTS, READONLY
 12 .debug_info   0004c844  00000000  00000000  0004022c  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 000090a7  00000000  00000000  0008ca70  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00002158  00000000  00000000  00095b18  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00001ea0  00000000  00000000  00097c70  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_line   00016974  00000000  00000000  00099b10  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_str    00009fca  00000000  00000000  000b0484  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .comment      0000007c  00000000  00000000  000ba44e  2**0
                  CONTENTS, READONLY
 19 .debug_frame  00008610  00000000  00000000  000ba4cc  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08010000 <__do_global_dtors_aux>:
 8010000:	b510      	push	{r4, lr}
 8010002:	4c05      	ldr	r4, [pc, #20]	; (8010018 <__do_global_dtors_aux+0x18>)
 8010004:	7823      	ldrb	r3, [r4, #0]
 8010006:	b933      	cbnz	r3, 8010016 <__do_global_dtors_aux+0x16>
 8010008:	4b04      	ldr	r3, [pc, #16]	; (801001c <__do_global_dtors_aux+0x1c>)
 801000a:	b113      	cbz	r3, 8010012 <__do_global_dtors_aux+0x12>
 801000c:	4804      	ldr	r0, [pc, #16]	; (8010020 <__do_global_dtors_aux+0x20>)
 801000e:	f3af 8000 	nop.w
 8010012:	2301      	movs	r3, #1
 8010014:	7023      	strb	r3, [r4, #0]
 8010016:	bd10      	pop	{r4, pc}
 8010018:	200001fc 	.word	0x200001fc
 801001c:	00000000 	.word	0x00000000
 8010020:	08024eb4 	.word	0x08024eb4

08010024 <frame_dummy>:
 8010024:	b508      	push	{r3, lr}
 8010026:	4b03      	ldr	r3, [pc, #12]	; (8010034 <frame_dummy+0x10>)
 8010028:	b11b      	cbz	r3, 8010032 <frame_dummy+0xe>
 801002a:	4903      	ldr	r1, [pc, #12]	; (8010038 <frame_dummy+0x14>)
 801002c:	4803      	ldr	r0, [pc, #12]	; (801003c <frame_dummy+0x18>)
 801002e:	f3af 8000 	nop.w
 8010032:	bd08      	pop	{r3, pc}
 8010034:	00000000 	.word	0x00000000
 8010038:	20000200 	.word	0x20000200
 801003c:	08024eb4 	.word	0x08024eb4

08010040 <strcmp>:
 8010040:	f810 2b01 	ldrb.w	r2, [r0], #1
 8010044:	f811 3b01 	ldrb.w	r3, [r1], #1
 8010048:	2a01      	cmp	r2, #1
 801004a:	bf28      	it	cs
 801004c:	429a      	cmpcs	r2, r3
 801004e:	d0f7      	beq.n	8010040 <strcmp>
 8010050:	1ad0      	subs	r0, r2, r3
 8010052:	4770      	bx	lr

08010054 <strlen>:
 8010054:	4603      	mov	r3, r0
 8010056:	f813 2b01 	ldrb.w	r2, [r3], #1
 801005a:	2a00      	cmp	r2, #0
 801005c:	d1fb      	bne.n	8010056 <strlen+0x2>
 801005e:	1a18      	subs	r0, r3, r0
 8010060:	3801      	subs	r0, #1
 8010062:	4770      	bx	lr

08010064 <__aeabi_uldivmod>:
 8010064:	b953      	cbnz	r3, 801007c <__aeabi_uldivmod+0x18>
 8010066:	b94a      	cbnz	r2, 801007c <__aeabi_uldivmod+0x18>
 8010068:	2900      	cmp	r1, #0
 801006a:	bf08      	it	eq
 801006c:	2800      	cmpeq	r0, #0
 801006e:	bf1c      	itt	ne
 8010070:	f04f 31ff 	movne.w	r1, #4294967295
 8010074:	f04f 30ff 	movne.w	r0, #4294967295
 8010078:	f000 b97a 	b.w	8010370 <__aeabi_idiv0>
 801007c:	f1ad 0c08 	sub.w	ip, sp, #8
 8010080:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8010084:	f000 f806 	bl	8010094 <__udivmoddi4>
 8010088:	f8dd e004 	ldr.w	lr, [sp, #4]
 801008c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8010090:	b004      	add	sp, #16
 8010092:	4770      	bx	lr

08010094 <__udivmoddi4>:
 8010094:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8010098:	468c      	mov	ip, r1
 801009a:	460d      	mov	r5, r1
 801009c:	4604      	mov	r4, r0
 801009e:	9e08      	ldr	r6, [sp, #32]
 80100a0:	2b00      	cmp	r3, #0
 80100a2:	d151      	bne.n	8010148 <__udivmoddi4+0xb4>
 80100a4:	428a      	cmp	r2, r1
 80100a6:	4617      	mov	r7, r2
 80100a8:	d96d      	bls.n	8010186 <__udivmoddi4+0xf2>
 80100aa:	fab2 fe82 	clz	lr, r2
 80100ae:	f1be 0f00 	cmp.w	lr, #0
 80100b2:	d00b      	beq.n	80100cc <__udivmoddi4+0x38>
 80100b4:	f1ce 0c20 	rsb	ip, lr, #32
 80100b8:	fa01 f50e 	lsl.w	r5, r1, lr
 80100bc:	fa20 fc0c 	lsr.w	ip, r0, ip
 80100c0:	fa02 f70e 	lsl.w	r7, r2, lr
 80100c4:	ea4c 0c05 	orr.w	ip, ip, r5
 80100c8:	fa00 f40e 	lsl.w	r4, r0, lr
 80100cc:	ea4f 4a17 	mov.w	sl, r7, lsr #16
 80100d0:	0c25      	lsrs	r5, r4, #16
 80100d2:	fbbc f8fa 	udiv	r8, ip, sl
 80100d6:	fa1f f987 	uxth.w	r9, r7
 80100da:	fb0a cc18 	mls	ip, sl, r8, ip
 80100de:	ea45 450c 	orr.w	r5, r5, ip, lsl #16
 80100e2:	fb08 f309 	mul.w	r3, r8, r9
 80100e6:	42ab      	cmp	r3, r5
 80100e8:	d90a      	bls.n	8010100 <__udivmoddi4+0x6c>
 80100ea:	19ed      	adds	r5, r5, r7
 80100ec:	f108 32ff 	add.w	r2, r8, #4294967295
 80100f0:	f080 8123 	bcs.w	801033a <__udivmoddi4+0x2a6>
 80100f4:	42ab      	cmp	r3, r5
 80100f6:	f240 8120 	bls.w	801033a <__udivmoddi4+0x2a6>
 80100fa:	f1a8 0802 	sub.w	r8, r8, #2
 80100fe:	443d      	add	r5, r7
 8010100:	1aed      	subs	r5, r5, r3
 8010102:	b2a4      	uxth	r4, r4
 8010104:	fbb5 f0fa 	udiv	r0, r5, sl
 8010108:	fb0a 5510 	mls	r5, sl, r0, r5
 801010c:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8010110:	fb00 f909 	mul.w	r9, r0, r9
 8010114:	45a1      	cmp	r9, r4
 8010116:	d909      	bls.n	801012c <__udivmoddi4+0x98>
 8010118:	19e4      	adds	r4, r4, r7
 801011a:	f100 33ff 	add.w	r3, r0, #4294967295
 801011e:	f080 810a 	bcs.w	8010336 <__udivmoddi4+0x2a2>
 8010122:	45a1      	cmp	r9, r4
 8010124:	f240 8107 	bls.w	8010336 <__udivmoddi4+0x2a2>
 8010128:	3802      	subs	r0, #2
 801012a:	443c      	add	r4, r7
 801012c:	eba4 0409 	sub.w	r4, r4, r9
 8010130:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8010134:	2100      	movs	r1, #0
 8010136:	2e00      	cmp	r6, #0
 8010138:	d061      	beq.n	80101fe <__udivmoddi4+0x16a>
 801013a:	fa24 f40e 	lsr.w	r4, r4, lr
 801013e:	2300      	movs	r3, #0
 8010140:	6034      	str	r4, [r6, #0]
 8010142:	6073      	str	r3, [r6, #4]
 8010144:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8010148:	428b      	cmp	r3, r1
 801014a:	d907      	bls.n	801015c <__udivmoddi4+0xc8>
 801014c:	2e00      	cmp	r6, #0
 801014e:	d054      	beq.n	80101fa <__udivmoddi4+0x166>
 8010150:	2100      	movs	r1, #0
 8010152:	e886 0021 	stmia.w	r6, {r0, r5}
 8010156:	4608      	mov	r0, r1
 8010158:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801015c:	fab3 f183 	clz	r1, r3
 8010160:	2900      	cmp	r1, #0
 8010162:	f040 808e 	bne.w	8010282 <__udivmoddi4+0x1ee>
 8010166:	42ab      	cmp	r3, r5
 8010168:	d302      	bcc.n	8010170 <__udivmoddi4+0xdc>
 801016a:	4282      	cmp	r2, r0
 801016c:	f200 80fa 	bhi.w	8010364 <__udivmoddi4+0x2d0>
 8010170:	1a84      	subs	r4, r0, r2
 8010172:	eb65 0503 	sbc.w	r5, r5, r3
 8010176:	2001      	movs	r0, #1
 8010178:	46ac      	mov	ip, r5
 801017a:	2e00      	cmp	r6, #0
 801017c:	d03f      	beq.n	80101fe <__udivmoddi4+0x16a>
 801017e:	e886 1010 	stmia.w	r6, {r4, ip}
 8010182:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8010186:	b912      	cbnz	r2, 801018e <__udivmoddi4+0xfa>
 8010188:	2701      	movs	r7, #1
 801018a:	fbb7 f7f2 	udiv	r7, r7, r2
 801018e:	fab7 fe87 	clz	lr, r7
 8010192:	f1be 0f00 	cmp.w	lr, #0
 8010196:	d134      	bne.n	8010202 <__udivmoddi4+0x16e>
 8010198:	1beb      	subs	r3, r5, r7
 801019a:	0c3a      	lsrs	r2, r7, #16
 801019c:	fa1f fc87 	uxth.w	ip, r7
 80101a0:	2101      	movs	r1, #1
 80101a2:	fbb3 f8f2 	udiv	r8, r3, r2
 80101a6:	0c25      	lsrs	r5, r4, #16
 80101a8:	fb02 3318 	mls	r3, r2, r8, r3
 80101ac:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
 80101b0:	fb0c f308 	mul.w	r3, ip, r8
 80101b4:	42ab      	cmp	r3, r5
 80101b6:	d907      	bls.n	80101c8 <__udivmoddi4+0x134>
 80101b8:	19ed      	adds	r5, r5, r7
 80101ba:	f108 30ff 	add.w	r0, r8, #4294967295
 80101be:	d202      	bcs.n	80101c6 <__udivmoddi4+0x132>
 80101c0:	42ab      	cmp	r3, r5
 80101c2:	f200 80d1 	bhi.w	8010368 <__udivmoddi4+0x2d4>
 80101c6:	4680      	mov	r8, r0
 80101c8:	1aed      	subs	r5, r5, r3
 80101ca:	b2a3      	uxth	r3, r4
 80101cc:	fbb5 f0f2 	udiv	r0, r5, r2
 80101d0:	fb02 5510 	mls	r5, r2, r0, r5
 80101d4:	ea43 4405 	orr.w	r4, r3, r5, lsl #16
 80101d8:	fb0c fc00 	mul.w	ip, ip, r0
 80101dc:	45a4      	cmp	ip, r4
 80101de:	d907      	bls.n	80101f0 <__udivmoddi4+0x15c>
 80101e0:	19e4      	adds	r4, r4, r7
 80101e2:	f100 33ff 	add.w	r3, r0, #4294967295
 80101e6:	d202      	bcs.n	80101ee <__udivmoddi4+0x15a>
 80101e8:	45a4      	cmp	ip, r4
 80101ea:	f200 80b8 	bhi.w	801035e <__udivmoddi4+0x2ca>
 80101ee:	4618      	mov	r0, r3
 80101f0:	eba4 040c 	sub.w	r4, r4, ip
 80101f4:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 80101f8:	e79d      	b.n	8010136 <__udivmoddi4+0xa2>
 80101fa:	4631      	mov	r1, r6
 80101fc:	4630      	mov	r0, r6
 80101fe:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8010202:	f1ce 0420 	rsb	r4, lr, #32
 8010206:	fa05 f30e 	lsl.w	r3, r5, lr
 801020a:	fa07 f70e 	lsl.w	r7, r7, lr
 801020e:	fa20 f804 	lsr.w	r8, r0, r4
 8010212:	0c3a      	lsrs	r2, r7, #16
 8010214:	fa25 f404 	lsr.w	r4, r5, r4
 8010218:	ea48 0803 	orr.w	r8, r8, r3
 801021c:	fbb4 f1f2 	udiv	r1, r4, r2
 8010220:	ea4f 4518 	mov.w	r5, r8, lsr #16
 8010224:	fb02 4411 	mls	r4, r2, r1, r4
 8010228:	fa1f fc87 	uxth.w	ip, r7
 801022c:	ea45 4504 	orr.w	r5, r5, r4, lsl #16
 8010230:	fb01 f30c 	mul.w	r3, r1, ip
 8010234:	42ab      	cmp	r3, r5
 8010236:	fa00 f40e 	lsl.w	r4, r0, lr
 801023a:	d909      	bls.n	8010250 <__udivmoddi4+0x1bc>
 801023c:	19ed      	adds	r5, r5, r7
 801023e:	f101 30ff 	add.w	r0, r1, #4294967295
 8010242:	f080 808a 	bcs.w	801035a <__udivmoddi4+0x2c6>
 8010246:	42ab      	cmp	r3, r5
 8010248:	f240 8087 	bls.w	801035a <__udivmoddi4+0x2c6>
 801024c:	3902      	subs	r1, #2
 801024e:	443d      	add	r5, r7
 8010250:	1aeb      	subs	r3, r5, r3
 8010252:	fa1f f588 	uxth.w	r5, r8
 8010256:	fbb3 f0f2 	udiv	r0, r3, r2
 801025a:	fb02 3310 	mls	r3, r2, r0, r3
 801025e:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
 8010262:	fb00 f30c 	mul.w	r3, r0, ip
 8010266:	42ab      	cmp	r3, r5
 8010268:	d907      	bls.n	801027a <__udivmoddi4+0x1e6>
 801026a:	19ed      	adds	r5, r5, r7
 801026c:	f100 38ff 	add.w	r8, r0, #4294967295
 8010270:	d26f      	bcs.n	8010352 <__udivmoddi4+0x2be>
 8010272:	42ab      	cmp	r3, r5
 8010274:	d96d      	bls.n	8010352 <__udivmoddi4+0x2be>
 8010276:	3802      	subs	r0, #2
 8010278:	443d      	add	r5, r7
 801027a:	1aeb      	subs	r3, r5, r3
 801027c:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8010280:	e78f      	b.n	80101a2 <__udivmoddi4+0x10e>
 8010282:	f1c1 0720 	rsb	r7, r1, #32
 8010286:	fa22 f807 	lsr.w	r8, r2, r7
 801028a:	408b      	lsls	r3, r1
 801028c:	fa05 f401 	lsl.w	r4, r5, r1
 8010290:	ea48 0303 	orr.w	r3, r8, r3
 8010294:	fa20 fe07 	lsr.w	lr, r0, r7
 8010298:	ea4f 4c13 	mov.w	ip, r3, lsr #16
 801029c:	40fd      	lsrs	r5, r7
 801029e:	ea4e 0e04 	orr.w	lr, lr, r4
 80102a2:	fbb5 f9fc 	udiv	r9, r5, ip
 80102a6:	ea4f 441e 	mov.w	r4, lr, lsr #16
 80102aa:	fb0c 5519 	mls	r5, ip, r9, r5
 80102ae:	fa1f f883 	uxth.w	r8, r3
 80102b2:	ea44 4505 	orr.w	r5, r4, r5, lsl #16
 80102b6:	fb09 f408 	mul.w	r4, r9, r8
 80102ba:	42ac      	cmp	r4, r5
 80102bc:	fa02 f201 	lsl.w	r2, r2, r1
 80102c0:	fa00 fa01 	lsl.w	sl, r0, r1
 80102c4:	d908      	bls.n	80102d8 <__udivmoddi4+0x244>
 80102c6:	18ed      	adds	r5, r5, r3
 80102c8:	f109 30ff 	add.w	r0, r9, #4294967295
 80102cc:	d243      	bcs.n	8010356 <__udivmoddi4+0x2c2>
 80102ce:	42ac      	cmp	r4, r5
 80102d0:	d941      	bls.n	8010356 <__udivmoddi4+0x2c2>
 80102d2:	f1a9 0902 	sub.w	r9, r9, #2
 80102d6:	441d      	add	r5, r3
 80102d8:	1b2d      	subs	r5, r5, r4
 80102da:	fa1f fe8e 	uxth.w	lr, lr
 80102de:	fbb5 f0fc 	udiv	r0, r5, ip
 80102e2:	fb0c 5510 	mls	r5, ip, r0, r5
 80102e6:	ea4e 4405 	orr.w	r4, lr, r5, lsl #16
 80102ea:	fb00 f808 	mul.w	r8, r0, r8
 80102ee:	45a0      	cmp	r8, r4
 80102f0:	d907      	bls.n	8010302 <__udivmoddi4+0x26e>
 80102f2:	18e4      	adds	r4, r4, r3
 80102f4:	f100 35ff 	add.w	r5, r0, #4294967295
 80102f8:	d229      	bcs.n	801034e <__udivmoddi4+0x2ba>
 80102fa:	45a0      	cmp	r8, r4
 80102fc:	d927      	bls.n	801034e <__udivmoddi4+0x2ba>
 80102fe:	3802      	subs	r0, #2
 8010300:	441c      	add	r4, r3
 8010302:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8010306:	eba4 0408 	sub.w	r4, r4, r8
 801030a:	fba0 8902 	umull	r8, r9, r0, r2
 801030e:	454c      	cmp	r4, r9
 8010310:	46c6      	mov	lr, r8
 8010312:	464d      	mov	r5, r9
 8010314:	d315      	bcc.n	8010342 <__udivmoddi4+0x2ae>
 8010316:	d012      	beq.n	801033e <__udivmoddi4+0x2aa>
 8010318:	b156      	cbz	r6, 8010330 <__udivmoddi4+0x29c>
 801031a:	ebba 030e 	subs.w	r3, sl, lr
 801031e:	eb64 0405 	sbc.w	r4, r4, r5
 8010322:	fa04 f707 	lsl.w	r7, r4, r7
 8010326:	40cb      	lsrs	r3, r1
 8010328:	431f      	orrs	r7, r3
 801032a:	40cc      	lsrs	r4, r1
 801032c:	6037      	str	r7, [r6, #0]
 801032e:	6074      	str	r4, [r6, #4]
 8010330:	2100      	movs	r1, #0
 8010332:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8010336:	4618      	mov	r0, r3
 8010338:	e6f8      	b.n	801012c <__udivmoddi4+0x98>
 801033a:	4690      	mov	r8, r2
 801033c:	e6e0      	b.n	8010100 <__udivmoddi4+0x6c>
 801033e:	45c2      	cmp	sl, r8
 8010340:	d2ea      	bcs.n	8010318 <__udivmoddi4+0x284>
 8010342:	ebb8 0e02 	subs.w	lr, r8, r2
 8010346:	eb69 0503 	sbc.w	r5, r9, r3
 801034a:	3801      	subs	r0, #1
 801034c:	e7e4      	b.n	8010318 <__udivmoddi4+0x284>
 801034e:	4628      	mov	r0, r5
 8010350:	e7d7      	b.n	8010302 <__udivmoddi4+0x26e>
 8010352:	4640      	mov	r0, r8
 8010354:	e791      	b.n	801027a <__udivmoddi4+0x1e6>
 8010356:	4681      	mov	r9, r0
 8010358:	e7be      	b.n	80102d8 <__udivmoddi4+0x244>
 801035a:	4601      	mov	r1, r0
 801035c:	e778      	b.n	8010250 <__udivmoddi4+0x1bc>
 801035e:	3802      	subs	r0, #2
 8010360:	443c      	add	r4, r7
 8010362:	e745      	b.n	80101f0 <__udivmoddi4+0x15c>
 8010364:	4608      	mov	r0, r1
 8010366:	e708      	b.n	801017a <__udivmoddi4+0xe6>
 8010368:	f1a8 0802 	sub.w	r8, r8, #2
 801036c:	443d      	add	r5, r7
 801036e:	e72b      	b.n	80101c8 <__udivmoddi4+0x134>

08010370 <__aeabi_idiv0>:
 8010370:	4770      	bx	lr
 8010372:	bf00      	nop

08010374 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8010374:	b580      	push	{r7, lr}
 8010376:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8010378:	4a0e      	ldr	r2, [pc, #56]	; (80103b4 <HAL_Init+0x40>)
 801037a:	4b0e      	ldr	r3, [pc, #56]	; (80103b4 <HAL_Init+0x40>)
 801037c:	681b      	ldr	r3, [r3, #0]
 801037e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8010382:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8010384:	4a0b      	ldr	r2, [pc, #44]	; (80103b4 <HAL_Init+0x40>)
 8010386:	4b0b      	ldr	r3, [pc, #44]	; (80103b4 <HAL_Init+0x40>)
 8010388:	681b      	ldr	r3, [r3, #0]
 801038a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 801038e:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8010390:	4a08      	ldr	r2, [pc, #32]	; (80103b4 <HAL_Init+0x40>)
 8010392:	4b08      	ldr	r3, [pc, #32]	; (80103b4 <HAL_Init+0x40>)
 8010394:	681b      	ldr	r3, [r3, #0]
 8010396:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 801039a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 801039c:	2003      	movs	r0, #3
 801039e:	f000 f90e 	bl	80105be <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80103a2:	2005      	movs	r0, #5
 80103a4:	f013 fdae 	bl	8023f04 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80103a8:	f013 fd80 	bl	8023eac <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80103ac:	2300      	movs	r3, #0
}
 80103ae:	4618      	mov	r0, r3
 80103b0:	bd80      	pop	{r7, pc}
 80103b2:	bf00      	nop
 80103b4:	40023c00 	.word	0x40023c00

080103b8 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80103b8:	b480      	push	{r7}
 80103ba:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80103bc:	4b06      	ldr	r3, [pc, #24]	; (80103d8 <HAL_IncTick+0x20>)
 80103be:	781b      	ldrb	r3, [r3, #0]
 80103c0:	461a      	mov	r2, r3
 80103c2:	4b06      	ldr	r3, [pc, #24]	; (80103dc <HAL_IncTick+0x24>)
 80103c4:	681b      	ldr	r3, [r3, #0]
 80103c6:	4413      	add	r3, r2
 80103c8:	4a04      	ldr	r2, [pc, #16]	; (80103dc <HAL_IncTick+0x24>)
 80103ca:	6013      	str	r3, [r2, #0]
}
 80103cc:	bf00      	nop
 80103ce:	46bd      	mov	sp, r7
 80103d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80103d4:	4770      	bx	lr
 80103d6:	bf00      	nop
 80103d8:	20000000 	.word	0x20000000
 80103dc:	2000440c 	.word	0x2000440c

080103e0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80103e0:	b480      	push	{r7}
 80103e2:	af00      	add	r7, sp, #0
  return uwTick;
 80103e4:	4b03      	ldr	r3, [pc, #12]	; (80103f4 <HAL_GetTick+0x14>)
 80103e6:	681b      	ldr	r3, [r3, #0]
}
 80103e8:	4618      	mov	r0, r3
 80103ea:	46bd      	mov	sp, r7
 80103ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80103f0:	4770      	bx	lr
 80103f2:	bf00      	nop
 80103f4:	2000440c 	.word	0x2000440c

080103f8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80103f8:	b580      	push	{r7, lr}
 80103fa:	b084      	sub	sp, #16
 80103fc:	af00      	add	r7, sp, #0
 80103fe:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8010400:	f7ff ffee 	bl	80103e0 <HAL_GetTick>
 8010404:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8010406:	687b      	ldr	r3, [r7, #4]
 8010408:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 801040a:	68fb      	ldr	r3, [r7, #12]
 801040c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8010410:	d005      	beq.n	801041e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8010412:	4b09      	ldr	r3, [pc, #36]	; (8010438 <HAL_Delay+0x40>)
 8010414:	781b      	ldrb	r3, [r3, #0]
 8010416:	461a      	mov	r2, r3
 8010418:	68fb      	ldr	r3, [r7, #12]
 801041a:	4413      	add	r3, r2
 801041c:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 801041e:	bf00      	nop
 8010420:	f7ff ffde 	bl	80103e0 <HAL_GetTick>
 8010424:	4602      	mov	r2, r0
 8010426:	68bb      	ldr	r3, [r7, #8]
 8010428:	1ad2      	subs	r2, r2, r3
 801042a:	68fb      	ldr	r3, [r7, #12]
 801042c:	429a      	cmp	r2, r3
 801042e:	d3f7      	bcc.n	8010420 <HAL_Delay+0x28>
  {
  }
}
 8010430:	bf00      	nop
 8010432:	3710      	adds	r7, #16
 8010434:	46bd      	mov	sp, r7
 8010436:	bd80      	pop	{r7, pc}
 8010438:	20000000 	.word	0x20000000

0801043c <NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 801043c:	b480      	push	{r7}
 801043e:	b085      	sub	sp, #20
 8010440:	af00      	add	r7, sp, #0
 8010442:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8010444:	687b      	ldr	r3, [r7, #4]
 8010446:	f003 0307 	and.w	r3, r3, #7
 801044a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 801044c:	4b0c      	ldr	r3, [pc, #48]	; (8010480 <NVIC_SetPriorityGrouping+0x44>)
 801044e:	68db      	ldr	r3, [r3, #12]
 8010450:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8010452:	68ba      	ldr	r2, [r7, #8]
 8010454:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8010458:	4013      	ands	r3, r2
 801045a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << 8U)                      );              /* Insert write key and priorty group */
 801045c:	68fb      	ldr	r3, [r7, #12]
 801045e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8010460:	68bb      	ldr	r3, [r7, #8]
 8010462:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8010464:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8010468:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 801046c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 801046e:	4a04      	ldr	r2, [pc, #16]	; (8010480 <NVIC_SetPriorityGrouping+0x44>)
 8010470:	68bb      	ldr	r3, [r7, #8]
 8010472:	60d3      	str	r3, [r2, #12]
}
 8010474:	bf00      	nop
 8010476:	3714      	adds	r7, #20
 8010478:	46bd      	mov	sp, r7
 801047a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801047e:	4770      	bx	lr
 8010480:	e000ed00 	.word	0xe000ed00

08010484 <NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t NVIC_GetPriorityGrouping(void)
{
 8010484:	b480      	push	{r7}
 8010486:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8010488:	4b04      	ldr	r3, [pc, #16]	; (801049c <NVIC_GetPriorityGrouping+0x18>)
 801048a:	68db      	ldr	r3, [r3, #12]
 801048c:	0a1b      	lsrs	r3, r3, #8
 801048e:	f003 0307 	and.w	r3, r3, #7
}
 8010492:	4618      	mov	r0, r3
 8010494:	46bd      	mov	sp, r7
 8010496:	f85d 7b04 	ldr.w	r7, [sp], #4
 801049a:	4770      	bx	lr
 801049c:	e000ed00 	.word	0xe000ed00

080104a0 <NVIC_EnableIRQ>:
  \brief   Enable External Interrupt
  \details Enables a device-specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80104a0:	b480      	push	{r7}
 80104a2:	b083      	sub	sp, #12
 80104a4:	af00      	add	r7, sp, #0
 80104a6:	4603      	mov	r3, r0
 80104a8:	71fb      	strb	r3, [r7, #7]
  NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 80104aa:	4909      	ldr	r1, [pc, #36]	; (80104d0 <NVIC_EnableIRQ+0x30>)
 80104ac:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80104b0:	095b      	lsrs	r3, r3, #5
 80104b2:	79fa      	ldrb	r2, [r7, #7]
 80104b4:	f002 021f 	and.w	r2, r2, #31
 80104b8:	2001      	movs	r0, #1
 80104ba:	fa00 f202 	lsl.w	r2, r0, r2
 80104be:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 80104c2:	bf00      	nop
 80104c4:	370c      	adds	r7, #12
 80104c6:	46bd      	mov	sp, r7
 80104c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80104cc:	4770      	bx	lr
 80104ce:	bf00      	nop
 80104d0:	e000e100 	.word	0xe000e100

080104d4 <NVIC_DisableIRQ>:
  \brief   Disable External Interrupt
  \details Disables a device-specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)
{
 80104d4:	b480      	push	{r7}
 80104d6:	b083      	sub	sp, #12
 80104d8:	af00      	add	r7, sp, #0
 80104da:	4603      	mov	r3, r0
 80104dc:	71fb      	strb	r3, [r7, #7]
  NVIC->ICER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 80104de:	4909      	ldr	r1, [pc, #36]	; (8010504 <NVIC_DisableIRQ+0x30>)
 80104e0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80104e4:	095b      	lsrs	r3, r3, #5
 80104e6:	79fa      	ldrb	r2, [r7, #7]
 80104e8:	f002 021f 	and.w	r2, r2, #31
 80104ec:	2001      	movs	r0, #1
 80104ee:	fa00 f202 	lsl.w	r2, r0, r2
 80104f2:	3320      	adds	r3, #32
 80104f4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 80104f8:	bf00      	nop
 80104fa:	370c      	adds	r7, #12
 80104fc:	46bd      	mov	sp, r7
 80104fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010502:	4770      	bx	lr
 8010504:	e000e100 	.word	0xe000e100

08010508 <NVIC_SetPriority>:
  \note    The priority cannot be set for every core interrupt.
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8010508:	b480      	push	{r7}
 801050a:	b083      	sub	sp, #12
 801050c:	af00      	add	r7, sp, #0
 801050e:	4603      	mov	r3, r0
 8010510:	6039      	str	r1, [r7, #0]
 8010512:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) < 0)
 8010514:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8010518:	2b00      	cmp	r3, #0
 801051a:	da0b      	bge.n	8010534 <NVIC_SetPriority+0x2c>
  {
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 801051c:	490d      	ldr	r1, [pc, #52]	; (8010554 <NVIC_SetPriority+0x4c>)
 801051e:	79fb      	ldrb	r3, [r7, #7]
 8010520:	f003 030f 	and.w	r3, r3, #15
 8010524:	3b04      	subs	r3, #4
 8010526:	683a      	ldr	r2, [r7, #0]
 8010528:	b2d2      	uxtb	r2, r2
 801052a:	0112      	lsls	r2, r2, #4
 801052c:	b2d2      	uxtb	r2, r2
 801052e:	440b      	add	r3, r1
 8010530:	761a      	strb	r2, [r3, #24]
  }
  else
  {
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8010532:	e009      	b.n	8010548 <NVIC_SetPriority+0x40>
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8010534:	4908      	ldr	r1, [pc, #32]	; (8010558 <NVIC_SetPriority+0x50>)
 8010536:	f997 3007 	ldrsb.w	r3, [r7, #7]
 801053a:	683a      	ldr	r2, [r7, #0]
 801053c:	b2d2      	uxtb	r2, r2
 801053e:	0112      	lsls	r2, r2, #4
 8010540:	b2d2      	uxtb	r2, r2
 8010542:	440b      	add	r3, r1
 8010544:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8010548:	bf00      	nop
 801054a:	370c      	adds	r7, #12
 801054c:	46bd      	mov	sp, r7
 801054e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010552:	4770      	bx	lr
 8010554:	e000ed00 	.word	0xe000ed00
 8010558:	e000e100 	.word	0xe000e100

0801055c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 801055c:	b480      	push	{r7}
 801055e:	b089      	sub	sp, #36	; 0x24
 8010560:	af00      	add	r7, sp, #0
 8010562:	60f8      	str	r0, [r7, #12]
 8010564:	60b9      	str	r1, [r7, #8]
 8010566:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8010568:	68fb      	ldr	r3, [r7, #12]
 801056a:	f003 0307 	and.w	r3, r3, #7
 801056e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8010570:	69fb      	ldr	r3, [r7, #28]
 8010572:	f1c3 0307 	rsb	r3, r3, #7
 8010576:	2b04      	cmp	r3, #4
 8010578:	bf28      	it	cs
 801057a:	2304      	movcs	r3, #4
 801057c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 801057e:	69fb      	ldr	r3, [r7, #28]
 8010580:	3304      	adds	r3, #4
 8010582:	2b06      	cmp	r3, #6
 8010584:	d902      	bls.n	801058c <NVIC_EncodePriority+0x30>
 8010586:	69fb      	ldr	r3, [r7, #28]
 8010588:	3b03      	subs	r3, #3
 801058a:	e000      	b.n	801058e <NVIC_EncodePriority+0x32>
 801058c:	2300      	movs	r3, #0
 801058e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8010590:	2201      	movs	r2, #1
 8010592:	69bb      	ldr	r3, [r7, #24]
 8010594:	fa02 f303 	lsl.w	r3, r2, r3
 8010598:	1e5a      	subs	r2, r3, #1
 801059a:	68bb      	ldr	r3, [r7, #8]
 801059c:	401a      	ands	r2, r3
 801059e:	697b      	ldr	r3, [r7, #20]
 80105a0:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80105a2:	2101      	movs	r1, #1
 80105a4:	697b      	ldr	r3, [r7, #20]
 80105a6:	fa01 f303 	lsl.w	r3, r1, r3
 80105aa:	1e59      	subs	r1, r3, #1
 80105ac:	687b      	ldr	r3, [r7, #4]
 80105ae:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80105b0:	4313      	orrs	r3, r2
         );
}
 80105b2:	4618      	mov	r0, r3
 80105b4:	3724      	adds	r7, #36	; 0x24
 80105b6:	46bd      	mov	sp, r7
 80105b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80105bc:	4770      	bx	lr

080105be <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80105be:	b580      	push	{r7, lr}
 80105c0:	b082      	sub	sp, #8
 80105c2:	af00      	add	r7, sp, #0
 80105c4:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80105c6:	6878      	ldr	r0, [r7, #4]
 80105c8:	f7ff ff38 	bl	801043c <NVIC_SetPriorityGrouping>
}
 80105cc:	bf00      	nop
 80105ce:	3708      	adds	r7, #8
 80105d0:	46bd      	mov	sp, r7
 80105d2:	bd80      	pop	{r7, pc}

080105d4 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80105d4:	b580      	push	{r7, lr}
 80105d6:	b086      	sub	sp, #24
 80105d8:	af00      	add	r7, sp, #0
 80105da:	4603      	mov	r3, r0
 80105dc:	60b9      	str	r1, [r7, #8]
 80105de:	607a      	str	r2, [r7, #4]
 80105e0:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80105e2:	2300      	movs	r3, #0
 80105e4:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80105e6:	f7ff ff4d 	bl	8010484 <NVIC_GetPriorityGrouping>
 80105ea:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80105ec:	687a      	ldr	r2, [r7, #4]
 80105ee:	68b9      	ldr	r1, [r7, #8]
 80105f0:	6978      	ldr	r0, [r7, #20]
 80105f2:	f7ff ffb3 	bl	801055c <NVIC_EncodePriority>
 80105f6:	4602      	mov	r2, r0
 80105f8:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80105fc:	4611      	mov	r1, r2
 80105fe:	4618      	mov	r0, r3
 8010600:	f7ff ff82 	bl	8010508 <NVIC_SetPriority>
}
 8010604:	bf00      	nop
 8010606:	3718      	adds	r7, #24
 8010608:	46bd      	mov	sp, r7
 801060a:	bd80      	pop	{r7, pc}

0801060c <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 801060c:	b580      	push	{r7, lr}
 801060e:	b082      	sub	sp, #8
 8010610:	af00      	add	r7, sp, #0
 8010612:	4603      	mov	r3, r0
 8010614:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8010616:	f997 3007 	ldrsb.w	r3, [r7, #7]
 801061a:	4618      	mov	r0, r3
 801061c:	f7ff ff40 	bl	80104a0 <NVIC_EnableIRQ>
}
 8010620:	bf00      	nop
 8010622:	3708      	adds	r7, #8
 8010624:	46bd      	mov	sp, r7
 8010626:	bd80      	pop	{r7, pc}

08010628 <HAL_NVIC_DisableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8010628:	b580      	push	{r7, lr}
 801062a:	b082      	sub	sp, #8
 801062c:	af00      	add	r7, sp, #0
 801062e:	4603      	mov	r3, r0
 8010630:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
 8010632:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8010636:	4618      	mov	r0, r3
 8010638:	f7ff ff4c 	bl	80104d4 <NVIC_DisableIRQ>
}
 801063c:	bf00      	nop
 801063e:	3708      	adds	r7, #8
 8010640:	46bd      	mov	sp, r7
 8010642:	bd80      	pop	{r7, pc}

08010644 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8010644:	b480      	push	{r7}
 8010646:	b083      	sub	sp, #12
 8010648:	af00      	add	r7, sp, #0
 801064a:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 801064c:	687b      	ldr	r3, [r7, #4]
 801064e:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8010652:	b2db      	uxtb	r3, r3
 8010654:	2b02      	cmp	r3, #2
 8010656:	d004      	beq.n	8010662 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8010658:	687b      	ldr	r3, [r7, #4]
 801065a:	2280      	movs	r2, #128	; 0x80
 801065c:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 801065e:	2301      	movs	r3, #1
 8010660:	e00c      	b.n	801067c <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8010662:	687b      	ldr	r3, [r7, #4]
 8010664:	2205      	movs	r2, #5
 8010666:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 801066a:	687b      	ldr	r3, [r7, #4]
 801066c:	681b      	ldr	r3, [r3, #0]
 801066e:	687a      	ldr	r2, [r7, #4]
 8010670:	6812      	ldr	r2, [r2, #0]
 8010672:	6812      	ldr	r2, [r2, #0]
 8010674:	f022 0201 	bic.w	r2, r2, #1
 8010678:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 801067a:	2300      	movs	r3, #0
}
 801067c:	4618      	mov	r0, r3
 801067e:	370c      	adds	r7, #12
 8010680:	46bd      	mov	sp, r7
 8010682:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010686:	4770      	bx	lr

08010688 <HAL_ETH_Init>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_Init(ETH_HandleTypeDef *heth)
{
 8010688:	b580      	push	{r7, lr}
 801068a:	b088      	sub	sp, #32
 801068c:	af00      	add	r7, sp, #0
 801068e:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg1 = 0U, phyreg = 0U;
 8010690:	2300      	movs	r3, #0
 8010692:	61fb      	str	r3, [r7, #28]
 8010694:	2300      	movs	r3, #0
 8010696:	60fb      	str	r3, [r7, #12]
  uint32_t hclk = 60000000U;
 8010698:	4baa      	ldr	r3, [pc, #680]	; (8010944 <HAL_ETH_Init+0x2bc>)
 801069a:	61bb      	str	r3, [r7, #24]
  uint32_t tickstart = 0U;
 801069c:	2300      	movs	r3, #0
 801069e:	617b      	str	r3, [r7, #20]
  uint32_t err = ETH_SUCCESS;
 80106a0:	2300      	movs	r3, #0
 80106a2:	613b      	str	r3, [r7, #16]
  
  /* Check the ETH peripheral state */
  if(heth == NULL)
 80106a4:	687b      	ldr	r3, [r7, #4]
 80106a6:	2b00      	cmp	r3, #0
 80106a8:	d101      	bne.n	80106ae <HAL_ETH_Init+0x26>
  {
    return HAL_ERROR;
 80106aa:	2301      	movs	r3, #1
 80106ac:	e185      	b.n	80109ba <HAL_ETH_Init+0x332>
  assert_param(IS_ETH_AUTONEGOTIATION(heth->Init.AutoNegotiation));
  assert_param(IS_ETH_RX_MODE(heth->Init.RxMode));
  assert_param(IS_ETH_CHECKSUM_MODE(heth->Init.ChecksumMode));
  assert_param(IS_ETH_MEDIA_INTERFACE(heth->Init.MediaInterface));  
  
  if(heth->State == HAL_ETH_STATE_RESET)
 80106ae:	687b      	ldr	r3, [r7, #4]
 80106b0:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80106b4:	b2db      	uxtb	r3, r3
 80106b6:	2b00      	cmp	r3, #0
 80106b8:	d106      	bne.n	80106c8 <HAL_ETH_Init+0x40>
  {
    /* Allocate lock resource and initialize it */
    heth->Lock = HAL_UNLOCKED;
 80106ba:	687b      	ldr	r3, [r7, #4]
 80106bc:	2200      	movs	r2, #0
 80106be:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
    /* Init the low level hardware : GPIO, CLOCK, NVIC. */
    HAL_ETH_MspInit(heth);
 80106c2:	6878      	ldr	r0, [r7, #4]
 80106c4:	f012 fd96 	bl	80231f4 <HAL_ETH_MspInit>
  }
  
  /* Enable SYSCFG Clock */
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80106c8:	2300      	movs	r3, #0
 80106ca:	60bb      	str	r3, [r7, #8]
 80106cc:	4a9e      	ldr	r2, [pc, #632]	; (8010948 <HAL_ETH_Init+0x2c0>)
 80106ce:	4b9e      	ldr	r3, [pc, #632]	; (8010948 <HAL_ETH_Init+0x2c0>)
 80106d0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80106d2:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80106d6:	6453      	str	r3, [r2, #68]	; 0x44
 80106d8:	4b9b      	ldr	r3, [pc, #620]	; (8010948 <HAL_ETH_Init+0x2c0>)
 80106da:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80106dc:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80106e0:	60bb      	str	r3, [r7, #8]
 80106e2:	68bb      	ldr	r3, [r7, #8]
  
  /* Select MII or RMII Mode*/
  SYSCFG->PMC &= ~(SYSCFG_PMC_MII_RMII_SEL);
 80106e4:	4a99      	ldr	r2, [pc, #612]	; (801094c <HAL_ETH_Init+0x2c4>)
 80106e6:	4b99      	ldr	r3, [pc, #612]	; (801094c <HAL_ETH_Init+0x2c4>)
 80106e8:	685b      	ldr	r3, [r3, #4]
 80106ea:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 80106ee:	6053      	str	r3, [r2, #4]
  SYSCFG->PMC |= (uint32_t)heth->Init.MediaInterface;
 80106f0:	4996      	ldr	r1, [pc, #600]	; (801094c <HAL_ETH_Init+0x2c4>)
 80106f2:	4b96      	ldr	r3, [pc, #600]	; (801094c <HAL_ETH_Init+0x2c4>)
 80106f4:	685a      	ldr	r2, [r3, #4]
 80106f6:	687b      	ldr	r3, [r7, #4]
 80106f8:	6a1b      	ldr	r3, [r3, #32]
 80106fa:	4313      	orrs	r3, r2
 80106fc:	604b      	str	r3, [r1, #4]
  
  /* Ethernet Software reset */
  /* Set the SWR bit: resets all MAC subsystem internal registers and logic */
  /* After reset all the registers holds their respective reset values */
  (heth->Instance)->DMABMR |= ETH_DMABMR_SR;
 80106fe:	687b      	ldr	r3, [r7, #4]
 8010700:	681b      	ldr	r3, [r3, #0]
 8010702:	687a      	ldr	r2, [r7, #4]
 8010704:	6812      	ldr	r2, [r2, #0]
 8010706:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 801070a:	6812      	ldr	r2, [r2, #0]
 801070c:	f042 0201 	orr.w	r2, r2, #1
 8010710:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8010714:	601a      	str	r2, [r3, #0]
  
  /* Get tick */
  tickstart = HAL_GetTick();
 8010716:	f7ff fe63 	bl	80103e0 <HAL_GetTick>
 801071a:	6178      	str	r0, [r7, #20]
  
  /* Wait for software reset */
  while (((heth->Instance)->DMABMR & ETH_DMABMR_SR) != (uint32_t)RESET)
 801071c:	e011      	b.n	8010742 <HAL_ETH_Init+0xba>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > ETH_TIMEOUT_SWRESET)
 801071e:	f7ff fe5f 	bl	80103e0 <HAL_GetTick>
 8010722:	4602      	mov	r2, r0
 8010724:	697b      	ldr	r3, [r7, #20]
 8010726:	1ad3      	subs	r3, r2, r3
 8010728:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 801072c:	d909      	bls.n	8010742 <HAL_ETH_Init+0xba>
    {     
      heth->State= HAL_ETH_STATE_TIMEOUT;
 801072e:	687b      	ldr	r3, [r7, #4]
 8010730:	2203      	movs	r2, #3
 8010732:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
      /* Process Unlocked */
      __HAL_UNLOCK(heth);
 8010736:	687b      	ldr	r3, [r7, #4]
 8010738:	2200      	movs	r2, #0
 801073a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
    
      /* Note: The SWR is not performed if the ETH_RX_CLK or the ETH_TX_CLK are  
         not available, please check your external PHY or the IO configuration */
      return HAL_TIMEOUT;
 801073e:	2303      	movs	r3, #3
 8010740:	e13b      	b.n	80109ba <HAL_ETH_Init+0x332>
  while (((heth->Instance)->DMABMR & ETH_DMABMR_SR) != (uint32_t)RESET)
 8010742:	687b      	ldr	r3, [r7, #4]
 8010744:	681b      	ldr	r3, [r3, #0]
 8010746:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 801074a:	681b      	ldr	r3, [r3, #0]
 801074c:	f003 0301 	and.w	r3, r3, #1
 8010750:	2b00      	cmp	r3, #0
 8010752:	d1e4      	bne.n	801071e <HAL_ETH_Init+0x96>
    }
  }
  
  /*-------------------------------- MAC Initialization ----------------------*/
  /* Get the ETHERNET MACMIIAR value */
  tmpreg1 = (heth->Instance)->MACMIIAR;
 8010754:	687b      	ldr	r3, [r7, #4]
 8010756:	681b      	ldr	r3, [r3, #0]
 8010758:	691b      	ldr	r3, [r3, #16]
 801075a:	61fb      	str	r3, [r7, #28]
  /* Clear CSR Clock Range CR[2:0] bits */
  tmpreg1 &= ETH_MACMIIAR_CR_MASK;
 801075c:	69fb      	ldr	r3, [r7, #28]
 801075e:	f023 031c 	bic.w	r3, r3, #28
 8010762:	61fb      	str	r3, [r7, #28]
  
  /* Get hclk frequency value */
  hclk = HAL_RCC_GetHCLKFreq();
 8010764:	f002 f8fe 	bl	8012964 <HAL_RCC_GetHCLKFreq>
 8010768:	61b8      	str	r0, [r7, #24]
  
  /* Set CR bits depending on hclk value */
  if((hclk >= 20000000U)&&(hclk < 35000000U))
 801076a:	69bb      	ldr	r3, [r7, #24]
 801076c:	4a78      	ldr	r2, [pc, #480]	; (8010950 <HAL_ETH_Init+0x2c8>)
 801076e:	4293      	cmp	r3, r2
 8010770:	d908      	bls.n	8010784 <HAL_ETH_Init+0xfc>
 8010772:	69bb      	ldr	r3, [r7, #24]
 8010774:	4a77      	ldr	r2, [pc, #476]	; (8010954 <HAL_ETH_Init+0x2cc>)
 8010776:	4293      	cmp	r3, r2
 8010778:	d804      	bhi.n	8010784 <HAL_ETH_Init+0xfc>
  {
    /* CSR Clock Range between 20-35 MHz */
    tmpreg1 |= (uint32_t)ETH_MACMIIAR_CR_Div16;
 801077a:	69fb      	ldr	r3, [r7, #28]
 801077c:	f043 0308 	orr.w	r3, r3, #8
 8010780:	61fb      	str	r3, [r7, #28]
 8010782:	e027      	b.n	80107d4 <HAL_ETH_Init+0x14c>
  }
  else if((hclk >= 35000000U)&&(hclk < 60000000U))
 8010784:	69bb      	ldr	r3, [r7, #24]
 8010786:	4a73      	ldr	r2, [pc, #460]	; (8010954 <HAL_ETH_Init+0x2cc>)
 8010788:	4293      	cmp	r3, r2
 801078a:	d908      	bls.n	801079e <HAL_ETH_Init+0x116>
 801078c:	69bb      	ldr	r3, [r7, #24]
 801078e:	4a72      	ldr	r2, [pc, #456]	; (8010958 <HAL_ETH_Init+0x2d0>)
 8010790:	4293      	cmp	r3, r2
 8010792:	d804      	bhi.n	801079e <HAL_ETH_Init+0x116>
  {
    /* CSR Clock Range between 35-60 MHz */ 
    tmpreg1 |= (uint32_t)ETH_MACMIIAR_CR_Div26;
 8010794:	69fb      	ldr	r3, [r7, #28]
 8010796:	f043 030c 	orr.w	r3, r3, #12
 801079a:	61fb      	str	r3, [r7, #28]
 801079c:	e01a      	b.n	80107d4 <HAL_ETH_Init+0x14c>
  }  
  else if((hclk >= 60000000U)&&(hclk < 100000000U))
 801079e:	69bb      	ldr	r3, [r7, #24]
 80107a0:	4a6d      	ldr	r2, [pc, #436]	; (8010958 <HAL_ETH_Init+0x2d0>)
 80107a2:	4293      	cmp	r3, r2
 80107a4:	d903      	bls.n	80107ae <HAL_ETH_Init+0x126>
 80107a6:	69bb      	ldr	r3, [r7, #24]
 80107a8:	4a6c      	ldr	r2, [pc, #432]	; (801095c <HAL_ETH_Init+0x2d4>)
 80107aa:	4293      	cmp	r3, r2
 80107ac:	d911      	bls.n	80107d2 <HAL_ETH_Init+0x14a>
  {
    /* CSR Clock Range between 60-100 MHz */ 
    tmpreg1 |= (uint32_t)ETH_MACMIIAR_CR_Div42;
  }  
  else if((hclk >= 100000000U)&&(hclk < 150000000U))
 80107ae:	69bb      	ldr	r3, [r7, #24]
 80107b0:	4a6a      	ldr	r2, [pc, #424]	; (801095c <HAL_ETH_Init+0x2d4>)
 80107b2:	4293      	cmp	r3, r2
 80107b4:	d908      	bls.n	80107c8 <HAL_ETH_Init+0x140>
 80107b6:	69bb      	ldr	r3, [r7, #24]
 80107b8:	4a69      	ldr	r2, [pc, #420]	; (8010960 <HAL_ETH_Init+0x2d8>)
 80107ba:	4293      	cmp	r3, r2
 80107bc:	d804      	bhi.n	80107c8 <HAL_ETH_Init+0x140>
  {
    /* CSR Clock Range between 100-150 MHz */ 
    tmpreg1 |= (uint32_t)ETH_MACMIIAR_CR_Div62;
 80107be:	69fb      	ldr	r3, [r7, #28]
 80107c0:	f043 0304 	orr.w	r3, r3, #4
 80107c4:	61fb      	str	r3, [r7, #28]
 80107c6:	e005      	b.n	80107d4 <HAL_ETH_Init+0x14c>
  }
  else /* ((hclk >= 150000000)&&(hclk <= 183000000)) */
  {
    /* CSR Clock Range between 150-183 MHz */ 
    tmpreg1 |= (uint32_t)ETH_MACMIIAR_CR_Div102;    
 80107c8:	69fb      	ldr	r3, [r7, #28]
 80107ca:	f043 0310 	orr.w	r3, r3, #16
 80107ce:	61fb      	str	r3, [r7, #28]
 80107d0:	e000      	b.n	80107d4 <HAL_ETH_Init+0x14c>
    tmpreg1 |= (uint32_t)ETH_MACMIIAR_CR_Div42;
 80107d2:	bf00      	nop
  }
  
  /* Write to ETHERNET MAC MIIAR: Configure the ETHERNET CSR Clock Range */
  (heth->Instance)->MACMIIAR = (uint32_t)tmpreg1;
 80107d4:	687b      	ldr	r3, [r7, #4]
 80107d6:	681b      	ldr	r3, [r3, #0]
 80107d8:	69fa      	ldr	r2, [r7, #28]
 80107da:	611a      	str	r2, [r3, #16]
  
  /*-------------------- PHY initialization and configuration ----------------*/
  /* Put the PHY in reset mode */
  if((HAL_ETH_WritePHYRegister(heth, PHY_BCR, PHY_RESET)) != HAL_OK)
 80107dc:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 80107e0:	2100      	movs	r1, #0
 80107e2:	6878      	ldr	r0, [r7, #4]
 80107e4:	f000 fc19 	bl	801101a <HAL_ETH_WritePHYRegister>
 80107e8:	4603      	mov	r3, r0
 80107ea:	2b00      	cmp	r3, #0
 80107ec:	d00b      	beq.n	8010806 <HAL_ETH_Init+0x17e>
  {
    /* In case of write timeout */
    err = ETH_ERROR;
 80107ee:	2301      	movs	r3, #1
 80107f0:	613b      	str	r3, [r7, #16]
    
    /* Config MAC and DMA */
    ETH_MACDMAConfig(heth, err);
 80107f2:	6939      	ldr	r1, [r7, #16]
 80107f4:	6878      	ldr	r0, [r7, #4]
 80107f6:	f000 fca5 	bl	8011144 <ETH_MACDMAConfig>
    
    /* Set the ETH peripheral state to READY */
    heth->State = HAL_ETH_STATE_READY;
 80107fa:	687b      	ldr	r3, [r7, #4]
 80107fc:	2201      	movs	r2, #1
 80107fe:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
    
    /* Return HAL_ERROR */
    return HAL_ERROR;
 8010802:	2301      	movs	r3, #1
 8010804:	e0d9      	b.n	80109ba <HAL_ETH_Init+0x332>
  }
  
  /* Delay to assure PHY reset */
  HAL_Delay(PHY_RESET_DELAY);
 8010806:	20ff      	movs	r0, #255	; 0xff
 8010808:	f7ff fdf6 	bl	80103f8 <HAL_Delay>
  
  if((heth->Init).AutoNegotiation != ETH_AUTONEGOTIATION_DISABLE)
 801080c:	687b      	ldr	r3, [r7, #4]
 801080e:	685b      	ldr	r3, [r3, #4]
 8010810:	2b00      	cmp	r3, #0
 8010812:	f000 80a7 	beq.w	8010964 <HAL_ETH_Init+0x2dc>
  {
    /* Get tick */
    tickstart = HAL_GetTick();
 8010816:	f7ff fde3 	bl	80103e0 <HAL_GetTick>
 801081a:	6178      	str	r0, [r7, #20]
    
    /* We wait for linked status */
    do
    {
      HAL_ETH_ReadPHYRegister(heth, PHY_BSR, &phyreg);
 801081c:	f107 030c 	add.w	r3, r7, #12
 8010820:	461a      	mov	r2, r3
 8010822:	2101      	movs	r1, #1
 8010824:	6878      	ldr	r0, [r7, #4]
 8010826:	f000 fb90 	bl	8010f4a <HAL_ETH_ReadPHYRegister>
      
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > ETH_TIMEOUT_LINKED_STATE)
 801082a:	f7ff fdd9 	bl	80103e0 <HAL_GetTick>
 801082e:	4602      	mov	r2, r0
 8010830:	697b      	ldr	r3, [r7, #20]
 8010832:	1ad3      	subs	r3, r2, r3
 8010834:	f241 3288 	movw	r2, #5000	; 0x1388
 8010838:	4293      	cmp	r3, r2
 801083a:	d90f      	bls.n	801085c <HAL_ETH_Init+0x1d4>
      {
        /* In case of write timeout */
        err = ETH_ERROR;
 801083c:	2301      	movs	r3, #1
 801083e:	613b      	str	r3, [r7, #16]
      
        /* Config MAC and DMA */
        ETH_MACDMAConfig(heth, err);
 8010840:	6939      	ldr	r1, [r7, #16]
 8010842:	6878      	ldr	r0, [r7, #4]
 8010844:	f000 fc7e 	bl	8011144 <ETH_MACDMAConfig>
        
        heth->State= HAL_ETH_STATE_READY;
 8010848:	687b      	ldr	r3, [r7, #4]
 801084a:	2201      	movs	r2, #1
 801084c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
        /* Process Unlocked */
        __HAL_UNLOCK(heth);
 8010850:	687b      	ldr	r3, [r7, #4]
 8010852:	2200      	movs	r2, #0
 8010854:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
    
        return HAL_TIMEOUT;
 8010858:	2303      	movs	r3, #3
 801085a:	e0ae      	b.n	80109ba <HAL_ETH_Init+0x332>
      }
    } while (((phyreg & PHY_LINKED_STATUS) != PHY_LINKED_STATUS));
 801085c:	68fb      	ldr	r3, [r7, #12]
 801085e:	f003 0304 	and.w	r3, r3, #4
 8010862:	2b00      	cmp	r3, #0
 8010864:	d0da      	beq.n	801081c <HAL_ETH_Init+0x194>

    
    /* Enable Auto-Negotiation */
    if((HAL_ETH_WritePHYRegister(heth, PHY_BCR, PHY_AUTONEGOTIATION)) != HAL_OK)
 8010866:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 801086a:	2100      	movs	r1, #0
 801086c:	6878      	ldr	r0, [r7, #4]
 801086e:	f000 fbd4 	bl	801101a <HAL_ETH_WritePHYRegister>
 8010872:	4603      	mov	r3, r0
 8010874:	2b00      	cmp	r3, #0
 8010876:	d00b      	beq.n	8010890 <HAL_ETH_Init+0x208>
    {
      /* In case of write timeout */
      err = ETH_ERROR;
 8010878:	2301      	movs	r3, #1
 801087a:	613b      	str	r3, [r7, #16]
      
      /* Config MAC and DMA */
      ETH_MACDMAConfig(heth, err);
 801087c:	6939      	ldr	r1, [r7, #16]
 801087e:	6878      	ldr	r0, [r7, #4]
 8010880:	f000 fc60 	bl	8011144 <ETH_MACDMAConfig>
      
      /* Set the ETH peripheral state to READY */
      heth->State = HAL_ETH_STATE_READY;
 8010884:	687b      	ldr	r3, [r7, #4]
 8010886:	2201      	movs	r2, #1
 8010888:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
      
      /* Return HAL_ERROR */
      return HAL_ERROR;   
 801088c:	2301      	movs	r3, #1
 801088e:	e094      	b.n	80109ba <HAL_ETH_Init+0x332>
    }
    
    /* Get tick */
    tickstart = HAL_GetTick();
 8010890:	f7ff fda6 	bl	80103e0 <HAL_GetTick>
 8010894:	6178      	str	r0, [r7, #20]
    
    /* Wait until the auto-negotiation will be completed */
    do
    {
      HAL_ETH_ReadPHYRegister(heth, PHY_BSR, &phyreg);
 8010896:	f107 030c 	add.w	r3, r7, #12
 801089a:	461a      	mov	r2, r3
 801089c:	2101      	movs	r1, #1
 801089e:	6878      	ldr	r0, [r7, #4]
 80108a0:	f000 fb53 	bl	8010f4a <HAL_ETH_ReadPHYRegister>
      
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > ETH_TIMEOUT_AUTONEGO_COMPLETED)
 80108a4:	f7ff fd9c 	bl	80103e0 <HAL_GetTick>
 80108a8:	4602      	mov	r2, r0
 80108aa:	697b      	ldr	r3, [r7, #20]
 80108ac:	1ad3      	subs	r3, r2, r3
 80108ae:	f241 3288 	movw	r2, #5000	; 0x1388
 80108b2:	4293      	cmp	r3, r2
 80108b4:	d90f      	bls.n	80108d6 <HAL_ETH_Init+0x24e>
      {
        /* In case of write timeout */
        err = ETH_ERROR;
 80108b6:	2301      	movs	r3, #1
 80108b8:	613b      	str	r3, [r7, #16]
      
        /* Config MAC and DMA */
        ETH_MACDMAConfig(heth, err);
 80108ba:	6939      	ldr	r1, [r7, #16]
 80108bc:	6878      	ldr	r0, [r7, #4]
 80108be:	f000 fc41 	bl	8011144 <ETH_MACDMAConfig>
        
        heth->State= HAL_ETH_STATE_READY;
 80108c2:	687b      	ldr	r3, [r7, #4]
 80108c4:	2201      	movs	r2, #1
 80108c6:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
        /* Process Unlocked */
        __HAL_UNLOCK(heth);
 80108ca:	687b      	ldr	r3, [r7, #4]
 80108cc:	2200      	movs	r2, #0
 80108ce:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
    
        return HAL_TIMEOUT;
 80108d2:	2303      	movs	r3, #3
 80108d4:	e071      	b.n	80109ba <HAL_ETH_Init+0x332>
      }
      
    } while (((phyreg & PHY_AUTONEGO_COMPLETE) != PHY_AUTONEGO_COMPLETE));
 80108d6:	68fb      	ldr	r3, [r7, #12]
 80108d8:	f003 0320 	and.w	r3, r3, #32
 80108dc:	2b00      	cmp	r3, #0
 80108de:	d0da      	beq.n	8010896 <HAL_ETH_Init+0x20e>
    
    /* Read the result of the auto-negotiation */
    if((HAL_ETH_ReadPHYRegister(heth, PHY_SR, &phyreg)) != HAL_OK)
 80108e0:	f107 030c 	add.w	r3, r7, #12
 80108e4:	461a      	mov	r2, r3
 80108e6:	2110      	movs	r1, #16
 80108e8:	6878      	ldr	r0, [r7, #4]
 80108ea:	f000 fb2e 	bl	8010f4a <HAL_ETH_ReadPHYRegister>
 80108ee:	4603      	mov	r3, r0
 80108f0:	2b00      	cmp	r3, #0
 80108f2:	d00b      	beq.n	801090c <HAL_ETH_Init+0x284>
    {
      /* In case of write timeout */
      err = ETH_ERROR;
 80108f4:	2301      	movs	r3, #1
 80108f6:	613b      	str	r3, [r7, #16]
      
      /* Config MAC and DMA */
      ETH_MACDMAConfig(heth, err);
 80108f8:	6939      	ldr	r1, [r7, #16]
 80108fa:	6878      	ldr	r0, [r7, #4]
 80108fc:	f000 fc22 	bl	8011144 <ETH_MACDMAConfig>
      
      /* Set the ETH peripheral state to READY */
      heth->State = HAL_ETH_STATE_READY;
 8010900:	687b      	ldr	r3, [r7, #4]
 8010902:	2201      	movs	r2, #1
 8010904:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
      
      /* Return HAL_ERROR */
      return HAL_ERROR;   
 8010908:	2301      	movs	r3, #1
 801090a:	e056      	b.n	80109ba <HAL_ETH_Init+0x332>
    }
    
    /* Configure the MAC with the Duplex Mode fixed by the auto-negotiation process */
    if((phyreg & PHY_DUPLEX_STATUS) != (uint32_t)RESET)
 801090c:	68fb      	ldr	r3, [r7, #12]
 801090e:	f003 0304 	and.w	r3, r3, #4
 8010912:	2b00      	cmp	r3, #0
 8010914:	d004      	beq.n	8010920 <HAL_ETH_Init+0x298>
    {
      /* Set Ethernet duplex mode to Full-duplex following the auto-negotiation */
      (heth->Init).DuplexMode = ETH_MODE_FULLDUPLEX;  
 8010916:	687b      	ldr	r3, [r7, #4]
 8010918:	f44f 6200 	mov.w	r2, #2048	; 0x800
 801091c:	60da      	str	r2, [r3, #12]
 801091e:	e002      	b.n	8010926 <HAL_ETH_Init+0x29e>
    }
    else
    {
      /* Set Ethernet duplex mode to Half-duplex following the auto-negotiation */
      (heth->Init).DuplexMode = ETH_MODE_HALFDUPLEX;           
 8010920:	687b      	ldr	r3, [r7, #4]
 8010922:	2200      	movs	r2, #0
 8010924:	60da      	str	r2, [r3, #12]
    }
    /* Configure the MAC with the speed fixed by the auto-negotiation process */
    if((phyreg & PHY_SPEED_STATUS) == PHY_SPEED_STATUS)
 8010926:	68fb      	ldr	r3, [r7, #12]
 8010928:	f003 0302 	and.w	r3, r3, #2
 801092c:	2b00      	cmp	r3, #0
 801092e:	d003      	beq.n	8010938 <HAL_ETH_Init+0x2b0>
    {  
      /* Set Ethernet speed to 10M following the auto-negotiation */
      (heth->Init).Speed = ETH_SPEED_10M; 
 8010930:	687b      	ldr	r3, [r7, #4]
 8010932:	2200      	movs	r2, #0
 8010934:	609a      	str	r2, [r3, #8]
 8010936:	e037      	b.n	80109a8 <HAL_ETH_Init+0x320>
    }
    else
    {   
      /* Set Ethernet speed to 100M following the auto-negotiation */ 
      (heth->Init).Speed = ETH_SPEED_100M;
 8010938:	687b      	ldr	r3, [r7, #4]
 801093a:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 801093e:	609a      	str	r2, [r3, #8]
 8010940:	e032      	b.n	80109a8 <HAL_ETH_Init+0x320>
 8010942:	bf00      	nop
 8010944:	03938700 	.word	0x03938700
 8010948:	40023800 	.word	0x40023800
 801094c:	40013800 	.word	0x40013800
 8010950:	01312cff 	.word	0x01312cff
 8010954:	02160ebf 	.word	0x02160ebf
 8010958:	039386ff 	.word	0x039386ff
 801095c:	05f5e0ff 	.word	0x05f5e0ff
 8010960:	08f0d17f 	.word	0x08f0d17f
    /* Check parameters */
    assert_param(IS_ETH_SPEED(heth->Init.Speed));
    assert_param(IS_ETH_DUPLEX_MODE(heth->Init.DuplexMode));
    
    /* Set MAC Speed and Duplex Mode */
    if(HAL_ETH_WritePHYRegister(heth, PHY_BCR, ((uint16_t)((heth->Init).DuplexMode >> 3U) |
 8010964:	687b      	ldr	r3, [r7, #4]
 8010966:	68db      	ldr	r3, [r3, #12]
 8010968:	08db      	lsrs	r3, r3, #3
 801096a:	b29a      	uxth	r2, r3
                                                (uint16_t)((heth->Init).Speed >> 1U))) != HAL_OK)
 801096c:	687b      	ldr	r3, [r7, #4]
 801096e:	689b      	ldr	r3, [r3, #8]
 8010970:	085b      	lsrs	r3, r3, #1
 8010972:	b29b      	uxth	r3, r3
    if(HAL_ETH_WritePHYRegister(heth, PHY_BCR, ((uint16_t)((heth->Init).DuplexMode >> 3U) |
 8010974:	4313      	orrs	r3, r2
 8010976:	b29b      	uxth	r3, r3
 8010978:	461a      	mov	r2, r3
 801097a:	2100      	movs	r1, #0
 801097c:	6878      	ldr	r0, [r7, #4]
 801097e:	f000 fb4c 	bl	801101a <HAL_ETH_WritePHYRegister>
 8010982:	4603      	mov	r3, r0
 8010984:	2b00      	cmp	r3, #0
 8010986:	d00b      	beq.n	80109a0 <HAL_ETH_Init+0x318>
    {
      /* In case of write timeout */
      err = ETH_ERROR;
 8010988:	2301      	movs	r3, #1
 801098a:	613b      	str	r3, [r7, #16]
      
      /* Config MAC and DMA */
      ETH_MACDMAConfig(heth, err);
 801098c:	6939      	ldr	r1, [r7, #16]
 801098e:	6878      	ldr	r0, [r7, #4]
 8010990:	f000 fbd8 	bl	8011144 <ETH_MACDMAConfig>
      
      /* Set the ETH peripheral state to READY */
      heth->State = HAL_ETH_STATE_READY;
 8010994:	687b      	ldr	r3, [r7, #4]
 8010996:	2201      	movs	r2, #1
 8010998:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
      
      /* Return HAL_ERROR */
      return HAL_ERROR;
 801099c:	2301      	movs	r3, #1
 801099e:	e00c      	b.n	80109ba <HAL_ETH_Init+0x332>
    }  
    
    /* Delay to assure PHY configuration */
    HAL_Delay(PHY_CONFIG_DELAY);
 80109a0:	f640 70ff 	movw	r0, #4095	; 0xfff
 80109a4:	f7ff fd28 	bl	80103f8 <HAL_Delay>
  }
  
  /* Config MAC and DMA */
  ETH_MACDMAConfig(heth, err);
 80109a8:	6939      	ldr	r1, [r7, #16]
 80109aa:	6878      	ldr	r0, [r7, #4]
 80109ac:	f000 fbca 	bl	8011144 <ETH_MACDMAConfig>
  
  /* Set ETH HAL State to Ready */
  heth->State= HAL_ETH_STATE_READY;
 80109b0:	687b      	ldr	r3, [r7, #4]
 80109b2:	2201      	movs	r2, #1
 80109b4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Return function status */
  return HAL_OK;
 80109b8:	2300      	movs	r3, #0
}
 80109ba:	4618      	mov	r0, r3
 80109bc:	3720      	adds	r7, #32
 80109be:	46bd      	mov	sp, r7
 80109c0:	bd80      	pop	{r7, pc}
 80109c2:	bf00      	nop

080109c4 <HAL_ETH_DMATxDescListInit>:
  * @param  TxBuff Pointer to the first TxBuffer list
  * @param  TxBuffCount Number of the used Tx desc in the list
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_DMATxDescListInit(ETH_HandleTypeDef *heth, ETH_DMADescTypeDef *DMATxDescTab, uint8_t *TxBuff, uint32_t TxBuffCount)
{
 80109c4:	b480      	push	{r7}
 80109c6:	b087      	sub	sp, #28
 80109c8:	af00      	add	r7, sp, #0
 80109ca:	60f8      	str	r0, [r7, #12]
 80109cc:	60b9      	str	r1, [r7, #8]
 80109ce:	607a      	str	r2, [r7, #4]
 80109d0:	603b      	str	r3, [r7, #0]
  uint32_t i = 0U;
 80109d2:	2300      	movs	r3, #0
 80109d4:	617b      	str	r3, [r7, #20]
  ETH_DMADescTypeDef *dmatxdesc;
  
  /* Process Locked */
  __HAL_LOCK(heth);
 80109d6:	68fb      	ldr	r3, [r7, #12]
 80109d8:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80109dc:	2b01      	cmp	r3, #1
 80109de:	d101      	bne.n	80109e4 <HAL_ETH_DMATxDescListInit+0x20>
 80109e0:	2302      	movs	r3, #2
 80109e2:	e052      	b.n	8010a8a <HAL_ETH_DMATxDescListInit+0xc6>
 80109e4:	68fb      	ldr	r3, [r7, #12]
 80109e6:	2201      	movs	r2, #1
 80109e8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  
  /* Set the ETH peripheral state to BUSY */
  heth->State = HAL_ETH_STATE_BUSY;
 80109ec:	68fb      	ldr	r3, [r7, #12]
 80109ee:	2202      	movs	r2, #2
 80109f0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Set the DMATxDescToSet pointer with the first one of the DMATxDescTab list */
  heth->TxDesc = DMATxDescTab;
 80109f4:	68fb      	ldr	r3, [r7, #12]
 80109f6:	68ba      	ldr	r2, [r7, #8]
 80109f8:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Fill each DMATxDesc descriptor with the right values */   
  for(i=0U; i < TxBuffCount; i++)
 80109fa:	2300      	movs	r3, #0
 80109fc:	617b      	str	r3, [r7, #20]
 80109fe:	e030      	b.n	8010a62 <HAL_ETH_DMATxDescListInit+0x9e>
  {
    /* Get the pointer on the ith member of the Tx Desc list */
    dmatxdesc = DMATxDescTab + i;
 8010a00:	697b      	ldr	r3, [r7, #20]
 8010a02:	015b      	lsls	r3, r3, #5
 8010a04:	68ba      	ldr	r2, [r7, #8]
 8010a06:	4413      	add	r3, r2
 8010a08:	613b      	str	r3, [r7, #16]
    
    /* Set Second Address Chained bit */
    dmatxdesc->Status = ETH_DMATXDESC_TCH;  
 8010a0a:	693b      	ldr	r3, [r7, #16]
 8010a0c:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 8010a10:	601a      	str	r2, [r3, #0]
    
    /* Set Buffer1 address pointer */
    dmatxdesc->Buffer1Addr = (uint32_t)(&TxBuff[i*ETH_TX_BUF_SIZE]);
 8010a12:	697b      	ldr	r3, [r7, #20]
 8010a14:	f240 52f4 	movw	r2, #1524	; 0x5f4
 8010a18:	fb02 f303 	mul.w	r3, r2, r3
 8010a1c:	687a      	ldr	r2, [r7, #4]
 8010a1e:	4413      	add	r3, r2
 8010a20:	461a      	mov	r2, r3
 8010a22:	693b      	ldr	r3, [r7, #16]
 8010a24:	609a      	str	r2, [r3, #8]
    
    if ((heth->Init).ChecksumMode == ETH_CHECKSUM_BY_HARDWARE)
 8010a26:	68fb      	ldr	r3, [r7, #12]
 8010a28:	69db      	ldr	r3, [r3, #28]
 8010a2a:	2b00      	cmp	r3, #0
 8010a2c:	d105      	bne.n	8010a3a <HAL_ETH_DMATxDescListInit+0x76>
    {
      /* Set the DMA Tx descriptors checksum insertion */
      dmatxdesc->Status |= ETH_DMATXDESC_CHECKSUMTCPUDPICMPFULL;
 8010a2e:	693b      	ldr	r3, [r7, #16]
 8010a30:	681b      	ldr	r3, [r3, #0]
 8010a32:	f443 0240 	orr.w	r2, r3, #12582912	; 0xc00000
 8010a36:	693b      	ldr	r3, [r7, #16]
 8010a38:	601a      	str	r2, [r3, #0]
    }
    
    /* Initialize the next descriptor with the Next Descriptor Polling Enable */
    if(i < (TxBuffCount-1U))
 8010a3a:	683b      	ldr	r3, [r7, #0]
 8010a3c:	1e5a      	subs	r2, r3, #1
 8010a3e:	697b      	ldr	r3, [r7, #20]
 8010a40:	429a      	cmp	r2, r3
 8010a42:	d908      	bls.n	8010a56 <HAL_ETH_DMATxDescListInit+0x92>
    {
      /* Set next descriptor address register with next descriptor base address */
      dmatxdesc->Buffer2NextDescAddr = (uint32_t)(DMATxDescTab+i+1U);
 8010a44:	697b      	ldr	r3, [r7, #20]
 8010a46:	3301      	adds	r3, #1
 8010a48:	015b      	lsls	r3, r3, #5
 8010a4a:	68ba      	ldr	r2, [r7, #8]
 8010a4c:	4413      	add	r3, r2
 8010a4e:	461a      	mov	r2, r3
 8010a50:	693b      	ldr	r3, [r7, #16]
 8010a52:	60da      	str	r2, [r3, #12]
 8010a54:	e002      	b.n	8010a5c <HAL_ETH_DMATxDescListInit+0x98>
    }
    else
    {
      /* For last descriptor, set next descriptor address register equal to the first descriptor base address */ 
      dmatxdesc->Buffer2NextDescAddr = (uint32_t) DMATxDescTab;  
 8010a56:	68ba      	ldr	r2, [r7, #8]
 8010a58:	693b      	ldr	r3, [r7, #16]
 8010a5a:	60da      	str	r2, [r3, #12]
  for(i=0U; i < TxBuffCount; i++)
 8010a5c:	697b      	ldr	r3, [r7, #20]
 8010a5e:	3301      	adds	r3, #1
 8010a60:	617b      	str	r3, [r7, #20]
 8010a62:	697a      	ldr	r2, [r7, #20]
 8010a64:	683b      	ldr	r3, [r7, #0]
 8010a66:	429a      	cmp	r2, r3
 8010a68:	d3ca      	bcc.n	8010a00 <HAL_ETH_DMATxDescListInit+0x3c>
    }
  }
  
  /* Set Transmit Descriptor List Address Register */
  (heth->Instance)->DMATDLAR = (uint32_t) DMATxDescTab;
 8010a6a:	68fb      	ldr	r3, [r7, #12]
 8010a6c:	681b      	ldr	r3, [r3, #0]
 8010a6e:	68ba      	ldr	r2, [r7, #8]
 8010a70:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8010a74:	3310      	adds	r3, #16
 8010a76:	601a      	str	r2, [r3, #0]
  
  /* Set ETH HAL State to Ready */
  heth->State= HAL_ETH_STATE_READY;
 8010a78:	68fb      	ldr	r3, [r7, #12]
 8010a7a:	2201      	movs	r2, #1
 8010a7c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Process Unlocked */
  __HAL_UNLOCK(heth);
 8010a80:	68fb      	ldr	r3, [r7, #12]
 8010a82:	2200      	movs	r2, #0
 8010a84:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  
  /* Return function status */
  return HAL_OK;
 8010a88:	2300      	movs	r3, #0
}
 8010a8a:	4618      	mov	r0, r3
 8010a8c:	371c      	adds	r7, #28
 8010a8e:	46bd      	mov	sp, r7
 8010a90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010a94:	4770      	bx	lr

08010a96 <HAL_ETH_DMARxDescListInit>:
  * @param  RxBuff Pointer to the first RxBuffer list
  * @param  RxBuffCount Number of the used Rx desc in the list
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_DMARxDescListInit(ETH_HandleTypeDef *heth, ETH_DMADescTypeDef *DMARxDescTab, uint8_t *RxBuff, uint32_t RxBuffCount)
{
 8010a96:	b480      	push	{r7}
 8010a98:	b087      	sub	sp, #28
 8010a9a:	af00      	add	r7, sp, #0
 8010a9c:	60f8      	str	r0, [r7, #12]
 8010a9e:	60b9      	str	r1, [r7, #8]
 8010aa0:	607a      	str	r2, [r7, #4]
 8010aa2:	603b      	str	r3, [r7, #0]
  uint32_t i = 0U;
 8010aa4:	2300      	movs	r3, #0
 8010aa6:	617b      	str	r3, [r7, #20]
  ETH_DMADescTypeDef *DMARxDesc;
  
  /* Process Locked */
  __HAL_LOCK(heth);
 8010aa8:	68fb      	ldr	r3, [r7, #12]
 8010aaa:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8010aae:	2b01      	cmp	r3, #1
 8010ab0:	d101      	bne.n	8010ab6 <HAL_ETH_DMARxDescListInit+0x20>
 8010ab2:	2302      	movs	r3, #2
 8010ab4:	e056      	b.n	8010b64 <HAL_ETH_DMARxDescListInit+0xce>
 8010ab6:	68fb      	ldr	r3, [r7, #12]
 8010ab8:	2201      	movs	r2, #1
 8010aba:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  
  /* Set the ETH peripheral state to BUSY */
  heth->State = HAL_ETH_STATE_BUSY;
 8010abe:	68fb      	ldr	r3, [r7, #12]
 8010ac0:	2202      	movs	r2, #2
 8010ac2:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Set the Ethernet RxDesc pointer with the first one of the DMARxDescTab list */
  heth->RxDesc = DMARxDescTab; 
 8010ac6:	68fb      	ldr	r3, [r7, #12]
 8010ac8:	68ba      	ldr	r2, [r7, #8]
 8010aca:	629a      	str	r2, [r3, #40]	; 0x28
  
  /* Fill each DMARxDesc descriptor with the right values */
  for(i=0U; i < RxBuffCount; i++)
 8010acc:	2300      	movs	r3, #0
 8010ace:	617b      	str	r3, [r7, #20]
 8010ad0:	e034      	b.n	8010b3c <HAL_ETH_DMARxDescListInit+0xa6>
  {
    /* Get the pointer on the ith member of the Rx Desc list */
    DMARxDesc = DMARxDescTab+i;
 8010ad2:	697b      	ldr	r3, [r7, #20]
 8010ad4:	015b      	lsls	r3, r3, #5
 8010ad6:	68ba      	ldr	r2, [r7, #8]
 8010ad8:	4413      	add	r3, r2
 8010ada:	613b      	str	r3, [r7, #16]
    
    /* Set Own bit of the Rx descriptor Status */
    DMARxDesc->Status = ETH_DMARXDESC_OWN;
 8010adc:	693b      	ldr	r3, [r7, #16]
 8010ade:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8010ae2:	601a      	str	r2, [r3, #0]
    
    /* Set Buffer1 size and Second Address Chained bit */
    DMARxDesc->ControlBufferSize = ETH_DMARXDESC_RCH | ETH_RX_BUF_SIZE;  
 8010ae4:	693b      	ldr	r3, [r7, #16]
 8010ae6:	f244 52f4 	movw	r2, #17908	; 0x45f4
 8010aea:	605a      	str	r2, [r3, #4]
    
    /* Set Buffer1 address pointer */
    DMARxDesc->Buffer1Addr = (uint32_t)(&RxBuff[i*ETH_RX_BUF_SIZE]);
 8010aec:	697b      	ldr	r3, [r7, #20]
 8010aee:	f240 52f4 	movw	r2, #1524	; 0x5f4
 8010af2:	fb02 f303 	mul.w	r3, r2, r3
 8010af6:	687a      	ldr	r2, [r7, #4]
 8010af8:	4413      	add	r3, r2
 8010afa:	461a      	mov	r2, r3
 8010afc:	693b      	ldr	r3, [r7, #16]
 8010afe:	609a      	str	r2, [r3, #8]
    
    if((heth->Init).RxMode == ETH_RXINTERRUPT_MODE)
 8010b00:	68fb      	ldr	r3, [r7, #12]
 8010b02:	699b      	ldr	r3, [r3, #24]
 8010b04:	2b01      	cmp	r3, #1
 8010b06:	d105      	bne.n	8010b14 <HAL_ETH_DMARxDescListInit+0x7e>
    {
      /* Enable Ethernet DMA Rx Descriptor interrupt */
      DMARxDesc->ControlBufferSize &= ~ETH_DMARXDESC_DIC;
 8010b08:	693b      	ldr	r3, [r7, #16]
 8010b0a:	685b      	ldr	r3, [r3, #4]
 8010b0c:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8010b10:	693b      	ldr	r3, [r7, #16]
 8010b12:	605a      	str	r2, [r3, #4]
    }
    
    /* Initialize the next descriptor with the Next Descriptor Polling Enable */
    if(i < (RxBuffCount-1U))
 8010b14:	683b      	ldr	r3, [r7, #0]
 8010b16:	1e5a      	subs	r2, r3, #1
 8010b18:	697b      	ldr	r3, [r7, #20]
 8010b1a:	429a      	cmp	r2, r3
 8010b1c:	d908      	bls.n	8010b30 <HAL_ETH_DMARxDescListInit+0x9a>
    {
      /* Set next descriptor address register with next descriptor base address */
      DMARxDesc->Buffer2NextDescAddr = (uint32_t)(DMARxDescTab+i+1U); 
 8010b1e:	697b      	ldr	r3, [r7, #20]
 8010b20:	3301      	adds	r3, #1
 8010b22:	015b      	lsls	r3, r3, #5
 8010b24:	68ba      	ldr	r2, [r7, #8]
 8010b26:	4413      	add	r3, r2
 8010b28:	461a      	mov	r2, r3
 8010b2a:	693b      	ldr	r3, [r7, #16]
 8010b2c:	60da      	str	r2, [r3, #12]
 8010b2e:	e002      	b.n	8010b36 <HAL_ETH_DMARxDescListInit+0xa0>
    }
    else
    {
      /* For last descriptor, set next descriptor address register equal to the first descriptor base address */ 
      DMARxDesc->Buffer2NextDescAddr = (uint32_t)(DMARxDescTab); 
 8010b30:	68ba      	ldr	r2, [r7, #8]
 8010b32:	693b      	ldr	r3, [r7, #16]
 8010b34:	60da      	str	r2, [r3, #12]
  for(i=0U; i < RxBuffCount; i++)
 8010b36:	697b      	ldr	r3, [r7, #20]
 8010b38:	3301      	adds	r3, #1
 8010b3a:	617b      	str	r3, [r7, #20]
 8010b3c:	697a      	ldr	r2, [r7, #20]
 8010b3e:	683b      	ldr	r3, [r7, #0]
 8010b40:	429a      	cmp	r2, r3
 8010b42:	d3c6      	bcc.n	8010ad2 <HAL_ETH_DMARxDescListInit+0x3c>
    }
  }
  
  /* Set Receive Descriptor List Address Register */
  (heth->Instance)->DMARDLAR = (uint32_t) DMARxDescTab;
 8010b44:	68fb      	ldr	r3, [r7, #12]
 8010b46:	681b      	ldr	r3, [r3, #0]
 8010b48:	68ba      	ldr	r2, [r7, #8]
 8010b4a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8010b4e:	330c      	adds	r3, #12
 8010b50:	601a      	str	r2, [r3, #0]
  
  /* Set ETH HAL State to Ready */
  heth->State= HAL_ETH_STATE_READY;
 8010b52:	68fb      	ldr	r3, [r7, #12]
 8010b54:	2201      	movs	r2, #1
 8010b56:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Process Unlocked */
  __HAL_UNLOCK(heth);
 8010b5a:	68fb      	ldr	r3, [r7, #12]
 8010b5c:	2200      	movs	r2, #0
 8010b5e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  
  /* Return function status */
  return HAL_OK;
 8010b62:	2300      	movs	r3, #0
}
 8010b64:	4618      	mov	r0, r3
 8010b66:	371c      	adds	r7, #28
 8010b68:	46bd      	mov	sp, r7
 8010b6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010b6e:	4770      	bx	lr

08010b70 <HAL_ETH_TransmitFrame>:
  *         the configuration information for ETHERNET module
  * @param  FrameLength Amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_TransmitFrame(ETH_HandleTypeDef *heth, uint32_t FrameLength)
{
 8010b70:	b480      	push	{r7}
 8010b72:	b087      	sub	sp, #28
 8010b74:	af00      	add	r7, sp, #0
 8010b76:	6078      	str	r0, [r7, #4]
 8010b78:	6039      	str	r1, [r7, #0]
  uint32_t bufcount = 0U, size = 0U, i = 0U;
 8010b7a:	2300      	movs	r3, #0
 8010b7c:	617b      	str	r3, [r7, #20]
 8010b7e:	2300      	movs	r3, #0
 8010b80:	60fb      	str	r3, [r7, #12]
 8010b82:	2300      	movs	r3, #0
 8010b84:	613b      	str	r3, [r7, #16]
  
  /* Process Locked */
  __HAL_LOCK(heth);
 8010b86:	687b      	ldr	r3, [r7, #4]
 8010b88:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8010b8c:	2b01      	cmp	r3, #1
 8010b8e:	d101      	bne.n	8010b94 <HAL_ETH_TransmitFrame+0x24>
 8010b90:	2302      	movs	r3, #2
 8010b92:	e0cd      	b.n	8010d30 <HAL_ETH_TransmitFrame+0x1c0>
 8010b94:	687b      	ldr	r3, [r7, #4]
 8010b96:	2201      	movs	r2, #1
 8010b98:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  
  /* Set the ETH peripheral state to BUSY */
  heth->State = HAL_ETH_STATE_BUSY;
 8010b9c:	687b      	ldr	r3, [r7, #4]
 8010b9e:	2202      	movs	r2, #2
 8010ba0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  if (FrameLength == 0U) 
 8010ba4:	683b      	ldr	r3, [r7, #0]
 8010ba6:	2b00      	cmp	r3, #0
 8010ba8:	d109      	bne.n	8010bbe <HAL_ETH_TransmitFrame+0x4e>
  {
    /* Set ETH HAL state to READY */
    heth->State = HAL_ETH_STATE_READY;
 8010baa:	687b      	ldr	r3, [r7, #4]
 8010bac:	2201      	movs	r2, #1
 8010bae:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
    
    /* Process Unlocked */
    __HAL_UNLOCK(heth);
 8010bb2:	687b      	ldr	r3, [r7, #4]
 8010bb4:	2200      	movs	r2, #0
 8010bb6:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
    
    return  HAL_ERROR;                                    
 8010bba:	2301      	movs	r3, #1
 8010bbc:	e0b8      	b.n	8010d30 <HAL_ETH_TransmitFrame+0x1c0>
  }  
  
  /* Check if the descriptor is owned by the ETHERNET DMA (when set) or CPU (when reset) */
  if(((heth->TxDesc)->Status & ETH_DMATXDESC_OWN) != (uint32_t)RESET)
 8010bbe:	687b      	ldr	r3, [r7, #4]
 8010bc0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8010bc2:	681b      	ldr	r3, [r3, #0]
 8010bc4:	2b00      	cmp	r3, #0
 8010bc6:	da09      	bge.n	8010bdc <HAL_ETH_TransmitFrame+0x6c>
  {  
    /* OWN bit set */
    heth->State = HAL_ETH_STATE_BUSY_TX;
 8010bc8:	687b      	ldr	r3, [r7, #4]
 8010bca:	2212      	movs	r2, #18
 8010bcc:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
    
    /* Process Unlocked */
    __HAL_UNLOCK(heth);
 8010bd0:	687b      	ldr	r3, [r7, #4]
 8010bd2:	2200      	movs	r2, #0
 8010bd4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
    
    return HAL_ERROR;
 8010bd8:	2301      	movs	r3, #1
 8010bda:	e0a9      	b.n	8010d30 <HAL_ETH_TransmitFrame+0x1c0>
  }
  
  /* Get the number of needed Tx buffers for the current frame */
  if (FrameLength > ETH_TX_BUF_SIZE)
 8010bdc:	683b      	ldr	r3, [r7, #0]
 8010bde:	f240 52f4 	movw	r2, #1524	; 0x5f4
 8010be2:	4293      	cmp	r3, r2
 8010be4:	d915      	bls.n	8010c12 <HAL_ETH_TransmitFrame+0xa2>
  {
    bufcount = FrameLength/ETH_TX_BUF_SIZE;
 8010be6:	683b      	ldr	r3, [r7, #0]
 8010be8:	4a54      	ldr	r2, [pc, #336]	; (8010d3c <HAL_ETH_TransmitFrame+0x1cc>)
 8010bea:	fba2 2303 	umull	r2, r3, r2, r3
 8010bee:	0a9b      	lsrs	r3, r3, #10
 8010bf0:	617b      	str	r3, [r7, #20]
    if (FrameLength % ETH_TX_BUF_SIZE) 
 8010bf2:	683a      	ldr	r2, [r7, #0]
 8010bf4:	4b51      	ldr	r3, [pc, #324]	; (8010d3c <HAL_ETH_TransmitFrame+0x1cc>)
 8010bf6:	fba3 1302 	umull	r1, r3, r3, r2
 8010bfa:	0a9b      	lsrs	r3, r3, #10
 8010bfc:	f240 51f4 	movw	r1, #1524	; 0x5f4
 8010c00:	fb01 f303 	mul.w	r3, r1, r3
 8010c04:	1ad3      	subs	r3, r2, r3
 8010c06:	2b00      	cmp	r3, #0
 8010c08:	d005      	beq.n	8010c16 <HAL_ETH_TransmitFrame+0xa6>
    {
      bufcount++;
 8010c0a:	697b      	ldr	r3, [r7, #20]
 8010c0c:	3301      	adds	r3, #1
 8010c0e:	617b      	str	r3, [r7, #20]
 8010c10:	e001      	b.n	8010c16 <HAL_ETH_TransmitFrame+0xa6>
    }
  }
  else 
  {  
    bufcount = 1U;
 8010c12:	2301      	movs	r3, #1
 8010c14:	617b      	str	r3, [r7, #20]
  }
  if (bufcount == 1U)
 8010c16:	697b      	ldr	r3, [r7, #20]
 8010c18:	2b01      	cmp	r3, #1
 8010c1a:	d11c      	bne.n	8010c56 <HAL_ETH_TransmitFrame+0xe6>
  {
    /* Set LAST and FIRST segment */
    heth->TxDesc->Status |=ETH_DMATXDESC_FS|ETH_DMATXDESC_LS;
 8010c1c:	687b      	ldr	r3, [r7, #4]
 8010c1e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8010c20:	687a      	ldr	r2, [r7, #4]
 8010c22:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 8010c24:	6812      	ldr	r2, [r2, #0]
 8010c26:	f042 5240 	orr.w	r2, r2, #805306368	; 0x30000000
 8010c2a:	601a      	str	r2, [r3, #0]
    /* Set frame size */
    heth->TxDesc->ControlBufferSize = (FrameLength & ETH_DMATXDESC_TBS1);
 8010c2c:	687b      	ldr	r3, [r7, #4]
 8010c2e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8010c30:	683a      	ldr	r2, [r7, #0]
 8010c32:	f3c2 020c 	ubfx	r2, r2, #0, #13
 8010c36:	605a      	str	r2, [r3, #4]
    /* Set Own bit of the Tx descriptor Status: gives the buffer back to ETHERNET DMA */
    heth->TxDesc->Status |= ETH_DMATXDESC_OWN;
 8010c38:	687b      	ldr	r3, [r7, #4]
 8010c3a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8010c3c:	687a      	ldr	r2, [r7, #4]
 8010c3e:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 8010c40:	6812      	ldr	r2, [r2, #0]
 8010c42:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 8010c46:	601a      	str	r2, [r3, #0]
    /* Point to next descriptor */
    heth->TxDesc= (ETH_DMADescTypeDef *)(heth->TxDesc->Buffer2NextDescAddr);
 8010c48:	687b      	ldr	r3, [r7, #4]
 8010c4a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8010c4c:	68db      	ldr	r3, [r3, #12]
 8010c4e:	461a      	mov	r2, r3
 8010c50:	687b      	ldr	r3, [r7, #4]
 8010c52:	62da      	str	r2, [r3, #44]	; 0x2c
 8010c54:	e04b      	b.n	8010cee <HAL_ETH_TransmitFrame+0x17e>
  }
  else
  {
    for (i=0U; i< bufcount; i++)
 8010c56:	2300      	movs	r3, #0
 8010c58:	613b      	str	r3, [r7, #16]
 8010c5a:	e044      	b.n	8010ce6 <HAL_ETH_TransmitFrame+0x176>
    {
      /* Clear FIRST and LAST segment bits */
      heth->TxDesc->Status &= ~(ETH_DMATXDESC_FS | ETH_DMATXDESC_LS);
 8010c5c:	687b      	ldr	r3, [r7, #4]
 8010c5e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8010c60:	687a      	ldr	r2, [r7, #4]
 8010c62:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 8010c64:	6812      	ldr	r2, [r2, #0]
 8010c66:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8010c6a:	601a      	str	r2, [r3, #0]
      
      if (i == 0U) 
 8010c6c:	693b      	ldr	r3, [r7, #16]
 8010c6e:	2b00      	cmp	r3, #0
 8010c70:	d107      	bne.n	8010c82 <HAL_ETH_TransmitFrame+0x112>
      {
        /* Setting the first segment bit */
        heth->TxDesc->Status |= ETH_DMATXDESC_FS;  
 8010c72:	687b      	ldr	r3, [r7, #4]
 8010c74:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8010c76:	687a      	ldr	r2, [r7, #4]
 8010c78:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 8010c7a:	6812      	ldr	r2, [r2, #0]
 8010c7c:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8010c80:	601a      	str	r2, [r3, #0]
      }
      
      /* Program size */
      heth->TxDesc->ControlBufferSize = (ETH_TX_BUF_SIZE & ETH_DMATXDESC_TBS1);
 8010c82:	687b      	ldr	r3, [r7, #4]
 8010c84:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8010c86:	f240 52f4 	movw	r2, #1524	; 0x5f4
 8010c8a:	605a      	str	r2, [r3, #4]
      
      if (i == (bufcount-1U))
 8010c8c:	697b      	ldr	r3, [r7, #20]
 8010c8e:	1e5a      	subs	r2, r3, #1
 8010c90:	693b      	ldr	r3, [r7, #16]
 8010c92:	429a      	cmp	r2, r3
 8010c94:	d116      	bne.n	8010cc4 <HAL_ETH_TransmitFrame+0x154>
      {
        /* Setting the last segment bit */
        heth->TxDesc->Status |= ETH_DMATXDESC_LS;
 8010c96:	687b      	ldr	r3, [r7, #4]
 8010c98:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8010c9a:	687a      	ldr	r2, [r7, #4]
 8010c9c:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 8010c9e:	6812      	ldr	r2, [r2, #0]
 8010ca0:	f042 5200 	orr.w	r2, r2, #536870912	; 0x20000000
 8010ca4:	601a      	str	r2, [r3, #0]
        size = FrameLength - (bufcount-1U)*ETH_TX_BUF_SIZE;
 8010ca6:	697b      	ldr	r3, [r7, #20]
 8010ca8:	4a25      	ldr	r2, [pc, #148]	; (8010d40 <HAL_ETH_TransmitFrame+0x1d0>)
 8010caa:	fb02 f203 	mul.w	r2, r2, r3
 8010cae:	683b      	ldr	r3, [r7, #0]
 8010cb0:	4413      	add	r3, r2
 8010cb2:	f203 53f4 	addw	r3, r3, #1524	; 0x5f4
 8010cb6:	60fb      	str	r3, [r7, #12]
        heth->TxDesc->ControlBufferSize = (size & ETH_DMATXDESC_TBS1);
 8010cb8:	687b      	ldr	r3, [r7, #4]
 8010cba:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8010cbc:	68fa      	ldr	r2, [r7, #12]
 8010cbe:	f3c2 020c 	ubfx	r2, r2, #0, #13
 8010cc2:	605a      	str	r2, [r3, #4]
      }
      
      /* Set Own bit of the Tx descriptor Status: gives the buffer back to ETHERNET DMA */
      heth->TxDesc->Status |= ETH_DMATXDESC_OWN;
 8010cc4:	687b      	ldr	r3, [r7, #4]
 8010cc6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8010cc8:	687a      	ldr	r2, [r7, #4]
 8010cca:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 8010ccc:	6812      	ldr	r2, [r2, #0]
 8010cce:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 8010cd2:	601a      	str	r2, [r3, #0]
      /* point to next descriptor */
      heth->TxDesc = (ETH_DMADescTypeDef *)(heth->TxDesc->Buffer2NextDescAddr);
 8010cd4:	687b      	ldr	r3, [r7, #4]
 8010cd6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8010cd8:	68db      	ldr	r3, [r3, #12]
 8010cda:	461a      	mov	r2, r3
 8010cdc:	687b      	ldr	r3, [r7, #4]
 8010cde:	62da      	str	r2, [r3, #44]	; 0x2c
    for (i=0U; i< bufcount; i++)
 8010ce0:	693b      	ldr	r3, [r7, #16]
 8010ce2:	3301      	adds	r3, #1
 8010ce4:	613b      	str	r3, [r7, #16]
 8010ce6:	693a      	ldr	r2, [r7, #16]
 8010ce8:	697b      	ldr	r3, [r7, #20]
 8010cea:	429a      	cmp	r2, r3
 8010cec:	d3b6      	bcc.n	8010c5c <HAL_ETH_TransmitFrame+0xec>
    }
  }
  
  /* When Tx Buffer unavailable flag is set: clear it and resume transmission */
  if (((heth->Instance)->DMASR & ETH_DMASR_TBUS) != (uint32_t)RESET)
 8010cee:	687b      	ldr	r3, [r7, #4]
 8010cf0:	681b      	ldr	r3, [r3, #0]
 8010cf2:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8010cf6:	3314      	adds	r3, #20
 8010cf8:	681b      	ldr	r3, [r3, #0]
 8010cfa:	f003 0304 	and.w	r3, r3, #4
 8010cfe:	2b00      	cmp	r3, #0
 8010d00:	d00d      	beq.n	8010d1e <HAL_ETH_TransmitFrame+0x1ae>
  {
    /* Clear TBUS ETHERNET DMA flag */
    (heth->Instance)->DMASR = ETH_DMASR_TBUS;
 8010d02:	687b      	ldr	r3, [r7, #4]
 8010d04:	681b      	ldr	r3, [r3, #0]
 8010d06:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8010d0a:	3314      	adds	r3, #20
 8010d0c:	2204      	movs	r2, #4
 8010d0e:	601a      	str	r2, [r3, #0]
    /* Resume DMA transmission*/
    (heth->Instance)->DMATPDR = 0U;
 8010d10:	687b      	ldr	r3, [r7, #4]
 8010d12:	681b      	ldr	r3, [r3, #0]
 8010d14:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8010d18:	3304      	adds	r3, #4
 8010d1a:	2200      	movs	r2, #0
 8010d1c:	601a      	str	r2, [r3, #0]
  }
  
  /* Set ETH HAL State to Ready */
  heth->State = HAL_ETH_STATE_READY;
 8010d1e:	687b      	ldr	r3, [r7, #4]
 8010d20:	2201      	movs	r2, #1
 8010d22:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Process Unlocked */
  __HAL_UNLOCK(heth);
 8010d26:	687b      	ldr	r3, [r7, #4]
 8010d28:	2200      	movs	r2, #0
 8010d2a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  
  /* Return function status */
  return HAL_OK;
 8010d2e:	2300      	movs	r3, #0
}
 8010d30:	4618      	mov	r0, r3
 8010d32:	371c      	adds	r7, #28
 8010d34:	46bd      	mov	sp, r7
 8010d36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010d3a:	4770      	bx	lr
 8010d3c:	ac02b00b 	.word	0xac02b00b
 8010d40:	fffffa0c 	.word	0xfffffa0c

08010d44 <HAL_ETH_GetReceivedFrame_IT>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_GetReceivedFrame_IT(ETH_HandleTypeDef *heth)
{
 8010d44:	b480      	push	{r7}
 8010d46:	b085      	sub	sp, #20
 8010d48:	af00      	add	r7, sp, #0
 8010d4a:	6078      	str	r0, [r7, #4]
  uint32_t descriptorscancounter = 0U;
 8010d4c:	2300      	movs	r3, #0
 8010d4e:	60fb      	str	r3, [r7, #12]
  
  /* Process Locked */
  __HAL_LOCK(heth);
 8010d50:	687b      	ldr	r3, [r7, #4]
 8010d52:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8010d56:	2b01      	cmp	r3, #1
 8010d58:	d101      	bne.n	8010d5e <HAL_ETH_GetReceivedFrame_IT+0x1a>
 8010d5a:	2302      	movs	r3, #2
 8010d5c:	e074      	b.n	8010e48 <HAL_ETH_GetReceivedFrame_IT+0x104>
 8010d5e:	687b      	ldr	r3, [r7, #4]
 8010d60:	2201      	movs	r2, #1
 8010d62:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  
  /* Set ETH HAL State to BUSY */
  heth->State = HAL_ETH_STATE_BUSY;
 8010d66:	687b      	ldr	r3, [r7, #4]
 8010d68:	2202      	movs	r2, #2
 8010d6a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Scan descriptors owned by CPU */
  while (((heth->RxDesc->Status & ETH_DMARXDESC_OWN) == (uint32_t)RESET) && (descriptorscancounter < ETH_RXBUFNB))
 8010d6e:	e05a      	b.n	8010e26 <HAL_ETH_GetReceivedFrame_IT+0xe2>
  {
    /* Just for security */
    descriptorscancounter++;
 8010d70:	68fb      	ldr	r3, [r7, #12]
 8010d72:	3301      	adds	r3, #1
 8010d74:	60fb      	str	r3, [r7, #12]
    
    /* Check if first segment in frame */
    /* ((heth->RxDesc->Status & ETH_DMARXDESC_FS) != (uint32_t)RESET) && ((heth->RxDesc->Status & ETH_DMARXDESC_LS) == (uint32_t)RESET)) */  
    if((heth->RxDesc->Status & (ETH_DMARXDESC_FS | ETH_DMARXDESC_LS)) == (uint32_t)ETH_DMARXDESC_FS)
 8010d76:	687b      	ldr	r3, [r7, #4]
 8010d78:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8010d7a:	681b      	ldr	r3, [r3, #0]
 8010d7c:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8010d80:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8010d84:	d10d      	bne.n	8010da2 <HAL_ETH_GetReceivedFrame_IT+0x5e>
    { 
      heth->RxFrameInfos.FSRxDesc = heth->RxDesc;
 8010d86:	687b      	ldr	r3, [r7, #4]
 8010d88:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8010d8a:	687b      	ldr	r3, [r7, #4]
 8010d8c:	631a      	str	r2, [r3, #48]	; 0x30
      heth->RxFrameInfos.SegCount = 1U;   
 8010d8e:	687b      	ldr	r3, [r7, #4]
 8010d90:	2201      	movs	r2, #1
 8010d92:	639a      	str	r2, [r3, #56]	; 0x38
      /* Point to next descriptor */
      heth->RxDesc = (ETH_DMADescTypeDef*) (heth->RxDesc->Buffer2NextDescAddr);
 8010d94:	687b      	ldr	r3, [r7, #4]
 8010d96:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8010d98:	68db      	ldr	r3, [r3, #12]
 8010d9a:	461a      	mov	r2, r3
 8010d9c:	687b      	ldr	r3, [r7, #4]
 8010d9e:	629a      	str	r2, [r3, #40]	; 0x28
 8010da0:	e041      	b.n	8010e26 <HAL_ETH_GetReceivedFrame_IT+0xe2>
    }
    /* Check if intermediate segment */
    /* ((heth->RxDesc->Status & ETH_DMARXDESC_LS) == (uint32_t)RESET)&& ((heth->RxDesc->Status & ETH_DMARXDESC_FS) == (uint32_t)RESET)) */
    else if ((heth->RxDesc->Status & (ETH_DMARXDESC_LS | ETH_DMARXDESC_FS)) == (uint32_t)RESET)
 8010da2:	687b      	ldr	r3, [r7, #4]
 8010da4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8010da6:	681b      	ldr	r3, [r3, #0]
 8010da8:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8010dac:	2b00      	cmp	r3, #0
 8010dae:	d10b      	bne.n	8010dc8 <HAL_ETH_GetReceivedFrame_IT+0x84>
    {
      /* Increment segment count */
      (heth->RxFrameInfos.SegCount)++;
 8010db0:	687b      	ldr	r3, [r7, #4]
 8010db2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8010db4:	1c5a      	adds	r2, r3, #1
 8010db6:	687b      	ldr	r3, [r7, #4]
 8010db8:	639a      	str	r2, [r3, #56]	; 0x38
      /* Point to next descriptor */
      heth->RxDesc = (ETH_DMADescTypeDef*)(heth->RxDesc->Buffer2NextDescAddr);
 8010dba:	687b      	ldr	r3, [r7, #4]
 8010dbc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8010dbe:	68db      	ldr	r3, [r3, #12]
 8010dc0:	461a      	mov	r2, r3
 8010dc2:	687b      	ldr	r3, [r7, #4]
 8010dc4:	629a      	str	r2, [r3, #40]	; 0x28
 8010dc6:	e02e      	b.n	8010e26 <HAL_ETH_GetReceivedFrame_IT+0xe2>
    }
    /* Should be last segment */
    else
    { 
      /* Last segment */
      heth->RxFrameInfos.LSRxDesc = heth->RxDesc;
 8010dc8:	687b      	ldr	r3, [r7, #4]
 8010dca:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8010dcc:	687b      	ldr	r3, [r7, #4]
 8010dce:	635a      	str	r2, [r3, #52]	; 0x34
      
      /* Increment segment count */
      (heth->RxFrameInfos.SegCount)++;
 8010dd0:	687b      	ldr	r3, [r7, #4]
 8010dd2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8010dd4:	1c5a      	adds	r2, r3, #1
 8010dd6:	687b      	ldr	r3, [r7, #4]
 8010dd8:	639a      	str	r2, [r3, #56]	; 0x38
      
      /* Check if last segment is first segment: one segment contains the frame */
      if ((heth->RxFrameInfos.SegCount) == 1U)
 8010dda:	687b      	ldr	r3, [r7, #4]
 8010ddc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8010dde:	2b01      	cmp	r3, #1
 8010de0:	d103      	bne.n	8010dea <HAL_ETH_GetReceivedFrame_IT+0xa6>
      {
        heth->RxFrameInfos.FSRxDesc = heth->RxDesc;
 8010de2:	687b      	ldr	r3, [r7, #4]
 8010de4:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8010de6:	687b      	ldr	r3, [r7, #4]
 8010de8:	631a      	str	r2, [r3, #48]	; 0x30
      }
      
      /* Get the Frame Length of the received packet: substruct 4 bytes of the CRC */
      heth->RxFrameInfos.length = (((heth->RxDesc)->Status & ETH_DMARXDESC_FL) >> ETH_DMARXDESC_FRAMELENGTHSHIFT) - 4U;
 8010dea:	687b      	ldr	r3, [r7, #4]
 8010dec:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8010dee:	681b      	ldr	r3, [r3, #0]
 8010df0:	0c1b      	lsrs	r3, r3, #16
 8010df2:	f3c3 030d 	ubfx	r3, r3, #0, #14
 8010df6:	1f1a      	subs	r2, r3, #4
 8010df8:	687b      	ldr	r3, [r7, #4]
 8010dfa:	63da      	str	r2, [r3, #60]	; 0x3c
      
      /* Get the address of the buffer start address */ 
      heth->RxFrameInfos.buffer =((heth->RxFrameInfos).FSRxDesc)->Buffer1Addr;
 8010dfc:	687b      	ldr	r3, [r7, #4]
 8010dfe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8010e00:	689a      	ldr	r2, [r3, #8]
 8010e02:	687b      	ldr	r3, [r7, #4]
 8010e04:	641a      	str	r2, [r3, #64]	; 0x40
      
      /* Point to next descriptor */      
      heth->RxDesc = (ETH_DMADescTypeDef*) (heth->RxDesc->Buffer2NextDescAddr);
 8010e06:	687b      	ldr	r3, [r7, #4]
 8010e08:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8010e0a:	68db      	ldr	r3, [r3, #12]
 8010e0c:	461a      	mov	r2, r3
 8010e0e:	687b      	ldr	r3, [r7, #4]
 8010e10:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* Set HAL State to Ready */
      heth->State = HAL_ETH_STATE_READY;
 8010e12:	687b      	ldr	r3, [r7, #4]
 8010e14:	2201      	movs	r2, #1
 8010e16:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
      
      /* Process Unlocked */
      __HAL_UNLOCK(heth);
 8010e1a:	687b      	ldr	r3, [r7, #4]
 8010e1c:	2200      	movs	r2, #0
 8010e1e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  
      /* Return function status */
      return HAL_OK;
 8010e22:	2300      	movs	r3, #0
 8010e24:	e010      	b.n	8010e48 <HAL_ETH_GetReceivedFrame_IT+0x104>
  while (((heth->RxDesc->Status & ETH_DMARXDESC_OWN) == (uint32_t)RESET) && (descriptorscancounter < ETH_RXBUFNB))
 8010e26:	687b      	ldr	r3, [r7, #4]
 8010e28:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8010e2a:	681b      	ldr	r3, [r3, #0]
 8010e2c:	2b00      	cmp	r3, #0
 8010e2e:	db02      	blt.n	8010e36 <HAL_ETH_GetReceivedFrame_IT+0xf2>
 8010e30:	68fb      	ldr	r3, [r7, #12]
 8010e32:	2b03      	cmp	r3, #3
 8010e34:	d99c      	bls.n	8010d70 <HAL_ETH_GetReceivedFrame_IT+0x2c>
    }
  }

  /* Set HAL State to Ready */
  heth->State = HAL_ETH_STATE_READY;
 8010e36:	687b      	ldr	r3, [r7, #4]
 8010e38:	2201      	movs	r2, #1
 8010e3a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Process Unlocked */
  __HAL_UNLOCK(heth);
 8010e3e:	687b      	ldr	r3, [r7, #4]
 8010e40:	2200      	movs	r2, #0
 8010e42:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  
  /* Return function status */
  return HAL_ERROR;
 8010e46:	2301      	movs	r3, #1
}
 8010e48:	4618      	mov	r0, r3
 8010e4a:	3714      	adds	r7, #20
 8010e4c:	46bd      	mov	sp, r7
 8010e4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010e52:	4770      	bx	lr

08010e54 <HAL_ETH_IRQHandler>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
void HAL_ETH_IRQHandler(ETH_HandleTypeDef *heth)
{
 8010e54:	b580      	push	{r7, lr}
 8010e56:	b082      	sub	sp, #8
 8010e58:	af00      	add	r7, sp, #0
 8010e5a:	6078      	str	r0, [r7, #4]
  /* Frame received */
  if (__HAL_ETH_DMA_GET_FLAG(heth, ETH_DMA_FLAG_R)) 
 8010e5c:	687b      	ldr	r3, [r7, #4]
 8010e5e:	681b      	ldr	r3, [r3, #0]
 8010e60:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8010e64:	3314      	adds	r3, #20
 8010e66:	681b      	ldr	r3, [r3, #0]
 8010e68:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8010e6c:	2b40      	cmp	r3, #64	; 0x40
 8010e6e:	d112      	bne.n	8010e96 <HAL_ETH_IRQHandler+0x42>
  {
    /* Receive complete callback */
    HAL_ETH_RxCpltCallback(heth);
 8010e70:	6878      	ldr	r0, [r7, #4]
 8010e72:	f012 fa39 	bl	80232e8 <HAL_ETH_RxCpltCallback>
    
     /* Clear the Eth DMA Rx IT pending bits */
    __HAL_ETH_DMA_CLEAR_IT(heth, ETH_DMA_IT_R);
 8010e76:	687b      	ldr	r3, [r7, #4]
 8010e78:	681b      	ldr	r3, [r3, #0]
 8010e7a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8010e7e:	3314      	adds	r3, #20
 8010e80:	2240      	movs	r2, #64	; 0x40
 8010e82:	601a      	str	r2, [r3, #0]

    /* Set HAL State to Ready */
    heth->State = HAL_ETH_STATE_READY;
 8010e84:	687b      	ldr	r3, [r7, #4]
 8010e86:	2201      	movs	r2, #1
 8010e88:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
    
    /* Process Unlocked */
    __HAL_UNLOCK(heth);
 8010e8c:	687b      	ldr	r3, [r7, #4]
 8010e8e:	2200      	movs	r2, #0
 8010e90:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8010e94:	e01b      	b.n	8010ece <HAL_ETH_IRQHandler+0x7a>

  }
  /* Frame transmitted */
  else if (__HAL_ETH_DMA_GET_FLAG(heth, ETH_DMA_FLAG_T)) 
 8010e96:	687b      	ldr	r3, [r7, #4]
 8010e98:	681b      	ldr	r3, [r3, #0]
 8010e9a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8010e9e:	3314      	adds	r3, #20
 8010ea0:	681b      	ldr	r3, [r3, #0]
 8010ea2:	f003 0301 	and.w	r3, r3, #1
 8010ea6:	2b01      	cmp	r3, #1
 8010ea8:	d111      	bne.n	8010ece <HAL_ETH_IRQHandler+0x7a>
  {
    /* Transfer complete callback */
    HAL_ETH_TxCpltCallback(heth);
 8010eaa:	6878      	ldr	r0, [r7, #4]
 8010eac:	f000 f839 	bl	8010f22 <HAL_ETH_TxCpltCallback>
    
    /* Clear the Eth DMA Tx IT pending bits */
    __HAL_ETH_DMA_CLEAR_IT(heth, ETH_DMA_IT_T);
 8010eb0:	687b      	ldr	r3, [r7, #4]
 8010eb2:	681b      	ldr	r3, [r3, #0]
 8010eb4:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8010eb8:	3314      	adds	r3, #20
 8010eba:	2201      	movs	r2, #1
 8010ebc:	601a      	str	r2, [r3, #0]

    /* Set HAL State to Ready */
    heth->State = HAL_ETH_STATE_READY;
 8010ebe:	687b      	ldr	r3, [r7, #4]
 8010ec0:	2201      	movs	r2, #1
 8010ec2:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
    
    /* Process Unlocked */
    __HAL_UNLOCK(heth);
 8010ec6:	687b      	ldr	r3, [r7, #4]
 8010ec8:	2200      	movs	r2, #0
 8010eca:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  }
  
  /* Clear the interrupt flags */
  __HAL_ETH_DMA_CLEAR_IT(heth, ETH_DMA_IT_NIS);
 8010ece:	687b      	ldr	r3, [r7, #4]
 8010ed0:	681b      	ldr	r3, [r3, #0]
 8010ed2:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8010ed6:	3314      	adds	r3, #20
 8010ed8:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8010edc:	601a      	str	r2, [r3, #0]
  
  /* ETH DMA Error */
  if(__HAL_ETH_DMA_GET_FLAG(heth, ETH_DMA_FLAG_AIS))
 8010ede:	687b      	ldr	r3, [r7, #4]
 8010ee0:	681b      	ldr	r3, [r3, #0]
 8010ee2:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8010ee6:	3314      	adds	r3, #20
 8010ee8:	681b      	ldr	r3, [r3, #0]
 8010eea:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8010eee:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8010ef2:	d112      	bne.n	8010f1a <HAL_ETH_IRQHandler+0xc6>
  {
    /* Ethernet Error callback */
    HAL_ETH_ErrorCallback(heth);
 8010ef4:	6878      	ldr	r0, [r7, #4]
 8010ef6:	f000 f81e 	bl	8010f36 <HAL_ETH_ErrorCallback>

    /* Clear the interrupt flags */
    __HAL_ETH_DMA_CLEAR_IT(heth, ETH_DMA_FLAG_AIS);
 8010efa:	687b      	ldr	r3, [r7, #4]
 8010efc:	681b      	ldr	r3, [r3, #0]
 8010efe:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8010f02:	3314      	adds	r3, #20
 8010f04:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8010f08:	601a      	str	r2, [r3, #0]
  
    /* Set HAL State to Ready */
    heth->State = HAL_ETH_STATE_READY;
 8010f0a:	687b      	ldr	r3, [r7, #4]
 8010f0c:	2201      	movs	r2, #1
 8010f0e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
    
    /* Process Unlocked */
    __HAL_UNLOCK(heth);
 8010f12:	687b      	ldr	r3, [r7, #4]
 8010f14:	2200      	movs	r2, #0
 8010f16:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  }
}
 8010f1a:	bf00      	nop
 8010f1c:	3708      	adds	r7, #8
 8010f1e:	46bd      	mov	sp, r7
 8010f20:	bd80      	pop	{r7, pc}

08010f22 <HAL_ETH_TxCpltCallback>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
__weak void HAL_ETH_TxCpltCallback(ETH_HandleTypeDef *heth)
{
 8010f22:	b480      	push	{r7}
 8010f24:	b083      	sub	sp, #12
 8010f26:	af00      	add	r7, sp, #0
 8010f28:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(heth);
  /* NOTE : This function Should not be modified, when the callback is needed,
  the HAL_ETH_TxCpltCallback could be implemented in the user file
  */ 
}
 8010f2a:	bf00      	nop
 8010f2c:	370c      	adds	r7, #12
 8010f2e:	46bd      	mov	sp, r7
 8010f30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010f34:	4770      	bx	lr

08010f36 <HAL_ETH_ErrorCallback>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
__weak void HAL_ETH_ErrorCallback(ETH_HandleTypeDef *heth)
{
 8010f36:	b480      	push	{r7}
 8010f38:	b083      	sub	sp, #12
 8010f3a:	af00      	add	r7, sp, #0
 8010f3c:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(heth);
  /* NOTE : This function Should not be modified, when the callback is needed,
  the HAL_ETH_TxCpltCallback could be implemented in the user file
  */ 
}
 8010f3e:	bf00      	nop
 8010f40:	370c      	adds	r7, #12
 8010f42:	46bd      	mov	sp, r7
 8010f44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010f48:	4770      	bx	lr

08010f4a <HAL_ETH_ReadPHYRegister>:
  *                   More PHY register could be read depending on the used PHY
  * @param RegValue PHY register value                  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_ReadPHYRegister(ETH_HandleTypeDef *heth, uint16_t PHYReg, uint32_t *RegValue)
{
 8010f4a:	b580      	push	{r7, lr}
 8010f4c:	b086      	sub	sp, #24
 8010f4e:	af00      	add	r7, sp, #0
 8010f50:	60f8      	str	r0, [r7, #12]
 8010f52:	460b      	mov	r3, r1
 8010f54:	607a      	str	r2, [r7, #4]
 8010f56:	817b      	strh	r3, [r7, #10]
  uint32_t tmpreg1 = 0U;     
 8010f58:	2300      	movs	r3, #0
 8010f5a:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = 0U;
 8010f5c:	2300      	movs	r3, #0
 8010f5e:	613b      	str	r3, [r7, #16]
  
  /* Check parameters */
  assert_param(IS_ETH_PHY_ADDRESS(heth->Init.PhyAddress));
  
  /* Check the ETH peripheral state */
  if(heth->State == HAL_ETH_STATE_BUSY_RD)
 8010f60:	68fb      	ldr	r3, [r7, #12]
 8010f62:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8010f66:	b2db      	uxtb	r3, r3
 8010f68:	2b82      	cmp	r3, #130	; 0x82
 8010f6a:	d101      	bne.n	8010f70 <HAL_ETH_ReadPHYRegister+0x26>
  {
    return HAL_BUSY;
 8010f6c:	2302      	movs	r3, #2
 8010f6e:	e050      	b.n	8011012 <HAL_ETH_ReadPHYRegister+0xc8>
  }
  /* Set ETH HAL State to BUSY_RD */
  heth->State = HAL_ETH_STATE_BUSY_RD;
 8010f70:	68fb      	ldr	r3, [r7, #12]
 8010f72:	2282      	movs	r2, #130	; 0x82
 8010f74:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Get the ETHERNET MACMIIAR value */
  tmpreg1 = heth->Instance->MACMIIAR;
 8010f78:	68fb      	ldr	r3, [r7, #12]
 8010f7a:	681b      	ldr	r3, [r3, #0]
 8010f7c:	691b      	ldr	r3, [r3, #16]
 8010f7e:	617b      	str	r3, [r7, #20]
  
  /* Keep only the CSR Clock Range CR[2:0] bits value */
  tmpreg1 &= ~ETH_MACMIIAR_CR_MASK;
 8010f80:	697b      	ldr	r3, [r7, #20]
 8010f82:	f003 031c 	and.w	r3, r3, #28
 8010f86:	617b      	str	r3, [r7, #20]
  
  /* Prepare the MII address register value */
  tmpreg1 |=(((uint32_t)heth->Init.PhyAddress << 11U) & ETH_MACMIIAR_PA); /* Set the PHY device address   */
 8010f88:	68fb      	ldr	r3, [r7, #12]
 8010f8a:	8a1b      	ldrh	r3, [r3, #16]
 8010f8c:	02db      	lsls	r3, r3, #11
 8010f8e:	b29b      	uxth	r3, r3
 8010f90:	697a      	ldr	r2, [r7, #20]
 8010f92:	4313      	orrs	r3, r2
 8010f94:	617b      	str	r3, [r7, #20]
  tmpreg1 |=(((uint32_t)PHYReg<<6U) & ETH_MACMIIAR_MR);                   /* Set the PHY register address */
 8010f96:	897b      	ldrh	r3, [r7, #10]
 8010f98:	019b      	lsls	r3, r3, #6
 8010f9a:	f403 63f8 	and.w	r3, r3, #1984	; 0x7c0
 8010f9e:	697a      	ldr	r2, [r7, #20]
 8010fa0:	4313      	orrs	r3, r2
 8010fa2:	617b      	str	r3, [r7, #20]
  tmpreg1 &= ~ETH_MACMIIAR_MW;                                            /* Set the read mode            */
 8010fa4:	697b      	ldr	r3, [r7, #20]
 8010fa6:	f023 0302 	bic.w	r3, r3, #2
 8010faa:	617b      	str	r3, [r7, #20]
  tmpreg1 |= ETH_MACMIIAR_MB;                                             /* Set the MII Busy bit         */
 8010fac:	697b      	ldr	r3, [r7, #20]
 8010fae:	f043 0301 	orr.w	r3, r3, #1
 8010fb2:	617b      	str	r3, [r7, #20]
  
  /* Write the result value into the MII Address register */
  heth->Instance->MACMIIAR = tmpreg1;
 8010fb4:	68fb      	ldr	r3, [r7, #12]
 8010fb6:	681b      	ldr	r3, [r3, #0]
 8010fb8:	697a      	ldr	r2, [r7, #20]
 8010fba:	611a      	str	r2, [r3, #16]
  
  /* Get tick */
  tickstart = HAL_GetTick();
 8010fbc:	f7ff fa10 	bl	80103e0 <HAL_GetTick>
 8010fc0:	6138      	str	r0, [r7, #16]
  
  /* Check for the Busy flag */
  while((tmpreg1 & ETH_MACMIIAR_MB) == ETH_MACMIIAR_MB)
 8010fc2:	e015      	b.n	8010ff0 <HAL_ETH_ReadPHYRegister+0xa6>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > PHY_READ_TO)
 8010fc4:	f7ff fa0c 	bl	80103e0 <HAL_GetTick>
 8010fc8:	4602      	mov	r2, r0
 8010fca:	693b      	ldr	r3, [r7, #16]
 8010fcc:	1ad3      	subs	r3, r2, r3
 8010fce:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8010fd2:	d309      	bcc.n	8010fe8 <HAL_ETH_ReadPHYRegister+0x9e>
    {
      heth->State= HAL_ETH_STATE_READY;
 8010fd4:	68fb      	ldr	r3, [r7, #12]
 8010fd6:	2201      	movs	r2, #1
 8010fd8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
      /* Process Unlocked */
      __HAL_UNLOCK(heth);
 8010fdc:	68fb      	ldr	r3, [r7, #12]
 8010fde:	2200      	movs	r2, #0
 8010fe0:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
    
      return HAL_TIMEOUT;
 8010fe4:	2303      	movs	r3, #3
 8010fe6:	e014      	b.n	8011012 <HAL_ETH_ReadPHYRegister+0xc8>
    }
    
    tmpreg1 = heth->Instance->MACMIIAR;
 8010fe8:	68fb      	ldr	r3, [r7, #12]
 8010fea:	681b      	ldr	r3, [r3, #0]
 8010fec:	691b      	ldr	r3, [r3, #16]
 8010fee:	617b      	str	r3, [r7, #20]
  while((tmpreg1 & ETH_MACMIIAR_MB) == ETH_MACMIIAR_MB)
 8010ff0:	697b      	ldr	r3, [r7, #20]
 8010ff2:	f003 0301 	and.w	r3, r3, #1
 8010ff6:	2b00      	cmp	r3, #0
 8010ff8:	d1e4      	bne.n	8010fc4 <HAL_ETH_ReadPHYRegister+0x7a>
  }
  
  /* Get MACMIIDR value */
  *RegValue = (uint16_t)(heth->Instance->MACMIIDR);
 8010ffa:	68fb      	ldr	r3, [r7, #12]
 8010ffc:	681b      	ldr	r3, [r3, #0]
 8010ffe:	695b      	ldr	r3, [r3, #20]
 8011000:	b29b      	uxth	r3, r3
 8011002:	461a      	mov	r2, r3
 8011004:	687b      	ldr	r3, [r7, #4]
 8011006:	601a      	str	r2, [r3, #0]
  
  /* Set ETH HAL State to READY */
  heth->State = HAL_ETH_STATE_READY;
 8011008:	68fb      	ldr	r3, [r7, #12]
 801100a:	2201      	movs	r2, #1
 801100c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Return function status */
  return HAL_OK;
 8011010:	2300      	movs	r3, #0
}
 8011012:	4618      	mov	r0, r3
 8011014:	3718      	adds	r7, #24
 8011016:	46bd      	mov	sp, r7
 8011018:	bd80      	pop	{r7, pc}

0801101a <HAL_ETH_WritePHYRegister>:
  *             More PHY register could be written depending on the used PHY
  * @param  RegValue the value to write
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_WritePHYRegister(ETH_HandleTypeDef *heth, uint16_t PHYReg, uint32_t RegValue)
{
 801101a:	b580      	push	{r7, lr}
 801101c:	b086      	sub	sp, #24
 801101e:	af00      	add	r7, sp, #0
 8011020:	60f8      	str	r0, [r7, #12]
 8011022:	460b      	mov	r3, r1
 8011024:	607a      	str	r2, [r7, #4]
 8011026:	817b      	strh	r3, [r7, #10]
  uint32_t tmpreg1 = 0U;
 8011028:	2300      	movs	r3, #0
 801102a:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = 0U;
 801102c:	2300      	movs	r3, #0
 801102e:	613b      	str	r3, [r7, #16]
  
  /* Check parameters */
  assert_param(IS_ETH_PHY_ADDRESS(heth->Init.PhyAddress));
  
  /* Check the ETH peripheral state */
  if(heth->State == HAL_ETH_STATE_BUSY_WR)
 8011030:	68fb      	ldr	r3, [r7, #12]
 8011032:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8011036:	b2db      	uxtb	r3, r3
 8011038:	2b42      	cmp	r3, #66	; 0x42
 801103a:	d101      	bne.n	8011040 <HAL_ETH_WritePHYRegister+0x26>
  {
    return HAL_BUSY;
 801103c:	2302      	movs	r3, #2
 801103e:	e04e      	b.n	80110de <HAL_ETH_WritePHYRegister+0xc4>
  }
  /* Set ETH HAL State to BUSY_WR */
  heth->State = HAL_ETH_STATE_BUSY_WR;
 8011040:	68fb      	ldr	r3, [r7, #12]
 8011042:	2242      	movs	r2, #66	; 0x42
 8011044:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Get the ETHERNET MACMIIAR value */
  tmpreg1 = heth->Instance->MACMIIAR;
 8011048:	68fb      	ldr	r3, [r7, #12]
 801104a:	681b      	ldr	r3, [r3, #0]
 801104c:	691b      	ldr	r3, [r3, #16]
 801104e:	617b      	str	r3, [r7, #20]
  
  /* Keep only the CSR Clock Range CR[2:0] bits value */
  tmpreg1 &= ~ETH_MACMIIAR_CR_MASK;
 8011050:	697b      	ldr	r3, [r7, #20]
 8011052:	f003 031c 	and.w	r3, r3, #28
 8011056:	617b      	str	r3, [r7, #20]
  
  /* Prepare the MII register address value */
  tmpreg1 |=(((uint32_t)heth->Init.PhyAddress<<11U) & ETH_MACMIIAR_PA); /* Set the PHY device address */
 8011058:	68fb      	ldr	r3, [r7, #12]
 801105a:	8a1b      	ldrh	r3, [r3, #16]
 801105c:	02db      	lsls	r3, r3, #11
 801105e:	b29b      	uxth	r3, r3
 8011060:	697a      	ldr	r2, [r7, #20]
 8011062:	4313      	orrs	r3, r2
 8011064:	617b      	str	r3, [r7, #20]
  tmpreg1 |=(((uint32_t)PHYReg<<6U) & ETH_MACMIIAR_MR);                 /* Set the PHY register address */
 8011066:	897b      	ldrh	r3, [r7, #10]
 8011068:	019b      	lsls	r3, r3, #6
 801106a:	f403 63f8 	and.w	r3, r3, #1984	; 0x7c0
 801106e:	697a      	ldr	r2, [r7, #20]
 8011070:	4313      	orrs	r3, r2
 8011072:	617b      	str	r3, [r7, #20]
  tmpreg1 |= ETH_MACMIIAR_MW;                                           /* Set the write mode */
 8011074:	697b      	ldr	r3, [r7, #20]
 8011076:	f043 0302 	orr.w	r3, r3, #2
 801107a:	617b      	str	r3, [r7, #20]
  tmpreg1 |= ETH_MACMIIAR_MB;                                           /* Set the MII Busy bit */
 801107c:	697b      	ldr	r3, [r7, #20]
 801107e:	f043 0301 	orr.w	r3, r3, #1
 8011082:	617b      	str	r3, [r7, #20]
  
  /* Give the value to the MII data register */
  heth->Instance->MACMIIDR = (uint16_t)RegValue;
 8011084:	68fb      	ldr	r3, [r7, #12]
 8011086:	681b      	ldr	r3, [r3, #0]
 8011088:	687a      	ldr	r2, [r7, #4]
 801108a:	b292      	uxth	r2, r2
 801108c:	615a      	str	r2, [r3, #20]
  
  /* Write the result value into the MII Address register */
  heth->Instance->MACMIIAR = tmpreg1;
 801108e:	68fb      	ldr	r3, [r7, #12]
 8011090:	681b      	ldr	r3, [r3, #0]
 8011092:	697a      	ldr	r2, [r7, #20]
 8011094:	611a      	str	r2, [r3, #16]
  
  /* Get tick */
  tickstart = HAL_GetTick();
 8011096:	f7ff f9a3 	bl	80103e0 <HAL_GetTick>
 801109a:	6138      	str	r0, [r7, #16]
  
  /* Check for the Busy flag */
  while((tmpreg1 & ETH_MACMIIAR_MB) == ETH_MACMIIAR_MB)
 801109c:	e015      	b.n	80110ca <HAL_ETH_WritePHYRegister+0xb0>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > PHY_WRITE_TO)
 801109e:	f7ff f99f 	bl	80103e0 <HAL_GetTick>
 80110a2:	4602      	mov	r2, r0
 80110a4:	693b      	ldr	r3, [r7, #16]
 80110a6:	1ad3      	subs	r3, r2, r3
 80110a8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80110ac:	d309      	bcc.n	80110c2 <HAL_ETH_WritePHYRegister+0xa8>
    {
      heth->State= HAL_ETH_STATE_READY;
 80110ae:	68fb      	ldr	r3, [r7, #12]
 80110b0:	2201      	movs	r2, #1
 80110b2:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
      /* Process Unlocked */
      __HAL_UNLOCK(heth);
 80110b6:	68fb      	ldr	r3, [r7, #12]
 80110b8:	2200      	movs	r2, #0
 80110ba:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
    
      return HAL_TIMEOUT;
 80110be:	2303      	movs	r3, #3
 80110c0:	e00d      	b.n	80110de <HAL_ETH_WritePHYRegister+0xc4>
    }
    
    tmpreg1 = heth->Instance->MACMIIAR;
 80110c2:	68fb      	ldr	r3, [r7, #12]
 80110c4:	681b      	ldr	r3, [r3, #0]
 80110c6:	691b      	ldr	r3, [r3, #16]
 80110c8:	617b      	str	r3, [r7, #20]
  while((tmpreg1 & ETH_MACMIIAR_MB) == ETH_MACMIIAR_MB)
 80110ca:	697b      	ldr	r3, [r7, #20]
 80110cc:	f003 0301 	and.w	r3, r3, #1
 80110d0:	2b00      	cmp	r3, #0
 80110d2:	d1e4      	bne.n	801109e <HAL_ETH_WritePHYRegister+0x84>
  }
  
  /* Set ETH HAL State to READY */
  heth->State = HAL_ETH_STATE_READY;
 80110d4:	68fb      	ldr	r3, [r7, #12]
 80110d6:	2201      	movs	r2, #1
 80110d8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Return function status */
  return HAL_OK; 
 80110dc:	2300      	movs	r3, #0
}
 80110de:	4618      	mov	r0, r3
 80110e0:	3718      	adds	r7, #24
 80110e2:	46bd      	mov	sp, r7
 80110e4:	bd80      	pop	{r7, pc}

080110e6 <HAL_ETH_Start>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_Start(ETH_HandleTypeDef *heth)
{  
 80110e6:	b580      	push	{r7, lr}
 80110e8:	b082      	sub	sp, #8
 80110ea:	af00      	add	r7, sp, #0
 80110ec:	6078      	str	r0, [r7, #4]
  /* Process Locked */
  __HAL_LOCK(heth);
 80110ee:	687b      	ldr	r3, [r7, #4]
 80110f0:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80110f4:	2b01      	cmp	r3, #1
 80110f6:	d101      	bne.n	80110fc <HAL_ETH_Start+0x16>
 80110f8:	2302      	movs	r3, #2
 80110fa:	e01f      	b.n	801113c <HAL_ETH_Start+0x56>
 80110fc:	687b      	ldr	r3, [r7, #4]
 80110fe:	2201      	movs	r2, #1
 8011100:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  
  /* Set the ETH peripheral state to BUSY */
  heth->State = HAL_ETH_STATE_BUSY;
 8011104:	687b      	ldr	r3, [r7, #4]
 8011106:	2202      	movs	r2, #2
 8011108:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Enable transmit state machine of the MAC for transmission on the MII */
  ETH_MACTransmissionEnable(heth);
 801110c:	6878      	ldr	r0, [r7, #4]
 801110e:	f000 fa19 	bl	8011544 <ETH_MACTransmissionEnable>
  
  /* Enable receive state machine of the MAC for reception from the MII */
  ETH_MACReceptionEnable(heth);
 8011112:	6878      	ldr	r0, [r7, #4]
 8011114:	f000 fa33 	bl	801157e <ETH_MACReceptionEnable>
  
  /* Flush Transmit FIFO */
  ETH_FlushTransmitFIFO(heth);
 8011118:	6878      	ldr	r0, [r7, #4]
 801111a:	f000 fa7d 	bl	8011618 <ETH_FlushTransmitFIFO>
  
  /* Start DMA transmission */
  ETH_DMATransmissionEnable(heth);
 801111e:	6878      	ldr	r0, [r7, #4]
 8011120:	f000 fa4a 	bl	80115b8 <ETH_DMATransmissionEnable>
  
  /* Start DMA reception */
  ETH_DMAReceptionEnable(heth);
 8011124:	6878      	ldr	r0, [r7, #4]
 8011126:	f000 fa5f 	bl	80115e8 <ETH_DMAReceptionEnable>
  
  /* Set the ETH state to READY*/
  heth->State= HAL_ETH_STATE_READY;
 801112a:	687b      	ldr	r3, [r7, #4]
 801112c:	2201      	movs	r2, #1
 801112e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Process Unlocked */
  __HAL_UNLOCK(heth);
 8011132:	687b      	ldr	r3, [r7, #4]
 8011134:	2200      	movs	r2, #0
 8011136:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  
  /* Return function status */
  return HAL_OK;
 801113a:	2300      	movs	r3, #0
}
 801113c:	4618      	mov	r0, r3
 801113e:	3708      	adds	r7, #8
 8011140:	46bd      	mov	sp, r7
 8011142:	bd80      	pop	{r7, pc}

08011144 <ETH_MACDMAConfig>:
  *         the configuration information for ETHERNET module
  * @param  err Ethernet Init error
  * @retval HAL status
  */
static void ETH_MACDMAConfig(ETH_HandleTypeDef *heth, uint32_t err)
{
 8011144:	b580      	push	{r7, lr}
 8011146:	b0b0      	sub	sp, #192	; 0xc0
 8011148:	af00      	add	r7, sp, #0
 801114a:	6078      	str	r0, [r7, #4]
 801114c:	6039      	str	r1, [r7, #0]
  ETH_MACInitTypeDef macinit;
  ETH_DMAInitTypeDef dmainit;
  uint32_t tmpreg1 = 0U;
 801114e:	2300      	movs	r3, #0
 8011150:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  
  if (err != ETH_SUCCESS) /* Auto-negotiation failed */
 8011154:	683b      	ldr	r3, [r7, #0]
 8011156:	2b00      	cmp	r3, #0
 8011158:	d007      	beq.n	801116a <ETH_MACDMAConfig+0x26>
  {
    /* Set Ethernet duplex mode to Full-duplex */
    (heth->Init).DuplexMode = ETH_MODE_FULLDUPLEX;
 801115a:	687b      	ldr	r3, [r7, #4]
 801115c:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8011160:	60da      	str	r2, [r3, #12]
    
    /* Set Ethernet speed to 100M */
    (heth->Init).Speed = ETH_SPEED_100M;
 8011162:	687b      	ldr	r3, [r7, #4]
 8011164:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8011168:	609a      	str	r2, [r3, #8]
  }
  
  /* Ethernet MAC default initialization **************************************/
  macinit.Watchdog = ETH_WATCHDOG_ENABLE;
 801116a:	2300      	movs	r3, #0
 801116c:	64bb      	str	r3, [r7, #72]	; 0x48
  macinit.Jabber = ETH_JABBER_ENABLE;
 801116e:	2300      	movs	r3, #0
 8011170:	64fb      	str	r3, [r7, #76]	; 0x4c
  macinit.InterFrameGap = ETH_INTERFRAMEGAP_96BIT;
 8011172:	2300      	movs	r3, #0
 8011174:	653b      	str	r3, [r7, #80]	; 0x50
  macinit.CarrierSense = ETH_CARRIERSENCE_ENABLE;
 8011176:	2300      	movs	r3, #0
 8011178:	657b      	str	r3, [r7, #84]	; 0x54
  macinit.ReceiveOwn = ETH_RECEIVEOWN_ENABLE;
 801117a:	2300      	movs	r3, #0
 801117c:	65bb      	str	r3, [r7, #88]	; 0x58
  macinit.LoopbackMode = ETH_LOOPBACKMODE_DISABLE;
 801117e:	2300      	movs	r3, #0
 8011180:	65fb      	str	r3, [r7, #92]	; 0x5c
  if(heth->Init.ChecksumMode == ETH_CHECKSUM_BY_HARDWARE)
 8011182:	687b      	ldr	r3, [r7, #4]
 8011184:	69db      	ldr	r3, [r3, #28]
 8011186:	2b00      	cmp	r3, #0
 8011188:	d103      	bne.n	8011192 <ETH_MACDMAConfig+0x4e>
  {
    macinit.ChecksumOffload = ETH_CHECKSUMOFFLAOD_ENABLE;
 801118a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 801118e:	663b      	str	r3, [r7, #96]	; 0x60
 8011190:	e001      	b.n	8011196 <ETH_MACDMAConfig+0x52>
  }
  else
  {
    macinit.ChecksumOffload = ETH_CHECKSUMOFFLAOD_DISABLE;
 8011192:	2300      	movs	r3, #0
 8011194:	663b      	str	r3, [r7, #96]	; 0x60
  }
  macinit.RetryTransmission = ETH_RETRYTRANSMISSION_DISABLE;
 8011196:	f44f 7300 	mov.w	r3, #512	; 0x200
 801119a:	667b      	str	r3, [r7, #100]	; 0x64
  macinit.AutomaticPadCRCStrip = ETH_AUTOMATICPADCRCSTRIP_DISABLE;
 801119c:	2300      	movs	r3, #0
 801119e:	66bb      	str	r3, [r7, #104]	; 0x68
  macinit.BackOffLimit = ETH_BACKOFFLIMIT_10;
 80111a0:	2300      	movs	r3, #0
 80111a2:	66fb      	str	r3, [r7, #108]	; 0x6c
  macinit.DeferralCheck = ETH_DEFFERRALCHECK_DISABLE;
 80111a4:	2300      	movs	r3, #0
 80111a6:	673b      	str	r3, [r7, #112]	; 0x70
  macinit.ReceiveAll = ETH_RECEIVEAll_DISABLE;
 80111a8:	2300      	movs	r3, #0
 80111aa:	677b      	str	r3, [r7, #116]	; 0x74
  macinit.SourceAddrFilter = ETH_SOURCEADDRFILTER_DISABLE;
 80111ac:	2300      	movs	r3, #0
 80111ae:	67bb      	str	r3, [r7, #120]	; 0x78
  macinit.PassControlFrames = ETH_PASSCONTROLFRAMES_BLOCKALL;
 80111b0:	2340      	movs	r3, #64	; 0x40
 80111b2:	67fb      	str	r3, [r7, #124]	; 0x7c
  macinit.BroadcastFramesReception = ETH_BROADCASTFRAMESRECEPTION_ENABLE;
 80111b4:	2300      	movs	r3, #0
 80111b6:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
  macinit.DestinationAddrFilter = ETH_DESTINATIONADDRFILTER_NORMAL;
 80111ba:	2300      	movs	r3, #0
 80111bc:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  macinit.PromiscuousMode = ETH_PROMISCUOUS_MODE_DISABLE;
 80111c0:	2300      	movs	r3, #0
 80111c2:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  macinit.MulticastFramesFilter = ETH_MULTICASTFRAMESFILTER_PERFECT;
 80111c6:	2300      	movs	r3, #0
 80111c8:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
  macinit.UnicastFramesFilter = ETH_UNICASTFRAMESFILTER_PERFECT;
 80111cc:	2300      	movs	r3, #0
 80111ce:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  macinit.HashTableHigh = 0x0U;
 80111d2:	2300      	movs	r3, #0
 80111d4:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  macinit.HashTableLow = 0x0U;
 80111d8:	2300      	movs	r3, #0
 80111da:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
  macinit.PauseTime = 0x0U;
 80111de:	2300      	movs	r3, #0
 80111e0:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  macinit.ZeroQuantaPause = ETH_ZEROQUANTAPAUSE_DISABLE;
 80111e4:	2380      	movs	r3, #128	; 0x80
 80111e6:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
  macinit.PauseLowThreshold = ETH_PAUSELOWTHRESHOLD_MINUS4;
 80111ea:	2300      	movs	r3, #0
 80111ec:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
  macinit.UnicastPauseFrameDetect = ETH_UNICASTPAUSEFRAMEDETECT_DISABLE;
 80111f0:	2300      	movs	r3, #0
 80111f2:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  macinit.ReceiveFlowControl = ETH_RECEIVEFLOWCONTROL_DISABLE;
 80111f6:	2300      	movs	r3, #0
 80111f8:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  macinit.TransmitFlowControl = ETH_TRANSMITFLOWCONTROL_DISABLE;
 80111fc:	2300      	movs	r3, #0
 80111fe:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
  macinit.VLANTagComparison = ETH_VLANTAGCOMPARISON_16BIT;
 8011202:	2300      	movs	r3, #0
 8011204:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
  macinit.VLANTagIdentifier = 0x0U;
 8011208:	2300      	movs	r3, #0
 801120a:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
  
  /*------------------------ ETHERNET MACCR Configuration --------------------*/
  /* Get the ETHERNET MACCR value */
  tmpreg1 = (heth->Instance)->MACCR;
 801120e:	687b      	ldr	r3, [r7, #4]
 8011210:	681b      	ldr	r3, [r3, #0]
 8011212:	681b      	ldr	r3, [r3, #0]
 8011214:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  /* Clear WD, PCE, PS, TE and RE bits */
  tmpreg1 &= ETH_MACCR_CLEAR_MASK;
 8011218:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 801121c:	4bab      	ldr	r3, [pc, #684]	; (80114cc <ETH_MACDMAConfig+0x388>)
 801121e:	4013      	ands	r3, r2
 8011220:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  /* Set the IPCO bit according to ETH ChecksumOffload value */
  /* Set the DR bit according to ETH RetryTransmission value */
  /* Set the ACS bit according to ETH AutomaticPadCRCStrip value */
  /* Set the BL bit according to ETH BackOffLimit value */
  /* Set the DC bit according to ETH DeferralCheck value */
  tmpreg1 |= (uint32_t)(macinit.Watchdog | 
 8011224:	6cba      	ldr	r2, [r7, #72]	; 0x48
                       macinit.Jabber | 
 8011226:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
  tmpreg1 |= (uint32_t)(macinit.Watchdog | 
 8011228:	431a      	orrs	r2, r3
                       macinit.InterFrameGap |
 801122a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
                       macinit.Jabber | 
 801122c:	431a      	orrs	r2, r3
                       macinit.CarrierSense |
 801122e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
                       macinit.InterFrameGap |
 8011230:	431a      	orrs	r2, r3
                       (heth->Init).Speed | 
 8011232:	687b      	ldr	r3, [r7, #4]
 8011234:	689b      	ldr	r3, [r3, #8]
                       macinit.CarrierSense |
 8011236:	431a      	orrs	r2, r3
                       macinit.ReceiveOwn |
 8011238:	6dbb      	ldr	r3, [r7, #88]	; 0x58
                       (heth->Init).Speed | 
 801123a:	431a      	orrs	r2, r3
                       macinit.LoopbackMode |
 801123c:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
                       macinit.ReceiveOwn |
 801123e:	431a      	orrs	r2, r3
                       (heth->Init).DuplexMode | 
 8011240:	687b      	ldr	r3, [r7, #4]
 8011242:	68db      	ldr	r3, [r3, #12]
                       macinit.LoopbackMode |
 8011244:	431a      	orrs	r2, r3
                       macinit.ChecksumOffload |    
 8011246:	6e3b      	ldr	r3, [r7, #96]	; 0x60
                       (heth->Init).DuplexMode | 
 8011248:	431a      	orrs	r2, r3
                       macinit.RetryTransmission | 
 801124a:	6e7b      	ldr	r3, [r7, #100]	; 0x64
                       macinit.ChecksumOffload |    
 801124c:	431a      	orrs	r2, r3
                       macinit.AutomaticPadCRCStrip | 
 801124e:	6ebb      	ldr	r3, [r7, #104]	; 0x68
                       macinit.RetryTransmission | 
 8011250:	431a      	orrs	r2, r3
                       macinit.BackOffLimit | 
 8011252:	6efb      	ldr	r3, [r7, #108]	; 0x6c
                       macinit.AutomaticPadCRCStrip | 
 8011254:	431a      	orrs	r2, r3
                       macinit.DeferralCheck);
 8011256:	6f3b      	ldr	r3, [r7, #112]	; 0x70
                       macinit.BackOffLimit | 
 8011258:	4313      	orrs	r3, r2
  tmpreg1 |= (uint32_t)(macinit.Watchdog | 
 801125a:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 801125e:	4313      	orrs	r3, r2
 8011260:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  
  /* Write to ETHERNET MACCR */
  (heth->Instance)->MACCR = (uint32_t)tmpreg1;
 8011264:	687b      	ldr	r3, [r7, #4]
 8011266:	681b      	ldr	r3, [r3, #0]
 8011268:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 801126c:	601a      	str	r2, [r3, #0]
  
  /* Wait until the write operation will be taken into account:
     at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->MACCR;
 801126e:	687b      	ldr	r3, [r7, #4]
 8011270:	681b      	ldr	r3, [r3, #0]
 8011272:	681b      	ldr	r3, [r3, #0]
 8011274:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  HAL_Delay(ETH_REG_WRITE_DELAY);
 8011278:	2001      	movs	r0, #1
 801127a:	f7ff f8bd 	bl	80103f8 <HAL_Delay>
  (heth->Instance)->MACCR = tmpreg1; 
 801127e:	687b      	ldr	r3, [r7, #4]
 8011280:	681b      	ldr	r3, [r3, #0]
 8011282:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 8011286:	601a      	str	r2, [r3, #0]
  /* Set the DAIF bit according to ETH DestinationAddrFilter value */
  /* Set the PR bit according to ETH PromiscuousMode value */
  /* Set the PM, HMC and HPF bits according to ETH MulticastFramesFilter value */
  /* Set the HUC and HPF bits according to ETH UnicastFramesFilter value */
  /* Write to ETHERNET MACFFR */  
  (heth->Instance)->MACFFR = (uint32_t)(macinit.ReceiveAll | 
 8011288:	687b      	ldr	r3, [r7, #4]
 801128a:	681b      	ldr	r3, [r3, #0]
 801128c:	6f79      	ldr	r1, [r7, #116]	; 0x74
                                        macinit.SourceAddrFilter |
 801128e:	6fba      	ldr	r2, [r7, #120]	; 0x78
  (heth->Instance)->MACFFR = (uint32_t)(macinit.ReceiveAll | 
 8011290:	4311      	orrs	r1, r2
                                        macinit.PassControlFrames |
 8011292:	6ffa      	ldr	r2, [r7, #124]	; 0x7c
                                        macinit.SourceAddrFilter |
 8011294:	4311      	orrs	r1, r2
                                        macinit.BroadcastFramesReception | 
 8011296:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
                                        macinit.PassControlFrames |
 801129a:	4311      	orrs	r1, r2
                                        macinit.DestinationAddrFilter |
 801129c:	f8d7 2084 	ldr.w	r2, [r7, #132]	; 0x84
                                        macinit.BroadcastFramesReception | 
 80112a0:	4311      	orrs	r1, r2
                                        macinit.PromiscuousMode |
 80112a2:	f8d7 2088 	ldr.w	r2, [r7, #136]	; 0x88
                                        macinit.DestinationAddrFilter |
 80112a6:	4311      	orrs	r1, r2
                                        macinit.MulticastFramesFilter |
 80112a8:	f8d7 208c 	ldr.w	r2, [r7, #140]	; 0x8c
                                        macinit.PromiscuousMode |
 80112ac:	4311      	orrs	r1, r2
                                        macinit.UnicastFramesFilter);
 80112ae:	f8d7 2090 	ldr.w	r2, [r7, #144]	; 0x90
                                        macinit.MulticastFramesFilter |
 80112b2:	430a      	orrs	r2, r1
  (heth->Instance)->MACFFR = (uint32_t)(macinit.ReceiveAll | 
 80112b4:	605a      	str	r2, [r3, #4]
   
   /* Wait until the write operation will be taken into account:
      at least four TX_CLK/RX_CLK clock cycles */
   tmpreg1 = (heth->Instance)->MACFFR;
 80112b6:	687b      	ldr	r3, [r7, #4]
 80112b8:	681b      	ldr	r3, [r3, #0]
 80112ba:	685b      	ldr	r3, [r3, #4]
 80112bc:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
   HAL_Delay(ETH_REG_WRITE_DELAY);
 80112c0:	2001      	movs	r0, #1
 80112c2:	f7ff f899 	bl	80103f8 <HAL_Delay>
   (heth->Instance)->MACFFR = tmpreg1;
 80112c6:	687b      	ldr	r3, [r7, #4]
 80112c8:	681b      	ldr	r3, [r3, #0]
 80112ca:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 80112ce:	605a      	str	r2, [r3, #4]
   
   /*--------------- ETHERNET MACHTHR and MACHTLR Configuration --------------*/
   /* Write to ETHERNET MACHTHR */
   (heth->Instance)->MACHTHR = (uint32_t)macinit.HashTableHigh;
 80112d0:	687b      	ldr	r3, [r7, #4]
 80112d2:	681b      	ldr	r3, [r3, #0]
 80112d4:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 80112d8:	609a      	str	r2, [r3, #8]
   
   /* Write to ETHERNET MACHTLR */
   (heth->Instance)->MACHTLR = (uint32_t)macinit.HashTableLow;
 80112da:	687b      	ldr	r3, [r7, #4]
 80112dc:	681b      	ldr	r3, [r3, #0]
 80112de:	f8d7 2098 	ldr.w	r2, [r7, #152]	; 0x98
 80112e2:	60da      	str	r2, [r3, #12]
   /*----------------------- ETHERNET MACFCR Configuration -------------------*/
   
   /* Get the ETHERNET MACFCR value */  
   tmpreg1 = (heth->Instance)->MACFCR;
 80112e4:	687b      	ldr	r3, [r7, #4]
 80112e6:	681b      	ldr	r3, [r3, #0]
 80112e8:	699b      	ldr	r3, [r3, #24]
 80112ea:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
   /* Clear xx bits */
   tmpreg1 &= ETH_MACFCR_CLEAR_MASK;
 80112ee:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 80112f2:	f64f 7341 	movw	r3, #65345	; 0xff41
 80112f6:	4013      	ands	r3, r2
 80112f8:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
   /* Set the DZPQ bit according to ETH ZeroQuantaPause value */
   /* Set the PLT bit according to ETH PauseLowThreshold value */
   /* Set the UP bit according to ETH UnicastPauseFrameDetect value */
   /* Set the RFE bit according to ETH ReceiveFlowControl value */
   /* Set the TFE bit according to ETH TransmitFlowControl value */ 
   tmpreg1 |= (uint32_t)((macinit.PauseTime << 16U) | 
 80112fc:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8011300:	041a      	lsls	r2, r3, #16
                        macinit.ZeroQuantaPause |
 8011302:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
   tmpreg1 |= (uint32_t)((macinit.PauseTime << 16U) | 
 8011306:	431a      	orrs	r2, r3
                        macinit.PauseLowThreshold |
 8011308:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
                        macinit.ZeroQuantaPause |
 801130c:	431a      	orrs	r2, r3
                        macinit.UnicastPauseFrameDetect | 
 801130e:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
                        macinit.PauseLowThreshold |
 8011312:	431a      	orrs	r2, r3
                        macinit.ReceiveFlowControl |
 8011314:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
                        macinit.UnicastPauseFrameDetect | 
 8011318:	431a      	orrs	r2, r3
                        macinit.TransmitFlowControl); 
 801131a:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
                        macinit.ReceiveFlowControl |
 801131e:	4313      	orrs	r3, r2
   tmpreg1 |= (uint32_t)((macinit.PauseTime << 16U) | 
 8011320:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 8011324:	4313      	orrs	r3, r2
 8011326:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
   
   /* Write to ETHERNET MACFCR */
   (heth->Instance)->MACFCR = (uint32_t)tmpreg1;
 801132a:	687b      	ldr	r3, [r7, #4]
 801132c:	681b      	ldr	r3, [r3, #0]
 801132e:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 8011332:	619a      	str	r2, [r3, #24]
   
   /* Wait until the write operation will be taken into account:
   at least four TX_CLK/RX_CLK clock cycles */
   tmpreg1 = (heth->Instance)->MACFCR;
 8011334:	687b      	ldr	r3, [r7, #4]
 8011336:	681b      	ldr	r3, [r3, #0]
 8011338:	699b      	ldr	r3, [r3, #24]
 801133a:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
   HAL_Delay(ETH_REG_WRITE_DELAY);
 801133e:	2001      	movs	r0, #1
 8011340:	f7ff f85a 	bl	80103f8 <HAL_Delay>
   (heth->Instance)->MACFCR = tmpreg1;
 8011344:	687b      	ldr	r3, [r7, #4]
 8011346:	681b      	ldr	r3, [r3, #0]
 8011348:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 801134c:	619a      	str	r2, [r3, #24]
   
   /*----------------------- ETHERNET MACVLANTR Configuration ----------------*/
   /* Set the ETV bit according to ETH VLANTagComparison value */
   /* Set the VL bit according to ETH VLANTagIdentifier value */  
   (heth->Instance)->MACVLANTR = (uint32_t)(macinit.VLANTagComparison | 
 801134e:	687b      	ldr	r3, [r7, #4]
 8011350:	681b      	ldr	r3, [r3, #0]
 8011352:	f8d7 10b4 	ldr.w	r1, [r7, #180]	; 0xb4
                                            macinit.VLANTagIdentifier);
 8011356:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
   (heth->Instance)->MACVLANTR = (uint32_t)(macinit.VLANTagComparison | 
 801135a:	430a      	orrs	r2, r1
 801135c:	61da      	str	r2, [r3, #28]
    
    /* Wait until the write operation will be taken into account:
       at least four TX_CLK/RX_CLK clock cycles */
    tmpreg1 = (heth->Instance)->MACVLANTR;
 801135e:	687b      	ldr	r3, [r7, #4]
 8011360:	681b      	ldr	r3, [r3, #0]
 8011362:	69db      	ldr	r3, [r3, #28]
 8011364:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
    HAL_Delay(ETH_REG_WRITE_DELAY);
 8011368:	2001      	movs	r0, #1
 801136a:	f7ff f845 	bl	80103f8 <HAL_Delay>
    (heth->Instance)->MACVLANTR = tmpreg1;
 801136e:	687b      	ldr	r3, [r7, #4]
 8011370:	681b      	ldr	r3, [r3, #0]
 8011372:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 8011376:	61da      	str	r2, [r3, #28]
    
    /* Ethernet DMA default initialization ************************************/
    dmainit.DropTCPIPChecksumErrorFrame = ETH_DROPTCPIPCHECKSUMERRORFRAME_ENABLE;
 8011378:	2300      	movs	r3, #0
 801137a:	60bb      	str	r3, [r7, #8]
    dmainit.ReceiveStoreForward = ETH_RECEIVESTOREFORWARD_ENABLE;
 801137c:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8011380:	60fb      	str	r3, [r7, #12]
    dmainit.FlushReceivedFrame = ETH_FLUSHRECEIVEDFRAME_ENABLE;
 8011382:	2300      	movs	r3, #0
 8011384:	613b      	str	r3, [r7, #16]
    dmainit.TransmitStoreForward = ETH_TRANSMITSTOREFORWARD_ENABLE;  
 8011386:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 801138a:	617b      	str	r3, [r7, #20]
    dmainit.TransmitThresholdControl = ETH_TRANSMITTHRESHOLDCONTROL_64BYTES;
 801138c:	2300      	movs	r3, #0
 801138e:	61bb      	str	r3, [r7, #24]
    dmainit.ForwardErrorFrames = ETH_FORWARDERRORFRAMES_DISABLE;
 8011390:	2300      	movs	r3, #0
 8011392:	61fb      	str	r3, [r7, #28]
    dmainit.ForwardUndersizedGoodFrames = ETH_FORWARDUNDERSIZEDGOODFRAMES_DISABLE;
 8011394:	2300      	movs	r3, #0
 8011396:	623b      	str	r3, [r7, #32]
    dmainit.ReceiveThresholdControl = ETH_RECEIVEDTHRESHOLDCONTROL_64BYTES;
 8011398:	2300      	movs	r3, #0
 801139a:	627b      	str	r3, [r7, #36]	; 0x24
    dmainit.SecondFrameOperate = ETH_SECONDFRAMEOPERARTE_ENABLE;
 801139c:	2304      	movs	r3, #4
 801139e:	62bb      	str	r3, [r7, #40]	; 0x28
    dmainit.AddressAlignedBeats = ETH_ADDRESSALIGNEDBEATS_ENABLE;
 80113a0:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80113a4:	62fb      	str	r3, [r7, #44]	; 0x2c
    dmainit.FixedBurst = ETH_FIXEDBURST_ENABLE;
 80113a6:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80113aa:	633b      	str	r3, [r7, #48]	; 0x30
    dmainit.RxDMABurstLength = ETH_RXDMABURSTLENGTH_32BEAT;
 80113ac:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 80113b0:	637b      	str	r3, [r7, #52]	; 0x34
    dmainit.TxDMABurstLength = ETH_TXDMABURSTLENGTH_32BEAT;
 80113b2:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80113b6:	63bb      	str	r3, [r7, #56]	; 0x38
    dmainit.EnhancedDescriptorFormat = ETH_DMAENHANCEDDESCRIPTOR_ENABLE;
 80113b8:	2380      	movs	r3, #128	; 0x80
 80113ba:	63fb      	str	r3, [r7, #60]	; 0x3c
    dmainit.DescriptorSkipLength = 0x0U;
 80113bc:	2300      	movs	r3, #0
 80113be:	643b      	str	r3, [r7, #64]	; 0x40
    dmainit.DMAArbitration = ETH_DMAARBITRATION_ROUNDROBIN_RXTX_1_1;
 80113c0:	2300      	movs	r3, #0
 80113c2:	647b      	str	r3, [r7, #68]	; 0x44
    
    /* Get the ETHERNET DMAOMR value */
    tmpreg1 = (heth->Instance)->DMAOMR;
 80113c4:	687b      	ldr	r3, [r7, #4]
 80113c6:	681b      	ldr	r3, [r3, #0]
 80113c8:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80113cc:	3318      	adds	r3, #24
 80113ce:	681b      	ldr	r3, [r3, #0]
 80113d0:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
    /* Clear xx bits */
    tmpreg1 &= ETH_DMAOMR_CLEAR_MASK;
 80113d4:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 80113d8:	4b3d      	ldr	r3, [pc, #244]	; (80114d0 <ETH_MACDMAConfig+0x38c>)
 80113da:	4013      	ands	r3, r2
 80113dc:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
    /* Set the TTC bit according to ETH TransmitThresholdControl value */
    /* Set the FEF bit according to ETH ForwardErrorFrames value */
    /* Set the FUF bit according to ETH ForwardUndersizedGoodFrames value */
    /* Set the RTC bit according to ETH ReceiveThresholdControl value */
    /* Set the OSF bit according to ETH SecondFrameOperate value */
    tmpreg1 |= (uint32_t)(dmainit.DropTCPIPChecksumErrorFrame | 
 80113e0:	68ba      	ldr	r2, [r7, #8]
                         dmainit.ReceiveStoreForward |
 80113e2:	68fb      	ldr	r3, [r7, #12]
    tmpreg1 |= (uint32_t)(dmainit.DropTCPIPChecksumErrorFrame | 
 80113e4:	431a      	orrs	r2, r3
                         dmainit.FlushReceivedFrame |
 80113e6:	693b      	ldr	r3, [r7, #16]
                         dmainit.ReceiveStoreForward |
 80113e8:	431a      	orrs	r2, r3
                         dmainit.TransmitStoreForward | 
 80113ea:	697b      	ldr	r3, [r7, #20]
                         dmainit.FlushReceivedFrame |
 80113ec:	431a      	orrs	r2, r3
                         dmainit.TransmitThresholdControl |
 80113ee:	69bb      	ldr	r3, [r7, #24]
                         dmainit.TransmitStoreForward | 
 80113f0:	431a      	orrs	r2, r3
                         dmainit.ForwardErrorFrames |
 80113f2:	69fb      	ldr	r3, [r7, #28]
                         dmainit.TransmitThresholdControl |
 80113f4:	431a      	orrs	r2, r3
                         dmainit.ForwardUndersizedGoodFrames |
 80113f6:	6a3b      	ldr	r3, [r7, #32]
                         dmainit.ForwardErrorFrames |
 80113f8:	431a      	orrs	r2, r3
                         dmainit.ReceiveThresholdControl |
 80113fa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
                         dmainit.ForwardUndersizedGoodFrames |
 80113fc:	431a      	orrs	r2, r3
                         dmainit.SecondFrameOperate);
 80113fe:	6abb      	ldr	r3, [r7, #40]	; 0x28
                         dmainit.ReceiveThresholdControl |
 8011400:	4313      	orrs	r3, r2
    tmpreg1 |= (uint32_t)(dmainit.DropTCPIPChecksumErrorFrame | 
 8011402:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 8011406:	4313      	orrs	r3, r2
 8011408:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
    
    /* Write to ETHERNET DMAOMR */
    (heth->Instance)->DMAOMR = (uint32_t)tmpreg1;
 801140c:	687b      	ldr	r3, [r7, #4]
 801140e:	681b      	ldr	r3, [r3, #0]
 8011410:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8011414:	3318      	adds	r3, #24
 8011416:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 801141a:	601a      	str	r2, [r3, #0]
    
    /* Wait until the write operation will be taken into account:
       at least four TX_CLK/RX_CLK clock cycles */
    tmpreg1 = (heth->Instance)->DMAOMR;
 801141c:	687b      	ldr	r3, [r7, #4]
 801141e:	681b      	ldr	r3, [r3, #0]
 8011420:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8011424:	3318      	adds	r3, #24
 8011426:	681b      	ldr	r3, [r3, #0]
 8011428:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
    HAL_Delay(ETH_REG_WRITE_DELAY);
 801142c:	2001      	movs	r0, #1
 801142e:	f7fe ffe3 	bl	80103f8 <HAL_Delay>
    (heth->Instance)->DMAOMR = tmpreg1;
 8011432:	687b      	ldr	r3, [r7, #4]
 8011434:	681b      	ldr	r3, [r3, #0]
 8011436:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 801143a:	3318      	adds	r3, #24
 801143c:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 8011440:	601a      	str	r2, [r3, #0]
    /* Set the RPBL and 4*PBL bits according to ETH RxDMABurstLength value */
    /* Set the PBL and 4*PBL bits according to ETH TxDMABurstLength value */
    /* Set the Enhanced DMA descriptors bit according to ETH EnhancedDescriptorFormat value*/
    /* Set the DSL bit according to ETH DesciptorSkipLength value */
    /* Set the PR and DA bits according to ETH DMAArbitration value */
    (heth->Instance)->DMABMR = (uint32_t)(dmainit.AddressAlignedBeats | 
 8011442:	687b      	ldr	r3, [r7, #4]
 8011444:	681b      	ldr	r3, [r3, #0]
 8011446:	6af9      	ldr	r1, [r7, #44]	; 0x2c
                                          dmainit.FixedBurst |
 8011448:	6b3a      	ldr	r2, [r7, #48]	; 0x30
    (heth->Instance)->DMABMR = (uint32_t)(dmainit.AddressAlignedBeats | 
 801144a:	4311      	orrs	r1, r2
                                          dmainit.RxDMABurstLength |    /* !! if 4xPBL is selected for Tx or Rx it is applied for the other */
 801144c:	6b7a      	ldr	r2, [r7, #52]	; 0x34
                                          dmainit.FixedBurst |
 801144e:	4311      	orrs	r1, r2
                                          dmainit.TxDMABurstLength |
 8011450:	6bba      	ldr	r2, [r7, #56]	; 0x38
                                          dmainit.RxDMABurstLength |    /* !! if 4xPBL is selected for Tx or Rx it is applied for the other */
 8011452:	4311      	orrs	r1, r2
                                          dmainit.EnhancedDescriptorFormat |
 8011454:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
                                          dmainit.TxDMABurstLength |
 8011456:	4311      	orrs	r1, r2
                                          (dmainit.DescriptorSkipLength << 2U) |
 8011458:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 801145a:	0092      	lsls	r2, r2, #2
                                          dmainit.EnhancedDescriptorFormat |
 801145c:	4311      	orrs	r1, r2
                                          dmainit.DMAArbitration |
 801145e:	6c7a      	ldr	r2, [r7, #68]	; 0x44
                                          (dmainit.DescriptorSkipLength << 2U) |
 8011460:	430a      	orrs	r2, r1
    (heth->Instance)->DMABMR = (uint32_t)(dmainit.AddressAlignedBeats | 
 8011462:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
 8011466:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 801146a:	601a      	str	r2, [r3, #0]
                                          ETH_DMABMR_USP); /* Enable use of separate PBL for Rx and Tx */
     
     /* Wait until the write operation will be taken into account:
        at least four TX_CLK/RX_CLK clock cycles */
     tmpreg1 = (heth->Instance)->DMABMR;
 801146c:	687b      	ldr	r3, [r7, #4]
 801146e:	681b      	ldr	r3, [r3, #0]
 8011470:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8011474:	681b      	ldr	r3, [r3, #0]
 8011476:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
     HAL_Delay(ETH_REG_WRITE_DELAY);
 801147a:	2001      	movs	r0, #1
 801147c:	f7fe ffbc 	bl	80103f8 <HAL_Delay>
     (heth->Instance)->DMABMR = tmpreg1;
 8011480:	687b      	ldr	r3, [r7, #4]
 8011482:	681b      	ldr	r3, [r3, #0]
 8011484:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8011488:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 801148c:	601a      	str	r2, [r3, #0]

     if((heth->Init).RxMode == ETH_RXINTERRUPT_MODE)
 801148e:	687b      	ldr	r3, [r7, #4]
 8011490:	699b      	ldr	r3, [r3, #24]
 8011492:	2b01      	cmp	r3, #1
 8011494:	d10f      	bne.n	80114b6 <ETH_MACDMAConfig+0x372>
     {
       /* Enable the Ethernet Rx Interrupt */
       __HAL_ETH_DMA_ENABLE_IT((heth), ETH_DMA_IT_NIS | ETH_DMA_IT_R);
 8011496:	687b      	ldr	r3, [r7, #4]
 8011498:	6819      	ldr	r1, [r3, #0]
 801149a:	687b      	ldr	r3, [r7, #4]
 801149c:	681b      	ldr	r3, [r3, #0]
 801149e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80114a2:	331c      	adds	r3, #28
 80114a4:	681b      	ldr	r3, [r3, #0]
 80114a6:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 80114aa:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80114ae:	f501 5380 	add.w	r3, r1, #4096	; 0x1000
 80114b2:	331c      	adds	r3, #28
 80114b4:	601a      	str	r2, [r3, #0]
     }

     /* Initialize MAC address in ethernet MAC */ 
     ETH_MACAddressConfig(heth, ETH_MAC_ADDRESS0, heth->Init.MACAddr);
 80114b6:	687b      	ldr	r3, [r7, #4]
 80114b8:	695b      	ldr	r3, [r3, #20]
 80114ba:	461a      	mov	r2, r3
 80114bc:	2100      	movs	r1, #0
 80114be:	6878      	ldr	r0, [r7, #4]
 80114c0:	f000 f808 	bl	80114d4 <ETH_MACAddressConfig>
}
 80114c4:	bf00      	nop
 80114c6:	37c0      	adds	r7, #192	; 0xc0
 80114c8:	46bd      	mov	sp, r7
 80114ca:	bd80      	pop	{r7, pc}
 80114cc:	ff20810f 	.word	0xff20810f
 80114d0:	f8de3f23 	.word	0xf8de3f23

080114d4 <ETH_MACAddressConfig>:
  *             @arg ETH_MAC_Address3: MAC Address3
  * @param  Addr Pointer to MAC address buffer data (6 bytes)
  * @retval HAL status
  */
static void ETH_MACAddressConfig(ETH_HandleTypeDef *heth, uint32_t MacAddr, uint8_t *Addr)
{
 80114d4:	b480      	push	{r7}
 80114d6:	b087      	sub	sp, #28
 80114d8:	af00      	add	r7, sp, #0
 80114da:	60f8      	str	r0, [r7, #12]
 80114dc:	60b9      	str	r1, [r7, #8]
 80114de:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_ETH_MAC_ADDRESS0123(MacAddr));
  
  /* Calculate the selected MAC address high register */
  tmpreg1 = ((uint32_t)Addr[5U] << 8U) | (uint32_t)Addr[4U];
 80114e0:	687b      	ldr	r3, [r7, #4]
 80114e2:	3305      	adds	r3, #5
 80114e4:	781b      	ldrb	r3, [r3, #0]
 80114e6:	021b      	lsls	r3, r3, #8
 80114e8:	687a      	ldr	r2, [r7, #4]
 80114ea:	3204      	adds	r2, #4
 80114ec:	7812      	ldrb	r2, [r2, #0]
 80114ee:	4313      	orrs	r3, r2
 80114f0:	617b      	str	r3, [r7, #20]
  /* Load the selected MAC address high register */
  (*(__IO uint32_t *)((uint32_t)(ETH_MAC_ADDR_HBASE + MacAddr))) = tmpreg1;
 80114f2:	68ba      	ldr	r2, [r7, #8]
 80114f4:	4b11      	ldr	r3, [pc, #68]	; (801153c <ETH_MACAddressConfig+0x68>)
 80114f6:	4413      	add	r3, r2
 80114f8:	461a      	mov	r2, r3
 80114fa:	697b      	ldr	r3, [r7, #20]
 80114fc:	6013      	str	r3, [r2, #0]
  /* Calculate the selected MAC address low register */
  tmpreg1 = ((uint32_t)Addr[3U] << 24U) | ((uint32_t)Addr[2U] << 16U) | ((uint32_t)Addr[1U] << 8U) | Addr[0U];
 80114fe:	687b      	ldr	r3, [r7, #4]
 8011500:	3303      	adds	r3, #3
 8011502:	781b      	ldrb	r3, [r3, #0]
 8011504:	061a      	lsls	r2, r3, #24
 8011506:	687b      	ldr	r3, [r7, #4]
 8011508:	3302      	adds	r3, #2
 801150a:	781b      	ldrb	r3, [r3, #0]
 801150c:	041b      	lsls	r3, r3, #16
 801150e:	431a      	orrs	r2, r3
 8011510:	687b      	ldr	r3, [r7, #4]
 8011512:	3301      	adds	r3, #1
 8011514:	781b      	ldrb	r3, [r3, #0]
 8011516:	021b      	lsls	r3, r3, #8
 8011518:	4313      	orrs	r3, r2
 801151a:	687a      	ldr	r2, [r7, #4]
 801151c:	7812      	ldrb	r2, [r2, #0]
 801151e:	4313      	orrs	r3, r2
 8011520:	617b      	str	r3, [r7, #20]
  
  /* Load the selected MAC address low register */
  (*(__IO uint32_t *)((uint32_t)(ETH_MAC_ADDR_LBASE + MacAddr))) = tmpreg1;
 8011522:	68ba      	ldr	r2, [r7, #8]
 8011524:	4b06      	ldr	r3, [pc, #24]	; (8011540 <ETH_MACAddressConfig+0x6c>)
 8011526:	4413      	add	r3, r2
 8011528:	461a      	mov	r2, r3
 801152a:	697b      	ldr	r3, [r7, #20]
 801152c:	6013      	str	r3, [r2, #0]
}
 801152e:	bf00      	nop
 8011530:	371c      	adds	r7, #28
 8011532:	46bd      	mov	sp, r7
 8011534:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011538:	4770      	bx	lr
 801153a:	bf00      	nop
 801153c:	40028040 	.word	0x40028040
 8011540:	40028044 	.word	0x40028044

08011544 <ETH_MACTransmissionEnable>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module  
  * @retval None
  */
static void ETH_MACTransmissionEnable(ETH_HandleTypeDef *heth)
{ 
 8011544:	b580      	push	{r7, lr}
 8011546:	b084      	sub	sp, #16
 8011548:	af00      	add	r7, sp, #0
 801154a:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg1 = 0U;
 801154c:	2300      	movs	r3, #0
 801154e:	60fb      	str	r3, [r7, #12]
  
  /* Enable the MAC transmission */
  (heth->Instance)->MACCR |= ETH_MACCR_TE;
 8011550:	687b      	ldr	r3, [r7, #4]
 8011552:	681b      	ldr	r3, [r3, #0]
 8011554:	687a      	ldr	r2, [r7, #4]
 8011556:	6812      	ldr	r2, [r2, #0]
 8011558:	6812      	ldr	r2, [r2, #0]
 801155a:	f042 0208 	orr.w	r2, r2, #8
 801155e:	601a      	str	r2, [r3, #0]
  
  /* Wait until the write operation will be taken into account:
     at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->MACCR;
 8011560:	687b      	ldr	r3, [r7, #4]
 8011562:	681b      	ldr	r3, [r3, #0]
 8011564:	681b      	ldr	r3, [r3, #0]
 8011566:	60fb      	str	r3, [r7, #12]
  ETH_Delay(ETH_REG_WRITE_DELAY);
 8011568:	2001      	movs	r0, #1
 801156a:	f000 f87f 	bl	801166c <ETH_Delay>
  (heth->Instance)->MACCR = tmpreg1;
 801156e:	687b      	ldr	r3, [r7, #4]
 8011570:	681b      	ldr	r3, [r3, #0]
 8011572:	68fa      	ldr	r2, [r7, #12]
 8011574:	601a      	str	r2, [r3, #0]
}
 8011576:	bf00      	nop
 8011578:	3710      	adds	r7, #16
 801157a:	46bd      	mov	sp, r7
 801157c:	bd80      	pop	{r7, pc}

0801157e <ETH_MACReceptionEnable>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module   
  * @retval None
  */
static void ETH_MACReceptionEnable(ETH_HandleTypeDef *heth)
{ 
 801157e:	b580      	push	{r7, lr}
 8011580:	b084      	sub	sp, #16
 8011582:	af00      	add	r7, sp, #0
 8011584:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg1 = 0U;
 8011586:	2300      	movs	r3, #0
 8011588:	60fb      	str	r3, [r7, #12]
  
  /* Enable the MAC reception */
  (heth->Instance)->MACCR |= ETH_MACCR_RE;
 801158a:	687b      	ldr	r3, [r7, #4]
 801158c:	681b      	ldr	r3, [r3, #0]
 801158e:	687a      	ldr	r2, [r7, #4]
 8011590:	6812      	ldr	r2, [r2, #0]
 8011592:	6812      	ldr	r2, [r2, #0]
 8011594:	f042 0204 	orr.w	r2, r2, #4
 8011598:	601a      	str	r2, [r3, #0]
  
  /* Wait until the write operation will be taken into account:
     at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->MACCR;
 801159a:	687b      	ldr	r3, [r7, #4]
 801159c:	681b      	ldr	r3, [r3, #0]
 801159e:	681b      	ldr	r3, [r3, #0]
 80115a0:	60fb      	str	r3, [r7, #12]
  ETH_Delay(ETH_REG_WRITE_DELAY);
 80115a2:	2001      	movs	r0, #1
 80115a4:	f000 f862 	bl	801166c <ETH_Delay>
  (heth->Instance)->MACCR = tmpreg1;
 80115a8:	687b      	ldr	r3, [r7, #4]
 80115aa:	681b      	ldr	r3, [r3, #0]
 80115ac:	68fa      	ldr	r2, [r7, #12]
 80115ae:	601a      	str	r2, [r3, #0]
}
 80115b0:	bf00      	nop
 80115b2:	3710      	adds	r7, #16
 80115b4:	46bd      	mov	sp, r7
 80115b6:	bd80      	pop	{r7, pc}

080115b8 <ETH_DMATransmissionEnable>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module   
  * @retval None
  */
static void ETH_DMATransmissionEnable(ETH_HandleTypeDef *heth)
{
 80115b8:	b480      	push	{r7}
 80115ba:	b083      	sub	sp, #12
 80115bc:	af00      	add	r7, sp, #0
 80115be:	6078      	str	r0, [r7, #4]
  /* Enable the DMA transmission */
  (heth->Instance)->DMAOMR |= ETH_DMAOMR_ST;  
 80115c0:	687b      	ldr	r3, [r7, #4]
 80115c2:	6819      	ldr	r1, [r3, #0]
 80115c4:	687b      	ldr	r3, [r7, #4]
 80115c6:	681b      	ldr	r3, [r3, #0]
 80115c8:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80115cc:	3318      	adds	r3, #24
 80115ce:	681b      	ldr	r3, [r3, #0]
 80115d0:	f443 5200 	orr.w	r2, r3, #8192	; 0x2000
 80115d4:	f501 5380 	add.w	r3, r1, #4096	; 0x1000
 80115d8:	3318      	adds	r3, #24
 80115da:	601a      	str	r2, [r3, #0]
}
 80115dc:	bf00      	nop
 80115de:	370c      	adds	r7, #12
 80115e0:	46bd      	mov	sp, r7
 80115e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80115e6:	4770      	bx	lr

080115e8 <ETH_DMAReceptionEnable>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module 
  * @retval None
  */
static void ETH_DMAReceptionEnable(ETH_HandleTypeDef *heth)
{  
 80115e8:	b480      	push	{r7}
 80115ea:	b083      	sub	sp, #12
 80115ec:	af00      	add	r7, sp, #0
 80115ee:	6078      	str	r0, [r7, #4]
  /* Enable the DMA reception */
  (heth->Instance)->DMAOMR |= ETH_DMAOMR_SR;  
 80115f0:	687b      	ldr	r3, [r7, #4]
 80115f2:	6819      	ldr	r1, [r3, #0]
 80115f4:	687b      	ldr	r3, [r7, #4]
 80115f6:	681b      	ldr	r3, [r3, #0]
 80115f8:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80115fc:	3318      	adds	r3, #24
 80115fe:	681b      	ldr	r3, [r3, #0]
 8011600:	f043 0202 	orr.w	r2, r3, #2
 8011604:	f501 5380 	add.w	r3, r1, #4096	; 0x1000
 8011608:	3318      	adds	r3, #24
 801160a:	601a      	str	r2, [r3, #0]
}
 801160c:	bf00      	nop
 801160e:	370c      	adds	r7, #12
 8011610:	46bd      	mov	sp, r7
 8011612:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011616:	4770      	bx	lr

08011618 <ETH_FlushTransmitFIFO>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_FlushTransmitFIFO(ETH_HandleTypeDef *heth)
{
 8011618:	b580      	push	{r7, lr}
 801161a:	b084      	sub	sp, #16
 801161c:	af00      	add	r7, sp, #0
 801161e:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg1 = 0U;
 8011620:	2300      	movs	r3, #0
 8011622:	60fb      	str	r3, [r7, #12]
  
  /* Set the Flush Transmit FIFO bit */
  (heth->Instance)->DMAOMR |= ETH_DMAOMR_FTF;
 8011624:	687b      	ldr	r3, [r7, #4]
 8011626:	6819      	ldr	r1, [r3, #0]
 8011628:	687b      	ldr	r3, [r7, #4]
 801162a:	681b      	ldr	r3, [r3, #0]
 801162c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8011630:	3318      	adds	r3, #24
 8011632:	681b      	ldr	r3, [r3, #0]
 8011634:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 8011638:	f501 5380 	add.w	r3, r1, #4096	; 0x1000
 801163c:	3318      	adds	r3, #24
 801163e:	601a      	str	r2, [r3, #0]
  
  /* Wait until the write operation will be taken into account:
     at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->DMAOMR;
 8011640:	687b      	ldr	r3, [r7, #4]
 8011642:	681b      	ldr	r3, [r3, #0]
 8011644:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8011648:	3318      	adds	r3, #24
 801164a:	681b      	ldr	r3, [r3, #0]
 801164c:	60fb      	str	r3, [r7, #12]
  ETH_Delay(ETH_REG_WRITE_DELAY);
 801164e:	2001      	movs	r0, #1
 8011650:	f000 f80c 	bl	801166c <ETH_Delay>
  (heth->Instance)->DMAOMR = tmpreg1;
 8011654:	687b      	ldr	r3, [r7, #4]
 8011656:	681b      	ldr	r3, [r3, #0]
 8011658:	68fa      	ldr	r2, [r7, #12]
 801165a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 801165e:	3318      	adds	r3, #24
 8011660:	601a      	str	r2, [r3, #0]
}
 8011662:	bf00      	nop
 8011664:	3710      	adds	r7, #16
 8011666:	46bd      	mov	sp, r7
 8011668:	bd80      	pop	{r7, pc}
	...

0801166c <ETH_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay specifies the delay time length, in milliseconds.
  * @retval None
  */
static void ETH_Delay(uint32_t mdelay)
{
 801166c:	b480      	push	{r7}
 801166e:	b085      	sub	sp, #20
 8011670:	af00      	add	r7, sp, #0
 8011672:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8011674:	4b0a      	ldr	r3, [pc, #40]	; (80116a0 <ETH_Delay+0x34>)
 8011676:	681b      	ldr	r3, [r3, #0]
 8011678:	4a0a      	ldr	r2, [pc, #40]	; (80116a4 <ETH_Delay+0x38>)
 801167a:	fba2 2303 	umull	r2, r3, r2, r3
 801167e:	0a5b      	lsrs	r3, r3, #9
 8011680:	687a      	ldr	r2, [r7, #4]
 8011682:	fb02 f303 	mul.w	r3, r2, r3
 8011686:	60fb      	str	r3, [r7, #12]
  \brief   No Operation
  \details No Operation does nothing. This instruction can be used for code alignment purposes.
 */
__attribute__((always_inline)) __STATIC_INLINE void __NOP(void)
{
  __ASM volatile ("nop");
 8011688:	bf00      	nop
  do 
  {
    __NOP();
  } 
  while (Delay --);
 801168a:	68fb      	ldr	r3, [r7, #12]
 801168c:	1e5a      	subs	r2, r3, #1
 801168e:	60fa      	str	r2, [r7, #12]
 8011690:	2b00      	cmp	r3, #0
 8011692:	d1f9      	bne.n	8011688 <ETH_Delay+0x1c>
}
 8011694:	bf00      	nop
 8011696:	3714      	adds	r7, #20
 8011698:	46bd      	mov	sp, r7
 801169a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801169e:	4770      	bx	lr
 80116a0:	20000028 	.word	0x20000028
 80116a4:	10624dd3 	.word	0x10624dd3

080116a8 <HAL_FLASH_Program>:
  * @param  Data specifies the data to be programmed
  * 
  * @retval HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Program(uint32_t TypeProgram, uint32_t Address, uint64_t Data)
{
 80116a8:	b580      	push	{r7, lr}
 80116aa:	b086      	sub	sp, #24
 80116ac:	af00      	add	r7, sp, #0
 80116ae:	60f8      	str	r0, [r7, #12]
 80116b0:	60b9      	str	r1, [r7, #8]
 80116b2:	e9c7 2300 	strd	r2, r3, [r7]
  HAL_StatusTypeDef status = HAL_ERROR;
 80116b6:	2301      	movs	r3, #1
 80116b8:	75fb      	strb	r3, [r7, #23]
  
  /* Process Locked */
  __HAL_LOCK(&pFlash);
 80116ba:	4b23      	ldr	r3, [pc, #140]	; (8011748 <HAL_FLASH_Program+0xa0>)
 80116bc:	7e1b      	ldrb	r3, [r3, #24]
 80116be:	2b01      	cmp	r3, #1
 80116c0:	d101      	bne.n	80116c6 <HAL_FLASH_Program+0x1e>
 80116c2:	2302      	movs	r3, #2
 80116c4:	e03b      	b.n	801173e <HAL_FLASH_Program+0x96>
 80116c6:	4b20      	ldr	r3, [pc, #128]	; (8011748 <HAL_FLASH_Program+0xa0>)
 80116c8:	2201      	movs	r2, #1
 80116ca:	761a      	strb	r2, [r3, #24]
  
  /* Check the parameters */
  assert_param(IS_FLASH_TYPEPROGRAM(TypeProgram));
  
  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 80116cc:	f24c 3050 	movw	r0, #50000	; 0xc350
 80116d0:	f000 f860 	bl	8011794 <FLASH_WaitForLastOperation>
 80116d4:	4603      	mov	r3, r0
 80116d6:	75fb      	strb	r3, [r7, #23]
  
  if(status == HAL_OK)
 80116d8:	7dfb      	ldrb	r3, [r7, #23]
 80116da:	2b00      	cmp	r3, #0
 80116dc:	d12b      	bne.n	8011736 <HAL_FLASH_Program+0x8e>
  {
    if(TypeProgram == FLASH_TYPEPROGRAM_BYTE)
 80116de:	68fb      	ldr	r3, [r7, #12]
 80116e0:	2b00      	cmp	r3, #0
 80116e2:	d105      	bne.n	80116f0 <HAL_FLASH_Program+0x48>
    {
      /*Program byte (8-bit) at a specified address.*/
      FLASH_Program_Byte(Address, (uint8_t) Data);
 80116e4:	783b      	ldrb	r3, [r7, #0]
 80116e6:	4619      	mov	r1, r3
 80116e8:	68b8      	ldr	r0, [r7, #8]
 80116ea:	f000 f905 	bl	80118f8 <FLASH_Program_Byte>
 80116ee:	e016      	b.n	801171e <HAL_FLASH_Program+0x76>
    }
    else if(TypeProgram == FLASH_TYPEPROGRAM_HALFWORD)
 80116f0:	68fb      	ldr	r3, [r7, #12]
 80116f2:	2b01      	cmp	r3, #1
 80116f4:	d105      	bne.n	8011702 <HAL_FLASH_Program+0x5a>
    {
      /*Program halfword (16-bit) at a specified address.*/
      FLASH_Program_HalfWord(Address, (uint16_t) Data);
 80116f6:	883b      	ldrh	r3, [r7, #0]
 80116f8:	4619      	mov	r1, r3
 80116fa:	68b8      	ldr	r0, [r7, #8]
 80116fc:	f000 f8d8 	bl	80118b0 <FLASH_Program_HalfWord>
 8011700:	e00d      	b.n	801171e <HAL_FLASH_Program+0x76>
    }
    else if(TypeProgram == FLASH_TYPEPROGRAM_WORD)
 8011702:	68fb      	ldr	r3, [r7, #12]
 8011704:	2b02      	cmp	r3, #2
 8011706:	d105      	bne.n	8011714 <HAL_FLASH_Program+0x6c>
    {
      /*Program word (32-bit) at a specified address.*/
      FLASH_Program_Word(Address, (uint32_t) Data);
 8011708:	683b      	ldr	r3, [r7, #0]
 801170a:	4619      	mov	r1, r3
 801170c:	68b8      	ldr	r0, [r7, #8]
 801170e:	f000 f8ad 	bl	801186c <FLASH_Program_Word>
 8011712:	e004      	b.n	801171e <HAL_FLASH_Program+0x76>
    }
    else
    {
      /*Program double word (64-bit) at a specified address.*/
      FLASH_Program_DoubleWord(Address, Data);
 8011714:	e9d7 2300 	ldrd	r2, r3, [r7]
 8011718:	68b8      	ldr	r0, [r7, #8]
 801171a:	f000 f87b 	bl	8011814 <FLASH_Program_DoubleWord>
    }
    
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 801171e:	f24c 3050 	movw	r0, #50000	; 0xc350
 8011722:	f000 f837 	bl	8011794 <FLASH_WaitForLastOperation>
 8011726:	4603      	mov	r3, r0
 8011728:	75fb      	strb	r3, [r7, #23]
    
    /* If the program operation is completed, disable the PG Bit */
    FLASH->CR &= (~FLASH_CR_PG);  
 801172a:	4a08      	ldr	r2, [pc, #32]	; (801174c <HAL_FLASH_Program+0xa4>)
 801172c:	4b07      	ldr	r3, [pc, #28]	; (801174c <HAL_FLASH_Program+0xa4>)
 801172e:	691b      	ldr	r3, [r3, #16]
 8011730:	f023 0301 	bic.w	r3, r3, #1
 8011734:	6113      	str	r3, [r2, #16]
  }
  
  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 8011736:	4b04      	ldr	r3, [pc, #16]	; (8011748 <HAL_FLASH_Program+0xa0>)
 8011738:	2200      	movs	r2, #0
 801173a:	761a      	strb	r2, [r3, #24]
  
  return status;
 801173c:	7dfb      	ldrb	r3, [r7, #23]
}
 801173e:	4618      	mov	r0, r3
 8011740:	3718      	adds	r7, #24
 8011742:	46bd      	mov	sp, r7
 8011744:	bd80      	pop	{r7, pc}
 8011746:	bf00      	nop
 8011748:	20004410 	.word	0x20004410
 801174c:	40023c00 	.word	0x40023c00

08011750 <HAL_FLASH_Unlock>:
/**
  * @brief  Unlock the FLASH control register access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Unlock(void)
{
 8011750:	b480      	push	{r7}
 8011752:	b083      	sub	sp, #12
 8011754:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef status = HAL_OK;
 8011756:	2300      	movs	r3, #0
 8011758:	71fb      	strb	r3, [r7, #7]

  if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 801175a:	4b0b      	ldr	r3, [pc, #44]	; (8011788 <HAL_FLASH_Unlock+0x38>)
 801175c:	691b      	ldr	r3, [r3, #16]
 801175e:	2b00      	cmp	r3, #0
 8011760:	da0b      	bge.n	801177a <HAL_FLASH_Unlock+0x2a>
  {
    /* Authorize the FLASH Registers access */
    WRITE_REG(FLASH->KEYR, FLASH_KEY1);
 8011762:	4b09      	ldr	r3, [pc, #36]	; (8011788 <HAL_FLASH_Unlock+0x38>)
 8011764:	4a09      	ldr	r2, [pc, #36]	; (801178c <HAL_FLASH_Unlock+0x3c>)
 8011766:	605a      	str	r2, [r3, #4]
    WRITE_REG(FLASH->KEYR, FLASH_KEY2);
 8011768:	4b07      	ldr	r3, [pc, #28]	; (8011788 <HAL_FLASH_Unlock+0x38>)
 801176a:	4a09      	ldr	r2, [pc, #36]	; (8011790 <HAL_FLASH_Unlock+0x40>)
 801176c:	605a      	str	r2, [r3, #4]

    /* Verify Flash is unlocked */
    if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 801176e:	4b06      	ldr	r3, [pc, #24]	; (8011788 <HAL_FLASH_Unlock+0x38>)
 8011770:	691b      	ldr	r3, [r3, #16]
 8011772:	2b00      	cmp	r3, #0
 8011774:	da01      	bge.n	801177a <HAL_FLASH_Unlock+0x2a>
    {
      status = HAL_ERROR;
 8011776:	2301      	movs	r3, #1
 8011778:	71fb      	strb	r3, [r7, #7]
    }
  }

  return status;
 801177a:	79fb      	ldrb	r3, [r7, #7]
}
 801177c:	4618      	mov	r0, r3
 801177e:	370c      	adds	r7, #12
 8011780:	46bd      	mov	sp, r7
 8011782:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011786:	4770      	bx	lr
 8011788:	40023c00 	.word	0x40023c00
 801178c:	45670123 	.word	0x45670123
 8011790:	cdef89ab 	.word	0xcdef89ab

08011794 <FLASH_WaitForLastOperation>:
  * @brief  Wait for a FLASH operation to complete.
  * @param  Timeout maximum flash operationtimeout
  * @retval HAL Status
  */
HAL_StatusTypeDef FLASH_WaitForLastOperation(uint32_t Timeout)
{ 
 8011794:	b580      	push	{r7, lr}
 8011796:	b084      	sub	sp, #16
 8011798:	af00      	add	r7, sp, #0
 801179a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 801179c:	2300      	movs	r3, #0
 801179e:	60fb      	str	r3, [r7, #12]
  
  /* Clear Error Code */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 80117a0:	4b1a      	ldr	r3, [pc, #104]	; (801180c <FLASH_WaitForLastOperation+0x78>)
 80117a2:	2200      	movs	r2, #0
 80117a4:	61da      	str	r2, [r3, #28]
  
  /* Wait for the FLASH operation to complete by polling on BUSY flag to be reset.
     Even if the FLASH operation fails, the BUSY flag will be reset and an error
     flag will be set */
  /* Get tick */
  tickstart = HAL_GetTick();
 80117a6:	f7fe fe1b 	bl	80103e0 <HAL_GetTick>
 80117aa:	60f8      	str	r0, [r7, #12]

  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY) != RESET) 
 80117ac:	e010      	b.n	80117d0 <FLASH_WaitForLastOperation+0x3c>
  { 
    if(Timeout != HAL_MAX_DELAY)
 80117ae:	687b      	ldr	r3, [r7, #4]
 80117b0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80117b4:	d00c      	beq.n	80117d0 <FLASH_WaitForLastOperation+0x3c>
    {
      if((Timeout == 0U)||((HAL_GetTick() - tickstart ) > Timeout))
 80117b6:	687b      	ldr	r3, [r7, #4]
 80117b8:	2b00      	cmp	r3, #0
 80117ba:	d007      	beq.n	80117cc <FLASH_WaitForLastOperation+0x38>
 80117bc:	f7fe fe10 	bl	80103e0 <HAL_GetTick>
 80117c0:	4602      	mov	r2, r0
 80117c2:	68fb      	ldr	r3, [r7, #12]
 80117c4:	1ad2      	subs	r2, r2, r3
 80117c6:	687b      	ldr	r3, [r7, #4]
 80117c8:	429a      	cmp	r2, r3
 80117ca:	d901      	bls.n	80117d0 <FLASH_WaitForLastOperation+0x3c>
      {
        return HAL_TIMEOUT;
 80117cc:	2303      	movs	r3, #3
 80117ce:	e019      	b.n	8011804 <FLASH_WaitForLastOperation+0x70>
  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY) != RESET) 
 80117d0:	4b0f      	ldr	r3, [pc, #60]	; (8011810 <FLASH_WaitForLastOperation+0x7c>)
 80117d2:	68db      	ldr	r3, [r3, #12]
 80117d4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80117d8:	2b00      	cmp	r3, #0
 80117da:	d1e8      	bne.n	80117ae <FLASH_WaitForLastOperation+0x1a>
      }
    } 
  }

  /* Check FLASH End of Operation flag  */
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_EOP) != RESET)
 80117dc:	4b0c      	ldr	r3, [pc, #48]	; (8011810 <FLASH_WaitForLastOperation+0x7c>)
 80117de:	68db      	ldr	r3, [r3, #12]
 80117e0:	f003 0301 	and.w	r3, r3, #1
 80117e4:	2b00      	cmp	r3, #0
 80117e6:	d002      	beq.n	80117ee <FLASH_WaitForLastOperation+0x5a>
  {
    /* Clear FLASH End of Operation pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP);
 80117e8:	4b09      	ldr	r3, [pc, #36]	; (8011810 <FLASH_WaitForLastOperation+0x7c>)
 80117ea:	2201      	movs	r2, #1
 80117ec:	60da      	str	r2, [r3, #12]
  }
#if defined(FLASH_SR_RDERR)  
  if(__HAL_FLASH_GET_FLAG((FLASH_FLAG_OPERR | FLASH_FLAG_WRPERR | FLASH_FLAG_PGAERR | \
                           FLASH_FLAG_PGPERR | FLASH_FLAG_PGSERR | FLASH_FLAG_RDERR)) != RESET)
#else
  if(__HAL_FLASH_GET_FLAG((FLASH_FLAG_OPERR | FLASH_FLAG_WRPERR | FLASH_FLAG_PGAERR | \
 80117ee:	4b08      	ldr	r3, [pc, #32]	; (8011810 <FLASH_WaitForLastOperation+0x7c>)
 80117f0:	68db      	ldr	r3, [r3, #12]
 80117f2:	f003 03f2 	and.w	r3, r3, #242	; 0xf2
 80117f6:	2b00      	cmp	r3, #0
 80117f8:	d003      	beq.n	8011802 <FLASH_WaitForLastOperation+0x6e>
                           FLASH_FLAG_PGPERR | FLASH_FLAG_PGSERR)) != RESET)
#endif /* FLASH_SR_RDERR */
  {
    /*Save the error code*/
    FLASH_SetErrorCode();
 80117fa:	f000 f89f 	bl	801193c <FLASH_SetErrorCode>
    return HAL_ERROR;
 80117fe:	2301      	movs	r3, #1
 8011800:	e000      	b.n	8011804 <FLASH_WaitForLastOperation+0x70>
  }

  /* If there is no error flag set */
  return HAL_OK;
 8011802:	2300      	movs	r3, #0
  
}  
 8011804:	4618      	mov	r0, r3
 8011806:	3710      	adds	r7, #16
 8011808:	46bd      	mov	sp, r7
 801180a:	bd80      	pop	{r7, pc}
 801180c:	20004410 	.word	0x20004410
 8011810:	40023c00 	.word	0x40023c00

08011814 <FLASH_Program_DoubleWord>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_DoubleWord(uint32_t Address, uint64_t Data)
{
 8011814:	b4f0      	push	{r4, r5, r6, r7}
 8011816:	b084      	sub	sp, #16
 8011818:	af00      	add	r7, sp, #0
 801181a:	60f8      	str	r0, [r7, #12]
 801181c:	e9c7 2300 	strd	r2, r3, [r7]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));
  
  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8011820:	4a11      	ldr	r2, [pc, #68]	; (8011868 <FLASH_Program_DoubleWord+0x54>)
 8011822:	4b11      	ldr	r3, [pc, #68]	; (8011868 <FLASH_Program_DoubleWord+0x54>)
 8011824:	691b      	ldr	r3, [r3, #16]
 8011826:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 801182a:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_DOUBLE_WORD;
 801182c:	4a0e      	ldr	r2, [pc, #56]	; (8011868 <FLASH_Program_DoubleWord+0x54>)
 801182e:	4b0e      	ldr	r3, [pc, #56]	; (8011868 <FLASH_Program_DoubleWord+0x54>)
 8011830:	691b      	ldr	r3, [r3, #16]
 8011832:	f443 7340 	orr.w	r3, r3, #768	; 0x300
 8011836:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 8011838:	4a0b      	ldr	r2, [pc, #44]	; (8011868 <FLASH_Program_DoubleWord+0x54>)
 801183a:	4b0b      	ldr	r3, [pc, #44]	; (8011868 <FLASH_Program_DoubleWord+0x54>)
 801183c:	691b      	ldr	r3, [r3, #16]
 801183e:	f043 0301 	orr.w	r3, r3, #1
 8011842:	6113      	str	r3, [r2, #16]

  /* Program the double-word */
  *(__IO uint32_t*)Address = (uint32_t)Data;
 8011844:	68fb      	ldr	r3, [r7, #12]
 8011846:	683a      	ldr	r2, [r7, #0]
 8011848:	601a      	str	r2, [r3, #0]
  *(__IO uint32_t*)(Address+4) = (uint32_t)(Data >> 32);
 801184a:	68fb      	ldr	r3, [r7, #12]
 801184c:	3304      	adds	r3, #4
 801184e:	461a      	mov	r2, r3
 8011850:	e897 0018 	ldmia.w	r7, {r3, r4}
 8011854:	0025      	movs	r5, r4
 8011856:	2600      	movs	r6, #0
 8011858:	462b      	mov	r3, r5
 801185a:	6013      	str	r3, [r2, #0]
}
 801185c:	bf00      	nop
 801185e:	3710      	adds	r7, #16
 8011860:	46bd      	mov	sp, r7
 8011862:	bcf0      	pop	{r4, r5, r6, r7}
 8011864:	4770      	bx	lr
 8011866:	bf00      	nop
 8011868:	40023c00 	.word	0x40023c00

0801186c <FLASH_Program_Word>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_Word(uint32_t Address, uint32_t Data)
{
 801186c:	b480      	push	{r7}
 801186e:	b083      	sub	sp, #12
 8011870:	af00      	add	r7, sp, #0
 8011872:	6078      	str	r0, [r7, #4]
 8011874:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));
  
  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8011876:	4a0d      	ldr	r2, [pc, #52]	; (80118ac <FLASH_Program_Word+0x40>)
 8011878:	4b0c      	ldr	r3, [pc, #48]	; (80118ac <FLASH_Program_Word+0x40>)
 801187a:	691b      	ldr	r3, [r3, #16]
 801187c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8011880:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_WORD;
 8011882:	4a0a      	ldr	r2, [pc, #40]	; (80118ac <FLASH_Program_Word+0x40>)
 8011884:	4b09      	ldr	r3, [pc, #36]	; (80118ac <FLASH_Program_Word+0x40>)
 8011886:	691b      	ldr	r3, [r3, #16]
 8011888:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 801188c:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 801188e:	4a07      	ldr	r2, [pc, #28]	; (80118ac <FLASH_Program_Word+0x40>)
 8011890:	4b06      	ldr	r3, [pc, #24]	; (80118ac <FLASH_Program_Word+0x40>)
 8011892:	691b      	ldr	r3, [r3, #16]
 8011894:	f043 0301 	orr.w	r3, r3, #1
 8011898:	6113      	str	r3, [r2, #16]

  *(__IO uint32_t*)Address = Data;
 801189a:	687b      	ldr	r3, [r7, #4]
 801189c:	683a      	ldr	r2, [r7, #0]
 801189e:	601a      	str	r2, [r3, #0]
}
 80118a0:	bf00      	nop
 80118a2:	370c      	adds	r7, #12
 80118a4:	46bd      	mov	sp, r7
 80118a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80118aa:	4770      	bx	lr
 80118ac:	40023c00 	.word	0x40023c00

080118b0 <FLASH_Program_HalfWord>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_HalfWord(uint32_t Address, uint16_t Data)
{
 80118b0:	b480      	push	{r7}
 80118b2:	b083      	sub	sp, #12
 80118b4:	af00      	add	r7, sp, #0
 80118b6:	6078      	str	r0, [r7, #4]
 80118b8:	460b      	mov	r3, r1
 80118ba:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));
  
  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 80118bc:	4a0d      	ldr	r2, [pc, #52]	; (80118f4 <FLASH_Program_HalfWord+0x44>)
 80118be:	4b0d      	ldr	r3, [pc, #52]	; (80118f4 <FLASH_Program_HalfWord+0x44>)
 80118c0:	691b      	ldr	r3, [r3, #16]
 80118c2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80118c6:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_HALF_WORD;
 80118c8:	4a0a      	ldr	r2, [pc, #40]	; (80118f4 <FLASH_Program_HalfWord+0x44>)
 80118ca:	4b0a      	ldr	r3, [pc, #40]	; (80118f4 <FLASH_Program_HalfWord+0x44>)
 80118cc:	691b      	ldr	r3, [r3, #16]
 80118ce:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80118d2:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 80118d4:	4a07      	ldr	r2, [pc, #28]	; (80118f4 <FLASH_Program_HalfWord+0x44>)
 80118d6:	4b07      	ldr	r3, [pc, #28]	; (80118f4 <FLASH_Program_HalfWord+0x44>)
 80118d8:	691b      	ldr	r3, [r3, #16]
 80118da:	f043 0301 	orr.w	r3, r3, #1
 80118de:	6113      	str	r3, [r2, #16]

  *(__IO uint16_t*)Address = Data;
 80118e0:	687b      	ldr	r3, [r7, #4]
 80118e2:	887a      	ldrh	r2, [r7, #2]
 80118e4:	801a      	strh	r2, [r3, #0]
}
 80118e6:	bf00      	nop
 80118e8:	370c      	adds	r7, #12
 80118ea:	46bd      	mov	sp, r7
 80118ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80118f0:	4770      	bx	lr
 80118f2:	bf00      	nop
 80118f4:	40023c00 	.word	0x40023c00

080118f8 <FLASH_Program_Byte>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_Byte(uint32_t Address, uint8_t Data)
{
 80118f8:	b480      	push	{r7}
 80118fa:	b083      	sub	sp, #12
 80118fc:	af00      	add	r7, sp, #0
 80118fe:	6078      	str	r0, [r7, #4]
 8011900:	460b      	mov	r3, r1
 8011902:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));
  
  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8011904:	4a0c      	ldr	r2, [pc, #48]	; (8011938 <FLASH_Program_Byte+0x40>)
 8011906:	4b0c      	ldr	r3, [pc, #48]	; (8011938 <FLASH_Program_Byte+0x40>)
 8011908:	691b      	ldr	r3, [r3, #16]
 801190a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 801190e:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_BYTE;
 8011910:	4a09      	ldr	r2, [pc, #36]	; (8011938 <FLASH_Program_Byte+0x40>)
 8011912:	4b09      	ldr	r3, [pc, #36]	; (8011938 <FLASH_Program_Byte+0x40>)
 8011914:	691b      	ldr	r3, [r3, #16]
 8011916:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 8011918:	4a07      	ldr	r2, [pc, #28]	; (8011938 <FLASH_Program_Byte+0x40>)
 801191a:	4b07      	ldr	r3, [pc, #28]	; (8011938 <FLASH_Program_Byte+0x40>)
 801191c:	691b      	ldr	r3, [r3, #16]
 801191e:	f043 0301 	orr.w	r3, r3, #1
 8011922:	6113      	str	r3, [r2, #16]

  *(__IO uint8_t*)Address = Data;
 8011924:	687b      	ldr	r3, [r7, #4]
 8011926:	78fa      	ldrb	r2, [r7, #3]
 8011928:	701a      	strb	r2, [r3, #0]
}
 801192a:	bf00      	nop
 801192c:	370c      	adds	r7, #12
 801192e:	46bd      	mov	sp, r7
 8011930:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011934:	4770      	bx	lr
 8011936:	bf00      	nop
 8011938:	40023c00 	.word	0x40023c00

0801193c <FLASH_SetErrorCode>:
/**
  * @brief  Set the specific FLASH error flag.
  * @retval None
  */
static void FLASH_SetErrorCode(void)
{ 
 801193c:	b480      	push	{r7}
 801193e:	af00      	add	r7, sp, #0
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR) != RESET)
 8011940:	4b27      	ldr	r3, [pc, #156]	; (80119e0 <FLASH_SetErrorCode+0xa4>)
 8011942:	68db      	ldr	r3, [r3, #12]
 8011944:	f003 0310 	and.w	r3, r3, #16
 8011948:	2b00      	cmp	r3, #0
 801194a:	d008      	beq.n	801195e <FLASH_SetErrorCode+0x22>
  {
   pFlash.ErrorCode |= HAL_FLASH_ERROR_WRP;
 801194c:	4b25      	ldr	r3, [pc, #148]	; (80119e4 <FLASH_SetErrorCode+0xa8>)
 801194e:	69db      	ldr	r3, [r3, #28]
 8011950:	f043 0310 	orr.w	r3, r3, #16
 8011954:	4a23      	ldr	r2, [pc, #140]	; (80119e4 <FLASH_SetErrorCode+0xa8>)
 8011956:	61d3      	str	r3, [r2, #28]
   
   /* Clear FLASH write protection error pending bit */
   __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_WRPERR);
 8011958:	4b21      	ldr	r3, [pc, #132]	; (80119e0 <FLASH_SetErrorCode+0xa4>)
 801195a:	2210      	movs	r2, #16
 801195c:	60da      	str	r2, [r3, #12]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGAERR) != RESET)
 801195e:	4b20      	ldr	r3, [pc, #128]	; (80119e0 <FLASH_SetErrorCode+0xa4>)
 8011960:	68db      	ldr	r3, [r3, #12]
 8011962:	f003 0320 	and.w	r3, r3, #32
 8011966:	2b00      	cmp	r3, #0
 8011968:	d008      	beq.n	801197c <FLASH_SetErrorCode+0x40>
  {
   pFlash.ErrorCode |= HAL_FLASH_ERROR_PGA;
 801196a:	4b1e      	ldr	r3, [pc, #120]	; (80119e4 <FLASH_SetErrorCode+0xa8>)
 801196c:	69db      	ldr	r3, [r3, #28]
 801196e:	f043 0308 	orr.w	r3, r3, #8
 8011972:	4a1c      	ldr	r2, [pc, #112]	; (80119e4 <FLASH_SetErrorCode+0xa8>)
 8011974:	61d3      	str	r3, [r2, #28]
   
   /* Clear FLASH Programming alignment error pending bit */
   __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGAERR);
 8011976:	4b1a      	ldr	r3, [pc, #104]	; (80119e0 <FLASH_SetErrorCode+0xa4>)
 8011978:	2220      	movs	r2, #32
 801197a:	60da      	str	r2, [r3, #12]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGPERR) != RESET)
 801197c:	4b18      	ldr	r3, [pc, #96]	; (80119e0 <FLASH_SetErrorCode+0xa4>)
 801197e:	68db      	ldr	r3, [r3, #12]
 8011980:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8011984:	2b00      	cmp	r3, #0
 8011986:	d008      	beq.n	801199a <FLASH_SetErrorCode+0x5e>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PGP;
 8011988:	4b16      	ldr	r3, [pc, #88]	; (80119e4 <FLASH_SetErrorCode+0xa8>)
 801198a:	69db      	ldr	r3, [r3, #28]
 801198c:	f043 0304 	orr.w	r3, r3, #4
 8011990:	4a14      	ldr	r2, [pc, #80]	; (80119e4 <FLASH_SetErrorCode+0xa8>)
 8011992:	61d3      	str	r3, [r2, #28]
    
    /* Clear FLASH Programming parallelism error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGPERR);
 8011994:	4b12      	ldr	r3, [pc, #72]	; (80119e0 <FLASH_SetErrorCode+0xa4>)
 8011996:	2240      	movs	r2, #64	; 0x40
 8011998:	60da      	str	r2, [r3, #12]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGSERR) != RESET)
 801199a:	4b11      	ldr	r3, [pc, #68]	; (80119e0 <FLASH_SetErrorCode+0xa4>)
 801199c:	68db      	ldr	r3, [r3, #12]
 801199e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80119a2:	2b00      	cmp	r3, #0
 80119a4:	d008      	beq.n	80119b8 <FLASH_SetErrorCode+0x7c>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PGS;
 80119a6:	4b0f      	ldr	r3, [pc, #60]	; (80119e4 <FLASH_SetErrorCode+0xa8>)
 80119a8:	69db      	ldr	r3, [r3, #28]
 80119aa:	f043 0302 	orr.w	r3, r3, #2
 80119ae:	4a0d      	ldr	r2, [pc, #52]	; (80119e4 <FLASH_SetErrorCode+0xa8>)
 80119b0:	61d3      	str	r3, [r2, #28]
    
    /* Clear FLASH Programming sequence error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGSERR);
 80119b2:	4b0b      	ldr	r3, [pc, #44]	; (80119e0 <FLASH_SetErrorCode+0xa4>)
 80119b4:	2280      	movs	r2, #128	; 0x80
 80119b6:	60da      	str	r2, [r3, #12]
    
    /* Clear FLASH Proprietary readout protection error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_RDERR);
  }
#endif /* FLASH_SR_RDERR */  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_OPERR) != RESET)
 80119b8:	4b09      	ldr	r3, [pc, #36]	; (80119e0 <FLASH_SetErrorCode+0xa4>)
 80119ba:	68db      	ldr	r3, [r3, #12]
 80119bc:	f003 0302 	and.w	r3, r3, #2
 80119c0:	2b00      	cmp	r3, #0
 80119c2:	d008      	beq.n	80119d6 <FLASH_SetErrorCode+0x9a>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_OPERATION;
 80119c4:	4b07      	ldr	r3, [pc, #28]	; (80119e4 <FLASH_SetErrorCode+0xa8>)
 80119c6:	69db      	ldr	r3, [r3, #28]
 80119c8:	f043 0320 	orr.w	r3, r3, #32
 80119cc:	4a05      	ldr	r2, [pc, #20]	; (80119e4 <FLASH_SetErrorCode+0xa8>)
 80119ce:	61d3      	str	r3, [r2, #28]
    
    /* Clear FLASH Operation error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_OPERR);
 80119d0:	4b03      	ldr	r3, [pc, #12]	; (80119e0 <FLASH_SetErrorCode+0xa4>)
 80119d2:	2202      	movs	r2, #2
 80119d4:	60da      	str	r2, [r3, #12]
  }
}
 80119d6:	bf00      	nop
 80119d8:	46bd      	mov	sp, r7
 80119da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80119de:	4770      	bx	lr
 80119e0:	40023c00 	.word	0x40023c00
 80119e4:	20004410 	.word	0x20004410

080119e8 <HAL_FLASHEx_Erase>:
  *         (0xFFFFFFFFU means that all the sectors have been correctly erased)
  * 
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASHEx_Erase(FLASH_EraseInitTypeDef *pEraseInit, uint32_t *SectorError)
{
 80119e8:	b580      	push	{r7, lr}
 80119ea:	b084      	sub	sp, #16
 80119ec:	af00      	add	r7, sp, #0
 80119ee:	6078      	str	r0, [r7, #4]
 80119f0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_ERROR;
 80119f2:	2301      	movs	r3, #1
 80119f4:	73fb      	strb	r3, [r7, #15]
  uint32_t index = 0U;
 80119f6:	2300      	movs	r3, #0
 80119f8:	60bb      	str	r3, [r7, #8]
  
  /* Process Locked */
  __HAL_LOCK(&pFlash);
 80119fa:	4b31      	ldr	r3, [pc, #196]	; (8011ac0 <HAL_FLASHEx_Erase+0xd8>)
 80119fc:	7e1b      	ldrb	r3, [r3, #24]
 80119fe:	2b01      	cmp	r3, #1
 8011a00:	d101      	bne.n	8011a06 <HAL_FLASHEx_Erase+0x1e>
 8011a02:	2302      	movs	r3, #2
 8011a04:	e058      	b.n	8011ab8 <HAL_FLASHEx_Erase+0xd0>
 8011a06:	4b2e      	ldr	r3, [pc, #184]	; (8011ac0 <HAL_FLASHEx_Erase+0xd8>)
 8011a08:	2201      	movs	r2, #1
 8011a0a:	761a      	strb	r2, [r3, #24]

  /* Check the parameters */
  assert_param(IS_FLASH_TYPEERASE(pEraseInit->TypeErase));

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8011a0c:	f24c 3050 	movw	r0, #50000	; 0xc350
 8011a10:	f7ff fec0 	bl	8011794 <FLASH_WaitForLastOperation>
 8011a14:	4603      	mov	r3, r0
 8011a16:	73fb      	strb	r3, [r7, #15]

  if(status == HAL_OK)
 8011a18:	7bfb      	ldrb	r3, [r7, #15]
 8011a1a:	2b00      	cmp	r3, #0
 8011a1c:	d148      	bne.n	8011ab0 <HAL_FLASHEx_Erase+0xc8>
  {
    /*Initialization of SectorError variable*/
    *SectorError = 0xFFFFFFFFU;
 8011a1e:	683b      	ldr	r3, [r7, #0]
 8011a20:	f04f 32ff 	mov.w	r2, #4294967295
 8011a24:	601a      	str	r2, [r3, #0]
    
    if(pEraseInit->TypeErase == FLASH_TYPEERASE_MASSERASE)
 8011a26:	687b      	ldr	r3, [r7, #4]
 8011a28:	681b      	ldr	r3, [r3, #0]
 8011a2a:	2b01      	cmp	r3, #1
 8011a2c:	d115      	bne.n	8011a5a <HAL_FLASHEx_Erase+0x72>
    {
      /*Mass erase to be done*/
      FLASH_MassErase((uint8_t) pEraseInit->VoltageRange, pEraseInit->Banks);
 8011a2e:	687b      	ldr	r3, [r7, #4]
 8011a30:	691b      	ldr	r3, [r3, #16]
 8011a32:	b2da      	uxtb	r2, r3
 8011a34:	687b      	ldr	r3, [r7, #4]
 8011a36:	685b      	ldr	r3, [r3, #4]
 8011a38:	4619      	mov	r1, r3
 8011a3a:	4610      	mov	r0, r2
 8011a3c:	f000 f844 	bl	8011ac8 <FLASH_MassErase>

      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8011a40:	f24c 3050 	movw	r0, #50000	; 0xc350
 8011a44:	f7ff fea6 	bl	8011794 <FLASH_WaitForLastOperation>
 8011a48:	4603      	mov	r3, r0
 8011a4a:	73fb      	strb	r3, [r7, #15]
      
      /* if the erase operation is completed, disable the MER Bit */
      FLASH->CR &= (~FLASH_MER_BIT);
 8011a4c:	4a1d      	ldr	r2, [pc, #116]	; (8011ac4 <HAL_FLASHEx_Erase+0xdc>)
 8011a4e:	4b1d      	ldr	r3, [pc, #116]	; (8011ac4 <HAL_FLASHEx_Erase+0xdc>)
 8011a50:	691b      	ldr	r3, [r3, #16]
 8011a52:	f023 0304 	bic.w	r3, r3, #4
 8011a56:	6113      	str	r3, [r2, #16]
 8011a58:	e028      	b.n	8011aac <HAL_FLASHEx_Erase+0xc4>
    {
      /* Check the parameters */
      assert_param(IS_FLASH_NBSECTORS(pEraseInit->NbSectors + pEraseInit->Sector));

      /* Erase by sector by sector to be done*/
      for(index = pEraseInit->Sector; index < (pEraseInit->NbSectors + pEraseInit->Sector); index++)
 8011a5a:	687b      	ldr	r3, [r7, #4]
 8011a5c:	689b      	ldr	r3, [r3, #8]
 8011a5e:	60bb      	str	r3, [r7, #8]
 8011a60:	e01c      	b.n	8011a9c <HAL_FLASHEx_Erase+0xb4>
      {
        FLASH_Erase_Sector(index, (uint8_t) pEraseInit->VoltageRange);
 8011a62:	687b      	ldr	r3, [r7, #4]
 8011a64:	691b      	ldr	r3, [r3, #16]
 8011a66:	b2db      	uxtb	r3, r3
 8011a68:	4619      	mov	r1, r3
 8011a6a:	68b8      	ldr	r0, [r7, #8]
 8011a6c:	f000 f850 	bl	8011b10 <FLASH_Erase_Sector>

        /* Wait for last operation to be completed */
        status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8011a70:	f24c 3050 	movw	r0, #50000	; 0xc350
 8011a74:	f7ff fe8e 	bl	8011794 <FLASH_WaitForLastOperation>
 8011a78:	4603      	mov	r3, r0
 8011a7a:	73fb      	strb	r3, [r7, #15]
        
        /* If the erase operation is completed, disable the SER and SNB Bits */
        CLEAR_BIT(FLASH->CR, (FLASH_CR_SER | FLASH_CR_SNB));
 8011a7c:	4a11      	ldr	r2, [pc, #68]	; (8011ac4 <HAL_FLASHEx_Erase+0xdc>)
 8011a7e:	4b11      	ldr	r3, [pc, #68]	; (8011ac4 <HAL_FLASHEx_Erase+0xdc>)
 8011a80:	691b      	ldr	r3, [r3, #16]
 8011a82:	f023 03fa 	bic.w	r3, r3, #250	; 0xfa
 8011a86:	6113      	str	r3, [r2, #16]

        if(status != HAL_OK) 
 8011a88:	7bfb      	ldrb	r3, [r7, #15]
 8011a8a:	2b00      	cmp	r3, #0
 8011a8c:	d003      	beq.n	8011a96 <HAL_FLASHEx_Erase+0xae>
        {
          /* In case of error, stop erase procedure and return the faulty sector*/
          *SectorError = index;
 8011a8e:	683b      	ldr	r3, [r7, #0]
 8011a90:	68ba      	ldr	r2, [r7, #8]
 8011a92:	601a      	str	r2, [r3, #0]
          break;
 8011a94:	e00a      	b.n	8011aac <HAL_FLASHEx_Erase+0xc4>
      for(index = pEraseInit->Sector; index < (pEraseInit->NbSectors + pEraseInit->Sector); index++)
 8011a96:	68bb      	ldr	r3, [r7, #8]
 8011a98:	3301      	adds	r3, #1
 8011a9a:	60bb      	str	r3, [r7, #8]
 8011a9c:	687b      	ldr	r3, [r7, #4]
 8011a9e:	68da      	ldr	r2, [r3, #12]
 8011aa0:	687b      	ldr	r3, [r7, #4]
 8011aa2:	689b      	ldr	r3, [r3, #8]
 8011aa4:	441a      	add	r2, r3
 8011aa6:	68bb      	ldr	r3, [r7, #8]
 8011aa8:	429a      	cmp	r2, r3
 8011aaa:	d8da      	bhi.n	8011a62 <HAL_FLASHEx_Erase+0x7a>
        }
      }
    }
    /* Flush the caches to be sure of the data consistency */
    FLASH_FlushCaches();    
 8011aac:	f000 f878 	bl	8011ba0 <FLASH_FlushCaches>
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 8011ab0:	4b03      	ldr	r3, [pc, #12]	; (8011ac0 <HAL_FLASHEx_Erase+0xd8>)
 8011ab2:	2200      	movs	r2, #0
 8011ab4:	761a      	strb	r2, [r3, #24]

  return status;
 8011ab6:	7bfb      	ldrb	r3, [r7, #15]
}
 8011ab8:	4618      	mov	r0, r3
 8011aba:	3710      	adds	r7, #16
 8011abc:	46bd      	mov	sp, r7
 8011abe:	bd80      	pop	{r7, pc}
 8011ac0:	20004410 	.word	0x20004410
 8011ac4:	40023c00 	.word	0x40023c00

08011ac8 <FLASH_MassErase>:
  *            @arg FLASH_BANK_1: Bank1 to be erased
  *
  * @retval None
  */
static void FLASH_MassErase(uint8_t VoltageRange, uint32_t Banks)
{
 8011ac8:	b480      	push	{r7}
 8011aca:	b083      	sub	sp, #12
 8011acc:	af00      	add	r7, sp, #0
 8011ace:	4603      	mov	r3, r0
 8011ad0:	6039      	str	r1, [r7, #0]
 8011ad2:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_VOLTAGERANGE(VoltageRange));
  assert_param(IS_FLASH_BANK(Banks));
  
  /* If the previous operation is completed, proceed to erase all sectors */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8011ad4:	4a0d      	ldr	r2, [pc, #52]	; (8011b0c <FLASH_MassErase+0x44>)
 8011ad6:	4b0d      	ldr	r3, [pc, #52]	; (8011b0c <FLASH_MassErase+0x44>)
 8011ad8:	691b      	ldr	r3, [r3, #16]
 8011ada:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8011ade:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_MER;
 8011ae0:	4a0a      	ldr	r2, [pc, #40]	; (8011b0c <FLASH_MassErase+0x44>)
 8011ae2:	4b0a      	ldr	r3, [pc, #40]	; (8011b0c <FLASH_MassErase+0x44>)
 8011ae4:	691b      	ldr	r3, [r3, #16]
 8011ae6:	f043 0304 	orr.w	r3, r3, #4
 8011aea:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_STRT | ((uint32_t)VoltageRange <<8U);
 8011aec:	4907      	ldr	r1, [pc, #28]	; (8011b0c <FLASH_MassErase+0x44>)
 8011aee:	4b07      	ldr	r3, [pc, #28]	; (8011b0c <FLASH_MassErase+0x44>)
 8011af0:	691a      	ldr	r2, [r3, #16]
 8011af2:	79fb      	ldrb	r3, [r7, #7]
 8011af4:	021b      	lsls	r3, r3, #8
 8011af6:	4313      	orrs	r3, r2
 8011af8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8011afc:	610b      	str	r3, [r1, #16]
}
 8011afe:	bf00      	nop
 8011b00:	370c      	adds	r7, #12
 8011b02:	46bd      	mov	sp, r7
 8011b04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011b08:	4770      	bx	lr
 8011b0a:	bf00      	nop
 8011b0c:	40023c00 	.word	0x40023c00

08011b10 <FLASH_Erase_Sector>:
  *                                  the operation will be done by double word (64-bit)
  * 
  * @retval None
  */
void FLASH_Erase_Sector(uint32_t Sector, uint8_t VoltageRange)
{
 8011b10:	b480      	push	{r7}
 8011b12:	b085      	sub	sp, #20
 8011b14:	af00      	add	r7, sp, #0
 8011b16:	6078      	str	r0, [r7, #4]
 8011b18:	460b      	mov	r3, r1
 8011b1a:	70fb      	strb	r3, [r7, #3]
  uint32_t tmp_psize = 0U;
 8011b1c:	2300      	movs	r3, #0
 8011b1e:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_FLASH_SECTOR(Sector));
  assert_param(IS_VOLTAGERANGE(VoltageRange));
  
  if(VoltageRange == FLASH_VOLTAGE_RANGE_1)
 8011b20:	78fb      	ldrb	r3, [r7, #3]
 8011b22:	2b00      	cmp	r3, #0
 8011b24:	d102      	bne.n	8011b2c <FLASH_Erase_Sector+0x1c>
  {
     tmp_psize = FLASH_PSIZE_BYTE;
 8011b26:	2300      	movs	r3, #0
 8011b28:	60fb      	str	r3, [r7, #12]
 8011b2a:	e010      	b.n	8011b4e <FLASH_Erase_Sector+0x3e>
  }
  else if(VoltageRange == FLASH_VOLTAGE_RANGE_2)
 8011b2c:	78fb      	ldrb	r3, [r7, #3]
 8011b2e:	2b01      	cmp	r3, #1
 8011b30:	d103      	bne.n	8011b3a <FLASH_Erase_Sector+0x2a>
  {
    tmp_psize = FLASH_PSIZE_HALF_WORD;
 8011b32:	f44f 7380 	mov.w	r3, #256	; 0x100
 8011b36:	60fb      	str	r3, [r7, #12]
 8011b38:	e009      	b.n	8011b4e <FLASH_Erase_Sector+0x3e>
  }
  else if(VoltageRange == FLASH_VOLTAGE_RANGE_3)
 8011b3a:	78fb      	ldrb	r3, [r7, #3]
 8011b3c:	2b02      	cmp	r3, #2
 8011b3e:	d103      	bne.n	8011b48 <FLASH_Erase_Sector+0x38>
  {
    tmp_psize = FLASH_PSIZE_WORD;
 8011b40:	f44f 7300 	mov.w	r3, #512	; 0x200
 8011b44:	60fb      	str	r3, [r7, #12]
 8011b46:	e002      	b.n	8011b4e <FLASH_Erase_Sector+0x3e>
  }
  else
  {
    tmp_psize = FLASH_PSIZE_DOUBLE_WORD;
 8011b48:	f44f 7340 	mov.w	r3, #768	; 0x300
 8011b4c:	60fb      	str	r3, [r7, #12]
  }

  /* If the previous operation is completed, proceed to erase the sector */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8011b4e:	4a13      	ldr	r2, [pc, #76]	; (8011b9c <FLASH_Erase_Sector+0x8c>)
 8011b50:	4b12      	ldr	r3, [pc, #72]	; (8011b9c <FLASH_Erase_Sector+0x8c>)
 8011b52:	691b      	ldr	r3, [r3, #16]
 8011b54:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8011b58:	6113      	str	r3, [r2, #16]
  FLASH->CR |= tmp_psize;
 8011b5a:	4910      	ldr	r1, [pc, #64]	; (8011b9c <FLASH_Erase_Sector+0x8c>)
 8011b5c:	4b0f      	ldr	r3, [pc, #60]	; (8011b9c <FLASH_Erase_Sector+0x8c>)
 8011b5e:	691a      	ldr	r2, [r3, #16]
 8011b60:	68fb      	ldr	r3, [r7, #12]
 8011b62:	4313      	orrs	r3, r2
 8011b64:	610b      	str	r3, [r1, #16]
  CLEAR_BIT(FLASH->CR, FLASH_CR_SNB);
 8011b66:	4a0d      	ldr	r2, [pc, #52]	; (8011b9c <FLASH_Erase_Sector+0x8c>)
 8011b68:	4b0c      	ldr	r3, [pc, #48]	; (8011b9c <FLASH_Erase_Sector+0x8c>)
 8011b6a:	691b      	ldr	r3, [r3, #16]
 8011b6c:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 8011b70:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_SER | (Sector << FLASH_CR_SNB_Pos);
 8011b72:	490a      	ldr	r1, [pc, #40]	; (8011b9c <FLASH_Erase_Sector+0x8c>)
 8011b74:	4b09      	ldr	r3, [pc, #36]	; (8011b9c <FLASH_Erase_Sector+0x8c>)
 8011b76:	691a      	ldr	r2, [r3, #16]
 8011b78:	687b      	ldr	r3, [r7, #4]
 8011b7a:	00db      	lsls	r3, r3, #3
 8011b7c:	4313      	orrs	r3, r2
 8011b7e:	f043 0302 	orr.w	r3, r3, #2
 8011b82:	610b      	str	r3, [r1, #16]
  FLASH->CR |= FLASH_CR_STRT;
 8011b84:	4a05      	ldr	r2, [pc, #20]	; (8011b9c <FLASH_Erase_Sector+0x8c>)
 8011b86:	4b05      	ldr	r3, [pc, #20]	; (8011b9c <FLASH_Erase_Sector+0x8c>)
 8011b88:	691b      	ldr	r3, [r3, #16]
 8011b8a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8011b8e:	6113      	str	r3, [r2, #16]
}
 8011b90:	bf00      	nop
 8011b92:	3714      	adds	r7, #20
 8011b94:	46bd      	mov	sp, r7
 8011b96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011b9a:	4770      	bx	lr
 8011b9c:	40023c00 	.word	0x40023c00

08011ba0 <FLASH_FlushCaches>:
/**
  * @brief  Flush the instruction and data caches
  * @retval None
  */
void FLASH_FlushCaches(void)
{
 8011ba0:	b480      	push	{r7}
 8011ba2:	af00      	add	r7, sp, #0
  /* Flush instruction cache  */
  if(READ_BIT(FLASH->ACR, FLASH_ACR_ICEN)!= RESET)
 8011ba4:	4b20      	ldr	r3, [pc, #128]	; (8011c28 <FLASH_FlushCaches+0x88>)
 8011ba6:	681b      	ldr	r3, [r3, #0]
 8011ba8:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8011bac:	2b00      	cmp	r3, #0
 8011bae:	d017      	beq.n	8011be0 <FLASH_FlushCaches+0x40>
  {
    /* Disable instruction cache  */
    __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
 8011bb0:	4a1d      	ldr	r2, [pc, #116]	; (8011c28 <FLASH_FlushCaches+0x88>)
 8011bb2:	4b1d      	ldr	r3, [pc, #116]	; (8011c28 <FLASH_FlushCaches+0x88>)
 8011bb4:	681b      	ldr	r3, [r3, #0]
 8011bb6:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8011bba:	6013      	str	r3, [r2, #0]
    /* Reset instruction cache */
    __HAL_FLASH_INSTRUCTION_CACHE_RESET();
 8011bbc:	4a1a      	ldr	r2, [pc, #104]	; (8011c28 <FLASH_FlushCaches+0x88>)
 8011bbe:	4b1a      	ldr	r3, [pc, #104]	; (8011c28 <FLASH_FlushCaches+0x88>)
 8011bc0:	681b      	ldr	r3, [r3, #0]
 8011bc2:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8011bc6:	6013      	str	r3, [r2, #0]
 8011bc8:	4a17      	ldr	r2, [pc, #92]	; (8011c28 <FLASH_FlushCaches+0x88>)
 8011bca:	4b17      	ldr	r3, [pc, #92]	; (8011c28 <FLASH_FlushCaches+0x88>)
 8011bcc:	681b      	ldr	r3, [r3, #0]
 8011bce:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8011bd2:	6013      	str	r3, [r2, #0]
    /* Enable instruction cache */
    __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8011bd4:	4a14      	ldr	r2, [pc, #80]	; (8011c28 <FLASH_FlushCaches+0x88>)
 8011bd6:	4b14      	ldr	r3, [pc, #80]	; (8011c28 <FLASH_FlushCaches+0x88>)
 8011bd8:	681b      	ldr	r3, [r3, #0]
 8011bda:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8011bde:	6013      	str	r3, [r2, #0]
  }
  
  /* Flush data cache */
  if(READ_BIT(FLASH->ACR, FLASH_ACR_DCEN) != RESET)
 8011be0:	4b11      	ldr	r3, [pc, #68]	; (8011c28 <FLASH_FlushCaches+0x88>)
 8011be2:	681b      	ldr	r3, [r3, #0]
 8011be4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8011be8:	2b00      	cmp	r3, #0
 8011bea:	d017      	beq.n	8011c1c <FLASH_FlushCaches+0x7c>
  {
    /* Disable data cache  */
    __HAL_FLASH_DATA_CACHE_DISABLE();
 8011bec:	4a0e      	ldr	r2, [pc, #56]	; (8011c28 <FLASH_FlushCaches+0x88>)
 8011bee:	4b0e      	ldr	r3, [pc, #56]	; (8011c28 <FLASH_FlushCaches+0x88>)
 8011bf0:	681b      	ldr	r3, [r3, #0]
 8011bf2:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8011bf6:	6013      	str	r3, [r2, #0]
    /* Reset data cache */
    __HAL_FLASH_DATA_CACHE_RESET();
 8011bf8:	4a0b      	ldr	r2, [pc, #44]	; (8011c28 <FLASH_FlushCaches+0x88>)
 8011bfa:	4b0b      	ldr	r3, [pc, #44]	; (8011c28 <FLASH_FlushCaches+0x88>)
 8011bfc:	681b      	ldr	r3, [r3, #0]
 8011bfe:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8011c02:	6013      	str	r3, [r2, #0]
 8011c04:	4a08      	ldr	r2, [pc, #32]	; (8011c28 <FLASH_FlushCaches+0x88>)
 8011c06:	4b08      	ldr	r3, [pc, #32]	; (8011c28 <FLASH_FlushCaches+0x88>)
 8011c08:	681b      	ldr	r3, [r3, #0]
 8011c0a:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8011c0e:	6013      	str	r3, [r2, #0]
    /* Enable data cache */
    __HAL_FLASH_DATA_CACHE_ENABLE();
 8011c10:	4a05      	ldr	r2, [pc, #20]	; (8011c28 <FLASH_FlushCaches+0x88>)
 8011c12:	4b05      	ldr	r3, [pc, #20]	; (8011c28 <FLASH_FlushCaches+0x88>)
 8011c14:	681b      	ldr	r3, [r3, #0]
 8011c16:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8011c1a:	6013      	str	r3, [r2, #0]
  }
}
 8011c1c:	bf00      	nop
 8011c1e:	46bd      	mov	sp, r7
 8011c20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011c24:	4770      	bx	lr
 8011c26:	bf00      	nop
 8011c28:	40023c00 	.word	0x40023c00

08011c2c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8011c2c:	b480      	push	{r7}
 8011c2e:	b089      	sub	sp, #36	; 0x24
 8011c30:	af00      	add	r7, sp, #0
 8011c32:	6078      	str	r0, [r7, #4]
 8011c34:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8011c36:	2300      	movs	r3, #0
 8011c38:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8011c3a:	2300      	movs	r3, #0
 8011c3c:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8011c3e:	2300      	movs	r3, #0
 8011c40:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8011c42:	2300      	movs	r3, #0
 8011c44:	61fb      	str	r3, [r7, #28]
 8011c46:	e16b      	b.n	8011f20 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8011c48:	2201      	movs	r2, #1
 8011c4a:	69fb      	ldr	r3, [r7, #28]
 8011c4c:	fa02 f303 	lsl.w	r3, r2, r3
 8011c50:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8011c52:	683b      	ldr	r3, [r7, #0]
 8011c54:	681a      	ldr	r2, [r3, #0]
 8011c56:	697b      	ldr	r3, [r7, #20]
 8011c58:	4013      	ands	r3, r2
 8011c5a:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8011c5c:	693a      	ldr	r2, [r7, #16]
 8011c5e:	697b      	ldr	r3, [r7, #20]
 8011c60:	429a      	cmp	r2, r3
 8011c62:	f040 815a 	bne.w	8011f1a <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8011c66:	683b      	ldr	r3, [r7, #0]
 8011c68:	685b      	ldr	r3, [r3, #4]
 8011c6a:	2b02      	cmp	r3, #2
 8011c6c:	d003      	beq.n	8011c76 <HAL_GPIO_Init+0x4a>
 8011c6e:	683b      	ldr	r3, [r7, #0]
 8011c70:	685b      	ldr	r3, [r3, #4]
 8011c72:	2b12      	cmp	r3, #18
 8011c74:	d123      	bne.n	8011cbe <HAL_GPIO_Init+0x92>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8011c76:	69fb      	ldr	r3, [r7, #28]
 8011c78:	08da      	lsrs	r2, r3, #3
 8011c7a:	687b      	ldr	r3, [r7, #4]
 8011c7c:	3208      	adds	r2, #8
 8011c7e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8011c82:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8011c84:	69fb      	ldr	r3, [r7, #28]
 8011c86:	f003 0307 	and.w	r3, r3, #7
 8011c8a:	009b      	lsls	r3, r3, #2
 8011c8c:	220f      	movs	r2, #15
 8011c8e:	fa02 f303 	lsl.w	r3, r2, r3
 8011c92:	43db      	mvns	r3, r3
 8011c94:	69ba      	ldr	r2, [r7, #24]
 8011c96:	4013      	ands	r3, r2
 8011c98:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8011c9a:	683b      	ldr	r3, [r7, #0]
 8011c9c:	691a      	ldr	r2, [r3, #16]
 8011c9e:	69fb      	ldr	r3, [r7, #28]
 8011ca0:	f003 0307 	and.w	r3, r3, #7
 8011ca4:	009b      	lsls	r3, r3, #2
 8011ca6:	fa02 f303 	lsl.w	r3, r2, r3
 8011caa:	69ba      	ldr	r2, [r7, #24]
 8011cac:	4313      	orrs	r3, r2
 8011cae:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8011cb0:	69fb      	ldr	r3, [r7, #28]
 8011cb2:	08da      	lsrs	r2, r3, #3
 8011cb4:	687b      	ldr	r3, [r7, #4]
 8011cb6:	3208      	adds	r2, #8
 8011cb8:	69b9      	ldr	r1, [r7, #24]
 8011cba:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8011cbe:	687b      	ldr	r3, [r7, #4]
 8011cc0:	681b      	ldr	r3, [r3, #0]
 8011cc2:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8011cc4:	69fb      	ldr	r3, [r7, #28]
 8011cc6:	005b      	lsls	r3, r3, #1
 8011cc8:	2203      	movs	r2, #3
 8011cca:	fa02 f303 	lsl.w	r3, r2, r3
 8011cce:	43db      	mvns	r3, r3
 8011cd0:	69ba      	ldr	r2, [r7, #24]
 8011cd2:	4013      	ands	r3, r2
 8011cd4:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8011cd6:	683b      	ldr	r3, [r7, #0]
 8011cd8:	685b      	ldr	r3, [r3, #4]
 8011cda:	f003 0203 	and.w	r2, r3, #3
 8011cde:	69fb      	ldr	r3, [r7, #28]
 8011ce0:	005b      	lsls	r3, r3, #1
 8011ce2:	fa02 f303 	lsl.w	r3, r2, r3
 8011ce6:	69ba      	ldr	r2, [r7, #24]
 8011ce8:	4313      	orrs	r3, r2
 8011cea:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8011cec:	687b      	ldr	r3, [r7, #4]
 8011cee:	69ba      	ldr	r2, [r7, #24]
 8011cf0:	601a      	str	r2, [r3, #0]

      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8011cf2:	683b      	ldr	r3, [r7, #0]
 8011cf4:	685b      	ldr	r3, [r3, #4]
 8011cf6:	2b01      	cmp	r3, #1
 8011cf8:	d00b      	beq.n	8011d12 <HAL_GPIO_Init+0xe6>
 8011cfa:	683b      	ldr	r3, [r7, #0]
 8011cfc:	685b      	ldr	r3, [r3, #4]
 8011cfe:	2b02      	cmp	r3, #2
 8011d00:	d007      	beq.n	8011d12 <HAL_GPIO_Init+0xe6>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8011d02:	683b      	ldr	r3, [r7, #0]
 8011d04:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8011d06:	2b11      	cmp	r3, #17
 8011d08:	d003      	beq.n	8011d12 <HAL_GPIO_Init+0xe6>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8011d0a:	683b      	ldr	r3, [r7, #0]
 8011d0c:	685b      	ldr	r3, [r3, #4]
 8011d0e:	2b12      	cmp	r3, #18
 8011d10:	d130      	bne.n	8011d74 <HAL_GPIO_Init+0x148>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8011d12:	687b      	ldr	r3, [r7, #4]
 8011d14:	689b      	ldr	r3, [r3, #8]
 8011d16:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8011d18:	69fb      	ldr	r3, [r7, #28]
 8011d1a:	005b      	lsls	r3, r3, #1
 8011d1c:	2203      	movs	r2, #3
 8011d1e:	fa02 f303 	lsl.w	r3, r2, r3
 8011d22:	43db      	mvns	r3, r3
 8011d24:	69ba      	ldr	r2, [r7, #24]
 8011d26:	4013      	ands	r3, r2
 8011d28:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8011d2a:	683b      	ldr	r3, [r7, #0]
 8011d2c:	68da      	ldr	r2, [r3, #12]
 8011d2e:	69fb      	ldr	r3, [r7, #28]
 8011d30:	005b      	lsls	r3, r3, #1
 8011d32:	fa02 f303 	lsl.w	r3, r2, r3
 8011d36:	69ba      	ldr	r2, [r7, #24]
 8011d38:	4313      	orrs	r3, r2
 8011d3a:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8011d3c:	687b      	ldr	r3, [r7, #4]
 8011d3e:	69ba      	ldr	r2, [r7, #24]
 8011d40:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8011d42:	687b      	ldr	r3, [r7, #4]
 8011d44:	685b      	ldr	r3, [r3, #4]
 8011d46:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8011d48:	2201      	movs	r2, #1
 8011d4a:	69fb      	ldr	r3, [r7, #28]
 8011d4c:	fa02 f303 	lsl.w	r3, r2, r3
 8011d50:	43db      	mvns	r3, r3
 8011d52:	69ba      	ldr	r2, [r7, #24]
 8011d54:	4013      	ands	r3, r2
 8011d56:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8011d58:	683b      	ldr	r3, [r7, #0]
 8011d5a:	685b      	ldr	r3, [r3, #4]
 8011d5c:	091b      	lsrs	r3, r3, #4
 8011d5e:	f003 0201 	and.w	r2, r3, #1
 8011d62:	69fb      	ldr	r3, [r7, #28]
 8011d64:	fa02 f303 	lsl.w	r3, r2, r3
 8011d68:	69ba      	ldr	r2, [r7, #24]
 8011d6a:	4313      	orrs	r3, r2
 8011d6c:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8011d6e:	687b      	ldr	r3, [r7, #4]
 8011d70:	69ba      	ldr	r2, [r7, #24]
 8011d72:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8011d74:	687b      	ldr	r3, [r7, #4]
 8011d76:	68db      	ldr	r3, [r3, #12]
 8011d78:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8011d7a:	69fb      	ldr	r3, [r7, #28]
 8011d7c:	005b      	lsls	r3, r3, #1
 8011d7e:	2203      	movs	r2, #3
 8011d80:	fa02 f303 	lsl.w	r3, r2, r3
 8011d84:	43db      	mvns	r3, r3
 8011d86:	69ba      	ldr	r2, [r7, #24]
 8011d88:	4013      	ands	r3, r2
 8011d8a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8011d8c:	683b      	ldr	r3, [r7, #0]
 8011d8e:	689a      	ldr	r2, [r3, #8]
 8011d90:	69fb      	ldr	r3, [r7, #28]
 8011d92:	005b      	lsls	r3, r3, #1
 8011d94:	fa02 f303 	lsl.w	r3, r2, r3
 8011d98:	69ba      	ldr	r2, [r7, #24]
 8011d9a:	4313      	orrs	r3, r2
 8011d9c:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8011d9e:	687b      	ldr	r3, [r7, #4]
 8011da0:	69ba      	ldr	r2, [r7, #24]
 8011da2:	60da      	str	r2, [r3, #12]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8011da4:	683b      	ldr	r3, [r7, #0]
 8011da6:	685b      	ldr	r3, [r3, #4]
 8011da8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8011dac:	2b00      	cmp	r3, #0
 8011dae:	f000 80b4 	beq.w	8011f1a <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8011db2:	2300      	movs	r3, #0
 8011db4:	60fb      	str	r3, [r7, #12]
 8011db6:	4a5f      	ldr	r2, [pc, #380]	; (8011f34 <HAL_GPIO_Init+0x308>)
 8011db8:	4b5e      	ldr	r3, [pc, #376]	; (8011f34 <HAL_GPIO_Init+0x308>)
 8011dba:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8011dbc:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8011dc0:	6453      	str	r3, [r2, #68]	; 0x44
 8011dc2:	4b5c      	ldr	r3, [pc, #368]	; (8011f34 <HAL_GPIO_Init+0x308>)
 8011dc4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8011dc6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8011dca:	60fb      	str	r3, [r7, #12]
 8011dcc:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8011dce:	4a5a      	ldr	r2, [pc, #360]	; (8011f38 <HAL_GPIO_Init+0x30c>)
 8011dd0:	69fb      	ldr	r3, [r7, #28]
 8011dd2:	089b      	lsrs	r3, r3, #2
 8011dd4:	3302      	adds	r3, #2
 8011dd6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8011dda:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8011ddc:	69fb      	ldr	r3, [r7, #28]
 8011dde:	f003 0303 	and.w	r3, r3, #3
 8011de2:	009b      	lsls	r3, r3, #2
 8011de4:	220f      	movs	r2, #15
 8011de6:	fa02 f303 	lsl.w	r3, r2, r3
 8011dea:	43db      	mvns	r3, r3
 8011dec:	69ba      	ldr	r2, [r7, #24]
 8011dee:	4013      	ands	r3, r2
 8011df0:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8011df2:	687b      	ldr	r3, [r7, #4]
 8011df4:	4a51      	ldr	r2, [pc, #324]	; (8011f3c <HAL_GPIO_Init+0x310>)
 8011df6:	4293      	cmp	r3, r2
 8011df8:	d02b      	beq.n	8011e52 <HAL_GPIO_Init+0x226>
 8011dfa:	687b      	ldr	r3, [r7, #4]
 8011dfc:	4a50      	ldr	r2, [pc, #320]	; (8011f40 <HAL_GPIO_Init+0x314>)
 8011dfe:	4293      	cmp	r3, r2
 8011e00:	d025      	beq.n	8011e4e <HAL_GPIO_Init+0x222>
 8011e02:	687b      	ldr	r3, [r7, #4]
 8011e04:	4a4f      	ldr	r2, [pc, #316]	; (8011f44 <HAL_GPIO_Init+0x318>)
 8011e06:	4293      	cmp	r3, r2
 8011e08:	d01f      	beq.n	8011e4a <HAL_GPIO_Init+0x21e>
 8011e0a:	687b      	ldr	r3, [r7, #4]
 8011e0c:	4a4e      	ldr	r2, [pc, #312]	; (8011f48 <HAL_GPIO_Init+0x31c>)
 8011e0e:	4293      	cmp	r3, r2
 8011e10:	d019      	beq.n	8011e46 <HAL_GPIO_Init+0x21a>
 8011e12:	687b      	ldr	r3, [r7, #4]
 8011e14:	4a4d      	ldr	r2, [pc, #308]	; (8011f4c <HAL_GPIO_Init+0x320>)
 8011e16:	4293      	cmp	r3, r2
 8011e18:	d013      	beq.n	8011e42 <HAL_GPIO_Init+0x216>
 8011e1a:	687b      	ldr	r3, [r7, #4]
 8011e1c:	4a4c      	ldr	r2, [pc, #304]	; (8011f50 <HAL_GPIO_Init+0x324>)
 8011e1e:	4293      	cmp	r3, r2
 8011e20:	d00d      	beq.n	8011e3e <HAL_GPIO_Init+0x212>
 8011e22:	687b      	ldr	r3, [r7, #4]
 8011e24:	4a4b      	ldr	r2, [pc, #300]	; (8011f54 <HAL_GPIO_Init+0x328>)
 8011e26:	4293      	cmp	r3, r2
 8011e28:	d007      	beq.n	8011e3a <HAL_GPIO_Init+0x20e>
 8011e2a:	687b      	ldr	r3, [r7, #4]
 8011e2c:	4a4a      	ldr	r2, [pc, #296]	; (8011f58 <HAL_GPIO_Init+0x32c>)
 8011e2e:	4293      	cmp	r3, r2
 8011e30:	d101      	bne.n	8011e36 <HAL_GPIO_Init+0x20a>
 8011e32:	2307      	movs	r3, #7
 8011e34:	e00e      	b.n	8011e54 <HAL_GPIO_Init+0x228>
 8011e36:	2308      	movs	r3, #8
 8011e38:	e00c      	b.n	8011e54 <HAL_GPIO_Init+0x228>
 8011e3a:	2306      	movs	r3, #6
 8011e3c:	e00a      	b.n	8011e54 <HAL_GPIO_Init+0x228>
 8011e3e:	2305      	movs	r3, #5
 8011e40:	e008      	b.n	8011e54 <HAL_GPIO_Init+0x228>
 8011e42:	2304      	movs	r3, #4
 8011e44:	e006      	b.n	8011e54 <HAL_GPIO_Init+0x228>
 8011e46:	2303      	movs	r3, #3
 8011e48:	e004      	b.n	8011e54 <HAL_GPIO_Init+0x228>
 8011e4a:	2302      	movs	r3, #2
 8011e4c:	e002      	b.n	8011e54 <HAL_GPIO_Init+0x228>
 8011e4e:	2301      	movs	r3, #1
 8011e50:	e000      	b.n	8011e54 <HAL_GPIO_Init+0x228>
 8011e52:	2300      	movs	r3, #0
 8011e54:	69fa      	ldr	r2, [r7, #28]
 8011e56:	f002 0203 	and.w	r2, r2, #3
 8011e5a:	0092      	lsls	r2, r2, #2
 8011e5c:	4093      	lsls	r3, r2
 8011e5e:	69ba      	ldr	r2, [r7, #24]
 8011e60:	4313      	orrs	r3, r2
 8011e62:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8011e64:	4934      	ldr	r1, [pc, #208]	; (8011f38 <HAL_GPIO_Init+0x30c>)
 8011e66:	69fb      	ldr	r3, [r7, #28]
 8011e68:	089b      	lsrs	r3, r3, #2
 8011e6a:	3302      	adds	r3, #2
 8011e6c:	69ba      	ldr	r2, [r7, #24]
 8011e6e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8011e72:	4b3a      	ldr	r3, [pc, #232]	; (8011f5c <HAL_GPIO_Init+0x330>)
 8011e74:	681b      	ldr	r3, [r3, #0]
 8011e76:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8011e78:	693b      	ldr	r3, [r7, #16]
 8011e7a:	43db      	mvns	r3, r3
 8011e7c:	69ba      	ldr	r2, [r7, #24]
 8011e7e:	4013      	ands	r3, r2
 8011e80:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8011e82:	683b      	ldr	r3, [r7, #0]
 8011e84:	685b      	ldr	r3, [r3, #4]
 8011e86:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8011e8a:	2b00      	cmp	r3, #0
 8011e8c:	d003      	beq.n	8011e96 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8011e8e:	69ba      	ldr	r2, [r7, #24]
 8011e90:	693b      	ldr	r3, [r7, #16]
 8011e92:	4313      	orrs	r3, r2
 8011e94:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8011e96:	4a31      	ldr	r2, [pc, #196]	; (8011f5c <HAL_GPIO_Init+0x330>)
 8011e98:	69bb      	ldr	r3, [r7, #24]
 8011e9a:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8011e9c:	4b2f      	ldr	r3, [pc, #188]	; (8011f5c <HAL_GPIO_Init+0x330>)
 8011e9e:	685b      	ldr	r3, [r3, #4]
 8011ea0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8011ea2:	693b      	ldr	r3, [r7, #16]
 8011ea4:	43db      	mvns	r3, r3
 8011ea6:	69ba      	ldr	r2, [r7, #24]
 8011ea8:	4013      	ands	r3, r2
 8011eaa:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8011eac:	683b      	ldr	r3, [r7, #0]
 8011eae:	685b      	ldr	r3, [r3, #4]
 8011eb0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8011eb4:	2b00      	cmp	r3, #0
 8011eb6:	d003      	beq.n	8011ec0 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8011eb8:	69ba      	ldr	r2, [r7, #24]
 8011eba:	693b      	ldr	r3, [r7, #16]
 8011ebc:	4313      	orrs	r3, r2
 8011ebe:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8011ec0:	4a26      	ldr	r2, [pc, #152]	; (8011f5c <HAL_GPIO_Init+0x330>)
 8011ec2:	69bb      	ldr	r3, [r7, #24]
 8011ec4:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8011ec6:	4b25      	ldr	r3, [pc, #148]	; (8011f5c <HAL_GPIO_Init+0x330>)
 8011ec8:	689b      	ldr	r3, [r3, #8]
 8011eca:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8011ecc:	693b      	ldr	r3, [r7, #16]
 8011ece:	43db      	mvns	r3, r3
 8011ed0:	69ba      	ldr	r2, [r7, #24]
 8011ed2:	4013      	ands	r3, r2
 8011ed4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8011ed6:	683b      	ldr	r3, [r7, #0]
 8011ed8:	685b      	ldr	r3, [r3, #4]
 8011eda:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8011ede:	2b00      	cmp	r3, #0
 8011ee0:	d003      	beq.n	8011eea <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8011ee2:	69ba      	ldr	r2, [r7, #24]
 8011ee4:	693b      	ldr	r3, [r7, #16]
 8011ee6:	4313      	orrs	r3, r2
 8011ee8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8011eea:	4a1c      	ldr	r2, [pc, #112]	; (8011f5c <HAL_GPIO_Init+0x330>)
 8011eec:	69bb      	ldr	r3, [r7, #24]
 8011eee:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8011ef0:	4b1a      	ldr	r3, [pc, #104]	; (8011f5c <HAL_GPIO_Init+0x330>)
 8011ef2:	68db      	ldr	r3, [r3, #12]
 8011ef4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8011ef6:	693b      	ldr	r3, [r7, #16]
 8011ef8:	43db      	mvns	r3, r3
 8011efa:	69ba      	ldr	r2, [r7, #24]
 8011efc:	4013      	ands	r3, r2
 8011efe:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8011f00:	683b      	ldr	r3, [r7, #0]
 8011f02:	685b      	ldr	r3, [r3, #4]
 8011f04:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8011f08:	2b00      	cmp	r3, #0
 8011f0a:	d003      	beq.n	8011f14 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8011f0c:	69ba      	ldr	r2, [r7, #24]
 8011f0e:	693b      	ldr	r3, [r7, #16]
 8011f10:	4313      	orrs	r3, r2
 8011f12:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8011f14:	4a11      	ldr	r2, [pc, #68]	; (8011f5c <HAL_GPIO_Init+0x330>)
 8011f16:	69bb      	ldr	r3, [r7, #24]
 8011f18:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8011f1a:	69fb      	ldr	r3, [r7, #28]
 8011f1c:	3301      	adds	r3, #1
 8011f1e:	61fb      	str	r3, [r7, #28]
 8011f20:	69fb      	ldr	r3, [r7, #28]
 8011f22:	2b0f      	cmp	r3, #15
 8011f24:	f67f ae90 	bls.w	8011c48 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8011f28:	bf00      	nop
 8011f2a:	3724      	adds	r7, #36	; 0x24
 8011f2c:	46bd      	mov	sp, r7
 8011f2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011f32:	4770      	bx	lr
 8011f34:	40023800 	.word	0x40023800
 8011f38:	40013800 	.word	0x40013800
 8011f3c:	40020000 	.word	0x40020000
 8011f40:	40020400 	.word	0x40020400
 8011f44:	40020800 	.word	0x40020800
 8011f48:	40020c00 	.word	0x40020c00
 8011f4c:	40021000 	.word	0x40021000
 8011f50:	40021400 	.word	0x40021400
 8011f54:	40021800 	.word	0x40021800
 8011f58:	40021c00 	.word	0x40021c00
 8011f5c:	40013c00 	.word	0x40013c00

08011f60 <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin specifies the port bit to be written.
  *          This parameter can be one of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 8011f60:	b480      	push	{r7}
 8011f62:	b087      	sub	sp, #28
 8011f64:	af00      	add	r7, sp, #0
 8011f66:	6078      	str	r0, [r7, #4]
 8011f68:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8011f6a:	2300      	movs	r3, #0
 8011f6c:	613b      	str	r3, [r7, #16]
  uint32_t iocurrent = 0x00U;
 8011f6e:	2300      	movs	r3, #0
 8011f70:	60fb      	str	r3, [r7, #12]
  uint32_t tmp = 0x00U;
 8011f72:	2300      	movs	r3, #0
 8011f74:	60bb      	str	r3, [r7, #8]

  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  
  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8011f76:	2300      	movs	r3, #0
 8011f78:	617b      	str	r3, [r7, #20]
 8011f7a:	e0ce      	b.n	801211a <HAL_GPIO_DeInit+0x1ba>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8011f7c:	2201      	movs	r2, #1
 8011f7e:	697b      	ldr	r3, [r7, #20]
 8011f80:	fa02 f303 	lsl.w	r3, r2, r3
 8011f84:	613b      	str	r3, [r7, #16]
    /* Get the current IO position */
    iocurrent = (GPIO_Pin) & ioposition;
 8011f86:	683a      	ldr	r2, [r7, #0]
 8011f88:	693b      	ldr	r3, [r7, #16]
 8011f8a:	4013      	ands	r3, r2
 8011f8c:	60fb      	str	r3, [r7, #12]

    if(iocurrent == ioposition)
 8011f8e:	68fa      	ldr	r2, [r7, #12]
 8011f90:	693b      	ldr	r3, [r7, #16]
 8011f92:	429a      	cmp	r2, r3
 8011f94:	f040 80be 	bne.w	8012114 <HAL_GPIO_DeInit+0x1b4>
    {
      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO Direction in Input Floating Mode */
      GPIOx->MODER &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8011f98:	687b      	ldr	r3, [r7, #4]
 8011f9a:	681a      	ldr	r2, [r3, #0]
 8011f9c:	697b      	ldr	r3, [r7, #20]
 8011f9e:	005b      	lsls	r3, r3, #1
 8011fa0:	2103      	movs	r1, #3
 8011fa2:	fa01 f303 	lsl.w	r3, r1, r3
 8011fa6:	43db      	mvns	r3, r3
 8011fa8:	401a      	ands	r2, r3
 8011faa:	687b      	ldr	r3, [r7, #4]
 8011fac:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3U] &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8011fae:	697b      	ldr	r3, [r7, #20]
 8011fb0:	08da      	lsrs	r2, r3, #3
 8011fb2:	697b      	ldr	r3, [r7, #20]
 8011fb4:	08d9      	lsrs	r1, r3, #3
 8011fb6:	687b      	ldr	r3, [r7, #4]
 8011fb8:	3108      	adds	r1, #8
 8011fba:	f853 1021 	ldr.w	r1, [r3, r1, lsl #2]
 8011fbe:	697b      	ldr	r3, [r7, #20]
 8011fc0:	f003 0307 	and.w	r3, r3, #7
 8011fc4:	009b      	lsls	r3, r3, #2
 8011fc6:	200f      	movs	r0, #15
 8011fc8:	fa00 f303 	lsl.w	r3, r0, r3
 8011fcc:	43db      	mvns	r3, r3
 8011fce:	4019      	ands	r1, r3
 8011fd0:	687b      	ldr	r3, [r7, #4]
 8011fd2:	3208      	adds	r2, #8
 8011fd4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8011fd8:	687b      	ldr	r3, [r7, #4]
 8011fda:	689a      	ldr	r2, [r3, #8]
 8011fdc:	697b      	ldr	r3, [r7, #20]
 8011fde:	005b      	lsls	r3, r3, #1
 8011fe0:	2103      	movs	r1, #3
 8011fe2:	fa01 f303 	lsl.w	r3, r1, r3
 8011fe6:	43db      	mvns	r3, r3
 8011fe8:	401a      	ands	r2, r3
 8011fea:	687b      	ldr	r3, [r7, #4]
 8011fec:	609a      	str	r2, [r3, #8]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT_0 << position) ;
 8011fee:	687b      	ldr	r3, [r7, #4]
 8011ff0:	685a      	ldr	r2, [r3, #4]
 8011ff2:	2101      	movs	r1, #1
 8011ff4:	697b      	ldr	r3, [r7, #20]
 8011ff6:	fa01 f303 	lsl.w	r3, r1, r3
 8011ffa:	43db      	mvns	r3, r3
 8011ffc:	401a      	ands	r2, r3
 8011ffe:	687b      	ldr	r3, [r7, #4]
 8012000:	605a      	str	r2, [r3, #4]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8012002:	687b      	ldr	r3, [r7, #4]
 8012004:	68da      	ldr	r2, [r3, #12]
 8012006:	697b      	ldr	r3, [r7, #20]
 8012008:	005b      	lsls	r3, r3, #1
 801200a:	2103      	movs	r1, #3
 801200c:	fa01 f303 	lsl.w	r3, r1, r3
 8012010:	43db      	mvns	r3, r3
 8012012:	401a      	ands	r2, r3
 8012014:	687b      	ldr	r3, [r7, #4]
 8012016:	60da      	str	r2, [r3, #12]

      /*------------------------- EXTI Mode Configuration --------------------*/
      tmp = SYSCFG->EXTICR[position >> 2U];
 8012018:	4a45      	ldr	r2, [pc, #276]	; (8012130 <HAL_GPIO_DeInit+0x1d0>)
 801201a:	697b      	ldr	r3, [r7, #20]
 801201c:	089b      	lsrs	r3, r3, #2
 801201e:	3302      	adds	r3, #2
 8012020:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8012024:	60bb      	str	r3, [r7, #8]
      tmp &= (0x0FU << (4U * (position & 0x03U)));
 8012026:	697b      	ldr	r3, [r7, #20]
 8012028:	f003 0303 	and.w	r3, r3, #3
 801202c:	009b      	lsls	r3, r3, #2
 801202e:	220f      	movs	r2, #15
 8012030:	fa02 f303 	lsl.w	r3, r2, r3
 8012034:	68ba      	ldr	r2, [r7, #8]
 8012036:	4013      	ands	r3, r2
 8012038:	60bb      	str	r3, [r7, #8]
      if(tmp == ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U))))
 801203a:	687b      	ldr	r3, [r7, #4]
 801203c:	4a3d      	ldr	r2, [pc, #244]	; (8012134 <HAL_GPIO_DeInit+0x1d4>)
 801203e:	4293      	cmp	r3, r2
 8012040:	d02b      	beq.n	801209a <HAL_GPIO_DeInit+0x13a>
 8012042:	687b      	ldr	r3, [r7, #4]
 8012044:	4a3c      	ldr	r2, [pc, #240]	; (8012138 <HAL_GPIO_DeInit+0x1d8>)
 8012046:	4293      	cmp	r3, r2
 8012048:	d025      	beq.n	8012096 <HAL_GPIO_DeInit+0x136>
 801204a:	687b      	ldr	r3, [r7, #4]
 801204c:	4a3b      	ldr	r2, [pc, #236]	; (801213c <HAL_GPIO_DeInit+0x1dc>)
 801204e:	4293      	cmp	r3, r2
 8012050:	d01f      	beq.n	8012092 <HAL_GPIO_DeInit+0x132>
 8012052:	687b      	ldr	r3, [r7, #4]
 8012054:	4a3a      	ldr	r2, [pc, #232]	; (8012140 <HAL_GPIO_DeInit+0x1e0>)
 8012056:	4293      	cmp	r3, r2
 8012058:	d019      	beq.n	801208e <HAL_GPIO_DeInit+0x12e>
 801205a:	687b      	ldr	r3, [r7, #4]
 801205c:	4a39      	ldr	r2, [pc, #228]	; (8012144 <HAL_GPIO_DeInit+0x1e4>)
 801205e:	4293      	cmp	r3, r2
 8012060:	d013      	beq.n	801208a <HAL_GPIO_DeInit+0x12a>
 8012062:	687b      	ldr	r3, [r7, #4]
 8012064:	4a38      	ldr	r2, [pc, #224]	; (8012148 <HAL_GPIO_DeInit+0x1e8>)
 8012066:	4293      	cmp	r3, r2
 8012068:	d00d      	beq.n	8012086 <HAL_GPIO_DeInit+0x126>
 801206a:	687b      	ldr	r3, [r7, #4]
 801206c:	4a37      	ldr	r2, [pc, #220]	; (801214c <HAL_GPIO_DeInit+0x1ec>)
 801206e:	4293      	cmp	r3, r2
 8012070:	d007      	beq.n	8012082 <HAL_GPIO_DeInit+0x122>
 8012072:	687b      	ldr	r3, [r7, #4]
 8012074:	4a36      	ldr	r2, [pc, #216]	; (8012150 <HAL_GPIO_DeInit+0x1f0>)
 8012076:	4293      	cmp	r3, r2
 8012078:	d101      	bne.n	801207e <HAL_GPIO_DeInit+0x11e>
 801207a:	2307      	movs	r3, #7
 801207c:	e00e      	b.n	801209c <HAL_GPIO_DeInit+0x13c>
 801207e:	2308      	movs	r3, #8
 8012080:	e00c      	b.n	801209c <HAL_GPIO_DeInit+0x13c>
 8012082:	2306      	movs	r3, #6
 8012084:	e00a      	b.n	801209c <HAL_GPIO_DeInit+0x13c>
 8012086:	2305      	movs	r3, #5
 8012088:	e008      	b.n	801209c <HAL_GPIO_DeInit+0x13c>
 801208a:	2304      	movs	r3, #4
 801208c:	e006      	b.n	801209c <HAL_GPIO_DeInit+0x13c>
 801208e:	2303      	movs	r3, #3
 8012090:	e004      	b.n	801209c <HAL_GPIO_DeInit+0x13c>
 8012092:	2302      	movs	r3, #2
 8012094:	e002      	b.n	801209c <HAL_GPIO_DeInit+0x13c>
 8012096:	2301      	movs	r3, #1
 8012098:	e000      	b.n	801209c <HAL_GPIO_DeInit+0x13c>
 801209a:	2300      	movs	r3, #0
 801209c:	697a      	ldr	r2, [r7, #20]
 801209e:	f002 0203 	and.w	r2, r2, #3
 80120a2:	0092      	lsls	r2, r2, #2
 80120a4:	fa03 f202 	lsl.w	r2, r3, r2
 80120a8:	68bb      	ldr	r3, [r7, #8]
 80120aa:	429a      	cmp	r2, r3
 80120ac:	d132      	bne.n	8012114 <HAL_GPIO_DeInit+0x1b4>
      {
        /* Configure the External Interrupt or event for the current IO */
        tmp = 0x0FU << (4U * (position & 0x03U));
 80120ae:	697b      	ldr	r3, [r7, #20]
 80120b0:	f003 0303 	and.w	r3, r3, #3
 80120b4:	009b      	lsls	r3, r3, #2
 80120b6:	220f      	movs	r2, #15
 80120b8:	fa02 f303 	lsl.w	r3, r2, r3
 80120bc:	60bb      	str	r3, [r7, #8]
        SYSCFG->EXTICR[position >> 2U] &= ~tmp;
 80120be:	481c      	ldr	r0, [pc, #112]	; (8012130 <HAL_GPIO_DeInit+0x1d0>)
 80120c0:	697b      	ldr	r3, [r7, #20]
 80120c2:	089b      	lsrs	r3, r3, #2
 80120c4:	491a      	ldr	r1, [pc, #104]	; (8012130 <HAL_GPIO_DeInit+0x1d0>)
 80120c6:	697a      	ldr	r2, [r7, #20]
 80120c8:	0892      	lsrs	r2, r2, #2
 80120ca:	3202      	adds	r2, #2
 80120cc:	f851 1022 	ldr.w	r1, [r1, r2, lsl #2]
 80120d0:	68ba      	ldr	r2, [r7, #8]
 80120d2:	43d2      	mvns	r2, r2
 80120d4:	400a      	ands	r2, r1
 80120d6:	3302      	adds	r3, #2
 80120d8:	f840 2023 	str.w	r2, [r0, r3, lsl #2]

        /* Clear EXTI line configuration */
        EXTI->IMR &= ~((uint32_t)iocurrent);
 80120dc:	491d      	ldr	r1, [pc, #116]	; (8012154 <HAL_GPIO_DeInit+0x1f4>)
 80120de:	4b1d      	ldr	r3, [pc, #116]	; (8012154 <HAL_GPIO_DeInit+0x1f4>)
 80120e0:	681a      	ldr	r2, [r3, #0]
 80120e2:	68fb      	ldr	r3, [r7, #12]
 80120e4:	43db      	mvns	r3, r3
 80120e6:	4013      	ands	r3, r2
 80120e8:	600b      	str	r3, [r1, #0]
        EXTI->EMR &= ~((uint32_t)iocurrent);
 80120ea:	491a      	ldr	r1, [pc, #104]	; (8012154 <HAL_GPIO_DeInit+0x1f4>)
 80120ec:	4b19      	ldr	r3, [pc, #100]	; (8012154 <HAL_GPIO_DeInit+0x1f4>)
 80120ee:	685a      	ldr	r2, [r3, #4]
 80120f0:	68fb      	ldr	r3, [r7, #12]
 80120f2:	43db      	mvns	r3, r3
 80120f4:	4013      	ands	r3, r2
 80120f6:	604b      	str	r3, [r1, #4]
        
        /* Clear Rising Falling edge configuration */
        EXTI->RTSR &= ~((uint32_t)iocurrent);
 80120f8:	4916      	ldr	r1, [pc, #88]	; (8012154 <HAL_GPIO_DeInit+0x1f4>)
 80120fa:	4b16      	ldr	r3, [pc, #88]	; (8012154 <HAL_GPIO_DeInit+0x1f4>)
 80120fc:	689a      	ldr	r2, [r3, #8]
 80120fe:	68fb      	ldr	r3, [r7, #12]
 8012100:	43db      	mvns	r3, r3
 8012102:	4013      	ands	r3, r2
 8012104:	608b      	str	r3, [r1, #8]
        EXTI->FTSR &= ~((uint32_t)iocurrent);
 8012106:	4913      	ldr	r1, [pc, #76]	; (8012154 <HAL_GPIO_DeInit+0x1f4>)
 8012108:	4b12      	ldr	r3, [pc, #72]	; (8012154 <HAL_GPIO_DeInit+0x1f4>)
 801210a:	68da      	ldr	r2, [r3, #12]
 801210c:	68fb      	ldr	r3, [r7, #12]
 801210e:	43db      	mvns	r3, r3
 8012110:	4013      	ands	r3, r2
 8012112:	60cb      	str	r3, [r1, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8012114:	697b      	ldr	r3, [r7, #20]
 8012116:	3301      	adds	r3, #1
 8012118:	617b      	str	r3, [r7, #20]
 801211a:	697b      	ldr	r3, [r7, #20]
 801211c:	2b0f      	cmp	r3, #15
 801211e:	f67f af2d 	bls.w	8011f7c <HAL_GPIO_DeInit+0x1c>
      }
    }
  }
}
 8012122:	bf00      	nop
 8012124:	371c      	adds	r7, #28
 8012126:	46bd      	mov	sp, r7
 8012128:	f85d 7b04 	ldr.w	r7, [sp], #4
 801212c:	4770      	bx	lr
 801212e:	bf00      	nop
 8012130:	40013800 	.word	0x40013800
 8012134:	40020000 	.word	0x40020000
 8012138:	40020400 	.word	0x40020400
 801213c:	40020800 	.word	0x40020800
 8012140:	40020c00 	.word	0x40020c00
 8012144:	40021000 	.word	0x40021000
 8012148:	40021400 	.word	0x40021400
 801214c:	40021800 	.word	0x40021800
 8012150:	40021c00 	.word	0x40021c00
 8012154:	40013c00 	.word	0x40013c00

08012158 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8012158:	b480      	push	{r7}
 801215a:	b083      	sub	sp, #12
 801215c:	af00      	add	r7, sp, #0
 801215e:	6078      	str	r0, [r7, #4]
 8012160:	460b      	mov	r3, r1
 8012162:	807b      	strh	r3, [r7, #2]
 8012164:	4613      	mov	r3, r2
 8012166:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8012168:	787b      	ldrb	r3, [r7, #1]
 801216a:	2b00      	cmp	r3, #0
 801216c:	d003      	beq.n	8012176 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 801216e:	887a      	ldrh	r2, [r7, #2]
 8012170:	687b      	ldr	r3, [r7, #4]
 8012172:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8012174:	e003      	b.n	801217e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8012176:	887b      	ldrh	r3, [r7, #2]
 8012178:	041a      	lsls	r2, r3, #16
 801217a:	687b      	ldr	r3, [r7, #4]
 801217c:	619a      	str	r2, [r3, #24]
}
 801217e:	bf00      	nop
 8012180:	370c      	adds	r7, #12
 8012182:	46bd      	mov	sp, r7
 8012184:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012188:	4770      	bx	lr

0801218a <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 801218a:	b480      	push	{r7}
 801218c:	b083      	sub	sp, #12
 801218e:	af00      	add	r7, sp, #0
 8012190:	6078      	str	r0, [r7, #4]
 8012192:	460b      	mov	r3, r1
 8012194:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  GPIOx->ODR ^= GPIO_Pin;
 8012196:	687b      	ldr	r3, [r7, #4]
 8012198:	695a      	ldr	r2, [r3, #20]
 801219a:	887b      	ldrh	r3, [r7, #2]
 801219c:	405a      	eors	r2, r3
 801219e:	687b      	ldr	r3, [r7, #4]
 80121a0:	615a      	str	r2, [r3, #20]
}
 80121a2:	bf00      	nop
 80121a4:	370c      	adds	r7, #12
 80121a6:	46bd      	mov	sp, r7
 80121a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80121ac:	4770      	bx	lr
	...

080121b0 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80121b0:	b580      	push	{r7, lr}
 80121b2:	b086      	sub	sp, #24
 80121b4:	af00      	add	r7, sp, #0
 80121b6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80121b8:	687b      	ldr	r3, [r7, #4]
 80121ba:	2b00      	cmp	r3, #0
 80121bc:	d101      	bne.n	80121c2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80121be:	2301      	movs	r3, #1
 80121c0:	e22d      	b.n	801261e <HAL_RCC_OscConfig+0x46e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80121c2:	687b      	ldr	r3, [r7, #4]
 80121c4:	681b      	ldr	r3, [r3, #0]
 80121c6:	f003 0301 	and.w	r3, r3, #1
 80121ca:	2b00      	cmp	r3, #0
 80121cc:	d075      	beq.n	80122ba <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80121ce:	4ba3      	ldr	r3, [pc, #652]	; (801245c <HAL_RCC_OscConfig+0x2ac>)
 80121d0:	689b      	ldr	r3, [r3, #8]
 80121d2:	f003 030c 	and.w	r3, r3, #12
 80121d6:	2b04      	cmp	r3, #4
 80121d8:	d00c      	beq.n	80121f4 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80121da:	4ba0      	ldr	r3, [pc, #640]	; (801245c <HAL_RCC_OscConfig+0x2ac>)
 80121dc:	689b      	ldr	r3, [r3, #8]
 80121de:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80121e2:	2b08      	cmp	r3, #8
 80121e4:	d112      	bne.n	801220c <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80121e6:	4b9d      	ldr	r3, [pc, #628]	; (801245c <HAL_RCC_OscConfig+0x2ac>)
 80121e8:	685b      	ldr	r3, [r3, #4]
 80121ea:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80121ee:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80121f2:	d10b      	bne.n	801220c <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80121f4:	4b99      	ldr	r3, [pc, #612]	; (801245c <HAL_RCC_OscConfig+0x2ac>)
 80121f6:	681b      	ldr	r3, [r3, #0]
 80121f8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80121fc:	2b00      	cmp	r3, #0
 80121fe:	d05b      	beq.n	80122b8 <HAL_RCC_OscConfig+0x108>
 8012200:	687b      	ldr	r3, [r7, #4]
 8012202:	685b      	ldr	r3, [r3, #4]
 8012204:	2b00      	cmp	r3, #0
 8012206:	d157      	bne.n	80122b8 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8012208:	2301      	movs	r3, #1
 801220a:	e208      	b.n	801261e <HAL_RCC_OscConfig+0x46e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 801220c:	687b      	ldr	r3, [r7, #4]
 801220e:	685b      	ldr	r3, [r3, #4]
 8012210:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8012214:	d106      	bne.n	8012224 <HAL_RCC_OscConfig+0x74>
 8012216:	4a91      	ldr	r2, [pc, #580]	; (801245c <HAL_RCC_OscConfig+0x2ac>)
 8012218:	4b90      	ldr	r3, [pc, #576]	; (801245c <HAL_RCC_OscConfig+0x2ac>)
 801221a:	681b      	ldr	r3, [r3, #0]
 801221c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8012220:	6013      	str	r3, [r2, #0]
 8012222:	e01d      	b.n	8012260 <HAL_RCC_OscConfig+0xb0>
 8012224:	687b      	ldr	r3, [r7, #4]
 8012226:	685b      	ldr	r3, [r3, #4]
 8012228:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 801222c:	d10c      	bne.n	8012248 <HAL_RCC_OscConfig+0x98>
 801222e:	4a8b      	ldr	r2, [pc, #556]	; (801245c <HAL_RCC_OscConfig+0x2ac>)
 8012230:	4b8a      	ldr	r3, [pc, #552]	; (801245c <HAL_RCC_OscConfig+0x2ac>)
 8012232:	681b      	ldr	r3, [r3, #0]
 8012234:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8012238:	6013      	str	r3, [r2, #0]
 801223a:	4a88      	ldr	r2, [pc, #544]	; (801245c <HAL_RCC_OscConfig+0x2ac>)
 801223c:	4b87      	ldr	r3, [pc, #540]	; (801245c <HAL_RCC_OscConfig+0x2ac>)
 801223e:	681b      	ldr	r3, [r3, #0]
 8012240:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8012244:	6013      	str	r3, [r2, #0]
 8012246:	e00b      	b.n	8012260 <HAL_RCC_OscConfig+0xb0>
 8012248:	4a84      	ldr	r2, [pc, #528]	; (801245c <HAL_RCC_OscConfig+0x2ac>)
 801224a:	4b84      	ldr	r3, [pc, #528]	; (801245c <HAL_RCC_OscConfig+0x2ac>)
 801224c:	681b      	ldr	r3, [r3, #0]
 801224e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8012252:	6013      	str	r3, [r2, #0]
 8012254:	4a81      	ldr	r2, [pc, #516]	; (801245c <HAL_RCC_OscConfig+0x2ac>)
 8012256:	4b81      	ldr	r3, [pc, #516]	; (801245c <HAL_RCC_OscConfig+0x2ac>)
 8012258:	681b      	ldr	r3, [r3, #0]
 801225a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 801225e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8012260:	687b      	ldr	r3, [r7, #4]
 8012262:	685b      	ldr	r3, [r3, #4]
 8012264:	2b00      	cmp	r3, #0
 8012266:	d013      	beq.n	8012290 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8012268:	f7fe f8ba 	bl	80103e0 <HAL_GetTick>
 801226c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 801226e:	e008      	b.n	8012282 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8012270:	f7fe f8b6 	bl	80103e0 <HAL_GetTick>
 8012274:	4602      	mov	r2, r0
 8012276:	693b      	ldr	r3, [r7, #16]
 8012278:	1ad3      	subs	r3, r2, r3
 801227a:	2b64      	cmp	r3, #100	; 0x64
 801227c:	d901      	bls.n	8012282 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 801227e:	2303      	movs	r3, #3
 8012280:	e1cd      	b.n	801261e <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8012282:	4b76      	ldr	r3, [pc, #472]	; (801245c <HAL_RCC_OscConfig+0x2ac>)
 8012284:	681b      	ldr	r3, [r3, #0]
 8012286:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 801228a:	2b00      	cmp	r3, #0
 801228c:	d0f0      	beq.n	8012270 <HAL_RCC_OscConfig+0xc0>
 801228e:	e014      	b.n	80122ba <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8012290:	f7fe f8a6 	bl	80103e0 <HAL_GetTick>
 8012294:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8012296:	e008      	b.n	80122aa <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8012298:	f7fe f8a2 	bl	80103e0 <HAL_GetTick>
 801229c:	4602      	mov	r2, r0
 801229e:	693b      	ldr	r3, [r7, #16]
 80122a0:	1ad3      	subs	r3, r2, r3
 80122a2:	2b64      	cmp	r3, #100	; 0x64
 80122a4:	d901      	bls.n	80122aa <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80122a6:	2303      	movs	r3, #3
 80122a8:	e1b9      	b.n	801261e <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80122aa:	4b6c      	ldr	r3, [pc, #432]	; (801245c <HAL_RCC_OscConfig+0x2ac>)
 80122ac:	681b      	ldr	r3, [r3, #0]
 80122ae:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80122b2:	2b00      	cmp	r3, #0
 80122b4:	d1f0      	bne.n	8012298 <HAL_RCC_OscConfig+0xe8>
 80122b6:	e000      	b.n	80122ba <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80122b8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80122ba:	687b      	ldr	r3, [r7, #4]
 80122bc:	681b      	ldr	r3, [r3, #0]
 80122be:	f003 0302 	and.w	r3, r3, #2
 80122c2:	2b00      	cmp	r3, #0
 80122c4:	d063      	beq.n	801238e <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80122c6:	4b65      	ldr	r3, [pc, #404]	; (801245c <HAL_RCC_OscConfig+0x2ac>)
 80122c8:	689b      	ldr	r3, [r3, #8]
 80122ca:	f003 030c 	and.w	r3, r3, #12
 80122ce:	2b00      	cmp	r3, #0
 80122d0:	d00b      	beq.n	80122ea <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80122d2:	4b62      	ldr	r3, [pc, #392]	; (801245c <HAL_RCC_OscConfig+0x2ac>)
 80122d4:	689b      	ldr	r3, [r3, #8]
 80122d6:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80122da:	2b08      	cmp	r3, #8
 80122dc:	d11c      	bne.n	8012318 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80122de:	4b5f      	ldr	r3, [pc, #380]	; (801245c <HAL_RCC_OscConfig+0x2ac>)
 80122e0:	685b      	ldr	r3, [r3, #4]
 80122e2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80122e6:	2b00      	cmp	r3, #0
 80122e8:	d116      	bne.n	8012318 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80122ea:	4b5c      	ldr	r3, [pc, #368]	; (801245c <HAL_RCC_OscConfig+0x2ac>)
 80122ec:	681b      	ldr	r3, [r3, #0]
 80122ee:	f003 0302 	and.w	r3, r3, #2
 80122f2:	2b00      	cmp	r3, #0
 80122f4:	d005      	beq.n	8012302 <HAL_RCC_OscConfig+0x152>
 80122f6:	687b      	ldr	r3, [r7, #4]
 80122f8:	68db      	ldr	r3, [r3, #12]
 80122fa:	2b01      	cmp	r3, #1
 80122fc:	d001      	beq.n	8012302 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80122fe:	2301      	movs	r3, #1
 8012300:	e18d      	b.n	801261e <HAL_RCC_OscConfig+0x46e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8012302:	4956      	ldr	r1, [pc, #344]	; (801245c <HAL_RCC_OscConfig+0x2ac>)
 8012304:	4b55      	ldr	r3, [pc, #340]	; (801245c <HAL_RCC_OscConfig+0x2ac>)
 8012306:	681b      	ldr	r3, [r3, #0]
 8012308:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 801230c:	687b      	ldr	r3, [r7, #4]
 801230e:	691b      	ldr	r3, [r3, #16]
 8012310:	00db      	lsls	r3, r3, #3
 8012312:	4313      	orrs	r3, r2
 8012314:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8012316:	e03a      	b.n	801238e <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8012318:	687b      	ldr	r3, [r7, #4]
 801231a:	68db      	ldr	r3, [r3, #12]
 801231c:	2b00      	cmp	r3, #0
 801231e:	d020      	beq.n	8012362 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8012320:	4b4f      	ldr	r3, [pc, #316]	; (8012460 <HAL_RCC_OscConfig+0x2b0>)
 8012322:	2201      	movs	r2, #1
 8012324:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8012326:	f7fe f85b 	bl	80103e0 <HAL_GetTick>
 801232a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 801232c:	e008      	b.n	8012340 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 801232e:	f7fe f857 	bl	80103e0 <HAL_GetTick>
 8012332:	4602      	mov	r2, r0
 8012334:	693b      	ldr	r3, [r7, #16]
 8012336:	1ad3      	subs	r3, r2, r3
 8012338:	2b02      	cmp	r3, #2
 801233a:	d901      	bls.n	8012340 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 801233c:	2303      	movs	r3, #3
 801233e:	e16e      	b.n	801261e <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8012340:	4b46      	ldr	r3, [pc, #280]	; (801245c <HAL_RCC_OscConfig+0x2ac>)
 8012342:	681b      	ldr	r3, [r3, #0]
 8012344:	f003 0302 	and.w	r3, r3, #2
 8012348:	2b00      	cmp	r3, #0
 801234a:	d0f0      	beq.n	801232e <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 801234c:	4943      	ldr	r1, [pc, #268]	; (801245c <HAL_RCC_OscConfig+0x2ac>)
 801234e:	4b43      	ldr	r3, [pc, #268]	; (801245c <HAL_RCC_OscConfig+0x2ac>)
 8012350:	681b      	ldr	r3, [r3, #0]
 8012352:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8012356:	687b      	ldr	r3, [r7, #4]
 8012358:	691b      	ldr	r3, [r3, #16]
 801235a:	00db      	lsls	r3, r3, #3
 801235c:	4313      	orrs	r3, r2
 801235e:	600b      	str	r3, [r1, #0]
 8012360:	e015      	b.n	801238e <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8012362:	4b3f      	ldr	r3, [pc, #252]	; (8012460 <HAL_RCC_OscConfig+0x2b0>)
 8012364:	2200      	movs	r2, #0
 8012366:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8012368:	f7fe f83a 	bl	80103e0 <HAL_GetTick>
 801236c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 801236e:	e008      	b.n	8012382 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8012370:	f7fe f836 	bl	80103e0 <HAL_GetTick>
 8012374:	4602      	mov	r2, r0
 8012376:	693b      	ldr	r3, [r7, #16]
 8012378:	1ad3      	subs	r3, r2, r3
 801237a:	2b02      	cmp	r3, #2
 801237c:	d901      	bls.n	8012382 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 801237e:	2303      	movs	r3, #3
 8012380:	e14d      	b.n	801261e <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8012382:	4b36      	ldr	r3, [pc, #216]	; (801245c <HAL_RCC_OscConfig+0x2ac>)
 8012384:	681b      	ldr	r3, [r3, #0]
 8012386:	f003 0302 	and.w	r3, r3, #2
 801238a:	2b00      	cmp	r3, #0
 801238c:	d1f0      	bne.n	8012370 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 801238e:	687b      	ldr	r3, [r7, #4]
 8012390:	681b      	ldr	r3, [r3, #0]
 8012392:	f003 0308 	and.w	r3, r3, #8
 8012396:	2b00      	cmp	r3, #0
 8012398:	d030      	beq.n	80123fc <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 801239a:	687b      	ldr	r3, [r7, #4]
 801239c:	695b      	ldr	r3, [r3, #20]
 801239e:	2b00      	cmp	r3, #0
 80123a0:	d016      	beq.n	80123d0 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80123a2:	4b30      	ldr	r3, [pc, #192]	; (8012464 <HAL_RCC_OscConfig+0x2b4>)
 80123a4:	2201      	movs	r2, #1
 80123a6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80123a8:	f7fe f81a 	bl	80103e0 <HAL_GetTick>
 80123ac:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80123ae:	e008      	b.n	80123c2 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80123b0:	f7fe f816 	bl	80103e0 <HAL_GetTick>
 80123b4:	4602      	mov	r2, r0
 80123b6:	693b      	ldr	r3, [r7, #16]
 80123b8:	1ad3      	subs	r3, r2, r3
 80123ba:	2b02      	cmp	r3, #2
 80123bc:	d901      	bls.n	80123c2 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 80123be:	2303      	movs	r3, #3
 80123c0:	e12d      	b.n	801261e <HAL_RCC_OscConfig+0x46e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80123c2:	4b26      	ldr	r3, [pc, #152]	; (801245c <HAL_RCC_OscConfig+0x2ac>)
 80123c4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80123c6:	f003 0302 	and.w	r3, r3, #2
 80123ca:	2b00      	cmp	r3, #0
 80123cc:	d0f0      	beq.n	80123b0 <HAL_RCC_OscConfig+0x200>
 80123ce:	e015      	b.n	80123fc <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80123d0:	4b24      	ldr	r3, [pc, #144]	; (8012464 <HAL_RCC_OscConfig+0x2b4>)
 80123d2:	2200      	movs	r2, #0
 80123d4:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80123d6:	f7fe f803 	bl	80103e0 <HAL_GetTick>
 80123da:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80123dc:	e008      	b.n	80123f0 <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80123de:	f7fd ffff 	bl	80103e0 <HAL_GetTick>
 80123e2:	4602      	mov	r2, r0
 80123e4:	693b      	ldr	r3, [r7, #16]
 80123e6:	1ad3      	subs	r3, r2, r3
 80123e8:	2b02      	cmp	r3, #2
 80123ea:	d901      	bls.n	80123f0 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 80123ec:	2303      	movs	r3, #3
 80123ee:	e116      	b.n	801261e <HAL_RCC_OscConfig+0x46e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80123f0:	4b1a      	ldr	r3, [pc, #104]	; (801245c <HAL_RCC_OscConfig+0x2ac>)
 80123f2:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80123f4:	f003 0302 	and.w	r3, r3, #2
 80123f8:	2b00      	cmp	r3, #0
 80123fa:	d1f0      	bne.n	80123de <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80123fc:	687b      	ldr	r3, [r7, #4]
 80123fe:	681b      	ldr	r3, [r3, #0]
 8012400:	f003 0304 	and.w	r3, r3, #4
 8012404:	2b00      	cmp	r3, #0
 8012406:	f000 80a0 	beq.w	801254a <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 801240a:	2300      	movs	r3, #0
 801240c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 801240e:	4b13      	ldr	r3, [pc, #76]	; (801245c <HAL_RCC_OscConfig+0x2ac>)
 8012410:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8012412:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8012416:	2b00      	cmp	r3, #0
 8012418:	d10f      	bne.n	801243a <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 801241a:	2300      	movs	r3, #0
 801241c:	60fb      	str	r3, [r7, #12]
 801241e:	4a0f      	ldr	r2, [pc, #60]	; (801245c <HAL_RCC_OscConfig+0x2ac>)
 8012420:	4b0e      	ldr	r3, [pc, #56]	; (801245c <HAL_RCC_OscConfig+0x2ac>)
 8012422:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8012424:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8012428:	6413      	str	r3, [r2, #64]	; 0x40
 801242a:	4b0c      	ldr	r3, [pc, #48]	; (801245c <HAL_RCC_OscConfig+0x2ac>)
 801242c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 801242e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8012432:	60fb      	str	r3, [r7, #12]
 8012434:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8012436:	2301      	movs	r3, #1
 8012438:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 801243a:	4b0b      	ldr	r3, [pc, #44]	; (8012468 <HAL_RCC_OscConfig+0x2b8>)
 801243c:	681b      	ldr	r3, [r3, #0]
 801243e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8012442:	2b00      	cmp	r3, #0
 8012444:	d121      	bne.n	801248a <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8012446:	4a08      	ldr	r2, [pc, #32]	; (8012468 <HAL_RCC_OscConfig+0x2b8>)
 8012448:	4b07      	ldr	r3, [pc, #28]	; (8012468 <HAL_RCC_OscConfig+0x2b8>)
 801244a:	681b      	ldr	r3, [r3, #0]
 801244c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8012450:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8012452:	f7fd ffc5 	bl	80103e0 <HAL_GetTick>
 8012456:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8012458:	e011      	b.n	801247e <HAL_RCC_OscConfig+0x2ce>
 801245a:	bf00      	nop
 801245c:	40023800 	.word	0x40023800
 8012460:	42470000 	.word	0x42470000
 8012464:	42470e80 	.word	0x42470e80
 8012468:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 801246c:	f7fd ffb8 	bl	80103e0 <HAL_GetTick>
 8012470:	4602      	mov	r2, r0
 8012472:	693b      	ldr	r3, [r7, #16]
 8012474:	1ad3      	subs	r3, r2, r3
 8012476:	2b02      	cmp	r3, #2
 8012478:	d901      	bls.n	801247e <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 801247a:	2303      	movs	r3, #3
 801247c:	e0cf      	b.n	801261e <HAL_RCC_OscConfig+0x46e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 801247e:	4b6a      	ldr	r3, [pc, #424]	; (8012628 <HAL_RCC_OscConfig+0x478>)
 8012480:	681b      	ldr	r3, [r3, #0]
 8012482:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8012486:	2b00      	cmp	r3, #0
 8012488:	d0f0      	beq.n	801246c <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 801248a:	687b      	ldr	r3, [r7, #4]
 801248c:	689b      	ldr	r3, [r3, #8]
 801248e:	2b01      	cmp	r3, #1
 8012490:	d106      	bne.n	80124a0 <HAL_RCC_OscConfig+0x2f0>
 8012492:	4a66      	ldr	r2, [pc, #408]	; (801262c <HAL_RCC_OscConfig+0x47c>)
 8012494:	4b65      	ldr	r3, [pc, #404]	; (801262c <HAL_RCC_OscConfig+0x47c>)
 8012496:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8012498:	f043 0301 	orr.w	r3, r3, #1
 801249c:	6713      	str	r3, [r2, #112]	; 0x70
 801249e:	e01c      	b.n	80124da <HAL_RCC_OscConfig+0x32a>
 80124a0:	687b      	ldr	r3, [r7, #4]
 80124a2:	689b      	ldr	r3, [r3, #8]
 80124a4:	2b05      	cmp	r3, #5
 80124a6:	d10c      	bne.n	80124c2 <HAL_RCC_OscConfig+0x312>
 80124a8:	4a60      	ldr	r2, [pc, #384]	; (801262c <HAL_RCC_OscConfig+0x47c>)
 80124aa:	4b60      	ldr	r3, [pc, #384]	; (801262c <HAL_RCC_OscConfig+0x47c>)
 80124ac:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80124ae:	f043 0304 	orr.w	r3, r3, #4
 80124b2:	6713      	str	r3, [r2, #112]	; 0x70
 80124b4:	4a5d      	ldr	r2, [pc, #372]	; (801262c <HAL_RCC_OscConfig+0x47c>)
 80124b6:	4b5d      	ldr	r3, [pc, #372]	; (801262c <HAL_RCC_OscConfig+0x47c>)
 80124b8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80124ba:	f043 0301 	orr.w	r3, r3, #1
 80124be:	6713      	str	r3, [r2, #112]	; 0x70
 80124c0:	e00b      	b.n	80124da <HAL_RCC_OscConfig+0x32a>
 80124c2:	4a5a      	ldr	r2, [pc, #360]	; (801262c <HAL_RCC_OscConfig+0x47c>)
 80124c4:	4b59      	ldr	r3, [pc, #356]	; (801262c <HAL_RCC_OscConfig+0x47c>)
 80124c6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80124c8:	f023 0301 	bic.w	r3, r3, #1
 80124cc:	6713      	str	r3, [r2, #112]	; 0x70
 80124ce:	4a57      	ldr	r2, [pc, #348]	; (801262c <HAL_RCC_OscConfig+0x47c>)
 80124d0:	4b56      	ldr	r3, [pc, #344]	; (801262c <HAL_RCC_OscConfig+0x47c>)
 80124d2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80124d4:	f023 0304 	bic.w	r3, r3, #4
 80124d8:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80124da:	687b      	ldr	r3, [r7, #4]
 80124dc:	689b      	ldr	r3, [r3, #8]
 80124de:	2b00      	cmp	r3, #0
 80124e0:	d015      	beq.n	801250e <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80124e2:	f7fd ff7d 	bl	80103e0 <HAL_GetTick>
 80124e6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80124e8:	e00a      	b.n	8012500 <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80124ea:	f7fd ff79 	bl	80103e0 <HAL_GetTick>
 80124ee:	4602      	mov	r2, r0
 80124f0:	693b      	ldr	r3, [r7, #16]
 80124f2:	1ad3      	subs	r3, r2, r3
 80124f4:	f241 3288 	movw	r2, #5000	; 0x1388
 80124f8:	4293      	cmp	r3, r2
 80124fa:	d901      	bls.n	8012500 <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 80124fc:	2303      	movs	r3, #3
 80124fe:	e08e      	b.n	801261e <HAL_RCC_OscConfig+0x46e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8012500:	4b4a      	ldr	r3, [pc, #296]	; (801262c <HAL_RCC_OscConfig+0x47c>)
 8012502:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8012504:	f003 0302 	and.w	r3, r3, #2
 8012508:	2b00      	cmp	r3, #0
 801250a:	d0ee      	beq.n	80124ea <HAL_RCC_OscConfig+0x33a>
 801250c:	e014      	b.n	8012538 <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 801250e:	f7fd ff67 	bl	80103e0 <HAL_GetTick>
 8012512:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8012514:	e00a      	b.n	801252c <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8012516:	f7fd ff63 	bl	80103e0 <HAL_GetTick>
 801251a:	4602      	mov	r2, r0
 801251c:	693b      	ldr	r3, [r7, #16]
 801251e:	1ad3      	subs	r3, r2, r3
 8012520:	f241 3288 	movw	r2, #5000	; 0x1388
 8012524:	4293      	cmp	r3, r2
 8012526:	d901      	bls.n	801252c <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 8012528:	2303      	movs	r3, #3
 801252a:	e078      	b.n	801261e <HAL_RCC_OscConfig+0x46e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 801252c:	4b3f      	ldr	r3, [pc, #252]	; (801262c <HAL_RCC_OscConfig+0x47c>)
 801252e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8012530:	f003 0302 	and.w	r3, r3, #2
 8012534:	2b00      	cmp	r3, #0
 8012536:	d1ee      	bne.n	8012516 <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8012538:	7dfb      	ldrb	r3, [r7, #23]
 801253a:	2b01      	cmp	r3, #1
 801253c:	d105      	bne.n	801254a <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 801253e:	4a3b      	ldr	r2, [pc, #236]	; (801262c <HAL_RCC_OscConfig+0x47c>)
 8012540:	4b3a      	ldr	r3, [pc, #232]	; (801262c <HAL_RCC_OscConfig+0x47c>)
 8012542:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8012544:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8012548:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 801254a:	687b      	ldr	r3, [r7, #4]
 801254c:	699b      	ldr	r3, [r3, #24]
 801254e:	2b00      	cmp	r3, #0
 8012550:	d064      	beq.n	801261c <HAL_RCC_OscConfig+0x46c>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8012552:	4b36      	ldr	r3, [pc, #216]	; (801262c <HAL_RCC_OscConfig+0x47c>)
 8012554:	689b      	ldr	r3, [r3, #8]
 8012556:	f003 030c 	and.w	r3, r3, #12
 801255a:	2b08      	cmp	r3, #8
 801255c:	d05c      	beq.n	8012618 <HAL_RCC_OscConfig+0x468>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 801255e:	687b      	ldr	r3, [r7, #4]
 8012560:	699b      	ldr	r3, [r3, #24]
 8012562:	2b02      	cmp	r3, #2
 8012564:	d141      	bne.n	80125ea <HAL_RCC_OscConfig+0x43a>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8012566:	4b32      	ldr	r3, [pc, #200]	; (8012630 <HAL_RCC_OscConfig+0x480>)
 8012568:	2200      	movs	r2, #0
 801256a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 801256c:	f7fd ff38 	bl	80103e0 <HAL_GetTick>
 8012570:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8012572:	e008      	b.n	8012586 <HAL_RCC_OscConfig+0x3d6>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8012574:	f7fd ff34 	bl	80103e0 <HAL_GetTick>
 8012578:	4602      	mov	r2, r0
 801257a:	693b      	ldr	r3, [r7, #16]
 801257c:	1ad3      	subs	r3, r2, r3
 801257e:	2b02      	cmp	r3, #2
 8012580:	d901      	bls.n	8012586 <HAL_RCC_OscConfig+0x3d6>
          {
            return HAL_TIMEOUT;
 8012582:	2303      	movs	r3, #3
 8012584:	e04b      	b.n	801261e <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8012586:	4b29      	ldr	r3, [pc, #164]	; (801262c <HAL_RCC_OscConfig+0x47c>)
 8012588:	681b      	ldr	r3, [r3, #0]
 801258a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 801258e:	2b00      	cmp	r3, #0
 8012590:	d1f0      	bne.n	8012574 <HAL_RCC_OscConfig+0x3c4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8012592:	4926      	ldr	r1, [pc, #152]	; (801262c <HAL_RCC_OscConfig+0x47c>)
 8012594:	687b      	ldr	r3, [r7, #4]
 8012596:	69da      	ldr	r2, [r3, #28]
 8012598:	687b      	ldr	r3, [r7, #4]
 801259a:	6a1b      	ldr	r3, [r3, #32]
 801259c:	431a      	orrs	r2, r3
 801259e:	687b      	ldr	r3, [r7, #4]
 80125a0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80125a2:	019b      	lsls	r3, r3, #6
 80125a4:	431a      	orrs	r2, r3
 80125a6:	687b      	ldr	r3, [r7, #4]
 80125a8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80125aa:	085b      	lsrs	r3, r3, #1
 80125ac:	3b01      	subs	r3, #1
 80125ae:	041b      	lsls	r3, r3, #16
 80125b0:	431a      	orrs	r2, r3
 80125b2:	687b      	ldr	r3, [r7, #4]
 80125b4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80125b6:	061b      	lsls	r3, r3, #24
 80125b8:	4313      	orrs	r3, r2
 80125ba:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80125bc:	4b1c      	ldr	r3, [pc, #112]	; (8012630 <HAL_RCC_OscConfig+0x480>)
 80125be:	2201      	movs	r2, #1
 80125c0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80125c2:	f7fd ff0d 	bl	80103e0 <HAL_GetTick>
 80125c6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80125c8:	e008      	b.n	80125dc <HAL_RCC_OscConfig+0x42c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80125ca:	f7fd ff09 	bl	80103e0 <HAL_GetTick>
 80125ce:	4602      	mov	r2, r0
 80125d0:	693b      	ldr	r3, [r7, #16]
 80125d2:	1ad3      	subs	r3, r2, r3
 80125d4:	2b02      	cmp	r3, #2
 80125d6:	d901      	bls.n	80125dc <HAL_RCC_OscConfig+0x42c>
          {
            return HAL_TIMEOUT;
 80125d8:	2303      	movs	r3, #3
 80125da:	e020      	b.n	801261e <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80125dc:	4b13      	ldr	r3, [pc, #76]	; (801262c <HAL_RCC_OscConfig+0x47c>)
 80125de:	681b      	ldr	r3, [r3, #0]
 80125e0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80125e4:	2b00      	cmp	r3, #0
 80125e6:	d0f0      	beq.n	80125ca <HAL_RCC_OscConfig+0x41a>
 80125e8:	e018      	b.n	801261c <HAL_RCC_OscConfig+0x46c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80125ea:	4b11      	ldr	r3, [pc, #68]	; (8012630 <HAL_RCC_OscConfig+0x480>)
 80125ec:	2200      	movs	r2, #0
 80125ee:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80125f0:	f7fd fef6 	bl	80103e0 <HAL_GetTick>
 80125f4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80125f6:	e008      	b.n	801260a <HAL_RCC_OscConfig+0x45a>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80125f8:	f7fd fef2 	bl	80103e0 <HAL_GetTick>
 80125fc:	4602      	mov	r2, r0
 80125fe:	693b      	ldr	r3, [r7, #16]
 8012600:	1ad3      	subs	r3, r2, r3
 8012602:	2b02      	cmp	r3, #2
 8012604:	d901      	bls.n	801260a <HAL_RCC_OscConfig+0x45a>
          {
            return HAL_TIMEOUT;
 8012606:	2303      	movs	r3, #3
 8012608:	e009      	b.n	801261e <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 801260a:	4b08      	ldr	r3, [pc, #32]	; (801262c <HAL_RCC_OscConfig+0x47c>)
 801260c:	681b      	ldr	r3, [r3, #0]
 801260e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8012612:	2b00      	cmp	r3, #0
 8012614:	d1f0      	bne.n	80125f8 <HAL_RCC_OscConfig+0x448>
 8012616:	e001      	b.n	801261c <HAL_RCC_OscConfig+0x46c>
        }
      }
    }
    else
    {
      return HAL_ERROR;
 8012618:	2301      	movs	r3, #1
 801261a:	e000      	b.n	801261e <HAL_RCC_OscConfig+0x46e>
    }
  }
  return HAL_OK;
 801261c:	2300      	movs	r3, #0
}
 801261e:	4618      	mov	r0, r3
 8012620:	3718      	adds	r7, #24
 8012622:	46bd      	mov	sp, r7
 8012624:	bd80      	pop	{r7, pc}
 8012626:	bf00      	nop
 8012628:	40007000 	.word	0x40007000
 801262c:	40023800 	.word	0x40023800
 8012630:	42470060 	.word	0x42470060

08012634 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8012634:	b580      	push	{r7, lr}
 8012636:	b084      	sub	sp, #16
 8012638:	af00      	add	r7, sp, #0
 801263a:	6078      	str	r0, [r7, #4]
 801263c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 801263e:	687b      	ldr	r3, [r7, #4]
 8012640:	2b00      	cmp	r3, #0
 8012642:	d101      	bne.n	8012648 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8012644:	2301      	movs	r3, #1
 8012646:	e0ca      	b.n	80127de <HAL_RCC_ClockConfig+0x1aa>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8012648:	4b67      	ldr	r3, [pc, #412]	; (80127e8 <HAL_RCC_ClockConfig+0x1b4>)
 801264a:	681b      	ldr	r3, [r3, #0]
 801264c:	f003 020f 	and.w	r2, r3, #15
 8012650:	683b      	ldr	r3, [r7, #0]
 8012652:	429a      	cmp	r2, r3
 8012654:	d20c      	bcs.n	8012670 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8012656:	4b64      	ldr	r3, [pc, #400]	; (80127e8 <HAL_RCC_ClockConfig+0x1b4>)
 8012658:	683a      	ldr	r2, [r7, #0]
 801265a:	b2d2      	uxtb	r2, r2
 801265c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 801265e:	4b62      	ldr	r3, [pc, #392]	; (80127e8 <HAL_RCC_ClockConfig+0x1b4>)
 8012660:	681b      	ldr	r3, [r3, #0]
 8012662:	f003 020f 	and.w	r2, r3, #15
 8012666:	683b      	ldr	r3, [r7, #0]
 8012668:	429a      	cmp	r2, r3
 801266a:	d001      	beq.n	8012670 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 801266c:	2301      	movs	r3, #1
 801266e:	e0b6      	b.n	80127de <HAL_RCC_ClockConfig+0x1aa>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8012670:	687b      	ldr	r3, [r7, #4]
 8012672:	681b      	ldr	r3, [r3, #0]
 8012674:	f003 0302 	and.w	r3, r3, #2
 8012678:	2b00      	cmp	r3, #0
 801267a:	d020      	beq.n	80126be <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 801267c:	687b      	ldr	r3, [r7, #4]
 801267e:	681b      	ldr	r3, [r3, #0]
 8012680:	f003 0304 	and.w	r3, r3, #4
 8012684:	2b00      	cmp	r3, #0
 8012686:	d005      	beq.n	8012694 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8012688:	4a58      	ldr	r2, [pc, #352]	; (80127ec <HAL_RCC_ClockConfig+0x1b8>)
 801268a:	4b58      	ldr	r3, [pc, #352]	; (80127ec <HAL_RCC_ClockConfig+0x1b8>)
 801268c:	689b      	ldr	r3, [r3, #8]
 801268e:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8012692:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8012694:	687b      	ldr	r3, [r7, #4]
 8012696:	681b      	ldr	r3, [r3, #0]
 8012698:	f003 0308 	and.w	r3, r3, #8
 801269c:	2b00      	cmp	r3, #0
 801269e:	d005      	beq.n	80126ac <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80126a0:	4a52      	ldr	r2, [pc, #328]	; (80127ec <HAL_RCC_ClockConfig+0x1b8>)
 80126a2:	4b52      	ldr	r3, [pc, #328]	; (80127ec <HAL_RCC_ClockConfig+0x1b8>)
 80126a4:	689b      	ldr	r3, [r3, #8]
 80126a6:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 80126aa:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80126ac:	494f      	ldr	r1, [pc, #316]	; (80127ec <HAL_RCC_ClockConfig+0x1b8>)
 80126ae:	4b4f      	ldr	r3, [pc, #316]	; (80127ec <HAL_RCC_ClockConfig+0x1b8>)
 80126b0:	689b      	ldr	r3, [r3, #8]
 80126b2:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80126b6:	687b      	ldr	r3, [r7, #4]
 80126b8:	689b      	ldr	r3, [r3, #8]
 80126ba:	4313      	orrs	r3, r2
 80126bc:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80126be:	687b      	ldr	r3, [r7, #4]
 80126c0:	681b      	ldr	r3, [r3, #0]
 80126c2:	f003 0301 	and.w	r3, r3, #1
 80126c6:	2b00      	cmp	r3, #0
 80126c8:	d044      	beq.n	8012754 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80126ca:	687b      	ldr	r3, [r7, #4]
 80126cc:	685b      	ldr	r3, [r3, #4]
 80126ce:	2b01      	cmp	r3, #1
 80126d0:	d107      	bne.n	80126e2 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80126d2:	4b46      	ldr	r3, [pc, #280]	; (80127ec <HAL_RCC_ClockConfig+0x1b8>)
 80126d4:	681b      	ldr	r3, [r3, #0]
 80126d6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80126da:	2b00      	cmp	r3, #0
 80126dc:	d119      	bne.n	8012712 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80126de:	2301      	movs	r3, #1
 80126e0:	e07d      	b.n	80127de <HAL_RCC_ClockConfig+0x1aa>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80126e2:	687b      	ldr	r3, [r7, #4]
 80126e4:	685b      	ldr	r3, [r3, #4]
 80126e6:	2b02      	cmp	r3, #2
 80126e8:	d003      	beq.n	80126f2 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80126ea:	687b      	ldr	r3, [r7, #4]
 80126ec:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80126ee:	2b03      	cmp	r3, #3
 80126f0:	d107      	bne.n	8012702 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80126f2:	4b3e      	ldr	r3, [pc, #248]	; (80127ec <HAL_RCC_ClockConfig+0x1b8>)
 80126f4:	681b      	ldr	r3, [r3, #0]
 80126f6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80126fa:	2b00      	cmp	r3, #0
 80126fc:	d109      	bne.n	8012712 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80126fe:	2301      	movs	r3, #1
 8012700:	e06d      	b.n	80127de <HAL_RCC_ClockConfig+0x1aa>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8012702:	4b3a      	ldr	r3, [pc, #232]	; (80127ec <HAL_RCC_ClockConfig+0x1b8>)
 8012704:	681b      	ldr	r3, [r3, #0]
 8012706:	f003 0302 	and.w	r3, r3, #2
 801270a:	2b00      	cmp	r3, #0
 801270c:	d101      	bne.n	8012712 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 801270e:	2301      	movs	r3, #1
 8012710:	e065      	b.n	80127de <HAL_RCC_ClockConfig+0x1aa>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8012712:	4936      	ldr	r1, [pc, #216]	; (80127ec <HAL_RCC_ClockConfig+0x1b8>)
 8012714:	4b35      	ldr	r3, [pc, #212]	; (80127ec <HAL_RCC_ClockConfig+0x1b8>)
 8012716:	689b      	ldr	r3, [r3, #8]
 8012718:	f023 0203 	bic.w	r2, r3, #3
 801271c:	687b      	ldr	r3, [r7, #4]
 801271e:	685b      	ldr	r3, [r3, #4]
 8012720:	4313      	orrs	r3, r2
 8012722:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8012724:	f7fd fe5c 	bl	80103e0 <HAL_GetTick>
 8012728:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 801272a:	e00a      	b.n	8012742 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 801272c:	f7fd fe58 	bl	80103e0 <HAL_GetTick>
 8012730:	4602      	mov	r2, r0
 8012732:	68fb      	ldr	r3, [r7, #12]
 8012734:	1ad3      	subs	r3, r2, r3
 8012736:	f241 3288 	movw	r2, #5000	; 0x1388
 801273a:	4293      	cmp	r3, r2
 801273c:	d901      	bls.n	8012742 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 801273e:	2303      	movs	r3, #3
 8012740:	e04d      	b.n	80127de <HAL_RCC_ClockConfig+0x1aa>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8012742:	4b2a      	ldr	r3, [pc, #168]	; (80127ec <HAL_RCC_ClockConfig+0x1b8>)
 8012744:	689b      	ldr	r3, [r3, #8]
 8012746:	f003 020c 	and.w	r2, r3, #12
 801274a:	687b      	ldr	r3, [r7, #4]
 801274c:	685b      	ldr	r3, [r3, #4]
 801274e:	009b      	lsls	r3, r3, #2
 8012750:	429a      	cmp	r2, r3
 8012752:	d1eb      	bne.n	801272c <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8012754:	4b24      	ldr	r3, [pc, #144]	; (80127e8 <HAL_RCC_ClockConfig+0x1b4>)
 8012756:	681b      	ldr	r3, [r3, #0]
 8012758:	f003 020f 	and.w	r2, r3, #15
 801275c:	683b      	ldr	r3, [r7, #0]
 801275e:	429a      	cmp	r2, r3
 8012760:	d90c      	bls.n	801277c <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8012762:	4b21      	ldr	r3, [pc, #132]	; (80127e8 <HAL_RCC_ClockConfig+0x1b4>)
 8012764:	683a      	ldr	r2, [r7, #0]
 8012766:	b2d2      	uxtb	r2, r2
 8012768:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 801276a:	4b1f      	ldr	r3, [pc, #124]	; (80127e8 <HAL_RCC_ClockConfig+0x1b4>)
 801276c:	681b      	ldr	r3, [r3, #0]
 801276e:	f003 020f 	and.w	r2, r3, #15
 8012772:	683b      	ldr	r3, [r7, #0]
 8012774:	429a      	cmp	r2, r3
 8012776:	d001      	beq.n	801277c <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8012778:	2301      	movs	r3, #1
 801277a:	e030      	b.n	80127de <HAL_RCC_ClockConfig+0x1aa>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 801277c:	687b      	ldr	r3, [r7, #4]
 801277e:	681b      	ldr	r3, [r3, #0]
 8012780:	f003 0304 	and.w	r3, r3, #4
 8012784:	2b00      	cmp	r3, #0
 8012786:	d008      	beq.n	801279a <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8012788:	4918      	ldr	r1, [pc, #96]	; (80127ec <HAL_RCC_ClockConfig+0x1b8>)
 801278a:	4b18      	ldr	r3, [pc, #96]	; (80127ec <HAL_RCC_ClockConfig+0x1b8>)
 801278c:	689b      	ldr	r3, [r3, #8]
 801278e:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8012792:	687b      	ldr	r3, [r7, #4]
 8012794:	68db      	ldr	r3, [r3, #12]
 8012796:	4313      	orrs	r3, r2
 8012798:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 801279a:	687b      	ldr	r3, [r7, #4]
 801279c:	681b      	ldr	r3, [r3, #0]
 801279e:	f003 0308 	and.w	r3, r3, #8
 80127a2:	2b00      	cmp	r3, #0
 80127a4:	d009      	beq.n	80127ba <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80127a6:	4911      	ldr	r1, [pc, #68]	; (80127ec <HAL_RCC_ClockConfig+0x1b8>)
 80127a8:	4b10      	ldr	r3, [pc, #64]	; (80127ec <HAL_RCC_ClockConfig+0x1b8>)
 80127aa:	689b      	ldr	r3, [r3, #8]
 80127ac:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80127b0:	687b      	ldr	r3, [r7, #4]
 80127b2:	691b      	ldr	r3, [r3, #16]
 80127b4:	00db      	lsls	r3, r3, #3
 80127b6:	4313      	orrs	r3, r2
 80127b8:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80127ba:	f000 f81d 	bl	80127f8 <HAL_RCC_GetSysClockFreq>
 80127be:	4601      	mov	r1, r0
 80127c0:	4b0a      	ldr	r3, [pc, #40]	; (80127ec <HAL_RCC_ClockConfig+0x1b8>)
 80127c2:	689b      	ldr	r3, [r3, #8]
 80127c4:	091b      	lsrs	r3, r3, #4
 80127c6:	f003 030f 	and.w	r3, r3, #15
 80127ca:	4a09      	ldr	r2, [pc, #36]	; (80127f0 <HAL_RCC_ClockConfig+0x1bc>)
 80127cc:	5cd3      	ldrb	r3, [r2, r3]
 80127ce:	fa21 f303 	lsr.w	r3, r1, r3
 80127d2:	4a08      	ldr	r2, [pc, #32]	; (80127f4 <HAL_RCC_ClockConfig+0x1c0>)
 80127d4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (TICK_INT_PRIORITY);
 80127d6:	2005      	movs	r0, #5
 80127d8:	f011 fb94 	bl	8023f04 <HAL_InitTick>

  return HAL_OK;
 80127dc:	2300      	movs	r3, #0
}
 80127de:	4618      	mov	r0, r3
 80127e0:	3710      	adds	r7, #16
 80127e2:	46bd      	mov	sp, r7
 80127e4:	bd80      	pop	{r7, pc}
 80127e6:	bf00      	nop
 80127e8:	40023c00 	.word	0x40023c00
 80127ec:	40023800 	.word	0x40023800
 80127f0:	08029c28 	.word	0x08029c28
 80127f4:	20000028 	.word	0x20000028

080127f8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80127f8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80127fc:	b087      	sub	sp, #28
 80127fe:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8012800:	2200      	movs	r2, #0
 8012802:	60fa      	str	r2, [r7, #12]
 8012804:	2200      	movs	r2, #0
 8012806:	617a      	str	r2, [r7, #20]
 8012808:	2200      	movs	r2, #0
 801280a:	60ba      	str	r2, [r7, #8]
  uint32_t sysclockfreq = 0U;
 801280c:	2200      	movs	r2, #0
 801280e:	613a      	str	r2, [r7, #16]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8012810:	4a51      	ldr	r2, [pc, #324]	; (8012958 <HAL_RCC_GetSysClockFreq+0x160>)
 8012812:	6892      	ldr	r2, [r2, #8]
 8012814:	f002 020c 	and.w	r2, r2, #12
 8012818:	2a04      	cmp	r2, #4
 801281a:	d007      	beq.n	801282c <HAL_RCC_GetSysClockFreq+0x34>
 801281c:	2a08      	cmp	r2, #8
 801281e:	d008      	beq.n	8012832 <HAL_RCC_GetSysClockFreq+0x3a>
 8012820:	2a00      	cmp	r2, #0
 8012822:	f040 8090 	bne.w	8012946 <HAL_RCC_GetSysClockFreq+0x14e>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8012826:	4b4d      	ldr	r3, [pc, #308]	; (801295c <HAL_RCC_GetSysClockFreq+0x164>)
 8012828:	613b      	str	r3, [r7, #16]
       break;
 801282a:	e08f      	b.n	801294c <HAL_RCC_GetSysClockFreq+0x154>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 801282c:	4b4c      	ldr	r3, [pc, #304]	; (8012960 <HAL_RCC_GetSysClockFreq+0x168>)
 801282e:	613b      	str	r3, [r7, #16]
      break;
 8012830:	e08c      	b.n	801294c <HAL_RCC_GetSysClockFreq+0x154>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8012832:	4a49      	ldr	r2, [pc, #292]	; (8012958 <HAL_RCC_GetSysClockFreq+0x160>)
 8012834:	6852      	ldr	r2, [r2, #4]
 8012836:	f002 023f 	and.w	r2, r2, #63	; 0x3f
 801283a:	60fa      	str	r2, [r7, #12]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 801283c:	4a46      	ldr	r2, [pc, #280]	; (8012958 <HAL_RCC_GetSysClockFreq+0x160>)
 801283e:	6852      	ldr	r2, [r2, #4]
 8012840:	f402 0280 	and.w	r2, r2, #4194304	; 0x400000
 8012844:	2a00      	cmp	r2, #0
 8012846:	d023      	beq.n	8012890 <HAL_RCC_GetSysClockFreq+0x98>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8012848:	4b43      	ldr	r3, [pc, #268]	; (8012958 <HAL_RCC_GetSysClockFreq+0x160>)
 801284a:	685b      	ldr	r3, [r3, #4]
 801284c:	099b      	lsrs	r3, r3, #6
 801284e:	f04f 0400 	mov.w	r4, #0
 8012852:	f240 11ff 	movw	r1, #511	; 0x1ff
 8012856:	f04f 0200 	mov.w	r2, #0
 801285a:	ea03 0301 	and.w	r3, r3, r1
 801285e:	ea04 0402 	and.w	r4, r4, r2
 8012862:	4a3f      	ldr	r2, [pc, #252]	; (8012960 <HAL_RCC_GetSysClockFreq+0x168>)
 8012864:	fb02 f104 	mul.w	r1, r2, r4
 8012868:	2200      	movs	r2, #0
 801286a:	fb02 f203 	mul.w	r2, r2, r3
 801286e:	440a      	add	r2, r1
 8012870:	493b      	ldr	r1, [pc, #236]	; (8012960 <HAL_RCC_GetSysClockFreq+0x168>)
 8012872:	fba3 0101 	umull	r0, r1, r3, r1
 8012876:	1853      	adds	r3, r2, r1
 8012878:	4619      	mov	r1, r3
 801287a:	68fb      	ldr	r3, [r7, #12]
 801287c:	f04f 0400 	mov.w	r4, #0
 8012880:	461a      	mov	r2, r3
 8012882:	4623      	mov	r3, r4
 8012884:	f7fd fbee 	bl	8010064 <__aeabi_uldivmod>
 8012888:	4603      	mov	r3, r0
 801288a:	460c      	mov	r4, r1
 801288c:	617b      	str	r3, [r7, #20]
 801288e:	e04c      	b.n	801292a <HAL_RCC_GetSysClockFreq+0x132>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8012890:	4a31      	ldr	r2, [pc, #196]	; (8012958 <HAL_RCC_GetSysClockFreq+0x160>)
 8012892:	6852      	ldr	r2, [r2, #4]
 8012894:	0992      	lsrs	r2, r2, #6
 8012896:	4611      	mov	r1, r2
 8012898:	f04f 0200 	mov.w	r2, #0
 801289c:	f240 15ff 	movw	r5, #511	; 0x1ff
 80128a0:	f04f 0600 	mov.w	r6, #0
 80128a4:	ea05 0501 	and.w	r5, r5, r1
 80128a8:	ea06 0602 	and.w	r6, r6, r2
 80128ac:	4629      	mov	r1, r5
 80128ae:	4632      	mov	r2, r6
 80128b0:	ea4f 1b42 	mov.w	fp, r2, lsl #5
 80128b4:	ea4b 6bd1 	orr.w	fp, fp, r1, lsr #27
 80128b8:	ea4f 1a41 	mov.w	sl, r1, lsl #5
 80128bc:	4651      	mov	r1, sl
 80128be:	465a      	mov	r2, fp
 80128c0:	46aa      	mov	sl, r5
 80128c2:	46b3      	mov	fp, r6
 80128c4:	4655      	mov	r5, sl
 80128c6:	465e      	mov	r6, fp
 80128c8:	1b4d      	subs	r5, r1, r5
 80128ca:	eb62 0606 	sbc.w	r6, r2, r6
 80128ce:	4629      	mov	r1, r5
 80128d0:	4632      	mov	r2, r6
 80128d2:	0194      	lsls	r4, r2, #6
 80128d4:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 80128d8:	018b      	lsls	r3, r1, #6
 80128da:	1a5b      	subs	r3, r3, r1
 80128dc:	eb64 0402 	sbc.w	r4, r4, r2
 80128e0:	ea4f 09c4 	mov.w	r9, r4, lsl #3
 80128e4:	ea49 7953 	orr.w	r9, r9, r3, lsr #29
 80128e8:	ea4f 08c3 	mov.w	r8, r3, lsl #3
 80128ec:	4643      	mov	r3, r8
 80128ee:	464c      	mov	r4, r9
 80128f0:	4655      	mov	r5, sl
 80128f2:	465e      	mov	r6, fp
 80128f4:	18ed      	adds	r5, r5, r3
 80128f6:	eb46 0604 	adc.w	r6, r6, r4
 80128fa:	462b      	mov	r3, r5
 80128fc:	4634      	mov	r4, r6
 80128fe:	02a2      	lsls	r2, r4, #10
 8012900:	607a      	str	r2, [r7, #4]
 8012902:	687a      	ldr	r2, [r7, #4]
 8012904:	ea42 5293 	orr.w	r2, r2, r3, lsr #22
 8012908:	607a      	str	r2, [r7, #4]
 801290a:	029b      	lsls	r3, r3, #10
 801290c:	603b      	str	r3, [r7, #0]
 801290e:	e897 0018 	ldmia.w	r7, {r3, r4}
 8012912:	4618      	mov	r0, r3
 8012914:	4621      	mov	r1, r4
 8012916:	68fb      	ldr	r3, [r7, #12]
 8012918:	f04f 0400 	mov.w	r4, #0
 801291c:	461a      	mov	r2, r3
 801291e:	4623      	mov	r3, r4
 8012920:	f7fd fba0 	bl	8010064 <__aeabi_uldivmod>
 8012924:	4603      	mov	r3, r0
 8012926:	460c      	mov	r4, r1
 8012928:	617b      	str	r3, [r7, #20]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 801292a:	4b0b      	ldr	r3, [pc, #44]	; (8012958 <HAL_RCC_GetSysClockFreq+0x160>)
 801292c:	685b      	ldr	r3, [r3, #4]
 801292e:	0c1b      	lsrs	r3, r3, #16
 8012930:	f003 0303 	and.w	r3, r3, #3
 8012934:	3301      	adds	r3, #1
 8012936:	005b      	lsls	r3, r3, #1
 8012938:	60bb      	str	r3, [r7, #8]

      sysclockfreq = pllvco/pllp;
 801293a:	697a      	ldr	r2, [r7, #20]
 801293c:	68bb      	ldr	r3, [r7, #8]
 801293e:	fbb2 f3f3 	udiv	r3, r2, r3
 8012942:	613b      	str	r3, [r7, #16]
      break;
 8012944:	e002      	b.n	801294c <HAL_RCC_GetSysClockFreq+0x154>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8012946:	4b05      	ldr	r3, [pc, #20]	; (801295c <HAL_RCC_GetSysClockFreq+0x164>)
 8012948:	613b      	str	r3, [r7, #16]
      break;
 801294a:	bf00      	nop
    }
  }
  return sysclockfreq;
 801294c:	693b      	ldr	r3, [r7, #16]
}
 801294e:	4618      	mov	r0, r3
 8012950:	371c      	adds	r7, #28
 8012952:	46bd      	mov	sp, r7
 8012954:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8012958:	40023800 	.word	0x40023800
 801295c:	00f42400 	.word	0x00f42400
 8012960:	017d7840 	.word	0x017d7840

08012964 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8012964:	b480      	push	{r7}
 8012966:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8012968:	4b03      	ldr	r3, [pc, #12]	; (8012978 <HAL_RCC_GetHCLKFreq+0x14>)
 801296a:	681b      	ldr	r3, [r3, #0]
}
 801296c:	4618      	mov	r0, r3
 801296e:	46bd      	mov	sp, r7
 8012970:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012974:	4770      	bx	lr
 8012976:	bf00      	nop
 8012978:	20000028 	.word	0x20000028

0801297c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 801297c:	b580      	push	{r7, lr}
 801297e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8012980:	f7ff fff0 	bl	8012964 <HAL_RCC_GetHCLKFreq>
 8012984:	4601      	mov	r1, r0
 8012986:	4b05      	ldr	r3, [pc, #20]	; (801299c <HAL_RCC_GetPCLK1Freq+0x20>)
 8012988:	689b      	ldr	r3, [r3, #8]
 801298a:	0a9b      	lsrs	r3, r3, #10
 801298c:	f003 0307 	and.w	r3, r3, #7
 8012990:	4a03      	ldr	r2, [pc, #12]	; (80129a0 <HAL_RCC_GetPCLK1Freq+0x24>)
 8012992:	5cd3      	ldrb	r3, [r2, r3]
 8012994:	fa21 f303 	lsr.w	r3, r1, r3
}
 8012998:	4618      	mov	r0, r3
 801299a:	bd80      	pop	{r7, pc}
 801299c:	40023800 	.word	0x40023800
 80129a0:	08029c38 	.word	0x08029c38

080129a4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80129a4:	b580      	push	{r7, lr}
 80129a6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 80129a8:	f7ff ffdc 	bl	8012964 <HAL_RCC_GetHCLKFreq>
 80129ac:	4601      	mov	r1, r0
 80129ae:	4b05      	ldr	r3, [pc, #20]	; (80129c4 <HAL_RCC_GetPCLK2Freq+0x20>)
 80129b0:	689b      	ldr	r3, [r3, #8]
 80129b2:	0b5b      	lsrs	r3, r3, #13
 80129b4:	f003 0307 	and.w	r3, r3, #7
 80129b8:	4a03      	ldr	r2, [pc, #12]	; (80129c8 <HAL_RCC_GetPCLK2Freq+0x24>)
 80129ba:	5cd3      	ldrb	r3, [r2, r3]
 80129bc:	fa21 f303 	lsr.w	r3, r1, r3
}
 80129c0:	4618      	mov	r0, r3
 80129c2:	bd80      	pop	{r7, pc}
 80129c4:	40023800 	.word	0x40023800
 80129c8:	08029c38 	.word	0x08029c38

080129cc <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 80129cc:	b480      	push	{r7}
 80129ce:	b083      	sub	sp, #12
 80129d0:	af00      	add	r7, sp, #0
 80129d2:	6078      	str	r0, [r7, #4]
 80129d4:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 80129d6:	687b      	ldr	r3, [r7, #4]
 80129d8:	220f      	movs	r2, #15
 80129da:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 80129dc:	4b12      	ldr	r3, [pc, #72]	; (8012a28 <HAL_RCC_GetClockConfig+0x5c>)
 80129de:	689b      	ldr	r3, [r3, #8]
 80129e0:	f003 0203 	and.w	r2, r3, #3
 80129e4:	687b      	ldr	r3, [r7, #4]
 80129e6:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 80129e8:	4b0f      	ldr	r3, [pc, #60]	; (8012a28 <HAL_RCC_GetClockConfig+0x5c>)
 80129ea:	689b      	ldr	r3, [r3, #8]
 80129ec:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 80129f0:	687b      	ldr	r3, [r7, #4]
 80129f2:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 80129f4:	4b0c      	ldr	r3, [pc, #48]	; (8012a28 <HAL_RCC_GetClockConfig+0x5c>)
 80129f6:	689b      	ldr	r3, [r3, #8]
 80129f8:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 80129fc:	687b      	ldr	r3, [r7, #4]
 80129fe:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8012a00:	4b09      	ldr	r3, [pc, #36]	; (8012a28 <HAL_RCC_GetClockConfig+0x5c>)
 8012a02:	689b      	ldr	r3, [r3, #8]
 8012a04:	08db      	lsrs	r3, r3, #3
 8012a06:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8012a0a:	687b      	ldr	r3, [r7, #4]
 8012a0c:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8012a0e:	4b07      	ldr	r3, [pc, #28]	; (8012a2c <HAL_RCC_GetClockConfig+0x60>)
 8012a10:	681b      	ldr	r3, [r3, #0]
 8012a12:	f003 020f 	and.w	r2, r3, #15
 8012a16:	683b      	ldr	r3, [r7, #0]
 8012a18:	601a      	str	r2, [r3, #0]
}
 8012a1a:	bf00      	nop
 8012a1c:	370c      	adds	r7, #12
 8012a1e:	46bd      	mov	sp, r7
 8012a20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012a24:	4770      	bx	lr
 8012a26:	bf00      	nop
 8012a28:	40023800 	.word	0x40023800
 8012a2c:	40023c00 	.word	0x40023c00

08012a30 <HAL_TIM_Base_Init>:
  * @param  htim pointer to a TIM_HandleTypeDef structure that contains
  *                the configuration information for TIM module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{ 
 8012a30:	b580      	push	{r7, lr}
 8012a32:	b082      	sub	sp, #8
 8012a34:	af00      	add	r7, sp, #0
 8012a36:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if(htim == NULL)
 8012a38:	687b      	ldr	r3, [r7, #4]
 8012a3a:	2b00      	cmp	r3, #0
 8012a3c:	d101      	bne.n	8012a42 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8012a3e:	2301      	movs	r3, #1
 8012a40:	e01d      	b.n	8012a7e <HAL_TIM_Base_Init+0x4e>
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance)); 
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  
  if(htim->State == HAL_TIM_STATE_RESET)
 8012a42:	687b      	ldr	r3, [r7, #4]
 8012a44:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8012a48:	b2db      	uxtb	r3, r3
 8012a4a:	2b00      	cmp	r3, #0
 8012a4c:	d106      	bne.n	8012a5c <HAL_TIM_Base_Init+0x2c>
  {  
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8012a4e:	687b      	ldr	r3, [r7, #4]
 8012a50:	2200      	movs	r2, #0
 8012a52:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8012a56:	6878      	ldr	r0, [r7, #4]
 8012a58:	f011 fbba 	bl	80241d0 <HAL_TIM_Base_MspInit>
  }
  
  /* Set the TIM state */
  htim->State= HAL_TIM_STATE_BUSY;
 8012a5c:	687b      	ldr	r3, [r7, #4]
 8012a5e:	2202      	movs	r2, #2
 8012a60:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  
  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init); 
 8012a64:	687b      	ldr	r3, [r7, #4]
 8012a66:	681a      	ldr	r2, [r3, #0]
 8012a68:	687b      	ldr	r3, [r7, #4]
 8012a6a:	3304      	adds	r3, #4
 8012a6c:	4619      	mov	r1, r3
 8012a6e:	4610      	mov	r0, r2
 8012a70:	f000 fa5a 	bl	8012f28 <TIM_Base_SetConfig>
  
  /* Initialize the TIM state*/
  htim->State= HAL_TIM_STATE_READY;
 8012a74:	687b      	ldr	r3, [r7, #4]
 8012a76:	2201      	movs	r2, #1
 8012a78:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  
  return HAL_OK;
 8012a7c:	2300      	movs	r3, #0
}
 8012a7e:	4618      	mov	r0, r3
 8012a80:	3708      	adds	r7, #8
 8012a82:	46bd      	mov	sp, r7
 8012a84:	bd80      	pop	{r7, pc}

08012a86 <HAL_TIM_Base_Start_IT>:
  * @param  htim pointer to a TIM_HandleTypeDef structure that contains
  *                the configuration information for TIM module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8012a86:	b480      	push	{r7}
 8012a88:	b083      	sub	sp, #12
 8012a8a:	af00      	add	r7, sp, #0
 8012a8c:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  
  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8012a8e:	687b      	ldr	r3, [r7, #4]
 8012a90:	681b      	ldr	r3, [r3, #0]
 8012a92:	687a      	ldr	r2, [r7, #4]
 8012a94:	6812      	ldr	r2, [r2, #0]
 8012a96:	68d2      	ldr	r2, [r2, #12]
 8012a98:	f042 0201 	orr.w	r2, r2, #1
 8012a9c:	60da      	str	r2, [r3, #12]
      
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 8012a9e:	687b      	ldr	r3, [r7, #4]
 8012aa0:	681b      	ldr	r3, [r3, #0]
 8012aa2:	687a      	ldr	r2, [r7, #4]
 8012aa4:	6812      	ldr	r2, [r2, #0]
 8012aa6:	6812      	ldr	r2, [r2, #0]
 8012aa8:	f042 0201 	orr.w	r2, r2, #1
 8012aac:	601a      	str	r2, [r3, #0]
      
  /* Return function status */
  return HAL_OK;
 8012aae:	2300      	movs	r3, #0
}
 8012ab0:	4618      	mov	r0, r3
 8012ab2:	370c      	adds	r7, #12
 8012ab4:	46bd      	mov	sp, r7
 8012ab6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012aba:	4770      	bx	lr

08012abc <HAL_TIM_Base_Stop_IT>:
  * @param  htim pointer to a TIM_HandleTypeDef structure that contains
  *                the configuration information for TIM module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop_IT(TIM_HandleTypeDef *htim)
{
 8012abc:	b480      	push	{r7}
 8012abe:	b083      	sub	sp, #12
 8012ac0:	af00      	add	r7, sp, #0
 8012ac2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  /* Disable the TIM Update interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 8012ac4:	687b      	ldr	r3, [r7, #4]
 8012ac6:	681b      	ldr	r3, [r3, #0]
 8012ac8:	687a      	ldr	r2, [r7, #4]
 8012aca:	6812      	ldr	r2, [r2, #0]
 8012acc:	68d2      	ldr	r2, [r2, #12]
 8012ace:	f022 0201 	bic.w	r2, r2, #1
 8012ad2:	60da      	str	r2, [r3, #12]
      
  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8012ad4:	687b      	ldr	r3, [r7, #4]
 8012ad6:	681b      	ldr	r3, [r3, #0]
 8012ad8:	6a1a      	ldr	r2, [r3, #32]
 8012ada:	f241 1311 	movw	r3, #4369	; 0x1111
 8012ade:	4013      	ands	r3, r2
 8012ae0:	2b00      	cmp	r3, #0
 8012ae2:	d10f      	bne.n	8012b04 <HAL_TIM_Base_Stop_IT+0x48>
 8012ae4:	687b      	ldr	r3, [r7, #4]
 8012ae6:	681b      	ldr	r3, [r3, #0]
 8012ae8:	6a1a      	ldr	r2, [r3, #32]
 8012aea:	f240 4344 	movw	r3, #1092	; 0x444
 8012aee:	4013      	ands	r3, r2
 8012af0:	2b00      	cmp	r3, #0
 8012af2:	d107      	bne.n	8012b04 <HAL_TIM_Base_Stop_IT+0x48>
 8012af4:	687b      	ldr	r3, [r7, #4]
 8012af6:	681b      	ldr	r3, [r3, #0]
 8012af8:	687a      	ldr	r2, [r7, #4]
 8012afa:	6812      	ldr	r2, [r2, #0]
 8012afc:	6812      	ldr	r2, [r2, #0]
 8012afe:	f022 0201 	bic.w	r2, r2, #1
 8012b02:	601a      	str	r2, [r3, #0]
    
  /* Return function status */
  return HAL_OK;
 8012b04:	2300      	movs	r3, #0
}
 8012b06:	4618      	mov	r0, r3
 8012b08:	370c      	adds	r7, #12
 8012b0a:	46bd      	mov	sp, r7
 8012b0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012b10:	4770      	bx	lr

08012b12 <HAL_TIM_IRQHandler>:
  * @param  htim pointer to a TIM_HandleTypeDef structure that contains
  *                the configuration information for TIM module.
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8012b12:	b580      	push	{r7, lr}
 8012b14:	b082      	sub	sp, #8
 8012b16:	af00      	add	r7, sp, #0
 8012b18:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8012b1a:	687b      	ldr	r3, [r7, #4]
 8012b1c:	681b      	ldr	r3, [r3, #0]
 8012b1e:	691b      	ldr	r3, [r3, #16]
 8012b20:	f003 0302 	and.w	r3, r3, #2
 8012b24:	2b02      	cmp	r3, #2
 8012b26:	d122      	bne.n	8012b6e <HAL_TIM_IRQHandler+0x5c>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) !=RESET)
 8012b28:	687b      	ldr	r3, [r7, #4]
 8012b2a:	681b      	ldr	r3, [r3, #0]
 8012b2c:	68db      	ldr	r3, [r3, #12]
 8012b2e:	f003 0302 	and.w	r3, r3, #2
 8012b32:	2b02      	cmp	r3, #2
 8012b34:	d11b      	bne.n	8012b6e <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8012b36:	687b      	ldr	r3, [r7, #4]
 8012b38:	681b      	ldr	r3, [r3, #0]
 8012b3a:	f06f 0202 	mvn.w	r2, #2
 8012b3e:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8012b40:	687b      	ldr	r3, [r7, #4]
 8012b42:	2201      	movs	r2, #1
 8012b44:	761a      	strb	r2, [r3, #24]
        
        /* Input capture event */
        if((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8012b46:	687b      	ldr	r3, [r7, #4]
 8012b48:	681b      	ldr	r3, [r3, #0]
 8012b4a:	699b      	ldr	r3, [r3, #24]
 8012b4c:	f003 0303 	and.w	r3, r3, #3
 8012b50:	2b00      	cmp	r3, #0
 8012b52:	d003      	beq.n	8012b5c <HAL_TIM_IRQHandler+0x4a>
        {
          HAL_TIM_IC_CaptureCallback(htim);
 8012b54:	6878      	ldr	r0, [r7, #4]
 8012b56:	f000 f9c9 	bl	8012eec <HAL_TIM_IC_CaptureCallback>
 8012b5a:	e005      	b.n	8012b68 <HAL_TIM_IRQHandler+0x56>
        }
        /* Output compare event */
        else
        {
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8012b5c:	6878      	ldr	r0, [r7, #4]
 8012b5e:	f000 f9bb 	bl	8012ed8 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8012b62:	6878      	ldr	r0, [r7, #4]
 8012b64:	f000 f9cc 	bl	8012f00 <HAL_TIM_PWM_PulseFinishedCallback>
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8012b68:	687b      	ldr	r3, [r7, #4]
 8012b6a:	2200      	movs	r2, #0
 8012b6c:	761a      	strb	r2, [r3, #24]
      }
    }
  }
  /* Capture compare 2 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8012b6e:	687b      	ldr	r3, [r7, #4]
 8012b70:	681b      	ldr	r3, [r3, #0]
 8012b72:	691b      	ldr	r3, [r3, #16]
 8012b74:	f003 0304 	and.w	r3, r3, #4
 8012b78:	2b04      	cmp	r3, #4
 8012b7a:	d122      	bne.n	8012bc2 <HAL_TIM_IRQHandler+0xb0>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) !=RESET)
 8012b7c:	687b      	ldr	r3, [r7, #4]
 8012b7e:	681b      	ldr	r3, [r3, #0]
 8012b80:	68db      	ldr	r3, [r3, #12]
 8012b82:	f003 0304 	and.w	r3, r3, #4
 8012b86:	2b04      	cmp	r3, #4
 8012b88:	d11b      	bne.n	8012bc2 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8012b8a:	687b      	ldr	r3, [r7, #4]
 8012b8c:	681b      	ldr	r3, [r3, #0]
 8012b8e:	f06f 0204 	mvn.w	r2, #4
 8012b92:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8012b94:	687b      	ldr	r3, [r7, #4]
 8012b96:	2202      	movs	r2, #2
 8012b98:	761a      	strb	r2, [r3, #24]
      /* Input capture event */
      if((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8012b9a:	687b      	ldr	r3, [r7, #4]
 8012b9c:	681b      	ldr	r3, [r3, #0]
 8012b9e:	699b      	ldr	r3, [r3, #24]
 8012ba0:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8012ba4:	2b00      	cmp	r3, #0
 8012ba6:	d003      	beq.n	8012bb0 <HAL_TIM_IRQHandler+0x9e>
      {          
        HAL_TIM_IC_CaptureCallback(htim);
 8012ba8:	6878      	ldr	r0, [r7, #4]
 8012baa:	f000 f99f 	bl	8012eec <HAL_TIM_IC_CaptureCallback>
 8012bae:	e005      	b.n	8012bbc <HAL_TIM_IRQHandler+0xaa>
      }
      /* Output compare event */
      else
      {
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8012bb0:	6878      	ldr	r0, [r7, #4]
 8012bb2:	f000 f991 	bl	8012ed8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8012bb6:	6878      	ldr	r0, [r7, #4]
 8012bb8:	f000 f9a2 	bl	8012f00 <HAL_TIM_PWM_PulseFinishedCallback>
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8012bbc:	687b      	ldr	r3, [r7, #4]
 8012bbe:	2200      	movs	r2, #0
 8012bc0:	761a      	strb	r2, [r3, #24]
    }
  }
  /* Capture compare 3 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8012bc2:	687b      	ldr	r3, [r7, #4]
 8012bc4:	681b      	ldr	r3, [r3, #0]
 8012bc6:	691b      	ldr	r3, [r3, #16]
 8012bc8:	f003 0308 	and.w	r3, r3, #8
 8012bcc:	2b08      	cmp	r3, #8
 8012bce:	d122      	bne.n	8012c16 <HAL_TIM_IRQHandler+0x104>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) !=RESET)
 8012bd0:	687b      	ldr	r3, [r7, #4]
 8012bd2:	681b      	ldr	r3, [r3, #0]
 8012bd4:	68db      	ldr	r3, [r3, #12]
 8012bd6:	f003 0308 	and.w	r3, r3, #8
 8012bda:	2b08      	cmp	r3, #8
 8012bdc:	d11b      	bne.n	8012c16 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8012bde:	687b      	ldr	r3, [r7, #4]
 8012be0:	681b      	ldr	r3, [r3, #0]
 8012be2:	f06f 0208 	mvn.w	r2, #8
 8012be6:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8012be8:	687b      	ldr	r3, [r7, #4]
 8012bea:	2204      	movs	r2, #4
 8012bec:	761a      	strb	r2, [r3, #24]
      /* Input capture event */
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8012bee:	687b      	ldr	r3, [r7, #4]
 8012bf0:	681b      	ldr	r3, [r3, #0]
 8012bf2:	69db      	ldr	r3, [r3, #28]
 8012bf4:	f003 0303 	and.w	r3, r3, #3
 8012bf8:	2b00      	cmp	r3, #0
 8012bfa:	d003      	beq.n	8012c04 <HAL_TIM_IRQHandler+0xf2>
      {          
        HAL_TIM_IC_CaptureCallback(htim);
 8012bfc:	6878      	ldr	r0, [r7, #4]
 8012bfe:	f000 f975 	bl	8012eec <HAL_TIM_IC_CaptureCallback>
 8012c02:	e005      	b.n	8012c10 <HAL_TIM_IRQHandler+0xfe>
      }
      /* Output compare event */
      else
      {
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8012c04:	6878      	ldr	r0, [r7, #4]
 8012c06:	f000 f967 	bl	8012ed8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim); 
 8012c0a:	6878      	ldr	r0, [r7, #4]
 8012c0c:	f000 f978 	bl	8012f00 <HAL_TIM_PWM_PulseFinishedCallback>
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8012c10:	687b      	ldr	r3, [r7, #4]
 8012c12:	2200      	movs	r2, #0
 8012c14:	761a      	strb	r2, [r3, #24]
    }
  }
  /* Capture compare 4 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8012c16:	687b      	ldr	r3, [r7, #4]
 8012c18:	681b      	ldr	r3, [r3, #0]
 8012c1a:	691b      	ldr	r3, [r3, #16]
 8012c1c:	f003 0310 	and.w	r3, r3, #16
 8012c20:	2b10      	cmp	r3, #16
 8012c22:	d122      	bne.n	8012c6a <HAL_TIM_IRQHandler+0x158>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) !=RESET)
 8012c24:	687b      	ldr	r3, [r7, #4]
 8012c26:	681b      	ldr	r3, [r3, #0]
 8012c28:	68db      	ldr	r3, [r3, #12]
 8012c2a:	f003 0310 	and.w	r3, r3, #16
 8012c2e:	2b10      	cmp	r3, #16
 8012c30:	d11b      	bne.n	8012c6a <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8012c32:	687b      	ldr	r3, [r7, #4]
 8012c34:	681b      	ldr	r3, [r3, #0]
 8012c36:	f06f 0210 	mvn.w	r2, #16
 8012c3a:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8012c3c:	687b      	ldr	r3, [r7, #4]
 8012c3e:	2208      	movs	r2, #8
 8012c40:	761a      	strb	r2, [r3, #24]
      /* Input capture event */
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8012c42:	687b      	ldr	r3, [r7, #4]
 8012c44:	681b      	ldr	r3, [r3, #0]
 8012c46:	69db      	ldr	r3, [r3, #28]
 8012c48:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8012c4c:	2b00      	cmp	r3, #0
 8012c4e:	d003      	beq.n	8012c58 <HAL_TIM_IRQHandler+0x146>
      {          
        HAL_TIM_IC_CaptureCallback(htim);
 8012c50:	6878      	ldr	r0, [r7, #4]
 8012c52:	f000 f94b 	bl	8012eec <HAL_TIM_IC_CaptureCallback>
 8012c56:	e005      	b.n	8012c64 <HAL_TIM_IRQHandler+0x152>
      }
      /* Output compare event */
      else
      {
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8012c58:	6878      	ldr	r0, [r7, #4]
 8012c5a:	f000 f93d 	bl	8012ed8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8012c5e:	6878      	ldr	r0, [r7, #4]
 8012c60:	f000 f94e 	bl	8012f00 <HAL_TIM_PWM_PulseFinishedCallback>
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8012c64:	687b      	ldr	r3, [r7, #4]
 8012c66:	2200      	movs	r2, #0
 8012c68:	761a      	strb	r2, [r3, #24]
    }
  }
  /* TIM Update event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8012c6a:	687b      	ldr	r3, [r7, #4]
 8012c6c:	681b      	ldr	r3, [r3, #0]
 8012c6e:	691b      	ldr	r3, [r3, #16]
 8012c70:	f003 0301 	and.w	r3, r3, #1
 8012c74:	2b01      	cmp	r3, #1
 8012c76:	d10e      	bne.n	8012c96 <HAL_TIM_IRQHandler+0x184>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) !=RESET)
 8012c78:	687b      	ldr	r3, [r7, #4]
 8012c7a:	681b      	ldr	r3, [r3, #0]
 8012c7c:	68db      	ldr	r3, [r3, #12]
 8012c7e:	f003 0301 	and.w	r3, r3, #1
 8012c82:	2b01      	cmp	r3, #1
 8012c84:	d107      	bne.n	8012c96 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8012c86:	687b      	ldr	r3, [r7, #4]
 8012c88:	681b      	ldr	r3, [r3, #0]
 8012c8a:	f06f 0201 	mvn.w	r2, #1
 8012c8e:	611a      	str	r2, [r3, #16]
      HAL_TIM_PeriodElapsedCallback(htim);
 8012c90:	6878      	ldr	r0, [r7, #4]
 8012c92:	f011 f893 	bl	8023dbc <HAL_TIM_PeriodElapsedCallback>
    }
  }
  /* TIM Break input event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8012c96:	687b      	ldr	r3, [r7, #4]
 8012c98:	681b      	ldr	r3, [r3, #0]
 8012c9a:	691b      	ldr	r3, [r3, #16]
 8012c9c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8012ca0:	2b80      	cmp	r3, #128	; 0x80
 8012ca2:	d10e      	bne.n	8012cc2 <HAL_TIM_IRQHandler+0x1b0>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) !=RESET)
 8012ca4:	687b      	ldr	r3, [r7, #4]
 8012ca6:	681b      	ldr	r3, [r3, #0]
 8012ca8:	68db      	ldr	r3, [r3, #12]
 8012caa:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8012cae:	2b80      	cmp	r3, #128	; 0x80
 8012cb0:	d107      	bne.n	8012cc2 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8012cb2:	687b      	ldr	r3, [r7, #4]
 8012cb4:	681b      	ldr	r3, [r3, #0]
 8012cb6:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8012cba:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_BreakCallback(htim);
 8012cbc:	6878      	ldr	r0, [r7, #4]
 8012cbe:	f000 fad5 	bl	801326c <HAL_TIMEx_BreakCallback>
    }
  }
  /* TIM Trigger detection event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8012cc2:	687b      	ldr	r3, [r7, #4]
 8012cc4:	681b      	ldr	r3, [r3, #0]
 8012cc6:	691b      	ldr	r3, [r3, #16]
 8012cc8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8012ccc:	2b40      	cmp	r3, #64	; 0x40
 8012cce:	d10e      	bne.n	8012cee <HAL_TIM_IRQHandler+0x1dc>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) !=RESET)
 8012cd0:	687b      	ldr	r3, [r7, #4]
 8012cd2:	681b      	ldr	r3, [r3, #0]
 8012cd4:	68db      	ldr	r3, [r3, #12]
 8012cd6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8012cda:	2b40      	cmp	r3, #64	; 0x40
 8012cdc:	d107      	bne.n	8012cee <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8012cde:	687b      	ldr	r3, [r7, #4]
 8012ce0:	681b      	ldr	r3, [r3, #0]
 8012ce2:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8012ce6:	611a      	str	r2, [r3, #16]
      HAL_TIM_TriggerCallback(htim);
 8012ce8:	6878      	ldr	r0, [r7, #4]
 8012cea:	f000 f913 	bl	8012f14 <HAL_TIM_TriggerCallback>
    }
  }
  /* TIM commutation event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8012cee:	687b      	ldr	r3, [r7, #4]
 8012cf0:	681b      	ldr	r3, [r3, #0]
 8012cf2:	691b      	ldr	r3, [r3, #16]
 8012cf4:	f003 0320 	and.w	r3, r3, #32
 8012cf8:	2b20      	cmp	r3, #32
 8012cfa:	d10e      	bne.n	8012d1a <HAL_TIM_IRQHandler+0x208>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) !=RESET)
 8012cfc:	687b      	ldr	r3, [r7, #4]
 8012cfe:	681b      	ldr	r3, [r3, #0]
 8012d00:	68db      	ldr	r3, [r3, #12]
 8012d02:	f003 0320 	and.w	r3, r3, #32
 8012d06:	2b20      	cmp	r3, #32
 8012d08:	d107      	bne.n	8012d1a <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8012d0a:	687b      	ldr	r3, [r7, #4]
 8012d0c:	681b      	ldr	r3, [r3, #0]
 8012d0e:	f06f 0220 	mvn.w	r2, #32
 8012d12:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_CommutationCallback(htim);
 8012d14:	6878      	ldr	r0, [r7, #4]
 8012d16:	f000 fa9f 	bl	8013258 <HAL_TIMEx_CommutationCallback>
    }
  }
}
 8012d1a:	bf00      	nop
 8012d1c:	3708      	adds	r7, #8
 8012d1e:	46bd      	mov	sp, r7
 8012d20:	bd80      	pop	{r7, pc}

08012d22 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral. 
  * @retval HAL status
  */ 
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef * sClockSourceConfig)    
{
 8012d22:	b580      	push	{r7, lr}
 8012d24:	b084      	sub	sp, #16
 8012d26:	af00      	add	r7, sp, #0
 8012d28:	6078      	str	r0, [r7, #4]
 8012d2a:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr = 0U;
 8012d2c:	2300      	movs	r3, #0
 8012d2e:	60fb      	str	r3, [r7, #12]
    
  /* Process Locked */
  __HAL_LOCK(htim);
 8012d30:	687b      	ldr	r3, [r7, #4]
 8012d32:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8012d36:	2b01      	cmp	r3, #1
 8012d38:	d101      	bne.n	8012d3e <HAL_TIM_ConfigClockSource+0x1c>
 8012d3a:	2302      	movs	r3, #2
 8012d3c:	e0c8      	b.n	8012ed0 <HAL_TIM_ConfigClockSource+0x1ae>
 8012d3e:	687b      	ldr	r3, [r7, #4]
 8012d40:	2201      	movs	r2, #1
 8012d42:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  
  htim->State = HAL_TIM_STATE_BUSY;
 8012d46:	687b      	ldr	r3, [r7, #4]
 8012d48:	2202      	movs	r2, #2
 8012d4a:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  
  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));
  
  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8012d4e:	687b      	ldr	r3, [r7, #4]
 8012d50:	681b      	ldr	r3, [r3, #0]
 8012d52:	689b      	ldr	r3, [r3, #8]
 8012d54:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8012d56:	68fb      	ldr	r3, [r7, #12]
 8012d58:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8012d5c:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8012d5e:	68fb      	ldr	r3, [r7, #12]
 8012d60:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8012d64:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 8012d66:	687b      	ldr	r3, [r7, #4]
 8012d68:	681b      	ldr	r3, [r3, #0]
 8012d6a:	68fa      	ldr	r2, [r7, #12]
 8012d6c:	609a      	str	r2, [r3, #8]
  
  switch (sClockSourceConfig->ClockSource)
 8012d6e:	683b      	ldr	r3, [r7, #0]
 8012d70:	681b      	ldr	r3, [r3, #0]
 8012d72:	2b40      	cmp	r3, #64	; 0x40
 8012d74:	d077      	beq.n	8012e66 <HAL_TIM_ConfigClockSource+0x144>
 8012d76:	2b40      	cmp	r3, #64	; 0x40
 8012d78:	d80e      	bhi.n	8012d98 <HAL_TIM_ConfigClockSource+0x76>
 8012d7a:	2b10      	cmp	r3, #16
 8012d7c:	f000 808a 	beq.w	8012e94 <HAL_TIM_ConfigClockSource+0x172>
 8012d80:	2b10      	cmp	r3, #16
 8012d82:	d802      	bhi.n	8012d8a <HAL_TIM_ConfigClockSource+0x68>
 8012d84:	2b00      	cmp	r3, #0
 8012d86:	d07e      	beq.n	8012e86 <HAL_TIM_ConfigClockSource+0x164>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_ITR3);
    }
    break;
    
    default:
    break;    
 8012d88:	e099      	b.n	8012ebe <HAL_TIM_ConfigClockSource+0x19c>
  switch (sClockSourceConfig->ClockSource)
 8012d8a:	2b20      	cmp	r3, #32
 8012d8c:	f000 8089 	beq.w	8012ea2 <HAL_TIM_ConfigClockSource+0x180>
 8012d90:	2b30      	cmp	r3, #48	; 0x30
 8012d92:	f000 808d 	beq.w	8012eb0 <HAL_TIM_ConfigClockSource+0x18e>
    break;    
 8012d96:	e092      	b.n	8012ebe <HAL_TIM_ConfigClockSource+0x19c>
  switch (sClockSourceConfig->ClockSource)
 8012d98:	2b70      	cmp	r3, #112	; 0x70
 8012d9a:	d016      	beq.n	8012dca <HAL_TIM_ConfigClockSource+0xa8>
 8012d9c:	2b70      	cmp	r3, #112	; 0x70
 8012d9e:	d804      	bhi.n	8012daa <HAL_TIM_ConfigClockSource+0x88>
 8012da0:	2b50      	cmp	r3, #80	; 0x50
 8012da2:	d040      	beq.n	8012e26 <HAL_TIM_ConfigClockSource+0x104>
 8012da4:	2b60      	cmp	r3, #96	; 0x60
 8012da6:	d04e      	beq.n	8012e46 <HAL_TIM_ConfigClockSource+0x124>
    break;    
 8012da8:	e089      	b.n	8012ebe <HAL_TIM_ConfigClockSource+0x19c>
  switch (sClockSourceConfig->ClockSource)
 8012daa:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8012dae:	d003      	beq.n	8012db8 <HAL_TIM_ConfigClockSource+0x96>
 8012db0:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8012db4:	d024      	beq.n	8012e00 <HAL_TIM_ConfigClockSource+0xde>
    break;    
 8012db6:	e082      	b.n	8012ebe <HAL_TIM_ConfigClockSource+0x19c>
      htim->Instance->SMCR &= ~TIM_SMCR_SMS;
 8012db8:	687b      	ldr	r3, [r7, #4]
 8012dba:	681b      	ldr	r3, [r3, #0]
 8012dbc:	687a      	ldr	r2, [r7, #4]
 8012dbe:	6812      	ldr	r2, [r2, #0]
 8012dc0:	6892      	ldr	r2, [r2, #8]
 8012dc2:	f022 0207 	bic.w	r2, r2, #7
 8012dc6:	609a      	str	r2, [r3, #8]
    break;
 8012dc8:	e079      	b.n	8012ebe <HAL_TIM_ConfigClockSource+0x19c>
      TIM_ETR_SetConfig(htim->Instance, 
 8012dca:	687b      	ldr	r3, [r7, #4]
 8012dcc:	6818      	ldr	r0, [r3, #0]
 8012dce:	683b      	ldr	r3, [r7, #0]
 8012dd0:	6899      	ldr	r1, [r3, #8]
 8012dd2:	683b      	ldr	r3, [r7, #0]
 8012dd4:	685a      	ldr	r2, [r3, #4]
 8012dd6:	683b      	ldr	r3, [r7, #0]
 8012dd8:	68db      	ldr	r3, [r3, #12]
 8012dda:	f000 f9d6 	bl	801318a <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8012dde:	687b      	ldr	r3, [r7, #4]
 8012de0:	681b      	ldr	r3, [r3, #0]
 8012de2:	689b      	ldr	r3, [r3, #8]
 8012de4:	60fb      	str	r3, [r7, #12]
      tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8012de6:	68fb      	ldr	r3, [r7, #12]
 8012de8:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8012dec:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8012dee:	68fb      	ldr	r3, [r7, #12]
 8012df0:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8012df4:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 8012df6:	687b      	ldr	r3, [r7, #4]
 8012df8:	681b      	ldr	r3, [r3, #0]
 8012dfa:	68fa      	ldr	r2, [r7, #12]
 8012dfc:	609a      	str	r2, [r3, #8]
    break;
 8012dfe:	e05e      	b.n	8012ebe <HAL_TIM_ConfigClockSource+0x19c>
      TIM_ETR_SetConfig(htim->Instance, 
 8012e00:	687b      	ldr	r3, [r7, #4]
 8012e02:	6818      	ldr	r0, [r3, #0]
 8012e04:	683b      	ldr	r3, [r7, #0]
 8012e06:	6899      	ldr	r1, [r3, #8]
 8012e08:	683b      	ldr	r3, [r7, #0]
 8012e0a:	685a      	ldr	r2, [r3, #4]
 8012e0c:	683b      	ldr	r3, [r7, #0]
 8012e0e:	68db      	ldr	r3, [r3, #12]
 8012e10:	f000 f9bb 	bl	801318a <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8012e14:	687b      	ldr	r3, [r7, #4]
 8012e16:	681b      	ldr	r3, [r3, #0]
 8012e18:	687a      	ldr	r2, [r7, #4]
 8012e1a:	6812      	ldr	r2, [r2, #0]
 8012e1c:	6892      	ldr	r2, [r2, #8]
 8012e1e:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8012e22:	609a      	str	r2, [r3, #8]
    break;
 8012e24:	e04b      	b.n	8012ebe <HAL_TIM_ConfigClockSource+0x19c>
      TIM_TI1_ConfigInputStage(htim->Instance, 
 8012e26:	687b      	ldr	r3, [r7, #4]
 8012e28:	6818      	ldr	r0, [r3, #0]
 8012e2a:	683b      	ldr	r3, [r7, #0]
 8012e2c:	6859      	ldr	r1, [r3, #4]
 8012e2e:	683b      	ldr	r3, [r7, #0]
 8012e30:	68db      	ldr	r3, [r3, #12]
 8012e32:	461a      	mov	r2, r3
 8012e34:	f000 f922 	bl	801307c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8012e38:	687b      	ldr	r3, [r7, #4]
 8012e3a:	681b      	ldr	r3, [r3, #0]
 8012e3c:	2150      	movs	r1, #80	; 0x50
 8012e3e:	4618      	mov	r0, r3
 8012e40:	f000 f983 	bl	801314a <TIM_ITRx_SetConfig>
    break;
 8012e44:	e03b      	b.n	8012ebe <HAL_TIM_ConfigClockSource+0x19c>
      TIM_TI2_ConfigInputStage(htim->Instance, 
 8012e46:	687b      	ldr	r3, [r7, #4]
 8012e48:	6818      	ldr	r0, [r3, #0]
 8012e4a:	683b      	ldr	r3, [r7, #0]
 8012e4c:	6859      	ldr	r1, [r3, #4]
 8012e4e:	683b      	ldr	r3, [r7, #0]
 8012e50:	68db      	ldr	r3, [r3, #12]
 8012e52:	461a      	mov	r2, r3
 8012e54:	f000 f945 	bl	80130e2 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8012e58:	687b      	ldr	r3, [r7, #4]
 8012e5a:	681b      	ldr	r3, [r3, #0]
 8012e5c:	2160      	movs	r1, #96	; 0x60
 8012e5e:	4618      	mov	r0, r3
 8012e60:	f000 f973 	bl	801314a <TIM_ITRx_SetConfig>
    break;
 8012e64:	e02b      	b.n	8012ebe <HAL_TIM_ConfigClockSource+0x19c>
      TIM_TI1_ConfigInputStage(htim->Instance, 
 8012e66:	687b      	ldr	r3, [r7, #4]
 8012e68:	6818      	ldr	r0, [r3, #0]
 8012e6a:	683b      	ldr	r3, [r7, #0]
 8012e6c:	6859      	ldr	r1, [r3, #4]
 8012e6e:	683b      	ldr	r3, [r7, #0]
 8012e70:	68db      	ldr	r3, [r3, #12]
 8012e72:	461a      	mov	r2, r3
 8012e74:	f000 f902 	bl	801307c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8012e78:	687b      	ldr	r3, [r7, #4]
 8012e7a:	681b      	ldr	r3, [r3, #0]
 8012e7c:	2140      	movs	r1, #64	; 0x40
 8012e7e:	4618      	mov	r0, r3
 8012e80:	f000 f963 	bl	801314a <TIM_ITRx_SetConfig>
    break;
 8012e84:	e01b      	b.n	8012ebe <HAL_TIM_ConfigClockSource+0x19c>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_ITR0);
 8012e86:	687b      	ldr	r3, [r7, #4]
 8012e88:	681b      	ldr	r3, [r3, #0]
 8012e8a:	2100      	movs	r1, #0
 8012e8c:	4618      	mov	r0, r3
 8012e8e:	f000 f95c 	bl	801314a <TIM_ITRx_SetConfig>
    break;
 8012e92:	e014      	b.n	8012ebe <HAL_TIM_ConfigClockSource+0x19c>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_ITR1);
 8012e94:	687b      	ldr	r3, [r7, #4]
 8012e96:	681b      	ldr	r3, [r3, #0]
 8012e98:	2110      	movs	r1, #16
 8012e9a:	4618      	mov	r0, r3
 8012e9c:	f000 f955 	bl	801314a <TIM_ITRx_SetConfig>
    break;
 8012ea0:	e00d      	b.n	8012ebe <HAL_TIM_ConfigClockSource+0x19c>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_ITR2);
 8012ea2:	687b      	ldr	r3, [r7, #4]
 8012ea4:	681b      	ldr	r3, [r3, #0]
 8012ea6:	2120      	movs	r1, #32
 8012ea8:	4618      	mov	r0, r3
 8012eaa:	f000 f94e 	bl	801314a <TIM_ITRx_SetConfig>
    break;
 8012eae:	e006      	b.n	8012ebe <HAL_TIM_ConfigClockSource+0x19c>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_ITR3);
 8012eb0:	687b      	ldr	r3, [r7, #4]
 8012eb2:	681b      	ldr	r3, [r3, #0]
 8012eb4:	2130      	movs	r1, #48	; 0x30
 8012eb6:	4618      	mov	r0, r3
 8012eb8:	f000 f947 	bl	801314a <TIM_ITRx_SetConfig>
    break;
 8012ebc:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8012ebe:	687b      	ldr	r3, [r7, #4]
 8012ec0:	2201      	movs	r2, #1
 8012ec2:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  
  __HAL_UNLOCK(htim);
 8012ec6:	687b      	ldr	r3, [r7, #4]
 8012ec8:	2200      	movs	r2, #0
 8012eca:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  
  return HAL_OK;
 8012ece:	2300      	movs	r3, #0
}
 8012ed0:	4618      	mov	r0, r3
 8012ed2:	3710      	adds	r7, #16
 8012ed4:	46bd      	mov	sp, r7
 8012ed6:	bd80      	pop	{r7, pc}

08012ed8 <HAL_TIM_OC_DelayElapsedCallback>:
  * @param  htim pointer to a TIM_HandleTypeDef structure that contains
  *                the configuration information for TIM module.
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8012ed8:	b480      	push	{r7}
 8012eda:	b083      	sub	sp, #12
 8012edc:	af00      	add	r7, sp, #0
 8012ede:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(htim);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the __HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8012ee0:	bf00      	nop
 8012ee2:	370c      	adds	r7, #12
 8012ee4:	46bd      	mov	sp, r7
 8012ee6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012eea:	4770      	bx	lr

08012eec <HAL_TIM_IC_CaptureCallback>:
  * @param  htim pointer to a TIM_HandleTypeDef structure that contains
  *                the configuration information for TIM module.
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8012eec:	b480      	push	{r7}
 8012eee:	b083      	sub	sp, #12
 8012ef0:	af00      	add	r7, sp, #0
 8012ef2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(htim);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the __HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8012ef4:	bf00      	nop
 8012ef6:	370c      	adds	r7, #12
 8012ef8:	46bd      	mov	sp, r7
 8012efa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012efe:	4770      	bx	lr

08012f00 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @param  htim pointer to a TIM_HandleTypeDef structure that contains
  *                the configuration information for TIM module.
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8012f00:	b480      	push	{r7}
 8012f02:	b083      	sub	sp, #12
 8012f04:	af00      	add	r7, sp, #0
 8012f06:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(htim);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the __HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8012f08:	bf00      	nop
 8012f0a:	370c      	adds	r7, #12
 8012f0c:	46bd      	mov	sp, r7
 8012f0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012f12:	4770      	bx	lr

08012f14 <HAL_TIM_TriggerCallback>:
  * @param  htim pointer to a TIM_HandleTypeDef structure that contains
  *                the configuration information for TIM module.
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8012f14:	b480      	push	{r7}
 8012f16:	b083      	sub	sp, #12
 8012f18:	af00      	add	r7, sp, #0
 8012f1a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(htim);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8012f1c:	bf00      	nop
 8012f1e:	370c      	adds	r7, #12
 8012f20:	46bd      	mov	sp, r7
 8012f22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012f26:	4770      	bx	lr

08012f28 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure pointer on TIM Time Base required parameters  
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8012f28:	b480      	push	{r7}
 8012f2a:	b085      	sub	sp, #20
 8012f2c:	af00      	add	r7, sp, #0
 8012f2e:	6078      	str	r0, [r7, #4]
 8012f30:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1 = 0U;
 8012f32:	2300      	movs	r3, #0
 8012f34:	60fb      	str	r3, [r7, #12]
  tmpcr1 = TIMx->CR1;
 8012f36:	687b      	ldr	r3, [r7, #4]
 8012f38:	681b      	ldr	r3, [r3, #0]
 8012f3a:	60fb      	str	r3, [r7, #12]
  
  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if(IS_TIM_CC3_INSTANCE(TIMx) != RESET)   
 8012f3c:	687b      	ldr	r3, [r7, #4]
 8012f3e:	4a44      	ldr	r2, [pc, #272]	; (8013050 <TIM_Base_SetConfig+0x128>)
 8012f40:	4293      	cmp	r3, r2
 8012f42:	d013      	beq.n	8012f6c <TIM_Base_SetConfig+0x44>
 8012f44:	687b      	ldr	r3, [r7, #4]
 8012f46:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8012f4a:	d00f      	beq.n	8012f6c <TIM_Base_SetConfig+0x44>
 8012f4c:	687b      	ldr	r3, [r7, #4]
 8012f4e:	4a41      	ldr	r2, [pc, #260]	; (8013054 <TIM_Base_SetConfig+0x12c>)
 8012f50:	4293      	cmp	r3, r2
 8012f52:	d00b      	beq.n	8012f6c <TIM_Base_SetConfig+0x44>
 8012f54:	687b      	ldr	r3, [r7, #4]
 8012f56:	4a40      	ldr	r2, [pc, #256]	; (8013058 <TIM_Base_SetConfig+0x130>)
 8012f58:	4293      	cmp	r3, r2
 8012f5a:	d007      	beq.n	8012f6c <TIM_Base_SetConfig+0x44>
 8012f5c:	687b      	ldr	r3, [r7, #4]
 8012f5e:	4a3f      	ldr	r2, [pc, #252]	; (801305c <TIM_Base_SetConfig+0x134>)
 8012f60:	4293      	cmp	r3, r2
 8012f62:	d003      	beq.n	8012f6c <TIM_Base_SetConfig+0x44>
 8012f64:	687b      	ldr	r3, [r7, #4]
 8012f66:	4a3e      	ldr	r2, [pc, #248]	; (8013060 <TIM_Base_SetConfig+0x138>)
 8012f68:	4293      	cmp	r3, r2
 8012f6a:	d101      	bne.n	8012f70 <TIM_Base_SetConfig+0x48>
 8012f6c:	2301      	movs	r3, #1
 8012f6e:	e000      	b.n	8012f72 <TIM_Base_SetConfig+0x4a>
 8012f70:	2300      	movs	r3, #0
 8012f72:	2b00      	cmp	r3, #0
 8012f74:	d008      	beq.n	8012f88 <TIM_Base_SetConfig+0x60>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8012f76:	68fb      	ldr	r3, [r7, #12]
 8012f78:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8012f7c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8012f7e:	683b      	ldr	r3, [r7, #0]
 8012f80:	685b      	ldr	r3, [r3, #4]
 8012f82:	68fa      	ldr	r2, [r7, #12]
 8012f84:	4313      	orrs	r3, r2
 8012f86:	60fb      	str	r3, [r7, #12]
  }
 
  if(IS_TIM_CC1_INSTANCE(TIMx) != RESET)  
 8012f88:	687b      	ldr	r3, [r7, #4]
 8012f8a:	4a31      	ldr	r2, [pc, #196]	; (8013050 <TIM_Base_SetConfig+0x128>)
 8012f8c:	4293      	cmp	r3, r2
 8012f8e:	d02b      	beq.n	8012fe8 <TIM_Base_SetConfig+0xc0>
 8012f90:	687b      	ldr	r3, [r7, #4]
 8012f92:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8012f96:	d027      	beq.n	8012fe8 <TIM_Base_SetConfig+0xc0>
 8012f98:	687b      	ldr	r3, [r7, #4]
 8012f9a:	4a2e      	ldr	r2, [pc, #184]	; (8013054 <TIM_Base_SetConfig+0x12c>)
 8012f9c:	4293      	cmp	r3, r2
 8012f9e:	d023      	beq.n	8012fe8 <TIM_Base_SetConfig+0xc0>
 8012fa0:	687b      	ldr	r3, [r7, #4]
 8012fa2:	4a2d      	ldr	r2, [pc, #180]	; (8013058 <TIM_Base_SetConfig+0x130>)
 8012fa4:	4293      	cmp	r3, r2
 8012fa6:	d01f      	beq.n	8012fe8 <TIM_Base_SetConfig+0xc0>
 8012fa8:	687b      	ldr	r3, [r7, #4]
 8012faa:	4a2c      	ldr	r2, [pc, #176]	; (801305c <TIM_Base_SetConfig+0x134>)
 8012fac:	4293      	cmp	r3, r2
 8012fae:	d01b      	beq.n	8012fe8 <TIM_Base_SetConfig+0xc0>
 8012fb0:	687b      	ldr	r3, [r7, #4]
 8012fb2:	4a2b      	ldr	r2, [pc, #172]	; (8013060 <TIM_Base_SetConfig+0x138>)
 8012fb4:	4293      	cmp	r3, r2
 8012fb6:	d017      	beq.n	8012fe8 <TIM_Base_SetConfig+0xc0>
 8012fb8:	687b      	ldr	r3, [r7, #4]
 8012fba:	4a2a      	ldr	r2, [pc, #168]	; (8013064 <TIM_Base_SetConfig+0x13c>)
 8012fbc:	4293      	cmp	r3, r2
 8012fbe:	d013      	beq.n	8012fe8 <TIM_Base_SetConfig+0xc0>
 8012fc0:	687b      	ldr	r3, [r7, #4]
 8012fc2:	4a29      	ldr	r2, [pc, #164]	; (8013068 <TIM_Base_SetConfig+0x140>)
 8012fc4:	4293      	cmp	r3, r2
 8012fc6:	d00f      	beq.n	8012fe8 <TIM_Base_SetConfig+0xc0>
 8012fc8:	687b      	ldr	r3, [r7, #4]
 8012fca:	4a28      	ldr	r2, [pc, #160]	; (801306c <TIM_Base_SetConfig+0x144>)
 8012fcc:	4293      	cmp	r3, r2
 8012fce:	d00b      	beq.n	8012fe8 <TIM_Base_SetConfig+0xc0>
 8012fd0:	687b      	ldr	r3, [r7, #4]
 8012fd2:	4a27      	ldr	r2, [pc, #156]	; (8013070 <TIM_Base_SetConfig+0x148>)
 8012fd4:	4293      	cmp	r3, r2
 8012fd6:	d007      	beq.n	8012fe8 <TIM_Base_SetConfig+0xc0>
 8012fd8:	687b      	ldr	r3, [r7, #4]
 8012fda:	4a26      	ldr	r2, [pc, #152]	; (8013074 <TIM_Base_SetConfig+0x14c>)
 8012fdc:	4293      	cmp	r3, r2
 8012fde:	d003      	beq.n	8012fe8 <TIM_Base_SetConfig+0xc0>
 8012fe0:	687b      	ldr	r3, [r7, #4]
 8012fe2:	4a25      	ldr	r2, [pc, #148]	; (8013078 <TIM_Base_SetConfig+0x150>)
 8012fe4:	4293      	cmp	r3, r2
 8012fe6:	d101      	bne.n	8012fec <TIM_Base_SetConfig+0xc4>
 8012fe8:	2301      	movs	r3, #1
 8012fea:	e000      	b.n	8012fee <TIM_Base_SetConfig+0xc6>
 8012fec:	2300      	movs	r3, #0
 8012fee:	2b00      	cmp	r3, #0
 8012ff0:	d008      	beq.n	8013004 <TIM_Base_SetConfig+0xdc>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8012ff2:	68fb      	ldr	r3, [r7, #12]
 8012ff4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8012ff8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8012ffa:	683b      	ldr	r3, [r7, #0]
 8012ffc:	68db      	ldr	r3, [r3, #12]
 8012ffe:	68fa      	ldr	r2, [r7, #12]
 8013000:	4313      	orrs	r3, r2
 8013002:	60fb      	str	r3, [r7, #12]
  }

  TIMx->CR1 = tmpcr1;
 8013004:	687b      	ldr	r3, [r7, #4]
 8013006:	68fa      	ldr	r2, [r7, #12]
 8013008:	601a      	str	r2, [r3, #0]

  /* Set the Auto-reload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 801300a:	683b      	ldr	r3, [r7, #0]
 801300c:	689a      	ldr	r2, [r3, #8]
 801300e:	687b      	ldr	r3, [r7, #4]
 8013010:	62da      	str	r2, [r3, #44]	; 0x2c
 
  /* Set the Prescaler value */
  TIMx->PSC = (uint32_t)Structure->Prescaler;
 8013012:	683b      	ldr	r3, [r7, #0]
 8013014:	681a      	ldr	r2, [r3, #0]
 8013016:	687b      	ldr	r3, [r7, #4]
 8013018:	629a      	str	r2, [r3, #40]	; 0x28
    
  if(IS_TIM_ADVANCED_INSTANCE(TIMx) != RESET)  
 801301a:	687b      	ldr	r3, [r7, #4]
 801301c:	4a0c      	ldr	r2, [pc, #48]	; (8013050 <TIM_Base_SetConfig+0x128>)
 801301e:	4293      	cmp	r3, r2
 8013020:	d003      	beq.n	801302a <TIM_Base_SetConfig+0x102>
 8013022:	687b      	ldr	r3, [r7, #4]
 8013024:	4a0e      	ldr	r2, [pc, #56]	; (8013060 <TIM_Base_SetConfig+0x138>)
 8013026:	4293      	cmp	r3, r2
 8013028:	d101      	bne.n	801302e <TIM_Base_SetConfig+0x106>
 801302a:	2301      	movs	r3, #1
 801302c:	e000      	b.n	8013030 <TIM_Base_SetConfig+0x108>
 801302e:	2300      	movs	r3, #0
 8013030:	2b00      	cmp	r3, #0
 8013032:	d003      	beq.n	801303c <TIM_Base_SetConfig+0x114>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8013034:	683b      	ldr	r3, [r7, #0]
 8013036:	691a      	ldr	r2, [r3, #16]
 8013038:	687b      	ldr	r3, [r7, #4]
 801303a:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler 
     and the repetition counter(only for TIM1 and TIM8) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 801303c:	687b      	ldr	r3, [r7, #4]
 801303e:	2201      	movs	r2, #1
 8013040:	615a      	str	r2, [r3, #20]
}
 8013042:	bf00      	nop
 8013044:	3714      	adds	r7, #20
 8013046:	46bd      	mov	sp, r7
 8013048:	f85d 7b04 	ldr.w	r7, [sp], #4
 801304c:	4770      	bx	lr
 801304e:	bf00      	nop
 8013050:	40010000 	.word	0x40010000
 8013054:	40000400 	.word	0x40000400
 8013058:	40000800 	.word	0x40000800
 801305c:	40000c00 	.word	0x40000c00
 8013060:	40010400 	.word	0x40010400
 8013064:	40014000 	.word	0x40014000
 8013068:	40014400 	.word	0x40014400
 801306c:	40014800 	.word	0x40014800
 8013070:	40001800 	.word	0x40001800
 8013074:	40001c00 	.word	0x40001c00
 8013078:	40002000 	.word	0x40002000

0801307c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 801307c:	b480      	push	{r7}
 801307e:	b087      	sub	sp, #28
 8013080:	af00      	add	r7, sp, #0
 8013082:	60f8      	str	r0, [r7, #12]
 8013084:	60b9      	str	r1, [r7, #8]
 8013086:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1 = 0U;
 8013088:	2300      	movs	r3, #0
 801308a:	617b      	str	r3, [r7, #20]
  uint32_t tmpccer = 0U;
 801308c:	2300      	movs	r3, #0
 801308e:	613b      	str	r3, [r7, #16]
  
  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8013090:	68fb      	ldr	r3, [r7, #12]
 8013092:	6a1b      	ldr	r3, [r3, #32]
 8013094:	613b      	str	r3, [r7, #16]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8013096:	68fb      	ldr	r3, [r7, #12]
 8013098:	6a1b      	ldr	r3, [r3, #32]
 801309a:	f023 0201 	bic.w	r2, r3, #1
 801309e:	68fb      	ldr	r3, [r7, #12]
 80130a0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;    
 80130a2:	68fb      	ldr	r3, [r7, #12]
 80130a4:	699b      	ldr	r3, [r3, #24]
 80130a6:	617b      	str	r3, [r7, #20]
  
  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80130a8:	697b      	ldr	r3, [r7, #20]
 80130aa:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80130ae:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80130b0:	687b      	ldr	r3, [r7, #4]
 80130b2:	011b      	lsls	r3, r3, #4
 80130b4:	697a      	ldr	r2, [r7, #20]
 80130b6:	4313      	orrs	r3, r2
 80130b8:	617b      	str	r3, [r7, #20]
  
  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80130ba:	693b      	ldr	r3, [r7, #16]
 80130bc:	f023 030a 	bic.w	r3, r3, #10
 80130c0:	613b      	str	r3, [r7, #16]
  tmpccer |= TIM_ICPolarity;
 80130c2:	693a      	ldr	r2, [r7, #16]
 80130c4:	68bb      	ldr	r3, [r7, #8]
 80130c6:	4313      	orrs	r3, r2
 80130c8:	613b      	str	r3, [r7, #16]
  
  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80130ca:	68fb      	ldr	r3, [r7, #12]
 80130cc:	697a      	ldr	r2, [r7, #20]
 80130ce:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80130d0:	68fb      	ldr	r3, [r7, #12]
 80130d2:	693a      	ldr	r2, [r7, #16]
 80130d4:	621a      	str	r2, [r3, #32]
}
 80130d6:	bf00      	nop
 80130d8:	371c      	adds	r7, #28
 80130da:	46bd      	mov	sp, r7
 80130dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80130e0:	4770      	bx	lr

080130e2 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80130e2:	b480      	push	{r7}
 80130e4:	b087      	sub	sp, #28
 80130e6:	af00      	add	r7, sp, #0
 80130e8:	60f8      	str	r0, [r7, #12]
 80130ea:	60b9      	str	r1, [r7, #8]
 80130ec:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1 = 0U;
 80130ee:	2300      	movs	r3, #0
 80130f0:	617b      	str	r3, [r7, #20]
  uint32_t tmpccer = 0U;
 80130f2:	2300      	movs	r3, #0
 80130f4:	613b      	str	r3, [r7, #16]
  
  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80130f6:	68fb      	ldr	r3, [r7, #12]
 80130f8:	6a1b      	ldr	r3, [r3, #32]
 80130fa:	f023 0210 	bic.w	r2, r3, #16
 80130fe:	68fb      	ldr	r3, [r7, #12]
 8013100:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8013102:	68fb      	ldr	r3, [r7, #12]
 8013104:	699b      	ldr	r3, [r3, #24]
 8013106:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8013108:	68fb      	ldr	r3, [r7, #12]
 801310a:	6a1b      	ldr	r3, [r3, #32]
 801310c:	613b      	str	r3, [r7, #16]
  
  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 801310e:	697b      	ldr	r3, [r7, #20]
 8013110:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8013114:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8013116:	687b      	ldr	r3, [r7, #4]
 8013118:	031b      	lsls	r3, r3, #12
 801311a:	697a      	ldr	r2, [r7, #20]
 801311c:	4313      	orrs	r3, r2
 801311e:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8013120:	693b      	ldr	r3, [r7, #16]
 8013122:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8013126:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8013128:	68bb      	ldr	r3, [r7, #8]
 801312a:	011b      	lsls	r3, r3, #4
 801312c:	693a      	ldr	r2, [r7, #16]
 801312e:	4313      	orrs	r3, r2
 8013130:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8013132:	68fb      	ldr	r3, [r7, #12]
 8013134:	697a      	ldr	r2, [r7, #20]
 8013136:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8013138:	68fb      	ldr	r3, [r7, #12]
 801313a:	693a      	ldr	r2, [r7, #16]
 801313c:	621a      	str	r2, [r3, #32]
}
 801313e:	bf00      	nop
 8013140:	371c      	adds	r7, #28
 8013142:	46bd      	mov	sp, r7
 8013144:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013148:	4770      	bx	lr

0801314a <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint16_t TIM_ITRx)
{
 801314a:	b480      	push	{r7}
 801314c:	b085      	sub	sp, #20
 801314e:	af00      	add	r7, sp, #0
 8013150:	6078      	str	r0, [r7, #4]
 8013152:	460b      	mov	r3, r1
 8013154:	807b      	strh	r3, [r7, #2]
  uint32_t tmpsmcr = 0U;
 8013156:	2300      	movs	r3, #0
 8013158:	60fb      	str	r3, [r7, #12]
  
   /* Get the TIMx SMCR register value */
   tmpsmcr = TIMx->SMCR;
 801315a:	687b      	ldr	r3, [r7, #4]
 801315c:	689b      	ldr	r3, [r3, #8]
 801315e:	60fb      	str	r3, [r7, #12]
   /* Reset the TS Bits */
   tmpsmcr &= ~TIM_SMCR_TS;
 8013160:	68fb      	ldr	r3, [r7, #12]
 8013162:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8013166:	60fb      	str	r3, [r7, #12]
   /* Set the Input Trigger source and the slave mode*/
   tmpsmcr |= TIM_ITRx | TIM_SLAVEMODE_EXTERNAL1;
 8013168:	887b      	ldrh	r3, [r7, #2]
 801316a:	f043 0307 	orr.w	r3, r3, #7
 801316e:	b29b      	uxth	r3, r3
 8013170:	461a      	mov	r2, r3
 8013172:	68fb      	ldr	r3, [r7, #12]
 8013174:	4313      	orrs	r3, r2
 8013176:	60fb      	str	r3, [r7, #12]
   /* Write to TIMx SMCR */
   TIMx->SMCR = tmpsmcr;
 8013178:	687b      	ldr	r3, [r7, #4]
 801317a:	68fa      	ldr	r2, [r7, #12]
 801317c:	609a      	str	r2, [r3, #8]
}
 801317e:	bf00      	nop
 8013180:	3714      	adds	r7, #20
 8013182:	46bd      	mov	sp, r7
 8013184:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013188:	4770      	bx	lr

0801318a <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
static void TIM_ETR_SetConfig(TIM_TypeDef* TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 801318a:	b480      	push	{r7}
 801318c:	b087      	sub	sp, #28
 801318e:	af00      	add	r7, sp, #0
 8013190:	60f8      	str	r0, [r7, #12]
 8013192:	60b9      	str	r1, [r7, #8]
 8013194:	607a      	str	r2, [r7, #4]
 8013196:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr = 0U;
 8013198:	2300      	movs	r3, #0
 801319a:	617b      	str	r3, [r7, #20]

  tmpsmcr = TIMx->SMCR;
 801319c:	68fb      	ldr	r3, [r7, #12]
 801319e:	689b      	ldr	r3, [r3, #8]
 80131a0:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80131a2:	697b      	ldr	r3, [r7, #20]
 80131a4:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80131a8:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8)));
 80131aa:	683b      	ldr	r3, [r7, #0]
 80131ac:	021a      	lsls	r2, r3, #8
 80131ae:	687b      	ldr	r3, [r7, #4]
 80131b0:	431a      	orrs	r2, r3
 80131b2:	68bb      	ldr	r3, [r7, #8]
 80131b4:	4313      	orrs	r3, r2
 80131b6:	697a      	ldr	r2, [r7, #20]
 80131b8:	4313      	orrs	r3, r2
 80131ba:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80131bc:	68fb      	ldr	r3, [r7, #12]
 80131be:	697a      	ldr	r2, [r7, #20]
 80131c0:	609a      	str	r2, [r3, #8]
} 
 80131c2:	bf00      	nop
 80131c4:	371c      	adds	r7, #28
 80131c6:	46bd      	mov	sp, r7
 80131c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80131cc:	4770      	bx	lr

080131ce <HAL_TIMEx_MasterConfigSynchronization>:
  *         contains the selected trigger output (TRGO) and the Master/Slave 
  *         mode. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim, TIM_MasterConfigTypeDef * sMasterConfig)
{
 80131ce:	b480      	push	{r7}
 80131d0:	b083      	sub	sp, #12
 80131d2:	af00      	add	r7, sp, #0
 80131d4:	6078      	str	r0, [r7, #4]
 80131d6:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));
  
  __HAL_LOCK(htim);
 80131d8:	687b      	ldr	r3, [r7, #4]
 80131da:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 80131de:	2b01      	cmp	r3, #1
 80131e0:	d101      	bne.n	80131e6 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80131e2:	2302      	movs	r3, #2
 80131e4:	e032      	b.n	801324c <HAL_TIMEx_MasterConfigSynchronization+0x7e>
 80131e6:	687b      	ldr	r3, [r7, #4]
 80131e8:	2201      	movs	r2, #1
 80131ea:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  
  htim->State = HAL_TIM_STATE_BUSY;
 80131ee:	687b      	ldr	r3, [r7, #4]
 80131f0:	2202      	movs	r2, #2
 80131f2:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Reset the MMS Bits */
  htim->Instance->CR2 &= ~TIM_CR2_MMS;
 80131f6:	687b      	ldr	r3, [r7, #4]
 80131f8:	681b      	ldr	r3, [r3, #0]
 80131fa:	687a      	ldr	r2, [r7, #4]
 80131fc:	6812      	ldr	r2, [r2, #0]
 80131fe:	6852      	ldr	r2, [r2, #4]
 8013200:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 8013204:	605a      	str	r2, [r3, #4]
  /* Select the TRGO source */
  htim->Instance->CR2 |= sMasterConfig->MasterOutputTrigger;
 8013206:	687b      	ldr	r3, [r7, #4]
 8013208:	681b      	ldr	r3, [r3, #0]
 801320a:	687a      	ldr	r2, [r7, #4]
 801320c:	6812      	ldr	r2, [r2, #0]
 801320e:	6851      	ldr	r1, [r2, #4]
 8013210:	683a      	ldr	r2, [r7, #0]
 8013212:	6812      	ldr	r2, [r2, #0]
 8013214:	430a      	orrs	r2, r1
 8013216:	605a      	str	r2, [r3, #4]

  /* Reset the MSM Bit */
  htim->Instance->SMCR &= ~TIM_SMCR_MSM;
 8013218:	687b      	ldr	r3, [r7, #4]
 801321a:	681b      	ldr	r3, [r3, #0]
 801321c:	687a      	ldr	r2, [r7, #4]
 801321e:	6812      	ldr	r2, [r2, #0]
 8013220:	6892      	ldr	r2, [r2, #8]
 8013222:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8013226:	609a      	str	r2, [r3, #8]
  /* Set or Reset the MSM Bit */
  htim->Instance->SMCR |= sMasterConfig->MasterSlaveMode;
 8013228:	687b      	ldr	r3, [r7, #4]
 801322a:	681b      	ldr	r3, [r3, #0]
 801322c:	687a      	ldr	r2, [r7, #4]
 801322e:	6812      	ldr	r2, [r2, #0]
 8013230:	6891      	ldr	r1, [r2, #8]
 8013232:	683a      	ldr	r2, [r7, #0]
 8013234:	6852      	ldr	r2, [r2, #4]
 8013236:	430a      	orrs	r2, r1
 8013238:	609a      	str	r2, [r3, #8]
  
  htim->State = HAL_TIM_STATE_READY;
 801323a:	687b      	ldr	r3, [r7, #4]
 801323c:	2201      	movs	r2, #1
 801323e:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  
  __HAL_UNLOCK(htim);
 8013242:	687b      	ldr	r3, [r7, #4]
 8013244:	2200      	movs	r2, #0
 8013246:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  
  return HAL_OK;
 801324a:	2300      	movs	r3, #0
} 
 801324c:	4618      	mov	r0, r3
 801324e:	370c      	adds	r7, #12
 8013250:	46bd      	mov	sp, r7
 8013252:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013256:	4770      	bx	lr

08013258 <HAL_TIMEx_CommutationCallback>:
  * @param  htim pointer to a TIM_HandleTypeDef structure that contains
  *                the configuration information for TIM module.
  * @retval None
  */
__weak void HAL_TIMEx_CommutationCallback(TIM_HandleTypeDef *htim)
{
 8013258:	b480      	push	{r7}
 801325a:	b083      	sub	sp, #12
 801325c:	af00      	add	r7, sp, #0
 801325e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(htim);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutationCallback could be implemented in the user file
   */
}
 8013260:	bf00      	nop
 8013262:	370c      	adds	r7, #12
 8013264:	46bd      	mov	sp, r7
 8013266:	f85d 7b04 	ldr.w	r7, [sp], #4
 801326a:	4770      	bx	lr

0801326c <HAL_TIMEx_BreakCallback>:
  * @param  htim pointer to a TIM_HandleTypeDef structure that contains
  *                the configuration information for TIM module.
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 801326c:	b480      	push	{r7}
 801326e:	b083      	sub	sp, #12
 8013270:	af00      	add	r7, sp, #0
 8013272:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(htim);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8013274:	bf00      	nop
 8013276:	370c      	adds	r7, #12
 8013278:	46bd      	mov	sp, r7
 801327a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801327e:	4770      	bx	lr

08013280 <HAL_UART_Init>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8013280:	b580      	push	{r7, lr}
 8013282:	b082      	sub	sp, #8
 8013284:	af00      	add	r7, sp, #0
 8013286:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if(huart == NULL)
 8013288:	687b      	ldr	r3, [r7, #4]
 801328a:	2b00      	cmp	r3, #0
 801328c:	d101      	bne.n	8013292 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 801328e:	2301      	movs	r3, #1
 8013290:	e03f      	b.n	8013312 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
  
  if(huart->gState == HAL_UART_STATE_RESET)
 8013292:	687b      	ldr	r3, [r7, #4]
 8013294:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8013298:	b2db      	uxtb	r3, r3
 801329a:	2b00      	cmp	r3, #0
 801329c:	d106      	bne.n	80132ac <HAL_UART_Init+0x2c>
  {  
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 801329e:	687b      	ldr	r3, [r7, #4]
 80132a0:	2200      	movs	r2, #0
 80132a2:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
    /* Init the low level hardware */
    HAL_UART_MspInit(huart);
 80132a6:	6878      	ldr	r0, [r7, #4]
 80132a8:	f011 f9e8 	bl	802467c <HAL_UART_MspInit>
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80132ac:	687b      	ldr	r3, [r7, #4]
 80132ae:	2224      	movs	r2, #36	; 0x24
 80132b0:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80132b4:	687b      	ldr	r3, [r7, #4]
 80132b6:	681b      	ldr	r3, [r3, #0]
 80132b8:	687a      	ldr	r2, [r7, #4]
 80132ba:	6812      	ldr	r2, [r2, #0]
 80132bc:	68d2      	ldr	r2, [r2, #12]
 80132be:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80132c2:	60da      	str	r2, [r3, #12]
  
  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80132c4:	6878      	ldr	r0, [r7, #4]
 80132c6:	f000 fac1 	bl	801384c <UART_SetConfig>
  
  /* In asynchronous mode, the following bits must be kept cleared: 
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80132ca:	687b      	ldr	r3, [r7, #4]
 80132cc:	681b      	ldr	r3, [r3, #0]
 80132ce:	687a      	ldr	r2, [r7, #4]
 80132d0:	6812      	ldr	r2, [r2, #0]
 80132d2:	6912      	ldr	r2, [r2, #16]
 80132d4:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80132d8:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80132da:	687b      	ldr	r3, [r7, #4]
 80132dc:	681b      	ldr	r3, [r3, #0]
 80132de:	687a      	ldr	r2, [r7, #4]
 80132e0:	6812      	ldr	r2, [r2, #0]
 80132e2:	6952      	ldr	r2, [r2, #20]
 80132e4:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80132e8:	615a      	str	r2, [r3, #20]
  
  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80132ea:	687b      	ldr	r3, [r7, #4]
 80132ec:	681b      	ldr	r3, [r3, #0]
 80132ee:	687a      	ldr	r2, [r7, #4]
 80132f0:	6812      	ldr	r2, [r2, #0]
 80132f2:	68d2      	ldr	r2, [r2, #12]
 80132f4:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80132f8:	60da      	str	r2, [r3, #12]
  
  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80132fa:	687b      	ldr	r3, [r7, #4]
 80132fc:	2200      	movs	r2, #0
 80132fe:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState= HAL_UART_STATE_READY;
 8013300:	687b      	ldr	r3, [r7, #4]
 8013302:	2220      	movs	r2, #32
 8013304:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState= HAL_UART_STATE_READY;
 8013308:	687b      	ldr	r3, [r7, #4]
 801330a:	2220      	movs	r2, #32
 801330c:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
  
  return HAL_OK;
 8013310:	2300      	movs	r3, #0
}
 8013312:	4618      	mov	r0, r3
 8013314:	3708      	adds	r7, #8
 8013316:	46bd      	mov	sp, r7
 8013318:	bd80      	pop	{r7, pc}

0801331a <HAL_UART_DeInit>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_DeInit(UART_HandleTypeDef *huart)
{
 801331a:	b580      	push	{r7, lr}
 801331c:	b082      	sub	sp, #8
 801331e:	af00      	add	r7, sp, #0
 8013320:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if(huart == NULL)
 8013322:	687b      	ldr	r3, [r7, #4]
 8013324:	2b00      	cmp	r3, #0
 8013326:	d101      	bne.n	801332c <HAL_UART_DeInit+0x12>
  {
    return HAL_ERROR;
 8013328:	2301      	movs	r3, #1
 801332a:	e016      	b.n	801335a <HAL_UART_DeInit+0x40>
  }
  
  /* Check the parameters */
  assert_param(IS_UART_INSTANCE(huart->Instance));

  huart->gState = HAL_UART_STATE_BUSY;
 801332c:	687b      	ldr	r3, [r7, #4]
 801332e:	2224      	movs	r2, #36	; 0x24
 8013330:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  
  /* DeInit the low level hardware */
  HAL_UART_MspDeInit(huart);
 8013334:	6878      	ldr	r0, [r7, #4]
 8013336:	f011 fa11 	bl	802475c <HAL_UART_MspDeInit>
  
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 801333a:	687b      	ldr	r3, [r7, #4]
 801333c:	2200      	movs	r2, #0
 801333e:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_RESET;
 8013340:	687b      	ldr	r3, [r7, #4]
 8013342:	2200      	movs	r2, #0
 8013344:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_RESET;
 8013348:	687b      	ldr	r3, [r7, #4]
 801334a:	2200      	movs	r2, #0
 801334c:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  /* Process Lock */
  __HAL_UNLOCK(huart);
 8013350:	687b      	ldr	r3, [r7, #4]
 8013352:	2200      	movs	r2, #0
 8013354:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  return HAL_OK;
 8013358:	2300      	movs	r3, #0
}
 801335a:	4618      	mov	r0, r3
 801335c:	3708      	adds	r7, #8
 801335e:	46bd      	mov	sp, r7
 8013360:	bd80      	pop	{r7, pc}

08013362 <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer
  * @param  Size Amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8013362:	b480      	push	{r7}
 8013364:	b085      	sub	sp, #20
 8013366:	af00      	add	r7, sp, #0
 8013368:	60f8      	str	r0, [r7, #12]
 801336a:	60b9      	str	r1, [r7, #8]
 801336c:	4613      	mov	r3, r2
 801336e:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */ 
  if(huart->RxState == HAL_UART_STATE_READY)
 8013370:	68fb      	ldr	r3, [r7, #12]
 8013372:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 8013376:	b2db      	uxtb	r3, r3
 8013378:	2b20      	cmp	r3, #32
 801337a:	d138      	bne.n	80133ee <HAL_UART_Receive_IT+0x8c>
  {
    if((pData == NULL ) || (Size == 0)) 
 801337c:	68bb      	ldr	r3, [r7, #8]
 801337e:	2b00      	cmp	r3, #0
 8013380:	d002      	beq.n	8013388 <HAL_UART_Receive_IT+0x26>
 8013382:	88fb      	ldrh	r3, [r7, #6]
 8013384:	2b00      	cmp	r3, #0
 8013386:	d101      	bne.n	801338c <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8013388:	2301      	movs	r3, #1
 801338a:	e031      	b.n	80133f0 <HAL_UART_Receive_IT+0x8e>
    }
    
    /* Process Locked */
    __HAL_LOCK(huart);
 801338c:	68fb      	ldr	r3, [r7, #12]
 801338e:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8013392:	2b01      	cmp	r3, #1
 8013394:	d101      	bne.n	801339a <HAL_UART_Receive_IT+0x38>
 8013396:	2302      	movs	r3, #2
 8013398:	e02a      	b.n	80133f0 <HAL_UART_Receive_IT+0x8e>
 801339a:	68fb      	ldr	r3, [r7, #12]
 801339c:	2201      	movs	r2, #1
 801339e:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
    
    huart->pRxBuffPtr = pData;
 80133a2:	68fb      	ldr	r3, [r7, #12]
 80133a4:	68ba      	ldr	r2, [r7, #8]
 80133a6:	629a      	str	r2, [r3, #40]	; 0x28
    huart->RxXferSize = Size;
 80133a8:	68fb      	ldr	r3, [r7, #12]
 80133aa:	88fa      	ldrh	r2, [r7, #6]
 80133ac:	859a      	strh	r2, [r3, #44]	; 0x2c
    huart->RxXferCount = Size;
 80133ae:	68fb      	ldr	r3, [r7, #12]
 80133b0:	88fa      	ldrh	r2, [r7, #6]
 80133b2:	85da      	strh	r2, [r3, #46]	; 0x2e
    
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80133b4:	68fb      	ldr	r3, [r7, #12]
 80133b6:	2200      	movs	r2, #0
 80133b8:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 80133ba:	68fb      	ldr	r3, [r7, #12]
 80133bc:	2222      	movs	r2, #34	; 0x22
 80133be:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
    
    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 80133c2:	68fb      	ldr	r3, [r7, #12]
 80133c4:	2200      	movs	r2, #0
 80133c6:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
        
    /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
    SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80133ca:	68fb      	ldr	r3, [r7, #12]
 80133cc:	681b      	ldr	r3, [r3, #0]
 80133ce:	68fa      	ldr	r2, [r7, #12]
 80133d0:	6812      	ldr	r2, [r2, #0]
 80133d2:	6952      	ldr	r2, [r2, #20]
 80133d4:	f042 0201 	orr.w	r2, r2, #1
 80133d8:	615a      	str	r2, [r3, #20]

    /* Enable the UART Parity Error and Data Register not empty Interrupts */
    SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE);
 80133da:	68fb      	ldr	r3, [r7, #12]
 80133dc:	681b      	ldr	r3, [r3, #0]
 80133de:	68fa      	ldr	r2, [r7, #12]
 80133e0:	6812      	ldr	r2, [r2, #0]
 80133e2:	68d2      	ldr	r2, [r2, #12]
 80133e4:	f442 7290 	orr.w	r2, r2, #288	; 0x120
 80133e8:	60da      	str	r2, [r3, #12]
    
    return HAL_OK;
 80133ea:	2300      	movs	r3, #0
 80133ec:	e000      	b.n	80133f0 <HAL_UART_Receive_IT+0x8e>
  }
  else
  {
    return HAL_BUSY; 
 80133ee:	2302      	movs	r3, #2
  }
}
 80133f0:	4618      	mov	r0, r3
 80133f2:	3714      	adds	r7, #20
 80133f4:	46bd      	mov	sp, r7
 80133f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80133fa:	4770      	bx	lr

080133fc <HAL_UART_IRQHandler>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80133fc:	b580      	push	{r7, lr}
 80133fe:	b088      	sub	sp, #32
 8013400:	af00      	add	r7, sp, #0
 8013402:	6078      	str	r0, [r7, #4]
   uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8013404:	687b      	ldr	r3, [r7, #4]
 8013406:	681b      	ldr	r3, [r3, #0]
 8013408:	681b      	ldr	r3, [r3, #0]
 801340a:	61fb      	str	r3, [r7, #28]
   uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 801340c:	687b      	ldr	r3, [r7, #4]
 801340e:	681b      	ldr	r3, [r3, #0]
 8013410:	68db      	ldr	r3, [r3, #12]
 8013412:	61bb      	str	r3, [r7, #24]
   uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8013414:	687b      	ldr	r3, [r7, #4]
 8013416:	681b      	ldr	r3, [r3, #0]
 8013418:	695b      	ldr	r3, [r3, #20]
 801341a:	617b      	str	r3, [r7, #20]
   uint32_t errorflags = 0x00U;
 801341c:	2300      	movs	r3, #0
 801341e:	613b      	str	r3, [r7, #16]
   uint32_t dmarequest = 0x00U;
 8013420:	2300      	movs	r3, #0
 8013422:	60fb      	str	r3, [r7, #12]

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8013424:	69fb      	ldr	r3, [r7, #28]
 8013426:	f003 030f 	and.w	r3, r3, #15
 801342a:	613b      	str	r3, [r7, #16]
  if(errorflags == RESET)
 801342c:	693b      	ldr	r3, [r7, #16]
 801342e:	2b00      	cmp	r3, #0
 8013430:	d10d      	bne.n	801344e <HAL_UART_IRQHandler+0x52>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if(((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8013432:	69fb      	ldr	r3, [r7, #28]
 8013434:	f003 0320 	and.w	r3, r3, #32
 8013438:	2b00      	cmp	r3, #0
 801343a:	d008      	beq.n	801344e <HAL_UART_IRQHandler+0x52>
 801343c:	69bb      	ldr	r3, [r7, #24]
 801343e:	f003 0320 	and.w	r3, r3, #32
 8013442:	2b00      	cmp	r3, #0
 8013444:	d003      	beq.n	801344e <HAL_UART_IRQHandler+0x52>
    {
      UART_Receive_IT(huart);
 8013446:	6878      	ldr	r0, [r7, #4]
 8013448:	f000 f987 	bl	801375a <UART_Receive_IT>
      return;
 801344c:	e0cc      	b.n	80135e8 <HAL_UART_IRQHandler+0x1ec>
    }
  }  

  /* If some errors occur */
  if((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 801344e:	693b      	ldr	r3, [r7, #16]
 8013450:	2b00      	cmp	r3, #0
 8013452:	f000 80ab 	beq.w	80135ac <HAL_UART_IRQHandler+0x1b0>
 8013456:	697b      	ldr	r3, [r7, #20]
 8013458:	f003 0301 	and.w	r3, r3, #1
 801345c:	2b00      	cmp	r3, #0
 801345e:	d105      	bne.n	801346c <HAL_UART_IRQHandler+0x70>
 8013460:	69bb      	ldr	r3, [r7, #24]
 8013462:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8013466:	2b00      	cmp	r3, #0
 8013468:	f000 80a0 	beq.w	80135ac <HAL_UART_IRQHandler+0x1b0>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if(((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 801346c:	69fb      	ldr	r3, [r7, #28]
 801346e:	f003 0301 	and.w	r3, r3, #1
 8013472:	2b00      	cmp	r3, #0
 8013474:	d00a      	beq.n	801348c <HAL_UART_IRQHandler+0x90>
 8013476:	69bb      	ldr	r3, [r7, #24]
 8013478:	f403 7380 	and.w	r3, r3, #256	; 0x100
 801347c:	2b00      	cmp	r3, #0
 801347e:	d005      	beq.n	801348c <HAL_UART_IRQHandler+0x90>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8013480:	687b      	ldr	r3, [r7, #4]
 8013482:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8013484:	f043 0201 	orr.w	r2, r3, #1
 8013488:	687b      	ldr	r3, [r7, #4]
 801348a:	63da      	str	r2, [r3, #60]	; 0x3c
    }
    
    /* UART noise error interrupt occurred -----------------------------------*/
    if(((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 801348c:	69fb      	ldr	r3, [r7, #28]
 801348e:	f003 0304 	and.w	r3, r3, #4
 8013492:	2b00      	cmp	r3, #0
 8013494:	d00a      	beq.n	80134ac <HAL_UART_IRQHandler+0xb0>
 8013496:	697b      	ldr	r3, [r7, #20]
 8013498:	f003 0301 	and.w	r3, r3, #1
 801349c:	2b00      	cmp	r3, #0
 801349e:	d005      	beq.n	80134ac <HAL_UART_IRQHandler+0xb0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80134a0:	687b      	ldr	r3, [r7, #4]
 80134a2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80134a4:	f043 0202 	orr.w	r2, r3, #2
 80134a8:	687b      	ldr	r3, [r7, #4]
 80134aa:	63da      	str	r2, [r3, #60]	; 0x3c
    }
    
    /* UART frame error interrupt occurred -----------------------------------*/
    if(((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80134ac:	69fb      	ldr	r3, [r7, #28]
 80134ae:	f003 0302 	and.w	r3, r3, #2
 80134b2:	2b00      	cmp	r3, #0
 80134b4:	d00a      	beq.n	80134cc <HAL_UART_IRQHandler+0xd0>
 80134b6:	697b      	ldr	r3, [r7, #20]
 80134b8:	f003 0301 	and.w	r3, r3, #1
 80134bc:	2b00      	cmp	r3, #0
 80134be:	d005      	beq.n	80134cc <HAL_UART_IRQHandler+0xd0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80134c0:	687b      	ldr	r3, [r7, #4]
 80134c2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80134c4:	f043 0204 	orr.w	r2, r3, #4
 80134c8:	687b      	ldr	r3, [r7, #4]
 80134ca:	63da      	str	r2, [r3, #60]	; 0x3c
    }
    
    /* UART Over-Run interrupt occurred --------------------------------------*/
    if(((isrflags & USART_SR_ORE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80134cc:	69fb      	ldr	r3, [r7, #28]
 80134ce:	f003 0308 	and.w	r3, r3, #8
 80134d2:	2b00      	cmp	r3, #0
 80134d4:	d00a      	beq.n	80134ec <HAL_UART_IRQHandler+0xf0>
 80134d6:	697b      	ldr	r3, [r7, #20]
 80134d8:	f003 0301 	and.w	r3, r3, #1
 80134dc:	2b00      	cmp	r3, #0
 80134de:	d005      	beq.n	80134ec <HAL_UART_IRQHandler+0xf0>
    { 
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80134e0:	687b      	ldr	r3, [r7, #4]
 80134e2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80134e4:	f043 0208 	orr.w	r2, r3, #8
 80134e8:	687b      	ldr	r3, [r7, #4]
 80134ea:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* Call UART Error Call back function if need be --------------------------*/    
    if(huart->ErrorCode != HAL_UART_ERROR_NONE)
 80134ec:	687b      	ldr	r3, [r7, #4]
 80134ee:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80134f0:	2b00      	cmp	r3, #0
 80134f2:	d078      	beq.n	80135e6 <HAL_UART_IRQHandler+0x1ea>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if(((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80134f4:	69fb      	ldr	r3, [r7, #28]
 80134f6:	f003 0320 	and.w	r3, r3, #32
 80134fa:	2b00      	cmp	r3, #0
 80134fc:	d007      	beq.n	801350e <HAL_UART_IRQHandler+0x112>
 80134fe:	69bb      	ldr	r3, [r7, #24]
 8013500:	f003 0320 	and.w	r3, r3, #32
 8013504:	2b00      	cmp	r3, #0
 8013506:	d002      	beq.n	801350e <HAL_UART_IRQHandler+0x112>
      {
        UART_Receive_IT(huart);
 8013508:	6878      	ldr	r0, [r7, #4]
 801350a:	f000 f926 	bl	801375a <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 801350e:	687b      	ldr	r3, [r7, #4]
 8013510:	681b      	ldr	r3, [r3, #0]
 8013512:	695b      	ldr	r3, [r3, #20]
 8013514:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8013518:	2b00      	cmp	r3, #0
 801351a:	bf14      	ite	ne
 801351c:	2301      	movne	r3, #1
 801351e:	2300      	moveq	r3, #0
 8013520:	b2db      	uxtb	r3, r3
 8013522:	60fb      	str	r3, [r7, #12]
      if(((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8013524:	687b      	ldr	r3, [r7, #4]
 8013526:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8013528:	f003 0308 	and.w	r3, r3, #8
 801352c:	2b00      	cmp	r3, #0
 801352e:	d102      	bne.n	8013536 <HAL_UART_IRQHandler+0x13a>
 8013530:	68fb      	ldr	r3, [r7, #12]
 8013532:	2b00      	cmp	r3, #0
 8013534:	d031      	beq.n	801359a <HAL_UART_IRQHandler+0x19e>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8013536:	6878      	ldr	r0, [r7, #4]
 8013538:	f000 f870 	bl	801361c <UART_EndRxTransfer>
        
        /* Disable the UART DMA Rx request if enabled */
        if(HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 801353c:	687b      	ldr	r3, [r7, #4]
 801353e:	681b      	ldr	r3, [r3, #0]
 8013540:	695b      	ldr	r3, [r3, #20]
 8013542:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8013546:	2b00      	cmp	r3, #0
 8013548:	d023      	beq.n	8013592 <HAL_UART_IRQHandler+0x196>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 801354a:	687b      	ldr	r3, [r7, #4]
 801354c:	681b      	ldr	r3, [r3, #0]
 801354e:	687a      	ldr	r2, [r7, #4]
 8013550:	6812      	ldr	r2, [r2, #0]
 8013552:	6952      	ldr	r2, [r2, #20]
 8013554:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8013558:	615a      	str	r2, [r3, #20]
          
          /* Abort the UART DMA Rx channel */
          if(huart->hdmarx != NULL)
 801355a:	687b      	ldr	r3, [r7, #4]
 801355c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 801355e:	2b00      	cmp	r3, #0
 8013560:	d013      	beq.n	801358a <HAL_UART_IRQHandler+0x18e>
          {
            /* Set the UART DMA Abort callback : 
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8013562:	687b      	ldr	r3, [r7, #4]
 8013564:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8013566:	4a22      	ldr	r2, [pc, #136]	; (80135f0 <HAL_UART_IRQHandler+0x1f4>)
 8013568:	651a      	str	r2, [r3, #80]	; 0x50
            if(HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 801356a:	687b      	ldr	r3, [r7, #4]
 801356c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 801356e:	4618      	mov	r0, r3
 8013570:	f7fd f868 	bl	8010644 <HAL_DMA_Abort_IT>
 8013574:	4603      	mov	r3, r0
 8013576:	2b00      	cmp	r3, #0
 8013578:	d016      	beq.n	80135a8 <HAL_UART_IRQHandler+0x1ac>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 801357a:	687b      	ldr	r3, [r7, #4]
 801357c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 801357e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8013580:	687a      	ldr	r2, [r7, #4]
 8013582:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8013584:	4610      	mov	r0, r2
 8013586:	4798      	blx	r3
        if(HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8013588:	e00e      	b.n	80135a8 <HAL_UART_IRQHandler+0x1ac>
            }
          }
          else
          {
            /* Call user error callback */
            HAL_UART_ErrorCallback(huart);
 801358a:	6878      	ldr	r0, [r7, #4]
 801358c:	f000 f83c 	bl	8013608 <HAL_UART_ErrorCallback>
        if(HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8013590:	e00a      	b.n	80135a8 <HAL_UART_IRQHandler+0x1ac>
          }
        }
        else
        {
          /* Call user error callback */
          HAL_UART_ErrorCallback(huart);
 8013592:	6878      	ldr	r0, [r7, #4]
 8013594:	f000 f838 	bl	8013608 <HAL_UART_ErrorCallback>
        if(HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8013598:	e006      	b.n	80135a8 <HAL_UART_IRQHandler+0x1ac>
      }
      else
      {
        /* Non Blocking error : transfer could go on. 
           Error is notified to user through user error callback */
        HAL_UART_ErrorCallback(huart);
 801359a:	6878      	ldr	r0, [r7, #4]
 801359c:	f000 f834 	bl	8013608 <HAL_UART_ErrorCallback>
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80135a0:	687b      	ldr	r3, [r7, #4]
 80135a2:	2200      	movs	r2, #0
 80135a4:	63da      	str	r2, [r3, #60]	; 0x3c
      }
    }
    return;
 80135a6:	e01e      	b.n	80135e6 <HAL_UART_IRQHandler+0x1ea>
        if(HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80135a8:	bf00      	nop
    return;
 80135aa:	e01c      	b.n	80135e6 <HAL_UART_IRQHandler+0x1ea>
  } /* End if some error occurs */

  /* UART in mode Transmitter ------------------------------------------------*/
  if(((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 80135ac:	69fb      	ldr	r3, [r7, #28]
 80135ae:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80135b2:	2b00      	cmp	r3, #0
 80135b4:	d008      	beq.n	80135c8 <HAL_UART_IRQHandler+0x1cc>
 80135b6:	69bb      	ldr	r3, [r7, #24]
 80135b8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80135bc:	2b00      	cmp	r3, #0
 80135be:	d003      	beq.n	80135c8 <HAL_UART_IRQHandler+0x1cc>
  {
    UART_Transmit_IT(huart);
 80135c0:	6878      	ldr	r0, [r7, #4]
 80135c2:	f000 f85d 	bl	8013680 <UART_Transmit_IT>
    return;
 80135c6:	e00f      	b.n	80135e8 <HAL_UART_IRQHandler+0x1ec>
  }
  
  /* UART in mode Transmitter end --------------------------------------------*/
  if(((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 80135c8:	69fb      	ldr	r3, [r7, #28]
 80135ca:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80135ce:	2b00      	cmp	r3, #0
 80135d0:	d00a      	beq.n	80135e8 <HAL_UART_IRQHandler+0x1ec>
 80135d2:	69bb      	ldr	r3, [r7, #24]
 80135d4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80135d8:	2b00      	cmp	r3, #0
 80135da:	d005      	beq.n	80135e8 <HAL_UART_IRQHandler+0x1ec>
  {
    UART_EndTransmit_IT(huart);
 80135dc:	6878      	ldr	r0, [r7, #4]
 80135de:	f000 f8a4 	bl	801372a <UART_EndTransmit_IT>
    return;
 80135e2:	bf00      	nop
 80135e4:	e000      	b.n	80135e8 <HAL_UART_IRQHandler+0x1ec>
    return;
 80135e6:	bf00      	nop
  }
}
 80135e8:	3720      	adds	r7, #32
 80135ea:	46bd      	mov	sp, r7
 80135ec:	bd80      	pop	{r7, pc}
 80135ee:	bf00      	nop
 80135f0:	08013659 	.word	0x08013659

080135f4 <HAL_UART_TxCpltCallback>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
 __weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80135f4:	b480      	push	{r7}
 80135f6:	b083      	sub	sp, #12
 80135f8:	af00      	add	r7, sp, #0
 80135fa:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */ 
}
 80135fc:	bf00      	nop
 80135fe:	370c      	adds	r7, #12
 8013600:	46bd      	mov	sp, r7
 8013602:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013606:	4770      	bx	lr

08013608 <HAL_UART_ErrorCallback>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
 __weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8013608:	b480      	push	{r7}
 801360a:	b083      	sub	sp, #12
 801360c:	af00      	add	r7, sp, #0
 801360e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart); 
  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */ 
}
 8013610:	bf00      	nop
 8013612:	370c      	adds	r7, #12
 8013614:	46bd      	mov	sp, r7
 8013616:	f85d 7b04 	ldr.w	r7, [sp], #4
 801361a:	4770      	bx	lr

0801361c <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 801361c:	b480      	push	{r7}
 801361e:	b083      	sub	sp, #12
 8013620:	af00      	add	r7, sp, #0
 8013622:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8013624:	687b      	ldr	r3, [r7, #4]
 8013626:	681b      	ldr	r3, [r3, #0]
 8013628:	687a      	ldr	r2, [r7, #4]
 801362a:	6812      	ldr	r2, [r2, #0]
 801362c:	68d2      	ldr	r2, [r2, #12]
 801362e:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8013632:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8013634:	687b      	ldr	r3, [r7, #4]
 8013636:	681b      	ldr	r3, [r3, #0]
 8013638:	687a      	ldr	r2, [r7, #4]
 801363a:	6812      	ldr	r2, [r2, #0]
 801363c:	6952      	ldr	r2, [r2, #20]
 801363e:	f022 0201 	bic.w	r2, r2, #1
 8013642:	615a      	str	r2, [r3, #20]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8013644:	687b      	ldr	r3, [r7, #4]
 8013646:	2220      	movs	r2, #32
 8013648:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
}
 801364c:	bf00      	nop
 801364e:	370c      	adds	r7, #12
 8013650:	46bd      	mov	sp, r7
 8013652:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013656:	4770      	bx	lr

08013658 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8013658:	b580      	push	{r7, lr}
 801365a:	b084      	sub	sp, #16
 801365c:	af00      	add	r7, sp, #0
 801365e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef* huart = ( UART_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8013660:	687b      	ldr	r3, [r7, #4]
 8013662:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8013664:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8013666:	68fb      	ldr	r3, [r7, #12]
 8013668:	2200      	movs	r2, #0
 801366a:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0U;
 801366c:	68fb      	ldr	r3, [r7, #12]
 801366e:	2200      	movs	r2, #0
 8013670:	84da      	strh	r2, [r3, #38]	; 0x26

  HAL_UART_ErrorCallback(huart);
 8013672:	68f8      	ldr	r0, [r7, #12]
 8013674:	f7ff ffc8 	bl	8013608 <HAL_UART_ErrorCallback>
}
 8013678:	bf00      	nop
 801367a:	3710      	adds	r7, #16
 801367c:	46bd      	mov	sp, r7
 801367e:	bd80      	pop	{r7, pc}

08013680 <UART_Transmit_IT>:
  * @param  huart Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8013680:	b480      	push	{r7}
 8013682:	b085      	sub	sp, #20
 8013684:	af00      	add	r7, sp, #0
 8013686:	6078      	str	r0, [r7, #4]
  uint16_t* tmp;
  
  /* Check that a Tx process is ongoing */
  if(huart->gState == HAL_UART_STATE_BUSY_TX)
 8013688:	687b      	ldr	r3, [r7, #4]
 801368a:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 801368e:	b2db      	uxtb	r3, r3
 8013690:	2b21      	cmp	r3, #33	; 0x21
 8013692:	d143      	bne.n	801371c <UART_Transmit_IT+0x9c>
  {
    if(huart->Init.WordLength == UART_WORDLENGTH_9B)
 8013694:	687b      	ldr	r3, [r7, #4]
 8013696:	689b      	ldr	r3, [r3, #8]
 8013698:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 801369c:	d119      	bne.n	80136d2 <UART_Transmit_IT+0x52>
    {
      tmp = (uint16_t*) huart->pTxBuffPtr;
 801369e:	687b      	ldr	r3, [r7, #4]
 80136a0:	6a1b      	ldr	r3, [r3, #32]
 80136a2:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 80136a4:	687b      	ldr	r3, [r7, #4]
 80136a6:	681b      	ldr	r3, [r3, #0]
 80136a8:	68fa      	ldr	r2, [r7, #12]
 80136aa:	8812      	ldrh	r2, [r2, #0]
 80136ac:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80136b0:	605a      	str	r2, [r3, #4]
      if(huart->Init.Parity == UART_PARITY_NONE)
 80136b2:	687b      	ldr	r3, [r7, #4]
 80136b4:	691b      	ldr	r3, [r3, #16]
 80136b6:	2b00      	cmp	r3, #0
 80136b8:	d105      	bne.n	80136c6 <UART_Transmit_IT+0x46>
      {
        huart->pTxBuffPtr += 2U;
 80136ba:	687b      	ldr	r3, [r7, #4]
 80136bc:	6a1b      	ldr	r3, [r3, #32]
 80136be:	1c9a      	adds	r2, r3, #2
 80136c0:	687b      	ldr	r3, [r7, #4]
 80136c2:	621a      	str	r2, [r3, #32]
 80136c4:	e00e      	b.n	80136e4 <UART_Transmit_IT+0x64>
      }
      else
      {
        huart->pTxBuffPtr += 1U;
 80136c6:	687b      	ldr	r3, [r7, #4]
 80136c8:	6a1b      	ldr	r3, [r3, #32]
 80136ca:	1c5a      	adds	r2, r3, #1
 80136cc:	687b      	ldr	r3, [r7, #4]
 80136ce:	621a      	str	r2, [r3, #32]
 80136d0:	e008      	b.n	80136e4 <UART_Transmit_IT+0x64>
      }
    } 
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 80136d2:	687b      	ldr	r3, [r7, #4]
 80136d4:	681a      	ldr	r2, [r3, #0]
 80136d6:	687b      	ldr	r3, [r7, #4]
 80136d8:	6a1b      	ldr	r3, [r3, #32]
 80136da:	1c58      	adds	r0, r3, #1
 80136dc:	6879      	ldr	r1, [r7, #4]
 80136de:	6208      	str	r0, [r1, #32]
 80136e0:	781b      	ldrb	r3, [r3, #0]
 80136e2:	6053      	str	r3, [r2, #4]
    }

    if(--huart->TxXferCount == 0U)
 80136e4:	687b      	ldr	r3, [r7, #4]
 80136e6:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80136e8:	b29b      	uxth	r3, r3
 80136ea:	3b01      	subs	r3, #1
 80136ec:	b29b      	uxth	r3, r3
 80136ee:	687a      	ldr	r2, [r7, #4]
 80136f0:	4619      	mov	r1, r3
 80136f2:	84d1      	strh	r1, [r2, #38]	; 0x26
 80136f4:	2b00      	cmp	r3, #0
 80136f6:	d10f      	bne.n	8013718 <UART_Transmit_IT+0x98>
    {
      /* Disable the UART Transmit Complete Interrupt */
      CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE);
 80136f8:	687b      	ldr	r3, [r7, #4]
 80136fa:	681b      	ldr	r3, [r3, #0]
 80136fc:	687a      	ldr	r2, [r7, #4]
 80136fe:	6812      	ldr	r2, [r2, #0]
 8013700:	68d2      	ldr	r2, [r2, #12]
 8013702:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8013706:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */    
      SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8013708:	687b      	ldr	r3, [r7, #4]
 801370a:	681b      	ldr	r3, [r3, #0]
 801370c:	687a      	ldr	r2, [r7, #4]
 801370e:	6812      	ldr	r2, [r2, #0]
 8013710:	68d2      	ldr	r2, [r2, #12]
 8013712:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8013716:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8013718:	2300      	movs	r3, #0
 801371a:	e000      	b.n	801371e <UART_Transmit_IT+0x9e>
  }
  else
  {
    return HAL_BUSY;
 801371c:	2302      	movs	r3, #2
  }
}
 801371e:	4618      	mov	r0, r3
 8013720:	3714      	adds	r7, #20
 8013722:	46bd      	mov	sp, r7
 8013724:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013728:	4770      	bx	lr

0801372a <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 801372a:	b580      	push	{r7, lr}
 801372c:	b082      	sub	sp, #8
 801372e:	af00      	add	r7, sp, #0
 8013730:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */    
  CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8013732:	687b      	ldr	r3, [r7, #4]
 8013734:	681b      	ldr	r3, [r3, #0]
 8013736:	687a      	ldr	r2, [r7, #4]
 8013738:	6812      	ldr	r2, [r2, #0]
 801373a:	68d2      	ldr	r2, [r2, #12]
 801373c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8013740:	60da      	str	r2, [r3, #12]
  
  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8013742:	687b      	ldr	r3, [r7, #4]
 8013744:	2220      	movs	r2, #32
 8013746:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
    
  HAL_UART_TxCpltCallback(huart);
 801374a:	6878      	ldr	r0, [r7, #4]
 801374c:	f7ff ff52 	bl	80135f4 <HAL_UART_TxCpltCallback>
  
  return HAL_OK;
 8013750:	2300      	movs	r3, #0
}
 8013752:	4618      	mov	r0, r3
 8013754:	3708      	adds	r7, #8
 8013756:	46bd      	mov	sp, r7
 8013758:	bd80      	pop	{r7, pc}

0801375a <UART_Receive_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 801375a:	b580      	push	{r7, lr}
 801375c:	b084      	sub	sp, #16
 801375e:	af00      	add	r7, sp, #0
 8013760:	6078      	str	r0, [r7, #4]
  uint16_t* tmp;
  
  /* Check that a Rx process is ongoing */
  if(huart->RxState == HAL_UART_STATE_BUSY_RX) 
 8013762:	687b      	ldr	r3, [r7, #4]
 8013764:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 8013768:	b2db      	uxtb	r3, r3
 801376a:	2b22      	cmp	r3, #34	; 0x22
 801376c:	d169      	bne.n	8013842 <UART_Receive_IT+0xe8>
  {
    if(huart->Init.WordLength == UART_WORDLENGTH_9B)
 801376e:	687b      	ldr	r3, [r7, #4]
 8013770:	689b      	ldr	r3, [r3, #8]
 8013772:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8013776:	d123      	bne.n	80137c0 <UART_Receive_IT+0x66>
    {
      tmp = (uint16_t*) huart->pRxBuffPtr;
 8013778:	687b      	ldr	r3, [r7, #4]
 801377a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 801377c:	60fb      	str	r3, [r7, #12]
      if(huart->Init.Parity == UART_PARITY_NONE)
 801377e:	687b      	ldr	r3, [r7, #4]
 8013780:	691b      	ldr	r3, [r3, #16]
 8013782:	2b00      	cmp	r3, #0
 8013784:	d10e      	bne.n	80137a4 <UART_Receive_IT+0x4a>
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8013786:	687b      	ldr	r3, [r7, #4]
 8013788:	681b      	ldr	r3, [r3, #0]
 801378a:	685b      	ldr	r3, [r3, #4]
 801378c:	b29b      	uxth	r3, r3
 801378e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8013792:	b29a      	uxth	r2, r3
 8013794:	68fb      	ldr	r3, [r7, #12]
 8013796:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 2U;
 8013798:	687b      	ldr	r3, [r7, #4]
 801379a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 801379c:	1c9a      	adds	r2, r3, #2
 801379e:	687b      	ldr	r3, [r7, #4]
 80137a0:	629a      	str	r2, [r3, #40]	; 0x28
 80137a2:	e029      	b.n	80137f8 <UART_Receive_IT+0x9e>
      }
      else
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x00FF);
 80137a4:	687b      	ldr	r3, [r7, #4]
 80137a6:	681b      	ldr	r3, [r3, #0]
 80137a8:	685b      	ldr	r3, [r3, #4]
 80137aa:	b29b      	uxth	r3, r3
 80137ac:	b2db      	uxtb	r3, r3
 80137ae:	b29a      	uxth	r2, r3
 80137b0:	68fb      	ldr	r3, [r7, #12]
 80137b2:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 1U;
 80137b4:	687b      	ldr	r3, [r7, #4]
 80137b6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80137b8:	1c5a      	adds	r2, r3, #1
 80137ba:	687b      	ldr	r3, [r7, #4]
 80137bc:	629a      	str	r2, [r3, #40]	; 0x28
 80137be:	e01b      	b.n	80137f8 <UART_Receive_IT+0x9e>
      }
    }
    else
    {
      if(huart->Init.Parity == UART_PARITY_NONE)
 80137c0:	687b      	ldr	r3, [r7, #4]
 80137c2:	691b      	ldr	r3, [r3, #16]
 80137c4:	2b00      	cmp	r3, #0
 80137c6:	d10a      	bne.n	80137de <UART_Receive_IT+0x84>
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 80137c8:	687b      	ldr	r3, [r7, #4]
 80137ca:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80137cc:	1c59      	adds	r1, r3, #1
 80137ce:	687a      	ldr	r2, [r7, #4]
 80137d0:	6291      	str	r1, [r2, #40]	; 0x28
 80137d2:	687a      	ldr	r2, [r7, #4]
 80137d4:	6812      	ldr	r2, [r2, #0]
 80137d6:	6852      	ldr	r2, [r2, #4]
 80137d8:	b2d2      	uxtb	r2, r2
 80137da:	701a      	strb	r2, [r3, #0]
 80137dc:	e00c      	b.n	80137f8 <UART_Receive_IT+0x9e>
      }
      else
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 80137de:	687b      	ldr	r3, [r7, #4]
 80137e0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80137e2:	1c59      	adds	r1, r3, #1
 80137e4:	687a      	ldr	r2, [r7, #4]
 80137e6:	6291      	str	r1, [r2, #40]	; 0x28
 80137e8:	687a      	ldr	r2, [r7, #4]
 80137ea:	6812      	ldr	r2, [r2, #0]
 80137ec:	6852      	ldr	r2, [r2, #4]
 80137ee:	b2d2      	uxtb	r2, r2
 80137f0:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 80137f4:	b2d2      	uxtb	r2, r2
 80137f6:	701a      	strb	r2, [r3, #0]
      }
    }

    if(--huart->RxXferCount == 0U)
 80137f8:	687b      	ldr	r3, [r7, #4]
 80137fa:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80137fc:	b29b      	uxth	r3, r3
 80137fe:	3b01      	subs	r3, #1
 8013800:	b29b      	uxth	r3, r3
 8013802:	687a      	ldr	r2, [r7, #4]
 8013804:	4619      	mov	r1, r3
 8013806:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8013808:	2b00      	cmp	r3, #0
 801380a:	d118      	bne.n	801383e <UART_Receive_IT+0xe4>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 801380c:	687b      	ldr	r3, [r7, #4]
 801380e:	681b      	ldr	r3, [r3, #0]
 8013810:	687a      	ldr	r2, [r7, #4]
 8013812:	6812      	ldr	r2, [r2, #0]
 8013814:	68d2      	ldr	r2, [r2, #12]
 8013816:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 801381a:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 801381c:	687b      	ldr	r3, [r7, #4]
 801381e:	681b      	ldr	r3, [r3, #0]
 8013820:	687a      	ldr	r2, [r7, #4]
 8013822:	6812      	ldr	r2, [r2, #0]
 8013824:	6952      	ldr	r2, [r2, #20]
 8013826:	f022 0201 	bic.w	r2, r2, #1
 801382a:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 801382c:	687b      	ldr	r3, [r7, #4]
 801382e:	2220      	movs	r2, #32
 8013830:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
     
      HAL_UART_RxCpltCallback(huart);
 8013834:	6878      	ldr	r0, [r7, #4]
 8013836:	f010 faf3 	bl	8023e20 <HAL_UART_RxCpltCallback>

      return HAL_OK;
 801383a:	2300      	movs	r3, #0
 801383c:	e002      	b.n	8013844 <UART_Receive_IT+0xea>
    }
    return HAL_OK;
 801383e:	2300      	movs	r3, #0
 8013840:	e000      	b.n	8013844 <UART_Receive_IT+0xea>
  }
  else
  {
    return HAL_BUSY;
 8013842:	2302      	movs	r3, #2
  }
}
 8013844:	4618      	mov	r0, r3
 8013846:	3710      	adds	r7, #16
 8013848:	46bd      	mov	sp, r7
 801384a:	bd80      	pop	{r7, pc}

0801384c <UART_SetConfig>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 801384c:	b5f0      	push	{r4, r5, r6, r7, lr}
 801384e:	b085      	sub	sp, #20
 8013850:	af00      	add	r7, sp, #0
 8013852:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg = 0x00U;
 8013854:	2300      	movs	r3, #0
 8013856:	60fb      	str	r3, [r7, #12]
  assert_param(IS_UART_STOPBITS(huart->Init.StopBits));
  assert_param(IS_UART_PARITY(huart->Init.Parity));
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  tmpreg = huart->Instance->CR2;
 8013858:	687b      	ldr	r3, [r7, #4]
 801385a:	681b      	ldr	r3, [r3, #0]
 801385c:	691b      	ldr	r3, [r3, #16]
 801385e:	60fb      	str	r3, [r7, #12]

  /* Clear STOP[13:12] bits */
  tmpreg &= (uint32_t)~((uint32_t)USART_CR2_STOP);
 8013860:	68fb      	ldr	r3, [r7, #12]
 8013862:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8013866:	60fb      	str	r3, [r7, #12]

  /* Configure the UART Stop Bits: Set STOP[13:12] bits according to huart->Init.StopBits value */
  tmpreg |= (uint32_t)huart->Init.StopBits;
 8013868:	687b      	ldr	r3, [r7, #4]
 801386a:	68db      	ldr	r3, [r3, #12]
 801386c:	68fa      	ldr	r2, [r7, #12]
 801386e:	4313      	orrs	r3, r2
 8013870:	60fb      	str	r3, [r7, #12]
  
  /* Write to USART CR2 */
  WRITE_REG(huart->Instance->CR2, (uint32_t)tmpreg);
 8013872:	687b      	ldr	r3, [r7, #4]
 8013874:	681b      	ldr	r3, [r3, #0]
 8013876:	68fa      	ldr	r2, [r7, #12]
 8013878:	611a      	str	r2, [r3, #16]

  /*-------------------------- USART CR1 Configuration -----------------------*/
  tmpreg = huart->Instance->CR1;
 801387a:	687b      	ldr	r3, [r7, #4]
 801387c:	681b      	ldr	r3, [r3, #0]
 801387e:	68db      	ldr	r3, [r3, #12]
 8013880:	60fb      	str	r3, [r7, #12]

  /* Clear M, PCE, PS, TE and RE bits */
  tmpreg &= (uint32_t)~((uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | \
 8013882:	68fb      	ldr	r3, [r7, #12]
 8013884:	f423 4316 	bic.w	r3, r3, #38400	; 0x9600
 8013888:	f023 030c 	bic.w	r3, r3, #12
 801388c:	60fb      	str	r3, [r7, #12]
  /* Configure the UART Word Length, Parity and mode: 
     Set the M bits according to huart->Init.WordLength value 
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 801388e:	687b      	ldr	r3, [r7, #4]
 8013890:	689a      	ldr	r2, [r3, #8]
 8013892:	687b      	ldr	r3, [r7, #4]
 8013894:	691b      	ldr	r3, [r3, #16]
 8013896:	431a      	orrs	r2, r3
 8013898:	687b      	ldr	r3, [r7, #4]
 801389a:	695b      	ldr	r3, [r3, #20]
 801389c:	431a      	orrs	r2, r3
 801389e:	687b      	ldr	r3, [r7, #4]
 80138a0:	69db      	ldr	r3, [r3, #28]
 80138a2:	4313      	orrs	r3, r2
 80138a4:	68fa      	ldr	r2, [r7, #12]
 80138a6:	4313      	orrs	r3, r2
 80138a8:	60fb      	str	r3, [r7, #12]
  
  /* Write to USART CR1 */
  WRITE_REG(huart->Instance->CR1, (uint32_t)tmpreg);
 80138aa:	687b      	ldr	r3, [r7, #4]
 80138ac:	681b      	ldr	r3, [r3, #0]
 80138ae:	68fa      	ldr	r2, [r7, #12]
 80138b0:	60da      	str	r2, [r3, #12]
  
  /*-------------------------- USART CR3 Configuration -----------------------*/  
  tmpreg = huart->Instance->CR3;
 80138b2:	687b      	ldr	r3, [r7, #4]
 80138b4:	681b      	ldr	r3, [r3, #0]
 80138b6:	695b      	ldr	r3, [r3, #20]
 80138b8:	60fb      	str	r3, [r7, #12]
  
  /* Clear CTSE and RTSE bits */
  tmpreg &= (uint32_t)~((uint32_t)(USART_CR3_RTSE | USART_CR3_CTSE));
 80138ba:	68fb      	ldr	r3, [r7, #12]
 80138bc:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80138c0:	60fb      	str	r3, [r7, #12]
  
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  tmpreg |= huart->Init.HwFlowCtl;
 80138c2:	687b      	ldr	r3, [r7, #4]
 80138c4:	699b      	ldr	r3, [r3, #24]
 80138c6:	68fa      	ldr	r2, [r7, #12]
 80138c8:	4313      	orrs	r3, r2
 80138ca:	60fb      	str	r3, [r7, #12]
  
  /* Write to USART CR3 */
  WRITE_REG(huart->Instance->CR3, (uint32_t)tmpreg);
 80138cc:	687b      	ldr	r3, [r7, #4]
 80138ce:	681b      	ldr	r3, [r3, #0]
 80138d0:	68fa      	ldr	r2, [r7, #12]
 80138d2:	615a      	str	r2, [r3, #20]
  
  /* Check the Over Sampling */
  if(huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80138d4:	687b      	ldr	r3, [r7, #4]
 80138d6:	69db      	ldr	r3, [r3, #28]
 80138d8:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80138dc:	f040 80e4 	bne.w	8013aa8 <UART_SetConfig+0x25c>
  {
    /*-------------------------- USART BRR Configuration ---------------------*/
#if defined(USART6) 
    if((huart->Instance == USART1) || (huart->Instance == USART6))
 80138e0:	687b      	ldr	r3, [r7, #4]
 80138e2:	681b      	ldr	r3, [r3, #0]
 80138e4:	4aab      	ldr	r2, [pc, #684]	; (8013b94 <UART_SetConfig+0x348>)
 80138e6:	4293      	cmp	r3, r2
 80138e8:	d004      	beq.n	80138f4 <UART_SetConfig+0xa8>
 80138ea:	687b      	ldr	r3, [r7, #4]
 80138ec:	681b      	ldr	r3, [r3, #0]
 80138ee:	4aaa      	ldr	r2, [pc, #680]	; (8013b98 <UART_SetConfig+0x34c>)
 80138f0:	4293      	cmp	r3, r2
 80138f2:	d16c      	bne.n	80139ce <UART_SetConfig+0x182>
    {
      huart->Instance->BRR = UART_BRR_SAMPLING8(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
 80138f4:	687b      	ldr	r3, [r7, #4]
 80138f6:	681c      	ldr	r4, [r3, #0]
 80138f8:	f7ff f854 	bl	80129a4 <HAL_RCC_GetPCLK2Freq>
 80138fc:	4602      	mov	r2, r0
 80138fe:	4613      	mov	r3, r2
 8013900:	009b      	lsls	r3, r3, #2
 8013902:	4413      	add	r3, r2
 8013904:	009a      	lsls	r2, r3, #2
 8013906:	441a      	add	r2, r3
 8013908:	687b      	ldr	r3, [r7, #4]
 801390a:	685b      	ldr	r3, [r3, #4]
 801390c:	005b      	lsls	r3, r3, #1
 801390e:	fbb2 f3f3 	udiv	r3, r2, r3
 8013912:	4aa2      	ldr	r2, [pc, #648]	; (8013b9c <UART_SetConfig+0x350>)
 8013914:	fba2 2303 	umull	r2, r3, r2, r3
 8013918:	095b      	lsrs	r3, r3, #5
 801391a:	011d      	lsls	r5, r3, #4
 801391c:	f7ff f842 	bl	80129a4 <HAL_RCC_GetPCLK2Freq>
 8013920:	4602      	mov	r2, r0
 8013922:	4613      	mov	r3, r2
 8013924:	009b      	lsls	r3, r3, #2
 8013926:	4413      	add	r3, r2
 8013928:	009a      	lsls	r2, r3, #2
 801392a:	441a      	add	r2, r3
 801392c:	687b      	ldr	r3, [r7, #4]
 801392e:	685b      	ldr	r3, [r3, #4]
 8013930:	005b      	lsls	r3, r3, #1
 8013932:	fbb2 f6f3 	udiv	r6, r2, r3
 8013936:	f7ff f835 	bl	80129a4 <HAL_RCC_GetPCLK2Freq>
 801393a:	4602      	mov	r2, r0
 801393c:	4613      	mov	r3, r2
 801393e:	009b      	lsls	r3, r3, #2
 8013940:	4413      	add	r3, r2
 8013942:	009a      	lsls	r2, r3, #2
 8013944:	441a      	add	r2, r3
 8013946:	687b      	ldr	r3, [r7, #4]
 8013948:	685b      	ldr	r3, [r3, #4]
 801394a:	005b      	lsls	r3, r3, #1
 801394c:	fbb2 f3f3 	udiv	r3, r2, r3
 8013950:	4a92      	ldr	r2, [pc, #584]	; (8013b9c <UART_SetConfig+0x350>)
 8013952:	fba2 2303 	umull	r2, r3, r2, r3
 8013956:	095b      	lsrs	r3, r3, #5
 8013958:	2264      	movs	r2, #100	; 0x64
 801395a:	fb02 f303 	mul.w	r3, r2, r3
 801395e:	1af3      	subs	r3, r6, r3
 8013960:	00db      	lsls	r3, r3, #3
 8013962:	3332      	adds	r3, #50	; 0x32
 8013964:	4a8d      	ldr	r2, [pc, #564]	; (8013b9c <UART_SetConfig+0x350>)
 8013966:	fba2 2303 	umull	r2, r3, r2, r3
 801396a:	095b      	lsrs	r3, r3, #5
 801396c:	005b      	lsls	r3, r3, #1
 801396e:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8013972:	441d      	add	r5, r3
 8013974:	f7ff f816 	bl	80129a4 <HAL_RCC_GetPCLK2Freq>
 8013978:	4602      	mov	r2, r0
 801397a:	4613      	mov	r3, r2
 801397c:	009b      	lsls	r3, r3, #2
 801397e:	4413      	add	r3, r2
 8013980:	009a      	lsls	r2, r3, #2
 8013982:	441a      	add	r2, r3
 8013984:	687b      	ldr	r3, [r7, #4]
 8013986:	685b      	ldr	r3, [r3, #4]
 8013988:	005b      	lsls	r3, r3, #1
 801398a:	fbb2 f6f3 	udiv	r6, r2, r3
 801398e:	f7ff f809 	bl	80129a4 <HAL_RCC_GetPCLK2Freq>
 8013992:	4602      	mov	r2, r0
 8013994:	4613      	mov	r3, r2
 8013996:	009b      	lsls	r3, r3, #2
 8013998:	4413      	add	r3, r2
 801399a:	009a      	lsls	r2, r3, #2
 801399c:	441a      	add	r2, r3
 801399e:	687b      	ldr	r3, [r7, #4]
 80139a0:	685b      	ldr	r3, [r3, #4]
 80139a2:	005b      	lsls	r3, r3, #1
 80139a4:	fbb2 f3f3 	udiv	r3, r2, r3
 80139a8:	4a7c      	ldr	r2, [pc, #496]	; (8013b9c <UART_SetConfig+0x350>)
 80139aa:	fba2 2303 	umull	r2, r3, r2, r3
 80139ae:	095b      	lsrs	r3, r3, #5
 80139b0:	2264      	movs	r2, #100	; 0x64
 80139b2:	fb02 f303 	mul.w	r3, r2, r3
 80139b6:	1af3      	subs	r3, r6, r3
 80139b8:	00db      	lsls	r3, r3, #3
 80139ba:	3332      	adds	r3, #50	; 0x32
 80139bc:	4a77      	ldr	r2, [pc, #476]	; (8013b9c <UART_SetConfig+0x350>)
 80139be:	fba2 2303 	umull	r2, r3, r2, r3
 80139c2:	095b      	lsrs	r3, r3, #5
 80139c4:	f003 0307 	and.w	r3, r3, #7
 80139c8:	442b      	add	r3, r5
 80139ca:	60a3      	str	r3, [r4, #8]
 80139cc:	e154      	b.n	8013c78 <UART_SetConfig+0x42c>
      huart->Instance->BRR = UART_BRR_SAMPLING8(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
    }	
#endif /* USART6 */
    else
    {
      huart->Instance->BRR = UART_BRR_SAMPLING8(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
 80139ce:	687b      	ldr	r3, [r7, #4]
 80139d0:	681c      	ldr	r4, [r3, #0]
 80139d2:	f7fe ffd3 	bl	801297c <HAL_RCC_GetPCLK1Freq>
 80139d6:	4602      	mov	r2, r0
 80139d8:	4613      	mov	r3, r2
 80139da:	009b      	lsls	r3, r3, #2
 80139dc:	4413      	add	r3, r2
 80139de:	009a      	lsls	r2, r3, #2
 80139e0:	441a      	add	r2, r3
 80139e2:	687b      	ldr	r3, [r7, #4]
 80139e4:	685b      	ldr	r3, [r3, #4]
 80139e6:	005b      	lsls	r3, r3, #1
 80139e8:	fbb2 f3f3 	udiv	r3, r2, r3
 80139ec:	4a6b      	ldr	r2, [pc, #428]	; (8013b9c <UART_SetConfig+0x350>)
 80139ee:	fba2 2303 	umull	r2, r3, r2, r3
 80139f2:	095b      	lsrs	r3, r3, #5
 80139f4:	011d      	lsls	r5, r3, #4
 80139f6:	f7fe ffc1 	bl	801297c <HAL_RCC_GetPCLK1Freq>
 80139fa:	4602      	mov	r2, r0
 80139fc:	4613      	mov	r3, r2
 80139fe:	009b      	lsls	r3, r3, #2
 8013a00:	4413      	add	r3, r2
 8013a02:	009a      	lsls	r2, r3, #2
 8013a04:	441a      	add	r2, r3
 8013a06:	687b      	ldr	r3, [r7, #4]
 8013a08:	685b      	ldr	r3, [r3, #4]
 8013a0a:	005b      	lsls	r3, r3, #1
 8013a0c:	fbb2 f6f3 	udiv	r6, r2, r3
 8013a10:	f7fe ffb4 	bl	801297c <HAL_RCC_GetPCLK1Freq>
 8013a14:	4602      	mov	r2, r0
 8013a16:	4613      	mov	r3, r2
 8013a18:	009b      	lsls	r3, r3, #2
 8013a1a:	4413      	add	r3, r2
 8013a1c:	009a      	lsls	r2, r3, #2
 8013a1e:	441a      	add	r2, r3
 8013a20:	687b      	ldr	r3, [r7, #4]
 8013a22:	685b      	ldr	r3, [r3, #4]
 8013a24:	005b      	lsls	r3, r3, #1
 8013a26:	fbb2 f3f3 	udiv	r3, r2, r3
 8013a2a:	4a5c      	ldr	r2, [pc, #368]	; (8013b9c <UART_SetConfig+0x350>)
 8013a2c:	fba2 2303 	umull	r2, r3, r2, r3
 8013a30:	095b      	lsrs	r3, r3, #5
 8013a32:	2264      	movs	r2, #100	; 0x64
 8013a34:	fb02 f303 	mul.w	r3, r2, r3
 8013a38:	1af3      	subs	r3, r6, r3
 8013a3a:	00db      	lsls	r3, r3, #3
 8013a3c:	3332      	adds	r3, #50	; 0x32
 8013a3e:	4a57      	ldr	r2, [pc, #348]	; (8013b9c <UART_SetConfig+0x350>)
 8013a40:	fba2 2303 	umull	r2, r3, r2, r3
 8013a44:	095b      	lsrs	r3, r3, #5
 8013a46:	005b      	lsls	r3, r3, #1
 8013a48:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8013a4c:	441d      	add	r5, r3
 8013a4e:	f7fe ff95 	bl	801297c <HAL_RCC_GetPCLK1Freq>
 8013a52:	4602      	mov	r2, r0
 8013a54:	4613      	mov	r3, r2
 8013a56:	009b      	lsls	r3, r3, #2
 8013a58:	4413      	add	r3, r2
 8013a5a:	009a      	lsls	r2, r3, #2
 8013a5c:	441a      	add	r2, r3
 8013a5e:	687b      	ldr	r3, [r7, #4]
 8013a60:	685b      	ldr	r3, [r3, #4]
 8013a62:	005b      	lsls	r3, r3, #1
 8013a64:	fbb2 f6f3 	udiv	r6, r2, r3
 8013a68:	f7fe ff88 	bl	801297c <HAL_RCC_GetPCLK1Freq>
 8013a6c:	4602      	mov	r2, r0
 8013a6e:	4613      	mov	r3, r2
 8013a70:	009b      	lsls	r3, r3, #2
 8013a72:	4413      	add	r3, r2
 8013a74:	009a      	lsls	r2, r3, #2
 8013a76:	441a      	add	r2, r3
 8013a78:	687b      	ldr	r3, [r7, #4]
 8013a7a:	685b      	ldr	r3, [r3, #4]
 8013a7c:	005b      	lsls	r3, r3, #1
 8013a7e:	fbb2 f3f3 	udiv	r3, r2, r3
 8013a82:	4a46      	ldr	r2, [pc, #280]	; (8013b9c <UART_SetConfig+0x350>)
 8013a84:	fba2 2303 	umull	r2, r3, r2, r3
 8013a88:	095b      	lsrs	r3, r3, #5
 8013a8a:	2264      	movs	r2, #100	; 0x64
 8013a8c:	fb02 f303 	mul.w	r3, r2, r3
 8013a90:	1af3      	subs	r3, r6, r3
 8013a92:	00db      	lsls	r3, r3, #3
 8013a94:	3332      	adds	r3, #50	; 0x32
 8013a96:	4a41      	ldr	r2, [pc, #260]	; (8013b9c <UART_SetConfig+0x350>)
 8013a98:	fba2 2303 	umull	r2, r3, r2, r3
 8013a9c:	095b      	lsrs	r3, r3, #5
 8013a9e:	f003 0307 	and.w	r3, r3, #7
 8013aa2:	442b      	add	r3, r5
 8013aa4:	60a3      	str	r3, [r4, #8]
    else
    {
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
    }
  }
}
 8013aa6:	e0e7      	b.n	8013c78 <UART_SetConfig+0x42c>
    if((huart->Instance == USART1) || (huart->Instance == USART6))
 8013aa8:	687b      	ldr	r3, [r7, #4]
 8013aaa:	681b      	ldr	r3, [r3, #0]
 8013aac:	4a39      	ldr	r2, [pc, #228]	; (8013b94 <UART_SetConfig+0x348>)
 8013aae:	4293      	cmp	r3, r2
 8013ab0:	d004      	beq.n	8013abc <UART_SetConfig+0x270>
 8013ab2:	687b      	ldr	r3, [r7, #4]
 8013ab4:	681b      	ldr	r3, [r3, #0]
 8013ab6:	4a38      	ldr	r2, [pc, #224]	; (8013b98 <UART_SetConfig+0x34c>)
 8013ab8:	4293      	cmp	r3, r2
 8013aba:	d171      	bne.n	8013ba0 <UART_SetConfig+0x354>
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
 8013abc:	687b      	ldr	r3, [r7, #4]
 8013abe:	681c      	ldr	r4, [r3, #0]
 8013ac0:	f7fe ff70 	bl	80129a4 <HAL_RCC_GetPCLK2Freq>
 8013ac4:	4602      	mov	r2, r0
 8013ac6:	4613      	mov	r3, r2
 8013ac8:	009b      	lsls	r3, r3, #2
 8013aca:	4413      	add	r3, r2
 8013acc:	009a      	lsls	r2, r3, #2
 8013ace:	441a      	add	r2, r3
 8013ad0:	687b      	ldr	r3, [r7, #4]
 8013ad2:	685b      	ldr	r3, [r3, #4]
 8013ad4:	009b      	lsls	r3, r3, #2
 8013ad6:	fbb2 f3f3 	udiv	r3, r2, r3
 8013ada:	4a30      	ldr	r2, [pc, #192]	; (8013b9c <UART_SetConfig+0x350>)
 8013adc:	fba2 2303 	umull	r2, r3, r2, r3
 8013ae0:	095b      	lsrs	r3, r3, #5
 8013ae2:	011d      	lsls	r5, r3, #4
 8013ae4:	f7fe ff5e 	bl	80129a4 <HAL_RCC_GetPCLK2Freq>
 8013ae8:	4602      	mov	r2, r0
 8013aea:	4613      	mov	r3, r2
 8013aec:	009b      	lsls	r3, r3, #2
 8013aee:	4413      	add	r3, r2
 8013af0:	009a      	lsls	r2, r3, #2
 8013af2:	441a      	add	r2, r3
 8013af4:	687b      	ldr	r3, [r7, #4]
 8013af6:	685b      	ldr	r3, [r3, #4]
 8013af8:	009b      	lsls	r3, r3, #2
 8013afa:	fbb2 f6f3 	udiv	r6, r2, r3
 8013afe:	f7fe ff51 	bl	80129a4 <HAL_RCC_GetPCLK2Freq>
 8013b02:	4602      	mov	r2, r0
 8013b04:	4613      	mov	r3, r2
 8013b06:	009b      	lsls	r3, r3, #2
 8013b08:	4413      	add	r3, r2
 8013b0a:	009a      	lsls	r2, r3, #2
 8013b0c:	441a      	add	r2, r3
 8013b0e:	687b      	ldr	r3, [r7, #4]
 8013b10:	685b      	ldr	r3, [r3, #4]
 8013b12:	009b      	lsls	r3, r3, #2
 8013b14:	fbb2 f3f3 	udiv	r3, r2, r3
 8013b18:	4a20      	ldr	r2, [pc, #128]	; (8013b9c <UART_SetConfig+0x350>)
 8013b1a:	fba2 2303 	umull	r2, r3, r2, r3
 8013b1e:	095b      	lsrs	r3, r3, #5
 8013b20:	2264      	movs	r2, #100	; 0x64
 8013b22:	fb02 f303 	mul.w	r3, r2, r3
 8013b26:	1af3      	subs	r3, r6, r3
 8013b28:	011b      	lsls	r3, r3, #4
 8013b2a:	3332      	adds	r3, #50	; 0x32
 8013b2c:	4a1b      	ldr	r2, [pc, #108]	; (8013b9c <UART_SetConfig+0x350>)
 8013b2e:	fba2 2303 	umull	r2, r3, r2, r3
 8013b32:	095b      	lsrs	r3, r3, #5
 8013b34:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8013b38:	441d      	add	r5, r3
 8013b3a:	f7fe ff33 	bl	80129a4 <HAL_RCC_GetPCLK2Freq>
 8013b3e:	4602      	mov	r2, r0
 8013b40:	4613      	mov	r3, r2
 8013b42:	009b      	lsls	r3, r3, #2
 8013b44:	4413      	add	r3, r2
 8013b46:	009a      	lsls	r2, r3, #2
 8013b48:	441a      	add	r2, r3
 8013b4a:	687b      	ldr	r3, [r7, #4]
 8013b4c:	685b      	ldr	r3, [r3, #4]
 8013b4e:	009b      	lsls	r3, r3, #2
 8013b50:	fbb2 f6f3 	udiv	r6, r2, r3
 8013b54:	f7fe ff26 	bl	80129a4 <HAL_RCC_GetPCLK2Freq>
 8013b58:	4602      	mov	r2, r0
 8013b5a:	4613      	mov	r3, r2
 8013b5c:	009b      	lsls	r3, r3, #2
 8013b5e:	4413      	add	r3, r2
 8013b60:	009a      	lsls	r2, r3, #2
 8013b62:	441a      	add	r2, r3
 8013b64:	687b      	ldr	r3, [r7, #4]
 8013b66:	685b      	ldr	r3, [r3, #4]
 8013b68:	009b      	lsls	r3, r3, #2
 8013b6a:	fbb2 f3f3 	udiv	r3, r2, r3
 8013b6e:	4a0b      	ldr	r2, [pc, #44]	; (8013b9c <UART_SetConfig+0x350>)
 8013b70:	fba2 2303 	umull	r2, r3, r2, r3
 8013b74:	095b      	lsrs	r3, r3, #5
 8013b76:	2264      	movs	r2, #100	; 0x64
 8013b78:	fb02 f303 	mul.w	r3, r2, r3
 8013b7c:	1af3      	subs	r3, r6, r3
 8013b7e:	011b      	lsls	r3, r3, #4
 8013b80:	3332      	adds	r3, #50	; 0x32
 8013b82:	4a06      	ldr	r2, [pc, #24]	; (8013b9c <UART_SetConfig+0x350>)
 8013b84:	fba2 2303 	umull	r2, r3, r2, r3
 8013b88:	095b      	lsrs	r3, r3, #5
 8013b8a:	f003 030f 	and.w	r3, r3, #15
 8013b8e:	442b      	add	r3, r5
 8013b90:	60a3      	str	r3, [r4, #8]
 8013b92:	e071      	b.n	8013c78 <UART_SetConfig+0x42c>
 8013b94:	40011000 	.word	0x40011000
 8013b98:	40011400 	.word	0x40011400
 8013b9c:	51eb851f 	.word	0x51eb851f
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
 8013ba0:	687b      	ldr	r3, [r7, #4]
 8013ba2:	681c      	ldr	r4, [r3, #0]
 8013ba4:	f7fe feea 	bl	801297c <HAL_RCC_GetPCLK1Freq>
 8013ba8:	4602      	mov	r2, r0
 8013baa:	4613      	mov	r3, r2
 8013bac:	009b      	lsls	r3, r3, #2
 8013bae:	4413      	add	r3, r2
 8013bb0:	009a      	lsls	r2, r3, #2
 8013bb2:	441a      	add	r2, r3
 8013bb4:	687b      	ldr	r3, [r7, #4]
 8013bb6:	685b      	ldr	r3, [r3, #4]
 8013bb8:	009b      	lsls	r3, r3, #2
 8013bba:	fbb2 f3f3 	udiv	r3, r2, r3
 8013bbe:	4a30      	ldr	r2, [pc, #192]	; (8013c80 <UART_SetConfig+0x434>)
 8013bc0:	fba2 2303 	umull	r2, r3, r2, r3
 8013bc4:	095b      	lsrs	r3, r3, #5
 8013bc6:	011d      	lsls	r5, r3, #4
 8013bc8:	f7fe fed8 	bl	801297c <HAL_RCC_GetPCLK1Freq>
 8013bcc:	4602      	mov	r2, r0
 8013bce:	4613      	mov	r3, r2
 8013bd0:	009b      	lsls	r3, r3, #2
 8013bd2:	4413      	add	r3, r2
 8013bd4:	009a      	lsls	r2, r3, #2
 8013bd6:	441a      	add	r2, r3
 8013bd8:	687b      	ldr	r3, [r7, #4]
 8013bda:	685b      	ldr	r3, [r3, #4]
 8013bdc:	009b      	lsls	r3, r3, #2
 8013bde:	fbb2 f6f3 	udiv	r6, r2, r3
 8013be2:	f7fe fecb 	bl	801297c <HAL_RCC_GetPCLK1Freq>
 8013be6:	4602      	mov	r2, r0
 8013be8:	4613      	mov	r3, r2
 8013bea:	009b      	lsls	r3, r3, #2
 8013bec:	4413      	add	r3, r2
 8013bee:	009a      	lsls	r2, r3, #2
 8013bf0:	441a      	add	r2, r3
 8013bf2:	687b      	ldr	r3, [r7, #4]
 8013bf4:	685b      	ldr	r3, [r3, #4]
 8013bf6:	009b      	lsls	r3, r3, #2
 8013bf8:	fbb2 f3f3 	udiv	r3, r2, r3
 8013bfc:	4a20      	ldr	r2, [pc, #128]	; (8013c80 <UART_SetConfig+0x434>)
 8013bfe:	fba2 2303 	umull	r2, r3, r2, r3
 8013c02:	095b      	lsrs	r3, r3, #5
 8013c04:	2264      	movs	r2, #100	; 0x64
 8013c06:	fb02 f303 	mul.w	r3, r2, r3
 8013c0a:	1af3      	subs	r3, r6, r3
 8013c0c:	011b      	lsls	r3, r3, #4
 8013c0e:	3332      	adds	r3, #50	; 0x32
 8013c10:	4a1b      	ldr	r2, [pc, #108]	; (8013c80 <UART_SetConfig+0x434>)
 8013c12:	fba2 2303 	umull	r2, r3, r2, r3
 8013c16:	095b      	lsrs	r3, r3, #5
 8013c18:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8013c1c:	441d      	add	r5, r3
 8013c1e:	f7fe fead 	bl	801297c <HAL_RCC_GetPCLK1Freq>
 8013c22:	4602      	mov	r2, r0
 8013c24:	4613      	mov	r3, r2
 8013c26:	009b      	lsls	r3, r3, #2
 8013c28:	4413      	add	r3, r2
 8013c2a:	009a      	lsls	r2, r3, #2
 8013c2c:	441a      	add	r2, r3
 8013c2e:	687b      	ldr	r3, [r7, #4]
 8013c30:	685b      	ldr	r3, [r3, #4]
 8013c32:	009b      	lsls	r3, r3, #2
 8013c34:	fbb2 f6f3 	udiv	r6, r2, r3
 8013c38:	f7fe fea0 	bl	801297c <HAL_RCC_GetPCLK1Freq>
 8013c3c:	4602      	mov	r2, r0
 8013c3e:	4613      	mov	r3, r2
 8013c40:	009b      	lsls	r3, r3, #2
 8013c42:	4413      	add	r3, r2
 8013c44:	009a      	lsls	r2, r3, #2
 8013c46:	441a      	add	r2, r3
 8013c48:	687b      	ldr	r3, [r7, #4]
 8013c4a:	685b      	ldr	r3, [r3, #4]
 8013c4c:	009b      	lsls	r3, r3, #2
 8013c4e:	fbb2 f3f3 	udiv	r3, r2, r3
 8013c52:	4a0b      	ldr	r2, [pc, #44]	; (8013c80 <UART_SetConfig+0x434>)
 8013c54:	fba2 2303 	umull	r2, r3, r2, r3
 8013c58:	095b      	lsrs	r3, r3, #5
 8013c5a:	2264      	movs	r2, #100	; 0x64
 8013c5c:	fb02 f303 	mul.w	r3, r2, r3
 8013c60:	1af3      	subs	r3, r6, r3
 8013c62:	011b      	lsls	r3, r3, #4
 8013c64:	3332      	adds	r3, #50	; 0x32
 8013c66:	4a06      	ldr	r2, [pc, #24]	; (8013c80 <UART_SetConfig+0x434>)
 8013c68:	fba2 2303 	umull	r2, r3, r2, r3
 8013c6c:	095b      	lsrs	r3, r3, #5
 8013c6e:	f003 030f 	and.w	r3, r3, #15
 8013c72:	442b      	add	r3, r5
 8013c74:	60a3      	str	r3, [r4, #8]
}
 8013c76:	e7ff      	b.n	8013c78 <UART_SetConfig+0x42c>
 8013c78:	bf00      	nop
 8013c7a:	3714      	adds	r7, #20
 8013c7c:	46bd      	mov	sp, r7
 8013c7e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8013c80:	51eb851f 	.word	0x51eb851f

08013c84 <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 8013c84:	b480      	push	{r7}
 8013c86:	b085      	sub	sp, #20
 8013c88:	af00      	add	r7, sp, #0
 8013c8a:	4603      	mov	r3, r0
 8013c8c:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 8013c8e:	2300      	movs	r3, #0
 8013c90:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 8013c92:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8013c96:	2b84      	cmp	r3, #132	; 0x84
 8013c98:	d005      	beq.n	8013ca6 <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 8013c9a:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8013c9e:	68fb      	ldr	r3, [r7, #12]
 8013ca0:	4413      	add	r3, r2
 8013ca2:	3303      	adds	r3, #3
 8013ca4:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 8013ca6:	68fb      	ldr	r3, [r7, #12]
}
 8013ca8:	4618      	mov	r0, r3
 8013caa:	3714      	adds	r7, #20
 8013cac:	46bd      	mov	sp, r7
 8013cae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013cb2:	4770      	bx	lr

08013cb4 <inHandlerMode>:
#endif


/* Determine whether we are in thread mode or handler mode. */
static int inHandlerMode (void)
{
 8013cb4:	b480      	push	{r7}
 8013cb6:	b083      	sub	sp, #12
 8013cb8:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8013cba:	f3ef 8305 	mrs	r3, IPSR
 8013cbe:	607b      	str	r3, [r7, #4]
  return(result);
 8013cc0:	687b      	ldr	r3, [r7, #4]
  return __get_IPSR() != 0;
 8013cc2:	2b00      	cmp	r3, #0
 8013cc4:	bf14      	ite	ne
 8013cc6:	2301      	movne	r3, #1
 8013cc8:	2300      	moveq	r3, #0
 8013cca:	b2db      	uxtb	r3, r3
}
 8013ccc:	4618      	mov	r0, r3
 8013cce:	370c      	adds	r7, #12
 8013cd0:	46bd      	mov	sp, r7
 8013cd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013cd6:	4770      	bx	lr

08013cd8 <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 8013cd8:	b580      	push	{r7, lr}
 8013cda:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 8013cdc:	f001 feac 	bl	8015a38 <vTaskStartScheduler>
  
  return osOK;
 8013ce0:	2300      	movs	r3, #0
}
 8013ce2:	4618      	mov	r0, r3
 8013ce4:	bd80      	pop	{r7, pc}

08013ce6 <osKernelSysTick>:
* @param  None
* @retval None
* @note   MUST REMAIN UNCHANGED: \b osKernelSysTick shall be consistent in every CMSIS-RTOS.
*/
uint32_t osKernelSysTick(void)
{
 8013ce6:	b580      	push	{r7, lr}
 8013ce8:	af00      	add	r7, sp, #0
  if (inHandlerMode()) {
 8013cea:	f7ff ffe3 	bl	8013cb4 <inHandlerMode>
 8013cee:	4603      	mov	r3, r0
 8013cf0:	2b00      	cmp	r3, #0
 8013cf2:	d003      	beq.n	8013cfc <osKernelSysTick+0x16>
    return xTaskGetTickCountFromISR();
 8013cf4:	f001 ffa0 	bl	8015c38 <xTaskGetTickCountFromISR>
 8013cf8:	4603      	mov	r3, r0
 8013cfa:	e002      	b.n	8013d02 <osKernelSysTick+0x1c>
  }
  else {
    return xTaskGetTickCount();
 8013cfc:	f001 ff8c 	bl	8015c18 <xTaskGetTickCount>
 8013d00:	4603      	mov	r3, r0
  }
}
 8013d02:	4618      	mov	r0, r3
 8013d04:	bd80      	pop	{r7, pc}

08013d06 <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 8013d06:	b5f0      	push	{r4, r5, r6, r7, lr}
 8013d08:	b087      	sub	sp, #28
 8013d0a:	af02      	add	r7, sp, #8
 8013d0c:	6078      	str	r0, [r7, #4]
 8013d0e:	6039      	str	r1, [r7, #0]

    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
              thread_def->buffer, thread_def->controlblock);
#else
  if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8013d10:	687b      	ldr	r3, [r7, #4]
 8013d12:	685c      	ldr	r4, [r3, #4]
 8013d14:	687b      	ldr	r3, [r7, #4]
 8013d16:	681d      	ldr	r5, [r3, #0]
                   thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8013d18:	687b      	ldr	r3, [r7, #4]
 8013d1a:	691b      	ldr	r3, [r3, #16]
  if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8013d1c:	b29e      	uxth	r6, r3
 8013d1e:	687b      	ldr	r3, [r7, #4]
 8013d20:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 8013d24:	4618      	mov	r0, r3
 8013d26:	f7ff ffad 	bl	8013c84 <makeFreeRtosPriority>
 8013d2a:	4602      	mov	r2, r0
 8013d2c:	f107 030c 	add.w	r3, r7, #12
 8013d30:	9301      	str	r3, [sp, #4]
 8013d32:	9200      	str	r2, [sp, #0]
 8013d34:	683b      	ldr	r3, [r7, #0]
 8013d36:	4632      	mov	r2, r6
 8013d38:	4629      	mov	r1, r5
 8013d3a:	4620      	mov	r0, r4
 8013d3c:	f001 fd1e 	bl	801577c <xTaskCreate>
 8013d40:	4603      	mov	r3, r0
 8013d42:	2b01      	cmp	r3, #1
 8013d44:	d001      	beq.n	8013d4a <osThreadCreate+0x44>
                   &handle) != pdPASS)  {
    return NULL;
 8013d46:	2300      	movs	r3, #0
 8013d48:	e000      	b.n	8013d4c <osThreadCreate+0x46>
  }     
#endif
  
  return handle;
 8013d4a:	68fb      	ldr	r3, [r7, #12]
}
 8013d4c:	4618      	mov	r0, r3
 8013d4e:	3714      	adds	r7, #20
 8013d50:	46bd      	mov	sp, r7
 8013d52:	bdf0      	pop	{r4, r5, r6, r7, pc}

08013d54 <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 8013d54:	b580      	push	{r7, lr}
 8013d56:	b084      	sub	sp, #16
 8013d58:	af00      	add	r7, sp, #0
 8013d5a:	6078      	str	r0, [r7, #4]
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 8013d5c:	687b      	ldr	r3, [r7, #4]
 8013d5e:	60fb      	str	r3, [r7, #12]
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 8013d60:	68fb      	ldr	r3, [r7, #12]
 8013d62:	2b00      	cmp	r3, #0
 8013d64:	d001      	beq.n	8013d6a <osDelay+0x16>
 8013d66:	68fb      	ldr	r3, [r7, #12]
 8013d68:	e000      	b.n	8013d6c <osDelay+0x18>
 8013d6a:	2301      	movs	r3, #1
 8013d6c:	4618      	mov	r0, r3
 8013d6e:	f001 fe2f 	bl	80159d0 <vTaskDelay>
  
  return osOK;
 8013d72:	2300      	movs	r3, #0
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 8013d74:	4618      	mov	r0, r3
 8013d76:	3710      	adds	r7, #16
 8013d78:	46bd      	mov	sp, r7
 8013d7a:	bd80      	pop	{r7, pc}

08013d7c <osMutexCreate>:
* @param  mutex_def     mutex definition referenced with \ref osMutex.
* @retval  mutex ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osMutexCreate shall be consistent in every CMSIS-RTOS.
*/
osMutexId osMutexCreate (const osMutexDef_t *mutex_def)
{
 8013d7c:	b580      	push	{r7, lr}
 8013d7e:	b082      	sub	sp, #8
 8013d80:	af00      	add	r7, sp, #0
 8013d82:	6078      	str	r0, [r7, #4]
    return xSemaphoreCreateMutex(); 
  }
#elif ( configSUPPORT_STATIC_ALLOCATION == 1 )
  return xSemaphoreCreateMutexStatic( mutex_def->controlblock );
#else  
    return xSemaphoreCreateMutex(); 
 8013d84:	2001      	movs	r0, #1
 8013d86:	f000 ffab 	bl	8014ce0 <xQueueCreateMutex>
 8013d8a:	4603      	mov	r3, r0
#endif
#else
  return NULL;
#endif
}
 8013d8c:	4618      	mov	r0, r3
 8013d8e:	3708      	adds	r7, #8
 8013d90:	46bd      	mov	sp, r7
 8013d92:	bd80      	pop	{r7, pc}

08013d94 <osMutexWait>:
* @param millisec      timeout value or 0 in case of no time-out.
* @retval  status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osMutexWait shall be consistent in every CMSIS-RTOS.
*/
osStatus osMutexWait (osMutexId mutex_id, uint32_t millisec)
{
 8013d94:	b580      	push	{r7, lr}
 8013d96:	b084      	sub	sp, #16
 8013d98:	af00      	add	r7, sp, #0
 8013d9a:	6078      	str	r0, [r7, #4]
 8013d9c:	6039      	str	r1, [r7, #0]
  TickType_t ticks;
  portBASE_TYPE taskWoken = pdFALSE;  
 8013d9e:	2300      	movs	r3, #0
 8013da0:	60bb      	str	r3, [r7, #8]
  
  
  if (mutex_id == NULL) {
 8013da2:	687b      	ldr	r3, [r7, #4]
 8013da4:	2b00      	cmp	r3, #0
 8013da6:	d101      	bne.n	8013dac <osMutexWait+0x18>
    return osErrorParameter;
 8013da8:	2380      	movs	r3, #128	; 0x80
 8013daa:	e03c      	b.n	8013e26 <osMutexWait+0x92>
  }
  
  ticks = 0;
 8013dac:	2300      	movs	r3, #0
 8013dae:	60fb      	str	r3, [r7, #12]
  if (millisec == osWaitForever) {
 8013db0:	683b      	ldr	r3, [r7, #0]
 8013db2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8013db6:	d103      	bne.n	8013dc0 <osMutexWait+0x2c>
    ticks = portMAX_DELAY;
 8013db8:	f04f 33ff 	mov.w	r3, #4294967295
 8013dbc:	60fb      	str	r3, [r7, #12]
 8013dbe:	e009      	b.n	8013dd4 <osMutexWait+0x40>
  }
  else if (millisec != 0) {
 8013dc0:	683b      	ldr	r3, [r7, #0]
 8013dc2:	2b00      	cmp	r3, #0
 8013dc4:	d006      	beq.n	8013dd4 <osMutexWait+0x40>
    ticks = millisec / portTICK_PERIOD_MS;
 8013dc6:	683b      	ldr	r3, [r7, #0]
 8013dc8:	60fb      	str	r3, [r7, #12]
    if (ticks == 0) {
 8013dca:	68fb      	ldr	r3, [r7, #12]
 8013dcc:	2b00      	cmp	r3, #0
 8013dce:	d101      	bne.n	8013dd4 <osMutexWait+0x40>
      ticks = 1;
 8013dd0:	2301      	movs	r3, #1
 8013dd2:	60fb      	str	r3, [r7, #12]
    }
  }
  
  if (inHandlerMode()) {
 8013dd4:	f7ff ff6e 	bl	8013cb4 <inHandlerMode>
 8013dd8:	4603      	mov	r3, r0
 8013dda:	2b00      	cmp	r3, #0
 8013ddc:	d017      	beq.n	8013e0e <osMutexWait+0x7a>
    if (xSemaphoreTakeFromISR(mutex_id, &taskWoken) != pdTRUE) {
 8013dde:	f107 0308 	add.w	r3, r7, #8
 8013de2:	461a      	mov	r2, r3
 8013de4:	2100      	movs	r1, #0
 8013de6:	6878      	ldr	r0, [r7, #4]
 8013de8:	f001 fabc 	bl	8015364 <xQueueReceiveFromISR>
 8013dec:	4603      	mov	r3, r0
 8013dee:	2b01      	cmp	r3, #1
 8013df0:	d001      	beq.n	8013df6 <osMutexWait+0x62>
      return osErrorOS;
 8013df2:	23ff      	movs	r3, #255	; 0xff
 8013df4:	e017      	b.n	8013e26 <osMutexWait+0x92>
    }
	portEND_SWITCHING_ISR(taskWoken);
 8013df6:	68bb      	ldr	r3, [r7, #8]
 8013df8:	2b00      	cmp	r3, #0
 8013dfa:	d013      	beq.n	8013e24 <osMutexWait+0x90>
 8013dfc:	4b0c      	ldr	r3, [pc, #48]	; (8013e30 <osMutexWait+0x9c>)
 8013dfe:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8013e02:	601a      	str	r2, [r3, #0]
 8013e04:	f3bf 8f4f 	dsb	sy
 8013e08:	f3bf 8f6f 	isb	sy
 8013e0c:	e00a      	b.n	8013e24 <osMutexWait+0x90>
  } 
  else if (xSemaphoreTake(mutex_id, ticks) != pdTRUE) {
 8013e0e:	2300      	movs	r3, #0
 8013e10:	68fa      	ldr	r2, [r7, #12]
 8013e12:	2100      	movs	r1, #0
 8013e14:	6878      	ldr	r0, [r7, #4]
 8013e16:	f001 f993 	bl	8015140 <xQueueGenericReceive>
 8013e1a:	4603      	mov	r3, r0
 8013e1c:	2b01      	cmp	r3, #1
 8013e1e:	d001      	beq.n	8013e24 <osMutexWait+0x90>
    return osErrorOS;
 8013e20:	23ff      	movs	r3, #255	; 0xff
 8013e22:	e000      	b.n	8013e26 <osMutexWait+0x92>
  }
  
  return osOK;
 8013e24:	2300      	movs	r3, #0
}
 8013e26:	4618      	mov	r0, r3
 8013e28:	3710      	adds	r7, #16
 8013e2a:	46bd      	mov	sp, r7
 8013e2c:	bd80      	pop	{r7, pc}
 8013e2e:	bf00      	nop
 8013e30:	e000ed04 	.word	0xe000ed04

08013e34 <osMutexRelease>:
* @param mutex_id      mutex ID obtained by \ref osMutexCreate.
* @retval  status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osMutexRelease shall be consistent in every CMSIS-RTOS.
*/
osStatus osMutexRelease (osMutexId mutex_id)
{
 8013e34:	b580      	push	{r7, lr}
 8013e36:	b084      	sub	sp, #16
 8013e38:	af00      	add	r7, sp, #0
 8013e3a:	6078      	str	r0, [r7, #4]
  osStatus result = osOK;
 8013e3c:	2300      	movs	r3, #0
 8013e3e:	60fb      	str	r3, [r7, #12]
  portBASE_TYPE taskWoken = pdFALSE;
 8013e40:	2300      	movs	r3, #0
 8013e42:	60bb      	str	r3, [r7, #8]
  
  if (inHandlerMode()) {
 8013e44:	f7ff ff36 	bl	8013cb4 <inHandlerMode>
 8013e48:	4603      	mov	r3, r0
 8013e4a:	2b00      	cmp	r3, #0
 8013e4c:	d016      	beq.n	8013e7c <osMutexRelease+0x48>
    if (xSemaphoreGiveFromISR(mutex_id, &taskWoken) != pdTRUE) {
 8013e4e:	f107 0308 	add.w	r3, r7, #8
 8013e52:	4619      	mov	r1, r3
 8013e54:	6878      	ldr	r0, [r7, #4]
 8013e56:	f001 f8e9 	bl	801502c <xQueueGiveFromISR>
 8013e5a:	4603      	mov	r3, r0
 8013e5c:	2b01      	cmp	r3, #1
 8013e5e:	d001      	beq.n	8013e64 <osMutexRelease+0x30>
      return osErrorOS;
 8013e60:	23ff      	movs	r3, #255	; 0xff
 8013e62:	e017      	b.n	8013e94 <osMutexRelease+0x60>
    }
    portEND_SWITCHING_ISR(taskWoken);
 8013e64:	68bb      	ldr	r3, [r7, #8]
 8013e66:	2b00      	cmp	r3, #0
 8013e68:	d013      	beq.n	8013e92 <osMutexRelease+0x5e>
 8013e6a:	4b0c      	ldr	r3, [pc, #48]	; (8013e9c <osMutexRelease+0x68>)
 8013e6c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8013e70:	601a      	str	r2, [r3, #0]
 8013e72:	f3bf 8f4f 	dsb	sy
 8013e76:	f3bf 8f6f 	isb	sy
 8013e7a:	e00a      	b.n	8013e92 <osMutexRelease+0x5e>
  }
  else if (xSemaphoreGive(mutex_id) != pdTRUE) 
 8013e7c:	2300      	movs	r3, #0
 8013e7e:	2200      	movs	r2, #0
 8013e80:	2100      	movs	r1, #0
 8013e82:	6878      	ldr	r0, [r7, #4]
 8013e84:	f000 ff44 	bl	8014d10 <xQueueGenericSend>
 8013e88:	4603      	mov	r3, r0
 8013e8a:	2b01      	cmp	r3, #1
 8013e8c:	d001      	beq.n	8013e92 <osMutexRelease+0x5e>
  {
    result = osErrorOS;
 8013e8e:	23ff      	movs	r3, #255	; 0xff
 8013e90:	60fb      	str	r3, [r7, #12]
  }
  return result;
 8013e92:	68fb      	ldr	r3, [r7, #12]
}
 8013e94:	4618      	mov	r0, r3
 8013e96:	3710      	adds	r7, #16
 8013e98:	46bd      	mov	sp, r7
 8013e9a:	bd80      	pop	{r7, pc}
 8013e9c:	e000ed04 	.word	0xe000ed04

08013ea0 <osSemaphoreCreate>:
* @param count         number of available resources.
* @retval  semaphore ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osSemaphoreCreate shall be consistent in every CMSIS-RTOS.
*/
osSemaphoreId osSemaphoreCreate (const osSemaphoreDef_t *semaphore_def, int32_t count)
{ 
 8013ea0:	b580      	push	{r7, lr}
 8013ea2:	b084      	sub	sp, #16
 8013ea4:	af00      	add	r7, sp, #0
 8013ea6:	6078      	str	r0, [r7, #4]
 8013ea8:	6039      	str	r1, [r7, #0]
#endif    
  }
#else  // configSUPPORT_STATIC_ALLOCATION == 0  && configSUPPORT_DYNAMIC_ALLOCATION == 1
  osSemaphoreId sema;
 
  if (count == 1) {
 8013eaa:	683b      	ldr	r3, [r7, #0]
 8013eac:	2b01      	cmp	r3, #1
 8013eae:	d110      	bne.n	8013ed2 <osSemaphoreCreate+0x32>
    vSemaphoreCreateBinary(sema);
 8013eb0:	2203      	movs	r2, #3
 8013eb2:	2100      	movs	r1, #0
 8013eb4:	2001      	movs	r0, #1
 8013eb6:	f000 fea1 	bl	8014bfc <xQueueGenericCreate>
 8013eba:	60f8      	str	r0, [r7, #12]
 8013ebc:	68fb      	ldr	r3, [r7, #12]
 8013ebe:	2b00      	cmp	r3, #0
 8013ec0:	d005      	beq.n	8013ece <osSemaphoreCreate+0x2e>
 8013ec2:	2300      	movs	r3, #0
 8013ec4:	2200      	movs	r2, #0
 8013ec6:	2100      	movs	r1, #0
 8013ec8:	68f8      	ldr	r0, [r7, #12]
 8013eca:	f000 ff21 	bl	8014d10 <xQueueGenericSend>
    return sema;
 8013ece:	68fb      	ldr	r3, [r7, #12]
 8013ed0:	e000      	b.n	8013ed4 <osSemaphoreCreate+0x34>
  }
  else {
#if (configUSE_COUNTING_SEMAPHORES == 1 )	
    return xSemaphoreCreateCounting(count, count);
#else
    return NULL;
 8013ed2:	2300      	movs	r3, #0
#endif
  }
#endif
}
 8013ed4:	4618      	mov	r0, r3
 8013ed6:	3710      	adds	r7, #16
 8013ed8:	46bd      	mov	sp, r7
 8013eda:	bd80      	pop	{r7, pc}

08013edc <osSemaphoreWait>:
* @param  millisec      timeout value or 0 in case of no time-out.
* @retval  number of available tokens, or -1 in case of incorrect parameters.
* @note   MUST REMAIN UNCHANGED: \b osSemaphoreWait shall be consistent in every CMSIS-RTOS.
*/
int32_t osSemaphoreWait (osSemaphoreId semaphore_id, uint32_t millisec)
{
 8013edc:	b580      	push	{r7, lr}
 8013ede:	b084      	sub	sp, #16
 8013ee0:	af00      	add	r7, sp, #0
 8013ee2:	6078      	str	r0, [r7, #4]
 8013ee4:	6039      	str	r1, [r7, #0]
  TickType_t ticks;
  portBASE_TYPE taskWoken = pdFALSE;  
 8013ee6:	2300      	movs	r3, #0
 8013ee8:	60bb      	str	r3, [r7, #8]
  
  
  if (semaphore_id == NULL) {
 8013eea:	687b      	ldr	r3, [r7, #4]
 8013eec:	2b00      	cmp	r3, #0
 8013eee:	d101      	bne.n	8013ef4 <osSemaphoreWait+0x18>
    return osErrorParameter;
 8013ef0:	2380      	movs	r3, #128	; 0x80
 8013ef2:	e03c      	b.n	8013f6e <osSemaphoreWait+0x92>
  }
  
  ticks = 0;
 8013ef4:	2300      	movs	r3, #0
 8013ef6:	60fb      	str	r3, [r7, #12]
  if (millisec == osWaitForever) {
 8013ef8:	683b      	ldr	r3, [r7, #0]
 8013efa:	f1b3 3fff 	cmp.w	r3, #4294967295
 8013efe:	d103      	bne.n	8013f08 <osSemaphoreWait+0x2c>
    ticks = portMAX_DELAY;
 8013f00:	f04f 33ff 	mov.w	r3, #4294967295
 8013f04:	60fb      	str	r3, [r7, #12]
 8013f06:	e009      	b.n	8013f1c <osSemaphoreWait+0x40>
  }
  else if (millisec != 0) {
 8013f08:	683b      	ldr	r3, [r7, #0]
 8013f0a:	2b00      	cmp	r3, #0
 8013f0c:	d006      	beq.n	8013f1c <osSemaphoreWait+0x40>
    ticks = millisec / portTICK_PERIOD_MS;
 8013f0e:	683b      	ldr	r3, [r7, #0]
 8013f10:	60fb      	str	r3, [r7, #12]
    if (ticks == 0) {
 8013f12:	68fb      	ldr	r3, [r7, #12]
 8013f14:	2b00      	cmp	r3, #0
 8013f16:	d101      	bne.n	8013f1c <osSemaphoreWait+0x40>
      ticks = 1;
 8013f18:	2301      	movs	r3, #1
 8013f1a:	60fb      	str	r3, [r7, #12]
    }
  }
  
  if (inHandlerMode()) {
 8013f1c:	f7ff feca 	bl	8013cb4 <inHandlerMode>
 8013f20:	4603      	mov	r3, r0
 8013f22:	2b00      	cmp	r3, #0
 8013f24:	d017      	beq.n	8013f56 <osSemaphoreWait+0x7a>
    if (xSemaphoreTakeFromISR(semaphore_id, &taskWoken) != pdTRUE) {
 8013f26:	f107 0308 	add.w	r3, r7, #8
 8013f2a:	461a      	mov	r2, r3
 8013f2c:	2100      	movs	r1, #0
 8013f2e:	6878      	ldr	r0, [r7, #4]
 8013f30:	f001 fa18 	bl	8015364 <xQueueReceiveFromISR>
 8013f34:	4603      	mov	r3, r0
 8013f36:	2b01      	cmp	r3, #1
 8013f38:	d001      	beq.n	8013f3e <osSemaphoreWait+0x62>
      return osErrorOS;
 8013f3a:	23ff      	movs	r3, #255	; 0xff
 8013f3c:	e017      	b.n	8013f6e <osSemaphoreWait+0x92>
    }
	portEND_SWITCHING_ISR(taskWoken);
 8013f3e:	68bb      	ldr	r3, [r7, #8]
 8013f40:	2b00      	cmp	r3, #0
 8013f42:	d013      	beq.n	8013f6c <osSemaphoreWait+0x90>
 8013f44:	4b0c      	ldr	r3, [pc, #48]	; (8013f78 <osSemaphoreWait+0x9c>)
 8013f46:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8013f4a:	601a      	str	r2, [r3, #0]
 8013f4c:	f3bf 8f4f 	dsb	sy
 8013f50:	f3bf 8f6f 	isb	sy
 8013f54:	e00a      	b.n	8013f6c <osSemaphoreWait+0x90>
  }  
  else if (xSemaphoreTake(semaphore_id, ticks) != pdTRUE) {
 8013f56:	2300      	movs	r3, #0
 8013f58:	68fa      	ldr	r2, [r7, #12]
 8013f5a:	2100      	movs	r1, #0
 8013f5c:	6878      	ldr	r0, [r7, #4]
 8013f5e:	f001 f8ef 	bl	8015140 <xQueueGenericReceive>
 8013f62:	4603      	mov	r3, r0
 8013f64:	2b01      	cmp	r3, #1
 8013f66:	d001      	beq.n	8013f6c <osSemaphoreWait+0x90>
    return osErrorOS;
 8013f68:	23ff      	movs	r3, #255	; 0xff
 8013f6a:	e000      	b.n	8013f6e <osSemaphoreWait+0x92>
  }
  
  return osOK;
 8013f6c:	2300      	movs	r3, #0
}
 8013f6e:	4618      	mov	r0, r3
 8013f70:	3710      	adds	r7, #16
 8013f72:	46bd      	mov	sp, r7
 8013f74:	bd80      	pop	{r7, pc}
 8013f76:	bf00      	nop
 8013f78:	e000ed04 	.word	0xe000ed04

08013f7c <osSemaphoreRelease>:
* @param  semaphore_id  semaphore object referenced with \ref osSemaphore.
* @retval  status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osSemaphoreRelease shall be consistent in every CMSIS-RTOS.
*/
osStatus osSemaphoreRelease (osSemaphoreId semaphore_id)
{
 8013f7c:	b580      	push	{r7, lr}
 8013f7e:	b084      	sub	sp, #16
 8013f80:	af00      	add	r7, sp, #0
 8013f82:	6078      	str	r0, [r7, #4]
  osStatus result = osOK;
 8013f84:	2300      	movs	r3, #0
 8013f86:	60fb      	str	r3, [r7, #12]
  portBASE_TYPE taskWoken = pdFALSE;
 8013f88:	2300      	movs	r3, #0
 8013f8a:	60bb      	str	r3, [r7, #8]
  
  
  if (inHandlerMode()) {
 8013f8c:	f7ff fe92 	bl	8013cb4 <inHandlerMode>
 8013f90:	4603      	mov	r3, r0
 8013f92:	2b00      	cmp	r3, #0
 8013f94:	d016      	beq.n	8013fc4 <osSemaphoreRelease+0x48>
    if (xSemaphoreGiveFromISR(semaphore_id, &taskWoken) != pdTRUE) {
 8013f96:	f107 0308 	add.w	r3, r7, #8
 8013f9a:	4619      	mov	r1, r3
 8013f9c:	6878      	ldr	r0, [r7, #4]
 8013f9e:	f001 f845 	bl	801502c <xQueueGiveFromISR>
 8013fa2:	4603      	mov	r3, r0
 8013fa4:	2b01      	cmp	r3, #1
 8013fa6:	d001      	beq.n	8013fac <osSemaphoreRelease+0x30>
      return osErrorOS;
 8013fa8:	23ff      	movs	r3, #255	; 0xff
 8013faa:	e017      	b.n	8013fdc <osSemaphoreRelease+0x60>
    }
    portEND_SWITCHING_ISR(taskWoken);
 8013fac:	68bb      	ldr	r3, [r7, #8]
 8013fae:	2b00      	cmp	r3, #0
 8013fb0:	d013      	beq.n	8013fda <osSemaphoreRelease+0x5e>
 8013fb2:	4b0c      	ldr	r3, [pc, #48]	; (8013fe4 <osSemaphoreRelease+0x68>)
 8013fb4:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8013fb8:	601a      	str	r2, [r3, #0]
 8013fba:	f3bf 8f4f 	dsb	sy
 8013fbe:	f3bf 8f6f 	isb	sy
 8013fc2:	e00a      	b.n	8013fda <osSemaphoreRelease+0x5e>
  }
  else {
    if (xSemaphoreGive(semaphore_id) != pdTRUE) {
 8013fc4:	2300      	movs	r3, #0
 8013fc6:	2200      	movs	r2, #0
 8013fc8:	2100      	movs	r1, #0
 8013fca:	6878      	ldr	r0, [r7, #4]
 8013fcc:	f000 fea0 	bl	8014d10 <xQueueGenericSend>
 8013fd0:	4603      	mov	r3, r0
 8013fd2:	2b01      	cmp	r3, #1
 8013fd4:	d001      	beq.n	8013fda <osSemaphoreRelease+0x5e>
      result = osErrorOS;
 8013fd6:	23ff      	movs	r3, #255	; 0xff
 8013fd8:	60fb      	str	r3, [r7, #12]
    }
  }
  
  return result;
 8013fda:	68fb      	ldr	r3, [r7, #12]
}
 8013fdc:	4618      	mov	r0, r3
 8013fde:	3710      	adds	r7, #16
 8013fe0:	46bd      	mov	sp, r7
 8013fe2:	bd80      	pop	{r7, pc}
 8013fe4:	e000ed04 	.word	0xe000ed04

08013fe8 <osSemaphoreDelete>:
* @param  semaphore_id  semaphore object referenced with \ref osSemaphore.
* @retval  status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osSemaphoreDelete shall be consistent in every CMSIS-RTOS.
*/
osStatus osSemaphoreDelete (osSemaphoreId semaphore_id)
{
 8013fe8:	b580      	push	{r7, lr}
 8013fea:	b082      	sub	sp, #8
 8013fec:	af00      	add	r7, sp, #0
 8013fee:	6078      	str	r0, [r7, #4]
  if (inHandlerMode()) {
 8013ff0:	f7ff fe60 	bl	8013cb4 <inHandlerMode>
 8013ff4:	4603      	mov	r3, r0
 8013ff6:	2b00      	cmp	r3, #0
 8013ff8:	d001      	beq.n	8013ffe <osSemaphoreDelete+0x16>
    return osErrorISR;
 8013ffa:	2382      	movs	r3, #130	; 0x82
 8013ffc:	e003      	b.n	8014006 <osSemaphoreDelete+0x1e>
  }

  vSemaphoreDelete(semaphore_id);
 8013ffe:	6878      	ldr	r0, [r7, #4]
 8014000:	f001 fa65 	bl	80154ce <vQueueDelete>

  return osOK; 
 8014004:	2300      	movs	r3, #0
}
 8014006:	4618      	mov	r0, r3
 8014008:	3708      	adds	r7, #8
 801400a:	46bd      	mov	sp, r7
 801400c:	bd80      	pop	{r7, pc}

0801400e <osMessageCreate>:
* @param  thread_id     thread ID (obtained by \ref osThreadCreate or \ref osThreadGetId) or NULL.
* @retval  message queue ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osMessageCreate shall be consistent in every CMSIS-RTOS.
*/
osMessageQId osMessageCreate (const osMessageQDef_t *queue_def, osThreadId thread_id)
{
 801400e:	b580      	push	{r7, lr}
 8014010:	b082      	sub	sp, #8
 8014012:	af00      	add	r7, sp, #0
 8014014:	6078      	str	r0, [r7, #4]
 8014016:	6039      	str	r1, [r7, #0]
    return xQueueCreate(queue_def->queue_sz, queue_def->item_sz);
  }
#elif ( configSUPPORT_STATIC_ALLOCATION == 1 )
  return xQueueCreateStatic(queue_def->queue_sz, queue_def->item_sz, queue_def->buffer, queue_def->controlblock);
#else  
  return xQueueCreate(queue_def->queue_sz, queue_def->item_sz);
 8014018:	687b      	ldr	r3, [r7, #4]
 801401a:	6818      	ldr	r0, [r3, #0]
 801401c:	687b      	ldr	r3, [r7, #4]
 801401e:	685b      	ldr	r3, [r3, #4]
 8014020:	2200      	movs	r2, #0
 8014022:	4619      	mov	r1, r3
 8014024:	f000 fdea 	bl	8014bfc <xQueueGenericCreate>
 8014028:	4603      	mov	r3, r0
#endif
}
 801402a:	4618      	mov	r0, r3
 801402c:	3708      	adds	r7, #8
 801402e:	46bd      	mov	sp, r7
 8014030:	bd80      	pop	{r7, pc}
	...

08014034 <osMessagePut>:
* @param  millisec  timeout value or 0 in case of no time-out.
* @retval status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osMessagePut shall be consistent in every CMSIS-RTOS.
*/
osStatus osMessagePut (osMessageQId queue_id, uint32_t info, uint32_t millisec)
{
 8014034:	b580      	push	{r7, lr}
 8014036:	b086      	sub	sp, #24
 8014038:	af00      	add	r7, sp, #0
 801403a:	60f8      	str	r0, [r7, #12]
 801403c:	60b9      	str	r1, [r7, #8]
 801403e:	607a      	str	r2, [r7, #4]
  portBASE_TYPE taskWoken = pdFALSE;
 8014040:	2300      	movs	r3, #0
 8014042:	613b      	str	r3, [r7, #16]
  TickType_t ticks;
  
  ticks = millisec / portTICK_PERIOD_MS;
 8014044:	687b      	ldr	r3, [r7, #4]
 8014046:	617b      	str	r3, [r7, #20]
  if (ticks == 0) {
 8014048:	697b      	ldr	r3, [r7, #20]
 801404a:	2b00      	cmp	r3, #0
 801404c:	d101      	bne.n	8014052 <osMessagePut+0x1e>
    ticks = 1;
 801404e:	2301      	movs	r3, #1
 8014050:	617b      	str	r3, [r7, #20]
  }
  
  if (inHandlerMode()) {
 8014052:	f7ff fe2f 	bl	8013cb4 <inHandlerMode>
 8014056:	4603      	mov	r3, r0
 8014058:	2b00      	cmp	r3, #0
 801405a:	d018      	beq.n	801408e <osMessagePut+0x5a>
    if (xQueueSendFromISR(queue_id, &info, &taskWoken) != pdTRUE) {
 801405c:	f107 0210 	add.w	r2, r7, #16
 8014060:	f107 0108 	add.w	r1, r7, #8
 8014064:	2300      	movs	r3, #0
 8014066:	68f8      	ldr	r0, [r7, #12]
 8014068:	f000 ff4c 	bl	8014f04 <xQueueGenericSendFromISR>
 801406c:	4603      	mov	r3, r0
 801406e:	2b01      	cmp	r3, #1
 8014070:	d001      	beq.n	8014076 <osMessagePut+0x42>
      return osErrorOS;
 8014072:	23ff      	movs	r3, #255	; 0xff
 8014074:	e018      	b.n	80140a8 <osMessagePut+0x74>
    }
    portEND_SWITCHING_ISR(taskWoken);
 8014076:	693b      	ldr	r3, [r7, #16]
 8014078:	2b00      	cmp	r3, #0
 801407a:	d014      	beq.n	80140a6 <osMessagePut+0x72>
 801407c:	4b0c      	ldr	r3, [pc, #48]	; (80140b0 <osMessagePut+0x7c>)
 801407e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8014082:	601a      	str	r2, [r3, #0]
 8014084:	f3bf 8f4f 	dsb	sy
 8014088:	f3bf 8f6f 	isb	sy
 801408c:	e00b      	b.n	80140a6 <osMessagePut+0x72>
  }
  else {
    if (xQueueSend(queue_id, &info, ticks) != pdTRUE) {
 801408e:	f107 0108 	add.w	r1, r7, #8
 8014092:	2300      	movs	r3, #0
 8014094:	697a      	ldr	r2, [r7, #20]
 8014096:	68f8      	ldr	r0, [r7, #12]
 8014098:	f000 fe3a 	bl	8014d10 <xQueueGenericSend>
 801409c:	4603      	mov	r3, r0
 801409e:	2b01      	cmp	r3, #1
 80140a0:	d001      	beq.n	80140a6 <osMessagePut+0x72>
      return osErrorOS;
 80140a2:	23ff      	movs	r3, #255	; 0xff
 80140a4:	e000      	b.n	80140a8 <osMessagePut+0x74>
    }
  }
  
  return osOK;
 80140a6:	2300      	movs	r3, #0
}
 80140a8:	4618      	mov	r0, r3
 80140aa:	3718      	adds	r7, #24
 80140ac:	46bd      	mov	sp, r7
 80140ae:	bd80      	pop	{r7, pc}
 80140b0:	e000ed04 	.word	0xe000ed04

080140b4 <osMessageGet>:
* @param  millisec  timeout value or 0 in case of no time-out.
* @retval event information that includes status code.
* @note   MUST REMAIN UNCHANGED: \b osMessageGet shall be consistent in every CMSIS-RTOS.
*/
osEvent osMessageGet (osMessageQId queue_id, uint32_t millisec)
{
 80140b4:	b590      	push	{r4, r7, lr}
 80140b6:	b08b      	sub	sp, #44	; 0x2c
 80140b8:	af00      	add	r7, sp, #0
 80140ba:	60f8      	str	r0, [r7, #12]
 80140bc:	60b9      	str	r1, [r7, #8]
 80140be:	607a      	str	r2, [r7, #4]
  portBASE_TYPE taskWoken;
  TickType_t ticks;
  osEvent event;
  
  event.def.message_id = queue_id;
 80140c0:	68bb      	ldr	r3, [r7, #8]
 80140c2:	61fb      	str	r3, [r7, #28]
  event.value.v = 0;
 80140c4:	2300      	movs	r3, #0
 80140c6:	61bb      	str	r3, [r7, #24]
  
  if (queue_id == NULL) {
 80140c8:	68bb      	ldr	r3, [r7, #8]
 80140ca:	2b00      	cmp	r3, #0
 80140cc:	d10a      	bne.n	80140e4 <osMessageGet+0x30>
    event.status = osErrorParameter;
 80140ce:	2380      	movs	r3, #128	; 0x80
 80140d0:	617b      	str	r3, [r7, #20]
    return event;
 80140d2:	68fb      	ldr	r3, [r7, #12]
 80140d4:	461c      	mov	r4, r3
 80140d6:	f107 0314 	add.w	r3, r7, #20
 80140da:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 80140de:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 80140e2:	e054      	b.n	801418e <osMessageGet+0xda>
  }
  
  taskWoken = pdFALSE;
 80140e4:	2300      	movs	r3, #0
 80140e6:	623b      	str	r3, [r7, #32]
  
  ticks = 0;
 80140e8:	2300      	movs	r3, #0
 80140ea:	627b      	str	r3, [r7, #36]	; 0x24
  if (millisec == osWaitForever) {
 80140ec:	687b      	ldr	r3, [r7, #4]
 80140ee:	f1b3 3fff 	cmp.w	r3, #4294967295
 80140f2:	d103      	bne.n	80140fc <osMessageGet+0x48>
    ticks = portMAX_DELAY;
 80140f4:	f04f 33ff 	mov.w	r3, #4294967295
 80140f8:	627b      	str	r3, [r7, #36]	; 0x24
 80140fa:	e009      	b.n	8014110 <osMessageGet+0x5c>
  }
  else if (millisec != 0) {
 80140fc:	687b      	ldr	r3, [r7, #4]
 80140fe:	2b00      	cmp	r3, #0
 8014100:	d006      	beq.n	8014110 <osMessageGet+0x5c>
    ticks = millisec / portTICK_PERIOD_MS;
 8014102:	687b      	ldr	r3, [r7, #4]
 8014104:	627b      	str	r3, [r7, #36]	; 0x24
    if (ticks == 0) {
 8014106:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8014108:	2b00      	cmp	r3, #0
 801410a:	d101      	bne.n	8014110 <osMessageGet+0x5c>
      ticks = 1;
 801410c:	2301      	movs	r3, #1
 801410e:	627b      	str	r3, [r7, #36]	; 0x24
    }
  }
  
  if (inHandlerMode()) {
 8014110:	f7ff fdd0 	bl	8013cb4 <inHandlerMode>
 8014114:	4603      	mov	r3, r0
 8014116:	2b00      	cmp	r3, #0
 8014118:	d01c      	beq.n	8014154 <osMessageGet+0xa0>
    if (xQueueReceiveFromISR(queue_id, &event.value.v, &taskWoken) == pdTRUE) {
 801411a:	f107 0220 	add.w	r2, r7, #32
 801411e:	f107 0314 	add.w	r3, r7, #20
 8014122:	3304      	adds	r3, #4
 8014124:	4619      	mov	r1, r3
 8014126:	68b8      	ldr	r0, [r7, #8]
 8014128:	f001 f91c 	bl	8015364 <xQueueReceiveFromISR>
 801412c:	4603      	mov	r3, r0
 801412e:	2b01      	cmp	r3, #1
 8014130:	d102      	bne.n	8014138 <osMessageGet+0x84>
      /* We have mail */
      event.status = osEventMessage;
 8014132:	2310      	movs	r3, #16
 8014134:	617b      	str	r3, [r7, #20]
 8014136:	e001      	b.n	801413c <osMessageGet+0x88>
    }
    else {
      event.status = osOK;
 8014138:	2300      	movs	r3, #0
 801413a:	617b      	str	r3, [r7, #20]
    }
    portEND_SWITCHING_ISR(taskWoken);
 801413c:	6a3b      	ldr	r3, [r7, #32]
 801413e:	2b00      	cmp	r3, #0
 8014140:	d01d      	beq.n	801417e <osMessageGet+0xca>
 8014142:	4b15      	ldr	r3, [pc, #84]	; (8014198 <osMessageGet+0xe4>)
 8014144:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8014148:	601a      	str	r2, [r3, #0]
 801414a:	f3bf 8f4f 	dsb	sy
 801414e:	f3bf 8f6f 	isb	sy
 8014152:	e014      	b.n	801417e <osMessageGet+0xca>
  }
  else {
    if (xQueueReceive(queue_id, &event.value.v, ticks) == pdTRUE) {
 8014154:	f107 0314 	add.w	r3, r7, #20
 8014158:	1d19      	adds	r1, r3, #4
 801415a:	2300      	movs	r3, #0
 801415c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 801415e:	68b8      	ldr	r0, [r7, #8]
 8014160:	f000 ffee 	bl	8015140 <xQueueGenericReceive>
 8014164:	4603      	mov	r3, r0
 8014166:	2b01      	cmp	r3, #1
 8014168:	d102      	bne.n	8014170 <osMessageGet+0xbc>
      /* We have mail */
      event.status = osEventMessage;
 801416a:	2310      	movs	r3, #16
 801416c:	617b      	str	r3, [r7, #20]
 801416e:	e006      	b.n	801417e <osMessageGet+0xca>
    }
    else {
      event.status = (ticks == 0) ? osOK : osEventTimeout;
 8014170:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8014172:	2b00      	cmp	r3, #0
 8014174:	d101      	bne.n	801417a <osMessageGet+0xc6>
 8014176:	2300      	movs	r3, #0
 8014178:	e000      	b.n	801417c <osMessageGet+0xc8>
 801417a:	2340      	movs	r3, #64	; 0x40
 801417c:	617b      	str	r3, [r7, #20]
    }
  }
  
  return event;
 801417e:	68fb      	ldr	r3, [r7, #12]
 8014180:	461c      	mov	r4, r3
 8014182:	f107 0314 	add.w	r3, r7, #20
 8014186:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 801418a:	e884 0007 	stmia.w	r4, {r0, r1, r2}
}
 801418e:	68f8      	ldr	r0, [r7, #12]
 8014190:	372c      	adds	r7, #44	; 0x2c
 8014192:	46bd      	mov	sp, r7
 8014194:	bd90      	pop	{r4, r7, pc}
 8014196:	bf00      	nop
 8014198:	e000ed04 	.word	0xe000ed04

0801419c <osMessageWaiting>:
* @brief  Get the number of messaged stored in a queue.
* @param  queue_id  message queue ID obtained with \ref osMessageCreate.
* @retval number of messages stored in a queue.
*/
uint32_t osMessageWaiting(osMessageQId queue_id)
{
 801419c:	b580      	push	{r7, lr}
 801419e:	b082      	sub	sp, #8
 80141a0:	af00      	add	r7, sp, #0
 80141a2:	6078      	str	r0, [r7, #4]
  if (inHandlerMode()) {
 80141a4:	f7ff fd86 	bl	8013cb4 <inHandlerMode>
 80141a8:	4603      	mov	r3, r0
 80141aa:	2b00      	cmp	r3, #0
 80141ac:	d004      	beq.n	80141b8 <osMessageWaiting+0x1c>
    return uxQueueMessagesWaitingFromISR(queue_id);
 80141ae:	6878      	ldr	r0, [r7, #4]
 80141b0:	f001 f972 	bl	8015498 <uxQueueMessagesWaitingFromISR>
 80141b4:	4603      	mov	r3, r0
 80141b6:	e003      	b.n	80141c0 <osMessageWaiting+0x24>
  }
  else
  {
    return uxQueueMessagesWaiting(queue_id);
 80141b8:	6878      	ldr	r0, [r7, #4]
 80141ba:	f001 f950 	bl	801545e <uxQueueMessagesWaiting>
 80141be:	4603      	mov	r3, r0
  }
}
 80141c0:	4618      	mov	r0, r3
 80141c2:	3708      	adds	r7, #8
 80141c4:	46bd      	mov	sp, r7
 80141c6:	bd80      	pop	{r7, pc}

080141c8 <osMessageDelete>:
* @brief Delete a Message Queue
* @param  queue_id  message queue ID obtained with \ref osMessageCreate.
* @retval  status code that indicates the execution status of the function.
*/
osStatus osMessageDelete (osMessageQId queue_id)
{
 80141c8:	b580      	push	{r7, lr}
 80141ca:	b082      	sub	sp, #8
 80141cc:	af00      	add	r7, sp, #0
 80141ce:	6078      	str	r0, [r7, #4]
  if (inHandlerMode()) {
 80141d0:	f7ff fd70 	bl	8013cb4 <inHandlerMode>
 80141d4:	4603      	mov	r3, r0
 80141d6:	2b00      	cmp	r3, #0
 80141d8:	d001      	beq.n	80141de <osMessageDelete+0x16>
    return osErrorISR;
 80141da:	2382      	movs	r3, #130	; 0x82
 80141dc:	e003      	b.n	80141e6 <osMessageDelete+0x1e>
  }

  vQueueDelete(queue_id);
 80141de:	6878      	ldr	r0, [r7, #4]
 80141e0:	f001 f975 	bl	80154ce <vQueueDelete>

  return osOK; 
 80141e4:	2300      	movs	r3, #0
}
 80141e6:	4618      	mov	r0, r3
 80141e8:	3708      	adds	r7, #8
 80141ea:	46bd      	mov	sp, r7
 80141ec:	bd80      	pop	{r7, pc}

080141ee <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 80141ee:	b480      	push	{r7}
 80141f0:	b083      	sub	sp, #12
 80141f2:	af00      	add	r7, sp, #0
 80141f4:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80141f6:	687b      	ldr	r3, [r7, #4]
 80141f8:	f103 0208 	add.w	r2, r3, #8
 80141fc:	687b      	ldr	r3, [r7, #4]
 80141fe:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8014200:	687b      	ldr	r3, [r7, #4]
 8014202:	f04f 32ff 	mov.w	r2, #4294967295
 8014206:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8014208:	687b      	ldr	r3, [r7, #4]
 801420a:	f103 0208 	add.w	r2, r3, #8
 801420e:	687b      	ldr	r3, [r7, #4]
 8014210:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8014212:	687b      	ldr	r3, [r7, #4]
 8014214:	f103 0208 	add.w	r2, r3, #8
 8014218:	687b      	ldr	r3, [r7, #4]
 801421a:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 801421c:	687b      	ldr	r3, [r7, #4]
 801421e:	2200      	movs	r2, #0
 8014220:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8014222:	bf00      	nop
 8014224:	370c      	adds	r7, #12
 8014226:	46bd      	mov	sp, r7
 8014228:	f85d 7b04 	ldr.w	r7, [sp], #4
 801422c:	4770      	bx	lr

0801422e <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 801422e:	b480      	push	{r7}
 8014230:	b083      	sub	sp, #12
 8014232:	af00      	add	r7, sp, #0
 8014234:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pvContainer = NULL;
 8014236:	687b      	ldr	r3, [r7, #4]
 8014238:	2200      	movs	r2, #0
 801423a:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 801423c:	bf00      	nop
 801423e:	370c      	adds	r7, #12
 8014240:	46bd      	mov	sp, r7
 8014242:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014246:	4770      	bx	lr

08014248 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8014248:	b480      	push	{r7}
 801424a:	b085      	sub	sp, #20
 801424c:	af00      	add	r7, sp, #0
 801424e:	6078      	str	r0, [r7, #4]
 8014250:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8014252:	687b      	ldr	r3, [r7, #4]
 8014254:	685b      	ldr	r3, [r3, #4]
 8014256:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8014258:	683b      	ldr	r3, [r7, #0]
 801425a:	68fa      	ldr	r2, [r7, #12]
 801425c:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 801425e:	68fb      	ldr	r3, [r7, #12]
 8014260:	689a      	ldr	r2, [r3, #8]
 8014262:	683b      	ldr	r3, [r7, #0]
 8014264:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8014266:	68fb      	ldr	r3, [r7, #12]
 8014268:	689b      	ldr	r3, [r3, #8]
 801426a:	683a      	ldr	r2, [r7, #0]
 801426c:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 801426e:	68fb      	ldr	r3, [r7, #12]
 8014270:	683a      	ldr	r2, [r7, #0]
 8014272:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pvContainer = ( void * ) pxList;
 8014274:	683b      	ldr	r3, [r7, #0]
 8014276:	687a      	ldr	r2, [r7, #4]
 8014278:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 801427a:	687b      	ldr	r3, [r7, #4]
 801427c:	681b      	ldr	r3, [r3, #0]
 801427e:	1c5a      	adds	r2, r3, #1
 8014280:	687b      	ldr	r3, [r7, #4]
 8014282:	601a      	str	r2, [r3, #0]
}
 8014284:	bf00      	nop
 8014286:	3714      	adds	r7, #20
 8014288:	46bd      	mov	sp, r7
 801428a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801428e:	4770      	bx	lr

08014290 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8014290:	b480      	push	{r7}
 8014292:	b085      	sub	sp, #20
 8014294:	af00      	add	r7, sp, #0
 8014296:	6078      	str	r0, [r7, #4]
 8014298:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 801429a:	683b      	ldr	r3, [r7, #0]
 801429c:	681b      	ldr	r3, [r3, #0]
 801429e:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCB's which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 80142a0:	68bb      	ldr	r3, [r7, #8]
 80142a2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80142a6:	d103      	bne.n	80142b0 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 80142a8:	687b      	ldr	r3, [r7, #4]
 80142aa:	691b      	ldr	r3, [r3, #16]
 80142ac:	60fb      	str	r3, [r7, #12]
 80142ae:	e00c      	b.n	80142ca <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80142b0:	687b      	ldr	r3, [r7, #4]
 80142b2:	3308      	adds	r3, #8
 80142b4:	60fb      	str	r3, [r7, #12]
 80142b6:	e002      	b.n	80142be <vListInsert+0x2e>
 80142b8:	68fb      	ldr	r3, [r7, #12]
 80142ba:	685b      	ldr	r3, [r3, #4]
 80142bc:	60fb      	str	r3, [r7, #12]
 80142be:	68fb      	ldr	r3, [r7, #12]
 80142c0:	685b      	ldr	r3, [r3, #4]
 80142c2:	681a      	ldr	r2, [r3, #0]
 80142c4:	68bb      	ldr	r3, [r7, #8]
 80142c6:	429a      	cmp	r2, r3
 80142c8:	d9f6      	bls.n	80142b8 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 80142ca:	68fb      	ldr	r3, [r7, #12]
 80142cc:	685a      	ldr	r2, [r3, #4]
 80142ce:	683b      	ldr	r3, [r7, #0]
 80142d0:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 80142d2:	683b      	ldr	r3, [r7, #0]
 80142d4:	685b      	ldr	r3, [r3, #4]
 80142d6:	683a      	ldr	r2, [r7, #0]
 80142d8:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 80142da:	683b      	ldr	r3, [r7, #0]
 80142dc:	68fa      	ldr	r2, [r7, #12]
 80142de:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 80142e0:	68fb      	ldr	r3, [r7, #12]
 80142e2:	683a      	ldr	r2, [r7, #0]
 80142e4:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pvContainer = ( void * ) pxList;
 80142e6:	683b      	ldr	r3, [r7, #0]
 80142e8:	687a      	ldr	r2, [r7, #4]
 80142ea:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80142ec:	687b      	ldr	r3, [r7, #4]
 80142ee:	681b      	ldr	r3, [r3, #0]
 80142f0:	1c5a      	adds	r2, r3, #1
 80142f2:	687b      	ldr	r3, [r7, #4]
 80142f4:	601a      	str	r2, [r3, #0]
}
 80142f6:	bf00      	nop
 80142f8:	3714      	adds	r7, #20
 80142fa:	46bd      	mov	sp, r7
 80142fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014300:	4770      	bx	lr

08014302 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8014302:	b480      	push	{r7}
 8014304:	b085      	sub	sp, #20
 8014306:	af00      	add	r7, sp, #0
 8014308:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = ( List_t * ) pxItemToRemove->pvContainer;
 801430a:	687b      	ldr	r3, [r7, #4]
 801430c:	691b      	ldr	r3, [r3, #16]
 801430e:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8014310:	687b      	ldr	r3, [r7, #4]
 8014312:	685b      	ldr	r3, [r3, #4]
 8014314:	687a      	ldr	r2, [r7, #4]
 8014316:	6892      	ldr	r2, [r2, #8]
 8014318:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 801431a:	687b      	ldr	r3, [r7, #4]
 801431c:	689b      	ldr	r3, [r3, #8]
 801431e:	687a      	ldr	r2, [r7, #4]
 8014320:	6852      	ldr	r2, [r2, #4]
 8014322:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8014324:	68fb      	ldr	r3, [r7, #12]
 8014326:	685a      	ldr	r2, [r3, #4]
 8014328:	687b      	ldr	r3, [r7, #4]
 801432a:	429a      	cmp	r2, r3
 801432c:	d103      	bne.n	8014336 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 801432e:	687b      	ldr	r3, [r7, #4]
 8014330:	689a      	ldr	r2, [r3, #8]
 8014332:	68fb      	ldr	r3, [r7, #12]
 8014334:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pvContainer = NULL;
 8014336:	687b      	ldr	r3, [r7, #4]
 8014338:	2200      	movs	r2, #0
 801433a:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 801433c:	68fb      	ldr	r3, [r7, #12]
 801433e:	681b      	ldr	r3, [r3, #0]
 8014340:	1e5a      	subs	r2, r3, #1
 8014342:	68fb      	ldr	r3, [r7, #12]
 8014344:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8014346:	68fb      	ldr	r3, [r7, #12]
 8014348:	681b      	ldr	r3, [r3, #0]
}
 801434a:	4618      	mov	r0, r3
 801434c:	3714      	adds	r7, #20
 801434e:	46bd      	mov	sp, r7
 8014350:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014354:	4770      	bx	lr
	...

08014358 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8014358:	b480      	push	{r7}
 801435a:	b085      	sub	sp, #20
 801435c:	af00      	add	r7, sp, #0
 801435e:	60f8      	str	r0, [r7, #12]
 8014360:	60b9      	str	r1, [r7, #8]
 8014362:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8014364:	68fb      	ldr	r3, [r7, #12]
 8014366:	3b04      	subs	r3, #4
 8014368:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 801436a:	68fb      	ldr	r3, [r7, #12]
 801436c:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8014370:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8014372:	68fb      	ldr	r3, [r7, #12]
 8014374:	3b04      	subs	r3, #4
 8014376:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8014378:	68bb      	ldr	r3, [r7, #8]
 801437a:	f023 0201 	bic.w	r2, r3, #1
 801437e:	68fb      	ldr	r3, [r7, #12]
 8014380:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8014382:	68fb      	ldr	r3, [r7, #12]
 8014384:	3b04      	subs	r3, #4
 8014386:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8014388:	4a0c      	ldr	r2, [pc, #48]	; (80143bc <pxPortInitialiseStack+0x64>)
 801438a:	68fb      	ldr	r3, [r7, #12]
 801438c:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 801438e:	68fb      	ldr	r3, [r7, #12]
 8014390:	3b14      	subs	r3, #20
 8014392:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8014394:	687a      	ldr	r2, [r7, #4]
 8014396:	68fb      	ldr	r3, [r7, #12]
 8014398:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 801439a:	68fb      	ldr	r3, [r7, #12]
 801439c:	3b04      	subs	r3, #4
 801439e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXEC_RETURN;
 80143a0:	68fb      	ldr	r3, [r7, #12]
 80143a2:	f06f 0202 	mvn.w	r2, #2
 80143a6:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 80143a8:	68fb      	ldr	r3, [r7, #12]
 80143aa:	3b20      	subs	r3, #32
 80143ac:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 80143ae:	68fb      	ldr	r3, [r7, #12]
}
 80143b0:	4618      	mov	r0, r3
 80143b2:	3714      	adds	r7, #20
 80143b4:	46bd      	mov	sp, r7
 80143b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80143ba:	4770      	bx	lr
 80143bc:	080143c1 	.word	0x080143c1

080143c0 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 80143c0:	b480      	push	{r7}
 80143c2:	b083      	sub	sp, #12
 80143c4:	af00      	add	r7, sp, #0
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 80143c6:	4b0c      	ldr	r3, [pc, #48]	; (80143f8 <prvTaskExitError+0x38>)
 80143c8:	681b      	ldr	r3, [r3, #0]
 80143ca:	f1b3 3fff 	cmp.w	r3, #4294967295
 80143ce:	d009      	beq.n	80143e4 <prvTaskExitError+0x24>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 80143d0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80143d4:	f383 8811 	msr	BASEPRI, r3
 80143d8:	f3bf 8f6f 	isb	sy
 80143dc:	f3bf 8f4f 	dsb	sy
 80143e0:	607b      	str	r3, [r7, #4]
 80143e2:	e7fe      	b.n	80143e2 <prvTaskExitError+0x22>
 80143e4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80143e8:	f383 8811 	msr	BASEPRI, r3
 80143ec:	f3bf 8f6f 	isb	sy
 80143f0:	f3bf 8f4f 	dsb	sy
 80143f4:	603b      	str	r3, [r7, #0]
	portDISABLE_INTERRUPTS();
	for( ;; );
 80143f6:	e7fe      	b.n	80143f6 <prvTaskExitError+0x36>
 80143f8:	20000004 	.word	0x20000004
 80143fc:	00000000 	.word	0x00000000

08014400 <SVC_Handler>:
}
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8014400:	4b07      	ldr	r3, [pc, #28]	; (8014420 <pxCurrentTCBConst2>)
 8014402:	6819      	ldr	r1, [r3, #0]
 8014404:	6808      	ldr	r0, [r1, #0]
 8014406:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801440a:	f380 8809 	msr	PSP, r0
 801440e:	f3bf 8f6f 	isb	sy
 8014412:	f04f 0000 	mov.w	r0, #0
 8014416:	f380 8811 	msr	BASEPRI, r0
 801441a:	4770      	bx	lr
 801441c:	f3af 8000 	nop.w

08014420 <pxCurrentTCBConst2>:
 8014420:	20003e38 	.word	0x20003e38
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8014424:	bf00      	nop
 8014426:	bf00      	nop

08014428 <prvPortStartFirstTask>:
/*-----------------------------------------------------------*/

static void prvPortStartFirstTask( void )
{
	__asm volatile(
 8014428:	4806      	ldr	r0, [pc, #24]	; (8014444 <prvPortStartFirstTask+0x1c>)
 801442a:	6800      	ldr	r0, [r0, #0]
 801442c:	6800      	ldr	r0, [r0, #0]
 801442e:	f380 8808 	msr	MSP, r0
 8014432:	b662      	cpsie	i
 8014434:	b661      	cpsie	f
 8014436:	f3bf 8f4f 	dsb	sy
 801443a:	f3bf 8f6f 	isb	sy
 801443e:	df00      	svc	0
 8014440:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 8014442:	bf00      	nop
 8014444:	e000ed08 	.word	0xe000ed08

08014448 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8014448:	b580      	push	{r7, lr}
 801444a:	b086      	sub	sp, #24
 801444c:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 801444e:	4b3b      	ldr	r3, [pc, #236]	; (801453c <xPortStartScheduler+0xf4>)
 8014450:	681b      	ldr	r3, [r3, #0]
 8014452:	4a3b      	ldr	r2, [pc, #236]	; (8014540 <xPortStartScheduler+0xf8>)
 8014454:	4293      	cmp	r3, r2
 8014456:	d109      	bne.n	801446c <xPortStartScheduler+0x24>
 8014458:	f04f 0350 	mov.w	r3, #80	; 0x50
 801445c:	f383 8811 	msr	BASEPRI, r3
 8014460:	f3bf 8f6f 	isb	sy
 8014464:	f3bf 8f4f 	dsb	sy
 8014468:	613b      	str	r3, [r7, #16]
 801446a:	e7fe      	b.n	801446a <xPortStartScheduler+0x22>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 801446c:	4b33      	ldr	r3, [pc, #204]	; (801453c <xPortStartScheduler+0xf4>)
 801446e:	681b      	ldr	r3, [r3, #0]
 8014470:	4a34      	ldr	r2, [pc, #208]	; (8014544 <xPortStartScheduler+0xfc>)
 8014472:	4293      	cmp	r3, r2
 8014474:	d109      	bne.n	801448a <xPortStartScheduler+0x42>
 8014476:	f04f 0350 	mov.w	r3, #80	; 0x50
 801447a:	f383 8811 	msr	BASEPRI, r3
 801447e:	f3bf 8f6f 	isb	sy
 8014482:	f3bf 8f4f 	dsb	sy
 8014486:	60fb      	str	r3, [r7, #12]
 8014488:	e7fe      	b.n	8014488 <xPortStartScheduler+0x40>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 801448a:	4b2f      	ldr	r3, [pc, #188]	; (8014548 <xPortStartScheduler+0x100>)
 801448c:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 801448e:	697b      	ldr	r3, [r7, #20]
 8014490:	781b      	ldrb	r3, [r3, #0]
 8014492:	b2db      	uxtb	r3, r3
 8014494:	60bb      	str	r3, [r7, #8]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8014496:	697b      	ldr	r3, [r7, #20]
 8014498:	22ff      	movs	r2, #255	; 0xff
 801449a:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 801449c:	697b      	ldr	r3, [r7, #20]
 801449e:	781b      	ldrb	r3, [r3, #0]
 80144a0:	b2db      	uxtb	r3, r3
 80144a2:	71fb      	strb	r3, [r7, #7]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 80144a4:	79fb      	ldrb	r3, [r7, #7]
 80144a6:	b2db      	uxtb	r3, r3
 80144a8:	f003 0350 	and.w	r3, r3, #80	; 0x50
 80144ac:	b2da      	uxtb	r2, r3
 80144ae:	4b27      	ldr	r3, [pc, #156]	; (801454c <xPortStartScheduler+0x104>)
 80144b0:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 80144b2:	4b27      	ldr	r3, [pc, #156]	; (8014550 <xPortStartScheduler+0x108>)
 80144b4:	2207      	movs	r2, #7
 80144b6:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80144b8:	e009      	b.n	80144ce <xPortStartScheduler+0x86>
		{
			ulMaxPRIGROUPValue--;
 80144ba:	4b25      	ldr	r3, [pc, #148]	; (8014550 <xPortStartScheduler+0x108>)
 80144bc:	681b      	ldr	r3, [r3, #0]
 80144be:	3b01      	subs	r3, #1
 80144c0:	4a23      	ldr	r2, [pc, #140]	; (8014550 <xPortStartScheduler+0x108>)
 80144c2:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 80144c4:	79fb      	ldrb	r3, [r7, #7]
 80144c6:	b2db      	uxtb	r3, r3
 80144c8:	005b      	lsls	r3, r3, #1
 80144ca:	b2db      	uxtb	r3, r3
 80144cc:	71fb      	strb	r3, [r7, #7]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80144ce:	79fb      	ldrb	r3, [r7, #7]
 80144d0:	b2db      	uxtb	r3, r3
 80144d2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80144d6:	2b80      	cmp	r3, #128	; 0x80
 80144d8:	d0ef      	beq.n	80144ba <xPortStartScheduler+0x72>
		}

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 80144da:	4b1d      	ldr	r3, [pc, #116]	; (8014550 <xPortStartScheduler+0x108>)
 80144dc:	681b      	ldr	r3, [r3, #0]
 80144de:	021b      	lsls	r3, r3, #8
 80144e0:	4a1b      	ldr	r2, [pc, #108]	; (8014550 <xPortStartScheduler+0x108>)
 80144e2:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 80144e4:	4b1a      	ldr	r3, [pc, #104]	; (8014550 <xPortStartScheduler+0x108>)
 80144e6:	681b      	ldr	r3, [r3, #0]
 80144e8:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 80144ec:	4a18      	ldr	r2, [pc, #96]	; (8014550 <xPortStartScheduler+0x108>)
 80144ee:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 80144f0:	68bb      	ldr	r3, [r7, #8]
 80144f2:	b2da      	uxtb	r2, r3
 80144f4:	697b      	ldr	r3, [r7, #20]
 80144f6:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 80144f8:	4a16      	ldr	r2, [pc, #88]	; (8014554 <xPortStartScheduler+0x10c>)
 80144fa:	4b16      	ldr	r3, [pc, #88]	; (8014554 <xPortStartScheduler+0x10c>)
 80144fc:	681b      	ldr	r3, [r3, #0]
 80144fe:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8014502:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8014504:	4a13      	ldr	r2, [pc, #76]	; (8014554 <xPortStartScheduler+0x10c>)
 8014506:	4b13      	ldr	r3, [pc, #76]	; (8014554 <xPortStartScheduler+0x10c>)
 8014508:	681b      	ldr	r3, [r3, #0]
 801450a:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 801450e:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8014510:	f000 f8d2 	bl	80146b8 <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8014514:	4b10      	ldr	r3, [pc, #64]	; (8014558 <xPortStartScheduler+0x110>)
 8014516:	2200      	movs	r2, #0
 8014518:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 801451a:	f000 f8e9 	bl	80146f0 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 801451e:	4a0f      	ldr	r2, [pc, #60]	; (801455c <xPortStartScheduler+0x114>)
 8014520:	4b0e      	ldr	r3, [pc, #56]	; (801455c <xPortStartScheduler+0x114>)
 8014522:	681b      	ldr	r3, [r3, #0]
 8014524:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 8014528:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 801452a:	f7ff ff7d 	bl	8014428 <prvPortStartFirstTask>

	/* Should never get here as the tasks will now be executing!  Call the task
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS. */
	prvTaskExitError();
 801452e:	f7ff ff47 	bl	80143c0 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8014532:	2300      	movs	r3, #0
}
 8014534:	4618      	mov	r0, r3
 8014536:	3718      	adds	r7, #24
 8014538:	46bd      	mov	sp, r7
 801453a:	bd80      	pop	{r7, pc}
 801453c:	e000ed00 	.word	0xe000ed00
 8014540:	410fc271 	.word	0x410fc271
 8014544:	410fc270 	.word	0x410fc270
 8014548:	e000e400 	.word	0xe000e400
 801454c:	20000218 	.word	0x20000218
 8014550:	2000021c 	.word	0x2000021c
 8014554:	e000ed20 	.word	0xe000ed20
 8014558:	20000004 	.word	0x20000004
 801455c:	e000ef34 	.word	0xe000ef34

08014560 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8014560:	b480      	push	{r7}
 8014562:	b083      	sub	sp, #12
 8014564:	af00      	add	r7, sp, #0
 8014566:	f04f 0350 	mov.w	r3, #80	; 0x50
 801456a:	f383 8811 	msr	BASEPRI, r3
 801456e:	f3bf 8f6f 	isb	sy
 8014572:	f3bf 8f4f 	dsb	sy
 8014576:	607b      	str	r3, [r7, #4]
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8014578:	4b0e      	ldr	r3, [pc, #56]	; (80145b4 <vPortEnterCritical+0x54>)
 801457a:	681b      	ldr	r3, [r3, #0]
 801457c:	3301      	adds	r3, #1
 801457e:	4a0d      	ldr	r2, [pc, #52]	; (80145b4 <vPortEnterCritical+0x54>)
 8014580:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8014582:	4b0c      	ldr	r3, [pc, #48]	; (80145b4 <vPortEnterCritical+0x54>)
 8014584:	681b      	ldr	r3, [r3, #0]
 8014586:	2b01      	cmp	r3, #1
 8014588:	d10e      	bne.n	80145a8 <vPortEnterCritical+0x48>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 801458a:	4b0b      	ldr	r3, [pc, #44]	; (80145b8 <vPortEnterCritical+0x58>)
 801458c:	681b      	ldr	r3, [r3, #0]
 801458e:	b2db      	uxtb	r3, r3
 8014590:	2b00      	cmp	r3, #0
 8014592:	d009      	beq.n	80145a8 <vPortEnterCritical+0x48>
 8014594:	f04f 0350 	mov.w	r3, #80	; 0x50
 8014598:	f383 8811 	msr	BASEPRI, r3
 801459c:	f3bf 8f6f 	isb	sy
 80145a0:	f3bf 8f4f 	dsb	sy
 80145a4:	603b      	str	r3, [r7, #0]
 80145a6:	e7fe      	b.n	80145a6 <vPortEnterCritical+0x46>
	}
}
 80145a8:	bf00      	nop
 80145aa:	370c      	adds	r7, #12
 80145ac:	46bd      	mov	sp, r7
 80145ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80145b2:	4770      	bx	lr
 80145b4:	20000004 	.word	0x20000004
 80145b8:	e000ed04 	.word	0xe000ed04

080145bc <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 80145bc:	b480      	push	{r7}
 80145be:	b083      	sub	sp, #12
 80145c0:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 80145c2:	4b11      	ldr	r3, [pc, #68]	; (8014608 <vPortExitCritical+0x4c>)
 80145c4:	681b      	ldr	r3, [r3, #0]
 80145c6:	2b00      	cmp	r3, #0
 80145c8:	d109      	bne.n	80145de <vPortExitCritical+0x22>
 80145ca:	f04f 0350 	mov.w	r3, #80	; 0x50
 80145ce:	f383 8811 	msr	BASEPRI, r3
 80145d2:	f3bf 8f6f 	isb	sy
 80145d6:	f3bf 8f4f 	dsb	sy
 80145da:	607b      	str	r3, [r7, #4]
 80145dc:	e7fe      	b.n	80145dc <vPortExitCritical+0x20>
	uxCriticalNesting--;
 80145de:	4b0a      	ldr	r3, [pc, #40]	; (8014608 <vPortExitCritical+0x4c>)
 80145e0:	681b      	ldr	r3, [r3, #0]
 80145e2:	3b01      	subs	r3, #1
 80145e4:	4a08      	ldr	r2, [pc, #32]	; (8014608 <vPortExitCritical+0x4c>)
 80145e6:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 80145e8:	4b07      	ldr	r3, [pc, #28]	; (8014608 <vPortExitCritical+0x4c>)
 80145ea:	681b      	ldr	r3, [r3, #0]
 80145ec:	2b00      	cmp	r3, #0
 80145ee:	d104      	bne.n	80145fa <vPortExitCritical+0x3e>
 80145f0:	2300      	movs	r3, #0
 80145f2:	603b      	str	r3, [r7, #0]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 80145f4:	683b      	ldr	r3, [r7, #0]
 80145f6:	f383 8811 	msr	BASEPRI, r3
	{
		portENABLE_INTERRUPTS();
	}
}
 80145fa:	bf00      	nop
 80145fc:	370c      	adds	r7, #12
 80145fe:	46bd      	mov	sp, r7
 8014600:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014604:	4770      	bx	lr
 8014606:	bf00      	nop
 8014608:	20000004 	.word	0x20000004
 801460c:	00000000 	.word	0x00000000

08014610 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8014610:	f3ef 8009 	mrs	r0, PSP
 8014614:	f3bf 8f6f 	isb	sy
 8014618:	4b15      	ldr	r3, [pc, #84]	; (8014670 <pxCurrentTCBConst>)
 801461a:	681a      	ldr	r2, [r3, #0]
 801461c:	f01e 0f10 	tst.w	lr, #16
 8014620:	bf08      	it	eq
 8014622:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8014626:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801462a:	6010      	str	r0, [r2, #0]
 801462c:	f84d 3d04 	str.w	r3, [sp, #-4]!
 8014630:	f04f 0050 	mov.w	r0, #80	; 0x50
 8014634:	f380 8811 	msr	BASEPRI, r0
 8014638:	f3bf 8f4f 	dsb	sy
 801463c:	f3bf 8f6f 	isb	sy
 8014640:	f001 fbc8 	bl	8015dd4 <vTaskSwitchContext>
 8014644:	f04f 0000 	mov.w	r0, #0
 8014648:	f380 8811 	msr	BASEPRI, r0
 801464c:	bc08      	pop	{r3}
 801464e:	6819      	ldr	r1, [r3, #0]
 8014650:	6808      	ldr	r0, [r1, #0]
 8014652:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8014656:	f01e 0f10 	tst.w	lr, #16
 801465a:	bf08      	it	eq
 801465c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8014660:	f380 8809 	msr	PSP, r0
 8014664:	f3bf 8f6f 	isb	sy
 8014668:	4770      	bx	lr
 801466a:	bf00      	nop
 801466c:	f3af 8000 	nop.w

08014670 <pxCurrentTCBConst>:
 8014670:	20003e38 	.word	0x20003e38
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8014674:	bf00      	nop
 8014676:	bf00      	nop

08014678 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8014678:	b580      	push	{r7, lr}
 801467a:	b082      	sub	sp, #8
 801467c:	af00      	add	r7, sp, #0
	__asm volatile
 801467e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8014682:	f383 8811 	msr	BASEPRI, r3
 8014686:	f3bf 8f6f 	isb	sy
 801468a:	f3bf 8f4f 	dsb	sy
 801468e:	607b      	str	r3, [r7, #4]
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8014690:	f001 fae4 	bl	8015c5c <xTaskIncrementTick>
 8014694:	4603      	mov	r3, r0
 8014696:	2b00      	cmp	r3, #0
 8014698:	d003      	beq.n	80146a2 <SysTick_Handler+0x2a>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 801469a:	4b06      	ldr	r3, [pc, #24]	; (80146b4 <SysTick_Handler+0x3c>)
 801469c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80146a0:	601a      	str	r2, [r3, #0]
 80146a2:	2300      	movs	r3, #0
 80146a4:	603b      	str	r3, [r7, #0]
	__asm volatile
 80146a6:	683b      	ldr	r3, [r7, #0]
 80146a8:	f383 8811 	msr	BASEPRI, r3
		}
	}
	portENABLE_INTERRUPTS();
}
 80146ac:	bf00      	nop
 80146ae:	3708      	adds	r7, #8
 80146b0:	46bd      	mov	sp, r7
 80146b2:	bd80      	pop	{r7, pc}
 80146b4:	e000ed04 	.word	0xe000ed04

080146b8 <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 80146b8:	b480      	push	{r7}
 80146ba:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 80146bc:	4a08      	ldr	r2, [pc, #32]	; (80146e0 <vPortSetupTimerInterrupt+0x28>)
 80146be:	4b09      	ldr	r3, [pc, #36]	; (80146e4 <vPortSetupTimerInterrupt+0x2c>)
 80146c0:	681b      	ldr	r3, [r3, #0]
 80146c2:	4909      	ldr	r1, [pc, #36]	; (80146e8 <vPortSetupTimerInterrupt+0x30>)
 80146c4:	fba1 1303 	umull	r1, r3, r1, r3
 80146c8:	099b      	lsrs	r3, r3, #6
 80146ca:	3b01      	subs	r3, #1
 80146cc:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 80146ce:	4b07      	ldr	r3, [pc, #28]	; (80146ec <vPortSetupTimerInterrupt+0x34>)
 80146d0:	2207      	movs	r2, #7
 80146d2:	601a      	str	r2, [r3, #0]
}
 80146d4:	bf00      	nop
 80146d6:	46bd      	mov	sp, r7
 80146d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80146dc:	4770      	bx	lr
 80146de:	bf00      	nop
 80146e0:	e000e014 	.word	0xe000e014
 80146e4:	20000028 	.word	0x20000028
 80146e8:	10624dd3 	.word	0x10624dd3
 80146ec:	e000e010 	.word	0xe000e010

080146f0 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 80146f0:	f8df 000c 	ldr.w	r0, [pc, #12]	; 8014700 <vPortEnableVFP+0x10>
 80146f4:	6801      	ldr	r1, [r0, #0]
 80146f6:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80146fa:	6001      	str	r1, [r0, #0]
 80146fc:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 80146fe:	bf00      	nop
 8014700:	e000ed88 	.word	0xe000ed88

08014704 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8014704:	b480      	push	{r7}
 8014706:	b085      	sub	sp, #20
 8014708:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) );
 801470a:	f3ef 8305 	mrs	r3, IPSR
 801470e:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8014710:	68fb      	ldr	r3, [r7, #12]
 8014712:	2b0f      	cmp	r3, #15
 8014714:	d913      	bls.n	801473e <vPortValidateInterruptPriority+0x3a>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 8014716:	4a16      	ldr	r2, [pc, #88]	; (8014770 <vPortValidateInterruptPriority+0x6c>)
 8014718:	68fb      	ldr	r3, [r7, #12]
 801471a:	4413      	add	r3, r2
 801471c:	781b      	ldrb	r3, [r3, #0]
 801471e:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8014720:	4b14      	ldr	r3, [pc, #80]	; (8014774 <vPortValidateInterruptPriority+0x70>)
 8014722:	781b      	ldrb	r3, [r3, #0]
 8014724:	7afa      	ldrb	r2, [r7, #11]
 8014726:	429a      	cmp	r2, r3
 8014728:	d209      	bcs.n	801473e <vPortValidateInterruptPriority+0x3a>
	__asm volatile
 801472a:	f04f 0350 	mov.w	r3, #80	; 0x50
 801472e:	f383 8811 	msr	BASEPRI, r3
 8014732:	f3bf 8f6f 	isb	sy
 8014736:	f3bf 8f4f 	dsb	sy
 801473a:	607b      	str	r3, [r7, #4]
 801473c:	e7fe      	b.n	801473c <vPortValidateInterruptPriority+0x38>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredicable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 801473e:	4b0e      	ldr	r3, [pc, #56]	; (8014778 <vPortValidateInterruptPriority+0x74>)
 8014740:	681b      	ldr	r3, [r3, #0]
 8014742:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8014746:	4b0d      	ldr	r3, [pc, #52]	; (801477c <vPortValidateInterruptPriority+0x78>)
 8014748:	681b      	ldr	r3, [r3, #0]
 801474a:	429a      	cmp	r2, r3
 801474c:	d909      	bls.n	8014762 <vPortValidateInterruptPriority+0x5e>
 801474e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8014752:	f383 8811 	msr	BASEPRI, r3
 8014756:	f3bf 8f6f 	isb	sy
 801475a:	f3bf 8f4f 	dsb	sy
 801475e:	603b      	str	r3, [r7, #0]
 8014760:	e7fe      	b.n	8014760 <vPortValidateInterruptPriority+0x5c>
	}
 8014762:	bf00      	nop
 8014764:	3714      	adds	r7, #20
 8014766:	46bd      	mov	sp, r7
 8014768:	f85d 7b04 	ldr.w	r7, [sp], #4
 801476c:	4770      	bx	lr
 801476e:	bf00      	nop
 8014770:	e000e3f0 	.word	0xe000e3f0
 8014774:	20000218 	.word	0x20000218
 8014778:	e000ed0c 	.word	0xe000ed0c
 801477c:	2000021c 	.word	0x2000021c

08014780 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8014780:	b580      	push	{r7, lr}
 8014782:	b08a      	sub	sp, #40	; 0x28
 8014784:	af00      	add	r7, sp, #0
 8014786:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8014788:	2300      	movs	r3, #0
 801478a:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 801478c:	f001 f99a 	bl	8015ac4 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8014790:	4b57      	ldr	r3, [pc, #348]	; (80148f0 <pvPortMalloc+0x170>)
 8014792:	681b      	ldr	r3, [r3, #0]
 8014794:	2b00      	cmp	r3, #0
 8014796:	d101      	bne.n	801479c <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8014798:	f000 f90c 	bl	80149b4 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 801479c:	4b55      	ldr	r3, [pc, #340]	; (80148f4 <pvPortMalloc+0x174>)
 801479e:	681a      	ldr	r2, [r3, #0]
 80147a0:	687b      	ldr	r3, [r7, #4]
 80147a2:	4013      	ands	r3, r2
 80147a4:	2b00      	cmp	r3, #0
 80147a6:	f040 808c 	bne.w	80148c2 <pvPortMalloc+0x142>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 80147aa:	687b      	ldr	r3, [r7, #4]
 80147ac:	2b00      	cmp	r3, #0
 80147ae:	d01c      	beq.n	80147ea <pvPortMalloc+0x6a>
			{
				xWantedSize += xHeapStructSize;
 80147b0:	2208      	movs	r2, #8
 80147b2:	687b      	ldr	r3, [r7, #4]
 80147b4:	4413      	add	r3, r2
 80147b6:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 80147b8:	687b      	ldr	r3, [r7, #4]
 80147ba:	f003 0307 	and.w	r3, r3, #7
 80147be:	2b00      	cmp	r3, #0
 80147c0:	d013      	beq.n	80147ea <pvPortMalloc+0x6a>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 80147c2:	687b      	ldr	r3, [r7, #4]
 80147c4:	f023 0307 	bic.w	r3, r3, #7
 80147c8:	3308      	adds	r3, #8
 80147ca:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 80147cc:	687b      	ldr	r3, [r7, #4]
 80147ce:	f003 0307 	and.w	r3, r3, #7
 80147d2:	2b00      	cmp	r3, #0
 80147d4:	d009      	beq.n	80147ea <pvPortMalloc+0x6a>
 80147d6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80147da:	f383 8811 	msr	BASEPRI, r3
 80147de:	f3bf 8f6f 	isb	sy
 80147e2:	f3bf 8f4f 	dsb	sy
 80147e6:	617b      	str	r3, [r7, #20]
 80147e8:	e7fe      	b.n	80147e8 <pvPortMalloc+0x68>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 80147ea:	687b      	ldr	r3, [r7, #4]
 80147ec:	2b00      	cmp	r3, #0
 80147ee:	d068      	beq.n	80148c2 <pvPortMalloc+0x142>
 80147f0:	4b41      	ldr	r3, [pc, #260]	; (80148f8 <pvPortMalloc+0x178>)
 80147f2:	681b      	ldr	r3, [r3, #0]
 80147f4:	687a      	ldr	r2, [r7, #4]
 80147f6:	429a      	cmp	r2, r3
 80147f8:	d863      	bhi.n	80148c2 <pvPortMalloc+0x142>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 80147fa:	4b40      	ldr	r3, [pc, #256]	; (80148fc <pvPortMalloc+0x17c>)
 80147fc:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 80147fe:	4b3f      	ldr	r3, [pc, #252]	; (80148fc <pvPortMalloc+0x17c>)
 8014800:	681b      	ldr	r3, [r3, #0]
 8014802:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8014804:	e004      	b.n	8014810 <pvPortMalloc+0x90>
				{
					pxPreviousBlock = pxBlock;
 8014806:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8014808:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 801480a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801480c:	681b      	ldr	r3, [r3, #0]
 801480e:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8014810:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8014812:	685a      	ldr	r2, [r3, #4]
 8014814:	687b      	ldr	r3, [r7, #4]
 8014816:	429a      	cmp	r2, r3
 8014818:	d203      	bcs.n	8014822 <pvPortMalloc+0xa2>
 801481a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801481c:	681b      	ldr	r3, [r3, #0]
 801481e:	2b00      	cmp	r3, #0
 8014820:	d1f1      	bne.n	8014806 <pvPortMalloc+0x86>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8014822:	4b33      	ldr	r3, [pc, #204]	; (80148f0 <pvPortMalloc+0x170>)
 8014824:	681b      	ldr	r3, [r3, #0]
 8014826:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8014828:	429a      	cmp	r2, r3
 801482a:	d04a      	beq.n	80148c2 <pvPortMalloc+0x142>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 801482c:	6a3b      	ldr	r3, [r7, #32]
 801482e:	681b      	ldr	r3, [r3, #0]
 8014830:	2208      	movs	r2, #8
 8014832:	4413      	add	r3, r2
 8014834:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8014836:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8014838:	681a      	ldr	r2, [r3, #0]
 801483a:	6a3b      	ldr	r3, [r7, #32]
 801483c:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 801483e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8014840:	685a      	ldr	r2, [r3, #4]
 8014842:	687b      	ldr	r3, [r7, #4]
 8014844:	1ad2      	subs	r2, r2, r3
 8014846:	2308      	movs	r3, #8
 8014848:	005b      	lsls	r3, r3, #1
 801484a:	429a      	cmp	r2, r3
 801484c:	d91e      	bls.n	801488c <pvPortMalloc+0x10c>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 801484e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8014850:	687b      	ldr	r3, [r7, #4]
 8014852:	4413      	add	r3, r2
 8014854:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8014856:	69bb      	ldr	r3, [r7, #24]
 8014858:	f003 0307 	and.w	r3, r3, #7
 801485c:	2b00      	cmp	r3, #0
 801485e:	d009      	beq.n	8014874 <pvPortMalloc+0xf4>
 8014860:	f04f 0350 	mov.w	r3, #80	; 0x50
 8014864:	f383 8811 	msr	BASEPRI, r3
 8014868:	f3bf 8f6f 	isb	sy
 801486c:	f3bf 8f4f 	dsb	sy
 8014870:	613b      	str	r3, [r7, #16]
 8014872:	e7fe      	b.n	8014872 <pvPortMalloc+0xf2>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8014874:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8014876:	685a      	ldr	r2, [r3, #4]
 8014878:	687b      	ldr	r3, [r7, #4]
 801487a:	1ad2      	subs	r2, r2, r3
 801487c:	69bb      	ldr	r3, [r7, #24]
 801487e:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8014880:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8014882:	687a      	ldr	r2, [r7, #4]
 8014884:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8014886:	69b8      	ldr	r0, [r7, #24]
 8014888:	f000 f8f6 	bl	8014a78 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 801488c:	4b1a      	ldr	r3, [pc, #104]	; (80148f8 <pvPortMalloc+0x178>)
 801488e:	681a      	ldr	r2, [r3, #0]
 8014890:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8014892:	685b      	ldr	r3, [r3, #4]
 8014894:	1ad3      	subs	r3, r2, r3
 8014896:	4a18      	ldr	r2, [pc, #96]	; (80148f8 <pvPortMalloc+0x178>)
 8014898:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 801489a:	4b17      	ldr	r3, [pc, #92]	; (80148f8 <pvPortMalloc+0x178>)
 801489c:	681a      	ldr	r2, [r3, #0]
 801489e:	4b18      	ldr	r3, [pc, #96]	; (8014900 <pvPortMalloc+0x180>)
 80148a0:	681b      	ldr	r3, [r3, #0]
 80148a2:	429a      	cmp	r2, r3
 80148a4:	d203      	bcs.n	80148ae <pvPortMalloc+0x12e>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 80148a6:	4b14      	ldr	r3, [pc, #80]	; (80148f8 <pvPortMalloc+0x178>)
 80148a8:	681b      	ldr	r3, [r3, #0]
 80148aa:	4a15      	ldr	r2, [pc, #84]	; (8014900 <pvPortMalloc+0x180>)
 80148ac:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 80148ae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80148b0:	685a      	ldr	r2, [r3, #4]
 80148b2:	4b10      	ldr	r3, [pc, #64]	; (80148f4 <pvPortMalloc+0x174>)
 80148b4:	681b      	ldr	r3, [r3, #0]
 80148b6:	431a      	orrs	r2, r3
 80148b8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80148ba:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 80148bc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80148be:	2200      	movs	r2, #0
 80148c0:	601a      	str	r2, [r3, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 80148c2:	f001 f90d 	bl	8015ae0 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 80148c6:	69fb      	ldr	r3, [r7, #28]
 80148c8:	f003 0307 	and.w	r3, r3, #7
 80148cc:	2b00      	cmp	r3, #0
 80148ce:	d009      	beq.n	80148e4 <pvPortMalloc+0x164>
 80148d0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80148d4:	f383 8811 	msr	BASEPRI, r3
 80148d8:	f3bf 8f6f 	isb	sy
 80148dc:	f3bf 8f4f 	dsb	sy
 80148e0:	60fb      	str	r3, [r7, #12]
 80148e2:	e7fe      	b.n	80148e2 <pvPortMalloc+0x162>
	return pvReturn;
 80148e4:	69fb      	ldr	r3, [r7, #28]
}
 80148e6:	4618      	mov	r0, r3
 80148e8:	3728      	adds	r7, #40	; 0x28
 80148ea:	46bd      	mov	sp, r7
 80148ec:	bd80      	pop	{r7, pc}
 80148ee:	bf00      	nop
 80148f0:	20003e28 	.word	0x20003e28
 80148f4:	20003e34 	.word	0x20003e34
 80148f8:	20003e2c 	.word	0x20003e2c
 80148fc:	20003e20 	.word	0x20003e20
 8014900:	20003e30 	.word	0x20003e30

08014904 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8014904:	b580      	push	{r7, lr}
 8014906:	b086      	sub	sp, #24
 8014908:	af00      	add	r7, sp, #0
 801490a:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 801490c:	687b      	ldr	r3, [r7, #4]
 801490e:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8014910:	687b      	ldr	r3, [r7, #4]
 8014912:	2b00      	cmp	r3, #0
 8014914:	d046      	beq.n	80149a4 <vPortFree+0xa0>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8014916:	2308      	movs	r3, #8
 8014918:	425b      	negs	r3, r3
 801491a:	697a      	ldr	r2, [r7, #20]
 801491c:	4413      	add	r3, r2
 801491e:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8014920:	697b      	ldr	r3, [r7, #20]
 8014922:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8014924:	693b      	ldr	r3, [r7, #16]
 8014926:	685a      	ldr	r2, [r3, #4]
 8014928:	4b20      	ldr	r3, [pc, #128]	; (80149ac <vPortFree+0xa8>)
 801492a:	681b      	ldr	r3, [r3, #0]
 801492c:	4013      	ands	r3, r2
 801492e:	2b00      	cmp	r3, #0
 8014930:	d109      	bne.n	8014946 <vPortFree+0x42>
 8014932:	f04f 0350 	mov.w	r3, #80	; 0x50
 8014936:	f383 8811 	msr	BASEPRI, r3
 801493a:	f3bf 8f6f 	isb	sy
 801493e:	f3bf 8f4f 	dsb	sy
 8014942:	60fb      	str	r3, [r7, #12]
 8014944:	e7fe      	b.n	8014944 <vPortFree+0x40>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8014946:	693b      	ldr	r3, [r7, #16]
 8014948:	681b      	ldr	r3, [r3, #0]
 801494a:	2b00      	cmp	r3, #0
 801494c:	d009      	beq.n	8014962 <vPortFree+0x5e>
 801494e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8014952:	f383 8811 	msr	BASEPRI, r3
 8014956:	f3bf 8f6f 	isb	sy
 801495a:	f3bf 8f4f 	dsb	sy
 801495e:	60bb      	str	r3, [r7, #8]
 8014960:	e7fe      	b.n	8014960 <vPortFree+0x5c>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8014962:	693b      	ldr	r3, [r7, #16]
 8014964:	685a      	ldr	r2, [r3, #4]
 8014966:	4b11      	ldr	r3, [pc, #68]	; (80149ac <vPortFree+0xa8>)
 8014968:	681b      	ldr	r3, [r3, #0]
 801496a:	4013      	ands	r3, r2
 801496c:	2b00      	cmp	r3, #0
 801496e:	d019      	beq.n	80149a4 <vPortFree+0xa0>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8014970:	693b      	ldr	r3, [r7, #16]
 8014972:	681b      	ldr	r3, [r3, #0]
 8014974:	2b00      	cmp	r3, #0
 8014976:	d115      	bne.n	80149a4 <vPortFree+0xa0>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8014978:	693b      	ldr	r3, [r7, #16]
 801497a:	685a      	ldr	r2, [r3, #4]
 801497c:	4b0b      	ldr	r3, [pc, #44]	; (80149ac <vPortFree+0xa8>)
 801497e:	681b      	ldr	r3, [r3, #0]
 8014980:	43db      	mvns	r3, r3
 8014982:	401a      	ands	r2, r3
 8014984:	693b      	ldr	r3, [r7, #16]
 8014986:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8014988:	f001 f89c 	bl	8015ac4 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 801498c:	693b      	ldr	r3, [r7, #16]
 801498e:	685a      	ldr	r2, [r3, #4]
 8014990:	4b07      	ldr	r3, [pc, #28]	; (80149b0 <vPortFree+0xac>)
 8014992:	681b      	ldr	r3, [r3, #0]
 8014994:	4413      	add	r3, r2
 8014996:	4a06      	ldr	r2, [pc, #24]	; (80149b0 <vPortFree+0xac>)
 8014998:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 801499a:	6938      	ldr	r0, [r7, #16]
 801499c:	f000 f86c 	bl	8014a78 <prvInsertBlockIntoFreeList>
				}
				( void ) xTaskResumeAll();
 80149a0:	f001 f89e 	bl	8015ae0 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 80149a4:	bf00      	nop
 80149a6:	3718      	adds	r7, #24
 80149a8:	46bd      	mov	sp, r7
 80149aa:	bd80      	pop	{r7, pc}
 80149ac:	20003e34 	.word	0x20003e34
 80149b0:	20003e2c 	.word	0x20003e2c

080149b4 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 80149b4:	b480      	push	{r7}
 80149b6:	b085      	sub	sp, #20
 80149b8:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 80149ba:	f44f 5370 	mov.w	r3, #15360	; 0x3c00
 80149be:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 80149c0:	4b27      	ldr	r3, [pc, #156]	; (8014a60 <prvHeapInit+0xac>)
 80149c2:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 80149c4:	68fb      	ldr	r3, [r7, #12]
 80149c6:	f003 0307 	and.w	r3, r3, #7
 80149ca:	2b00      	cmp	r3, #0
 80149cc:	d00c      	beq.n	80149e8 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 80149ce:	68fb      	ldr	r3, [r7, #12]
 80149d0:	3307      	adds	r3, #7
 80149d2:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80149d4:	68fb      	ldr	r3, [r7, #12]
 80149d6:	f023 0307 	bic.w	r3, r3, #7
 80149da:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 80149dc:	68ba      	ldr	r2, [r7, #8]
 80149de:	68fb      	ldr	r3, [r7, #12]
 80149e0:	1ad3      	subs	r3, r2, r3
 80149e2:	4a1f      	ldr	r2, [pc, #124]	; (8014a60 <prvHeapInit+0xac>)
 80149e4:	4413      	add	r3, r2
 80149e6:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 80149e8:	68fb      	ldr	r3, [r7, #12]
 80149ea:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 80149ec:	4a1d      	ldr	r2, [pc, #116]	; (8014a64 <prvHeapInit+0xb0>)
 80149ee:	687b      	ldr	r3, [r7, #4]
 80149f0:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 80149f2:	4b1c      	ldr	r3, [pc, #112]	; (8014a64 <prvHeapInit+0xb0>)
 80149f4:	2200      	movs	r2, #0
 80149f6:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 80149f8:	687a      	ldr	r2, [r7, #4]
 80149fa:	68bb      	ldr	r3, [r7, #8]
 80149fc:	4413      	add	r3, r2
 80149fe:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8014a00:	2208      	movs	r2, #8
 8014a02:	68fb      	ldr	r3, [r7, #12]
 8014a04:	1a9b      	subs	r3, r3, r2
 8014a06:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8014a08:	68fb      	ldr	r3, [r7, #12]
 8014a0a:	f023 0307 	bic.w	r3, r3, #7
 8014a0e:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8014a10:	68fb      	ldr	r3, [r7, #12]
 8014a12:	4a15      	ldr	r2, [pc, #84]	; (8014a68 <prvHeapInit+0xb4>)
 8014a14:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8014a16:	4b14      	ldr	r3, [pc, #80]	; (8014a68 <prvHeapInit+0xb4>)
 8014a18:	681b      	ldr	r3, [r3, #0]
 8014a1a:	2200      	movs	r2, #0
 8014a1c:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8014a1e:	4b12      	ldr	r3, [pc, #72]	; (8014a68 <prvHeapInit+0xb4>)
 8014a20:	681b      	ldr	r3, [r3, #0]
 8014a22:	2200      	movs	r2, #0
 8014a24:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8014a26:	687b      	ldr	r3, [r7, #4]
 8014a28:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8014a2a:	683b      	ldr	r3, [r7, #0]
 8014a2c:	68fa      	ldr	r2, [r7, #12]
 8014a2e:	1ad2      	subs	r2, r2, r3
 8014a30:	683b      	ldr	r3, [r7, #0]
 8014a32:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8014a34:	4b0c      	ldr	r3, [pc, #48]	; (8014a68 <prvHeapInit+0xb4>)
 8014a36:	681a      	ldr	r2, [r3, #0]
 8014a38:	683b      	ldr	r3, [r7, #0]
 8014a3a:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8014a3c:	683b      	ldr	r3, [r7, #0]
 8014a3e:	685b      	ldr	r3, [r3, #4]
 8014a40:	4a0a      	ldr	r2, [pc, #40]	; (8014a6c <prvHeapInit+0xb8>)
 8014a42:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8014a44:	683b      	ldr	r3, [r7, #0]
 8014a46:	685b      	ldr	r3, [r3, #4]
 8014a48:	4a09      	ldr	r2, [pc, #36]	; (8014a70 <prvHeapInit+0xbc>)
 8014a4a:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8014a4c:	4b09      	ldr	r3, [pc, #36]	; (8014a74 <prvHeapInit+0xc0>)
 8014a4e:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8014a52:	601a      	str	r2, [r3, #0]
}
 8014a54:	bf00      	nop
 8014a56:	3714      	adds	r7, #20
 8014a58:	46bd      	mov	sp, r7
 8014a5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014a5e:	4770      	bx	lr
 8014a60:	20000220 	.word	0x20000220
 8014a64:	20003e20 	.word	0x20003e20
 8014a68:	20003e28 	.word	0x20003e28
 8014a6c:	20003e30 	.word	0x20003e30
 8014a70:	20003e2c 	.word	0x20003e2c
 8014a74:	20003e34 	.word	0x20003e34

08014a78 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8014a78:	b480      	push	{r7}
 8014a7a:	b085      	sub	sp, #20
 8014a7c:	af00      	add	r7, sp, #0
 8014a7e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8014a80:	4b28      	ldr	r3, [pc, #160]	; (8014b24 <prvInsertBlockIntoFreeList+0xac>)
 8014a82:	60fb      	str	r3, [r7, #12]
 8014a84:	e002      	b.n	8014a8c <prvInsertBlockIntoFreeList+0x14>
 8014a86:	68fb      	ldr	r3, [r7, #12]
 8014a88:	681b      	ldr	r3, [r3, #0]
 8014a8a:	60fb      	str	r3, [r7, #12]
 8014a8c:	68fb      	ldr	r3, [r7, #12]
 8014a8e:	681a      	ldr	r2, [r3, #0]
 8014a90:	687b      	ldr	r3, [r7, #4]
 8014a92:	429a      	cmp	r2, r3
 8014a94:	d3f7      	bcc.n	8014a86 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8014a96:	68fb      	ldr	r3, [r7, #12]
 8014a98:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8014a9a:	68fb      	ldr	r3, [r7, #12]
 8014a9c:	685b      	ldr	r3, [r3, #4]
 8014a9e:	68ba      	ldr	r2, [r7, #8]
 8014aa0:	441a      	add	r2, r3
 8014aa2:	687b      	ldr	r3, [r7, #4]
 8014aa4:	429a      	cmp	r2, r3
 8014aa6:	d108      	bne.n	8014aba <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8014aa8:	68fb      	ldr	r3, [r7, #12]
 8014aaa:	685a      	ldr	r2, [r3, #4]
 8014aac:	687b      	ldr	r3, [r7, #4]
 8014aae:	685b      	ldr	r3, [r3, #4]
 8014ab0:	441a      	add	r2, r3
 8014ab2:	68fb      	ldr	r3, [r7, #12]
 8014ab4:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8014ab6:	68fb      	ldr	r3, [r7, #12]
 8014ab8:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8014aba:	687b      	ldr	r3, [r7, #4]
 8014abc:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8014abe:	687b      	ldr	r3, [r7, #4]
 8014ac0:	685b      	ldr	r3, [r3, #4]
 8014ac2:	68ba      	ldr	r2, [r7, #8]
 8014ac4:	441a      	add	r2, r3
 8014ac6:	68fb      	ldr	r3, [r7, #12]
 8014ac8:	681b      	ldr	r3, [r3, #0]
 8014aca:	429a      	cmp	r2, r3
 8014acc:	d118      	bne.n	8014b00 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8014ace:	68fb      	ldr	r3, [r7, #12]
 8014ad0:	681a      	ldr	r2, [r3, #0]
 8014ad2:	4b15      	ldr	r3, [pc, #84]	; (8014b28 <prvInsertBlockIntoFreeList+0xb0>)
 8014ad4:	681b      	ldr	r3, [r3, #0]
 8014ad6:	429a      	cmp	r2, r3
 8014ad8:	d00d      	beq.n	8014af6 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8014ada:	687b      	ldr	r3, [r7, #4]
 8014adc:	685a      	ldr	r2, [r3, #4]
 8014ade:	68fb      	ldr	r3, [r7, #12]
 8014ae0:	681b      	ldr	r3, [r3, #0]
 8014ae2:	685b      	ldr	r3, [r3, #4]
 8014ae4:	441a      	add	r2, r3
 8014ae6:	687b      	ldr	r3, [r7, #4]
 8014ae8:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8014aea:	68fb      	ldr	r3, [r7, #12]
 8014aec:	681b      	ldr	r3, [r3, #0]
 8014aee:	681a      	ldr	r2, [r3, #0]
 8014af0:	687b      	ldr	r3, [r7, #4]
 8014af2:	601a      	str	r2, [r3, #0]
 8014af4:	e008      	b.n	8014b08 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8014af6:	4b0c      	ldr	r3, [pc, #48]	; (8014b28 <prvInsertBlockIntoFreeList+0xb0>)
 8014af8:	681a      	ldr	r2, [r3, #0]
 8014afa:	687b      	ldr	r3, [r7, #4]
 8014afc:	601a      	str	r2, [r3, #0]
 8014afe:	e003      	b.n	8014b08 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8014b00:	68fb      	ldr	r3, [r7, #12]
 8014b02:	681a      	ldr	r2, [r3, #0]
 8014b04:	687b      	ldr	r3, [r7, #4]
 8014b06:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8014b08:	68fa      	ldr	r2, [r7, #12]
 8014b0a:	687b      	ldr	r3, [r7, #4]
 8014b0c:	429a      	cmp	r2, r3
 8014b0e:	d002      	beq.n	8014b16 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8014b10:	68fb      	ldr	r3, [r7, #12]
 8014b12:	687a      	ldr	r2, [r7, #4]
 8014b14:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8014b16:	bf00      	nop
 8014b18:	3714      	adds	r7, #20
 8014b1a:	46bd      	mov	sp, r7
 8014b1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014b20:	4770      	bx	lr
 8014b22:	bf00      	nop
 8014b24:	20003e20 	.word	0x20003e20
 8014b28:	20003e28 	.word	0x20003e28

08014b2c <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8014b2c:	b580      	push	{r7, lr}
 8014b2e:	b084      	sub	sp, #16
 8014b30:	af00      	add	r7, sp, #0
 8014b32:	6078      	str	r0, [r7, #4]
 8014b34:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 8014b36:	687b      	ldr	r3, [r7, #4]
 8014b38:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8014b3a:	68fb      	ldr	r3, [r7, #12]
 8014b3c:	2b00      	cmp	r3, #0
 8014b3e:	d109      	bne.n	8014b54 <xQueueGenericReset+0x28>
 8014b40:	f04f 0350 	mov.w	r3, #80	; 0x50
 8014b44:	f383 8811 	msr	BASEPRI, r3
 8014b48:	f3bf 8f6f 	isb	sy
 8014b4c:	f3bf 8f4f 	dsb	sy
 8014b50:	60bb      	str	r3, [r7, #8]
 8014b52:	e7fe      	b.n	8014b52 <xQueueGenericReset+0x26>

	taskENTER_CRITICAL();
 8014b54:	f7ff fd04 	bl	8014560 <vPortEnterCritical>
	{
		pxQueue->pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize );
 8014b58:	68fb      	ldr	r3, [r7, #12]
 8014b5a:	681a      	ldr	r2, [r3, #0]
 8014b5c:	68fb      	ldr	r3, [r7, #12]
 8014b5e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8014b60:	68f9      	ldr	r1, [r7, #12]
 8014b62:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8014b64:	fb01 f303 	mul.w	r3, r1, r3
 8014b68:	441a      	add	r2, r3
 8014b6a:	68fb      	ldr	r3, [r7, #12]
 8014b6c:	605a      	str	r2, [r3, #4]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8014b6e:	68fb      	ldr	r3, [r7, #12]
 8014b70:	2200      	movs	r2, #0
 8014b72:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8014b74:	68fb      	ldr	r3, [r7, #12]
 8014b76:	681a      	ldr	r2, [r3, #0]
 8014b78:	68fb      	ldr	r3, [r7, #12]
 8014b7a:	609a      	str	r2, [r3, #8]
		pxQueue->u.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - ( UBaseType_t ) 1U ) * pxQueue->uxItemSize );
 8014b7c:	68fb      	ldr	r3, [r7, #12]
 8014b7e:	681a      	ldr	r2, [r3, #0]
 8014b80:	68fb      	ldr	r3, [r7, #12]
 8014b82:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8014b84:	3b01      	subs	r3, #1
 8014b86:	68f9      	ldr	r1, [r7, #12]
 8014b88:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8014b8a:	fb01 f303 	mul.w	r3, r1, r3
 8014b8e:	441a      	add	r2, r3
 8014b90:	68fb      	ldr	r3, [r7, #12]
 8014b92:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8014b94:	68fb      	ldr	r3, [r7, #12]
 8014b96:	22ff      	movs	r2, #255	; 0xff
 8014b98:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8014b9c:	68fb      	ldr	r3, [r7, #12]
 8014b9e:	22ff      	movs	r2, #255	; 0xff
 8014ba0:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 8014ba4:	683b      	ldr	r3, [r7, #0]
 8014ba6:	2b00      	cmp	r3, #0
 8014ba8:	d114      	bne.n	8014bd4 <xQueueGenericReset+0xa8>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8014baa:	68fb      	ldr	r3, [r7, #12]
 8014bac:	691b      	ldr	r3, [r3, #16]
 8014bae:	2b00      	cmp	r3, #0
 8014bb0:	d01a      	beq.n	8014be8 <xQueueGenericReset+0xbc>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8014bb2:	68fb      	ldr	r3, [r7, #12]
 8014bb4:	3310      	adds	r3, #16
 8014bb6:	4618      	mov	r0, r3
 8014bb8:	f001 f98a 	bl	8015ed0 <xTaskRemoveFromEventList>
 8014bbc:	4603      	mov	r3, r0
 8014bbe:	2b00      	cmp	r3, #0
 8014bc0:	d012      	beq.n	8014be8 <xQueueGenericReset+0xbc>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8014bc2:	4b0d      	ldr	r3, [pc, #52]	; (8014bf8 <xQueueGenericReset+0xcc>)
 8014bc4:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8014bc8:	601a      	str	r2, [r3, #0]
 8014bca:	f3bf 8f4f 	dsb	sy
 8014bce:	f3bf 8f6f 	isb	sy
 8014bd2:	e009      	b.n	8014be8 <xQueueGenericReset+0xbc>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8014bd4:	68fb      	ldr	r3, [r7, #12]
 8014bd6:	3310      	adds	r3, #16
 8014bd8:	4618      	mov	r0, r3
 8014bda:	f7ff fb08 	bl	80141ee <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8014bde:	68fb      	ldr	r3, [r7, #12]
 8014be0:	3324      	adds	r3, #36	; 0x24
 8014be2:	4618      	mov	r0, r3
 8014be4:	f7ff fb03 	bl	80141ee <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8014be8:	f7ff fce8 	bl	80145bc <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8014bec:	2301      	movs	r3, #1
}
 8014bee:	4618      	mov	r0, r3
 8014bf0:	3710      	adds	r7, #16
 8014bf2:	46bd      	mov	sp, r7
 8014bf4:	bd80      	pop	{r7, pc}
 8014bf6:	bf00      	nop
 8014bf8:	e000ed04 	.word	0xe000ed04

08014bfc <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 8014bfc:	b580      	push	{r7, lr}
 8014bfe:	b08a      	sub	sp, #40	; 0x28
 8014c00:	af02      	add	r7, sp, #8
 8014c02:	60f8      	str	r0, [r7, #12]
 8014c04:	60b9      	str	r1, [r7, #8]
 8014c06:	4613      	mov	r3, r2
 8014c08:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8014c0a:	68fb      	ldr	r3, [r7, #12]
 8014c0c:	2b00      	cmp	r3, #0
 8014c0e:	d109      	bne.n	8014c24 <xQueueGenericCreate+0x28>
 8014c10:	f04f 0350 	mov.w	r3, #80	; 0x50
 8014c14:	f383 8811 	msr	BASEPRI, r3
 8014c18:	f3bf 8f6f 	isb	sy
 8014c1c:	f3bf 8f4f 	dsb	sy
 8014c20:	613b      	str	r3, [r7, #16]
 8014c22:	e7fe      	b.n	8014c22 <xQueueGenericCreate+0x26>

		if( uxItemSize == ( UBaseType_t ) 0 )
 8014c24:	68bb      	ldr	r3, [r7, #8]
 8014c26:	2b00      	cmp	r3, #0
 8014c28:	d102      	bne.n	8014c30 <xQueueGenericCreate+0x34>
		{
			/* There is not going to be a queue storage area. */
			xQueueSizeInBytes = ( size_t ) 0;
 8014c2a:	2300      	movs	r3, #0
 8014c2c:	61fb      	str	r3, [r7, #28]
 8014c2e:	e004      	b.n	8014c3a <xQueueGenericCreate+0x3e>
		}
		else
		{
			/* Allocate enough space to hold the maximum number of items that
			can be in the queue at any time. */
			xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8014c30:	68fb      	ldr	r3, [r7, #12]
 8014c32:	68ba      	ldr	r2, [r7, #8]
 8014c34:	fb02 f303 	mul.w	r3, r2, r3
 8014c38:	61fb      	str	r3, [r7, #28]
		}

		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes );
 8014c3a:	69fb      	ldr	r3, [r7, #28]
 8014c3c:	3348      	adds	r3, #72	; 0x48
 8014c3e:	4618      	mov	r0, r3
 8014c40:	f7ff fd9e 	bl	8014780 <pvPortMalloc>
 8014c44:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 8014c46:	69bb      	ldr	r3, [r7, #24]
 8014c48:	2b00      	cmp	r3, #0
 8014c4a:	d00b      	beq.n	8014c64 <xQueueGenericCreate+0x68>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( ( uint8_t * ) pxNewQueue ) + sizeof( Queue_t );
 8014c4c:	69bb      	ldr	r3, [r7, #24]
 8014c4e:	3348      	adds	r3, #72	; 0x48
 8014c50:	617b      	str	r3, [r7, #20]
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8014c52:	79fa      	ldrb	r2, [r7, #7]
 8014c54:	69bb      	ldr	r3, [r7, #24]
 8014c56:	9300      	str	r3, [sp, #0]
 8014c58:	4613      	mov	r3, r2
 8014c5a:	697a      	ldr	r2, [r7, #20]
 8014c5c:	68b9      	ldr	r1, [r7, #8]
 8014c5e:	68f8      	ldr	r0, [r7, #12]
 8014c60:	f000 f805 	bl	8014c6e <prvInitialiseNewQueue>
		}

		return pxNewQueue;
 8014c64:	69bb      	ldr	r3, [r7, #24]
	}
 8014c66:	4618      	mov	r0, r3
 8014c68:	3720      	adds	r7, #32
 8014c6a:	46bd      	mov	sp, r7
 8014c6c:	bd80      	pop	{r7, pc}

08014c6e <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8014c6e:	b580      	push	{r7, lr}
 8014c70:	b084      	sub	sp, #16
 8014c72:	af00      	add	r7, sp, #0
 8014c74:	60f8      	str	r0, [r7, #12]
 8014c76:	60b9      	str	r1, [r7, #8]
 8014c78:	607a      	str	r2, [r7, #4]
 8014c7a:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8014c7c:	68bb      	ldr	r3, [r7, #8]
 8014c7e:	2b00      	cmp	r3, #0
 8014c80:	d103      	bne.n	8014c8a <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8014c82:	69bb      	ldr	r3, [r7, #24]
 8014c84:	69ba      	ldr	r2, [r7, #24]
 8014c86:	601a      	str	r2, [r3, #0]
 8014c88:	e002      	b.n	8014c90 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8014c8a:	69bb      	ldr	r3, [r7, #24]
 8014c8c:	687a      	ldr	r2, [r7, #4]
 8014c8e:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8014c90:	69bb      	ldr	r3, [r7, #24]
 8014c92:	68fa      	ldr	r2, [r7, #12]
 8014c94:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8014c96:	69bb      	ldr	r3, [r7, #24]
 8014c98:	68ba      	ldr	r2, [r7, #8]
 8014c9a:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8014c9c:	2101      	movs	r1, #1
 8014c9e:	69b8      	ldr	r0, [r7, #24]
 8014ca0:	f7ff ff44 	bl	8014b2c <xQueueGenericReset>
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8014ca4:	bf00      	nop
 8014ca6:	3710      	adds	r7, #16
 8014ca8:	46bd      	mov	sp, r7
 8014caa:	bd80      	pop	{r7, pc}

08014cac <prvInitialiseMutex>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static void prvInitialiseMutex( Queue_t *pxNewQueue )
	{
 8014cac:	b580      	push	{r7, lr}
 8014cae:	b082      	sub	sp, #8
 8014cb0:	af00      	add	r7, sp, #0
 8014cb2:	6078      	str	r0, [r7, #4]
		if( pxNewQueue != NULL )
 8014cb4:	687b      	ldr	r3, [r7, #4]
 8014cb6:	2b00      	cmp	r3, #0
 8014cb8:	d00e      	beq.n	8014cd8 <prvInitialiseMutex+0x2c>
		{
			/* The queue create function will set all the queue structure members
			correctly for a generic queue, but this function is creating a
			mutex.  Overwrite those members that need to be set differently -
			in particular the information required for priority inheritance. */
			pxNewQueue->pxMutexHolder = NULL;
 8014cba:	687b      	ldr	r3, [r7, #4]
 8014cbc:	2200      	movs	r2, #0
 8014cbe:	605a      	str	r2, [r3, #4]
			pxNewQueue->uxQueueType = queueQUEUE_IS_MUTEX;
 8014cc0:	687b      	ldr	r3, [r7, #4]
 8014cc2:	2200      	movs	r2, #0
 8014cc4:	601a      	str	r2, [r3, #0]

			/* In case this is a recursive mutex. */
			pxNewQueue->u.uxRecursiveCallCount = 0;
 8014cc6:	687b      	ldr	r3, [r7, #4]
 8014cc8:	2200      	movs	r2, #0
 8014cca:	60da      	str	r2, [r3, #12]

			traceCREATE_MUTEX( pxNewQueue );

			/* Start with the semaphore in the expected state. */
			( void ) xQueueGenericSend( pxNewQueue, NULL, ( TickType_t ) 0U, queueSEND_TO_BACK );
 8014ccc:	2300      	movs	r3, #0
 8014cce:	2200      	movs	r2, #0
 8014cd0:	2100      	movs	r1, #0
 8014cd2:	6878      	ldr	r0, [r7, #4]
 8014cd4:	f000 f81c 	bl	8014d10 <xQueueGenericSend>
		}
		else
		{
			traceCREATE_MUTEX_FAILED();
		}
	}
 8014cd8:	bf00      	nop
 8014cda:	3708      	adds	r7, #8
 8014cdc:	46bd      	mov	sp, r7
 8014cde:	bd80      	pop	{r7, pc}

08014ce0 <xQueueCreateMutex>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutex( const uint8_t ucQueueType )
	{
 8014ce0:	b580      	push	{r7, lr}
 8014ce2:	b086      	sub	sp, #24
 8014ce4:	af00      	add	r7, sp, #0
 8014ce6:	4603      	mov	r3, r0
 8014ce8:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 8014cea:	2301      	movs	r3, #1
 8014cec:	617b      	str	r3, [r7, #20]
 8014cee:	2300      	movs	r3, #0
 8014cf0:	613b      	str	r3, [r7, #16]

		pxNewQueue = ( Queue_t * ) xQueueGenericCreate( uxMutexLength, uxMutexSize, ucQueueType );
 8014cf2:	79fb      	ldrb	r3, [r7, #7]
 8014cf4:	461a      	mov	r2, r3
 8014cf6:	6939      	ldr	r1, [r7, #16]
 8014cf8:	6978      	ldr	r0, [r7, #20]
 8014cfa:	f7ff ff7f 	bl	8014bfc <xQueueGenericCreate>
 8014cfe:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( pxNewQueue );
 8014d00:	68f8      	ldr	r0, [r7, #12]
 8014d02:	f7ff ffd3 	bl	8014cac <prvInitialiseMutex>

		return pxNewQueue;
 8014d06:	68fb      	ldr	r3, [r7, #12]
	}
 8014d08:	4618      	mov	r0, r3
 8014d0a:	3718      	adds	r7, #24
 8014d0c:	46bd      	mov	sp, r7
 8014d0e:	bd80      	pop	{r7, pc}

08014d10 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8014d10:	b580      	push	{r7, lr}
 8014d12:	b08e      	sub	sp, #56	; 0x38
 8014d14:	af00      	add	r7, sp, #0
 8014d16:	60f8      	str	r0, [r7, #12]
 8014d18:	60b9      	str	r1, [r7, #8]
 8014d1a:	607a      	str	r2, [r7, #4]
 8014d1c:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8014d1e:	2300      	movs	r3, #0
 8014d20:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 8014d22:	68fb      	ldr	r3, [r7, #12]
 8014d24:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 8014d26:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8014d28:	2b00      	cmp	r3, #0
 8014d2a:	d109      	bne.n	8014d40 <xQueueGenericSend+0x30>
 8014d2c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8014d30:	f383 8811 	msr	BASEPRI, r3
 8014d34:	f3bf 8f6f 	isb	sy
 8014d38:	f3bf 8f4f 	dsb	sy
 8014d3c:	62bb      	str	r3, [r7, #40]	; 0x28
 8014d3e:	e7fe      	b.n	8014d3e <xQueueGenericSend+0x2e>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8014d40:	68bb      	ldr	r3, [r7, #8]
 8014d42:	2b00      	cmp	r3, #0
 8014d44:	d103      	bne.n	8014d4e <xQueueGenericSend+0x3e>
 8014d46:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8014d48:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8014d4a:	2b00      	cmp	r3, #0
 8014d4c:	d101      	bne.n	8014d52 <xQueueGenericSend+0x42>
 8014d4e:	2301      	movs	r3, #1
 8014d50:	e000      	b.n	8014d54 <xQueueGenericSend+0x44>
 8014d52:	2300      	movs	r3, #0
 8014d54:	2b00      	cmp	r3, #0
 8014d56:	d109      	bne.n	8014d6c <xQueueGenericSend+0x5c>
 8014d58:	f04f 0350 	mov.w	r3, #80	; 0x50
 8014d5c:	f383 8811 	msr	BASEPRI, r3
 8014d60:	f3bf 8f6f 	isb	sy
 8014d64:	f3bf 8f4f 	dsb	sy
 8014d68:	627b      	str	r3, [r7, #36]	; 0x24
 8014d6a:	e7fe      	b.n	8014d6a <xQueueGenericSend+0x5a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8014d6c:	683b      	ldr	r3, [r7, #0]
 8014d6e:	2b02      	cmp	r3, #2
 8014d70:	d103      	bne.n	8014d7a <xQueueGenericSend+0x6a>
 8014d72:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8014d74:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8014d76:	2b01      	cmp	r3, #1
 8014d78:	d101      	bne.n	8014d7e <xQueueGenericSend+0x6e>
 8014d7a:	2301      	movs	r3, #1
 8014d7c:	e000      	b.n	8014d80 <xQueueGenericSend+0x70>
 8014d7e:	2300      	movs	r3, #0
 8014d80:	2b00      	cmp	r3, #0
 8014d82:	d109      	bne.n	8014d98 <xQueueGenericSend+0x88>
 8014d84:	f04f 0350 	mov.w	r3, #80	; 0x50
 8014d88:	f383 8811 	msr	BASEPRI, r3
 8014d8c:	f3bf 8f6f 	isb	sy
 8014d90:	f3bf 8f4f 	dsb	sy
 8014d94:	623b      	str	r3, [r7, #32]
 8014d96:	e7fe      	b.n	8014d96 <xQueueGenericSend+0x86>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8014d98:	f001 fa54 	bl	8016244 <xTaskGetSchedulerState>
 8014d9c:	4603      	mov	r3, r0
 8014d9e:	2b00      	cmp	r3, #0
 8014da0:	d102      	bne.n	8014da8 <xQueueGenericSend+0x98>
 8014da2:	687b      	ldr	r3, [r7, #4]
 8014da4:	2b00      	cmp	r3, #0
 8014da6:	d101      	bne.n	8014dac <xQueueGenericSend+0x9c>
 8014da8:	2301      	movs	r3, #1
 8014daa:	e000      	b.n	8014dae <xQueueGenericSend+0x9e>
 8014dac:	2300      	movs	r3, #0
 8014dae:	2b00      	cmp	r3, #0
 8014db0:	d109      	bne.n	8014dc6 <xQueueGenericSend+0xb6>
 8014db2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8014db6:	f383 8811 	msr	BASEPRI, r3
 8014dba:	f3bf 8f6f 	isb	sy
 8014dbe:	f3bf 8f4f 	dsb	sy
 8014dc2:	61fb      	str	r3, [r7, #28]
 8014dc4:	e7fe      	b.n	8014dc4 <xQueueGenericSend+0xb4>
	/* This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8014dc6:	f7ff fbcb 	bl	8014560 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8014dca:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8014dcc:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8014dce:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8014dd0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8014dd2:	429a      	cmp	r2, r3
 8014dd4:	d302      	bcc.n	8014ddc <xQueueGenericSend+0xcc>
 8014dd6:	683b      	ldr	r3, [r7, #0]
 8014dd8:	2b02      	cmp	r3, #2
 8014dda:	d129      	bne.n	8014e30 <xQueueGenericSend+0x120>
			{
				traceQUEUE_SEND( pxQueue );
				xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8014ddc:	683a      	ldr	r2, [r7, #0]
 8014dde:	68b9      	ldr	r1, [r7, #8]
 8014de0:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8014de2:	f000 fb91 	bl	8015508 <prvCopyDataToQueue>
 8014de6:	62f8      	str	r0, [r7, #44]	; 0x2c
				}
				#else /* configUSE_QUEUE_SETS */
				{
					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8014de8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8014dea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8014dec:	2b00      	cmp	r3, #0
 8014dee:	d010      	beq.n	8014e12 <xQueueGenericSend+0x102>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8014df0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8014df2:	3324      	adds	r3, #36	; 0x24
 8014df4:	4618      	mov	r0, r3
 8014df6:	f001 f86b 	bl	8015ed0 <xTaskRemoveFromEventList>
 8014dfa:	4603      	mov	r3, r0
 8014dfc:	2b00      	cmp	r3, #0
 8014dfe:	d013      	beq.n	8014e28 <xQueueGenericSend+0x118>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8014e00:	4b3f      	ldr	r3, [pc, #252]	; (8014f00 <xQueueGenericSend+0x1f0>)
 8014e02:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8014e06:	601a      	str	r2, [r3, #0]
 8014e08:	f3bf 8f4f 	dsb	sy
 8014e0c:	f3bf 8f6f 	isb	sy
 8014e10:	e00a      	b.n	8014e28 <xQueueGenericSend+0x118>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8014e12:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8014e14:	2b00      	cmp	r3, #0
 8014e16:	d007      	beq.n	8014e28 <xQueueGenericSend+0x118>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8014e18:	4b39      	ldr	r3, [pc, #228]	; (8014f00 <xQueueGenericSend+0x1f0>)
 8014e1a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8014e1e:	601a      	str	r2, [r3, #0]
 8014e20:	f3bf 8f4f 	dsb	sy
 8014e24:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8014e28:	f7ff fbc8 	bl	80145bc <vPortExitCritical>
				return pdPASS;
 8014e2c:	2301      	movs	r3, #1
 8014e2e:	e063      	b.n	8014ef8 <xQueueGenericSend+0x1e8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8014e30:	687b      	ldr	r3, [r7, #4]
 8014e32:	2b00      	cmp	r3, #0
 8014e34:	d103      	bne.n	8014e3e <xQueueGenericSend+0x12e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8014e36:	f7ff fbc1 	bl	80145bc <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8014e3a:	2300      	movs	r3, #0
 8014e3c:	e05c      	b.n	8014ef8 <xQueueGenericSend+0x1e8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8014e3e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8014e40:	2b00      	cmp	r3, #0
 8014e42:	d106      	bne.n	8014e52 <xQueueGenericSend+0x142>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskSetTimeOutState( &xTimeOut );
 8014e44:	f107 0314 	add.w	r3, r7, #20
 8014e48:	4618      	mov	r0, r3
 8014e4a:	f001 f8a3 	bl	8015f94 <vTaskSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8014e4e:	2301      	movs	r3, #1
 8014e50:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8014e52:	f7ff fbb3 	bl	80145bc <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8014e56:	f000 fe35 	bl	8015ac4 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8014e5a:	f7ff fb81 	bl	8014560 <vPortEnterCritical>
 8014e5e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8014e60:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8014e64:	b25b      	sxtb	r3, r3
 8014e66:	f1b3 3fff 	cmp.w	r3, #4294967295
 8014e6a:	d103      	bne.n	8014e74 <xQueueGenericSend+0x164>
 8014e6c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8014e6e:	2200      	movs	r2, #0
 8014e70:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8014e74:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8014e76:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8014e7a:	b25b      	sxtb	r3, r3
 8014e7c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8014e80:	d103      	bne.n	8014e8a <xQueueGenericSend+0x17a>
 8014e82:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8014e84:	2200      	movs	r2, #0
 8014e86:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8014e8a:	f7ff fb97 	bl	80145bc <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8014e8e:	1d3a      	adds	r2, r7, #4
 8014e90:	f107 0314 	add.w	r3, r7, #20
 8014e94:	4611      	mov	r1, r2
 8014e96:	4618      	mov	r0, r3
 8014e98:	f001 f8a0 	bl	8015fdc <xTaskCheckForTimeOut>
 8014e9c:	4603      	mov	r3, r0
 8014e9e:	2b00      	cmp	r3, #0
 8014ea0:	d124      	bne.n	8014eec <xQueueGenericSend+0x1dc>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8014ea2:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8014ea4:	f000 fc28 	bl	80156f8 <prvIsQueueFull>
 8014ea8:	4603      	mov	r3, r0
 8014eaa:	2b00      	cmp	r3, #0
 8014eac:	d018      	beq.n	8014ee0 <xQueueGenericSend+0x1d0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8014eae:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8014eb0:	3310      	adds	r3, #16
 8014eb2:	687a      	ldr	r2, [r7, #4]
 8014eb4:	4611      	mov	r1, r2
 8014eb6:	4618      	mov	r0, r3
 8014eb8:	f000 ffe6 	bl	8015e88 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible	that interrupts occurring now
				remove this task from the event	list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8014ebc:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8014ebe:	f000 fbb3 	bl	8015628 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8014ec2:	f000 fe0d 	bl	8015ae0 <xTaskResumeAll>
 8014ec6:	4603      	mov	r3, r0
 8014ec8:	2b00      	cmp	r3, #0
 8014eca:	f47f af7c 	bne.w	8014dc6 <xQueueGenericSend+0xb6>
				{
					portYIELD_WITHIN_API();
 8014ece:	4b0c      	ldr	r3, [pc, #48]	; (8014f00 <xQueueGenericSend+0x1f0>)
 8014ed0:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8014ed4:	601a      	str	r2, [r3, #0]
 8014ed6:	f3bf 8f4f 	dsb	sy
 8014eda:	f3bf 8f6f 	isb	sy
 8014ede:	e772      	b.n	8014dc6 <xQueueGenericSend+0xb6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8014ee0:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8014ee2:	f000 fba1 	bl	8015628 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8014ee6:	f000 fdfb 	bl	8015ae0 <xTaskResumeAll>
 8014eea:	e76c      	b.n	8014dc6 <xQueueGenericSend+0xb6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8014eec:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8014eee:	f000 fb9b 	bl	8015628 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8014ef2:	f000 fdf5 	bl	8015ae0 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8014ef6:	2300      	movs	r3, #0
		}
	}
}
 8014ef8:	4618      	mov	r0, r3
 8014efa:	3738      	adds	r7, #56	; 0x38
 8014efc:	46bd      	mov	sp, r7
 8014efe:	bd80      	pop	{r7, pc}
 8014f00:	e000ed04 	.word	0xe000ed04

08014f04 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8014f04:	b580      	push	{r7, lr}
 8014f06:	b08e      	sub	sp, #56	; 0x38
 8014f08:	af00      	add	r7, sp, #0
 8014f0a:	60f8      	str	r0, [r7, #12]
 8014f0c:	60b9      	str	r1, [r7, #8]
 8014f0e:	607a      	str	r2, [r7, #4]
 8014f10:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 8014f12:	68fb      	ldr	r3, [r7, #12]
 8014f14:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 8014f16:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8014f18:	2b00      	cmp	r3, #0
 8014f1a:	d109      	bne.n	8014f30 <xQueueGenericSendFromISR+0x2c>
 8014f1c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8014f20:	f383 8811 	msr	BASEPRI, r3
 8014f24:	f3bf 8f6f 	isb	sy
 8014f28:	f3bf 8f4f 	dsb	sy
 8014f2c:	627b      	str	r3, [r7, #36]	; 0x24
 8014f2e:	e7fe      	b.n	8014f2e <xQueueGenericSendFromISR+0x2a>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8014f30:	68bb      	ldr	r3, [r7, #8]
 8014f32:	2b00      	cmp	r3, #0
 8014f34:	d103      	bne.n	8014f3e <xQueueGenericSendFromISR+0x3a>
 8014f36:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8014f38:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8014f3a:	2b00      	cmp	r3, #0
 8014f3c:	d101      	bne.n	8014f42 <xQueueGenericSendFromISR+0x3e>
 8014f3e:	2301      	movs	r3, #1
 8014f40:	e000      	b.n	8014f44 <xQueueGenericSendFromISR+0x40>
 8014f42:	2300      	movs	r3, #0
 8014f44:	2b00      	cmp	r3, #0
 8014f46:	d109      	bne.n	8014f5c <xQueueGenericSendFromISR+0x58>
 8014f48:	f04f 0350 	mov.w	r3, #80	; 0x50
 8014f4c:	f383 8811 	msr	BASEPRI, r3
 8014f50:	f3bf 8f6f 	isb	sy
 8014f54:	f3bf 8f4f 	dsb	sy
 8014f58:	623b      	str	r3, [r7, #32]
 8014f5a:	e7fe      	b.n	8014f5a <xQueueGenericSendFromISR+0x56>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8014f5c:	683b      	ldr	r3, [r7, #0]
 8014f5e:	2b02      	cmp	r3, #2
 8014f60:	d103      	bne.n	8014f6a <xQueueGenericSendFromISR+0x66>
 8014f62:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8014f64:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8014f66:	2b01      	cmp	r3, #1
 8014f68:	d101      	bne.n	8014f6e <xQueueGenericSendFromISR+0x6a>
 8014f6a:	2301      	movs	r3, #1
 8014f6c:	e000      	b.n	8014f70 <xQueueGenericSendFromISR+0x6c>
 8014f6e:	2300      	movs	r3, #0
 8014f70:	2b00      	cmp	r3, #0
 8014f72:	d109      	bne.n	8014f88 <xQueueGenericSendFromISR+0x84>
 8014f74:	f04f 0350 	mov.w	r3, #80	; 0x50
 8014f78:	f383 8811 	msr	BASEPRI, r3
 8014f7c:	f3bf 8f6f 	isb	sy
 8014f80:	f3bf 8f4f 	dsb	sy
 8014f84:	61fb      	str	r3, [r7, #28]
 8014f86:	e7fe      	b.n	8014f86 <xQueueGenericSendFromISR+0x82>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8014f88:	f7ff fbbc 	bl	8014704 <vPortValidateInterruptPriority>
	__asm volatile
 8014f8c:	f3ef 8211 	mrs	r2, BASEPRI
 8014f90:	f04f 0350 	mov.w	r3, #80	; 0x50
 8014f94:	f383 8811 	msr	BASEPRI, r3
 8014f98:	f3bf 8f6f 	isb	sy
 8014f9c:	f3bf 8f4f 	dsb	sy
 8014fa0:	61ba      	str	r2, [r7, #24]
 8014fa2:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 8014fa4:	69bb      	ldr	r3, [r7, #24]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8014fa6:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8014fa8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8014faa:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8014fac:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8014fae:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8014fb0:	429a      	cmp	r2, r3
 8014fb2:	d302      	bcc.n	8014fba <xQueueGenericSendFromISR+0xb6>
 8014fb4:	683b      	ldr	r3, [r7, #0]
 8014fb6:	2b02      	cmp	r3, #2
 8014fb8:	d12c      	bne.n	8015014 <xQueueGenericSendFromISR+0x110>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8014fba:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8014fbc:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8014fc0:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8014fc4:	683a      	ldr	r2, [r7, #0]
 8014fc6:	68b9      	ldr	r1, [r7, #8]
 8014fc8:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8014fca:	f000 fa9d 	bl	8015508 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8014fce:	f997 302b 	ldrsb.w	r3, [r7, #43]	; 0x2b
 8014fd2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8014fd6:	d112      	bne.n	8014ffe <xQueueGenericSendFromISR+0xfa>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8014fd8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8014fda:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8014fdc:	2b00      	cmp	r3, #0
 8014fde:	d016      	beq.n	801500e <xQueueGenericSendFromISR+0x10a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8014fe0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8014fe2:	3324      	adds	r3, #36	; 0x24
 8014fe4:	4618      	mov	r0, r3
 8014fe6:	f000 ff73 	bl	8015ed0 <xTaskRemoveFromEventList>
 8014fea:	4603      	mov	r3, r0
 8014fec:	2b00      	cmp	r3, #0
 8014fee:	d00e      	beq.n	801500e <xQueueGenericSendFromISR+0x10a>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8014ff0:	687b      	ldr	r3, [r7, #4]
 8014ff2:	2b00      	cmp	r3, #0
 8014ff4:	d00b      	beq.n	801500e <xQueueGenericSendFromISR+0x10a>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8014ff6:	687b      	ldr	r3, [r7, #4]
 8014ff8:	2201      	movs	r2, #1
 8014ffa:	601a      	str	r2, [r3, #0]
 8014ffc:	e007      	b.n	801500e <xQueueGenericSendFromISR+0x10a>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8014ffe:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8015002:	3301      	adds	r3, #1
 8015004:	b2db      	uxtb	r3, r3
 8015006:	b25a      	sxtb	r2, r3
 8015008:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801500a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 801500e:	2301      	movs	r3, #1
 8015010:	637b      	str	r3, [r7, #52]	; 0x34
		{
 8015012:	e001      	b.n	8015018 <xQueueGenericSendFromISR+0x114>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8015014:	2300      	movs	r3, #0
 8015016:	637b      	str	r3, [r7, #52]	; 0x34
 8015018:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801501a:	613b      	str	r3, [r7, #16]
	__asm volatile
 801501c:	693b      	ldr	r3, [r7, #16]
 801501e:	f383 8811 	msr	BASEPRI, r3
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8015022:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 8015024:	4618      	mov	r0, r3
 8015026:	3738      	adds	r7, #56	; 0x38
 8015028:	46bd      	mov	sp, r7
 801502a:	bd80      	pop	{r7, pc}

0801502c <xQueueGiveFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGiveFromISR( QueueHandle_t xQueue, BaseType_t * const pxHigherPriorityTaskWoken )
{
 801502c:	b580      	push	{r7, lr}
 801502e:	b08e      	sub	sp, #56	; 0x38
 8015030:	af00      	add	r7, sp, #0
 8015032:	6078      	str	r0, [r7, #4]
 8015034:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 8015036:	687b      	ldr	r3, [r7, #4]
 8015038:	633b      	str	r3, [r7, #48]	; 0x30
	item size is 0.  Don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */

	configASSERT( pxQueue );
 801503a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801503c:	2b00      	cmp	r3, #0
 801503e:	d109      	bne.n	8015054 <xQueueGiveFromISR+0x28>
	__asm volatile
 8015040:	f04f 0350 	mov.w	r3, #80	; 0x50
 8015044:	f383 8811 	msr	BASEPRI, r3
 8015048:	f3bf 8f6f 	isb	sy
 801504c:	f3bf 8f4f 	dsb	sy
 8015050:	623b      	str	r3, [r7, #32]
 8015052:	e7fe      	b.n	8015052 <xQueueGiveFromISR+0x26>

	/* xQueueGenericSendFromISR() should be used instead of xQueueGiveFromISR()
	if the item size is not 0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 8015054:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8015056:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8015058:	2b00      	cmp	r3, #0
 801505a:	d009      	beq.n	8015070 <xQueueGiveFromISR+0x44>
 801505c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8015060:	f383 8811 	msr	BASEPRI, r3
 8015064:	f3bf 8f6f 	isb	sy
 8015068:	f3bf 8f4f 	dsb	sy
 801506c:	61fb      	str	r3, [r7, #28]
 801506e:	e7fe      	b.n	801506e <xQueueGiveFromISR+0x42>

	/* Normally a mutex would not be given from an interrupt, especially if
	there is a mutex holder, as priority inheritance makes no sense for an
	interrupts, only tasks. */
	configASSERT( !( ( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX ) && ( pxQueue->pxMutexHolder != NULL ) ) );
 8015070:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8015072:	681b      	ldr	r3, [r3, #0]
 8015074:	2b00      	cmp	r3, #0
 8015076:	d103      	bne.n	8015080 <xQueueGiveFromISR+0x54>
 8015078:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801507a:	685b      	ldr	r3, [r3, #4]
 801507c:	2b00      	cmp	r3, #0
 801507e:	d101      	bne.n	8015084 <xQueueGiveFromISR+0x58>
 8015080:	2301      	movs	r3, #1
 8015082:	e000      	b.n	8015086 <xQueueGiveFromISR+0x5a>
 8015084:	2300      	movs	r3, #0
 8015086:	2b00      	cmp	r3, #0
 8015088:	d109      	bne.n	801509e <xQueueGiveFromISR+0x72>
 801508a:	f04f 0350 	mov.w	r3, #80	; 0x50
 801508e:	f383 8811 	msr	BASEPRI, r3
 8015092:	f3bf 8f6f 	isb	sy
 8015096:	f3bf 8f4f 	dsb	sy
 801509a:	61bb      	str	r3, [r7, #24]
 801509c:	e7fe      	b.n	801509c <xQueueGiveFromISR+0x70>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 801509e:	f7ff fb31 	bl	8014704 <vPortValidateInterruptPriority>
	__asm volatile
 80150a2:	f3ef 8211 	mrs	r2, BASEPRI
 80150a6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80150aa:	f383 8811 	msr	BASEPRI, r3
 80150ae:	f3bf 8f6f 	isb	sy
 80150b2:	f3bf 8f4f 	dsb	sy
 80150b6:	617a      	str	r2, [r7, #20]
 80150b8:	613b      	str	r3, [r7, #16]
	return ulOriginalBASEPRI;
 80150ba:	697b      	ldr	r3, [r7, #20]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 80150bc:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80150be:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80150c0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80150c2:	62bb      	str	r3, [r7, #40]	; 0x28

		/* When the queue is used to implement a semaphore no data is ever
		moved through the queue but it is still valid to see if the queue 'has
		space'. */
		if( uxMessagesWaiting < pxQueue->uxLength )
 80150c4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80150c6:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80150c8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80150ca:	429a      	cmp	r2, r3
 80150cc:	d92b      	bls.n	8015126 <xQueueGiveFromISR+0xfa>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 80150ce:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80150d0:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80150d4:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			holder - and if there is a mutex holder then the mutex cannot be
			given from an ISR.  As this is the ISR version of the function it
			can be assumed there is no mutex holder and no need to determine if
			priority disinheritance is needed.  Simply increase the count of
			messages (semaphores) available. */
			pxQueue->uxMessagesWaiting = uxMessagesWaiting + 1;
 80150d8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80150da:	1c5a      	adds	r2, r3, #1
 80150dc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80150de:	639a      	str	r2, [r3, #56]	; 0x38

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 80150e0:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 80150e4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80150e8:	d112      	bne.n	8015110 <xQueueGiveFromISR+0xe4>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80150ea:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80150ec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80150ee:	2b00      	cmp	r3, #0
 80150f0:	d016      	beq.n	8015120 <xQueueGiveFromISR+0xf4>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80150f2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80150f4:	3324      	adds	r3, #36	; 0x24
 80150f6:	4618      	mov	r0, r3
 80150f8:	f000 feea 	bl	8015ed0 <xTaskRemoveFromEventList>
 80150fc:	4603      	mov	r3, r0
 80150fe:	2b00      	cmp	r3, #0
 8015100:	d00e      	beq.n	8015120 <xQueueGiveFromISR+0xf4>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8015102:	683b      	ldr	r3, [r7, #0]
 8015104:	2b00      	cmp	r3, #0
 8015106:	d00b      	beq.n	8015120 <xQueueGiveFromISR+0xf4>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8015108:	683b      	ldr	r3, [r7, #0]
 801510a:	2201      	movs	r2, #1
 801510c:	601a      	str	r2, [r3, #0]
 801510e:	e007      	b.n	8015120 <xQueueGiveFromISR+0xf4>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8015110:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8015114:	3301      	adds	r3, #1
 8015116:	b2db      	uxtb	r3, r3
 8015118:	b25a      	sxtb	r2, r3
 801511a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801511c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 8015120:	2301      	movs	r3, #1
 8015122:	637b      	str	r3, [r7, #52]	; 0x34
 8015124:	e001      	b.n	801512a <xQueueGiveFromISR+0xfe>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8015126:	2300      	movs	r3, #0
 8015128:	637b      	str	r3, [r7, #52]	; 0x34
 801512a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801512c:	60fb      	str	r3, [r7, #12]
	__asm volatile
 801512e:	68fb      	ldr	r3, [r7, #12]
 8015130:	f383 8811 	msr	BASEPRI, r3
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8015134:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 8015136:	4618      	mov	r0, r3
 8015138:	3738      	adds	r7, #56	; 0x38
 801513a:	46bd      	mov	sp, r7
 801513c:	bd80      	pop	{r7, pc}
	...

08015140 <xQueueGenericReceive>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait, const BaseType_t xJustPeeking )
{
 8015140:	b580      	push	{r7, lr}
 8015142:	b08e      	sub	sp, #56	; 0x38
 8015144:	af00      	add	r7, sp, #0
 8015146:	60f8      	str	r0, [r7, #12]
 8015148:	60b9      	str	r1, [r7, #8]
 801514a:	607a      	str	r2, [r7, #4]
 801514c:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 801514e:	2300      	movs	r3, #0
 8015150:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
int8_t *pcOriginalReadPosition;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 8015152:	68fb      	ldr	r3, [r7, #12]
 8015154:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 8015156:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8015158:	2b00      	cmp	r3, #0
 801515a:	d109      	bne.n	8015170 <xQueueGenericReceive+0x30>
	__asm volatile
 801515c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8015160:	f383 8811 	msr	BASEPRI, r3
 8015164:	f3bf 8f6f 	isb	sy
 8015168:	f3bf 8f4f 	dsb	sy
 801516c:	627b      	str	r3, [r7, #36]	; 0x24
 801516e:	e7fe      	b.n	801516e <xQueueGenericReceive+0x2e>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8015170:	68bb      	ldr	r3, [r7, #8]
 8015172:	2b00      	cmp	r3, #0
 8015174:	d103      	bne.n	801517e <xQueueGenericReceive+0x3e>
 8015176:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8015178:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 801517a:	2b00      	cmp	r3, #0
 801517c:	d101      	bne.n	8015182 <xQueueGenericReceive+0x42>
 801517e:	2301      	movs	r3, #1
 8015180:	e000      	b.n	8015184 <xQueueGenericReceive+0x44>
 8015182:	2300      	movs	r3, #0
 8015184:	2b00      	cmp	r3, #0
 8015186:	d109      	bne.n	801519c <xQueueGenericReceive+0x5c>
 8015188:	f04f 0350 	mov.w	r3, #80	; 0x50
 801518c:	f383 8811 	msr	BASEPRI, r3
 8015190:	f3bf 8f6f 	isb	sy
 8015194:	f3bf 8f4f 	dsb	sy
 8015198:	623b      	str	r3, [r7, #32]
 801519a:	e7fe      	b.n	801519a <xQueueGenericReceive+0x5a>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 801519c:	f001 f852 	bl	8016244 <xTaskGetSchedulerState>
 80151a0:	4603      	mov	r3, r0
 80151a2:	2b00      	cmp	r3, #0
 80151a4:	d102      	bne.n	80151ac <xQueueGenericReceive+0x6c>
 80151a6:	687b      	ldr	r3, [r7, #4]
 80151a8:	2b00      	cmp	r3, #0
 80151aa:	d101      	bne.n	80151b0 <xQueueGenericReceive+0x70>
 80151ac:	2301      	movs	r3, #1
 80151ae:	e000      	b.n	80151b2 <xQueueGenericReceive+0x72>
 80151b0:	2300      	movs	r3, #0
 80151b2:	2b00      	cmp	r3, #0
 80151b4:	d109      	bne.n	80151ca <xQueueGenericReceive+0x8a>
 80151b6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80151ba:	f383 8811 	msr	BASEPRI, r3
 80151be:	f3bf 8f6f 	isb	sy
 80151c2:	f3bf 8f4f 	dsb	sy
 80151c6:	61fb      	str	r3, [r7, #28]
 80151c8:	e7fe      	b.n	80151c8 <xQueueGenericReceive+0x88>
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */

	for( ;; )
	{
		taskENTER_CRITICAL();
 80151ca:	f7ff f9c9 	bl	8014560 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80151ce:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80151d0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80151d2:	62fb      	str	r3, [r7, #44]	; 0x2c

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80151d4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80151d6:	2b00      	cmp	r3, #0
 80151d8:	d046      	beq.n	8015268 <xQueueGenericReceive+0x128>
			{
				/* Remember the read position in case the queue is only being
				peeked. */
				pcOriginalReadPosition = pxQueue->u.pcReadFrom;
 80151da:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80151dc:	68db      	ldr	r3, [r3, #12]
 80151de:	62bb      	str	r3, [r7, #40]	; 0x28

				prvCopyDataFromQueue( pxQueue, pvBuffer );
 80151e0:	68b9      	ldr	r1, [r7, #8]
 80151e2:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80151e4:	f000 f9fa 	bl	80155dc <prvCopyDataFromQueue>

				if( xJustPeeking == pdFALSE )
 80151e8:	683b      	ldr	r3, [r7, #0]
 80151ea:	2b00      	cmp	r3, #0
 80151ec:	d121      	bne.n	8015232 <xQueueGenericReceive+0xf2>
				{
					traceQUEUE_RECEIVE( pxQueue );

					/* Actually removing data, not just peeking. */
					pxQueue->uxMessagesWaiting = uxMessagesWaiting - 1;
 80151ee:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80151f0:	1e5a      	subs	r2, r3, #1
 80151f2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80151f4:	639a      	str	r2, [r3, #56]	; 0x38

					#if ( configUSE_MUTEXES == 1 )
					{
						if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 80151f6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80151f8:	681b      	ldr	r3, [r3, #0]
 80151fa:	2b00      	cmp	r3, #0
 80151fc:	d104      	bne.n	8015208 <xQueueGenericReceive+0xc8>
						{
							/* Record the information required to implement
							priority inheritance should it become necessary. */
							pxQueue->pxMutexHolder = ( int8_t * ) pvTaskIncrementMutexHeldCount(); /*lint !e961 Cast is not redundant as TaskHandle_t is a typedef. */
 80151fe:	f001 f939 	bl	8016474 <pvTaskIncrementMutexHeldCount>
 8015202:	4602      	mov	r2, r0
 8015204:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8015206:	605a      	str	r2, [r3, #4]
							mtCOVERAGE_TEST_MARKER();
						}
					}
					#endif /* configUSE_MUTEXES */

					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8015208:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801520a:	691b      	ldr	r3, [r3, #16]
 801520c:	2b00      	cmp	r3, #0
 801520e:	d027      	beq.n	8015260 <xQueueGenericReceive+0x120>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8015210:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8015212:	3310      	adds	r3, #16
 8015214:	4618      	mov	r0, r3
 8015216:	f000 fe5b 	bl	8015ed0 <xTaskRemoveFromEventList>
 801521a:	4603      	mov	r3, r0
 801521c:	2b00      	cmp	r3, #0
 801521e:	d01f      	beq.n	8015260 <xQueueGenericReceive+0x120>
						{
							queueYIELD_IF_USING_PREEMPTION();
 8015220:	4b4f      	ldr	r3, [pc, #316]	; (8015360 <xQueueGenericReceive+0x220>)
 8015222:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8015226:	601a      	str	r2, [r3, #0]
 8015228:	f3bf 8f4f 	dsb	sy
 801522c:	f3bf 8f6f 	isb	sy
 8015230:	e016      	b.n	8015260 <xQueueGenericReceive+0x120>
				{
					traceQUEUE_PEEK( pxQueue );

					/* The data is not being removed, so reset the read
					pointer. */
					pxQueue->u.pcReadFrom = pcOriginalReadPosition;
 8015232:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8015234:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8015236:	60da      	str	r2, [r3, #12]

					/* The data is being left in the queue, so see if there are
					any other tasks waiting for the data. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8015238:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801523a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 801523c:	2b00      	cmp	r3, #0
 801523e:	d00f      	beq.n	8015260 <xQueueGenericReceive+0x120>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8015240:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8015242:	3324      	adds	r3, #36	; 0x24
 8015244:	4618      	mov	r0, r3
 8015246:	f000 fe43 	bl	8015ed0 <xTaskRemoveFromEventList>
 801524a:	4603      	mov	r3, r0
 801524c:	2b00      	cmp	r3, #0
 801524e:	d007      	beq.n	8015260 <xQueueGenericReceive+0x120>
						{
							/* The task waiting has a higher priority than this task. */
							queueYIELD_IF_USING_PREEMPTION();
 8015250:	4b43      	ldr	r3, [pc, #268]	; (8015360 <xQueueGenericReceive+0x220>)
 8015252:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8015256:	601a      	str	r2, [r3, #0]
 8015258:	f3bf 8f4f 	dsb	sy
 801525c:	f3bf 8f6f 	isb	sy
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				taskEXIT_CRITICAL();
 8015260:	f7ff f9ac 	bl	80145bc <vPortExitCritical>
				return pdPASS;
 8015264:	2301      	movs	r3, #1
 8015266:	e077      	b.n	8015358 <xQueueGenericReceive+0x218>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8015268:	687b      	ldr	r3, [r7, #4]
 801526a:	2b00      	cmp	r3, #0
 801526c:	d103      	bne.n	8015276 <xQueueGenericReceive+0x136>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 801526e:	f7ff f9a5 	bl	80145bc <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8015272:	2300      	movs	r3, #0
 8015274:	e070      	b.n	8015358 <xQueueGenericReceive+0x218>
				}
				else if( xEntryTimeSet == pdFALSE )
 8015276:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8015278:	2b00      	cmp	r3, #0
 801527a:	d106      	bne.n	801528a <xQueueGenericReceive+0x14a>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskSetTimeOutState( &xTimeOut );
 801527c:	f107 0314 	add.w	r3, r7, #20
 8015280:	4618      	mov	r0, r3
 8015282:	f000 fe87 	bl	8015f94 <vTaskSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8015286:	2301      	movs	r3, #1
 8015288:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 801528a:	f7ff f997 	bl	80145bc <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 801528e:	f000 fc19 	bl	8015ac4 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8015292:	f7ff f965 	bl	8014560 <vPortEnterCritical>
 8015296:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8015298:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 801529c:	b25b      	sxtb	r3, r3
 801529e:	f1b3 3fff 	cmp.w	r3, #4294967295
 80152a2:	d103      	bne.n	80152ac <xQueueGenericReceive+0x16c>
 80152a4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80152a6:	2200      	movs	r2, #0
 80152a8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80152ac:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80152ae:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80152b2:	b25b      	sxtb	r3, r3
 80152b4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80152b8:	d103      	bne.n	80152c2 <xQueueGenericReceive+0x182>
 80152ba:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80152bc:	2200      	movs	r2, #0
 80152be:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80152c2:	f7ff f97b 	bl	80145bc <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80152c6:	1d3a      	adds	r2, r7, #4
 80152c8:	f107 0314 	add.w	r3, r7, #20
 80152cc:	4611      	mov	r1, r2
 80152ce:	4618      	mov	r0, r3
 80152d0:	f000 fe84 	bl	8015fdc <xTaskCheckForTimeOut>
 80152d4:	4603      	mov	r3, r0
 80152d6:	2b00      	cmp	r3, #0
 80152d8:	d131      	bne.n	801533e <xQueueGenericReceive+0x1fe>
		{
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80152da:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80152dc:	f000 f9f6 	bl	80156cc <prvIsQueueEmpty>
 80152e0:	4603      	mov	r3, r0
 80152e2:	2b00      	cmp	r3, #0
 80152e4:	d025      	beq.n	8015332 <xQueueGenericReceive+0x1f2>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 80152e6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80152e8:	681b      	ldr	r3, [r3, #0]
 80152ea:	2b00      	cmp	r3, #0
 80152ec:	d108      	bne.n	8015300 <xQueueGenericReceive+0x1c0>
					{
						taskENTER_CRITICAL();
 80152ee:	f7ff f937 	bl	8014560 <vPortEnterCritical>
						{
							vTaskPriorityInherit( ( void * ) pxQueue->pxMutexHolder );
 80152f2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80152f4:	685b      	ldr	r3, [r3, #4]
 80152f6:	4618      	mov	r0, r3
 80152f8:	f000 ffc2 	bl	8016280 <vTaskPriorityInherit>
						}
						taskEXIT_CRITICAL();
 80152fc:	f7ff f95e 	bl	80145bc <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8015300:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8015302:	3324      	adds	r3, #36	; 0x24
 8015304:	687a      	ldr	r2, [r7, #4]
 8015306:	4611      	mov	r1, r2
 8015308:	4618      	mov	r0, r3
 801530a:	f000 fdbd 	bl	8015e88 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 801530e:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8015310:	f000 f98a 	bl	8015628 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8015314:	f000 fbe4 	bl	8015ae0 <xTaskResumeAll>
 8015318:	4603      	mov	r3, r0
 801531a:	2b00      	cmp	r3, #0
 801531c:	f47f af55 	bne.w	80151ca <xQueueGenericReceive+0x8a>
				{
					portYIELD_WITHIN_API();
 8015320:	4b0f      	ldr	r3, [pc, #60]	; (8015360 <xQueueGenericReceive+0x220>)
 8015322:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8015326:	601a      	str	r2, [r3, #0]
 8015328:	f3bf 8f4f 	dsb	sy
 801532c:	f3bf 8f6f 	isb	sy
 8015330:	e74b      	b.n	80151ca <xQueueGenericReceive+0x8a>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8015332:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8015334:	f000 f978 	bl	8015628 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8015338:	f000 fbd2 	bl	8015ae0 <xTaskResumeAll>
 801533c:	e745      	b.n	80151ca <xQueueGenericReceive+0x8a>
			}
		}
		else
		{
			prvUnlockQueue( pxQueue );
 801533e:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8015340:	f000 f972 	bl	8015628 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8015344:	f000 fbcc 	bl	8015ae0 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8015348:	6b38      	ldr	r0, [r7, #48]	; 0x30
 801534a:	f000 f9bf 	bl	80156cc <prvIsQueueEmpty>
 801534e:	4603      	mov	r3, r0
 8015350:	2b00      	cmp	r3, #0
 8015352:	f43f af3a 	beq.w	80151ca <xQueueGenericReceive+0x8a>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8015356:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
}
 8015358:	4618      	mov	r0, r3
 801535a:	3738      	adds	r7, #56	; 0x38
 801535c:	46bd      	mov	sp, r7
 801535e:	bd80      	pop	{r7, pc}
 8015360:	e000ed04 	.word	0xe000ed04

08015364 <xQueueReceiveFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
 8015364:	b580      	push	{r7, lr}
 8015366:	b08e      	sub	sp, #56	; 0x38
 8015368:	af00      	add	r7, sp, #0
 801536a:	60f8      	str	r0, [r7, #12]
 801536c:	60b9      	str	r1, [r7, #8]
 801536e:	607a      	str	r2, [r7, #4]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 8015370:	68fb      	ldr	r3, [r7, #12]
 8015372:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 8015374:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8015376:	2b00      	cmp	r3, #0
 8015378:	d109      	bne.n	801538e <xQueueReceiveFromISR+0x2a>
 801537a:	f04f 0350 	mov.w	r3, #80	; 0x50
 801537e:	f383 8811 	msr	BASEPRI, r3
 8015382:	f3bf 8f6f 	isb	sy
 8015386:	f3bf 8f4f 	dsb	sy
 801538a:	623b      	str	r3, [r7, #32]
 801538c:	e7fe      	b.n	801538c <xQueueReceiveFromISR+0x28>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 801538e:	68bb      	ldr	r3, [r7, #8]
 8015390:	2b00      	cmp	r3, #0
 8015392:	d103      	bne.n	801539c <xQueueReceiveFromISR+0x38>
 8015394:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8015396:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8015398:	2b00      	cmp	r3, #0
 801539a:	d101      	bne.n	80153a0 <xQueueReceiveFromISR+0x3c>
 801539c:	2301      	movs	r3, #1
 801539e:	e000      	b.n	80153a2 <xQueueReceiveFromISR+0x3e>
 80153a0:	2300      	movs	r3, #0
 80153a2:	2b00      	cmp	r3, #0
 80153a4:	d109      	bne.n	80153ba <xQueueReceiveFromISR+0x56>
 80153a6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80153aa:	f383 8811 	msr	BASEPRI, r3
 80153ae:	f3bf 8f6f 	isb	sy
 80153b2:	f3bf 8f4f 	dsb	sy
 80153b6:	61fb      	str	r3, [r7, #28]
 80153b8:	e7fe      	b.n	80153b8 <xQueueReceiveFromISR+0x54>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 80153ba:	f7ff f9a3 	bl	8014704 <vPortValidateInterruptPriority>
	__asm volatile
 80153be:	f3ef 8211 	mrs	r2, BASEPRI
 80153c2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80153c6:	f383 8811 	msr	BASEPRI, r3
 80153ca:	f3bf 8f6f 	isb	sy
 80153ce:	f3bf 8f4f 	dsb	sy
 80153d2:	61ba      	str	r2, [r7, #24]
 80153d4:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 80153d6:	69bb      	ldr	r3, [r7, #24]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 80153d8:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80153da:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80153dc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80153de:	62bb      	str	r3, [r7, #40]	; 0x28

		/* Cannot block in an ISR, so check there is data available. */
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80153e0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80153e2:	2b00      	cmp	r3, #0
 80153e4:	d02f      	beq.n	8015446 <xQueueReceiveFromISR+0xe2>
		{
			const int8_t cRxLock = pxQueue->cRxLock;
 80153e6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80153e8:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80153ec:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
 80153f0:	68b9      	ldr	r1, [r7, #8]
 80153f2:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80153f4:	f000 f8f2 	bl	80155dc <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - 1;
 80153f8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80153fa:	1e5a      	subs	r2, r3, #1
 80153fc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80153fe:	639a      	str	r2, [r3, #56]	; 0x38

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( cRxLock == queueUNLOCKED )
 8015400:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8015404:	f1b3 3fff 	cmp.w	r3, #4294967295
 8015408:	d112      	bne.n	8015430 <xQueueReceiveFromISR+0xcc>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 801540a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801540c:	691b      	ldr	r3, [r3, #16]
 801540e:	2b00      	cmp	r3, #0
 8015410:	d016      	beq.n	8015440 <xQueueReceiveFromISR+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8015412:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8015414:	3310      	adds	r3, #16
 8015416:	4618      	mov	r0, r3
 8015418:	f000 fd5a 	bl	8015ed0 <xTaskRemoveFromEventList>
 801541c:	4603      	mov	r3, r0
 801541e:	2b00      	cmp	r3, #0
 8015420:	d00e      	beq.n	8015440 <xQueueReceiveFromISR+0xdc>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
 8015422:	687b      	ldr	r3, [r7, #4]
 8015424:	2b00      	cmp	r3, #0
 8015426:	d00b      	beq.n	8015440 <xQueueReceiveFromISR+0xdc>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
 8015428:	687b      	ldr	r3, [r7, #4]
 801542a:	2201      	movs	r2, #1
 801542c:	601a      	str	r2, [r3, #0]
 801542e:	e007      	b.n	8015440 <xQueueReceiveFromISR+0xdc>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 8015430:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8015434:	3301      	adds	r3, #1
 8015436:	b2db      	uxtb	r3, r3
 8015438:	b25a      	sxtb	r2, r3
 801543a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801543c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
			}

			xReturn = pdPASS;
 8015440:	2301      	movs	r3, #1
 8015442:	637b      	str	r3, [r7, #52]	; 0x34
 8015444:	e001      	b.n	801544a <xQueueReceiveFromISR+0xe6>
		}
		else
		{
			xReturn = pdFAIL;
 8015446:	2300      	movs	r3, #0
 8015448:	637b      	str	r3, [r7, #52]	; 0x34
 801544a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801544c:	613b      	str	r3, [r7, #16]
	__asm volatile
 801544e:	693b      	ldr	r3, [r7, #16]
 8015450:	f383 8811 	msr	BASEPRI, r3
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8015454:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 8015456:	4618      	mov	r0, r3
 8015458:	3738      	adds	r7, #56	; 0x38
 801545a:	46bd      	mov	sp, r7
 801545c:	bd80      	pop	{r7, pc}

0801545e <uxQueueMessagesWaiting>:
	return xReturn;
}
/*-----------------------------------------------------------*/

UBaseType_t uxQueueMessagesWaiting( const QueueHandle_t xQueue )
{
 801545e:	b580      	push	{r7, lr}
 8015460:	b084      	sub	sp, #16
 8015462:	af00      	add	r7, sp, #0
 8015464:	6078      	str	r0, [r7, #4]
UBaseType_t uxReturn;

	configASSERT( xQueue );
 8015466:	687b      	ldr	r3, [r7, #4]
 8015468:	2b00      	cmp	r3, #0
 801546a:	d109      	bne.n	8015480 <uxQueueMessagesWaiting+0x22>
	__asm volatile
 801546c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8015470:	f383 8811 	msr	BASEPRI, r3
 8015474:	f3bf 8f6f 	isb	sy
 8015478:	f3bf 8f4f 	dsb	sy
 801547c:	60bb      	str	r3, [r7, #8]
 801547e:	e7fe      	b.n	801547e <uxQueueMessagesWaiting+0x20>

	taskENTER_CRITICAL();
 8015480:	f7ff f86e 	bl	8014560 <vPortEnterCritical>
	{
		uxReturn = ( ( Queue_t * ) xQueue )->uxMessagesWaiting;
 8015484:	687b      	ldr	r3, [r7, #4]
 8015486:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8015488:	60fb      	str	r3, [r7, #12]
	}
	taskEXIT_CRITICAL();
 801548a:	f7ff f897 	bl	80145bc <vPortExitCritical>

	return uxReturn;
 801548e:	68fb      	ldr	r3, [r7, #12]
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
 8015490:	4618      	mov	r0, r3
 8015492:	3710      	adds	r7, #16
 8015494:	46bd      	mov	sp, r7
 8015496:	bd80      	pop	{r7, pc}

08015498 <uxQueueMessagesWaitingFromISR>:
	return uxReturn;
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
/*-----------------------------------------------------------*/

UBaseType_t uxQueueMessagesWaitingFromISR( const QueueHandle_t xQueue )
{
 8015498:	b480      	push	{r7}
 801549a:	b085      	sub	sp, #20
 801549c:	af00      	add	r7, sp, #0
 801549e:	6078      	str	r0, [r7, #4]
UBaseType_t uxReturn;

	configASSERT( xQueue );
 80154a0:	687b      	ldr	r3, [r7, #4]
 80154a2:	2b00      	cmp	r3, #0
 80154a4:	d109      	bne.n	80154ba <uxQueueMessagesWaitingFromISR+0x22>
 80154a6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80154aa:	f383 8811 	msr	BASEPRI, r3
 80154ae:	f3bf 8f6f 	isb	sy
 80154b2:	f3bf 8f4f 	dsb	sy
 80154b6:	60bb      	str	r3, [r7, #8]
 80154b8:	e7fe      	b.n	80154b8 <uxQueueMessagesWaitingFromISR+0x20>

	uxReturn = ( ( Queue_t * ) xQueue )->uxMessagesWaiting;
 80154ba:	687b      	ldr	r3, [r7, #4]
 80154bc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80154be:	60fb      	str	r3, [r7, #12]

	return uxReturn;
 80154c0:	68fb      	ldr	r3, [r7, #12]
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
 80154c2:	4618      	mov	r0, r3
 80154c4:	3714      	adds	r7, #20
 80154c6:	46bd      	mov	sp, r7
 80154c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80154cc:	4770      	bx	lr

080154ce <vQueueDelete>:
/*-----------------------------------------------------------*/

void vQueueDelete( QueueHandle_t xQueue )
{
 80154ce:	b580      	push	{r7, lr}
 80154d0:	b084      	sub	sp, #16
 80154d2:	af00      	add	r7, sp, #0
 80154d4:	6078      	str	r0, [r7, #4]
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 80154d6:	687b      	ldr	r3, [r7, #4]
 80154d8:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 80154da:	68fb      	ldr	r3, [r7, #12]
 80154dc:	2b00      	cmp	r3, #0
 80154de:	d109      	bne.n	80154f4 <vQueueDelete+0x26>
 80154e0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80154e4:	f383 8811 	msr	BASEPRI, r3
 80154e8:	f3bf 8f6f 	isb	sy
 80154ec:	f3bf 8f4f 	dsb	sy
 80154f0:	60bb      	str	r3, [r7, #8]
 80154f2:	e7fe      	b.n	80154f2 <vQueueDelete+0x24>
	traceQUEUE_DELETE( pxQueue );

	#if ( configQUEUE_REGISTRY_SIZE > 0 )
	{
		vQueueUnregisterQueue( pxQueue );
 80154f4:	68f8      	ldr	r0, [r7, #12]
 80154f6:	f000 f917 	bl	8015728 <vQueueUnregisterQueue>

	#if( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 0 ) )
	{
		/* The queue can only have been allocated dynamically - free it
		again. */
		vPortFree( pxQueue );
 80154fa:	68f8      	ldr	r0, [r7, #12]
 80154fc:	f7ff fa02 	bl	8014904 <vPortFree>
		/* The queue must have been statically allocated, so is not going to be
		deleted.  Avoid compiler warnings about the unused parameter. */
		( void ) pxQueue;
	}
	#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
}
 8015500:	bf00      	nop
 8015502:	3710      	adds	r7, #16
 8015504:	46bd      	mov	sp, r7
 8015506:	bd80      	pop	{r7, pc}

08015508 <prvCopyDataToQueue>:

#endif /* configUSE_TRACE_FACILITY */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8015508:	b580      	push	{r7, lr}
 801550a:	b086      	sub	sp, #24
 801550c:	af00      	add	r7, sp, #0
 801550e:	60f8      	str	r0, [r7, #12]
 8015510:	60b9      	str	r1, [r7, #8]
 8015512:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8015514:	2300      	movs	r3, #0
 8015516:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8015518:	68fb      	ldr	r3, [r7, #12]
 801551a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 801551c:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 801551e:	68fb      	ldr	r3, [r7, #12]
 8015520:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8015522:	2b00      	cmp	r3, #0
 8015524:	d10d      	bne.n	8015542 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8015526:	68fb      	ldr	r3, [r7, #12]
 8015528:	681b      	ldr	r3, [r3, #0]
 801552a:	2b00      	cmp	r3, #0
 801552c:	d14d      	bne.n	80155ca <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( ( void * ) pxQueue->pxMutexHolder );
 801552e:	68fb      	ldr	r3, [r7, #12]
 8015530:	685b      	ldr	r3, [r3, #4]
 8015532:	4618      	mov	r0, r3
 8015534:	f000 ff1a 	bl	801636c <xTaskPriorityDisinherit>
 8015538:	6178      	str	r0, [r7, #20]
				pxQueue->pxMutexHolder = NULL;
 801553a:	68fb      	ldr	r3, [r7, #12]
 801553c:	2200      	movs	r2, #0
 801553e:	605a      	str	r2, [r3, #4]
 8015540:	e043      	b.n	80155ca <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8015542:	687b      	ldr	r3, [r7, #4]
 8015544:	2b00      	cmp	r3, #0
 8015546:	d119      	bne.n	801557c <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0. */
 8015548:	68fb      	ldr	r3, [r7, #12]
 801554a:	6898      	ldr	r0, [r3, #8]
 801554c:	68fb      	ldr	r3, [r7, #12]
 801554e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8015550:	461a      	mov	r2, r3
 8015552:	68b9      	ldr	r1, [r7, #8]
 8015554:	f00f fbd1 	bl	8024cfa <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize;
 8015558:	68fb      	ldr	r3, [r7, #12]
 801555a:	689a      	ldr	r2, [r3, #8]
 801555c:	68fb      	ldr	r3, [r7, #12]
 801555e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8015560:	441a      	add	r2, r3
 8015562:	68fb      	ldr	r3, [r7, #12]
 8015564:	609a      	str	r2, [r3, #8]
		if( pxQueue->pcWriteTo >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8015566:	68fb      	ldr	r3, [r7, #12]
 8015568:	689a      	ldr	r2, [r3, #8]
 801556a:	68fb      	ldr	r3, [r7, #12]
 801556c:	685b      	ldr	r3, [r3, #4]
 801556e:	429a      	cmp	r2, r3
 8015570:	d32b      	bcc.n	80155ca <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8015572:	68fb      	ldr	r3, [r7, #12]
 8015574:	681a      	ldr	r2, [r3, #0]
 8015576:	68fb      	ldr	r3, [r7, #12]
 8015578:	609a      	str	r2, [r3, #8]
 801557a:	e026      	b.n	80155ca <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 801557c:	68fb      	ldr	r3, [r7, #12]
 801557e:	68d8      	ldr	r0, [r3, #12]
 8015580:	68fb      	ldr	r3, [r7, #12]
 8015582:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8015584:	461a      	mov	r2, r3
 8015586:	68b9      	ldr	r1, [r7, #8]
 8015588:	f00f fbb7 	bl	8024cfa <memcpy>
		pxQueue->u.pcReadFrom -= pxQueue->uxItemSize;
 801558c:	68fb      	ldr	r3, [r7, #12]
 801558e:	68da      	ldr	r2, [r3, #12]
 8015590:	68fb      	ldr	r3, [r7, #12]
 8015592:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8015594:	425b      	negs	r3, r3
 8015596:	441a      	add	r2, r3
 8015598:	68fb      	ldr	r3, [r7, #12]
 801559a:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 801559c:	68fb      	ldr	r3, [r7, #12]
 801559e:	68da      	ldr	r2, [r3, #12]
 80155a0:	68fb      	ldr	r3, [r7, #12]
 80155a2:	681b      	ldr	r3, [r3, #0]
 80155a4:	429a      	cmp	r2, r3
 80155a6:	d207      	bcs.n	80155b8 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.pcReadFrom = ( pxQueue->pcTail - pxQueue->uxItemSize );
 80155a8:	68fb      	ldr	r3, [r7, #12]
 80155aa:	685a      	ldr	r2, [r3, #4]
 80155ac:	68fb      	ldr	r3, [r7, #12]
 80155ae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80155b0:	425b      	negs	r3, r3
 80155b2:	441a      	add	r2, r3
 80155b4:	68fb      	ldr	r3, [r7, #12]
 80155b6:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 80155b8:	687b      	ldr	r3, [r7, #4]
 80155ba:	2b02      	cmp	r3, #2
 80155bc:	d105      	bne.n	80155ca <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80155be:	693b      	ldr	r3, [r7, #16]
 80155c0:	2b00      	cmp	r3, #0
 80155c2:	d002      	beq.n	80155ca <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 80155c4:	693b      	ldr	r3, [r7, #16]
 80155c6:	3b01      	subs	r3, #1
 80155c8:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + 1;
 80155ca:	693b      	ldr	r3, [r7, #16]
 80155cc:	1c5a      	adds	r2, r3, #1
 80155ce:	68fb      	ldr	r3, [r7, #12]
 80155d0:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 80155d2:	697b      	ldr	r3, [r7, #20]
}
 80155d4:	4618      	mov	r0, r3
 80155d6:	3718      	adds	r7, #24
 80155d8:	46bd      	mov	sp, r7
 80155da:	bd80      	pop	{r7, pc}

080155dc <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 80155dc:	b580      	push	{r7, lr}
 80155de:	b082      	sub	sp, #8
 80155e0:	af00      	add	r7, sp, #0
 80155e2:	6078      	str	r0, [r7, #4]
 80155e4:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 80155e6:	687b      	ldr	r3, [r7, #4]
 80155e8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80155ea:	2b00      	cmp	r3, #0
 80155ec:	d018      	beq.n	8015620 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.pcReadFrom += pxQueue->uxItemSize;
 80155ee:	687b      	ldr	r3, [r7, #4]
 80155f0:	68da      	ldr	r2, [r3, #12]
 80155f2:	687b      	ldr	r3, [r7, #4]
 80155f4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80155f6:	441a      	add	r2, r3
 80155f8:	687b      	ldr	r3, [r7, #4]
 80155fa:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.pcReadFrom >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 80155fc:	687b      	ldr	r3, [r7, #4]
 80155fe:	68da      	ldr	r2, [r3, #12]
 8015600:	687b      	ldr	r3, [r7, #4]
 8015602:	685b      	ldr	r3, [r3, #4]
 8015604:	429a      	cmp	r2, r3
 8015606:	d303      	bcc.n	8015610 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.pcReadFrom = pxQueue->pcHead;
 8015608:	687b      	ldr	r3, [r7, #4]
 801560a:	681a      	ldr	r2, [r3, #0]
 801560c:	687b      	ldr	r3, [r7, #4]
 801560e:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0. */
 8015610:	687b      	ldr	r3, [r7, #4]
 8015612:	68d9      	ldr	r1, [r3, #12]
 8015614:	687b      	ldr	r3, [r7, #4]
 8015616:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8015618:	461a      	mov	r2, r3
 801561a:	6838      	ldr	r0, [r7, #0]
 801561c:	f00f fb6d 	bl	8024cfa <memcpy>
	}
}
 8015620:	bf00      	nop
 8015622:	3708      	adds	r7, #8
 8015624:	46bd      	mov	sp, r7
 8015626:	bd80      	pop	{r7, pc}

08015628 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8015628:	b580      	push	{r7, lr}
 801562a:	b084      	sub	sp, #16
 801562c:	af00      	add	r7, sp, #0
 801562e:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8015630:	f7fe ff96 	bl	8014560 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8015634:	687b      	ldr	r3, [r7, #4]
 8015636:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 801563a:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 801563c:	e011      	b.n	8015662 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 801563e:	687b      	ldr	r3, [r7, #4]
 8015640:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8015642:	2b00      	cmp	r3, #0
 8015644:	d012      	beq.n	801566c <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8015646:	687b      	ldr	r3, [r7, #4]
 8015648:	3324      	adds	r3, #36	; 0x24
 801564a:	4618      	mov	r0, r3
 801564c:	f000 fc40 	bl	8015ed0 <xTaskRemoveFromEventList>
 8015650:	4603      	mov	r3, r0
 8015652:	2b00      	cmp	r3, #0
 8015654:	d001      	beq.n	801565a <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8015656:	f000 fd1f 	bl	8016098 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 801565a:	7bfb      	ldrb	r3, [r7, #15]
 801565c:	3b01      	subs	r3, #1
 801565e:	b2db      	uxtb	r3, r3
 8015660:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8015662:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8015666:	2b00      	cmp	r3, #0
 8015668:	dce9      	bgt.n	801563e <prvUnlockQueue+0x16>
 801566a:	e000      	b.n	801566e <prvUnlockQueue+0x46>
					break;
 801566c:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 801566e:	687b      	ldr	r3, [r7, #4]
 8015670:	22ff      	movs	r2, #255	; 0xff
 8015672:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 8015676:	f7fe ffa1 	bl	80145bc <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 801567a:	f7fe ff71 	bl	8014560 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 801567e:	687b      	ldr	r3, [r7, #4]
 8015680:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8015684:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8015686:	e011      	b.n	80156ac <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8015688:	687b      	ldr	r3, [r7, #4]
 801568a:	691b      	ldr	r3, [r3, #16]
 801568c:	2b00      	cmp	r3, #0
 801568e:	d012      	beq.n	80156b6 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8015690:	687b      	ldr	r3, [r7, #4]
 8015692:	3310      	adds	r3, #16
 8015694:	4618      	mov	r0, r3
 8015696:	f000 fc1b 	bl	8015ed0 <xTaskRemoveFromEventList>
 801569a:	4603      	mov	r3, r0
 801569c:	2b00      	cmp	r3, #0
 801569e:	d001      	beq.n	80156a4 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 80156a0:	f000 fcfa 	bl	8016098 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 80156a4:	7bbb      	ldrb	r3, [r7, #14]
 80156a6:	3b01      	subs	r3, #1
 80156a8:	b2db      	uxtb	r3, r3
 80156aa:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 80156ac:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80156b0:	2b00      	cmp	r3, #0
 80156b2:	dce9      	bgt.n	8015688 <prvUnlockQueue+0x60>
 80156b4:	e000      	b.n	80156b8 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 80156b6:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 80156b8:	687b      	ldr	r3, [r7, #4]
 80156ba:	22ff      	movs	r2, #255	; 0xff
 80156bc:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 80156c0:	f7fe ff7c 	bl	80145bc <vPortExitCritical>
}
 80156c4:	bf00      	nop
 80156c6:	3710      	adds	r7, #16
 80156c8:	46bd      	mov	sp, r7
 80156ca:	bd80      	pop	{r7, pc}

080156cc <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 80156cc:	b580      	push	{r7, lr}
 80156ce:	b084      	sub	sp, #16
 80156d0:	af00      	add	r7, sp, #0
 80156d2:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 80156d4:	f7fe ff44 	bl	8014560 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 80156d8:	687b      	ldr	r3, [r7, #4]
 80156da:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80156dc:	2b00      	cmp	r3, #0
 80156de:	d102      	bne.n	80156e6 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 80156e0:	2301      	movs	r3, #1
 80156e2:	60fb      	str	r3, [r7, #12]
 80156e4:	e001      	b.n	80156ea <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 80156e6:	2300      	movs	r3, #0
 80156e8:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 80156ea:	f7fe ff67 	bl	80145bc <vPortExitCritical>

	return xReturn;
 80156ee:	68fb      	ldr	r3, [r7, #12]
}
 80156f0:	4618      	mov	r0, r3
 80156f2:	3710      	adds	r7, #16
 80156f4:	46bd      	mov	sp, r7
 80156f6:	bd80      	pop	{r7, pc}

080156f8 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 80156f8:	b580      	push	{r7, lr}
 80156fa:	b084      	sub	sp, #16
 80156fc:	af00      	add	r7, sp, #0
 80156fe:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8015700:	f7fe ff2e 	bl	8014560 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8015704:	687b      	ldr	r3, [r7, #4]
 8015706:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8015708:	687b      	ldr	r3, [r7, #4]
 801570a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 801570c:	429a      	cmp	r2, r3
 801570e:	d102      	bne.n	8015716 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8015710:	2301      	movs	r3, #1
 8015712:	60fb      	str	r3, [r7, #12]
 8015714:	e001      	b.n	801571a <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8015716:	2300      	movs	r3, #0
 8015718:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 801571a:	f7fe ff4f 	bl	80145bc <vPortExitCritical>

	return xReturn;
 801571e:	68fb      	ldr	r3, [r7, #12]
}
 8015720:	4618      	mov	r0, r3
 8015722:	3710      	adds	r7, #16
 8015724:	46bd      	mov	sp, r7
 8015726:	bd80      	pop	{r7, pc}

08015728 <vQueueUnregisterQueue>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueUnregisterQueue( QueueHandle_t xQueue )
	{
 8015728:	b480      	push	{r7}
 801572a:	b085      	sub	sp, #20
 801572c:	af00      	add	r7, sp, #0
 801572e:	6078      	str	r0, [r7, #4]
	UBaseType_t ux;

		/* See if the handle of the queue being unregistered in actually in the
		registry. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8015730:	2300      	movs	r3, #0
 8015732:	60fb      	str	r3, [r7, #12]
 8015734:	e016      	b.n	8015764 <vQueueUnregisterQueue+0x3c>
		{
			if( xQueueRegistry[ ux ].xHandle == xQueue )
 8015736:	4a10      	ldr	r2, [pc, #64]	; (8015778 <vQueueUnregisterQueue+0x50>)
 8015738:	68fb      	ldr	r3, [r7, #12]
 801573a:	00db      	lsls	r3, r3, #3
 801573c:	4413      	add	r3, r2
 801573e:	685a      	ldr	r2, [r3, #4]
 8015740:	687b      	ldr	r3, [r7, #4]
 8015742:	429a      	cmp	r2, r3
 8015744:	d10b      	bne.n	801575e <vQueueUnregisterQueue+0x36>
			{
				/* Set the name to NULL to show that this slot if free again. */
				xQueueRegistry[ ux ].pcQueueName = NULL;
 8015746:	4a0c      	ldr	r2, [pc, #48]	; (8015778 <vQueueUnregisterQueue+0x50>)
 8015748:	68fb      	ldr	r3, [r7, #12]
 801574a:	2100      	movs	r1, #0
 801574c:	f842 1033 	str.w	r1, [r2, r3, lsl #3]

				/* Set the handle to NULL to ensure the same queue handle cannot
				appear in the registry twice if it is added, removed, then
				added again. */
				xQueueRegistry[ ux ].xHandle = ( QueueHandle_t ) 0;
 8015750:	4a09      	ldr	r2, [pc, #36]	; (8015778 <vQueueUnregisterQueue+0x50>)
 8015752:	68fb      	ldr	r3, [r7, #12]
 8015754:	00db      	lsls	r3, r3, #3
 8015756:	4413      	add	r3, r2
 8015758:	2200      	movs	r2, #0
 801575a:	605a      	str	r2, [r3, #4]
				break;
 801575c:	e005      	b.n	801576a <vQueueUnregisterQueue+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 801575e:	68fb      	ldr	r3, [r7, #12]
 8015760:	3301      	adds	r3, #1
 8015762:	60fb      	str	r3, [r7, #12]
 8015764:	68fb      	ldr	r3, [r7, #12]
 8015766:	2b07      	cmp	r3, #7
 8015768:	d9e5      	bls.n	8015736 <vQueueUnregisterQueue+0xe>
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

	} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
 801576a:	bf00      	nop
 801576c:	3714      	adds	r7, #20
 801576e:	46bd      	mov	sp, r7
 8015770:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015774:	4770      	bx	lr
 8015776:	bf00      	nop
 8015778:	20004430 	.word	0x20004430

0801577c <xTaskCreate>:
							const char * const pcName,
							const uint16_t usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 801577c:	b580      	push	{r7, lr}
 801577e:	b08c      	sub	sp, #48	; 0x30
 8015780:	af04      	add	r7, sp, #16
 8015782:	60f8      	str	r0, [r7, #12]
 8015784:	60b9      	str	r1, [r7, #8]
 8015786:	603b      	str	r3, [r7, #0]
 8015788:	4613      	mov	r3, r2
 801578a:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = ( StackType_t * ) pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 801578c:	88fb      	ldrh	r3, [r7, #6]
 801578e:	009b      	lsls	r3, r3, #2
 8015790:	4618      	mov	r0, r3
 8015792:	f7fe fff5 	bl	8014780 <pvPortMalloc>
 8015796:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8015798:	697b      	ldr	r3, [r7, #20]
 801579a:	2b00      	cmp	r3, #0
 801579c:	d00e      	beq.n	80157bc <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e961 MISRA exception as the casts are only redundant for some paths. */
 801579e:	2054      	movs	r0, #84	; 0x54
 80157a0:	f7fe ffee 	bl	8014780 <pvPortMalloc>
 80157a4:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 80157a6:	69fb      	ldr	r3, [r7, #28]
 80157a8:	2b00      	cmp	r3, #0
 80157aa:	d003      	beq.n	80157b4 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 80157ac:	69fb      	ldr	r3, [r7, #28]
 80157ae:	697a      	ldr	r2, [r7, #20]
 80157b0:	631a      	str	r2, [r3, #48]	; 0x30
 80157b2:	e005      	b.n	80157c0 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 80157b4:	6978      	ldr	r0, [r7, #20]
 80157b6:	f7ff f8a5 	bl	8014904 <vPortFree>
 80157ba:	e001      	b.n	80157c0 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 80157bc:	2300      	movs	r3, #0
 80157be:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 80157c0:	69fb      	ldr	r3, [r7, #28]
 80157c2:	2b00      	cmp	r3, #0
 80157c4:	d013      	beq.n	80157ee <xTaskCreate+0x72>
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 80157c6:	88fa      	ldrh	r2, [r7, #6]
 80157c8:	2300      	movs	r3, #0
 80157ca:	9303      	str	r3, [sp, #12]
 80157cc:	69fb      	ldr	r3, [r7, #28]
 80157ce:	9302      	str	r3, [sp, #8]
 80157d0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80157d2:	9301      	str	r3, [sp, #4]
 80157d4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80157d6:	9300      	str	r3, [sp, #0]
 80157d8:	683b      	ldr	r3, [r7, #0]
 80157da:	68b9      	ldr	r1, [r7, #8]
 80157dc:	68f8      	ldr	r0, [r7, #12]
 80157de:	f000 f80e 	bl	80157fe <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80157e2:	69f8      	ldr	r0, [r7, #28]
 80157e4:	f000 f88a 	bl	80158fc <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 80157e8:	2301      	movs	r3, #1
 80157ea:	61bb      	str	r3, [r7, #24]
 80157ec:	e002      	b.n	80157f4 <xTaskCreate+0x78>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 80157ee:	f04f 33ff 	mov.w	r3, #4294967295
 80157f2:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 80157f4:	69bb      	ldr	r3, [r7, #24]
	}
 80157f6:	4618      	mov	r0, r3
 80157f8:	3720      	adds	r7, #32
 80157fa:	46bd      	mov	sp, r7
 80157fc:	bd80      	pop	{r7, pc}

080157fe <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
{
 80157fe:	b580      	push	{r7, lr}
 8015800:	b088      	sub	sp, #32
 8015802:	af00      	add	r7, sp, #0
 8015804:	60f8      	str	r0, [r7, #12]
 8015806:	60b9      	str	r1, [r7, #8]
 8015808:	607a      	str	r2, [r7, #4]
 801580a:	603b      	str	r3, [r7, #0]
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
 801580c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801580e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8015810:	687b      	ldr	r3, [r7, #4]
 8015812:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8015816:	3b01      	subs	r3, #1
 8015818:	009b      	lsls	r3, r3, #2
 801581a:	4413      	add	r3, r2
 801581c:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type. */
 801581e:	69bb      	ldr	r3, [r7, #24]
 8015820:	f023 0307 	bic.w	r3, r3, #7
 8015824:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8015826:	69bb      	ldr	r3, [r7, #24]
 8015828:	f003 0307 	and.w	r3, r3, #7
 801582c:	2b00      	cmp	r3, #0
 801582e:	d009      	beq.n	8015844 <prvInitialiseNewTask+0x46>
 8015830:	f04f 0350 	mov.w	r3, #80	; 0x50
 8015834:	f383 8811 	msr	BASEPRI, r3
 8015838:	f3bf 8f6f 	isb	sy
 801583c:	f3bf 8f4f 	dsb	sy
 8015840:	617b      	str	r3, [r7, #20]
 8015842:	e7fe      	b.n	8015842 <prvInitialiseNewTask+0x44>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8015844:	2300      	movs	r3, #0
 8015846:	61fb      	str	r3, [r7, #28]
 8015848:	e012      	b.n	8015870 <prvInitialiseNewTask+0x72>
	{
		pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 801584a:	68ba      	ldr	r2, [r7, #8]
 801584c:	69fb      	ldr	r3, [r7, #28]
 801584e:	4413      	add	r3, r2
 8015850:	7819      	ldrb	r1, [r3, #0]
 8015852:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8015854:	69fb      	ldr	r3, [r7, #28]
 8015856:	4413      	add	r3, r2
 8015858:	3334      	adds	r3, #52	; 0x34
 801585a:	460a      	mov	r2, r1
 801585c:	701a      	strb	r2, [r3, #0]

		/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
		configMAX_TASK_NAME_LEN characters just in case the memory after the
		string is not accessible (extremely unlikely). */
		if( pcName[ x ] == 0x00 )
 801585e:	68ba      	ldr	r2, [r7, #8]
 8015860:	69fb      	ldr	r3, [r7, #28]
 8015862:	4413      	add	r3, r2
 8015864:	781b      	ldrb	r3, [r3, #0]
 8015866:	2b00      	cmp	r3, #0
 8015868:	d006      	beq.n	8015878 <prvInitialiseNewTask+0x7a>
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 801586a:	69fb      	ldr	r3, [r7, #28]
 801586c:	3301      	adds	r3, #1
 801586e:	61fb      	str	r3, [r7, #28]
 8015870:	69fb      	ldr	r3, [r7, #28]
 8015872:	2b0f      	cmp	r3, #15
 8015874:	d9e9      	bls.n	801584a <prvInitialiseNewTask+0x4c>
 8015876:	e000      	b.n	801587a <prvInitialiseNewTask+0x7c>
		{
			break;
 8015878:	bf00      	nop
		}
	}

	/* Ensure the name string is terminated in the case that the string length
	was greater or equal to configMAX_TASK_NAME_LEN. */
	pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 801587a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801587c:	2200      	movs	r2, #0
 801587e:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8015882:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8015884:	2b06      	cmp	r3, #6
 8015886:	d901      	bls.n	801588c <prvInitialiseNewTask+0x8e>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8015888:	2306      	movs	r3, #6
 801588a:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 801588c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801588e:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8015890:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8015892:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8015894:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8015896:	645a      	str	r2, [r3, #68]	; 0x44
		pxNewTCB->uxMutexesHeld = 0;
 8015898:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801589a:	2200      	movs	r2, #0
 801589c:	649a      	str	r2, [r3, #72]	; 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 801589e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80158a0:	3304      	adds	r3, #4
 80158a2:	4618      	mov	r0, r3
 80158a4:	f7fe fcc3 	bl	801422e <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 80158a8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80158aa:	3318      	adds	r3, #24
 80158ac:	4618      	mov	r0, r3
 80158ae:	f7fe fcbe 	bl	801422e <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 80158b2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80158b4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80158b6:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80158b8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80158ba:	f1c3 0207 	rsb	r2, r3, #7
 80158be:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80158c0:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 80158c2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80158c4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80158c6:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 80158c8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80158ca:	2200      	movs	r2, #0
 80158cc:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 80158ce:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80158d0:	2200      	movs	r2, #0
 80158d2:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
	{
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters, xRunPrivileged );
	}
	#else /* portUSING_MPU_WRAPPERS */
	{
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 80158d6:	683a      	ldr	r2, [r7, #0]
 80158d8:	68f9      	ldr	r1, [r7, #12]
 80158da:	69b8      	ldr	r0, [r7, #24]
 80158dc:	f7fe fd3c 	bl	8014358 <pxPortInitialiseStack>
 80158e0:	4602      	mov	r2, r0
 80158e2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80158e4:	601a      	str	r2, [r3, #0]
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( ( void * ) pxCreatedTask != NULL )
 80158e6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80158e8:	2b00      	cmp	r3, #0
 80158ea:	d002      	beq.n	80158f2 <prvInitialiseNewTask+0xf4>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 80158ec:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80158ee:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80158f0:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80158f2:	bf00      	nop
 80158f4:	3720      	adds	r7, #32
 80158f6:	46bd      	mov	sp, r7
 80158f8:	bd80      	pop	{r7, pc}
	...

080158fc <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 80158fc:	b580      	push	{r7, lr}
 80158fe:	b082      	sub	sp, #8
 8015900:	af00      	add	r7, sp, #0
 8015902:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8015904:	f7fe fe2c 	bl	8014560 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8015908:	4b2a      	ldr	r3, [pc, #168]	; (80159b4 <prvAddNewTaskToReadyList+0xb8>)
 801590a:	681b      	ldr	r3, [r3, #0]
 801590c:	3301      	adds	r3, #1
 801590e:	4a29      	ldr	r2, [pc, #164]	; (80159b4 <prvAddNewTaskToReadyList+0xb8>)
 8015910:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8015912:	4b29      	ldr	r3, [pc, #164]	; (80159b8 <prvAddNewTaskToReadyList+0xbc>)
 8015914:	681b      	ldr	r3, [r3, #0]
 8015916:	2b00      	cmp	r3, #0
 8015918:	d109      	bne.n	801592e <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 801591a:	4a27      	ldr	r2, [pc, #156]	; (80159b8 <prvAddNewTaskToReadyList+0xbc>)
 801591c:	687b      	ldr	r3, [r7, #4]
 801591e:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8015920:	4b24      	ldr	r3, [pc, #144]	; (80159b4 <prvAddNewTaskToReadyList+0xb8>)
 8015922:	681b      	ldr	r3, [r3, #0]
 8015924:	2b01      	cmp	r3, #1
 8015926:	d110      	bne.n	801594a <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8015928:	f000 fbda 	bl	80160e0 <prvInitialiseTaskLists>
 801592c:	e00d      	b.n	801594a <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 801592e:	4b23      	ldr	r3, [pc, #140]	; (80159bc <prvAddNewTaskToReadyList+0xc0>)
 8015930:	681b      	ldr	r3, [r3, #0]
 8015932:	2b00      	cmp	r3, #0
 8015934:	d109      	bne.n	801594a <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8015936:	4b20      	ldr	r3, [pc, #128]	; (80159b8 <prvAddNewTaskToReadyList+0xbc>)
 8015938:	681b      	ldr	r3, [r3, #0]
 801593a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 801593c:	687b      	ldr	r3, [r7, #4]
 801593e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8015940:	429a      	cmp	r2, r3
 8015942:	d802      	bhi.n	801594a <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8015944:	4a1c      	ldr	r2, [pc, #112]	; (80159b8 <prvAddNewTaskToReadyList+0xbc>)
 8015946:	687b      	ldr	r3, [r7, #4]
 8015948:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 801594a:	4b1d      	ldr	r3, [pc, #116]	; (80159c0 <prvAddNewTaskToReadyList+0xc4>)
 801594c:	681b      	ldr	r3, [r3, #0]
 801594e:	3301      	adds	r3, #1
 8015950:	4a1b      	ldr	r2, [pc, #108]	; (80159c0 <prvAddNewTaskToReadyList+0xc4>)
 8015952:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8015954:	687b      	ldr	r3, [r7, #4]
 8015956:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8015958:	2201      	movs	r2, #1
 801595a:	409a      	lsls	r2, r3
 801595c:	4b19      	ldr	r3, [pc, #100]	; (80159c4 <prvAddNewTaskToReadyList+0xc8>)
 801595e:	681b      	ldr	r3, [r3, #0]
 8015960:	4313      	orrs	r3, r2
 8015962:	4a18      	ldr	r2, [pc, #96]	; (80159c4 <prvAddNewTaskToReadyList+0xc8>)
 8015964:	6013      	str	r3, [r2, #0]
 8015966:	687b      	ldr	r3, [r7, #4]
 8015968:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 801596a:	4613      	mov	r3, r2
 801596c:	009b      	lsls	r3, r3, #2
 801596e:	4413      	add	r3, r2
 8015970:	009b      	lsls	r3, r3, #2
 8015972:	4a15      	ldr	r2, [pc, #84]	; (80159c8 <prvAddNewTaskToReadyList+0xcc>)
 8015974:	441a      	add	r2, r3
 8015976:	687b      	ldr	r3, [r7, #4]
 8015978:	3304      	adds	r3, #4
 801597a:	4619      	mov	r1, r3
 801597c:	4610      	mov	r0, r2
 801597e:	f7fe fc63 	bl	8014248 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8015982:	f7fe fe1b 	bl	80145bc <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8015986:	4b0d      	ldr	r3, [pc, #52]	; (80159bc <prvAddNewTaskToReadyList+0xc0>)
 8015988:	681b      	ldr	r3, [r3, #0]
 801598a:	2b00      	cmp	r3, #0
 801598c:	d00e      	beq.n	80159ac <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 801598e:	4b0a      	ldr	r3, [pc, #40]	; (80159b8 <prvAddNewTaskToReadyList+0xbc>)
 8015990:	681b      	ldr	r3, [r3, #0]
 8015992:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8015994:	687b      	ldr	r3, [r7, #4]
 8015996:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8015998:	429a      	cmp	r2, r3
 801599a:	d207      	bcs.n	80159ac <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 801599c:	4b0b      	ldr	r3, [pc, #44]	; (80159cc <prvAddNewTaskToReadyList+0xd0>)
 801599e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80159a2:	601a      	str	r2, [r3, #0]
 80159a4:	f3bf 8f4f 	dsb	sy
 80159a8:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80159ac:	bf00      	nop
 80159ae:	3708      	adds	r7, #8
 80159b0:	46bd      	mov	sp, r7
 80159b2:	bd80      	pop	{r7, pc}
 80159b4:	20003f38 	.word	0x20003f38
 80159b8:	20003e38 	.word	0x20003e38
 80159bc:	20003f44 	.word	0x20003f44
 80159c0:	20003f54 	.word	0x20003f54
 80159c4:	20003f40 	.word	0x20003f40
 80159c8:	20003e3c 	.word	0x20003e3c
 80159cc:	e000ed04 	.word	0xe000ed04

080159d0 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 80159d0:	b580      	push	{r7, lr}
 80159d2:	b084      	sub	sp, #16
 80159d4:	af00      	add	r7, sp, #0
 80159d6:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 80159d8:	2300      	movs	r3, #0
 80159da:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 80159dc:	687b      	ldr	r3, [r7, #4]
 80159de:	2b00      	cmp	r3, #0
 80159e0:	d016      	beq.n	8015a10 <vTaskDelay+0x40>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 80159e2:	4b13      	ldr	r3, [pc, #76]	; (8015a30 <vTaskDelay+0x60>)
 80159e4:	681b      	ldr	r3, [r3, #0]
 80159e6:	2b00      	cmp	r3, #0
 80159e8:	d009      	beq.n	80159fe <vTaskDelay+0x2e>
 80159ea:	f04f 0350 	mov.w	r3, #80	; 0x50
 80159ee:	f383 8811 	msr	BASEPRI, r3
 80159f2:	f3bf 8f6f 	isb	sy
 80159f6:	f3bf 8f4f 	dsb	sy
 80159fa:	60bb      	str	r3, [r7, #8]
 80159fc:	e7fe      	b.n	80159fc <vTaskDelay+0x2c>
			vTaskSuspendAll();
 80159fe:	f000 f861 	bl	8015ac4 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8015a02:	2100      	movs	r1, #0
 8015a04:	6878      	ldr	r0, [r7, #4]
 8015a06:	f000 fd49 	bl	801649c <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8015a0a:	f000 f869 	bl	8015ae0 <xTaskResumeAll>
 8015a0e:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8015a10:	68fb      	ldr	r3, [r7, #12]
 8015a12:	2b00      	cmp	r3, #0
 8015a14:	d107      	bne.n	8015a26 <vTaskDelay+0x56>
		{
			portYIELD_WITHIN_API();
 8015a16:	4b07      	ldr	r3, [pc, #28]	; (8015a34 <vTaskDelay+0x64>)
 8015a18:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8015a1c:	601a      	str	r2, [r3, #0]
 8015a1e:	f3bf 8f4f 	dsb	sy
 8015a22:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8015a26:	bf00      	nop
 8015a28:	3710      	adds	r7, #16
 8015a2a:	46bd      	mov	sp, r7
 8015a2c:	bd80      	pop	{r7, pc}
 8015a2e:	bf00      	nop
 8015a30:	20003f60 	.word	0x20003f60
 8015a34:	e000ed04 	.word	0xe000ed04

08015a38 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8015a38:	b580      	push	{r7, lr}
 8015a3a:	b086      	sub	sp, #24
 8015a3c:	af02      	add	r7, sp, #8
		}
	}
	#else
	{
		/* The Idle task is being created using dynamically allocated RAM. */
		xReturn = xTaskCreate(	prvIdleTask,
 8015a3e:	4b1b      	ldr	r3, [pc, #108]	; (8015aac <vTaskStartScheduler+0x74>)
 8015a40:	9301      	str	r3, [sp, #4]
 8015a42:	2300      	movs	r3, #0
 8015a44:	9300      	str	r3, [sp, #0]
 8015a46:	2300      	movs	r3, #0
 8015a48:	f44f 7280 	mov.w	r2, #256	; 0x100
 8015a4c:	4918      	ldr	r1, [pc, #96]	; (8015ab0 <vTaskStartScheduler+0x78>)
 8015a4e:	4819      	ldr	r0, [pc, #100]	; (8015ab4 <vTaskStartScheduler+0x7c>)
 8015a50:	f7ff fe94 	bl	801577c <xTaskCreate>
 8015a54:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8015a56:	68fb      	ldr	r3, [r7, #12]
 8015a58:	2b01      	cmp	r3, #1
 8015a5a:	d115      	bne.n	8015a88 <vTaskStartScheduler+0x50>
 8015a5c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8015a60:	f383 8811 	msr	BASEPRI, r3
 8015a64:	f3bf 8f6f 	isb	sy
 8015a68:	f3bf 8f4f 	dsb	sy
 8015a6c:	60bb      	str	r3, [r7, #8]
			structure specific to the task that will run first. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8015a6e:	4b12      	ldr	r3, [pc, #72]	; (8015ab8 <vTaskStartScheduler+0x80>)
 8015a70:	f04f 32ff 	mov.w	r2, #4294967295
 8015a74:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8015a76:	4b11      	ldr	r3, [pc, #68]	; (8015abc <vTaskStartScheduler+0x84>)
 8015a78:	2201      	movs	r2, #1
 8015a7a:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) 0U;
 8015a7c:	4b10      	ldr	r3, [pc, #64]	; (8015ac0 <vTaskStartScheduler+0x88>)
 8015a7e:	2200      	movs	r2, #0
 8015a80:	601a      	str	r2, [r3, #0]
		the run time counter time base. */
		portCONFIGURE_TIMER_FOR_RUN_TIME_STATS();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8015a82:	f7fe fce1 	bl	8014448 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8015a86:	e00d      	b.n	8015aa4 <vTaskStartScheduler+0x6c>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8015a88:	68fb      	ldr	r3, [r7, #12]
 8015a8a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8015a8e:	d109      	bne.n	8015aa4 <vTaskStartScheduler+0x6c>
 8015a90:	f04f 0350 	mov.w	r3, #80	; 0x50
 8015a94:	f383 8811 	msr	BASEPRI, r3
 8015a98:	f3bf 8f6f 	isb	sy
 8015a9c:	f3bf 8f4f 	dsb	sy
 8015aa0:	607b      	str	r3, [r7, #4]
 8015aa2:	e7fe      	b.n	8015aa2 <vTaskStartScheduler+0x6a>
}
 8015aa4:	bf00      	nop
 8015aa6:	3710      	adds	r7, #16
 8015aa8:	46bd      	mov	sp, r7
 8015aaa:	bd80      	pop	{r7, pc}
 8015aac:	20003f5c 	.word	0x20003f5c
 8015ab0:	08024ecc 	.word	0x08024ecc
 8015ab4:	080160b1 	.word	0x080160b1
 8015ab8:	20003f58 	.word	0x20003f58
 8015abc:	20003f44 	.word	0x20003f44
 8015ac0:	20003f3c 	.word	0x20003f3c

08015ac4 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8015ac4:	b480      	push	{r7}
 8015ac6:	af00      	add	r7, sp, #0
	/* A critical section is not required as the variable is of type
	BaseType_t.  Please read Richard Barry's reply in the following link to a
	post in the FreeRTOS support forum before reporting this as a bug! -
	http://goo.gl/wu4acr */
	++uxSchedulerSuspended;
 8015ac8:	4b04      	ldr	r3, [pc, #16]	; (8015adc <vTaskSuspendAll+0x18>)
 8015aca:	681b      	ldr	r3, [r3, #0]
 8015acc:	3301      	adds	r3, #1
 8015ace:	4a03      	ldr	r2, [pc, #12]	; (8015adc <vTaskSuspendAll+0x18>)
 8015ad0:	6013      	str	r3, [r2, #0]
}
 8015ad2:	bf00      	nop
 8015ad4:	46bd      	mov	sp, r7
 8015ad6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015ada:	4770      	bx	lr
 8015adc:	20003f60 	.word	0x20003f60

08015ae0 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8015ae0:	b580      	push	{r7, lr}
 8015ae2:	b084      	sub	sp, #16
 8015ae4:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8015ae6:	2300      	movs	r3, #0
 8015ae8:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8015aea:	2300      	movs	r3, #0
 8015aec:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8015aee:	4b41      	ldr	r3, [pc, #260]	; (8015bf4 <xTaskResumeAll+0x114>)
 8015af0:	681b      	ldr	r3, [r3, #0]
 8015af2:	2b00      	cmp	r3, #0
 8015af4:	d109      	bne.n	8015b0a <xTaskResumeAll+0x2a>
 8015af6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8015afa:	f383 8811 	msr	BASEPRI, r3
 8015afe:	f3bf 8f6f 	isb	sy
 8015b02:	f3bf 8f4f 	dsb	sy
 8015b06:	603b      	str	r3, [r7, #0]
 8015b08:	e7fe      	b.n	8015b08 <xTaskResumeAll+0x28>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8015b0a:	f7fe fd29 	bl	8014560 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8015b0e:	4b39      	ldr	r3, [pc, #228]	; (8015bf4 <xTaskResumeAll+0x114>)
 8015b10:	681b      	ldr	r3, [r3, #0]
 8015b12:	3b01      	subs	r3, #1
 8015b14:	4a37      	ldr	r2, [pc, #220]	; (8015bf4 <xTaskResumeAll+0x114>)
 8015b16:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8015b18:	4b36      	ldr	r3, [pc, #216]	; (8015bf4 <xTaskResumeAll+0x114>)
 8015b1a:	681b      	ldr	r3, [r3, #0]
 8015b1c:	2b00      	cmp	r3, #0
 8015b1e:	d161      	bne.n	8015be4 <xTaskResumeAll+0x104>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8015b20:	4b35      	ldr	r3, [pc, #212]	; (8015bf8 <xTaskResumeAll+0x118>)
 8015b22:	681b      	ldr	r3, [r3, #0]
 8015b24:	2b00      	cmp	r3, #0
 8015b26:	d05d      	beq.n	8015be4 <xTaskResumeAll+0x104>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8015b28:	e02e      	b.n	8015b88 <xTaskResumeAll+0xa8>
				{
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) );
 8015b2a:	4b34      	ldr	r3, [pc, #208]	; (8015bfc <xTaskResumeAll+0x11c>)
 8015b2c:	68db      	ldr	r3, [r3, #12]
 8015b2e:	68db      	ldr	r3, [r3, #12]
 8015b30:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8015b32:	68fb      	ldr	r3, [r7, #12]
 8015b34:	3318      	adds	r3, #24
 8015b36:	4618      	mov	r0, r3
 8015b38:	f7fe fbe3 	bl	8014302 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8015b3c:	68fb      	ldr	r3, [r7, #12]
 8015b3e:	3304      	adds	r3, #4
 8015b40:	4618      	mov	r0, r3
 8015b42:	f7fe fbde 	bl	8014302 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8015b46:	68fb      	ldr	r3, [r7, #12]
 8015b48:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8015b4a:	2201      	movs	r2, #1
 8015b4c:	409a      	lsls	r2, r3
 8015b4e:	4b2c      	ldr	r3, [pc, #176]	; (8015c00 <xTaskResumeAll+0x120>)
 8015b50:	681b      	ldr	r3, [r3, #0]
 8015b52:	4313      	orrs	r3, r2
 8015b54:	4a2a      	ldr	r2, [pc, #168]	; (8015c00 <xTaskResumeAll+0x120>)
 8015b56:	6013      	str	r3, [r2, #0]
 8015b58:	68fb      	ldr	r3, [r7, #12]
 8015b5a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8015b5c:	4613      	mov	r3, r2
 8015b5e:	009b      	lsls	r3, r3, #2
 8015b60:	4413      	add	r3, r2
 8015b62:	009b      	lsls	r3, r3, #2
 8015b64:	4a27      	ldr	r2, [pc, #156]	; (8015c04 <xTaskResumeAll+0x124>)
 8015b66:	441a      	add	r2, r3
 8015b68:	68fb      	ldr	r3, [r7, #12]
 8015b6a:	3304      	adds	r3, #4
 8015b6c:	4619      	mov	r1, r3
 8015b6e:	4610      	mov	r0, r2
 8015b70:	f7fe fb6a 	bl	8014248 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8015b74:	68fb      	ldr	r3, [r7, #12]
 8015b76:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8015b78:	4b23      	ldr	r3, [pc, #140]	; (8015c08 <xTaskResumeAll+0x128>)
 8015b7a:	681b      	ldr	r3, [r3, #0]
 8015b7c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8015b7e:	429a      	cmp	r2, r3
 8015b80:	d302      	bcc.n	8015b88 <xTaskResumeAll+0xa8>
					{
						xYieldPending = pdTRUE;
 8015b82:	4b22      	ldr	r3, [pc, #136]	; (8015c0c <xTaskResumeAll+0x12c>)
 8015b84:	2201      	movs	r2, #1
 8015b86:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8015b88:	4b1c      	ldr	r3, [pc, #112]	; (8015bfc <xTaskResumeAll+0x11c>)
 8015b8a:	681b      	ldr	r3, [r3, #0]
 8015b8c:	2b00      	cmp	r3, #0
 8015b8e:	d1cc      	bne.n	8015b2a <xTaskResumeAll+0x4a>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8015b90:	68fb      	ldr	r3, [r7, #12]
 8015b92:	2b00      	cmp	r3, #0
 8015b94:	d001      	beq.n	8015b9a <xTaskResumeAll+0xba>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8015b96:	f000 fb2f 	bl	80161f8 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
 8015b9a:	4b1d      	ldr	r3, [pc, #116]	; (8015c10 <xTaskResumeAll+0x130>)
 8015b9c:	681b      	ldr	r3, [r3, #0]
 8015b9e:	607b      	str	r3, [r7, #4]

					if( uxPendedCounts > ( UBaseType_t ) 0U )
 8015ba0:	687b      	ldr	r3, [r7, #4]
 8015ba2:	2b00      	cmp	r3, #0
 8015ba4:	d010      	beq.n	8015bc8 <xTaskResumeAll+0xe8>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8015ba6:	f000 f859 	bl	8015c5c <xTaskIncrementTick>
 8015baa:	4603      	mov	r3, r0
 8015bac:	2b00      	cmp	r3, #0
 8015bae:	d002      	beq.n	8015bb6 <xTaskResumeAll+0xd6>
							{
								xYieldPending = pdTRUE;
 8015bb0:	4b16      	ldr	r3, [pc, #88]	; (8015c0c <xTaskResumeAll+0x12c>)
 8015bb2:	2201      	movs	r2, #1
 8015bb4:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--uxPendedCounts;
 8015bb6:	687b      	ldr	r3, [r7, #4]
 8015bb8:	3b01      	subs	r3, #1
 8015bba:	607b      	str	r3, [r7, #4]
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
 8015bbc:	687b      	ldr	r3, [r7, #4]
 8015bbe:	2b00      	cmp	r3, #0
 8015bc0:	d1f1      	bne.n	8015ba6 <xTaskResumeAll+0xc6>

						uxPendedTicks = 0;
 8015bc2:	4b13      	ldr	r3, [pc, #76]	; (8015c10 <xTaskResumeAll+0x130>)
 8015bc4:	2200      	movs	r2, #0
 8015bc6:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8015bc8:	4b10      	ldr	r3, [pc, #64]	; (8015c0c <xTaskResumeAll+0x12c>)
 8015bca:	681b      	ldr	r3, [r3, #0]
 8015bcc:	2b00      	cmp	r3, #0
 8015bce:	d009      	beq.n	8015be4 <xTaskResumeAll+0x104>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8015bd0:	2301      	movs	r3, #1
 8015bd2:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8015bd4:	4b0f      	ldr	r3, [pc, #60]	; (8015c14 <xTaskResumeAll+0x134>)
 8015bd6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8015bda:	601a      	str	r2, [r3, #0]
 8015bdc:	f3bf 8f4f 	dsb	sy
 8015be0:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8015be4:	f7fe fcea 	bl	80145bc <vPortExitCritical>

	return xAlreadyYielded;
 8015be8:	68bb      	ldr	r3, [r7, #8]
}
 8015bea:	4618      	mov	r0, r3
 8015bec:	3710      	adds	r7, #16
 8015bee:	46bd      	mov	sp, r7
 8015bf0:	bd80      	pop	{r7, pc}
 8015bf2:	bf00      	nop
 8015bf4:	20003f60 	.word	0x20003f60
 8015bf8:	20003f38 	.word	0x20003f38
 8015bfc:	20003ef8 	.word	0x20003ef8
 8015c00:	20003f40 	.word	0x20003f40
 8015c04:	20003e3c 	.word	0x20003e3c
 8015c08:	20003e38 	.word	0x20003e38
 8015c0c:	20003f4c 	.word	0x20003f4c
 8015c10:	20003f48 	.word	0x20003f48
 8015c14:	e000ed04 	.word	0xe000ed04

08015c18 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8015c18:	b480      	push	{r7}
 8015c1a:	b083      	sub	sp, #12
 8015c1c:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 8015c1e:	4b05      	ldr	r3, [pc, #20]	; (8015c34 <xTaskGetTickCount+0x1c>)
 8015c20:	681b      	ldr	r3, [r3, #0]
 8015c22:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8015c24:	687b      	ldr	r3, [r7, #4]
}
 8015c26:	4618      	mov	r0, r3
 8015c28:	370c      	adds	r7, #12
 8015c2a:	46bd      	mov	sp, r7
 8015c2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015c30:	4770      	bx	lr
 8015c32:	bf00      	nop
 8015c34:	20003f3c 	.word	0x20003f3c

08015c38 <xTaskGetTickCountFromISR>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCountFromISR( void )
{
 8015c38:	b580      	push	{r7, lr}
 8015c3a:	b082      	sub	sp, #8
 8015c3c:	af00      	add	r7, sp, #0
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8015c3e:	f7fe fd61 	bl	8014704 <vPortValidateInterruptPriority>

	uxSavedInterruptStatus = portTICK_TYPE_SET_INTERRUPT_MASK_FROM_ISR();
 8015c42:	2300      	movs	r3, #0
 8015c44:	607b      	str	r3, [r7, #4]
	{
		xReturn = xTickCount;
 8015c46:	4b04      	ldr	r3, [pc, #16]	; (8015c58 <xTaskGetTickCountFromISR+0x20>)
 8015c48:	681b      	ldr	r3, [r3, #0]
 8015c4a:	603b      	str	r3, [r7, #0]
	}
	portTICK_TYPE_CLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8015c4c:	683b      	ldr	r3, [r7, #0]
}
 8015c4e:	4618      	mov	r0, r3
 8015c50:	3708      	adds	r7, #8
 8015c52:	46bd      	mov	sp, r7
 8015c54:	bd80      	pop	{r7, pc}
 8015c56:	bf00      	nop
 8015c58:	20003f3c 	.word	0x20003f3c

08015c5c <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8015c5c:	b580      	push	{r7, lr}
 8015c5e:	b086      	sub	sp, #24
 8015c60:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8015c62:	2300      	movs	r3, #0
 8015c64:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8015c66:	4b50      	ldr	r3, [pc, #320]	; (8015da8 <xTaskIncrementTick+0x14c>)
 8015c68:	681b      	ldr	r3, [r3, #0]
 8015c6a:	2b00      	cmp	r3, #0
 8015c6c:	f040 808c 	bne.w	8015d88 <xTaskIncrementTick+0x12c>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + 1;
 8015c70:	4b4e      	ldr	r3, [pc, #312]	; (8015dac <xTaskIncrementTick+0x150>)
 8015c72:	681b      	ldr	r3, [r3, #0]
 8015c74:	3301      	adds	r3, #1
 8015c76:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8015c78:	4a4c      	ldr	r2, [pc, #304]	; (8015dac <xTaskIncrementTick+0x150>)
 8015c7a:	693b      	ldr	r3, [r7, #16]
 8015c7c:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U )
 8015c7e:	693b      	ldr	r3, [r7, #16]
 8015c80:	2b00      	cmp	r3, #0
 8015c82:	d11f      	bne.n	8015cc4 <xTaskIncrementTick+0x68>
		{
			taskSWITCH_DELAYED_LISTS();
 8015c84:	4b4a      	ldr	r3, [pc, #296]	; (8015db0 <xTaskIncrementTick+0x154>)
 8015c86:	681b      	ldr	r3, [r3, #0]
 8015c88:	681b      	ldr	r3, [r3, #0]
 8015c8a:	2b00      	cmp	r3, #0
 8015c8c:	d009      	beq.n	8015ca2 <xTaskIncrementTick+0x46>
 8015c8e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8015c92:	f383 8811 	msr	BASEPRI, r3
 8015c96:	f3bf 8f6f 	isb	sy
 8015c9a:	f3bf 8f4f 	dsb	sy
 8015c9e:	603b      	str	r3, [r7, #0]
 8015ca0:	e7fe      	b.n	8015ca0 <xTaskIncrementTick+0x44>
 8015ca2:	4b43      	ldr	r3, [pc, #268]	; (8015db0 <xTaskIncrementTick+0x154>)
 8015ca4:	681b      	ldr	r3, [r3, #0]
 8015ca6:	60fb      	str	r3, [r7, #12]
 8015ca8:	4b42      	ldr	r3, [pc, #264]	; (8015db4 <xTaskIncrementTick+0x158>)
 8015caa:	681b      	ldr	r3, [r3, #0]
 8015cac:	4a40      	ldr	r2, [pc, #256]	; (8015db0 <xTaskIncrementTick+0x154>)
 8015cae:	6013      	str	r3, [r2, #0]
 8015cb0:	4a40      	ldr	r2, [pc, #256]	; (8015db4 <xTaskIncrementTick+0x158>)
 8015cb2:	68fb      	ldr	r3, [r7, #12]
 8015cb4:	6013      	str	r3, [r2, #0]
 8015cb6:	4b40      	ldr	r3, [pc, #256]	; (8015db8 <xTaskIncrementTick+0x15c>)
 8015cb8:	681b      	ldr	r3, [r3, #0]
 8015cba:	3301      	adds	r3, #1
 8015cbc:	4a3e      	ldr	r2, [pc, #248]	; (8015db8 <xTaskIncrementTick+0x15c>)
 8015cbe:	6013      	str	r3, [r2, #0]
 8015cc0:	f000 fa9a 	bl	80161f8 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8015cc4:	4b3d      	ldr	r3, [pc, #244]	; (8015dbc <xTaskIncrementTick+0x160>)
 8015cc6:	681b      	ldr	r3, [r3, #0]
 8015cc8:	693a      	ldr	r2, [r7, #16]
 8015cca:	429a      	cmp	r2, r3
 8015ccc:	d34d      	bcc.n	8015d6a <xTaskIncrementTick+0x10e>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8015cce:	4b38      	ldr	r3, [pc, #224]	; (8015db0 <xTaskIncrementTick+0x154>)
 8015cd0:	681b      	ldr	r3, [r3, #0]
 8015cd2:	681b      	ldr	r3, [r3, #0]
 8015cd4:	2b00      	cmp	r3, #0
 8015cd6:	d101      	bne.n	8015cdc <xTaskIncrementTick+0x80>
 8015cd8:	2301      	movs	r3, #1
 8015cda:	e000      	b.n	8015cde <xTaskIncrementTick+0x82>
 8015cdc:	2300      	movs	r3, #0
 8015cde:	2b00      	cmp	r3, #0
 8015ce0:	d004      	beq.n	8015cec <xTaskIncrementTick+0x90>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8015ce2:	4b36      	ldr	r3, [pc, #216]	; (8015dbc <xTaskIncrementTick+0x160>)
 8015ce4:	f04f 32ff 	mov.w	r2, #4294967295
 8015ce8:	601a      	str	r2, [r3, #0]
					break;
 8015cea:	e03e      	b.n	8015d6a <xTaskIncrementTick+0x10e>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 8015cec:	4b30      	ldr	r3, [pc, #192]	; (8015db0 <xTaskIncrementTick+0x154>)
 8015cee:	681b      	ldr	r3, [r3, #0]
 8015cf0:	68db      	ldr	r3, [r3, #12]
 8015cf2:	68db      	ldr	r3, [r3, #12]
 8015cf4:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8015cf6:	68bb      	ldr	r3, [r7, #8]
 8015cf8:	685b      	ldr	r3, [r3, #4]
 8015cfa:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8015cfc:	693a      	ldr	r2, [r7, #16]
 8015cfe:	687b      	ldr	r3, [r7, #4]
 8015d00:	429a      	cmp	r2, r3
 8015d02:	d203      	bcs.n	8015d0c <xTaskIncrementTick+0xb0>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8015d04:	4a2d      	ldr	r2, [pc, #180]	; (8015dbc <xTaskIncrementTick+0x160>)
 8015d06:	687b      	ldr	r3, [r7, #4]
 8015d08:	6013      	str	r3, [r2, #0]
						break;
 8015d0a:	e02e      	b.n	8015d6a <xTaskIncrementTick+0x10e>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8015d0c:	68bb      	ldr	r3, [r7, #8]
 8015d0e:	3304      	adds	r3, #4
 8015d10:	4618      	mov	r0, r3
 8015d12:	f7fe faf6 	bl	8014302 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8015d16:	68bb      	ldr	r3, [r7, #8]
 8015d18:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8015d1a:	2b00      	cmp	r3, #0
 8015d1c:	d004      	beq.n	8015d28 <xTaskIncrementTick+0xcc>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8015d1e:	68bb      	ldr	r3, [r7, #8]
 8015d20:	3318      	adds	r3, #24
 8015d22:	4618      	mov	r0, r3
 8015d24:	f7fe faed 	bl	8014302 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8015d28:	68bb      	ldr	r3, [r7, #8]
 8015d2a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8015d2c:	2201      	movs	r2, #1
 8015d2e:	409a      	lsls	r2, r3
 8015d30:	4b23      	ldr	r3, [pc, #140]	; (8015dc0 <xTaskIncrementTick+0x164>)
 8015d32:	681b      	ldr	r3, [r3, #0]
 8015d34:	4313      	orrs	r3, r2
 8015d36:	4a22      	ldr	r2, [pc, #136]	; (8015dc0 <xTaskIncrementTick+0x164>)
 8015d38:	6013      	str	r3, [r2, #0]
 8015d3a:	68bb      	ldr	r3, [r7, #8]
 8015d3c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8015d3e:	4613      	mov	r3, r2
 8015d40:	009b      	lsls	r3, r3, #2
 8015d42:	4413      	add	r3, r2
 8015d44:	009b      	lsls	r3, r3, #2
 8015d46:	4a1f      	ldr	r2, [pc, #124]	; (8015dc4 <xTaskIncrementTick+0x168>)
 8015d48:	441a      	add	r2, r3
 8015d4a:	68bb      	ldr	r3, [r7, #8]
 8015d4c:	3304      	adds	r3, #4
 8015d4e:	4619      	mov	r1, r3
 8015d50:	4610      	mov	r0, r2
 8015d52:	f7fe fa79 	bl	8014248 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8015d56:	68bb      	ldr	r3, [r7, #8]
 8015d58:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8015d5a:	4b1b      	ldr	r3, [pc, #108]	; (8015dc8 <xTaskIncrementTick+0x16c>)
 8015d5c:	681b      	ldr	r3, [r3, #0]
 8015d5e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8015d60:	429a      	cmp	r2, r3
 8015d62:	d3b4      	bcc.n	8015cce <xTaskIncrementTick+0x72>
						{
							xSwitchRequired = pdTRUE;
 8015d64:	2301      	movs	r3, #1
 8015d66:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8015d68:	e7b1      	b.n	8015cce <xTaskIncrementTick+0x72>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8015d6a:	4b17      	ldr	r3, [pc, #92]	; (8015dc8 <xTaskIncrementTick+0x16c>)
 8015d6c:	681b      	ldr	r3, [r3, #0]
 8015d6e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8015d70:	4914      	ldr	r1, [pc, #80]	; (8015dc4 <xTaskIncrementTick+0x168>)
 8015d72:	4613      	mov	r3, r2
 8015d74:	009b      	lsls	r3, r3, #2
 8015d76:	4413      	add	r3, r2
 8015d78:	009b      	lsls	r3, r3, #2
 8015d7a:	440b      	add	r3, r1
 8015d7c:	681b      	ldr	r3, [r3, #0]
 8015d7e:	2b01      	cmp	r3, #1
 8015d80:	d907      	bls.n	8015d92 <xTaskIncrementTick+0x136>
			{
				xSwitchRequired = pdTRUE;
 8015d82:	2301      	movs	r3, #1
 8015d84:	617b      	str	r3, [r7, #20]
 8015d86:	e004      	b.n	8015d92 <xTaskIncrementTick+0x136>
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
 8015d88:	4b10      	ldr	r3, [pc, #64]	; (8015dcc <xTaskIncrementTick+0x170>)
 8015d8a:	681b      	ldr	r3, [r3, #0]
 8015d8c:	3301      	adds	r3, #1
 8015d8e:	4a0f      	ldr	r2, [pc, #60]	; (8015dcc <xTaskIncrementTick+0x170>)
 8015d90:	6013      	str	r3, [r2, #0]
		#endif
	}

	#if ( configUSE_PREEMPTION == 1 )
	{
		if( xYieldPending != pdFALSE )
 8015d92:	4b0f      	ldr	r3, [pc, #60]	; (8015dd0 <xTaskIncrementTick+0x174>)
 8015d94:	681b      	ldr	r3, [r3, #0]
 8015d96:	2b00      	cmp	r3, #0
 8015d98:	d001      	beq.n	8015d9e <xTaskIncrementTick+0x142>
		{
			xSwitchRequired = pdTRUE;
 8015d9a:	2301      	movs	r3, #1
 8015d9c:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_PREEMPTION */

	return xSwitchRequired;
 8015d9e:	697b      	ldr	r3, [r7, #20]
}
 8015da0:	4618      	mov	r0, r3
 8015da2:	3718      	adds	r7, #24
 8015da4:	46bd      	mov	sp, r7
 8015da6:	bd80      	pop	{r7, pc}
 8015da8:	20003f60 	.word	0x20003f60
 8015dac:	20003f3c 	.word	0x20003f3c
 8015db0:	20003ef0 	.word	0x20003ef0
 8015db4:	20003ef4 	.word	0x20003ef4
 8015db8:	20003f50 	.word	0x20003f50
 8015dbc:	20003f58 	.word	0x20003f58
 8015dc0:	20003f40 	.word	0x20003f40
 8015dc4:	20003e3c 	.word	0x20003e3c
 8015dc8:	20003e38 	.word	0x20003e38
 8015dcc:	20003f48 	.word	0x20003f48
 8015dd0:	20003f4c 	.word	0x20003f4c

08015dd4 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8015dd4:	b480      	push	{r7}
 8015dd6:	b087      	sub	sp, #28
 8015dd8:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8015dda:	4b26      	ldr	r3, [pc, #152]	; (8015e74 <vTaskSwitchContext+0xa0>)
 8015ddc:	681b      	ldr	r3, [r3, #0]
 8015dde:	2b00      	cmp	r3, #0
 8015de0:	d003      	beq.n	8015dea <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8015de2:	4b25      	ldr	r3, [pc, #148]	; (8015e78 <vTaskSwitchContext+0xa4>)
 8015de4:	2201      	movs	r2, #1
 8015de6:	601a      	str	r2, [r3, #0]
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8015de8:	e03e      	b.n	8015e68 <vTaskSwitchContext+0x94>
		xYieldPending = pdFALSE;
 8015dea:	4b23      	ldr	r3, [pc, #140]	; (8015e78 <vTaskSwitchContext+0xa4>)
 8015dec:	2200      	movs	r2, #0
 8015dee:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK();
 8015df0:	4b22      	ldr	r3, [pc, #136]	; (8015e7c <vTaskSwitchContext+0xa8>)
 8015df2:	681b      	ldr	r3, [r3, #0]
 8015df4:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) );
 8015df6:	68fb      	ldr	r3, [r7, #12]
 8015df8:	fab3 f383 	clz	r3, r3
 8015dfc:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 8015dfe:	7afb      	ldrb	r3, [r7, #11]
 8015e00:	f1c3 031f 	rsb	r3, r3, #31
 8015e04:	617b      	str	r3, [r7, #20]
 8015e06:	491e      	ldr	r1, [pc, #120]	; (8015e80 <vTaskSwitchContext+0xac>)
 8015e08:	697a      	ldr	r2, [r7, #20]
 8015e0a:	4613      	mov	r3, r2
 8015e0c:	009b      	lsls	r3, r3, #2
 8015e0e:	4413      	add	r3, r2
 8015e10:	009b      	lsls	r3, r3, #2
 8015e12:	440b      	add	r3, r1
 8015e14:	681b      	ldr	r3, [r3, #0]
 8015e16:	2b00      	cmp	r3, #0
 8015e18:	d109      	bne.n	8015e2e <vTaskSwitchContext+0x5a>
	__asm volatile
 8015e1a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8015e1e:	f383 8811 	msr	BASEPRI, r3
 8015e22:	f3bf 8f6f 	isb	sy
 8015e26:	f3bf 8f4f 	dsb	sy
 8015e2a:	607b      	str	r3, [r7, #4]
 8015e2c:	e7fe      	b.n	8015e2c <vTaskSwitchContext+0x58>
 8015e2e:	697a      	ldr	r2, [r7, #20]
 8015e30:	4613      	mov	r3, r2
 8015e32:	009b      	lsls	r3, r3, #2
 8015e34:	4413      	add	r3, r2
 8015e36:	009b      	lsls	r3, r3, #2
 8015e38:	4a11      	ldr	r2, [pc, #68]	; (8015e80 <vTaskSwitchContext+0xac>)
 8015e3a:	4413      	add	r3, r2
 8015e3c:	613b      	str	r3, [r7, #16]
 8015e3e:	693b      	ldr	r3, [r7, #16]
 8015e40:	685b      	ldr	r3, [r3, #4]
 8015e42:	685a      	ldr	r2, [r3, #4]
 8015e44:	693b      	ldr	r3, [r7, #16]
 8015e46:	605a      	str	r2, [r3, #4]
 8015e48:	693b      	ldr	r3, [r7, #16]
 8015e4a:	685a      	ldr	r2, [r3, #4]
 8015e4c:	693b      	ldr	r3, [r7, #16]
 8015e4e:	3308      	adds	r3, #8
 8015e50:	429a      	cmp	r2, r3
 8015e52:	d104      	bne.n	8015e5e <vTaskSwitchContext+0x8a>
 8015e54:	693b      	ldr	r3, [r7, #16]
 8015e56:	685b      	ldr	r3, [r3, #4]
 8015e58:	685a      	ldr	r2, [r3, #4]
 8015e5a:	693b      	ldr	r3, [r7, #16]
 8015e5c:	605a      	str	r2, [r3, #4]
 8015e5e:	693b      	ldr	r3, [r7, #16]
 8015e60:	685b      	ldr	r3, [r3, #4]
 8015e62:	68db      	ldr	r3, [r3, #12]
 8015e64:	4a07      	ldr	r2, [pc, #28]	; (8015e84 <vTaskSwitchContext+0xb0>)
 8015e66:	6013      	str	r3, [r2, #0]
}
 8015e68:	bf00      	nop
 8015e6a:	371c      	adds	r7, #28
 8015e6c:	46bd      	mov	sp, r7
 8015e6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015e72:	4770      	bx	lr
 8015e74:	20003f60 	.word	0x20003f60
 8015e78:	20003f4c 	.word	0x20003f4c
 8015e7c:	20003f40 	.word	0x20003f40
 8015e80:	20003e3c 	.word	0x20003e3c
 8015e84:	20003e38 	.word	0x20003e38

08015e88 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8015e88:	b580      	push	{r7, lr}
 8015e8a:	b084      	sub	sp, #16
 8015e8c:	af00      	add	r7, sp, #0
 8015e8e:	6078      	str	r0, [r7, #4]
 8015e90:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8015e92:	687b      	ldr	r3, [r7, #4]
 8015e94:	2b00      	cmp	r3, #0
 8015e96:	d109      	bne.n	8015eac <vTaskPlaceOnEventList+0x24>
 8015e98:	f04f 0350 	mov.w	r3, #80	; 0x50
 8015e9c:	f383 8811 	msr	BASEPRI, r3
 8015ea0:	f3bf 8f6f 	isb	sy
 8015ea4:	f3bf 8f4f 	dsb	sy
 8015ea8:	60fb      	str	r3, [r7, #12]
 8015eaa:	e7fe      	b.n	8015eaa <vTaskPlaceOnEventList+0x22>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8015eac:	4b07      	ldr	r3, [pc, #28]	; (8015ecc <vTaskPlaceOnEventList+0x44>)
 8015eae:	681b      	ldr	r3, [r3, #0]
 8015eb0:	3318      	adds	r3, #24
 8015eb2:	4619      	mov	r1, r3
 8015eb4:	6878      	ldr	r0, [r7, #4]
 8015eb6:	f7fe f9eb 	bl	8014290 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8015eba:	2101      	movs	r1, #1
 8015ebc:	6838      	ldr	r0, [r7, #0]
 8015ebe:	f000 faed 	bl	801649c <prvAddCurrentTaskToDelayedList>
}
 8015ec2:	bf00      	nop
 8015ec4:	3710      	adds	r7, #16
 8015ec6:	46bd      	mov	sp, r7
 8015ec8:	bd80      	pop	{r7, pc}
 8015eca:	bf00      	nop
 8015ecc:	20003e38 	.word	0x20003e38

08015ed0 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8015ed0:	b580      	push	{r7, lr}
 8015ed2:	b086      	sub	sp, #24
 8015ed4:	af00      	add	r7, sp, #0
 8015ed6:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxEventList );
 8015ed8:	687b      	ldr	r3, [r7, #4]
 8015eda:	68db      	ldr	r3, [r3, #12]
 8015edc:	68db      	ldr	r3, [r3, #12]
 8015ede:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8015ee0:	693b      	ldr	r3, [r7, #16]
 8015ee2:	2b00      	cmp	r3, #0
 8015ee4:	d109      	bne.n	8015efa <xTaskRemoveFromEventList+0x2a>
 8015ee6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8015eea:	f383 8811 	msr	BASEPRI, r3
 8015eee:	f3bf 8f6f 	isb	sy
 8015ef2:	f3bf 8f4f 	dsb	sy
 8015ef6:	60fb      	str	r3, [r7, #12]
 8015ef8:	e7fe      	b.n	8015ef8 <xTaskRemoveFromEventList+0x28>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8015efa:	693b      	ldr	r3, [r7, #16]
 8015efc:	3318      	adds	r3, #24
 8015efe:	4618      	mov	r0, r3
 8015f00:	f7fe f9ff 	bl	8014302 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8015f04:	4b1d      	ldr	r3, [pc, #116]	; (8015f7c <xTaskRemoveFromEventList+0xac>)
 8015f06:	681b      	ldr	r3, [r3, #0]
 8015f08:	2b00      	cmp	r3, #0
 8015f0a:	d11c      	bne.n	8015f46 <xTaskRemoveFromEventList+0x76>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8015f0c:	693b      	ldr	r3, [r7, #16]
 8015f0e:	3304      	adds	r3, #4
 8015f10:	4618      	mov	r0, r3
 8015f12:	f7fe f9f6 	bl	8014302 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8015f16:	693b      	ldr	r3, [r7, #16]
 8015f18:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8015f1a:	2201      	movs	r2, #1
 8015f1c:	409a      	lsls	r2, r3
 8015f1e:	4b18      	ldr	r3, [pc, #96]	; (8015f80 <xTaskRemoveFromEventList+0xb0>)
 8015f20:	681b      	ldr	r3, [r3, #0]
 8015f22:	4313      	orrs	r3, r2
 8015f24:	4a16      	ldr	r2, [pc, #88]	; (8015f80 <xTaskRemoveFromEventList+0xb0>)
 8015f26:	6013      	str	r3, [r2, #0]
 8015f28:	693b      	ldr	r3, [r7, #16]
 8015f2a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8015f2c:	4613      	mov	r3, r2
 8015f2e:	009b      	lsls	r3, r3, #2
 8015f30:	4413      	add	r3, r2
 8015f32:	009b      	lsls	r3, r3, #2
 8015f34:	4a13      	ldr	r2, [pc, #76]	; (8015f84 <xTaskRemoveFromEventList+0xb4>)
 8015f36:	441a      	add	r2, r3
 8015f38:	693b      	ldr	r3, [r7, #16]
 8015f3a:	3304      	adds	r3, #4
 8015f3c:	4619      	mov	r1, r3
 8015f3e:	4610      	mov	r0, r2
 8015f40:	f7fe f982 	bl	8014248 <vListInsertEnd>
 8015f44:	e005      	b.n	8015f52 <xTaskRemoveFromEventList+0x82>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8015f46:	693b      	ldr	r3, [r7, #16]
 8015f48:	3318      	adds	r3, #24
 8015f4a:	4619      	mov	r1, r3
 8015f4c:	480e      	ldr	r0, [pc, #56]	; (8015f88 <xTaskRemoveFromEventList+0xb8>)
 8015f4e:	f7fe f97b 	bl	8014248 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8015f52:	693b      	ldr	r3, [r7, #16]
 8015f54:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8015f56:	4b0d      	ldr	r3, [pc, #52]	; (8015f8c <xTaskRemoveFromEventList+0xbc>)
 8015f58:	681b      	ldr	r3, [r3, #0]
 8015f5a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8015f5c:	429a      	cmp	r2, r3
 8015f5e:	d905      	bls.n	8015f6c <xTaskRemoveFromEventList+0x9c>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8015f60:	2301      	movs	r3, #1
 8015f62:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8015f64:	4b0a      	ldr	r3, [pc, #40]	; (8015f90 <xTaskRemoveFromEventList+0xc0>)
 8015f66:	2201      	movs	r2, #1
 8015f68:	601a      	str	r2, [r3, #0]
 8015f6a:	e001      	b.n	8015f70 <xTaskRemoveFromEventList+0xa0>
	}
	else
	{
		xReturn = pdFALSE;
 8015f6c:	2300      	movs	r3, #0
 8015f6e:	617b      	str	r3, [r7, #20]
		ensure it is updated at the earliest possible time. */
		prvResetNextTaskUnblockTime();
	}
	#endif

	return xReturn;
 8015f70:	697b      	ldr	r3, [r7, #20]
}
 8015f72:	4618      	mov	r0, r3
 8015f74:	3718      	adds	r7, #24
 8015f76:	46bd      	mov	sp, r7
 8015f78:	bd80      	pop	{r7, pc}
 8015f7a:	bf00      	nop
 8015f7c:	20003f60 	.word	0x20003f60
 8015f80:	20003f40 	.word	0x20003f40
 8015f84:	20003e3c 	.word	0x20003e3c
 8015f88:	20003ef8 	.word	0x20003ef8
 8015f8c:	20003e38 	.word	0x20003e38
 8015f90:	20003f4c 	.word	0x20003f4c

08015f94 <vTaskSetTimeOutState>:
	return xReturn;
}
/*-----------------------------------------------------------*/

void vTaskSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8015f94:	b480      	push	{r7}
 8015f96:	b085      	sub	sp, #20
 8015f98:	af00      	add	r7, sp, #0
 8015f9a:	6078      	str	r0, [r7, #4]
	configASSERT( pxTimeOut );
 8015f9c:	687b      	ldr	r3, [r7, #4]
 8015f9e:	2b00      	cmp	r3, #0
 8015fa0:	d109      	bne.n	8015fb6 <vTaskSetTimeOutState+0x22>
 8015fa2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8015fa6:	f383 8811 	msr	BASEPRI, r3
 8015faa:	f3bf 8f6f 	isb	sy
 8015fae:	f3bf 8f4f 	dsb	sy
 8015fb2:	60fb      	str	r3, [r7, #12]
 8015fb4:	e7fe      	b.n	8015fb4 <vTaskSetTimeOutState+0x20>
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8015fb6:	4b07      	ldr	r3, [pc, #28]	; (8015fd4 <vTaskSetTimeOutState+0x40>)
 8015fb8:	681a      	ldr	r2, [r3, #0]
 8015fba:	687b      	ldr	r3, [r7, #4]
 8015fbc:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8015fbe:	4b06      	ldr	r3, [pc, #24]	; (8015fd8 <vTaskSetTimeOutState+0x44>)
 8015fc0:	681a      	ldr	r2, [r3, #0]
 8015fc2:	687b      	ldr	r3, [r7, #4]
 8015fc4:	605a      	str	r2, [r3, #4]
}
 8015fc6:	bf00      	nop
 8015fc8:	3714      	adds	r7, #20
 8015fca:	46bd      	mov	sp, r7
 8015fcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015fd0:	4770      	bx	lr
 8015fd2:	bf00      	nop
 8015fd4:	20003f50 	.word	0x20003f50
 8015fd8:	20003f3c 	.word	0x20003f3c

08015fdc <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8015fdc:	b580      	push	{r7, lr}
 8015fde:	b086      	sub	sp, #24
 8015fe0:	af00      	add	r7, sp, #0
 8015fe2:	6078      	str	r0, [r7, #4]
 8015fe4:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8015fe6:	687b      	ldr	r3, [r7, #4]
 8015fe8:	2b00      	cmp	r3, #0
 8015fea:	d109      	bne.n	8016000 <xTaskCheckForTimeOut+0x24>
 8015fec:	f04f 0350 	mov.w	r3, #80	; 0x50
 8015ff0:	f383 8811 	msr	BASEPRI, r3
 8015ff4:	f3bf 8f6f 	isb	sy
 8015ff8:	f3bf 8f4f 	dsb	sy
 8015ffc:	60fb      	str	r3, [r7, #12]
 8015ffe:	e7fe      	b.n	8015ffe <xTaskCheckForTimeOut+0x22>
	configASSERT( pxTicksToWait );
 8016000:	683b      	ldr	r3, [r7, #0]
 8016002:	2b00      	cmp	r3, #0
 8016004:	d109      	bne.n	801601a <xTaskCheckForTimeOut+0x3e>
 8016006:	f04f 0350 	mov.w	r3, #80	; 0x50
 801600a:	f383 8811 	msr	BASEPRI, r3
 801600e:	f3bf 8f6f 	isb	sy
 8016012:	f3bf 8f4f 	dsb	sy
 8016016:	60bb      	str	r3, [r7, #8]
 8016018:	e7fe      	b.n	8016018 <xTaskCheckForTimeOut+0x3c>

	taskENTER_CRITICAL();
 801601a:	f7fe faa1 	bl	8014560 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 801601e:	4b1c      	ldr	r3, [pc, #112]	; (8016090 <xTaskCheckForTimeOut+0xb4>)
 8016020:	681b      	ldr	r3, [r3, #0]
 8016022:	613b      	str	r3, [r7, #16]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8016024:	683b      	ldr	r3, [r7, #0]
 8016026:	681b      	ldr	r3, [r3, #0]
 8016028:	f1b3 3fff 	cmp.w	r3, #4294967295
 801602c:	d102      	bne.n	8016034 <xTaskCheckForTimeOut+0x58>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 801602e:	2300      	movs	r3, #0
 8016030:	617b      	str	r3, [r7, #20]
 8016032:	e026      	b.n	8016082 <xTaskCheckForTimeOut+0xa6>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8016034:	687b      	ldr	r3, [r7, #4]
 8016036:	681a      	ldr	r2, [r3, #0]
 8016038:	4b16      	ldr	r3, [pc, #88]	; (8016094 <xTaskCheckForTimeOut+0xb8>)
 801603a:	681b      	ldr	r3, [r3, #0]
 801603c:	429a      	cmp	r2, r3
 801603e:	d007      	beq.n	8016050 <xTaskCheckForTimeOut+0x74>
 8016040:	687b      	ldr	r3, [r7, #4]
 8016042:	685a      	ldr	r2, [r3, #4]
 8016044:	693b      	ldr	r3, [r7, #16]
 8016046:	429a      	cmp	r2, r3
 8016048:	d802      	bhi.n	8016050 <xTaskCheckForTimeOut+0x74>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 801604a:	2301      	movs	r3, #1
 801604c:	617b      	str	r3, [r7, #20]
 801604e:	e018      	b.n	8016082 <xTaskCheckForTimeOut+0xa6>
		}
		else if( ( ( TickType_t ) ( xConstTickCount - pxTimeOut->xTimeOnEntering ) ) < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8016050:	687b      	ldr	r3, [r7, #4]
 8016052:	685b      	ldr	r3, [r3, #4]
 8016054:	693a      	ldr	r2, [r7, #16]
 8016056:	1ad2      	subs	r2, r2, r3
 8016058:	683b      	ldr	r3, [r7, #0]
 801605a:	681b      	ldr	r3, [r3, #0]
 801605c:	429a      	cmp	r2, r3
 801605e:	d20e      	bcs.n	801607e <xTaskCheckForTimeOut+0xa2>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= ( xConstTickCount - pxTimeOut->xTimeOnEntering );
 8016060:	683b      	ldr	r3, [r7, #0]
 8016062:	681a      	ldr	r2, [r3, #0]
 8016064:	687b      	ldr	r3, [r7, #4]
 8016066:	6859      	ldr	r1, [r3, #4]
 8016068:	693b      	ldr	r3, [r7, #16]
 801606a:	1acb      	subs	r3, r1, r3
 801606c:	441a      	add	r2, r3
 801606e:	683b      	ldr	r3, [r7, #0]
 8016070:	601a      	str	r2, [r3, #0]
			vTaskSetTimeOutState( pxTimeOut );
 8016072:	6878      	ldr	r0, [r7, #4]
 8016074:	f7ff ff8e 	bl	8015f94 <vTaskSetTimeOutState>
			xReturn = pdFALSE;
 8016078:	2300      	movs	r3, #0
 801607a:	617b      	str	r3, [r7, #20]
 801607c:	e001      	b.n	8016082 <xTaskCheckForTimeOut+0xa6>
		}
		else
		{
			xReturn = pdTRUE;
 801607e:	2301      	movs	r3, #1
 8016080:	617b      	str	r3, [r7, #20]
		}
	}
	taskEXIT_CRITICAL();
 8016082:	f7fe fa9b 	bl	80145bc <vPortExitCritical>

	return xReturn;
 8016086:	697b      	ldr	r3, [r7, #20]
}
 8016088:	4618      	mov	r0, r3
 801608a:	3718      	adds	r7, #24
 801608c:	46bd      	mov	sp, r7
 801608e:	bd80      	pop	{r7, pc}
 8016090:	20003f3c 	.word	0x20003f3c
 8016094:	20003f50 	.word	0x20003f50

08016098 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8016098:	b480      	push	{r7}
 801609a:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 801609c:	4b03      	ldr	r3, [pc, #12]	; (80160ac <vTaskMissedYield+0x14>)
 801609e:	2201      	movs	r2, #1
 80160a0:	601a      	str	r2, [r3, #0]
}
 80160a2:	bf00      	nop
 80160a4:	46bd      	mov	sp, r7
 80160a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80160aa:	4770      	bx	lr
 80160ac:	20003f4c 	.word	0x20003f4c

080160b0 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 80160b0:	b580      	push	{r7, lr}
 80160b2:	b082      	sub	sp, #8
 80160b4:	af00      	add	r7, sp, #0
 80160b6:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 80160b8:	f000 f852 	bl	8016160 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 80160bc:	4b06      	ldr	r3, [pc, #24]	; (80160d8 <prvIdleTask+0x28>)
 80160be:	681b      	ldr	r3, [r3, #0]
 80160c0:	2b01      	cmp	r3, #1
 80160c2:	d9f9      	bls.n	80160b8 <prvIdleTask+0x8>
			{
				taskYIELD();
 80160c4:	4b05      	ldr	r3, [pc, #20]	; (80160dc <prvIdleTask+0x2c>)
 80160c6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80160ca:	601a      	str	r2, [r3, #0]
 80160cc:	f3bf 8f4f 	dsb	sy
 80160d0:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 80160d4:	e7f0      	b.n	80160b8 <prvIdleTask+0x8>
 80160d6:	bf00      	nop
 80160d8:	20003e3c 	.word	0x20003e3c
 80160dc:	e000ed04 	.word	0xe000ed04

080160e0 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 80160e0:	b580      	push	{r7, lr}
 80160e2:	b082      	sub	sp, #8
 80160e4:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80160e6:	2300      	movs	r3, #0
 80160e8:	607b      	str	r3, [r7, #4]
 80160ea:	e00c      	b.n	8016106 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 80160ec:	687a      	ldr	r2, [r7, #4]
 80160ee:	4613      	mov	r3, r2
 80160f0:	009b      	lsls	r3, r3, #2
 80160f2:	4413      	add	r3, r2
 80160f4:	009b      	lsls	r3, r3, #2
 80160f6:	4a12      	ldr	r2, [pc, #72]	; (8016140 <prvInitialiseTaskLists+0x60>)
 80160f8:	4413      	add	r3, r2
 80160fa:	4618      	mov	r0, r3
 80160fc:	f7fe f877 	bl	80141ee <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8016100:	687b      	ldr	r3, [r7, #4]
 8016102:	3301      	adds	r3, #1
 8016104:	607b      	str	r3, [r7, #4]
 8016106:	687b      	ldr	r3, [r7, #4]
 8016108:	2b06      	cmp	r3, #6
 801610a:	d9ef      	bls.n	80160ec <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 801610c:	480d      	ldr	r0, [pc, #52]	; (8016144 <prvInitialiseTaskLists+0x64>)
 801610e:	f7fe f86e 	bl	80141ee <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8016112:	480d      	ldr	r0, [pc, #52]	; (8016148 <prvInitialiseTaskLists+0x68>)
 8016114:	f7fe f86b 	bl	80141ee <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8016118:	480c      	ldr	r0, [pc, #48]	; (801614c <prvInitialiseTaskLists+0x6c>)
 801611a:	f7fe f868 	bl	80141ee <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 801611e:	480c      	ldr	r0, [pc, #48]	; (8016150 <prvInitialiseTaskLists+0x70>)
 8016120:	f7fe f865 	bl	80141ee <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8016124:	480b      	ldr	r0, [pc, #44]	; (8016154 <prvInitialiseTaskLists+0x74>)
 8016126:	f7fe f862 	bl	80141ee <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 801612a:	4b0b      	ldr	r3, [pc, #44]	; (8016158 <prvInitialiseTaskLists+0x78>)
 801612c:	4a05      	ldr	r2, [pc, #20]	; (8016144 <prvInitialiseTaskLists+0x64>)
 801612e:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8016130:	4b0a      	ldr	r3, [pc, #40]	; (801615c <prvInitialiseTaskLists+0x7c>)
 8016132:	4a05      	ldr	r2, [pc, #20]	; (8016148 <prvInitialiseTaskLists+0x68>)
 8016134:	601a      	str	r2, [r3, #0]
}
 8016136:	bf00      	nop
 8016138:	3708      	adds	r7, #8
 801613a:	46bd      	mov	sp, r7
 801613c:	bd80      	pop	{r7, pc}
 801613e:	bf00      	nop
 8016140:	20003e3c 	.word	0x20003e3c
 8016144:	20003ec8 	.word	0x20003ec8
 8016148:	20003edc 	.word	0x20003edc
 801614c:	20003ef8 	.word	0x20003ef8
 8016150:	20003f0c 	.word	0x20003f0c
 8016154:	20003f24 	.word	0x20003f24
 8016158:	20003ef0 	.word	0x20003ef0
 801615c:	20003ef4 	.word	0x20003ef4

08016160 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8016160:	b580      	push	{r7, lr}
 8016162:	b082      	sub	sp, #8
 8016164:	af00      	add	r7, sp, #0
	{
		BaseType_t xListIsEmpty;

		/* ucTasksDeleted is used to prevent vTaskSuspendAll() being called
		too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8016166:	e028      	b.n	80161ba <prvCheckTasksWaitingTermination+0x5a>
		{
			vTaskSuspendAll();
 8016168:	f7ff fcac 	bl	8015ac4 <vTaskSuspendAll>
			{
				xListIsEmpty = listLIST_IS_EMPTY( &xTasksWaitingTermination );
 801616c:	4b17      	ldr	r3, [pc, #92]	; (80161cc <prvCheckTasksWaitingTermination+0x6c>)
 801616e:	681b      	ldr	r3, [r3, #0]
 8016170:	2b00      	cmp	r3, #0
 8016172:	bf0c      	ite	eq
 8016174:	2301      	moveq	r3, #1
 8016176:	2300      	movne	r3, #0
 8016178:	b2db      	uxtb	r3, r3
 801617a:	607b      	str	r3, [r7, #4]
			}
			( void ) xTaskResumeAll();
 801617c:	f7ff fcb0 	bl	8015ae0 <xTaskResumeAll>

			if( xListIsEmpty == pdFALSE )
 8016180:	687b      	ldr	r3, [r7, #4]
 8016182:	2b00      	cmp	r3, #0
 8016184:	d119      	bne.n	80161ba <prvCheckTasksWaitingTermination+0x5a>
			{
				TCB_t *pxTCB;

				taskENTER_CRITICAL();
 8016186:	f7fe f9eb 	bl	8014560 <vPortEnterCritical>
				{
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) );
 801618a:	4b10      	ldr	r3, [pc, #64]	; (80161cc <prvCheckTasksWaitingTermination+0x6c>)
 801618c:	68db      	ldr	r3, [r3, #12]
 801618e:	68db      	ldr	r3, [r3, #12]
 8016190:	603b      	str	r3, [r7, #0]
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8016192:	683b      	ldr	r3, [r7, #0]
 8016194:	3304      	adds	r3, #4
 8016196:	4618      	mov	r0, r3
 8016198:	f7fe f8b3 	bl	8014302 <uxListRemove>
					--uxCurrentNumberOfTasks;
 801619c:	4b0c      	ldr	r3, [pc, #48]	; (80161d0 <prvCheckTasksWaitingTermination+0x70>)
 801619e:	681b      	ldr	r3, [r3, #0]
 80161a0:	3b01      	subs	r3, #1
 80161a2:	4a0b      	ldr	r2, [pc, #44]	; (80161d0 <prvCheckTasksWaitingTermination+0x70>)
 80161a4:	6013      	str	r3, [r2, #0]
					--uxDeletedTasksWaitingCleanUp;
 80161a6:	4b0b      	ldr	r3, [pc, #44]	; (80161d4 <prvCheckTasksWaitingTermination+0x74>)
 80161a8:	681b      	ldr	r3, [r3, #0]
 80161aa:	3b01      	subs	r3, #1
 80161ac:	4a09      	ldr	r2, [pc, #36]	; (80161d4 <prvCheckTasksWaitingTermination+0x74>)
 80161ae:	6013      	str	r3, [r2, #0]
				}
				taskEXIT_CRITICAL();
 80161b0:	f7fe fa04 	bl	80145bc <vPortExitCritical>

				prvDeleteTCB( pxTCB );
 80161b4:	6838      	ldr	r0, [r7, #0]
 80161b6:	f000 f80f 	bl	80161d8 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80161ba:	4b06      	ldr	r3, [pc, #24]	; (80161d4 <prvCheckTasksWaitingTermination+0x74>)
 80161bc:	681b      	ldr	r3, [r3, #0]
 80161be:	2b00      	cmp	r3, #0
 80161c0:	d1d2      	bne.n	8016168 <prvCheckTasksWaitingTermination+0x8>
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 80161c2:	bf00      	nop
 80161c4:	3708      	adds	r7, #8
 80161c6:	46bd      	mov	sp, r7
 80161c8:	bd80      	pop	{r7, pc}
 80161ca:	bf00      	nop
 80161cc:	20003f0c 	.word	0x20003f0c
 80161d0:	20003f38 	.word	0x20003f38
 80161d4:	20003f20 	.word	0x20003f20

080161d8 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 80161d8:	b580      	push	{r7, lr}
 80161da:	b082      	sub	sp, #8
 80161dc:	af00      	add	r7, sp, #0
 80161de:	6078      	str	r0, [r7, #4]

		#if( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 0 ) && ( portUSING_MPU_WRAPPERS == 0 ) )
		{
			/* The task can only have been allocated dynamically - free both
			the stack and TCB. */
			vPortFree( pxTCB->pxStack );
 80161e0:	687b      	ldr	r3, [r7, #4]
 80161e2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80161e4:	4618      	mov	r0, r3
 80161e6:	f7fe fb8d 	bl	8014904 <vPortFree>
			vPortFree( pxTCB );
 80161ea:	6878      	ldr	r0, [r7, #4]
 80161ec:	f7fe fb8a 	bl	8014904 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	)
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 80161f0:	bf00      	nop
 80161f2:	3708      	adds	r7, #8
 80161f4:	46bd      	mov	sp, r7
 80161f6:	bd80      	pop	{r7, pc}

080161f8 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 80161f8:	b480      	push	{r7}
 80161fa:	b083      	sub	sp, #12
 80161fc:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80161fe:	4b0f      	ldr	r3, [pc, #60]	; (801623c <prvResetNextTaskUnblockTime+0x44>)
 8016200:	681b      	ldr	r3, [r3, #0]
 8016202:	681b      	ldr	r3, [r3, #0]
 8016204:	2b00      	cmp	r3, #0
 8016206:	d101      	bne.n	801620c <prvResetNextTaskUnblockTime+0x14>
 8016208:	2301      	movs	r3, #1
 801620a:	e000      	b.n	801620e <prvResetNextTaskUnblockTime+0x16>
 801620c:	2300      	movs	r3, #0
 801620e:	2b00      	cmp	r3, #0
 8016210:	d004      	beq.n	801621c <prvResetNextTaskUnblockTime+0x24>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8016212:	4b0b      	ldr	r3, [pc, #44]	; (8016240 <prvResetNextTaskUnblockTime+0x48>)
 8016214:	f04f 32ff 	mov.w	r2, #4294967295
 8016218:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 801621a:	e008      	b.n	801622e <prvResetNextTaskUnblockTime+0x36>
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 801621c:	4b07      	ldr	r3, [pc, #28]	; (801623c <prvResetNextTaskUnblockTime+0x44>)
 801621e:	681b      	ldr	r3, [r3, #0]
 8016220:	68db      	ldr	r3, [r3, #12]
 8016222:	68db      	ldr	r3, [r3, #12]
 8016224:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8016226:	687b      	ldr	r3, [r7, #4]
 8016228:	685b      	ldr	r3, [r3, #4]
 801622a:	4a05      	ldr	r2, [pc, #20]	; (8016240 <prvResetNextTaskUnblockTime+0x48>)
 801622c:	6013      	str	r3, [r2, #0]
}
 801622e:	bf00      	nop
 8016230:	370c      	adds	r7, #12
 8016232:	46bd      	mov	sp, r7
 8016234:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016238:	4770      	bx	lr
 801623a:	bf00      	nop
 801623c:	20003ef0 	.word	0x20003ef0
 8016240:	20003f58 	.word	0x20003f58

08016244 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8016244:	b480      	push	{r7}
 8016246:	b083      	sub	sp, #12
 8016248:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 801624a:	4b0b      	ldr	r3, [pc, #44]	; (8016278 <xTaskGetSchedulerState+0x34>)
 801624c:	681b      	ldr	r3, [r3, #0]
 801624e:	2b00      	cmp	r3, #0
 8016250:	d102      	bne.n	8016258 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8016252:	2301      	movs	r3, #1
 8016254:	607b      	str	r3, [r7, #4]
 8016256:	e008      	b.n	801626a <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8016258:	4b08      	ldr	r3, [pc, #32]	; (801627c <xTaskGetSchedulerState+0x38>)
 801625a:	681b      	ldr	r3, [r3, #0]
 801625c:	2b00      	cmp	r3, #0
 801625e:	d102      	bne.n	8016266 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8016260:	2302      	movs	r3, #2
 8016262:	607b      	str	r3, [r7, #4]
 8016264:	e001      	b.n	801626a <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8016266:	2300      	movs	r3, #0
 8016268:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 801626a:	687b      	ldr	r3, [r7, #4]
	}
 801626c:	4618      	mov	r0, r3
 801626e:	370c      	adds	r7, #12
 8016270:	46bd      	mov	sp, r7
 8016272:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016276:	4770      	bx	lr
 8016278:	20003f44 	.word	0x20003f44
 801627c:	20003f60 	.word	0x20003f60

08016280 <vTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 8016280:	b580      	push	{r7, lr}
 8016282:	b084      	sub	sp, #16
 8016284:	af00      	add	r7, sp, #0
 8016286:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = ( TCB_t * ) pxMutexHolder;
 8016288:	687b      	ldr	r3, [r7, #4]
 801628a:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL. */
		if( pxMutexHolder != NULL )
 801628c:	687b      	ldr	r3, [r7, #4]
 801628e:	2b00      	cmp	r3, #0
 8016290:	d062      	beq.n	8016358 <vTaskPriorityInherit+0xd8>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxTCB->uxPriority < pxCurrentTCB->uxPriority )
 8016292:	68fb      	ldr	r3, [r7, #12]
 8016294:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8016296:	4b32      	ldr	r3, [pc, #200]	; (8016360 <vTaskPriorityInherit+0xe0>)
 8016298:	681b      	ldr	r3, [r3, #0]
 801629a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 801629c:	429a      	cmp	r2, r3
 801629e:	d25b      	bcs.n	8016358 <vTaskPriorityInherit+0xd8>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not	being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 80162a0:	68fb      	ldr	r3, [r7, #12]
 80162a2:	699b      	ldr	r3, [r3, #24]
 80162a4:	2b00      	cmp	r3, #0
 80162a6:	db06      	blt.n	80162b6 <vTaskPriorityInherit+0x36>
				{
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80162a8:	4b2d      	ldr	r3, [pc, #180]	; (8016360 <vTaskPriorityInherit+0xe0>)
 80162aa:	681b      	ldr	r3, [r3, #0]
 80162ac:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80162ae:	f1c3 0207 	rsb	r2, r3, #7
 80162b2:	68fb      	ldr	r3, [r7, #12]
 80162b4:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxTCB->uxPriority ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 80162b6:	68fb      	ldr	r3, [r7, #12]
 80162b8:	6959      	ldr	r1, [r3, #20]
 80162ba:	68fb      	ldr	r3, [r7, #12]
 80162bc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80162be:	4613      	mov	r3, r2
 80162c0:	009b      	lsls	r3, r3, #2
 80162c2:	4413      	add	r3, r2
 80162c4:	009b      	lsls	r3, r3, #2
 80162c6:	4a27      	ldr	r2, [pc, #156]	; (8016364 <vTaskPriorityInherit+0xe4>)
 80162c8:	4413      	add	r3, r2
 80162ca:	4299      	cmp	r1, r3
 80162cc:	d101      	bne.n	80162d2 <vTaskPriorityInherit+0x52>
 80162ce:	2301      	movs	r3, #1
 80162d0:	e000      	b.n	80162d4 <vTaskPriorityInherit+0x54>
 80162d2:	2300      	movs	r3, #0
 80162d4:	2b00      	cmp	r3, #0
 80162d6:	d03a      	beq.n	801634e <vTaskPriorityInherit+0xce>
				{
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80162d8:	68fb      	ldr	r3, [r7, #12]
 80162da:	3304      	adds	r3, #4
 80162dc:	4618      	mov	r0, r3
 80162de:	f7fe f810 	bl	8014302 <uxListRemove>
 80162e2:	4603      	mov	r3, r0
 80162e4:	2b00      	cmp	r3, #0
 80162e6:	d115      	bne.n	8016314 <vTaskPriorityInherit+0x94>
					{
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 80162e8:	68fb      	ldr	r3, [r7, #12]
 80162ea:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80162ec:	491d      	ldr	r1, [pc, #116]	; (8016364 <vTaskPriorityInherit+0xe4>)
 80162ee:	4613      	mov	r3, r2
 80162f0:	009b      	lsls	r3, r3, #2
 80162f2:	4413      	add	r3, r2
 80162f4:	009b      	lsls	r3, r3, #2
 80162f6:	440b      	add	r3, r1
 80162f8:	681b      	ldr	r3, [r3, #0]
 80162fa:	2b00      	cmp	r3, #0
 80162fc:	d10a      	bne.n	8016314 <vTaskPriorityInherit+0x94>
 80162fe:	68fb      	ldr	r3, [r7, #12]
 8016300:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8016302:	2201      	movs	r2, #1
 8016304:	fa02 f303 	lsl.w	r3, r2, r3
 8016308:	43da      	mvns	r2, r3
 801630a:	4b17      	ldr	r3, [pc, #92]	; (8016368 <vTaskPriorityInherit+0xe8>)
 801630c:	681b      	ldr	r3, [r3, #0]
 801630e:	4013      	ands	r3, r2
 8016310:	4a15      	ldr	r2, [pc, #84]	; (8016368 <vTaskPriorityInherit+0xe8>)
 8016312:	6013      	str	r3, [r2, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxTCB->uxPriority = pxCurrentTCB->uxPriority;
 8016314:	4b12      	ldr	r3, [pc, #72]	; (8016360 <vTaskPriorityInherit+0xe0>)
 8016316:	681b      	ldr	r3, [r3, #0]
 8016318:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 801631a:	68fb      	ldr	r3, [r7, #12]
 801631c:	62da      	str	r2, [r3, #44]	; 0x2c
					prvAddTaskToReadyList( pxTCB );
 801631e:	68fb      	ldr	r3, [r7, #12]
 8016320:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8016322:	2201      	movs	r2, #1
 8016324:	409a      	lsls	r2, r3
 8016326:	4b10      	ldr	r3, [pc, #64]	; (8016368 <vTaskPriorityInherit+0xe8>)
 8016328:	681b      	ldr	r3, [r3, #0]
 801632a:	4313      	orrs	r3, r2
 801632c:	4a0e      	ldr	r2, [pc, #56]	; (8016368 <vTaskPriorityInherit+0xe8>)
 801632e:	6013      	str	r3, [r2, #0]
 8016330:	68fb      	ldr	r3, [r7, #12]
 8016332:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8016334:	4613      	mov	r3, r2
 8016336:	009b      	lsls	r3, r3, #2
 8016338:	4413      	add	r3, r2
 801633a:	009b      	lsls	r3, r3, #2
 801633c:	4a09      	ldr	r2, [pc, #36]	; (8016364 <vTaskPriorityInherit+0xe4>)
 801633e:	441a      	add	r2, r3
 8016340:	68fb      	ldr	r3, [r7, #12]
 8016342:	3304      	adds	r3, #4
 8016344:	4619      	mov	r1, r3
 8016346:	4610      	mov	r0, r2
 8016348:	f7fd ff7e 	bl	8014248 <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 801634c:	e004      	b.n	8016358 <vTaskPriorityInherit+0xd8>
					pxTCB->uxPriority = pxCurrentTCB->uxPriority;
 801634e:	4b04      	ldr	r3, [pc, #16]	; (8016360 <vTaskPriorityInherit+0xe0>)
 8016350:	681b      	ldr	r3, [r3, #0]
 8016352:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8016354:	68fb      	ldr	r3, [r7, #12]
 8016356:	62da      	str	r2, [r3, #44]	; 0x2c
	}
 8016358:	bf00      	nop
 801635a:	3710      	adds	r7, #16
 801635c:	46bd      	mov	sp, r7
 801635e:	bd80      	pop	{r7, pc}
 8016360:	20003e38 	.word	0x20003e38
 8016364:	20003e3c 	.word	0x20003e3c
 8016368:	20003f40 	.word	0x20003f40

0801636c <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 801636c:	b580      	push	{r7, lr}
 801636e:	b086      	sub	sp, #24
 8016370:	af00      	add	r7, sp, #0
 8016372:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = ( TCB_t * ) pxMutexHolder;
 8016374:	687b      	ldr	r3, [r7, #4]
 8016376:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8016378:	2300      	movs	r3, #0
 801637a:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 801637c:	687b      	ldr	r3, [r7, #4]
 801637e:	2b00      	cmp	r3, #0
 8016380:	d06c      	beq.n	801645c <xTaskPriorityDisinherit+0xf0>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8016382:	4b39      	ldr	r3, [pc, #228]	; (8016468 <xTaskPriorityDisinherit+0xfc>)
 8016384:	681b      	ldr	r3, [r3, #0]
 8016386:	693a      	ldr	r2, [r7, #16]
 8016388:	429a      	cmp	r2, r3
 801638a:	d009      	beq.n	80163a0 <xTaskPriorityDisinherit+0x34>
 801638c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8016390:	f383 8811 	msr	BASEPRI, r3
 8016394:	f3bf 8f6f 	isb	sy
 8016398:	f3bf 8f4f 	dsb	sy
 801639c:	60fb      	str	r3, [r7, #12]
 801639e:	e7fe      	b.n	801639e <xTaskPriorityDisinherit+0x32>

			configASSERT( pxTCB->uxMutexesHeld );
 80163a0:	693b      	ldr	r3, [r7, #16]
 80163a2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80163a4:	2b00      	cmp	r3, #0
 80163a6:	d109      	bne.n	80163bc <xTaskPriorityDisinherit+0x50>
 80163a8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80163ac:	f383 8811 	msr	BASEPRI, r3
 80163b0:	f3bf 8f6f 	isb	sy
 80163b4:	f3bf 8f4f 	dsb	sy
 80163b8:	60bb      	str	r3, [r7, #8]
 80163ba:	e7fe      	b.n	80163ba <xTaskPriorityDisinherit+0x4e>
			( pxTCB->uxMutexesHeld )--;
 80163bc:	693b      	ldr	r3, [r7, #16]
 80163be:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80163c0:	1e5a      	subs	r2, r3, #1
 80163c2:	693b      	ldr	r3, [r7, #16]
 80163c4:	649a      	str	r2, [r3, #72]	; 0x48

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 80163c6:	693b      	ldr	r3, [r7, #16]
 80163c8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80163ca:	693b      	ldr	r3, [r7, #16]
 80163cc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80163ce:	429a      	cmp	r2, r3
 80163d0:	d044      	beq.n	801645c <xTaskPriorityDisinherit+0xf0>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 80163d2:	693b      	ldr	r3, [r7, #16]
 80163d4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80163d6:	2b00      	cmp	r3, #0
 80163d8:	d140      	bne.n	801645c <xTaskPriorityDisinherit+0xf0>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding	task then it must be the running state task.  Remove
					the	holding task from the ready	list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80163da:	693b      	ldr	r3, [r7, #16]
 80163dc:	3304      	adds	r3, #4
 80163de:	4618      	mov	r0, r3
 80163e0:	f7fd ff8f 	bl	8014302 <uxListRemove>
 80163e4:	4603      	mov	r3, r0
 80163e6:	2b00      	cmp	r3, #0
 80163e8:	d115      	bne.n	8016416 <xTaskPriorityDisinherit+0xaa>
					{
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 80163ea:	693b      	ldr	r3, [r7, #16]
 80163ec:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80163ee:	491f      	ldr	r1, [pc, #124]	; (801646c <xTaskPriorityDisinherit+0x100>)
 80163f0:	4613      	mov	r3, r2
 80163f2:	009b      	lsls	r3, r3, #2
 80163f4:	4413      	add	r3, r2
 80163f6:	009b      	lsls	r3, r3, #2
 80163f8:	440b      	add	r3, r1
 80163fa:	681b      	ldr	r3, [r3, #0]
 80163fc:	2b00      	cmp	r3, #0
 80163fe:	d10a      	bne.n	8016416 <xTaskPriorityDisinherit+0xaa>
 8016400:	693b      	ldr	r3, [r7, #16]
 8016402:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8016404:	2201      	movs	r2, #1
 8016406:	fa02 f303 	lsl.w	r3, r2, r3
 801640a:	43da      	mvns	r2, r3
 801640c:	4b18      	ldr	r3, [pc, #96]	; (8016470 <xTaskPriorityDisinherit+0x104>)
 801640e:	681b      	ldr	r3, [r3, #0]
 8016410:	4013      	ands	r3, r2
 8016412:	4a17      	ldr	r2, [pc, #92]	; (8016470 <xTaskPriorityDisinherit+0x104>)
 8016414:	6013      	str	r3, [r2, #0]
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8016416:	693b      	ldr	r3, [r7, #16]
 8016418:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 801641a:	693b      	ldr	r3, [r7, #16]
 801641c:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 801641e:	693b      	ldr	r3, [r7, #16]
 8016420:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8016422:	f1c3 0207 	rsb	r2, r3, #7
 8016426:	693b      	ldr	r3, [r7, #16]
 8016428:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 801642a:	693b      	ldr	r3, [r7, #16]
 801642c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 801642e:	2201      	movs	r2, #1
 8016430:	409a      	lsls	r2, r3
 8016432:	4b0f      	ldr	r3, [pc, #60]	; (8016470 <xTaskPriorityDisinherit+0x104>)
 8016434:	681b      	ldr	r3, [r3, #0]
 8016436:	4313      	orrs	r3, r2
 8016438:	4a0d      	ldr	r2, [pc, #52]	; (8016470 <xTaskPriorityDisinherit+0x104>)
 801643a:	6013      	str	r3, [r2, #0]
 801643c:	693b      	ldr	r3, [r7, #16]
 801643e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8016440:	4613      	mov	r3, r2
 8016442:	009b      	lsls	r3, r3, #2
 8016444:	4413      	add	r3, r2
 8016446:	009b      	lsls	r3, r3, #2
 8016448:	4a08      	ldr	r2, [pc, #32]	; (801646c <xTaskPriorityDisinherit+0x100>)
 801644a:	441a      	add	r2, r3
 801644c:	693b      	ldr	r3, [r7, #16]
 801644e:	3304      	adds	r3, #4
 8016450:	4619      	mov	r1, r3
 8016452:	4610      	mov	r0, r2
 8016454:	f7fd fef8 	bl	8014248 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8016458:	2301      	movs	r3, #1
 801645a:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 801645c:	697b      	ldr	r3, [r7, #20]
	}
 801645e:	4618      	mov	r0, r3
 8016460:	3718      	adds	r7, #24
 8016462:	46bd      	mov	sp, r7
 8016464:	bd80      	pop	{r7, pc}
 8016466:	bf00      	nop
 8016468:	20003e38 	.word	0x20003e38
 801646c:	20003e3c 	.word	0x20003e3c
 8016470:	20003f40 	.word	0x20003f40

08016474 <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void *pvTaskIncrementMutexHeldCount( void )
	{
 8016474:	b480      	push	{r7}
 8016476:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 8016478:	4b07      	ldr	r3, [pc, #28]	; (8016498 <pvTaskIncrementMutexHeldCount+0x24>)
 801647a:	681b      	ldr	r3, [r3, #0]
 801647c:	2b00      	cmp	r3, #0
 801647e:	d004      	beq.n	801648a <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 8016480:	4b05      	ldr	r3, [pc, #20]	; (8016498 <pvTaskIncrementMutexHeldCount+0x24>)
 8016482:	681b      	ldr	r3, [r3, #0]
 8016484:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8016486:	3201      	adds	r2, #1
 8016488:	649a      	str	r2, [r3, #72]	; 0x48
		}

		return pxCurrentTCB;
 801648a:	4b03      	ldr	r3, [pc, #12]	; (8016498 <pvTaskIncrementMutexHeldCount+0x24>)
 801648c:	681b      	ldr	r3, [r3, #0]
	}
 801648e:	4618      	mov	r0, r3
 8016490:	46bd      	mov	sp, r7
 8016492:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016496:	4770      	bx	lr
 8016498:	20003e38 	.word	0x20003e38

0801649c <prvAddCurrentTaskToDelayedList>:
#endif /* configUSE_TASK_NOTIFICATIONS */
/*-----------------------------------------------------------*/


static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 801649c:	b580      	push	{r7, lr}
 801649e:	b084      	sub	sp, #16
 80164a0:	af00      	add	r7, sp, #0
 80164a2:	6078      	str	r0, [r7, #4]
 80164a4:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 80164a6:	4b29      	ldr	r3, [pc, #164]	; (801654c <prvAddCurrentTaskToDelayedList+0xb0>)
 80164a8:	681b      	ldr	r3, [r3, #0]
 80164aa:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80164ac:	4b28      	ldr	r3, [pc, #160]	; (8016550 <prvAddCurrentTaskToDelayedList+0xb4>)
 80164ae:	681b      	ldr	r3, [r3, #0]
 80164b0:	3304      	adds	r3, #4
 80164b2:	4618      	mov	r0, r3
 80164b4:	f7fd ff25 	bl	8014302 <uxListRemove>
 80164b8:	4603      	mov	r3, r0
 80164ba:	2b00      	cmp	r3, #0
 80164bc:	d10b      	bne.n	80164d6 <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority );
 80164be:	4b24      	ldr	r3, [pc, #144]	; (8016550 <prvAddCurrentTaskToDelayedList+0xb4>)
 80164c0:	681b      	ldr	r3, [r3, #0]
 80164c2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80164c4:	2201      	movs	r2, #1
 80164c6:	fa02 f303 	lsl.w	r3, r2, r3
 80164ca:	43da      	mvns	r2, r3
 80164cc:	4b21      	ldr	r3, [pc, #132]	; (8016554 <prvAddCurrentTaskToDelayedList+0xb8>)
 80164ce:	681b      	ldr	r3, [r3, #0]
 80164d0:	4013      	ands	r3, r2
 80164d2:	4a20      	ldr	r2, [pc, #128]	; (8016554 <prvAddCurrentTaskToDelayedList+0xb8>)
 80164d4:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 80164d6:	687b      	ldr	r3, [r7, #4]
 80164d8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80164dc:	d10a      	bne.n	80164f4 <prvAddCurrentTaskToDelayedList+0x58>
 80164de:	683b      	ldr	r3, [r7, #0]
 80164e0:	2b00      	cmp	r3, #0
 80164e2:	d007      	beq.n	80164f4 <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80164e4:	4b1a      	ldr	r3, [pc, #104]	; (8016550 <prvAddCurrentTaskToDelayedList+0xb4>)
 80164e6:	681b      	ldr	r3, [r3, #0]
 80164e8:	3304      	adds	r3, #4
 80164ea:	4619      	mov	r1, r3
 80164ec:	481a      	ldr	r0, [pc, #104]	; (8016558 <prvAddCurrentTaskToDelayedList+0xbc>)
 80164ee:	f7fd feab 	bl	8014248 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 80164f2:	e026      	b.n	8016542 <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 80164f4:	68fa      	ldr	r2, [r7, #12]
 80164f6:	687b      	ldr	r3, [r7, #4]
 80164f8:	4413      	add	r3, r2
 80164fa:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 80164fc:	4b14      	ldr	r3, [pc, #80]	; (8016550 <prvAddCurrentTaskToDelayedList+0xb4>)
 80164fe:	681b      	ldr	r3, [r3, #0]
 8016500:	68ba      	ldr	r2, [r7, #8]
 8016502:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8016504:	68ba      	ldr	r2, [r7, #8]
 8016506:	68fb      	ldr	r3, [r7, #12]
 8016508:	429a      	cmp	r2, r3
 801650a:	d209      	bcs.n	8016520 <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 801650c:	4b13      	ldr	r3, [pc, #76]	; (801655c <prvAddCurrentTaskToDelayedList+0xc0>)
 801650e:	681a      	ldr	r2, [r3, #0]
 8016510:	4b0f      	ldr	r3, [pc, #60]	; (8016550 <prvAddCurrentTaskToDelayedList+0xb4>)
 8016512:	681b      	ldr	r3, [r3, #0]
 8016514:	3304      	adds	r3, #4
 8016516:	4619      	mov	r1, r3
 8016518:	4610      	mov	r0, r2
 801651a:	f7fd feb9 	bl	8014290 <vListInsert>
}
 801651e:	e010      	b.n	8016542 <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8016520:	4b0f      	ldr	r3, [pc, #60]	; (8016560 <prvAddCurrentTaskToDelayedList+0xc4>)
 8016522:	681a      	ldr	r2, [r3, #0]
 8016524:	4b0a      	ldr	r3, [pc, #40]	; (8016550 <prvAddCurrentTaskToDelayedList+0xb4>)
 8016526:	681b      	ldr	r3, [r3, #0]
 8016528:	3304      	adds	r3, #4
 801652a:	4619      	mov	r1, r3
 801652c:	4610      	mov	r0, r2
 801652e:	f7fd feaf 	bl	8014290 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8016532:	4b0c      	ldr	r3, [pc, #48]	; (8016564 <prvAddCurrentTaskToDelayedList+0xc8>)
 8016534:	681b      	ldr	r3, [r3, #0]
 8016536:	68ba      	ldr	r2, [r7, #8]
 8016538:	429a      	cmp	r2, r3
 801653a:	d202      	bcs.n	8016542 <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 801653c:	4a09      	ldr	r2, [pc, #36]	; (8016564 <prvAddCurrentTaskToDelayedList+0xc8>)
 801653e:	68bb      	ldr	r3, [r7, #8]
 8016540:	6013      	str	r3, [r2, #0]
}
 8016542:	bf00      	nop
 8016544:	3710      	adds	r7, #16
 8016546:	46bd      	mov	sp, r7
 8016548:	bd80      	pop	{r7, pc}
 801654a:	bf00      	nop
 801654c:	20003f3c 	.word	0x20003f3c
 8016550:	20003e38 	.word	0x20003e38
 8016554:	20003f40 	.word	0x20003f40
 8016558:	20003f24 	.word	0x20003f24
 801655c:	20003ef4 	.word	0x20003ef4
 8016560:	20003ef0 	.word	0x20003ef0
 8016564:	20003f58 	.word	0x20003f58

08016568 <netconn_apimsg>:
 * @param apimsg a struct containing the function to call and its parameters
 * @return ERR_OK if the function was called, another err_t if not
 */
static err_t
netconn_apimsg(tcpip_callback_fn fn, struct api_msg *apimsg)
{
 8016568:	b580      	push	{r7, lr}
 801656a:	b084      	sub	sp, #16
 801656c:	af00      	add	r7, sp, #0
 801656e:	6078      	str	r0, [r7, #4]
 8016570:	6039      	str	r1, [r7, #0]

#if LWIP_NETCONN_SEM_PER_THREAD
  apimsg->op_completed_sem = LWIP_NETCONN_THREAD_SEM_GET();
#endif /* LWIP_NETCONN_SEM_PER_THREAD */

  err = tcpip_send_msg_wait_sem(fn, apimsg, LWIP_API_MSG_SEM(apimsg));
 8016572:	683b      	ldr	r3, [r7, #0]
 8016574:	681b      	ldr	r3, [r3, #0]
 8016576:	330c      	adds	r3, #12
 8016578:	461a      	mov	r2, r3
 801657a:	6839      	ldr	r1, [r7, #0]
 801657c:	6878      	ldr	r0, [r7, #4]
 801657e:	f002 f943 	bl	8018808 <tcpip_send_msg_wait_sem>
 8016582:	4603      	mov	r3, r0
 8016584:	73fb      	strb	r3, [r7, #15]
  if (err == ERR_OK) {
 8016586:	f997 300f 	ldrsb.w	r3, [r7, #15]
 801658a:	2b00      	cmp	r3, #0
 801658c:	d103      	bne.n	8016596 <netconn_apimsg+0x2e>
    return apimsg->err;
 801658e:	683b      	ldr	r3, [r7, #0]
 8016590:	f993 3004 	ldrsb.w	r3, [r3, #4]
 8016594:	e001      	b.n	801659a <netconn_apimsg+0x32>
  }
  return err;
 8016596:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 801659a:	4618      	mov	r0, r3
 801659c:	3710      	adds	r7, #16
 801659e:	46bd      	mov	sp, r7
 80165a0:	bd80      	pop	{r7, pc}
	...

080165a4 <netconn_new_with_proto_and_callback>:
 * @return a newly allocated struct netconn or
 *         NULL on memory error
 */
struct netconn*
netconn_new_with_proto_and_callback(enum netconn_type t, u8_t proto, netconn_callback callback)
{
 80165a4:	b580      	push	{r7, lr}
 80165a6:	b08a      	sub	sp, #40	; 0x28
 80165a8:	af00      	add	r7, sp, #0
 80165aa:	4603      	mov	r3, r0
 80165ac:	603a      	str	r2, [r7, #0]
 80165ae:	71fb      	strb	r3, [r7, #7]
 80165b0:	460b      	mov	r3, r1
 80165b2:	71bb      	strb	r3, [r7, #6]
  struct netconn *conn;
  API_MSG_VAR_DECLARE(msg);
  API_MSG_VAR_ALLOC_RETURN_NULL(msg);

  conn = netconn_alloc(t, callback);
 80165b4:	79fb      	ldrb	r3, [r7, #7]
 80165b6:	6839      	ldr	r1, [r7, #0]
 80165b8:	4618      	mov	r0, r3
 80165ba:	f000 ff87 	bl	80174cc <netconn_alloc>
 80165be:	6278      	str	r0, [r7, #36]	; 0x24
  if (conn != NULL) {
 80165c0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80165c2:	2b00      	cmp	r3, #0
 80165c4:	d054      	beq.n	8016670 <netconn_new_with_proto_and_callback+0xcc>
    err_t err;

    API_MSG_VAR_REF(msg).msg.n.proto = proto;
 80165c6:	79bb      	ldrb	r3, [r7, #6]
 80165c8:	753b      	strb	r3, [r7, #20]
    API_MSG_VAR_REF(msg).conn = conn;
 80165ca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80165cc:	60fb      	str	r3, [r7, #12]
    err = netconn_apimsg(lwip_netconn_do_newconn, &API_MSG_VAR_REF(msg));
 80165ce:	f107 030c 	add.w	r3, r7, #12
 80165d2:	4619      	mov	r1, r3
 80165d4:	4829      	ldr	r0, [pc, #164]	; (801667c <netconn_new_with_proto_and_callback+0xd8>)
 80165d6:	f7ff ffc7 	bl	8016568 <netconn_apimsg>
 80165da:	4603      	mov	r3, r0
 80165dc:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    if (err != ERR_OK) {
 80165e0:	f997 3023 	ldrsb.w	r3, [r7, #35]	; 0x23
 80165e4:	2b00      	cmp	r3, #0
 80165e6:	d043      	beq.n	8016670 <netconn_new_with_proto_and_callback+0xcc>
      LWIP_ASSERT("freeing conn without freeing pcb", conn->pcb.tcp == NULL);
 80165e8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80165ea:	685b      	ldr	r3, [r3, #4]
 80165ec:	2b00      	cmp	r3, #0
 80165ee:	d005      	beq.n	80165fc <netconn_new_with_proto_and_callback+0x58>
 80165f0:	4b23      	ldr	r3, [pc, #140]	; (8016680 <netconn_new_with_proto_and_callback+0xdc>)
 80165f2:	2289      	movs	r2, #137	; 0x89
 80165f4:	4923      	ldr	r1, [pc, #140]	; (8016684 <netconn_new_with_proto_and_callback+0xe0>)
 80165f6:	4824      	ldr	r0, [pc, #144]	; (8016688 <netconn_new_with_proto_and_callback+0xe4>)
 80165f8:	f00d ff9e 	bl	8024538 <iprintf>
      LWIP_ASSERT("conn has no recvmbox", sys_mbox_valid(&conn->recvmbox));
 80165fc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80165fe:	3310      	adds	r3, #16
 8016600:	4618      	mov	r0, r3
 8016602:	f00c f861 	bl	80226c8 <sys_mbox_valid>
 8016606:	4603      	mov	r3, r0
 8016608:	2b00      	cmp	r3, #0
 801660a:	d105      	bne.n	8016618 <netconn_new_with_proto_and_callback+0x74>
 801660c:	4b1c      	ldr	r3, [pc, #112]	; (8016680 <netconn_new_with_proto_and_callback+0xdc>)
 801660e:	228a      	movs	r2, #138	; 0x8a
 8016610:	491e      	ldr	r1, [pc, #120]	; (801668c <netconn_new_with_proto_and_callback+0xe8>)
 8016612:	481d      	ldr	r0, [pc, #116]	; (8016688 <netconn_new_with_proto_and_callback+0xe4>)
 8016614:	f00d ff90 	bl	8024538 <iprintf>
#if LWIP_TCP
      LWIP_ASSERT("conn->acceptmbox shouldn't exist", !sys_mbox_valid(&conn->acceptmbox));
 8016618:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801661a:	3314      	adds	r3, #20
 801661c:	4618      	mov	r0, r3
 801661e:	f00c f853 	bl	80226c8 <sys_mbox_valid>
 8016622:	4603      	mov	r3, r0
 8016624:	2b00      	cmp	r3, #0
 8016626:	d005      	beq.n	8016634 <netconn_new_with_proto_and_callback+0x90>
 8016628:	4b15      	ldr	r3, [pc, #84]	; (8016680 <netconn_new_with_proto_and_callback+0xdc>)
 801662a:	228c      	movs	r2, #140	; 0x8c
 801662c:	4918      	ldr	r1, [pc, #96]	; (8016690 <netconn_new_with_proto_and_callback+0xec>)
 801662e:	4816      	ldr	r0, [pc, #88]	; (8016688 <netconn_new_with_proto_and_callback+0xe4>)
 8016630:	f00d ff82 	bl	8024538 <iprintf>
#endif /* LWIP_TCP */
#if !LWIP_NETCONN_SEM_PER_THREAD
      LWIP_ASSERT("conn has no op_completed", sys_sem_valid(&conn->op_completed));
 8016634:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8016636:	330c      	adds	r3, #12
 8016638:	4618      	mov	r0, r3
 801663a:	f00c f8d4 	bl	80227e6 <sys_sem_valid>
 801663e:	4603      	mov	r3, r0
 8016640:	2b00      	cmp	r3, #0
 8016642:	d105      	bne.n	8016650 <netconn_new_with_proto_and_callback+0xac>
 8016644:	4b0e      	ldr	r3, [pc, #56]	; (8016680 <netconn_new_with_proto_and_callback+0xdc>)
 8016646:	228f      	movs	r2, #143	; 0x8f
 8016648:	4912      	ldr	r1, [pc, #72]	; (8016694 <netconn_new_with_proto_and_callback+0xf0>)
 801664a:	480f      	ldr	r0, [pc, #60]	; (8016688 <netconn_new_with_proto_and_callback+0xe4>)
 801664c:	f00d ff74 	bl	8024538 <iprintf>
      sys_sem_free(&conn->op_completed);
 8016650:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8016652:	330c      	adds	r3, #12
 8016654:	4618      	mov	r0, r3
 8016656:	f00c f8b9 	bl	80227cc <sys_sem_free>
#endif /* !LWIP_NETCONN_SEM_PER_THREAD */
      sys_mbox_free(&conn->recvmbox);
 801665a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801665c:	3310      	adds	r3, #16
 801665e:	4618      	mov	r0, r3
 8016660:	f00b ff96 	bl	8022590 <sys_mbox_free>
      memp_free(MEMP_NETCONN, conn);
 8016664:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8016666:	2007      	movs	r0, #7
 8016668:	f005 f8ac 	bl	801b7c4 <memp_free>
      API_MSG_VAR_FREE(msg);
      return NULL;
 801666c:	2300      	movs	r3, #0
 801666e:	e000      	b.n	8016672 <netconn_new_with_proto_and_callback+0xce>
    }
  }
  API_MSG_VAR_FREE(msg);
  return conn;
 8016670:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8016672:	4618      	mov	r0, r3
 8016674:	3728      	adds	r7, #40	; 0x28
 8016676:	46bd      	mov	sp, r7
 8016678:	bd80      	pop	{r7, pc}
 801667a:	bf00      	nop
 801667c:	08017475 	.word	0x08017475
 8016680:	08024ed4 	.word	0x08024ed4
 8016684:	08024f08 	.word	0x08024f08
 8016688:	08024f2c 	.word	0x08024f2c
 801668c:	08024f54 	.word	0x08024f54
 8016690:	08024f6c 	.word	0x08024f6c
 8016694:	08024f90 	.word	0x08024f90

08016698 <netconn_delete>:
 * @param conn the netconn to delete
 * @return ERR_OK if the connection was deleted
 */
err_t
netconn_delete(struct netconn *conn)
{
 8016698:	b580      	push	{r7, lr}
 801669a:	b088      	sub	sp, #32
 801669c:	af00      	add	r7, sp, #0
 801669e:	6078      	str	r0, [r7, #4]
  err_t err;
  API_MSG_VAR_DECLARE(msg);

  /* No ASSERT here because possible to get a (conn == NULL) if we got an accept error */
  if (conn == NULL) {
 80166a0:	687b      	ldr	r3, [r7, #4]
 80166a2:	2b00      	cmp	r3, #0
 80166a4:	d101      	bne.n	80166aa <netconn_delete+0x12>
    return ERR_OK;
 80166a6:	2300      	movs	r3, #0
 80166a8:	e016      	b.n	80166d8 <netconn_delete+0x40>
  }

  API_MSG_VAR_ALLOC(msg);
  API_MSG_VAR_REF(msg).conn = conn;
 80166aa:	687b      	ldr	r3, [r7, #4]
 80166ac:	60bb      	str	r3, [r7, #8]
  /* get the time we started, which is later compared to
     sys_now() + conn->send_timeout */
  API_MSG_VAR_REF(msg).msg.sd.time_started = sys_now();
#else /* LWIP_SO_SNDTIMEO || LWIP_SO_LINGER */
#if LWIP_TCP
  API_MSG_VAR_REF(msg).msg.sd.polls_left =
 80166ae:	2329      	movs	r3, #41	; 0x29
 80166b0:	747b      	strb	r3, [r7, #17]
    ((LWIP_TCP_CLOSE_TIMEOUT_MS_DEFAULT + TCP_SLOW_INTERVAL - 1) / TCP_SLOW_INTERVAL) + 1;
#endif /* LWIP_TCP */
#endif /* LWIP_SO_SNDTIMEO || LWIP_SO_LINGER */
  err = netconn_apimsg(lwip_netconn_do_delconn, &API_MSG_VAR_REF(msg));
 80166b2:	f107 0308 	add.w	r3, r7, #8
 80166b6:	4619      	mov	r1, r3
 80166b8:	4809      	ldr	r0, [pc, #36]	; (80166e0 <netconn_delete+0x48>)
 80166ba:	f7ff ff55 	bl	8016568 <netconn_apimsg>
 80166be:	4603      	mov	r3, r0
 80166c0:	77fb      	strb	r3, [r7, #31]
  API_MSG_VAR_FREE(msg);

  if (err != ERR_OK) {
 80166c2:	f997 301f 	ldrsb.w	r3, [r7, #31]
 80166c6:	2b00      	cmp	r3, #0
 80166c8:	d002      	beq.n	80166d0 <netconn_delete+0x38>
    return err;
 80166ca:	f997 301f 	ldrsb.w	r3, [r7, #31]
 80166ce:	e003      	b.n	80166d8 <netconn_delete+0x40>
  }

  netconn_free(conn);
 80166d0:	6878      	ldr	r0, [r7, #4]
 80166d2:	f000 ff6b 	bl	80175ac <netconn_free>

  return ERR_OK;
 80166d6:	2300      	movs	r3, #0
}
 80166d8:	4618      	mov	r0, r3
 80166da:	3720      	adds	r7, #32
 80166dc:	46bd      	mov	sp, r7
 80166de:	bd80      	pop	{r7, pc}
 80166e0:	08017a31 	.word	0x08017a31

080166e4 <netconn_bind>:
 * @param port the local port to bind the netconn to (not used for RAW)
 * @return ERR_OK if bound, any other err_t on failure
 */
err_t
netconn_bind(struct netconn *conn, const ip_addr_t *addr, u16_t port)
{
 80166e4:	b580      	push	{r7, lr}
 80166e6:	b08a      	sub	sp, #40	; 0x28
 80166e8:	af00      	add	r7, sp, #0
 80166ea:	60f8      	str	r0, [r7, #12]
 80166ec:	60b9      	str	r1, [r7, #8]
 80166ee:	4613      	mov	r3, r2
 80166f0:	80fb      	strh	r3, [r7, #6]
  API_MSG_VAR_DECLARE(msg);
  err_t err;
  
  LWIP_ERROR("netconn_bind: invalid conn", (conn != NULL), return ERR_ARG;);
 80166f2:	68fb      	ldr	r3, [r7, #12]
 80166f4:	2b00      	cmp	r3, #0
 80166f6:	d108      	bne.n	801670a <netconn_bind+0x26>
 80166f8:	4b11      	ldr	r3, [pc, #68]	; (8016740 <netconn_bind+0x5c>)
 80166fa:	22ff      	movs	r2, #255	; 0xff
 80166fc:	4911      	ldr	r1, [pc, #68]	; (8016744 <netconn_bind+0x60>)
 80166fe:	4812      	ldr	r0, [pc, #72]	; (8016748 <netconn_bind+0x64>)
 8016700:	f00d ff1a 	bl	8024538 <iprintf>
 8016704:	f06f 030f 	mvn.w	r3, #15
 8016708:	e015      	b.n	8016736 <netconn_bind+0x52>

#if LWIP_IPV4
  /* Don't propagate NULL pointer (IP_ADDR_ANY alias) to subsequent functions */
  if (addr == NULL) {
 801670a:	68bb      	ldr	r3, [r7, #8]
 801670c:	2b00      	cmp	r3, #0
 801670e:	d101      	bne.n	8016714 <netconn_bind+0x30>
    addr = IP4_ADDR_ANY;
 8016710:	4b0e      	ldr	r3, [pc, #56]	; (801674c <netconn_bind+0x68>)
 8016712:	60bb      	str	r3, [r7, #8]
    addr = IP_ANY_TYPE;
  }
#endif /* LWIP_IPV4 && LWIP_IPV6 */

  API_MSG_VAR_ALLOC(msg);
  API_MSG_VAR_REF(msg).conn = conn;
 8016714:	68fb      	ldr	r3, [r7, #12]
 8016716:	613b      	str	r3, [r7, #16]
  API_MSG_VAR_REF(msg).msg.bc.ipaddr = API_MSG_VAR_REF(addr);
 8016718:	68bb      	ldr	r3, [r7, #8]
 801671a:	61bb      	str	r3, [r7, #24]
  API_MSG_VAR_REF(msg).msg.bc.port = port;
 801671c:	88fb      	ldrh	r3, [r7, #6]
 801671e:	83bb      	strh	r3, [r7, #28]
  err = netconn_apimsg(lwip_netconn_do_bind, &API_MSG_VAR_REF(msg));
 8016720:	f107 0310 	add.w	r3, r7, #16
 8016724:	4619      	mov	r1, r3
 8016726:	480a      	ldr	r0, [pc, #40]	; (8016750 <netconn_bind+0x6c>)
 8016728:	f7ff ff1e 	bl	8016568 <netconn_apimsg>
 801672c:	4603      	mov	r3, r0
 801672e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  API_MSG_VAR_FREE(msg);

  return err;
 8016732:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
}
 8016736:	4618      	mov	r0, r3
 8016738:	3728      	adds	r7, #40	; 0x28
 801673a:	46bd      	mov	sp, r7
 801673c:	bd80      	pop	{r7, pc}
 801673e:	bf00      	nop
 8016740:	08024ed4 	.word	0x08024ed4
 8016744:	0802500c 	.word	0x0802500c
 8016748:	08024f2c 	.word	0x08024f2c
 801674c:	08029b00 	.word	0x08029b00
 8016750:	08017c35 	.word	0x08017c35

08016754 <netconn_listen_with_backlog>:
 * @return ERR_OK if the netconn was set to listen (UDP and RAW netconns
 *         don't return any error (yet?))
 */
err_t
netconn_listen_with_backlog(struct netconn *conn, u8_t backlog)
{
 8016754:	b580      	push	{r7, lr}
 8016756:	b088      	sub	sp, #32
 8016758:	af00      	add	r7, sp, #0
 801675a:	6078      	str	r0, [r7, #4]
 801675c:	460b      	mov	r3, r1
 801675e:	70fb      	strb	r3, [r7, #3]
  err_t err;

  /* This does no harm. If TCP_LISTEN_BACKLOG is off, backlog is unused. */
  LWIP_UNUSED_ARG(backlog);

  LWIP_ERROR("netconn_listen: invalid conn", (conn != NULL), return ERR_ARG;);
 8016760:	687b      	ldr	r3, [r7, #4]
 8016762:	2b00      	cmp	r3, #0
 8016764:	d109      	bne.n	801677a <netconn_listen_with_backlog+0x26>
 8016766:	4b0d      	ldr	r3, [pc, #52]	; (801679c <netconn_listen_with_backlog+0x48>)
 8016768:	f44f 72b4 	mov.w	r2, #360	; 0x168
 801676c:	490c      	ldr	r1, [pc, #48]	; (80167a0 <netconn_listen_with_backlog+0x4c>)
 801676e:	480d      	ldr	r0, [pc, #52]	; (80167a4 <netconn_listen_with_backlog+0x50>)
 8016770:	f00d fee2 	bl	8024538 <iprintf>
 8016774:	f06f 030f 	mvn.w	r3, #15
 8016778:	e00b      	b.n	8016792 <netconn_listen_with_backlog+0x3e>

  API_MSG_VAR_ALLOC(msg);
  API_MSG_VAR_REF(msg).conn = conn;
 801677a:	687b      	ldr	r3, [r7, #4]
 801677c:	60bb      	str	r3, [r7, #8]
#if TCP_LISTEN_BACKLOG
  API_MSG_VAR_REF(msg).msg.lb.backlog = backlog;
#endif /* TCP_LISTEN_BACKLOG */
  err = netconn_apimsg(lwip_netconn_do_listen, &API_MSG_VAR_REF(msg));
 801677e:	f107 0308 	add.w	r3, r7, #8
 8016782:	4619      	mov	r1, r3
 8016784:	4808      	ldr	r0, [pc, #32]	; (80167a8 <netconn_listen_with_backlog+0x54>)
 8016786:	f7ff feef 	bl	8016568 <netconn_apimsg>
 801678a:	4603      	mov	r3, r0
 801678c:	77fb      	strb	r3, [r7, #31]
  API_MSG_VAR_FREE(msg);

  return err;
 801678e:	f997 301f 	ldrsb.w	r3, [r7, #31]
#else /* LWIP_TCP */
  LWIP_UNUSED_ARG(conn);
  LWIP_UNUSED_ARG(backlog);
  return ERR_ARG;
#endif /* LWIP_TCP */
}
 8016792:	4618      	mov	r0, r3
 8016794:	3720      	adds	r7, #32
 8016796:	46bd      	mov	sp, r7
 8016798:	bd80      	pop	{r7, pc}
 801679a:	bf00      	nop
 801679c:	08024ed4 	.word	0x08024ed4
 80167a0:	0802506c 	.word	0x0802506c
 80167a4:	08024f2c 	.word	0x08024f2c
 80167a8:	08017cf5 	.word	0x08017cf5

080167ac <netconn_accept>:
 * @return ERR_OK if a new connection has been received or an error
 *                code otherwise
 */
err_t
netconn_accept(struct netconn *conn, struct netconn **new_conn)
{
 80167ac:	b580      	push	{r7, lr}
 80167ae:	b086      	sub	sp, #24
 80167b0:	af00      	add	r7, sp, #0
 80167b2:	6078      	str	r0, [r7, #4]
 80167b4:	6039      	str	r1, [r7, #0]
  struct netconn *newconn;
#if TCP_LISTEN_BACKLOG
  API_MSG_VAR_DECLARE(msg);
#endif /* TCP_LISTEN_BACKLOG */

  LWIP_ERROR("netconn_accept: invalid pointer",    (new_conn != NULL),                  return ERR_ARG;);
 80167b6:	683b      	ldr	r3, [r7, #0]
 80167b8:	2b00      	cmp	r3, #0
 80167ba:	d109      	bne.n	80167d0 <netconn_accept+0x24>
 80167bc:	4b34      	ldr	r3, [pc, #208]	; (8016890 <netconn_accept+0xe4>)
 80167be:	f240 128d 	movw	r2, #397	; 0x18d
 80167c2:	4934      	ldr	r1, [pc, #208]	; (8016894 <netconn_accept+0xe8>)
 80167c4:	4834      	ldr	r0, [pc, #208]	; (8016898 <netconn_accept+0xec>)
 80167c6:	f00d feb7 	bl	8024538 <iprintf>
 80167ca:	f06f 030f 	mvn.w	r3, #15
 80167ce:	e05b      	b.n	8016888 <netconn_accept+0xdc>
  *new_conn = NULL;
 80167d0:	683b      	ldr	r3, [r7, #0]
 80167d2:	2200      	movs	r2, #0
 80167d4:	601a      	str	r2, [r3, #0]
  LWIP_ERROR("netconn_accept: invalid conn",       (conn != NULL),                      return ERR_ARG;);
 80167d6:	687b      	ldr	r3, [r7, #4]
 80167d8:	2b00      	cmp	r3, #0
 80167da:	d109      	bne.n	80167f0 <netconn_accept+0x44>
 80167dc:	4b2c      	ldr	r3, [pc, #176]	; (8016890 <netconn_accept+0xe4>)
 80167de:	f240 128f 	movw	r2, #399	; 0x18f
 80167e2:	492e      	ldr	r1, [pc, #184]	; (801689c <netconn_accept+0xf0>)
 80167e4:	482c      	ldr	r0, [pc, #176]	; (8016898 <netconn_accept+0xec>)
 80167e6:	f00d fea7 	bl	8024538 <iprintf>
 80167ea:	f06f 030f 	mvn.w	r3, #15
 80167ee:	e04b      	b.n	8016888 <netconn_accept+0xdc>

  if (ERR_IS_FATAL(conn->last_err)) {
 80167f0:	687b      	ldr	r3, [r7, #4]
 80167f2:	f993 3008 	ldrsb.w	r3, [r3, #8]
 80167f6:	f113 0f0c 	cmn.w	r3, #12
 80167fa:	da03      	bge.n	8016804 <netconn_accept+0x58>
    /* don't recv on fatal errors: this might block the application task
       waiting on acceptmbox forever! */
    return conn->last_err;
 80167fc:	687b      	ldr	r3, [r7, #4]
 80167fe:	f993 3008 	ldrsb.w	r3, [r3, #8]
 8016802:	e041      	b.n	8016888 <netconn_accept+0xdc>
  }
  if (!sys_mbox_valid(&conn->acceptmbox)) {
 8016804:	687b      	ldr	r3, [r7, #4]
 8016806:	3314      	adds	r3, #20
 8016808:	4618      	mov	r0, r3
 801680a:	f00b ff5d 	bl	80226c8 <sys_mbox_valid>
 801680e:	4603      	mov	r3, r0
 8016810:	2b00      	cmp	r3, #0
 8016812:	d102      	bne.n	801681a <netconn_accept+0x6e>
    return ERR_CLSD;
 8016814:	f06f 030e 	mvn.w	r3, #14
 8016818:	e036      	b.n	8016888 <netconn_accept+0xdc>
    API_MSG_VAR_FREE(msg);
#endif /* TCP_LISTEN_BACKLOG */
    return ERR_TIMEOUT;
  }
#else
  sys_arch_mbox_fetch(&conn->acceptmbox, &accept_ptr, 0);
 801681a:	687b      	ldr	r3, [r7, #4]
 801681c:	3314      	adds	r3, #20
 801681e:	f107 010c 	add.w	r1, r7, #12
 8016822:	2200      	movs	r2, #0
 8016824:	4618      	mov	r0, r3
 8016826:	f00b fef4 	bl	8022612 <sys_arch_mbox_fetch>
#endif /* LWIP_SO_RCVTIMEO*/
  newconn = (struct netconn *)accept_ptr;
 801682a:	68fb      	ldr	r3, [r7, #12]
 801682c:	617b      	str	r3, [r7, #20]
  /* Register event with callback */
  API_EVENT(conn, NETCONN_EVT_RCVMINUS, 0);
 801682e:	687b      	ldr	r3, [r7, #4]
 8016830:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8016832:	2b00      	cmp	r3, #0
 8016834:	d005      	beq.n	8016842 <netconn_accept+0x96>
 8016836:	687b      	ldr	r3, [r7, #4]
 8016838:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 801683a:	2200      	movs	r2, #0
 801683c:	2101      	movs	r1, #1
 801683e:	6878      	ldr	r0, [r7, #4]
 8016840:	4798      	blx	r3

  if (accept_ptr == &netconn_aborted) {
 8016842:	68fb      	ldr	r3, [r7, #12]
 8016844:	4a16      	ldr	r2, [pc, #88]	; (80168a0 <netconn_accept+0xf4>)
 8016846:	4293      	cmp	r3, r2
 8016848:	d102      	bne.n	8016850 <netconn_accept+0xa4>
    /* a connection has been aborted: out of pcbs or out of netconns during accept */
    /* @todo: set netconn error, but this would be fatal and thus block further accepts */
#if TCP_LISTEN_BACKLOG
    API_MSG_VAR_FREE(msg);
#endif /* TCP_LISTEN_BACKLOG */
    return ERR_ABRT;
 801684a:	f06f 030c 	mvn.w	r3, #12
 801684e:	e01b      	b.n	8016888 <netconn_accept+0xdc>
  }
  if (newconn == NULL) {
 8016850:	697b      	ldr	r3, [r7, #20]
 8016852:	2b00      	cmp	r3, #0
 8016854:	d114      	bne.n	8016880 <netconn_accept+0xd4>
    /* connection has been aborted */
    /* in this special case, we set the netconn error from application thread, as
       on a ready-to-accept listening netconn, there should not be anything running
       in tcpip_thread */
    NETCONN_SET_SAFE_ERR(conn, ERR_CLSD);
 8016856:	687b      	ldr	r3, [r7, #4]
 8016858:	2b00      	cmp	r3, #0
 801685a:	d00e      	beq.n	801687a <netconn_accept+0xce>
 801685c:	f00c f844 	bl	80228e8 <sys_arch_protect>
 8016860:	6138      	str	r0, [r7, #16]
 8016862:	687b      	ldr	r3, [r7, #4]
 8016864:	f993 3008 	ldrsb.w	r3, [r3, #8]
 8016868:	f113 0f0c 	cmn.w	r3, #12
 801686c:	db02      	blt.n	8016874 <netconn_accept+0xc8>
 801686e:	687b      	ldr	r3, [r7, #4]
 8016870:	22f1      	movs	r2, #241	; 0xf1
 8016872:	721a      	strb	r2, [r3, #8]
 8016874:	6938      	ldr	r0, [r7, #16]
 8016876:	f00c f845 	bl	8022904 <sys_arch_unprotect>
#if TCP_LISTEN_BACKLOG
    API_MSG_VAR_FREE(msg);
#endif /* TCP_LISTEN_BACKLOG */
    return ERR_CLSD;
 801687a:	f06f 030e 	mvn.w	r3, #14
 801687e:	e003      	b.n	8016888 <netconn_accept+0xdc>
  /* don't care for the return value of lwip_netconn_do_recv */
  netconn_apimsg(lwip_netconn_do_accepted, &API_MSG_VAR_REF(msg));
  API_MSG_VAR_FREE(msg);
#endif /* TCP_LISTEN_BACKLOG */

  *new_conn = newconn;
 8016880:	683b      	ldr	r3, [r7, #0]
 8016882:	697a      	ldr	r2, [r7, #20]
 8016884:	601a      	str	r2, [r3, #0]
  /* don't set conn->last_err: it's only ERR_OK, anyway */
  return ERR_OK;
 8016886:	2300      	movs	r3, #0
#else /* LWIP_TCP */
  LWIP_UNUSED_ARG(conn);
  LWIP_UNUSED_ARG(new_conn);
  return ERR_ARG;
#endif /* LWIP_TCP */
}
 8016888:	4618      	mov	r0, r3
 801688a:	3718      	adds	r7, #24
 801688c:	46bd      	mov	sp, r7
 801688e:	bd80      	pop	{r7, pc}
 8016890:	08024ed4 	.word	0x08024ed4
 8016894:	0802508c 	.word	0x0802508c
 8016898:	08024f2c 	.word	0x08024f2c
 801689c:	080250ac 	.word	0x080250ac
 80168a0:	20004470 	.word	0x20004470

080168a4 <netconn_recv_data>:
 * @return ERR_OK if data has been received, an error code otherwise (timeout,
 *                memory error or another error)
 */
static err_t
netconn_recv_data(struct netconn *conn, void **new_buf)
{
 80168a4:	b580      	push	{r7, lr}
 80168a6:	b08a      	sub	sp, #40	; 0x28
 80168a8:	af00      	add	r7, sp, #0
 80168aa:	6078      	str	r0, [r7, #4]
 80168ac:	6039      	str	r1, [r7, #0]
  void *buf = NULL;
 80168ae:	2300      	movs	r3, #0
 80168b0:	623b      	str	r3, [r7, #32]
#if LWIP_MPU_COMPATIBLE
  msg = NULL;
#endif
#endif /* LWIP_TCP */

  LWIP_ERROR("netconn_recv: invalid pointer", (new_buf != NULL), return ERR_ARG;);
 80168b2:	683b      	ldr	r3, [r7, #0]
 80168b4:	2b00      	cmp	r3, #0
 80168b6:	d109      	bne.n	80168cc <netconn_recv_data+0x28>
 80168b8:	4b5c      	ldr	r3, [pc, #368]	; (8016a2c <netconn_recv_data+0x188>)
 80168ba:	f240 12e7 	movw	r2, #487	; 0x1e7
 80168be:	495c      	ldr	r1, [pc, #368]	; (8016a30 <netconn_recv_data+0x18c>)
 80168c0:	485c      	ldr	r0, [pc, #368]	; (8016a34 <netconn_recv_data+0x190>)
 80168c2:	f00d fe39 	bl	8024538 <iprintf>
 80168c6:	f06f 030f 	mvn.w	r3, #15
 80168ca:	e0aa      	b.n	8016a22 <netconn_recv_data+0x17e>
  *new_buf = NULL;
 80168cc:	683b      	ldr	r3, [r7, #0]
 80168ce:	2200      	movs	r2, #0
 80168d0:	601a      	str	r2, [r3, #0]
  LWIP_ERROR("netconn_recv: invalid conn",    (conn != NULL),    return ERR_ARG;);
 80168d2:	687b      	ldr	r3, [r7, #4]
 80168d4:	2b00      	cmp	r3, #0
 80168d6:	d109      	bne.n	80168ec <netconn_recv_data+0x48>
 80168d8:	4b54      	ldr	r3, [pc, #336]	; (8016a2c <netconn_recv_data+0x188>)
 80168da:	f240 12e9 	movw	r2, #489	; 0x1e9
 80168de:	4956      	ldr	r1, [pc, #344]	; (8016a38 <netconn_recv_data+0x194>)
 80168e0:	4854      	ldr	r0, [pc, #336]	; (8016a34 <netconn_recv_data+0x190>)
 80168e2:	f00d fe29 	bl	8024538 <iprintf>
 80168e6:	f06f 030f 	mvn.w	r3, #15
 80168ea:	e09a      	b.n	8016a22 <netconn_recv_data+0x17e>
#if LWIP_TCP
#if (LWIP_UDP || LWIP_RAW)
  if (NETCONNTYPE_GROUP(conn->type) == NETCONN_TCP)
 80168ec:	687b      	ldr	r3, [r7, #4]
 80168ee:	781b      	ldrb	r3, [r3, #0]
 80168f0:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80168f4:	2b10      	cmp	r3, #16
 80168f6:	d115      	bne.n	8016924 <netconn_recv_data+0x80>
#endif /* (LWIP_UDP || LWIP_RAW) */
  {
    if (!sys_mbox_valid(&conn->recvmbox)) {
 80168f8:	687b      	ldr	r3, [r7, #4]
 80168fa:	3310      	adds	r3, #16
 80168fc:	4618      	mov	r0, r3
 80168fe:	f00b fee3 	bl	80226c8 <sys_mbox_valid>
 8016902:	4603      	mov	r3, r0
 8016904:	2b00      	cmp	r3, #0
 8016906:	d10d      	bne.n	8016924 <netconn_recv_data+0x80>
      /* This happens when calling this function after receiving FIN */
      return sys_mbox_valid(&conn->acceptmbox) ? ERR_CONN : ERR_CLSD;
 8016908:	687b      	ldr	r3, [r7, #4]
 801690a:	3314      	adds	r3, #20
 801690c:	4618      	mov	r0, r3
 801690e:	f00b fedb 	bl	80226c8 <sys_mbox_valid>
 8016912:	4603      	mov	r3, r0
 8016914:	2b00      	cmp	r3, #0
 8016916:	d002      	beq.n	801691e <netconn_recv_data+0x7a>
 8016918:	f06f 030a 	mvn.w	r3, #10
 801691c:	e081      	b.n	8016a22 <netconn_recv_data+0x17e>
 801691e:	f06f 030e 	mvn.w	r3, #14
 8016922:	e07e      	b.n	8016a22 <netconn_recv_data+0x17e>
    }
  }
#endif /* LWIP_TCP */
  LWIP_ERROR("netconn_recv: invalid recvmbox", sys_mbox_valid(&conn->recvmbox), return ERR_CONN;);
 8016924:	687b      	ldr	r3, [r7, #4]
 8016926:	3310      	adds	r3, #16
 8016928:	4618      	mov	r0, r3
 801692a:	f00b fecd 	bl	80226c8 <sys_mbox_valid>
 801692e:	4603      	mov	r3, r0
 8016930:	2b00      	cmp	r3, #0
 8016932:	d109      	bne.n	8016948 <netconn_recv_data+0xa4>
 8016934:	4b3d      	ldr	r3, [pc, #244]	; (8016a2c <netconn_recv_data+0x188>)
 8016936:	f240 12f5 	movw	r2, #501	; 0x1f5
 801693a:	4940      	ldr	r1, [pc, #256]	; (8016a3c <netconn_recv_data+0x198>)
 801693c:	483d      	ldr	r0, [pc, #244]	; (8016a34 <netconn_recv_data+0x190>)
 801693e:	f00d fdfb 	bl	8024538 <iprintf>
 8016942:	f06f 030a 	mvn.w	r3, #10
 8016946:	e06c      	b.n	8016a22 <netconn_recv_data+0x17e>

  if (ERR_IS_FATAL(conn->last_err)) {
 8016948:	687b      	ldr	r3, [r7, #4]
 801694a:	f993 3008 	ldrsb.w	r3, [r3, #8]
 801694e:	f113 0f0c 	cmn.w	r3, #12
 8016952:	da03      	bge.n	801695c <netconn_recv_data+0xb8>
    /* don't recv on fatal errors: this might block the application task
       waiting on recvmbox forever! */
    /* @todo: this does not allow us to fetch data that has been put into recvmbox
       before the fatal error occurred - is that a problem? */
    return conn->last_err;
 8016954:	687b      	ldr	r3, [r7, #4]
 8016956:	f993 3008 	ldrsb.w	r3, [r3, #8]
 801695a:	e062      	b.n	8016a22 <netconn_recv_data+0x17e>
    }
#endif /* LWIP_TCP */
    return ERR_TIMEOUT;
  }
#else
  sys_arch_mbox_fetch(&conn->recvmbox, &buf, 0);
 801695c:	687b      	ldr	r3, [r7, #4]
 801695e:	3310      	adds	r3, #16
 8016960:	f107 0120 	add.w	r1, r7, #32
 8016964:	2200      	movs	r2, #0
 8016966:	4618      	mov	r0, r3
 8016968:	f00b fe53 	bl	8022612 <sys_arch_mbox_fetch>
#endif /* LWIP_SO_RCVTIMEO*/

#if LWIP_TCP
#if (LWIP_UDP || LWIP_RAW)
  if (NETCONNTYPE_GROUP(conn->type) == NETCONN_TCP)
 801696c:	687b      	ldr	r3, [r7, #4]
 801696e:	781b      	ldrb	r3, [r3, #0]
 8016970:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8016974:	2b10      	cmp	r3, #16
 8016976:	d138      	bne.n	80169ea <netconn_recv_data+0x146>
#endif /* (LWIP_UDP || LWIP_RAW) */
  {
    /* Let the stack know that we have taken the data. */
    /* @todo: Speedup: Don't block and wait for the answer here
       (to prevent multiple thread-switches). */
    API_MSG_VAR_REF(msg).conn = conn;
 8016978:	687b      	ldr	r3, [r7, #4]
 801697a:	60fb      	str	r3, [r7, #12]
    if (buf != NULL) {
 801697c:	6a3b      	ldr	r3, [r7, #32]
 801697e:	2b00      	cmp	r3, #0
 8016980:	d003      	beq.n	801698a <netconn_recv_data+0xe6>
      API_MSG_VAR_REF(msg).msg.r.len = ((struct pbuf *)buf)->tot_len;
 8016982:	6a3b      	ldr	r3, [r7, #32]
 8016984:	891b      	ldrh	r3, [r3, #8]
 8016986:	617b      	str	r3, [r7, #20]
 8016988:	e001      	b.n	801698e <netconn_recv_data+0xea>
    } else {
      API_MSG_VAR_REF(msg).msg.r.len = 1;
 801698a:	2301      	movs	r3, #1
 801698c:	617b      	str	r3, [r7, #20]
    }

    /* don't care for the return value of lwip_netconn_do_recv */
    netconn_apimsg(lwip_netconn_do_recv, &API_MSG_VAR_REF(msg));
 801698e:	f107 030c 	add.w	r3, r7, #12
 8016992:	4619      	mov	r1, r3
 8016994:	482a      	ldr	r0, [pc, #168]	; (8016a40 <netconn_recv_data+0x19c>)
 8016996:	f7ff fde7 	bl	8016568 <netconn_apimsg>
    API_MSG_VAR_FREE(msg);

    /* If we are closed, we indicate that we no longer wish to use the socket */
    if (buf == NULL) {
 801699a:	6a3b      	ldr	r3, [r7, #32]
 801699c:	2b00      	cmp	r3, #0
 801699e:	d120      	bne.n	80169e2 <netconn_recv_data+0x13e>
      API_EVENT(conn, NETCONN_EVT_RCVMINUS, 0);
 80169a0:	687b      	ldr	r3, [r7, #4]
 80169a2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80169a4:	2b00      	cmp	r3, #0
 80169a6:	d005      	beq.n	80169b4 <netconn_recv_data+0x110>
 80169a8:	687b      	ldr	r3, [r7, #4]
 80169aa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80169ac:	2200      	movs	r2, #0
 80169ae:	2101      	movs	r1, #1
 80169b0:	6878      	ldr	r0, [r7, #4]
 80169b2:	4798      	blx	r3
      if (conn->pcb.ip == NULL) {
 80169b4:	687b      	ldr	r3, [r7, #4]
 80169b6:	685b      	ldr	r3, [r3, #4]
 80169b8:	2b00      	cmp	r3, #0
 80169ba:	d10b      	bne.n	80169d4 <netconn_recv_data+0x130>
        /* race condition: RST during recv */
        return conn->last_err == ERR_OK ? ERR_RST : conn->last_err;
 80169bc:	687b      	ldr	r3, [r7, #4]
 80169be:	f993 3008 	ldrsb.w	r3, [r3, #8]
 80169c2:	2b00      	cmp	r3, #0
 80169c4:	d003      	beq.n	80169ce <netconn_recv_data+0x12a>
 80169c6:	687b      	ldr	r3, [r7, #4]
 80169c8:	f993 3008 	ldrsb.w	r3, [r3, #8]
 80169cc:	e029      	b.n	8016a22 <netconn_recv_data+0x17e>
 80169ce:	f06f 030d 	mvn.w	r3, #13
 80169d2:	e026      	b.n	8016a22 <netconn_recv_data+0x17e>
      }
      /* RX side is closed, so deallocate the recvmbox */
      netconn_close_shutdown(conn, NETCONN_SHUT_RD);
 80169d4:	2101      	movs	r1, #1
 80169d6:	6878      	ldr	r0, [r7, #4]
 80169d8:	f000 f926 	bl	8016c28 <netconn_close_shutdown>
      /* Don' store ERR_CLSD as conn->err since we are only half-closed */
      return ERR_CLSD;
 80169dc:	f06f 030e 	mvn.w	r3, #14
 80169e0:	e01f      	b.n	8016a22 <netconn_recv_data+0x17e>
    }
    len = ((struct pbuf *)buf)->tot_len;
 80169e2:	6a3b      	ldr	r3, [r7, #32]
 80169e4:	891b      	ldrh	r3, [r3, #8]
 80169e6:	84fb      	strh	r3, [r7, #38]	; 0x26
 80169e8:	e00d      	b.n	8016a06 <netconn_recv_data+0x162>
#if LWIP_TCP && (LWIP_UDP || LWIP_RAW)
  else
#endif /* LWIP_TCP && (LWIP_UDP || LWIP_RAW) */
#if (LWIP_UDP || LWIP_RAW)
  {
    LWIP_ASSERT("buf != NULL", buf != NULL);
 80169ea:	6a3b      	ldr	r3, [r7, #32]
 80169ec:	2b00      	cmp	r3, #0
 80169ee:	d106      	bne.n	80169fe <netconn_recv_data+0x15a>
 80169f0:	4b0e      	ldr	r3, [pc, #56]	; (8016a2c <netconn_recv_data+0x188>)
 80169f2:	f240 223e 	movw	r2, #574	; 0x23e
 80169f6:	4913      	ldr	r1, [pc, #76]	; (8016a44 <netconn_recv_data+0x1a0>)
 80169f8:	480e      	ldr	r0, [pc, #56]	; (8016a34 <netconn_recv_data+0x190>)
 80169fa:	f00d fd9d 	bl	8024538 <iprintf>
    len = netbuf_len((struct netbuf*)buf);
 80169fe:	6a3b      	ldr	r3, [r7, #32]
 8016a00:	681b      	ldr	r3, [r3, #0]
 8016a02:	891b      	ldrh	r3, [r3, #8]
 8016a04:	84fb      	strh	r3, [r7, #38]	; 0x26

#if LWIP_SO_RCVBUF
  SYS_ARCH_DEC(conn->recv_avail, len);
#endif /* LWIP_SO_RCVBUF */
  /* Register event with callback */
  API_EVENT(conn, NETCONN_EVT_RCVMINUS, len);
 8016a06:	687b      	ldr	r3, [r7, #4]
 8016a08:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8016a0a:	2b00      	cmp	r3, #0
 8016a0c:	d005      	beq.n	8016a1a <netconn_recv_data+0x176>
 8016a0e:	687b      	ldr	r3, [r7, #4]
 8016a10:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8016a12:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 8016a14:	2101      	movs	r1, #1
 8016a16:	6878      	ldr	r0, [r7, #4]
 8016a18:	4798      	blx	r3

  LWIP_DEBUGF(API_LIB_DEBUG, ("netconn_recv_data: received %p, len=%"U16_F"\n", buf, len));

  *new_buf = buf;
 8016a1a:	6a3a      	ldr	r2, [r7, #32]
 8016a1c:	683b      	ldr	r3, [r7, #0]
 8016a1e:	601a      	str	r2, [r3, #0]
  /* don't set conn->last_err: it's only ERR_OK, anyway */
  return ERR_OK;
 8016a20:	2300      	movs	r3, #0
}
 8016a22:	4618      	mov	r0, r3
 8016a24:	3728      	adds	r7, #40	; 0x28
 8016a26:	46bd      	mov	sp, r7
 8016a28:	bd80      	pop	{r7, pc}
 8016a2a:	bf00      	nop
 8016a2c:	08024ed4 	.word	0x08024ed4
 8016a30:	080250cc 	.word	0x080250cc
 8016a34:	08024f2c 	.word	0x08024f2c
 8016a38:	080250ec 	.word	0x080250ec
 8016a3c:	08025108 	.word	0x08025108
 8016a40:	08017e79 	.word	0x08017e79
 8016a44:	08025128 	.word	0x08025128

08016a48 <netconn_recv>:
 * @return ERR_OK if data has been received, an error code otherwise (timeout,
 *                memory error or another error)
 */
err_t
netconn_recv(struct netconn *conn, struct netbuf **new_buf)
{
 8016a48:	b580      	push	{r7, lr}
 8016a4a:	b086      	sub	sp, #24
 8016a4c:	af00      	add	r7, sp, #0
 8016a4e:	6078      	str	r0, [r7, #4]
 8016a50:	6039      	str	r1, [r7, #0]
#if LWIP_TCP
  struct netbuf *buf = NULL;
 8016a52:	2300      	movs	r3, #0
 8016a54:	617b      	str	r3, [r7, #20]
  err_t err;
#endif /* LWIP_TCP */

  LWIP_ERROR("netconn_recv: invalid pointer", (new_buf != NULL), return ERR_ARG;);
 8016a56:	683b      	ldr	r3, [r7, #0]
 8016a58:	2b00      	cmp	r3, #0
 8016a5a:	d109      	bne.n	8016a70 <netconn_recv+0x28>
 8016a5c:	4b31      	ldr	r3, [pc, #196]	; (8016b24 <netconn_recv+0xdc>)
 8016a5e:	f44f 721d 	mov.w	r2, #628	; 0x274
 8016a62:	4931      	ldr	r1, [pc, #196]	; (8016b28 <netconn_recv+0xe0>)
 8016a64:	4831      	ldr	r0, [pc, #196]	; (8016b2c <netconn_recv+0xe4>)
 8016a66:	f00d fd67 	bl	8024538 <iprintf>
 8016a6a:	f06f 030f 	mvn.w	r3, #15
 8016a6e:	e054      	b.n	8016b1a <netconn_recv+0xd2>
  *new_buf = NULL;
 8016a70:	683b      	ldr	r3, [r7, #0]
 8016a72:	2200      	movs	r2, #0
 8016a74:	601a      	str	r2, [r3, #0]
  LWIP_ERROR("netconn_recv: invalid conn",    (conn != NULL),    return ERR_ARG;);
 8016a76:	687b      	ldr	r3, [r7, #4]
 8016a78:	2b00      	cmp	r3, #0
 8016a7a:	d109      	bne.n	8016a90 <netconn_recv+0x48>
 8016a7c:	4b29      	ldr	r3, [pc, #164]	; (8016b24 <netconn_recv+0xdc>)
 8016a7e:	f240 2276 	movw	r2, #630	; 0x276
 8016a82:	492b      	ldr	r1, [pc, #172]	; (8016b30 <netconn_recv+0xe8>)
 8016a84:	4829      	ldr	r0, [pc, #164]	; (8016b2c <netconn_recv+0xe4>)
 8016a86:	f00d fd57 	bl	8024538 <iprintf>
 8016a8a:	f06f 030f 	mvn.w	r3, #15
 8016a8e:	e044      	b.n	8016b1a <netconn_recv+0xd2>

#if LWIP_TCP
#if (LWIP_UDP || LWIP_RAW)
  if (NETCONNTYPE_GROUP(conn->type) == NETCONN_TCP)
 8016a90:	687b      	ldr	r3, [r7, #4]
 8016a92:	781b      	ldrb	r3, [r3, #0]
 8016a94:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8016a98:	2b10      	cmp	r3, #16
 8016a9a:	d139      	bne.n	8016b10 <netconn_recv+0xc8>
#endif /* (LWIP_UDP || LWIP_RAW) */
  {
    struct pbuf *p = NULL;
 8016a9c:	2300      	movs	r3, #0
 8016a9e:	60fb      	str	r3, [r7, #12]
    /* This is not a listening netconn, since recvmbox is set */

    buf = (struct netbuf *)memp_malloc(MEMP_NETBUF);
 8016aa0:	2006      	movs	r0, #6
 8016aa2:	f004 fe3d 	bl	801b720 <memp_malloc>
 8016aa6:	6178      	str	r0, [r7, #20]
    if (buf == NULL) {
 8016aa8:	697b      	ldr	r3, [r7, #20]
 8016aaa:	2b00      	cmp	r3, #0
 8016aac:	d102      	bne.n	8016ab4 <netconn_recv+0x6c>
      return ERR_MEM;
 8016aae:	f04f 33ff 	mov.w	r3, #4294967295
 8016ab2:	e032      	b.n	8016b1a <netconn_recv+0xd2>
    }

    err = netconn_recv_data(conn, (void **)&p);
 8016ab4:	f107 030c 	add.w	r3, r7, #12
 8016ab8:	4619      	mov	r1, r3
 8016aba:	6878      	ldr	r0, [r7, #4]
 8016abc:	f7ff fef2 	bl	80168a4 <netconn_recv_data>
 8016ac0:	4603      	mov	r3, r0
 8016ac2:	74fb      	strb	r3, [r7, #19]
    if (err != ERR_OK) {
 8016ac4:	f997 3013 	ldrsb.w	r3, [r7, #19]
 8016ac8:	2b00      	cmp	r3, #0
 8016aca:	d006      	beq.n	8016ada <netconn_recv+0x92>
      memp_free(MEMP_NETBUF, buf);
 8016acc:	6979      	ldr	r1, [r7, #20]
 8016ace:	2006      	movs	r0, #6
 8016ad0:	f004 fe78 	bl	801b7c4 <memp_free>
      return err;
 8016ad4:	f997 3013 	ldrsb.w	r3, [r7, #19]
 8016ad8:	e01f      	b.n	8016b1a <netconn_recv+0xd2>
    }
    LWIP_ASSERT("p != NULL", p != NULL);
 8016ada:	68fb      	ldr	r3, [r7, #12]
 8016adc:	2b00      	cmp	r3, #0
 8016ade:	d106      	bne.n	8016aee <netconn_recv+0xa6>
 8016ae0:	4b10      	ldr	r3, [pc, #64]	; (8016b24 <netconn_recv+0xdc>)
 8016ae2:	f240 228a 	movw	r2, #650	; 0x28a
 8016ae6:	4913      	ldr	r1, [pc, #76]	; (8016b34 <netconn_recv+0xec>)
 8016ae8:	4810      	ldr	r0, [pc, #64]	; (8016b2c <netconn_recv+0xe4>)
 8016aea:	f00d fd25 	bl	8024538 <iprintf>

    buf->p = p;
 8016aee:	68fa      	ldr	r2, [r7, #12]
 8016af0:	697b      	ldr	r3, [r7, #20]
 8016af2:	601a      	str	r2, [r3, #0]
    buf->ptr = p;
 8016af4:	68fa      	ldr	r2, [r7, #12]
 8016af6:	697b      	ldr	r3, [r7, #20]
 8016af8:	605a      	str	r2, [r3, #4]
    buf->port = 0;
 8016afa:	697b      	ldr	r3, [r7, #20]
 8016afc:	2200      	movs	r2, #0
 8016afe:	819a      	strh	r2, [r3, #12]
    ip_addr_set_zero(&buf->addr);
 8016b00:	697b      	ldr	r3, [r7, #20]
 8016b02:	2200      	movs	r2, #0
 8016b04:	609a      	str	r2, [r3, #8]
    *new_buf = buf;
 8016b06:	683b      	ldr	r3, [r7, #0]
 8016b08:	697a      	ldr	r2, [r7, #20]
 8016b0a:	601a      	str	r2, [r3, #0]
    /* don't set conn->last_err: it's only ERR_OK, anyway */
    return ERR_OK;
 8016b0c:	2300      	movs	r3, #0
 8016b0e:	e004      	b.n	8016b1a <netconn_recv+0xd2>
#if LWIP_TCP && (LWIP_UDP || LWIP_RAW)
  else
#endif /* LWIP_TCP && (LWIP_UDP || LWIP_RAW) */
  {
#if (LWIP_UDP || LWIP_RAW)
    return netconn_recv_data(conn, (void **)new_buf);
 8016b10:	6839      	ldr	r1, [r7, #0]
 8016b12:	6878      	ldr	r0, [r7, #4]
 8016b14:	f7ff fec6 	bl	80168a4 <netconn_recv_data>
 8016b18:	4603      	mov	r3, r0
#endif /* (LWIP_UDP || LWIP_RAW) */
  }
}
 8016b1a:	4618      	mov	r0, r3
 8016b1c:	3718      	adds	r7, #24
 8016b1e:	46bd      	mov	sp, r7
 8016b20:	bd80      	pop	{r7, pc}
 8016b22:	bf00      	nop
 8016b24:	08024ed4 	.word	0x08024ed4
 8016b28:	080250cc 	.word	0x080250cc
 8016b2c:	08024f2c 	.word	0x08024f2c
 8016b30:	080250ec 	.word	0x080250ec
 8016b34:	08025134 	.word	0x08025134

08016b38 <netconn_write_partly>:
 * @return ERR_OK if data was sent, any other err_t on error
 */
err_t
netconn_write_partly(struct netconn *conn, const void *dataptr, size_t size,
                     u8_t apiflags, size_t *bytes_written)
{
 8016b38:	b580      	push	{r7, lr}
 8016b3a:	b08a      	sub	sp, #40	; 0x28
 8016b3c:	af00      	add	r7, sp, #0
 8016b3e:	60f8      	str	r0, [r7, #12]
 8016b40:	60b9      	str	r1, [r7, #8]
 8016b42:	607a      	str	r2, [r7, #4]
 8016b44:	70fb      	strb	r3, [r7, #3]
  API_MSG_VAR_DECLARE(msg);
  err_t err;
  u8_t dontblock;

  LWIP_ERROR("netconn_write: invalid conn",  (conn != NULL), return ERR_ARG;);
 8016b46:	68fb      	ldr	r3, [r7, #12]
 8016b48:	2b00      	cmp	r3, #0
 8016b4a:	d109      	bne.n	8016b60 <netconn_write_partly+0x28>
 8016b4c:	4b31      	ldr	r3, [pc, #196]	; (8016c14 <netconn_write_partly+0xdc>)
 8016b4e:	f240 22e6 	movw	r2, #742	; 0x2e6
 8016b52:	4931      	ldr	r1, [pc, #196]	; (8016c18 <netconn_write_partly+0xe0>)
 8016b54:	4831      	ldr	r0, [pc, #196]	; (8016c1c <netconn_write_partly+0xe4>)
 8016b56:	f00d fcef 	bl	8024538 <iprintf>
 8016b5a:	f06f 030f 	mvn.w	r3, #15
 8016b5e:	e054      	b.n	8016c0a <netconn_write_partly+0xd2>
  LWIP_ERROR("netconn_write: invalid conn->type",  (NETCONNTYPE_GROUP(conn->type)== NETCONN_TCP), return ERR_VAL;);
 8016b60:	68fb      	ldr	r3, [r7, #12]
 8016b62:	781b      	ldrb	r3, [r3, #0]
 8016b64:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8016b68:	2b10      	cmp	r3, #16
 8016b6a:	d009      	beq.n	8016b80 <netconn_write_partly+0x48>
 8016b6c:	4b29      	ldr	r3, [pc, #164]	; (8016c14 <netconn_write_partly+0xdc>)
 8016b6e:	f240 22e7 	movw	r2, #743	; 0x2e7
 8016b72:	492b      	ldr	r1, [pc, #172]	; (8016c20 <netconn_write_partly+0xe8>)
 8016b74:	4829      	ldr	r0, [pc, #164]	; (8016c1c <netconn_write_partly+0xe4>)
 8016b76:	f00d fcdf 	bl	8024538 <iprintf>
 8016b7a:	f06f 0305 	mvn.w	r3, #5
 8016b7e:	e044      	b.n	8016c0a <netconn_write_partly+0xd2>
  if (size == 0) {
 8016b80:	687b      	ldr	r3, [r7, #4]
 8016b82:	2b00      	cmp	r3, #0
 8016b84:	d101      	bne.n	8016b8a <netconn_write_partly+0x52>
    return ERR_OK;
 8016b86:	2300      	movs	r3, #0
 8016b88:	e03f      	b.n	8016c0a <netconn_write_partly+0xd2>
  }
  dontblock = netconn_is_nonblocking(conn) || (apiflags & NETCONN_DONTBLOCK);
 8016b8a:	68fb      	ldr	r3, [r7, #12]
 8016b8c:	7f1b      	ldrb	r3, [r3, #28]
 8016b8e:	f003 0302 	and.w	r3, r3, #2
 8016b92:	2b00      	cmp	r3, #0
 8016b94:	d104      	bne.n	8016ba0 <netconn_write_partly+0x68>
 8016b96:	78fb      	ldrb	r3, [r7, #3]
 8016b98:	f003 0304 	and.w	r3, r3, #4
 8016b9c:	2b00      	cmp	r3, #0
 8016b9e:	d001      	beq.n	8016ba4 <netconn_write_partly+0x6c>
 8016ba0:	2301      	movs	r3, #1
 8016ba2:	e000      	b.n	8016ba6 <netconn_write_partly+0x6e>
 8016ba4:	2300      	movs	r3, #0
 8016ba6:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
#if LWIP_SO_SNDTIMEO
  if (conn->send_timeout != 0) {
    dontblock = 1;
  }
#endif /* LWIP_SO_SNDTIMEO */
  if (dontblock && !bytes_written) {
 8016baa:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8016bae:	2b00      	cmp	r3, #0
 8016bb0:	d005      	beq.n	8016bbe <netconn_write_partly+0x86>
 8016bb2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8016bb4:	2b00      	cmp	r3, #0
 8016bb6:	d102      	bne.n	8016bbe <netconn_write_partly+0x86>
    /* This implies netconn_write() cannot be used for non-blocking send, since
       it has no way to return the number of bytes written. */
    return ERR_VAL;
 8016bb8:	f06f 0305 	mvn.w	r3, #5
 8016bbc:	e025      	b.n	8016c0a <netconn_write_partly+0xd2>
  }

  API_MSG_VAR_ALLOC(msg);
  /* non-blocking write sends as much  */
  API_MSG_VAR_REF(msg).conn = conn;
 8016bbe:	68fb      	ldr	r3, [r7, #12]
 8016bc0:	613b      	str	r3, [r7, #16]
  API_MSG_VAR_REF(msg).msg.w.dataptr = dataptr;
 8016bc2:	68bb      	ldr	r3, [r7, #8]
 8016bc4:	61bb      	str	r3, [r7, #24]
  API_MSG_VAR_REF(msg).msg.w.apiflags = apiflags;
 8016bc6:	78fb      	ldrb	r3, [r7, #3]
 8016bc8:	f887 3020 	strb.w	r3, [r7, #32]
  API_MSG_VAR_REF(msg).msg.w.len = size;
 8016bcc:	687b      	ldr	r3, [r7, #4]
 8016bce:	61fb      	str	r3, [r7, #28]
#endif /* LWIP_SO_SNDTIMEO */

  /* For locking the core: this _can_ be delayed on low memory/low send buffer,
     but if it is, this is done inside api_msg.c:do_write(), so we can use the
     non-blocking version here. */
  err = netconn_apimsg(lwip_netconn_do_write, &API_MSG_VAR_REF(msg));
 8016bd0:	f107 0310 	add.w	r3, r7, #16
 8016bd4:	4619      	mov	r1, r3
 8016bd6:	4813      	ldr	r0, [pc, #76]	; (8016c24 <netconn_write_partly+0xec>)
 8016bd8:	f7ff fcc6 	bl	8016568 <netconn_apimsg>
 8016bdc:	4603      	mov	r3, r0
 8016bde:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
  if ((err == ERR_OK) && (bytes_written != NULL)) {
 8016be2:	f997 3026 	ldrsb.w	r3, [r7, #38]	; 0x26
 8016be6:	2b00      	cmp	r3, #0
 8016be8:	d10d      	bne.n	8016c06 <netconn_write_partly+0xce>
 8016bea:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8016bec:	2b00      	cmp	r3, #0
 8016bee:	d00a      	beq.n	8016c06 <netconn_write_partly+0xce>
    if (dontblock) {
 8016bf0:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8016bf4:	2b00      	cmp	r3, #0
 8016bf6:	d003      	beq.n	8016c00 <netconn_write_partly+0xc8>
      /* nonblocking write: maybe the data has been sent partly */
      *bytes_written = API_MSG_VAR_REF(msg).msg.w.len;
 8016bf8:	69fa      	ldr	r2, [r7, #28]
 8016bfa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8016bfc:	601a      	str	r2, [r3, #0]
 8016bfe:	e002      	b.n	8016c06 <netconn_write_partly+0xce>
    } else {
      /* blocking call succeeded: all data has been sent if it */
      *bytes_written = size;
 8016c00:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8016c02:	687a      	ldr	r2, [r7, #4]
 8016c04:	601a      	str	r2, [r3, #0]
    }
  }
  API_MSG_VAR_FREE(msg);

  return err;
 8016c06:	f997 3026 	ldrsb.w	r3, [r7, #38]	; 0x26
}
 8016c0a:	4618      	mov	r0, r3
 8016c0c:	3728      	adds	r7, #40	; 0x28
 8016c0e:	46bd      	mov	sp, r7
 8016c10:	bd80      	pop	{r7, pc}
 8016c12:	bf00      	nop
 8016c14:	08024ed4 	.word	0x08024ed4
 8016c18:	0802515c 	.word	0x0802515c
 8016c1c:	08024f2c 	.word	0x08024f2c
 8016c20:	08025178 	.word	0x08025178
 8016c24:	08018259 	.word	0x08018259

08016c28 <netconn_close_shutdown>:
 * @param how fully close or only shutdown one side?
 * @return ERR_OK if the netconn was closed, any other err_t on error
 */
static err_t
netconn_close_shutdown(struct netconn *conn, u8_t how)
{
 8016c28:	b580      	push	{r7, lr}
 8016c2a:	b088      	sub	sp, #32
 8016c2c:	af00      	add	r7, sp, #0
 8016c2e:	6078      	str	r0, [r7, #4]
 8016c30:	460b      	mov	r3, r1
 8016c32:	70fb      	strb	r3, [r7, #3]
  API_MSG_VAR_DECLARE(msg);
  err_t err;
  LWIP_UNUSED_ARG(how);

  LWIP_ERROR("netconn_close: invalid conn",  (conn != NULL), return ERR_ARG;);
 8016c34:	687b      	ldr	r3, [r7, #4]
 8016c36:	2b00      	cmp	r3, #0
 8016c38:	d109      	bne.n	8016c4e <netconn_close_shutdown+0x26>
 8016c3a:	4b0f      	ldr	r3, [pc, #60]	; (8016c78 <netconn_close_shutdown+0x50>)
 8016c3c:	f44f 724a 	mov.w	r2, #808	; 0x328
 8016c40:	490e      	ldr	r1, [pc, #56]	; (8016c7c <netconn_close_shutdown+0x54>)
 8016c42:	480f      	ldr	r0, [pc, #60]	; (8016c80 <netconn_close_shutdown+0x58>)
 8016c44:	f00d fc78 	bl	8024538 <iprintf>
 8016c48:	f06f 030f 	mvn.w	r3, #15
 8016c4c:	e00f      	b.n	8016c6e <netconn_close_shutdown+0x46>

  API_MSG_VAR_ALLOC(msg);
  API_MSG_VAR_REF(msg).conn = conn;
 8016c4e:	687b      	ldr	r3, [r7, #4]
 8016c50:	60bb      	str	r3, [r7, #8]
#if LWIP_TCP
  /* shutting down both ends is the same as closing */
  API_MSG_VAR_REF(msg).msg.sd.shut = how;
 8016c52:	78fb      	ldrb	r3, [r7, #3]
 8016c54:	743b      	strb	r3, [r7, #16]
#if LWIP_SO_SNDTIMEO || LWIP_SO_LINGER
  /* get the time we started, which is later compared to
     sys_now() + conn->send_timeout */
  API_MSG_VAR_REF(msg).msg.sd.time_started = sys_now();
#else /* LWIP_SO_SNDTIMEO || LWIP_SO_LINGER */
  API_MSG_VAR_REF(msg).msg.sd.polls_left =
 8016c56:	2329      	movs	r3, #41	; 0x29
 8016c58:	747b      	strb	r3, [r7, #17]
    ((LWIP_TCP_CLOSE_TIMEOUT_MS_DEFAULT + TCP_SLOW_INTERVAL - 1) / TCP_SLOW_INTERVAL) + 1;
#endif /* LWIP_SO_SNDTIMEO || LWIP_SO_LINGER */
#endif /* LWIP_TCP */
  err = netconn_apimsg(lwip_netconn_do_close, &API_MSG_VAR_REF(msg));
 8016c5a:	f107 0308 	add.w	r3, r7, #8
 8016c5e:	4619      	mov	r1, r3
 8016c60:	4808      	ldr	r0, [pc, #32]	; (8016c84 <netconn_close_shutdown+0x5c>)
 8016c62:	f7ff fc81 	bl	8016568 <netconn_apimsg>
 8016c66:	4603      	mov	r3, r0
 8016c68:	77fb      	strb	r3, [r7, #31]
  API_MSG_VAR_FREE(msg);

  return err;
 8016c6a:	f997 301f 	ldrsb.w	r3, [r7, #31]
}
 8016c6e:	4618      	mov	r0, r3
 8016c70:	3720      	adds	r7, #32
 8016c72:	46bd      	mov	sp, r7
 8016c74:	bd80      	pop	{r7, pc}
 8016c76:	bf00      	nop
 8016c78:	08024ed4 	.word	0x08024ed4
 8016c7c:	0802519c 	.word	0x0802519c
 8016c80:	08024f2c 	.word	0x08024f2c
 8016c84:	080183b9 	.word	0x080183b9

08016c88 <netconn_close>:
 * @param conn the TCP netconn to close
 * @return ERR_OK if the netconn was closed, any other err_t on error
 */
err_t
netconn_close(struct netconn *conn)
{
 8016c88:	b580      	push	{r7, lr}
 8016c8a:	b082      	sub	sp, #8
 8016c8c:	af00      	add	r7, sp, #0
 8016c8e:	6078      	str	r0, [r7, #4]
  /* shutting down both ends is the same as closing */
  return netconn_close_shutdown(conn, NETCONN_SHUT_RDWR);
 8016c90:	2103      	movs	r1, #3
 8016c92:	6878      	ldr	r0, [r7, #4]
 8016c94:	f7ff ffc8 	bl	8016c28 <netconn_close_shutdown>
 8016c98:	4603      	mov	r3, r0
}
 8016c9a:	4618      	mov	r0, r3
 8016c9c:	3708      	adds	r7, #8
 8016c9e:	46bd      	mov	sp, r7
 8016ca0:	bd80      	pop	{r7, pc}
	...

08016ca4 <recv_udp>:
 * @see udp.h (struct udp_pcb.recv) for parameters
 */
static void
recv_udp(void *arg, struct udp_pcb *pcb, struct pbuf *p,
   const ip_addr_t *addr, u16_t port)
{
 8016ca4:	b580      	push	{r7, lr}
 8016ca6:	b088      	sub	sp, #32
 8016ca8:	af00      	add	r7, sp, #0
 8016caa:	60f8      	str	r0, [r7, #12]
 8016cac:	60b9      	str	r1, [r7, #8]
 8016cae:	607a      	str	r2, [r7, #4]
 8016cb0:	603b      	str	r3, [r7, #0]
#if LWIP_SO_RCVBUF
  int recv_avail;
#endif /* LWIP_SO_RCVBUF */

  LWIP_UNUSED_ARG(pcb); /* only used for asserts... */
  LWIP_ASSERT("recv_udp must have a pcb argument", pcb != NULL);
 8016cb2:	68bb      	ldr	r3, [r7, #8]
 8016cb4:	2b00      	cmp	r3, #0
 8016cb6:	d105      	bne.n	8016cc4 <recv_udp+0x20>
 8016cb8:	4b34      	ldr	r3, [pc, #208]	; (8016d8c <recv_udp+0xe8>)
 8016cba:	22b1      	movs	r2, #177	; 0xb1
 8016cbc:	4934      	ldr	r1, [pc, #208]	; (8016d90 <recv_udp+0xec>)
 8016cbe:	4835      	ldr	r0, [pc, #212]	; (8016d94 <recv_udp+0xf0>)
 8016cc0:	f00d fc3a 	bl	8024538 <iprintf>
  LWIP_ASSERT("recv_udp must have an argument", arg != NULL);
 8016cc4:	68fb      	ldr	r3, [r7, #12]
 8016cc6:	2b00      	cmp	r3, #0
 8016cc8:	d105      	bne.n	8016cd6 <recv_udp+0x32>
 8016cca:	4b30      	ldr	r3, [pc, #192]	; (8016d8c <recv_udp+0xe8>)
 8016ccc:	22b2      	movs	r2, #178	; 0xb2
 8016cce:	4932      	ldr	r1, [pc, #200]	; (8016d98 <recv_udp+0xf4>)
 8016cd0:	4830      	ldr	r0, [pc, #192]	; (8016d94 <recv_udp+0xf0>)
 8016cd2:	f00d fc31 	bl	8024538 <iprintf>
  conn = (struct netconn *)arg;
 8016cd6:	68fb      	ldr	r3, [r7, #12]
 8016cd8:	61fb      	str	r3, [r7, #28]

  if (conn == NULL) {
 8016cda:	69fb      	ldr	r3, [r7, #28]
 8016cdc:	2b00      	cmp	r3, #0
 8016cde:	d103      	bne.n	8016ce8 <recv_udp+0x44>
    pbuf_free(p);
 8016ce0:	6878      	ldr	r0, [r7, #4]
 8016ce2:	f005 fac9 	bl	801c278 <pbuf_free>
    return;
 8016ce6:	e04d      	b.n	8016d84 <recv_udp+0xe0>
  }

  LWIP_ASSERT("recv_udp: recv for wrong pcb!", conn->pcb.udp == pcb);
 8016ce8:	69fb      	ldr	r3, [r7, #28]
 8016cea:	685a      	ldr	r2, [r3, #4]
 8016cec:	68bb      	ldr	r3, [r7, #8]
 8016cee:	429a      	cmp	r2, r3
 8016cf0:	d005      	beq.n	8016cfe <recv_udp+0x5a>
 8016cf2:	4b26      	ldr	r3, [pc, #152]	; (8016d8c <recv_udp+0xe8>)
 8016cf4:	22ba      	movs	r2, #186	; 0xba
 8016cf6:	4929      	ldr	r1, [pc, #164]	; (8016d9c <recv_udp+0xf8>)
 8016cf8:	4826      	ldr	r0, [pc, #152]	; (8016d94 <recv_udp+0xf0>)
 8016cfa:	f00d fc1d 	bl	8024538 <iprintf>
#if LWIP_SO_RCVBUF
  SYS_ARCH_GET(conn->recv_avail, recv_avail);
  if (!sys_mbox_valid(&conn->recvmbox) ||
      ((recv_avail + (int)(p->tot_len)) > conn->recv_bufsize)) {
#else  /* LWIP_SO_RCVBUF */
  if (!sys_mbox_valid(&conn->recvmbox)) {
 8016cfe:	69fb      	ldr	r3, [r7, #28]
 8016d00:	3310      	adds	r3, #16
 8016d02:	4618      	mov	r0, r3
 8016d04:	f00b fce0 	bl	80226c8 <sys_mbox_valid>
 8016d08:	4603      	mov	r3, r0
 8016d0a:	2b00      	cmp	r3, #0
 8016d0c:	d103      	bne.n	8016d16 <recv_udp+0x72>
#endif /* LWIP_SO_RCVBUF */
    pbuf_free(p);
 8016d0e:	6878      	ldr	r0, [r7, #4]
 8016d10:	f005 fab2 	bl	801c278 <pbuf_free>
    return;
 8016d14:	e036      	b.n	8016d84 <recv_udp+0xe0>
  }

  buf = (struct netbuf *)memp_malloc(MEMP_NETBUF);
 8016d16:	2006      	movs	r0, #6
 8016d18:	f004 fd02 	bl	801b720 <memp_malloc>
 8016d1c:	61b8      	str	r0, [r7, #24]
  if (buf == NULL) {
 8016d1e:	69bb      	ldr	r3, [r7, #24]
 8016d20:	2b00      	cmp	r3, #0
 8016d22:	d103      	bne.n	8016d2c <recv_udp+0x88>
    pbuf_free(p);
 8016d24:	6878      	ldr	r0, [r7, #4]
 8016d26:	f005 faa7 	bl	801c278 <pbuf_free>
    return;
 8016d2a:	e02b      	b.n	8016d84 <recv_udp+0xe0>
  } else {
    buf->p = p;
 8016d2c:	69bb      	ldr	r3, [r7, #24]
 8016d2e:	687a      	ldr	r2, [r7, #4]
 8016d30:	601a      	str	r2, [r3, #0]
    buf->ptr = p;
 8016d32:	69bb      	ldr	r3, [r7, #24]
 8016d34:	687a      	ldr	r2, [r7, #4]
 8016d36:	605a      	str	r2, [r3, #4]
    ip_addr_set(&buf->addr, addr);
 8016d38:	683b      	ldr	r3, [r7, #0]
 8016d3a:	2b00      	cmp	r3, #0
 8016d3c:	d002      	beq.n	8016d44 <recv_udp+0xa0>
 8016d3e:	683b      	ldr	r3, [r7, #0]
 8016d40:	681b      	ldr	r3, [r3, #0]
 8016d42:	e000      	b.n	8016d46 <recv_udp+0xa2>
 8016d44:	2300      	movs	r3, #0
 8016d46:	69ba      	ldr	r2, [r7, #24]
 8016d48:	6093      	str	r3, [r2, #8]
    buf->port = port;
 8016d4a:	69bb      	ldr	r3, [r7, #24]
 8016d4c:	8d3a      	ldrh	r2, [r7, #40]	; 0x28
 8016d4e:	819a      	strh	r2, [r3, #12]
      buf->toport_chksum = udphdr->dest;
    }
#endif /* LWIP_NETBUF_RECVINFO */
  }

  len = p->tot_len;
 8016d50:	687b      	ldr	r3, [r7, #4]
 8016d52:	891b      	ldrh	r3, [r3, #8]
 8016d54:	82fb      	strh	r3, [r7, #22]
  if (sys_mbox_trypost(&conn->recvmbox, buf) != ERR_OK) {
 8016d56:	69fb      	ldr	r3, [r7, #28]
 8016d58:	3310      	adds	r3, #16
 8016d5a:	69b9      	ldr	r1, [r7, #24]
 8016d5c:	4618      	mov	r0, r3
 8016d5e:	f00b fc3e 	bl	80225de <sys_mbox_trypost>
 8016d62:	4603      	mov	r3, r0
 8016d64:	2b00      	cmp	r3, #0
 8016d66:	d003      	beq.n	8016d70 <recv_udp+0xcc>
    netbuf_delete(buf);
 8016d68:	69b8      	ldr	r0, [r7, #24]
 8016d6a:	f001 fbcd 	bl	8018508 <netbuf_delete>
    return;
 8016d6e:	e009      	b.n	8016d84 <recv_udp+0xe0>
  } else {
#if LWIP_SO_RCVBUF
    SYS_ARCH_INC(conn->recv_avail, len);
#endif /* LWIP_SO_RCVBUF */
    /* Register event with callback */
    API_EVENT(conn, NETCONN_EVT_RCVPLUS, len);
 8016d70:	69fb      	ldr	r3, [r7, #28]
 8016d72:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8016d74:	2b00      	cmp	r3, #0
 8016d76:	d005      	beq.n	8016d84 <recv_udp+0xe0>
 8016d78:	69fb      	ldr	r3, [r7, #28]
 8016d7a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8016d7c:	8afa      	ldrh	r2, [r7, #22]
 8016d7e:	2100      	movs	r1, #0
 8016d80:	69f8      	ldr	r0, [r7, #28]
 8016d82:	4798      	blx	r3
  }
}
 8016d84:	3720      	adds	r7, #32
 8016d86:	46bd      	mov	sp, r7
 8016d88:	bd80      	pop	{r7, pc}
 8016d8a:	bf00      	nop
 8016d8c:	080251b8 	.word	0x080251b8
 8016d90:	080251ec 	.word	0x080251ec
 8016d94:	08025210 	.word	0x08025210
 8016d98:	08025238 	.word	0x08025238
 8016d9c:	08025258 	.word	0x08025258

08016da0 <recv_tcp>:
 *
 * @see tcp.h (struct tcp_pcb.recv) for parameters and return value
 */
static err_t
recv_tcp(void *arg, struct tcp_pcb *pcb, struct pbuf *p, err_t err)
{
 8016da0:	b580      	push	{r7, lr}
 8016da2:	b088      	sub	sp, #32
 8016da4:	af00      	add	r7, sp, #0
 8016da6:	60f8      	str	r0, [r7, #12]
 8016da8:	60b9      	str	r1, [r7, #8]
 8016daa:	607a      	str	r2, [r7, #4]
 8016dac:	70fb      	strb	r3, [r7, #3]
  struct netconn *conn;
  u16_t len;

  LWIP_UNUSED_ARG(pcb);
  LWIP_ASSERT("recv_tcp must have a pcb argument", pcb != NULL);
 8016dae:	68bb      	ldr	r3, [r7, #8]
 8016db0:	2b00      	cmp	r3, #0
 8016db2:	d105      	bne.n	8016dc0 <recv_tcp+0x20>
 8016db4:	4b39      	ldr	r3, [pc, #228]	; (8016e9c <recv_tcp+0xfc>)
 8016db6:	22f9      	movs	r2, #249	; 0xf9
 8016db8:	4939      	ldr	r1, [pc, #228]	; (8016ea0 <recv_tcp+0x100>)
 8016dba:	483a      	ldr	r0, [pc, #232]	; (8016ea4 <recv_tcp+0x104>)
 8016dbc:	f00d fbbc 	bl	8024538 <iprintf>
  LWIP_ASSERT("recv_tcp must have an argument", arg != NULL);
 8016dc0:	68fb      	ldr	r3, [r7, #12]
 8016dc2:	2b00      	cmp	r3, #0
 8016dc4:	d105      	bne.n	8016dd2 <recv_tcp+0x32>
 8016dc6:	4b35      	ldr	r3, [pc, #212]	; (8016e9c <recv_tcp+0xfc>)
 8016dc8:	22fa      	movs	r2, #250	; 0xfa
 8016dca:	4937      	ldr	r1, [pc, #220]	; (8016ea8 <recv_tcp+0x108>)
 8016dcc:	4835      	ldr	r0, [pc, #212]	; (8016ea4 <recv_tcp+0x104>)
 8016dce:	f00d fbb3 	bl	8024538 <iprintf>
  conn = (struct netconn *)arg;
 8016dd2:	68fb      	ldr	r3, [r7, #12]
 8016dd4:	61bb      	str	r3, [r7, #24]

  if (conn == NULL) {
 8016dd6:	69bb      	ldr	r3, [r7, #24]
 8016dd8:	2b00      	cmp	r3, #0
 8016dda:	d102      	bne.n	8016de2 <recv_tcp+0x42>
    return ERR_VAL;
 8016ddc:	f06f 0305 	mvn.w	r3, #5
 8016de0:	e057      	b.n	8016e92 <recv_tcp+0xf2>
  }
  LWIP_ASSERT("recv_tcp: recv for wrong pcb!", conn->pcb.tcp == pcb);
 8016de2:	69bb      	ldr	r3, [r7, #24]
 8016de4:	685a      	ldr	r2, [r3, #4]
 8016de6:	68bb      	ldr	r3, [r7, #8]
 8016de8:	429a      	cmp	r2, r3
 8016dea:	d006      	beq.n	8016dfa <recv_tcp+0x5a>
 8016dec:	4b2b      	ldr	r3, [pc, #172]	; (8016e9c <recv_tcp+0xfc>)
 8016dee:	f44f 7280 	mov.w	r2, #256	; 0x100
 8016df2:	492e      	ldr	r1, [pc, #184]	; (8016eac <recv_tcp+0x10c>)
 8016df4:	482b      	ldr	r0, [pc, #172]	; (8016ea4 <recv_tcp+0x104>)
 8016df6:	f00d fb9f 	bl	8024538 <iprintf>

  if (!sys_mbox_valid(&conn->recvmbox)) {
 8016dfa:	69bb      	ldr	r3, [r7, #24]
 8016dfc:	3310      	adds	r3, #16
 8016dfe:	4618      	mov	r0, r3
 8016e00:	f00b fc62 	bl	80226c8 <sys_mbox_valid>
 8016e04:	4603      	mov	r3, r0
 8016e06:	2b00      	cmp	r3, #0
 8016e08:	d10d      	bne.n	8016e26 <recv_tcp+0x86>
    /* recvmbox already deleted */
    if (p != NULL) {
 8016e0a:	687b      	ldr	r3, [r7, #4]
 8016e0c:	2b00      	cmp	r3, #0
 8016e0e:	d008      	beq.n	8016e22 <recv_tcp+0x82>
      tcp_recved(pcb, p->tot_len);
 8016e10:	687b      	ldr	r3, [r7, #4]
 8016e12:	891b      	ldrh	r3, [r3, #8]
 8016e14:	4619      	mov	r1, r3
 8016e16:	68b8      	ldr	r0, [r7, #8]
 8016e18:	f006 f90a 	bl	801d030 <tcp_recved>
      pbuf_free(p);
 8016e1c:	6878      	ldr	r0, [r7, #4]
 8016e1e:	f005 fa2b 	bl	801c278 <pbuf_free>
    }
    return ERR_OK;
 8016e22:	2300      	movs	r3, #0
 8016e24:	e035      	b.n	8016e92 <recv_tcp+0xf2>
  /* Unlike for UDP or RAW pcbs, don't check for available space
     using recv_avail since that could break the connection
     (data is already ACKed) */

  /* don't overwrite fatal errors! */
  if (err != ERR_OK) {
 8016e26:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8016e2a:	2b00      	cmp	r3, #0
 8016e2c:	d011      	beq.n	8016e52 <recv_tcp+0xb2>
    NETCONN_SET_SAFE_ERR(conn, err);
 8016e2e:	69bb      	ldr	r3, [r7, #24]
 8016e30:	2b00      	cmp	r3, #0
 8016e32:	d00e      	beq.n	8016e52 <recv_tcp+0xb2>
 8016e34:	f00b fd58 	bl	80228e8 <sys_arch_protect>
 8016e38:	6178      	str	r0, [r7, #20]
 8016e3a:	69bb      	ldr	r3, [r7, #24]
 8016e3c:	f993 3008 	ldrsb.w	r3, [r3, #8]
 8016e40:	f113 0f0c 	cmn.w	r3, #12
 8016e44:	db02      	blt.n	8016e4c <recv_tcp+0xac>
 8016e46:	69bb      	ldr	r3, [r7, #24]
 8016e48:	78fa      	ldrb	r2, [r7, #3]
 8016e4a:	721a      	strb	r2, [r3, #8]
 8016e4c:	6978      	ldr	r0, [r7, #20]
 8016e4e:	f00b fd59 	bl	8022904 <sys_arch_unprotect>
  }

  if (p != NULL) {
 8016e52:	687b      	ldr	r3, [r7, #4]
 8016e54:	2b00      	cmp	r3, #0
 8016e56:	d003      	beq.n	8016e60 <recv_tcp+0xc0>
    len = p->tot_len;
 8016e58:	687b      	ldr	r3, [r7, #4]
 8016e5a:	891b      	ldrh	r3, [r3, #8]
 8016e5c:	83fb      	strh	r3, [r7, #30]
 8016e5e:	e001      	b.n	8016e64 <recv_tcp+0xc4>
  } else {
    len = 0;
 8016e60:	2300      	movs	r3, #0
 8016e62:	83fb      	strh	r3, [r7, #30]
  }

  if (sys_mbox_trypost(&conn->recvmbox, p) != ERR_OK) {
 8016e64:	69bb      	ldr	r3, [r7, #24]
 8016e66:	3310      	adds	r3, #16
 8016e68:	6879      	ldr	r1, [r7, #4]
 8016e6a:	4618      	mov	r0, r3
 8016e6c:	f00b fbb7 	bl	80225de <sys_mbox_trypost>
 8016e70:	4603      	mov	r3, r0
 8016e72:	2b00      	cmp	r3, #0
 8016e74:	d002      	beq.n	8016e7c <recv_tcp+0xdc>
    /* don't deallocate p: it is presented to us later again from tcp_fasttmr! */
    return ERR_MEM;
 8016e76:	f04f 33ff 	mov.w	r3, #4294967295
 8016e7a:	e00a      	b.n	8016e92 <recv_tcp+0xf2>
  } else {
#if LWIP_SO_RCVBUF
    SYS_ARCH_INC(conn->recv_avail, len);
#endif /* LWIP_SO_RCVBUF */
    /* Register event with callback */
    API_EVENT(conn, NETCONN_EVT_RCVPLUS, len);
 8016e7c:	69bb      	ldr	r3, [r7, #24]
 8016e7e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8016e80:	2b00      	cmp	r3, #0
 8016e82:	d005      	beq.n	8016e90 <recv_tcp+0xf0>
 8016e84:	69bb      	ldr	r3, [r7, #24]
 8016e86:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8016e88:	8bfa      	ldrh	r2, [r7, #30]
 8016e8a:	2100      	movs	r1, #0
 8016e8c:	69b8      	ldr	r0, [r7, #24]
 8016e8e:	4798      	blx	r3
  }

  return ERR_OK;
 8016e90:	2300      	movs	r3, #0
}
 8016e92:	4618      	mov	r0, r3
 8016e94:	3720      	adds	r7, #32
 8016e96:	46bd      	mov	sp, r7
 8016e98:	bd80      	pop	{r7, pc}
 8016e9a:	bf00      	nop
 8016e9c:	080251b8 	.word	0x080251b8
 8016ea0:	08025278 	.word	0x08025278
 8016ea4:	08025210 	.word	0x08025210
 8016ea8:	0802529c 	.word	0x0802529c
 8016eac:	080252bc 	.word	0x080252bc

08016eb0 <poll_tcp>:
 *
 * @see tcp.h (struct tcp_pcb.poll) for parameters and return value
 */
static err_t
poll_tcp(void *arg, struct tcp_pcb *pcb)
{
 8016eb0:	b580      	push	{r7, lr}
 8016eb2:	b084      	sub	sp, #16
 8016eb4:	af00      	add	r7, sp, #0
 8016eb6:	6078      	str	r0, [r7, #4]
 8016eb8:	6039      	str	r1, [r7, #0]
  struct netconn *conn = (struct netconn *)arg;
 8016eba:	687b      	ldr	r3, [r7, #4]
 8016ebc:	60fb      	str	r3, [r7, #12]

  LWIP_UNUSED_ARG(pcb);
  LWIP_ASSERT("conn != NULL", (conn != NULL));
 8016ebe:	68fb      	ldr	r3, [r7, #12]
 8016ec0:	2b00      	cmp	r3, #0
 8016ec2:	d106      	bne.n	8016ed2 <poll_tcp+0x22>
 8016ec4:	4b2a      	ldr	r3, [pc, #168]	; (8016f70 <poll_tcp+0xc0>)
 8016ec6:	f44f 729c 	mov.w	r2, #312	; 0x138
 8016eca:	492a      	ldr	r1, [pc, #168]	; (8016f74 <poll_tcp+0xc4>)
 8016ecc:	482a      	ldr	r0, [pc, #168]	; (8016f78 <poll_tcp+0xc8>)
 8016ece:	f00d fb33 	bl	8024538 <iprintf>

  if (conn->state == NETCONN_WRITE) {
 8016ed2:	68fb      	ldr	r3, [r7, #12]
 8016ed4:	785b      	ldrb	r3, [r3, #1]
 8016ed6:	2b01      	cmp	r3, #1
 8016ed8:	d104      	bne.n	8016ee4 <poll_tcp+0x34>
    lwip_netconn_do_writemore(conn  WRITE_DELAYED);
 8016eda:	2101      	movs	r1, #1
 8016edc:	68f8      	ldr	r0, [r7, #12]
 8016ede:	f001 f817 	bl	8017f10 <lwip_netconn_do_writemore>
 8016ee2:	e016      	b.n	8016f12 <poll_tcp+0x62>
  } else if (conn->state == NETCONN_CLOSE) {
 8016ee4:	68fb      	ldr	r3, [r7, #12]
 8016ee6:	785b      	ldrb	r3, [r3, #1]
 8016ee8:	2b04      	cmp	r3, #4
 8016eea:	d112      	bne.n	8016f12 <poll_tcp+0x62>
#if !LWIP_SO_SNDTIMEO && !LWIP_SO_LINGER
    if (conn->current_msg && conn->current_msg->msg.sd.polls_left) {
 8016eec:	68fb      	ldr	r3, [r7, #12]
 8016eee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8016ef0:	2b00      	cmp	r3, #0
 8016ef2:	d00a      	beq.n	8016f0a <poll_tcp+0x5a>
 8016ef4:	68fb      	ldr	r3, [r7, #12]
 8016ef6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8016ef8:	7a5b      	ldrb	r3, [r3, #9]
 8016efa:	2b00      	cmp	r3, #0
 8016efc:	d005      	beq.n	8016f0a <poll_tcp+0x5a>
      conn->current_msg->msg.sd.polls_left--;
 8016efe:	68fb      	ldr	r3, [r7, #12]
 8016f00:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8016f02:	7a5a      	ldrb	r2, [r3, #9]
 8016f04:	3a01      	subs	r2, #1
 8016f06:	b2d2      	uxtb	r2, r2
 8016f08:	725a      	strb	r2, [r3, #9]
    }
#endif /* !LWIP_SO_SNDTIMEO && !LWIP_SO_LINGER */
    lwip_netconn_do_close_internal(conn  WRITE_DELAYED);
 8016f0a:	2101      	movs	r1, #1
 8016f0c:	68f8      	ldr	r0, [r7, #12]
 8016f0e:	f000 fc17 	bl	8017740 <lwip_netconn_do_close_internal>
  }
  /* @todo: implement connect timeout here? */

  /* Did a nonblocking write fail before? Then check available write-space. */
  if (conn->flags & NETCONN_FLAG_CHECK_WRITESPACE) {
 8016f12:	68fb      	ldr	r3, [r7, #12]
 8016f14:	7f1b      	ldrb	r3, [r3, #28]
 8016f16:	f003 0310 	and.w	r3, r3, #16
 8016f1a:	2b00      	cmp	r3, #0
 8016f1c:	d022      	beq.n	8016f64 <poll_tcp+0xb4>
    /* If the queued byte- or pbuf-count drops below the configured low-water limit,
       let select mark this pcb as writable again. */
    if ((conn->pcb.tcp != NULL) && (tcp_sndbuf(conn->pcb.tcp) > TCP_SNDLOWAT) &&
 8016f1e:	68fb      	ldr	r3, [r7, #12]
 8016f20:	685b      	ldr	r3, [r3, #4]
 8016f22:	2b00      	cmp	r3, #0
 8016f24:	d01e      	beq.n	8016f64 <poll_tcp+0xb4>
 8016f26:	68fb      	ldr	r3, [r7, #12]
 8016f28:	685b      	ldr	r3, [r3, #4]
 8016f2a:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 8016f2e:	f240 52a1 	movw	r2, #1441	; 0x5a1
 8016f32:	4293      	cmp	r3, r2
 8016f34:	d916      	bls.n	8016f64 <poll_tcp+0xb4>
      (tcp_sndqueuelen(conn->pcb.tcp) < TCP_SNDQUEUELOWAT)) {
 8016f36:	68fb      	ldr	r3, [r7, #12]
 8016f38:	685b      	ldr	r3, [r3, #4]
 8016f3a:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
    if ((conn->pcb.tcp != NULL) && (tcp_sndbuf(conn->pcb.tcp) > TCP_SNDLOWAT) &&
 8016f3e:	2b04      	cmp	r3, #4
 8016f40:	d810      	bhi.n	8016f64 <poll_tcp+0xb4>
      conn->flags &= ~NETCONN_FLAG_CHECK_WRITESPACE;
 8016f42:	68fb      	ldr	r3, [r7, #12]
 8016f44:	7f1b      	ldrb	r3, [r3, #28]
 8016f46:	f023 0310 	bic.w	r3, r3, #16
 8016f4a:	b2da      	uxtb	r2, r3
 8016f4c:	68fb      	ldr	r3, [r7, #12]
 8016f4e:	771a      	strb	r2, [r3, #28]
      API_EVENT(conn, NETCONN_EVT_SENDPLUS, 0);
 8016f50:	68fb      	ldr	r3, [r7, #12]
 8016f52:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8016f54:	2b00      	cmp	r3, #0
 8016f56:	d005      	beq.n	8016f64 <poll_tcp+0xb4>
 8016f58:	68fb      	ldr	r3, [r7, #12]
 8016f5a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8016f5c:	2200      	movs	r2, #0
 8016f5e:	2102      	movs	r1, #2
 8016f60:	68f8      	ldr	r0, [r7, #12]
 8016f62:	4798      	blx	r3
    }
  }

  return ERR_OK;
 8016f64:	2300      	movs	r3, #0
}
 8016f66:	4618      	mov	r0, r3
 8016f68:	3710      	adds	r7, #16
 8016f6a:	46bd      	mov	sp, r7
 8016f6c:	bd80      	pop	{r7, pc}
 8016f6e:	bf00      	nop
 8016f70:	080251b8 	.word	0x080251b8
 8016f74:	080252dc 	.word	0x080252dc
 8016f78:	08025210 	.word	0x08025210

08016f7c <sent_tcp>:
 *
 * @see tcp.h (struct tcp_pcb.sent) for parameters and return value
 */
static err_t
sent_tcp(void *arg, struct tcp_pcb *pcb, u16_t len)
{
 8016f7c:	b580      	push	{r7, lr}
 8016f7e:	b086      	sub	sp, #24
 8016f80:	af00      	add	r7, sp, #0
 8016f82:	60f8      	str	r0, [r7, #12]
 8016f84:	60b9      	str	r1, [r7, #8]
 8016f86:	4613      	mov	r3, r2
 8016f88:	80fb      	strh	r3, [r7, #6]
  struct netconn *conn = (struct netconn *)arg;
 8016f8a:	68fb      	ldr	r3, [r7, #12]
 8016f8c:	617b      	str	r3, [r7, #20]

  LWIP_UNUSED_ARG(pcb);
  LWIP_ASSERT("conn != NULL", (conn != NULL));
 8016f8e:	697b      	ldr	r3, [r7, #20]
 8016f90:	2b00      	cmp	r3, #0
 8016f92:	d106      	bne.n	8016fa2 <sent_tcp+0x26>
 8016f94:	4b21      	ldr	r3, [pc, #132]	; (801701c <sent_tcp+0xa0>)
 8016f96:	f240 1261 	movw	r2, #353	; 0x161
 8016f9a:	4921      	ldr	r1, [pc, #132]	; (8017020 <sent_tcp+0xa4>)
 8016f9c:	4821      	ldr	r0, [pc, #132]	; (8017024 <sent_tcp+0xa8>)
 8016f9e:	f00d facb 	bl	8024538 <iprintf>

  if (conn) {
 8016fa2:	697b      	ldr	r3, [r7, #20]
 8016fa4:	2b00      	cmp	r3, #0
 8016fa6:	d033      	beq.n	8017010 <sent_tcp+0x94>
    if (conn->state == NETCONN_WRITE) {
 8016fa8:	697b      	ldr	r3, [r7, #20]
 8016faa:	785b      	ldrb	r3, [r3, #1]
 8016fac:	2b01      	cmp	r3, #1
 8016fae:	d104      	bne.n	8016fba <sent_tcp+0x3e>
      lwip_netconn_do_writemore(conn  WRITE_DELAYED);
 8016fb0:	2101      	movs	r1, #1
 8016fb2:	6978      	ldr	r0, [r7, #20]
 8016fb4:	f000 ffac 	bl	8017f10 <lwip_netconn_do_writemore>
 8016fb8:	e007      	b.n	8016fca <sent_tcp+0x4e>
    } else if (conn->state == NETCONN_CLOSE) {
 8016fba:	697b      	ldr	r3, [r7, #20]
 8016fbc:	785b      	ldrb	r3, [r3, #1]
 8016fbe:	2b04      	cmp	r3, #4
 8016fc0:	d103      	bne.n	8016fca <sent_tcp+0x4e>
      lwip_netconn_do_close_internal(conn  WRITE_DELAYED);
 8016fc2:	2101      	movs	r1, #1
 8016fc4:	6978      	ldr	r0, [r7, #20]
 8016fc6:	f000 fbbb 	bl	8017740 <lwip_netconn_do_close_internal>
    }

    /* If the queued byte- or pbuf-count drops below the configured low-water limit,
       let select mark this pcb as writable again. */
    if ((conn->pcb.tcp != NULL) && (tcp_sndbuf(conn->pcb.tcp) > TCP_SNDLOWAT) &&
 8016fca:	697b      	ldr	r3, [r7, #20]
 8016fcc:	685b      	ldr	r3, [r3, #4]
 8016fce:	2b00      	cmp	r3, #0
 8016fd0:	d01e      	beq.n	8017010 <sent_tcp+0x94>
 8016fd2:	697b      	ldr	r3, [r7, #20]
 8016fd4:	685b      	ldr	r3, [r3, #4]
 8016fd6:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 8016fda:	f240 52a1 	movw	r2, #1441	; 0x5a1
 8016fde:	4293      	cmp	r3, r2
 8016fe0:	d916      	bls.n	8017010 <sent_tcp+0x94>
      (tcp_sndqueuelen(conn->pcb.tcp) < TCP_SNDQUEUELOWAT)) {
 8016fe2:	697b      	ldr	r3, [r7, #20]
 8016fe4:	685b      	ldr	r3, [r3, #4]
 8016fe6:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
    if ((conn->pcb.tcp != NULL) && (tcp_sndbuf(conn->pcb.tcp) > TCP_SNDLOWAT) &&
 8016fea:	2b04      	cmp	r3, #4
 8016fec:	d810      	bhi.n	8017010 <sent_tcp+0x94>
      conn->flags &= ~NETCONN_FLAG_CHECK_WRITESPACE;
 8016fee:	697b      	ldr	r3, [r7, #20]
 8016ff0:	7f1b      	ldrb	r3, [r3, #28]
 8016ff2:	f023 0310 	bic.w	r3, r3, #16
 8016ff6:	b2da      	uxtb	r2, r3
 8016ff8:	697b      	ldr	r3, [r7, #20]
 8016ffa:	771a      	strb	r2, [r3, #28]
      API_EVENT(conn, NETCONN_EVT_SENDPLUS, len);
 8016ffc:	697b      	ldr	r3, [r7, #20]
 8016ffe:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8017000:	2b00      	cmp	r3, #0
 8017002:	d005      	beq.n	8017010 <sent_tcp+0x94>
 8017004:	697b      	ldr	r3, [r7, #20]
 8017006:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8017008:	88fa      	ldrh	r2, [r7, #6]
 801700a:	2102      	movs	r1, #2
 801700c:	6978      	ldr	r0, [r7, #20]
 801700e:	4798      	blx	r3
    }
  }

  return ERR_OK;
 8017010:	2300      	movs	r3, #0
}
 8017012:	4618      	mov	r0, r3
 8017014:	3718      	adds	r7, #24
 8017016:	46bd      	mov	sp, r7
 8017018:	bd80      	pop	{r7, pc}
 801701a:	bf00      	nop
 801701c:	080251b8 	.word	0x080251b8
 8017020:	080252dc 	.word	0x080252dc
 8017024:	08025210 	.word	0x08025210

08017028 <err_tcp>:
 *
 * @see tcp.h (struct tcp_pcb.err) for parameters
 */
static void
err_tcp(void *arg, err_t err)
{
 8017028:	b580      	push	{r7, lr}
 801702a:	b08a      	sub	sp, #40	; 0x28
 801702c:	af00      	add	r7, sp, #0
 801702e:	6078      	str	r0, [r7, #4]
 8017030:	460b      	mov	r3, r1
 8017032:	70fb      	strb	r3, [r7, #3]
  struct netconn *conn;
  enum netconn_state old_state;

  conn = (struct netconn *)arg;
 8017034:	687b      	ldr	r3, [r7, #4]
 8017036:	627b      	str	r3, [r7, #36]	; 0x24
  LWIP_ASSERT("conn != NULL", (conn != NULL));
 8017038:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801703a:	2b00      	cmp	r3, #0
 801703c:	d106      	bne.n	801704c <err_tcp+0x24>
 801703e:	4b6c      	ldr	r3, [pc, #432]	; (80171f0 <err_tcp+0x1c8>)
 8017040:	f44f 72c2 	mov.w	r2, #388	; 0x184
 8017044:	496b      	ldr	r1, [pc, #428]	; (80171f4 <err_tcp+0x1cc>)
 8017046:	486c      	ldr	r0, [pc, #432]	; (80171f8 <err_tcp+0x1d0>)
 8017048:	f00d fa76 	bl	8024538 <iprintf>

  conn->pcb.tcp = NULL;
 801704c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801704e:	2200      	movs	r2, #0
 8017050:	605a      	str	r2, [r3, #4]

  /* reset conn->state now before waking up other threads */
  old_state = conn->state;
 8017052:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8017054:	785b      	ldrb	r3, [r3, #1]
 8017056:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  conn->state = NETCONN_NONE;
 801705a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801705c:	2200      	movs	r2, #0
 801705e:	705a      	strb	r2, [r3, #1]

  if (old_state == NETCONN_CLOSE) {
 8017060:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8017064:	2b04      	cmp	r3, #4
 8017066:	d114      	bne.n	8017092 <err_tcp+0x6a>
    /* RST during close: let close return success & dealloc the netconn */
    err = ERR_OK;
 8017068:	2300      	movs	r3, #0
 801706a:	70fb      	strb	r3, [r7, #3]
    NETCONN_SET_SAFE_ERR(conn, ERR_OK);
 801706c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801706e:	2b00      	cmp	r3, #0
 8017070:	d018      	beq.n	80170a4 <err_tcp+0x7c>
 8017072:	f00b fc39 	bl	80228e8 <sys_arch_protect>
 8017076:	61f8      	str	r0, [r7, #28]
 8017078:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801707a:	f993 3008 	ldrsb.w	r3, [r3, #8]
 801707e:	f113 0f0c 	cmn.w	r3, #12
 8017082:	db02      	blt.n	801708a <err_tcp+0x62>
 8017084:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8017086:	2200      	movs	r2, #0
 8017088:	721a      	strb	r2, [r3, #8]
 801708a:	69f8      	ldr	r0, [r7, #28]
 801708c:	f00b fc3a 	bl	8022904 <sys_arch_unprotect>
 8017090:	e008      	b.n	80170a4 <err_tcp+0x7c>
  } else {
    /* no check since this is always fatal! */
    SYS_ARCH_SET(conn->last_err, err);
 8017092:	f00b fc29 	bl	80228e8 <sys_arch_protect>
 8017096:	61b8      	str	r0, [r7, #24]
 8017098:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801709a:	78fa      	ldrb	r2, [r7, #3]
 801709c:	721a      	strb	r2, [r3, #8]
 801709e:	69b8      	ldr	r0, [r7, #24]
 80170a0:	f00b fc30 	bl	8022904 <sys_arch_unprotect>
  }

  /* @todo: the type of NETCONN_EVT created should depend on 'old_state' */

  /* Notify the user layer about a connection error. Used to signal select. */
  API_EVENT(conn, NETCONN_EVT_ERROR, 0);
 80170a4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80170a6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80170a8:	2b00      	cmp	r3, #0
 80170aa:	d005      	beq.n	80170b8 <err_tcp+0x90>
 80170ac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80170ae:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80170b0:	2200      	movs	r2, #0
 80170b2:	2104      	movs	r1, #4
 80170b4:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80170b6:	4798      	blx	r3
  /* Try to release selects pending on 'read' or 'write', too.
     They will get an error if they actually try to read or write. */
  API_EVENT(conn, NETCONN_EVT_RCVPLUS, 0);
 80170b8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80170ba:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80170bc:	2b00      	cmp	r3, #0
 80170be:	d005      	beq.n	80170cc <err_tcp+0xa4>
 80170c0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80170c2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80170c4:	2200      	movs	r2, #0
 80170c6:	2100      	movs	r1, #0
 80170c8:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80170ca:	4798      	blx	r3
  API_EVENT(conn, NETCONN_EVT_SENDPLUS, 0);
 80170cc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80170ce:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80170d0:	2b00      	cmp	r3, #0
 80170d2:	d005      	beq.n	80170e0 <err_tcp+0xb8>
 80170d4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80170d6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80170d8:	2200      	movs	r2, #0
 80170da:	2102      	movs	r1, #2
 80170dc:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80170de:	4798      	blx	r3

  /* pass NULL-message to recvmbox to wake up pending recv */
  if (sys_mbox_valid(&conn->recvmbox)) {
 80170e0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80170e2:	3310      	adds	r3, #16
 80170e4:	4618      	mov	r0, r3
 80170e6:	f00b faef 	bl	80226c8 <sys_mbox_valid>
 80170ea:	4603      	mov	r3, r0
 80170ec:	2b00      	cmp	r3, #0
 80170ee:	d005      	beq.n	80170fc <err_tcp+0xd4>
    /* use trypost to prevent deadlock */
    sys_mbox_trypost(&conn->recvmbox, NULL);
 80170f0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80170f2:	3310      	adds	r3, #16
 80170f4:	2100      	movs	r1, #0
 80170f6:	4618      	mov	r0, r3
 80170f8:	f00b fa71 	bl	80225de <sys_mbox_trypost>
  }
  /* pass NULL-message to acceptmbox to wake up pending accept */
  if (sys_mbox_valid(&conn->acceptmbox)) {
 80170fc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80170fe:	3314      	adds	r3, #20
 8017100:	4618      	mov	r0, r3
 8017102:	f00b fae1 	bl	80226c8 <sys_mbox_valid>
 8017106:	4603      	mov	r3, r0
 8017108:	2b00      	cmp	r3, #0
 801710a:	d005      	beq.n	8017118 <err_tcp+0xf0>
    /* use trypost to preven deadlock */
    sys_mbox_trypost(&conn->acceptmbox, NULL);
 801710c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801710e:	3314      	adds	r3, #20
 8017110:	2100      	movs	r1, #0
 8017112:	4618      	mov	r0, r3
 8017114:	f00b fa63 	bl	80225de <sys_mbox_trypost>
  }

  if ((old_state == NETCONN_WRITE) || (old_state == NETCONN_CLOSE) ||
 8017118:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 801711c:	2b01      	cmp	r3, #1
 801711e:	d007      	beq.n	8017130 <err_tcp+0x108>
 8017120:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8017124:	2b04      	cmp	r3, #4
 8017126:	d003      	beq.n	8017130 <err_tcp+0x108>
 8017128:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 801712c:	2b03      	cmp	r3, #3
 801712e:	d14d      	bne.n	80171cc <err_tcp+0x1a4>
      (old_state == NETCONN_CONNECT)) {
    /* calling lwip_netconn_do_writemore/lwip_netconn_do_close_internal is not necessary
       since the pcb has already been deleted! */
    int was_nonblocking_connect = IN_NONBLOCKING_CONNECT(conn);
 8017130:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8017132:	7f1b      	ldrb	r3, [r3, #28]
 8017134:	f003 0304 	and.w	r3, r3, #4
 8017138:	2b00      	cmp	r3, #0
 801713a:	bf14      	ite	ne
 801713c:	2301      	movne	r3, #1
 801713e:	2300      	moveq	r3, #0
 8017140:	b2db      	uxtb	r3, r3
 8017142:	617b      	str	r3, [r7, #20]
    SET_NONBLOCKING_CONNECT(conn, 0);
 8017144:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8017146:	7f1b      	ldrb	r3, [r3, #28]
 8017148:	f023 0304 	bic.w	r3, r3, #4
 801714c:	b2da      	uxtb	r2, r3
 801714e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8017150:	771a      	strb	r2, [r3, #28]

    if (!was_nonblocking_connect) {
 8017152:	697b      	ldr	r3, [r7, #20]
 8017154:	2b00      	cmp	r3, #0
 8017156:	d145      	bne.n	80171e4 <err_tcp+0x1bc>
      sys_sem_t* op_completed_sem;
      /* set error return code */
      LWIP_ASSERT("conn->current_msg != NULL", conn->current_msg != NULL);
 8017158:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801715a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 801715c:	2b00      	cmp	r3, #0
 801715e:	d106      	bne.n	801716e <err_tcp+0x146>
 8017160:	4b23      	ldr	r3, [pc, #140]	; (80171f0 <err_tcp+0x1c8>)
 8017162:	f240 12b3 	movw	r2, #435	; 0x1b3
 8017166:	4925      	ldr	r1, [pc, #148]	; (80171fc <err_tcp+0x1d4>)
 8017168:	4823      	ldr	r0, [pc, #140]	; (80171f8 <err_tcp+0x1d0>)
 801716a:	f00d f9e5 	bl	8024538 <iprintf>
      conn->current_msg->err = err;
 801716e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8017170:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8017172:	78fa      	ldrb	r2, [r7, #3]
 8017174:	711a      	strb	r2, [r3, #4]
      op_completed_sem = LWIP_API_MSG_SEM(conn->current_msg);
 8017176:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8017178:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 801717a:	681b      	ldr	r3, [r3, #0]
 801717c:	330c      	adds	r3, #12
 801717e:	613b      	str	r3, [r7, #16]
      LWIP_ASSERT("inavlid op_completed_sem", sys_sem_valid(op_completed_sem));
 8017180:	6938      	ldr	r0, [r7, #16]
 8017182:	f00b fb30 	bl	80227e6 <sys_sem_valid>
 8017186:	4603      	mov	r3, r0
 8017188:	2b00      	cmp	r3, #0
 801718a:	d106      	bne.n	801719a <err_tcp+0x172>
 801718c:	4b18      	ldr	r3, [pc, #96]	; (80171f0 <err_tcp+0x1c8>)
 801718e:	f44f 72db 	mov.w	r2, #438	; 0x1b6
 8017192:	491b      	ldr	r1, [pc, #108]	; (8017200 <err_tcp+0x1d8>)
 8017194:	4818      	ldr	r0, [pc, #96]	; (80171f8 <err_tcp+0x1d0>)
 8017196:	f00d f9cf 	bl	8024538 <iprintf>
      conn->current_msg = NULL;
 801719a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801719c:	2200      	movs	r2, #0
 801719e:	625a      	str	r2, [r3, #36]	; 0x24
      /* wake up the waiting task */
      NETCONN_SET_SAFE_ERR(conn, err);
 80171a0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80171a2:	2b00      	cmp	r3, #0
 80171a4:	d00e      	beq.n	80171c4 <err_tcp+0x19c>
 80171a6:	f00b fb9f 	bl	80228e8 <sys_arch_protect>
 80171aa:	60f8      	str	r0, [r7, #12]
 80171ac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80171ae:	f993 3008 	ldrsb.w	r3, [r3, #8]
 80171b2:	f113 0f0c 	cmn.w	r3, #12
 80171b6:	db02      	blt.n	80171be <err_tcp+0x196>
 80171b8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80171ba:	78fa      	ldrb	r2, [r7, #3]
 80171bc:	721a      	strb	r2, [r3, #8]
 80171be:	68f8      	ldr	r0, [r7, #12]
 80171c0:	f00b fba0 	bl	8022904 <sys_arch_unprotect>
      sys_sem_signal(op_completed_sem);
 80171c4:	6938      	ldr	r0, [r7, #16]
 80171c6:	f00b faf4 	bl	80227b2 <sys_sem_signal>
      (old_state == NETCONN_CONNECT)) {
 80171ca:	e00b      	b.n	80171e4 <err_tcp+0x1bc>
    }
  } else {
    LWIP_ASSERT("conn->current_msg == NULL", conn->current_msg == NULL);
 80171cc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80171ce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80171d0:	2b00      	cmp	r3, #0
 80171d2:	d008      	beq.n	80171e6 <err_tcp+0x1be>
 80171d4:	4b06      	ldr	r3, [pc, #24]	; (80171f0 <err_tcp+0x1c8>)
 80171d6:	f240 12bd 	movw	r2, #445	; 0x1bd
 80171da:	490a      	ldr	r1, [pc, #40]	; (8017204 <err_tcp+0x1dc>)
 80171dc:	4806      	ldr	r0, [pc, #24]	; (80171f8 <err_tcp+0x1d0>)
 80171de:	f00d f9ab 	bl	8024538 <iprintf>
  }
}
 80171e2:	e000      	b.n	80171e6 <err_tcp+0x1be>
      (old_state == NETCONN_CONNECT)) {
 80171e4:	bf00      	nop
}
 80171e6:	bf00      	nop
 80171e8:	3728      	adds	r7, #40	; 0x28
 80171ea:	46bd      	mov	sp, r7
 80171ec:	bd80      	pop	{r7, pc}
 80171ee:	bf00      	nop
 80171f0:	080251b8 	.word	0x080251b8
 80171f4:	080252dc 	.word	0x080252dc
 80171f8:	08025210 	.word	0x08025210
 80171fc:	080252ec 	.word	0x080252ec
 8017200:	08025308 	.word	0x08025308
 8017204:	08025324 	.word	0x08025324

08017208 <setup_tcp>:
 *
 * @param conn the TCP netconn to setup
 */
static void
setup_tcp(struct netconn *conn)
{
 8017208:	b580      	push	{r7, lr}
 801720a:	b084      	sub	sp, #16
 801720c:	af00      	add	r7, sp, #0
 801720e:	6078      	str	r0, [r7, #4]
  struct tcp_pcb *pcb;

  pcb = conn->pcb.tcp;
 8017210:	687b      	ldr	r3, [r7, #4]
 8017212:	685b      	ldr	r3, [r3, #4]
 8017214:	60fb      	str	r3, [r7, #12]
  tcp_arg(pcb, conn);
 8017216:	6879      	ldr	r1, [r7, #4]
 8017218:	68f8      	ldr	r0, [r7, #12]
 801721a:	f006 fceb 	bl	801dbf4 <tcp_arg>
  tcp_recv(pcb, recv_tcp);
 801721e:	490a      	ldr	r1, [pc, #40]	; (8017248 <setup_tcp+0x40>)
 8017220:	68f8      	ldr	r0, [r7, #12]
 8017222:	f006 fcf9 	bl	801dc18 <tcp_recv>
  tcp_sent(pcb, sent_tcp);
 8017226:	4909      	ldr	r1, [pc, #36]	; (801724c <setup_tcp+0x44>)
 8017228:	68f8      	ldr	r0, [r7, #12]
 801722a:	f006 fd17 	bl	801dc5c <tcp_sent>
  tcp_poll(pcb, poll_tcp, NETCONN_TCP_POLL_INTERVAL);
 801722e:	2202      	movs	r2, #2
 8017230:	4907      	ldr	r1, [pc, #28]	; (8017250 <setup_tcp+0x48>)
 8017232:	68f8      	ldr	r0, [r7, #12]
 8017234:	f006 fd6c 	bl	801dd10 <tcp_poll>
  tcp_err(pcb, err_tcp);
 8017238:	4906      	ldr	r1, [pc, #24]	; (8017254 <setup_tcp+0x4c>)
 801723a:	68f8      	ldr	r0, [r7, #12]
 801723c:	f006 fd2e 	bl	801dc9c <tcp_err>
}
 8017240:	bf00      	nop
 8017242:	3710      	adds	r7, #16
 8017244:	46bd      	mov	sp, r7
 8017246:	bd80      	pop	{r7, pc}
 8017248:	08016da1 	.word	0x08016da1
 801724c:	08016f7d 	.word	0x08016f7d
 8017250:	08016eb1 	.word	0x08016eb1
 8017254:	08017029 	.word	0x08017029

08017258 <accept_function>:
 *
 * @see tcp.h (struct tcp_pcb_listen.accept) for parameters and return value
 */
static err_t
accept_function(void *arg, struct tcp_pcb *newpcb, err_t err)
{
 8017258:	b580      	push	{r7, lr}
 801725a:	b088      	sub	sp, #32
 801725c:	af00      	add	r7, sp, #0
 801725e:	60f8      	str	r0, [r7, #12]
 8017260:	60b9      	str	r1, [r7, #8]
 8017262:	4613      	mov	r3, r2
 8017264:	71fb      	strb	r3, [r7, #7]
  struct netconn *newconn;
  struct netconn *conn = (struct netconn *)arg;
 8017266:	68fb      	ldr	r3, [r7, #12]
 8017268:	61fb      	str	r3, [r7, #28]

  if (conn == NULL) {
 801726a:	69fb      	ldr	r3, [r7, #28]
 801726c:	2b00      	cmp	r3, #0
 801726e:	d102      	bne.n	8017276 <accept_function+0x1e>
    return ERR_VAL;
 8017270:	f06f 0305 	mvn.w	r3, #5
 8017274:	e08d      	b.n	8017392 <accept_function+0x13a>
  }
  if (!sys_mbox_valid(&conn->acceptmbox)) {
 8017276:	69fb      	ldr	r3, [r7, #28]
 8017278:	3314      	adds	r3, #20
 801727a:	4618      	mov	r0, r3
 801727c:	f00b fa24 	bl	80226c8 <sys_mbox_valid>
 8017280:	4603      	mov	r3, r0
 8017282:	2b00      	cmp	r3, #0
 8017284:	d102      	bne.n	801728c <accept_function+0x34>
    LWIP_DEBUGF(API_MSG_DEBUG, ("accept_function: acceptmbox already deleted\n"));
    return ERR_VAL;
 8017286:	f06f 0305 	mvn.w	r3, #5
 801728a:	e082      	b.n	8017392 <accept_function+0x13a>
  }

  if (newpcb == NULL) {
 801728c:	68bb      	ldr	r3, [r7, #8]
 801728e:	2b00      	cmp	r3, #0
 8017290:	d115      	bne.n	80172be <accept_function+0x66>
    /* out-of-pcbs during connect: pass on this error to the application */
    if (sys_mbox_trypost(&conn->acceptmbox, &netconn_aborted) == ERR_OK) {
 8017292:	69fb      	ldr	r3, [r7, #28]
 8017294:	3314      	adds	r3, #20
 8017296:	4941      	ldr	r1, [pc, #260]	; (801739c <accept_function+0x144>)
 8017298:	4618      	mov	r0, r3
 801729a:	f00b f9a0 	bl	80225de <sys_mbox_trypost>
 801729e:	4603      	mov	r3, r0
 80172a0:	2b00      	cmp	r3, #0
 80172a2:	d109      	bne.n	80172b8 <accept_function+0x60>
      /* Register event with callback */
      API_EVENT(conn, NETCONN_EVT_RCVPLUS, 0);
 80172a4:	69fb      	ldr	r3, [r7, #28]
 80172a6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80172a8:	2b00      	cmp	r3, #0
 80172aa:	d005      	beq.n	80172b8 <accept_function+0x60>
 80172ac:	69fb      	ldr	r3, [r7, #28]
 80172ae:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80172b0:	2200      	movs	r2, #0
 80172b2:	2100      	movs	r1, #0
 80172b4:	69f8      	ldr	r0, [r7, #28]
 80172b6:	4798      	blx	r3
    }
    return ERR_VAL;
 80172b8:	f06f 0305 	mvn.w	r3, #5
 80172bc:	e069      	b.n	8017392 <accept_function+0x13a>

  LWIP_DEBUGF(API_MSG_DEBUG, ("accept_function: newpcb->tate: %s\n", tcp_debug_state_str(newpcb->state)));

  /* We have to set the callback here even though
   * the new socket is unknown. newconn->socket is marked as -1. */
  newconn = netconn_alloc(conn->type, conn->callback);
 80172be:	69fb      	ldr	r3, [r7, #28]
 80172c0:	781a      	ldrb	r2, [r3, #0]
 80172c2:	69fb      	ldr	r3, [r7, #28]
 80172c4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80172c6:	4619      	mov	r1, r3
 80172c8:	4610      	mov	r0, r2
 80172ca:	f000 f8ff 	bl	80174cc <netconn_alloc>
 80172ce:	61b8      	str	r0, [r7, #24]
  if (newconn == NULL) {
 80172d0:	69bb      	ldr	r3, [r7, #24]
 80172d2:	2b00      	cmp	r3, #0
 80172d4:	d115      	bne.n	8017302 <accept_function+0xaa>
    /* outof netconns: pass on this error to the application */
    if (sys_mbox_trypost(&conn->acceptmbox, &netconn_aborted) == ERR_OK) {
 80172d6:	69fb      	ldr	r3, [r7, #28]
 80172d8:	3314      	adds	r3, #20
 80172da:	4930      	ldr	r1, [pc, #192]	; (801739c <accept_function+0x144>)
 80172dc:	4618      	mov	r0, r3
 80172de:	f00b f97e 	bl	80225de <sys_mbox_trypost>
 80172e2:	4603      	mov	r3, r0
 80172e4:	2b00      	cmp	r3, #0
 80172e6:	d109      	bne.n	80172fc <accept_function+0xa4>
      /* Register event with callback */
      API_EVENT(conn, NETCONN_EVT_RCVPLUS, 0);
 80172e8:	69fb      	ldr	r3, [r7, #28]
 80172ea:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80172ec:	2b00      	cmp	r3, #0
 80172ee:	d005      	beq.n	80172fc <accept_function+0xa4>
 80172f0:	69fb      	ldr	r3, [r7, #28]
 80172f2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80172f4:	2200      	movs	r2, #0
 80172f6:	2100      	movs	r1, #0
 80172f8:	69f8      	ldr	r0, [r7, #28]
 80172fa:	4798      	blx	r3
    }
    return ERR_MEM;
 80172fc:	f04f 33ff 	mov.w	r3, #4294967295
 8017300:	e047      	b.n	8017392 <accept_function+0x13a>
  }
  newconn->pcb.tcp = newpcb;
 8017302:	69bb      	ldr	r3, [r7, #24]
 8017304:	68ba      	ldr	r2, [r7, #8]
 8017306:	605a      	str	r2, [r3, #4]
  setup_tcp(newconn);
 8017308:	69b8      	ldr	r0, [r7, #24]
 801730a:	f7ff ff7d 	bl	8017208 <setup_tcp>
  /* no protection: when creating the pcb, the netconn is not yet known
     to the application thread */
  newconn->last_err = err;
 801730e:	69bb      	ldr	r3, [r7, #24]
 8017310:	79fa      	ldrb	r2, [r7, #7]
 8017312:	721a      	strb	r2, [r3, #8]

  /* handle backlog counter */
  tcp_backlog_delayed(newpcb);

  if (sys_mbox_trypost(&conn->acceptmbox, newconn) != ERR_OK) {
 8017314:	69fb      	ldr	r3, [r7, #28]
 8017316:	3314      	adds	r3, #20
 8017318:	69b9      	ldr	r1, [r7, #24]
 801731a:	4618      	mov	r0, r3
 801731c:	f00b f95f 	bl	80225de <sys_mbox_trypost>
 8017320:	4603      	mov	r3, r0
 8017322:	2b00      	cmp	r3, #0
 8017324:	d02a      	beq.n	801737c <accept_function+0x124>
    /* When returning != ERR_OK, the pcb is aborted in tcp_process(),
       so do nothing here! */
    /* remove all references to this netconn from the pcb */
    struct tcp_pcb* pcb = newconn->pcb.tcp;
 8017326:	69bb      	ldr	r3, [r7, #24]
 8017328:	685b      	ldr	r3, [r3, #4]
 801732a:	617b      	str	r3, [r7, #20]
    tcp_arg(pcb, NULL);
 801732c:	2100      	movs	r1, #0
 801732e:	6978      	ldr	r0, [r7, #20]
 8017330:	f006 fc60 	bl	801dbf4 <tcp_arg>
    tcp_recv(pcb, NULL);
 8017334:	2100      	movs	r1, #0
 8017336:	6978      	ldr	r0, [r7, #20]
 8017338:	f006 fc6e 	bl	801dc18 <tcp_recv>
    tcp_sent(pcb, NULL);
 801733c:	2100      	movs	r1, #0
 801733e:	6978      	ldr	r0, [r7, #20]
 8017340:	f006 fc8c 	bl	801dc5c <tcp_sent>
    tcp_poll(pcb, NULL, 0);
 8017344:	2200      	movs	r2, #0
 8017346:	2100      	movs	r1, #0
 8017348:	6978      	ldr	r0, [r7, #20]
 801734a:	f006 fce1 	bl	801dd10 <tcp_poll>
    tcp_err(pcb, NULL);
 801734e:	2100      	movs	r1, #0
 8017350:	6978      	ldr	r0, [r7, #20]
 8017352:	f006 fca3 	bl	801dc9c <tcp_err>
    /* remove reference from to the pcb from this netconn */
    newconn->pcb.tcp = NULL;
 8017356:	69bb      	ldr	r3, [r7, #24]
 8017358:	2200      	movs	r2, #0
 801735a:	605a      	str	r2, [r3, #4]
    /* no need to drain since we know the recvmbox is empty. */
    sys_mbox_free(&newconn->recvmbox);
 801735c:	69bb      	ldr	r3, [r7, #24]
 801735e:	3310      	adds	r3, #16
 8017360:	4618      	mov	r0, r3
 8017362:	f00b f915 	bl	8022590 <sys_mbox_free>
    sys_mbox_set_invalid(&newconn->recvmbox);
 8017366:	69bb      	ldr	r3, [r7, #24]
 8017368:	3310      	adds	r3, #16
 801736a:	4618      	mov	r0, r3
 801736c:	f00b f9bd 	bl	80226ea <sys_mbox_set_invalid>
    netconn_free(newconn);
 8017370:	69b8      	ldr	r0, [r7, #24]
 8017372:	f000 f91b 	bl	80175ac <netconn_free>
    return ERR_MEM;
 8017376:	f04f 33ff 	mov.w	r3, #4294967295
 801737a:	e00a      	b.n	8017392 <accept_function+0x13a>
  } else {
    /* Register event with callback */
    API_EVENT(conn, NETCONN_EVT_RCVPLUS, 0);
 801737c:	69fb      	ldr	r3, [r7, #28]
 801737e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8017380:	2b00      	cmp	r3, #0
 8017382:	d005      	beq.n	8017390 <accept_function+0x138>
 8017384:	69fb      	ldr	r3, [r7, #28]
 8017386:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8017388:	2200      	movs	r2, #0
 801738a:	2100      	movs	r1, #0
 801738c:	69f8      	ldr	r0, [r7, #28]
 801738e:	4798      	blx	r3
  }

  return ERR_OK;
 8017390:	2300      	movs	r3, #0
}
 8017392:	4618      	mov	r0, r3
 8017394:	3720      	adds	r7, #32
 8017396:	46bd      	mov	sp, r7
 8017398:	bd80      	pop	{r7, pc}
 801739a:	bf00      	nop
 801739c:	20004470 	.word	0x20004470

080173a0 <pcb_new>:
 *
 * @param msg the api_msg_msg describing the connection type
 */
static void
pcb_new(struct api_msg *msg)
{
 80173a0:	b590      	push	{r4, r7, lr}
 80173a2:	b085      	sub	sp, #20
 80173a4:	af00      	add	r7, sp, #0
 80173a6:	6078      	str	r0, [r7, #4]
  enum lwip_ip_addr_type iptype = IPADDR_TYPE_V4;
 80173a8:	2300      	movs	r3, #0
 80173aa:	73fb      	strb	r3, [r7, #15]

  LWIP_ASSERT("pcb_new: pcb already allocated", msg->conn->pcb.tcp == NULL);
 80173ac:	687b      	ldr	r3, [r7, #4]
 80173ae:	681b      	ldr	r3, [r3, #0]
 80173b0:	685b      	ldr	r3, [r3, #4]
 80173b2:	2b00      	cmp	r3, #0
 80173b4:	d006      	beq.n	80173c4 <pcb_new+0x24>
 80173b6:	4b2b      	ldr	r3, [pc, #172]	; (8017464 <pcb_new+0xc4>)
 80173b8:	f44f 720b 	mov.w	r2, #556	; 0x22c
 80173bc:	492a      	ldr	r1, [pc, #168]	; (8017468 <pcb_new+0xc8>)
 80173be:	482b      	ldr	r0, [pc, #172]	; (801746c <pcb_new+0xcc>)
 80173c0:	f00d f8ba 	bl	8024538 <iprintf>
    iptype = IPADDR_TYPE_ANY;
  }
#endif
  
  /* Allocate a PCB for this connection */
  switch(NETCONNTYPE_GROUP(msg->conn->type)) {
 80173c4:	687b      	ldr	r3, [r7, #4]
 80173c6:	681b      	ldr	r3, [r3, #0]
 80173c8:	781b      	ldrb	r3, [r3, #0]
 80173ca:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80173ce:	2b10      	cmp	r3, #16
 80173d0:	d022      	beq.n	8017418 <pcb_new+0x78>
 80173d2:	2b20      	cmp	r3, #32
 80173d4:	d133      	bne.n	801743e <pcb_new+0x9e>
    }
    break;
#endif /* LWIP_RAW */
#if LWIP_UDP
  case NETCONN_UDP:
    msg->conn->pcb.udp = udp_new_ip_type(iptype);
 80173d6:	687b      	ldr	r3, [r7, #4]
 80173d8:	681c      	ldr	r4, [r3, #0]
 80173da:	7bfb      	ldrb	r3, [r7, #15]
 80173dc:	4618      	mov	r0, r3
 80173de:	f00a ffa2 	bl	8022326 <udp_new_ip_type>
 80173e2:	4603      	mov	r3, r0
 80173e4:	6063      	str	r3, [r4, #4]
    if (msg->conn->pcb.udp != NULL) {
 80173e6:	687b      	ldr	r3, [r7, #4]
 80173e8:	681b      	ldr	r3, [r3, #0]
 80173ea:	685b      	ldr	r3, [r3, #4]
 80173ec:	2b00      	cmp	r3, #0
 80173ee:	d02a      	beq.n	8017446 <pcb_new+0xa6>
#if LWIP_UDPLITE
      if (NETCONNTYPE_ISUDPLITE(msg->conn->type)) {
        udp_setflags(msg->conn->pcb.udp, UDP_FLAGS_UDPLITE);
      }
#endif /* LWIP_UDPLITE */
      if (NETCONNTYPE_ISUDPNOCHKSUM(msg->conn->type)) {
 80173f0:	687b      	ldr	r3, [r7, #4]
 80173f2:	681b      	ldr	r3, [r3, #0]
 80173f4:	781b      	ldrb	r3, [r3, #0]
 80173f6:	2b22      	cmp	r3, #34	; 0x22
 80173f8:	d104      	bne.n	8017404 <pcb_new+0x64>
        udp_setflags(msg->conn->pcb.udp, UDP_FLAGS_NOCHKSUM);
 80173fa:	687b      	ldr	r3, [r7, #4]
 80173fc:	681b      	ldr	r3, [r3, #0]
 80173fe:	685b      	ldr	r3, [r3, #4]
 8017400:	2201      	movs	r2, #1
 8017402:	741a      	strb	r2, [r3, #16]
      }
      udp_recv(msg->conn->pcb.udp, recv_udp, msg->conn);
 8017404:	687b      	ldr	r3, [r7, #4]
 8017406:	681b      	ldr	r3, [r3, #0]
 8017408:	6858      	ldr	r0, [r3, #4]
 801740a:	687b      	ldr	r3, [r7, #4]
 801740c:	681b      	ldr	r3, [r3, #0]
 801740e:	461a      	mov	r2, r3
 8017410:	4917      	ldr	r1, [pc, #92]	; (8017470 <pcb_new+0xd0>)
 8017412:	f00a ff2d 	bl	8022270 <udp_recv>
    }
    break;
 8017416:	e016      	b.n	8017446 <pcb_new+0xa6>
#endif /* LWIP_UDP */
#if LWIP_TCP
  case NETCONN_TCP:
    msg->conn->pcb.tcp = tcp_new_ip_type(iptype);
 8017418:	687b      	ldr	r3, [r7, #4]
 801741a:	681c      	ldr	r4, [r3, #0]
 801741c:	7bfb      	ldrb	r3, [r7, #15]
 801741e:	4618      	mov	r0, r3
 8017420:	f006 fbda 	bl	801dbd8 <tcp_new_ip_type>
 8017424:	4603      	mov	r3, r0
 8017426:	6063      	str	r3, [r4, #4]
    if (msg->conn->pcb.tcp != NULL) {
 8017428:	687b      	ldr	r3, [r7, #4]
 801742a:	681b      	ldr	r3, [r3, #0]
 801742c:	685b      	ldr	r3, [r3, #4]
 801742e:	2b00      	cmp	r3, #0
 8017430:	d00b      	beq.n	801744a <pcb_new+0xaa>
      setup_tcp(msg->conn);
 8017432:	687b      	ldr	r3, [r7, #4]
 8017434:	681b      	ldr	r3, [r3, #0]
 8017436:	4618      	mov	r0, r3
 8017438:	f7ff fee6 	bl	8017208 <setup_tcp>
    }
    break;
 801743c:	e005      	b.n	801744a <pcb_new+0xaa>
#endif /* LWIP_TCP */
  default:
    /* Unsupported netconn type, e.g. protocol disabled */
    msg->err = ERR_VAL;
 801743e:	687b      	ldr	r3, [r7, #4]
 8017440:	22fa      	movs	r2, #250	; 0xfa
 8017442:	711a      	strb	r2, [r3, #4]
    return;
 8017444:	e00a      	b.n	801745c <pcb_new+0xbc>
    break;
 8017446:	bf00      	nop
 8017448:	e000      	b.n	801744c <pcb_new+0xac>
    break;
 801744a:	bf00      	nop
  }
  if (msg->conn->pcb.ip == NULL) {
 801744c:	687b      	ldr	r3, [r7, #4]
 801744e:	681b      	ldr	r3, [r3, #0]
 8017450:	685b      	ldr	r3, [r3, #4]
 8017452:	2b00      	cmp	r3, #0
 8017454:	d102      	bne.n	801745c <pcb_new+0xbc>
    msg->err = ERR_MEM;
 8017456:	687b      	ldr	r3, [r7, #4]
 8017458:	22ff      	movs	r2, #255	; 0xff
 801745a:	711a      	strb	r2, [r3, #4]
  }
}
 801745c:	3714      	adds	r7, #20
 801745e:	46bd      	mov	sp, r7
 8017460:	bd90      	pop	{r4, r7, pc}
 8017462:	bf00      	nop
 8017464:	080251b8 	.word	0x080251b8
 8017468:	08025340 	.word	0x08025340
 801746c:	08025210 	.word	0x08025210
 8017470:	08016ca5 	.word	0x08016ca5

08017474 <lwip_netconn_do_newconn>:
 *
 * @param m the api_msg_msg describing the connection type
 */
void
lwip_netconn_do_newconn(void *m)
{
 8017474:	b580      	push	{r7, lr}
 8017476:	b084      	sub	sp, #16
 8017478:	af00      	add	r7, sp, #0
 801747a:	6078      	str	r0, [r7, #4]
  struct api_msg *msg = (struct api_msg*)m;
 801747c:	687b      	ldr	r3, [r7, #4]
 801747e:	60fb      	str	r3, [r7, #12]

  msg->err = ERR_OK;
 8017480:	68fb      	ldr	r3, [r7, #12]
 8017482:	2200      	movs	r2, #0
 8017484:	711a      	strb	r2, [r3, #4]
  if (msg->conn->pcb.tcp == NULL) {
 8017486:	68fb      	ldr	r3, [r7, #12]
 8017488:	681b      	ldr	r3, [r3, #0]
 801748a:	685b      	ldr	r3, [r3, #4]
 801748c:	2b00      	cmp	r3, #0
 801748e:	d102      	bne.n	8017496 <lwip_netconn_do_newconn+0x22>
    pcb_new(msg);
 8017490:	68f8      	ldr	r0, [r7, #12]
 8017492:	f7ff ff85 	bl	80173a0 <pcb_new>
  }
  /* Else? This "new" connection already has a PCB allocated. */
  /* Is this an error condition? Should it be deleted? */
  /* We currently just are happy and return. */

  TCPIP_APIMSG_ACK(msg);
 8017496:	68fb      	ldr	r3, [r7, #12]
 8017498:	681b      	ldr	r3, [r3, #0]
 801749a:	2b00      	cmp	r3, #0
 801749c:	d012      	beq.n	80174c4 <lwip_netconn_do_newconn+0x50>
 801749e:	f00b fa23 	bl	80228e8 <sys_arch_protect>
 80174a2:	60b8      	str	r0, [r7, #8]
 80174a4:	68fb      	ldr	r3, [r7, #12]
 80174a6:	681b      	ldr	r3, [r3, #0]
 80174a8:	f993 3008 	ldrsb.w	r3, [r3, #8]
 80174ac:	f113 0f0c 	cmn.w	r3, #12
 80174b0:	db05      	blt.n	80174be <lwip_netconn_do_newconn+0x4a>
 80174b2:	68fb      	ldr	r3, [r7, #12]
 80174b4:	681b      	ldr	r3, [r3, #0]
 80174b6:	68fa      	ldr	r2, [r7, #12]
 80174b8:	f992 2004 	ldrsb.w	r2, [r2, #4]
 80174bc:	721a      	strb	r2, [r3, #8]
 80174be:	68b8      	ldr	r0, [r7, #8]
 80174c0:	f00b fa20 	bl	8022904 <sys_arch_unprotect>
}
 80174c4:	bf00      	nop
 80174c6:	3710      	adds	r7, #16
 80174c8:	46bd      	mov	sp, r7
 80174ca:	bd80      	pop	{r7, pc}

080174cc <netconn_alloc>:
 * @return a newly allocated struct netconn or
 *         NULL on memory error
 */
struct netconn*
netconn_alloc(enum netconn_type t, netconn_callback callback)
{
 80174cc:	b580      	push	{r7, lr}
 80174ce:	b084      	sub	sp, #16
 80174d0:	af00      	add	r7, sp, #0
 80174d2:	4603      	mov	r3, r0
 80174d4:	6039      	str	r1, [r7, #0]
 80174d6:	71fb      	strb	r3, [r7, #7]
  struct netconn *conn;
  int size;

  conn = (struct netconn *)memp_malloc(MEMP_NETCONN);
 80174d8:	2007      	movs	r0, #7
 80174da:	f004 f921 	bl	801b720 <memp_malloc>
 80174de:	60b8      	str	r0, [r7, #8]
  if (conn == NULL) {
 80174e0:	68bb      	ldr	r3, [r7, #8]
 80174e2:	2b00      	cmp	r3, #0
 80174e4:	d101      	bne.n	80174ea <netconn_alloc+0x1e>
    return NULL;
 80174e6:	2300      	movs	r3, #0
 80174e8:	e055      	b.n	8017596 <netconn_alloc+0xca>
  }

  conn->last_err = ERR_OK;
 80174ea:	68bb      	ldr	r3, [r7, #8]
 80174ec:	2200      	movs	r2, #0
 80174ee:	721a      	strb	r2, [r3, #8]
  conn->type = t;
 80174f0:	68bb      	ldr	r3, [r7, #8]
 80174f2:	79fa      	ldrb	r2, [r7, #7]
 80174f4:	701a      	strb	r2, [r3, #0]
  conn->pcb.tcp = NULL;
 80174f6:	68bb      	ldr	r3, [r7, #8]
 80174f8:	2200      	movs	r2, #0
 80174fa:	605a      	str	r2, [r3, #4]

  /* If all sizes are the same, every compiler should optimize this switch to nothing */
  switch(NETCONNTYPE_GROUP(t)) {
 80174fc:	79fb      	ldrb	r3, [r7, #7]
 80174fe:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8017502:	2b10      	cmp	r3, #16
 8017504:	d004      	beq.n	8017510 <netconn_alloc+0x44>
 8017506:	2b20      	cmp	r3, #32
 8017508:	d105      	bne.n	8017516 <netconn_alloc+0x4a>
    size = DEFAULT_RAW_RECVMBOX_SIZE;
    break;
#endif /* LWIP_RAW */
#if LWIP_UDP
  case NETCONN_UDP:
    size = DEFAULT_UDP_RECVMBOX_SIZE;
 801750a:	2306      	movs	r3, #6
 801750c:	60fb      	str	r3, [r7, #12]
    break;
 801750e:	e00a      	b.n	8017526 <netconn_alloc+0x5a>
#endif /* LWIP_UDP */
#if LWIP_TCP
  case NETCONN_TCP:
    size = DEFAULT_TCP_RECVMBOX_SIZE;
 8017510:	2306      	movs	r3, #6
 8017512:	60fb      	str	r3, [r7, #12]
    break;
 8017514:	e007      	b.n	8017526 <netconn_alloc+0x5a>
#endif /* LWIP_TCP */
  default:
    LWIP_ASSERT("netconn_alloc: undefined netconn_type", 0);
 8017516:	4b22      	ldr	r3, [pc, #136]	; (80175a0 <netconn_alloc+0xd4>)
 8017518:	f44f 722a 	mov.w	r2, #680	; 0x2a8
 801751c:	4921      	ldr	r1, [pc, #132]	; (80175a4 <netconn_alloc+0xd8>)
 801751e:	4822      	ldr	r0, [pc, #136]	; (80175a8 <netconn_alloc+0xdc>)
 8017520:	f00d f80a 	bl	8024538 <iprintf>
    goto free_and_return;
 8017524:	e032      	b.n	801758c <netconn_alloc+0xc0>
  }

  if (sys_mbox_new(&conn->recvmbox, size) != ERR_OK) {
 8017526:	68bb      	ldr	r3, [r7, #8]
 8017528:	3310      	adds	r3, #16
 801752a:	68f9      	ldr	r1, [r7, #12]
 801752c:	4618      	mov	r0, r3
 801752e:	f00b f811 	bl	8022554 <sys_mbox_new>
 8017532:	4603      	mov	r3, r0
 8017534:	2b00      	cmp	r3, #0
 8017536:	d128      	bne.n	801758a <netconn_alloc+0xbe>
    goto free_and_return;
  }
#if !LWIP_NETCONN_SEM_PER_THREAD
  if (sys_sem_new(&conn->op_completed, 0) != ERR_OK) {
 8017538:	68bb      	ldr	r3, [r7, #8]
 801753a:	330c      	adds	r3, #12
 801753c:	2100      	movs	r1, #0
 801753e:	4618      	mov	r0, r3
 8017540:	f00b f8e0 	bl	8022704 <sys_sem_new>
 8017544:	4603      	mov	r3, r0
 8017546:	2b00      	cmp	r3, #0
 8017548:	d005      	beq.n	8017556 <netconn_alloc+0x8a>
    sys_mbox_free(&conn->recvmbox);
 801754a:	68bb      	ldr	r3, [r7, #8]
 801754c:	3310      	adds	r3, #16
 801754e:	4618      	mov	r0, r3
 8017550:	f00b f81e 	bl	8022590 <sys_mbox_free>
    goto free_and_return;
 8017554:	e01a      	b.n	801758c <netconn_alloc+0xc0>
  }
#endif

#if LWIP_TCP
  sys_mbox_set_invalid(&conn->acceptmbox);
 8017556:	68bb      	ldr	r3, [r7, #8]
 8017558:	3314      	adds	r3, #20
 801755a:	4618      	mov	r0, r3
 801755c:	f00b f8c5 	bl	80226ea <sys_mbox_set_invalid>
#endif
  conn->state        = NETCONN_NONE;
 8017560:	68bb      	ldr	r3, [r7, #8]
 8017562:	2200      	movs	r2, #0
 8017564:	705a      	strb	r2, [r3, #1]
#if LWIP_SOCKET
  /* initialize socket to -1 since 0 is a valid socket */
  conn->socket       = -1;
 8017566:	68bb      	ldr	r3, [r7, #8]
 8017568:	f04f 32ff 	mov.w	r2, #4294967295
 801756c:	619a      	str	r2, [r3, #24]
#endif /* LWIP_SOCKET */
  conn->callback     = callback;
 801756e:	68bb      	ldr	r3, [r7, #8]
 8017570:	683a      	ldr	r2, [r7, #0]
 8017572:	629a      	str	r2, [r3, #40]	; 0x28
#if LWIP_TCP
  conn->current_msg  = NULL;
 8017574:	68bb      	ldr	r3, [r7, #8]
 8017576:	2200      	movs	r2, #0
 8017578:	625a      	str	r2, [r3, #36]	; 0x24
  conn->write_offset = 0;
 801757a:	68bb      	ldr	r3, [r7, #8]
 801757c:	2200      	movs	r2, #0
 801757e:	621a      	str	r2, [r3, #32]
  conn->recv_avail   = 0;
#endif /* LWIP_SO_RCVBUF */
#if LWIP_SO_LINGER
  conn->linger = -1;
#endif /* LWIP_SO_LINGER */
  conn->flags = 0;
 8017580:	68bb      	ldr	r3, [r7, #8]
 8017582:	2200      	movs	r2, #0
 8017584:	771a      	strb	r2, [r3, #28]
  return conn;
 8017586:	68bb      	ldr	r3, [r7, #8]
 8017588:	e005      	b.n	8017596 <netconn_alloc+0xca>
    goto free_and_return;
 801758a:	bf00      	nop
free_and_return:
  memp_free(MEMP_NETCONN, conn);
 801758c:	68b9      	ldr	r1, [r7, #8]
 801758e:	2007      	movs	r0, #7
 8017590:	f004 f918 	bl	801b7c4 <memp_free>
  return NULL;
 8017594:	2300      	movs	r3, #0
}
 8017596:	4618      	mov	r0, r3
 8017598:	3710      	adds	r7, #16
 801759a:	46bd      	mov	sp, r7
 801759c:	bd80      	pop	{r7, pc}
 801759e:	bf00      	nop
 80175a0:	080251b8 	.word	0x080251b8
 80175a4:	08025360 	.word	0x08025360
 80175a8:	08025210 	.word	0x08025210

080175ac <netconn_free>:
 *
 * @param conn the netconn to free
 */
void
netconn_free(struct netconn *conn)
{
 80175ac:	b580      	push	{r7, lr}
 80175ae:	b082      	sub	sp, #8
 80175b0:	af00      	add	r7, sp, #0
 80175b2:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("PCB must be deallocated outside this function", conn->pcb.tcp == NULL);
 80175b4:	687b      	ldr	r3, [r7, #4]
 80175b6:	685b      	ldr	r3, [r3, #4]
 80175b8:	2b00      	cmp	r3, #0
 80175ba:	d006      	beq.n	80175ca <netconn_free+0x1e>
 80175bc:	4b1b      	ldr	r3, [pc, #108]	; (801762c <netconn_free+0x80>)
 80175be:	f44f 7238 	mov.w	r2, #736	; 0x2e0
 80175c2:	491b      	ldr	r1, [pc, #108]	; (8017630 <netconn_free+0x84>)
 80175c4:	481b      	ldr	r0, [pc, #108]	; (8017634 <netconn_free+0x88>)
 80175c6:	f00c ffb7 	bl	8024538 <iprintf>
  LWIP_ASSERT("recvmbox must be deallocated before calling this function",
 80175ca:	687b      	ldr	r3, [r7, #4]
 80175cc:	3310      	adds	r3, #16
 80175ce:	4618      	mov	r0, r3
 80175d0:	f00b f87a 	bl	80226c8 <sys_mbox_valid>
 80175d4:	4603      	mov	r3, r0
 80175d6:	2b00      	cmp	r3, #0
 80175d8:	d006      	beq.n	80175e8 <netconn_free+0x3c>
 80175da:	4b14      	ldr	r3, [pc, #80]	; (801762c <netconn_free+0x80>)
 80175dc:	f240 22e2 	movw	r2, #738	; 0x2e2
 80175e0:	4915      	ldr	r1, [pc, #84]	; (8017638 <netconn_free+0x8c>)
 80175e2:	4814      	ldr	r0, [pc, #80]	; (8017634 <netconn_free+0x88>)
 80175e4:	f00c ffa8 	bl	8024538 <iprintf>
    !sys_mbox_valid(&conn->recvmbox));
#if LWIP_TCP
  LWIP_ASSERT("acceptmbox must be deallocated before calling this function",
 80175e8:	687b      	ldr	r3, [r7, #4]
 80175ea:	3314      	adds	r3, #20
 80175ec:	4618      	mov	r0, r3
 80175ee:	f00b f86b 	bl	80226c8 <sys_mbox_valid>
 80175f2:	4603      	mov	r3, r0
 80175f4:	2b00      	cmp	r3, #0
 80175f6:	d006      	beq.n	8017606 <netconn_free+0x5a>
 80175f8:	4b0c      	ldr	r3, [pc, #48]	; (801762c <netconn_free+0x80>)
 80175fa:	f240 22e5 	movw	r2, #741	; 0x2e5
 80175fe:	490f      	ldr	r1, [pc, #60]	; (801763c <netconn_free+0x90>)
 8017600:	480c      	ldr	r0, [pc, #48]	; (8017634 <netconn_free+0x88>)
 8017602:	f00c ff99 	bl	8024538 <iprintf>
    !sys_mbox_valid(&conn->acceptmbox));
#endif /* LWIP_TCP */

#if !LWIP_NETCONN_SEM_PER_THREAD
  sys_sem_free(&conn->op_completed);
 8017606:	687b      	ldr	r3, [r7, #4]
 8017608:	330c      	adds	r3, #12
 801760a:	4618      	mov	r0, r3
 801760c:	f00b f8de 	bl	80227cc <sys_sem_free>
  sys_sem_set_invalid(&conn->op_completed);
 8017610:	687b      	ldr	r3, [r7, #4]
 8017612:	330c      	adds	r3, #12
 8017614:	4618      	mov	r0, r3
 8017616:	f00b f8f7 	bl	8022808 <sys_sem_set_invalid>
#endif

  memp_free(MEMP_NETCONN, conn);
 801761a:	6879      	ldr	r1, [r7, #4]
 801761c:	2007      	movs	r0, #7
 801761e:	f004 f8d1 	bl	801b7c4 <memp_free>
}
 8017622:	bf00      	nop
 8017624:	3708      	adds	r7, #8
 8017626:	46bd      	mov	sp, r7
 8017628:	bd80      	pop	{r7, pc}
 801762a:	bf00      	nop
 801762c:	080251b8 	.word	0x080251b8
 8017630:	08025388 	.word	0x08025388
 8017634:	08025210 	.word	0x08025210
 8017638:	080253b8 	.word	0x080253b8
 801763c:	080253f4 	.word	0x080253f4

08017640 <netconn_drain>:
 * @bytes_drained bytes drained from recvmbox
 * @accepts_drained pending connections drained from acceptmbox
 */
static void
netconn_drain(struct netconn *conn)
{
 8017640:	b580      	push	{r7, lr}
 8017642:	b086      	sub	sp, #24
 8017644:	af00      	add	r7, sp, #0
 8017646:	6078      	str	r0, [r7, #4]
#endif /* LWIP_TCP */

  /* This runs in tcpip_thread, so we don't need to lock against rx packets */

  /* Delete and drain the recvmbox. */
  if (sys_mbox_valid(&conn->recvmbox)) {
 8017648:	687b      	ldr	r3, [r7, #4]
 801764a:	3310      	adds	r3, #16
 801764c:	4618      	mov	r0, r3
 801764e:	f00b f83b 	bl	80226c8 <sys_mbox_valid>
 8017652:	4603      	mov	r3, r0
 8017654:	2b00      	cmp	r3, #0
 8017656:	d035      	beq.n	80176c4 <netconn_drain+0x84>
    while (sys_mbox_tryfetch(&conn->recvmbox, &mem) != SYS_MBOX_EMPTY) {
 8017658:	e01e      	b.n	8017698 <netconn_drain+0x58>
#if LWIP_TCP
      if (NETCONNTYPE_GROUP(conn->type) == NETCONN_TCP) {
 801765a:	687b      	ldr	r3, [r7, #4]
 801765c:	781b      	ldrb	r3, [r3, #0]
 801765e:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8017662:	2b10      	cmp	r3, #16
 8017664:	d114      	bne.n	8017690 <netconn_drain+0x50>
        if (mem != NULL) {
 8017666:	68fb      	ldr	r3, [r7, #12]
 8017668:	2b00      	cmp	r3, #0
 801766a:	d015      	beq.n	8017698 <netconn_drain+0x58>
          p = (struct pbuf*)mem;
 801766c:	68fb      	ldr	r3, [r7, #12]
 801766e:	617b      	str	r3, [r7, #20]
          /* pcb might be set to NULL already by err_tcp() */
          if (conn->pcb.tcp != NULL) {
 8017670:	687b      	ldr	r3, [r7, #4]
 8017672:	685b      	ldr	r3, [r3, #4]
 8017674:	2b00      	cmp	r3, #0
 8017676:	d007      	beq.n	8017688 <netconn_drain+0x48>
            tcp_recved(conn->pcb.tcp, p->tot_len);
 8017678:	687b      	ldr	r3, [r7, #4]
 801767a:	685a      	ldr	r2, [r3, #4]
 801767c:	697b      	ldr	r3, [r7, #20]
 801767e:	891b      	ldrh	r3, [r3, #8]
 8017680:	4619      	mov	r1, r3
 8017682:	4610      	mov	r0, r2
 8017684:	f005 fcd4 	bl	801d030 <tcp_recved>
          }
          pbuf_free(p);
 8017688:	6978      	ldr	r0, [r7, #20]
 801768a:	f004 fdf5 	bl	801c278 <pbuf_free>
 801768e:	e003      	b.n	8017698 <netconn_drain+0x58>
        }
      } else
#endif /* LWIP_TCP */
      {
        netbuf_delete((struct netbuf *)mem);
 8017690:	68fb      	ldr	r3, [r7, #12]
 8017692:	4618      	mov	r0, r3
 8017694:	f000 ff38 	bl	8018508 <netbuf_delete>
    while (sys_mbox_tryfetch(&conn->recvmbox, &mem) != SYS_MBOX_EMPTY) {
 8017698:	687b      	ldr	r3, [r7, #4]
 801769a:	3310      	adds	r3, #16
 801769c:	f107 020c 	add.w	r2, r7, #12
 80176a0:	4611      	mov	r1, r2
 80176a2:	4618      	mov	r0, r3
 80176a4:	f00a fff4 	bl	8022690 <sys_arch_mbox_tryfetch>
 80176a8:	4603      	mov	r3, r0
 80176aa:	f1b3 3fff 	cmp.w	r3, #4294967295
 80176ae:	d1d4      	bne.n	801765a <netconn_drain+0x1a>
      }
    }
    sys_mbox_free(&conn->recvmbox);
 80176b0:	687b      	ldr	r3, [r7, #4]
 80176b2:	3310      	adds	r3, #16
 80176b4:	4618      	mov	r0, r3
 80176b6:	f00a ff6b 	bl	8022590 <sys_mbox_free>
    sys_mbox_set_invalid(&conn->recvmbox);
 80176ba:	687b      	ldr	r3, [r7, #4]
 80176bc:	3310      	adds	r3, #16
 80176be:	4618      	mov	r0, r3
 80176c0:	f00b f813 	bl	80226ea <sys_mbox_set_invalid>
  }

  /* Delete and drain the acceptmbox. */
#if LWIP_TCP
  if (sys_mbox_valid(&conn->acceptmbox)) {
 80176c4:	687b      	ldr	r3, [r7, #4]
 80176c6:	3314      	adds	r3, #20
 80176c8:	4618      	mov	r0, r3
 80176ca:	f00a fffd 	bl	80226c8 <sys_mbox_valid>
 80176ce:	4603      	mov	r3, r0
 80176d0:	2b00      	cmp	r3, #0
 80176d2:	d02e      	beq.n	8017732 <netconn_drain+0xf2>
    while (sys_mbox_tryfetch(&conn->acceptmbox, &mem) != SYS_MBOX_EMPTY) {
 80176d4:	e017      	b.n	8017706 <netconn_drain+0xc6>
      if (mem != &netconn_aborted) {
 80176d6:	68fb      	ldr	r3, [r7, #12]
 80176d8:	4a18      	ldr	r2, [pc, #96]	; (801773c <netconn_drain+0xfc>)
 80176da:	4293      	cmp	r3, r2
 80176dc:	d013      	beq.n	8017706 <netconn_drain+0xc6>
        struct netconn *newconn = (struct netconn *)mem;
 80176de:	68fb      	ldr	r3, [r7, #12]
 80176e0:	613b      	str	r3, [r7, #16]
        /* Only tcp pcbs have an acceptmbox, so no need to check conn->type */
        /* pcb might be set to NULL already by err_tcp() */
        /* drain recvmbox */
        netconn_drain(newconn);
 80176e2:	6938      	ldr	r0, [r7, #16]
 80176e4:	f7ff ffac 	bl	8017640 <netconn_drain>
        if (newconn->pcb.tcp != NULL) {
 80176e8:	693b      	ldr	r3, [r7, #16]
 80176ea:	685b      	ldr	r3, [r3, #4]
 80176ec:	2b00      	cmp	r3, #0
 80176ee:	d007      	beq.n	8017700 <netconn_drain+0xc0>
          tcp_abort(newconn->pcb.tcp);
 80176f0:	693b      	ldr	r3, [r7, #16]
 80176f2:	685b      	ldr	r3, [r3, #4]
 80176f4:	4618      	mov	r0, r3
 80176f6:	f005 fb05 	bl	801cd04 <tcp_abort>
          newconn->pcb.tcp = NULL;
 80176fa:	693b      	ldr	r3, [r7, #16]
 80176fc:	2200      	movs	r2, #0
 80176fe:	605a      	str	r2, [r3, #4]
        }
        netconn_free(newconn);
 8017700:	6938      	ldr	r0, [r7, #16]
 8017702:	f7ff ff53 	bl	80175ac <netconn_free>
    while (sys_mbox_tryfetch(&conn->acceptmbox, &mem) != SYS_MBOX_EMPTY) {
 8017706:	687b      	ldr	r3, [r7, #4]
 8017708:	3314      	adds	r3, #20
 801770a:	f107 020c 	add.w	r2, r7, #12
 801770e:	4611      	mov	r1, r2
 8017710:	4618      	mov	r0, r3
 8017712:	f00a ffbd 	bl	8022690 <sys_arch_mbox_tryfetch>
 8017716:	4603      	mov	r3, r0
 8017718:	f1b3 3fff 	cmp.w	r3, #4294967295
 801771c:	d1db      	bne.n	80176d6 <netconn_drain+0x96>
      }
    }
    sys_mbox_free(&conn->acceptmbox);
 801771e:	687b      	ldr	r3, [r7, #4]
 8017720:	3314      	adds	r3, #20
 8017722:	4618      	mov	r0, r3
 8017724:	f00a ff34 	bl	8022590 <sys_mbox_free>
    sys_mbox_set_invalid(&conn->acceptmbox);
 8017728:	687b      	ldr	r3, [r7, #4]
 801772a:	3314      	adds	r3, #20
 801772c:	4618      	mov	r0, r3
 801772e:	f00a ffdc 	bl	80226ea <sys_mbox_set_invalid>
  }
#endif /* LWIP_TCP */
}
 8017732:	bf00      	nop
 8017734:	3718      	adds	r7, #24
 8017736:	46bd      	mov	sp, r7
 8017738:	bd80      	pop	{r7, pc}
 801773a:	bf00      	nop
 801773c:	20004470 	.word	0x20004470

08017740 <lwip_netconn_do_close_internal>:
 *
 * @param conn the TCP netconn to close
 */
static err_t
lwip_netconn_do_close_internal(struct netconn *conn  WRITE_DELAYED_PARAM)
{
 8017740:	b580      	push	{r7, lr}
 8017742:	b088      	sub	sp, #32
 8017744:	af00      	add	r7, sp, #0
 8017746:	6078      	str	r0, [r7, #4]
 8017748:	460b      	mov	r3, r1
 801774a:	70fb      	strb	r3, [r7, #3]
  err_t err;
  u8_t shut, shut_rx, shut_tx, close;
  u8_t close_finished = 0;
 801774c:	2300      	movs	r3, #0
 801774e:	777b      	strb	r3, [r7, #29]
  struct tcp_pcb* tpcb;
#if LWIP_SO_LINGER
  u8_t linger_wait_required = 0;
#endif /* LWIP_SO_LINGER */

  LWIP_ASSERT("invalid conn", (conn != NULL));
 8017750:	687b      	ldr	r3, [r7, #4]
 8017752:	2b00      	cmp	r3, #0
 8017754:	d106      	bne.n	8017764 <lwip_netconn_do_close_internal+0x24>
 8017756:	4baa      	ldr	r3, [pc, #680]	; (8017a00 <lwip_netconn_do_close_internal+0x2c0>)
 8017758:	f240 3243 	movw	r2, #835	; 0x343
 801775c:	49a9      	ldr	r1, [pc, #676]	; (8017a04 <lwip_netconn_do_close_internal+0x2c4>)
 801775e:	48aa      	ldr	r0, [pc, #680]	; (8017a08 <lwip_netconn_do_close_internal+0x2c8>)
 8017760:	f00c feea 	bl	8024538 <iprintf>
  LWIP_ASSERT("this is for tcp netconns only", (NETCONNTYPE_GROUP(conn->type) == NETCONN_TCP));
 8017764:	687b      	ldr	r3, [r7, #4]
 8017766:	781b      	ldrb	r3, [r3, #0]
 8017768:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 801776c:	2b10      	cmp	r3, #16
 801776e:	d006      	beq.n	801777e <lwip_netconn_do_close_internal+0x3e>
 8017770:	4ba3      	ldr	r3, [pc, #652]	; (8017a00 <lwip_netconn_do_close_internal+0x2c0>)
 8017772:	f44f 7251 	mov.w	r2, #836	; 0x344
 8017776:	49a5      	ldr	r1, [pc, #660]	; (8017a0c <lwip_netconn_do_close_internal+0x2cc>)
 8017778:	48a3      	ldr	r0, [pc, #652]	; (8017a08 <lwip_netconn_do_close_internal+0x2c8>)
 801777a:	f00c fedd 	bl	8024538 <iprintf>
  LWIP_ASSERT("conn must be in state NETCONN_CLOSE", (conn->state == NETCONN_CLOSE));
 801777e:	687b      	ldr	r3, [r7, #4]
 8017780:	785b      	ldrb	r3, [r3, #1]
 8017782:	2b04      	cmp	r3, #4
 8017784:	d006      	beq.n	8017794 <lwip_netconn_do_close_internal+0x54>
 8017786:	4b9e      	ldr	r3, [pc, #632]	; (8017a00 <lwip_netconn_do_close_internal+0x2c0>)
 8017788:	f240 3245 	movw	r2, #837	; 0x345
 801778c:	49a0      	ldr	r1, [pc, #640]	; (8017a10 <lwip_netconn_do_close_internal+0x2d0>)
 801778e:	489e      	ldr	r0, [pc, #632]	; (8017a08 <lwip_netconn_do_close_internal+0x2c8>)
 8017790:	f00c fed2 	bl	8024538 <iprintf>
  LWIP_ASSERT("pcb already closed", (conn->pcb.tcp != NULL));
 8017794:	687b      	ldr	r3, [r7, #4]
 8017796:	685b      	ldr	r3, [r3, #4]
 8017798:	2b00      	cmp	r3, #0
 801779a:	d106      	bne.n	80177aa <lwip_netconn_do_close_internal+0x6a>
 801779c:	4b98      	ldr	r3, [pc, #608]	; (8017a00 <lwip_netconn_do_close_internal+0x2c0>)
 801779e:	f240 3246 	movw	r2, #838	; 0x346
 80177a2:	499c      	ldr	r1, [pc, #624]	; (8017a14 <lwip_netconn_do_close_internal+0x2d4>)
 80177a4:	4898      	ldr	r0, [pc, #608]	; (8017a08 <lwip_netconn_do_close_internal+0x2c8>)
 80177a6:	f00c fec7 	bl	8024538 <iprintf>
  LWIP_ASSERT("conn->current_msg != NULL", conn->current_msg != NULL);
 80177aa:	687b      	ldr	r3, [r7, #4]
 80177ac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80177ae:	2b00      	cmp	r3, #0
 80177b0:	d106      	bne.n	80177c0 <lwip_netconn_do_close_internal+0x80>
 80177b2:	4b93      	ldr	r3, [pc, #588]	; (8017a00 <lwip_netconn_do_close_internal+0x2c0>)
 80177b4:	f240 3247 	movw	r2, #839	; 0x347
 80177b8:	4997      	ldr	r1, [pc, #604]	; (8017a18 <lwip_netconn_do_close_internal+0x2d8>)
 80177ba:	4893      	ldr	r0, [pc, #588]	; (8017a08 <lwip_netconn_do_close_internal+0x2c8>)
 80177bc:	f00c febc 	bl	8024538 <iprintf>

  tpcb = conn->pcb.tcp;
 80177c0:	687b      	ldr	r3, [r7, #4]
 80177c2:	685b      	ldr	r3, [r3, #4]
 80177c4:	61bb      	str	r3, [r7, #24]
  shut = conn->current_msg->msg.sd.shut;
 80177c6:	687b      	ldr	r3, [r7, #4]
 80177c8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80177ca:	7a1b      	ldrb	r3, [r3, #8]
 80177cc:	75fb      	strb	r3, [r7, #23]
  shut_rx = shut & NETCONN_SHUT_RD;
 80177ce:	7dfb      	ldrb	r3, [r7, #23]
 80177d0:	f003 0301 	and.w	r3, r3, #1
 80177d4:	75bb      	strb	r3, [r7, #22]
  shut_tx = shut & NETCONN_SHUT_WR;
 80177d6:	7dfb      	ldrb	r3, [r7, #23]
 80177d8:	f003 0302 	and.w	r3, r3, #2
 80177dc:	757b      	strb	r3, [r7, #21]
  /* shutting down both ends is the same as closing
     (also if RD or WR side was shut down before already) */
  if (shut == NETCONN_SHUT_RDWR) {
 80177de:	7dfb      	ldrb	r3, [r7, #23]
 80177e0:	2b03      	cmp	r3, #3
 80177e2:	d102      	bne.n	80177ea <lwip_netconn_do_close_internal+0xaa>
    close = 1;
 80177e4:	2301      	movs	r3, #1
 80177e6:	77bb      	strb	r3, [r7, #30]
 80177e8:	e01f      	b.n	801782a <lwip_netconn_do_close_internal+0xea>
  } else if (shut_rx &&
 80177ea:	7dbb      	ldrb	r3, [r7, #22]
 80177ec:	2b00      	cmp	r3, #0
 80177ee:	d00e      	beq.n	801780e <lwip_netconn_do_close_internal+0xce>
             ((tpcb->state == FIN_WAIT_1) ||
 80177f0:	69bb      	ldr	r3, [r7, #24]
 80177f2:	7d1b      	ldrb	r3, [r3, #20]
  } else if (shut_rx &&
 80177f4:	2b05      	cmp	r3, #5
 80177f6:	d007      	beq.n	8017808 <lwip_netconn_do_close_internal+0xc8>
              (tpcb->state == FIN_WAIT_2) ||
 80177f8:	69bb      	ldr	r3, [r7, #24]
 80177fa:	7d1b      	ldrb	r3, [r3, #20]
             ((tpcb->state == FIN_WAIT_1) ||
 80177fc:	2b06      	cmp	r3, #6
 80177fe:	d003      	beq.n	8017808 <lwip_netconn_do_close_internal+0xc8>
              (tpcb->state == CLOSING))) {
 8017800:	69bb      	ldr	r3, [r7, #24]
 8017802:	7d1b      	ldrb	r3, [r3, #20]
              (tpcb->state == FIN_WAIT_2) ||
 8017804:	2b08      	cmp	r3, #8
 8017806:	d102      	bne.n	801780e <lwip_netconn_do_close_internal+0xce>
    close = 1;
 8017808:	2301      	movs	r3, #1
 801780a:	77bb      	strb	r3, [r7, #30]
 801780c:	e00d      	b.n	801782a <lwip_netconn_do_close_internal+0xea>
  } else if (shut_tx && ((tpcb->flags & TF_RXCLOSED) != 0)) {
 801780e:	7d7b      	ldrb	r3, [r7, #21]
 8017810:	2b00      	cmp	r3, #0
 8017812:	d008      	beq.n	8017826 <lwip_netconn_do_close_internal+0xe6>
 8017814:	69bb      	ldr	r3, [r7, #24]
 8017816:	7e9b      	ldrb	r3, [r3, #26]
 8017818:	f003 0310 	and.w	r3, r3, #16
 801781c:	2b00      	cmp	r3, #0
 801781e:	d002      	beq.n	8017826 <lwip_netconn_do_close_internal+0xe6>
    close = 1;
 8017820:	2301      	movs	r3, #1
 8017822:	77bb      	strb	r3, [r7, #30]
 8017824:	e001      	b.n	801782a <lwip_netconn_do_close_internal+0xea>
  } else {
    close = 0;
 8017826:	2300      	movs	r3, #0
 8017828:	77bb      	strb	r3, [r7, #30]
  }

  /* Set back some callback pointers */
  if (close) {
 801782a:	7fbb      	ldrb	r3, [r7, #30]
 801782c:	2b00      	cmp	r3, #0
 801782e:	d003      	beq.n	8017838 <lwip_netconn_do_close_internal+0xf8>
    tcp_arg(tpcb, NULL);
 8017830:	2100      	movs	r1, #0
 8017832:	69b8      	ldr	r0, [r7, #24]
 8017834:	f006 f9de 	bl	801dbf4 <tcp_arg>
  }
  if (tpcb->state == LISTEN) {
 8017838:	69bb      	ldr	r3, [r7, #24]
 801783a:	7d1b      	ldrb	r3, [r3, #20]
 801783c:	2b01      	cmp	r3, #1
 801783e:	d104      	bne.n	801784a <lwip_netconn_do_close_internal+0x10a>
    tcp_accept(tpcb, NULL);
 8017840:	2100      	movs	r1, #0
 8017842:	69b8      	ldr	r0, [r7, #24]
 8017844:	f006 fa4c 	bl	801dce0 <tcp_accept>
 8017848:	e01d      	b.n	8017886 <lwip_netconn_do_close_internal+0x146>
  } else {
    /* some callbacks have to be reset if tcp_close is not successful */
    if (shut_rx) {
 801784a:	7dbb      	ldrb	r3, [r7, #22]
 801784c:	2b00      	cmp	r3, #0
 801784e:	d007      	beq.n	8017860 <lwip_netconn_do_close_internal+0x120>
      tcp_recv(tpcb, NULL);
 8017850:	2100      	movs	r1, #0
 8017852:	69b8      	ldr	r0, [r7, #24]
 8017854:	f006 f9e0 	bl	801dc18 <tcp_recv>
      tcp_accept(tpcb, NULL);
 8017858:	2100      	movs	r1, #0
 801785a:	69b8      	ldr	r0, [r7, #24]
 801785c:	f006 fa40 	bl	801dce0 <tcp_accept>
    }
    if (shut_tx) {
 8017860:	7d7b      	ldrb	r3, [r7, #21]
 8017862:	2b00      	cmp	r3, #0
 8017864:	d003      	beq.n	801786e <lwip_netconn_do_close_internal+0x12e>
      tcp_sent(tpcb, NULL);
 8017866:	2100      	movs	r1, #0
 8017868:	69b8      	ldr	r0, [r7, #24]
 801786a:	f006 f9f7 	bl	801dc5c <tcp_sent>
    }
    if (close) {
 801786e:	7fbb      	ldrb	r3, [r7, #30]
 8017870:	2b00      	cmp	r3, #0
 8017872:	d008      	beq.n	8017886 <lwip_netconn_do_close_internal+0x146>
      tcp_poll(tpcb, NULL, 0);
 8017874:	2200      	movs	r2, #0
 8017876:	2100      	movs	r1, #0
 8017878:	69b8      	ldr	r0, [r7, #24]
 801787a:	f006 fa49 	bl	801dd10 <tcp_poll>
      tcp_err(tpcb, NULL);
 801787e:	2100      	movs	r1, #0
 8017880:	69b8      	ldr	r0, [r7, #24]
 8017882:	f006 fa0b 	bl	801dc9c <tcp_err>
    }
  }
  /* Try to close the connection */
  if (close) {
 8017886:	7fbb      	ldrb	r3, [r7, #30]
 8017888:	2b00      	cmp	r3, #0
 801788a:	d005      	beq.n	8017898 <lwip_netconn_do_close_internal+0x158>
      }
    }
    if ((err == ERR_OK) && (tpcb != NULL))
#endif /* LWIP_SO_LINGER */
    {
      err = tcp_close(tpcb);
 801788c:	69b8      	ldr	r0, [r7, #24]
 801788e:	f005 f927 	bl	801cae0 <tcp_close>
 8017892:	4603      	mov	r3, r0
 8017894:	77fb      	strb	r3, [r7, #31]
 8017896:	e007      	b.n	80178a8 <lwip_netconn_do_close_internal+0x168>
    }
  } else {
    err = tcp_shutdown(tpcb, shut_rx, shut_tx);
 8017898:	7dbb      	ldrb	r3, [r7, #22]
 801789a:	7d7a      	ldrb	r2, [r7, #21]
 801789c:	4619      	mov	r1, r3
 801789e:	69b8      	ldr	r0, [r7, #24]
 80178a0:	f005 f936 	bl	801cb10 <tcp_shutdown>
 80178a4:	4603      	mov	r3, r0
 80178a6:	77fb      	strb	r3, [r7, #31]
  }
  if (err == ERR_OK) {
 80178a8:	f997 301f 	ldrsb.w	r3, [r7, #31]
 80178ac:	2b00      	cmp	r3, #0
 80178ae:	d102      	bne.n	80178b6 <lwip_netconn_do_close_internal+0x176>
    close_finished = 1;
 80178b0:	2301      	movs	r3, #1
 80178b2:	777b      	strb	r3, [r7, #29]
 80178b4:	e016      	b.n	80178e4 <lwip_netconn_do_close_internal+0x1a4>
      close_finished = 0;
      err = ERR_INPROGRESS;
    }
#endif /* LWIP_SO_LINGER */
  } else {
    if (err == ERR_MEM) {
 80178b6:	f997 301f 	ldrsb.w	r3, [r7, #31]
 80178ba:	f1b3 3fff 	cmp.w	r3, #4294967295
 80178be:	d10f      	bne.n	80178e0 <lwip_netconn_do_close_internal+0x1a0>
        close_timeout = conn->linger * 1000U;
      }
#endif
      if ((s32_t)(sys_now() - conn->current_msg->msg.sd.time_started) >= close_timeout) {
#else /* LWIP_SO_SNDTIMEO || LWIP_SO_LINGER */
      if (conn->current_msg->msg.sd.polls_left == 0) {
 80178c0:	687b      	ldr	r3, [r7, #4]
 80178c2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80178c4:	7a5b      	ldrb	r3, [r3, #9]
 80178c6:	2b00      	cmp	r3, #0
 80178c8:	d10c      	bne.n	80178e4 <lwip_netconn_do_close_internal+0x1a4>
#endif /* LWIP_SO_SNDTIMEO || LWIP_SO_LINGER */
        close_finished = 1;
 80178ca:	2301      	movs	r3, #1
 80178cc:	777b      	strb	r3, [r7, #29]
        if (close) {
 80178ce:	7fbb      	ldrb	r3, [r7, #30]
 80178d0:	2b00      	cmp	r3, #0
 80178d2:	d007      	beq.n	80178e4 <lwip_netconn_do_close_internal+0x1a4>
          /* in this case, we want to RST the connection */
          tcp_abort(tpcb);
 80178d4:	69b8      	ldr	r0, [r7, #24]
 80178d6:	f005 fa15 	bl	801cd04 <tcp_abort>
          err = ERR_OK;
 80178da:	2300      	movs	r3, #0
 80178dc:	77fb      	strb	r3, [r7, #31]
 80178de:	e001      	b.n	80178e4 <lwip_netconn_do_close_internal+0x1a4>
        }
      }
    } else {
      /* Closing failed for a non-memory error: give up */
      close_finished = 1;
 80178e0:	2301      	movs	r3, #1
 80178e2:	777b      	strb	r3, [r7, #29]
    }
  }
  if (close_finished) {
 80178e4:	7f7b      	ldrb	r3, [r7, #29]
 80178e6:	2b00      	cmp	r3, #0
 80178e8:	d056      	beq.n	8017998 <lwip_netconn_do_close_internal+0x258>
    /* Closing done (succeeded, non-memory error, nonblocking error or timeout) */
    sys_sem_t* op_completed_sem = LWIP_API_MSG_SEM(conn->current_msg);
 80178ea:	687b      	ldr	r3, [r7, #4]
 80178ec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80178ee:	681b      	ldr	r3, [r3, #0]
 80178f0:	330c      	adds	r3, #12
 80178f2:	613b      	str	r3, [r7, #16]
    conn->current_msg->err = err;
 80178f4:	687b      	ldr	r3, [r7, #4]
 80178f6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80178f8:	7ffa      	ldrb	r2, [r7, #31]
 80178fa:	711a      	strb	r2, [r3, #4]
    conn->current_msg = NULL;
 80178fc:	687b      	ldr	r3, [r7, #4]
 80178fe:	2200      	movs	r2, #0
 8017900:	625a      	str	r2, [r3, #36]	; 0x24
    conn->state = NETCONN_NONE;
 8017902:	687b      	ldr	r3, [r7, #4]
 8017904:	2200      	movs	r2, #0
 8017906:	705a      	strb	r2, [r3, #1]
    if (err == ERR_OK) {
 8017908:	f997 301f 	ldrsb.w	r3, [r7, #31]
 801790c:	2b00      	cmp	r3, #0
 801790e:	d129      	bne.n	8017964 <lwip_netconn_do_close_internal+0x224>
      if (close) {
 8017910:	7fbb      	ldrb	r3, [r7, #30]
 8017912:	2b00      	cmp	r3, #0
 8017914:	d00c      	beq.n	8017930 <lwip_netconn_do_close_internal+0x1f0>
        /* Set back some callback pointers as conn is going away */
        conn->pcb.tcp = NULL;
 8017916:	687b      	ldr	r3, [r7, #4]
 8017918:	2200      	movs	r2, #0
 801791a:	605a      	str	r2, [r3, #4]
        /* Trigger select() in socket layer. Make sure everybody notices activity
         on the connection, error first! */
        API_EVENT(conn, NETCONN_EVT_ERROR, 0);
 801791c:	687b      	ldr	r3, [r7, #4]
 801791e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8017920:	2b00      	cmp	r3, #0
 8017922:	d005      	beq.n	8017930 <lwip_netconn_do_close_internal+0x1f0>
 8017924:	687b      	ldr	r3, [r7, #4]
 8017926:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8017928:	2200      	movs	r2, #0
 801792a:	2104      	movs	r1, #4
 801792c:	6878      	ldr	r0, [r7, #4]
 801792e:	4798      	blx	r3
      }
      if (shut_rx) {
 8017930:	7dbb      	ldrb	r3, [r7, #22]
 8017932:	2b00      	cmp	r3, #0
 8017934:	d009      	beq.n	801794a <lwip_netconn_do_close_internal+0x20a>
        API_EVENT(conn, NETCONN_EVT_RCVPLUS, 0);
 8017936:	687b      	ldr	r3, [r7, #4]
 8017938:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 801793a:	2b00      	cmp	r3, #0
 801793c:	d005      	beq.n	801794a <lwip_netconn_do_close_internal+0x20a>
 801793e:	687b      	ldr	r3, [r7, #4]
 8017940:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8017942:	2200      	movs	r2, #0
 8017944:	2100      	movs	r1, #0
 8017946:	6878      	ldr	r0, [r7, #4]
 8017948:	4798      	blx	r3
      }
      if (shut_tx) {
 801794a:	7d7b      	ldrb	r3, [r7, #21]
 801794c:	2b00      	cmp	r3, #0
 801794e:	d009      	beq.n	8017964 <lwip_netconn_do_close_internal+0x224>
        API_EVENT(conn, NETCONN_EVT_SENDPLUS, 0);
 8017950:	687b      	ldr	r3, [r7, #4]
 8017952:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8017954:	2b00      	cmp	r3, #0
 8017956:	d005      	beq.n	8017964 <lwip_netconn_do_close_internal+0x224>
 8017958:	687b      	ldr	r3, [r7, #4]
 801795a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 801795c:	2200      	movs	r2, #0
 801795e:	2102      	movs	r1, #2
 8017960:	6878      	ldr	r0, [r7, #4]
 8017962:	4798      	blx	r3
      }
    }
    NETCONN_SET_SAFE_ERR(conn, err);
 8017964:	687b      	ldr	r3, [r7, #4]
 8017966:	2b00      	cmp	r3, #0
 8017968:	d00e      	beq.n	8017988 <lwip_netconn_do_close_internal+0x248>
 801796a:	f00a ffbd 	bl	80228e8 <sys_arch_protect>
 801796e:	60f8      	str	r0, [r7, #12]
 8017970:	687b      	ldr	r3, [r7, #4]
 8017972:	f993 3008 	ldrsb.w	r3, [r3, #8]
 8017976:	f113 0f0c 	cmn.w	r3, #12
 801797a:	db02      	blt.n	8017982 <lwip_netconn_do_close_internal+0x242>
 801797c:	687b      	ldr	r3, [r7, #4]
 801797e:	7ffa      	ldrb	r2, [r7, #31]
 8017980:	721a      	strb	r2, [r3, #8]
 8017982:	68f8      	ldr	r0, [r7, #12]
 8017984:	f00a ffbe 	bl	8022904 <sys_arch_unprotect>
#if LWIP_TCPIP_CORE_LOCKING
    if (delayed)
 8017988:	78fb      	ldrb	r3, [r7, #3]
 801798a:	2b00      	cmp	r3, #0
 801798c:	d002      	beq.n	8017994 <lwip_netconn_do_close_internal+0x254>
#endif
    {
      /* wake up the application task */
      sys_sem_signal(op_completed_sem);
 801798e:	6938      	ldr	r0, [r7, #16]
 8017990:	f00a ff0f 	bl	80227b2 <sys_sem_signal>
    }
    return ERR_OK;
 8017994:	2300      	movs	r3, #0
 8017996:	e02e      	b.n	80179f6 <lwip_netconn_do_close_internal+0x2b6>
  }
  if (!close_finished) {
 8017998:	7f7b      	ldrb	r3, [r7, #29]
 801799a:	2b00      	cmp	r3, #0
 801799c:	d11e      	bne.n	80179dc <lwip_netconn_do_close_internal+0x29c>
    /* Closing failed and we want to wait: restore some of the callbacks */
    /* Closing of listen pcb will never fail! */
    LWIP_ASSERT("Closing a listen pcb may not fail!", (tpcb->state != LISTEN));
 801799e:	69bb      	ldr	r3, [r7, #24]
 80179a0:	7d1b      	ldrb	r3, [r3, #20]
 80179a2:	2b01      	cmp	r3, #1
 80179a4:	d106      	bne.n	80179b4 <lwip_netconn_do_close_internal+0x274>
 80179a6:	4b16      	ldr	r3, [pc, #88]	; (8017a00 <lwip_netconn_do_close_internal+0x2c0>)
 80179a8:	f240 32e3 	movw	r2, #995	; 0x3e3
 80179ac:	491b      	ldr	r1, [pc, #108]	; (8017a1c <lwip_netconn_do_close_internal+0x2dc>)
 80179ae:	4816      	ldr	r0, [pc, #88]	; (8017a08 <lwip_netconn_do_close_internal+0x2c8>)
 80179b0:	f00c fdc2 	bl	8024538 <iprintf>
    if (shut_tx) {
 80179b4:	7d7b      	ldrb	r3, [r7, #21]
 80179b6:	2b00      	cmp	r3, #0
 80179b8:	d003      	beq.n	80179c2 <lwip_netconn_do_close_internal+0x282>
      tcp_sent(tpcb, sent_tcp);
 80179ba:	4919      	ldr	r1, [pc, #100]	; (8017a20 <lwip_netconn_do_close_internal+0x2e0>)
 80179bc:	69b8      	ldr	r0, [r7, #24]
 80179be:	f006 f94d 	bl	801dc5c <tcp_sent>
    }
    /* when waiting for close, set up poll interval to 500ms */
    tcp_poll(tpcb, poll_tcp, 1);
 80179c2:	2201      	movs	r2, #1
 80179c4:	4917      	ldr	r1, [pc, #92]	; (8017a24 <lwip_netconn_do_close_internal+0x2e4>)
 80179c6:	69b8      	ldr	r0, [r7, #24]
 80179c8:	f006 f9a2 	bl	801dd10 <tcp_poll>
    tcp_err(tpcb, err_tcp);
 80179cc:	4916      	ldr	r1, [pc, #88]	; (8017a28 <lwip_netconn_do_close_internal+0x2e8>)
 80179ce:	69b8      	ldr	r0, [r7, #24]
 80179d0:	f006 f964 	bl	801dc9c <tcp_err>
    tcp_arg(tpcb, conn);
 80179d4:	6879      	ldr	r1, [r7, #4]
 80179d6:	69b8      	ldr	r0, [r7, #24]
 80179d8:	f006 f90c 	bl	801dbf4 <tcp_arg>
    /* don't restore recv callback: we don't want to receive any more data */
  }
  /* If closing didn't succeed, we get called again either
     from poll_tcp or from sent_tcp */
  LWIP_ASSERT("err != ERR_OK", err != ERR_OK);
 80179dc:	f997 301f 	ldrsb.w	r3, [r7, #31]
 80179e0:	2b00      	cmp	r3, #0
 80179e2:	d106      	bne.n	80179f2 <lwip_netconn_do_close_internal+0x2b2>
 80179e4:	4b06      	ldr	r3, [pc, #24]	; (8017a00 <lwip_netconn_do_close_internal+0x2c0>)
 80179e6:	f240 32ef 	movw	r2, #1007	; 0x3ef
 80179ea:	4910      	ldr	r1, [pc, #64]	; (8017a2c <lwip_netconn_do_close_internal+0x2ec>)
 80179ec:	4806      	ldr	r0, [pc, #24]	; (8017a08 <lwip_netconn_do_close_internal+0x2c8>)
 80179ee:	f00c fda3 	bl	8024538 <iprintf>
  return err;
 80179f2:	f997 301f 	ldrsb.w	r3, [r7, #31]
}
 80179f6:	4618      	mov	r0, r3
 80179f8:	3720      	adds	r7, #32
 80179fa:	46bd      	mov	sp, r7
 80179fc:	bd80      	pop	{r7, pc}
 80179fe:	bf00      	nop
 8017a00:	080251b8 	.word	0x080251b8
 8017a04:	08025430 	.word	0x08025430
 8017a08:	08025210 	.word	0x08025210
 8017a0c:	08025440 	.word	0x08025440
 8017a10:	08025460 	.word	0x08025460
 8017a14:	08025484 	.word	0x08025484
 8017a18:	080252ec 	.word	0x080252ec
 8017a1c:	08025498 	.word	0x08025498
 8017a20:	08016f7d 	.word	0x08016f7d
 8017a24:	08016eb1 	.word	0x08016eb1
 8017a28:	08017029 	.word	0x08017029
 8017a2c:	080254bc 	.word	0x080254bc

08017a30 <lwip_netconn_do_delconn>:
 *
 * @param m the api_msg_msg pointing to the connection
 */
void
lwip_netconn_do_delconn(void *m)
{
 8017a30:	b580      	push	{r7, lr}
 8017a32:	b086      	sub	sp, #24
 8017a34:	af00      	add	r7, sp, #0
 8017a36:	6078      	str	r0, [r7, #4]
  struct api_msg *msg = (struct api_msg*)m;
 8017a38:	687b      	ldr	r3, [r7, #4]
 8017a3a:	617b      	str	r3, [r7, #20]

  enum netconn_state state = msg->conn->state;
 8017a3c:	697b      	ldr	r3, [r7, #20]
 8017a3e:	681b      	ldr	r3, [r3, #0]
 8017a40:	785b      	ldrb	r3, [r3, #1]
 8017a42:	74fb      	strb	r3, [r7, #19]
  LWIP_ASSERT("netconn state error", /* this only happens for TCP netconns */
 8017a44:	7cfb      	ldrb	r3, [r7, #19]
 8017a46:	2b00      	cmp	r3, #0
 8017a48:	d00d      	beq.n	8017a66 <lwip_netconn_do_delconn+0x36>
 8017a4a:	697b      	ldr	r3, [r7, #20]
 8017a4c:	681b      	ldr	r3, [r3, #0]
 8017a4e:	781b      	ldrb	r3, [r3, #0]
 8017a50:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8017a54:	2b10      	cmp	r3, #16
 8017a56:	d006      	beq.n	8017a66 <lwip_netconn_do_delconn+0x36>
 8017a58:	4b6f      	ldr	r3, [pc, #444]	; (8017c18 <lwip_netconn_do_delconn+0x1e8>)
 8017a5a:	f240 4201 	movw	r2, #1025	; 0x401
 8017a5e:	496f      	ldr	r1, [pc, #444]	; (8017c1c <lwip_netconn_do_delconn+0x1ec>)
 8017a60:	486f      	ldr	r0, [pc, #444]	; (8017c20 <lwip_netconn_do_delconn+0x1f0>)
 8017a62:	f00c fd69 	bl	8024538 <iprintf>
      NETCONN_SET_SAFE_ERR(msg->conn, ERR_CLSD);
      sys_sem_signal(op_completed_sem);
    }
  }
#else /* LWIP_NETCONN_FULLDUPLEX */
  if (((state != NETCONN_NONE) &&
 8017a66:	7cfb      	ldrb	r3, [r7, #19]
 8017a68:	2b00      	cmp	r3, #0
 8017a6a:	d005      	beq.n	8017a78 <lwip_netconn_do_delconn+0x48>
 8017a6c:	7cfb      	ldrb	r3, [r7, #19]
 8017a6e:	2b02      	cmp	r3, #2
 8017a70:	d002      	beq.n	8017a78 <lwip_netconn_do_delconn+0x48>
       (state != NETCONN_LISTEN) &&
 8017a72:	7cfb      	ldrb	r3, [r7, #19]
 8017a74:	2b03      	cmp	r3, #3
 8017a76:	d109      	bne.n	8017a8c <lwip_netconn_do_delconn+0x5c>
       (state != NETCONN_CONNECT)) ||
 8017a78:	7cfb      	ldrb	r3, [r7, #19]
 8017a7a:	2b03      	cmp	r3, #3
 8017a7c:	d10a      	bne.n	8017a94 <lwip_netconn_do_delconn+0x64>
      ((state == NETCONN_CONNECT) && !IN_NONBLOCKING_CONNECT(msg->conn))) {
 8017a7e:	697b      	ldr	r3, [r7, #20]
 8017a80:	681b      	ldr	r3, [r3, #0]
 8017a82:	7f1b      	ldrb	r3, [r3, #28]
 8017a84:	f003 0304 	and.w	r3, r3, #4
 8017a88:	2b00      	cmp	r3, #0
 8017a8a:	d103      	bne.n	8017a94 <lwip_netconn_do_delconn+0x64>
    /* This means either a blocking write or blocking connect is running
       (nonblocking write returns and sets state to NONE) */
    msg->err = ERR_INPROGRESS;
 8017a8c:	697b      	ldr	r3, [r7, #20]
 8017a8e:	22fb      	movs	r2, #251	; 0xfb
 8017a90:	711a      	strb	r2, [r3, #4]
 8017a92:	e09c      	b.n	8017bce <lwip_netconn_do_delconn+0x19e>
  } else
#endif /* LWIP_NETCONN_FULLDUPLEX */
  {
    LWIP_ASSERT("blocking connect in progress",
 8017a94:	7cfb      	ldrb	r3, [r7, #19]
 8017a96:	2b03      	cmp	r3, #3
 8017a98:	d10d      	bne.n	8017ab6 <lwip_netconn_do_delconn+0x86>
 8017a9a:	697b      	ldr	r3, [r7, #20]
 8017a9c:	681b      	ldr	r3, [r3, #0]
 8017a9e:	7f1b      	ldrb	r3, [r3, #28]
 8017aa0:	f003 0304 	and.w	r3, r3, #4
 8017aa4:	2b00      	cmp	r3, #0
 8017aa6:	d106      	bne.n	8017ab6 <lwip_netconn_do_delconn+0x86>
 8017aa8:	4b5b      	ldr	r3, [pc, #364]	; (8017c18 <lwip_netconn_do_delconn+0x1e8>)
 8017aaa:	f240 421f 	movw	r2, #1055	; 0x41f
 8017aae:	495d      	ldr	r1, [pc, #372]	; (8017c24 <lwip_netconn_do_delconn+0x1f4>)
 8017ab0:	485b      	ldr	r0, [pc, #364]	; (8017c20 <lwip_netconn_do_delconn+0x1f0>)
 8017ab2:	f00c fd41 	bl	8024538 <iprintf>
      (state != NETCONN_CONNECT) || IN_NONBLOCKING_CONNECT(msg->conn));
    msg->err = ERR_OK;
 8017ab6:	697b      	ldr	r3, [r7, #20]
 8017ab8:	2200      	movs	r2, #0
 8017aba:	711a      	strb	r2, [r3, #4]
    /* Drain and delete mboxes */
    netconn_drain(msg->conn);
 8017abc:	697b      	ldr	r3, [r7, #20]
 8017abe:	681b      	ldr	r3, [r3, #0]
 8017ac0:	4618      	mov	r0, r3
 8017ac2:	f7ff fdbd 	bl	8017640 <netconn_drain>

    if (msg->conn->pcb.tcp != NULL) {
 8017ac6:	697b      	ldr	r3, [r7, #20]
 8017ac8:	681b      	ldr	r3, [r3, #0]
 8017aca:	685b      	ldr	r3, [r3, #4]
 8017acc:	2b00      	cmp	r3, #0
 8017ace:	d064      	beq.n	8017b9a <lwip_netconn_do_delconn+0x16a>

      switch (NETCONNTYPE_GROUP(msg->conn->type)) {
 8017ad0:	697b      	ldr	r3, [r7, #20]
 8017ad2:	681b      	ldr	r3, [r3, #0]
 8017ad4:	781b      	ldrb	r3, [r3, #0]
 8017ad6:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8017ada:	2b10      	cmp	r3, #16
 8017adc:	d00e      	beq.n	8017afc <lwip_netconn_do_delconn+0xcc>
 8017ade:	2b20      	cmp	r3, #32
 8017ae0:	d000      	beq.n	8017ae4 <lwip_netconn_do_delconn+0xb4>
        /* API_EVENT is called inside lwip_netconn_do_close_internal, before releasing
           the application thread, so we can return at this point! */
        return;
#endif /* LWIP_TCP */
      default:
        break;
 8017ae2:	e056      	b.n	8017b92 <lwip_netconn_do_delconn+0x162>
        msg->conn->pcb.udp->recv_arg = NULL;
 8017ae4:	697b      	ldr	r3, [r7, #20]
 8017ae6:	681b      	ldr	r3, [r3, #0]
 8017ae8:	685b      	ldr	r3, [r3, #4]
 8017aea:	2200      	movs	r2, #0
 8017aec:	61da      	str	r2, [r3, #28]
        udp_remove(msg->conn->pcb.udp);
 8017aee:	697b      	ldr	r3, [r7, #20]
 8017af0:	681b      	ldr	r3, [r3, #0]
 8017af2:	685b      	ldr	r3, [r3, #4]
 8017af4:	4618      	mov	r0, r3
 8017af6:	f00a fbcd 	bl	8022294 <udp_remove>
        break;
 8017afa:	e04a      	b.n	8017b92 <lwip_netconn_do_delconn+0x162>
        LWIP_ASSERT("already writing or closing", msg->conn->current_msg == NULL &&
 8017afc:	697b      	ldr	r3, [r7, #20]
 8017afe:	681b      	ldr	r3, [r3, #0]
 8017b00:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8017b02:	2b00      	cmp	r3, #0
 8017b04:	d104      	bne.n	8017b10 <lwip_netconn_do_delconn+0xe0>
 8017b06:	697b      	ldr	r3, [r7, #20]
 8017b08:	681b      	ldr	r3, [r3, #0]
 8017b0a:	6a1b      	ldr	r3, [r3, #32]
 8017b0c:	2b00      	cmp	r3, #0
 8017b0e:	d006      	beq.n	8017b1e <lwip_netconn_do_delconn+0xee>
 8017b10:	4b41      	ldr	r3, [pc, #260]	; (8017c18 <lwip_netconn_do_delconn+0x1e8>)
 8017b12:	f240 4235 	movw	r2, #1077	; 0x435
 8017b16:	4944      	ldr	r1, [pc, #272]	; (8017c28 <lwip_netconn_do_delconn+0x1f8>)
 8017b18:	4841      	ldr	r0, [pc, #260]	; (8017c20 <lwip_netconn_do_delconn+0x1f0>)
 8017b1a:	f00c fd0d 	bl	8024538 <iprintf>
        msg->conn->state = NETCONN_CLOSE;
 8017b1e:	697b      	ldr	r3, [r7, #20]
 8017b20:	681b      	ldr	r3, [r3, #0]
 8017b22:	2204      	movs	r2, #4
 8017b24:	705a      	strb	r2, [r3, #1]
        msg->msg.sd.shut = NETCONN_SHUT_RDWR;
 8017b26:	697b      	ldr	r3, [r7, #20]
 8017b28:	2203      	movs	r2, #3
 8017b2a:	721a      	strb	r2, [r3, #8]
        msg->conn->current_msg = msg;
 8017b2c:	697b      	ldr	r3, [r7, #20]
 8017b2e:	681b      	ldr	r3, [r3, #0]
 8017b30:	697a      	ldr	r2, [r7, #20]
 8017b32:	625a      	str	r2, [r3, #36]	; 0x24
        if (lwip_netconn_do_close_internal(msg->conn, 0) != ERR_OK) {
 8017b34:	697b      	ldr	r3, [r7, #20]
 8017b36:	681b      	ldr	r3, [r3, #0]
 8017b38:	2100      	movs	r1, #0
 8017b3a:	4618      	mov	r0, r3
 8017b3c:	f7ff fe00 	bl	8017740 <lwip_netconn_do_close_internal>
 8017b40:	4603      	mov	r3, r0
 8017b42:	2b00      	cmp	r3, #0
 8017b44:	d064      	beq.n	8017c10 <lwip_netconn_do_delconn+0x1e0>
          LWIP_ASSERT("state!", msg->conn->state == NETCONN_CLOSE);
 8017b46:	697b      	ldr	r3, [r7, #20]
 8017b48:	681b      	ldr	r3, [r3, #0]
 8017b4a:	785b      	ldrb	r3, [r3, #1]
 8017b4c:	2b04      	cmp	r3, #4
 8017b4e:	d006      	beq.n	8017b5e <lwip_netconn_do_delconn+0x12e>
 8017b50:	4b31      	ldr	r3, [pc, #196]	; (8017c18 <lwip_netconn_do_delconn+0x1e8>)
 8017b52:	f240 423b 	movw	r2, #1083	; 0x43b
 8017b56:	4935      	ldr	r1, [pc, #212]	; (8017c2c <lwip_netconn_do_delconn+0x1fc>)
 8017b58:	4831      	ldr	r0, [pc, #196]	; (8017c20 <lwip_netconn_do_delconn+0x1f0>)
 8017b5a:	f00c fced 	bl	8024538 <iprintf>
          UNLOCK_TCPIP_CORE();
 8017b5e:	4834      	ldr	r0, [pc, #208]	; (8017c30 <lwip_netconn_do_delconn+0x200>)
 8017b60:	f00a fe97 	bl	8022892 <sys_mutex_unlock>
          sys_arch_sem_wait(LWIP_API_MSG_SEM(msg), 0);
 8017b64:	697b      	ldr	r3, [r7, #20]
 8017b66:	681b      	ldr	r3, [r3, #0]
 8017b68:	330c      	adds	r3, #12
 8017b6a:	2100      	movs	r1, #0
 8017b6c:	4618      	mov	r0, r3
 8017b6e:	f00a fdef 	bl	8022750 <sys_arch_sem_wait>
          LOCK_TCPIP_CORE();
 8017b72:	482f      	ldr	r0, [pc, #188]	; (8017c30 <lwip_netconn_do_delconn+0x200>)
 8017b74:	f00a fe7e 	bl	8022874 <sys_mutex_lock>
          LWIP_ASSERT("state!", msg->conn->state == NETCONN_NONE);
 8017b78:	697b      	ldr	r3, [r7, #20]
 8017b7a:	681b      	ldr	r3, [r3, #0]
 8017b7c:	785b      	ldrb	r3, [r3, #1]
 8017b7e:	2b00      	cmp	r3, #0
 8017b80:	d046      	beq.n	8017c10 <lwip_netconn_do_delconn+0x1e0>
 8017b82:	4b25      	ldr	r3, [pc, #148]	; (8017c18 <lwip_netconn_do_delconn+0x1e8>)
 8017b84:	f240 423f 	movw	r2, #1087	; 0x43f
 8017b88:	4928      	ldr	r1, [pc, #160]	; (8017c2c <lwip_netconn_do_delconn+0x1fc>)
 8017b8a:	4825      	ldr	r0, [pc, #148]	; (8017c20 <lwip_netconn_do_delconn+0x1f0>)
 8017b8c:	f00c fcd4 	bl	8024538 <iprintf>
        return;
 8017b90:	e03e      	b.n	8017c10 <lwip_netconn_do_delconn+0x1e0>
      }
      msg->conn->pcb.tcp = NULL;
 8017b92:	697b      	ldr	r3, [r7, #20]
 8017b94:	681b      	ldr	r3, [r3, #0]
 8017b96:	2200      	movs	r2, #0
 8017b98:	605a      	str	r2, [r3, #4]
    }
    /* tcp netconns don't come here! */

    /* @todo: this lets select make the socket readable and writable,
       which is wrong! errfd instead? */
    API_EVENT(msg->conn, NETCONN_EVT_RCVPLUS, 0);
 8017b9a:	697b      	ldr	r3, [r7, #20]
 8017b9c:	681b      	ldr	r3, [r3, #0]
 8017b9e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8017ba0:	2b00      	cmp	r3, #0
 8017ba2:	d007      	beq.n	8017bb4 <lwip_netconn_do_delconn+0x184>
 8017ba4:	697b      	ldr	r3, [r7, #20]
 8017ba6:	681b      	ldr	r3, [r3, #0]
 8017ba8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8017baa:	697a      	ldr	r2, [r7, #20]
 8017bac:	6810      	ldr	r0, [r2, #0]
 8017bae:	2200      	movs	r2, #0
 8017bb0:	2100      	movs	r1, #0
 8017bb2:	4798      	blx	r3
    API_EVENT(msg->conn, NETCONN_EVT_SENDPLUS, 0);
 8017bb4:	697b      	ldr	r3, [r7, #20]
 8017bb6:	681b      	ldr	r3, [r3, #0]
 8017bb8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8017bba:	2b00      	cmp	r3, #0
 8017bbc:	d007      	beq.n	8017bce <lwip_netconn_do_delconn+0x19e>
 8017bbe:	697b      	ldr	r3, [r7, #20]
 8017bc0:	681b      	ldr	r3, [r3, #0]
 8017bc2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8017bc4:	697a      	ldr	r2, [r7, #20]
 8017bc6:	6810      	ldr	r0, [r2, #0]
 8017bc8:	2200      	movs	r2, #0
 8017bca:	2102      	movs	r1, #2
 8017bcc:	4798      	blx	r3
  }
  if (sys_sem_valid(LWIP_API_MSG_SEM(msg))) {
 8017bce:	697b      	ldr	r3, [r7, #20]
 8017bd0:	681b      	ldr	r3, [r3, #0]
 8017bd2:	330c      	adds	r3, #12
 8017bd4:	4618      	mov	r0, r3
 8017bd6:	f00a fe06 	bl	80227e6 <sys_sem_valid>
 8017bda:	4603      	mov	r3, r0
 8017bdc:	2b00      	cmp	r3, #0
 8017bde:	d018      	beq.n	8017c12 <lwip_netconn_do_delconn+0x1e2>
    TCPIP_APIMSG_ACK(msg);
 8017be0:	697b      	ldr	r3, [r7, #20]
 8017be2:	681b      	ldr	r3, [r3, #0]
 8017be4:	2b00      	cmp	r3, #0
 8017be6:	d014      	beq.n	8017c12 <lwip_netconn_do_delconn+0x1e2>
 8017be8:	f00a fe7e 	bl	80228e8 <sys_arch_protect>
 8017bec:	60f8      	str	r0, [r7, #12]
 8017bee:	697b      	ldr	r3, [r7, #20]
 8017bf0:	681b      	ldr	r3, [r3, #0]
 8017bf2:	f993 3008 	ldrsb.w	r3, [r3, #8]
 8017bf6:	f113 0f0c 	cmn.w	r3, #12
 8017bfa:	db05      	blt.n	8017c08 <lwip_netconn_do_delconn+0x1d8>
 8017bfc:	697b      	ldr	r3, [r7, #20]
 8017bfe:	681b      	ldr	r3, [r3, #0]
 8017c00:	697a      	ldr	r2, [r7, #20]
 8017c02:	f992 2004 	ldrsb.w	r2, [r2, #4]
 8017c06:	721a      	strb	r2, [r3, #8]
 8017c08:	68f8      	ldr	r0, [r7, #12]
 8017c0a:	f00a fe7b 	bl	8022904 <sys_arch_unprotect>
 8017c0e:	e000      	b.n	8017c12 <lwip_netconn_do_delconn+0x1e2>
        return;
 8017c10:	bf00      	nop
  }
}
 8017c12:	3718      	adds	r7, #24
 8017c14:	46bd      	mov	sp, r7
 8017c16:	bd80      	pop	{r7, pc}
 8017c18:	080251b8 	.word	0x080251b8
 8017c1c:	080254cc 	.word	0x080254cc
 8017c20:	08025210 	.word	0x08025210
 8017c24:	080254e0 	.word	0x080254e0
 8017c28:	08025500 	.word	0x08025500
 8017c2c:	0802551c 	.word	0x0802551c
 8017c30:	20004474 	.word	0x20004474

08017c34 <lwip_netconn_do_bind>:
 * @param m the api_msg_msg pointing to the connection and containing
 *          the IP address and port to bind to
 */
void
lwip_netconn_do_bind(void *m)
{
 8017c34:	b580      	push	{r7, lr}
 8017c36:	b084      	sub	sp, #16
 8017c38:	af00      	add	r7, sp, #0
 8017c3a:	6078      	str	r0, [r7, #4]
  struct api_msg *msg = (struct api_msg*)m;
 8017c3c:	687b      	ldr	r3, [r7, #4]
 8017c3e:	60fb      	str	r3, [r7, #12]

  if (ERR_IS_FATAL(msg->conn->last_err)) {
 8017c40:	68fb      	ldr	r3, [r7, #12]
 8017c42:	681b      	ldr	r3, [r3, #0]
 8017c44:	f993 3008 	ldrsb.w	r3, [r3, #8]
 8017c48:	f113 0f0c 	cmn.w	r3, #12
 8017c4c:	da06      	bge.n	8017c5c <lwip_netconn_do_bind+0x28>
    msg->err = msg->conn->last_err;
 8017c4e:	68fb      	ldr	r3, [r7, #12]
 8017c50:	681b      	ldr	r3, [r3, #0]
 8017c52:	f993 2008 	ldrsb.w	r2, [r3, #8]
 8017c56:	68fb      	ldr	r3, [r7, #12]
 8017c58:	711a      	strb	r2, [r3, #4]
 8017c5a:	e02f      	b.n	8017cbc <lwip_netconn_do_bind+0x88>
  } else {
    msg->err = ERR_VAL;
 8017c5c:	68fb      	ldr	r3, [r7, #12]
 8017c5e:	22fa      	movs	r2, #250	; 0xfa
 8017c60:	711a      	strb	r2, [r3, #4]
    if (msg->conn->pcb.tcp != NULL) {
 8017c62:	68fb      	ldr	r3, [r7, #12]
 8017c64:	681b      	ldr	r3, [r3, #0]
 8017c66:	685b      	ldr	r3, [r3, #4]
 8017c68:	2b00      	cmp	r3, #0
 8017c6a:	d027      	beq.n	8017cbc <lwip_netconn_do_bind+0x88>
      switch (NETCONNTYPE_GROUP(msg->conn->type)) {
 8017c6c:	68fb      	ldr	r3, [r7, #12]
 8017c6e:	681b      	ldr	r3, [r3, #0]
 8017c70:	781b      	ldrb	r3, [r3, #0]
 8017c72:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8017c76:	2b10      	cmp	r3, #16
 8017c78:	d011      	beq.n	8017c9e <lwip_netconn_do_bind+0x6a>
 8017c7a:	2b20      	cmp	r3, #32
 8017c7c:	d000      	beq.n	8017c80 <lwip_netconn_do_bind+0x4c>
      case NETCONN_TCP:
        msg->err = tcp_bind(msg->conn->pcb.tcp, API_EXPR_REF(msg->msg.bc.ipaddr), msg->msg.bc.port);
        break;
#endif /* LWIP_TCP */
      default:
        break;
 8017c7e:	e01d      	b.n	8017cbc <lwip_netconn_do_bind+0x88>
        msg->err = udp_bind(msg->conn->pcb.udp, API_EXPR_REF(msg->msg.bc.ipaddr), msg->msg.bc.port);
 8017c80:	68fb      	ldr	r3, [r7, #12]
 8017c82:	681b      	ldr	r3, [r3, #0]
 8017c84:	6858      	ldr	r0, [r3, #4]
 8017c86:	68fb      	ldr	r3, [r7, #12]
 8017c88:	6899      	ldr	r1, [r3, #8]
 8017c8a:	68fb      	ldr	r3, [r7, #12]
 8017c8c:	899b      	ldrh	r3, [r3, #12]
 8017c8e:	461a      	mov	r2, r3
 8017c90:	f00a fa7e 	bl	8022190 <udp_bind>
 8017c94:	4603      	mov	r3, r0
 8017c96:	461a      	mov	r2, r3
 8017c98:	68fb      	ldr	r3, [r7, #12]
 8017c9a:	711a      	strb	r2, [r3, #4]
        break;
 8017c9c:	e00e      	b.n	8017cbc <lwip_netconn_do_bind+0x88>
        msg->err = tcp_bind(msg->conn->pcb.tcp, API_EXPR_REF(msg->msg.bc.ipaddr), msg->msg.bc.port);
 8017c9e:	68fb      	ldr	r3, [r7, #12]
 8017ca0:	681b      	ldr	r3, [r3, #0]
 8017ca2:	6858      	ldr	r0, [r3, #4]
 8017ca4:	68fb      	ldr	r3, [r7, #12]
 8017ca6:	6899      	ldr	r1, [r3, #8]
 8017ca8:	68fb      	ldr	r3, [r7, #12]
 8017caa:	899b      	ldrh	r3, [r3, #12]
 8017cac:	461a      	mov	r2, r3
 8017cae:	f005 f835 	bl	801cd1c <tcp_bind>
 8017cb2:	4603      	mov	r3, r0
 8017cb4:	461a      	mov	r2, r3
 8017cb6:	68fb      	ldr	r3, [r7, #12]
 8017cb8:	711a      	strb	r2, [r3, #4]
        break;
 8017cba:	bf00      	nop
      }
    }
  }
  TCPIP_APIMSG_ACK(msg);
 8017cbc:	68fb      	ldr	r3, [r7, #12]
 8017cbe:	681b      	ldr	r3, [r3, #0]
 8017cc0:	2b00      	cmp	r3, #0
 8017cc2:	d012      	beq.n	8017cea <lwip_netconn_do_bind+0xb6>
 8017cc4:	f00a fe10 	bl	80228e8 <sys_arch_protect>
 8017cc8:	60b8      	str	r0, [r7, #8]
 8017cca:	68fb      	ldr	r3, [r7, #12]
 8017ccc:	681b      	ldr	r3, [r3, #0]
 8017cce:	f993 3008 	ldrsb.w	r3, [r3, #8]
 8017cd2:	f113 0f0c 	cmn.w	r3, #12
 8017cd6:	db05      	blt.n	8017ce4 <lwip_netconn_do_bind+0xb0>
 8017cd8:	68fb      	ldr	r3, [r7, #12]
 8017cda:	681b      	ldr	r3, [r3, #0]
 8017cdc:	68fa      	ldr	r2, [r7, #12]
 8017cde:	f992 2004 	ldrsb.w	r2, [r2, #4]
 8017ce2:	721a      	strb	r2, [r3, #8]
 8017ce4:	68b8      	ldr	r0, [r7, #8]
 8017ce6:	f00a fe0d 	bl	8022904 <sys_arch_unprotect>
}
 8017cea:	bf00      	nop
 8017cec:	3710      	adds	r7, #16
 8017cee:	46bd      	mov	sp, r7
 8017cf0:	bd80      	pop	{r7, pc}
	...

08017cf4 <lwip_netconn_do_listen>:
 *
 * @param m the api_msg_msg pointing to the connection
 */
void
lwip_netconn_do_listen(void *m)
{
 8017cf4:	b580      	push	{r7, lr}
 8017cf6:	b088      	sub	sp, #32
 8017cf8:	af00      	add	r7, sp, #0
 8017cfa:	6078      	str	r0, [r7, #4]
  struct api_msg *msg = (struct api_msg*)m;
 8017cfc:	687b      	ldr	r3, [r7, #4]
 8017cfe:	61fb      	str	r3, [r7, #28]

  if (ERR_IS_FATAL(msg->conn->last_err)) {
 8017d00:	69fb      	ldr	r3, [r7, #28]
 8017d02:	681b      	ldr	r3, [r3, #0]
 8017d04:	f993 3008 	ldrsb.w	r3, [r3, #8]
 8017d08:	f113 0f0c 	cmn.w	r3, #12
 8017d0c:	da06      	bge.n	8017d1c <lwip_netconn_do_listen+0x28>
    msg->err = msg->conn->last_err;
 8017d0e:	69fb      	ldr	r3, [r7, #28]
 8017d10:	681b      	ldr	r3, [r3, #0]
 8017d12:	f993 2008 	ldrsb.w	r2, [r3, #8]
 8017d16:	69fb      	ldr	r3, [r7, #28]
 8017d18:	711a      	strb	r2, [r3, #4]
 8017d1a:	e090      	b.n	8017e3e <lwip_netconn_do_listen+0x14a>
  } else {
    msg->err = ERR_CONN;
 8017d1c:	69fb      	ldr	r3, [r7, #28]
 8017d1e:	22f5      	movs	r2, #245	; 0xf5
 8017d20:	711a      	strb	r2, [r3, #4]
    if (msg->conn->pcb.tcp != NULL) {
 8017d22:	69fb      	ldr	r3, [r7, #28]
 8017d24:	681b      	ldr	r3, [r3, #0]
 8017d26:	685b      	ldr	r3, [r3, #4]
 8017d28:	2b00      	cmp	r3, #0
 8017d2a:	f000 8088 	beq.w	8017e3e <lwip_netconn_do_listen+0x14a>
      if (NETCONNTYPE_GROUP(msg->conn->type) == NETCONN_TCP) {
 8017d2e:	69fb      	ldr	r3, [r7, #28]
 8017d30:	681b      	ldr	r3, [r3, #0]
 8017d32:	781b      	ldrb	r3, [r3, #0]
 8017d34:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8017d38:	2b10      	cmp	r3, #16
 8017d3a:	d17d      	bne.n	8017e38 <lwip_netconn_do_listen+0x144>
        if (msg->conn->state == NETCONN_NONE) {
 8017d3c:	69fb      	ldr	r3, [r7, #28]
 8017d3e:	681b      	ldr	r3, [r3, #0]
 8017d40:	785b      	ldrb	r3, [r3, #1]
 8017d42:	2b00      	cmp	r3, #0
 8017d44:	d16f      	bne.n	8017e26 <lwip_netconn_do_listen+0x132>
          struct tcp_pcb* lpcb;
          if (msg->conn->pcb.tcp->state != CLOSED) {
 8017d46:	69fb      	ldr	r3, [r7, #28]
 8017d48:	681b      	ldr	r3, [r3, #0]
 8017d4a:	685b      	ldr	r3, [r3, #4]
 8017d4c:	7d1b      	ldrb	r3, [r3, #20]
 8017d4e:	2b00      	cmp	r3, #0
 8017d50:	d003      	beq.n	8017d5a <lwip_netconn_do_listen+0x66>
            /* connection is not closed, cannot listen */
            msg->err = ERR_VAL;
 8017d52:	69fb      	ldr	r3, [r7, #28]
 8017d54:	22fa      	movs	r2, #250	; 0xfa
 8017d56:	711a      	strb	r2, [r3, #4]
 8017d58:	e071      	b.n	8017e3e <lwip_netconn_do_listen+0x14a>
            err_t err;
            u8_t backlog;
#if TCP_LISTEN_BACKLOG
            backlog = msg->msg.lb.backlog;
#else  /* TCP_LISTEN_BACKLOG */
            backlog = TCP_DEFAULT_LISTEN_BACKLOG;
 8017d5a:	23ff      	movs	r3, #255	; 0xff
 8017d5c:	76fb      	strb	r3, [r7, #27]
              IP_SET_TYPE_VAL(msg->conn->pcb.tcp->local_ip,  IPADDR_TYPE_ANY);
              IP_SET_TYPE_VAL(msg->conn->pcb.tcp->remote_ip, IPADDR_TYPE_ANY);
            }
#endif /* LWIP_IPV4 && LWIP_IPV6 */

            lpcb = tcp_listen_with_backlog_and_err(msg->conn->pcb.tcp, backlog, &err);
 8017d5e:	69fb      	ldr	r3, [r7, #28]
 8017d60:	681b      	ldr	r3, [r3, #0]
 8017d62:	685b      	ldr	r3, [r3, #4]
 8017d64:	f107 020f 	add.w	r2, r7, #15
 8017d68:	7ef9      	ldrb	r1, [r7, #27]
 8017d6a:	4618      	mov	r0, r3
 8017d6c:	f005 f878 	bl	801ce60 <tcp_listen_with_backlog_and_err>
 8017d70:	6178      	str	r0, [r7, #20]

            if (lpcb == NULL) {
 8017d72:	697b      	ldr	r3, [r7, #20]
 8017d74:	2b00      	cmp	r3, #0
 8017d76:	d104      	bne.n	8017d82 <lwip_netconn_do_listen+0x8e>
              /* in this case, the old pcb is still allocated */
              msg->err = err;
 8017d78:	f997 200f 	ldrsb.w	r2, [r7, #15]
 8017d7c:	69fb      	ldr	r3, [r7, #28]
 8017d7e:	711a      	strb	r2, [r3, #4]
 8017d80:	e05d      	b.n	8017e3e <lwip_netconn_do_listen+0x14a>
            } else {
              /* delete the recvmbox and allocate the acceptmbox */
              if (sys_mbox_valid(&msg->conn->recvmbox)) {
 8017d82:	69fb      	ldr	r3, [r7, #28]
 8017d84:	681b      	ldr	r3, [r3, #0]
 8017d86:	3310      	adds	r3, #16
 8017d88:	4618      	mov	r0, r3
 8017d8a:	f00a fc9d 	bl	80226c8 <sys_mbox_valid>
 8017d8e:	4603      	mov	r3, r0
 8017d90:	2b00      	cmp	r3, #0
 8017d92:	d00b      	beq.n	8017dac <lwip_netconn_do_listen+0xb8>
                /** @todo: should we drain the recvmbox here? */
                sys_mbox_free(&msg->conn->recvmbox);
 8017d94:	69fb      	ldr	r3, [r7, #28]
 8017d96:	681b      	ldr	r3, [r3, #0]
 8017d98:	3310      	adds	r3, #16
 8017d9a:	4618      	mov	r0, r3
 8017d9c:	f00a fbf8 	bl	8022590 <sys_mbox_free>
                sys_mbox_set_invalid(&msg->conn->recvmbox);
 8017da0:	69fb      	ldr	r3, [r7, #28]
 8017da2:	681b      	ldr	r3, [r3, #0]
 8017da4:	3310      	adds	r3, #16
 8017da6:	4618      	mov	r0, r3
 8017da8:	f00a fc9f 	bl	80226ea <sys_mbox_set_invalid>
              }
              msg->err = ERR_OK;
 8017dac:	69fb      	ldr	r3, [r7, #28]
 8017dae:	2200      	movs	r2, #0
 8017db0:	711a      	strb	r2, [r3, #4]
              if (!sys_mbox_valid(&msg->conn->acceptmbox)) {
 8017db2:	69fb      	ldr	r3, [r7, #28]
 8017db4:	681b      	ldr	r3, [r3, #0]
 8017db6:	3314      	adds	r3, #20
 8017db8:	4618      	mov	r0, r3
 8017dba:	f00a fc85 	bl	80226c8 <sys_mbox_valid>
 8017dbe:	4603      	mov	r3, r0
 8017dc0:	2b00      	cmp	r3, #0
 8017dc2:	d10a      	bne.n	8017dda <lwip_netconn_do_listen+0xe6>
                msg->err = sys_mbox_new(&msg->conn->acceptmbox, DEFAULT_ACCEPTMBOX_SIZE);
 8017dc4:	69fb      	ldr	r3, [r7, #28]
 8017dc6:	681b      	ldr	r3, [r3, #0]
 8017dc8:	3314      	adds	r3, #20
 8017dca:	2106      	movs	r1, #6
 8017dcc:	4618      	mov	r0, r3
 8017dce:	f00a fbc1 	bl	8022554 <sys_mbox_new>
 8017dd2:	4603      	mov	r3, r0
 8017dd4:	461a      	mov	r2, r3
 8017dd6:	69fb      	ldr	r3, [r7, #28]
 8017dd8:	711a      	strb	r2, [r3, #4]
              }
              if (msg->err == ERR_OK) {
 8017dda:	69fb      	ldr	r3, [r7, #28]
 8017ddc:	f993 3004 	ldrsb.w	r3, [r3, #4]
 8017de0:	2b00      	cmp	r3, #0
 8017de2:	d118      	bne.n	8017e16 <lwip_netconn_do_listen+0x122>
                msg->conn->state = NETCONN_LISTEN;
 8017de4:	69fb      	ldr	r3, [r7, #28]
 8017de6:	681b      	ldr	r3, [r3, #0]
 8017de8:	2202      	movs	r2, #2
 8017dea:	705a      	strb	r2, [r3, #1]
                msg->conn->pcb.tcp = lpcb;
 8017dec:	69fb      	ldr	r3, [r7, #28]
 8017dee:	681b      	ldr	r3, [r3, #0]
 8017df0:	697a      	ldr	r2, [r7, #20]
 8017df2:	605a      	str	r2, [r3, #4]
                tcp_arg(msg->conn->pcb.tcp, msg->conn);
 8017df4:	69fb      	ldr	r3, [r7, #28]
 8017df6:	681b      	ldr	r3, [r3, #0]
 8017df8:	685a      	ldr	r2, [r3, #4]
 8017dfa:	69fb      	ldr	r3, [r7, #28]
 8017dfc:	681b      	ldr	r3, [r3, #0]
 8017dfe:	4619      	mov	r1, r3
 8017e00:	4610      	mov	r0, r2
 8017e02:	f005 fef7 	bl	801dbf4 <tcp_arg>
                tcp_accept(msg->conn->pcb.tcp, accept_function);
 8017e06:	69fb      	ldr	r3, [r7, #28]
 8017e08:	681b      	ldr	r3, [r3, #0]
 8017e0a:	685b      	ldr	r3, [r3, #4]
 8017e0c:	4919      	ldr	r1, [pc, #100]	; (8017e74 <lwip_netconn_do_listen+0x180>)
 8017e0e:	4618      	mov	r0, r3
 8017e10:	f005 ff66 	bl	801dce0 <tcp_accept>
 8017e14:	e013      	b.n	8017e3e <lwip_netconn_do_listen+0x14a>
              } else {
                /* since the old pcb is already deallocated, free lpcb now */
                tcp_close(lpcb);
 8017e16:	6978      	ldr	r0, [r7, #20]
 8017e18:	f004 fe62 	bl	801cae0 <tcp_close>
                msg->conn->pcb.tcp = NULL;
 8017e1c:	69fb      	ldr	r3, [r7, #28]
 8017e1e:	681b      	ldr	r3, [r3, #0]
 8017e20:	2200      	movs	r2, #0
 8017e22:	605a      	str	r2, [r3, #4]
 8017e24:	e00b      	b.n	8017e3e <lwip_netconn_do_listen+0x14a>
              }
            }
          }
        } else if (msg->conn->state == NETCONN_LISTEN) {
 8017e26:	69fb      	ldr	r3, [r7, #28]
 8017e28:	681b      	ldr	r3, [r3, #0]
 8017e2a:	785b      	ldrb	r3, [r3, #1]
 8017e2c:	2b02      	cmp	r3, #2
 8017e2e:	d106      	bne.n	8017e3e <lwip_netconn_do_listen+0x14a>
          /* already listening, allow updating of the backlog */
          msg->err = ERR_OK;
 8017e30:	69fb      	ldr	r3, [r7, #28]
 8017e32:	2200      	movs	r2, #0
 8017e34:	711a      	strb	r2, [r3, #4]
 8017e36:	e002      	b.n	8017e3e <lwip_netconn_do_listen+0x14a>
          tcp_backlog_set(msg->conn->pcb.tcp, msg->msg.lb.backlog);
        }
      } else {
        msg->err = ERR_ARG;
 8017e38:	69fb      	ldr	r3, [r7, #28]
 8017e3a:	22f0      	movs	r2, #240	; 0xf0
 8017e3c:	711a      	strb	r2, [r3, #4]
      }
    }
  }
  TCPIP_APIMSG_ACK(msg);
 8017e3e:	69fb      	ldr	r3, [r7, #28]
 8017e40:	681b      	ldr	r3, [r3, #0]
 8017e42:	2b00      	cmp	r3, #0
 8017e44:	d012      	beq.n	8017e6c <lwip_netconn_do_listen+0x178>
 8017e46:	f00a fd4f 	bl	80228e8 <sys_arch_protect>
 8017e4a:	6138      	str	r0, [r7, #16]
 8017e4c:	69fb      	ldr	r3, [r7, #28]
 8017e4e:	681b      	ldr	r3, [r3, #0]
 8017e50:	f993 3008 	ldrsb.w	r3, [r3, #8]
 8017e54:	f113 0f0c 	cmn.w	r3, #12
 8017e58:	db05      	blt.n	8017e66 <lwip_netconn_do_listen+0x172>
 8017e5a:	69fb      	ldr	r3, [r7, #28]
 8017e5c:	681b      	ldr	r3, [r3, #0]
 8017e5e:	69fa      	ldr	r2, [r7, #28]
 8017e60:	f992 2004 	ldrsb.w	r2, [r2, #4]
 8017e64:	721a      	strb	r2, [r3, #8]
 8017e66:	6938      	ldr	r0, [r7, #16]
 8017e68:	f00a fd4c 	bl	8022904 <sys_arch_unprotect>
}
 8017e6c:	bf00      	nop
 8017e6e:	3720      	adds	r7, #32
 8017e70:	46bd      	mov	sp, r7
 8017e72:	bd80      	pop	{r7, pc}
 8017e74:	08017259 	.word	0x08017259

08017e78 <lwip_netconn_do_recv>:
 *
 * @param m the api_msg_msg pointing to the connection
 */
void
lwip_netconn_do_recv(void *m)
{
 8017e78:	b580      	push	{r7, lr}
 8017e7a:	b086      	sub	sp, #24
 8017e7c:	af00      	add	r7, sp, #0
 8017e7e:	6078      	str	r0, [r7, #4]
  struct api_msg *msg = (struct api_msg*)m;
 8017e80:	687b      	ldr	r3, [r7, #4]
 8017e82:	613b      	str	r3, [r7, #16]

  msg->err = ERR_OK;
 8017e84:	693b      	ldr	r3, [r7, #16]
 8017e86:	2200      	movs	r2, #0
 8017e88:	711a      	strb	r2, [r3, #4]
  if (msg->conn->pcb.tcp != NULL) {
 8017e8a:	693b      	ldr	r3, [r7, #16]
 8017e8c:	681b      	ldr	r3, [r3, #0]
 8017e8e:	685b      	ldr	r3, [r3, #4]
 8017e90:	2b00      	cmp	r3, #0
 8017e92:	d022      	beq.n	8017eda <lwip_netconn_do_recv+0x62>
    if (NETCONNTYPE_GROUP(msg->conn->type) == NETCONN_TCP) {
 8017e94:	693b      	ldr	r3, [r7, #16]
 8017e96:	681b      	ldr	r3, [r3, #0]
 8017e98:	781b      	ldrb	r3, [r3, #0]
 8017e9a:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8017e9e:	2b10      	cmp	r3, #16
 8017ea0:	d11b      	bne.n	8017eda <lwip_netconn_do_recv+0x62>
      u32_t remaining = msg->msg.r.len;
 8017ea2:	693b      	ldr	r3, [r7, #16]
 8017ea4:	689b      	ldr	r3, [r3, #8]
 8017ea6:	617b      	str	r3, [r7, #20]
      do {
        u16_t recved = (remaining > 0xffff) ? 0xffff : (u16_t)remaining;
 8017ea8:	697b      	ldr	r3, [r7, #20]
 8017eaa:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8017eae:	d202      	bcs.n	8017eb6 <lwip_netconn_do_recv+0x3e>
 8017eb0:	697b      	ldr	r3, [r7, #20]
 8017eb2:	b29b      	uxth	r3, r3
 8017eb4:	e001      	b.n	8017eba <lwip_netconn_do_recv+0x42>
 8017eb6:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8017eba:	81fb      	strh	r3, [r7, #14]
        tcp_recved(msg->conn->pcb.tcp, recved);
 8017ebc:	693b      	ldr	r3, [r7, #16]
 8017ebe:	681b      	ldr	r3, [r3, #0]
 8017ec0:	685b      	ldr	r3, [r3, #4]
 8017ec2:	89fa      	ldrh	r2, [r7, #14]
 8017ec4:	4611      	mov	r1, r2
 8017ec6:	4618      	mov	r0, r3
 8017ec8:	f005 f8b2 	bl	801d030 <tcp_recved>
        remaining -= recved;
 8017ecc:	89fb      	ldrh	r3, [r7, #14]
 8017ece:	697a      	ldr	r2, [r7, #20]
 8017ed0:	1ad3      	subs	r3, r2, r3
 8017ed2:	617b      	str	r3, [r7, #20]
      } while (remaining != 0);
 8017ed4:	697b      	ldr	r3, [r7, #20]
 8017ed6:	2b00      	cmp	r3, #0
 8017ed8:	d1e6      	bne.n	8017ea8 <lwip_netconn_do_recv+0x30>
    }
  }
  TCPIP_APIMSG_ACK(msg);
 8017eda:	693b      	ldr	r3, [r7, #16]
 8017edc:	681b      	ldr	r3, [r3, #0]
 8017ede:	2b00      	cmp	r3, #0
 8017ee0:	d012      	beq.n	8017f08 <lwip_netconn_do_recv+0x90>
 8017ee2:	f00a fd01 	bl	80228e8 <sys_arch_protect>
 8017ee6:	60b8      	str	r0, [r7, #8]
 8017ee8:	693b      	ldr	r3, [r7, #16]
 8017eea:	681b      	ldr	r3, [r3, #0]
 8017eec:	f993 3008 	ldrsb.w	r3, [r3, #8]
 8017ef0:	f113 0f0c 	cmn.w	r3, #12
 8017ef4:	db05      	blt.n	8017f02 <lwip_netconn_do_recv+0x8a>
 8017ef6:	693b      	ldr	r3, [r7, #16]
 8017ef8:	681b      	ldr	r3, [r3, #0]
 8017efa:	693a      	ldr	r2, [r7, #16]
 8017efc:	f992 2004 	ldrsb.w	r2, [r2, #4]
 8017f00:	721a      	strb	r2, [r3, #8]
 8017f02:	68b8      	ldr	r0, [r7, #8]
 8017f04:	f00a fcfe 	bl	8022904 <sys_arch_unprotect>
}
 8017f08:	bf00      	nop
 8017f0a:	3718      	adds	r7, #24
 8017f0c:	46bd      	mov	sp, r7
 8017f0e:	bd80      	pop	{r7, pc}

08017f10 <lwip_netconn_do_writemore>:
 * @return ERR_OK
 *         ERR_MEM if LWIP_TCPIP_CORE_LOCKING=1 and sending hasn't yet finished
 */
static err_t
lwip_netconn_do_writemore(struct netconn *conn  WRITE_DELAYED_PARAM)
{
 8017f10:	b580      	push	{r7, lr}
 8017f12:	b08a      	sub	sp, #40	; 0x28
 8017f14:	af00      	add	r7, sp, #0
 8017f16:	6078      	str	r0, [r7, #4]
 8017f18:	460b      	mov	r3, r1
 8017f1a:	70fb      	strb	r3, [r7, #3]
  err_t err;
  const void *dataptr;
  u16_t len, available;
  u8_t write_finished = 0;
 8017f1c:	2300      	movs	r3, #0
 8017f1e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  size_t diff;
  u8_t dontblock;
  u8_t apiflags;

  LWIP_ASSERT("conn != NULL", conn != NULL);
 8017f22:	687b      	ldr	r3, [r7, #4]
 8017f24:	2b00      	cmp	r3, #0
 8017f26:	d106      	bne.n	8017f36 <lwip_netconn_do_writemore+0x26>
 8017f28:	4ba3      	ldr	r3, [pc, #652]	; (80181b8 <lwip_netconn_do_writemore+0x2a8>)
 8017f2a:	f240 52e3 	movw	r2, #1507	; 0x5e3
 8017f2e:	49a3      	ldr	r1, [pc, #652]	; (80181bc <lwip_netconn_do_writemore+0x2ac>)
 8017f30:	48a3      	ldr	r0, [pc, #652]	; (80181c0 <lwip_netconn_do_writemore+0x2b0>)
 8017f32:	f00c fb01 	bl	8024538 <iprintf>
  LWIP_ASSERT("conn->state == NETCONN_WRITE", (conn->state == NETCONN_WRITE));
 8017f36:	687b      	ldr	r3, [r7, #4]
 8017f38:	785b      	ldrb	r3, [r3, #1]
 8017f3a:	2b01      	cmp	r3, #1
 8017f3c:	d006      	beq.n	8017f4c <lwip_netconn_do_writemore+0x3c>
 8017f3e:	4b9e      	ldr	r3, [pc, #632]	; (80181b8 <lwip_netconn_do_writemore+0x2a8>)
 8017f40:	f240 52e4 	movw	r2, #1508	; 0x5e4
 8017f44:	499f      	ldr	r1, [pc, #636]	; (80181c4 <lwip_netconn_do_writemore+0x2b4>)
 8017f46:	489e      	ldr	r0, [pc, #632]	; (80181c0 <lwip_netconn_do_writemore+0x2b0>)
 8017f48:	f00c faf6 	bl	8024538 <iprintf>
  LWIP_ASSERT("conn->current_msg != NULL", conn->current_msg != NULL);
 8017f4c:	687b      	ldr	r3, [r7, #4]
 8017f4e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8017f50:	2b00      	cmp	r3, #0
 8017f52:	d106      	bne.n	8017f62 <lwip_netconn_do_writemore+0x52>
 8017f54:	4b98      	ldr	r3, [pc, #608]	; (80181b8 <lwip_netconn_do_writemore+0x2a8>)
 8017f56:	f240 52e5 	movw	r2, #1509	; 0x5e5
 8017f5a:	499b      	ldr	r1, [pc, #620]	; (80181c8 <lwip_netconn_do_writemore+0x2b8>)
 8017f5c:	4898      	ldr	r0, [pc, #608]	; (80181c0 <lwip_netconn_do_writemore+0x2b0>)
 8017f5e:	f00c faeb 	bl	8024538 <iprintf>
  LWIP_ASSERT("conn->pcb.tcp != NULL", conn->pcb.tcp != NULL);
 8017f62:	687b      	ldr	r3, [r7, #4]
 8017f64:	685b      	ldr	r3, [r3, #4]
 8017f66:	2b00      	cmp	r3, #0
 8017f68:	d106      	bne.n	8017f78 <lwip_netconn_do_writemore+0x68>
 8017f6a:	4b93      	ldr	r3, [pc, #588]	; (80181b8 <lwip_netconn_do_writemore+0x2a8>)
 8017f6c:	f240 52e6 	movw	r2, #1510	; 0x5e6
 8017f70:	4996      	ldr	r1, [pc, #600]	; (80181cc <lwip_netconn_do_writemore+0x2bc>)
 8017f72:	4893      	ldr	r0, [pc, #588]	; (80181c0 <lwip_netconn_do_writemore+0x2b0>)
 8017f74:	f00c fae0 	bl	8024538 <iprintf>
  LWIP_ASSERT("conn->write_offset < conn->current_msg->msg.w.len",
 8017f78:	687b      	ldr	r3, [r7, #4]
 8017f7a:	6a1a      	ldr	r2, [r3, #32]
 8017f7c:	687b      	ldr	r3, [r7, #4]
 8017f7e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8017f80:	68db      	ldr	r3, [r3, #12]
 8017f82:	429a      	cmp	r2, r3
 8017f84:	d306      	bcc.n	8017f94 <lwip_netconn_do_writemore+0x84>
 8017f86:	4b8c      	ldr	r3, [pc, #560]	; (80181b8 <lwip_netconn_do_writemore+0x2a8>)
 8017f88:	f44f 62bd 	mov.w	r2, #1512	; 0x5e8
 8017f8c:	4990      	ldr	r1, [pc, #576]	; (80181d0 <lwip_netconn_do_writemore+0x2c0>)
 8017f8e:	488c      	ldr	r0, [pc, #560]	; (80181c0 <lwip_netconn_do_writemore+0x2b0>)
 8017f90:	f00c fad2 	bl	8024538 <iprintf>
    conn->write_offset < conn->current_msg->msg.w.len);

  apiflags = conn->current_msg->msg.w.apiflags;
 8017f94:	687b      	ldr	r3, [r7, #4]
 8017f96:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8017f98:	7c1b      	ldrb	r3, [r3, #16]
 8017f9a:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
  dontblock = netconn_is_nonblocking(conn) || (apiflags & NETCONN_DONTBLOCK);
 8017f9e:	687b      	ldr	r3, [r7, #4]
 8017fa0:	7f1b      	ldrb	r3, [r3, #28]
 8017fa2:	f003 0302 	and.w	r3, r3, #2
 8017fa6:	2b00      	cmp	r3, #0
 8017fa8:	d105      	bne.n	8017fb6 <lwip_netconn_do_writemore+0xa6>
 8017faa:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
 8017fae:	f003 0304 	and.w	r3, r3, #4
 8017fb2:	2b00      	cmp	r3, #0
 8017fb4:	d001      	beq.n	8017fba <lwip_netconn_do_writemore+0xaa>
 8017fb6:	2301      	movs	r3, #1
 8017fb8:	e000      	b.n	8017fbc <lwip_netconn_do_writemore+0xac>
 8017fba:	2300      	movs	r3, #0
 8017fbc:	f887 3021 	strb.w	r3, [r7, #33]	; 0x21
      conn->write_offset = 0;
    }
  } else
#endif /* LWIP_SO_SNDTIMEO */
  {
    dataptr = (const u8_t*)conn->current_msg->msg.w.dataptr + conn->write_offset;
 8017fc0:	687b      	ldr	r3, [r7, #4]
 8017fc2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8017fc4:	689a      	ldr	r2, [r3, #8]
 8017fc6:	687b      	ldr	r3, [r7, #4]
 8017fc8:	6a1b      	ldr	r3, [r3, #32]
 8017fca:	4413      	add	r3, r2
 8017fcc:	61fb      	str	r3, [r7, #28]
    diff = conn->current_msg->msg.w.len - conn->write_offset;
 8017fce:	687b      	ldr	r3, [r7, #4]
 8017fd0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8017fd2:	68da      	ldr	r2, [r3, #12]
 8017fd4:	687b      	ldr	r3, [r7, #4]
 8017fd6:	6a1b      	ldr	r3, [r3, #32]
 8017fd8:	1ad3      	subs	r3, r2, r3
 8017fda:	61bb      	str	r3, [r7, #24]
    if (diff > 0xffffUL) { /* max_u16_t */
 8017fdc:	69bb      	ldr	r3, [r7, #24]
 8017fde:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8017fe2:	d309      	bcc.n	8017ff8 <lwip_netconn_do_writemore+0xe8>
      len = 0xffff;
 8017fe4:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8017fe8:	84bb      	strh	r3, [r7, #36]	; 0x24
      apiflags |= TCP_WRITE_FLAG_MORE;
 8017fea:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
 8017fee:	f043 0302 	orr.w	r3, r3, #2
 8017ff2:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 8017ff6:	e001      	b.n	8017ffc <lwip_netconn_do_writemore+0xec>
    } else {
      len = (u16_t)diff;
 8017ff8:	69bb      	ldr	r3, [r7, #24]
 8017ffa:	84bb      	strh	r3, [r7, #36]	; 0x24
    }
    available = tcp_sndbuf(conn->pcb.tcp);
 8017ffc:	687b      	ldr	r3, [r7, #4]
 8017ffe:	685b      	ldr	r3, [r3, #4]
 8018000:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 8018004:	82fb      	strh	r3, [r7, #22]
    if (available < len) {
 8018006:	8afa      	ldrh	r2, [r7, #22]
 8018008:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 801800a:	429a      	cmp	r2, r3
 801800c:	d212      	bcs.n	8018034 <lwip_netconn_do_writemore+0x124>
      /* don't try to write more than sendbuf */
      len = available;
 801800e:	8afb      	ldrh	r3, [r7, #22]
 8018010:	84bb      	strh	r3, [r7, #36]	; 0x24
      if (dontblock) {
 8018012:	f897 3021 	ldrb.w	r3, [r7, #33]	; 0x21
 8018016:	2b00      	cmp	r3, #0
 8018018:	d006      	beq.n	8018028 <lwip_netconn_do_writemore+0x118>
        if (!len) {
 801801a:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 801801c:	2b00      	cmp	r3, #0
 801801e:	d109      	bne.n	8018034 <lwip_netconn_do_writemore+0x124>
          err = ERR_WOULDBLOCK;
 8018020:	23f9      	movs	r3, #249	; 0xf9
 8018022:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
          goto err_mem;
 8018026:	e029      	b.n	801807c <lwip_netconn_do_writemore+0x16c>
        }
      } else {
        apiflags |= TCP_WRITE_FLAG_MORE;
 8018028:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
 801802c:	f043 0302 	orr.w	r3, r3, #2
 8018030:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
      }
    }
    LWIP_ASSERT("lwip_netconn_do_writemore: invalid length!", ((conn->write_offset + len) <= conn->current_msg->msg.w.len));
 8018034:	687b      	ldr	r3, [r7, #4]
 8018036:	6a1a      	ldr	r2, [r3, #32]
 8018038:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 801803a:	441a      	add	r2, r3
 801803c:	687b      	ldr	r3, [r7, #4]
 801803e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8018040:	68db      	ldr	r3, [r3, #12]
 8018042:	429a      	cmp	r2, r3
 8018044:	d906      	bls.n	8018054 <lwip_netconn_do_writemore+0x144>
 8018046:	4b5c      	ldr	r3, [pc, #368]	; (80181b8 <lwip_netconn_do_writemore+0x2a8>)
 8018048:	f240 6213 	movw	r2, #1555	; 0x613
 801804c:	4961      	ldr	r1, [pc, #388]	; (80181d4 <lwip_netconn_do_writemore+0x2c4>)
 801804e:	485c      	ldr	r0, [pc, #368]	; (80181c0 <lwip_netconn_do_writemore+0x2b0>)
 8018050:	f00c fa72 	bl	8024538 <iprintf>
    err = tcp_write(conn->pcb.tcp, dataptr, len, apiflags);
 8018054:	687b      	ldr	r3, [r7, #4]
 8018056:	6858      	ldr	r0, [r3, #4]
 8018058:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
 801805c:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 801805e:	69f9      	ldr	r1, [r7, #28]
 8018060:	f008 fc08 	bl	8020874 <tcp_write>
 8018064:	4603      	mov	r3, r0
 8018066:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    /* if OK or memory error, check available space */
    if ((err == ERR_OK) || (err == ERR_MEM)) {
 801806a:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 801806e:	2b00      	cmp	r3, #0
 8018070:	d004      	beq.n	801807c <lwip_netconn_do_writemore+0x16c>
 8018072:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8018076:	f1b3 3fff 	cmp.w	r3, #4294967295
 801807a:	d133      	bne.n	80180e4 <lwip_netconn_do_writemore+0x1d4>
err_mem:
      if (dontblock && (len < conn->current_msg->msg.w.len)) {
 801807c:	f897 3021 	ldrb.w	r3, [r7, #33]	; 0x21
 8018080:	2b00      	cmp	r3, #0
 8018082:	d017      	beq.n	80180b4 <lwip_netconn_do_writemore+0x1a4>
 8018084:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8018086:	687b      	ldr	r3, [r7, #4]
 8018088:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 801808a:	68db      	ldr	r3, [r3, #12]
 801808c:	429a      	cmp	r2, r3
 801808e:	d211      	bcs.n	80180b4 <lwip_netconn_do_writemore+0x1a4>
        /* non-blocking write did not write everything: mark the pcb non-writable
           and let poll_tcp check writable space to mark the pcb writable again */
        API_EVENT(conn, NETCONN_EVT_SENDMINUS, len);
 8018090:	687b      	ldr	r3, [r7, #4]
 8018092:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8018094:	2b00      	cmp	r3, #0
 8018096:	d005      	beq.n	80180a4 <lwip_netconn_do_writemore+0x194>
 8018098:	687b      	ldr	r3, [r7, #4]
 801809a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 801809c:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 801809e:	2103      	movs	r1, #3
 80180a0:	6878      	ldr	r0, [r7, #4]
 80180a2:	4798      	blx	r3
        conn->flags |= NETCONN_FLAG_CHECK_WRITESPACE;
 80180a4:	687b      	ldr	r3, [r7, #4]
 80180a6:	7f1b      	ldrb	r3, [r3, #28]
 80180a8:	f043 0310 	orr.w	r3, r3, #16
 80180ac:	b2da      	uxtb	r2, r3
 80180ae:	687b      	ldr	r3, [r7, #4]
 80180b0:	771a      	strb	r2, [r3, #28]
 80180b2:	e017      	b.n	80180e4 <lwip_netconn_do_writemore+0x1d4>
      } else if ((tcp_sndbuf(conn->pcb.tcp) <= TCP_SNDLOWAT) ||
 80180b4:	687b      	ldr	r3, [r7, #4]
 80180b6:	685b      	ldr	r3, [r3, #4]
 80180b8:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 80180bc:	f240 52a1 	movw	r2, #1441	; 0x5a1
 80180c0:	4293      	cmp	r3, r2
 80180c2:	d905      	bls.n	80180d0 <lwip_netconn_do_writemore+0x1c0>
                 (tcp_sndqueuelen(conn->pcb.tcp) >= TCP_SNDQUEUELOWAT)) {
 80180c4:	687b      	ldr	r3, [r7, #4]
 80180c6:	685b      	ldr	r3, [r3, #4]
 80180c8:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
      } else if ((tcp_sndbuf(conn->pcb.tcp) <= TCP_SNDLOWAT) ||
 80180cc:	2b04      	cmp	r3, #4
 80180ce:	d909      	bls.n	80180e4 <lwip_netconn_do_writemore+0x1d4>
        /* The queued byte- or pbuf-count exceeds the configured low-water limit,
           let select mark this pcb as non-writable. */
        API_EVENT(conn, NETCONN_EVT_SENDMINUS, len);
 80180d0:	687b      	ldr	r3, [r7, #4]
 80180d2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80180d4:	2b00      	cmp	r3, #0
 80180d6:	d005      	beq.n	80180e4 <lwip_netconn_do_writemore+0x1d4>
 80180d8:	687b      	ldr	r3, [r7, #4]
 80180da:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80180dc:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 80180de:	2103      	movs	r1, #3
 80180e0:	6878      	ldr	r0, [r7, #4]
 80180e2:	4798      	blx	r3
      }
    }

    if (err == ERR_OK) {
 80180e4:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 80180e8:	2b00      	cmp	r3, #0
 80180ea:	d134      	bne.n	8018156 <lwip_netconn_do_writemore+0x246>
      err_t out_err;
      conn->write_offset += len;
 80180ec:	687b      	ldr	r3, [r7, #4]
 80180ee:	6a1a      	ldr	r2, [r3, #32]
 80180f0:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80180f2:	441a      	add	r2, r3
 80180f4:	687b      	ldr	r3, [r7, #4]
 80180f6:	621a      	str	r2, [r3, #32]
      if ((conn->write_offset == conn->current_msg->msg.w.len) || dontblock) {
 80180f8:	687b      	ldr	r3, [r7, #4]
 80180fa:	6a1a      	ldr	r2, [r3, #32]
 80180fc:	687b      	ldr	r3, [r7, #4]
 80180fe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8018100:	68db      	ldr	r3, [r3, #12]
 8018102:	429a      	cmp	r2, r3
 8018104:	d003      	beq.n	801810e <lwip_netconn_do_writemore+0x1fe>
 8018106:	f897 3021 	ldrb.w	r3, [r7, #33]	; 0x21
 801810a:	2b00      	cmp	r3, #0
 801810c:	d007      	beq.n	801811e <lwip_netconn_do_writemore+0x20e>
        /* return sent length */
        conn->current_msg->msg.w.len = conn->write_offset;
 801810e:	687b      	ldr	r3, [r7, #4]
 8018110:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8018112:	687a      	ldr	r2, [r7, #4]
 8018114:	6a12      	ldr	r2, [r2, #32]
 8018116:	60da      	str	r2, [r3, #12]
        /* everything was written */
        write_finished = 1;
 8018118:	2301      	movs	r3, #1
 801811a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
      }
      out_err = tcp_output(conn->pcb.tcp);
 801811e:	687b      	ldr	r3, [r7, #4]
 8018120:	685b      	ldr	r3, [r3, #4]
 8018122:	4618      	mov	r0, r3
 8018124:	f009 f85c 	bl	80211e0 <tcp_output>
 8018128:	4603      	mov	r3, r0
 801812a:	757b      	strb	r3, [r7, #21]
      if (ERR_IS_FATAL(out_err) || (out_err == ERR_RTE)) {
 801812c:	f997 3015 	ldrsb.w	r3, [r7, #21]
 8018130:	f113 0f0c 	cmn.w	r3, #12
 8018134:	db04      	blt.n	8018140 <lwip_netconn_do_writemore+0x230>
 8018136:	f997 3015 	ldrsb.w	r3, [r7, #21]
 801813a:	f113 0f04 	cmn.w	r3, #4
 801813e:	d152      	bne.n	80181e6 <lwip_netconn_do_writemore+0x2d6>
        /* If tcp_output fails with fatal error or no route is found,
           don't try writing any more but return the error
           to the application thread. */
        err = out_err;
 8018140:	7d7b      	ldrb	r3, [r7, #21]
 8018142:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
        write_finished = 1;
 8018146:	2301      	movs	r3, #1
 8018148:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
        conn->current_msg->msg.w.len = 0;
 801814c:	687b      	ldr	r3, [r7, #4]
 801814e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8018150:	2200      	movs	r2, #0
 8018152:	60da      	str	r2, [r3, #12]
 8018154:	e047      	b.n	80181e6 <lwip_netconn_do_writemore+0x2d6>
      }
    } else if (err == ERR_MEM) {
 8018156:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 801815a:	f1b3 3fff 	cmp.w	r3, #4294967295
 801815e:	d13b      	bne.n	80181d8 <lwip_netconn_do_writemore+0x2c8>
         For blocking sockets, we do NOT return to the application
         thread, since ERR_MEM is only a temporary error! Non-blocking
         will remain non-writable until sent_tcp/poll_tcp is called */

      /* tcp_write returned ERR_MEM, try tcp_output anyway */
      err_t out_err = tcp_output(conn->pcb.tcp);
 8018160:	687b      	ldr	r3, [r7, #4]
 8018162:	685b      	ldr	r3, [r3, #4]
 8018164:	4618      	mov	r0, r3
 8018166:	f009 f83b 	bl	80211e0 <tcp_output>
 801816a:	4603      	mov	r3, r0
 801816c:	753b      	strb	r3, [r7, #20]
      if (ERR_IS_FATAL(out_err) || (out_err == ERR_RTE)) {
 801816e:	f997 3014 	ldrsb.w	r3, [r7, #20]
 8018172:	f113 0f0c 	cmn.w	r3, #12
 8018176:	db04      	blt.n	8018182 <lwip_netconn_do_writemore+0x272>
 8018178:	f997 3014 	ldrsb.w	r3, [r7, #20]
 801817c:	f113 0f04 	cmn.w	r3, #4
 8018180:	d10a      	bne.n	8018198 <lwip_netconn_do_writemore+0x288>
        /* If tcp_output fails with fatal error or no route is found,
           don't try writing any more but return the error
           to the application thread. */
        err = out_err;
 8018182:	7d3b      	ldrb	r3, [r7, #20]
 8018184:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
        write_finished = 1;
 8018188:	2301      	movs	r3, #1
 801818a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
        conn->current_msg->msg.w.len = 0;
 801818e:	687b      	ldr	r3, [r7, #4]
 8018190:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8018192:	2200      	movs	r2, #0
 8018194:	60da      	str	r2, [r3, #12]
 8018196:	e026      	b.n	80181e6 <lwip_netconn_do_writemore+0x2d6>
      } else if (dontblock) {
 8018198:	f897 3021 	ldrb.w	r3, [r7, #33]	; 0x21
 801819c:	2b00      	cmp	r3, #0
 801819e:	d022      	beq.n	80181e6 <lwip_netconn_do_writemore+0x2d6>
        /* non-blocking write is done on ERR_MEM */
        err = ERR_WOULDBLOCK;
 80181a0:	23f9      	movs	r3, #249	; 0xf9
 80181a2:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
        write_finished = 1;
 80181a6:	2301      	movs	r3, #1
 80181a8:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
        conn->current_msg->msg.w.len = 0;
 80181ac:	687b      	ldr	r3, [r7, #4]
 80181ae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80181b0:	2200      	movs	r2, #0
 80181b2:	60da      	str	r2, [r3, #12]
 80181b4:	e017      	b.n	80181e6 <lwip_netconn_do_writemore+0x2d6>
 80181b6:	bf00      	nop
 80181b8:	080251b8 	.word	0x080251b8
 80181bc:	080252dc 	.word	0x080252dc
 80181c0:	08025210 	.word	0x08025210
 80181c4:	080255bc 	.word	0x080255bc
 80181c8:	080252ec 	.word	0x080252ec
 80181cc:	080255dc 	.word	0x080255dc
 80181d0:	080255f4 	.word	0x080255f4
 80181d4:	08025628 	.word	0x08025628
      }
    } else {
      /* On errors != ERR_MEM, we don't try writing any more but return
         the error to the application thread. */
      write_finished = 1;
 80181d8:	2301      	movs	r3, #1
 80181da:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
      conn->current_msg->msg.w.len = 0;
 80181de:	687b      	ldr	r3, [r7, #4]
 80181e0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80181e2:	2200      	movs	r2, #0
 80181e4:	60da      	str	r2, [r3, #12]
    }
  }
  if (write_finished) {
 80181e6:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 80181ea:	2b00      	cmp	r3, #0
 80181ec:	d02c      	beq.n	8018248 <lwip_netconn_do_writemore+0x338>
    /* everything was written: set back connection state
       and back to application task */
    sys_sem_t* op_completed_sem = LWIP_API_MSG_SEM(conn->current_msg);
 80181ee:	687b      	ldr	r3, [r7, #4]
 80181f0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80181f2:	681b      	ldr	r3, [r3, #0]
 80181f4:	330c      	adds	r3, #12
 80181f6:	613b      	str	r3, [r7, #16]
    conn->current_msg->err = err;
 80181f8:	687b      	ldr	r3, [r7, #4]
 80181fa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80181fc:	f897 2027 	ldrb.w	r2, [r7, #39]	; 0x27
 8018200:	711a      	strb	r2, [r3, #4]
    conn->current_msg = NULL;
 8018202:	687b      	ldr	r3, [r7, #4]
 8018204:	2200      	movs	r2, #0
 8018206:	625a      	str	r2, [r3, #36]	; 0x24
    conn->write_offset = 0;
 8018208:	687b      	ldr	r3, [r7, #4]
 801820a:	2200      	movs	r2, #0
 801820c:	621a      	str	r2, [r3, #32]
    conn->state = NETCONN_NONE;
 801820e:	687b      	ldr	r3, [r7, #4]
 8018210:	2200      	movs	r2, #0
 8018212:	705a      	strb	r2, [r3, #1]
    NETCONN_SET_SAFE_ERR(conn, err);
 8018214:	687b      	ldr	r3, [r7, #4]
 8018216:	2b00      	cmp	r3, #0
 8018218:	d00f      	beq.n	801823a <lwip_netconn_do_writemore+0x32a>
 801821a:	f00a fb65 	bl	80228e8 <sys_arch_protect>
 801821e:	60f8      	str	r0, [r7, #12]
 8018220:	687b      	ldr	r3, [r7, #4]
 8018222:	f993 3008 	ldrsb.w	r3, [r3, #8]
 8018226:	f113 0f0c 	cmn.w	r3, #12
 801822a:	db03      	blt.n	8018234 <lwip_netconn_do_writemore+0x324>
 801822c:	687b      	ldr	r3, [r7, #4]
 801822e:	f897 2027 	ldrb.w	r2, [r7, #39]	; 0x27
 8018232:	721a      	strb	r2, [r3, #8]
 8018234:	68f8      	ldr	r0, [r7, #12]
 8018236:	f00a fb65 	bl	8022904 <sys_arch_unprotect>
#if LWIP_TCPIP_CORE_LOCKING
    if (delayed)
 801823a:	78fb      	ldrb	r3, [r7, #3]
 801823c:	2b00      	cmp	r3, #0
 801823e:	d006      	beq.n	801824e <lwip_netconn_do_writemore+0x33e>
#endif
    {
      sys_sem_signal(op_completed_sem);
 8018240:	6938      	ldr	r0, [r7, #16]
 8018242:	f00a fab6 	bl	80227b2 <sys_sem_signal>
 8018246:	e002      	b.n	801824e <lwip_netconn_do_writemore+0x33e>
    }
  }
#if LWIP_TCPIP_CORE_LOCKING
  else {
    return ERR_MEM;
 8018248:	f04f 33ff 	mov.w	r3, #4294967295
 801824c:	e000      	b.n	8018250 <lwip_netconn_do_writemore+0x340>
  }
#endif
  return ERR_OK;
 801824e:	2300      	movs	r3, #0
}
 8018250:	4618      	mov	r0, r3
 8018252:	3728      	adds	r7, #40	; 0x28
 8018254:	46bd      	mov	sp, r7
 8018256:	bd80      	pop	{r7, pc}

08018258 <lwip_netconn_do_write>:
 *
 * @param m the api_msg_msg pointing to the connection
 */
void
lwip_netconn_do_write(void *m)
{
 8018258:	b580      	push	{r7, lr}
 801825a:	b084      	sub	sp, #16
 801825c:	af00      	add	r7, sp, #0
 801825e:	6078      	str	r0, [r7, #4]
  struct api_msg *msg = (struct api_msg*)m;
 8018260:	687b      	ldr	r3, [r7, #4]
 8018262:	60fb      	str	r3, [r7, #12]

  if (ERR_IS_FATAL(msg->conn->last_err)) {
 8018264:	68fb      	ldr	r3, [r7, #12]
 8018266:	681b      	ldr	r3, [r3, #0]
 8018268:	f993 3008 	ldrsb.w	r3, [r3, #8]
 801826c:	f113 0f0c 	cmn.w	r3, #12
 8018270:	da06      	bge.n	8018280 <lwip_netconn_do_write+0x28>
    msg->err = msg->conn->last_err;
 8018272:	68fb      	ldr	r3, [r7, #12]
 8018274:	681b      	ldr	r3, [r3, #0]
 8018276:	f993 2008 	ldrsb.w	r2, [r3, #8]
 801827a:	68fb      	ldr	r3, [r7, #12]
 801827c:	711a      	strb	r2, [r3, #4]
 801827e:	e072      	b.n	8018366 <lwip_netconn_do_write+0x10e>
  } else {
    if (NETCONNTYPE_GROUP(msg->conn->type) == NETCONN_TCP) {
 8018280:	68fb      	ldr	r3, [r7, #12]
 8018282:	681b      	ldr	r3, [r3, #0]
 8018284:	781b      	ldrb	r3, [r3, #0]
 8018286:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 801828a:	2b10      	cmp	r3, #16
 801828c:	d168      	bne.n	8018360 <lwip_netconn_do_write+0x108>
#if LWIP_TCP
      if (msg->conn->state != NETCONN_NONE) {
 801828e:	68fb      	ldr	r3, [r7, #12]
 8018290:	681b      	ldr	r3, [r3, #0]
 8018292:	785b      	ldrb	r3, [r3, #1]
 8018294:	2b00      	cmp	r3, #0
 8018296:	d003      	beq.n	80182a0 <lwip_netconn_do_write+0x48>
        /* netconn is connecting, closing or in blocking write */
        msg->err = ERR_INPROGRESS;
 8018298:	68fb      	ldr	r3, [r7, #12]
 801829a:	22fb      	movs	r2, #251	; 0xfb
 801829c:	711a      	strb	r2, [r3, #4]
 801829e:	e062      	b.n	8018366 <lwip_netconn_do_write+0x10e>
      } else if (msg->conn->pcb.tcp != NULL) {
 80182a0:	68fb      	ldr	r3, [r7, #12]
 80182a2:	681b      	ldr	r3, [r3, #0]
 80182a4:	685b      	ldr	r3, [r3, #4]
 80182a6:	2b00      	cmp	r3, #0
 80182a8:	d056      	beq.n	8018358 <lwip_netconn_do_write+0x100>
        msg->conn->state = NETCONN_WRITE;
 80182aa:	68fb      	ldr	r3, [r7, #12]
 80182ac:	681b      	ldr	r3, [r3, #0]
 80182ae:	2201      	movs	r2, #1
 80182b0:	705a      	strb	r2, [r3, #1]
        /* set all the variables used by lwip_netconn_do_writemore */
        LWIP_ASSERT("already writing or closing", msg->conn->current_msg == NULL &&
 80182b2:	68fb      	ldr	r3, [r7, #12]
 80182b4:	681b      	ldr	r3, [r3, #0]
 80182b6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80182b8:	2b00      	cmp	r3, #0
 80182ba:	d104      	bne.n	80182c6 <lwip_netconn_do_write+0x6e>
 80182bc:	68fb      	ldr	r3, [r7, #12]
 80182be:	681b      	ldr	r3, [r3, #0]
 80182c0:	6a1b      	ldr	r3, [r3, #32]
 80182c2:	2b00      	cmp	r3, #0
 80182c4:	d006      	beq.n	80182d4 <lwip_netconn_do_write+0x7c>
 80182c6:	4b36      	ldr	r3, [pc, #216]	; (80183a0 <lwip_netconn_do_write+0x148>)
 80182c8:	f240 6283 	movw	r2, #1667	; 0x683
 80182cc:	4935      	ldr	r1, [pc, #212]	; (80183a4 <lwip_netconn_do_write+0x14c>)
 80182ce:	4836      	ldr	r0, [pc, #216]	; (80183a8 <lwip_netconn_do_write+0x150>)
 80182d0:	f00c f932 	bl	8024538 <iprintf>
          msg->conn->write_offset == 0);
        LWIP_ASSERT("msg->msg.w.len != 0", msg->msg.w.len != 0);
 80182d4:	68fb      	ldr	r3, [r7, #12]
 80182d6:	68db      	ldr	r3, [r3, #12]
 80182d8:	2b00      	cmp	r3, #0
 80182da:	d106      	bne.n	80182ea <lwip_netconn_do_write+0x92>
 80182dc:	4b30      	ldr	r3, [pc, #192]	; (80183a0 <lwip_netconn_do_write+0x148>)
 80182de:	f240 6284 	movw	r2, #1668	; 0x684
 80182e2:	4932      	ldr	r1, [pc, #200]	; (80183ac <lwip_netconn_do_write+0x154>)
 80182e4:	4830      	ldr	r0, [pc, #192]	; (80183a8 <lwip_netconn_do_write+0x150>)
 80182e6:	f00c f927 	bl	8024538 <iprintf>
        msg->conn->current_msg = msg;
 80182ea:	68fb      	ldr	r3, [r7, #12]
 80182ec:	681b      	ldr	r3, [r3, #0]
 80182ee:	68fa      	ldr	r2, [r7, #12]
 80182f0:	625a      	str	r2, [r3, #36]	; 0x24
        msg->conn->write_offset = 0;
 80182f2:	68fb      	ldr	r3, [r7, #12]
 80182f4:	681b      	ldr	r3, [r3, #0]
 80182f6:	2200      	movs	r2, #0
 80182f8:	621a      	str	r2, [r3, #32]
#if LWIP_TCPIP_CORE_LOCKING
        if (lwip_netconn_do_writemore(msg->conn, 0) != ERR_OK) {
 80182fa:	68fb      	ldr	r3, [r7, #12]
 80182fc:	681b      	ldr	r3, [r3, #0]
 80182fe:	2100      	movs	r1, #0
 8018300:	4618      	mov	r0, r3
 8018302:	f7ff fe05 	bl	8017f10 <lwip_netconn_do_writemore>
 8018306:	4603      	mov	r3, r0
 8018308:	2b00      	cmp	r3, #0
 801830a:	d044      	beq.n	8018396 <lwip_netconn_do_write+0x13e>
          LWIP_ASSERT("state!", msg->conn->state == NETCONN_WRITE);
 801830c:	68fb      	ldr	r3, [r7, #12]
 801830e:	681b      	ldr	r3, [r3, #0]
 8018310:	785b      	ldrb	r3, [r3, #1]
 8018312:	2b01      	cmp	r3, #1
 8018314:	d006      	beq.n	8018324 <lwip_netconn_do_write+0xcc>
 8018316:	4b22      	ldr	r3, [pc, #136]	; (80183a0 <lwip_netconn_do_write+0x148>)
 8018318:	f240 6289 	movw	r2, #1673	; 0x689
 801831c:	4924      	ldr	r1, [pc, #144]	; (80183b0 <lwip_netconn_do_write+0x158>)
 801831e:	4822      	ldr	r0, [pc, #136]	; (80183a8 <lwip_netconn_do_write+0x150>)
 8018320:	f00c f90a 	bl	8024538 <iprintf>
          UNLOCK_TCPIP_CORE();
 8018324:	4823      	ldr	r0, [pc, #140]	; (80183b4 <lwip_netconn_do_write+0x15c>)
 8018326:	f00a fab4 	bl	8022892 <sys_mutex_unlock>
          sys_arch_sem_wait(LWIP_API_MSG_SEM(msg), 0);
 801832a:	68fb      	ldr	r3, [r7, #12]
 801832c:	681b      	ldr	r3, [r3, #0]
 801832e:	330c      	adds	r3, #12
 8018330:	2100      	movs	r1, #0
 8018332:	4618      	mov	r0, r3
 8018334:	f00a fa0c 	bl	8022750 <sys_arch_sem_wait>
          LOCK_TCPIP_CORE();
 8018338:	481e      	ldr	r0, [pc, #120]	; (80183b4 <lwip_netconn_do_write+0x15c>)
 801833a:	f00a fa9b 	bl	8022874 <sys_mutex_lock>
          LWIP_ASSERT("state!", msg->conn->state != NETCONN_WRITE);
 801833e:	68fb      	ldr	r3, [r7, #12]
 8018340:	681b      	ldr	r3, [r3, #0]
 8018342:	785b      	ldrb	r3, [r3, #1]
 8018344:	2b01      	cmp	r3, #1
 8018346:	d126      	bne.n	8018396 <lwip_netconn_do_write+0x13e>
 8018348:	4b15      	ldr	r3, [pc, #84]	; (80183a0 <lwip_netconn_do_write+0x148>)
 801834a:	f240 628d 	movw	r2, #1677	; 0x68d
 801834e:	4918      	ldr	r1, [pc, #96]	; (80183b0 <lwip_netconn_do_write+0x158>)
 8018350:	4815      	ldr	r0, [pc, #84]	; (80183a8 <lwip_netconn_do_write+0x150>)
 8018352:	f00c f8f1 	bl	8024538 <iprintf>
#else /* LWIP_TCPIP_CORE_LOCKING */
        lwip_netconn_do_writemore(msg->conn);
#endif /* LWIP_TCPIP_CORE_LOCKING */
        /* for both cases: if lwip_netconn_do_writemore was called, don't ACK the APIMSG
           since lwip_netconn_do_writemore ACKs it! */
        return;
 8018356:	e01e      	b.n	8018396 <lwip_netconn_do_write+0x13e>
      } else {
        msg->err = ERR_CONN;
 8018358:	68fb      	ldr	r3, [r7, #12]
 801835a:	22f5      	movs	r2, #245	; 0xf5
 801835c:	711a      	strb	r2, [r3, #4]
 801835e:	e002      	b.n	8018366 <lwip_netconn_do_write+0x10e>
#else /* LWIP_TCP */
      msg->err = ERR_VAL;
#endif /* LWIP_TCP */
#if (LWIP_UDP || LWIP_RAW)
    } else {
      msg->err = ERR_VAL;
 8018360:	68fb      	ldr	r3, [r7, #12]
 8018362:	22fa      	movs	r2, #250	; 0xfa
 8018364:	711a      	strb	r2, [r3, #4]
#endif /* (LWIP_UDP || LWIP_RAW) */
    }
  }
  TCPIP_APIMSG_ACK(msg);
 8018366:	68fb      	ldr	r3, [r7, #12]
 8018368:	681b      	ldr	r3, [r3, #0]
 801836a:	2b00      	cmp	r3, #0
 801836c:	d014      	beq.n	8018398 <lwip_netconn_do_write+0x140>
 801836e:	f00a fabb 	bl	80228e8 <sys_arch_protect>
 8018372:	60b8      	str	r0, [r7, #8]
 8018374:	68fb      	ldr	r3, [r7, #12]
 8018376:	681b      	ldr	r3, [r3, #0]
 8018378:	f993 3008 	ldrsb.w	r3, [r3, #8]
 801837c:	f113 0f0c 	cmn.w	r3, #12
 8018380:	db05      	blt.n	801838e <lwip_netconn_do_write+0x136>
 8018382:	68fb      	ldr	r3, [r7, #12]
 8018384:	681b      	ldr	r3, [r3, #0]
 8018386:	68fa      	ldr	r2, [r7, #12]
 8018388:	f992 2004 	ldrsb.w	r2, [r2, #4]
 801838c:	721a      	strb	r2, [r3, #8]
 801838e:	68b8      	ldr	r0, [r7, #8]
 8018390:	f00a fab8 	bl	8022904 <sys_arch_unprotect>
 8018394:	e000      	b.n	8018398 <lwip_netconn_do_write+0x140>
        return;
 8018396:	bf00      	nop
}
 8018398:	3710      	adds	r7, #16
 801839a:	46bd      	mov	sp, r7
 801839c:	bd80      	pop	{r7, pc}
 801839e:	bf00      	nop
 80183a0:	080251b8 	.word	0x080251b8
 80183a4:	08025500 	.word	0x08025500
 80183a8:	08025210 	.word	0x08025210
 80183ac:	08025654 	.word	0x08025654
 80183b0:	0802551c 	.word	0x0802551c
 80183b4:	20004474 	.word	0x20004474

080183b8 <lwip_netconn_do_close>:
 *
 * @param m the api_msg_msg pointing to the connection
 */
void
lwip_netconn_do_close(void *m)
{
 80183b8:	b580      	push	{r7, lr}
 80183ba:	b086      	sub	sp, #24
 80183bc:	af00      	add	r7, sp, #0
 80183be:	6078      	str	r0, [r7, #4]
  struct api_msg *msg = (struct api_msg*)m;
 80183c0:	687b      	ldr	r3, [r7, #4]
 80183c2:	617b      	str	r3, [r7, #20]

#if LWIP_TCP
  enum netconn_state state = msg->conn->state;
 80183c4:	697b      	ldr	r3, [r7, #20]
 80183c6:	681b      	ldr	r3, [r3, #0]
 80183c8:	785b      	ldrb	r3, [r3, #1]
 80183ca:	74fb      	strb	r3, [r7, #19]
  /* First check if this is a TCP netconn and if it is in a correct state
      (LISTEN doesn't support half shutdown) */
  if ((msg->conn->pcb.tcp != NULL) &&
 80183cc:	697b      	ldr	r3, [r7, #20]
 80183ce:	681b      	ldr	r3, [r3, #0]
 80183d0:	685b      	ldr	r3, [r3, #4]
 80183d2:	2b00      	cmp	r3, #0
 80183d4:	d06e      	beq.n	80184b4 <lwip_netconn_do_close+0xfc>
      (NETCONNTYPE_GROUP(msg->conn->type) == NETCONN_TCP) &&
 80183d6:	697b      	ldr	r3, [r7, #20]
 80183d8:	681b      	ldr	r3, [r3, #0]
 80183da:	781b      	ldrb	r3, [r3, #0]
 80183dc:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
  if ((msg->conn->pcb.tcp != NULL) &&
 80183e0:	2b10      	cmp	r3, #16
 80183e2:	d167      	bne.n	80184b4 <lwip_netconn_do_close+0xfc>
      ((msg->msg.sd.shut == NETCONN_SHUT_RDWR) || (state != NETCONN_LISTEN))) {
 80183e4:	697b      	ldr	r3, [r7, #20]
 80183e6:	7a1b      	ldrb	r3, [r3, #8]
      (NETCONNTYPE_GROUP(msg->conn->type) == NETCONN_TCP) &&
 80183e8:	2b03      	cmp	r3, #3
 80183ea:	d002      	beq.n	80183f2 <lwip_netconn_do_close+0x3a>
      ((msg->msg.sd.shut == NETCONN_SHUT_RDWR) || (state != NETCONN_LISTEN))) {
 80183ec:	7cfb      	ldrb	r3, [r7, #19]
 80183ee:	2b02      	cmp	r3, #2
 80183f0:	d060      	beq.n	80184b4 <lwip_netconn_do_close+0xfc>
    /* Check if we are in a connected state */
    if (state == NETCONN_CONNECT) {
 80183f2:	7cfb      	ldrb	r3, [r7, #19]
 80183f4:	2b03      	cmp	r3, #3
 80183f6:	d103      	bne.n	8018400 <lwip_netconn_do_close+0x48>
      /* TCP connect in progress: cannot shutdown */
      msg->err = ERR_CONN;
 80183f8:	697b      	ldr	r3, [r7, #20]
 80183fa:	22f5      	movs	r2, #245	; 0xf5
 80183fc:	711a      	strb	r2, [r3, #4]
    if (state == NETCONN_CONNECT) {
 80183fe:	e05c      	b.n	80184ba <lwip_netconn_do_close+0x102>
    } else if (state == NETCONN_WRITE) {
 8018400:	7cfb      	ldrb	r3, [r7, #19]
 8018402:	2b01      	cmp	r3, #1
 8018404:	d103      	bne.n	801840e <lwip_netconn_do_close+0x56>
        msg->err = tcp_shutdown(msg->conn->pcb.tcp, 1, 0);
      }
    }
    if (state == NETCONN_NONE) {
#else /* LWIP_NETCONN_FULLDUPLEX */
      msg->err = ERR_INPROGRESS;
 8018406:	697b      	ldr	r3, [r7, #20]
 8018408:	22fb      	movs	r2, #251	; 0xfb
 801840a:	711a      	strb	r2, [r3, #4]
    if (state == NETCONN_CONNECT) {
 801840c:	e055      	b.n	80184ba <lwip_netconn_do_close+0x102>
    } else {
#endif /* LWIP_NETCONN_FULLDUPLEX */
      if (msg->msg.sd.shut & NETCONN_SHUT_RD) {
 801840e:	697b      	ldr	r3, [r7, #20]
 8018410:	7a1b      	ldrb	r3, [r3, #8]
 8018412:	f003 0301 	and.w	r3, r3, #1
 8018416:	2b00      	cmp	r3, #0
 8018418:	d004      	beq.n	8018424 <lwip_netconn_do_close+0x6c>
        /* Drain and delete mboxes */
        netconn_drain(msg->conn);
 801841a:	697b      	ldr	r3, [r7, #20]
 801841c:	681b      	ldr	r3, [r3, #0]
 801841e:	4618      	mov	r0, r3
 8018420:	f7ff f90e 	bl	8017640 <netconn_drain>
      }
      LWIP_ASSERT("already writing or closing", msg->conn->current_msg == NULL &&
 8018424:	697b      	ldr	r3, [r7, #20]
 8018426:	681b      	ldr	r3, [r3, #0]
 8018428:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 801842a:	2b00      	cmp	r3, #0
 801842c:	d104      	bne.n	8018438 <lwip_netconn_do_close+0x80>
 801842e:	697b      	ldr	r3, [r7, #20]
 8018430:	681b      	ldr	r3, [r3, #0]
 8018432:	6a1b      	ldr	r3, [r3, #32]
 8018434:	2b00      	cmp	r3, #0
 8018436:	d006      	beq.n	8018446 <lwip_netconn_do_close+0x8e>
 8018438:	4b2e      	ldr	r3, [pc, #184]	; (80184f4 <lwip_netconn_do_close+0x13c>)
 801843a:	f240 721c 	movw	r2, #1820	; 0x71c
 801843e:	492e      	ldr	r1, [pc, #184]	; (80184f8 <lwip_netconn_do_close+0x140>)
 8018440:	482e      	ldr	r0, [pc, #184]	; (80184fc <lwip_netconn_do_close+0x144>)
 8018442:	f00c f879 	bl	8024538 <iprintf>
        msg->conn->write_offset == 0);
      msg->conn->state = NETCONN_CLOSE;
 8018446:	697b      	ldr	r3, [r7, #20]
 8018448:	681b      	ldr	r3, [r3, #0]
 801844a:	2204      	movs	r2, #4
 801844c:	705a      	strb	r2, [r3, #1]
      msg->conn->current_msg = msg;
 801844e:	697b      	ldr	r3, [r7, #20]
 8018450:	681b      	ldr	r3, [r3, #0]
 8018452:	697a      	ldr	r2, [r7, #20]
 8018454:	625a      	str	r2, [r3, #36]	; 0x24
#if LWIP_TCPIP_CORE_LOCKING
      if (lwip_netconn_do_close_internal(msg->conn, 0) != ERR_OK) {
 8018456:	697b      	ldr	r3, [r7, #20]
 8018458:	681b      	ldr	r3, [r3, #0]
 801845a:	2100      	movs	r1, #0
 801845c:	4618      	mov	r0, r3
 801845e:	f7ff f96f 	bl	8017740 <lwip_netconn_do_close_internal>
 8018462:	4603      	mov	r3, r0
 8018464:	2b00      	cmp	r3, #0
 8018466:	d040      	beq.n	80184ea <lwip_netconn_do_close+0x132>
        LWIP_ASSERT("state!", msg->conn->state == NETCONN_CLOSE);
 8018468:	697b      	ldr	r3, [r7, #20]
 801846a:	681b      	ldr	r3, [r3, #0]
 801846c:	785b      	ldrb	r3, [r3, #1]
 801846e:	2b04      	cmp	r3, #4
 8018470:	d006      	beq.n	8018480 <lwip_netconn_do_close+0xc8>
 8018472:	4b20      	ldr	r3, [pc, #128]	; (80184f4 <lwip_netconn_do_close+0x13c>)
 8018474:	f240 7221 	movw	r2, #1825	; 0x721
 8018478:	4921      	ldr	r1, [pc, #132]	; (8018500 <lwip_netconn_do_close+0x148>)
 801847a:	4820      	ldr	r0, [pc, #128]	; (80184fc <lwip_netconn_do_close+0x144>)
 801847c:	f00c f85c 	bl	8024538 <iprintf>
        UNLOCK_TCPIP_CORE();
 8018480:	4820      	ldr	r0, [pc, #128]	; (8018504 <lwip_netconn_do_close+0x14c>)
 8018482:	f00a fa06 	bl	8022892 <sys_mutex_unlock>
        sys_arch_sem_wait(LWIP_API_MSG_SEM(msg), 0);
 8018486:	697b      	ldr	r3, [r7, #20]
 8018488:	681b      	ldr	r3, [r3, #0]
 801848a:	330c      	adds	r3, #12
 801848c:	2100      	movs	r1, #0
 801848e:	4618      	mov	r0, r3
 8018490:	f00a f95e 	bl	8022750 <sys_arch_sem_wait>
        LOCK_TCPIP_CORE();
 8018494:	481b      	ldr	r0, [pc, #108]	; (8018504 <lwip_netconn_do_close+0x14c>)
 8018496:	f00a f9ed 	bl	8022874 <sys_mutex_lock>
        LWIP_ASSERT("state!", msg->conn->state == NETCONN_NONE);
 801849a:	697b      	ldr	r3, [r7, #20]
 801849c:	681b      	ldr	r3, [r3, #0]
 801849e:	785b      	ldrb	r3, [r3, #1]
 80184a0:	2b00      	cmp	r3, #0
 80184a2:	d022      	beq.n	80184ea <lwip_netconn_do_close+0x132>
 80184a4:	4b13      	ldr	r3, [pc, #76]	; (80184f4 <lwip_netconn_do_close+0x13c>)
 80184a6:	f240 7225 	movw	r2, #1829	; 0x725
 80184aa:	4915      	ldr	r1, [pc, #84]	; (8018500 <lwip_netconn_do_close+0x148>)
 80184ac:	4813      	ldr	r0, [pc, #76]	; (80184fc <lwip_netconn_do_close+0x144>)
 80184ae:	f00c f843 	bl	8024538 <iprintf>
      }
#else /* LWIP_TCPIP_CORE_LOCKING */
      lwip_netconn_do_close_internal(msg->conn);
#endif /* LWIP_TCPIP_CORE_LOCKING */
      /* for tcp netconns, lwip_netconn_do_close_internal ACKs the message */
      return;
 80184b2:	e01a      	b.n	80184ea <lwip_netconn_do_close+0x132>
    }
  } else
#endif /* LWIP_TCP */
  {
    msg->err = ERR_CONN;
 80184b4:	697b      	ldr	r3, [r7, #20]
 80184b6:	22f5      	movs	r2, #245	; 0xf5
 80184b8:	711a      	strb	r2, [r3, #4]
  }
  TCPIP_APIMSG_ACK(msg);
 80184ba:	697b      	ldr	r3, [r7, #20]
 80184bc:	681b      	ldr	r3, [r3, #0]
 80184be:	2b00      	cmp	r3, #0
 80184c0:	d014      	beq.n	80184ec <lwip_netconn_do_close+0x134>
 80184c2:	f00a fa11 	bl	80228e8 <sys_arch_protect>
 80184c6:	60f8      	str	r0, [r7, #12]
 80184c8:	697b      	ldr	r3, [r7, #20]
 80184ca:	681b      	ldr	r3, [r3, #0]
 80184cc:	f993 3008 	ldrsb.w	r3, [r3, #8]
 80184d0:	f113 0f0c 	cmn.w	r3, #12
 80184d4:	db05      	blt.n	80184e2 <lwip_netconn_do_close+0x12a>
 80184d6:	697b      	ldr	r3, [r7, #20]
 80184d8:	681b      	ldr	r3, [r3, #0]
 80184da:	697a      	ldr	r2, [r7, #20]
 80184dc:	f992 2004 	ldrsb.w	r2, [r2, #4]
 80184e0:	721a      	strb	r2, [r3, #8]
 80184e2:	68f8      	ldr	r0, [r7, #12]
 80184e4:	f00a fa0e 	bl	8022904 <sys_arch_unprotect>
 80184e8:	e000      	b.n	80184ec <lwip_netconn_do_close+0x134>
      return;
 80184ea:	bf00      	nop
}
 80184ec:	3718      	adds	r7, #24
 80184ee:	46bd      	mov	sp, r7
 80184f0:	bd80      	pop	{r7, pc}
 80184f2:	bf00      	nop
 80184f4:	080251b8 	.word	0x080251b8
 80184f8:	08025500 	.word	0x08025500
 80184fc:	08025210 	.word	0x08025210
 8018500:	0802551c 	.word	0x0802551c
 8018504:	20004474 	.word	0x20004474

08018508 <netbuf_delete>:
 *
 * @param buf pointer to a netbuf allocated by netbuf_new()
 */
void
netbuf_delete(struct netbuf *buf)
{
 8018508:	b580      	push	{r7, lr}
 801850a:	b082      	sub	sp, #8
 801850c:	af00      	add	r7, sp, #0
 801850e:	6078      	str	r0, [r7, #4]
  if (buf != NULL) {
 8018510:	687b      	ldr	r3, [r7, #4]
 8018512:	2b00      	cmp	r3, #0
 8018514:	d013      	beq.n	801853e <netbuf_delete+0x36>
    if (buf->p != NULL) {
 8018516:	687b      	ldr	r3, [r7, #4]
 8018518:	681b      	ldr	r3, [r3, #0]
 801851a:	2b00      	cmp	r3, #0
 801851c:	d00b      	beq.n	8018536 <netbuf_delete+0x2e>
      pbuf_free(buf->p);
 801851e:	687b      	ldr	r3, [r7, #4]
 8018520:	681b      	ldr	r3, [r3, #0]
 8018522:	4618      	mov	r0, r3
 8018524:	f003 fea8 	bl	801c278 <pbuf_free>
      buf->p = buf->ptr = NULL;
 8018528:	687b      	ldr	r3, [r7, #4]
 801852a:	2200      	movs	r2, #0
 801852c:	605a      	str	r2, [r3, #4]
 801852e:	687b      	ldr	r3, [r7, #4]
 8018530:	685a      	ldr	r2, [r3, #4]
 8018532:	687b      	ldr	r3, [r7, #4]
 8018534:	601a      	str	r2, [r3, #0]
    }
    memp_free(MEMP_NETBUF, buf);
 8018536:	6879      	ldr	r1, [r7, #4]
 8018538:	2006      	movs	r0, #6
 801853a:	f003 f943 	bl	801b7c4 <memp_free>
  }
}
 801853e:	bf00      	nop
 8018540:	3708      	adds	r7, #8
 8018542:	46bd      	mov	sp, r7
 8018544:	bd80      	pop	{r7, pc}
	...

08018548 <netbuf_data>:
 * @return ERR_OK if the information was retrieved,
 *         ERR_BUF on error.
 */
err_t
netbuf_data(struct netbuf *buf, void **dataptr, u16_t *len)
{
 8018548:	b580      	push	{r7, lr}
 801854a:	b084      	sub	sp, #16
 801854c:	af00      	add	r7, sp, #0
 801854e:	60f8      	str	r0, [r7, #12]
 8018550:	60b9      	str	r1, [r7, #8]
 8018552:	607a      	str	r2, [r7, #4]
  LWIP_ERROR("netbuf_data: invalid buf", (buf != NULL), return ERR_ARG;);
 8018554:	68fb      	ldr	r3, [r7, #12]
 8018556:	2b00      	cmp	r3, #0
 8018558:	d108      	bne.n	801856c <netbuf_data+0x24>
 801855a:	4b1b      	ldr	r3, [pc, #108]	; (80185c8 <netbuf_data+0x80>)
 801855c:	22c2      	movs	r2, #194	; 0xc2
 801855e:	491b      	ldr	r1, [pc, #108]	; (80185cc <netbuf_data+0x84>)
 8018560:	481b      	ldr	r0, [pc, #108]	; (80185d0 <netbuf_data+0x88>)
 8018562:	f00b ffe9 	bl	8024538 <iprintf>
 8018566:	f06f 030f 	mvn.w	r3, #15
 801856a:	e029      	b.n	80185c0 <netbuf_data+0x78>
  LWIP_ERROR("netbuf_data: invalid dataptr", (dataptr != NULL), return ERR_ARG;);
 801856c:	68bb      	ldr	r3, [r7, #8]
 801856e:	2b00      	cmp	r3, #0
 8018570:	d108      	bne.n	8018584 <netbuf_data+0x3c>
 8018572:	4b15      	ldr	r3, [pc, #84]	; (80185c8 <netbuf_data+0x80>)
 8018574:	22c3      	movs	r2, #195	; 0xc3
 8018576:	4917      	ldr	r1, [pc, #92]	; (80185d4 <netbuf_data+0x8c>)
 8018578:	4815      	ldr	r0, [pc, #84]	; (80185d0 <netbuf_data+0x88>)
 801857a:	f00b ffdd 	bl	8024538 <iprintf>
 801857e:	f06f 030f 	mvn.w	r3, #15
 8018582:	e01d      	b.n	80185c0 <netbuf_data+0x78>
  LWIP_ERROR("netbuf_data: invalid len", (len != NULL), return ERR_ARG;);
 8018584:	687b      	ldr	r3, [r7, #4]
 8018586:	2b00      	cmp	r3, #0
 8018588:	d108      	bne.n	801859c <netbuf_data+0x54>
 801858a:	4b0f      	ldr	r3, [pc, #60]	; (80185c8 <netbuf_data+0x80>)
 801858c:	22c4      	movs	r2, #196	; 0xc4
 801858e:	4912      	ldr	r1, [pc, #72]	; (80185d8 <netbuf_data+0x90>)
 8018590:	480f      	ldr	r0, [pc, #60]	; (80185d0 <netbuf_data+0x88>)
 8018592:	f00b ffd1 	bl	8024538 <iprintf>
 8018596:	f06f 030f 	mvn.w	r3, #15
 801859a:	e011      	b.n	80185c0 <netbuf_data+0x78>

  if (buf->ptr == NULL) {
 801859c:	68fb      	ldr	r3, [r7, #12]
 801859e:	685b      	ldr	r3, [r3, #4]
 80185a0:	2b00      	cmp	r3, #0
 80185a2:	d102      	bne.n	80185aa <netbuf_data+0x62>
    return ERR_BUF;
 80185a4:	f06f 0301 	mvn.w	r3, #1
 80185a8:	e00a      	b.n	80185c0 <netbuf_data+0x78>
  }
  *dataptr = buf->ptr->payload;
 80185aa:	68fb      	ldr	r3, [r7, #12]
 80185ac:	685b      	ldr	r3, [r3, #4]
 80185ae:	685a      	ldr	r2, [r3, #4]
 80185b0:	68bb      	ldr	r3, [r7, #8]
 80185b2:	601a      	str	r2, [r3, #0]
  *len = buf->ptr->len;
 80185b4:	68fb      	ldr	r3, [r7, #12]
 80185b6:	685b      	ldr	r3, [r3, #4]
 80185b8:	895a      	ldrh	r2, [r3, #10]
 80185ba:	687b      	ldr	r3, [r7, #4]
 80185bc:	801a      	strh	r2, [r3, #0]
  return ERR_OK;
 80185be:	2300      	movs	r3, #0
}
 80185c0:	4618      	mov	r0, r3
 80185c2:	3710      	adds	r7, #16
 80185c4:	46bd      	mov	sp, r7
 80185c6:	bd80      	pop	{r7, pc}
 80185c8:	08025680 	.word	0x08025680
 80185cc:	08025788 	.word	0x08025788
 80185d0:	080256d0 	.word	0x080256d0
 80185d4:	080257a4 	.word	0x080257a4
 80185d8:	080257c4 	.word	0x080257c4

080185dc <tcpip_thread>:
 *
 * @param arg unused argument
 */
static void
tcpip_thread(void *arg)
{
 80185dc:	b580      	push	{r7, lr}
 80185de:	b084      	sub	sp, #16
 80185e0:	af00      	add	r7, sp, #0
 80185e2:	6078      	str	r0, [r7, #4]
  struct tcpip_msg *msg;
  LWIP_UNUSED_ARG(arg);

  if (tcpip_init_done != NULL) {
 80185e4:	4b29      	ldr	r3, [pc, #164]	; (801868c <tcpip_thread+0xb0>)
 80185e6:	681b      	ldr	r3, [r3, #0]
 80185e8:	2b00      	cmp	r3, #0
 80185ea:	d005      	beq.n	80185f8 <tcpip_thread+0x1c>
    tcpip_init_done(tcpip_init_done_arg);
 80185ec:	4b27      	ldr	r3, [pc, #156]	; (801868c <tcpip_thread+0xb0>)
 80185ee:	681b      	ldr	r3, [r3, #0]
 80185f0:	4a27      	ldr	r2, [pc, #156]	; (8018690 <tcpip_thread+0xb4>)
 80185f2:	6812      	ldr	r2, [r2, #0]
 80185f4:	4610      	mov	r0, r2
 80185f6:	4798      	blx	r3
  }

  LOCK_TCPIP_CORE();
 80185f8:	4826      	ldr	r0, [pc, #152]	; (8018694 <tcpip_thread+0xb8>)
 80185fa:	f00a f93b 	bl	8022874 <sys_mutex_lock>
  while (1) {                          /* MAIN Loop */
    UNLOCK_TCPIP_CORE();
 80185fe:	4825      	ldr	r0, [pc, #148]	; (8018694 <tcpip_thread+0xb8>)
 8018600:	f00a f947 	bl	8022892 <sys_mutex_unlock>
    LWIP_TCPIP_THREAD_ALIVE();
    /* wait for a message, timeouts are processed while waiting */
    TCPIP_MBOX_FETCH(&mbox, (void **)&msg);
 8018604:	f107 030c 	add.w	r3, r7, #12
 8018608:	4619      	mov	r1, r3
 801860a:	4823      	ldr	r0, [pc, #140]	; (8018698 <tcpip_thread+0xbc>)
 801860c:	f009 fc38 	bl	8021e80 <sys_timeouts_mbox_fetch>
    LOCK_TCPIP_CORE();
 8018610:	4820      	ldr	r0, [pc, #128]	; (8018694 <tcpip_thread+0xb8>)
 8018612:	f00a f92f 	bl	8022874 <sys_mutex_lock>
    if (msg == NULL) {
 8018616:	68fb      	ldr	r3, [r7, #12]
 8018618:	2b00      	cmp	r3, #0
 801861a:	d106      	bne.n	801862a <tcpip_thread+0x4e>
      LWIP_DEBUGF(TCPIP_DEBUG, ("tcpip_thread: invalid message: NULL\n"));
      LWIP_ASSERT("tcpip_thread: invalid message", 0);
 801861c:	4b1f      	ldr	r3, [pc, #124]	; (801869c <tcpip_thread+0xc0>)
 801861e:	2269      	movs	r2, #105	; 0x69
 8018620:	491f      	ldr	r1, [pc, #124]	; (80186a0 <tcpip_thread+0xc4>)
 8018622:	4820      	ldr	r0, [pc, #128]	; (80186a4 <tcpip_thread+0xc8>)
 8018624:	f00b ff88 	bl	8024538 <iprintf>
      continue;
 8018628:	e02f      	b.n	801868a <tcpip_thread+0xae>
    }
    switch (msg->type) {
 801862a:	68fb      	ldr	r3, [r7, #12]
 801862c:	781b      	ldrb	r3, [r3, #0]
 801862e:	2b03      	cmp	r3, #3
 8018630:	d011      	beq.n	8018656 <tcpip_thread+0x7a>
 8018632:	2b04      	cmp	r3, #4
 8018634:	d01b      	beq.n	801866e <tcpip_thread+0x92>
 8018636:	2b02      	cmp	r3, #2
 8018638:	d120      	bne.n	801867c <tcpip_thread+0xa0>
#endif /* !LWIP_TCPIP_CORE_LOCKING */

#if !LWIP_TCPIP_CORE_LOCKING_INPUT
    case TCPIP_MSG_INPKT:
      LWIP_DEBUGF(TCPIP_DEBUG, ("tcpip_thread: PACKET %p\n", (void *)msg));
      msg->msg.inp.input_fn(msg->msg.inp.p, msg->msg.inp.netif);
 801863a:	68fb      	ldr	r3, [r7, #12]
 801863c:	68db      	ldr	r3, [r3, #12]
 801863e:	68fa      	ldr	r2, [r7, #12]
 8018640:	6850      	ldr	r0, [r2, #4]
 8018642:	68fa      	ldr	r2, [r7, #12]
 8018644:	6892      	ldr	r2, [r2, #8]
 8018646:	4611      	mov	r1, r2
 8018648:	4798      	blx	r3
      memp_free(MEMP_TCPIP_MSG_INPKT, msg);
 801864a:	68fb      	ldr	r3, [r7, #12]
 801864c:	4619      	mov	r1, r3
 801864e:	2009      	movs	r0, #9
 8018650:	f003 f8b8 	bl	801b7c4 <memp_free>
      break;
 8018654:	e019      	b.n	801868a <tcpip_thread+0xae>
      break;
#endif /* LWIP_TCPIP_TIMEOUT && LWIP_TIMERS */

    case TCPIP_MSG_CALLBACK:
      LWIP_DEBUGF(TCPIP_DEBUG, ("tcpip_thread: CALLBACK %p\n", (void *)msg));
      msg->msg.cb.function(msg->msg.cb.ctx);
 8018656:	68fb      	ldr	r3, [r7, #12]
 8018658:	685b      	ldr	r3, [r3, #4]
 801865a:	68fa      	ldr	r2, [r7, #12]
 801865c:	6892      	ldr	r2, [r2, #8]
 801865e:	4610      	mov	r0, r2
 8018660:	4798      	blx	r3
      memp_free(MEMP_TCPIP_MSG_API, msg);
 8018662:	68fb      	ldr	r3, [r7, #12]
 8018664:	4619      	mov	r1, r3
 8018666:	2008      	movs	r0, #8
 8018668:	f003 f8ac 	bl	801b7c4 <memp_free>
      break;
 801866c:	e00d      	b.n	801868a <tcpip_thread+0xae>

    case TCPIP_MSG_CALLBACK_STATIC:
      LWIP_DEBUGF(TCPIP_DEBUG, ("tcpip_thread: CALLBACK_STATIC %p\n", (void *)msg));
      msg->msg.cb.function(msg->msg.cb.ctx);
 801866e:	68fb      	ldr	r3, [r7, #12]
 8018670:	685b      	ldr	r3, [r3, #4]
 8018672:	68fa      	ldr	r2, [r7, #12]
 8018674:	6892      	ldr	r2, [r2, #8]
 8018676:	4610      	mov	r0, r2
 8018678:	4798      	blx	r3
      break;
 801867a:	e006      	b.n	801868a <tcpip_thread+0xae>

    default:
      LWIP_DEBUGF(TCPIP_DEBUG, ("tcpip_thread: invalid message: %d\n", msg->type));
      LWIP_ASSERT("tcpip_thread: invalid message", 0);
 801867c:	4b07      	ldr	r3, [pc, #28]	; (801869c <tcpip_thread+0xc0>)
 801867e:	229b      	movs	r2, #155	; 0x9b
 8018680:	4907      	ldr	r1, [pc, #28]	; (80186a0 <tcpip_thread+0xc4>)
 8018682:	4808      	ldr	r0, [pc, #32]	; (80186a4 <tcpip_thread+0xc8>)
 8018684:	f00b ff58 	bl	8024538 <iprintf>
      break;
 8018688:	bf00      	nop
    UNLOCK_TCPIP_CORE();
 801868a:	e7b8      	b.n	80185fe <tcpip_thread+0x22>
 801868c:	20003f64 	.word	0x20003f64
 8018690:	20003f68 	.word	0x20003f68
 8018694:	20004474 	.word	0x20004474
 8018698:	20003f6c 	.word	0x20003f6c
 801869c:	08025818 	.word	0x08025818
 80186a0:	08025848 	.word	0x08025848
 80186a4:	08025868 	.word	0x08025868

080186a8 <tcpip_inpkt>:
 * @param inp the network interface on which the packet was received
 * @param input_fn input function to call
 */
err_t
tcpip_inpkt(struct pbuf *p, struct netif *inp, netif_input_fn input_fn)
{
 80186a8:	b580      	push	{r7, lr}
 80186aa:	b086      	sub	sp, #24
 80186ac:	af00      	add	r7, sp, #0
 80186ae:	60f8      	str	r0, [r7, #12]
 80186b0:	60b9      	str	r1, [r7, #8]
 80186b2:	607a      	str	r2, [r7, #4]
  UNLOCK_TCPIP_CORE();
  return ret;
#else /* LWIP_TCPIP_CORE_LOCKING_INPUT */
  struct tcpip_msg *msg;

  LWIP_ASSERT("Invalid mbox", sys_mbox_valid_val(mbox));
 80186b4:	481a      	ldr	r0, [pc, #104]	; (8018720 <tcpip_inpkt+0x78>)
 80186b6:	f00a f807 	bl	80226c8 <sys_mbox_valid>
 80186ba:	4603      	mov	r3, r0
 80186bc:	2b00      	cmp	r3, #0
 80186be:	d105      	bne.n	80186cc <tcpip_inpkt+0x24>
 80186c0:	4b18      	ldr	r3, [pc, #96]	; (8018724 <tcpip_inpkt+0x7c>)
 80186c2:	22b5      	movs	r2, #181	; 0xb5
 80186c4:	4918      	ldr	r1, [pc, #96]	; (8018728 <tcpip_inpkt+0x80>)
 80186c6:	4819      	ldr	r0, [pc, #100]	; (801872c <tcpip_inpkt+0x84>)
 80186c8:	f00b ff36 	bl	8024538 <iprintf>

  msg = (struct tcpip_msg *)memp_malloc(MEMP_TCPIP_MSG_INPKT);
 80186cc:	2009      	movs	r0, #9
 80186ce:	f003 f827 	bl	801b720 <memp_malloc>
 80186d2:	6178      	str	r0, [r7, #20]
  if (msg == NULL) {
 80186d4:	697b      	ldr	r3, [r7, #20]
 80186d6:	2b00      	cmp	r3, #0
 80186d8:	d102      	bne.n	80186e0 <tcpip_inpkt+0x38>
    return ERR_MEM;
 80186da:	f04f 33ff 	mov.w	r3, #4294967295
 80186de:	e01a      	b.n	8018716 <tcpip_inpkt+0x6e>
  }

  msg->type = TCPIP_MSG_INPKT;
 80186e0:	697b      	ldr	r3, [r7, #20]
 80186e2:	2202      	movs	r2, #2
 80186e4:	701a      	strb	r2, [r3, #0]
  msg->msg.inp.p = p;
 80186e6:	697b      	ldr	r3, [r7, #20]
 80186e8:	68fa      	ldr	r2, [r7, #12]
 80186ea:	605a      	str	r2, [r3, #4]
  msg->msg.inp.netif = inp;
 80186ec:	697b      	ldr	r3, [r7, #20]
 80186ee:	68ba      	ldr	r2, [r7, #8]
 80186f0:	609a      	str	r2, [r3, #8]
  msg->msg.inp.input_fn = input_fn;
 80186f2:	697b      	ldr	r3, [r7, #20]
 80186f4:	687a      	ldr	r2, [r7, #4]
 80186f6:	60da      	str	r2, [r3, #12]
  if (sys_mbox_trypost(&mbox, msg) != ERR_OK) {
 80186f8:	6979      	ldr	r1, [r7, #20]
 80186fa:	4809      	ldr	r0, [pc, #36]	; (8018720 <tcpip_inpkt+0x78>)
 80186fc:	f009 ff6f 	bl	80225de <sys_mbox_trypost>
 8018700:	4603      	mov	r3, r0
 8018702:	2b00      	cmp	r3, #0
 8018704:	d006      	beq.n	8018714 <tcpip_inpkt+0x6c>
    memp_free(MEMP_TCPIP_MSG_INPKT, msg);
 8018706:	6979      	ldr	r1, [r7, #20]
 8018708:	2009      	movs	r0, #9
 801870a:	f003 f85b 	bl	801b7c4 <memp_free>
    return ERR_MEM;
 801870e:	f04f 33ff 	mov.w	r3, #4294967295
 8018712:	e000      	b.n	8018716 <tcpip_inpkt+0x6e>
  }
  return ERR_OK;
 8018714:	2300      	movs	r3, #0
#endif /* LWIP_TCPIP_CORE_LOCKING_INPUT */
}
 8018716:	4618      	mov	r0, r3
 8018718:	3718      	adds	r7, #24
 801871a:	46bd      	mov	sp, r7
 801871c:	bd80      	pop	{r7, pc}
 801871e:	bf00      	nop
 8018720:	20003f6c 	.word	0x20003f6c
 8018724:	08025818 	.word	0x08025818
 8018728:	08025890 	.word	0x08025890
 801872c:	08025868 	.word	0x08025868

08018730 <tcpip_input>:
 *          NETIF_FLAG_ETHERNET flags)
 * @param inp the network interface on which the packet was received
 */
err_t
tcpip_input(struct pbuf *p, struct netif *inp)
{
 8018730:	b580      	push	{r7, lr}
 8018732:	b082      	sub	sp, #8
 8018734:	af00      	add	r7, sp, #0
 8018736:	6078      	str	r0, [r7, #4]
 8018738:	6039      	str	r1, [r7, #0]
#if LWIP_ETHERNET
  if (inp->flags & (NETIF_FLAG_ETHARP | NETIF_FLAG_ETHERNET)) {
 801873a:	683b      	ldr	r3, [r7, #0]
 801873c:	f893 302b 	ldrb.w	r3, [r3, #43]	; 0x2b
 8018740:	f003 0318 	and.w	r3, r3, #24
 8018744:	2b00      	cmp	r3, #0
 8018746:	d006      	beq.n	8018756 <tcpip_input+0x26>
    return tcpip_inpkt(p, inp, ethernet_input);
 8018748:	4a08      	ldr	r2, [pc, #32]	; (801876c <tcpip_input+0x3c>)
 801874a:	6839      	ldr	r1, [r7, #0]
 801874c:	6878      	ldr	r0, [r7, #4]
 801874e:	f7ff ffab 	bl	80186a8 <tcpip_inpkt>
 8018752:	4603      	mov	r3, r0
 8018754:	e005      	b.n	8018762 <tcpip_input+0x32>
  } else
#endif /* LWIP_ETHERNET */
  return tcpip_inpkt(p, inp, ip_input);
 8018756:	4a06      	ldr	r2, [pc, #24]	; (8018770 <tcpip_input+0x40>)
 8018758:	6839      	ldr	r1, [r7, #0]
 801875a:	6878      	ldr	r0, [r7, #4]
 801875c:	f7ff ffa4 	bl	80186a8 <tcpip_inpkt>
 8018760:	4603      	mov	r3, r0
}
 8018762:	4618      	mov	r0, r3
 8018764:	3708      	adds	r7, #8
 8018766:	46bd      	mov	sp, r7
 8018768:	bd80      	pop	{r7, pc}
 801876a:	bf00      	nop
 801876c:	080223a1 	.word	0x080223a1
 8018770:	08019bed 	.word	0x08019bed

08018774 <tcpip_callback_with_block>:
 * @param block 1 to block until the request is posted, 0 to non-blocking mode
 * @return ERR_OK if the function was called, another err_t if not
 */
err_t
tcpip_callback_with_block(tcpip_callback_fn function, void *ctx, u8_t block)
{
 8018774:	b580      	push	{r7, lr}
 8018776:	b086      	sub	sp, #24
 8018778:	af00      	add	r7, sp, #0
 801877a:	60f8      	str	r0, [r7, #12]
 801877c:	60b9      	str	r1, [r7, #8]
 801877e:	4613      	mov	r3, r2
 8018780:	71fb      	strb	r3, [r7, #7]
  struct tcpip_msg *msg;

  LWIP_ASSERT("Invalid mbox", sys_mbox_valid_val(mbox));
 8018782:	481d      	ldr	r0, [pc, #116]	; (80187f8 <tcpip_callback_with_block+0x84>)
 8018784:	f009 ffa0 	bl	80226c8 <sys_mbox_valid>
 8018788:	4603      	mov	r3, r0
 801878a:	2b00      	cmp	r3, #0
 801878c:	d105      	bne.n	801879a <tcpip_callback_with_block+0x26>
 801878e:	4b1b      	ldr	r3, [pc, #108]	; (80187fc <tcpip_callback_with_block+0x88>)
 8018790:	22ee      	movs	r2, #238	; 0xee
 8018792:	491b      	ldr	r1, [pc, #108]	; (8018800 <tcpip_callback_with_block+0x8c>)
 8018794:	481b      	ldr	r0, [pc, #108]	; (8018804 <tcpip_callback_with_block+0x90>)
 8018796:	f00b fecf 	bl	8024538 <iprintf>

  msg = (struct tcpip_msg *)memp_malloc(MEMP_TCPIP_MSG_API);
 801879a:	2008      	movs	r0, #8
 801879c:	f002 ffc0 	bl	801b720 <memp_malloc>
 80187a0:	6178      	str	r0, [r7, #20]
  if (msg == NULL) {
 80187a2:	697b      	ldr	r3, [r7, #20]
 80187a4:	2b00      	cmp	r3, #0
 80187a6:	d102      	bne.n	80187ae <tcpip_callback_with_block+0x3a>
    return ERR_MEM;
 80187a8:	f04f 33ff 	mov.w	r3, #4294967295
 80187ac:	e01f      	b.n	80187ee <tcpip_callback_with_block+0x7a>
  }

  msg->type = TCPIP_MSG_CALLBACK;
 80187ae:	697b      	ldr	r3, [r7, #20]
 80187b0:	2203      	movs	r2, #3
 80187b2:	701a      	strb	r2, [r3, #0]
  msg->msg.cb.function = function;
 80187b4:	697b      	ldr	r3, [r7, #20]
 80187b6:	68fa      	ldr	r2, [r7, #12]
 80187b8:	605a      	str	r2, [r3, #4]
  msg->msg.cb.ctx = ctx;
 80187ba:	697b      	ldr	r3, [r7, #20]
 80187bc:	68ba      	ldr	r2, [r7, #8]
 80187be:	609a      	str	r2, [r3, #8]
  if (block) {
 80187c0:	79fb      	ldrb	r3, [r7, #7]
 80187c2:	2b00      	cmp	r3, #0
 80187c4:	d004      	beq.n	80187d0 <tcpip_callback_with_block+0x5c>
    sys_mbox_post(&mbox, msg);
 80187c6:	6979      	ldr	r1, [r7, #20]
 80187c8:	480b      	ldr	r0, [pc, #44]	; (80187f8 <tcpip_callback_with_block+0x84>)
 80187ca:	f009 fef3 	bl	80225b4 <sys_mbox_post>
 80187ce:	e00d      	b.n	80187ec <tcpip_callback_with_block+0x78>
  } else {
    if (sys_mbox_trypost(&mbox, msg) != ERR_OK) {
 80187d0:	6979      	ldr	r1, [r7, #20]
 80187d2:	4809      	ldr	r0, [pc, #36]	; (80187f8 <tcpip_callback_with_block+0x84>)
 80187d4:	f009 ff03 	bl	80225de <sys_mbox_trypost>
 80187d8:	4603      	mov	r3, r0
 80187da:	2b00      	cmp	r3, #0
 80187dc:	d006      	beq.n	80187ec <tcpip_callback_with_block+0x78>
      memp_free(MEMP_TCPIP_MSG_API, msg);
 80187de:	6979      	ldr	r1, [r7, #20]
 80187e0:	2008      	movs	r0, #8
 80187e2:	f002 ffef 	bl	801b7c4 <memp_free>
      return ERR_MEM;
 80187e6:	f04f 33ff 	mov.w	r3, #4294967295
 80187ea:	e000      	b.n	80187ee <tcpip_callback_with_block+0x7a>
    }
  }
  return ERR_OK;
 80187ec:	2300      	movs	r3, #0
}
 80187ee:	4618      	mov	r0, r3
 80187f0:	3718      	adds	r7, #24
 80187f2:	46bd      	mov	sp, r7
 80187f4:	bd80      	pop	{r7, pc}
 80187f6:	bf00      	nop
 80187f8:	20003f6c 	.word	0x20003f6c
 80187fc:	08025818 	.word	0x08025818
 8018800:	08025890 	.word	0x08025890
 8018804:	08025868 	.word	0x08025868

08018808 <tcpip_send_msg_wait_sem>:
 * @param sem semaphore to wait on
 * @return ERR_OK if the function was called, another err_t if not
 */
err_t
tcpip_send_msg_wait_sem(tcpip_callback_fn fn, void *apimsg, sys_sem_t* sem)
{
 8018808:	b580      	push	{r7, lr}
 801880a:	b084      	sub	sp, #16
 801880c:	af00      	add	r7, sp, #0
 801880e:	60f8      	str	r0, [r7, #12]
 8018810:	60b9      	str	r1, [r7, #8]
 8018812:	607a      	str	r2, [r7, #4]
#if LWIP_TCPIP_CORE_LOCKING
  LWIP_UNUSED_ARG(sem);
  LOCK_TCPIP_CORE();
 8018814:	4806      	ldr	r0, [pc, #24]	; (8018830 <tcpip_send_msg_wait_sem+0x28>)
 8018816:	f00a f82d 	bl	8022874 <sys_mutex_lock>
  fn(apimsg);
 801881a:	68fb      	ldr	r3, [r7, #12]
 801881c:	68b8      	ldr	r0, [r7, #8]
 801881e:	4798      	blx	r3
  UNLOCK_TCPIP_CORE();
 8018820:	4803      	ldr	r0, [pc, #12]	; (8018830 <tcpip_send_msg_wait_sem+0x28>)
 8018822:	f00a f836 	bl	8022892 <sys_mutex_unlock>
  return ERR_OK;
 8018826:	2300      	movs	r3, #0
  sys_mbox_post(&mbox, &TCPIP_MSG_VAR_REF(msg));
  sys_arch_sem_wait(sem, 0);
  TCPIP_MSG_VAR_FREE(msg);
  return ERR_OK;
#endif /* LWIP_TCPIP_CORE_LOCKING */
}
 8018828:	4618      	mov	r0, r3
 801882a:	3710      	adds	r7, #16
 801882c:	46bd      	mov	sp, r7
 801882e:	bd80      	pop	{r7, pc}
 8018830:	20004474 	.word	0x20004474

08018834 <tcpip_init>:
 * @param initfunc a function to call when tcpip_thread is running and finished initializing
 * @param arg argument to pass to initfunc
 */
void
tcpip_init(tcpip_init_done_fn initfunc, void *arg)
{
 8018834:	b580      	push	{r7, lr}
 8018836:	b084      	sub	sp, #16
 8018838:	af02      	add	r7, sp, #8
 801883a:	6078      	str	r0, [r7, #4]
 801883c:	6039      	str	r1, [r7, #0]
  lwip_init();
 801883e:	f000 f8b2 	bl	80189a6 <lwip_init>

  tcpip_init_done = initfunc;
 8018842:	4a17      	ldr	r2, [pc, #92]	; (80188a0 <tcpip_init+0x6c>)
 8018844:	687b      	ldr	r3, [r7, #4]
 8018846:	6013      	str	r3, [r2, #0]
  tcpip_init_done_arg = arg;
 8018848:	4a16      	ldr	r2, [pc, #88]	; (80188a4 <tcpip_init+0x70>)
 801884a:	683b      	ldr	r3, [r7, #0]
 801884c:	6013      	str	r3, [r2, #0]
  if (sys_mbox_new(&mbox, TCPIP_MBOX_SIZE) != ERR_OK) {
 801884e:	2106      	movs	r1, #6
 8018850:	4815      	ldr	r0, [pc, #84]	; (80188a8 <tcpip_init+0x74>)
 8018852:	f009 fe7f 	bl	8022554 <sys_mbox_new>
 8018856:	4603      	mov	r3, r0
 8018858:	2b00      	cmp	r3, #0
 801885a:	d006      	beq.n	801886a <tcpip_init+0x36>
    LWIP_ASSERT("failed to create tcpip_thread mbox", 0);
 801885c:	4b13      	ldr	r3, [pc, #76]	; (80188ac <tcpip_init+0x78>)
 801885e:	f240 12d5 	movw	r2, #469	; 0x1d5
 8018862:	4913      	ldr	r1, [pc, #76]	; (80188b0 <tcpip_init+0x7c>)
 8018864:	4813      	ldr	r0, [pc, #76]	; (80188b4 <tcpip_init+0x80>)
 8018866:	f00b fe67 	bl	8024538 <iprintf>
  }
#if LWIP_TCPIP_CORE_LOCKING
  if (sys_mutex_new(&lock_tcpip_core) != ERR_OK) {
 801886a:	4813      	ldr	r0, [pc, #76]	; (80188b8 <tcpip_init+0x84>)
 801886c:	f009 ffe8 	bl	8022840 <sys_mutex_new>
 8018870:	4603      	mov	r3, r0
 8018872:	2b00      	cmp	r3, #0
 8018874:	d006      	beq.n	8018884 <tcpip_init+0x50>
    LWIP_ASSERT("failed to create lock_tcpip_core", 0);
 8018876:	4b0d      	ldr	r3, [pc, #52]	; (80188ac <tcpip_init+0x78>)
 8018878:	f240 12d9 	movw	r2, #473	; 0x1d9
 801887c:	490f      	ldr	r1, [pc, #60]	; (80188bc <tcpip_init+0x88>)
 801887e:	480d      	ldr	r0, [pc, #52]	; (80188b4 <tcpip_init+0x80>)
 8018880:	f00b fe5a 	bl	8024538 <iprintf>
  }
#endif /* LWIP_TCPIP_CORE_LOCKING */

  sys_thread_new(TCPIP_THREAD_NAME, tcpip_thread, NULL, TCPIP_THREAD_STACKSIZE, TCPIP_THREAD_PRIO);
 8018884:	2303      	movs	r3, #3
 8018886:	9300      	str	r3, [sp, #0]
 8018888:	f44f 6300 	mov.w	r3, #2048	; 0x800
 801888c:	2200      	movs	r2, #0
 801888e:	490c      	ldr	r1, [pc, #48]	; (80188c0 <tcpip_init+0x8c>)
 8018890:	480c      	ldr	r0, [pc, #48]	; (80188c4 <tcpip_init+0x90>)
 8018892:	f00a f80b 	bl	80228ac <sys_thread_new>
}
 8018896:	bf00      	nop
 8018898:	3708      	adds	r7, #8
 801889a:	46bd      	mov	sp, r7
 801889c:	bd80      	pop	{r7, pc}
 801889e:	bf00      	nop
 80188a0:	20003f64 	.word	0x20003f64
 80188a4:	20003f68 	.word	0x20003f68
 80188a8:	20003f6c 	.word	0x20003f6c
 80188ac:	08025818 	.word	0x08025818
 80188b0:	080258a0 	.word	0x080258a0
 80188b4:	08025868 	.word	0x08025868
 80188b8:	20004474 	.word	0x20004474
 80188bc:	080258c4 	.word	0x080258c4
 80188c0:	080185dd 	.word	0x080185dd
 80188c4:	080258e8 	.word	0x080258e8

080188c8 <fs_open>:
#endif /* LWIP_HTTPD_CUSTOM_FILES */

/*-----------------------------------------------------------------------------------*/
err_t
fs_open(struct fs_file *file, const char *name)
{
 80188c8:	b580      	push	{r7, lr}
 80188ca:	b084      	sub	sp, #16
 80188cc:	af00      	add	r7, sp, #0
 80188ce:	6078      	str	r0, [r7, #4]
 80188d0:	6039      	str	r1, [r7, #0]
  const struct fsdata_file *f;

  if ((file == NULL) || (name == NULL)) {
 80188d2:	687b      	ldr	r3, [r7, #4]
 80188d4:	2b00      	cmp	r3, #0
 80188d6:	d002      	beq.n	80188de <fs_open+0x16>
 80188d8:	683b      	ldr	r3, [r7, #0]
 80188da:	2b00      	cmp	r3, #0
 80188dc:	d102      	bne.n	80188e4 <fs_open+0x1c>
     return ERR_ARG;
 80188de:	f06f 030f 	mvn.w	r3, #15
 80188e2:	e028      	b.n	8018936 <fs_open+0x6e>
    return ERR_OK;
  }
  file->is_custom_file = 0;
#endif /* LWIP_HTTPD_CUSTOM_FILES */

  for (f = FS_ROOT; f != NULL; f = f->next) {
 80188e4:	4b16      	ldr	r3, [pc, #88]	; (8018940 <fs_open+0x78>)
 80188e6:	60fb      	str	r3, [r7, #12]
 80188e8:	e020      	b.n	801892c <fs_open+0x64>
    if (!strcmp(name, (const char *)f->name)) {
 80188ea:	68fb      	ldr	r3, [r7, #12]
 80188ec:	685b      	ldr	r3, [r3, #4]
 80188ee:	4619      	mov	r1, r3
 80188f0:	6838      	ldr	r0, [r7, #0]
 80188f2:	f7f7 fba5 	bl	8010040 <strcmp>
 80188f6:	4603      	mov	r3, r0
 80188f8:	2b00      	cmp	r3, #0
 80188fa:	d114      	bne.n	8018926 <fs_open+0x5e>
      file->data = (const char *)f->data;
 80188fc:	68fb      	ldr	r3, [r7, #12]
 80188fe:	689a      	ldr	r2, [r3, #8]
 8018900:	687b      	ldr	r3, [r7, #4]
 8018902:	601a      	str	r2, [r3, #0]
      file->len = f->len;
 8018904:	68fb      	ldr	r3, [r7, #12]
 8018906:	68da      	ldr	r2, [r3, #12]
 8018908:	687b      	ldr	r3, [r7, #4]
 801890a:	605a      	str	r2, [r3, #4]
      file->index = f->len;
 801890c:	68fb      	ldr	r3, [r7, #12]
 801890e:	68da      	ldr	r2, [r3, #12]
 8018910:	687b      	ldr	r3, [r7, #4]
 8018912:	609a      	str	r2, [r3, #8]
      file->pextension = NULL;
 8018914:	687b      	ldr	r3, [r7, #4]
 8018916:	2200      	movs	r2, #0
 8018918:	60da      	str	r2, [r3, #12]
      file->flags = f->flags;
 801891a:	68fb      	ldr	r3, [r7, #12]
 801891c:	7c1a      	ldrb	r2, [r3, #16]
 801891e:	687b      	ldr	r3, [r7, #4]
 8018920:	741a      	strb	r2, [r3, #16]
      file->chksum = f->chksum;
#endif /* HTTPD_PRECALCULATED_CHECKSUM */
#if LWIP_HTTPD_FILE_STATE
      file->state = fs_state_init(file, name);
#endif /* #if LWIP_HTTPD_FILE_STATE */
      return ERR_OK;
 8018922:	2300      	movs	r3, #0
 8018924:	e007      	b.n	8018936 <fs_open+0x6e>
  for (f = FS_ROOT; f != NULL; f = f->next) {
 8018926:	68fb      	ldr	r3, [r7, #12]
 8018928:	681b      	ldr	r3, [r3, #0]
 801892a:	60fb      	str	r3, [r7, #12]
 801892c:	68fb      	ldr	r3, [r7, #12]
 801892e:	2b00      	cmp	r3, #0
 8018930:	d1db      	bne.n	80188ea <fs_open+0x22>
    }
  }
  /* file not found */
  return ERR_VAL;
 8018932:	f06f 0305 	mvn.w	r3, #5
}
 8018936:	4618      	mov	r0, r3
 8018938:	3710      	adds	r7, #16
 801893a:	46bd      	mov	sp, r7
 801893c:	bd80      	pop	{r7, pc}
 801893e:	bf00      	nop
 8018940:	08029aec 	.word	0x08029aec

08018944 <fs_close>:

/*-----------------------------------------------------------------------------------*/
void
fs_close(struct fs_file *file)
{
 8018944:	b480      	push	{r7}
 8018946:	b083      	sub	sp, #12
 8018948:	af00      	add	r7, sp, #0
 801894a:	6078      	str	r0, [r7, #4]
#endif /* LWIP_HTTPD_CUSTOM_FILES */
#if LWIP_HTTPD_FILE_STATE
  fs_state_free(file, file->state);
#endif /* #if LWIP_HTTPD_FILE_STATE */
  LWIP_UNUSED_ARG(file);
}
 801894c:	bf00      	nop
 801894e:	370c      	adds	r7, #12
 8018950:	46bd      	mov	sp, r7
 8018952:	f85d 7b04 	ldr.w	r7, [sp], #4
 8018956:	4770      	bx	lr

08018958 <lwip_htons>:
 * @param n u16_t in host byte order
 * @return n in network byte order
 */
u16_t
lwip_htons(u16_t n)
{
 8018958:	b480      	push	{r7}
 801895a:	b083      	sub	sp, #12
 801895c:	af00      	add	r7, sp, #0
 801895e:	4603      	mov	r3, r0
 8018960:	80fb      	strh	r3, [r7, #6]
  return (u16_t)PP_HTONS(n);
 8018962:	88fb      	ldrh	r3, [r7, #6]
 8018964:	ba5b      	rev16	r3, r3
 8018966:	b29b      	uxth	r3, r3
}
 8018968:	4618      	mov	r0, r3
 801896a:	370c      	adds	r7, #12
 801896c:	46bd      	mov	sp, r7
 801896e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8018972:	4770      	bx	lr

08018974 <lwip_htonl>:
 * @param n u32_t in host byte order
 * @return n in network byte order
 */
u32_t
lwip_htonl(u32_t n)
{
 8018974:	b480      	push	{r7}
 8018976:	b083      	sub	sp, #12
 8018978:	af00      	add	r7, sp, #0
 801897a:	6078      	str	r0, [r7, #4]
  return (u32_t)PP_HTONL(n);
 801897c:	687b      	ldr	r3, [r7, #4]
 801897e:	061a      	lsls	r2, r3, #24
 8018980:	687b      	ldr	r3, [r7, #4]
 8018982:	021b      	lsls	r3, r3, #8
 8018984:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 8018988:	431a      	orrs	r2, r3
 801898a:	687b      	ldr	r3, [r7, #4]
 801898c:	0a1b      	lsrs	r3, r3, #8
 801898e:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
 8018992:	431a      	orrs	r2, r3
 8018994:	687b      	ldr	r3, [r7, #4]
 8018996:	0e1b      	lsrs	r3, r3, #24
 8018998:	4313      	orrs	r3, r2
}
 801899a:	4618      	mov	r0, r3
 801899c:	370c      	adds	r7, #12
 801899e:	46bd      	mov	sp, r7
 80189a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80189a4:	4770      	bx	lr

080189a6 <lwip_init>:
 * Initialize all modules.
 * Use this in NO_SYS mode. Use tcpip_init() otherwise.
 */
void
lwip_init(void)
{
 80189a6:	b580      	push	{r7, lr}
 80189a8:	b082      	sub	sp, #8
 80189aa:	af00      	add	r7, sp, #0
#ifndef LWIP_SKIP_CONST_CHECK
  int a = 0;
 80189ac:	2300      	movs	r3, #0
 80189ae:	607b      	str	r3, [r7, #4]
#endif

  /* Modules initialization */
  stats_init();
#if !NO_SYS
  sys_init();
 80189b0:	f009 ff38 	bl	8022824 <sys_init>
#endif /* !NO_SYS */
  mem_init();
 80189b4:	f002 fb9c 	bl	801b0f0 <mem_init>
  memp_init();
 80189b8:	f002 fe66 	bl	801b688 <memp_init>
  pbuf_init();
  netif_init();
 80189bc:	f002 ff2c 	bl	801b818 <netif_init>
#endif /* LWIP_IPV4 */
#if LWIP_RAW
  raw_init();
#endif /* LWIP_RAW */
#if LWIP_UDP
  udp_init();
 80189c0:	f009 fa84 	bl	8021ecc <udp_init>
#endif /* LWIP_UDP */
#if LWIP_TCP
  tcp_init();
 80189c4:	f003 fece 	bl	801c764 <tcp_init>
#if PPP_SUPPORT
  ppp_init();
#endif
 
#if LWIP_TIMERS
  sys_timeouts_init();
 80189c8:	f009 f916 	bl	8021bf8 <sys_timeouts_init>
#endif /* LWIP_TIMERS */
}
 80189cc:	bf00      	nop
 80189ce:	3708      	adds	r7, #8
 80189d0:	46bd      	mov	sp, r7
 80189d2:	bd80      	pop	{r7, pc}

080189d4 <etharp_free_entry>:
#endif /* ARP_QUEUEING */

/** Clean up ARP table entries */
static void
etharp_free_entry(int i)
{
 80189d4:	b580      	push	{r7, lr}
 80189d6:	b082      	sub	sp, #8
 80189d8:	af00      	add	r7, sp, #0
 80189da:	6078      	str	r0, [r7, #4]
  /* remove from SNMP ARP index tree */
  mib2_remove_arp_entry(arp_table[i].netif, &arp_table[i].ipaddr);
  /* and empty packet queue */
  if (arp_table[i].q != NULL) {
 80189dc:	4915      	ldr	r1, [pc, #84]	; (8018a34 <etharp_free_entry+0x60>)
 80189de:	687a      	ldr	r2, [r7, #4]
 80189e0:	4613      	mov	r3, r2
 80189e2:	005b      	lsls	r3, r3, #1
 80189e4:	4413      	add	r3, r2
 80189e6:	00db      	lsls	r3, r3, #3
 80189e8:	440b      	add	r3, r1
 80189ea:	681b      	ldr	r3, [r3, #0]
 80189ec:	2b00      	cmp	r3, #0
 80189ee:	d013      	beq.n	8018a18 <etharp_free_entry+0x44>
    /* remove all queued packets */
    LWIP_DEBUGF(ETHARP_DEBUG, ("etharp_free_entry: freeing entry %"U16_F", packet queue %p.\n", (u16_t)i, (void *)(arp_table[i].q)));
    free_etharp_q(arp_table[i].q);
 80189f0:	4910      	ldr	r1, [pc, #64]	; (8018a34 <etharp_free_entry+0x60>)
 80189f2:	687a      	ldr	r2, [r7, #4]
 80189f4:	4613      	mov	r3, r2
 80189f6:	005b      	lsls	r3, r3, #1
 80189f8:	4413      	add	r3, r2
 80189fa:	00db      	lsls	r3, r3, #3
 80189fc:	440b      	add	r3, r1
 80189fe:	681b      	ldr	r3, [r3, #0]
 8018a00:	4618      	mov	r0, r3
 8018a02:	f003 fc39 	bl	801c278 <pbuf_free>
    arp_table[i].q = NULL;
 8018a06:	490b      	ldr	r1, [pc, #44]	; (8018a34 <etharp_free_entry+0x60>)
 8018a08:	687a      	ldr	r2, [r7, #4]
 8018a0a:	4613      	mov	r3, r2
 8018a0c:	005b      	lsls	r3, r3, #1
 8018a0e:	4413      	add	r3, r2
 8018a10:	00db      	lsls	r3, r3, #3
 8018a12:	440b      	add	r3, r1
 8018a14:	2200      	movs	r2, #0
 8018a16:	601a      	str	r2, [r3, #0]
  }
  /* recycle entry for re-use */
  arp_table[i].state = ETHARP_STATE_EMPTY;
 8018a18:	4906      	ldr	r1, [pc, #24]	; (8018a34 <etharp_free_entry+0x60>)
 8018a1a:	687a      	ldr	r2, [r7, #4]
 8018a1c:	4613      	mov	r3, r2
 8018a1e:	005b      	lsls	r3, r3, #1
 8018a20:	4413      	add	r3, r2
 8018a22:	00db      	lsls	r3, r3, #3
 8018a24:	440b      	add	r3, r1
 8018a26:	3314      	adds	r3, #20
 8018a28:	2200      	movs	r2, #0
 8018a2a:	701a      	strb	r2, [r3, #0]
  arp_table[i].ctime = 0;
  arp_table[i].netif = NULL;
  ip4_addr_set_zero(&arp_table[i].ipaddr);
  arp_table[i].ethaddr = ethzero;
#endif /* LWIP_DEBUG */
}
 8018a2c:	bf00      	nop
 8018a2e:	3708      	adds	r7, #8
 8018a30:	46bd      	mov	sp, r7
 8018a32:	bd80      	pop	{r7, pc}
 8018a34:	20003f70 	.word	0x20003f70

08018a38 <etharp_tmr>:
 * This function should be called every ARP_TMR_INTERVAL milliseconds (1 second),
 * in order to expire entries in the ARP table.
 */
void
etharp_tmr(void)
{
 8018a38:	b580      	push	{r7, lr}
 8018a3a:	b082      	sub	sp, #8
 8018a3c:	af00      	add	r7, sp, #0
  u8_t i;

  LWIP_DEBUGF(ETHARP_DEBUG, ("etharp_timer\n"));
  /* remove expired entries from the ARP table */
  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 8018a3e:	2300      	movs	r3, #0
 8018a40:	71fb      	strb	r3, [r7, #7]
 8018a42:	e096      	b.n	8018b72 <etharp_tmr+0x13a>
    u8_t state = arp_table[i].state;
 8018a44:	79fa      	ldrb	r2, [r7, #7]
 8018a46:	494f      	ldr	r1, [pc, #316]	; (8018b84 <etharp_tmr+0x14c>)
 8018a48:	4613      	mov	r3, r2
 8018a4a:	005b      	lsls	r3, r3, #1
 8018a4c:	4413      	add	r3, r2
 8018a4e:	00db      	lsls	r3, r3, #3
 8018a50:	440b      	add	r3, r1
 8018a52:	3314      	adds	r3, #20
 8018a54:	781b      	ldrb	r3, [r3, #0]
 8018a56:	71bb      	strb	r3, [r7, #6]
    if (state != ETHARP_STATE_EMPTY
 8018a58:	79bb      	ldrb	r3, [r7, #6]
 8018a5a:	2b00      	cmp	r3, #0
 8018a5c:	f000 8086 	beq.w	8018b6c <etharp_tmr+0x134>
#if ETHARP_SUPPORT_STATIC_ENTRIES
      && (state != ETHARP_STATE_STATIC)
#endif /* ETHARP_SUPPORT_STATIC_ENTRIES */
      ) {
      arp_table[i].ctime++;
 8018a60:	79fa      	ldrb	r2, [r7, #7]
 8018a62:	4948      	ldr	r1, [pc, #288]	; (8018b84 <etharp_tmr+0x14c>)
 8018a64:	4613      	mov	r3, r2
 8018a66:	005b      	lsls	r3, r3, #1
 8018a68:	4413      	add	r3, r2
 8018a6a:	00db      	lsls	r3, r3, #3
 8018a6c:	440b      	add	r3, r1
 8018a6e:	3312      	adds	r3, #18
 8018a70:	881b      	ldrh	r3, [r3, #0]
 8018a72:	3301      	adds	r3, #1
 8018a74:	b298      	uxth	r0, r3
 8018a76:	4943      	ldr	r1, [pc, #268]	; (8018b84 <etharp_tmr+0x14c>)
 8018a78:	4613      	mov	r3, r2
 8018a7a:	005b      	lsls	r3, r3, #1
 8018a7c:	4413      	add	r3, r2
 8018a7e:	00db      	lsls	r3, r3, #3
 8018a80:	440b      	add	r3, r1
 8018a82:	3312      	adds	r3, #18
 8018a84:	4602      	mov	r2, r0
 8018a86:	801a      	strh	r2, [r3, #0]
      if ((arp_table[i].ctime >= ARP_MAXAGE) ||
 8018a88:	79fa      	ldrb	r2, [r7, #7]
 8018a8a:	493e      	ldr	r1, [pc, #248]	; (8018b84 <etharp_tmr+0x14c>)
 8018a8c:	4613      	mov	r3, r2
 8018a8e:	005b      	lsls	r3, r3, #1
 8018a90:	4413      	add	r3, r2
 8018a92:	00db      	lsls	r3, r3, #3
 8018a94:	440b      	add	r3, r1
 8018a96:	3312      	adds	r3, #18
 8018a98:	881b      	ldrh	r3, [r3, #0]
 8018a9a:	f5b3 7f96 	cmp.w	r3, #300	; 0x12c
 8018a9e:	d215      	bcs.n	8018acc <etharp_tmr+0x94>
          ((arp_table[i].state == ETHARP_STATE_PENDING)  &&
 8018aa0:	79fa      	ldrb	r2, [r7, #7]
 8018aa2:	4938      	ldr	r1, [pc, #224]	; (8018b84 <etharp_tmr+0x14c>)
 8018aa4:	4613      	mov	r3, r2
 8018aa6:	005b      	lsls	r3, r3, #1
 8018aa8:	4413      	add	r3, r2
 8018aaa:	00db      	lsls	r3, r3, #3
 8018aac:	440b      	add	r3, r1
 8018aae:	3314      	adds	r3, #20
 8018ab0:	781b      	ldrb	r3, [r3, #0]
      if ((arp_table[i].ctime >= ARP_MAXAGE) ||
 8018ab2:	2b01      	cmp	r3, #1
 8018ab4:	d10f      	bne.n	8018ad6 <etharp_tmr+0x9e>
           (arp_table[i].ctime >= ARP_MAXPENDING))) {
 8018ab6:	79fa      	ldrb	r2, [r7, #7]
 8018ab8:	4932      	ldr	r1, [pc, #200]	; (8018b84 <etharp_tmr+0x14c>)
 8018aba:	4613      	mov	r3, r2
 8018abc:	005b      	lsls	r3, r3, #1
 8018abe:	4413      	add	r3, r2
 8018ac0:	00db      	lsls	r3, r3, #3
 8018ac2:	440b      	add	r3, r1
 8018ac4:	3312      	adds	r3, #18
 8018ac6:	881b      	ldrh	r3, [r3, #0]
          ((arp_table[i].state == ETHARP_STATE_PENDING)  &&
 8018ac8:	2b04      	cmp	r3, #4
 8018aca:	d904      	bls.n	8018ad6 <etharp_tmr+0x9e>
        /* pending or stable entry has become old! */
        LWIP_DEBUGF(ETHARP_DEBUG, ("etharp_timer: expired %s entry %"U16_F".\n",
             arp_table[i].state >= ETHARP_STATE_STABLE ? "stable" : "pending", (u16_t)i));
        /* clean up entries that have just been expired */
        etharp_free_entry(i);
 8018acc:	79fb      	ldrb	r3, [r7, #7]
 8018ace:	4618      	mov	r0, r3
 8018ad0:	f7ff ff80 	bl	80189d4 <etharp_free_entry>
 8018ad4:	e04a      	b.n	8018b6c <etharp_tmr+0x134>
      } else if (arp_table[i].state == ETHARP_STATE_STABLE_REREQUESTING_1) {
 8018ad6:	79fa      	ldrb	r2, [r7, #7]
 8018ad8:	492a      	ldr	r1, [pc, #168]	; (8018b84 <etharp_tmr+0x14c>)
 8018ada:	4613      	mov	r3, r2
 8018adc:	005b      	lsls	r3, r3, #1
 8018ade:	4413      	add	r3, r2
 8018ae0:	00db      	lsls	r3, r3, #3
 8018ae2:	440b      	add	r3, r1
 8018ae4:	3314      	adds	r3, #20
 8018ae6:	781b      	ldrb	r3, [r3, #0]
 8018ae8:	2b03      	cmp	r3, #3
 8018aea:	d10a      	bne.n	8018b02 <etharp_tmr+0xca>
        /* Don't send more than one request every 2 seconds. */
        arp_table[i].state = ETHARP_STATE_STABLE_REREQUESTING_2;
 8018aec:	79fa      	ldrb	r2, [r7, #7]
 8018aee:	4925      	ldr	r1, [pc, #148]	; (8018b84 <etharp_tmr+0x14c>)
 8018af0:	4613      	mov	r3, r2
 8018af2:	005b      	lsls	r3, r3, #1
 8018af4:	4413      	add	r3, r2
 8018af6:	00db      	lsls	r3, r3, #3
 8018af8:	440b      	add	r3, r1
 8018afa:	3314      	adds	r3, #20
 8018afc:	2204      	movs	r2, #4
 8018afe:	701a      	strb	r2, [r3, #0]
 8018b00:	e034      	b.n	8018b6c <etharp_tmr+0x134>
      } else if (arp_table[i].state == ETHARP_STATE_STABLE_REREQUESTING_2) {
 8018b02:	79fa      	ldrb	r2, [r7, #7]
 8018b04:	491f      	ldr	r1, [pc, #124]	; (8018b84 <etharp_tmr+0x14c>)
 8018b06:	4613      	mov	r3, r2
 8018b08:	005b      	lsls	r3, r3, #1
 8018b0a:	4413      	add	r3, r2
 8018b0c:	00db      	lsls	r3, r3, #3
 8018b0e:	440b      	add	r3, r1
 8018b10:	3314      	adds	r3, #20
 8018b12:	781b      	ldrb	r3, [r3, #0]
 8018b14:	2b04      	cmp	r3, #4
 8018b16:	d10a      	bne.n	8018b2e <etharp_tmr+0xf6>
        /* Reset state to stable, so that the next transmitted packet will
           re-send an ARP request. */
        arp_table[i].state = ETHARP_STATE_STABLE;
 8018b18:	79fa      	ldrb	r2, [r7, #7]
 8018b1a:	491a      	ldr	r1, [pc, #104]	; (8018b84 <etharp_tmr+0x14c>)
 8018b1c:	4613      	mov	r3, r2
 8018b1e:	005b      	lsls	r3, r3, #1
 8018b20:	4413      	add	r3, r2
 8018b22:	00db      	lsls	r3, r3, #3
 8018b24:	440b      	add	r3, r1
 8018b26:	3314      	adds	r3, #20
 8018b28:	2202      	movs	r2, #2
 8018b2a:	701a      	strb	r2, [r3, #0]
 8018b2c:	e01e      	b.n	8018b6c <etharp_tmr+0x134>
      } else if (arp_table[i].state == ETHARP_STATE_PENDING) {
 8018b2e:	79fa      	ldrb	r2, [r7, #7]
 8018b30:	4914      	ldr	r1, [pc, #80]	; (8018b84 <etharp_tmr+0x14c>)
 8018b32:	4613      	mov	r3, r2
 8018b34:	005b      	lsls	r3, r3, #1
 8018b36:	4413      	add	r3, r2
 8018b38:	00db      	lsls	r3, r3, #3
 8018b3a:	440b      	add	r3, r1
 8018b3c:	3314      	adds	r3, #20
 8018b3e:	781b      	ldrb	r3, [r3, #0]
 8018b40:	2b01      	cmp	r3, #1
 8018b42:	d113      	bne.n	8018b6c <etharp_tmr+0x134>
        /* still pending, resend an ARP query */
        etharp_request(arp_table[i].netif, &arp_table[i].ipaddr);
 8018b44:	79fa      	ldrb	r2, [r7, #7]
 8018b46:	490f      	ldr	r1, [pc, #60]	; (8018b84 <etharp_tmr+0x14c>)
 8018b48:	4613      	mov	r3, r2
 8018b4a:	005b      	lsls	r3, r3, #1
 8018b4c:	4413      	add	r3, r2
 8018b4e:	00db      	lsls	r3, r3, #3
 8018b50:	440b      	add	r3, r1
 8018b52:	3308      	adds	r3, #8
 8018b54:	6818      	ldr	r0, [r3, #0]
 8018b56:	79fa      	ldrb	r2, [r7, #7]
 8018b58:	4613      	mov	r3, r2
 8018b5a:	005b      	lsls	r3, r3, #1
 8018b5c:	4413      	add	r3, r2
 8018b5e:	00db      	lsls	r3, r3, #3
 8018b60:	4a08      	ldr	r2, [pc, #32]	; (8018b84 <etharp_tmr+0x14c>)
 8018b62:	4413      	add	r3, r2
 8018b64:	3304      	adds	r3, #4
 8018b66:	4619      	mov	r1, r3
 8018b68:	f000 fe38 	bl	80197dc <etharp_request>
  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 8018b6c:	79fb      	ldrb	r3, [r7, #7]
 8018b6e:	3301      	adds	r3, #1
 8018b70:	71fb      	strb	r3, [r7, #7]
 8018b72:	79fb      	ldrb	r3, [r7, #7]
 8018b74:	2b09      	cmp	r3, #9
 8018b76:	f67f af65 	bls.w	8018a44 <etharp_tmr+0xc>
      }
    }
  }
}
 8018b7a:	bf00      	nop
 8018b7c:	3708      	adds	r7, #8
 8018b7e:	46bd      	mov	sp, r7
 8018b80:	bd80      	pop	{r7, pc}
 8018b82:	bf00      	nop
 8018b84:	20003f70 	.word	0x20003f70

08018b88 <etharp_find_entry>:
 * @return The ARP entry index that matched or is created, ERR_MEM if no
 * entry is found or could be recycled.
 */
static s8_t
etharp_find_entry(const ip4_addr_t *ipaddr, u8_t flags, struct netif* netif)
{
 8018b88:	b580      	push	{r7, lr}
 8018b8a:	b088      	sub	sp, #32
 8018b8c:	af00      	add	r7, sp, #0
 8018b8e:	60f8      	str	r0, [r7, #12]
 8018b90:	460b      	mov	r3, r1
 8018b92:	607a      	str	r2, [r7, #4]
 8018b94:	72fb      	strb	r3, [r7, #11]
  s8_t old_pending = ARP_TABLE_SIZE, old_stable = ARP_TABLE_SIZE;
 8018b96:	230a      	movs	r3, #10
 8018b98:	77fb      	strb	r3, [r7, #31]
 8018b9a:	230a      	movs	r3, #10
 8018b9c:	77bb      	strb	r3, [r7, #30]
  s8_t empty = ARP_TABLE_SIZE;
 8018b9e:	230a      	movs	r3, #10
 8018ba0:	777b      	strb	r3, [r7, #29]
  u8_t i = 0;
 8018ba2:	2300      	movs	r3, #0
 8018ba4:	773b      	strb	r3, [r7, #28]
  /* oldest entry with packets on queue */
  s8_t old_queue = ARP_TABLE_SIZE;
 8018ba6:	230a      	movs	r3, #10
 8018ba8:	76fb      	strb	r3, [r7, #27]
  /* its age */
  u16_t age_queue = 0, age_pending = 0, age_stable = 0;
 8018baa:	2300      	movs	r3, #0
 8018bac:	833b      	strh	r3, [r7, #24]
 8018bae:	2300      	movs	r3, #0
 8018bb0:	82fb      	strh	r3, [r7, #22]
 8018bb2:	2300      	movs	r3, #0
 8018bb4:	82bb      	strh	r3, [r7, #20]
   * 4) remember the oldest pending entry with queued packets (if any)
   * 5) search for a matching IP entry, either pending or stable
   *    until 5 matches, or all entries are searched for.
   */

  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 8018bb6:	2300      	movs	r3, #0
 8018bb8:	773b      	strb	r3, [r7, #28]
 8018bba:	e093      	b.n	8018ce4 <etharp_find_entry+0x15c>
    u8_t state = arp_table[i].state;
 8018bbc:	7f3a      	ldrb	r2, [r7, #28]
 8018bbe:	4990      	ldr	r1, [pc, #576]	; (8018e00 <etharp_find_entry+0x278>)
 8018bc0:	4613      	mov	r3, r2
 8018bc2:	005b      	lsls	r3, r3, #1
 8018bc4:	4413      	add	r3, r2
 8018bc6:	00db      	lsls	r3, r3, #3
 8018bc8:	440b      	add	r3, r1
 8018bca:	3314      	adds	r3, #20
 8018bcc:	781b      	ldrb	r3, [r3, #0]
 8018bce:	74fb      	strb	r3, [r7, #19]
    /* no empty entry found yet and now we do find one? */
    if ((empty == ARP_TABLE_SIZE) && (state == ETHARP_STATE_EMPTY)) {
 8018bd0:	f997 301d 	ldrsb.w	r3, [r7, #29]
 8018bd4:	2b0a      	cmp	r3, #10
 8018bd6:	d105      	bne.n	8018be4 <etharp_find_entry+0x5c>
 8018bd8:	7cfb      	ldrb	r3, [r7, #19]
 8018bda:	2b00      	cmp	r3, #0
 8018bdc:	d102      	bne.n	8018be4 <etharp_find_entry+0x5c>
      LWIP_DEBUGF(ETHARP_DEBUG, ("etharp_find_entry: found empty entry %"U16_F"\n", (u16_t)i));
      /* remember first empty entry */
      empty = i;
 8018bde:	7f3b      	ldrb	r3, [r7, #28]
 8018be0:	777b      	strb	r3, [r7, #29]
 8018be2:	e07c      	b.n	8018cde <etharp_find_entry+0x156>
    } else if (state != ETHARP_STATE_EMPTY) {
 8018be4:	7cfb      	ldrb	r3, [r7, #19]
 8018be6:	2b00      	cmp	r3, #0
 8018be8:	d079      	beq.n	8018cde <etharp_find_entry+0x156>
      LWIP_ASSERT("state == ETHARP_STATE_PENDING || state >= ETHARP_STATE_STABLE",
 8018bea:	7cfb      	ldrb	r3, [r7, #19]
 8018bec:	2b01      	cmp	r3, #1
 8018bee:	d009      	beq.n	8018c04 <etharp_find_entry+0x7c>
 8018bf0:	7cfb      	ldrb	r3, [r7, #19]
 8018bf2:	2b01      	cmp	r3, #1
 8018bf4:	d806      	bhi.n	8018c04 <etharp_find_entry+0x7c>
 8018bf6:	4b83      	ldr	r3, [pc, #524]	; (8018e04 <etharp_find_entry+0x27c>)
 8018bf8:	f44f 7293 	mov.w	r2, #294	; 0x126
 8018bfc:	4982      	ldr	r1, [pc, #520]	; (8018e08 <etharp_find_entry+0x280>)
 8018bfe:	4883      	ldr	r0, [pc, #524]	; (8018e0c <etharp_find_entry+0x284>)
 8018c00:	f00b fc9a 	bl	8024538 <iprintf>
        state == ETHARP_STATE_PENDING || state >= ETHARP_STATE_STABLE);
      /* if given, does IP address match IP address in ARP entry? */
      if (ipaddr && ip4_addr_cmp(ipaddr, &arp_table[i].ipaddr)
 8018c04:	68fb      	ldr	r3, [r7, #12]
 8018c06:	2b00      	cmp	r3, #0
 8018c08:	d00f      	beq.n	8018c2a <etharp_find_entry+0xa2>
 8018c0a:	68fb      	ldr	r3, [r7, #12]
 8018c0c:	6819      	ldr	r1, [r3, #0]
 8018c0e:	7f3a      	ldrb	r2, [r7, #28]
 8018c10:	487b      	ldr	r0, [pc, #492]	; (8018e00 <etharp_find_entry+0x278>)
 8018c12:	4613      	mov	r3, r2
 8018c14:	005b      	lsls	r3, r3, #1
 8018c16:	4413      	add	r3, r2
 8018c18:	00db      	lsls	r3, r3, #3
 8018c1a:	4403      	add	r3, r0
 8018c1c:	3304      	adds	r3, #4
 8018c1e:	681b      	ldr	r3, [r3, #0]
 8018c20:	4299      	cmp	r1, r3
 8018c22:	d102      	bne.n	8018c2a <etharp_find_entry+0xa2>
          && ((netif == NULL) || (netif == arp_table[i].netif))
#endif /* ETHARP_TABLE_MATCH_NETIF */
        ) {
        LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: found matching entry %"U16_F"\n", (u16_t)i));
        /* found exact IP address match, simply bail out */
        return i;
 8018c24:	f997 301c 	ldrsb.w	r3, [r7, #28]
 8018c28:	e0e5      	b.n	8018df6 <etharp_find_entry+0x26e>
      }
      /* pending entry? */
      if (state == ETHARP_STATE_PENDING) {
 8018c2a:	7cfb      	ldrb	r3, [r7, #19]
 8018c2c:	2b01      	cmp	r3, #1
 8018c2e:	d13b      	bne.n	8018ca8 <etharp_find_entry+0x120>
        /* pending with queued packets? */
        if (arp_table[i].q != NULL) {
 8018c30:	7f3a      	ldrb	r2, [r7, #28]
 8018c32:	4973      	ldr	r1, [pc, #460]	; (8018e00 <etharp_find_entry+0x278>)
 8018c34:	4613      	mov	r3, r2
 8018c36:	005b      	lsls	r3, r3, #1
 8018c38:	4413      	add	r3, r2
 8018c3a:	00db      	lsls	r3, r3, #3
 8018c3c:	440b      	add	r3, r1
 8018c3e:	681b      	ldr	r3, [r3, #0]
 8018c40:	2b00      	cmp	r3, #0
 8018c42:	d018      	beq.n	8018c76 <etharp_find_entry+0xee>
          if (arp_table[i].ctime >= age_queue) {
 8018c44:	7f3a      	ldrb	r2, [r7, #28]
 8018c46:	496e      	ldr	r1, [pc, #440]	; (8018e00 <etharp_find_entry+0x278>)
 8018c48:	4613      	mov	r3, r2
 8018c4a:	005b      	lsls	r3, r3, #1
 8018c4c:	4413      	add	r3, r2
 8018c4e:	00db      	lsls	r3, r3, #3
 8018c50:	440b      	add	r3, r1
 8018c52:	3312      	adds	r3, #18
 8018c54:	881b      	ldrh	r3, [r3, #0]
 8018c56:	8b3a      	ldrh	r2, [r7, #24]
 8018c58:	429a      	cmp	r2, r3
 8018c5a:	d840      	bhi.n	8018cde <etharp_find_entry+0x156>
            old_queue = i;
 8018c5c:	7f3b      	ldrb	r3, [r7, #28]
 8018c5e:	76fb      	strb	r3, [r7, #27]
            age_queue = arp_table[i].ctime;
 8018c60:	7f3a      	ldrb	r2, [r7, #28]
 8018c62:	4967      	ldr	r1, [pc, #412]	; (8018e00 <etharp_find_entry+0x278>)
 8018c64:	4613      	mov	r3, r2
 8018c66:	005b      	lsls	r3, r3, #1
 8018c68:	4413      	add	r3, r2
 8018c6a:	00db      	lsls	r3, r3, #3
 8018c6c:	440b      	add	r3, r1
 8018c6e:	3312      	adds	r3, #18
 8018c70:	881b      	ldrh	r3, [r3, #0]
 8018c72:	833b      	strh	r3, [r7, #24]
 8018c74:	e033      	b.n	8018cde <etharp_find_entry+0x156>
          }
        } else
        /* pending without queued packets? */
        {
          if (arp_table[i].ctime >= age_pending) {
 8018c76:	7f3a      	ldrb	r2, [r7, #28]
 8018c78:	4961      	ldr	r1, [pc, #388]	; (8018e00 <etharp_find_entry+0x278>)
 8018c7a:	4613      	mov	r3, r2
 8018c7c:	005b      	lsls	r3, r3, #1
 8018c7e:	4413      	add	r3, r2
 8018c80:	00db      	lsls	r3, r3, #3
 8018c82:	440b      	add	r3, r1
 8018c84:	3312      	adds	r3, #18
 8018c86:	881b      	ldrh	r3, [r3, #0]
 8018c88:	8afa      	ldrh	r2, [r7, #22]
 8018c8a:	429a      	cmp	r2, r3
 8018c8c:	d827      	bhi.n	8018cde <etharp_find_entry+0x156>
            old_pending = i;
 8018c8e:	7f3b      	ldrb	r3, [r7, #28]
 8018c90:	77fb      	strb	r3, [r7, #31]
            age_pending = arp_table[i].ctime;
 8018c92:	7f3a      	ldrb	r2, [r7, #28]
 8018c94:	495a      	ldr	r1, [pc, #360]	; (8018e00 <etharp_find_entry+0x278>)
 8018c96:	4613      	mov	r3, r2
 8018c98:	005b      	lsls	r3, r3, #1
 8018c9a:	4413      	add	r3, r2
 8018c9c:	00db      	lsls	r3, r3, #3
 8018c9e:	440b      	add	r3, r1
 8018ca0:	3312      	adds	r3, #18
 8018ca2:	881b      	ldrh	r3, [r3, #0]
 8018ca4:	82fb      	strh	r3, [r7, #22]
 8018ca6:	e01a      	b.n	8018cde <etharp_find_entry+0x156>
          }
        }
      /* stable entry? */
      } else if (state >= ETHARP_STATE_STABLE) {
 8018ca8:	7cfb      	ldrb	r3, [r7, #19]
 8018caa:	2b01      	cmp	r3, #1
 8018cac:	d917      	bls.n	8018cde <etharp_find_entry+0x156>
        /* don't record old_stable for static entries since they never expire */
        if (state < ETHARP_STATE_STATIC)
#endif /* ETHARP_SUPPORT_STATIC_ENTRIES */
        {
          /* remember entry with oldest stable entry in oldest, its age in maxtime */
          if (arp_table[i].ctime >= age_stable) {
 8018cae:	7f3a      	ldrb	r2, [r7, #28]
 8018cb0:	4953      	ldr	r1, [pc, #332]	; (8018e00 <etharp_find_entry+0x278>)
 8018cb2:	4613      	mov	r3, r2
 8018cb4:	005b      	lsls	r3, r3, #1
 8018cb6:	4413      	add	r3, r2
 8018cb8:	00db      	lsls	r3, r3, #3
 8018cba:	440b      	add	r3, r1
 8018cbc:	3312      	adds	r3, #18
 8018cbe:	881b      	ldrh	r3, [r3, #0]
 8018cc0:	8aba      	ldrh	r2, [r7, #20]
 8018cc2:	429a      	cmp	r2, r3
 8018cc4:	d80b      	bhi.n	8018cde <etharp_find_entry+0x156>
            old_stable = i;
 8018cc6:	7f3b      	ldrb	r3, [r7, #28]
 8018cc8:	77bb      	strb	r3, [r7, #30]
            age_stable = arp_table[i].ctime;
 8018cca:	7f3a      	ldrb	r2, [r7, #28]
 8018ccc:	494c      	ldr	r1, [pc, #304]	; (8018e00 <etharp_find_entry+0x278>)
 8018cce:	4613      	mov	r3, r2
 8018cd0:	005b      	lsls	r3, r3, #1
 8018cd2:	4413      	add	r3, r2
 8018cd4:	00db      	lsls	r3, r3, #3
 8018cd6:	440b      	add	r3, r1
 8018cd8:	3312      	adds	r3, #18
 8018cda:	881b      	ldrh	r3, [r3, #0]
 8018cdc:	82bb      	strh	r3, [r7, #20]
  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 8018cde:	7f3b      	ldrb	r3, [r7, #28]
 8018ce0:	3301      	adds	r3, #1
 8018ce2:	773b      	strb	r3, [r7, #28]
 8018ce4:	7f3b      	ldrb	r3, [r7, #28]
 8018ce6:	2b09      	cmp	r3, #9
 8018ce8:	f67f af68 	bls.w	8018bbc <etharp_find_entry+0x34>
    }
  }
  /* { we have no match } => try to create a new entry */

  /* don't create new entry, only search? */
  if (((flags & ETHARP_FLAG_FIND_ONLY) != 0) ||
 8018cec:	7afb      	ldrb	r3, [r7, #11]
 8018cee:	f003 0302 	and.w	r3, r3, #2
 8018cf2:	2b00      	cmp	r3, #0
 8018cf4:	d108      	bne.n	8018d08 <etharp_find_entry+0x180>
 8018cf6:	f997 301d 	ldrsb.w	r3, [r7, #29]
 8018cfa:	2b0a      	cmp	r3, #10
 8018cfc:	d107      	bne.n	8018d0e <etharp_find_entry+0x186>
      /* or no empty entry found and not allowed to recycle? */
      ((empty == ARP_TABLE_SIZE) && ((flags & ETHARP_FLAG_TRY_HARD) == 0))) {
 8018cfe:	7afb      	ldrb	r3, [r7, #11]
 8018d00:	f003 0301 	and.w	r3, r3, #1
 8018d04:	2b00      	cmp	r3, #0
 8018d06:	d102      	bne.n	8018d0e <etharp_find_entry+0x186>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: no empty entry found and not allowed to recycle\n"));
    return (s8_t)ERR_MEM;
 8018d08:	f04f 33ff 	mov.w	r3, #4294967295
 8018d0c:	e073      	b.n	8018df6 <etharp_find_entry+0x26e>
   *
   * { ETHARP_FLAG_TRY_HARD is set at this point }
   */

  /* 1) empty entry available? */
  if (empty < ARP_TABLE_SIZE) {
 8018d0e:	f997 301d 	ldrsb.w	r3, [r7, #29]
 8018d12:	2b09      	cmp	r3, #9
 8018d14:	dc02      	bgt.n	8018d1c <etharp_find_entry+0x194>
    i = empty;
 8018d16:	7f7b      	ldrb	r3, [r7, #29]
 8018d18:	773b      	strb	r3, [r7, #28]
 8018d1a:	e036      	b.n	8018d8a <etharp_find_entry+0x202>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: selecting empty entry %"U16_F"\n", (u16_t)i));
  } else {
    /* 2) found recyclable stable entry? */
    if (old_stable < ARP_TABLE_SIZE) {
 8018d1c:	f997 301e 	ldrsb.w	r3, [r7, #30]
 8018d20:	2b09      	cmp	r3, #9
 8018d22:	dc13      	bgt.n	8018d4c <etharp_find_entry+0x1c4>
      /* recycle oldest stable*/
      i = old_stable;
 8018d24:	7fbb      	ldrb	r3, [r7, #30]
 8018d26:	773b      	strb	r3, [r7, #28]
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: selecting oldest stable entry %"U16_F"\n", (u16_t)i));
      /* no queued packets should exist on stable entries */
      LWIP_ASSERT("arp_table[i].q == NULL", arp_table[i].q == NULL);
 8018d28:	7f3a      	ldrb	r2, [r7, #28]
 8018d2a:	4935      	ldr	r1, [pc, #212]	; (8018e00 <etharp_find_entry+0x278>)
 8018d2c:	4613      	mov	r3, r2
 8018d2e:	005b      	lsls	r3, r3, #1
 8018d30:	4413      	add	r3, r2
 8018d32:	00db      	lsls	r3, r3, #3
 8018d34:	440b      	add	r3, r1
 8018d36:	681b      	ldr	r3, [r3, #0]
 8018d38:	2b00      	cmp	r3, #0
 8018d3a:	d018      	beq.n	8018d6e <etharp_find_entry+0x1e6>
 8018d3c:	4b31      	ldr	r3, [pc, #196]	; (8018e04 <etharp_find_entry+0x27c>)
 8018d3e:	f240 126f 	movw	r2, #367	; 0x16f
 8018d42:	4933      	ldr	r1, [pc, #204]	; (8018e10 <etharp_find_entry+0x288>)
 8018d44:	4831      	ldr	r0, [pc, #196]	; (8018e0c <etharp_find_entry+0x284>)
 8018d46:	f00b fbf7 	bl	8024538 <iprintf>
 8018d4a:	e010      	b.n	8018d6e <etharp_find_entry+0x1e6>
    /* 3) found recyclable pending entry without queued packets? */
    } else if (old_pending < ARP_TABLE_SIZE) {
 8018d4c:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8018d50:	2b09      	cmp	r3, #9
 8018d52:	dc02      	bgt.n	8018d5a <etharp_find_entry+0x1d2>
      /* recycle oldest pending */
      i = old_pending;
 8018d54:	7ffb      	ldrb	r3, [r7, #31]
 8018d56:	773b      	strb	r3, [r7, #28]
 8018d58:	e009      	b.n	8018d6e <etharp_find_entry+0x1e6>
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: selecting oldest pending entry %"U16_F" (without queue)\n", (u16_t)i));
    /* 4) found recyclable pending entry with queued packets? */
    } else if (old_queue < ARP_TABLE_SIZE) {
 8018d5a:	f997 301b 	ldrsb.w	r3, [r7, #27]
 8018d5e:	2b09      	cmp	r3, #9
 8018d60:	dc02      	bgt.n	8018d68 <etharp_find_entry+0x1e0>
      /* recycle oldest pending (queued packets are free in etharp_free_entry) */
      i = old_queue;
 8018d62:	7efb      	ldrb	r3, [r7, #27]
 8018d64:	773b      	strb	r3, [r7, #28]
 8018d66:	e002      	b.n	8018d6e <etharp_find_entry+0x1e6>
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: selecting oldest pending entry %"U16_F", freeing packet queue %p\n", (u16_t)i, (void *)(arp_table[i].q)));
      /* no empty or recyclable entries found */
    } else {
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: no empty or recyclable entries found\n"));
      return (s8_t)ERR_MEM;
 8018d68:	f04f 33ff 	mov.w	r3, #4294967295
 8018d6c:	e043      	b.n	8018df6 <etharp_find_entry+0x26e>
    }

    /* { empty or recyclable entry found } */
    LWIP_ASSERT("i < ARP_TABLE_SIZE", i < ARP_TABLE_SIZE);
 8018d6e:	7f3b      	ldrb	r3, [r7, #28]
 8018d70:	2b09      	cmp	r3, #9
 8018d72:	d906      	bls.n	8018d82 <etharp_find_entry+0x1fa>
 8018d74:	4b23      	ldr	r3, [pc, #140]	; (8018e04 <etharp_find_entry+0x27c>)
 8018d76:	f240 1281 	movw	r2, #385	; 0x181
 8018d7a:	4926      	ldr	r1, [pc, #152]	; (8018e14 <etharp_find_entry+0x28c>)
 8018d7c:	4823      	ldr	r0, [pc, #140]	; (8018e0c <etharp_find_entry+0x284>)
 8018d7e:	f00b fbdb 	bl	8024538 <iprintf>
    etharp_free_entry(i);
 8018d82:	7f3b      	ldrb	r3, [r7, #28]
 8018d84:	4618      	mov	r0, r3
 8018d86:	f7ff fe25 	bl	80189d4 <etharp_free_entry>
  }

  LWIP_ASSERT("i < ARP_TABLE_SIZE", i < ARP_TABLE_SIZE);
 8018d8a:	7f3b      	ldrb	r3, [r7, #28]
 8018d8c:	2b09      	cmp	r3, #9
 8018d8e:	d906      	bls.n	8018d9e <etharp_find_entry+0x216>
 8018d90:	4b1c      	ldr	r3, [pc, #112]	; (8018e04 <etharp_find_entry+0x27c>)
 8018d92:	f240 1285 	movw	r2, #389	; 0x185
 8018d96:	491f      	ldr	r1, [pc, #124]	; (8018e14 <etharp_find_entry+0x28c>)
 8018d98:	481c      	ldr	r0, [pc, #112]	; (8018e0c <etharp_find_entry+0x284>)
 8018d9a:	f00b fbcd 	bl	8024538 <iprintf>
  LWIP_ASSERT("arp_table[i].state == ETHARP_STATE_EMPTY",
 8018d9e:	7f3a      	ldrb	r2, [r7, #28]
 8018da0:	4917      	ldr	r1, [pc, #92]	; (8018e00 <etharp_find_entry+0x278>)
 8018da2:	4613      	mov	r3, r2
 8018da4:	005b      	lsls	r3, r3, #1
 8018da6:	4413      	add	r3, r2
 8018da8:	00db      	lsls	r3, r3, #3
 8018daa:	440b      	add	r3, r1
 8018dac:	3314      	adds	r3, #20
 8018dae:	781b      	ldrb	r3, [r3, #0]
 8018db0:	2b00      	cmp	r3, #0
 8018db2:	d006      	beq.n	8018dc2 <etharp_find_entry+0x23a>
 8018db4:	4b13      	ldr	r3, [pc, #76]	; (8018e04 <etharp_find_entry+0x27c>)
 8018db6:	f240 1287 	movw	r2, #391	; 0x187
 8018dba:	4917      	ldr	r1, [pc, #92]	; (8018e18 <etharp_find_entry+0x290>)
 8018dbc:	4813      	ldr	r0, [pc, #76]	; (8018e0c <etharp_find_entry+0x284>)
 8018dbe:	f00b fbbb 	bl	8024538 <iprintf>
    arp_table[i].state == ETHARP_STATE_EMPTY);

  /* IP address given? */
  if (ipaddr != NULL) {
 8018dc2:	68fb      	ldr	r3, [r7, #12]
 8018dc4:	2b00      	cmp	r3, #0
 8018dc6:	d00a      	beq.n	8018dde <etharp_find_entry+0x256>
    /* set IP address */
    ip4_addr_copy(arp_table[i].ipaddr, *ipaddr);
 8018dc8:	7f3a      	ldrb	r2, [r7, #28]
 8018dca:	68fb      	ldr	r3, [r7, #12]
 8018dcc:	6819      	ldr	r1, [r3, #0]
 8018dce:	480c      	ldr	r0, [pc, #48]	; (8018e00 <etharp_find_entry+0x278>)
 8018dd0:	4613      	mov	r3, r2
 8018dd2:	005b      	lsls	r3, r3, #1
 8018dd4:	4413      	add	r3, r2
 8018dd6:	00db      	lsls	r3, r3, #3
 8018dd8:	4403      	add	r3, r0
 8018dda:	3304      	adds	r3, #4
 8018ddc:	6019      	str	r1, [r3, #0]
  }
  arp_table[i].ctime = 0;
 8018dde:	7f3a      	ldrb	r2, [r7, #28]
 8018de0:	4907      	ldr	r1, [pc, #28]	; (8018e00 <etharp_find_entry+0x278>)
 8018de2:	4613      	mov	r3, r2
 8018de4:	005b      	lsls	r3, r3, #1
 8018de6:	4413      	add	r3, r2
 8018de8:	00db      	lsls	r3, r3, #3
 8018dea:	440b      	add	r3, r1
 8018dec:	3312      	adds	r3, #18
 8018dee:	2200      	movs	r2, #0
 8018df0:	801a      	strh	r2, [r3, #0]
#if ETHARP_TABLE_MATCH_NETIF
  arp_table[i].netif = netif;
#endif /* ETHARP_TABLE_MATCH_NETIF*/
  return (err_t)i;
 8018df2:	f997 301c 	ldrsb.w	r3, [r7, #28]
}
 8018df6:	4618      	mov	r0, r3
 8018df8:	3720      	adds	r7, #32
 8018dfa:	46bd      	mov	sp, r7
 8018dfc:	bd80      	pop	{r7, pc}
 8018dfe:	bf00      	nop
 8018e00:	20003f70 	.word	0x20003f70
 8018e04:	080258f8 	.word	0x080258f8
 8018e08:	08025930 	.word	0x08025930
 8018e0c:	08025970 	.word	0x08025970
 8018e10:	08025998 	.word	0x08025998
 8018e14:	080259b0 	.word	0x080259b0
 8018e18:	080259c4 	.word	0x080259c4

08018e1c <etharp_update_arp_entry>:
 *
 * @see pbuf_free()
 */
static err_t
etharp_update_arp_entry(struct netif *netif, const ip4_addr_t *ipaddr, struct eth_addr *ethaddr, u8_t flags)
{
 8018e1c:	b580      	push	{r7, lr}
 8018e1e:	b088      	sub	sp, #32
 8018e20:	af02      	add	r7, sp, #8
 8018e22:	60f8      	str	r0, [r7, #12]
 8018e24:	60b9      	str	r1, [r7, #8]
 8018e26:	607a      	str	r2, [r7, #4]
 8018e28:	70fb      	strb	r3, [r7, #3]
  s8_t i;
  LWIP_ASSERT("netif->hwaddr_len == ETH_HWADDR_LEN", netif->hwaddr_len == ETH_HWADDR_LEN);
 8018e2a:	68fb      	ldr	r3, [r7, #12]
 8018e2c:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8018e30:	2b06      	cmp	r3, #6
 8018e32:	d006      	beq.n	8018e42 <etharp_update_arp_entry+0x26>
 8018e34:	4b48      	ldr	r3, [pc, #288]	; (8018f58 <etharp_update_arp_entry+0x13c>)
 8018e36:	f240 12ab 	movw	r2, #427	; 0x1ab
 8018e3a:	4948      	ldr	r1, [pc, #288]	; (8018f5c <etharp_update_arp_entry+0x140>)
 8018e3c:	4848      	ldr	r0, [pc, #288]	; (8018f60 <etharp_update_arp_entry+0x144>)
 8018e3e:	f00b fb7b 	bl	8024538 <iprintf>
  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_update_arp_entry: %"U16_F".%"U16_F".%"U16_F".%"U16_F" - %02"X16_F":%02"X16_F":%02"X16_F":%02"X16_F":%02"X16_F":%02"X16_F"\n",
    ip4_addr1_16(ipaddr), ip4_addr2_16(ipaddr), ip4_addr3_16(ipaddr), ip4_addr4_16(ipaddr),
    (u16_t)ethaddr->addr[0], (u16_t)ethaddr->addr[1], (u16_t)ethaddr->addr[2],
    (u16_t)ethaddr->addr[3], (u16_t)ethaddr->addr[4], (u16_t)ethaddr->addr[5]));
  /* non-unicast address? */
  if (ip4_addr_isany(ipaddr) ||
 8018e42:	68bb      	ldr	r3, [r7, #8]
 8018e44:	2b00      	cmp	r3, #0
 8018e46:	d012      	beq.n	8018e6e <etharp_update_arp_entry+0x52>
 8018e48:	68bb      	ldr	r3, [r7, #8]
 8018e4a:	681b      	ldr	r3, [r3, #0]
 8018e4c:	2b00      	cmp	r3, #0
 8018e4e:	d00e      	beq.n	8018e6e <etharp_update_arp_entry+0x52>
      ip4_addr_isbroadcast(ipaddr, netif) ||
 8018e50:	68bb      	ldr	r3, [r7, #8]
 8018e52:	681b      	ldr	r3, [r3, #0]
 8018e54:	68f9      	ldr	r1, [r7, #12]
 8018e56:	4618      	mov	r0, r3
 8018e58:	f001 f8d6 	bl	801a008 <ip4_addr_isbroadcast_u32>
 8018e5c:	4603      	mov	r3, r0
  if (ip4_addr_isany(ipaddr) ||
 8018e5e:	2b00      	cmp	r3, #0
 8018e60:	d105      	bne.n	8018e6e <etharp_update_arp_entry+0x52>
      ip4_addr_ismulticast(ipaddr)) {
 8018e62:	68bb      	ldr	r3, [r7, #8]
 8018e64:	681b      	ldr	r3, [r3, #0]
 8018e66:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
      ip4_addr_isbroadcast(ipaddr, netif) ||
 8018e6a:	2be0      	cmp	r3, #224	; 0xe0
 8018e6c:	d102      	bne.n	8018e74 <etharp_update_arp_entry+0x58>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_update_arp_entry: will not add non-unicast IP address to ARP cache\n"));
    return ERR_ARG;
 8018e6e:	f06f 030f 	mvn.w	r3, #15
 8018e72:	e06c      	b.n	8018f4e <etharp_update_arp_entry+0x132>
  }
  /* find or create ARP entry */
  i = etharp_find_entry(ipaddr, flags, netif);
 8018e74:	78fb      	ldrb	r3, [r7, #3]
 8018e76:	68fa      	ldr	r2, [r7, #12]
 8018e78:	4619      	mov	r1, r3
 8018e7a:	68b8      	ldr	r0, [r7, #8]
 8018e7c:	f7ff fe84 	bl	8018b88 <etharp_find_entry>
 8018e80:	4603      	mov	r3, r0
 8018e82:	75fb      	strb	r3, [r7, #23]
  /* bail out if no entry could be found */
  if (i < 0) {
 8018e84:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8018e88:	2b00      	cmp	r3, #0
 8018e8a:	da02      	bge.n	8018e92 <etharp_update_arp_entry+0x76>
    return (err_t)i;
 8018e8c:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8018e90:	e05d      	b.n	8018f4e <etharp_update_arp_entry+0x132>
    return ERR_VAL;
  } else
#endif /* ETHARP_SUPPORT_STATIC_ENTRIES */
  {
    /* mark it stable */
    arp_table[i].state = ETHARP_STATE_STABLE;
 8018e92:	f997 2017 	ldrsb.w	r2, [r7, #23]
 8018e96:	4933      	ldr	r1, [pc, #204]	; (8018f64 <etharp_update_arp_entry+0x148>)
 8018e98:	4613      	mov	r3, r2
 8018e9a:	005b      	lsls	r3, r3, #1
 8018e9c:	4413      	add	r3, r2
 8018e9e:	00db      	lsls	r3, r3, #3
 8018ea0:	440b      	add	r3, r1
 8018ea2:	3314      	adds	r3, #20
 8018ea4:	2202      	movs	r2, #2
 8018ea6:	701a      	strb	r2, [r3, #0]
  }

  /* record network interface */
  arp_table[i].netif = netif;
 8018ea8:	f997 2017 	ldrsb.w	r2, [r7, #23]
 8018eac:	492d      	ldr	r1, [pc, #180]	; (8018f64 <etharp_update_arp_entry+0x148>)
 8018eae:	4613      	mov	r3, r2
 8018eb0:	005b      	lsls	r3, r3, #1
 8018eb2:	4413      	add	r3, r2
 8018eb4:	00db      	lsls	r3, r3, #3
 8018eb6:	440b      	add	r3, r1
 8018eb8:	3308      	adds	r3, #8
 8018eba:	68fa      	ldr	r2, [r7, #12]
 8018ebc:	601a      	str	r2, [r3, #0]
  /* insert in SNMP ARP index tree */
  mib2_add_arp_entry(netif, &arp_table[i].ipaddr);

  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_update_arp_entry: updating stable entry %"S16_F"\n", (s16_t)i));
  /* update address */
  ETHADDR32_COPY(&arp_table[i].ethaddr, ethaddr);
 8018ebe:	f997 2017 	ldrsb.w	r2, [r7, #23]
 8018ec2:	4613      	mov	r3, r2
 8018ec4:	005b      	lsls	r3, r3, #1
 8018ec6:	4413      	add	r3, r2
 8018ec8:	00db      	lsls	r3, r3, #3
 8018eca:	3308      	adds	r3, #8
 8018ecc:	4a25      	ldr	r2, [pc, #148]	; (8018f64 <etharp_update_arp_entry+0x148>)
 8018ece:	4413      	add	r3, r2
 8018ed0:	3304      	adds	r3, #4
 8018ed2:	2206      	movs	r2, #6
 8018ed4:	6879      	ldr	r1, [r7, #4]
 8018ed6:	4618      	mov	r0, r3
 8018ed8:	f00b ff0f 	bl	8024cfa <memcpy>
  /* reset time stamp */
  arp_table[i].ctime = 0;
 8018edc:	f997 2017 	ldrsb.w	r2, [r7, #23]
 8018ee0:	4920      	ldr	r1, [pc, #128]	; (8018f64 <etharp_update_arp_entry+0x148>)
 8018ee2:	4613      	mov	r3, r2
 8018ee4:	005b      	lsls	r3, r3, #1
 8018ee6:	4413      	add	r3, r2
 8018ee8:	00db      	lsls	r3, r3, #3
 8018eea:	440b      	add	r3, r1
 8018eec:	3312      	adds	r3, #18
 8018eee:	2200      	movs	r2, #0
 8018ef0:	801a      	strh	r2, [r3, #0]
    /* get the packet pointer */
    p = q->p;
    /* now queue entry can be freed */
    memp_free(MEMP_ARP_QUEUE, q);
#else /* ARP_QUEUEING */
  if (arp_table[i].q != NULL) {
 8018ef2:	f997 2017 	ldrsb.w	r2, [r7, #23]
 8018ef6:	491b      	ldr	r1, [pc, #108]	; (8018f64 <etharp_update_arp_entry+0x148>)
 8018ef8:	4613      	mov	r3, r2
 8018efa:	005b      	lsls	r3, r3, #1
 8018efc:	4413      	add	r3, r2
 8018efe:	00db      	lsls	r3, r3, #3
 8018f00:	440b      	add	r3, r1
 8018f02:	681b      	ldr	r3, [r3, #0]
 8018f04:	2b00      	cmp	r3, #0
 8018f06:	d021      	beq.n	8018f4c <etharp_update_arp_entry+0x130>
    struct pbuf *p = arp_table[i].q;
 8018f08:	f997 2017 	ldrsb.w	r2, [r7, #23]
 8018f0c:	4915      	ldr	r1, [pc, #84]	; (8018f64 <etharp_update_arp_entry+0x148>)
 8018f0e:	4613      	mov	r3, r2
 8018f10:	005b      	lsls	r3, r3, #1
 8018f12:	4413      	add	r3, r2
 8018f14:	00db      	lsls	r3, r3, #3
 8018f16:	440b      	add	r3, r1
 8018f18:	681b      	ldr	r3, [r3, #0]
 8018f1a:	613b      	str	r3, [r7, #16]
    arp_table[i].q = NULL;
 8018f1c:	f997 2017 	ldrsb.w	r2, [r7, #23]
 8018f20:	4910      	ldr	r1, [pc, #64]	; (8018f64 <etharp_update_arp_entry+0x148>)
 8018f22:	4613      	mov	r3, r2
 8018f24:	005b      	lsls	r3, r3, #1
 8018f26:	4413      	add	r3, r2
 8018f28:	00db      	lsls	r3, r3, #3
 8018f2a:	440b      	add	r3, r1
 8018f2c:	2200      	movs	r2, #0
 8018f2e:	601a      	str	r2, [r3, #0]
#endif /* ARP_QUEUEING */
    /* send the queued IP packet */
    ethernet_output(netif, p, (struct eth_addr*)(netif->hwaddr), ethaddr, ETHTYPE_IP);
 8018f30:	68fb      	ldr	r3, [r7, #12]
 8018f32:	f103 0225 	add.w	r2, r3, #37	; 0x25
 8018f36:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8018f3a:	9300      	str	r3, [sp, #0]
 8018f3c:	687b      	ldr	r3, [r7, #4]
 8018f3e:	6939      	ldr	r1, [r7, #16]
 8018f40:	68f8      	ldr	r0, [r7, #12]
 8018f42:	f009 fabf 	bl	80224c4 <ethernet_output>
    /* free the queued IP packet */
    pbuf_free(p);
 8018f46:	6938      	ldr	r0, [r7, #16]
 8018f48:	f003 f996 	bl	801c278 <pbuf_free>
  }
  return ERR_OK;
 8018f4c:	2300      	movs	r3, #0
}
 8018f4e:	4618      	mov	r0, r3
 8018f50:	3718      	adds	r7, #24
 8018f52:	46bd      	mov	sp, r7
 8018f54:	bd80      	pop	{r7, pc}
 8018f56:	bf00      	nop
 8018f58:	080258f8 	.word	0x080258f8
 8018f5c:	080259f0 	.word	0x080259f0
 8018f60:	08025970 	.word	0x08025970
 8018f64:	20003f70 	.word	0x20003f70

08018f68 <etharp_cleanup_netif>:
 *
 * @param netif points to a network interface
 */
void
etharp_cleanup_netif(struct netif *netif)
{
 8018f68:	b580      	push	{r7, lr}
 8018f6a:	b084      	sub	sp, #16
 8018f6c:	af00      	add	r7, sp, #0
 8018f6e:	6078      	str	r0, [r7, #4]
  u8_t i;

  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 8018f70:	2300      	movs	r3, #0
 8018f72:	73fb      	strb	r3, [r7, #15]
 8018f74:	e01f      	b.n	8018fb6 <etharp_cleanup_netif+0x4e>
    u8_t state = arp_table[i].state;
 8018f76:	7bfa      	ldrb	r2, [r7, #15]
 8018f78:	4912      	ldr	r1, [pc, #72]	; (8018fc4 <etharp_cleanup_netif+0x5c>)
 8018f7a:	4613      	mov	r3, r2
 8018f7c:	005b      	lsls	r3, r3, #1
 8018f7e:	4413      	add	r3, r2
 8018f80:	00db      	lsls	r3, r3, #3
 8018f82:	440b      	add	r3, r1
 8018f84:	3314      	adds	r3, #20
 8018f86:	781b      	ldrb	r3, [r3, #0]
 8018f88:	73bb      	strb	r3, [r7, #14]
    if ((state != ETHARP_STATE_EMPTY) && (arp_table[i].netif == netif)) {
 8018f8a:	7bbb      	ldrb	r3, [r7, #14]
 8018f8c:	2b00      	cmp	r3, #0
 8018f8e:	d00f      	beq.n	8018fb0 <etharp_cleanup_netif+0x48>
 8018f90:	7bfa      	ldrb	r2, [r7, #15]
 8018f92:	490c      	ldr	r1, [pc, #48]	; (8018fc4 <etharp_cleanup_netif+0x5c>)
 8018f94:	4613      	mov	r3, r2
 8018f96:	005b      	lsls	r3, r3, #1
 8018f98:	4413      	add	r3, r2
 8018f9a:	00db      	lsls	r3, r3, #3
 8018f9c:	440b      	add	r3, r1
 8018f9e:	3308      	adds	r3, #8
 8018fa0:	681a      	ldr	r2, [r3, #0]
 8018fa2:	687b      	ldr	r3, [r7, #4]
 8018fa4:	429a      	cmp	r2, r3
 8018fa6:	d103      	bne.n	8018fb0 <etharp_cleanup_netif+0x48>
      etharp_free_entry(i);
 8018fa8:	7bfb      	ldrb	r3, [r7, #15]
 8018faa:	4618      	mov	r0, r3
 8018fac:	f7ff fd12 	bl	80189d4 <etharp_free_entry>
  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 8018fb0:	7bfb      	ldrb	r3, [r7, #15]
 8018fb2:	3301      	adds	r3, #1
 8018fb4:	73fb      	strb	r3, [r7, #15]
 8018fb6:	7bfb      	ldrb	r3, [r7, #15]
 8018fb8:	2b09      	cmp	r3, #9
 8018fba:	d9dc      	bls.n	8018f76 <etharp_cleanup_netif+0xe>
    }
  }
}
 8018fbc:	bf00      	nop
 8018fbe:	3710      	adds	r7, #16
 8018fc0:	46bd      	mov	sp, r7
 8018fc2:	bd80      	pop	{r7, pc}
 8018fc4:	20003f70 	.word	0x20003f70

08018fc8 <etharp_input>:
 *
 * @see pbuf_free()
 */
void
etharp_input(struct pbuf *p, struct netif *netif)
{
 8018fc8:	b5b0      	push	{r4, r5, r7, lr}
 8018fca:	b08a      	sub	sp, #40	; 0x28
 8018fcc:	af04      	add	r7, sp, #16
 8018fce:	6078      	str	r0, [r7, #4]
 8018fd0:	6039      	str	r1, [r7, #0]
  struct etharp_hdr *hdr;
  /* these are aligned properly, whereas the ARP header fields might not be */
  ip4_addr_t sipaddr, dipaddr;
  u8_t for_us;

  LWIP_ERROR("netif != NULL", (netif != NULL), return;);
 8018fd2:	683b      	ldr	r3, [r7, #0]
 8018fd4:	2b00      	cmp	r3, #0
 8018fd6:	d107      	bne.n	8018fe8 <etharp_input+0x20>
 8018fd8:	4b3d      	ldr	r3, [pc, #244]	; (80190d0 <etharp_input+0x108>)
 8018fda:	f44f 7222 	mov.w	r2, #648	; 0x288
 8018fde:	493d      	ldr	r1, [pc, #244]	; (80190d4 <etharp_input+0x10c>)
 8018fe0:	483d      	ldr	r0, [pc, #244]	; (80190d8 <etharp_input+0x110>)
 8018fe2:	f00b faa9 	bl	8024538 <iprintf>
 8018fe6:	e06f      	b.n	80190c8 <etharp_input+0x100>

  hdr = (struct etharp_hdr *)p->payload;
 8018fe8:	687b      	ldr	r3, [r7, #4]
 8018fea:	685b      	ldr	r3, [r3, #4]
 8018fec:	613b      	str	r3, [r7, #16]

  /* RFC 826 "Packet Reception": */
  if ((hdr->hwtype != PP_HTONS(HWTYPE_ETHERNET)) ||
 8018fee:	693b      	ldr	r3, [r7, #16]
 8018ff0:	881b      	ldrh	r3, [r3, #0]
 8018ff2:	b29b      	uxth	r3, r3
 8018ff4:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8018ff8:	d10c      	bne.n	8019014 <etharp_input+0x4c>
      (hdr->hwlen != ETH_HWADDR_LEN) ||
 8018ffa:	693b      	ldr	r3, [r7, #16]
 8018ffc:	791b      	ldrb	r3, [r3, #4]
  if ((hdr->hwtype != PP_HTONS(HWTYPE_ETHERNET)) ||
 8018ffe:	2b06      	cmp	r3, #6
 8019000:	d108      	bne.n	8019014 <etharp_input+0x4c>
      (hdr->protolen != sizeof(ip4_addr_t)) ||
 8019002:	693b      	ldr	r3, [r7, #16]
 8019004:	795b      	ldrb	r3, [r3, #5]
      (hdr->hwlen != ETH_HWADDR_LEN) ||
 8019006:	2b04      	cmp	r3, #4
 8019008:	d104      	bne.n	8019014 <etharp_input+0x4c>
      (hdr->proto != PP_HTONS(ETHTYPE_IP)))  {
 801900a:	693b      	ldr	r3, [r7, #16]
 801900c:	885b      	ldrh	r3, [r3, #2]
 801900e:	b29b      	uxth	r3, r3
      (hdr->protolen != sizeof(ip4_addr_t)) ||
 8019010:	2b08      	cmp	r3, #8
 8019012:	d003      	beq.n	801901c <etharp_input+0x54>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_WARNING,
      ("etharp_input: packet dropped, wrong hw type, hwlen, proto, protolen or ethernet type (%"U16_F"/%"U16_F"/%"U16_F"/%"U16_F")\n",
      hdr->hwtype, (u16_t)hdr->hwlen, hdr->proto, (u16_t)hdr->protolen));
    ETHARP_STATS_INC(etharp.proterr);
    ETHARP_STATS_INC(etharp.drop);
    pbuf_free(p);
 8019014:	6878      	ldr	r0, [r7, #4]
 8019016:	f003 f92f 	bl	801c278 <pbuf_free>
    return;
 801901a:	e055      	b.n	80190c8 <etharp_input+0x100>
  autoip_arp_reply(netif, hdr);
#endif /* LWIP_AUTOIP */

  /* Copy struct ip4_addr2 to aligned ip4_addr, to support compilers without
   * structure packing (not using structure copy which breaks strict-aliasing rules). */
  IPADDR2_COPY(&sipaddr, &hdr->sipaddr);
 801901c:	693b      	ldr	r3, [r7, #16]
 801901e:	330e      	adds	r3, #14
 8019020:	681b      	ldr	r3, [r3, #0]
 8019022:	60fb      	str	r3, [r7, #12]
  IPADDR2_COPY(&dipaddr, &hdr->dipaddr);
 8019024:	693b      	ldr	r3, [r7, #16]
 8019026:	3318      	adds	r3, #24
 8019028:	681b      	ldr	r3, [r3, #0]
 801902a:	60bb      	str	r3, [r7, #8]

  /* this interface is not configured? */
  if (ip4_addr_isany_val(*netif_ip4_addr(netif))) {
 801902c:	683b      	ldr	r3, [r7, #0]
 801902e:	3304      	adds	r3, #4
 8019030:	681b      	ldr	r3, [r3, #0]
 8019032:	2b00      	cmp	r3, #0
 8019034:	d102      	bne.n	801903c <etharp_input+0x74>
    for_us = 0;
 8019036:	2300      	movs	r3, #0
 8019038:	75fb      	strb	r3, [r7, #23]
 801903a:	e009      	b.n	8019050 <etharp_input+0x88>
  } else {
    /* ARP packet directed to us? */
    for_us = (u8_t)ip4_addr_cmp(&dipaddr, netif_ip4_addr(netif));
 801903c:	68ba      	ldr	r2, [r7, #8]
 801903e:	683b      	ldr	r3, [r7, #0]
 8019040:	3304      	adds	r3, #4
 8019042:	681b      	ldr	r3, [r3, #0]
 8019044:	429a      	cmp	r2, r3
 8019046:	bf0c      	ite	eq
 8019048:	2301      	moveq	r3, #1
 801904a:	2300      	movne	r3, #0
 801904c:	b2db      	uxtb	r3, r3
 801904e:	75fb      	strb	r3, [r7, #23]
  /* ARP message directed to us?
      -> add IP address in ARP cache; assume requester wants to talk to us,
         can result in directly sending the queued packets for this host.
     ARP message not directed to us?
      ->  update the source IP address in the cache, if present */
  etharp_update_arp_entry(netif, &sipaddr, &(hdr->shwaddr),
 8019050:	693b      	ldr	r3, [r7, #16]
 8019052:	f103 0208 	add.w	r2, r3, #8
 8019056:	7dfb      	ldrb	r3, [r7, #23]
 8019058:	2b00      	cmp	r3, #0
 801905a:	d001      	beq.n	8019060 <etharp_input+0x98>
 801905c:	2301      	movs	r3, #1
 801905e:	e000      	b.n	8019062 <etharp_input+0x9a>
 8019060:	2302      	movs	r3, #2
 8019062:	f107 010c 	add.w	r1, r7, #12
 8019066:	6838      	ldr	r0, [r7, #0]
 8019068:	f7ff fed8 	bl	8018e1c <etharp_update_arp_entry>
                   for_us ? ETHARP_FLAG_TRY_HARD : ETHARP_FLAG_FIND_ONLY);

  /* now act on the message itself */
  switch (hdr->opcode) {
 801906c:	693b      	ldr	r3, [r7, #16]
 801906e:	88db      	ldrh	r3, [r3, #6]
 8019070:	b29b      	uxth	r3, r3
 8019072:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8019076:	d003      	beq.n	8019080 <etharp_input+0xb8>
 8019078:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 801907c:	d01e      	beq.n	80190bc <etharp_input+0xf4>
#endif /* (LWIP_DHCP && DHCP_DOES_ARP_CHECK) */
    break;
  default:
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_input: ARP unknown opcode type %"S16_F"\n", lwip_htons(hdr->opcode)));
    ETHARP_STATS_INC(etharp.err);
    break;
 801907e:	e020      	b.n	80190c2 <etharp_input+0xfa>
    if (for_us) {
 8019080:	7dfb      	ldrb	r3, [r7, #23]
 8019082:	2b00      	cmp	r3, #0
 8019084:	d01c      	beq.n	80190c0 <etharp_input+0xf8>
                 (struct eth_addr *)netif->hwaddr, &hdr->shwaddr,
 8019086:	683b      	ldr	r3, [r7, #0]
 8019088:	f103 0025 	add.w	r0, r3, #37	; 0x25
 801908c:	693b      	ldr	r3, [r7, #16]
 801908e:	f103 0408 	add.w	r4, r3, #8
                 (struct eth_addr *)netif->hwaddr, netif_ip4_addr(netif),
 8019092:	683b      	ldr	r3, [r7, #0]
 8019094:	f103 0525 	add.w	r5, r3, #37	; 0x25
 8019098:	683b      	ldr	r3, [r7, #0]
 801909a:	3304      	adds	r3, #4
                 &hdr->shwaddr, &sipaddr,
 801909c:	693a      	ldr	r2, [r7, #16]
 801909e:	3208      	adds	r2, #8
      etharp_raw(netif,
 80190a0:	2102      	movs	r1, #2
 80190a2:	9103      	str	r1, [sp, #12]
 80190a4:	f107 010c 	add.w	r1, r7, #12
 80190a8:	9102      	str	r1, [sp, #8]
 80190aa:	9201      	str	r2, [sp, #4]
 80190ac:	9300      	str	r3, [sp, #0]
 80190ae:	462b      	mov	r3, r5
 80190b0:	4622      	mov	r2, r4
 80190b2:	4601      	mov	r1, r0
 80190b4:	6838      	ldr	r0, [r7, #0]
 80190b6:	f000 fae3 	bl	8019680 <etharp_raw>
    break;
 80190ba:	e001      	b.n	80190c0 <etharp_input+0xf8>
    break;
 80190bc:	bf00      	nop
 80190be:	e000      	b.n	80190c2 <etharp_input+0xfa>
    break;
 80190c0:	bf00      	nop
  }
  /* free ARP packet */
  pbuf_free(p);
 80190c2:	6878      	ldr	r0, [r7, #4]
 80190c4:	f003 f8d8 	bl	801c278 <pbuf_free>
}
 80190c8:	3718      	adds	r7, #24
 80190ca:	46bd      	mov	sp, r7
 80190cc:	bdb0      	pop	{r4, r5, r7, pc}
 80190ce:	bf00      	nop
 80190d0:	080258f8 	.word	0x080258f8
 80190d4:	08025a48 	.word	0x08025a48
 80190d8:	08025970 	.word	0x08025970

080190dc <etharp_output_to_arp_index>:
/** Just a small helper function that sends a pbuf to an ethernet address
 * in the arp_table specified by the index 'arp_idx'.
 */
static err_t
etharp_output_to_arp_index(struct netif *netif, struct pbuf *q, u8_t arp_idx)
{
 80190dc:	b580      	push	{r7, lr}
 80190de:	b086      	sub	sp, #24
 80190e0:	af02      	add	r7, sp, #8
 80190e2:	60f8      	str	r0, [r7, #12]
 80190e4:	60b9      	str	r1, [r7, #8]
 80190e6:	4613      	mov	r3, r2
 80190e8:	71fb      	strb	r3, [r7, #7]
  LWIP_ASSERT("arp_table[arp_idx].state >= ETHARP_STATE_STABLE",
 80190ea:	79fa      	ldrb	r2, [r7, #7]
 80190ec:	4944      	ldr	r1, [pc, #272]	; (8019200 <etharp_output_to_arp_index+0x124>)
 80190ee:	4613      	mov	r3, r2
 80190f0:	005b      	lsls	r3, r3, #1
 80190f2:	4413      	add	r3, r2
 80190f4:	00db      	lsls	r3, r3, #3
 80190f6:	440b      	add	r3, r1
 80190f8:	3314      	adds	r3, #20
 80190fa:	781b      	ldrb	r3, [r3, #0]
 80190fc:	2b01      	cmp	r3, #1
 80190fe:	d806      	bhi.n	801910e <etharp_output_to_arp_index+0x32>
 8019100:	4b40      	ldr	r3, [pc, #256]	; (8019204 <etharp_output_to_arp_index+0x128>)
 8019102:	f240 22ed 	movw	r2, #749	; 0x2ed
 8019106:	4940      	ldr	r1, [pc, #256]	; (8019208 <etharp_output_to_arp_index+0x12c>)
 8019108:	4840      	ldr	r0, [pc, #256]	; (801920c <etharp_output_to_arp_index+0x130>)
 801910a:	f00b fa15 	bl	8024538 <iprintf>
              arp_table[arp_idx].state >= ETHARP_STATE_STABLE);
  /* if arp table entry is about to expire: re-request it,
     but only if its state is ETHARP_STATE_STABLE to prevent flooding the
     network with ARP requests if this address is used frequently. */
  if (arp_table[arp_idx].state == ETHARP_STATE_STABLE) {
 801910e:	79fa      	ldrb	r2, [r7, #7]
 8019110:	493b      	ldr	r1, [pc, #236]	; (8019200 <etharp_output_to_arp_index+0x124>)
 8019112:	4613      	mov	r3, r2
 8019114:	005b      	lsls	r3, r3, #1
 8019116:	4413      	add	r3, r2
 8019118:	00db      	lsls	r3, r3, #3
 801911a:	440b      	add	r3, r1
 801911c:	3314      	adds	r3, #20
 801911e:	781b      	ldrb	r3, [r3, #0]
 8019120:	2b02      	cmp	r3, #2
 8019122:	d153      	bne.n	80191cc <etharp_output_to_arp_index+0xf0>
    if (arp_table[arp_idx].ctime >= ARP_AGE_REREQUEST_USED_BROADCAST) {
 8019124:	79fa      	ldrb	r2, [r7, #7]
 8019126:	4936      	ldr	r1, [pc, #216]	; (8019200 <etharp_output_to_arp_index+0x124>)
 8019128:	4613      	mov	r3, r2
 801912a:	005b      	lsls	r3, r3, #1
 801912c:	4413      	add	r3, r2
 801912e:	00db      	lsls	r3, r3, #3
 8019130:	440b      	add	r3, r1
 8019132:	3312      	adds	r3, #18
 8019134:	881b      	ldrh	r3, [r3, #0]
 8019136:	f5b3 7f8e 	cmp.w	r3, #284	; 0x11c
 801913a:	d919      	bls.n	8019170 <etharp_output_to_arp_index+0x94>
      /* issue a standard request using broadcast */
      if (etharp_request(netif, &arp_table[arp_idx].ipaddr) == ERR_OK) {
 801913c:	79fa      	ldrb	r2, [r7, #7]
 801913e:	4613      	mov	r3, r2
 8019140:	005b      	lsls	r3, r3, #1
 8019142:	4413      	add	r3, r2
 8019144:	00db      	lsls	r3, r3, #3
 8019146:	4a2e      	ldr	r2, [pc, #184]	; (8019200 <etharp_output_to_arp_index+0x124>)
 8019148:	4413      	add	r3, r2
 801914a:	3304      	adds	r3, #4
 801914c:	4619      	mov	r1, r3
 801914e:	68f8      	ldr	r0, [r7, #12]
 8019150:	f000 fb44 	bl	80197dc <etharp_request>
 8019154:	4603      	mov	r3, r0
 8019156:	2b00      	cmp	r3, #0
 8019158:	d138      	bne.n	80191cc <etharp_output_to_arp_index+0xf0>
        arp_table[arp_idx].state = ETHARP_STATE_STABLE_REREQUESTING_1;
 801915a:	79fa      	ldrb	r2, [r7, #7]
 801915c:	4928      	ldr	r1, [pc, #160]	; (8019200 <etharp_output_to_arp_index+0x124>)
 801915e:	4613      	mov	r3, r2
 8019160:	005b      	lsls	r3, r3, #1
 8019162:	4413      	add	r3, r2
 8019164:	00db      	lsls	r3, r3, #3
 8019166:	440b      	add	r3, r1
 8019168:	3314      	adds	r3, #20
 801916a:	2203      	movs	r2, #3
 801916c:	701a      	strb	r2, [r3, #0]
 801916e:	e02d      	b.n	80191cc <etharp_output_to_arp_index+0xf0>
      }
    } else if (arp_table[arp_idx].ctime >= ARP_AGE_REREQUEST_USED_UNICAST) {
 8019170:	79fa      	ldrb	r2, [r7, #7]
 8019172:	4923      	ldr	r1, [pc, #140]	; (8019200 <etharp_output_to_arp_index+0x124>)
 8019174:	4613      	mov	r3, r2
 8019176:	005b      	lsls	r3, r3, #1
 8019178:	4413      	add	r3, r2
 801917a:	00db      	lsls	r3, r3, #3
 801917c:	440b      	add	r3, r1
 801917e:	3312      	adds	r3, #18
 8019180:	881b      	ldrh	r3, [r3, #0]
 8019182:	f5b3 7f87 	cmp.w	r3, #270	; 0x10e
 8019186:	d321      	bcc.n	80191cc <etharp_output_to_arp_index+0xf0>
      /* issue a unicast request (for 15 seconds) to prevent unnecessary broadcast */
      if (etharp_request_dst(netif, &arp_table[arp_idx].ipaddr, &arp_table[arp_idx].ethaddr) == ERR_OK) {
 8019188:	79fa      	ldrb	r2, [r7, #7]
 801918a:	4613      	mov	r3, r2
 801918c:	005b      	lsls	r3, r3, #1
 801918e:	4413      	add	r3, r2
 8019190:	00db      	lsls	r3, r3, #3
 8019192:	4a1b      	ldr	r2, [pc, #108]	; (8019200 <etharp_output_to_arp_index+0x124>)
 8019194:	4413      	add	r3, r2
 8019196:	1d19      	adds	r1, r3, #4
 8019198:	79fa      	ldrb	r2, [r7, #7]
 801919a:	4613      	mov	r3, r2
 801919c:	005b      	lsls	r3, r3, #1
 801919e:	4413      	add	r3, r2
 80191a0:	00db      	lsls	r3, r3, #3
 80191a2:	3308      	adds	r3, #8
 80191a4:	4a16      	ldr	r2, [pc, #88]	; (8019200 <etharp_output_to_arp_index+0x124>)
 80191a6:	4413      	add	r3, r2
 80191a8:	3304      	adds	r3, #4
 80191aa:	461a      	mov	r2, r3
 80191ac:	68f8      	ldr	r0, [r7, #12]
 80191ae:	f000 faf3 	bl	8019798 <etharp_request_dst>
 80191b2:	4603      	mov	r3, r0
 80191b4:	2b00      	cmp	r3, #0
 80191b6:	d109      	bne.n	80191cc <etharp_output_to_arp_index+0xf0>
        arp_table[arp_idx].state = ETHARP_STATE_STABLE_REREQUESTING_1;
 80191b8:	79fa      	ldrb	r2, [r7, #7]
 80191ba:	4911      	ldr	r1, [pc, #68]	; (8019200 <etharp_output_to_arp_index+0x124>)
 80191bc:	4613      	mov	r3, r2
 80191be:	005b      	lsls	r3, r3, #1
 80191c0:	4413      	add	r3, r2
 80191c2:	00db      	lsls	r3, r3, #3
 80191c4:	440b      	add	r3, r1
 80191c6:	3314      	adds	r3, #20
 80191c8:	2203      	movs	r2, #3
 80191ca:	701a      	strb	r2, [r3, #0]
      }
    }
  }

  return ethernet_output(netif, q, (struct eth_addr*)(netif->hwaddr), &arp_table[arp_idx].ethaddr, ETHTYPE_IP);
 80191cc:	68fb      	ldr	r3, [r7, #12]
 80191ce:	f103 0125 	add.w	r1, r3, #37	; 0x25
 80191d2:	79fa      	ldrb	r2, [r7, #7]
 80191d4:	4613      	mov	r3, r2
 80191d6:	005b      	lsls	r3, r3, #1
 80191d8:	4413      	add	r3, r2
 80191da:	00db      	lsls	r3, r3, #3
 80191dc:	3308      	adds	r3, #8
 80191de:	4a08      	ldr	r2, [pc, #32]	; (8019200 <etharp_output_to_arp_index+0x124>)
 80191e0:	4413      	add	r3, r2
 80191e2:	1d1a      	adds	r2, r3, #4
 80191e4:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80191e8:	9300      	str	r3, [sp, #0]
 80191ea:	4613      	mov	r3, r2
 80191ec:	460a      	mov	r2, r1
 80191ee:	68b9      	ldr	r1, [r7, #8]
 80191f0:	68f8      	ldr	r0, [r7, #12]
 80191f2:	f009 f967 	bl	80224c4 <ethernet_output>
 80191f6:	4603      	mov	r3, r0
}
 80191f8:	4618      	mov	r0, r3
 80191fa:	3710      	adds	r7, #16
 80191fc:	46bd      	mov	sp, r7
 80191fe:	bd80      	pop	{r7, pc}
 8019200:	20003f70 	.word	0x20003f70
 8019204:	080258f8 	.word	0x080258f8
 8019208:	08025a68 	.word	0x08025a68
 801920c:	08025970 	.word	0x08025970

08019210 <etharp_output>:
 * - ERR_RTE No route to destination (no gateway to external networks),
 * or the return type of either etharp_query() or ethernet_output().
 */
err_t
etharp_output(struct netif *netif, struct pbuf *q, const ip4_addr_t *ipaddr)
{
 8019210:	b580      	push	{r7, lr}
 8019212:	b08a      	sub	sp, #40	; 0x28
 8019214:	af02      	add	r7, sp, #8
 8019216:	60f8      	str	r0, [r7, #12]
 8019218:	60b9      	str	r1, [r7, #8]
 801921a:	607a      	str	r2, [r7, #4]
  const struct eth_addr *dest;
  struct eth_addr mcastaddr;
  const ip4_addr_t *dst_addr = ipaddr;
 801921c:	687b      	ldr	r3, [r7, #4]
 801921e:	61bb      	str	r3, [r7, #24]

  LWIP_ASSERT("netif != NULL", netif != NULL);
 8019220:	68fb      	ldr	r3, [r7, #12]
 8019222:	2b00      	cmp	r3, #0
 8019224:	d106      	bne.n	8019234 <etharp_output+0x24>
 8019226:	4b69      	ldr	r3, [pc, #420]	; (80193cc <etharp_output+0x1bc>)
 8019228:	f240 321b 	movw	r2, #795	; 0x31b
 801922c:	4968      	ldr	r1, [pc, #416]	; (80193d0 <etharp_output+0x1c0>)
 801922e:	4869      	ldr	r0, [pc, #420]	; (80193d4 <etharp_output+0x1c4>)
 8019230:	f00b f982 	bl	8024538 <iprintf>
  LWIP_ASSERT("q != NULL", q != NULL);
 8019234:	68bb      	ldr	r3, [r7, #8]
 8019236:	2b00      	cmp	r3, #0
 8019238:	d106      	bne.n	8019248 <etharp_output+0x38>
 801923a:	4b64      	ldr	r3, [pc, #400]	; (80193cc <etharp_output+0x1bc>)
 801923c:	f44f 7247 	mov.w	r2, #796	; 0x31c
 8019240:	4965      	ldr	r1, [pc, #404]	; (80193d8 <etharp_output+0x1c8>)
 8019242:	4864      	ldr	r0, [pc, #400]	; (80193d4 <etharp_output+0x1c4>)
 8019244:	f00b f978 	bl	8024538 <iprintf>
  LWIP_ASSERT("ipaddr != NULL", ipaddr != NULL);
 8019248:	687b      	ldr	r3, [r7, #4]
 801924a:	2b00      	cmp	r3, #0
 801924c:	d106      	bne.n	801925c <etharp_output+0x4c>
 801924e:	4b5f      	ldr	r3, [pc, #380]	; (80193cc <etharp_output+0x1bc>)
 8019250:	f240 321d 	movw	r2, #797	; 0x31d
 8019254:	4961      	ldr	r1, [pc, #388]	; (80193dc <etharp_output+0x1cc>)
 8019256:	485f      	ldr	r0, [pc, #380]	; (80193d4 <etharp_output+0x1c4>)
 8019258:	f00b f96e 	bl	8024538 <iprintf>

  /* Determine on destination hardware address. Broadcasts and multicasts
   * are special, other IP addresses are looked up in the ARP table. */

  /* broadcast destination IP address? */
  if (ip4_addr_isbroadcast(ipaddr, netif)) {
 801925c:	687b      	ldr	r3, [r7, #4]
 801925e:	681b      	ldr	r3, [r3, #0]
 8019260:	68f9      	ldr	r1, [r7, #12]
 8019262:	4618      	mov	r0, r3
 8019264:	f000 fed0 	bl	801a008 <ip4_addr_isbroadcast_u32>
 8019268:	4603      	mov	r3, r0
 801926a:	2b00      	cmp	r3, #0
 801926c:	d002      	beq.n	8019274 <etharp_output+0x64>
    /* broadcast on Ethernet also */
    dest = (const struct eth_addr *)&ethbroadcast;
 801926e:	4b5c      	ldr	r3, [pc, #368]	; (80193e0 <etharp_output+0x1d0>)
 8019270:	61fb      	str	r3, [r7, #28]
 8019272:	e09b      	b.n	80193ac <etharp_output+0x19c>
  /* multicast destination IP address? */
  } else if (ip4_addr_ismulticast(ipaddr)) {
 8019274:	687b      	ldr	r3, [r7, #4]
 8019276:	681b      	ldr	r3, [r3, #0]
 8019278:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 801927c:	2be0      	cmp	r3, #224	; 0xe0
 801927e:	d118      	bne.n	80192b2 <etharp_output+0xa2>
    /* Hash IP multicast address to MAC address.*/
    mcastaddr.addr[0] = LL_IP4_MULTICAST_ADDR_0;
 8019280:	2301      	movs	r3, #1
 8019282:	743b      	strb	r3, [r7, #16]
    mcastaddr.addr[1] = LL_IP4_MULTICAST_ADDR_1;
 8019284:	2300      	movs	r3, #0
 8019286:	747b      	strb	r3, [r7, #17]
    mcastaddr.addr[2] = LL_IP4_MULTICAST_ADDR_2;
 8019288:	235e      	movs	r3, #94	; 0x5e
 801928a:	74bb      	strb	r3, [r7, #18]
    mcastaddr.addr[3] = ip4_addr2(ipaddr) & 0x7f;
 801928c:	687b      	ldr	r3, [r7, #4]
 801928e:	3301      	adds	r3, #1
 8019290:	781b      	ldrb	r3, [r3, #0]
 8019292:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8019296:	b2db      	uxtb	r3, r3
 8019298:	74fb      	strb	r3, [r7, #19]
    mcastaddr.addr[4] = ip4_addr3(ipaddr);
 801929a:	687b      	ldr	r3, [r7, #4]
 801929c:	3302      	adds	r3, #2
 801929e:	781b      	ldrb	r3, [r3, #0]
 80192a0:	753b      	strb	r3, [r7, #20]
    mcastaddr.addr[5] = ip4_addr4(ipaddr);
 80192a2:	687b      	ldr	r3, [r7, #4]
 80192a4:	3303      	adds	r3, #3
 80192a6:	781b      	ldrb	r3, [r3, #0]
 80192a8:	757b      	strb	r3, [r7, #21]
    /* destination Ethernet address is multicast */
    dest = &mcastaddr;
 80192aa:	f107 0310 	add.w	r3, r7, #16
 80192ae:	61fb      	str	r3, [r7, #28]
 80192b0:	e07c      	b.n	80193ac <etharp_output+0x19c>
  /* unicast destination IP address? */
  } else {
    s8_t i;
    /* outside local network? if so, this can neither be a global broadcast nor
       a subnet broadcast. */
    if (!ip4_addr_netcmp(ipaddr, netif_ip4_addr(netif), netif_ip4_netmask(netif)) &&
 80192b2:	687b      	ldr	r3, [r7, #4]
 80192b4:	681a      	ldr	r2, [r3, #0]
 80192b6:	68fb      	ldr	r3, [r7, #12]
 80192b8:	3304      	adds	r3, #4
 80192ba:	681b      	ldr	r3, [r3, #0]
 80192bc:	405a      	eors	r2, r3
 80192be:	68fb      	ldr	r3, [r7, #12]
 80192c0:	3308      	adds	r3, #8
 80192c2:	681b      	ldr	r3, [r3, #0]
 80192c4:	4013      	ands	r3, r2
 80192c6:	2b00      	cmp	r3, #0
 80192c8:	d012      	beq.n	80192f0 <etharp_output+0xe0>
        !ip4_addr_islinklocal(ipaddr)) {
 80192ca:	687b      	ldr	r3, [r7, #4]
 80192cc:	681b      	ldr	r3, [r3, #0]
 80192ce:	b29b      	uxth	r3, r3
    if (!ip4_addr_netcmp(ipaddr, netif_ip4_addr(netif), netif_ip4_netmask(netif)) &&
 80192d0:	f64f 62a9 	movw	r2, #65193	; 0xfea9
 80192d4:	4293      	cmp	r3, r2
 80192d6:	d00b      	beq.n	80192f0 <etharp_output+0xe0>
        dst_addr = LWIP_HOOK_ETHARP_GET_GW(netif, ipaddr);
        if (dst_addr == NULL)
#endif /* LWIP_HOOK_ETHARP_GET_GW */
        {
          /* interface has default gateway? */
          if (!ip4_addr_isany_val(*netif_ip4_gw(netif))) {
 80192d8:	68fb      	ldr	r3, [r7, #12]
 80192da:	330c      	adds	r3, #12
 80192dc:	681b      	ldr	r3, [r3, #0]
 80192de:	2b00      	cmp	r3, #0
 80192e0:	d003      	beq.n	80192ea <etharp_output+0xda>
            /* send to hardware address of default gateway IP address */
            dst_addr = netif_ip4_gw(netif);
 80192e2:	68fb      	ldr	r3, [r7, #12]
 80192e4:	330c      	adds	r3, #12
 80192e6:	61bb      	str	r3, [r7, #24]
 80192e8:	e002      	b.n	80192f0 <etharp_output+0xe0>
          /* no default gateway available */
          } else {
            /* no route to destination error (default gateway missing) */
            return ERR_RTE;
 80192ea:	f06f 0303 	mvn.w	r3, #3
 80192ee:	e069      	b.n	80193c4 <etharp_output+0x1b4>
    if (netif->addr_hint != NULL) {
      /* per-pcb cached entry was given */
      u8_t etharp_cached_entry = *(netif->addr_hint);
      if (etharp_cached_entry < ARP_TABLE_SIZE) {
#endif /* LWIP_NETIF_HWADDRHINT */
        if ((arp_table[etharp_cached_entry].state >= ETHARP_STATE_STABLE) &&
 80192f0:	4b3c      	ldr	r3, [pc, #240]	; (80193e4 <etharp_output+0x1d4>)
 80192f2:	781b      	ldrb	r3, [r3, #0]
 80192f4:	4619      	mov	r1, r3
 80192f6:	4a3c      	ldr	r2, [pc, #240]	; (80193e8 <etharp_output+0x1d8>)
 80192f8:	460b      	mov	r3, r1
 80192fa:	005b      	lsls	r3, r3, #1
 80192fc:	440b      	add	r3, r1
 80192fe:	00db      	lsls	r3, r3, #3
 8019300:	4413      	add	r3, r2
 8019302:	3314      	adds	r3, #20
 8019304:	781b      	ldrb	r3, [r3, #0]
 8019306:	2b01      	cmp	r3, #1
 8019308:	d917      	bls.n	801933a <etharp_output+0x12a>
#if ETHARP_TABLE_MATCH_NETIF
            (arp_table[etharp_cached_entry].netif == netif) &&
#endif
            (ip4_addr_cmp(dst_addr, &arp_table[etharp_cached_entry].ipaddr))) {
 801930a:	69bb      	ldr	r3, [r7, #24]
 801930c:	681a      	ldr	r2, [r3, #0]
 801930e:	4b35      	ldr	r3, [pc, #212]	; (80193e4 <etharp_output+0x1d4>)
 8019310:	781b      	ldrb	r3, [r3, #0]
 8019312:	4618      	mov	r0, r3
 8019314:	4934      	ldr	r1, [pc, #208]	; (80193e8 <etharp_output+0x1d8>)
 8019316:	4603      	mov	r3, r0
 8019318:	005b      	lsls	r3, r3, #1
 801931a:	4403      	add	r3, r0
 801931c:	00db      	lsls	r3, r3, #3
 801931e:	440b      	add	r3, r1
 8019320:	3304      	adds	r3, #4
 8019322:	681b      	ldr	r3, [r3, #0]
        if ((arp_table[etharp_cached_entry].state >= ETHARP_STATE_STABLE) &&
 8019324:	429a      	cmp	r2, r3
 8019326:	d108      	bne.n	801933a <etharp_output+0x12a>
          /* the per-pcb-cached entry is stable and the right one! */
          ETHARP_STATS_INC(etharp.cachehit);
          return etharp_output_to_arp_index(netif, q, etharp_cached_entry);
 8019328:	4b2e      	ldr	r3, [pc, #184]	; (80193e4 <etharp_output+0x1d4>)
 801932a:	781b      	ldrb	r3, [r3, #0]
 801932c:	461a      	mov	r2, r3
 801932e:	68b9      	ldr	r1, [r7, #8]
 8019330:	68f8      	ldr	r0, [r7, #12]
 8019332:	f7ff fed3 	bl	80190dc <etharp_output_to_arp_index>
 8019336:	4603      	mov	r3, r0
 8019338:	e044      	b.n	80193c4 <etharp_output+0x1b4>
    }
#endif /* LWIP_NETIF_HWADDRHINT */

    /* find stable entry: do this here since this is a critical path for
       throughput and etharp_find_entry() is kind of slow */
    for (i = 0; i < ARP_TABLE_SIZE; i++) {
 801933a:	2300      	movs	r3, #0
 801933c:	75fb      	strb	r3, [r7, #23]
 801933e:	e02a      	b.n	8019396 <etharp_output+0x186>
      if ((arp_table[i].state >= ETHARP_STATE_STABLE) &&
 8019340:	f997 2017 	ldrsb.w	r2, [r7, #23]
 8019344:	4928      	ldr	r1, [pc, #160]	; (80193e8 <etharp_output+0x1d8>)
 8019346:	4613      	mov	r3, r2
 8019348:	005b      	lsls	r3, r3, #1
 801934a:	4413      	add	r3, r2
 801934c:	00db      	lsls	r3, r3, #3
 801934e:	440b      	add	r3, r1
 8019350:	3314      	adds	r3, #20
 8019352:	781b      	ldrb	r3, [r3, #0]
 8019354:	2b01      	cmp	r3, #1
 8019356:	d918      	bls.n	801938a <etharp_output+0x17a>
#if ETHARP_TABLE_MATCH_NETIF
          (arp_table[i].netif == netif) &&
#endif
          (ip4_addr_cmp(dst_addr, &arp_table[i].ipaddr))) {
 8019358:	69bb      	ldr	r3, [r7, #24]
 801935a:	6819      	ldr	r1, [r3, #0]
 801935c:	f997 2017 	ldrsb.w	r2, [r7, #23]
 8019360:	4821      	ldr	r0, [pc, #132]	; (80193e8 <etharp_output+0x1d8>)
 8019362:	4613      	mov	r3, r2
 8019364:	005b      	lsls	r3, r3, #1
 8019366:	4413      	add	r3, r2
 8019368:	00db      	lsls	r3, r3, #3
 801936a:	4403      	add	r3, r0
 801936c:	3304      	adds	r3, #4
 801936e:	681b      	ldr	r3, [r3, #0]
      if ((arp_table[i].state >= ETHARP_STATE_STABLE) &&
 8019370:	4299      	cmp	r1, r3
 8019372:	d10a      	bne.n	801938a <etharp_output+0x17a>
        /* found an existing, stable entry */
        ETHARP_SET_HINT(netif, i);
 8019374:	7dfa      	ldrb	r2, [r7, #23]
 8019376:	4b1b      	ldr	r3, [pc, #108]	; (80193e4 <etharp_output+0x1d4>)
 8019378:	701a      	strb	r2, [r3, #0]
        return etharp_output_to_arp_index(netif, q, i);
 801937a:	7dfb      	ldrb	r3, [r7, #23]
 801937c:	461a      	mov	r2, r3
 801937e:	68b9      	ldr	r1, [r7, #8]
 8019380:	68f8      	ldr	r0, [r7, #12]
 8019382:	f7ff feab 	bl	80190dc <etharp_output_to_arp_index>
 8019386:	4603      	mov	r3, r0
 8019388:	e01c      	b.n	80193c4 <etharp_output+0x1b4>
    for (i = 0; i < ARP_TABLE_SIZE; i++) {
 801938a:	f997 3017 	ldrsb.w	r3, [r7, #23]
 801938e:	b2db      	uxtb	r3, r3
 8019390:	3301      	adds	r3, #1
 8019392:	b2db      	uxtb	r3, r3
 8019394:	75fb      	strb	r3, [r7, #23]
 8019396:	f997 3017 	ldrsb.w	r3, [r7, #23]
 801939a:	2b09      	cmp	r3, #9
 801939c:	ddd0      	ble.n	8019340 <etharp_output+0x130>
      }
    }
    /* no stable entry found, use the (slower) query function:
       queue on destination Ethernet address belonging to ipaddr */
    return etharp_query(netif, dst_addr, q);
 801939e:	68ba      	ldr	r2, [r7, #8]
 80193a0:	69b9      	ldr	r1, [r7, #24]
 80193a2:	68f8      	ldr	r0, [r7, #12]
 80193a4:	f000 f822 	bl	80193ec <etharp_query>
 80193a8:	4603      	mov	r3, r0
 80193aa:	e00b      	b.n	80193c4 <etharp_output+0x1b4>
  }

  /* continuation for multicast/broadcast destinations */
  /* obtain source Ethernet address of the given interface */
  /* send packet directly on the link */
  return ethernet_output(netif, q, (struct eth_addr*)(netif->hwaddr), dest, ETHTYPE_IP);
 80193ac:	68fb      	ldr	r3, [r7, #12]
 80193ae:	f103 0225 	add.w	r2, r3, #37	; 0x25
 80193b2:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80193b6:	9300      	str	r3, [sp, #0]
 80193b8:	69fb      	ldr	r3, [r7, #28]
 80193ba:	68b9      	ldr	r1, [r7, #8]
 80193bc:	68f8      	ldr	r0, [r7, #12]
 80193be:	f009 f881 	bl	80224c4 <ethernet_output>
 80193c2:	4603      	mov	r3, r0
}
 80193c4:	4618      	mov	r0, r3
 80193c6:	3720      	adds	r7, #32
 80193c8:	46bd      	mov	sp, r7
 80193ca:	bd80      	pop	{r7, pc}
 80193cc:	080258f8 	.word	0x080258f8
 80193d0:	08025a48 	.word	0x08025a48
 80193d4:	08025970 	.word	0x08025970
 80193d8:	08025a98 	.word	0x08025a98
 80193dc:	08025a38 	.word	0x08025a38
 80193e0:	08029c14 	.word	0x08029c14
 80193e4:	20004060 	.word	0x20004060
 80193e8:	20003f70 	.word	0x20003f70

080193ec <etharp_query>:
 * - ERR_ARG Non-unicast address given, those will not appear in ARP cache.
 *
 */
err_t
etharp_query(struct netif *netif, const ip4_addr_t *ipaddr, struct pbuf *q)
{
 80193ec:	b580      	push	{r7, lr}
 80193ee:	b08c      	sub	sp, #48	; 0x30
 80193f0:	af02      	add	r7, sp, #8
 80193f2:	60f8      	str	r0, [r7, #12]
 80193f4:	60b9      	str	r1, [r7, #8]
 80193f6:	607a      	str	r2, [r7, #4]
  struct eth_addr * srcaddr = (struct eth_addr *)netif->hwaddr;
 80193f8:	68fb      	ldr	r3, [r7, #12]
 80193fa:	3325      	adds	r3, #37	; 0x25
 80193fc:	617b      	str	r3, [r7, #20]
  err_t result = ERR_MEM;
 80193fe:	23ff      	movs	r3, #255	; 0xff
 8019400:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  int is_new_entry = 0;
 8019404:	2300      	movs	r3, #0
 8019406:	623b      	str	r3, [r7, #32]
  s8_t i; /* ARP entry index */

  /* non-unicast address? */
  if (ip4_addr_isbroadcast(ipaddr, netif) ||
 8019408:	68bb      	ldr	r3, [r7, #8]
 801940a:	681b      	ldr	r3, [r3, #0]
 801940c:	68f9      	ldr	r1, [r7, #12]
 801940e:	4618      	mov	r0, r3
 8019410:	f000 fdfa 	bl	801a008 <ip4_addr_isbroadcast_u32>
 8019414:	4603      	mov	r3, r0
 8019416:	2b00      	cmp	r3, #0
 8019418:	d10c      	bne.n	8019434 <etharp_query+0x48>
      ip4_addr_ismulticast(ipaddr) ||
 801941a:	68bb      	ldr	r3, [r7, #8]
 801941c:	681b      	ldr	r3, [r3, #0]
 801941e:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
  if (ip4_addr_isbroadcast(ipaddr, netif) ||
 8019422:	2be0      	cmp	r3, #224	; 0xe0
 8019424:	d006      	beq.n	8019434 <etharp_query+0x48>
      ip4_addr_ismulticast(ipaddr) ||
 8019426:	68bb      	ldr	r3, [r7, #8]
 8019428:	2b00      	cmp	r3, #0
 801942a:	d003      	beq.n	8019434 <etharp_query+0x48>
      ip4_addr_isany(ipaddr)) {
 801942c:	68bb      	ldr	r3, [r7, #8]
 801942e:	681b      	ldr	r3, [r3, #0]
 8019430:	2b00      	cmp	r3, #0
 8019432:	d102      	bne.n	801943a <etharp_query+0x4e>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: will not add non-unicast IP address to ARP cache\n"));
    return ERR_ARG;
 8019434:	f06f 030f 	mvn.w	r3, #15
 8019438:	e10f      	b.n	801965a <etharp_query+0x26e>
  }

  /* find entry in ARP cache, ask to create entry if queueing packet */
  i = etharp_find_entry(ipaddr, ETHARP_FLAG_TRY_HARD, netif);
 801943a:	68fa      	ldr	r2, [r7, #12]
 801943c:	2101      	movs	r1, #1
 801943e:	68b8      	ldr	r0, [r7, #8]
 8019440:	f7ff fba2 	bl	8018b88 <etharp_find_entry>
 8019444:	4603      	mov	r3, r0
 8019446:	74fb      	strb	r3, [r7, #19]

  /* could not find or create entry? */
  if (i < 0) {
 8019448:	f997 3013 	ldrsb.w	r3, [r7, #19]
 801944c:	2b00      	cmp	r3, #0
 801944e:	da02      	bge.n	8019456 <etharp_query+0x6a>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: could not create ARP entry\n"));
    if (q) {
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: packet dropped\n"));
      ETHARP_STATS_INC(etharp.memerr);
    }
    return (err_t)i;
 8019450:	f997 3013 	ldrsb.w	r3, [r7, #19]
 8019454:	e101      	b.n	801965a <etharp_query+0x26e>
  }

  /* mark a fresh entry as pending (we just sent a request) */
  if (arp_table[i].state == ETHARP_STATE_EMPTY) {
 8019456:	f997 2013 	ldrsb.w	r2, [r7, #19]
 801945a:	4982      	ldr	r1, [pc, #520]	; (8019664 <etharp_query+0x278>)
 801945c:	4613      	mov	r3, r2
 801945e:	005b      	lsls	r3, r3, #1
 8019460:	4413      	add	r3, r2
 8019462:	00db      	lsls	r3, r3, #3
 8019464:	440b      	add	r3, r1
 8019466:	3314      	adds	r3, #20
 8019468:	781b      	ldrb	r3, [r3, #0]
 801946a:	2b00      	cmp	r3, #0
 801946c:	d117      	bne.n	801949e <etharp_query+0xb2>
    is_new_entry = 1;
 801946e:	2301      	movs	r3, #1
 8019470:	623b      	str	r3, [r7, #32]
    arp_table[i].state = ETHARP_STATE_PENDING;
 8019472:	f997 2013 	ldrsb.w	r2, [r7, #19]
 8019476:	497b      	ldr	r1, [pc, #492]	; (8019664 <etharp_query+0x278>)
 8019478:	4613      	mov	r3, r2
 801947a:	005b      	lsls	r3, r3, #1
 801947c:	4413      	add	r3, r2
 801947e:	00db      	lsls	r3, r3, #3
 8019480:	440b      	add	r3, r1
 8019482:	3314      	adds	r3, #20
 8019484:	2201      	movs	r2, #1
 8019486:	701a      	strb	r2, [r3, #0]
    /* record network interface for re-sending arp request in etharp_tmr */
    arp_table[i].netif = netif;
 8019488:	f997 2013 	ldrsb.w	r2, [r7, #19]
 801948c:	4975      	ldr	r1, [pc, #468]	; (8019664 <etharp_query+0x278>)
 801948e:	4613      	mov	r3, r2
 8019490:	005b      	lsls	r3, r3, #1
 8019492:	4413      	add	r3, r2
 8019494:	00db      	lsls	r3, r3, #3
 8019496:	440b      	add	r3, r1
 8019498:	3308      	adds	r3, #8
 801949a:	68fa      	ldr	r2, [r7, #12]
 801949c:	601a      	str	r2, [r3, #0]
  }

  /* { i is either a STABLE or (new or existing) PENDING entry } */
  LWIP_ASSERT("arp_table[i].state == PENDING or STABLE",
 801949e:	f997 2013 	ldrsb.w	r2, [r7, #19]
 80194a2:	4970      	ldr	r1, [pc, #448]	; (8019664 <etharp_query+0x278>)
 80194a4:	4613      	mov	r3, r2
 80194a6:	005b      	lsls	r3, r3, #1
 80194a8:	4413      	add	r3, r2
 80194aa:	00db      	lsls	r3, r3, #3
 80194ac:	440b      	add	r3, r1
 80194ae:	3314      	adds	r3, #20
 80194b0:	781b      	ldrb	r3, [r3, #0]
 80194b2:	2b01      	cmp	r3, #1
 80194b4:	d012      	beq.n	80194dc <etharp_query+0xf0>
 80194b6:	f997 2013 	ldrsb.w	r2, [r7, #19]
 80194ba:	496a      	ldr	r1, [pc, #424]	; (8019664 <etharp_query+0x278>)
 80194bc:	4613      	mov	r3, r2
 80194be:	005b      	lsls	r3, r3, #1
 80194c0:	4413      	add	r3, r2
 80194c2:	00db      	lsls	r3, r3, #3
 80194c4:	440b      	add	r3, r1
 80194c6:	3314      	adds	r3, #20
 80194c8:	781b      	ldrb	r3, [r3, #0]
 80194ca:	2b01      	cmp	r3, #1
 80194cc:	d806      	bhi.n	80194dc <etharp_query+0xf0>
 80194ce:	4b66      	ldr	r3, [pc, #408]	; (8019668 <etharp_query+0x27c>)
 80194d0:	f240 32c9 	movw	r2, #969	; 0x3c9
 80194d4:	4965      	ldr	r1, [pc, #404]	; (801966c <etharp_query+0x280>)
 80194d6:	4866      	ldr	r0, [pc, #408]	; (8019670 <etharp_query+0x284>)
 80194d8:	f00b f82e 	bl	8024538 <iprintf>
  ((arp_table[i].state == ETHARP_STATE_PENDING) ||
   (arp_table[i].state >= ETHARP_STATE_STABLE)));

  /* do we have a new entry? or an implicit query request? */
  if (is_new_entry || (q == NULL)) {
 80194dc:	6a3b      	ldr	r3, [r7, #32]
 80194de:	2b00      	cmp	r3, #0
 80194e0:	d102      	bne.n	80194e8 <etharp_query+0xfc>
 80194e2:	687b      	ldr	r3, [r7, #4]
 80194e4:	2b00      	cmp	r3, #0
 80194e6:	d10c      	bne.n	8019502 <etharp_query+0x116>
    /* try to resolve it; send out ARP request */
    result = etharp_request(netif, ipaddr);
 80194e8:	68b9      	ldr	r1, [r7, #8]
 80194ea:	68f8      	ldr	r0, [r7, #12]
 80194ec:	f000 f976 	bl	80197dc <etharp_request>
 80194f0:	4603      	mov	r3, r0
 80194f2:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
      /* ARP request couldn't be sent */
      /* We don't re-send arp request in etharp_tmr, but we still queue packets,
         since this failure could be temporary, and the next packet calling
         etharp_query again could lead to sending the queued packets. */
    }
    if (q == NULL) {
 80194f6:	687b      	ldr	r3, [r7, #4]
 80194f8:	2b00      	cmp	r3, #0
 80194fa:	d102      	bne.n	8019502 <etharp_query+0x116>
      return result;
 80194fc:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8019500:	e0ab      	b.n	801965a <etharp_query+0x26e>
    }
  }

  /* packet given? */
  LWIP_ASSERT("q != NULL", q != NULL);
 8019502:	687b      	ldr	r3, [r7, #4]
 8019504:	2b00      	cmp	r3, #0
 8019506:	d106      	bne.n	8019516 <etharp_query+0x12a>
 8019508:	4b57      	ldr	r3, [pc, #348]	; (8019668 <etharp_query+0x27c>)
 801950a:	f240 32db 	movw	r2, #987	; 0x3db
 801950e:	4959      	ldr	r1, [pc, #356]	; (8019674 <etharp_query+0x288>)
 8019510:	4857      	ldr	r0, [pc, #348]	; (8019670 <etharp_query+0x284>)
 8019512:	f00b f811 	bl	8024538 <iprintf>
  /* stable entry? */
  if (arp_table[i].state >= ETHARP_STATE_STABLE) {
 8019516:	f997 2013 	ldrsb.w	r2, [r7, #19]
 801951a:	4952      	ldr	r1, [pc, #328]	; (8019664 <etharp_query+0x278>)
 801951c:	4613      	mov	r3, r2
 801951e:	005b      	lsls	r3, r3, #1
 8019520:	4413      	add	r3, r2
 8019522:	00db      	lsls	r3, r3, #3
 8019524:	440b      	add	r3, r1
 8019526:	3314      	adds	r3, #20
 8019528:	781b      	ldrb	r3, [r3, #0]
 801952a:	2b01      	cmp	r3, #1
 801952c:	d919      	bls.n	8019562 <etharp_query+0x176>
    /* we have a valid IP->Ethernet address mapping */
    ETHARP_SET_HINT(netif, i);
 801952e:	7cfa      	ldrb	r2, [r7, #19]
 8019530:	4b51      	ldr	r3, [pc, #324]	; (8019678 <etharp_query+0x28c>)
 8019532:	701a      	strb	r2, [r3, #0]
    /* send the packet */
    result = ethernet_output(netif, q, srcaddr, &(arp_table[i].ethaddr), ETHTYPE_IP);
 8019534:	f997 2013 	ldrsb.w	r2, [r7, #19]
 8019538:	4613      	mov	r3, r2
 801953a:	005b      	lsls	r3, r3, #1
 801953c:	4413      	add	r3, r2
 801953e:	00db      	lsls	r3, r3, #3
 8019540:	3308      	adds	r3, #8
 8019542:	4a48      	ldr	r2, [pc, #288]	; (8019664 <etharp_query+0x278>)
 8019544:	4413      	add	r3, r2
 8019546:	1d1a      	adds	r2, r3, #4
 8019548:	f44f 6300 	mov.w	r3, #2048	; 0x800
 801954c:	9300      	str	r3, [sp, #0]
 801954e:	4613      	mov	r3, r2
 8019550:	697a      	ldr	r2, [r7, #20]
 8019552:	6879      	ldr	r1, [r7, #4]
 8019554:	68f8      	ldr	r0, [r7, #12]
 8019556:	f008 ffb5 	bl	80224c4 <ethernet_output>
 801955a:	4603      	mov	r3, r0
 801955c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8019560:	e079      	b.n	8019656 <etharp_query+0x26a>
  /* pending entry? (either just created or already pending */
  } else if (arp_table[i].state == ETHARP_STATE_PENDING) {
 8019562:	f997 2013 	ldrsb.w	r2, [r7, #19]
 8019566:	493f      	ldr	r1, [pc, #252]	; (8019664 <etharp_query+0x278>)
 8019568:	4613      	mov	r3, r2
 801956a:	005b      	lsls	r3, r3, #1
 801956c:	4413      	add	r3, r2
 801956e:	00db      	lsls	r3, r3, #3
 8019570:	440b      	add	r3, r1
 8019572:	3314      	adds	r3, #20
 8019574:	781b      	ldrb	r3, [r3, #0]
 8019576:	2b01      	cmp	r3, #1
 8019578:	d16d      	bne.n	8019656 <etharp_query+0x26a>
    /* entry is still pending, queue the given packet 'q' */
    struct pbuf *p;
    int copy_needed = 0;
 801957a:	2300      	movs	r3, #0
 801957c:	61bb      	str	r3, [r7, #24]
    /* IF q includes a PBUF_REF, PBUF_POOL or PBUF_RAM, we have no choice but
     * to copy the whole queue into a new PBUF_RAM (see bug #11400)
     * PBUF_ROMs can be left as they are, since ROM must not get changed. */
    p = q;
 801957e:	687b      	ldr	r3, [r7, #4]
 8019580:	61fb      	str	r3, [r7, #28]
    while (p) {
 8019582:	e01a      	b.n	80195ba <etharp_query+0x1ce>
      LWIP_ASSERT("no packet queues allowed!", (p->len != p->tot_len) || (p->next == 0));
 8019584:	69fb      	ldr	r3, [r7, #28]
 8019586:	895a      	ldrh	r2, [r3, #10]
 8019588:	69fb      	ldr	r3, [r7, #28]
 801958a:	891b      	ldrh	r3, [r3, #8]
 801958c:	429a      	cmp	r2, r3
 801958e:	d10a      	bne.n	80195a6 <etharp_query+0x1ba>
 8019590:	69fb      	ldr	r3, [r7, #28]
 8019592:	681b      	ldr	r3, [r3, #0]
 8019594:	2b00      	cmp	r3, #0
 8019596:	d006      	beq.n	80195a6 <etharp_query+0x1ba>
 8019598:	4b33      	ldr	r3, [pc, #204]	; (8019668 <etharp_query+0x27c>)
 801959a:	f44f 727b 	mov.w	r2, #1004	; 0x3ec
 801959e:	4937      	ldr	r1, [pc, #220]	; (801967c <etharp_query+0x290>)
 80195a0:	4833      	ldr	r0, [pc, #204]	; (8019670 <etharp_query+0x284>)
 80195a2:	f00a ffc9 	bl	8024538 <iprintf>
      if (p->type != PBUF_ROM) {
 80195a6:	69fb      	ldr	r3, [r7, #28]
 80195a8:	7b1b      	ldrb	r3, [r3, #12]
 80195aa:	2b01      	cmp	r3, #1
 80195ac:	d002      	beq.n	80195b4 <etharp_query+0x1c8>
        copy_needed = 1;
 80195ae:	2301      	movs	r3, #1
 80195b0:	61bb      	str	r3, [r7, #24]
        break;
 80195b2:	e005      	b.n	80195c0 <etharp_query+0x1d4>
      }
      p = p->next;
 80195b4:	69fb      	ldr	r3, [r7, #28]
 80195b6:	681b      	ldr	r3, [r3, #0]
 80195b8:	61fb      	str	r3, [r7, #28]
    while (p) {
 80195ba:	69fb      	ldr	r3, [r7, #28]
 80195bc:	2b00      	cmp	r3, #0
 80195be:	d1e1      	bne.n	8019584 <etharp_query+0x198>
    }
    if (copy_needed) {
 80195c0:	69bb      	ldr	r3, [r7, #24]
 80195c2:	2b00      	cmp	r3, #0
 80195c4:	d017      	beq.n	80195f6 <etharp_query+0x20a>
      /* copy the whole packet into new pbufs */
      p = pbuf_alloc(PBUF_LINK, p->tot_len, PBUF_RAM);
 80195c6:	69fb      	ldr	r3, [r7, #28]
 80195c8:	891b      	ldrh	r3, [r3, #8]
 80195ca:	2200      	movs	r2, #0
 80195cc:	4619      	mov	r1, r3
 80195ce:	2002      	movs	r0, #2
 80195d0:	f002 fae0 	bl	801bb94 <pbuf_alloc>
 80195d4:	61f8      	str	r0, [r7, #28]
      if (p != NULL) {
 80195d6:	69fb      	ldr	r3, [r7, #28]
 80195d8:	2b00      	cmp	r3, #0
 80195da:	d011      	beq.n	8019600 <etharp_query+0x214>
        if (pbuf_copy(p, q) != ERR_OK) {
 80195dc:	6879      	ldr	r1, [r7, #4]
 80195de:	69f8      	ldr	r0, [r7, #28]
 80195e0:	f002 ff7a 	bl	801c4d8 <pbuf_copy>
 80195e4:	4603      	mov	r3, r0
 80195e6:	2b00      	cmp	r3, #0
 80195e8:	d00a      	beq.n	8019600 <etharp_query+0x214>
          pbuf_free(p);
 80195ea:	69f8      	ldr	r0, [r7, #28]
 80195ec:	f002 fe44 	bl	801c278 <pbuf_free>
          p = NULL;
 80195f0:	2300      	movs	r3, #0
 80195f2:	61fb      	str	r3, [r7, #28]
 80195f4:	e004      	b.n	8019600 <etharp_query+0x214>
        }
      }
    } else {
      /* referencing the old pbuf is enough */
      p = q;
 80195f6:	687b      	ldr	r3, [r7, #4]
 80195f8:	61fb      	str	r3, [r7, #28]
      pbuf_ref(p);
 80195fa:	69f8      	ldr	r0, [r7, #28]
 80195fc:	f002 feee 	bl	801c3dc <pbuf_ref>
    }
    /* packet could be taken over? */
    if (p != NULL) {
 8019600:	69fb      	ldr	r3, [r7, #28]
 8019602:	2b00      	cmp	r3, #0
 8019604:	d024      	beq.n	8019650 <etharp_query+0x264>
        LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: could not queue a copy of PBUF_REF packet %p (out of memory)\n", (void *)q));
        result = ERR_MEM;
      }
#else /* ARP_QUEUEING */
      /* always queue one packet per ARP request only, freeing a previously queued packet */
      if (arp_table[i].q != NULL) {
 8019606:	f997 2013 	ldrsb.w	r2, [r7, #19]
 801960a:	4916      	ldr	r1, [pc, #88]	; (8019664 <etharp_query+0x278>)
 801960c:	4613      	mov	r3, r2
 801960e:	005b      	lsls	r3, r3, #1
 8019610:	4413      	add	r3, r2
 8019612:	00db      	lsls	r3, r3, #3
 8019614:	440b      	add	r3, r1
 8019616:	681b      	ldr	r3, [r3, #0]
 8019618:	2b00      	cmp	r3, #0
 801961a:	d00b      	beq.n	8019634 <etharp_query+0x248>
        LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: dropped previously queued packet %p for ARP entry %"S16_F"\n", (void *)q, (s16_t)i));
        pbuf_free(arp_table[i].q);
 801961c:	f997 2013 	ldrsb.w	r2, [r7, #19]
 8019620:	4910      	ldr	r1, [pc, #64]	; (8019664 <etharp_query+0x278>)
 8019622:	4613      	mov	r3, r2
 8019624:	005b      	lsls	r3, r3, #1
 8019626:	4413      	add	r3, r2
 8019628:	00db      	lsls	r3, r3, #3
 801962a:	440b      	add	r3, r1
 801962c:	681b      	ldr	r3, [r3, #0]
 801962e:	4618      	mov	r0, r3
 8019630:	f002 fe22 	bl	801c278 <pbuf_free>
      }
      arp_table[i].q = p;
 8019634:	f997 2013 	ldrsb.w	r2, [r7, #19]
 8019638:	490a      	ldr	r1, [pc, #40]	; (8019664 <etharp_query+0x278>)
 801963a:	4613      	mov	r3, r2
 801963c:	005b      	lsls	r3, r3, #1
 801963e:	4413      	add	r3, r2
 8019640:	00db      	lsls	r3, r3, #3
 8019642:	440b      	add	r3, r1
 8019644:	69fa      	ldr	r2, [r7, #28]
 8019646:	601a      	str	r2, [r3, #0]
      result = ERR_OK;
 8019648:	2300      	movs	r3, #0
 801964a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 801964e:	e002      	b.n	8019656 <etharp_query+0x26a>
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: queued packet %p on ARP entry %"S16_F"\n", (void *)q, (s16_t)i));
#endif /* ARP_QUEUEING */
    } else {
      ETHARP_STATS_INC(etharp.memerr);
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: could not queue a copy of PBUF_REF packet %p (out of memory)\n", (void *)q));
      result = ERR_MEM;
 8019650:	23ff      	movs	r3, #255	; 0xff
 8019652:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    }
  }
  return result;
 8019656:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
}
 801965a:	4618      	mov	r0, r3
 801965c:	3728      	adds	r7, #40	; 0x28
 801965e:	46bd      	mov	sp, r7
 8019660:	bd80      	pop	{r7, pc}
 8019662:	bf00      	nop
 8019664:	20003f70 	.word	0x20003f70
 8019668:	080258f8 	.word	0x080258f8
 801966c:	08025aa4 	.word	0x08025aa4
 8019670:	08025970 	.word	0x08025970
 8019674:	08025a98 	.word	0x08025a98
 8019678:	20004060 	.word	0x20004060
 801967c:	08025acc 	.word	0x08025acc

08019680 <etharp_raw>:
etharp_raw(struct netif *netif, const struct eth_addr *ethsrc_addr,
           const struct eth_addr *ethdst_addr,
           const struct eth_addr *hwsrc_addr, const ip4_addr_t *ipsrc_addr,
           const struct eth_addr *hwdst_addr, const ip4_addr_t *ipdst_addr,
           const u16_t opcode)
{
 8019680:	b580      	push	{r7, lr}
 8019682:	b08a      	sub	sp, #40	; 0x28
 8019684:	af02      	add	r7, sp, #8
 8019686:	60f8      	str	r0, [r7, #12]
 8019688:	60b9      	str	r1, [r7, #8]
 801968a:	607a      	str	r2, [r7, #4]
 801968c:	603b      	str	r3, [r7, #0]
  struct pbuf *p;
  err_t result = ERR_OK;
 801968e:	2300      	movs	r3, #0
 8019690:	77fb      	strb	r3, [r7, #31]
  struct etharp_hdr *hdr;

  LWIP_ASSERT("netif != NULL", netif != NULL);
 8019692:	68fb      	ldr	r3, [r7, #12]
 8019694:	2b00      	cmp	r3, #0
 8019696:	d106      	bne.n	80196a6 <etharp_raw+0x26>
 8019698:	4b3a      	ldr	r3, [pc, #232]	; (8019784 <etharp_raw+0x104>)
 801969a:	f44f 628b 	mov.w	r2, #1112	; 0x458
 801969e:	493a      	ldr	r1, [pc, #232]	; (8019788 <etharp_raw+0x108>)
 80196a0:	483a      	ldr	r0, [pc, #232]	; (801978c <etharp_raw+0x10c>)
 80196a2:	f00a ff49 	bl	8024538 <iprintf>

  /* allocate a pbuf for the outgoing ARP request packet */
  p = pbuf_alloc(PBUF_LINK, SIZEOF_ETHARP_HDR, PBUF_RAM);
 80196a6:	2200      	movs	r2, #0
 80196a8:	211c      	movs	r1, #28
 80196aa:	2002      	movs	r0, #2
 80196ac:	f002 fa72 	bl	801bb94 <pbuf_alloc>
 80196b0:	61b8      	str	r0, [r7, #24]
  /* could allocate a pbuf for an ARP request? */
  if (p == NULL) {
 80196b2:	69bb      	ldr	r3, [r7, #24]
 80196b4:	2b00      	cmp	r3, #0
 80196b6:	d102      	bne.n	80196be <etharp_raw+0x3e>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS,
      ("etharp_raw: could not allocate pbuf for ARP request.\n"));
    ETHARP_STATS_INC(etharp.memerr);
    return ERR_MEM;
 80196b8:	f04f 33ff 	mov.w	r3, #4294967295
 80196bc:	e05d      	b.n	801977a <etharp_raw+0xfa>
  }
  LWIP_ASSERT("check that first pbuf can hold struct etharp_hdr",
 80196be:	69bb      	ldr	r3, [r7, #24]
 80196c0:	895b      	ldrh	r3, [r3, #10]
 80196c2:	2b1b      	cmp	r3, #27
 80196c4:	d806      	bhi.n	80196d4 <etharp_raw+0x54>
 80196c6:	4b2f      	ldr	r3, [pc, #188]	; (8019784 <etharp_raw+0x104>)
 80196c8:	f240 4264 	movw	r2, #1124	; 0x464
 80196cc:	4930      	ldr	r1, [pc, #192]	; (8019790 <etharp_raw+0x110>)
 80196ce:	482f      	ldr	r0, [pc, #188]	; (801978c <etharp_raw+0x10c>)
 80196d0:	f00a ff32 	bl	8024538 <iprintf>
              (p->len >= SIZEOF_ETHARP_HDR));

  hdr = (struct etharp_hdr *)p->payload;
 80196d4:	69bb      	ldr	r3, [r7, #24]
 80196d6:	685b      	ldr	r3, [r3, #4]
 80196d8:	617b      	str	r3, [r7, #20]
  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_raw: sending raw ARP packet.\n"));
  hdr->opcode = lwip_htons(opcode);
 80196da:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 80196dc:	4618      	mov	r0, r3
 80196de:	f7ff f93b 	bl	8018958 <lwip_htons>
 80196e2:	4603      	mov	r3, r0
 80196e4:	461a      	mov	r2, r3
 80196e6:	697b      	ldr	r3, [r7, #20]
 80196e8:	80da      	strh	r2, [r3, #6]

  LWIP_ASSERT("netif->hwaddr_len must be the same as ETH_HWADDR_LEN for etharp!",
 80196ea:	68fb      	ldr	r3, [r7, #12]
 80196ec:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 80196f0:	2b06      	cmp	r3, #6
 80196f2:	d006      	beq.n	8019702 <etharp_raw+0x82>
 80196f4:	4b23      	ldr	r3, [pc, #140]	; (8019784 <etharp_raw+0x104>)
 80196f6:	f240 426b 	movw	r2, #1131	; 0x46b
 80196fa:	4926      	ldr	r1, [pc, #152]	; (8019794 <etharp_raw+0x114>)
 80196fc:	4823      	ldr	r0, [pc, #140]	; (801978c <etharp_raw+0x10c>)
 80196fe:	f00a ff1b 	bl	8024538 <iprintf>
              (netif->hwaddr_len == ETH_HWADDR_LEN));

  /* Write the ARP MAC-Addresses */
  ETHADDR16_COPY(&hdr->shwaddr, hwsrc_addr);
 8019702:	697b      	ldr	r3, [r7, #20]
 8019704:	3308      	adds	r3, #8
 8019706:	2206      	movs	r2, #6
 8019708:	6839      	ldr	r1, [r7, #0]
 801970a:	4618      	mov	r0, r3
 801970c:	f00b faf5 	bl	8024cfa <memcpy>
  ETHADDR16_COPY(&hdr->dhwaddr, hwdst_addr);
 8019710:	697b      	ldr	r3, [r7, #20]
 8019712:	3312      	adds	r3, #18
 8019714:	2206      	movs	r2, #6
 8019716:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8019718:	4618      	mov	r0, r3
 801971a:	f00b faee 	bl	8024cfa <memcpy>
  /* Copy struct ip4_addr2 to aligned ip4_addr, to support compilers without
   * structure packing. */
  IPADDR2_COPY(&hdr->sipaddr, ipsrc_addr);
 801971e:	697b      	ldr	r3, [r7, #20]
 8019720:	330e      	adds	r3, #14
 8019722:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8019724:	6812      	ldr	r2, [r2, #0]
 8019726:	601a      	str	r2, [r3, #0]
  IPADDR2_COPY(&hdr->dipaddr, ipdst_addr);
 8019728:	697b      	ldr	r3, [r7, #20]
 801972a:	3318      	adds	r3, #24
 801972c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 801972e:	6812      	ldr	r2, [r2, #0]
 8019730:	601a      	str	r2, [r3, #0]

  hdr->hwtype = PP_HTONS(HWTYPE_ETHERNET);
 8019732:	697b      	ldr	r3, [r7, #20]
 8019734:	2200      	movs	r2, #0
 8019736:	701a      	strb	r2, [r3, #0]
 8019738:	2200      	movs	r2, #0
 801973a:	f042 0201 	orr.w	r2, r2, #1
 801973e:	705a      	strb	r2, [r3, #1]
  hdr->proto = PP_HTONS(ETHTYPE_IP);
 8019740:	697b      	ldr	r3, [r7, #20]
 8019742:	2200      	movs	r2, #0
 8019744:	f042 0208 	orr.w	r2, r2, #8
 8019748:	709a      	strb	r2, [r3, #2]
 801974a:	2200      	movs	r2, #0
 801974c:	70da      	strb	r2, [r3, #3]
  /* set hwlen and protolen */
  hdr->hwlen = ETH_HWADDR_LEN;
 801974e:	697b      	ldr	r3, [r7, #20]
 8019750:	2206      	movs	r2, #6
 8019752:	711a      	strb	r2, [r3, #4]
  hdr->protolen = sizeof(ip4_addr_t);
 8019754:	697b      	ldr	r3, [r7, #20]
 8019756:	2204      	movs	r2, #4
 8019758:	715a      	strb	r2, [r3, #5]
  if(ip4_addr_islinklocal(ipsrc_addr)) {
    ethernet_output(netif, p, ethsrc_addr, &ethbroadcast, ETHTYPE_ARP);
  } else
#endif /* LWIP_AUTOIP */
  {
    ethernet_output(netif, p, ethsrc_addr, ethdst_addr, ETHTYPE_ARP);
 801975a:	f640 0306 	movw	r3, #2054	; 0x806
 801975e:	9300      	str	r3, [sp, #0]
 8019760:	687b      	ldr	r3, [r7, #4]
 8019762:	68ba      	ldr	r2, [r7, #8]
 8019764:	69b9      	ldr	r1, [r7, #24]
 8019766:	68f8      	ldr	r0, [r7, #12]
 8019768:	f008 feac 	bl	80224c4 <ethernet_output>
  }

  ETHARP_STATS_INC(etharp.xmit);
  /* free ARP query packet */
  pbuf_free(p);
 801976c:	69b8      	ldr	r0, [r7, #24]
 801976e:	f002 fd83 	bl	801c278 <pbuf_free>
  p = NULL;
 8019772:	2300      	movs	r3, #0
 8019774:	61bb      	str	r3, [r7, #24]
  /* could not allocate pbuf for ARP request */

  return result;
 8019776:	f997 301f 	ldrsb.w	r3, [r7, #31]
}
 801977a:	4618      	mov	r0, r3
 801977c:	3720      	adds	r7, #32
 801977e:	46bd      	mov	sp, r7
 8019780:	bd80      	pop	{r7, pc}
 8019782:	bf00      	nop
 8019784:	080258f8 	.word	0x080258f8
 8019788:	08025a48 	.word	0x08025a48
 801978c:	08025970 	.word	0x08025970
 8019790:	08025ae8 	.word	0x08025ae8
 8019794:	08025b1c 	.word	0x08025b1c

08019798 <etharp_request_dst>:
 *         ERR_MEM if the ARP packet couldn't be allocated
 *         any other err_t on failure
 */
static err_t
etharp_request_dst(struct netif *netif, const ip4_addr_t *ipaddr, const struct eth_addr* hw_dst_addr)
{
 8019798:	b580      	push	{r7, lr}
 801979a:	b088      	sub	sp, #32
 801979c:	af04      	add	r7, sp, #16
 801979e:	60f8      	str	r0, [r7, #12]
 80197a0:	60b9      	str	r1, [r7, #8]
 80197a2:	607a      	str	r2, [r7, #4]
  return etharp_raw(netif, (struct eth_addr *)netif->hwaddr, hw_dst_addr,
 80197a4:	68fb      	ldr	r3, [r7, #12]
 80197a6:	f103 0125 	add.w	r1, r3, #37	; 0x25
                    (struct eth_addr *)netif->hwaddr, netif_ip4_addr(netif), &ethzero,
 80197aa:	68fb      	ldr	r3, [r7, #12]
 80197ac:	f103 0025 	add.w	r0, r3, #37	; 0x25
 80197b0:	68fb      	ldr	r3, [r7, #12]
 80197b2:	3304      	adds	r3, #4
  return etharp_raw(netif, (struct eth_addr *)netif->hwaddr, hw_dst_addr,
 80197b4:	2201      	movs	r2, #1
 80197b6:	9203      	str	r2, [sp, #12]
 80197b8:	68ba      	ldr	r2, [r7, #8]
 80197ba:	9202      	str	r2, [sp, #8]
 80197bc:	4a06      	ldr	r2, [pc, #24]	; (80197d8 <etharp_request_dst+0x40>)
 80197be:	9201      	str	r2, [sp, #4]
 80197c0:	9300      	str	r3, [sp, #0]
 80197c2:	4603      	mov	r3, r0
 80197c4:	687a      	ldr	r2, [r7, #4]
 80197c6:	68f8      	ldr	r0, [r7, #12]
 80197c8:	f7ff ff5a 	bl	8019680 <etharp_raw>
 80197cc:	4603      	mov	r3, r0
                    ipaddr, ARP_REQUEST);
}
 80197ce:	4618      	mov	r0, r3
 80197d0:	3710      	adds	r7, #16
 80197d2:	46bd      	mov	sp, r7
 80197d4:	bd80      	pop	{r7, pc}
 80197d6:	bf00      	nop
 80197d8:	08029c1c 	.word	0x08029c1c

080197dc <etharp_request>:
 *         ERR_MEM if the ARP packet couldn't be allocated
 *         any other err_t on failure
 */
err_t
etharp_request(struct netif *netif, const ip4_addr_t *ipaddr)
{
 80197dc:	b580      	push	{r7, lr}
 80197de:	b082      	sub	sp, #8
 80197e0:	af00      	add	r7, sp, #0
 80197e2:	6078      	str	r0, [r7, #4]
 80197e4:	6039      	str	r1, [r7, #0]
  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_request: sending ARP request.\n"));
  return etharp_request_dst(netif, ipaddr, &ethbroadcast);
 80197e6:	4a05      	ldr	r2, [pc, #20]	; (80197fc <etharp_request+0x20>)
 80197e8:	6839      	ldr	r1, [r7, #0]
 80197ea:	6878      	ldr	r0, [r7, #4]
 80197ec:	f7ff ffd4 	bl	8019798 <etharp_request_dst>
 80197f0:	4603      	mov	r3, r0
}
 80197f2:	4618      	mov	r0, r3
 80197f4:	3708      	adds	r7, #8
 80197f6:	46bd      	mov	sp, r7
 80197f8:	bd80      	pop	{r7, pc}
 80197fa:	bf00      	nop
 80197fc:	08029c14 	.word	0x08029c14

08019800 <icmp_input>:
 * @param p the icmp echo request packet, p->payload pointing to the icmp header
 * @param inp the netif on which this packet was received
 */
void
icmp_input(struct pbuf *p, struct netif *inp)
{
 8019800:	b580      	push	{r7, lr}
 8019802:	b08e      	sub	sp, #56	; 0x38
 8019804:	af04      	add	r7, sp, #16
 8019806:	6078      	str	r0, [r7, #4]
 8019808:	6039      	str	r1, [r7, #0]
  const ip4_addr_t* src;

  ICMP_STATS_INC(icmp.recv);
  MIB2_STATS_INC(mib2.icmpinmsgs);

  iphdr_in = ip4_current_header();
 801980a:	4b7a      	ldr	r3, [pc, #488]	; (80199f4 <icmp_input+0x1f4>)
 801980c:	689b      	ldr	r3, [r3, #8]
 801980e:	627b      	str	r3, [r7, #36]	; 0x24
  hlen = IPH_HL(iphdr_in) * 4;
 8019810:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8019812:	781b      	ldrb	r3, [r3, #0]
 8019814:	b29b      	uxth	r3, r3
 8019816:	f003 030f 	and.w	r3, r3, #15
 801981a:	b29b      	uxth	r3, r3
 801981c:	009b      	lsls	r3, r3, #2
 801981e:	847b      	strh	r3, [r7, #34]	; 0x22
  if (hlen < IP_HLEN) {
 8019820:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8019822:	2b13      	cmp	r3, #19
 8019824:	f240 80d1 	bls.w	80199ca <icmp_input+0x1ca>
    LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: short IP header (%"S16_F" bytes) received\n", hlen));
    goto lenerr;
  }
  if (p->len < sizeof(u16_t)*2) {
 8019828:	687b      	ldr	r3, [r7, #4]
 801982a:	895b      	ldrh	r3, [r3, #10]
 801982c:	2b03      	cmp	r3, #3
 801982e:	f240 80ce 	bls.w	80199ce <icmp_input+0x1ce>
    LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: short ICMP (%"U16_F" bytes) received\n", p->tot_len));
    goto lenerr;
  }

  type = *((u8_t *)p->payload);
 8019832:	687b      	ldr	r3, [r7, #4]
 8019834:	685b      	ldr	r3, [r3, #4]
 8019836:	781b      	ldrb	r3, [r3, #0]
 8019838:	f887 3021 	strb.w	r3, [r7, #33]	; 0x21
#ifdef LWIP_DEBUG
  code = *(((u8_t *)p->payload)+1);
#endif /* LWIP_DEBUG */
  switch (type) {
 801983c:	f897 3021 	ldrb.w	r3, [r7, #33]	; 0x21
 8019840:	2b00      	cmp	r3, #0
 8019842:	f000 80bb 	beq.w	80199bc <icmp_input+0x1bc>
 8019846:	2b08      	cmp	r3, #8
 8019848:	f040 80bb 	bne.w	80199c2 <icmp_input+0x1c2>
       (as obviously, an echo request has been sent, too). */
    MIB2_STATS_INC(mib2.icmpinechoreps);
    break;
  case ICMP_ECHO:
    MIB2_STATS_INC(mib2.icmpinechos);
    src = ip4_current_dest_addr();
 801984c:	4b6a      	ldr	r3, [pc, #424]	; (80199f8 <icmp_input+0x1f8>)
 801984e:	61fb      	str	r3, [r7, #28]
    /* multicast destination address? */
    if (ip4_addr_ismulticast(ip4_current_dest_addr())) {
 8019850:	4b68      	ldr	r3, [pc, #416]	; (80199f4 <icmp_input+0x1f4>)
 8019852:	695b      	ldr	r3, [r3, #20]
 8019854:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8019858:	2be0      	cmp	r3, #224	; 0xe0
 801985a:	f000 80bf 	beq.w	80199dc <icmp_input+0x1dc>
      LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: Not echoing to multicast pings\n"));
      goto icmperr;
#endif /* LWIP_MULTICAST_PING */
    }
    /* broadcast destination address? */
    if (ip4_addr_isbroadcast(ip4_current_dest_addr(), ip_current_netif())) {
 801985e:	4b65      	ldr	r3, [pc, #404]	; (80199f4 <icmp_input+0x1f4>)
 8019860:	695a      	ldr	r2, [r3, #20]
 8019862:	4b64      	ldr	r3, [pc, #400]	; (80199f4 <icmp_input+0x1f4>)
 8019864:	681b      	ldr	r3, [r3, #0]
 8019866:	4619      	mov	r1, r3
 8019868:	4610      	mov	r0, r2
 801986a:	f000 fbcd 	bl	801a008 <ip4_addr_isbroadcast_u32>
 801986e:	4603      	mov	r3, r0
 8019870:	2b00      	cmp	r3, #0
 8019872:	f040 80b5 	bne.w	80199e0 <icmp_input+0x1e0>
      LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: Not echoing to broadcast pings\n"));
      goto icmperr;
#endif /* LWIP_BROADCAST_PING */
    }
    LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: ping\n"));
    if (p->tot_len < sizeof(struct icmp_echo_hdr)) {
 8019876:	687b      	ldr	r3, [r7, #4]
 8019878:	891b      	ldrh	r3, [r3, #8]
 801987a:	2b07      	cmp	r3, #7
 801987c:	f240 80a9 	bls.w	80199d2 <icmp_input+0x1d2>
        return;
      }
    }
#endif
#if LWIP_ICMP_ECHO_CHECK_INPUT_PBUF_LEN
    if (pbuf_header(p, (s16_t)(hlen + PBUF_LINK_HLEN + PBUF_LINK_ENCAPSULATION_HLEN))) {
 8019880:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8019882:	330e      	adds	r3, #14
 8019884:	b29b      	uxth	r3, r3
 8019886:	b21b      	sxth	r3, r3
 8019888:	4619      	mov	r1, r3
 801988a:	6878      	ldr	r0, [r7, #4]
 801988c:	f002 fcd0 	bl	801c230 <pbuf_header>
 8019890:	4603      	mov	r3, r0
 8019892:	2b00      	cmp	r3, #0
 8019894:	d046      	beq.n	8019924 <icmp_input+0x124>
      /* p is not big enough to contain link headers
       * allocate a new one and copy p into it
       */
      struct pbuf *r;
      /* allocate new packet buffer with space for link headers */
      r = pbuf_alloc(PBUF_LINK, p->tot_len + hlen, PBUF_RAM);
 8019896:	687b      	ldr	r3, [r7, #4]
 8019898:	891a      	ldrh	r2, [r3, #8]
 801989a:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 801989c:	4413      	add	r3, r2
 801989e:	b29b      	uxth	r3, r3
 80198a0:	2200      	movs	r2, #0
 80198a2:	4619      	mov	r1, r3
 80198a4:	2002      	movs	r0, #2
 80198a6:	f002 f975 	bl	801bb94 <pbuf_alloc>
 80198aa:	61b8      	str	r0, [r7, #24]
      if (r == NULL) {
 80198ac:	69bb      	ldr	r3, [r7, #24]
 80198ae:	2b00      	cmp	r3, #0
 80198b0:	f000 8098 	beq.w	80199e4 <icmp_input+0x1e4>
        LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: allocating new pbuf failed\n"));
        goto icmperr;
      }
      if (r->len < hlen + sizeof(struct icmp_echo_hdr)) {
 80198b4:	69bb      	ldr	r3, [r7, #24]
 80198b6:	895b      	ldrh	r3, [r3, #10]
 80198b8:	461a      	mov	r2, r3
 80198ba:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 80198bc:	3308      	adds	r3, #8
 80198be:	429a      	cmp	r2, r3
 80198c0:	d203      	bcs.n	80198ca <icmp_input+0xca>
        LWIP_DEBUGF(ICMP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("first pbuf cannot hold the ICMP header"));
        pbuf_free(r);
 80198c2:	69b8      	ldr	r0, [r7, #24]
 80198c4:	f002 fcd8 	bl	801c278 <pbuf_free>
        goto icmperr;
 80198c8:	e08d      	b.n	80199e6 <icmp_input+0x1e6>
      }
      /* copy the ip header */
      MEMCPY(r->payload, iphdr_in, hlen);
 80198ca:	69bb      	ldr	r3, [r7, #24]
 80198cc:	685b      	ldr	r3, [r3, #4]
 80198ce:	8c7a      	ldrh	r2, [r7, #34]	; 0x22
 80198d0:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80198d2:	4618      	mov	r0, r3
 80198d4:	f00b fa11 	bl	8024cfa <memcpy>
      /* switch r->payload back to icmp header (cannot fail) */
      if (pbuf_header(r, (s16_t)-hlen)) {
 80198d8:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 80198da:	425b      	negs	r3, r3
 80198dc:	b29b      	uxth	r3, r3
 80198de:	b21b      	sxth	r3, r3
 80198e0:	4619      	mov	r1, r3
 80198e2:	69b8      	ldr	r0, [r7, #24]
 80198e4:	f002 fca4 	bl	801c230 <pbuf_header>
 80198e8:	4603      	mov	r3, r0
 80198ea:	2b00      	cmp	r3, #0
 80198ec:	d009      	beq.n	8019902 <icmp_input+0x102>
        LWIP_ASSERT("icmp_input: moving r->payload to icmp header failed\n", 0);
 80198ee:	4b43      	ldr	r3, [pc, #268]	; (80199fc <icmp_input+0x1fc>)
 80198f0:	22af      	movs	r2, #175	; 0xaf
 80198f2:	4943      	ldr	r1, [pc, #268]	; (8019a00 <icmp_input+0x200>)
 80198f4:	4843      	ldr	r0, [pc, #268]	; (8019a04 <icmp_input+0x204>)
 80198f6:	f00a fe1f 	bl	8024538 <iprintf>
        pbuf_free(r);
 80198fa:	69b8      	ldr	r0, [r7, #24]
 80198fc:	f002 fcbc 	bl	801c278 <pbuf_free>
        goto icmperr;
 8019900:	e071      	b.n	80199e6 <icmp_input+0x1e6>
      }
      /* copy the rest of the packet without ip header */
      if (pbuf_copy(r, p) != ERR_OK) {
 8019902:	6879      	ldr	r1, [r7, #4]
 8019904:	69b8      	ldr	r0, [r7, #24]
 8019906:	f002 fde7 	bl	801c4d8 <pbuf_copy>
 801990a:	4603      	mov	r3, r0
 801990c:	2b00      	cmp	r3, #0
 801990e:	d003      	beq.n	8019918 <icmp_input+0x118>
        LWIP_DEBUGF(ICMP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("icmp_input: copying to new pbuf failed"));
        pbuf_free(r);
 8019910:	69b8      	ldr	r0, [r7, #24]
 8019912:	f002 fcb1 	bl	801c278 <pbuf_free>
        goto icmperr;
 8019916:	e066      	b.n	80199e6 <icmp_input+0x1e6>
      }
      /* free the original p */
      pbuf_free(p);
 8019918:	6878      	ldr	r0, [r7, #4]
 801991a:	f002 fcad 	bl	801c278 <pbuf_free>
      /* we now have an identical copy of p that has room for link headers */
      p = r;
 801991e:	69bb      	ldr	r3, [r7, #24]
 8019920:	607b      	str	r3, [r7, #4]
 8019922:	e015      	b.n	8019950 <icmp_input+0x150>
    } else {
      /* restore p->payload to point to icmp header (cannot fail) */
      if (pbuf_header(p, -(s16_t)(hlen + PBUF_LINK_HLEN + PBUF_LINK_ENCAPSULATION_HLEN))) {
 8019924:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8019926:	f1c3 23ff 	rsb	r3, r3, #4278255360	; 0xff00ff00
 801992a:	f503 037f 	add.w	r3, r3, #16711680	; 0xff0000
 801992e:	33f2      	adds	r3, #242	; 0xf2
 8019930:	b29b      	uxth	r3, r3
 8019932:	b21b      	sxth	r3, r3
 8019934:	4619      	mov	r1, r3
 8019936:	6878      	ldr	r0, [r7, #4]
 8019938:	f002 fc7a 	bl	801c230 <pbuf_header>
 801993c:	4603      	mov	r3, r0
 801993e:	2b00      	cmp	r3, #0
 8019940:	d006      	beq.n	8019950 <icmp_input+0x150>
        LWIP_ASSERT("icmp_input: restoring original p->payload failed\n", 0);
 8019942:	4b2e      	ldr	r3, [pc, #184]	; (80199fc <icmp_input+0x1fc>)
 8019944:	22c0      	movs	r2, #192	; 0xc0
 8019946:	4930      	ldr	r1, [pc, #192]	; (8019a08 <icmp_input+0x208>)
 8019948:	482e      	ldr	r0, [pc, #184]	; (8019a04 <icmp_input+0x204>)
 801994a:	f00a fdf5 	bl	8024538 <iprintf>
        goto icmperr;
 801994e:	e04a      	b.n	80199e6 <icmp_input+0x1e6>
    }
#endif /* LWIP_ICMP_ECHO_CHECK_INPUT_PBUF_LEN */
    /* At this point, all checks are OK. */
    /* We generate an answer by switching the dest and src ip addresses,
     * setting the icmp type to ECHO_RESPONSE and updating the checksum. */
    iecho = (struct icmp_echo_hdr *)p->payload;
 8019950:	687b      	ldr	r3, [r7, #4]
 8019952:	685b      	ldr	r3, [r3, #4]
 8019954:	617b      	str	r3, [r7, #20]
    if (pbuf_header(p, (s16_t)hlen)) {
 8019956:	f9b7 3022 	ldrsh.w	r3, [r7, #34]	; 0x22
 801995a:	4619      	mov	r1, r3
 801995c:	6878      	ldr	r0, [r7, #4]
 801995e:	f002 fc67 	bl	801c230 <pbuf_header>
 8019962:	4603      	mov	r3, r0
 8019964:	2b00      	cmp	r3, #0
 8019966:	d12b      	bne.n	80199c0 <icmp_input+0x1c0>
      LWIP_DEBUGF(ICMP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("Can't move over header in packet"));
    } else {
      err_t ret;
      struct ip_hdr *iphdr = (struct ip_hdr*)p->payload;
 8019968:	687b      	ldr	r3, [r7, #4]
 801996a:	685b      	ldr	r3, [r3, #4]
 801996c:	613b      	str	r3, [r7, #16]
      ip4_addr_copy(iphdr->src, *src);
 801996e:	69fb      	ldr	r3, [r7, #28]
 8019970:	681a      	ldr	r2, [r3, #0]
 8019972:	693b      	ldr	r3, [r7, #16]
 8019974:	60da      	str	r2, [r3, #12]
      ip4_addr_copy(iphdr->dest, *ip4_current_src_addr());
 8019976:	4b1f      	ldr	r3, [pc, #124]	; (80199f4 <icmp_input+0x1f4>)
 8019978:	691a      	ldr	r2, [r3, #16]
 801997a:	693b      	ldr	r3, [r7, #16]
 801997c:	611a      	str	r2, [r3, #16]
      ICMPH_TYPE_SET(iecho, ICMP_ER);
 801997e:	697b      	ldr	r3, [r7, #20]
 8019980:	2200      	movs	r2, #0
 8019982:	701a      	strb	r2, [r3, #0]
      else {
        iecho->chksum = 0;
      }
#endif /* LWIP_CHECKSUM_CTRL_PER_NETIF */
#else /* CHECKSUM_GEN_ICMP */
      iecho->chksum = 0;
 8019984:	697b      	ldr	r3, [r7, #20]
 8019986:	2200      	movs	r2, #0
 8019988:	709a      	strb	r2, [r3, #2]
 801998a:	2200      	movs	r2, #0
 801998c:	70da      	strb	r2, [r3, #3]
#endif /* CHECKSUM_GEN_ICMP */

      /* Set the correct TTL and recalculate the header checksum. */
      IPH_TTL_SET(iphdr, ICMP_TTL);
 801998e:	693b      	ldr	r3, [r7, #16]
 8019990:	22ff      	movs	r2, #255	; 0xff
 8019992:	721a      	strb	r2, [r3, #8]
      IPH_CHKSUM_SET(iphdr, 0);
 8019994:	693b      	ldr	r3, [r7, #16]
 8019996:	2200      	movs	r2, #0
 8019998:	729a      	strb	r2, [r3, #10]
 801999a:	2200      	movs	r2, #0
 801999c:	72da      	strb	r2, [r3, #11]
      MIB2_STATS_INC(mib2.icmpoutmsgs);
      /* increase number of echo replies attempted to send */
      MIB2_STATS_INC(mib2.icmpoutechoreps);

      /* send an ICMP packet */
      ret = ip4_output_if(p, src, LWIP_IP_HDRINCL,
 801999e:	683b      	ldr	r3, [r7, #0]
 80199a0:	9302      	str	r3, [sp, #8]
 80199a2:	2301      	movs	r3, #1
 80199a4:	9301      	str	r3, [sp, #4]
 80199a6:	2300      	movs	r3, #0
 80199a8:	9300      	str	r3, [sp, #0]
 80199aa:	23ff      	movs	r3, #255	; 0xff
 80199ac:	2200      	movs	r2, #0
 80199ae:	69f9      	ldr	r1, [r7, #28]
 80199b0:	6878      	ldr	r0, [r7, #4]
 80199b2:	f000 fa57 	bl	8019e64 <ip4_output_if>
 80199b6:	4603      	mov	r3, r0
 80199b8:	73fb      	strb	r3, [r7, #15]
                   ICMP_TTL, 0, IP_PROTO_ICMP, inp);
      if (ret != ERR_OK) {
        LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: ip_output_if returned an error: %s\n", lwip_strerr(ret)));
      }
    }
    break;
 80199ba:	e001      	b.n	80199c0 <icmp_input+0x1c0>
    break;
 80199bc:	bf00      	nop
 80199be:	e000      	b.n	80199c2 <icmp_input+0x1c2>
    break;
 80199c0:	bf00      	nop
    LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: ICMP type %"S16_F" code %"S16_F" not supported.\n",
                (s16_t)type, (s16_t)code));
    ICMP_STATS_INC(icmp.proterr);
    ICMP_STATS_INC(icmp.drop);
  }
  pbuf_free(p);
 80199c2:	6878      	ldr	r0, [r7, #4]
 80199c4:	f002 fc58 	bl	801c278 <pbuf_free>
  return;
 80199c8:	e011      	b.n	80199ee <icmp_input+0x1ee>
    goto lenerr;
 80199ca:	bf00      	nop
 80199cc:	e002      	b.n	80199d4 <icmp_input+0x1d4>
    goto lenerr;
 80199ce:	bf00      	nop
 80199d0:	e000      	b.n	80199d4 <icmp_input+0x1d4>
      goto lenerr;
 80199d2:	bf00      	nop
lenerr:
  pbuf_free(p);
 80199d4:	6878      	ldr	r0, [r7, #4]
 80199d6:	f002 fc4f 	bl	801c278 <pbuf_free>
  ICMP_STATS_INC(icmp.lenerr);
  MIB2_STATS_INC(mib2.icmpinerrors);
  return;
 80199da:	e008      	b.n	80199ee <icmp_input+0x1ee>
      goto icmperr;
 80199dc:	bf00      	nop
 80199de:	e002      	b.n	80199e6 <icmp_input+0x1e6>
      goto icmperr;
 80199e0:	bf00      	nop
 80199e2:	e000      	b.n	80199e6 <icmp_input+0x1e6>
        goto icmperr;
 80199e4:	bf00      	nop
#if LWIP_ICMP_ECHO_CHECK_INPUT_PBUF_LEN || !LWIP_MULTICAST_PING || !LWIP_BROADCAST_PING
icmperr:
  pbuf_free(p);
 80199e6:	6878      	ldr	r0, [r7, #4]
 80199e8:	f002 fc46 	bl	801c278 <pbuf_free>
  ICMP_STATS_INC(icmp.err);
  MIB2_STATS_INC(mib2.icmpinerrors);
  return;
 80199ec:	bf00      	nop
#endif /* LWIP_ICMP_ECHO_CHECK_INPUT_PBUF_LEN || !LWIP_MULTICAST_PING || !LWIP_BROADCAST_PING */
}
 80199ee:	3728      	adds	r7, #40	; 0x28
 80199f0:	46bd      	mov	sp, r7
 80199f2:	bd80      	pop	{r7, pc}
 80199f4:	20004478 	.word	0x20004478
 80199f8:	2000448c 	.word	0x2000448c
 80199fc:	08025b60 	.word	0x08025b60
 8019a00:	08025b98 	.word	0x08025b98
 8019a04:	08025bd0 	.word	0x08025bd0
 8019a08:	08025bf8 	.word	0x08025bf8

08019a0c <icmp_dest_unreach>:
 *          p->payload pointing to the IP header
 * @param t type of the 'unreachable' packet
 */
void
icmp_dest_unreach(struct pbuf *p, enum icmp_dur_type t)
{
 8019a0c:	b580      	push	{r7, lr}
 8019a0e:	b082      	sub	sp, #8
 8019a10:	af00      	add	r7, sp, #0
 8019a12:	6078      	str	r0, [r7, #4]
 8019a14:	460b      	mov	r3, r1
 8019a16:	70fb      	strb	r3, [r7, #3]
  MIB2_STATS_INC(mib2.icmpoutdestunreachs);
  icmp_send_response(p, ICMP_DUR, t);
 8019a18:	78fb      	ldrb	r3, [r7, #3]
 8019a1a:	461a      	mov	r2, r3
 8019a1c:	2103      	movs	r1, #3
 8019a1e:	6878      	ldr	r0, [r7, #4]
 8019a20:	f000 f814 	bl	8019a4c <icmp_send_response>
}
 8019a24:	bf00      	nop
 8019a26:	3708      	adds	r7, #8
 8019a28:	46bd      	mov	sp, r7
 8019a2a:	bd80      	pop	{r7, pc}

08019a2c <icmp_time_exceeded>:
 *          p->payload pointing to the IP header
 * @param t type of the 'time exceeded' packet
 */
void
icmp_time_exceeded(struct pbuf *p, enum icmp_te_type t)
{
 8019a2c:	b580      	push	{r7, lr}
 8019a2e:	b082      	sub	sp, #8
 8019a30:	af00      	add	r7, sp, #0
 8019a32:	6078      	str	r0, [r7, #4]
 8019a34:	460b      	mov	r3, r1
 8019a36:	70fb      	strb	r3, [r7, #3]
  MIB2_STATS_INC(mib2.icmpouttimeexcds);
  icmp_send_response(p, ICMP_TE, t);
 8019a38:	78fb      	ldrb	r3, [r7, #3]
 8019a3a:	461a      	mov	r2, r3
 8019a3c:	210b      	movs	r1, #11
 8019a3e:	6878      	ldr	r0, [r7, #4]
 8019a40:	f000 f804 	bl	8019a4c <icmp_send_response>
}
 8019a44:	bf00      	nop
 8019a46:	3708      	adds	r7, #8
 8019a48:	46bd      	mov	sp, r7
 8019a4a:	bd80      	pop	{r7, pc}

08019a4c <icmp_send_response>:
 * @param type Type of the ICMP header
 * @param code Code of the ICMP header
 */
static void
icmp_send_response(struct pbuf *p, u8_t type, u8_t code)
{
 8019a4c:	b580      	push	{r7, lr}
 8019a4e:	b08c      	sub	sp, #48	; 0x30
 8019a50:	af04      	add	r7, sp, #16
 8019a52:	6078      	str	r0, [r7, #4]
 8019a54:	460b      	mov	r3, r1
 8019a56:	70fb      	strb	r3, [r7, #3]
 8019a58:	4613      	mov	r3, r2
 8019a5a:	70bb      	strb	r3, [r7, #2]

  /* increase number of messages attempted to send */
  MIB2_STATS_INC(mib2.icmpoutmsgs);

  /* ICMP header + IP header + 8 bytes of data */
  q = pbuf_alloc(PBUF_IP, sizeof(struct icmp_echo_hdr) + IP_HLEN + ICMP_DEST_UNREACH_DATASIZE,
 8019a5c:	2200      	movs	r2, #0
 8019a5e:	2124      	movs	r1, #36	; 0x24
 8019a60:	2001      	movs	r0, #1
 8019a62:	f002 f897 	bl	801bb94 <pbuf_alloc>
 8019a66:	61f8      	str	r0, [r7, #28]
                 PBUF_RAM);
  if (q == NULL) {
 8019a68:	69fb      	ldr	r3, [r7, #28]
 8019a6a:	2b00      	cmp	r3, #0
 8019a6c:	d04c      	beq.n	8019b08 <icmp_send_response+0xbc>
    LWIP_DEBUGF(ICMP_DEBUG, ("icmp_time_exceeded: failed to allocate pbuf for ICMP packet.\n"));
    MIB2_STATS_INC(mib2.icmpouterrors);
    return;
  }
  LWIP_ASSERT("check that first pbuf can hold icmp message",
 8019a6e:	69fb      	ldr	r3, [r7, #28]
 8019a70:	895b      	ldrh	r3, [r3, #10]
 8019a72:	2b23      	cmp	r3, #35	; 0x23
 8019a74:	d806      	bhi.n	8019a84 <icmp_send_response+0x38>
 8019a76:	4b26      	ldr	r3, [pc, #152]	; (8019b10 <icmp_send_response+0xc4>)
 8019a78:	f44f 72b1 	mov.w	r2, #354	; 0x162
 8019a7c:	4925      	ldr	r1, [pc, #148]	; (8019b14 <icmp_send_response+0xc8>)
 8019a7e:	4826      	ldr	r0, [pc, #152]	; (8019b18 <icmp_send_response+0xcc>)
 8019a80:	f00a fd5a 	bl	8024538 <iprintf>
             (q->len >= (sizeof(struct icmp_echo_hdr) + IP_HLEN + ICMP_DEST_UNREACH_DATASIZE)));

  iphdr = (struct ip_hdr *)p->payload;
 8019a84:	687b      	ldr	r3, [r7, #4]
 8019a86:	685b      	ldr	r3, [r3, #4]
 8019a88:	61bb      	str	r3, [r7, #24]
  ip4_addr_debug_print_val(ICMP_DEBUG, iphdr->src);
  LWIP_DEBUGF(ICMP_DEBUG, (" to "));
  ip4_addr_debug_print_val(ICMP_DEBUG, iphdr->dest);
  LWIP_DEBUGF(ICMP_DEBUG, ("\n"));

  icmphdr = (struct icmp_echo_hdr *)q->payload;
 8019a8a:	69fb      	ldr	r3, [r7, #28]
 8019a8c:	685b      	ldr	r3, [r3, #4]
 8019a8e:	617b      	str	r3, [r7, #20]
  icmphdr->type = type;
 8019a90:	697b      	ldr	r3, [r7, #20]
 8019a92:	78fa      	ldrb	r2, [r7, #3]
 8019a94:	701a      	strb	r2, [r3, #0]
  icmphdr->code = code;
 8019a96:	697b      	ldr	r3, [r7, #20]
 8019a98:	78ba      	ldrb	r2, [r7, #2]
 8019a9a:	705a      	strb	r2, [r3, #1]
  icmphdr->id = 0;
 8019a9c:	697b      	ldr	r3, [r7, #20]
 8019a9e:	2200      	movs	r2, #0
 8019aa0:	711a      	strb	r2, [r3, #4]
 8019aa2:	2200      	movs	r2, #0
 8019aa4:	715a      	strb	r2, [r3, #5]
  icmphdr->seqno = 0;
 8019aa6:	697b      	ldr	r3, [r7, #20]
 8019aa8:	2200      	movs	r2, #0
 8019aaa:	719a      	strb	r2, [r3, #6]
 8019aac:	2200      	movs	r2, #0
 8019aae:	71da      	strb	r2, [r3, #7]

  /* copy fields from original packet */
  SMEMCPY((u8_t *)q->payload + sizeof(struct icmp_echo_hdr), (u8_t *)p->payload,
 8019ab0:	69fb      	ldr	r3, [r7, #28]
 8019ab2:	685b      	ldr	r3, [r3, #4]
 8019ab4:	f103 0008 	add.w	r0, r3, #8
 8019ab8:	687b      	ldr	r3, [r7, #4]
 8019aba:	685b      	ldr	r3, [r3, #4]
 8019abc:	221c      	movs	r2, #28
 8019abe:	4619      	mov	r1, r3
 8019ac0:	f00b f91b 	bl	8024cfa <memcpy>
          IP_HLEN + ICMP_DEST_UNREACH_DATASIZE);

  ip4_addr_copy(iphdr_src, iphdr->src);
 8019ac4:	69bb      	ldr	r3, [r7, #24]
 8019ac6:	68db      	ldr	r3, [r3, #12]
 8019ac8:	60fb      	str	r3, [r7, #12]
    ip4_addr_t iphdr_dst;
    ip4_addr_copy(iphdr_dst, iphdr->dest);
    netif = ip4_route_src(&iphdr_src, &iphdr_dst);
  }
#else
  netif = ip4_route(&iphdr_src);
 8019aca:	f107 030c 	add.w	r3, r7, #12
 8019ace:	4618      	mov	r0, r3
 8019ad0:	f000 f824 	bl	8019b1c <ip4_route>
 8019ad4:	6138      	str	r0, [r7, #16]
#endif
  if (netif != NULL) {
 8019ad6:	693b      	ldr	r3, [r7, #16]
 8019ad8:	2b00      	cmp	r3, #0
 8019ada:	d011      	beq.n	8019b00 <icmp_send_response+0xb4>
    /* calculate checksum */
    icmphdr->chksum = 0;
 8019adc:	697b      	ldr	r3, [r7, #20]
 8019ade:	2200      	movs	r2, #0
 8019ae0:	709a      	strb	r2, [r3, #2]
 8019ae2:	2200      	movs	r2, #0
 8019ae4:	70da      	strb	r2, [r3, #3]
    IF__NETIF_CHECKSUM_ENABLED(netif, NETIF_CHECKSUM_GEN_ICMP) {
      icmphdr->chksum = inet_chksum(icmphdr, q->len);
    }
#endif
    ICMP_STATS_INC(icmp.xmit);
    ip4_output_if(q, NULL, &iphdr_src, ICMP_TTL, 0, IP_PROTO_ICMP, netif);
 8019ae6:	f107 020c 	add.w	r2, r7, #12
 8019aea:	693b      	ldr	r3, [r7, #16]
 8019aec:	9302      	str	r3, [sp, #8]
 8019aee:	2301      	movs	r3, #1
 8019af0:	9301      	str	r3, [sp, #4]
 8019af2:	2300      	movs	r3, #0
 8019af4:	9300      	str	r3, [sp, #0]
 8019af6:	23ff      	movs	r3, #255	; 0xff
 8019af8:	2100      	movs	r1, #0
 8019afa:	69f8      	ldr	r0, [r7, #28]
 8019afc:	f000 f9b2 	bl	8019e64 <ip4_output_if>
  }
  pbuf_free(q);
 8019b00:	69f8      	ldr	r0, [r7, #28]
 8019b02:	f002 fbb9 	bl	801c278 <pbuf_free>
 8019b06:	e000      	b.n	8019b0a <icmp_send_response+0xbe>
    return;
 8019b08:	bf00      	nop
}
 8019b0a:	3720      	adds	r7, #32
 8019b0c:	46bd      	mov	sp, r7
 8019b0e:	bd80      	pop	{r7, pc}
 8019b10:	08025b60 	.word	0x08025b60
 8019b14:	08025c2c 	.word	0x08025c2c
 8019b18:	08025bd0 	.word	0x08025bd0

08019b1c <ip4_route>:
 * @param dest the destination IP address for which to find the route
 * @return the netif on which to send to reach dest
 */
struct netif *
ip4_route(const ip4_addr_t *dest)
{
 8019b1c:	b480      	push	{r7}
 8019b1e:	b085      	sub	sp, #20
 8019b20:	af00      	add	r7, sp, #0
 8019b22:	6078      	str	r0, [r7, #4]
    return ip4_default_multicast_netif;
  }
#endif /* LWIP_MULTICAST_TX_OPTIONS */

  /* iterate through netifs */
  for (netif = netif_list; netif != NULL; netif = netif->next) {
 8019b24:	4b2f      	ldr	r3, [pc, #188]	; (8019be4 <ip4_route+0xc8>)
 8019b26:	681b      	ldr	r3, [r3, #0]
 8019b28:	60fb      	str	r3, [r7, #12]
 8019b2a:	e033      	b.n	8019b94 <ip4_route+0x78>
    /* is the netif up, does it have a link and a valid address? */
    if (netif_is_up(netif) && netif_is_link_up(netif) && !ip4_addr_isany_val(*netif_ip4_addr(netif))) {
 8019b2c:	68fb      	ldr	r3, [r7, #12]
 8019b2e:	f893 302b 	ldrb.w	r3, [r3, #43]	; 0x2b
 8019b32:	f003 0301 	and.w	r3, r3, #1
 8019b36:	2b00      	cmp	r3, #0
 8019b38:	d029      	beq.n	8019b8e <ip4_route+0x72>
 8019b3a:	68fb      	ldr	r3, [r7, #12]
 8019b3c:	f893 302b 	ldrb.w	r3, [r3, #43]	; 0x2b
 8019b40:	f003 0304 	and.w	r3, r3, #4
 8019b44:	2b00      	cmp	r3, #0
 8019b46:	d022      	beq.n	8019b8e <ip4_route+0x72>
 8019b48:	68fb      	ldr	r3, [r7, #12]
 8019b4a:	3304      	adds	r3, #4
 8019b4c:	681b      	ldr	r3, [r3, #0]
 8019b4e:	2b00      	cmp	r3, #0
 8019b50:	d01d      	beq.n	8019b8e <ip4_route+0x72>
      /* network mask matches? */
      if (ip4_addr_netcmp(dest, netif_ip4_addr(netif), netif_ip4_netmask(netif))) {
 8019b52:	687b      	ldr	r3, [r7, #4]
 8019b54:	681a      	ldr	r2, [r3, #0]
 8019b56:	68fb      	ldr	r3, [r7, #12]
 8019b58:	3304      	adds	r3, #4
 8019b5a:	681b      	ldr	r3, [r3, #0]
 8019b5c:	405a      	eors	r2, r3
 8019b5e:	68fb      	ldr	r3, [r7, #12]
 8019b60:	3308      	adds	r3, #8
 8019b62:	681b      	ldr	r3, [r3, #0]
 8019b64:	4013      	ands	r3, r2
 8019b66:	2b00      	cmp	r3, #0
 8019b68:	d101      	bne.n	8019b6e <ip4_route+0x52>
        /* return netif on which to forward IP packet */
        return netif;
 8019b6a:	68fb      	ldr	r3, [r7, #12]
 8019b6c:	e033      	b.n	8019bd6 <ip4_route+0xba>
      }
      /* gateway matches on a non broadcast interface? (i.e. peer in a point to point interface) */
      if (((netif->flags & NETIF_FLAG_BROADCAST) == 0) && ip4_addr_cmp(dest, netif_ip4_gw(netif))) {
 8019b6e:	68fb      	ldr	r3, [r7, #12]
 8019b70:	f893 302b 	ldrb.w	r3, [r3, #43]	; 0x2b
 8019b74:	f003 0302 	and.w	r3, r3, #2
 8019b78:	2b00      	cmp	r3, #0
 8019b7a:	d108      	bne.n	8019b8e <ip4_route+0x72>
 8019b7c:	687b      	ldr	r3, [r7, #4]
 8019b7e:	681a      	ldr	r2, [r3, #0]
 8019b80:	68fb      	ldr	r3, [r7, #12]
 8019b82:	330c      	adds	r3, #12
 8019b84:	681b      	ldr	r3, [r3, #0]
 8019b86:	429a      	cmp	r2, r3
 8019b88:	d101      	bne.n	8019b8e <ip4_route+0x72>
        /* return netif on which to forward IP packet */
        return netif;
 8019b8a:	68fb      	ldr	r3, [r7, #12]
 8019b8c:	e023      	b.n	8019bd6 <ip4_route+0xba>
  for (netif = netif_list; netif != NULL; netif = netif->next) {
 8019b8e:	68fb      	ldr	r3, [r7, #12]
 8019b90:	681b      	ldr	r3, [r3, #0]
 8019b92:	60fb      	str	r3, [r7, #12]
 8019b94:	68fb      	ldr	r3, [r7, #12]
 8019b96:	2b00      	cmp	r3, #0
 8019b98:	d1c8      	bne.n	8019b2c <ip4_route+0x10>
  if (netif != NULL) {
    return netif;
  }
#endif

  if ((netif_default == NULL) || !netif_is_up(netif_default) || !netif_is_link_up(netif_default) ||
 8019b9a:	4b13      	ldr	r3, [pc, #76]	; (8019be8 <ip4_route+0xcc>)
 8019b9c:	681b      	ldr	r3, [r3, #0]
 8019b9e:	2b00      	cmp	r3, #0
 8019ba0:	d015      	beq.n	8019bce <ip4_route+0xb2>
 8019ba2:	4b11      	ldr	r3, [pc, #68]	; (8019be8 <ip4_route+0xcc>)
 8019ba4:	681b      	ldr	r3, [r3, #0]
 8019ba6:	f893 302b 	ldrb.w	r3, [r3, #43]	; 0x2b
 8019baa:	f003 0301 	and.w	r3, r3, #1
 8019bae:	2b00      	cmp	r3, #0
 8019bb0:	d00d      	beq.n	8019bce <ip4_route+0xb2>
 8019bb2:	4b0d      	ldr	r3, [pc, #52]	; (8019be8 <ip4_route+0xcc>)
 8019bb4:	681b      	ldr	r3, [r3, #0]
 8019bb6:	f893 302b 	ldrb.w	r3, [r3, #43]	; 0x2b
 8019bba:	f003 0304 	and.w	r3, r3, #4
 8019bbe:	2b00      	cmp	r3, #0
 8019bc0:	d005      	beq.n	8019bce <ip4_route+0xb2>
      ip4_addr_isany_val(*netif_ip4_addr(netif_default))) {
 8019bc2:	4b09      	ldr	r3, [pc, #36]	; (8019be8 <ip4_route+0xcc>)
 8019bc4:	681b      	ldr	r3, [r3, #0]
 8019bc6:	3304      	adds	r3, #4
 8019bc8:	681b      	ldr	r3, [r3, #0]
  if ((netif_default == NULL) || !netif_is_up(netif_default) || !netif_is_link_up(netif_default) ||
 8019bca:	2b00      	cmp	r3, #0
 8019bcc:	d101      	bne.n	8019bd2 <ip4_route+0xb6>
       If this is not good enough for you, use LWIP_HOOK_IP4_ROUTE() */
    LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("ip4_route: No route to %"U16_F".%"U16_F".%"U16_F".%"U16_F"\n",
      ip4_addr1_16(dest), ip4_addr2_16(dest), ip4_addr3_16(dest), ip4_addr4_16(dest)));
    IP_STATS_INC(ip.rterr);
    MIB2_STATS_INC(mib2.ipoutnoroutes);
    return NULL;
 8019bce:	2300      	movs	r3, #0
 8019bd0:	e001      	b.n	8019bd6 <ip4_route+0xba>
  }

  return netif_default;
 8019bd2:	4b05      	ldr	r3, [pc, #20]	; (8019be8 <ip4_route+0xcc>)
 8019bd4:	681b      	ldr	r3, [r3, #0]
}
 8019bd6:	4618      	mov	r0, r3
 8019bd8:	3714      	adds	r7, #20
 8019bda:	46bd      	mov	sp, r7
 8019bdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8019be0:	4770      	bx	lr
 8019be2:	bf00      	nop
 8019be4:	20008a90 	.word	0x20008a90
 8019be8:	20008a94 	.word	0x20008a94

08019bec <ip4_input>:
 * @return ERR_OK if the packet was processed (could return ERR_* if it wasn't
 *         processed, but currently always returns ERR_OK)
 */
err_t
ip4_input(struct pbuf *p, struct netif *inp)
{
 8019bec:	b580      	push	{r7, lr}
 8019bee:	b086      	sub	sp, #24
 8019bf0:	af00      	add	r7, sp, #0
 8019bf2:	6078      	str	r0, [r7, #4]
 8019bf4:	6039      	str	r1, [r7, #0]

  IP_STATS_INC(ip.recv);
  MIB2_STATS_INC(mib2.ipinreceives);

  /* identify the IP header */
  iphdr = (struct ip_hdr *)p->payload;
 8019bf6:	687b      	ldr	r3, [r7, #4]
 8019bf8:	685b      	ldr	r3, [r3, #4]
 8019bfa:	617b      	str	r3, [r7, #20]
  if (IPH_V(iphdr) != 4) {
 8019bfc:	697b      	ldr	r3, [r7, #20]
 8019bfe:	781b      	ldrb	r3, [r3, #0]
 8019c00:	091b      	lsrs	r3, r3, #4
 8019c02:	b2db      	uxtb	r3, r3
 8019c04:	2b04      	cmp	r3, #4
 8019c06:	d004      	beq.n	8019c12 <ip4_input+0x26>
    LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_LEVEL_WARNING, ("IP packet dropped due to bad version number %"U16_F"\n", (u16_t)IPH_V(iphdr)));
    ip4_debug_print(p);
    pbuf_free(p);
 8019c08:	6878      	ldr	r0, [r7, #4]
 8019c0a:	f002 fb35 	bl	801c278 <pbuf_free>
    IP_STATS_INC(ip.err);
    IP_STATS_INC(ip.drop);
    MIB2_STATS_INC(mib2.ipinhdrerrors);
    return ERR_OK;
 8019c0e:	2300      	movs	r3, #0
 8019c10:	e120      	b.n	8019e54 <ip4_input+0x268>
    return ERR_OK;
  }
#endif

  /* obtain IP header length in number of 32-bit words */
  iphdr_hlen = IPH_HL(iphdr);
 8019c12:	697b      	ldr	r3, [r7, #20]
 8019c14:	781b      	ldrb	r3, [r3, #0]
 8019c16:	b29b      	uxth	r3, r3
 8019c18:	f003 030f 	and.w	r3, r3, #15
 8019c1c:	817b      	strh	r3, [r7, #10]
  /* calculate IP header length in bytes */
  iphdr_hlen *= 4;
 8019c1e:	897b      	ldrh	r3, [r7, #10]
 8019c20:	009b      	lsls	r3, r3, #2
 8019c22:	817b      	strh	r3, [r7, #10]
  /* obtain ip length in bytes */
  iphdr_len = lwip_ntohs(IPH_LEN(iphdr));
 8019c24:	697b      	ldr	r3, [r7, #20]
 8019c26:	885b      	ldrh	r3, [r3, #2]
 8019c28:	b29b      	uxth	r3, r3
 8019c2a:	4618      	mov	r0, r3
 8019c2c:	f7fe fe94 	bl	8018958 <lwip_htons>
 8019c30:	4603      	mov	r3, r0
 8019c32:	813b      	strh	r3, [r7, #8]

  /* Trim pbuf. This is especially required for packets < 60 bytes. */
  if (iphdr_len < p->tot_len) {
 8019c34:	687b      	ldr	r3, [r7, #4]
 8019c36:	891b      	ldrh	r3, [r3, #8]
 8019c38:	893a      	ldrh	r2, [r7, #8]
 8019c3a:	429a      	cmp	r2, r3
 8019c3c:	d204      	bcs.n	8019c48 <ip4_input+0x5c>
    pbuf_realloc(p, iphdr_len);
 8019c3e:	893b      	ldrh	r3, [r7, #8]
 8019c40:	4619      	mov	r1, r3
 8019c42:	6878      	ldr	r0, [r7, #4]
 8019c44:	f002 f9a4 	bl	801bf90 <pbuf_realloc>
  }

  /* header length exceeds first pbuf length, or ip length exceeds total pbuf length? */
  if ((iphdr_hlen > p->len) || (iphdr_len > p->tot_len) || (iphdr_hlen < IP_HLEN)) {
 8019c48:	687b      	ldr	r3, [r7, #4]
 8019c4a:	895b      	ldrh	r3, [r3, #10]
 8019c4c:	897a      	ldrh	r2, [r7, #10]
 8019c4e:	429a      	cmp	r2, r3
 8019c50:	d807      	bhi.n	8019c62 <ip4_input+0x76>
 8019c52:	687b      	ldr	r3, [r7, #4]
 8019c54:	891b      	ldrh	r3, [r3, #8]
 8019c56:	893a      	ldrh	r2, [r7, #8]
 8019c58:	429a      	cmp	r2, r3
 8019c5a:	d802      	bhi.n	8019c62 <ip4_input+0x76>
 8019c5c:	897b      	ldrh	r3, [r7, #10]
 8019c5e:	2b13      	cmp	r3, #19
 8019c60:	d804      	bhi.n	8019c6c <ip4_input+0x80>
      LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_LEVEL_SERIOUS,
        ("IP (len %"U16_F") is longer than pbuf (len %"U16_F"), IP packet dropped.\n",
        iphdr_len, p->tot_len));
    }
    /* free (drop) packet pbufs */
    pbuf_free(p);
 8019c62:	6878      	ldr	r0, [r7, #4]
 8019c64:	f002 fb08 	bl	801c278 <pbuf_free>
    IP_STATS_INC(ip.lenerr);
    IP_STATS_INC(ip.drop);
    MIB2_STATS_INC(mib2.ipindiscards);
    return ERR_OK;
 8019c68:	2300      	movs	r3, #0
 8019c6a:	e0f3      	b.n	8019e54 <ip4_input+0x268>
    }
  }
#endif

  /* copy IP addresses to aligned ip_addr_t */
  ip_addr_copy_from_ip4(ip_data.current_iphdr_dest, iphdr->dest);
 8019c6c:	697b      	ldr	r3, [r7, #20]
 8019c6e:	691b      	ldr	r3, [r3, #16]
 8019c70:	4a7a      	ldr	r2, [pc, #488]	; (8019e5c <ip4_input+0x270>)
 8019c72:	6153      	str	r3, [r2, #20]
  ip_addr_copy_from_ip4(ip_data.current_iphdr_src, iphdr->src);
 8019c74:	697b      	ldr	r3, [r7, #20]
 8019c76:	68db      	ldr	r3, [r3, #12]
 8019c78:	4a78      	ldr	r2, [pc, #480]	; (8019e5c <ip4_input+0x270>)
 8019c7a:	6113      	str	r3, [r2, #16]

  /* match packet against an interface, i.e. is this packet for us? */
  if (ip4_addr_ismulticast(ip4_current_dest_addr())) {
 8019c7c:	4b77      	ldr	r3, [pc, #476]	; (8019e5c <ip4_input+0x270>)
 8019c7e:	695b      	ldr	r3, [r3, #20]
 8019c80:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8019c84:	2be0      	cmp	r3, #224	; 0xe0
 8019c86:	d111      	bne.n	8019cac <ip4_input+0xc0>
      netif = inp;
    } else {
      netif = NULL;
    }
#else /* LWIP_IGMP */
    if ((netif_is_up(inp)) && (!ip4_addr_isany_val(*netif_ip4_addr(inp)))) {
 8019c88:	683b      	ldr	r3, [r7, #0]
 8019c8a:	f893 302b 	ldrb.w	r3, [r3, #43]	; 0x2b
 8019c8e:	f003 0301 	and.w	r3, r3, #1
 8019c92:	2b00      	cmp	r3, #0
 8019c94:	d007      	beq.n	8019ca6 <ip4_input+0xba>
 8019c96:	683b      	ldr	r3, [r7, #0]
 8019c98:	3304      	adds	r3, #4
 8019c9a:	681b      	ldr	r3, [r3, #0]
 8019c9c:	2b00      	cmp	r3, #0
 8019c9e:	d002      	beq.n	8019ca6 <ip4_input+0xba>
      netif = inp;
 8019ca0:	683b      	ldr	r3, [r7, #0]
 8019ca2:	613b      	str	r3, [r7, #16]
 8019ca4:	e040      	b.n	8019d28 <ip4_input+0x13c>
    } else {
      netif = NULL;
 8019ca6:	2300      	movs	r3, #0
 8019ca8:	613b      	str	r3, [r7, #16]
 8019caa:	e03d      	b.n	8019d28 <ip4_input+0x13c>
#endif /* LWIP_IGMP */
  } else {
    /* start trying with inp. if that's not acceptable, start walking the
       list of configured netifs.
       'first' is used as a boolean to mark whether we started walking the list */
    int first = 1;
 8019cac:	2301      	movs	r3, #1
 8019cae:	60fb      	str	r3, [r7, #12]
    netif = inp;
 8019cb0:	683b      	ldr	r3, [r7, #0]
 8019cb2:	613b      	str	r3, [r7, #16]
          ip4_addr_get_u32(&iphdr->dest) & ip4_addr_get_u32(netif_ip4_netmask(netif)),
          ip4_addr_get_u32(netif_ip4_addr(netif)) & ip4_addr_get_u32(netif_ip4_netmask(netif)),
          ip4_addr_get_u32(&iphdr->dest) & ~ip4_addr_get_u32(netif_ip4_netmask(netif))));

      /* interface is up and configured? */
      if ((netif_is_up(netif)) && (!ip4_addr_isany_val(*netif_ip4_addr(netif)))) {
 8019cb4:	693b      	ldr	r3, [r7, #16]
 8019cb6:	f893 302b 	ldrb.w	r3, [r3, #43]	; 0x2b
 8019cba:	f003 0301 	and.w	r3, r3, #1
 8019cbe:	2b00      	cmp	r3, #0
 8019cc0:	d014      	beq.n	8019cec <ip4_input+0x100>
 8019cc2:	693b      	ldr	r3, [r7, #16]
 8019cc4:	3304      	adds	r3, #4
 8019cc6:	681b      	ldr	r3, [r3, #0]
 8019cc8:	2b00      	cmp	r3, #0
 8019cca:	d00f      	beq.n	8019cec <ip4_input+0x100>
        /* unicast to this interface address? */
        if (ip4_addr_cmp(ip4_current_dest_addr(), netif_ip4_addr(netif)) ||
 8019ccc:	4b63      	ldr	r3, [pc, #396]	; (8019e5c <ip4_input+0x270>)
 8019cce:	695a      	ldr	r2, [r3, #20]
 8019cd0:	693b      	ldr	r3, [r7, #16]
 8019cd2:	3304      	adds	r3, #4
 8019cd4:	681b      	ldr	r3, [r3, #0]
 8019cd6:	429a      	cmp	r2, r3
 8019cd8:	d026      	beq.n	8019d28 <ip4_input+0x13c>
            /* or broadcast on this interface network address? */
            ip4_addr_isbroadcast(ip4_current_dest_addr(), netif)
 8019cda:	4b60      	ldr	r3, [pc, #384]	; (8019e5c <ip4_input+0x270>)
 8019cdc:	695b      	ldr	r3, [r3, #20]
 8019cde:	6939      	ldr	r1, [r7, #16]
 8019ce0:	4618      	mov	r0, r3
 8019ce2:	f000 f991 	bl	801a008 <ip4_addr_isbroadcast_u32>
 8019ce6:	4603      	mov	r3, r0
        if (ip4_addr_cmp(ip4_current_dest_addr(), netif_ip4_addr(netif)) ||
 8019ce8:	2b00      	cmp	r3, #0
 8019cea:	d11d      	bne.n	8019d28 <ip4_input+0x13c>
          /* break out of for loop */
          break;
        }
#endif /* LWIP_AUTOIP */
      }
      if (first) {
 8019cec:	68fb      	ldr	r3, [r7, #12]
 8019cee:	2b00      	cmp	r3, #0
 8019cf0:	d00d      	beq.n	8019d0e <ip4_input+0x122>
#if !LWIP_NETIF_LOOPBACK || LWIP_HAVE_LOOPIF
        /* Packets sent to the loopback address must not be accepted on an
         * interface that does not have the loopback address assigned to it,
         * unless a non-loopback interface is used for loopback traffic. */
        if (ip4_addr_isloopback(ip4_current_dest_addr())) {
 8019cf2:	4b5a      	ldr	r3, [pc, #360]	; (8019e5c <ip4_input+0x270>)
 8019cf4:	695b      	ldr	r3, [r3, #20]
 8019cf6:	b2db      	uxtb	r3, r3
 8019cf8:	2b7f      	cmp	r3, #127	; 0x7f
 8019cfa:	d102      	bne.n	8019d02 <ip4_input+0x116>
          netif = NULL;
 8019cfc:	2300      	movs	r3, #0
 8019cfe:	613b      	str	r3, [r7, #16]
          break;
 8019d00:	e012      	b.n	8019d28 <ip4_input+0x13c>
        }
#endif /* !LWIP_NETIF_LOOPBACK || LWIP_HAVE_LOOPIF */
        first = 0;
 8019d02:	2300      	movs	r3, #0
 8019d04:	60fb      	str	r3, [r7, #12]
        netif = netif_list;
 8019d06:	4b56      	ldr	r3, [pc, #344]	; (8019e60 <ip4_input+0x274>)
 8019d08:	681b      	ldr	r3, [r3, #0]
 8019d0a:	613b      	str	r3, [r7, #16]
 8019d0c:	e002      	b.n	8019d14 <ip4_input+0x128>
      } else {
        netif = netif->next;
 8019d0e:	693b      	ldr	r3, [r7, #16]
 8019d10:	681b      	ldr	r3, [r3, #0]
 8019d12:	613b      	str	r3, [r7, #16]
      }
      if (netif == inp) {
 8019d14:	693a      	ldr	r2, [r7, #16]
 8019d16:	683b      	ldr	r3, [r7, #0]
 8019d18:	429a      	cmp	r2, r3
 8019d1a:	d102      	bne.n	8019d22 <ip4_input+0x136>
        netif = netif->next;
 8019d1c:	693b      	ldr	r3, [r7, #16]
 8019d1e:	681b      	ldr	r3, [r3, #0]
 8019d20:	613b      	str	r3, [r7, #16]
      }
    } while (netif != NULL);
 8019d22:	693b      	ldr	r3, [r7, #16]
 8019d24:	2b00      	cmp	r3, #0
 8019d26:	d1c5      	bne.n	8019cb4 <ip4_input+0xc8>
      && !ip4_addr_isany_val(*ip4_current_src_addr())
#endif /* IP_ACCEPT_LINK_LAYER_ADDRESSING */
     )
#endif /* LWIP_IGMP || IP_ACCEPT_LINK_LAYER_ADDRESSING */
  {
    if ((ip4_addr_isbroadcast(ip4_current_src_addr(), inp)) ||
 8019d28:	4b4c      	ldr	r3, [pc, #304]	; (8019e5c <ip4_input+0x270>)
 8019d2a:	691b      	ldr	r3, [r3, #16]
 8019d2c:	6839      	ldr	r1, [r7, #0]
 8019d2e:	4618      	mov	r0, r3
 8019d30:	f000 f96a 	bl	801a008 <ip4_addr_isbroadcast_u32>
 8019d34:	4603      	mov	r3, r0
 8019d36:	2b00      	cmp	r3, #0
 8019d38:	d105      	bne.n	8019d46 <ip4_input+0x15a>
        (ip4_addr_ismulticast(ip4_current_src_addr()))) {
 8019d3a:	4b48      	ldr	r3, [pc, #288]	; (8019e5c <ip4_input+0x270>)
 8019d3c:	691b      	ldr	r3, [r3, #16]
 8019d3e:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
    if ((ip4_addr_isbroadcast(ip4_current_src_addr(), inp)) ||
 8019d42:	2be0      	cmp	r3, #224	; 0xe0
 8019d44:	d104      	bne.n	8019d50 <ip4_input+0x164>
      /* packet source is not valid */
      LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_WARNING, ("ip4_input: packet source is not valid.\n"));
      /* free (drop) packet pbufs */
      pbuf_free(p);
 8019d46:	6878      	ldr	r0, [r7, #4]
 8019d48:	f002 fa96 	bl	801c278 <pbuf_free>
      IP_STATS_INC(ip.drop);
      MIB2_STATS_INC(mib2.ipinaddrerrors);
      MIB2_STATS_INC(mib2.ipindiscards);
      return ERR_OK;
 8019d4c:	2300      	movs	r3, #0
 8019d4e:	e081      	b.n	8019e54 <ip4_input+0x268>
    }
  }

  /* packet not for us? */
  if (netif == NULL) {
 8019d50:	693b      	ldr	r3, [r7, #16]
 8019d52:	2b00      	cmp	r3, #0
 8019d54:	d104      	bne.n	8019d60 <ip4_input+0x174>
    {
      IP_STATS_INC(ip.drop);
      MIB2_STATS_INC(mib2.ipinaddrerrors);
      MIB2_STATS_INC(mib2.ipindiscards);
    }
    pbuf_free(p);
 8019d56:	6878      	ldr	r0, [r7, #4]
 8019d58:	f002 fa8e 	bl	801c278 <pbuf_free>
    return ERR_OK;
 8019d5c:	2300      	movs	r3, #0
 8019d5e:	e079      	b.n	8019e54 <ip4_input+0x268>
  }
  /* packet consists of multiple fragments? */
  if ((IPH_OFFSET(iphdr) & PP_HTONS(IP_OFFMASK | IP_MF)) != 0) {
 8019d60:	697b      	ldr	r3, [r7, #20]
 8019d62:	88db      	ldrh	r3, [r3, #6]
 8019d64:	b29b      	uxth	r3, r3
 8019d66:	461a      	mov	r2, r3
 8019d68:	f64f 733f 	movw	r3, #65343	; 0xff3f
 8019d6c:	4013      	ands	r3, r2
 8019d6e:	2b00      	cmp	r3, #0
 8019d70:	d00b      	beq.n	8019d8a <ip4_input+0x19e>
#if IP_REASSEMBLY /* packet fragment reassembly code present? */
    LWIP_DEBUGF(IP_DEBUG, ("IP packet is a fragment (id=0x%04"X16_F" tot_len=%"U16_F" len=%"U16_F" MF=%"U16_F" offset=%"U16_F"), calling ip4_reass()\n",
      lwip_ntohs(IPH_ID(iphdr)), p->tot_len, lwip_ntohs(IPH_LEN(iphdr)), (u16_t)!!(IPH_OFFSET(iphdr) & PP_HTONS(IP_MF)), (u16_t)((lwip_ntohs(IPH_OFFSET(iphdr)) & IP_OFFMASK)*8)));
    /* reassemble the packet*/
    p = ip4_reass(p);
 8019d72:	6878      	ldr	r0, [r7, #4]
 8019d74:	f000 fe5e 	bl	801aa34 <ip4_reass>
 8019d78:	6078      	str	r0, [r7, #4]
    /* packet not fully reassembled yet? */
    if (p == NULL) {
 8019d7a:	687b      	ldr	r3, [r7, #4]
 8019d7c:	2b00      	cmp	r3, #0
 8019d7e:	d101      	bne.n	8019d84 <ip4_input+0x198>
      return ERR_OK;
 8019d80:	2300      	movs	r3, #0
 8019d82:	e067      	b.n	8019e54 <ip4_input+0x268>
    }
    iphdr = (struct ip_hdr *)p->payload;
 8019d84:	687b      	ldr	r3, [r7, #4]
 8019d86:	685b      	ldr	r3, [r3, #4]
 8019d88:	617b      	str	r3, [r7, #20]
  /* send to upper layers */
  LWIP_DEBUGF(IP_DEBUG, ("ip4_input: \n"));
  ip4_debug_print(p);
  LWIP_DEBUGF(IP_DEBUG, ("ip4_input: p->len %"U16_F" p->tot_len %"U16_F"\n", p->len, p->tot_len));

  ip_data.current_netif = netif;
 8019d8a:	4a34      	ldr	r2, [pc, #208]	; (8019e5c <ip4_input+0x270>)
 8019d8c:	693b      	ldr	r3, [r7, #16]
 8019d8e:	6013      	str	r3, [r2, #0]
  ip_data.current_input_netif = inp;
 8019d90:	4a32      	ldr	r2, [pc, #200]	; (8019e5c <ip4_input+0x270>)
 8019d92:	683b      	ldr	r3, [r7, #0]
 8019d94:	6053      	str	r3, [r2, #4]
  ip_data.current_ip4_header = iphdr;
 8019d96:	4a31      	ldr	r2, [pc, #196]	; (8019e5c <ip4_input+0x270>)
 8019d98:	697b      	ldr	r3, [r7, #20]
 8019d9a:	6093      	str	r3, [r2, #8]
  ip_data.current_ip_header_tot_len = IPH_HL(iphdr) * 4;
 8019d9c:	697b      	ldr	r3, [r7, #20]
 8019d9e:	781b      	ldrb	r3, [r3, #0]
 8019da0:	b29b      	uxth	r3, r3
 8019da2:	f003 030f 	and.w	r3, r3, #15
 8019da6:	b29b      	uxth	r3, r3
 8019da8:	009b      	lsls	r3, r3, #2
 8019daa:	b29a      	uxth	r2, r3
 8019dac:	4b2b      	ldr	r3, [pc, #172]	; (8019e5c <ip4_input+0x270>)
 8019dae:	819a      	strh	r2, [r3, #12]
#if LWIP_RAW
  /* raw input did not eat the packet? */
  if (raw_input(p, inp) == 0)
#endif /* LWIP_RAW */
  {
    pbuf_header(p, -(s16_t)iphdr_hlen); /* Move to payload, no check necessary. */
 8019db0:	897b      	ldrh	r3, [r7, #10]
 8019db2:	425b      	negs	r3, r3
 8019db4:	b29b      	uxth	r3, r3
 8019db6:	b21b      	sxth	r3, r3
 8019db8:	4619      	mov	r1, r3
 8019dba:	6878      	ldr	r0, [r7, #4]
 8019dbc:	f002 fa38 	bl	801c230 <pbuf_header>

    switch (IPH_PROTO(iphdr)) {
 8019dc0:	697b      	ldr	r3, [r7, #20]
 8019dc2:	7a5b      	ldrb	r3, [r3, #9]
 8019dc4:	2b06      	cmp	r3, #6
 8019dc6:	d009      	beq.n	8019ddc <ip4_input+0x1f0>
 8019dc8:	2b11      	cmp	r3, #17
 8019dca:	d002      	beq.n	8019dd2 <ip4_input+0x1e6>
 8019dcc:	2b01      	cmp	r3, #1
 8019dce:	d00a      	beq.n	8019de6 <ip4_input+0x1fa>
 8019dd0:	e00e      	b.n	8019df0 <ip4_input+0x204>
    case IP_PROTO_UDP:
#if LWIP_UDPLITE
    case IP_PROTO_UDPLITE:
#endif /* LWIP_UDPLITE */
      MIB2_STATS_INC(mib2.ipindelivers);
      udp_input(p, inp);
 8019dd2:	6839      	ldr	r1, [r7, #0]
 8019dd4:	6878      	ldr	r0, [r7, #4]
 8019dd6:	f008 f8f5 	bl	8021fc4 <udp_input>
      break;
 8019dda:	e028      	b.n	8019e2e <ip4_input+0x242>
#endif /* LWIP_UDP */
#if LWIP_TCP
    case IP_PROTO_TCP:
      MIB2_STATS_INC(mib2.ipindelivers);
      tcp_input(p, inp);
 8019ddc:	6839      	ldr	r1, [r7, #0]
 8019dde:	6878      	ldr	r0, [r7, #4]
 8019de0:	f004 f916 	bl	801e010 <tcp_input>
      break;
 8019de4:	e023      	b.n	8019e2e <ip4_input+0x242>
#endif /* LWIP_TCP */
#if LWIP_ICMP
    case IP_PROTO_ICMP:
      MIB2_STATS_INC(mib2.ipindelivers);
      icmp_input(p, inp);
 8019de6:	6839      	ldr	r1, [r7, #0]
 8019de8:	6878      	ldr	r0, [r7, #4]
 8019dea:	f7ff fd09 	bl	8019800 <icmp_input>
      break;
 8019dee:	e01e      	b.n	8019e2e <ip4_input+0x242>
      break;
#endif /* LWIP_IGMP */
    default:
#if LWIP_ICMP
      /* send ICMP destination protocol unreachable unless is was a broadcast */
      if (!ip4_addr_isbroadcast(ip4_current_dest_addr(), netif) &&
 8019df0:	4b1a      	ldr	r3, [pc, #104]	; (8019e5c <ip4_input+0x270>)
 8019df2:	695b      	ldr	r3, [r3, #20]
 8019df4:	6939      	ldr	r1, [r7, #16]
 8019df6:	4618      	mov	r0, r3
 8019df8:	f000 f906 	bl	801a008 <ip4_addr_isbroadcast_u32>
 8019dfc:	4603      	mov	r3, r0
 8019dfe:	2b00      	cmp	r3, #0
 8019e00:	d112      	bne.n	8019e28 <ip4_input+0x23c>
          !ip4_addr_ismulticast(ip4_current_dest_addr())) {
 8019e02:	4b16      	ldr	r3, [pc, #88]	; (8019e5c <ip4_input+0x270>)
 8019e04:	695b      	ldr	r3, [r3, #20]
 8019e06:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
      if (!ip4_addr_isbroadcast(ip4_current_dest_addr(), netif) &&
 8019e0a:	2be0      	cmp	r3, #224	; 0xe0
 8019e0c:	d00c      	beq.n	8019e28 <ip4_input+0x23c>
        pbuf_header_force(p, iphdr_hlen); /* Move to ip header, no check necessary. */
 8019e0e:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8019e12:	4619      	mov	r1, r3
 8019e14:	6878      	ldr	r0, [r7, #4]
 8019e16:	f002 fa1d 	bl	801c254 <pbuf_header_force>
        p->payload = iphdr;
 8019e1a:	687b      	ldr	r3, [r7, #4]
 8019e1c:	697a      	ldr	r2, [r7, #20]
 8019e1e:	605a      	str	r2, [r3, #4]
        icmp_dest_unreach(p, ICMP_DUR_PROTO);
 8019e20:	2102      	movs	r1, #2
 8019e22:	6878      	ldr	r0, [r7, #4]
 8019e24:	f7ff fdf2 	bl	8019a0c <icmp_dest_unreach>
      }
#endif /* LWIP_ICMP */
      pbuf_free(p);
 8019e28:	6878      	ldr	r0, [r7, #4]
 8019e2a:	f002 fa25 	bl	801c278 <pbuf_free>
      MIB2_STATS_INC(mib2.ipinunknownprotos);
    }
  }

  /* @todo: this is not really necessary... */
  ip_data.current_netif = NULL;
 8019e2e:	4b0b      	ldr	r3, [pc, #44]	; (8019e5c <ip4_input+0x270>)
 8019e30:	2200      	movs	r2, #0
 8019e32:	601a      	str	r2, [r3, #0]
  ip_data.current_input_netif = NULL;
 8019e34:	4b09      	ldr	r3, [pc, #36]	; (8019e5c <ip4_input+0x270>)
 8019e36:	2200      	movs	r2, #0
 8019e38:	605a      	str	r2, [r3, #4]
  ip_data.current_ip4_header = NULL;
 8019e3a:	4b08      	ldr	r3, [pc, #32]	; (8019e5c <ip4_input+0x270>)
 8019e3c:	2200      	movs	r2, #0
 8019e3e:	609a      	str	r2, [r3, #8]
  ip_data.current_ip_header_tot_len = 0;
 8019e40:	4b06      	ldr	r3, [pc, #24]	; (8019e5c <ip4_input+0x270>)
 8019e42:	2200      	movs	r2, #0
 8019e44:	819a      	strh	r2, [r3, #12]
  ip4_addr_set_any(ip4_current_src_addr());
 8019e46:	4b05      	ldr	r3, [pc, #20]	; (8019e5c <ip4_input+0x270>)
 8019e48:	2200      	movs	r2, #0
 8019e4a:	611a      	str	r2, [r3, #16]
  ip4_addr_set_any(ip4_current_dest_addr());
 8019e4c:	4b03      	ldr	r3, [pc, #12]	; (8019e5c <ip4_input+0x270>)
 8019e4e:	2200      	movs	r2, #0
 8019e50:	615a      	str	r2, [r3, #20]

  return ERR_OK;
 8019e52:	2300      	movs	r3, #0
}
 8019e54:	4618      	mov	r0, r3
 8019e56:	3718      	adds	r7, #24
 8019e58:	46bd      	mov	sp, r7
 8019e5a:	bd80      	pop	{r7, pc}
 8019e5c:	20004478 	.word	0x20004478
 8019e60:	20008a90 	.word	0x20008a90

08019e64 <ip4_output_if>:
 */
err_t
ip4_output_if(struct pbuf *p, const ip4_addr_t *src, const ip4_addr_t *dest,
             u8_t ttl, u8_t tos,
             u8_t proto, struct netif *netif)
{
 8019e64:	b580      	push	{r7, lr}
 8019e66:	b08a      	sub	sp, #40	; 0x28
 8019e68:	af04      	add	r7, sp, #16
 8019e6a:	60f8      	str	r0, [r7, #12]
 8019e6c:	60b9      	str	r1, [r7, #8]
 8019e6e:	607a      	str	r2, [r7, #4]
 8019e70:	70fb      	strb	r3, [r7, #3]
ip4_output_if_opt(struct pbuf *p, const ip4_addr_t *src, const ip4_addr_t *dest,
       u8_t ttl, u8_t tos, u8_t proto, struct netif *netif, void *ip_options,
       u16_t optlen)
{
#endif /* IP_OPTIONS_SEND */
  const ip4_addr_t *src_used = src;
 8019e72:	68bb      	ldr	r3, [r7, #8]
 8019e74:	617b      	str	r3, [r7, #20]
  if (dest != LWIP_IP_HDRINCL) {
 8019e76:	687b      	ldr	r3, [r7, #4]
 8019e78:	2b00      	cmp	r3, #0
 8019e7a:	d009      	beq.n	8019e90 <ip4_output_if+0x2c>
    if (ip4_addr_isany(src)) {
 8019e7c:	68bb      	ldr	r3, [r7, #8]
 8019e7e:	2b00      	cmp	r3, #0
 8019e80:	d003      	beq.n	8019e8a <ip4_output_if+0x26>
 8019e82:	68bb      	ldr	r3, [r7, #8]
 8019e84:	681b      	ldr	r3, [r3, #0]
 8019e86:	2b00      	cmp	r3, #0
 8019e88:	d102      	bne.n	8019e90 <ip4_output_if+0x2c>
      src_used = netif_ip4_addr(netif);
 8019e8a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8019e8c:	3304      	adds	r3, #4
 8019e8e:	617b      	str	r3, [r7, #20]

#if IP_OPTIONS_SEND
  return ip4_output_if_opt_src(p, src_used, dest, ttl, tos, proto, netif,
    ip_options, optlen);
#else /* IP_OPTIONS_SEND */
  return ip4_output_if_src(p, src_used, dest, ttl, tos, proto, netif);
 8019e90:	78fa      	ldrb	r2, [r7, #3]
 8019e92:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8019e94:	9302      	str	r3, [sp, #8]
 8019e96:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8019e9a:	9301      	str	r3, [sp, #4]
 8019e9c:	f897 3020 	ldrb.w	r3, [r7, #32]
 8019ea0:	9300      	str	r3, [sp, #0]
 8019ea2:	4613      	mov	r3, r2
 8019ea4:	687a      	ldr	r2, [r7, #4]
 8019ea6:	6979      	ldr	r1, [r7, #20]
 8019ea8:	68f8      	ldr	r0, [r7, #12]
 8019eaa:	f000 f805 	bl	8019eb8 <ip4_output_if_src>
 8019eae:	4603      	mov	r3, r0
#endif /* IP_OPTIONS_SEND */
}
 8019eb0:	4618      	mov	r0, r3
 8019eb2:	3718      	adds	r7, #24
 8019eb4:	46bd      	mov	sp, r7
 8019eb6:	bd80      	pop	{r7, pc}

08019eb8 <ip4_output_if_src>:
 */
err_t
ip4_output_if_src(struct pbuf *p, const ip4_addr_t *src, const ip4_addr_t *dest,
             u8_t ttl, u8_t tos,
             u8_t proto, struct netif *netif)
{
 8019eb8:	b580      	push	{r7, lr}
 8019eba:	b088      	sub	sp, #32
 8019ebc:	af00      	add	r7, sp, #0
 8019ebe:	60f8      	str	r0, [r7, #12]
 8019ec0:	60b9      	str	r1, [r7, #8]
 8019ec2:	607a      	str	r2, [r7, #4]
 8019ec4:	70fb      	strb	r3, [r7, #3]
  ip4_addr_t dest_addr;
#if CHECKSUM_GEN_IP_INLINE
  u32_t chk_sum = 0;
#endif /* CHECKSUM_GEN_IP_INLINE */

  LWIP_IP_CHECK_PBUF_REF_COUNT_FOR_TX(p);
 8019ec6:	68fb      	ldr	r3, [r7, #12]
 8019ec8:	89db      	ldrh	r3, [r3, #14]
 8019eca:	2b01      	cmp	r3, #1
 8019ecc:	d006      	beq.n	8019edc <ip4_output_if_src+0x24>
 8019ece:	4b48      	ldr	r3, [pc, #288]	; (8019ff0 <ip4_output_if_src+0x138>)
 8019ed0:	f240 3233 	movw	r2, #819	; 0x333
 8019ed4:	4947      	ldr	r1, [pc, #284]	; (8019ff4 <ip4_output_if_src+0x13c>)
 8019ed6:	4848      	ldr	r0, [pc, #288]	; (8019ff8 <ip4_output_if_src+0x140>)
 8019ed8:	f00a fb2e 	bl	8024538 <iprintf>

  MIB2_STATS_INC(mib2.ipoutrequests);

  /* Should the IP header be generated or is it already included in p? */
  if (dest != LWIP_IP_HDRINCL) {
 8019edc:	687b      	ldr	r3, [r7, #4]
 8019ede:	2b00      	cmp	r3, #0
 8019ee0:	d060      	beq.n	8019fa4 <ip4_output_if_src+0xec>
    u16_t ip_hlen = IP_HLEN;
 8019ee2:	2314      	movs	r3, #20
 8019ee4:	83fb      	strh	r3, [r7, #30]
      }
#endif /* CHECKSUM_GEN_IP_INLINE */
    }
#endif /* IP_OPTIONS_SEND */
    /* generate IP header */
    if (pbuf_header(p, IP_HLEN)) {
 8019ee6:	2114      	movs	r1, #20
 8019ee8:	68f8      	ldr	r0, [r7, #12]
 8019eea:	f002 f9a1 	bl	801c230 <pbuf_header>
 8019eee:	4603      	mov	r3, r0
 8019ef0:	2b00      	cmp	r3, #0
 8019ef2:	d002      	beq.n	8019efa <ip4_output_if_src+0x42>
      LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("ip4_output: not enough room for IP header in pbuf\n"));

      IP_STATS_INC(ip.err);
      MIB2_STATS_INC(mib2.ipoutdiscards);
      return ERR_BUF;
 8019ef4:	f06f 0301 	mvn.w	r3, #1
 8019ef8:	e075      	b.n	8019fe6 <ip4_output_if_src+0x12e>
    }

    iphdr = (struct ip_hdr *)p->payload;
 8019efa:	68fb      	ldr	r3, [r7, #12]
 8019efc:	685b      	ldr	r3, [r3, #4]
 8019efe:	61bb      	str	r3, [r7, #24]
    LWIP_ASSERT("check that first pbuf can hold struct ip_hdr",
 8019f00:	68fb      	ldr	r3, [r7, #12]
 8019f02:	895b      	ldrh	r3, [r3, #10]
 8019f04:	2b13      	cmp	r3, #19
 8019f06:	d806      	bhi.n	8019f16 <ip4_output_if_src+0x5e>
 8019f08:	4b39      	ldr	r3, [pc, #228]	; (8019ff0 <ip4_output_if_src+0x138>)
 8019f0a:	f240 3261 	movw	r2, #865	; 0x361
 8019f0e:	493b      	ldr	r1, [pc, #236]	; (8019ffc <ip4_output_if_src+0x144>)
 8019f10:	4839      	ldr	r0, [pc, #228]	; (8019ff8 <ip4_output_if_src+0x140>)
 8019f12:	f00a fb11 	bl	8024538 <iprintf>
               (p->len >= sizeof(struct ip_hdr)));

    IPH_TTL_SET(iphdr, ttl);
 8019f16:	69bb      	ldr	r3, [r7, #24]
 8019f18:	78fa      	ldrb	r2, [r7, #3]
 8019f1a:	721a      	strb	r2, [r3, #8]
    IPH_PROTO_SET(iphdr, proto);
 8019f1c:	69bb      	ldr	r3, [r7, #24]
 8019f1e:	f897 202c 	ldrb.w	r2, [r7, #44]	; 0x2c
 8019f22:	725a      	strb	r2, [r3, #9]
#if CHECKSUM_GEN_IP_INLINE
    chk_sum += PP_NTOHS(proto | (ttl << 8));
#endif /* CHECKSUM_GEN_IP_INLINE */

    /* dest cannot be NULL here */
    ip4_addr_copy(iphdr->dest, *dest);
 8019f24:	687b      	ldr	r3, [r7, #4]
 8019f26:	681a      	ldr	r2, [r3, #0]
 8019f28:	69bb      	ldr	r3, [r7, #24]
 8019f2a:	611a      	str	r2, [r3, #16]
#if CHECKSUM_GEN_IP_INLINE
    chk_sum += ip4_addr_get_u32(&iphdr->dest) & 0xFFFF;
    chk_sum += ip4_addr_get_u32(&iphdr->dest) >> 16;
#endif /* CHECKSUM_GEN_IP_INLINE */

    IPH_VHL_SET(iphdr, 4, ip_hlen / 4);
 8019f2c:	8bfb      	ldrh	r3, [r7, #30]
 8019f2e:	089b      	lsrs	r3, r3, #2
 8019f30:	b29b      	uxth	r3, r3
 8019f32:	b2db      	uxtb	r3, r3
 8019f34:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8019f38:	b2da      	uxtb	r2, r3
 8019f3a:	69bb      	ldr	r3, [r7, #24]
 8019f3c:	701a      	strb	r2, [r3, #0]
    IPH_TOS_SET(iphdr, tos);
 8019f3e:	69bb      	ldr	r3, [r7, #24]
 8019f40:	f897 2028 	ldrb.w	r2, [r7, #40]	; 0x28
 8019f44:	705a      	strb	r2, [r3, #1]
#if CHECKSUM_GEN_IP_INLINE
    chk_sum += PP_NTOHS(tos | (iphdr->_v_hl << 8));
#endif /* CHECKSUM_GEN_IP_INLINE */
    IPH_LEN_SET(iphdr, lwip_htons(p->tot_len));
 8019f46:	68fb      	ldr	r3, [r7, #12]
 8019f48:	891b      	ldrh	r3, [r3, #8]
 8019f4a:	4618      	mov	r0, r3
 8019f4c:	f7fe fd04 	bl	8018958 <lwip_htons>
 8019f50:	4603      	mov	r3, r0
 8019f52:	461a      	mov	r2, r3
 8019f54:	69bb      	ldr	r3, [r7, #24]
 8019f56:	805a      	strh	r2, [r3, #2]
#if CHECKSUM_GEN_IP_INLINE
    chk_sum += iphdr->_len;
#endif /* CHECKSUM_GEN_IP_INLINE */
    IPH_OFFSET_SET(iphdr, 0);
 8019f58:	69bb      	ldr	r3, [r7, #24]
 8019f5a:	2200      	movs	r2, #0
 8019f5c:	719a      	strb	r2, [r3, #6]
 8019f5e:	2200      	movs	r2, #0
 8019f60:	71da      	strb	r2, [r3, #7]
    IPH_ID_SET(iphdr, lwip_htons(ip_id));
 8019f62:	4b27      	ldr	r3, [pc, #156]	; (801a000 <ip4_output_if_src+0x148>)
 8019f64:	881b      	ldrh	r3, [r3, #0]
 8019f66:	4618      	mov	r0, r3
 8019f68:	f7fe fcf6 	bl	8018958 <lwip_htons>
 8019f6c:	4603      	mov	r3, r0
 8019f6e:	461a      	mov	r2, r3
 8019f70:	69bb      	ldr	r3, [r7, #24]
 8019f72:	809a      	strh	r2, [r3, #4]
#if CHECKSUM_GEN_IP_INLINE
    chk_sum += iphdr->_id;
#endif /* CHECKSUM_GEN_IP_INLINE */
    ++ip_id;
 8019f74:	4b22      	ldr	r3, [pc, #136]	; (801a000 <ip4_output_if_src+0x148>)
 8019f76:	881b      	ldrh	r3, [r3, #0]
 8019f78:	3301      	adds	r3, #1
 8019f7a:	b29a      	uxth	r2, r3
 8019f7c:	4b20      	ldr	r3, [pc, #128]	; (801a000 <ip4_output_if_src+0x148>)
 8019f7e:	801a      	strh	r2, [r3, #0]

    if (src == NULL) {
 8019f80:	68bb      	ldr	r3, [r7, #8]
 8019f82:	2b00      	cmp	r3, #0
 8019f84:	d104      	bne.n	8019f90 <ip4_output_if_src+0xd8>
      ip4_addr_copy(iphdr->src, *IP4_ADDR_ANY4);
 8019f86:	4b1f      	ldr	r3, [pc, #124]	; (801a004 <ip4_output_if_src+0x14c>)
 8019f88:	681a      	ldr	r2, [r3, #0]
 8019f8a:	69bb      	ldr	r3, [r7, #24]
 8019f8c:	60da      	str	r2, [r3, #12]
 8019f8e:	e003      	b.n	8019f98 <ip4_output_if_src+0xe0>
    } else {
      /* src cannot be NULL here */
      ip4_addr_copy(iphdr->src, *src);
 8019f90:	68bb      	ldr	r3, [r7, #8]
 8019f92:	681a      	ldr	r2, [r3, #0]
 8019f94:	69bb      	ldr	r3, [r7, #24]
 8019f96:	60da      	str	r2, [r3, #12]
    else {
      IPH_CHKSUM_SET(iphdr, 0);
    }
#endif /* LWIP_CHECKSUM_CTRL_PER_NETIF*/
#else /* CHECKSUM_GEN_IP_INLINE */
    IPH_CHKSUM_SET(iphdr, 0);
 8019f98:	69bb      	ldr	r3, [r7, #24]
 8019f9a:	2200      	movs	r2, #0
 8019f9c:	729a      	strb	r2, [r3, #10]
 8019f9e:	2200      	movs	r2, #0
 8019fa0:	72da      	strb	r2, [r3, #11]
 8019fa2:	e008      	b.n	8019fb6 <ip4_output_if_src+0xfe>
    }
#endif /* CHECKSUM_GEN_IP */
#endif /* CHECKSUM_GEN_IP_INLINE */
  } else {
    /* IP header already included in p */
    iphdr = (struct ip_hdr *)p->payload;
 8019fa4:	68fb      	ldr	r3, [r7, #12]
 8019fa6:	685b      	ldr	r3, [r3, #4]
 8019fa8:	61bb      	str	r3, [r7, #24]
    ip4_addr_copy(dest_addr, iphdr->dest);
 8019faa:	69bb      	ldr	r3, [r7, #24]
 8019fac:	691b      	ldr	r3, [r3, #16]
 8019fae:	617b      	str	r3, [r7, #20]
    dest = &dest_addr;
 8019fb0:	f107 0314 	add.w	r3, r7, #20
 8019fb4:	607b      	str	r3, [r7, #4]
  }
#endif /* LWIP_MULTICAST_TX_OPTIONS */
#endif /* ENABLE_LOOPBACK */
#if IP_FRAG
  /* don't fragment if interface has mtu set to 0 [loopif] */
  if (netif->mtu && (p->tot_len > netif->mtu)) {
 8019fb6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8019fb8:	8c5b      	ldrh	r3, [r3, #34]	; 0x22
 8019fba:	2b00      	cmp	r3, #0
 8019fbc:	d00c      	beq.n	8019fd8 <ip4_output_if_src+0x120>
 8019fbe:	68fb      	ldr	r3, [r7, #12]
 8019fc0:	891a      	ldrh	r2, [r3, #8]
 8019fc2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8019fc4:	8c5b      	ldrh	r3, [r3, #34]	; 0x22
 8019fc6:	429a      	cmp	r2, r3
 8019fc8:	d906      	bls.n	8019fd8 <ip4_output_if_src+0x120>
    return ip4_frag(p, netif, dest);
 8019fca:	687a      	ldr	r2, [r7, #4]
 8019fcc:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8019fce:	68f8      	ldr	r0, [r7, #12]
 8019fd0:	f000 fed8 	bl	801ad84 <ip4_frag>
 8019fd4:	4603      	mov	r3, r0
 8019fd6:	e006      	b.n	8019fe6 <ip4_output_if_src+0x12e>
  }
#endif /* IP_FRAG */

  LWIP_DEBUGF(IP_DEBUG, ("ip4_output_if: call netif->output()\n"));
  return netif->output(netif, p, dest);
 8019fd8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8019fda:	695b      	ldr	r3, [r3, #20]
 8019fdc:	687a      	ldr	r2, [r7, #4]
 8019fde:	68f9      	ldr	r1, [r7, #12]
 8019fe0:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8019fe2:	4798      	blx	r3
 8019fe4:	4603      	mov	r3, r0
}
 8019fe6:	4618      	mov	r0, r3
 8019fe8:	3720      	adds	r7, #32
 8019fea:	46bd      	mov	sp, r7
 8019fec:	bd80      	pop	{r7, pc}
 8019fee:	bf00      	nop
 8019ff0:	08025c58 	.word	0x08025c58
 8019ff4:	08025c8c 	.word	0x08025c8c
 8019ff8:	08025c98 	.word	0x08025c98
 8019ffc:	08025cc0 	.word	0x08025cc0
 801a000:	20004062 	.word	0x20004062
 801a004:	08029b00 	.word	0x08029b00

0801a008 <ip4_addr_isbroadcast_u32>:
 * @param netif the network interface against which the address is checked
 * @return returns non-zero if the address is a broadcast address
 */
u8_t
ip4_addr_isbroadcast_u32(u32_t addr, const struct netif *netif)
{
 801a008:	b480      	push	{r7}
 801a00a:	b085      	sub	sp, #20
 801a00c:	af00      	add	r7, sp, #0
 801a00e:	6078      	str	r0, [r7, #4]
 801a010:	6039      	str	r1, [r7, #0]
  ip4_addr_t ipaddr;
  ip4_addr_set_u32(&ipaddr, addr);
 801a012:	687b      	ldr	r3, [r7, #4]
 801a014:	60fb      	str	r3, [r7, #12]

  /* all ones (broadcast) or all zeroes (old skool broadcast) */
  if ((~addr == IPADDR_ANY) ||
 801a016:	687b      	ldr	r3, [r7, #4]
 801a018:	f1b3 3fff 	cmp.w	r3, #4294967295
 801a01c:	d002      	beq.n	801a024 <ip4_addr_isbroadcast_u32+0x1c>
 801a01e:	687b      	ldr	r3, [r7, #4]
 801a020:	2b00      	cmp	r3, #0
 801a022:	d101      	bne.n	801a028 <ip4_addr_isbroadcast_u32+0x20>
      (addr == IPADDR_ANY)) {
    return 1;
 801a024:	2301      	movs	r3, #1
 801a026:	e02a      	b.n	801a07e <ip4_addr_isbroadcast_u32+0x76>
  /* no broadcast support on this network interface? */
  } else if ((netif->flags & NETIF_FLAG_BROADCAST) == 0) {
 801a028:	683b      	ldr	r3, [r7, #0]
 801a02a:	f893 302b 	ldrb.w	r3, [r3, #43]	; 0x2b
 801a02e:	f003 0302 	and.w	r3, r3, #2
 801a032:	2b00      	cmp	r3, #0
 801a034:	d101      	bne.n	801a03a <ip4_addr_isbroadcast_u32+0x32>
    /* the given address cannot be a broadcast address
     * nor can we check against any broadcast addresses */
    return 0;
 801a036:	2300      	movs	r3, #0
 801a038:	e021      	b.n	801a07e <ip4_addr_isbroadcast_u32+0x76>
  /* address matches network interface address exactly? => no broadcast */
  } else if (addr == ip4_addr_get_u32(netif_ip4_addr(netif))) {
 801a03a:	683b      	ldr	r3, [r7, #0]
 801a03c:	3304      	adds	r3, #4
 801a03e:	681a      	ldr	r2, [r3, #0]
 801a040:	687b      	ldr	r3, [r7, #4]
 801a042:	429a      	cmp	r2, r3
 801a044:	d101      	bne.n	801a04a <ip4_addr_isbroadcast_u32+0x42>
    return 0;
 801a046:	2300      	movs	r3, #0
 801a048:	e019      	b.n	801a07e <ip4_addr_isbroadcast_u32+0x76>
  /*  on the same (sub) network... */
  } else if (ip4_addr_netcmp(&ipaddr, netif_ip4_addr(netif), netif_ip4_netmask(netif))
 801a04a:	68fa      	ldr	r2, [r7, #12]
 801a04c:	683b      	ldr	r3, [r7, #0]
 801a04e:	3304      	adds	r3, #4
 801a050:	681b      	ldr	r3, [r3, #0]
 801a052:	405a      	eors	r2, r3
 801a054:	683b      	ldr	r3, [r7, #0]
 801a056:	3308      	adds	r3, #8
 801a058:	681b      	ldr	r3, [r3, #0]
 801a05a:	4013      	ands	r3, r2
 801a05c:	2b00      	cmp	r3, #0
 801a05e:	d10d      	bne.n	801a07c <ip4_addr_isbroadcast_u32+0x74>
         /* ...and host identifier bits are all ones? =>... */
          && ((addr & ~ip4_addr_get_u32(netif_ip4_netmask(netif))) ==
 801a060:	683b      	ldr	r3, [r7, #0]
 801a062:	3308      	adds	r3, #8
 801a064:	681b      	ldr	r3, [r3, #0]
 801a066:	43da      	mvns	r2, r3
 801a068:	687b      	ldr	r3, [r7, #4]
 801a06a:	401a      	ands	r2, r3
           (IPADDR_BROADCAST & ~ip4_addr_get_u32(netif_ip4_netmask(netif))))) {
 801a06c:	683b      	ldr	r3, [r7, #0]
 801a06e:	3308      	adds	r3, #8
 801a070:	681b      	ldr	r3, [r3, #0]
 801a072:	43db      	mvns	r3, r3
          && ((addr & ~ip4_addr_get_u32(netif_ip4_netmask(netif))) ==
 801a074:	429a      	cmp	r2, r3
 801a076:	d101      	bne.n	801a07c <ip4_addr_isbroadcast_u32+0x74>
    /* => network broadcast address */
    return 1;
 801a078:	2301      	movs	r3, #1
 801a07a:	e000      	b.n	801a07e <ip4_addr_isbroadcast_u32+0x76>
  } else {
    return 0;
 801a07c:	2300      	movs	r3, #0
  }
}
 801a07e:	4618      	mov	r0, r3
 801a080:	3714      	adds	r7, #20
 801a082:	46bd      	mov	sp, r7
 801a084:	f85d 7b04 	ldr.w	r7, [sp], #4
 801a088:	4770      	bx	lr
	...

0801a08c <ip4addr_aton>:
 * @param addr pointer to which to save the ip address in network order
 * @return 1 if cp could be converted to addr, 0 on failure
 */
int
ip4addr_aton(const char *cp, ip4_addr_t *addr)
{
 801a08c:	b580      	push	{r7, lr}
 801a08e:	b08a      	sub	sp, #40	; 0x28
 801a090:	af00      	add	r7, sp, #0
 801a092:	6078      	str	r0, [r7, #4]
 801a094:	6039      	str	r1, [r7, #0]
  u32_t val;
  u8_t base;
  char c;
  u32_t parts[4];
  u32_t *pp = parts;
 801a096:	f107 030c 	add.w	r3, r7, #12
 801a09a:	61fb      	str	r3, [r7, #28]

  c = *cp;
 801a09c:	687b      	ldr	r3, [r7, #4]
 801a09e:	781b      	ldrb	r3, [r3, #0]
 801a0a0:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
    /*
     * Collect number up to ``.''.
     * Values are specified as for C:
     * 0x=hex, 0=octal, 1-9=decimal.
     */
    if (!isdigit(c)) {
 801a0a4:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
 801a0a8:	2b2f      	cmp	r3, #47	; 0x2f
 801a0aa:	d903      	bls.n	801a0b4 <ip4addr_aton+0x28>
 801a0ac:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
 801a0b0:	2b39      	cmp	r3, #57	; 0x39
 801a0b2:	d901      	bls.n	801a0b8 <ip4addr_aton+0x2c>
      return 0;
 801a0b4:	2300      	movs	r3, #0
 801a0b6:	e11e      	b.n	801a2f6 <ip4addr_aton+0x26a>
    }
    val = 0;
 801a0b8:	2300      	movs	r3, #0
 801a0ba:	627b      	str	r3, [r7, #36]	; 0x24
    base = 10;
 801a0bc:	230a      	movs	r3, #10
 801a0be:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    if (c == '0') {
 801a0c2:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
 801a0c6:	2b30      	cmp	r3, #48	; 0x30
 801a0c8:	d11c      	bne.n	801a104 <ip4addr_aton+0x78>
      c = *++cp;
 801a0ca:	687b      	ldr	r3, [r7, #4]
 801a0cc:	3301      	adds	r3, #1
 801a0ce:	607b      	str	r3, [r7, #4]
 801a0d0:	687b      	ldr	r3, [r7, #4]
 801a0d2:	781b      	ldrb	r3, [r3, #0]
 801a0d4:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
      if (c == 'x' || c == 'X') {
 801a0d8:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
 801a0dc:	2b78      	cmp	r3, #120	; 0x78
 801a0de:	d003      	beq.n	801a0e8 <ip4addr_aton+0x5c>
 801a0e0:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
 801a0e4:	2b58      	cmp	r3, #88	; 0x58
 801a0e6:	d10a      	bne.n	801a0fe <ip4addr_aton+0x72>
        base = 16;
 801a0e8:	2310      	movs	r3, #16
 801a0ea:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
        c = *++cp;
 801a0ee:	687b      	ldr	r3, [r7, #4]
 801a0f0:	3301      	adds	r3, #1
 801a0f2:	607b      	str	r3, [r7, #4]
 801a0f4:	687b      	ldr	r3, [r7, #4]
 801a0f6:	781b      	ldrb	r3, [r3, #0]
 801a0f8:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 801a0fc:	e002      	b.n	801a104 <ip4addr_aton+0x78>
      } else {
        base = 8;
 801a0fe:	2308      	movs	r3, #8
 801a100:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
      }
    }
    for (;;) {
      if (isdigit(c)) {
 801a104:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
 801a108:	2b2f      	cmp	r3, #47	; 0x2f
 801a10a:	d915      	bls.n	801a138 <ip4addr_aton+0xac>
 801a10c:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
 801a110:	2b39      	cmp	r3, #57	; 0x39
 801a112:	d811      	bhi.n	801a138 <ip4addr_aton+0xac>
        val = (val * base) + (u32_t)(c - '0');
 801a114:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 801a118:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 801a11a:	fb02 f203 	mul.w	r2, r2, r3
 801a11e:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
 801a122:	4413      	add	r3, r2
 801a124:	3b30      	subs	r3, #48	; 0x30
 801a126:	627b      	str	r3, [r7, #36]	; 0x24
        c = *++cp;
 801a128:	687b      	ldr	r3, [r7, #4]
 801a12a:	3301      	adds	r3, #1
 801a12c:	607b      	str	r3, [r7, #4]
 801a12e:	687b      	ldr	r3, [r7, #4]
 801a130:	781b      	ldrb	r3, [r3, #0]
 801a132:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 801a136:	e036      	b.n	801a1a6 <ip4addr_aton+0x11a>
      } else if (base == 16 && isxdigit(c)) {
 801a138:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 801a13c:	2b10      	cmp	r3, #16
 801a13e:	d133      	bne.n	801a1a8 <ip4addr_aton+0x11c>
 801a140:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
 801a144:	2b2f      	cmp	r3, #47	; 0x2f
 801a146:	d903      	bls.n	801a150 <ip4addr_aton+0xc4>
 801a148:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
 801a14c:	2b39      	cmp	r3, #57	; 0x39
 801a14e:	d90f      	bls.n	801a170 <ip4addr_aton+0xe4>
 801a150:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
 801a154:	2b60      	cmp	r3, #96	; 0x60
 801a156:	d903      	bls.n	801a160 <ip4addr_aton+0xd4>
 801a158:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
 801a15c:	2b66      	cmp	r3, #102	; 0x66
 801a15e:	d907      	bls.n	801a170 <ip4addr_aton+0xe4>
 801a160:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
 801a164:	2b40      	cmp	r3, #64	; 0x40
 801a166:	d91f      	bls.n	801a1a8 <ip4addr_aton+0x11c>
 801a168:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
 801a16c:	2b46      	cmp	r3, #70	; 0x46
 801a16e:	d81b      	bhi.n	801a1a8 <ip4addr_aton+0x11c>
        val = (val << 4) | (u32_t)(c + 10 - (islower(c) ? 'a' : 'A'));
 801a170:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801a172:	011b      	lsls	r3, r3, #4
 801a174:	f897 2022 	ldrb.w	r2, [r7, #34]	; 0x22
 801a178:	f102 010a 	add.w	r1, r2, #10
 801a17c:	f897 2022 	ldrb.w	r2, [r7, #34]	; 0x22
 801a180:	2a60      	cmp	r2, #96	; 0x60
 801a182:	d905      	bls.n	801a190 <ip4addr_aton+0x104>
 801a184:	f897 2022 	ldrb.w	r2, [r7, #34]	; 0x22
 801a188:	2a7a      	cmp	r2, #122	; 0x7a
 801a18a:	d801      	bhi.n	801a190 <ip4addr_aton+0x104>
 801a18c:	2261      	movs	r2, #97	; 0x61
 801a18e:	e000      	b.n	801a192 <ip4addr_aton+0x106>
 801a190:	2241      	movs	r2, #65	; 0x41
 801a192:	1a8a      	subs	r2, r1, r2
 801a194:	4313      	orrs	r3, r2
 801a196:	627b      	str	r3, [r7, #36]	; 0x24
        c = *++cp;
 801a198:	687b      	ldr	r3, [r7, #4]
 801a19a:	3301      	adds	r3, #1
 801a19c:	607b      	str	r3, [r7, #4]
 801a19e:	687b      	ldr	r3, [r7, #4]
 801a1a0:	781b      	ldrb	r3, [r3, #0]
 801a1a2:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
      if (isdigit(c)) {
 801a1a6:	e7ad      	b.n	801a104 <ip4addr_aton+0x78>
      } else {
        break;
      }
    }
    if (c == '.') {
 801a1a8:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
 801a1ac:	2b2e      	cmp	r3, #46	; 0x2e
 801a1ae:	d114      	bne.n	801a1da <ip4addr_aton+0x14e>
       * Internet format:
       *  a.b.c.d
       *  a.b.c   (with c treated as 16 bits)
       *  a.b (with b treated as 24 bits)
       */
      if (pp >= parts + 3) {
 801a1b0:	f107 030c 	add.w	r3, r7, #12
 801a1b4:	330c      	adds	r3, #12
 801a1b6:	69fa      	ldr	r2, [r7, #28]
 801a1b8:	4293      	cmp	r3, r2
 801a1ba:	d801      	bhi.n	801a1c0 <ip4addr_aton+0x134>
        return 0;
 801a1bc:	2300      	movs	r3, #0
 801a1be:	e09a      	b.n	801a2f6 <ip4addr_aton+0x26a>
      }
      *pp++ = val;
 801a1c0:	69fb      	ldr	r3, [r7, #28]
 801a1c2:	1d1a      	adds	r2, r3, #4
 801a1c4:	61fa      	str	r2, [r7, #28]
 801a1c6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 801a1c8:	601a      	str	r2, [r3, #0]
      c = *++cp;
 801a1ca:	687b      	ldr	r3, [r7, #4]
 801a1cc:	3301      	adds	r3, #1
 801a1ce:	607b      	str	r3, [r7, #4]
 801a1d0:	687b      	ldr	r3, [r7, #4]
 801a1d2:	781b      	ldrb	r3, [r3, #0]
 801a1d4:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
    if (!isdigit(c)) {
 801a1d8:	e764      	b.n	801a0a4 <ip4addr_aton+0x18>
    } else {
      break;
 801a1da:	bf00      	nop
    }
  }
  /*
   * Check for trailing characters.
   */
  if (c != '\0' && !isspace(c)) {
 801a1dc:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
 801a1e0:	2b00      	cmp	r3, #0
 801a1e2:	d019      	beq.n	801a218 <ip4addr_aton+0x18c>
 801a1e4:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
 801a1e8:	2b20      	cmp	r3, #32
 801a1ea:	d015      	beq.n	801a218 <ip4addr_aton+0x18c>
 801a1ec:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
 801a1f0:	2b0c      	cmp	r3, #12
 801a1f2:	d011      	beq.n	801a218 <ip4addr_aton+0x18c>
 801a1f4:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
 801a1f8:	2b0a      	cmp	r3, #10
 801a1fa:	d00d      	beq.n	801a218 <ip4addr_aton+0x18c>
 801a1fc:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
 801a200:	2b0d      	cmp	r3, #13
 801a202:	d009      	beq.n	801a218 <ip4addr_aton+0x18c>
 801a204:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
 801a208:	2b09      	cmp	r3, #9
 801a20a:	d005      	beq.n	801a218 <ip4addr_aton+0x18c>
 801a20c:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
 801a210:	2b0b      	cmp	r3, #11
 801a212:	d001      	beq.n	801a218 <ip4addr_aton+0x18c>
    return 0;
 801a214:	2300      	movs	r3, #0
 801a216:	e06e      	b.n	801a2f6 <ip4addr_aton+0x26a>
  }
  /*
   * Concoct the address according to
   * the number of parts specified.
   */
  switch (pp - parts + 1) {
 801a218:	69fa      	ldr	r2, [r7, #28]
 801a21a:	f107 030c 	add.w	r3, r7, #12
 801a21e:	1ad3      	subs	r3, r2, r3
 801a220:	109b      	asrs	r3, r3, #2
 801a222:	3301      	adds	r3, #1
 801a224:	2b04      	cmp	r3, #4
 801a226:	d853      	bhi.n	801a2d0 <ip4addr_aton+0x244>
 801a228:	a201      	add	r2, pc, #4	; (adr r2, 801a230 <ip4addr_aton+0x1a4>)
 801a22a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801a22e:	bf00      	nop
 801a230:	0801a245 	.word	0x0801a245
 801a234:	0801a2e1 	.word	0x0801a2e1
 801a238:	0801a249 	.word	0x0801a249
 801a23c:	0801a26b 	.word	0x0801a26b
 801a240:	0801a299 	.word	0x0801a299

  case 0:
    return 0;       /* initial nondigit */
 801a244:	2300      	movs	r3, #0
 801a246:	e056      	b.n	801a2f6 <ip4addr_aton+0x26a>

  case 1:             /* a -- 32 bits */
    break;

  case 2:             /* a.b -- 8.24 bits */
    if (val > 0xffffffUL) {
 801a248:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801a24a:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 801a24e:	d301      	bcc.n	801a254 <ip4addr_aton+0x1c8>
      return 0;
 801a250:	2300      	movs	r3, #0
 801a252:	e050      	b.n	801a2f6 <ip4addr_aton+0x26a>
    }
    if (parts[0] > 0xff) {
 801a254:	68fb      	ldr	r3, [r7, #12]
 801a256:	2bff      	cmp	r3, #255	; 0xff
 801a258:	d901      	bls.n	801a25e <ip4addr_aton+0x1d2>
      return 0;
 801a25a:	2300      	movs	r3, #0
 801a25c:	e04b      	b.n	801a2f6 <ip4addr_aton+0x26a>
    }
    val |= parts[0] << 24;
 801a25e:	68fb      	ldr	r3, [r7, #12]
 801a260:	061b      	lsls	r3, r3, #24
 801a262:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 801a264:	4313      	orrs	r3, r2
 801a266:	627b      	str	r3, [r7, #36]	; 0x24
    break;
 801a268:	e03b      	b.n	801a2e2 <ip4addr_aton+0x256>

  case 3:             /* a.b.c -- 8.8.16 bits */
    if (val > 0xffff) {
 801a26a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801a26c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 801a270:	d301      	bcc.n	801a276 <ip4addr_aton+0x1ea>
      return 0;
 801a272:	2300      	movs	r3, #0
 801a274:	e03f      	b.n	801a2f6 <ip4addr_aton+0x26a>
    }
    if ((parts[0] > 0xff) || (parts[1] > 0xff)) {
 801a276:	68fb      	ldr	r3, [r7, #12]
 801a278:	2bff      	cmp	r3, #255	; 0xff
 801a27a:	d802      	bhi.n	801a282 <ip4addr_aton+0x1f6>
 801a27c:	693b      	ldr	r3, [r7, #16]
 801a27e:	2bff      	cmp	r3, #255	; 0xff
 801a280:	d901      	bls.n	801a286 <ip4addr_aton+0x1fa>
      return 0;
 801a282:	2300      	movs	r3, #0
 801a284:	e037      	b.n	801a2f6 <ip4addr_aton+0x26a>
    }
    val |= (parts[0] << 24) | (parts[1] << 16);
 801a286:	68fb      	ldr	r3, [r7, #12]
 801a288:	061a      	lsls	r2, r3, #24
 801a28a:	693b      	ldr	r3, [r7, #16]
 801a28c:	041b      	lsls	r3, r3, #16
 801a28e:	4313      	orrs	r3, r2
 801a290:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 801a292:	4313      	orrs	r3, r2
 801a294:	627b      	str	r3, [r7, #36]	; 0x24
    break;
 801a296:	e024      	b.n	801a2e2 <ip4addr_aton+0x256>

  case 4:             /* a.b.c.d -- 8.8.8.8 bits */
    if (val > 0xff) {
 801a298:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801a29a:	2bff      	cmp	r3, #255	; 0xff
 801a29c:	d901      	bls.n	801a2a2 <ip4addr_aton+0x216>
      return 0;
 801a29e:	2300      	movs	r3, #0
 801a2a0:	e029      	b.n	801a2f6 <ip4addr_aton+0x26a>
    }
    if ((parts[0] > 0xff) || (parts[1] > 0xff) || (parts[2] > 0xff)) {
 801a2a2:	68fb      	ldr	r3, [r7, #12]
 801a2a4:	2bff      	cmp	r3, #255	; 0xff
 801a2a6:	d805      	bhi.n	801a2b4 <ip4addr_aton+0x228>
 801a2a8:	693b      	ldr	r3, [r7, #16]
 801a2aa:	2bff      	cmp	r3, #255	; 0xff
 801a2ac:	d802      	bhi.n	801a2b4 <ip4addr_aton+0x228>
 801a2ae:	697b      	ldr	r3, [r7, #20]
 801a2b0:	2bff      	cmp	r3, #255	; 0xff
 801a2b2:	d901      	bls.n	801a2b8 <ip4addr_aton+0x22c>
      return 0;
 801a2b4:	2300      	movs	r3, #0
 801a2b6:	e01e      	b.n	801a2f6 <ip4addr_aton+0x26a>
    }
    val |= (parts[0] << 24) | (parts[1] << 16) | (parts[2] << 8);
 801a2b8:	68fb      	ldr	r3, [r7, #12]
 801a2ba:	061a      	lsls	r2, r3, #24
 801a2bc:	693b      	ldr	r3, [r7, #16]
 801a2be:	041b      	lsls	r3, r3, #16
 801a2c0:	431a      	orrs	r2, r3
 801a2c2:	697b      	ldr	r3, [r7, #20]
 801a2c4:	021b      	lsls	r3, r3, #8
 801a2c6:	4313      	orrs	r3, r2
 801a2c8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 801a2ca:	4313      	orrs	r3, r2
 801a2cc:	627b      	str	r3, [r7, #36]	; 0x24
    break;
 801a2ce:	e008      	b.n	801a2e2 <ip4addr_aton+0x256>
  default:
    LWIP_ASSERT("unhandled", 0);
 801a2d0:	4b0b      	ldr	r3, [pc, #44]	; (801a300 <ip4addr_aton+0x274>)
 801a2d2:	f240 1203 	movw	r2, #259	; 0x103
 801a2d6:	490b      	ldr	r1, [pc, #44]	; (801a304 <ip4addr_aton+0x278>)
 801a2d8:	480b      	ldr	r0, [pc, #44]	; (801a308 <ip4addr_aton+0x27c>)
 801a2da:	f00a f92d 	bl	8024538 <iprintf>
    break;
 801a2de:	e000      	b.n	801a2e2 <ip4addr_aton+0x256>
    break;
 801a2e0:	bf00      	nop
  }
  if (addr) {
 801a2e2:	683b      	ldr	r3, [r7, #0]
 801a2e4:	2b00      	cmp	r3, #0
 801a2e6:	d005      	beq.n	801a2f4 <ip4addr_aton+0x268>
    ip4_addr_set_u32(addr, lwip_htonl(val));
 801a2e8:	6a78      	ldr	r0, [r7, #36]	; 0x24
 801a2ea:	f7fe fb43 	bl	8018974 <lwip_htonl>
 801a2ee:	4602      	mov	r2, r0
 801a2f0:	683b      	ldr	r3, [r7, #0]
 801a2f2:	601a      	str	r2, [r3, #0]
  }
  return 1;
 801a2f4:	2301      	movs	r3, #1
}
 801a2f6:	4618      	mov	r0, r3
 801a2f8:	3728      	adds	r7, #40	; 0x28
 801a2fa:	46bd      	mov	sp, r7
 801a2fc:	bd80      	pop	{r7, pc}
 801a2fe:	bf00      	nop
 801a300:	08025cf0 	.word	0x08025cf0
 801a304:	08025d2c 	.word	0x08025d2c
 801a308:	08025d38 	.word	0x08025d38

0801a30c <ip4addr_ntoa>:
 * @return pointer to a global static (!) buffer that holds the ASCII
 *         representation of addr
 */
char*
ip4addr_ntoa(const ip4_addr_t *addr)
{
 801a30c:	b580      	push	{r7, lr}
 801a30e:	b082      	sub	sp, #8
 801a310:	af00      	add	r7, sp, #0
 801a312:	6078      	str	r0, [r7, #4]
  static char str[IP4ADDR_STRLEN_MAX];
  return ip4addr_ntoa_r(addr, str, IP4ADDR_STRLEN_MAX);
 801a314:	2210      	movs	r2, #16
 801a316:	4904      	ldr	r1, [pc, #16]	; (801a328 <ip4addr_ntoa+0x1c>)
 801a318:	6878      	ldr	r0, [r7, #4]
 801a31a:	f000 f807 	bl	801a32c <ip4addr_ntoa_r>
 801a31e:	4603      	mov	r3, r0
}
 801a320:	4618      	mov	r0, r3
 801a322:	3708      	adds	r7, #8
 801a324:	46bd      	mov	sp, r7
 801a326:	bd80      	pop	{r7, pc}
 801a328:	20004064 	.word	0x20004064

0801a32c <ip4addr_ntoa_r>:
 * @return either pointer to buf which now holds the ASCII
 *         representation of addr or NULL if buf was too small
 */
char*
ip4addr_ntoa_r(const ip4_addr_t *addr, char *buf, int buflen)
{
 801a32c:	b480      	push	{r7}
 801a32e:	b08d      	sub	sp, #52	; 0x34
 801a330:	af00      	add	r7, sp, #0
 801a332:	60f8      	str	r0, [r7, #12]
 801a334:	60b9      	str	r1, [r7, #8]
 801a336:	607a      	str	r2, [r7, #4]
  char *rp;
  u8_t *ap;
  u8_t rem;
  u8_t n;
  u8_t i;
  int len = 0;
 801a338:	2300      	movs	r3, #0
 801a33a:	623b      	str	r3, [r7, #32]

  s_addr = ip4_addr_get_u32(addr);
 801a33c:	68fb      	ldr	r3, [r7, #12]
 801a33e:	681b      	ldr	r3, [r3, #0]
 801a340:	61bb      	str	r3, [r7, #24]

  rp = buf;
 801a342:	68bb      	ldr	r3, [r7, #8]
 801a344:	62fb      	str	r3, [r7, #44]	; 0x2c
  ap = (u8_t *)&s_addr;
 801a346:	f107 0318 	add.w	r3, r7, #24
 801a34a:	62bb      	str	r3, [r7, #40]	; 0x28
  for (n = 0; n < 4; n++) {
 801a34c:	2300      	movs	r3, #0
 801a34e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 801a352:	e059      	b.n	801a408 <ip4addr_ntoa_r+0xdc>
    i = 0;
 801a354:	2300      	movs	r3, #0
 801a356:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
    do {
      rem = *ap % (u8_t)10;
 801a35a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801a35c:	781a      	ldrb	r2, [r3, #0]
 801a35e:	4b33      	ldr	r3, [pc, #204]	; (801a42c <ip4addr_ntoa_r+0x100>)
 801a360:	fba3 1302 	umull	r1, r3, r3, r2
 801a364:	08d9      	lsrs	r1, r3, #3
 801a366:	460b      	mov	r3, r1
 801a368:	009b      	lsls	r3, r3, #2
 801a36a:	440b      	add	r3, r1
 801a36c:	005b      	lsls	r3, r3, #1
 801a36e:	1ad3      	subs	r3, r2, r3
 801a370:	77fb      	strb	r3, [r7, #31]
      *ap /= (u8_t)10;
 801a372:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801a374:	781b      	ldrb	r3, [r3, #0]
 801a376:	4a2d      	ldr	r2, [pc, #180]	; (801a42c <ip4addr_ntoa_r+0x100>)
 801a378:	fba2 2303 	umull	r2, r3, r2, r3
 801a37c:	08db      	lsrs	r3, r3, #3
 801a37e:	b2da      	uxtb	r2, r3
 801a380:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801a382:	701a      	strb	r2, [r3, #0]
      inv[i++] = (char)('0' + rem);
 801a384:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 801a388:	1c5a      	adds	r2, r3, #1
 801a38a:	f887 2026 	strb.w	r2, [r7, #38]	; 0x26
 801a38e:	4619      	mov	r1, r3
 801a390:	7ffb      	ldrb	r3, [r7, #31]
 801a392:	3330      	adds	r3, #48	; 0x30
 801a394:	b2da      	uxtb	r2, r3
 801a396:	f107 0330 	add.w	r3, r7, #48	; 0x30
 801a39a:	440b      	add	r3, r1
 801a39c:	f803 2c1c 	strb.w	r2, [r3, #-28]
    } while (*ap);
 801a3a0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801a3a2:	781b      	ldrb	r3, [r3, #0]
 801a3a4:	2b00      	cmp	r3, #0
 801a3a6:	d1d8      	bne.n	801a35a <ip4addr_ntoa_r+0x2e>
    while (i--) {
 801a3a8:	e012      	b.n	801a3d0 <ip4addr_ntoa_r+0xa4>
      if (len++ >= buflen) {
 801a3aa:	6a3b      	ldr	r3, [r7, #32]
 801a3ac:	1c5a      	adds	r2, r3, #1
 801a3ae:	623a      	str	r2, [r7, #32]
 801a3b0:	687a      	ldr	r2, [r7, #4]
 801a3b2:	4293      	cmp	r3, r2
 801a3b4:	db01      	blt.n	801a3ba <ip4addr_ntoa_r+0x8e>
        return NULL;
 801a3b6:	2300      	movs	r3, #0
 801a3b8:	e031      	b.n	801a41e <ip4addr_ntoa_r+0xf2>
      }
      *rp++ = inv[i];
 801a3ba:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801a3bc:	1c5a      	adds	r2, r3, #1
 801a3be:	62fa      	str	r2, [r7, #44]	; 0x2c
 801a3c0:	f897 2026 	ldrb.w	r2, [r7, #38]	; 0x26
 801a3c4:	f107 0130 	add.w	r1, r7, #48	; 0x30
 801a3c8:	440a      	add	r2, r1
 801a3ca:	f812 2c1c 	ldrb.w	r2, [r2, #-28]
 801a3ce:	701a      	strb	r2, [r3, #0]
    while (i--) {
 801a3d0:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 801a3d4:	1e5a      	subs	r2, r3, #1
 801a3d6:	f887 2026 	strb.w	r2, [r7, #38]	; 0x26
 801a3da:	2b00      	cmp	r3, #0
 801a3dc:	d1e5      	bne.n	801a3aa <ip4addr_ntoa_r+0x7e>
    }
    if (len++ >= buflen) {
 801a3de:	6a3b      	ldr	r3, [r7, #32]
 801a3e0:	1c5a      	adds	r2, r3, #1
 801a3e2:	623a      	str	r2, [r7, #32]
 801a3e4:	687a      	ldr	r2, [r7, #4]
 801a3e6:	4293      	cmp	r3, r2
 801a3e8:	db01      	blt.n	801a3ee <ip4addr_ntoa_r+0xc2>
      return NULL;
 801a3ea:	2300      	movs	r3, #0
 801a3ec:	e017      	b.n	801a41e <ip4addr_ntoa_r+0xf2>
    }
    *rp++ = '.';
 801a3ee:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801a3f0:	1c5a      	adds	r2, r3, #1
 801a3f2:	62fa      	str	r2, [r7, #44]	; 0x2c
 801a3f4:	222e      	movs	r2, #46	; 0x2e
 801a3f6:	701a      	strb	r2, [r3, #0]
    ap++;
 801a3f8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801a3fa:	3301      	adds	r3, #1
 801a3fc:	62bb      	str	r3, [r7, #40]	; 0x28
  for (n = 0; n < 4; n++) {
 801a3fe:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 801a402:	3301      	adds	r3, #1
 801a404:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 801a408:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 801a40c:	2b03      	cmp	r3, #3
 801a40e:	d9a1      	bls.n	801a354 <ip4addr_ntoa_r+0x28>
  }
  *--rp = 0;
 801a410:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801a412:	3b01      	subs	r3, #1
 801a414:	62fb      	str	r3, [r7, #44]	; 0x2c
 801a416:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801a418:	2200      	movs	r2, #0
 801a41a:	701a      	strb	r2, [r3, #0]
  return buf;
 801a41c:	68bb      	ldr	r3, [r7, #8]
}
 801a41e:	4618      	mov	r0, r3
 801a420:	3734      	adds	r7, #52	; 0x34
 801a422:	46bd      	mov	sp, r7
 801a424:	f85d 7b04 	ldr.w	r7, [sp], #4
 801a428:	4770      	bx	lr
 801a42a:	bf00      	nop
 801a42c:	cccccccd 	.word	0xcccccccd

0801a430 <ip_reass_tmr>:
 *
 * Should be called every 1000 msec (defined by IP_TMR_INTERVAL).
 */
void
ip_reass_tmr(void)
{
 801a430:	b580      	push	{r7, lr}
 801a432:	b084      	sub	sp, #16
 801a434:	af00      	add	r7, sp, #0
  struct ip_reassdata *r, *prev = NULL;
 801a436:	2300      	movs	r3, #0
 801a438:	60bb      	str	r3, [r7, #8]

  r = reassdatagrams;
 801a43a:	4b12      	ldr	r3, [pc, #72]	; (801a484 <ip_reass_tmr+0x54>)
 801a43c:	681b      	ldr	r3, [r3, #0]
 801a43e:	60fb      	str	r3, [r7, #12]
  while (r != NULL) {
 801a440:	e018      	b.n	801a474 <ip_reass_tmr+0x44>
    /* Decrement the timer. Once it reaches 0,
     * clean up the incomplete fragment assembly */
    if (r->timer > 0) {
 801a442:	68fb      	ldr	r3, [r7, #12]
 801a444:	7fdb      	ldrb	r3, [r3, #31]
 801a446:	2b00      	cmp	r3, #0
 801a448:	d00b      	beq.n	801a462 <ip_reass_tmr+0x32>
      r->timer--;
 801a44a:	68fb      	ldr	r3, [r7, #12]
 801a44c:	7fdb      	ldrb	r3, [r3, #31]
 801a44e:	3b01      	subs	r3, #1
 801a450:	b2da      	uxtb	r2, r3
 801a452:	68fb      	ldr	r3, [r7, #12]
 801a454:	77da      	strb	r2, [r3, #31]
      LWIP_DEBUGF(IP_REASS_DEBUG, ("ip_reass_tmr: timer dec %"U16_F"\n",(u16_t)r->timer));
      prev = r;
 801a456:	68fb      	ldr	r3, [r7, #12]
 801a458:	60bb      	str	r3, [r7, #8]
      r = r->next;
 801a45a:	68fb      	ldr	r3, [r7, #12]
 801a45c:	681b      	ldr	r3, [r3, #0]
 801a45e:	60fb      	str	r3, [r7, #12]
 801a460:	e008      	b.n	801a474 <ip_reass_tmr+0x44>
    } else {
      /* reassembly timed out */
      struct ip_reassdata *tmp;
      LWIP_DEBUGF(IP_REASS_DEBUG, ("ip_reass_tmr: timer timed out\n"));
      tmp = r;
 801a462:	68fb      	ldr	r3, [r7, #12]
 801a464:	607b      	str	r3, [r7, #4]
      /* get the next pointer before freeing */
      r = r->next;
 801a466:	68fb      	ldr	r3, [r7, #12]
 801a468:	681b      	ldr	r3, [r3, #0]
 801a46a:	60fb      	str	r3, [r7, #12]
      /* free the helper struct and all enqueued pbufs */
      ip_reass_free_complete_datagram(tmp, prev);
 801a46c:	68b9      	ldr	r1, [r7, #8]
 801a46e:	6878      	ldr	r0, [r7, #4]
 801a470:	f000 f80a 	bl	801a488 <ip_reass_free_complete_datagram>
  while (r != NULL) {
 801a474:	68fb      	ldr	r3, [r7, #12]
 801a476:	2b00      	cmp	r3, #0
 801a478:	d1e3      	bne.n	801a442 <ip_reass_tmr+0x12>
     }
   }
}
 801a47a:	bf00      	nop
 801a47c:	3710      	adds	r7, #16
 801a47e:	46bd      	mov	sp, r7
 801a480:	bd80      	pop	{r7, pc}
 801a482:	bf00      	nop
 801a484:	20004074 	.word	0x20004074

0801a488 <ip_reass_free_complete_datagram>:
 * @param prev the previous datagram in the linked list
 * @return the number of pbufs freed
 */
static int
ip_reass_free_complete_datagram(struct ip_reassdata *ipr, struct ip_reassdata *prev)
{
 801a488:	b580      	push	{r7, lr}
 801a48a:	b088      	sub	sp, #32
 801a48c:	af00      	add	r7, sp, #0
 801a48e:	6078      	str	r0, [r7, #4]
 801a490:	6039      	str	r1, [r7, #0]
  u16_t pbufs_freed = 0;
 801a492:	2300      	movs	r3, #0
 801a494:	83fb      	strh	r3, [r7, #30]
  u16_t clen;
  struct pbuf *p;
  struct ip_reass_helper *iprh;

  LWIP_ASSERT("prev != ipr", prev != ipr);
 801a496:	683a      	ldr	r2, [r7, #0]
 801a498:	687b      	ldr	r3, [r7, #4]
 801a49a:	429a      	cmp	r2, r3
 801a49c:	d105      	bne.n	801a4aa <ip_reass_free_complete_datagram+0x22>
 801a49e:	4b45      	ldr	r3, [pc, #276]	; (801a5b4 <ip_reass_free_complete_datagram+0x12c>)
 801a4a0:	22ab      	movs	r2, #171	; 0xab
 801a4a2:	4945      	ldr	r1, [pc, #276]	; (801a5b8 <ip_reass_free_complete_datagram+0x130>)
 801a4a4:	4845      	ldr	r0, [pc, #276]	; (801a5bc <ip_reass_free_complete_datagram+0x134>)
 801a4a6:	f00a f847 	bl	8024538 <iprintf>
  if (prev != NULL) {
 801a4aa:	683b      	ldr	r3, [r7, #0]
 801a4ac:	2b00      	cmp	r3, #0
 801a4ae:	d00a      	beq.n	801a4c6 <ip_reass_free_complete_datagram+0x3e>
    LWIP_ASSERT("prev->next == ipr", prev->next == ipr);
 801a4b0:	683b      	ldr	r3, [r7, #0]
 801a4b2:	681a      	ldr	r2, [r3, #0]
 801a4b4:	687b      	ldr	r3, [r7, #4]
 801a4b6:	429a      	cmp	r2, r3
 801a4b8:	d005      	beq.n	801a4c6 <ip_reass_free_complete_datagram+0x3e>
 801a4ba:	4b3e      	ldr	r3, [pc, #248]	; (801a5b4 <ip_reass_free_complete_datagram+0x12c>)
 801a4bc:	22ad      	movs	r2, #173	; 0xad
 801a4be:	4940      	ldr	r1, [pc, #256]	; (801a5c0 <ip_reass_free_complete_datagram+0x138>)
 801a4c0:	483e      	ldr	r0, [pc, #248]	; (801a5bc <ip_reass_free_complete_datagram+0x134>)
 801a4c2:	f00a f839 	bl	8024538 <iprintf>
  }

  MIB2_STATS_INC(mib2.ipreasmfails);
#if LWIP_ICMP
  iprh = (struct ip_reass_helper *)ipr->p->payload;
 801a4c6:	687b      	ldr	r3, [r7, #4]
 801a4c8:	685b      	ldr	r3, [r3, #4]
 801a4ca:	685b      	ldr	r3, [r3, #4]
 801a4cc:	617b      	str	r3, [r7, #20]
  if (iprh->start == 0) {
 801a4ce:	697b      	ldr	r3, [r7, #20]
 801a4d0:	889b      	ldrh	r3, [r3, #4]
 801a4d2:	b29b      	uxth	r3, r3
 801a4d4:	2b00      	cmp	r3, #0
 801a4d6:	d12a      	bne.n	801a52e <ip_reass_free_complete_datagram+0xa6>
    /* The first fragment was received, send ICMP time exceeded. */
    /* First, de-queue the first pbuf from r->p. */
    p = ipr->p;
 801a4d8:	687b      	ldr	r3, [r7, #4]
 801a4da:	685b      	ldr	r3, [r3, #4]
 801a4dc:	61bb      	str	r3, [r7, #24]
    ipr->p = iprh->next_pbuf;
 801a4de:	697b      	ldr	r3, [r7, #20]
 801a4e0:	681a      	ldr	r2, [r3, #0]
 801a4e2:	687b      	ldr	r3, [r7, #4]
 801a4e4:	605a      	str	r2, [r3, #4]
    /* Then, copy the original header into it. */
    SMEMCPY(p->payload, &ipr->iphdr, IP_HLEN);
 801a4e6:	69bb      	ldr	r3, [r7, #24]
 801a4e8:	6858      	ldr	r0, [r3, #4]
 801a4ea:	687b      	ldr	r3, [r7, #4]
 801a4ec:	3308      	adds	r3, #8
 801a4ee:	2214      	movs	r2, #20
 801a4f0:	4619      	mov	r1, r3
 801a4f2:	f00a fc02 	bl	8024cfa <memcpy>
    icmp_time_exceeded(p, ICMP_TE_FRAG);
 801a4f6:	2101      	movs	r1, #1
 801a4f8:	69b8      	ldr	r0, [r7, #24]
 801a4fa:	f7ff fa97 	bl	8019a2c <icmp_time_exceeded>
    clen = pbuf_clen(p);
 801a4fe:	69b8      	ldr	r0, [r7, #24]
 801a500:	f001 ff54 	bl	801c3ac <pbuf_clen>
 801a504:	4603      	mov	r3, r0
 801a506:	827b      	strh	r3, [r7, #18]
    LWIP_ASSERT("pbufs_freed + clen <= 0xffff", pbufs_freed + clen <= 0xffff);
 801a508:	8bfa      	ldrh	r2, [r7, #30]
 801a50a:	8a7b      	ldrh	r3, [r7, #18]
 801a50c:	4413      	add	r3, r2
 801a50e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 801a512:	db05      	blt.n	801a520 <ip_reass_free_complete_datagram+0x98>
 801a514:	4b27      	ldr	r3, [pc, #156]	; (801a5b4 <ip_reass_free_complete_datagram+0x12c>)
 801a516:	22bc      	movs	r2, #188	; 0xbc
 801a518:	492a      	ldr	r1, [pc, #168]	; (801a5c4 <ip_reass_free_complete_datagram+0x13c>)
 801a51a:	4828      	ldr	r0, [pc, #160]	; (801a5bc <ip_reass_free_complete_datagram+0x134>)
 801a51c:	f00a f80c 	bl	8024538 <iprintf>
    pbufs_freed += clen;
 801a520:	8bfa      	ldrh	r2, [r7, #30]
 801a522:	8a7b      	ldrh	r3, [r7, #18]
 801a524:	4413      	add	r3, r2
 801a526:	83fb      	strh	r3, [r7, #30]
    pbuf_free(p);
 801a528:	69b8      	ldr	r0, [r7, #24]
 801a52a:	f001 fea5 	bl	801c278 <pbuf_free>
  }
#endif /* LWIP_ICMP */

  /* First, free all received pbufs.  The individual pbufs need to be released
     separately as they have not yet been chained */
  p = ipr->p;
 801a52e:	687b      	ldr	r3, [r7, #4]
 801a530:	685b      	ldr	r3, [r3, #4]
 801a532:	61bb      	str	r3, [r7, #24]
  while (p != NULL) {
 801a534:	e01f      	b.n	801a576 <ip_reass_free_complete_datagram+0xee>
    struct pbuf *pcur;
    iprh = (struct ip_reass_helper *)p->payload;
 801a536:	69bb      	ldr	r3, [r7, #24]
 801a538:	685b      	ldr	r3, [r3, #4]
 801a53a:	617b      	str	r3, [r7, #20]
    pcur = p;
 801a53c:	69bb      	ldr	r3, [r7, #24]
 801a53e:	60fb      	str	r3, [r7, #12]
    /* get the next pointer before freeing */
    p = iprh->next_pbuf;
 801a540:	697b      	ldr	r3, [r7, #20]
 801a542:	681b      	ldr	r3, [r3, #0]
 801a544:	61bb      	str	r3, [r7, #24]
    clen = pbuf_clen(pcur);
 801a546:	68f8      	ldr	r0, [r7, #12]
 801a548:	f001 ff30 	bl	801c3ac <pbuf_clen>
 801a54c:	4603      	mov	r3, r0
 801a54e:	827b      	strh	r3, [r7, #18]
    LWIP_ASSERT("pbufs_freed + clen <= 0xffff", pbufs_freed + clen <= 0xffff);
 801a550:	8bfa      	ldrh	r2, [r7, #30]
 801a552:	8a7b      	ldrh	r3, [r7, #18]
 801a554:	4413      	add	r3, r2
 801a556:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 801a55a:	db05      	blt.n	801a568 <ip_reass_free_complete_datagram+0xe0>
 801a55c:	4b15      	ldr	r3, [pc, #84]	; (801a5b4 <ip_reass_free_complete_datagram+0x12c>)
 801a55e:	22cc      	movs	r2, #204	; 0xcc
 801a560:	4918      	ldr	r1, [pc, #96]	; (801a5c4 <ip_reass_free_complete_datagram+0x13c>)
 801a562:	4816      	ldr	r0, [pc, #88]	; (801a5bc <ip_reass_free_complete_datagram+0x134>)
 801a564:	f009 ffe8 	bl	8024538 <iprintf>
    pbufs_freed += clen;
 801a568:	8bfa      	ldrh	r2, [r7, #30]
 801a56a:	8a7b      	ldrh	r3, [r7, #18]
 801a56c:	4413      	add	r3, r2
 801a56e:	83fb      	strh	r3, [r7, #30]
    pbuf_free(pcur);
 801a570:	68f8      	ldr	r0, [r7, #12]
 801a572:	f001 fe81 	bl	801c278 <pbuf_free>
  while (p != NULL) {
 801a576:	69bb      	ldr	r3, [r7, #24]
 801a578:	2b00      	cmp	r3, #0
 801a57a:	d1dc      	bne.n	801a536 <ip_reass_free_complete_datagram+0xae>
  }
  /* Then, unchain the struct ip_reassdata from the list and free it. */
  ip_reass_dequeue_datagram(ipr, prev);
 801a57c:	6839      	ldr	r1, [r7, #0]
 801a57e:	6878      	ldr	r0, [r7, #4]
 801a580:	f000 f8c2 	bl	801a708 <ip_reass_dequeue_datagram>
  LWIP_ASSERT("ip_reass_pbufcount >= clen", ip_reass_pbufcount >= pbufs_freed);
 801a584:	4b10      	ldr	r3, [pc, #64]	; (801a5c8 <ip_reass_free_complete_datagram+0x140>)
 801a586:	881b      	ldrh	r3, [r3, #0]
 801a588:	8bfa      	ldrh	r2, [r7, #30]
 801a58a:	429a      	cmp	r2, r3
 801a58c:	d905      	bls.n	801a59a <ip_reass_free_complete_datagram+0x112>
 801a58e:	4b09      	ldr	r3, [pc, #36]	; (801a5b4 <ip_reass_free_complete_datagram+0x12c>)
 801a590:	22d2      	movs	r2, #210	; 0xd2
 801a592:	490e      	ldr	r1, [pc, #56]	; (801a5cc <ip_reass_free_complete_datagram+0x144>)
 801a594:	4809      	ldr	r0, [pc, #36]	; (801a5bc <ip_reass_free_complete_datagram+0x134>)
 801a596:	f009 ffcf 	bl	8024538 <iprintf>
  ip_reass_pbufcount -= pbufs_freed;
 801a59a:	4b0b      	ldr	r3, [pc, #44]	; (801a5c8 <ip_reass_free_complete_datagram+0x140>)
 801a59c:	881a      	ldrh	r2, [r3, #0]
 801a59e:	8bfb      	ldrh	r3, [r7, #30]
 801a5a0:	1ad3      	subs	r3, r2, r3
 801a5a2:	b29a      	uxth	r2, r3
 801a5a4:	4b08      	ldr	r3, [pc, #32]	; (801a5c8 <ip_reass_free_complete_datagram+0x140>)
 801a5a6:	801a      	strh	r2, [r3, #0]

  return pbufs_freed;
 801a5a8:	8bfb      	ldrh	r3, [r7, #30]
}
 801a5aa:	4618      	mov	r0, r3
 801a5ac:	3720      	adds	r7, #32
 801a5ae:	46bd      	mov	sp, r7
 801a5b0:	bd80      	pop	{r7, pc}
 801a5b2:	bf00      	nop
 801a5b4:	08025d60 	.word	0x08025d60
 801a5b8:	08025d9c 	.word	0x08025d9c
 801a5bc:	08025da8 	.word	0x08025da8
 801a5c0:	08025dd0 	.word	0x08025dd0
 801a5c4:	08025de4 	.word	0x08025de4
 801a5c8:	20004078 	.word	0x20004078
 801a5cc:	08025e04 	.word	0x08025e04

0801a5d0 <ip_reass_remove_oldest_datagram>:
 *        (used for freeing other datagrams if not enough space)
 * @return the number of pbufs freed
 */
static int
ip_reass_remove_oldest_datagram(struct ip_hdr *fraghdr, int pbufs_needed)
{
 801a5d0:	b580      	push	{r7, lr}
 801a5d2:	b08a      	sub	sp, #40	; 0x28
 801a5d4:	af00      	add	r7, sp, #0
 801a5d6:	6078      	str	r0, [r7, #4]
 801a5d8:	6039      	str	r1, [r7, #0]
  /* @todo Can't we simply remove the last datagram in the
   *       linked list behind reassdatagrams?
   */
  struct ip_reassdata *r, *oldest, *prev, *oldest_prev;
  int pbufs_freed = 0, pbufs_freed_current;
 801a5da:	2300      	movs	r3, #0
 801a5dc:	617b      	str	r3, [r7, #20]
  int other_datagrams;

  /* Free datagrams until being allowed to enqueue 'pbufs_needed' pbufs,
   * but don't free the datagram that 'fraghdr' belongs to! */
  do {
    oldest = NULL;
 801a5de:	2300      	movs	r3, #0
 801a5e0:	623b      	str	r3, [r7, #32]
    prev = NULL;
 801a5e2:	2300      	movs	r3, #0
 801a5e4:	61fb      	str	r3, [r7, #28]
    oldest_prev = NULL;
 801a5e6:	2300      	movs	r3, #0
 801a5e8:	61bb      	str	r3, [r7, #24]
    other_datagrams = 0;
 801a5ea:	2300      	movs	r3, #0
 801a5ec:	613b      	str	r3, [r7, #16]
    r = reassdatagrams;
 801a5ee:	4b28      	ldr	r3, [pc, #160]	; (801a690 <ip_reass_remove_oldest_datagram+0xc0>)
 801a5f0:	681b      	ldr	r3, [r3, #0]
 801a5f2:	627b      	str	r3, [r7, #36]	; 0x24
    while (r != NULL) {
 801a5f4:	e030      	b.n	801a658 <ip_reass_remove_oldest_datagram+0x88>
      if (!IP_ADDRESSES_AND_ID_MATCH(&r->iphdr, fraghdr)) {
 801a5f6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801a5f8:	695a      	ldr	r2, [r3, #20]
 801a5fa:	687b      	ldr	r3, [r7, #4]
 801a5fc:	68db      	ldr	r3, [r3, #12]
 801a5fe:	429a      	cmp	r2, r3
 801a600:	d10c      	bne.n	801a61c <ip_reass_remove_oldest_datagram+0x4c>
 801a602:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801a604:	699a      	ldr	r2, [r3, #24]
 801a606:	687b      	ldr	r3, [r7, #4]
 801a608:	691b      	ldr	r3, [r3, #16]
 801a60a:	429a      	cmp	r2, r3
 801a60c:	d106      	bne.n	801a61c <ip_reass_remove_oldest_datagram+0x4c>
 801a60e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801a610:	899a      	ldrh	r2, [r3, #12]
 801a612:	687b      	ldr	r3, [r7, #4]
 801a614:	889b      	ldrh	r3, [r3, #4]
 801a616:	b29b      	uxth	r3, r3
 801a618:	429a      	cmp	r2, r3
 801a61a:	d014      	beq.n	801a646 <ip_reass_remove_oldest_datagram+0x76>
        /* Not the same datagram as fraghdr */
        other_datagrams++;
 801a61c:	693b      	ldr	r3, [r7, #16]
 801a61e:	3301      	adds	r3, #1
 801a620:	613b      	str	r3, [r7, #16]
        if (oldest == NULL) {
 801a622:	6a3b      	ldr	r3, [r7, #32]
 801a624:	2b00      	cmp	r3, #0
 801a626:	d104      	bne.n	801a632 <ip_reass_remove_oldest_datagram+0x62>
          oldest = r;
 801a628:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801a62a:	623b      	str	r3, [r7, #32]
          oldest_prev = prev;
 801a62c:	69fb      	ldr	r3, [r7, #28]
 801a62e:	61bb      	str	r3, [r7, #24]
 801a630:	e009      	b.n	801a646 <ip_reass_remove_oldest_datagram+0x76>
        } else if (r->timer <= oldest->timer) {
 801a632:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801a634:	7fda      	ldrb	r2, [r3, #31]
 801a636:	6a3b      	ldr	r3, [r7, #32]
 801a638:	7fdb      	ldrb	r3, [r3, #31]
 801a63a:	429a      	cmp	r2, r3
 801a63c:	d803      	bhi.n	801a646 <ip_reass_remove_oldest_datagram+0x76>
          /* older than the previous oldest */
          oldest = r;
 801a63e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801a640:	623b      	str	r3, [r7, #32]
          oldest_prev = prev;
 801a642:	69fb      	ldr	r3, [r7, #28]
 801a644:	61bb      	str	r3, [r7, #24]
        }
      }
      if (r->next != NULL) {
 801a646:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801a648:	681b      	ldr	r3, [r3, #0]
 801a64a:	2b00      	cmp	r3, #0
 801a64c:	d001      	beq.n	801a652 <ip_reass_remove_oldest_datagram+0x82>
        prev = r;
 801a64e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801a650:	61fb      	str	r3, [r7, #28]
      }
      r = r->next;
 801a652:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801a654:	681b      	ldr	r3, [r3, #0]
 801a656:	627b      	str	r3, [r7, #36]	; 0x24
    while (r != NULL) {
 801a658:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801a65a:	2b00      	cmp	r3, #0
 801a65c:	d1cb      	bne.n	801a5f6 <ip_reass_remove_oldest_datagram+0x26>
    }
    if (oldest != NULL) {
 801a65e:	6a3b      	ldr	r3, [r7, #32]
 801a660:	2b00      	cmp	r3, #0
 801a662:	d008      	beq.n	801a676 <ip_reass_remove_oldest_datagram+0xa6>
      pbufs_freed_current = ip_reass_free_complete_datagram(oldest, oldest_prev);
 801a664:	69b9      	ldr	r1, [r7, #24]
 801a666:	6a38      	ldr	r0, [r7, #32]
 801a668:	f7ff ff0e 	bl	801a488 <ip_reass_free_complete_datagram>
 801a66c:	60f8      	str	r0, [r7, #12]
      pbufs_freed += pbufs_freed_current;
 801a66e:	697a      	ldr	r2, [r7, #20]
 801a670:	68fb      	ldr	r3, [r7, #12]
 801a672:	4413      	add	r3, r2
 801a674:	617b      	str	r3, [r7, #20]
    }
  } while ((pbufs_freed < pbufs_needed) && (other_datagrams > 1));
 801a676:	697a      	ldr	r2, [r7, #20]
 801a678:	683b      	ldr	r3, [r7, #0]
 801a67a:	429a      	cmp	r2, r3
 801a67c:	da02      	bge.n	801a684 <ip_reass_remove_oldest_datagram+0xb4>
 801a67e:	693b      	ldr	r3, [r7, #16]
 801a680:	2b01      	cmp	r3, #1
 801a682:	dcac      	bgt.n	801a5de <ip_reass_remove_oldest_datagram+0xe>
  return pbufs_freed;
 801a684:	697b      	ldr	r3, [r7, #20]
}
 801a686:	4618      	mov	r0, r3
 801a688:	3728      	adds	r7, #40	; 0x28
 801a68a:	46bd      	mov	sp, r7
 801a68c:	bd80      	pop	{r7, pc}
 801a68e:	bf00      	nop
 801a690:	20004074 	.word	0x20004074

0801a694 <ip_reass_enqueue_new_datagram>:
 * @param clen number of pbufs needed to enqueue (used for freeing other datagrams if not enough space)
 * @return A pointer to the queue location into which the fragment was enqueued
 */
static struct ip_reassdata*
ip_reass_enqueue_new_datagram(struct ip_hdr *fraghdr, int clen)
{
 801a694:	b580      	push	{r7, lr}
 801a696:	b084      	sub	sp, #16
 801a698:	af00      	add	r7, sp, #0
 801a69a:	6078      	str	r0, [r7, #4]
 801a69c:	6039      	str	r1, [r7, #0]
#if ! IP_REASS_FREE_OLDEST
  LWIP_UNUSED_ARG(clen);
#endif

  /* No matching previous fragment found, allocate a new reassdata struct */
  ipr = (struct ip_reassdata *)memp_malloc(MEMP_REASSDATA);
 801a69e:	2004      	movs	r0, #4
 801a6a0:	f001 f83e 	bl	801b720 <memp_malloc>
 801a6a4:	60f8      	str	r0, [r7, #12]
  if (ipr == NULL) {
 801a6a6:	68fb      	ldr	r3, [r7, #12]
 801a6a8:	2b00      	cmp	r3, #0
 801a6aa:	d110      	bne.n	801a6ce <ip_reass_enqueue_new_datagram+0x3a>
#if IP_REASS_FREE_OLDEST
    if (ip_reass_remove_oldest_datagram(fraghdr, clen) >= clen) {
 801a6ac:	6839      	ldr	r1, [r7, #0]
 801a6ae:	6878      	ldr	r0, [r7, #4]
 801a6b0:	f7ff ff8e 	bl	801a5d0 <ip_reass_remove_oldest_datagram>
 801a6b4:	4602      	mov	r2, r0
 801a6b6:	683b      	ldr	r3, [r7, #0]
 801a6b8:	429a      	cmp	r2, r3
 801a6ba:	db03      	blt.n	801a6c4 <ip_reass_enqueue_new_datagram+0x30>
      ipr = (struct ip_reassdata *)memp_malloc(MEMP_REASSDATA);
 801a6bc:	2004      	movs	r0, #4
 801a6be:	f001 f82f 	bl	801b720 <memp_malloc>
 801a6c2:	60f8      	str	r0, [r7, #12]
    }
    if (ipr == NULL)
 801a6c4:	68fb      	ldr	r3, [r7, #12]
 801a6c6:	2b00      	cmp	r3, #0
 801a6c8:	d101      	bne.n	801a6ce <ip_reass_enqueue_new_datagram+0x3a>
#endif /* IP_REASS_FREE_OLDEST */
    {
      IPFRAG_STATS_INC(ip_frag.memerr);
      LWIP_DEBUGF(IP_REASS_DEBUG,("Failed to alloc reassdata struct\n"));
      return NULL;
 801a6ca:	2300      	movs	r3, #0
 801a6cc:	e016      	b.n	801a6fc <ip_reass_enqueue_new_datagram+0x68>
    }
  }
  memset(ipr, 0, sizeof(struct ip_reassdata));
 801a6ce:	2220      	movs	r2, #32
 801a6d0:	2100      	movs	r1, #0
 801a6d2:	68f8      	ldr	r0, [r7, #12]
 801a6d4:	f00a fb1c 	bl	8024d10 <memset>
  ipr->timer = IP_REASS_MAXAGE;
 801a6d8:	68fb      	ldr	r3, [r7, #12]
 801a6da:	2203      	movs	r2, #3
 801a6dc:	77da      	strb	r2, [r3, #31]

  /* enqueue the new structure to the front of the list */
  ipr->next = reassdatagrams;
 801a6de:	4b09      	ldr	r3, [pc, #36]	; (801a704 <ip_reass_enqueue_new_datagram+0x70>)
 801a6e0:	681a      	ldr	r2, [r3, #0]
 801a6e2:	68fb      	ldr	r3, [r7, #12]
 801a6e4:	601a      	str	r2, [r3, #0]
  reassdatagrams = ipr;
 801a6e6:	4a07      	ldr	r2, [pc, #28]	; (801a704 <ip_reass_enqueue_new_datagram+0x70>)
 801a6e8:	68fb      	ldr	r3, [r7, #12]
 801a6ea:	6013      	str	r3, [r2, #0]
  /* copy the ip header for later tests and input */
  /* @todo: no ip options supported? */
  SMEMCPY(&(ipr->iphdr), fraghdr, IP_HLEN);
 801a6ec:	68fb      	ldr	r3, [r7, #12]
 801a6ee:	3308      	adds	r3, #8
 801a6f0:	2214      	movs	r2, #20
 801a6f2:	6879      	ldr	r1, [r7, #4]
 801a6f4:	4618      	mov	r0, r3
 801a6f6:	f00a fb00 	bl	8024cfa <memcpy>
  return ipr;
 801a6fa:	68fb      	ldr	r3, [r7, #12]
}
 801a6fc:	4618      	mov	r0, r3
 801a6fe:	3710      	adds	r7, #16
 801a700:	46bd      	mov	sp, r7
 801a702:	bd80      	pop	{r7, pc}
 801a704:	20004074 	.word	0x20004074

0801a708 <ip_reass_dequeue_datagram>:
 * Dequeues a datagram from the datagram queue. Doesn't deallocate the pbufs.
 * @param ipr points to the queue entry to dequeue
 */
static void
ip_reass_dequeue_datagram(struct ip_reassdata *ipr, struct ip_reassdata *prev)
{
 801a708:	b580      	push	{r7, lr}
 801a70a:	b082      	sub	sp, #8
 801a70c:	af00      	add	r7, sp, #0
 801a70e:	6078      	str	r0, [r7, #4]
 801a710:	6039      	str	r1, [r7, #0]
  /* dequeue the reass struct  */
  if (reassdatagrams == ipr) {
 801a712:	4b10      	ldr	r3, [pc, #64]	; (801a754 <ip_reass_dequeue_datagram+0x4c>)
 801a714:	681a      	ldr	r2, [r3, #0]
 801a716:	687b      	ldr	r3, [r7, #4]
 801a718:	429a      	cmp	r2, r3
 801a71a:	d104      	bne.n	801a726 <ip_reass_dequeue_datagram+0x1e>
    /* it was the first in the list */
    reassdatagrams = ipr->next;
 801a71c:	687b      	ldr	r3, [r7, #4]
 801a71e:	681b      	ldr	r3, [r3, #0]
 801a720:	4a0c      	ldr	r2, [pc, #48]	; (801a754 <ip_reass_dequeue_datagram+0x4c>)
 801a722:	6013      	str	r3, [r2, #0]
 801a724:	e00d      	b.n	801a742 <ip_reass_dequeue_datagram+0x3a>
  } else {
    /* it wasn't the first, so it must have a valid 'prev' */
    LWIP_ASSERT("sanity check linked list", prev != NULL);
 801a726:	683b      	ldr	r3, [r7, #0]
 801a728:	2b00      	cmp	r3, #0
 801a72a:	d106      	bne.n	801a73a <ip_reass_dequeue_datagram+0x32>
 801a72c:	4b0a      	ldr	r3, [pc, #40]	; (801a758 <ip_reass_dequeue_datagram+0x50>)
 801a72e:	f240 1245 	movw	r2, #325	; 0x145
 801a732:	490a      	ldr	r1, [pc, #40]	; (801a75c <ip_reass_dequeue_datagram+0x54>)
 801a734:	480a      	ldr	r0, [pc, #40]	; (801a760 <ip_reass_dequeue_datagram+0x58>)
 801a736:	f009 feff 	bl	8024538 <iprintf>
    prev->next = ipr->next;
 801a73a:	687b      	ldr	r3, [r7, #4]
 801a73c:	681a      	ldr	r2, [r3, #0]
 801a73e:	683b      	ldr	r3, [r7, #0]
 801a740:	601a      	str	r2, [r3, #0]
  }

  /* now we can free the ip_reassdata struct */
  memp_free(MEMP_REASSDATA, ipr);
 801a742:	6879      	ldr	r1, [r7, #4]
 801a744:	2004      	movs	r0, #4
 801a746:	f001 f83d 	bl	801b7c4 <memp_free>
}
 801a74a:	bf00      	nop
 801a74c:	3708      	adds	r7, #8
 801a74e:	46bd      	mov	sp, r7
 801a750:	bd80      	pop	{r7, pc}
 801a752:	bf00      	nop
 801a754:	20004074 	.word	0x20004074
 801a758:	08025d60 	.word	0x08025d60
 801a75c:	08025e20 	.word	0x08025e20
 801a760:	08025da8 	.word	0x08025da8

0801a764 <ip_reass_chain_frag_into_datagram_and_validate>:
 * @param is_last is 1 if this pbuf has MF==0 (ipr->flags not updated yet)
 * @return see IP_REASS_VALIDATE_* defines
 */
static int
ip_reass_chain_frag_into_datagram_and_validate(struct ip_reassdata *ipr, struct pbuf *new_p, int is_last)
{
 801a764:	b580      	push	{r7, lr}
 801a766:	b08c      	sub	sp, #48	; 0x30
 801a768:	af00      	add	r7, sp, #0
 801a76a:	60f8      	str	r0, [r7, #12]
 801a76c:	60b9      	str	r1, [r7, #8]
 801a76e:	607a      	str	r2, [r7, #4]
  struct ip_reass_helper *iprh, *iprh_tmp, *iprh_prev=NULL;
 801a770:	2300      	movs	r3, #0
 801a772:	62bb      	str	r3, [r7, #40]	; 0x28
  struct pbuf *q;
  u16_t offset, len;
  struct ip_hdr *fraghdr;
  int valid = 1;
 801a774:	2301      	movs	r3, #1
 801a776:	623b      	str	r3, [r7, #32]

  /* Extract length and fragment offset from current fragment */
  fraghdr = (struct ip_hdr*)new_p->payload;
 801a778:	68bb      	ldr	r3, [r7, #8]
 801a77a:	685b      	ldr	r3, [r3, #4]
 801a77c:	61fb      	str	r3, [r7, #28]
  len = lwip_ntohs(IPH_LEN(fraghdr)) - IPH_HL(fraghdr) * 4;
 801a77e:	69fb      	ldr	r3, [r7, #28]
 801a780:	885b      	ldrh	r3, [r3, #2]
 801a782:	b29b      	uxth	r3, r3
 801a784:	4618      	mov	r0, r3
 801a786:	f7fe f8e7 	bl	8018958 <lwip_htons>
 801a78a:	4603      	mov	r3, r0
 801a78c:	461a      	mov	r2, r3
 801a78e:	69fb      	ldr	r3, [r7, #28]
 801a790:	781b      	ldrb	r3, [r3, #0]
 801a792:	b29b      	uxth	r3, r3
 801a794:	f003 030f 	and.w	r3, r3, #15
 801a798:	b29b      	uxth	r3, r3
 801a79a:	009b      	lsls	r3, r3, #2
 801a79c:	b29b      	uxth	r3, r3
 801a79e:	1ad3      	subs	r3, r2, r3
 801a7a0:	837b      	strh	r3, [r7, #26]
  offset = (lwip_ntohs(IPH_OFFSET(fraghdr)) & IP_OFFMASK) * 8;
 801a7a2:	69fb      	ldr	r3, [r7, #28]
 801a7a4:	88db      	ldrh	r3, [r3, #6]
 801a7a6:	b29b      	uxth	r3, r3
 801a7a8:	4618      	mov	r0, r3
 801a7aa:	f7fe f8d5 	bl	8018958 <lwip_htons>
 801a7ae:	4603      	mov	r3, r0
 801a7b0:	f3c3 030c 	ubfx	r3, r3, #0, #13
 801a7b4:	b29b      	uxth	r3, r3
 801a7b6:	00db      	lsls	r3, r3, #3
 801a7b8:	833b      	strh	r3, [r7, #24]
  /* overwrite the fragment's ip header from the pbuf with our helper struct,
   * and setup the embedded helper structure. */
  /* make sure the struct ip_reass_helper fits into the IP header */
  LWIP_ASSERT("sizeof(struct ip_reass_helper) <= IP_HLEN",
              sizeof(struct ip_reass_helper) <= IP_HLEN);
  iprh = (struct ip_reass_helper*)new_p->payload;
 801a7ba:	68bb      	ldr	r3, [r7, #8]
 801a7bc:	685b      	ldr	r3, [r3, #4]
 801a7be:	62fb      	str	r3, [r7, #44]	; 0x2c
  iprh->next_pbuf = NULL;
 801a7c0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801a7c2:	2200      	movs	r2, #0
 801a7c4:	701a      	strb	r2, [r3, #0]
 801a7c6:	2200      	movs	r2, #0
 801a7c8:	705a      	strb	r2, [r3, #1]
 801a7ca:	2200      	movs	r2, #0
 801a7cc:	709a      	strb	r2, [r3, #2]
 801a7ce:	2200      	movs	r2, #0
 801a7d0:	70da      	strb	r2, [r3, #3]
  iprh->start = offset;
 801a7d2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801a7d4:	8b3a      	ldrh	r2, [r7, #24]
 801a7d6:	809a      	strh	r2, [r3, #4]
  iprh->end = offset + len;
 801a7d8:	8b3a      	ldrh	r2, [r7, #24]
 801a7da:	8b7b      	ldrh	r3, [r7, #26]
 801a7dc:	4413      	add	r3, r2
 801a7de:	b29a      	uxth	r2, r3
 801a7e0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801a7e2:	80da      	strh	r2, [r3, #6]

  /* Iterate through until we either get to the end of the list (append),
   * or we find one with a larger offset (insert). */
  for (q = ipr->p; q != NULL;) {
 801a7e4:	68fb      	ldr	r3, [r7, #12]
 801a7e6:	685b      	ldr	r3, [r3, #4]
 801a7e8:	627b      	str	r3, [r7, #36]	; 0x24
 801a7ea:	e061      	b.n	801a8b0 <ip_reass_chain_frag_into_datagram_and_validate+0x14c>
    iprh_tmp = (struct ip_reass_helper*)q->payload;
 801a7ec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801a7ee:	685b      	ldr	r3, [r3, #4]
 801a7f0:	617b      	str	r3, [r7, #20]
    if (iprh->start < iprh_tmp->start) {
 801a7f2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801a7f4:	889b      	ldrh	r3, [r3, #4]
 801a7f6:	b29a      	uxth	r2, r3
 801a7f8:	697b      	ldr	r3, [r7, #20]
 801a7fa:	889b      	ldrh	r3, [r3, #4]
 801a7fc:	b29b      	uxth	r3, r3
 801a7fe:	429a      	cmp	r2, r3
 801a800:	d232      	bcs.n	801a868 <ip_reass_chain_frag_into_datagram_and_validate+0x104>
      /* the new pbuf should be inserted before this */
      iprh->next_pbuf = q;
 801a802:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801a804:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 801a806:	601a      	str	r2, [r3, #0]
      if (iprh_prev != NULL) {
 801a808:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801a80a:	2b00      	cmp	r3, #0
 801a80c:	d01f      	beq.n	801a84e <ip_reass_chain_frag_into_datagram_and_validate+0xea>
        /* not the fragment with the lowest offset */
#if IP_REASS_CHECK_OVERLAP
        if ((iprh->start < iprh_prev->end) || (iprh->end > iprh_tmp->start)) {
 801a80e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801a810:	889b      	ldrh	r3, [r3, #4]
 801a812:	b29a      	uxth	r2, r3
 801a814:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801a816:	88db      	ldrh	r3, [r3, #6]
 801a818:	b29b      	uxth	r3, r3
 801a81a:	429a      	cmp	r2, r3
 801a81c:	f0c0 80e8 	bcc.w	801a9f0 <ip_reass_chain_frag_into_datagram_and_validate+0x28c>
 801a820:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801a822:	88db      	ldrh	r3, [r3, #6]
 801a824:	b29a      	uxth	r2, r3
 801a826:	697b      	ldr	r3, [r7, #20]
 801a828:	889b      	ldrh	r3, [r3, #4]
 801a82a:	b29b      	uxth	r3, r3
 801a82c:	429a      	cmp	r2, r3
 801a82e:	f200 80df 	bhi.w	801a9f0 <ip_reass_chain_frag_into_datagram_and_validate+0x28c>
          /* fragment overlaps with previous or following, throw away */
          goto freepbuf;
        }
#endif /* IP_REASS_CHECK_OVERLAP */
        iprh_prev->next_pbuf = new_p;
 801a832:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801a834:	68ba      	ldr	r2, [r7, #8]
 801a836:	601a      	str	r2, [r3, #0]
        if (iprh_prev->end != iprh->start) {
 801a838:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801a83a:	88db      	ldrh	r3, [r3, #6]
 801a83c:	b29a      	uxth	r2, r3
 801a83e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801a840:	889b      	ldrh	r3, [r3, #4]
 801a842:	b29b      	uxth	r3, r3
 801a844:	429a      	cmp	r2, r3
 801a846:	d037      	beq.n	801a8b8 <ip_reass_chain_frag_into_datagram_and_validate+0x154>
          /* There is a fragment missing between the current
           * and the previous fragment */
          valid = 0;
 801a848:	2300      	movs	r3, #0
 801a84a:	623b      	str	r3, [r7, #32]
        }
#endif /* IP_REASS_CHECK_OVERLAP */
        /* fragment with the lowest offset */
        ipr->p = new_p;
      }
      break;
 801a84c:	e034      	b.n	801a8b8 <ip_reass_chain_frag_into_datagram_and_validate+0x154>
        if (iprh->end > iprh_tmp->start) {
 801a84e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801a850:	88db      	ldrh	r3, [r3, #6]
 801a852:	b29a      	uxth	r2, r3
 801a854:	697b      	ldr	r3, [r7, #20]
 801a856:	889b      	ldrh	r3, [r3, #4]
 801a858:	b29b      	uxth	r3, r3
 801a85a:	429a      	cmp	r2, r3
 801a85c:	f200 80c3 	bhi.w	801a9e6 <ip_reass_chain_frag_into_datagram_and_validate+0x282>
        ipr->p = new_p;
 801a860:	68fb      	ldr	r3, [r7, #12]
 801a862:	68ba      	ldr	r2, [r7, #8]
 801a864:	605a      	str	r2, [r3, #4]
      break;
 801a866:	e027      	b.n	801a8b8 <ip_reass_chain_frag_into_datagram_and_validate+0x154>
    } else if (iprh->start == iprh_tmp->start) {
 801a868:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801a86a:	889b      	ldrh	r3, [r3, #4]
 801a86c:	b29a      	uxth	r2, r3
 801a86e:	697b      	ldr	r3, [r7, #20]
 801a870:	889b      	ldrh	r3, [r3, #4]
 801a872:	b29b      	uxth	r3, r3
 801a874:	429a      	cmp	r2, r3
 801a876:	f000 80b8 	beq.w	801a9ea <ip_reass_chain_frag_into_datagram_and_validate+0x286>
      /* received the same datagram twice: no need to keep the datagram */
      goto freepbuf;
#if IP_REASS_CHECK_OVERLAP
    } else if (iprh->start < iprh_tmp->end) {
 801a87a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801a87c:	889b      	ldrh	r3, [r3, #4]
 801a87e:	b29a      	uxth	r2, r3
 801a880:	697b      	ldr	r3, [r7, #20]
 801a882:	88db      	ldrh	r3, [r3, #6]
 801a884:	b29b      	uxth	r3, r3
 801a886:	429a      	cmp	r2, r3
 801a888:	f0c0 80b1 	bcc.w	801a9ee <ip_reass_chain_frag_into_datagram_and_validate+0x28a>
      /* overlap: no need to keep the new datagram */
      goto freepbuf;
#endif /* IP_REASS_CHECK_OVERLAP */
    } else {
      /* Check if the fragments received so far have no holes. */
      if (iprh_prev != NULL) {
 801a88c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801a88e:	2b00      	cmp	r3, #0
 801a890:	d009      	beq.n	801a8a6 <ip_reass_chain_frag_into_datagram_and_validate+0x142>
        if (iprh_prev->end != iprh_tmp->start) {
 801a892:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801a894:	88db      	ldrh	r3, [r3, #6]
 801a896:	b29a      	uxth	r2, r3
 801a898:	697b      	ldr	r3, [r7, #20]
 801a89a:	889b      	ldrh	r3, [r3, #4]
 801a89c:	b29b      	uxth	r3, r3
 801a89e:	429a      	cmp	r2, r3
 801a8a0:	d001      	beq.n	801a8a6 <ip_reass_chain_frag_into_datagram_and_validate+0x142>
          /* There is a fragment missing between the current
           * and the previous fragment */
          valid = 0;
 801a8a2:	2300      	movs	r3, #0
 801a8a4:	623b      	str	r3, [r7, #32]
        }
      }
    }
    q = iprh_tmp->next_pbuf;
 801a8a6:	697b      	ldr	r3, [r7, #20]
 801a8a8:	681b      	ldr	r3, [r3, #0]
 801a8aa:	627b      	str	r3, [r7, #36]	; 0x24
    iprh_prev = iprh_tmp;
 801a8ac:	697b      	ldr	r3, [r7, #20]
 801a8ae:	62bb      	str	r3, [r7, #40]	; 0x28
  for (q = ipr->p; q != NULL;) {
 801a8b0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801a8b2:	2b00      	cmp	r3, #0
 801a8b4:	d19a      	bne.n	801a7ec <ip_reass_chain_frag_into_datagram_and_validate+0x88>
 801a8b6:	e000      	b.n	801a8ba <ip_reass_chain_frag_into_datagram_and_validate+0x156>
      break;
 801a8b8:	bf00      	nop
  }

  /* If q is NULL, then we made it to the end of the list. Determine what to do now */
  if (q == NULL) {
 801a8ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801a8bc:	2b00      	cmp	r3, #0
 801a8be:	d12d      	bne.n	801a91c <ip_reass_chain_frag_into_datagram_and_validate+0x1b8>
    if (iprh_prev != NULL) {
 801a8c0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801a8c2:	2b00      	cmp	r3, #0
 801a8c4:	d01c      	beq.n	801a900 <ip_reass_chain_frag_into_datagram_and_validate+0x19c>
      /* this is (for now), the fragment with the highest offset:
       * chain it to the last fragment */
#if IP_REASS_CHECK_OVERLAP
      LWIP_ASSERT("check fragments don't overlap", iprh_prev->end <= iprh->start);
 801a8c6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801a8c8:	88db      	ldrh	r3, [r3, #6]
 801a8ca:	b29a      	uxth	r2, r3
 801a8cc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801a8ce:	889b      	ldrh	r3, [r3, #4]
 801a8d0:	b29b      	uxth	r3, r3
 801a8d2:	429a      	cmp	r2, r3
 801a8d4:	d906      	bls.n	801a8e4 <ip_reass_chain_frag_into_datagram_and_validate+0x180>
 801a8d6:	4b50      	ldr	r3, [pc, #320]	; (801aa18 <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>)
 801a8d8:	f240 12ab 	movw	r2, #427	; 0x1ab
 801a8dc:	494f      	ldr	r1, [pc, #316]	; (801aa1c <ip_reass_chain_frag_into_datagram_and_validate+0x2b8>)
 801a8de:	4850      	ldr	r0, [pc, #320]	; (801aa20 <ip_reass_chain_frag_into_datagram_and_validate+0x2bc>)
 801a8e0:	f009 fe2a 	bl	8024538 <iprintf>
#endif /* IP_REASS_CHECK_OVERLAP */
      iprh_prev->next_pbuf = new_p;
 801a8e4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801a8e6:	68ba      	ldr	r2, [r7, #8]
 801a8e8:	601a      	str	r2, [r3, #0]
      if (iprh_prev->end != iprh->start) {
 801a8ea:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801a8ec:	88db      	ldrh	r3, [r3, #6]
 801a8ee:	b29a      	uxth	r2, r3
 801a8f0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801a8f2:	889b      	ldrh	r3, [r3, #4]
 801a8f4:	b29b      	uxth	r3, r3
 801a8f6:	429a      	cmp	r2, r3
 801a8f8:	d010      	beq.n	801a91c <ip_reass_chain_frag_into_datagram_and_validate+0x1b8>
        valid = 0;
 801a8fa:	2300      	movs	r3, #0
 801a8fc:	623b      	str	r3, [r7, #32]
 801a8fe:	e00d      	b.n	801a91c <ip_reass_chain_frag_into_datagram_and_validate+0x1b8>
      }
    } else {
#if IP_REASS_CHECK_OVERLAP
      LWIP_ASSERT("no previous fragment, this must be the first fragment!",
 801a900:	68fb      	ldr	r3, [r7, #12]
 801a902:	685b      	ldr	r3, [r3, #4]
 801a904:	2b00      	cmp	r3, #0
 801a906:	d006      	beq.n	801a916 <ip_reass_chain_frag_into_datagram_and_validate+0x1b2>
 801a908:	4b43      	ldr	r3, [pc, #268]	; (801aa18 <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>)
 801a90a:	f44f 72da 	mov.w	r2, #436	; 0x1b4
 801a90e:	4945      	ldr	r1, [pc, #276]	; (801aa24 <ip_reass_chain_frag_into_datagram_and_validate+0x2c0>)
 801a910:	4843      	ldr	r0, [pc, #268]	; (801aa20 <ip_reass_chain_frag_into_datagram_and_validate+0x2bc>)
 801a912:	f009 fe11 	bl	8024538 <iprintf>
        ipr->p == NULL);
#endif /* IP_REASS_CHECK_OVERLAP */
      /* this is the first fragment we ever received for this ip datagram */
      ipr->p = new_p;
 801a916:	68fb      	ldr	r3, [r7, #12]
 801a918:	68ba      	ldr	r2, [r7, #8]
 801a91a:	605a      	str	r2, [r3, #4]
    }
  }

  /* At this point, the validation part begins: */
  /* If we already received the last fragment */
  if (is_last || ((ipr->flags & IP_REASS_FLAG_LASTFRAG) != 0)) {
 801a91c:	687b      	ldr	r3, [r7, #4]
 801a91e:	2b00      	cmp	r3, #0
 801a920:	d105      	bne.n	801a92e <ip_reass_chain_frag_into_datagram_and_validate+0x1ca>
 801a922:	68fb      	ldr	r3, [r7, #12]
 801a924:	7f9b      	ldrb	r3, [r3, #30]
 801a926:	f003 0301 	and.w	r3, r3, #1
 801a92a:	2b00      	cmp	r3, #0
 801a92c:	d059      	beq.n	801a9e2 <ip_reass_chain_frag_into_datagram_and_validate+0x27e>
    /* and had no holes so far */
    if (valid) {
 801a92e:	6a3b      	ldr	r3, [r7, #32]
 801a930:	2b00      	cmp	r3, #0
 801a932:	d04f      	beq.n	801a9d4 <ip_reass_chain_frag_into_datagram_and_validate+0x270>
      /* then check if the rest of the fragments is here */
      /* Check if the queue starts with the first datagram */
      if ((ipr->p == NULL) || (((struct ip_reass_helper*)ipr->p->payload)->start != 0)) {
 801a934:	68fb      	ldr	r3, [r7, #12]
 801a936:	685b      	ldr	r3, [r3, #4]
 801a938:	2b00      	cmp	r3, #0
 801a93a:	d006      	beq.n	801a94a <ip_reass_chain_frag_into_datagram_and_validate+0x1e6>
 801a93c:	68fb      	ldr	r3, [r7, #12]
 801a93e:	685b      	ldr	r3, [r3, #4]
 801a940:	685b      	ldr	r3, [r3, #4]
 801a942:	889b      	ldrh	r3, [r3, #4]
 801a944:	b29b      	uxth	r3, r3
 801a946:	2b00      	cmp	r3, #0
 801a948:	d002      	beq.n	801a950 <ip_reass_chain_frag_into_datagram_and_validate+0x1ec>
        valid = 0;
 801a94a:	2300      	movs	r3, #0
 801a94c:	623b      	str	r3, [r7, #32]
 801a94e:	e041      	b.n	801a9d4 <ip_reass_chain_frag_into_datagram_and_validate+0x270>
      } else {
        /* and check that there are no holes after this datagram */
        iprh_prev = iprh;
 801a950:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801a952:	62bb      	str	r3, [r7, #40]	; 0x28
        q = iprh->next_pbuf;
 801a954:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801a956:	681b      	ldr	r3, [r3, #0]
 801a958:	627b      	str	r3, [r7, #36]	; 0x24
        while (q != NULL) {
 801a95a:	e012      	b.n	801a982 <ip_reass_chain_frag_into_datagram_and_validate+0x21e>
          iprh = (struct ip_reass_helper*)q->payload;
 801a95c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801a95e:	685b      	ldr	r3, [r3, #4]
 801a960:	62fb      	str	r3, [r7, #44]	; 0x2c
          if (iprh_prev->end != iprh->start) {
 801a962:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801a964:	88db      	ldrh	r3, [r3, #6]
 801a966:	b29a      	uxth	r2, r3
 801a968:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801a96a:	889b      	ldrh	r3, [r3, #4]
 801a96c:	b29b      	uxth	r3, r3
 801a96e:	429a      	cmp	r2, r3
 801a970:	d002      	beq.n	801a978 <ip_reass_chain_frag_into_datagram_and_validate+0x214>
            valid = 0;
 801a972:	2300      	movs	r3, #0
 801a974:	623b      	str	r3, [r7, #32]
            break;
 801a976:	e007      	b.n	801a988 <ip_reass_chain_frag_into_datagram_and_validate+0x224>
          }
          iprh_prev = iprh;
 801a978:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801a97a:	62bb      	str	r3, [r7, #40]	; 0x28
          q = iprh->next_pbuf;
 801a97c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801a97e:	681b      	ldr	r3, [r3, #0]
 801a980:	627b      	str	r3, [r7, #36]	; 0x24
        while (q != NULL) {
 801a982:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801a984:	2b00      	cmp	r3, #0
 801a986:	d1e9      	bne.n	801a95c <ip_reass_chain_frag_into_datagram_and_validate+0x1f8>
        }
        /* if still valid, all fragments are received
         * (because to the MF==0 already arrived */
        if (valid) {
 801a988:	6a3b      	ldr	r3, [r7, #32]
 801a98a:	2b00      	cmp	r3, #0
 801a98c:	d022      	beq.n	801a9d4 <ip_reass_chain_frag_into_datagram_and_validate+0x270>
          LWIP_ASSERT("sanity check", ipr->p != NULL);
 801a98e:	68fb      	ldr	r3, [r7, #12]
 801a990:	685b      	ldr	r3, [r3, #4]
 801a992:	2b00      	cmp	r3, #0
 801a994:	d106      	bne.n	801a9a4 <ip_reass_chain_frag_into_datagram_and_validate+0x240>
 801a996:	4b20      	ldr	r3, [pc, #128]	; (801aa18 <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>)
 801a998:	f44f 72ea 	mov.w	r2, #468	; 0x1d4
 801a99c:	4922      	ldr	r1, [pc, #136]	; (801aa28 <ip_reass_chain_frag_into_datagram_and_validate+0x2c4>)
 801a99e:	4820      	ldr	r0, [pc, #128]	; (801aa20 <ip_reass_chain_frag_into_datagram_and_validate+0x2bc>)
 801a9a0:	f009 fdca 	bl	8024538 <iprintf>
          LWIP_ASSERT("sanity check",
 801a9a4:	68fb      	ldr	r3, [r7, #12]
 801a9a6:	685b      	ldr	r3, [r3, #4]
 801a9a8:	685a      	ldr	r2, [r3, #4]
 801a9aa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801a9ac:	429a      	cmp	r2, r3
 801a9ae:	d106      	bne.n	801a9be <ip_reass_chain_frag_into_datagram_and_validate+0x25a>
 801a9b0:	4b19      	ldr	r3, [pc, #100]	; (801aa18 <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>)
 801a9b2:	f44f 72eb 	mov.w	r2, #470	; 0x1d6
 801a9b6:	491c      	ldr	r1, [pc, #112]	; (801aa28 <ip_reass_chain_frag_into_datagram_and_validate+0x2c4>)
 801a9b8:	4819      	ldr	r0, [pc, #100]	; (801aa20 <ip_reass_chain_frag_into_datagram_and_validate+0x2bc>)
 801a9ba:	f009 fdbd 	bl	8024538 <iprintf>
            ((struct ip_reass_helper*)ipr->p->payload) != iprh);
          LWIP_ASSERT("validate_datagram:next_pbuf!=NULL",
 801a9be:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801a9c0:	681b      	ldr	r3, [r3, #0]
 801a9c2:	2b00      	cmp	r3, #0
 801a9c4:	d006      	beq.n	801a9d4 <ip_reass_chain_frag_into_datagram_and_validate+0x270>
 801a9c6:	4b14      	ldr	r3, [pc, #80]	; (801aa18 <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>)
 801a9c8:	f44f 72ec 	mov.w	r2, #472	; 0x1d8
 801a9cc:	4917      	ldr	r1, [pc, #92]	; (801aa2c <ip_reass_chain_frag_into_datagram_and_validate+0x2c8>)
 801a9ce:	4814      	ldr	r0, [pc, #80]	; (801aa20 <ip_reass_chain_frag_into_datagram_and_validate+0x2bc>)
 801a9d0:	f009 fdb2 	bl	8024538 <iprintf>
      }
    }
    /* If valid is 0 here, there are some fragments missing in the middle
     * (since MF == 0 has already arrived). Such datagrams simply time out if
     * no more fragments are received... */
    return valid ? IP_REASS_VALIDATE_TELEGRAM_FINISHED : IP_REASS_VALIDATE_PBUF_QUEUED;
 801a9d4:	6a3b      	ldr	r3, [r7, #32]
 801a9d6:	2b00      	cmp	r3, #0
 801a9d8:	bf14      	ite	ne
 801a9da:	2301      	movne	r3, #1
 801a9dc:	2300      	moveq	r3, #0
 801a9de:	b2db      	uxtb	r3, r3
 801a9e0:	e016      	b.n	801aa10 <ip_reass_chain_frag_into_datagram_and_validate+0x2ac>
  }
  /* If we come here, not all fragments were received, yet! */
  return IP_REASS_VALIDATE_PBUF_QUEUED; /* not yet valid! */
 801a9e2:	2300      	movs	r3, #0
 801a9e4:	e014      	b.n	801aa10 <ip_reass_chain_frag_into_datagram_and_validate+0x2ac>
          goto freepbuf;
 801a9e6:	bf00      	nop
 801a9e8:	e002      	b.n	801a9f0 <ip_reass_chain_frag_into_datagram_and_validate+0x28c>
      goto freepbuf;
 801a9ea:	bf00      	nop
 801a9ec:	e000      	b.n	801a9f0 <ip_reass_chain_frag_into_datagram_and_validate+0x28c>
      goto freepbuf;
 801a9ee:	bf00      	nop
#if IP_REASS_CHECK_OVERLAP
freepbuf:
  ip_reass_pbufcount -= pbuf_clen(new_p);
 801a9f0:	68b8      	ldr	r0, [r7, #8]
 801a9f2:	f001 fcdb 	bl	801c3ac <pbuf_clen>
 801a9f6:	4603      	mov	r3, r0
 801a9f8:	461a      	mov	r2, r3
 801a9fa:	4b0d      	ldr	r3, [pc, #52]	; (801aa30 <ip_reass_chain_frag_into_datagram_and_validate+0x2cc>)
 801a9fc:	881b      	ldrh	r3, [r3, #0]
 801a9fe:	1a9b      	subs	r3, r3, r2
 801aa00:	b29a      	uxth	r2, r3
 801aa02:	4b0b      	ldr	r3, [pc, #44]	; (801aa30 <ip_reass_chain_frag_into_datagram_and_validate+0x2cc>)
 801aa04:	801a      	strh	r2, [r3, #0]
  pbuf_free(new_p);
 801aa06:	68b8      	ldr	r0, [r7, #8]
 801aa08:	f001 fc36 	bl	801c278 <pbuf_free>
  return IP_REASS_VALIDATE_PBUF_DROPPED;
 801aa0c:	f04f 33ff 	mov.w	r3, #4294967295
#endif /* IP_REASS_CHECK_OVERLAP */
}
 801aa10:	4618      	mov	r0, r3
 801aa12:	3730      	adds	r7, #48	; 0x30
 801aa14:	46bd      	mov	sp, r7
 801aa16:	bd80      	pop	{r7, pc}
 801aa18:	08025d60 	.word	0x08025d60
 801aa1c:	08025e3c 	.word	0x08025e3c
 801aa20:	08025da8 	.word	0x08025da8
 801aa24:	08025e5c 	.word	0x08025e5c
 801aa28:	08025e94 	.word	0x08025e94
 801aa2c:	08025ea4 	.word	0x08025ea4
 801aa30:	20004078 	.word	0x20004078

0801aa34 <ip4_reass>:
 * @param p points to a pbuf chain of the fragment
 * @return NULL if reassembly is incomplete, ? otherwise
 */
struct pbuf *
ip4_reass(struct pbuf *p)
{
 801aa34:	b580      	push	{r7, lr}
 801aa36:	b08e      	sub	sp, #56	; 0x38
 801aa38:	af00      	add	r7, sp, #0
 801aa3a:	6078      	str	r0, [r7, #4]
  int is_last;

  IPFRAG_STATS_INC(ip_frag.recv);
  MIB2_STATS_INC(mib2.ipreasmreqds);

  fraghdr = (struct ip_hdr*)p->payload;
 801aa3c:	687b      	ldr	r3, [r7, #4]
 801aa3e:	685b      	ldr	r3, [r3, #4]
 801aa40:	62bb      	str	r3, [r7, #40]	; 0x28

  if ((IPH_HL(fraghdr) * 4) != IP_HLEN) {
 801aa42:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801aa44:	781b      	ldrb	r3, [r3, #0]
 801aa46:	f003 030f 	and.w	r3, r3, #15
 801aa4a:	009b      	lsls	r3, r3, #2
 801aa4c:	2b14      	cmp	r3, #20
 801aa4e:	f040 8131 	bne.w	801acb4 <ip4_reass+0x280>
    LWIP_DEBUGF(IP_REASS_DEBUG,("ip4_reass: IP options currently not supported!\n"));
    IPFRAG_STATS_INC(ip_frag.err);
    goto nullreturn;
  }

  offset = (lwip_ntohs(IPH_OFFSET(fraghdr)) & IP_OFFMASK) * 8;
 801aa52:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801aa54:	88db      	ldrh	r3, [r3, #6]
 801aa56:	b29b      	uxth	r3, r3
 801aa58:	4618      	mov	r0, r3
 801aa5a:	f7fd ff7d 	bl	8018958 <lwip_htons>
 801aa5e:	4603      	mov	r3, r0
 801aa60:	f3c3 030c 	ubfx	r3, r3, #0, #13
 801aa64:	b29b      	uxth	r3, r3
 801aa66:	00db      	lsls	r3, r3, #3
 801aa68:	84fb      	strh	r3, [r7, #38]	; 0x26
  len = lwip_ntohs(IPH_LEN(fraghdr)) - IPH_HL(fraghdr) * 4;
 801aa6a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801aa6c:	885b      	ldrh	r3, [r3, #2]
 801aa6e:	b29b      	uxth	r3, r3
 801aa70:	4618      	mov	r0, r3
 801aa72:	f7fd ff71 	bl	8018958 <lwip_htons>
 801aa76:	4603      	mov	r3, r0
 801aa78:	461a      	mov	r2, r3
 801aa7a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801aa7c:	781b      	ldrb	r3, [r3, #0]
 801aa7e:	b29b      	uxth	r3, r3
 801aa80:	f003 030f 	and.w	r3, r3, #15
 801aa84:	b29b      	uxth	r3, r3
 801aa86:	009b      	lsls	r3, r3, #2
 801aa88:	b29b      	uxth	r3, r3
 801aa8a:	1ad3      	subs	r3, r2, r3
 801aa8c:	84bb      	strh	r3, [r7, #36]	; 0x24

  /* Check if we are allowed to enqueue more datagrams. */
  clen = pbuf_clen(p);
 801aa8e:	6878      	ldr	r0, [r7, #4]
 801aa90:	f001 fc8c 	bl	801c3ac <pbuf_clen>
 801aa94:	4603      	mov	r3, r0
 801aa96:	847b      	strh	r3, [r7, #34]	; 0x22
  if ((ip_reass_pbufcount + clen) > IP_REASS_MAX_PBUFS) {
 801aa98:	4b8c      	ldr	r3, [pc, #560]	; (801accc <ip4_reass+0x298>)
 801aa9a:	881b      	ldrh	r3, [r3, #0]
 801aa9c:	461a      	mov	r2, r3
 801aa9e:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 801aaa0:	4413      	add	r3, r2
 801aaa2:	2b0a      	cmp	r3, #10
 801aaa4:	dd10      	ble.n	801aac8 <ip4_reass+0x94>
#if IP_REASS_FREE_OLDEST
    if (!ip_reass_remove_oldest_datagram(fraghdr, clen) ||
 801aaa6:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 801aaa8:	4619      	mov	r1, r3
 801aaaa:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 801aaac:	f7ff fd90 	bl	801a5d0 <ip_reass_remove_oldest_datagram>
 801aab0:	4603      	mov	r3, r0
 801aab2:	2b00      	cmp	r3, #0
 801aab4:	f000 8101 	beq.w	801acba <ip4_reass+0x286>
        ((ip_reass_pbufcount + clen) > IP_REASS_MAX_PBUFS))
 801aab8:	4b84      	ldr	r3, [pc, #528]	; (801accc <ip4_reass+0x298>)
 801aaba:	881b      	ldrh	r3, [r3, #0]
 801aabc:	461a      	mov	r2, r3
 801aabe:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 801aac0:	4413      	add	r3, r2
    if (!ip_reass_remove_oldest_datagram(fraghdr, clen) ||
 801aac2:	2b0a      	cmp	r3, #10
 801aac4:	f300 80f9 	bgt.w	801acba <ip4_reass+0x286>
    }
  }

  /* Look for the datagram the fragment belongs to in the current datagram queue,
   * remembering the previous in the queue for later dequeueing. */
  for (ipr = reassdatagrams; ipr != NULL; ipr = ipr->next) {
 801aac8:	4b81      	ldr	r3, [pc, #516]	; (801acd0 <ip4_reass+0x29c>)
 801aaca:	681b      	ldr	r3, [r3, #0]
 801aacc:	633b      	str	r3, [r7, #48]	; 0x30
 801aace:	e015      	b.n	801aafc <ip4_reass+0xc8>
    /* Check if the incoming fragment matches the one currently present
       in the reassembly buffer. If so, we proceed with copying the
       fragment into the buffer. */
    if (IP_ADDRESSES_AND_ID_MATCH(&ipr->iphdr, fraghdr)) {
 801aad0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801aad2:	695a      	ldr	r2, [r3, #20]
 801aad4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801aad6:	68db      	ldr	r3, [r3, #12]
 801aad8:	429a      	cmp	r2, r3
 801aada:	d10c      	bne.n	801aaf6 <ip4_reass+0xc2>
 801aadc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801aade:	699a      	ldr	r2, [r3, #24]
 801aae0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801aae2:	691b      	ldr	r3, [r3, #16]
 801aae4:	429a      	cmp	r2, r3
 801aae6:	d106      	bne.n	801aaf6 <ip4_reass+0xc2>
 801aae8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801aaea:	899a      	ldrh	r2, [r3, #12]
 801aaec:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801aaee:	889b      	ldrh	r3, [r3, #4]
 801aaf0:	b29b      	uxth	r3, r3
 801aaf2:	429a      	cmp	r2, r3
 801aaf4:	d006      	beq.n	801ab04 <ip4_reass+0xd0>
  for (ipr = reassdatagrams; ipr != NULL; ipr = ipr->next) {
 801aaf6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801aaf8:	681b      	ldr	r3, [r3, #0]
 801aafa:	633b      	str	r3, [r7, #48]	; 0x30
 801aafc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801aafe:	2b00      	cmp	r3, #0
 801ab00:	d1e6      	bne.n	801aad0 <ip4_reass+0x9c>
 801ab02:	e000      	b.n	801ab06 <ip4_reass+0xd2>
      LWIP_DEBUGF(IP_REASS_DEBUG, ("ip4_reass: matching previous fragment ID=%"X16_F"\n",
        lwip_ntohs(IPH_ID(fraghdr))));
      IPFRAG_STATS_INC(ip_frag.cachehit);
      break;
 801ab04:	bf00      	nop
    }
  }

  if (ipr == NULL) {
 801ab06:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801ab08:	2b00      	cmp	r3, #0
 801ab0a:	d109      	bne.n	801ab20 <ip4_reass+0xec>
  /* Enqueue a new datagram into the datagram queue */
    ipr = ip_reass_enqueue_new_datagram(fraghdr, clen);
 801ab0c:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 801ab0e:	4619      	mov	r1, r3
 801ab10:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 801ab12:	f7ff fdbf 	bl	801a694 <ip_reass_enqueue_new_datagram>
 801ab16:	6338      	str	r0, [r7, #48]	; 0x30
    /* Bail if unable to enqueue */
    if (ipr == NULL) {
 801ab18:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801ab1a:	2b00      	cmp	r3, #0
 801ab1c:	d11c      	bne.n	801ab58 <ip4_reass+0x124>
      goto nullreturn;
 801ab1e:	e0cc      	b.n	801acba <ip4_reass+0x286>
    }
  } else {
    if (((lwip_ntohs(IPH_OFFSET(fraghdr)) & IP_OFFMASK) == 0) &&
 801ab20:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801ab22:	88db      	ldrh	r3, [r3, #6]
 801ab24:	b29b      	uxth	r3, r3
 801ab26:	4618      	mov	r0, r3
 801ab28:	f7fd ff16 	bl	8018958 <lwip_htons>
 801ab2c:	4603      	mov	r3, r0
 801ab2e:	f3c3 030c 	ubfx	r3, r3, #0, #13
 801ab32:	2b00      	cmp	r3, #0
 801ab34:	d110      	bne.n	801ab58 <ip4_reass+0x124>
      ((lwip_ntohs(IPH_OFFSET(&ipr->iphdr)) & IP_OFFMASK) != 0)) {
 801ab36:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801ab38:	89db      	ldrh	r3, [r3, #14]
 801ab3a:	4618      	mov	r0, r3
 801ab3c:	f7fd ff0c 	bl	8018958 <lwip_htons>
 801ab40:	4603      	mov	r3, r0
 801ab42:	f3c3 030c 	ubfx	r3, r3, #0, #13
    if (((lwip_ntohs(IPH_OFFSET(fraghdr)) & IP_OFFMASK) == 0) &&
 801ab46:	2b00      	cmp	r3, #0
 801ab48:	d006      	beq.n	801ab58 <ip4_reass+0x124>
      /* ipr->iphdr is not the header from the first fragment, but fraghdr is
       * -> copy fraghdr into ipr->iphdr since we want to have the header
       * of the first fragment (for ICMP time exceeded and later, for copying
       * all options, if supported)*/
      SMEMCPY(&ipr->iphdr, fraghdr, IP_HLEN);
 801ab4a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801ab4c:	3308      	adds	r3, #8
 801ab4e:	2214      	movs	r2, #20
 801ab50:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 801ab52:	4618      	mov	r0, r3
 801ab54:	f00a f8d1 	bl	8024cfa <memcpy>

  /* At this point, we have either created a new entry or pointing
   * to an existing one */

  /* check for 'no more fragments', and update queue entry*/
  is_last = (IPH_OFFSET(fraghdr) & PP_NTOHS(IP_MF)) == 0;
 801ab58:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801ab5a:	88db      	ldrh	r3, [r3, #6]
 801ab5c:	b29b      	uxth	r3, r3
 801ab5e:	f003 0320 	and.w	r3, r3, #32
 801ab62:	2b00      	cmp	r3, #0
 801ab64:	bf0c      	ite	eq
 801ab66:	2301      	moveq	r3, #1
 801ab68:	2300      	movne	r3, #0
 801ab6a:	b2db      	uxtb	r3, r3
 801ab6c:	61fb      	str	r3, [r7, #28]
  if (is_last) {
 801ab6e:	69fb      	ldr	r3, [r7, #28]
 801ab70:	2b00      	cmp	r3, #0
 801ab72:	d00e      	beq.n	801ab92 <ip4_reass+0x15e>
    u16_t datagram_len = (u16_t)(offset + len);
 801ab74:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 801ab76:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 801ab78:	4413      	add	r3, r2
 801ab7a:	837b      	strh	r3, [r7, #26]
    if ((datagram_len < offset) || (datagram_len > (0xFFFF - IP_HLEN))) {
 801ab7c:	8b7a      	ldrh	r2, [r7, #26]
 801ab7e:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 801ab80:	429a      	cmp	r2, r3
 801ab82:	f0c0 809a 	bcc.w	801acba <ip4_reass+0x286>
 801ab86:	8b7b      	ldrh	r3, [r7, #26]
 801ab88:	f64f 72eb 	movw	r2, #65515	; 0xffeb
 801ab8c:	4293      	cmp	r3, r2
 801ab8e:	f200 8094 	bhi.w	801acba <ip4_reass+0x286>
      goto nullreturn;
    }
  }
  /* find the right place to insert this pbuf */
  /* @todo: trim pbufs if fragments are overlapping */
  valid = ip_reass_chain_frag_into_datagram_and_validate(ipr, p, is_last);
 801ab92:	69fa      	ldr	r2, [r7, #28]
 801ab94:	6879      	ldr	r1, [r7, #4]
 801ab96:	6b38      	ldr	r0, [r7, #48]	; 0x30
 801ab98:	f7ff fde4 	bl	801a764 <ip_reass_chain_frag_into_datagram_and_validate>
 801ab9c:	6178      	str	r0, [r7, #20]
  if (valid == IP_REASS_VALIDATE_PBUF_DROPPED) {
 801ab9e:	697b      	ldr	r3, [r7, #20]
 801aba0:	f1b3 3fff 	cmp.w	r3, #4294967295
 801aba4:	f000 8088 	beq.w	801acb8 <ip4_reass+0x284>
  /* if we come here, the pbuf has been enqueued */

  /* Track the current number of pbufs current 'in-flight', in order to limit
     the number of fragments that may be enqueued at any one time
     (overflow checked by testing against IP_REASS_MAX_PBUFS) */
  ip_reass_pbufcount = (u16_t)(ip_reass_pbufcount + clen);
 801aba8:	4b48      	ldr	r3, [pc, #288]	; (801accc <ip4_reass+0x298>)
 801abaa:	881a      	ldrh	r2, [r3, #0]
 801abac:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 801abae:	4413      	add	r3, r2
 801abb0:	b29a      	uxth	r2, r3
 801abb2:	4b46      	ldr	r3, [pc, #280]	; (801accc <ip4_reass+0x298>)
 801abb4:	801a      	strh	r2, [r3, #0]
  if (is_last) {
 801abb6:	69fb      	ldr	r3, [r7, #28]
 801abb8:	2b00      	cmp	r3, #0
 801abba:	d00d      	beq.n	801abd8 <ip4_reass+0x1a4>
    u16_t datagram_len = (u16_t)(offset + len);
 801abbc:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 801abbe:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 801abc0:	4413      	add	r3, r2
 801abc2:	827b      	strh	r3, [r7, #18]
    ipr->datagram_len = datagram_len;
 801abc4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801abc6:	8a7a      	ldrh	r2, [r7, #18]
 801abc8:	839a      	strh	r2, [r3, #28]
    ipr->flags |= IP_REASS_FLAG_LASTFRAG;
 801abca:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801abcc:	7f9b      	ldrb	r3, [r3, #30]
 801abce:	f043 0301 	orr.w	r3, r3, #1
 801abd2:	b2da      	uxtb	r2, r3
 801abd4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801abd6:	779a      	strb	r2, [r3, #30]
    LWIP_DEBUGF(IP_REASS_DEBUG,
     ("ip4_reass: last fragment seen, total len %"S16_F"\n",
      ipr->datagram_len));
  }

  if (valid == IP_REASS_VALIDATE_TELEGRAM_FINISHED) {
 801abd8:	697b      	ldr	r3, [r7, #20]
 801abda:	2b01      	cmp	r3, #1
 801abdc:	d168      	bne.n	801acb0 <ip4_reass+0x27c>
    struct ip_reassdata *ipr_prev;
    /* the totally last fragment (flag more fragments = 0) was received at least
     * once AND all fragments are received */
    ipr->datagram_len += IP_HLEN;
 801abde:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801abe0:	8b9b      	ldrh	r3, [r3, #28]
 801abe2:	3314      	adds	r3, #20
 801abe4:	b29a      	uxth	r2, r3
 801abe6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801abe8:	839a      	strh	r2, [r3, #28]

    /* save the second pbuf before copying the header over the pointer */
    r = ((struct ip_reass_helper*)ipr->p->payload)->next_pbuf;
 801abea:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801abec:	685b      	ldr	r3, [r3, #4]
 801abee:	685b      	ldr	r3, [r3, #4]
 801abf0:	681b      	ldr	r3, [r3, #0]
 801abf2:	637b      	str	r3, [r7, #52]	; 0x34

    /* copy the original ip header back to the first pbuf */
    fraghdr = (struct ip_hdr*)(ipr->p->payload);
 801abf4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801abf6:	685b      	ldr	r3, [r3, #4]
 801abf8:	685b      	ldr	r3, [r3, #4]
 801abfa:	62bb      	str	r3, [r7, #40]	; 0x28
    SMEMCPY(fraghdr, &ipr->iphdr, IP_HLEN);
 801abfc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801abfe:	3308      	adds	r3, #8
 801ac00:	2214      	movs	r2, #20
 801ac02:	4619      	mov	r1, r3
 801ac04:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 801ac06:	f00a f878 	bl	8024cfa <memcpy>
    IPH_LEN_SET(fraghdr, lwip_htons(ipr->datagram_len));
 801ac0a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801ac0c:	8b9b      	ldrh	r3, [r3, #28]
 801ac0e:	4618      	mov	r0, r3
 801ac10:	f7fd fea2 	bl	8018958 <lwip_htons>
 801ac14:	4603      	mov	r3, r0
 801ac16:	461a      	mov	r2, r3
 801ac18:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801ac1a:	805a      	strh	r2, [r3, #2]
    IPH_OFFSET_SET(fraghdr, 0);
 801ac1c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801ac1e:	2200      	movs	r2, #0
 801ac20:	719a      	strb	r2, [r3, #6]
 801ac22:	2200      	movs	r2, #0
 801ac24:	71da      	strb	r2, [r3, #7]
    IPH_CHKSUM_SET(fraghdr, 0);
 801ac26:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801ac28:	2200      	movs	r2, #0
 801ac2a:	729a      	strb	r2, [r3, #10]
 801ac2c:	2200      	movs	r2, #0
 801ac2e:	72da      	strb	r2, [r3, #11]
    IF__NETIF_CHECKSUM_ENABLED(ip_current_input_netif(), NETIF_CHECKSUM_GEN_IP) {
      IPH_CHKSUM_SET(fraghdr, inet_chksum(fraghdr, IP_HLEN));
    }
#endif /* CHECKSUM_GEN_IP */

    p = ipr->p;
 801ac30:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801ac32:	685b      	ldr	r3, [r3, #4]
 801ac34:	607b      	str	r3, [r7, #4]

    /* chain together the pbufs contained within the reass_data list. */
    while (r != NULL) {
 801ac36:	e00e      	b.n	801ac56 <ip4_reass+0x222>
      iprh = (struct ip_reass_helper*)r->payload;
 801ac38:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 801ac3a:	685b      	ldr	r3, [r3, #4]
 801ac3c:	60fb      	str	r3, [r7, #12]

      /* hide the ip header for every succeeding fragment */
      pbuf_header(r, -IP_HLEN);
 801ac3e:	f06f 0113 	mvn.w	r1, #19
 801ac42:	6b78      	ldr	r0, [r7, #52]	; 0x34
 801ac44:	f001 faf4 	bl	801c230 <pbuf_header>
      pbuf_cat(p, r);
 801ac48:	6b79      	ldr	r1, [r7, #52]	; 0x34
 801ac4a:	6878      	ldr	r0, [r7, #4]
 801ac4c:	f001 fbee 	bl	801c42c <pbuf_cat>
      r = iprh->next_pbuf;
 801ac50:	68fb      	ldr	r3, [r7, #12]
 801ac52:	681b      	ldr	r3, [r3, #0]
 801ac54:	637b      	str	r3, [r7, #52]	; 0x34
    while (r != NULL) {
 801ac56:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 801ac58:	2b00      	cmp	r3, #0
 801ac5a:	d1ed      	bne.n	801ac38 <ip4_reass+0x204>
    }

    /* find the previous entry in the linked list */
    if (ipr == reassdatagrams) {
 801ac5c:	4b1c      	ldr	r3, [pc, #112]	; (801acd0 <ip4_reass+0x29c>)
 801ac5e:	681b      	ldr	r3, [r3, #0]
 801ac60:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 801ac62:	429a      	cmp	r2, r3
 801ac64:	d102      	bne.n	801ac6c <ip4_reass+0x238>
      ipr_prev = NULL;
 801ac66:	2300      	movs	r3, #0
 801ac68:	62fb      	str	r3, [r7, #44]	; 0x2c
 801ac6a:	e010      	b.n	801ac8e <ip4_reass+0x25a>
    } else {
      for (ipr_prev = reassdatagrams; ipr_prev != NULL; ipr_prev = ipr_prev->next) {
 801ac6c:	4b18      	ldr	r3, [pc, #96]	; (801acd0 <ip4_reass+0x29c>)
 801ac6e:	681b      	ldr	r3, [r3, #0]
 801ac70:	62fb      	str	r3, [r7, #44]	; 0x2c
 801ac72:	e007      	b.n	801ac84 <ip4_reass+0x250>
        if (ipr_prev->next == ipr) {
 801ac74:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801ac76:	681a      	ldr	r2, [r3, #0]
 801ac78:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801ac7a:	429a      	cmp	r2, r3
 801ac7c:	d006      	beq.n	801ac8c <ip4_reass+0x258>
      for (ipr_prev = reassdatagrams; ipr_prev != NULL; ipr_prev = ipr_prev->next) {
 801ac7e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801ac80:	681b      	ldr	r3, [r3, #0]
 801ac82:	62fb      	str	r3, [r7, #44]	; 0x2c
 801ac84:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801ac86:	2b00      	cmp	r3, #0
 801ac88:	d1f4      	bne.n	801ac74 <ip4_reass+0x240>
 801ac8a:	e000      	b.n	801ac8e <ip4_reass+0x25a>
          break;
 801ac8c:	bf00      	nop
        }
      }
    }

    /* release the sources allocate for the fragment queue entry */
    ip_reass_dequeue_datagram(ipr, ipr_prev);
 801ac8e:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 801ac90:	6b38      	ldr	r0, [r7, #48]	; 0x30
 801ac92:	f7ff fd39 	bl	801a708 <ip_reass_dequeue_datagram>

    /* and adjust the number of pbufs currently queued for reassembly. */
    ip_reass_pbufcount -= pbuf_clen(p);
 801ac96:	6878      	ldr	r0, [r7, #4]
 801ac98:	f001 fb88 	bl	801c3ac <pbuf_clen>
 801ac9c:	4603      	mov	r3, r0
 801ac9e:	461a      	mov	r2, r3
 801aca0:	4b0a      	ldr	r3, [pc, #40]	; (801accc <ip4_reass+0x298>)
 801aca2:	881b      	ldrh	r3, [r3, #0]
 801aca4:	1a9b      	subs	r3, r3, r2
 801aca6:	b29a      	uxth	r2, r3
 801aca8:	4b08      	ldr	r3, [pc, #32]	; (801accc <ip4_reass+0x298>)
 801acaa:	801a      	strh	r2, [r3, #0]

    MIB2_STATS_INC(mib2.ipreasmoks);

    /* Return the pbuf chain */
    return p;
 801acac:	687b      	ldr	r3, [r7, #4]
 801acae:	e008      	b.n	801acc2 <ip4_reass+0x28e>
  }
  /* the datagram is not (yet?) reassembled completely */
  LWIP_DEBUGF(IP_REASS_DEBUG,("ip_reass_pbufcount: %d out\n", ip_reass_pbufcount));
  return NULL;
 801acb0:	2300      	movs	r3, #0
 801acb2:	e006      	b.n	801acc2 <ip4_reass+0x28e>
    goto nullreturn;
 801acb4:	bf00      	nop
 801acb6:	e000      	b.n	801acba <ip4_reass+0x286>
    goto nullreturn;
 801acb8:	bf00      	nop

nullreturn:
  LWIP_DEBUGF(IP_REASS_DEBUG,("ip4_reass: nullreturn\n"));
  IPFRAG_STATS_INC(ip_frag.drop);
  pbuf_free(p);
 801acba:	6878      	ldr	r0, [r7, #4]
 801acbc:	f001 fadc 	bl	801c278 <pbuf_free>
  return NULL;
 801acc0:	2300      	movs	r3, #0
}
 801acc2:	4618      	mov	r0, r3
 801acc4:	3738      	adds	r7, #56	; 0x38
 801acc6:	46bd      	mov	sp, r7
 801acc8:	bd80      	pop	{r7, pc}
 801acca:	bf00      	nop
 801accc:	20004078 	.word	0x20004078
 801acd0:	20004074 	.word	0x20004074

0801acd4 <ip_frag_alloc_pbuf_custom_ref>:
#if IP_FRAG
#if !LWIP_NETIF_TX_SINGLE_PBUF
/** Allocate a new struct pbuf_custom_ref */
static struct pbuf_custom_ref*
ip_frag_alloc_pbuf_custom_ref(void)
{
 801acd4:	b580      	push	{r7, lr}
 801acd6:	af00      	add	r7, sp, #0
  return (struct pbuf_custom_ref*)memp_malloc(MEMP_FRAG_PBUF);
 801acd8:	2005      	movs	r0, #5
 801acda:	f000 fd21 	bl	801b720 <memp_malloc>
 801acde:	4603      	mov	r3, r0
}
 801ace0:	4618      	mov	r0, r3
 801ace2:	bd80      	pop	{r7, pc}

0801ace4 <ip_frag_free_pbuf_custom_ref>:

/** Free a struct pbuf_custom_ref */
static void
ip_frag_free_pbuf_custom_ref(struct pbuf_custom_ref* p)
{
 801ace4:	b580      	push	{r7, lr}
 801ace6:	b082      	sub	sp, #8
 801ace8:	af00      	add	r7, sp, #0
 801acea:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("p != NULL", p != NULL);
 801acec:	687b      	ldr	r3, [r7, #4]
 801acee:	2b00      	cmp	r3, #0
 801acf0:	d106      	bne.n	801ad00 <ip_frag_free_pbuf_custom_ref+0x1c>
 801acf2:	4b07      	ldr	r3, [pc, #28]	; (801ad10 <ip_frag_free_pbuf_custom_ref+0x2c>)
 801acf4:	f240 22ae 	movw	r2, #686	; 0x2ae
 801acf8:	4906      	ldr	r1, [pc, #24]	; (801ad14 <ip_frag_free_pbuf_custom_ref+0x30>)
 801acfa:	4807      	ldr	r0, [pc, #28]	; (801ad18 <ip_frag_free_pbuf_custom_ref+0x34>)
 801acfc:	f009 fc1c 	bl	8024538 <iprintf>
  memp_free(MEMP_FRAG_PBUF, p);
 801ad00:	6879      	ldr	r1, [r7, #4]
 801ad02:	2005      	movs	r0, #5
 801ad04:	f000 fd5e 	bl	801b7c4 <memp_free>
}
 801ad08:	bf00      	nop
 801ad0a:	3708      	adds	r7, #8
 801ad0c:	46bd      	mov	sp, r7
 801ad0e:	bd80      	pop	{r7, pc}
 801ad10:	08025d60 	.word	0x08025d60
 801ad14:	08025ec8 	.word	0x08025ec8
 801ad18:	08025da8 	.word	0x08025da8

0801ad1c <ipfrag_free_pbuf_custom>:

/** Free-callback function to free a 'struct pbuf_custom_ref', called by
 * pbuf_free. */
static void
ipfrag_free_pbuf_custom(struct pbuf *p)
{
 801ad1c:	b580      	push	{r7, lr}
 801ad1e:	b084      	sub	sp, #16
 801ad20:	af00      	add	r7, sp, #0
 801ad22:	6078      	str	r0, [r7, #4]
  struct pbuf_custom_ref *pcr = (struct pbuf_custom_ref*)p;
 801ad24:	687b      	ldr	r3, [r7, #4]
 801ad26:	60fb      	str	r3, [r7, #12]
  LWIP_ASSERT("pcr != NULL", pcr != NULL);
 801ad28:	68fb      	ldr	r3, [r7, #12]
 801ad2a:	2b00      	cmp	r3, #0
 801ad2c:	d106      	bne.n	801ad3c <ipfrag_free_pbuf_custom+0x20>
 801ad2e:	4b11      	ldr	r3, [pc, #68]	; (801ad74 <ipfrag_free_pbuf_custom+0x58>)
 801ad30:	f44f 722e 	mov.w	r2, #696	; 0x2b8
 801ad34:	4910      	ldr	r1, [pc, #64]	; (801ad78 <ipfrag_free_pbuf_custom+0x5c>)
 801ad36:	4811      	ldr	r0, [pc, #68]	; (801ad7c <ipfrag_free_pbuf_custom+0x60>)
 801ad38:	f009 fbfe 	bl	8024538 <iprintf>
  LWIP_ASSERT("pcr == p", (void*)pcr == (void*)p);
 801ad3c:	68fa      	ldr	r2, [r7, #12]
 801ad3e:	687b      	ldr	r3, [r7, #4]
 801ad40:	429a      	cmp	r2, r3
 801ad42:	d006      	beq.n	801ad52 <ipfrag_free_pbuf_custom+0x36>
 801ad44:	4b0b      	ldr	r3, [pc, #44]	; (801ad74 <ipfrag_free_pbuf_custom+0x58>)
 801ad46:	f240 22b9 	movw	r2, #697	; 0x2b9
 801ad4a:	490d      	ldr	r1, [pc, #52]	; (801ad80 <ipfrag_free_pbuf_custom+0x64>)
 801ad4c:	480b      	ldr	r0, [pc, #44]	; (801ad7c <ipfrag_free_pbuf_custom+0x60>)
 801ad4e:	f009 fbf3 	bl	8024538 <iprintf>
  if (pcr->original != NULL) {
 801ad52:	68fb      	ldr	r3, [r7, #12]
 801ad54:	695b      	ldr	r3, [r3, #20]
 801ad56:	2b00      	cmp	r3, #0
 801ad58:	d004      	beq.n	801ad64 <ipfrag_free_pbuf_custom+0x48>
    pbuf_free(pcr->original);
 801ad5a:	68fb      	ldr	r3, [r7, #12]
 801ad5c:	695b      	ldr	r3, [r3, #20]
 801ad5e:	4618      	mov	r0, r3
 801ad60:	f001 fa8a 	bl	801c278 <pbuf_free>
  }
  ip_frag_free_pbuf_custom_ref(pcr);
 801ad64:	68f8      	ldr	r0, [r7, #12]
 801ad66:	f7ff ffbd 	bl	801ace4 <ip_frag_free_pbuf_custom_ref>
}
 801ad6a:	bf00      	nop
 801ad6c:	3710      	adds	r7, #16
 801ad6e:	46bd      	mov	sp, r7
 801ad70:	bd80      	pop	{r7, pc}
 801ad72:	bf00      	nop
 801ad74:	08025d60 	.word	0x08025d60
 801ad78:	08025ed4 	.word	0x08025ed4
 801ad7c:	08025da8 	.word	0x08025da8
 801ad80:	08025ee0 	.word	0x08025ee0

0801ad84 <ip4_frag>:
 *
 * @return ERR_OK if sent successfully, err_t otherwise
 */
err_t
ip4_frag(struct pbuf *p, struct netif *netif, const ip4_addr_t *dest)
{
 801ad84:	b580      	push	{r7, lr}
 801ad86:	b092      	sub	sp, #72	; 0x48
 801ad88:	af02      	add	r7, sp, #8
 801ad8a:	60f8      	str	r0, [r7, #12]
 801ad8c:	60b9      	str	r1, [r7, #8]
 801ad8e:	607a      	str	r2, [r7, #4]
  struct pbuf *rambuf;
#if !LWIP_NETIF_TX_SINGLE_PBUF
  struct pbuf *newpbuf;
  u16_t newpbuflen = 0;
 801ad90:	2300      	movs	r3, #0
 801ad92:	87fb      	strh	r3, [r7, #62]	; 0x3e
  u16_t left_to_copy;
#endif
  struct ip_hdr *original_iphdr;
  struct ip_hdr *iphdr;
  const u16_t nfb = (netif->mtu - IP_HLEN) / 8;
 801ad94:	68bb      	ldr	r3, [r7, #8]
 801ad96:	8c5b      	ldrh	r3, [r3, #34]	; 0x22
 801ad98:	3b14      	subs	r3, #20
 801ad9a:	2b00      	cmp	r3, #0
 801ad9c:	da00      	bge.n	801ada0 <ip4_frag+0x1c>
 801ad9e:	3307      	adds	r3, #7
 801ada0:	10db      	asrs	r3, r3, #3
 801ada2:	867b      	strh	r3, [r7, #50]	; 0x32
  u16_t left, fragsize;
  u16_t ofo;
  int last;
  u16_t poff = IP_HLEN;
 801ada4:	2314      	movs	r3, #20
 801ada6:	86fb      	strh	r3, [r7, #54]	; 0x36
  u16_t tmp;

  original_iphdr = (struct ip_hdr *)p->payload;
 801ada8:	68fb      	ldr	r3, [r7, #12]
 801adaa:	685b      	ldr	r3, [r3, #4]
 801adac:	62fb      	str	r3, [r7, #44]	; 0x2c
  iphdr = original_iphdr;
 801adae:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801adb0:	62bb      	str	r3, [r7, #40]	; 0x28
  LWIP_ERROR("ip4_frag() does not support IP options", IPH_HL(iphdr) * 4 == IP_HLEN, return ERR_VAL);
 801adb2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801adb4:	781b      	ldrb	r3, [r3, #0]
 801adb6:	f003 030f 	and.w	r3, r3, #15
 801adba:	009b      	lsls	r3, r3, #2
 801adbc:	2b14      	cmp	r3, #20
 801adbe:	d009      	beq.n	801add4 <ip4_frag+0x50>
 801adc0:	4b79      	ldr	r3, [pc, #484]	; (801afa8 <ip4_frag+0x224>)
 801adc2:	f240 22e1 	movw	r2, #737	; 0x2e1
 801adc6:	4979      	ldr	r1, [pc, #484]	; (801afac <ip4_frag+0x228>)
 801adc8:	4879      	ldr	r0, [pc, #484]	; (801afb0 <ip4_frag+0x22c>)
 801adca:	f009 fbb5 	bl	8024538 <iprintf>
 801adce:	f06f 0305 	mvn.w	r3, #5
 801add2:	e0e5      	b.n	801afa0 <ip4_frag+0x21c>

  /* Save original offset */
  tmp = lwip_ntohs(IPH_OFFSET(iphdr));
 801add4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801add6:	88db      	ldrh	r3, [r3, #6]
 801add8:	b29b      	uxth	r3, r3
 801adda:	4618      	mov	r0, r3
 801addc:	f7fd fdbc 	bl	8018958 <lwip_htons>
 801ade0:	4603      	mov	r3, r0
 801ade2:	86bb      	strh	r3, [r7, #52]	; 0x34
  ofo = tmp & IP_OFFMASK;
 801ade4:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 801ade6:	f3c3 030c 	ubfx	r3, r3, #0, #13
 801adea:	873b      	strh	r3, [r7, #56]	; 0x38
  LWIP_ERROR("ip_frag(): MF already set", (tmp & IP_MF) == 0, return ERR_VAL);
 801adec:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 801adee:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 801adf2:	2b00      	cmp	r3, #0
 801adf4:	d009      	beq.n	801ae0a <ip4_frag+0x86>
 801adf6:	4b6c      	ldr	r3, [pc, #432]	; (801afa8 <ip4_frag+0x224>)
 801adf8:	f240 22e6 	movw	r2, #742	; 0x2e6
 801adfc:	496d      	ldr	r1, [pc, #436]	; (801afb4 <ip4_frag+0x230>)
 801adfe:	486c      	ldr	r0, [pc, #432]	; (801afb0 <ip4_frag+0x22c>)
 801ae00:	f009 fb9a 	bl	8024538 <iprintf>
 801ae04:	f06f 0305 	mvn.w	r3, #5
 801ae08:	e0ca      	b.n	801afa0 <ip4_frag+0x21c>

  left = p->tot_len - IP_HLEN;
 801ae0a:	68fb      	ldr	r3, [r7, #12]
 801ae0c:	891b      	ldrh	r3, [r3, #8]
 801ae0e:	3b14      	subs	r3, #20
 801ae10:	877b      	strh	r3, [r7, #58]	; 0x3a

  while (left) {
 801ae12:	e0bc      	b.n	801af8e <ip4_frag+0x20a>
    /* Fill this fragment */
    fragsize = LWIP_MIN(left, nfb * 8);
 801ae14:	8e7b      	ldrh	r3, [r7, #50]	; 0x32
 801ae16:	00da      	lsls	r2, r3, #3
 801ae18:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
 801ae1a:	4293      	cmp	r3, r2
 801ae1c:	bfa8      	it	ge
 801ae1e:	4613      	movge	r3, r2
 801ae20:	84fb      	strh	r3, [r7, #38]	; 0x26
    /* When not using a static buffer, create a chain of pbufs.
     * The first will be a PBUF_RAM holding the link and IP header.
     * The rest will be PBUF_REFs mirroring the pbuf chain to be fragged,
     * but limited to the size of an mtu.
     */
    rambuf = pbuf_alloc(PBUF_LINK, IP_HLEN, PBUF_RAM);
 801ae22:	2200      	movs	r2, #0
 801ae24:	2114      	movs	r1, #20
 801ae26:	2002      	movs	r0, #2
 801ae28:	f000 feb4 	bl	801bb94 <pbuf_alloc>
 801ae2c:	6238      	str	r0, [r7, #32]
    if (rambuf == NULL) {
 801ae2e:	6a3b      	ldr	r3, [r7, #32]
 801ae30:	2b00      	cmp	r3, #0
 801ae32:	f000 80b2 	beq.w	801af9a <ip4_frag+0x216>
      goto memerr;
    }
    LWIP_ASSERT("this needs a pbuf in one piece!",
 801ae36:	68fb      	ldr	r3, [r7, #12]
 801ae38:	895b      	ldrh	r3, [r3, #10]
 801ae3a:	2b13      	cmp	r3, #19
 801ae3c:	d806      	bhi.n	801ae4c <ip4_frag+0xc8>
 801ae3e:	4b5a      	ldr	r3, [pc, #360]	; (801afa8 <ip4_frag+0x224>)
 801ae40:	f240 3209 	movw	r2, #777	; 0x309
 801ae44:	495c      	ldr	r1, [pc, #368]	; (801afb8 <ip4_frag+0x234>)
 801ae46:	485a      	ldr	r0, [pc, #360]	; (801afb0 <ip4_frag+0x22c>)
 801ae48:	f009 fb76 	bl	8024538 <iprintf>
                (p->len >= (IP_HLEN)));
    SMEMCPY(rambuf->payload, original_iphdr, IP_HLEN);
 801ae4c:	6a3b      	ldr	r3, [r7, #32]
 801ae4e:	685b      	ldr	r3, [r3, #4]
 801ae50:	2214      	movs	r2, #20
 801ae52:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 801ae54:	4618      	mov	r0, r3
 801ae56:	f009 ff50 	bl	8024cfa <memcpy>
    iphdr = (struct ip_hdr *)rambuf->payload;
 801ae5a:	6a3b      	ldr	r3, [r7, #32]
 801ae5c:	685b      	ldr	r3, [r3, #4]
 801ae5e:	62bb      	str	r3, [r7, #40]	; 0x28

    left_to_copy = fragsize;
 801ae60:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 801ae62:	87bb      	strh	r3, [r7, #60]	; 0x3c
    while (left_to_copy) {
 801ae64:	e04f      	b.n	801af06 <ip4_frag+0x182>
      struct pbuf_custom_ref *pcr;
      u16_t plen = p->len - poff;
 801ae66:	68fb      	ldr	r3, [r7, #12]
 801ae68:	895a      	ldrh	r2, [r3, #10]
 801ae6a:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 801ae6c:	1ad3      	subs	r3, r2, r3
 801ae6e:	83fb      	strh	r3, [r7, #30]
      newpbuflen = LWIP_MIN(left_to_copy, plen);
 801ae70:	8bfa      	ldrh	r2, [r7, #30]
 801ae72:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 801ae74:	4293      	cmp	r3, r2
 801ae76:	bf28      	it	cs
 801ae78:	4613      	movcs	r3, r2
 801ae7a:	87fb      	strh	r3, [r7, #62]	; 0x3e
      /* Is this pbuf already empty? */
      if (!newpbuflen) {
 801ae7c:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 801ae7e:	2b00      	cmp	r3, #0
 801ae80:	d105      	bne.n	801ae8e <ip4_frag+0x10a>
        poff = 0;
 801ae82:	2300      	movs	r3, #0
 801ae84:	86fb      	strh	r3, [r7, #54]	; 0x36
        p = p->next;
 801ae86:	68fb      	ldr	r3, [r7, #12]
 801ae88:	681b      	ldr	r3, [r3, #0]
 801ae8a:	60fb      	str	r3, [r7, #12]
        continue;
 801ae8c:	e03b      	b.n	801af06 <ip4_frag+0x182>
      }
      pcr = ip_frag_alloc_pbuf_custom_ref();
 801ae8e:	f7ff ff21 	bl	801acd4 <ip_frag_alloc_pbuf_custom_ref>
 801ae92:	61b8      	str	r0, [r7, #24]
      if (pcr == NULL) {
 801ae94:	69bb      	ldr	r3, [r7, #24]
 801ae96:	2b00      	cmp	r3, #0
 801ae98:	d103      	bne.n	801aea2 <ip4_frag+0x11e>
        pbuf_free(rambuf);
 801ae9a:	6a38      	ldr	r0, [r7, #32]
 801ae9c:	f001 f9ec 	bl	801c278 <pbuf_free>
        goto memerr;
 801aea0:	e07c      	b.n	801af9c <ip4_frag+0x218>
      }
      /* Mirror this pbuf, although we might not need all of it. */
      newpbuf = pbuf_alloced_custom(PBUF_RAW, newpbuflen, PBUF_REF, &pcr->pc,
 801aea2:	69b8      	ldr	r0, [r7, #24]
        (u8_t*)p->payload + poff, newpbuflen);
 801aea4:	68fb      	ldr	r3, [r7, #12]
 801aea6:	685a      	ldr	r2, [r3, #4]
      newpbuf = pbuf_alloced_custom(PBUF_RAW, newpbuflen, PBUF_REF, &pcr->pc,
 801aea8:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 801aeaa:	4413      	add	r3, r2
 801aeac:	8ff9      	ldrh	r1, [r7, #62]	; 0x3e
 801aeae:	8ffa      	ldrh	r2, [r7, #62]	; 0x3e
 801aeb0:	9201      	str	r2, [sp, #4]
 801aeb2:	9300      	str	r3, [sp, #0]
 801aeb4:	4603      	mov	r3, r0
 801aeb6:	2202      	movs	r2, #2
 801aeb8:	2004      	movs	r0, #4
 801aeba:	f000 ffff 	bl	801bebc <pbuf_alloced_custom>
 801aebe:	6178      	str	r0, [r7, #20]
      if (newpbuf == NULL) {
 801aec0:	697b      	ldr	r3, [r7, #20]
 801aec2:	2b00      	cmp	r3, #0
 801aec4:	d106      	bne.n	801aed4 <ip4_frag+0x150>
        ip_frag_free_pbuf_custom_ref(pcr);
 801aec6:	69b8      	ldr	r0, [r7, #24]
 801aec8:	f7ff ff0c 	bl	801ace4 <ip_frag_free_pbuf_custom_ref>
        pbuf_free(rambuf);
 801aecc:	6a38      	ldr	r0, [r7, #32]
 801aece:	f001 f9d3 	bl	801c278 <pbuf_free>
        goto memerr;
 801aed2:	e063      	b.n	801af9c <ip4_frag+0x218>
      }
      pbuf_ref(p);
 801aed4:	68f8      	ldr	r0, [r7, #12]
 801aed6:	f001 fa81 	bl	801c3dc <pbuf_ref>
      pcr->original = p;
 801aeda:	69bb      	ldr	r3, [r7, #24]
 801aedc:	68fa      	ldr	r2, [r7, #12]
 801aede:	615a      	str	r2, [r3, #20]
      pcr->pc.custom_free_function = ipfrag_free_pbuf_custom;
 801aee0:	69bb      	ldr	r3, [r7, #24]
 801aee2:	4a36      	ldr	r2, [pc, #216]	; (801afbc <ip4_frag+0x238>)
 801aee4:	611a      	str	r2, [r3, #16]

      /* Add it to end of rambuf's chain, but using pbuf_cat, not pbuf_chain
       * so that it is removed when pbuf_dechain is later called on rambuf.
       */
      pbuf_cat(rambuf, newpbuf);
 801aee6:	6979      	ldr	r1, [r7, #20]
 801aee8:	6a38      	ldr	r0, [r7, #32]
 801aeea:	f001 fa9f 	bl	801c42c <pbuf_cat>
      left_to_copy -= newpbuflen;
 801aeee:	8fba      	ldrh	r2, [r7, #60]	; 0x3c
 801aef0:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 801aef2:	1ad3      	subs	r3, r2, r3
 801aef4:	87bb      	strh	r3, [r7, #60]	; 0x3c
      if (left_to_copy) {
 801aef6:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 801aef8:	2b00      	cmp	r3, #0
 801aefa:	d004      	beq.n	801af06 <ip4_frag+0x182>
        poff = 0;
 801aefc:	2300      	movs	r3, #0
 801aefe:	86fb      	strh	r3, [r7, #54]	; 0x36
        p = p->next;
 801af00:	68fb      	ldr	r3, [r7, #12]
 801af02:	681b      	ldr	r3, [r3, #0]
 801af04:	60fb      	str	r3, [r7, #12]
    while (left_to_copy) {
 801af06:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 801af08:	2b00      	cmp	r3, #0
 801af0a:	d1ac      	bne.n	801ae66 <ip4_frag+0xe2>
      }
    }
    poff += newpbuflen;
 801af0c:	8efa      	ldrh	r2, [r7, #54]	; 0x36
 801af0e:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 801af10:	4413      	add	r3, r2
 801af12:	86fb      	strh	r3, [r7, #54]	; 0x36
#endif /* LWIP_NETIF_TX_SINGLE_PBUF */

    /* Correct header */
    last = (left <= netif->mtu - IP_HLEN);
 801af14:	8f7a      	ldrh	r2, [r7, #58]	; 0x3a
 801af16:	68bb      	ldr	r3, [r7, #8]
 801af18:	8c5b      	ldrh	r3, [r3, #34]	; 0x22
 801af1a:	3b14      	subs	r3, #20
 801af1c:	429a      	cmp	r2, r3
 801af1e:	bfd4      	ite	le
 801af20:	2301      	movle	r3, #1
 801af22:	2300      	movgt	r3, #0
 801af24:	b2db      	uxtb	r3, r3
 801af26:	613b      	str	r3, [r7, #16]

    /* Set new offset and MF flag */
    tmp = (IP_OFFMASK & (ofo));
 801af28:	8f3b      	ldrh	r3, [r7, #56]	; 0x38
 801af2a:	f3c3 030c 	ubfx	r3, r3, #0, #13
 801af2e:	86bb      	strh	r3, [r7, #52]	; 0x34
    if (!last) {
 801af30:	693b      	ldr	r3, [r7, #16]
 801af32:	2b00      	cmp	r3, #0
 801af34:	d103      	bne.n	801af3e <ip4_frag+0x1ba>
      tmp = tmp | IP_MF;
 801af36:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 801af38:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 801af3c:	86bb      	strh	r3, [r7, #52]	; 0x34
    }
    IPH_OFFSET_SET(iphdr, lwip_htons(tmp));
 801af3e:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 801af40:	4618      	mov	r0, r3
 801af42:	f7fd fd09 	bl	8018958 <lwip_htons>
 801af46:	4603      	mov	r3, r0
 801af48:	461a      	mov	r2, r3
 801af4a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801af4c:	80da      	strh	r2, [r3, #6]
    IPH_LEN_SET(iphdr, lwip_htons(fragsize + IP_HLEN));
 801af4e:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 801af50:	3314      	adds	r3, #20
 801af52:	b29b      	uxth	r3, r3
 801af54:	4618      	mov	r0, r3
 801af56:	f7fd fcff 	bl	8018958 <lwip_htons>
 801af5a:	4603      	mov	r3, r0
 801af5c:	461a      	mov	r2, r3
 801af5e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801af60:	805a      	strh	r2, [r3, #2]
    IPH_CHKSUM_SET(iphdr, 0);
 801af62:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801af64:	2200      	movs	r2, #0
 801af66:	729a      	strb	r2, [r3, #10]
 801af68:	2200      	movs	r2, #0
 801af6a:	72da      	strb	r2, [r3, #11]
#endif /* CHECKSUM_GEN_IP */

    /* No need for separate header pbuf - we allowed room for it in rambuf
     * when allocated.
     */
    netif->output(netif, rambuf, dest);
 801af6c:	68bb      	ldr	r3, [r7, #8]
 801af6e:	695b      	ldr	r3, [r3, #20]
 801af70:	687a      	ldr	r2, [r7, #4]
 801af72:	6a39      	ldr	r1, [r7, #32]
 801af74:	68b8      	ldr	r0, [r7, #8]
 801af76:	4798      	blx	r3
     * recreate it next time round the loop. If we're lucky the hardware
     * will have already sent the packet, the free will really free, and
     * there will be zero memory penalty.
     */

    pbuf_free(rambuf);
 801af78:	6a38      	ldr	r0, [r7, #32]
 801af7a:	f001 f97d 	bl	801c278 <pbuf_free>
    left -= fragsize;
 801af7e:	8f7a      	ldrh	r2, [r7, #58]	; 0x3a
 801af80:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 801af82:	1ad3      	subs	r3, r2, r3
 801af84:	877b      	strh	r3, [r7, #58]	; 0x3a
    ofo += nfb;
 801af86:	8f3a      	ldrh	r2, [r7, #56]	; 0x38
 801af88:	8e7b      	ldrh	r3, [r7, #50]	; 0x32
 801af8a:	4413      	add	r3, r2
 801af8c:	873b      	strh	r3, [r7, #56]	; 0x38
  while (left) {
 801af8e:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
 801af90:	2b00      	cmp	r3, #0
 801af92:	f47f af3f 	bne.w	801ae14 <ip4_frag+0x90>
  }
  MIB2_STATS_INC(mib2.ipfragoks);
  return ERR_OK;
 801af96:	2300      	movs	r3, #0
 801af98:	e002      	b.n	801afa0 <ip4_frag+0x21c>
      goto memerr;
 801af9a:	bf00      	nop
memerr:
  MIB2_STATS_INC(mib2.ipfragfails);
  return ERR_MEM;
 801af9c:	f04f 33ff 	mov.w	r3, #4294967295
}
 801afa0:	4618      	mov	r0, r3
 801afa2:	3740      	adds	r7, #64	; 0x40
 801afa4:	46bd      	mov	sp, r7
 801afa6:	bd80      	pop	{r7, pc}
 801afa8:	08025d60 	.word	0x08025d60
 801afac:	08025eec 	.word	0x08025eec
 801afb0:	08025da8 	.word	0x08025da8
 801afb4:	08025f14 	.word	0x08025f14
 801afb8:	08025f30 	.word	0x08025f30
 801afbc:	0801ad1d 	.word	0x0801ad1d

0801afc0 <plug_holes>:
 * This assumes access to the heap is protected by the calling function
 * already.
 */
static void
plug_holes(struct mem *mem)
{
 801afc0:	b580      	push	{r7, lr}
 801afc2:	b084      	sub	sp, #16
 801afc4:	af00      	add	r7, sp, #0
 801afc6:	6078      	str	r0, [r7, #4]
  struct mem *nmem;
  struct mem *pmem;

  LWIP_ASSERT("plug_holes: mem >= ram", (u8_t *)mem >= ram);
 801afc8:	4b40      	ldr	r3, [pc, #256]	; (801b0cc <plug_holes+0x10c>)
 801afca:	681b      	ldr	r3, [r3, #0]
 801afcc:	687a      	ldr	r2, [r7, #4]
 801afce:	429a      	cmp	r2, r3
 801afd0:	d206      	bcs.n	801afe0 <plug_holes+0x20>
 801afd2:	4b3f      	ldr	r3, [pc, #252]	; (801b0d0 <plug_holes+0x110>)
 801afd4:	f240 125d 	movw	r2, #349	; 0x15d
 801afd8:	493e      	ldr	r1, [pc, #248]	; (801b0d4 <plug_holes+0x114>)
 801afda:	483f      	ldr	r0, [pc, #252]	; (801b0d8 <plug_holes+0x118>)
 801afdc:	f009 faac 	bl	8024538 <iprintf>
  LWIP_ASSERT("plug_holes: mem < ram_end", (u8_t *)mem < (u8_t *)ram_end);
 801afe0:	4b3e      	ldr	r3, [pc, #248]	; (801b0dc <plug_holes+0x11c>)
 801afe2:	681b      	ldr	r3, [r3, #0]
 801afe4:	687a      	ldr	r2, [r7, #4]
 801afe6:	429a      	cmp	r2, r3
 801afe8:	d306      	bcc.n	801aff8 <plug_holes+0x38>
 801afea:	4b39      	ldr	r3, [pc, #228]	; (801b0d0 <plug_holes+0x110>)
 801afec:	f44f 72af 	mov.w	r2, #350	; 0x15e
 801aff0:	493b      	ldr	r1, [pc, #236]	; (801b0e0 <plug_holes+0x120>)
 801aff2:	4839      	ldr	r0, [pc, #228]	; (801b0d8 <plug_holes+0x118>)
 801aff4:	f009 faa0 	bl	8024538 <iprintf>
  LWIP_ASSERT("plug_holes: mem->used == 0", mem->used == 0);
 801aff8:	687b      	ldr	r3, [r7, #4]
 801affa:	791b      	ldrb	r3, [r3, #4]
 801affc:	2b00      	cmp	r3, #0
 801affe:	d006      	beq.n	801b00e <plug_holes+0x4e>
 801b000:	4b33      	ldr	r3, [pc, #204]	; (801b0d0 <plug_holes+0x110>)
 801b002:	f240 125f 	movw	r2, #351	; 0x15f
 801b006:	4937      	ldr	r1, [pc, #220]	; (801b0e4 <plug_holes+0x124>)
 801b008:	4833      	ldr	r0, [pc, #204]	; (801b0d8 <plug_holes+0x118>)
 801b00a:	f009 fa95 	bl	8024538 <iprintf>

  /* plug hole forward */
  LWIP_ASSERT("plug_holes: mem->next <= MEM_SIZE_ALIGNED", mem->next <= MEM_SIZE_ALIGNED);
 801b00e:	687b      	ldr	r3, [r7, #4]
 801b010:	881b      	ldrh	r3, [r3, #0]
 801b012:	f5b3 6fc8 	cmp.w	r3, #1600	; 0x640
 801b016:	d906      	bls.n	801b026 <plug_holes+0x66>
 801b018:	4b2d      	ldr	r3, [pc, #180]	; (801b0d0 <plug_holes+0x110>)
 801b01a:	f44f 72b1 	mov.w	r2, #354	; 0x162
 801b01e:	4932      	ldr	r1, [pc, #200]	; (801b0e8 <plug_holes+0x128>)
 801b020:	482d      	ldr	r0, [pc, #180]	; (801b0d8 <plug_holes+0x118>)
 801b022:	f009 fa89 	bl	8024538 <iprintf>

  nmem = (struct mem *)(void *)&ram[mem->next];
 801b026:	4b29      	ldr	r3, [pc, #164]	; (801b0cc <plug_holes+0x10c>)
 801b028:	681b      	ldr	r3, [r3, #0]
 801b02a:	687a      	ldr	r2, [r7, #4]
 801b02c:	8812      	ldrh	r2, [r2, #0]
 801b02e:	4413      	add	r3, r2
 801b030:	60fb      	str	r3, [r7, #12]
  if (mem != nmem && nmem->used == 0 && (u8_t *)nmem != (u8_t *)ram_end) {
 801b032:	687a      	ldr	r2, [r7, #4]
 801b034:	68fb      	ldr	r3, [r7, #12]
 801b036:	429a      	cmp	r2, r3
 801b038:	d01f      	beq.n	801b07a <plug_holes+0xba>
 801b03a:	68fb      	ldr	r3, [r7, #12]
 801b03c:	791b      	ldrb	r3, [r3, #4]
 801b03e:	2b00      	cmp	r3, #0
 801b040:	d11b      	bne.n	801b07a <plug_holes+0xba>
 801b042:	4b26      	ldr	r3, [pc, #152]	; (801b0dc <plug_holes+0x11c>)
 801b044:	681b      	ldr	r3, [r3, #0]
 801b046:	68fa      	ldr	r2, [r7, #12]
 801b048:	429a      	cmp	r2, r3
 801b04a:	d016      	beq.n	801b07a <plug_holes+0xba>
    /* if mem->next is unused and not end of ram, combine mem and mem->next */
    if (lfree == nmem) {
 801b04c:	4b27      	ldr	r3, [pc, #156]	; (801b0ec <plug_holes+0x12c>)
 801b04e:	681a      	ldr	r2, [r3, #0]
 801b050:	68fb      	ldr	r3, [r7, #12]
 801b052:	429a      	cmp	r2, r3
 801b054:	d102      	bne.n	801b05c <plug_holes+0x9c>
      lfree = mem;
 801b056:	4a25      	ldr	r2, [pc, #148]	; (801b0ec <plug_holes+0x12c>)
 801b058:	687b      	ldr	r3, [r7, #4]
 801b05a:	6013      	str	r3, [r2, #0]
    }
    mem->next = nmem->next;
 801b05c:	68fb      	ldr	r3, [r7, #12]
 801b05e:	881a      	ldrh	r2, [r3, #0]
 801b060:	687b      	ldr	r3, [r7, #4]
 801b062:	801a      	strh	r2, [r3, #0]
    ((struct mem *)(void *)&ram[nmem->next])->prev = (mem_size_t)((u8_t *)mem - ram);
 801b064:	4b19      	ldr	r3, [pc, #100]	; (801b0cc <plug_holes+0x10c>)
 801b066:	681b      	ldr	r3, [r3, #0]
 801b068:	68fa      	ldr	r2, [r7, #12]
 801b06a:	8812      	ldrh	r2, [r2, #0]
 801b06c:	4413      	add	r3, r2
 801b06e:	687a      	ldr	r2, [r7, #4]
 801b070:	4916      	ldr	r1, [pc, #88]	; (801b0cc <plug_holes+0x10c>)
 801b072:	6809      	ldr	r1, [r1, #0]
 801b074:	1a52      	subs	r2, r2, r1
 801b076:	b292      	uxth	r2, r2
 801b078:	805a      	strh	r2, [r3, #2]
  }

  /* plug hole backward */
  pmem = (struct mem *)(void *)&ram[mem->prev];
 801b07a:	4b14      	ldr	r3, [pc, #80]	; (801b0cc <plug_holes+0x10c>)
 801b07c:	681b      	ldr	r3, [r3, #0]
 801b07e:	687a      	ldr	r2, [r7, #4]
 801b080:	8852      	ldrh	r2, [r2, #2]
 801b082:	4413      	add	r3, r2
 801b084:	60bb      	str	r3, [r7, #8]
  if (pmem != mem && pmem->used == 0) {
 801b086:	68ba      	ldr	r2, [r7, #8]
 801b088:	687b      	ldr	r3, [r7, #4]
 801b08a:	429a      	cmp	r2, r3
 801b08c:	d01a      	beq.n	801b0c4 <plug_holes+0x104>
 801b08e:	68bb      	ldr	r3, [r7, #8]
 801b090:	791b      	ldrb	r3, [r3, #4]
 801b092:	2b00      	cmp	r3, #0
 801b094:	d116      	bne.n	801b0c4 <plug_holes+0x104>
    /* if mem->prev is unused, combine mem and mem->prev */
    if (lfree == mem) {
 801b096:	4b15      	ldr	r3, [pc, #84]	; (801b0ec <plug_holes+0x12c>)
 801b098:	681a      	ldr	r2, [r3, #0]
 801b09a:	687b      	ldr	r3, [r7, #4]
 801b09c:	429a      	cmp	r2, r3
 801b09e:	d102      	bne.n	801b0a6 <plug_holes+0xe6>
      lfree = pmem;
 801b0a0:	4a12      	ldr	r2, [pc, #72]	; (801b0ec <plug_holes+0x12c>)
 801b0a2:	68bb      	ldr	r3, [r7, #8]
 801b0a4:	6013      	str	r3, [r2, #0]
    }
    pmem->next = mem->next;
 801b0a6:	687b      	ldr	r3, [r7, #4]
 801b0a8:	881a      	ldrh	r2, [r3, #0]
 801b0aa:	68bb      	ldr	r3, [r7, #8]
 801b0ac:	801a      	strh	r2, [r3, #0]
    ((struct mem *)(void *)&ram[mem->next])->prev = (mem_size_t)((u8_t *)pmem - ram);
 801b0ae:	4b07      	ldr	r3, [pc, #28]	; (801b0cc <plug_holes+0x10c>)
 801b0b0:	681b      	ldr	r3, [r3, #0]
 801b0b2:	687a      	ldr	r2, [r7, #4]
 801b0b4:	8812      	ldrh	r2, [r2, #0]
 801b0b6:	4413      	add	r3, r2
 801b0b8:	68ba      	ldr	r2, [r7, #8]
 801b0ba:	4904      	ldr	r1, [pc, #16]	; (801b0cc <plug_holes+0x10c>)
 801b0bc:	6809      	ldr	r1, [r1, #0]
 801b0be:	1a52      	subs	r2, r2, r1
 801b0c0:	b292      	uxth	r2, r2
 801b0c2:	805a      	strh	r2, [r3, #2]
  }
}
 801b0c4:	bf00      	nop
 801b0c6:	3710      	adds	r7, #16
 801b0c8:	46bd      	mov	sp, r7
 801b0ca:	bd80      	pop	{r7, pc}
 801b0cc:	2000407c 	.word	0x2000407c
 801b0d0:	08025f50 	.word	0x08025f50
 801b0d4:	08025f80 	.word	0x08025f80
 801b0d8:	08025f98 	.word	0x08025f98
 801b0dc:	20004080 	.word	0x20004080
 801b0e0:	08025fc0 	.word	0x08025fc0
 801b0e4:	08025fdc 	.word	0x08025fdc
 801b0e8:	08025ff8 	.word	0x08025ff8
 801b0ec:	20004084 	.word	0x20004084

0801b0f0 <mem_init>:
/**
 * Zero the heap and initialize start, end and lowest-free
 */
void
mem_init(void)
{
 801b0f0:	b580      	push	{r7, lr}
 801b0f2:	b082      	sub	sp, #8
 801b0f4:	af00      	add	r7, sp, #0

  LWIP_ASSERT("Sanity check alignment",
    (SIZEOF_STRUCT_MEM & (MEM_ALIGNMENT-1)) == 0);

  /* align the heap */
  ram = (u8_t *)LWIP_MEM_ALIGN(LWIP_RAM_HEAP_POINTER);
 801b0f6:	4b1e      	ldr	r3, [pc, #120]	; (801b170 <mem_init+0x80>)
 801b0f8:	3303      	adds	r3, #3
 801b0fa:	f023 0303 	bic.w	r3, r3, #3
 801b0fe:	461a      	mov	r2, r3
 801b100:	4b1c      	ldr	r3, [pc, #112]	; (801b174 <mem_init+0x84>)
 801b102:	601a      	str	r2, [r3, #0]
  /* initialize the start of the heap */
  mem = (struct mem *)(void *)ram;
 801b104:	4b1b      	ldr	r3, [pc, #108]	; (801b174 <mem_init+0x84>)
 801b106:	681b      	ldr	r3, [r3, #0]
 801b108:	607b      	str	r3, [r7, #4]
  mem->next = MEM_SIZE_ALIGNED;
 801b10a:	687b      	ldr	r3, [r7, #4]
 801b10c:	f44f 62c8 	mov.w	r2, #1600	; 0x640
 801b110:	801a      	strh	r2, [r3, #0]
  mem->prev = 0;
 801b112:	687b      	ldr	r3, [r7, #4]
 801b114:	2200      	movs	r2, #0
 801b116:	805a      	strh	r2, [r3, #2]
  mem->used = 0;
 801b118:	687b      	ldr	r3, [r7, #4]
 801b11a:	2200      	movs	r2, #0
 801b11c:	711a      	strb	r2, [r3, #4]
  /* initialize the end of the heap */
  ram_end = (struct mem *)(void *)&ram[MEM_SIZE_ALIGNED];
 801b11e:	4b15      	ldr	r3, [pc, #84]	; (801b174 <mem_init+0x84>)
 801b120:	681b      	ldr	r3, [r3, #0]
 801b122:	f503 63c8 	add.w	r3, r3, #1600	; 0x640
 801b126:	4a14      	ldr	r2, [pc, #80]	; (801b178 <mem_init+0x88>)
 801b128:	6013      	str	r3, [r2, #0]
  ram_end->used = 1;
 801b12a:	4b13      	ldr	r3, [pc, #76]	; (801b178 <mem_init+0x88>)
 801b12c:	681b      	ldr	r3, [r3, #0]
 801b12e:	2201      	movs	r2, #1
 801b130:	711a      	strb	r2, [r3, #4]
  ram_end->next = MEM_SIZE_ALIGNED;
 801b132:	4b11      	ldr	r3, [pc, #68]	; (801b178 <mem_init+0x88>)
 801b134:	681b      	ldr	r3, [r3, #0]
 801b136:	f44f 62c8 	mov.w	r2, #1600	; 0x640
 801b13a:	801a      	strh	r2, [r3, #0]
  ram_end->prev = MEM_SIZE_ALIGNED;
 801b13c:	4b0e      	ldr	r3, [pc, #56]	; (801b178 <mem_init+0x88>)
 801b13e:	681b      	ldr	r3, [r3, #0]
 801b140:	f44f 62c8 	mov.w	r2, #1600	; 0x640
 801b144:	805a      	strh	r2, [r3, #2]

  /* initialize the lowest-free pointer to the start of the heap */
  lfree = (struct mem *)(void *)ram;
 801b146:	4b0b      	ldr	r3, [pc, #44]	; (801b174 <mem_init+0x84>)
 801b148:	681b      	ldr	r3, [r3, #0]
 801b14a:	4a0c      	ldr	r2, [pc, #48]	; (801b17c <mem_init+0x8c>)
 801b14c:	6013      	str	r3, [r2, #0]

  MEM_STATS_AVAIL(avail, MEM_SIZE_ALIGNED);

  if (sys_mutex_new(&mem_mutex) != ERR_OK) {
 801b14e:	480c      	ldr	r0, [pc, #48]	; (801b180 <mem_init+0x90>)
 801b150:	f007 fb76 	bl	8022840 <sys_mutex_new>
 801b154:	4603      	mov	r3, r0
 801b156:	2b00      	cmp	r3, #0
 801b158:	d006      	beq.n	801b168 <mem_init+0x78>
    LWIP_ASSERT("failed to create mem_mutex", 0);
 801b15a:	4b0a      	ldr	r3, [pc, #40]	; (801b184 <mem_init+0x94>)
 801b15c:	f44f 72cc 	mov.w	r2, #408	; 0x198
 801b160:	4909      	ldr	r1, [pc, #36]	; (801b188 <mem_init+0x98>)
 801b162:	480a      	ldr	r0, [pc, #40]	; (801b18c <mem_init+0x9c>)
 801b164:	f009 f9e8 	bl	8024538 <iprintf>
  }
}
 801b168:	bf00      	nop
 801b16a:	3708      	adds	r7, #8
 801b16c:	46bd      	mov	sp, r7
 801b16e:	bd80      	pop	{r7, pc}
 801b170:	20004490 	.word	0x20004490
 801b174:	2000407c 	.word	0x2000407c
 801b178:	20004080 	.word	0x20004080
 801b17c:	20004084 	.word	0x20004084
 801b180:	20004088 	.word	0x20004088
 801b184:	08025f50 	.word	0x08025f50
 801b188:	08026024 	.word	0x08026024
 801b18c:	08025f98 	.word	0x08025f98

0801b190 <mem_free>:
 * @param rmem is the data portion of a struct mem as returned by a previous
 *             call to mem_malloc()
 */
void
mem_free(void *rmem)
{
 801b190:	b580      	push	{r7, lr}
 801b192:	b084      	sub	sp, #16
 801b194:	af00      	add	r7, sp, #0
 801b196:	6078      	str	r0, [r7, #4]
  struct mem *mem;
  LWIP_MEM_FREE_DECL_PROTECT();

  if (rmem == NULL) {
 801b198:	687b      	ldr	r3, [r7, #4]
 801b19a:	2b00      	cmp	r3, #0
 801b19c:	d050      	beq.n	801b240 <mem_free+0xb0>
    LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS, ("mem_free(p == NULL) was called.\n"));
    return;
  }
  LWIP_ASSERT("mem_free: sanity check alignment", (((mem_ptr_t)rmem) & (MEM_ALIGNMENT-1)) == 0);
 801b19e:	687b      	ldr	r3, [r7, #4]
 801b1a0:	f003 0303 	and.w	r3, r3, #3
 801b1a4:	2b00      	cmp	r3, #0
 801b1a6:	d006      	beq.n	801b1b6 <mem_free+0x26>
 801b1a8:	4b27      	ldr	r3, [pc, #156]	; (801b248 <mem_free+0xb8>)
 801b1aa:	f44f 72d6 	mov.w	r2, #428	; 0x1ac
 801b1ae:	4927      	ldr	r1, [pc, #156]	; (801b24c <mem_free+0xbc>)
 801b1b0:	4827      	ldr	r0, [pc, #156]	; (801b250 <mem_free+0xc0>)
 801b1b2:	f009 f9c1 	bl	8024538 <iprintf>

  LWIP_ASSERT("mem_free: legal memory", (u8_t *)rmem >= (u8_t *)ram &&
 801b1b6:	4b27      	ldr	r3, [pc, #156]	; (801b254 <mem_free+0xc4>)
 801b1b8:	681b      	ldr	r3, [r3, #0]
 801b1ba:	687a      	ldr	r2, [r7, #4]
 801b1bc:	429a      	cmp	r2, r3
 801b1be:	d304      	bcc.n	801b1ca <mem_free+0x3a>
 801b1c0:	4b25      	ldr	r3, [pc, #148]	; (801b258 <mem_free+0xc8>)
 801b1c2:	681b      	ldr	r3, [r3, #0]
 801b1c4:	687a      	ldr	r2, [r7, #4]
 801b1c6:	429a      	cmp	r2, r3
 801b1c8:	d306      	bcc.n	801b1d8 <mem_free+0x48>
 801b1ca:	4b1f      	ldr	r3, [pc, #124]	; (801b248 <mem_free+0xb8>)
 801b1cc:	f240 12af 	movw	r2, #431	; 0x1af
 801b1d0:	4922      	ldr	r1, [pc, #136]	; (801b25c <mem_free+0xcc>)
 801b1d2:	481f      	ldr	r0, [pc, #124]	; (801b250 <mem_free+0xc0>)
 801b1d4:	f009 f9b0 	bl	8024538 <iprintf>
    (u8_t *)rmem < (u8_t *)ram_end);

  if ((u8_t *)rmem < (u8_t *)ram || (u8_t *)rmem >= (u8_t *)ram_end) {
 801b1d8:	4b1e      	ldr	r3, [pc, #120]	; (801b254 <mem_free+0xc4>)
 801b1da:	681b      	ldr	r3, [r3, #0]
 801b1dc:	687a      	ldr	r2, [r7, #4]
 801b1de:	429a      	cmp	r2, r3
 801b1e0:	d304      	bcc.n	801b1ec <mem_free+0x5c>
 801b1e2:	4b1d      	ldr	r3, [pc, #116]	; (801b258 <mem_free+0xc8>)
 801b1e4:	681b      	ldr	r3, [r3, #0]
 801b1e6:	687a      	ldr	r2, [r7, #4]
 801b1e8:	429a      	cmp	r2, r3
 801b1ea:	d306      	bcc.n	801b1fa <mem_free+0x6a>
    SYS_ARCH_DECL_PROTECT(lev);
    LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("mem_free: illegal memory\n"));
    /* protect mem stats from concurrent access */
    SYS_ARCH_PROTECT(lev);
 801b1ec:	f007 fb7c 	bl	80228e8 <sys_arch_protect>
 801b1f0:	60b8      	str	r0, [r7, #8]
    MEM_STATS_INC(illegal);
    SYS_ARCH_UNPROTECT(lev);
 801b1f2:	68b8      	ldr	r0, [r7, #8]
 801b1f4:	f007 fb86 	bl	8022904 <sys_arch_unprotect>
    return;
 801b1f8:	e023      	b.n	801b242 <mem_free+0xb2>
  }
  /* protect the heap from concurrent access */
  LWIP_MEM_FREE_PROTECT();
 801b1fa:	4819      	ldr	r0, [pc, #100]	; (801b260 <mem_free+0xd0>)
 801b1fc:	f007 fb3a 	bl	8022874 <sys_mutex_lock>
  /* Get the corresponding struct mem ... */
  /* cast through void* to get rid of alignment warnings */
  mem = (struct mem *)(void *)((u8_t *)rmem - SIZEOF_STRUCT_MEM);
 801b200:	687b      	ldr	r3, [r7, #4]
 801b202:	3b08      	subs	r3, #8
 801b204:	60fb      	str	r3, [r7, #12]
  /* ... which has to be in a used state ... */
  LWIP_ASSERT("mem_free: mem->used", mem->used);
 801b206:	68fb      	ldr	r3, [r7, #12]
 801b208:	791b      	ldrb	r3, [r3, #4]
 801b20a:	2b00      	cmp	r3, #0
 801b20c:	d106      	bne.n	801b21c <mem_free+0x8c>
 801b20e:	4b0e      	ldr	r3, [pc, #56]	; (801b248 <mem_free+0xb8>)
 801b210:	f44f 72e0 	mov.w	r2, #448	; 0x1c0
 801b214:	4913      	ldr	r1, [pc, #76]	; (801b264 <mem_free+0xd4>)
 801b216:	480e      	ldr	r0, [pc, #56]	; (801b250 <mem_free+0xc0>)
 801b218:	f009 f98e 	bl	8024538 <iprintf>
  /* ... and is now unused. */
  mem->used = 0;
 801b21c:	68fb      	ldr	r3, [r7, #12]
 801b21e:	2200      	movs	r2, #0
 801b220:	711a      	strb	r2, [r3, #4]

  if (mem < lfree) {
 801b222:	4b11      	ldr	r3, [pc, #68]	; (801b268 <mem_free+0xd8>)
 801b224:	681b      	ldr	r3, [r3, #0]
 801b226:	68fa      	ldr	r2, [r7, #12]
 801b228:	429a      	cmp	r2, r3
 801b22a:	d202      	bcs.n	801b232 <mem_free+0xa2>
    /* the newly freed struct is now the lowest */
    lfree = mem;
 801b22c:	4a0e      	ldr	r2, [pc, #56]	; (801b268 <mem_free+0xd8>)
 801b22e:	68fb      	ldr	r3, [r7, #12]
 801b230:	6013      	str	r3, [r2, #0]
  }

  MEM_STATS_DEC_USED(used, mem->next - (mem_size_t)(((u8_t *)mem - ram)));

  /* finally, see if prev or next are free also */
  plug_holes(mem);
 801b232:	68f8      	ldr	r0, [r7, #12]
 801b234:	f7ff fec4 	bl	801afc0 <plug_holes>
#if LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT
  mem_free_count = 1;
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
  LWIP_MEM_FREE_UNPROTECT();
 801b238:	4809      	ldr	r0, [pc, #36]	; (801b260 <mem_free+0xd0>)
 801b23a:	f007 fb2a 	bl	8022892 <sys_mutex_unlock>
 801b23e:	e000      	b.n	801b242 <mem_free+0xb2>
    return;
 801b240:	bf00      	nop
}
 801b242:	3710      	adds	r7, #16
 801b244:	46bd      	mov	sp, r7
 801b246:	bd80      	pop	{r7, pc}
 801b248:	08025f50 	.word	0x08025f50
 801b24c:	08026040 	.word	0x08026040
 801b250:	08025f98 	.word	0x08025f98
 801b254:	2000407c 	.word	0x2000407c
 801b258:	20004080 	.word	0x20004080
 801b25c:	08026064 	.word	0x08026064
 801b260:	20004088 	.word	0x20004088
 801b264:	0802607c 	.word	0x0802607c
 801b268:	20004084 	.word	0x20004084

0801b26c <mem_trim>:
 *         or NULL if newsize is > old size, in which case rmem is NOT touched
 *         or freed!
 */
void *
mem_trim(void *rmem, mem_size_t newsize)
{
 801b26c:	b580      	push	{r7, lr}
 801b26e:	b088      	sub	sp, #32
 801b270:	af00      	add	r7, sp, #0
 801b272:	6078      	str	r0, [r7, #4]
 801b274:	460b      	mov	r3, r1
 801b276:	807b      	strh	r3, [r7, #2]
  /* use the FREE_PROTECT here: it protects with sem OR SYS_ARCH_PROTECT */
  LWIP_MEM_FREE_DECL_PROTECT();

  /* Expand the size of the allocated memory region so that we can
     adjust for alignment. */
  newsize = LWIP_MEM_ALIGN_SIZE(newsize);
 801b278:	887b      	ldrh	r3, [r7, #2]
 801b27a:	3303      	adds	r3, #3
 801b27c:	b29b      	uxth	r3, r3
 801b27e:	f023 0303 	bic.w	r3, r3, #3
 801b282:	807b      	strh	r3, [r7, #2]

  if (newsize < MIN_SIZE_ALIGNED) {
 801b284:	887b      	ldrh	r3, [r7, #2]
 801b286:	2b0b      	cmp	r3, #11
 801b288:	d801      	bhi.n	801b28e <mem_trim+0x22>
    /* every data block must be at least MIN_SIZE_ALIGNED long */
    newsize = MIN_SIZE_ALIGNED;
 801b28a:	230c      	movs	r3, #12
 801b28c:	807b      	strh	r3, [r7, #2]
  }

  if (newsize > MEM_SIZE_ALIGNED) {
 801b28e:	887b      	ldrh	r3, [r7, #2]
 801b290:	f5b3 6fc8 	cmp.w	r3, #1600	; 0x640
 801b294:	d901      	bls.n	801b29a <mem_trim+0x2e>
    return NULL;
 801b296:	2300      	movs	r3, #0
 801b298:	e0bd      	b.n	801b416 <mem_trim+0x1aa>
  }

  LWIP_ASSERT("mem_trim: legal memory", (u8_t *)rmem >= (u8_t *)ram &&
 801b29a:	4b61      	ldr	r3, [pc, #388]	; (801b420 <mem_trim+0x1b4>)
 801b29c:	681b      	ldr	r3, [r3, #0]
 801b29e:	687a      	ldr	r2, [r7, #4]
 801b2a0:	429a      	cmp	r2, r3
 801b2a2:	d304      	bcc.n	801b2ae <mem_trim+0x42>
 801b2a4:	4b5f      	ldr	r3, [pc, #380]	; (801b424 <mem_trim+0x1b8>)
 801b2a6:	681b      	ldr	r3, [r3, #0]
 801b2a8:	687a      	ldr	r2, [r7, #4]
 801b2aa:	429a      	cmp	r2, r3
 801b2ac:	d306      	bcc.n	801b2bc <mem_trim+0x50>
 801b2ae:	4b5e      	ldr	r3, [pc, #376]	; (801b428 <mem_trim+0x1bc>)
 801b2b0:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 801b2b4:	495d      	ldr	r1, [pc, #372]	; (801b42c <mem_trim+0x1c0>)
 801b2b6:	485e      	ldr	r0, [pc, #376]	; (801b430 <mem_trim+0x1c4>)
 801b2b8:	f009 f93e 	bl	8024538 <iprintf>
   (u8_t *)rmem < (u8_t *)ram_end);

  if ((u8_t *)rmem < (u8_t *)ram || (u8_t *)rmem >= (u8_t *)ram_end) {
 801b2bc:	4b58      	ldr	r3, [pc, #352]	; (801b420 <mem_trim+0x1b4>)
 801b2be:	681b      	ldr	r3, [r3, #0]
 801b2c0:	687a      	ldr	r2, [r7, #4]
 801b2c2:	429a      	cmp	r2, r3
 801b2c4:	d304      	bcc.n	801b2d0 <mem_trim+0x64>
 801b2c6:	4b57      	ldr	r3, [pc, #348]	; (801b424 <mem_trim+0x1b8>)
 801b2c8:	681b      	ldr	r3, [r3, #0]
 801b2ca:	687a      	ldr	r2, [r7, #4]
 801b2cc:	429a      	cmp	r2, r3
 801b2ce:	d307      	bcc.n	801b2e0 <mem_trim+0x74>
    SYS_ARCH_DECL_PROTECT(lev);
    LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("mem_trim: illegal memory\n"));
    /* protect mem stats from concurrent access */
    SYS_ARCH_PROTECT(lev);
 801b2d0:	f007 fb0a 	bl	80228e8 <sys_arch_protect>
 801b2d4:	60f8      	str	r0, [r7, #12]
    MEM_STATS_INC(illegal);
    SYS_ARCH_UNPROTECT(lev);
 801b2d6:	68f8      	ldr	r0, [r7, #12]
 801b2d8:	f007 fb14 	bl	8022904 <sys_arch_unprotect>
    return rmem;
 801b2dc:	687b      	ldr	r3, [r7, #4]
 801b2de:	e09a      	b.n	801b416 <mem_trim+0x1aa>
  }
  /* Get the corresponding struct mem ... */
  /* cast through void* to get rid of alignment warnings */
  mem = (struct mem *)(void *)((u8_t *)rmem - SIZEOF_STRUCT_MEM);
 801b2e0:	687b      	ldr	r3, [r7, #4]
 801b2e2:	3b08      	subs	r3, #8
 801b2e4:	61fb      	str	r3, [r7, #28]
  /* ... and its offset pointer */
  ptr = (mem_size_t)((u8_t *)mem - ram);
 801b2e6:	69fb      	ldr	r3, [r7, #28]
 801b2e8:	4a4d      	ldr	r2, [pc, #308]	; (801b420 <mem_trim+0x1b4>)
 801b2ea:	6812      	ldr	r2, [r2, #0]
 801b2ec:	1a9b      	subs	r3, r3, r2
 801b2ee:	837b      	strh	r3, [r7, #26]

  size = mem->next - ptr - SIZEOF_STRUCT_MEM;
 801b2f0:	69fb      	ldr	r3, [r7, #28]
 801b2f2:	881a      	ldrh	r2, [r3, #0]
 801b2f4:	8b7b      	ldrh	r3, [r7, #26]
 801b2f6:	1ad3      	subs	r3, r2, r3
 801b2f8:	b29b      	uxth	r3, r3
 801b2fa:	3b08      	subs	r3, #8
 801b2fc:	833b      	strh	r3, [r7, #24]
  LWIP_ASSERT("mem_trim can only shrink memory", newsize <= size);
 801b2fe:	887a      	ldrh	r2, [r7, #2]
 801b300:	8b3b      	ldrh	r3, [r7, #24]
 801b302:	429a      	cmp	r2, r3
 801b304:	d906      	bls.n	801b314 <mem_trim+0xa8>
 801b306:	4b48      	ldr	r3, [pc, #288]	; (801b428 <mem_trim+0x1bc>)
 801b308:	f240 2206 	movw	r2, #518	; 0x206
 801b30c:	4949      	ldr	r1, [pc, #292]	; (801b434 <mem_trim+0x1c8>)
 801b30e:	4848      	ldr	r0, [pc, #288]	; (801b430 <mem_trim+0x1c4>)
 801b310:	f009 f912 	bl	8024538 <iprintf>
  if (newsize > size) {
 801b314:	887a      	ldrh	r2, [r7, #2]
 801b316:	8b3b      	ldrh	r3, [r7, #24]
 801b318:	429a      	cmp	r2, r3
 801b31a:	d901      	bls.n	801b320 <mem_trim+0xb4>
    /* not supported */
    return NULL;
 801b31c:	2300      	movs	r3, #0
 801b31e:	e07a      	b.n	801b416 <mem_trim+0x1aa>
  }
  if (newsize == size) {
 801b320:	887a      	ldrh	r2, [r7, #2]
 801b322:	8b3b      	ldrh	r3, [r7, #24]
 801b324:	429a      	cmp	r2, r3
 801b326:	d101      	bne.n	801b32c <mem_trim+0xc0>
    /* No change in size, simply return */
    return rmem;
 801b328:	687b      	ldr	r3, [r7, #4]
 801b32a:	e074      	b.n	801b416 <mem_trim+0x1aa>
  }

  /* protect the heap from concurrent access */
  LWIP_MEM_FREE_PROTECT();
 801b32c:	4842      	ldr	r0, [pc, #264]	; (801b438 <mem_trim+0x1cc>)
 801b32e:	f007 faa1 	bl	8022874 <sys_mutex_lock>

  mem2 = (struct mem *)(void *)&ram[mem->next];
 801b332:	4b3b      	ldr	r3, [pc, #236]	; (801b420 <mem_trim+0x1b4>)
 801b334:	681b      	ldr	r3, [r3, #0]
 801b336:	69fa      	ldr	r2, [r7, #28]
 801b338:	8812      	ldrh	r2, [r2, #0]
 801b33a:	4413      	add	r3, r2
 801b33c:	617b      	str	r3, [r7, #20]
  if (mem2->used == 0) {
 801b33e:	697b      	ldr	r3, [r7, #20]
 801b340:	791b      	ldrb	r3, [r3, #4]
 801b342:	2b00      	cmp	r3, #0
 801b344:	d131      	bne.n	801b3aa <mem_trim+0x13e>
    /* The next struct is unused, we can simply move it at little */
    mem_size_t next;
    /* remember the old next pointer */
    next = mem2->next;
 801b346:	697b      	ldr	r3, [r7, #20]
 801b348:	881b      	ldrh	r3, [r3, #0]
 801b34a:	827b      	strh	r3, [r7, #18]
    /* create new struct mem which is moved directly after the shrinked mem */
    ptr2 = ptr + SIZEOF_STRUCT_MEM + newsize;
 801b34c:	8b7a      	ldrh	r2, [r7, #26]
 801b34e:	887b      	ldrh	r3, [r7, #2]
 801b350:	4413      	add	r3, r2
 801b352:	b29b      	uxth	r3, r3
 801b354:	3308      	adds	r3, #8
 801b356:	823b      	strh	r3, [r7, #16]
    if (lfree == mem2) {
 801b358:	4b38      	ldr	r3, [pc, #224]	; (801b43c <mem_trim+0x1d0>)
 801b35a:	681a      	ldr	r2, [r3, #0]
 801b35c:	697b      	ldr	r3, [r7, #20]
 801b35e:	429a      	cmp	r2, r3
 801b360:	d105      	bne.n	801b36e <mem_trim+0x102>
      lfree = (struct mem *)(void *)&ram[ptr2];
 801b362:	4b2f      	ldr	r3, [pc, #188]	; (801b420 <mem_trim+0x1b4>)
 801b364:	681a      	ldr	r2, [r3, #0]
 801b366:	8a3b      	ldrh	r3, [r7, #16]
 801b368:	4413      	add	r3, r2
 801b36a:	4a34      	ldr	r2, [pc, #208]	; (801b43c <mem_trim+0x1d0>)
 801b36c:	6013      	str	r3, [r2, #0]
    }
    mem2 = (struct mem *)(void *)&ram[ptr2];
 801b36e:	4b2c      	ldr	r3, [pc, #176]	; (801b420 <mem_trim+0x1b4>)
 801b370:	681a      	ldr	r2, [r3, #0]
 801b372:	8a3b      	ldrh	r3, [r7, #16]
 801b374:	4413      	add	r3, r2
 801b376:	617b      	str	r3, [r7, #20]
    mem2->used = 0;
 801b378:	697b      	ldr	r3, [r7, #20]
 801b37a:	2200      	movs	r2, #0
 801b37c:	711a      	strb	r2, [r3, #4]
    /* restore the next pointer */
    mem2->next = next;
 801b37e:	697b      	ldr	r3, [r7, #20]
 801b380:	8a7a      	ldrh	r2, [r7, #18]
 801b382:	801a      	strh	r2, [r3, #0]
    /* link it back to mem */
    mem2->prev = ptr;
 801b384:	697b      	ldr	r3, [r7, #20]
 801b386:	8b7a      	ldrh	r2, [r7, #26]
 801b388:	805a      	strh	r2, [r3, #2]
    /* link mem to it */
    mem->next = ptr2;
 801b38a:	69fb      	ldr	r3, [r7, #28]
 801b38c:	8a3a      	ldrh	r2, [r7, #16]
 801b38e:	801a      	strh	r2, [r3, #0]
    /* last thing to restore linked list: as we have moved mem2,
     * let 'mem2->next->prev' point to mem2 again. but only if mem2->next is not
     * the end of the heap */
    if (mem2->next != MEM_SIZE_ALIGNED) {
 801b390:	697b      	ldr	r3, [r7, #20]
 801b392:	881b      	ldrh	r3, [r3, #0]
 801b394:	f5b3 6fc8 	cmp.w	r3, #1600	; 0x640
 801b398:	d039      	beq.n	801b40e <mem_trim+0x1a2>
      ((struct mem *)(void *)&ram[mem2->next])->prev = ptr2;
 801b39a:	4b21      	ldr	r3, [pc, #132]	; (801b420 <mem_trim+0x1b4>)
 801b39c:	681b      	ldr	r3, [r3, #0]
 801b39e:	697a      	ldr	r2, [r7, #20]
 801b3a0:	8812      	ldrh	r2, [r2, #0]
 801b3a2:	4413      	add	r3, r2
 801b3a4:	8a3a      	ldrh	r2, [r7, #16]
 801b3a6:	805a      	strh	r2, [r3, #2]
 801b3a8:	e031      	b.n	801b40e <mem_trim+0x1a2>
    }
    MEM_STATS_DEC_USED(used, (size - newsize));
    /* no need to plug holes, we've already done that */
  } else if (newsize + SIZEOF_STRUCT_MEM + MIN_SIZE_ALIGNED <= size) {
 801b3aa:	887b      	ldrh	r3, [r7, #2]
 801b3ac:	f103 0214 	add.w	r2, r3, #20
 801b3b0:	8b3b      	ldrh	r3, [r7, #24]
 801b3b2:	429a      	cmp	r2, r3
 801b3b4:	d82b      	bhi.n	801b40e <mem_trim+0x1a2>
     * Old size ('size') must be big enough to contain at least 'newsize' plus a struct mem
     * ('SIZEOF_STRUCT_MEM') with some data ('MIN_SIZE_ALIGNED').
     * @todo we could leave out MIN_SIZE_ALIGNED. We would create an empty
     *       region that couldn't hold data, but when mem->next gets freed,
     *       the 2 regions would be combined, resulting in more free memory */
    ptr2 = ptr + SIZEOF_STRUCT_MEM + newsize;
 801b3b6:	8b7a      	ldrh	r2, [r7, #26]
 801b3b8:	887b      	ldrh	r3, [r7, #2]
 801b3ba:	4413      	add	r3, r2
 801b3bc:	b29b      	uxth	r3, r3
 801b3be:	3308      	adds	r3, #8
 801b3c0:	823b      	strh	r3, [r7, #16]
    mem2 = (struct mem *)(void *)&ram[ptr2];
 801b3c2:	4b17      	ldr	r3, [pc, #92]	; (801b420 <mem_trim+0x1b4>)
 801b3c4:	681a      	ldr	r2, [r3, #0]
 801b3c6:	8a3b      	ldrh	r3, [r7, #16]
 801b3c8:	4413      	add	r3, r2
 801b3ca:	617b      	str	r3, [r7, #20]
    if (mem2 < lfree) {
 801b3cc:	4b1b      	ldr	r3, [pc, #108]	; (801b43c <mem_trim+0x1d0>)
 801b3ce:	681b      	ldr	r3, [r3, #0]
 801b3d0:	697a      	ldr	r2, [r7, #20]
 801b3d2:	429a      	cmp	r2, r3
 801b3d4:	d202      	bcs.n	801b3dc <mem_trim+0x170>
      lfree = mem2;
 801b3d6:	4a19      	ldr	r2, [pc, #100]	; (801b43c <mem_trim+0x1d0>)
 801b3d8:	697b      	ldr	r3, [r7, #20]
 801b3da:	6013      	str	r3, [r2, #0]
    }
    mem2->used = 0;
 801b3dc:	697b      	ldr	r3, [r7, #20]
 801b3de:	2200      	movs	r2, #0
 801b3e0:	711a      	strb	r2, [r3, #4]
    mem2->next = mem->next;
 801b3e2:	69fb      	ldr	r3, [r7, #28]
 801b3e4:	881a      	ldrh	r2, [r3, #0]
 801b3e6:	697b      	ldr	r3, [r7, #20]
 801b3e8:	801a      	strh	r2, [r3, #0]
    mem2->prev = ptr;
 801b3ea:	697b      	ldr	r3, [r7, #20]
 801b3ec:	8b7a      	ldrh	r2, [r7, #26]
 801b3ee:	805a      	strh	r2, [r3, #2]
    mem->next = ptr2;
 801b3f0:	69fb      	ldr	r3, [r7, #28]
 801b3f2:	8a3a      	ldrh	r2, [r7, #16]
 801b3f4:	801a      	strh	r2, [r3, #0]
    if (mem2->next != MEM_SIZE_ALIGNED) {
 801b3f6:	697b      	ldr	r3, [r7, #20]
 801b3f8:	881b      	ldrh	r3, [r3, #0]
 801b3fa:	f5b3 6fc8 	cmp.w	r3, #1600	; 0x640
 801b3fe:	d006      	beq.n	801b40e <mem_trim+0x1a2>
      ((struct mem *)(void *)&ram[mem2->next])->prev = ptr2;
 801b400:	4b07      	ldr	r3, [pc, #28]	; (801b420 <mem_trim+0x1b4>)
 801b402:	681b      	ldr	r3, [r3, #0]
 801b404:	697a      	ldr	r2, [r7, #20]
 801b406:	8812      	ldrh	r2, [r2, #0]
 801b408:	4413      	add	r3, r2
 801b40a:	8a3a      	ldrh	r2, [r7, #16]
 801b40c:	805a      	strh	r2, [r3, #2]
    -> the remaining space stays unused since it is too small
  } */
#if LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT
  mem_free_count = 1;
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
  LWIP_MEM_FREE_UNPROTECT();
 801b40e:	480a      	ldr	r0, [pc, #40]	; (801b438 <mem_trim+0x1cc>)
 801b410:	f007 fa3f 	bl	8022892 <sys_mutex_unlock>
  return rmem;
 801b414:	687b      	ldr	r3, [r7, #4]
}
 801b416:	4618      	mov	r0, r3
 801b418:	3720      	adds	r7, #32
 801b41a:	46bd      	mov	sp, r7
 801b41c:	bd80      	pop	{r7, pc}
 801b41e:	bf00      	nop
 801b420:	2000407c 	.word	0x2000407c
 801b424:	20004080 	.word	0x20004080
 801b428:	08025f50 	.word	0x08025f50
 801b42c:	08026090 	.word	0x08026090
 801b430:	08025f98 	.word	0x08025f98
 801b434:	080260a8 	.word	0x080260a8
 801b438:	20004088 	.word	0x20004088
 801b43c:	20004084 	.word	0x20004084

0801b440 <mem_malloc>:
 *
 * Note that the returned value will always be aligned (as defined by MEM_ALIGNMENT).
 */
void *
mem_malloc(mem_size_t size)
{
 801b440:	b580      	push	{r7, lr}
 801b442:	b088      	sub	sp, #32
 801b444:	af00      	add	r7, sp, #0
 801b446:	4603      	mov	r3, r0
 801b448:	80fb      	strh	r3, [r7, #6]
#if LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT
  u8_t local_mem_free_count = 0;
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
  LWIP_MEM_ALLOC_DECL_PROTECT();

  if (size == 0) {
 801b44a:	88fb      	ldrh	r3, [r7, #6]
 801b44c:	2b00      	cmp	r3, #0
 801b44e:	d101      	bne.n	801b454 <mem_malloc+0x14>
    return NULL;
 801b450:	2300      	movs	r3, #0
 801b452:	e0d1      	b.n	801b5f8 <mem_malloc+0x1b8>
  }

  /* Expand the size of the allocated memory region so that we can
     adjust for alignment. */
  size = LWIP_MEM_ALIGN_SIZE(size);
 801b454:	88fb      	ldrh	r3, [r7, #6]
 801b456:	3303      	adds	r3, #3
 801b458:	b29b      	uxth	r3, r3
 801b45a:	f023 0303 	bic.w	r3, r3, #3
 801b45e:	80fb      	strh	r3, [r7, #6]

  if (size < MIN_SIZE_ALIGNED) {
 801b460:	88fb      	ldrh	r3, [r7, #6]
 801b462:	2b0b      	cmp	r3, #11
 801b464:	d801      	bhi.n	801b46a <mem_malloc+0x2a>
    /* every data block must be at least MIN_SIZE_ALIGNED long */
    size = MIN_SIZE_ALIGNED;
 801b466:	230c      	movs	r3, #12
 801b468:	80fb      	strh	r3, [r7, #6]
  }

  if (size > MEM_SIZE_ALIGNED) {
 801b46a:	88fb      	ldrh	r3, [r7, #6]
 801b46c:	f5b3 6fc8 	cmp.w	r3, #1600	; 0x640
 801b470:	d901      	bls.n	801b476 <mem_malloc+0x36>
    return NULL;
 801b472:	2300      	movs	r3, #0
 801b474:	e0c0      	b.n	801b5f8 <mem_malloc+0x1b8>
  }

  /* protect the heap from concurrent access */
  sys_mutex_lock(&mem_mutex);
 801b476:	4862      	ldr	r0, [pc, #392]	; (801b600 <mem_malloc+0x1c0>)
 801b478:	f007 f9fc 	bl	8022874 <sys_mutex_lock>
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */

    /* Scan through the heap searching for a free block that is big enough,
     * beginning with the lowest free block.
     */
    for (ptr = (mem_size_t)((u8_t *)lfree - ram); ptr < MEM_SIZE_ALIGNED - size;
 801b47c:	4b61      	ldr	r3, [pc, #388]	; (801b604 <mem_malloc+0x1c4>)
 801b47e:	681b      	ldr	r3, [r3, #0]
 801b480:	461a      	mov	r2, r3
 801b482:	4b61      	ldr	r3, [pc, #388]	; (801b608 <mem_malloc+0x1c8>)
 801b484:	681b      	ldr	r3, [r3, #0]
 801b486:	1ad3      	subs	r3, r2, r3
 801b488:	83fb      	strh	r3, [r7, #30]
 801b48a:	e0aa      	b.n	801b5e2 <mem_malloc+0x1a2>
         ptr = ((struct mem *)(void *)&ram[ptr])->next) {
      mem = (struct mem *)(void *)&ram[ptr];
 801b48c:	4b5e      	ldr	r3, [pc, #376]	; (801b608 <mem_malloc+0x1c8>)
 801b48e:	681a      	ldr	r2, [r3, #0]
 801b490:	8bfb      	ldrh	r3, [r7, #30]
 801b492:	4413      	add	r3, r2
 801b494:	617b      	str	r3, [r7, #20]
        local_mem_free_count = 1;
        break;
      }
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */

      if ((!mem->used) &&
 801b496:	697b      	ldr	r3, [r7, #20]
 801b498:	791b      	ldrb	r3, [r3, #4]
 801b49a:	2b00      	cmp	r3, #0
 801b49c:	f040 809b 	bne.w	801b5d6 <mem_malloc+0x196>
          (mem->next - (ptr + SIZEOF_STRUCT_MEM)) >= size) {
 801b4a0:	697b      	ldr	r3, [r7, #20]
 801b4a2:	881b      	ldrh	r3, [r3, #0]
 801b4a4:	461a      	mov	r2, r3
 801b4a6:	8bfb      	ldrh	r3, [r7, #30]
 801b4a8:	1ad3      	subs	r3, r2, r3
 801b4aa:	f1a3 0208 	sub.w	r2, r3, #8
 801b4ae:	88fb      	ldrh	r3, [r7, #6]
      if ((!mem->used) &&
 801b4b0:	429a      	cmp	r2, r3
 801b4b2:	f0c0 8090 	bcc.w	801b5d6 <mem_malloc+0x196>
        /* mem is not used and at least perfect fit is possible:
         * mem->next - (ptr + SIZEOF_STRUCT_MEM) gives us the 'user data size' of mem */

        if (mem->next - (ptr + SIZEOF_STRUCT_MEM) >= (size + SIZEOF_STRUCT_MEM + MIN_SIZE_ALIGNED)) {
 801b4b6:	697b      	ldr	r3, [r7, #20]
 801b4b8:	881b      	ldrh	r3, [r3, #0]
 801b4ba:	461a      	mov	r2, r3
 801b4bc:	8bfb      	ldrh	r3, [r7, #30]
 801b4be:	1ad3      	subs	r3, r2, r3
 801b4c0:	f1a3 0208 	sub.w	r2, r3, #8
 801b4c4:	88fb      	ldrh	r3, [r7, #6]
 801b4c6:	3314      	adds	r3, #20
 801b4c8:	429a      	cmp	r2, r3
 801b4ca:	d327      	bcc.n	801b51c <mem_malloc+0xdc>
           * struct mem would fit in but no data between mem2 and mem2->next
           * @todo we could leave out MIN_SIZE_ALIGNED. We would create an empty
           *       region that couldn't hold data, but when mem->next gets freed,
           *       the 2 regions would be combined, resulting in more free memory
           */
          ptr2 = ptr + SIZEOF_STRUCT_MEM + size;
 801b4cc:	8bfa      	ldrh	r2, [r7, #30]
 801b4ce:	88fb      	ldrh	r3, [r7, #6]
 801b4d0:	4413      	add	r3, r2
 801b4d2:	b29b      	uxth	r3, r3
 801b4d4:	3308      	adds	r3, #8
 801b4d6:	827b      	strh	r3, [r7, #18]
          /* create mem2 struct */
          mem2 = (struct mem *)(void *)&ram[ptr2];
 801b4d8:	4b4b      	ldr	r3, [pc, #300]	; (801b608 <mem_malloc+0x1c8>)
 801b4da:	681a      	ldr	r2, [r3, #0]
 801b4dc:	8a7b      	ldrh	r3, [r7, #18]
 801b4de:	4413      	add	r3, r2
 801b4e0:	60fb      	str	r3, [r7, #12]
          mem2->used = 0;
 801b4e2:	68fb      	ldr	r3, [r7, #12]
 801b4e4:	2200      	movs	r2, #0
 801b4e6:	711a      	strb	r2, [r3, #4]
          mem2->next = mem->next;
 801b4e8:	697b      	ldr	r3, [r7, #20]
 801b4ea:	881a      	ldrh	r2, [r3, #0]
 801b4ec:	68fb      	ldr	r3, [r7, #12]
 801b4ee:	801a      	strh	r2, [r3, #0]
          mem2->prev = ptr;
 801b4f0:	68fb      	ldr	r3, [r7, #12]
 801b4f2:	8bfa      	ldrh	r2, [r7, #30]
 801b4f4:	805a      	strh	r2, [r3, #2]
          /* and insert it between mem and mem->next */
          mem->next = ptr2;
 801b4f6:	697b      	ldr	r3, [r7, #20]
 801b4f8:	8a7a      	ldrh	r2, [r7, #18]
 801b4fa:	801a      	strh	r2, [r3, #0]
          mem->used = 1;
 801b4fc:	697b      	ldr	r3, [r7, #20]
 801b4fe:	2201      	movs	r2, #1
 801b500:	711a      	strb	r2, [r3, #4]

          if (mem2->next != MEM_SIZE_ALIGNED) {
 801b502:	68fb      	ldr	r3, [r7, #12]
 801b504:	881b      	ldrh	r3, [r3, #0]
 801b506:	f5b3 6fc8 	cmp.w	r3, #1600	; 0x640
 801b50a:	d00a      	beq.n	801b522 <mem_malloc+0xe2>
            ((struct mem *)(void *)&ram[mem2->next])->prev = ptr2;
 801b50c:	4b3e      	ldr	r3, [pc, #248]	; (801b608 <mem_malloc+0x1c8>)
 801b50e:	681b      	ldr	r3, [r3, #0]
 801b510:	68fa      	ldr	r2, [r7, #12]
 801b512:	8812      	ldrh	r2, [r2, #0]
 801b514:	4413      	add	r3, r2
 801b516:	8a7a      	ldrh	r2, [r7, #18]
 801b518:	805a      	strh	r2, [r3, #2]
 801b51a:	e002      	b.n	801b522 <mem_malloc+0xe2>
           * take care of this).
           * -> near fit or exact fit: do not split, no mem2 creation
           * also can't move mem->next directly behind mem, since mem->next
           * will always be used at this point!
           */
          mem->used = 1;
 801b51c:	697b      	ldr	r3, [r7, #20]
 801b51e:	2201      	movs	r2, #1
 801b520:	711a      	strb	r2, [r3, #4]
          MEM_STATS_INC_USED(used, mem->next - (mem_size_t)((u8_t *)mem - ram));
        }
#if LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT
mem_malloc_adjust_lfree:
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
        if (mem == lfree) {
 801b522:	4b38      	ldr	r3, [pc, #224]	; (801b604 <mem_malloc+0x1c4>)
 801b524:	681b      	ldr	r3, [r3, #0]
 801b526:	697a      	ldr	r2, [r7, #20]
 801b528:	429a      	cmp	r2, r3
 801b52a:	d127      	bne.n	801b57c <mem_malloc+0x13c>
          struct mem *cur = lfree;
 801b52c:	4b35      	ldr	r3, [pc, #212]	; (801b604 <mem_malloc+0x1c4>)
 801b52e:	681b      	ldr	r3, [r3, #0]
 801b530:	61bb      	str	r3, [r7, #24]
          /* Find next free block after mem and update lowest free pointer */
          while (cur->used && cur != ram_end) {
 801b532:	e005      	b.n	801b540 <mem_malloc+0x100>
              /* If mem_free or mem_trim have run, we have to restart since they
                 could have altered our current struct mem or lfree. */
              goto mem_malloc_adjust_lfree;
            }
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
            cur = (struct mem *)(void *)&ram[cur->next];
 801b534:	4b34      	ldr	r3, [pc, #208]	; (801b608 <mem_malloc+0x1c8>)
 801b536:	681b      	ldr	r3, [r3, #0]
 801b538:	69ba      	ldr	r2, [r7, #24]
 801b53a:	8812      	ldrh	r2, [r2, #0]
 801b53c:	4413      	add	r3, r2
 801b53e:	61bb      	str	r3, [r7, #24]
          while (cur->used && cur != ram_end) {
 801b540:	69bb      	ldr	r3, [r7, #24]
 801b542:	791b      	ldrb	r3, [r3, #4]
 801b544:	2b00      	cmp	r3, #0
 801b546:	d004      	beq.n	801b552 <mem_malloc+0x112>
 801b548:	4b30      	ldr	r3, [pc, #192]	; (801b60c <mem_malloc+0x1cc>)
 801b54a:	681b      	ldr	r3, [r3, #0]
 801b54c:	69ba      	ldr	r2, [r7, #24]
 801b54e:	429a      	cmp	r2, r3
 801b550:	d1f0      	bne.n	801b534 <mem_malloc+0xf4>
          }
          lfree = cur;
 801b552:	4a2c      	ldr	r2, [pc, #176]	; (801b604 <mem_malloc+0x1c4>)
 801b554:	69bb      	ldr	r3, [r7, #24]
 801b556:	6013      	str	r3, [r2, #0]
          LWIP_ASSERT("mem_malloc: !lfree->used", ((lfree == ram_end) || (!lfree->used)));
 801b558:	4b2a      	ldr	r3, [pc, #168]	; (801b604 <mem_malloc+0x1c4>)
 801b55a:	681a      	ldr	r2, [r3, #0]
 801b55c:	4b2b      	ldr	r3, [pc, #172]	; (801b60c <mem_malloc+0x1cc>)
 801b55e:	681b      	ldr	r3, [r3, #0]
 801b560:	429a      	cmp	r2, r3
 801b562:	d00b      	beq.n	801b57c <mem_malloc+0x13c>
 801b564:	4b27      	ldr	r3, [pc, #156]	; (801b604 <mem_malloc+0x1c4>)
 801b566:	681b      	ldr	r3, [r3, #0]
 801b568:	791b      	ldrb	r3, [r3, #4]
 801b56a:	2b00      	cmp	r3, #0
 801b56c:	d006      	beq.n	801b57c <mem_malloc+0x13c>
 801b56e:	4b28      	ldr	r3, [pc, #160]	; (801b610 <mem_malloc+0x1d0>)
 801b570:	f240 22cf 	movw	r2, #719	; 0x2cf
 801b574:	4927      	ldr	r1, [pc, #156]	; (801b614 <mem_malloc+0x1d4>)
 801b576:	4828      	ldr	r0, [pc, #160]	; (801b618 <mem_malloc+0x1d8>)
 801b578:	f008 ffde 	bl	8024538 <iprintf>
        }
        LWIP_MEM_ALLOC_UNPROTECT();
        sys_mutex_unlock(&mem_mutex);
 801b57c:	4820      	ldr	r0, [pc, #128]	; (801b600 <mem_malloc+0x1c0>)
 801b57e:	f007 f988 	bl	8022892 <sys_mutex_unlock>
        LWIP_ASSERT("mem_malloc: allocated memory not above ram_end.",
 801b582:	88fa      	ldrh	r2, [r7, #6]
 801b584:	697b      	ldr	r3, [r7, #20]
 801b586:	4413      	add	r3, r2
 801b588:	3308      	adds	r3, #8
 801b58a:	4a20      	ldr	r2, [pc, #128]	; (801b60c <mem_malloc+0x1cc>)
 801b58c:	6812      	ldr	r2, [r2, #0]
 801b58e:	4293      	cmp	r3, r2
 801b590:	d906      	bls.n	801b5a0 <mem_malloc+0x160>
 801b592:	4b1f      	ldr	r3, [pc, #124]	; (801b610 <mem_malloc+0x1d0>)
 801b594:	f44f 7235 	mov.w	r2, #724	; 0x2d4
 801b598:	4920      	ldr	r1, [pc, #128]	; (801b61c <mem_malloc+0x1dc>)
 801b59a:	481f      	ldr	r0, [pc, #124]	; (801b618 <mem_malloc+0x1d8>)
 801b59c:	f008 ffcc 	bl	8024538 <iprintf>
         (mem_ptr_t)mem + SIZEOF_STRUCT_MEM + size <= (mem_ptr_t)ram_end);
        LWIP_ASSERT("mem_malloc: allocated memory properly aligned.",
 801b5a0:	697b      	ldr	r3, [r7, #20]
 801b5a2:	f003 0303 	and.w	r3, r3, #3
 801b5a6:	2b00      	cmp	r3, #0
 801b5a8:	d006      	beq.n	801b5b8 <mem_malloc+0x178>
 801b5aa:	4b19      	ldr	r3, [pc, #100]	; (801b610 <mem_malloc+0x1d0>)
 801b5ac:	f240 22d6 	movw	r2, #726	; 0x2d6
 801b5b0:	491b      	ldr	r1, [pc, #108]	; (801b620 <mem_malloc+0x1e0>)
 801b5b2:	4819      	ldr	r0, [pc, #100]	; (801b618 <mem_malloc+0x1d8>)
 801b5b4:	f008 ffc0 	bl	8024538 <iprintf>
         ((mem_ptr_t)mem + SIZEOF_STRUCT_MEM) % MEM_ALIGNMENT == 0);
        LWIP_ASSERT("mem_malloc: sanity check alignment",
 801b5b8:	697b      	ldr	r3, [r7, #20]
 801b5ba:	f003 0303 	and.w	r3, r3, #3
 801b5be:	2b00      	cmp	r3, #0
 801b5c0:	d006      	beq.n	801b5d0 <mem_malloc+0x190>
 801b5c2:	4b13      	ldr	r3, [pc, #76]	; (801b610 <mem_malloc+0x1d0>)
 801b5c4:	f44f 7236 	mov.w	r2, #728	; 0x2d8
 801b5c8:	4916      	ldr	r1, [pc, #88]	; (801b624 <mem_malloc+0x1e4>)
 801b5ca:	4813      	ldr	r0, [pc, #76]	; (801b618 <mem_malloc+0x1d8>)
 801b5cc:	f008 ffb4 	bl	8024538 <iprintf>
          (((mem_ptr_t)mem) & (MEM_ALIGNMENT-1)) == 0);

        return (u8_t *)mem + SIZEOF_STRUCT_MEM;
 801b5d0:	697b      	ldr	r3, [r7, #20]
 801b5d2:	3308      	adds	r3, #8
 801b5d4:	e010      	b.n	801b5f8 <mem_malloc+0x1b8>
         ptr = ((struct mem *)(void *)&ram[ptr])->next) {
 801b5d6:	4b0c      	ldr	r3, [pc, #48]	; (801b608 <mem_malloc+0x1c8>)
 801b5d8:	681a      	ldr	r2, [r3, #0]
 801b5da:	8bfb      	ldrh	r3, [r7, #30]
 801b5dc:	4413      	add	r3, r2
 801b5de:	881b      	ldrh	r3, [r3, #0]
 801b5e0:	83fb      	strh	r3, [r7, #30]
    for (ptr = (mem_size_t)((u8_t *)lfree - ram); ptr < MEM_SIZE_ALIGNED - size;
 801b5e2:	8bfa      	ldrh	r2, [r7, #30]
 801b5e4:	88fb      	ldrh	r3, [r7, #6]
 801b5e6:	f5c3 63c8 	rsb	r3, r3, #1600	; 0x640
 801b5ea:	429a      	cmp	r2, r3
 801b5ec:	f4ff af4e 	bcc.w	801b48c <mem_malloc+0x4c>
  } while (local_mem_free_count != 0);
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
  LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("mem_malloc: could not allocate %"S16_F" bytes\n", (s16_t)size));
  MEM_STATS_INC(err);
  LWIP_MEM_ALLOC_UNPROTECT();
  sys_mutex_unlock(&mem_mutex);
 801b5f0:	4803      	ldr	r0, [pc, #12]	; (801b600 <mem_malloc+0x1c0>)
 801b5f2:	f007 f94e 	bl	8022892 <sys_mutex_unlock>
  return NULL;
 801b5f6:	2300      	movs	r3, #0
}
 801b5f8:	4618      	mov	r0, r3
 801b5fa:	3720      	adds	r7, #32
 801b5fc:	46bd      	mov	sp, r7
 801b5fe:	bd80      	pop	{r7, pc}
 801b600:	20004088 	.word	0x20004088
 801b604:	20004084 	.word	0x20004084
 801b608:	2000407c 	.word	0x2000407c
 801b60c:	20004080 	.word	0x20004080
 801b610:	08025f50 	.word	0x08025f50
 801b614:	080260c8 	.word	0x080260c8
 801b618:	08025f98 	.word	0x08025f98
 801b61c:	080260e4 	.word	0x080260e4
 801b620:	08026114 	.word	0x08026114
 801b624:	08026144 	.word	0x08026144

0801b628 <memp_init_pool>:
 *
 * @param desc pool to initialize
 */
void
memp_init_pool(const struct memp_desc *desc)
{
 801b628:	b480      	push	{r7}
 801b62a:	b085      	sub	sp, #20
 801b62c:	af00      	add	r7, sp, #0
 801b62e:	6078      	str	r0, [r7, #4]
  LWIP_UNUSED_ARG(desc);
#else
  int i;
  struct memp *memp;

  *desc->tab = NULL;
 801b630:	687b      	ldr	r3, [r7, #4]
 801b632:	689b      	ldr	r3, [r3, #8]
 801b634:	2200      	movs	r2, #0
 801b636:	601a      	str	r2, [r3, #0]
  memp = (struct memp*)LWIP_MEM_ALIGN(desc->base);
 801b638:	687b      	ldr	r3, [r7, #4]
 801b63a:	685b      	ldr	r3, [r3, #4]
 801b63c:	3303      	adds	r3, #3
 801b63e:	f023 0303 	bic.w	r3, r3, #3
 801b642:	60bb      	str	r3, [r7, #8]
  /* create a linked list of memp elements */
  for (i = 0; i < desc->num; ++i) {
 801b644:	2300      	movs	r3, #0
 801b646:	60fb      	str	r3, [r7, #12]
 801b648:	e011      	b.n	801b66e <memp_init_pool+0x46>
    memp->next = *desc->tab;
 801b64a:	687b      	ldr	r3, [r7, #4]
 801b64c:	689b      	ldr	r3, [r3, #8]
 801b64e:	681a      	ldr	r2, [r3, #0]
 801b650:	68bb      	ldr	r3, [r7, #8]
 801b652:	601a      	str	r2, [r3, #0]
    *desc->tab = memp;
 801b654:	687b      	ldr	r3, [r7, #4]
 801b656:	689b      	ldr	r3, [r3, #8]
 801b658:	68ba      	ldr	r2, [r7, #8]
 801b65a:	601a      	str	r2, [r3, #0]
#if MEMP_OVERFLOW_CHECK
    memp_overflow_init_element(memp, desc);
#endif /* MEMP_OVERFLOW_CHECK */
   /* cast through void* to get rid of alignment warnings */
   memp = (struct memp *)(void *)((u8_t *)memp + MEMP_SIZE + desc->size
 801b65c:	687b      	ldr	r3, [r7, #4]
 801b65e:	881b      	ldrh	r3, [r3, #0]
 801b660:	461a      	mov	r2, r3
 801b662:	68bb      	ldr	r3, [r7, #8]
 801b664:	4413      	add	r3, r2
 801b666:	60bb      	str	r3, [r7, #8]
  for (i = 0; i < desc->num; ++i) {
 801b668:	68fb      	ldr	r3, [r7, #12]
 801b66a:	3301      	adds	r3, #1
 801b66c:	60fb      	str	r3, [r7, #12]
 801b66e:	687b      	ldr	r3, [r7, #4]
 801b670:	885b      	ldrh	r3, [r3, #2]
 801b672:	461a      	mov	r2, r3
 801b674:	68fb      	ldr	r3, [r7, #12]
 801b676:	429a      	cmp	r2, r3
 801b678:	dce7      	bgt.n	801b64a <memp_init_pool+0x22>
#endif /* !MEMP_MEM_MALLOC */

#if MEMP_STATS && (defined(LWIP_DEBUG) || LWIP_STATS_DISPLAY)
  desc->stats->name  = desc->desc;
#endif /* MEMP_STATS && (defined(LWIP_DEBUG) || LWIP_STATS_DISPLAY) */
}
 801b67a:	bf00      	nop
 801b67c:	3714      	adds	r7, #20
 801b67e:	46bd      	mov	sp, r7
 801b680:	f85d 7b04 	ldr.w	r7, [sp], #4
 801b684:	4770      	bx	lr
	...

0801b688 <memp_init>:
 *
 * Carves out memp_memory into linked lists for each pool-type.
 */
void
memp_init(void)
{
 801b688:	b580      	push	{r7, lr}
 801b68a:	b082      	sub	sp, #8
 801b68c:	af00      	add	r7, sp, #0
  u16_t i;

  /* for every pool: */
  for (i = 0; i < LWIP_ARRAYSIZE(memp_pools); i++) {
 801b68e:	2300      	movs	r3, #0
 801b690:	80fb      	strh	r3, [r7, #6]
 801b692:	e009      	b.n	801b6a8 <memp_init+0x20>
    memp_init_pool(memp_pools[i]);
 801b694:	88fb      	ldrh	r3, [r7, #6]
 801b696:	4a08      	ldr	r2, [pc, #32]	; (801b6b8 <memp_init+0x30>)
 801b698:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 801b69c:	4618      	mov	r0, r3
 801b69e:	f7ff ffc3 	bl	801b628 <memp_init_pool>
  for (i = 0; i < LWIP_ARRAYSIZE(memp_pools); i++) {
 801b6a2:	88fb      	ldrh	r3, [r7, #6]
 801b6a4:	3301      	adds	r3, #1
 801b6a6:	80fb      	strh	r3, [r7, #6]
 801b6a8:	88fb      	ldrh	r3, [r7, #6]
 801b6aa:	2b0c      	cmp	r3, #12
 801b6ac:	d9f2      	bls.n	801b694 <memp_init+0xc>

#if MEMP_OVERFLOW_CHECK >= 2
  /* check everything a first time to see if it worked */
  memp_overflow_check_all();
#endif /* MEMP_OVERFLOW_CHECK >= 2 */
}
 801b6ae:	bf00      	nop
 801b6b0:	3708      	adds	r7, #8
 801b6b2:	46bd      	mov	sp, r7
 801b6b4:	bd80      	pop	{r7, pc}
 801b6b6:	bf00      	nop
 801b6b8:	08029ba0 	.word	0x08029ba0

0801b6bc <do_memp_malloc_pool>:
#if !MEMP_OVERFLOW_CHECK
do_memp_malloc_pool(const struct memp_desc *desc)
#else
do_memp_malloc_pool_fn(const struct memp_desc *desc, const char* file, const int line)
#endif
{
 801b6bc:	b580      	push	{r7, lr}
 801b6be:	b084      	sub	sp, #16
 801b6c0:	af00      	add	r7, sp, #0
 801b6c2:	6078      	str	r0, [r7, #4]

#if MEMP_MEM_MALLOC
  memp = (struct memp *)mem_malloc(MEMP_SIZE + MEMP_ALIGN_SIZE(desc->size));
  SYS_ARCH_PROTECT(old_level);
#else /* MEMP_MEM_MALLOC */
  SYS_ARCH_PROTECT(old_level);
 801b6c4:	f007 f910 	bl	80228e8 <sys_arch_protect>
 801b6c8:	60f8      	str	r0, [r7, #12]

  memp = *desc->tab;
 801b6ca:	687b      	ldr	r3, [r7, #4]
 801b6cc:	689b      	ldr	r3, [r3, #8]
 801b6ce:	681b      	ldr	r3, [r3, #0]
 801b6d0:	60bb      	str	r3, [r7, #8]
#endif /* MEMP_MEM_MALLOC */

  if (memp != NULL) {
 801b6d2:	68bb      	ldr	r3, [r7, #8]
 801b6d4:	2b00      	cmp	r3, #0
 801b6d6:	d015      	beq.n	801b704 <do_memp_malloc_pool+0x48>
#if MEMP_OVERFLOW_CHECK == 1
    memp_overflow_check_element_overflow(memp, desc);
    memp_overflow_check_element_underflow(memp, desc);
#endif /* MEMP_OVERFLOW_CHECK */

    *desc->tab = memp->next;
 801b6d8:	687b      	ldr	r3, [r7, #4]
 801b6da:	689b      	ldr	r3, [r3, #8]
 801b6dc:	68ba      	ldr	r2, [r7, #8]
 801b6de:	6812      	ldr	r2, [r2, #0]
 801b6e0:	601a      	str	r2, [r3, #0]
    memp->line = line;
#if MEMP_MEM_MALLOC
    memp_overflow_init_element(memp, desc);
#endif /* MEMP_MEM_MALLOC */
#endif /* MEMP_OVERFLOW_CHECK */
    LWIP_ASSERT("memp_malloc: memp properly aligned",
 801b6e2:	68bb      	ldr	r3, [r7, #8]
 801b6e4:	f003 0303 	and.w	r3, r3, #3
 801b6e8:	2b00      	cmp	r3, #0
 801b6ea:	d006      	beq.n	801b6fa <do_memp_malloc_pool+0x3e>
 801b6ec:	4b09      	ldr	r3, [pc, #36]	; (801b714 <do_memp_malloc_pool+0x58>)
 801b6ee:	f240 1249 	movw	r2, #329	; 0x149
 801b6f2:	4909      	ldr	r1, [pc, #36]	; (801b718 <do_memp_malloc_pool+0x5c>)
 801b6f4:	4809      	ldr	r0, [pc, #36]	; (801b71c <do_memp_malloc_pool+0x60>)
 801b6f6:	f008 ff1f 	bl	8024538 <iprintf>
    desc->stats->used++;
    if (desc->stats->used > desc->stats->max) {
      desc->stats->max = desc->stats->used;
    }
#endif
    SYS_ARCH_UNPROTECT(old_level);
 801b6fa:	68f8      	ldr	r0, [r7, #12]
 801b6fc:	f007 f902 	bl	8022904 <sys_arch_unprotect>
    /* cast through u8_t* to get rid of alignment warnings */
    return ((u8_t*)memp + MEMP_SIZE);
 801b700:	68bb      	ldr	r3, [r7, #8]
 801b702:	e003      	b.n	801b70c <do_memp_malloc_pool+0x50>
#if MEMP_STATS
    desc->stats->err++;
#endif
  }

  SYS_ARCH_UNPROTECT(old_level);
 801b704:	68f8      	ldr	r0, [r7, #12]
 801b706:	f007 f8fd 	bl	8022904 <sys_arch_unprotect>
  return NULL;
 801b70a:	2300      	movs	r3, #0
}
 801b70c:	4618      	mov	r0, r3
 801b70e:	3710      	adds	r7, #16
 801b710:	46bd      	mov	sp, r7
 801b712:	bd80      	pop	{r7, pc}
 801b714:	08026168 	.word	0x08026168
 801b718:	08026198 	.word	0x08026198
 801b71c:	080261bc 	.word	0x080261bc

0801b720 <memp_malloc>:
#if !MEMP_OVERFLOW_CHECK
memp_malloc(memp_t type)
#else
memp_malloc_fn(memp_t type, const char* file, const int line)
#endif
{
 801b720:	b580      	push	{r7, lr}
 801b722:	b084      	sub	sp, #16
 801b724:	af00      	add	r7, sp, #0
 801b726:	4603      	mov	r3, r0
 801b728:	71fb      	strb	r3, [r7, #7]
  void *memp;
  LWIP_ERROR("memp_malloc: type < MEMP_MAX", (type < MEMP_MAX), return NULL;);
 801b72a:	79fb      	ldrb	r3, [r7, #7]
 801b72c:	2b0c      	cmp	r3, #12
 801b72e:	d908      	bls.n	801b742 <memp_malloc+0x22>
 801b730:	4b0a      	ldr	r3, [pc, #40]	; (801b75c <memp_malloc+0x3c>)
 801b732:	f240 1287 	movw	r2, #391	; 0x187
 801b736:	490a      	ldr	r1, [pc, #40]	; (801b760 <memp_malloc+0x40>)
 801b738:	480a      	ldr	r0, [pc, #40]	; (801b764 <memp_malloc+0x44>)
 801b73a:	f008 fefd 	bl	8024538 <iprintf>
 801b73e:	2300      	movs	r3, #0
 801b740:	e008      	b.n	801b754 <memp_malloc+0x34>
#if MEMP_OVERFLOW_CHECK >= 2
  memp_overflow_check_all();
#endif /* MEMP_OVERFLOW_CHECK >= 2 */

#if !MEMP_OVERFLOW_CHECK
  memp = do_memp_malloc_pool(memp_pools[type]);
 801b742:	79fb      	ldrb	r3, [r7, #7]
 801b744:	4a08      	ldr	r2, [pc, #32]	; (801b768 <memp_malloc+0x48>)
 801b746:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 801b74a:	4618      	mov	r0, r3
 801b74c:	f7ff ffb6 	bl	801b6bc <do_memp_malloc_pool>
 801b750:	60f8      	str	r0, [r7, #12]
#else
  memp = do_memp_malloc_pool_fn(memp_pools[type], file, line);
#endif

  return memp;
 801b752:	68fb      	ldr	r3, [r7, #12]
}
 801b754:	4618      	mov	r0, r3
 801b756:	3710      	adds	r7, #16
 801b758:	46bd      	mov	sp, r7
 801b75a:	bd80      	pop	{r7, pc}
 801b75c:	08026168 	.word	0x08026168
 801b760:	080261f8 	.word	0x080261f8
 801b764:	080261bc 	.word	0x080261bc
 801b768:	08029ba0 	.word	0x08029ba0

0801b76c <do_memp_free_pool>:

static void
do_memp_free_pool(const struct memp_desc* desc, void *mem)
{
 801b76c:	b580      	push	{r7, lr}
 801b76e:	b084      	sub	sp, #16
 801b770:	af00      	add	r7, sp, #0
 801b772:	6078      	str	r0, [r7, #4]
 801b774:	6039      	str	r1, [r7, #0]
  struct memp *memp;
  SYS_ARCH_DECL_PROTECT(old_level);

  LWIP_ASSERT("memp_free: mem properly aligned",
 801b776:	683b      	ldr	r3, [r7, #0]
 801b778:	f003 0303 	and.w	r3, r3, #3
 801b77c:	2b00      	cmp	r3, #0
 801b77e:	d006      	beq.n	801b78e <do_memp_free_pool+0x22>
 801b780:	4b0d      	ldr	r3, [pc, #52]	; (801b7b8 <do_memp_free_pool+0x4c>)
 801b782:	f240 129d 	movw	r2, #413	; 0x19d
 801b786:	490d      	ldr	r1, [pc, #52]	; (801b7bc <do_memp_free_pool+0x50>)
 801b788:	480d      	ldr	r0, [pc, #52]	; (801b7c0 <do_memp_free_pool+0x54>)
 801b78a:	f008 fed5 	bl	8024538 <iprintf>
                ((mem_ptr_t)mem % MEM_ALIGNMENT) == 0);

  /* cast through void* to get rid of alignment warnings */
  memp = (struct memp *)(void *)((u8_t*)mem - MEMP_SIZE);
 801b78e:	683b      	ldr	r3, [r7, #0]
 801b790:	60fb      	str	r3, [r7, #12]

  SYS_ARCH_PROTECT(old_level);
 801b792:	f007 f8a9 	bl	80228e8 <sys_arch_protect>
 801b796:	60b8      	str	r0, [r7, #8]
#if MEMP_MEM_MALLOC
  LWIP_UNUSED_ARG(desc);
  SYS_ARCH_UNPROTECT(old_level);
  mem_free(memp);
#else /* MEMP_MEM_MALLOC */
  memp->next = *desc->tab;
 801b798:	687b      	ldr	r3, [r7, #4]
 801b79a:	689b      	ldr	r3, [r3, #8]
 801b79c:	681a      	ldr	r2, [r3, #0]
 801b79e:	68fb      	ldr	r3, [r7, #12]
 801b7a0:	601a      	str	r2, [r3, #0]
  *desc->tab = memp;
 801b7a2:	687b      	ldr	r3, [r7, #4]
 801b7a4:	689b      	ldr	r3, [r3, #8]
 801b7a6:	68fa      	ldr	r2, [r7, #12]
 801b7a8:	601a      	str	r2, [r3, #0]

#if MEMP_SANITY_CHECK
  LWIP_ASSERT("memp sanity", memp_sanity(desc));
#endif /* MEMP_SANITY_CHECK */

  SYS_ARCH_UNPROTECT(old_level);
 801b7aa:	68b8      	ldr	r0, [r7, #8]
 801b7ac:	f007 f8aa 	bl	8022904 <sys_arch_unprotect>
#endif /* !MEMP_MEM_MALLOC */
}
 801b7b0:	bf00      	nop
 801b7b2:	3710      	adds	r7, #16
 801b7b4:	46bd      	mov	sp, r7
 801b7b6:	bd80      	pop	{r7, pc}
 801b7b8:	08026168 	.word	0x08026168
 801b7bc:	08026218 	.word	0x08026218
 801b7c0:	080261bc 	.word	0x080261bc

0801b7c4 <memp_free>:
 * @param type the pool where to put mem
 * @param mem the memp element to free
 */
void
memp_free(memp_t type, void *mem)
{
 801b7c4:	b580      	push	{r7, lr}
 801b7c6:	b082      	sub	sp, #8
 801b7c8:	af00      	add	r7, sp, #0
 801b7ca:	4603      	mov	r3, r0
 801b7cc:	6039      	str	r1, [r7, #0]
 801b7ce:	71fb      	strb	r3, [r7, #7]
#ifdef LWIP_HOOK_MEMP_AVAILABLE
  struct memp *old_first;
#endif

  LWIP_ERROR("memp_free: type < MEMP_MAX", (type < MEMP_MAX), return;);
 801b7d0:	79fb      	ldrb	r3, [r7, #7]
 801b7d2:	2b0c      	cmp	r3, #12
 801b7d4:	d907      	bls.n	801b7e6 <memp_free+0x22>
 801b7d6:	4b0c      	ldr	r3, [pc, #48]	; (801b808 <memp_free+0x44>)
 801b7d8:	f240 12db 	movw	r2, #475	; 0x1db
 801b7dc:	490b      	ldr	r1, [pc, #44]	; (801b80c <memp_free+0x48>)
 801b7de:	480c      	ldr	r0, [pc, #48]	; (801b810 <memp_free+0x4c>)
 801b7e0:	f008 feaa 	bl	8024538 <iprintf>
 801b7e4:	e00c      	b.n	801b800 <memp_free+0x3c>

  if (mem == NULL) {
 801b7e6:	683b      	ldr	r3, [r7, #0]
 801b7e8:	2b00      	cmp	r3, #0
 801b7ea:	d008      	beq.n	801b7fe <memp_free+0x3a>

#ifdef LWIP_HOOK_MEMP_AVAILABLE
  old_first = *memp_pools[type]->tab;
#endif

  do_memp_free_pool(memp_pools[type], mem);
 801b7ec:	79fb      	ldrb	r3, [r7, #7]
 801b7ee:	4a09      	ldr	r2, [pc, #36]	; (801b814 <memp_free+0x50>)
 801b7f0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 801b7f4:	6839      	ldr	r1, [r7, #0]
 801b7f6:	4618      	mov	r0, r3
 801b7f8:	f7ff ffb8 	bl	801b76c <do_memp_free_pool>
 801b7fc:	e000      	b.n	801b800 <memp_free+0x3c>
    return;
 801b7fe:	bf00      	nop
#ifdef LWIP_HOOK_MEMP_AVAILABLE
  if (old_first == NULL) {
    LWIP_HOOK_MEMP_AVAILABLE(type);
  }
#endif
}
 801b800:	3708      	adds	r7, #8
 801b802:	46bd      	mov	sp, r7
 801b804:	bd80      	pop	{r7, pc}
 801b806:	bf00      	nop
 801b808:	08026168 	.word	0x08026168
 801b80c:	08026238 	.word	0x08026238
 801b810:	080261bc 	.word	0x080261bc
 801b814:	08029ba0 	.word	0x08029ba0

0801b818 <netif_init>:
}
#endif /* LWIP_HAVE_LOOPIF */

void
netif_init(void)
{
 801b818:	b480      	push	{r7}
 801b81a:	af00      	add	r7, sp, #0

  netif_set_link_up(&loop_netif);
  netif_set_up(&loop_netif);

#endif /* LWIP_HAVE_LOOPIF */
}
 801b81c:	bf00      	nop
 801b81e:	46bd      	mov	sp, r7
 801b820:	f85d 7b04 	ldr.w	r7, [sp], #4
 801b824:	4770      	bx	lr
	...

0801b828 <netif_add>:
netif_add(struct netif *netif,
#if LWIP_IPV4
          const ip4_addr_t *ipaddr, const ip4_addr_t *netmask, const ip4_addr_t *gw,
#endif /* LWIP_IPV4 */
          void *state, netif_init_fn init, netif_input_fn input)
{
 801b828:	b580      	push	{r7, lr}
 801b82a:	b084      	sub	sp, #16
 801b82c:	af00      	add	r7, sp, #0
 801b82e:	60f8      	str	r0, [r7, #12]
 801b830:	60b9      	str	r1, [r7, #8]
 801b832:	607a      	str	r2, [r7, #4]
 801b834:	603b      	str	r3, [r7, #0]
#if LWIP_IPV6
  s8_t i;
#endif

  LWIP_ASSERT("No init function given", init != NULL);
 801b836:	69fb      	ldr	r3, [r7, #28]
 801b838:	2b00      	cmp	r3, #0
 801b83a:	d105      	bne.n	801b848 <netif_add+0x20>
 801b83c:	4b1f      	ldr	r3, [pc, #124]	; (801b8bc <netif_add+0x94>)
 801b83e:	22fb      	movs	r2, #251	; 0xfb
 801b840:	491f      	ldr	r1, [pc, #124]	; (801b8c0 <netif_add+0x98>)
 801b842:	4820      	ldr	r0, [pc, #128]	; (801b8c4 <netif_add+0x9c>)
 801b844:	f008 fe78 	bl	8024538 <iprintf>

  /* reset new interface configuration state */
#if LWIP_IPV4
  ip_addr_set_zero_ip4(&netif->ip_addr);
 801b848:	68fb      	ldr	r3, [r7, #12]
 801b84a:	2200      	movs	r2, #0
 801b84c:	605a      	str	r2, [r3, #4]
  ip_addr_set_zero_ip4(&netif->netmask);
 801b84e:	68fb      	ldr	r3, [r7, #12]
 801b850:	2200      	movs	r2, #0
 801b852:	609a      	str	r2, [r3, #8]
  ip_addr_set_zero_ip4(&netif->gw);
 801b854:	68fb      	ldr	r3, [r7, #12]
 801b856:	2200      	movs	r2, #0
 801b858:	60da      	str	r2, [r3, #12]
    netif->ip6_addr_state[i] = IP6_ADDR_INVALID;
  }
  netif->output_ip6 = netif_null_output_ip6;
#endif /* LWIP_IPV6 */
  NETIF_SET_CHECKSUM_CTRL(netif, NETIF_CHECKSUM_ENABLE_ALL);
  netif->flags = 0;
 801b85a:	68fb      	ldr	r3, [r7, #12]
 801b85c:	2200      	movs	r2, #0
 801b85e:	f883 202b 	strb.w	r2, [r3, #43]	; 0x2b
#if LWIP_IPV6_AUTOCONFIG
  /* IPv6 address autoconfiguration not enabled by default */
  netif->ip6_autoconfig_enabled = 0;
#endif /* LWIP_IPV6_AUTOCONFIG */
#if LWIP_IPV6_SEND_ROUTER_SOLICIT
  netif->rs_count = LWIP_ND6_MAX_MULTICAST_SOLICIT;
 801b862:	68fb      	ldr	r3, [r7, #12]
 801b864:	2203      	movs	r2, #3
 801b866:	f883 2020 	strb.w	r2, [r3, #32]
  netif->loop_first = NULL;
  netif->loop_last = NULL;
#endif /* ENABLE_LOOPBACK */

  /* remember netif specific state information data */
  netif->state = state;
 801b86a:	68fb      	ldr	r3, [r7, #12]
 801b86c:	69ba      	ldr	r2, [r7, #24]
 801b86e:	61da      	str	r2, [r3, #28]
  netif->num = netif_num++;
 801b870:	4b15      	ldr	r3, [pc, #84]	; (801b8c8 <netif_add+0xa0>)
 801b872:	781b      	ldrb	r3, [r3, #0]
 801b874:	1c5a      	adds	r2, r3, #1
 801b876:	b2d1      	uxtb	r1, r2
 801b878:	4a13      	ldr	r2, [pc, #76]	; (801b8c8 <netif_add+0xa0>)
 801b87a:	7011      	strb	r1, [r2, #0]
 801b87c:	68fa      	ldr	r2, [r7, #12]
 801b87e:	f882 302e 	strb.w	r3, [r2, #46]	; 0x2e
  netif->input = input;
 801b882:	68fb      	ldr	r3, [r7, #12]
 801b884:	6a3a      	ldr	r2, [r7, #32]
 801b886:	611a      	str	r2, [r3, #16]
#if ENABLE_LOOPBACK && LWIP_LOOPBACK_MAX_PBUFS
  netif->loop_cnt_current = 0;
#endif /* ENABLE_LOOPBACK && LWIP_LOOPBACK_MAX_PBUFS */

#if LWIP_IPV4
  netif_set_addr(netif, ipaddr, netmask, gw);
 801b888:	683b      	ldr	r3, [r7, #0]
 801b88a:	687a      	ldr	r2, [r7, #4]
 801b88c:	68b9      	ldr	r1, [r7, #8]
 801b88e:	68f8      	ldr	r0, [r7, #12]
 801b890:	f000 f81e 	bl	801b8d0 <netif_set_addr>
#endif /* LWIP_IPV4 */

  /* call user specified initialization function for netif */
  if (init(netif) != ERR_OK) {
 801b894:	69fb      	ldr	r3, [r7, #28]
 801b896:	68f8      	ldr	r0, [r7, #12]
 801b898:	4798      	blx	r3
 801b89a:	4603      	mov	r3, r0
 801b89c:	2b00      	cmp	r3, #0
 801b89e:	d001      	beq.n	801b8a4 <netif_add+0x7c>
    return NULL;
 801b8a0:	2300      	movs	r3, #0
 801b8a2:	e007      	b.n	801b8b4 <netif_add+0x8c>
  }

  /* add this netif to the list */
  netif->next = netif_list;
 801b8a4:	4b09      	ldr	r3, [pc, #36]	; (801b8cc <netif_add+0xa4>)
 801b8a6:	681a      	ldr	r2, [r3, #0]
 801b8a8:	68fb      	ldr	r3, [r7, #12]
 801b8aa:	601a      	str	r2, [r3, #0]
  netif_list = netif;
 801b8ac:	4a07      	ldr	r2, [pc, #28]	; (801b8cc <netif_add+0xa4>)
 801b8ae:	68fb      	ldr	r3, [r7, #12]
 801b8b0:	6013      	str	r3, [r2, #0]
  ip4_addr_debug_print(NETIF_DEBUG, netmask);
  LWIP_DEBUGF(NETIF_DEBUG, (" gw "));
  ip4_addr_debug_print(NETIF_DEBUG, gw);
#endif /* LWIP_IPV4 */
  LWIP_DEBUGF(NETIF_DEBUG, ("\n"));
  return netif;
 801b8b2:	68fb      	ldr	r3, [r7, #12]
}
 801b8b4:	4618      	mov	r0, r3
 801b8b6:	3710      	adds	r7, #16
 801b8b8:	46bd      	mov	sp, r7
 801b8ba:	bd80      	pop	{r7, pc}
 801b8bc:	08026254 	.word	0x08026254
 801b8c0:	08026288 	.word	0x08026288
 801b8c4:	080262a0 	.word	0x080262a0
 801b8c8:	200040c0 	.word	0x200040c0
 801b8cc:	20008a90 	.word	0x20008a90

0801b8d0 <netif_set_addr>:
 * @param gw the new default gateway
 */
void
netif_set_addr(struct netif *netif, const ip4_addr_t *ipaddr, const ip4_addr_t *netmask,
    const ip4_addr_t *gw)
{
 801b8d0:	b580      	push	{r7, lr}
 801b8d2:	b084      	sub	sp, #16
 801b8d4:	af00      	add	r7, sp, #0
 801b8d6:	60f8      	str	r0, [r7, #12]
 801b8d8:	60b9      	str	r1, [r7, #8]
 801b8da:	607a      	str	r2, [r7, #4]
 801b8dc:	603b      	str	r3, [r7, #0]
  if (ip4_addr_isany(ipaddr)) {
 801b8de:	68bb      	ldr	r3, [r7, #8]
 801b8e0:	2b00      	cmp	r3, #0
 801b8e2:	d003      	beq.n	801b8ec <netif_set_addr+0x1c>
 801b8e4:	68bb      	ldr	r3, [r7, #8]
 801b8e6:	681b      	ldr	r3, [r3, #0]
 801b8e8:	2b00      	cmp	r3, #0
 801b8ea:	d10c      	bne.n	801b906 <netif_set_addr+0x36>
    /* when removing an address, we have to remove it *before* changing netmask/gw
       to ensure that tcp RST segment can be sent correctly */
    netif_set_ipaddr(netif, ipaddr);
 801b8ec:	68b9      	ldr	r1, [r7, #8]
 801b8ee:	68f8      	ldr	r0, [r7, #12]
 801b8f0:	f000 f81a 	bl	801b928 <netif_set_ipaddr>
    netif_set_netmask(netif, netmask);
 801b8f4:	6879      	ldr	r1, [r7, #4]
 801b8f6:	68f8      	ldr	r0, [r7, #12]
 801b8f8:	f000 f862 	bl	801b9c0 <netif_set_netmask>
    netif_set_gw(netif, gw);
 801b8fc:	6839      	ldr	r1, [r7, #0]
 801b8fe:	68f8      	ldr	r0, [r7, #12]
 801b900:	f000 f84a 	bl	801b998 <netif_set_gw>
 801b904:	e00b      	b.n	801b91e <netif_set_addr+0x4e>
  } else {
    netif_set_netmask(netif, netmask);
 801b906:	6879      	ldr	r1, [r7, #4]
 801b908:	68f8      	ldr	r0, [r7, #12]
 801b90a:	f000 f859 	bl	801b9c0 <netif_set_netmask>
    netif_set_gw(netif, gw);
 801b90e:	6839      	ldr	r1, [r7, #0]
 801b910:	68f8      	ldr	r0, [r7, #12]
 801b912:	f000 f841 	bl	801b998 <netif_set_gw>
    /* set ipaddr last to ensure netmask/gw have been set when status callback is called */
    netif_set_ipaddr(netif, ipaddr);
 801b916:	68b9      	ldr	r1, [r7, #8]
 801b918:	68f8      	ldr	r0, [r7, #12]
 801b91a:	f000 f805 	bl	801b928 <netif_set_ipaddr>
  }
}
 801b91e:	bf00      	nop
 801b920:	3710      	adds	r7, #16
 801b922:	46bd      	mov	sp, r7
 801b924:	bd80      	pop	{r7, pc}
	...

0801b928 <netif_set_ipaddr>:
 * @note call netif_set_addr() if you also want to change netmask and
 * default gateway
 */
void
netif_set_ipaddr(struct netif *netif, const ip4_addr_t *ipaddr)
{
 801b928:	b580      	push	{r7, lr}
 801b92a:	b084      	sub	sp, #16
 801b92c:	af00      	add	r7, sp, #0
 801b92e:	6078      	str	r0, [r7, #4]
 801b930:	6039      	str	r1, [r7, #0]
  ip_addr_t new_addr;
  *ip_2_ip4(&new_addr) = (ipaddr ? *ipaddr : *IP4_ADDR_ANY4);
 801b932:	683b      	ldr	r3, [r7, #0]
 801b934:	2b00      	cmp	r3, #0
 801b936:	d003      	beq.n	801b940 <netif_set_ipaddr+0x18>
 801b938:	683b      	ldr	r3, [r7, #0]
 801b93a:	681b      	ldr	r3, [r3, #0]
 801b93c:	60fb      	str	r3, [r7, #12]
 801b93e:	e002      	b.n	801b946 <netif_set_ipaddr+0x1e>
 801b940:	4b14      	ldr	r3, [pc, #80]	; (801b994 <netif_set_ipaddr+0x6c>)
 801b942:	681b      	ldr	r3, [r3, #0]
 801b944:	60fb      	str	r3, [r7, #12]
  IP_SET_TYPE_VAL(new_addr, IPADDR_TYPE_V4);

  /* address is actually being changed? */
  if (ip4_addr_cmp(ip_2_ip4(&new_addr), netif_ip4_addr(netif)) == 0) {
 801b946:	68fa      	ldr	r2, [r7, #12]
 801b948:	687b      	ldr	r3, [r7, #4]
 801b94a:	3304      	adds	r3, #4
 801b94c:	681b      	ldr	r3, [r3, #0]
 801b94e:	429a      	cmp	r2, r3
 801b950:	d01c      	beq.n	801b98c <netif_set_ipaddr+0x64>
    LWIP_DEBUGF(NETIF_DEBUG | LWIP_DBG_STATE, ("netif_set_ipaddr: netif address being changed\n"));
#if LWIP_TCP
    tcp_netif_ip_addr_changed(netif_ip_addr4(netif), &new_addr);
 801b952:	687b      	ldr	r3, [r7, #4]
 801b954:	3304      	adds	r3, #4
 801b956:	f107 020c 	add.w	r2, r7, #12
 801b95a:	4611      	mov	r1, r2
 801b95c:	4618      	mov	r0, r3
 801b95e:	f002 fb17 	bl	801df90 <tcp_netif_ip_addr_changed>
#endif /* LWIP_TCP */
#if LWIP_UDP
    udp_netif_ip_addr_changed(netif_ip_addr4(netif), &new_addr);
 801b962:	687b      	ldr	r3, [r7, #4]
 801b964:	3304      	adds	r3, #4
 801b966:	f107 020c 	add.w	r2, r7, #12
 801b96a:	4611      	mov	r1, r2
 801b96c:	4618      	mov	r0, r3
 801b96e:	f006 fce7 	bl	8022340 <udp_netif_ip_addr_changed>
#endif /* LWIP_RAW */

    mib2_remove_ip4(netif);
    mib2_remove_route_ip4(0, netif);
    /* set new IP address to netif */
    ip4_addr_set(ip_2_ip4(&netif->ip_addr), ipaddr);
 801b972:	683b      	ldr	r3, [r7, #0]
 801b974:	2b00      	cmp	r3, #0
 801b976:	d002      	beq.n	801b97e <netif_set_ipaddr+0x56>
 801b978:	683b      	ldr	r3, [r7, #0]
 801b97a:	681b      	ldr	r3, [r3, #0]
 801b97c:	e000      	b.n	801b980 <netif_set_ipaddr+0x58>
 801b97e:	2300      	movs	r3, #0
 801b980:	687a      	ldr	r2, [r7, #4]
 801b982:	6053      	str	r3, [r2, #4]
    IP_SET_TYPE_VAL(netif->ip_addr, IPADDR_TYPE_V4);
    mib2_add_ip4(netif);
    mib2_add_route_ip4(0, netif);

    netif_issue_reports(netif, NETIF_REPORT_TYPE_IPV4);
 801b984:	2101      	movs	r1, #1
 801b986:	6878      	ldr	r0, [r7, #4]
 801b988:	f000 f861 	bl	801ba4e <netif_issue_reports>
    netif->name[0], netif->name[1],
    ip4_addr1_16(netif_ip4_addr(netif)),
    ip4_addr2_16(netif_ip4_addr(netif)),
    ip4_addr3_16(netif_ip4_addr(netif)),
    ip4_addr4_16(netif_ip4_addr(netif))));
}
 801b98c:	bf00      	nop
 801b98e:	3710      	adds	r7, #16
 801b990:	46bd      	mov	sp, r7
 801b992:	bd80      	pop	{r7, pc}
 801b994:	08029b00 	.word	0x08029b00

0801b998 <netif_set_gw>:
 *
 * @note call netif_set_addr() if you also want to change ip address and netmask
 */
void
netif_set_gw(struct netif *netif, const ip4_addr_t *gw)
{
 801b998:	b480      	push	{r7}
 801b99a:	b083      	sub	sp, #12
 801b99c:	af00      	add	r7, sp, #0
 801b99e:	6078      	str	r0, [r7, #4]
 801b9a0:	6039      	str	r1, [r7, #0]
  ip4_addr_set(ip_2_ip4(&netif->gw), gw);
 801b9a2:	683b      	ldr	r3, [r7, #0]
 801b9a4:	2b00      	cmp	r3, #0
 801b9a6:	d002      	beq.n	801b9ae <netif_set_gw+0x16>
 801b9a8:	683b      	ldr	r3, [r7, #0]
 801b9aa:	681b      	ldr	r3, [r3, #0]
 801b9ac:	e000      	b.n	801b9b0 <netif_set_gw+0x18>
 801b9ae:	2300      	movs	r3, #0
 801b9b0:	687a      	ldr	r2, [r7, #4]
 801b9b2:	60d3      	str	r3, [r2, #12]
    netif->name[0], netif->name[1],
    ip4_addr1_16(netif_ip4_gw(netif)),
    ip4_addr2_16(netif_ip4_gw(netif)),
    ip4_addr3_16(netif_ip4_gw(netif)),
    ip4_addr4_16(netif_ip4_gw(netif))));
}
 801b9b4:	bf00      	nop
 801b9b6:	370c      	adds	r7, #12
 801b9b8:	46bd      	mov	sp, r7
 801b9ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 801b9be:	4770      	bx	lr

0801b9c0 <netif_set_netmask>:
 * @note call netif_set_addr() if you also want to change ip address and
 * default gateway
 */
void
netif_set_netmask(struct netif *netif, const ip4_addr_t *netmask)
{
 801b9c0:	b480      	push	{r7}
 801b9c2:	b083      	sub	sp, #12
 801b9c4:	af00      	add	r7, sp, #0
 801b9c6:	6078      	str	r0, [r7, #4]
 801b9c8:	6039      	str	r1, [r7, #0]
  mib2_remove_route_ip4(0, netif);
  /* set new netmask to netif */
  ip4_addr_set(ip_2_ip4(&netif->netmask), netmask);
 801b9ca:	683b      	ldr	r3, [r7, #0]
 801b9cc:	2b00      	cmp	r3, #0
 801b9ce:	d002      	beq.n	801b9d6 <netif_set_netmask+0x16>
 801b9d0:	683b      	ldr	r3, [r7, #0]
 801b9d2:	681b      	ldr	r3, [r3, #0]
 801b9d4:	e000      	b.n	801b9d8 <netif_set_netmask+0x18>
 801b9d6:	2300      	movs	r3, #0
 801b9d8:	687a      	ldr	r2, [r7, #4]
 801b9da:	6093      	str	r3, [r2, #8]
    netif->name[0], netif->name[1],
    ip4_addr1_16(netif_ip4_netmask(netif)),
    ip4_addr2_16(netif_ip4_netmask(netif)),
    ip4_addr3_16(netif_ip4_netmask(netif)),
    ip4_addr4_16(netif_ip4_netmask(netif))));
}
 801b9dc:	bf00      	nop
 801b9de:	370c      	adds	r7, #12
 801b9e0:	46bd      	mov	sp, r7
 801b9e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 801b9e6:	4770      	bx	lr

0801b9e8 <netif_set_default>:
 *
 * @param netif the default network interface
 */
void
netif_set_default(struct netif *netif)
{
 801b9e8:	b480      	push	{r7}
 801b9ea:	b083      	sub	sp, #12
 801b9ec:	af00      	add	r7, sp, #0
 801b9ee:	6078      	str	r0, [r7, #4]
    mib2_remove_route_ip4(1, netif);
  } else {
    /* install default route */
    mib2_add_route_ip4(1, netif);
  }
  netif_default = netif;
 801b9f0:	4a04      	ldr	r2, [pc, #16]	; (801ba04 <netif_set_default+0x1c>)
 801b9f2:	687b      	ldr	r3, [r7, #4]
 801b9f4:	6013      	str	r3, [r2, #0]
  LWIP_DEBUGF(NETIF_DEBUG, ("netif: setting default interface %c%c\n",
           netif ? netif->name[0] : '\'', netif ? netif->name[1] : '\''));
}
 801b9f6:	bf00      	nop
 801b9f8:	370c      	adds	r7, #12
 801b9fa:	46bd      	mov	sp, r7
 801b9fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 801ba00:	4770      	bx	lr
 801ba02:	bf00      	nop
 801ba04:	20008a94 	.word	0x20008a94

0801ba08 <netif_set_up>:
 * Bring an interface up, available for processing
 * traffic.
 */
void
netif_set_up(struct netif *netif)
{
 801ba08:	b580      	push	{r7, lr}
 801ba0a:	b082      	sub	sp, #8
 801ba0c:	af00      	add	r7, sp, #0
 801ba0e:	6078      	str	r0, [r7, #4]
  if (!(netif->flags & NETIF_FLAG_UP)) {
 801ba10:	687b      	ldr	r3, [r7, #4]
 801ba12:	f893 302b 	ldrb.w	r3, [r3, #43]	; 0x2b
 801ba16:	f003 0301 	and.w	r3, r3, #1
 801ba1a:	2b00      	cmp	r3, #0
 801ba1c:	d113      	bne.n	801ba46 <netif_set_up+0x3e>
    netif->flags |= NETIF_FLAG_UP;
 801ba1e:	687b      	ldr	r3, [r7, #4]
 801ba20:	f893 302b 	ldrb.w	r3, [r3, #43]	; 0x2b
 801ba24:	f043 0301 	orr.w	r3, r3, #1
 801ba28:	b2da      	uxtb	r2, r3
 801ba2a:	687b      	ldr	r3, [r7, #4]
 801ba2c:	f883 202b 	strb.w	r2, [r3, #43]	; 0x2b

    MIB2_COPY_SYSUPTIME_TO(&netif->ts);

    NETIF_STATUS_CALLBACK(netif);

    if (netif->flags & NETIF_FLAG_LINK_UP) {
 801ba30:	687b      	ldr	r3, [r7, #4]
 801ba32:	f893 302b 	ldrb.w	r3, [r3, #43]	; 0x2b
 801ba36:	f003 0304 	and.w	r3, r3, #4
 801ba3a:	2b00      	cmp	r3, #0
 801ba3c:	d003      	beq.n	801ba46 <netif_set_up+0x3e>
      netif_issue_reports(netif, NETIF_REPORT_TYPE_IPV4|NETIF_REPORT_TYPE_IPV6);
 801ba3e:	2103      	movs	r1, #3
 801ba40:	6878      	ldr	r0, [r7, #4]
 801ba42:	f000 f804 	bl	801ba4e <netif_issue_reports>
    }
  }
}
 801ba46:	bf00      	nop
 801ba48:	3708      	adds	r7, #8
 801ba4a:	46bd      	mov	sp, r7
 801ba4c:	bd80      	pop	{r7, pc}

0801ba4e <netif_issue_reports>:

/** Send ARP/IGMP/MLD/RS events, e.g. on link-up/netif-up or addr-change
 */
static void
netif_issue_reports(struct netif* netif, u8_t report_type)
{
 801ba4e:	b580      	push	{r7, lr}
 801ba50:	b082      	sub	sp, #8
 801ba52:	af00      	add	r7, sp, #0
 801ba54:	6078      	str	r0, [r7, #4]
 801ba56:	460b      	mov	r3, r1
 801ba58:	70fb      	strb	r3, [r7, #3]
#if LWIP_IPV4
  if ((report_type & NETIF_REPORT_TYPE_IPV4) &&
 801ba5a:	78fb      	ldrb	r3, [r7, #3]
 801ba5c:	f003 0301 	and.w	r3, r3, #1
 801ba60:	2b00      	cmp	r3, #0
 801ba62:	d011      	beq.n	801ba88 <netif_issue_reports+0x3a>
      !ip4_addr_isany_val(*netif_ip4_addr(netif))) {
 801ba64:	687b      	ldr	r3, [r7, #4]
 801ba66:	3304      	adds	r3, #4
 801ba68:	681b      	ldr	r3, [r3, #0]
  if ((report_type & NETIF_REPORT_TYPE_IPV4) &&
 801ba6a:	2b00      	cmp	r3, #0
 801ba6c:	d00c      	beq.n	801ba88 <netif_issue_reports+0x3a>
#if LWIP_ARP
    /* For Ethernet network interfaces, we would like to send a "gratuitous ARP" */
    if (netif->flags & (NETIF_FLAG_ETHARP)) {
 801ba6e:	687b      	ldr	r3, [r7, #4]
 801ba70:	f893 302b 	ldrb.w	r3, [r3, #43]	; 0x2b
 801ba74:	f003 0308 	and.w	r3, r3, #8
 801ba78:	2b00      	cmp	r3, #0
 801ba7a:	d005      	beq.n	801ba88 <netif_issue_reports+0x3a>
      etharp_gratuitous(netif);
 801ba7c:	687b      	ldr	r3, [r7, #4]
 801ba7e:	3304      	adds	r3, #4
 801ba80:	4619      	mov	r1, r3
 801ba82:	6878      	ldr	r0, [r7, #4]
 801ba84:	f7fd feaa 	bl	80197dc <etharp_request>
    /* Send Router Solicitation messages. */
    netif->rs_count = LWIP_ND6_MAX_MULTICAST_SOLICIT;
#endif /* LWIP_IPV6_SEND_ROUTER_SOLICIT */
  }
#endif /* LWIP_IPV6 */
}
 801ba88:	bf00      	nop
 801ba8a:	3708      	adds	r7, #8
 801ba8c:	46bd      	mov	sp, r7
 801ba8e:	bd80      	pop	{r7, pc}

0801ba90 <netif_set_down>:
 * @ingroup netif
 * Bring an interface down, disabling any traffic processing.
 */
void
netif_set_down(struct netif *netif)
{
 801ba90:	b580      	push	{r7, lr}
 801ba92:	b082      	sub	sp, #8
 801ba94:	af00      	add	r7, sp, #0
 801ba96:	6078      	str	r0, [r7, #4]
  if (netif->flags & NETIF_FLAG_UP) {
 801ba98:	687b      	ldr	r3, [r7, #4]
 801ba9a:	f893 302b 	ldrb.w	r3, [r3, #43]	; 0x2b
 801ba9e:	f003 0301 	and.w	r3, r3, #1
 801baa2:	2b00      	cmp	r3, #0
 801baa4:	d012      	beq.n	801bacc <netif_set_down+0x3c>
    netif->flags &= ~NETIF_FLAG_UP;
 801baa6:	687b      	ldr	r3, [r7, #4]
 801baa8:	f893 302b 	ldrb.w	r3, [r3, #43]	; 0x2b
 801baac:	f023 0301 	bic.w	r3, r3, #1
 801bab0:	b2da      	uxtb	r2, r3
 801bab2:	687b      	ldr	r3, [r7, #4]
 801bab4:	f883 202b 	strb.w	r2, [r3, #43]	; 0x2b
    MIB2_COPY_SYSUPTIME_TO(&netif->ts);

#if LWIP_IPV4 && LWIP_ARP
    if (netif->flags & NETIF_FLAG_ETHARP) {
 801bab8:	687b      	ldr	r3, [r7, #4]
 801baba:	f893 302b 	ldrb.w	r3, [r3, #43]	; 0x2b
 801babe:	f003 0308 	and.w	r3, r3, #8
 801bac2:	2b00      	cmp	r3, #0
 801bac4:	d002      	beq.n	801bacc <netif_set_down+0x3c>
      etharp_cleanup_netif(netif);
 801bac6:	6878      	ldr	r0, [r7, #4]
 801bac8:	f7fd fa4e 	bl	8018f68 <etharp_cleanup_netif>
    nd6_cleanup_netif(netif);
#endif /* LWIP_IPV6 */

    NETIF_STATUS_CALLBACK(netif);
  }
}
 801bacc:	bf00      	nop
 801bace:	3708      	adds	r7, #8
 801bad0:	46bd      	mov	sp, r7
 801bad2:	bd80      	pop	{r7, pc}

0801bad4 <pbuf_free_ooseq>:
#if !NO_SYS
static
#endif /* !NO_SYS */
void
pbuf_free_ooseq(void)
{
 801bad4:	b580      	push	{r7, lr}
 801bad6:	b082      	sub	sp, #8
 801bad8:	af00      	add	r7, sp, #0
  struct tcp_pcb* pcb;
  SYS_ARCH_SET(pbuf_free_ooseq_pending, 0);
 801bada:	f006 ff05 	bl	80228e8 <sys_arch_protect>
 801bade:	6038      	str	r0, [r7, #0]
 801bae0:	4b0f      	ldr	r3, [pc, #60]	; (801bb20 <pbuf_free_ooseq+0x4c>)
 801bae2:	2200      	movs	r2, #0
 801bae4:	701a      	strb	r2, [r3, #0]
 801bae6:	6838      	ldr	r0, [r7, #0]
 801bae8:	f006 ff0c 	bl	8022904 <sys_arch_unprotect>

  for (pcb = tcp_active_pcbs; NULL != pcb; pcb = pcb->next) {
 801baec:	4b0d      	ldr	r3, [pc, #52]	; (801bb24 <pbuf_free_ooseq+0x50>)
 801baee:	681b      	ldr	r3, [r3, #0]
 801baf0:	607b      	str	r3, [r7, #4]
 801baf2:	e00f      	b.n	801bb14 <pbuf_free_ooseq+0x40>
    if (NULL != pcb->ooseq) {
 801baf4:	687b      	ldr	r3, [r7, #4]
 801baf6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 801baf8:	2b00      	cmp	r3, #0
 801bafa:	d008      	beq.n	801bb0e <pbuf_free_ooseq+0x3a>
      /** Free the ooseq pbufs of one PCB only */
      LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_free_ooseq: freeing out-of-sequence pbufs\n"));
      tcp_segs_free(pcb->ooseq);
 801bafc:	687b      	ldr	r3, [r7, #4]
 801bafe:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 801bb00:	4618      	mov	r0, r3
 801bb02:	f001 fec0 	bl	801d886 <tcp_segs_free>
      pcb->ooseq = NULL;
 801bb06:	687b      	ldr	r3, [r7, #4]
 801bb08:	2200      	movs	r2, #0
 801bb0a:	671a      	str	r2, [r3, #112]	; 0x70
      return;
 801bb0c:	e005      	b.n	801bb1a <pbuf_free_ooseq+0x46>
  for (pcb = tcp_active_pcbs; NULL != pcb; pcb = pcb->next) {
 801bb0e:	687b      	ldr	r3, [r7, #4]
 801bb10:	68db      	ldr	r3, [r3, #12]
 801bb12:	607b      	str	r3, [r7, #4]
 801bb14:	687b      	ldr	r3, [r7, #4]
 801bb16:	2b00      	cmp	r3, #0
 801bb18:	d1ec      	bne.n	801baf4 <pbuf_free_ooseq+0x20>
    }
  }
}
 801bb1a:	3708      	adds	r7, #8
 801bb1c:	46bd      	mov	sp, r7
 801bb1e:	bd80      	pop	{r7, pc}
 801bb20:	20008a98 	.word	0x20008a98
 801bb24:	20008aa0 	.word	0x20008aa0

0801bb28 <pbuf_free_ooseq_callback>:
/**
 * Just a callback function for tcpip_callback() that calls pbuf_free_ooseq().
 */
static void
pbuf_free_ooseq_callback(void *arg)
{
 801bb28:	b580      	push	{r7, lr}
 801bb2a:	b082      	sub	sp, #8
 801bb2c:	af00      	add	r7, sp, #0
 801bb2e:	6078      	str	r0, [r7, #4]
  LWIP_UNUSED_ARG(arg);
  pbuf_free_ooseq();
 801bb30:	f7ff ffd0 	bl	801bad4 <pbuf_free_ooseq>
}
 801bb34:	bf00      	nop
 801bb36:	3708      	adds	r7, #8
 801bb38:	46bd      	mov	sp, r7
 801bb3a:	bd80      	pop	{r7, pc}

0801bb3c <pbuf_pool_is_empty>:
#endif /* !NO_SYS */

/** Queue a call to pbuf_free_ooseq if not already queued. */
static void
pbuf_pool_is_empty(void)
{
 801bb3c:	b580      	push	{r7, lr}
 801bb3e:	b082      	sub	sp, #8
 801bb40:	af00      	add	r7, sp, #0
#ifndef PBUF_POOL_FREE_OOSEQ_QUEUE_CALL
  SYS_ARCH_SET(pbuf_free_ooseq_pending, 1);
#else /* PBUF_POOL_FREE_OOSEQ_QUEUE_CALL */
  u8_t queued;
  SYS_ARCH_DECL_PROTECT(old_level);
  SYS_ARCH_PROTECT(old_level);
 801bb42:	f006 fed1 	bl	80228e8 <sys_arch_protect>
 801bb46:	6078      	str	r0, [r7, #4]
  queued = pbuf_free_ooseq_pending;
 801bb48:	4b10      	ldr	r3, [pc, #64]	; (801bb8c <pbuf_pool_is_empty+0x50>)
 801bb4a:	781b      	ldrb	r3, [r3, #0]
 801bb4c:	70fb      	strb	r3, [r7, #3]
  pbuf_free_ooseq_pending = 1;
 801bb4e:	4b0f      	ldr	r3, [pc, #60]	; (801bb8c <pbuf_pool_is_empty+0x50>)
 801bb50:	2201      	movs	r2, #1
 801bb52:	701a      	strb	r2, [r3, #0]
  SYS_ARCH_UNPROTECT(old_level);
 801bb54:	6878      	ldr	r0, [r7, #4]
 801bb56:	f006 fed5 	bl	8022904 <sys_arch_unprotect>

  if (!queued) {
 801bb5a:	78fb      	ldrb	r3, [r7, #3]
 801bb5c:	2b00      	cmp	r3, #0
 801bb5e:	d110      	bne.n	801bb82 <pbuf_pool_is_empty+0x46>
    /* queue a call to pbuf_free_ooseq if not already queued */
    PBUF_POOL_FREE_OOSEQ_QUEUE_CALL();
 801bb60:	2200      	movs	r2, #0
 801bb62:	2100      	movs	r1, #0
 801bb64:	480a      	ldr	r0, [pc, #40]	; (801bb90 <pbuf_pool_is_empty+0x54>)
 801bb66:	f7fc fe05 	bl	8018774 <tcpip_callback_with_block>
 801bb6a:	4603      	mov	r3, r0
 801bb6c:	2b00      	cmp	r3, #0
 801bb6e:	d008      	beq.n	801bb82 <pbuf_pool_is_empty+0x46>
 801bb70:	f006 feba 	bl	80228e8 <sys_arch_protect>
 801bb74:	6078      	str	r0, [r7, #4]
 801bb76:	4b05      	ldr	r3, [pc, #20]	; (801bb8c <pbuf_pool_is_empty+0x50>)
 801bb78:	2200      	movs	r2, #0
 801bb7a:	701a      	strb	r2, [r3, #0]
 801bb7c:	6878      	ldr	r0, [r7, #4]
 801bb7e:	f006 fec1 	bl	8022904 <sys_arch_unprotect>
  }
#endif /* PBUF_POOL_FREE_OOSEQ_QUEUE_CALL */
}
 801bb82:	bf00      	nop
 801bb84:	3708      	adds	r7, #8
 801bb86:	46bd      	mov	sp, r7
 801bb88:	bd80      	pop	{r7, pc}
 801bb8a:	bf00      	nop
 801bb8c:	20008a98 	.word	0x20008a98
 801bb90:	0801bb29 	.word	0x0801bb29

0801bb94 <pbuf_alloc>:
 * @return the allocated pbuf. If multiple pbufs where allocated, this
 * is the first pbuf of a pbuf chain.
 */
struct pbuf *
pbuf_alloc(pbuf_layer layer, u16_t length, pbuf_type type)
{
 801bb94:	b580      	push	{r7, lr}
 801bb96:	b088      	sub	sp, #32
 801bb98:	af00      	add	r7, sp, #0
 801bb9a:	4603      	mov	r3, r0
 801bb9c:	71fb      	strb	r3, [r7, #7]
 801bb9e:	460b      	mov	r3, r1
 801bba0:	80bb      	strh	r3, [r7, #4]
 801bba2:	4613      	mov	r3, r2
 801bba4:	71bb      	strb	r3, [r7, #6]
  u16_t offset;
  s32_t rem_len; /* remaining length */
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_alloc(length=%"U16_F")\n", length));

  /* determine header offset */
  switch (layer) {
 801bba6:	79fb      	ldrb	r3, [r7, #7]
 801bba8:	2b04      	cmp	r3, #4
 801bbaa:	d81c      	bhi.n	801bbe6 <pbuf_alloc+0x52>
 801bbac:	a201      	add	r2, pc, #4	; (adr r2, 801bbb4 <pbuf_alloc+0x20>)
 801bbae:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801bbb2:	bf00      	nop
 801bbb4:	0801bbc9 	.word	0x0801bbc9
 801bbb8:	0801bbcf 	.word	0x0801bbcf
 801bbbc:	0801bbd5 	.word	0x0801bbd5
 801bbc0:	0801bbdb 	.word	0x0801bbdb
 801bbc4:	0801bbe1 	.word	0x0801bbe1
  case PBUF_TRANSPORT:
    /* add room for transport (often TCP) layer header */
    offset = PBUF_LINK_ENCAPSULATION_HLEN + PBUF_LINK_HLEN + PBUF_IP_HLEN + PBUF_TRANSPORT_HLEN;
 801bbc8:	2336      	movs	r3, #54	; 0x36
 801bbca:	82fb      	strh	r3, [r7, #22]
    break;
 801bbcc:	e014      	b.n	801bbf8 <pbuf_alloc+0x64>
  case PBUF_IP:
    /* add room for IP layer header */
    offset = PBUF_LINK_ENCAPSULATION_HLEN + PBUF_LINK_HLEN + PBUF_IP_HLEN;
 801bbce:	2322      	movs	r3, #34	; 0x22
 801bbd0:	82fb      	strh	r3, [r7, #22]
    break;
 801bbd2:	e011      	b.n	801bbf8 <pbuf_alloc+0x64>
  case PBUF_LINK:
    /* add room for link layer header */
    offset = PBUF_LINK_ENCAPSULATION_HLEN + PBUF_LINK_HLEN;
 801bbd4:	230e      	movs	r3, #14
 801bbd6:	82fb      	strh	r3, [r7, #22]
    break;
 801bbd8:	e00e      	b.n	801bbf8 <pbuf_alloc+0x64>
  case PBUF_RAW_TX:
    /* add room for encapsulating link layer headers (e.g. 802.11) */
    offset = PBUF_LINK_ENCAPSULATION_HLEN;
 801bbda:	2300      	movs	r3, #0
 801bbdc:	82fb      	strh	r3, [r7, #22]
    break;
 801bbde:	e00b      	b.n	801bbf8 <pbuf_alloc+0x64>
  case PBUF_RAW:
    /* no offset (e.g. RX buffers or chain successors) */
    offset = 0;
 801bbe0:	2300      	movs	r3, #0
 801bbe2:	82fb      	strh	r3, [r7, #22]
    break;
 801bbe4:	e008      	b.n	801bbf8 <pbuf_alloc+0x64>
  default:
    LWIP_ASSERT("pbuf_alloc: bad pbuf layer", 0);
 801bbe6:	4ba5      	ldr	r3, [pc, #660]	; (801be7c <pbuf_alloc+0x2e8>)
 801bbe8:	f44f 728b 	mov.w	r2, #278	; 0x116
 801bbec:	49a4      	ldr	r1, [pc, #656]	; (801be80 <pbuf_alloc+0x2ec>)
 801bbee:	48a5      	ldr	r0, [pc, #660]	; (801be84 <pbuf_alloc+0x2f0>)
 801bbf0:	f008 fca2 	bl	8024538 <iprintf>
    return NULL;
 801bbf4:	2300      	movs	r3, #0
 801bbf6:	e15d      	b.n	801beb4 <pbuf_alloc+0x320>
  }

  switch (type) {
 801bbf8:	79bb      	ldrb	r3, [r7, #6]
 801bbfa:	2b03      	cmp	r3, #3
 801bbfc:	f200 8134 	bhi.w	801be68 <pbuf_alloc+0x2d4>
 801bc00:	a201      	add	r2, pc, #4	; (adr r2, 801bc08 <pbuf_alloc+0x74>)
 801bc02:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801bc06:	bf00      	nop
 801bc08:	0801bda9 	.word	0x0801bda9
 801bc0c:	0801be35 	.word	0x0801be35
 801bc10:	0801be35 	.word	0x0801be35
 801bc14:	0801bc19 	.word	0x0801bc19
  case PBUF_POOL:
    /* allocate head of pbuf chain into p */
    p = (struct pbuf *)memp_malloc(MEMP_PBUF_POOL);
 801bc18:	200c      	movs	r0, #12
 801bc1a:	f7ff fd81 	bl	801b720 <memp_malloc>
 801bc1e:	61f8      	str	r0, [r7, #28]
    LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_alloc: allocated pbuf %p\n", (void *)p));
    if (p == NULL) {
 801bc20:	69fb      	ldr	r3, [r7, #28]
 801bc22:	2b00      	cmp	r3, #0
 801bc24:	d103      	bne.n	801bc2e <pbuf_alloc+0x9a>
      PBUF_POOL_IS_EMPTY();
 801bc26:	f7ff ff89 	bl	801bb3c <pbuf_pool_is_empty>
      return NULL;
 801bc2a:	2300      	movs	r3, #0
 801bc2c:	e142      	b.n	801beb4 <pbuf_alloc+0x320>
    }
    p->type = type;
 801bc2e:	69fb      	ldr	r3, [r7, #28]
 801bc30:	79ba      	ldrb	r2, [r7, #6]
 801bc32:	731a      	strb	r2, [r3, #12]
    p->next = NULL;
 801bc34:	69fb      	ldr	r3, [r7, #28]
 801bc36:	2200      	movs	r2, #0
 801bc38:	601a      	str	r2, [r3, #0]

    /* make the payload pointer point 'offset' bytes into pbuf data memory */
    p->payload = LWIP_MEM_ALIGN((void *)((u8_t *)p + (SIZEOF_STRUCT_PBUF + offset)));
 801bc3a:	8afb      	ldrh	r3, [r7, #22]
 801bc3c:	3310      	adds	r3, #16
 801bc3e:	69fa      	ldr	r2, [r7, #28]
 801bc40:	4413      	add	r3, r2
 801bc42:	3303      	adds	r3, #3
 801bc44:	f023 0303 	bic.w	r3, r3, #3
 801bc48:	461a      	mov	r2, r3
 801bc4a:	69fb      	ldr	r3, [r7, #28]
 801bc4c:	605a      	str	r2, [r3, #4]
    LWIP_ASSERT("pbuf_alloc: pbuf p->payload properly aligned",
 801bc4e:	69fb      	ldr	r3, [r7, #28]
 801bc50:	685b      	ldr	r3, [r3, #4]
 801bc52:	f003 0303 	and.w	r3, r3, #3
 801bc56:	2b00      	cmp	r3, #0
 801bc58:	d006      	beq.n	801bc68 <pbuf_alloc+0xd4>
 801bc5a:	4b88      	ldr	r3, [pc, #544]	; (801be7c <pbuf_alloc+0x2e8>)
 801bc5c:	f240 1229 	movw	r2, #297	; 0x129
 801bc60:	4989      	ldr	r1, [pc, #548]	; (801be88 <pbuf_alloc+0x2f4>)
 801bc62:	4888      	ldr	r0, [pc, #544]	; (801be84 <pbuf_alloc+0x2f0>)
 801bc64:	f008 fc68 	bl	8024538 <iprintf>
            ((mem_ptr_t)p->payload % MEM_ALIGNMENT) == 0);
    /* the total length of the pbuf chain is the requested size */
    p->tot_len = length;
 801bc68:	69fb      	ldr	r3, [r7, #28]
 801bc6a:	88ba      	ldrh	r2, [r7, #4]
 801bc6c:	811a      	strh	r2, [r3, #8]
    /* set the length of the first pbuf in the chain */
    p->len = LWIP_MIN(length, PBUF_POOL_BUFSIZE_ALIGNED - LWIP_MEM_ALIGN_SIZE(offset));
 801bc6e:	8afb      	ldrh	r3, [r7, #22]
 801bc70:	3303      	adds	r3, #3
 801bc72:	f023 0303 	bic.w	r3, r3, #3
 801bc76:	f5c3 7242 	rsb	r2, r3, #776	; 0x308
 801bc7a:	88bb      	ldrh	r3, [r7, #4]
 801bc7c:	4293      	cmp	r3, r2
 801bc7e:	bf28      	it	cs
 801bc80:	4613      	movcs	r3, r2
 801bc82:	b29a      	uxth	r2, r3
 801bc84:	69fb      	ldr	r3, [r7, #28]
 801bc86:	815a      	strh	r2, [r3, #10]
    LWIP_ASSERT("check p->payload + p->len does not overflow pbuf",
 801bc88:	69fb      	ldr	r3, [r7, #28]
 801bc8a:	685b      	ldr	r3, [r3, #4]
 801bc8c:	69fa      	ldr	r2, [r7, #28]
 801bc8e:	8952      	ldrh	r2, [r2, #10]
 801bc90:	441a      	add	r2, r3
 801bc92:	69fb      	ldr	r3, [r7, #28]
 801bc94:	f503 7346 	add.w	r3, r3, #792	; 0x318
 801bc98:	429a      	cmp	r2, r3
 801bc9a:	d906      	bls.n	801bcaa <pbuf_alloc+0x116>
 801bc9c:	4b77      	ldr	r3, [pc, #476]	; (801be7c <pbuf_alloc+0x2e8>)
 801bc9e:	f44f 7298 	mov.w	r2, #304	; 0x130
 801bca2:	497a      	ldr	r1, [pc, #488]	; (801be8c <pbuf_alloc+0x2f8>)
 801bca4:	4877      	ldr	r0, [pc, #476]	; (801be84 <pbuf_alloc+0x2f0>)
 801bca6:	f008 fc47 	bl	8024538 <iprintf>
                ((u8_t*)p->payload + p->len <=
                 (u8_t*)p + SIZEOF_STRUCT_PBUF + PBUF_POOL_BUFSIZE_ALIGNED));
    LWIP_ASSERT("PBUF_POOL_BUFSIZE must be bigger than MEM_ALIGNMENT",
 801bcaa:	8afb      	ldrh	r3, [r7, #22]
 801bcac:	3303      	adds	r3, #3
 801bcae:	f023 0303 	bic.w	r3, r3, #3
 801bcb2:	f5b3 7f42 	cmp.w	r3, #776	; 0x308
 801bcb6:	d106      	bne.n	801bcc6 <pbuf_alloc+0x132>
 801bcb8:	4b70      	ldr	r3, [pc, #448]	; (801be7c <pbuf_alloc+0x2e8>)
 801bcba:	f44f 7299 	mov.w	r2, #306	; 0x132
 801bcbe:	4974      	ldr	r1, [pc, #464]	; (801be90 <pbuf_alloc+0x2fc>)
 801bcc0:	4870      	ldr	r0, [pc, #448]	; (801be84 <pbuf_alloc+0x2f0>)
 801bcc2:	f008 fc39 	bl	8024538 <iprintf>
      (PBUF_POOL_BUFSIZE_ALIGNED - LWIP_MEM_ALIGN_SIZE(offset)) > 0 );
    /* set reference count (needed here in case we fail) */
    p->ref = 1;
 801bcc6:	69fb      	ldr	r3, [r7, #28]
 801bcc8:	2201      	movs	r2, #1
 801bcca:	81da      	strh	r2, [r3, #14]

    /* now allocate the tail of the pbuf chain */

    /* remember first pbuf for linkage in next iteration */
    r = p;
 801bccc:	69fb      	ldr	r3, [r7, #28]
 801bcce:	61bb      	str	r3, [r7, #24]
    /* remaining length to be allocated */
    rem_len = length - p->len;
 801bcd0:	88bb      	ldrh	r3, [r7, #4]
 801bcd2:	69fa      	ldr	r2, [r7, #28]
 801bcd4:	8952      	ldrh	r2, [r2, #10]
 801bcd6:	1a9b      	subs	r3, r3, r2
 801bcd8:	613b      	str	r3, [r7, #16]
    /* any remaining pbufs to be allocated? */
    while (rem_len > 0) {
 801bcda:	e061      	b.n	801bda0 <pbuf_alloc+0x20c>
      q = (struct pbuf *)memp_malloc(MEMP_PBUF_POOL);
 801bcdc:	200c      	movs	r0, #12
 801bcde:	f7ff fd1f 	bl	801b720 <memp_malloc>
 801bce2:	60f8      	str	r0, [r7, #12]
      if (q == NULL) {
 801bce4:	68fb      	ldr	r3, [r7, #12]
 801bce6:	2b00      	cmp	r3, #0
 801bce8:	d106      	bne.n	801bcf8 <pbuf_alloc+0x164>
        PBUF_POOL_IS_EMPTY();
 801bcea:	f7ff ff27 	bl	801bb3c <pbuf_pool_is_empty>
        /* free chain so far allocated */
        pbuf_free(p);
 801bcee:	69f8      	ldr	r0, [r7, #28]
 801bcf0:	f000 fac2 	bl	801c278 <pbuf_free>
        /* bail out unsuccessfully */
        return NULL;
 801bcf4:	2300      	movs	r3, #0
 801bcf6:	e0dd      	b.n	801beb4 <pbuf_alloc+0x320>
      }
      q->type = type;
 801bcf8:	68fb      	ldr	r3, [r7, #12]
 801bcfa:	79ba      	ldrb	r2, [r7, #6]
 801bcfc:	731a      	strb	r2, [r3, #12]
      q->flags = 0;
 801bcfe:	68fb      	ldr	r3, [r7, #12]
 801bd00:	2200      	movs	r2, #0
 801bd02:	735a      	strb	r2, [r3, #13]
      q->next = NULL;
 801bd04:	68fb      	ldr	r3, [r7, #12]
 801bd06:	2200      	movs	r2, #0
 801bd08:	601a      	str	r2, [r3, #0]
      /* make previous pbuf point to this pbuf */
      r->next = q;
 801bd0a:	69bb      	ldr	r3, [r7, #24]
 801bd0c:	68fa      	ldr	r2, [r7, #12]
 801bd0e:	601a      	str	r2, [r3, #0]
      /* set total length of this pbuf and next in chain */
      LWIP_ASSERT("rem_len < max_u16_t", rem_len < 0xffff);
 801bd10:	693b      	ldr	r3, [r7, #16]
 801bd12:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 801bd16:	4293      	cmp	r3, r2
 801bd18:	dd06      	ble.n	801bd28 <pbuf_alloc+0x194>
 801bd1a:	4b58      	ldr	r3, [pc, #352]	; (801be7c <pbuf_alloc+0x2e8>)
 801bd1c:	f44f 72a6 	mov.w	r2, #332	; 0x14c
 801bd20:	495c      	ldr	r1, [pc, #368]	; (801be94 <pbuf_alloc+0x300>)
 801bd22:	4858      	ldr	r0, [pc, #352]	; (801be84 <pbuf_alloc+0x2f0>)
 801bd24:	f008 fc08 	bl	8024538 <iprintf>
      q->tot_len = (u16_t)rem_len;
 801bd28:	693b      	ldr	r3, [r7, #16]
 801bd2a:	b29a      	uxth	r2, r3
 801bd2c:	68fb      	ldr	r3, [r7, #12]
 801bd2e:	811a      	strh	r2, [r3, #8]
      /* this pbuf length is pool size, unless smaller sized tail */
      q->len = LWIP_MIN((u16_t)rem_len, PBUF_POOL_BUFSIZE_ALIGNED);
 801bd30:	693b      	ldr	r3, [r7, #16]
 801bd32:	b29b      	uxth	r3, r3
 801bd34:	f5b3 7f42 	cmp.w	r3, #776	; 0x308
 801bd38:	bf28      	it	cs
 801bd3a:	f44f 7342 	movcs.w	r3, #776	; 0x308
 801bd3e:	b29a      	uxth	r2, r3
 801bd40:	68fb      	ldr	r3, [r7, #12]
 801bd42:	815a      	strh	r2, [r3, #10]
      q->payload = (void *)((u8_t *)q + SIZEOF_STRUCT_PBUF);
 801bd44:	68fb      	ldr	r3, [r7, #12]
 801bd46:	f103 0210 	add.w	r2, r3, #16
 801bd4a:	68fb      	ldr	r3, [r7, #12]
 801bd4c:	605a      	str	r2, [r3, #4]
      LWIP_ASSERT("pbuf_alloc: pbuf q->payload properly aligned",
 801bd4e:	68fb      	ldr	r3, [r7, #12]
 801bd50:	685b      	ldr	r3, [r3, #4]
 801bd52:	f003 0303 	and.w	r3, r3, #3
 801bd56:	2b00      	cmp	r3, #0
 801bd58:	d006      	beq.n	801bd68 <pbuf_alloc+0x1d4>
 801bd5a:	4b48      	ldr	r3, [pc, #288]	; (801be7c <pbuf_alloc+0x2e8>)
 801bd5c:	f44f 72a9 	mov.w	r2, #338	; 0x152
 801bd60:	494d      	ldr	r1, [pc, #308]	; (801be98 <pbuf_alloc+0x304>)
 801bd62:	4848      	ldr	r0, [pc, #288]	; (801be84 <pbuf_alloc+0x2f0>)
 801bd64:	f008 fbe8 	bl	8024538 <iprintf>
              ((mem_ptr_t)q->payload % MEM_ALIGNMENT) == 0);
      LWIP_ASSERT("check p->payload + p->len does not overflow pbuf",
 801bd68:	69fb      	ldr	r3, [r7, #28]
 801bd6a:	685b      	ldr	r3, [r3, #4]
 801bd6c:	69fa      	ldr	r2, [r7, #28]
 801bd6e:	8952      	ldrh	r2, [r2, #10]
 801bd70:	441a      	add	r2, r3
 801bd72:	69fb      	ldr	r3, [r7, #28]
 801bd74:	f503 7346 	add.w	r3, r3, #792	; 0x318
 801bd78:	429a      	cmp	r2, r3
 801bd7a:	d906      	bls.n	801bd8a <pbuf_alloc+0x1f6>
 801bd7c:	4b3f      	ldr	r3, [pc, #252]	; (801be7c <pbuf_alloc+0x2e8>)
 801bd7e:	f240 1255 	movw	r2, #341	; 0x155
 801bd82:	4942      	ldr	r1, [pc, #264]	; (801be8c <pbuf_alloc+0x2f8>)
 801bd84:	483f      	ldr	r0, [pc, #252]	; (801be84 <pbuf_alloc+0x2f0>)
 801bd86:	f008 fbd7 	bl	8024538 <iprintf>
                  ((u8_t*)p->payload + p->len <=
                   (u8_t*)p + SIZEOF_STRUCT_PBUF + PBUF_POOL_BUFSIZE_ALIGNED));
      q->ref = 1;
 801bd8a:	68fb      	ldr	r3, [r7, #12]
 801bd8c:	2201      	movs	r2, #1
 801bd8e:	81da      	strh	r2, [r3, #14]
      /* calculate remaining length to be allocated */
      rem_len -= q->len;
 801bd90:	68fb      	ldr	r3, [r7, #12]
 801bd92:	895b      	ldrh	r3, [r3, #10]
 801bd94:	461a      	mov	r2, r3
 801bd96:	693b      	ldr	r3, [r7, #16]
 801bd98:	1a9b      	subs	r3, r3, r2
 801bd9a:	613b      	str	r3, [r7, #16]
      /* remember this pbuf for linkage in next iteration */
      r = q;
 801bd9c:	68fb      	ldr	r3, [r7, #12]
 801bd9e:	61bb      	str	r3, [r7, #24]
    while (rem_len > 0) {
 801bda0:	693b      	ldr	r3, [r7, #16]
 801bda2:	2b00      	cmp	r3, #0
 801bda4:	dc9a      	bgt.n	801bcdc <pbuf_alloc+0x148>
    }
    /* end of chain */
    /*r->next = NULL;*/

    break;
 801bda6:	e07e      	b.n	801bea6 <pbuf_alloc+0x312>
  case PBUF_RAM:
    {
      mem_size_t alloc_len = LWIP_MEM_ALIGN_SIZE(SIZEOF_STRUCT_PBUF + offset) + LWIP_MEM_ALIGN_SIZE(length);
 801bda8:	8afb      	ldrh	r3, [r7, #22]
 801bdaa:	3313      	adds	r3, #19
 801bdac:	b29b      	uxth	r3, r3
 801bdae:	f023 0303 	bic.w	r3, r3, #3
 801bdb2:	b29a      	uxth	r2, r3
 801bdb4:	88bb      	ldrh	r3, [r7, #4]
 801bdb6:	3303      	adds	r3, #3
 801bdb8:	b29b      	uxth	r3, r3
 801bdba:	f023 0303 	bic.w	r3, r3, #3
 801bdbe:	b29b      	uxth	r3, r3
 801bdc0:	4413      	add	r3, r2
 801bdc2:	817b      	strh	r3, [r7, #10]
      
      /* bug #50040: Check for integer overflow when calculating alloc_len */
      if (alloc_len < LWIP_MEM_ALIGN_SIZE(length)) {
 801bdc4:	897a      	ldrh	r2, [r7, #10]
 801bdc6:	88bb      	ldrh	r3, [r7, #4]
 801bdc8:	3303      	adds	r3, #3
 801bdca:	f023 0303 	bic.w	r3, r3, #3
 801bdce:	429a      	cmp	r2, r3
 801bdd0:	d201      	bcs.n	801bdd6 <pbuf_alloc+0x242>
        return NULL;
 801bdd2:	2300      	movs	r3, #0
 801bdd4:	e06e      	b.n	801beb4 <pbuf_alloc+0x320>
      }
    
      /* If pbuf is to be allocated in RAM, allocate memory for it. */
      p = (struct pbuf*)mem_malloc(alloc_len);
 801bdd6:	897b      	ldrh	r3, [r7, #10]
 801bdd8:	4618      	mov	r0, r3
 801bdda:	f7ff fb31 	bl	801b440 <mem_malloc>
 801bdde:	61f8      	str	r0, [r7, #28]
    }

    if (p == NULL) {
 801bde0:	69fb      	ldr	r3, [r7, #28]
 801bde2:	2b00      	cmp	r3, #0
 801bde4:	d101      	bne.n	801bdea <pbuf_alloc+0x256>
      return NULL;
 801bde6:	2300      	movs	r3, #0
 801bde8:	e064      	b.n	801beb4 <pbuf_alloc+0x320>
    }
    /* Set up internal structure of the pbuf. */
    p->payload = LWIP_MEM_ALIGN((void *)((u8_t *)p + SIZEOF_STRUCT_PBUF + offset));
 801bdea:	8afb      	ldrh	r3, [r7, #22]
 801bdec:	3310      	adds	r3, #16
 801bdee:	69fa      	ldr	r2, [r7, #28]
 801bdf0:	4413      	add	r3, r2
 801bdf2:	3303      	adds	r3, #3
 801bdf4:	f023 0303 	bic.w	r3, r3, #3
 801bdf8:	461a      	mov	r2, r3
 801bdfa:	69fb      	ldr	r3, [r7, #28]
 801bdfc:	605a      	str	r2, [r3, #4]
    p->len = p->tot_len = length;
 801bdfe:	69fb      	ldr	r3, [r7, #28]
 801be00:	88ba      	ldrh	r2, [r7, #4]
 801be02:	811a      	strh	r2, [r3, #8]
 801be04:	69fb      	ldr	r3, [r7, #28]
 801be06:	891a      	ldrh	r2, [r3, #8]
 801be08:	69fb      	ldr	r3, [r7, #28]
 801be0a:	815a      	strh	r2, [r3, #10]
    p->next = NULL;
 801be0c:	69fb      	ldr	r3, [r7, #28]
 801be0e:	2200      	movs	r2, #0
 801be10:	601a      	str	r2, [r3, #0]
    p->type = type;
 801be12:	69fb      	ldr	r3, [r7, #28]
 801be14:	79ba      	ldrb	r2, [r7, #6]
 801be16:	731a      	strb	r2, [r3, #12]

    LWIP_ASSERT("pbuf_alloc: pbuf->payload properly aligned",
 801be18:	69fb      	ldr	r3, [r7, #28]
 801be1a:	685b      	ldr	r3, [r3, #4]
 801be1c:	f003 0303 	and.w	r3, r3, #3
 801be20:	2b00      	cmp	r3, #0
 801be22:	d03f      	beq.n	801bea4 <pbuf_alloc+0x310>
 801be24:	4b15      	ldr	r3, [pc, #84]	; (801be7c <pbuf_alloc+0x2e8>)
 801be26:	f240 1277 	movw	r2, #375	; 0x177
 801be2a:	491c      	ldr	r1, [pc, #112]	; (801be9c <pbuf_alloc+0x308>)
 801be2c:	4815      	ldr	r0, [pc, #84]	; (801be84 <pbuf_alloc+0x2f0>)
 801be2e:	f008 fb83 	bl	8024538 <iprintf>
           ((mem_ptr_t)p->payload % MEM_ALIGNMENT) == 0);
    break;
 801be32:	e037      	b.n	801bea4 <pbuf_alloc+0x310>
  /* pbuf references existing (non-volatile static constant) ROM payload? */
  case PBUF_ROM:
  /* pbuf references existing (externally allocated) RAM payload? */
  case PBUF_REF:
    /* only allocate memory for the pbuf structure */
    p = (struct pbuf *)memp_malloc(MEMP_PBUF);
 801be34:	200b      	movs	r0, #11
 801be36:	f7ff fc73 	bl	801b720 <memp_malloc>
 801be3a:	61f8      	str	r0, [r7, #28]
    if (p == NULL) {
 801be3c:	69fb      	ldr	r3, [r7, #28]
 801be3e:	2b00      	cmp	r3, #0
 801be40:	d101      	bne.n	801be46 <pbuf_alloc+0x2b2>
      LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_LEVEL_SERIOUS,
                  ("pbuf_alloc: Could not allocate MEMP_PBUF for PBUF_%s.\n",
                  (type == PBUF_ROM) ? "ROM" : "REF"));
      return NULL;
 801be42:	2300      	movs	r3, #0
 801be44:	e036      	b.n	801beb4 <pbuf_alloc+0x320>
    }
    /* caller must set this field properly, afterwards */
    p->payload = NULL;
 801be46:	69fb      	ldr	r3, [r7, #28]
 801be48:	2200      	movs	r2, #0
 801be4a:	605a      	str	r2, [r3, #4]
    p->len = p->tot_len = length;
 801be4c:	69fb      	ldr	r3, [r7, #28]
 801be4e:	88ba      	ldrh	r2, [r7, #4]
 801be50:	811a      	strh	r2, [r3, #8]
 801be52:	69fb      	ldr	r3, [r7, #28]
 801be54:	891a      	ldrh	r2, [r3, #8]
 801be56:	69fb      	ldr	r3, [r7, #28]
 801be58:	815a      	strh	r2, [r3, #10]
    p->next = NULL;
 801be5a:	69fb      	ldr	r3, [r7, #28]
 801be5c:	2200      	movs	r2, #0
 801be5e:	601a      	str	r2, [r3, #0]
    p->type = type;
 801be60:	69fb      	ldr	r3, [r7, #28]
 801be62:	79ba      	ldrb	r2, [r7, #6]
 801be64:	731a      	strb	r2, [r3, #12]
    break;
 801be66:	e01e      	b.n	801bea6 <pbuf_alloc+0x312>
  default:
    LWIP_ASSERT("pbuf_alloc: erroneous type", 0);
 801be68:	4b04      	ldr	r3, [pc, #16]	; (801be7c <pbuf_alloc+0x2e8>)
 801be6a:	f44f 72c6 	mov.w	r2, #396	; 0x18c
 801be6e:	490c      	ldr	r1, [pc, #48]	; (801bea0 <pbuf_alloc+0x30c>)
 801be70:	4804      	ldr	r0, [pc, #16]	; (801be84 <pbuf_alloc+0x2f0>)
 801be72:	f008 fb61 	bl	8024538 <iprintf>
    return NULL;
 801be76:	2300      	movs	r3, #0
 801be78:	e01c      	b.n	801beb4 <pbuf_alloc+0x320>
 801be7a:	bf00      	nop
 801be7c:	080262c8 	.word	0x080262c8
 801be80:	080262f8 	.word	0x080262f8
 801be84:	08026314 	.word	0x08026314
 801be88:	0802633c 	.word	0x0802633c
 801be8c:	0802636c 	.word	0x0802636c
 801be90:	080263a0 	.word	0x080263a0
 801be94:	080263d4 	.word	0x080263d4
 801be98:	080263e8 	.word	0x080263e8
 801be9c:	08026418 	.word	0x08026418
 801bea0:	08026444 	.word	0x08026444
    break;
 801bea4:	bf00      	nop
  }
  /* set reference count */
  p->ref = 1;
 801bea6:	69fb      	ldr	r3, [r7, #28]
 801bea8:	2201      	movs	r2, #1
 801beaa:	81da      	strh	r2, [r3, #14]
  /* set flags */
  p->flags = 0;
 801beac:	69fb      	ldr	r3, [r7, #28]
 801beae:	2200      	movs	r2, #0
 801beb0:	735a      	strb	r2, [r3, #13]
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_alloc(length=%"U16_F") == %p\n", length, (void *)p));
  return p;
 801beb2:	69fb      	ldr	r3, [r7, #28]
}
 801beb4:	4618      	mov	r0, r3
 801beb6:	3720      	adds	r7, #32
 801beb8:	46bd      	mov	sp, r7
 801beba:	bd80      	pop	{r7, pc}

0801bebc <pbuf_alloced_custom>:
 *        big enough to hold 'length' plus the header size
 */
struct pbuf*
pbuf_alloced_custom(pbuf_layer l, u16_t length, pbuf_type type, struct pbuf_custom *p,
                    void *payload_mem, u16_t payload_mem_len)
{
 801bebc:	b580      	push	{r7, lr}
 801bebe:	b084      	sub	sp, #16
 801bec0:	af00      	add	r7, sp, #0
 801bec2:	603b      	str	r3, [r7, #0]
 801bec4:	4603      	mov	r3, r0
 801bec6:	71fb      	strb	r3, [r7, #7]
 801bec8:	460b      	mov	r3, r1
 801beca:	80bb      	strh	r3, [r7, #4]
 801becc:	4613      	mov	r3, r2
 801bece:	71bb      	strb	r3, [r7, #6]
  u16_t offset;
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_alloced_custom(length=%"U16_F")\n", length));

  /* determine header offset */
  switch (l) {
 801bed0:	79fb      	ldrb	r3, [r7, #7]
 801bed2:	2b04      	cmp	r3, #4
 801bed4:	d81b      	bhi.n	801bf0e <pbuf_alloced_custom+0x52>
 801bed6:	a201      	add	r2, pc, #4	; (adr r2, 801bedc <pbuf_alloced_custom+0x20>)
 801bed8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801bedc:	0801bef1 	.word	0x0801bef1
 801bee0:	0801bef7 	.word	0x0801bef7
 801bee4:	0801befd 	.word	0x0801befd
 801bee8:	0801bf03 	.word	0x0801bf03
 801beec:	0801bf09 	.word	0x0801bf09
  case PBUF_TRANSPORT:
    /* add room for transport (often TCP) layer header */
    offset = PBUF_LINK_ENCAPSULATION_HLEN + PBUF_LINK_HLEN + PBUF_IP_HLEN + PBUF_TRANSPORT_HLEN;
 801bef0:	2336      	movs	r3, #54	; 0x36
 801bef2:	81fb      	strh	r3, [r7, #14]
    break;
 801bef4:	e014      	b.n	801bf20 <pbuf_alloced_custom+0x64>
  case PBUF_IP:
    /* add room for IP layer header */
    offset = PBUF_LINK_ENCAPSULATION_HLEN + PBUF_LINK_HLEN + PBUF_IP_HLEN;
 801bef6:	2322      	movs	r3, #34	; 0x22
 801bef8:	81fb      	strh	r3, [r7, #14]
    break;
 801befa:	e011      	b.n	801bf20 <pbuf_alloced_custom+0x64>
  case PBUF_LINK:
    /* add room for link layer header */
    offset = PBUF_LINK_ENCAPSULATION_HLEN + PBUF_LINK_HLEN;
 801befc:	230e      	movs	r3, #14
 801befe:	81fb      	strh	r3, [r7, #14]
    break;
 801bf00:	e00e      	b.n	801bf20 <pbuf_alloced_custom+0x64>
  case PBUF_RAW_TX:
    /* add room for encapsulating link layer headers (e.g. 802.11) */
    offset = PBUF_LINK_ENCAPSULATION_HLEN;
 801bf02:	2300      	movs	r3, #0
 801bf04:	81fb      	strh	r3, [r7, #14]
    break;
 801bf06:	e00b      	b.n	801bf20 <pbuf_alloced_custom+0x64>
  case PBUF_RAW:
    offset = 0;
 801bf08:	2300      	movs	r3, #0
 801bf0a:	81fb      	strh	r3, [r7, #14]
    break;
 801bf0c:	e008      	b.n	801bf20 <pbuf_alloced_custom+0x64>
  default:
    LWIP_ASSERT("pbuf_alloced_custom: bad pbuf layer", 0);
 801bf0e:	4b1d      	ldr	r3, [pc, #116]	; (801bf84 <pbuf_alloced_custom+0xc8>)
 801bf10:	f240 12c5 	movw	r2, #453	; 0x1c5
 801bf14:	491c      	ldr	r1, [pc, #112]	; (801bf88 <pbuf_alloced_custom+0xcc>)
 801bf16:	481d      	ldr	r0, [pc, #116]	; (801bf8c <pbuf_alloced_custom+0xd0>)
 801bf18:	f008 fb0e 	bl	8024538 <iprintf>
    return NULL;
 801bf1c:	2300      	movs	r3, #0
 801bf1e:	e02d      	b.n	801bf7c <pbuf_alloced_custom+0xc0>
  }

  if (LWIP_MEM_ALIGN_SIZE(offset) + length > payload_mem_len) {
 801bf20:	89fb      	ldrh	r3, [r7, #14]
 801bf22:	3303      	adds	r3, #3
 801bf24:	f023 0203 	bic.w	r2, r3, #3
 801bf28:	88bb      	ldrh	r3, [r7, #4]
 801bf2a:	441a      	add	r2, r3
 801bf2c:	8bbb      	ldrh	r3, [r7, #28]
 801bf2e:	429a      	cmp	r2, r3
 801bf30:	d901      	bls.n	801bf36 <pbuf_alloced_custom+0x7a>
    LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_LEVEL_WARNING, ("pbuf_alloced_custom(length=%"U16_F") buffer too short\n", length));
    return NULL;
 801bf32:	2300      	movs	r3, #0
 801bf34:	e022      	b.n	801bf7c <pbuf_alloced_custom+0xc0>
  }

  p->pbuf.next = NULL;
 801bf36:	683b      	ldr	r3, [r7, #0]
 801bf38:	2200      	movs	r2, #0
 801bf3a:	601a      	str	r2, [r3, #0]
  if (payload_mem != NULL) {
 801bf3c:	69bb      	ldr	r3, [r7, #24]
 801bf3e:	2b00      	cmp	r3, #0
 801bf40:	d008      	beq.n	801bf54 <pbuf_alloced_custom+0x98>
    p->pbuf.payload = (u8_t *)payload_mem + LWIP_MEM_ALIGN_SIZE(offset);
 801bf42:	89fb      	ldrh	r3, [r7, #14]
 801bf44:	3303      	adds	r3, #3
 801bf46:	f023 0303 	bic.w	r3, r3, #3
 801bf4a:	69ba      	ldr	r2, [r7, #24]
 801bf4c:	441a      	add	r2, r3
 801bf4e:	683b      	ldr	r3, [r7, #0]
 801bf50:	605a      	str	r2, [r3, #4]
 801bf52:	e002      	b.n	801bf5a <pbuf_alloced_custom+0x9e>
  } else {
    p->pbuf.payload = NULL;
 801bf54:	683b      	ldr	r3, [r7, #0]
 801bf56:	2200      	movs	r2, #0
 801bf58:	605a      	str	r2, [r3, #4]
  }
  p->pbuf.flags = PBUF_FLAG_IS_CUSTOM;
 801bf5a:	683b      	ldr	r3, [r7, #0]
 801bf5c:	2202      	movs	r2, #2
 801bf5e:	735a      	strb	r2, [r3, #13]
  p->pbuf.len = p->pbuf.tot_len = length;
 801bf60:	683b      	ldr	r3, [r7, #0]
 801bf62:	88ba      	ldrh	r2, [r7, #4]
 801bf64:	811a      	strh	r2, [r3, #8]
 801bf66:	683b      	ldr	r3, [r7, #0]
 801bf68:	891a      	ldrh	r2, [r3, #8]
 801bf6a:	683b      	ldr	r3, [r7, #0]
 801bf6c:	815a      	strh	r2, [r3, #10]
  p->pbuf.type = type;
 801bf6e:	683b      	ldr	r3, [r7, #0]
 801bf70:	79ba      	ldrb	r2, [r7, #6]
 801bf72:	731a      	strb	r2, [r3, #12]
  p->pbuf.ref = 1;
 801bf74:	683b      	ldr	r3, [r7, #0]
 801bf76:	2201      	movs	r2, #1
 801bf78:	81da      	strh	r2, [r3, #14]
  return &p->pbuf;
 801bf7a:	683b      	ldr	r3, [r7, #0]
}
 801bf7c:	4618      	mov	r0, r3
 801bf7e:	3710      	adds	r7, #16
 801bf80:	46bd      	mov	sp, r7
 801bf82:	bd80      	pop	{r7, pc}
 801bf84:	080262c8 	.word	0x080262c8
 801bf88:	08026460 	.word	0x08026460
 801bf8c:	08026314 	.word	0x08026314

0801bf90 <pbuf_realloc>:
 *
 * @note Despite its name, pbuf_realloc cannot grow the size of a pbuf (chain).
 */
void
pbuf_realloc(struct pbuf *p, u16_t new_len)
{
 801bf90:	b580      	push	{r7, lr}
 801bf92:	b086      	sub	sp, #24
 801bf94:	af00      	add	r7, sp, #0
 801bf96:	6078      	str	r0, [r7, #4]
 801bf98:	460b      	mov	r3, r1
 801bf9a:	807b      	strh	r3, [r7, #2]
  struct pbuf *q;
  u16_t rem_len; /* remaining length */
  s32_t grow;

  LWIP_ASSERT("pbuf_realloc: p != NULL", p != NULL);
 801bf9c:	687b      	ldr	r3, [r7, #4]
 801bf9e:	2b00      	cmp	r3, #0
 801bfa0:	d106      	bne.n	801bfb0 <pbuf_realloc+0x20>
 801bfa2:	4b4b      	ldr	r3, [pc, #300]	; (801c0d0 <pbuf_realloc+0x140>)
 801bfa4:	f240 12f3 	movw	r2, #499	; 0x1f3
 801bfa8:	494a      	ldr	r1, [pc, #296]	; (801c0d4 <pbuf_realloc+0x144>)
 801bfaa:	484b      	ldr	r0, [pc, #300]	; (801c0d8 <pbuf_realloc+0x148>)
 801bfac:	f008 fac4 	bl	8024538 <iprintf>
  LWIP_ASSERT("pbuf_realloc: sane p->type", p->type == PBUF_POOL ||
 801bfb0:	687b      	ldr	r3, [r7, #4]
 801bfb2:	7b1b      	ldrb	r3, [r3, #12]
 801bfb4:	2b03      	cmp	r3, #3
 801bfb6:	d012      	beq.n	801bfde <pbuf_realloc+0x4e>
 801bfb8:	687b      	ldr	r3, [r7, #4]
 801bfba:	7b1b      	ldrb	r3, [r3, #12]
 801bfbc:	2b01      	cmp	r3, #1
 801bfbe:	d00e      	beq.n	801bfde <pbuf_realloc+0x4e>
 801bfc0:	687b      	ldr	r3, [r7, #4]
 801bfc2:	7b1b      	ldrb	r3, [r3, #12]
 801bfc4:	2b00      	cmp	r3, #0
 801bfc6:	d00a      	beq.n	801bfde <pbuf_realloc+0x4e>
 801bfc8:	687b      	ldr	r3, [r7, #4]
 801bfca:	7b1b      	ldrb	r3, [r3, #12]
 801bfcc:	2b02      	cmp	r3, #2
 801bfce:	d006      	beq.n	801bfde <pbuf_realloc+0x4e>
 801bfd0:	4b3f      	ldr	r3, [pc, #252]	; (801c0d0 <pbuf_realloc+0x140>)
 801bfd2:	f240 12f7 	movw	r2, #503	; 0x1f7
 801bfd6:	4941      	ldr	r1, [pc, #260]	; (801c0dc <pbuf_realloc+0x14c>)
 801bfd8:	483f      	ldr	r0, [pc, #252]	; (801c0d8 <pbuf_realloc+0x148>)
 801bfda:	f008 faad 	bl	8024538 <iprintf>
              p->type == PBUF_ROM ||
              p->type == PBUF_RAM ||
              p->type == PBUF_REF);

  /* desired length larger than current length? */
  if (new_len >= p->tot_len) {
 801bfde:	687b      	ldr	r3, [r7, #4]
 801bfe0:	891b      	ldrh	r3, [r3, #8]
 801bfe2:	887a      	ldrh	r2, [r7, #2]
 801bfe4:	429a      	cmp	r2, r3
 801bfe6:	d26f      	bcs.n	801c0c8 <pbuf_realloc+0x138>
    return;
  }

  /* the pbuf chain grows by (new_len - p->tot_len) bytes
   * (which may be negative in case of shrinking) */
  grow = new_len - p->tot_len;
 801bfe8:	887b      	ldrh	r3, [r7, #2]
 801bfea:	687a      	ldr	r2, [r7, #4]
 801bfec:	8912      	ldrh	r2, [r2, #8]
 801bfee:	1a9b      	subs	r3, r3, r2
 801bff0:	60fb      	str	r3, [r7, #12]

  /* first, step over any pbufs that should remain in the chain */
  rem_len = new_len;
 801bff2:	887b      	ldrh	r3, [r7, #2]
 801bff4:	827b      	strh	r3, [r7, #18]
  q = p;
 801bff6:	687b      	ldr	r3, [r7, #4]
 801bff8:	617b      	str	r3, [r7, #20]
  /* should this pbuf be kept? */
  while (rem_len > q->len) {
 801bffa:	e025      	b.n	801c048 <pbuf_realloc+0xb8>
    /* decrease remaining length by pbuf length */
    rem_len -= q->len;
 801bffc:	697b      	ldr	r3, [r7, #20]
 801bffe:	895b      	ldrh	r3, [r3, #10]
 801c000:	8a7a      	ldrh	r2, [r7, #18]
 801c002:	1ad3      	subs	r3, r2, r3
 801c004:	827b      	strh	r3, [r7, #18]
    /* decrease total length indicator */
    LWIP_ASSERT("grow < max_u16_t", grow < 0xffff);
 801c006:	68fb      	ldr	r3, [r7, #12]
 801c008:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 801c00c:	4293      	cmp	r3, r2
 801c00e:	dd06      	ble.n	801c01e <pbuf_realloc+0x8e>
 801c010:	4b2f      	ldr	r3, [pc, #188]	; (801c0d0 <pbuf_realloc+0x140>)
 801c012:	f240 220b 	movw	r2, #523	; 0x20b
 801c016:	4932      	ldr	r1, [pc, #200]	; (801c0e0 <pbuf_realloc+0x150>)
 801c018:	482f      	ldr	r0, [pc, #188]	; (801c0d8 <pbuf_realloc+0x148>)
 801c01a:	f008 fa8d 	bl	8024538 <iprintf>
    q->tot_len += (u16_t)grow;
 801c01e:	697b      	ldr	r3, [r7, #20]
 801c020:	891a      	ldrh	r2, [r3, #8]
 801c022:	68fb      	ldr	r3, [r7, #12]
 801c024:	b29b      	uxth	r3, r3
 801c026:	4413      	add	r3, r2
 801c028:	b29a      	uxth	r2, r3
 801c02a:	697b      	ldr	r3, [r7, #20]
 801c02c:	811a      	strh	r2, [r3, #8]
    /* proceed to next pbuf in chain */
    q = q->next;
 801c02e:	697b      	ldr	r3, [r7, #20]
 801c030:	681b      	ldr	r3, [r3, #0]
 801c032:	617b      	str	r3, [r7, #20]
    LWIP_ASSERT("pbuf_realloc: q != NULL", q != NULL);
 801c034:	697b      	ldr	r3, [r7, #20]
 801c036:	2b00      	cmp	r3, #0
 801c038:	d106      	bne.n	801c048 <pbuf_realloc+0xb8>
 801c03a:	4b25      	ldr	r3, [pc, #148]	; (801c0d0 <pbuf_realloc+0x140>)
 801c03c:	f240 220f 	movw	r2, #527	; 0x20f
 801c040:	4928      	ldr	r1, [pc, #160]	; (801c0e4 <pbuf_realloc+0x154>)
 801c042:	4825      	ldr	r0, [pc, #148]	; (801c0d8 <pbuf_realloc+0x148>)
 801c044:	f008 fa78 	bl	8024538 <iprintf>
  while (rem_len > q->len) {
 801c048:	697b      	ldr	r3, [r7, #20]
 801c04a:	895b      	ldrh	r3, [r3, #10]
 801c04c:	8a7a      	ldrh	r2, [r7, #18]
 801c04e:	429a      	cmp	r2, r3
 801c050:	d8d4      	bhi.n	801bffc <pbuf_realloc+0x6c>
  /* we have now reached the new last pbuf (in q) */
  /* rem_len == desired length for pbuf q */

  /* shrink allocated memory for PBUF_RAM */
  /* (other types merely adjust their length fields */
  if ((q->type == PBUF_RAM) && (rem_len != q->len)
 801c052:	697b      	ldr	r3, [r7, #20]
 801c054:	7b1b      	ldrb	r3, [r3, #12]
 801c056:	2b00      	cmp	r3, #0
 801c058:	d122      	bne.n	801c0a0 <pbuf_realloc+0x110>
 801c05a:	697b      	ldr	r3, [r7, #20]
 801c05c:	895b      	ldrh	r3, [r3, #10]
 801c05e:	8a7a      	ldrh	r2, [r7, #18]
 801c060:	429a      	cmp	r2, r3
 801c062:	d01d      	beq.n	801c0a0 <pbuf_realloc+0x110>
#if LWIP_SUPPORT_CUSTOM_PBUF
      && ((q->flags & PBUF_FLAG_IS_CUSTOM) == 0)
 801c064:	697b      	ldr	r3, [r7, #20]
 801c066:	7b5b      	ldrb	r3, [r3, #13]
 801c068:	f003 0302 	and.w	r3, r3, #2
 801c06c:	2b00      	cmp	r3, #0
 801c06e:	d117      	bne.n	801c0a0 <pbuf_realloc+0x110>
#endif /* LWIP_SUPPORT_CUSTOM_PBUF */
     ) {
    /* reallocate and adjust the length of the pbuf that will be split */
    q = (struct pbuf *)mem_trim(q, (u16_t)((u8_t *)q->payload - (u8_t *)q) + rem_len);
 801c070:	697b      	ldr	r3, [r7, #20]
 801c072:	685b      	ldr	r3, [r3, #4]
 801c074:	461a      	mov	r2, r3
 801c076:	697b      	ldr	r3, [r7, #20]
 801c078:	1ad3      	subs	r3, r2, r3
 801c07a:	b29a      	uxth	r2, r3
 801c07c:	8a7b      	ldrh	r3, [r7, #18]
 801c07e:	4413      	add	r3, r2
 801c080:	b29b      	uxth	r3, r3
 801c082:	4619      	mov	r1, r3
 801c084:	6978      	ldr	r0, [r7, #20]
 801c086:	f7ff f8f1 	bl	801b26c <mem_trim>
 801c08a:	6178      	str	r0, [r7, #20]
    LWIP_ASSERT("mem_trim returned q == NULL", q != NULL);
 801c08c:	697b      	ldr	r3, [r7, #20]
 801c08e:	2b00      	cmp	r3, #0
 801c090:	d106      	bne.n	801c0a0 <pbuf_realloc+0x110>
 801c092:	4b0f      	ldr	r3, [pc, #60]	; (801c0d0 <pbuf_realloc+0x140>)
 801c094:	f240 221d 	movw	r2, #541	; 0x21d
 801c098:	4913      	ldr	r1, [pc, #76]	; (801c0e8 <pbuf_realloc+0x158>)
 801c09a:	480f      	ldr	r0, [pc, #60]	; (801c0d8 <pbuf_realloc+0x148>)
 801c09c:	f008 fa4c 	bl	8024538 <iprintf>
  }
  /* adjust length fields for new last pbuf */
  q->len = rem_len;
 801c0a0:	697b      	ldr	r3, [r7, #20]
 801c0a2:	8a7a      	ldrh	r2, [r7, #18]
 801c0a4:	815a      	strh	r2, [r3, #10]
  q->tot_len = q->len;
 801c0a6:	697b      	ldr	r3, [r7, #20]
 801c0a8:	895a      	ldrh	r2, [r3, #10]
 801c0aa:	697b      	ldr	r3, [r7, #20]
 801c0ac:	811a      	strh	r2, [r3, #8]

  /* any remaining pbufs in chain? */
  if (q->next != NULL) {
 801c0ae:	697b      	ldr	r3, [r7, #20]
 801c0b0:	681b      	ldr	r3, [r3, #0]
 801c0b2:	2b00      	cmp	r3, #0
 801c0b4:	d004      	beq.n	801c0c0 <pbuf_realloc+0x130>
    /* free remaining pbufs in chain */
    pbuf_free(q->next);
 801c0b6:	697b      	ldr	r3, [r7, #20]
 801c0b8:	681b      	ldr	r3, [r3, #0]
 801c0ba:	4618      	mov	r0, r3
 801c0bc:	f000 f8dc 	bl	801c278 <pbuf_free>
  }
  /* q is last packet in chain */
  q->next = NULL;
 801c0c0:	697b      	ldr	r3, [r7, #20]
 801c0c2:	2200      	movs	r2, #0
 801c0c4:	601a      	str	r2, [r3, #0]
 801c0c6:	e000      	b.n	801c0ca <pbuf_realloc+0x13a>
    return;
 801c0c8:	bf00      	nop

}
 801c0ca:	3718      	adds	r7, #24
 801c0cc:	46bd      	mov	sp, r7
 801c0ce:	bd80      	pop	{r7, pc}
 801c0d0:	080262c8 	.word	0x080262c8
 801c0d4:	08026484 	.word	0x08026484
 801c0d8:	08026314 	.word	0x08026314
 801c0dc:	0802649c 	.word	0x0802649c
 801c0e0:	080264b8 	.word	0x080264b8
 801c0e4:	080264cc 	.word	0x080264cc
 801c0e8:	080264e4 	.word	0x080264e4

0801c0ec <pbuf_header_impl>:
 * @return non-zero on failure, zero on success.
 *
 */
static u8_t
pbuf_header_impl(struct pbuf *p, s16_t header_size_increment, u8_t force)
{
 801c0ec:	b580      	push	{r7, lr}
 801c0ee:	b084      	sub	sp, #16
 801c0f0:	af00      	add	r7, sp, #0
 801c0f2:	6078      	str	r0, [r7, #4]
 801c0f4:	460b      	mov	r3, r1
 801c0f6:	807b      	strh	r3, [r7, #2]
 801c0f8:	4613      	mov	r3, r2
 801c0fa:	707b      	strb	r3, [r7, #1]
  u16_t type;
  void *payload;
  u16_t increment_magnitude;

  LWIP_ASSERT("p != NULL", p != NULL);
 801c0fc:	687b      	ldr	r3, [r7, #4]
 801c0fe:	2b00      	cmp	r3, #0
 801c100:	d106      	bne.n	801c110 <pbuf_header_impl+0x24>
 801c102:	4b46      	ldr	r3, [pc, #280]	; (801c21c <pbuf_header_impl+0x130>)
 801c104:	f240 223f 	movw	r2, #575	; 0x23f
 801c108:	4945      	ldr	r1, [pc, #276]	; (801c220 <pbuf_header_impl+0x134>)
 801c10a:	4846      	ldr	r0, [pc, #280]	; (801c224 <pbuf_header_impl+0x138>)
 801c10c:	f008 fa14 	bl	8024538 <iprintf>
  if ((header_size_increment == 0) || (p == NULL)) {
 801c110:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 801c114:	2b00      	cmp	r3, #0
 801c116:	d002      	beq.n	801c11e <pbuf_header_impl+0x32>
 801c118:	687b      	ldr	r3, [r7, #4]
 801c11a:	2b00      	cmp	r3, #0
 801c11c:	d101      	bne.n	801c122 <pbuf_header_impl+0x36>
    return 0;
 801c11e:	2300      	movs	r3, #0
 801c120:	e078      	b.n	801c214 <pbuf_header_impl+0x128>
  }

  if (header_size_increment < 0) {
 801c122:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 801c126:	2b00      	cmp	r3, #0
 801c128:	da10      	bge.n	801c14c <pbuf_header_impl+0x60>
    increment_magnitude = (u16_t)-header_size_increment;
 801c12a:	887b      	ldrh	r3, [r7, #2]
 801c12c:	425b      	negs	r3, r3
 801c12e:	81fb      	strh	r3, [r7, #14]
    /* Check that we aren't going to move off the end of the pbuf */
    LWIP_ERROR("increment_magnitude <= p->len", (increment_magnitude <= p->len), return 1;);
 801c130:	687b      	ldr	r3, [r7, #4]
 801c132:	895b      	ldrh	r3, [r3, #10]
 801c134:	89fa      	ldrh	r2, [r7, #14]
 801c136:	429a      	cmp	r2, r3
 801c138:	d90a      	bls.n	801c150 <pbuf_header_impl+0x64>
 801c13a:	4b38      	ldr	r3, [pc, #224]	; (801c21c <pbuf_header_impl+0x130>)
 801c13c:	f240 2247 	movw	r2, #583	; 0x247
 801c140:	4939      	ldr	r1, [pc, #228]	; (801c228 <pbuf_header_impl+0x13c>)
 801c142:	4838      	ldr	r0, [pc, #224]	; (801c224 <pbuf_header_impl+0x138>)
 801c144:	f008 f9f8 	bl	8024538 <iprintf>
 801c148:	2301      	movs	r3, #1
 801c14a:	e063      	b.n	801c214 <pbuf_header_impl+0x128>
  } else {
    increment_magnitude = (u16_t)header_size_increment;
 801c14c:	887b      	ldrh	r3, [r7, #2]
 801c14e:	81fb      	strh	r3, [r7, #14]
    LWIP_ASSERT("p->payload - increment_magnitude >= p + SIZEOF_STRUCT_PBUF",
                (u8_t *)p->payload - increment_magnitude >= (u8_t *)p + SIZEOF_STRUCT_PBUF);
#endif
  }

  type = p->type;
 801c150:	687b      	ldr	r3, [r7, #4]
 801c152:	7b1b      	ldrb	r3, [r3, #12]
 801c154:	81bb      	strh	r3, [r7, #12]
  /* remember current payload pointer */
  payload = p->payload;
 801c156:	687b      	ldr	r3, [r7, #4]
 801c158:	685b      	ldr	r3, [r3, #4]
 801c15a:	60bb      	str	r3, [r7, #8]

  /* pbuf types containing payloads? */
  if (type == PBUF_RAM || type == PBUF_POOL) {
 801c15c:	89bb      	ldrh	r3, [r7, #12]
 801c15e:	2b00      	cmp	r3, #0
 801c160:	d002      	beq.n	801c168 <pbuf_header_impl+0x7c>
 801c162:	89bb      	ldrh	r3, [r7, #12]
 801c164:	2b03      	cmp	r3, #3
 801c166:	d112      	bne.n	801c18e <pbuf_header_impl+0xa2>
    /* set new payload pointer */
    p->payload = (u8_t *)p->payload - header_size_increment;
 801c168:	687b      	ldr	r3, [r7, #4]
 801c16a:	685a      	ldr	r2, [r3, #4]
 801c16c:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 801c170:	425b      	negs	r3, r3
 801c172:	441a      	add	r2, r3
 801c174:	687b      	ldr	r3, [r7, #4]
 801c176:	605a      	str	r2, [r3, #4]
    /* boundary check fails? */
    if ((u8_t *)p->payload < (u8_t *)p + SIZEOF_STRUCT_PBUF) {
 801c178:	687b      	ldr	r3, [r7, #4]
 801c17a:	685a      	ldr	r2, [r3, #4]
 801c17c:	687b      	ldr	r3, [r7, #4]
 801c17e:	3310      	adds	r3, #16
 801c180:	429a      	cmp	r2, r3
 801c182:	d238      	bcs.n	801c1f6 <pbuf_header_impl+0x10a>
      LWIP_DEBUGF( PBUF_DEBUG | LWIP_DBG_TRACE,
        ("pbuf_header: failed as %p < %p (not enough space for new header size)\n",
        (void *)p->payload, (void *)((u8_t *)p + SIZEOF_STRUCT_PBUF)));
      /* restore old payload pointer */
      p->payload = payload;
 801c184:	687b      	ldr	r3, [r7, #4]
 801c186:	68ba      	ldr	r2, [r7, #8]
 801c188:	605a      	str	r2, [r3, #4]
      /* bail out unsuccessfully */
      return 1;
 801c18a:	2301      	movs	r3, #1
 801c18c:	e042      	b.n	801c214 <pbuf_header_impl+0x128>
    }
  /* pbuf types referring to external payloads? */
  } else if (type == PBUF_REF || type == PBUF_ROM) {
 801c18e:	89bb      	ldrh	r3, [r7, #12]
 801c190:	2b02      	cmp	r3, #2
 801c192:	d002      	beq.n	801c19a <pbuf_header_impl+0xae>
 801c194:	89bb      	ldrh	r3, [r7, #12]
 801c196:	2b01      	cmp	r3, #1
 801c198:	d124      	bne.n	801c1e4 <pbuf_header_impl+0xf8>
    /* hide a header in the payload? */
    if ((header_size_increment < 0) && (increment_magnitude <= p->len)) {
 801c19a:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 801c19e:	2b00      	cmp	r3, #0
 801c1a0:	da0d      	bge.n	801c1be <pbuf_header_impl+0xd2>
 801c1a2:	687b      	ldr	r3, [r7, #4]
 801c1a4:	895b      	ldrh	r3, [r3, #10]
 801c1a6:	89fa      	ldrh	r2, [r7, #14]
 801c1a8:	429a      	cmp	r2, r3
 801c1aa:	d808      	bhi.n	801c1be <pbuf_header_impl+0xd2>
      /* increase payload pointer */
      p->payload = (u8_t *)p->payload - header_size_increment;
 801c1ac:	687b      	ldr	r3, [r7, #4]
 801c1ae:	685a      	ldr	r2, [r3, #4]
 801c1b0:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 801c1b4:	425b      	negs	r3, r3
 801c1b6:	441a      	add	r2, r3
 801c1b8:	687b      	ldr	r3, [r7, #4]
 801c1ba:	605a      	str	r2, [r3, #4]
 801c1bc:	e011      	b.n	801c1e2 <pbuf_header_impl+0xf6>
    } else if ((header_size_increment > 0) && force) {
 801c1be:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 801c1c2:	2b00      	cmp	r3, #0
 801c1c4:	dd0b      	ble.n	801c1de <pbuf_header_impl+0xf2>
 801c1c6:	787b      	ldrb	r3, [r7, #1]
 801c1c8:	2b00      	cmp	r3, #0
 801c1ca:	d008      	beq.n	801c1de <pbuf_header_impl+0xf2>
      p->payload = (u8_t *)p->payload - header_size_increment;
 801c1cc:	687b      	ldr	r3, [r7, #4]
 801c1ce:	685a      	ldr	r2, [r3, #4]
 801c1d0:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 801c1d4:	425b      	negs	r3, r3
 801c1d6:	441a      	add	r2, r3
 801c1d8:	687b      	ldr	r3, [r7, #4]
 801c1da:	605a      	str	r2, [r3, #4]
 801c1dc:	e001      	b.n	801c1e2 <pbuf_header_impl+0xf6>
    } else {
      /* cannot expand payload to front (yet!)
       * bail out unsuccessfully */
      return 1;
 801c1de:	2301      	movs	r3, #1
 801c1e0:	e018      	b.n	801c214 <pbuf_header_impl+0x128>
    if ((header_size_increment < 0) && (increment_magnitude <= p->len)) {
 801c1e2:	e008      	b.n	801c1f6 <pbuf_header_impl+0x10a>
    }
  } else {
    /* Unknown type */
    LWIP_ASSERT("bad pbuf type", 0);
 801c1e4:	4b0d      	ldr	r3, [pc, #52]	; (801c21c <pbuf_header_impl+0x130>)
 801c1e6:	f240 2277 	movw	r2, #631	; 0x277
 801c1ea:	4910      	ldr	r1, [pc, #64]	; (801c22c <pbuf_header_impl+0x140>)
 801c1ec:	480d      	ldr	r0, [pc, #52]	; (801c224 <pbuf_header_impl+0x138>)
 801c1ee:	f008 f9a3 	bl	8024538 <iprintf>
    return 1;
 801c1f2:	2301      	movs	r3, #1
 801c1f4:	e00e      	b.n	801c214 <pbuf_header_impl+0x128>
  }
  /* modify pbuf length fields */
  p->len += header_size_increment;
 801c1f6:	687b      	ldr	r3, [r7, #4]
 801c1f8:	895a      	ldrh	r2, [r3, #10]
 801c1fa:	887b      	ldrh	r3, [r7, #2]
 801c1fc:	4413      	add	r3, r2
 801c1fe:	b29a      	uxth	r2, r3
 801c200:	687b      	ldr	r3, [r7, #4]
 801c202:	815a      	strh	r2, [r3, #10]
  p->tot_len += header_size_increment;
 801c204:	687b      	ldr	r3, [r7, #4]
 801c206:	891a      	ldrh	r2, [r3, #8]
 801c208:	887b      	ldrh	r3, [r7, #2]
 801c20a:	4413      	add	r3, r2
 801c20c:	b29a      	uxth	r2, r3
 801c20e:	687b      	ldr	r3, [r7, #4]
 801c210:	811a      	strh	r2, [r3, #8]

  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_header: old %p new %p (%"S16_F")\n",
    (void *)payload, (void *)p->payload, header_size_increment));

  return 0;
 801c212:	2300      	movs	r3, #0
}
 801c214:	4618      	mov	r0, r3
 801c216:	3710      	adds	r7, #16
 801c218:	46bd      	mov	sp, r7
 801c21a:	bd80      	pop	{r7, pc}
 801c21c:	080262c8 	.word	0x080262c8
 801c220:	08026500 	.word	0x08026500
 801c224:	08026314 	.word	0x08026314
 801c228:	0802650c 	.word	0x0802650c
 801c22c:	0802652c 	.word	0x0802652c

0801c230 <pbuf_header>:
 * @return non-zero on failure, zero on success.
 *
 */
u8_t
pbuf_header(struct pbuf *p, s16_t header_size_increment)
{
 801c230:	b580      	push	{r7, lr}
 801c232:	b082      	sub	sp, #8
 801c234:	af00      	add	r7, sp, #0
 801c236:	6078      	str	r0, [r7, #4]
 801c238:	460b      	mov	r3, r1
 801c23a:	807b      	strh	r3, [r7, #2]
   return pbuf_header_impl(p, header_size_increment, 0);
 801c23c:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 801c240:	2200      	movs	r2, #0
 801c242:	4619      	mov	r1, r3
 801c244:	6878      	ldr	r0, [r7, #4]
 801c246:	f7ff ff51 	bl	801c0ec <pbuf_header_impl>
 801c24a:	4603      	mov	r3, r0
}
 801c24c:	4618      	mov	r0, r3
 801c24e:	3708      	adds	r7, #8
 801c250:	46bd      	mov	sp, r7
 801c252:	bd80      	pop	{r7, pc}

0801c254 <pbuf_header_force>:
 * Same as pbuf_header but does not check if 'header_size > 0' is allowed.
 * This is used internally only, to allow PBUF_REF for RX.
 */
u8_t
pbuf_header_force(struct pbuf *p, s16_t header_size_increment)
{
 801c254:	b580      	push	{r7, lr}
 801c256:	b082      	sub	sp, #8
 801c258:	af00      	add	r7, sp, #0
 801c25a:	6078      	str	r0, [r7, #4]
 801c25c:	460b      	mov	r3, r1
 801c25e:	807b      	strh	r3, [r7, #2]
   return pbuf_header_impl(p, header_size_increment, 1);
 801c260:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 801c264:	2201      	movs	r2, #1
 801c266:	4619      	mov	r1, r3
 801c268:	6878      	ldr	r0, [r7, #4]
 801c26a:	f7ff ff3f 	bl	801c0ec <pbuf_header_impl>
 801c26e:	4603      	mov	r3, r0
}
 801c270:	4618      	mov	r0, r3
 801c272:	3708      	adds	r7, #8
 801c274:	46bd      	mov	sp, r7
 801c276:	bd80      	pop	{r7, pc}

0801c278 <pbuf_free>:
 * 1->1->1 becomes .......
 *
 */
u8_t
pbuf_free(struct pbuf *p)
{
 801c278:	b580      	push	{r7, lr}
 801c27a:	b088      	sub	sp, #32
 801c27c:	af00      	add	r7, sp, #0
 801c27e:	6078      	str	r0, [r7, #4]
  u16_t type;
  struct pbuf *q;
  u8_t count;

  if (p == NULL) {
 801c280:	687b      	ldr	r3, [r7, #4]
 801c282:	2b00      	cmp	r3, #0
 801c284:	d10b      	bne.n	801c29e <pbuf_free+0x26>
    LWIP_ASSERT("p != NULL", p != NULL);
 801c286:	687b      	ldr	r3, [r7, #4]
 801c288:	2b00      	cmp	r3, #0
 801c28a:	d106      	bne.n	801c29a <pbuf_free+0x22>
 801c28c:	4b41      	ldr	r3, [pc, #260]	; (801c394 <pbuf_free+0x11c>)
 801c28e:	f240 22d2 	movw	r2, #722	; 0x2d2
 801c292:	4941      	ldr	r1, [pc, #260]	; (801c398 <pbuf_free+0x120>)
 801c294:	4841      	ldr	r0, [pc, #260]	; (801c39c <pbuf_free+0x124>)
 801c296:	f008 f94f 	bl	8024538 <iprintf>
    /* if assertions are disabled, proceed with debug output */
    LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_LEVEL_SERIOUS,
      ("pbuf_free(p == NULL) was called.\n"));
    return 0;
 801c29a:	2300      	movs	r3, #0
 801c29c:	e076      	b.n	801c38c <pbuf_free+0x114>
  }
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_free(%p)\n", (void *)p));

  PERF_START;

  LWIP_ASSERT("pbuf_free: sane type",
 801c29e:	687b      	ldr	r3, [r7, #4]
 801c2a0:	7b1b      	ldrb	r3, [r3, #12]
 801c2a2:	2b00      	cmp	r3, #0
 801c2a4:	d012      	beq.n	801c2cc <pbuf_free+0x54>
 801c2a6:	687b      	ldr	r3, [r7, #4]
 801c2a8:	7b1b      	ldrb	r3, [r3, #12]
 801c2aa:	2b01      	cmp	r3, #1
 801c2ac:	d00e      	beq.n	801c2cc <pbuf_free+0x54>
 801c2ae:	687b      	ldr	r3, [r7, #4]
 801c2b0:	7b1b      	ldrb	r3, [r3, #12]
 801c2b2:	2b02      	cmp	r3, #2
 801c2b4:	d00a      	beq.n	801c2cc <pbuf_free+0x54>
 801c2b6:	687b      	ldr	r3, [r7, #4]
 801c2b8:	7b1b      	ldrb	r3, [r3, #12]
 801c2ba:	2b03      	cmp	r3, #3
 801c2bc:	d006      	beq.n	801c2cc <pbuf_free+0x54>
 801c2be:	4b35      	ldr	r3, [pc, #212]	; (801c394 <pbuf_free+0x11c>)
 801c2c0:	f240 22de 	movw	r2, #734	; 0x2de
 801c2c4:	4936      	ldr	r1, [pc, #216]	; (801c3a0 <pbuf_free+0x128>)
 801c2c6:	4835      	ldr	r0, [pc, #212]	; (801c39c <pbuf_free+0x124>)
 801c2c8:	f008 f936 	bl	8024538 <iprintf>
    p->type == PBUF_RAM || p->type == PBUF_ROM ||
    p->type == PBUF_REF || p->type == PBUF_POOL);

  count = 0;
 801c2cc:	2300      	movs	r3, #0
 801c2ce:	77fb      	strb	r3, [r7, #31]
  /* de-allocate all consecutive pbufs from the head of the chain that
   * obtain a zero reference count after decrementing*/
  while (p != NULL) {
 801c2d0:	e058      	b.n	801c384 <pbuf_free+0x10c>
    u16_t ref;
    SYS_ARCH_DECL_PROTECT(old_level);
    /* Since decrementing ref cannot be guaranteed to be a single machine operation
     * we must protect it. We put the new ref into a local variable to prevent
     * further protection. */
    SYS_ARCH_PROTECT(old_level);
 801c2d2:	f006 fb09 	bl	80228e8 <sys_arch_protect>
 801c2d6:	61b8      	str	r0, [r7, #24]
    /* all pbufs in a chain are referenced at least once */
    LWIP_ASSERT("pbuf_free: p->ref > 0", p->ref > 0);
 801c2d8:	687b      	ldr	r3, [r7, #4]
 801c2da:	89db      	ldrh	r3, [r3, #14]
 801c2dc:	2b00      	cmp	r3, #0
 801c2de:	d106      	bne.n	801c2ee <pbuf_free+0x76>
 801c2e0:	4b2c      	ldr	r3, [pc, #176]	; (801c394 <pbuf_free+0x11c>)
 801c2e2:	f240 22eb 	movw	r2, #747	; 0x2eb
 801c2e6:	492f      	ldr	r1, [pc, #188]	; (801c3a4 <pbuf_free+0x12c>)
 801c2e8:	482c      	ldr	r0, [pc, #176]	; (801c39c <pbuf_free+0x124>)
 801c2ea:	f008 f925 	bl	8024538 <iprintf>
    /* decrease reference count (number of pointers to pbuf) */
    ref = --(p->ref);
 801c2ee:	687b      	ldr	r3, [r7, #4]
 801c2f0:	89db      	ldrh	r3, [r3, #14]
 801c2f2:	3b01      	subs	r3, #1
 801c2f4:	b29a      	uxth	r2, r3
 801c2f6:	687b      	ldr	r3, [r7, #4]
 801c2f8:	81da      	strh	r2, [r3, #14]
 801c2fa:	687b      	ldr	r3, [r7, #4]
 801c2fc:	89db      	ldrh	r3, [r3, #14]
 801c2fe:	82fb      	strh	r3, [r7, #22]
    SYS_ARCH_UNPROTECT(old_level);
 801c300:	69b8      	ldr	r0, [r7, #24]
 801c302:	f006 faff 	bl	8022904 <sys_arch_unprotect>
    /* this pbuf is no longer referenced to? */
    if (ref == 0) {
 801c306:	8afb      	ldrh	r3, [r7, #22]
 801c308:	2b00      	cmp	r3, #0
 801c30a:	d139      	bne.n	801c380 <pbuf_free+0x108>
      /* remember next pbuf in chain for next iteration */
      q = p->next;
 801c30c:	687b      	ldr	r3, [r7, #4]
 801c30e:	681b      	ldr	r3, [r3, #0]
 801c310:	613b      	str	r3, [r7, #16]
      LWIP_DEBUGF( PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_free: deallocating %p\n", (void *)p));
      type = p->type;
 801c312:	687b      	ldr	r3, [r7, #4]
 801c314:	7b1b      	ldrb	r3, [r3, #12]
 801c316:	81fb      	strh	r3, [r7, #14]
#if LWIP_SUPPORT_CUSTOM_PBUF
      /* is this a custom pbuf? */
      if ((p->flags & PBUF_FLAG_IS_CUSTOM) != 0) {
 801c318:	687b      	ldr	r3, [r7, #4]
 801c31a:	7b5b      	ldrb	r3, [r3, #13]
 801c31c:	f003 0302 	and.w	r3, r3, #2
 801c320:	2b00      	cmp	r3, #0
 801c322:	d011      	beq.n	801c348 <pbuf_free+0xd0>
        struct pbuf_custom *pc = (struct pbuf_custom*)p;
 801c324:	687b      	ldr	r3, [r7, #4]
 801c326:	60bb      	str	r3, [r7, #8]
        LWIP_ASSERT("pc->custom_free_function != NULL", pc->custom_free_function != NULL);
 801c328:	68bb      	ldr	r3, [r7, #8]
 801c32a:	691b      	ldr	r3, [r3, #16]
 801c32c:	2b00      	cmp	r3, #0
 801c32e:	d106      	bne.n	801c33e <pbuf_free+0xc6>
 801c330:	4b18      	ldr	r3, [pc, #96]	; (801c394 <pbuf_free+0x11c>)
 801c332:	f240 22f9 	movw	r2, #761	; 0x2f9
 801c336:	491c      	ldr	r1, [pc, #112]	; (801c3a8 <pbuf_free+0x130>)
 801c338:	4818      	ldr	r0, [pc, #96]	; (801c39c <pbuf_free+0x124>)
 801c33a:	f008 f8fd 	bl	8024538 <iprintf>
        pc->custom_free_function(p);
 801c33e:	68bb      	ldr	r3, [r7, #8]
 801c340:	691b      	ldr	r3, [r3, #16]
 801c342:	6878      	ldr	r0, [r7, #4]
 801c344:	4798      	blx	r3
 801c346:	e015      	b.n	801c374 <pbuf_free+0xfc>
      } else
#endif /* LWIP_SUPPORT_CUSTOM_PBUF */
      {
        /* is this a pbuf from the pool? */
        if (type == PBUF_POOL) {
 801c348:	89fb      	ldrh	r3, [r7, #14]
 801c34a:	2b03      	cmp	r3, #3
 801c34c:	d104      	bne.n	801c358 <pbuf_free+0xe0>
          memp_free(MEMP_PBUF_POOL, p);
 801c34e:	6879      	ldr	r1, [r7, #4]
 801c350:	200c      	movs	r0, #12
 801c352:	f7ff fa37 	bl	801b7c4 <memp_free>
 801c356:	e00d      	b.n	801c374 <pbuf_free+0xfc>
        /* is this a ROM or RAM referencing pbuf? */
        } else if (type == PBUF_ROM || type == PBUF_REF) {
 801c358:	89fb      	ldrh	r3, [r7, #14]
 801c35a:	2b01      	cmp	r3, #1
 801c35c:	d002      	beq.n	801c364 <pbuf_free+0xec>
 801c35e:	89fb      	ldrh	r3, [r7, #14]
 801c360:	2b02      	cmp	r3, #2
 801c362:	d104      	bne.n	801c36e <pbuf_free+0xf6>
          memp_free(MEMP_PBUF, p);
 801c364:	6879      	ldr	r1, [r7, #4]
 801c366:	200b      	movs	r0, #11
 801c368:	f7ff fa2c 	bl	801b7c4 <memp_free>
 801c36c:	e002      	b.n	801c374 <pbuf_free+0xfc>
        /* type == PBUF_RAM */
        } else {
          mem_free(p);
 801c36e:	6878      	ldr	r0, [r7, #4]
 801c370:	f7fe ff0e 	bl	801b190 <mem_free>
        }
      }
      count++;
 801c374:	7ffb      	ldrb	r3, [r7, #31]
 801c376:	3301      	adds	r3, #1
 801c378:	77fb      	strb	r3, [r7, #31]
      /* proceed to next pbuf */
      p = q;
 801c37a:	693b      	ldr	r3, [r7, #16]
 801c37c:	607b      	str	r3, [r7, #4]
 801c37e:	e001      	b.n	801c384 <pbuf_free+0x10c>
    /* p->ref > 0, this pbuf is still referenced to */
    /* (and so the remaining pbufs in chain as well) */
    } else {
      LWIP_DEBUGF( PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_free: %p has ref %"U16_F", ending here.\n", (void *)p, ref));
      /* stop walking through the chain */
      p = NULL;
 801c380:	2300      	movs	r3, #0
 801c382:	607b      	str	r3, [r7, #4]
  while (p != NULL) {
 801c384:	687b      	ldr	r3, [r7, #4]
 801c386:	2b00      	cmp	r3, #0
 801c388:	d1a3      	bne.n	801c2d2 <pbuf_free+0x5a>
    }
  }
  PERF_STOP("pbuf_free");
  /* return number of de-allocated pbufs */
  return count;
 801c38a:	7ffb      	ldrb	r3, [r7, #31]
}
 801c38c:	4618      	mov	r0, r3
 801c38e:	3720      	adds	r7, #32
 801c390:	46bd      	mov	sp, r7
 801c392:	bd80      	pop	{r7, pc}
 801c394:	080262c8 	.word	0x080262c8
 801c398:	08026500 	.word	0x08026500
 801c39c:	08026314 	.word	0x08026314
 801c3a0:	0802653c 	.word	0x0802653c
 801c3a4:	08026554 	.word	0x08026554
 801c3a8:	0802656c 	.word	0x0802656c

0801c3ac <pbuf_clen>:
 * @param p first pbuf of chain
 * @return the number of pbufs in a chain
 */
u16_t
pbuf_clen(const struct pbuf *p)
{
 801c3ac:	b480      	push	{r7}
 801c3ae:	b085      	sub	sp, #20
 801c3b0:	af00      	add	r7, sp, #0
 801c3b2:	6078      	str	r0, [r7, #4]
  u16_t len;

  len = 0;
 801c3b4:	2300      	movs	r3, #0
 801c3b6:	81fb      	strh	r3, [r7, #14]
  while (p != NULL) {
 801c3b8:	e005      	b.n	801c3c6 <pbuf_clen+0x1a>
    ++len;
 801c3ba:	89fb      	ldrh	r3, [r7, #14]
 801c3bc:	3301      	adds	r3, #1
 801c3be:	81fb      	strh	r3, [r7, #14]
    p = p->next;
 801c3c0:	687b      	ldr	r3, [r7, #4]
 801c3c2:	681b      	ldr	r3, [r3, #0]
 801c3c4:	607b      	str	r3, [r7, #4]
  while (p != NULL) {
 801c3c6:	687b      	ldr	r3, [r7, #4]
 801c3c8:	2b00      	cmp	r3, #0
 801c3ca:	d1f6      	bne.n	801c3ba <pbuf_clen+0xe>
  }
  return len;
 801c3cc:	89fb      	ldrh	r3, [r7, #14]
}
 801c3ce:	4618      	mov	r0, r3
 801c3d0:	3714      	adds	r7, #20
 801c3d2:	46bd      	mov	sp, r7
 801c3d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 801c3d8:	4770      	bx	lr
	...

0801c3dc <pbuf_ref>:
 * @param p pbuf to increase reference counter of
 *
 */
void
pbuf_ref(struct pbuf *p)
{
 801c3dc:	b580      	push	{r7, lr}
 801c3de:	b084      	sub	sp, #16
 801c3e0:	af00      	add	r7, sp, #0
 801c3e2:	6078      	str	r0, [r7, #4]
  /* pbuf given? */
  if (p != NULL) {
 801c3e4:	687b      	ldr	r3, [r7, #4]
 801c3e6:	2b00      	cmp	r3, #0
 801c3e8:	d016      	beq.n	801c418 <pbuf_ref+0x3c>
    SYS_ARCH_INC(p->ref, 1);
 801c3ea:	f006 fa7d 	bl	80228e8 <sys_arch_protect>
 801c3ee:	60f8      	str	r0, [r7, #12]
 801c3f0:	687b      	ldr	r3, [r7, #4]
 801c3f2:	89db      	ldrh	r3, [r3, #14]
 801c3f4:	3301      	adds	r3, #1
 801c3f6:	b29a      	uxth	r2, r3
 801c3f8:	687b      	ldr	r3, [r7, #4]
 801c3fa:	81da      	strh	r2, [r3, #14]
 801c3fc:	68f8      	ldr	r0, [r7, #12]
 801c3fe:	f006 fa81 	bl	8022904 <sys_arch_unprotect>
    LWIP_ASSERT("pbuf ref overflow", p->ref > 0);
 801c402:	687b      	ldr	r3, [r7, #4]
 801c404:	89db      	ldrh	r3, [r3, #14]
 801c406:	2b00      	cmp	r3, #0
 801c408:	d106      	bne.n	801c418 <pbuf_ref+0x3c>
 801c40a:	4b05      	ldr	r3, [pc, #20]	; (801c420 <pbuf_ref+0x44>)
 801c40c:	f240 3239 	movw	r2, #825	; 0x339
 801c410:	4904      	ldr	r1, [pc, #16]	; (801c424 <pbuf_ref+0x48>)
 801c412:	4805      	ldr	r0, [pc, #20]	; (801c428 <pbuf_ref+0x4c>)
 801c414:	f008 f890 	bl	8024538 <iprintf>
  }
}
 801c418:	bf00      	nop
 801c41a:	3710      	adds	r7, #16
 801c41c:	46bd      	mov	sp, r7
 801c41e:	bd80      	pop	{r7, pc}
 801c420:	080262c8 	.word	0x080262c8
 801c424:	08026590 	.word	0x08026590
 801c428:	08026314 	.word	0x08026314

0801c42c <pbuf_cat>:
 *
 * @see pbuf_chain()
 */
void
pbuf_cat(struct pbuf *h, struct pbuf *t)
{
 801c42c:	b580      	push	{r7, lr}
 801c42e:	b084      	sub	sp, #16
 801c430:	af00      	add	r7, sp, #0
 801c432:	6078      	str	r0, [r7, #4]
 801c434:	6039      	str	r1, [r7, #0]
  struct pbuf *p;

  LWIP_ERROR("(h != NULL) && (t != NULL) (programmer violates API)",
 801c436:	687b      	ldr	r3, [r7, #4]
 801c438:	2b00      	cmp	r3, #0
 801c43a:	d002      	beq.n	801c442 <pbuf_cat+0x16>
 801c43c:	683b      	ldr	r3, [r7, #0]
 801c43e:	2b00      	cmp	r3, #0
 801c440:	d107      	bne.n	801c452 <pbuf_cat+0x26>
 801c442:	4b20      	ldr	r3, [pc, #128]	; (801c4c4 <pbuf_cat+0x98>)
 801c444:	f240 324d 	movw	r2, #845	; 0x34d
 801c448:	491f      	ldr	r1, [pc, #124]	; (801c4c8 <pbuf_cat+0x9c>)
 801c44a:	4820      	ldr	r0, [pc, #128]	; (801c4cc <pbuf_cat+0xa0>)
 801c44c:	f008 f874 	bl	8024538 <iprintf>
 801c450:	e034      	b.n	801c4bc <pbuf_cat+0x90>
             ((h != NULL) && (t != NULL)), return;);

  /* proceed to last pbuf of chain */
  for (p = h; p->next != NULL; p = p->next) {
 801c452:	687b      	ldr	r3, [r7, #4]
 801c454:	60fb      	str	r3, [r7, #12]
 801c456:	e00a      	b.n	801c46e <pbuf_cat+0x42>
    /* add total length of second chain to all totals of first chain */
    p->tot_len += t->tot_len;
 801c458:	68fb      	ldr	r3, [r7, #12]
 801c45a:	891a      	ldrh	r2, [r3, #8]
 801c45c:	683b      	ldr	r3, [r7, #0]
 801c45e:	891b      	ldrh	r3, [r3, #8]
 801c460:	4413      	add	r3, r2
 801c462:	b29a      	uxth	r2, r3
 801c464:	68fb      	ldr	r3, [r7, #12]
 801c466:	811a      	strh	r2, [r3, #8]
  for (p = h; p->next != NULL; p = p->next) {
 801c468:	68fb      	ldr	r3, [r7, #12]
 801c46a:	681b      	ldr	r3, [r3, #0]
 801c46c:	60fb      	str	r3, [r7, #12]
 801c46e:	68fb      	ldr	r3, [r7, #12]
 801c470:	681b      	ldr	r3, [r3, #0]
 801c472:	2b00      	cmp	r3, #0
 801c474:	d1f0      	bne.n	801c458 <pbuf_cat+0x2c>
  }
  /* { p is last pbuf of first h chain, p->next == NULL } */
  LWIP_ASSERT("p->tot_len == p->len (of last pbuf in chain)", p->tot_len == p->len);
 801c476:	68fb      	ldr	r3, [r7, #12]
 801c478:	891a      	ldrh	r2, [r3, #8]
 801c47a:	68fb      	ldr	r3, [r7, #12]
 801c47c:	895b      	ldrh	r3, [r3, #10]
 801c47e:	429a      	cmp	r2, r3
 801c480:	d006      	beq.n	801c490 <pbuf_cat+0x64>
 801c482:	4b10      	ldr	r3, [pc, #64]	; (801c4c4 <pbuf_cat+0x98>)
 801c484:	f240 3255 	movw	r2, #853	; 0x355
 801c488:	4911      	ldr	r1, [pc, #68]	; (801c4d0 <pbuf_cat+0xa4>)
 801c48a:	4810      	ldr	r0, [pc, #64]	; (801c4cc <pbuf_cat+0xa0>)
 801c48c:	f008 f854 	bl	8024538 <iprintf>
  LWIP_ASSERT("p->next == NULL", p->next == NULL);
 801c490:	68fb      	ldr	r3, [r7, #12]
 801c492:	681b      	ldr	r3, [r3, #0]
 801c494:	2b00      	cmp	r3, #0
 801c496:	d006      	beq.n	801c4a6 <pbuf_cat+0x7a>
 801c498:	4b0a      	ldr	r3, [pc, #40]	; (801c4c4 <pbuf_cat+0x98>)
 801c49a:	f240 3256 	movw	r2, #854	; 0x356
 801c49e:	490d      	ldr	r1, [pc, #52]	; (801c4d4 <pbuf_cat+0xa8>)
 801c4a0:	480a      	ldr	r0, [pc, #40]	; (801c4cc <pbuf_cat+0xa0>)
 801c4a2:	f008 f849 	bl	8024538 <iprintf>
  /* add total length of second chain to last pbuf total of first chain */
  p->tot_len += t->tot_len;
 801c4a6:	68fb      	ldr	r3, [r7, #12]
 801c4a8:	891a      	ldrh	r2, [r3, #8]
 801c4aa:	683b      	ldr	r3, [r7, #0]
 801c4ac:	891b      	ldrh	r3, [r3, #8]
 801c4ae:	4413      	add	r3, r2
 801c4b0:	b29a      	uxth	r2, r3
 801c4b2:	68fb      	ldr	r3, [r7, #12]
 801c4b4:	811a      	strh	r2, [r3, #8]
  /* chain last pbuf of head (p) with first of tail (t) */
  p->next = t;
 801c4b6:	68fb      	ldr	r3, [r7, #12]
 801c4b8:	683a      	ldr	r2, [r7, #0]
 801c4ba:	601a      	str	r2, [r3, #0]
  /* p->next now references t, but the caller will drop its reference to t,
   * so netto there is no change to the reference count of t.
   */
}
 801c4bc:	3710      	adds	r7, #16
 801c4be:	46bd      	mov	sp, r7
 801c4c0:	bd80      	pop	{r7, pc}
 801c4c2:	bf00      	nop
 801c4c4:	080262c8 	.word	0x080262c8
 801c4c8:	080265a4 	.word	0x080265a4
 801c4cc:	08026314 	.word	0x08026314
 801c4d0:	080265dc 	.word	0x080265dc
 801c4d4:	0802660c 	.word	0x0802660c

0801c4d8 <pbuf_copy>:
 *         ERR_ARG if one of the pbufs is NULL or p_to is not big
 *                 enough to hold p_from
 */
err_t
pbuf_copy(struct pbuf *p_to, const struct pbuf *p_from)
{
 801c4d8:	b580      	push	{r7, lr}
 801c4da:	b084      	sub	sp, #16
 801c4dc:	af00      	add	r7, sp, #0
 801c4de:	6078      	str	r0, [r7, #4]
 801c4e0:	6039      	str	r1, [r7, #0]
  u16_t offset_to=0, offset_from=0, len;
 801c4e2:	2300      	movs	r3, #0
 801c4e4:	81fb      	strh	r3, [r7, #14]
 801c4e6:	2300      	movs	r3, #0
 801c4e8:	81bb      	strh	r3, [r7, #12]

  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_copy(%p, %p)\n",
    (const void*)p_to, (const void*)p_from));

  /* is the target big enough to hold the source? */
  LWIP_ERROR("pbuf_copy: target not big enough to hold source", ((p_to != NULL) &&
 801c4ea:	687b      	ldr	r3, [r7, #4]
 801c4ec:	2b00      	cmp	r3, #0
 801c4ee:	d008      	beq.n	801c502 <pbuf_copy+0x2a>
 801c4f0:	683b      	ldr	r3, [r7, #0]
 801c4f2:	2b00      	cmp	r3, #0
 801c4f4:	d005      	beq.n	801c502 <pbuf_copy+0x2a>
 801c4f6:	687b      	ldr	r3, [r7, #4]
 801c4f8:	891a      	ldrh	r2, [r3, #8]
 801c4fa:	683b      	ldr	r3, [r7, #0]
 801c4fc:	891b      	ldrh	r3, [r3, #8]
 801c4fe:	429a      	cmp	r2, r3
 801c500:	d209      	bcs.n	801c516 <pbuf_copy+0x3e>
 801c502:	4b54      	ldr	r3, [pc, #336]	; (801c654 <pbuf_copy+0x17c>)
 801c504:	f240 32bd 	movw	r2, #957	; 0x3bd
 801c508:	4953      	ldr	r1, [pc, #332]	; (801c658 <pbuf_copy+0x180>)
 801c50a:	4854      	ldr	r0, [pc, #336]	; (801c65c <pbuf_copy+0x184>)
 801c50c:	f008 f814 	bl	8024538 <iprintf>
 801c510:	f06f 030f 	mvn.w	r3, #15
 801c514:	e099      	b.n	801c64a <pbuf_copy+0x172>

  /* iterate through pbuf chain */
  do
  {
    /* copy one part of the original chain */
    if ((p_to->len - offset_to) >= (p_from->len - offset_from)) {
 801c516:	687b      	ldr	r3, [r7, #4]
 801c518:	895b      	ldrh	r3, [r3, #10]
 801c51a:	461a      	mov	r2, r3
 801c51c:	89fb      	ldrh	r3, [r7, #14]
 801c51e:	1ad2      	subs	r2, r2, r3
 801c520:	683b      	ldr	r3, [r7, #0]
 801c522:	895b      	ldrh	r3, [r3, #10]
 801c524:	4619      	mov	r1, r3
 801c526:	89bb      	ldrh	r3, [r7, #12]
 801c528:	1acb      	subs	r3, r1, r3
 801c52a:	429a      	cmp	r2, r3
 801c52c:	db05      	blt.n	801c53a <pbuf_copy+0x62>
      /* complete current p_from fits into current p_to */
      len = p_from->len - offset_from;
 801c52e:	683b      	ldr	r3, [r7, #0]
 801c530:	895a      	ldrh	r2, [r3, #10]
 801c532:	89bb      	ldrh	r3, [r7, #12]
 801c534:	1ad3      	subs	r3, r2, r3
 801c536:	817b      	strh	r3, [r7, #10]
 801c538:	e004      	b.n	801c544 <pbuf_copy+0x6c>
    } else {
      /* current p_from does not fit into current p_to */
      len = p_to->len - offset_to;
 801c53a:	687b      	ldr	r3, [r7, #4]
 801c53c:	895a      	ldrh	r2, [r3, #10]
 801c53e:	89fb      	ldrh	r3, [r7, #14]
 801c540:	1ad3      	subs	r3, r2, r3
 801c542:	817b      	strh	r3, [r7, #10]
    }
    MEMCPY((u8_t*)p_to->payload + offset_to, (u8_t*)p_from->payload + offset_from, len);
 801c544:	687b      	ldr	r3, [r7, #4]
 801c546:	685a      	ldr	r2, [r3, #4]
 801c548:	89fb      	ldrh	r3, [r7, #14]
 801c54a:	18d0      	adds	r0, r2, r3
 801c54c:	683b      	ldr	r3, [r7, #0]
 801c54e:	685a      	ldr	r2, [r3, #4]
 801c550:	89bb      	ldrh	r3, [r7, #12]
 801c552:	4413      	add	r3, r2
 801c554:	897a      	ldrh	r2, [r7, #10]
 801c556:	4619      	mov	r1, r3
 801c558:	f008 fbcf 	bl	8024cfa <memcpy>
    offset_to += len;
 801c55c:	89fa      	ldrh	r2, [r7, #14]
 801c55e:	897b      	ldrh	r3, [r7, #10]
 801c560:	4413      	add	r3, r2
 801c562:	81fb      	strh	r3, [r7, #14]
    offset_from += len;
 801c564:	89ba      	ldrh	r2, [r7, #12]
 801c566:	897b      	ldrh	r3, [r7, #10]
 801c568:	4413      	add	r3, r2
 801c56a:	81bb      	strh	r3, [r7, #12]
    LWIP_ASSERT("offset_to <= p_to->len", offset_to <= p_to->len);
 801c56c:	687b      	ldr	r3, [r7, #4]
 801c56e:	895b      	ldrh	r3, [r3, #10]
 801c570:	89fa      	ldrh	r2, [r7, #14]
 801c572:	429a      	cmp	r2, r3
 801c574:	d906      	bls.n	801c584 <pbuf_copy+0xac>
 801c576:	4b37      	ldr	r3, [pc, #220]	; (801c654 <pbuf_copy+0x17c>)
 801c578:	f240 32cd 	movw	r2, #973	; 0x3cd
 801c57c:	4938      	ldr	r1, [pc, #224]	; (801c660 <pbuf_copy+0x188>)
 801c57e:	4837      	ldr	r0, [pc, #220]	; (801c65c <pbuf_copy+0x184>)
 801c580:	f007 ffda 	bl	8024538 <iprintf>
    LWIP_ASSERT("offset_from <= p_from->len", offset_from <= p_from->len);
 801c584:	683b      	ldr	r3, [r7, #0]
 801c586:	895b      	ldrh	r3, [r3, #10]
 801c588:	89ba      	ldrh	r2, [r7, #12]
 801c58a:	429a      	cmp	r2, r3
 801c58c:	d906      	bls.n	801c59c <pbuf_copy+0xc4>
 801c58e:	4b31      	ldr	r3, [pc, #196]	; (801c654 <pbuf_copy+0x17c>)
 801c590:	f240 32ce 	movw	r2, #974	; 0x3ce
 801c594:	4933      	ldr	r1, [pc, #204]	; (801c664 <pbuf_copy+0x18c>)
 801c596:	4831      	ldr	r0, [pc, #196]	; (801c65c <pbuf_copy+0x184>)
 801c598:	f007 ffce 	bl	8024538 <iprintf>
    if (offset_from >= p_from->len) {
 801c59c:	683b      	ldr	r3, [r7, #0]
 801c59e:	895b      	ldrh	r3, [r3, #10]
 801c5a0:	89ba      	ldrh	r2, [r7, #12]
 801c5a2:	429a      	cmp	r2, r3
 801c5a4:	d304      	bcc.n	801c5b0 <pbuf_copy+0xd8>
      /* on to next p_from (if any) */
      offset_from = 0;
 801c5a6:	2300      	movs	r3, #0
 801c5a8:	81bb      	strh	r3, [r7, #12]
      p_from = p_from->next;
 801c5aa:	683b      	ldr	r3, [r7, #0]
 801c5ac:	681b      	ldr	r3, [r3, #0]
 801c5ae:	603b      	str	r3, [r7, #0]
    }
    if (offset_to == p_to->len) {
 801c5b0:	687b      	ldr	r3, [r7, #4]
 801c5b2:	895b      	ldrh	r3, [r3, #10]
 801c5b4:	89fa      	ldrh	r2, [r7, #14]
 801c5b6:	429a      	cmp	r2, r3
 801c5b8:	d114      	bne.n	801c5e4 <pbuf_copy+0x10c>
      /* on to next p_to (if any) */
      offset_to = 0;
 801c5ba:	2300      	movs	r3, #0
 801c5bc:	81fb      	strh	r3, [r7, #14]
      p_to = p_to->next;
 801c5be:	687b      	ldr	r3, [r7, #4]
 801c5c0:	681b      	ldr	r3, [r3, #0]
 801c5c2:	607b      	str	r3, [r7, #4]
      LWIP_ERROR("p_to != NULL", (p_to != NULL) || (p_from == NULL) , return ERR_ARG;);
 801c5c4:	687b      	ldr	r3, [r7, #4]
 801c5c6:	2b00      	cmp	r3, #0
 801c5c8:	d10c      	bne.n	801c5e4 <pbuf_copy+0x10c>
 801c5ca:	683b      	ldr	r3, [r7, #0]
 801c5cc:	2b00      	cmp	r3, #0
 801c5ce:	d009      	beq.n	801c5e4 <pbuf_copy+0x10c>
 801c5d0:	4b20      	ldr	r3, [pc, #128]	; (801c654 <pbuf_copy+0x17c>)
 801c5d2:	f44f 7276 	mov.w	r2, #984	; 0x3d8
 801c5d6:	4924      	ldr	r1, [pc, #144]	; (801c668 <pbuf_copy+0x190>)
 801c5d8:	4820      	ldr	r0, [pc, #128]	; (801c65c <pbuf_copy+0x184>)
 801c5da:	f007 ffad 	bl	8024538 <iprintf>
 801c5de:	f06f 030f 	mvn.w	r3, #15
 801c5e2:	e032      	b.n	801c64a <pbuf_copy+0x172>
    }

    if ((p_from != NULL) && (p_from->len == p_from->tot_len)) {
 801c5e4:	683b      	ldr	r3, [r7, #0]
 801c5e6:	2b00      	cmp	r3, #0
 801c5e8:	d013      	beq.n	801c612 <pbuf_copy+0x13a>
 801c5ea:	683b      	ldr	r3, [r7, #0]
 801c5ec:	895a      	ldrh	r2, [r3, #10]
 801c5ee:	683b      	ldr	r3, [r7, #0]
 801c5f0:	891b      	ldrh	r3, [r3, #8]
 801c5f2:	429a      	cmp	r2, r3
 801c5f4:	d10d      	bne.n	801c612 <pbuf_copy+0x13a>
      /* don't copy more than one packet! */
      LWIP_ERROR("pbuf_copy() does not allow packet queues!",
 801c5f6:	683b      	ldr	r3, [r7, #0]
 801c5f8:	681b      	ldr	r3, [r3, #0]
 801c5fa:	2b00      	cmp	r3, #0
 801c5fc:	d009      	beq.n	801c612 <pbuf_copy+0x13a>
 801c5fe:	4b15      	ldr	r3, [pc, #84]	; (801c654 <pbuf_copy+0x17c>)
 801c600:	f240 32de 	movw	r2, #990	; 0x3de
 801c604:	4919      	ldr	r1, [pc, #100]	; (801c66c <pbuf_copy+0x194>)
 801c606:	4815      	ldr	r0, [pc, #84]	; (801c65c <pbuf_copy+0x184>)
 801c608:	f007 ff96 	bl	8024538 <iprintf>
 801c60c:	f06f 0305 	mvn.w	r3, #5
 801c610:	e01b      	b.n	801c64a <pbuf_copy+0x172>
                 (p_from->next == NULL), return ERR_VAL;);
    }
    if ((p_to != NULL) && (p_to->len == p_to->tot_len)) {
 801c612:	687b      	ldr	r3, [r7, #4]
 801c614:	2b00      	cmp	r3, #0
 801c616:	d013      	beq.n	801c640 <pbuf_copy+0x168>
 801c618:	687b      	ldr	r3, [r7, #4]
 801c61a:	895a      	ldrh	r2, [r3, #10]
 801c61c:	687b      	ldr	r3, [r7, #4]
 801c61e:	891b      	ldrh	r3, [r3, #8]
 801c620:	429a      	cmp	r2, r3
 801c622:	d10d      	bne.n	801c640 <pbuf_copy+0x168>
      /* don't copy more than one packet! */
      LWIP_ERROR("pbuf_copy() does not allow packet queues!",
 801c624:	687b      	ldr	r3, [r7, #4]
 801c626:	681b      	ldr	r3, [r3, #0]
 801c628:	2b00      	cmp	r3, #0
 801c62a:	d009      	beq.n	801c640 <pbuf_copy+0x168>
 801c62c:	4b09      	ldr	r3, [pc, #36]	; (801c654 <pbuf_copy+0x17c>)
 801c62e:	f240 32e3 	movw	r2, #995	; 0x3e3
 801c632:	490e      	ldr	r1, [pc, #56]	; (801c66c <pbuf_copy+0x194>)
 801c634:	4809      	ldr	r0, [pc, #36]	; (801c65c <pbuf_copy+0x184>)
 801c636:	f007 ff7f 	bl	8024538 <iprintf>
 801c63a:	f06f 0305 	mvn.w	r3, #5
 801c63e:	e004      	b.n	801c64a <pbuf_copy+0x172>
                  (p_to->next == NULL), return ERR_VAL;);
    }
  } while (p_from);
 801c640:	683b      	ldr	r3, [r7, #0]
 801c642:	2b00      	cmp	r3, #0
 801c644:	f47f af67 	bne.w	801c516 <pbuf_copy+0x3e>
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_copy: end of chain reached.\n"));
  return ERR_OK;
 801c648:	2300      	movs	r3, #0
}
 801c64a:	4618      	mov	r0, r3
 801c64c:	3710      	adds	r7, #16
 801c64e:	46bd      	mov	sp, r7
 801c650:	bd80      	pop	{r7, pc}
 801c652:	bf00      	nop
 801c654:	080262c8 	.word	0x080262c8
 801c658:	08026658 	.word	0x08026658
 801c65c:	08026314 	.word	0x08026314
 801c660:	08026688 	.word	0x08026688
 801c664:	080266a0 	.word	0x080266a0
 801c668:	080266bc 	.word	0x080266bc
 801c66c:	080266cc 	.word	0x080266cc

0801c670 <pbuf_copy_partial>:
 * @param offset offset into the packet buffer from where to begin copying len bytes
 * @return the number of bytes copied, or 0 on failure
 */
u16_t
pbuf_copy_partial(const struct pbuf *buf, void *dataptr, u16_t len, u16_t offset)
{
 801c670:	b580      	push	{r7, lr}
 801c672:	b088      	sub	sp, #32
 801c674:	af00      	add	r7, sp, #0
 801c676:	60f8      	str	r0, [r7, #12]
 801c678:	60b9      	str	r1, [r7, #8]
 801c67a:	4611      	mov	r1, r2
 801c67c:	461a      	mov	r2, r3
 801c67e:	460b      	mov	r3, r1
 801c680:	80fb      	strh	r3, [r7, #6]
 801c682:	4613      	mov	r3, r2
 801c684:	80bb      	strh	r3, [r7, #4]
  const struct pbuf *p;
  u16_t left;
  u16_t buf_copy_len;
  u16_t copied_total = 0;
 801c686:	2300      	movs	r3, #0
 801c688:	82fb      	strh	r3, [r7, #22]

  LWIP_ERROR("pbuf_copy_partial: invalid buf", (buf != NULL), return 0;);
 801c68a:	68fb      	ldr	r3, [r7, #12]
 801c68c:	2b00      	cmp	r3, #0
 801c68e:	d108      	bne.n	801c6a2 <pbuf_copy_partial+0x32>
 801c690:	4b30      	ldr	r3, [pc, #192]	; (801c754 <pbuf_copy_partial+0xe4>)
 801c692:	f240 32fe 	movw	r2, #1022	; 0x3fe
 801c696:	4930      	ldr	r1, [pc, #192]	; (801c758 <pbuf_copy_partial+0xe8>)
 801c698:	4830      	ldr	r0, [pc, #192]	; (801c75c <pbuf_copy_partial+0xec>)
 801c69a:	f007 ff4d 	bl	8024538 <iprintf>
 801c69e:	2300      	movs	r3, #0
 801c6a0:	e054      	b.n	801c74c <pbuf_copy_partial+0xdc>
  LWIP_ERROR("pbuf_copy_partial: invalid dataptr", (dataptr != NULL), return 0;);
 801c6a2:	68bb      	ldr	r3, [r7, #8]
 801c6a4:	2b00      	cmp	r3, #0
 801c6a6:	d108      	bne.n	801c6ba <pbuf_copy_partial+0x4a>
 801c6a8:	4b2a      	ldr	r3, [pc, #168]	; (801c754 <pbuf_copy_partial+0xe4>)
 801c6aa:	f240 32ff 	movw	r2, #1023	; 0x3ff
 801c6ae:	492c      	ldr	r1, [pc, #176]	; (801c760 <pbuf_copy_partial+0xf0>)
 801c6b0:	482a      	ldr	r0, [pc, #168]	; (801c75c <pbuf_copy_partial+0xec>)
 801c6b2:	f007 ff41 	bl	8024538 <iprintf>
 801c6b6:	2300      	movs	r3, #0
 801c6b8:	e048      	b.n	801c74c <pbuf_copy_partial+0xdc>

  left = 0;
 801c6ba:	2300      	movs	r3, #0
 801c6bc:	837b      	strh	r3, [r7, #26]

  if ((buf == NULL) || (dataptr == NULL)) {
 801c6be:	68fb      	ldr	r3, [r7, #12]
 801c6c0:	2b00      	cmp	r3, #0
 801c6c2:	d002      	beq.n	801c6ca <pbuf_copy_partial+0x5a>
 801c6c4:	68bb      	ldr	r3, [r7, #8]
 801c6c6:	2b00      	cmp	r3, #0
 801c6c8:	d101      	bne.n	801c6ce <pbuf_copy_partial+0x5e>
    return 0;
 801c6ca:	2300      	movs	r3, #0
 801c6cc:	e03e      	b.n	801c74c <pbuf_copy_partial+0xdc>
  }

  /* Note some systems use byte copy if dataptr or one of the pbuf payload pointers are unaligned. */
  for (p = buf; len != 0 && p != NULL; p = p->next) {
 801c6ce:	68fb      	ldr	r3, [r7, #12]
 801c6d0:	61fb      	str	r3, [r7, #28]
 801c6d2:	e034      	b.n	801c73e <pbuf_copy_partial+0xce>
    if ((offset != 0) && (offset >= p->len)) {
 801c6d4:	88bb      	ldrh	r3, [r7, #4]
 801c6d6:	2b00      	cmp	r3, #0
 801c6d8:	d00a      	beq.n	801c6f0 <pbuf_copy_partial+0x80>
 801c6da:	69fb      	ldr	r3, [r7, #28]
 801c6dc:	895b      	ldrh	r3, [r3, #10]
 801c6de:	88ba      	ldrh	r2, [r7, #4]
 801c6e0:	429a      	cmp	r2, r3
 801c6e2:	d305      	bcc.n	801c6f0 <pbuf_copy_partial+0x80>
      /* don't copy from this buffer -> on to the next */
      offset -= p->len;
 801c6e4:	69fb      	ldr	r3, [r7, #28]
 801c6e6:	895b      	ldrh	r3, [r3, #10]
 801c6e8:	88ba      	ldrh	r2, [r7, #4]
 801c6ea:	1ad3      	subs	r3, r2, r3
 801c6ec:	80bb      	strh	r3, [r7, #4]
 801c6ee:	e023      	b.n	801c738 <pbuf_copy_partial+0xc8>
    } else {
      /* copy from this buffer. maybe only partially. */
      buf_copy_len = p->len - offset;
 801c6f0:	69fb      	ldr	r3, [r7, #28]
 801c6f2:	895a      	ldrh	r2, [r3, #10]
 801c6f4:	88bb      	ldrh	r3, [r7, #4]
 801c6f6:	1ad3      	subs	r3, r2, r3
 801c6f8:	833b      	strh	r3, [r7, #24]
      if (buf_copy_len > len) {
 801c6fa:	8b3a      	ldrh	r2, [r7, #24]
 801c6fc:	88fb      	ldrh	r3, [r7, #6]
 801c6fe:	429a      	cmp	r2, r3
 801c700:	d901      	bls.n	801c706 <pbuf_copy_partial+0x96>
        buf_copy_len = len;
 801c702:	88fb      	ldrh	r3, [r7, #6]
 801c704:	833b      	strh	r3, [r7, #24]
      }
      /* copy the necessary parts of the buffer */
      MEMCPY(&((char*)dataptr)[left], &((char*)p->payload)[offset], buf_copy_len);
 801c706:	8b7b      	ldrh	r3, [r7, #26]
 801c708:	68ba      	ldr	r2, [r7, #8]
 801c70a:	18d0      	adds	r0, r2, r3
 801c70c:	69fb      	ldr	r3, [r7, #28]
 801c70e:	685a      	ldr	r2, [r3, #4]
 801c710:	88bb      	ldrh	r3, [r7, #4]
 801c712:	4413      	add	r3, r2
 801c714:	8b3a      	ldrh	r2, [r7, #24]
 801c716:	4619      	mov	r1, r3
 801c718:	f008 faef 	bl	8024cfa <memcpy>
      copied_total += buf_copy_len;
 801c71c:	8afa      	ldrh	r2, [r7, #22]
 801c71e:	8b3b      	ldrh	r3, [r7, #24]
 801c720:	4413      	add	r3, r2
 801c722:	82fb      	strh	r3, [r7, #22]
      left += buf_copy_len;
 801c724:	8b7a      	ldrh	r2, [r7, #26]
 801c726:	8b3b      	ldrh	r3, [r7, #24]
 801c728:	4413      	add	r3, r2
 801c72a:	837b      	strh	r3, [r7, #26]
      len -= buf_copy_len;
 801c72c:	88fa      	ldrh	r2, [r7, #6]
 801c72e:	8b3b      	ldrh	r3, [r7, #24]
 801c730:	1ad3      	subs	r3, r2, r3
 801c732:	80fb      	strh	r3, [r7, #6]
      offset = 0;
 801c734:	2300      	movs	r3, #0
 801c736:	80bb      	strh	r3, [r7, #4]
  for (p = buf; len != 0 && p != NULL; p = p->next) {
 801c738:	69fb      	ldr	r3, [r7, #28]
 801c73a:	681b      	ldr	r3, [r3, #0]
 801c73c:	61fb      	str	r3, [r7, #28]
 801c73e:	88fb      	ldrh	r3, [r7, #6]
 801c740:	2b00      	cmp	r3, #0
 801c742:	d002      	beq.n	801c74a <pbuf_copy_partial+0xda>
 801c744:	69fb      	ldr	r3, [r7, #28]
 801c746:	2b00      	cmp	r3, #0
 801c748:	d1c4      	bne.n	801c6d4 <pbuf_copy_partial+0x64>
    }
  }
  return copied_total;
 801c74a:	8afb      	ldrh	r3, [r7, #22]
}
 801c74c:	4618      	mov	r0, r3
 801c74e:	3720      	adds	r7, #32
 801c750:	46bd      	mov	sp, r7
 801c752:	bd80      	pop	{r7, pc}
 801c754:	080262c8 	.word	0x080262c8
 801c758:	080266f8 	.word	0x080266f8
 801c75c:	08026314 	.word	0x08026314
 801c760:	08026718 	.word	0x08026718

0801c764 <tcp_init>:
/**
 * Initialize this module.
 */
void
tcp_init(void)
{
 801c764:	b480      	push	{r7}
 801c766:	af00      	add	r7, sp, #0
#if LWIP_RANDOMIZE_INITIAL_LOCAL_PORTS && defined(LWIP_RAND)
  tcp_port = TCP_ENSURE_LOCAL_PORT_RANGE(LWIP_RAND());
#endif /* LWIP_RANDOMIZE_INITIAL_LOCAL_PORTS && defined(LWIP_RAND) */
}
 801c768:	bf00      	nop
 801c76a:	46bd      	mov	sp, r7
 801c76c:	f85d 7b04 	ldr.w	r7, [sp], #4
 801c770:	4770      	bx	lr
	...

0801c774 <tcp_tmr>:
/**
 * Called periodically to dispatch TCP timers.
 */
void
tcp_tmr(void)
{
 801c774:	b580      	push	{r7, lr}
 801c776:	af00      	add	r7, sp, #0
  /* Call tcp_fasttmr() every 250 ms */
  tcp_fasttmr();
 801c778:	f000 ffb8 	bl	801d6ec <tcp_fasttmr>

  if (++tcp_timer & 1) {
 801c77c:	4b07      	ldr	r3, [pc, #28]	; (801c79c <tcp_tmr+0x28>)
 801c77e:	781b      	ldrb	r3, [r3, #0]
 801c780:	3301      	adds	r3, #1
 801c782:	b2da      	uxtb	r2, r3
 801c784:	4b05      	ldr	r3, [pc, #20]	; (801c79c <tcp_tmr+0x28>)
 801c786:	701a      	strb	r2, [r3, #0]
 801c788:	4b04      	ldr	r3, [pc, #16]	; (801c79c <tcp_tmr+0x28>)
 801c78a:	781b      	ldrb	r3, [r3, #0]
 801c78c:	f003 0301 	and.w	r3, r3, #1
 801c790:	2b00      	cmp	r3, #0
 801c792:	d001      	beq.n	801c798 <tcp_tmr+0x24>
    /* Call tcp_slowtmr() every 500 ms, i.e., every other timer
       tcp_tmr() is called. */
    tcp_slowtmr();
 801c794:	f000 fcea 	bl	801d16c <tcp_slowtmr>
  }
}
 801c798:	bf00      	nop
 801c79a:	bd80      	pop	{r7, pc}
 801c79c:	200040c1 	.word	0x200040c1

0801c7a0 <tcp_remove_listener>:
/** Called when a listen pcb is closed. Iterates one pcb list and removes the
 * closed listener pcb from pcb->listener if matching.
 */
static void
tcp_remove_listener(struct tcp_pcb *list, struct tcp_pcb_listen *lpcb)
{
 801c7a0:	b480      	push	{r7}
 801c7a2:	b085      	sub	sp, #20
 801c7a4:	af00      	add	r7, sp, #0
 801c7a6:	6078      	str	r0, [r7, #4]
 801c7a8:	6039      	str	r1, [r7, #0]
   struct tcp_pcb *pcb;
   for (pcb = list; pcb != NULL; pcb = pcb->next) {
 801c7aa:	687b      	ldr	r3, [r7, #4]
 801c7ac:	60fb      	str	r3, [r7, #12]
 801c7ae:	e00a      	b.n	801c7c6 <tcp_remove_listener+0x26>
      if (pcb->listener == lpcb) {
 801c7b0:	68fb      	ldr	r3, [r7, #12]
 801c7b2:	6f9a      	ldr	r2, [r3, #120]	; 0x78
 801c7b4:	683b      	ldr	r3, [r7, #0]
 801c7b6:	429a      	cmp	r2, r3
 801c7b8:	d102      	bne.n	801c7c0 <tcp_remove_listener+0x20>
         pcb->listener = NULL;
 801c7ba:	68fb      	ldr	r3, [r7, #12]
 801c7bc:	2200      	movs	r2, #0
 801c7be:	679a      	str	r2, [r3, #120]	; 0x78
   for (pcb = list; pcb != NULL; pcb = pcb->next) {
 801c7c0:	68fb      	ldr	r3, [r7, #12]
 801c7c2:	68db      	ldr	r3, [r3, #12]
 801c7c4:	60fb      	str	r3, [r7, #12]
 801c7c6:	68fb      	ldr	r3, [r7, #12]
 801c7c8:	2b00      	cmp	r3, #0
 801c7ca:	d1f1      	bne.n	801c7b0 <tcp_remove_listener+0x10>
      }
   }
}
 801c7cc:	bf00      	nop
 801c7ce:	3714      	adds	r7, #20
 801c7d0:	46bd      	mov	sp, r7
 801c7d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 801c7d6:	4770      	bx	lr

0801c7d8 <tcp_listen_closed>:
/** Called when a listen pcb is closed. Iterates all pcb lists and removes the
 * closed listener pcb from pcb->listener if matching.
 */
static void
tcp_listen_closed(struct tcp_pcb *pcb)
{
 801c7d8:	b580      	push	{r7, lr}
 801c7da:	b084      	sub	sp, #16
 801c7dc:	af00      	add	r7, sp, #0
 801c7de:	6078      	str	r0, [r7, #4]
#if LWIP_CALLBACK_API || TCP_LISTEN_BACKLOG
  size_t i;
  LWIP_ASSERT("pcb != NULL", pcb != NULL);
 801c7e0:	687b      	ldr	r3, [r7, #4]
 801c7e2:	2b00      	cmp	r3, #0
 801c7e4:	d105      	bne.n	801c7f2 <tcp_listen_closed+0x1a>
 801c7e6:	4b13      	ldr	r3, [pc, #76]	; (801c834 <tcp_listen_closed+0x5c>)
 801c7e8:	22c0      	movs	r2, #192	; 0xc0
 801c7ea:	4913      	ldr	r1, [pc, #76]	; (801c838 <tcp_listen_closed+0x60>)
 801c7ec:	4813      	ldr	r0, [pc, #76]	; (801c83c <tcp_listen_closed+0x64>)
 801c7ee:	f007 fea3 	bl	8024538 <iprintf>
  LWIP_ASSERT("pcb->state == LISTEN", pcb->state == LISTEN);
 801c7f2:	687b      	ldr	r3, [r7, #4]
 801c7f4:	7d1b      	ldrb	r3, [r3, #20]
 801c7f6:	2b01      	cmp	r3, #1
 801c7f8:	d005      	beq.n	801c806 <tcp_listen_closed+0x2e>
 801c7fa:	4b0e      	ldr	r3, [pc, #56]	; (801c834 <tcp_listen_closed+0x5c>)
 801c7fc:	22c1      	movs	r2, #193	; 0xc1
 801c7fe:	4910      	ldr	r1, [pc, #64]	; (801c840 <tcp_listen_closed+0x68>)
 801c800:	480e      	ldr	r0, [pc, #56]	; (801c83c <tcp_listen_closed+0x64>)
 801c802:	f007 fe99 	bl	8024538 <iprintf>
  for (i = 1; i < LWIP_ARRAYSIZE(tcp_pcb_lists); i++) {
 801c806:	2301      	movs	r3, #1
 801c808:	60fb      	str	r3, [r7, #12]
 801c80a:	e00b      	b.n	801c824 <tcp_listen_closed+0x4c>
    tcp_remove_listener(*tcp_pcb_lists[i], (struct tcp_pcb_listen*)pcb);
 801c80c:	4a0d      	ldr	r2, [pc, #52]	; (801c844 <tcp_listen_closed+0x6c>)
 801c80e:	68fb      	ldr	r3, [r7, #12]
 801c810:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 801c814:	681b      	ldr	r3, [r3, #0]
 801c816:	6879      	ldr	r1, [r7, #4]
 801c818:	4618      	mov	r0, r3
 801c81a:	f7ff ffc1 	bl	801c7a0 <tcp_remove_listener>
  for (i = 1; i < LWIP_ARRAYSIZE(tcp_pcb_lists); i++) {
 801c81e:	68fb      	ldr	r3, [r7, #12]
 801c820:	3301      	adds	r3, #1
 801c822:	60fb      	str	r3, [r7, #12]
 801c824:	68fb      	ldr	r3, [r7, #12]
 801c826:	2b03      	cmp	r3, #3
 801c828:	d9f0      	bls.n	801c80c <tcp_listen_closed+0x34>
  }
#endif
  LWIP_UNUSED_ARG(pcb);
}
 801c82a:	bf00      	nop
 801c82c:	3710      	adds	r7, #16
 801c82e:	46bd      	mov	sp, r7
 801c830:	bd80      	pop	{r7, pc}
 801c832:	bf00      	nop
 801c834:	0802684c 	.word	0x0802684c
 801c838:	0802687c 	.word	0x0802687c
 801c83c:	08026888 	.word	0x08026888
 801c840:	080268b0 	.word	0x080268b0
 801c844:	08029bec 	.word	0x08029bec

0801c848 <tcp_close_shutdown>:
 * @return ERR_OK if connection has been closed
 *         another err_t if closing failed and pcb is not freed
 */
static err_t
tcp_close_shutdown(struct tcp_pcb *pcb, u8_t rst_on_unacked_data)
{
 801c848:	b5b0      	push	{r4, r5, r7, lr}
 801c84a:	b086      	sub	sp, #24
 801c84c:	af02      	add	r7, sp, #8
 801c84e:	6078      	str	r0, [r7, #4]
 801c850:	460b      	mov	r3, r1
 801c852:	70fb      	strb	r3, [r7, #3]
  if (rst_on_unacked_data && ((pcb->state == ESTABLISHED) || (pcb->state == CLOSE_WAIT))) {
 801c854:	78fb      	ldrb	r3, [r7, #3]
 801c856:	2b00      	cmp	r3, #0
 801c858:	d075      	beq.n	801c946 <tcp_close_shutdown+0xfe>
 801c85a:	687b      	ldr	r3, [r7, #4]
 801c85c:	7d1b      	ldrb	r3, [r3, #20]
 801c85e:	2b04      	cmp	r3, #4
 801c860:	d003      	beq.n	801c86a <tcp_close_shutdown+0x22>
 801c862:	687b      	ldr	r3, [r7, #4]
 801c864:	7d1b      	ldrb	r3, [r3, #20]
 801c866:	2b07      	cmp	r3, #7
 801c868:	d16d      	bne.n	801c946 <tcp_close_shutdown+0xfe>
    if ((pcb->refused_data != NULL) || (pcb->rcv_wnd != TCP_WND_MAX(pcb))) {
 801c86a:	687b      	ldr	r3, [r7, #4]
 801c86c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 801c86e:	2b00      	cmp	r3, #0
 801c870:	d104      	bne.n	801c87c <tcp_close_shutdown+0x34>
 801c872:	687b      	ldr	r3, [r7, #4]
 801c874:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 801c876:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 801c87a:	d064      	beq.n	801c946 <tcp_close_shutdown+0xfe>
      /* Not all data received by application, send RST to tell the remote
         side about this. */
      LWIP_ASSERT("pcb->flags & TF_RXCLOSED", pcb->flags & TF_RXCLOSED);
 801c87c:	687b      	ldr	r3, [r7, #4]
 801c87e:	7e9b      	ldrb	r3, [r3, #26]
 801c880:	f003 0310 	and.w	r3, r3, #16
 801c884:	2b00      	cmp	r3, #0
 801c886:	d106      	bne.n	801c896 <tcp_close_shutdown+0x4e>
 801c888:	4b59      	ldr	r3, [pc, #356]	; (801c9f0 <tcp_close_shutdown+0x1a8>)
 801c88a:	f240 120f 	movw	r2, #271	; 0x10f
 801c88e:	4959      	ldr	r1, [pc, #356]	; (801c9f4 <tcp_close_shutdown+0x1ac>)
 801c890:	4859      	ldr	r0, [pc, #356]	; (801c9f8 <tcp_close_shutdown+0x1b0>)
 801c892:	f007 fe51 	bl	8024538 <iprintf>

      /* don't call tcp_abort here: we must not deallocate the pcb since
         that might not be expected when calling tcp_close */
      tcp_rst(pcb->snd_nxt, pcb->rcv_nxt, &pcb->local_ip, &pcb->remote_ip,
 801c896:	687b      	ldr	r3, [r7, #4]
 801c898:	6cd8      	ldr	r0, [r3, #76]	; 0x4c
 801c89a:	687b      	ldr	r3, [r7, #4]
 801c89c:	6a59      	ldr	r1, [r3, #36]	; 0x24
 801c89e:	687c      	ldr	r4, [r7, #4]
 801c8a0:	687b      	ldr	r3, [r7, #4]
 801c8a2:	1d1d      	adds	r5, r3, #4
 801c8a4:	687b      	ldr	r3, [r7, #4]
 801c8a6:	8adb      	ldrh	r3, [r3, #22]
 801c8a8:	687a      	ldr	r2, [r7, #4]
 801c8aa:	8b12      	ldrh	r2, [r2, #24]
 801c8ac:	9201      	str	r2, [sp, #4]
 801c8ae:	9300      	str	r3, [sp, #0]
 801c8b0:	462b      	mov	r3, r5
 801c8b2:	4622      	mov	r2, r4
 801c8b4:	f004 ff1c 	bl	80216f0 <tcp_rst>
               pcb->local_port, pcb->remote_port);

      tcp_pcb_purge(pcb);
 801c8b8:	6878      	ldr	r0, [r7, #4]
 801c8ba:	f001 fa4d 	bl	801dd58 <tcp_pcb_purge>
      TCP_RMV_ACTIVE(pcb);
 801c8be:	4b4f      	ldr	r3, [pc, #316]	; (801c9fc <tcp_close_shutdown+0x1b4>)
 801c8c0:	681a      	ldr	r2, [r3, #0]
 801c8c2:	687b      	ldr	r3, [r7, #4]
 801c8c4:	429a      	cmp	r2, r3
 801c8c6:	d105      	bne.n	801c8d4 <tcp_close_shutdown+0x8c>
 801c8c8:	4b4c      	ldr	r3, [pc, #304]	; (801c9fc <tcp_close_shutdown+0x1b4>)
 801c8ca:	681b      	ldr	r3, [r3, #0]
 801c8cc:	68db      	ldr	r3, [r3, #12]
 801c8ce:	4a4b      	ldr	r2, [pc, #300]	; (801c9fc <tcp_close_shutdown+0x1b4>)
 801c8d0:	6013      	str	r3, [r2, #0]
 801c8d2:	e013      	b.n	801c8fc <tcp_close_shutdown+0xb4>
 801c8d4:	4b49      	ldr	r3, [pc, #292]	; (801c9fc <tcp_close_shutdown+0x1b4>)
 801c8d6:	681b      	ldr	r3, [r3, #0]
 801c8d8:	60fb      	str	r3, [r7, #12]
 801c8da:	e00c      	b.n	801c8f6 <tcp_close_shutdown+0xae>
 801c8dc:	68fb      	ldr	r3, [r7, #12]
 801c8de:	68da      	ldr	r2, [r3, #12]
 801c8e0:	687b      	ldr	r3, [r7, #4]
 801c8e2:	429a      	cmp	r2, r3
 801c8e4:	d104      	bne.n	801c8f0 <tcp_close_shutdown+0xa8>
 801c8e6:	687b      	ldr	r3, [r7, #4]
 801c8e8:	68da      	ldr	r2, [r3, #12]
 801c8ea:	68fb      	ldr	r3, [r7, #12]
 801c8ec:	60da      	str	r2, [r3, #12]
 801c8ee:	e005      	b.n	801c8fc <tcp_close_shutdown+0xb4>
 801c8f0:	68fb      	ldr	r3, [r7, #12]
 801c8f2:	68db      	ldr	r3, [r3, #12]
 801c8f4:	60fb      	str	r3, [r7, #12]
 801c8f6:	68fb      	ldr	r3, [r7, #12]
 801c8f8:	2b00      	cmp	r3, #0
 801c8fa:	d1ef      	bne.n	801c8dc <tcp_close_shutdown+0x94>
 801c8fc:	687b      	ldr	r3, [r7, #4]
 801c8fe:	2200      	movs	r2, #0
 801c900:	60da      	str	r2, [r3, #12]
 801c902:	4b3f      	ldr	r3, [pc, #252]	; (801ca00 <tcp_close_shutdown+0x1b8>)
 801c904:	2201      	movs	r2, #1
 801c906:	701a      	strb	r2, [r3, #0]
      if (pcb->state == ESTABLISHED) {
 801c908:	687b      	ldr	r3, [r7, #4]
 801c90a:	7d1b      	ldrb	r3, [r3, #20]
 801c90c:	2b04      	cmp	r3, #4
 801c90e:	d10c      	bne.n	801c92a <tcp_close_shutdown+0xe2>
        /* move to TIME_WAIT since we close actively */
        pcb->state = TIME_WAIT;
 801c910:	687b      	ldr	r3, [r7, #4]
 801c912:	220a      	movs	r2, #10
 801c914:	751a      	strb	r2, [r3, #20]
        TCP_REG(&tcp_tw_pcbs, pcb);
 801c916:	4b3b      	ldr	r3, [pc, #236]	; (801ca04 <tcp_close_shutdown+0x1bc>)
 801c918:	681a      	ldr	r2, [r3, #0]
 801c91a:	687b      	ldr	r3, [r7, #4]
 801c91c:	60da      	str	r2, [r3, #12]
 801c91e:	4a39      	ldr	r2, [pc, #228]	; (801ca04 <tcp_close_shutdown+0x1bc>)
 801c920:	687b      	ldr	r3, [r7, #4]
 801c922:	6013      	str	r3, [r2, #0]
 801c924:	f005 f932 	bl	8021b8c <tcp_timer_needed>
 801c928:	e00b      	b.n	801c942 <tcp_close_shutdown+0xfa>
      } else {
        /* CLOSE_WAIT: deallocate the pcb since we already sent a RST for it */
        if (tcp_input_pcb == pcb) {
 801c92a:	4b37      	ldr	r3, [pc, #220]	; (801ca08 <tcp_close_shutdown+0x1c0>)
 801c92c:	681a      	ldr	r2, [r3, #0]
 801c92e:	687b      	ldr	r3, [r7, #4]
 801c930:	429a      	cmp	r2, r3
 801c932:	d102      	bne.n	801c93a <tcp_close_shutdown+0xf2>
          /* prevent using a deallocated pcb: free it from tcp_input later */
          tcp_trigger_input_pcb_close();
 801c934:	f003 fd72 	bl	802041c <tcp_trigger_input_pcb_close>
 801c938:	e003      	b.n	801c942 <tcp_close_shutdown+0xfa>
        } else {
          memp_free(MEMP_TCP_PCB, pcb);
 801c93a:	6879      	ldr	r1, [r7, #4]
 801c93c:	2001      	movs	r0, #1
 801c93e:	f7fe ff41 	bl	801b7c4 <memp_free>
        }
      }
      return ERR_OK;
 801c942:	2300      	movs	r3, #0
 801c944:	e050      	b.n	801c9e8 <tcp_close_shutdown+0x1a0>
    }
  }

  /* - states which free the pcb are handled here,
     - states which send FIN and change state are handled in tcp_close_shutdown_fin() */
  switch (pcb->state) {
 801c946:	687b      	ldr	r3, [r7, #4]
 801c948:	7d1b      	ldrb	r3, [r3, #20]
 801c94a:	2b01      	cmp	r3, #1
 801c94c:	d02e      	beq.n	801c9ac <tcp_close_shutdown+0x164>
 801c94e:	2b02      	cmp	r3, #2
 801c950:	d038      	beq.n	801c9c4 <tcp_close_shutdown+0x17c>
 801c952:	2b00      	cmp	r3, #0
 801c954:	d142      	bne.n	801c9dc <tcp_close_shutdown+0x194>
     * and the user needs some way to free it should the need arise.
     * Calling tcp_close() with a pcb that has already been closed, (i.e. twice)
     * or for a pcb that has been used and then entered the CLOSED state
     * is erroneous, but this should never happen as the pcb has in those cases
     * been freed, and so any remaining handles are bogus. */
    if (pcb->local_port != 0) {
 801c956:	687b      	ldr	r3, [r7, #4]
 801c958:	8adb      	ldrh	r3, [r3, #22]
 801c95a:	2b00      	cmp	r3, #0
 801c95c:	d021      	beq.n	801c9a2 <tcp_close_shutdown+0x15a>
      TCP_RMV(&tcp_bound_pcbs, pcb);
 801c95e:	4b2b      	ldr	r3, [pc, #172]	; (801ca0c <tcp_close_shutdown+0x1c4>)
 801c960:	681a      	ldr	r2, [r3, #0]
 801c962:	687b      	ldr	r3, [r7, #4]
 801c964:	429a      	cmp	r2, r3
 801c966:	d105      	bne.n	801c974 <tcp_close_shutdown+0x12c>
 801c968:	4b28      	ldr	r3, [pc, #160]	; (801ca0c <tcp_close_shutdown+0x1c4>)
 801c96a:	681b      	ldr	r3, [r3, #0]
 801c96c:	68db      	ldr	r3, [r3, #12]
 801c96e:	4a27      	ldr	r2, [pc, #156]	; (801ca0c <tcp_close_shutdown+0x1c4>)
 801c970:	6013      	str	r3, [r2, #0]
 801c972:	e013      	b.n	801c99c <tcp_close_shutdown+0x154>
 801c974:	4b25      	ldr	r3, [pc, #148]	; (801ca0c <tcp_close_shutdown+0x1c4>)
 801c976:	681b      	ldr	r3, [r3, #0]
 801c978:	60bb      	str	r3, [r7, #8]
 801c97a:	e00c      	b.n	801c996 <tcp_close_shutdown+0x14e>
 801c97c:	68bb      	ldr	r3, [r7, #8]
 801c97e:	68da      	ldr	r2, [r3, #12]
 801c980:	687b      	ldr	r3, [r7, #4]
 801c982:	429a      	cmp	r2, r3
 801c984:	d104      	bne.n	801c990 <tcp_close_shutdown+0x148>
 801c986:	687b      	ldr	r3, [r7, #4]
 801c988:	68da      	ldr	r2, [r3, #12]
 801c98a:	68bb      	ldr	r3, [r7, #8]
 801c98c:	60da      	str	r2, [r3, #12]
 801c98e:	e005      	b.n	801c99c <tcp_close_shutdown+0x154>
 801c990:	68bb      	ldr	r3, [r7, #8]
 801c992:	68db      	ldr	r3, [r3, #12]
 801c994:	60bb      	str	r3, [r7, #8]
 801c996:	68bb      	ldr	r3, [r7, #8]
 801c998:	2b00      	cmp	r3, #0
 801c99a:	d1ef      	bne.n	801c97c <tcp_close_shutdown+0x134>
 801c99c:	687b      	ldr	r3, [r7, #4]
 801c99e:	2200      	movs	r2, #0
 801c9a0:	60da      	str	r2, [r3, #12]
    }
    memp_free(MEMP_TCP_PCB, pcb);
 801c9a2:	6879      	ldr	r1, [r7, #4]
 801c9a4:	2001      	movs	r0, #1
 801c9a6:	f7fe ff0d 	bl	801b7c4 <memp_free>
    break;
 801c9aa:	e01c      	b.n	801c9e6 <tcp_close_shutdown+0x19e>
  case LISTEN:
    tcp_listen_closed(pcb);
 801c9ac:	6878      	ldr	r0, [r7, #4]
 801c9ae:	f7ff ff13 	bl	801c7d8 <tcp_listen_closed>
    tcp_pcb_remove(&tcp_listen_pcbs.pcbs, pcb);
 801c9b2:	6879      	ldr	r1, [r7, #4]
 801c9b4:	4816      	ldr	r0, [pc, #88]	; (801ca10 <tcp_close_shutdown+0x1c8>)
 801c9b6:	f001 fa11 	bl	801dddc <tcp_pcb_remove>
    memp_free(MEMP_TCP_PCB_LISTEN, pcb);
 801c9ba:	6879      	ldr	r1, [r7, #4]
 801c9bc:	2002      	movs	r0, #2
 801c9be:	f7fe ff01 	bl	801b7c4 <memp_free>
    break;
 801c9c2:	e010      	b.n	801c9e6 <tcp_close_shutdown+0x19e>
  case SYN_SENT:
    TCP_PCB_REMOVE_ACTIVE(pcb);
 801c9c4:	6879      	ldr	r1, [r7, #4]
 801c9c6:	480d      	ldr	r0, [pc, #52]	; (801c9fc <tcp_close_shutdown+0x1b4>)
 801c9c8:	f001 fa08 	bl	801dddc <tcp_pcb_remove>
 801c9cc:	4b0c      	ldr	r3, [pc, #48]	; (801ca00 <tcp_close_shutdown+0x1b8>)
 801c9ce:	2201      	movs	r2, #1
 801c9d0:	701a      	strb	r2, [r3, #0]
    memp_free(MEMP_TCP_PCB, pcb);
 801c9d2:	6879      	ldr	r1, [r7, #4]
 801c9d4:	2001      	movs	r0, #1
 801c9d6:	f7fe fef5 	bl	801b7c4 <memp_free>
    MIB2_STATS_INC(mib2.tcpattemptfails);
    break;
 801c9da:	e004      	b.n	801c9e6 <tcp_close_shutdown+0x19e>
  default:
    return tcp_close_shutdown_fin(pcb);
 801c9dc:	6878      	ldr	r0, [r7, #4]
 801c9de:	f000 f819 	bl	801ca14 <tcp_close_shutdown_fin>
 801c9e2:	4603      	mov	r3, r0
 801c9e4:	e000      	b.n	801c9e8 <tcp_close_shutdown+0x1a0>
  }
  return ERR_OK;
 801c9e6:	2300      	movs	r3, #0
}
 801c9e8:	4618      	mov	r0, r3
 801c9ea:	3710      	adds	r7, #16
 801c9ec:	46bd      	mov	sp, r7
 801c9ee:	bdb0      	pop	{r4, r5, r7, pc}
 801c9f0:	0802684c 	.word	0x0802684c
 801c9f4:	080268c8 	.word	0x080268c8
 801c9f8:	08026888 	.word	0x08026888
 801c9fc:	20008aa0 	.word	0x20008aa0
 801ca00:	20008a9c 	.word	0x20008a9c
 801ca04:	20008ab0 	.word	0x20008ab0
 801ca08:	20008ab4 	.word	0x20008ab4
 801ca0c:	20008aac 	.word	0x20008aac
 801ca10:	20008aa8 	.word	0x20008aa8

0801ca14 <tcp_close_shutdown_fin>:

static err_t
tcp_close_shutdown_fin(struct tcp_pcb *pcb)
{
 801ca14:	b580      	push	{r7, lr}
 801ca16:	b084      	sub	sp, #16
 801ca18:	af00      	add	r7, sp, #0
 801ca1a:	6078      	str	r0, [r7, #4]
  err_t err;
  LWIP_ASSERT("pcb != NULL", pcb != NULL);
 801ca1c:	687b      	ldr	r3, [r7, #4]
 801ca1e:	2b00      	cmp	r3, #0
 801ca20:	d106      	bne.n	801ca30 <tcp_close_shutdown_fin+0x1c>
 801ca22:	4b2c      	ldr	r3, [pc, #176]	; (801cad4 <tcp_close_shutdown_fin+0xc0>)
 801ca24:	f240 124d 	movw	r2, #333	; 0x14d
 801ca28:	492b      	ldr	r1, [pc, #172]	; (801cad8 <tcp_close_shutdown_fin+0xc4>)
 801ca2a:	482c      	ldr	r0, [pc, #176]	; (801cadc <tcp_close_shutdown_fin+0xc8>)
 801ca2c:	f007 fd84 	bl	8024538 <iprintf>

  switch (pcb->state) {
 801ca30:	687b      	ldr	r3, [r7, #4]
 801ca32:	7d1b      	ldrb	r3, [r3, #20]
 801ca34:	2b04      	cmp	r3, #4
 801ca36:	d010      	beq.n	801ca5a <tcp_close_shutdown_fin+0x46>
 801ca38:	2b07      	cmp	r3, #7
 801ca3a:	d01b      	beq.n	801ca74 <tcp_close_shutdown_fin+0x60>
 801ca3c:	2b03      	cmp	r3, #3
 801ca3e:	d126      	bne.n	801ca8e <tcp_close_shutdown_fin+0x7a>
  case SYN_RCVD:
    err = tcp_send_fin(pcb);
 801ca40:	6878      	ldr	r0, [r7, #4]
 801ca42:	f003 fd77 	bl	8020534 <tcp_send_fin>
 801ca46:	4603      	mov	r3, r0
 801ca48:	73fb      	strb	r3, [r7, #15]
    if (err == ERR_OK) {
 801ca4a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 801ca4e:	2b00      	cmp	r3, #0
 801ca50:	d11f      	bne.n	801ca92 <tcp_close_shutdown_fin+0x7e>
      tcp_backlog_accepted(pcb);
      MIB2_STATS_INC(mib2.tcpattemptfails);
      pcb->state = FIN_WAIT_1;
 801ca52:	687b      	ldr	r3, [r7, #4]
 801ca54:	2205      	movs	r2, #5
 801ca56:	751a      	strb	r2, [r3, #20]
    }
    break;
 801ca58:	e01b      	b.n	801ca92 <tcp_close_shutdown_fin+0x7e>
  case ESTABLISHED:
    err = tcp_send_fin(pcb);
 801ca5a:	6878      	ldr	r0, [r7, #4]
 801ca5c:	f003 fd6a 	bl	8020534 <tcp_send_fin>
 801ca60:	4603      	mov	r3, r0
 801ca62:	73fb      	strb	r3, [r7, #15]
    if (err == ERR_OK) {
 801ca64:	f997 300f 	ldrsb.w	r3, [r7, #15]
 801ca68:	2b00      	cmp	r3, #0
 801ca6a:	d114      	bne.n	801ca96 <tcp_close_shutdown_fin+0x82>
      MIB2_STATS_INC(mib2.tcpestabresets);
      pcb->state = FIN_WAIT_1;
 801ca6c:	687b      	ldr	r3, [r7, #4]
 801ca6e:	2205      	movs	r2, #5
 801ca70:	751a      	strb	r2, [r3, #20]
    }
    break;
 801ca72:	e010      	b.n	801ca96 <tcp_close_shutdown_fin+0x82>
  case CLOSE_WAIT:
    err = tcp_send_fin(pcb);
 801ca74:	6878      	ldr	r0, [r7, #4]
 801ca76:	f003 fd5d 	bl	8020534 <tcp_send_fin>
 801ca7a:	4603      	mov	r3, r0
 801ca7c:	73fb      	strb	r3, [r7, #15]
    if (err == ERR_OK) {
 801ca7e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 801ca82:	2b00      	cmp	r3, #0
 801ca84:	d109      	bne.n	801ca9a <tcp_close_shutdown_fin+0x86>
      MIB2_STATS_INC(mib2.tcpestabresets);
      pcb->state = LAST_ACK;
 801ca86:	687b      	ldr	r3, [r7, #4]
 801ca88:	2209      	movs	r2, #9
 801ca8a:	751a      	strb	r2, [r3, #20]
    }
    break;
 801ca8c:	e005      	b.n	801ca9a <tcp_close_shutdown_fin+0x86>
  default:
    /* Has already been closed, do nothing. */
    return ERR_OK;
 801ca8e:	2300      	movs	r3, #0
 801ca90:	e01c      	b.n	801cacc <tcp_close_shutdown_fin+0xb8>
    break;
 801ca92:	bf00      	nop
 801ca94:	e002      	b.n	801ca9c <tcp_close_shutdown_fin+0x88>
    break;
 801ca96:	bf00      	nop
 801ca98:	e000      	b.n	801ca9c <tcp_close_shutdown_fin+0x88>
    break;
 801ca9a:	bf00      	nop
  }

  if (err == ERR_OK) {
 801ca9c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 801caa0:	2b00      	cmp	r3, #0
 801caa2:	d103      	bne.n	801caac <tcp_close_shutdown_fin+0x98>
    /* To ensure all data has been sent when tcp_close returns, we have
       to make sure tcp_output doesn't fail.
       Since we don't really have to ensure all data has been sent when tcp_close
       returns (unsent data is sent from tcp timer functions, also), we don't care
       for the return value of tcp_output for now. */
    tcp_output(pcb);
 801caa4:	6878      	ldr	r0, [r7, #4]
 801caa6:	f004 fb9b 	bl	80211e0 <tcp_output>
 801caaa:	e00d      	b.n	801cac8 <tcp_close_shutdown_fin+0xb4>
  } else if (err == ERR_MEM) {
 801caac:	f997 300f 	ldrsb.w	r3, [r7, #15]
 801cab0:	f1b3 3fff 	cmp.w	r3, #4294967295
 801cab4:	d108      	bne.n	801cac8 <tcp_close_shutdown_fin+0xb4>
    /* Mark this pcb for closing. Closing is retried from tcp_tmr. */
    pcb->flags |= TF_CLOSEPEND;
 801cab6:	687b      	ldr	r3, [r7, #4]
 801cab8:	7e9b      	ldrb	r3, [r3, #26]
 801caba:	f043 0308 	orr.w	r3, r3, #8
 801cabe:	b2da      	uxtb	r2, r3
 801cac0:	687b      	ldr	r3, [r7, #4]
 801cac2:	769a      	strb	r2, [r3, #26]
    /* We have to return ERR_OK from here to indicate to the callers that this
       pcb should not be used any more as it will be freed soon via tcp_tmr.
       This is OK here since sending FIN does not guarantee a time frime for
       actually freeing the pcb, either (it is left in closure states for
       remote ACK or timeout) */
    return ERR_OK;
 801cac4:	2300      	movs	r3, #0
 801cac6:	e001      	b.n	801cacc <tcp_close_shutdown_fin+0xb8>
  }
  return err;
 801cac8:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 801cacc:	4618      	mov	r0, r3
 801cace:	3710      	adds	r7, #16
 801cad0:	46bd      	mov	sp, r7
 801cad2:	bd80      	pop	{r7, pc}
 801cad4:	0802684c 	.word	0x0802684c
 801cad8:	0802687c 	.word	0x0802687c
 801cadc:	08026888 	.word	0x08026888

0801cae0 <tcp_close>:
 * @return ERR_OK if connection has been closed
 *         another err_t if closing failed and pcb is not freed
 */
err_t
tcp_close(struct tcp_pcb *pcb)
{
 801cae0:	b580      	push	{r7, lr}
 801cae2:	b082      	sub	sp, #8
 801cae4:	af00      	add	r7, sp, #0
 801cae6:	6078      	str	r0, [r7, #4]
  LWIP_DEBUGF(TCP_DEBUG, ("tcp_close: closing in "));
  tcp_debug_print_state(pcb->state);

  if (pcb->state != LISTEN) {
 801cae8:	687b      	ldr	r3, [r7, #4]
 801caea:	7d1b      	ldrb	r3, [r3, #20]
 801caec:	2b01      	cmp	r3, #1
 801caee:	d006      	beq.n	801cafe <tcp_close+0x1e>
    /* Set a flag not to receive any more data... */
    pcb->flags |= TF_RXCLOSED;
 801caf0:	687b      	ldr	r3, [r7, #4]
 801caf2:	7e9b      	ldrb	r3, [r3, #26]
 801caf4:	f043 0310 	orr.w	r3, r3, #16
 801caf8:	b2da      	uxtb	r2, r3
 801cafa:	687b      	ldr	r3, [r7, #4]
 801cafc:	769a      	strb	r2, [r3, #26]
  }
  /* ... and close */
  return tcp_close_shutdown(pcb, 1);
 801cafe:	2101      	movs	r1, #1
 801cb00:	6878      	ldr	r0, [r7, #4]
 801cb02:	f7ff fea1 	bl	801c848 <tcp_close_shutdown>
 801cb06:	4603      	mov	r3, r0
}
 801cb08:	4618      	mov	r0, r3
 801cb0a:	3708      	adds	r7, #8
 801cb0c:	46bd      	mov	sp, r7
 801cb0e:	bd80      	pop	{r7, pc}

0801cb10 <tcp_shutdown>:
 * @return ERR_OK if shutdown succeeded (or the PCB has already been shut down)
 *         another err_t on error.
 */
err_t
tcp_shutdown(struct tcp_pcb *pcb, int shut_rx, int shut_tx)
{
 801cb10:	b580      	push	{r7, lr}
 801cb12:	b084      	sub	sp, #16
 801cb14:	af00      	add	r7, sp, #0
 801cb16:	60f8      	str	r0, [r7, #12]
 801cb18:	60b9      	str	r1, [r7, #8]
 801cb1a:	607a      	str	r2, [r7, #4]
  if (pcb->state == LISTEN) {
 801cb1c:	68fb      	ldr	r3, [r7, #12]
 801cb1e:	7d1b      	ldrb	r3, [r3, #20]
 801cb20:	2b01      	cmp	r3, #1
 801cb22:	d102      	bne.n	801cb2a <tcp_shutdown+0x1a>
    return ERR_CONN;
 801cb24:	f06f 030a 	mvn.w	r3, #10
 801cb28:	e035      	b.n	801cb96 <tcp_shutdown+0x86>
  }
  if (shut_rx) {
 801cb2a:	68bb      	ldr	r3, [r7, #8]
 801cb2c:	2b00      	cmp	r3, #0
 801cb2e:	d01b      	beq.n	801cb68 <tcp_shutdown+0x58>
    /* shut down the receive side: set a flag not to receive any more data... */
    pcb->flags |= TF_RXCLOSED;
 801cb30:	68fb      	ldr	r3, [r7, #12]
 801cb32:	7e9b      	ldrb	r3, [r3, #26]
 801cb34:	f043 0310 	orr.w	r3, r3, #16
 801cb38:	b2da      	uxtb	r2, r3
 801cb3a:	68fb      	ldr	r3, [r7, #12]
 801cb3c:	769a      	strb	r2, [r3, #26]
    if (shut_tx) {
 801cb3e:	687b      	ldr	r3, [r7, #4]
 801cb40:	2b00      	cmp	r3, #0
 801cb42:	d005      	beq.n	801cb50 <tcp_shutdown+0x40>
      /* shutting down the tx AND rx side is the same as closing for the raw API */
      return tcp_close_shutdown(pcb, 1);
 801cb44:	2101      	movs	r1, #1
 801cb46:	68f8      	ldr	r0, [r7, #12]
 801cb48:	f7ff fe7e 	bl	801c848 <tcp_close_shutdown>
 801cb4c:	4603      	mov	r3, r0
 801cb4e:	e022      	b.n	801cb96 <tcp_shutdown+0x86>
    }
    /* ... and free buffered data */
    if (pcb->refused_data != NULL) {
 801cb50:	68fb      	ldr	r3, [r7, #12]
 801cb52:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 801cb54:	2b00      	cmp	r3, #0
 801cb56:	d007      	beq.n	801cb68 <tcp_shutdown+0x58>
      pbuf_free(pcb->refused_data);
 801cb58:	68fb      	ldr	r3, [r7, #12]
 801cb5a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 801cb5c:	4618      	mov	r0, r3
 801cb5e:	f7ff fb8b 	bl	801c278 <pbuf_free>
      pcb->refused_data = NULL;
 801cb62:	68fb      	ldr	r3, [r7, #12]
 801cb64:	2200      	movs	r2, #0
 801cb66:	675a      	str	r2, [r3, #116]	; 0x74
    }
  }
  if (shut_tx) {
 801cb68:	687b      	ldr	r3, [r7, #4]
 801cb6a:	2b00      	cmp	r3, #0
 801cb6c:	d012      	beq.n	801cb94 <tcp_shutdown+0x84>
    /* This can't happen twice since if it succeeds, the pcb's state is changed.
       Only close in these states as the others directly deallocate the PCB */
    switch (pcb->state) {
 801cb6e:	68fb      	ldr	r3, [r7, #12]
 801cb70:	7d1b      	ldrb	r3, [r3, #20]
 801cb72:	2b03      	cmp	r3, #3
 801cb74:	db0b      	blt.n	801cb8e <tcp_shutdown+0x7e>
 801cb76:	2b04      	cmp	r3, #4
 801cb78:	dd01      	ble.n	801cb7e <tcp_shutdown+0x6e>
 801cb7a:	2b07      	cmp	r3, #7
 801cb7c:	d107      	bne.n	801cb8e <tcp_shutdown+0x7e>
    case SYN_RCVD:
    case ESTABLISHED:
    case CLOSE_WAIT:
      return tcp_close_shutdown(pcb, (u8_t)shut_rx);
 801cb7e:	68bb      	ldr	r3, [r7, #8]
 801cb80:	b2db      	uxtb	r3, r3
 801cb82:	4619      	mov	r1, r3
 801cb84:	68f8      	ldr	r0, [r7, #12]
 801cb86:	f7ff fe5f 	bl	801c848 <tcp_close_shutdown>
 801cb8a:	4603      	mov	r3, r0
 801cb8c:	e003      	b.n	801cb96 <tcp_shutdown+0x86>
    default:
      /* Not (yet?) connected, cannot shutdown the TX side as that would bring us
        into CLOSED state, where the PCB is deallocated. */
      return ERR_CONN;
 801cb8e:	f06f 030a 	mvn.w	r3, #10
 801cb92:	e000      	b.n	801cb96 <tcp_shutdown+0x86>
    }
  }
  return ERR_OK;
 801cb94:	2300      	movs	r3, #0
}
 801cb96:	4618      	mov	r0, r3
 801cb98:	3710      	adds	r7, #16
 801cb9a:	46bd      	mov	sp, r7
 801cb9c:	bd80      	pop	{r7, pc}
	...

0801cba0 <tcp_abandon>:
 * @param pcb the tcp_pcb to abort
 * @param reset boolean to indicate whether a reset should be sent
 */
void
tcp_abandon(struct tcp_pcb *pcb, int reset)
{
 801cba0:	b580      	push	{r7, lr}
 801cba2:	b08c      	sub	sp, #48	; 0x30
 801cba4:	af02      	add	r7, sp, #8
 801cba6:	6078      	str	r0, [r7, #4]
 801cba8:	6039      	str	r1, [r7, #0]
  tcp_err_fn errf;
#endif /* LWIP_CALLBACK_API */
  void *errf_arg;

  /* pcb->state LISTEN not allowed here */
  LWIP_ASSERT("don't call tcp_abort/tcp_abandon for listen-pcbs",
 801cbaa:	687b      	ldr	r3, [r7, #4]
 801cbac:	7d1b      	ldrb	r3, [r3, #20]
 801cbae:	2b01      	cmp	r3, #1
 801cbb0:	d106      	bne.n	801cbc0 <tcp_abandon+0x20>
 801cbb2:	4b4d      	ldr	r3, [pc, #308]	; (801cce8 <tcp_abandon+0x148>)
 801cbb4:	f44f 72f0 	mov.w	r2, #480	; 0x1e0
 801cbb8:	494c      	ldr	r1, [pc, #304]	; (801ccec <tcp_abandon+0x14c>)
 801cbba:	484d      	ldr	r0, [pc, #308]	; (801ccf0 <tcp_abandon+0x150>)
 801cbbc:	f007 fcbc 	bl	8024538 <iprintf>
    pcb->state != LISTEN);
  /* Figure out on which TCP PCB list we are, and remove us. If we
     are in an active state, call the receive function associated with
     the PCB with a NULL argument, and send an RST to the remote end. */
  if (pcb->state == TIME_WAIT) {
 801cbc0:	687b      	ldr	r3, [r7, #4]
 801cbc2:	7d1b      	ldrb	r3, [r3, #20]
 801cbc4:	2b0a      	cmp	r3, #10
 801cbc6:	d108      	bne.n	801cbda <tcp_abandon+0x3a>
    tcp_pcb_remove(&tcp_tw_pcbs, pcb);
 801cbc8:	6879      	ldr	r1, [r7, #4]
 801cbca:	484a      	ldr	r0, [pc, #296]	; (801ccf4 <tcp_abandon+0x154>)
 801cbcc:	f001 f906 	bl	801dddc <tcp_pcb_remove>
    memp_free(MEMP_TCP_PCB, pcb);
 801cbd0:	6879      	ldr	r1, [r7, #4]
 801cbd2:	2001      	movs	r0, #1
 801cbd4:	f7fe fdf6 	bl	801b7c4 <memp_free>
    }
    last_state = pcb->state;
    memp_free(MEMP_TCP_PCB, pcb);
    TCP_EVENT_ERR(last_state, errf, errf_arg, ERR_ABRT);
  }
}
 801cbd8:	e081      	b.n	801ccde <tcp_abandon+0x13e>
    int send_rst = 0;
 801cbda:	2300      	movs	r3, #0
 801cbdc:	627b      	str	r3, [r7, #36]	; 0x24
    u16_t local_port = 0;
 801cbde:	2300      	movs	r3, #0
 801cbe0:	847b      	strh	r3, [r7, #34]	; 0x22
    seqno = pcb->snd_nxt;
 801cbe2:	687b      	ldr	r3, [r7, #4]
 801cbe4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 801cbe6:	61bb      	str	r3, [r7, #24]
    ackno = pcb->rcv_nxt;
 801cbe8:	687b      	ldr	r3, [r7, #4]
 801cbea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 801cbec:	617b      	str	r3, [r7, #20]
    errf = pcb->errf;
 801cbee:	687b      	ldr	r3, [r7, #4]
 801cbf0:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 801cbf4:	613b      	str	r3, [r7, #16]
    errf_arg = pcb->callback_arg;
 801cbf6:	687b      	ldr	r3, [r7, #4]
 801cbf8:	691b      	ldr	r3, [r3, #16]
 801cbfa:	60fb      	str	r3, [r7, #12]
    if (pcb->state == CLOSED) {
 801cbfc:	687b      	ldr	r3, [r7, #4]
 801cbfe:	7d1b      	ldrb	r3, [r3, #20]
 801cc00:	2b00      	cmp	r3, #0
 801cc02:	d126      	bne.n	801cc52 <tcp_abandon+0xb2>
      if (pcb->local_port != 0) {
 801cc04:	687b      	ldr	r3, [r7, #4]
 801cc06:	8adb      	ldrh	r3, [r3, #22]
 801cc08:	2b00      	cmp	r3, #0
 801cc0a:	d02e      	beq.n	801cc6a <tcp_abandon+0xca>
        TCP_RMV(&tcp_bound_pcbs, pcb);
 801cc0c:	4b3a      	ldr	r3, [pc, #232]	; (801ccf8 <tcp_abandon+0x158>)
 801cc0e:	681a      	ldr	r2, [r3, #0]
 801cc10:	687b      	ldr	r3, [r7, #4]
 801cc12:	429a      	cmp	r2, r3
 801cc14:	d105      	bne.n	801cc22 <tcp_abandon+0x82>
 801cc16:	4b38      	ldr	r3, [pc, #224]	; (801ccf8 <tcp_abandon+0x158>)
 801cc18:	681b      	ldr	r3, [r3, #0]
 801cc1a:	68db      	ldr	r3, [r3, #12]
 801cc1c:	4a36      	ldr	r2, [pc, #216]	; (801ccf8 <tcp_abandon+0x158>)
 801cc1e:	6013      	str	r3, [r2, #0]
 801cc20:	e013      	b.n	801cc4a <tcp_abandon+0xaa>
 801cc22:	4b35      	ldr	r3, [pc, #212]	; (801ccf8 <tcp_abandon+0x158>)
 801cc24:	681b      	ldr	r3, [r3, #0]
 801cc26:	61fb      	str	r3, [r7, #28]
 801cc28:	e00c      	b.n	801cc44 <tcp_abandon+0xa4>
 801cc2a:	69fb      	ldr	r3, [r7, #28]
 801cc2c:	68da      	ldr	r2, [r3, #12]
 801cc2e:	687b      	ldr	r3, [r7, #4]
 801cc30:	429a      	cmp	r2, r3
 801cc32:	d104      	bne.n	801cc3e <tcp_abandon+0x9e>
 801cc34:	687b      	ldr	r3, [r7, #4]
 801cc36:	68da      	ldr	r2, [r3, #12]
 801cc38:	69fb      	ldr	r3, [r7, #28]
 801cc3a:	60da      	str	r2, [r3, #12]
 801cc3c:	e005      	b.n	801cc4a <tcp_abandon+0xaa>
 801cc3e:	69fb      	ldr	r3, [r7, #28]
 801cc40:	68db      	ldr	r3, [r3, #12]
 801cc42:	61fb      	str	r3, [r7, #28]
 801cc44:	69fb      	ldr	r3, [r7, #28]
 801cc46:	2b00      	cmp	r3, #0
 801cc48:	d1ef      	bne.n	801cc2a <tcp_abandon+0x8a>
 801cc4a:	687b      	ldr	r3, [r7, #4]
 801cc4c:	2200      	movs	r2, #0
 801cc4e:	60da      	str	r2, [r3, #12]
 801cc50:	e00b      	b.n	801cc6a <tcp_abandon+0xca>
      send_rst = reset;
 801cc52:	683b      	ldr	r3, [r7, #0]
 801cc54:	627b      	str	r3, [r7, #36]	; 0x24
      local_port = pcb->local_port;
 801cc56:	687b      	ldr	r3, [r7, #4]
 801cc58:	8adb      	ldrh	r3, [r3, #22]
 801cc5a:	847b      	strh	r3, [r7, #34]	; 0x22
      TCP_PCB_REMOVE_ACTIVE(pcb);
 801cc5c:	6879      	ldr	r1, [r7, #4]
 801cc5e:	4827      	ldr	r0, [pc, #156]	; (801ccfc <tcp_abandon+0x15c>)
 801cc60:	f001 f8bc 	bl	801dddc <tcp_pcb_remove>
 801cc64:	4b26      	ldr	r3, [pc, #152]	; (801cd00 <tcp_abandon+0x160>)
 801cc66:	2201      	movs	r2, #1
 801cc68:	701a      	strb	r2, [r3, #0]
    if (pcb->unacked != NULL) {
 801cc6a:	687b      	ldr	r3, [r7, #4]
 801cc6c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 801cc6e:	2b00      	cmp	r3, #0
 801cc70:	d004      	beq.n	801cc7c <tcp_abandon+0xdc>
      tcp_segs_free(pcb->unacked);
 801cc72:	687b      	ldr	r3, [r7, #4]
 801cc74:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 801cc76:	4618      	mov	r0, r3
 801cc78:	f000 fe05 	bl	801d886 <tcp_segs_free>
    if (pcb->unsent != NULL) {
 801cc7c:	687b      	ldr	r3, [r7, #4]
 801cc7e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 801cc80:	2b00      	cmp	r3, #0
 801cc82:	d004      	beq.n	801cc8e <tcp_abandon+0xee>
      tcp_segs_free(pcb->unsent);
 801cc84:	687b      	ldr	r3, [r7, #4]
 801cc86:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 801cc88:	4618      	mov	r0, r3
 801cc8a:	f000 fdfc 	bl	801d886 <tcp_segs_free>
    if (pcb->ooseq != NULL) {
 801cc8e:	687b      	ldr	r3, [r7, #4]
 801cc90:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 801cc92:	2b00      	cmp	r3, #0
 801cc94:	d004      	beq.n	801cca0 <tcp_abandon+0x100>
      tcp_segs_free(pcb->ooseq);
 801cc96:	687b      	ldr	r3, [r7, #4]
 801cc98:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 801cc9a:	4618      	mov	r0, r3
 801cc9c:	f000 fdf3 	bl	801d886 <tcp_segs_free>
    if (send_rst) {
 801cca0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801cca2:	2b00      	cmp	r3, #0
 801cca4:	d00c      	beq.n	801ccc0 <tcp_abandon+0x120>
      tcp_rst(seqno, ackno, &pcb->local_ip, &pcb->remote_ip, local_port, pcb->remote_port);
 801cca6:	687a      	ldr	r2, [r7, #4]
 801cca8:	687b      	ldr	r3, [r7, #4]
 801ccaa:	1d19      	adds	r1, r3, #4
 801ccac:	687b      	ldr	r3, [r7, #4]
 801ccae:	8b1b      	ldrh	r3, [r3, #24]
 801ccb0:	9301      	str	r3, [sp, #4]
 801ccb2:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 801ccb4:	9300      	str	r3, [sp, #0]
 801ccb6:	460b      	mov	r3, r1
 801ccb8:	6979      	ldr	r1, [r7, #20]
 801ccba:	69b8      	ldr	r0, [r7, #24]
 801ccbc:	f004 fd18 	bl	80216f0 <tcp_rst>
    last_state = pcb->state;
 801ccc0:	687b      	ldr	r3, [r7, #4]
 801ccc2:	7d1b      	ldrb	r3, [r3, #20]
 801ccc4:	72fb      	strb	r3, [r7, #11]
    memp_free(MEMP_TCP_PCB, pcb);
 801ccc6:	6879      	ldr	r1, [r7, #4]
 801ccc8:	2001      	movs	r0, #1
 801ccca:	f7fe fd7b 	bl	801b7c4 <memp_free>
    TCP_EVENT_ERR(last_state, errf, errf_arg, ERR_ABRT);
 801ccce:	693b      	ldr	r3, [r7, #16]
 801ccd0:	2b00      	cmp	r3, #0
 801ccd2:	d004      	beq.n	801ccde <tcp_abandon+0x13e>
 801ccd4:	693b      	ldr	r3, [r7, #16]
 801ccd6:	f06f 010c 	mvn.w	r1, #12
 801ccda:	68f8      	ldr	r0, [r7, #12]
 801ccdc:	4798      	blx	r3
}
 801ccde:	bf00      	nop
 801cce0:	3728      	adds	r7, #40	; 0x28
 801cce2:	46bd      	mov	sp, r7
 801cce4:	bd80      	pop	{r7, pc}
 801cce6:	bf00      	nop
 801cce8:	0802684c 	.word	0x0802684c
 801ccec:	080268e4 	.word	0x080268e4
 801ccf0:	08026888 	.word	0x08026888
 801ccf4:	20008ab0 	.word	0x20008ab0
 801ccf8:	20008aac 	.word	0x20008aac
 801ccfc:	20008aa0 	.word	0x20008aa0
 801cd00:	20008a9c 	.word	0x20008a9c

0801cd04 <tcp_abort>:
 *
 * @param pcb the tcp pcb to abort
 */
void
tcp_abort(struct tcp_pcb *pcb)
{
 801cd04:	b580      	push	{r7, lr}
 801cd06:	b082      	sub	sp, #8
 801cd08:	af00      	add	r7, sp, #0
 801cd0a:	6078      	str	r0, [r7, #4]
  tcp_abandon(pcb, 1);
 801cd0c:	2101      	movs	r1, #1
 801cd0e:	6878      	ldr	r0, [r7, #4]
 801cd10:	f7ff ff46 	bl	801cba0 <tcp_abandon>
}
 801cd14:	bf00      	nop
 801cd16:	3708      	adds	r7, #8
 801cd18:	46bd      	mov	sp, r7
 801cd1a:	bd80      	pop	{r7, pc}

0801cd1c <tcp_bind>:
 *         ERR_VAL if bind failed because the PCB is not in a valid state
 *         ERR_OK if bound
 */
err_t
tcp_bind(struct tcp_pcb *pcb, const ip_addr_t *ipaddr, u16_t port)
{
 801cd1c:	b580      	push	{r7, lr}
 801cd1e:	b088      	sub	sp, #32
 801cd20:	af00      	add	r7, sp, #0
 801cd22:	60f8      	str	r0, [r7, #12]
 801cd24:	60b9      	str	r1, [r7, #8]
 801cd26:	4613      	mov	r3, r2
 801cd28:	80fb      	strh	r3, [r7, #6]
  int i;
  int max_pcb_list = NUM_TCP_PCB_LISTS;
 801cd2a:	2304      	movs	r3, #4
 801cd2c:	617b      	str	r3, [r7, #20]
  struct tcp_pcb *cpcb;

#if LWIP_IPV4
  /* Don't propagate NULL pointer (IPv4 ANY) to subsequent functions */
  if (ipaddr == NULL) {
 801cd2e:	68bb      	ldr	r3, [r7, #8]
 801cd30:	2b00      	cmp	r3, #0
 801cd32:	d101      	bne.n	801cd38 <tcp_bind+0x1c>
    ipaddr = IP4_ADDR_ANY;
 801cd34:	4b3c      	ldr	r3, [pc, #240]	; (801ce28 <tcp_bind+0x10c>)
 801cd36:	60bb      	str	r3, [r7, #8]
  }
#endif /* LWIP_IPV4 */

  /* still need to check for ipaddr == NULL in IPv6 only case */
  if ((pcb == NULL) || (ipaddr == NULL)) {
 801cd38:	68fb      	ldr	r3, [r7, #12]
 801cd3a:	2b00      	cmp	r3, #0
 801cd3c:	d002      	beq.n	801cd44 <tcp_bind+0x28>
 801cd3e:	68bb      	ldr	r3, [r7, #8]
 801cd40:	2b00      	cmp	r3, #0
 801cd42:	d102      	bne.n	801cd4a <tcp_bind+0x2e>
    return ERR_VAL;
 801cd44:	f06f 0305 	mvn.w	r3, #5
 801cd48:	e06a      	b.n	801ce20 <tcp_bind+0x104>
  }

  LWIP_ERROR("tcp_bind: can only bind in state CLOSED", pcb->state == CLOSED, return ERR_VAL);
 801cd4a:	68fb      	ldr	r3, [r7, #12]
 801cd4c:	7d1b      	ldrb	r3, [r3, #20]
 801cd4e:	2b00      	cmp	r3, #0
 801cd50:	d009      	beq.n	801cd66 <tcp_bind+0x4a>
 801cd52:	4b36      	ldr	r3, [pc, #216]	; (801ce2c <tcp_bind+0x110>)
 801cd54:	f44f 7211 	mov.w	r2, #580	; 0x244
 801cd58:	4935      	ldr	r1, [pc, #212]	; (801ce30 <tcp_bind+0x114>)
 801cd5a:	4836      	ldr	r0, [pc, #216]	; (801ce34 <tcp_bind+0x118>)
 801cd5c:	f007 fbec 	bl	8024538 <iprintf>
 801cd60:	f06f 0305 	mvn.w	r3, #5
 801cd64:	e05c      	b.n	801ce20 <tcp_bind+0x104>
  if (ip_get_option(pcb, SOF_REUSEADDR)) {
    max_pcb_list = NUM_TCP_PCB_LISTS_NO_TIME_WAIT;
  }
#endif /* SO_REUSE */

  if (port == 0) {
 801cd66:	88fb      	ldrh	r3, [r7, #6]
 801cd68:	2b00      	cmp	r3, #0
 801cd6a:	d109      	bne.n	801cd80 <tcp_bind+0x64>
    port = tcp_new_port();
 801cd6c:	f000 f9ba 	bl	801d0e4 <tcp_new_port>
 801cd70:	4603      	mov	r3, r0
 801cd72:	80fb      	strh	r3, [r7, #6]
    if (port == 0) {
 801cd74:	88fb      	ldrh	r3, [r7, #6]
 801cd76:	2b00      	cmp	r3, #0
 801cd78:	d135      	bne.n	801cde6 <tcp_bind+0xca>
      return ERR_BUF;
 801cd7a:	f06f 0301 	mvn.w	r3, #1
 801cd7e:	e04f      	b.n	801ce20 <tcp_bind+0x104>
    }
  } else {
    /* Check if the address already is in use (on all lists) */
    for (i = 0; i < max_pcb_list; i++) {
 801cd80:	2300      	movs	r3, #0
 801cd82:	61fb      	str	r3, [r7, #28]
 801cd84:	e02b      	b.n	801cdde <tcp_bind+0xc2>
      for (cpcb = *tcp_pcb_lists[i]; cpcb != NULL; cpcb = cpcb->next) {
 801cd86:	4a2c      	ldr	r2, [pc, #176]	; (801ce38 <tcp_bind+0x11c>)
 801cd88:	69fb      	ldr	r3, [r7, #28]
 801cd8a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 801cd8e:	681b      	ldr	r3, [r3, #0]
 801cd90:	61bb      	str	r3, [r7, #24]
 801cd92:	e01e      	b.n	801cdd2 <tcp_bind+0xb6>
        if (cpcb->local_port == port) {
 801cd94:	69bb      	ldr	r3, [r7, #24]
 801cd96:	8adb      	ldrh	r3, [r3, #22]
 801cd98:	88fa      	ldrh	r2, [r7, #6]
 801cd9a:	429a      	cmp	r2, r3
 801cd9c:	d116      	bne.n	801cdcc <tcp_bind+0xb0>
              !ip_get_option(cpcb, SOF_REUSEADDR))
#endif /* SO_REUSE */
          {
            /* @todo: check accept_any_ip_version */
            if ((IP_IS_V6(ipaddr) == IP_IS_V6_VAL(cpcb->local_ip)) &&
                (ip_addr_isany(&cpcb->local_ip) ||
 801cd9e:	69bb      	ldr	r3, [r7, #24]
            if ((IP_IS_V6(ipaddr) == IP_IS_V6_VAL(cpcb->local_ip)) &&
 801cda0:	2b00      	cmp	r3, #0
 801cda2:	d010      	beq.n	801cdc6 <tcp_bind+0xaa>
                (ip_addr_isany(&cpcb->local_ip) ||
 801cda4:	69bb      	ldr	r3, [r7, #24]
 801cda6:	681b      	ldr	r3, [r3, #0]
 801cda8:	2b00      	cmp	r3, #0
 801cdaa:	d00c      	beq.n	801cdc6 <tcp_bind+0xaa>
 801cdac:	68bb      	ldr	r3, [r7, #8]
 801cdae:	2b00      	cmp	r3, #0
 801cdb0:	d009      	beq.n	801cdc6 <tcp_bind+0xaa>
                ip_addr_isany(ipaddr) ||
 801cdb2:	68bb      	ldr	r3, [r7, #8]
 801cdb4:	681b      	ldr	r3, [r3, #0]
 801cdb6:	2b00      	cmp	r3, #0
 801cdb8:	d005      	beq.n	801cdc6 <tcp_bind+0xaa>
                ip_addr_cmp(&cpcb->local_ip, ipaddr))) {
 801cdba:	69bb      	ldr	r3, [r7, #24]
 801cdbc:	681a      	ldr	r2, [r3, #0]
 801cdbe:	68bb      	ldr	r3, [r7, #8]
 801cdc0:	681b      	ldr	r3, [r3, #0]
            if ((IP_IS_V6(ipaddr) == IP_IS_V6_VAL(cpcb->local_ip)) &&
 801cdc2:	429a      	cmp	r2, r3
 801cdc4:	d102      	bne.n	801cdcc <tcp_bind+0xb0>
              return ERR_USE;
 801cdc6:	f06f 0307 	mvn.w	r3, #7
 801cdca:	e029      	b.n	801ce20 <tcp_bind+0x104>
      for (cpcb = *tcp_pcb_lists[i]; cpcb != NULL; cpcb = cpcb->next) {
 801cdcc:	69bb      	ldr	r3, [r7, #24]
 801cdce:	68db      	ldr	r3, [r3, #12]
 801cdd0:	61bb      	str	r3, [r7, #24]
 801cdd2:	69bb      	ldr	r3, [r7, #24]
 801cdd4:	2b00      	cmp	r3, #0
 801cdd6:	d1dd      	bne.n	801cd94 <tcp_bind+0x78>
    for (i = 0; i < max_pcb_list; i++) {
 801cdd8:	69fb      	ldr	r3, [r7, #28]
 801cdda:	3301      	adds	r3, #1
 801cddc:	61fb      	str	r3, [r7, #28]
 801cdde:	69fa      	ldr	r2, [r7, #28]
 801cde0:	697b      	ldr	r3, [r7, #20]
 801cde2:	429a      	cmp	r2, r3
 801cde4:	dbcf      	blt.n	801cd86 <tcp_bind+0x6a>
        }
      }
    }
  }

  if (!ip_addr_isany(ipaddr)) {
 801cde6:	68bb      	ldr	r3, [r7, #8]
 801cde8:	2b00      	cmp	r3, #0
 801cdea:	d00c      	beq.n	801ce06 <tcp_bind+0xea>
 801cdec:	68bb      	ldr	r3, [r7, #8]
 801cdee:	681b      	ldr	r3, [r3, #0]
 801cdf0:	2b00      	cmp	r3, #0
 801cdf2:	d008      	beq.n	801ce06 <tcp_bind+0xea>
    ip_addr_set(&pcb->local_ip, ipaddr);
 801cdf4:	68bb      	ldr	r3, [r7, #8]
 801cdf6:	2b00      	cmp	r3, #0
 801cdf8:	d002      	beq.n	801ce00 <tcp_bind+0xe4>
 801cdfa:	68bb      	ldr	r3, [r7, #8]
 801cdfc:	681b      	ldr	r3, [r3, #0]
 801cdfe:	e000      	b.n	801ce02 <tcp_bind+0xe6>
 801ce00:	2300      	movs	r3, #0
 801ce02:	68fa      	ldr	r2, [r7, #12]
 801ce04:	6013      	str	r3, [r2, #0]
  }
  pcb->local_port = port;
 801ce06:	68fb      	ldr	r3, [r7, #12]
 801ce08:	88fa      	ldrh	r2, [r7, #6]
 801ce0a:	82da      	strh	r2, [r3, #22]
  TCP_REG(&tcp_bound_pcbs, pcb);
 801ce0c:	4b0b      	ldr	r3, [pc, #44]	; (801ce3c <tcp_bind+0x120>)
 801ce0e:	681a      	ldr	r2, [r3, #0]
 801ce10:	68fb      	ldr	r3, [r7, #12]
 801ce12:	60da      	str	r2, [r3, #12]
 801ce14:	4a09      	ldr	r2, [pc, #36]	; (801ce3c <tcp_bind+0x120>)
 801ce16:	68fb      	ldr	r3, [r7, #12]
 801ce18:	6013      	str	r3, [r2, #0]
 801ce1a:	f004 feb7 	bl	8021b8c <tcp_timer_needed>
  LWIP_DEBUGF(TCP_DEBUG, ("tcp_bind: bind to port %"U16_F"\n", port));
  return ERR_OK;
 801ce1e:	2300      	movs	r3, #0
}
 801ce20:	4618      	mov	r0, r3
 801ce22:	3720      	adds	r7, #32
 801ce24:	46bd      	mov	sp, r7
 801ce26:	bd80      	pop	{r7, pc}
 801ce28:	08029b00 	.word	0x08029b00
 801ce2c:	0802684c 	.word	0x0802684c
 801ce30:	08026918 	.word	0x08026918
 801ce34:	08026888 	.word	0x08026888
 801ce38:	08029bec 	.word	0x08029bec
 801ce3c:	20008aac 	.word	0x20008aac

0801ce40 <tcp_accept_null>:
/**
 * Default accept callback if no accept callback is specified by the user.
 */
static err_t
tcp_accept_null(void *arg, struct tcp_pcb *pcb, err_t err)
{
 801ce40:	b580      	push	{r7, lr}
 801ce42:	b084      	sub	sp, #16
 801ce44:	af00      	add	r7, sp, #0
 801ce46:	60f8      	str	r0, [r7, #12]
 801ce48:	60b9      	str	r1, [r7, #8]
 801ce4a:	4613      	mov	r3, r2
 801ce4c:	71fb      	strb	r3, [r7, #7]
  LWIP_UNUSED_ARG(arg);
  LWIP_UNUSED_ARG(err);

  tcp_abort(pcb);
 801ce4e:	68b8      	ldr	r0, [r7, #8]
 801ce50:	f7ff ff58 	bl	801cd04 <tcp_abort>

  return ERR_ABRT;
 801ce54:	f06f 030c 	mvn.w	r3, #12
}
 801ce58:	4618      	mov	r0, r3
 801ce5a:	3710      	adds	r7, #16
 801ce5c:	46bd      	mov	sp, r7
 801ce5e:	bd80      	pop	{r7, pc}

0801ce60 <tcp_listen_with_backlog_and_err>:
 *       called like this:
 *             tpcb = tcp_listen_with_backlog_and_err(tpcb, backlog, &err);
 */
struct tcp_pcb *
tcp_listen_with_backlog_and_err(struct tcp_pcb *pcb, u8_t backlog, err_t *err)
{
 801ce60:	b580      	push	{r7, lr}
 801ce62:	b088      	sub	sp, #32
 801ce64:	af00      	add	r7, sp, #0
 801ce66:	60f8      	str	r0, [r7, #12]
 801ce68:	460b      	mov	r3, r1
 801ce6a:	607a      	str	r2, [r7, #4]
 801ce6c:	72fb      	strb	r3, [r7, #11]
  struct tcp_pcb_listen *lpcb = NULL;
 801ce6e:	2300      	movs	r3, #0
 801ce70:	61fb      	str	r3, [r7, #28]
  err_t res;

  LWIP_UNUSED_ARG(backlog);
  LWIP_ERROR("tcp_listen: pcb already connected", pcb->state == CLOSED, res = ERR_CLSD; goto done);
 801ce72:	68fb      	ldr	r3, [r7, #12]
 801ce74:	7d1b      	ldrb	r3, [r3, #20]
 801ce76:	2b00      	cmp	r3, #0
 801ce78:	d009      	beq.n	801ce8e <tcp_listen_with_backlog_and_err+0x2e>
 801ce7a:	4b3f      	ldr	r3, [pc, #252]	; (801cf78 <tcp_listen_with_backlog_and_err+0x118>)
 801ce7c:	f44f 722d 	mov.w	r2, #692	; 0x2b4
 801ce80:	493e      	ldr	r1, [pc, #248]	; (801cf7c <tcp_listen_with_backlog_and_err+0x11c>)
 801ce82:	483f      	ldr	r0, [pc, #252]	; (801cf80 <tcp_listen_with_backlog_and_err+0x120>)
 801ce84:	f007 fb58 	bl	8024538 <iprintf>
 801ce88:	23f1      	movs	r3, #241	; 0xf1
 801ce8a:	76fb      	strb	r3, [r7, #27]
 801ce8c:	e069      	b.n	801cf62 <tcp_listen_with_backlog_and_err+0x102>

  /* already listening? */
  if (pcb->state == LISTEN) {
 801ce8e:	68fb      	ldr	r3, [r7, #12]
 801ce90:	7d1b      	ldrb	r3, [r3, #20]
 801ce92:	2b01      	cmp	r3, #1
 801ce94:	d104      	bne.n	801cea0 <tcp_listen_with_backlog_and_err+0x40>
    lpcb = (struct tcp_pcb_listen*)pcb;
 801ce96:	68fb      	ldr	r3, [r7, #12]
 801ce98:	61fb      	str	r3, [r7, #28]
    res = ERR_ALREADY;
 801ce9a:	23f7      	movs	r3, #247	; 0xf7
 801ce9c:	76fb      	strb	r3, [r7, #27]
    goto done;
 801ce9e:	e060      	b.n	801cf62 <tcp_listen_with_backlog_and_err+0x102>
        goto done;
      }
    }
  }
#endif /* SO_REUSE */
  lpcb = (struct tcp_pcb_listen *)memp_malloc(MEMP_TCP_PCB_LISTEN);
 801cea0:	2002      	movs	r0, #2
 801cea2:	f7fe fc3d 	bl	801b720 <memp_malloc>
 801cea6:	61f8      	str	r0, [r7, #28]
  if (lpcb == NULL) {
 801cea8:	69fb      	ldr	r3, [r7, #28]
 801ceaa:	2b00      	cmp	r3, #0
 801ceac:	d102      	bne.n	801ceb4 <tcp_listen_with_backlog_and_err+0x54>
    res = ERR_MEM;
 801ceae:	23ff      	movs	r3, #255	; 0xff
 801ceb0:	76fb      	strb	r3, [r7, #27]
    goto done;
 801ceb2:	e056      	b.n	801cf62 <tcp_listen_with_backlog_and_err+0x102>
  }
  lpcb->callback_arg = pcb->callback_arg;
 801ceb4:	68fb      	ldr	r3, [r7, #12]
 801ceb6:	691a      	ldr	r2, [r3, #16]
 801ceb8:	69fb      	ldr	r3, [r7, #28]
 801ceba:	611a      	str	r2, [r3, #16]
  lpcb->local_port = pcb->local_port;
 801cebc:	68fb      	ldr	r3, [r7, #12]
 801cebe:	8ada      	ldrh	r2, [r3, #22]
 801cec0:	69fb      	ldr	r3, [r7, #28]
 801cec2:	82da      	strh	r2, [r3, #22]
  lpcb->state = LISTEN;
 801cec4:	69fb      	ldr	r3, [r7, #28]
 801cec6:	2201      	movs	r2, #1
 801cec8:	751a      	strb	r2, [r3, #20]
  lpcb->prio = pcb->prio;
 801ceca:	68fb      	ldr	r3, [r7, #12]
 801cecc:	7d5a      	ldrb	r2, [r3, #21]
 801cece:	69fb      	ldr	r3, [r7, #28]
 801ced0:	755a      	strb	r2, [r3, #21]
  lpcb->so_options = pcb->so_options;
 801ced2:	68fb      	ldr	r3, [r7, #12]
 801ced4:	7a1a      	ldrb	r2, [r3, #8]
 801ced6:	69fb      	ldr	r3, [r7, #28]
 801ced8:	721a      	strb	r2, [r3, #8]
  lpcb->ttl = pcb->ttl;
 801ceda:	68fb      	ldr	r3, [r7, #12]
 801cedc:	7a9a      	ldrb	r2, [r3, #10]
 801cede:	69fb      	ldr	r3, [r7, #28]
 801cee0:	729a      	strb	r2, [r3, #10]
  lpcb->tos = pcb->tos;
 801cee2:	68fb      	ldr	r3, [r7, #12]
 801cee4:	7a5a      	ldrb	r2, [r3, #9]
 801cee6:	69fb      	ldr	r3, [r7, #28]
 801cee8:	725a      	strb	r2, [r3, #9]
#if LWIP_IPV4 && LWIP_IPV6
  IP_SET_TYPE_VAL(lpcb->remote_ip, pcb->local_ip.type);
#endif /* LWIP_IPV4 && LWIP_IPV6 */
  ip_addr_copy(lpcb->local_ip, pcb->local_ip);
 801ceea:	68fb      	ldr	r3, [r7, #12]
 801ceec:	681a      	ldr	r2, [r3, #0]
 801ceee:	69fb      	ldr	r3, [r7, #28]
 801cef0:	601a      	str	r2, [r3, #0]
  if (pcb->local_port != 0) {
 801cef2:	68fb      	ldr	r3, [r7, #12]
 801cef4:	8adb      	ldrh	r3, [r3, #22]
 801cef6:	2b00      	cmp	r3, #0
 801cef8:	d021      	beq.n	801cf3e <tcp_listen_with_backlog_and_err+0xde>
    TCP_RMV(&tcp_bound_pcbs, pcb);
 801cefa:	4b22      	ldr	r3, [pc, #136]	; (801cf84 <tcp_listen_with_backlog_and_err+0x124>)
 801cefc:	681a      	ldr	r2, [r3, #0]
 801cefe:	68fb      	ldr	r3, [r7, #12]
 801cf00:	429a      	cmp	r2, r3
 801cf02:	d105      	bne.n	801cf10 <tcp_listen_with_backlog_and_err+0xb0>
 801cf04:	4b1f      	ldr	r3, [pc, #124]	; (801cf84 <tcp_listen_with_backlog_and_err+0x124>)
 801cf06:	681b      	ldr	r3, [r3, #0]
 801cf08:	68db      	ldr	r3, [r3, #12]
 801cf0a:	4a1e      	ldr	r2, [pc, #120]	; (801cf84 <tcp_listen_with_backlog_and_err+0x124>)
 801cf0c:	6013      	str	r3, [r2, #0]
 801cf0e:	e013      	b.n	801cf38 <tcp_listen_with_backlog_and_err+0xd8>
 801cf10:	4b1c      	ldr	r3, [pc, #112]	; (801cf84 <tcp_listen_with_backlog_and_err+0x124>)
 801cf12:	681b      	ldr	r3, [r3, #0]
 801cf14:	617b      	str	r3, [r7, #20]
 801cf16:	e00c      	b.n	801cf32 <tcp_listen_with_backlog_and_err+0xd2>
 801cf18:	697b      	ldr	r3, [r7, #20]
 801cf1a:	68da      	ldr	r2, [r3, #12]
 801cf1c:	68fb      	ldr	r3, [r7, #12]
 801cf1e:	429a      	cmp	r2, r3
 801cf20:	d104      	bne.n	801cf2c <tcp_listen_with_backlog_and_err+0xcc>
 801cf22:	68fb      	ldr	r3, [r7, #12]
 801cf24:	68da      	ldr	r2, [r3, #12]
 801cf26:	697b      	ldr	r3, [r7, #20]
 801cf28:	60da      	str	r2, [r3, #12]
 801cf2a:	e005      	b.n	801cf38 <tcp_listen_with_backlog_and_err+0xd8>
 801cf2c:	697b      	ldr	r3, [r7, #20]
 801cf2e:	68db      	ldr	r3, [r3, #12]
 801cf30:	617b      	str	r3, [r7, #20]
 801cf32:	697b      	ldr	r3, [r7, #20]
 801cf34:	2b00      	cmp	r3, #0
 801cf36:	d1ef      	bne.n	801cf18 <tcp_listen_with_backlog_and_err+0xb8>
 801cf38:	68fb      	ldr	r3, [r7, #12]
 801cf3a:	2200      	movs	r2, #0
 801cf3c:	60da      	str	r2, [r3, #12]
  }
  memp_free(MEMP_TCP_PCB, pcb);
 801cf3e:	68f9      	ldr	r1, [r7, #12]
 801cf40:	2001      	movs	r0, #1
 801cf42:	f7fe fc3f 	bl	801b7c4 <memp_free>
#if LWIP_CALLBACK_API
  lpcb->accept = tcp_accept_null;
 801cf46:	69fb      	ldr	r3, [r7, #28]
 801cf48:	4a0f      	ldr	r2, [pc, #60]	; (801cf88 <tcp_listen_with_backlog_and_err+0x128>)
 801cf4a:	619a      	str	r2, [r3, #24]
#endif /* LWIP_CALLBACK_API */
#if TCP_LISTEN_BACKLOG
  lpcb->accepts_pending = 0;
  tcp_backlog_set(lpcb, backlog);
#endif /* TCP_LISTEN_BACKLOG */
  TCP_REG(&tcp_listen_pcbs.pcbs, (struct tcp_pcb *)lpcb);
 801cf4c:	4b0f      	ldr	r3, [pc, #60]	; (801cf8c <tcp_listen_with_backlog_and_err+0x12c>)
 801cf4e:	681a      	ldr	r2, [r3, #0]
 801cf50:	69fb      	ldr	r3, [r7, #28]
 801cf52:	60da      	str	r2, [r3, #12]
 801cf54:	4a0d      	ldr	r2, [pc, #52]	; (801cf8c <tcp_listen_with_backlog_and_err+0x12c>)
 801cf56:	69fb      	ldr	r3, [r7, #28]
 801cf58:	6013      	str	r3, [r2, #0]
 801cf5a:	f004 fe17 	bl	8021b8c <tcp_timer_needed>
  res = ERR_OK;
 801cf5e:	2300      	movs	r3, #0
 801cf60:	76fb      	strb	r3, [r7, #27]
done:
  if (err != NULL) {
 801cf62:	687b      	ldr	r3, [r7, #4]
 801cf64:	2b00      	cmp	r3, #0
 801cf66:	d002      	beq.n	801cf6e <tcp_listen_with_backlog_and_err+0x10e>
    *err = res;
 801cf68:	687b      	ldr	r3, [r7, #4]
 801cf6a:	7efa      	ldrb	r2, [r7, #27]
 801cf6c:	701a      	strb	r2, [r3, #0]
  }
  return (struct tcp_pcb *)lpcb;
 801cf6e:	69fb      	ldr	r3, [r7, #28]
}
 801cf70:	4618      	mov	r0, r3
 801cf72:	3720      	adds	r7, #32
 801cf74:	46bd      	mov	sp, r7
 801cf76:	bd80      	pop	{r7, pc}
 801cf78:	0802684c 	.word	0x0802684c
 801cf7c:	08026940 	.word	0x08026940
 801cf80:	08026888 	.word	0x08026888
 801cf84:	20008aac 	.word	0x20008aac
 801cf88:	0801ce41 	.word	0x0801ce41
 801cf8c:	20008aa8 	.word	0x20008aa8

0801cf90 <tcp_update_rcv_ann_wnd>:
 * Returns how much extra window would be advertised if we sent an
 * update now.
 */
u32_t
tcp_update_rcv_ann_wnd(struct tcp_pcb *pcb)
{
 801cf90:	b580      	push	{r7, lr}
 801cf92:	b084      	sub	sp, #16
 801cf94:	af00      	add	r7, sp, #0
 801cf96:	6078      	str	r0, [r7, #4]
  u32_t new_right_edge = pcb->rcv_nxt + pcb->rcv_wnd;
 801cf98:	687b      	ldr	r3, [r7, #4]
 801cf9a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 801cf9c:	687a      	ldr	r2, [r7, #4]
 801cf9e:	8d12      	ldrh	r2, [r2, #40]	; 0x28
 801cfa0:	4413      	add	r3, r2
 801cfa2:	60fb      	str	r3, [r7, #12]

  if (TCP_SEQ_GEQ(new_right_edge, pcb->rcv_ann_right_edge + LWIP_MIN((TCP_WND / 2), pcb->mss))) {
 801cfa4:	687b      	ldr	r3, [r7, #4]
 801cfa6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 801cfa8:	687a      	ldr	r2, [r7, #4]
 801cfaa:	8e52      	ldrh	r2, [r2, #50]	; 0x32
 801cfac:	f5b2 6f00 	cmp.w	r2, #2048	; 0x800
 801cfb0:	d802      	bhi.n	801cfb8 <tcp_update_rcv_ann_wnd+0x28>
 801cfb2:	687a      	ldr	r2, [r7, #4]
 801cfb4:	8e52      	ldrh	r2, [r2, #50]	; 0x32
 801cfb6:	e001      	b.n	801cfbc <tcp_update_rcv_ann_wnd+0x2c>
 801cfb8:	f44f 6200 	mov.w	r2, #2048	; 0x800
 801cfbc:	4413      	add	r3, r2
 801cfbe:	68fa      	ldr	r2, [r7, #12]
 801cfc0:	1ad3      	subs	r3, r2, r3
 801cfc2:	2b00      	cmp	r3, #0
 801cfc4:	db08      	blt.n	801cfd8 <tcp_update_rcv_ann_wnd+0x48>
    /* we can advertise more window */
    pcb->rcv_ann_wnd = pcb->rcv_wnd;
 801cfc6:	687b      	ldr	r3, [r7, #4]
 801cfc8:	8d1a      	ldrh	r2, [r3, #40]	; 0x28
 801cfca:	687b      	ldr	r3, [r7, #4]
 801cfcc:	855a      	strh	r2, [r3, #42]	; 0x2a
    return new_right_edge - pcb->rcv_ann_right_edge;
 801cfce:	687b      	ldr	r3, [r7, #4]
 801cfd0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 801cfd2:	68fa      	ldr	r2, [r7, #12]
 801cfd4:	1ad3      	subs	r3, r2, r3
 801cfd6:	e020      	b.n	801d01a <tcp_update_rcv_ann_wnd+0x8a>
  } else {
    if (TCP_SEQ_GT(pcb->rcv_nxt, pcb->rcv_ann_right_edge)) {
 801cfd8:	687b      	ldr	r3, [r7, #4]
 801cfda:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 801cfdc:	687b      	ldr	r3, [r7, #4]
 801cfde:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 801cfe0:	1ad3      	subs	r3, r2, r3
 801cfe2:	2b00      	cmp	r3, #0
 801cfe4:	dd03      	ble.n	801cfee <tcp_update_rcv_ann_wnd+0x5e>
      /* Can happen due to other end sending out of advertised window,
       * but within actual available (but not yet advertised) window */
      pcb->rcv_ann_wnd = 0;
 801cfe6:	687b      	ldr	r3, [r7, #4]
 801cfe8:	2200      	movs	r2, #0
 801cfea:	855a      	strh	r2, [r3, #42]	; 0x2a
 801cfec:	e014      	b.n	801d018 <tcp_update_rcv_ann_wnd+0x88>
    } else {
      /* keep the right edge of window constant */
      u32_t new_rcv_ann_wnd = pcb->rcv_ann_right_edge - pcb->rcv_nxt;
 801cfee:	687b      	ldr	r3, [r7, #4]
 801cff0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 801cff2:	687b      	ldr	r3, [r7, #4]
 801cff4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 801cff6:	1ad3      	subs	r3, r2, r3
 801cff8:	60bb      	str	r3, [r7, #8]
#if !LWIP_WND_SCALE
      LWIP_ASSERT("new_rcv_ann_wnd <= 0xffff", new_rcv_ann_wnd <= 0xffff);
 801cffa:	68bb      	ldr	r3, [r7, #8]
 801cffc:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 801d000:	d306      	bcc.n	801d010 <tcp_update_rcv_ann_wnd+0x80>
 801d002:	4b08      	ldr	r3, [pc, #32]	; (801d024 <tcp_update_rcv_ann_wnd+0x94>)
 801d004:	f44f 7242 	mov.w	r2, #776	; 0x308
 801d008:	4907      	ldr	r1, [pc, #28]	; (801d028 <tcp_update_rcv_ann_wnd+0x98>)
 801d00a:	4808      	ldr	r0, [pc, #32]	; (801d02c <tcp_update_rcv_ann_wnd+0x9c>)
 801d00c:	f007 fa94 	bl	8024538 <iprintf>
#endif
      pcb->rcv_ann_wnd = (tcpwnd_size_t)new_rcv_ann_wnd;
 801d010:	68bb      	ldr	r3, [r7, #8]
 801d012:	b29a      	uxth	r2, r3
 801d014:	687b      	ldr	r3, [r7, #4]
 801d016:	855a      	strh	r2, [r3, #42]	; 0x2a
    }
    return 0;
 801d018:	2300      	movs	r3, #0
  }
}
 801d01a:	4618      	mov	r0, r3
 801d01c:	3710      	adds	r7, #16
 801d01e:	46bd      	mov	sp, r7
 801d020:	bd80      	pop	{r7, pc}
 801d022:	bf00      	nop
 801d024:	0802684c 	.word	0x0802684c
 801d028:	08026964 	.word	0x08026964
 801d02c:	08026888 	.word	0x08026888

0801d030 <tcp_recved>:
 * @param pcb the tcp_pcb for which data is read
 * @param len the amount of bytes that have been read by the application
 */
void
tcp_recved(struct tcp_pcb *pcb, u16_t len)
{
 801d030:	b580      	push	{r7, lr}
 801d032:	b084      	sub	sp, #16
 801d034:	af00      	add	r7, sp, #0
 801d036:	6078      	str	r0, [r7, #4]
 801d038:	460b      	mov	r3, r1
 801d03a:	807b      	strh	r3, [r7, #2]
  int wnd_inflation;

  /* pcb->state LISTEN not allowed here */
  LWIP_ASSERT("don't call tcp_recved for listen-pcbs",
 801d03c:	687b      	ldr	r3, [r7, #4]
 801d03e:	7d1b      	ldrb	r3, [r3, #20]
 801d040:	2b01      	cmp	r3, #1
 801d042:	d106      	bne.n	801d052 <tcp_recved+0x22>
 801d044:	4b23      	ldr	r3, [pc, #140]	; (801d0d4 <tcp_recved+0xa4>)
 801d046:	f44f 7248 	mov.w	r2, #800	; 0x320
 801d04a:	4923      	ldr	r1, [pc, #140]	; (801d0d8 <tcp_recved+0xa8>)
 801d04c:	4823      	ldr	r0, [pc, #140]	; (801d0dc <tcp_recved+0xac>)
 801d04e:	f007 fa73 	bl	8024538 <iprintf>
    pcb->state != LISTEN);

  pcb->rcv_wnd += len;
 801d052:	687b      	ldr	r3, [r7, #4]
 801d054:	8d1a      	ldrh	r2, [r3, #40]	; 0x28
 801d056:	887b      	ldrh	r3, [r7, #2]
 801d058:	4413      	add	r3, r2
 801d05a:	b29a      	uxth	r2, r3
 801d05c:	687b      	ldr	r3, [r7, #4]
 801d05e:	851a      	strh	r2, [r3, #40]	; 0x28
  if (pcb->rcv_wnd > TCP_WND_MAX(pcb)) {
 801d060:	687b      	ldr	r3, [r7, #4]
 801d062:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 801d064:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 801d068:	d904      	bls.n	801d074 <tcp_recved+0x44>
    pcb->rcv_wnd = TCP_WND_MAX(pcb);
 801d06a:	687b      	ldr	r3, [r7, #4]
 801d06c:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 801d070:	851a      	strh	r2, [r3, #40]	; 0x28
 801d072:	e017      	b.n	801d0a4 <tcp_recved+0x74>
  } else if (pcb->rcv_wnd == 0) {
 801d074:	687b      	ldr	r3, [r7, #4]
 801d076:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 801d078:	2b00      	cmp	r3, #0
 801d07a:	d113      	bne.n	801d0a4 <tcp_recved+0x74>
    /* rcv_wnd overflowed */
    if ((pcb->state == CLOSE_WAIT) || (pcb->state == LAST_ACK)) {
 801d07c:	687b      	ldr	r3, [r7, #4]
 801d07e:	7d1b      	ldrb	r3, [r3, #20]
 801d080:	2b07      	cmp	r3, #7
 801d082:	d003      	beq.n	801d08c <tcp_recved+0x5c>
 801d084:	687b      	ldr	r3, [r7, #4]
 801d086:	7d1b      	ldrb	r3, [r3, #20]
 801d088:	2b09      	cmp	r3, #9
 801d08a:	d104      	bne.n	801d096 <tcp_recved+0x66>
      /* In passive close, we allow this, since the FIN bit is added to rcv_wnd
         by the stack itself, since it is not mandatory for an application
         to call tcp_recved() for the FIN bit, but e.g. the netconn API does so. */
      pcb->rcv_wnd = TCP_WND_MAX(pcb);
 801d08c:	687b      	ldr	r3, [r7, #4]
 801d08e:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 801d092:	851a      	strh	r2, [r3, #40]	; 0x28
 801d094:	e006      	b.n	801d0a4 <tcp_recved+0x74>
    } else {
      LWIP_ASSERT("tcp_recved: len wrapped rcv_wnd\n", 0);
 801d096:	4b0f      	ldr	r3, [pc, #60]	; (801d0d4 <tcp_recved+0xa4>)
 801d098:	f240 322d 	movw	r2, #813	; 0x32d
 801d09c:	4910      	ldr	r1, [pc, #64]	; (801d0e0 <tcp_recved+0xb0>)
 801d09e:	480f      	ldr	r0, [pc, #60]	; (801d0dc <tcp_recved+0xac>)
 801d0a0:	f007 fa4a 	bl	8024538 <iprintf>
    }
  }

  wnd_inflation = tcp_update_rcv_ann_wnd(pcb);
 801d0a4:	6878      	ldr	r0, [r7, #4]
 801d0a6:	f7ff ff73 	bl	801cf90 <tcp_update_rcv_ann_wnd>
 801d0aa:	4603      	mov	r3, r0
 801d0ac:	60fb      	str	r3, [r7, #12]

  /* If the change in the right edge of window is significant (default
   * watermark is TCP_WND/4), then send an explicit update now.
   * Otherwise wait for a packet to be sent in the normal course of
   * events (or more window to be available later) */
  if (wnd_inflation >= TCP_WND_UPDATE_THRESHOLD) {
 801d0ae:	68fb      	ldr	r3, [r7, #12]
 801d0b0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 801d0b4:	db09      	blt.n	801d0ca <tcp_recved+0x9a>
    tcp_ack_now(pcb);
 801d0b6:	687b      	ldr	r3, [r7, #4]
 801d0b8:	7e9b      	ldrb	r3, [r3, #26]
 801d0ba:	f043 0302 	orr.w	r3, r3, #2
 801d0be:	b2da      	uxtb	r2, r3
 801d0c0:	687b      	ldr	r3, [r7, #4]
 801d0c2:	769a      	strb	r2, [r3, #26]
    tcp_output(pcb);
 801d0c4:	6878      	ldr	r0, [r7, #4]
 801d0c6:	f004 f88b 	bl	80211e0 <tcp_output>
  }

  LWIP_DEBUGF(TCP_DEBUG, ("tcp_recved: received %"U16_F" bytes, wnd %"TCPWNDSIZE_F" (%"TCPWNDSIZE_F").\n",
         len, pcb->rcv_wnd, (u16_t)(TCP_WND_MAX(pcb) - pcb->rcv_wnd)));
}
 801d0ca:	bf00      	nop
 801d0cc:	3710      	adds	r7, #16
 801d0ce:	46bd      	mov	sp, r7
 801d0d0:	bd80      	pop	{r7, pc}
 801d0d2:	bf00      	nop
 801d0d4:	0802684c 	.word	0x0802684c
 801d0d8:	08026980 	.word	0x08026980
 801d0dc:	08026888 	.word	0x08026888
 801d0e0:	080269a8 	.word	0x080269a8

0801d0e4 <tcp_new_port>:
 *
 * @return a new (free) local TCP port number
 */
static u16_t
tcp_new_port(void)
{
 801d0e4:	b480      	push	{r7}
 801d0e6:	b083      	sub	sp, #12
 801d0e8:	af00      	add	r7, sp, #0
  u8_t i;
  u16_t n = 0;
 801d0ea:	2300      	movs	r3, #0
 801d0ec:	80bb      	strh	r3, [r7, #4]
  struct tcp_pcb *pcb;

again:
  if (tcp_port++ == TCP_LOCAL_PORT_RANGE_END) {
 801d0ee:	4b1d      	ldr	r3, [pc, #116]	; (801d164 <tcp_new_port+0x80>)
 801d0f0:	881b      	ldrh	r3, [r3, #0]
 801d0f2:	1c5a      	adds	r2, r3, #1
 801d0f4:	b291      	uxth	r1, r2
 801d0f6:	4a1b      	ldr	r2, [pc, #108]	; (801d164 <tcp_new_port+0x80>)
 801d0f8:	8011      	strh	r1, [r2, #0]
 801d0fa:	f64f 72ff 	movw	r2, #65535	; 0xffff
 801d0fe:	4293      	cmp	r3, r2
 801d100:	d103      	bne.n	801d10a <tcp_new_port+0x26>
    tcp_port = TCP_LOCAL_PORT_RANGE_START;
 801d102:	4b18      	ldr	r3, [pc, #96]	; (801d164 <tcp_new_port+0x80>)
 801d104:	f44f 4240 	mov.w	r2, #49152	; 0xc000
 801d108:	801a      	strh	r2, [r3, #0]
  }
  /* Check all PCB lists. */
  for (i = 0; i < NUM_TCP_PCB_LISTS; i++) {
 801d10a:	2300      	movs	r3, #0
 801d10c:	71fb      	strb	r3, [r7, #7]
 801d10e:	e01e      	b.n	801d14e <tcp_new_port+0x6a>
    for (pcb = *tcp_pcb_lists[i]; pcb != NULL; pcb = pcb->next) {
 801d110:	79fb      	ldrb	r3, [r7, #7]
 801d112:	4a15      	ldr	r2, [pc, #84]	; (801d168 <tcp_new_port+0x84>)
 801d114:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 801d118:	681b      	ldr	r3, [r3, #0]
 801d11a:	603b      	str	r3, [r7, #0]
 801d11c:	e011      	b.n	801d142 <tcp_new_port+0x5e>
      if (pcb->local_port == tcp_port) {
 801d11e:	683b      	ldr	r3, [r7, #0]
 801d120:	8ada      	ldrh	r2, [r3, #22]
 801d122:	4b10      	ldr	r3, [pc, #64]	; (801d164 <tcp_new_port+0x80>)
 801d124:	881b      	ldrh	r3, [r3, #0]
 801d126:	429a      	cmp	r2, r3
 801d128:	d108      	bne.n	801d13c <tcp_new_port+0x58>
        if (++n > (TCP_LOCAL_PORT_RANGE_END - TCP_LOCAL_PORT_RANGE_START)) {
 801d12a:	88bb      	ldrh	r3, [r7, #4]
 801d12c:	3301      	adds	r3, #1
 801d12e:	80bb      	strh	r3, [r7, #4]
 801d130:	88bb      	ldrh	r3, [r7, #4]
 801d132:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 801d136:	d3da      	bcc.n	801d0ee <tcp_new_port+0xa>
          return 0;
 801d138:	2300      	movs	r3, #0
 801d13a:	e00d      	b.n	801d158 <tcp_new_port+0x74>
    for (pcb = *tcp_pcb_lists[i]; pcb != NULL; pcb = pcb->next) {
 801d13c:	683b      	ldr	r3, [r7, #0]
 801d13e:	68db      	ldr	r3, [r3, #12]
 801d140:	603b      	str	r3, [r7, #0]
 801d142:	683b      	ldr	r3, [r7, #0]
 801d144:	2b00      	cmp	r3, #0
 801d146:	d1ea      	bne.n	801d11e <tcp_new_port+0x3a>
  for (i = 0; i < NUM_TCP_PCB_LISTS; i++) {
 801d148:	79fb      	ldrb	r3, [r7, #7]
 801d14a:	3301      	adds	r3, #1
 801d14c:	71fb      	strb	r3, [r7, #7]
 801d14e:	79fb      	ldrb	r3, [r7, #7]
 801d150:	2b03      	cmp	r3, #3
 801d152:	d9dd      	bls.n	801d110 <tcp_new_port+0x2c>
        }
        goto again;
      }
    }
  }
  return tcp_port;
 801d154:	4b03      	ldr	r3, [pc, #12]	; (801d164 <tcp_new_port+0x80>)
 801d156:	881b      	ldrh	r3, [r3, #0]
}
 801d158:	4618      	mov	r0, r3
 801d15a:	370c      	adds	r7, #12
 801d15c:	46bd      	mov	sp, r7
 801d15e:	f85d 7b04 	ldr.w	r7, [sp], #4
 801d162:	4770      	bx	lr
 801d164:	20000008 	.word	0x20000008
 801d168:	08029bec 	.word	0x08029bec

0801d16c <tcp_slowtmr>:
 *
 * Automatically called from tcp_tmr().
 */
void
tcp_slowtmr(void)
{
 801d16c:	b5b0      	push	{r4, r5, r7, lr}
 801d16e:	b08c      	sub	sp, #48	; 0x30
 801d170:	af02      	add	r7, sp, #8
  tcpwnd_size_t eff_wnd;
  u8_t pcb_remove;      /* flag if a PCB should be removed */
  u8_t pcb_reset;       /* flag if a RST should be sent when removing */
  err_t err;

  err = ERR_OK;
 801d172:	2300      	movs	r3, #0
 801d174:	777b      	strb	r3, [r7, #29]

  ++tcp_ticks;
 801d176:	4b97      	ldr	r3, [pc, #604]	; (801d3d4 <tcp_slowtmr+0x268>)
 801d178:	681b      	ldr	r3, [r3, #0]
 801d17a:	3301      	adds	r3, #1
 801d17c:	4a95      	ldr	r2, [pc, #596]	; (801d3d4 <tcp_slowtmr+0x268>)
 801d17e:	6013      	str	r3, [r2, #0]
  ++tcp_timer_ctr;
 801d180:	4b95      	ldr	r3, [pc, #596]	; (801d3d8 <tcp_slowtmr+0x26c>)
 801d182:	781b      	ldrb	r3, [r3, #0]
 801d184:	3301      	adds	r3, #1
 801d186:	b2da      	uxtb	r2, r3
 801d188:	4b93      	ldr	r3, [pc, #588]	; (801d3d8 <tcp_slowtmr+0x26c>)
 801d18a:	701a      	strb	r2, [r3, #0]

tcp_slowtmr_start:
  /* Steps through all of the active PCBs. */
  prev = NULL;
 801d18c:	2300      	movs	r3, #0
 801d18e:	623b      	str	r3, [r7, #32]
  pcb = tcp_active_pcbs;
 801d190:	4b92      	ldr	r3, [pc, #584]	; (801d3dc <tcp_slowtmr+0x270>)
 801d192:	681b      	ldr	r3, [r3, #0]
 801d194:	627b      	str	r3, [r7, #36]	; 0x24
  if (pcb == NULL) {
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_slowtmr: no active pcbs\n"));
  }
  while (pcb != NULL) {
 801d196:	e227      	b.n	801d5e8 <tcp_slowtmr+0x47c>
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_slowtmr: processing active pcb\n"));
    LWIP_ASSERT("tcp_slowtmr: active pcb->state != CLOSED\n", pcb->state != CLOSED);
 801d198:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801d19a:	7d1b      	ldrb	r3, [r3, #20]
 801d19c:	2b00      	cmp	r3, #0
 801d19e:	d106      	bne.n	801d1ae <tcp_slowtmr+0x42>
 801d1a0:	4b8f      	ldr	r3, [pc, #572]	; (801d3e0 <tcp_slowtmr+0x274>)
 801d1a2:	f44f 727c 	mov.w	r2, #1008	; 0x3f0
 801d1a6:	498f      	ldr	r1, [pc, #572]	; (801d3e4 <tcp_slowtmr+0x278>)
 801d1a8:	488f      	ldr	r0, [pc, #572]	; (801d3e8 <tcp_slowtmr+0x27c>)
 801d1aa:	f007 f9c5 	bl	8024538 <iprintf>
    LWIP_ASSERT("tcp_slowtmr: active pcb->state != LISTEN\n", pcb->state != LISTEN);
 801d1ae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801d1b0:	7d1b      	ldrb	r3, [r3, #20]
 801d1b2:	2b01      	cmp	r3, #1
 801d1b4:	d106      	bne.n	801d1c4 <tcp_slowtmr+0x58>
 801d1b6:	4b8a      	ldr	r3, [pc, #552]	; (801d3e0 <tcp_slowtmr+0x274>)
 801d1b8:	f240 32f1 	movw	r2, #1009	; 0x3f1
 801d1bc:	498b      	ldr	r1, [pc, #556]	; (801d3ec <tcp_slowtmr+0x280>)
 801d1be:	488a      	ldr	r0, [pc, #552]	; (801d3e8 <tcp_slowtmr+0x27c>)
 801d1c0:	f007 f9ba 	bl	8024538 <iprintf>
    LWIP_ASSERT("tcp_slowtmr: active pcb->state != TIME-WAIT\n", pcb->state != TIME_WAIT);
 801d1c4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801d1c6:	7d1b      	ldrb	r3, [r3, #20]
 801d1c8:	2b0a      	cmp	r3, #10
 801d1ca:	d106      	bne.n	801d1da <tcp_slowtmr+0x6e>
 801d1cc:	4b84      	ldr	r3, [pc, #528]	; (801d3e0 <tcp_slowtmr+0x274>)
 801d1ce:	f240 32f2 	movw	r2, #1010	; 0x3f2
 801d1d2:	4987      	ldr	r1, [pc, #540]	; (801d3f0 <tcp_slowtmr+0x284>)
 801d1d4:	4884      	ldr	r0, [pc, #528]	; (801d3e8 <tcp_slowtmr+0x27c>)
 801d1d6:	f007 f9af 	bl	8024538 <iprintf>
    if (pcb->last_timer == tcp_timer_ctr) {
 801d1da:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801d1dc:	7f5a      	ldrb	r2, [r3, #29]
 801d1de:	4b7e      	ldr	r3, [pc, #504]	; (801d3d8 <tcp_slowtmr+0x26c>)
 801d1e0:	781b      	ldrb	r3, [r3, #0]
 801d1e2:	429a      	cmp	r2, r3
 801d1e4:	d103      	bne.n	801d1ee <tcp_slowtmr+0x82>
      /* skip this pcb, we have already processed it */
      pcb = pcb->next;
 801d1e6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801d1e8:	68db      	ldr	r3, [r3, #12]
 801d1ea:	627b      	str	r3, [r7, #36]	; 0x24
      continue;
 801d1ec:	e1fc      	b.n	801d5e8 <tcp_slowtmr+0x47c>
    }
    pcb->last_timer = tcp_timer_ctr;
 801d1ee:	4b7a      	ldr	r3, [pc, #488]	; (801d3d8 <tcp_slowtmr+0x26c>)
 801d1f0:	781a      	ldrb	r2, [r3, #0]
 801d1f2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801d1f4:	775a      	strb	r2, [r3, #29]

    pcb_remove = 0;
 801d1f6:	2300      	movs	r3, #0
 801d1f8:	77fb      	strb	r3, [r7, #31]
    pcb_reset = 0;
 801d1fa:	2300      	movs	r3, #0
 801d1fc:	77bb      	strb	r3, [r7, #30]

    if (pcb->state == SYN_SENT && pcb->nrtx >= TCP_SYNMAXRTX) {
 801d1fe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801d200:	7d1b      	ldrb	r3, [r3, #20]
 801d202:	2b02      	cmp	r3, #2
 801d204:	d108      	bne.n	801d218 <tcp_slowtmr+0xac>
 801d206:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801d208:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 801d20c:	2b05      	cmp	r3, #5
 801d20e:	d903      	bls.n	801d218 <tcp_slowtmr+0xac>
      ++pcb_remove;
 801d210:	7ffb      	ldrb	r3, [r7, #31]
 801d212:	3301      	adds	r3, #1
 801d214:	77fb      	strb	r3, [r7, #31]
 801d216:	e0a2      	b.n	801d35e <tcp_slowtmr+0x1f2>
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_slowtmr: max SYN retries reached\n"));
    }
    else if (pcb->nrtx >= TCP_MAXRTX) {
 801d218:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801d21a:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 801d21e:	2b0b      	cmp	r3, #11
 801d220:	d903      	bls.n	801d22a <tcp_slowtmr+0xbe>
      ++pcb_remove;
 801d222:	7ffb      	ldrb	r3, [r7, #31]
 801d224:	3301      	adds	r3, #1
 801d226:	77fb      	strb	r3, [r7, #31]
 801d228:	e099      	b.n	801d35e <tcp_slowtmr+0x1f2>
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_slowtmr: max DATA retries reached\n"));
    } else {
      if (pcb->persist_backoff > 0) {
 801d22a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801d22c:	f893 3095 	ldrb.w	r3, [r3, #149]	; 0x95
 801d230:	2b00      	cmp	r3, #0
 801d232:	d032      	beq.n	801d29a <tcp_slowtmr+0x12e>
        /* If snd_wnd is zero, use persist timer to send 1 byte probes
         * instead of using the standard retransmission mechanism. */
        u8_t backoff_cnt = tcp_persist_backoff[pcb->persist_backoff-1];
 801d234:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801d236:	f893 3095 	ldrb.w	r3, [r3, #149]	; 0x95
 801d23a:	3b01      	subs	r3, #1
 801d23c:	4a6d      	ldr	r2, [pc, #436]	; (801d3f4 <tcp_slowtmr+0x288>)
 801d23e:	5cd3      	ldrb	r3, [r2, r3]
 801d240:	773b      	strb	r3, [r7, #28]
        if (pcb->persist_cnt < backoff_cnt) {
 801d242:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801d244:	f893 3094 	ldrb.w	r3, [r3, #148]	; 0x94
 801d248:	7f3a      	ldrb	r2, [r7, #28]
 801d24a:	429a      	cmp	r2, r3
 801d24c:	d907      	bls.n	801d25e <tcp_slowtmr+0xf2>
          pcb->persist_cnt++;
 801d24e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801d250:	f893 3094 	ldrb.w	r3, [r3, #148]	; 0x94
 801d254:	3301      	adds	r3, #1
 801d256:	b2da      	uxtb	r2, r3
 801d258:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801d25a:	f883 2094 	strb.w	r2, [r3, #148]	; 0x94
        }
        if (pcb->persist_cnt >= backoff_cnt) {
 801d25e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801d260:	f893 3094 	ldrb.w	r3, [r3, #148]	; 0x94
 801d264:	7f3a      	ldrb	r2, [r7, #28]
 801d266:	429a      	cmp	r2, r3
 801d268:	d879      	bhi.n	801d35e <tcp_slowtmr+0x1f2>
          if (tcp_zero_window_probe(pcb) == ERR_OK) {
 801d26a:	6a78      	ldr	r0, [r7, #36]	; 0x24
 801d26c:	f004 fbce 	bl	8021a0c <tcp_zero_window_probe>
 801d270:	4603      	mov	r3, r0
 801d272:	2b00      	cmp	r3, #0
 801d274:	d173      	bne.n	801d35e <tcp_slowtmr+0x1f2>
            pcb->persist_cnt = 0;
 801d276:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801d278:	2200      	movs	r2, #0
 801d27a:	f883 2094 	strb.w	r2, [r3, #148]	; 0x94
            if (pcb->persist_backoff < sizeof(tcp_persist_backoff)) {
 801d27e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801d280:	f893 3095 	ldrb.w	r3, [r3, #149]	; 0x95
 801d284:	2b06      	cmp	r3, #6
 801d286:	d86a      	bhi.n	801d35e <tcp_slowtmr+0x1f2>
              pcb->persist_backoff++;
 801d288:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801d28a:	f893 3095 	ldrb.w	r3, [r3, #149]	; 0x95
 801d28e:	3301      	adds	r3, #1
 801d290:	b2da      	uxtb	r2, r3
 801d292:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801d294:	f883 2095 	strb.w	r2, [r3, #149]	; 0x95
 801d298:	e061      	b.n	801d35e <tcp_slowtmr+0x1f2>
            }
          }
        }
      } else {
        /* Increase the retransmission timer if it is running */
        if (pcb->rtime >= 0) {
 801d29a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801d29c:	f9b3 3030 	ldrsh.w	r3, [r3, #48]	; 0x30
 801d2a0:	2b00      	cmp	r3, #0
 801d2a2:	db08      	blt.n	801d2b6 <tcp_slowtmr+0x14a>
          ++pcb->rtime;
 801d2a4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801d2a6:	f9b3 3030 	ldrsh.w	r3, [r3, #48]	; 0x30
 801d2aa:	b29b      	uxth	r3, r3
 801d2ac:	3301      	adds	r3, #1
 801d2ae:	b29b      	uxth	r3, r3
 801d2b0:	b21a      	sxth	r2, r3
 801d2b2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801d2b4:	861a      	strh	r2, [r3, #48]	; 0x30
        }

        if (pcb->unacked != NULL && pcb->rtime >= pcb->rto) {
 801d2b6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801d2b8:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 801d2ba:	2b00      	cmp	r3, #0
 801d2bc:	d04f      	beq.n	801d35e <tcp_slowtmr+0x1f2>
 801d2be:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801d2c0:	f9b3 2030 	ldrsh.w	r2, [r3, #48]	; 0x30
 801d2c4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801d2c6:	f9b3 3040 	ldrsh.w	r3, [r3, #64]	; 0x40
 801d2ca:	429a      	cmp	r2, r3
 801d2cc:	db47      	blt.n	801d35e <tcp_slowtmr+0x1f2>
                                      " pcb->rto %"S16_F"\n",
                                      pcb->rtime, pcb->rto));

          /* Double retransmission time-out unless we are trying to
           * connect to somebody (i.e., we are in SYN_SENT). */
          if (pcb->state != SYN_SENT) {
 801d2ce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801d2d0:	7d1b      	ldrb	r3, [r3, #20]
 801d2d2:	2b02      	cmp	r3, #2
 801d2d4:	d018      	beq.n	801d308 <tcp_slowtmr+0x19c>
            u8_t backoff_idx = LWIP_MIN(pcb->nrtx, sizeof(tcp_backoff)-1);
 801d2d6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801d2d8:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 801d2dc:	2b0c      	cmp	r3, #12
 801d2de:	bf28      	it	cs
 801d2e0:	230c      	movcs	r3, #12
 801d2e2:	76fb      	strb	r3, [r7, #27]
            pcb->rto = ((pcb->sa >> 3) + pcb->sv) << tcp_backoff[backoff_idx];
 801d2e4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801d2e6:	f9b3 303c 	ldrsh.w	r3, [r3, #60]	; 0x3c
 801d2ea:	10db      	asrs	r3, r3, #3
 801d2ec:	b21b      	sxth	r3, r3
 801d2ee:	461a      	mov	r2, r3
 801d2f0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801d2f2:	f9b3 303e 	ldrsh.w	r3, [r3, #62]	; 0x3e
 801d2f6:	4413      	add	r3, r2
 801d2f8:	7efa      	ldrb	r2, [r7, #27]
 801d2fa:	493f      	ldr	r1, [pc, #252]	; (801d3f8 <tcp_slowtmr+0x28c>)
 801d2fc:	5c8a      	ldrb	r2, [r1, r2]
 801d2fe:	4093      	lsls	r3, r2
 801d300:	b21a      	sxth	r2, r3
 801d302:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801d304:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40
          }

          /* Reset the retransmission timer. */
          pcb->rtime = 0;
 801d308:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801d30a:	2200      	movs	r2, #0
 801d30c:	861a      	strh	r2, [r3, #48]	; 0x30

          /* Reduce congestion window and ssthresh. */
          eff_wnd = LWIP_MIN(pcb->cwnd, pcb->snd_wnd);
 801d30e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801d310:	f8b3 205c 	ldrh.w	r2, [r3, #92]	; 0x5c
 801d314:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801d316:	f8b3 3048 	ldrh.w	r3, [r3, #72]	; 0x48
 801d31a:	4293      	cmp	r3, r2
 801d31c:	bf28      	it	cs
 801d31e:	4613      	movcs	r3, r2
 801d320:	833b      	strh	r3, [r7, #24]
          pcb->ssthresh = eff_wnd >> 1;
 801d322:	8b3b      	ldrh	r3, [r7, #24]
 801d324:	085b      	lsrs	r3, r3, #1
 801d326:	b29a      	uxth	r2, r3
 801d328:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801d32a:	f8a3 204a 	strh.w	r2, [r3, #74]	; 0x4a
          if (pcb->ssthresh < (tcpwnd_size_t)(pcb->mss << 1)) {
 801d32e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801d330:	f8b3 204a 	ldrh.w	r2, [r3, #74]	; 0x4a
 801d334:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801d336:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 801d338:	005b      	lsls	r3, r3, #1
 801d33a:	b29b      	uxth	r3, r3
 801d33c:	429a      	cmp	r2, r3
 801d33e:	d206      	bcs.n	801d34e <tcp_slowtmr+0x1e2>
            pcb->ssthresh = (pcb->mss << 1);
 801d340:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801d342:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 801d344:	005b      	lsls	r3, r3, #1
 801d346:	b29a      	uxth	r2, r3
 801d348:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801d34a:	f8a3 204a 	strh.w	r2, [r3, #74]	; 0x4a
          }
          pcb->cwnd = pcb->mss;
 801d34e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801d350:	8e5a      	ldrh	r2, [r3, #50]	; 0x32
 801d352:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801d354:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
                                       " ssthresh %"TCPWNDSIZE_F"\n",
                                       pcb->cwnd, pcb->ssthresh));

          /* The following needs to be called AFTER cwnd is set to one
             mss - STJ */
          tcp_rexmit_rto(pcb);
 801d358:	6a78      	ldr	r0, [r7, #36]	; 0x24
 801d35a:	f004 fa3d 	bl	80217d8 <tcp_rexmit_rto>
        }
      }
    }
    /* Check if this PCB has stayed too long in FIN-WAIT-2 */
    if (pcb->state == FIN_WAIT_2) {
 801d35e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801d360:	7d1b      	ldrb	r3, [r3, #20]
 801d362:	2b06      	cmp	r3, #6
 801d364:	d10f      	bne.n	801d386 <tcp_slowtmr+0x21a>
      /* If this PCB is in FIN_WAIT_2 because of SHUT_WR don't let it time out. */
      if (pcb->flags & TF_RXCLOSED) {
 801d366:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801d368:	7e9b      	ldrb	r3, [r3, #26]
 801d36a:	f003 0310 	and.w	r3, r3, #16
 801d36e:	2b00      	cmp	r3, #0
 801d370:	d009      	beq.n	801d386 <tcp_slowtmr+0x21a>
        /* PCB was fully closed (either through close() or SHUT_RDWR):
           normal FIN-WAIT timeout handling. */
        if ((u32_t)(tcp_ticks - pcb->tmr) >
 801d372:	4b18      	ldr	r3, [pc, #96]	; (801d3d4 <tcp_slowtmr+0x268>)
 801d374:	681a      	ldr	r2, [r3, #0]
 801d376:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801d378:	6a1b      	ldr	r3, [r3, #32]
 801d37a:	1ad3      	subs	r3, r2, r3
 801d37c:	2b28      	cmp	r3, #40	; 0x28
 801d37e:	d902      	bls.n	801d386 <tcp_slowtmr+0x21a>
            TCP_FIN_WAIT_TIMEOUT / TCP_SLOW_INTERVAL) {
          ++pcb_remove;
 801d380:	7ffb      	ldrb	r3, [r7, #31]
 801d382:	3301      	adds	r3, #1
 801d384:	77fb      	strb	r3, [r7, #31]
        }
      }
    }

    /* Check if KEEPALIVE should be sent */
    if (ip_get_option(pcb, SOF_KEEPALIVE) &&
 801d386:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801d388:	7a1b      	ldrb	r3, [r3, #8]
 801d38a:	f003 0308 	and.w	r3, r3, #8
 801d38e:	2b00      	cmp	r3, #0
 801d390:	d05d      	beq.n	801d44e <tcp_slowtmr+0x2e2>
       ((pcb->state == ESTABLISHED) ||
 801d392:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801d394:	7d1b      	ldrb	r3, [r3, #20]
    if (ip_get_option(pcb, SOF_KEEPALIVE) &&
 801d396:	2b04      	cmp	r3, #4
 801d398:	d003      	beq.n	801d3a2 <tcp_slowtmr+0x236>
        (pcb->state == CLOSE_WAIT))) {
 801d39a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801d39c:	7d1b      	ldrb	r3, [r3, #20]
       ((pcb->state == ESTABLISHED) ||
 801d39e:	2b07      	cmp	r3, #7
 801d3a0:	d155      	bne.n	801d44e <tcp_slowtmr+0x2e2>
      if ((u32_t)(tcp_ticks - pcb->tmr) >
 801d3a2:	4b0c      	ldr	r3, [pc, #48]	; (801d3d4 <tcp_slowtmr+0x268>)
 801d3a4:	681a      	ldr	r2, [r3, #0]
 801d3a6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801d3a8:	6a1b      	ldr	r3, [r3, #32]
 801d3aa:	1ad2      	subs	r2, r2, r3
         (pcb->keep_idle + TCP_KEEP_DUR(pcb)) / TCP_SLOW_INTERVAL)
 801d3ac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801d3ae:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 801d3b2:	f503 2324 	add.w	r3, r3, #671744	; 0xa4000
 801d3b6:	f603 43b8 	addw	r3, r3, #3256	; 0xcb8
 801d3ba:	4910      	ldr	r1, [pc, #64]	; (801d3fc <tcp_slowtmr+0x290>)
 801d3bc:	fba1 1303 	umull	r1, r3, r1, r3
 801d3c0:	095b      	lsrs	r3, r3, #5
      if ((u32_t)(tcp_ticks - pcb->tmr) >
 801d3c2:	429a      	cmp	r2, r3
 801d3c4:	d91c      	bls.n	801d400 <tcp_slowtmr+0x294>
      {
        LWIP_DEBUGF(TCP_DEBUG, ("tcp_slowtmr: KEEPALIVE timeout. Aborting connection to "));
        ip_addr_debug_print(TCP_DEBUG, &pcb->remote_ip);
        LWIP_DEBUGF(TCP_DEBUG, ("\n"));

        ++pcb_remove;
 801d3c6:	7ffb      	ldrb	r3, [r7, #31]
 801d3c8:	3301      	adds	r3, #1
 801d3ca:	77fb      	strb	r3, [r7, #31]
        ++pcb_reset;
 801d3cc:	7fbb      	ldrb	r3, [r7, #30]
 801d3ce:	3301      	adds	r3, #1
 801d3d0:	77bb      	strb	r3, [r7, #30]
 801d3d2:	e03c      	b.n	801d44e <tcp_slowtmr+0x2e2>
 801d3d4:	20008aa4 	.word	0x20008aa4
 801d3d8:	200040c2 	.word	0x200040c2
 801d3dc:	20008aa0 	.word	0x20008aa0
 801d3e0:	0802684c 	.word	0x0802684c
 801d3e4:	080269fc 	.word	0x080269fc
 801d3e8:	08026888 	.word	0x08026888
 801d3ec:	08026a28 	.word	0x08026a28
 801d3f0:	08026a54 	.word	0x08026a54
 801d3f4:	08029be4 	.word	0x08029be4
 801d3f8:	08029bd4 	.word	0x08029bd4
 801d3fc:	10624dd3 	.word	0x10624dd3
      } else if ((u32_t)(tcp_ticks - pcb->tmr) >
 801d400:	4b97      	ldr	r3, [pc, #604]	; (801d660 <tcp_slowtmr+0x4f4>)
 801d402:	681a      	ldr	r2, [r3, #0]
 801d404:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801d406:	6a1b      	ldr	r3, [r3, #32]
 801d408:	1ad2      	subs	r2, r2, r3
                (pcb->keep_idle + pcb->keep_cnt_sent * TCP_KEEP_INTVL(pcb))
 801d40a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801d40c:	f8d3 1090 	ldr.w	r1, [r3, #144]	; 0x90
 801d410:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801d412:	f893 3096 	ldrb.w	r3, [r3, #150]	; 0x96
 801d416:	4618      	mov	r0, r3
 801d418:	4b92      	ldr	r3, [pc, #584]	; (801d664 <tcp_slowtmr+0x4f8>)
 801d41a:	fb03 f300 	mul.w	r3, r3, r0
 801d41e:	440b      	add	r3, r1
                / TCP_SLOW_INTERVAL)
 801d420:	4991      	ldr	r1, [pc, #580]	; (801d668 <tcp_slowtmr+0x4fc>)
 801d422:	fba1 1303 	umull	r1, r3, r1, r3
 801d426:	095b      	lsrs	r3, r3, #5
      } else if ((u32_t)(tcp_ticks - pcb->tmr) >
 801d428:	429a      	cmp	r2, r3
 801d42a:	d910      	bls.n	801d44e <tcp_slowtmr+0x2e2>
      {
        err = tcp_keepalive(pcb);
 801d42c:	6a78      	ldr	r0, [r7, #36]	; 0x24
 801d42e:	f004 fab0 	bl	8021992 <tcp_keepalive>
 801d432:	4603      	mov	r3, r0
 801d434:	777b      	strb	r3, [r7, #29]
        if (err == ERR_OK) {
 801d436:	f997 301d 	ldrsb.w	r3, [r7, #29]
 801d43a:	2b00      	cmp	r3, #0
 801d43c:	d107      	bne.n	801d44e <tcp_slowtmr+0x2e2>
          pcb->keep_cnt_sent++;
 801d43e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801d440:	f893 3096 	ldrb.w	r3, [r3, #150]	; 0x96
 801d444:	3301      	adds	r3, #1
 801d446:	b2da      	uxtb	r2, r3
 801d448:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801d44a:	f883 2096 	strb.w	r2, [r3, #150]	; 0x96

    /* If this PCB has queued out of sequence data, but has been
       inactive for too long, will drop the data (it will eventually
       be retransmitted). */
#if TCP_QUEUE_OOSEQ
    if (pcb->ooseq != NULL &&
 801d44e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801d450:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 801d452:	2b00      	cmp	r3, #0
 801d454:	d016      	beq.n	801d484 <tcp_slowtmr+0x318>
        (u32_t)tcp_ticks - pcb->tmr >= pcb->rto * TCP_OOSEQ_TIMEOUT) {
 801d456:	4b82      	ldr	r3, [pc, #520]	; (801d660 <tcp_slowtmr+0x4f4>)
 801d458:	681a      	ldr	r2, [r3, #0]
 801d45a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801d45c:	6a1b      	ldr	r3, [r3, #32]
 801d45e:	1ad2      	subs	r2, r2, r3
 801d460:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801d462:	f9b3 3040 	ldrsh.w	r3, [r3, #64]	; 0x40
 801d466:	4619      	mov	r1, r3
 801d468:	460b      	mov	r3, r1
 801d46a:	005b      	lsls	r3, r3, #1
 801d46c:	440b      	add	r3, r1
 801d46e:	005b      	lsls	r3, r3, #1
    if (pcb->ooseq != NULL &&
 801d470:	429a      	cmp	r2, r3
 801d472:	d307      	bcc.n	801d484 <tcp_slowtmr+0x318>
      tcp_segs_free(pcb->ooseq);
 801d474:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801d476:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 801d478:	4618      	mov	r0, r3
 801d47a:	f000 fa04 	bl	801d886 <tcp_segs_free>
      pcb->ooseq = NULL;
 801d47e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801d480:	2200      	movs	r2, #0
 801d482:	671a      	str	r2, [r3, #112]	; 0x70
      LWIP_DEBUGF(TCP_CWND_DEBUG, ("tcp_slowtmr: dropping OOSEQ queued data\n"));
    }
#endif /* TCP_QUEUE_OOSEQ */

    /* Check if this PCB has stayed too long in SYN-RCVD */
    if (pcb->state == SYN_RCVD) {
 801d484:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801d486:	7d1b      	ldrb	r3, [r3, #20]
 801d488:	2b03      	cmp	r3, #3
 801d48a:	d109      	bne.n	801d4a0 <tcp_slowtmr+0x334>
      if ((u32_t)(tcp_ticks - pcb->tmr) >
 801d48c:	4b74      	ldr	r3, [pc, #464]	; (801d660 <tcp_slowtmr+0x4f4>)
 801d48e:	681a      	ldr	r2, [r3, #0]
 801d490:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801d492:	6a1b      	ldr	r3, [r3, #32]
 801d494:	1ad3      	subs	r3, r2, r3
 801d496:	2b28      	cmp	r3, #40	; 0x28
 801d498:	d902      	bls.n	801d4a0 <tcp_slowtmr+0x334>
          TCP_SYN_RCVD_TIMEOUT / TCP_SLOW_INTERVAL) {
        ++pcb_remove;
 801d49a:	7ffb      	ldrb	r3, [r7, #31]
 801d49c:	3301      	adds	r3, #1
 801d49e:	77fb      	strb	r3, [r7, #31]
        LWIP_DEBUGF(TCP_DEBUG, ("tcp_slowtmr: removing pcb stuck in SYN-RCVD\n"));
      }
    }

    /* Check if this PCB has stayed too long in LAST-ACK */
    if (pcb->state == LAST_ACK) {
 801d4a0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801d4a2:	7d1b      	ldrb	r3, [r3, #20]
 801d4a4:	2b09      	cmp	r3, #9
 801d4a6:	d109      	bne.n	801d4bc <tcp_slowtmr+0x350>
      if ((u32_t)(tcp_ticks - pcb->tmr) > 2 * TCP_MSL / TCP_SLOW_INTERVAL) {
 801d4a8:	4b6d      	ldr	r3, [pc, #436]	; (801d660 <tcp_slowtmr+0x4f4>)
 801d4aa:	681a      	ldr	r2, [r3, #0]
 801d4ac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801d4ae:	6a1b      	ldr	r3, [r3, #32]
 801d4b0:	1ad3      	subs	r3, r2, r3
 801d4b2:	2bf0      	cmp	r3, #240	; 0xf0
 801d4b4:	d902      	bls.n	801d4bc <tcp_slowtmr+0x350>
        ++pcb_remove;
 801d4b6:	7ffb      	ldrb	r3, [r7, #31]
 801d4b8:	3301      	adds	r3, #1
 801d4ba:	77fb      	strb	r3, [r7, #31]
        LWIP_DEBUGF(TCP_DEBUG, ("tcp_slowtmr: removing pcb stuck in LAST-ACK\n"));
      }
    }

    /* If the PCB should be removed, do it. */
    if (pcb_remove) {
 801d4bc:	7ffb      	ldrb	r3, [r7, #31]
 801d4be:	2b00      	cmp	r3, #0
 801d4c0:	d05d      	beq.n	801d57e <tcp_slowtmr+0x412>
      struct tcp_pcb *pcb2;
#if LWIP_CALLBACK_API
      tcp_err_fn err_fn = pcb->errf;
 801d4c2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801d4c4:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 801d4c8:	617b      	str	r3, [r7, #20]
#endif /* LWIP_CALLBACK_API */
      void *err_arg;
      enum tcp_state last_state;
      tcp_pcb_purge(pcb);
 801d4ca:	6a78      	ldr	r0, [r7, #36]	; 0x24
 801d4cc:	f000 fc44 	bl	801dd58 <tcp_pcb_purge>
      /* Remove PCB from tcp_active_pcbs list. */
      if (prev != NULL) {
 801d4d0:	6a3b      	ldr	r3, [r7, #32]
 801d4d2:	2b00      	cmp	r3, #0
 801d4d4:	d010      	beq.n	801d4f8 <tcp_slowtmr+0x38c>
        LWIP_ASSERT("tcp_slowtmr: middle tcp != tcp_active_pcbs", pcb != tcp_active_pcbs);
 801d4d6:	4b65      	ldr	r3, [pc, #404]	; (801d66c <tcp_slowtmr+0x500>)
 801d4d8:	681b      	ldr	r3, [r3, #0]
 801d4da:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 801d4dc:	429a      	cmp	r2, r3
 801d4de:	d106      	bne.n	801d4ee <tcp_slowtmr+0x382>
 801d4e0:	4b63      	ldr	r3, [pc, #396]	; (801d670 <tcp_slowtmr+0x504>)
 801d4e2:	f240 4289 	movw	r2, #1161	; 0x489
 801d4e6:	4963      	ldr	r1, [pc, #396]	; (801d674 <tcp_slowtmr+0x508>)
 801d4e8:	4863      	ldr	r0, [pc, #396]	; (801d678 <tcp_slowtmr+0x50c>)
 801d4ea:	f007 f825 	bl	8024538 <iprintf>
        prev->next = pcb->next;
 801d4ee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801d4f0:	68da      	ldr	r2, [r3, #12]
 801d4f2:	6a3b      	ldr	r3, [r7, #32]
 801d4f4:	60da      	str	r2, [r3, #12]
 801d4f6:	e00f      	b.n	801d518 <tcp_slowtmr+0x3ac>
      } else {
        /* This PCB was the first. */
        LWIP_ASSERT("tcp_slowtmr: first pcb == tcp_active_pcbs", tcp_active_pcbs == pcb);
 801d4f8:	4b5c      	ldr	r3, [pc, #368]	; (801d66c <tcp_slowtmr+0x500>)
 801d4fa:	681a      	ldr	r2, [r3, #0]
 801d4fc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801d4fe:	429a      	cmp	r2, r3
 801d500:	d006      	beq.n	801d510 <tcp_slowtmr+0x3a4>
 801d502:	4b5b      	ldr	r3, [pc, #364]	; (801d670 <tcp_slowtmr+0x504>)
 801d504:	f240 428d 	movw	r2, #1165	; 0x48d
 801d508:	495c      	ldr	r1, [pc, #368]	; (801d67c <tcp_slowtmr+0x510>)
 801d50a:	485b      	ldr	r0, [pc, #364]	; (801d678 <tcp_slowtmr+0x50c>)
 801d50c:	f007 f814 	bl	8024538 <iprintf>
        tcp_active_pcbs = pcb->next;
 801d510:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801d512:	68db      	ldr	r3, [r3, #12]
 801d514:	4a55      	ldr	r2, [pc, #340]	; (801d66c <tcp_slowtmr+0x500>)
 801d516:	6013      	str	r3, [r2, #0]
      }

      if (pcb_reset) {
 801d518:	7fbb      	ldrb	r3, [r7, #30]
 801d51a:	2b00      	cmp	r3, #0
 801d51c:	d010      	beq.n	801d540 <tcp_slowtmr+0x3d4>
        tcp_rst(pcb->snd_nxt, pcb->rcv_nxt, &pcb->local_ip, &pcb->remote_ip,
 801d51e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801d520:	6cd8      	ldr	r0, [r3, #76]	; 0x4c
 801d522:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801d524:	6a59      	ldr	r1, [r3, #36]	; 0x24
 801d526:	6a7c      	ldr	r4, [r7, #36]	; 0x24
 801d528:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801d52a:	1d1d      	adds	r5, r3, #4
 801d52c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801d52e:	8adb      	ldrh	r3, [r3, #22]
 801d530:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 801d532:	8b12      	ldrh	r2, [r2, #24]
 801d534:	9201      	str	r2, [sp, #4]
 801d536:	9300      	str	r3, [sp, #0]
 801d538:	462b      	mov	r3, r5
 801d53a:	4622      	mov	r2, r4
 801d53c:	f004 f8d8 	bl	80216f0 <tcp_rst>
                 pcb->local_port, pcb->remote_port);
      }

      err_arg = pcb->callback_arg;
 801d540:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801d542:	691b      	ldr	r3, [r3, #16]
 801d544:	613b      	str	r3, [r7, #16]
      last_state = pcb->state;
 801d546:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801d548:	7d1b      	ldrb	r3, [r3, #20]
 801d54a:	73fb      	strb	r3, [r7, #15]
      pcb2 = pcb;
 801d54c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801d54e:	60bb      	str	r3, [r7, #8]
      pcb = pcb->next;
 801d550:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801d552:	68db      	ldr	r3, [r3, #12]
 801d554:	627b      	str	r3, [r7, #36]	; 0x24
      memp_free(MEMP_TCP_PCB, pcb2);
 801d556:	68b9      	ldr	r1, [r7, #8]
 801d558:	2001      	movs	r0, #1
 801d55a:	f7fe f933 	bl	801b7c4 <memp_free>

      tcp_active_pcbs_changed = 0;
 801d55e:	4b48      	ldr	r3, [pc, #288]	; (801d680 <tcp_slowtmr+0x514>)
 801d560:	2200      	movs	r2, #0
 801d562:	701a      	strb	r2, [r3, #0]
      TCP_EVENT_ERR(last_state, err_fn, err_arg, ERR_ABRT);
 801d564:	697b      	ldr	r3, [r7, #20]
 801d566:	2b00      	cmp	r3, #0
 801d568:	d004      	beq.n	801d574 <tcp_slowtmr+0x408>
 801d56a:	697b      	ldr	r3, [r7, #20]
 801d56c:	f06f 010c 	mvn.w	r1, #12
 801d570:	6938      	ldr	r0, [r7, #16]
 801d572:	4798      	blx	r3
      if (tcp_active_pcbs_changed) {
 801d574:	4b42      	ldr	r3, [pc, #264]	; (801d680 <tcp_slowtmr+0x514>)
 801d576:	781b      	ldrb	r3, [r3, #0]
 801d578:	2b00      	cmp	r3, #0
 801d57a:	d035      	beq.n	801d5e8 <tcp_slowtmr+0x47c>
        goto tcp_slowtmr_start;
 801d57c:	e606      	b.n	801d18c <tcp_slowtmr+0x20>
      }
    } else {
      /* get the 'next' element now and work with 'prev' below (in case of abort) */
      prev = pcb;
 801d57e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801d580:	623b      	str	r3, [r7, #32]
      pcb = pcb->next;
 801d582:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801d584:	68db      	ldr	r3, [r3, #12]
 801d586:	627b      	str	r3, [r7, #36]	; 0x24

      /* We check if we should poll the connection. */
      ++prev->polltmr;
 801d588:	6a3b      	ldr	r3, [r7, #32]
 801d58a:	7edb      	ldrb	r3, [r3, #27]
 801d58c:	3301      	adds	r3, #1
 801d58e:	b2da      	uxtb	r2, r3
 801d590:	6a3b      	ldr	r3, [r7, #32]
 801d592:	76da      	strb	r2, [r3, #27]
      if (prev->polltmr >= prev->pollinterval) {
 801d594:	6a3b      	ldr	r3, [r7, #32]
 801d596:	7eda      	ldrb	r2, [r3, #27]
 801d598:	6a3b      	ldr	r3, [r7, #32]
 801d59a:	7f1b      	ldrb	r3, [r3, #28]
 801d59c:	429a      	cmp	r2, r3
 801d59e:	d323      	bcc.n	801d5e8 <tcp_slowtmr+0x47c>
        prev->polltmr = 0;
 801d5a0:	6a3b      	ldr	r3, [r7, #32]
 801d5a2:	2200      	movs	r2, #0
 801d5a4:	76da      	strb	r2, [r3, #27]
        LWIP_DEBUGF(TCP_DEBUG, ("tcp_slowtmr: polling application\n"));
        tcp_active_pcbs_changed = 0;
 801d5a6:	4b36      	ldr	r3, [pc, #216]	; (801d680 <tcp_slowtmr+0x514>)
 801d5a8:	2200      	movs	r2, #0
 801d5aa:	701a      	strb	r2, [r3, #0]
        TCP_EVENT_POLL(prev, err);
 801d5ac:	6a3b      	ldr	r3, [r7, #32]
 801d5ae:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 801d5b2:	2b00      	cmp	r3, #0
 801d5b4:	d00a      	beq.n	801d5cc <tcp_slowtmr+0x460>
 801d5b6:	6a3b      	ldr	r3, [r7, #32]
 801d5b8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 801d5bc:	6a3a      	ldr	r2, [r7, #32]
 801d5be:	6912      	ldr	r2, [r2, #16]
 801d5c0:	6a39      	ldr	r1, [r7, #32]
 801d5c2:	4610      	mov	r0, r2
 801d5c4:	4798      	blx	r3
 801d5c6:	4603      	mov	r3, r0
 801d5c8:	777b      	strb	r3, [r7, #29]
 801d5ca:	e001      	b.n	801d5d0 <tcp_slowtmr+0x464>
 801d5cc:	2300      	movs	r3, #0
 801d5ce:	777b      	strb	r3, [r7, #29]
        if (tcp_active_pcbs_changed) {
 801d5d0:	4b2b      	ldr	r3, [pc, #172]	; (801d680 <tcp_slowtmr+0x514>)
 801d5d2:	781b      	ldrb	r3, [r3, #0]
 801d5d4:	2b00      	cmp	r3, #0
 801d5d6:	d000      	beq.n	801d5da <tcp_slowtmr+0x46e>
          goto tcp_slowtmr_start;
 801d5d8:	e5d8      	b.n	801d18c <tcp_slowtmr+0x20>
        }
        /* if err == ERR_ABRT, 'prev' is already deallocated */
        if (err == ERR_OK) {
 801d5da:	f997 301d 	ldrsb.w	r3, [r7, #29]
 801d5de:	2b00      	cmp	r3, #0
 801d5e0:	d102      	bne.n	801d5e8 <tcp_slowtmr+0x47c>
          tcp_output(prev);
 801d5e2:	6a38      	ldr	r0, [r7, #32]
 801d5e4:	f003 fdfc 	bl	80211e0 <tcp_output>
  while (pcb != NULL) {
 801d5e8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801d5ea:	2b00      	cmp	r3, #0
 801d5ec:	f47f add4 	bne.w	801d198 <tcp_slowtmr+0x2c>
    }
  }


  /* Steps through all of the TIME-WAIT PCBs. */
  prev = NULL;
 801d5f0:	2300      	movs	r3, #0
 801d5f2:	623b      	str	r3, [r7, #32]
  pcb = tcp_tw_pcbs;
 801d5f4:	4b23      	ldr	r3, [pc, #140]	; (801d684 <tcp_slowtmr+0x518>)
 801d5f6:	681b      	ldr	r3, [r3, #0]
 801d5f8:	627b      	str	r3, [r7, #36]	; 0x24
  while (pcb != NULL) {
 801d5fa:	e068      	b.n	801d6ce <tcp_slowtmr+0x562>
    LWIP_ASSERT("tcp_slowtmr: TIME-WAIT pcb->state == TIME-WAIT", pcb->state == TIME_WAIT);
 801d5fc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801d5fe:	7d1b      	ldrb	r3, [r3, #20]
 801d600:	2b0a      	cmp	r3, #10
 801d602:	d006      	beq.n	801d612 <tcp_slowtmr+0x4a6>
 801d604:	4b1a      	ldr	r3, [pc, #104]	; (801d670 <tcp_slowtmr+0x504>)
 801d606:	f240 42bd 	movw	r2, #1213	; 0x4bd
 801d60a:	491f      	ldr	r1, [pc, #124]	; (801d688 <tcp_slowtmr+0x51c>)
 801d60c:	481a      	ldr	r0, [pc, #104]	; (801d678 <tcp_slowtmr+0x50c>)
 801d60e:	f006 ff93 	bl	8024538 <iprintf>
    pcb_remove = 0;
 801d612:	2300      	movs	r3, #0
 801d614:	77fb      	strb	r3, [r7, #31]

    /* Check if this PCB has stayed long enough in TIME-WAIT */
    if ((u32_t)(tcp_ticks - pcb->tmr) > 2 * TCP_MSL / TCP_SLOW_INTERVAL) {
 801d616:	4b12      	ldr	r3, [pc, #72]	; (801d660 <tcp_slowtmr+0x4f4>)
 801d618:	681a      	ldr	r2, [r3, #0]
 801d61a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801d61c:	6a1b      	ldr	r3, [r3, #32]
 801d61e:	1ad3      	subs	r3, r2, r3
 801d620:	2bf0      	cmp	r3, #240	; 0xf0
 801d622:	d902      	bls.n	801d62a <tcp_slowtmr+0x4be>
      ++pcb_remove;
 801d624:	7ffb      	ldrb	r3, [r7, #31]
 801d626:	3301      	adds	r3, #1
 801d628:	77fb      	strb	r3, [r7, #31]
    }

    /* If the PCB should be removed, do it. */
    if (pcb_remove) {
 801d62a:	7ffb      	ldrb	r3, [r7, #31]
 801d62c:	2b00      	cmp	r3, #0
 801d62e:	d049      	beq.n	801d6c4 <tcp_slowtmr+0x558>
      struct tcp_pcb *pcb2;
      tcp_pcb_purge(pcb);
 801d630:	6a78      	ldr	r0, [r7, #36]	; 0x24
 801d632:	f000 fb91 	bl	801dd58 <tcp_pcb_purge>
      /* Remove PCB from tcp_tw_pcbs list. */
      if (prev != NULL) {
 801d636:	6a3b      	ldr	r3, [r7, #32]
 801d638:	2b00      	cmp	r3, #0
 801d63a:	d029      	beq.n	801d690 <tcp_slowtmr+0x524>
        LWIP_ASSERT("tcp_slowtmr: middle tcp != tcp_tw_pcbs", pcb != tcp_tw_pcbs);
 801d63c:	4b11      	ldr	r3, [pc, #68]	; (801d684 <tcp_slowtmr+0x518>)
 801d63e:	681b      	ldr	r3, [r3, #0]
 801d640:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 801d642:	429a      	cmp	r2, r3
 801d644:	d106      	bne.n	801d654 <tcp_slowtmr+0x4e8>
 801d646:	4b0a      	ldr	r3, [pc, #40]	; (801d670 <tcp_slowtmr+0x504>)
 801d648:	f240 42cb 	movw	r2, #1227	; 0x4cb
 801d64c:	490f      	ldr	r1, [pc, #60]	; (801d68c <tcp_slowtmr+0x520>)
 801d64e:	480a      	ldr	r0, [pc, #40]	; (801d678 <tcp_slowtmr+0x50c>)
 801d650:	f006 ff72 	bl	8024538 <iprintf>
        prev->next = pcb->next;
 801d654:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801d656:	68da      	ldr	r2, [r3, #12]
 801d658:	6a3b      	ldr	r3, [r7, #32]
 801d65a:	60da      	str	r2, [r3, #12]
 801d65c:	e028      	b.n	801d6b0 <tcp_slowtmr+0x544>
 801d65e:	bf00      	nop
 801d660:	20008aa4 	.word	0x20008aa4
 801d664:	000124f8 	.word	0x000124f8
 801d668:	10624dd3 	.word	0x10624dd3
 801d66c:	20008aa0 	.word	0x20008aa0
 801d670:	0802684c 	.word	0x0802684c
 801d674:	08026a84 	.word	0x08026a84
 801d678:	08026888 	.word	0x08026888
 801d67c:	08026ab0 	.word	0x08026ab0
 801d680:	20008a9c 	.word	0x20008a9c
 801d684:	20008ab0 	.word	0x20008ab0
 801d688:	08026adc 	.word	0x08026adc
 801d68c:	08026b0c 	.word	0x08026b0c
      } else {
        /* This PCB was the first. */
        LWIP_ASSERT("tcp_slowtmr: first pcb == tcp_tw_pcbs", tcp_tw_pcbs == pcb);
 801d690:	4b12      	ldr	r3, [pc, #72]	; (801d6dc <tcp_slowtmr+0x570>)
 801d692:	681a      	ldr	r2, [r3, #0]
 801d694:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801d696:	429a      	cmp	r2, r3
 801d698:	d006      	beq.n	801d6a8 <tcp_slowtmr+0x53c>
 801d69a:	4b11      	ldr	r3, [pc, #68]	; (801d6e0 <tcp_slowtmr+0x574>)
 801d69c:	f240 42cf 	movw	r2, #1231	; 0x4cf
 801d6a0:	4910      	ldr	r1, [pc, #64]	; (801d6e4 <tcp_slowtmr+0x578>)
 801d6a2:	4811      	ldr	r0, [pc, #68]	; (801d6e8 <tcp_slowtmr+0x57c>)
 801d6a4:	f006 ff48 	bl	8024538 <iprintf>
        tcp_tw_pcbs = pcb->next;
 801d6a8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801d6aa:	68db      	ldr	r3, [r3, #12]
 801d6ac:	4a0b      	ldr	r2, [pc, #44]	; (801d6dc <tcp_slowtmr+0x570>)
 801d6ae:	6013      	str	r3, [r2, #0]
      }
      pcb2 = pcb;
 801d6b0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801d6b2:	607b      	str	r3, [r7, #4]
      pcb = pcb->next;
 801d6b4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801d6b6:	68db      	ldr	r3, [r3, #12]
 801d6b8:	627b      	str	r3, [r7, #36]	; 0x24
      memp_free(MEMP_TCP_PCB, pcb2);
 801d6ba:	6879      	ldr	r1, [r7, #4]
 801d6bc:	2001      	movs	r0, #1
 801d6be:	f7fe f881 	bl	801b7c4 <memp_free>
 801d6c2:	e004      	b.n	801d6ce <tcp_slowtmr+0x562>
    } else {
      prev = pcb;
 801d6c4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801d6c6:	623b      	str	r3, [r7, #32]
      pcb = pcb->next;
 801d6c8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801d6ca:	68db      	ldr	r3, [r3, #12]
 801d6cc:	627b      	str	r3, [r7, #36]	; 0x24
  while (pcb != NULL) {
 801d6ce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801d6d0:	2b00      	cmp	r3, #0
 801d6d2:	d193      	bne.n	801d5fc <tcp_slowtmr+0x490>
    }
  }
}
 801d6d4:	bf00      	nop
 801d6d6:	3728      	adds	r7, #40	; 0x28
 801d6d8:	46bd      	mov	sp, r7
 801d6da:	bdb0      	pop	{r4, r5, r7, pc}
 801d6dc:	20008ab0 	.word	0x20008ab0
 801d6e0:	0802684c 	.word	0x0802684c
 801d6e4:	08026b34 	.word	0x08026b34
 801d6e8:	08026888 	.word	0x08026888

0801d6ec <tcp_fasttmr>:
 *
 * Automatically called from tcp_tmr().
 */
void
tcp_fasttmr(void)
{
 801d6ec:	b580      	push	{r7, lr}
 801d6ee:	b082      	sub	sp, #8
 801d6f0:	af00      	add	r7, sp, #0
  struct tcp_pcb *pcb;

  ++tcp_timer_ctr;
 801d6f2:	4b2d      	ldr	r3, [pc, #180]	; (801d7a8 <tcp_fasttmr+0xbc>)
 801d6f4:	781b      	ldrb	r3, [r3, #0]
 801d6f6:	3301      	adds	r3, #1
 801d6f8:	b2da      	uxtb	r2, r3
 801d6fa:	4b2b      	ldr	r3, [pc, #172]	; (801d7a8 <tcp_fasttmr+0xbc>)
 801d6fc:	701a      	strb	r2, [r3, #0]

tcp_fasttmr_start:
  pcb = tcp_active_pcbs;
 801d6fe:	4b2b      	ldr	r3, [pc, #172]	; (801d7ac <tcp_fasttmr+0xc0>)
 801d700:	681b      	ldr	r3, [r3, #0]
 801d702:	607b      	str	r3, [r7, #4]

  while (pcb != NULL) {
 801d704:	e048      	b.n	801d798 <tcp_fasttmr+0xac>
    if (pcb->last_timer != tcp_timer_ctr) {
 801d706:	687b      	ldr	r3, [r7, #4]
 801d708:	7f5a      	ldrb	r2, [r3, #29]
 801d70a:	4b27      	ldr	r3, [pc, #156]	; (801d7a8 <tcp_fasttmr+0xbc>)
 801d70c:	781b      	ldrb	r3, [r3, #0]
 801d70e:	429a      	cmp	r2, r3
 801d710:	d03f      	beq.n	801d792 <tcp_fasttmr+0xa6>
      struct tcp_pcb *next;
      pcb->last_timer = tcp_timer_ctr;
 801d712:	4b25      	ldr	r3, [pc, #148]	; (801d7a8 <tcp_fasttmr+0xbc>)
 801d714:	781a      	ldrb	r2, [r3, #0]
 801d716:	687b      	ldr	r3, [r7, #4]
 801d718:	775a      	strb	r2, [r3, #29]
      /* send delayed ACKs */
      if (pcb->flags & TF_ACK_DELAY) {
 801d71a:	687b      	ldr	r3, [r7, #4]
 801d71c:	7e9b      	ldrb	r3, [r3, #26]
 801d71e:	f003 0301 	and.w	r3, r3, #1
 801d722:	2b00      	cmp	r3, #0
 801d724:	d010      	beq.n	801d748 <tcp_fasttmr+0x5c>
        LWIP_DEBUGF(TCP_DEBUG, ("tcp_fasttmr: delayed ACK\n"));
        tcp_ack_now(pcb);
 801d726:	687b      	ldr	r3, [r7, #4]
 801d728:	7e9b      	ldrb	r3, [r3, #26]
 801d72a:	f043 0302 	orr.w	r3, r3, #2
 801d72e:	b2da      	uxtb	r2, r3
 801d730:	687b      	ldr	r3, [r7, #4]
 801d732:	769a      	strb	r2, [r3, #26]
        tcp_output(pcb);
 801d734:	6878      	ldr	r0, [r7, #4]
 801d736:	f003 fd53 	bl	80211e0 <tcp_output>
        pcb->flags &= ~(TF_ACK_DELAY | TF_ACK_NOW);
 801d73a:	687b      	ldr	r3, [r7, #4]
 801d73c:	7e9b      	ldrb	r3, [r3, #26]
 801d73e:	f023 0303 	bic.w	r3, r3, #3
 801d742:	b2da      	uxtb	r2, r3
 801d744:	687b      	ldr	r3, [r7, #4]
 801d746:	769a      	strb	r2, [r3, #26]
      }
      /* send pending FIN */
      if (pcb->flags & TF_CLOSEPEND) {
 801d748:	687b      	ldr	r3, [r7, #4]
 801d74a:	7e9b      	ldrb	r3, [r3, #26]
 801d74c:	f003 0308 	and.w	r3, r3, #8
 801d750:	2b00      	cmp	r3, #0
 801d752:	d009      	beq.n	801d768 <tcp_fasttmr+0x7c>
        LWIP_DEBUGF(TCP_DEBUG, ("tcp_fasttmr: pending FIN\n"));
        pcb->flags &= ~(TF_CLOSEPEND);
 801d754:	687b      	ldr	r3, [r7, #4]
 801d756:	7e9b      	ldrb	r3, [r3, #26]
 801d758:	f023 0308 	bic.w	r3, r3, #8
 801d75c:	b2da      	uxtb	r2, r3
 801d75e:	687b      	ldr	r3, [r7, #4]
 801d760:	769a      	strb	r2, [r3, #26]
        tcp_close_shutdown_fin(pcb);
 801d762:	6878      	ldr	r0, [r7, #4]
 801d764:	f7ff f956 	bl	801ca14 <tcp_close_shutdown_fin>
      }

      next = pcb->next;
 801d768:	687b      	ldr	r3, [r7, #4]
 801d76a:	68db      	ldr	r3, [r3, #12]
 801d76c:	603b      	str	r3, [r7, #0]

      /* If there is data which was previously "refused" by upper layer */
      if (pcb->refused_data != NULL) {
 801d76e:	687b      	ldr	r3, [r7, #4]
 801d770:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 801d772:	2b00      	cmp	r3, #0
 801d774:	d00a      	beq.n	801d78c <tcp_fasttmr+0xa0>
        tcp_active_pcbs_changed = 0;
 801d776:	4b0e      	ldr	r3, [pc, #56]	; (801d7b0 <tcp_fasttmr+0xc4>)
 801d778:	2200      	movs	r2, #0
 801d77a:	701a      	strb	r2, [r3, #0]
        tcp_process_refused_data(pcb);
 801d77c:	6878      	ldr	r0, [r7, #4]
 801d77e:	f000 f819 	bl	801d7b4 <tcp_process_refused_data>
        if (tcp_active_pcbs_changed) {
 801d782:	4b0b      	ldr	r3, [pc, #44]	; (801d7b0 <tcp_fasttmr+0xc4>)
 801d784:	781b      	ldrb	r3, [r3, #0]
 801d786:	2b00      	cmp	r3, #0
 801d788:	d000      	beq.n	801d78c <tcp_fasttmr+0xa0>
          /* application callback has changed the pcb list: restart the loop */
          goto tcp_fasttmr_start;
 801d78a:	e7b8      	b.n	801d6fe <tcp_fasttmr+0x12>
        }
      }
      pcb = next;
 801d78c:	683b      	ldr	r3, [r7, #0]
 801d78e:	607b      	str	r3, [r7, #4]
 801d790:	e002      	b.n	801d798 <tcp_fasttmr+0xac>
    } else {
      pcb = pcb->next;
 801d792:	687b      	ldr	r3, [r7, #4]
 801d794:	68db      	ldr	r3, [r3, #12]
 801d796:	607b      	str	r3, [r7, #4]
  while (pcb != NULL) {
 801d798:	687b      	ldr	r3, [r7, #4]
 801d79a:	2b00      	cmp	r3, #0
 801d79c:	d1b3      	bne.n	801d706 <tcp_fasttmr+0x1a>
    }
  }
}
 801d79e:	bf00      	nop
 801d7a0:	3708      	adds	r7, #8
 801d7a2:	46bd      	mov	sp, r7
 801d7a4:	bd80      	pop	{r7, pc}
 801d7a6:	bf00      	nop
 801d7a8:	200040c2 	.word	0x200040c2
 801d7ac:	20008aa0 	.word	0x20008aa0
 801d7b0:	20008a9c 	.word	0x20008a9c

0801d7b4 <tcp_process_refused_data>:
}

/** Pass pcb->refused_data to the recv callback */
err_t
tcp_process_refused_data(struct tcp_pcb *pcb)
{
 801d7b4:	b590      	push	{r4, r7, lr}
 801d7b6:	b085      	sub	sp, #20
 801d7b8:	af00      	add	r7, sp, #0
 801d7ba:	6078      	str	r0, [r7, #4]
  struct pbuf *rest;
  while (pcb->refused_data != NULL)
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
  {
    err_t err;
    u8_t refused_flags = pcb->refused_data->flags;
 801d7bc:	687b      	ldr	r3, [r7, #4]
 801d7be:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 801d7c0:	7b5b      	ldrb	r3, [r3, #13]
 801d7c2:	73bb      	strb	r3, [r7, #14]
    /* set pcb->refused_data to NULL in case the callback frees it and then
       closes the pcb */
    struct pbuf *refused_data = pcb->refused_data;
 801d7c4:	687b      	ldr	r3, [r7, #4]
 801d7c6:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 801d7c8:	60bb      	str	r3, [r7, #8]
#if TCP_QUEUE_OOSEQ && LWIP_WND_SCALE
    pbuf_split_64k(refused_data, &rest);
    pcb->refused_data = rest;
#else /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
    pcb->refused_data = NULL;
 801d7ca:	687b      	ldr	r3, [r7, #4]
 801d7cc:	2200      	movs	r2, #0
 801d7ce:	675a      	str	r2, [r3, #116]	; 0x74
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
    /* Notify again application with data previously received. */
    LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_input: notify kept packet\n"));
    TCP_EVENT_RECV(pcb, refused_data, ERR_OK, err);
 801d7d0:	687b      	ldr	r3, [r7, #4]
 801d7d2:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 801d7d6:	2b00      	cmp	r3, #0
 801d7d8:	d00b      	beq.n	801d7f2 <tcp_process_refused_data+0x3e>
 801d7da:	687b      	ldr	r3, [r7, #4]
 801d7dc:	f8d3 4080 	ldr.w	r4, [r3, #128]	; 0x80
 801d7e0:	687b      	ldr	r3, [r7, #4]
 801d7e2:	6918      	ldr	r0, [r3, #16]
 801d7e4:	2300      	movs	r3, #0
 801d7e6:	68ba      	ldr	r2, [r7, #8]
 801d7e8:	6879      	ldr	r1, [r7, #4]
 801d7ea:	47a0      	blx	r4
 801d7ec:	4603      	mov	r3, r0
 801d7ee:	73fb      	strb	r3, [r7, #15]
 801d7f0:	e007      	b.n	801d802 <tcp_process_refused_data+0x4e>
 801d7f2:	2300      	movs	r3, #0
 801d7f4:	68ba      	ldr	r2, [r7, #8]
 801d7f6:	6879      	ldr	r1, [r7, #4]
 801d7f8:	2000      	movs	r0, #0
 801d7fa:	f000 f88c 	bl	801d916 <tcp_recv_null>
 801d7fe:	4603      	mov	r3, r0
 801d800:	73fb      	strb	r3, [r7, #15]
    if (err == ERR_OK) {
 801d802:	f997 300f 	ldrsb.w	r3, [r7, #15]
 801d806:	2b00      	cmp	r3, #0
 801d808:	d12a      	bne.n	801d860 <tcp_process_refused_data+0xac>
      /* did refused_data include a FIN? */
      if (refused_flags & PBUF_FLAG_TCP_FIN
 801d80a:	7bbb      	ldrb	r3, [r7, #14]
 801d80c:	f003 0320 	and.w	r3, r3, #32
 801d810:	2b00      	cmp	r3, #0
 801d812:	d033      	beq.n	801d87c <tcp_process_refused_data+0xc8>
          && (rest == NULL)
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
         ) {
        /* correct rcv_wnd as the application won't call tcp_recved()
           for the FIN's seqno */
        if (pcb->rcv_wnd != TCP_WND_MAX(pcb)) {
 801d814:	687b      	ldr	r3, [r7, #4]
 801d816:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 801d818:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 801d81c:	d005      	beq.n	801d82a <tcp_process_refused_data+0x76>
          pcb->rcv_wnd++;
 801d81e:	687b      	ldr	r3, [r7, #4]
 801d820:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 801d822:	3301      	adds	r3, #1
 801d824:	b29a      	uxth	r2, r3
 801d826:	687b      	ldr	r3, [r7, #4]
 801d828:	851a      	strh	r2, [r3, #40]	; 0x28
        }
        TCP_EVENT_CLOSED(pcb, err);
 801d82a:	687b      	ldr	r3, [r7, #4]
 801d82c:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 801d830:	2b00      	cmp	r3, #0
 801d832:	d00b      	beq.n	801d84c <tcp_process_refused_data+0x98>
 801d834:	687b      	ldr	r3, [r7, #4]
 801d836:	f8d3 4080 	ldr.w	r4, [r3, #128]	; 0x80
 801d83a:	687b      	ldr	r3, [r7, #4]
 801d83c:	6918      	ldr	r0, [r3, #16]
 801d83e:	2300      	movs	r3, #0
 801d840:	2200      	movs	r2, #0
 801d842:	6879      	ldr	r1, [r7, #4]
 801d844:	47a0      	blx	r4
 801d846:	4603      	mov	r3, r0
 801d848:	73fb      	strb	r3, [r7, #15]
 801d84a:	e001      	b.n	801d850 <tcp_process_refused_data+0x9c>
 801d84c:	2300      	movs	r3, #0
 801d84e:	73fb      	strb	r3, [r7, #15]
        if (err == ERR_ABRT) {
 801d850:	f997 300f 	ldrsb.w	r3, [r7, #15]
 801d854:	f113 0f0d 	cmn.w	r3, #13
 801d858:	d110      	bne.n	801d87c <tcp_process_refused_data+0xc8>
          return ERR_ABRT;
 801d85a:	f06f 030c 	mvn.w	r3, #12
 801d85e:	e00e      	b.n	801d87e <tcp_process_refused_data+0xca>
        }
      }
    } else if (err == ERR_ABRT) {
 801d860:	f997 300f 	ldrsb.w	r3, [r7, #15]
 801d864:	f113 0f0d 	cmn.w	r3, #13
 801d868:	d102      	bne.n	801d870 <tcp_process_refused_data+0xbc>
      /* if err == ERR_ABRT, 'pcb' is already deallocated */
      /* Drop incoming packets because pcb is "full" (only if the incoming
         segment contains data). */
      LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_input: drop incoming packets, because pcb is \"full\"\n"));
      return ERR_ABRT;
 801d86a:	f06f 030c 	mvn.w	r3, #12
 801d86e:	e006      	b.n	801d87e <tcp_process_refused_data+0xca>
#if TCP_QUEUE_OOSEQ && LWIP_WND_SCALE
      if (rest != NULL) {
        pbuf_cat(refused_data, rest);
      }
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
      pcb->refused_data = refused_data;
 801d870:	687b      	ldr	r3, [r7, #4]
 801d872:	68ba      	ldr	r2, [r7, #8]
 801d874:	675a      	str	r2, [r3, #116]	; 0x74
      return ERR_INPROGRESS;
 801d876:	f06f 0304 	mvn.w	r3, #4
 801d87a:	e000      	b.n	801d87e <tcp_process_refused_data+0xca>
    }
  }
  return ERR_OK;
 801d87c:	2300      	movs	r3, #0
}
 801d87e:	4618      	mov	r0, r3
 801d880:	3714      	adds	r7, #20
 801d882:	46bd      	mov	sp, r7
 801d884:	bd90      	pop	{r4, r7, pc}

0801d886 <tcp_segs_free>:
 *
 * @param seg tcp_seg list of TCP segments to free
 */
void
tcp_segs_free(struct tcp_seg *seg)
{
 801d886:	b580      	push	{r7, lr}
 801d888:	b084      	sub	sp, #16
 801d88a:	af00      	add	r7, sp, #0
 801d88c:	6078      	str	r0, [r7, #4]
  while (seg != NULL) {
 801d88e:	e007      	b.n	801d8a0 <tcp_segs_free+0x1a>
    struct tcp_seg *next = seg->next;
 801d890:	687b      	ldr	r3, [r7, #4]
 801d892:	681b      	ldr	r3, [r3, #0]
 801d894:	60fb      	str	r3, [r7, #12]
    tcp_seg_free(seg);
 801d896:	6878      	ldr	r0, [r7, #4]
 801d898:	f000 f809 	bl	801d8ae <tcp_seg_free>
    seg = next;
 801d89c:	68fb      	ldr	r3, [r7, #12]
 801d89e:	607b      	str	r3, [r7, #4]
  while (seg != NULL) {
 801d8a0:	687b      	ldr	r3, [r7, #4]
 801d8a2:	2b00      	cmp	r3, #0
 801d8a4:	d1f4      	bne.n	801d890 <tcp_segs_free+0xa>
  }
}
 801d8a6:	bf00      	nop
 801d8a8:	3710      	adds	r7, #16
 801d8aa:	46bd      	mov	sp, r7
 801d8ac:	bd80      	pop	{r7, pc}

0801d8ae <tcp_seg_free>:
 *
 * @param seg single tcp_seg to free
 */
void
tcp_seg_free(struct tcp_seg *seg)
{
 801d8ae:	b580      	push	{r7, lr}
 801d8b0:	b082      	sub	sp, #8
 801d8b2:	af00      	add	r7, sp, #0
 801d8b4:	6078      	str	r0, [r7, #4]
  if (seg != NULL) {
 801d8b6:	687b      	ldr	r3, [r7, #4]
 801d8b8:	2b00      	cmp	r3, #0
 801d8ba:	d00c      	beq.n	801d8d6 <tcp_seg_free+0x28>
    if (seg->p != NULL) {
 801d8bc:	687b      	ldr	r3, [r7, #4]
 801d8be:	685b      	ldr	r3, [r3, #4]
 801d8c0:	2b00      	cmp	r3, #0
 801d8c2:	d004      	beq.n	801d8ce <tcp_seg_free+0x20>
      pbuf_free(seg->p);
 801d8c4:	687b      	ldr	r3, [r7, #4]
 801d8c6:	685b      	ldr	r3, [r3, #4]
 801d8c8:	4618      	mov	r0, r3
 801d8ca:	f7fe fcd5 	bl	801c278 <pbuf_free>
#if TCP_DEBUG
      seg->p = NULL;
#endif /* TCP_DEBUG */
    }
    memp_free(MEMP_TCP_SEG, seg);
 801d8ce:	6879      	ldr	r1, [r7, #4]
 801d8d0:	2003      	movs	r0, #3
 801d8d2:	f7fd ff77 	bl	801b7c4 <memp_free>
  }
}
 801d8d6:	bf00      	nop
 801d8d8:	3708      	adds	r7, #8
 801d8da:	46bd      	mov	sp, r7
 801d8dc:	bd80      	pop	{r7, pc}

0801d8de <tcp_seg_copy>:
 * @param seg the old tcp_seg
 * @return a copy of seg
 */
struct tcp_seg *
tcp_seg_copy(struct tcp_seg *seg)
{
 801d8de:	b580      	push	{r7, lr}
 801d8e0:	b084      	sub	sp, #16
 801d8e2:	af00      	add	r7, sp, #0
 801d8e4:	6078      	str	r0, [r7, #4]
  struct tcp_seg *cseg;

  cseg = (struct tcp_seg *)memp_malloc(MEMP_TCP_SEG);
 801d8e6:	2003      	movs	r0, #3
 801d8e8:	f7fd ff1a 	bl	801b720 <memp_malloc>
 801d8ec:	60f8      	str	r0, [r7, #12]
  if (cseg == NULL) {
 801d8ee:	68fb      	ldr	r3, [r7, #12]
 801d8f0:	2b00      	cmp	r3, #0
 801d8f2:	d101      	bne.n	801d8f8 <tcp_seg_copy+0x1a>
    return NULL;
 801d8f4:	2300      	movs	r3, #0
 801d8f6:	e00a      	b.n	801d90e <tcp_seg_copy+0x30>
  }
  SMEMCPY((u8_t *)cseg, (const u8_t *)seg, sizeof(struct tcp_seg));
 801d8f8:	2210      	movs	r2, #16
 801d8fa:	6879      	ldr	r1, [r7, #4]
 801d8fc:	68f8      	ldr	r0, [r7, #12]
 801d8fe:	f007 f9fc 	bl	8024cfa <memcpy>
  pbuf_ref(cseg->p);
 801d902:	68fb      	ldr	r3, [r7, #12]
 801d904:	685b      	ldr	r3, [r3, #4]
 801d906:	4618      	mov	r0, r3
 801d908:	f7fe fd68 	bl	801c3dc <pbuf_ref>
  return cseg;
 801d90c:	68fb      	ldr	r3, [r7, #12]
}
 801d90e:	4618      	mov	r0, r3
 801d910:	3710      	adds	r7, #16
 801d912:	46bd      	mov	sp, r7
 801d914:	bd80      	pop	{r7, pc}

0801d916 <tcp_recv_null>:
 * Default receive callback that is called if the user didn't register
 * a recv callback for the pcb.
 */
err_t
tcp_recv_null(void *arg, struct tcp_pcb *pcb, struct pbuf *p, err_t err)
{
 801d916:	b580      	push	{r7, lr}
 801d918:	b084      	sub	sp, #16
 801d91a:	af00      	add	r7, sp, #0
 801d91c:	60f8      	str	r0, [r7, #12]
 801d91e:	60b9      	str	r1, [r7, #8]
 801d920:	607a      	str	r2, [r7, #4]
 801d922:	70fb      	strb	r3, [r7, #3]
  LWIP_UNUSED_ARG(arg);
  if (p != NULL) {
 801d924:	687b      	ldr	r3, [r7, #4]
 801d926:	2b00      	cmp	r3, #0
 801d928:	d009      	beq.n	801d93e <tcp_recv_null+0x28>
    tcp_recved(pcb, p->tot_len);
 801d92a:	687b      	ldr	r3, [r7, #4]
 801d92c:	891b      	ldrh	r3, [r3, #8]
 801d92e:	4619      	mov	r1, r3
 801d930:	68b8      	ldr	r0, [r7, #8]
 801d932:	f7ff fb7d 	bl	801d030 <tcp_recved>
    pbuf_free(p);
 801d936:	6878      	ldr	r0, [r7, #4]
 801d938:	f7fe fc9e 	bl	801c278 <pbuf_free>
 801d93c:	e008      	b.n	801d950 <tcp_recv_null+0x3a>
  } else if (err == ERR_OK) {
 801d93e:	f997 3003 	ldrsb.w	r3, [r7, #3]
 801d942:	2b00      	cmp	r3, #0
 801d944:	d104      	bne.n	801d950 <tcp_recv_null+0x3a>
    return tcp_close(pcb);
 801d946:	68b8      	ldr	r0, [r7, #8]
 801d948:	f7ff f8ca 	bl	801cae0 <tcp_close>
 801d94c:	4603      	mov	r3, r0
 801d94e:	e000      	b.n	801d952 <tcp_recv_null+0x3c>
  }
  return ERR_OK;
 801d950:	2300      	movs	r3, #0
}
 801d952:	4618      	mov	r0, r3
 801d954:	3710      	adds	r7, #16
 801d956:	46bd      	mov	sp, r7
 801d958:	bd80      	pop	{r7, pc}
	...

0801d95c <tcp_kill_prio>:
 *
 * @param prio minimum priority
 */
static void
tcp_kill_prio(u8_t prio)
{
 801d95c:	b580      	push	{r7, lr}
 801d95e:	b086      	sub	sp, #24
 801d960:	af00      	add	r7, sp, #0
 801d962:	4603      	mov	r3, r0
 801d964:	71fb      	strb	r3, [r7, #7]
  struct tcp_pcb *pcb, *inactive;
  u32_t inactivity;
  u8_t mprio;

  mprio = LWIP_MIN(TCP_PRIO_MAX, prio);
 801d966:	f997 3007 	ldrsb.w	r3, [r7, #7]
 801d96a:	2b00      	cmp	r3, #0
 801d96c:	db01      	blt.n	801d972 <tcp_kill_prio+0x16>
 801d96e:	79fb      	ldrb	r3, [r7, #7]
 801d970:	e000      	b.n	801d974 <tcp_kill_prio+0x18>
 801d972:	237f      	movs	r3, #127	; 0x7f
 801d974:	72fb      	strb	r3, [r7, #11]

  /* We kill the oldest active connection that has lower priority than prio. */
  inactivity = 0;
 801d976:	2300      	movs	r3, #0
 801d978:	60fb      	str	r3, [r7, #12]
  inactive = NULL;
 801d97a:	2300      	movs	r3, #0
 801d97c:	613b      	str	r3, [r7, #16]
  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 801d97e:	4b16      	ldr	r3, [pc, #88]	; (801d9d8 <tcp_kill_prio+0x7c>)
 801d980:	681b      	ldr	r3, [r3, #0]
 801d982:	617b      	str	r3, [r7, #20]
 801d984:	e01a      	b.n	801d9bc <tcp_kill_prio+0x60>
    if (pcb->prio <= mprio &&
 801d986:	697b      	ldr	r3, [r7, #20]
 801d988:	7d5b      	ldrb	r3, [r3, #21]
 801d98a:	7afa      	ldrb	r2, [r7, #11]
 801d98c:	429a      	cmp	r2, r3
 801d98e:	d312      	bcc.n	801d9b6 <tcp_kill_prio+0x5a>
       (u32_t)(tcp_ticks - pcb->tmr) >= inactivity) {
 801d990:	4b12      	ldr	r3, [pc, #72]	; (801d9dc <tcp_kill_prio+0x80>)
 801d992:	681a      	ldr	r2, [r3, #0]
 801d994:	697b      	ldr	r3, [r7, #20]
 801d996:	6a1b      	ldr	r3, [r3, #32]
 801d998:	1ad2      	subs	r2, r2, r3
    if (pcb->prio <= mprio &&
 801d99a:	68fb      	ldr	r3, [r7, #12]
 801d99c:	429a      	cmp	r2, r3
 801d99e:	d30a      	bcc.n	801d9b6 <tcp_kill_prio+0x5a>
      inactivity = tcp_ticks - pcb->tmr;
 801d9a0:	4b0e      	ldr	r3, [pc, #56]	; (801d9dc <tcp_kill_prio+0x80>)
 801d9a2:	681a      	ldr	r2, [r3, #0]
 801d9a4:	697b      	ldr	r3, [r7, #20]
 801d9a6:	6a1b      	ldr	r3, [r3, #32]
 801d9a8:	1ad3      	subs	r3, r2, r3
 801d9aa:	60fb      	str	r3, [r7, #12]
      inactive = pcb;
 801d9ac:	697b      	ldr	r3, [r7, #20]
 801d9ae:	613b      	str	r3, [r7, #16]
      mprio = pcb->prio;
 801d9b0:	697b      	ldr	r3, [r7, #20]
 801d9b2:	7d5b      	ldrb	r3, [r3, #21]
 801d9b4:	72fb      	strb	r3, [r7, #11]
  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 801d9b6:	697b      	ldr	r3, [r7, #20]
 801d9b8:	68db      	ldr	r3, [r3, #12]
 801d9ba:	617b      	str	r3, [r7, #20]
 801d9bc:	697b      	ldr	r3, [r7, #20]
 801d9be:	2b00      	cmp	r3, #0
 801d9c0:	d1e1      	bne.n	801d986 <tcp_kill_prio+0x2a>
    }
  }
  if (inactive != NULL) {
 801d9c2:	693b      	ldr	r3, [r7, #16]
 801d9c4:	2b00      	cmp	r3, #0
 801d9c6:	d002      	beq.n	801d9ce <tcp_kill_prio+0x72>
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_kill_prio: killing oldest PCB %p (%"S32_F")\n",
           (void *)inactive, inactivity));
    tcp_abort(inactive);
 801d9c8:	6938      	ldr	r0, [r7, #16]
 801d9ca:	f7ff f99b 	bl	801cd04 <tcp_abort>
  }
}
 801d9ce:	bf00      	nop
 801d9d0:	3718      	adds	r7, #24
 801d9d2:	46bd      	mov	sp, r7
 801d9d4:	bd80      	pop	{r7, pc}
 801d9d6:	bf00      	nop
 801d9d8:	20008aa0 	.word	0x20008aa0
 801d9dc:	20008aa4 	.word	0x20008aa4

0801d9e0 <tcp_kill_state>:
 * Kills the oldest connection that is in specific state.
 * Called from tcp_alloc() for LAST_ACK and CLOSING if no more connections are available.
 */
static void
tcp_kill_state(enum tcp_state state)
{
 801d9e0:	b580      	push	{r7, lr}
 801d9e2:	b086      	sub	sp, #24
 801d9e4:	af00      	add	r7, sp, #0
 801d9e6:	4603      	mov	r3, r0
 801d9e8:	71fb      	strb	r3, [r7, #7]
  struct tcp_pcb *pcb, *inactive;
  u32_t inactivity;

  LWIP_ASSERT("invalid state", (state == CLOSING) || (state == LAST_ACK));
 801d9ea:	79fb      	ldrb	r3, [r7, #7]
 801d9ec:	2b08      	cmp	r3, #8
 801d9ee:	d009      	beq.n	801da04 <tcp_kill_state+0x24>
 801d9f0:	79fb      	ldrb	r3, [r7, #7]
 801d9f2:	2b09      	cmp	r3, #9
 801d9f4:	d006      	beq.n	801da04 <tcp_kill_state+0x24>
 801d9f6:	4b1a      	ldr	r3, [pc, #104]	; (801da60 <tcp_kill_state+0x80>)
 801d9f8:	f240 52dc 	movw	r2, #1500	; 0x5dc
 801d9fc:	4919      	ldr	r1, [pc, #100]	; (801da64 <tcp_kill_state+0x84>)
 801d9fe:	481a      	ldr	r0, [pc, #104]	; (801da68 <tcp_kill_state+0x88>)
 801da00:	f006 fd9a 	bl	8024538 <iprintf>

  inactivity = 0;
 801da04:	2300      	movs	r3, #0
 801da06:	60fb      	str	r3, [r7, #12]
  inactive = NULL;
 801da08:	2300      	movs	r3, #0
 801da0a:	613b      	str	r3, [r7, #16]
  /* Go through the list of active pcbs and get the oldest pcb that is in state
     CLOSING/LAST_ACK. */
  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 801da0c:	4b17      	ldr	r3, [pc, #92]	; (801da6c <tcp_kill_state+0x8c>)
 801da0e:	681b      	ldr	r3, [r3, #0]
 801da10:	617b      	str	r3, [r7, #20]
 801da12:	e017      	b.n	801da44 <tcp_kill_state+0x64>
    if (pcb->state == state) {
 801da14:	697b      	ldr	r3, [r7, #20]
 801da16:	7d1b      	ldrb	r3, [r3, #20]
 801da18:	79fa      	ldrb	r2, [r7, #7]
 801da1a:	429a      	cmp	r2, r3
 801da1c:	d10f      	bne.n	801da3e <tcp_kill_state+0x5e>
      if ((u32_t)(tcp_ticks - pcb->tmr) >= inactivity) {
 801da1e:	4b14      	ldr	r3, [pc, #80]	; (801da70 <tcp_kill_state+0x90>)
 801da20:	681a      	ldr	r2, [r3, #0]
 801da22:	697b      	ldr	r3, [r7, #20]
 801da24:	6a1b      	ldr	r3, [r3, #32]
 801da26:	1ad2      	subs	r2, r2, r3
 801da28:	68fb      	ldr	r3, [r7, #12]
 801da2a:	429a      	cmp	r2, r3
 801da2c:	d307      	bcc.n	801da3e <tcp_kill_state+0x5e>
        inactivity = tcp_ticks - pcb->tmr;
 801da2e:	4b10      	ldr	r3, [pc, #64]	; (801da70 <tcp_kill_state+0x90>)
 801da30:	681a      	ldr	r2, [r3, #0]
 801da32:	697b      	ldr	r3, [r7, #20]
 801da34:	6a1b      	ldr	r3, [r3, #32]
 801da36:	1ad3      	subs	r3, r2, r3
 801da38:	60fb      	str	r3, [r7, #12]
        inactive = pcb;
 801da3a:	697b      	ldr	r3, [r7, #20]
 801da3c:	613b      	str	r3, [r7, #16]
  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 801da3e:	697b      	ldr	r3, [r7, #20]
 801da40:	68db      	ldr	r3, [r3, #12]
 801da42:	617b      	str	r3, [r7, #20]
 801da44:	697b      	ldr	r3, [r7, #20]
 801da46:	2b00      	cmp	r3, #0
 801da48:	d1e4      	bne.n	801da14 <tcp_kill_state+0x34>
      }
    }
  }
  if (inactive != NULL) {
 801da4a:	693b      	ldr	r3, [r7, #16]
 801da4c:	2b00      	cmp	r3, #0
 801da4e:	d003      	beq.n	801da58 <tcp_kill_state+0x78>
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_kill_closing: killing oldest %s PCB %p (%"S32_F")\n",
           tcp_state_str[state], (void *)inactive, inactivity));
    /* Don't send a RST, since no data is lost. */
    tcp_abandon(inactive, 0);
 801da50:	2100      	movs	r1, #0
 801da52:	6938      	ldr	r0, [r7, #16]
 801da54:	f7ff f8a4 	bl	801cba0 <tcp_abandon>
  }
}
 801da58:	bf00      	nop
 801da5a:	3718      	adds	r7, #24
 801da5c:	46bd      	mov	sp, r7
 801da5e:	bd80      	pop	{r7, pc}
 801da60:	0802684c 	.word	0x0802684c
 801da64:	08026b5c 	.word	0x08026b5c
 801da68:	08026888 	.word	0x08026888
 801da6c:	20008aa0 	.word	0x20008aa0
 801da70:	20008aa4 	.word	0x20008aa4

0801da74 <tcp_kill_timewait>:
 * Kills the oldest connection that is in TIME_WAIT state.
 * Called from tcp_alloc() if no more connections are available.
 */
static void
tcp_kill_timewait(void)
{
 801da74:	b580      	push	{r7, lr}
 801da76:	b084      	sub	sp, #16
 801da78:	af00      	add	r7, sp, #0
  struct tcp_pcb *pcb, *inactive;
  u32_t inactivity;

  inactivity = 0;
 801da7a:	2300      	movs	r3, #0
 801da7c:	607b      	str	r3, [r7, #4]
  inactive = NULL;
 801da7e:	2300      	movs	r3, #0
 801da80:	60bb      	str	r3, [r7, #8]
  /* Go through the list of TIME_WAIT pcbs and get the oldest pcb. */
  for (pcb = tcp_tw_pcbs; pcb != NULL; pcb = pcb->next) {
 801da82:	4b12      	ldr	r3, [pc, #72]	; (801dacc <tcp_kill_timewait+0x58>)
 801da84:	681b      	ldr	r3, [r3, #0]
 801da86:	60fb      	str	r3, [r7, #12]
 801da88:	e012      	b.n	801dab0 <tcp_kill_timewait+0x3c>
    if ((u32_t)(tcp_ticks - pcb->tmr) >= inactivity) {
 801da8a:	4b11      	ldr	r3, [pc, #68]	; (801dad0 <tcp_kill_timewait+0x5c>)
 801da8c:	681a      	ldr	r2, [r3, #0]
 801da8e:	68fb      	ldr	r3, [r7, #12]
 801da90:	6a1b      	ldr	r3, [r3, #32]
 801da92:	1ad2      	subs	r2, r2, r3
 801da94:	687b      	ldr	r3, [r7, #4]
 801da96:	429a      	cmp	r2, r3
 801da98:	d307      	bcc.n	801daaa <tcp_kill_timewait+0x36>
      inactivity = tcp_ticks - pcb->tmr;
 801da9a:	4b0d      	ldr	r3, [pc, #52]	; (801dad0 <tcp_kill_timewait+0x5c>)
 801da9c:	681a      	ldr	r2, [r3, #0]
 801da9e:	68fb      	ldr	r3, [r7, #12]
 801daa0:	6a1b      	ldr	r3, [r3, #32]
 801daa2:	1ad3      	subs	r3, r2, r3
 801daa4:	607b      	str	r3, [r7, #4]
      inactive = pcb;
 801daa6:	68fb      	ldr	r3, [r7, #12]
 801daa8:	60bb      	str	r3, [r7, #8]
  for (pcb = tcp_tw_pcbs; pcb != NULL; pcb = pcb->next) {
 801daaa:	68fb      	ldr	r3, [r7, #12]
 801daac:	68db      	ldr	r3, [r3, #12]
 801daae:	60fb      	str	r3, [r7, #12]
 801dab0:	68fb      	ldr	r3, [r7, #12]
 801dab2:	2b00      	cmp	r3, #0
 801dab4:	d1e9      	bne.n	801da8a <tcp_kill_timewait+0x16>
    }
  }
  if (inactive != NULL) {
 801dab6:	68bb      	ldr	r3, [r7, #8]
 801dab8:	2b00      	cmp	r3, #0
 801daba:	d002      	beq.n	801dac2 <tcp_kill_timewait+0x4e>
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_kill_timewait: killing oldest TIME-WAIT PCB %p (%"S32_F")\n",
           (void *)inactive, inactivity));
    tcp_abort(inactive);
 801dabc:	68b8      	ldr	r0, [r7, #8]
 801dabe:	f7ff f921 	bl	801cd04 <tcp_abort>
  }
}
 801dac2:	bf00      	nop
 801dac4:	3710      	adds	r7, #16
 801dac6:	46bd      	mov	sp, r7
 801dac8:	bd80      	pop	{r7, pc}
 801daca:	bf00      	nop
 801dacc:	20008ab0 	.word	0x20008ab0
 801dad0:	20008aa4 	.word	0x20008aa4

0801dad4 <tcp_alloc>:
 * @param prio priority for the new pcb
 * @return a new tcp_pcb that initially is in state CLOSED
 */
struct tcp_pcb *
tcp_alloc(u8_t prio)
{
 801dad4:	b580      	push	{r7, lr}
 801dad6:	b084      	sub	sp, #16
 801dad8:	af00      	add	r7, sp, #0
 801dada:	4603      	mov	r3, r0
 801dadc:	71fb      	strb	r3, [r7, #7]
  struct tcp_pcb *pcb;

  pcb = (struct tcp_pcb *)memp_malloc(MEMP_TCP_PCB);
 801dade:	2001      	movs	r0, #1
 801dae0:	f7fd fe1e 	bl	801b720 <memp_malloc>
 801dae4:	60f8      	str	r0, [r7, #12]
  if (pcb == NULL) {
 801dae6:	68fb      	ldr	r3, [r7, #12]
 801dae8:	2b00      	cmp	r3, #0
 801daea:	d124      	bne.n	801db36 <tcp_alloc+0x62>
    /* Try killing oldest connection in TIME-WAIT. */
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_alloc: killing off oldest TIME-WAIT connection\n"));
    tcp_kill_timewait();
 801daec:	f7ff ffc2 	bl	801da74 <tcp_kill_timewait>
    /* Try to allocate a tcp_pcb again. */
    pcb = (struct tcp_pcb *)memp_malloc(MEMP_TCP_PCB);
 801daf0:	2001      	movs	r0, #1
 801daf2:	f7fd fe15 	bl	801b720 <memp_malloc>
 801daf6:	60f8      	str	r0, [r7, #12]
    if (pcb == NULL) {
 801daf8:	68fb      	ldr	r3, [r7, #12]
 801dafa:	2b00      	cmp	r3, #0
 801dafc:	d11b      	bne.n	801db36 <tcp_alloc+0x62>
      /* Try killing oldest connection in LAST-ACK (these wouldn't go to TIME-WAIT). */
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_alloc: killing off oldest LAST-ACK connection\n"));
      tcp_kill_state(LAST_ACK);
 801dafe:	2009      	movs	r0, #9
 801db00:	f7ff ff6e 	bl	801d9e0 <tcp_kill_state>
      /* Try to allocate a tcp_pcb again. */
      pcb = (struct tcp_pcb *)memp_malloc(MEMP_TCP_PCB);
 801db04:	2001      	movs	r0, #1
 801db06:	f7fd fe0b 	bl	801b720 <memp_malloc>
 801db0a:	60f8      	str	r0, [r7, #12]
      if (pcb == NULL) {
 801db0c:	68fb      	ldr	r3, [r7, #12]
 801db0e:	2b00      	cmp	r3, #0
 801db10:	d111      	bne.n	801db36 <tcp_alloc+0x62>
        /* Try killing oldest connection in CLOSING. */
        LWIP_DEBUGF(TCP_DEBUG, ("tcp_alloc: killing off oldest CLOSING connection\n"));
        tcp_kill_state(CLOSING);
 801db12:	2008      	movs	r0, #8
 801db14:	f7ff ff64 	bl	801d9e0 <tcp_kill_state>
        /* Try to allocate a tcp_pcb again. */
        pcb = (struct tcp_pcb *)memp_malloc(MEMP_TCP_PCB);
 801db18:	2001      	movs	r0, #1
 801db1a:	f7fd fe01 	bl	801b720 <memp_malloc>
 801db1e:	60f8      	str	r0, [r7, #12]
        if (pcb == NULL) {
 801db20:	68fb      	ldr	r3, [r7, #12]
 801db22:	2b00      	cmp	r3, #0
 801db24:	d107      	bne.n	801db36 <tcp_alloc+0x62>
          /* Try killing active connections with lower priority than the new one. */
          LWIP_DEBUGF(TCP_DEBUG, ("tcp_alloc: killing connection with prio lower than %d\n", prio));
          tcp_kill_prio(prio);
 801db26:	79fb      	ldrb	r3, [r7, #7]
 801db28:	4618      	mov	r0, r3
 801db2a:	f7ff ff17 	bl	801d95c <tcp_kill_prio>
          /* Try to allocate a tcp_pcb again. */
          pcb = (struct tcp_pcb *)memp_malloc(MEMP_TCP_PCB);
 801db2e:	2001      	movs	r0, #1
 801db30:	f7fd fdf6 	bl	801b720 <memp_malloc>
 801db34:	60f8      	str	r0, [r7, #12]
    if (pcb != NULL) {
      /* adjust err stats: memp_malloc failed above */
      MEMP_STATS_DEC(err, MEMP_TCP_PCB);
    }
  }
  if (pcb != NULL) {
 801db36:	68fb      	ldr	r3, [r7, #12]
 801db38:	2b00      	cmp	r3, #0
 801db3a:	d03f      	beq.n	801dbbc <tcp_alloc+0xe8>
    /* zero out the whole pcb, so there is no need to initialize members to zero */
    memset(pcb, 0, sizeof(struct tcp_pcb));
 801db3c:	2298      	movs	r2, #152	; 0x98
 801db3e:	2100      	movs	r1, #0
 801db40:	68f8      	ldr	r0, [r7, #12]
 801db42:	f007 f8e5 	bl	8024d10 <memset>
    pcb->prio = prio;
 801db46:	68fb      	ldr	r3, [r7, #12]
 801db48:	79fa      	ldrb	r2, [r7, #7]
 801db4a:	755a      	strb	r2, [r3, #21]
    pcb->snd_buf = TCP_SND_BUF;
 801db4c:	68fb      	ldr	r3, [r7, #12]
 801db4e:	f44f 62e6 	mov.w	r2, #1840	; 0x730
 801db52:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
    /* Start with a window that does not need scaling. When window scaling is
       enabled and used, the window is enlarged when both sides agree on scaling. */
    pcb->rcv_wnd = pcb->rcv_ann_wnd = TCPWND_MIN16(TCP_WND);
 801db56:	68fb      	ldr	r3, [r7, #12]
 801db58:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 801db5c:	855a      	strh	r2, [r3, #42]	; 0x2a
 801db5e:	68fb      	ldr	r3, [r7, #12]
 801db60:	8d5a      	ldrh	r2, [r3, #42]	; 0x2a
 801db62:	68fb      	ldr	r3, [r7, #12]
 801db64:	851a      	strh	r2, [r3, #40]	; 0x28
    pcb->ttl = TCP_TTL;
 801db66:	68fb      	ldr	r3, [r7, #12]
 801db68:	22ff      	movs	r2, #255	; 0xff
 801db6a:	729a      	strb	r2, [r3, #10]
    /* As initial send MSS, we use TCP_MSS but limit it to 536.
       The send MSS is updated when an MSS option is received. */
    pcb->mss = INITIAL_MSS;
 801db6c:	68fb      	ldr	r3, [r7, #12]
 801db6e:	f44f 7206 	mov.w	r2, #536	; 0x218
 801db72:	865a      	strh	r2, [r3, #50]	; 0x32
    pcb->rto = 3000 / TCP_SLOW_INTERVAL;
 801db74:	68fb      	ldr	r3, [r7, #12]
 801db76:	2206      	movs	r2, #6
 801db78:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40
    pcb->sv = 3000 / TCP_SLOW_INTERVAL;
 801db7c:	68fb      	ldr	r3, [r7, #12]
 801db7e:	2206      	movs	r2, #6
 801db80:	87da      	strh	r2, [r3, #62]	; 0x3e
    pcb->rtime = -1;
 801db82:	68fb      	ldr	r3, [r7, #12]
 801db84:	f64f 72ff 	movw	r2, #65535	; 0xffff
 801db88:	861a      	strh	r2, [r3, #48]	; 0x30
    pcb->cwnd = 1;
 801db8a:	68fb      	ldr	r3, [r7, #12]
 801db8c:	2201      	movs	r2, #1
 801db8e:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
    pcb->tmr = tcp_ticks;
 801db92:	4b0d      	ldr	r3, [pc, #52]	; (801dbc8 <tcp_alloc+0xf4>)
 801db94:	681a      	ldr	r2, [r3, #0]
 801db96:	68fb      	ldr	r3, [r7, #12]
 801db98:	621a      	str	r2, [r3, #32]
    pcb->last_timer = tcp_timer_ctr;
 801db9a:	4b0c      	ldr	r3, [pc, #48]	; (801dbcc <tcp_alloc+0xf8>)
 801db9c:	781a      	ldrb	r2, [r3, #0]
 801db9e:	68fb      	ldr	r3, [r7, #12]
 801dba0:	775a      	strb	r2, [r3, #29]
    of using the largest advertised receive window.  We've seen complications with
    receiving TCPs that use window scaling and/or window auto-tuning where the
    initial advertised window is very small and then grows rapidly once the
    connection is established. To avoid these complications, we set ssthresh to the
    largest effective cwnd (amount of in-flight data) that the sender can have. */
    pcb->ssthresh = TCP_SND_BUF;
 801dba2:	68fb      	ldr	r3, [r7, #12]
 801dba4:	f44f 62e6 	mov.w	r2, #1840	; 0x730
 801dba8:	f8a3 204a 	strh.w	r2, [r3, #74]	; 0x4a

#if LWIP_CALLBACK_API
    pcb->recv = tcp_recv_null;
 801dbac:	68fb      	ldr	r3, [r7, #12]
 801dbae:	4a08      	ldr	r2, [pc, #32]	; (801dbd0 <tcp_alloc+0xfc>)
 801dbb0:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
#endif /* LWIP_CALLBACK_API */

    /* Init KEEPALIVE timer */
    pcb->keep_idle  = TCP_KEEPIDLE_DEFAULT;
 801dbb4:	68fb      	ldr	r3, [r7, #12]
 801dbb6:	4a07      	ldr	r2, [pc, #28]	; (801dbd4 <tcp_alloc+0x100>)
 801dbb8:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
#if LWIP_TCP_KEEPALIVE
    pcb->keep_intvl = TCP_KEEPINTVL_DEFAULT;
    pcb->keep_cnt   = TCP_KEEPCNT_DEFAULT;
#endif /* LWIP_TCP_KEEPALIVE */
  }
  return pcb;
 801dbbc:	68fb      	ldr	r3, [r7, #12]
}
 801dbbe:	4618      	mov	r0, r3
 801dbc0:	3710      	adds	r7, #16
 801dbc2:	46bd      	mov	sp, r7
 801dbc4:	bd80      	pop	{r7, pc}
 801dbc6:	bf00      	nop
 801dbc8:	20008aa4 	.word	0x20008aa4
 801dbcc:	200040c2 	.word	0x200040c2
 801dbd0:	0801d917 	.word	0x0801d917
 801dbd4:	006ddd00 	.word	0x006ddd00

0801dbd8 <tcp_new_ip_type>:
 * supply @ref IPADDR_TYPE_ANY as argument and bind to @ref IP_ANY_TYPE.
 * @return a new tcp_pcb that initially is in state CLOSED
 */
struct tcp_pcb *
tcp_new_ip_type(u8_t type)
{
 801dbd8:	b580      	push	{r7, lr}
 801dbda:	b084      	sub	sp, #16
 801dbdc:	af00      	add	r7, sp, #0
 801dbde:	4603      	mov	r3, r0
 801dbe0:	71fb      	strb	r3, [r7, #7]
  struct tcp_pcb * pcb;
  pcb = tcp_alloc(TCP_PRIO_NORMAL);
 801dbe2:	2040      	movs	r0, #64	; 0x40
 801dbe4:	f7ff ff76 	bl	801dad4 <tcp_alloc>
 801dbe8:	60f8      	str	r0, [r7, #12]
    IP_SET_TYPE_VAL(pcb->remote_ip, type);
  }
#else
  LWIP_UNUSED_ARG(type);
#endif /* LWIP_IPV4 && LWIP_IPV6 */
  return pcb;
 801dbea:	68fb      	ldr	r3, [r7, #12]
}
 801dbec:	4618      	mov	r0, r3
 801dbee:	3710      	adds	r7, #16
 801dbf0:	46bd      	mov	sp, r7
 801dbf2:	bd80      	pop	{r7, pc}

0801dbf4 <tcp_arg>:
 * @param pcb tcp_pcb to set the callback argument
 * @param arg void pointer argument to pass to callback functions
 */
void
tcp_arg(struct tcp_pcb *pcb, void *arg)
{
 801dbf4:	b480      	push	{r7}
 801dbf6:	b083      	sub	sp, #12
 801dbf8:	af00      	add	r7, sp, #0
 801dbfa:	6078      	str	r0, [r7, #4]
 801dbfc:	6039      	str	r1, [r7, #0]
  /* This function is allowed to be called for both listen pcbs and
     connection pcbs. */
  if (pcb != NULL) {
 801dbfe:	687b      	ldr	r3, [r7, #4]
 801dc00:	2b00      	cmp	r3, #0
 801dc02:	d002      	beq.n	801dc0a <tcp_arg+0x16>
    pcb->callback_arg = arg;
 801dc04:	687b      	ldr	r3, [r7, #4]
 801dc06:	683a      	ldr	r2, [r7, #0]
 801dc08:	611a      	str	r2, [r3, #16]
  }
}
 801dc0a:	bf00      	nop
 801dc0c:	370c      	adds	r7, #12
 801dc0e:	46bd      	mov	sp, r7
 801dc10:	f85d 7b04 	ldr.w	r7, [sp], #4
 801dc14:	4770      	bx	lr
	...

0801dc18 <tcp_recv>:
 * @param pcb tcp_pcb to set the recv callback
 * @param recv callback function to call for this pcb when data is received
 */
void
tcp_recv(struct tcp_pcb *pcb, tcp_recv_fn recv)
{
 801dc18:	b580      	push	{r7, lr}
 801dc1a:	b082      	sub	sp, #8
 801dc1c:	af00      	add	r7, sp, #0
 801dc1e:	6078      	str	r0, [r7, #4]
 801dc20:	6039      	str	r1, [r7, #0]
  if (pcb != NULL) {
 801dc22:	687b      	ldr	r3, [r7, #4]
 801dc24:	2b00      	cmp	r3, #0
 801dc26:	d00e      	beq.n	801dc46 <tcp_recv+0x2e>
    LWIP_ASSERT("invalid socket state for recv callback", pcb->state != LISTEN);
 801dc28:	687b      	ldr	r3, [r7, #4]
 801dc2a:	7d1b      	ldrb	r3, [r3, #20]
 801dc2c:	2b01      	cmp	r3, #1
 801dc2e:	d106      	bne.n	801dc3e <tcp_recv+0x26>
 801dc30:	4b07      	ldr	r3, [pc, #28]	; (801dc50 <tcp_recv+0x38>)
 801dc32:	f240 62bb 	movw	r2, #1723	; 0x6bb
 801dc36:	4907      	ldr	r1, [pc, #28]	; (801dc54 <tcp_recv+0x3c>)
 801dc38:	4807      	ldr	r0, [pc, #28]	; (801dc58 <tcp_recv+0x40>)
 801dc3a:	f006 fc7d 	bl	8024538 <iprintf>
    pcb->recv = recv;
 801dc3e:	687b      	ldr	r3, [r7, #4]
 801dc40:	683a      	ldr	r2, [r7, #0]
 801dc42:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  }
}
 801dc46:	bf00      	nop
 801dc48:	3708      	adds	r7, #8
 801dc4a:	46bd      	mov	sp, r7
 801dc4c:	bd80      	pop	{r7, pc}
 801dc4e:	bf00      	nop
 801dc50:	0802684c 	.word	0x0802684c
 801dc54:	08026b6c 	.word	0x08026b6c
 801dc58:	08026888 	.word	0x08026888

0801dc5c <tcp_sent>:
 * @param pcb tcp_pcb to set the sent callback
 * @param sent callback function to call for this pcb when data is successfully sent
 */
void
tcp_sent(struct tcp_pcb *pcb, tcp_sent_fn sent)
{
 801dc5c:	b580      	push	{r7, lr}
 801dc5e:	b082      	sub	sp, #8
 801dc60:	af00      	add	r7, sp, #0
 801dc62:	6078      	str	r0, [r7, #4]
 801dc64:	6039      	str	r1, [r7, #0]
  if (pcb != NULL) {
 801dc66:	687b      	ldr	r3, [r7, #4]
 801dc68:	2b00      	cmp	r3, #0
 801dc6a:	d00d      	beq.n	801dc88 <tcp_sent+0x2c>
    LWIP_ASSERT("invalid socket state for sent callback", pcb->state != LISTEN);
 801dc6c:	687b      	ldr	r3, [r7, #4]
 801dc6e:	7d1b      	ldrb	r3, [r3, #20]
 801dc70:	2b01      	cmp	r3, #1
 801dc72:	d106      	bne.n	801dc82 <tcp_sent+0x26>
 801dc74:	4b06      	ldr	r3, [pc, #24]	; (801dc90 <tcp_sent+0x34>)
 801dc76:	f240 62cc 	movw	r2, #1740	; 0x6cc
 801dc7a:	4906      	ldr	r1, [pc, #24]	; (801dc94 <tcp_sent+0x38>)
 801dc7c:	4806      	ldr	r0, [pc, #24]	; (801dc98 <tcp_sent+0x3c>)
 801dc7e:	f006 fc5b 	bl	8024538 <iprintf>
    pcb->sent = sent;
 801dc82:	687b      	ldr	r3, [r7, #4]
 801dc84:	683a      	ldr	r2, [r7, #0]
 801dc86:	67da      	str	r2, [r3, #124]	; 0x7c
  }
}
 801dc88:	bf00      	nop
 801dc8a:	3708      	adds	r7, #8
 801dc8c:	46bd      	mov	sp, r7
 801dc8e:	bd80      	pop	{r7, pc}
 801dc90:	0802684c 	.word	0x0802684c
 801dc94:	08026b94 	.word	0x08026b94
 801dc98:	08026888 	.word	0x08026888

0801dc9c <tcp_err>:
 * @param err callback function to call for this pcb when a fatal error
 *        has occurred on the connection
 */
void
tcp_err(struct tcp_pcb *pcb, tcp_err_fn err)
{
 801dc9c:	b580      	push	{r7, lr}
 801dc9e:	b082      	sub	sp, #8
 801dca0:	af00      	add	r7, sp, #0
 801dca2:	6078      	str	r0, [r7, #4]
 801dca4:	6039      	str	r1, [r7, #0]
  if (pcb != NULL) {
 801dca6:	687b      	ldr	r3, [r7, #4]
 801dca8:	2b00      	cmp	r3, #0
 801dcaa:	d00e      	beq.n	801dcca <tcp_err+0x2e>
    LWIP_ASSERT("invalid socket state for err callback", pcb->state != LISTEN);
 801dcac:	687b      	ldr	r3, [r7, #4]
 801dcae:	7d1b      	ldrb	r3, [r3, #20]
 801dcb0:	2b01      	cmp	r3, #1
 801dcb2:	d106      	bne.n	801dcc2 <tcp_err+0x26>
 801dcb4:	4b07      	ldr	r3, [pc, #28]	; (801dcd4 <tcp_err+0x38>)
 801dcb6:	f44f 62dc 	mov.w	r2, #1760	; 0x6e0
 801dcba:	4907      	ldr	r1, [pc, #28]	; (801dcd8 <tcp_err+0x3c>)
 801dcbc:	4807      	ldr	r0, [pc, #28]	; (801dcdc <tcp_err+0x40>)
 801dcbe:	f006 fc3b 	bl	8024538 <iprintf>
    pcb->errf = err;
 801dcc2:	687b      	ldr	r3, [r7, #4]
 801dcc4:	683a      	ldr	r2, [r7, #0]
 801dcc6:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
  }
}
 801dcca:	bf00      	nop
 801dccc:	3708      	adds	r7, #8
 801dcce:	46bd      	mov	sp, r7
 801dcd0:	bd80      	pop	{r7, pc}
 801dcd2:	bf00      	nop
 801dcd4:	0802684c 	.word	0x0802684c
 801dcd8:	08026bbc 	.word	0x08026bbc
 801dcdc:	08026888 	.word	0x08026888

0801dce0 <tcp_accept>:
 * @param accept callback function to call for this pcb when LISTENing
 *        connection has been connected to another host
 */
void
tcp_accept(struct tcp_pcb *pcb, tcp_accept_fn accept)
{
 801dce0:	b480      	push	{r7}
 801dce2:	b085      	sub	sp, #20
 801dce4:	af00      	add	r7, sp, #0
 801dce6:	6078      	str	r0, [r7, #4]
 801dce8:	6039      	str	r1, [r7, #0]
  if ((pcb != NULL) && (pcb->state == LISTEN)) {
 801dcea:	687b      	ldr	r3, [r7, #4]
 801dcec:	2b00      	cmp	r3, #0
 801dcee:	d008      	beq.n	801dd02 <tcp_accept+0x22>
 801dcf0:	687b      	ldr	r3, [r7, #4]
 801dcf2:	7d1b      	ldrb	r3, [r3, #20]
 801dcf4:	2b01      	cmp	r3, #1
 801dcf6:	d104      	bne.n	801dd02 <tcp_accept+0x22>
    struct tcp_pcb_listen *lpcb = (struct tcp_pcb_listen*)pcb;
 801dcf8:	687b      	ldr	r3, [r7, #4]
 801dcfa:	60fb      	str	r3, [r7, #12]
    lpcb->accept = accept;
 801dcfc:	68fb      	ldr	r3, [r7, #12]
 801dcfe:	683a      	ldr	r2, [r7, #0]
 801dd00:	619a      	str	r2, [r3, #24]
  }
}
 801dd02:	bf00      	nop
 801dd04:	3714      	adds	r7, #20
 801dd06:	46bd      	mov	sp, r7
 801dd08:	f85d 7b04 	ldr.w	r7, [sp], #4
 801dd0c:	4770      	bx	lr
	...

0801dd10 <tcp_poll>:
 * timer interval, which is called twice a second.
 *
 */
void
tcp_poll(struct tcp_pcb *pcb, tcp_poll_fn poll, u8_t interval)
{
 801dd10:	b580      	push	{r7, lr}
 801dd12:	b084      	sub	sp, #16
 801dd14:	af00      	add	r7, sp, #0
 801dd16:	60f8      	str	r0, [r7, #12]
 801dd18:	60b9      	str	r1, [r7, #8]
 801dd1a:	4613      	mov	r3, r2
 801dd1c:	71fb      	strb	r3, [r7, #7]
  LWIP_ASSERT("invalid socket state for poll", pcb->state != LISTEN);
 801dd1e:	68fb      	ldr	r3, [r7, #12]
 801dd20:	7d1b      	ldrb	r3, [r3, #20]
 801dd22:	2b01      	cmp	r3, #1
 801dd24:	d106      	bne.n	801dd34 <tcp_poll+0x24>
 801dd26:	4b09      	ldr	r3, [pc, #36]	; (801dd4c <tcp_poll+0x3c>)
 801dd28:	f240 7203 	movw	r2, #1795	; 0x703
 801dd2c:	4908      	ldr	r1, [pc, #32]	; (801dd50 <tcp_poll+0x40>)
 801dd2e:	4809      	ldr	r0, [pc, #36]	; (801dd54 <tcp_poll+0x44>)
 801dd30:	f006 fc02 	bl	8024538 <iprintf>
#if LWIP_CALLBACK_API
  pcb->poll = poll;
 801dd34:	68fb      	ldr	r3, [r7, #12]
 801dd36:	68ba      	ldr	r2, [r7, #8]
 801dd38:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
#else /* LWIP_CALLBACK_API */
  LWIP_UNUSED_ARG(poll);
#endif /* LWIP_CALLBACK_API */
  pcb->pollinterval = interval;
 801dd3c:	68fb      	ldr	r3, [r7, #12]
 801dd3e:	79fa      	ldrb	r2, [r7, #7]
 801dd40:	771a      	strb	r2, [r3, #28]
}
 801dd42:	bf00      	nop
 801dd44:	3710      	adds	r7, #16
 801dd46:	46bd      	mov	sp, r7
 801dd48:	bd80      	pop	{r7, pc}
 801dd4a:	bf00      	nop
 801dd4c:	0802684c 	.word	0x0802684c
 801dd50:	08026be4 	.word	0x08026be4
 801dd54:	08026888 	.word	0x08026888

0801dd58 <tcp_pcb_purge>:
 *
 * @param pcb tcp_pcb to purge. The pcb itself is not deallocated!
 */
void
tcp_pcb_purge(struct tcp_pcb *pcb)
{
 801dd58:	b580      	push	{r7, lr}
 801dd5a:	b082      	sub	sp, #8
 801dd5c:	af00      	add	r7, sp, #0
 801dd5e:	6078      	str	r0, [r7, #4]
  if (pcb->state != CLOSED &&
 801dd60:	687b      	ldr	r3, [r7, #4]
 801dd62:	7d1b      	ldrb	r3, [r3, #20]
 801dd64:	2b00      	cmp	r3, #0
 801dd66:	d034      	beq.n	801ddd2 <tcp_pcb_purge+0x7a>
     pcb->state != TIME_WAIT &&
 801dd68:	687b      	ldr	r3, [r7, #4]
 801dd6a:	7d1b      	ldrb	r3, [r3, #20]
  if (pcb->state != CLOSED &&
 801dd6c:	2b0a      	cmp	r3, #10
 801dd6e:	d030      	beq.n	801ddd2 <tcp_pcb_purge+0x7a>
     pcb->state != LISTEN) {
 801dd70:	687b      	ldr	r3, [r7, #4]
 801dd72:	7d1b      	ldrb	r3, [r3, #20]
     pcb->state != TIME_WAIT &&
 801dd74:	2b01      	cmp	r3, #1
 801dd76:	d02c      	beq.n	801ddd2 <tcp_pcb_purge+0x7a>

    LWIP_DEBUGF(TCP_DEBUG, ("tcp_pcb_purge\n"));

    tcp_backlog_accepted(pcb);

    if (pcb->refused_data != NULL) {
 801dd78:	687b      	ldr	r3, [r7, #4]
 801dd7a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 801dd7c:	2b00      	cmp	r3, #0
 801dd7e:	d007      	beq.n	801dd90 <tcp_pcb_purge+0x38>
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_pcb_purge: data left on ->refused_data\n"));
      pbuf_free(pcb->refused_data);
 801dd80:	687b      	ldr	r3, [r7, #4]
 801dd82:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 801dd84:	4618      	mov	r0, r3
 801dd86:	f7fe fa77 	bl	801c278 <pbuf_free>
      pcb->refused_data = NULL;
 801dd8a:	687b      	ldr	r3, [r7, #4]
 801dd8c:	2200      	movs	r2, #0
 801dd8e:	675a      	str	r2, [r3, #116]	; 0x74
    }
#if TCP_QUEUE_OOSEQ
    if (pcb->ooseq != NULL) {
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_pcb_purge: data left on ->ooseq\n"));
    }
    tcp_segs_free(pcb->ooseq);
 801dd90:	687b      	ldr	r3, [r7, #4]
 801dd92:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 801dd94:	4618      	mov	r0, r3
 801dd96:	f7ff fd76 	bl	801d886 <tcp_segs_free>
    pcb->ooseq = NULL;
 801dd9a:	687b      	ldr	r3, [r7, #4]
 801dd9c:	2200      	movs	r2, #0
 801dd9e:	671a      	str	r2, [r3, #112]	; 0x70
#endif /* TCP_QUEUE_OOSEQ */

    /* Stop the retransmission timer as it will expect data on unacked
       queue if it fires */
    pcb->rtime = -1;
 801dda0:	687b      	ldr	r3, [r7, #4]
 801dda2:	f64f 72ff 	movw	r2, #65535	; 0xffff
 801dda6:	861a      	strh	r2, [r3, #48]	; 0x30

    tcp_segs_free(pcb->unsent);
 801dda8:	687b      	ldr	r3, [r7, #4]
 801ddaa:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 801ddac:	4618      	mov	r0, r3
 801ddae:	f7ff fd6a 	bl	801d886 <tcp_segs_free>
    tcp_segs_free(pcb->unacked);
 801ddb2:	687b      	ldr	r3, [r7, #4]
 801ddb4:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 801ddb6:	4618      	mov	r0, r3
 801ddb8:	f7ff fd65 	bl	801d886 <tcp_segs_free>
    pcb->unacked = pcb->unsent = NULL;
 801ddbc:	687b      	ldr	r3, [r7, #4]
 801ddbe:	2200      	movs	r2, #0
 801ddc0:	669a      	str	r2, [r3, #104]	; 0x68
 801ddc2:	687b      	ldr	r3, [r7, #4]
 801ddc4:	6e9a      	ldr	r2, [r3, #104]	; 0x68
 801ddc6:	687b      	ldr	r3, [r7, #4]
 801ddc8:	66da      	str	r2, [r3, #108]	; 0x6c
#if TCP_OVERSIZE
    pcb->unsent_oversize = 0;
 801ddca:	687b      	ldr	r3, [r7, #4]
 801ddcc:	2200      	movs	r2, #0
 801ddce:	f8a3 2064 	strh.w	r2, [r3, #100]	; 0x64
#endif /* TCP_OVERSIZE */
  }
}
 801ddd2:	bf00      	nop
 801ddd4:	3708      	adds	r7, #8
 801ddd6:	46bd      	mov	sp, r7
 801ddd8:	bd80      	pop	{r7, pc}
	...

0801dddc <tcp_pcb_remove>:
 * @param pcblist PCB list to purge.
 * @param pcb tcp_pcb to purge. The pcb itself is NOT deallocated!
 */
void
tcp_pcb_remove(struct tcp_pcb **pcblist, struct tcp_pcb *pcb)
{
 801dddc:	b580      	push	{r7, lr}
 801ddde:	b084      	sub	sp, #16
 801dde0:	af00      	add	r7, sp, #0
 801dde2:	6078      	str	r0, [r7, #4]
 801dde4:	6039      	str	r1, [r7, #0]
  TCP_RMV(pcblist, pcb);
 801dde6:	687b      	ldr	r3, [r7, #4]
 801dde8:	681a      	ldr	r2, [r3, #0]
 801ddea:	683b      	ldr	r3, [r7, #0]
 801ddec:	429a      	cmp	r2, r3
 801ddee:	d105      	bne.n	801ddfc <tcp_pcb_remove+0x20>
 801ddf0:	687b      	ldr	r3, [r7, #4]
 801ddf2:	681b      	ldr	r3, [r3, #0]
 801ddf4:	68da      	ldr	r2, [r3, #12]
 801ddf6:	687b      	ldr	r3, [r7, #4]
 801ddf8:	601a      	str	r2, [r3, #0]
 801ddfa:	e013      	b.n	801de24 <tcp_pcb_remove+0x48>
 801ddfc:	687b      	ldr	r3, [r7, #4]
 801ddfe:	681b      	ldr	r3, [r3, #0]
 801de00:	60fb      	str	r3, [r7, #12]
 801de02:	e00c      	b.n	801de1e <tcp_pcb_remove+0x42>
 801de04:	68fb      	ldr	r3, [r7, #12]
 801de06:	68da      	ldr	r2, [r3, #12]
 801de08:	683b      	ldr	r3, [r7, #0]
 801de0a:	429a      	cmp	r2, r3
 801de0c:	d104      	bne.n	801de18 <tcp_pcb_remove+0x3c>
 801de0e:	683b      	ldr	r3, [r7, #0]
 801de10:	68da      	ldr	r2, [r3, #12]
 801de12:	68fb      	ldr	r3, [r7, #12]
 801de14:	60da      	str	r2, [r3, #12]
 801de16:	e005      	b.n	801de24 <tcp_pcb_remove+0x48>
 801de18:	68fb      	ldr	r3, [r7, #12]
 801de1a:	68db      	ldr	r3, [r3, #12]
 801de1c:	60fb      	str	r3, [r7, #12]
 801de1e:	68fb      	ldr	r3, [r7, #12]
 801de20:	2b00      	cmp	r3, #0
 801de22:	d1ef      	bne.n	801de04 <tcp_pcb_remove+0x28>
 801de24:	683b      	ldr	r3, [r7, #0]
 801de26:	2200      	movs	r2, #0
 801de28:	60da      	str	r2, [r3, #12]

  tcp_pcb_purge(pcb);
 801de2a:	6838      	ldr	r0, [r7, #0]
 801de2c:	f7ff ff94 	bl	801dd58 <tcp_pcb_purge>

  /* if there is an outstanding delayed ACKs, send it */
  if (pcb->state != TIME_WAIT &&
 801de30:	683b      	ldr	r3, [r7, #0]
 801de32:	7d1b      	ldrb	r3, [r3, #20]
 801de34:	2b0a      	cmp	r3, #10
 801de36:	d013      	beq.n	801de60 <tcp_pcb_remove+0x84>
     pcb->state != LISTEN &&
 801de38:	683b      	ldr	r3, [r7, #0]
 801de3a:	7d1b      	ldrb	r3, [r3, #20]
  if (pcb->state != TIME_WAIT &&
 801de3c:	2b01      	cmp	r3, #1
 801de3e:	d00f      	beq.n	801de60 <tcp_pcb_remove+0x84>
     pcb->flags & TF_ACK_DELAY) {
 801de40:	683b      	ldr	r3, [r7, #0]
 801de42:	7e9b      	ldrb	r3, [r3, #26]
 801de44:	f003 0301 	and.w	r3, r3, #1
     pcb->state != LISTEN &&
 801de48:	2b00      	cmp	r3, #0
 801de4a:	d009      	beq.n	801de60 <tcp_pcb_remove+0x84>
    pcb->flags |= TF_ACK_NOW;
 801de4c:	683b      	ldr	r3, [r7, #0]
 801de4e:	7e9b      	ldrb	r3, [r3, #26]
 801de50:	f043 0302 	orr.w	r3, r3, #2
 801de54:	b2da      	uxtb	r2, r3
 801de56:	683b      	ldr	r3, [r7, #0]
 801de58:	769a      	strb	r2, [r3, #26]
    tcp_output(pcb);
 801de5a:	6838      	ldr	r0, [r7, #0]
 801de5c:	f003 f9c0 	bl	80211e0 <tcp_output>
  }

  if (pcb->state != LISTEN) {
 801de60:	683b      	ldr	r3, [r7, #0]
 801de62:	7d1b      	ldrb	r3, [r3, #20]
 801de64:	2b01      	cmp	r3, #1
 801de66:	d020      	beq.n	801deaa <tcp_pcb_remove+0xce>
    LWIP_ASSERT("unsent segments leaking", pcb->unsent == NULL);
 801de68:	683b      	ldr	r3, [r7, #0]
 801de6a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 801de6c:	2b00      	cmp	r3, #0
 801de6e:	d006      	beq.n	801de7e <tcp_pcb_remove+0xa2>
 801de70:	4b13      	ldr	r3, [pc, #76]	; (801dec0 <tcp_pcb_remove+0xe4>)
 801de72:	f240 7253 	movw	r2, #1875	; 0x753
 801de76:	4913      	ldr	r1, [pc, #76]	; (801dec4 <tcp_pcb_remove+0xe8>)
 801de78:	4813      	ldr	r0, [pc, #76]	; (801dec8 <tcp_pcb_remove+0xec>)
 801de7a:	f006 fb5d 	bl	8024538 <iprintf>
    LWIP_ASSERT("unacked segments leaking", pcb->unacked == NULL);
 801de7e:	683b      	ldr	r3, [r7, #0]
 801de80:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 801de82:	2b00      	cmp	r3, #0
 801de84:	d006      	beq.n	801de94 <tcp_pcb_remove+0xb8>
 801de86:	4b0e      	ldr	r3, [pc, #56]	; (801dec0 <tcp_pcb_remove+0xe4>)
 801de88:	f240 7254 	movw	r2, #1876	; 0x754
 801de8c:	490f      	ldr	r1, [pc, #60]	; (801decc <tcp_pcb_remove+0xf0>)
 801de8e:	480e      	ldr	r0, [pc, #56]	; (801dec8 <tcp_pcb_remove+0xec>)
 801de90:	f006 fb52 	bl	8024538 <iprintf>
#if TCP_QUEUE_OOSEQ
    LWIP_ASSERT("ooseq segments leaking", pcb->ooseq == NULL);
 801de94:	683b      	ldr	r3, [r7, #0]
 801de96:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 801de98:	2b00      	cmp	r3, #0
 801de9a:	d006      	beq.n	801deaa <tcp_pcb_remove+0xce>
 801de9c:	4b08      	ldr	r3, [pc, #32]	; (801dec0 <tcp_pcb_remove+0xe4>)
 801de9e:	f240 7256 	movw	r2, #1878	; 0x756
 801dea2:	490b      	ldr	r1, [pc, #44]	; (801ded0 <tcp_pcb_remove+0xf4>)
 801dea4:	4808      	ldr	r0, [pc, #32]	; (801dec8 <tcp_pcb_remove+0xec>)
 801dea6:	f006 fb47 	bl	8024538 <iprintf>
#endif /* TCP_QUEUE_OOSEQ */
  }

  pcb->state = CLOSED;
 801deaa:	683b      	ldr	r3, [r7, #0]
 801deac:	2200      	movs	r2, #0
 801deae:	751a      	strb	r2, [r3, #20]
  /* reset the local port to prevent the pcb from being 'bound' */
  pcb->local_port = 0;
 801deb0:	683b      	ldr	r3, [r7, #0]
 801deb2:	2200      	movs	r2, #0
 801deb4:	82da      	strh	r2, [r3, #22]

  LWIP_ASSERT("tcp_pcb_remove: tcp_pcbs_sane()", tcp_pcbs_sane());
}
 801deb6:	bf00      	nop
 801deb8:	3710      	adds	r7, #16
 801deba:	46bd      	mov	sp, r7
 801debc:	bd80      	pop	{r7, pc}
 801debe:	bf00      	nop
 801dec0:	0802684c 	.word	0x0802684c
 801dec4:	08026c04 	.word	0x08026c04
 801dec8:	08026888 	.word	0x08026888
 801decc:	08026c1c 	.word	0x08026c1c
 801ded0:	08026c38 	.word	0x08026c38

0801ded4 <tcp_next_iss>:
 *
 * @return u32_t pseudo random sequence number
 */
u32_t
tcp_next_iss(struct tcp_pcb *pcb)
{
 801ded4:	b480      	push	{r7}
 801ded6:	b083      	sub	sp, #12
 801ded8:	af00      	add	r7, sp, #0
 801deda:	6078      	str	r0, [r7, #4]
#else /* LWIP_HOOK_TCP_ISN */
  static u32_t iss = 6510;

  LWIP_UNUSED_ARG(pcb);

  iss += tcp_ticks;       /* XXX */
 801dedc:	4b07      	ldr	r3, [pc, #28]	; (801defc <tcp_next_iss+0x28>)
 801dede:	681a      	ldr	r2, [r3, #0]
 801dee0:	4b07      	ldr	r3, [pc, #28]	; (801df00 <tcp_next_iss+0x2c>)
 801dee2:	681b      	ldr	r3, [r3, #0]
 801dee4:	4413      	add	r3, r2
 801dee6:	4a05      	ldr	r2, [pc, #20]	; (801defc <tcp_next_iss+0x28>)
 801dee8:	6013      	str	r3, [r2, #0]
  return iss;
 801deea:	4b04      	ldr	r3, [pc, #16]	; (801defc <tcp_next_iss+0x28>)
 801deec:	681b      	ldr	r3, [r3, #0]
#endif /* LWIP_HOOK_TCP_ISN */
}
 801deee:	4618      	mov	r0, r3
 801def0:	370c      	adds	r7, #12
 801def2:	46bd      	mov	sp, r7
 801def4:	f85d 7b04 	ldr.w	r7, [sp], #4
 801def8:	4770      	bx	lr
 801defa:	bf00      	nop
 801defc:	2000000c 	.word	0x2000000c
 801df00:	20008aa4 	.word	0x20008aa4

0801df04 <tcp_eff_send_mss_impl>:
tcp_eff_send_mss_impl(u16_t sendmss, const ip_addr_t *dest
#if LWIP_IPV6 || LWIP_IPV4_SRC_ROUTING
                     , const ip_addr_t *src
#endif /* LWIP_IPV6 || LWIP_IPV4_SRC_ROUTING */
                     )
{
 801df04:	b580      	push	{r7, lr}
 801df06:	b084      	sub	sp, #16
 801df08:	af00      	add	r7, sp, #0
 801df0a:	4603      	mov	r3, r0
 801df0c:	6039      	str	r1, [r7, #0]
 801df0e:	80fb      	strh	r3, [r7, #6]
  u16_t mss_s;
  struct netif *outif;
  s16_t mtu;

  outif = ip_route(src, dest);
 801df10:	6838      	ldr	r0, [r7, #0]
 801df12:	f7fb fe03 	bl	8019b1c <ip4_route>
 801df16:	60f8      	str	r0, [r7, #12]
  else
#endif /* LWIP_IPV4 */
#endif /* LWIP_IPV6 */
#if LWIP_IPV4
  {
    if (outif == NULL) {
 801df18:	68fb      	ldr	r3, [r7, #12]
 801df1a:	2b00      	cmp	r3, #0
 801df1c:	d101      	bne.n	801df22 <tcp_eff_send_mss_impl+0x1e>
      return sendmss;
 801df1e:	88fb      	ldrh	r3, [r7, #6]
 801df20:	e010      	b.n	801df44 <tcp_eff_send_mss_impl+0x40>
    }
    mtu = outif->mtu;
 801df22:	68fb      	ldr	r3, [r7, #12]
 801df24:	8c5b      	ldrh	r3, [r3, #34]	; 0x22
 801df26:	817b      	strh	r3, [r7, #10]
  }
#endif /* LWIP_IPV4 */

  if (mtu != 0) {
 801df28:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 801df2c:	2b00      	cmp	r3, #0
 801df2e:	d008      	beq.n	801df42 <tcp_eff_send_mss_impl+0x3e>
    else
#endif /* LWIP_IPV4 */
#endif /* LWIP_IPV6 */
#if LWIP_IPV4
    {
      mss_s = mtu - IP_HLEN - TCP_HLEN;
 801df30:	897b      	ldrh	r3, [r7, #10]
 801df32:	3b28      	subs	r3, #40	; 0x28
 801df34:	813b      	strh	r3, [r7, #8]
#endif /* LWIP_IPV4 */
    /* RFC 1122, chap 4.2.2.6:
     * Eff.snd.MSS = min(SendMSS+20, MMS_S) - TCPhdrsize - IPoptionsize
     * We correct for TCP options in tcp_write(), and don't support IP options.
     */
    sendmss = LWIP_MIN(sendmss, mss_s);
 801df36:	893a      	ldrh	r2, [r7, #8]
 801df38:	88fb      	ldrh	r3, [r7, #6]
 801df3a:	4293      	cmp	r3, r2
 801df3c:	bf28      	it	cs
 801df3e:	4613      	movcs	r3, r2
 801df40:	80fb      	strh	r3, [r7, #6]
  }
  return sendmss;
 801df42:	88fb      	ldrh	r3, [r7, #6]
}
 801df44:	4618      	mov	r0, r3
 801df46:	3710      	adds	r7, #16
 801df48:	46bd      	mov	sp, r7
 801df4a:	bd80      	pop	{r7, pc}

0801df4c <tcp_netif_ip_addr_changed_pcblist>:
#endif /* TCP_CALCULATE_EFF_SEND_MSS */

/** Helper function for tcp_netif_ip_addr_changed() that iterates a pcb list */
static void
tcp_netif_ip_addr_changed_pcblist(const ip_addr_t* old_addr, struct tcp_pcb* pcb_list)
{
 801df4c:	b580      	push	{r7, lr}
 801df4e:	b084      	sub	sp, #16
 801df50:	af00      	add	r7, sp, #0
 801df52:	6078      	str	r0, [r7, #4]
 801df54:	6039      	str	r1, [r7, #0]
  struct tcp_pcb *pcb;
  pcb = pcb_list;
 801df56:	683b      	ldr	r3, [r7, #0]
 801df58:	60fb      	str	r3, [r7, #12]
  while (pcb != NULL) {
 801df5a:	e011      	b.n	801df80 <tcp_netif_ip_addr_changed_pcblist+0x34>
    /* PCB bound to current local interface address? */
    if (ip_addr_cmp(&pcb->local_ip, old_addr)
 801df5c:	68fb      	ldr	r3, [r7, #12]
 801df5e:	681a      	ldr	r2, [r3, #0]
 801df60:	687b      	ldr	r3, [r7, #4]
 801df62:	681b      	ldr	r3, [r3, #0]
 801df64:	429a      	cmp	r2, r3
 801df66:	d108      	bne.n	801df7a <tcp_netif_ip_addr_changed_pcblist+0x2e>
      /* connections to link-local addresses must persist (RFC3927 ch. 1.9) */
      && (!IP_IS_V4_VAL(pcb->local_ip) || !ip4_addr_islinklocal(ip_2_ip4(&pcb->local_ip)))
#endif /* LWIP_AUTOIP */
      ) {
      /* this connection must be aborted */
      struct tcp_pcb *next = pcb->next;
 801df68:	68fb      	ldr	r3, [r7, #12]
 801df6a:	68db      	ldr	r3, [r3, #12]
 801df6c:	60bb      	str	r3, [r7, #8]
      LWIP_DEBUGF(NETIF_DEBUG | LWIP_DBG_STATE, ("netif_set_ipaddr: aborting TCP pcb %p\n", (void *)pcb));
      tcp_abort(pcb);
 801df6e:	68f8      	ldr	r0, [r7, #12]
 801df70:	f7fe fec8 	bl	801cd04 <tcp_abort>
      pcb = next;
 801df74:	68bb      	ldr	r3, [r7, #8]
 801df76:	60fb      	str	r3, [r7, #12]
 801df78:	e002      	b.n	801df80 <tcp_netif_ip_addr_changed_pcblist+0x34>
    } else {
      pcb = pcb->next;
 801df7a:	68fb      	ldr	r3, [r7, #12]
 801df7c:	68db      	ldr	r3, [r3, #12]
 801df7e:	60fb      	str	r3, [r7, #12]
  while (pcb != NULL) {
 801df80:	68fb      	ldr	r3, [r7, #12]
 801df82:	2b00      	cmp	r3, #0
 801df84:	d1ea      	bne.n	801df5c <tcp_netif_ip_addr_changed_pcblist+0x10>
    }
  }
}
 801df86:	bf00      	nop
 801df88:	3710      	adds	r7, #16
 801df8a:	46bd      	mov	sp, r7
 801df8c:	bd80      	pop	{r7, pc}
	...

0801df90 <tcp_netif_ip_addr_changed>:
 * @param old_addr IP address of the netif before change
 * @param new_addr IP address of the netif after change or NULL if netif has been removed
 */
void
tcp_netif_ip_addr_changed(const ip_addr_t* old_addr, const ip_addr_t* new_addr)
{
 801df90:	b580      	push	{r7, lr}
 801df92:	b084      	sub	sp, #16
 801df94:	af00      	add	r7, sp, #0
 801df96:	6078      	str	r0, [r7, #4]
 801df98:	6039      	str	r1, [r7, #0]
  struct tcp_pcb_listen *lpcb, *next;

  if (!ip_addr_isany(old_addr)) {
 801df9a:	687b      	ldr	r3, [r7, #4]
 801df9c:	2b00      	cmp	r3, #0
 801df9e:	d02c      	beq.n	801dffa <tcp_netif_ip_addr_changed+0x6a>
 801dfa0:	687b      	ldr	r3, [r7, #4]
 801dfa2:	681b      	ldr	r3, [r3, #0]
 801dfa4:	2b00      	cmp	r3, #0
 801dfa6:	d028      	beq.n	801dffa <tcp_netif_ip_addr_changed+0x6a>
    tcp_netif_ip_addr_changed_pcblist(old_addr, tcp_active_pcbs);
 801dfa8:	4b16      	ldr	r3, [pc, #88]	; (801e004 <tcp_netif_ip_addr_changed+0x74>)
 801dfaa:	681b      	ldr	r3, [r3, #0]
 801dfac:	4619      	mov	r1, r3
 801dfae:	6878      	ldr	r0, [r7, #4]
 801dfb0:	f7ff ffcc 	bl	801df4c <tcp_netif_ip_addr_changed_pcblist>
    tcp_netif_ip_addr_changed_pcblist(old_addr, tcp_bound_pcbs);
 801dfb4:	4b14      	ldr	r3, [pc, #80]	; (801e008 <tcp_netif_ip_addr_changed+0x78>)
 801dfb6:	681b      	ldr	r3, [r3, #0]
 801dfb8:	4619      	mov	r1, r3
 801dfba:	6878      	ldr	r0, [r7, #4]
 801dfbc:	f7ff ffc6 	bl	801df4c <tcp_netif_ip_addr_changed_pcblist>

    if (!ip_addr_isany(new_addr)) {
 801dfc0:	683b      	ldr	r3, [r7, #0]
 801dfc2:	2b00      	cmp	r3, #0
 801dfc4:	d019      	beq.n	801dffa <tcp_netif_ip_addr_changed+0x6a>
 801dfc6:	683b      	ldr	r3, [r7, #0]
 801dfc8:	681b      	ldr	r3, [r3, #0]
 801dfca:	2b00      	cmp	r3, #0
 801dfcc:	d015      	beq.n	801dffa <tcp_netif_ip_addr_changed+0x6a>
      /* PCB bound to current local interface address? */
      for (lpcb = tcp_listen_pcbs.listen_pcbs; lpcb != NULL; lpcb = next) {
 801dfce:	4b0f      	ldr	r3, [pc, #60]	; (801e00c <tcp_netif_ip_addr_changed+0x7c>)
 801dfd0:	681b      	ldr	r3, [r3, #0]
 801dfd2:	60fb      	str	r3, [r7, #12]
 801dfd4:	e00e      	b.n	801dff4 <tcp_netif_ip_addr_changed+0x64>
        next = lpcb->next;
 801dfd6:	68fb      	ldr	r3, [r7, #12]
 801dfd8:	68db      	ldr	r3, [r3, #12]
 801dfda:	60bb      	str	r3, [r7, #8]
        /* PCB bound to current local interface address? */
        if (ip_addr_cmp(&lpcb->local_ip, old_addr)) {
 801dfdc:	68fb      	ldr	r3, [r7, #12]
 801dfde:	681a      	ldr	r2, [r3, #0]
 801dfe0:	687b      	ldr	r3, [r7, #4]
 801dfe2:	681b      	ldr	r3, [r3, #0]
 801dfe4:	429a      	cmp	r2, r3
 801dfe6:	d103      	bne.n	801dff0 <tcp_netif_ip_addr_changed+0x60>
          /* The PCB is listening to the old ipaddr and
            * is set to listen to the new one instead */
          ip_addr_copy(lpcb->local_ip, *new_addr);
 801dfe8:	683b      	ldr	r3, [r7, #0]
 801dfea:	681a      	ldr	r2, [r3, #0]
 801dfec:	68fb      	ldr	r3, [r7, #12]
 801dfee:	601a      	str	r2, [r3, #0]
      for (lpcb = tcp_listen_pcbs.listen_pcbs; lpcb != NULL; lpcb = next) {
 801dff0:	68bb      	ldr	r3, [r7, #8]
 801dff2:	60fb      	str	r3, [r7, #12]
 801dff4:	68fb      	ldr	r3, [r7, #12]
 801dff6:	2b00      	cmp	r3, #0
 801dff8:	d1ed      	bne.n	801dfd6 <tcp_netif_ip_addr_changed+0x46>
        }
      }
    }
  }
}
 801dffa:	bf00      	nop
 801dffc:	3710      	adds	r7, #16
 801dffe:	46bd      	mov	sp, r7
 801e000:	bd80      	pop	{r7, pc}
 801e002:	bf00      	nop
 801e004:	20008aa0 	.word	0x20008aa0
 801e008:	20008aac 	.word	0x20008aac
 801e00c:	20008aa8 	.word	0x20008aa8

0801e010 <tcp_input>:
 * @param p received TCP segment to process (p->payload pointing to the TCP header)
 * @param inp network interface on which this segment was received
 */
void
tcp_input(struct pbuf *p, struct netif *inp)
{
 801e010:	b590      	push	{r4, r7, lr}
 801e012:	b08b      	sub	sp, #44	; 0x2c
 801e014:	af02      	add	r7, sp, #8
 801e016:	6078      	str	r0, [r7, #4]
 801e018:	6039      	str	r1, [r7, #0]
  PERF_START;

  TCP_STATS_INC(tcp.recv);
  MIB2_STATS_INC(mib2.tcpinsegs);

  tcphdr = (struct tcp_hdr *)p->payload;
 801e01a:	687b      	ldr	r3, [r7, #4]
 801e01c:	685b      	ldr	r3, [r3, #4]
 801e01e:	4a82      	ldr	r2, [pc, #520]	; (801e228 <tcp_input+0x218>)
 801e020:	6013      	str	r3, [r2, #0]
#if TCP_INPUT_DEBUG
  tcp_debug_print(tcphdr);
#endif

  /* Check that TCP header fits in payload */
  if (p->len < TCP_HLEN) {
 801e022:	687b      	ldr	r3, [r7, #4]
 801e024:	895b      	ldrh	r3, [r3, #10]
 801e026:	2b13      	cmp	r3, #19
 801e028:	f240 8388 	bls.w	801e73c <tcp_input+0x72c>
    TCP_STATS_INC(tcp.lenerr);
    goto dropped;
  }

  /* Don't even process incoming broadcasts/multicasts. */
  if (ip_addr_isbroadcast(ip_current_dest_addr(), ip_current_netif()) ||
 801e02c:	4b7f      	ldr	r3, [pc, #508]	; (801e22c <tcp_input+0x21c>)
 801e02e:	695a      	ldr	r2, [r3, #20]
 801e030:	4b7e      	ldr	r3, [pc, #504]	; (801e22c <tcp_input+0x21c>)
 801e032:	681b      	ldr	r3, [r3, #0]
 801e034:	4619      	mov	r1, r3
 801e036:	4610      	mov	r0, r2
 801e038:	f7fb ffe6 	bl	801a008 <ip4_addr_isbroadcast_u32>
 801e03c:	4603      	mov	r3, r0
 801e03e:	2b00      	cmp	r3, #0
 801e040:	f040 837f 	bne.w	801e742 <tcp_input+0x732>
      ip_addr_ismulticast(ip_current_dest_addr())) {
 801e044:	4b79      	ldr	r3, [pc, #484]	; (801e22c <tcp_input+0x21c>)
 801e046:	695b      	ldr	r3, [r3, #20]
 801e048:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
  if (ip_addr_isbroadcast(ip_current_dest_addr(), ip_current_netif()) ||
 801e04c:	2be0      	cmp	r3, #224	; 0xe0
 801e04e:	f000 8378 	beq.w	801e742 <tcp_input+0x732>
    }
  }
#endif /* CHECKSUM_CHECK_TCP */

  /* sanity-check header length */
  hdrlen_bytes = TCPH_HDRLEN(tcphdr) * 4;
 801e052:	4b75      	ldr	r3, [pc, #468]	; (801e228 <tcp_input+0x218>)
 801e054:	681b      	ldr	r3, [r3, #0]
 801e056:	899b      	ldrh	r3, [r3, #12]
 801e058:	b29b      	uxth	r3, r3
 801e05a:	4618      	mov	r0, r3
 801e05c:	f7fa fc7c 	bl	8018958 <lwip_htons>
 801e060:	4603      	mov	r3, r0
 801e062:	0b1b      	lsrs	r3, r3, #12
 801e064:	b29b      	uxth	r3, r3
 801e066:	b2db      	uxtb	r3, r3
 801e068:	009b      	lsls	r3, r3, #2
 801e06a:	74bb      	strb	r3, [r7, #18]
  if ((hdrlen_bytes < TCP_HLEN) || (hdrlen_bytes > p->tot_len)) {
 801e06c:	7cbb      	ldrb	r3, [r7, #18]
 801e06e:	2b13      	cmp	r3, #19
 801e070:	f240 8367 	bls.w	801e742 <tcp_input+0x732>
 801e074:	7cbb      	ldrb	r3, [r7, #18]
 801e076:	b29a      	uxth	r2, r3
 801e078:	687b      	ldr	r3, [r7, #4]
 801e07a:	891b      	ldrh	r3, [r3, #8]
 801e07c:	429a      	cmp	r2, r3
 801e07e:	f200 8360 	bhi.w	801e742 <tcp_input+0x732>
    goto dropped;
  }

  /* Move the payload pointer in the pbuf so that it points to the
     TCP data instead of the TCP header. */
  tcphdr_optlen = hdrlen_bytes - TCP_HLEN;
 801e082:	7cbb      	ldrb	r3, [r7, #18]
 801e084:	b29b      	uxth	r3, r3
 801e086:	3b14      	subs	r3, #20
 801e088:	b29a      	uxth	r2, r3
 801e08a:	4b69      	ldr	r3, [pc, #420]	; (801e230 <tcp_input+0x220>)
 801e08c:	801a      	strh	r2, [r3, #0]
  tcphdr_opt2 = NULL;
 801e08e:	4b69      	ldr	r3, [pc, #420]	; (801e234 <tcp_input+0x224>)
 801e090:	2200      	movs	r2, #0
 801e092:	601a      	str	r2, [r3, #0]
  if (p->len >= hdrlen_bytes) {
 801e094:	687b      	ldr	r3, [r7, #4]
 801e096:	895a      	ldrh	r2, [r3, #10]
 801e098:	7cbb      	ldrb	r3, [r7, #18]
 801e09a:	b29b      	uxth	r3, r3
 801e09c:	429a      	cmp	r2, r3
 801e09e:	d30d      	bcc.n	801e0bc <tcp_input+0xac>
    /* all options are in the first pbuf */
    tcphdr_opt1len = tcphdr_optlen;
 801e0a0:	4b63      	ldr	r3, [pc, #396]	; (801e230 <tcp_input+0x220>)
 801e0a2:	881a      	ldrh	r2, [r3, #0]
 801e0a4:	4b64      	ldr	r3, [pc, #400]	; (801e238 <tcp_input+0x228>)
 801e0a6:	801a      	strh	r2, [r3, #0]
    pbuf_header(p, -(s16_t)hdrlen_bytes); /* cannot fail */
 801e0a8:	7cbb      	ldrb	r3, [r7, #18]
 801e0aa:	b29b      	uxth	r3, r3
 801e0ac:	425b      	negs	r3, r3
 801e0ae:	b29b      	uxth	r3, r3
 801e0b0:	b21b      	sxth	r3, r3
 801e0b2:	4619      	mov	r1, r3
 801e0b4:	6878      	ldr	r0, [r7, #4]
 801e0b6:	f7fe f8bb 	bl	801c230 <pbuf_header>
 801e0ba:	e055      	b.n	801e168 <tcp_input+0x158>
  } else {
    u16_t opt2len;
    /* TCP header fits into first pbuf, options don't - data is in the next pbuf */
    /* there must be a next pbuf, due to hdrlen_bytes sanity check above */
    LWIP_ASSERT("p->next != NULL", p->next != NULL);
 801e0bc:	687b      	ldr	r3, [r7, #4]
 801e0be:	681b      	ldr	r3, [r3, #0]
 801e0c0:	2b00      	cmp	r3, #0
 801e0c2:	d105      	bne.n	801e0d0 <tcp_input+0xc0>
 801e0c4:	4b5d      	ldr	r3, [pc, #372]	; (801e23c <tcp_input+0x22c>)
 801e0c6:	22b2      	movs	r2, #178	; 0xb2
 801e0c8:	495d      	ldr	r1, [pc, #372]	; (801e240 <tcp_input+0x230>)
 801e0ca:	485e      	ldr	r0, [pc, #376]	; (801e244 <tcp_input+0x234>)
 801e0cc:	f006 fa34 	bl	8024538 <iprintf>

    /* advance over the TCP header (cannot fail) */
    pbuf_header(p, -TCP_HLEN);
 801e0d0:	f06f 0113 	mvn.w	r1, #19
 801e0d4:	6878      	ldr	r0, [r7, #4]
 801e0d6:	f7fe f8ab 	bl	801c230 <pbuf_header>

    /* determine how long the first and second parts of the options are */
    tcphdr_opt1len = p->len;
 801e0da:	687b      	ldr	r3, [r7, #4]
 801e0dc:	895a      	ldrh	r2, [r3, #10]
 801e0de:	4b56      	ldr	r3, [pc, #344]	; (801e238 <tcp_input+0x228>)
 801e0e0:	801a      	strh	r2, [r3, #0]
    opt2len = tcphdr_optlen - tcphdr_opt1len;
 801e0e2:	4b53      	ldr	r3, [pc, #332]	; (801e230 <tcp_input+0x220>)
 801e0e4:	881a      	ldrh	r2, [r3, #0]
 801e0e6:	4b54      	ldr	r3, [pc, #336]	; (801e238 <tcp_input+0x228>)
 801e0e8:	881b      	ldrh	r3, [r3, #0]
 801e0ea:	1ad3      	subs	r3, r2, r3
 801e0ec:	823b      	strh	r3, [r7, #16]

    /* options continue in the next pbuf: set p to zero length and hide the
        options in the next pbuf (adjusting p->tot_len) */
    pbuf_header(p, -(s16_t)tcphdr_opt1len);
 801e0ee:	4b52      	ldr	r3, [pc, #328]	; (801e238 <tcp_input+0x228>)
 801e0f0:	881b      	ldrh	r3, [r3, #0]
 801e0f2:	425b      	negs	r3, r3
 801e0f4:	b29b      	uxth	r3, r3
 801e0f6:	b21b      	sxth	r3, r3
 801e0f8:	4619      	mov	r1, r3
 801e0fa:	6878      	ldr	r0, [r7, #4]
 801e0fc:	f7fe f898 	bl	801c230 <pbuf_header>

    /* check that the options fit in the second pbuf */
    if (opt2len > p->next->len) {
 801e100:	687b      	ldr	r3, [r7, #4]
 801e102:	681b      	ldr	r3, [r3, #0]
 801e104:	895b      	ldrh	r3, [r3, #10]
 801e106:	8a3a      	ldrh	r2, [r7, #16]
 801e108:	429a      	cmp	r2, r3
 801e10a:	f200 8319 	bhi.w	801e740 <tcp_input+0x730>
      TCP_STATS_INC(tcp.lenerr);
      goto dropped;
    }

    /* remember the pointer to the second part of the options */
    tcphdr_opt2 = (u8_t*)p->next->payload;
 801e10e:	687b      	ldr	r3, [r7, #4]
 801e110:	681b      	ldr	r3, [r3, #0]
 801e112:	685b      	ldr	r3, [r3, #4]
 801e114:	4a47      	ldr	r2, [pc, #284]	; (801e234 <tcp_input+0x224>)
 801e116:	6013      	str	r3, [r2, #0]

    /* advance p->next to point after the options, and manually
        adjust p->tot_len to keep it consistent with the changed p->next */
    pbuf_header(p->next, -(s16_t)opt2len);
 801e118:	687b      	ldr	r3, [r7, #4]
 801e11a:	681a      	ldr	r2, [r3, #0]
 801e11c:	8a3b      	ldrh	r3, [r7, #16]
 801e11e:	425b      	negs	r3, r3
 801e120:	b29b      	uxth	r3, r3
 801e122:	b21b      	sxth	r3, r3
 801e124:	4619      	mov	r1, r3
 801e126:	4610      	mov	r0, r2
 801e128:	f7fe f882 	bl	801c230 <pbuf_header>
    p->tot_len -= opt2len;
 801e12c:	687b      	ldr	r3, [r7, #4]
 801e12e:	891a      	ldrh	r2, [r3, #8]
 801e130:	8a3b      	ldrh	r3, [r7, #16]
 801e132:	1ad3      	subs	r3, r2, r3
 801e134:	b29a      	uxth	r2, r3
 801e136:	687b      	ldr	r3, [r7, #4]
 801e138:	811a      	strh	r2, [r3, #8]

    LWIP_ASSERT("p->len == 0", p->len == 0);
 801e13a:	687b      	ldr	r3, [r7, #4]
 801e13c:	895b      	ldrh	r3, [r3, #10]
 801e13e:	2b00      	cmp	r3, #0
 801e140:	d005      	beq.n	801e14e <tcp_input+0x13e>
 801e142:	4b3e      	ldr	r3, [pc, #248]	; (801e23c <tcp_input+0x22c>)
 801e144:	22cf      	movs	r2, #207	; 0xcf
 801e146:	4940      	ldr	r1, [pc, #256]	; (801e248 <tcp_input+0x238>)
 801e148:	483e      	ldr	r0, [pc, #248]	; (801e244 <tcp_input+0x234>)
 801e14a:	f006 f9f5 	bl	8024538 <iprintf>
    LWIP_ASSERT("p->tot_len == p->next->tot_len", p->tot_len == p->next->tot_len);
 801e14e:	687b      	ldr	r3, [r7, #4]
 801e150:	891a      	ldrh	r2, [r3, #8]
 801e152:	687b      	ldr	r3, [r7, #4]
 801e154:	681b      	ldr	r3, [r3, #0]
 801e156:	891b      	ldrh	r3, [r3, #8]
 801e158:	429a      	cmp	r2, r3
 801e15a:	d005      	beq.n	801e168 <tcp_input+0x158>
 801e15c:	4b37      	ldr	r3, [pc, #220]	; (801e23c <tcp_input+0x22c>)
 801e15e:	22d0      	movs	r2, #208	; 0xd0
 801e160:	493a      	ldr	r1, [pc, #232]	; (801e24c <tcp_input+0x23c>)
 801e162:	4838      	ldr	r0, [pc, #224]	; (801e244 <tcp_input+0x234>)
 801e164:	f006 f9e8 	bl	8024538 <iprintf>
  }

  /* Convert fields in TCP header to host byte order. */
  tcphdr->src = lwip_ntohs(tcphdr->src);
 801e168:	4b2f      	ldr	r3, [pc, #188]	; (801e228 <tcp_input+0x218>)
 801e16a:	681c      	ldr	r4, [r3, #0]
 801e16c:	4b2e      	ldr	r3, [pc, #184]	; (801e228 <tcp_input+0x218>)
 801e16e:	681b      	ldr	r3, [r3, #0]
 801e170:	881b      	ldrh	r3, [r3, #0]
 801e172:	b29b      	uxth	r3, r3
 801e174:	4618      	mov	r0, r3
 801e176:	f7fa fbef 	bl	8018958 <lwip_htons>
 801e17a:	4603      	mov	r3, r0
 801e17c:	8023      	strh	r3, [r4, #0]
  tcphdr->dest = lwip_ntohs(tcphdr->dest);
 801e17e:	4b2a      	ldr	r3, [pc, #168]	; (801e228 <tcp_input+0x218>)
 801e180:	681c      	ldr	r4, [r3, #0]
 801e182:	4b29      	ldr	r3, [pc, #164]	; (801e228 <tcp_input+0x218>)
 801e184:	681b      	ldr	r3, [r3, #0]
 801e186:	885b      	ldrh	r3, [r3, #2]
 801e188:	b29b      	uxth	r3, r3
 801e18a:	4618      	mov	r0, r3
 801e18c:	f7fa fbe4 	bl	8018958 <lwip_htons>
 801e190:	4603      	mov	r3, r0
 801e192:	8063      	strh	r3, [r4, #2]
  seqno = tcphdr->seqno = lwip_ntohl(tcphdr->seqno);
 801e194:	4b24      	ldr	r3, [pc, #144]	; (801e228 <tcp_input+0x218>)
 801e196:	681c      	ldr	r4, [r3, #0]
 801e198:	4b23      	ldr	r3, [pc, #140]	; (801e228 <tcp_input+0x218>)
 801e19a:	681b      	ldr	r3, [r3, #0]
 801e19c:	685b      	ldr	r3, [r3, #4]
 801e19e:	4618      	mov	r0, r3
 801e1a0:	f7fa fbe8 	bl	8018974 <lwip_htonl>
 801e1a4:	4603      	mov	r3, r0
 801e1a6:	6063      	str	r3, [r4, #4]
 801e1a8:	6863      	ldr	r3, [r4, #4]
 801e1aa:	4a29      	ldr	r2, [pc, #164]	; (801e250 <tcp_input+0x240>)
 801e1ac:	6013      	str	r3, [r2, #0]
  ackno = tcphdr->ackno = lwip_ntohl(tcphdr->ackno);
 801e1ae:	4b1e      	ldr	r3, [pc, #120]	; (801e228 <tcp_input+0x218>)
 801e1b0:	681c      	ldr	r4, [r3, #0]
 801e1b2:	4b1d      	ldr	r3, [pc, #116]	; (801e228 <tcp_input+0x218>)
 801e1b4:	681b      	ldr	r3, [r3, #0]
 801e1b6:	689b      	ldr	r3, [r3, #8]
 801e1b8:	4618      	mov	r0, r3
 801e1ba:	f7fa fbdb 	bl	8018974 <lwip_htonl>
 801e1be:	4603      	mov	r3, r0
 801e1c0:	60a3      	str	r3, [r4, #8]
 801e1c2:	68a3      	ldr	r3, [r4, #8]
 801e1c4:	4a23      	ldr	r2, [pc, #140]	; (801e254 <tcp_input+0x244>)
 801e1c6:	6013      	str	r3, [r2, #0]
  tcphdr->wnd = lwip_ntohs(tcphdr->wnd);
 801e1c8:	4b17      	ldr	r3, [pc, #92]	; (801e228 <tcp_input+0x218>)
 801e1ca:	681c      	ldr	r4, [r3, #0]
 801e1cc:	4b16      	ldr	r3, [pc, #88]	; (801e228 <tcp_input+0x218>)
 801e1ce:	681b      	ldr	r3, [r3, #0]
 801e1d0:	89db      	ldrh	r3, [r3, #14]
 801e1d2:	b29b      	uxth	r3, r3
 801e1d4:	4618      	mov	r0, r3
 801e1d6:	f7fa fbbf 	bl	8018958 <lwip_htons>
 801e1da:	4603      	mov	r3, r0
 801e1dc:	81e3      	strh	r3, [r4, #14]

  flags = TCPH_FLAGS(tcphdr);
 801e1de:	4b12      	ldr	r3, [pc, #72]	; (801e228 <tcp_input+0x218>)
 801e1e0:	681b      	ldr	r3, [r3, #0]
 801e1e2:	899b      	ldrh	r3, [r3, #12]
 801e1e4:	b29b      	uxth	r3, r3
 801e1e6:	4618      	mov	r0, r3
 801e1e8:	f7fa fbb6 	bl	8018958 <lwip_htons>
 801e1ec:	4603      	mov	r3, r0
 801e1ee:	b2db      	uxtb	r3, r3
 801e1f0:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 801e1f4:	b2da      	uxtb	r2, r3
 801e1f6:	4b18      	ldr	r3, [pc, #96]	; (801e258 <tcp_input+0x248>)
 801e1f8:	701a      	strb	r2, [r3, #0]
  tcplen = p->tot_len + ((flags & (TCP_FIN | TCP_SYN)) ? 1 : 0);
 801e1fa:	687b      	ldr	r3, [r7, #4]
 801e1fc:	891a      	ldrh	r2, [r3, #8]
 801e1fe:	4b16      	ldr	r3, [pc, #88]	; (801e258 <tcp_input+0x248>)
 801e200:	781b      	ldrb	r3, [r3, #0]
 801e202:	f003 0303 	and.w	r3, r3, #3
 801e206:	2b00      	cmp	r3, #0
 801e208:	bf14      	ite	ne
 801e20a:	2301      	movne	r3, #1
 801e20c:	2300      	moveq	r3, #0
 801e20e:	b2db      	uxtb	r3, r3
 801e210:	b29b      	uxth	r3, r3
 801e212:	4413      	add	r3, r2
 801e214:	b29a      	uxth	r2, r3
 801e216:	4b11      	ldr	r3, [pc, #68]	; (801e25c <tcp_input+0x24c>)
 801e218:	801a      	strh	r2, [r3, #0]

  /* Demultiplex an incoming segment. First, we check if it is destined
     for an active connection. */
  prev = NULL;
 801e21a:	2300      	movs	r3, #0
 801e21c:	61bb      	str	r3, [r7, #24]

  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 801e21e:	4b10      	ldr	r3, [pc, #64]	; (801e260 <tcp_input+0x250>)
 801e220:	681b      	ldr	r3, [r3, #0]
 801e222:	61fb      	str	r3, [r7, #28]
 801e224:	e082      	b.n	801e32c <tcp_input+0x31c>
 801e226:	bf00      	nop
 801e228:	200040d4 	.word	0x200040d4
 801e22c:	20004478 	.word	0x20004478
 801e230:	200040d8 	.word	0x200040d8
 801e234:	200040dc 	.word	0x200040dc
 801e238:	200040da 	.word	0x200040da
 801e23c:	08026c50 	.word	0x08026c50
 801e240:	08026c84 	.word	0x08026c84
 801e244:	08026c94 	.word	0x08026c94
 801e248:	08026cbc 	.word	0x08026cbc
 801e24c:	08026cc8 	.word	0x08026cc8
 801e250:	200040e4 	.word	0x200040e4
 801e254:	200040e8 	.word	0x200040e8
 801e258:	200040f0 	.word	0x200040f0
 801e25c:	200040ee 	.word	0x200040ee
 801e260:	20008aa0 	.word	0x20008aa0
    LWIP_ASSERT("tcp_input: active pcb->state != CLOSED", pcb->state != CLOSED);
 801e264:	69fb      	ldr	r3, [r7, #28]
 801e266:	7d1b      	ldrb	r3, [r3, #20]
 801e268:	2b00      	cmp	r3, #0
 801e26a:	d105      	bne.n	801e278 <tcp_input+0x268>
 801e26c:	4b8f      	ldr	r3, [pc, #572]	; (801e4ac <tcp_input+0x49c>)
 801e26e:	22e2      	movs	r2, #226	; 0xe2
 801e270:	498f      	ldr	r1, [pc, #572]	; (801e4b0 <tcp_input+0x4a0>)
 801e272:	4890      	ldr	r0, [pc, #576]	; (801e4b4 <tcp_input+0x4a4>)
 801e274:	f006 f960 	bl	8024538 <iprintf>
    LWIP_ASSERT("tcp_input: active pcb->state != TIME-WAIT", pcb->state != TIME_WAIT);
 801e278:	69fb      	ldr	r3, [r7, #28]
 801e27a:	7d1b      	ldrb	r3, [r3, #20]
 801e27c:	2b0a      	cmp	r3, #10
 801e27e:	d105      	bne.n	801e28c <tcp_input+0x27c>
 801e280:	4b8a      	ldr	r3, [pc, #552]	; (801e4ac <tcp_input+0x49c>)
 801e282:	22e3      	movs	r2, #227	; 0xe3
 801e284:	498c      	ldr	r1, [pc, #560]	; (801e4b8 <tcp_input+0x4a8>)
 801e286:	488b      	ldr	r0, [pc, #556]	; (801e4b4 <tcp_input+0x4a4>)
 801e288:	f006 f956 	bl	8024538 <iprintf>
    LWIP_ASSERT("tcp_input: active pcb->state != LISTEN", pcb->state != LISTEN);
 801e28c:	69fb      	ldr	r3, [r7, #28]
 801e28e:	7d1b      	ldrb	r3, [r3, #20]
 801e290:	2b01      	cmp	r3, #1
 801e292:	d105      	bne.n	801e2a0 <tcp_input+0x290>
 801e294:	4b85      	ldr	r3, [pc, #532]	; (801e4ac <tcp_input+0x49c>)
 801e296:	22e4      	movs	r2, #228	; 0xe4
 801e298:	4988      	ldr	r1, [pc, #544]	; (801e4bc <tcp_input+0x4ac>)
 801e29a:	4886      	ldr	r0, [pc, #536]	; (801e4b4 <tcp_input+0x4a4>)
 801e29c:	f006 f94c 	bl	8024538 <iprintf>
    if (pcb->remote_port == tcphdr->src &&
 801e2a0:	69fb      	ldr	r3, [r7, #28]
 801e2a2:	8b1a      	ldrh	r2, [r3, #24]
 801e2a4:	4b86      	ldr	r3, [pc, #536]	; (801e4c0 <tcp_input+0x4b0>)
 801e2a6:	681b      	ldr	r3, [r3, #0]
 801e2a8:	881b      	ldrh	r3, [r3, #0]
 801e2aa:	b29b      	uxth	r3, r3
 801e2ac:	429a      	cmp	r2, r3
 801e2ae:	d138      	bne.n	801e322 <tcp_input+0x312>
        pcb->local_port == tcphdr->dest &&
 801e2b0:	69fb      	ldr	r3, [r7, #28]
 801e2b2:	8ada      	ldrh	r2, [r3, #22]
 801e2b4:	4b82      	ldr	r3, [pc, #520]	; (801e4c0 <tcp_input+0x4b0>)
 801e2b6:	681b      	ldr	r3, [r3, #0]
 801e2b8:	885b      	ldrh	r3, [r3, #2]
 801e2ba:	b29b      	uxth	r3, r3
    if (pcb->remote_port == tcphdr->src &&
 801e2bc:	429a      	cmp	r2, r3
 801e2be:	d130      	bne.n	801e322 <tcp_input+0x312>
        ip_addr_cmp(&pcb->remote_ip, ip_current_src_addr()) &&
 801e2c0:	69fb      	ldr	r3, [r7, #28]
 801e2c2:	685a      	ldr	r2, [r3, #4]
 801e2c4:	4b7f      	ldr	r3, [pc, #508]	; (801e4c4 <tcp_input+0x4b4>)
 801e2c6:	691b      	ldr	r3, [r3, #16]
        pcb->local_port == tcphdr->dest &&
 801e2c8:	429a      	cmp	r2, r3
 801e2ca:	d12a      	bne.n	801e322 <tcp_input+0x312>
        ip_addr_cmp(&pcb->local_ip, ip_current_dest_addr())) {
 801e2cc:	69fb      	ldr	r3, [r7, #28]
 801e2ce:	681a      	ldr	r2, [r3, #0]
 801e2d0:	4b7c      	ldr	r3, [pc, #496]	; (801e4c4 <tcp_input+0x4b4>)
 801e2d2:	695b      	ldr	r3, [r3, #20]
        ip_addr_cmp(&pcb->remote_ip, ip_current_src_addr()) &&
 801e2d4:	429a      	cmp	r2, r3
 801e2d6:	d124      	bne.n	801e322 <tcp_input+0x312>
      /* Move this PCB to the front of the list so that subsequent
         lookups will be faster (we exploit locality in TCP segment
         arrivals). */
      LWIP_ASSERT("tcp_input: pcb->next != pcb (before cache)", pcb->next != pcb);
 801e2d8:	69fb      	ldr	r3, [r7, #28]
 801e2da:	68da      	ldr	r2, [r3, #12]
 801e2dc:	69fb      	ldr	r3, [r7, #28]
 801e2de:	429a      	cmp	r2, r3
 801e2e0:	d105      	bne.n	801e2ee <tcp_input+0x2de>
 801e2e2:	4b72      	ldr	r3, [pc, #456]	; (801e4ac <tcp_input+0x49c>)
 801e2e4:	22ec      	movs	r2, #236	; 0xec
 801e2e6:	4978      	ldr	r1, [pc, #480]	; (801e4c8 <tcp_input+0x4b8>)
 801e2e8:	4872      	ldr	r0, [pc, #456]	; (801e4b4 <tcp_input+0x4a4>)
 801e2ea:	f006 f925 	bl	8024538 <iprintf>
      if (prev != NULL) {
 801e2ee:	69bb      	ldr	r3, [r7, #24]
 801e2f0:	2b00      	cmp	r3, #0
 801e2f2:	d00a      	beq.n	801e30a <tcp_input+0x2fa>
        prev->next = pcb->next;
 801e2f4:	69fb      	ldr	r3, [r7, #28]
 801e2f6:	68da      	ldr	r2, [r3, #12]
 801e2f8:	69bb      	ldr	r3, [r7, #24]
 801e2fa:	60da      	str	r2, [r3, #12]
        pcb->next = tcp_active_pcbs;
 801e2fc:	4b73      	ldr	r3, [pc, #460]	; (801e4cc <tcp_input+0x4bc>)
 801e2fe:	681a      	ldr	r2, [r3, #0]
 801e300:	69fb      	ldr	r3, [r7, #28]
 801e302:	60da      	str	r2, [r3, #12]
        tcp_active_pcbs = pcb;
 801e304:	4a71      	ldr	r2, [pc, #452]	; (801e4cc <tcp_input+0x4bc>)
 801e306:	69fb      	ldr	r3, [r7, #28]
 801e308:	6013      	str	r3, [r2, #0]
      } else {
        TCP_STATS_INC(tcp.cachehit);
      }
      LWIP_ASSERT("tcp_input: pcb->next != pcb (after cache)", pcb->next != pcb);
 801e30a:	69fb      	ldr	r3, [r7, #28]
 801e30c:	68da      	ldr	r2, [r3, #12]
 801e30e:	69fb      	ldr	r3, [r7, #28]
 801e310:	429a      	cmp	r2, r3
 801e312:	d10f      	bne.n	801e334 <tcp_input+0x324>
 801e314:	4b65      	ldr	r3, [pc, #404]	; (801e4ac <tcp_input+0x49c>)
 801e316:	22f4      	movs	r2, #244	; 0xf4
 801e318:	496d      	ldr	r1, [pc, #436]	; (801e4d0 <tcp_input+0x4c0>)
 801e31a:	4866      	ldr	r0, [pc, #408]	; (801e4b4 <tcp_input+0x4a4>)
 801e31c:	f006 f90c 	bl	8024538 <iprintf>
      break;
 801e320:	e008      	b.n	801e334 <tcp_input+0x324>
    }
    prev = pcb;
 801e322:	69fb      	ldr	r3, [r7, #28]
 801e324:	61bb      	str	r3, [r7, #24]
  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 801e326:	69fb      	ldr	r3, [r7, #28]
 801e328:	68db      	ldr	r3, [r3, #12]
 801e32a:	61fb      	str	r3, [r7, #28]
 801e32c:	69fb      	ldr	r3, [r7, #28]
 801e32e:	2b00      	cmp	r3, #0
 801e330:	d198      	bne.n	801e264 <tcp_input+0x254>
 801e332:	e000      	b.n	801e336 <tcp_input+0x326>
      break;
 801e334:	bf00      	nop
  }

  if (pcb == NULL) {
 801e336:	69fb      	ldr	r3, [r7, #28]
 801e338:	2b00      	cmp	r3, #0
 801e33a:	d173      	bne.n	801e424 <tcp_input+0x414>
    /* If it did not go to an active connection, we check the connections
       in the TIME-WAIT state. */
    for (pcb = tcp_tw_pcbs; pcb != NULL; pcb = pcb->next) {
 801e33c:	4b65      	ldr	r3, [pc, #404]	; (801e4d4 <tcp_input+0x4c4>)
 801e33e:	681b      	ldr	r3, [r3, #0]
 801e340:	61fb      	str	r3, [r7, #28]
 801e342:	e02f      	b.n	801e3a4 <tcp_input+0x394>
      LWIP_ASSERT("tcp_input: TIME-WAIT pcb->state == TIME-WAIT", pcb->state == TIME_WAIT);
 801e344:	69fb      	ldr	r3, [r7, #28]
 801e346:	7d1b      	ldrb	r3, [r3, #20]
 801e348:	2b0a      	cmp	r3, #10
 801e34a:	d005      	beq.n	801e358 <tcp_input+0x348>
 801e34c:	4b57      	ldr	r3, [pc, #348]	; (801e4ac <tcp_input+0x49c>)
 801e34e:	22fe      	movs	r2, #254	; 0xfe
 801e350:	4961      	ldr	r1, [pc, #388]	; (801e4d8 <tcp_input+0x4c8>)
 801e352:	4858      	ldr	r0, [pc, #352]	; (801e4b4 <tcp_input+0x4a4>)
 801e354:	f006 f8f0 	bl	8024538 <iprintf>
      if (pcb->remote_port == tcphdr->src &&
 801e358:	69fb      	ldr	r3, [r7, #28]
 801e35a:	8b1a      	ldrh	r2, [r3, #24]
 801e35c:	4b58      	ldr	r3, [pc, #352]	; (801e4c0 <tcp_input+0x4b0>)
 801e35e:	681b      	ldr	r3, [r3, #0]
 801e360:	881b      	ldrh	r3, [r3, #0]
 801e362:	b29b      	uxth	r3, r3
 801e364:	429a      	cmp	r2, r3
 801e366:	d11a      	bne.n	801e39e <tcp_input+0x38e>
          pcb->local_port == tcphdr->dest &&
 801e368:	69fb      	ldr	r3, [r7, #28]
 801e36a:	8ada      	ldrh	r2, [r3, #22]
 801e36c:	4b54      	ldr	r3, [pc, #336]	; (801e4c0 <tcp_input+0x4b0>)
 801e36e:	681b      	ldr	r3, [r3, #0]
 801e370:	885b      	ldrh	r3, [r3, #2]
 801e372:	b29b      	uxth	r3, r3
      if (pcb->remote_port == tcphdr->src &&
 801e374:	429a      	cmp	r2, r3
 801e376:	d112      	bne.n	801e39e <tcp_input+0x38e>
          ip_addr_cmp(&pcb->remote_ip, ip_current_src_addr()) &&
 801e378:	69fb      	ldr	r3, [r7, #28]
 801e37a:	685a      	ldr	r2, [r3, #4]
 801e37c:	4b51      	ldr	r3, [pc, #324]	; (801e4c4 <tcp_input+0x4b4>)
 801e37e:	691b      	ldr	r3, [r3, #16]
          pcb->local_port == tcphdr->dest &&
 801e380:	429a      	cmp	r2, r3
 801e382:	d10c      	bne.n	801e39e <tcp_input+0x38e>
          ip_addr_cmp(&pcb->local_ip, ip_current_dest_addr())) {
 801e384:	69fb      	ldr	r3, [r7, #28]
 801e386:	681a      	ldr	r2, [r3, #0]
 801e388:	4b4e      	ldr	r3, [pc, #312]	; (801e4c4 <tcp_input+0x4b4>)
 801e38a:	695b      	ldr	r3, [r3, #20]
          ip_addr_cmp(&pcb->remote_ip, ip_current_src_addr()) &&
 801e38c:	429a      	cmp	r2, r3
 801e38e:	d106      	bne.n	801e39e <tcp_input+0x38e>
        /* We don't really care enough to move this PCB to the front
           of the list since we are not very likely to receive that
           many segments for connections in TIME-WAIT. */
        LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_input: packed for TIME_WAITing connection.\n"));
        tcp_timewait_input(pcb);
 801e390:	69f8      	ldr	r0, [r7, #28]
 801e392:	f000 fb11 	bl	801e9b8 <tcp_timewait_input>
        pbuf_free(p);
 801e396:	6878      	ldr	r0, [r7, #4]
 801e398:	f7fd ff6e 	bl	801c278 <pbuf_free>
        return;
 801e39c:	e1d6      	b.n	801e74c <tcp_input+0x73c>
    for (pcb = tcp_tw_pcbs; pcb != NULL; pcb = pcb->next) {
 801e39e:	69fb      	ldr	r3, [r7, #28]
 801e3a0:	68db      	ldr	r3, [r3, #12]
 801e3a2:	61fb      	str	r3, [r7, #28]
 801e3a4:	69fb      	ldr	r3, [r7, #28]
 801e3a6:	2b00      	cmp	r3, #0
 801e3a8:	d1cc      	bne.n	801e344 <tcp_input+0x334>
      }
    }

    /* Finally, if we still did not get a match, we check all PCBs that
       are LISTENing for incoming connections. */
    prev = NULL;
 801e3aa:	2300      	movs	r3, #0
 801e3ac:	61bb      	str	r3, [r7, #24]
    for (lpcb = tcp_listen_pcbs.listen_pcbs; lpcb != NULL; lpcb = lpcb->next) {
 801e3ae:	4b4b      	ldr	r3, [pc, #300]	; (801e4dc <tcp_input+0x4cc>)
 801e3b0:	681b      	ldr	r3, [r3, #0]
 801e3b2:	617b      	str	r3, [r7, #20]
 801e3b4:	e019      	b.n	801e3ea <tcp_input+0x3da>
      if (lpcb->local_port == tcphdr->dest) {
 801e3b6:	697b      	ldr	r3, [r7, #20]
 801e3b8:	8ada      	ldrh	r2, [r3, #22]
 801e3ba:	4b41      	ldr	r3, [pc, #260]	; (801e4c0 <tcp_input+0x4b0>)
 801e3bc:	681b      	ldr	r3, [r3, #0]
 801e3be:	885b      	ldrh	r3, [r3, #2]
 801e3c0:	b29b      	uxth	r3, r3
 801e3c2:	429a      	cmp	r2, r3
 801e3c4:	d10c      	bne.n	801e3e0 <tcp_input+0x3d0>
          lpcb_prev = prev;
#else /* SO_REUSE */
          break;
#endif /* SO_REUSE */
        } else if (IP_ADDR_PCB_VERSION_MATCH_EXACT(lpcb, ip_current_dest_addr())) {
          if (ip_addr_cmp(&lpcb->local_ip, ip_current_dest_addr())) {
 801e3c6:	697b      	ldr	r3, [r7, #20]
 801e3c8:	681a      	ldr	r2, [r3, #0]
 801e3ca:	4b3e      	ldr	r3, [pc, #248]	; (801e4c4 <tcp_input+0x4b4>)
 801e3cc:	695b      	ldr	r3, [r3, #20]
 801e3ce:	429a      	cmp	r2, r3
 801e3d0:	d00f      	beq.n	801e3f2 <tcp_input+0x3e2>
            /* found an exact match */
            break;
          } else if (ip_addr_isany(&lpcb->local_ip)) {
 801e3d2:	697b      	ldr	r3, [r7, #20]
 801e3d4:	2b00      	cmp	r3, #0
 801e3d6:	d00d      	beq.n	801e3f4 <tcp_input+0x3e4>
 801e3d8:	697b      	ldr	r3, [r7, #20]
 801e3da:	681b      	ldr	r3, [r3, #0]
 801e3dc:	2b00      	cmp	r3, #0
 801e3de:	d009      	beq.n	801e3f4 <tcp_input+0x3e4>
            break;
 #endif /* SO_REUSE */
          }
        }
      }
      prev = (struct tcp_pcb *)lpcb;
 801e3e0:	697b      	ldr	r3, [r7, #20]
 801e3e2:	61bb      	str	r3, [r7, #24]
    for (lpcb = tcp_listen_pcbs.listen_pcbs; lpcb != NULL; lpcb = lpcb->next) {
 801e3e4:	697b      	ldr	r3, [r7, #20]
 801e3e6:	68db      	ldr	r3, [r3, #12]
 801e3e8:	617b      	str	r3, [r7, #20]
 801e3ea:	697b      	ldr	r3, [r7, #20]
 801e3ec:	2b00      	cmp	r3, #0
 801e3ee:	d1e2      	bne.n	801e3b6 <tcp_input+0x3a6>
 801e3f0:	e000      	b.n	801e3f4 <tcp_input+0x3e4>
            break;
 801e3f2:	bf00      	nop
      /* only pass to ANY if no specific local IP has been found */
      lpcb = lpcb_any;
      prev = lpcb_prev;
    }
#endif /* SO_REUSE */
    if (lpcb != NULL) {
 801e3f4:	697b      	ldr	r3, [r7, #20]
 801e3f6:	2b00      	cmp	r3, #0
 801e3f8:	d014      	beq.n	801e424 <tcp_input+0x414>
      /* Move this PCB to the front of the list so that subsequent
         lookups will be faster (we exploit locality in TCP segment
         arrivals). */
      if (prev != NULL) {
 801e3fa:	69bb      	ldr	r3, [r7, #24]
 801e3fc:	2b00      	cmp	r3, #0
 801e3fe:	d00a      	beq.n	801e416 <tcp_input+0x406>
        ((struct tcp_pcb_listen *)prev)->next = lpcb->next;
 801e400:	697b      	ldr	r3, [r7, #20]
 801e402:	68da      	ldr	r2, [r3, #12]
 801e404:	69bb      	ldr	r3, [r7, #24]
 801e406:	60da      	str	r2, [r3, #12]
              /* our successor is the remainder of the listening list */
        lpcb->next = tcp_listen_pcbs.listen_pcbs;
 801e408:	4b34      	ldr	r3, [pc, #208]	; (801e4dc <tcp_input+0x4cc>)
 801e40a:	681a      	ldr	r2, [r3, #0]
 801e40c:	697b      	ldr	r3, [r7, #20]
 801e40e:	60da      	str	r2, [r3, #12]
              /* put this listening pcb at the head of the listening list */
        tcp_listen_pcbs.listen_pcbs = lpcb;
 801e410:	4a32      	ldr	r2, [pc, #200]	; (801e4dc <tcp_input+0x4cc>)
 801e412:	697b      	ldr	r3, [r7, #20]
 801e414:	6013      	str	r3, [r2, #0]
      } else {
        TCP_STATS_INC(tcp.cachehit);
      }

      LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_input: packed for LISTENing connection.\n"));
      tcp_listen_input(lpcb);
 801e416:	6978      	ldr	r0, [r7, #20]
 801e418:	f000 f9ec 	bl	801e7f4 <tcp_listen_input>
      pbuf_free(p);
 801e41c:	6878      	ldr	r0, [r7, #4]
 801e41e:	f7fd ff2b 	bl	801c278 <pbuf_free>
      return;
 801e422:	e193      	b.n	801e74c <tcp_input+0x73c>
  tcp_debug_print_flags(TCPH_FLAGS(tcphdr));
  LWIP_DEBUGF(TCP_INPUT_DEBUG, ("-+-+-+-+-+-+-+-+-+-+-+-+-+-+\n"));
#endif /* TCP_INPUT_DEBUG */


  if (pcb != NULL) {
 801e424:	69fb      	ldr	r3, [r7, #28]
 801e426:	2b00      	cmp	r3, #0
 801e428:	f000 8162 	beq.w	801e6f0 <tcp_input+0x6e0>
#if TCP_INPUT_DEBUG
    tcp_debug_print_state(pcb->state);
#endif /* TCP_INPUT_DEBUG */

    /* Set up a tcp_seg structure. */
    inseg.next = NULL;
 801e42c:	4b2c      	ldr	r3, [pc, #176]	; (801e4e0 <tcp_input+0x4d0>)
 801e42e:	2200      	movs	r2, #0
 801e430:	601a      	str	r2, [r3, #0]
    inseg.len = p->tot_len;
 801e432:	687b      	ldr	r3, [r7, #4]
 801e434:	891a      	ldrh	r2, [r3, #8]
 801e436:	4b2a      	ldr	r3, [pc, #168]	; (801e4e0 <tcp_input+0x4d0>)
 801e438:	811a      	strh	r2, [r3, #8]
    inseg.p = p;
 801e43a:	4a29      	ldr	r2, [pc, #164]	; (801e4e0 <tcp_input+0x4d0>)
 801e43c:	687b      	ldr	r3, [r7, #4]
 801e43e:	6053      	str	r3, [r2, #4]
    inseg.tcphdr = tcphdr;
 801e440:	4b1f      	ldr	r3, [pc, #124]	; (801e4c0 <tcp_input+0x4b0>)
 801e442:	681b      	ldr	r3, [r3, #0]
 801e444:	4a26      	ldr	r2, [pc, #152]	; (801e4e0 <tcp_input+0x4d0>)
 801e446:	60d3      	str	r3, [r2, #12]

    recv_data = NULL;
 801e448:	4b26      	ldr	r3, [pc, #152]	; (801e4e4 <tcp_input+0x4d4>)
 801e44a:	2200      	movs	r2, #0
 801e44c:	601a      	str	r2, [r3, #0]
    recv_flags = 0;
 801e44e:	4b26      	ldr	r3, [pc, #152]	; (801e4e8 <tcp_input+0x4d8>)
 801e450:	2200      	movs	r2, #0
 801e452:	701a      	strb	r2, [r3, #0]
    recv_acked = 0;
 801e454:	4b25      	ldr	r3, [pc, #148]	; (801e4ec <tcp_input+0x4dc>)
 801e456:	2200      	movs	r2, #0
 801e458:	801a      	strh	r2, [r3, #0]

    if (flags & TCP_PSH) {
 801e45a:	4b25      	ldr	r3, [pc, #148]	; (801e4f0 <tcp_input+0x4e0>)
 801e45c:	781b      	ldrb	r3, [r3, #0]
 801e45e:	f003 0308 	and.w	r3, r3, #8
 801e462:	2b00      	cmp	r3, #0
 801e464:	d006      	beq.n	801e474 <tcp_input+0x464>
      p->flags |= PBUF_FLAG_PUSH;
 801e466:	687b      	ldr	r3, [r7, #4]
 801e468:	7b5b      	ldrb	r3, [r3, #13]
 801e46a:	f043 0301 	orr.w	r3, r3, #1
 801e46e:	b2da      	uxtb	r2, r3
 801e470:	687b      	ldr	r3, [r7, #4]
 801e472:	735a      	strb	r2, [r3, #13]
    }

    /* If there is data which was previously "refused" by upper layer */
    if (pcb->refused_data != NULL) {
 801e474:	69fb      	ldr	r3, [r7, #28]
 801e476:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 801e478:	2b00      	cmp	r3, #0
 801e47a:	d03d      	beq.n	801e4f8 <tcp_input+0x4e8>
      if ((tcp_process_refused_data(pcb) == ERR_ABRT) ||
 801e47c:	69f8      	ldr	r0, [r7, #28]
 801e47e:	f7ff f999 	bl	801d7b4 <tcp_process_refused_data>
 801e482:	4603      	mov	r3, r0
 801e484:	f113 0f0d 	cmn.w	r3, #13
 801e488:	d007      	beq.n	801e49a <tcp_input+0x48a>
        ((pcb->refused_data != NULL) && (tcplen > 0))) {
 801e48a:	69fb      	ldr	r3, [r7, #28]
 801e48c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
      if ((tcp_process_refused_data(pcb) == ERR_ABRT) ||
 801e48e:	2b00      	cmp	r3, #0
 801e490:	d032      	beq.n	801e4f8 <tcp_input+0x4e8>
        ((pcb->refused_data != NULL) && (tcplen > 0))) {
 801e492:	4b18      	ldr	r3, [pc, #96]	; (801e4f4 <tcp_input+0x4e4>)
 801e494:	881b      	ldrh	r3, [r3, #0]
 801e496:	2b00      	cmp	r3, #0
 801e498:	d02e      	beq.n	801e4f8 <tcp_input+0x4e8>
        /* pcb has been aborted or refused data is still refused and the new
           segment contains data */
        if (pcb->rcv_ann_wnd == 0) {
 801e49a:	69fb      	ldr	r3, [r7, #28]
 801e49c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 801e49e:	2b00      	cmp	r3, #0
 801e4a0:	f040 8108 	bne.w	801e6b4 <tcp_input+0x6a4>
          /* this is a zero-window probe, we respond to it with current RCV.NXT
          and drop the data segment */
          tcp_send_empty_ack(pcb);
 801e4a4:	69f8      	ldr	r0, [r7, #28]
 801e4a6:	f002 fe3f 	bl	8021128 <tcp_send_empty_ack>
        }
        TCP_STATS_INC(tcp.drop);
        MIB2_STATS_INC(mib2.tcpinerrs);
        goto aborted;
 801e4aa:	e103      	b.n	801e6b4 <tcp_input+0x6a4>
 801e4ac:	08026c50 	.word	0x08026c50
 801e4b0:	08026ce8 	.word	0x08026ce8
 801e4b4:	08026c94 	.word	0x08026c94
 801e4b8:	08026d10 	.word	0x08026d10
 801e4bc:	08026d3c 	.word	0x08026d3c
 801e4c0:	200040d4 	.word	0x200040d4
 801e4c4:	20004478 	.word	0x20004478
 801e4c8:	08026d64 	.word	0x08026d64
 801e4cc:	20008aa0 	.word	0x20008aa0
 801e4d0:	08026d90 	.word	0x08026d90
 801e4d4:	20008ab0 	.word	0x20008ab0
 801e4d8:	08026dbc 	.word	0x08026dbc
 801e4dc:	20008aa8 	.word	0x20008aa8
 801e4e0:	200040c4 	.word	0x200040c4
 801e4e4:	200040f4 	.word	0x200040f4
 801e4e8:	200040f1 	.word	0x200040f1
 801e4ec:	200040ec 	.word	0x200040ec
 801e4f0:	200040f0 	.word	0x200040f0
 801e4f4:	200040ee 	.word	0x200040ee
      }
    }
    tcp_input_pcb = pcb;
 801e4f8:	4a96      	ldr	r2, [pc, #600]	; (801e754 <tcp_input+0x744>)
 801e4fa:	69fb      	ldr	r3, [r7, #28]
 801e4fc:	6013      	str	r3, [r2, #0]
    err = tcp_process(pcb);
 801e4fe:	69f8      	ldr	r0, [r7, #28]
 801e500:	f000 fac2 	bl	801ea88 <tcp_process>
 801e504:	4603      	mov	r3, r0
 801e506:	74fb      	strb	r3, [r7, #19]
    /* A return value of ERR_ABRT means that tcp_abort() was called
       and that the pcb has been freed. If so, we don't do anything. */
    if (err != ERR_ABRT) {
 801e508:	f997 3013 	ldrsb.w	r3, [r7, #19]
 801e50c:	f113 0f0d 	cmn.w	r3, #13
 801e510:	f000 80db 	beq.w	801e6ca <tcp_input+0x6ba>
      if (recv_flags & TF_RESET) {
 801e514:	4b90      	ldr	r3, [pc, #576]	; (801e758 <tcp_input+0x748>)
 801e516:	781b      	ldrb	r3, [r3, #0]
 801e518:	f003 0308 	and.w	r3, r3, #8
 801e51c:	2b00      	cmp	r3, #0
 801e51e:	d016      	beq.n	801e54e <tcp_input+0x53e>
        /* TF_RESET means that the connection was reset by the other
           end. We then call the error callback to inform the
           application that the connection is dead before we
           deallocate the PCB. */
        TCP_EVENT_ERR(pcb->state, pcb->errf, pcb->callback_arg, ERR_RST);
 801e520:	69fb      	ldr	r3, [r7, #28]
 801e522:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 801e526:	2b00      	cmp	r3, #0
 801e528:	d008      	beq.n	801e53c <tcp_input+0x52c>
 801e52a:	69fb      	ldr	r3, [r7, #28]
 801e52c:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 801e530:	69fa      	ldr	r2, [r7, #28]
 801e532:	6912      	ldr	r2, [r2, #16]
 801e534:	f06f 010d 	mvn.w	r1, #13
 801e538:	4610      	mov	r0, r2
 801e53a:	4798      	blx	r3
        tcp_pcb_remove(&tcp_active_pcbs, pcb);
 801e53c:	69f9      	ldr	r1, [r7, #28]
 801e53e:	4887      	ldr	r0, [pc, #540]	; (801e75c <tcp_input+0x74c>)
 801e540:	f7ff fc4c 	bl	801dddc <tcp_pcb_remove>
        memp_free(MEMP_TCP_PCB, pcb);
 801e544:	69f9      	ldr	r1, [r7, #28]
 801e546:	2001      	movs	r0, #1
 801e548:	f7fd f93c 	bl	801b7c4 <memp_free>
 801e54c:	e0bd      	b.n	801e6ca <tcp_input+0x6ba>
      } else {
        err = ERR_OK;
 801e54e:	2300      	movs	r3, #0
 801e550:	74fb      	strb	r3, [r7, #19]
        /* If the application has registered a "sent" function to be
           called when new send buffer space is available, we call it
           now. */
        if (recv_acked > 0) {
 801e552:	4b83      	ldr	r3, [pc, #524]	; (801e760 <tcp_input+0x750>)
 801e554:	881b      	ldrh	r3, [r3, #0]
 801e556:	2b00      	cmp	r3, #0
 801e558:	d01b      	beq.n	801e592 <tcp_input+0x582>
          while (acked > 0) {
            acked16 = (u16_t)LWIP_MIN(acked, 0xffffu);
            acked -= acked16;
#else
          {
            acked16 = recv_acked;
 801e55a:	4b81      	ldr	r3, [pc, #516]	; (801e760 <tcp_input+0x750>)
 801e55c:	881b      	ldrh	r3, [r3, #0]
 801e55e:	81fb      	strh	r3, [r7, #14]
#endif
            TCP_EVENT_SENT(pcb, (u16_t)acked16, err);
 801e560:	69fb      	ldr	r3, [r7, #28]
 801e562:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 801e564:	2b00      	cmp	r3, #0
 801e566:	d009      	beq.n	801e57c <tcp_input+0x56c>
 801e568:	69fb      	ldr	r3, [r7, #28]
 801e56a:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 801e56c:	69fa      	ldr	r2, [r7, #28]
 801e56e:	6910      	ldr	r0, [r2, #16]
 801e570:	89fa      	ldrh	r2, [r7, #14]
 801e572:	69f9      	ldr	r1, [r7, #28]
 801e574:	4798      	blx	r3
 801e576:	4603      	mov	r3, r0
 801e578:	74fb      	strb	r3, [r7, #19]
 801e57a:	e001      	b.n	801e580 <tcp_input+0x570>
 801e57c:	2300      	movs	r3, #0
 801e57e:	74fb      	strb	r3, [r7, #19]
            if (err == ERR_ABRT) {
 801e580:	f997 3013 	ldrsb.w	r3, [r7, #19]
 801e584:	f113 0f0d 	cmn.w	r3, #13
 801e588:	f000 8096 	beq.w	801e6b8 <tcp_input+0x6a8>
              goto aborted;
            }
          }
          recv_acked = 0;
 801e58c:	4b74      	ldr	r3, [pc, #464]	; (801e760 <tcp_input+0x750>)
 801e58e:	2200      	movs	r2, #0
 801e590:	801a      	strh	r2, [r3, #0]
        }
        if (tcp_input_delayed_close(pcb)) {
 801e592:	69f8      	ldr	r0, [r7, #28]
 801e594:	f000 f8fc 	bl	801e790 <tcp_input_delayed_close>
 801e598:	4603      	mov	r3, r0
 801e59a:	2b00      	cmp	r3, #0
 801e59c:	f040 808e 	bne.w	801e6bc <tcp_input+0x6ac>
#if TCP_QUEUE_OOSEQ && LWIP_WND_SCALE
        while (recv_data != NULL) {
          struct pbuf *rest = NULL;
          pbuf_split_64k(recv_data, &rest);
#else /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
        if (recv_data != NULL) {
 801e5a0:	4b70      	ldr	r3, [pc, #448]	; (801e764 <tcp_input+0x754>)
 801e5a2:	681b      	ldr	r3, [r3, #0]
 801e5a4:	2b00      	cmp	r3, #0
 801e5a6:	d041      	beq.n	801e62c <tcp_input+0x61c>
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */

          LWIP_ASSERT("pcb->refused_data == NULL", pcb->refused_data == NULL);
 801e5a8:	69fb      	ldr	r3, [r7, #28]
 801e5aa:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 801e5ac:	2b00      	cmp	r3, #0
 801e5ae:	d006      	beq.n	801e5be <tcp_input+0x5ae>
 801e5b0:	4b6d      	ldr	r3, [pc, #436]	; (801e768 <tcp_input+0x758>)
 801e5b2:	f44f 72d2 	mov.w	r2, #420	; 0x1a4
 801e5b6:	496d      	ldr	r1, [pc, #436]	; (801e76c <tcp_input+0x75c>)
 801e5b8:	486d      	ldr	r0, [pc, #436]	; (801e770 <tcp_input+0x760>)
 801e5ba:	f005 ffbd 	bl	8024538 <iprintf>
          if (pcb->flags & TF_RXCLOSED) {
 801e5be:	69fb      	ldr	r3, [r7, #28]
 801e5c0:	7e9b      	ldrb	r3, [r3, #26]
 801e5c2:	f003 0310 	and.w	r3, r3, #16
 801e5c6:	2b00      	cmp	r3, #0
 801e5c8:	d008      	beq.n	801e5dc <tcp_input+0x5cc>
            /* received data although already closed -> abort (send RST) to
               notify the remote host that not all data has been processed */
            pbuf_free(recv_data);
 801e5ca:	4b66      	ldr	r3, [pc, #408]	; (801e764 <tcp_input+0x754>)
 801e5cc:	681b      	ldr	r3, [r3, #0]
 801e5ce:	4618      	mov	r0, r3
 801e5d0:	f7fd fe52 	bl	801c278 <pbuf_free>
#if TCP_QUEUE_OOSEQ && LWIP_WND_SCALE
            if (rest != NULL) {
              pbuf_free(rest);
            }
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
            tcp_abort(pcb);
 801e5d4:	69f8      	ldr	r0, [r7, #28]
 801e5d6:	f7fe fb95 	bl	801cd04 <tcp_abort>
            goto aborted;
 801e5da:	e076      	b.n	801e6ca <tcp_input+0x6ba>
          }

          /* Notify application that data has been received. */
          TCP_EVENT_RECV(pcb, recv_data, ERR_OK, err);
 801e5dc:	69fb      	ldr	r3, [r7, #28]
 801e5de:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 801e5e2:	2b00      	cmp	r3, #0
 801e5e4:	d00c      	beq.n	801e600 <tcp_input+0x5f0>
 801e5e6:	69fb      	ldr	r3, [r7, #28]
 801e5e8:	f8d3 4080 	ldr.w	r4, [r3, #128]	; 0x80
 801e5ec:	69fb      	ldr	r3, [r7, #28]
 801e5ee:	6918      	ldr	r0, [r3, #16]
 801e5f0:	4b5c      	ldr	r3, [pc, #368]	; (801e764 <tcp_input+0x754>)
 801e5f2:	681a      	ldr	r2, [r3, #0]
 801e5f4:	2300      	movs	r3, #0
 801e5f6:	69f9      	ldr	r1, [r7, #28]
 801e5f8:	47a0      	blx	r4
 801e5fa:	4603      	mov	r3, r0
 801e5fc:	74fb      	strb	r3, [r7, #19]
 801e5fe:	e008      	b.n	801e612 <tcp_input+0x602>
 801e600:	4b58      	ldr	r3, [pc, #352]	; (801e764 <tcp_input+0x754>)
 801e602:	681a      	ldr	r2, [r3, #0]
 801e604:	2300      	movs	r3, #0
 801e606:	69f9      	ldr	r1, [r7, #28]
 801e608:	2000      	movs	r0, #0
 801e60a:	f7ff f984 	bl	801d916 <tcp_recv_null>
 801e60e:	4603      	mov	r3, r0
 801e610:	74fb      	strb	r3, [r7, #19]
          if (err == ERR_ABRT) {
 801e612:	f997 3013 	ldrsb.w	r3, [r7, #19]
 801e616:	f113 0f0d 	cmn.w	r3, #13
 801e61a:	d051      	beq.n	801e6c0 <tcp_input+0x6b0>
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
            goto aborted;
          }

          /* If the upper layer can't receive this data, store it */
          if (err != ERR_OK) {
 801e61c:	f997 3013 	ldrsb.w	r3, [r7, #19]
 801e620:	2b00      	cmp	r3, #0
 801e622:	d003      	beq.n	801e62c <tcp_input+0x61c>
#if TCP_QUEUE_OOSEQ && LWIP_WND_SCALE
            if (rest != NULL) {
              pbuf_cat(recv_data, rest);
            }
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
            pcb->refused_data = recv_data;
 801e624:	4b4f      	ldr	r3, [pc, #316]	; (801e764 <tcp_input+0x754>)
 801e626:	681a      	ldr	r2, [r3, #0]
 801e628:	69fb      	ldr	r3, [r7, #28]
 801e62a:	675a      	str	r2, [r3, #116]	; 0x74
          }
        }

        /* If a FIN segment was received, we call the callback
           function with a NULL buffer to indicate EOF. */
        if (recv_flags & TF_GOT_FIN) {
 801e62c:	4b4a      	ldr	r3, [pc, #296]	; (801e758 <tcp_input+0x748>)
 801e62e:	781b      	ldrb	r3, [r3, #0]
 801e630:	f003 0320 	and.w	r3, r3, #32
 801e634:	2b00      	cmp	r3, #0
 801e636:	d030      	beq.n	801e69a <tcp_input+0x68a>
          if (pcb->refused_data != NULL) {
 801e638:	69fb      	ldr	r3, [r7, #28]
 801e63a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 801e63c:	2b00      	cmp	r3, #0
 801e63e:	d009      	beq.n	801e654 <tcp_input+0x644>
            /* Delay this if we have refused data. */
            pcb->refused_data->flags |= PBUF_FLAG_TCP_FIN;
 801e640:	69fb      	ldr	r3, [r7, #28]
 801e642:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 801e644:	69fa      	ldr	r2, [r7, #28]
 801e646:	6f52      	ldr	r2, [r2, #116]	; 0x74
 801e648:	7b52      	ldrb	r2, [r2, #13]
 801e64a:	f042 0220 	orr.w	r2, r2, #32
 801e64e:	b2d2      	uxtb	r2, r2
 801e650:	735a      	strb	r2, [r3, #13]
 801e652:	e022      	b.n	801e69a <tcp_input+0x68a>
          } else {
            /* correct rcv_wnd as the application won't call tcp_recved()
               for the FIN's seqno */
            if (pcb->rcv_wnd != TCP_WND_MAX(pcb)) {
 801e654:	69fb      	ldr	r3, [r7, #28]
 801e656:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 801e658:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 801e65c:	d005      	beq.n	801e66a <tcp_input+0x65a>
              pcb->rcv_wnd++;
 801e65e:	69fb      	ldr	r3, [r7, #28]
 801e660:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 801e662:	3301      	adds	r3, #1
 801e664:	b29a      	uxth	r2, r3
 801e666:	69fb      	ldr	r3, [r7, #28]
 801e668:	851a      	strh	r2, [r3, #40]	; 0x28
            }
            TCP_EVENT_CLOSED(pcb, err);
 801e66a:	69fb      	ldr	r3, [r7, #28]
 801e66c:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 801e670:	2b00      	cmp	r3, #0
 801e672:	d00b      	beq.n	801e68c <tcp_input+0x67c>
 801e674:	69fb      	ldr	r3, [r7, #28]
 801e676:	f8d3 4080 	ldr.w	r4, [r3, #128]	; 0x80
 801e67a:	69fb      	ldr	r3, [r7, #28]
 801e67c:	6918      	ldr	r0, [r3, #16]
 801e67e:	2300      	movs	r3, #0
 801e680:	2200      	movs	r2, #0
 801e682:	69f9      	ldr	r1, [r7, #28]
 801e684:	47a0      	blx	r4
 801e686:	4603      	mov	r3, r0
 801e688:	74fb      	strb	r3, [r7, #19]
 801e68a:	e001      	b.n	801e690 <tcp_input+0x680>
 801e68c:	2300      	movs	r3, #0
 801e68e:	74fb      	strb	r3, [r7, #19]
            if (err == ERR_ABRT) {
 801e690:	f997 3013 	ldrsb.w	r3, [r7, #19]
 801e694:	f113 0f0d 	cmn.w	r3, #13
 801e698:	d014      	beq.n	801e6c4 <tcp_input+0x6b4>
              goto aborted;
            }
          }
        }

        tcp_input_pcb = NULL;
 801e69a:	4b2e      	ldr	r3, [pc, #184]	; (801e754 <tcp_input+0x744>)
 801e69c:	2200      	movs	r2, #0
 801e69e:	601a      	str	r2, [r3, #0]
        if (tcp_input_delayed_close(pcb)) {
 801e6a0:	69f8      	ldr	r0, [r7, #28]
 801e6a2:	f000 f875 	bl	801e790 <tcp_input_delayed_close>
 801e6a6:	4603      	mov	r3, r0
 801e6a8:	2b00      	cmp	r3, #0
 801e6aa:	d10d      	bne.n	801e6c8 <tcp_input+0x6b8>
          goto aborted;
        }
        /* Try to send something out. */
        tcp_output(pcb);
 801e6ac:	69f8      	ldr	r0, [r7, #28]
 801e6ae:	f002 fd97 	bl	80211e0 <tcp_output>
 801e6b2:	e00a      	b.n	801e6ca <tcp_input+0x6ba>
        goto aborted;
 801e6b4:	bf00      	nop
 801e6b6:	e008      	b.n	801e6ca <tcp_input+0x6ba>
              goto aborted;
 801e6b8:	bf00      	nop
 801e6ba:	e006      	b.n	801e6ca <tcp_input+0x6ba>
          goto aborted;
 801e6bc:	bf00      	nop
 801e6be:	e004      	b.n	801e6ca <tcp_input+0x6ba>
            goto aborted;
 801e6c0:	bf00      	nop
 801e6c2:	e002      	b.n	801e6ca <tcp_input+0x6ba>
              goto aborted;
 801e6c4:	bf00      	nop
 801e6c6:	e000      	b.n	801e6ca <tcp_input+0x6ba>
          goto aborted;
 801e6c8:	bf00      	nop
      }
    }
    /* Jump target if pcb has been aborted in a callback (by calling tcp_abort()).
       Below this line, 'pcb' may not be dereferenced! */
aborted:
    tcp_input_pcb = NULL;
 801e6ca:	4b22      	ldr	r3, [pc, #136]	; (801e754 <tcp_input+0x744>)
 801e6cc:	2200      	movs	r2, #0
 801e6ce:	601a      	str	r2, [r3, #0]
    recv_data = NULL;
 801e6d0:	4b24      	ldr	r3, [pc, #144]	; (801e764 <tcp_input+0x754>)
 801e6d2:	2200      	movs	r2, #0
 801e6d4:	601a      	str	r2, [r3, #0]

    /* give up our reference to inseg.p */
    if (inseg.p != NULL)
 801e6d6:	4b27      	ldr	r3, [pc, #156]	; (801e774 <tcp_input+0x764>)
 801e6d8:	685b      	ldr	r3, [r3, #4]
 801e6da:	2b00      	cmp	r3, #0
 801e6dc:	d035      	beq.n	801e74a <tcp_input+0x73a>
    {
      pbuf_free(inseg.p);
 801e6de:	4b25      	ldr	r3, [pc, #148]	; (801e774 <tcp_input+0x764>)
 801e6e0:	685b      	ldr	r3, [r3, #4]
 801e6e2:	4618      	mov	r0, r3
 801e6e4:	f7fd fdc8 	bl	801c278 <pbuf_free>
      inseg.p = NULL;
 801e6e8:	4b22      	ldr	r3, [pc, #136]	; (801e774 <tcp_input+0x764>)
 801e6ea:	2200      	movs	r2, #0
 801e6ec:	605a      	str	r2, [r3, #4]
    pbuf_free(p);
  }

  LWIP_ASSERT("tcp_input: tcp_pcbs_sane()", tcp_pcbs_sane());
  PERF_STOP("tcp_input");
  return;
 801e6ee:	e02c      	b.n	801e74a <tcp_input+0x73a>
    if (!(TCPH_FLAGS(tcphdr) & TCP_RST)) {
 801e6f0:	4b21      	ldr	r3, [pc, #132]	; (801e778 <tcp_input+0x768>)
 801e6f2:	681b      	ldr	r3, [r3, #0]
 801e6f4:	899b      	ldrh	r3, [r3, #12]
 801e6f6:	b29b      	uxth	r3, r3
 801e6f8:	4618      	mov	r0, r3
 801e6fa:	f7fa f92d 	bl	8018958 <lwip_htons>
 801e6fe:	4603      	mov	r3, r0
 801e700:	f003 0304 	and.w	r3, r3, #4
 801e704:	2b00      	cmp	r3, #0
 801e706:	d115      	bne.n	801e734 <tcp_input+0x724>
      tcp_rst(ackno, seqno + tcplen, ip_current_dest_addr(),
 801e708:	4b1c      	ldr	r3, [pc, #112]	; (801e77c <tcp_input+0x76c>)
 801e70a:	6818      	ldr	r0, [r3, #0]
 801e70c:	4b1c      	ldr	r3, [pc, #112]	; (801e780 <tcp_input+0x770>)
 801e70e:	881b      	ldrh	r3, [r3, #0]
 801e710:	461a      	mov	r2, r3
 801e712:	4b1c      	ldr	r3, [pc, #112]	; (801e784 <tcp_input+0x774>)
 801e714:	681b      	ldr	r3, [r3, #0]
 801e716:	18d1      	adds	r1, r2, r3
        ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 801e718:	4b17      	ldr	r3, [pc, #92]	; (801e778 <tcp_input+0x768>)
 801e71a:	681b      	ldr	r3, [r3, #0]
      tcp_rst(ackno, seqno + tcplen, ip_current_dest_addr(),
 801e71c:	885b      	ldrh	r3, [r3, #2]
 801e71e:	b29b      	uxth	r3, r3
        ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 801e720:	4a15      	ldr	r2, [pc, #84]	; (801e778 <tcp_input+0x768>)
 801e722:	6812      	ldr	r2, [r2, #0]
      tcp_rst(ackno, seqno + tcplen, ip_current_dest_addr(),
 801e724:	8812      	ldrh	r2, [r2, #0]
 801e726:	b292      	uxth	r2, r2
 801e728:	9201      	str	r2, [sp, #4]
 801e72a:	9300      	str	r3, [sp, #0]
 801e72c:	4b16      	ldr	r3, [pc, #88]	; (801e788 <tcp_input+0x778>)
 801e72e:	4a17      	ldr	r2, [pc, #92]	; (801e78c <tcp_input+0x77c>)
 801e730:	f002 ffde 	bl	80216f0 <tcp_rst>
    pbuf_free(p);
 801e734:	6878      	ldr	r0, [r7, #4]
 801e736:	f7fd fd9f 	bl	801c278 <pbuf_free>
  return;
 801e73a:	e006      	b.n	801e74a <tcp_input+0x73a>
    goto dropped;
 801e73c:	bf00      	nop
 801e73e:	e000      	b.n	801e742 <tcp_input+0x732>
      goto dropped;
 801e740:	bf00      	nop
dropped:
  TCP_STATS_INC(tcp.drop);
  MIB2_STATS_INC(mib2.tcpinerrs);
  pbuf_free(p);
 801e742:	6878      	ldr	r0, [r7, #4]
 801e744:	f7fd fd98 	bl	801c278 <pbuf_free>
 801e748:	e000      	b.n	801e74c <tcp_input+0x73c>
  return;
 801e74a:	bf00      	nop
}
 801e74c:	3724      	adds	r7, #36	; 0x24
 801e74e:	46bd      	mov	sp, r7
 801e750:	bd90      	pop	{r4, r7, pc}
 801e752:	bf00      	nop
 801e754:	20008ab4 	.word	0x20008ab4
 801e758:	200040f1 	.word	0x200040f1
 801e75c:	20008aa0 	.word	0x20008aa0
 801e760:	200040ec 	.word	0x200040ec
 801e764:	200040f4 	.word	0x200040f4
 801e768:	08026c50 	.word	0x08026c50
 801e76c:	08026dec 	.word	0x08026dec
 801e770:	08026c94 	.word	0x08026c94
 801e774:	200040c4 	.word	0x200040c4
 801e778:	200040d4 	.word	0x200040d4
 801e77c:	200040e8 	.word	0x200040e8
 801e780:	200040ee 	.word	0x200040ee
 801e784:	200040e4 	.word	0x200040e4
 801e788:	20004488 	.word	0x20004488
 801e78c:	2000448c 	.word	0x2000448c

0801e790 <tcp_input_delayed_close>:
 * any more.
 * @returns 1 if the pcb has been closed and deallocated, 0 otherwise
 */
static int
tcp_input_delayed_close(struct tcp_pcb *pcb)
{
 801e790:	b580      	push	{r7, lr}
 801e792:	b082      	sub	sp, #8
 801e794:	af00      	add	r7, sp, #0
 801e796:	6078      	str	r0, [r7, #4]
  if (recv_flags & TF_CLOSED) {
 801e798:	4b14      	ldr	r3, [pc, #80]	; (801e7ec <tcp_input_delayed_close+0x5c>)
 801e79a:	781b      	ldrb	r3, [r3, #0]
 801e79c:	f003 0310 	and.w	r3, r3, #16
 801e7a0:	2b00      	cmp	r3, #0
 801e7a2:	d01d      	beq.n	801e7e0 <tcp_input_delayed_close+0x50>
    /* The connection has been closed and we will deallocate the
        PCB. */
    if (!(pcb->flags & TF_RXCLOSED)) {
 801e7a4:	687b      	ldr	r3, [r7, #4]
 801e7a6:	7e9b      	ldrb	r3, [r3, #26]
 801e7a8:	f003 0310 	and.w	r3, r3, #16
 801e7ac:	2b00      	cmp	r3, #0
 801e7ae:	d10d      	bne.n	801e7cc <tcp_input_delayed_close+0x3c>
      /* Connection closed although the application has only shut down the
          tx side: call the PCB's err callback and indicate the closure to
          ensure the application doesn't continue using the PCB. */
      TCP_EVENT_ERR(pcb->state, pcb->errf, pcb->callback_arg, ERR_CLSD);
 801e7b0:	687b      	ldr	r3, [r7, #4]
 801e7b2:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 801e7b6:	2b00      	cmp	r3, #0
 801e7b8:	d008      	beq.n	801e7cc <tcp_input_delayed_close+0x3c>
 801e7ba:	687b      	ldr	r3, [r7, #4]
 801e7bc:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 801e7c0:	687a      	ldr	r2, [r7, #4]
 801e7c2:	6912      	ldr	r2, [r2, #16]
 801e7c4:	f06f 010e 	mvn.w	r1, #14
 801e7c8:	4610      	mov	r0, r2
 801e7ca:	4798      	blx	r3
    }
    tcp_pcb_remove(&tcp_active_pcbs, pcb);
 801e7cc:	6879      	ldr	r1, [r7, #4]
 801e7ce:	4808      	ldr	r0, [pc, #32]	; (801e7f0 <tcp_input_delayed_close+0x60>)
 801e7d0:	f7ff fb04 	bl	801dddc <tcp_pcb_remove>
    memp_free(MEMP_TCP_PCB, pcb);
 801e7d4:	6879      	ldr	r1, [r7, #4]
 801e7d6:	2001      	movs	r0, #1
 801e7d8:	f7fc fff4 	bl	801b7c4 <memp_free>
    return 1;
 801e7dc:	2301      	movs	r3, #1
 801e7de:	e000      	b.n	801e7e2 <tcp_input_delayed_close+0x52>
  }
  return 0;
 801e7e0:	2300      	movs	r3, #0
}
 801e7e2:	4618      	mov	r0, r3
 801e7e4:	3708      	adds	r7, #8
 801e7e6:	46bd      	mov	sp, r7
 801e7e8:	bd80      	pop	{r7, pc}
 801e7ea:	bf00      	nop
 801e7ec:	200040f1 	.word	0x200040f1
 801e7f0:	20008aa0 	.word	0x20008aa0

0801e7f4 <tcp_listen_input>:
 * @note the segment which arrived is saved in global variables, therefore only the pcb
 *       involved is passed as a parameter to this function
 */
static void
tcp_listen_input(struct tcp_pcb_listen *pcb)
{
 801e7f4:	b580      	push	{r7, lr}
 801e7f6:	b088      	sub	sp, #32
 801e7f8:	af02      	add	r7, sp, #8
 801e7fa:	6078      	str	r0, [r7, #4]
  struct tcp_pcb *npcb;
  u32_t iss;
  err_t rc;

  if (flags & TCP_RST) {
 801e7fc:	4b64      	ldr	r3, [pc, #400]	; (801e990 <tcp_listen_input+0x19c>)
 801e7fe:	781b      	ldrb	r3, [r3, #0]
 801e800:	f003 0304 	and.w	r3, r3, #4
 801e804:	2b00      	cmp	r3, #0
 801e806:	f040 80bc 	bne.w	801e982 <tcp_listen_input+0x18e>
    return;
  }

  /* In the LISTEN state, we check for incoming SYN segments,
     creates a new PCB, and responds with a SYN|ACK. */
  if (flags & TCP_ACK) {
 801e80a:	4b61      	ldr	r3, [pc, #388]	; (801e990 <tcp_listen_input+0x19c>)
 801e80c:	781b      	ldrb	r3, [r3, #0]
 801e80e:	f003 0310 	and.w	r3, r3, #16
 801e812:	2b00      	cmp	r3, #0
 801e814:	d016      	beq.n	801e844 <tcp_listen_input+0x50>
    /* For incoming segments with the ACK flag set, respond with a
       RST. */
    LWIP_DEBUGF(TCP_RST_DEBUG, ("tcp_listen_input: ACK in LISTEN, sending reset\n"));
    tcp_rst(ackno, seqno + tcplen, ip_current_dest_addr(),
 801e816:	4b5f      	ldr	r3, [pc, #380]	; (801e994 <tcp_listen_input+0x1a0>)
 801e818:	6818      	ldr	r0, [r3, #0]
 801e81a:	4b5f      	ldr	r3, [pc, #380]	; (801e998 <tcp_listen_input+0x1a4>)
 801e81c:	881b      	ldrh	r3, [r3, #0]
 801e81e:	461a      	mov	r2, r3
 801e820:	4b5e      	ldr	r3, [pc, #376]	; (801e99c <tcp_listen_input+0x1a8>)
 801e822:	681b      	ldr	r3, [r3, #0]
 801e824:	18d1      	adds	r1, r2, r3
      ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 801e826:	4b5e      	ldr	r3, [pc, #376]	; (801e9a0 <tcp_listen_input+0x1ac>)
 801e828:	681b      	ldr	r3, [r3, #0]
    tcp_rst(ackno, seqno + tcplen, ip_current_dest_addr(),
 801e82a:	885b      	ldrh	r3, [r3, #2]
 801e82c:	b29b      	uxth	r3, r3
      ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 801e82e:	4a5c      	ldr	r2, [pc, #368]	; (801e9a0 <tcp_listen_input+0x1ac>)
 801e830:	6812      	ldr	r2, [r2, #0]
    tcp_rst(ackno, seqno + tcplen, ip_current_dest_addr(),
 801e832:	8812      	ldrh	r2, [r2, #0]
 801e834:	b292      	uxth	r2, r2
 801e836:	9201      	str	r2, [sp, #4]
 801e838:	9300      	str	r3, [sp, #0]
 801e83a:	4b5a      	ldr	r3, [pc, #360]	; (801e9a4 <tcp_listen_input+0x1b0>)
 801e83c:	4a5a      	ldr	r2, [pc, #360]	; (801e9a8 <tcp_listen_input+0x1b4>)
 801e83e:	f002 ff57 	bl	80216f0 <tcp_rst>
      tcp_abandon(npcb, 0);
      return;
    }
    tcp_output(npcb);
  }
  return;
 801e842:	e0a0      	b.n	801e986 <tcp_listen_input+0x192>
  } else if (flags & TCP_SYN) {
 801e844:	4b52      	ldr	r3, [pc, #328]	; (801e990 <tcp_listen_input+0x19c>)
 801e846:	781b      	ldrb	r3, [r3, #0]
 801e848:	f003 0302 	and.w	r3, r3, #2
 801e84c:	2b00      	cmp	r3, #0
 801e84e:	f000 809a 	beq.w	801e986 <tcp_listen_input+0x192>
    npcb = tcp_alloc(pcb->prio);
 801e852:	687b      	ldr	r3, [r7, #4]
 801e854:	7d5b      	ldrb	r3, [r3, #21]
 801e856:	4618      	mov	r0, r3
 801e858:	f7ff f93c 	bl	801dad4 <tcp_alloc>
 801e85c:	6178      	str	r0, [r7, #20]
    if (npcb == NULL) {
 801e85e:	697b      	ldr	r3, [r7, #20]
 801e860:	2b00      	cmp	r3, #0
 801e862:	d111      	bne.n	801e888 <tcp_listen_input+0x94>
      TCP_EVENT_ACCEPT(pcb, NULL, pcb->callback_arg, ERR_MEM, err);
 801e864:	687b      	ldr	r3, [r7, #4]
 801e866:	699b      	ldr	r3, [r3, #24]
 801e868:	2b00      	cmp	r3, #0
 801e86a:	d00a      	beq.n	801e882 <tcp_listen_input+0x8e>
 801e86c:	687b      	ldr	r3, [r7, #4]
 801e86e:	699b      	ldr	r3, [r3, #24]
 801e870:	687a      	ldr	r2, [r7, #4]
 801e872:	6910      	ldr	r0, [r2, #16]
 801e874:	f04f 32ff 	mov.w	r2, #4294967295
 801e878:	2100      	movs	r1, #0
 801e87a:	4798      	blx	r3
 801e87c:	4603      	mov	r3, r0
 801e87e:	74fb      	strb	r3, [r7, #19]
      return;
 801e880:	e082      	b.n	801e988 <tcp_listen_input+0x194>
      TCP_EVENT_ACCEPT(pcb, NULL, pcb->callback_arg, ERR_MEM, err);
 801e882:	23f0      	movs	r3, #240	; 0xf0
 801e884:	74fb      	strb	r3, [r7, #19]
      return;
 801e886:	e07f      	b.n	801e988 <tcp_listen_input+0x194>
    ip_addr_copy(npcb->local_ip, *ip_current_dest_addr());
 801e888:	4b48      	ldr	r3, [pc, #288]	; (801e9ac <tcp_listen_input+0x1b8>)
 801e88a:	695a      	ldr	r2, [r3, #20]
 801e88c:	697b      	ldr	r3, [r7, #20]
 801e88e:	601a      	str	r2, [r3, #0]
    ip_addr_copy(npcb->remote_ip, *ip_current_src_addr());
 801e890:	4b46      	ldr	r3, [pc, #280]	; (801e9ac <tcp_listen_input+0x1b8>)
 801e892:	691a      	ldr	r2, [r3, #16]
 801e894:	697b      	ldr	r3, [r7, #20]
 801e896:	605a      	str	r2, [r3, #4]
    npcb->local_port = pcb->local_port;
 801e898:	687b      	ldr	r3, [r7, #4]
 801e89a:	8ada      	ldrh	r2, [r3, #22]
 801e89c:	697b      	ldr	r3, [r7, #20]
 801e89e:	82da      	strh	r2, [r3, #22]
    npcb->remote_port = tcphdr->src;
 801e8a0:	4b3f      	ldr	r3, [pc, #252]	; (801e9a0 <tcp_listen_input+0x1ac>)
 801e8a2:	681b      	ldr	r3, [r3, #0]
 801e8a4:	881b      	ldrh	r3, [r3, #0]
 801e8a6:	b29a      	uxth	r2, r3
 801e8a8:	697b      	ldr	r3, [r7, #20]
 801e8aa:	831a      	strh	r2, [r3, #24]
    npcb->state = SYN_RCVD;
 801e8ac:	697b      	ldr	r3, [r7, #20]
 801e8ae:	2203      	movs	r2, #3
 801e8b0:	751a      	strb	r2, [r3, #20]
    npcb->rcv_nxt = seqno + 1;
 801e8b2:	4b3a      	ldr	r3, [pc, #232]	; (801e99c <tcp_listen_input+0x1a8>)
 801e8b4:	681b      	ldr	r3, [r3, #0]
 801e8b6:	1c5a      	adds	r2, r3, #1
 801e8b8:	697b      	ldr	r3, [r7, #20]
 801e8ba:	625a      	str	r2, [r3, #36]	; 0x24
    npcb->rcv_ann_right_edge = npcb->rcv_nxt;
 801e8bc:	697b      	ldr	r3, [r7, #20]
 801e8be:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 801e8c0:	697b      	ldr	r3, [r7, #20]
 801e8c2:	62da      	str	r2, [r3, #44]	; 0x2c
    iss = tcp_next_iss(npcb);
 801e8c4:	6978      	ldr	r0, [r7, #20]
 801e8c6:	f7ff fb05 	bl	801ded4 <tcp_next_iss>
 801e8ca:	60f8      	str	r0, [r7, #12]
    npcb->snd_wl2 = iss;
 801e8cc:	697b      	ldr	r3, [r7, #20]
 801e8ce:	68fa      	ldr	r2, [r7, #12]
 801e8d0:	655a      	str	r2, [r3, #84]	; 0x54
    npcb->snd_nxt = iss;
 801e8d2:	697b      	ldr	r3, [r7, #20]
 801e8d4:	68fa      	ldr	r2, [r7, #12]
 801e8d6:	64da      	str	r2, [r3, #76]	; 0x4c
    npcb->lastack = iss;
 801e8d8:	697b      	ldr	r3, [r7, #20]
 801e8da:	68fa      	ldr	r2, [r7, #12]
 801e8dc:	645a      	str	r2, [r3, #68]	; 0x44
    npcb->snd_lbb = iss;
 801e8de:	697b      	ldr	r3, [r7, #20]
 801e8e0:	68fa      	ldr	r2, [r7, #12]
 801e8e2:	659a      	str	r2, [r3, #88]	; 0x58
    npcb->snd_wl1 = seqno - 1;/* initialise to seqno-1 to force window update */
 801e8e4:	4b2d      	ldr	r3, [pc, #180]	; (801e99c <tcp_listen_input+0x1a8>)
 801e8e6:	681b      	ldr	r3, [r3, #0]
 801e8e8:	1e5a      	subs	r2, r3, #1
 801e8ea:	697b      	ldr	r3, [r7, #20]
 801e8ec:	651a      	str	r2, [r3, #80]	; 0x50
    npcb->callback_arg = pcb->callback_arg;
 801e8ee:	687b      	ldr	r3, [r7, #4]
 801e8f0:	691a      	ldr	r2, [r3, #16]
 801e8f2:	697b      	ldr	r3, [r7, #20]
 801e8f4:	611a      	str	r2, [r3, #16]
    npcb->listener = pcb;
 801e8f6:	697b      	ldr	r3, [r7, #20]
 801e8f8:	687a      	ldr	r2, [r7, #4]
 801e8fa:	679a      	str	r2, [r3, #120]	; 0x78
    npcb->so_options = pcb->so_options & SOF_INHERITED;
 801e8fc:	687b      	ldr	r3, [r7, #4]
 801e8fe:	7a1b      	ldrb	r3, [r3, #8]
 801e900:	f003 030c 	and.w	r3, r3, #12
 801e904:	b2da      	uxtb	r2, r3
 801e906:	697b      	ldr	r3, [r7, #20]
 801e908:	721a      	strb	r2, [r3, #8]
    TCP_REG_ACTIVE(npcb);
 801e90a:	4b29      	ldr	r3, [pc, #164]	; (801e9b0 <tcp_listen_input+0x1bc>)
 801e90c:	681a      	ldr	r2, [r3, #0]
 801e90e:	697b      	ldr	r3, [r7, #20]
 801e910:	60da      	str	r2, [r3, #12]
 801e912:	4a27      	ldr	r2, [pc, #156]	; (801e9b0 <tcp_listen_input+0x1bc>)
 801e914:	697b      	ldr	r3, [r7, #20]
 801e916:	6013      	str	r3, [r2, #0]
 801e918:	f003 f938 	bl	8021b8c <tcp_timer_needed>
 801e91c:	4b25      	ldr	r3, [pc, #148]	; (801e9b4 <tcp_listen_input+0x1c0>)
 801e91e:	2201      	movs	r2, #1
 801e920:	701a      	strb	r2, [r3, #0]
    tcp_parseopt(npcb);
 801e922:	6978      	ldr	r0, [r7, #20]
 801e924:	f001 fd16 	bl	8020354 <tcp_parseopt>
    npcb->snd_wnd = tcphdr->wnd;
 801e928:	4b1d      	ldr	r3, [pc, #116]	; (801e9a0 <tcp_listen_input+0x1ac>)
 801e92a:	681b      	ldr	r3, [r3, #0]
 801e92c:	89db      	ldrh	r3, [r3, #14]
 801e92e:	b29a      	uxth	r2, r3
 801e930:	697b      	ldr	r3, [r7, #20]
 801e932:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
    npcb->snd_wnd_max = npcb->snd_wnd;
 801e936:	697b      	ldr	r3, [r7, #20]
 801e938:	f8b3 205c 	ldrh.w	r2, [r3, #92]	; 0x5c
 801e93c:	697b      	ldr	r3, [r7, #20]
 801e93e:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
    npcb->mss = tcp_eff_send_mss(npcb->mss, &npcb->local_ip, &npcb->remote_ip);
 801e942:	697b      	ldr	r3, [r7, #20]
 801e944:	8e5a      	ldrh	r2, [r3, #50]	; 0x32
 801e946:	697b      	ldr	r3, [r7, #20]
 801e948:	3304      	adds	r3, #4
 801e94a:	4619      	mov	r1, r3
 801e94c:	4610      	mov	r0, r2
 801e94e:	f7ff fad9 	bl	801df04 <tcp_eff_send_mss_impl>
 801e952:	4603      	mov	r3, r0
 801e954:	461a      	mov	r2, r3
 801e956:	697b      	ldr	r3, [r7, #20]
 801e958:	865a      	strh	r2, [r3, #50]	; 0x32
    rc = tcp_enqueue_flags(npcb, TCP_SYN | TCP_ACK);
 801e95a:	2112      	movs	r1, #18
 801e95c:	6978      	ldr	r0, [r7, #20]
 801e95e:	f002 fae5 	bl	8020f2c <tcp_enqueue_flags>
 801e962:	4603      	mov	r3, r0
 801e964:	72fb      	strb	r3, [r7, #11]
    if (rc != ERR_OK) {
 801e966:	f997 300b 	ldrsb.w	r3, [r7, #11]
 801e96a:	2b00      	cmp	r3, #0
 801e96c:	d004      	beq.n	801e978 <tcp_listen_input+0x184>
      tcp_abandon(npcb, 0);
 801e96e:	2100      	movs	r1, #0
 801e970:	6978      	ldr	r0, [r7, #20]
 801e972:	f7fe f915 	bl	801cba0 <tcp_abandon>
      return;
 801e976:	e007      	b.n	801e988 <tcp_listen_input+0x194>
    tcp_output(npcb);
 801e978:	6978      	ldr	r0, [r7, #20]
 801e97a:	f002 fc31 	bl	80211e0 <tcp_output>
  return;
 801e97e:	bf00      	nop
 801e980:	e001      	b.n	801e986 <tcp_listen_input+0x192>
    return;
 801e982:	bf00      	nop
 801e984:	e000      	b.n	801e988 <tcp_listen_input+0x194>
  return;
 801e986:	bf00      	nop
}
 801e988:	3718      	adds	r7, #24
 801e98a:	46bd      	mov	sp, r7
 801e98c:	bd80      	pop	{r7, pc}
 801e98e:	bf00      	nop
 801e990:	200040f0 	.word	0x200040f0
 801e994:	200040e8 	.word	0x200040e8
 801e998:	200040ee 	.word	0x200040ee
 801e99c:	200040e4 	.word	0x200040e4
 801e9a0:	200040d4 	.word	0x200040d4
 801e9a4:	20004488 	.word	0x20004488
 801e9a8:	2000448c 	.word	0x2000448c
 801e9ac:	20004478 	.word	0x20004478
 801e9b0:	20008aa0 	.word	0x20008aa0
 801e9b4:	20008a9c 	.word	0x20008a9c

0801e9b8 <tcp_timewait_input>:
 * @note the segment which arrived is saved in global variables, therefore only the pcb
 *       involved is passed as a parameter to this function
 */
static void
tcp_timewait_input(struct tcp_pcb *pcb)
{
 801e9b8:	b580      	push	{r7, lr}
 801e9ba:	b084      	sub	sp, #16
 801e9bc:	af02      	add	r7, sp, #8
 801e9be:	6078      	str	r0, [r7, #4]
  /* RFC 1337: in TIME_WAIT, ignore RST and ACK FINs + any 'acceptable' segments */
  /* RFC 793 3.9 Event Processing - Segment Arrives:
   * - first check sequence number - we skip that one in TIME_WAIT (always
   *   acceptable since we only send ACKs)
   * - second check the RST bit (... return) */
  if (flags & TCP_RST) {
 801e9c0:	4b29      	ldr	r3, [pc, #164]	; (801ea68 <tcp_timewait_input+0xb0>)
 801e9c2:	781b      	ldrb	r3, [r3, #0]
 801e9c4:	f003 0304 	and.w	r3, r3, #4
 801e9c8:	2b00      	cmp	r3, #0
 801e9ca:	d147      	bne.n	801ea5c <tcp_timewait_input+0xa4>
    return;
  }
  /* - fourth, check the SYN bit, */
  if (flags & TCP_SYN) {
 801e9cc:	4b26      	ldr	r3, [pc, #152]	; (801ea68 <tcp_timewait_input+0xb0>)
 801e9ce:	781b      	ldrb	r3, [r3, #0]
 801e9d0:	f003 0302 	and.w	r3, r3, #2
 801e9d4:	2b00      	cmp	r3, #0
 801e9d6:	d027      	beq.n	801ea28 <tcp_timewait_input+0x70>
    /* If an incoming segment is not acceptable, an acknowledgment
       should be sent in reply */
    if (TCP_SEQ_BETWEEN(seqno, pcb->rcv_nxt, pcb->rcv_nxt + pcb->rcv_wnd)) {
 801e9d8:	4b24      	ldr	r3, [pc, #144]	; (801ea6c <tcp_timewait_input+0xb4>)
 801e9da:	681a      	ldr	r2, [r3, #0]
 801e9dc:	687b      	ldr	r3, [r7, #4]
 801e9de:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 801e9e0:	1ad3      	subs	r3, r2, r3
 801e9e2:	2b00      	cmp	r3, #0
 801e9e4:	db2a      	blt.n	801ea3c <tcp_timewait_input+0x84>
 801e9e6:	4b21      	ldr	r3, [pc, #132]	; (801ea6c <tcp_timewait_input+0xb4>)
 801e9e8:	681a      	ldr	r2, [r3, #0]
 801e9ea:	687b      	ldr	r3, [r7, #4]
 801e9ec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 801e9ee:	6879      	ldr	r1, [r7, #4]
 801e9f0:	8d09      	ldrh	r1, [r1, #40]	; 0x28
 801e9f2:	440b      	add	r3, r1
 801e9f4:	1ad3      	subs	r3, r2, r3
 801e9f6:	2b00      	cmp	r3, #0
 801e9f8:	dc20      	bgt.n	801ea3c <tcp_timewait_input+0x84>
      /* If the SYN is in the window it is an error, send a reset */
      tcp_rst(ackno, seqno + tcplen, ip_current_dest_addr(),
 801e9fa:	4b1d      	ldr	r3, [pc, #116]	; (801ea70 <tcp_timewait_input+0xb8>)
 801e9fc:	6818      	ldr	r0, [r3, #0]
 801e9fe:	4b1d      	ldr	r3, [pc, #116]	; (801ea74 <tcp_timewait_input+0xbc>)
 801ea00:	881b      	ldrh	r3, [r3, #0]
 801ea02:	461a      	mov	r2, r3
 801ea04:	4b19      	ldr	r3, [pc, #100]	; (801ea6c <tcp_timewait_input+0xb4>)
 801ea06:	681b      	ldr	r3, [r3, #0]
 801ea08:	18d1      	adds	r1, r2, r3
        ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 801ea0a:	4b1b      	ldr	r3, [pc, #108]	; (801ea78 <tcp_timewait_input+0xc0>)
 801ea0c:	681b      	ldr	r3, [r3, #0]
      tcp_rst(ackno, seqno + tcplen, ip_current_dest_addr(),
 801ea0e:	885b      	ldrh	r3, [r3, #2]
 801ea10:	b29b      	uxth	r3, r3
        ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 801ea12:	4a19      	ldr	r2, [pc, #100]	; (801ea78 <tcp_timewait_input+0xc0>)
 801ea14:	6812      	ldr	r2, [r2, #0]
      tcp_rst(ackno, seqno + tcplen, ip_current_dest_addr(),
 801ea16:	8812      	ldrh	r2, [r2, #0]
 801ea18:	b292      	uxth	r2, r2
 801ea1a:	9201      	str	r2, [sp, #4]
 801ea1c:	9300      	str	r3, [sp, #0]
 801ea1e:	4b17      	ldr	r3, [pc, #92]	; (801ea7c <tcp_timewait_input+0xc4>)
 801ea20:	4a17      	ldr	r2, [pc, #92]	; (801ea80 <tcp_timewait_input+0xc8>)
 801ea22:	f002 fe65 	bl	80216f0 <tcp_rst>
      return;
 801ea26:	e01c      	b.n	801ea62 <tcp_timewait_input+0xaa>
    }
  } else if (flags & TCP_FIN) {
 801ea28:	4b0f      	ldr	r3, [pc, #60]	; (801ea68 <tcp_timewait_input+0xb0>)
 801ea2a:	781b      	ldrb	r3, [r3, #0]
 801ea2c:	f003 0301 	and.w	r3, r3, #1
 801ea30:	2b00      	cmp	r3, #0
 801ea32:	d003      	beq.n	801ea3c <tcp_timewait_input+0x84>
    /* - eighth, check the FIN bit: Remain in the TIME-WAIT state.
         Restart the 2 MSL time-wait timeout.*/
    pcb->tmr = tcp_ticks;
 801ea34:	4b13      	ldr	r3, [pc, #76]	; (801ea84 <tcp_timewait_input+0xcc>)
 801ea36:	681a      	ldr	r2, [r3, #0]
 801ea38:	687b      	ldr	r3, [r7, #4]
 801ea3a:	621a      	str	r2, [r3, #32]
  }

  if ((tcplen > 0)) {
 801ea3c:	4b0d      	ldr	r3, [pc, #52]	; (801ea74 <tcp_timewait_input+0xbc>)
 801ea3e:	881b      	ldrh	r3, [r3, #0]
 801ea40:	2b00      	cmp	r3, #0
 801ea42:	d00d      	beq.n	801ea60 <tcp_timewait_input+0xa8>
    /* Acknowledge data, FIN or out-of-window SYN */
    pcb->flags |= TF_ACK_NOW;
 801ea44:	687b      	ldr	r3, [r7, #4]
 801ea46:	7e9b      	ldrb	r3, [r3, #26]
 801ea48:	f043 0302 	orr.w	r3, r3, #2
 801ea4c:	b2da      	uxtb	r2, r3
 801ea4e:	687b      	ldr	r3, [r7, #4]
 801ea50:	769a      	strb	r2, [r3, #26]
    tcp_output(pcb);
 801ea52:	6878      	ldr	r0, [r7, #4]
 801ea54:	f002 fbc4 	bl	80211e0 <tcp_output>
  }
  return;
 801ea58:	bf00      	nop
 801ea5a:	e001      	b.n	801ea60 <tcp_timewait_input+0xa8>
    return;
 801ea5c:	bf00      	nop
 801ea5e:	e000      	b.n	801ea62 <tcp_timewait_input+0xaa>
  return;
 801ea60:	bf00      	nop
}
 801ea62:	3708      	adds	r7, #8
 801ea64:	46bd      	mov	sp, r7
 801ea66:	bd80      	pop	{r7, pc}
 801ea68:	200040f0 	.word	0x200040f0
 801ea6c:	200040e4 	.word	0x200040e4
 801ea70:	200040e8 	.word	0x200040e8
 801ea74:	200040ee 	.word	0x200040ee
 801ea78:	200040d4 	.word	0x200040d4
 801ea7c:	20004488 	.word	0x20004488
 801ea80:	2000448c 	.word	0x2000448c
 801ea84:	20008aa4 	.word	0x20008aa4

0801ea88 <tcp_process>:
 * @note the segment which arrived is saved in global variables, therefore only the pcb
 *       involved is passed as a parameter to this function
 */
static err_t
tcp_process(struct tcp_pcb *pcb)
{
 801ea88:	b580      	push	{r7, lr}
 801ea8a:	b08a      	sub	sp, #40	; 0x28
 801ea8c:	af02      	add	r7, sp, #8
 801ea8e:	6078      	str	r0, [r7, #4]
  struct tcp_seg *rseg;
  u8_t acceptable = 0;
 801ea90:	2300      	movs	r3, #0
 801ea92:	76fb      	strb	r3, [r7, #27]
  err_t err;

  err = ERR_OK;
 801ea94:	2300      	movs	r3, #0
 801ea96:	76bb      	strb	r3, [r7, #26]

  /* Process incoming RST segments. */
  if (flags & TCP_RST) {
 801ea98:	4ba4      	ldr	r3, [pc, #656]	; (801ed2c <tcp_process+0x2a4>)
 801ea9a:	781b      	ldrb	r3, [r3, #0]
 801ea9c:	f003 0304 	and.w	r3, r3, #4
 801eaa0:	2b00      	cmp	r3, #0
 801eaa2:	d04e      	beq.n	801eb42 <tcp_process+0xba>
    /* First, determine if the reset is acceptable. */
    if (pcb->state == SYN_SENT) {
 801eaa4:	687b      	ldr	r3, [r7, #4]
 801eaa6:	7d1b      	ldrb	r3, [r3, #20]
 801eaa8:	2b02      	cmp	r3, #2
 801eaaa:	d108      	bne.n	801eabe <tcp_process+0x36>
      /* "In the SYN-SENT state (a RST received in response to an initial SYN),
          the RST is acceptable if the ACK field acknowledges the SYN." */
      if (ackno == pcb->snd_nxt) {
 801eaac:	687b      	ldr	r3, [r7, #4]
 801eaae:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 801eab0:	4b9f      	ldr	r3, [pc, #636]	; (801ed30 <tcp_process+0x2a8>)
 801eab2:	681b      	ldr	r3, [r3, #0]
 801eab4:	429a      	cmp	r2, r3
 801eab6:	d123      	bne.n	801eb00 <tcp_process+0x78>
        acceptable = 1;
 801eab8:	2301      	movs	r3, #1
 801eaba:	76fb      	strb	r3, [r7, #27]
 801eabc:	e020      	b.n	801eb00 <tcp_process+0x78>
      }
    } else {
      /* "In all states except SYN-SENT, all reset (RST) segments are validated
          by checking their SEQ-fields." */
      if (seqno == pcb->rcv_nxt) {
 801eabe:	687b      	ldr	r3, [r7, #4]
 801eac0:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 801eac2:	4b9c      	ldr	r3, [pc, #624]	; (801ed34 <tcp_process+0x2ac>)
 801eac4:	681b      	ldr	r3, [r3, #0]
 801eac6:	429a      	cmp	r2, r3
 801eac8:	d102      	bne.n	801ead0 <tcp_process+0x48>
        acceptable = 1;
 801eaca:	2301      	movs	r3, #1
 801eacc:	76fb      	strb	r3, [r7, #27]
 801eace:	e017      	b.n	801eb00 <tcp_process+0x78>
      } else  if (TCP_SEQ_BETWEEN(seqno, pcb->rcv_nxt,
 801ead0:	4b98      	ldr	r3, [pc, #608]	; (801ed34 <tcp_process+0x2ac>)
 801ead2:	681a      	ldr	r2, [r3, #0]
 801ead4:	687b      	ldr	r3, [r7, #4]
 801ead6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 801ead8:	1ad3      	subs	r3, r2, r3
 801eada:	2b00      	cmp	r3, #0
 801eadc:	db10      	blt.n	801eb00 <tcp_process+0x78>
 801eade:	4b95      	ldr	r3, [pc, #596]	; (801ed34 <tcp_process+0x2ac>)
 801eae0:	681a      	ldr	r2, [r3, #0]
 801eae2:	687b      	ldr	r3, [r7, #4]
 801eae4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 801eae6:	6879      	ldr	r1, [r7, #4]
 801eae8:	8d09      	ldrh	r1, [r1, #40]	; 0x28
 801eaea:	440b      	add	r3, r1
 801eaec:	1ad3      	subs	r3, r2, r3
 801eaee:	2b00      	cmp	r3, #0
 801eaf0:	dc06      	bgt.n	801eb00 <tcp_process+0x78>
                                  pcb->rcv_nxt + pcb->rcv_wnd)) {
        /* If the sequence number is inside the window, we only send an ACK
           and wait for a re-send with matching sequence number.
           This violates RFC 793, but is required to protection against
           CVE-2004-0230 (RST spoofing attack). */
        tcp_ack_now(pcb);
 801eaf2:	687b      	ldr	r3, [r7, #4]
 801eaf4:	7e9b      	ldrb	r3, [r3, #26]
 801eaf6:	f043 0302 	orr.w	r3, r3, #2
 801eafa:	b2da      	uxtb	r2, r3
 801eafc:	687b      	ldr	r3, [r7, #4]
 801eafe:	769a      	strb	r2, [r3, #26]
      }
    }

    if (acceptable) {
 801eb00:	7efb      	ldrb	r3, [r7, #27]
 801eb02:	2b00      	cmp	r3, #0
 801eb04:	d01b      	beq.n	801eb3e <tcp_process+0xb6>
      LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_process: Connection RESET\n"));
      LWIP_ASSERT("tcp_input: pcb->state != CLOSED", pcb->state != CLOSED);
 801eb06:	687b      	ldr	r3, [r7, #4]
 801eb08:	7d1b      	ldrb	r3, [r3, #20]
 801eb0a:	2b00      	cmp	r3, #0
 801eb0c:	d106      	bne.n	801eb1c <tcp_process+0x94>
 801eb0e:	4b8a      	ldr	r3, [pc, #552]	; (801ed38 <tcp_process+0x2b0>)
 801eb10:	f240 22e7 	movw	r2, #743	; 0x2e7
 801eb14:	4989      	ldr	r1, [pc, #548]	; (801ed3c <tcp_process+0x2b4>)
 801eb16:	488a      	ldr	r0, [pc, #552]	; (801ed40 <tcp_process+0x2b8>)
 801eb18:	f005 fd0e 	bl	8024538 <iprintf>
      recv_flags |= TF_RESET;
 801eb1c:	4b89      	ldr	r3, [pc, #548]	; (801ed44 <tcp_process+0x2bc>)
 801eb1e:	781b      	ldrb	r3, [r3, #0]
 801eb20:	f043 0308 	orr.w	r3, r3, #8
 801eb24:	b2da      	uxtb	r2, r3
 801eb26:	4b87      	ldr	r3, [pc, #540]	; (801ed44 <tcp_process+0x2bc>)
 801eb28:	701a      	strb	r2, [r3, #0]
      pcb->flags &= ~TF_ACK_DELAY;
 801eb2a:	687b      	ldr	r3, [r7, #4]
 801eb2c:	7e9b      	ldrb	r3, [r3, #26]
 801eb2e:	f023 0301 	bic.w	r3, r3, #1
 801eb32:	b2da      	uxtb	r2, r3
 801eb34:	687b      	ldr	r3, [r7, #4]
 801eb36:	769a      	strb	r2, [r3, #26]
      return ERR_RST;
 801eb38:	f06f 030d 	mvn.w	r3, #13
 801eb3c:	e34d      	b.n	801f1da <tcp_process+0x752>
    } else {
      LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_process: unacceptable reset seqno %"U32_F" rcv_nxt %"U32_F"\n",
       seqno, pcb->rcv_nxt));
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_process: unacceptable reset seqno %"U32_F" rcv_nxt %"U32_F"\n",
       seqno, pcb->rcv_nxt));
      return ERR_OK;
 801eb3e:	2300      	movs	r3, #0
 801eb40:	e34b      	b.n	801f1da <tcp_process+0x752>
    }
  }

  if ((flags & TCP_SYN) && (pcb->state != SYN_SENT && pcb->state != SYN_RCVD)) {
 801eb42:	4b7a      	ldr	r3, [pc, #488]	; (801ed2c <tcp_process+0x2a4>)
 801eb44:	781b      	ldrb	r3, [r3, #0]
 801eb46:	f003 0302 	and.w	r3, r3, #2
 801eb4a:	2b00      	cmp	r3, #0
 801eb4c:	d010      	beq.n	801eb70 <tcp_process+0xe8>
 801eb4e:	687b      	ldr	r3, [r7, #4]
 801eb50:	7d1b      	ldrb	r3, [r3, #20]
 801eb52:	2b02      	cmp	r3, #2
 801eb54:	d00c      	beq.n	801eb70 <tcp_process+0xe8>
 801eb56:	687b      	ldr	r3, [r7, #4]
 801eb58:	7d1b      	ldrb	r3, [r3, #20]
 801eb5a:	2b03      	cmp	r3, #3
 801eb5c:	d008      	beq.n	801eb70 <tcp_process+0xe8>
    /* Cope with new connection attempt after remote end crashed */
    tcp_ack_now(pcb);
 801eb5e:	687b      	ldr	r3, [r7, #4]
 801eb60:	7e9b      	ldrb	r3, [r3, #26]
 801eb62:	f043 0302 	orr.w	r3, r3, #2
 801eb66:	b2da      	uxtb	r2, r3
 801eb68:	687b      	ldr	r3, [r7, #4]
 801eb6a:	769a      	strb	r2, [r3, #26]
    return ERR_OK;
 801eb6c:	2300      	movs	r3, #0
 801eb6e:	e334      	b.n	801f1da <tcp_process+0x752>
  }

  if ((pcb->flags & TF_RXCLOSED) == 0) {
 801eb70:	687b      	ldr	r3, [r7, #4]
 801eb72:	7e9b      	ldrb	r3, [r3, #26]
 801eb74:	f003 0310 	and.w	r3, r3, #16
 801eb78:	2b00      	cmp	r3, #0
 801eb7a:	d103      	bne.n	801eb84 <tcp_process+0xfc>
    /* Update the PCB (in)activity timer unless rx is closed (see tcp_shutdown) */
    pcb->tmr = tcp_ticks;
 801eb7c:	4b72      	ldr	r3, [pc, #456]	; (801ed48 <tcp_process+0x2c0>)
 801eb7e:	681a      	ldr	r2, [r3, #0]
 801eb80:	687b      	ldr	r3, [r7, #4]
 801eb82:	621a      	str	r2, [r3, #32]
  }
  pcb->keep_cnt_sent = 0;
 801eb84:	687b      	ldr	r3, [r7, #4]
 801eb86:	2200      	movs	r2, #0
 801eb88:	f883 2096 	strb.w	r2, [r3, #150]	; 0x96

  tcp_parseopt(pcb);
 801eb8c:	6878      	ldr	r0, [r7, #4]
 801eb8e:	f001 fbe1 	bl	8020354 <tcp_parseopt>

  /* Do different things depending on the TCP state. */
  switch (pcb->state) {
 801eb92:	687b      	ldr	r3, [r7, #4]
 801eb94:	7d1b      	ldrb	r3, [r3, #20]
 801eb96:	3b02      	subs	r3, #2
 801eb98:	2b07      	cmp	r3, #7
 801eb9a:	f200 830e 	bhi.w	801f1ba <tcp_process+0x732>
 801eb9e:	a201      	add	r2, pc, #4	; (adr r2, 801eba4 <tcp_process+0x11c>)
 801eba0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801eba4:	0801ebc5 	.word	0x0801ebc5
 801eba8:	0801edbd 	.word	0x0801edbd
 801ebac:	0801ef15 	.word	0x0801ef15
 801ebb0:	0801ef3f 	.word	0x0801ef3f
 801ebb4:	0801f069 	.word	0x0801f069
 801ebb8:	0801ef15 	.word	0x0801ef15
 801ebbc:	0801f0f5 	.word	0x0801f0f5
 801ebc0:	0801f185 	.word	0x0801f185
  case SYN_SENT:
    LWIP_DEBUGF(TCP_INPUT_DEBUG, ("SYN-SENT: ackno %"U32_F" pcb->snd_nxt %"U32_F" unacked %"U32_F"\n", ackno,
     pcb->snd_nxt, lwip_ntohl(pcb->unacked->tcphdr->seqno)));
    /* received SYN ACK with expected sequence number? */
    if ((flags & TCP_ACK) && (flags & TCP_SYN)
 801ebc4:	4b59      	ldr	r3, [pc, #356]	; (801ed2c <tcp_process+0x2a4>)
 801ebc6:	781b      	ldrb	r3, [r3, #0]
 801ebc8:	f003 0310 	and.w	r3, r3, #16
 801ebcc:	2b00      	cmp	r3, #0
 801ebce:	f000 80cb 	beq.w	801ed68 <tcp_process+0x2e0>
 801ebd2:	4b56      	ldr	r3, [pc, #344]	; (801ed2c <tcp_process+0x2a4>)
 801ebd4:	781b      	ldrb	r3, [r3, #0]
 801ebd6:	f003 0302 	and.w	r3, r3, #2
 801ebda:	2b00      	cmp	r3, #0
 801ebdc:	f000 80c4 	beq.w	801ed68 <tcp_process+0x2e0>
        && (ackno == pcb->lastack + 1)) {
 801ebe0:	687b      	ldr	r3, [r7, #4]
 801ebe2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 801ebe4:	1c5a      	adds	r2, r3, #1
 801ebe6:	4b52      	ldr	r3, [pc, #328]	; (801ed30 <tcp_process+0x2a8>)
 801ebe8:	681b      	ldr	r3, [r3, #0]
 801ebea:	429a      	cmp	r2, r3
 801ebec:	f040 80bc 	bne.w	801ed68 <tcp_process+0x2e0>
      pcb->rcv_nxt = seqno + 1;
 801ebf0:	4b50      	ldr	r3, [pc, #320]	; (801ed34 <tcp_process+0x2ac>)
 801ebf2:	681b      	ldr	r3, [r3, #0]
 801ebf4:	1c5a      	adds	r2, r3, #1
 801ebf6:	687b      	ldr	r3, [r7, #4]
 801ebf8:	625a      	str	r2, [r3, #36]	; 0x24
      pcb->rcv_ann_right_edge = pcb->rcv_nxt;
 801ebfa:	687b      	ldr	r3, [r7, #4]
 801ebfc:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 801ebfe:	687b      	ldr	r3, [r7, #4]
 801ec00:	62da      	str	r2, [r3, #44]	; 0x2c
      pcb->lastack = ackno;
 801ec02:	4b4b      	ldr	r3, [pc, #300]	; (801ed30 <tcp_process+0x2a8>)
 801ec04:	681a      	ldr	r2, [r3, #0]
 801ec06:	687b      	ldr	r3, [r7, #4]
 801ec08:	645a      	str	r2, [r3, #68]	; 0x44
      pcb->snd_wnd = tcphdr->wnd;
 801ec0a:	4b50      	ldr	r3, [pc, #320]	; (801ed4c <tcp_process+0x2c4>)
 801ec0c:	681b      	ldr	r3, [r3, #0]
 801ec0e:	89db      	ldrh	r3, [r3, #14]
 801ec10:	b29a      	uxth	r2, r3
 801ec12:	687b      	ldr	r3, [r7, #4]
 801ec14:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
      pcb->snd_wnd_max = pcb->snd_wnd;
 801ec18:	687b      	ldr	r3, [r7, #4]
 801ec1a:	f8b3 205c 	ldrh.w	r2, [r3, #92]	; 0x5c
 801ec1e:	687b      	ldr	r3, [r7, #4]
 801ec20:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
      pcb->snd_wl1 = seqno - 1; /* initialise to seqno - 1 to force window update */
 801ec24:	4b43      	ldr	r3, [pc, #268]	; (801ed34 <tcp_process+0x2ac>)
 801ec26:	681b      	ldr	r3, [r3, #0]
 801ec28:	1e5a      	subs	r2, r3, #1
 801ec2a:	687b      	ldr	r3, [r7, #4]
 801ec2c:	651a      	str	r2, [r3, #80]	; 0x50
      pcb->state = ESTABLISHED;
 801ec2e:	687b      	ldr	r3, [r7, #4]
 801ec30:	2204      	movs	r2, #4
 801ec32:	751a      	strb	r2, [r3, #20]

#if TCP_CALCULATE_EFF_SEND_MSS
      pcb->mss = tcp_eff_send_mss(pcb->mss, &pcb->local_ip, &pcb->remote_ip);
 801ec34:	687b      	ldr	r3, [r7, #4]
 801ec36:	8e5a      	ldrh	r2, [r3, #50]	; 0x32
 801ec38:	687b      	ldr	r3, [r7, #4]
 801ec3a:	3304      	adds	r3, #4
 801ec3c:	4619      	mov	r1, r3
 801ec3e:	4610      	mov	r0, r2
 801ec40:	f7ff f960 	bl	801df04 <tcp_eff_send_mss_impl>
 801ec44:	4603      	mov	r3, r0
 801ec46:	461a      	mov	r2, r3
 801ec48:	687b      	ldr	r3, [r7, #4]
 801ec4a:	865a      	strh	r2, [r3, #50]	; 0x32
#endif /* TCP_CALCULATE_EFF_SEND_MSS */

      pcb->cwnd = LWIP_TCP_CALC_INITIAL_CWND(pcb->mss);
 801ec4c:	687b      	ldr	r3, [r7, #4]
 801ec4e:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 801ec50:	005b      	lsls	r3, r3, #1
 801ec52:	f241 121c 	movw	r2, #4380	; 0x111c
 801ec56:	429a      	cmp	r2, r3
 801ec58:	bf38      	it	cc
 801ec5a:	461a      	movcc	r2, r3
 801ec5c:	687b      	ldr	r3, [r7, #4]
 801ec5e:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 801ec60:	009b      	lsls	r3, r3, #2
 801ec62:	4293      	cmp	r3, r2
 801ec64:	bf28      	it	cs
 801ec66:	4613      	movcs	r3, r2
 801ec68:	b29a      	uxth	r2, r3
 801ec6a:	687b      	ldr	r3, [r7, #4]
 801ec6c:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
      LWIP_DEBUGF(TCP_CWND_DEBUG, ("tcp_process (SENT): cwnd %"TCPWNDSIZE_F
                                   " ssthresh %"TCPWNDSIZE_F"\n",
                                   pcb->cwnd, pcb->ssthresh));
      LWIP_ASSERT("pcb->snd_queuelen > 0", (pcb->snd_queuelen > 0));
 801ec70:	687b      	ldr	r3, [r7, #4]
 801ec72:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 801ec76:	2b00      	cmp	r3, #0
 801ec78:	d106      	bne.n	801ec88 <tcp_process+0x200>
 801ec7a:	4b2f      	ldr	r3, [pc, #188]	; (801ed38 <tcp_process+0x2b0>)
 801ec7c:	f240 321a 	movw	r2, #794	; 0x31a
 801ec80:	4933      	ldr	r1, [pc, #204]	; (801ed50 <tcp_process+0x2c8>)
 801ec82:	482f      	ldr	r0, [pc, #188]	; (801ed40 <tcp_process+0x2b8>)
 801ec84:	f005 fc58 	bl	8024538 <iprintf>
      --pcb->snd_queuelen;
 801ec88:	687b      	ldr	r3, [r7, #4]
 801ec8a:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 801ec8e:	3b01      	subs	r3, #1
 801ec90:	b29a      	uxth	r2, r3
 801ec92:	687b      	ldr	r3, [r7, #4]
 801ec94:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
      LWIP_DEBUGF(TCP_QLEN_DEBUG, ("tcp_process: SYN-SENT --queuelen %"TCPWNDSIZE_F"\n", (tcpwnd_size_t)pcb->snd_queuelen));
      rseg = pcb->unacked;
 801ec98:	687b      	ldr	r3, [r7, #4]
 801ec9a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 801ec9c:	61fb      	str	r3, [r7, #28]
      if (rseg == NULL) {
 801ec9e:	69fb      	ldr	r3, [r7, #28]
 801eca0:	2b00      	cmp	r3, #0
 801eca2:	d111      	bne.n	801ecc8 <tcp_process+0x240>
        /* might happen if tcp_output fails in tcp_rexmit_rto()
           in which case the segment is on the unsent list */
        rseg = pcb->unsent;
 801eca4:	687b      	ldr	r3, [r7, #4]
 801eca6:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 801eca8:	61fb      	str	r3, [r7, #28]
        LWIP_ASSERT("no segment to free", rseg != NULL);
 801ecaa:	69fb      	ldr	r3, [r7, #28]
 801ecac:	2b00      	cmp	r3, #0
 801ecae:	d106      	bne.n	801ecbe <tcp_process+0x236>
 801ecb0:	4b21      	ldr	r3, [pc, #132]	; (801ed38 <tcp_process+0x2b0>)
 801ecb2:	f240 3222 	movw	r2, #802	; 0x322
 801ecb6:	4927      	ldr	r1, [pc, #156]	; (801ed54 <tcp_process+0x2cc>)
 801ecb8:	4821      	ldr	r0, [pc, #132]	; (801ed40 <tcp_process+0x2b8>)
 801ecba:	f005 fc3d 	bl	8024538 <iprintf>
        pcb->unsent = rseg->next;
 801ecbe:	69fb      	ldr	r3, [r7, #28]
 801ecc0:	681a      	ldr	r2, [r3, #0]
 801ecc2:	687b      	ldr	r3, [r7, #4]
 801ecc4:	669a      	str	r2, [r3, #104]	; 0x68
 801ecc6:	e003      	b.n	801ecd0 <tcp_process+0x248>
      } else {
        pcb->unacked = rseg->next;
 801ecc8:	69fb      	ldr	r3, [r7, #28]
 801ecca:	681a      	ldr	r2, [r3, #0]
 801eccc:	687b      	ldr	r3, [r7, #4]
 801ecce:	66da      	str	r2, [r3, #108]	; 0x6c
      }
      tcp_seg_free(rseg);
 801ecd0:	69f8      	ldr	r0, [r7, #28]
 801ecd2:	f7fe fdec 	bl	801d8ae <tcp_seg_free>

      /* If there's nothing left to acknowledge, stop the retransmit
         timer, otherwise reset it to start again */
      if (pcb->unacked == NULL) {
 801ecd6:	687b      	ldr	r3, [r7, #4]
 801ecd8:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 801ecda:	2b00      	cmp	r3, #0
 801ecdc:	d104      	bne.n	801ece8 <tcp_process+0x260>
        pcb->rtime = -1;
 801ecde:	687b      	ldr	r3, [r7, #4]
 801ece0:	f64f 72ff 	movw	r2, #65535	; 0xffff
 801ece4:	861a      	strh	r2, [r3, #48]	; 0x30
 801ece6:	e006      	b.n	801ecf6 <tcp_process+0x26e>
      } else {
        pcb->rtime = 0;
 801ece8:	687b      	ldr	r3, [r7, #4]
 801ecea:	2200      	movs	r2, #0
 801ecec:	861a      	strh	r2, [r3, #48]	; 0x30
        pcb->nrtx = 0;
 801ecee:	687b      	ldr	r3, [r7, #4]
 801ecf0:	2200      	movs	r2, #0
 801ecf2:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
      }

      /* Call the user specified function to call when successfully
       * connected. */
      TCP_EVENT_CONNECTED(pcb, ERR_OK, err);
 801ecf6:	687b      	ldr	r3, [r7, #4]
 801ecf8:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 801ecfc:	2b00      	cmp	r3, #0
 801ecfe:	d00a      	beq.n	801ed16 <tcp_process+0x28e>
 801ed00:	687b      	ldr	r3, [r7, #4]
 801ed02:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 801ed06:	687a      	ldr	r2, [r7, #4]
 801ed08:	6910      	ldr	r0, [r2, #16]
 801ed0a:	2200      	movs	r2, #0
 801ed0c:	6879      	ldr	r1, [r7, #4]
 801ed0e:	4798      	blx	r3
 801ed10:	4603      	mov	r3, r0
 801ed12:	76bb      	strb	r3, [r7, #26]
 801ed14:	e001      	b.n	801ed1a <tcp_process+0x292>
 801ed16:	2300      	movs	r3, #0
 801ed18:	76bb      	strb	r3, [r7, #26]
      if (err == ERR_ABRT) {
 801ed1a:	f997 301a 	ldrsb.w	r3, [r7, #26]
 801ed1e:	f113 0f0d 	cmn.w	r3, #13
 801ed22:	d119      	bne.n	801ed58 <tcp_process+0x2d0>
        return ERR_ABRT;
 801ed24:	f06f 030c 	mvn.w	r3, #12
 801ed28:	e257      	b.n	801f1da <tcp_process+0x752>
 801ed2a:	bf00      	nop
 801ed2c:	200040f0 	.word	0x200040f0
 801ed30:	200040e8 	.word	0x200040e8
 801ed34:	200040e4 	.word	0x200040e4
 801ed38:	08026c50 	.word	0x08026c50
 801ed3c:	08026e08 	.word	0x08026e08
 801ed40:	08026c94 	.word	0x08026c94
 801ed44:	200040f1 	.word	0x200040f1
 801ed48:	20008aa4 	.word	0x20008aa4
 801ed4c:	200040d4 	.word	0x200040d4
 801ed50:	08026e28 	.word	0x08026e28
 801ed54:	08026e40 	.word	0x08026e40
      }
      tcp_ack_now(pcb);
 801ed58:	687b      	ldr	r3, [r7, #4]
 801ed5a:	7e9b      	ldrb	r3, [r3, #26]
 801ed5c:	f043 0302 	orr.w	r3, r3, #2
 801ed60:	b2da      	uxtb	r2, r3
 801ed62:	687b      	ldr	r3, [r7, #4]
 801ed64:	769a      	strb	r2, [r3, #26]
      if (pcb->nrtx < TCP_SYNMAXRTX) {
        pcb->rtime = 0;
        tcp_rexmit_rto(pcb);
      }
    }
    break;
 801ed66:	e22a      	b.n	801f1be <tcp_process+0x736>
    else if (flags & TCP_ACK) {
 801ed68:	4b9f      	ldr	r3, [pc, #636]	; (801efe8 <tcp_process+0x560>)
 801ed6a:	781b      	ldrb	r3, [r3, #0]
 801ed6c:	f003 0310 	and.w	r3, r3, #16
 801ed70:	2b00      	cmp	r3, #0
 801ed72:	f000 8224 	beq.w	801f1be <tcp_process+0x736>
      tcp_rst(ackno, seqno + tcplen, ip_current_dest_addr(),
 801ed76:	4b9d      	ldr	r3, [pc, #628]	; (801efec <tcp_process+0x564>)
 801ed78:	6818      	ldr	r0, [r3, #0]
 801ed7a:	4b9d      	ldr	r3, [pc, #628]	; (801eff0 <tcp_process+0x568>)
 801ed7c:	881b      	ldrh	r3, [r3, #0]
 801ed7e:	461a      	mov	r2, r3
 801ed80:	4b9c      	ldr	r3, [pc, #624]	; (801eff4 <tcp_process+0x56c>)
 801ed82:	681b      	ldr	r3, [r3, #0]
 801ed84:	18d1      	adds	r1, r2, r3
        ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 801ed86:	4b9c      	ldr	r3, [pc, #624]	; (801eff8 <tcp_process+0x570>)
 801ed88:	681b      	ldr	r3, [r3, #0]
      tcp_rst(ackno, seqno + tcplen, ip_current_dest_addr(),
 801ed8a:	885b      	ldrh	r3, [r3, #2]
 801ed8c:	b29b      	uxth	r3, r3
        ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 801ed8e:	4a9a      	ldr	r2, [pc, #616]	; (801eff8 <tcp_process+0x570>)
 801ed90:	6812      	ldr	r2, [r2, #0]
      tcp_rst(ackno, seqno + tcplen, ip_current_dest_addr(),
 801ed92:	8812      	ldrh	r2, [r2, #0]
 801ed94:	b292      	uxth	r2, r2
 801ed96:	9201      	str	r2, [sp, #4]
 801ed98:	9300      	str	r3, [sp, #0]
 801ed9a:	4b98      	ldr	r3, [pc, #608]	; (801effc <tcp_process+0x574>)
 801ed9c:	4a98      	ldr	r2, [pc, #608]	; (801f000 <tcp_process+0x578>)
 801ed9e:	f002 fca7 	bl	80216f0 <tcp_rst>
      if (pcb->nrtx < TCP_SYNMAXRTX) {
 801eda2:	687b      	ldr	r3, [r7, #4]
 801eda4:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 801eda8:	2b05      	cmp	r3, #5
 801edaa:	f200 8208 	bhi.w	801f1be <tcp_process+0x736>
        pcb->rtime = 0;
 801edae:	687b      	ldr	r3, [r7, #4]
 801edb0:	2200      	movs	r2, #0
 801edb2:	861a      	strh	r2, [r3, #48]	; 0x30
        tcp_rexmit_rto(pcb);
 801edb4:	6878      	ldr	r0, [r7, #4]
 801edb6:	f002 fd0f 	bl	80217d8 <tcp_rexmit_rto>
    break;
 801edba:	e200      	b.n	801f1be <tcp_process+0x736>
  case SYN_RCVD:
    if (flags & TCP_ACK) {
 801edbc:	4b8a      	ldr	r3, [pc, #552]	; (801efe8 <tcp_process+0x560>)
 801edbe:	781b      	ldrb	r3, [r3, #0]
 801edc0:	f003 0310 	and.w	r3, r3, #16
 801edc4:	2b00      	cmp	r3, #0
 801edc6:	f000 8091 	beq.w	801eeec <tcp_process+0x464>
      /* expected ACK number? */
      if (TCP_SEQ_BETWEEN(ackno, pcb->lastack+1, pcb->snd_nxt)) {
 801edca:	4b88      	ldr	r3, [pc, #544]	; (801efec <tcp_process+0x564>)
 801edcc:	681a      	ldr	r2, [r3, #0]
 801edce:	687b      	ldr	r3, [r7, #4]
 801edd0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 801edd2:	1ad3      	subs	r3, r2, r3
 801edd4:	3b01      	subs	r3, #1
 801edd6:	2b00      	cmp	r3, #0
 801edd8:	db71      	blt.n	801eebe <tcp_process+0x436>
 801edda:	4b84      	ldr	r3, [pc, #528]	; (801efec <tcp_process+0x564>)
 801eddc:	681a      	ldr	r2, [r3, #0]
 801edde:	687b      	ldr	r3, [r7, #4]
 801ede0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 801ede2:	1ad3      	subs	r3, r2, r3
 801ede4:	2b00      	cmp	r3, #0
 801ede6:	dc6a      	bgt.n	801eebe <tcp_process+0x436>
        pcb->state = ESTABLISHED;
 801ede8:	687b      	ldr	r3, [r7, #4]
 801edea:	2204      	movs	r2, #4
 801edec:	751a      	strb	r2, [r3, #20]
        LWIP_DEBUGF(TCP_DEBUG, ("TCP connection established %"U16_F" -> %"U16_F".\n", inseg.tcphdr->src, inseg.tcphdr->dest));
#if LWIP_CALLBACK_API || TCP_LISTEN_BACKLOG
#if LWIP_CALLBACK_API
        LWIP_ASSERT("pcb->listener->accept != NULL",
 801edee:	687b      	ldr	r3, [r7, #4]
 801edf0:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 801edf2:	2b00      	cmp	r3, #0
 801edf4:	d00b      	beq.n	801ee0e <tcp_process+0x386>
 801edf6:	687b      	ldr	r3, [r7, #4]
 801edf8:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 801edfa:	699b      	ldr	r3, [r3, #24]
 801edfc:	2b00      	cmp	r3, #0
 801edfe:	d106      	bne.n	801ee0e <tcp_process+0x386>
 801ee00:	4b80      	ldr	r3, [pc, #512]	; (801f004 <tcp_process+0x57c>)
 801ee02:	f240 3251 	movw	r2, #849	; 0x351
 801ee06:	4980      	ldr	r1, [pc, #512]	; (801f008 <tcp_process+0x580>)
 801ee08:	4880      	ldr	r0, [pc, #512]	; (801f00c <tcp_process+0x584>)
 801ee0a:	f005 fb95 	bl	8024538 <iprintf>
          (pcb->listener == NULL) || (pcb->listener->accept != NULL));
#endif
        if (pcb->listener == NULL) {
 801ee0e:	687b      	ldr	r3, [r7, #4]
 801ee10:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 801ee12:	2b00      	cmp	r3, #0
 801ee14:	d102      	bne.n	801ee1c <tcp_process+0x394>
          /* listen pcb might be closed by now */
          err = ERR_VAL;
 801ee16:	23fa      	movs	r3, #250	; 0xfa
 801ee18:	76bb      	strb	r3, [r7, #26]
 801ee1a:	e011      	b.n	801ee40 <tcp_process+0x3b8>
        } else
#endif /* LWIP_CALLBACK_API || TCP_LISTEN_BACKLOG */
        {
          tcp_backlog_accepted(pcb);
          /* Call the accept function. */
          TCP_EVENT_ACCEPT(pcb->listener, pcb, pcb->callback_arg, ERR_OK, err);
 801ee1c:	687b      	ldr	r3, [r7, #4]
 801ee1e:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 801ee20:	699b      	ldr	r3, [r3, #24]
 801ee22:	2b00      	cmp	r3, #0
 801ee24:	d00a      	beq.n	801ee3c <tcp_process+0x3b4>
 801ee26:	687b      	ldr	r3, [r7, #4]
 801ee28:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 801ee2a:	699b      	ldr	r3, [r3, #24]
 801ee2c:	687a      	ldr	r2, [r7, #4]
 801ee2e:	6910      	ldr	r0, [r2, #16]
 801ee30:	2200      	movs	r2, #0
 801ee32:	6879      	ldr	r1, [r7, #4]
 801ee34:	4798      	blx	r3
 801ee36:	4603      	mov	r3, r0
 801ee38:	76bb      	strb	r3, [r7, #26]
 801ee3a:	e001      	b.n	801ee40 <tcp_process+0x3b8>
 801ee3c:	23f0      	movs	r3, #240	; 0xf0
 801ee3e:	76bb      	strb	r3, [r7, #26]
        }
        if (err != ERR_OK) {
 801ee40:	f997 301a 	ldrsb.w	r3, [r7, #26]
 801ee44:	2b00      	cmp	r3, #0
 801ee46:	d00a      	beq.n	801ee5e <tcp_process+0x3d6>
          /* If the accept function returns with an error, we abort
           * the connection. */
          /* Already aborted? */
          if (err != ERR_ABRT) {
 801ee48:	f997 301a 	ldrsb.w	r3, [r7, #26]
 801ee4c:	f113 0f0d 	cmn.w	r3, #13
 801ee50:	d002      	beq.n	801ee58 <tcp_process+0x3d0>
            tcp_abort(pcb);
 801ee52:	6878      	ldr	r0, [r7, #4]
 801ee54:	f7fd ff56 	bl	801cd04 <tcp_abort>
          }
          return ERR_ABRT;
 801ee58:	f06f 030c 	mvn.w	r3, #12
 801ee5c:	e1bd      	b.n	801f1da <tcp_process+0x752>
        }
        /* If there was any data contained within this ACK,
         * we'd better pass it on to the application as well. */
        tcp_receive(pcb);
 801ee5e:	6878      	ldr	r0, [r7, #4]
 801ee60:	f000 fa42 	bl	801f2e8 <tcp_receive>

        /* Prevent ACK for SYN to generate a sent event */
        if (recv_acked != 0) {
 801ee64:	4b6a      	ldr	r3, [pc, #424]	; (801f010 <tcp_process+0x588>)
 801ee66:	881b      	ldrh	r3, [r3, #0]
 801ee68:	2b00      	cmp	r3, #0
 801ee6a:	d005      	beq.n	801ee78 <tcp_process+0x3f0>
          recv_acked--;
 801ee6c:	4b68      	ldr	r3, [pc, #416]	; (801f010 <tcp_process+0x588>)
 801ee6e:	881b      	ldrh	r3, [r3, #0]
 801ee70:	3b01      	subs	r3, #1
 801ee72:	b29a      	uxth	r2, r3
 801ee74:	4b66      	ldr	r3, [pc, #408]	; (801f010 <tcp_process+0x588>)
 801ee76:	801a      	strh	r2, [r3, #0]
        }

        pcb->cwnd = LWIP_TCP_CALC_INITIAL_CWND(pcb->mss);
 801ee78:	687b      	ldr	r3, [r7, #4]
 801ee7a:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 801ee7c:	005b      	lsls	r3, r3, #1
 801ee7e:	f241 121c 	movw	r2, #4380	; 0x111c
 801ee82:	429a      	cmp	r2, r3
 801ee84:	bf38      	it	cc
 801ee86:	461a      	movcc	r2, r3
 801ee88:	687b      	ldr	r3, [r7, #4]
 801ee8a:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 801ee8c:	009b      	lsls	r3, r3, #2
 801ee8e:	4293      	cmp	r3, r2
 801ee90:	bf28      	it	cs
 801ee92:	4613      	movcs	r3, r2
 801ee94:	b29a      	uxth	r2, r3
 801ee96:	687b      	ldr	r3, [r7, #4]
 801ee98:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
        LWIP_DEBUGF(TCP_CWND_DEBUG, ("tcp_process (SYN_RCVD): cwnd %"TCPWNDSIZE_F
                                     " ssthresh %"TCPWNDSIZE_F"\n",
                                     pcb->cwnd, pcb->ssthresh));

        if (recv_flags & TF_GOT_FIN) {
 801ee9c:	4b5d      	ldr	r3, [pc, #372]	; (801f014 <tcp_process+0x58c>)
 801ee9e:	781b      	ldrb	r3, [r3, #0]
 801eea0:	f003 0320 	and.w	r3, r3, #32
 801eea4:	2b00      	cmp	r3, #0
 801eea6:	d034      	beq.n	801ef12 <tcp_process+0x48a>
          tcp_ack_now(pcb);
 801eea8:	687b      	ldr	r3, [r7, #4]
 801eeaa:	7e9b      	ldrb	r3, [r3, #26]
 801eeac:	f043 0302 	orr.w	r3, r3, #2
 801eeb0:	b2da      	uxtb	r2, r3
 801eeb2:	687b      	ldr	r3, [r7, #4]
 801eeb4:	769a      	strb	r2, [r3, #26]
          pcb->state = CLOSE_WAIT;
 801eeb6:	687b      	ldr	r3, [r7, #4]
 801eeb8:	2207      	movs	r2, #7
 801eeba:	751a      	strb	r2, [r3, #20]
        if (recv_flags & TF_GOT_FIN) {
 801eebc:	e029      	b.n	801ef12 <tcp_process+0x48a>
        }
      } else {
        /* incorrect ACK number, send RST */
        tcp_rst(ackno, seqno + tcplen, ip_current_dest_addr(),
 801eebe:	4b4b      	ldr	r3, [pc, #300]	; (801efec <tcp_process+0x564>)
 801eec0:	6818      	ldr	r0, [r3, #0]
 801eec2:	4b4b      	ldr	r3, [pc, #300]	; (801eff0 <tcp_process+0x568>)
 801eec4:	881b      	ldrh	r3, [r3, #0]
 801eec6:	461a      	mov	r2, r3
 801eec8:	4b4a      	ldr	r3, [pc, #296]	; (801eff4 <tcp_process+0x56c>)
 801eeca:	681b      	ldr	r3, [r3, #0]
 801eecc:	18d1      	adds	r1, r2, r3
          ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 801eece:	4b4a      	ldr	r3, [pc, #296]	; (801eff8 <tcp_process+0x570>)
 801eed0:	681b      	ldr	r3, [r3, #0]
        tcp_rst(ackno, seqno + tcplen, ip_current_dest_addr(),
 801eed2:	885b      	ldrh	r3, [r3, #2]
 801eed4:	b29b      	uxth	r3, r3
          ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 801eed6:	4a48      	ldr	r2, [pc, #288]	; (801eff8 <tcp_process+0x570>)
 801eed8:	6812      	ldr	r2, [r2, #0]
        tcp_rst(ackno, seqno + tcplen, ip_current_dest_addr(),
 801eeda:	8812      	ldrh	r2, [r2, #0]
 801eedc:	b292      	uxth	r2, r2
 801eede:	9201      	str	r2, [sp, #4]
 801eee0:	9300      	str	r3, [sp, #0]
 801eee2:	4b46      	ldr	r3, [pc, #280]	; (801effc <tcp_process+0x574>)
 801eee4:	4a46      	ldr	r2, [pc, #280]	; (801f000 <tcp_process+0x578>)
 801eee6:	f002 fc03 	bl	80216f0 <tcp_rst>
      }
    } else if ((flags & TCP_SYN) && (seqno == pcb->rcv_nxt - 1)) {
      /* Looks like another copy of the SYN - retransmit our SYN-ACK */
      tcp_rexmit(pcb);
    }
    break;
 801eeea:	e16a      	b.n	801f1c2 <tcp_process+0x73a>
    } else if ((flags & TCP_SYN) && (seqno == pcb->rcv_nxt - 1)) {
 801eeec:	4b3e      	ldr	r3, [pc, #248]	; (801efe8 <tcp_process+0x560>)
 801eeee:	781b      	ldrb	r3, [r3, #0]
 801eef0:	f003 0302 	and.w	r3, r3, #2
 801eef4:	2b00      	cmp	r3, #0
 801eef6:	f000 8164 	beq.w	801f1c2 <tcp_process+0x73a>
 801eefa:	687b      	ldr	r3, [r7, #4]
 801eefc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 801eefe:	1e5a      	subs	r2, r3, #1
 801ef00:	4b3c      	ldr	r3, [pc, #240]	; (801eff4 <tcp_process+0x56c>)
 801ef02:	681b      	ldr	r3, [r3, #0]
 801ef04:	429a      	cmp	r2, r3
 801ef06:	f040 815c 	bne.w	801f1c2 <tcp_process+0x73a>
      tcp_rexmit(pcb);
 801ef0a:	6878      	ldr	r0, [r7, #4]
 801ef0c:	f002 fc9a 	bl	8021844 <tcp_rexmit>
    break;
 801ef10:	e157      	b.n	801f1c2 <tcp_process+0x73a>
 801ef12:	e156      	b.n	801f1c2 <tcp_process+0x73a>
  case CLOSE_WAIT:
    /* FALLTHROUGH */
  case ESTABLISHED:
    tcp_receive(pcb);
 801ef14:	6878      	ldr	r0, [r7, #4]
 801ef16:	f000 f9e7 	bl	801f2e8 <tcp_receive>
    if (recv_flags & TF_GOT_FIN) { /* passive close */
 801ef1a:	4b3e      	ldr	r3, [pc, #248]	; (801f014 <tcp_process+0x58c>)
 801ef1c:	781b      	ldrb	r3, [r3, #0]
 801ef1e:	f003 0320 	and.w	r3, r3, #32
 801ef22:	2b00      	cmp	r3, #0
 801ef24:	f000 814f 	beq.w	801f1c6 <tcp_process+0x73e>
      tcp_ack_now(pcb);
 801ef28:	687b      	ldr	r3, [r7, #4]
 801ef2a:	7e9b      	ldrb	r3, [r3, #26]
 801ef2c:	f043 0302 	orr.w	r3, r3, #2
 801ef30:	b2da      	uxtb	r2, r3
 801ef32:	687b      	ldr	r3, [r7, #4]
 801ef34:	769a      	strb	r2, [r3, #26]
      pcb->state = CLOSE_WAIT;
 801ef36:	687b      	ldr	r3, [r7, #4]
 801ef38:	2207      	movs	r2, #7
 801ef3a:	751a      	strb	r2, [r3, #20]
    }
    break;
 801ef3c:	e143      	b.n	801f1c6 <tcp_process+0x73e>
  case FIN_WAIT_1:
    tcp_receive(pcb);
 801ef3e:	6878      	ldr	r0, [r7, #4]
 801ef40:	f000 f9d2 	bl	801f2e8 <tcp_receive>
    if (recv_flags & TF_GOT_FIN) {
 801ef44:	4b33      	ldr	r3, [pc, #204]	; (801f014 <tcp_process+0x58c>)
 801ef46:	781b      	ldrb	r3, [r3, #0]
 801ef48:	f003 0320 	and.w	r3, r3, #32
 801ef4c:	2b00      	cmp	r3, #0
 801ef4e:	d074      	beq.n	801f03a <tcp_process+0x5b2>
      if ((flags & TCP_ACK) && (ackno == pcb->snd_nxt) &&
 801ef50:	4b25      	ldr	r3, [pc, #148]	; (801efe8 <tcp_process+0x560>)
 801ef52:	781b      	ldrb	r3, [r3, #0]
 801ef54:	f003 0310 	and.w	r3, r3, #16
 801ef58:	2b00      	cmp	r3, #0
 801ef5a:	d063      	beq.n	801f024 <tcp_process+0x59c>
 801ef5c:	687b      	ldr	r3, [r7, #4]
 801ef5e:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 801ef60:	4b22      	ldr	r3, [pc, #136]	; (801efec <tcp_process+0x564>)
 801ef62:	681b      	ldr	r3, [r3, #0]
 801ef64:	429a      	cmp	r2, r3
 801ef66:	d15d      	bne.n	801f024 <tcp_process+0x59c>
          pcb->unsent == NULL) {
 801ef68:	687b      	ldr	r3, [r7, #4]
 801ef6a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
      if ((flags & TCP_ACK) && (ackno == pcb->snd_nxt) &&
 801ef6c:	2b00      	cmp	r3, #0
 801ef6e:	d159      	bne.n	801f024 <tcp_process+0x59c>
        LWIP_DEBUGF(TCP_DEBUG,
          ("TCP connection closed: FIN_WAIT_1 %"U16_F" -> %"U16_F".\n", inseg.tcphdr->src, inseg.tcphdr->dest));
        tcp_ack_now(pcb);
 801ef70:	687b      	ldr	r3, [r7, #4]
 801ef72:	7e9b      	ldrb	r3, [r3, #26]
 801ef74:	f043 0302 	orr.w	r3, r3, #2
 801ef78:	b2da      	uxtb	r2, r3
 801ef7a:	687b      	ldr	r3, [r7, #4]
 801ef7c:	769a      	strb	r2, [r3, #26]
        tcp_pcb_purge(pcb);
 801ef7e:	6878      	ldr	r0, [r7, #4]
 801ef80:	f7fe feea 	bl	801dd58 <tcp_pcb_purge>
        TCP_RMV_ACTIVE(pcb);
 801ef84:	4b24      	ldr	r3, [pc, #144]	; (801f018 <tcp_process+0x590>)
 801ef86:	681a      	ldr	r2, [r3, #0]
 801ef88:	687b      	ldr	r3, [r7, #4]
 801ef8a:	429a      	cmp	r2, r3
 801ef8c:	d105      	bne.n	801ef9a <tcp_process+0x512>
 801ef8e:	4b22      	ldr	r3, [pc, #136]	; (801f018 <tcp_process+0x590>)
 801ef90:	681b      	ldr	r3, [r3, #0]
 801ef92:	68db      	ldr	r3, [r3, #12]
 801ef94:	4a20      	ldr	r2, [pc, #128]	; (801f018 <tcp_process+0x590>)
 801ef96:	6013      	str	r3, [r2, #0]
 801ef98:	e013      	b.n	801efc2 <tcp_process+0x53a>
 801ef9a:	4b1f      	ldr	r3, [pc, #124]	; (801f018 <tcp_process+0x590>)
 801ef9c:	681b      	ldr	r3, [r3, #0]
 801ef9e:	617b      	str	r3, [r7, #20]
 801efa0:	e00c      	b.n	801efbc <tcp_process+0x534>
 801efa2:	697b      	ldr	r3, [r7, #20]
 801efa4:	68da      	ldr	r2, [r3, #12]
 801efa6:	687b      	ldr	r3, [r7, #4]
 801efa8:	429a      	cmp	r2, r3
 801efaa:	d104      	bne.n	801efb6 <tcp_process+0x52e>
 801efac:	687b      	ldr	r3, [r7, #4]
 801efae:	68da      	ldr	r2, [r3, #12]
 801efb0:	697b      	ldr	r3, [r7, #20]
 801efb2:	60da      	str	r2, [r3, #12]
 801efb4:	e005      	b.n	801efc2 <tcp_process+0x53a>
 801efb6:	697b      	ldr	r3, [r7, #20]
 801efb8:	68db      	ldr	r3, [r3, #12]
 801efba:	617b      	str	r3, [r7, #20]
 801efbc:	697b      	ldr	r3, [r7, #20]
 801efbe:	2b00      	cmp	r3, #0
 801efc0:	d1ef      	bne.n	801efa2 <tcp_process+0x51a>
 801efc2:	687b      	ldr	r3, [r7, #4]
 801efc4:	2200      	movs	r2, #0
 801efc6:	60da      	str	r2, [r3, #12]
 801efc8:	4b14      	ldr	r3, [pc, #80]	; (801f01c <tcp_process+0x594>)
 801efca:	2201      	movs	r2, #1
 801efcc:	701a      	strb	r2, [r3, #0]
        pcb->state = TIME_WAIT;
 801efce:	687b      	ldr	r3, [r7, #4]
 801efd0:	220a      	movs	r2, #10
 801efd2:	751a      	strb	r2, [r3, #20]
        TCP_REG(&tcp_tw_pcbs, pcb);
 801efd4:	4b12      	ldr	r3, [pc, #72]	; (801f020 <tcp_process+0x598>)
 801efd6:	681a      	ldr	r2, [r3, #0]
 801efd8:	687b      	ldr	r3, [r7, #4]
 801efda:	60da      	str	r2, [r3, #12]
 801efdc:	4a10      	ldr	r2, [pc, #64]	; (801f020 <tcp_process+0x598>)
 801efde:	687b      	ldr	r3, [r7, #4]
 801efe0:	6013      	str	r3, [r2, #0]
 801efe2:	f002 fdd3 	bl	8021b8c <tcp_timer_needed>
      }
    } else if ((flags & TCP_ACK) && (ackno == pcb->snd_nxt) &&
               pcb->unsent == NULL) {
      pcb->state = FIN_WAIT_2;
    }
    break;
 801efe6:	e0f0      	b.n	801f1ca <tcp_process+0x742>
 801efe8:	200040f0 	.word	0x200040f0
 801efec:	200040e8 	.word	0x200040e8
 801eff0:	200040ee 	.word	0x200040ee
 801eff4:	200040e4 	.word	0x200040e4
 801eff8:	200040d4 	.word	0x200040d4
 801effc:	20004488 	.word	0x20004488
 801f000:	2000448c 	.word	0x2000448c
 801f004:	08026c50 	.word	0x08026c50
 801f008:	08026e54 	.word	0x08026e54
 801f00c:	08026c94 	.word	0x08026c94
 801f010:	200040ec 	.word	0x200040ec
 801f014:	200040f1 	.word	0x200040f1
 801f018:	20008aa0 	.word	0x20008aa0
 801f01c:	20008a9c 	.word	0x20008a9c
 801f020:	20008ab0 	.word	0x20008ab0
        tcp_ack_now(pcb);
 801f024:	687b      	ldr	r3, [r7, #4]
 801f026:	7e9b      	ldrb	r3, [r3, #26]
 801f028:	f043 0302 	orr.w	r3, r3, #2
 801f02c:	b2da      	uxtb	r2, r3
 801f02e:	687b      	ldr	r3, [r7, #4]
 801f030:	769a      	strb	r2, [r3, #26]
        pcb->state = CLOSING;
 801f032:	687b      	ldr	r3, [r7, #4]
 801f034:	2208      	movs	r2, #8
 801f036:	751a      	strb	r2, [r3, #20]
    break;
 801f038:	e0c7      	b.n	801f1ca <tcp_process+0x742>
    } else if ((flags & TCP_ACK) && (ackno == pcb->snd_nxt) &&
 801f03a:	4b6a      	ldr	r3, [pc, #424]	; (801f1e4 <tcp_process+0x75c>)
 801f03c:	781b      	ldrb	r3, [r3, #0]
 801f03e:	f003 0310 	and.w	r3, r3, #16
 801f042:	2b00      	cmp	r3, #0
 801f044:	f000 80c1 	beq.w	801f1ca <tcp_process+0x742>
 801f048:	687b      	ldr	r3, [r7, #4]
 801f04a:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 801f04c:	4b66      	ldr	r3, [pc, #408]	; (801f1e8 <tcp_process+0x760>)
 801f04e:	681b      	ldr	r3, [r3, #0]
 801f050:	429a      	cmp	r2, r3
 801f052:	f040 80ba 	bne.w	801f1ca <tcp_process+0x742>
               pcb->unsent == NULL) {
 801f056:	687b      	ldr	r3, [r7, #4]
 801f058:	6e9b      	ldr	r3, [r3, #104]	; 0x68
    } else if ((flags & TCP_ACK) && (ackno == pcb->snd_nxt) &&
 801f05a:	2b00      	cmp	r3, #0
 801f05c:	f040 80b5 	bne.w	801f1ca <tcp_process+0x742>
      pcb->state = FIN_WAIT_2;
 801f060:	687b      	ldr	r3, [r7, #4]
 801f062:	2206      	movs	r2, #6
 801f064:	751a      	strb	r2, [r3, #20]
    break;
 801f066:	e0b0      	b.n	801f1ca <tcp_process+0x742>
  case FIN_WAIT_2:
    tcp_receive(pcb);
 801f068:	6878      	ldr	r0, [r7, #4]
 801f06a:	f000 f93d 	bl	801f2e8 <tcp_receive>
    if (recv_flags & TF_GOT_FIN) {
 801f06e:	4b5f      	ldr	r3, [pc, #380]	; (801f1ec <tcp_process+0x764>)
 801f070:	781b      	ldrb	r3, [r3, #0]
 801f072:	f003 0320 	and.w	r3, r3, #32
 801f076:	2b00      	cmp	r3, #0
 801f078:	f000 80a9 	beq.w	801f1ce <tcp_process+0x746>
      LWIP_DEBUGF(TCP_DEBUG, ("TCP connection closed: FIN_WAIT_2 %"U16_F" -> %"U16_F".\n", inseg.tcphdr->src, inseg.tcphdr->dest));
      tcp_ack_now(pcb);
 801f07c:	687b      	ldr	r3, [r7, #4]
 801f07e:	7e9b      	ldrb	r3, [r3, #26]
 801f080:	f043 0302 	orr.w	r3, r3, #2
 801f084:	b2da      	uxtb	r2, r3
 801f086:	687b      	ldr	r3, [r7, #4]
 801f088:	769a      	strb	r2, [r3, #26]
      tcp_pcb_purge(pcb);
 801f08a:	6878      	ldr	r0, [r7, #4]
 801f08c:	f7fe fe64 	bl	801dd58 <tcp_pcb_purge>
      TCP_RMV_ACTIVE(pcb);
 801f090:	4b57      	ldr	r3, [pc, #348]	; (801f1f0 <tcp_process+0x768>)
 801f092:	681a      	ldr	r2, [r3, #0]
 801f094:	687b      	ldr	r3, [r7, #4]
 801f096:	429a      	cmp	r2, r3
 801f098:	d105      	bne.n	801f0a6 <tcp_process+0x61e>
 801f09a:	4b55      	ldr	r3, [pc, #340]	; (801f1f0 <tcp_process+0x768>)
 801f09c:	681b      	ldr	r3, [r3, #0]
 801f09e:	68db      	ldr	r3, [r3, #12]
 801f0a0:	4a53      	ldr	r2, [pc, #332]	; (801f1f0 <tcp_process+0x768>)
 801f0a2:	6013      	str	r3, [r2, #0]
 801f0a4:	e013      	b.n	801f0ce <tcp_process+0x646>
 801f0a6:	4b52      	ldr	r3, [pc, #328]	; (801f1f0 <tcp_process+0x768>)
 801f0a8:	681b      	ldr	r3, [r3, #0]
 801f0aa:	613b      	str	r3, [r7, #16]
 801f0ac:	e00c      	b.n	801f0c8 <tcp_process+0x640>
 801f0ae:	693b      	ldr	r3, [r7, #16]
 801f0b0:	68da      	ldr	r2, [r3, #12]
 801f0b2:	687b      	ldr	r3, [r7, #4]
 801f0b4:	429a      	cmp	r2, r3
 801f0b6:	d104      	bne.n	801f0c2 <tcp_process+0x63a>
 801f0b8:	687b      	ldr	r3, [r7, #4]
 801f0ba:	68da      	ldr	r2, [r3, #12]
 801f0bc:	693b      	ldr	r3, [r7, #16]
 801f0be:	60da      	str	r2, [r3, #12]
 801f0c0:	e005      	b.n	801f0ce <tcp_process+0x646>
 801f0c2:	693b      	ldr	r3, [r7, #16]
 801f0c4:	68db      	ldr	r3, [r3, #12]
 801f0c6:	613b      	str	r3, [r7, #16]
 801f0c8:	693b      	ldr	r3, [r7, #16]
 801f0ca:	2b00      	cmp	r3, #0
 801f0cc:	d1ef      	bne.n	801f0ae <tcp_process+0x626>
 801f0ce:	687b      	ldr	r3, [r7, #4]
 801f0d0:	2200      	movs	r2, #0
 801f0d2:	60da      	str	r2, [r3, #12]
 801f0d4:	4b47      	ldr	r3, [pc, #284]	; (801f1f4 <tcp_process+0x76c>)
 801f0d6:	2201      	movs	r2, #1
 801f0d8:	701a      	strb	r2, [r3, #0]
      pcb->state = TIME_WAIT;
 801f0da:	687b      	ldr	r3, [r7, #4]
 801f0dc:	220a      	movs	r2, #10
 801f0de:	751a      	strb	r2, [r3, #20]
      TCP_REG(&tcp_tw_pcbs, pcb);
 801f0e0:	4b45      	ldr	r3, [pc, #276]	; (801f1f8 <tcp_process+0x770>)
 801f0e2:	681a      	ldr	r2, [r3, #0]
 801f0e4:	687b      	ldr	r3, [r7, #4]
 801f0e6:	60da      	str	r2, [r3, #12]
 801f0e8:	4a43      	ldr	r2, [pc, #268]	; (801f1f8 <tcp_process+0x770>)
 801f0ea:	687b      	ldr	r3, [r7, #4]
 801f0ec:	6013      	str	r3, [r2, #0]
 801f0ee:	f002 fd4d 	bl	8021b8c <tcp_timer_needed>
    }
    break;
 801f0f2:	e06c      	b.n	801f1ce <tcp_process+0x746>
  case CLOSING:
    tcp_receive(pcb);
 801f0f4:	6878      	ldr	r0, [r7, #4]
 801f0f6:	f000 f8f7 	bl	801f2e8 <tcp_receive>
    if ((flags & TCP_ACK) && ackno == pcb->snd_nxt && pcb->unsent == NULL) {
 801f0fa:	4b3a      	ldr	r3, [pc, #232]	; (801f1e4 <tcp_process+0x75c>)
 801f0fc:	781b      	ldrb	r3, [r3, #0]
 801f0fe:	f003 0310 	and.w	r3, r3, #16
 801f102:	2b00      	cmp	r3, #0
 801f104:	d065      	beq.n	801f1d2 <tcp_process+0x74a>
 801f106:	687b      	ldr	r3, [r7, #4]
 801f108:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 801f10a:	4b37      	ldr	r3, [pc, #220]	; (801f1e8 <tcp_process+0x760>)
 801f10c:	681b      	ldr	r3, [r3, #0]
 801f10e:	429a      	cmp	r2, r3
 801f110:	d15f      	bne.n	801f1d2 <tcp_process+0x74a>
 801f112:	687b      	ldr	r3, [r7, #4]
 801f114:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 801f116:	2b00      	cmp	r3, #0
 801f118:	d15b      	bne.n	801f1d2 <tcp_process+0x74a>
      LWIP_DEBUGF(TCP_DEBUG, ("TCP connection closed: CLOSING %"U16_F" -> %"U16_F".\n", inseg.tcphdr->src, inseg.tcphdr->dest));
      tcp_pcb_purge(pcb);
 801f11a:	6878      	ldr	r0, [r7, #4]
 801f11c:	f7fe fe1c 	bl	801dd58 <tcp_pcb_purge>
      TCP_RMV_ACTIVE(pcb);
 801f120:	4b33      	ldr	r3, [pc, #204]	; (801f1f0 <tcp_process+0x768>)
 801f122:	681a      	ldr	r2, [r3, #0]
 801f124:	687b      	ldr	r3, [r7, #4]
 801f126:	429a      	cmp	r2, r3
 801f128:	d105      	bne.n	801f136 <tcp_process+0x6ae>
 801f12a:	4b31      	ldr	r3, [pc, #196]	; (801f1f0 <tcp_process+0x768>)
 801f12c:	681b      	ldr	r3, [r3, #0]
 801f12e:	68db      	ldr	r3, [r3, #12]
 801f130:	4a2f      	ldr	r2, [pc, #188]	; (801f1f0 <tcp_process+0x768>)
 801f132:	6013      	str	r3, [r2, #0]
 801f134:	e013      	b.n	801f15e <tcp_process+0x6d6>
 801f136:	4b2e      	ldr	r3, [pc, #184]	; (801f1f0 <tcp_process+0x768>)
 801f138:	681b      	ldr	r3, [r3, #0]
 801f13a:	60fb      	str	r3, [r7, #12]
 801f13c:	e00c      	b.n	801f158 <tcp_process+0x6d0>
 801f13e:	68fb      	ldr	r3, [r7, #12]
 801f140:	68da      	ldr	r2, [r3, #12]
 801f142:	687b      	ldr	r3, [r7, #4]
 801f144:	429a      	cmp	r2, r3
 801f146:	d104      	bne.n	801f152 <tcp_process+0x6ca>
 801f148:	687b      	ldr	r3, [r7, #4]
 801f14a:	68da      	ldr	r2, [r3, #12]
 801f14c:	68fb      	ldr	r3, [r7, #12]
 801f14e:	60da      	str	r2, [r3, #12]
 801f150:	e005      	b.n	801f15e <tcp_process+0x6d6>
 801f152:	68fb      	ldr	r3, [r7, #12]
 801f154:	68db      	ldr	r3, [r3, #12]
 801f156:	60fb      	str	r3, [r7, #12]
 801f158:	68fb      	ldr	r3, [r7, #12]
 801f15a:	2b00      	cmp	r3, #0
 801f15c:	d1ef      	bne.n	801f13e <tcp_process+0x6b6>
 801f15e:	687b      	ldr	r3, [r7, #4]
 801f160:	2200      	movs	r2, #0
 801f162:	60da      	str	r2, [r3, #12]
 801f164:	4b23      	ldr	r3, [pc, #140]	; (801f1f4 <tcp_process+0x76c>)
 801f166:	2201      	movs	r2, #1
 801f168:	701a      	strb	r2, [r3, #0]
      pcb->state = TIME_WAIT;
 801f16a:	687b      	ldr	r3, [r7, #4]
 801f16c:	220a      	movs	r2, #10
 801f16e:	751a      	strb	r2, [r3, #20]
      TCP_REG(&tcp_tw_pcbs, pcb);
 801f170:	4b21      	ldr	r3, [pc, #132]	; (801f1f8 <tcp_process+0x770>)
 801f172:	681a      	ldr	r2, [r3, #0]
 801f174:	687b      	ldr	r3, [r7, #4]
 801f176:	60da      	str	r2, [r3, #12]
 801f178:	4a1f      	ldr	r2, [pc, #124]	; (801f1f8 <tcp_process+0x770>)
 801f17a:	687b      	ldr	r3, [r7, #4]
 801f17c:	6013      	str	r3, [r2, #0]
 801f17e:	f002 fd05 	bl	8021b8c <tcp_timer_needed>
    }
    break;
 801f182:	e026      	b.n	801f1d2 <tcp_process+0x74a>
  case LAST_ACK:
    tcp_receive(pcb);
 801f184:	6878      	ldr	r0, [r7, #4]
 801f186:	f000 f8af 	bl	801f2e8 <tcp_receive>
    if ((flags & TCP_ACK) && ackno == pcb->snd_nxt && pcb->unsent == NULL) {
 801f18a:	4b16      	ldr	r3, [pc, #88]	; (801f1e4 <tcp_process+0x75c>)
 801f18c:	781b      	ldrb	r3, [r3, #0]
 801f18e:	f003 0310 	and.w	r3, r3, #16
 801f192:	2b00      	cmp	r3, #0
 801f194:	d01f      	beq.n	801f1d6 <tcp_process+0x74e>
 801f196:	687b      	ldr	r3, [r7, #4]
 801f198:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 801f19a:	4b13      	ldr	r3, [pc, #76]	; (801f1e8 <tcp_process+0x760>)
 801f19c:	681b      	ldr	r3, [r3, #0]
 801f19e:	429a      	cmp	r2, r3
 801f1a0:	d119      	bne.n	801f1d6 <tcp_process+0x74e>
 801f1a2:	687b      	ldr	r3, [r7, #4]
 801f1a4:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 801f1a6:	2b00      	cmp	r3, #0
 801f1a8:	d115      	bne.n	801f1d6 <tcp_process+0x74e>
      LWIP_DEBUGF(TCP_DEBUG, ("TCP connection closed: LAST_ACK %"U16_F" -> %"U16_F".\n", inseg.tcphdr->src, inseg.tcphdr->dest));
      /* bugfix #21699: don't set pcb->state to CLOSED here or we risk leaking segments */
      recv_flags |= TF_CLOSED;
 801f1aa:	4b10      	ldr	r3, [pc, #64]	; (801f1ec <tcp_process+0x764>)
 801f1ac:	781b      	ldrb	r3, [r3, #0]
 801f1ae:	f043 0310 	orr.w	r3, r3, #16
 801f1b2:	b2da      	uxtb	r2, r3
 801f1b4:	4b0d      	ldr	r3, [pc, #52]	; (801f1ec <tcp_process+0x764>)
 801f1b6:	701a      	strb	r2, [r3, #0]
    }
    break;
 801f1b8:	e00d      	b.n	801f1d6 <tcp_process+0x74e>
  default:
    break;
 801f1ba:	bf00      	nop
 801f1bc:	e00c      	b.n	801f1d8 <tcp_process+0x750>
    break;
 801f1be:	bf00      	nop
 801f1c0:	e00a      	b.n	801f1d8 <tcp_process+0x750>
    break;
 801f1c2:	bf00      	nop
 801f1c4:	e008      	b.n	801f1d8 <tcp_process+0x750>
    break;
 801f1c6:	bf00      	nop
 801f1c8:	e006      	b.n	801f1d8 <tcp_process+0x750>
    break;
 801f1ca:	bf00      	nop
 801f1cc:	e004      	b.n	801f1d8 <tcp_process+0x750>
    break;
 801f1ce:	bf00      	nop
 801f1d0:	e002      	b.n	801f1d8 <tcp_process+0x750>
    break;
 801f1d2:	bf00      	nop
 801f1d4:	e000      	b.n	801f1d8 <tcp_process+0x750>
    break;
 801f1d6:	bf00      	nop
  }
  return ERR_OK;
 801f1d8:	2300      	movs	r3, #0
}
 801f1da:	4618      	mov	r0, r3
 801f1dc:	3720      	adds	r7, #32
 801f1de:	46bd      	mov	sp, r7
 801f1e0:	bd80      	pop	{r7, pc}
 801f1e2:	bf00      	nop
 801f1e4:	200040f0 	.word	0x200040f0
 801f1e8:	200040e8 	.word	0x200040e8
 801f1ec:	200040f1 	.word	0x200040f1
 801f1f0:	20008aa0 	.word	0x20008aa0
 801f1f4:	20008a9c 	.word	0x20008a9c
 801f1f8:	20008ab0 	.word	0x20008ab0

0801f1fc <tcp_oos_insert_segment>:
 *
 * Called from tcp_receive()
 */
static void
tcp_oos_insert_segment(struct tcp_seg *cseg, struct tcp_seg *next)
{
 801f1fc:	b5b0      	push	{r4, r5, r7, lr}
 801f1fe:	b084      	sub	sp, #16
 801f200:	af00      	add	r7, sp, #0
 801f202:	6078      	str	r0, [r7, #4]
 801f204:	6039      	str	r1, [r7, #0]
  struct tcp_seg *old_seg;

  if (TCPH_FLAGS(cseg->tcphdr) & TCP_FIN) {
 801f206:	687b      	ldr	r3, [r7, #4]
 801f208:	68db      	ldr	r3, [r3, #12]
 801f20a:	899b      	ldrh	r3, [r3, #12]
 801f20c:	b29b      	uxth	r3, r3
 801f20e:	4618      	mov	r0, r3
 801f210:	f7f9 fba2 	bl	8018958 <lwip_htons>
 801f214:	4603      	mov	r3, r0
 801f216:	f003 0301 	and.w	r3, r3, #1
 801f21a:	2b00      	cmp	r3, #0
 801f21c:	d026      	beq.n	801f26c <tcp_oos_insert_segment+0x70>
    /* received segment overlaps all following segments */
    tcp_segs_free(next);
 801f21e:	6838      	ldr	r0, [r7, #0]
 801f220:	f7fe fb31 	bl	801d886 <tcp_segs_free>
    next = NULL;
 801f224:	2300      	movs	r3, #0
 801f226:	603b      	str	r3, [r7, #0]
 801f228:	e054      	b.n	801f2d4 <tcp_oos_insert_segment+0xd8>
       oos queue may have segments with FIN flag */
    while (next &&
           TCP_SEQ_GEQ((seqno + cseg->len),
                      (next->tcphdr->seqno + next->len))) {
      /* cseg with FIN already processed */
      if (TCPH_FLAGS(next->tcphdr) & TCP_FIN) {
 801f22a:	683b      	ldr	r3, [r7, #0]
 801f22c:	68db      	ldr	r3, [r3, #12]
 801f22e:	899b      	ldrh	r3, [r3, #12]
 801f230:	b29b      	uxth	r3, r3
 801f232:	4618      	mov	r0, r3
 801f234:	f7f9 fb90 	bl	8018958 <lwip_htons>
 801f238:	4603      	mov	r3, r0
 801f23a:	f003 0301 	and.w	r3, r3, #1
 801f23e:	2b00      	cmp	r3, #0
 801f240:	d00c      	beq.n	801f25c <tcp_oos_insert_segment+0x60>
        TCPH_SET_FLAG(cseg->tcphdr, TCP_FIN);
 801f242:	687b      	ldr	r3, [r7, #4]
 801f244:	68dc      	ldr	r4, [r3, #12]
 801f246:	687b      	ldr	r3, [r7, #4]
 801f248:	68db      	ldr	r3, [r3, #12]
 801f24a:	899b      	ldrh	r3, [r3, #12]
 801f24c:	b29d      	uxth	r5, r3
 801f24e:	2001      	movs	r0, #1
 801f250:	f7f9 fb82 	bl	8018958 <lwip_htons>
 801f254:	4603      	mov	r3, r0
 801f256:	432b      	orrs	r3, r5
 801f258:	b29b      	uxth	r3, r3
 801f25a:	81a3      	strh	r3, [r4, #12]
      }
      old_seg = next;
 801f25c:	683b      	ldr	r3, [r7, #0]
 801f25e:	60fb      	str	r3, [r7, #12]
      next = next->next;
 801f260:	683b      	ldr	r3, [r7, #0]
 801f262:	681b      	ldr	r3, [r3, #0]
 801f264:	603b      	str	r3, [r7, #0]
      tcp_seg_free(old_seg);
 801f266:	68f8      	ldr	r0, [r7, #12]
 801f268:	f7fe fb21 	bl	801d8ae <tcp_seg_free>
    while (next &&
 801f26c:	683b      	ldr	r3, [r7, #0]
 801f26e:	2b00      	cmp	r3, #0
 801f270:	d00e      	beq.n	801f290 <tcp_oos_insert_segment+0x94>
           TCP_SEQ_GEQ((seqno + cseg->len),
 801f272:	687b      	ldr	r3, [r7, #4]
 801f274:	891b      	ldrh	r3, [r3, #8]
 801f276:	461a      	mov	r2, r3
 801f278:	4b1a      	ldr	r3, [pc, #104]	; (801f2e4 <tcp_oos_insert_segment+0xe8>)
 801f27a:	681b      	ldr	r3, [r3, #0]
 801f27c:	441a      	add	r2, r3
 801f27e:	683b      	ldr	r3, [r7, #0]
 801f280:	68db      	ldr	r3, [r3, #12]
 801f282:	685b      	ldr	r3, [r3, #4]
 801f284:	6839      	ldr	r1, [r7, #0]
 801f286:	8909      	ldrh	r1, [r1, #8]
 801f288:	440b      	add	r3, r1
 801f28a:	1ad3      	subs	r3, r2, r3
    while (next &&
 801f28c:	2b00      	cmp	r3, #0
 801f28e:	dacc      	bge.n	801f22a <tcp_oos_insert_segment+0x2e>
    }
    if (next &&
 801f290:	683b      	ldr	r3, [r7, #0]
 801f292:	2b00      	cmp	r3, #0
 801f294:	d01e      	beq.n	801f2d4 <tcp_oos_insert_segment+0xd8>
        TCP_SEQ_GT(seqno + cseg->len, next->tcphdr->seqno)) {
 801f296:	687b      	ldr	r3, [r7, #4]
 801f298:	891b      	ldrh	r3, [r3, #8]
 801f29a:	461a      	mov	r2, r3
 801f29c:	4b11      	ldr	r3, [pc, #68]	; (801f2e4 <tcp_oos_insert_segment+0xe8>)
 801f29e:	681b      	ldr	r3, [r3, #0]
 801f2a0:	441a      	add	r2, r3
 801f2a2:	683b      	ldr	r3, [r7, #0]
 801f2a4:	68db      	ldr	r3, [r3, #12]
 801f2a6:	685b      	ldr	r3, [r3, #4]
 801f2a8:	1ad3      	subs	r3, r2, r3
    if (next &&
 801f2aa:	2b00      	cmp	r3, #0
 801f2ac:	dd12      	ble.n	801f2d4 <tcp_oos_insert_segment+0xd8>
      /* We need to trim the incoming segment. */
      cseg->len = (u16_t)(next->tcphdr->seqno - seqno);
 801f2ae:	683b      	ldr	r3, [r7, #0]
 801f2b0:	68db      	ldr	r3, [r3, #12]
 801f2b2:	685b      	ldr	r3, [r3, #4]
 801f2b4:	b29a      	uxth	r2, r3
 801f2b6:	4b0b      	ldr	r3, [pc, #44]	; (801f2e4 <tcp_oos_insert_segment+0xe8>)
 801f2b8:	681b      	ldr	r3, [r3, #0]
 801f2ba:	b29b      	uxth	r3, r3
 801f2bc:	1ad3      	subs	r3, r2, r3
 801f2be:	b29a      	uxth	r2, r3
 801f2c0:	687b      	ldr	r3, [r7, #4]
 801f2c2:	811a      	strh	r2, [r3, #8]
      pbuf_realloc(cseg->p, cseg->len);
 801f2c4:	687b      	ldr	r3, [r7, #4]
 801f2c6:	685a      	ldr	r2, [r3, #4]
 801f2c8:	687b      	ldr	r3, [r7, #4]
 801f2ca:	891b      	ldrh	r3, [r3, #8]
 801f2cc:	4619      	mov	r1, r3
 801f2ce:	4610      	mov	r0, r2
 801f2d0:	f7fc fe5e 	bl	801bf90 <pbuf_realloc>
    }
  }
  cseg->next = next;
 801f2d4:	687b      	ldr	r3, [r7, #4]
 801f2d6:	683a      	ldr	r2, [r7, #0]
 801f2d8:	601a      	str	r2, [r3, #0]
}
 801f2da:	bf00      	nop
 801f2dc:	3710      	adds	r7, #16
 801f2de:	46bd      	mov	sp, r7
 801f2e0:	bdb0      	pop	{r4, r5, r7, pc}
 801f2e2:	bf00      	nop
 801f2e4:	200040e4 	.word	0x200040e4

0801f2e8 <tcp_receive>:
 *
 * Called from tcp_process().
 */
static void
tcp_receive(struct tcp_pcb *pcb)
{
 801f2e8:	b5f0      	push	{r4, r5, r6, r7, lr}
 801f2ea:	b08d      	sub	sp, #52	; 0x34
 801f2ec:	af00      	add	r7, sp, #0
 801f2ee:	6078      	str	r0, [r7, #4]
#endif /* TCP_QUEUE_OOSEQ */
  s32_t off;
  s16_t m;
  u32_t right_wnd_edge;
  u16_t new_tot_len;
  int found_dupack = 0;
 801f2f0:	2300      	movs	r3, #0
 801f2f2:	61fb      	str	r3, [r7, #28]
#if TCP_OOSEQ_MAX_BYTES || TCP_OOSEQ_MAX_PBUFS
  u32_t ooseq_blen;
  u16_t ooseq_qlen;
#endif /* TCP_OOSEQ_MAX_BYTES || TCP_OOSEQ_MAX_PBUFS */

  LWIP_ASSERT("tcp_receive: wrong state", pcb->state >= ESTABLISHED);
 801f2f4:	687b      	ldr	r3, [r7, #4]
 801f2f6:	7d1b      	ldrb	r3, [r3, #20]
 801f2f8:	2b03      	cmp	r3, #3
 801f2fa:	d806      	bhi.n	801f30a <tcp_receive+0x22>
 801f2fc:	4b9a      	ldr	r3, [pc, #616]	; (801f568 <tcp_receive+0x280>)
 801f2fe:	f44f 6281 	mov.w	r2, #1032	; 0x408
 801f302:	499a      	ldr	r1, [pc, #616]	; (801f56c <tcp_receive+0x284>)
 801f304:	489a      	ldr	r0, [pc, #616]	; (801f570 <tcp_receive+0x288>)
 801f306:	f005 f917 	bl	8024538 <iprintf>

  if (flags & TCP_ACK) {
 801f30a:	4b9a      	ldr	r3, [pc, #616]	; (801f574 <tcp_receive+0x28c>)
 801f30c:	781b      	ldrb	r3, [r3, #0]
 801f30e:	f003 0310 	and.w	r3, r3, #16
 801f312:	2b00      	cmp	r3, #0
 801f314:	f000 82c5 	beq.w	801f8a2 <tcp_receive+0x5ba>
    right_wnd_edge = pcb->snd_wnd + pcb->snd_wl2;
 801f318:	687b      	ldr	r3, [r7, #4]
 801f31a:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 801f31e:	461a      	mov	r2, r3
 801f320:	687b      	ldr	r3, [r7, #4]
 801f322:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 801f324:	4413      	add	r3, r2
 801f326:	617b      	str	r3, [r7, #20]

    /* Update window. */
    if (TCP_SEQ_LT(pcb->snd_wl1, seqno) ||
 801f328:	687b      	ldr	r3, [r7, #4]
 801f32a:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 801f32c:	4b92      	ldr	r3, [pc, #584]	; (801f578 <tcp_receive+0x290>)
 801f32e:	681b      	ldr	r3, [r3, #0]
 801f330:	1ad3      	subs	r3, r2, r3
 801f332:	2b00      	cmp	r3, #0
 801f334:	db1b      	blt.n	801f36e <tcp_receive+0x86>
       (pcb->snd_wl1 == seqno && TCP_SEQ_LT(pcb->snd_wl2, ackno)) ||
 801f336:	687b      	ldr	r3, [r7, #4]
 801f338:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 801f33a:	4b8f      	ldr	r3, [pc, #572]	; (801f578 <tcp_receive+0x290>)
 801f33c:	681b      	ldr	r3, [r3, #0]
    if (TCP_SEQ_LT(pcb->snd_wl1, seqno) ||
 801f33e:	429a      	cmp	r2, r3
 801f340:	d106      	bne.n	801f350 <tcp_receive+0x68>
       (pcb->snd_wl1 == seqno && TCP_SEQ_LT(pcb->snd_wl2, ackno)) ||
 801f342:	687b      	ldr	r3, [r7, #4]
 801f344:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 801f346:	4b8d      	ldr	r3, [pc, #564]	; (801f57c <tcp_receive+0x294>)
 801f348:	681b      	ldr	r3, [r3, #0]
 801f34a:	1ad3      	subs	r3, r2, r3
 801f34c:	2b00      	cmp	r3, #0
 801f34e:	db0e      	blt.n	801f36e <tcp_receive+0x86>
       (pcb->snd_wl2 == ackno && (u32_t)SND_WND_SCALE(pcb, tcphdr->wnd) > pcb->snd_wnd)) {
 801f350:	687b      	ldr	r3, [r7, #4]
 801f352:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 801f354:	4b89      	ldr	r3, [pc, #548]	; (801f57c <tcp_receive+0x294>)
 801f356:	681b      	ldr	r3, [r3, #0]
       (pcb->snd_wl1 == seqno && TCP_SEQ_LT(pcb->snd_wl2, ackno)) ||
 801f358:	429a      	cmp	r2, r3
 801f35a:	d141      	bne.n	801f3e0 <tcp_receive+0xf8>
       (pcb->snd_wl2 == ackno && (u32_t)SND_WND_SCALE(pcb, tcphdr->wnd) > pcb->snd_wnd)) {
 801f35c:	4b88      	ldr	r3, [pc, #544]	; (801f580 <tcp_receive+0x298>)
 801f35e:	681b      	ldr	r3, [r3, #0]
 801f360:	89db      	ldrh	r3, [r3, #14]
 801f362:	b29a      	uxth	r2, r3
 801f364:	687b      	ldr	r3, [r7, #4]
 801f366:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 801f36a:	429a      	cmp	r2, r3
 801f36c:	d938      	bls.n	801f3e0 <tcp_receive+0xf8>
      pcb->snd_wnd = SND_WND_SCALE(pcb, tcphdr->wnd);
 801f36e:	4b84      	ldr	r3, [pc, #528]	; (801f580 <tcp_receive+0x298>)
 801f370:	681b      	ldr	r3, [r3, #0]
 801f372:	89db      	ldrh	r3, [r3, #14]
 801f374:	b29a      	uxth	r2, r3
 801f376:	687b      	ldr	r3, [r7, #4]
 801f378:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
      /* keep track of the biggest window announced by the remote host to calculate
         the maximum segment size */
      if (pcb->snd_wnd_max < pcb->snd_wnd) {
 801f37c:	687b      	ldr	r3, [r7, #4]
 801f37e:	f8b3 205e 	ldrh.w	r2, [r3, #94]	; 0x5e
 801f382:	687b      	ldr	r3, [r7, #4]
 801f384:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 801f388:	429a      	cmp	r2, r3
 801f38a:	d205      	bcs.n	801f398 <tcp_receive+0xb0>
        pcb->snd_wnd_max = pcb->snd_wnd;
 801f38c:	687b      	ldr	r3, [r7, #4]
 801f38e:	f8b3 205c 	ldrh.w	r2, [r3, #92]	; 0x5c
 801f392:	687b      	ldr	r3, [r7, #4]
 801f394:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
      }
      pcb->snd_wl1 = seqno;
 801f398:	4b77      	ldr	r3, [pc, #476]	; (801f578 <tcp_receive+0x290>)
 801f39a:	681a      	ldr	r2, [r3, #0]
 801f39c:	687b      	ldr	r3, [r7, #4]
 801f39e:	651a      	str	r2, [r3, #80]	; 0x50
      pcb->snd_wl2 = ackno;
 801f3a0:	4b76      	ldr	r3, [pc, #472]	; (801f57c <tcp_receive+0x294>)
 801f3a2:	681a      	ldr	r2, [r3, #0]
 801f3a4:	687b      	ldr	r3, [r7, #4]
 801f3a6:	655a      	str	r2, [r3, #84]	; 0x54
      if (pcb->snd_wnd == 0) {
 801f3a8:	687b      	ldr	r3, [r7, #4]
 801f3aa:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 801f3ae:	2b00      	cmp	r3, #0
 801f3b0:	d10d      	bne.n	801f3ce <tcp_receive+0xe6>
        if (pcb->persist_backoff == 0) {
 801f3b2:	687b      	ldr	r3, [r7, #4]
 801f3b4:	f893 3095 	ldrb.w	r3, [r3, #149]	; 0x95
 801f3b8:	2b00      	cmp	r3, #0
 801f3ba:	d111      	bne.n	801f3e0 <tcp_receive+0xf8>
          /* start persist timer */
          pcb->persist_cnt = 0;
 801f3bc:	687b      	ldr	r3, [r7, #4]
 801f3be:	2200      	movs	r2, #0
 801f3c0:	f883 2094 	strb.w	r2, [r3, #148]	; 0x94
          pcb->persist_backoff = 1;
 801f3c4:	687b      	ldr	r3, [r7, #4]
 801f3c6:	2201      	movs	r2, #1
 801f3c8:	f883 2095 	strb.w	r2, [r3, #149]	; 0x95
 801f3cc:	e008      	b.n	801f3e0 <tcp_receive+0xf8>
        }
      } else if (pcb->persist_backoff > 0) {
 801f3ce:	687b      	ldr	r3, [r7, #4]
 801f3d0:	f893 3095 	ldrb.w	r3, [r3, #149]	; 0x95
 801f3d4:	2b00      	cmp	r3, #0
 801f3d6:	d003      	beq.n	801f3e0 <tcp_receive+0xf8>
        /* stop persist timer */
          pcb->persist_backoff = 0;
 801f3d8:	687b      	ldr	r3, [r7, #4]
 801f3da:	2200      	movs	r2, #0
 801f3dc:	f883 2095 	strb.w	r2, [r3, #149]	; 0x95
     * If it only passes 1, should reset dupack counter
     *
     */

    /* Clause 1 */
    if (TCP_SEQ_LEQ(ackno, pcb->lastack)) {
 801f3e0:	4b66      	ldr	r3, [pc, #408]	; (801f57c <tcp_receive+0x294>)
 801f3e2:	681a      	ldr	r2, [r3, #0]
 801f3e4:	687b      	ldr	r3, [r7, #4]
 801f3e6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 801f3e8:	1ad3      	subs	r3, r2, r3
 801f3ea:	2b00      	cmp	r3, #0
 801f3ec:	dc58      	bgt.n	801f4a0 <tcp_receive+0x1b8>
      /* Clause 2 */
      if (tcplen == 0) {
 801f3ee:	4b65      	ldr	r3, [pc, #404]	; (801f584 <tcp_receive+0x29c>)
 801f3f0:	881b      	ldrh	r3, [r3, #0]
 801f3f2:	2b00      	cmp	r3, #0
 801f3f4:	d14b      	bne.n	801f48e <tcp_receive+0x1a6>
        /* Clause 3 */
        if (pcb->snd_wl2 + pcb->snd_wnd == right_wnd_edge) {
 801f3f6:	687b      	ldr	r3, [r7, #4]
 801f3f8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 801f3fa:	687a      	ldr	r2, [r7, #4]
 801f3fc:	f8b2 205c 	ldrh.w	r2, [r2, #92]	; 0x5c
 801f400:	441a      	add	r2, r3
 801f402:	697b      	ldr	r3, [r7, #20]
 801f404:	429a      	cmp	r2, r3
 801f406:	d142      	bne.n	801f48e <tcp_receive+0x1a6>
          /* Clause 4 */
          if (pcb->rtime >= 0) {
 801f408:	687b      	ldr	r3, [r7, #4]
 801f40a:	f9b3 3030 	ldrsh.w	r3, [r3, #48]	; 0x30
 801f40e:	2b00      	cmp	r3, #0
 801f410:	db3d      	blt.n	801f48e <tcp_receive+0x1a6>
            /* Clause 5 */
            if (pcb->lastack == ackno) {
 801f412:	687b      	ldr	r3, [r7, #4]
 801f414:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 801f416:	4b59      	ldr	r3, [pc, #356]	; (801f57c <tcp_receive+0x294>)
 801f418:	681b      	ldr	r3, [r3, #0]
 801f41a:	429a      	cmp	r2, r3
 801f41c:	d137      	bne.n	801f48e <tcp_receive+0x1a6>
              found_dupack = 1;
 801f41e:	2301      	movs	r3, #1
 801f420:	61fb      	str	r3, [r7, #28]
              if ((u8_t)(pcb->dupacks + 1) > pcb->dupacks) {
 801f422:	687b      	ldr	r3, [r7, #4]
 801f424:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 801f428:	3301      	adds	r3, #1
 801f42a:	b2da      	uxtb	r2, r3
 801f42c:	687b      	ldr	r3, [r7, #4]
 801f42e:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 801f432:	429a      	cmp	r2, r3
 801f434:	d907      	bls.n	801f446 <tcp_receive+0x15e>
                ++pcb->dupacks;
 801f436:	687b      	ldr	r3, [r7, #4]
 801f438:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 801f43c:	3301      	adds	r3, #1
 801f43e:	b2da      	uxtb	r2, r3
 801f440:	687b      	ldr	r3, [r7, #4]
 801f442:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
              }
              if (pcb->dupacks > 3) {
 801f446:	687b      	ldr	r3, [r7, #4]
 801f448:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 801f44c:	2b03      	cmp	r3, #3
 801f44e:	d916      	bls.n	801f47e <tcp_receive+0x196>
                /* Inflate the congestion window, but not if it means that
                   the value overflows. */
                if ((tcpwnd_size_t)(pcb->cwnd + pcb->mss) > pcb->cwnd) {
 801f450:	687b      	ldr	r3, [r7, #4]
 801f452:	f8b3 2048 	ldrh.w	r2, [r3, #72]	; 0x48
 801f456:	687b      	ldr	r3, [r7, #4]
 801f458:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 801f45a:	4413      	add	r3, r2
 801f45c:	b29a      	uxth	r2, r3
 801f45e:	687b      	ldr	r3, [r7, #4]
 801f460:	f8b3 3048 	ldrh.w	r3, [r3, #72]	; 0x48
 801f464:	429a      	cmp	r2, r3
 801f466:	d912      	bls.n	801f48e <tcp_receive+0x1a6>
                  pcb->cwnd += pcb->mss;
 801f468:	687b      	ldr	r3, [r7, #4]
 801f46a:	f8b3 2048 	ldrh.w	r2, [r3, #72]	; 0x48
 801f46e:	687b      	ldr	r3, [r7, #4]
 801f470:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 801f472:	4413      	add	r3, r2
 801f474:	b29a      	uxth	r2, r3
 801f476:	687b      	ldr	r3, [r7, #4]
 801f478:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
 801f47c:	e007      	b.n	801f48e <tcp_receive+0x1a6>
                }
              } else if (pcb->dupacks == 3) {
 801f47e:	687b      	ldr	r3, [r7, #4]
 801f480:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 801f484:	2b03      	cmp	r3, #3
 801f486:	d102      	bne.n	801f48e <tcp_receive+0x1a6>
                /* Do fast retransmit */
                tcp_rexmit_fast(pcb);
 801f488:	6878      	ldr	r0, [r7, #4]
 801f48a:	f002 fa2b 	bl	80218e4 <tcp_rexmit_fast>
          }
        }
      }
      /* If Clause (1) or more is true, but not a duplicate ack, reset
       * count of consecutive duplicate acks */
      if (!found_dupack) {
 801f48e:	69fb      	ldr	r3, [r7, #28]
 801f490:	2b00      	cmp	r3, #0
 801f492:	f040 8169 	bne.w	801f768 <tcp_receive+0x480>
        pcb->dupacks = 0;
 801f496:	687b      	ldr	r3, [r7, #4]
 801f498:	2200      	movs	r2, #0
 801f49a:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 801f49e:	e163      	b.n	801f768 <tcp_receive+0x480>
      }
    } else if (TCP_SEQ_BETWEEN(ackno, pcb->lastack+1, pcb->snd_nxt)) {
 801f4a0:	4b36      	ldr	r3, [pc, #216]	; (801f57c <tcp_receive+0x294>)
 801f4a2:	681a      	ldr	r2, [r3, #0]
 801f4a4:	687b      	ldr	r3, [r7, #4]
 801f4a6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 801f4a8:	1ad3      	subs	r3, r2, r3
 801f4aa:	3b01      	subs	r3, #1
 801f4ac:	2b00      	cmp	r3, #0
 801f4ae:	f2c0 8107 	blt.w	801f6c0 <tcp_receive+0x3d8>
 801f4b2:	4b32      	ldr	r3, [pc, #200]	; (801f57c <tcp_receive+0x294>)
 801f4b4:	681a      	ldr	r2, [r3, #0]
 801f4b6:	687b      	ldr	r3, [r7, #4]
 801f4b8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 801f4ba:	1ad3      	subs	r3, r2, r3
 801f4bc:	2b00      	cmp	r3, #0
 801f4be:	f300 80ff 	bgt.w	801f6c0 <tcp_receive+0x3d8>
      /* We come here when the ACK acknowledges new data. */

      /* Reset the "IN Fast Retransmit" flag, since we are no longer
         in fast retransmit. Also reset the congestion window to the
         slow start threshold. */
      if (pcb->flags & TF_INFR) {
 801f4c2:	687b      	ldr	r3, [r7, #4]
 801f4c4:	7e9b      	ldrb	r3, [r3, #26]
 801f4c6:	f003 0304 	and.w	r3, r3, #4
 801f4ca:	2b00      	cmp	r3, #0
 801f4cc:	d00c      	beq.n	801f4e8 <tcp_receive+0x200>
        pcb->flags &= ~TF_INFR;
 801f4ce:	687b      	ldr	r3, [r7, #4]
 801f4d0:	7e9b      	ldrb	r3, [r3, #26]
 801f4d2:	f023 0304 	bic.w	r3, r3, #4
 801f4d6:	b2da      	uxtb	r2, r3
 801f4d8:	687b      	ldr	r3, [r7, #4]
 801f4da:	769a      	strb	r2, [r3, #26]
        pcb->cwnd = pcb->ssthresh;
 801f4dc:	687b      	ldr	r3, [r7, #4]
 801f4de:	f8b3 204a 	ldrh.w	r2, [r3, #74]	; 0x4a
 801f4e2:	687b      	ldr	r3, [r7, #4]
 801f4e4:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
      }

      /* Reset the number of retransmissions. */
      pcb->nrtx = 0;
 801f4e8:	687b      	ldr	r3, [r7, #4]
 801f4ea:	2200      	movs	r2, #0
 801f4ec:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

      /* Reset the retransmission time-out. */
      pcb->rto = (pcb->sa >> 3) + pcb->sv;
 801f4f0:	687b      	ldr	r3, [r7, #4]
 801f4f2:	f9b3 303c 	ldrsh.w	r3, [r3, #60]	; 0x3c
 801f4f6:	10db      	asrs	r3, r3, #3
 801f4f8:	b21b      	sxth	r3, r3
 801f4fa:	b29a      	uxth	r2, r3
 801f4fc:	687b      	ldr	r3, [r7, #4]
 801f4fe:	f9b3 303e 	ldrsh.w	r3, [r3, #62]	; 0x3e
 801f502:	b29b      	uxth	r3, r3
 801f504:	4413      	add	r3, r2
 801f506:	b29b      	uxth	r3, r3
 801f508:	b21a      	sxth	r2, r3
 801f50a:	687b      	ldr	r3, [r7, #4]
 801f50c:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

      /* Reset the fast retransmit variables. */
      pcb->dupacks = 0;
 801f510:	687b      	ldr	r3, [r7, #4]
 801f512:	2200      	movs	r2, #0
 801f514:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
      pcb->lastack = ackno;
 801f518:	4b18      	ldr	r3, [pc, #96]	; (801f57c <tcp_receive+0x294>)
 801f51a:	681a      	ldr	r2, [r3, #0]
 801f51c:	687b      	ldr	r3, [r7, #4]
 801f51e:	645a      	str	r2, [r3, #68]	; 0x44

      /* Update the congestion control variables (cwnd and
         ssthresh). */
      if (pcb->state >= ESTABLISHED) {
 801f520:	687b      	ldr	r3, [r7, #4]
 801f522:	7d1b      	ldrb	r3, [r3, #20]
 801f524:	2b03      	cmp	r3, #3
 801f526:	f240 8094 	bls.w	801f652 <tcp_receive+0x36a>
        if (pcb->cwnd < pcb->ssthresh) {
 801f52a:	687b      	ldr	r3, [r7, #4]
 801f52c:	f8b3 2048 	ldrh.w	r2, [r3, #72]	; 0x48
 801f530:	687b      	ldr	r3, [r7, #4]
 801f532:	f8b3 304a 	ldrh.w	r3, [r3, #74]	; 0x4a
 801f536:	429a      	cmp	r2, r3
 801f538:	d226      	bcs.n	801f588 <tcp_receive+0x2a0>
          if ((tcpwnd_size_t)(pcb->cwnd + pcb->mss) > pcb->cwnd) {
 801f53a:	687b      	ldr	r3, [r7, #4]
 801f53c:	f8b3 2048 	ldrh.w	r2, [r3, #72]	; 0x48
 801f540:	687b      	ldr	r3, [r7, #4]
 801f542:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 801f544:	4413      	add	r3, r2
 801f546:	b29a      	uxth	r2, r3
 801f548:	687b      	ldr	r3, [r7, #4]
 801f54a:	f8b3 3048 	ldrh.w	r3, [r3, #72]	; 0x48
 801f54e:	429a      	cmp	r2, r3
 801f550:	d97f      	bls.n	801f652 <tcp_receive+0x36a>
            pcb->cwnd += pcb->mss;
 801f552:	687b      	ldr	r3, [r7, #4]
 801f554:	f8b3 2048 	ldrh.w	r2, [r3, #72]	; 0x48
 801f558:	687b      	ldr	r3, [r7, #4]
 801f55a:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 801f55c:	4413      	add	r3, r2
 801f55e:	b29a      	uxth	r2, r3
 801f560:	687b      	ldr	r3, [r7, #4]
 801f562:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
 801f566:	e074      	b.n	801f652 <tcp_receive+0x36a>
 801f568:	08026c50 	.word	0x08026c50
 801f56c:	08026e74 	.word	0x08026e74
 801f570:	08026c94 	.word	0x08026c94
 801f574:	200040f0 	.word	0x200040f0
 801f578:	200040e4 	.word	0x200040e4
 801f57c:	200040e8 	.word	0x200040e8
 801f580:	200040d4 	.word	0x200040d4
 801f584:	200040ee 	.word	0x200040ee
          }
          LWIP_DEBUGF(TCP_CWND_DEBUG, ("tcp_receive: slow start cwnd %"TCPWNDSIZE_F"\n", pcb->cwnd));
        } else {
          tcpwnd_size_t new_cwnd = (pcb->cwnd + pcb->mss * pcb->mss / pcb->cwnd);
 801f588:	687b      	ldr	r3, [r7, #4]
 801f58a:	f8b3 2048 	ldrh.w	r2, [r3, #72]	; 0x48
 801f58e:	687b      	ldr	r3, [r7, #4]
 801f590:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 801f592:	4619      	mov	r1, r3
 801f594:	687b      	ldr	r3, [r7, #4]
 801f596:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 801f598:	fb03 f301 	mul.w	r3, r3, r1
 801f59c:	6879      	ldr	r1, [r7, #4]
 801f59e:	f8b1 1048 	ldrh.w	r1, [r1, #72]	; 0x48
 801f5a2:	fb93 f3f1 	sdiv	r3, r3, r1
 801f5a6:	b29b      	uxth	r3, r3
 801f5a8:	4413      	add	r3, r2
 801f5aa:	827b      	strh	r3, [r7, #18]
          if (new_cwnd > pcb->cwnd) {
 801f5ac:	687b      	ldr	r3, [r7, #4]
 801f5ae:	f8b3 3048 	ldrh.w	r3, [r3, #72]	; 0x48
 801f5b2:	8a7a      	ldrh	r2, [r7, #18]
 801f5b4:	429a      	cmp	r2, r3
 801f5b6:	d94c      	bls.n	801f652 <tcp_receive+0x36a>
            pcb->cwnd = new_cwnd;
 801f5b8:	687b      	ldr	r3, [r7, #4]
 801f5ba:	8a7a      	ldrh	r2, [r7, #18]
 801f5bc:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
                                    pcb->unacked != NULL?
                                    lwip_ntohl(pcb->unacked->tcphdr->seqno) + TCP_TCPLEN(pcb->unacked): 0));

      /* Remove segment from the unacknowledged list if the incoming
         ACK acknowledges them. */
      while (pcb->unacked != NULL &&
 801f5c0:	e047      	b.n	801f652 <tcp_receive+0x36a>
        LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_receive: removing %"U32_F":%"U32_F" from pcb->unacked\n",
                                      lwip_ntohl(pcb->unacked->tcphdr->seqno),
                                      lwip_ntohl(pcb->unacked->tcphdr->seqno) +
                                      TCP_TCPLEN(pcb->unacked)));

        next = pcb->unacked;
 801f5c2:	687b      	ldr	r3, [r7, #4]
 801f5c4:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 801f5c6:	62fb      	str	r3, [r7, #44]	; 0x2c
        pcb->unacked = pcb->unacked->next;
 801f5c8:	687b      	ldr	r3, [r7, #4]
 801f5ca:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 801f5cc:	681a      	ldr	r2, [r3, #0]
 801f5ce:	687b      	ldr	r3, [r7, #4]
 801f5d0:	66da      	str	r2, [r3, #108]	; 0x6c

        LWIP_DEBUGF(TCP_QLEN_DEBUG, ("tcp_receive: queuelen %"TCPWNDSIZE_F" ... ", (tcpwnd_size_t)pcb->snd_queuelen));
        LWIP_ASSERT("pcb->snd_queuelen >= pbuf_clen(next->p)", (pcb->snd_queuelen >= pbuf_clen(next->p)));
 801f5d2:	687b      	ldr	r3, [r7, #4]
 801f5d4:	f8b3 4062 	ldrh.w	r4, [r3, #98]	; 0x62
 801f5d8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801f5da:	685b      	ldr	r3, [r3, #4]
 801f5dc:	4618      	mov	r0, r3
 801f5de:	f7fc fee5 	bl	801c3ac <pbuf_clen>
 801f5e2:	4603      	mov	r3, r0
 801f5e4:	429c      	cmp	r4, r3
 801f5e6:	d206      	bcs.n	801f5f6 <tcp_receive+0x30e>
 801f5e8:	4b70      	ldr	r3, [pc, #448]	; (801f7ac <tcp_receive+0x4c4>)
 801f5ea:	f240 429e 	movw	r2, #1182	; 0x49e
 801f5ee:	4970      	ldr	r1, [pc, #448]	; (801f7b0 <tcp_receive+0x4c8>)
 801f5f0:	4870      	ldr	r0, [pc, #448]	; (801f7b4 <tcp_receive+0x4cc>)
 801f5f2:	f004 ffa1 	bl	8024538 <iprintf>

        pcb->snd_queuelen -= pbuf_clen(next->p);
 801f5f6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801f5f8:	685b      	ldr	r3, [r3, #4]
 801f5fa:	4618      	mov	r0, r3
 801f5fc:	f7fc fed6 	bl	801c3ac <pbuf_clen>
 801f600:	4603      	mov	r3, r0
 801f602:	461a      	mov	r2, r3
 801f604:	687b      	ldr	r3, [r7, #4]
 801f606:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 801f60a:	1a9b      	subs	r3, r3, r2
 801f60c:	b29a      	uxth	r2, r3
 801f60e:	687b      	ldr	r3, [r7, #4]
 801f610:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
        recv_acked += next->len;
 801f614:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801f616:	891a      	ldrh	r2, [r3, #8]
 801f618:	4b67      	ldr	r3, [pc, #412]	; (801f7b8 <tcp_receive+0x4d0>)
 801f61a:	881b      	ldrh	r3, [r3, #0]
 801f61c:	4413      	add	r3, r2
 801f61e:	b29a      	uxth	r2, r3
 801f620:	4b65      	ldr	r3, [pc, #404]	; (801f7b8 <tcp_receive+0x4d0>)
 801f622:	801a      	strh	r2, [r3, #0]
        tcp_seg_free(next);
 801f624:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 801f626:	f7fe f942 	bl	801d8ae <tcp_seg_free>

        LWIP_DEBUGF(TCP_QLEN_DEBUG, ("%"TCPWNDSIZE_F" (after freeing unacked)\n", (tcpwnd_size_t)pcb->snd_queuelen));
        if (pcb->snd_queuelen != 0) {
 801f62a:	687b      	ldr	r3, [r7, #4]
 801f62c:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 801f630:	2b00      	cmp	r3, #0
 801f632:	d00e      	beq.n	801f652 <tcp_receive+0x36a>
          LWIP_ASSERT("tcp_receive: valid queue length", pcb->unacked != NULL ||
 801f634:	687b      	ldr	r3, [r7, #4]
 801f636:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 801f638:	2b00      	cmp	r3, #0
 801f63a:	d10a      	bne.n	801f652 <tcp_receive+0x36a>
 801f63c:	687b      	ldr	r3, [r7, #4]
 801f63e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 801f640:	2b00      	cmp	r3, #0
 801f642:	d106      	bne.n	801f652 <tcp_receive+0x36a>
 801f644:	4b59      	ldr	r3, [pc, #356]	; (801f7ac <tcp_receive+0x4c4>)
 801f646:	f240 42a7 	movw	r2, #1191	; 0x4a7
 801f64a:	495c      	ldr	r1, [pc, #368]	; (801f7bc <tcp_receive+0x4d4>)
 801f64c:	4859      	ldr	r0, [pc, #356]	; (801f7b4 <tcp_receive+0x4cc>)
 801f64e:	f004 ff73 	bl	8024538 <iprintf>
      while (pcb->unacked != NULL &&
 801f652:	687b      	ldr	r3, [r7, #4]
 801f654:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 801f656:	2b00      	cmp	r3, #0
 801f658:	d022      	beq.n	801f6a0 <tcp_receive+0x3b8>
             TCP_SEQ_LEQ(lwip_ntohl(pcb->unacked->tcphdr->seqno) +
 801f65a:	687b      	ldr	r3, [r7, #4]
 801f65c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 801f65e:	68db      	ldr	r3, [r3, #12]
 801f660:	685b      	ldr	r3, [r3, #4]
 801f662:	4618      	mov	r0, r3
 801f664:	f7f9 f986 	bl	8018974 <lwip_htonl>
 801f668:	4604      	mov	r4, r0
 801f66a:	687b      	ldr	r3, [r7, #4]
 801f66c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 801f66e:	891b      	ldrh	r3, [r3, #8]
 801f670:	461d      	mov	r5, r3
 801f672:	687b      	ldr	r3, [r7, #4]
 801f674:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 801f676:	68db      	ldr	r3, [r3, #12]
 801f678:	899b      	ldrh	r3, [r3, #12]
 801f67a:	b29b      	uxth	r3, r3
 801f67c:	4618      	mov	r0, r3
 801f67e:	f7f9 f96b 	bl	8018958 <lwip_htons>
 801f682:	4603      	mov	r3, r0
 801f684:	f003 0303 	and.w	r3, r3, #3
 801f688:	2b00      	cmp	r3, #0
 801f68a:	d001      	beq.n	801f690 <tcp_receive+0x3a8>
 801f68c:	2301      	movs	r3, #1
 801f68e:	e000      	b.n	801f692 <tcp_receive+0x3aa>
 801f690:	2300      	movs	r3, #0
 801f692:	442b      	add	r3, r5
 801f694:	18e2      	adds	r2, r4, r3
 801f696:	4b4a      	ldr	r3, [pc, #296]	; (801f7c0 <tcp_receive+0x4d8>)
 801f698:	681b      	ldr	r3, [r3, #0]
 801f69a:	1ad3      	subs	r3, r2, r3
      while (pcb->unacked != NULL &&
 801f69c:	2b00      	cmp	r3, #0
 801f69e:	dd90      	ble.n	801f5c2 <tcp_receive+0x2da>
        }
      }

      /* If there's nothing left to acknowledge, stop the retransmit
         timer, otherwise reset it to start again */
      if (pcb->unacked == NULL) {
 801f6a0:	687b      	ldr	r3, [r7, #4]
 801f6a2:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 801f6a4:	2b00      	cmp	r3, #0
 801f6a6:	d104      	bne.n	801f6b2 <tcp_receive+0x3ca>
        pcb->rtime = -1;
 801f6a8:	687b      	ldr	r3, [r7, #4]
 801f6aa:	f64f 72ff 	movw	r2, #65535	; 0xffff
 801f6ae:	861a      	strh	r2, [r3, #48]	; 0x30
 801f6b0:	e002      	b.n	801f6b8 <tcp_receive+0x3d0>
      } else {
        pcb->rtime = 0;
 801f6b2:	687b      	ldr	r3, [r7, #4]
 801f6b4:	2200      	movs	r2, #0
 801f6b6:	861a      	strh	r2, [r3, #48]	; 0x30
      }

      pcb->polltmr = 0;
 801f6b8:	687b      	ldr	r3, [r7, #4]
 801f6ba:	2200      	movs	r2, #0
 801f6bc:	76da      	strb	r2, [r3, #27]
 801f6be:	e002      	b.n	801f6c6 <tcp_receive+0x3de>
        nd6_reachability_hint(ip6_current_src_addr());
      }
#endif /* LWIP_IPV6 && LWIP_ND6_TCP_REACHABILITY_HINTS*/
    } else {
      /* Out of sequence ACK, didn't really ack anything */
      tcp_send_empty_ack(pcb);
 801f6c0:	6878      	ldr	r0, [r7, #4]
 801f6c2:	f001 fd31 	bl	8021128 <tcp_send_empty_ack>
       on the list are acknowledged by the ACK. This may seem
       strange since an "unsent" segment shouldn't be acked. The
       rationale is that lwIP puts all outstanding segments on the
       ->unsent list after a retransmission, so these segments may
       in fact have been sent once. */
    while (pcb->unsent != NULL &&
 801f6c6:	e04f      	b.n	801f768 <tcp_receive+0x480>
                           TCP_TCPLEN(pcb->unsent), pcb->snd_nxt)) {
      LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_receive: removing %"U32_F":%"U32_F" from pcb->unsent\n",
                                    lwip_ntohl(pcb->unsent->tcphdr->seqno), lwip_ntohl(pcb->unsent->tcphdr->seqno) +
                                    TCP_TCPLEN(pcb->unsent)));

      next = pcb->unsent;
 801f6c8:	687b      	ldr	r3, [r7, #4]
 801f6ca:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 801f6cc:	62fb      	str	r3, [r7, #44]	; 0x2c
      pcb->unsent = pcb->unsent->next;
 801f6ce:	687b      	ldr	r3, [r7, #4]
 801f6d0:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 801f6d2:	681a      	ldr	r2, [r3, #0]
 801f6d4:	687b      	ldr	r3, [r7, #4]
 801f6d6:	669a      	str	r2, [r3, #104]	; 0x68
#if TCP_OVERSIZE
      if (pcb->unsent == NULL) {
 801f6d8:	687b      	ldr	r3, [r7, #4]
 801f6da:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 801f6dc:	2b00      	cmp	r3, #0
 801f6de:	d103      	bne.n	801f6e8 <tcp_receive+0x400>
        pcb->unsent_oversize = 0;
 801f6e0:	687b      	ldr	r3, [r7, #4]
 801f6e2:	2200      	movs	r2, #0
 801f6e4:	f8a3 2064 	strh.w	r2, [r3, #100]	; 0x64
      }
#endif /* TCP_OVERSIZE */
      LWIP_DEBUGF(TCP_QLEN_DEBUG, ("tcp_receive: queuelen %"TCPWNDSIZE_F" ... ", (tcpwnd_size_t)pcb->snd_queuelen));
      LWIP_ASSERT("pcb->snd_queuelen >= pbuf_clen(next->p)", (pcb->snd_queuelen >= pbuf_clen(next->p)));
 801f6e8:	687b      	ldr	r3, [r7, #4]
 801f6ea:	f8b3 4062 	ldrh.w	r4, [r3, #98]	; 0x62
 801f6ee:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801f6f0:	685b      	ldr	r3, [r3, #4]
 801f6f2:	4618      	mov	r0, r3
 801f6f4:	f7fc fe5a 	bl	801c3ac <pbuf_clen>
 801f6f8:	4603      	mov	r3, r0
 801f6fa:	429c      	cmp	r4, r3
 801f6fc:	d206      	bcs.n	801f70c <tcp_receive+0x424>
 801f6fe:	4b2b      	ldr	r3, [pc, #172]	; (801f7ac <tcp_receive+0x4c4>)
 801f700:	f240 42d5 	movw	r2, #1237	; 0x4d5
 801f704:	492a      	ldr	r1, [pc, #168]	; (801f7b0 <tcp_receive+0x4c8>)
 801f706:	482b      	ldr	r0, [pc, #172]	; (801f7b4 <tcp_receive+0x4cc>)
 801f708:	f004 ff16 	bl	8024538 <iprintf>
      /* Prevent ACK for FIN to generate a sent event */
      pcb->snd_queuelen -= pbuf_clen(next->p);
 801f70c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801f70e:	685b      	ldr	r3, [r3, #4]
 801f710:	4618      	mov	r0, r3
 801f712:	f7fc fe4b 	bl	801c3ac <pbuf_clen>
 801f716:	4603      	mov	r3, r0
 801f718:	461a      	mov	r2, r3
 801f71a:	687b      	ldr	r3, [r7, #4]
 801f71c:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 801f720:	1a9b      	subs	r3, r3, r2
 801f722:	b29a      	uxth	r2, r3
 801f724:	687b      	ldr	r3, [r7, #4]
 801f726:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
      recv_acked += next->len;
 801f72a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801f72c:	891a      	ldrh	r2, [r3, #8]
 801f72e:	4b22      	ldr	r3, [pc, #136]	; (801f7b8 <tcp_receive+0x4d0>)
 801f730:	881b      	ldrh	r3, [r3, #0]
 801f732:	4413      	add	r3, r2
 801f734:	b29a      	uxth	r2, r3
 801f736:	4b20      	ldr	r3, [pc, #128]	; (801f7b8 <tcp_receive+0x4d0>)
 801f738:	801a      	strh	r2, [r3, #0]
      tcp_seg_free(next);
 801f73a:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 801f73c:	f7fe f8b7 	bl	801d8ae <tcp_seg_free>
      LWIP_DEBUGF(TCP_QLEN_DEBUG, ("%"TCPWNDSIZE_F" (after freeing unsent)\n", (tcpwnd_size_t)pcb->snd_queuelen));
      if (pcb->snd_queuelen != 0) {
 801f740:	687b      	ldr	r3, [r7, #4]
 801f742:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 801f746:	2b00      	cmp	r3, #0
 801f748:	d00e      	beq.n	801f768 <tcp_receive+0x480>
        LWIP_ASSERT("tcp_receive: valid queue length",
 801f74a:	687b      	ldr	r3, [r7, #4]
 801f74c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 801f74e:	2b00      	cmp	r3, #0
 801f750:	d10a      	bne.n	801f768 <tcp_receive+0x480>
 801f752:	687b      	ldr	r3, [r7, #4]
 801f754:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 801f756:	2b00      	cmp	r3, #0
 801f758:	d106      	bne.n	801f768 <tcp_receive+0x480>
 801f75a:	4b14      	ldr	r3, [pc, #80]	; (801f7ac <tcp_receive+0x4c4>)
 801f75c:	f240 42dd 	movw	r2, #1245	; 0x4dd
 801f760:	4916      	ldr	r1, [pc, #88]	; (801f7bc <tcp_receive+0x4d4>)
 801f762:	4814      	ldr	r0, [pc, #80]	; (801f7b4 <tcp_receive+0x4cc>)
 801f764:	f004 fee8 	bl	8024538 <iprintf>
    while (pcb->unsent != NULL &&
 801f768:	687b      	ldr	r3, [r7, #4]
 801f76a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 801f76c:	2b00      	cmp	r3, #0
 801f76e:	d037      	beq.n	801f7e0 <tcp_receive+0x4f8>
           TCP_SEQ_BETWEEN(ackno, lwip_ntohl(pcb->unsent->tcphdr->seqno) +
 801f770:	4b13      	ldr	r3, [pc, #76]	; (801f7c0 <tcp_receive+0x4d8>)
 801f772:	681c      	ldr	r4, [r3, #0]
 801f774:	687b      	ldr	r3, [r7, #4]
 801f776:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 801f778:	68db      	ldr	r3, [r3, #12]
 801f77a:	685b      	ldr	r3, [r3, #4]
 801f77c:	4618      	mov	r0, r3
 801f77e:	f7f9 f8f9 	bl	8018974 <lwip_htonl>
 801f782:	4605      	mov	r5, r0
 801f784:	687b      	ldr	r3, [r7, #4]
 801f786:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 801f788:	891b      	ldrh	r3, [r3, #8]
 801f78a:	461e      	mov	r6, r3
 801f78c:	687b      	ldr	r3, [r7, #4]
 801f78e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 801f790:	68db      	ldr	r3, [r3, #12]
 801f792:	899b      	ldrh	r3, [r3, #12]
 801f794:	b29b      	uxth	r3, r3
 801f796:	4618      	mov	r0, r3
 801f798:	f7f9 f8de 	bl	8018958 <lwip_htons>
 801f79c:	4603      	mov	r3, r0
 801f79e:	f003 0303 	and.w	r3, r3, #3
 801f7a2:	2b00      	cmp	r3, #0
 801f7a4:	d00e      	beq.n	801f7c4 <tcp_receive+0x4dc>
 801f7a6:	2301      	movs	r3, #1
 801f7a8:	e00d      	b.n	801f7c6 <tcp_receive+0x4de>
 801f7aa:	bf00      	nop
 801f7ac:	08026c50 	.word	0x08026c50
 801f7b0:	08026e90 	.word	0x08026e90
 801f7b4:	08026c94 	.word	0x08026c94
 801f7b8:	200040ec 	.word	0x200040ec
 801f7bc:	08026eb8 	.word	0x08026eb8
 801f7c0:	200040e8 	.word	0x200040e8
 801f7c4:	2300      	movs	r3, #0
 801f7c6:	4433      	add	r3, r6
 801f7c8:	442b      	add	r3, r5
 801f7ca:	1ae3      	subs	r3, r4, r3
    while (pcb->unsent != NULL &&
 801f7cc:	2b00      	cmp	r3, #0
 801f7ce:	db07      	blt.n	801f7e0 <tcp_receive+0x4f8>
           TCP_SEQ_BETWEEN(ackno, lwip_ntohl(pcb->unsent->tcphdr->seqno) +
 801f7d0:	4b8d      	ldr	r3, [pc, #564]	; (801fa08 <tcp_receive+0x720>)
 801f7d2:	681a      	ldr	r2, [r3, #0]
 801f7d4:	687b      	ldr	r3, [r7, #4]
 801f7d6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 801f7d8:	1ad3      	subs	r3, r2, r3
 801f7da:	2b00      	cmp	r3, #0
 801f7dc:	f77f af74 	ble.w	801f6c8 <tcp_receive+0x3e0>
          pcb->unacked != NULL || pcb->unsent != NULL);
      }
    }
    pcb->snd_buf += recv_acked;
 801f7e0:	687b      	ldr	r3, [r7, #4]
 801f7e2:	f8b3 2060 	ldrh.w	r2, [r3, #96]	; 0x60
 801f7e6:	4b89      	ldr	r3, [pc, #548]	; (801fa0c <tcp_receive+0x724>)
 801f7e8:	881b      	ldrh	r3, [r3, #0]
 801f7ea:	4413      	add	r3, r2
 801f7ec:	b29a      	uxth	r2, r3
 801f7ee:	687b      	ldr	r3, [r7, #4]
 801f7f0:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
                                pcb->rttest, pcb->rtseq, ackno));

    /* RTT estimation calculations. This is done by checking if the
       incoming segment acknowledges the segment we use to take a
       round-trip time measurement. */
    if (pcb->rttest && TCP_SEQ_LT(pcb->rtseq, ackno)) {
 801f7f4:	687b      	ldr	r3, [r7, #4]
 801f7f6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 801f7f8:	2b00      	cmp	r3, #0
 801f7fa:	d052      	beq.n	801f8a2 <tcp_receive+0x5ba>
 801f7fc:	687b      	ldr	r3, [r7, #4]
 801f7fe:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 801f800:	4b81      	ldr	r3, [pc, #516]	; (801fa08 <tcp_receive+0x720>)
 801f802:	681b      	ldr	r3, [r3, #0]
 801f804:	1ad3      	subs	r3, r2, r3
 801f806:	2b00      	cmp	r3, #0
 801f808:	da4b      	bge.n	801f8a2 <tcp_receive+0x5ba>
      /* diff between this shouldn't exceed 32K since this are tcp timer ticks
         and a round-trip shouldn't be that long... */
      m = (s16_t)(tcp_ticks - pcb->rttest);
 801f80a:	4b81      	ldr	r3, [pc, #516]	; (801fa10 <tcp_receive+0x728>)
 801f80c:	681b      	ldr	r3, [r3, #0]
 801f80e:	b29a      	uxth	r2, r3
 801f810:	687b      	ldr	r3, [r7, #4]
 801f812:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 801f814:	b29b      	uxth	r3, r3
 801f816:	1ad3      	subs	r3, r2, r3
 801f818:	b29b      	uxth	r3, r3
 801f81a:	847b      	strh	r3, [r7, #34]	; 0x22

      LWIP_DEBUGF(TCP_RTO_DEBUG, ("tcp_receive: experienced rtt %"U16_F" ticks (%"U16_F" msec).\n",
                                  m, (u16_t)(m * TCP_SLOW_INTERVAL)));

      /* This is taken directly from VJs original code in his paper */
      m = m - (pcb->sa >> 3);
 801f81c:	8c7a      	ldrh	r2, [r7, #34]	; 0x22
 801f81e:	687b      	ldr	r3, [r7, #4]
 801f820:	f9b3 303c 	ldrsh.w	r3, [r3, #60]	; 0x3c
 801f824:	10db      	asrs	r3, r3, #3
 801f826:	b21b      	sxth	r3, r3
 801f828:	b29b      	uxth	r3, r3
 801f82a:	1ad3      	subs	r3, r2, r3
 801f82c:	b29b      	uxth	r3, r3
 801f82e:	847b      	strh	r3, [r7, #34]	; 0x22
      pcb->sa += m;
 801f830:	687b      	ldr	r3, [r7, #4]
 801f832:	f9b3 303c 	ldrsh.w	r3, [r3, #60]	; 0x3c
 801f836:	b29a      	uxth	r2, r3
 801f838:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 801f83a:	4413      	add	r3, r2
 801f83c:	b29b      	uxth	r3, r3
 801f83e:	b21a      	sxth	r2, r3
 801f840:	687b      	ldr	r3, [r7, #4]
 801f842:	879a      	strh	r2, [r3, #60]	; 0x3c
      if (m < 0) {
 801f844:	f9b7 3022 	ldrsh.w	r3, [r7, #34]	; 0x22
 801f848:	2b00      	cmp	r3, #0
 801f84a:	da03      	bge.n	801f854 <tcp_receive+0x56c>
        m = -m;
 801f84c:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 801f84e:	425b      	negs	r3, r3
 801f850:	b29b      	uxth	r3, r3
 801f852:	847b      	strh	r3, [r7, #34]	; 0x22
      }
      m = m - (pcb->sv >> 2);
 801f854:	8c7a      	ldrh	r2, [r7, #34]	; 0x22
 801f856:	687b      	ldr	r3, [r7, #4]
 801f858:	f9b3 303e 	ldrsh.w	r3, [r3, #62]	; 0x3e
 801f85c:	109b      	asrs	r3, r3, #2
 801f85e:	b21b      	sxth	r3, r3
 801f860:	b29b      	uxth	r3, r3
 801f862:	1ad3      	subs	r3, r2, r3
 801f864:	b29b      	uxth	r3, r3
 801f866:	847b      	strh	r3, [r7, #34]	; 0x22
      pcb->sv += m;
 801f868:	687b      	ldr	r3, [r7, #4]
 801f86a:	f9b3 303e 	ldrsh.w	r3, [r3, #62]	; 0x3e
 801f86e:	b29a      	uxth	r2, r3
 801f870:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 801f872:	4413      	add	r3, r2
 801f874:	b29b      	uxth	r3, r3
 801f876:	b21a      	sxth	r2, r3
 801f878:	687b      	ldr	r3, [r7, #4]
 801f87a:	87da      	strh	r2, [r3, #62]	; 0x3e
      pcb->rto = (pcb->sa >> 3) + pcb->sv;
 801f87c:	687b      	ldr	r3, [r7, #4]
 801f87e:	f9b3 303c 	ldrsh.w	r3, [r3, #60]	; 0x3c
 801f882:	10db      	asrs	r3, r3, #3
 801f884:	b21b      	sxth	r3, r3
 801f886:	b29a      	uxth	r2, r3
 801f888:	687b      	ldr	r3, [r7, #4]
 801f88a:	f9b3 303e 	ldrsh.w	r3, [r3, #62]	; 0x3e
 801f88e:	b29b      	uxth	r3, r3
 801f890:	4413      	add	r3, r2
 801f892:	b29b      	uxth	r3, r3
 801f894:	b21a      	sxth	r2, r3
 801f896:	687b      	ldr	r3, [r7, #4]
 801f898:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

      LWIP_DEBUGF(TCP_RTO_DEBUG, ("tcp_receive: RTO %"U16_F" (%"U16_F" milliseconds)\n",
                                  pcb->rto, (u16_t)(pcb->rto * TCP_SLOW_INTERVAL)));

      pcb->rttest = 0;
 801f89c:	687b      	ldr	r3, [r7, #4]
 801f89e:	2200      	movs	r2, #0
 801f8a0:	635a      	str	r2, [r3, #52]	; 0x34

  /* If the incoming segment contains data, we must process it
     further unless the pcb already received a FIN.
     (RFC 793, chapter 3.9, "SEGMENT ARRIVES" in states CLOSE-WAIT, CLOSING,
     LAST-ACK and TIME-WAIT: "Ignore the segment text.") */
  if ((tcplen > 0) && (pcb->state < CLOSE_WAIT)) {
 801f8a2:	4b5c      	ldr	r3, [pc, #368]	; (801fa14 <tcp_receive+0x72c>)
 801f8a4:	881b      	ldrh	r3, [r3, #0]
 801f8a6:	2b00      	cmp	r3, #0
 801f8a8:	f000 84ee 	beq.w	8020288 <tcp_receive+0xfa0>
 801f8ac:	687b      	ldr	r3, [r7, #4]
 801f8ae:	7d1b      	ldrb	r3, [r3, #20]
 801f8b0:	2b06      	cmp	r3, #6
 801f8b2:	f200 84e9 	bhi.w	8020288 <tcp_receive+0xfa0>
       this if the sequence number of the incoming segment is less
       than rcv_nxt, and the sequence number plus the length of the
       segment is larger than rcv_nxt. */
    /*    if (TCP_SEQ_LT(seqno, pcb->rcv_nxt)) {
          if (TCP_SEQ_LT(pcb->rcv_nxt, seqno + tcplen)) {*/
    if (TCP_SEQ_BETWEEN(pcb->rcv_nxt, seqno + 1, seqno + tcplen - 1)) {
 801f8b6:	687b      	ldr	r3, [r7, #4]
 801f8b8:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 801f8ba:	4b57      	ldr	r3, [pc, #348]	; (801fa18 <tcp_receive+0x730>)
 801f8bc:	681b      	ldr	r3, [r3, #0]
 801f8be:	1ad3      	subs	r3, r2, r3
 801f8c0:	3b01      	subs	r3, #1
 801f8c2:	2b00      	cmp	r3, #0
 801f8c4:	f2c0 80b8 	blt.w	801fa38 <tcp_receive+0x750>
 801f8c8:	687b      	ldr	r3, [r7, #4]
 801f8ca:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 801f8cc:	4b51      	ldr	r3, [pc, #324]	; (801fa14 <tcp_receive+0x72c>)
 801f8ce:	881b      	ldrh	r3, [r3, #0]
 801f8d0:	4619      	mov	r1, r3
 801f8d2:	4b51      	ldr	r3, [pc, #324]	; (801fa18 <tcp_receive+0x730>)
 801f8d4:	681b      	ldr	r3, [r3, #0]
 801f8d6:	440b      	add	r3, r1
 801f8d8:	1ad3      	subs	r3, r2, r3
 801f8da:	3301      	adds	r3, #1
 801f8dc:	2b00      	cmp	r3, #0
 801f8de:	f300 80ab 	bgt.w	801fa38 <tcp_receive+0x750>

         After we are done with adjusting the pbuf pointers we must
         adjust the ->data pointer in the seg and the segment
         length.*/

      struct pbuf *p = inseg.p;
 801f8e2:	4b4e      	ldr	r3, [pc, #312]	; (801fa1c <tcp_receive+0x734>)
 801f8e4:	685b      	ldr	r3, [r3, #4]
 801f8e6:	61bb      	str	r3, [r7, #24]
      off = pcb->rcv_nxt - seqno;
 801f8e8:	687b      	ldr	r3, [r7, #4]
 801f8ea:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 801f8ec:	4b4a      	ldr	r3, [pc, #296]	; (801fa18 <tcp_receive+0x730>)
 801f8ee:	681b      	ldr	r3, [r3, #0]
 801f8f0:	1ad3      	subs	r3, r2, r3
 801f8f2:	627b      	str	r3, [r7, #36]	; 0x24
      LWIP_ASSERT("inseg.p != NULL", inseg.p);
 801f8f4:	4b49      	ldr	r3, [pc, #292]	; (801fa1c <tcp_receive+0x734>)
 801f8f6:	685b      	ldr	r3, [r3, #4]
 801f8f8:	2b00      	cmp	r3, #0
 801f8fa:	d106      	bne.n	801f90a <tcp_receive+0x622>
 801f8fc:	4b48      	ldr	r3, [pc, #288]	; (801fa20 <tcp_receive+0x738>)
 801f8fe:	f240 523c 	movw	r2, #1340	; 0x53c
 801f902:	4948      	ldr	r1, [pc, #288]	; (801fa24 <tcp_receive+0x73c>)
 801f904:	4848      	ldr	r0, [pc, #288]	; (801fa28 <tcp_receive+0x740>)
 801f906:	f004 fe17 	bl	8024538 <iprintf>
      LWIP_ASSERT("insane offset!", (off < 0x7fff));
 801f90a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801f90c:	f647 72fe 	movw	r2, #32766	; 0x7ffe
 801f910:	4293      	cmp	r3, r2
 801f912:	dd06      	ble.n	801f922 <tcp_receive+0x63a>
 801f914:	4b42      	ldr	r3, [pc, #264]	; (801fa20 <tcp_receive+0x738>)
 801f916:	f240 523d 	movw	r2, #1341	; 0x53d
 801f91a:	4944      	ldr	r1, [pc, #272]	; (801fa2c <tcp_receive+0x744>)
 801f91c:	4842      	ldr	r0, [pc, #264]	; (801fa28 <tcp_receive+0x740>)
 801f91e:	f004 fe0b 	bl	8024538 <iprintf>
      if (inseg.p->len < off) {
 801f922:	4b3e      	ldr	r3, [pc, #248]	; (801fa1c <tcp_receive+0x734>)
 801f924:	685b      	ldr	r3, [r3, #4]
 801f926:	895b      	ldrh	r3, [r3, #10]
 801f928:	461a      	mov	r2, r3
 801f92a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801f92c:	429a      	cmp	r2, r3
 801f92e:	da3e      	bge.n	801f9ae <tcp_receive+0x6c6>
        LWIP_ASSERT("pbuf too short!", (((s32_t)inseg.p->tot_len) >= off));
 801f930:	4b3a      	ldr	r3, [pc, #232]	; (801fa1c <tcp_receive+0x734>)
 801f932:	685b      	ldr	r3, [r3, #4]
 801f934:	891b      	ldrh	r3, [r3, #8]
 801f936:	461a      	mov	r2, r3
 801f938:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801f93a:	429a      	cmp	r2, r3
 801f93c:	da06      	bge.n	801f94c <tcp_receive+0x664>
 801f93e:	4b38      	ldr	r3, [pc, #224]	; (801fa20 <tcp_receive+0x738>)
 801f940:	f240 523f 	movw	r2, #1343	; 0x53f
 801f944:	493a      	ldr	r1, [pc, #232]	; (801fa30 <tcp_receive+0x748>)
 801f946:	4838      	ldr	r0, [pc, #224]	; (801fa28 <tcp_receive+0x740>)
 801f948:	f004 fdf6 	bl	8024538 <iprintf>
        new_tot_len = (u16_t)(inseg.p->tot_len - off);
 801f94c:	4b33      	ldr	r3, [pc, #204]	; (801fa1c <tcp_receive+0x734>)
 801f94e:	685b      	ldr	r3, [r3, #4]
 801f950:	891a      	ldrh	r2, [r3, #8]
 801f952:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801f954:	b29b      	uxth	r3, r3
 801f956:	1ad3      	subs	r3, r2, r3
 801f958:	823b      	strh	r3, [r7, #16]
        while (p->len < off) {
 801f95a:	e00e      	b.n	801f97a <tcp_receive+0x692>
          off -= p->len;
 801f95c:	69bb      	ldr	r3, [r7, #24]
 801f95e:	895b      	ldrh	r3, [r3, #10]
 801f960:	461a      	mov	r2, r3
 801f962:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801f964:	1a9b      	subs	r3, r3, r2
 801f966:	627b      	str	r3, [r7, #36]	; 0x24
          /* KJM following line changed (with addition of new_tot_len var)
             to fix bug #9076
             inseg.p->tot_len -= p->len; */
          p->tot_len = new_tot_len;
 801f968:	69bb      	ldr	r3, [r7, #24]
 801f96a:	8a3a      	ldrh	r2, [r7, #16]
 801f96c:	811a      	strh	r2, [r3, #8]
          p->len = 0;
 801f96e:	69bb      	ldr	r3, [r7, #24]
 801f970:	2200      	movs	r2, #0
 801f972:	815a      	strh	r2, [r3, #10]
          p = p->next;
 801f974:	69bb      	ldr	r3, [r7, #24]
 801f976:	681b      	ldr	r3, [r3, #0]
 801f978:	61bb      	str	r3, [r7, #24]
        while (p->len < off) {
 801f97a:	69bb      	ldr	r3, [r7, #24]
 801f97c:	895b      	ldrh	r3, [r3, #10]
 801f97e:	461a      	mov	r2, r3
 801f980:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801f982:	429a      	cmp	r2, r3
 801f984:	dbea      	blt.n	801f95c <tcp_receive+0x674>
        }
        if (pbuf_header(p, (s16_t)-off)) {
 801f986:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801f988:	b29b      	uxth	r3, r3
 801f98a:	425b      	negs	r3, r3
 801f98c:	b29b      	uxth	r3, r3
 801f98e:	b21b      	sxth	r3, r3
 801f990:	4619      	mov	r1, r3
 801f992:	69b8      	ldr	r0, [r7, #24]
 801f994:	f7fc fc4c 	bl	801c230 <pbuf_header>
 801f998:	4603      	mov	r3, r0
 801f99a:	2b00      	cmp	r3, #0
 801f99c:	d01c      	beq.n	801f9d8 <tcp_receive+0x6f0>
          /* Do we need to cope with this failing?  Assert for now */
          LWIP_ASSERT("pbuf_header failed", 0);
 801f99e:	4b20      	ldr	r3, [pc, #128]	; (801fa20 <tcp_receive+0x738>)
 801f9a0:	f240 524c 	movw	r2, #1356	; 0x54c
 801f9a4:	4923      	ldr	r1, [pc, #140]	; (801fa34 <tcp_receive+0x74c>)
 801f9a6:	4820      	ldr	r0, [pc, #128]	; (801fa28 <tcp_receive+0x740>)
 801f9a8:	f004 fdc6 	bl	8024538 <iprintf>
 801f9ac:	e014      	b.n	801f9d8 <tcp_receive+0x6f0>
        }
      } else {
        if (pbuf_header(inseg.p, (s16_t)-off)) {
 801f9ae:	4b1b      	ldr	r3, [pc, #108]	; (801fa1c <tcp_receive+0x734>)
 801f9b0:	685b      	ldr	r3, [r3, #4]
 801f9b2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 801f9b4:	b292      	uxth	r2, r2
 801f9b6:	4252      	negs	r2, r2
 801f9b8:	b292      	uxth	r2, r2
 801f9ba:	b212      	sxth	r2, r2
 801f9bc:	4611      	mov	r1, r2
 801f9be:	4618      	mov	r0, r3
 801f9c0:	f7fc fc36 	bl	801c230 <pbuf_header>
 801f9c4:	4603      	mov	r3, r0
 801f9c6:	2b00      	cmp	r3, #0
 801f9c8:	d006      	beq.n	801f9d8 <tcp_receive+0x6f0>
          /* Do we need to cope with this failing?  Assert for now */
          LWIP_ASSERT("pbuf_header failed", 0);
 801f9ca:	4b15      	ldr	r3, [pc, #84]	; (801fa20 <tcp_receive+0x738>)
 801f9cc:	f240 5251 	movw	r2, #1361	; 0x551
 801f9d0:	4918      	ldr	r1, [pc, #96]	; (801fa34 <tcp_receive+0x74c>)
 801f9d2:	4815      	ldr	r0, [pc, #84]	; (801fa28 <tcp_receive+0x740>)
 801f9d4:	f004 fdb0 	bl	8024538 <iprintf>
        }
      }
      inseg.len -= (u16_t)(pcb->rcv_nxt - seqno);
 801f9d8:	4b10      	ldr	r3, [pc, #64]	; (801fa1c <tcp_receive+0x734>)
 801f9da:	891a      	ldrh	r2, [r3, #8]
 801f9dc:	4b0e      	ldr	r3, [pc, #56]	; (801fa18 <tcp_receive+0x730>)
 801f9de:	681b      	ldr	r3, [r3, #0]
 801f9e0:	b299      	uxth	r1, r3
 801f9e2:	687b      	ldr	r3, [r7, #4]
 801f9e4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 801f9e6:	b29b      	uxth	r3, r3
 801f9e8:	1acb      	subs	r3, r1, r3
 801f9ea:	b29b      	uxth	r3, r3
 801f9ec:	4413      	add	r3, r2
 801f9ee:	b29a      	uxth	r2, r3
 801f9f0:	4b0a      	ldr	r3, [pc, #40]	; (801fa1c <tcp_receive+0x734>)
 801f9f2:	811a      	strh	r2, [r3, #8]
      inseg.tcphdr->seqno = seqno = pcb->rcv_nxt;
 801f9f4:	4b09      	ldr	r3, [pc, #36]	; (801fa1c <tcp_receive+0x734>)
 801f9f6:	68db      	ldr	r3, [r3, #12]
 801f9f8:	687a      	ldr	r2, [r7, #4]
 801f9fa:	6a52      	ldr	r2, [r2, #36]	; 0x24
 801f9fc:	4906      	ldr	r1, [pc, #24]	; (801fa18 <tcp_receive+0x730>)
 801f9fe:	600a      	str	r2, [r1, #0]
 801fa00:	4a05      	ldr	r2, [pc, #20]	; (801fa18 <tcp_receive+0x730>)
 801fa02:	6812      	ldr	r2, [r2, #0]
 801fa04:	605a      	str	r2, [r3, #4]
    if (TCP_SEQ_BETWEEN(pcb->rcv_nxt, seqno + 1, seqno + tcplen - 1)) {
 801fa06:	e025      	b.n	801fa54 <tcp_receive+0x76c>
 801fa08:	200040e8 	.word	0x200040e8
 801fa0c:	200040ec 	.word	0x200040ec
 801fa10:	20008aa4 	.word	0x20008aa4
 801fa14:	200040ee 	.word	0x200040ee
 801fa18:	200040e4 	.word	0x200040e4
 801fa1c:	200040c4 	.word	0x200040c4
 801fa20:	08026c50 	.word	0x08026c50
 801fa24:	08026ed8 	.word	0x08026ed8
 801fa28:	08026c94 	.word	0x08026c94
 801fa2c:	08026ee8 	.word	0x08026ee8
 801fa30:	08026ef8 	.word	0x08026ef8
 801fa34:	08026f08 	.word	0x08026f08
    }
    else {
      if (TCP_SEQ_LT(seqno, pcb->rcv_nxt)) {
 801fa38:	4b86      	ldr	r3, [pc, #536]	; (801fc54 <tcp_receive+0x96c>)
 801fa3a:	681a      	ldr	r2, [r3, #0]
 801fa3c:	687b      	ldr	r3, [r7, #4]
 801fa3e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 801fa40:	1ad3      	subs	r3, r2, r3
 801fa42:	2b00      	cmp	r3, #0
 801fa44:	da06      	bge.n	801fa54 <tcp_receive+0x76c>
        /* the whole segment is < rcv_nxt */
        /* must be a duplicate of a packet that has already been correctly handled */

        LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_receive: duplicate seqno %"U32_F"\n", seqno));
        tcp_ack_now(pcb);
 801fa46:	687b      	ldr	r3, [r7, #4]
 801fa48:	7e9b      	ldrb	r3, [r3, #26]
 801fa4a:	f043 0302 	orr.w	r3, r3, #2
 801fa4e:	b2da      	uxtb	r2, r3
 801fa50:	687b      	ldr	r3, [r7, #4]
 801fa52:	769a      	strb	r2, [r3, #26]
    }

    /* The sequence number must be within the window (above rcv_nxt
       and below rcv_nxt + rcv_wnd) in order to be further
       processed. */
    if (TCP_SEQ_BETWEEN(seqno, pcb->rcv_nxt,
 801fa54:	4b7f      	ldr	r3, [pc, #508]	; (801fc54 <tcp_receive+0x96c>)
 801fa56:	681a      	ldr	r2, [r3, #0]
 801fa58:	687b      	ldr	r3, [r7, #4]
 801fa5a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 801fa5c:	1ad3      	subs	r3, r2, r3
 801fa5e:	2b00      	cmp	r3, #0
 801fa60:	f2c0 840d 	blt.w	802027e <tcp_receive+0xf96>
 801fa64:	4b7b      	ldr	r3, [pc, #492]	; (801fc54 <tcp_receive+0x96c>)
 801fa66:	681a      	ldr	r2, [r3, #0]
 801fa68:	687b      	ldr	r3, [r7, #4]
 801fa6a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 801fa6c:	6879      	ldr	r1, [r7, #4]
 801fa6e:	8d09      	ldrh	r1, [r1, #40]	; 0x28
 801fa70:	440b      	add	r3, r1
 801fa72:	1ad3      	subs	r3, r2, r3
 801fa74:	3301      	adds	r3, #1
 801fa76:	2b00      	cmp	r3, #0
 801fa78:	f300 8401 	bgt.w	802027e <tcp_receive+0xf96>
                        pcb->rcv_nxt + pcb->rcv_wnd - 1)) {
      if (pcb->rcv_nxt == seqno) {
 801fa7c:	687b      	ldr	r3, [r7, #4]
 801fa7e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 801fa80:	4b74      	ldr	r3, [pc, #464]	; (801fc54 <tcp_receive+0x96c>)
 801fa82:	681b      	ldr	r3, [r3, #0]
 801fa84:	429a      	cmp	r2, r3
 801fa86:	f040 8285 	bne.w	801ff94 <tcp_receive+0xcac>
        /* The incoming segment is the next in sequence. We check if
           we have to trim the end of the segment and update rcv_nxt
           and pass the data to the application. */
        tcplen = TCP_TCPLEN(&inseg);
 801fa8a:	4b73      	ldr	r3, [pc, #460]	; (801fc58 <tcp_receive+0x970>)
 801fa8c:	891c      	ldrh	r4, [r3, #8]
 801fa8e:	4b72      	ldr	r3, [pc, #456]	; (801fc58 <tcp_receive+0x970>)
 801fa90:	68db      	ldr	r3, [r3, #12]
 801fa92:	899b      	ldrh	r3, [r3, #12]
 801fa94:	b29b      	uxth	r3, r3
 801fa96:	4618      	mov	r0, r3
 801fa98:	f7f8 ff5e 	bl	8018958 <lwip_htons>
 801fa9c:	4603      	mov	r3, r0
 801fa9e:	f003 0303 	and.w	r3, r3, #3
 801faa2:	2b00      	cmp	r3, #0
 801faa4:	d001      	beq.n	801faaa <tcp_receive+0x7c2>
 801faa6:	2301      	movs	r3, #1
 801faa8:	e000      	b.n	801faac <tcp_receive+0x7c4>
 801faaa:	2300      	movs	r3, #0
 801faac:	4423      	add	r3, r4
 801faae:	b29a      	uxth	r2, r3
 801fab0:	4b6a      	ldr	r3, [pc, #424]	; (801fc5c <tcp_receive+0x974>)
 801fab2:	801a      	strh	r2, [r3, #0]

        if (tcplen > pcb->rcv_wnd) {
 801fab4:	687b      	ldr	r3, [r7, #4]
 801fab6:	8d1a      	ldrh	r2, [r3, #40]	; 0x28
 801fab8:	4b68      	ldr	r3, [pc, #416]	; (801fc5c <tcp_receive+0x974>)
 801faba:	881b      	ldrh	r3, [r3, #0]
 801fabc:	429a      	cmp	r2, r3
 801fabe:	d26d      	bcs.n	801fb9c <tcp_receive+0x8b4>
          LWIP_DEBUGF(TCP_INPUT_DEBUG,
                      ("tcp_receive: other end overran receive window"
                       "seqno %"U32_F" len %"U16_F" right edge %"U32_F"\n",
                       seqno, tcplen, pcb->rcv_nxt + pcb->rcv_wnd));
          if (TCPH_FLAGS(inseg.tcphdr) & TCP_FIN) {
 801fac0:	4b65      	ldr	r3, [pc, #404]	; (801fc58 <tcp_receive+0x970>)
 801fac2:	68db      	ldr	r3, [r3, #12]
 801fac4:	899b      	ldrh	r3, [r3, #12]
 801fac6:	b29b      	uxth	r3, r3
 801fac8:	4618      	mov	r0, r3
 801faca:	f7f8 ff45 	bl	8018958 <lwip_htons>
 801face:	4603      	mov	r3, r0
 801fad0:	f003 0301 	and.w	r3, r3, #1
 801fad4:	2b00      	cmp	r3, #0
 801fad6:	d01a      	beq.n	801fb0e <tcp_receive+0x826>
            /* Must remove the FIN from the header as we're trimming
             * that byte of sequence-space from the packet */
            TCPH_FLAGS_SET(inseg.tcphdr, TCPH_FLAGS(inseg.tcphdr) & ~(unsigned int)TCP_FIN);
 801fad8:	4b5f      	ldr	r3, [pc, #380]	; (801fc58 <tcp_receive+0x970>)
 801fada:	68dc      	ldr	r4, [r3, #12]
 801fadc:	4b5e      	ldr	r3, [pc, #376]	; (801fc58 <tcp_receive+0x970>)
 801fade:	68db      	ldr	r3, [r3, #12]
 801fae0:	899b      	ldrh	r3, [r3, #12]
 801fae2:	b29b      	uxth	r3, r3
 801fae4:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 801fae8:	b29d      	uxth	r5, r3
 801faea:	4b5b      	ldr	r3, [pc, #364]	; (801fc58 <tcp_receive+0x970>)
 801faec:	68db      	ldr	r3, [r3, #12]
 801faee:	899b      	ldrh	r3, [r3, #12]
 801faf0:	b29b      	uxth	r3, r3
 801faf2:	4618      	mov	r0, r3
 801faf4:	f7f8 ff30 	bl	8018958 <lwip_htons>
 801faf8:	4603      	mov	r3, r0
 801fafa:	f003 033e 	and.w	r3, r3, #62	; 0x3e
 801fafe:	b29b      	uxth	r3, r3
 801fb00:	4618      	mov	r0, r3
 801fb02:	f7f8 ff29 	bl	8018958 <lwip_htons>
 801fb06:	4603      	mov	r3, r0
 801fb08:	432b      	orrs	r3, r5
 801fb0a:	b29b      	uxth	r3, r3
 801fb0c:	81a3      	strh	r3, [r4, #12]
          }
          /* Adjust length of segment to fit in the window. */
          TCPWND_CHECK16(pcb->rcv_wnd);
          inseg.len = (u16_t)pcb->rcv_wnd;
 801fb0e:	687b      	ldr	r3, [r7, #4]
 801fb10:	8d1a      	ldrh	r2, [r3, #40]	; 0x28
 801fb12:	4b51      	ldr	r3, [pc, #324]	; (801fc58 <tcp_receive+0x970>)
 801fb14:	811a      	strh	r2, [r3, #8]
          if (TCPH_FLAGS(inseg.tcphdr) & TCP_SYN) {
 801fb16:	4b50      	ldr	r3, [pc, #320]	; (801fc58 <tcp_receive+0x970>)
 801fb18:	68db      	ldr	r3, [r3, #12]
 801fb1a:	899b      	ldrh	r3, [r3, #12]
 801fb1c:	b29b      	uxth	r3, r3
 801fb1e:	4618      	mov	r0, r3
 801fb20:	f7f8 ff1a 	bl	8018958 <lwip_htons>
 801fb24:	4603      	mov	r3, r0
 801fb26:	f003 0302 	and.w	r3, r3, #2
 801fb2a:	2b00      	cmp	r3, #0
 801fb2c:	d005      	beq.n	801fb3a <tcp_receive+0x852>
            inseg.len -= 1;
 801fb2e:	4b4a      	ldr	r3, [pc, #296]	; (801fc58 <tcp_receive+0x970>)
 801fb30:	891b      	ldrh	r3, [r3, #8]
 801fb32:	3b01      	subs	r3, #1
 801fb34:	b29a      	uxth	r2, r3
 801fb36:	4b48      	ldr	r3, [pc, #288]	; (801fc58 <tcp_receive+0x970>)
 801fb38:	811a      	strh	r2, [r3, #8]
          }
          pbuf_realloc(inseg.p, inseg.len);
 801fb3a:	4b47      	ldr	r3, [pc, #284]	; (801fc58 <tcp_receive+0x970>)
 801fb3c:	685a      	ldr	r2, [r3, #4]
 801fb3e:	4b46      	ldr	r3, [pc, #280]	; (801fc58 <tcp_receive+0x970>)
 801fb40:	891b      	ldrh	r3, [r3, #8]
 801fb42:	4619      	mov	r1, r3
 801fb44:	4610      	mov	r0, r2
 801fb46:	f7fc fa23 	bl	801bf90 <pbuf_realloc>
          tcplen = TCP_TCPLEN(&inseg);
 801fb4a:	4b43      	ldr	r3, [pc, #268]	; (801fc58 <tcp_receive+0x970>)
 801fb4c:	891c      	ldrh	r4, [r3, #8]
 801fb4e:	4b42      	ldr	r3, [pc, #264]	; (801fc58 <tcp_receive+0x970>)
 801fb50:	68db      	ldr	r3, [r3, #12]
 801fb52:	899b      	ldrh	r3, [r3, #12]
 801fb54:	b29b      	uxth	r3, r3
 801fb56:	4618      	mov	r0, r3
 801fb58:	f7f8 fefe 	bl	8018958 <lwip_htons>
 801fb5c:	4603      	mov	r3, r0
 801fb5e:	f003 0303 	and.w	r3, r3, #3
 801fb62:	2b00      	cmp	r3, #0
 801fb64:	d001      	beq.n	801fb6a <tcp_receive+0x882>
 801fb66:	2301      	movs	r3, #1
 801fb68:	e000      	b.n	801fb6c <tcp_receive+0x884>
 801fb6a:	2300      	movs	r3, #0
 801fb6c:	4423      	add	r3, r4
 801fb6e:	b29a      	uxth	r2, r3
 801fb70:	4b3a      	ldr	r3, [pc, #232]	; (801fc5c <tcp_receive+0x974>)
 801fb72:	801a      	strh	r2, [r3, #0]
          LWIP_ASSERT("tcp_receive: segment not trimmed correctly to rcv_wnd\n",
 801fb74:	4b39      	ldr	r3, [pc, #228]	; (801fc5c <tcp_receive+0x974>)
 801fb76:	881b      	ldrh	r3, [r3, #0]
 801fb78:	461a      	mov	r2, r3
 801fb7a:	4b36      	ldr	r3, [pc, #216]	; (801fc54 <tcp_receive+0x96c>)
 801fb7c:	681b      	ldr	r3, [r3, #0]
 801fb7e:	441a      	add	r2, r3
 801fb80:	687b      	ldr	r3, [r7, #4]
 801fb82:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 801fb84:	6879      	ldr	r1, [r7, #4]
 801fb86:	8d09      	ldrh	r1, [r1, #40]	; 0x28
 801fb88:	440b      	add	r3, r1
 801fb8a:	429a      	cmp	r2, r3
 801fb8c:	d006      	beq.n	801fb9c <tcp_receive+0x8b4>
 801fb8e:	4b34      	ldr	r3, [pc, #208]	; (801fc60 <tcp_receive+0x978>)
 801fb90:	f240 527f 	movw	r2, #1407	; 0x57f
 801fb94:	4933      	ldr	r1, [pc, #204]	; (801fc64 <tcp_receive+0x97c>)
 801fb96:	4834      	ldr	r0, [pc, #208]	; (801fc68 <tcp_receive+0x980>)
 801fb98:	f004 fcce 	bl	8024538 <iprintf>
        }
#if TCP_QUEUE_OOSEQ
        /* Received in-sequence data, adjust ooseq data if:
           - FIN has been received or
           - inseq overlaps with ooseq */
        if (pcb->ooseq != NULL) {
 801fb9c:	687b      	ldr	r3, [r7, #4]
 801fb9e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 801fba0:	2b00      	cmp	r3, #0
 801fba2:	f000 80e0 	beq.w	801fd66 <tcp_receive+0xa7e>
          if (TCPH_FLAGS(inseg.tcphdr) & TCP_FIN) {
 801fba6:	4b2c      	ldr	r3, [pc, #176]	; (801fc58 <tcp_receive+0x970>)
 801fba8:	68db      	ldr	r3, [r3, #12]
 801fbaa:	899b      	ldrh	r3, [r3, #12]
 801fbac:	b29b      	uxth	r3, r3
 801fbae:	4618      	mov	r0, r3
 801fbb0:	f7f8 fed2 	bl	8018958 <lwip_htons>
 801fbb4:	4603      	mov	r3, r0
 801fbb6:	f003 0301 	and.w	r3, r3, #1
 801fbba:	2b00      	cmp	r3, #0
 801fbbc:	d010      	beq.n	801fbe0 <tcp_receive+0x8f8>
            LWIP_DEBUGF(TCP_INPUT_DEBUG,
                        ("tcp_receive: received in-order FIN, binning ooseq queue\n"));
            /* Received in-order FIN means anything that was received
             * out of order must now have been received in-order, so
             * bin the ooseq queue */
            while (pcb->ooseq != NULL) {
 801fbbe:	e00a      	b.n	801fbd6 <tcp_receive+0x8ee>
              struct tcp_seg *old_ooseq = pcb->ooseq;
 801fbc0:	687b      	ldr	r3, [r7, #4]
 801fbc2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 801fbc4:	60fb      	str	r3, [r7, #12]
              pcb->ooseq = pcb->ooseq->next;
 801fbc6:	687b      	ldr	r3, [r7, #4]
 801fbc8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 801fbca:	681a      	ldr	r2, [r3, #0]
 801fbcc:	687b      	ldr	r3, [r7, #4]
 801fbce:	671a      	str	r2, [r3, #112]	; 0x70
              tcp_seg_free(old_ooseq);
 801fbd0:	68f8      	ldr	r0, [r7, #12]
 801fbd2:	f7fd fe6c 	bl	801d8ae <tcp_seg_free>
            while (pcb->ooseq != NULL) {
 801fbd6:	687b      	ldr	r3, [r7, #4]
 801fbd8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 801fbda:	2b00      	cmp	r3, #0
 801fbdc:	d1f0      	bne.n	801fbc0 <tcp_receive+0x8d8>
 801fbde:	e0c2      	b.n	801fd66 <tcp_receive+0xa7e>
            }
          } else {
            next = pcb->ooseq;
 801fbe0:	687b      	ldr	r3, [r7, #4]
 801fbe2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 801fbe4:	62fb      	str	r3, [r7, #44]	; 0x2c
            /* Remove all segments on ooseq that are covered by inseg already.
             * FIN is copied from ooseq to inseg if present. */
            while (next &&
 801fbe6:	e04e      	b.n	801fc86 <tcp_receive+0x99e>
                   TCP_SEQ_GEQ(seqno + tcplen,
                               next->tcphdr->seqno + next->len)) {
              /* inseg cannot have FIN here (already processed above) */
              if ((TCPH_FLAGS(next->tcphdr) & TCP_FIN) != 0 &&
 801fbe8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801fbea:	68db      	ldr	r3, [r3, #12]
 801fbec:	899b      	ldrh	r3, [r3, #12]
 801fbee:	b29b      	uxth	r3, r3
 801fbf0:	4618      	mov	r0, r3
 801fbf2:	f7f8 feb1 	bl	8018958 <lwip_htons>
 801fbf6:	4603      	mov	r3, r0
 801fbf8:	f003 0301 	and.w	r3, r3, #1
 801fbfc:	2b00      	cmp	r3, #0
 801fbfe:	d03a      	beq.n	801fc76 <tcp_receive+0x98e>
                  (TCPH_FLAGS(inseg.tcphdr) & TCP_SYN) == 0) {
 801fc00:	4b15      	ldr	r3, [pc, #84]	; (801fc58 <tcp_receive+0x970>)
 801fc02:	68db      	ldr	r3, [r3, #12]
 801fc04:	899b      	ldrh	r3, [r3, #12]
 801fc06:	b29b      	uxth	r3, r3
 801fc08:	4618      	mov	r0, r3
 801fc0a:	f7f8 fea5 	bl	8018958 <lwip_htons>
 801fc0e:	4603      	mov	r3, r0
 801fc10:	f003 0302 	and.w	r3, r3, #2
              if ((TCPH_FLAGS(next->tcphdr) & TCP_FIN) != 0 &&
 801fc14:	2b00      	cmp	r3, #0
 801fc16:	d12e      	bne.n	801fc76 <tcp_receive+0x98e>
                TCPH_SET_FLAG(inseg.tcphdr, TCP_FIN);
 801fc18:	4b0f      	ldr	r3, [pc, #60]	; (801fc58 <tcp_receive+0x970>)
 801fc1a:	68dc      	ldr	r4, [r3, #12]
 801fc1c:	4b0e      	ldr	r3, [pc, #56]	; (801fc58 <tcp_receive+0x970>)
 801fc1e:	68db      	ldr	r3, [r3, #12]
 801fc20:	899b      	ldrh	r3, [r3, #12]
 801fc22:	b29d      	uxth	r5, r3
 801fc24:	2001      	movs	r0, #1
 801fc26:	f7f8 fe97 	bl	8018958 <lwip_htons>
 801fc2a:	4603      	mov	r3, r0
 801fc2c:	432b      	orrs	r3, r5
 801fc2e:	b29b      	uxth	r3, r3
 801fc30:	81a3      	strh	r3, [r4, #12]
                tcplen = TCP_TCPLEN(&inseg);
 801fc32:	4b09      	ldr	r3, [pc, #36]	; (801fc58 <tcp_receive+0x970>)
 801fc34:	891c      	ldrh	r4, [r3, #8]
 801fc36:	4b08      	ldr	r3, [pc, #32]	; (801fc58 <tcp_receive+0x970>)
 801fc38:	68db      	ldr	r3, [r3, #12]
 801fc3a:	899b      	ldrh	r3, [r3, #12]
 801fc3c:	b29b      	uxth	r3, r3
 801fc3e:	4618      	mov	r0, r3
 801fc40:	f7f8 fe8a 	bl	8018958 <lwip_htons>
 801fc44:	4603      	mov	r3, r0
 801fc46:	f003 0303 	and.w	r3, r3, #3
 801fc4a:	2b00      	cmp	r3, #0
 801fc4c:	d00e      	beq.n	801fc6c <tcp_receive+0x984>
 801fc4e:	2301      	movs	r3, #1
 801fc50:	e00d      	b.n	801fc6e <tcp_receive+0x986>
 801fc52:	bf00      	nop
 801fc54:	200040e4 	.word	0x200040e4
 801fc58:	200040c4 	.word	0x200040c4
 801fc5c:	200040ee 	.word	0x200040ee
 801fc60:	08026c50 	.word	0x08026c50
 801fc64:	08026f1c 	.word	0x08026f1c
 801fc68:	08026c94 	.word	0x08026c94
 801fc6c:	2300      	movs	r3, #0
 801fc6e:	4423      	add	r3, r4
 801fc70:	b29a      	uxth	r2, r3
 801fc72:	4b95      	ldr	r3, [pc, #596]	; (801fec8 <tcp_receive+0xbe0>)
 801fc74:	801a      	strh	r2, [r3, #0]
              }
              prev = next;
 801fc76:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801fc78:	62bb      	str	r3, [r7, #40]	; 0x28
              next = next->next;
 801fc7a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801fc7c:	681b      	ldr	r3, [r3, #0]
 801fc7e:	62fb      	str	r3, [r7, #44]	; 0x2c
              tcp_seg_free(prev);
 801fc80:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 801fc82:	f7fd fe14 	bl	801d8ae <tcp_seg_free>
            while (next &&
 801fc86:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801fc88:	2b00      	cmp	r3, #0
 801fc8a:	d00e      	beq.n	801fcaa <tcp_receive+0x9c2>
                   TCP_SEQ_GEQ(seqno + tcplen,
 801fc8c:	4b8e      	ldr	r3, [pc, #568]	; (801fec8 <tcp_receive+0xbe0>)
 801fc8e:	881b      	ldrh	r3, [r3, #0]
 801fc90:	461a      	mov	r2, r3
 801fc92:	4b8e      	ldr	r3, [pc, #568]	; (801fecc <tcp_receive+0xbe4>)
 801fc94:	681b      	ldr	r3, [r3, #0]
 801fc96:	441a      	add	r2, r3
 801fc98:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801fc9a:	68db      	ldr	r3, [r3, #12]
 801fc9c:	685b      	ldr	r3, [r3, #4]
 801fc9e:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 801fca0:	8909      	ldrh	r1, [r1, #8]
 801fca2:	440b      	add	r3, r1
 801fca4:	1ad3      	subs	r3, r2, r3
            while (next &&
 801fca6:	2b00      	cmp	r3, #0
 801fca8:	da9e      	bge.n	801fbe8 <tcp_receive+0x900>
            }
            /* Now trim right side of inseg if it overlaps with the first
             * segment on ooseq */
            if (next &&
 801fcaa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801fcac:	2b00      	cmp	r3, #0
 801fcae:	d057      	beq.n	801fd60 <tcp_receive+0xa78>
                TCP_SEQ_GT(seqno + tcplen,
 801fcb0:	4b85      	ldr	r3, [pc, #532]	; (801fec8 <tcp_receive+0xbe0>)
 801fcb2:	881b      	ldrh	r3, [r3, #0]
 801fcb4:	461a      	mov	r2, r3
 801fcb6:	4b85      	ldr	r3, [pc, #532]	; (801fecc <tcp_receive+0xbe4>)
 801fcb8:	681b      	ldr	r3, [r3, #0]
 801fcba:	441a      	add	r2, r3
 801fcbc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801fcbe:	68db      	ldr	r3, [r3, #12]
 801fcc0:	685b      	ldr	r3, [r3, #4]
 801fcc2:	1ad3      	subs	r3, r2, r3
            if (next &&
 801fcc4:	2b00      	cmp	r3, #0
 801fcc6:	dd4b      	ble.n	801fd60 <tcp_receive+0xa78>
                           next->tcphdr->seqno)) {
              /* inseg cannot have FIN here (already processed above) */
              inseg.len = (u16_t)(next->tcphdr->seqno - seqno);
 801fcc8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801fcca:	68db      	ldr	r3, [r3, #12]
 801fccc:	685b      	ldr	r3, [r3, #4]
 801fcce:	b29a      	uxth	r2, r3
 801fcd0:	4b7e      	ldr	r3, [pc, #504]	; (801fecc <tcp_receive+0xbe4>)
 801fcd2:	681b      	ldr	r3, [r3, #0]
 801fcd4:	b29b      	uxth	r3, r3
 801fcd6:	1ad3      	subs	r3, r2, r3
 801fcd8:	b29a      	uxth	r2, r3
 801fcda:	4b7d      	ldr	r3, [pc, #500]	; (801fed0 <tcp_receive+0xbe8>)
 801fcdc:	811a      	strh	r2, [r3, #8]
              if (TCPH_FLAGS(inseg.tcphdr) & TCP_SYN) {
 801fcde:	4b7c      	ldr	r3, [pc, #496]	; (801fed0 <tcp_receive+0xbe8>)
 801fce0:	68db      	ldr	r3, [r3, #12]
 801fce2:	899b      	ldrh	r3, [r3, #12]
 801fce4:	b29b      	uxth	r3, r3
 801fce6:	4618      	mov	r0, r3
 801fce8:	f7f8 fe36 	bl	8018958 <lwip_htons>
 801fcec:	4603      	mov	r3, r0
 801fcee:	f003 0302 	and.w	r3, r3, #2
 801fcf2:	2b00      	cmp	r3, #0
 801fcf4:	d005      	beq.n	801fd02 <tcp_receive+0xa1a>
                inseg.len -= 1;
 801fcf6:	4b76      	ldr	r3, [pc, #472]	; (801fed0 <tcp_receive+0xbe8>)
 801fcf8:	891b      	ldrh	r3, [r3, #8]
 801fcfa:	3b01      	subs	r3, #1
 801fcfc:	b29a      	uxth	r2, r3
 801fcfe:	4b74      	ldr	r3, [pc, #464]	; (801fed0 <tcp_receive+0xbe8>)
 801fd00:	811a      	strh	r2, [r3, #8]
              }
              pbuf_realloc(inseg.p, inseg.len);
 801fd02:	4b73      	ldr	r3, [pc, #460]	; (801fed0 <tcp_receive+0xbe8>)
 801fd04:	685a      	ldr	r2, [r3, #4]
 801fd06:	4b72      	ldr	r3, [pc, #456]	; (801fed0 <tcp_receive+0xbe8>)
 801fd08:	891b      	ldrh	r3, [r3, #8]
 801fd0a:	4619      	mov	r1, r3
 801fd0c:	4610      	mov	r0, r2
 801fd0e:	f7fc f93f 	bl	801bf90 <pbuf_realloc>
              tcplen = TCP_TCPLEN(&inseg);
 801fd12:	4b6f      	ldr	r3, [pc, #444]	; (801fed0 <tcp_receive+0xbe8>)
 801fd14:	891c      	ldrh	r4, [r3, #8]
 801fd16:	4b6e      	ldr	r3, [pc, #440]	; (801fed0 <tcp_receive+0xbe8>)
 801fd18:	68db      	ldr	r3, [r3, #12]
 801fd1a:	899b      	ldrh	r3, [r3, #12]
 801fd1c:	b29b      	uxth	r3, r3
 801fd1e:	4618      	mov	r0, r3
 801fd20:	f7f8 fe1a 	bl	8018958 <lwip_htons>
 801fd24:	4603      	mov	r3, r0
 801fd26:	f003 0303 	and.w	r3, r3, #3
 801fd2a:	2b00      	cmp	r3, #0
 801fd2c:	d001      	beq.n	801fd32 <tcp_receive+0xa4a>
 801fd2e:	2301      	movs	r3, #1
 801fd30:	e000      	b.n	801fd34 <tcp_receive+0xa4c>
 801fd32:	2300      	movs	r3, #0
 801fd34:	4423      	add	r3, r4
 801fd36:	b29a      	uxth	r2, r3
 801fd38:	4b63      	ldr	r3, [pc, #396]	; (801fec8 <tcp_receive+0xbe0>)
 801fd3a:	801a      	strh	r2, [r3, #0]
              LWIP_ASSERT("tcp_receive: segment not trimmed correctly to ooseq queue\n",
 801fd3c:	4b62      	ldr	r3, [pc, #392]	; (801fec8 <tcp_receive+0xbe0>)
 801fd3e:	881b      	ldrh	r3, [r3, #0]
 801fd40:	461a      	mov	r2, r3
 801fd42:	4b62      	ldr	r3, [pc, #392]	; (801fecc <tcp_receive+0xbe4>)
 801fd44:	681b      	ldr	r3, [r3, #0]
 801fd46:	441a      	add	r2, r3
 801fd48:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801fd4a:	68db      	ldr	r3, [r3, #12]
 801fd4c:	685b      	ldr	r3, [r3, #4]
 801fd4e:	429a      	cmp	r2, r3
 801fd50:	d006      	beq.n	801fd60 <tcp_receive+0xa78>
 801fd52:	4b60      	ldr	r3, [pc, #384]	; (801fed4 <tcp_receive+0xbec>)
 801fd54:	f240 52af 	movw	r2, #1455	; 0x5af
 801fd58:	495f      	ldr	r1, [pc, #380]	; (801fed8 <tcp_receive+0xbf0>)
 801fd5a:	4860      	ldr	r0, [pc, #384]	; (801fedc <tcp_receive+0xbf4>)
 801fd5c:	f004 fbec 	bl	8024538 <iprintf>
                          (seqno + tcplen) == next->tcphdr->seqno);
            }
            pcb->ooseq = next;
 801fd60:	687b      	ldr	r3, [r7, #4]
 801fd62:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 801fd64:	671a      	str	r2, [r3, #112]	; 0x70
          }
        }
#endif /* TCP_QUEUE_OOSEQ */

        pcb->rcv_nxt = seqno + tcplen;
 801fd66:	4b58      	ldr	r3, [pc, #352]	; (801fec8 <tcp_receive+0xbe0>)
 801fd68:	881b      	ldrh	r3, [r3, #0]
 801fd6a:	461a      	mov	r2, r3
 801fd6c:	4b57      	ldr	r3, [pc, #348]	; (801fecc <tcp_receive+0xbe4>)
 801fd6e:	681b      	ldr	r3, [r3, #0]
 801fd70:	441a      	add	r2, r3
 801fd72:	687b      	ldr	r3, [r7, #4]
 801fd74:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update the receiver's (our) window. */
        LWIP_ASSERT("tcp_receive: tcplen > rcv_wnd\n", pcb->rcv_wnd >= tcplen);
 801fd76:	687b      	ldr	r3, [r7, #4]
 801fd78:	8d1a      	ldrh	r2, [r3, #40]	; 0x28
 801fd7a:	4b53      	ldr	r3, [pc, #332]	; (801fec8 <tcp_receive+0xbe0>)
 801fd7c:	881b      	ldrh	r3, [r3, #0]
 801fd7e:	429a      	cmp	r2, r3
 801fd80:	d206      	bcs.n	801fd90 <tcp_receive+0xaa8>
 801fd82:	4b54      	ldr	r3, [pc, #336]	; (801fed4 <tcp_receive+0xbec>)
 801fd84:	f240 52b9 	movw	r2, #1465	; 0x5b9
 801fd88:	4955      	ldr	r1, [pc, #340]	; (801fee0 <tcp_receive+0xbf8>)
 801fd8a:	4854      	ldr	r0, [pc, #336]	; (801fedc <tcp_receive+0xbf4>)
 801fd8c:	f004 fbd4 	bl	8024538 <iprintf>
        pcb->rcv_wnd -= tcplen;
 801fd90:	687b      	ldr	r3, [r7, #4]
 801fd92:	8d1a      	ldrh	r2, [r3, #40]	; 0x28
 801fd94:	4b4c      	ldr	r3, [pc, #304]	; (801fec8 <tcp_receive+0xbe0>)
 801fd96:	881b      	ldrh	r3, [r3, #0]
 801fd98:	1ad3      	subs	r3, r2, r3
 801fd9a:	b29a      	uxth	r2, r3
 801fd9c:	687b      	ldr	r3, [r7, #4]
 801fd9e:	851a      	strh	r2, [r3, #40]	; 0x28

        tcp_update_rcv_ann_wnd(pcb);
 801fda0:	6878      	ldr	r0, [r7, #4]
 801fda2:	f7fd f8f5 	bl	801cf90 <tcp_update_rcv_ann_wnd>
           chains its data on this pbuf as well.

           If the segment was a FIN, we set the TF_GOT_FIN flag that will
           be used to indicate to the application that the remote side has
           closed its end of the connection. */
        if (inseg.p->tot_len > 0) {
 801fda6:	4b4a      	ldr	r3, [pc, #296]	; (801fed0 <tcp_receive+0xbe8>)
 801fda8:	685b      	ldr	r3, [r3, #4]
 801fdaa:	891b      	ldrh	r3, [r3, #8]
 801fdac:	2b00      	cmp	r3, #0
 801fdae:	d006      	beq.n	801fdbe <tcp_receive+0xad6>
          recv_data = inseg.p;
 801fdb0:	4b47      	ldr	r3, [pc, #284]	; (801fed0 <tcp_receive+0xbe8>)
 801fdb2:	685b      	ldr	r3, [r3, #4]
 801fdb4:	4a4b      	ldr	r2, [pc, #300]	; (801fee4 <tcp_receive+0xbfc>)
 801fdb6:	6013      	str	r3, [r2, #0]
          /* Since this pbuf now is the responsibility of the
             application, we delete our reference to it so that we won't
             (mistakingly) deallocate it. */
          inseg.p = NULL;
 801fdb8:	4b45      	ldr	r3, [pc, #276]	; (801fed0 <tcp_receive+0xbe8>)
 801fdba:	2200      	movs	r2, #0
 801fdbc:	605a      	str	r2, [r3, #4]
        }
        if (TCPH_FLAGS(inseg.tcphdr) & TCP_FIN) {
 801fdbe:	4b44      	ldr	r3, [pc, #272]	; (801fed0 <tcp_receive+0xbe8>)
 801fdc0:	68db      	ldr	r3, [r3, #12]
 801fdc2:	899b      	ldrh	r3, [r3, #12]
 801fdc4:	b29b      	uxth	r3, r3
 801fdc6:	4618      	mov	r0, r3
 801fdc8:	f7f8 fdc6 	bl	8018958 <lwip_htons>
 801fdcc:	4603      	mov	r3, r0
 801fdce:	f003 0301 	and.w	r3, r3, #1
 801fdd2:	2b00      	cmp	r3, #0
 801fdd4:	f000 80b4 	beq.w	801ff40 <tcp_receive+0xc58>
          LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_receive: received FIN.\n"));
          recv_flags |= TF_GOT_FIN;
 801fdd8:	4b43      	ldr	r3, [pc, #268]	; (801fee8 <tcp_receive+0xc00>)
 801fdda:	781b      	ldrb	r3, [r3, #0]
 801fddc:	f043 0320 	orr.w	r3, r3, #32
 801fde0:	b2da      	uxtb	r2, r3
 801fde2:	4b41      	ldr	r3, [pc, #260]	; (801fee8 <tcp_receive+0xc00>)
 801fde4:	701a      	strb	r2, [r3, #0]
        }

#if TCP_QUEUE_OOSEQ
        /* We now check if we have segments on the ->ooseq queue that
           are now in sequence. */
        while (pcb->ooseq != NULL &&
 801fde6:	e0ab      	b.n	801ff40 <tcp_receive+0xc58>
               pcb->ooseq->tcphdr->seqno == pcb->rcv_nxt) {

          cseg = pcb->ooseq;
 801fde8:	687b      	ldr	r3, [r7, #4]
 801fdea:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 801fdec:	60bb      	str	r3, [r7, #8]
          seqno = pcb->ooseq->tcphdr->seqno;
 801fdee:	687b      	ldr	r3, [r7, #4]
 801fdf0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 801fdf2:	68db      	ldr	r3, [r3, #12]
 801fdf4:	685b      	ldr	r3, [r3, #4]
 801fdf6:	4a35      	ldr	r2, [pc, #212]	; (801fecc <tcp_receive+0xbe4>)
 801fdf8:	6013      	str	r3, [r2, #0]

          pcb->rcv_nxt += TCP_TCPLEN(cseg);
 801fdfa:	68bb      	ldr	r3, [r7, #8]
 801fdfc:	891b      	ldrh	r3, [r3, #8]
 801fdfe:	461c      	mov	r4, r3
 801fe00:	68bb      	ldr	r3, [r7, #8]
 801fe02:	68db      	ldr	r3, [r3, #12]
 801fe04:	899b      	ldrh	r3, [r3, #12]
 801fe06:	b29b      	uxth	r3, r3
 801fe08:	4618      	mov	r0, r3
 801fe0a:	f7f8 fda5 	bl	8018958 <lwip_htons>
 801fe0e:	4603      	mov	r3, r0
 801fe10:	f003 0303 	and.w	r3, r3, #3
 801fe14:	2b00      	cmp	r3, #0
 801fe16:	d001      	beq.n	801fe1c <tcp_receive+0xb34>
 801fe18:	2301      	movs	r3, #1
 801fe1a:	e000      	b.n	801fe1e <tcp_receive+0xb36>
 801fe1c:	2300      	movs	r3, #0
 801fe1e:	4423      	add	r3, r4
 801fe20:	687a      	ldr	r2, [r7, #4]
 801fe22:	6a52      	ldr	r2, [r2, #36]	; 0x24
 801fe24:	441a      	add	r2, r3
 801fe26:	687b      	ldr	r3, [r7, #4]
 801fe28:	625a      	str	r2, [r3, #36]	; 0x24
          LWIP_ASSERT("tcp_receive: ooseq tcplen > rcv_wnd\n",
 801fe2a:	687b      	ldr	r3, [r7, #4]
 801fe2c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 801fe2e:	461c      	mov	r4, r3
 801fe30:	68bb      	ldr	r3, [r7, #8]
 801fe32:	891b      	ldrh	r3, [r3, #8]
 801fe34:	461d      	mov	r5, r3
 801fe36:	68bb      	ldr	r3, [r7, #8]
 801fe38:	68db      	ldr	r3, [r3, #12]
 801fe3a:	899b      	ldrh	r3, [r3, #12]
 801fe3c:	b29b      	uxth	r3, r3
 801fe3e:	4618      	mov	r0, r3
 801fe40:	f7f8 fd8a 	bl	8018958 <lwip_htons>
 801fe44:	4603      	mov	r3, r0
 801fe46:	f003 0303 	and.w	r3, r3, #3
 801fe4a:	2b00      	cmp	r3, #0
 801fe4c:	d001      	beq.n	801fe52 <tcp_receive+0xb6a>
 801fe4e:	2301      	movs	r3, #1
 801fe50:	e000      	b.n	801fe54 <tcp_receive+0xb6c>
 801fe52:	2300      	movs	r3, #0
 801fe54:	442b      	add	r3, r5
 801fe56:	429c      	cmp	r4, r3
 801fe58:	d206      	bcs.n	801fe68 <tcp_receive+0xb80>
 801fe5a:	4b1e      	ldr	r3, [pc, #120]	; (801fed4 <tcp_receive+0xbec>)
 801fe5c:	f240 52de 	movw	r2, #1502	; 0x5de
 801fe60:	4922      	ldr	r1, [pc, #136]	; (801feec <tcp_receive+0xc04>)
 801fe62:	481e      	ldr	r0, [pc, #120]	; (801fedc <tcp_receive+0xbf4>)
 801fe64:	f004 fb68 	bl	8024538 <iprintf>
                      pcb->rcv_wnd >= TCP_TCPLEN(cseg));
          pcb->rcv_wnd -= TCP_TCPLEN(cseg);
 801fe68:	68bb      	ldr	r3, [r7, #8]
 801fe6a:	891b      	ldrh	r3, [r3, #8]
 801fe6c:	461c      	mov	r4, r3
 801fe6e:	68bb      	ldr	r3, [r7, #8]
 801fe70:	68db      	ldr	r3, [r3, #12]
 801fe72:	899b      	ldrh	r3, [r3, #12]
 801fe74:	b29b      	uxth	r3, r3
 801fe76:	4618      	mov	r0, r3
 801fe78:	f7f8 fd6e 	bl	8018958 <lwip_htons>
 801fe7c:	4603      	mov	r3, r0
 801fe7e:	f003 0303 	and.w	r3, r3, #3
 801fe82:	2b00      	cmp	r3, #0
 801fe84:	d001      	beq.n	801fe8a <tcp_receive+0xba2>
 801fe86:	2301      	movs	r3, #1
 801fe88:	e000      	b.n	801fe8c <tcp_receive+0xba4>
 801fe8a:	2300      	movs	r3, #0
 801fe8c:	18e1      	adds	r1, r4, r3
 801fe8e:	687b      	ldr	r3, [r7, #4]
 801fe90:	8d1a      	ldrh	r2, [r3, #40]	; 0x28
 801fe92:	b28b      	uxth	r3, r1
 801fe94:	1ad3      	subs	r3, r2, r3
 801fe96:	b29a      	uxth	r2, r3
 801fe98:	687b      	ldr	r3, [r7, #4]
 801fe9a:	851a      	strh	r2, [r3, #40]	; 0x28

          tcp_update_rcv_ann_wnd(pcb);
 801fe9c:	6878      	ldr	r0, [r7, #4]
 801fe9e:	f7fd f877 	bl	801cf90 <tcp_update_rcv_ann_wnd>

          if (cseg->p->tot_len > 0) {
 801fea2:	68bb      	ldr	r3, [r7, #8]
 801fea4:	685b      	ldr	r3, [r3, #4]
 801fea6:	891b      	ldrh	r3, [r3, #8]
 801fea8:	2b00      	cmp	r3, #0
 801feaa:	d028      	beq.n	801fefe <tcp_receive+0xc16>
            /* Chain this pbuf onto the pbuf that we will pass to
               the application. */
            /* With window scaling, this can overflow recv_data->tot_len, but
               that's not a problem since we explicitly fix that before passing
               recv_data to the application. */
            if (recv_data) {
 801feac:	4b0d      	ldr	r3, [pc, #52]	; (801fee4 <tcp_receive+0xbfc>)
 801feae:	681b      	ldr	r3, [r3, #0]
 801feb0:	2b00      	cmp	r3, #0
 801feb2:	d01d      	beq.n	801fef0 <tcp_receive+0xc08>
              pbuf_cat(recv_data, cseg->p);
 801feb4:	4b0b      	ldr	r3, [pc, #44]	; (801fee4 <tcp_receive+0xbfc>)
 801feb6:	681a      	ldr	r2, [r3, #0]
 801feb8:	68bb      	ldr	r3, [r7, #8]
 801feba:	685b      	ldr	r3, [r3, #4]
 801febc:	4619      	mov	r1, r3
 801febe:	4610      	mov	r0, r2
 801fec0:	f7fc fab4 	bl	801c42c <pbuf_cat>
 801fec4:	e018      	b.n	801fef8 <tcp_receive+0xc10>
 801fec6:	bf00      	nop
 801fec8:	200040ee 	.word	0x200040ee
 801fecc:	200040e4 	.word	0x200040e4
 801fed0:	200040c4 	.word	0x200040c4
 801fed4:	08026c50 	.word	0x08026c50
 801fed8:	08026f54 	.word	0x08026f54
 801fedc:	08026c94 	.word	0x08026c94
 801fee0:	08026f90 	.word	0x08026f90
 801fee4:	200040f4 	.word	0x200040f4
 801fee8:	200040f1 	.word	0x200040f1
 801feec:	08026fb0 	.word	0x08026fb0
            } else {
              recv_data = cseg->p;
 801fef0:	68bb      	ldr	r3, [r7, #8]
 801fef2:	685b      	ldr	r3, [r3, #4]
 801fef4:	4a71      	ldr	r2, [pc, #452]	; (80200bc <tcp_receive+0xdd4>)
 801fef6:	6013      	str	r3, [r2, #0]
            }
            cseg->p = NULL;
 801fef8:	68bb      	ldr	r3, [r7, #8]
 801fefa:	2200      	movs	r2, #0
 801fefc:	605a      	str	r2, [r3, #4]
          }
          if (TCPH_FLAGS(cseg->tcphdr) & TCP_FIN) {
 801fefe:	68bb      	ldr	r3, [r7, #8]
 801ff00:	68db      	ldr	r3, [r3, #12]
 801ff02:	899b      	ldrh	r3, [r3, #12]
 801ff04:	b29b      	uxth	r3, r3
 801ff06:	4618      	mov	r0, r3
 801ff08:	f7f8 fd26 	bl	8018958 <lwip_htons>
 801ff0c:	4603      	mov	r3, r0
 801ff0e:	f003 0301 	and.w	r3, r3, #1
 801ff12:	2b00      	cmp	r3, #0
 801ff14:	d00d      	beq.n	801ff32 <tcp_receive+0xc4a>
            LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_receive: dequeued FIN.\n"));
            recv_flags |= TF_GOT_FIN;
 801ff16:	4b6a      	ldr	r3, [pc, #424]	; (80200c0 <tcp_receive+0xdd8>)
 801ff18:	781b      	ldrb	r3, [r3, #0]
 801ff1a:	f043 0320 	orr.w	r3, r3, #32
 801ff1e:	b2da      	uxtb	r2, r3
 801ff20:	4b67      	ldr	r3, [pc, #412]	; (80200c0 <tcp_receive+0xdd8>)
 801ff22:	701a      	strb	r2, [r3, #0]
            if (pcb->state == ESTABLISHED) { /* force passive close or we can move to active close */
 801ff24:	687b      	ldr	r3, [r7, #4]
 801ff26:	7d1b      	ldrb	r3, [r3, #20]
 801ff28:	2b04      	cmp	r3, #4
 801ff2a:	d102      	bne.n	801ff32 <tcp_receive+0xc4a>
              pcb->state = CLOSE_WAIT;
 801ff2c:	687b      	ldr	r3, [r7, #4]
 801ff2e:	2207      	movs	r2, #7
 801ff30:	751a      	strb	r2, [r3, #20]
            }
          }

          pcb->ooseq = cseg->next;
 801ff32:	68bb      	ldr	r3, [r7, #8]
 801ff34:	681a      	ldr	r2, [r3, #0]
 801ff36:	687b      	ldr	r3, [r7, #4]
 801ff38:	671a      	str	r2, [r3, #112]	; 0x70
          tcp_seg_free(cseg);
 801ff3a:	68b8      	ldr	r0, [r7, #8]
 801ff3c:	f7fd fcb7 	bl	801d8ae <tcp_seg_free>
        while (pcb->ooseq != NULL &&
 801ff40:	687b      	ldr	r3, [r7, #4]
 801ff42:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 801ff44:	2b00      	cmp	r3, #0
 801ff46:	d008      	beq.n	801ff5a <tcp_receive+0xc72>
               pcb->ooseq->tcphdr->seqno == pcb->rcv_nxt) {
 801ff48:	687b      	ldr	r3, [r7, #4]
 801ff4a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 801ff4c:	68db      	ldr	r3, [r3, #12]
 801ff4e:	685a      	ldr	r2, [r3, #4]
 801ff50:	687b      	ldr	r3, [r7, #4]
 801ff52:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        while (pcb->ooseq != NULL &&
 801ff54:	429a      	cmp	r2, r3
 801ff56:	f43f af47 	beq.w	801fde8 <tcp_receive+0xb00>
        }
#endif /* TCP_QUEUE_OOSEQ */


        /* Acknowledge the segment(s). */
        tcp_ack(pcb);
 801ff5a:	687b      	ldr	r3, [r7, #4]
 801ff5c:	7e9b      	ldrb	r3, [r3, #26]
 801ff5e:	f003 0301 	and.w	r3, r3, #1
 801ff62:	2b00      	cmp	r3, #0
 801ff64:	d00e      	beq.n	801ff84 <tcp_receive+0xc9c>
 801ff66:	687b      	ldr	r3, [r7, #4]
 801ff68:	7e9b      	ldrb	r3, [r3, #26]
 801ff6a:	f023 0301 	bic.w	r3, r3, #1
 801ff6e:	b2da      	uxtb	r2, r3
 801ff70:	687b      	ldr	r3, [r7, #4]
 801ff72:	769a      	strb	r2, [r3, #26]
 801ff74:	687b      	ldr	r3, [r7, #4]
 801ff76:	7e9b      	ldrb	r3, [r3, #26]
 801ff78:	f043 0302 	orr.w	r3, r3, #2
 801ff7c:	b2da      	uxtb	r2, r3
 801ff7e:	687b      	ldr	r3, [r7, #4]
 801ff80:	769a      	strb	r2, [r3, #26]
      if (pcb->rcv_nxt == seqno) {
 801ff82:	e180      	b.n	8020286 <tcp_receive+0xf9e>
        tcp_ack(pcb);
 801ff84:	687b      	ldr	r3, [r7, #4]
 801ff86:	7e9b      	ldrb	r3, [r3, #26]
 801ff88:	f043 0301 	orr.w	r3, r3, #1
 801ff8c:	b2da      	uxtb	r2, r3
 801ff8e:	687b      	ldr	r3, [r7, #4]
 801ff90:	769a      	strb	r2, [r3, #26]
      if (pcb->rcv_nxt == seqno) {
 801ff92:	e178      	b.n	8020286 <tcp_receive+0xf9e>
        }
#endif /* LWIP_IPV6 && LWIP_ND6_TCP_REACHABILITY_HINTS*/

      } else {
        /* We get here if the incoming segment is out-of-sequence. */
        tcp_send_empty_ack(pcb);
 801ff94:	6878      	ldr	r0, [r7, #4]
 801ff96:	f001 f8c7 	bl	8021128 <tcp_send_empty_ack>
#if TCP_QUEUE_OOSEQ
        /* We queue the segment on the ->ooseq queue. */
        if (pcb->ooseq == NULL) {
 801ff9a:	687b      	ldr	r3, [r7, #4]
 801ff9c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 801ff9e:	2b00      	cmp	r3, #0
 801ffa0:	d106      	bne.n	801ffb0 <tcp_receive+0xcc8>
          pcb->ooseq = tcp_seg_copy(&inseg);
 801ffa2:	4848      	ldr	r0, [pc, #288]	; (80200c4 <tcp_receive+0xddc>)
 801ffa4:	f7fd fc9b 	bl	801d8de <tcp_seg_copy>
 801ffa8:	4602      	mov	r2, r0
 801ffaa:	687b      	ldr	r3, [r7, #4]
 801ffac:	671a      	str	r2, [r3, #112]	; 0x70
      if (pcb->rcv_nxt == seqno) {
 801ffae:	e16a      	b.n	8020286 <tcp_receive+0xf9e>

             If the incoming segment has the same sequence number as a
             segment on the ->ooseq queue, we discard the segment that
             contains less data. */

          prev = NULL;
 801ffb0:	2300      	movs	r3, #0
 801ffb2:	62bb      	str	r3, [r7, #40]	; 0x28
          for (next = pcb->ooseq; next != NULL; next = next->next) {
 801ffb4:	687b      	ldr	r3, [r7, #4]
 801ffb6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 801ffb8:	62fb      	str	r3, [r7, #44]	; 0x2c
 801ffba:	e14f      	b.n	802025c <tcp_receive+0xf74>
            if (seqno == next->tcphdr->seqno) {
 801ffbc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801ffbe:	68db      	ldr	r3, [r3, #12]
 801ffc0:	685a      	ldr	r2, [r3, #4]
 801ffc2:	4b41      	ldr	r3, [pc, #260]	; (80200c8 <tcp_receive+0xde0>)
 801ffc4:	681b      	ldr	r3, [r3, #0]
 801ffc6:	429a      	cmp	r2, r3
 801ffc8:	d11d      	bne.n	8020006 <tcp_receive+0xd1e>
              /* The sequence number of the incoming segment is the
                 same as the sequence number of the segment on
                 ->ooseq. We check the lengths to see which one to
                 discard. */
              if (inseg.len > next->len) {
 801ffca:	4b3e      	ldr	r3, [pc, #248]	; (80200c4 <tcp_receive+0xddc>)
 801ffcc:	891a      	ldrh	r2, [r3, #8]
 801ffce:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801ffd0:	891b      	ldrh	r3, [r3, #8]
 801ffd2:	429a      	cmp	r2, r3
 801ffd4:	f240 8147 	bls.w	8020266 <tcp_receive+0xf7e>
                /* The incoming segment is larger than the old
                   segment. We replace some segments with the new
                   one. */
                cseg = tcp_seg_copy(&inseg);
 801ffd8:	483a      	ldr	r0, [pc, #232]	; (80200c4 <tcp_receive+0xddc>)
 801ffda:	f7fd fc80 	bl	801d8de <tcp_seg_copy>
 801ffde:	60b8      	str	r0, [r7, #8]
                if (cseg != NULL) {
 801ffe0:	68bb      	ldr	r3, [r7, #8]
 801ffe2:	2b00      	cmp	r3, #0
 801ffe4:	f000 8141 	beq.w	802026a <tcp_receive+0xf82>
                  if (prev != NULL) {
 801ffe8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801ffea:	2b00      	cmp	r3, #0
 801ffec:	d003      	beq.n	801fff6 <tcp_receive+0xd0e>
                    prev->next = cseg;
 801ffee:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801fff0:	68ba      	ldr	r2, [r7, #8]
 801fff2:	601a      	str	r2, [r3, #0]
 801fff4:	e002      	b.n	801fffc <tcp_receive+0xd14>
                  } else {
                    pcb->ooseq = cseg;
 801fff6:	687b      	ldr	r3, [r7, #4]
 801fff8:	68ba      	ldr	r2, [r7, #8]
 801fffa:	671a      	str	r2, [r3, #112]	; 0x70
                  }
                  tcp_oos_insert_segment(cseg, next);
 801fffc:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 801fffe:	68b8      	ldr	r0, [r7, #8]
 8020000:	f7ff f8fc 	bl	801f1fc <tcp_oos_insert_segment>
                }
                break;
 8020004:	e131      	b.n	802026a <tcp_receive+0xf82>
                   segment was smaller than the old one; in either
                   case, we ditch the incoming segment. */
                break;
              }
            } else {
              if (prev == NULL) {
 8020006:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8020008:	2b00      	cmp	r3, #0
 802000a:	d117      	bne.n	802003c <tcp_receive+0xd54>
                if (TCP_SEQ_LT(seqno, next->tcphdr->seqno)) {
 802000c:	4b2e      	ldr	r3, [pc, #184]	; (80200c8 <tcp_receive+0xde0>)
 802000e:	681a      	ldr	r2, [r3, #0]
 8020010:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8020012:	68db      	ldr	r3, [r3, #12]
 8020014:	685b      	ldr	r3, [r3, #4]
 8020016:	1ad3      	subs	r3, r2, r3
 8020018:	2b00      	cmp	r3, #0
 802001a:	da57      	bge.n	80200cc <tcp_receive+0xde4>
                  /* The sequence number of the incoming segment is lower
                     than the sequence number of the first segment on the
                     queue. We put the incoming segment first on the
                     queue. */
                  cseg = tcp_seg_copy(&inseg);
 802001c:	4829      	ldr	r0, [pc, #164]	; (80200c4 <tcp_receive+0xddc>)
 802001e:	f7fd fc5e 	bl	801d8de <tcp_seg_copy>
 8020022:	60b8      	str	r0, [r7, #8]
                  if (cseg != NULL) {
 8020024:	68bb      	ldr	r3, [r7, #8]
 8020026:	2b00      	cmp	r3, #0
 8020028:	f000 8121 	beq.w	802026e <tcp_receive+0xf86>
                    pcb->ooseq = cseg;
 802002c:	687b      	ldr	r3, [r7, #4]
 802002e:	68ba      	ldr	r2, [r7, #8]
 8020030:	671a      	str	r2, [r3, #112]	; 0x70
                    tcp_oos_insert_segment(cseg, next);
 8020032:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8020034:	68b8      	ldr	r0, [r7, #8]
 8020036:	f7ff f8e1 	bl	801f1fc <tcp_oos_insert_segment>
                  }
                  break;
 802003a:	e118      	b.n	802026e <tcp_receive+0xf86>
                }
              } else {
                /*if (TCP_SEQ_LT(prev->tcphdr->seqno, seqno) &&
                  TCP_SEQ_LT(seqno, next->tcphdr->seqno)) {*/
                if (TCP_SEQ_BETWEEN(seqno, prev->tcphdr->seqno+1, next->tcphdr->seqno-1)) {
 802003c:	4b22      	ldr	r3, [pc, #136]	; (80200c8 <tcp_receive+0xde0>)
 802003e:	681a      	ldr	r2, [r3, #0]
 8020040:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8020042:	68db      	ldr	r3, [r3, #12]
 8020044:	685b      	ldr	r3, [r3, #4]
 8020046:	1ad3      	subs	r3, r2, r3
 8020048:	3b01      	subs	r3, #1
 802004a:	2b00      	cmp	r3, #0
 802004c:	db3e      	blt.n	80200cc <tcp_receive+0xde4>
 802004e:	4b1e      	ldr	r3, [pc, #120]	; (80200c8 <tcp_receive+0xde0>)
 8020050:	681a      	ldr	r2, [r3, #0]
 8020052:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8020054:	68db      	ldr	r3, [r3, #12]
 8020056:	685b      	ldr	r3, [r3, #4]
 8020058:	1ad3      	subs	r3, r2, r3
 802005a:	3301      	adds	r3, #1
 802005c:	2b00      	cmp	r3, #0
 802005e:	dc35      	bgt.n	80200cc <tcp_receive+0xde4>
                  /* The sequence number of the incoming segment is in
                     between the sequence numbers of the previous and
                     the next segment on ->ooseq. We trim trim the previous
                     segment, delete next segments that included in received segment
                     and trim received, if needed. */
                  cseg = tcp_seg_copy(&inseg);
 8020060:	4818      	ldr	r0, [pc, #96]	; (80200c4 <tcp_receive+0xddc>)
 8020062:	f7fd fc3c 	bl	801d8de <tcp_seg_copy>
 8020066:	60b8      	str	r0, [r7, #8]
                  if (cseg != NULL) {
 8020068:	68bb      	ldr	r3, [r7, #8]
 802006a:	2b00      	cmp	r3, #0
 802006c:	f000 8101 	beq.w	8020272 <tcp_receive+0xf8a>
                    if (TCP_SEQ_GT(prev->tcphdr->seqno + prev->len, seqno)) {
 8020070:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8020072:	68db      	ldr	r3, [r3, #12]
 8020074:	685b      	ldr	r3, [r3, #4]
 8020076:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8020078:	8912      	ldrh	r2, [r2, #8]
 802007a:	441a      	add	r2, r3
 802007c:	4b12      	ldr	r3, [pc, #72]	; (80200c8 <tcp_receive+0xde0>)
 802007e:	681b      	ldr	r3, [r3, #0]
 8020080:	1ad3      	subs	r3, r2, r3
 8020082:	2b00      	cmp	r3, #0
 8020084:	dd12      	ble.n	80200ac <tcp_receive+0xdc4>
                      /* We need to trim the prev segment. */
                      prev->len = (u16_t)(seqno - prev->tcphdr->seqno);
 8020086:	4b10      	ldr	r3, [pc, #64]	; (80200c8 <tcp_receive+0xde0>)
 8020088:	681b      	ldr	r3, [r3, #0]
 802008a:	b29a      	uxth	r2, r3
 802008c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 802008e:	68db      	ldr	r3, [r3, #12]
 8020090:	685b      	ldr	r3, [r3, #4]
 8020092:	b29b      	uxth	r3, r3
 8020094:	1ad3      	subs	r3, r2, r3
 8020096:	b29a      	uxth	r2, r3
 8020098:	6abb      	ldr	r3, [r7, #40]	; 0x28
 802009a:	811a      	strh	r2, [r3, #8]
                      pbuf_realloc(prev->p, prev->len);
 802009c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 802009e:	685a      	ldr	r2, [r3, #4]
 80200a0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80200a2:	891b      	ldrh	r3, [r3, #8]
 80200a4:	4619      	mov	r1, r3
 80200a6:	4610      	mov	r0, r2
 80200a8:	f7fb ff72 	bl	801bf90 <pbuf_realloc>
                    }
                    prev->next = cseg;
 80200ac:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80200ae:	68ba      	ldr	r2, [r7, #8]
 80200b0:	601a      	str	r2, [r3, #0]
                    tcp_oos_insert_segment(cseg, next);
 80200b2:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80200b4:	68b8      	ldr	r0, [r7, #8]
 80200b6:	f7ff f8a1 	bl	801f1fc <tcp_oos_insert_segment>
                  }
                  break;
 80200ba:	e0da      	b.n	8020272 <tcp_receive+0xf8a>
 80200bc:	200040f4 	.word	0x200040f4
 80200c0:	200040f1 	.word	0x200040f1
 80200c4:	200040c4 	.word	0x200040c4
 80200c8:	200040e4 	.word	0x200040e4
                }
              }
              /* If the "next" segment is the last segment on the
                 ooseq queue, we add the incoming segment to the end
                 of the list. */
              if (next->next == NULL &&
 80200cc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80200ce:	681b      	ldr	r3, [r3, #0]
 80200d0:	2b00      	cmp	r3, #0
 80200d2:	f040 80be 	bne.w	8020252 <tcp_receive+0xf6a>
                  TCP_SEQ_GT(seqno, next->tcphdr->seqno)) {
 80200d6:	4b7b      	ldr	r3, [pc, #492]	; (80202c4 <tcp_receive+0xfdc>)
 80200d8:	681a      	ldr	r2, [r3, #0]
 80200da:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80200dc:	68db      	ldr	r3, [r3, #12]
 80200de:	685b      	ldr	r3, [r3, #4]
 80200e0:	1ad3      	subs	r3, r2, r3
              if (next->next == NULL &&
 80200e2:	2b00      	cmp	r3, #0
 80200e4:	f340 80b5 	ble.w	8020252 <tcp_receive+0xf6a>
                if (TCPH_FLAGS(next->tcphdr) & TCP_FIN) {
 80200e8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80200ea:	68db      	ldr	r3, [r3, #12]
 80200ec:	899b      	ldrh	r3, [r3, #12]
 80200ee:	b29b      	uxth	r3, r3
 80200f0:	4618      	mov	r0, r3
 80200f2:	f7f8 fc31 	bl	8018958 <lwip_htons>
 80200f6:	4603      	mov	r3, r0
 80200f8:	f003 0301 	and.w	r3, r3, #1
 80200fc:	2b00      	cmp	r3, #0
 80200fe:	f040 80ba 	bne.w	8020276 <tcp_receive+0xf8e>
                  /* segment "next" already contains all data */
                  break;
                }
                next->next = tcp_seg_copy(&inseg);
 8020102:	4871      	ldr	r0, [pc, #452]	; (80202c8 <tcp_receive+0xfe0>)
 8020104:	f7fd fbeb 	bl	801d8de <tcp_seg_copy>
 8020108:	4602      	mov	r2, r0
 802010a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 802010c:	601a      	str	r2, [r3, #0]
                if (next->next != NULL) {
 802010e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8020110:	681b      	ldr	r3, [r3, #0]
 8020112:	2b00      	cmp	r3, #0
 8020114:	f000 80b1 	beq.w	802027a <tcp_receive+0xf92>
                  if (TCP_SEQ_GT(next->tcphdr->seqno + next->len, seqno)) {
 8020118:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 802011a:	68db      	ldr	r3, [r3, #12]
 802011c:	685b      	ldr	r3, [r3, #4]
 802011e:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8020120:	8912      	ldrh	r2, [r2, #8]
 8020122:	441a      	add	r2, r3
 8020124:	4b67      	ldr	r3, [pc, #412]	; (80202c4 <tcp_receive+0xfdc>)
 8020126:	681b      	ldr	r3, [r3, #0]
 8020128:	1ad3      	subs	r3, r2, r3
 802012a:	2b00      	cmp	r3, #0
 802012c:	dd12      	ble.n	8020154 <tcp_receive+0xe6c>
                    /* We need to trim the last segment. */
                    next->len = (u16_t)(seqno - next->tcphdr->seqno);
 802012e:	4b65      	ldr	r3, [pc, #404]	; (80202c4 <tcp_receive+0xfdc>)
 8020130:	681b      	ldr	r3, [r3, #0]
 8020132:	b29a      	uxth	r2, r3
 8020134:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8020136:	68db      	ldr	r3, [r3, #12]
 8020138:	685b      	ldr	r3, [r3, #4]
 802013a:	b29b      	uxth	r3, r3
 802013c:	1ad3      	subs	r3, r2, r3
 802013e:	b29a      	uxth	r2, r3
 8020140:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8020142:	811a      	strh	r2, [r3, #8]
                    pbuf_realloc(next->p, next->len);
 8020144:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8020146:	685a      	ldr	r2, [r3, #4]
 8020148:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 802014a:	891b      	ldrh	r3, [r3, #8]
 802014c:	4619      	mov	r1, r3
 802014e:	4610      	mov	r0, r2
 8020150:	f7fb ff1e 	bl	801bf90 <pbuf_realloc>
                  }
                  /* check if the remote side overruns our receive window */
                  if (TCP_SEQ_GT((u32_t)tcplen + seqno, pcb->rcv_nxt + (u32_t)pcb->rcv_wnd)) {
 8020154:	4b5d      	ldr	r3, [pc, #372]	; (80202cc <tcp_receive+0xfe4>)
 8020156:	881b      	ldrh	r3, [r3, #0]
 8020158:	461a      	mov	r2, r3
 802015a:	4b5a      	ldr	r3, [pc, #360]	; (80202c4 <tcp_receive+0xfdc>)
 802015c:	681b      	ldr	r3, [r3, #0]
 802015e:	441a      	add	r2, r3
 8020160:	687b      	ldr	r3, [r7, #4]
 8020162:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8020164:	6879      	ldr	r1, [r7, #4]
 8020166:	8d09      	ldrh	r1, [r1, #40]	; 0x28
 8020168:	440b      	add	r3, r1
 802016a:	1ad3      	subs	r3, r2, r3
 802016c:	2b00      	cmp	r3, #0
 802016e:	f340 8084 	ble.w	802027a <tcp_receive+0xf92>
                    LWIP_DEBUGF(TCP_INPUT_DEBUG,
                                ("tcp_receive: other end overran receive window"
                                 "seqno %"U32_F" len %"U16_F" right edge %"U32_F"\n",
                                 seqno, tcplen, pcb->rcv_nxt + pcb->rcv_wnd));
                    if (TCPH_FLAGS(next->next->tcphdr) & TCP_FIN) {
 8020172:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8020174:	681b      	ldr	r3, [r3, #0]
 8020176:	68db      	ldr	r3, [r3, #12]
 8020178:	899b      	ldrh	r3, [r3, #12]
 802017a:	b29b      	uxth	r3, r3
 802017c:	4618      	mov	r0, r3
 802017e:	f7f8 fbeb 	bl	8018958 <lwip_htons>
 8020182:	4603      	mov	r3, r0
 8020184:	f003 0301 	and.w	r3, r3, #1
 8020188:	2b00      	cmp	r3, #0
 802018a:	d01d      	beq.n	80201c8 <tcp_receive+0xee0>
                      /* Must remove the FIN from the header as we're trimming
                       * that byte of sequence-space from the packet */
                      TCPH_FLAGS_SET(next->next->tcphdr, TCPH_FLAGS(next->next->tcphdr) & ~TCP_FIN);
 802018c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 802018e:	681b      	ldr	r3, [r3, #0]
 8020190:	68dc      	ldr	r4, [r3, #12]
 8020192:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8020194:	681b      	ldr	r3, [r3, #0]
 8020196:	68db      	ldr	r3, [r3, #12]
 8020198:	899b      	ldrh	r3, [r3, #12]
 802019a:	b29b      	uxth	r3, r3
 802019c:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 80201a0:	b29d      	uxth	r5, r3
 80201a2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80201a4:	681b      	ldr	r3, [r3, #0]
 80201a6:	68db      	ldr	r3, [r3, #12]
 80201a8:	899b      	ldrh	r3, [r3, #12]
 80201aa:	b29b      	uxth	r3, r3
 80201ac:	4618      	mov	r0, r3
 80201ae:	f7f8 fbd3 	bl	8018958 <lwip_htons>
 80201b2:	4603      	mov	r3, r0
 80201b4:	f003 033e 	and.w	r3, r3, #62	; 0x3e
 80201b8:	b29b      	uxth	r3, r3
 80201ba:	4618      	mov	r0, r3
 80201bc:	f7f8 fbcc 	bl	8018958 <lwip_htons>
 80201c0:	4603      	mov	r3, r0
 80201c2:	432b      	orrs	r3, r5
 80201c4:	b29b      	uxth	r3, r3
 80201c6:	81a3      	strh	r3, [r4, #12]
                    }
                    /* Adjust length of segment to fit in the window. */
                    next->next->len = (u16_t)(pcb->rcv_nxt + pcb->rcv_wnd - seqno);
 80201c8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80201ca:	681b      	ldr	r3, [r3, #0]
 80201cc:	687a      	ldr	r2, [r7, #4]
 80201ce:	6a52      	ldr	r2, [r2, #36]	; 0x24
 80201d0:	b291      	uxth	r1, r2
 80201d2:	687a      	ldr	r2, [r7, #4]
 80201d4:	8d12      	ldrh	r2, [r2, #40]	; 0x28
 80201d6:	440a      	add	r2, r1
 80201d8:	b291      	uxth	r1, r2
 80201da:	4a3a      	ldr	r2, [pc, #232]	; (80202c4 <tcp_receive+0xfdc>)
 80201dc:	6812      	ldr	r2, [r2, #0]
 80201de:	b292      	uxth	r2, r2
 80201e0:	1a8a      	subs	r2, r1, r2
 80201e2:	b292      	uxth	r2, r2
 80201e4:	811a      	strh	r2, [r3, #8]
                    pbuf_realloc(next->next->p, next->next->len);
 80201e6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80201e8:	681b      	ldr	r3, [r3, #0]
 80201ea:	685a      	ldr	r2, [r3, #4]
 80201ec:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80201ee:	681b      	ldr	r3, [r3, #0]
 80201f0:	891b      	ldrh	r3, [r3, #8]
 80201f2:	4619      	mov	r1, r3
 80201f4:	4610      	mov	r0, r2
 80201f6:	f7fb fecb 	bl	801bf90 <pbuf_realloc>
                    tcplen = TCP_TCPLEN(next->next);
 80201fa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80201fc:	681b      	ldr	r3, [r3, #0]
 80201fe:	891c      	ldrh	r4, [r3, #8]
 8020200:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8020202:	681b      	ldr	r3, [r3, #0]
 8020204:	68db      	ldr	r3, [r3, #12]
 8020206:	899b      	ldrh	r3, [r3, #12]
 8020208:	b29b      	uxth	r3, r3
 802020a:	4618      	mov	r0, r3
 802020c:	f7f8 fba4 	bl	8018958 <lwip_htons>
 8020210:	4603      	mov	r3, r0
 8020212:	f003 0303 	and.w	r3, r3, #3
 8020216:	2b00      	cmp	r3, #0
 8020218:	d001      	beq.n	802021e <tcp_receive+0xf36>
 802021a:	2301      	movs	r3, #1
 802021c:	e000      	b.n	8020220 <tcp_receive+0xf38>
 802021e:	2300      	movs	r3, #0
 8020220:	4423      	add	r3, r4
 8020222:	b29a      	uxth	r2, r3
 8020224:	4b29      	ldr	r3, [pc, #164]	; (80202cc <tcp_receive+0xfe4>)
 8020226:	801a      	strh	r2, [r3, #0]
                    LWIP_ASSERT("tcp_receive: segment not trimmed correctly to rcv_wnd\n",
 8020228:	4b28      	ldr	r3, [pc, #160]	; (80202cc <tcp_receive+0xfe4>)
 802022a:	881b      	ldrh	r3, [r3, #0]
 802022c:	461a      	mov	r2, r3
 802022e:	4b25      	ldr	r3, [pc, #148]	; (80202c4 <tcp_receive+0xfdc>)
 8020230:	681b      	ldr	r3, [r3, #0]
 8020232:	441a      	add	r2, r3
 8020234:	687b      	ldr	r3, [r7, #4]
 8020236:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8020238:	6879      	ldr	r1, [r7, #4]
 802023a:	8d09      	ldrh	r1, [r1, #40]	; 0x28
 802023c:	440b      	add	r3, r1
 802023e:	429a      	cmp	r2, r3
 8020240:	d01b      	beq.n	802027a <tcp_receive+0xf92>
 8020242:	4b23      	ldr	r3, [pc, #140]	; (80202d0 <tcp_receive+0xfe8>)
 8020244:	f240 627b 	movw	r2, #1659	; 0x67b
 8020248:	4922      	ldr	r1, [pc, #136]	; (80202d4 <tcp_receive+0xfec>)
 802024a:	4823      	ldr	r0, [pc, #140]	; (80202d8 <tcp_receive+0xff0>)
 802024c:	f004 f974 	bl	8024538 <iprintf>
                                (seqno + tcplen) == (pcb->rcv_nxt + pcb->rcv_wnd));
                  }
                }
                break;
 8020250:	e013      	b.n	802027a <tcp_receive+0xf92>
              }
            }
            prev = next;
 8020252:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8020254:	62bb      	str	r3, [r7, #40]	; 0x28
          for (next = pcb->ooseq; next != NULL; next = next->next) {
 8020256:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8020258:	681b      	ldr	r3, [r3, #0]
 802025a:	62fb      	str	r3, [r7, #44]	; 0x2c
 802025c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 802025e:	2b00      	cmp	r3, #0
 8020260:	f47f aeac 	bne.w	801ffbc <tcp_receive+0xcd4>
      if (pcb->rcv_nxt == seqno) {
 8020264:	e00f      	b.n	8020286 <tcp_receive+0xf9e>
                break;
 8020266:	bf00      	nop
 8020268:	e00d      	b.n	8020286 <tcp_receive+0xf9e>
                break;
 802026a:	bf00      	nop
 802026c:	e00b      	b.n	8020286 <tcp_receive+0xf9e>
                  break;
 802026e:	bf00      	nop
 8020270:	e009      	b.n	8020286 <tcp_receive+0xf9e>
                  break;
 8020272:	bf00      	nop
 8020274:	e007      	b.n	8020286 <tcp_receive+0xf9e>
                  break;
 8020276:	bf00      	nop
 8020278:	e005      	b.n	8020286 <tcp_receive+0xf9e>
                break;
 802027a:	bf00      	nop
      if (pcb->rcv_nxt == seqno) {
 802027c:	e003      	b.n	8020286 <tcp_receive+0xf9e>
#endif /* TCP_OOSEQ_MAX_BYTES || TCP_OOSEQ_MAX_PBUFS */
#endif /* TCP_QUEUE_OOSEQ */
      }
    } else {
      /* The incoming segment is not within the window. */
      tcp_send_empty_ack(pcb);
 802027e:	6878      	ldr	r0, [r7, #4]
 8020280:	f000 ff52 	bl	8021128 <tcp_send_empty_ack>
    if (TCP_SEQ_BETWEEN(seqno, pcb->rcv_nxt,
 8020284:	e01a      	b.n	80202bc <tcp_receive+0xfd4>
 8020286:	e019      	b.n	80202bc <tcp_receive+0xfd4>
    }
  } else {
    /* Segments with length 0 is taken care of here. Segments that
       fall out of the window are ACKed. */
    if (!TCP_SEQ_BETWEEN(seqno, pcb->rcv_nxt, pcb->rcv_nxt + pcb->rcv_wnd - 1)) {
 8020288:	4b0e      	ldr	r3, [pc, #56]	; (80202c4 <tcp_receive+0xfdc>)
 802028a:	681a      	ldr	r2, [r3, #0]
 802028c:	687b      	ldr	r3, [r7, #4]
 802028e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8020290:	1ad3      	subs	r3, r2, r3
 8020292:	2b00      	cmp	r3, #0
 8020294:	db0a      	blt.n	80202ac <tcp_receive+0xfc4>
 8020296:	4b0b      	ldr	r3, [pc, #44]	; (80202c4 <tcp_receive+0xfdc>)
 8020298:	681a      	ldr	r2, [r3, #0]
 802029a:	687b      	ldr	r3, [r7, #4]
 802029c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 802029e:	6879      	ldr	r1, [r7, #4]
 80202a0:	8d09      	ldrh	r1, [r1, #40]	; 0x28
 80202a2:	440b      	add	r3, r1
 80202a4:	1ad3      	subs	r3, r2, r3
 80202a6:	3301      	adds	r3, #1
 80202a8:	2b00      	cmp	r3, #0
 80202aa:	dd07      	ble.n	80202bc <tcp_receive+0xfd4>
      tcp_ack_now(pcb);
 80202ac:	687b      	ldr	r3, [r7, #4]
 80202ae:	7e9b      	ldrb	r3, [r3, #26]
 80202b0:	f043 0302 	orr.w	r3, r3, #2
 80202b4:	b2da      	uxtb	r2, r3
 80202b6:	687b      	ldr	r3, [r7, #4]
 80202b8:	769a      	strb	r2, [r3, #26]
    }
  }
}
 80202ba:	e7ff      	b.n	80202bc <tcp_receive+0xfd4>
 80202bc:	bf00      	nop
 80202be:	3734      	adds	r7, #52	; 0x34
 80202c0:	46bd      	mov	sp, r7
 80202c2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80202c4:	200040e4 	.word	0x200040e4
 80202c8:	200040c4 	.word	0x200040c4
 80202cc:	200040ee 	.word	0x200040ee
 80202d0:	08026c50 	.word	0x08026c50
 80202d4:	08026f1c 	.word	0x08026f1c
 80202d8:	08026c94 	.word	0x08026c94

080202dc <tcp_getoptbyte>:

static u8_t
tcp_getoptbyte(void)
{
 80202dc:	b480      	push	{r7}
 80202de:	b083      	sub	sp, #12
 80202e0:	af00      	add	r7, sp, #0
  if ((tcphdr_opt2 == NULL) || (tcp_optidx < tcphdr_opt1len)) {
 80202e2:	4b18      	ldr	r3, [pc, #96]	; (8020344 <tcp_getoptbyte+0x68>)
 80202e4:	681b      	ldr	r3, [r3, #0]
 80202e6:	2b00      	cmp	r3, #0
 80202e8:	d005      	beq.n	80202f6 <tcp_getoptbyte+0x1a>
 80202ea:	4b17      	ldr	r3, [pc, #92]	; (8020348 <tcp_getoptbyte+0x6c>)
 80202ec:	881a      	ldrh	r2, [r3, #0]
 80202ee:	4b17      	ldr	r3, [pc, #92]	; (802034c <tcp_getoptbyte+0x70>)
 80202f0:	881b      	ldrh	r3, [r3, #0]
 80202f2:	429a      	cmp	r2, r3
 80202f4:	d20e      	bcs.n	8020314 <tcp_getoptbyte+0x38>
    u8_t* opts = (u8_t *)tcphdr + TCP_HLEN;
 80202f6:	4b16      	ldr	r3, [pc, #88]	; (8020350 <tcp_getoptbyte+0x74>)
 80202f8:	681b      	ldr	r3, [r3, #0]
 80202fa:	3314      	adds	r3, #20
 80202fc:	603b      	str	r3, [r7, #0]
    return opts[tcp_optidx++];
 80202fe:	4b12      	ldr	r3, [pc, #72]	; (8020348 <tcp_getoptbyte+0x6c>)
 8020300:	881b      	ldrh	r3, [r3, #0]
 8020302:	1c5a      	adds	r2, r3, #1
 8020304:	b291      	uxth	r1, r2
 8020306:	4a10      	ldr	r2, [pc, #64]	; (8020348 <tcp_getoptbyte+0x6c>)
 8020308:	8011      	strh	r1, [r2, #0]
 802030a:	461a      	mov	r2, r3
 802030c:	683b      	ldr	r3, [r7, #0]
 802030e:	4413      	add	r3, r2
 8020310:	781b      	ldrb	r3, [r3, #0]
 8020312:	e010      	b.n	8020336 <tcp_getoptbyte+0x5a>
  } else {
    u8_t idx = (u8_t)(tcp_optidx++ - tcphdr_opt1len);
 8020314:	4b0c      	ldr	r3, [pc, #48]	; (8020348 <tcp_getoptbyte+0x6c>)
 8020316:	881b      	ldrh	r3, [r3, #0]
 8020318:	1c5a      	adds	r2, r3, #1
 802031a:	b291      	uxth	r1, r2
 802031c:	4a0a      	ldr	r2, [pc, #40]	; (8020348 <tcp_getoptbyte+0x6c>)
 802031e:	8011      	strh	r1, [r2, #0]
 8020320:	b2da      	uxtb	r2, r3
 8020322:	4b0a      	ldr	r3, [pc, #40]	; (802034c <tcp_getoptbyte+0x70>)
 8020324:	881b      	ldrh	r3, [r3, #0]
 8020326:	b2db      	uxtb	r3, r3
 8020328:	1ad3      	subs	r3, r2, r3
 802032a:	71fb      	strb	r3, [r7, #7]
    return tcphdr_opt2[idx];
 802032c:	4b05      	ldr	r3, [pc, #20]	; (8020344 <tcp_getoptbyte+0x68>)
 802032e:	681a      	ldr	r2, [r3, #0]
 8020330:	79fb      	ldrb	r3, [r7, #7]
 8020332:	4413      	add	r3, r2
 8020334:	781b      	ldrb	r3, [r3, #0]
  }
}
 8020336:	4618      	mov	r0, r3
 8020338:	370c      	adds	r7, #12
 802033a:	46bd      	mov	sp, r7
 802033c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8020340:	4770      	bx	lr
 8020342:	bf00      	nop
 8020344:	200040dc 	.word	0x200040dc
 8020348:	200040e0 	.word	0x200040e0
 802034c:	200040da 	.word	0x200040da
 8020350:	200040d4 	.word	0x200040d4

08020354 <tcp_parseopt>:
 *
 * @param pcb the tcp_pcb for which a segment arrived
 */
static void
tcp_parseopt(struct tcp_pcb *pcb)
{
 8020354:	b580      	push	{r7, lr}
 8020356:	b084      	sub	sp, #16
 8020358:	af00      	add	r7, sp, #0
 802035a:	6078      	str	r0, [r7, #4]
#if LWIP_TCP_TIMESTAMPS
  u32_t tsval;
#endif

  /* Parse the TCP MSS option, if present. */
  if (tcphdr_optlen != 0) {
 802035c:	4b2d      	ldr	r3, [pc, #180]	; (8020414 <tcp_parseopt+0xc0>)
 802035e:	881b      	ldrh	r3, [r3, #0]
 8020360:	2b00      	cmp	r3, #0
 8020362:	d053      	beq.n	802040c <tcp_parseopt+0xb8>
    for (tcp_optidx = 0; tcp_optidx < tcphdr_optlen; ) {
 8020364:	4b2c      	ldr	r3, [pc, #176]	; (8020418 <tcp_parseopt+0xc4>)
 8020366:	2200      	movs	r2, #0
 8020368:	801a      	strh	r2, [r3, #0]
 802036a:	e043      	b.n	80203f4 <tcp_parseopt+0xa0>
      u8_t opt = tcp_getoptbyte();
 802036c:	f7ff ffb6 	bl	80202dc <tcp_getoptbyte>
 8020370:	4603      	mov	r3, r0
 8020372:	73fb      	strb	r3, [r7, #15]
      switch (opt) {
 8020374:	7bfb      	ldrb	r3, [r7, #15]
 8020376:	2b01      	cmp	r3, #1
 8020378:	d03c      	beq.n	80203f4 <tcp_parseopt+0xa0>
 802037a:	2b02      	cmp	r3, #2
 802037c:	d002      	beq.n	8020384 <tcp_parseopt+0x30>
 802037e:	2b00      	cmp	r3, #0
 8020380:	d03f      	beq.n	8020402 <tcp_parseopt+0xae>
 8020382:	e026      	b.n	80203d2 <tcp_parseopt+0x7e>
        /* NOP option. */
        LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_parseopt: NOP\n"));
        break;
      case LWIP_TCP_OPT_MSS:
        LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_parseopt: MSS\n"));
        if (tcp_getoptbyte() != LWIP_TCP_OPT_LEN_MSS || (tcp_optidx - 2 + LWIP_TCP_OPT_LEN_MSS) > tcphdr_optlen) {
 8020384:	f7ff ffaa 	bl	80202dc <tcp_getoptbyte>
 8020388:	4603      	mov	r3, r0
 802038a:	2b04      	cmp	r3, #4
 802038c:	d13b      	bne.n	8020406 <tcp_parseopt+0xb2>
 802038e:	4b22      	ldr	r3, [pc, #136]	; (8020418 <tcp_parseopt+0xc4>)
 8020390:	881b      	ldrh	r3, [r3, #0]
 8020392:	3302      	adds	r3, #2
 8020394:	4a1f      	ldr	r2, [pc, #124]	; (8020414 <tcp_parseopt+0xc0>)
 8020396:	8812      	ldrh	r2, [r2, #0]
 8020398:	4293      	cmp	r3, r2
 802039a:	dc34      	bgt.n	8020406 <tcp_parseopt+0xb2>
          /* Bad length */
          LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_parseopt: bad length\n"));
          return;
        }
        /* An MSS option with the right option length. */
        mss = (tcp_getoptbyte() << 8);
 802039c:	f7ff ff9e 	bl	80202dc <tcp_getoptbyte>
 80203a0:	4603      	mov	r3, r0
 80203a2:	b29b      	uxth	r3, r3
 80203a4:	021b      	lsls	r3, r3, #8
 80203a6:	81bb      	strh	r3, [r7, #12]
        mss |= tcp_getoptbyte();
 80203a8:	f7ff ff98 	bl	80202dc <tcp_getoptbyte>
 80203ac:	4603      	mov	r3, r0
 80203ae:	b29a      	uxth	r2, r3
 80203b0:	89bb      	ldrh	r3, [r7, #12]
 80203b2:	4313      	orrs	r3, r2
 80203b4:	81bb      	strh	r3, [r7, #12]
        /* Limit the mss to the configured TCP_MSS and prevent division by zero */
        pcb->mss = ((mss > TCP_MSS) || (mss == 0)) ? TCP_MSS : mss;
 80203b6:	89bb      	ldrh	r3, [r7, #12]
 80203b8:	f5b3 7f34 	cmp.w	r3, #720	; 0x2d0
 80203bc:	d804      	bhi.n	80203c8 <tcp_parseopt+0x74>
 80203be:	89bb      	ldrh	r3, [r7, #12]
 80203c0:	2b00      	cmp	r3, #0
 80203c2:	d001      	beq.n	80203c8 <tcp_parseopt+0x74>
 80203c4:	89ba      	ldrh	r2, [r7, #12]
 80203c6:	e001      	b.n	80203cc <tcp_parseopt+0x78>
 80203c8:	f44f 7234 	mov.w	r2, #720	; 0x2d0
 80203cc:	687b      	ldr	r3, [r7, #4]
 80203ce:	865a      	strh	r2, [r3, #50]	; 0x32
        break;
 80203d0:	e010      	b.n	80203f4 <tcp_parseopt+0xa0>
        tcp_optidx += LWIP_TCP_OPT_LEN_TS - 6;
        break;
#endif
      default:
        LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_parseopt: other\n"));
        data = tcp_getoptbyte();
 80203d2:	f7ff ff83 	bl	80202dc <tcp_getoptbyte>
 80203d6:	4603      	mov	r3, r0
 80203d8:	72fb      	strb	r3, [r7, #11]
        if (data < 2) {
 80203da:	7afb      	ldrb	r3, [r7, #11]
 80203dc:	2b01      	cmp	r3, #1
 80203de:	d914      	bls.n	802040a <tcp_parseopt+0xb6>
             and we don't process them further. */
          return;
        }
        /* All other options have a length field, so that we easily
           can skip past them. */
        tcp_optidx += data - 2;
 80203e0:	7afb      	ldrb	r3, [r7, #11]
 80203e2:	b29a      	uxth	r2, r3
 80203e4:	4b0c      	ldr	r3, [pc, #48]	; (8020418 <tcp_parseopt+0xc4>)
 80203e6:	881b      	ldrh	r3, [r3, #0]
 80203e8:	4413      	add	r3, r2
 80203ea:	b29b      	uxth	r3, r3
 80203ec:	3b02      	subs	r3, #2
 80203ee:	b29a      	uxth	r2, r3
 80203f0:	4b09      	ldr	r3, [pc, #36]	; (8020418 <tcp_parseopt+0xc4>)
 80203f2:	801a      	strh	r2, [r3, #0]
    for (tcp_optidx = 0; tcp_optidx < tcphdr_optlen; ) {
 80203f4:	4b08      	ldr	r3, [pc, #32]	; (8020418 <tcp_parseopt+0xc4>)
 80203f6:	881a      	ldrh	r2, [r3, #0]
 80203f8:	4b06      	ldr	r3, [pc, #24]	; (8020414 <tcp_parseopt+0xc0>)
 80203fa:	881b      	ldrh	r3, [r3, #0]
 80203fc:	429a      	cmp	r2, r3
 80203fe:	d3b5      	bcc.n	802036c <tcp_parseopt+0x18>
 8020400:	e004      	b.n	802040c <tcp_parseopt+0xb8>
        return;
 8020402:	bf00      	nop
 8020404:	e002      	b.n	802040c <tcp_parseopt+0xb8>
          return;
 8020406:	bf00      	nop
 8020408:	e000      	b.n	802040c <tcp_parseopt+0xb8>
          return;
 802040a:	bf00      	nop
      }
    }
  }
}
 802040c:	3710      	adds	r7, #16
 802040e:	46bd      	mov	sp, r7
 8020410:	bd80      	pop	{r7, pc}
 8020412:	bf00      	nop
 8020414:	200040d8 	.word	0x200040d8
 8020418:	200040e0 	.word	0x200040e0

0802041c <tcp_trigger_input_pcb_close>:

void
tcp_trigger_input_pcb_close(void)
{
 802041c:	b480      	push	{r7}
 802041e:	af00      	add	r7, sp, #0
  recv_flags |= TF_CLOSED;
 8020420:	4b05      	ldr	r3, [pc, #20]	; (8020438 <tcp_trigger_input_pcb_close+0x1c>)
 8020422:	781b      	ldrb	r3, [r3, #0]
 8020424:	f043 0310 	orr.w	r3, r3, #16
 8020428:	b2da      	uxtb	r2, r3
 802042a:	4b03      	ldr	r3, [pc, #12]	; (8020438 <tcp_trigger_input_pcb_close+0x1c>)
 802042c:	701a      	strb	r2, [r3, #0]
}
 802042e:	bf00      	nop
 8020430:	46bd      	mov	sp, r7
 8020432:	f85d 7b04 	ldr.w	r7, [sp], #4
 8020436:	4770      	bx	lr
 8020438:	200040f1 	.word	0x200040f1

0802043c <tcp_output_alloc_header>:
 * @return pbuf with p->payload being the tcp_hdr
 */
static struct pbuf *
tcp_output_alloc_header(struct tcp_pcb *pcb, u16_t optlen, u16_t datalen,
                      u32_t seqno_be /* already in network byte order */)
{
 802043c:	b580      	push	{r7, lr}
 802043e:	b086      	sub	sp, #24
 8020440:	af00      	add	r7, sp, #0
 8020442:	60f8      	str	r0, [r7, #12]
 8020444:	607b      	str	r3, [r7, #4]
 8020446:	460b      	mov	r3, r1
 8020448:	817b      	strh	r3, [r7, #10]
 802044a:	4613      	mov	r3, r2
 802044c:	813b      	strh	r3, [r7, #8]
  struct tcp_hdr *tcphdr;
  struct pbuf *p = pbuf_alloc(PBUF_IP, TCP_HLEN + optlen + datalen, PBUF_RAM);
 802044e:	897a      	ldrh	r2, [r7, #10]
 8020450:	893b      	ldrh	r3, [r7, #8]
 8020452:	4413      	add	r3, r2
 8020454:	b29b      	uxth	r3, r3
 8020456:	3314      	adds	r3, #20
 8020458:	b29b      	uxth	r3, r3
 802045a:	2200      	movs	r2, #0
 802045c:	4619      	mov	r1, r3
 802045e:	2001      	movs	r0, #1
 8020460:	f7fb fb98 	bl	801bb94 <pbuf_alloc>
 8020464:	6178      	str	r0, [r7, #20]
  if (p != NULL) {
 8020466:	697b      	ldr	r3, [r7, #20]
 8020468:	2b00      	cmp	r3, #0
 802046a:	d057      	beq.n	802051c <tcp_output_alloc_header+0xe0>
    LWIP_ASSERT("check that first pbuf can hold struct tcp_hdr",
 802046c:	697b      	ldr	r3, [r7, #20]
 802046e:	895b      	ldrh	r3, [r3, #10]
 8020470:	461a      	mov	r2, r3
 8020472:	897b      	ldrh	r3, [r7, #10]
 8020474:	3314      	adds	r3, #20
 8020476:	429a      	cmp	r2, r3
 8020478:	da05      	bge.n	8020486 <tcp_output_alloc_header+0x4a>
 802047a:	4b2b      	ldr	r3, [pc, #172]	; (8020528 <tcp_output_alloc_header+0xec>)
 802047c:	2273      	movs	r2, #115	; 0x73
 802047e:	492b      	ldr	r1, [pc, #172]	; (802052c <tcp_output_alloc_header+0xf0>)
 8020480:	482b      	ldr	r0, [pc, #172]	; (8020530 <tcp_output_alloc_header+0xf4>)
 8020482:	f004 f859 	bl	8024538 <iprintf>
                 (p->len >= TCP_HLEN + optlen));
    tcphdr = (struct tcp_hdr *)p->payload;
 8020486:	697b      	ldr	r3, [r7, #20]
 8020488:	685b      	ldr	r3, [r3, #4]
 802048a:	613b      	str	r3, [r7, #16]
    tcphdr->src = lwip_htons(pcb->local_port);
 802048c:	68fb      	ldr	r3, [r7, #12]
 802048e:	8adb      	ldrh	r3, [r3, #22]
 8020490:	4618      	mov	r0, r3
 8020492:	f7f8 fa61 	bl	8018958 <lwip_htons>
 8020496:	4603      	mov	r3, r0
 8020498:	461a      	mov	r2, r3
 802049a:	693b      	ldr	r3, [r7, #16]
 802049c:	801a      	strh	r2, [r3, #0]
    tcphdr->dest = lwip_htons(pcb->remote_port);
 802049e:	68fb      	ldr	r3, [r7, #12]
 80204a0:	8b1b      	ldrh	r3, [r3, #24]
 80204a2:	4618      	mov	r0, r3
 80204a4:	f7f8 fa58 	bl	8018958 <lwip_htons>
 80204a8:	4603      	mov	r3, r0
 80204aa:	461a      	mov	r2, r3
 80204ac:	693b      	ldr	r3, [r7, #16]
 80204ae:	805a      	strh	r2, [r3, #2]
    tcphdr->seqno = seqno_be;
 80204b0:	693b      	ldr	r3, [r7, #16]
 80204b2:	687a      	ldr	r2, [r7, #4]
 80204b4:	605a      	str	r2, [r3, #4]
    tcphdr->ackno = lwip_htonl(pcb->rcv_nxt);
 80204b6:	68fb      	ldr	r3, [r7, #12]
 80204b8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80204ba:	4618      	mov	r0, r3
 80204bc:	f7f8 fa5a 	bl	8018974 <lwip_htonl>
 80204c0:	4602      	mov	r2, r0
 80204c2:	693b      	ldr	r3, [r7, #16]
 80204c4:	609a      	str	r2, [r3, #8]
    TCPH_HDRLEN_FLAGS_SET(tcphdr, (5 + optlen / 4), TCP_ACK);
 80204c6:	897b      	ldrh	r3, [r7, #10]
 80204c8:	089b      	lsrs	r3, r3, #2
 80204ca:	b29b      	uxth	r3, r3
 80204cc:	3305      	adds	r3, #5
 80204ce:	b29b      	uxth	r3, r3
 80204d0:	031b      	lsls	r3, r3, #12
 80204d2:	b29b      	uxth	r3, r3
 80204d4:	f043 0310 	orr.w	r3, r3, #16
 80204d8:	b29b      	uxth	r3, r3
 80204da:	4618      	mov	r0, r3
 80204dc:	f7f8 fa3c 	bl	8018958 <lwip_htons>
 80204e0:	4603      	mov	r3, r0
 80204e2:	461a      	mov	r2, r3
 80204e4:	693b      	ldr	r3, [r7, #16]
 80204e6:	819a      	strh	r2, [r3, #12]
    tcphdr->wnd = lwip_htons(TCPWND_MIN16(RCV_WND_SCALE(pcb, pcb->rcv_ann_wnd)));
 80204e8:	68fb      	ldr	r3, [r7, #12]
 80204ea:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80204ec:	4618      	mov	r0, r3
 80204ee:	f7f8 fa33 	bl	8018958 <lwip_htons>
 80204f2:	4603      	mov	r3, r0
 80204f4:	461a      	mov	r2, r3
 80204f6:	693b      	ldr	r3, [r7, #16]
 80204f8:	81da      	strh	r2, [r3, #14]
    tcphdr->chksum = 0;
 80204fa:	693b      	ldr	r3, [r7, #16]
 80204fc:	2200      	movs	r2, #0
 80204fe:	741a      	strb	r2, [r3, #16]
 8020500:	2200      	movs	r2, #0
 8020502:	745a      	strb	r2, [r3, #17]
    tcphdr->urgp = 0;
 8020504:	693b      	ldr	r3, [r7, #16]
 8020506:	2200      	movs	r2, #0
 8020508:	749a      	strb	r2, [r3, #18]
 802050a:	2200      	movs	r2, #0
 802050c:	74da      	strb	r2, [r3, #19]

    /* If we're sending a packet, update the announced right window edge */
    pcb->rcv_ann_right_edge = pcb->rcv_nxt + pcb->rcv_ann_wnd;
 802050e:	68fb      	ldr	r3, [r7, #12]
 8020510:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8020512:	68fa      	ldr	r2, [r7, #12]
 8020514:	8d52      	ldrh	r2, [r2, #42]	; 0x2a
 8020516:	441a      	add	r2, r3
 8020518:	68fb      	ldr	r3, [r7, #12]
 802051a:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  return p;
 802051c:	697b      	ldr	r3, [r7, #20]
}
 802051e:	4618      	mov	r0, r3
 8020520:	3718      	adds	r7, #24
 8020522:	46bd      	mov	sp, r7
 8020524:	bd80      	pop	{r7, pc}
 8020526:	bf00      	nop
 8020528:	08026fd8 	.word	0x08026fd8
 802052c:	0802700c 	.word	0x0802700c
 8020530:	0802703c 	.word	0x0802703c

08020534 <tcp_send_fin>:
 * @param pcb the tcp_pcb over which to send a segment
 * @return ERR_OK if sent, another err_t otherwise
 */
err_t
tcp_send_fin(struct tcp_pcb *pcb)
{
 8020534:	b5b0      	push	{r4, r5, r7, lr}
 8020536:	b084      	sub	sp, #16
 8020538:	af00      	add	r7, sp, #0
 802053a:	6078      	str	r0, [r7, #4]
  /* first, try to add the fin to the last unsent segment */
  if (pcb->unsent != NULL) {
 802053c:	687b      	ldr	r3, [r7, #4]
 802053e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8020540:	2b00      	cmp	r3, #0
 8020542:	d02c      	beq.n	802059e <tcp_send_fin+0x6a>
    struct tcp_seg *last_unsent;
    for (last_unsent = pcb->unsent; last_unsent->next != NULL;
 8020544:	687b      	ldr	r3, [r7, #4]
 8020546:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8020548:	60fb      	str	r3, [r7, #12]
 802054a:	e002      	b.n	8020552 <tcp_send_fin+0x1e>
         last_unsent = last_unsent->next);
 802054c:	68fb      	ldr	r3, [r7, #12]
 802054e:	681b      	ldr	r3, [r3, #0]
 8020550:	60fb      	str	r3, [r7, #12]
    for (last_unsent = pcb->unsent; last_unsent->next != NULL;
 8020552:	68fb      	ldr	r3, [r7, #12]
 8020554:	681b      	ldr	r3, [r3, #0]
 8020556:	2b00      	cmp	r3, #0
 8020558:	d1f8      	bne.n	802054c <tcp_send_fin+0x18>

    if ((TCPH_FLAGS(last_unsent->tcphdr) & (TCP_SYN | TCP_FIN | TCP_RST)) == 0) {
 802055a:	68fb      	ldr	r3, [r7, #12]
 802055c:	68db      	ldr	r3, [r3, #12]
 802055e:	899b      	ldrh	r3, [r3, #12]
 8020560:	b29b      	uxth	r3, r3
 8020562:	4618      	mov	r0, r3
 8020564:	f7f8 f9f8 	bl	8018958 <lwip_htons>
 8020568:	4603      	mov	r3, r0
 802056a:	f003 0307 	and.w	r3, r3, #7
 802056e:	2b00      	cmp	r3, #0
 8020570:	d115      	bne.n	802059e <tcp_send_fin+0x6a>
      /* no SYN/FIN/RST flag in the header, we can add the FIN flag */
      TCPH_SET_FLAG(last_unsent->tcphdr, TCP_FIN);
 8020572:	68fb      	ldr	r3, [r7, #12]
 8020574:	68dc      	ldr	r4, [r3, #12]
 8020576:	68fb      	ldr	r3, [r7, #12]
 8020578:	68db      	ldr	r3, [r3, #12]
 802057a:	899b      	ldrh	r3, [r3, #12]
 802057c:	b29d      	uxth	r5, r3
 802057e:	2001      	movs	r0, #1
 8020580:	f7f8 f9ea 	bl	8018958 <lwip_htons>
 8020584:	4603      	mov	r3, r0
 8020586:	432b      	orrs	r3, r5
 8020588:	b29b      	uxth	r3, r3
 802058a:	81a3      	strh	r3, [r4, #12]
      pcb->flags |= TF_FIN;
 802058c:	687b      	ldr	r3, [r7, #4]
 802058e:	7e9b      	ldrb	r3, [r3, #26]
 8020590:	f043 0320 	orr.w	r3, r3, #32
 8020594:	b2da      	uxtb	r2, r3
 8020596:	687b      	ldr	r3, [r7, #4]
 8020598:	769a      	strb	r2, [r3, #26]
      return ERR_OK;
 802059a:	2300      	movs	r3, #0
 802059c:	e004      	b.n	80205a8 <tcp_send_fin+0x74>
    }
  }
  /* no data, no length, flags, copy=1, no optdata */
  return tcp_enqueue_flags(pcb, TCP_FIN);
 802059e:	2101      	movs	r1, #1
 80205a0:	6878      	ldr	r0, [r7, #4]
 80205a2:	f000 fcc3 	bl	8020f2c <tcp_enqueue_flags>
 80205a6:	4603      	mov	r3, r0
}
 80205a8:	4618      	mov	r0, r3
 80205aa:	3710      	adds	r7, #16
 80205ac:	46bd      	mov	sp, r7
 80205ae:	bdb0      	pop	{r4, r5, r7, pc}

080205b0 <tcp_create_segment>:
 * The TCP header is filled in except ackno and wnd.
 * p is freed on failure.
 */
static struct tcp_seg *
tcp_create_segment(struct tcp_pcb *pcb, struct pbuf *p, u8_t flags, u32_t seqno, u8_t optflags)
{
 80205b0:	b590      	push	{r4, r7, lr}
 80205b2:	b087      	sub	sp, #28
 80205b4:	af00      	add	r7, sp, #0
 80205b6:	60f8      	str	r0, [r7, #12]
 80205b8:	60b9      	str	r1, [r7, #8]
 80205ba:	603b      	str	r3, [r7, #0]
 80205bc:	4613      	mov	r3, r2
 80205be:	71fb      	strb	r3, [r7, #7]
  struct tcp_seg *seg;
  u8_t optlen = LWIP_TCP_OPT_LENGTH(optflags);
 80205c0:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 80205c4:	f003 0301 	and.w	r3, r3, #1
 80205c8:	2b00      	cmp	r3, #0
 80205ca:	d001      	beq.n	80205d0 <tcp_create_segment+0x20>
 80205cc:	2304      	movs	r3, #4
 80205ce:	e000      	b.n	80205d2 <tcp_create_segment+0x22>
 80205d0:	2300      	movs	r3, #0
 80205d2:	75fb      	strb	r3, [r7, #23]

  if ((seg = (struct tcp_seg *)memp_malloc(MEMP_TCP_SEG)) == NULL) {
 80205d4:	2003      	movs	r0, #3
 80205d6:	f7fb f8a3 	bl	801b720 <memp_malloc>
 80205da:	6138      	str	r0, [r7, #16]
 80205dc:	693b      	ldr	r3, [r7, #16]
 80205de:	2b00      	cmp	r3, #0
 80205e0:	d104      	bne.n	80205ec <tcp_create_segment+0x3c>
    LWIP_DEBUGF(TCP_OUTPUT_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("tcp_create_segment: no memory.\n"));
    pbuf_free(p);
 80205e2:	68b8      	ldr	r0, [r7, #8]
 80205e4:	f7fb fe48 	bl	801c278 <pbuf_free>
    return NULL;
 80205e8:	2300      	movs	r3, #0
 80205ea:	e061      	b.n	80206b0 <tcp_create_segment+0x100>
  }
  seg->flags = optflags;
 80205ec:	693b      	ldr	r3, [r7, #16]
 80205ee:	f897 2028 	ldrb.w	r2, [r7, #40]	; 0x28
 80205f2:	729a      	strb	r2, [r3, #10]
  seg->next = NULL;
 80205f4:	693b      	ldr	r3, [r7, #16]
 80205f6:	2200      	movs	r2, #0
 80205f8:	601a      	str	r2, [r3, #0]
  seg->p = p;
 80205fa:	693b      	ldr	r3, [r7, #16]
 80205fc:	68ba      	ldr	r2, [r7, #8]
 80205fe:	605a      	str	r2, [r3, #4]
  LWIP_ASSERT("p->tot_len >= optlen", p->tot_len >= optlen);
 8020600:	68bb      	ldr	r3, [r7, #8]
 8020602:	891a      	ldrh	r2, [r3, #8]
 8020604:	7dfb      	ldrb	r3, [r7, #23]
 8020606:	b29b      	uxth	r3, r3
 8020608:	429a      	cmp	r2, r3
 802060a:	d205      	bcs.n	8020618 <tcp_create_segment+0x68>
 802060c:	4b2a      	ldr	r3, [pc, #168]	; (80206b8 <tcp_create_segment+0x108>)
 802060e:	22ba      	movs	r2, #186	; 0xba
 8020610:	492a      	ldr	r1, [pc, #168]	; (80206bc <tcp_create_segment+0x10c>)
 8020612:	482b      	ldr	r0, [pc, #172]	; (80206c0 <tcp_create_segment+0x110>)
 8020614:	f003 ff90 	bl	8024538 <iprintf>
  seg->len = p->tot_len - optlen;
 8020618:	68bb      	ldr	r3, [r7, #8]
 802061a:	891a      	ldrh	r2, [r3, #8]
 802061c:	7dfb      	ldrb	r3, [r7, #23]
 802061e:	b29b      	uxth	r3, r3
 8020620:	1ad3      	subs	r3, r2, r3
 8020622:	b29a      	uxth	r2, r3
 8020624:	693b      	ldr	r3, [r7, #16]
 8020626:	811a      	strh	r2, [r3, #8]
  LWIP_ASSERT("invalid optflags passed: TF_SEG_DATA_CHECKSUMMED",
              (optflags & TF_SEG_DATA_CHECKSUMMED) == 0);
#endif /* TCP_CHECKSUM_ON_COPY */

  /* build TCP header */
  if (pbuf_header(p, TCP_HLEN)) {
 8020628:	2114      	movs	r1, #20
 802062a:	68b8      	ldr	r0, [r7, #8]
 802062c:	f7fb fe00 	bl	801c230 <pbuf_header>
 8020630:	4603      	mov	r3, r0
 8020632:	2b00      	cmp	r3, #0
 8020634:	d004      	beq.n	8020640 <tcp_create_segment+0x90>
    LWIP_DEBUGF(TCP_OUTPUT_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("tcp_create_segment: no room for TCP header in pbuf.\n"));
    TCP_STATS_INC(tcp.err);
    tcp_seg_free(seg);
 8020636:	6938      	ldr	r0, [r7, #16]
 8020638:	f7fd f939 	bl	801d8ae <tcp_seg_free>
    return NULL;
 802063c:	2300      	movs	r3, #0
 802063e:	e037      	b.n	80206b0 <tcp_create_segment+0x100>
  }
  seg->tcphdr = (struct tcp_hdr *)seg->p->payload;
 8020640:	693b      	ldr	r3, [r7, #16]
 8020642:	685b      	ldr	r3, [r3, #4]
 8020644:	685a      	ldr	r2, [r3, #4]
 8020646:	693b      	ldr	r3, [r7, #16]
 8020648:	60da      	str	r2, [r3, #12]
  seg->tcphdr->src = lwip_htons(pcb->local_port);
 802064a:	693b      	ldr	r3, [r7, #16]
 802064c:	68dc      	ldr	r4, [r3, #12]
 802064e:	68fb      	ldr	r3, [r7, #12]
 8020650:	8adb      	ldrh	r3, [r3, #22]
 8020652:	4618      	mov	r0, r3
 8020654:	f7f8 f980 	bl	8018958 <lwip_htons>
 8020658:	4603      	mov	r3, r0
 802065a:	8023      	strh	r3, [r4, #0]
  seg->tcphdr->dest = lwip_htons(pcb->remote_port);
 802065c:	693b      	ldr	r3, [r7, #16]
 802065e:	68dc      	ldr	r4, [r3, #12]
 8020660:	68fb      	ldr	r3, [r7, #12]
 8020662:	8b1b      	ldrh	r3, [r3, #24]
 8020664:	4618      	mov	r0, r3
 8020666:	f7f8 f977 	bl	8018958 <lwip_htons>
 802066a:	4603      	mov	r3, r0
 802066c:	8063      	strh	r3, [r4, #2]
  seg->tcphdr->seqno = lwip_htonl(seqno);
 802066e:	693b      	ldr	r3, [r7, #16]
 8020670:	68dc      	ldr	r4, [r3, #12]
 8020672:	6838      	ldr	r0, [r7, #0]
 8020674:	f7f8 f97e 	bl	8018974 <lwip_htonl>
 8020678:	4603      	mov	r3, r0
 802067a:	6063      	str	r3, [r4, #4]
  /* ackno is set in tcp_output */
  TCPH_HDRLEN_FLAGS_SET(seg->tcphdr, (5 + optlen / 4), flags);
 802067c:	693b      	ldr	r3, [r7, #16]
 802067e:	68dc      	ldr	r4, [r3, #12]
 8020680:	7dfb      	ldrb	r3, [r7, #23]
 8020682:	089b      	lsrs	r3, r3, #2
 8020684:	b2db      	uxtb	r3, r3
 8020686:	b29b      	uxth	r3, r3
 8020688:	3305      	adds	r3, #5
 802068a:	b29b      	uxth	r3, r3
 802068c:	031b      	lsls	r3, r3, #12
 802068e:	b29a      	uxth	r2, r3
 8020690:	79fb      	ldrb	r3, [r7, #7]
 8020692:	b29b      	uxth	r3, r3
 8020694:	4313      	orrs	r3, r2
 8020696:	b29b      	uxth	r3, r3
 8020698:	4618      	mov	r0, r3
 802069a:	f7f8 f95d 	bl	8018958 <lwip_htons>
 802069e:	4603      	mov	r3, r0
 80206a0:	81a3      	strh	r3, [r4, #12]
  /* wnd and chksum are set in tcp_output */
  seg->tcphdr->urgp = 0;
 80206a2:	693b      	ldr	r3, [r7, #16]
 80206a4:	68db      	ldr	r3, [r3, #12]
 80206a6:	2200      	movs	r2, #0
 80206a8:	749a      	strb	r2, [r3, #18]
 80206aa:	2200      	movs	r2, #0
 80206ac:	74da      	strb	r2, [r3, #19]
  return seg;
 80206ae:	693b      	ldr	r3, [r7, #16]
}
 80206b0:	4618      	mov	r0, r3
 80206b2:	371c      	adds	r7, #28
 80206b4:	46bd      	mov	sp, r7
 80206b6:	bd90      	pop	{r4, r7, pc}
 80206b8:	08026fd8 	.word	0x08026fd8
 80206bc:	08027064 	.word	0x08027064
 80206c0:	0802703c 	.word	0x0802703c

080206c4 <tcp_pbuf_prealloc>:
#if TCP_OVERSIZE
static struct pbuf *
tcp_pbuf_prealloc(pbuf_layer layer, u16_t length, u16_t max_length,
                  u16_t *oversize, struct tcp_pcb *pcb, u8_t apiflags,
                  u8_t first_seg)
{
 80206c4:	b580      	push	{r7, lr}
 80206c6:	b086      	sub	sp, #24
 80206c8:	af00      	add	r7, sp, #0
 80206ca:	607b      	str	r3, [r7, #4]
 80206cc:	4603      	mov	r3, r0
 80206ce:	73fb      	strb	r3, [r7, #15]
 80206d0:	460b      	mov	r3, r1
 80206d2:	81bb      	strh	r3, [r7, #12]
 80206d4:	4613      	mov	r3, r2
 80206d6:	817b      	strh	r3, [r7, #10]
  struct pbuf *p;
  u16_t alloc = length;
 80206d8:	89bb      	ldrh	r3, [r7, #12]
 80206da:	82fb      	strh	r3, [r7, #22]
  LWIP_UNUSED_ARG(pcb);
  LWIP_UNUSED_ARG(apiflags);
  LWIP_UNUSED_ARG(first_seg);
  alloc = max_length;
#else /* LWIP_NETIF_TX_SINGLE_PBUF */
  if (length < max_length) {
 80206dc:	89ba      	ldrh	r2, [r7, #12]
 80206de:	897b      	ldrh	r3, [r7, #10]
 80206e0:	429a      	cmp	r2, r3
 80206e2:	d221      	bcs.n	8020728 <tcp_pbuf_prealloc+0x64>
     *
     * Did the user set TCP_WRITE_FLAG_MORE?
     *
     * Will the Nagle algorithm defer transmission of this segment?
     */
    if ((apiflags & TCP_WRITE_FLAG_MORE) ||
 80206e4:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 80206e8:	f003 0302 	and.w	r3, r3, #2
 80206ec:	2b00      	cmp	r3, #0
 80206ee:	d111      	bne.n	8020714 <tcp_pbuf_prealloc+0x50>
        (!(pcb->flags & TF_NODELAY) &&
 80206f0:	6a3b      	ldr	r3, [r7, #32]
 80206f2:	7e9b      	ldrb	r3, [r3, #26]
 80206f4:	f003 0340 	and.w	r3, r3, #64	; 0x40
    if ((apiflags & TCP_WRITE_FLAG_MORE) ||
 80206f8:	2b00      	cmp	r3, #0
 80206fa:	d115      	bne.n	8020728 <tcp_pbuf_prealloc+0x64>
        (!(pcb->flags & TF_NODELAY) &&
 80206fc:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8020700:	2b00      	cmp	r3, #0
 8020702:	d007      	beq.n	8020714 <tcp_pbuf_prealloc+0x50>
         (!first_seg ||
          pcb->unsent != NULL ||
 8020704:	6a3b      	ldr	r3, [r7, #32]
 8020706:	6e9b      	ldr	r3, [r3, #104]	; 0x68
         (!first_seg ||
 8020708:	2b00      	cmp	r3, #0
 802070a:	d103      	bne.n	8020714 <tcp_pbuf_prealloc+0x50>
          pcb->unacked != NULL))) {
 802070c:	6a3b      	ldr	r3, [r7, #32]
 802070e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
          pcb->unsent != NULL ||
 8020710:	2b00      	cmp	r3, #0
 8020712:	d009      	beq.n	8020728 <tcp_pbuf_prealloc+0x64>
      alloc = LWIP_MIN(max_length, LWIP_MEM_ALIGN_SIZE(TCP_OVERSIZE_CALC_LENGTH(length)));
 8020714:	89bb      	ldrh	r3, [r7, #12]
 8020716:	f203 23d3 	addw	r3, r3, #723	; 0x2d3
 802071a:	f023 0203 	bic.w	r2, r3, #3
 802071e:	897b      	ldrh	r3, [r7, #10]
 8020720:	4293      	cmp	r3, r2
 8020722:	bf28      	it	cs
 8020724:	4613      	movcs	r3, r2
 8020726:	82fb      	strh	r3, [r7, #22]
    }
  }
#endif /* LWIP_NETIF_TX_SINGLE_PBUF */
  p = pbuf_alloc(layer, alloc, PBUF_RAM);
 8020728:	8af9      	ldrh	r1, [r7, #22]
 802072a:	7bfb      	ldrb	r3, [r7, #15]
 802072c:	2200      	movs	r2, #0
 802072e:	4618      	mov	r0, r3
 8020730:	f7fb fa30 	bl	801bb94 <pbuf_alloc>
 8020734:	6138      	str	r0, [r7, #16]
  if (p == NULL) {
 8020736:	693b      	ldr	r3, [r7, #16]
 8020738:	2b00      	cmp	r3, #0
 802073a:	d101      	bne.n	8020740 <tcp_pbuf_prealloc+0x7c>
    return NULL;
 802073c:	2300      	movs	r3, #0
 802073e:	e019      	b.n	8020774 <tcp_pbuf_prealloc+0xb0>
  }
  LWIP_ASSERT("need unchained pbuf", p->next == NULL);
 8020740:	693b      	ldr	r3, [r7, #16]
 8020742:	681b      	ldr	r3, [r3, #0]
 8020744:	2b00      	cmp	r3, #0
 8020746:	d006      	beq.n	8020756 <tcp_pbuf_prealloc+0x92>
 8020748:	4b0c      	ldr	r3, [pc, #48]	; (802077c <tcp_pbuf_prealloc+0xb8>)
 802074a:	f44f 7288 	mov.w	r2, #272	; 0x110
 802074e:	490c      	ldr	r1, [pc, #48]	; (8020780 <tcp_pbuf_prealloc+0xbc>)
 8020750:	480c      	ldr	r0, [pc, #48]	; (8020784 <tcp_pbuf_prealloc+0xc0>)
 8020752:	f003 fef1 	bl	8024538 <iprintf>
  *oversize = p->len - length;
 8020756:	693b      	ldr	r3, [r7, #16]
 8020758:	895a      	ldrh	r2, [r3, #10]
 802075a:	89bb      	ldrh	r3, [r7, #12]
 802075c:	1ad3      	subs	r3, r2, r3
 802075e:	b29a      	uxth	r2, r3
 8020760:	687b      	ldr	r3, [r7, #4]
 8020762:	801a      	strh	r2, [r3, #0]
  /* trim p->len to the currently used size */
  p->len = p->tot_len = length;
 8020764:	693b      	ldr	r3, [r7, #16]
 8020766:	89ba      	ldrh	r2, [r7, #12]
 8020768:	811a      	strh	r2, [r3, #8]
 802076a:	693b      	ldr	r3, [r7, #16]
 802076c:	891a      	ldrh	r2, [r3, #8]
 802076e:	693b      	ldr	r3, [r7, #16]
 8020770:	815a      	strh	r2, [r3, #10]
  return p;
 8020772:	693b      	ldr	r3, [r7, #16]
}
 8020774:	4618      	mov	r0, r3
 8020776:	3718      	adds	r7, #24
 8020778:	46bd      	mov	sp, r7
 802077a:	bd80      	pop	{r7, pc}
 802077c:	08026fd8 	.word	0x08026fd8
 8020780:	0802707c 	.word	0x0802707c
 8020784:	0802703c 	.word	0x0802703c

08020788 <tcp_write_checks>:
 * @param len length of data to send (checked agains snd_buf)
 * @return ERR_OK if tcp_write is allowed to proceed, another err_t otherwise
 */
static err_t
tcp_write_checks(struct tcp_pcb *pcb, u16_t len)
{
 8020788:	b580      	push	{r7, lr}
 802078a:	b082      	sub	sp, #8
 802078c:	af00      	add	r7, sp, #0
 802078e:	6078      	str	r0, [r7, #4]
 8020790:	460b      	mov	r3, r1
 8020792:	807b      	strh	r3, [r7, #2]
  /* connection is in invalid state for data transmission? */
  if ((pcb->state != ESTABLISHED) &&
 8020794:	687b      	ldr	r3, [r7, #4]
 8020796:	7d1b      	ldrb	r3, [r3, #20]
 8020798:	2b04      	cmp	r3, #4
 802079a:	d00e      	beq.n	80207ba <tcp_write_checks+0x32>
      (pcb->state != CLOSE_WAIT) &&
 802079c:	687b      	ldr	r3, [r7, #4]
 802079e:	7d1b      	ldrb	r3, [r3, #20]
  if ((pcb->state != ESTABLISHED) &&
 80207a0:	2b07      	cmp	r3, #7
 80207a2:	d00a      	beq.n	80207ba <tcp_write_checks+0x32>
      (pcb->state != SYN_SENT) &&
 80207a4:	687b      	ldr	r3, [r7, #4]
 80207a6:	7d1b      	ldrb	r3, [r3, #20]
      (pcb->state != CLOSE_WAIT) &&
 80207a8:	2b02      	cmp	r3, #2
 80207aa:	d006      	beq.n	80207ba <tcp_write_checks+0x32>
      (pcb->state != SYN_RCVD)) {
 80207ac:	687b      	ldr	r3, [r7, #4]
 80207ae:	7d1b      	ldrb	r3, [r3, #20]
      (pcb->state != SYN_SENT) &&
 80207b0:	2b03      	cmp	r3, #3
 80207b2:	d002      	beq.n	80207ba <tcp_write_checks+0x32>
    LWIP_DEBUGF(TCP_OUTPUT_DEBUG | LWIP_DBG_STATE | LWIP_DBG_LEVEL_SEVERE, ("tcp_write() called in invalid state\n"));
    return ERR_CONN;
 80207b4:	f06f 030a 	mvn.w	r3, #10
 80207b8:	e04f      	b.n	802085a <tcp_write_checks+0xd2>
  } else if (len == 0) {
 80207ba:	887b      	ldrh	r3, [r7, #2]
 80207bc:	2b00      	cmp	r3, #0
 80207be:	d101      	bne.n	80207c4 <tcp_write_checks+0x3c>
    return ERR_OK;
 80207c0:	2300      	movs	r3, #0
 80207c2:	e04a      	b.n	802085a <tcp_write_checks+0xd2>
  }

  /* fail on too much data */
  if (len > pcb->snd_buf) {
 80207c4:	687b      	ldr	r3, [r7, #4]
 80207c6:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 80207ca:	887a      	ldrh	r2, [r7, #2]
 80207cc:	429a      	cmp	r2, r3
 80207ce:	d909      	bls.n	80207e4 <tcp_write_checks+0x5c>
    LWIP_DEBUGF(TCP_OUTPUT_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("tcp_write: too much data (len=%"U16_F" > snd_buf=%"TCPWNDSIZE_F")\n",
      len, pcb->snd_buf));
    pcb->flags |= TF_NAGLEMEMERR;
 80207d0:	687b      	ldr	r3, [r7, #4]
 80207d2:	7e9b      	ldrb	r3, [r3, #26]
 80207d4:	f063 037f 	orn	r3, r3, #127	; 0x7f
 80207d8:	b2da      	uxtb	r2, r3
 80207da:	687b      	ldr	r3, [r7, #4]
 80207dc:	769a      	strb	r2, [r3, #26]
    return ERR_MEM;
 80207de:	f04f 33ff 	mov.w	r3, #4294967295
 80207e2:	e03a      	b.n	802085a <tcp_write_checks+0xd2>
  LWIP_DEBUGF(TCP_QLEN_DEBUG, ("tcp_write: queuelen: %"TCPWNDSIZE_F"\n", (tcpwnd_size_t)pcb->snd_queuelen));

  /* If total number of pbufs on the unsent/unacked queues exceeds the
   * configured maximum, return an error */
  /* check for configured max queuelen and possible overflow */
  if ((pcb->snd_queuelen >= TCP_SND_QUEUELEN) || (pcb->snd_queuelen > TCP_SNDQUEUELEN_OVERFLOW)) {
 80207e4:	687b      	ldr	r3, [r7, #4]
 80207e6:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 80207ea:	2b0a      	cmp	r3, #10
 80207ec:	d806      	bhi.n	80207fc <tcp_write_checks+0x74>
 80207ee:	687b      	ldr	r3, [r7, #4]
 80207f0:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 80207f4:	f64f 72fc 	movw	r2, #65532	; 0xfffc
 80207f8:	4293      	cmp	r3, r2
 80207fa:	d909      	bls.n	8020810 <tcp_write_checks+0x88>
    LWIP_DEBUGF(TCP_OUTPUT_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("tcp_write: too long queue %"U16_F" (max %"U16_F")\n",
      pcb->snd_queuelen, (u16_t)TCP_SND_QUEUELEN));
    TCP_STATS_INC(tcp.memerr);
    pcb->flags |= TF_NAGLEMEMERR;
 80207fc:	687b      	ldr	r3, [r7, #4]
 80207fe:	7e9b      	ldrb	r3, [r3, #26]
 8020800:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8020804:	b2da      	uxtb	r2, r3
 8020806:	687b      	ldr	r3, [r7, #4]
 8020808:	769a      	strb	r2, [r3, #26]
    return ERR_MEM;
 802080a:	f04f 33ff 	mov.w	r3, #4294967295
 802080e:	e024      	b.n	802085a <tcp_write_checks+0xd2>
  }
  if (pcb->snd_queuelen != 0) {
 8020810:	687b      	ldr	r3, [r7, #4]
 8020812:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 8020816:	2b00      	cmp	r3, #0
 8020818:	d00f      	beq.n	802083a <tcp_write_checks+0xb2>
    LWIP_ASSERT("tcp_write: pbufs on queue => at least one queue non-empty",
 802081a:	687b      	ldr	r3, [r7, #4]
 802081c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 802081e:	2b00      	cmp	r3, #0
 8020820:	d11a      	bne.n	8020858 <tcp_write_checks+0xd0>
 8020822:	687b      	ldr	r3, [r7, #4]
 8020824:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8020826:	2b00      	cmp	r3, #0
 8020828:	d116      	bne.n	8020858 <tcp_write_checks+0xd0>
 802082a:	4b0e      	ldr	r3, [pc, #56]	; (8020864 <tcp_write_checks+0xdc>)
 802082c:	f44f 72ab 	mov.w	r2, #342	; 0x156
 8020830:	490d      	ldr	r1, [pc, #52]	; (8020868 <tcp_write_checks+0xe0>)
 8020832:	480e      	ldr	r0, [pc, #56]	; (802086c <tcp_write_checks+0xe4>)
 8020834:	f003 fe80 	bl	8024538 <iprintf>
 8020838:	e00e      	b.n	8020858 <tcp_write_checks+0xd0>
      pcb->unacked != NULL || pcb->unsent != NULL);
  } else {
    LWIP_ASSERT("tcp_write: no pbufs on queue => both queues empty",
 802083a:	687b      	ldr	r3, [r7, #4]
 802083c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 802083e:	2b00      	cmp	r3, #0
 8020840:	d103      	bne.n	802084a <tcp_write_checks+0xc2>
 8020842:	687b      	ldr	r3, [r7, #4]
 8020844:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8020846:	2b00      	cmp	r3, #0
 8020848:	d006      	beq.n	8020858 <tcp_write_checks+0xd0>
 802084a:	4b06      	ldr	r3, [pc, #24]	; (8020864 <tcp_write_checks+0xdc>)
 802084c:	f240 1259 	movw	r2, #345	; 0x159
 8020850:	4907      	ldr	r1, [pc, #28]	; (8020870 <tcp_write_checks+0xe8>)
 8020852:	4806      	ldr	r0, [pc, #24]	; (802086c <tcp_write_checks+0xe4>)
 8020854:	f003 fe70 	bl	8024538 <iprintf>
      pcb->unacked == NULL && pcb->unsent == NULL);
  }
  return ERR_OK;
 8020858:	2300      	movs	r3, #0
}
 802085a:	4618      	mov	r0, r3
 802085c:	3708      	adds	r7, #8
 802085e:	46bd      	mov	sp, r7
 8020860:	bd80      	pop	{r7, pc}
 8020862:	bf00      	nop
 8020864:	08026fd8 	.word	0x08026fd8
 8020868:	08027090 	.word	0x08027090
 802086c:	0802703c 	.word	0x0802703c
 8020870:	080270cc 	.word	0x080270cc

08020874 <tcp_write>:
 * - TCP_WRITE_FLAG_MORE (0x02) for TCP connection, PSH flag will not be set on last segment sent,
 * @return ERR_OK if enqueued, another err_t on error
 */
err_t
tcp_write(struct tcp_pcb *pcb, const void *arg, u16_t len, u8_t apiflags)
{
 8020874:	b5b0      	push	{r4, r5, r7, lr}
 8020876:	b09a      	sub	sp, #104	; 0x68
 8020878:	af04      	add	r7, sp, #16
 802087a:	60f8      	str	r0, [r7, #12]
 802087c:	60b9      	str	r1, [r7, #8]
 802087e:	4611      	mov	r1, r2
 8020880:	461a      	mov	r2, r3
 8020882:	460b      	mov	r3, r1
 8020884:	80fb      	strh	r3, [r7, #6]
 8020886:	4613      	mov	r3, r2
 8020888:	717b      	strb	r3, [r7, #5]
  struct pbuf *concat_p = NULL;
 802088a:	2300      	movs	r3, #0
 802088c:	657b      	str	r3, [r7, #84]	; 0x54
  struct tcp_seg *last_unsent = NULL, *seg = NULL, *prev_seg = NULL, *queue = NULL;
 802088e:	2300      	movs	r3, #0
 8020890:	653b      	str	r3, [r7, #80]	; 0x50
 8020892:	2300      	movs	r3, #0
 8020894:	64fb      	str	r3, [r7, #76]	; 0x4c
 8020896:	2300      	movs	r3, #0
 8020898:	64bb      	str	r3, [r7, #72]	; 0x48
 802089a:	2300      	movs	r3, #0
 802089c:	647b      	str	r3, [r7, #68]	; 0x44
  u16_t pos = 0; /* position in 'arg' data */
 802089e:	2300      	movs	r3, #0
 80208a0:	f8a7 3042 	strh.w	r3, [r7, #66]	; 0x42
  u16_t queuelen;
  u8_t optlen = 0;
 80208a4:	2300      	movs	r3, #0
 80208a6:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  u8_t optflags = 0;
 80208aa:	2300      	movs	r3, #0
 80208ac:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
#if TCP_OVERSIZE
  u16_t oversize = 0;
 80208b0:	2300      	movs	r3, #0
 80208b2:	827b      	strh	r3, [r7, #18]
  u16_t oversize_used = 0;
 80208b4:	2300      	movs	r3, #0
 80208b6:	87fb      	strh	r3, [r7, #62]	; 0x3e
#if TCP_OVERSIZE_DBGCHECK
  u16_t oversize_add = 0;
#endif /* TCP_OVERSIZE_DBGCHECK*/
#endif /* TCP_OVERSIZE */
  u16_t extendlen = 0;
 80208b8:	2300      	movs	r3, #0
 80208ba:	87bb      	strh	r3, [r7, #60]	; 0x3c
  u8_t concat_chksum_swapped = 0;
  u16_t concat_chksummed = 0;
#endif /* TCP_CHECKSUM_ON_COPY */
  err_t err;
  /* don't allocate segments bigger than half the maximum window we ever received */
  u16_t mss_local = LWIP_MIN(pcb->mss, TCPWND_MIN16(pcb->snd_wnd_max/2));
 80208bc:	68fb      	ldr	r3, [r7, #12]
 80208be:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 80208c2:	085b      	lsrs	r3, r3, #1
 80208c4:	b29a      	uxth	r2, r3
 80208c6:	68fb      	ldr	r3, [r7, #12]
 80208c8:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 80208ca:	4293      	cmp	r3, r2
 80208cc:	bf28      	it	cs
 80208ce:	4613      	movcs	r3, r2
 80208d0:	84bb      	strh	r3, [r7, #36]	; 0x24
  mss_local = mss_local ? mss_local : pcb->mss;
 80208d2:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80208d4:	2b00      	cmp	r3, #0
 80208d6:	d102      	bne.n	80208de <tcp_write+0x6a>
 80208d8:	68fb      	ldr	r3, [r7, #12]
 80208da:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 80208dc:	e000      	b.n	80208e0 <tcp_write+0x6c>
 80208de:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80208e0:	84bb      	strh	r3, [r7, #36]	; 0x24
  apiflags |= TCP_WRITE_FLAG_COPY;
#endif /* LWIP_NETIF_TX_SINGLE_PBUF */

  LWIP_DEBUGF(TCP_OUTPUT_DEBUG, ("tcp_write(pcb=%p, data=%p, len=%"U16_F", apiflags=%"U16_F")\n",
    (void *)pcb, arg, len, (u16_t)apiflags));
  LWIP_ERROR("tcp_write: arg == NULL (programmer violates API)",
 80208e2:	68bb      	ldr	r3, [r7, #8]
 80208e4:	2b00      	cmp	r3, #0
 80208e6:	d109      	bne.n	80208fc <tcp_write+0x88>
 80208e8:	4b94      	ldr	r3, [pc, #592]	; (8020b3c <tcp_write+0x2c8>)
 80208ea:	f44f 72c9 	mov.w	r2, #402	; 0x192
 80208ee:	4994      	ldr	r1, [pc, #592]	; (8020b40 <tcp_write+0x2cc>)
 80208f0:	4894      	ldr	r0, [pc, #592]	; (8020b44 <tcp_write+0x2d0>)
 80208f2:	f003 fe21 	bl	8024538 <iprintf>
 80208f6:	f06f 030f 	mvn.w	r3, #15
 80208fa:	e30d      	b.n	8020f18 <tcp_write+0x6a4>
             arg != NULL, return ERR_ARG;);

  err = tcp_write_checks(pcb, len);
 80208fc:	88fb      	ldrh	r3, [r7, #6]
 80208fe:	4619      	mov	r1, r3
 8020900:	68f8      	ldr	r0, [r7, #12]
 8020902:	f7ff ff41 	bl	8020788 <tcp_write_checks>
 8020906:	4603      	mov	r3, r0
 8020908:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  if (err != ERR_OK) {
 802090c:	f997 3023 	ldrsb.w	r3, [r7, #35]	; 0x23
 8020910:	2b00      	cmp	r3, #0
 8020912:	d002      	beq.n	802091a <tcp_write+0xa6>
    return err;
 8020914:	f997 3023 	ldrsb.w	r3, [r7, #35]	; 0x23
 8020918:	e2fe      	b.n	8020f18 <tcp_write+0x6a4>
  }
  queuelen = pcb->snd_queuelen;
 802091a:	68fb      	ldr	r3, [r7, #12]
 802091c:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 8020920:	f8a7 3040 	strh.w	r3, [r7, #64]	; 0x40
   *
   * pos records progress as data is segmented.
   */

  /* Find the tail of the unsent queue. */
  if (pcb->unsent != NULL) {
 8020924:	68fb      	ldr	r3, [r7, #12]
 8020926:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8020928:	2b00      	cmp	r3, #0
 802092a:	f000 80f8 	beq.w	8020b1e <tcp_write+0x2aa>
    u16_t space;
    u16_t unsent_optlen;

    /* @todo: this could be sped up by keeping last_unsent in the pcb */
    for (last_unsent = pcb->unsent; last_unsent->next != NULL;
 802092e:	68fb      	ldr	r3, [r7, #12]
 8020930:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8020932:	653b      	str	r3, [r7, #80]	; 0x50
 8020934:	e002      	b.n	802093c <tcp_write+0xc8>
         last_unsent = last_unsent->next);
 8020936:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8020938:	681b      	ldr	r3, [r3, #0]
 802093a:	653b      	str	r3, [r7, #80]	; 0x50
    for (last_unsent = pcb->unsent; last_unsent->next != NULL;
 802093c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 802093e:	681b      	ldr	r3, [r3, #0]
 8020940:	2b00      	cmp	r3, #0
 8020942:	d1f8      	bne.n	8020936 <tcp_write+0xc2>

    /* Usable space at the end of the last unsent segment */
    unsent_optlen = LWIP_TCP_OPT_LENGTH(last_unsent->flags);
 8020944:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8020946:	7a9b      	ldrb	r3, [r3, #10]
 8020948:	f003 0301 	and.w	r3, r3, #1
 802094c:	2b00      	cmp	r3, #0
 802094e:	d001      	beq.n	8020954 <tcp_write+0xe0>
 8020950:	2304      	movs	r3, #4
 8020952:	e000      	b.n	8020956 <tcp_write+0xe2>
 8020954:	2300      	movs	r3, #0
 8020956:	843b      	strh	r3, [r7, #32]
    LWIP_ASSERT("mss_local is too small", mss_local >= last_unsent->len + unsent_optlen);
 8020958:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 802095a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 802095c:	891b      	ldrh	r3, [r3, #8]
 802095e:	4619      	mov	r1, r3
 8020960:	8c3b      	ldrh	r3, [r7, #32]
 8020962:	440b      	add	r3, r1
 8020964:	429a      	cmp	r2, r3
 8020966:	da06      	bge.n	8020976 <tcp_write+0x102>
 8020968:	4b74      	ldr	r3, [pc, #464]	; (8020b3c <tcp_write+0x2c8>)
 802096a:	f240 12c7 	movw	r2, #455	; 0x1c7
 802096e:	4976      	ldr	r1, [pc, #472]	; (8020b48 <tcp_write+0x2d4>)
 8020970:	4874      	ldr	r0, [pc, #464]	; (8020b44 <tcp_write+0x2d0>)
 8020972:	f003 fde1 	bl	8024538 <iprintf>
    space = mss_local - (last_unsent->len + unsent_optlen);
 8020976:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8020978:	891a      	ldrh	r2, [r3, #8]
 802097a:	8c3b      	ldrh	r3, [r7, #32]
 802097c:	4413      	add	r3, r2
 802097e:	b29b      	uxth	r3, r3
 8020980:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8020982:	1ad3      	subs	r3, r2, r3
 8020984:	877b      	strh	r3, [r7, #58]	; 0x3a
#if TCP_OVERSIZE_DBGCHECK
    /* check that pcb->unsent_oversize matches last_unsent->oversize_left */
    LWIP_ASSERT("unsent_oversize mismatch (pcb vs. last_unsent)",
                pcb->unsent_oversize == last_unsent->oversize_left);
#endif /* TCP_OVERSIZE_DBGCHECK */
    oversize = pcb->unsent_oversize;
 8020986:	68fb      	ldr	r3, [r7, #12]
 8020988:	f8b3 3064 	ldrh.w	r3, [r3, #100]	; 0x64
 802098c:	827b      	strh	r3, [r7, #18]
    if (oversize > 0) {
 802098e:	8a7b      	ldrh	r3, [r7, #18]
 8020990:	2b00      	cmp	r3, #0
 8020992:	d027      	beq.n	80209e4 <tcp_write+0x170>
      LWIP_ASSERT("inconsistent oversize vs. space", oversize <= space);
 8020994:	8a7b      	ldrh	r3, [r7, #18]
 8020996:	8f7a      	ldrh	r2, [r7, #58]	; 0x3a
 8020998:	429a      	cmp	r2, r3
 802099a:	d206      	bcs.n	80209aa <tcp_write+0x136>
 802099c:	4b67      	ldr	r3, [pc, #412]	; (8020b3c <tcp_write+0x2c8>)
 802099e:	f240 12d9 	movw	r2, #473	; 0x1d9
 80209a2:	496a      	ldr	r1, [pc, #424]	; (8020b4c <tcp_write+0x2d8>)
 80209a4:	4867      	ldr	r0, [pc, #412]	; (8020b44 <tcp_write+0x2d0>)
 80209a6:	f003 fdc7 	bl	8024538 <iprintf>
      seg = last_unsent;
 80209aa:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80209ac:	64fb      	str	r3, [r7, #76]	; 0x4c
      oversize_used = LWIP_MIN(space, LWIP_MIN(oversize, len));
 80209ae:	8a7b      	ldrh	r3, [r7, #18]
 80209b0:	88fa      	ldrh	r2, [r7, #6]
 80209b2:	429a      	cmp	r2, r3
 80209b4:	d901      	bls.n	80209ba <tcp_write+0x146>
 80209b6:	8a7b      	ldrh	r3, [r7, #18]
 80209b8:	e000      	b.n	80209bc <tcp_write+0x148>
 80209ba:	88fb      	ldrh	r3, [r7, #6]
 80209bc:	8f7a      	ldrh	r2, [r7, #58]	; 0x3a
 80209be:	4293      	cmp	r3, r2
 80209c0:	bfa8      	it	ge
 80209c2:	4613      	movge	r3, r2
 80209c4:	87fb      	strh	r3, [r7, #62]	; 0x3e
      pos += oversize_used;
 80209c6:	f8b7 2042 	ldrh.w	r2, [r7, #66]	; 0x42
 80209ca:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 80209cc:	4413      	add	r3, r2
 80209ce:	f8a7 3042 	strh.w	r3, [r7, #66]	; 0x42
      oversize -= oversize_used;
 80209d2:	8a7a      	ldrh	r2, [r7, #18]
 80209d4:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 80209d6:	1ad3      	subs	r3, r2, r3
 80209d8:	b29b      	uxth	r3, r3
 80209da:	827b      	strh	r3, [r7, #18]
      space -= oversize_used;
 80209dc:	8f7a      	ldrh	r2, [r7, #58]	; 0x3a
 80209de:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 80209e0:	1ad3      	subs	r3, r2, r3
 80209e2:	877b      	strh	r3, [r7, #58]	; 0x3a
    }
    /* now we are either finished or oversize is zero */
    LWIP_ASSERT("inconsistent oversize vs. len", (oversize == 0) || (pos == len));
 80209e4:	8a7b      	ldrh	r3, [r7, #18]
 80209e6:	2b00      	cmp	r3, #0
 80209e8:	d00b      	beq.n	8020a02 <tcp_write+0x18e>
 80209ea:	f8b7 2042 	ldrh.w	r2, [r7, #66]	; 0x42
 80209ee:	88fb      	ldrh	r3, [r7, #6]
 80209f0:	429a      	cmp	r2, r3
 80209f2:	d006      	beq.n	8020a02 <tcp_write+0x18e>
 80209f4:	4b51      	ldr	r3, [pc, #324]	; (8020b3c <tcp_write+0x2c8>)
 80209f6:	f240 12e1 	movw	r2, #481	; 0x1e1
 80209fa:	4955      	ldr	r1, [pc, #340]	; (8020b50 <tcp_write+0x2dc>)
 80209fc:	4851      	ldr	r0, [pc, #324]	; (8020b44 <tcp_write+0x2d0>)
 80209fe:	f003 fd9b 	bl	8024538 <iprintf>
     *
     * We don't extend segments containing SYN/FIN flags or options
     * (len==0). The new pbuf is kept in concat_p and pbuf_cat'ed at
     * the end.
     */
    if ((pos < len) && (space > 0) && (last_unsent->len > 0)) {
 8020a02:	f8b7 2042 	ldrh.w	r2, [r7, #66]	; 0x42
 8020a06:	88fb      	ldrh	r3, [r7, #6]
 8020a08:	429a      	cmp	r2, r3
 8020a0a:	f080 8169 	bcs.w	8020ce0 <tcp_write+0x46c>
 8020a0e:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
 8020a10:	2b00      	cmp	r3, #0
 8020a12:	f000 8165 	beq.w	8020ce0 <tcp_write+0x46c>
 8020a16:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8020a18:	891b      	ldrh	r3, [r3, #8]
 8020a1a:	2b00      	cmp	r3, #0
 8020a1c:	f000 8160 	beq.w	8020ce0 <tcp_write+0x46c>
      u16_t seglen = LWIP_MIN(space, len - pos);
 8020a20:	88fa      	ldrh	r2, [r7, #6]
 8020a22:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 8020a26:	1ad2      	subs	r2, r2, r3
 8020a28:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
 8020a2a:	4293      	cmp	r3, r2
 8020a2c:	bfa8      	it	ge
 8020a2e:	4613      	movge	r3, r2
 8020a30:	83fb      	strh	r3, [r7, #30]
      seg = last_unsent;
 8020a32:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8020a34:	64fb      	str	r3, [r7, #76]	; 0x4c

      /* Create a pbuf with a copy or reference to seglen bytes. We
       * can use PBUF_RAW here since the data appears in the middle of
       * a segment. A header will never be prepended. */
      if (apiflags & TCP_WRITE_FLAG_COPY) {
 8020a36:	797b      	ldrb	r3, [r7, #5]
 8020a38:	f003 0301 	and.w	r3, r3, #1
 8020a3c:	2b00      	cmp	r3, #0
 8020a3e:	d027      	beq.n	8020a90 <tcp_write+0x21c>
        /* Data is copied */
        if ((concat_p = tcp_pbuf_prealloc(PBUF_RAW, seglen, space, &oversize, pcb, apiflags, 1)) == NULL) {
 8020a40:	f107 0012 	add.w	r0, r7, #18
 8020a44:	8f7a      	ldrh	r2, [r7, #58]	; 0x3a
 8020a46:	8bf9      	ldrh	r1, [r7, #30]
 8020a48:	2301      	movs	r3, #1
 8020a4a:	9302      	str	r3, [sp, #8]
 8020a4c:	797b      	ldrb	r3, [r7, #5]
 8020a4e:	9301      	str	r3, [sp, #4]
 8020a50:	68fb      	ldr	r3, [r7, #12]
 8020a52:	9300      	str	r3, [sp, #0]
 8020a54:	4603      	mov	r3, r0
 8020a56:	2004      	movs	r0, #4
 8020a58:	f7ff fe34 	bl	80206c4 <tcp_pbuf_prealloc>
 8020a5c:	6578      	str	r0, [r7, #84]	; 0x54
 8020a5e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8020a60:	2b00      	cmp	r3, #0
 8020a62:	f000 8227 	beq.w	8020eb4 <tcp_write+0x640>
          goto memerr;
        }
#if TCP_OVERSIZE_DBGCHECK
        oversize_add = oversize;
#endif /* TCP_OVERSIZE_DBGCHECK */
        TCP_DATA_COPY2(concat_p->payload, (const u8_t*)arg + pos, seglen, &concat_chksum, &concat_chksum_swapped);
 8020a66:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8020a68:	6858      	ldr	r0, [r3, #4]
 8020a6a:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 8020a6e:	68ba      	ldr	r2, [r7, #8]
 8020a70:	4413      	add	r3, r2
 8020a72:	8bfa      	ldrh	r2, [r7, #30]
 8020a74:	4619      	mov	r1, r3
 8020a76:	f004 f940 	bl	8024cfa <memcpy>
#if TCP_CHECKSUM_ON_COPY
        concat_chksummed += seglen;
#endif /* TCP_CHECKSUM_ON_COPY */
        queuelen += pbuf_clen(concat_p);
 8020a7a:	6d78      	ldr	r0, [r7, #84]	; 0x54
 8020a7c:	f7fb fc96 	bl	801c3ac <pbuf_clen>
 8020a80:	4603      	mov	r3, r0
 8020a82:	461a      	mov	r2, r3
 8020a84:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 8020a88:	4413      	add	r3, r2
 8020a8a:	f8a7 3040 	strh.w	r3, [r7, #64]	; 0x40
 8020a8e:	e03f      	b.n	8020b10 <tcp_write+0x29c>
      } else {
        /* Data is not copied */
        /* If the last unsent pbuf is of type PBUF_ROM, try to extend it. */
        struct pbuf *p;
        for (p = last_unsent->p; p->next != NULL; p = p->next);
 8020a90:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8020a92:	685b      	ldr	r3, [r3, #4]
 8020a94:	637b      	str	r3, [r7, #52]	; 0x34
 8020a96:	e002      	b.n	8020a9e <tcp_write+0x22a>
 8020a98:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8020a9a:	681b      	ldr	r3, [r3, #0]
 8020a9c:	637b      	str	r3, [r7, #52]	; 0x34
 8020a9e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8020aa0:	681b      	ldr	r3, [r3, #0]
 8020aa2:	2b00      	cmp	r3, #0
 8020aa4:	d1f8      	bne.n	8020a98 <tcp_write+0x224>
        if (p->type == PBUF_ROM && (const u8_t *)p->payload + p->len == (const u8_t *)arg) {
 8020aa6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8020aa8:	7b1b      	ldrb	r3, [r3, #12]
 8020aaa:	2b01      	cmp	r3, #1
 8020aac:	d115      	bne.n	8020ada <tcp_write+0x266>
 8020aae:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8020ab0:	685b      	ldr	r3, [r3, #4]
 8020ab2:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8020ab4:	8952      	ldrh	r2, [r2, #10]
 8020ab6:	441a      	add	r2, r3
 8020ab8:	68bb      	ldr	r3, [r7, #8]
 8020aba:	429a      	cmp	r2, r3
 8020abc:	d10d      	bne.n	8020ada <tcp_write+0x266>
          LWIP_ASSERT("tcp_write: ROM pbufs cannot be oversized", pos == 0);
 8020abe:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 8020ac2:	2b00      	cmp	r3, #0
 8020ac4:	d006      	beq.n	8020ad4 <tcp_write+0x260>
 8020ac6:	4b1d      	ldr	r3, [pc, #116]	; (8020b3c <tcp_write+0x2c8>)
 8020ac8:	f44f 7203 	mov.w	r2, #524	; 0x20c
 8020acc:	4921      	ldr	r1, [pc, #132]	; (8020b54 <tcp_write+0x2e0>)
 8020ace:	481d      	ldr	r0, [pc, #116]	; (8020b44 <tcp_write+0x2d0>)
 8020ad0:	f003 fd32 	bl	8024538 <iprintf>
          extendlen = seglen;
 8020ad4:	8bfb      	ldrh	r3, [r7, #30]
 8020ad6:	87bb      	strh	r3, [r7, #60]	; 0x3c
 8020ad8:	e01a      	b.n	8020b10 <tcp_write+0x29c>
        } else {
          if ((concat_p = pbuf_alloc(PBUF_RAW, seglen, PBUF_ROM)) == NULL) {
 8020ada:	8bfb      	ldrh	r3, [r7, #30]
 8020adc:	2201      	movs	r2, #1
 8020ade:	4619      	mov	r1, r3
 8020ae0:	2004      	movs	r0, #4
 8020ae2:	f7fb f857 	bl	801bb94 <pbuf_alloc>
 8020ae6:	6578      	str	r0, [r7, #84]	; 0x54
 8020ae8:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8020aea:	2b00      	cmp	r3, #0
 8020aec:	f000 81e4 	beq.w	8020eb8 <tcp_write+0x644>
            LWIP_DEBUGF(TCP_OUTPUT_DEBUG | LWIP_DBG_LEVEL_SERIOUS,
                        ("tcp_write: could not allocate memory for zero-copy pbuf\n"));
            goto memerr;
          }
          /* reference the non-volatile payload data */
          ((struct pbuf_rom*)concat_p)->payload = (const u8_t*)arg + pos;
 8020af0:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 8020af4:	68ba      	ldr	r2, [r7, #8]
 8020af6:	441a      	add	r2, r3
 8020af8:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8020afa:	605a      	str	r2, [r3, #4]
          queuelen += pbuf_clen(concat_p);
 8020afc:	6d78      	ldr	r0, [r7, #84]	; 0x54
 8020afe:	f7fb fc55 	bl	801c3ac <pbuf_clen>
 8020b02:	4603      	mov	r3, r0
 8020b04:	461a      	mov	r2, r3
 8020b06:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 8020b0a:	4413      	add	r3, r2
 8020b0c:	f8a7 3040 	strh.w	r3, [r7, #64]	; 0x40
          &concat_chksum, &concat_chksum_swapped);
        concat_chksummed += seglen;
#endif /* TCP_CHECKSUM_ON_COPY */
      }

      pos += seglen;
 8020b10:	f8b7 2042 	ldrh.w	r2, [r7, #66]	; 0x42
 8020b14:	8bfb      	ldrh	r3, [r7, #30]
 8020b16:	4413      	add	r3, r2
 8020b18:	f8a7 3042 	strh.w	r3, [r7, #66]	; 0x42
 8020b1c:	e0e0      	b.n	8020ce0 <tcp_write+0x46c>
    }
  } else {
#if TCP_OVERSIZE
    LWIP_ASSERT("unsent_oversize mismatch (pcb->unsent is NULL)",
 8020b1e:	68fb      	ldr	r3, [r7, #12]
 8020b20:	f8b3 3064 	ldrh.w	r3, [r3, #100]	; 0x64
 8020b24:	2b00      	cmp	r3, #0
 8020b26:	f000 80db 	beq.w	8020ce0 <tcp_write+0x46c>
 8020b2a:	4b04      	ldr	r3, [pc, #16]	; (8020b3c <tcp_write+0x2c8>)
 8020b2c:	f240 2225 	movw	r2, #549	; 0x225
 8020b30:	4909      	ldr	r1, [pc, #36]	; (8020b58 <tcp_write+0x2e4>)
 8020b32:	4804      	ldr	r0, [pc, #16]	; (8020b44 <tcp_write+0x2d0>)
 8020b34:	f003 fd00 	bl	8024538 <iprintf>
   * Phase 3: Create new segments.
   *
   * The new segments are chained together in the local 'queue'
   * variable, ready to be appended to pcb->unsent.
   */
  while (pos < len) {
 8020b38:	e0d2      	b.n	8020ce0 <tcp_write+0x46c>
 8020b3a:	bf00      	nop
 8020b3c:	08026fd8 	.word	0x08026fd8
 8020b40:	08027100 	.word	0x08027100
 8020b44:	0802703c 	.word	0x0802703c
 8020b48:	08027134 	.word	0x08027134
 8020b4c:	0802714c 	.word	0x0802714c
 8020b50:	0802716c 	.word	0x0802716c
 8020b54:	0802718c 	.word	0x0802718c
 8020b58:	080271b8 	.word	0x080271b8
    struct pbuf *p;
    u16_t left = len - pos;
 8020b5c:	88fa      	ldrh	r2, [r7, #6]
 8020b5e:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 8020b62:	1ad3      	subs	r3, r2, r3
 8020b64:	83bb      	strh	r3, [r7, #28]
    u16_t max_len = mss_local - optlen;
 8020b66:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8020b6a:	b29b      	uxth	r3, r3
 8020b6c:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8020b6e:	1ad3      	subs	r3, r2, r3
 8020b70:	837b      	strh	r3, [r7, #26]
    u16_t seglen = LWIP_MIN(left, max_len);
 8020b72:	8b7a      	ldrh	r2, [r7, #26]
 8020b74:	8bbb      	ldrh	r3, [r7, #28]
 8020b76:	4293      	cmp	r3, r2
 8020b78:	bf28      	it	cs
 8020b7a:	4613      	movcs	r3, r2
 8020b7c:	833b      	strh	r3, [r7, #24]
#if TCP_CHECKSUM_ON_COPY
    u16_t chksum = 0;
    u8_t chksum_swapped = 0;
#endif /* TCP_CHECKSUM_ON_COPY */

    if (apiflags & TCP_WRITE_FLAG_COPY) {
 8020b7e:	797b      	ldrb	r3, [r7, #5]
 8020b80:	f003 0301 	and.w	r3, r3, #1
 8020b84:	2b00      	cmp	r3, #0
 8020b86:	d036      	beq.n	8020bf6 <tcp_write+0x382>
      /* If copy is set, memory should be allocated and data copied
       * into pbuf */
      if ((p = tcp_pbuf_prealloc(PBUF_TRANSPORT, seglen + optlen, mss_local, &oversize, pcb, apiflags, queue == NULL)) == NULL) {
 8020b88:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8020b8c:	b29a      	uxth	r2, r3
 8020b8e:	8b3b      	ldrh	r3, [r7, #24]
 8020b90:	4413      	add	r3, r2
 8020b92:	b299      	uxth	r1, r3
 8020b94:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8020b96:	2b00      	cmp	r3, #0
 8020b98:	bf0c      	ite	eq
 8020b9a:	2301      	moveq	r3, #1
 8020b9c:	2300      	movne	r3, #0
 8020b9e:	b2db      	uxtb	r3, r3
 8020ba0:	f107 0012 	add.w	r0, r7, #18
 8020ba4:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8020ba6:	9302      	str	r3, [sp, #8]
 8020ba8:	797b      	ldrb	r3, [r7, #5]
 8020baa:	9301      	str	r3, [sp, #4]
 8020bac:	68fb      	ldr	r3, [r7, #12]
 8020bae:	9300      	str	r3, [sp, #0]
 8020bb0:	4603      	mov	r3, r0
 8020bb2:	2000      	movs	r0, #0
 8020bb4:	f7ff fd86 	bl	80206c4 <tcp_pbuf_prealloc>
 8020bb8:	6338      	str	r0, [r7, #48]	; 0x30
 8020bba:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8020bbc:	2b00      	cmp	r3, #0
 8020bbe:	f000 817d 	beq.w	8020ebc <tcp_write+0x648>
        LWIP_DEBUGF(TCP_OUTPUT_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("tcp_write : could not allocate memory for pbuf copy size %"U16_F"\n", seglen));
        goto memerr;
      }
      LWIP_ASSERT("tcp_write: check that first pbuf can hold the complete seglen",
 8020bc2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8020bc4:	895b      	ldrh	r3, [r3, #10]
 8020bc6:	8b3a      	ldrh	r2, [r7, #24]
 8020bc8:	429a      	cmp	r2, r3
 8020bca:	d906      	bls.n	8020bda <tcp_write+0x366>
 8020bcc:	4b8f      	ldr	r3, [pc, #572]	; (8020e0c <tcp_write+0x598>)
 8020bce:	f240 2241 	movw	r2, #577	; 0x241
 8020bd2:	498f      	ldr	r1, [pc, #572]	; (8020e10 <tcp_write+0x59c>)
 8020bd4:	488f      	ldr	r0, [pc, #572]	; (8020e14 <tcp_write+0x5a0>)
 8020bd6:	f003 fcaf 	bl	8024538 <iprintf>
                  (p->len >= seglen));
      TCP_DATA_COPY2((char *)p->payload + optlen, (const u8_t*)arg + pos, seglen, &chksum, &chksum_swapped);
 8020bda:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8020bdc:	685a      	ldr	r2, [r3, #4]
 8020bde:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8020be2:	18d0      	adds	r0, r2, r3
 8020be4:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 8020be8:	68ba      	ldr	r2, [r7, #8]
 8020bea:	4413      	add	r3, r2
 8020bec:	8b3a      	ldrh	r2, [r7, #24]
 8020bee:	4619      	mov	r1, r3
 8020bf0:	f004 f883 	bl	8024cfa <memcpy>
 8020bf4:	e02e      	b.n	8020c54 <tcp_write+0x3e0>
       * sent out on the link (as it has to be ACKed by the remote
       * party) we can safely use PBUF_ROM instead of PBUF_REF here.
       */
      struct pbuf *p2;
#if TCP_OVERSIZE
      LWIP_ASSERT("oversize == 0", oversize == 0);
 8020bf6:	8a7b      	ldrh	r3, [r7, #18]
 8020bf8:	2b00      	cmp	r3, #0
 8020bfa:	d006      	beq.n	8020c0a <tcp_write+0x396>
 8020bfc:	4b83      	ldr	r3, [pc, #524]	; (8020e0c <tcp_write+0x598>)
 8020bfe:	f240 224b 	movw	r2, #587	; 0x24b
 8020c02:	4985      	ldr	r1, [pc, #532]	; (8020e18 <tcp_write+0x5a4>)
 8020c04:	4883      	ldr	r0, [pc, #524]	; (8020e14 <tcp_write+0x5a0>)
 8020c06:	f003 fc97 	bl	8024538 <iprintf>
#endif /* TCP_OVERSIZE */
      if ((p2 = pbuf_alloc(PBUF_TRANSPORT, seglen, PBUF_ROM)) == NULL) {
 8020c0a:	8b3b      	ldrh	r3, [r7, #24]
 8020c0c:	2201      	movs	r2, #1
 8020c0e:	4619      	mov	r1, r3
 8020c10:	2000      	movs	r0, #0
 8020c12:	f7fa ffbf 	bl	801bb94 <pbuf_alloc>
 8020c16:	6178      	str	r0, [r7, #20]
 8020c18:	697b      	ldr	r3, [r7, #20]
 8020c1a:	2b00      	cmp	r3, #0
 8020c1c:	f000 8150 	beq.w	8020ec0 <tcp_write+0x64c>
        chksum_swapped = 1;
        chksum = SWAP_BYTES_IN_WORD(chksum);
      }
#endif /* TCP_CHECKSUM_ON_COPY */
      /* reference the non-volatile payload data */
      ((struct pbuf_rom*)p2)->payload = (const u8_t*)arg + pos;
 8020c20:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 8020c24:	68ba      	ldr	r2, [r7, #8]
 8020c26:	441a      	add	r2, r3
 8020c28:	697b      	ldr	r3, [r7, #20]
 8020c2a:	605a      	str	r2, [r3, #4]

      /* Second, allocate a pbuf for the headers. */
      if ((p = pbuf_alloc(PBUF_TRANSPORT, optlen, PBUF_RAM)) == NULL) {
 8020c2c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8020c30:	b29b      	uxth	r3, r3
 8020c32:	2200      	movs	r2, #0
 8020c34:	4619      	mov	r1, r3
 8020c36:	2000      	movs	r0, #0
 8020c38:	f7fa ffac 	bl	801bb94 <pbuf_alloc>
 8020c3c:	6338      	str	r0, [r7, #48]	; 0x30
 8020c3e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8020c40:	2b00      	cmp	r3, #0
 8020c42:	d103      	bne.n	8020c4c <tcp_write+0x3d8>
        /* If allocation fails, we have to deallocate the data pbuf as
         * well. */
        pbuf_free(p2);
 8020c44:	6978      	ldr	r0, [r7, #20]
 8020c46:	f7fb fb17 	bl	801c278 <pbuf_free>
        LWIP_DEBUGF(TCP_OUTPUT_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("tcp_write: could not allocate memory for header pbuf\n"));
        goto memerr;
 8020c4a:	e13c      	b.n	8020ec6 <tcp_write+0x652>
      }
      /* Concatenate the headers and data pbufs together. */
      pbuf_cat(p/*header*/, p2/*data*/);
 8020c4c:	6979      	ldr	r1, [r7, #20]
 8020c4e:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8020c50:	f7fb fbec 	bl	801c42c <pbuf_cat>
    }

    queuelen += pbuf_clen(p);
 8020c54:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8020c56:	f7fb fba9 	bl	801c3ac <pbuf_clen>
 8020c5a:	4603      	mov	r3, r0
 8020c5c:	461a      	mov	r2, r3
 8020c5e:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 8020c62:	4413      	add	r3, r2
 8020c64:	f8a7 3040 	strh.w	r3, [r7, #64]	; 0x40

    /* Now that there are more segments queued, we check again if the
     * length of the queue exceeds the configured maximum or
     * overflows. */
    if ((queuelen > TCP_SND_QUEUELEN) || (queuelen > TCP_SNDQUEUELEN_OVERFLOW)) {
 8020c68:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 8020c6c:	2b0b      	cmp	r3, #11
 8020c6e:	d805      	bhi.n	8020c7c <tcp_write+0x408>
 8020c70:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 8020c74:	f64f 72fc 	movw	r2, #65532	; 0xfffc
 8020c78:	4293      	cmp	r3, r2
 8020c7a:	d903      	bls.n	8020c84 <tcp_write+0x410>
      LWIP_DEBUGF(TCP_OUTPUT_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("tcp_write: queue too long %"U16_F" (%d)\n",
        queuelen, (int)TCP_SND_QUEUELEN));
      pbuf_free(p);
 8020c7c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8020c7e:	f7fb fafb 	bl	801c278 <pbuf_free>
      goto memerr;
 8020c82:	e120      	b.n	8020ec6 <tcp_write+0x652>
    }

    if ((seg = tcp_create_segment(pcb, p, 0, pcb->snd_lbb + pos, optflags)) == NULL) {
 8020c84:	68fb      	ldr	r3, [r7, #12]
 8020c86:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8020c88:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 8020c8c:	441a      	add	r2, r3
 8020c8e:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8020c92:	9300      	str	r3, [sp, #0]
 8020c94:	4613      	mov	r3, r2
 8020c96:	2200      	movs	r2, #0
 8020c98:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8020c9a:	68f8      	ldr	r0, [r7, #12]
 8020c9c:	f7ff fc88 	bl	80205b0 <tcp_create_segment>
 8020ca0:	64f8      	str	r0, [r7, #76]	; 0x4c
 8020ca2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8020ca4:	2b00      	cmp	r3, #0
 8020ca6:	f000 810d 	beq.w	8020ec4 <tcp_write+0x650>
    seg->chksum_swapped = chksum_swapped;
    seg->flags |= TF_SEG_DATA_CHECKSUMMED;
#endif /* TCP_CHECKSUM_ON_COPY */

    /* first segment of to-be-queued data? */
    if (queue == NULL) {
 8020caa:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8020cac:	2b00      	cmp	r3, #0
 8020cae:	d102      	bne.n	8020cb6 <tcp_write+0x442>
      queue = seg;
 8020cb0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8020cb2:	647b      	str	r3, [r7, #68]	; 0x44
 8020cb4:	e00c      	b.n	8020cd0 <tcp_write+0x45c>
    } else {
      /* Attach the segment to the end of the queued segments */
      LWIP_ASSERT("prev_seg != NULL", prev_seg != NULL);
 8020cb6:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8020cb8:	2b00      	cmp	r3, #0
 8020cba:	d106      	bne.n	8020cca <tcp_write+0x456>
 8020cbc:	4b53      	ldr	r3, [pc, #332]	; (8020e0c <tcp_write+0x598>)
 8020cbe:	f240 2285 	movw	r2, #645	; 0x285
 8020cc2:	4956      	ldr	r1, [pc, #344]	; (8020e1c <tcp_write+0x5a8>)
 8020cc4:	4853      	ldr	r0, [pc, #332]	; (8020e14 <tcp_write+0x5a0>)
 8020cc6:	f003 fc37 	bl	8024538 <iprintf>
      prev_seg->next = seg;
 8020cca:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8020ccc:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8020cce:	601a      	str	r2, [r3, #0]
    }
    /* remember last segment of to-be-queued data for next iteration */
    prev_seg = seg;
 8020cd0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8020cd2:	64bb      	str	r3, [r7, #72]	; 0x48

    LWIP_DEBUGF(TCP_OUTPUT_DEBUG | LWIP_DBG_TRACE, ("tcp_write: queueing %"U32_F":%"U32_F"\n",
      lwip_ntohl(seg->tcphdr->seqno),
      lwip_ntohl(seg->tcphdr->seqno) + TCP_TCPLEN(seg)));

    pos += seglen;
 8020cd4:	f8b7 2042 	ldrh.w	r2, [r7, #66]	; 0x42
 8020cd8:	8b3b      	ldrh	r3, [r7, #24]
 8020cda:	4413      	add	r3, r2
 8020cdc:	f8a7 3042 	strh.w	r3, [r7, #66]	; 0x42
  while (pos < len) {
 8020ce0:	f8b7 2042 	ldrh.w	r2, [r7, #66]	; 0x42
 8020ce4:	88fb      	ldrh	r3, [r7, #6]
 8020ce6:	429a      	cmp	r2, r3
 8020ce8:	f4ff af38 	bcc.w	8020b5c <tcp_write+0x2e8>
  /*
   * Phase 1: If data has been added to the preallocated tail of
   * last_unsent, we update the length fields of the pbuf chain.
   */
#if TCP_OVERSIZE
  if (oversize_used > 0) {
 8020cec:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 8020cee:	2b00      	cmp	r3, #0
 8020cf0:	d02c      	beq.n	8020d4c <tcp_write+0x4d8>
    struct pbuf *p;
    /* Bump tot_len of whole chain, len of tail */
    for (p = last_unsent->p; p; p = p->next) {
 8020cf2:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8020cf4:	685b      	ldr	r3, [r3, #4]
 8020cf6:	62fb      	str	r3, [r7, #44]	; 0x2c
 8020cf8:	e01e      	b.n	8020d38 <tcp_write+0x4c4>
      p->tot_len += oversize_used;
 8020cfa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8020cfc:	891a      	ldrh	r2, [r3, #8]
 8020cfe:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 8020d00:	4413      	add	r3, r2
 8020d02:	b29a      	uxth	r2, r3
 8020d04:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8020d06:	811a      	strh	r2, [r3, #8]
      if (p->next == NULL) {
 8020d08:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8020d0a:	681b      	ldr	r3, [r3, #0]
 8020d0c:	2b00      	cmp	r3, #0
 8020d0e:	d110      	bne.n	8020d32 <tcp_write+0x4be>
        TCP_DATA_COPY((char *)p->payload + p->len, arg, oversize_used, last_unsent);
 8020d10:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8020d12:	685b      	ldr	r3, [r3, #4]
 8020d14:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8020d16:	8952      	ldrh	r2, [r2, #10]
 8020d18:	4413      	add	r3, r2
 8020d1a:	8ffa      	ldrh	r2, [r7, #62]	; 0x3e
 8020d1c:	68b9      	ldr	r1, [r7, #8]
 8020d1e:	4618      	mov	r0, r3
 8020d20:	f003 ffeb 	bl	8024cfa <memcpy>
        p->len += oversize_used;
 8020d24:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8020d26:	895a      	ldrh	r2, [r3, #10]
 8020d28:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 8020d2a:	4413      	add	r3, r2
 8020d2c:	b29a      	uxth	r2, r3
 8020d2e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8020d30:	815a      	strh	r2, [r3, #10]
    for (p = last_unsent->p; p; p = p->next) {
 8020d32:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8020d34:	681b      	ldr	r3, [r3, #0]
 8020d36:	62fb      	str	r3, [r7, #44]	; 0x2c
 8020d38:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8020d3a:	2b00      	cmp	r3, #0
 8020d3c:	d1dd      	bne.n	8020cfa <tcp_write+0x486>
      }
    }
    last_unsent->len += oversize_used;
 8020d3e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8020d40:	891a      	ldrh	r2, [r3, #8]
 8020d42:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 8020d44:	4413      	add	r3, r2
 8020d46:	b29a      	uxth	r2, r3
 8020d48:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8020d4a:	811a      	strh	r2, [r3, #8]
    LWIP_ASSERT("last_unsent->oversize_left >= oversize_used",
                last_unsent->oversize_left >= oversize_used);
    last_unsent->oversize_left -= oversize_used;
#endif /* TCP_OVERSIZE_DBGCHECK */
  }
  pcb->unsent_oversize = oversize;
 8020d4c:	8a7a      	ldrh	r2, [r7, #18]
 8020d4e:	68fb      	ldr	r3, [r7, #12]
 8020d50:	f8a3 2064 	strh.w	r2, [r3, #100]	; 0x64

  /*
   * Phase 2: concat_p can be concatenated onto last_unsent->p, unless we
   * determined that the last ROM pbuf can be extended to include the new data.
   */
  if (concat_p != NULL) {
 8020d54:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8020d56:	2b00      	cmp	r3, #0
 8020d58:	d018      	beq.n	8020d8c <tcp_write+0x518>
    LWIP_ASSERT("tcp_write: cannot concatenate when pcb->unsent is empty",
 8020d5a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8020d5c:	2b00      	cmp	r3, #0
 8020d5e:	d106      	bne.n	8020d6e <tcp_write+0x4fa>
 8020d60:	4b2a      	ldr	r3, [pc, #168]	; (8020e0c <tcp_write+0x598>)
 8020d62:	f240 22bb 	movw	r2, #699	; 0x2bb
 8020d66:	492e      	ldr	r1, [pc, #184]	; (8020e20 <tcp_write+0x5ac>)
 8020d68:	482a      	ldr	r0, [pc, #168]	; (8020e14 <tcp_write+0x5a0>)
 8020d6a:	f003 fbe5 	bl	8024538 <iprintf>
      (last_unsent != NULL));
    pbuf_cat(last_unsent->p, concat_p);
 8020d6e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8020d70:	685b      	ldr	r3, [r3, #4]
 8020d72:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8020d74:	4618      	mov	r0, r3
 8020d76:	f7fb fb59 	bl	801c42c <pbuf_cat>
    last_unsent->len += concat_p->tot_len;
 8020d7a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8020d7c:	891a      	ldrh	r2, [r3, #8]
 8020d7e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8020d80:	891b      	ldrh	r3, [r3, #8]
 8020d82:	4413      	add	r3, r2
 8020d84:	b29a      	uxth	r2, r3
 8020d86:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8020d88:	811a      	strh	r2, [r3, #8]
 8020d8a:	e037      	b.n	8020dfc <tcp_write+0x588>
  } else if (extendlen > 0) {
 8020d8c:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 8020d8e:	2b00      	cmp	r3, #0
 8020d90:	d034      	beq.n	8020dfc <tcp_write+0x588>
    struct pbuf *p;
    LWIP_ASSERT("tcp_write: extension of reference requires reference",
 8020d92:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8020d94:	2b00      	cmp	r3, #0
 8020d96:	d003      	beq.n	8020da0 <tcp_write+0x52c>
 8020d98:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8020d9a:	685b      	ldr	r3, [r3, #4]
 8020d9c:	2b00      	cmp	r3, #0
 8020d9e:	d106      	bne.n	8020dae <tcp_write+0x53a>
 8020da0:	4b1a      	ldr	r3, [pc, #104]	; (8020e0c <tcp_write+0x598>)
 8020da2:	f240 22c1 	movw	r2, #705	; 0x2c1
 8020da6:	491f      	ldr	r1, [pc, #124]	; (8020e24 <tcp_write+0x5b0>)
 8020da8:	481a      	ldr	r0, [pc, #104]	; (8020e14 <tcp_write+0x5a0>)
 8020daa:	f003 fbc5 	bl	8024538 <iprintf>
      last_unsent != NULL && last_unsent->p != NULL);
    for (p = last_unsent->p; p->next != NULL; p = p->next) {
 8020dae:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8020db0:	685b      	ldr	r3, [r3, #4]
 8020db2:	62bb      	str	r3, [r7, #40]	; 0x28
 8020db4:	e009      	b.n	8020dca <tcp_write+0x556>
      p->tot_len += extendlen;
 8020db6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8020db8:	891a      	ldrh	r2, [r3, #8]
 8020dba:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 8020dbc:	4413      	add	r3, r2
 8020dbe:	b29a      	uxth	r2, r3
 8020dc0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8020dc2:	811a      	strh	r2, [r3, #8]
    for (p = last_unsent->p; p->next != NULL; p = p->next) {
 8020dc4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8020dc6:	681b      	ldr	r3, [r3, #0]
 8020dc8:	62bb      	str	r3, [r7, #40]	; 0x28
 8020dca:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8020dcc:	681b      	ldr	r3, [r3, #0]
 8020dce:	2b00      	cmp	r3, #0
 8020dd0:	d1f1      	bne.n	8020db6 <tcp_write+0x542>
    }
    p->tot_len += extendlen;
 8020dd2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8020dd4:	891a      	ldrh	r2, [r3, #8]
 8020dd6:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 8020dd8:	4413      	add	r3, r2
 8020dda:	b29a      	uxth	r2, r3
 8020ddc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8020dde:	811a      	strh	r2, [r3, #8]
    p->len += extendlen;
 8020de0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8020de2:	895a      	ldrh	r2, [r3, #10]
 8020de4:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 8020de6:	4413      	add	r3, r2
 8020de8:	b29a      	uxth	r2, r3
 8020dea:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8020dec:	815a      	strh	r2, [r3, #10]
    last_unsent->len += extendlen;
 8020dee:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8020df0:	891a      	ldrh	r2, [r3, #8]
 8020df2:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 8020df4:	4413      	add	r3, r2
 8020df6:	b29a      	uxth	r2, r3
 8020df8:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8020dfa:	811a      	strh	r2, [r3, #8]

  /*
   * Phase 3: Append queue to pcb->unsent. Queue may be NULL, but that
   * is harmless
   */
  if (last_unsent == NULL) {
 8020dfc:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8020dfe:	2b00      	cmp	r3, #0
 8020e00:	d112      	bne.n	8020e28 <tcp_write+0x5b4>
    pcb->unsent = queue;
 8020e02:	68fb      	ldr	r3, [r7, #12]
 8020e04:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8020e06:	669a      	str	r2, [r3, #104]	; 0x68
 8020e08:	e011      	b.n	8020e2e <tcp_write+0x5ba>
 8020e0a:	bf00      	nop
 8020e0c:	08026fd8 	.word	0x08026fd8
 8020e10:	080271e8 	.word	0x080271e8
 8020e14:	0802703c 	.word	0x0802703c
 8020e18:	08027228 	.word	0x08027228
 8020e1c:	08027238 	.word	0x08027238
 8020e20:	0802724c 	.word	0x0802724c
 8020e24:	08027284 	.word	0x08027284
  } else {
    last_unsent->next = queue;
 8020e28:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8020e2a:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8020e2c:	601a      	str	r2, [r3, #0]
  }

  /*
   * Finally update the pcb state.
   */
  pcb->snd_lbb += len;
 8020e2e:	68fb      	ldr	r3, [r7, #12]
 8020e30:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8020e32:	88fb      	ldrh	r3, [r7, #6]
 8020e34:	441a      	add	r2, r3
 8020e36:	68fb      	ldr	r3, [r7, #12]
 8020e38:	659a      	str	r2, [r3, #88]	; 0x58
  pcb->snd_buf -= len;
 8020e3a:	68fb      	ldr	r3, [r7, #12]
 8020e3c:	f8b3 2060 	ldrh.w	r2, [r3, #96]	; 0x60
 8020e40:	88fb      	ldrh	r3, [r7, #6]
 8020e42:	1ad3      	subs	r3, r2, r3
 8020e44:	b29a      	uxth	r2, r3
 8020e46:	68fb      	ldr	r3, [r7, #12]
 8020e48:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
  pcb->snd_queuelen = queuelen;
 8020e4c:	68fb      	ldr	r3, [r7, #12]
 8020e4e:	f8b7 2040 	ldrh.w	r2, [r7, #64]	; 0x40
 8020e52:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62

  LWIP_DEBUGF(TCP_QLEN_DEBUG, ("tcp_write: %"S16_F" (after enqueued)\n",
    pcb->snd_queuelen));
  if (pcb->snd_queuelen != 0) {
 8020e56:	68fb      	ldr	r3, [r7, #12]
 8020e58:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 8020e5c:	2b00      	cmp	r3, #0
 8020e5e:	d00e      	beq.n	8020e7e <tcp_write+0x60a>
    LWIP_ASSERT("tcp_write: valid queue length",
 8020e60:	68fb      	ldr	r3, [r7, #12]
 8020e62:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8020e64:	2b00      	cmp	r3, #0
 8020e66:	d10a      	bne.n	8020e7e <tcp_write+0x60a>
 8020e68:	68fb      	ldr	r3, [r7, #12]
 8020e6a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8020e6c:	2b00      	cmp	r3, #0
 8020e6e:	d106      	bne.n	8020e7e <tcp_write+0x60a>
 8020e70:	4b2b      	ldr	r3, [pc, #172]	; (8020f20 <tcp_write+0x6ac>)
 8020e72:	f240 22ed 	movw	r2, #749	; 0x2ed
 8020e76:	492b      	ldr	r1, [pc, #172]	; (8020f24 <tcp_write+0x6b0>)
 8020e78:	482b      	ldr	r0, [pc, #172]	; (8020f28 <tcp_write+0x6b4>)
 8020e7a:	f003 fb5d 	bl	8024538 <iprintf>
                pcb->unacked != NULL || pcb->unsent != NULL);
  }

  /* Set the PSH flag in the last segment that we enqueued. */
  if (seg != NULL && seg->tcphdr != NULL && ((apiflags & TCP_WRITE_FLAG_MORE)==0)) {
 8020e7e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8020e80:	2b00      	cmp	r3, #0
 8020e82:	d015      	beq.n	8020eb0 <tcp_write+0x63c>
 8020e84:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8020e86:	68db      	ldr	r3, [r3, #12]
 8020e88:	2b00      	cmp	r3, #0
 8020e8a:	d011      	beq.n	8020eb0 <tcp_write+0x63c>
 8020e8c:	797b      	ldrb	r3, [r7, #5]
 8020e8e:	f003 0302 	and.w	r3, r3, #2
 8020e92:	2b00      	cmp	r3, #0
 8020e94:	d10c      	bne.n	8020eb0 <tcp_write+0x63c>
    TCPH_SET_FLAG(seg->tcphdr, TCP_PSH);
 8020e96:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8020e98:	68dc      	ldr	r4, [r3, #12]
 8020e9a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8020e9c:	68db      	ldr	r3, [r3, #12]
 8020e9e:	899b      	ldrh	r3, [r3, #12]
 8020ea0:	b29d      	uxth	r5, r3
 8020ea2:	2008      	movs	r0, #8
 8020ea4:	f7f7 fd58 	bl	8018958 <lwip_htons>
 8020ea8:	4603      	mov	r3, r0
 8020eaa:	432b      	orrs	r3, r5
 8020eac:	b29b      	uxth	r3, r3
 8020eae:	81a3      	strh	r3, [r4, #12]
  }

  return ERR_OK;
 8020eb0:	2300      	movs	r3, #0
 8020eb2:	e031      	b.n	8020f18 <tcp_write+0x6a4>
          goto memerr;
 8020eb4:	bf00      	nop
 8020eb6:	e006      	b.n	8020ec6 <tcp_write+0x652>
            goto memerr;
 8020eb8:	bf00      	nop
 8020eba:	e004      	b.n	8020ec6 <tcp_write+0x652>
        goto memerr;
 8020ebc:	bf00      	nop
 8020ebe:	e002      	b.n	8020ec6 <tcp_write+0x652>
        goto memerr;
 8020ec0:	bf00      	nop
 8020ec2:	e000      	b.n	8020ec6 <tcp_write+0x652>
      goto memerr;
 8020ec4:	bf00      	nop
memerr:
  pcb->flags |= TF_NAGLEMEMERR;
 8020ec6:	68fb      	ldr	r3, [r7, #12]
 8020ec8:	7e9b      	ldrb	r3, [r3, #26]
 8020eca:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8020ece:	b2da      	uxtb	r2, r3
 8020ed0:	68fb      	ldr	r3, [r7, #12]
 8020ed2:	769a      	strb	r2, [r3, #26]
  TCP_STATS_INC(tcp.memerr);

  if (concat_p != NULL) {
 8020ed4:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8020ed6:	2b00      	cmp	r3, #0
 8020ed8:	d002      	beq.n	8020ee0 <tcp_write+0x66c>
    pbuf_free(concat_p);
 8020eda:	6d78      	ldr	r0, [r7, #84]	; 0x54
 8020edc:	f7fb f9cc 	bl	801c278 <pbuf_free>
  }
  if (queue != NULL) {
 8020ee0:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8020ee2:	2b00      	cmp	r3, #0
 8020ee4:	d002      	beq.n	8020eec <tcp_write+0x678>
    tcp_segs_free(queue);
 8020ee6:	6c78      	ldr	r0, [r7, #68]	; 0x44
 8020ee8:	f7fc fccd 	bl	801d886 <tcp_segs_free>
  }
  if (pcb->snd_queuelen != 0) {
 8020eec:	68fb      	ldr	r3, [r7, #12]
 8020eee:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 8020ef2:	2b00      	cmp	r3, #0
 8020ef4:	d00e      	beq.n	8020f14 <tcp_write+0x6a0>
    LWIP_ASSERT("tcp_write: valid queue length", pcb->unacked != NULL ||
 8020ef6:	68fb      	ldr	r3, [r7, #12]
 8020ef8:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8020efa:	2b00      	cmp	r3, #0
 8020efc:	d10a      	bne.n	8020f14 <tcp_write+0x6a0>
 8020efe:	68fb      	ldr	r3, [r7, #12]
 8020f00:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8020f02:	2b00      	cmp	r3, #0
 8020f04:	d106      	bne.n	8020f14 <tcp_write+0x6a0>
 8020f06:	4b06      	ldr	r3, [pc, #24]	; (8020f20 <tcp_write+0x6ac>)
 8020f08:	f240 3202 	movw	r2, #770	; 0x302
 8020f0c:	4905      	ldr	r1, [pc, #20]	; (8020f24 <tcp_write+0x6b0>)
 8020f0e:	4806      	ldr	r0, [pc, #24]	; (8020f28 <tcp_write+0x6b4>)
 8020f10:	f003 fb12 	bl	8024538 <iprintf>
      pcb->unsent != NULL);
  }
  LWIP_DEBUGF(TCP_QLEN_DEBUG | LWIP_DBG_STATE, ("tcp_write: %"S16_F" (with mem err)\n", pcb->snd_queuelen));
  return ERR_MEM;
 8020f14:	f04f 33ff 	mov.w	r3, #4294967295
}
 8020f18:	4618      	mov	r0, r3
 8020f1a:	3758      	adds	r7, #88	; 0x58
 8020f1c:	46bd      	mov	sp, r7
 8020f1e:	bdb0      	pop	{r4, r5, r7, pc}
 8020f20:	08026fd8 	.word	0x08026fd8
 8020f24:	080272bc 	.word	0x080272bc
 8020f28:	0802703c 	.word	0x0802703c

08020f2c <tcp_enqueue_flags>:
 * @param pcb Protocol control block for the TCP connection.
 * @param flags TCP header flags to set in the outgoing segment.
 */
err_t
tcp_enqueue_flags(struct tcp_pcb *pcb, u8_t flags)
{
 8020f2c:	b580      	push	{r7, lr}
 8020f2e:	b08a      	sub	sp, #40	; 0x28
 8020f30:	af02      	add	r7, sp, #8
 8020f32:	6078      	str	r0, [r7, #4]
 8020f34:	460b      	mov	r3, r1
 8020f36:	70fb      	strb	r3, [r7, #3]
  struct pbuf *p;
  struct tcp_seg *seg;
  u8_t optflags = 0;
 8020f38:	2300      	movs	r3, #0
 8020f3a:	77fb      	strb	r3, [r7, #31]
  u8_t optlen = 0;
 8020f3c:	2300      	movs	r3, #0
 8020f3e:	75fb      	strb	r3, [r7, #23]

  LWIP_DEBUGF(TCP_QLEN_DEBUG, ("tcp_enqueue_flags: queuelen: %"U16_F"\n", (u16_t)pcb->snd_queuelen));

  LWIP_ASSERT("tcp_enqueue_flags: need either TCP_SYN or TCP_FIN in flags (programmer violates API)",
 8020f40:	78fb      	ldrb	r3, [r7, #3]
 8020f42:	f003 0303 	and.w	r3, r3, #3
 8020f46:	2b00      	cmp	r3, #0
 8020f48:	d106      	bne.n	8020f58 <tcp_enqueue_flags+0x2c>
 8020f4a:	4b70      	ldr	r3, [pc, #448]	; (802110c <tcp_enqueue_flags+0x1e0>)
 8020f4c:	f240 321b 	movw	r2, #795	; 0x31b
 8020f50:	496f      	ldr	r1, [pc, #444]	; (8021110 <tcp_enqueue_flags+0x1e4>)
 8020f52:	4870      	ldr	r0, [pc, #448]	; (8021114 <tcp_enqueue_flags+0x1e8>)
 8020f54:	f003 faf0 	bl	8024538 <iprintf>
              (flags & (TCP_SYN | TCP_FIN)) != 0);

  /* check for configured max queuelen and possible overflow (FIN flag should always come through!) */
  if (((pcb->snd_queuelen >= TCP_SND_QUEUELEN) || (pcb->snd_queuelen > TCP_SNDQUEUELEN_OVERFLOW)) &&
 8020f58:	687b      	ldr	r3, [r7, #4]
 8020f5a:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 8020f5e:	2b0a      	cmp	r3, #10
 8020f60:	d806      	bhi.n	8020f70 <tcp_enqueue_flags+0x44>
 8020f62:	687b      	ldr	r3, [r7, #4]
 8020f64:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 8020f68:	f64f 72fc 	movw	r2, #65532	; 0xfffc
 8020f6c:	4293      	cmp	r3, r2
 8020f6e:	d90e      	bls.n	8020f8e <tcp_enqueue_flags+0x62>
      ((flags & TCP_FIN) == 0)) {
 8020f70:	78fb      	ldrb	r3, [r7, #3]
 8020f72:	f003 0301 	and.w	r3, r3, #1
  if (((pcb->snd_queuelen >= TCP_SND_QUEUELEN) || (pcb->snd_queuelen > TCP_SNDQUEUELEN_OVERFLOW)) &&
 8020f76:	2b00      	cmp	r3, #0
 8020f78:	d109      	bne.n	8020f8e <tcp_enqueue_flags+0x62>
    LWIP_DEBUGF(TCP_OUTPUT_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("tcp_enqueue_flags: too long queue %"U16_F" (max %"U16_F")\n",
                                       pcb->snd_queuelen, (u16_t)TCP_SND_QUEUELEN));
    TCP_STATS_INC(tcp.memerr);
    pcb->flags |= TF_NAGLEMEMERR;
 8020f7a:	687b      	ldr	r3, [r7, #4]
 8020f7c:	7e9b      	ldrb	r3, [r3, #26]
 8020f7e:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8020f82:	b2da      	uxtb	r2, r3
 8020f84:	687b      	ldr	r3, [r7, #4]
 8020f86:	769a      	strb	r2, [r3, #26]
    return ERR_MEM;
 8020f88:	f04f 33ff 	mov.w	r3, #4294967295
 8020f8c:	e0ba      	b.n	8021104 <tcp_enqueue_flags+0x1d8>
  }

  if (flags & TCP_SYN) {
 8020f8e:	78fb      	ldrb	r3, [r7, #3]
 8020f90:	f003 0302 	and.w	r3, r3, #2
 8020f94:	2b00      	cmp	r3, #0
 8020f96:	d001      	beq.n	8020f9c <tcp_enqueue_flags+0x70>
    optflags = TF_SEG_OPTS_MSS;
 8020f98:	2301      	movs	r3, #1
 8020f9a:	77fb      	strb	r3, [r7, #31]
    /* Make sure the timestamp option is only included in data segments if we
       agreed about it with the remote host. */
    optflags |= TF_SEG_OPTS_TS;
  }
#endif /* LWIP_TCP_TIMESTAMPS */
  optlen = LWIP_TCP_OPT_LENGTH(optflags);
 8020f9c:	7ffb      	ldrb	r3, [r7, #31]
 8020f9e:	f003 0301 	and.w	r3, r3, #1
 8020fa2:	2b00      	cmp	r3, #0
 8020fa4:	d001      	beq.n	8020faa <tcp_enqueue_flags+0x7e>
 8020fa6:	2304      	movs	r3, #4
 8020fa8:	e000      	b.n	8020fac <tcp_enqueue_flags+0x80>
 8020faa:	2300      	movs	r3, #0
 8020fac:	75fb      	strb	r3, [r7, #23]

  /* Allocate pbuf with room for TCP header + options */
  if ((p = pbuf_alloc(PBUF_TRANSPORT, optlen, PBUF_RAM)) == NULL) {
 8020fae:	7dfb      	ldrb	r3, [r7, #23]
 8020fb0:	b29b      	uxth	r3, r3
 8020fb2:	2200      	movs	r2, #0
 8020fb4:	4619      	mov	r1, r3
 8020fb6:	2000      	movs	r0, #0
 8020fb8:	f7fa fdec 	bl	801bb94 <pbuf_alloc>
 8020fbc:	6138      	str	r0, [r7, #16]
 8020fbe:	693b      	ldr	r3, [r7, #16]
 8020fc0:	2b00      	cmp	r3, #0
 8020fc2:	d109      	bne.n	8020fd8 <tcp_enqueue_flags+0xac>
    pcb->flags |= TF_NAGLEMEMERR;
 8020fc4:	687b      	ldr	r3, [r7, #4]
 8020fc6:	7e9b      	ldrb	r3, [r3, #26]
 8020fc8:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8020fcc:	b2da      	uxtb	r2, r3
 8020fce:	687b      	ldr	r3, [r7, #4]
 8020fd0:	769a      	strb	r2, [r3, #26]
    TCP_STATS_INC(tcp.memerr);
    return ERR_MEM;
 8020fd2:	f04f 33ff 	mov.w	r3, #4294967295
 8020fd6:	e095      	b.n	8021104 <tcp_enqueue_flags+0x1d8>
  }
  LWIP_ASSERT("tcp_enqueue_flags: check that first pbuf can hold optlen",
 8020fd8:	693b      	ldr	r3, [r7, #16]
 8020fda:	895a      	ldrh	r2, [r3, #10]
 8020fdc:	7dfb      	ldrb	r3, [r7, #23]
 8020fde:	b29b      	uxth	r3, r3
 8020fe0:	429a      	cmp	r2, r3
 8020fe2:	d206      	bcs.n	8020ff2 <tcp_enqueue_flags+0xc6>
 8020fe4:	4b49      	ldr	r3, [pc, #292]	; (802110c <tcp_enqueue_flags+0x1e0>)
 8020fe6:	f240 3241 	movw	r2, #833	; 0x341
 8020fea:	494b      	ldr	r1, [pc, #300]	; (8021118 <tcp_enqueue_flags+0x1ec>)
 8020fec:	4849      	ldr	r0, [pc, #292]	; (8021114 <tcp_enqueue_flags+0x1e8>)
 8020fee:	f003 faa3 	bl	8024538 <iprintf>
              (p->len >= optlen));

  /* Allocate memory for tcp_seg, and fill in fields. */
  if ((seg = tcp_create_segment(pcb, p, flags, pcb->snd_lbb, optflags)) == NULL) {
 8020ff2:	687b      	ldr	r3, [r7, #4]
 8020ff4:	6d99      	ldr	r1, [r3, #88]	; 0x58
 8020ff6:	78fa      	ldrb	r2, [r7, #3]
 8020ff8:	7ffb      	ldrb	r3, [r7, #31]
 8020ffa:	9300      	str	r3, [sp, #0]
 8020ffc:	460b      	mov	r3, r1
 8020ffe:	6939      	ldr	r1, [r7, #16]
 8021000:	6878      	ldr	r0, [r7, #4]
 8021002:	f7ff fad5 	bl	80205b0 <tcp_create_segment>
 8021006:	60f8      	str	r0, [r7, #12]
 8021008:	68fb      	ldr	r3, [r7, #12]
 802100a:	2b00      	cmp	r3, #0
 802100c:	d109      	bne.n	8021022 <tcp_enqueue_flags+0xf6>
    pcb->flags |= TF_NAGLEMEMERR;
 802100e:	687b      	ldr	r3, [r7, #4]
 8021010:	7e9b      	ldrb	r3, [r3, #26]
 8021012:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8021016:	b2da      	uxtb	r2, r3
 8021018:	687b      	ldr	r3, [r7, #4]
 802101a:	769a      	strb	r2, [r3, #26]
    TCP_STATS_INC(tcp.memerr);
    return ERR_MEM;
 802101c:	f04f 33ff 	mov.w	r3, #4294967295
 8021020:	e070      	b.n	8021104 <tcp_enqueue_flags+0x1d8>
  }
  LWIP_ASSERT("seg->tcphdr not aligned", ((mem_ptr_t)seg->tcphdr % LWIP_MIN(MEM_ALIGNMENT, 4)) == 0);
 8021022:	68fb      	ldr	r3, [r7, #12]
 8021024:	68db      	ldr	r3, [r3, #12]
 8021026:	f003 0303 	and.w	r3, r3, #3
 802102a:	2b00      	cmp	r3, #0
 802102c:	d006      	beq.n	802103c <tcp_enqueue_flags+0x110>
 802102e:	4b37      	ldr	r3, [pc, #220]	; (802110c <tcp_enqueue_flags+0x1e0>)
 8021030:	f240 3249 	movw	r2, #841	; 0x349
 8021034:	4939      	ldr	r1, [pc, #228]	; (802111c <tcp_enqueue_flags+0x1f0>)
 8021036:	4837      	ldr	r0, [pc, #220]	; (8021114 <tcp_enqueue_flags+0x1e8>)
 8021038:	f003 fa7e 	bl	8024538 <iprintf>
  LWIP_ASSERT("tcp_enqueue_flags: invalid segment length", seg->len == 0);
 802103c:	68fb      	ldr	r3, [r7, #12]
 802103e:	891b      	ldrh	r3, [r3, #8]
 8021040:	2b00      	cmp	r3, #0
 8021042:	d006      	beq.n	8021052 <tcp_enqueue_flags+0x126>
 8021044:	4b31      	ldr	r3, [pc, #196]	; (802110c <tcp_enqueue_flags+0x1e0>)
 8021046:	f240 324a 	movw	r2, #842	; 0x34a
 802104a:	4935      	ldr	r1, [pc, #212]	; (8021120 <tcp_enqueue_flags+0x1f4>)
 802104c:	4831      	ldr	r0, [pc, #196]	; (8021114 <tcp_enqueue_flags+0x1e8>)
 802104e:	f003 fa73 	bl	8024538 <iprintf>
               lwip_ntohl(seg->tcphdr->seqno),
               lwip_ntohl(seg->tcphdr->seqno) + TCP_TCPLEN(seg),
               (u16_t)flags));

  /* Now append seg to pcb->unsent queue */
  if (pcb->unsent == NULL) {
 8021052:	687b      	ldr	r3, [r7, #4]
 8021054:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8021056:	2b00      	cmp	r3, #0
 8021058:	d103      	bne.n	8021062 <tcp_enqueue_flags+0x136>
    pcb->unsent = seg;
 802105a:	687b      	ldr	r3, [r7, #4]
 802105c:	68fa      	ldr	r2, [r7, #12]
 802105e:	669a      	str	r2, [r3, #104]	; 0x68
 8021060:	e00d      	b.n	802107e <tcp_enqueue_flags+0x152>
  } else {
    struct tcp_seg *useg;
    for (useg = pcb->unsent; useg->next != NULL; useg = useg->next);
 8021062:	687b      	ldr	r3, [r7, #4]
 8021064:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8021066:	61bb      	str	r3, [r7, #24]
 8021068:	e002      	b.n	8021070 <tcp_enqueue_flags+0x144>
 802106a:	69bb      	ldr	r3, [r7, #24]
 802106c:	681b      	ldr	r3, [r3, #0]
 802106e:	61bb      	str	r3, [r7, #24]
 8021070:	69bb      	ldr	r3, [r7, #24]
 8021072:	681b      	ldr	r3, [r3, #0]
 8021074:	2b00      	cmp	r3, #0
 8021076:	d1f8      	bne.n	802106a <tcp_enqueue_flags+0x13e>
    useg->next = seg;
 8021078:	69bb      	ldr	r3, [r7, #24]
 802107a:	68fa      	ldr	r2, [r7, #12]
 802107c:	601a      	str	r2, [r3, #0]
  }
#if TCP_OVERSIZE
  /* The new unsent tail has no space */
  pcb->unsent_oversize = 0;
 802107e:	687b      	ldr	r3, [r7, #4]
 8021080:	2200      	movs	r2, #0
 8021082:	f8a3 2064 	strh.w	r2, [r3, #100]	; 0x64
#endif /* TCP_OVERSIZE */

  /* SYN and FIN bump the sequence number */
  if ((flags & TCP_SYN) || (flags & TCP_FIN)) {
 8021086:	78fb      	ldrb	r3, [r7, #3]
 8021088:	f003 0302 	and.w	r3, r3, #2
 802108c:	2b00      	cmp	r3, #0
 802108e:	d104      	bne.n	802109a <tcp_enqueue_flags+0x16e>
 8021090:	78fb      	ldrb	r3, [r7, #3]
 8021092:	f003 0301 	and.w	r3, r3, #1
 8021096:	2b00      	cmp	r3, #0
 8021098:	d004      	beq.n	80210a4 <tcp_enqueue_flags+0x178>
    pcb->snd_lbb++;
 802109a:	687b      	ldr	r3, [r7, #4]
 802109c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 802109e:	1c5a      	adds	r2, r3, #1
 80210a0:	687b      	ldr	r3, [r7, #4]
 80210a2:	659a      	str	r2, [r3, #88]	; 0x58
    /* optlen does not influence snd_buf */
  }
  if (flags & TCP_FIN) {
 80210a4:	78fb      	ldrb	r3, [r7, #3]
 80210a6:	f003 0301 	and.w	r3, r3, #1
 80210aa:	2b00      	cmp	r3, #0
 80210ac:	d006      	beq.n	80210bc <tcp_enqueue_flags+0x190>
    pcb->flags |= TF_FIN;
 80210ae:	687b      	ldr	r3, [r7, #4]
 80210b0:	7e9b      	ldrb	r3, [r3, #26]
 80210b2:	f043 0320 	orr.w	r3, r3, #32
 80210b6:	b2da      	uxtb	r2, r3
 80210b8:	687b      	ldr	r3, [r7, #4]
 80210ba:	769a      	strb	r2, [r3, #26]
  }

  /* update number of segments on the queues */
  pcb->snd_queuelen += pbuf_clen(seg->p);
 80210bc:	68fb      	ldr	r3, [r7, #12]
 80210be:	685b      	ldr	r3, [r3, #4]
 80210c0:	4618      	mov	r0, r3
 80210c2:	f7fb f973 	bl	801c3ac <pbuf_clen>
 80210c6:	4603      	mov	r3, r0
 80210c8:	461a      	mov	r2, r3
 80210ca:	687b      	ldr	r3, [r7, #4]
 80210cc:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 80210d0:	4413      	add	r3, r2
 80210d2:	b29a      	uxth	r2, r3
 80210d4:	687b      	ldr	r3, [r7, #4]
 80210d6:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
  LWIP_DEBUGF(TCP_QLEN_DEBUG, ("tcp_enqueue_flags: %"S16_F" (after enqueued)\n", pcb->snd_queuelen));
  if (pcb->snd_queuelen != 0) {
 80210da:	687b      	ldr	r3, [r7, #4]
 80210dc:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 80210e0:	2b00      	cmp	r3, #0
 80210e2:	d00e      	beq.n	8021102 <tcp_enqueue_flags+0x1d6>
    LWIP_ASSERT("tcp_enqueue_flags: invalid queue length",
 80210e4:	687b      	ldr	r3, [r7, #4]
 80210e6:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80210e8:	2b00      	cmp	r3, #0
 80210ea:	d10a      	bne.n	8021102 <tcp_enqueue_flags+0x1d6>
 80210ec:	687b      	ldr	r3, [r7, #4]
 80210ee:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80210f0:	2b00      	cmp	r3, #0
 80210f2:	d106      	bne.n	8021102 <tcp_enqueue_flags+0x1d6>
 80210f4:	4b05      	ldr	r3, [pc, #20]	; (802110c <tcp_enqueue_flags+0x1e0>)
 80210f6:	f240 326d 	movw	r2, #877	; 0x36d
 80210fa:	490a      	ldr	r1, [pc, #40]	; (8021124 <tcp_enqueue_flags+0x1f8>)
 80210fc:	4805      	ldr	r0, [pc, #20]	; (8021114 <tcp_enqueue_flags+0x1e8>)
 80210fe:	f003 fa1b 	bl	8024538 <iprintf>
      pcb->unacked != NULL || pcb->unsent != NULL);
  }

  return ERR_OK;
 8021102:	2300      	movs	r3, #0
}
 8021104:	4618      	mov	r0, r3
 8021106:	3720      	adds	r7, #32
 8021108:	46bd      	mov	sp, r7
 802110a:	bd80      	pop	{r7, pc}
 802110c:	08026fd8 	.word	0x08026fd8
 8021110:	080272dc 	.word	0x080272dc
 8021114:	0802703c 	.word	0x0802703c
 8021118:	08027334 	.word	0x08027334
 802111c:	08027370 	.word	0x08027370
 8021120:	08027388 	.word	0x08027388
 8021124:	080273b4 	.word	0x080273b4

08021128 <tcp_send_empty_ack>:
 *
 * @param pcb Protocol control block for the TCP connection to send the ACK
 */
err_t
tcp_send_empty_ack(struct tcp_pcb *pcb)
{
 8021128:	b590      	push	{r4, r7, lr}
 802112a:	b08b      	sub	sp, #44	; 0x2c
 802112c:	af04      	add	r7, sp, #16
 802112e:	6078      	str	r0, [r7, #4]
  err_t err;
  struct pbuf *p;
  u8_t optlen = 0;
 8021130:	2300      	movs	r3, #0
 8021132:	75bb      	strb	r3, [r7, #22]
  if (pcb->flags & TF_TIMESTAMP) {
    optlen = LWIP_TCP_OPT_LENGTH(TF_SEG_OPTS_TS);
  }
#endif

  p = tcp_output_alloc_header(pcb, optlen, 0, lwip_htonl(pcb->snd_nxt));
 8021134:	7dbb      	ldrb	r3, [r7, #22]
 8021136:	b29c      	uxth	r4, r3
 8021138:	687b      	ldr	r3, [r7, #4]
 802113a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 802113c:	4618      	mov	r0, r3
 802113e:	f7f7 fc19 	bl	8018974 <lwip_htonl>
 8021142:	4603      	mov	r3, r0
 8021144:	2200      	movs	r2, #0
 8021146:	4621      	mov	r1, r4
 8021148:	6878      	ldr	r0, [r7, #4]
 802114a:	f7ff f977 	bl	802043c <tcp_output_alloc_header>
 802114e:	6138      	str	r0, [r7, #16]
  if (p == NULL) {
 8021150:	693b      	ldr	r3, [r7, #16]
 8021152:	2b00      	cmp	r3, #0
 8021154:	d109      	bne.n	802116a <tcp_send_empty_ack+0x42>
    /* let tcp_fasttmr retry sending this ACK */
    pcb->flags |= (TF_ACK_DELAY | TF_ACK_NOW);
 8021156:	687b      	ldr	r3, [r7, #4]
 8021158:	7e9b      	ldrb	r3, [r3, #26]
 802115a:	f043 0303 	orr.w	r3, r3, #3
 802115e:	b2da      	uxtb	r2, r3
 8021160:	687b      	ldr	r3, [r7, #4]
 8021162:	769a      	strb	r2, [r3, #26]
    LWIP_DEBUGF(TCP_OUTPUT_DEBUG, ("tcp_output: (ACK) could not allocate pbuf\n"));
    return ERR_BUF;
 8021164:	f06f 0301 	mvn.w	r3, #1
 8021168:	e036      	b.n	80211d8 <tcp_send_empty_ack+0xb0>
  if (pcb->flags & TF_TIMESTAMP) {
    tcp_build_timestamp_option(pcb, (u32_t *)(tcphdr + 1));
  }
#endif

  netif = ip_route(&pcb->local_ip, &pcb->remote_ip);
 802116a:	687b      	ldr	r3, [r7, #4]
 802116c:	3304      	adds	r3, #4
 802116e:	4618      	mov	r0, r3
 8021170:	f7f8 fcd4 	bl	8019b1c <ip4_route>
 8021174:	60f8      	str	r0, [r7, #12]
  if (netif == NULL) {
 8021176:	68fb      	ldr	r3, [r7, #12]
 8021178:	2b00      	cmp	r3, #0
 802117a:	d102      	bne.n	8021182 <tcp_send_empty_ack+0x5a>
    err = ERR_RTE;
 802117c:	23fc      	movs	r3, #252	; 0xfc
 802117e:	75fb      	strb	r3, [r7, #23]
 8021180:	e012      	b.n	80211a8 <tcp_send_empty_ack+0x80>
      tcphdr->chksum = ip_chksum_pseudo(p, IP_PROTO_TCP, p->tot_len,
        &pcb->local_ip, &pcb->remote_ip);
    }
#endif
    NETIF_SET_HWADDRHINT(netif, &(pcb->addr_hint));
    err = ip_output_if(p, &pcb->local_ip, &pcb->remote_ip,
 8021182:	6879      	ldr	r1, [r7, #4]
 8021184:	687b      	ldr	r3, [r7, #4]
 8021186:	1d18      	adds	r0, r3, #4
 8021188:	687b      	ldr	r3, [r7, #4]
 802118a:	7a9c      	ldrb	r4, [r3, #10]
 802118c:	687b      	ldr	r3, [r7, #4]
 802118e:	7a5b      	ldrb	r3, [r3, #9]
 8021190:	68fa      	ldr	r2, [r7, #12]
 8021192:	9202      	str	r2, [sp, #8]
 8021194:	2206      	movs	r2, #6
 8021196:	9201      	str	r2, [sp, #4]
 8021198:	9300      	str	r3, [sp, #0]
 802119a:	4623      	mov	r3, r4
 802119c:	4602      	mov	r2, r0
 802119e:	6938      	ldr	r0, [r7, #16]
 80211a0:	f7f8 fe60 	bl	8019e64 <ip4_output_if>
 80211a4:	4603      	mov	r3, r0
 80211a6:	75fb      	strb	r3, [r7, #23]
      pcb->ttl, pcb->tos, IP_PROTO_TCP, netif);
    NETIF_SET_HWADDRHINT(netif, NULL);
  }
  pbuf_free(p);
 80211a8:	6938      	ldr	r0, [r7, #16]
 80211aa:	f7fb f865 	bl	801c278 <pbuf_free>

  if (err != ERR_OK) {
 80211ae:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80211b2:	2b00      	cmp	r3, #0
 80211b4:	d007      	beq.n	80211c6 <tcp_send_empty_ack+0x9e>
    /* let tcp_fasttmr retry sending this ACK */
    pcb->flags |= (TF_ACK_DELAY | TF_ACK_NOW);
 80211b6:	687b      	ldr	r3, [r7, #4]
 80211b8:	7e9b      	ldrb	r3, [r3, #26]
 80211ba:	f043 0303 	orr.w	r3, r3, #3
 80211be:	b2da      	uxtb	r2, r3
 80211c0:	687b      	ldr	r3, [r7, #4]
 80211c2:	769a      	strb	r2, [r3, #26]
 80211c4:	e006      	b.n	80211d4 <tcp_send_empty_ack+0xac>
  } else {
    /* remove ACK flags from the PCB, as we sent an empty ACK now */
    pcb->flags &= ~(TF_ACK_DELAY | TF_ACK_NOW);
 80211c6:	687b      	ldr	r3, [r7, #4]
 80211c8:	7e9b      	ldrb	r3, [r3, #26]
 80211ca:	f023 0303 	bic.w	r3, r3, #3
 80211ce:	b2da      	uxtb	r2, r3
 80211d0:	687b      	ldr	r3, [r7, #4]
 80211d2:	769a      	strb	r2, [r3, #26]
  }

  return err;
 80211d4:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 80211d8:	4618      	mov	r0, r3
 80211da:	371c      	adds	r7, #28
 80211dc:	46bd      	mov	sp, r7
 80211de:	bd90      	pop	{r4, r7, pc}

080211e0 <tcp_output>:
 * @return ERR_OK if data has been sent or nothing to send
 *         another err_t on error
 */
err_t
tcp_output(struct tcp_pcb *pcb)
{
 80211e0:	b5b0      	push	{r4, r5, r7, lr}
 80211e2:	b08a      	sub	sp, #40	; 0x28
 80211e4:	af00      	add	r7, sp, #0
 80211e6:	6078      	str	r0, [r7, #4]
#if TCP_CWND_DEBUG
  s16_t i = 0;
#endif /* TCP_CWND_DEBUG */

  /* pcb->state LISTEN not allowed here */
  LWIP_ASSERT("don't call tcp_output for listen-pcbs",
 80211e8:	687b      	ldr	r3, [r7, #4]
 80211ea:	7d1b      	ldrb	r3, [r3, #20]
 80211ec:	2b01      	cmp	r3, #1
 80211ee:	d106      	bne.n	80211fe <tcp_output+0x1e>
 80211f0:	4b9b      	ldr	r3, [pc, #620]	; (8021460 <tcp_output+0x280>)
 80211f2:	f240 32ed 	movw	r2, #1005	; 0x3ed
 80211f6:	499b      	ldr	r1, [pc, #620]	; (8021464 <tcp_output+0x284>)
 80211f8:	489b      	ldr	r0, [pc, #620]	; (8021468 <tcp_output+0x288>)
 80211fa:	f003 f99d 	bl	8024538 <iprintf>

  /* First, check if we are invoked by the TCP input processing
     code. If so, we do not output anything. Instead, we rely on the
     input processing code to call us when input processing is done
     with. */
  if (tcp_input_pcb == pcb) {
 80211fe:	4b9b      	ldr	r3, [pc, #620]	; (802146c <tcp_output+0x28c>)
 8021200:	681a      	ldr	r2, [r3, #0]
 8021202:	687b      	ldr	r3, [r7, #4]
 8021204:	429a      	cmp	r2, r3
 8021206:	d101      	bne.n	802120c <tcp_output+0x2c>
    return ERR_OK;
 8021208:	2300      	movs	r3, #0
 802120a:	e1cd      	b.n	80215a8 <tcp_output+0x3c8>
  }

  wnd = LWIP_MIN(pcb->snd_wnd, pcb->cwnd);
 802120c:	687b      	ldr	r3, [r7, #4]
 802120e:	f8b3 205c 	ldrh.w	r2, [r3, #92]	; 0x5c
 8021212:	687b      	ldr	r3, [r7, #4]
 8021214:	f8b3 3048 	ldrh.w	r3, [r3, #72]	; 0x48
 8021218:	429a      	cmp	r2, r3
 802121a:	d203      	bcs.n	8021224 <tcp_output+0x44>
 802121c:	687b      	ldr	r3, [r7, #4]
 802121e:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 8021222:	e002      	b.n	802122a <tcp_output+0x4a>
 8021224:	687b      	ldr	r3, [r7, #4]
 8021226:	f8b3 3048 	ldrh.w	r3, [r3, #72]	; 0x48
 802122a:	61bb      	str	r3, [r7, #24]

  seg = pcb->unsent;
 802122c:	687b      	ldr	r3, [r7, #4]
 802122e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8021230:	627b      	str	r3, [r7, #36]	; 0x24
   * because the ->unsent queue is empty or because the window does
   * not allow it), construct an empty ACK segment and send it.
   *
   * If data is to be sent, we will just piggyback the ACK (see below).
   */
  if (pcb->flags & TF_ACK_NOW &&
 8021232:	687b      	ldr	r3, [r7, #4]
 8021234:	7e9b      	ldrb	r3, [r3, #26]
 8021236:	f003 0302 	and.w	r3, r3, #2
 802123a:	2b00      	cmp	r3, #0
 802123c:	d017      	beq.n	802126e <tcp_output+0x8e>
 802123e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8021240:	2b00      	cmp	r3, #0
 8021242:	d00f      	beq.n	8021264 <tcp_output+0x84>
     (seg == NULL ||
      lwip_ntohl(seg->tcphdr->seqno) - pcb->lastack + seg->len > wnd)) {
 8021244:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8021246:	68db      	ldr	r3, [r3, #12]
 8021248:	685b      	ldr	r3, [r3, #4]
 802124a:	4618      	mov	r0, r3
 802124c:	f7f7 fb92 	bl	8018974 <lwip_htonl>
 8021250:	4602      	mov	r2, r0
 8021252:	687b      	ldr	r3, [r7, #4]
 8021254:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8021256:	1ad3      	subs	r3, r2, r3
 8021258:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 802125a:	8912      	ldrh	r2, [r2, #8]
 802125c:	441a      	add	r2, r3
     (seg == NULL ||
 802125e:	69bb      	ldr	r3, [r7, #24]
 8021260:	429a      	cmp	r2, r3
 8021262:	d904      	bls.n	802126e <tcp_output+0x8e>
     return tcp_send_empty_ack(pcb);
 8021264:	6878      	ldr	r0, [r7, #4]
 8021266:	f7ff ff5f 	bl	8021128 <tcp_send_empty_ack>
 802126a:	4603      	mov	r3, r0
 802126c:	e19c      	b.n	80215a8 <tcp_output+0x3c8>
  }

  /* useg should point to last segment on unacked queue */
  useg = pcb->unacked;
 802126e:	687b      	ldr	r3, [r7, #4]
 8021270:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8021272:	623b      	str	r3, [r7, #32]
  if (useg != NULL) {
 8021274:	6a3b      	ldr	r3, [r7, #32]
 8021276:	2b00      	cmp	r3, #0
 8021278:	d007      	beq.n	802128a <tcp_output+0xaa>
    for (; useg->next != NULL; useg = useg->next);
 802127a:	e002      	b.n	8021282 <tcp_output+0xa2>
 802127c:	6a3b      	ldr	r3, [r7, #32]
 802127e:	681b      	ldr	r3, [r3, #0]
 8021280:	623b      	str	r3, [r7, #32]
 8021282:	6a3b      	ldr	r3, [r7, #32]
 8021284:	681b      	ldr	r3, [r3, #0]
 8021286:	2b00      	cmp	r3, #0
 8021288:	d1f8      	bne.n	802127c <tcp_output+0x9c>
  }

  netif = ip_route(&pcb->local_ip, &pcb->remote_ip);
 802128a:	687b      	ldr	r3, [r7, #4]
 802128c:	3304      	adds	r3, #4
 802128e:	4618      	mov	r0, r3
 8021290:	f7f8 fc44 	bl	8019b1c <ip4_route>
 8021294:	6178      	str	r0, [r7, #20]
  if (netif == NULL) {
 8021296:	697b      	ldr	r3, [r7, #20]
 8021298:	2b00      	cmp	r3, #0
 802129a:	d102      	bne.n	80212a2 <tcp_output+0xc2>
    return ERR_RTE;
 802129c:	f06f 0303 	mvn.w	r3, #3
 80212a0:	e182      	b.n	80215a8 <tcp_output+0x3c8>
  }

  /* If we don't have a local IP address, we get one from netif */
  if (ip_addr_isany(&pcb->local_ip)) {
 80212a2:	687b      	ldr	r3, [r7, #4]
 80212a4:	2b00      	cmp	r3, #0
 80212a6:	d003      	beq.n	80212b0 <tcp_output+0xd0>
 80212a8:	687b      	ldr	r3, [r7, #4]
 80212aa:	681b      	ldr	r3, [r3, #0]
 80212ac:	2b00      	cmp	r3, #0
 80212ae:	d111      	bne.n	80212d4 <tcp_output+0xf4>
    const ip_addr_t *local_ip = ip_netif_get_local_ip(netif, &pcb->remote_ip);
 80212b0:	697b      	ldr	r3, [r7, #20]
 80212b2:	2b00      	cmp	r3, #0
 80212b4:	d002      	beq.n	80212bc <tcp_output+0xdc>
 80212b6:	697b      	ldr	r3, [r7, #20]
 80212b8:	3304      	adds	r3, #4
 80212ba:	e000      	b.n	80212be <tcp_output+0xde>
 80212bc:	2300      	movs	r3, #0
 80212be:	613b      	str	r3, [r7, #16]
    if (local_ip == NULL) {
 80212c0:	693b      	ldr	r3, [r7, #16]
 80212c2:	2b00      	cmp	r3, #0
 80212c4:	d102      	bne.n	80212cc <tcp_output+0xec>
      return ERR_RTE;
 80212c6:	f06f 0303 	mvn.w	r3, #3
 80212ca:	e16d      	b.n	80215a8 <tcp_output+0x3c8>
    }
    ip_addr_copy(pcb->local_ip, *local_ip);
 80212cc:	693b      	ldr	r3, [r7, #16]
 80212ce:	681a      	ldr	r2, [r3, #0]
 80212d0:	687b      	ldr	r3, [r7, #4]
 80212d2:	601a      	str	r2, [r3, #0]
   * with part of the unsent segment (which will engage zero-window probing upon
   * reception of the zero window update from the receiver). This ensures the
   * subsequent window update is reliably received. With the goal of being lightweight,
   * we avoid splitting the unsent segment and treat the window as already zero.
   */
  if (seg != NULL &&
 80212d4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80212d6:	2b00      	cmp	r3, #0
 80212d8:	f000 813e 	beq.w	8021558 <tcp_output+0x378>
      lwip_ntohl(seg->tcphdr->seqno) - pcb->lastack + seg->len > wnd &&
 80212dc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80212de:	68db      	ldr	r3, [r3, #12]
 80212e0:	685b      	ldr	r3, [r3, #4]
 80212e2:	4618      	mov	r0, r3
 80212e4:	f7f7 fb46 	bl	8018974 <lwip_htonl>
 80212e8:	4602      	mov	r2, r0
 80212ea:	687b      	ldr	r3, [r7, #4]
 80212ec:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80212ee:	1ad3      	subs	r3, r2, r3
 80212f0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80212f2:	8912      	ldrh	r2, [r2, #8]
 80212f4:	441a      	add	r2, r3
  if (seg != NULL &&
 80212f6:	69bb      	ldr	r3, [r7, #24]
 80212f8:	429a      	cmp	r2, r3
 80212fa:	f240 812d 	bls.w	8021558 <tcp_output+0x378>
      lwip_ntohl(seg->tcphdr->seqno) - pcb->lastack + seg->len > wnd &&
 80212fe:	69bb      	ldr	r3, [r7, #24]
 8021300:	2b00      	cmp	r3, #0
 8021302:	f000 8129 	beq.w	8021558 <tcp_output+0x378>
      wnd > 0 && wnd == pcb->snd_wnd && pcb->unacked == NULL) {
 8021306:	687b      	ldr	r3, [r7, #4]
 8021308:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 802130c:	461a      	mov	r2, r3
 802130e:	69bb      	ldr	r3, [r7, #24]
 8021310:	429a      	cmp	r2, r3
 8021312:	f040 8121 	bne.w	8021558 <tcp_output+0x378>
 8021316:	687b      	ldr	r3, [r7, #4]
 8021318:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 802131a:	2b00      	cmp	r3, #0
 802131c:	f040 811c 	bne.w	8021558 <tcp_output+0x378>
    /* Start the persist timer */
    if (pcb->persist_backoff == 0) {
 8021320:	687b      	ldr	r3, [r7, #4]
 8021322:	f893 3095 	ldrb.w	r3, [r3, #149]	; 0x95
 8021326:	2b00      	cmp	r3, #0
 8021328:	f040 812b 	bne.w	8021582 <tcp_output+0x3a2>
      pcb->persist_cnt = 0;
 802132c:	687b      	ldr	r3, [r7, #4]
 802132e:	2200      	movs	r2, #0
 8021330:	f883 2094 	strb.w	r2, [r3, #148]	; 0x94
      pcb->persist_backoff = 1;
 8021334:	687b      	ldr	r3, [r7, #4]
 8021336:	2201      	movs	r2, #1
 8021338:	f883 2095 	strb.w	r2, [r3, #149]	; 0x95
    }
    goto output_done;
 802133c:	e121      	b.n	8021582 <tcp_output+0x3a2>
  }
  /* data available and window allows it to be sent? */
  while (seg != NULL &&
         lwip_ntohl(seg->tcphdr->seqno) - pcb->lastack + seg->len <= wnd) {
    LWIP_ASSERT("RST not expected here!",
 802133e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8021340:	68db      	ldr	r3, [r3, #12]
 8021342:	899b      	ldrh	r3, [r3, #12]
 8021344:	b29b      	uxth	r3, r3
 8021346:	4618      	mov	r0, r3
 8021348:	f7f7 fb06 	bl	8018958 <lwip_htons>
 802134c:	4603      	mov	r3, r0
 802134e:	f003 0304 	and.w	r3, r3, #4
 8021352:	2b00      	cmp	r3, #0
 8021354:	d006      	beq.n	8021364 <tcp_output+0x184>
 8021356:	4b42      	ldr	r3, [pc, #264]	; (8021460 <tcp_output+0x280>)
 8021358:	f240 4246 	movw	r2, #1094	; 0x446
 802135c:	4944      	ldr	r1, [pc, #272]	; (8021470 <tcp_output+0x290>)
 802135e:	4842      	ldr	r0, [pc, #264]	; (8021468 <tcp_output+0x288>)
 8021360:	f003 f8ea 	bl	8024538 <iprintf>
     * - if tcp_write had a memory error before (prevent delayed ACK timeout) or
     * - if FIN was already enqueued for this PCB (SYN is always alone in a segment -
     *   either seg->next != NULL or pcb->unacked == NULL;
     *   RST is no sent using tcp_write/tcp_output.
     */
    if ((tcp_do_output_nagle(pcb) == 0) &&
 8021364:	687b      	ldr	r3, [r7, #4]
 8021366:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8021368:	2b00      	cmp	r3, #0
 802136a:	d01f      	beq.n	80213ac <tcp_output+0x1cc>
 802136c:	687b      	ldr	r3, [r7, #4]
 802136e:	7e9b      	ldrb	r3, [r3, #26]
 8021370:	f003 0344 	and.w	r3, r3, #68	; 0x44
 8021374:	2b00      	cmp	r3, #0
 8021376:	d119      	bne.n	80213ac <tcp_output+0x1cc>
 8021378:	687b      	ldr	r3, [r7, #4]
 802137a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 802137c:	2b00      	cmp	r3, #0
 802137e:	d00b      	beq.n	8021398 <tcp_output+0x1b8>
 8021380:	687b      	ldr	r3, [r7, #4]
 8021382:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8021384:	681b      	ldr	r3, [r3, #0]
 8021386:	2b00      	cmp	r3, #0
 8021388:	d110      	bne.n	80213ac <tcp_output+0x1cc>
 802138a:	687b      	ldr	r3, [r7, #4]
 802138c:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 802138e:	891a      	ldrh	r2, [r3, #8]
 8021390:	687b      	ldr	r3, [r7, #4]
 8021392:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8021394:	429a      	cmp	r2, r3
 8021396:	d209      	bcs.n	80213ac <tcp_output+0x1cc>
 8021398:	687b      	ldr	r3, [r7, #4]
 802139a:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 802139e:	2b00      	cmp	r3, #0
 80213a0:	d004      	beq.n	80213ac <tcp_output+0x1cc>
 80213a2:	687b      	ldr	r3, [r7, #4]
 80213a4:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 80213a8:	2b0a      	cmp	r3, #10
 80213aa:	d901      	bls.n	80213b0 <tcp_output+0x1d0>
 80213ac:	2301      	movs	r3, #1
 80213ae:	e000      	b.n	80213b2 <tcp_output+0x1d2>
 80213b0:	2300      	movs	r3, #0
 80213b2:	2b00      	cmp	r3, #0
 80213b4:	d106      	bne.n	80213c4 <tcp_output+0x1e4>
      ((pcb->flags & (TF_NAGLEMEMERR | TF_FIN)) == 0)) {
 80213b6:	687b      	ldr	r3, [r7, #4]
 80213b8:	7e9b      	ldrb	r3, [r3, #26]
 80213ba:	f003 03a0 	and.w	r3, r3, #160	; 0xa0
    if ((tcp_do_output_nagle(pcb) == 0) &&
 80213be:	2b00      	cmp	r3, #0
 80213c0:	f000 80e1 	beq.w	8021586 <tcp_output+0x3a6>
                            pcb->lastack,
                            lwip_ntohl(seg->tcphdr->seqno), pcb->lastack, i));
    ++i;
#endif /* TCP_CWND_DEBUG */

    if (pcb->state != SYN_SENT) {
 80213c4:	687b      	ldr	r3, [r7, #4]
 80213c6:	7d1b      	ldrb	r3, [r3, #20]
 80213c8:	2b02      	cmp	r3, #2
 80213ca:	d00c      	beq.n	80213e6 <tcp_output+0x206>
      TCPH_SET_FLAG(seg->tcphdr, TCP_ACK);
 80213cc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80213ce:	68dc      	ldr	r4, [r3, #12]
 80213d0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80213d2:	68db      	ldr	r3, [r3, #12]
 80213d4:	899b      	ldrh	r3, [r3, #12]
 80213d6:	b29d      	uxth	r5, r3
 80213d8:	2010      	movs	r0, #16
 80213da:	f7f7 fabd 	bl	8018958 <lwip_htons>
 80213de:	4603      	mov	r3, r0
 80213e0:	432b      	orrs	r3, r5
 80213e2:	b29b      	uxth	r3, r3
 80213e4:	81a3      	strh	r3, [r4, #12]
    }

#if TCP_OVERSIZE_DBGCHECK
    seg->oversize_left = 0;
#endif /* TCP_OVERSIZE_DBGCHECK */
    err = tcp_output_segment(seg, pcb, netif);
 80213e6:	697a      	ldr	r2, [r7, #20]
 80213e8:	6879      	ldr	r1, [r7, #4]
 80213ea:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80213ec:	f000 f8e0 	bl	80215b0 <tcp_output_segment>
 80213f0:	4603      	mov	r3, r0
 80213f2:	73fb      	strb	r3, [r7, #15]
    if (err != ERR_OK) {
 80213f4:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80213f8:	2b00      	cmp	r3, #0
 80213fa:	d009      	beq.n	8021410 <tcp_output+0x230>
      /* segment could not be sent, for whatever reason */
      pcb->flags |= TF_NAGLEMEMERR;
 80213fc:	687b      	ldr	r3, [r7, #4]
 80213fe:	7e9b      	ldrb	r3, [r3, #26]
 8021400:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8021404:	b2da      	uxtb	r2, r3
 8021406:	687b      	ldr	r3, [r7, #4]
 8021408:	769a      	strb	r2, [r3, #26]
      return err;
 802140a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 802140e:	e0cb      	b.n	80215a8 <tcp_output+0x3c8>
    }
    pcb->unsent = seg->next;
 8021410:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8021412:	681a      	ldr	r2, [r3, #0]
 8021414:	687b      	ldr	r3, [r7, #4]
 8021416:	669a      	str	r2, [r3, #104]	; 0x68
    if (pcb->state != SYN_SENT) {
 8021418:	687b      	ldr	r3, [r7, #4]
 802141a:	7d1b      	ldrb	r3, [r3, #20]
 802141c:	2b02      	cmp	r3, #2
 802141e:	d006      	beq.n	802142e <tcp_output+0x24e>
      pcb->flags &= ~(TF_ACK_DELAY | TF_ACK_NOW);
 8021420:	687b      	ldr	r3, [r7, #4]
 8021422:	7e9b      	ldrb	r3, [r3, #26]
 8021424:	f023 0303 	bic.w	r3, r3, #3
 8021428:	b2da      	uxtb	r2, r3
 802142a:	687b      	ldr	r3, [r7, #4]
 802142c:	769a      	strb	r2, [r3, #26]
    }
    snd_nxt = lwip_ntohl(seg->tcphdr->seqno) + TCP_TCPLEN(seg);
 802142e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8021430:	68db      	ldr	r3, [r3, #12]
 8021432:	685b      	ldr	r3, [r3, #4]
 8021434:	4618      	mov	r0, r3
 8021436:	f7f7 fa9d 	bl	8018974 <lwip_htonl>
 802143a:	4604      	mov	r4, r0
 802143c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 802143e:	891b      	ldrh	r3, [r3, #8]
 8021440:	461d      	mov	r5, r3
 8021442:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8021444:	68db      	ldr	r3, [r3, #12]
 8021446:	899b      	ldrh	r3, [r3, #12]
 8021448:	b29b      	uxth	r3, r3
 802144a:	4618      	mov	r0, r3
 802144c:	f7f7 fa84 	bl	8018958 <lwip_htons>
 8021450:	4603      	mov	r3, r0
 8021452:	f003 0303 	and.w	r3, r3, #3
 8021456:	2b00      	cmp	r3, #0
 8021458:	d00c      	beq.n	8021474 <tcp_output+0x294>
 802145a:	2301      	movs	r3, #1
 802145c:	e00b      	b.n	8021476 <tcp_output+0x296>
 802145e:	bf00      	nop
 8021460:	08026fd8 	.word	0x08026fd8
 8021464:	080273dc 	.word	0x080273dc
 8021468:	0802703c 	.word	0x0802703c
 802146c:	20008ab4 	.word	0x20008ab4
 8021470:	08027404 	.word	0x08027404
 8021474:	2300      	movs	r3, #0
 8021476:	442b      	add	r3, r5
 8021478:	4423      	add	r3, r4
 802147a:	60bb      	str	r3, [r7, #8]
    if (TCP_SEQ_LT(pcb->snd_nxt, snd_nxt)) {
 802147c:	687b      	ldr	r3, [r7, #4]
 802147e:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8021480:	68bb      	ldr	r3, [r7, #8]
 8021482:	1ad3      	subs	r3, r2, r3
 8021484:	2b00      	cmp	r3, #0
 8021486:	da02      	bge.n	802148e <tcp_output+0x2ae>
      pcb->snd_nxt = snd_nxt;
 8021488:	687b      	ldr	r3, [r7, #4]
 802148a:	68ba      	ldr	r2, [r7, #8]
 802148c:	64da      	str	r2, [r3, #76]	; 0x4c
    }
    /* put segment on unacknowledged list if length > 0 */
    if (TCP_TCPLEN(seg) > 0) {
 802148e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8021490:	891b      	ldrh	r3, [r3, #8]
 8021492:	461c      	mov	r4, r3
 8021494:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8021496:	68db      	ldr	r3, [r3, #12]
 8021498:	899b      	ldrh	r3, [r3, #12]
 802149a:	b29b      	uxth	r3, r3
 802149c:	4618      	mov	r0, r3
 802149e:	f7f7 fa5b 	bl	8018958 <lwip_htons>
 80214a2:	4603      	mov	r3, r0
 80214a4:	f003 0303 	and.w	r3, r3, #3
 80214a8:	2b00      	cmp	r3, #0
 80214aa:	d001      	beq.n	80214b0 <tcp_output+0x2d0>
 80214ac:	2301      	movs	r3, #1
 80214ae:	e000      	b.n	80214b2 <tcp_output+0x2d2>
 80214b0:	2300      	movs	r3, #0
 80214b2:	4423      	add	r3, r4
 80214b4:	2b00      	cmp	r3, #0
 80214b6:	d049      	beq.n	802154c <tcp_output+0x36c>
      seg->next = NULL;
 80214b8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80214ba:	2200      	movs	r2, #0
 80214bc:	601a      	str	r2, [r3, #0]
      /* unacked list is empty? */
      if (pcb->unacked == NULL) {
 80214be:	687b      	ldr	r3, [r7, #4]
 80214c0:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80214c2:	2b00      	cmp	r3, #0
 80214c4:	d105      	bne.n	80214d2 <tcp_output+0x2f2>
        pcb->unacked = seg;
 80214c6:	687b      	ldr	r3, [r7, #4]
 80214c8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80214ca:	66da      	str	r2, [r3, #108]	; 0x6c
        useg = seg;
 80214cc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80214ce:	623b      	str	r3, [r7, #32]
 80214d0:	e03f      	b.n	8021552 <tcp_output+0x372>
      /* unacked list is not empty? */
      } else {
        /* In the case of fast retransmit, the packet should not go to the tail
         * of the unacked queue, but rather somewhere before it. We need to check for
         * this case. -STJ Jul 27, 2004 */
        if (TCP_SEQ_LT(lwip_ntohl(seg->tcphdr->seqno), lwip_ntohl(useg->tcphdr->seqno))) {
 80214d2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80214d4:	68db      	ldr	r3, [r3, #12]
 80214d6:	685b      	ldr	r3, [r3, #4]
 80214d8:	4618      	mov	r0, r3
 80214da:	f7f7 fa4b 	bl	8018974 <lwip_htonl>
 80214de:	4604      	mov	r4, r0
 80214e0:	6a3b      	ldr	r3, [r7, #32]
 80214e2:	68db      	ldr	r3, [r3, #12]
 80214e4:	685b      	ldr	r3, [r3, #4]
 80214e6:	4618      	mov	r0, r3
 80214e8:	f7f7 fa44 	bl	8018974 <lwip_htonl>
 80214ec:	4603      	mov	r3, r0
 80214ee:	1ae3      	subs	r3, r4, r3
 80214f0:	2b00      	cmp	r3, #0
 80214f2:	da24      	bge.n	802153e <tcp_output+0x35e>
          /* add segment to before tail of unacked list, keeping the list sorted */
          struct tcp_seg **cur_seg = &(pcb->unacked);
 80214f4:	687b      	ldr	r3, [r7, #4]
 80214f6:	336c      	adds	r3, #108	; 0x6c
 80214f8:	61fb      	str	r3, [r7, #28]
          while (*cur_seg &&
 80214fa:	e002      	b.n	8021502 <tcp_output+0x322>
            TCP_SEQ_LT(lwip_ntohl((*cur_seg)->tcphdr->seqno), lwip_ntohl(seg->tcphdr->seqno))) {
              cur_seg = &((*cur_seg)->next );
 80214fc:	69fb      	ldr	r3, [r7, #28]
 80214fe:	681b      	ldr	r3, [r3, #0]
 8021500:	61fb      	str	r3, [r7, #28]
          while (*cur_seg &&
 8021502:	69fb      	ldr	r3, [r7, #28]
 8021504:	681b      	ldr	r3, [r3, #0]
 8021506:	2b00      	cmp	r3, #0
 8021508:	d011      	beq.n	802152e <tcp_output+0x34e>
            TCP_SEQ_LT(lwip_ntohl((*cur_seg)->tcphdr->seqno), lwip_ntohl(seg->tcphdr->seqno))) {
 802150a:	69fb      	ldr	r3, [r7, #28]
 802150c:	681b      	ldr	r3, [r3, #0]
 802150e:	68db      	ldr	r3, [r3, #12]
 8021510:	685b      	ldr	r3, [r3, #4]
 8021512:	4618      	mov	r0, r3
 8021514:	f7f7 fa2e 	bl	8018974 <lwip_htonl>
 8021518:	4604      	mov	r4, r0
 802151a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 802151c:	68db      	ldr	r3, [r3, #12]
 802151e:	685b      	ldr	r3, [r3, #4]
 8021520:	4618      	mov	r0, r3
 8021522:	f7f7 fa27 	bl	8018974 <lwip_htonl>
 8021526:	4603      	mov	r3, r0
 8021528:	1ae3      	subs	r3, r4, r3
          while (*cur_seg &&
 802152a:	2b00      	cmp	r3, #0
 802152c:	dbe6      	blt.n	80214fc <tcp_output+0x31c>
          }
          seg->next = (*cur_seg);
 802152e:	69fb      	ldr	r3, [r7, #28]
 8021530:	681a      	ldr	r2, [r3, #0]
 8021532:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8021534:	601a      	str	r2, [r3, #0]
          (*cur_seg) = seg;
 8021536:	69fb      	ldr	r3, [r7, #28]
 8021538:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 802153a:	601a      	str	r2, [r3, #0]
 802153c:	e009      	b.n	8021552 <tcp_output+0x372>
        } else {
          /* add segment to tail of unacked list */
          useg->next = seg;
 802153e:	6a3b      	ldr	r3, [r7, #32]
 8021540:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8021542:	601a      	str	r2, [r3, #0]
          useg = useg->next;
 8021544:	6a3b      	ldr	r3, [r7, #32]
 8021546:	681b      	ldr	r3, [r3, #0]
 8021548:	623b      	str	r3, [r7, #32]
 802154a:	e002      	b.n	8021552 <tcp_output+0x372>
        }
      }
    /* do not queue empty segments on the unacked list */
    } else {
      tcp_seg_free(seg);
 802154c:	6a78      	ldr	r0, [r7, #36]	; 0x24
 802154e:	f7fc f9ae 	bl	801d8ae <tcp_seg_free>
    }
    seg = pcb->unsent;
 8021552:	687b      	ldr	r3, [r7, #4]
 8021554:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8021556:	627b      	str	r3, [r7, #36]	; 0x24
  while (seg != NULL &&
 8021558:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 802155a:	2b00      	cmp	r3, #0
 802155c:	d014      	beq.n	8021588 <tcp_output+0x3a8>
         lwip_ntohl(seg->tcphdr->seqno) - pcb->lastack + seg->len <= wnd) {
 802155e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8021560:	68db      	ldr	r3, [r3, #12]
 8021562:	685b      	ldr	r3, [r3, #4]
 8021564:	4618      	mov	r0, r3
 8021566:	f7f7 fa05 	bl	8018974 <lwip_htonl>
 802156a:	4602      	mov	r2, r0
 802156c:	687b      	ldr	r3, [r7, #4]
 802156e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8021570:	1ad3      	subs	r3, r2, r3
 8021572:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8021574:	8912      	ldrh	r2, [r2, #8]
 8021576:	441a      	add	r2, r3
  while (seg != NULL &&
 8021578:	69bb      	ldr	r3, [r7, #24]
 802157a:	429a      	cmp	r2, r3
 802157c:	f67f aedf 	bls.w	802133e <tcp_output+0x15e>
 8021580:	e002      	b.n	8021588 <tcp_output+0x3a8>
    goto output_done;
 8021582:	bf00      	nop
 8021584:	e000      	b.n	8021588 <tcp_output+0x3a8>
      break;
 8021586:	bf00      	nop
  }
output_done:
#if TCP_OVERSIZE
  if (pcb->unsent == NULL) {
 8021588:	687b      	ldr	r3, [r7, #4]
 802158a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 802158c:	2b00      	cmp	r3, #0
 802158e:	d103      	bne.n	8021598 <tcp_output+0x3b8>
    /* last unsent has been removed, reset unsent_oversize */
    pcb->unsent_oversize = 0;
 8021590:	687b      	ldr	r3, [r7, #4]
 8021592:	2200      	movs	r2, #0
 8021594:	f8a3 2064 	strh.w	r2, [r3, #100]	; 0x64
  }
#endif /* TCP_OVERSIZE */

  pcb->flags &= ~TF_NAGLEMEMERR;
 8021598:	687b      	ldr	r3, [r7, #4]
 802159a:	7e9b      	ldrb	r3, [r3, #26]
 802159c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80215a0:	b2da      	uxtb	r2, r3
 80215a2:	687b      	ldr	r3, [r7, #4]
 80215a4:	769a      	strb	r2, [r3, #26]
  return ERR_OK;
 80215a6:	2300      	movs	r3, #0
}
 80215a8:	4618      	mov	r0, r3
 80215aa:	3728      	adds	r7, #40	; 0x28
 80215ac:	46bd      	mov	sp, r7
 80215ae:	bdb0      	pop	{r4, r5, r7, pc}

080215b0 <tcp_output_segment>:
 * @param pcb the tcp_pcb for the TCP connection used to send the segment
 * @param netif the netif used to send the segment
 */
static err_t
tcp_output_segment(struct tcp_seg *seg, struct tcp_pcb *pcb, struct netif *netif)
{
 80215b0:	b5b0      	push	{r4, r5, r7, lr}
 80215b2:	b08c      	sub	sp, #48	; 0x30
 80215b4:	af04      	add	r7, sp, #16
 80215b6:	60f8      	str	r0, [r7, #12]
 80215b8:	60b9      	str	r1, [r7, #8]
 80215ba:	607a      	str	r2, [r7, #4]
  err_t err;
  u16_t len;
  u32_t *opts;

  if (seg->p->ref != 1) {
 80215bc:	68fb      	ldr	r3, [r7, #12]
 80215be:	685b      	ldr	r3, [r3, #4]
 80215c0:	89db      	ldrh	r3, [r3, #14]
 80215c2:	2b01      	cmp	r3, #1
 80215c4:	d001      	beq.n	80215ca <tcp_output_segment+0x1a>
    /* This can happen if the pbuf of this segment is still referenced by the
       netif driver due to deferred transmission. Since this function modifies
       p->len, we must not continue in this case. */
    return ERR_OK;
 80215c6:	2300      	movs	r3, #0
 80215c8:	e08b      	b.n	80216e2 <tcp_output_segment+0x132>
  }

  /* The TCP header has already been constructed, but the ackno and
   wnd fields remain. */
  seg->tcphdr->ackno = lwip_htonl(pcb->rcv_nxt);
 80215ca:	68fb      	ldr	r3, [r7, #12]
 80215cc:	68dc      	ldr	r4, [r3, #12]
 80215ce:	68bb      	ldr	r3, [r7, #8]
 80215d0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80215d2:	4618      	mov	r0, r3
 80215d4:	f7f7 f9ce 	bl	8018974 <lwip_htonl>
 80215d8:	4603      	mov	r3, r0
 80215da:	60a3      	str	r3, [r4, #8]
       the window scale option) is never scaled. */
    seg->tcphdr->wnd = lwip_htons(TCPWND_MIN16(pcb->rcv_ann_wnd));
  } else
#endif /* LWIP_WND_SCALE */
  {
    seg->tcphdr->wnd = lwip_htons(TCPWND_MIN16(RCV_WND_SCALE(pcb, pcb->rcv_ann_wnd)));
 80215dc:	68fb      	ldr	r3, [r7, #12]
 80215de:	68dc      	ldr	r4, [r3, #12]
 80215e0:	68bb      	ldr	r3, [r7, #8]
 80215e2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80215e4:	4618      	mov	r0, r3
 80215e6:	f7f7 f9b7 	bl	8018958 <lwip_htons>
 80215ea:	4603      	mov	r3, r0
 80215ec:	81e3      	strh	r3, [r4, #14]
  }

  pcb->rcv_ann_right_edge = pcb->rcv_nxt + pcb->rcv_ann_wnd;
 80215ee:	68bb      	ldr	r3, [r7, #8]
 80215f0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80215f2:	68ba      	ldr	r2, [r7, #8]
 80215f4:	8d52      	ldrh	r2, [r2, #42]	; 0x2a
 80215f6:	441a      	add	r2, r3
 80215f8:	68bb      	ldr	r3, [r7, #8]
 80215fa:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Add any requested options.  NB MSS option is only set on SYN
     packets, so ignore it here */
  /* cast through void* to get rid of alignment warnings */
  opts = (u32_t *)(void *)(seg->tcphdr + 1);
 80215fc:	68fb      	ldr	r3, [r7, #12]
 80215fe:	68db      	ldr	r3, [r3, #12]
 8021600:	3314      	adds	r3, #20
 8021602:	61fb      	str	r3, [r7, #28]
  if (seg->flags & TF_SEG_OPTS_MSS) {
 8021604:	68fb      	ldr	r3, [r7, #12]
 8021606:	7a9b      	ldrb	r3, [r3, #10]
 8021608:	f003 0301 	and.w	r3, r3, #1
 802160c:	2b00      	cmp	r3, #0
 802160e:	d014      	beq.n	802163a <tcp_output_segment+0x8a>
    u16_t mss;
#if TCP_CALCULATE_EFF_SEND_MSS
    mss = tcp_eff_send_mss(TCP_MSS, &pcb->local_ip, &pcb->remote_ip);
 8021610:	68bb      	ldr	r3, [r7, #8]
 8021612:	3304      	adds	r3, #4
 8021614:	4619      	mov	r1, r3
 8021616:	f44f 7034 	mov.w	r0, #720	; 0x2d0
 802161a:	f7fc fc73 	bl	801df04 <tcp_eff_send_mss_impl>
 802161e:	4603      	mov	r3, r0
 8021620:	837b      	strh	r3, [r7, #26]
#else /* TCP_CALCULATE_EFF_SEND_MSS */
    mss = TCP_MSS;
#endif /* TCP_CALCULATE_EFF_SEND_MSS */
    *opts = TCP_BUILD_MSS_OPTION(mss);
 8021622:	8b7b      	ldrh	r3, [r7, #26]
 8021624:	f043 7301 	orr.w	r3, r3, #33816576	; 0x2040000
 8021628:	4618      	mov	r0, r3
 802162a:	f7f7 f9a3 	bl	8018974 <lwip_htonl>
 802162e:	4602      	mov	r2, r0
 8021630:	69fb      	ldr	r3, [r7, #28]
 8021632:	601a      	str	r2, [r3, #0]
    opts += 1;
 8021634:	69fb      	ldr	r3, [r7, #28]
 8021636:	3304      	adds	r3, #4
 8021638:	61fb      	str	r3, [r7, #28]
  }
#endif

  /* Set retransmission timer running if it is not currently enabled
     This must be set before checking the route. */
  if (pcb->rtime < 0) {
 802163a:	68bb      	ldr	r3, [r7, #8]
 802163c:	f9b3 3030 	ldrsh.w	r3, [r3, #48]	; 0x30
 8021640:	2b00      	cmp	r3, #0
 8021642:	da02      	bge.n	802164a <tcp_output_segment+0x9a>
    pcb->rtime = 0;
 8021644:	68bb      	ldr	r3, [r7, #8]
 8021646:	2200      	movs	r2, #0
 8021648:	861a      	strh	r2, [r3, #48]	; 0x30
  }

  if (pcb->rttest == 0) {
 802164a:	68bb      	ldr	r3, [r7, #8]
 802164c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 802164e:	2b00      	cmp	r3, #0
 8021650:	d10c      	bne.n	802166c <tcp_output_segment+0xbc>
    pcb->rttest = tcp_ticks;
 8021652:	4b26      	ldr	r3, [pc, #152]	; (80216ec <tcp_output_segment+0x13c>)
 8021654:	681a      	ldr	r2, [r3, #0]
 8021656:	68bb      	ldr	r3, [r7, #8]
 8021658:	635a      	str	r2, [r3, #52]	; 0x34
    pcb->rtseq = lwip_ntohl(seg->tcphdr->seqno);
 802165a:	68fb      	ldr	r3, [r7, #12]
 802165c:	68db      	ldr	r3, [r3, #12]
 802165e:	685b      	ldr	r3, [r3, #4]
 8021660:	4618      	mov	r0, r3
 8021662:	f7f7 f987 	bl	8018974 <lwip_htonl>
 8021666:	4602      	mov	r2, r0
 8021668:	68bb      	ldr	r3, [r7, #8]
 802166a:	639a      	str	r2, [r3, #56]	; 0x38
  }
  LWIP_DEBUGF(TCP_OUTPUT_DEBUG, ("tcp_output_segment: %"U32_F":%"U32_F"\n",
          lwip_htonl(seg->tcphdr->seqno), lwip_htonl(seg->tcphdr->seqno) +
          seg->len));

  len = (u16_t)((u8_t *)seg->tcphdr - (u8_t *)seg->p->payload);
 802166c:	68fb      	ldr	r3, [r7, #12]
 802166e:	68db      	ldr	r3, [r3, #12]
 8021670:	461a      	mov	r2, r3
 8021672:	68fb      	ldr	r3, [r7, #12]
 8021674:	685b      	ldr	r3, [r3, #4]
 8021676:	685b      	ldr	r3, [r3, #4]
 8021678:	1ad3      	subs	r3, r2, r3
 802167a:	833b      	strh	r3, [r7, #24]
  if (len == 0) {
    /** Exclude retransmitted segments from this count. */
    MIB2_STATS_INC(mib2.tcpoutsegs);
  }

  seg->p->len -= len;
 802167c:	68fb      	ldr	r3, [r7, #12]
 802167e:	685b      	ldr	r3, [r3, #4]
 8021680:	68fa      	ldr	r2, [r7, #12]
 8021682:	6852      	ldr	r2, [r2, #4]
 8021684:	8951      	ldrh	r1, [r2, #10]
 8021686:	8b3a      	ldrh	r2, [r7, #24]
 8021688:	1a8a      	subs	r2, r1, r2
 802168a:	b292      	uxth	r2, r2
 802168c:	815a      	strh	r2, [r3, #10]
  seg->p->tot_len -= len;
 802168e:	68fb      	ldr	r3, [r7, #12]
 8021690:	685b      	ldr	r3, [r3, #4]
 8021692:	68fa      	ldr	r2, [r7, #12]
 8021694:	6852      	ldr	r2, [r2, #4]
 8021696:	8911      	ldrh	r1, [r2, #8]
 8021698:	8b3a      	ldrh	r2, [r7, #24]
 802169a:	1a8a      	subs	r2, r1, r2
 802169c:	b292      	uxth	r2, r2
 802169e:	811a      	strh	r2, [r3, #8]

  seg->p->payload = seg->tcphdr;
 80216a0:	68fb      	ldr	r3, [r7, #12]
 80216a2:	685b      	ldr	r3, [r3, #4]
 80216a4:	68fa      	ldr	r2, [r7, #12]
 80216a6:	68d2      	ldr	r2, [r2, #12]
 80216a8:	605a      	str	r2, [r3, #4]

  seg->tcphdr->chksum = 0;
 80216aa:	68fb      	ldr	r3, [r7, #12]
 80216ac:	68db      	ldr	r3, [r3, #12]
 80216ae:	2200      	movs	r2, #0
 80216b0:	741a      	strb	r2, [r3, #16]
 80216b2:	2200      	movs	r2, #0
 80216b4:	745a      	strb	r2, [r3, #17]
  }
#endif /* CHECKSUM_GEN_TCP */
  TCP_STATS_INC(tcp.xmit);

  NETIF_SET_HWADDRHINT(netif, &(pcb->addr_hint));
  err = ip_output_if(seg->p, &pcb->local_ip, &pcb->remote_ip, pcb->ttl,
 80216b6:	68fb      	ldr	r3, [r7, #12]
 80216b8:	6858      	ldr	r0, [r3, #4]
 80216ba:	68b9      	ldr	r1, [r7, #8]
 80216bc:	68bb      	ldr	r3, [r7, #8]
 80216be:	1d1c      	adds	r4, r3, #4
 80216c0:	68bb      	ldr	r3, [r7, #8]
 80216c2:	7a9d      	ldrb	r5, [r3, #10]
 80216c4:	68bb      	ldr	r3, [r7, #8]
 80216c6:	7a5b      	ldrb	r3, [r3, #9]
 80216c8:	687a      	ldr	r2, [r7, #4]
 80216ca:	9202      	str	r2, [sp, #8]
 80216cc:	2206      	movs	r2, #6
 80216ce:	9201      	str	r2, [sp, #4]
 80216d0:	9300      	str	r3, [sp, #0]
 80216d2:	462b      	mov	r3, r5
 80216d4:	4622      	mov	r2, r4
 80216d6:	f7f8 fbc5 	bl	8019e64 <ip4_output_if>
 80216da:	4603      	mov	r3, r0
 80216dc:	75fb      	strb	r3, [r7, #23]
    pcb->tos, IP_PROTO_TCP, netif);
  NETIF_SET_HWADDRHINT(netif, NULL);
  return err;
 80216de:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 80216e2:	4618      	mov	r0, r3
 80216e4:	3720      	adds	r7, #32
 80216e6:	46bd      	mov	sp, r7
 80216e8:	bdb0      	pop	{r4, r5, r7, pc}
 80216ea:	bf00      	nop
 80216ec:	20008aa4 	.word	0x20008aa4

080216f0 <tcp_rst>:
 */
void
tcp_rst(u32_t seqno, u32_t ackno,
  const ip_addr_t *local_ip, const ip_addr_t *remote_ip,
  u16_t local_port, u16_t remote_port)
{
 80216f0:	b580      	push	{r7, lr}
 80216f2:	b08c      	sub	sp, #48	; 0x30
 80216f4:	af04      	add	r7, sp, #16
 80216f6:	60f8      	str	r0, [r7, #12]
 80216f8:	60b9      	str	r1, [r7, #8]
 80216fa:	607a      	str	r2, [r7, #4]
 80216fc:	603b      	str	r3, [r7, #0]
  struct pbuf *p;
  struct tcp_hdr *tcphdr;
  struct netif *netif;
  p = pbuf_alloc(PBUF_IP, TCP_HLEN, PBUF_RAM);
 80216fe:	2200      	movs	r2, #0
 8021700:	2114      	movs	r1, #20
 8021702:	2001      	movs	r0, #1
 8021704:	f7fa fa46 	bl	801bb94 <pbuf_alloc>
 8021708:	61f8      	str	r0, [r7, #28]
  if (p == NULL) {
 802170a:	69fb      	ldr	r3, [r7, #28]
 802170c:	2b00      	cmp	r3, #0
 802170e:	d059      	beq.n	80217c4 <tcp_rst+0xd4>
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_rst: could not allocate memory for pbuf\n"));
    return;
  }
  LWIP_ASSERT("check that first pbuf can hold struct tcp_hdr",
 8021710:	69fb      	ldr	r3, [r7, #28]
 8021712:	895b      	ldrh	r3, [r3, #10]
 8021714:	2b13      	cmp	r3, #19
 8021716:	d806      	bhi.n	8021726 <tcp_rst+0x36>
 8021718:	4b2c      	ldr	r3, [pc, #176]	; (80217cc <tcp_rst+0xdc>)
 802171a:	f240 524d 	movw	r2, #1357	; 0x54d
 802171e:	492c      	ldr	r1, [pc, #176]	; (80217d0 <tcp_rst+0xe0>)
 8021720:	482c      	ldr	r0, [pc, #176]	; (80217d4 <tcp_rst+0xe4>)
 8021722:	f002 ff09 	bl	8024538 <iprintf>
              (p->len >= sizeof(struct tcp_hdr)));

  tcphdr = (struct tcp_hdr *)p->payload;
 8021726:	69fb      	ldr	r3, [r7, #28]
 8021728:	685b      	ldr	r3, [r3, #4]
 802172a:	61bb      	str	r3, [r7, #24]
  tcphdr->src = lwip_htons(local_port);
 802172c:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 802172e:	4618      	mov	r0, r3
 8021730:	f7f7 f912 	bl	8018958 <lwip_htons>
 8021734:	4603      	mov	r3, r0
 8021736:	461a      	mov	r2, r3
 8021738:	69bb      	ldr	r3, [r7, #24]
 802173a:	801a      	strh	r2, [r3, #0]
  tcphdr->dest = lwip_htons(remote_port);
 802173c:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 802173e:	4618      	mov	r0, r3
 8021740:	f7f7 f90a 	bl	8018958 <lwip_htons>
 8021744:	4603      	mov	r3, r0
 8021746:	461a      	mov	r2, r3
 8021748:	69bb      	ldr	r3, [r7, #24]
 802174a:	805a      	strh	r2, [r3, #2]
  tcphdr->seqno = lwip_htonl(seqno);
 802174c:	68f8      	ldr	r0, [r7, #12]
 802174e:	f7f7 f911 	bl	8018974 <lwip_htonl>
 8021752:	4602      	mov	r2, r0
 8021754:	69bb      	ldr	r3, [r7, #24]
 8021756:	605a      	str	r2, [r3, #4]
  tcphdr->ackno = lwip_htonl(ackno);
 8021758:	68b8      	ldr	r0, [r7, #8]
 802175a:	f7f7 f90b 	bl	8018974 <lwip_htonl>
 802175e:	4602      	mov	r2, r0
 8021760:	69bb      	ldr	r3, [r7, #24]
 8021762:	609a      	str	r2, [r3, #8]
  TCPH_HDRLEN_FLAGS_SET(tcphdr, TCP_HLEN/4, TCP_RST | TCP_ACK);
 8021764:	f245 0014 	movw	r0, #20500	; 0x5014
 8021768:	f7f7 f8f6 	bl	8018958 <lwip_htons>
 802176c:	4603      	mov	r3, r0
 802176e:	461a      	mov	r2, r3
 8021770:	69bb      	ldr	r3, [r7, #24]
 8021772:	819a      	strh	r2, [r3, #12]
#if LWIP_WND_SCALE
  tcphdr->wnd = PP_HTONS(((TCP_WND >> TCP_RCV_SCALE) & 0xFFFF));
#else
  tcphdr->wnd = PP_HTONS(TCP_WND);
 8021774:	69bb      	ldr	r3, [r7, #24]
 8021776:	2200      	movs	r2, #0
 8021778:	f042 0210 	orr.w	r2, r2, #16
 802177c:	739a      	strb	r2, [r3, #14]
 802177e:	2200      	movs	r2, #0
 8021780:	73da      	strb	r2, [r3, #15]
#endif
  tcphdr->chksum = 0;
 8021782:	69bb      	ldr	r3, [r7, #24]
 8021784:	2200      	movs	r2, #0
 8021786:	741a      	strb	r2, [r3, #16]
 8021788:	2200      	movs	r2, #0
 802178a:	745a      	strb	r2, [r3, #17]
  tcphdr->urgp = 0;
 802178c:	69bb      	ldr	r3, [r7, #24]
 802178e:	2200      	movs	r2, #0
 8021790:	749a      	strb	r2, [r3, #18]
 8021792:	2200      	movs	r2, #0
 8021794:	74da      	strb	r2, [r3, #19]

  TCP_STATS_INC(tcp.xmit);
  MIB2_STATS_INC(mib2.tcpoutrsts);

  netif = ip_route(local_ip, remote_ip);
 8021796:	6838      	ldr	r0, [r7, #0]
 8021798:	f7f8 f9c0 	bl	8019b1c <ip4_route>
 802179c:	6178      	str	r0, [r7, #20]
  if (netif != NULL) {
 802179e:	697b      	ldr	r3, [r7, #20]
 80217a0:	2b00      	cmp	r3, #0
 80217a2:	d00b      	beq.n	80217bc <tcp_rst+0xcc>
      tcphdr->chksum = ip_chksum_pseudo(p, IP_PROTO_TCP, p->tot_len,
                                        local_ip, remote_ip);
    }
#endif
    /* Send output with hardcoded TTL/HL since we have no access to the pcb */
    ip_output_if(p, local_ip, remote_ip, TCP_TTL, 0, IP_PROTO_TCP, netif);
 80217a4:	697b      	ldr	r3, [r7, #20]
 80217a6:	9302      	str	r3, [sp, #8]
 80217a8:	2306      	movs	r3, #6
 80217aa:	9301      	str	r3, [sp, #4]
 80217ac:	2300      	movs	r3, #0
 80217ae:	9300      	str	r3, [sp, #0]
 80217b0:	23ff      	movs	r3, #255	; 0xff
 80217b2:	683a      	ldr	r2, [r7, #0]
 80217b4:	6879      	ldr	r1, [r7, #4]
 80217b6:	69f8      	ldr	r0, [r7, #28]
 80217b8:	f7f8 fb54 	bl	8019e64 <ip4_output_if>
  }
  pbuf_free(p);
 80217bc:	69f8      	ldr	r0, [r7, #28]
 80217be:	f7fa fd5b 	bl	801c278 <pbuf_free>
 80217c2:	e000      	b.n	80217c6 <tcp_rst+0xd6>
    return;
 80217c4:	bf00      	nop
  LWIP_DEBUGF(TCP_RST_DEBUG, ("tcp_rst: seqno %"U32_F" ackno %"U32_F".\n", seqno, ackno));
}
 80217c6:	3720      	adds	r7, #32
 80217c8:	46bd      	mov	sp, r7
 80217ca:	bd80      	pop	{r7, pc}
 80217cc:	08026fd8 	.word	0x08026fd8
 80217d0:	0802700c 	.word	0x0802700c
 80217d4:	0802703c 	.word	0x0802703c

080217d8 <tcp_rexmit_rto>:
 *
 * @param pcb the tcp_pcb for which to re-enqueue all unacked segments
 */
void
tcp_rexmit_rto(struct tcp_pcb *pcb)
{
 80217d8:	b580      	push	{r7, lr}
 80217da:	b084      	sub	sp, #16
 80217dc:	af00      	add	r7, sp, #0
 80217de:	6078      	str	r0, [r7, #4]
  struct tcp_seg *seg;

  if (pcb->unacked == NULL) {
 80217e0:	687b      	ldr	r3, [r7, #4]
 80217e2:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80217e4:	2b00      	cmp	r3, #0
 80217e6:	d029      	beq.n	802183c <tcp_rexmit_rto+0x64>
    return;
  }

  /* Move all unacked segments to the head of the unsent queue */
  for (seg = pcb->unacked; seg->next != NULL; seg = seg->next);
 80217e8:	687b      	ldr	r3, [r7, #4]
 80217ea:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80217ec:	60fb      	str	r3, [r7, #12]
 80217ee:	e002      	b.n	80217f6 <tcp_rexmit_rto+0x1e>
 80217f0:	68fb      	ldr	r3, [r7, #12]
 80217f2:	681b      	ldr	r3, [r3, #0]
 80217f4:	60fb      	str	r3, [r7, #12]
 80217f6:	68fb      	ldr	r3, [r7, #12]
 80217f8:	681b      	ldr	r3, [r3, #0]
 80217fa:	2b00      	cmp	r3, #0
 80217fc:	d1f8      	bne.n	80217f0 <tcp_rexmit_rto+0x18>
  /* concatenate unsent queue after unacked queue */
  seg->next = pcb->unsent;
 80217fe:	687b      	ldr	r3, [r7, #4]
 8021800:	6e9a      	ldr	r2, [r3, #104]	; 0x68
 8021802:	68fb      	ldr	r3, [r7, #12]
 8021804:	601a      	str	r2, [r3, #0]
  if (pcb->unsent == NULL) {
    pcb->unsent_oversize = seg->oversize_left;
  }
#endif /* TCP_OVERSIZE_DBGCHECK */
  /* unsent queue is the concatenated queue (of unacked, unsent) */
  pcb->unsent = pcb->unacked;
 8021806:	687b      	ldr	r3, [r7, #4]
 8021808:	6eda      	ldr	r2, [r3, #108]	; 0x6c
 802180a:	687b      	ldr	r3, [r7, #4]
 802180c:	669a      	str	r2, [r3, #104]	; 0x68
  /* unacked queue is now empty */
  pcb->unacked = NULL;
 802180e:	687b      	ldr	r3, [r7, #4]
 8021810:	2200      	movs	r2, #0
 8021812:	66da      	str	r2, [r3, #108]	; 0x6c

  /* increment number of retransmissions */
  if (pcb->nrtx < 0xFF) {
 8021814:	687b      	ldr	r3, [r7, #4]
 8021816:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 802181a:	2bff      	cmp	r3, #255	; 0xff
 802181c:	d007      	beq.n	802182e <tcp_rexmit_rto+0x56>
    ++pcb->nrtx;
 802181e:	687b      	ldr	r3, [r7, #4]
 8021820:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8021824:	3301      	adds	r3, #1
 8021826:	b2da      	uxtb	r2, r3
 8021828:	687b      	ldr	r3, [r7, #4]
 802182a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  }

  /* Don't take any RTT measurements after retransmitting. */
  pcb->rttest = 0;
 802182e:	687b      	ldr	r3, [r7, #4]
 8021830:	2200      	movs	r2, #0
 8021832:	635a      	str	r2, [r3, #52]	; 0x34

  /* Do the actual retransmission */
  tcp_output(pcb);
 8021834:	6878      	ldr	r0, [r7, #4]
 8021836:	f7ff fcd3 	bl	80211e0 <tcp_output>
 802183a:	e000      	b.n	802183e <tcp_rexmit_rto+0x66>
    return;
 802183c:	bf00      	nop
}
 802183e:	3710      	adds	r7, #16
 8021840:	46bd      	mov	sp, r7
 8021842:	bd80      	pop	{r7, pc}

08021844 <tcp_rexmit>:
 *
 * @param pcb the tcp_pcb for which to retransmit the first unacked segment
 */
void
tcp_rexmit(struct tcp_pcb *pcb)
{
 8021844:	b590      	push	{r4, r7, lr}
 8021846:	b085      	sub	sp, #20
 8021848:	af00      	add	r7, sp, #0
 802184a:	6078      	str	r0, [r7, #4]
  struct tcp_seg *seg;
  struct tcp_seg **cur_seg;

  if (pcb->unacked == NULL) {
 802184c:	687b      	ldr	r3, [r7, #4]
 802184e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8021850:	2b00      	cmp	r3, #0
 8021852:	d043      	beq.n	80218dc <tcp_rexmit+0x98>
    return;
  }

  /* Move the first unacked segment to the unsent queue */
  /* Keep the unsent queue sorted. */
  seg = pcb->unacked;
 8021854:	687b      	ldr	r3, [r7, #4]
 8021856:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8021858:	60bb      	str	r3, [r7, #8]
  pcb->unacked = seg->next;
 802185a:	68bb      	ldr	r3, [r7, #8]
 802185c:	681a      	ldr	r2, [r3, #0]
 802185e:	687b      	ldr	r3, [r7, #4]
 8021860:	66da      	str	r2, [r3, #108]	; 0x6c

  cur_seg = &(pcb->unsent);
 8021862:	687b      	ldr	r3, [r7, #4]
 8021864:	3368      	adds	r3, #104	; 0x68
 8021866:	60fb      	str	r3, [r7, #12]
  while (*cur_seg &&
 8021868:	e002      	b.n	8021870 <tcp_rexmit+0x2c>
    TCP_SEQ_LT(lwip_ntohl((*cur_seg)->tcphdr->seqno), lwip_ntohl(seg->tcphdr->seqno))) {
      cur_seg = &((*cur_seg)->next );
 802186a:	68fb      	ldr	r3, [r7, #12]
 802186c:	681b      	ldr	r3, [r3, #0]
 802186e:	60fb      	str	r3, [r7, #12]
  while (*cur_seg &&
 8021870:	68fb      	ldr	r3, [r7, #12]
 8021872:	681b      	ldr	r3, [r3, #0]
 8021874:	2b00      	cmp	r3, #0
 8021876:	d011      	beq.n	802189c <tcp_rexmit+0x58>
    TCP_SEQ_LT(lwip_ntohl((*cur_seg)->tcphdr->seqno), lwip_ntohl(seg->tcphdr->seqno))) {
 8021878:	68fb      	ldr	r3, [r7, #12]
 802187a:	681b      	ldr	r3, [r3, #0]
 802187c:	68db      	ldr	r3, [r3, #12]
 802187e:	685b      	ldr	r3, [r3, #4]
 8021880:	4618      	mov	r0, r3
 8021882:	f7f7 f877 	bl	8018974 <lwip_htonl>
 8021886:	4604      	mov	r4, r0
 8021888:	68bb      	ldr	r3, [r7, #8]
 802188a:	68db      	ldr	r3, [r3, #12]
 802188c:	685b      	ldr	r3, [r3, #4]
 802188e:	4618      	mov	r0, r3
 8021890:	f7f7 f870 	bl	8018974 <lwip_htonl>
 8021894:	4603      	mov	r3, r0
 8021896:	1ae3      	subs	r3, r4, r3
  while (*cur_seg &&
 8021898:	2b00      	cmp	r3, #0
 802189a:	dbe6      	blt.n	802186a <tcp_rexmit+0x26>
  }
  seg->next = *cur_seg;
 802189c:	68fb      	ldr	r3, [r7, #12]
 802189e:	681a      	ldr	r2, [r3, #0]
 80218a0:	68bb      	ldr	r3, [r7, #8]
 80218a2:	601a      	str	r2, [r3, #0]
  *cur_seg = seg;
 80218a4:	68fb      	ldr	r3, [r7, #12]
 80218a6:	68ba      	ldr	r2, [r7, #8]
 80218a8:	601a      	str	r2, [r3, #0]
#if TCP_OVERSIZE
  if (seg->next == NULL) {
 80218aa:	68bb      	ldr	r3, [r7, #8]
 80218ac:	681b      	ldr	r3, [r3, #0]
 80218ae:	2b00      	cmp	r3, #0
 80218b0:	d103      	bne.n	80218ba <tcp_rexmit+0x76>
    /* the retransmitted segment is last in unsent, so reset unsent_oversize */
    pcb->unsent_oversize = 0;
 80218b2:	687b      	ldr	r3, [r7, #4]
 80218b4:	2200      	movs	r2, #0
 80218b6:	f8a3 2064 	strh.w	r2, [r3, #100]	; 0x64
  }
#endif /* TCP_OVERSIZE */

  if (pcb->nrtx < 0xFF) {
 80218ba:	687b      	ldr	r3, [r7, #4]
 80218bc:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 80218c0:	2bff      	cmp	r3, #255	; 0xff
 80218c2:	d007      	beq.n	80218d4 <tcp_rexmit+0x90>
    ++pcb->nrtx;
 80218c4:	687b      	ldr	r3, [r7, #4]
 80218c6:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 80218ca:	3301      	adds	r3, #1
 80218cc:	b2da      	uxtb	r2, r3
 80218ce:	687b      	ldr	r3, [r7, #4]
 80218d0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  }

  /* Don't take any rtt measurements after retransmitting. */
  pcb->rttest = 0;
 80218d4:	687b      	ldr	r3, [r7, #4]
 80218d6:	2200      	movs	r2, #0
 80218d8:	635a      	str	r2, [r3, #52]	; 0x34
 80218da:	e000      	b.n	80218de <tcp_rexmit+0x9a>
    return;
 80218dc:	bf00      	nop

  /* Do the actual retransmission. */
  MIB2_STATS_INC(mib2.tcpretranssegs);
  /* No need to call tcp_output: we are always called from tcp_input()
     and thus tcp_output directly returns. */
}
 80218de:	3714      	adds	r7, #20
 80218e0:	46bd      	mov	sp, r7
 80218e2:	bd90      	pop	{r4, r7, pc}

080218e4 <tcp_rexmit_fast>:
 *
 * @param pcb the tcp_pcb for which to retransmit the first unacked segment
 */
void
tcp_rexmit_fast(struct tcp_pcb *pcb)
{
 80218e4:	b580      	push	{r7, lr}
 80218e6:	b082      	sub	sp, #8
 80218e8:	af00      	add	r7, sp, #0
 80218ea:	6078      	str	r0, [r7, #4]
  if (pcb->unacked != NULL && !(pcb->flags & TF_INFR)) {
 80218ec:	687b      	ldr	r3, [r7, #4]
 80218ee:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80218f0:	2b00      	cmp	r3, #0
 80218f2:	d04a      	beq.n	802198a <tcp_rexmit_fast+0xa6>
 80218f4:	687b      	ldr	r3, [r7, #4]
 80218f6:	7e9b      	ldrb	r3, [r3, #26]
 80218f8:	f003 0304 	and.w	r3, r3, #4
 80218fc:	2b00      	cmp	r3, #0
 80218fe:	d144      	bne.n	802198a <tcp_rexmit_fast+0xa6>
    LWIP_DEBUGF(TCP_FR_DEBUG,
                ("tcp_receive: dupacks %"U16_F" (%"U32_F
                 "), fast retransmit %"U32_F"\n",
                 (u16_t)pcb->dupacks, pcb->lastack,
                 lwip_ntohl(pcb->unacked->tcphdr->seqno)));
    tcp_rexmit(pcb);
 8021900:	6878      	ldr	r0, [r7, #4]
 8021902:	f7ff ff9f 	bl	8021844 <tcp_rexmit>

    /* Set ssthresh to half of the minimum of the current
     * cwnd and the advertised window */
    pcb->ssthresh = LWIP_MIN(pcb->cwnd, pcb->snd_wnd) / 2;
 8021906:	687b      	ldr	r3, [r7, #4]
 8021908:	f8b3 2048 	ldrh.w	r2, [r3, #72]	; 0x48
 802190c:	687b      	ldr	r3, [r7, #4]
 802190e:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 8021912:	429a      	cmp	r2, r3
 8021914:	d207      	bcs.n	8021926 <tcp_rexmit_fast+0x42>
 8021916:	687b      	ldr	r3, [r7, #4]
 8021918:	f8b3 3048 	ldrh.w	r3, [r3, #72]	; 0x48
 802191c:	0fda      	lsrs	r2, r3, #31
 802191e:	4413      	add	r3, r2
 8021920:	105b      	asrs	r3, r3, #1
 8021922:	b29b      	uxth	r3, r3
 8021924:	e006      	b.n	8021934 <tcp_rexmit_fast+0x50>
 8021926:	687b      	ldr	r3, [r7, #4]
 8021928:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 802192c:	0fda      	lsrs	r2, r3, #31
 802192e:	4413      	add	r3, r2
 8021930:	105b      	asrs	r3, r3, #1
 8021932:	b29b      	uxth	r3, r3
 8021934:	687a      	ldr	r2, [r7, #4]
 8021936:	f8a2 304a 	strh.w	r3, [r2, #74]	; 0x4a

    /* The minimum value for ssthresh should be 2 MSS */
    if (pcb->ssthresh < (2U * pcb->mss)) {
 802193a:	687b      	ldr	r3, [r7, #4]
 802193c:	f8b3 304a 	ldrh.w	r3, [r3, #74]	; 0x4a
 8021940:	461a      	mov	r2, r3
 8021942:	687b      	ldr	r3, [r7, #4]
 8021944:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8021946:	005b      	lsls	r3, r3, #1
 8021948:	429a      	cmp	r2, r3
 802194a:	d206      	bcs.n	802195a <tcp_rexmit_fast+0x76>
      LWIP_DEBUGF(TCP_FR_DEBUG,
                  ("tcp_receive: The minimum value for ssthresh %"TCPWNDSIZE_F
                   " should be min 2 mss %"U16_F"...\n",
                   pcb->ssthresh, (u16_t)(2*pcb->mss)));
      pcb->ssthresh = 2*pcb->mss;
 802194c:	687b      	ldr	r3, [r7, #4]
 802194e:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8021950:	005b      	lsls	r3, r3, #1
 8021952:	b29a      	uxth	r2, r3
 8021954:	687b      	ldr	r3, [r7, #4]
 8021956:	f8a3 204a 	strh.w	r2, [r3, #74]	; 0x4a
    }

    pcb->cwnd = pcb->ssthresh + 3 * pcb->mss;
 802195a:	687b      	ldr	r3, [r7, #4]
 802195c:	f8b3 204a 	ldrh.w	r2, [r3, #74]	; 0x4a
 8021960:	687b      	ldr	r3, [r7, #4]
 8021962:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8021964:	4619      	mov	r1, r3
 8021966:	0049      	lsls	r1, r1, #1
 8021968:	440b      	add	r3, r1
 802196a:	b29b      	uxth	r3, r3
 802196c:	4413      	add	r3, r2
 802196e:	b29a      	uxth	r2, r3
 8021970:	687b      	ldr	r3, [r7, #4]
 8021972:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
    pcb->flags |= TF_INFR;
 8021976:	687b      	ldr	r3, [r7, #4]
 8021978:	7e9b      	ldrb	r3, [r3, #26]
 802197a:	f043 0304 	orr.w	r3, r3, #4
 802197e:	b2da      	uxtb	r2, r3
 8021980:	687b      	ldr	r3, [r7, #4]
 8021982:	769a      	strb	r2, [r3, #26]

    /* Reset the retransmission timer to prevent immediate rto retransmissions */
    pcb->rtime = 0;
 8021984:	687b      	ldr	r3, [r7, #4]
 8021986:	2200      	movs	r2, #0
 8021988:	861a      	strh	r2, [r3, #48]	; 0x30
  }
}
 802198a:	bf00      	nop
 802198c:	3708      	adds	r7, #8
 802198e:	46bd      	mov	sp, r7
 8021990:	bd80      	pop	{r7, pc}

08021992 <tcp_keepalive>:
 *
 * @param pcb the tcp_pcb for which to send a keepalive packet
 */
err_t
tcp_keepalive(struct tcp_pcb *pcb)
{
 8021992:	b580      	push	{r7, lr}
 8021994:	b08a      	sub	sp, #40	; 0x28
 8021996:	af04      	add	r7, sp, #16
 8021998:	6078      	str	r0, [r7, #4]
  LWIP_DEBUGF(TCP_DEBUG, ("\n"));

  LWIP_DEBUGF(TCP_DEBUG, ("tcp_keepalive: tcp_ticks %"U32_F"   pcb->tmr %"U32_F" pcb->keep_cnt_sent %"U16_F"\n",
                          tcp_ticks, pcb->tmr, (u16_t)pcb->keep_cnt_sent));

  p = tcp_output_alloc_header(pcb, 0, 0, lwip_htonl(pcb->snd_nxt - 1));
 802199a:	687b      	ldr	r3, [r7, #4]
 802199c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 802199e:	3b01      	subs	r3, #1
 80219a0:	4618      	mov	r0, r3
 80219a2:	f7f6 ffe7 	bl	8018974 <lwip_htonl>
 80219a6:	4603      	mov	r3, r0
 80219a8:	2200      	movs	r2, #0
 80219aa:	2100      	movs	r1, #0
 80219ac:	6878      	ldr	r0, [r7, #4]
 80219ae:	f7fe fd45 	bl	802043c <tcp_output_alloc_header>
 80219b2:	6138      	str	r0, [r7, #16]
  if (p == NULL) {
 80219b4:	693b      	ldr	r3, [r7, #16]
 80219b6:	2b00      	cmp	r3, #0
 80219b8:	d102      	bne.n	80219c0 <tcp_keepalive+0x2e>
    LWIP_DEBUGF(TCP_DEBUG,
                ("tcp_keepalive: could not allocate memory for pbuf\n"));
    return ERR_MEM;
 80219ba:	f04f 33ff 	mov.w	r3, #4294967295
 80219be:	e021      	b.n	8021a04 <tcp_keepalive+0x72>
  }
  netif = ip_route(&pcb->local_ip, &pcb->remote_ip);
 80219c0:	687b      	ldr	r3, [r7, #4]
 80219c2:	3304      	adds	r3, #4
 80219c4:	4618      	mov	r0, r3
 80219c6:	f7f8 f8a9 	bl	8019b1c <ip4_route>
 80219ca:	60f8      	str	r0, [r7, #12]
  if (netif == NULL) {
 80219cc:	68fb      	ldr	r3, [r7, #12]
 80219ce:	2b00      	cmp	r3, #0
 80219d0:	d102      	bne.n	80219d8 <tcp_keepalive+0x46>
    err = ERR_RTE;
 80219d2:	23fc      	movs	r3, #252	; 0xfc
 80219d4:	75fb      	strb	r3, [r7, #23]
 80219d6:	e010      	b.n	80219fa <tcp_keepalive+0x68>
#endif /* CHECKSUM_GEN_TCP */
    TCP_STATS_INC(tcp.xmit);

    /* Send output to IP */
    NETIF_SET_HWADDRHINT(netif, &(pcb->addr_hint));
    err = ip_output_if(p, &pcb->local_ip, &pcb->remote_ip, pcb->ttl, 0, IP_PROTO_TCP, netif);
 80219d8:	6879      	ldr	r1, [r7, #4]
 80219da:	687b      	ldr	r3, [r7, #4]
 80219dc:	1d1a      	adds	r2, r3, #4
 80219de:	687b      	ldr	r3, [r7, #4]
 80219e0:	7a98      	ldrb	r0, [r3, #10]
 80219e2:	68fb      	ldr	r3, [r7, #12]
 80219e4:	9302      	str	r3, [sp, #8]
 80219e6:	2306      	movs	r3, #6
 80219e8:	9301      	str	r3, [sp, #4]
 80219ea:	2300      	movs	r3, #0
 80219ec:	9300      	str	r3, [sp, #0]
 80219ee:	4603      	mov	r3, r0
 80219f0:	6938      	ldr	r0, [r7, #16]
 80219f2:	f7f8 fa37 	bl	8019e64 <ip4_output_if>
 80219f6:	4603      	mov	r3, r0
 80219f8:	75fb      	strb	r3, [r7, #23]
    NETIF_SET_HWADDRHINT(netif, NULL);
  }
  pbuf_free(p);
 80219fa:	6938      	ldr	r0, [r7, #16]
 80219fc:	f7fa fc3c 	bl	801c278 <pbuf_free>

  LWIP_DEBUGF(TCP_DEBUG, ("tcp_keepalive: seqno %"U32_F" ackno %"U32_F" err %d.\n",
                          pcb->snd_nxt - 1, pcb->rcv_nxt, (int)err));
  return err;
 8021a00:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8021a04:	4618      	mov	r0, r3
 8021a06:	3718      	adds	r7, #24
 8021a08:	46bd      	mov	sp, r7
 8021a0a:	bd80      	pop	{r7, pc}

08021a0c <tcp_zero_window_probe>:
 *
 * @param pcb the tcp_pcb for which to send a zero-window probe packet
 */
err_t
tcp_zero_window_probe(struct tcp_pcb *pcb)
{
 8021a0c:	b590      	push	{r4, r7, lr}
 8021a0e:	b08f      	sub	sp, #60	; 0x3c
 8021a10:	af04      	add	r7, sp, #16
 8021a12:	6078      	str	r0, [r7, #4]
  LWIP_DEBUGF(TCP_DEBUG,
              ("tcp_zero_window_probe: tcp_ticks %"U32_F
               "   pcb->tmr %"U32_F" pcb->keep_cnt_sent %"U16_F"\n",
               tcp_ticks, pcb->tmr, (u16_t)pcb->keep_cnt_sent));

  seg = pcb->unacked;
 8021a14:	687b      	ldr	r3, [r7, #4]
 8021a16:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8021a18:	623b      	str	r3, [r7, #32]

  if (seg == NULL) {
 8021a1a:	6a3b      	ldr	r3, [r7, #32]
 8021a1c:	2b00      	cmp	r3, #0
 8021a1e:	d102      	bne.n	8021a26 <tcp_zero_window_probe+0x1a>
    seg = pcb->unsent;
 8021a20:	687b      	ldr	r3, [r7, #4]
 8021a22:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8021a24:	623b      	str	r3, [r7, #32]
  }
  if (seg == NULL) {
 8021a26:	6a3b      	ldr	r3, [r7, #32]
 8021a28:	2b00      	cmp	r3, #0
 8021a2a:	d101      	bne.n	8021a30 <tcp_zero_window_probe+0x24>
    /* nothing to send, zero window probe not needed */
    return ERR_OK;
 8021a2c:	2300      	movs	r3, #0
 8021a2e:	e085      	b.n	8021b3c <tcp_zero_window_probe+0x130>
  }

  is_fin = ((TCPH_FLAGS(seg->tcphdr) & TCP_FIN) != 0) && (seg->len == 0);
 8021a30:	6a3b      	ldr	r3, [r7, #32]
 8021a32:	68db      	ldr	r3, [r3, #12]
 8021a34:	899b      	ldrh	r3, [r3, #12]
 8021a36:	b29b      	uxth	r3, r3
 8021a38:	4618      	mov	r0, r3
 8021a3a:	f7f6 ff8d 	bl	8018958 <lwip_htons>
 8021a3e:	4603      	mov	r3, r0
 8021a40:	f003 0301 	and.w	r3, r3, #1
 8021a44:	2b00      	cmp	r3, #0
 8021a46:	d005      	beq.n	8021a54 <tcp_zero_window_probe+0x48>
 8021a48:	6a3b      	ldr	r3, [r7, #32]
 8021a4a:	891b      	ldrh	r3, [r3, #8]
 8021a4c:	2b00      	cmp	r3, #0
 8021a4e:	d101      	bne.n	8021a54 <tcp_zero_window_probe+0x48>
 8021a50:	2301      	movs	r3, #1
 8021a52:	e000      	b.n	8021a56 <tcp_zero_window_probe+0x4a>
 8021a54:	2300      	movs	r3, #0
 8021a56:	77fb      	strb	r3, [r7, #31]
  /* we want to send one seqno: either FIN or data (no options) */
  len = is_fin ? 0 : 1;
 8021a58:	7ffb      	ldrb	r3, [r7, #31]
 8021a5a:	2b00      	cmp	r3, #0
 8021a5c:	bf0c      	ite	eq
 8021a5e:	2301      	moveq	r3, #1
 8021a60:	2300      	movne	r3, #0
 8021a62:	b2db      	uxtb	r3, r3
 8021a64:	83bb      	strh	r3, [r7, #28]

  p = tcp_output_alloc_header(pcb, 0, len, seg->tcphdr->seqno);
 8021a66:	6a3b      	ldr	r3, [r7, #32]
 8021a68:	68db      	ldr	r3, [r3, #12]
 8021a6a:	685b      	ldr	r3, [r3, #4]
 8021a6c:	8bba      	ldrh	r2, [r7, #28]
 8021a6e:	2100      	movs	r1, #0
 8021a70:	6878      	ldr	r0, [r7, #4]
 8021a72:	f7fe fce3 	bl	802043c <tcp_output_alloc_header>
 8021a76:	61b8      	str	r0, [r7, #24]
  if (p == NULL) {
 8021a78:	69bb      	ldr	r3, [r7, #24]
 8021a7a:	2b00      	cmp	r3, #0
 8021a7c:	d102      	bne.n	8021a84 <tcp_zero_window_probe+0x78>
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_zero_window_probe: no memory for pbuf\n"));
    return ERR_MEM;
 8021a7e:	f04f 33ff 	mov.w	r3, #4294967295
 8021a82:	e05b      	b.n	8021b3c <tcp_zero_window_probe+0x130>
  }
  tcphdr = (struct tcp_hdr *)p->payload;
 8021a84:	69bb      	ldr	r3, [r7, #24]
 8021a86:	685b      	ldr	r3, [r3, #4]
 8021a88:	617b      	str	r3, [r7, #20]

  if (is_fin) {
 8021a8a:	7ffb      	ldrb	r3, [r7, #31]
 8021a8c:	2b00      	cmp	r3, #0
 8021a8e:	d00e      	beq.n	8021aae <tcp_zero_window_probe+0xa2>
    /* FIN segment, no data */
    TCPH_FLAGS_SET(tcphdr, TCP_ACK | TCP_FIN);
 8021a90:	697b      	ldr	r3, [r7, #20]
 8021a92:	899b      	ldrh	r3, [r3, #12]
 8021a94:	b29b      	uxth	r3, r3
 8021a96:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 8021a9a:	b29c      	uxth	r4, r3
 8021a9c:	2011      	movs	r0, #17
 8021a9e:	f7f6 ff5b 	bl	8018958 <lwip_htons>
 8021aa2:	4603      	mov	r3, r0
 8021aa4:	4323      	orrs	r3, r4
 8021aa6:	b29a      	uxth	r2, r3
 8021aa8:	697b      	ldr	r3, [r7, #20]
 8021aaa:	819a      	strh	r2, [r3, #12]
 8021aac:	e010      	b.n	8021ad0 <tcp_zero_window_probe+0xc4>
  } else {
    /* Data segment, copy in one byte from the head of the unacked queue */
    char *d = ((char *)p->payload + TCP_HLEN);
 8021aae:	69bb      	ldr	r3, [r7, #24]
 8021ab0:	685b      	ldr	r3, [r3, #4]
 8021ab2:	3314      	adds	r3, #20
 8021ab4:	613b      	str	r3, [r7, #16]
    /* Depending on whether the segment has already been sent (unacked) or not
       (unsent), seg->p->payload points to the IP header or TCP header.
       Ensure we copy the first TCP data byte: */
    pbuf_copy_partial(seg->p, d, 1, seg->p->tot_len - seg->len);
 8021ab6:	6a3b      	ldr	r3, [r7, #32]
 8021ab8:	6858      	ldr	r0, [r3, #4]
 8021aba:	6a3b      	ldr	r3, [r7, #32]
 8021abc:	685b      	ldr	r3, [r3, #4]
 8021abe:	891a      	ldrh	r2, [r3, #8]
 8021ac0:	6a3b      	ldr	r3, [r7, #32]
 8021ac2:	891b      	ldrh	r3, [r3, #8]
 8021ac4:	1ad3      	subs	r3, r2, r3
 8021ac6:	b29b      	uxth	r3, r3
 8021ac8:	2201      	movs	r2, #1
 8021aca:	6939      	ldr	r1, [r7, #16]
 8021acc:	f7fa fdd0 	bl	801c670 <pbuf_copy_partial>
  }

  /* The byte may be acknowledged without the window being opened. */
  snd_nxt = lwip_ntohl(seg->tcphdr->seqno) + 1;
 8021ad0:	6a3b      	ldr	r3, [r7, #32]
 8021ad2:	68db      	ldr	r3, [r3, #12]
 8021ad4:	685b      	ldr	r3, [r3, #4]
 8021ad6:	4618      	mov	r0, r3
 8021ad8:	f7f6 ff4c 	bl	8018974 <lwip_htonl>
 8021adc:	4603      	mov	r3, r0
 8021ade:	3301      	adds	r3, #1
 8021ae0:	60fb      	str	r3, [r7, #12]
  if (TCP_SEQ_LT(pcb->snd_nxt, snd_nxt)) {
 8021ae2:	687b      	ldr	r3, [r7, #4]
 8021ae4:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8021ae6:	68fb      	ldr	r3, [r7, #12]
 8021ae8:	1ad3      	subs	r3, r2, r3
 8021aea:	2b00      	cmp	r3, #0
 8021aec:	da02      	bge.n	8021af4 <tcp_zero_window_probe+0xe8>
    pcb->snd_nxt = snd_nxt;
 8021aee:	687b      	ldr	r3, [r7, #4]
 8021af0:	68fa      	ldr	r2, [r7, #12]
 8021af2:	64da      	str	r2, [r3, #76]	; 0x4c
  }

  netif = ip_route(&pcb->local_ip, &pcb->remote_ip);
 8021af4:	687b      	ldr	r3, [r7, #4]
 8021af6:	3304      	adds	r3, #4
 8021af8:	4618      	mov	r0, r3
 8021afa:	f7f8 f80f 	bl	8019b1c <ip4_route>
 8021afe:	60b8      	str	r0, [r7, #8]
  if (netif == NULL) {
 8021b00:	68bb      	ldr	r3, [r7, #8]
 8021b02:	2b00      	cmp	r3, #0
 8021b04:	d103      	bne.n	8021b0e <tcp_zero_window_probe+0x102>
    err = ERR_RTE;
 8021b06:	23fc      	movs	r3, #252	; 0xfc
 8021b08:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8021b0c:	e011      	b.n	8021b32 <tcp_zero_window_probe+0x126>
#endif
    TCP_STATS_INC(tcp.xmit);

    /* Send output to IP */
    NETIF_SET_HWADDRHINT(netif, &(pcb->addr_hint));
    err = ip_output_if(p, &pcb->local_ip, &pcb->remote_ip, pcb->ttl,
 8021b0e:	6879      	ldr	r1, [r7, #4]
 8021b10:	687b      	ldr	r3, [r7, #4]
 8021b12:	1d1a      	adds	r2, r3, #4
 8021b14:	687b      	ldr	r3, [r7, #4]
 8021b16:	7a98      	ldrb	r0, [r3, #10]
 8021b18:	68bb      	ldr	r3, [r7, #8]
 8021b1a:	9302      	str	r3, [sp, #8]
 8021b1c:	2306      	movs	r3, #6
 8021b1e:	9301      	str	r3, [sp, #4]
 8021b20:	2300      	movs	r3, #0
 8021b22:	9300      	str	r3, [sp, #0]
 8021b24:	4603      	mov	r3, r0
 8021b26:	69b8      	ldr	r0, [r7, #24]
 8021b28:	f7f8 f99c 	bl	8019e64 <ip4_output_if>
 8021b2c:	4603      	mov	r3, r0
 8021b2e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
      0, IP_PROTO_TCP, netif);
    NETIF_SET_HWADDRHINT(netif, NULL);
  }

  pbuf_free(p);
 8021b32:	69b8      	ldr	r0, [r7, #24]
 8021b34:	f7fa fba0 	bl	801c278 <pbuf_free>

  LWIP_DEBUGF(TCP_DEBUG, ("tcp_zero_window_probe: seqno %"U32_F
                          " ackno %"U32_F" err %d.\n",
                          pcb->snd_nxt - 1, pcb->rcv_nxt, (int)err));
  return err;
 8021b38:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
}
 8021b3c:	4618      	mov	r0, r3
 8021b3e:	372c      	adds	r7, #44	; 0x2c
 8021b40:	46bd      	mov	sp, r7
 8021b42:	bd90      	pop	{r4, r7, pc}

08021b44 <tcpip_tcp_timer>:
 *
 * @param arg unused argument
 */
static void
tcpip_tcp_timer(void *arg)
{
 8021b44:	b580      	push	{r7, lr}
 8021b46:	b082      	sub	sp, #8
 8021b48:	af00      	add	r7, sp, #0
 8021b4a:	6078      	str	r0, [r7, #4]
  LWIP_UNUSED_ARG(arg);

  /* call TCP timer handler */
  tcp_tmr();
 8021b4c:	f7fa fe12 	bl	801c774 <tcp_tmr>
  /* timer still needed? */
  if (tcp_active_pcbs || tcp_tw_pcbs) {
 8021b50:	4b0a      	ldr	r3, [pc, #40]	; (8021b7c <tcpip_tcp_timer+0x38>)
 8021b52:	681b      	ldr	r3, [r3, #0]
 8021b54:	2b00      	cmp	r3, #0
 8021b56:	d103      	bne.n	8021b60 <tcpip_tcp_timer+0x1c>
 8021b58:	4b09      	ldr	r3, [pc, #36]	; (8021b80 <tcpip_tcp_timer+0x3c>)
 8021b5a:	681b      	ldr	r3, [r3, #0]
 8021b5c:	2b00      	cmp	r3, #0
 8021b5e:	d005      	beq.n	8021b6c <tcpip_tcp_timer+0x28>
    /* restart timer */
    sys_timeout(TCP_TMR_INTERVAL, tcpip_tcp_timer, NULL);
 8021b60:	2200      	movs	r2, #0
 8021b62:	4908      	ldr	r1, [pc, #32]	; (8021b84 <tcpip_tcp_timer+0x40>)
 8021b64:	20fa      	movs	r0, #250	; 0xfa
 8021b66:	f000 f86f 	bl	8021c48 <sys_timeout>
 8021b6a:	e002      	b.n	8021b72 <tcpip_tcp_timer+0x2e>
  } else {
    /* disable timer */
    tcpip_tcp_timer_active = 0;
 8021b6c:	4b06      	ldr	r3, [pc, #24]	; (8021b88 <tcpip_tcp_timer+0x44>)
 8021b6e:	2200      	movs	r2, #0
 8021b70:	601a      	str	r2, [r3, #0]
  }
}
 8021b72:	bf00      	nop
 8021b74:	3708      	adds	r7, #8
 8021b76:	46bd      	mov	sp, r7
 8021b78:	bd80      	pop	{r7, pc}
 8021b7a:	bf00      	nop
 8021b7c:	20008aa0 	.word	0x20008aa0
 8021b80:	20008ab0 	.word	0x20008ab0
 8021b84:	08021b45 	.word	0x08021b45
 8021b88:	20004100 	.word	0x20004100

08021b8c <tcp_timer_needed>:
 * the reason is to have the TCP timer only running when
 * there are active (or time-wait) PCBs.
 */
void
tcp_timer_needed(void)
{
 8021b8c:	b580      	push	{r7, lr}
 8021b8e:	af00      	add	r7, sp, #0
  /* timer is off but needed again? */
  if (!tcpip_tcp_timer_active && (tcp_active_pcbs || tcp_tw_pcbs)) {
 8021b90:	4b0a      	ldr	r3, [pc, #40]	; (8021bbc <tcp_timer_needed+0x30>)
 8021b92:	681b      	ldr	r3, [r3, #0]
 8021b94:	2b00      	cmp	r3, #0
 8021b96:	d10f      	bne.n	8021bb8 <tcp_timer_needed+0x2c>
 8021b98:	4b09      	ldr	r3, [pc, #36]	; (8021bc0 <tcp_timer_needed+0x34>)
 8021b9a:	681b      	ldr	r3, [r3, #0]
 8021b9c:	2b00      	cmp	r3, #0
 8021b9e:	d103      	bne.n	8021ba8 <tcp_timer_needed+0x1c>
 8021ba0:	4b08      	ldr	r3, [pc, #32]	; (8021bc4 <tcp_timer_needed+0x38>)
 8021ba2:	681b      	ldr	r3, [r3, #0]
 8021ba4:	2b00      	cmp	r3, #0
 8021ba6:	d007      	beq.n	8021bb8 <tcp_timer_needed+0x2c>
    /* enable and start timer */
    tcpip_tcp_timer_active = 1;
 8021ba8:	4b04      	ldr	r3, [pc, #16]	; (8021bbc <tcp_timer_needed+0x30>)
 8021baa:	2201      	movs	r2, #1
 8021bac:	601a      	str	r2, [r3, #0]
    sys_timeout(TCP_TMR_INTERVAL, tcpip_tcp_timer, NULL);
 8021bae:	2200      	movs	r2, #0
 8021bb0:	4905      	ldr	r1, [pc, #20]	; (8021bc8 <tcp_timer_needed+0x3c>)
 8021bb2:	20fa      	movs	r0, #250	; 0xfa
 8021bb4:	f000 f848 	bl	8021c48 <sys_timeout>
  }
}
 8021bb8:	bf00      	nop
 8021bba:	bd80      	pop	{r7, pc}
 8021bbc:	20004100 	.word	0x20004100
 8021bc0:	20008aa0 	.word	0x20008aa0
 8021bc4:	20008ab0 	.word	0x20008ab0
 8021bc8:	08021b45 	.word	0x08021b45

08021bcc <cyclic_timer>:
 *
 * @param arg unused argument
 */
static void
cyclic_timer(void *arg)
{
 8021bcc:	b580      	push	{r7, lr}
 8021bce:	b084      	sub	sp, #16
 8021bd0:	af00      	add	r7, sp, #0
 8021bd2:	6078      	str	r0, [r7, #4]
  const struct lwip_cyclic_timer* cyclic = (const struct lwip_cyclic_timer*)arg;
 8021bd4:	687b      	ldr	r3, [r7, #4]
 8021bd6:	60fb      	str	r3, [r7, #12]
#if LWIP_DEBUG_TIMERNAMES
  LWIP_DEBUGF(TIMERS_DEBUG, ("tcpip: %s()\n", cyclic->handler_name));
#endif
  cyclic->handler();
 8021bd8:	68fb      	ldr	r3, [r7, #12]
 8021bda:	685b      	ldr	r3, [r3, #4]
 8021bdc:	4798      	blx	r3
  sys_timeout(cyclic->interval_ms, cyclic_timer, arg);
 8021bde:	68fb      	ldr	r3, [r7, #12]
 8021be0:	681b      	ldr	r3, [r3, #0]
 8021be2:	687a      	ldr	r2, [r7, #4]
 8021be4:	4903      	ldr	r1, [pc, #12]	; (8021bf4 <cyclic_timer+0x28>)
 8021be6:	4618      	mov	r0, r3
 8021be8:	f000 f82e 	bl	8021c48 <sys_timeout>
}
 8021bec:	bf00      	nop
 8021bee:	3710      	adds	r7, #16
 8021bf0:	46bd      	mov	sp, r7
 8021bf2:	bd80      	pop	{r7, pc}
 8021bf4:	08021bcd 	.word	0x08021bcd

08021bf8 <sys_timeouts_init>:

/** Initialize this module */
void sys_timeouts_init(void)
{
 8021bf8:	b580      	push	{r7, lr}
 8021bfa:	b082      	sub	sp, #8
 8021bfc:	af00      	add	r7, sp, #0
  size_t i;
  /* tcp_tmr() at index 0 is started on demand */
  for (i = (LWIP_TCP ? 1 : 0); i < LWIP_ARRAYSIZE(lwip_cyclic_timers); i++) {
 8021bfe:	2301      	movs	r3, #1
 8021c00:	607b      	str	r3, [r7, #4]
 8021c02:	e00e      	b.n	8021c22 <sys_timeouts_init+0x2a>
    /* we have to cast via size_t to get rid of const warning
      (this is OK as cyclic_timer() casts back to const* */
    sys_timeout(lwip_cyclic_timers[i].interval_ms, cyclic_timer, LWIP_CONST_CAST(void*, &lwip_cyclic_timers[i]));
 8021c04:	4a0d      	ldr	r2, [pc, #52]	; (8021c3c <sys_timeouts_init+0x44>)
 8021c06:	687b      	ldr	r3, [r7, #4]
 8021c08:	f852 0033 	ldr.w	r0, [r2, r3, lsl #3]
 8021c0c:	687b      	ldr	r3, [r7, #4]
 8021c0e:	00db      	lsls	r3, r3, #3
 8021c10:	4a0a      	ldr	r2, [pc, #40]	; (8021c3c <sys_timeouts_init+0x44>)
 8021c12:	4413      	add	r3, r2
 8021c14:	461a      	mov	r2, r3
 8021c16:	490a      	ldr	r1, [pc, #40]	; (8021c40 <sys_timeouts_init+0x48>)
 8021c18:	f000 f816 	bl	8021c48 <sys_timeout>
  for (i = (LWIP_TCP ? 1 : 0); i < LWIP_ARRAYSIZE(lwip_cyclic_timers); i++) {
 8021c1c:	687b      	ldr	r3, [r7, #4]
 8021c1e:	3301      	adds	r3, #1
 8021c20:	607b      	str	r3, [r7, #4]
 8021c22:	687b      	ldr	r3, [r7, #4]
 8021c24:	2b02      	cmp	r3, #2
 8021c26:	d9ed      	bls.n	8021c04 <sys_timeouts_init+0xc>
  }

  /* Initialise timestamp for sys_check_timeouts */
  timeouts_last_time = sys_now();
 8021c28:	f001 fdc6 	bl	80237b8 <sys_now>
 8021c2c:	4602      	mov	r2, r0
 8021c2e:	4b05      	ldr	r3, [pc, #20]	; (8021c44 <sys_timeouts_init+0x4c>)
 8021c30:	601a      	str	r2, [r3, #0]
}
 8021c32:	bf00      	nop
 8021c34:	3708      	adds	r7, #8
 8021c36:	46bd      	mov	sp, r7
 8021c38:	bd80      	pop	{r7, pc}
 8021c3a:	bf00      	nop
 8021c3c:	08029bfc 	.word	0x08029bfc
 8021c40:	08021bcd 	.word	0x08021bcd
 8021c44:	200040fc 	.word	0x200040fc

08021c48 <sys_timeout>:
sys_timeout_debug(u32_t msecs, sys_timeout_handler handler, void *arg, const char* handler_name)
#else /* LWIP_DEBUG_TIMERNAMES */
void
sys_timeout(u32_t msecs, sys_timeout_handler handler, void *arg)
#endif /* LWIP_DEBUG_TIMERNAMES */
{
 8021c48:	b580      	push	{r7, lr}
 8021c4a:	b088      	sub	sp, #32
 8021c4c:	af00      	add	r7, sp, #0
 8021c4e:	60f8      	str	r0, [r7, #12]
 8021c50:	60b9      	str	r1, [r7, #8]
 8021c52:	607a      	str	r2, [r7, #4]
  struct sys_timeo *timeout, *t;
  u32_t now, diff;

  timeout = (struct sys_timeo *)memp_malloc(MEMP_SYS_TIMEOUT);
 8021c54:	200a      	movs	r0, #10
 8021c56:	f7f9 fd63 	bl	801b720 <memp_malloc>
 8021c5a:	6178      	str	r0, [r7, #20]
  if (timeout == NULL) {
 8021c5c:	697b      	ldr	r3, [r7, #20]
 8021c5e:	2b00      	cmp	r3, #0
 8021c60:	d10a      	bne.n	8021c78 <sys_timeout+0x30>
    LWIP_ASSERT("sys_timeout: timeout != NULL, pool MEMP_SYS_TIMEOUT is empty", timeout != NULL);
 8021c62:	697b      	ldr	r3, [r7, #20]
 8021c64:	2b00      	cmp	r3, #0
 8021c66:	f040 8084 	bne.w	8021d72 <sys_timeout+0x12a>
 8021c6a:	4b44      	ldr	r3, [pc, #272]	; (8021d7c <sys_timeout+0x134>)
 8021c6c:	22d4      	movs	r2, #212	; 0xd4
 8021c6e:	4944      	ldr	r1, [pc, #272]	; (8021d80 <sys_timeout+0x138>)
 8021c70:	4844      	ldr	r0, [pc, #272]	; (8021d84 <sys_timeout+0x13c>)
 8021c72:	f002 fc61 	bl	8024538 <iprintf>
    return;
 8021c76:	e07c      	b.n	8021d72 <sys_timeout+0x12a>
  }

  now = sys_now();
 8021c78:	f001 fd9e 	bl	80237b8 <sys_now>
 8021c7c:	6138      	str	r0, [r7, #16]
  if (next_timeout == NULL) {
 8021c7e:	4b42      	ldr	r3, [pc, #264]	; (8021d88 <sys_timeout+0x140>)
 8021c80:	681b      	ldr	r3, [r3, #0]
 8021c82:	2b00      	cmp	r3, #0
 8021c84:	d105      	bne.n	8021c92 <sys_timeout+0x4a>
    diff = 0;
 8021c86:	2300      	movs	r3, #0
 8021c88:	61bb      	str	r3, [r7, #24]
    timeouts_last_time = now;
 8021c8a:	4a40      	ldr	r2, [pc, #256]	; (8021d8c <sys_timeout+0x144>)
 8021c8c:	693b      	ldr	r3, [r7, #16]
 8021c8e:	6013      	str	r3, [r2, #0]
 8021c90:	e004      	b.n	8021c9c <sys_timeout+0x54>
  } else {
    diff = now - timeouts_last_time;
 8021c92:	4b3e      	ldr	r3, [pc, #248]	; (8021d8c <sys_timeout+0x144>)
 8021c94:	681b      	ldr	r3, [r3, #0]
 8021c96:	693a      	ldr	r2, [r7, #16]
 8021c98:	1ad3      	subs	r3, r2, r3
 8021c9a:	61bb      	str	r3, [r7, #24]
  }

  timeout->next = NULL;
 8021c9c:	697b      	ldr	r3, [r7, #20]
 8021c9e:	2200      	movs	r2, #0
 8021ca0:	601a      	str	r2, [r3, #0]
  timeout->h = handler;
 8021ca2:	697b      	ldr	r3, [r7, #20]
 8021ca4:	68ba      	ldr	r2, [r7, #8]
 8021ca6:	609a      	str	r2, [r3, #8]
  timeout->arg = arg;
 8021ca8:	697b      	ldr	r3, [r7, #20]
 8021caa:	687a      	ldr	r2, [r7, #4]
 8021cac:	60da      	str	r2, [r3, #12]
  timeout->time = msecs + diff;
 8021cae:	68fa      	ldr	r2, [r7, #12]
 8021cb0:	69bb      	ldr	r3, [r7, #24]
 8021cb2:	441a      	add	r2, r3
 8021cb4:	697b      	ldr	r3, [r7, #20]
 8021cb6:	605a      	str	r2, [r3, #4]
  timeout->handler_name = handler_name;
  LWIP_DEBUGF(TIMERS_DEBUG, ("sys_timeout: %p msecs=%"U32_F" handler=%s arg=%p\n",
    (void *)timeout, msecs, handler_name, (void *)arg));
#endif /* LWIP_DEBUG_TIMERNAMES */

  if (next_timeout == NULL) {
 8021cb8:	4b33      	ldr	r3, [pc, #204]	; (8021d88 <sys_timeout+0x140>)
 8021cba:	681b      	ldr	r3, [r3, #0]
 8021cbc:	2b00      	cmp	r3, #0
 8021cbe:	d103      	bne.n	8021cc8 <sys_timeout+0x80>
    next_timeout = timeout;
 8021cc0:	4a31      	ldr	r2, [pc, #196]	; (8021d88 <sys_timeout+0x140>)
 8021cc2:	697b      	ldr	r3, [r7, #20]
 8021cc4:	6013      	str	r3, [r2, #0]
    return;
 8021cc6:	e055      	b.n	8021d74 <sys_timeout+0x12c>
  }

  if (next_timeout->time > msecs) {
 8021cc8:	4b2f      	ldr	r3, [pc, #188]	; (8021d88 <sys_timeout+0x140>)
 8021cca:	681b      	ldr	r3, [r3, #0]
 8021ccc:	685a      	ldr	r2, [r3, #4]
 8021cce:	68fb      	ldr	r3, [r7, #12]
 8021cd0:	429a      	cmp	r2, r3
 8021cd2:	d90f      	bls.n	8021cf4 <sys_timeout+0xac>
    next_timeout->time -= msecs;
 8021cd4:	4b2c      	ldr	r3, [pc, #176]	; (8021d88 <sys_timeout+0x140>)
 8021cd6:	681b      	ldr	r3, [r3, #0]
 8021cd8:	4a2b      	ldr	r2, [pc, #172]	; (8021d88 <sys_timeout+0x140>)
 8021cda:	6812      	ldr	r2, [r2, #0]
 8021cdc:	6851      	ldr	r1, [r2, #4]
 8021cde:	68fa      	ldr	r2, [r7, #12]
 8021ce0:	1a8a      	subs	r2, r1, r2
 8021ce2:	605a      	str	r2, [r3, #4]
    timeout->next = next_timeout;
 8021ce4:	4b28      	ldr	r3, [pc, #160]	; (8021d88 <sys_timeout+0x140>)
 8021ce6:	681a      	ldr	r2, [r3, #0]
 8021ce8:	697b      	ldr	r3, [r7, #20]
 8021cea:	601a      	str	r2, [r3, #0]
    next_timeout = timeout;
 8021cec:	4a26      	ldr	r2, [pc, #152]	; (8021d88 <sys_timeout+0x140>)
 8021cee:	697b      	ldr	r3, [r7, #20]
 8021cf0:	6013      	str	r3, [r2, #0]
 8021cf2:	e03f      	b.n	8021d74 <sys_timeout+0x12c>
  } else {
    for (t = next_timeout; t != NULL; t = t->next) {
 8021cf4:	4b24      	ldr	r3, [pc, #144]	; (8021d88 <sys_timeout+0x140>)
 8021cf6:	681b      	ldr	r3, [r3, #0]
 8021cf8:	61fb      	str	r3, [r7, #28]
 8021cfa:	e036      	b.n	8021d6a <sys_timeout+0x122>
      timeout->time -= t->time;
 8021cfc:	697b      	ldr	r3, [r7, #20]
 8021cfe:	685a      	ldr	r2, [r3, #4]
 8021d00:	69fb      	ldr	r3, [r7, #28]
 8021d02:	685b      	ldr	r3, [r3, #4]
 8021d04:	1ad2      	subs	r2, r2, r3
 8021d06:	697b      	ldr	r3, [r7, #20]
 8021d08:	605a      	str	r2, [r3, #4]
      if (t->next == NULL || t->next->time > timeout->time) {
 8021d0a:	69fb      	ldr	r3, [r7, #28]
 8021d0c:	681b      	ldr	r3, [r3, #0]
 8021d0e:	2b00      	cmp	r3, #0
 8021d10:	d006      	beq.n	8021d20 <sys_timeout+0xd8>
 8021d12:	69fb      	ldr	r3, [r7, #28]
 8021d14:	681b      	ldr	r3, [r3, #0]
 8021d16:	685a      	ldr	r2, [r3, #4]
 8021d18:	697b      	ldr	r3, [r7, #20]
 8021d1a:	685b      	ldr	r3, [r3, #4]
 8021d1c:	429a      	cmp	r2, r3
 8021d1e:	d921      	bls.n	8021d64 <sys_timeout+0x11c>
        if (t->next != NULL) {
 8021d20:	69fb      	ldr	r3, [r7, #28]
 8021d22:	681b      	ldr	r3, [r3, #0]
 8021d24:	2b00      	cmp	r3, #0
 8021d26:	d009      	beq.n	8021d3c <sys_timeout+0xf4>
          t->next->time -= timeout->time;
 8021d28:	69fb      	ldr	r3, [r7, #28]
 8021d2a:	681b      	ldr	r3, [r3, #0]
 8021d2c:	69fa      	ldr	r2, [r7, #28]
 8021d2e:	6812      	ldr	r2, [r2, #0]
 8021d30:	6851      	ldr	r1, [r2, #4]
 8021d32:	697a      	ldr	r2, [r7, #20]
 8021d34:	6852      	ldr	r2, [r2, #4]
 8021d36:	1a8a      	subs	r2, r1, r2
 8021d38:	605a      	str	r2, [r3, #4]
 8021d3a:	e00b      	b.n	8021d54 <sys_timeout+0x10c>
        } else if (timeout->time > msecs) {
 8021d3c:	697b      	ldr	r3, [r7, #20]
 8021d3e:	685a      	ldr	r2, [r3, #4]
 8021d40:	68fb      	ldr	r3, [r7, #12]
 8021d42:	429a      	cmp	r2, r3
 8021d44:	d906      	bls.n	8021d54 <sys_timeout+0x10c>
          /* If this is the case, 'timeouts_last_time' and 'now' differs too much.
             This can be due to sys_check_timeouts() not being called at the right
             times, but also when stopping in a breakpoint. Anyway, let's assume
             this is not wanted, so add the first timer's time instead of 'diff' */
          timeout->time = msecs + next_timeout->time;
 8021d46:	4b10      	ldr	r3, [pc, #64]	; (8021d88 <sys_timeout+0x140>)
 8021d48:	681b      	ldr	r3, [r3, #0]
 8021d4a:	685a      	ldr	r2, [r3, #4]
 8021d4c:	68fb      	ldr	r3, [r7, #12]
 8021d4e:	441a      	add	r2, r3
 8021d50:	697b      	ldr	r3, [r7, #20]
 8021d52:	605a      	str	r2, [r3, #4]
        }
        timeout->next = t->next;
 8021d54:	69fb      	ldr	r3, [r7, #28]
 8021d56:	681a      	ldr	r2, [r3, #0]
 8021d58:	697b      	ldr	r3, [r7, #20]
 8021d5a:	601a      	str	r2, [r3, #0]
        t->next = timeout;
 8021d5c:	69fb      	ldr	r3, [r7, #28]
 8021d5e:	697a      	ldr	r2, [r7, #20]
 8021d60:	601a      	str	r2, [r3, #0]
        break;
 8021d62:	e007      	b.n	8021d74 <sys_timeout+0x12c>
    for (t = next_timeout; t != NULL; t = t->next) {
 8021d64:	69fb      	ldr	r3, [r7, #28]
 8021d66:	681b      	ldr	r3, [r3, #0]
 8021d68:	61fb      	str	r3, [r7, #28]
 8021d6a:	69fb      	ldr	r3, [r7, #28]
 8021d6c:	2b00      	cmp	r3, #0
 8021d6e:	d1c5      	bne.n	8021cfc <sys_timeout+0xb4>
 8021d70:	e000      	b.n	8021d74 <sys_timeout+0x12c>
    return;
 8021d72:	bf00      	nop
      }
    }
  }
}
 8021d74:	3720      	adds	r7, #32
 8021d76:	46bd      	mov	sp, r7
 8021d78:	bd80      	pop	{r7, pc}
 8021d7a:	bf00      	nop
 8021d7c:	0802741c 	.word	0x0802741c
 8021d80:	08027450 	.word	0x08027450
 8021d84:	08027490 	.word	0x08027490
 8021d88:	200040f8 	.word	0x200040f8
 8021d8c:	200040fc 	.word	0x200040fc

08021d90 <sys_check_timeouts>:
#if !NO_SYS && !defined __DOXYGEN__
static
#endif /* !NO_SYS */
void
sys_check_timeouts(void)
{
 8021d90:	b580      	push	{r7, lr}
 8021d92:	b086      	sub	sp, #24
 8021d94:	af00      	add	r7, sp, #0
  if (next_timeout) {
 8021d96:	4b24      	ldr	r3, [pc, #144]	; (8021e28 <sys_check_timeouts+0x98>)
 8021d98:	681b      	ldr	r3, [r3, #0]
 8021d9a:	2b00      	cmp	r3, #0
 8021d9c:	d03f      	beq.n	8021e1e <sys_check_timeouts+0x8e>
    sys_timeout_handler handler;
    void *arg;
    u8_t had_one;
    u32_t now;

    now = sys_now();
 8021d9e:	f001 fd0b 	bl	80237b8 <sys_now>
 8021da2:	60f8      	str	r0, [r7, #12]
    /* this cares for wraparounds */
    diff = now - timeouts_last_time;
 8021da4:	4b21      	ldr	r3, [pc, #132]	; (8021e2c <sys_check_timeouts+0x9c>)
 8021da6:	681b      	ldr	r3, [r3, #0]
 8021da8:	68fa      	ldr	r2, [r7, #12]
 8021daa:	1ad3      	subs	r3, r2, r3
 8021dac:	617b      	str	r3, [r7, #20]
    do {
      PBUF_CHECK_FREE_OOSEQ();
      had_one = 0;
 8021dae:	2300      	movs	r3, #0
 8021db0:	74fb      	strb	r3, [r7, #19]
      tmptimeout = next_timeout;
 8021db2:	4b1d      	ldr	r3, [pc, #116]	; (8021e28 <sys_check_timeouts+0x98>)
 8021db4:	681b      	ldr	r3, [r3, #0]
 8021db6:	60bb      	str	r3, [r7, #8]
      if (tmptimeout && (tmptimeout->time <= diff)) {
 8021db8:	68bb      	ldr	r3, [r7, #8]
 8021dba:	2b00      	cmp	r3, #0
 8021dbc:	d02c      	beq.n	8021e18 <sys_check_timeouts+0x88>
 8021dbe:	68bb      	ldr	r3, [r7, #8]
 8021dc0:	685a      	ldr	r2, [r3, #4]
 8021dc2:	697b      	ldr	r3, [r7, #20]
 8021dc4:	429a      	cmp	r2, r3
 8021dc6:	d827      	bhi.n	8021e18 <sys_check_timeouts+0x88>
        /* timeout has expired */
        had_one = 1;
 8021dc8:	2301      	movs	r3, #1
 8021dca:	74fb      	strb	r3, [r7, #19]
        timeouts_last_time += tmptimeout->time;
 8021dcc:	68bb      	ldr	r3, [r7, #8]
 8021dce:	685a      	ldr	r2, [r3, #4]
 8021dd0:	4b16      	ldr	r3, [pc, #88]	; (8021e2c <sys_check_timeouts+0x9c>)
 8021dd2:	681b      	ldr	r3, [r3, #0]
 8021dd4:	4413      	add	r3, r2
 8021dd6:	4a15      	ldr	r2, [pc, #84]	; (8021e2c <sys_check_timeouts+0x9c>)
 8021dd8:	6013      	str	r3, [r2, #0]
        diff -= tmptimeout->time;
 8021dda:	68bb      	ldr	r3, [r7, #8]
 8021ddc:	685b      	ldr	r3, [r3, #4]
 8021dde:	697a      	ldr	r2, [r7, #20]
 8021de0:	1ad3      	subs	r3, r2, r3
 8021de2:	617b      	str	r3, [r7, #20]
        next_timeout = tmptimeout->next;
 8021de4:	68bb      	ldr	r3, [r7, #8]
 8021de6:	681b      	ldr	r3, [r3, #0]
 8021de8:	4a0f      	ldr	r2, [pc, #60]	; (8021e28 <sys_check_timeouts+0x98>)
 8021dea:	6013      	str	r3, [r2, #0]
        handler = tmptimeout->h;
 8021dec:	68bb      	ldr	r3, [r7, #8]
 8021dee:	689b      	ldr	r3, [r3, #8]
 8021df0:	607b      	str	r3, [r7, #4]
        arg = tmptimeout->arg;
 8021df2:	68bb      	ldr	r3, [r7, #8]
 8021df4:	68db      	ldr	r3, [r3, #12]
 8021df6:	603b      	str	r3, [r7, #0]
        if (handler != NULL) {
          LWIP_DEBUGF(TIMERS_DEBUG, ("sct calling h=%s arg=%p\n",
            tmptimeout->handler_name, arg));
        }
#endif /* LWIP_DEBUG_TIMERNAMES */
        memp_free(MEMP_SYS_TIMEOUT, tmptimeout);
 8021df8:	68b9      	ldr	r1, [r7, #8]
 8021dfa:	200a      	movs	r0, #10
 8021dfc:	f7f9 fce2 	bl	801b7c4 <memp_free>
        if (handler != NULL) {
 8021e00:	687b      	ldr	r3, [r7, #4]
 8021e02:	2b00      	cmp	r3, #0
 8021e04:	d008      	beq.n	8021e18 <sys_check_timeouts+0x88>
#if !NO_SYS
          /* For LWIP_TCPIP_CORE_LOCKING, lock the core before calling the
             timeout handler function. */
          LOCK_TCPIP_CORE();
 8021e06:	480a      	ldr	r0, [pc, #40]	; (8021e30 <sys_check_timeouts+0xa0>)
 8021e08:	f000 fd34 	bl	8022874 <sys_mutex_lock>
#endif /* !NO_SYS */
          handler(arg);
 8021e0c:	687b      	ldr	r3, [r7, #4]
 8021e0e:	6838      	ldr	r0, [r7, #0]
 8021e10:	4798      	blx	r3
#if !NO_SYS
          UNLOCK_TCPIP_CORE();
 8021e12:	4807      	ldr	r0, [pc, #28]	; (8021e30 <sys_check_timeouts+0xa0>)
 8021e14:	f000 fd3d 	bl	8022892 <sys_mutex_unlock>
#endif /* !NO_SYS */
        }
        LWIP_TCPIP_THREAD_ALIVE();
      }
    /* repeat until all expired timers have been called */
    } while (had_one);
 8021e18:	7cfb      	ldrb	r3, [r7, #19]
 8021e1a:	2b00      	cmp	r3, #0
 8021e1c:	d1c7      	bne.n	8021dae <sys_check_timeouts+0x1e>
  }
}
 8021e1e:	bf00      	nop
 8021e20:	3718      	adds	r7, #24
 8021e22:	46bd      	mov	sp, r7
 8021e24:	bd80      	pop	{r7, pc}
 8021e26:	bf00      	nop
 8021e28:	200040f8 	.word	0x200040f8
 8021e2c:	200040fc 	.word	0x200040fc
 8021e30:	20004474 	.word	0x20004474

08021e34 <sys_timeouts_sleeptime>:
#if !NO_SYS
static
#endif /* !NO_SYS */
u32_t
sys_timeouts_sleeptime(void)
{
 8021e34:	b580      	push	{r7, lr}
 8021e36:	b082      	sub	sp, #8
 8021e38:	af00      	add	r7, sp, #0
  u32_t diff;
  if (next_timeout == NULL) {
 8021e3a:	4b0f      	ldr	r3, [pc, #60]	; (8021e78 <sys_timeouts_sleeptime+0x44>)
 8021e3c:	681b      	ldr	r3, [r3, #0]
 8021e3e:	2b00      	cmp	r3, #0
 8021e40:	d102      	bne.n	8021e48 <sys_timeouts_sleeptime+0x14>
    return 0xffffffff;
 8021e42:	f04f 33ff 	mov.w	r3, #4294967295
 8021e46:	e013      	b.n	8021e70 <sys_timeouts_sleeptime+0x3c>
  }
  diff = sys_now() - timeouts_last_time;
 8021e48:	f001 fcb6 	bl	80237b8 <sys_now>
 8021e4c:	4602      	mov	r2, r0
 8021e4e:	4b0b      	ldr	r3, [pc, #44]	; (8021e7c <sys_timeouts_sleeptime+0x48>)
 8021e50:	681b      	ldr	r3, [r3, #0]
 8021e52:	1ad3      	subs	r3, r2, r3
 8021e54:	607b      	str	r3, [r7, #4]
  if (diff > next_timeout->time) {
 8021e56:	4b08      	ldr	r3, [pc, #32]	; (8021e78 <sys_timeouts_sleeptime+0x44>)
 8021e58:	681b      	ldr	r3, [r3, #0]
 8021e5a:	685a      	ldr	r2, [r3, #4]
 8021e5c:	687b      	ldr	r3, [r7, #4]
 8021e5e:	429a      	cmp	r2, r3
 8021e60:	d201      	bcs.n	8021e66 <sys_timeouts_sleeptime+0x32>
    return 0;
 8021e62:	2300      	movs	r3, #0
 8021e64:	e004      	b.n	8021e70 <sys_timeouts_sleeptime+0x3c>
  } else {
    return next_timeout->time - diff;
 8021e66:	4b04      	ldr	r3, [pc, #16]	; (8021e78 <sys_timeouts_sleeptime+0x44>)
 8021e68:	681b      	ldr	r3, [r3, #0]
 8021e6a:	685a      	ldr	r2, [r3, #4]
 8021e6c:	687b      	ldr	r3, [r7, #4]
 8021e6e:	1ad3      	subs	r3, r2, r3
  }
}
 8021e70:	4618      	mov	r0, r3
 8021e72:	3708      	adds	r7, #8
 8021e74:	46bd      	mov	sp, r7
 8021e76:	bd80      	pop	{r7, pc}
 8021e78:	200040f8 	.word	0x200040f8
 8021e7c:	200040fc 	.word	0x200040fc

08021e80 <sys_timeouts_mbox_fetch>:
 * @param mbox the mbox to fetch the message from
 * @param msg the place to store the message
 */
void
sys_timeouts_mbox_fetch(sys_mbox_t *mbox, void **msg)
{
 8021e80:	b580      	push	{r7, lr}
 8021e82:	b084      	sub	sp, #16
 8021e84:	af00      	add	r7, sp, #0
 8021e86:	6078      	str	r0, [r7, #4]
 8021e88:	6039      	str	r1, [r7, #0]
  u32_t sleeptime;

again:
  if (!next_timeout) {
 8021e8a:	4b0f      	ldr	r3, [pc, #60]	; (8021ec8 <sys_timeouts_mbox_fetch+0x48>)
 8021e8c:	681b      	ldr	r3, [r3, #0]
 8021e8e:	2b00      	cmp	r3, #0
 8021e90:	d105      	bne.n	8021e9e <sys_timeouts_mbox_fetch+0x1e>
    sys_arch_mbox_fetch(mbox, msg, 0);
 8021e92:	2200      	movs	r2, #0
 8021e94:	6839      	ldr	r1, [r7, #0]
 8021e96:	6878      	ldr	r0, [r7, #4]
 8021e98:	f000 fbbb 	bl	8022612 <sys_arch_mbox_fetch>
    return;
 8021e9c:	e011      	b.n	8021ec2 <sys_timeouts_mbox_fetch+0x42>
  }

  sleeptime = sys_timeouts_sleeptime();
 8021e9e:	f7ff ffc9 	bl	8021e34 <sys_timeouts_sleeptime>
 8021ea2:	60f8      	str	r0, [r7, #12]
  if (sleeptime == 0 || sys_arch_mbox_fetch(mbox, msg, sleeptime) == SYS_ARCH_TIMEOUT) {
 8021ea4:	68fb      	ldr	r3, [r7, #12]
 8021ea6:	2b00      	cmp	r3, #0
 8021ea8:	d008      	beq.n	8021ebc <sys_timeouts_mbox_fetch+0x3c>
 8021eaa:	68fa      	ldr	r2, [r7, #12]
 8021eac:	6839      	ldr	r1, [r7, #0]
 8021eae:	6878      	ldr	r0, [r7, #4]
 8021eb0:	f000 fbaf 	bl	8022612 <sys_arch_mbox_fetch>
 8021eb4:	4603      	mov	r3, r0
 8021eb6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8021eba:	d102      	bne.n	8021ec2 <sys_timeouts_mbox_fetch+0x42>
    /* If a SYS_ARCH_TIMEOUT value is returned, a timeout occurred
       before a message could be fetched. */
    sys_check_timeouts();
 8021ebc:	f7ff ff68 	bl	8021d90 <sys_check_timeouts>
    /* We try again to fetch a message from the mbox. */
    goto again;
 8021ec0:	e7e3      	b.n	8021e8a <sys_timeouts_mbox_fetch+0xa>
  }
}
 8021ec2:	3710      	adds	r7, #16
 8021ec4:	46bd      	mov	sp, r7
 8021ec6:	bd80      	pop	{r7, pc}
 8021ec8:	200040f8 	.word	0x200040f8

08021ecc <udp_init>:
/**
 * Initialize this module.
 */
void
udp_init(void)
{
 8021ecc:	b480      	push	{r7}
 8021ece:	af00      	add	r7, sp, #0
#if LWIP_RANDOMIZE_INITIAL_LOCAL_PORTS && defined(LWIP_RAND)
  udp_port = UDP_ENSURE_LOCAL_PORT_RANGE(LWIP_RAND());
#endif /* LWIP_RANDOMIZE_INITIAL_LOCAL_PORTS && defined(LWIP_RAND) */
}
 8021ed0:	bf00      	nop
 8021ed2:	46bd      	mov	sp, r7
 8021ed4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8021ed8:	4770      	bx	lr
	...

08021edc <udp_new_port>:
 *
 * @return a new (free) local UDP port number
 */
static u16_t
udp_new_port(void)
{
 8021edc:	b480      	push	{r7}
 8021ede:	b083      	sub	sp, #12
 8021ee0:	af00      	add	r7, sp, #0
  u16_t n = 0;
 8021ee2:	2300      	movs	r3, #0
 8021ee4:	80fb      	strh	r3, [r7, #6]
  struct udp_pcb *pcb;

again:
  if (udp_port++ == UDP_LOCAL_PORT_RANGE_END) {
 8021ee6:	4b17      	ldr	r3, [pc, #92]	; (8021f44 <udp_new_port+0x68>)
 8021ee8:	881b      	ldrh	r3, [r3, #0]
 8021eea:	1c5a      	adds	r2, r3, #1
 8021eec:	b291      	uxth	r1, r2
 8021eee:	4a15      	ldr	r2, [pc, #84]	; (8021f44 <udp_new_port+0x68>)
 8021ef0:	8011      	strh	r1, [r2, #0]
 8021ef2:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8021ef6:	4293      	cmp	r3, r2
 8021ef8:	d103      	bne.n	8021f02 <udp_new_port+0x26>
    udp_port = UDP_LOCAL_PORT_RANGE_START;
 8021efa:	4b12      	ldr	r3, [pc, #72]	; (8021f44 <udp_new_port+0x68>)
 8021efc:	f44f 4240 	mov.w	r2, #49152	; 0xc000
 8021f00:	801a      	strh	r2, [r3, #0]
  }
  /* Check all PCBs. */
  for (pcb = udp_pcbs; pcb != NULL; pcb = pcb->next) {
 8021f02:	4b11      	ldr	r3, [pc, #68]	; (8021f48 <udp_new_port+0x6c>)
 8021f04:	681b      	ldr	r3, [r3, #0]
 8021f06:	603b      	str	r3, [r7, #0]
 8021f08:	e011      	b.n	8021f2e <udp_new_port+0x52>
    if (pcb->local_port == udp_port) {
 8021f0a:	683b      	ldr	r3, [r7, #0]
 8021f0c:	8a5a      	ldrh	r2, [r3, #18]
 8021f0e:	4b0d      	ldr	r3, [pc, #52]	; (8021f44 <udp_new_port+0x68>)
 8021f10:	881b      	ldrh	r3, [r3, #0]
 8021f12:	429a      	cmp	r2, r3
 8021f14:	d108      	bne.n	8021f28 <udp_new_port+0x4c>
      if (++n > (UDP_LOCAL_PORT_RANGE_END - UDP_LOCAL_PORT_RANGE_START)) {
 8021f16:	88fb      	ldrh	r3, [r7, #6]
 8021f18:	3301      	adds	r3, #1
 8021f1a:	80fb      	strh	r3, [r7, #6]
 8021f1c:	88fb      	ldrh	r3, [r7, #6]
 8021f1e:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8021f22:	d3e0      	bcc.n	8021ee6 <udp_new_port+0xa>
        return 0;
 8021f24:	2300      	movs	r3, #0
 8021f26:	e007      	b.n	8021f38 <udp_new_port+0x5c>
  for (pcb = udp_pcbs; pcb != NULL; pcb = pcb->next) {
 8021f28:	683b      	ldr	r3, [r7, #0]
 8021f2a:	68db      	ldr	r3, [r3, #12]
 8021f2c:	603b      	str	r3, [r7, #0]
 8021f2e:	683b      	ldr	r3, [r7, #0]
 8021f30:	2b00      	cmp	r3, #0
 8021f32:	d1ea      	bne.n	8021f0a <udp_new_port+0x2e>
      }
      goto again;
    }
  }
  return udp_port;
 8021f34:	4b03      	ldr	r3, [pc, #12]	; (8021f44 <udp_new_port+0x68>)
 8021f36:	881b      	ldrh	r3, [r3, #0]
}
 8021f38:	4618      	mov	r0, r3
 8021f3a:	370c      	adds	r7, #12
 8021f3c:	46bd      	mov	sp, r7
 8021f3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8021f42:	4770      	bx	lr
 8021f44:	20000010 	.word	0x20000010
 8021f48:	20008ab8 	.word	0x20008ab8

08021f4c <udp_input_local_match>:
 * @param broadcast 1 if his is an IPv4 broadcast (global or subnet-only), 0 otherwise (only used for IPv4)
 * @return 1 on match, 0 otherwise
 */
static u8_t
udp_input_local_match(struct udp_pcb *pcb, struct netif *inp, u8_t broadcast)
{
 8021f4c:	b480      	push	{r7}
 8021f4e:	b085      	sub	sp, #20
 8021f50:	af00      	add	r7, sp, #0
 8021f52:	60f8      	str	r0, [r7, #12]
 8021f54:	60b9      	str	r1, [r7, #8]
 8021f56:	4613      	mov	r3, r2
 8021f58:	71fb      	strb	r3, [r7, #7]
  /* Only need to check PCB if incoming IP version matches PCB IP version */
  if (IP_ADDR_PCB_VERSION_MATCH_EXACT(pcb, ip_current_dest_addr())) {
#if LWIP_IPV4
    /* Special case: IPv4 broadcast: all or broadcasts in my subnet
     * Note: broadcast variable can only be 1 if it is an IPv4 broadcast */
    if (broadcast != 0) {
 8021f5a:	79fb      	ldrb	r3, [r7, #7]
 8021f5c:	2b00      	cmp	r3, #0
 8021f5e:	d018      	beq.n	8021f92 <udp_input_local_match+0x46>
#if IP_SOF_BROADCAST_RECV
      if (ip_get_option(pcb, SOF_BROADCAST))
#endif /* IP_SOF_BROADCAST_RECV */
      {
        if (ip4_addr_isany(ip_2_ip4(&pcb->local_ip)) ||
 8021f60:	68fb      	ldr	r3, [r7, #12]
 8021f62:	2b00      	cmp	r3, #0
 8021f64:	d013      	beq.n	8021f8e <udp_input_local_match+0x42>
 8021f66:	68fb      	ldr	r3, [r7, #12]
 8021f68:	681b      	ldr	r3, [r3, #0]
 8021f6a:	2b00      	cmp	r3, #0
 8021f6c:	d00f      	beq.n	8021f8e <udp_input_local_match+0x42>
          ((ip4_current_dest_addr()->addr == IPADDR_BROADCAST)) ||
 8021f6e:	4b14      	ldr	r3, [pc, #80]	; (8021fc0 <udp_input_local_match+0x74>)
 8021f70:	695b      	ldr	r3, [r3, #20]
        if (ip4_addr_isany(ip_2_ip4(&pcb->local_ip)) ||
 8021f72:	f1b3 3fff 	cmp.w	r3, #4294967295
 8021f76:	d00a      	beq.n	8021f8e <udp_input_local_match+0x42>
           ip4_addr_netcmp(ip_2_ip4(&pcb->local_ip), ip4_current_dest_addr(), netif_ip4_netmask(inp))) {
 8021f78:	68fb      	ldr	r3, [r7, #12]
 8021f7a:	681a      	ldr	r2, [r3, #0]
 8021f7c:	4b10      	ldr	r3, [pc, #64]	; (8021fc0 <udp_input_local_match+0x74>)
 8021f7e:	695b      	ldr	r3, [r3, #20]
 8021f80:	405a      	eors	r2, r3
 8021f82:	68bb      	ldr	r3, [r7, #8]
 8021f84:	3308      	adds	r3, #8
 8021f86:	681b      	ldr	r3, [r3, #0]
 8021f88:	4013      	ands	r3, r2
          ((ip4_current_dest_addr()->addr == IPADDR_BROADCAST)) ||
 8021f8a:	2b00      	cmp	r3, #0
 8021f8c:	d110      	bne.n	8021fb0 <udp_input_local_match+0x64>
          return 1;
 8021f8e:	2301      	movs	r3, #1
 8021f90:	e00f      	b.n	8021fb2 <udp_input_local_match+0x66>
        }
      }
    } else
#endif /* LWIP_IPV4 */
    /* Handle IPv4 and IPv6: all or exact match */
    if (ip_addr_isany(&pcb->local_ip) || ip_addr_cmp(&pcb->local_ip, ip_current_dest_addr())) {
 8021f92:	68fb      	ldr	r3, [r7, #12]
 8021f94:	2b00      	cmp	r3, #0
 8021f96:	d009      	beq.n	8021fac <udp_input_local_match+0x60>
 8021f98:	68fb      	ldr	r3, [r7, #12]
 8021f9a:	681b      	ldr	r3, [r3, #0]
 8021f9c:	2b00      	cmp	r3, #0
 8021f9e:	d005      	beq.n	8021fac <udp_input_local_match+0x60>
 8021fa0:	68fb      	ldr	r3, [r7, #12]
 8021fa2:	681a      	ldr	r2, [r3, #0]
 8021fa4:	4b06      	ldr	r3, [pc, #24]	; (8021fc0 <udp_input_local_match+0x74>)
 8021fa6:	695b      	ldr	r3, [r3, #20]
 8021fa8:	429a      	cmp	r2, r3
 8021faa:	d101      	bne.n	8021fb0 <udp_input_local_match+0x64>
      return 1;
 8021fac:	2301      	movs	r3, #1
 8021fae:	e000      	b.n	8021fb2 <udp_input_local_match+0x66>
    }
  }

  return 0;
 8021fb0:	2300      	movs	r3, #0
}
 8021fb2:	4618      	mov	r0, r3
 8021fb4:	3714      	adds	r7, #20
 8021fb6:	46bd      	mov	sp, r7
 8021fb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8021fbc:	4770      	bx	lr
 8021fbe:	bf00      	nop
 8021fc0:	20004478 	.word	0x20004478

08021fc4 <udp_input>:
 * @param inp network interface on which the datagram was received.
 *
 */
void
udp_input(struct pbuf *p, struct netif *inp)
{
 8021fc4:	b590      	push	{r4, r7, lr}
 8021fc6:	b08d      	sub	sp, #52	; 0x34
 8021fc8:	af02      	add	r7, sp, #8
 8021fca:	6078      	str	r0, [r7, #4]
 8021fcc:	6039      	str	r1, [r7, #0]
  struct udp_hdr *udphdr;
  struct udp_pcb *pcb, *prev;
  struct udp_pcb *uncon_pcb;
  u16_t src, dest;
  u8_t broadcast;
  u8_t for_us = 0;
 8021fce:	2300      	movs	r3, #0
 8021fd0:	76fb      	strb	r3, [r7, #27]
  PERF_START;

  UDP_STATS_INC(udp.recv);

  /* Check minimum length (UDP header) */
  if (p->len < UDP_HLEN) {
 8021fd2:	687b      	ldr	r3, [r7, #4]
 8021fd4:	895b      	ldrh	r3, [r3, #10]
 8021fd6:	2b07      	cmp	r3, #7
 8021fd8:	d803      	bhi.n	8021fe2 <udp_input+0x1e>
    LWIP_DEBUGF(UDP_DEBUG,
                ("udp_input: short UDP datagram (%"U16_F" bytes) discarded\n", p->tot_len));
    UDP_STATS_INC(udp.lenerr);
    UDP_STATS_INC(udp.drop);
    MIB2_STATS_INC(mib2.udpinerrors);
    pbuf_free(p);
 8021fda:	6878      	ldr	r0, [r7, #4]
 8021fdc:	f7fa f94c 	bl	801c278 <pbuf_free>
    goto end;
 8021fe0:	e0c6      	b.n	8022170 <udp_input+0x1ac>
  }

  udphdr = (struct udp_hdr *)p->payload;
 8021fe2:	687b      	ldr	r3, [r7, #4]
 8021fe4:	685b      	ldr	r3, [r3, #4]
 8021fe6:	617b      	str	r3, [r7, #20]

  /* is broadcast packet ? */
  broadcast = ip_addr_isbroadcast(ip_current_dest_addr(), ip_current_netif());
 8021fe8:	4b63      	ldr	r3, [pc, #396]	; (8022178 <udp_input+0x1b4>)
 8021fea:	695a      	ldr	r2, [r3, #20]
 8021fec:	4b62      	ldr	r3, [pc, #392]	; (8022178 <udp_input+0x1b4>)
 8021fee:	681b      	ldr	r3, [r3, #0]
 8021ff0:	4619      	mov	r1, r3
 8021ff2:	4610      	mov	r0, r2
 8021ff4:	f7f8 f808 	bl	801a008 <ip4_addr_isbroadcast_u32>
 8021ff8:	4603      	mov	r3, r0
 8021ffa:	74fb      	strb	r3, [r7, #19]

  LWIP_DEBUGF(UDP_DEBUG, ("udp_input: received datagram of length %"U16_F"\n", p->tot_len));

  /* convert src and dest ports to host byte order */
  src = lwip_ntohs(udphdr->src);
 8021ffc:	697b      	ldr	r3, [r7, #20]
 8021ffe:	881b      	ldrh	r3, [r3, #0]
 8022000:	b29b      	uxth	r3, r3
 8022002:	4618      	mov	r0, r3
 8022004:	f7f6 fca8 	bl	8018958 <lwip_htons>
 8022008:	4603      	mov	r3, r0
 802200a:	823b      	strh	r3, [r7, #16]
  dest = lwip_ntohs(udphdr->dest);
 802200c:	697b      	ldr	r3, [r7, #20]
 802200e:	885b      	ldrh	r3, [r3, #2]
 8022010:	b29b      	uxth	r3, r3
 8022012:	4618      	mov	r0, r3
 8022014:	f7f6 fca0 	bl	8018958 <lwip_htons>
 8022018:	4603      	mov	r3, r0
 802201a:	81fb      	strh	r3, [r7, #14]
  ip_addr_debug_print(UDP_DEBUG, ip_current_dest_addr());
  LWIP_DEBUGF(UDP_DEBUG, (", %"U16_F") <-- (", lwip_ntohs(udphdr->dest)));
  ip_addr_debug_print(UDP_DEBUG, ip_current_src_addr());
  LWIP_DEBUGF(UDP_DEBUG, (", %"U16_F")\n", lwip_ntohs(udphdr->src)));

  pcb = NULL;
 802201c:	2300      	movs	r3, #0
 802201e:	627b      	str	r3, [r7, #36]	; 0x24
  prev = NULL;
 8022020:	2300      	movs	r3, #0
 8022022:	623b      	str	r3, [r7, #32]
  uncon_pcb = NULL;
 8022024:	2300      	movs	r3, #0
 8022026:	61fb      	str	r3, [r7, #28]
  /* Iterate through the UDP pcb list for a matching pcb.
   * 'Perfect match' pcbs (connected to the remote port & ip address) are
   * preferred. If no perfect match is found, the first unconnected pcb that
   * matches the local port and ip address gets the datagram. */
  for (pcb = udp_pcbs; pcb != NULL; pcb = pcb->next) {
 8022028:	4b54      	ldr	r3, [pc, #336]	; (802217c <udp_input+0x1b8>)
 802202a:	681b      	ldr	r3, [r3, #0]
 802202c:	627b      	str	r3, [r7, #36]	; 0x24
 802202e:	e03b      	b.n	80220a8 <udp_input+0xe4>
    LWIP_DEBUGF(UDP_DEBUG, (", %"U16_F") <-- (", pcb->local_port));
    ip_addr_debug_print(UDP_DEBUG, &pcb->remote_ip);
    LWIP_DEBUGF(UDP_DEBUG, (", %"U16_F")\n", pcb->remote_port));

    /* compare PCB local addr+port to UDP destination addr+port */
    if ((pcb->local_port == dest) &&
 8022030:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8022032:	8a5b      	ldrh	r3, [r3, #18]
 8022034:	89fa      	ldrh	r2, [r7, #14]
 8022036:	429a      	cmp	r2, r3
 8022038:	d131      	bne.n	802209e <udp_input+0xda>
        (udp_input_local_match(pcb, inp, broadcast) != 0)) {
 802203a:	7cfb      	ldrb	r3, [r7, #19]
 802203c:	461a      	mov	r2, r3
 802203e:	6839      	ldr	r1, [r7, #0]
 8022040:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8022042:	f7ff ff83 	bl	8021f4c <udp_input_local_match>
 8022046:	4603      	mov	r3, r0
    if ((pcb->local_port == dest) &&
 8022048:	2b00      	cmp	r3, #0
 802204a:	d028      	beq.n	802209e <udp_input+0xda>
      if (((pcb->flags & UDP_FLAGS_CONNECTED) == 0) &&
 802204c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 802204e:	7c1b      	ldrb	r3, [r3, #16]
 8022050:	f003 0304 	and.w	r3, r3, #4
 8022054:	2b00      	cmp	r3, #0
 8022056:	d104      	bne.n	8022062 <udp_input+0x9e>
 8022058:	69fb      	ldr	r3, [r7, #28]
 802205a:	2b00      	cmp	r3, #0
 802205c:	d101      	bne.n	8022062 <udp_input+0x9e>
          /* prefer specific IPs over cath-all */
          || !ip_addr_isany(&pcb->local_ip)
#endif /* SO_REUSE */
          )) {
        /* the first unconnected matching PCB */
        uncon_pcb = pcb;
 802205e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8022060:	61fb      	str	r3, [r7, #28]
      }

      /* compare PCB remote addr+port to UDP source addr+port */
      if ((pcb->remote_port == src) &&
 8022062:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8022064:	8a9b      	ldrh	r3, [r3, #20]
 8022066:	8a3a      	ldrh	r2, [r7, #16]
 8022068:	429a      	cmp	r2, r3
 802206a:	d118      	bne.n	802209e <udp_input+0xda>
          (ip_addr_isany_val(pcb->remote_ip) ||
 802206c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 802206e:	685b      	ldr	r3, [r3, #4]
      if ((pcb->remote_port == src) &&
 8022070:	2b00      	cmp	r3, #0
 8022072:	d005      	beq.n	8022080 <udp_input+0xbc>
          ip_addr_cmp(&pcb->remote_ip, ip_current_src_addr()))) {
 8022074:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8022076:	685a      	ldr	r2, [r3, #4]
 8022078:	4b3f      	ldr	r3, [pc, #252]	; (8022178 <udp_input+0x1b4>)
 802207a:	691b      	ldr	r3, [r3, #16]
          (ip_addr_isany_val(pcb->remote_ip) ||
 802207c:	429a      	cmp	r2, r3
 802207e:	d10e      	bne.n	802209e <udp_input+0xda>
        /* the first fully matching PCB */
        if (prev != NULL) {
 8022080:	6a3b      	ldr	r3, [r7, #32]
 8022082:	2b00      	cmp	r3, #0
 8022084:	d014      	beq.n	80220b0 <udp_input+0xec>
          /* move the pcb to the front of udp_pcbs so that is
             found faster next time */
          prev->next = pcb->next;
 8022086:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8022088:	68da      	ldr	r2, [r3, #12]
 802208a:	6a3b      	ldr	r3, [r7, #32]
 802208c:	60da      	str	r2, [r3, #12]
          pcb->next = udp_pcbs;
 802208e:	4b3b      	ldr	r3, [pc, #236]	; (802217c <udp_input+0x1b8>)
 8022090:	681a      	ldr	r2, [r3, #0]
 8022092:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8022094:	60da      	str	r2, [r3, #12]
          udp_pcbs = pcb;
 8022096:	4a39      	ldr	r2, [pc, #228]	; (802217c <udp_input+0x1b8>)
 8022098:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 802209a:	6013      	str	r3, [r2, #0]
        } else {
          UDP_STATS_INC(udp.cachehit);
        }
        break;
 802209c:	e008      	b.n	80220b0 <udp_input+0xec>
      }
    }

    prev = pcb;
 802209e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80220a0:	623b      	str	r3, [r7, #32]
  for (pcb = udp_pcbs; pcb != NULL; pcb = pcb->next) {
 80220a2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80220a4:	68db      	ldr	r3, [r3, #12]
 80220a6:	627b      	str	r3, [r7, #36]	; 0x24
 80220a8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80220aa:	2b00      	cmp	r3, #0
 80220ac:	d1c0      	bne.n	8022030 <udp_input+0x6c>
 80220ae:	e000      	b.n	80220b2 <udp_input+0xee>
        break;
 80220b0:	bf00      	nop
  }
  /* no fully matching pcb found? then look for an unconnected pcb */
  if (pcb == NULL) {
 80220b2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80220b4:	2b00      	cmp	r3, #0
 80220b6:	d101      	bne.n	80220bc <udp_input+0xf8>
    pcb = uncon_pcb;
 80220b8:	69fb      	ldr	r3, [r7, #28]
 80220ba:	627b      	str	r3, [r7, #36]	; 0x24
  }

  /* Check checksum if this is a match or if it was directed at us. */
  if (pcb != NULL) {
 80220bc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80220be:	2b00      	cmp	r3, #0
 80220c0:	d002      	beq.n	80220c8 <udp_input+0x104>
    for_us = 1;
 80220c2:	2301      	movs	r3, #1
 80220c4:	76fb      	strb	r3, [r7, #27]
 80220c6:	e00a      	b.n	80220de <udp_input+0x11a>
      for_us = netif_get_ip6_addr_match(inp, ip6_current_dest_addr()) >= 0;
    }
#endif /* LWIP_IPV6 */
#if LWIP_IPV4
    if (!ip_current_is_v6()) {
      for_us = ip4_addr_cmp(netif_ip4_addr(inp), ip4_current_dest_addr());
 80220c8:	683b      	ldr	r3, [r7, #0]
 80220ca:	3304      	adds	r3, #4
 80220cc:	681a      	ldr	r2, [r3, #0]
 80220ce:	4b2a      	ldr	r3, [pc, #168]	; (8022178 <udp_input+0x1b4>)
 80220d0:	695b      	ldr	r3, [r3, #20]
 80220d2:	429a      	cmp	r2, r3
 80220d4:	bf0c      	ite	eq
 80220d6:	2301      	moveq	r3, #1
 80220d8:	2300      	movne	r3, #0
 80220da:	b2db      	uxtb	r3, r3
 80220dc:	76fb      	strb	r3, [r7, #27]
    }
#endif /* LWIP_IPV4 */
  }

  if (for_us) {
 80220de:	7efb      	ldrb	r3, [r7, #27]
 80220e0:	2b00      	cmp	r3, #0
 80220e2:	d042      	beq.n	802216a <udp_input+0x1a6>
          }
        }
      }
    }
#endif /* CHECKSUM_CHECK_UDP */
    if (pbuf_header(p, -UDP_HLEN)) {
 80220e4:	f06f 0107 	mvn.w	r1, #7
 80220e8:	6878      	ldr	r0, [r7, #4]
 80220ea:	f7fa f8a1 	bl	801c230 <pbuf_header>
 80220ee:	4603      	mov	r3, r0
 80220f0:	2b00      	cmp	r3, #0
 80220f2:	d00a      	beq.n	802210a <udp_input+0x146>
      /* Can we cope with this failing? Just assert for now */
      LWIP_ASSERT("pbuf_header failed\n", 0);
 80220f4:	4b22      	ldr	r3, [pc, #136]	; (8022180 <udp_input+0x1bc>)
 80220f6:	f240 1255 	movw	r2, #341	; 0x155
 80220fa:	4922      	ldr	r1, [pc, #136]	; (8022184 <udp_input+0x1c0>)
 80220fc:	4822      	ldr	r0, [pc, #136]	; (8022188 <udp_input+0x1c4>)
 80220fe:	f002 fa1b 	bl	8024538 <iprintf>
      UDP_STATS_INC(udp.drop);
      MIB2_STATS_INC(mib2.udpinerrors);
      pbuf_free(p);
 8022102:	6878      	ldr	r0, [r7, #4]
 8022104:	f7fa f8b8 	bl	801c278 <pbuf_free>
      goto end;
 8022108:	e032      	b.n	8022170 <udp_input+0x1ac>
    }

    if (pcb != NULL) {
 802210a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 802210c:	2b00      	cmp	r3, #0
 802210e:	d012      	beq.n	8022136 <udp_input+0x172>
          pbuf_header(p, -hdrs_len);
        }
      }
#endif /* SO_REUSE && SO_REUSE_RXTOALL */
      /* callback */
      if (pcb->recv != NULL) {
 8022110:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8022112:	699b      	ldr	r3, [r3, #24]
 8022114:	2b00      	cmp	r3, #0
 8022116:	d00a      	beq.n	802212e <udp_input+0x16a>
        /* now the recv function is responsible for freeing p */
        pcb->recv(pcb->recv_arg, pcb, p, ip_current_src_addr(), src);
 8022118:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 802211a:	699c      	ldr	r4, [r3, #24]
 802211c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 802211e:	69d8      	ldr	r0, [r3, #28]
 8022120:	8a3b      	ldrh	r3, [r7, #16]
 8022122:	9300      	str	r3, [sp, #0]
 8022124:	4b19      	ldr	r3, [pc, #100]	; (802218c <udp_input+0x1c8>)
 8022126:	687a      	ldr	r2, [r7, #4]
 8022128:	6a79      	ldr	r1, [r7, #36]	; 0x24
 802212a:	47a0      	blx	r4
  } else {
    pbuf_free(p);
  }
end:
  PERF_STOP("udp_input");
  return;
 802212c:	e021      	b.n	8022172 <udp_input+0x1ae>
        pbuf_free(p);
 802212e:	6878      	ldr	r0, [r7, #4]
 8022130:	f7fa f8a2 	bl	801c278 <pbuf_free>
        goto end;
 8022134:	e01c      	b.n	8022170 <udp_input+0x1ac>
      if (!broadcast && !ip_addr_ismulticast(ip_current_dest_addr())) {
 8022136:	7cfb      	ldrb	r3, [r7, #19]
 8022138:	2b00      	cmp	r3, #0
 802213a:	d112      	bne.n	8022162 <udp_input+0x19e>
 802213c:	4b0e      	ldr	r3, [pc, #56]	; (8022178 <udp_input+0x1b4>)
 802213e:	695b      	ldr	r3, [r3, #20]
 8022140:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8022144:	2be0      	cmp	r3, #224	; 0xe0
 8022146:	d00c      	beq.n	8022162 <udp_input+0x19e>
        pbuf_header_force(p, (s16_t)(ip_current_header_tot_len() + UDP_HLEN));
 8022148:	4b0b      	ldr	r3, [pc, #44]	; (8022178 <udp_input+0x1b4>)
 802214a:	899b      	ldrh	r3, [r3, #12]
 802214c:	3308      	adds	r3, #8
 802214e:	b29b      	uxth	r3, r3
 8022150:	b21b      	sxth	r3, r3
 8022152:	4619      	mov	r1, r3
 8022154:	6878      	ldr	r0, [r7, #4]
 8022156:	f7fa f87d 	bl	801c254 <pbuf_header_force>
        icmp_port_unreach(ip_current_is_v6(), p);
 802215a:	2103      	movs	r1, #3
 802215c:	6878      	ldr	r0, [r7, #4]
 802215e:	f7f7 fc55 	bl	8019a0c <icmp_dest_unreach>
      pbuf_free(p);
 8022162:	6878      	ldr	r0, [r7, #4]
 8022164:	f7fa f888 	bl	801c278 <pbuf_free>
  return;
 8022168:	e003      	b.n	8022172 <udp_input+0x1ae>
    pbuf_free(p);
 802216a:	6878      	ldr	r0, [r7, #4]
 802216c:	f7fa f884 	bl	801c278 <pbuf_free>
  return;
 8022170:	bf00      	nop
  UDP_STATS_INC(udp.drop);
  MIB2_STATS_INC(mib2.udpinerrors);
  pbuf_free(p);
  PERF_STOP("udp_input");
#endif /* CHECKSUM_CHECK_UDP */
}
 8022172:	372c      	adds	r7, #44	; 0x2c
 8022174:	46bd      	mov	sp, r7
 8022176:	bd90      	pop	{r4, r7, pc}
 8022178:	20004478 	.word	0x20004478
 802217c:	20008ab8 	.word	0x20008ab8
 8022180:	080274b8 	.word	0x080274b8
 8022184:	080274e8 	.word	0x080274e8
 8022188:	080274fc 	.word	0x080274fc
 802218c:	20004488 	.word	0x20004488

08022190 <udp_bind>:
 *
 * @see udp_disconnect()
 */
err_t
udp_bind(struct udp_pcb *pcb, const ip_addr_t *ipaddr, u16_t port)
{
 8022190:	b580      	push	{r7, lr}
 8022192:	b086      	sub	sp, #24
 8022194:	af00      	add	r7, sp, #0
 8022196:	60f8      	str	r0, [r7, #12]
 8022198:	60b9      	str	r1, [r7, #8]
 802219a:	4613      	mov	r3, r2
 802219c:	80fb      	strh	r3, [r7, #6]
  struct udp_pcb *ipcb;
  u8_t rebind;

#if LWIP_IPV4
  /* Don't propagate NULL pointer (IPv4 ANY) to subsequent functions */
  if (ipaddr == NULL) {
 802219e:	68bb      	ldr	r3, [r7, #8]
 80221a0:	2b00      	cmp	r3, #0
 80221a2:	d101      	bne.n	80221a8 <udp_bind+0x18>
    ipaddr = IP4_ADDR_ANY;
 80221a4:	4b30      	ldr	r3, [pc, #192]	; (8022268 <udp_bind+0xd8>)
 80221a6:	60bb      	str	r3, [r7, #8]
  }
#endif /* LWIP_IPV4 */

  /* still need to check for ipaddr == NULL in IPv6 only case */
  if ((pcb == NULL) || (ipaddr == NULL)) {
 80221a8:	68fb      	ldr	r3, [r7, #12]
 80221aa:	2b00      	cmp	r3, #0
 80221ac:	d002      	beq.n	80221b4 <udp_bind+0x24>
 80221ae:	68bb      	ldr	r3, [r7, #8]
 80221b0:	2b00      	cmp	r3, #0
 80221b2:	d102      	bne.n	80221ba <udp_bind+0x2a>
    return ERR_VAL;
 80221b4:	f06f 0305 	mvn.w	r3, #5
 80221b8:	e052      	b.n	8022260 <udp_bind+0xd0>

  LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_TRACE, ("udp_bind(ipaddr = "));
  ip_addr_debug_print(UDP_DEBUG | LWIP_DBG_TRACE, ipaddr);
  LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_TRACE, (", port = %"U16_F")\n", port));

  rebind = 0;
 80221ba:	2300      	movs	r3, #0
 80221bc:	74fb      	strb	r3, [r7, #19]
  /* Check for double bind and rebind of the same pcb */
  for (ipcb = udp_pcbs; ipcb != NULL; ipcb = ipcb->next) {
 80221be:	4b2b      	ldr	r3, [pc, #172]	; (802226c <udp_bind+0xdc>)
 80221c0:	681b      	ldr	r3, [r3, #0]
 80221c2:	617b      	str	r3, [r7, #20]
 80221c4:	e009      	b.n	80221da <udp_bind+0x4a>
    /* is this UDP PCB already on active list? */
    if (pcb == ipcb) {
 80221c6:	68fa      	ldr	r2, [r7, #12]
 80221c8:	697b      	ldr	r3, [r7, #20]
 80221ca:	429a      	cmp	r2, r3
 80221cc:	d102      	bne.n	80221d4 <udp_bind+0x44>
      rebind = 1;
 80221ce:	2301      	movs	r3, #1
 80221d0:	74fb      	strb	r3, [r7, #19]
      break;
 80221d2:	e005      	b.n	80221e0 <udp_bind+0x50>
  for (ipcb = udp_pcbs; ipcb != NULL; ipcb = ipcb->next) {
 80221d4:	697b      	ldr	r3, [r7, #20]
 80221d6:	68db      	ldr	r3, [r3, #12]
 80221d8:	617b      	str	r3, [r7, #20]
 80221da:	697b      	ldr	r3, [r7, #20]
 80221dc:	2b00      	cmp	r3, #0
 80221de:	d1f2      	bne.n	80221c6 <udp_bind+0x36>
    }
  }

  /* no port specified? */
  if (port == 0) {
 80221e0:	88fb      	ldrh	r3, [r7, #6]
 80221e2:	2b00      	cmp	r3, #0
 80221e4:	d109      	bne.n	80221fa <udp_bind+0x6a>
    port = udp_new_port();
 80221e6:	f7ff fe79 	bl	8021edc <udp_new_port>
 80221ea:	4603      	mov	r3, r0
 80221ec:	80fb      	strh	r3, [r7, #6]
    if (port == 0) {
 80221ee:	88fb      	ldrh	r3, [r7, #6]
 80221f0:	2b00      	cmp	r3, #0
 80221f2:	d11e      	bne.n	8022232 <udp_bind+0xa2>
      /* no more ports available in local range */
      LWIP_DEBUGF(UDP_DEBUG, ("udp_bind: out of free UDP ports\n"));
      return ERR_USE;
 80221f4:	f06f 0307 	mvn.w	r3, #7
 80221f8:	e032      	b.n	8022260 <udp_bind+0xd0>
    }
  } else {
    for (ipcb = udp_pcbs; ipcb != NULL; ipcb = ipcb->next) {
 80221fa:	4b1c      	ldr	r3, [pc, #112]	; (802226c <udp_bind+0xdc>)
 80221fc:	681b      	ldr	r3, [r3, #0]
 80221fe:	617b      	str	r3, [r7, #20]
 8022200:	e014      	b.n	802222c <udp_bind+0x9c>
      if (pcb != ipcb) {
 8022202:	68fa      	ldr	r2, [r7, #12]
 8022204:	697b      	ldr	r3, [r7, #20]
 8022206:	429a      	cmp	r2, r3
 8022208:	d00d      	beq.n	8022226 <udp_bind+0x96>
        if (!ip_get_option(pcb, SOF_REUSEADDR) ||
            !ip_get_option(ipcb, SOF_REUSEADDR))
#endif /* SO_REUSE */
        {
          /* port matches that of PCB in list and REUSEADDR not set -> reject */
          if ((ipcb->local_port == port) &&
 802220a:	697b      	ldr	r3, [r7, #20]
 802220c:	8a5b      	ldrh	r3, [r3, #18]
 802220e:	88fa      	ldrh	r2, [r7, #6]
 8022210:	429a      	cmp	r2, r3
 8022212:	d108      	bne.n	8022226 <udp_bind+0x96>
              /* IP address matches? */
              ip_addr_cmp(&ipcb->local_ip, ipaddr)) {
 8022214:	697b      	ldr	r3, [r7, #20]
 8022216:	681a      	ldr	r2, [r3, #0]
 8022218:	68bb      	ldr	r3, [r7, #8]
 802221a:	681b      	ldr	r3, [r3, #0]
          if ((ipcb->local_port == port) &&
 802221c:	429a      	cmp	r2, r3
 802221e:	d102      	bne.n	8022226 <udp_bind+0x96>
            /* other PCB already binds to this local IP and port */
            LWIP_DEBUGF(UDP_DEBUG,
                        ("udp_bind: local port %"U16_F" already bound by another pcb\n", port));
            return ERR_USE;
 8022220:	f06f 0307 	mvn.w	r3, #7
 8022224:	e01c      	b.n	8022260 <udp_bind+0xd0>
    for (ipcb = udp_pcbs; ipcb != NULL; ipcb = ipcb->next) {
 8022226:	697b      	ldr	r3, [r7, #20]
 8022228:	68db      	ldr	r3, [r3, #12]
 802222a:	617b      	str	r3, [r7, #20]
 802222c:	697b      	ldr	r3, [r7, #20]
 802222e:	2b00      	cmp	r3, #0
 8022230:	d1e7      	bne.n	8022202 <udp_bind+0x72>
        }
      }
    }
  }

  ip_addr_set_ipaddr(&pcb->local_ip, ipaddr);
 8022232:	68bb      	ldr	r3, [r7, #8]
 8022234:	2b00      	cmp	r3, #0
 8022236:	d002      	beq.n	802223e <udp_bind+0xae>
 8022238:	68bb      	ldr	r3, [r7, #8]
 802223a:	681b      	ldr	r3, [r3, #0]
 802223c:	e000      	b.n	8022240 <udp_bind+0xb0>
 802223e:	2300      	movs	r3, #0
 8022240:	68fa      	ldr	r2, [r7, #12]
 8022242:	6013      	str	r3, [r2, #0]

  pcb->local_port = port;
 8022244:	68fb      	ldr	r3, [r7, #12]
 8022246:	88fa      	ldrh	r2, [r7, #6]
 8022248:	825a      	strh	r2, [r3, #18]
  mib2_udp_bind(pcb);
  /* pcb not active yet? */
  if (rebind == 0) {
 802224a:	7cfb      	ldrb	r3, [r7, #19]
 802224c:	2b00      	cmp	r3, #0
 802224e:	d106      	bne.n	802225e <udp_bind+0xce>
    /* place the PCB on the active list if not already there */
    pcb->next = udp_pcbs;
 8022250:	4b06      	ldr	r3, [pc, #24]	; (802226c <udp_bind+0xdc>)
 8022252:	681a      	ldr	r2, [r3, #0]
 8022254:	68fb      	ldr	r3, [r7, #12]
 8022256:	60da      	str	r2, [r3, #12]
    udp_pcbs = pcb;
 8022258:	4a04      	ldr	r2, [pc, #16]	; (802226c <udp_bind+0xdc>)
 802225a:	68fb      	ldr	r3, [r7, #12]
 802225c:	6013      	str	r3, [r2, #0]
  }
  LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, ("udp_bind: bound to "));
  ip_addr_debug_print(UDP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, &pcb->local_ip);
  LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, (", port %"U16_F")\n", pcb->local_port));
  return ERR_OK;
 802225e:	2300      	movs	r3, #0
}
 8022260:	4618      	mov	r0, r3
 8022262:	3718      	adds	r7, #24
 8022264:	46bd      	mov	sp, r7
 8022266:	bd80      	pop	{r7, pc}
 8022268:	08029b00 	.word	0x08029b00
 802226c:	20008ab8 	.word	0x20008ab8

08022270 <udp_recv>:
 * @param recv function pointer of the callback function
 * @param recv_arg additional argument to pass to the callback function
 */
void
udp_recv(struct udp_pcb *pcb, udp_recv_fn recv, void *recv_arg)
{
 8022270:	b480      	push	{r7}
 8022272:	b085      	sub	sp, #20
 8022274:	af00      	add	r7, sp, #0
 8022276:	60f8      	str	r0, [r7, #12]
 8022278:	60b9      	str	r1, [r7, #8]
 802227a:	607a      	str	r2, [r7, #4]
  /* remember recv() callback and user data */
  pcb->recv = recv;
 802227c:	68fb      	ldr	r3, [r7, #12]
 802227e:	68ba      	ldr	r2, [r7, #8]
 8022280:	619a      	str	r2, [r3, #24]
  pcb->recv_arg = recv_arg;
 8022282:	68fb      	ldr	r3, [r7, #12]
 8022284:	687a      	ldr	r2, [r7, #4]
 8022286:	61da      	str	r2, [r3, #28]
}
 8022288:	bf00      	nop
 802228a:	3714      	adds	r7, #20
 802228c:	46bd      	mov	sp, r7
 802228e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8022292:	4770      	bx	lr

08022294 <udp_remove>:
 *
 * @see udp_new()
 */
void
udp_remove(struct udp_pcb *pcb)
{
 8022294:	b580      	push	{r7, lr}
 8022296:	b084      	sub	sp, #16
 8022298:	af00      	add	r7, sp, #0
 802229a:	6078      	str	r0, [r7, #4]
  struct udp_pcb *pcb2;

  mib2_udp_unbind(pcb);
  /* pcb to be removed is first in list? */
  if (udp_pcbs == pcb) {
 802229c:	4b15      	ldr	r3, [pc, #84]	; (80222f4 <udp_remove+0x60>)
 802229e:	681a      	ldr	r2, [r3, #0]
 80222a0:	687b      	ldr	r3, [r7, #4]
 80222a2:	429a      	cmp	r2, r3
 80222a4:	d105      	bne.n	80222b2 <udp_remove+0x1e>
    /* make list start at 2nd pcb */
    udp_pcbs = udp_pcbs->next;
 80222a6:	4b13      	ldr	r3, [pc, #76]	; (80222f4 <udp_remove+0x60>)
 80222a8:	681b      	ldr	r3, [r3, #0]
 80222aa:	68db      	ldr	r3, [r3, #12]
 80222ac:	4a11      	ldr	r2, [pc, #68]	; (80222f4 <udp_remove+0x60>)
 80222ae:	6013      	str	r3, [r2, #0]
 80222b0:	e017      	b.n	80222e2 <udp_remove+0x4e>
    /* pcb not 1st in list */
  } else {
    for (pcb2 = udp_pcbs; pcb2 != NULL; pcb2 = pcb2->next) {
 80222b2:	4b10      	ldr	r3, [pc, #64]	; (80222f4 <udp_remove+0x60>)
 80222b4:	681b      	ldr	r3, [r3, #0]
 80222b6:	60fb      	str	r3, [r7, #12]
 80222b8:	e010      	b.n	80222dc <udp_remove+0x48>
      /* find pcb in udp_pcbs list */
      if (pcb2->next != NULL && pcb2->next == pcb) {
 80222ba:	68fb      	ldr	r3, [r7, #12]
 80222bc:	68db      	ldr	r3, [r3, #12]
 80222be:	2b00      	cmp	r3, #0
 80222c0:	d009      	beq.n	80222d6 <udp_remove+0x42>
 80222c2:	68fb      	ldr	r3, [r7, #12]
 80222c4:	68da      	ldr	r2, [r3, #12]
 80222c6:	687b      	ldr	r3, [r7, #4]
 80222c8:	429a      	cmp	r2, r3
 80222ca:	d104      	bne.n	80222d6 <udp_remove+0x42>
        /* remove pcb from list */
        pcb2->next = pcb->next;
 80222cc:	687b      	ldr	r3, [r7, #4]
 80222ce:	68da      	ldr	r2, [r3, #12]
 80222d0:	68fb      	ldr	r3, [r7, #12]
 80222d2:	60da      	str	r2, [r3, #12]
        break;
 80222d4:	e005      	b.n	80222e2 <udp_remove+0x4e>
    for (pcb2 = udp_pcbs; pcb2 != NULL; pcb2 = pcb2->next) {
 80222d6:	68fb      	ldr	r3, [r7, #12]
 80222d8:	68db      	ldr	r3, [r3, #12]
 80222da:	60fb      	str	r3, [r7, #12]
 80222dc:	68fb      	ldr	r3, [r7, #12]
 80222de:	2b00      	cmp	r3, #0
 80222e0:	d1eb      	bne.n	80222ba <udp_remove+0x26>
      }
    }
  }
  memp_free(MEMP_UDP_PCB, pcb);
 80222e2:	6879      	ldr	r1, [r7, #4]
 80222e4:	2000      	movs	r0, #0
 80222e6:	f7f9 fa6d 	bl	801b7c4 <memp_free>
}
 80222ea:	bf00      	nop
 80222ec:	3710      	adds	r7, #16
 80222ee:	46bd      	mov	sp, r7
 80222f0:	bd80      	pop	{r7, pc}
 80222f2:	bf00      	nop
 80222f4:	20008ab8 	.word	0x20008ab8

080222f8 <udp_new>:
 *
 * @see udp_remove()
 */
struct udp_pcb *
udp_new(void)
{
 80222f8:	b580      	push	{r7, lr}
 80222fa:	b082      	sub	sp, #8
 80222fc:	af00      	add	r7, sp, #0
  struct udp_pcb *pcb;
  pcb = (struct udp_pcb *)memp_malloc(MEMP_UDP_PCB);
 80222fe:	2000      	movs	r0, #0
 8022300:	f7f9 fa0e 	bl	801b720 <memp_malloc>
 8022304:	6078      	str	r0, [r7, #4]
  /* could allocate UDP PCB? */
  if (pcb != NULL) {
 8022306:	687b      	ldr	r3, [r7, #4]
 8022308:	2b00      	cmp	r3, #0
 802230a:	d007      	beq.n	802231c <udp_new+0x24>
    /* UDP Lite: by initializing to all zeroes, chksum_len is set to 0
     * which means checksum is generated over the whole datagram per default
     * (recommended as default by RFC 3828). */
    /* initialize PCB to all zeroes */
    memset(pcb, 0, sizeof(struct udp_pcb));
 802230c:	2220      	movs	r2, #32
 802230e:	2100      	movs	r1, #0
 8022310:	6878      	ldr	r0, [r7, #4]
 8022312:	f002 fcfd 	bl	8024d10 <memset>
    pcb->ttl = UDP_TTL;
 8022316:	687b      	ldr	r3, [r7, #4]
 8022318:	22ff      	movs	r2, #255	; 0xff
 802231a:	729a      	strb	r2, [r3, #10]
#if LWIP_MULTICAST_TX_OPTIONS
    udp_set_multicast_ttl(pcb, UDP_TTL);
#endif /* LWIP_MULTICAST_TX_OPTIONS */
  }
  return pcb;
 802231c:	687b      	ldr	r3, [r7, #4]
}
 802231e:	4618      	mov	r0, r3
 8022320:	3708      	adds	r7, #8
 8022322:	46bd      	mov	sp, r7
 8022324:	bd80      	pop	{r7, pc}

08022326 <udp_new_ip_type>:
 *
 * @see udp_remove()
 */
struct udp_pcb *
udp_new_ip_type(u8_t type)
{
 8022326:	b580      	push	{r7, lr}
 8022328:	b084      	sub	sp, #16
 802232a:	af00      	add	r7, sp, #0
 802232c:	4603      	mov	r3, r0
 802232e:	71fb      	strb	r3, [r7, #7]
  struct udp_pcb *pcb;
  pcb = udp_new();
 8022330:	f7ff ffe2 	bl	80222f8 <udp_new>
 8022334:	60f8      	str	r0, [r7, #12]
    IP_SET_TYPE_VAL(pcb->remote_ip, type);
  }
#else
  LWIP_UNUSED_ARG(type);
#endif /* LWIP_IPV4 && LWIP_IPV6 */
  return pcb;
 8022336:	68fb      	ldr	r3, [r7, #12]
}
 8022338:	4618      	mov	r0, r3
 802233a:	3710      	adds	r7, #16
 802233c:	46bd      	mov	sp, r7
 802233e:	bd80      	pop	{r7, pc}

08022340 <udp_netif_ip_addr_changed>:
 *
 * @param old_addr IP address of the netif before change
 * @param new_addr IP address of the netif after change
 */
void udp_netif_ip_addr_changed(const ip_addr_t* old_addr, const ip_addr_t* new_addr)
{
 8022340:	b480      	push	{r7}
 8022342:	b085      	sub	sp, #20
 8022344:	af00      	add	r7, sp, #0
 8022346:	6078      	str	r0, [r7, #4]
 8022348:	6039      	str	r1, [r7, #0]
  struct udp_pcb* upcb;

  if (!ip_addr_isany(old_addr) && !ip_addr_isany(new_addr)) {
 802234a:	687b      	ldr	r3, [r7, #4]
 802234c:	2b00      	cmp	r3, #0
 802234e:	d01e      	beq.n	802238e <udp_netif_ip_addr_changed+0x4e>
 8022350:	687b      	ldr	r3, [r7, #4]
 8022352:	681b      	ldr	r3, [r3, #0]
 8022354:	2b00      	cmp	r3, #0
 8022356:	d01a      	beq.n	802238e <udp_netif_ip_addr_changed+0x4e>
 8022358:	683b      	ldr	r3, [r7, #0]
 802235a:	2b00      	cmp	r3, #0
 802235c:	d017      	beq.n	802238e <udp_netif_ip_addr_changed+0x4e>
 802235e:	683b      	ldr	r3, [r7, #0]
 8022360:	681b      	ldr	r3, [r3, #0]
 8022362:	2b00      	cmp	r3, #0
 8022364:	d013      	beq.n	802238e <udp_netif_ip_addr_changed+0x4e>
    for (upcb = udp_pcbs; upcb != NULL; upcb = upcb->next) {
 8022366:	4b0d      	ldr	r3, [pc, #52]	; (802239c <udp_netif_ip_addr_changed+0x5c>)
 8022368:	681b      	ldr	r3, [r3, #0]
 802236a:	60fb      	str	r3, [r7, #12]
 802236c:	e00c      	b.n	8022388 <udp_netif_ip_addr_changed+0x48>
      /* PCB bound to current local interface address? */
      if (ip_addr_cmp(&upcb->local_ip, old_addr)) {
 802236e:	68fb      	ldr	r3, [r7, #12]
 8022370:	681a      	ldr	r2, [r3, #0]
 8022372:	687b      	ldr	r3, [r7, #4]
 8022374:	681b      	ldr	r3, [r3, #0]
 8022376:	429a      	cmp	r2, r3
 8022378:	d103      	bne.n	8022382 <udp_netif_ip_addr_changed+0x42>
        /* The PCB is bound to the old ipaddr and
         * is set to bound to the new one instead */
        ip_addr_copy(upcb->local_ip, *new_addr);
 802237a:	683b      	ldr	r3, [r7, #0]
 802237c:	681a      	ldr	r2, [r3, #0]
 802237e:	68fb      	ldr	r3, [r7, #12]
 8022380:	601a      	str	r2, [r3, #0]
    for (upcb = udp_pcbs; upcb != NULL; upcb = upcb->next) {
 8022382:	68fb      	ldr	r3, [r7, #12]
 8022384:	68db      	ldr	r3, [r3, #12]
 8022386:	60fb      	str	r3, [r7, #12]
 8022388:	68fb      	ldr	r3, [r7, #12]
 802238a:	2b00      	cmp	r3, #0
 802238c:	d1ef      	bne.n	802236e <udp_netif_ip_addr_changed+0x2e>
      }
    }
  }
}
 802238e:	bf00      	nop
 8022390:	3714      	adds	r7, #20
 8022392:	46bd      	mov	sp, r7
 8022394:	f85d 7b04 	ldr.w	r7, [sp], #4
 8022398:	4770      	bx	lr
 802239a:	bf00      	nop
 802239c:	20008ab8 	.word	0x20008ab8

080223a0 <ethernet_input>:
 * @see ETHARP_SUPPORT_VLAN
 * @see LWIP_HOOK_VLAN_CHECK
 */
err_t
ethernet_input(struct pbuf *p, struct netif *netif)
{
 80223a0:	b580      	push	{r7, lr}
 80223a2:	b086      	sub	sp, #24
 80223a4:	af00      	add	r7, sp, #0
 80223a6:	6078      	str	r0, [r7, #4]
 80223a8:	6039      	str	r1, [r7, #0]
  struct eth_hdr* ethhdr;
  u16_t type;
#if LWIP_ARP || ETHARP_SUPPORT_VLAN || LWIP_IPV6
  s16_t ip_hdr_offset = SIZEOF_ETH_HDR;
 80223aa:	230e      	movs	r3, #14
 80223ac:	82fb      	strh	r3, [r7, #22]
#endif /* LWIP_ARP || ETHARP_SUPPORT_VLAN */

  if (p->len <= SIZEOF_ETH_HDR) {
 80223ae:	687b      	ldr	r3, [r7, #4]
 80223b0:	895b      	ldrh	r3, [r3, #10]
 80223b2:	2b0e      	cmp	r3, #14
 80223b4:	d977      	bls.n	80224a6 <ethernet_input+0x106>
    MIB2_STATS_NETIF_INC(netif, ifinerrors);
    goto free_and_return;
  }

  /* points to packet payload, which starts with an Ethernet header */
  ethhdr = (struct eth_hdr *)p->payload;
 80223b6:	687b      	ldr	r3, [r7, #4]
 80223b8:	685b      	ldr	r3, [r3, #4]
 80223ba:	613b      	str	r3, [r7, #16]
     (unsigned)ethhdr->dest.addr[3], (unsigned)ethhdr->dest.addr[4], (unsigned)ethhdr->dest.addr[5],
     (unsigned)ethhdr->src.addr[0],  (unsigned)ethhdr->src.addr[1],  (unsigned)ethhdr->src.addr[2],
     (unsigned)ethhdr->src.addr[3],  (unsigned)ethhdr->src.addr[4],  (unsigned)ethhdr->src.addr[5],
     lwip_htons(ethhdr->type)));

  type = ethhdr->type;
 80223bc:	693b      	ldr	r3, [r7, #16]
 80223be:	7b1a      	ldrb	r2, [r3, #12]
 80223c0:	7b5b      	ldrb	r3, [r3, #13]
 80223c2:	021b      	lsls	r3, r3, #8
 80223c4:	4313      	orrs	r3, r2
 80223c6:	81fb      	strh	r3, [r7, #14]

#if LWIP_ARP_FILTER_NETIF
  netif = LWIP_ARP_FILTER_NETIF_FN(p, netif, lwip_htons(type));
#endif /* LWIP_ARP_FILTER_NETIF*/

  if (ethhdr->dest.addr[0] & 1) {
 80223c8:	693b      	ldr	r3, [r7, #16]
 80223ca:	781b      	ldrb	r3, [r3, #0]
 80223cc:	f003 0301 	and.w	r3, r3, #1
 80223d0:	2b00      	cmp	r3, #0
 80223d2:	d023      	beq.n	802241c <ethernet_input+0x7c>
    /* this might be a multicast or broadcast packet */
    if (ethhdr->dest.addr[0] == LL_IP4_MULTICAST_ADDR_0) {
 80223d4:	693b      	ldr	r3, [r7, #16]
 80223d6:	781b      	ldrb	r3, [r3, #0]
 80223d8:	2b01      	cmp	r3, #1
 80223da:	d10f      	bne.n	80223fc <ethernet_input+0x5c>
#if LWIP_IPV4
      if ((ethhdr->dest.addr[1] == LL_IP4_MULTICAST_ADDR_1) &&
 80223dc:	693b      	ldr	r3, [r7, #16]
 80223de:	785b      	ldrb	r3, [r3, #1]
 80223e0:	2b00      	cmp	r3, #0
 80223e2:	d11b      	bne.n	802241c <ethernet_input+0x7c>
          (ethhdr->dest.addr[2] == LL_IP4_MULTICAST_ADDR_2)) {
 80223e4:	693b      	ldr	r3, [r7, #16]
 80223e6:	789b      	ldrb	r3, [r3, #2]
      if ((ethhdr->dest.addr[1] == LL_IP4_MULTICAST_ADDR_1) &&
 80223e8:	2b5e      	cmp	r3, #94	; 0x5e
 80223ea:	d117      	bne.n	802241c <ethernet_input+0x7c>
        /* mark the pbuf as link-layer multicast */
        p->flags |= PBUF_FLAG_LLMCAST;
 80223ec:	687b      	ldr	r3, [r7, #4]
 80223ee:	7b5b      	ldrb	r3, [r3, #13]
 80223f0:	f043 0310 	orr.w	r3, r3, #16
 80223f4:	b2da      	uxtb	r2, r3
 80223f6:	687b      	ldr	r3, [r7, #4]
 80223f8:	735a      	strb	r2, [r3, #13]
 80223fa:	e00f      	b.n	802241c <ethernet_input+0x7c>
             (ethhdr->dest.addr[1] == LL_IP6_MULTICAST_ADDR_1)) {
        /* mark the pbuf as link-layer multicast */
        p->flags |= PBUF_FLAG_LLMCAST;
    }
#endif /* LWIP_IPV6 */
    else if (eth_addr_cmp(&ethhdr->dest, &ethbroadcast)) {
 80223fc:	693b      	ldr	r3, [r7, #16]
 80223fe:	2206      	movs	r2, #6
 8022400:	492f      	ldr	r1, [pc, #188]	; (80224c0 <ethernet_input+0x120>)
 8022402:	4618      	mov	r0, r3
 8022404:	f002 fc6a 	bl	8024cdc <memcmp>
 8022408:	4603      	mov	r3, r0
 802240a:	2b00      	cmp	r3, #0
 802240c:	d106      	bne.n	802241c <ethernet_input+0x7c>
      /* mark the pbuf as link-layer broadcast */
      p->flags |= PBUF_FLAG_LLBCAST;
 802240e:	687b      	ldr	r3, [r7, #4]
 8022410:	7b5b      	ldrb	r3, [r3, #13]
 8022412:	f043 0308 	orr.w	r3, r3, #8
 8022416:	b2da      	uxtb	r2, r3
 8022418:	687b      	ldr	r3, [r7, #4]
 802241a:	735a      	strb	r2, [r3, #13]
    }
  }

  switch (type) {
 802241c:	89fb      	ldrh	r3, [r7, #14]
 802241e:	2b08      	cmp	r3, #8
 8022420:	d003      	beq.n	802242a <ethernet_input+0x8a>
 8022422:	f5b3 6fc1 	cmp.w	r3, #1544	; 0x608
 8022426:	d01e      	beq.n	8022466 <ethernet_input+0xc6>
      }
#endif
      ETHARP_STATS_INC(etharp.proterr);
      ETHARP_STATS_INC(etharp.drop);
      MIB2_STATS_NETIF_INC(netif, ifinunknownprotos);
      goto free_and_return;
 8022428:	e042      	b.n	80224b0 <ethernet_input+0x110>
      if (!(netif->flags & NETIF_FLAG_ETHARP)) {
 802242a:	683b      	ldr	r3, [r7, #0]
 802242c:	f893 302b 	ldrb.w	r3, [r3, #43]	; 0x2b
 8022430:	f003 0308 	and.w	r3, r3, #8
 8022434:	2b00      	cmp	r3, #0
 8022436:	d038      	beq.n	80224aa <ethernet_input+0x10a>
      if ((p->len < ip_hdr_offset) || pbuf_header(p, (s16_t)-ip_hdr_offset)) {
 8022438:	687b      	ldr	r3, [r7, #4]
 802243a:	895b      	ldrh	r3, [r3, #10]
 802243c:	461a      	mov	r2, r3
 802243e:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 8022442:	429a      	cmp	r2, r3
 8022444:	db34      	blt.n	80224b0 <ethernet_input+0x110>
 8022446:	8afb      	ldrh	r3, [r7, #22]
 8022448:	425b      	negs	r3, r3
 802244a:	b29b      	uxth	r3, r3
 802244c:	b21b      	sxth	r3, r3
 802244e:	4619      	mov	r1, r3
 8022450:	6878      	ldr	r0, [r7, #4]
 8022452:	f7f9 feed 	bl	801c230 <pbuf_header>
 8022456:	4603      	mov	r3, r0
 8022458:	2b00      	cmp	r3, #0
 802245a:	d129      	bne.n	80224b0 <ethernet_input+0x110>
        ip4_input(p, netif);
 802245c:	6839      	ldr	r1, [r7, #0]
 802245e:	6878      	ldr	r0, [r7, #4]
 8022460:	f7f7 fbc4 	bl	8019bec <ip4_input>
      break;
 8022464:	e01d      	b.n	80224a2 <ethernet_input+0x102>
      if (!(netif->flags & NETIF_FLAG_ETHARP)) {
 8022466:	683b      	ldr	r3, [r7, #0]
 8022468:	f893 302b 	ldrb.w	r3, [r3, #43]	; 0x2b
 802246c:	f003 0308 	and.w	r3, r3, #8
 8022470:	2b00      	cmp	r3, #0
 8022472:	d01c      	beq.n	80224ae <ethernet_input+0x10e>
      if ((p->len < ip_hdr_offset) || pbuf_header(p, (s16_t)-ip_hdr_offset)) {
 8022474:	687b      	ldr	r3, [r7, #4]
 8022476:	895b      	ldrh	r3, [r3, #10]
 8022478:	461a      	mov	r2, r3
 802247a:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 802247e:	429a      	cmp	r2, r3
 8022480:	db16      	blt.n	80224b0 <ethernet_input+0x110>
 8022482:	8afb      	ldrh	r3, [r7, #22]
 8022484:	425b      	negs	r3, r3
 8022486:	b29b      	uxth	r3, r3
 8022488:	b21b      	sxth	r3, r3
 802248a:	4619      	mov	r1, r3
 802248c:	6878      	ldr	r0, [r7, #4]
 802248e:	f7f9 fecf 	bl	801c230 <pbuf_header>
 8022492:	4603      	mov	r3, r0
 8022494:	2b00      	cmp	r3, #0
 8022496:	d10b      	bne.n	80224b0 <ethernet_input+0x110>
        etharp_input(p, netif);
 8022498:	6839      	ldr	r1, [r7, #0]
 802249a:	6878      	ldr	r0, [r7, #4]
 802249c:	f7f6 fd94 	bl	8018fc8 <etharp_input>
      break;
 80224a0:	bf00      	nop
  }

  /* This means the pbuf is freed or consumed,
     so the caller doesn't have to free it again */
  return ERR_OK;
 80224a2:	2300      	movs	r3, #0
 80224a4:	e008      	b.n	80224b8 <ethernet_input+0x118>
    goto free_and_return;
 80224a6:	bf00      	nop
 80224a8:	e002      	b.n	80224b0 <ethernet_input+0x110>
        goto free_and_return;
 80224aa:	bf00      	nop
 80224ac:	e000      	b.n	80224b0 <ethernet_input+0x110>
        goto free_and_return;
 80224ae:	bf00      	nop

free_and_return:
  pbuf_free(p);
 80224b0:	6878      	ldr	r0, [r7, #4]
 80224b2:	f7f9 fee1 	bl	801c278 <pbuf_free>
  return ERR_OK;
 80224b6:	2300      	movs	r3, #0
}
 80224b8:	4618      	mov	r0, r3
 80224ba:	3718      	adds	r7, #24
 80224bc:	46bd      	mov	sp, r7
 80224be:	bd80      	pop	{r7, pc}
 80224c0:	08029c14 	.word	0x08029c14

080224c4 <ethernet_output>:
 */
err_t
ethernet_output(struct netif* netif, struct pbuf* p,
                const struct eth_addr* src, const struct eth_addr* dst,
                u16_t eth_type)
{
 80224c4:	b580      	push	{r7, lr}
 80224c6:	b086      	sub	sp, #24
 80224c8:	af00      	add	r7, sp, #0
 80224ca:	60f8      	str	r0, [r7, #12]
 80224cc:	60b9      	str	r1, [r7, #8]
 80224ce:	607a      	str	r2, [r7, #4]
 80224d0:	603b      	str	r3, [r7, #0]
  struct eth_hdr* ethhdr;
  u16_t eth_type_be = lwip_htons(eth_type);
 80224d2:	8c3b      	ldrh	r3, [r7, #32]
 80224d4:	4618      	mov	r0, r3
 80224d6:	f7f6 fa3f 	bl	8018958 <lwip_htons>
 80224da:	4603      	mov	r3, r0
 80224dc:	82fb      	strh	r3, [r7, #22]

    eth_type_be = PP_HTONS(ETHTYPE_VLAN);
  } else
#endif /* ETHARP_SUPPORT_VLAN && defined(LWIP_HOOK_VLAN_SET) */
  {
    if (pbuf_header(p, SIZEOF_ETH_HDR) != 0) {
 80224de:	210e      	movs	r1, #14
 80224e0:	68b8      	ldr	r0, [r7, #8]
 80224e2:	f7f9 fea5 	bl	801c230 <pbuf_header>
 80224e6:	4603      	mov	r3, r0
 80224e8:	2b00      	cmp	r3, #0
 80224ea:	d125      	bne.n	8022538 <ethernet_output+0x74>
      goto pbuf_header_failed;
    }
  }

  ethhdr = (struct eth_hdr*)p->payload;
 80224ec:	68bb      	ldr	r3, [r7, #8]
 80224ee:	685b      	ldr	r3, [r3, #4]
 80224f0:	613b      	str	r3, [r7, #16]
  ethhdr->type = eth_type_be;
 80224f2:	693b      	ldr	r3, [r7, #16]
 80224f4:	8afa      	ldrh	r2, [r7, #22]
 80224f6:	819a      	strh	r2, [r3, #12]
  ETHADDR32_COPY(&ethhdr->dest, dst);
 80224f8:	693b      	ldr	r3, [r7, #16]
 80224fa:	2206      	movs	r2, #6
 80224fc:	6839      	ldr	r1, [r7, #0]
 80224fe:	4618      	mov	r0, r3
 8022500:	f002 fbfb 	bl	8024cfa <memcpy>
  ETHADDR16_COPY(&ethhdr->src,  src);
 8022504:	693b      	ldr	r3, [r7, #16]
 8022506:	3306      	adds	r3, #6
 8022508:	2206      	movs	r2, #6
 802250a:	6879      	ldr	r1, [r7, #4]
 802250c:	4618      	mov	r0, r3
 802250e:	f002 fbf4 	bl	8024cfa <memcpy>

  LWIP_ASSERT("netif->hwaddr_len must be 6 for ethernet_output!",
 8022512:	68fb      	ldr	r3, [r7, #12]
 8022514:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8022518:	2b06      	cmp	r3, #6
 802251a:	d006      	beq.n	802252a <ethernet_output+0x66>
 802251c:	4b0a      	ldr	r3, [pc, #40]	; (8022548 <ethernet_output+0x84>)
 802251e:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8022522:	490a      	ldr	r1, [pc, #40]	; (802254c <ethernet_output+0x88>)
 8022524:	480a      	ldr	r0, [pc, #40]	; (8022550 <ethernet_output+0x8c>)
 8022526:	f002 f807 	bl	8024538 <iprintf>
    (netif->hwaddr_len == ETH_HWADDR_LEN));
  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE,
    ("ethernet_output: sending packet %p\n", (void *)p));

  /* send the packet */
  return netif->linkoutput(netif, p);
 802252a:	68fb      	ldr	r3, [r7, #12]
 802252c:	699b      	ldr	r3, [r3, #24]
 802252e:	68b9      	ldr	r1, [r7, #8]
 8022530:	68f8      	ldr	r0, [r7, #12]
 8022532:	4798      	blx	r3
 8022534:	4603      	mov	r3, r0
 8022536:	e002      	b.n	802253e <ethernet_output+0x7a>
      goto pbuf_header_failed;
 8022538:	bf00      	nop

pbuf_header_failed:
  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS,
    ("ethernet_output: could not allocate room for header.\n"));
  LINK_STATS_INC(link.lenerr);
  return ERR_BUF;
 802253a:	f06f 0301 	mvn.w	r3, #1
}
 802253e:	4618      	mov	r0, r3
 8022540:	3718      	adds	r7, #24
 8022542:	46bd      	mov	sp, r7
 8022544:	bd80      	pop	{r7, pc}
 8022546:	bf00      	nop
 8022548:	08027554 	.word	0x08027554
 802254c:	0802758c 	.word	0x0802758c
 8022550:	080275c0 	.word	0x080275c0

08022554 <sys_mbox_new>:
#endif

/*-----------------------------------------------------------------------------------*/
//  Creates an empty mailbox.
err_t sys_mbox_new(sys_mbox_t *mbox, int size)
{
 8022554:	b580      	push	{r7, lr}
 8022556:	b084      	sub	sp, #16
 8022558:	af00      	add	r7, sp, #0
 802255a:	6078      	str	r0, [r7, #4]
 802255c:	6039      	str	r1, [r7, #0]
  osMessageQDef(QUEUE, size, void *);
 802255e:	683b      	ldr	r3, [r7, #0]
 8022560:	60bb      	str	r3, [r7, #8]
 8022562:	2304      	movs	r3, #4
 8022564:	60fb      	str	r3, [r7, #12]
  
  *mbox = osMessageCreate(osMessageQ(QUEUE), NULL);
 8022566:	f107 0308 	add.w	r3, r7, #8
 802256a:	2100      	movs	r1, #0
 802256c:	4618      	mov	r0, r3
 802256e:	f7f1 fd4e 	bl	801400e <osMessageCreate>
 8022572:	4602      	mov	r2, r0
 8022574:	687b      	ldr	r3, [r7, #4]
 8022576:	601a      	str	r2, [r3, #0]
      ++lwip_stats.sys.mbox.used;
      if (lwip_stats.sys.mbox.max < lwip_stats.sys.mbox.used) {
         lwip_stats.sys.mbox.max = lwip_stats.sys.mbox.used;
	  }
#endif /* SYS_STATS */
 if (*mbox == NULL)
 8022578:	687b      	ldr	r3, [r7, #4]
 802257a:	681b      	ldr	r3, [r3, #0]
 802257c:	2b00      	cmp	r3, #0
 802257e:	d102      	bne.n	8022586 <sys_mbox_new+0x32>
  return ERR_MEM;
 8022580:	f04f 33ff 	mov.w	r3, #4294967295
 8022584:	e000      	b.n	8022588 <sys_mbox_new+0x34>
 
 return ERR_OK;
 8022586:	2300      	movs	r3, #0
}
 8022588:	4618      	mov	r0, r3
 802258a:	3710      	adds	r7, #16
 802258c:	46bd      	mov	sp, r7
 802258e:	bd80      	pop	{r7, pc}

08022590 <sys_mbox_free>:
  Deallocates a mailbox. If there are messages still present in the
  mailbox when the mailbox is deallocated, it is an indication of a
  programming error in lwIP and the developer should be notified.
*/
void sys_mbox_free(sys_mbox_t *mbox)
{
 8022590:	b580      	push	{r7, lr}
 8022592:	b082      	sub	sp, #8
 8022594:	af00      	add	r7, sp, #0
 8022596:	6078      	str	r0, [r7, #4]
	if( osMessageWaiting(*mbox) )
 8022598:	687b      	ldr	r3, [r7, #4]
 802259a:	681b      	ldr	r3, [r3, #0]
 802259c:	4618      	mov	r0, r3
 802259e:	f7f1 fdfd 	bl	801419c <osMessageWaiting>
#endif /* SYS_STATS */
			
		// TODO notify the user of failure.
	}

	osMessageDelete(*mbox);
 80225a2:	687b      	ldr	r3, [r7, #4]
 80225a4:	681b      	ldr	r3, [r3, #0]
 80225a6:	4618      	mov	r0, r3
 80225a8:	f7f1 fe0e 	bl	80141c8 <osMessageDelete>

#if SYS_STATS
     --lwip_stats.sys.mbox.used;
#endif /* SYS_STATS */
}
 80225ac:	bf00      	nop
 80225ae:	3708      	adds	r7, #8
 80225b0:	46bd      	mov	sp, r7
 80225b2:	bd80      	pop	{r7, pc}

080225b4 <sys_mbox_post>:

/*-----------------------------------------------------------------------------------*/
//   Posts the "msg" to the mailbox.
void sys_mbox_post(sys_mbox_t *mbox, void *data)
{
 80225b4:	b580      	push	{r7, lr}
 80225b6:	b082      	sub	sp, #8
 80225b8:	af00      	add	r7, sp, #0
 80225ba:	6078      	str	r0, [r7, #4]
 80225bc:	6039      	str	r1, [r7, #0]
  while(osMessagePut(*mbox, (uint32_t)data, osWaitForever) != osOK);
 80225be:	bf00      	nop
 80225c0:	687b      	ldr	r3, [r7, #4]
 80225c2:	681b      	ldr	r3, [r3, #0]
 80225c4:	6839      	ldr	r1, [r7, #0]
 80225c6:	f04f 32ff 	mov.w	r2, #4294967295
 80225ca:	4618      	mov	r0, r3
 80225cc:	f7f1 fd32 	bl	8014034 <osMessagePut>
 80225d0:	4603      	mov	r3, r0
 80225d2:	2b00      	cmp	r3, #0
 80225d4:	d1f4      	bne.n	80225c0 <sys_mbox_post+0xc>
}
 80225d6:	bf00      	nop
 80225d8:	3708      	adds	r7, #8
 80225da:	46bd      	mov	sp, r7
 80225dc:	bd80      	pop	{r7, pc}

080225de <sys_mbox_trypost>:


/*-----------------------------------------------------------------------------------*/
//   Try to post the "msg" to the mailbox.
err_t sys_mbox_trypost(sys_mbox_t *mbox, void *msg)
{
 80225de:	b580      	push	{r7, lr}
 80225e0:	b084      	sub	sp, #16
 80225e2:	af00      	add	r7, sp, #0
 80225e4:	6078      	str	r0, [r7, #4]
 80225e6:	6039      	str	r1, [r7, #0]
err_t result;

   if ( osMessagePut(*mbox, (uint32_t)msg, 0) == osOK)
 80225e8:	687b      	ldr	r3, [r7, #4]
 80225ea:	681b      	ldr	r3, [r3, #0]
 80225ec:	6839      	ldr	r1, [r7, #0]
 80225ee:	2200      	movs	r2, #0
 80225f0:	4618      	mov	r0, r3
 80225f2:	f7f1 fd1f 	bl	8014034 <osMessagePut>
 80225f6:	4603      	mov	r3, r0
 80225f8:	2b00      	cmp	r3, #0
 80225fa:	d102      	bne.n	8022602 <sys_mbox_trypost+0x24>
   {
      result = ERR_OK;
 80225fc:	2300      	movs	r3, #0
 80225fe:	73fb      	strb	r3, [r7, #15]
 8022600:	e001      	b.n	8022606 <sys_mbox_trypost+0x28>
   }
   else {
      // could not post, queue must be full
      result = ERR_MEM;
 8022602:	23ff      	movs	r3, #255	; 0xff
 8022604:	73fb      	strb	r3, [r7, #15]
      lwip_stats.sys.mbox.err++;
#endif /* SYS_STATS */
			
   }

   return result;
 8022606:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 802260a:	4618      	mov	r0, r3
 802260c:	3710      	adds	r7, #16
 802260e:	46bd      	mov	sp, r7
 8022610:	bd80      	pop	{r7, pc}

08022612 <sys_arch_mbox_fetch>:

  Note that a function with a similar name, sys_mbox_fetch(), is
  implemented by lwIP.
*/
u32_t sys_arch_mbox_fetch(sys_mbox_t *mbox, void **msg, u32_t timeout)
{
 8022612:	b580      	push	{r7, lr}
 8022614:	b08c      	sub	sp, #48	; 0x30
 8022616:	af00      	add	r7, sp, #0
 8022618:	61f8      	str	r0, [r7, #28]
 802261a:	61b9      	str	r1, [r7, #24]
 802261c:	617a      	str	r2, [r7, #20]
  osEvent event;
  uint32_t starttime = osKernelSysTick();;
 802261e:	f7f1 fb62 	bl	8013ce6 <osKernelSysTick>
 8022622:	62f8      	str	r0, [r7, #44]	; 0x2c
  
  if(timeout != 0)
 8022624:	697b      	ldr	r3, [r7, #20]
 8022626:	2b00      	cmp	r3, #0
 8022628:	d017      	beq.n	802265a <sys_arch_mbox_fetch+0x48>
  { 
    event = osMessageGet (*mbox, timeout);
 802262a:	69fb      	ldr	r3, [r7, #28]
 802262c:	6819      	ldr	r1, [r3, #0]
 802262e:	f107 0320 	add.w	r3, r7, #32
 8022632:	697a      	ldr	r2, [r7, #20]
 8022634:	4618      	mov	r0, r3
 8022636:	f7f1 fd3d 	bl	80140b4 <osMessageGet>
    
    if(event.status == osEventMessage)
 802263a:	6a3b      	ldr	r3, [r7, #32]
 802263c:	2b10      	cmp	r3, #16
 802263e:	d109      	bne.n	8022654 <sys_arch_mbox_fetch+0x42>
    {
      *msg = (void *)event.value.v;
 8022640:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8022642:	461a      	mov	r2, r3
 8022644:	69bb      	ldr	r3, [r7, #24]
 8022646:	601a      	str	r2, [r3, #0]
      return (osKernelSysTick() - starttime);
 8022648:	f7f1 fb4d 	bl	8013ce6 <osKernelSysTick>
 802264c:	4602      	mov	r2, r0
 802264e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8022650:	1ad3      	subs	r3, r2, r3
 8022652:	e019      	b.n	8022688 <sys_arch_mbox_fetch+0x76>
    }
    else
    {
      return SYS_ARCH_TIMEOUT;
 8022654:	f04f 33ff 	mov.w	r3, #4294967295
 8022658:	e016      	b.n	8022688 <sys_arch_mbox_fetch+0x76>
    } 
  }
  else
  {
    event = osMessageGet (*mbox, osWaitForever);
 802265a:	69fb      	ldr	r3, [r7, #28]
 802265c:	6819      	ldr	r1, [r3, #0]
 802265e:	463b      	mov	r3, r7
 8022660:	f04f 32ff 	mov.w	r2, #4294967295
 8022664:	4618      	mov	r0, r3
 8022666:	f7f1 fd25 	bl	80140b4 <osMessageGet>
 802266a:	f107 0320 	add.w	r3, r7, #32
 802266e:	463a      	mov	r2, r7
 8022670:	ca07      	ldmia	r2, {r0, r1, r2}
 8022672:	e883 0007 	stmia.w	r3, {r0, r1, r2}
    *msg = (void *)event.value.v;
 8022676:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8022678:	461a      	mov	r2, r3
 802267a:	69bb      	ldr	r3, [r7, #24]
 802267c:	601a      	str	r2, [r3, #0]
    return (osKernelSysTick() - starttime);
 802267e:	f7f1 fb32 	bl	8013ce6 <osKernelSysTick>
 8022682:	4602      	mov	r2, r0
 8022684:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8022686:	1ad3      	subs	r3, r2, r3
  }
}
 8022688:	4618      	mov	r0, r3
 802268a:	3730      	adds	r7, #48	; 0x30
 802268c:	46bd      	mov	sp, r7
 802268e:	bd80      	pop	{r7, pc}

08022690 <sys_arch_mbox_tryfetch>:
/*
  Similar to sys_arch_mbox_fetch, but if message is not ready immediately, we'll
  return with SYS_MBOX_EMPTY.  On success, 0 is returned.
*/
u32_t sys_arch_mbox_tryfetch(sys_mbox_t *mbox, void **msg)
{
 8022690:	b580      	push	{r7, lr}
 8022692:	b086      	sub	sp, #24
 8022694:	af00      	add	r7, sp, #0
 8022696:	6078      	str	r0, [r7, #4]
 8022698:	6039      	str	r1, [r7, #0]
  osEvent event;
  
  event = osMessageGet (*mbox, 0);
 802269a:	687b      	ldr	r3, [r7, #4]
 802269c:	6819      	ldr	r1, [r3, #0]
 802269e:	f107 030c 	add.w	r3, r7, #12
 80226a2:	2200      	movs	r2, #0
 80226a4:	4618      	mov	r0, r3
 80226a6:	f7f1 fd05 	bl	80140b4 <osMessageGet>
  
  if(event.status == osEventMessage)
 80226aa:	68fb      	ldr	r3, [r7, #12]
 80226ac:	2b10      	cmp	r3, #16
 80226ae:	d105      	bne.n	80226bc <sys_arch_mbox_tryfetch+0x2c>
  {
    *msg = (void *)event.value.v;
 80226b0:	693b      	ldr	r3, [r7, #16]
 80226b2:	461a      	mov	r2, r3
 80226b4:	683b      	ldr	r3, [r7, #0]
 80226b6:	601a      	str	r2, [r3, #0]
    return ERR_OK;
 80226b8:	2300      	movs	r3, #0
 80226ba:	e001      	b.n	80226c0 <sys_arch_mbox_tryfetch+0x30>
  }
  else
  {
    return SYS_MBOX_EMPTY;
 80226bc:	f04f 33ff 	mov.w	r3, #4294967295
  }
}
 80226c0:	4618      	mov	r0, r3
 80226c2:	3718      	adds	r7, #24
 80226c4:	46bd      	mov	sp, r7
 80226c6:	bd80      	pop	{r7, pc}

080226c8 <sys_mbox_valid>:
/*----------------------------------------------------------------------------------*/
int sys_mbox_valid(sys_mbox_t *mbox)          
{      
 80226c8:	b480      	push	{r7}
 80226ca:	b083      	sub	sp, #12
 80226cc:	af00      	add	r7, sp, #0
 80226ce:	6078      	str	r0, [r7, #4]
  if (*mbox == SYS_MBOX_NULL) 
 80226d0:	687b      	ldr	r3, [r7, #4]
 80226d2:	681b      	ldr	r3, [r3, #0]
 80226d4:	2b00      	cmp	r3, #0
 80226d6:	d101      	bne.n	80226dc <sys_mbox_valid+0x14>
    return 0;
 80226d8:	2300      	movs	r3, #0
 80226da:	e000      	b.n	80226de <sys_mbox_valid+0x16>
  else
    return 1;
 80226dc:	2301      	movs	r3, #1
}                                             
 80226de:	4618      	mov	r0, r3
 80226e0:	370c      	adds	r7, #12
 80226e2:	46bd      	mov	sp, r7
 80226e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80226e8:	4770      	bx	lr

080226ea <sys_mbox_set_invalid>:
/*-----------------------------------------------------------------------------------*/                                              
void sys_mbox_set_invalid(sys_mbox_t *mbox)   
{                                             
 80226ea:	b480      	push	{r7}
 80226ec:	b083      	sub	sp, #12
 80226ee:	af00      	add	r7, sp, #0
 80226f0:	6078      	str	r0, [r7, #4]
  *mbox = SYS_MBOX_NULL;                      
 80226f2:	687b      	ldr	r3, [r7, #4]
 80226f4:	2200      	movs	r2, #0
 80226f6:	601a      	str	r2, [r3, #0]
}                                             
 80226f8:	bf00      	nop
 80226fa:	370c      	adds	r7, #12
 80226fc:	46bd      	mov	sp, r7
 80226fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8022702:	4770      	bx	lr

08022704 <sys_sem_new>:

/*-----------------------------------------------------------------------------------*/
//  Creates a new semaphore. The "count" argument specifies
//  the initial state of the semaphore.
err_t sys_sem_new(sys_sem_t *sem, u8_t count)
{
 8022704:	b580      	push	{r7, lr}
 8022706:	b084      	sub	sp, #16
 8022708:	af00      	add	r7, sp, #0
 802270a:	6078      	str	r0, [r7, #4]
 802270c:	460b      	mov	r3, r1
 802270e:	70fb      	strb	r3, [r7, #3]
  osSemaphoreDef(SEM);
 8022710:	2300      	movs	r3, #0
 8022712:	60fb      	str	r3, [r7, #12]

  *sem = osSemaphoreCreate (osSemaphore(SEM), 1);
 8022714:	f107 030c 	add.w	r3, r7, #12
 8022718:	2101      	movs	r1, #1
 802271a:	4618      	mov	r0, r3
 802271c:	f7f1 fbc0 	bl	8013ea0 <osSemaphoreCreate>
 8022720:	4602      	mov	r2, r0
 8022722:	687b      	ldr	r3, [r7, #4]
 8022724:	601a      	str	r2, [r3, #0]
	
  if(*sem == NULL)
 8022726:	687b      	ldr	r3, [r7, #4]
 8022728:	681b      	ldr	r3, [r3, #0]
 802272a:	2b00      	cmp	r3, #0
 802272c:	d102      	bne.n	8022734 <sys_sem_new+0x30>
  {
#if SYS_STATS
      ++lwip_stats.sys.sem.err;
#endif /* SYS_STATS */	
		return ERR_MEM;
 802272e:	f04f 33ff 	mov.w	r3, #4294967295
 8022732:	e009      	b.n	8022748 <sys_sem_new+0x44>
  }
	
  if(count == 0)	// Means it can't be taken
 8022734:	78fb      	ldrb	r3, [r7, #3]
 8022736:	2b00      	cmp	r3, #0
 8022738:	d105      	bne.n	8022746 <sys_sem_new+0x42>
  {
    osSemaphoreWait(*sem,0);
 802273a:	687b      	ldr	r3, [r7, #4]
 802273c:	681b      	ldr	r3, [r3, #0]
 802273e:	2100      	movs	r1, #0
 8022740:	4618      	mov	r0, r3
 8022742:	f7f1 fbcb 	bl	8013edc <osSemaphoreWait>
 	if (lwip_stats.sys.sem.max < lwip_stats.sys.sem.used) {
		lwip_stats.sys.sem.max = lwip_stats.sys.sem.used;
	}
#endif /* SYS_STATS */
		
	return ERR_OK;
 8022746:	2300      	movs	r3, #0
}
 8022748:	4618      	mov	r0, r3
 802274a:	3710      	adds	r7, #16
 802274c:	46bd      	mov	sp, r7
 802274e:	bd80      	pop	{r7, pc}

08022750 <sys_arch_sem_wait>:

  Notice that lwIP implements a function with a similar name,
  sys_sem_wait(), that uses the sys_arch_sem_wait() function.
*/
u32_t sys_arch_sem_wait(sys_sem_t *sem, u32_t timeout)
{
 8022750:	b580      	push	{r7, lr}
 8022752:	b084      	sub	sp, #16
 8022754:	af00      	add	r7, sp, #0
 8022756:	6078      	str	r0, [r7, #4]
 8022758:	6039      	str	r1, [r7, #0]
  uint32_t starttime = osKernelSysTick();
 802275a:	f7f1 fac4 	bl	8013ce6 <osKernelSysTick>
 802275e:	60f8      	str	r0, [r7, #12]
  
  if(timeout != 0)
 8022760:	683b      	ldr	r3, [r7, #0]
 8022762:	2b00      	cmp	r3, #0
 8022764:	d011      	beq.n	802278a <sys_arch_sem_wait+0x3a>
  {    
    if(osSemaphoreWait (*sem, timeout) == osOK)
 8022766:	687b      	ldr	r3, [r7, #4]
 8022768:	681b      	ldr	r3, [r3, #0]
 802276a:	6839      	ldr	r1, [r7, #0]
 802276c:	4618      	mov	r0, r3
 802276e:	f7f1 fbb5 	bl	8013edc <osSemaphoreWait>
 8022772:	4603      	mov	r3, r0
 8022774:	2b00      	cmp	r3, #0
 8022776:	d105      	bne.n	8022784 <sys_arch_sem_wait+0x34>
    {
      return (osKernelSysTick() - starttime);
 8022778:	f7f1 fab5 	bl	8013ce6 <osKernelSysTick>
 802277c:	4602      	mov	r2, r0
 802277e:	68fb      	ldr	r3, [r7, #12]
 8022780:	1ad3      	subs	r3, r2, r3
 8022782:	e012      	b.n	80227aa <sys_arch_sem_wait+0x5a>
    }
    else
    {
      return SYS_ARCH_TIMEOUT;
 8022784:	f04f 33ff 	mov.w	r3, #4294967295
 8022788:	e00f      	b.n	80227aa <sys_arch_sem_wait+0x5a>
    } 
  }
  else
  {
    while(osSemaphoreWait (*sem, osWaitForever) != osOK);
 802278a:	bf00      	nop
 802278c:	687b      	ldr	r3, [r7, #4]
 802278e:	681b      	ldr	r3, [r3, #0]
 8022790:	f04f 31ff 	mov.w	r1, #4294967295
 8022794:	4618      	mov	r0, r3
 8022796:	f7f1 fba1 	bl	8013edc <osSemaphoreWait>
 802279a:	4603      	mov	r3, r0
 802279c:	2b00      	cmp	r3, #0
 802279e:	d1f5      	bne.n	802278c <sys_arch_sem_wait+0x3c>
    return (osKernelSysTick() - starttime);
 80227a0:	f7f1 faa1 	bl	8013ce6 <osKernelSysTick>
 80227a4:	4602      	mov	r2, r0
 80227a6:	68fb      	ldr	r3, [r7, #12]
 80227a8:	1ad3      	subs	r3, r2, r3
  }
}
 80227aa:	4618      	mov	r0, r3
 80227ac:	3710      	adds	r7, #16
 80227ae:	46bd      	mov	sp, r7
 80227b0:	bd80      	pop	{r7, pc}

080227b2 <sys_sem_signal>:

/*-----------------------------------------------------------------------------------*/
// Signals a semaphore
void sys_sem_signal(sys_sem_t *sem)
{
 80227b2:	b580      	push	{r7, lr}
 80227b4:	b082      	sub	sp, #8
 80227b6:	af00      	add	r7, sp, #0
 80227b8:	6078      	str	r0, [r7, #4]
  osSemaphoreRelease(*sem);
 80227ba:	687b      	ldr	r3, [r7, #4]
 80227bc:	681b      	ldr	r3, [r3, #0]
 80227be:	4618      	mov	r0, r3
 80227c0:	f7f1 fbdc 	bl	8013f7c <osSemaphoreRelease>
}
 80227c4:	bf00      	nop
 80227c6:	3708      	adds	r7, #8
 80227c8:	46bd      	mov	sp, r7
 80227ca:	bd80      	pop	{r7, pc}

080227cc <sys_sem_free>:

/*-----------------------------------------------------------------------------------*/
// Deallocates a semaphore
void sys_sem_free(sys_sem_t *sem)
{
 80227cc:	b580      	push	{r7, lr}
 80227ce:	b082      	sub	sp, #8
 80227d0:	af00      	add	r7, sp, #0
 80227d2:	6078      	str	r0, [r7, #4]
#if SYS_STATS
  --lwip_stats.sys.sem.used;
#endif /* SYS_STATS */
  
  osSemaphoreDelete(*sem);
 80227d4:	687b      	ldr	r3, [r7, #4]
 80227d6:	681b      	ldr	r3, [r3, #0]
 80227d8:	4618      	mov	r0, r3
 80227da:	f7f1 fc05 	bl	8013fe8 <osSemaphoreDelete>
}
 80227de:	bf00      	nop
 80227e0:	3708      	adds	r7, #8
 80227e2:	46bd      	mov	sp, r7
 80227e4:	bd80      	pop	{r7, pc}

080227e6 <sys_sem_valid>:
/*-----------------------------------------------------------------------------------*/
int sys_sem_valid(sys_sem_t *sem)                                               
{
 80227e6:	b480      	push	{r7}
 80227e8:	b083      	sub	sp, #12
 80227ea:	af00      	add	r7, sp, #0
 80227ec:	6078      	str	r0, [r7, #4]
  if (*sem == SYS_SEM_NULL)
 80227ee:	687b      	ldr	r3, [r7, #4]
 80227f0:	681b      	ldr	r3, [r3, #0]
 80227f2:	2b00      	cmp	r3, #0
 80227f4:	d101      	bne.n	80227fa <sys_sem_valid+0x14>
    return 0;
 80227f6:	2300      	movs	r3, #0
 80227f8:	e000      	b.n	80227fc <sys_sem_valid+0x16>
  else
    return 1;                                       
 80227fa:	2301      	movs	r3, #1
}
 80227fc:	4618      	mov	r0, r3
 80227fe:	370c      	adds	r7, #12
 8022800:	46bd      	mov	sp, r7
 8022802:	f85d 7b04 	ldr.w	r7, [sp], #4
 8022806:	4770      	bx	lr

08022808 <sys_sem_set_invalid>:

/*-----------------------------------------------------------------------------------*/                                                                                                                                                                
void sys_sem_set_invalid(sys_sem_t *sem)                                        
{                                                                               
 8022808:	b480      	push	{r7}
 802280a:	b083      	sub	sp, #12
 802280c:	af00      	add	r7, sp, #0
 802280e:	6078      	str	r0, [r7, #4]
  *sem = SYS_SEM_NULL;                                                          
 8022810:	687b      	ldr	r3, [r7, #4]
 8022812:	2200      	movs	r2, #0
 8022814:	601a      	str	r2, [r3, #0]
} 
 8022816:	bf00      	nop
 8022818:	370c      	adds	r7, #12
 802281a:	46bd      	mov	sp, r7
 802281c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8022820:	4770      	bx	lr
	...

08022824 <sys_init>:
/*-----------------------------------------------------------------------------------*/ 
osMutexId lwip_sys_mutex;
osMutexDef(lwip_sys_mutex);
// Initialize sys arch
void sys_init(void)
{
 8022824:	b580      	push	{r7, lr}
 8022826:	af00      	add	r7, sp, #0
  lwip_sys_mutex = osMutexCreate(osMutex(lwip_sys_mutex));
 8022828:	4803      	ldr	r0, [pc, #12]	; (8022838 <sys_init+0x14>)
 802282a:	f7f1 faa7 	bl	8013d7c <osMutexCreate>
 802282e:	4602      	mov	r2, r0
 8022830:	4b02      	ldr	r3, [pc, #8]	; (802283c <sys_init+0x18>)
 8022832:	601a      	str	r2, [r3, #0]
}
 8022834:	bf00      	nop
 8022836:	bd80      	pop	{r7, pc}
 8022838:	08029c24 	.word	0x08029c24
 802283c:	20008ac0 	.word	0x20008ac0

08022840 <sys_mutex_new>:
                                      /* Mutexes*/
/*-----------------------------------------------------------------------------------*/
/*-----------------------------------------------------------------------------------*/
#if LWIP_COMPAT_MUTEX == 0
/* Create a new mutex*/
err_t sys_mutex_new(sys_mutex_t *mutex) {
 8022840:	b580      	push	{r7, lr}
 8022842:	b084      	sub	sp, #16
 8022844:	af00      	add	r7, sp, #0
 8022846:	6078      	str	r0, [r7, #4]
  
  osMutexDef(MUTEX);
 8022848:	2300      	movs	r3, #0
 802284a:	60fb      	str	r3, [r7, #12]
  
  *mutex = osMutexCreate(osMutex(MUTEX));
 802284c:	f107 030c 	add.w	r3, r7, #12
 8022850:	4618      	mov	r0, r3
 8022852:	f7f1 fa93 	bl	8013d7c <osMutexCreate>
 8022856:	4602      	mov	r2, r0
 8022858:	687b      	ldr	r3, [r7, #4]
 802285a:	601a      	str	r2, [r3, #0]
  
  
  //*mutex = xSemaphoreCreateMutex();
  if(*mutex == NULL)
 802285c:	687b      	ldr	r3, [r7, #4]
 802285e:	681b      	ldr	r3, [r3, #0]
 8022860:	2b00      	cmp	r3, #0
 8022862:	d102      	bne.n	802286a <sys_mutex_new+0x2a>
  {
#if SYS_STATS
    ++lwip_stats.sys.mutex.err;
#endif /* SYS_STATS */	
    return ERR_MEM;
 8022864:	f04f 33ff 	mov.w	r3, #4294967295
 8022868:	e000      	b.n	802286c <sys_mutex_new+0x2c>
  ++lwip_stats.sys.mutex.used;
  if (lwip_stats.sys.mutex.max < lwip_stats.sys.mutex.used) {
    lwip_stats.sys.mutex.max = lwip_stats.sys.mutex.used;
  }
#endif /* SYS_STATS */
  return ERR_OK;
 802286a:	2300      	movs	r3, #0
}
 802286c:	4618      	mov	r0, r3
 802286e:	3710      	adds	r7, #16
 8022870:	46bd      	mov	sp, r7
 8022872:	bd80      	pop	{r7, pc}

08022874 <sys_mutex_lock>:
  osMutexDelete(*mutex);
}
/*-----------------------------------------------------------------------------------*/
/* Lock a mutex*/
void sys_mutex_lock(sys_mutex_t *mutex)
{
 8022874:	b580      	push	{r7, lr}
 8022876:	b082      	sub	sp, #8
 8022878:	af00      	add	r7, sp, #0
 802287a:	6078      	str	r0, [r7, #4]
  osMutexWait (*mutex, osWaitForever);
 802287c:	687b      	ldr	r3, [r7, #4]
 802287e:	681b      	ldr	r3, [r3, #0]
 8022880:	f04f 31ff 	mov.w	r1, #4294967295
 8022884:	4618      	mov	r0, r3
 8022886:	f7f1 fa85 	bl	8013d94 <osMutexWait>
}
 802288a:	bf00      	nop
 802288c:	3708      	adds	r7, #8
 802288e:	46bd      	mov	sp, r7
 8022890:	bd80      	pop	{r7, pc}

08022892 <sys_mutex_unlock>:

/*-----------------------------------------------------------------------------------*/
/* Unlock a mutex*/
void sys_mutex_unlock(sys_mutex_t *mutex)
{
 8022892:	b580      	push	{r7, lr}
 8022894:	b082      	sub	sp, #8
 8022896:	af00      	add	r7, sp, #0
 8022898:	6078      	str	r0, [r7, #4]
  osMutexRelease(*mutex);
 802289a:	687b      	ldr	r3, [r7, #4]
 802289c:	681b      	ldr	r3, [r3, #0]
 802289e:	4618      	mov	r0, r3
 80228a0:	f7f1 fac8 	bl	8013e34 <osMutexRelease>
}
 80228a4:	bf00      	nop
 80228a6:	3708      	adds	r7, #8
 80228a8:	46bd      	mov	sp, r7
 80228aa:	bd80      	pop	{r7, pc}

080228ac <sys_thread_new>:
  function "thread()". The "arg" argument will be passed as an argument to the
  thread() function. The id of the new thread is returned. Both the id and
  the priority are system dependent.
*/
sys_thread_t sys_thread_new(const char *name, lwip_thread_fn thread , void *arg, int stacksize, int prio)
{
 80228ac:	b580      	push	{r7, lr}
 80228ae:	b08a      	sub	sp, #40	; 0x28
 80228b0:	af00      	add	r7, sp, #0
 80228b2:	60f8      	str	r0, [r7, #12]
 80228b4:	60b9      	str	r1, [r7, #8]
 80228b6:	607a      	str	r2, [r7, #4]
 80228b8:	603b      	str	r3, [r7, #0]
  const osThreadDef_t os_thread_def = { (char *)name, (os_pthread)thread, (osPriority)prio, 0, stacksize};
 80228ba:	68fb      	ldr	r3, [r7, #12]
 80228bc:	617b      	str	r3, [r7, #20]
 80228be:	68bb      	ldr	r3, [r7, #8]
 80228c0:	61bb      	str	r3, [r7, #24]
 80228c2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80228c4:	b21b      	sxth	r3, r3
 80228c6:	83bb      	strh	r3, [r7, #28]
 80228c8:	2300      	movs	r3, #0
 80228ca:	623b      	str	r3, [r7, #32]
 80228cc:	683b      	ldr	r3, [r7, #0]
 80228ce:	627b      	str	r3, [r7, #36]	; 0x24
  return osThreadCreate(&os_thread_def, arg);
 80228d0:	f107 0314 	add.w	r3, r7, #20
 80228d4:	6879      	ldr	r1, [r7, #4]
 80228d6:	4618      	mov	r0, r3
 80228d8:	f7f1 fa15 	bl	8013d06 <osThreadCreate>
 80228dc:	4603      	mov	r3, r0
}
 80228de:	4618      	mov	r0, r3
 80228e0:	3728      	adds	r7, #40	; 0x28
 80228e2:	46bd      	mov	sp, r7
 80228e4:	bd80      	pop	{r7, pc}
	...

080228e8 <sys_arch_protect>:

  Note: This function is based on FreeRTOS API, because no equivalent CMSIS-RTOS
        API is available
*/
sys_prot_t sys_arch_protect(void)
{
 80228e8:	b580      	push	{r7, lr}
 80228ea:	af00      	add	r7, sp, #0
  osMutexWait(lwip_sys_mutex, osWaitForever);
 80228ec:	4b04      	ldr	r3, [pc, #16]	; (8022900 <sys_arch_protect+0x18>)
 80228ee:	681b      	ldr	r3, [r3, #0]
 80228f0:	f04f 31ff 	mov.w	r1, #4294967295
 80228f4:	4618      	mov	r0, r3
 80228f6:	f7f1 fa4d 	bl	8013d94 <osMutexWait>
  return (sys_prot_t)1;
 80228fa:	2301      	movs	r3, #1
}
 80228fc:	4618      	mov	r0, r3
 80228fe:	bd80      	pop	{r7, pc}
 8022900:	20008ac0 	.word	0x20008ac0

08022904 <sys_arch_unprotect>:

  Note: This function is based on FreeRTOS API, because no equivalent CMSIS-RTOS
        API is available
*/
void sys_arch_unprotect(sys_prot_t pval)
{
 8022904:	b580      	push	{r7, lr}
 8022906:	b082      	sub	sp, #8
 8022908:	af00      	add	r7, sp, #0
 802290a:	6078      	str	r0, [r7, #4]
  ( void ) pval;
  osMutexRelease(lwip_sys_mutex);
 802290c:	4b04      	ldr	r3, [pc, #16]	; (8022920 <sys_arch_unprotect+0x1c>)
 802290e:	681b      	ldr	r3, [r3, #0]
 8022910:	4618      	mov	r0, r3
 8022912:	f7f1 fa8f 	bl	8013e34 <osMutexRelease>
}
 8022916:	bf00      	nop
 8022918:	3708      	adds	r7, #8
 802291a:	46bd      	mov	sp, r7
 802291c:	bd80      	pop	{r7, pc}
 802291e:	bf00      	nop
 8022920:	20008ac0 	.word	0x20008ac0

08022924 <init_FLASH_AI>:
RESERVED01,
RESERVED02,
RESERVED03,
RESERVED04, };

void init_FLASH_AI() {
 8022924:	b580      	push	{r7, lr}
 8022926:	b082      	sub	sp, #8
 8022928:	af00      	add	r7, sp, #0

	uint16_t mem_key;
	EE_ReadVariable(MEM_KEY_ADDR, &mem_key); /* Memory key reading */
 802292a:	1dbb      	adds	r3, r7, #6
 802292c:	4619      	mov	r1, r3
 802292e:	2000      	movs	r0, #0
 8022930:	f000 fa42 	bl	8022db8 <EE_ReadVariable>
	if (mem_key != MEMORY_KEY) { /* First launching of device */
 8022934:	88fb      	ldrh	r3, [r7, #6]
 8022936:	f64b 62af 	movw	r2, #48815	; 0xbeaf
 802293a:	4293      	cmp	r3, r2
 802293c:	d01b      	beq.n	8022976 <init_FLASH_AI+0x52>
		/* Default FLASH initialization --------------------- */
		EE_WriteVariable(MEM_KEY_ADDR, MEMORY_KEY);
 802293e:	f64b 61af 	movw	r1, #48815	; 0xbeaf
 8022942:	2000      	movs	r0, #0
 8022944:	f000 fa82 	bl	8022e4c <EE_WriteVariable>
		EE_WriteVariable(IP_02_01_ADDR, DEFAULT_IP_02_01);
 8022948:	f64a 01c0 	movw	r1, #43200	; 0xa8c0
 802294c:	2001      	movs	r0, #1
 802294e:	f000 fa7d 	bl	8022e4c <EE_WriteVariable>
		EE_WriteVariable(IP_04_03_ADDR, DEFAULT_IP_04_03);
 8022952:	f64f 5104 	movw	r1, #64772	; 0xfd04
 8022956:	2002      	movs	r0, #2
 8022958:	f000 fa78 	bl	8022e4c <EE_WriteVariable>
		EE_WriteVariable(BR_MS_ADDR, DEFAULT_BR_MS);
 802295c:	2102      	movs	r1, #2
 802295e:	2003      	movs	r0, #3
 8022960:	f000 fa74 	bl	8022e4c <EE_WriteVariable>
		EE_WriteVariable(BR_LS_ADDR, DEFAULT_BR_LS);
 8022964:	f64d 416c 	movw	r1, #56428	; 0xdc6c
 8022968:	2004      	movs	r0, #4
 802296a:	f000 fa6f 	bl	8022e4c <EE_WriteVariable>
		EE_WriteVariable(MPI_ADRR_ADDR, DEFAULT_MPI_ADDR);
 802296e:	2101      	movs	r1, #1
 8022970:	2005      	movs	r0, #5
 8022972:	f000 fa6b 	bl	8022e4c <EE_WriteVariable>
		uint32_t ui32;
		uint16_t ui16[2];
	} br;

	/*baud rate */
	EE_ReadVariable(BR_MS_ADDR, &br.ui16[1]);
 8022976:	463b      	mov	r3, r7
 8022978:	3302      	adds	r3, #2
 802297a:	4619      	mov	r1, r3
 802297c:	2003      	movs	r0, #3
 802297e:	f000 fa1b 	bl	8022db8 <EE_ReadVariable>
	EE_ReadVariable(BR_LS_ADDR, &br.ui16[0]);
 8022982:	463b      	mov	r3, r7
 8022984:	4619      	mov	r1, r3
 8022986:	2004      	movs	r0, #4
 8022988:	f000 fa16 	bl	8022db8 <EE_ReadVariable>
	huart5.Init.BaudRate = br.ui32;
 802298c:	683b      	ldr	r3, [r7, #0]
 802298e:	4a08      	ldr	r2, [pc, #32]	; (80229b0 <init_FLASH_AI+0x8c>)
 8022990:	6053      	str	r3, [r2, #4]
    /* IP-address */
	EE_WriteVariable(IP_02_01_ADDR, DEFAULT_IP_02_01);
 8022992:	f64a 01c0 	movw	r1, #43200	; 0xa8c0
 8022996:	2001      	movs	r0, #1
 8022998:	f000 fa58 	bl	8022e4c <EE_WriteVariable>
	EE_WriteVariable(IP_04_03_ADDR, DEFAULT_IP_04_03);
 802299c:	f64f 5104 	movw	r1, #64772	; 0xfd04
 80229a0:	2002      	movs	r0, #2
 80229a2:	f000 fa53 	bl	8022e4c <EE_WriteVariable>

	/* ------------------------------------------------------- */
}
 80229a6:	bf00      	nop
 80229a8:	3708      	adds	r7, #8
 80229aa:	46bd      	mov	sp, r7
 80229ac:	bd80      	pop	{r7, pc}
 80229ae:	bf00      	nop
 80229b0:	2000bc80 	.word	0x2000bc80

080229b4 <EE_Init>:
  * @param  None.
  * @retval - Flash error code: on write Flash error
  *         - FLASH_COMPLETE: on success
  */
uint16_t EE_Init(void)
{
 80229b4:	b580      	push	{r7, lr}
 80229b6:	b08a      	sub	sp, #40	; 0x28
 80229b8:	af00      	add	r7, sp, #0
  uint16_t PageStatus0 = 6, PageStatus1 = 6;
 80229ba:	2306      	movs	r3, #6
 80229bc:	847b      	strh	r3, [r7, #34]	; 0x22
 80229be:	2306      	movs	r3, #6
 80229c0:	843b      	strh	r3, [r7, #32]
  uint16_t VarIdx = 0;
 80229c2:	2300      	movs	r3, #0
 80229c4:	84fb      	strh	r3, [r7, #38]	; 0x26
  uint16_t EepromStatus = 0, ReadStatus = 0;
 80229c6:	2300      	movs	r3, #0
 80229c8:	83fb      	strh	r3, [r7, #30]
 80229ca:	2300      	movs	r3, #0
 80229cc:	83bb      	strh	r3, [r7, #28]
  int16_t x = -1;
 80229ce:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80229d2:	84bb      	strh	r3, [r7, #36]	; 0x24
  HAL_StatusTypeDef  FlashStatus;
  uint32_t SectorError = 0;
 80229d4:	2300      	movs	r3, #0
 80229d6:	617b      	str	r3, [r7, #20]
  FLASH_EraseInitTypeDef pEraseInit;


  /* Get Page0 status */
  PageStatus0 = (*(__IO uint16_t*)PAGE0_BASE_ADDRESS);
 80229d8:	4b9f      	ldr	r3, [pc, #636]	; (8022c58 <EE_Init+0x2a4>)
 80229da:	881b      	ldrh	r3, [r3, #0]
 80229dc:	847b      	strh	r3, [r7, #34]	; 0x22
  /* Get Page1 status */
  PageStatus1 = (*(__IO uint16_t*)PAGE1_BASE_ADDRESS);
 80229de:	4b9f      	ldr	r3, [pc, #636]	; (8022c5c <EE_Init+0x2a8>)
 80229e0:	881b      	ldrh	r3, [r3, #0]
 80229e2:	843b      	strh	r3, [r7, #32]

  pEraseInit.TypeErase = TYPEERASE_SECTORS;
 80229e4:	2300      	movs	r3, #0
 80229e6:	603b      	str	r3, [r7, #0]
  pEraseInit.Sector = PAGE0_ID;
 80229e8:	2302      	movs	r3, #2
 80229ea:	60bb      	str	r3, [r7, #8]
  pEraseInit.NbSectors = 1;
 80229ec:	2301      	movs	r3, #1
 80229ee:	60fb      	str	r3, [r7, #12]
  pEraseInit.VoltageRange = VOLTAGE_RANGE;
 80229f0:	2302      	movs	r3, #2
 80229f2:	613b      	str	r3, [r7, #16]
  
  /* Check for invalid header states and repair if necessary */
  switch (PageStatus0)
 80229f4:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 80229f6:	f64e 62ee 	movw	r2, #61166	; 0xeeee
 80229fa:	4293      	cmp	r3, r2
 80229fc:	d057      	beq.n	8022aae <EE_Init+0xfa>
 80229fe:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8022a02:	4293      	cmp	r3, r2
 8022a04:	d003      	beq.n	8022a0e <EE_Init+0x5a>
 8022a06:	2b00      	cmp	r3, #0
 8022a08:	f000 80f4 	beq.w	8022bf4 <EE_Init+0x240>
 8022a0c:	e18d      	b.n	8022d2a <EE_Init+0x376>
  {
    case ERASED:
      if (PageStatus1 == VALID_PAGE) /* Page0 erased, Page1 valid */
 8022a0e:	8c3b      	ldrh	r3, [r7, #32]
 8022a10:	2b00      	cmp	r3, #0
 8022a12:	d116      	bne.n	8022a42 <EE_Init+0x8e>
      {
          /* Erase Page0 */
        if(!EE_VerifyPageFullyErased(PAGE0_BASE_ADDRESS))
 8022a14:	4890      	ldr	r0, [pc, #576]	; (8022c58 <EE_Init+0x2a4>)
 8022a16:	f000 f9a9 	bl	8022d6c <EE_VerifyPageFullyErased>
 8022a1a:	4603      	mov	r3, r0
 8022a1c:	2b00      	cmp	r3, #0
 8022a1e:	f040 818e 	bne.w	8022d3e <EE_Init+0x38a>
        {
          FlashStatus = HAL_FLASHEx_Erase(&pEraseInit, &SectorError);
 8022a22:	f107 0214 	add.w	r2, r7, #20
 8022a26:	463b      	mov	r3, r7
 8022a28:	4611      	mov	r1, r2
 8022a2a:	4618      	mov	r0, r3
 8022a2c:	f7ee ffdc 	bl	80119e8 <HAL_FLASHEx_Erase>
 8022a30:	4603      	mov	r3, r0
 8022a32:	76fb      	strb	r3, [r7, #27]
          /* If erase operation was failed, a Flash error code is returned */
          if (FlashStatus != HAL_OK)
 8022a34:	7efb      	ldrb	r3, [r7, #27]
 8022a36:	2b00      	cmp	r3, #0
 8022a38:	f000 8181 	beq.w	8022d3e <EE_Init+0x38a>
          {
            return FlashStatus;
 8022a3c:	7efb      	ldrb	r3, [r7, #27]
 8022a3e:	b29b      	uxth	r3, r3
 8022a40:	e185      	b.n	8022d4e <EE_Init+0x39a>
          }
        }
      }
      else if (PageStatus1 == RECEIVE_DATA) /* Page0 erased, Page1 receive */
 8022a42:	8c3b      	ldrh	r3, [r7, #32]
 8022a44:	f64e 62ee 	movw	r2, #61166	; 0xeeee
 8022a48:	4293      	cmp	r3, r2
 8022a4a:	d125      	bne.n	8022a98 <EE_Init+0xe4>
      {
        /* Erase Page0 */
        if(!EE_VerifyPageFullyErased(PAGE0_BASE_ADDRESS))
 8022a4c:	4882      	ldr	r0, [pc, #520]	; (8022c58 <EE_Init+0x2a4>)
 8022a4e:	f000 f98d 	bl	8022d6c <EE_VerifyPageFullyErased>
 8022a52:	4603      	mov	r3, r0
 8022a54:	2b00      	cmp	r3, #0
 8022a56:	d10e      	bne.n	8022a76 <EE_Init+0xc2>
        { 
          FlashStatus = HAL_FLASHEx_Erase(&pEraseInit, &SectorError);
 8022a58:	f107 0214 	add.w	r2, r7, #20
 8022a5c:	463b      	mov	r3, r7
 8022a5e:	4611      	mov	r1, r2
 8022a60:	4618      	mov	r0, r3
 8022a62:	f7ee ffc1 	bl	80119e8 <HAL_FLASHEx_Erase>
 8022a66:	4603      	mov	r3, r0
 8022a68:	76fb      	strb	r3, [r7, #27]
          /* If erase operation was failed, a Flash error code is returned */
          if (FlashStatus != HAL_OK)
 8022a6a:	7efb      	ldrb	r3, [r7, #27]
 8022a6c:	2b00      	cmp	r3, #0
 8022a6e:	d002      	beq.n	8022a76 <EE_Init+0xc2>
          {
            return FlashStatus;
 8022a70:	7efb      	ldrb	r3, [r7, #27]
 8022a72:	b29b      	uxth	r3, r3
 8022a74:	e16b      	b.n	8022d4e <EE_Init+0x39a>
          }
        }
        /* Mark Page1 as valid */
        FlashStatus = HAL_FLASH_Program(TYPEPROGRAM_HALFWORD, PAGE1_BASE_ADDRESS, VALID_PAGE);
 8022a76:	f04f 0200 	mov.w	r2, #0
 8022a7a:	f04f 0300 	mov.w	r3, #0
 8022a7e:	4977      	ldr	r1, [pc, #476]	; (8022c5c <EE_Init+0x2a8>)
 8022a80:	2001      	movs	r0, #1
 8022a82:	f7ee fe11 	bl	80116a8 <HAL_FLASH_Program>
 8022a86:	4603      	mov	r3, r0
 8022a88:	76fb      	strb	r3, [r7, #27]
        /* If program operation was failed, a Flash error code is returned */
        if (FlashStatus != HAL_OK)
 8022a8a:	7efb      	ldrb	r3, [r7, #27]
 8022a8c:	2b00      	cmp	r3, #0
 8022a8e:	f000 8156 	beq.w	8022d3e <EE_Init+0x38a>
        {
          return FlashStatus;
 8022a92:	7efb      	ldrb	r3, [r7, #27]
 8022a94:	b29b      	uxth	r3, r3
 8022a96:	e15a      	b.n	8022d4e <EE_Init+0x39a>
        }
      }
      else /* First EEPROM access (Page0&1 are erased) or invalid state -> format EEPROM */
      {
        /* Erase both Page0 and Page1 and set Page0 as valid page */
        FlashStatus = EE_Format();
 8022a98:	f000 f9fa 	bl	8022e90 <EE_Format>
 8022a9c:	4603      	mov	r3, r0
 8022a9e:	76fb      	strb	r3, [r7, #27]
        /* If erase/program operation was failed, a Flash error code is returned */
        if (FlashStatus != HAL_OK)
 8022aa0:	7efb      	ldrb	r3, [r7, #27]
 8022aa2:	2b00      	cmp	r3, #0
 8022aa4:	f000 814b 	beq.w	8022d3e <EE_Init+0x38a>
        {
          return FlashStatus;
 8022aa8:	7efb      	ldrb	r3, [r7, #27]
 8022aaa:	b29b      	uxth	r3, r3
 8022aac:	e14f      	b.n	8022d4e <EE_Init+0x39a>
        }
      }
      break;

    case RECEIVE_DATA:
      if (PageStatus1 == VALID_PAGE) /* Page0 receive, Page1 valid */
 8022aae:	8c3b      	ldrh	r3, [r7, #32]
 8022ab0:	2b00      	cmp	r3, #0
 8022ab2:	d163      	bne.n	8022b7c <EE_Init+0x1c8>
      {
        /* Transfer data from Page1 to Page0 */
        for (VarIdx = 0; VarIdx < NB_OF_VAR; VarIdx++)
 8022ab4:	2300      	movs	r3, #0
 8022ab6:	84fb      	strh	r3, [r7, #38]	; 0x26
 8022ab8:	e030      	b.n	8022b1c <EE_Init+0x168>
        {
          if (( *(__IO uint16_t*)(PAGE0_BASE_ADDRESS + 6)) == VirtAddVarTab[VarIdx])
 8022aba:	4b69      	ldr	r3, [pc, #420]	; (8022c60 <EE_Init+0x2ac>)
 8022abc:	881b      	ldrh	r3, [r3, #0]
 8022abe:	b29a      	uxth	r2, r3
 8022ac0:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8022ac2:	4968      	ldr	r1, [pc, #416]	; (8022c64 <EE_Init+0x2b0>)
 8022ac4:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 8022ac8:	429a      	cmp	r2, r3
 8022aca:	d101      	bne.n	8022ad0 <EE_Init+0x11c>
          {
            x = VarIdx;
 8022acc:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8022ace:	84bb      	strh	r3, [r7, #36]	; 0x24
          }
          if (VarIdx != x)
 8022ad0:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 8022ad2:	f9b7 3024 	ldrsh.w	r3, [r7, #36]	; 0x24
 8022ad6:	429a      	cmp	r2, r3
 8022ad8:	d01d      	beq.n	8022b16 <EE_Init+0x162>
          {
            /* Read the last variables' updates */
            ReadStatus = EE_ReadVariable(VirtAddVarTab[VarIdx], &DataVar);
 8022ada:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8022adc:	4a61      	ldr	r2, [pc, #388]	; (8022c64 <EE_Init+0x2b0>)
 8022ade:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8022ae2:	4961      	ldr	r1, [pc, #388]	; (8022c68 <EE_Init+0x2b4>)
 8022ae4:	4618      	mov	r0, r3
 8022ae6:	f000 f967 	bl	8022db8 <EE_ReadVariable>
 8022aea:	4603      	mov	r3, r0
 8022aec:	83bb      	strh	r3, [r7, #28]
            /* In case variable corresponding to the virtual address was found */
            if (ReadStatus != 0x1)
 8022aee:	8bbb      	ldrh	r3, [r7, #28]
 8022af0:	2b01      	cmp	r3, #1
 8022af2:	d010      	beq.n	8022b16 <EE_Init+0x162>
            {
              /* Transfer the variable to the Page0 */
              EepromStatus = EE_VerifyPageFullWriteVariable(VirtAddVarTab[VarIdx], DataVar);
 8022af4:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8022af6:	4a5b      	ldr	r2, [pc, #364]	; (8022c64 <EE_Init+0x2b0>)
 8022af8:	f832 2013 	ldrh.w	r2, [r2, r3, lsl #1]
 8022afc:	4b5a      	ldr	r3, [pc, #360]	; (8022c68 <EE_Init+0x2b4>)
 8022afe:	881b      	ldrh	r3, [r3, #0]
 8022b00:	4619      	mov	r1, r3
 8022b02:	4610      	mov	r0, r2
 8022b04:	f000 fa5c 	bl	8022fc0 <EE_VerifyPageFullWriteVariable>
 8022b08:	4603      	mov	r3, r0
 8022b0a:	83fb      	strh	r3, [r7, #30]
              /* If program operation was failed, a Flash error code is returned */
              if (EepromStatus != HAL_OK)
 8022b0c:	8bfb      	ldrh	r3, [r7, #30]
 8022b0e:	2b00      	cmp	r3, #0
 8022b10:	d001      	beq.n	8022b16 <EE_Init+0x162>
              {
                return EepromStatus;
 8022b12:	8bfb      	ldrh	r3, [r7, #30]
 8022b14:	e11b      	b.n	8022d4e <EE_Init+0x39a>
        for (VarIdx = 0; VarIdx < NB_OF_VAR; VarIdx++)
 8022b16:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8022b18:	3301      	adds	r3, #1
 8022b1a:	84fb      	strh	r3, [r7, #38]	; 0x26
 8022b1c:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8022b1e:	2b09      	cmp	r3, #9
 8022b20:	d9cb      	bls.n	8022aba <EE_Init+0x106>
              }
            }
          }
        }
        /* Mark Page0 as valid */
        FlashStatus = HAL_FLASH_Program(TYPEPROGRAM_HALFWORD, PAGE0_BASE_ADDRESS, VALID_PAGE);
 8022b22:	f04f 0200 	mov.w	r2, #0
 8022b26:	f04f 0300 	mov.w	r3, #0
 8022b2a:	494b      	ldr	r1, [pc, #300]	; (8022c58 <EE_Init+0x2a4>)
 8022b2c:	2001      	movs	r0, #1
 8022b2e:	f7ee fdbb 	bl	80116a8 <HAL_FLASH_Program>
 8022b32:	4603      	mov	r3, r0
 8022b34:	76fb      	strb	r3, [r7, #27]
        /* If program operation was failed, a Flash error code is returned */
        if (FlashStatus != HAL_OK)
 8022b36:	7efb      	ldrb	r3, [r7, #27]
 8022b38:	2b00      	cmp	r3, #0
 8022b3a:	d002      	beq.n	8022b42 <EE_Init+0x18e>
        {
          return FlashStatus;
 8022b3c:	7efb      	ldrb	r3, [r7, #27]
 8022b3e:	b29b      	uxth	r3, r3
 8022b40:	e105      	b.n	8022d4e <EE_Init+0x39a>
        }
        pEraseInit.Sector = PAGE1_ID;
 8022b42:	2303      	movs	r3, #3
 8022b44:	60bb      	str	r3, [r7, #8]
        pEraseInit.NbSectors = 1;
 8022b46:	2301      	movs	r3, #1
 8022b48:	60fb      	str	r3, [r7, #12]
        pEraseInit.VoltageRange = VOLTAGE_RANGE;
 8022b4a:	2302      	movs	r3, #2
 8022b4c:	613b      	str	r3, [r7, #16]
        /* Erase Page1 */
        if(!EE_VerifyPageFullyErased(PAGE1_BASE_ADDRESS))
 8022b4e:	4843      	ldr	r0, [pc, #268]	; (8022c5c <EE_Init+0x2a8>)
 8022b50:	f000 f90c 	bl	8022d6c <EE_VerifyPageFullyErased>
 8022b54:	4603      	mov	r3, r0
 8022b56:	2b00      	cmp	r3, #0
 8022b58:	f040 80f3 	bne.w	8022d42 <EE_Init+0x38e>
        { 
          FlashStatus = HAL_FLASHEx_Erase(&pEraseInit, &SectorError);
 8022b5c:	f107 0214 	add.w	r2, r7, #20
 8022b60:	463b      	mov	r3, r7
 8022b62:	4611      	mov	r1, r2
 8022b64:	4618      	mov	r0, r3
 8022b66:	f7ee ff3f 	bl	80119e8 <HAL_FLASHEx_Erase>
 8022b6a:	4603      	mov	r3, r0
 8022b6c:	76fb      	strb	r3, [r7, #27]
          /* If erase operation was failed, a Flash error code is returned */
          if (FlashStatus != HAL_OK)
 8022b6e:	7efb      	ldrb	r3, [r7, #27]
 8022b70:	2b00      	cmp	r3, #0
 8022b72:	f000 80e6 	beq.w	8022d42 <EE_Init+0x38e>
          {
            return FlashStatus;
 8022b76:	7efb      	ldrb	r3, [r7, #27]
 8022b78:	b29b      	uxth	r3, r3
 8022b7a:	e0e8      	b.n	8022d4e <EE_Init+0x39a>
          }
        }
      }
      else if (PageStatus1 == ERASED) /* Page0 receive, Page1 erased */
 8022b7c:	8c3b      	ldrh	r3, [r7, #32]
 8022b7e:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8022b82:	4293      	cmp	r3, r2
 8022b84:	d12b      	bne.n	8022bde <EE_Init+0x22a>
      {
        pEraseInit.Sector = PAGE1_ID;
 8022b86:	2303      	movs	r3, #3
 8022b88:	60bb      	str	r3, [r7, #8]
        pEraseInit.NbSectors = 1;
 8022b8a:	2301      	movs	r3, #1
 8022b8c:	60fb      	str	r3, [r7, #12]
        pEraseInit.VoltageRange = VOLTAGE_RANGE;
 8022b8e:	2302      	movs	r3, #2
 8022b90:	613b      	str	r3, [r7, #16]
        /* Erase Page1 */
        if(!EE_VerifyPageFullyErased(PAGE1_BASE_ADDRESS))
 8022b92:	4832      	ldr	r0, [pc, #200]	; (8022c5c <EE_Init+0x2a8>)
 8022b94:	f000 f8ea 	bl	8022d6c <EE_VerifyPageFullyErased>
 8022b98:	4603      	mov	r3, r0
 8022b9a:	2b00      	cmp	r3, #0
 8022b9c:	d10e      	bne.n	8022bbc <EE_Init+0x208>
        { 
          FlashStatus = HAL_FLASHEx_Erase(&pEraseInit, &SectorError);
 8022b9e:	f107 0214 	add.w	r2, r7, #20
 8022ba2:	463b      	mov	r3, r7
 8022ba4:	4611      	mov	r1, r2
 8022ba6:	4618      	mov	r0, r3
 8022ba8:	f7ee ff1e 	bl	80119e8 <HAL_FLASHEx_Erase>
 8022bac:	4603      	mov	r3, r0
 8022bae:	76fb      	strb	r3, [r7, #27]
          /* If erase operation was failed, a Flash error code is returned */
          if (FlashStatus != HAL_OK)
 8022bb0:	7efb      	ldrb	r3, [r7, #27]
 8022bb2:	2b00      	cmp	r3, #0
 8022bb4:	d002      	beq.n	8022bbc <EE_Init+0x208>
          {
            return FlashStatus;
 8022bb6:	7efb      	ldrb	r3, [r7, #27]
 8022bb8:	b29b      	uxth	r3, r3
 8022bba:	e0c8      	b.n	8022d4e <EE_Init+0x39a>
          }
        }
        /* Mark Page0 as valid */
        FlashStatus = HAL_FLASH_Program(TYPEPROGRAM_HALFWORD, PAGE0_BASE_ADDRESS, VALID_PAGE);
 8022bbc:	f04f 0200 	mov.w	r2, #0
 8022bc0:	f04f 0300 	mov.w	r3, #0
 8022bc4:	4924      	ldr	r1, [pc, #144]	; (8022c58 <EE_Init+0x2a4>)
 8022bc6:	2001      	movs	r0, #1
 8022bc8:	f7ee fd6e 	bl	80116a8 <HAL_FLASH_Program>
 8022bcc:	4603      	mov	r3, r0
 8022bce:	76fb      	strb	r3, [r7, #27]
        /* If program operation was failed, a Flash error code is returned */
        if (FlashStatus != HAL_OK)
 8022bd0:	7efb      	ldrb	r3, [r7, #27]
 8022bd2:	2b00      	cmp	r3, #0
 8022bd4:	f000 80b5 	beq.w	8022d42 <EE_Init+0x38e>
        {
          return FlashStatus;
 8022bd8:	7efb      	ldrb	r3, [r7, #27]
 8022bda:	b29b      	uxth	r3, r3
 8022bdc:	e0b7      	b.n	8022d4e <EE_Init+0x39a>
        }
      }
      else /* Invalid state -> format eeprom */
      {
        /* Erase both Page0 and Page1 and set Page0 as valid page */
        FlashStatus = EE_Format();
 8022bde:	f000 f957 	bl	8022e90 <EE_Format>
 8022be2:	4603      	mov	r3, r0
 8022be4:	76fb      	strb	r3, [r7, #27]
        /* If erase/program operation was failed, a Flash error code is returned */
        if (FlashStatus != HAL_OK)
 8022be6:	7efb      	ldrb	r3, [r7, #27]
 8022be8:	2b00      	cmp	r3, #0
 8022bea:	f000 80aa 	beq.w	8022d42 <EE_Init+0x38e>
        {
          return FlashStatus;
 8022bee:	7efb      	ldrb	r3, [r7, #27]
 8022bf0:	b29b      	uxth	r3, r3
 8022bf2:	e0ac      	b.n	8022d4e <EE_Init+0x39a>
        }
      }
      break;

    case VALID_PAGE:
      if (PageStatus1 == VALID_PAGE) /* Invalid state -> format eeprom */
 8022bf4:	8c3b      	ldrh	r3, [r7, #32]
 8022bf6:	2b00      	cmp	r3, #0
 8022bf8:	d10a      	bne.n	8022c10 <EE_Init+0x25c>
      {
        /* Erase both Page0 and Page1 and set Page0 as valid page */
        FlashStatus = EE_Format();
 8022bfa:	f000 f949 	bl	8022e90 <EE_Format>
 8022bfe:	4603      	mov	r3, r0
 8022c00:	76fb      	strb	r3, [r7, #27]
        /* If erase/program operation was failed, a Flash error code is returned */
        if (FlashStatus != HAL_OK)
 8022c02:	7efb      	ldrb	r3, [r7, #27]
 8022c04:	2b00      	cmp	r3, #0
 8022c06:	f000 809e 	beq.w	8022d46 <EE_Init+0x392>
        {
          return FlashStatus;
 8022c0a:	7efb      	ldrb	r3, [r7, #27]
 8022c0c:	b29b      	uxth	r3, r3
 8022c0e:	e09e      	b.n	8022d4e <EE_Init+0x39a>
        }
      }
      else if (PageStatus1 == ERASED) /* Page0 valid, Page1 erased */
 8022c10:	8c3b      	ldrh	r3, [r7, #32]
 8022c12:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8022c16:	4293      	cmp	r3, r2
 8022c18:	d11b      	bne.n	8022c52 <EE_Init+0x29e>
      {
        pEraseInit.Sector = PAGE1_ID;
 8022c1a:	2303      	movs	r3, #3
 8022c1c:	60bb      	str	r3, [r7, #8]
        pEraseInit.NbSectors = 1;
 8022c1e:	2301      	movs	r3, #1
 8022c20:	60fb      	str	r3, [r7, #12]
        pEraseInit.VoltageRange = VOLTAGE_RANGE;
 8022c22:	2302      	movs	r3, #2
 8022c24:	613b      	str	r3, [r7, #16]
        /* Erase Page1 */
        if(!EE_VerifyPageFullyErased(PAGE1_BASE_ADDRESS))
 8022c26:	480d      	ldr	r0, [pc, #52]	; (8022c5c <EE_Init+0x2a8>)
 8022c28:	f000 f8a0 	bl	8022d6c <EE_VerifyPageFullyErased>
 8022c2c:	4603      	mov	r3, r0
 8022c2e:	2b00      	cmp	r3, #0
 8022c30:	f040 8089 	bne.w	8022d46 <EE_Init+0x392>
        { 
          FlashStatus = HAL_FLASHEx_Erase(&pEraseInit, &SectorError);
 8022c34:	f107 0214 	add.w	r2, r7, #20
 8022c38:	463b      	mov	r3, r7
 8022c3a:	4611      	mov	r1, r2
 8022c3c:	4618      	mov	r0, r3
 8022c3e:	f7ee fed3 	bl	80119e8 <HAL_FLASHEx_Erase>
 8022c42:	4603      	mov	r3, r0
 8022c44:	76fb      	strb	r3, [r7, #27]
          /* If erase operation was failed, a Flash error code is returned */
          if (FlashStatus != HAL_OK)
 8022c46:	7efb      	ldrb	r3, [r7, #27]
 8022c48:	2b00      	cmp	r3, #0
 8022c4a:	d07c      	beq.n	8022d46 <EE_Init+0x392>
          {
            return FlashStatus;
 8022c4c:	7efb      	ldrb	r3, [r7, #27]
 8022c4e:	b29b      	uxth	r3, r3
 8022c50:	e07d      	b.n	8022d4e <EE_Init+0x39a>
        }
      }
      else /* Page0 valid, Page1 receive */
      {
        /* Transfer data from Page0 to Page1 */
        for (VarIdx = 0; VarIdx < NB_OF_VAR; VarIdx++)
 8022c52:	2300      	movs	r3, #0
 8022c54:	84fb      	strh	r3, [r7, #38]	; 0x26
 8022c56:	e03a      	b.n	8022cce <EE_Init+0x31a>
 8022c58:	08008000 	.word	0x08008000
 8022c5c:	0800c000 	.word	0x0800c000
 8022c60:	08008006 	.word	0x08008006
 8022c64:	20000014 	.word	0x20000014
 8022c68:	20004104 	.word	0x20004104
        {
          if ((*(__IO uint16_t*)(PAGE1_BASE_ADDRESS + 6)) == VirtAddVarTab[VarIdx])
 8022c6c:	4b3a      	ldr	r3, [pc, #232]	; (8022d58 <EE_Init+0x3a4>)
 8022c6e:	881b      	ldrh	r3, [r3, #0]
 8022c70:	b29a      	uxth	r2, r3
 8022c72:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8022c74:	4939      	ldr	r1, [pc, #228]	; (8022d5c <EE_Init+0x3a8>)
 8022c76:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 8022c7a:	429a      	cmp	r2, r3
 8022c7c:	d101      	bne.n	8022c82 <EE_Init+0x2ce>
          {
            x = VarIdx;
 8022c7e:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8022c80:	84bb      	strh	r3, [r7, #36]	; 0x24
          }
          if (VarIdx != x)
 8022c82:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 8022c84:	f9b7 3024 	ldrsh.w	r3, [r7, #36]	; 0x24
 8022c88:	429a      	cmp	r2, r3
 8022c8a:	d01d      	beq.n	8022cc8 <EE_Init+0x314>
          {
            /* Read the last variables' updates */
            ReadStatus = EE_ReadVariable(VirtAddVarTab[VarIdx], &DataVar);
 8022c8c:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8022c8e:	4a33      	ldr	r2, [pc, #204]	; (8022d5c <EE_Init+0x3a8>)
 8022c90:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8022c94:	4932      	ldr	r1, [pc, #200]	; (8022d60 <EE_Init+0x3ac>)
 8022c96:	4618      	mov	r0, r3
 8022c98:	f000 f88e 	bl	8022db8 <EE_ReadVariable>
 8022c9c:	4603      	mov	r3, r0
 8022c9e:	83bb      	strh	r3, [r7, #28]
            /* In case variable corresponding to the virtual address was found */
            if (ReadStatus != 0x1)
 8022ca0:	8bbb      	ldrh	r3, [r7, #28]
 8022ca2:	2b01      	cmp	r3, #1
 8022ca4:	d010      	beq.n	8022cc8 <EE_Init+0x314>
            {
              /* Transfer the variable to the Page1 */
              EepromStatus = EE_VerifyPageFullWriteVariable(VirtAddVarTab[VarIdx], DataVar);
 8022ca6:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8022ca8:	4a2c      	ldr	r2, [pc, #176]	; (8022d5c <EE_Init+0x3a8>)
 8022caa:	f832 2013 	ldrh.w	r2, [r2, r3, lsl #1]
 8022cae:	4b2c      	ldr	r3, [pc, #176]	; (8022d60 <EE_Init+0x3ac>)
 8022cb0:	881b      	ldrh	r3, [r3, #0]
 8022cb2:	4619      	mov	r1, r3
 8022cb4:	4610      	mov	r0, r2
 8022cb6:	f000 f983 	bl	8022fc0 <EE_VerifyPageFullWriteVariable>
 8022cba:	4603      	mov	r3, r0
 8022cbc:	83fb      	strh	r3, [r7, #30]
              /* If program operation was failed, a Flash error code is returned */
              if (EepromStatus != HAL_OK)
 8022cbe:	8bfb      	ldrh	r3, [r7, #30]
 8022cc0:	2b00      	cmp	r3, #0
 8022cc2:	d001      	beq.n	8022cc8 <EE_Init+0x314>
              {
                return EepromStatus;
 8022cc4:	8bfb      	ldrh	r3, [r7, #30]
 8022cc6:	e042      	b.n	8022d4e <EE_Init+0x39a>
        for (VarIdx = 0; VarIdx < NB_OF_VAR; VarIdx++)
 8022cc8:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8022cca:	3301      	adds	r3, #1
 8022ccc:	84fb      	strh	r3, [r7, #38]	; 0x26
 8022cce:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8022cd0:	2b09      	cmp	r3, #9
 8022cd2:	d9cb      	bls.n	8022c6c <EE_Init+0x2b8>
              }
            }
          }
        }
        /* Mark Page1 as valid */
        FlashStatus = HAL_FLASH_Program(TYPEPROGRAM_HALFWORD, PAGE1_BASE_ADDRESS, VALID_PAGE);        
 8022cd4:	f04f 0200 	mov.w	r2, #0
 8022cd8:	f04f 0300 	mov.w	r3, #0
 8022cdc:	4921      	ldr	r1, [pc, #132]	; (8022d64 <EE_Init+0x3b0>)
 8022cde:	2001      	movs	r0, #1
 8022ce0:	f7ee fce2 	bl	80116a8 <HAL_FLASH_Program>
 8022ce4:	4603      	mov	r3, r0
 8022ce6:	76fb      	strb	r3, [r7, #27]
        /* If program operation was failed, a Flash error code is returned */
        if (FlashStatus != HAL_OK)
 8022ce8:	7efb      	ldrb	r3, [r7, #27]
 8022cea:	2b00      	cmp	r3, #0
 8022cec:	d002      	beq.n	8022cf4 <EE_Init+0x340>
        {
          return FlashStatus;
 8022cee:	7efb      	ldrb	r3, [r7, #27]
 8022cf0:	b29b      	uxth	r3, r3
 8022cf2:	e02c      	b.n	8022d4e <EE_Init+0x39a>
        }
        pEraseInit.Sector = PAGE0_ID;
 8022cf4:	2302      	movs	r3, #2
 8022cf6:	60bb      	str	r3, [r7, #8]
        pEraseInit.NbSectors = 1;
 8022cf8:	2301      	movs	r3, #1
 8022cfa:	60fb      	str	r3, [r7, #12]
        pEraseInit.VoltageRange = VOLTAGE_RANGE;
 8022cfc:	2302      	movs	r3, #2
 8022cfe:	613b      	str	r3, [r7, #16]
        /* Erase Page0 */
        if(!EE_VerifyPageFullyErased(PAGE0_BASE_ADDRESS))
 8022d00:	4819      	ldr	r0, [pc, #100]	; (8022d68 <EE_Init+0x3b4>)
 8022d02:	f000 f833 	bl	8022d6c <EE_VerifyPageFullyErased>
 8022d06:	4603      	mov	r3, r0
 8022d08:	2b00      	cmp	r3, #0
 8022d0a:	d11c      	bne.n	8022d46 <EE_Init+0x392>
        { 
          FlashStatus = HAL_FLASHEx_Erase(&pEraseInit, &SectorError);
 8022d0c:	f107 0214 	add.w	r2, r7, #20
 8022d10:	463b      	mov	r3, r7
 8022d12:	4611      	mov	r1, r2
 8022d14:	4618      	mov	r0, r3
 8022d16:	f7ee fe67 	bl	80119e8 <HAL_FLASHEx_Erase>
 8022d1a:	4603      	mov	r3, r0
 8022d1c:	76fb      	strb	r3, [r7, #27]
          /* If erase operation was failed, a Flash error code is returned */
          if (FlashStatus != HAL_OK)
 8022d1e:	7efb      	ldrb	r3, [r7, #27]
 8022d20:	2b00      	cmp	r3, #0
 8022d22:	d010      	beq.n	8022d46 <EE_Init+0x392>
          {
            return FlashStatus;
 8022d24:	7efb      	ldrb	r3, [r7, #27]
 8022d26:	b29b      	uxth	r3, r3
 8022d28:	e011      	b.n	8022d4e <EE_Init+0x39a>
      }
      break;

    default:  /* Any other state -> format eeprom */
      /* Erase both Page0 and Page1 and set Page0 as valid page */
      FlashStatus = EE_Format();
 8022d2a:	f000 f8b1 	bl	8022e90 <EE_Format>
 8022d2e:	4603      	mov	r3, r0
 8022d30:	76fb      	strb	r3, [r7, #27]
      /* If erase/program operation was failed, a Flash error code is returned */
      if (FlashStatus != HAL_OK)
 8022d32:	7efb      	ldrb	r3, [r7, #27]
 8022d34:	2b00      	cmp	r3, #0
 8022d36:	d008      	beq.n	8022d4a <EE_Init+0x396>
      {
        return FlashStatus;
 8022d38:	7efb      	ldrb	r3, [r7, #27]
 8022d3a:	b29b      	uxth	r3, r3
 8022d3c:	e007      	b.n	8022d4e <EE_Init+0x39a>
      break;
 8022d3e:	bf00      	nop
 8022d40:	e004      	b.n	8022d4c <EE_Init+0x398>
      break;
 8022d42:	bf00      	nop
 8022d44:	e002      	b.n	8022d4c <EE_Init+0x398>
      break;
 8022d46:	bf00      	nop
 8022d48:	e000      	b.n	8022d4c <EE_Init+0x398>
      }
      break;
 8022d4a:	bf00      	nop
  }

  return HAL_OK;
 8022d4c:	2300      	movs	r3, #0
}
 8022d4e:	4618      	mov	r0, r3
 8022d50:	3728      	adds	r7, #40	; 0x28
 8022d52:	46bd      	mov	sp, r7
 8022d54:	bd80      	pop	{r7, pc}
 8022d56:	bf00      	nop
 8022d58:	0800c006 	.word	0x0800c006
 8022d5c:	20000014 	.word	0x20000014
 8022d60:	20004104 	.word	0x20004104
 8022d64:	0800c000 	.word	0x0800c000
 8022d68:	08008000 	.word	0x08008000

08022d6c <EE_VerifyPageFullyErased>:
  * @retval page fully erased status:
  *           - 0: if Page not erased
  *           - 1: if Page erased
  */
uint16_t EE_VerifyPageFullyErased(uint32_t Address)
{
 8022d6c:	b480      	push	{r7}
 8022d6e:	b085      	sub	sp, #20
 8022d70:	af00      	add	r7, sp, #0
 8022d72:	6078      	str	r0, [r7, #4]
  uint32_t ReadStatus = 1;
 8022d74:	2301      	movs	r3, #1
 8022d76:	60fb      	str	r3, [r7, #12]
  uint16_t AddressValue = 0x5555;
 8022d78:	f245 5355 	movw	r3, #21845	; 0x5555
 8022d7c:	817b      	strh	r3, [r7, #10]
    
  /* Check each active page address starting from end */
  while (Address <= PAGE0_END_ADDRESS)
 8022d7e:	e00d      	b.n	8022d9c <EE_VerifyPageFullyErased+0x30>
  {
    /* Get the current location content to be compared with virtual address */
    AddressValue = (*(__IO uint16_t*)Address);
 8022d80:	687b      	ldr	r3, [r7, #4]
 8022d82:	881b      	ldrh	r3, [r3, #0]
 8022d84:	817b      	strh	r3, [r7, #10]

    /* Compare the read address with the virtual address */
    if (AddressValue != ERASED)
 8022d86:	897b      	ldrh	r3, [r7, #10]
 8022d88:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8022d8c:	4293      	cmp	r3, r2
 8022d8e:	d002      	beq.n	8022d96 <EE_VerifyPageFullyErased+0x2a>
    {
      
      /* In case variable value is read, reset ReadStatus flag */
      ReadStatus = 0;
 8022d90:	2300      	movs	r3, #0
 8022d92:	60fb      	str	r3, [r7, #12]

      break;
 8022d94:	e006      	b.n	8022da4 <EE_VerifyPageFullyErased+0x38>
    }
    /* Next address location */
    Address = Address + 4;
 8022d96:	687b      	ldr	r3, [r7, #4]
 8022d98:	3304      	adds	r3, #4
 8022d9a:	607b      	str	r3, [r7, #4]
  while (Address <= PAGE0_END_ADDRESS)
 8022d9c:	687b      	ldr	r3, [r7, #4]
 8022d9e:	4a05      	ldr	r2, [pc, #20]	; (8022db4 <EE_VerifyPageFullyErased+0x48>)
 8022da0:	4293      	cmp	r3, r2
 8022da2:	d9ed      	bls.n	8022d80 <EE_VerifyPageFullyErased+0x14>
  }
  
  /* Return ReadStatus value: (0: Page not erased, 1: Sector erased) */
  return ReadStatus;
 8022da4:	68fb      	ldr	r3, [r7, #12]
 8022da6:	b29b      	uxth	r3, r3
}
 8022da8:	4618      	mov	r0, r3
 8022daa:	3714      	adds	r7, #20
 8022dac:	46bd      	mov	sp, r7
 8022dae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8022db2:	4770      	bx	lr
 8022db4:	0800bfff 	.word	0x0800bfff

08022db8 <EE_ReadVariable>:
  *           - 0: if variable was found
  *           - 1: if the variable was not found
  *           - NO_VALID_PAGE: if no valid page was found.
  */
uint16_t EE_ReadVariable(uint16_t VirtAddress, uint16_t* Data)
{
 8022db8:	b580      	push	{r7, lr}
 8022dba:	b086      	sub	sp, #24
 8022dbc:	af00      	add	r7, sp, #0
 8022dbe:	4603      	mov	r3, r0
 8022dc0:	6039      	str	r1, [r7, #0]
 8022dc2:	80fb      	strh	r3, [r7, #6]
  uint16_t ValidPage = PAGE0;
 8022dc4:	2300      	movs	r3, #0
 8022dc6:	81fb      	strh	r3, [r7, #14]
  uint16_t AddressValue = 0x5555, ReadStatus = 1;
 8022dc8:	f245 5355 	movw	r3, #21845	; 0x5555
 8022dcc:	81bb      	strh	r3, [r7, #12]
 8022dce:	2301      	movs	r3, #1
 8022dd0:	82fb      	strh	r3, [r7, #22]
  uint32_t Address = EEPROM_START_ADDRESS, PageStartAddress = EEPROM_START_ADDRESS;
 8022dd2:	4b1c      	ldr	r3, [pc, #112]	; (8022e44 <EE_ReadVariable+0x8c>)
 8022dd4:	613b      	str	r3, [r7, #16]
 8022dd6:	4b1b      	ldr	r3, [pc, #108]	; (8022e44 <EE_ReadVariable+0x8c>)
 8022dd8:	60bb      	str	r3, [r7, #8]

  /* Get active Page for read operation */
  ValidPage = EE_FindValidPage(READ_FROM_VALID_PAGE);
 8022dda:	2000      	movs	r0, #0
 8022ddc:	f000 f8aa 	bl	8022f34 <EE_FindValidPage>
 8022de0:	4603      	mov	r3, r0
 8022de2:	81fb      	strh	r3, [r7, #14]

  /* Check if there is no valid page */
  if (ValidPage == NO_VALID_PAGE)
 8022de4:	89fb      	ldrh	r3, [r7, #14]
 8022de6:	2bab      	cmp	r3, #171	; 0xab
 8022de8:	d101      	bne.n	8022dee <EE_ReadVariable+0x36>
  {
    return  NO_VALID_PAGE;
 8022dea:	23ab      	movs	r3, #171	; 0xab
 8022dec:	e025      	b.n	8022e3a <EE_ReadVariable+0x82>
  }

  /* Get the valid Page start Address */
  PageStartAddress = (uint32_t)(EEPROM_START_ADDRESS + (uint32_t)(ValidPage * PAGE_SIZE));
 8022dee:	89fb      	ldrh	r3, [r7, #14]
 8022df0:	f503 5300 	add.w	r3, r3, #8192	; 0x2000
 8022df4:	3302      	adds	r3, #2
 8022df6:	039b      	lsls	r3, r3, #14
 8022df8:	60bb      	str	r3, [r7, #8]

  /* Get the valid Page end Address */
  Address = (uint32_t)((EEPROM_START_ADDRESS - 2) + (uint32_t)((1 + ValidPage) * PAGE_SIZE));
 8022dfa:	89fb      	ldrh	r3, [r7, #14]
 8022dfc:	3301      	adds	r3, #1
 8022dfe:	039a      	lsls	r2, r3, #14
 8022e00:	4b11      	ldr	r3, [pc, #68]	; (8022e48 <EE_ReadVariable+0x90>)
 8022e02:	4413      	add	r3, r2
 8022e04:	613b      	str	r3, [r7, #16]

  /* Check each active page address starting from end */
  while (Address > (PageStartAddress + 2))
 8022e06:	e012      	b.n	8022e2e <EE_ReadVariable+0x76>
  {
    /* Get the current location content to be compared with virtual address */
    AddressValue = (*(__IO uint16_t*)Address);
 8022e08:	693b      	ldr	r3, [r7, #16]
 8022e0a:	881b      	ldrh	r3, [r3, #0]
 8022e0c:	81bb      	strh	r3, [r7, #12]

    /* Compare the read address with the virtual address */
    if (AddressValue == VirtAddress)
 8022e0e:	89ba      	ldrh	r2, [r7, #12]
 8022e10:	88fb      	ldrh	r3, [r7, #6]
 8022e12:	429a      	cmp	r2, r3
 8022e14:	d108      	bne.n	8022e28 <EE_ReadVariable+0x70>
    {
      /* Get content of Address-2 which is variable value */
      *Data = (*(__IO uint16_t*)(Address - 2));
 8022e16:	693b      	ldr	r3, [r7, #16]
 8022e18:	3b02      	subs	r3, #2
 8022e1a:	881b      	ldrh	r3, [r3, #0]
 8022e1c:	b29a      	uxth	r2, r3
 8022e1e:	683b      	ldr	r3, [r7, #0]
 8022e20:	801a      	strh	r2, [r3, #0]

      /* In case variable value is read, reset ReadStatus flag */
      ReadStatus = 0;
 8022e22:	2300      	movs	r3, #0
 8022e24:	82fb      	strh	r3, [r7, #22]

      break;
 8022e26:	e007      	b.n	8022e38 <EE_ReadVariable+0x80>
    }
    else
    {
      /* Next address location */
      Address = Address - 4;
 8022e28:	693b      	ldr	r3, [r7, #16]
 8022e2a:	3b04      	subs	r3, #4
 8022e2c:	613b      	str	r3, [r7, #16]
  while (Address > (PageStartAddress + 2))
 8022e2e:	68bb      	ldr	r3, [r7, #8]
 8022e30:	1c9a      	adds	r2, r3, #2
 8022e32:	693b      	ldr	r3, [r7, #16]
 8022e34:	429a      	cmp	r2, r3
 8022e36:	d3e7      	bcc.n	8022e08 <EE_ReadVariable+0x50>
    }
  }

  /* Return ReadStatus value: (0: variable exist, 1: variable doesn't exist) */
  return ReadStatus;
 8022e38:	8afb      	ldrh	r3, [r7, #22]
}
 8022e3a:	4618      	mov	r0, r3
 8022e3c:	3718      	adds	r7, #24
 8022e3e:	46bd      	mov	sp, r7
 8022e40:	bd80      	pop	{r7, pc}
 8022e42:	bf00      	nop
 8022e44:	08008000 	.word	0x08008000
 8022e48:	08007ffe 	.word	0x08007ffe

08022e4c <EE_WriteVariable>:
  *           - PAGE_FULL: if valid page is full
  *           - NO_VALID_PAGE: if no valid page was found
  *           - Flash error code: on write Flash error
  */
uint16_t EE_WriteVariable(uint16_t VirtAddress, uint16_t Data)
{
 8022e4c:	b580      	push	{r7, lr}
 8022e4e:	b084      	sub	sp, #16
 8022e50:	af00      	add	r7, sp, #0
 8022e52:	4603      	mov	r3, r0
 8022e54:	460a      	mov	r2, r1
 8022e56:	80fb      	strh	r3, [r7, #6]
 8022e58:	4613      	mov	r3, r2
 8022e5a:	80bb      	strh	r3, [r7, #4]
  uint16_t Status = 0;
 8022e5c:	2300      	movs	r3, #0
 8022e5e:	81fb      	strh	r3, [r7, #14]

  /* Write the variable virtual address and value in the EEPROM */
  Status = EE_VerifyPageFullWriteVariable(VirtAddress, Data);
 8022e60:	88ba      	ldrh	r2, [r7, #4]
 8022e62:	88fb      	ldrh	r3, [r7, #6]
 8022e64:	4611      	mov	r1, r2
 8022e66:	4618      	mov	r0, r3
 8022e68:	f000 f8aa 	bl	8022fc0 <EE_VerifyPageFullWriteVariable>
 8022e6c:	4603      	mov	r3, r0
 8022e6e:	81fb      	strh	r3, [r7, #14]

  /* In case the EEPROM active page is full */
  if (Status == PAGE_FULL)
 8022e70:	89fb      	ldrh	r3, [r7, #14]
 8022e72:	2b80      	cmp	r3, #128	; 0x80
 8022e74:	d107      	bne.n	8022e86 <EE_WriteVariable+0x3a>
  {
    /* Perform Page transfer */
    Status = EE_PageTransfer(VirtAddress, Data);
 8022e76:	88ba      	ldrh	r2, [r7, #4]
 8022e78:	88fb      	ldrh	r3, [r7, #6]
 8022e7a:	4611      	mov	r1, r2
 8022e7c:	4618      	mov	r0, r3
 8022e7e:	f000 f8fd 	bl	802307c <EE_PageTransfer>
 8022e82:	4603      	mov	r3, r0
 8022e84:	81fb      	strh	r3, [r7, #14]
  }

  /* Return last operation status */
  return Status;
 8022e86:	89fb      	ldrh	r3, [r7, #14]
}
 8022e88:	4618      	mov	r0, r3
 8022e8a:	3710      	adds	r7, #16
 8022e8c:	46bd      	mov	sp, r7
 8022e8e:	bd80      	pop	{r7, pc}

08022e90 <EE_Format>:
  * @param  None
  * @retval Status of the last operation (Flash write or erase) done during
  *         EEPROM formating
  */
static HAL_StatusTypeDef EE_Format(void)
{
 8022e90:	b580      	push	{r7, lr}
 8022e92:	b088      	sub	sp, #32
 8022e94:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef FlashStatus = HAL_OK;
 8022e96:	2300      	movs	r3, #0
 8022e98:	77fb      	strb	r3, [r7, #31]
  uint32_t SectorError = 0;
 8022e9a:	2300      	movs	r3, #0
 8022e9c:	61bb      	str	r3, [r7, #24]
  FLASH_EraseInitTypeDef pEraseInit;

  pEraseInit.TypeErase = FLASH_TYPEERASE_SECTORS;  
 8022e9e:	2300      	movs	r3, #0
 8022ea0:	607b      	str	r3, [r7, #4]
  pEraseInit.Sector = PAGE0_ID;
 8022ea2:	2302      	movs	r3, #2
 8022ea4:	60fb      	str	r3, [r7, #12]
  pEraseInit.NbSectors = 1;
 8022ea6:	2301      	movs	r3, #1
 8022ea8:	613b      	str	r3, [r7, #16]
  pEraseInit.VoltageRange = VOLTAGE_RANGE;
 8022eaa:	2302      	movs	r3, #2
 8022eac:	617b      	str	r3, [r7, #20]
  /* Erase Page0 */
  if(!EE_VerifyPageFullyErased(PAGE0_BASE_ADDRESS))
 8022eae:	481f      	ldr	r0, [pc, #124]	; (8022f2c <EE_Format+0x9c>)
 8022eb0:	f7ff ff5c 	bl	8022d6c <EE_VerifyPageFullyErased>
 8022eb4:	4603      	mov	r3, r0
 8022eb6:	2b00      	cmp	r3, #0
 8022eb8:	d10d      	bne.n	8022ed6 <EE_Format+0x46>
  {
    FlashStatus = HAL_FLASHEx_Erase(&pEraseInit, &SectorError); 
 8022eba:	f107 0218 	add.w	r2, r7, #24
 8022ebe:	1d3b      	adds	r3, r7, #4
 8022ec0:	4611      	mov	r1, r2
 8022ec2:	4618      	mov	r0, r3
 8022ec4:	f7ee fd90 	bl	80119e8 <HAL_FLASHEx_Erase>
 8022ec8:	4603      	mov	r3, r0
 8022eca:	77fb      	strb	r3, [r7, #31]
    /* If erase operation was failed, a Flash error code is returned */
    if (FlashStatus != HAL_OK)
 8022ecc:	7ffb      	ldrb	r3, [r7, #31]
 8022ece:	2b00      	cmp	r3, #0
 8022ed0:	d001      	beq.n	8022ed6 <EE_Format+0x46>
    {
      return FlashStatus;
 8022ed2:	7ffb      	ldrb	r3, [r7, #31]
 8022ed4:	e025      	b.n	8022f22 <EE_Format+0x92>
    }
  }
  /* Set Page0 as valid page: Write VALID_PAGE at Page0 base address */
  FlashStatus = HAL_FLASH_Program(TYPEPROGRAM_HALFWORD, PAGE0_BASE_ADDRESS, VALID_PAGE); 
 8022ed6:	f04f 0200 	mov.w	r2, #0
 8022eda:	f04f 0300 	mov.w	r3, #0
 8022ede:	4913      	ldr	r1, [pc, #76]	; (8022f2c <EE_Format+0x9c>)
 8022ee0:	2001      	movs	r0, #1
 8022ee2:	f7ee fbe1 	bl	80116a8 <HAL_FLASH_Program>
 8022ee6:	4603      	mov	r3, r0
 8022ee8:	77fb      	strb	r3, [r7, #31]
  /* If program operation was failed, a Flash error code is returned */
  if (FlashStatus != HAL_OK)
 8022eea:	7ffb      	ldrb	r3, [r7, #31]
 8022eec:	2b00      	cmp	r3, #0
 8022eee:	d001      	beq.n	8022ef4 <EE_Format+0x64>
  {
    return FlashStatus;
 8022ef0:	7ffb      	ldrb	r3, [r7, #31]
 8022ef2:	e016      	b.n	8022f22 <EE_Format+0x92>
  }

  pEraseInit.Sector = PAGE1_ID;
 8022ef4:	2303      	movs	r3, #3
 8022ef6:	60fb      	str	r3, [r7, #12]
  /* Erase Page1 */
  if(!EE_VerifyPageFullyErased(PAGE1_BASE_ADDRESS))
 8022ef8:	480d      	ldr	r0, [pc, #52]	; (8022f30 <EE_Format+0xa0>)
 8022efa:	f7ff ff37 	bl	8022d6c <EE_VerifyPageFullyErased>
 8022efe:	4603      	mov	r3, r0
 8022f00:	2b00      	cmp	r3, #0
 8022f02:	d10d      	bne.n	8022f20 <EE_Format+0x90>
  {  
    FlashStatus = HAL_FLASHEx_Erase(&pEraseInit, &SectorError); 
 8022f04:	f107 0218 	add.w	r2, r7, #24
 8022f08:	1d3b      	adds	r3, r7, #4
 8022f0a:	4611      	mov	r1, r2
 8022f0c:	4618      	mov	r0, r3
 8022f0e:	f7ee fd6b 	bl	80119e8 <HAL_FLASHEx_Erase>
 8022f12:	4603      	mov	r3, r0
 8022f14:	77fb      	strb	r3, [r7, #31]
    /* If erase operation was failed, a Flash error code is returned */
    if (FlashStatus != HAL_OK)
 8022f16:	7ffb      	ldrb	r3, [r7, #31]
 8022f18:	2b00      	cmp	r3, #0
 8022f1a:	d001      	beq.n	8022f20 <EE_Format+0x90>
    {
      return FlashStatus;
 8022f1c:	7ffb      	ldrb	r3, [r7, #31]
 8022f1e:	e000      	b.n	8022f22 <EE_Format+0x92>
    }
  }
  
  return HAL_OK;
 8022f20:	2300      	movs	r3, #0
}
 8022f22:	4618      	mov	r0, r3
 8022f24:	3720      	adds	r7, #32
 8022f26:	46bd      	mov	sp, r7
 8022f28:	bd80      	pop	{r7, pc}
 8022f2a:	bf00      	nop
 8022f2c:	08008000 	.word	0x08008000
 8022f30:	0800c000 	.word	0x0800c000

08022f34 <EE_FindValidPage>:
  *     @arg WRITE_IN_VALID_PAGE: write operation from valid page
  * @retval Valid page number (PAGE or PAGE1) or NO_VALID_PAGE in case
  *   of no valid page was found
  */
static uint16_t EE_FindValidPage(uint8_t Operation)
{
 8022f34:	b480      	push	{r7}
 8022f36:	b085      	sub	sp, #20
 8022f38:	af00      	add	r7, sp, #0
 8022f3a:	4603      	mov	r3, r0
 8022f3c:	71fb      	strb	r3, [r7, #7]
  uint16_t PageStatus0 = 6, PageStatus1 = 6;
 8022f3e:	2306      	movs	r3, #6
 8022f40:	81fb      	strh	r3, [r7, #14]
 8022f42:	2306      	movs	r3, #6
 8022f44:	81bb      	strh	r3, [r7, #12]

  /* Get Page0 actual status */
  PageStatus0 = (*(__IO uint16_t*)PAGE0_BASE_ADDRESS);
 8022f46:	4b1c      	ldr	r3, [pc, #112]	; (8022fb8 <EE_FindValidPage+0x84>)
 8022f48:	881b      	ldrh	r3, [r3, #0]
 8022f4a:	81fb      	strh	r3, [r7, #14]

  /* Get Page1 actual status */
  PageStatus1 = (*(__IO uint16_t*)PAGE1_BASE_ADDRESS);
 8022f4c:	4b1b      	ldr	r3, [pc, #108]	; (8022fbc <EE_FindValidPage+0x88>)
 8022f4e:	881b      	ldrh	r3, [r3, #0]
 8022f50:	81bb      	strh	r3, [r7, #12]

  /* Write or read operation */
  switch (Operation)
 8022f52:	79fb      	ldrb	r3, [r7, #7]
 8022f54:	2b00      	cmp	r3, #0
 8022f56:	d01b      	beq.n	8022f90 <EE_FindValidPage+0x5c>
 8022f58:	2b01      	cmp	r3, #1
 8022f5a:	d125      	bne.n	8022fa8 <EE_FindValidPage+0x74>
  {
    case WRITE_IN_VALID_PAGE:   /* ---- Write operation ---- */
      if (PageStatus1 == VALID_PAGE)
 8022f5c:	89bb      	ldrh	r3, [r7, #12]
 8022f5e:	2b00      	cmp	r3, #0
 8022f60:	d108      	bne.n	8022f74 <EE_FindValidPage+0x40>
      {
        /* Page0 receiving data */
        if (PageStatus0 == RECEIVE_DATA)
 8022f62:	89fb      	ldrh	r3, [r7, #14]
 8022f64:	f64e 62ee 	movw	r2, #61166	; 0xeeee
 8022f68:	4293      	cmp	r3, r2
 8022f6a:	d101      	bne.n	8022f70 <EE_FindValidPage+0x3c>
        {
          return PAGE0;         /* Page0 valid */
 8022f6c:	2300      	movs	r3, #0
 8022f6e:	e01c      	b.n	8022faa <EE_FindValidPage+0x76>
        }
        else
        {
          return PAGE1;         /* Page1 valid */
 8022f70:	2301      	movs	r3, #1
 8022f72:	e01a      	b.n	8022faa <EE_FindValidPage+0x76>
        }
      }
      else if (PageStatus0 == VALID_PAGE)
 8022f74:	89fb      	ldrh	r3, [r7, #14]
 8022f76:	2b00      	cmp	r3, #0
 8022f78:	d108      	bne.n	8022f8c <EE_FindValidPage+0x58>
      {
        /* Page1 receiving data */
        if (PageStatus1 == RECEIVE_DATA)
 8022f7a:	89bb      	ldrh	r3, [r7, #12]
 8022f7c:	f64e 62ee 	movw	r2, #61166	; 0xeeee
 8022f80:	4293      	cmp	r3, r2
 8022f82:	d101      	bne.n	8022f88 <EE_FindValidPage+0x54>
        {
          return PAGE1;         /* Page1 valid */
 8022f84:	2301      	movs	r3, #1
 8022f86:	e010      	b.n	8022faa <EE_FindValidPage+0x76>
        }
        else
        {
          return PAGE0;         /* Page0 valid */
 8022f88:	2300      	movs	r3, #0
 8022f8a:	e00e      	b.n	8022faa <EE_FindValidPage+0x76>
        }
      }
      else
      {
        return NO_VALID_PAGE;   /* No valid Page */
 8022f8c:	23ab      	movs	r3, #171	; 0xab
 8022f8e:	e00c      	b.n	8022faa <EE_FindValidPage+0x76>
      }

    case READ_FROM_VALID_PAGE:  /* ---- Read operation ---- */
      if (PageStatus0 == VALID_PAGE)
 8022f90:	89fb      	ldrh	r3, [r7, #14]
 8022f92:	2b00      	cmp	r3, #0
 8022f94:	d101      	bne.n	8022f9a <EE_FindValidPage+0x66>
      {
        return PAGE0;           /* Page0 valid */
 8022f96:	2300      	movs	r3, #0
 8022f98:	e007      	b.n	8022faa <EE_FindValidPage+0x76>
      }
      else if (PageStatus1 == VALID_PAGE)
 8022f9a:	89bb      	ldrh	r3, [r7, #12]
 8022f9c:	2b00      	cmp	r3, #0
 8022f9e:	d101      	bne.n	8022fa4 <EE_FindValidPage+0x70>
      {
        return PAGE1;           /* Page1 valid */
 8022fa0:	2301      	movs	r3, #1
 8022fa2:	e002      	b.n	8022faa <EE_FindValidPage+0x76>
      }
      else
      {
        return NO_VALID_PAGE ;  /* No valid Page */
 8022fa4:	23ab      	movs	r3, #171	; 0xab
 8022fa6:	e000      	b.n	8022faa <EE_FindValidPage+0x76>
      }

    default:
      return PAGE0;             /* Page0 valid */
 8022fa8:	2300      	movs	r3, #0
  }
}
 8022faa:	4618      	mov	r0, r3
 8022fac:	3714      	adds	r7, #20
 8022fae:	46bd      	mov	sp, r7
 8022fb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8022fb4:	4770      	bx	lr
 8022fb6:	bf00      	nop
 8022fb8:	08008000 	.word	0x08008000
 8022fbc:	0800c000 	.word	0x0800c000

08022fc0 <EE_VerifyPageFullWriteVariable>:
  *           - PAGE_FULL: if valid page is full
  *           - NO_VALID_PAGE: if no valid page was found
  *           - Flash error code: on write Flash error
  */
static uint16_t EE_VerifyPageFullWriteVariable(uint16_t VirtAddress, uint16_t Data)
{
 8022fc0:	b590      	push	{r4, r7, lr}
 8022fc2:	b087      	sub	sp, #28
 8022fc4:	af00      	add	r7, sp, #0
 8022fc6:	4603      	mov	r3, r0
 8022fc8:	460a      	mov	r2, r1
 8022fca:	80fb      	strh	r3, [r7, #6]
 8022fcc:	4613      	mov	r3, r2
 8022fce:	80bb      	strh	r3, [r7, #4]
  HAL_StatusTypeDef FlashStatus = HAL_OK;
 8022fd0:	2300      	movs	r3, #0
 8022fd2:	74fb      	strb	r3, [r7, #19]
  uint16_t ValidPage = PAGE0;
 8022fd4:	2300      	movs	r3, #0
 8022fd6:	823b      	strh	r3, [r7, #16]
  uint32_t Address = EEPROM_START_ADDRESS, PageEndAddress = EEPROM_START_ADDRESS+PAGE_SIZE;
 8022fd8:	4b25      	ldr	r3, [pc, #148]	; (8023070 <EE_VerifyPageFullWriteVariable+0xb0>)
 8022fda:	617b      	str	r3, [r7, #20]
 8022fdc:	4b25      	ldr	r3, [pc, #148]	; (8023074 <EE_VerifyPageFullWriteVariable+0xb4>)
 8022fde:	60fb      	str	r3, [r7, #12]

  /* Get valid Page for write operation */
  ValidPage = EE_FindValidPage(WRITE_IN_VALID_PAGE);
 8022fe0:	2001      	movs	r0, #1
 8022fe2:	f7ff ffa7 	bl	8022f34 <EE_FindValidPage>
 8022fe6:	4603      	mov	r3, r0
 8022fe8:	823b      	strh	r3, [r7, #16]
  
  /* Check if there is no valid page */
  if (ValidPage == NO_VALID_PAGE)
 8022fea:	8a3b      	ldrh	r3, [r7, #16]
 8022fec:	2bab      	cmp	r3, #171	; 0xab
 8022fee:	d101      	bne.n	8022ff4 <EE_VerifyPageFullWriteVariable+0x34>
  {
    return  NO_VALID_PAGE;
 8022ff0:	23ab      	movs	r3, #171	; 0xab
 8022ff2:	e039      	b.n	8023068 <EE_VerifyPageFullWriteVariable+0xa8>
  }

  /* Get the valid Page start Address */
  Address = (uint32_t)(EEPROM_START_ADDRESS + (uint32_t)(ValidPage * PAGE_SIZE));
 8022ff4:	8a3b      	ldrh	r3, [r7, #16]
 8022ff6:	f503 5300 	add.w	r3, r3, #8192	; 0x2000
 8022ffa:	3302      	adds	r3, #2
 8022ffc:	039b      	lsls	r3, r3, #14
 8022ffe:	617b      	str	r3, [r7, #20]

  /* Get the valid Page end Address */
  PageEndAddress = (uint32_t)((EEPROM_START_ADDRESS - 1) + (uint32_t)((ValidPage + 1) * PAGE_SIZE));
 8023000:	8a3b      	ldrh	r3, [r7, #16]
 8023002:	3301      	adds	r3, #1
 8023004:	039a      	lsls	r2, r3, #14
 8023006:	4b1c      	ldr	r3, [pc, #112]	; (8023078 <EE_VerifyPageFullWriteVariable+0xb8>)
 8023008:	4413      	add	r3, r2
 802300a:	60fb      	str	r3, [r7, #12]

  /* Check each active page address starting from begining */
  while (Address < PageEndAddress)
 802300c:	e027      	b.n	802305e <EE_VerifyPageFullWriteVariable+0x9e>
  {
    /* Verify if Address and Address+2 contents are 0xFFFFFFFF */
    if ((*(__IO uint32_t*)Address) == 0xFFFFFFFF)
 802300e:	697b      	ldr	r3, [r7, #20]
 8023010:	681b      	ldr	r3, [r3, #0]
 8023012:	f1b3 3fff 	cmp.w	r3, #4294967295
 8023016:	d11f      	bne.n	8023058 <EE_VerifyPageFullWriteVariable+0x98>
    {
      /* Set variable data */
      FlashStatus = HAL_FLASH_Program(TYPEPROGRAM_HALFWORD, Address, Data);       
 8023018:	88bb      	ldrh	r3, [r7, #4]
 802301a:	f04f 0400 	mov.w	r4, #0
 802301e:	461a      	mov	r2, r3
 8023020:	4623      	mov	r3, r4
 8023022:	6979      	ldr	r1, [r7, #20]
 8023024:	2001      	movs	r0, #1
 8023026:	f7ee fb3f 	bl	80116a8 <HAL_FLASH_Program>
 802302a:	4603      	mov	r3, r0
 802302c:	74fb      	strb	r3, [r7, #19]
      /* If program operation was failed, a Flash error code is returned */
      if (FlashStatus != HAL_OK)
 802302e:	7cfb      	ldrb	r3, [r7, #19]
 8023030:	2b00      	cmp	r3, #0
 8023032:	d002      	beq.n	802303a <EE_VerifyPageFullWriteVariable+0x7a>
      {
        return FlashStatus;
 8023034:	7cfb      	ldrb	r3, [r7, #19]
 8023036:	b29b      	uxth	r3, r3
 8023038:	e016      	b.n	8023068 <EE_VerifyPageFullWriteVariable+0xa8>
      }
      /* Set variable virtual address */
      FlashStatus = HAL_FLASH_Program(TYPEPROGRAM_HALFWORD, Address + 2, VirtAddress);       
 802303a:	697b      	ldr	r3, [r7, #20]
 802303c:	1c99      	adds	r1, r3, #2
 802303e:	88fb      	ldrh	r3, [r7, #6]
 8023040:	f04f 0400 	mov.w	r4, #0
 8023044:	461a      	mov	r2, r3
 8023046:	4623      	mov	r3, r4
 8023048:	2001      	movs	r0, #1
 802304a:	f7ee fb2d 	bl	80116a8 <HAL_FLASH_Program>
 802304e:	4603      	mov	r3, r0
 8023050:	74fb      	strb	r3, [r7, #19]
      /* Return program operation status */
      return FlashStatus;
 8023052:	7cfb      	ldrb	r3, [r7, #19]
 8023054:	b29b      	uxth	r3, r3
 8023056:	e007      	b.n	8023068 <EE_VerifyPageFullWriteVariable+0xa8>
    }
    else
    {
      /* Next address location */
      Address = Address + 4;
 8023058:	697b      	ldr	r3, [r7, #20]
 802305a:	3304      	adds	r3, #4
 802305c:	617b      	str	r3, [r7, #20]
  while (Address < PageEndAddress)
 802305e:	697a      	ldr	r2, [r7, #20]
 8023060:	68fb      	ldr	r3, [r7, #12]
 8023062:	429a      	cmp	r2, r3
 8023064:	d3d3      	bcc.n	802300e <EE_VerifyPageFullWriteVariable+0x4e>
    }
  }

  /* Return PAGE_FULL in case the valid page is full */
  return PAGE_FULL;
 8023066:	2380      	movs	r3, #128	; 0x80
}
 8023068:	4618      	mov	r0, r3
 802306a:	371c      	adds	r7, #28
 802306c:	46bd      	mov	sp, r7
 802306e:	bd90      	pop	{r4, r7, pc}
 8023070:	08008000 	.word	0x08008000
 8023074:	0800c000 	.word	0x0800c000
 8023078:	08007fff 	.word	0x08007fff

0802307c <EE_PageTransfer>:
  *           - PAGE_FULL: if valid page is full
  *           - NO_VALID_PAGE: if no valid page was found
  *           - Flash error code: on write Flash error
  */
static uint16_t EE_PageTransfer(uint16_t VirtAddress, uint16_t Data)
{
 802307c:	b580      	push	{r7, lr}
 802307e:	b08c      	sub	sp, #48	; 0x30
 8023080:	af00      	add	r7, sp, #0
 8023082:	4603      	mov	r3, r0
 8023084:	460a      	mov	r2, r1
 8023086:	80fb      	strh	r3, [r7, #6]
 8023088:	4613      	mov	r3, r2
 802308a:	80bb      	strh	r3, [r7, #4]
  HAL_StatusTypeDef FlashStatus = HAL_OK;
 802308c:	2300      	movs	r3, #0
 802308e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  uint32_t NewPageAddress = EEPROM_START_ADDRESS;
 8023092:	4b54      	ldr	r3, [pc, #336]	; (80231e4 <EE_PageTransfer+0x168>)
 8023094:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint16_t OldPageId=0;
 8023096:	2300      	movs	r3, #0
 8023098:	857b      	strh	r3, [r7, #42]	; 0x2a
  uint16_t ValidPage = PAGE0, VarIdx = 0;
 802309a:	2300      	movs	r3, #0
 802309c:	84bb      	strh	r3, [r7, #36]	; 0x24
 802309e:	2300      	movs	r3, #0
 80230a0:	853b      	strh	r3, [r7, #40]	; 0x28
  uint16_t EepromStatus = 0, ReadStatus = 0;
 80230a2:	2300      	movs	r3, #0
 80230a4:	847b      	strh	r3, [r7, #34]	; 0x22
 80230a6:	2300      	movs	r3, #0
 80230a8:	843b      	strh	r3, [r7, #32]
  uint32_t SectorError = 0;
 80230aa:	2300      	movs	r3, #0
 80230ac:	61fb      	str	r3, [r7, #28]
  FLASH_EraseInitTypeDef pEraseInit;

  /* Get active Page for read operation */
  ValidPage = EE_FindValidPage(READ_FROM_VALID_PAGE);
 80230ae:	2000      	movs	r0, #0
 80230b0:	f7ff ff40 	bl	8022f34 <EE_FindValidPage>
 80230b4:	4603      	mov	r3, r0
 80230b6:	84bb      	strh	r3, [r7, #36]	; 0x24

  if (ValidPage == PAGE1)       /* Page1 valid */
 80230b8:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80230ba:	2b01      	cmp	r3, #1
 80230bc:	d104      	bne.n	80230c8 <EE_PageTransfer+0x4c>
  {
    /* New page address where variable will be moved to */
    NewPageAddress = PAGE0_BASE_ADDRESS;
 80230be:	4b49      	ldr	r3, [pc, #292]	; (80231e4 <EE_PageTransfer+0x168>)
 80230c0:	62fb      	str	r3, [r7, #44]	; 0x2c

    /* Old page ID where variable will be taken from */
    OldPageId = PAGE1_ID;
 80230c2:	2303      	movs	r3, #3
 80230c4:	857b      	strh	r3, [r7, #42]	; 0x2a
 80230c6:	e009      	b.n	80230dc <EE_PageTransfer+0x60>
  }
  else if (ValidPage == PAGE0)  /* Page0 valid */
 80230c8:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80230ca:	2b00      	cmp	r3, #0
 80230cc:	d104      	bne.n	80230d8 <EE_PageTransfer+0x5c>
  {
    /* New page address  where variable will be moved to */
    NewPageAddress = PAGE1_BASE_ADDRESS;
 80230ce:	4b46      	ldr	r3, [pc, #280]	; (80231e8 <EE_PageTransfer+0x16c>)
 80230d0:	62fb      	str	r3, [r7, #44]	; 0x2c

    /* Old page ID where variable will be taken from */
    OldPageId = PAGE0_ID;
 80230d2:	2302      	movs	r3, #2
 80230d4:	857b      	strh	r3, [r7, #42]	; 0x2a
 80230d6:	e001      	b.n	80230dc <EE_PageTransfer+0x60>
  }
  else
  {
    return NO_VALID_PAGE;       /* No valid Page */
 80230d8:	23ab      	movs	r3, #171	; 0xab
 80230da:	e07e      	b.n	80231da <EE_PageTransfer+0x15e>
  }

  /* Set the new Page status to RECEIVE_DATA status */
  FlashStatus = HAL_FLASH_Program(TYPEPROGRAM_HALFWORD, NewPageAddress, RECEIVE_DATA);  
 80230dc:	f64e 62ee 	movw	r2, #61166	; 0xeeee
 80230e0:	f04f 0300 	mov.w	r3, #0
 80230e4:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80230e6:	2001      	movs	r0, #1
 80230e8:	f7ee fade 	bl	80116a8 <HAL_FLASH_Program>
 80230ec:	4603      	mov	r3, r0
 80230ee:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  /* If program operation was failed, a Flash error code is returned */
  if (FlashStatus != HAL_OK)
 80230f2:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80230f6:	2b00      	cmp	r3, #0
 80230f8:	d003      	beq.n	8023102 <EE_PageTransfer+0x86>
  {
    return FlashStatus;
 80230fa:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80230fe:	b29b      	uxth	r3, r3
 8023100:	e06b      	b.n	80231da <EE_PageTransfer+0x15e>
  }
  
  /* Write the variable passed as parameter in the new active page */
  EepromStatus = EE_VerifyPageFullWriteVariable(VirtAddress, Data);
 8023102:	88ba      	ldrh	r2, [r7, #4]
 8023104:	88fb      	ldrh	r3, [r7, #6]
 8023106:	4611      	mov	r1, r2
 8023108:	4618      	mov	r0, r3
 802310a:	f7ff ff59 	bl	8022fc0 <EE_VerifyPageFullWriteVariable>
 802310e:	4603      	mov	r3, r0
 8023110:	847b      	strh	r3, [r7, #34]	; 0x22
  /* If program operation was failed, a Flash error code is returned */
  if (EepromStatus != HAL_OK)
 8023112:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8023114:	2b00      	cmp	r3, #0
 8023116:	d001      	beq.n	802311c <EE_PageTransfer+0xa0>
  {
    return EepromStatus;
 8023118:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 802311a:	e05e      	b.n	80231da <EE_PageTransfer+0x15e>
  }

  /* Transfer process: transfer variables from old to the new active page */
  for (VarIdx = 0; VarIdx < NB_OF_VAR; VarIdx++)
 802311c:	2300      	movs	r3, #0
 802311e:	853b      	strh	r3, [r7, #40]	; 0x28
 8023120:	e027      	b.n	8023172 <EE_PageTransfer+0xf6>
  {
    if (VirtAddVarTab[VarIdx] != VirtAddress)  /* Check each variable except the one passed as parameter */
 8023122:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8023124:	4a31      	ldr	r2, [pc, #196]	; (80231ec <EE_PageTransfer+0x170>)
 8023126:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 802312a:	88fa      	ldrh	r2, [r7, #6]
 802312c:	429a      	cmp	r2, r3
 802312e:	d01d      	beq.n	802316c <EE_PageTransfer+0xf0>
    {
      /* Read the other last variable updates */
      ReadStatus = EE_ReadVariable(VirtAddVarTab[VarIdx], &DataVar);
 8023130:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8023132:	4a2e      	ldr	r2, [pc, #184]	; (80231ec <EE_PageTransfer+0x170>)
 8023134:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8023138:	492d      	ldr	r1, [pc, #180]	; (80231f0 <EE_PageTransfer+0x174>)
 802313a:	4618      	mov	r0, r3
 802313c:	f7ff fe3c 	bl	8022db8 <EE_ReadVariable>
 8023140:	4603      	mov	r3, r0
 8023142:	843b      	strh	r3, [r7, #32]
      /* In case variable corresponding to the virtual address was found */
      if (ReadStatus != 0x1)
 8023144:	8c3b      	ldrh	r3, [r7, #32]
 8023146:	2b01      	cmp	r3, #1
 8023148:	d010      	beq.n	802316c <EE_PageTransfer+0xf0>
      {
        /* Transfer the variable to the new active page */
        EepromStatus = EE_VerifyPageFullWriteVariable(VirtAddVarTab[VarIdx], DataVar);
 802314a:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 802314c:	4a27      	ldr	r2, [pc, #156]	; (80231ec <EE_PageTransfer+0x170>)
 802314e:	f832 2013 	ldrh.w	r2, [r2, r3, lsl #1]
 8023152:	4b27      	ldr	r3, [pc, #156]	; (80231f0 <EE_PageTransfer+0x174>)
 8023154:	881b      	ldrh	r3, [r3, #0]
 8023156:	4619      	mov	r1, r3
 8023158:	4610      	mov	r0, r2
 802315a:	f7ff ff31 	bl	8022fc0 <EE_VerifyPageFullWriteVariable>
 802315e:	4603      	mov	r3, r0
 8023160:	847b      	strh	r3, [r7, #34]	; 0x22
        /* If program operation was failed, a Flash error code is returned */
        if (EepromStatus != HAL_OK)
 8023162:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8023164:	2b00      	cmp	r3, #0
 8023166:	d001      	beq.n	802316c <EE_PageTransfer+0xf0>
        {
          return EepromStatus;
 8023168:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 802316a:	e036      	b.n	80231da <EE_PageTransfer+0x15e>
  for (VarIdx = 0; VarIdx < NB_OF_VAR; VarIdx++)
 802316c:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 802316e:	3301      	adds	r3, #1
 8023170:	853b      	strh	r3, [r7, #40]	; 0x28
 8023172:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8023174:	2b09      	cmp	r3, #9
 8023176:	d9d4      	bls.n	8023122 <EE_PageTransfer+0xa6>
        }
      }
    }
  }

  pEraseInit.TypeErase = TYPEERASE_SECTORS;
 8023178:	2300      	movs	r3, #0
 802317a:	60bb      	str	r3, [r7, #8]
  pEraseInit.Sector = OldPageId;
 802317c:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 802317e:	613b      	str	r3, [r7, #16]
  pEraseInit.NbSectors = 1;
 8023180:	2301      	movs	r3, #1
 8023182:	617b      	str	r3, [r7, #20]
  pEraseInit.VoltageRange = VOLTAGE_RANGE;
 8023184:	2302      	movs	r3, #2
 8023186:	61bb      	str	r3, [r7, #24]
  
  /* Erase the old Page: Set old Page status to ERASED status */
  FlashStatus = HAL_FLASHEx_Erase(&pEraseInit, &SectorError);  
 8023188:	f107 021c 	add.w	r2, r7, #28
 802318c:	f107 0308 	add.w	r3, r7, #8
 8023190:	4611      	mov	r1, r2
 8023192:	4618      	mov	r0, r3
 8023194:	f7ee fc28 	bl	80119e8 <HAL_FLASHEx_Erase>
 8023198:	4603      	mov	r3, r0
 802319a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  /* If erase operation was failed, a Flash error code is returned */
  if (FlashStatus != HAL_OK)
 802319e:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80231a2:	2b00      	cmp	r3, #0
 80231a4:	d003      	beq.n	80231ae <EE_PageTransfer+0x132>
  {
    return FlashStatus;
 80231a6:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80231aa:	b29b      	uxth	r3, r3
 80231ac:	e015      	b.n	80231da <EE_PageTransfer+0x15e>
  }

  /* Set new Page status to VALID_PAGE status */
  FlashStatus = HAL_FLASH_Program(TYPEPROGRAM_HALFWORD, NewPageAddress, VALID_PAGE);   
 80231ae:	f04f 0200 	mov.w	r2, #0
 80231b2:	f04f 0300 	mov.w	r3, #0
 80231b6:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80231b8:	2001      	movs	r0, #1
 80231ba:	f7ee fa75 	bl	80116a8 <HAL_FLASH_Program>
 80231be:	4603      	mov	r3, r0
 80231c0:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  /* If program operation was failed, a Flash error code is returned */
  if (FlashStatus != HAL_OK)
 80231c4:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80231c8:	2b00      	cmp	r3, #0
 80231ca:	d003      	beq.n	80231d4 <EE_PageTransfer+0x158>
  {
    return FlashStatus;
 80231cc:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80231d0:	b29b      	uxth	r3, r3
 80231d2:	e002      	b.n	80231da <EE_PageTransfer+0x15e>
  }

  /* Return last operation flash status */
  return FlashStatus;
 80231d4:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80231d8:	b29b      	uxth	r3, r3
}
 80231da:	4618      	mov	r0, r3
 80231dc:	3730      	adds	r7, #48	; 0x30
 80231de:	46bd      	mov	sp, r7
 80231e0:	bd80      	pop	{r7, pc}
 80231e2:	bf00      	nop
 80231e4:	08008000 	.word	0x08008000
 80231e8:	0800c000 	.word	0x0800c000
 80231ec:	20000014 	.word	0x20000014
 80231f0:	20004104 	.word	0x20004104

080231f4 <HAL_ETH_MspInit>:
/* USER CODE END 3 */

/* Private functions ---------------------------------------------------------*/

void HAL_ETH_MspInit(ETH_HandleTypeDef* ethHandle)
{
 80231f4:	b580      	push	{r7, lr}
 80231f6:	b08a      	sub	sp, #40	; 0x28
 80231f8:	af00      	add	r7, sp, #0
 80231fa:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct;
  if(ethHandle->Instance==ETH)
 80231fc:	687b      	ldr	r3, [r7, #4]
 80231fe:	681b      	ldr	r3, [r3, #0]
 8023200:	4a34      	ldr	r2, [pc, #208]	; (80232d4 <HAL_ETH_MspInit+0xe0>)
 8023202:	4293      	cmp	r3, r2
 8023204:	d162      	bne.n	80232cc <HAL_ETH_MspInit+0xd8>
  {
  /* USER CODE BEGIN ETH_MspInit 0 */

  /* USER CODE END ETH_MspInit 0 */
    /* Enable Peripheral clock */
    __HAL_RCC_ETH_CLK_ENABLE();
 8023206:	2300      	movs	r3, #0
 8023208:	613b      	str	r3, [r7, #16]
 802320a:	4a33      	ldr	r2, [pc, #204]	; (80232d8 <HAL_ETH_MspInit+0xe4>)
 802320c:	4b32      	ldr	r3, [pc, #200]	; (80232d8 <HAL_ETH_MspInit+0xe4>)
 802320e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8023210:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8023214:	6313      	str	r3, [r2, #48]	; 0x30
 8023216:	4b30      	ldr	r3, [pc, #192]	; (80232d8 <HAL_ETH_MspInit+0xe4>)
 8023218:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 802321a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 802321e:	613b      	str	r3, [r7, #16]
 8023220:	693b      	ldr	r3, [r7, #16]
 8023222:	2300      	movs	r3, #0
 8023224:	60fb      	str	r3, [r7, #12]
 8023226:	4a2c      	ldr	r2, [pc, #176]	; (80232d8 <HAL_ETH_MspInit+0xe4>)
 8023228:	4b2b      	ldr	r3, [pc, #172]	; (80232d8 <HAL_ETH_MspInit+0xe4>)
 802322a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 802322c:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8023230:	6313      	str	r3, [r2, #48]	; 0x30
 8023232:	4b29      	ldr	r3, [pc, #164]	; (80232d8 <HAL_ETH_MspInit+0xe4>)
 8023234:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8023236:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 802323a:	60fb      	str	r3, [r7, #12]
 802323c:	68fb      	ldr	r3, [r7, #12]
 802323e:	2300      	movs	r3, #0
 8023240:	60bb      	str	r3, [r7, #8]
 8023242:	4a25      	ldr	r2, [pc, #148]	; (80232d8 <HAL_ETH_MspInit+0xe4>)
 8023244:	4b24      	ldr	r3, [pc, #144]	; (80232d8 <HAL_ETH_MspInit+0xe4>)
 8023246:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8023248:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 802324c:	6313      	str	r3, [r2, #48]	; 0x30
 802324e:	4b22      	ldr	r3, [pc, #136]	; (80232d8 <HAL_ETH_MspInit+0xe4>)
 8023250:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8023252:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8023256:	60bb      	str	r3, [r7, #8]
 8023258:	68bb      	ldr	r3, [r7, #8]
    PB10     ------> ETH_RX_ER
    PB11     ------> ETH_TX_EN
    PB12     ------> ETH_TXD0
    PB13     ------> ETH_TXD1 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_4|GPIO_PIN_5;
 802325a:	2332      	movs	r3, #50	; 0x32
 802325c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 802325e:	2302      	movs	r3, #2
 8023260:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8023262:	2300      	movs	r3, #0
 8023264:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8023266:	2303      	movs	r3, #3
 8023268:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 802326a:	230b      	movs	r3, #11
 802326c:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 802326e:	f107 0314 	add.w	r3, r7, #20
 8023272:	4619      	mov	r1, r3
 8023274:	4819      	ldr	r0, [pc, #100]	; (80232dc <HAL_ETH_MspInit+0xe8>)
 8023276:	f7ee fcd9 	bl	8011c2c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_7;
 802327a:	2386      	movs	r3, #134	; 0x86
 802327c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 802327e:	2302      	movs	r3, #2
 8023280:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8023282:	2300      	movs	r3, #0
 8023284:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8023286:	2303      	movs	r3, #3
 8023288:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 802328a:	230b      	movs	r3, #11
 802328c:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 802328e:	f107 0314 	add.w	r3, r7, #20
 8023292:	4619      	mov	r1, r3
 8023294:	4812      	ldr	r0, [pc, #72]	; (80232e0 <HAL_ETH_MspInit+0xec>)
 8023296:	f7ee fcc9 	bl	8011c2c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13;
 802329a:	f44f 5370 	mov.w	r3, #15360	; 0x3c00
 802329e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80232a0:	2302      	movs	r3, #2
 80232a2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80232a4:	2300      	movs	r3, #0
 80232a6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80232a8:	2303      	movs	r3, #3
 80232aa:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 80232ac:	230b      	movs	r3, #11
 80232ae:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80232b0:	f107 0314 	add.w	r3, r7, #20
 80232b4:	4619      	mov	r1, r3
 80232b6:	480b      	ldr	r0, [pc, #44]	; (80232e4 <HAL_ETH_MspInit+0xf0>)
 80232b8:	f7ee fcb8 	bl	8011c2c <HAL_GPIO_Init>

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(ETH_IRQn, 5, 0);
 80232bc:	2200      	movs	r2, #0
 80232be:	2105      	movs	r1, #5
 80232c0:	203d      	movs	r0, #61	; 0x3d
 80232c2:	f7ed f987 	bl	80105d4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ETH_IRQn);
 80232c6:	203d      	movs	r0, #61	; 0x3d
 80232c8:	f7ed f9a0 	bl	801060c <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN ETH_MspInit 1 */

  /* USER CODE END ETH_MspInit 1 */
  }
}
 80232cc:	bf00      	nop
 80232ce:	3728      	adds	r7, #40	; 0x28
 80232d0:	46bd      	mov	sp, r7
 80232d2:	bd80      	pop	{r7, pc}
 80232d4:	40028000 	.word	0x40028000
 80232d8:	40023800 	.word	0x40023800
 80232dc:	40020800 	.word	0x40020800
 80232e0:	40020000 	.word	0x40020000
 80232e4:	40020400 	.word	0x40020400

080232e8 <HAL_ETH_RxCpltCallback>:
  * @brief  Ethernet Rx Transfer completed callback
  * @param  heth: ETH handle
  * @retval None
  */
void HAL_ETH_RxCpltCallback(ETH_HandleTypeDef *heth)
{
 80232e8:	b580      	push	{r7, lr}
 80232ea:	b082      	sub	sp, #8
 80232ec:	af00      	add	r7, sp, #0
 80232ee:	6078      	str	r0, [r7, #4]
  osSemaphoreRelease(s_xSemaphore);
 80232f0:	4b04      	ldr	r3, [pc, #16]	; (8023304 <HAL_ETH_RxCpltCallback+0x1c>)
 80232f2:	681b      	ldr	r3, [r3, #0]
 80232f4:	4618      	mov	r0, r3
 80232f6:	f7f0 fe41 	bl	8013f7c <osSemaphoreRelease>
}
 80232fa:	bf00      	nop
 80232fc:	3708      	adds	r7, #8
 80232fe:	46bd      	mov	sp, r7
 8023300:	bd80      	pop	{r7, pc}
 8023302:	bf00      	nop
 8023304:	20004108 	.word	0x20004108

08023308 <low_level_init>:
 *
 * @param netif the already initialized lwip network interface structure
 *        for this ethernetif
 */
static void low_level_init(struct netif *netif)
{ 
 8023308:	b5b0      	push	{r4, r5, r7, lr}
 802330a:	b08a      	sub	sp, #40	; 0x28
 802330c:	af00      	add	r7, sp, #0
 802330e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_eth_init_status;
  
/* Init ETH */

   uint8_t MACAddr[6] ;
  heth.Instance = ETH;
 8023310:	4b4e      	ldr	r3, [pc, #312]	; (802344c <low_level_init+0x144>)
 8023312:	4a4f      	ldr	r2, [pc, #316]	; (8023450 <low_level_init+0x148>)
 8023314:	601a      	str	r2, [r3, #0]
  heth.Init.AutoNegotiation = ETH_AUTONEGOTIATION_ENABLE;
 8023316:	4b4d      	ldr	r3, [pc, #308]	; (802344c <low_level_init+0x144>)
 8023318:	2201      	movs	r2, #1
 802331a:	605a      	str	r2, [r3, #4]
  heth.Init.PhyAddress = DP83848I_PHY_ADDRESS;
 802331c:	4b4b      	ldr	r3, [pc, #300]	; (802344c <low_level_init+0x144>)
 802331e:	2201      	movs	r2, #1
 8023320:	821a      	strh	r2, [r3, #16]
  MACAddr[0] = 0x00;
 8023322:	2300      	movs	r3, #0
 8023324:	f887 3020 	strb.w	r3, [r7, #32]
  MACAddr[1] = 0x02;
 8023328:	2302      	movs	r3, #2
 802332a:	f887 3021 	strb.w	r3, [r7, #33]	; 0x21
  MACAddr[2] = 0xA2;
 802332e:	23a2      	movs	r3, #162	; 0xa2
 8023330:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
  MACAddr[3] = 0x42;
 8023334:	2342      	movs	r3, #66	; 0x42
 8023336:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  MACAddr[4] = 0x50;
 802333a:	2350      	movs	r3, #80	; 0x50
 802333c:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
  MACAddr[5] = 0xE4;
 8023340:	23e4      	movs	r3, #228	; 0xe4
 8023342:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
  heth.Init.MACAddr = &MACAddr[0];
 8023346:	4a41      	ldr	r2, [pc, #260]	; (802344c <low_level_init+0x144>)
 8023348:	f107 0320 	add.w	r3, r7, #32
 802334c:	6153      	str	r3, [r2, #20]
  heth.Init.RxMode = ETH_RXINTERRUPT_MODE;
 802334e:	4b3f      	ldr	r3, [pc, #252]	; (802344c <low_level_init+0x144>)
 8023350:	2201      	movs	r2, #1
 8023352:	619a      	str	r2, [r3, #24]
  heth.Init.ChecksumMode = ETH_CHECKSUM_BY_HARDWARE;
 8023354:	4b3d      	ldr	r3, [pc, #244]	; (802344c <low_level_init+0x144>)
 8023356:	2200      	movs	r2, #0
 8023358:	61da      	str	r2, [r3, #28]
  heth.Init.MediaInterface = ETH_MEDIA_INTERFACE_RMII;
 802335a:	4b3c      	ldr	r3, [pc, #240]	; (802344c <low_level_init+0x144>)
 802335c:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
 8023360:	621a      	str	r2, [r3, #32]

  /* USER CODE BEGIN MACADDRESS */
    
  /* USER CODE END MACADDRESS */

  hal_eth_init_status = HAL_ETH_Init(&heth);
 8023362:	483a      	ldr	r0, [pc, #232]	; (802344c <low_level_init+0x144>)
 8023364:	f7ed f990 	bl	8010688 <HAL_ETH_Init>
 8023368:	4603      	mov	r3, r0
 802336a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

  if (hal_eth_init_status == HAL_OK)
 802336e:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8023372:	2b00      	cmp	r3, #0
 8023374:	d108      	bne.n	8023388 <low_level_init+0x80>
  {
    /* Set netif link flag */  
    netif->flags |= NETIF_FLAG_LINK_UP;
 8023376:	687b      	ldr	r3, [r7, #4]
 8023378:	f893 302b 	ldrb.w	r3, [r3, #43]	; 0x2b
 802337c:	f043 0304 	orr.w	r3, r3, #4
 8023380:	b2da      	uxtb	r2, r3
 8023382:	687b      	ldr	r3, [r7, #4]
 8023384:	f883 202b 	strb.w	r2, [r3, #43]	; 0x2b
  }
  /* Initialize Tx Descriptors list: Chain Mode */
  HAL_ETH_DMATxDescListInit(&heth, DMATxDscrTab, &Tx_Buff[0][0], ETH_TXBUFNB);
 8023388:	2304      	movs	r3, #4
 802338a:	4a32      	ldr	r2, [pc, #200]	; (8023454 <low_level_init+0x14c>)
 802338c:	4932      	ldr	r1, [pc, #200]	; (8023458 <low_level_init+0x150>)
 802338e:	482f      	ldr	r0, [pc, #188]	; (802344c <low_level_init+0x144>)
 8023390:	f7ed fb18 	bl	80109c4 <HAL_ETH_DMATxDescListInit>
     
  /* Initialize Rx Descriptors list: Chain Mode  */
  HAL_ETH_DMARxDescListInit(&heth, DMARxDscrTab, &Rx_Buff[0][0], ETH_RXBUFNB);
 8023394:	2304      	movs	r3, #4
 8023396:	4a31      	ldr	r2, [pc, #196]	; (802345c <low_level_init+0x154>)
 8023398:	4931      	ldr	r1, [pc, #196]	; (8023460 <low_level_init+0x158>)
 802339a:	482c      	ldr	r0, [pc, #176]	; (802344c <low_level_init+0x144>)
 802339c:	f7ed fb7b 	bl	8010a96 <HAL_ETH_DMARxDescListInit>
 
#if LWIP_ARP || LWIP_ETHERNET 

  /* set MAC hardware address length */
  netif->hwaddr_len = ETH_HWADDR_LEN;
 80233a0:	687b      	ldr	r3, [r7, #4]
 80233a2:	2206      	movs	r2, #6
 80233a4:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  /* set MAC hardware address */
  netif->hwaddr[0] =  heth.Init.MACAddr[0];
 80233a8:	4b28      	ldr	r3, [pc, #160]	; (802344c <low_level_init+0x144>)
 80233aa:	695b      	ldr	r3, [r3, #20]
 80233ac:	781a      	ldrb	r2, [r3, #0]
 80233ae:	687b      	ldr	r3, [r7, #4]
 80233b0:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
  netif->hwaddr[1] =  heth.Init.MACAddr[1];
 80233b4:	4b25      	ldr	r3, [pc, #148]	; (802344c <low_level_init+0x144>)
 80233b6:	695b      	ldr	r3, [r3, #20]
 80233b8:	785a      	ldrb	r2, [r3, #1]
 80233ba:	687b      	ldr	r3, [r7, #4]
 80233bc:	f883 2026 	strb.w	r2, [r3, #38]	; 0x26
  netif->hwaddr[2] =  heth.Init.MACAddr[2];
 80233c0:	4b22      	ldr	r3, [pc, #136]	; (802344c <low_level_init+0x144>)
 80233c2:	695b      	ldr	r3, [r3, #20]
 80233c4:	789a      	ldrb	r2, [r3, #2]
 80233c6:	687b      	ldr	r3, [r7, #4]
 80233c8:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27
  netif->hwaddr[3] =  heth.Init.MACAddr[3];
 80233cc:	4b1f      	ldr	r3, [pc, #124]	; (802344c <low_level_init+0x144>)
 80233ce:	695b      	ldr	r3, [r3, #20]
 80233d0:	78da      	ldrb	r2, [r3, #3]
 80233d2:	687b      	ldr	r3, [r7, #4]
 80233d4:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
  netif->hwaddr[4] =  heth.Init.MACAddr[4];
 80233d8:	4b1c      	ldr	r3, [pc, #112]	; (802344c <low_level_init+0x144>)
 80233da:	695b      	ldr	r3, [r3, #20]
 80233dc:	791a      	ldrb	r2, [r3, #4]
 80233de:	687b      	ldr	r3, [r7, #4]
 80233e0:	f883 2029 	strb.w	r2, [r3, #41]	; 0x29
  netif->hwaddr[5] =  heth.Init.MACAddr[5];
 80233e4:	4b19      	ldr	r3, [pc, #100]	; (802344c <low_level_init+0x144>)
 80233e6:	695b      	ldr	r3, [r3, #20]
 80233e8:	795a      	ldrb	r2, [r3, #5]
 80233ea:	687b      	ldr	r3, [r7, #4]
 80233ec:	f883 202a 	strb.w	r2, [r3, #42]	; 0x2a
  
  /* maximum transfer unit */
  netif->mtu = 1500;
 80233f0:	687b      	ldr	r3, [r7, #4]
 80233f2:	f240 52dc 	movw	r2, #1500	; 0x5dc
 80233f6:	845a      	strh	r2, [r3, #34]	; 0x22
  
  /* Accept broadcast address and ARP traffic */
  /* don't set NETIF_FLAG_ETHARP if this device is not an ethernet one */
  #if LWIP_ARP
    netif->flags |= NETIF_FLAG_BROADCAST | NETIF_FLAG_ETHARP;
 80233f8:	687b      	ldr	r3, [r7, #4]
 80233fa:	f893 302b 	ldrb.w	r3, [r3, #43]	; 0x2b
 80233fe:	f043 030a 	orr.w	r3, r3, #10
 8023402:	b2da      	uxtb	r2, r3
 8023404:	687b      	ldr	r3, [r7, #4]
 8023406:	f883 202b 	strb.w	r2, [r3, #43]	; 0x2b
  #else 
    netif->flags |= NETIF_FLAG_BROADCAST;
  #endif /* LWIP_ARP */
  
/* create a binary semaphore used for informing ethernetif of frame reception */
  osSemaphoreDef(SEM);
 802340a:	2300      	movs	r3, #0
 802340c:	61fb      	str	r3, [r7, #28]
  s_xSemaphore = osSemaphoreCreate(osSemaphore(SEM) , 1 );
 802340e:	f107 031c 	add.w	r3, r7, #28
 8023412:	2101      	movs	r1, #1
 8023414:	4618      	mov	r0, r3
 8023416:	f7f0 fd43 	bl	8013ea0 <osSemaphoreCreate>
 802341a:	4602      	mov	r2, r0
 802341c:	4b11      	ldr	r3, [pc, #68]	; (8023464 <low_level_init+0x15c>)
 802341e:	601a      	str	r2, [r3, #0]

/* create the task that handles the ETH_MAC */
  osThreadDef(EthIf, ethernetif_input, osPriorityRealtime, 0, INTERFACE_THREAD_STACK_SIZE);
 8023420:	4b11      	ldr	r3, [pc, #68]	; (8023468 <low_level_init+0x160>)
 8023422:	f107 0408 	add.w	r4, r7, #8
 8023426:	461d      	mov	r5, r3
 8023428:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 802342a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 802342c:	682b      	ldr	r3, [r5, #0]
 802342e:	6023      	str	r3, [r4, #0]
  osThreadCreate (osThread(EthIf), netif);
 8023430:	f107 0308 	add.w	r3, r7, #8
 8023434:	6879      	ldr	r1, [r7, #4]
 8023436:	4618      	mov	r0, r3
 8023438:	f7f0 fc65 	bl	8013d06 <osThreadCreate>
  /* Enable MAC and DMA transmission and reception */
  HAL_ETH_Start(&heth);
 802343c:	4803      	ldr	r0, [pc, #12]	; (802344c <low_level_init+0x144>)
 802343e:	f7ed fe52 	bl	80110e6 <HAL_ETH_Start>
#endif /* LWIP_ARP || LWIP_ETHERNET */

/* USER CODE BEGIN LOW_LEVEL_INIT */ 
    
/* USER CODE END LOW_LEVEL_INIT */
}
 8023442:	bf00      	nop
 8023444:	3728      	adds	r7, #40	; 0x28
 8023446:	46bd      	mov	sp, r7
 8023448:	bdb0      	pop	{r4, r5, r7, pc}
 802344a:	bf00      	nop
 802344c:	2000a394 	.word	0x2000a394
 8023450:	40028000 	.word	0x40028000
 8023454:	2000a3dc 	.word	0x2000a3dc
 8023458:	20008ac4 	.word	0x20008ac4
 802345c:	20008b44 	.word	0x20008b44
 8023460:	2000a314 	.word	0x2000a314
 8023464:	20004108 	.word	0x20004108
 8023468:	080275f0 	.word	0x080275f0

0802346c <low_level_output>:
 *       to become availale since the stack doesn't retry to send a packet
 *       dropped because of memory failure (except for the TCP timers).
 */

static err_t low_level_output(struct netif *netif, struct pbuf *p)
{
 802346c:	b580      	push	{r7, lr}
 802346e:	b08a      	sub	sp, #40	; 0x28
 8023470:	af00      	add	r7, sp, #0
 8023472:	6078      	str	r0, [r7, #4]
 8023474:	6039      	str	r1, [r7, #0]
  err_t errval;
  struct pbuf *q;
  uint8_t *buffer = (uint8_t *)(heth.TxDesc->Buffer1Addr);
 8023476:	4b4b      	ldr	r3, [pc, #300]	; (80235a4 <low_level_output+0x138>)
 8023478:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 802347a:	689b      	ldr	r3, [r3, #8]
 802347c:	61fb      	str	r3, [r7, #28]
  __IO ETH_DMADescTypeDef *DmaTxDesc;
  uint32_t framelength = 0;
 802347e:	2300      	movs	r3, #0
 8023480:	617b      	str	r3, [r7, #20]
  uint32_t bufferoffset = 0;
 8023482:	2300      	movs	r3, #0
 8023484:	613b      	str	r3, [r7, #16]
  uint32_t byteslefttocopy = 0;
 8023486:	2300      	movs	r3, #0
 8023488:	60fb      	str	r3, [r7, #12]
  uint32_t payloadoffset = 0;
 802348a:	2300      	movs	r3, #0
 802348c:	60bb      	str	r3, [r7, #8]
  DmaTxDesc = heth.TxDesc;
 802348e:	4b45      	ldr	r3, [pc, #276]	; (80235a4 <low_level_output+0x138>)
 8023490:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8023492:	61bb      	str	r3, [r7, #24]
  bufferoffset = 0;
 8023494:	2300      	movs	r3, #0
 8023496:	613b      	str	r3, [r7, #16]
  
  /* copy frame from pbufs to driver buffers */
  for(q = p; q != NULL; q = q->next)
 8023498:	683b      	ldr	r3, [r7, #0]
 802349a:	623b      	str	r3, [r7, #32]
 802349c:	e05a      	b.n	8023554 <low_level_output+0xe8>
    {
      /* Is this buffer available? If not, goto error */
      if((DmaTxDesc->Status & ETH_DMATXDESC_OWN) != (uint32_t)RESET)
 802349e:	69bb      	ldr	r3, [r7, #24]
 80234a0:	681b      	ldr	r3, [r3, #0]
 80234a2:	2b00      	cmp	r3, #0
 80234a4:	da03      	bge.n	80234ae <low_level_output+0x42>
      {
        errval = ERR_USE;
 80234a6:	23f8      	movs	r3, #248	; 0xf8
 80234a8:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
        goto error;
 80234ac:	e05c      	b.n	8023568 <low_level_output+0xfc>
      }
    
      /* Get bytes in current lwIP buffer */
      byteslefttocopy = q->len;
 80234ae:	6a3b      	ldr	r3, [r7, #32]
 80234b0:	895b      	ldrh	r3, [r3, #10]
 80234b2:	60fb      	str	r3, [r7, #12]
      payloadoffset = 0;
 80234b4:	2300      	movs	r3, #0
 80234b6:	60bb      	str	r3, [r7, #8]
    
      /* Check if the length of data to copy is bigger than Tx buffer size*/
      while( (byteslefttocopy + bufferoffset) > ETH_TX_BUF_SIZE )
 80234b8:	e02f      	b.n	802351a <low_level_output+0xae>
      {
        /* Copy data to Tx buffer*/
        memcpy( (uint8_t*)((uint8_t*)buffer + bufferoffset), (uint8_t*)((uint8_t*)q->payload + payloadoffset), (ETH_TX_BUF_SIZE - bufferoffset) );
 80234ba:	69fa      	ldr	r2, [r7, #28]
 80234bc:	693b      	ldr	r3, [r7, #16]
 80234be:	18d0      	adds	r0, r2, r3
 80234c0:	6a3b      	ldr	r3, [r7, #32]
 80234c2:	685a      	ldr	r2, [r3, #4]
 80234c4:	68bb      	ldr	r3, [r7, #8]
 80234c6:	18d1      	adds	r1, r2, r3
 80234c8:	693b      	ldr	r3, [r7, #16]
 80234ca:	f5c3 63be 	rsb	r3, r3, #1520	; 0x5f0
 80234ce:	3304      	adds	r3, #4
 80234d0:	461a      	mov	r2, r3
 80234d2:	f001 fc12 	bl	8024cfa <memcpy>
      
        /* Point to next descriptor */
        DmaTxDesc = (ETH_DMADescTypeDef *)(DmaTxDesc->Buffer2NextDescAddr);
 80234d6:	69bb      	ldr	r3, [r7, #24]
 80234d8:	68db      	ldr	r3, [r3, #12]
 80234da:	61bb      	str	r3, [r7, #24]
      
        /* Check if the buffer is available */
        if((DmaTxDesc->Status & ETH_DMATXDESC_OWN) != (uint32_t)RESET)
 80234dc:	69bb      	ldr	r3, [r7, #24]
 80234de:	681b      	ldr	r3, [r3, #0]
 80234e0:	2b00      	cmp	r3, #0
 80234e2:	da03      	bge.n	80234ec <low_level_output+0x80>
        {
          errval = ERR_USE;
 80234e4:	23f8      	movs	r3, #248	; 0xf8
 80234e6:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
          goto error;
 80234ea:	e03d      	b.n	8023568 <low_level_output+0xfc>
        }
      
        buffer = (uint8_t *)(DmaTxDesc->Buffer1Addr);
 80234ec:	69bb      	ldr	r3, [r7, #24]
 80234ee:	689b      	ldr	r3, [r3, #8]
 80234f0:	61fb      	str	r3, [r7, #28]
      
        byteslefttocopy = byteslefttocopy - (ETH_TX_BUF_SIZE - bufferoffset);
 80234f2:	693a      	ldr	r2, [r7, #16]
 80234f4:	68fb      	ldr	r3, [r7, #12]
 80234f6:	4413      	add	r3, r2
 80234f8:	f2a3 53f4 	subw	r3, r3, #1524	; 0x5f4
 80234fc:	60fb      	str	r3, [r7, #12]
        payloadoffset = payloadoffset + (ETH_TX_BUF_SIZE - bufferoffset);
 80234fe:	68ba      	ldr	r2, [r7, #8]
 8023500:	693b      	ldr	r3, [r7, #16]
 8023502:	1ad3      	subs	r3, r2, r3
 8023504:	f203 53f4 	addw	r3, r3, #1524	; 0x5f4
 8023508:	60bb      	str	r3, [r7, #8]
        framelength = framelength + (ETH_TX_BUF_SIZE - bufferoffset);
 802350a:	697a      	ldr	r2, [r7, #20]
 802350c:	693b      	ldr	r3, [r7, #16]
 802350e:	1ad3      	subs	r3, r2, r3
 8023510:	f203 53f4 	addw	r3, r3, #1524	; 0x5f4
 8023514:	617b      	str	r3, [r7, #20]
        bufferoffset = 0;
 8023516:	2300      	movs	r3, #0
 8023518:	613b      	str	r3, [r7, #16]
      while( (byteslefttocopy + bufferoffset) > ETH_TX_BUF_SIZE )
 802351a:	68fa      	ldr	r2, [r7, #12]
 802351c:	693b      	ldr	r3, [r7, #16]
 802351e:	4413      	add	r3, r2
 8023520:	f240 52f4 	movw	r2, #1524	; 0x5f4
 8023524:	4293      	cmp	r3, r2
 8023526:	d8c8      	bhi.n	80234ba <low_level_output+0x4e>
      }
    
      /* Copy the remaining bytes */
      memcpy( (uint8_t*)((uint8_t*)buffer + bufferoffset), (uint8_t*)((uint8_t*)q->payload + payloadoffset), byteslefttocopy );
 8023528:	69fa      	ldr	r2, [r7, #28]
 802352a:	693b      	ldr	r3, [r7, #16]
 802352c:	18d0      	adds	r0, r2, r3
 802352e:	6a3b      	ldr	r3, [r7, #32]
 8023530:	685a      	ldr	r2, [r3, #4]
 8023532:	68bb      	ldr	r3, [r7, #8]
 8023534:	4413      	add	r3, r2
 8023536:	68fa      	ldr	r2, [r7, #12]
 8023538:	4619      	mov	r1, r3
 802353a:	f001 fbde 	bl	8024cfa <memcpy>
      bufferoffset = bufferoffset + byteslefttocopy;
 802353e:	693a      	ldr	r2, [r7, #16]
 8023540:	68fb      	ldr	r3, [r7, #12]
 8023542:	4413      	add	r3, r2
 8023544:	613b      	str	r3, [r7, #16]
      framelength = framelength + byteslefttocopy;
 8023546:	697a      	ldr	r2, [r7, #20]
 8023548:	68fb      	ldr	r3, [r7, #12]
 802354a:	4413      	add	r3, r2
 802354c:	617b      	str	r3, [r7, #20]
  for(q = p; q != NULL; q = q->next)
 802354e:	6a3b      	ldr	r3, [r7, #32]
 8023550:	681b      	ldr	r3, [r3, #0]
 8023552:	623b      	str	r3, [r7, #32]
 8023554:	6a3b      	ldr	r3, [r7, #32]
 8023556:	2b00      	cmp	r3, #0
 8023558:	d1a1      	bne.n	802349e <low_level_output+0x32>
    }
  
  /* Prepare transmit descriptors to give to DMA */ 
  HAL_ETH_TransmitFrame(&heth, framelength);
 802355a:	6979      	ldr	r1, [r7, #20]
 802355c:	4811      	ldr	r0, [pc, #68]	; (80235a4 <low_level_output+0x138>)
 802355e:	f7ed fb07 	bl	8010b70 <HAL_ETH_TransmitFrame>
  
  errval = ERR_OK;
 8023562:	2300      	movs	r3, #0
 8023564:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  
error:
  
  /* When Transmit Underflow flag is set, clear it and issue a Transmit Poll Demand to resume transmission */
  if ((heth.Instance->DMASR & ETH_DMASR_TUS) != (uint32_t)RESET)
 8023568:	4b0e      	ldr	r3, [pc, #56]	; (80235a4 <low_level_output+0x138>)
 802356a:	681b      	ldr	r3, [r3, #0]
 802356c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8023570:	3314      	adds	r3, #20
 8023572:	681b      	ldr	r3, [r3, #0]
 8023574:	f003 0320 	and.w	r3, r3, #32
 8023578:	2b00      	cmp	r3, #0
 802357a:	d00d      	beq.n	8023598 <low_level_output+0x12c>
  {
    /* Clear TUS ETHERNET DMA flag */
    heth.Instance->DMASR = ETH_DMASR_TUS;
 802357c:	4b09      	ldr	r3, [pc, #36]	; (80235a4 <low_level_output+0x138>)
 802357e:	681b      	ldr	r3, [r3, #0]
 8023580:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8023584:	3314      	adds	r3, #20
 8023586:	2220      	movs	r2, #32
 8023588:	601a      	str	r2, [r3, #0]

    /* Resume DMA transmission*/
    heth.Instance->DMATPDR = 0;
 802358a:	4b06      	ldr	r3, [pc, #24]	; (80235a4 <low_level_output+0x138>)
 802358c:	681b      	ldr	r3, [r3, #0]
 802358e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8023592:	3304      	adds	r3, #4
 8023594:	2200      	movs	r2, #0
 8023596:	601a      	str	r2, [r3, #0]
  }
  return errval;
 8023598:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
}
 802359c:	4618      	mov	r0, r3
 802359e:	3728      	adds	r7, #40	; 0x28
 80235a0:	46bd      	mov	sp, r7
 80235a2:	bd80      	pop	{r7, pc}
 80235a4:	2000a394 	.word	0x2000a394

080235a8 <low_level_input>:
 * @param netif the lwip network interface structure for this ethernetif
 * @return a pbuf filled with the received packet (including MAC header)
 *         NULL on memory error
   */
static struct pbuf * low_level_input(struct netif *netif)
{
 80235a8:	b580      	push	{r7, lr}
 80235aa:	b08c      	sub	sp, #48	; 0x30
 80235ac:	af00      	add	r7, sp, #0
 80235ae:	6078      	str	r0, [r7, #4]
  struct pbuf *p = NULL;
 80235b0:	2300      	movs	r3, #0
 80235b2:	62fb      	str	r3, [r7, #44]	; 0x2c
  struct pbuf *q = NULL;
 80235b4:	2300      	movs	r3, #0
 80235b6:	62bb      	str	r3, [r7, #40]	; 0x28
  uint16_t len = 0;
 80235b8:	2300      	movs	r3, #0
 80235ba:	81fb      	strh	r3, [r7, #14]
  uint8_t *buffer;
  __IO ETH_DMADescTypeDef *dmarxdesc;
  uint32_t bufferoffset = 0;
 80235bc:	2300      	movs	r3, #0
 80235be:	61fb      	str	r3, [r7, #28]
  uint32_t payloadoffset = 0;
 80235c0:	2300      	movs	r3, #0
 80235c2:	61bb      	str	r3, [r7, #24]
  uint32_t byteslefttocopy = 0;
 80235c4:	2300      	movs	r3, #0
 80235c6:	617b      	str	r3, [r7, #20]
  uint32_t i=0;
 80235c8:	2300      	movs	r3, #0
 80235ca:	613b      	str	r3, [r7, #16]
  

  /* get received frame */
  if (HAL_ETH_GetReceivedFrame_IT(&heth) != HAL_OK)
 80235cc:	484e      	ldr	r0, [pc, #312]	; (8023708 <low_level_input+0x160>)
 80235ce:	f7ed fbb9 	bl	8010d44 <HAL_ETH_GetReceivedFrame_IT>
 80235d2:	4603      	mov	r3, r0
 80235d4:	2b00      	cmp	r3, #0
 80235d6:	d001      	beq.n	80235dc <low_level_input+0x34>
    return NULL;
 80235d8:	2300      	movs	r3, #0
 80235da:	e091      	b.n	8023700 <low_level_input+0x158>
  
  /* Obtain the size of the packet and put it into the "len" variable. */
  len = heth.RxFrameInfos.length;
 80235dc:	4b4a      	ldr	r3, [pc, #296]	; (8023708 <low_level_input+0x160>)
 80235de:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80235e0:	81fb      	strh	r3, [r7, #14]
  buffer = (uint8_t *)heth.RxFrameInfos.buffer;
 80235e2:	4b49      	ldr	r3, [pc, #292]	; (8023708 <low_level_input+0x160>)
 80235e4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80235e6:	627b      	str	r3, [r7, #36]	; 0x24
  
  if (len > 0)
 80235e8:	89fb      	ldrh	r3, [r7, #14]
 80235ea:	2b00      	cmp	r3, #0
 80235ec:	d006      	beq.n	80235fc <low_level_input+0x54>
  {
    /* We allocate a pbuf chain of pbufs from the Lwip buffer pool */
    p = pbuf_alloc(PBUF_RAW, len, PBUF_POOL);
 80235ee:	89fb      	ldrh	r3, [r7, #14]
 80235f0:	2203      	movs	r2, #3
 80235f2:	4619      	mov	r1, r3
 80235f4:	2004      	movs	r0, #4
 80235f6:	f7f8 facd 	bl	801bb94 <pbuf_alloc>
 80235fa:	62f8      	str	r0, [r7, #44]	; 0x2c
  }
  
  if (p != NULL)
 80235fc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80235fe:	2b00      	cmp	r3, #0
 8023600:	d04b      	beq.n	802369a <low_level_input+0xf2>
  {
    dmarxdesc = heth.RxFrameInfos.FSRxDesc;
 8023602:	4b41      	ldr	r3, [pc, #260]	; (8023708 <low_level_input+0x160>)
 8023604:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8023606:	623b      	str	r3, [r7, #32]
    bufferoffset = 0;
 8023608:	2300      	movs	r3, #0
 802360a:	61fb      	str	r3, [r7, #28]
    for(q = p; q != NULL; q = q->next)
 802360c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 802360e:	62bb      	str	r3, [r7, #40]	; 0x28
 8023610:	e040      	b.n	8023694 <low_level_input+0xec>
    {
      byteslefttocopy = q->len;
 8023612:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8023614:	895b      	ldrh	r3, [r3, #10]
 8023616:	617b      	str	r3, [r7, #20]
      payloadoffset = 0;
 8023618:	2300      	movs	r3, #0
 802361a:	61bb      	str	r3, [r7, #24]
      
      /* Check if the length of bytes to copy in current pbuf is bigger than Rx buffer size*/
      while( (byteslefttocopy + bufferoffset) > ETH_RX_BUF_SIZE )
 802361c:	e021      	b.n	8023662 <low_level_input+0xba>
      {
        /* Copy data to pbuf */
        memcpy( (uint8_t*)((uint8_t*)q->payload + payloadoffset), (uint8_t*)((uint8_t*)buffer + bufferoffset), (ETH_RX_BUF_SIZE - bufferoffset));
 802361e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8023620:	685a      	ldr	r2, [r3, #4]
 8023622:	69bb      	ldr	r3, [r7, #24]
 8023624:	18d0      	adds	r0, r2, r3
 8023626:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8023628:	69fb      	ldr	r3, [r7, #28]
 802362a:	18d1      	adds	r1, r2, r3
 802362c:	69fb      	ldr	r3, [r7, #28]
 802362e:	f5c3 63be 	rsb	r3, r3, #1520	; 0x5f0
 8023632:	3304      	adds	r3, #4
 8023634:	461a      	mov	r2, r3
 8023636:	f001 fb60 	bl	8024cfa <memcpy>
        
        /* Point to next descriptor */
        dmarxdesc = (ETH_DMADescTypeDef *)(dmarxdesc->Buffer2NextDescAddr);
 802363a:	6a3b      	ldr	r3, [r7, #32]
 802363c:	68db      	ldr	r3, [r3, #12]
 802363e:	623b      	str	r3, [r7, #32]
        buffer = (uint8_t *)(dmarxdesc->Buffer1Addr);
 8023640:	6a3b      	ldr	r3, [r7, #32]
 8023642:	689b      	ldr	r3, [r3, #8]
 8023644:	627b      	str	r3, [r7, #36]	; 0x24
        
        byteslefttocopy = byteslefttocopy - (ETH_RX_BUF_SIZE - bufferoffset);
 8023646:	69fa      	ldr	r2, [r7, #28]
 8023648:	697b      	ldr	r3, [r7, #20]
 802364a:	4413      	add	r3, r2
 802364c:	f2a3 53f4 	subw	r3, r3, #1524	; 0x5f4
 8023650:	617b      	str	r3, [r7, #20]
        payloadoffset = payloadoffset + (ETH_RX_BUF_SIZE - bufferoffset);
 8023652:	69ba      	ldr	r2, [r7, #24]
 8023654:	69fb      	ldr	r3, [r7, #28]
 8023656:	1ad3      	subs	r3, r2, r3
 8023658:	f203 53f4 	addw	r3, r3, #1524	; 0x5f4
 802365c:	61bb      	str	r3, [r7, #24]
        bufferoffset = 0;
 802365e:	2300      	movs	r3, #0
 8023660:	61fb      	str	r3, [r7, #28]
      while( (byteslefttocopy + bufferoffset) > ETH_RX_BUF_SIZE )
 8023662:	697a      	ldr	r2, [r7, #20]
 8023664:	69fb      	ldr	r3, [r7, #28]
 8023666:	4413      	add	r3, r2
 8023668:	f240 52f4 	movw	r2, #1524	; 0x5f4
 802366c:	4293      	cmp	r3, r2
 802366e:	d8d6      	bhi.n	802361e <low_level_input+0x76>
      }
      /* Copy remaining data in pbuf */
      memcpy( (uint8_t*)((uint8_t*)q->payload + payloadoffset), (uint8_t*)((uint8_t*)buffer + bufferoffset), byteslefttocopy);
 8023670:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8023672:	685a      	ldr	r2, [r3, #4]
 8023674:	69bb      	ldr	r3, [r7, #24]
 8023676:	18d0      	adds	r0, r2, r3
 8023678:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 802367a:	69fb      	ldr	r3, [r7, #28]
 802367c:	4413      	add	r3, r2
 802367e:	697a      	ldr	r2, [r7, #20]
 8023680:	4619      	mov	r1, r3
 8023682:	f001 fb3a 	bl	8024cfa <memcpy>
      bufferoffset = bufferoffset + byteslefttocopy;
 8023686:	69fa      	ldr	r2, [r7, #28]
 8023688:	697b      	ldr	r3, [r7, #20]
 802368a:	4413      	add	r3, r2
 802368c:	61fb      	str	r3, [r7, #28]
    for(q = p; q != NULL; q = q->next)
 802368e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8023690:	681b      	ldr	r3, [r3, #0]
 8023692:	62bb      	str	r3, [r7, #40]	; 0x28
 8023694:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8023696:	2b00      	cmp	r3, #0
 8023698:	d1bb      	bne.n	8023612 <low_level_input+0x6a>
    }
  }  
  
    /* Release descriptors to DMA */
    /* Point to first descriptor */
    dmarxdesc = heth.RxFrameInfos.FSRxDesc;
 802369a:	4b1b      	ldr	r3, [pc, #108]	; (8023708 <low_level_input+0x160>)
 802369c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 802369e:	623b      	str	r3, [r7, #32]
    /* Set Own bit in Rx descriptors: gives the buffers back to DMA */
    for (i=0; i< heth.RxFrameInfos.SegCount; i++)
 80236a0:	2300      	movs	r3, #0
 80236a2:	613b      	str	r3, [r7, #16]
 80236a4:	e00b      	b.n	80236be <low_level_input+0x116>
    {  
      dmarxdesc->Status |= ETH_DMARXDESC_OWN;
 80236a6:	6a3b      	ldr	r3, [r7, #32]
 80236a8:	681b      	ldr	r3, [r3, #0]
 80236aa:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 80236ae:	6a3b      	ldr	r3, [r7, #32]
 80236b0:	601a      	str	r2, [r3, #0]
      dmarxdesc = (ETH_DMADescTypeDef *)(dmarxdesc->Buffer2NextDescAddr);
 80236b2:	6a3b      	ldr	r3, [r7, #32]
 80236b4:	68db      	ldr	r3, [r3, #12]
 80236b6:	623b      	str	r3, [r7, #32]
    for (i=0; i< heth.RxFrameInfos.SegCount; i++)
 80236b8:	693b      	ldr	r3, [r7, #16]
 80236ba:	3301      	adds	r3, #1
 80236bc:	613b      	str	r3, [r7, #16]
 80236be:	4b12      	ldr	r3, [pc, #72]	; (8023708 <low_level_input+0x160>)
 80236c0:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80236c2:	693b      	ldr	r3, [r7, #16]
 80236c4:	429a      	cmp	r2, r3
 80236c6:	d8ee      	bhi.n	80236a6 <low_level_input+0xfe>
    }
    
    /* Clear Segment_Count */
    heth.RxFrameInfos.SegCount =0;  
 80236c8:	4b0f      	ldr	r3, [pc, #60]	; (8023708 <low_level_input+0x160>)
 80236ca:	2200      	movs	r2, #0
 80236cc:	639a      	str	r2, [r3, #56]	; 0x38
  
  /* When Rx Buffer unavailable flag is set: clear it and resume reception */
  if ((heth.Instance->DMASR & ETH_DMASR_RBUS) != (uint32_t)RESET)  
 80236ce:	4b0e      	ldr	r3, [pc, #56]	; (8023708 <low_level_input+0x160>)
 80236d0:	681b      	ldr	r3, [r3, #0]
 80236d2:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80236d6:	3314      	adds	r3, #20
 80236d8:	681b      	ldr	r3, [r3, #0]
 80236da:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80236de:	2b00      	cmp	r3, #0
 80236e0:	d00d      	beq.n	80236fe <low_level_input+0x156>
  {
    /* Clear RBUS ETHERNET DMA flag */
    heth.Instance->DMASR = ETH_DMASR_RBUS;
 80236e2:	4b09      	ldr	r3, [pc, #36]	; (8023708 <low_level_input+0x160>)
 80236e4:	681b      	ldr	r3, [r3, #0]
 80236e6:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80236ea:	3314      	adds	r3, #20
 80236ec:	2280      	movs	r2, #128	; 0x80
 80236ee:	601a      	str	r2, [r3, #0]
    /* Resume DMA reception */
    heth.Instance->DMARPDR = 0;
 80236f0:	4b05      	ldr	r3, [pc, #20]	; (8023708 <low_level_input+0x160>)
 80236f2:	681b      	ldr	r3, [r3, #0]
 80236f4:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80236f8:	3308      	adds	r3, #8
 80236fa:	2200      	movs	r2, #0
 80236fc:	601a      	str	r2, [r3, #0]
  }
  return p;
 80236fe:	6afb      	ldr	r3, [r7, #44]	; 0x2c
}
 8023700:	4618      	mov	r0, r3
 8023702:	3730      	adds	r7, #48	; 0x30
 8023704:	46bd      	mov	sp, r7
 8023706:	bd80      	pop	{r7, pc}
 8023708:	2000a394 	.word	0x2000a394

0802370c <ethernetif_input>:
 * the appropriate input function is called.
 *
 * @param netif the lwip network interface structure for this ethernetif
 */
void ethernetif_input( void const * argument ) 
{
 802370c:	b580      	push	{r7, lr}
 802370e:	b084      	sub	sp, #16
 8023710:	af00      	add	r7, sp, #0
 8023712:	6078      	str	r0, [r7, #4]
  struct pbuf *p;
  struct netif *netif = (struct netif *) argument;
 8023714:	687b      	ldr	r3, [r7, #4]
 8023716:	60fb      	str	r3, [r7, #12]
  
  for( ;; )
  {
    if (osSemaphoreWait( s_xSemaphore, TIME_WAITING_FOR_INPUT)==osOK)
 8023718:	4b0f      	ldr	r3, [pc, #60]	; (8023758 <ethernetif_input+0x4c>)
 802371a:	681b      	ldr	r3, [r3, #0]
 802371c:	f04f 31ff 	mov.w	r1, #4294967295
 8023720:	4618      	mov	r0, r3
 8023722:	f7f0 fbdb 	bl	8013edc <osSemaphoreWait>
 8023726:	4603      	mov	r3, r0
 8023728:	2b00      	cmp	r3, #0
 802372a:	d1f5      	bne.n	8023718 <ethernetif_input+0xc>
    {
      do
      {   
        p = low_level_input( netif );
 802372c:	68f8      	ldr	r0, [r7, #12]
 802372e:	f7ff ff3b 	bl	80235a8 <low_level_input>
 8023732:	60b8      	str	r0, [r7, #8]
        if   (p != NULL)
 8023734:	68bb      	ldr	r3, [r7, #8]
 8023736:	2b00      	cmp	r3, #0
 8023738:	d00a      	beq.n	8023750 <ethernetif_input+0x44>
        {
          if (netif->input( p, netif) != ERR_OK )
 802373a:	68fb      	ldr	r3, [r7, #12]
 802373c:	691b      	ldr	r3, [r3, #16]
 802373e:	68f9      	ldr	r1, [r7, #12]
 8023740:	68b8      	ldr	r0, [r7, #8]
 8023742:	4798      	blx	r3
 8023744:	4603      	mov	r3, r0
 8023746:	2b00      	cmp	r3, #0
 8023748:	d002      	beq.n	8023750 <ethernetif_input+0x44>
          {
            pbuf_free(p);
 802374a:	68b8      	ldr	r0, [r7, #8]
 802374c:	f7f8 fd94 	bl	801c278 <pbuf_free>
          }
        }
      } while(p!=NULL);
 8023750:	68bb      	ldr	r3, [r7, #8]
 8023752:	2b00      	cmp	r3, #0
 8023754:	d1ea      	bne.n	802372c <ethernetif_input+0x20>
    if (osSemaphoreWait( s_xSemaphore, TIME_WAITING_FOR_INPUT)==osOK)
 8023756:	e7df      	b.n	8023718 <ethernetif_input+0xc>
 8023758:	20004108 	.word	0x20004108

0802375c <ethernetif_init>:
 * @return ERR_OK if the loopif is initialized
 *         ERR_MEM if private data couldn't be allocated
 *         any other err_t on error
 */
err_t ethernetif_init(struct netif *netif)
{
 802375c:	b580      	push	{r7, lr}
 802375e:	b082      	sub	sp, #8
 8023760:	af00      	add	r7, sp, #0
 8023762:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("netif != NULL", (netif != NULL));
 8023764:	687b      	ldr	r3, [r7, #4]
 8023766:	2b00      	cmp	r3, #0
 8023768:	d106      	bne.n	8023778 <ethernetif_init+0x1c>
 802376a:	4b0e      	ldr	r3, [pc, #56]	; (80237a4 <ethernetif_init+0x48>)
 802376c:	f240 2235 	movw	r2, #565	; 0x235
 8023770:	490d      	ldr	r1, [pc, #52]	; (80237a8 <ethernetif_init+0x4c>)
 8023772:	480e      	ldr	r0, [pc, #56]	; (80237ac <ethernetif_init+0x50>)
 8023774:	f000 fee0 	bl	8024538 <iprintf>
#if LWIP_NETIF_HOSTNAME
  /* Initialize interface hostname */
  netif->hostname = "lwip";
#endif /* LWIP_NETIF_HOSTNAME */

  netif->name[0] = IFNAME0;
 8023778:	687b      	ldr	r3, [r7, #4]
 802377a:	2273      	movs	r2, #115	; 0x73
 802377c:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
  netif->name[1] = IFNAME1;
 8023780:	687b      	ldr	r3, [r7, #4]
 8023782:	2274      	movs	r2, #116	; 0x74
 8023784:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d
   * is available...) */

#if LWIP_IPV4
#if LWIP_ARP || LWIP_ETHERNET
#if LWIP_ARP
  netif->output = etharp_output;
 8023788:	687b      	ldr	r3, [r7, #4]
 802378a:	4a09      	ldr	r2, [pc, #36]	; (80237b0 <ethernetif_init+0x54>)
 802378c:	615a      	str	r2, [r3, #20]
 
#if LWIP_IPV6
  netif->output_ip6 = ethip6_output;
#endif /* LWIP_IPV6 */

  netif->linkoutput = low_level_output;
 802378e:	687b      	ldr	r3, [r7, #4]
 8023790:	4a08      	ldr	r2, [pc, #32]	; (80237b4 <ethernetif_init+0x58>)
 8023792:	619a      	str	r2, [r3, #24]

  /* initialize the hardware */
  low_level_init(netif);
 8023794:	6878      	ldr	r0, [r7, #4]
 8023796:	f7ff fdb7 	bl	8023308 <low_level_init>

  return ERR_OK;
 802379a:	2300      	movs	r3, #0
}
 802379c:	4618      	mov	r0, r3
 802379e:	3708      	adds	r7, #8
 80237a0:	46bd      	mov	sp, r7
 80237a2:	bd80      	pop	{r7, pc}
 80237a4:	08027604 	.word	0x08027604
 80237a8:	08027618 	.word	0x08027618
 80237ac:	08027628 	.word	0x08027628
 80237b0:	08019211 	.word	0x08019211
 80237b4:	0802346d 	.word	0x0802346d

080237b8 <sys_now>:
*         when LWIP_TIMERS == 1 and NO_SYS == 1
* @param  None
* @retval Time
*/
u32_t sys_now(void)
{
 80237b8:	b580      	push	{r7, lr}
 80237ba:	af00      	add	r7, sp, #0
  return HAL_GetTick();
 80237bc:	f7ec fe10 	bl	80103e0 <HAL_GetTick>
 80237c0:	4603      	mov	r3, r0
}
 80237c2:	4618      	mov	r0, r3
 80237c4:	bd80      	pop	{r7, pc}
	...

080237c8 <MX_FREERTOS_Init>:
/**
  * @brief  FreeRTOS initialization
  * @param  None
  * @retval None
  */
void MX_FREERTOS_Init(void) {
 80237c8:	b5b0      	push	{r4, r5, r7, lr}
 80237ca:	b08a      	sub	sp, #40	; 0x28
 80237cc:	af00      	add	r7, sp, #0
	/* start timers, add new ones, ... */
  /* USER CODE END RTOS_TIMERS */

  /* Create the thread(s) */
  /* definition and creation of defaultTask */
  osThreadDef(defaultTask, StartDefaultTask, osPriorityNormal, 0, 256);
 80237ce:	4b16      	ldr	r3, [pc, #88]	; (8023828 <MX_FREERTOS_Init+0x60>)
 80237d0:	f107 0414 	add.w	r4, r7, #20
 80237d4:	461d      	mov	r5, r3
 80237d6:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80237d8:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80237da:	682b      	ldr	r3, [r5, #0]
 80237dc:	6023      	str	r3, [r4, #0]
  defaultTaskHandle = osThreadCreate(osThread(defaultTask), NULL);
 80237de:	f107 0314 	add.w	r3, r7, #20
 80237e2:	2100      	movs	r1, #0
 80237e4:	4618      	mov	r0, r3
 80237e6:	f7f0 fa8e 	bl	8013d06 <osThreadCreate>
 80237ea:	4602      	mov	r2, r0
 80237ec:	4b0f      	ldr	r3, [pc, #60]	; (802382c <MX_FREERTOS_Init+0x64>)
 80237ee:	601a      	str	r2, [r3, #0]

  /* USER CODE BEGIN RTOS_THREADS */
  osThreadDef(processTask, StartProcessTask, osPriorityNormal, 0, 256);
 80237f0:	4b0f      	ldr	r3, [pc, #60]	; (8023830 <MX_FREERTOS_Init+0x68>)
 80237f2:	463c      	mov	r4, r7
 80237f4:	461d      	mov	r5, r3
 80237f6:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80237f8:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80237fa:	682b      	ldr	r3, [r5, #0]
 80237fc:	6023      	str	r3, [r4, #0]
  processTaskHandle = osThreadCreate(osThread(processTask), NULL);
 80237fe:	463b      	mov	r3, r7
 8023800:	2100      	movs	r1, #0
 8023802:	4618      	mov	r0, r3
 8023804:	f7f0 fa7f 	bl	8013d06 <osThreadCreate>
 8023808:	4602      	mov	r2, r0
 802380a:	4b0a      	ldr	r3, [pc, #40]	; (8023834 <MX_FREERTOS_Init+0x6c>)
 802380c:	601a      	str	r2, [r3, #0]
  /* USER CODE END RTOS_THREADS */

  /* USER CODE BEGIN RTOS_QUEUES */
  RecQHandle = xQueueCreate(8, sizeof( uint8_t ));
 802380e:	2200      	movs	r2, #0
 8023810:	2101      	movs	r1, #1
 8023812:	2008      	movs	r0, #8
 8023814:	f7f1 f9f2 	bl	8014bfc <xQueueGenericCreate>
 8023818:	4602      	mov	r2, r0
 802381a:	4b07      	ldr	r3, [pc, #28]	; (8023838 <MX_FREERTOS_Init+0x70>)
 802381c:	601a      	str	r2, [r3, #0]
  /* USER CODE END RTOS_QUEUES */
}
 802381e:	bf00      	nop
 8023820:	3728      	adds	r7, #40	; 0x28
 8023822:	46bd      	mov	sp, r7
 8023824:	bdb0      	pop	{r4, r5, r7, pc}
 8023826:	bf00      	nop
 8023828:	0802765c 	.word	0x0802765c
 802382c:	2000bbac 	.word	0x2000bbac
 8023830:	0802767c 	.word	0x0802767c
 8023834:	2000bbb8 	.word	0x2000bbb8
 8023838:	2000bbb0 	.word	0x2000bbb0

0802383c <StartDefaultTask>:
 * @param  argument: Not used
 * @retval None
 */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void const * argument)
{
 802383c:	b580      	push	{r7, lr}
 802383e:	b086      	sub	sp, #24
 8023840:	af02      	add	r7, sp, #8
 8023842:	6078      	str	r0, [r7, #4]
  /* init code for LWIP */
  MX_LWIP_Init();
 8023844:	f000 f8fe 	bl	8023a44 <MX_LWIP_Init>

  /* USER CODE BEGIN StartDefaultTask */
	printf("lwIP init completed.\n");
 8023848:	4836      	ldr	r0, [pc, #216]	; (8023924 <StartDefaultTask+0xe8>)
 802384a:	f000 febf 	bl	80245cc <puts>
	struct netconn *conn;
	err_t err;
	conn = netconn_new(NETCONN_TCP);
 802384e:	2200      	movs	r2, #0
 8023850:	2100      	movs	r1, #0
 8023852:	2010      	movs	r0, #16
 8023854:	f7f2 fea6 	bl	80165a4 <netconn_new_with_proto_and_callback>
 8023858:	60f8      	str	r0, [r7, #12]
	if (conn != NULL) {
 802385a:	68fb      	ldr	r3, [r7, #12]
 802385c:	2b00      	cmp	r3, #0
 802385e:	d027      	beq.n	80238b0 <StartDefaultTask+0x74>
		err = netconn_bind(conn, IP_ADDR_ANY, 80);
 8023860:	2250      	movs	r2, #80	; 0x50
 8023862:	4931      	ldr	r1, [pc, #196]	; (8023928 <StartDefaultTask+0xec>)
 8023864:	68f8      	ldr	r0, [r7, #12]
 8023866:	f7f2 ff3d 	bl	80166e4 <netconn_bind>
 802386a:	4603      	mov	r3, r0
 802386c:	72fb      	strb	r3, [r7, #11]
		if (err == ERR_OK) {
 802386e:	f997 300b 	ldrsb.w	r3, [r7, #11]
 8023872:	2b00      	cmp	r3, #0
 8023874:	d113      	bne.n	802389e <StartDefaultTask+0x62>
			netconn_listen(conn);
 8023876:	21ff      	movs	r1, #255	; 0xff
 8023878:	68f8      	ldr	r0, [r7, #12]
 802387a:	f7f2 ff6b 	bl	8016754 <netconn_listen_with_backlog>
			sys_thread_new("web_server_thread", web_server_thread, (void*) conn,
 802387e:	2301      	movs	r3, #1
 8023880:	9300      	str	r3, [sp, #0]
 8023882:	f44f 7300 	mov.w	r3, #512	; 0x200
 8023886:	68fa      	ldr	r2, [r7, #12]
 8023888:	4928      	ldr	r1, [pc, #160]	; (802392c <StartDefaultTask+0xf0>)
 802388a:	4829      	ldr	r0, [pc, #164]	; (8023930 <StartDefaultTask+0xf4>)
 802388c:	f7ff f80e 	bl	80228ac <sys_thread_new>
			DEFAULT_THREAD_STACKSIZE / 4, osPriorityAboveNormal);
			printf("Binding ... OK\n");
 8023890:	4828      	ldr	r0, [pc, #160]	; (8023934 <StartDefaultTask+0xf8>)
 8023892:	f000 fe9b 	bl	80245cc <puts>
			osDelay(1);
 8023896:	2001      	movs	r0, #1
 8023898:	f7f0 fa5c 	bl	8013d54 <osDelay>
 802389c:	e008      	b.n	80238b0 <StartDefaultTask+0x74>
		} else {
			netconn_delete(conn);
 802389e:	68f8      	ldr	r0, [r7, #12]
 80238a0:	f7f2 fefa 	bl	8016698 <netconn_delete>
			printf("Binding ... Err\n");
 80238a4:	4824      	ldr	r0, [pc, #144]	; (8023938 <StartDefaultTask+0xfc>)
 80238a6:	f000 fe91 	bl	80245cc <puts>
			osDelay(1);
 80238aa:	2001      	movs	r0, #1
 80238ac:	f7f0 fa52 	bl	8013d54 <osDelay>
	}

	/* Infinite loop */
	for (;;) {

		HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_9);
 80238b0:	f44f 7100 	mov.w	r1, #512	; 0x200
 80238b4:	4821      	ldr	r0, [pc, #132]	; (802393c <StartDefaultTask+0x100>)
 80238b6:	f7ee fc68 	bl	801218a <HAL_GPIO_TogglePin>
		osDelay(1999);
 80238ba:	f240 70cf 	movw	r0, #1999	; 0x7cf
 80238be:	f7f0 fa49 	bl	8013d54 <osDelay>

		osDelay(1);
 80238c2:	2001      	movs	r0, #1
 80238c4:	f7f0 fa46 	bl	8013d54 <osDelay>
		uint16_t tmp;
		EE_ReadVariable(IP_02_01_ADDR, &tmp);
 80238c8:	f107 0308 	add.w	r3, r7, #8
 80238cc:	4619      	mov	r1, r3
 80238ce:	2001      	movs	r0, #1
 80238d0:	f7ff fa72 	bl	8022db8 <EE_ReadVariable>
		printf("IP_02_01: %x\n", tmp);
 80238d4:	893b      	ldrh	r3, [r7, #8]
 80238d6:	4619      	mov	r1, r3
 80238d8:	4819      	ldr	r0, [pc, #100]	; (8023940 <StartDefaultTask+0x104>)
 80238da:	f000 fe2d 	bl	8024538 <iprintf>
		EE_ReadVariable(IP_04_03_ADDR, &tmp);
 80238de:	f107 0308 	add.w	r3, r7, #8
 80238e2:	4619      	mov	r1, r3
 80238e4:	2002      	movs	r0, #2
 80238e6:	f7ff fa67 	bl	8022db8 <EE_ReadVariable>
		printf("IP_02_01: %x\n", tmp);
 80238ea:	893b      	ldrh	r3, [r7, #8]
 80238ec:	4619      	mov	r1, r3
 80238ee:	4814      	ldr	r0, [pc, #80]	; (8023940 <StartDefaultTask+0x104>)
 80238f0:	f000 fe22 	bl	8024538 <iprintf>
		EE_ReadVariable(BR_MS_ADDR, &tmp);
 80238f4:	f107 0308 	add.w	r3, r7, #8
 80238f8:	4619      	mov	r1, r3
 80238fa:	2003      	movs	r0, #3
 80238fc:	f7ff fa5c 	bl	8022db8 <EE_ReadVariable>
		printf("BR_MS: %x\n", tmp);
 8023900:	893b      	ldrh	r3, [r7, #8]
 8023902:	4619      	mov	r1, r3
 8023904:	480f      	ldr	r0, [pc, #60]	; (8023944 <StartDefaultTask+0x108>)
 8023906:	f000 fe17 	bl	8024538 <iprintf>
		EE_ReadVariable(BR_LS_ADDR, &tmp);
 802390a:	f107 0308 	add.w	r3, r7, #8
 802390e:	4619      	mov	r1, r3
 8023910:	2004      	movs	r0, #4
 8023912:	f7ff fa51 	bl	8022db8 <EE_ReadVariable>
		printf("BR_LS: %x\n", tmp);
 8023916:	893b      	ldrh	r3, [r7, #8]
 8023918:	4619      	mov	r1, r3
 802391a:	480b      	ldr	r0, [pc, #44]	; (8023948 <StartDefaultTask+0x10c>)
 802391c:	f000 fe0c 	bl	8024538 <iprintf>
	for (;;) {
 8023920:	e7c6      	b.n	80238b0 <StartDefaultTask+0x74>
 8023922:	bf00      	nop
 8023924:	08027690 	.word	0x08027690
 8023928:	08029b00 	.word	0x08029b00
 802392c:	08024925 	.word	0x08024925
 8023930:	080276a8 	.word	0x080276a8
 8023934:	080276bc 	.word	0x080276bc
 8023938:	080276cc 	.word	0x080276cc
 802393c:	40020400 	.word	0x40020400
 8023940:	080276dc 	.word	0x080276dc
 8023944:	080276ec 	.word	0x080276ec
 8023948:	080276f8 	.word	0x080276f8

0802394c <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 802394c:	b580      	push	{r7, lr}
 802394e:	b08c      	sub	sp, #48	; 0x30
 8023950:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8023952:	f107 031c 	add.w	r3, r7, #28
 8023956:	2200      	movs	r2, #0
 8023958:	601a      	str	r2, [r3, #0]
 802395a:	605a      	str	r2, [r3, #4]
 802395c:	609a      	str	r2, [r3, #8]
 802395e:	60da      	str	r2, [r3, #12]
 8023960:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8023962:	2300      	movs	r3, #0
 8023964:	61bb      	str	r3, [r7, #24]
 8023966:	4a35      	ldr	r2, [pc, #212]	; (8023a3c <MX_GPIO_Init+0xf0>)
 8023968:	4b34      	ldr	r3, [pc, #208]	; (8023a3c <MX_GPIO_Init+0xf0>)
 802396a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 802396c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8023970:	6313      	str	r3, [r2, #48]	; 0x30
 8023972:	4b32      	ldr	r3, [pc, #200]	; (8023a3c <MX_GPIO_Init+0xf0>)
 8023974:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8023976:	f003 0380 	and.w	r3, r3, #128	; 0x80
 802397a:	61bb      	str	r3, [r7, #24]
 802397c:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 802397e:	2300      	movs	r3, #0
 8023980:	617b      	str	r3, [r7, #20]
 8023982:	4a2e      	ldr	r2, [pc, #184]	; (8023a3c <MX_GPIO_Init+0xf0>)
 8023984:	4b2d      	ldr	r3, [pc, #180]	; (8023a3c <MX_GPIO_Init+0xf0>)
 8023986:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8023988:	f043 0304 	orr.w	r3, r3, #4
 802398c:	6313      	str	r3, [r2, #48]	; 0x30
 802398e:	4b2b      	ldr	r3, [pc, #172]	; (8023a3c <MX_GPIO_Init+0xf0>)
 8023990:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8023992:	f003 0304 	and.w	r3, r3, #4
 8023996:	617b      	str	r3, [r7, #20]
 8023998:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 802399a:	2300      	movs	r3, #0
 802399c:	613b      	str	r3, [r7, #16]
 802399e:	4a27      	ldr	r2, [pc, #156]	; (8023a3c <MX_GPIO_Init+0xf0>)
 80239a0:	4b26      	ldr	r3, [pc, #152]	; (8023a3c <MX_GPIO_Init+0xf0>)
 80239a2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80239a4:	f043 0301 	orr.w	r3, r3, #1
 80239a8:	6313      	str	r3, [r2, #48]	; 0x30
 80239aa:	4b24      	ldr	r3, [pc, #144]	; (8023a3c <MX_GPIO_Init+0xf0>)
 80239ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80239ae:	f003 0301 	and.w	r3, r3, #1
 80239b2:	613b      	str	r3, [r7, #16]
 80239b4:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 80239b6:	2300      	movs	r3, #0
 80239b8:	60fb      	str	r3, [r7, #12]
 80239ba:	4a20      	ldr	r2, [pc, #128]	; (8023a3c <MX_GPIO_Init+0xf0>)
 80239bc:	4b1f      	ldr	r3, [pc, #124]	; (8023a3c <MX_GPIO_Init+0xf0>)
 80239be:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80239c0:	f043 0310 	orr.w	r3, r3, #16
 80239c4:	6313      	str	r3, [r2, #48]	; 0x30
 80239c6:	4b1d      	ldr	r3, [pc, #116]	; (8023a3c <MX_GPIO_Init+0xf0>)
 80239c8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80239ca:	f003 0310 	and.w	r3, r3, #16
 80239ce:	60fb      	str	r3, [r7, #12]
 80239d0:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80239d2:	2300      	movs	r3, #0
 80239d4:	60bb      	str	r3, [r7, #8]
 80239d6:	4a19      	ldr	r2, [pc, #100]	; (8023a3c <MX_GPIO_Init+0xf0>)
 80239d8:	4b18      	ldr	r3, [pc, #96]	; (8023a3c <MX_GPIO_Init+0xf0>)
 80239da:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80239dc:	f043 0302 	orr.w	r3, r3, #2
 80239e0:	6313      	str	r3, [r2, #48]	; 0x30
 80239e2:	4b16      	ldr	r3, [pc, #88]	; (8023a3c <MX_GPIO_Init+0xf0>)
 80239e4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80239e6:	f003 0302 	and.w	r3, r3, #2
 80239ea:	60bb      	str	r3, [r7, #8]
 80239ec:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80239ee:	2300      	movs	r3, #0
 80239f0:	607b      	str	r3, [r7, #4]
 80239f2:	4a12      	ldr	r2, [pc, #72]	; (8023a3c <MX_GPIO_Init+0xf0>)
 80239f4:	4b11      	ldr	r3, [pc, #68]	; (8023a3c <MX_GPIO_Init+0xf0>)
 80239f6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80239f8:	f043 0308 	orr.w	r3, r3, #8
 80239fc:	6313      	str	r3, [r2, #48]	; 0x30
 80239fe:	4b0f      	ldr	r3, [pc, #60]	; (8023a3c <MX_GPIO_Init+0xf0>)
 8023a00:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8023a02:	f003 0308 	and.w	r3, r3, #8
 8023a06:	607b      	str	r3, [r7, #4]
 8023a08:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, GPIO_PIN_9|GPIO_PIN_10|RE_DE_OUT_Pin, GPIO_PIN_RESET);
 8023a0a:	2200      	movs	r2, #0
 8023a0c:	f240 6101 	movw	r1, #1537	; 0x601
 8023a10:	480b      	ldr	r0, [pc, #44]	; (8023a40 <MX_GPIO_Init+0xf4>)
 8023a12:	f7ee fba1 	bl	8012158 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PE9 PE10 PEPin */
  GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10|RE_DE_OUT_Pin;
 8023a16:	f240 6301 	movw	r3, #1537	; 0x601
 8023a1a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8023a1c:	2301      	movs	r3, #1
 8023a1e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8023a20:	2300      	movs	r3, #0
 8023a22:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8023a24:	2300      	movs	r3, #0
 8023a26:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8023a28:	f107 031c 	add.w	r3, r7, #28
 8023a2c:	4619      	mov	r1, r3
 8023a2e:	4804      	ldr	r0, [pc, #16]	; (8023a40 <MX_GPIO_Init+0xf4>)
 8023a30:	f7ee f8fc 	bl	8011c2c <HAL_GPIO_Init>

}
 8023a34:	bf00      	nop
 8023a36:	3730      	adds	r7, #48	; 0x30
 8023a38:	46bd      	mov	sp, r7
 8023a3a:	bd80      	pop	{r7, pc}
 8023a3c:	40023800 	.word	0x40023800
 8023a40:	40021000 	.word	0x40021000

08023a44 <MX_LWIP_Init>:

/**
  * LwIP initialization function
  */
void MX_LWIP_Init(void)
{
 8023a44:	b580      	push	{r7, lr}
 8023a46:	b084      	sub	sp, #16
 8023a48:	af04      	add	r7, sp, #16
  /* IP addresses initialization */
  IP_ADDRESS[0] = 192;
 8023a4a:	4b8b      	ldr	r3, [pc, #556]	; (8023c78 <MX_LWIP_Init+0x234>)
 8023a4c:	22c0      	movs	r2, #192	; 0xc0
 8023a4e:	701a      	strb	r2, [r3, #0]
  IP_ADDRESS[1] = 168;
 8023a50:	4b89      	ldr	r3, [pc, #548]	; (8023c78 <MX_LWIP_Init+0x234>)
 8023a52:	22a8      	movs	r2, #168	; 0xa8
 8023a54:	705a      	strb	r2, [r3, #1]
  IP_ADDRESS[2] = 4;
 8023a56:	4b88      	ldr	r3, [pc, #544]	; (8023c78 <MX_LWIP_Init+0x234>)
 8023a58:	2204      	movs	r2, #4
 8023a5a:	709a      	strb	r2, [r3, #2]
  IP_ADDRESS[3] = 253;
 8023a5c:	4b86      	ldr	r3, [pc, #536]	; (8023c78 <MX_LWIP_Init+0x234>)
 8023a5e:	22fd      	movs	r2, #253	; 0xfd
 8023a60:	70da      	strb	r2, [r3, #3]
  NETMASK_ADDRESS[0] = 255;
 8023a62:	4b86      	ldr	r3, [pc, #536]	; (8023c7c <MX_LWIP_Init+0x238>)
 8023a64:	22ff      	movs	r2, #255	; 0xff
 8023a66:	701a      	strb	r2, [r3, #0]
  NETMASK_ADDRESS[1] = 255;
 8023a68:	4b84      	ldr	r3, [pc, #528]	; (8023c7c <MX_LWIP_Init+0x238>)
 8023a6a:	22ff      	movs	r2, #255	; 0xff
 8023a6c:	705a      	strb	r2, [r3, #1]
  NETMASK_ADDRESS[2] = 255;
 8023a6e:	4b83      	ldr	r3, [pc, #524]	; (8023c7c <MX_LWIP_Init+0x238>)
 8023a70:	22ff      	movs	r2, #255	; 0xff
 8023a72:	709a      	strb	r2, [r3, #2]
  NETMASK_ADDRESS[3] = 0;
 8023a74:	4b81      	ldr	r3, [pc, #516]	; (8023c7c <MX_LWIP_Init+0x238>)
 8023a76:	2200      	movs	r2, #0
 8023a78:	70da      	strb	r2, [r3, #3]
  GATEWAY_ADDRESS[0] = 0;
 8023a7a:	4b81      	ldr	r3, [pc, #516]	; (8023c80 <MX_LWIP_Init+0x23c>)
 8023a7c:	2200      	movs	r2, #0
 8023a7e:	701a      	strb	r2, [r3, #0]
  GATEWAY_ADDRESS[1] = 0;
 8023a80:	4b7f      	ldr	r3, [pc, #508]	; (8023c80 <MX_LWIP_Init+0x23c>)
 8023a82:	2200      	movs	r2, #0
 8023a84:	705a      	strb	r2, [r3, #1]
  GATEWAY_ADDRESS[2] = 0;
 8023a86:	4b7e      	ldr	r3, [pc, #504]	; (8023c80 <MX_LWIP_Init+0x23c>)
 8023a88:	2200      	movs	r2, #0
 8023a8a:	709a      	strb	r2, [r3, #2]
  GATEWAY_ADDRESS[3] = 0;
 8023a8c:	4b7c      	ldr	r3, [pc, #496]	; (8023c80 <MX_LWIP_Init+0x23c>)
 8023a8e:	2200      	movs	r2, #0
 8023a90:	70da      	strb	r2, [r3, #3]
  
  /* Initilialize the LwIP stack with RTOS */
  tcpip_init( NULL, NULL );
 8023a92:	2100      	movs	r1, #0
 8023a94:	2000      	movs	r0, #0
 8023a96:	f7f4 fecd 	bl	8018834 <tcpip_init>

  /* IP addresses initialization without DHCP (IPv4) */
  IP4_ADDR(&ipaddr, IP_ADDRESS[0], IP_ADDRESS[1], IP_ADDRESS[2], IP_ADDRESS[3]);
 8023a9a:	4b77      	ldr	r3, [pc, #476]	; (8023c78 <MX_LWIP_Init+0x234>)
 8023a9c:	781b      	ldrb	r3, [r3, #0]
 8023a9e:	061a      	lsls	r2, r3, #24
 8023aa0:	4b75      	ldr	r3, [pc, #468]	; (8023c78 <MX_LWIP_Init+0x234>)
 8023aa2:	785b      	ldrb	r3, [r3, #1]
 8023aa4:	041b      	lsls	r3, r3, #16
 8023aa6:	431a      	orrs	r2, r3
 8023aa8:	4b73      	ldr	r3, [pc, #460]	; (8023c78 <MX_LWIP_Init+0x234>)
 8023aaa:	789b      	ldrb	r3, [r3, #2]
 8023aac:	021b      	lsls	r3, r3, #8
 8023aae:	4313      	orrs	r3, r2
 8023ab0:	4a71      	ldr	r2, [pc, #452]	; (8023c78 <MX_LWIP_Init+0x234>)
 8023ab2:	78d2      	ldrb	r2, [r2, #3]
 8023ab4:	4313      	orrs	r3, r2
 8023ab6:	061a      	lsls	r2, r3, #24
 8023ab8:	4b6f      	ldr	r3, [pc, #444]	; (8023c78 <MX_LWIP_Init+0x234>)
 8023aba:	781b      	ldrb	r3, [r3, #0]
 8023abc:	0619      	lsls	r1, r3, #24
 8023abe:	4b6e      	ldr	r3, [pc, #440]	; (8023c78 <MX_LWIP_Init+0x234>)
 8023ac0:	785b      	ldrb	r3, [r3, #1]
 8023ac2:	041b      	lsls	r3, r3, #16
 8023ac4:	4319      	orrs	r1, r3
 8023ac6:	4b6c      	ldr	r3, [pc, #432]	; (8023c78 <MX_LWIP_Init+0x234>)
 8023ac8:	789b      	ldrb	r3, [r3, #2]
 8023aca:	021b      	lsls	r3, r3, #8
 8023acc:	430b      	orrs	r3, r1
 8023ace:	496a      	ldr	r1, [pc, #424]	; (8023c78 <MX_LWIP_Init+0x234>)
 8023ad0:	78c9      	ldrb	r1, [r1, #3]
 8023ad2:	430b      	orrs	r3, r1
 8023ad4:	021b      	lsls	r3, r3, #8
 8023ad6:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 8023ada:	431a      	orrs	r2, r3
 8023adc:	4b66      	ldr	r3, [pc, #408]	; (8023c78 <MX_LWIP_Init+0x234>)
 8023ade:	781b      	ldrb	r3, [r3, #0]
 8023ae0:	0619      	lsls	r1, r3, #24
 8023ae2:	4b65      	ldr	r3, [pc, #404]	; (8023c78 <MX_LWIP_Init+0x234>)
 8023ae4:	785b      	ldrb	r3, [r3, #1]
 8023ae6:	041b      	lsls	r3, r3, #16
 8023ae8:	4319      	orrs	r1, r3
 8023aea:	4b63      	ldr	r3, [pc, #396]	; (8023c78 <MX_LWIP_Init+0x234>)
 8023aec:	789b      	ldrb	r3, [r3, #2]
 8023aee:	021b      	lsls	r3, r3, #8
 8023af0:	430b      	orrs	r3, r1
 8023af2:	4961      	ldr	r1, [pc, #388]	; (8023c78 <MX_LWIP_Init+0x234>)
 8023af4:	78c9      	ldrb	r1, [r1, #3]
 8023af6:	430b      	orrs	r3, r1
 8023af8:	0a1b      	lsrs	r3, r3, #8
 8023afa:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
 8023afe:	431a      	orrs	r2, r3
 8023b00:	4b5d      	ldr	r3, [pc, #372]	; (8023c78 <MX_LWIP_Init+0x234>)
 8023b02:	781b      	ldrb	r3, [r3, #0]
 8023b04:	0619      	lsls	r1, r3, #24
 8023b06:	4b5c      	ldr	r3, [pc, #368]	; (8023c78 <MX_LWIP_Init+0x234>)
 8023b08:	785b      	ldrb	r3, [r3, #1]
 8023b0a:	041b      	lsls	r3, r3, #16
 8023b0c:	4319      	orrs	r1, r3
 8023b0e:	4b5a      	ldr	r3, [pc, #360]	; (8023c78 <MX_LWIP_Init+0x234>)
 8023b10:	789b      	ldrb	r3, [r3, #2]
 8023b12:	021b      	lsls	r3, r3, #8
 8023b14:	430b      	orrs	r3, r1
 8023b16:	4958      	ldr	r1, [pc, #352]	; (8023c78 <MX_LWIP_Init+0x234>)
 8023b18:	78c9      	ldrb	r1, [r1, #3]
 8023b1a:	430b      	orrs	r3, r1
 8023b1c:	0e1b      	lsrs	r3, r3, #24
 8023b1e:	4313      	orrs	r3, r2
 8023b20:	4a58      	ldr	r2, [pc, #352]	; (8023c84 <MX_LWIP_Init+0x240>)
 8023b22:	6013      	str	r3, [r2, #0]
  IP4_ADDR(&netmask, NETMASK_ADDRESS[0], NETMASK_ADDRESS[1] , NETMASK_ADDRESS[2], NETMASK_ADDRESS[3]);
 8023b24:	4b55      	ldr	r3, [pc, #340]	; (8023c7c <MX_LWIP_Init+0x238>)
 8023b26:	781b      	ldrb	r3, [r3, #0]
 8023b28:	061a      	lsls	r2, r3, #24
 8023b2a:	4b54      	ldr	r3, [pc, #336]	; (8023c7c <MX_LWIP_Init+0x238>)
 8023b2c:	785b      	ldrb	r3, [r3, #1]
 8023b2e:	041b      	lsls	r3, r3, #16
 8023b30:	431a      	orrs	r2, r3
 8023b32:	4b52      	ldr	r3, [pc, #328]	; (8023c7c <MX_LWIP_Init+0x238>)
 8023b34:	789b      	ldrb	r3, [r3, #2]
 8023b36:	021b      	lsls	r3, r3, #8
 8023b38:	4313      	orrs	r3, r2
 8023b3a:	4a50      	ldr	r2, [pc, #320]	; (8023c7c <MX_LWIP_Init+0x238>)
 8023b3c:	78d2      	ldrb	r2, [r2, #3]
 8023b3e:	4313      	orrs	r3, r2
 8023b40:	061a      	lsls	r2, r3, #24
 8023b42:	4b4e      	ldr	r3, [pc, #312]	; (8023c7c <MX_LWIP_Init+0x238>)
 8023b44:	781b      	ldrb	r3, [r3, #0]
 8023b46:	0619      	lsls	r1, r3, #24
 8023b48:	4b4c      	ldr	r3, [pc, #304]	; (8023c7c <MX_LWIP_Init+0x238>)
 8023b4a:	785b      	ldrb	r3, [r3, #1]
 8023b4c:	041b      	lsls	r3, r3, #16
 8023b4e:	4319      	orrs	r1, r3
 8023b50:	4b4a      	ldr	r3, [pc, #296]	; (8023c7c <MX_LWIP_Init+0x238>)
 8023b52:	789b      	ldrb	r3, [r3, #2]
 8023b54:	021b      	lsls	r3, r3, #8
 8023b56:	430b      	orrs	r3, r1
 8023b58:	4948      	ldr	r1, [pc, #288]	; (8023c7c <MX_LWIP_Init+0x238>)
 8023b5a:	78c9      	ldrb	r1, [r1, #3]
 8023b5c:	430b      	orrs	r3, r1
 8023b5e:	021b      	lsls	r3, r3, #8
 8023b60:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 8023b64:	431a      	orrs	r2, r3
 8023b66:	4b45      	ldr	r3, [pc, #276]	; (8023c7c <MX_LWIP_Init+0x238>)
 8023b68:	781b      	ldrb	r3, [r3, #0]
 8023b6a:	0619      	lsls	r1, r3, #24
 8023b6c:	4b43      	ldr	r3, [pc, #268]	; (8023c7c <MX_LWIP_Init+0x238>)
 8023b6e:	785b      	ldrb	r3, [r3, #1]
 8023b70:	041b      	lsls	r3, r3, #16
 8023b72:	4319      	orrs	r1, r3
 8023b74:	4b41      	ldr	r3, [pc, #260]	; (8023c7c <MX_LWIP_Init+0x238>)
 8023b76:	789b      	ldrb	r3, [r3, #2]
 8023b78:	021b      	lsls	r3, r3, #8
 8023b7a:	430b      	orrs	r3, r1
 8023b7c:	493f      	ldr	r1, [pc, #252]	; (8023c7c <MX_LWIP_Init+0x238>)
 8023b7e:	78c9      	ldrb	r1, [r1, #3]
 8023b80:	430b      	orrs	r3, r1
 8023b82:	0a1b      	lsrs	r3, r3, #8
 8023b84:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
 8023b88:	431a      	orrs	r2, r3
 8023b8a:	4b3c      	ldr	r3, [pc, #240]	; (8023c7c <MX_LWIP_Init+0x238>)
 8023b8c:	781b      	ldrb	r3, [r3, #0]
 8023b8e:	0619      	lsls	r1, r3, #24
 8023b90:	4b3a      	ldr	r3, [pc, #232]	; (8023c7c <MX_LWIP_Init+0x238>)
 8023b92:	785b      	ldrb	r3, [r3, #1]
 8023b94:	041b      	lsls	r3, r3, #16
 8023b96:	4319      	orrs	r1, r3
 8023b98:	4b38      	ldr	r3, [pc, #224]	; (8023c7c <MX_LWIP_Init+0x238>)
 8023b9a:	789b      	ldrb	r3, [r3, #2]
 8023b9c:	021b      	lsls	r3, r3, #8
 8023b9e:	430b      	orrs	r3, r1
 8023ba0:	4936      	ldr	r1, [pc, #216]	; (8023c7c <MX_LWIP_Init+0x238>)
 8023ba2:	78c9      	ldrb	r1, [r1, #3]
 8023ba4:	430b      	orrs	r3, r1
 8023ba6:	0e1b      	lsrs	r3, r3, #24
 8023ba8:	4313      	orrs	r3, r2
 8023baa:	4a37      	ldr	r2, [pc, #220]	; (8023c88 <MX_LWIP_Init+0x244>)
 8023bac:	6013      	str	r3, [r2, #0]
  IP4_ADDR(&gw, GATEWAY_ADDRESS[0], GATEWAY_ADDRESS[1], GATEWAY_ADDRESS[2], GATEWAY_ADDRESS[3]);
 8023bae:	4b34      	ldr	r3, [pc, #208]	; (8023c80 <MX_LWIP_Init+0x23c>)
 8023bb0:	781b      	ldrb	r3, [r3, #0]
 8023bb2:	061a      	lsls	r2, r3, #24
 8023bb4:	4b32      	ldr	r3, [pc, #200]	; (8023c80 <MX_LWIP_Init+0x23c>)
 8023bb6:	785b      	ldrb	r3, [r3, #1]
 8023bb8:	041b      	lsls	r3, r3, #16
 8023bba:	431a      	orrs	r2, r3
 8023bbc:	4b30      	ldr	r3, [pc, #192]	; (8023c80 <MX_LWIP_Init+0x23c>)
 8023bbe:	789b      	ldrb	r3, [r3, #2]
 8023bc0:	021b      	lsls	r3, r3, #8
 8023bc2:	4313      	orrs	r3, r2
 8023bc4:	4a2e      	ldr	r2, [pc, #184]	; (8023c80 <MX_LWIP_Init+0x23c>)
 8023bc6:	78d2      	ldrb	r2, [r2, #3]
 8023bc8:	4313      	orrs	r3, r2
 8023bca:	061a      	lsls	r2, r3, #24
 8023bcc:	4b2c      	ldr	r3, [pc, #176]	; (8023c80 <MX_LWIP_Init+0x23c>)
 8023bce:	781b      	ldrb	r3, [r3, #0]
 8023bd0:	0619      	lsls	r1, r3, #24
 8023bd2:	4b2b      	ldr	r3, [pc, #172]	; (8023c80 <MX_LWIP_Init+0x23c>)
 8023bd4:	785b      	ldrb	r3, [r3, #1]
 8023bd6:	041b      	lsls	r3, r3, #16
 8023bd8:	4319      	orrs	r1, r3
 8023bda:	4b29      	ldr	r3, [pc, #164]	; (8023c80 <MX_LWIP_Init+0x23c>)
 8023bdc:	789b      	ldrb	r3, [r3, #2]
 8023bde:	021b      	lsls	r3, r3, #8
 8023be0:	430b      	orrs	r3, r1
 8023be2:	4927      	ldr	r1, [pc, #156]	; (8023c80 <MX_LWIP_Init+0x23c>)
 8023be4:	78c9      	ldrb	r1, [r1, #3]
 8023be6:	430b      	orrs	r3, r1
 8023be8:	021b      	lsls	r3, r3, #8
 8023bea:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 8023bee:	431a      	orrs	r2, r3
 8023bf0:	4b23      	ldr	r3, [pc, #140]	; (8023c80 <MX_LWIP_Init+0x23c>)
 8023bf2:	781b      	ldrb	r3, [r3, #0]
 8023bf4:	0619      	lsls	r1, r3, #24
 8023bf6:	4b22      	ldr	r3, [pc, #136]	; (8023c80 <MX_LWIP_Init+0x23c>)
 8023bf8:	785b      	ldrb	r3, [r3, #1]
 8023bfa:	041b      	lsls	r3, r3, #16
 8023bfc:	4319      	orrs	r1, r3
 8023bfe:	4b20      	ldr	r3, [pc, #128]	; (8023c80 <MX_LWIP_Init+0x23c>)
 8023c00:	789b      	ldrb	r3, [r3, #2]
 8023c02:	021b      	lsls	r3, r3, #8
 8023c04:	430b      	orrs	r3, r1
 8023c06:	491e      	ldr	r1, [pc, #120]	; (8023c80 <MX_LWIP_Init+0x23c>)
 8023c08:	78c9      	ldrb	r1, [r1, #3]
 8023c0a:	430b      	orrs	r3, r1
 8023c0c:	0a1b      	lsrs	r3, r3, #8
 8023c0e:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
 8023c12:	431a      	orrs	r2, r3
 8023c14:	4b1a      	ldr	r3, [pc, #104]	; (8023c80 <MX_LWIP_Init+0x23c>)
 8023c16:	781b      	ldrb	r3, [r3, #0]
 8023c18:	0619      	lsls	r1, r3, #24
 8023c1a:	4b19      	ldr	r3, [pc, #100]	; (8023c80 <MX_LWIP_Init+0x23c>)
 8023c1c:	785b      	ldrb	r3, [r3, #1]
 8023c1e:	041b      	lsls	r3, r3, #16
 8023c20:	4319      	orrs	r1, r3
 8023c22:	4b17      	ldr	r3, [pc, #92]	; (8023c80 <MX_LWIP_Init+0x23c>)
 8023c24:	789b      	ldrb	r3, [r3, #2]
 8023c26:	021b      	lsls	r3, r3, #8
 8023c28:	430b      	orrs	r3, r1
 8023c2a:	4915      	ldr	r1, [pc, #84]	; (8023c80 <MX_LWIP_Init+0x23c>)
 8023c2c:	78c9      	ldrb	r1, [r1, #3]
 8023c2e:	430b      	orrs	r3, r1
 8023c30:	0e1b      	lsrs	r3, r3, #24
 8023c32:	4313      	orrs	r3, r2
 8023c34:	4a15      	ldr	r2, [pc, #84]	; (8023c8c <MX_LWIP_Init+0x248>)
 8023c36:	6013      	str	r3, [r2, #0]

  /* add the network interface (IPv4/IPv6) with RTOS */
  netif_add(&gnetif, &ipaddr, &netmask, &gw, NULL, &ethernetif_init, &tcpip_input);
 8023c38:	4b15      	ldr	r3, [pc, #84]	; (8023c90 <MX_LWIP_Init+0x24c>)
 8023c3a:	9302      	str	r3, [sp, #8]
 8023c3c:	4b15      	ldr	r3, [pc, #84]	; (8023c94 <MX_LWIP_Init+0x250>)
 8023c3e:	9301      	str	r3, [sp, #4]
 8023c40:	2300      	movs	r3, #0
 8023c42:	9300      	str	r3, [sp, #0]
 8023c44:	4b11      	ldr	r3, [pc, #68]	; (8023c8c <MX_LWIP_Init+0x248>)
 8023c46:	4a10      	ldr	r2, [pc, #64]	; (8023c88 <MX_LWIP_Init+0x244>)
 8023c48:	490e      	ldr	r1, [pc, #56]	; (8023c84 <MX_LWIP_Init+0x240>)
 8023c4a:	4813      	ldr	r0, [pc, #76]	; (8023c98 <MX_LWIP_Init+0x254>)
 8023c4c:	f7f7 fdec 	bl	801b828 <netif_add>

  /* Registers the default network interface */
  netif_set_default(&gnetif);
 8023c50:	4811      	ldr	r0, [pc, #68]	; (8023c98 <MX_LWIP_Init+0x254>)
 8023c52:	f7f7 fec9 	bl	801b9e8 <netif_set_default>

  if (netif_is_link_up(&gnetif))
 8023c56:	4b10      	ldr	r3, [pc, #64]	; (8023c98 <MX_LWIP_Init+0x254>)
 8023c58:	f893 302b 	ldrb.w	r3, [r3, #43]	; 0x2b
 8023c5c:	f003 0304 	and.w	r3, r3, #4
 8023c60:	2b00      	cmp	r3, #0
 8023c62:	d003      	beq.n	8023c6c <MX_LWIP_Init+0x228>
  {
    /* When the netif is fully configured this function must be called */
    netif_set_up(&gnetif);
 8023c64:	480c      	ldr	r0, [pc, #48]	; (8023c98 <MX_LWIP_Init+0x254>)
 8023c66:	f7f7 fecf 	bl	801ba08 <netif_set_up>
  }

/* USER CODE BEGIN 3 */

/* USER CODE END 3 */
}
 8023c6a:	e002      	b.n	8023c72 <MX_LWIP_Init+0x22e>
    netif_set_down(&gnetif);
 8023c6c:	480a      	ldr	r0, [pc, #40]	; (8023c98 <MX_LWIP_Init+0x254>)
 8023c6e:	f7f7 ff0f 	bl	801ba90 <netif_set_down>
}
 8023c72:	bf00      	nop
 8023c74:	46bd      	mov	sp, r7
 8023c76:	bd80      	pop	{r7, pc}
 8023c78:	2000bbf8 	.word	0x2000bbf8
 8023c7c:	2000bbf4 	.word	0x2000bbf4
 8023c80:	2000bbbc 	.word	0x2000bbbc
 8023c84:	2000bbf0 	.word	0x2000bbf0
 8023c88:	2000bbfc 	.word	0x2000bbfc
 8023c8c:	2000bc00 	.word	0x2000bc00
 8023c90:	08018731 	.word	0x08018731
 8023c94:	0802375d 	.word	0x0802375d
 8023c98:	2000bbc0 	.word	0x2000bbc0

08023c9c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8023c9c:	b580      	push	{r7, lr}
 8023c9e:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8023ca0:	f7ec fb68 	bl	8010374 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8023ca4:	f000 f820 	bl	8023ce8 <SystemClock_Config>

  /* USER CODE BEGIN SysInit */
  HAL_FLASH_Unlock();
 8023ca8:	f7ed fd52 	bl	8011750 <HAL_FLASH_Unlock>
  if (EE_Init() == HAL_OK){
 8023cac:	f7fe fe82 	bl	80229b4 <EE_Init>
 8023cb0:	4603      	mov	r3, r0
 8023cb2:	2b00      	cmp	r3, #0
 8023cb4:	d103      	bne.n	8023cbe <main+0x22>
	  printf("EEPROM emulation init ... OK\n");
 8023cb6:	480a      	ldr	r0, [pc, #40]	; (8023ce0 <main+0x44>)
 8023cb8:	f000 fc88 	bl	80245cc <puts>
 8023cbc:	e002      	b.n	8023cc4 <main+0x28>
  } else {
	  printf("EEPROM emulation init ... ERROR\n");
 8023cbe:	4809      	ldr	r0, [pc, #36]	; (8023ce4 <main+0x48>)
 8023cc0:	f000 fc84 	bl	80245cc <puts>
  }

  init_FLASH_AI();
 8023cc4:	f7fe fe2e 	bl	8022924 <init_FLASH_AI>

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8023cc8:	f7ff fe40 	bl	802394c <MX_GPIO_Init>
  MX_UART5_Init();
 8023ccc:	f000 fcaa 	bl	8024624 <MX_UART5_Init>
  MX_TIM8_Init();
 8023cd0:	f000 fa30 	bl	8024134 <MX_TIM8_Init>
  /* USER CODE BEGIN 2 */

  /* USER CODE END 2 */

  /* Call init function for freertos objects (in freertos.c) */
  MX_FREERTOS_Init();
 8023cd4:	f7ff fd78 	bl	80237c8 <MX_FREERTOS_Init>

  /* Start scheduler */
  osKernelStart();
 8023cd8:	f7ef fffe 	bl	8013cd8 <osKernelStart>
  
  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8023cdc:	e7fe      	b.n	8023cdc <main+0x40>
 8023cde:	bf00      	nop
 8023ce0:	08027704 	.word	0x08027704
 8023ce4:	08027724 	.word	0x08027724

08023ce8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8023ce8:	b580      	push	{r7, lr}
 8023cea:	b094      	sub	sp, #80	; 0x50
 8023cec:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8023cee:	f107 0320 	add.w	r3, r7, #32
 8023cf2:	2230      	movs	r2, #48	; 0x30
 8023cf4:	2100      	movs	r1, #0
 8023cf6:	4618      	mov	r0, r3
 8023cf8:	f001 f80a 	bl	8024d10 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8023cfc:	f107 030c 	add.w	r3, r7, #12
 8023d00:	2200      	movs	r2, #0
 8023d02:	601a      	str	r2, [r3, #0]
 8023d04:	605a      	str	r2, [r3, #4]
 8023d06:	609a      	str	r2, [r3, #8]
 8023d08:	60da      	str	r2, [r3, #12]
 8023d0a:	611a      	str	r2, [r3, #16]

  /**Configure the main internal regulator output voltage 
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8023d0c:	2300      	movs	r3, #0
 8023d0e:	60bb      	str	r3, [r7, #8]
 8023d10:	4a28      	ldr	r2, [pc, #160]	; (8023db4 <SystemClock_Config+0xcc>)
 8023d12:	4b28      	ldr	r3, [pc, #160]	; (8023db4 <SystemClock_Config+0xcc>)
 8023d14:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8023d16:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8023d1a:	6413      	str	r3, [r2, #64]	; 0x40
 8023d1c:	4b25      	ldr	r3, [pc, #148]	; (8023db4 <SystemClock_Config+0xcc>)
 8023d1e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8023d20:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8023d24:	60bb      	str	r3, [r7, #8]
 8023d26:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8023d28:	2300      	movs	r3, #0
 8023d2a:	607b      	str	r3, [r7, #4]
 8023d2c:	4a22      	ldr	r2, [pc, #136]	; (8023db8 <SystemClock_Config+0xd0>)
 8023d2e:	4b22      	ldr	r3, [pc, #136]	; (8023db8 <SystemClock_Config+0xd0>)
 8023d30:	681b      	ldr	r3, [r3, #0]
 8023d32:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8023d36:	6013      	str	r3, [r2, #0]
 8023d38:	4b1f      	ldr	r3, [pc, #124]	; (8023db8 <SystemClock_Config+0xd0>)
 8023d3a:	681b      	ldr	r3, [r3, #0]
 8023d3c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8023d40:	607b      	str	r3, [r7, #4]
 8023d42:	687b      	ldr	r3, [r7, #4]
  /**Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8023d44:	2301      	movs	r3, #1
 8023d46:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8023d48:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8023d4c:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8023d4e:	2302      	movs	r3, #2
 8023d50:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8023d52:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8023d56:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 25;
 8023d58:	2319      	movs	r3, #25
 8023d5a:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 336;
 8023d5c:	f44f 73a8 	mov.w	r3, #336	; 0x150
 8023d60:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8023d62:	2302      	movs	r3, #2
 8023d64:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 5;
 8023d66:	2305      	movs	r3, #5
 8023d68:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8023d6a:	f107 0320 	add.w	r3, r7, #32
 8023d6e:	4618      	mov	r0, r3
 8023d70:	f7ee fa1e 	bl	80121b0 <HAL_RCC_OscConfig>
 8023d74:	4603      	mov	r3, r0
 8023d76:	2b00      	cmp	r3, #0
 8023d78:	d001      	beq.n	8023d7e <SystemClock_Config+0x96>
  {
    Error_Handler();
 8023d7a:	f000 f839 	bl	8023df0 <Error_Handler>
  }
  /**Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8023d7e:	230f      	movs	r3, #15
 8023d80:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8023d82:	2302      	movs	r3, #2
 8023d84:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8023d86:	2300      	movs	r3, #0
 8023d88:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8023d8a:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8023d8e:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8023d90:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8023d94:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8023d96:	f107 030c 	add.w	r3, r7, #12
 8023d9a:	2105      	movs	r1, #5
 8023d9c:	4618      	mov	r0, r3
 8023d9e:	f7ee fc49 	bl	8012634 <HAL_RCC_ClockConfig>
 8023da2:	4603      	mov	r3, r0
 8023da4:	2b00      	cmp	r3, #0
 8023da6:	d001      	beq.n	8023dac <SystemClock_Config+0xc4>
  {
    Error_Handler();
 8023da8:	f000 f822 	bl	8023df0 <Error_Handler>
  }
}
 8023dac:	bf00      	nop
 8023dae:	3750      	adds	r7, #80	; 0x50
 8023db0:	46bd      	mov	sp, r7
 8023db2:	bd80      	pop	{r7, pc}
 8023db4:	40023800 	.word	0x40023800
 8023db8:	40007000 	.word	0x40007000

08023dbc <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8023dbc:	b580      	push	{r7, lr}
 8023dbe:	b082      	sub	sp, #8
 8023dc0:	af00      	add	r7, sp, #0
 8023dc2:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM1) {
 8023dc4:	687b      	ldr	r3, [r7, #4]
 8023dc6:	681b      	ldr	r3, [r3, #0]
 8023dc8:	4a07      	ldr	r2, [pc, #28]	; (8023de8 <HAL_TIM_PeriodElapsedCallback+0x2c>)
 8023dca:	4293      	cmp	r3, r2
 8023dcc:	d101      	bne.n	8023dd2 <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 8023dce:	f7ec faf3 	bl	80103b8 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */
  if (htim->Instance == TIM8) {
 8023dd2:	687b      	ldr	r3, [r7, #4]
 8023dd4:	681b      	ldr	r3, [r3, #0]
 8023dd6:	4a05      	ldr	r2, [pc, #20]	; (8023dec <HAL_TIM_PeriodElapsedCallback+0x30>)
 8023dd8:	4293      	cmp	r3, r2
 8023dda:	d101      	bne.n	8023de0 <HAL_TIM_PeriodElapsedCallback+0x24>
    CommandProcess();
 8023ddc:	f000 f810 	bl	8023e00 <CommandProcess>
  }
  /* USER CODE END Callback 1 */
}
 8023de0:	bf00      	nop
 8023de2:	3708      	adds	r7, #8
 8023de4:	46bd      	mov	sp, r7
 8023de6:	bd80      	pop	{r7, pc}
 8023de8:	40010000 	.word	0x40010000
 8023dec:	40010400 	.word	0x40010400

08023df0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8023df0:	b480      	push	{r7}
 8023df2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 8023df4:	bf00      	nop
 8023df6:	46bd      	mov	sp, r7
 8023df8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8023dfc:	4770      	bx	lr
	...

08023e00 <CommandProcess>:

uint8_t received_byte;

extern xQueueHandle RecQHandle;

inline void CommandProcess(){
 8023e00:	b580      	push	{r7, lr}
 8023e02:	af00      	add	r7, sp, #0
	HAL_TIM_Base_Stop_IT(&htim8);
 8023e04:	4804      	ldr	r0, [pc, #16]	; (8023e18 <CommandProcess+0x18>)
 8023e06:	f7ee fe59 	bl	8012abc <HAL_TIM_Base_Stop_IT>
	HAL_GPIO_TogglePin(GPIOE,GPIO_PIN_9);
 8023e0a:	f44f 7100 	mov.w	r1, #512	; 0x200
 8023e0e:	4803      	ldr	r0, [pc, #12]	; (8023e1c <CommandProcess+0x1c>)
 8023e10:	f7ee f9bb 	bl	801218a <HAL_GPIO_TogglePin>
	//HAL_TIM_Base_Start_IT(&htim8);
}
 8023e14:	bf00      	nop
 8023e16:	bd80      	pop	{r7, pc}
 8023e18:	2000bc44 	.word	0x2000bc44
 8023e1c:	40021000 	.word	0x40021000

08023e20 <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart){
 8023e20:	b580      	push	{r7, lr}
 8023e22:	b084      	sub	sp, #16
 8023e24:	af00      	add	r7, sp, #0
 8023e26:	6078      	str	r0, [r7, #4]
	BaseType_t xHigherPriorityTaskWokenByPost = pdFALSE;
 8023e28:	2300      	movs	r3, #0
 8023e2a:	60fb      	str	r3, [r7, #12]
	xQueueSendFromISR(RecQHandle, (void *)&received_byte, &xHigherPriorityTaskWokenByPost);
 8023e2c:	4b0b      	ldr	r3, [pc, #44]	; (8023e5c <HAL_UART_RxCpltCallback+0x3c>)
 8023e2e:	6818      	ldr	r0, [r3, #0]
 8023e30:	f107 020c 	add.w	r2, r7, #12
 8023e34:	2300      	movs	r3, #0
 8023e36:	490a      	ldr	r1, [pc, #40]	; (8023e60 <HAL_UART_RxCpltCallback+0x40>)
 8023e38:	f7f1 f864 	bl	8014f04 <xQueueGenericSendFromISR>
	HAL_UART_Receive_IT(&huart5, &received_byte,1);
 8023e3c:	2201      	movs	r2, #1
 8023e3e:	4908      	ldr	r1, [pc, #32]	; (8023e60 <HAL_UART_RxCpltCallback+0x40>)
 8023e40:	4808      	ldr	r0, [pc, #32]	; (8023e64 <HAL_UART_RxCpltCallback+0x44>)
 8023e42:	f7ef fa8e 	bl	8013362 <HAL_UART_Receive_IT>
	__HAL_TIM_SET_COUNTER(&htim8,0x00U);
 8023e46:	4b08      	ldr	r3, [pc, #32]	; (8023e68 <HAL_UART_RxCpltCallback+0x48>)
 8023e48:	681b      	ldr	r3, [r3, #0]
 8023e4a:	2200      	movs	r2, #0
 8023e4c:	625a      	str	r2, [r3, #36]	; 0x24
	HAL_TIM_Base_Start_IT(&htim8);
 8023e4e:	4806      	ldr	r0, [pc, #24]	; (8023e68 <HAL_UART_RxCpltCallback+0x48>)
 8023e50:	f7ee fe19 	bl	8012a86 <HAL_TIM_Base_Start_IT>
}
 8023e54:	bf00      	nop
 8023e56:	3710      	adds	r7, #16
 8023e58:	46bd      	mov	sp, r7
 8023e5a:	bd80      	pop	{r7, pc}
 8023e5c:	2000bbb0 	.word	0x2000bbb0
 8023e60:	2000bc04 	.word	0x2000bc04
 8023e64:	2000bc80 	.word	0x2000bc80
 8023e68:	2000bc44 	.word	0x2000bc44

08023e6c <StartProcessTask>:

void StartProcessTask(void const * argument){
 8023e6c:	b580      	push	{r7, lr}
 8023e6e:	b084      	sub	sp, #16
 8023e70:	af00      	add	r7, sp, #0
 8023e72:	6078      	str	r0, [r7, #4]
	uint8_t byte_from_queue;

	HAL_UART_Receive_IT(&huart5, &received_byte,1);
 8023e74:	2201      	movs	r2, #1
 8023e76:	4909      	ldr	r1, [pc, #36]	; (8023e9c <StartProcessTask+0x30>)
 8023e78:	4809      	ldr	r0, [pc, #36]	; (8023ea0 <StartProcessTask+0x34>)
 8023e7a:	f7ef fa72 	bl	8013362 <HAL_UART_Receive_IT>
	for(;;){
		xQueueReceive( RecQHandle, &byte_from_queue, portMAX_DELAY);
 8023e7e:	4b09      	ldr	r3, [pc, #36]	; (8023ea4 <StartProcessTask+0x38>)
 8023e80:	6818      	ldr	r0, [r3, #0]
 8023e82:	f107 010f 	add.w	r1, r7, #15
 8023e86:	2300      	movs	r3, #0
 8023e88:	f04f 32ff 	mov.w	r2, #4294967295
 8023e8c:	f7f1 f958 	bl	8015140 <xQueueGenericReceive>
		printf("%X ",byte_from_queue);
 8023e90:	7bfb      	ldrb	r3, [r7, #15]
 8023e92:	4619      	mov	r1, r3
 8023e94:	4804      	ldr	r0, [pc, #16]	; (8023ea8 <StartProcessTask+0x3c>)
 8023e96:	f000 fb4f 	bl	8024538 <iprintf>
		xQueueReceive( RecQHandle, &byte_from_queue, portMAX_DELAY);
 8023e9a:	e7f0      	b.n	8023e7e <StartProcessTask+0x12>
 8023e9c:	2000bc04 	.word	0x2000bc04
 8023ea0:	2000bc80 	.word	0x2000bc80
 8023ea4:	2000bbb0 	.word	0x2000bbb0
 8023ea8:	08027744 	.word	0x08027744

08023eac <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8023eac:	b580      	push	{r7, lr}
 8023eae:	b082      	sub	sp, #8
 8023eb0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8023eb2:	2300      	movs	r3, #0
 8023eb4:	607b      	str	r3, [r7, #4]
 8023eb6:	4a12      	ldr	r2, [pc, #72]	; (8023f00 <HAL_MspInit+0x54>)
 8023eb8:	4b11      	ldr	r3, [pc, #68]	; (8023f00 <HAL_MspInit+0x54>)
 8023eba:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8023ebc:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8023ec0:	6453      	str	r3, [r2, #68]	; 0x44
 8023ec2:	4b0f      	ldr	r3, [pc, #60]	; (8023f00 <HAL_MspInit+0x54>)
 8023ec4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8023ec6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8023eca:	607b      	str	r3, [r7, #4]
 8023ecc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8023ece:	2300      	movs	r3, #0
 8023ed0:	603b      	str	r3, [r7, #0]
 8023ed2:	4a0b      	ldr	r2, [pc, #44]	; (8023f00 <HAL_MspInit+0x54>)
 8023ed4:	4b0a      	ldr	r3, [pc, #40]	; (8023f00 <HAL_MspInit+0x54>)
 8023ed6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8023ed8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8023edc:	6413      	str	r3, [r2, #64]	; 0x40
 8023ede:	4b08      	ldr	r3, [pc, #32]	; (8023f00 <HAL_MspInit+0x54>)
 8023ee0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8023ee2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8023ee6:	603b      	str	r3, [r7, #0]
 8023ee8:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8023eea:	2200      	movs	r2, #0
 8023eec:	210f      	movs	r1, #15
 8023eee:	f06f 0001 	mvn.w	r0, #1
 8023ef2:	f7ec fb6f 	bl	80105d4 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8023ef6:	bf00      	nop
 8023ef8:	3708      	adds	r7, #8
 8023efa:	46bd      	mov	sp, r7
 8023efc:	bd80      	pop	{r7, pc}
 8023efe:	bf00      	nop
 8023f00:	40023800 	.word	0x40023800

08023f04 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig(). 
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8023f04:	b580      	push	{r7, lr}
 8023f06:	b08c      	sub	sp, #48	; 0x30
 8023f08:	af00      	add	r7, sp, #0
 8023f0a:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 8023f0c:	2300      	movs	r3, #0
 8023f0e:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t              uwPrescalerValue = 0;
 8023f10:	2300      	movs	r3, #0
 8023f12:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  
  /*Configure the TIM1 IRQ priority */
  HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, TickPriority ,0); 
 8023f14:	2200      	movs	r2, #0
 8023f16:	6879      	ldr	r1, [r7, #4]
 8023f18:	2019      	movs	r0, #25
 8023f1a:	f7ec fb5b 	bl	80105d4 <HAL_NVIC_SetPriority>
  
  /* Enable the TIM1 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn); 
 8023f1e:	2019      	movs	r0, #25
 8023f20:	f7ec fb74 	bl	801060c <HAL_NVIC_EnableIRQ>
  
  /* Enable TIM1 clock */
  __HAL_RCC_TIM1_CLK_ENABLE();
 8023f24:	2300      	movs	r3, #0
 8023f26:	60fb      	str	r3, [r7, #12]
 8023f28:	4a1f      	ldr	r2, [pc, #124]	; (8023fa8 <HAL_InitTick+0xa4>)
 8023f2a:	4b1f      	ldr	r3, [pc, #124]	; (8023fa8 <HAL_InitTick+0xa4>)
 8023f2c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8023f2e:	f043 0301 	orr.w	r3, r3, #1
 8023f32:	6453      	str	r3, [r2, #68]	; 0x44
 8023f34:	4b1c      	ldr	r3, [pc, #112]	; (8023fa8 <HAL_InitTick+0xa4>)
 8023f36:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8023f38:	f003 0301 	and.w	r3, r3, #1
 8023f3c:	60fb      	str	r3, [r7, #12]
 8023f3e:	68fb      	ldr	r3, [r7, #12]
  
  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8023f40:	f107 0210 	add.w	r2, r7, #16
 8023f44:	f107 0314 	add.w	r3, r7, #20
 8023f48:	4611      	mov	r1, r2
 8023f4a:	4618      	mov	r0, r3
 8023f4c:	f7ee fd3e 	bl	80129cc <HAL_RCC_GetClockConfig>
  
  /* Compute TIM1 clock */
  uwTimclock = 2*HAL_RCC_GetPCLK2Freq();
 8023f50:	f7ee fd28 	bl	80129a4 <HAL_RCC_GetPCLK2Freq>
 8023f54:	4603      	mov	r3, r0
 8023f56:	005b      	lsls	r3, r3, #1
 8023f58:	62fb      	str	r3, [r7, #44]	; 0x2c
   
  /* Compute the prescaler value to have TIM1 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000) - 1);
 8023f5a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8023f5c:	4a13      	ldr	r2, [pc, #76]	; (8023fac <HAL_InitTick+0xa8>)
 8023f5e:	fba2 2303 	umull	r2, r3, r2, r3
 8023f62:	0c9b      	lsrs	r3, r3, #18
 8023f64:	3b01      	subs	r3, #1
 8023f66:	62bb      	str	r3, [r7, #40]	; 0x28
  
  /* Initialize TIM1 */
  htim1.Instance = TIM1;
 8023f68:	4b11      	ldr	r3, [pc, #68]	; (8023fb0 <HAL_InitTick+0xac>)
 8023f6a:	4a12      	ldr	r2, [pc, #72]	; (8023fb4 <HAL_InitTick+0xb0>)
 8023f6c:	601a      	str	r2, [r3, #0]
  + Period = [(TIM1CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim1.Init.Period = (1000000 / 1000) - 1;
 8023f6e:	4b10      	ldr	r3, [pc, #64]	; (8023fb0 <HAL_InitTick+0xac>)
 8023f70:	f240 32e7 	movw	r2, #999	; 0x3e7
 8023f74:	60da      	str	r2, [r3, #12]
  htim1.Init.Prescaler = uwPrescalerValue;
 8023f76:	4a0e      	ldr	r2, [pc, #56]	; (8023fb0 <HAL_InitTick+0xac>)
 8023f78:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8023f7a:	6053      	str	r3, [r2, #4]
  htim1.Init.ClockDivision = 0;
 8023f7c:	4b0c      	ldr	r3, [pc, #48]	; (8023fb0 <HAL_InitTick+0xac>)
 8023f7e:	2200      	movs	r2, #0
 8023f80:	611a      	str	r2, [r3, #16]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8023f82:	4b0b      	ldr	r3, [pc, #44]	; (8023fb0 <HAL_InitTick+0xac>)
 8023f84:	2200      	movs	r2, #0
 8023f86:	609a      	str	r2, [r3, #8]
  if(HAL_TIM_Base_Init(&htim1) == HAL_OK)
 8023f88:	4809      	ldr	r0, [pc, #36]	; (8023fb0 <HAL_InitTick+0xac>)
 8023f8a:	f7ee fd51 	bl	8012a30 <HAL_TIM_Base_Init>
 8023f8e:	4603      	mov	r3, r0
 8023f90:	2b00      	cmp	r3, #0
 8023f92:	d104      	bne.n	8023f9e <HAL_InitTick+0x9a>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim1);
 8023f94:	4806      	ldr	r0, [pc, #24]	; (8023fb0 <HAL_InitTick+0xac>)
 8023f96:	f7ee fd76 	bl	8012a86 <HAL_TIM_Base_Start_IT>
 8023f9a:	4603      	mov	r3, r0
 8023f9c:	e000      	b.n	8023fa0 <HAL_InitTick+0x9c>
  }
  
  /* Return function status */
  return HAL_ERROR;
 8023f9e:	2301      	movs	r3, #1
}
 8023fa0:	4618      	mov	r0, r3
 8023fa2:	3730      	adds	r7, #48	; 0x30
 8023fa4:	46bd      	mov	sp, r7
 8023fa6:	bd80      	pop	{r7, pc}
 8023fa8:	40023800 	.word	0x40023800
 8023fac:	431bde83 	.word	0x431bde83
 8023fb0:	2000bc08 	.word	0x2000bc08
 8023fb4:	40010000 	.word	0x40010000

08023fb8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8023fb8:	b480      	push	{r7}
 8023fba:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8023fbc:	bf00      	nop
 8023fbe:	46bd      	mov	sp, r7
 8023fc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8023fc4:	4770      	bx	lr

08023fc6 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8023fc6:	b480      	push	{r7}
 8023fc8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8023fca:	e7fe      	b.n	8023fca <HardFault_Handler+0x4>

08023fcc <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8023fcc:	b480      	push	{r7}
 8023fce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8023fd0:	e7fe      	b.n	8023fd0 <MemManage_Handler+0x4>

08023fd2 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8023fd2:	b480      	push	{r7}
 8023fd4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8023fd6:	e7fe      	b.n	8023fd6 <BusFault_Handler+0x4>

08023fd8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8023fd8:	b480      	push	{r7}
 8023fda:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8023fdc:	e7fe      	b.n	8023fdc <UsageFault_Handler+0x4>

08023fde <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8023fde:	b480      	push	{r7}
 8023fe0:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8023fe2:	bf00      	nop
 8023fe4:	46bd      	mov	sp, r7
 8023fe6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8023fea:	4770      	bx	lr

08023fec <TIM1_UP_TIM10_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM10 global interrupt.
  */
void TIM1_UP_TIM10_IRQHandler(void)
{
 8023fec:	b580      	push	{r7, lr}
 8023fee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8023ff0:	4802      	ldr	r0, [pc, #8]	; (8023ffc <TIM1_UP_TIM10_IRQHandler+0x10>)
 8023ff2:	f7ee fd8e 	bl	8012b12 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 1 */
}
 8023ff6:	bf00      	nop
 8023ff8:	bd80      	pop	{r7, pc}
 8023ffa:	bf00      	nop
 8023ffc:	2000bc08 	.word	0x2000bc08

08024000 <TIM8_UP_TIM13_IRQHandler>:

/**
  * @brief This function handles TIM8 update interrupt and TIM13 global interrupt.
  */
void TIM8_UP_TIM13_IRQHandler(void)
{
 8024000:	b580      	push	{r7, lr}
 8024002:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM8_UP_TIM13_IRQn 0 */

  /* USER CODE END TIM8_UP_TIM13_IRQn 0 */
  HAL_TIM_IRQHandler(&htim8);
 8024004:	4802      	ldr	r0, [pc, #8]	; (8024010 <TIM8_UP_TIM13_IRQHandler+0x10>)
 8024006:	f7ee fd84 	bl	8012b12 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM8_UP_TIM13_IRQn 1 */

  /* USER CODE END TIM8_UP_TIM13_IRQn 1 */
}
 802400a:	bf00      	nop
 802400c:	bd80      	pop	{r7, pc}
 802400e:	bf00      	nop
 8024010:	2000bc44 	.word	0x2000bc44

08024014 <UART5_IRQHandler>:

/**
  * @brief This function handles UART5 global interrupt.
  */
void UART5_IRQHandler(void)
{
 8024014:	b580      	push	{r7, lr}
 8024016:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UART5_IRQn 0 */

  /* USER CODE END UART5_IRQn 0 */
  HAL_UART_IRQHandler(&huart5);
 8024018:	4802      	ldr	r0, [pc, #8]	; (8024024 <UART5_IRQHandler+0x10>)
 802401a:	f7ef f9ef 	bl	80133fc <HAL_UART_IRQHandler>
  /* USER CODE BEGIN UART5_IRQn 1 */

  /* USER CODE END UART5_IRQn 1 */
}
 802401e:	bf00      	nop
 8024020:	bd80      	pop	{r7, pc}
 8024022:	bf00      	nop
 8024024:	2000bc80 	.word	0x2000bc80

08024028 <ETH_IRQHandler>:

/**
  * @brief This function handles Ethernet global interrupt.
  */
void ETH_IRQHandler(void)
{
 8024028:	b580      	push	{r7, lr}
 802402a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ETH_IRQn 0 */

  /* USER CODE END ETH_IRQn 0 */
  HAL_ETH_IRQHandler(&heth);
 802402c:	4802      	ldr	r0, [pc, #8]	; (8024038 <ETH_IRQHandler+0x10>)
 802402e:	f7ec ff11 	bl	8010e54 <HAL_ETH_IRQHandler>
  /* USER CODE BEGIN ETH_IRQn 1 */

  /* USER CODE END ETH_IRQn 1 */
}
 8024032:	bf00      	nop
 8024034:	bd80      	pop	{r7, pc}
 8024036:	bf00      	nop
 8024038:	2000a394 	.word	0x2000a394

0802403c <ITM_SendChar>:
           \li Is blocking when a debugger is connected, but the previous character sent has not been transmitted.
  \param [in]     ch  Character to transmit.
  \returns            Character to transmit.
 */
__STATIC_INLINE uint32_t ITM_SendChar (uint32_t ch)
{
 802403c:	b480      	push	{r7}
 802403e:	b083      	sub	sp, #12
 8024040:	af00      	add	r7, sp, #0
 8024042:	6078      	str	r0, [r7, #4]
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 8024044:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 8024048:	f8d3 3e80 	ldr.w	r3, [r3, #3712]	; 0xe80
 802404c:	f003 0301 	and.w	r3, r3, #1
 8024050:	2b00      	cmp	r3, #0
 8024052:	d013      	beq.n	802407c <ITM_SendChar+0x40>
      ((ITM->TER & 1UL               ) != 0UL)   )     /* ITM Port #0 enabled */
 8024054:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 8024058:	f8d3 3e00 	ldr.w	r3, [r3, #3584]	; 0xe00
 802405c:	f003 0301 	and.w	r3, r3, #1
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 8024060:	2b00      	cmp	r3, #0
 8024062:	d00b      	beq.n	802407c <ITM_SendChar+0x40>
  {
    while (ITM->PORT[0U].u32 == 0UL)
 8024064:	e000      	b.n	8024068 <ITM_SendChar+0x2c>
  __ASM volatile ("nop");
 8024066:	bf00      	nop
 8024068:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 802406c:	681b      	ldr	r3, [r3, #0]
 802406e:	2b00      	cmp	r3, #0
 8024070:	d0f9      	beq.n	8024066 <ITM_SendChar+0x2a>
    {
      __NOP();
    }
    ITM->PORT[0U].u8 = (uint8_t)ch;
 8024072:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 8024076:	687a      	ldr	r2, [r7, #4]
 8024078:	b2d2      	uxtb	r2, r2
 802407a:	701a      	strb	r2, [r3, #0]
  }
  return (ch);
 802407c:	687b      	ldr	r3, [r7, #4]
}
 802407e:	4618      	mov	r0, r3
 8024080:	370c      	adds	r7, #12
 8024082:	46bd      	mov	sp, r7
 8024084:	f85d 7b04 	ldr.w	r7, [sp], #4
 8024088:	4770      	bx	lr

0802408a <_write>:
	}

	return len;
}

int _write(int file, char *ptr, int len) {
 802408a:	b580      	push	{r7, lr}
 802408c:	b086      	sub	sp, #24
 802408e:	af00      	add	r7, sp, #0
 8024090:	60f8      	str	r0, [r7, #12]
 8024092:	60b9      	str	r1, [r7, #8]
 8024094:	607a      	str	r2, [r7, #4]
	int i = 0;
 8024096:	2300      	movs	r3, #0
 8024098:	617b      	str	r3, [r7, #20]
	for (i = 0; i < len; i++)
 802409a:	2300      	movs	r3, #0
 802409c:	617b      	str	r3, [r7, #20]
 802409e:	e009      	b.n	80240b4 <_write+0x2a>
		ITM_SendChar((*ptr++));
 80240a0:	68bb      	ldr	r3, [r7, #8]
 80240a2:	1c5a      	adds	r2, r3, #1
 80240a4:	60ba      	str	r2, [r7, #8]
 80240a6:	781b      	ldrb	r3, [r3, #0]
 80240a8:	4618      	mov	r0, r3
 80240aa:	f7ff ffc7 	bl	802403c <ITM_SendChar>
	for (i = 0; i < len; i++)
 80240ae:	697b      	ldr	r3, [r7, #20]
 80240b0:	3301      	adds	r3, #1
 80240b2:	617b      	str	r3, [r7, #20]
 80240b4:	697a      	ldr	r2, [r7, #20]
 80240b6:	687b      	ldr	r3, [r7, #4]
 80240b8:	429a      	cmp	r2, r3
 80240ba:	dbf1      	blt.n	80240a0 <_write+0x16>
	return len;
 80240bc:	687b      	ldr	r3, [r7, #4]
}
 80240be:	4618      	mov	r0, r3
 80240c0:	3718      	adds	r7, #24
 80240c2:	46bd      	mov	sp, r7
 80240c4:	bd80      	pop	{r7, pc}
	...

080240c8 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80240c8:	b480      	push	{r7}
 80240ca:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80240cc:	4a16      	ldr	r2, [pc, #88]	; (8024128 <SystemInit+0x60>)
 80240ce:	4b16      	ldr	r3, [pc, #88]	; (8024128 <SystemInit+0x60>)
 80240d0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80240d4:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80240d8:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 80240dc:	4a13      	ldr	r2, [pc, #76]	; (802412c <SystemInit+0x64>)
 80240de:	4b13      	ldr	r3, [pc, #76]	; (802412c <SystemInit+0x64>)
 80240e0:	681b      	ldr	r3, [r3, #0]
 80240e2:	f043 0301 	orr.w	r3, r3, #1
 80240e6:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 80240e8:	4b10      	ldr	r3, [pc, #64]	; (802412c <SystemInit+0x64>)
 80240ea:	2200      	movs	r2, #0
 80240ec:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 80240ee:	4a0f      	ldr	r2, [pc, #60]	; (802412c <SystemInit+0x64>)
 80240f0:	4b0e      	ldr	r3, [pc, #56]	; (802412c <SystemInit+0x64>)
 80240f2:	681b      	ldr	r3, [r3, #0]
 80240f4:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 80240f8:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80240fc:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x24003010;
 80240fe:	4b0b      	ldr	r3, [pc, #44]	; (802412c <SystemInit+0x64>)
 8024100:	4a0b      	ldr	r2, [pc, #44]	; (8024130 <SystemInit+0x68>)
 8024102:	605a      	str	r2, [r3, #4]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 8024104:	4a09      	ldr	r2, [pc, #36]	; (802412c <SystemInit+0x64>)
 8024106:	4b09      	ldr	r3, [pc, #36]	; (802412c <SystemInit+0x64>)
 8024108:	681b      	ldr	r3, [r3, #0]
 802410a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 802410e:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 8024110:	4b06      	ldr	r3, [pc, #24]	; (802412c <SystemInit+0x64>)
 8024112:	2200      	movs	r2, #0
 8024114:	60da      	str	r2, [r3, #12]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8024116:	4b04      	ldr	r3, [pc, #16]	; (8024128 <SystemInit+0x60>)
 8024118:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 802411c:	609a      	str	r2, [r3, #8]
#endif
}
 802411e:	bf00      	nop
 8024120:	46bd      	mov	sp, r7
 8024122:	f85d 7b04 	ldr.w	r7, [sp], #4
 8024126:	4770      	bx	lr
 8024128:	e000ed00 	.word	0xe000ed00
 802412c:	40023800 	.word	0x40023800
 8024130:	24003010 	.word	0x24003010

08024134 <MX_TIM8_Init>:

TIM_HandleTypeDef htim8;

/* TIM8 init function */
void MX_TIM8_Init(void)
{
 8024134:	b580      	push	{r7, lr}
 8024136:	b086      	sub	sp, #24
 8024138:	af00      	add	r7, sp, #0
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 802413a:	f107 0308 	add.w	r3, r7, #8
 802413e:	2200      	movs	r2, #0
 8024140:	601a      	str	r2, [r3, #0]
 8024142:	605a      	str	r2, [r3, #4]
 8024144:	609a      	str	r2, [r3, #8]
 8024146:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8024148:	463b      	mov	r3, r7
 802414a:	2200      	movs	r2, #0
 802414c:	601a      	str	r2, [r3, #0]
 802414e:	605a      	str	r2, [r3, #4]

  htim8.Instance = TIM8;
 8024150:	4b1d      	ldr	r3, [pc, #116]	; (80241c8 <MX_TIM8_Init+0x94>)
 8024152:	4a1e      	ldr	r2, [pc, #120]	; (80241cc <MX_TIM8_Init+0x98>)
 8024154:	601a      	str	r2, [r3, #0]
  htim8.Init.Prescaler = 0;
 8024156:	4b1c      	ldr	r3, [pc, #112]	; (80241c8 <MX_TIM8_Init+0x94>)
 8024158:	2200      	movs	r2, #0
 802415a:	605a      	str	r2, [r3, #4]
  htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 802415c:	4b1a      	ldr	r3, [pc, #104]	; (80241c8 <MX_TIM8_Init+0x94>)
 802415e:	2200      	movs	r2, #0
 8024160:	609a      	str	r2, [r3, #8]
  htim8.Init.Period = 27720;
 8024162:	4b19      	ldr	r3, [pc, #100]	; (80241c8 <MX_TIM8_Init+0x94>)
 8024164:	f646 4248 	movw	r2, #27720	; 0x6c48
 8024168:	60da      	str	r2, [r3, #12]
  htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 802416a:	4b17      	ldr	r3, [pc, #92]	; (80241c8 <MX_TIM8_Init+0x94>)
 802416c:	2200      	movs	r2, #0
 802416e:	611a      	str	r2, [r3, #16]
  htim8.Init.RepetitionCounter = 0;
 8024170:	4b15      	ldr	r3, [pc, #84]	; (80241c8 <MX_TIM8_Init+0x94>)
 8024172:	2200      	movs	r2, #0
 8024174:	615a      	str	r2, [r3, #20]
  if (HAL_TIM_Base_Init(&htim8) != HAL_OK)
 8024176:	4814      	ldr	r0, [pc, #80]	; (80241c8 <MX_TIM8_Init+0x94>)
 8024178:	f7ee fc5a 	bl	8012a30 <HAL_TIM_Base_Init>
 802417c:	4603      	mov	r3, r0
 802417e:	2b00      	cmp	r3, #0
 8024180:	d001      	beq.n	8024186 <MX_TIM8_Init+0x52>
  {
    Error_Handler();
 8024182:	f7ff fe35 	bl	8023df0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8024186:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 802418a:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim8, &sClockSourceConfig) != HAL_OK)
 802418c:	f107 0308 	add.w	r3, r7, #8
 8024190:	4619      	mov	r1, r3
 8024192:	480d      	ldr	r0, [pc, #52]	; (80241c8 <MX_TIM8_Init+0x94>)
 8024194:	f7ee fdc5 	bl	8012d22 <HAL_TIM_ConfigClockSource>
 8024198:	4603      	mov	r3, r0
 802419a:	2b00      	cmp	r3, #0
 802419c:	d001      	beq.n	80241a2 <MX_TIM8_Init+0x6e>
  {
    Error_Handler();
 802419e:	f7ff fe27 	bl	8023df0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80241a2:	2300      	movs	r3, #0
 80241a4:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80241a6:	2300      	movs	r3, #0
 80241a8:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 80241aa:	463b      	mov	r3, r7
 80241ac:	4619      	mov	r1, r3
 80241ae:	4806      	ldr	r0, [pc, #24]	; (80241c8 <MX_TIM8_Init+0x94>)
 80241b0:	f7ef f80d 	bl	80131ce <HAL_TIMEx_MasterConfigSynchronization>
 80241b4:	4603      	mov	r3, r0
 80241b6:	2b00      	cmp	r3, #0
 80241b8:	d001      	beq.n	80241be <MX_TIM8_Init+0x8a>
  {
    Error_Handler();
 80241ba:	f7ff fe19 	bl	8023df0 <Error_Handler>
  }

}
 80241be:	bf00      	nop
 80241c0:	3718      	adds	r7, #24
 80241c2:	46bd      	mov	sp, r7
 80241c4:	bd80      	pop	{r7, pc}
 80241c6:	bf00      	nop
 80241c8:	2000bc44 	.word	0x2000bc44
 80241cc:	40010400 	.word	0x40010400

080241d0 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 80241d0:	b580      	push	{r7, lr}
 80241d2:	b084      	sub	sp, #16
 80241d4:	af00      	add	r7, sp, #0
 80241d6:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM8)
 80241d8:	687b      	ldr	r3, [r7, #4]
 80241da:	681b      	ldr	r3, [r3, #0]
 80241dc:	4a0e      	ldr	r2, [pc, #56]	; (8024218 <HAL_TIM_Base_MspInit+0x48>)
 80241de:	4293      	cmp	r3, r2
 80241e0:	d115      	bne.n	802420e <HAL_TIM_Base_MspInit+0x3e>
  {
  /* USER CODE BEGIN TIM8_MspInit 0 */

  /* USER CODE END TIM8_MspInit 0 */
    /* TIM8 clock enable */
    __HAL_RCC_TIM8_CLK_ENABLE();
 80241e2:	2300      	movs	r3, #0
 80241e4:	60fb      	str	r3, [r7, #12]
 80241e6:	4a0d      	ldr	r2, [pc, #52]	; (802421c <HAL_TIM_Base_MspInit+0x4c>)
 80241e8:	4b0c      	ldr	r3, [pc, #48]	; (802421c <HAL_TIM_Base_MspInit+0x4c>)
 80241ea:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80241ec:	f043 0302 	orr.w	r3, r3, #2
 80241f0:	6453      	str	r3, [r2, #68]	; 0x44
 80241f2:	4b0a      	ldr	r3, [pc, #40]	; (802421c <HAL_TIM_Base_MspInit+0x4c>)
 80241f4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80241f6:	f003 0302 	and.w	r3, r3, #2
 80241fa:	60fb      	str	r3, [r7, #12]
 80241fc:	68fb      	ldr	r3, [r7, #12]

    /* TIM8 interrupt Init */
    HAL_NVIC_SetPriority(TIM8_UP_TIM13_IRQn, 5, 0);
 80241fe:	2200      	movs	r2, #0
 8024200:	2105      	movs	r1, #5
 8024202:	202c      	movs	r0, #44	; 0x2c
 8024204:	f7ec f9e6 	bl	80105d4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM8_UP_TIM13_IRQn);
 8024208:	202c      	movs	r0, #44	; 0x2c
 802420a:	f7ec f9ff 	bl	801060c <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM8_MspInit 1 */

  /* USER CODE END TIM8_MspInit 1 */
  }
}
 802420e:	bf00      	nop
 8024210:	3710      	adds	r7, #16
 8024212:	46bd      	mov	sp, r7
 8024214:	bd80      	pop	{r7, pc}
 8024216:	bf00      	nop
 8024218:	40010400 	.word	0x40010400
 802421c:	40023800 	.word	0x40023800

08024220 <ts_itoa>:
**  Abstract: Convert integer to ascii
**  Returns:  void
**---------------------------------------------------------------------------
*/
void ts_itoa(char **buf, unsigned int d, int base)
{
 8024220:	b480      	push	{r7}
 8024222:	b087      	sub	sp, #28
 8024224:	af00      	add	r7, sp, #0
 8024226:	60f8      	str	r0, [r7, #12]
 8024228:	60b9      	str	r1, [r7, #8]
 802422a:	607a      	str	r2, [r7, #4]
	int div = 1;
 802422c:	2301      	movs	r3, #1
 802422e:	617b      	str	r3, [r7, #20]
	while (d/div >= base)
 8024230:	e004      	b.n	802423c <ts_itoa+0x1c>
		div *= base;
 8024232:	697b      	ldr	r3, [r7, #20]
 8024234:	687a      	ldr	r2, [r7, #4]
 8024236:	fb02 f303 	mul.w	r3, r2, r3
 802423a:	617b      	str	r3, [r7, #20]
	while (d/div >= base)
 802423c:	697b      	ldr	r3, [r7, #20]
 802423e:	68ba      	ldr	r2, [r7, #8]
 8024240:	fbb2 f2f3 	udiv	r2, r2, r3
 8024244:	687b      	ldr	r3, [r7, #4]
 8024246:	429a      	cmp	r2, r3
 8024248:	d2f3      	bcs.n	8024232 <ts_itoa+0x12>

	while (div != 0)
 802424a:	e029      	b.n	80242a0 <ts_itoa+0x80>
	{
		int num = d/div;
 802424c:	697b      	ldr	r3, [r7, #20]
 802424e:	68ba      	ldr	r2, [r7, #8]
 8024250:	fbb2 f3f3 	udiv	r3, r2, r3
 8024254:	613b      	str	r3, [r7, #16]
		d = d%div;
 8024256:	697a      	ldr	r2, [r7, #20]
 8024258:	68bb      	ldr	r3, [r7, #8]
 802425a:	fbb3 f1f2 	udiv	r1, r3, r2
 802425e:	fb02 f201 	mul.w	r2, r2, r1
 8024262:	1a9b      	subs	r3, r3, r2
 8024264:	60bb      	str	r3, [r7, #8]
		div /= base;
 8024266:	697a      	ldr	r2, [r7, #20]
 8024268:	687b      	ldr	r3, [r7, #4]
 802426a:	fb92 f3f3 	sdiv	r3, r2, r3
 802426e:	617b      	str	r3, [r7, #20]
		if (num > 9)
 8024270:	693b      	ldr	r3, [r7, #16]
 8024272:	2b09      	cmp	r3, #9
 8024274:	dd0a      	ble.n	802428c <ts_itoa+0x6c>
			*((*buf)++) = (num-10) + 'A';
 8024276:	68fb      	ldr	r3, [r7, #12]
 8024278:	681b      	ldr	r3, [r3, #0]
 802427a:	1c59      	adds	r1, r3, #1
 802427c:	68fa      	ldr	r2, [r7, #12]
 802427e:	6011      	str	r1, [r2, #0]
 8024280:	693a      	ldr	r2, [r7, #16]
 8024282:	b2d2      	uxtb	r2, r2
 8024284:	3237      	adds	r2, #55	; 0x37
 8024286:	b2d2      	uxtb	r2, r2
 8024288:	701a      	strb	r2, [r3, #0]
 802428a:	e009      	b.n	80242a0 <ts_itoa+0x80>
		else
			*((*buf)++) = num + '0';
 802428c:	68fb      	ldr	r3, [r7, #12]
 802428e:	681b      	ldr	r3, [r3, #0]
 8024290:	1c59      	adds	r1, r3, #1
 8024292:	68fa      	ldr	r2, [r7, #12]
 8024294:	6011      	str	r1, [r2, #0]
 8024296:	693a      	ldr	r2, [r7, #16]
 8024298:	b2d2      	uxtb	r2, r2
 802429a:	3230      	adds	r2, #48	; 0x30
 802429c:	b2d2      	uxtb	r2, r2
 802429e:	701a      	strb	r2, [r3, #0]
	while (div != 0)
 80242a0:	697b      	ldr	r3, [r7, #20]
 80242a2:	2b00      	cmp	r3, #0
 80242a4:	d1d2      	bne.n	802424c <ts_itoa+0x2c>
	}
}
 80242a6:	bf00      	nop
 80242a8:	371c      	adds	r7, #28
 80242aa:	46bd      	mov	sp, r7
 80242ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80242b0:	4770      	bx	lr

080242b2 <ts_formatstring>:
**  Abstract: Writes arguments va to buffer buf according to format fmt
**  Returns:  Length of string
**---------------------------------------------------------------------------
*/
int ts_formatstring(char *buf, const char *fmt, va_list va)
{
 80242b2:	b580      	push	{r7, lr}
 80242b4:	b088      	sub	sp, #32
 80242b6:	af00      	add	r7, sp, #0
 80242b8:	60f8      	str	r0, [r7, #12]
 80242ba:	60b9      	str	r1, [r7, #8]
 80242bc:	607a      	str	r2, [r7, #4]
	char *start_buf = buf;
 80242be:	68fb      	ldr	r3, [r7, #12]
 80242c0:	617b      	str	r3, [r7, #20]
	while(*fmt)
 80242c2:	e07d      	b.n	80243c0 <ts_formatstring+0x10e>
	{
		/* Character needs formating? */
		if (*fmt == '%')
 80242c4:	68bb      	ldr	r3, [r7, #8]
 80242c6:	781b      	ldrb	r3, [r3, #0]
 80242c8:	2b25      	cmp	r3, #37	; 0x25
 80242ca:	d171      	bne.n	80243b0 <ts_formatstring+0xfe>
		{
			switch (*(++fmt))
 80242cc:	68bb      	ldr	r3, [r7, #8]
 80242ce:	3301      	adds	r3, #1
 80242d0:	60bb      	str	r3, [r7, #8]
 80242d2:	68bb      	ldr	r3, [r7, #8]
 80242d4:	781b      	ldrb	r3, [r3, #0]
 80242d6:	2b64      	cmp	r3, #100	; 0x64
 80242d8:	d01e      	beq.n	8024318 <ts_formatstring+0x66>
 80242da:	2b64      	cmp	r3, #100	; 0x64
 80242dc:	dc06      	bgt.n	80242ec <ts_formatstring+0x3a>
 80242de:	2b58      	cmp	r3, #88	; 0x58
 80242e0:	d050      	beq.n	8024384 <ts_formatstring+0xd2>
 80242e2:	2b63      	cmp	r3, #99	; 0x63
 80242e4:	d00e      	beq.n	8024304 <ts_formatstring+0x52>
 80242e6:	2b25      	cmp	r3, #37	; 0x25
 80242e8:	d058      	beq.n	802439c <ts_formatstring+0xea>
 80242ea:	e05d      	b.n	80243a8 <ts_formatstring+0xf6>
 80242ec:	2b73      	cmp	r3, #115	; 0x73
 80242ee:	d02b      	beq.n	8024348 <ts_formatstring+0x96>
 80242f0:	2b73      	cmp	r3, #115	; 0x73
 80242f2:	dc02      	bgt.n	80242fa <ts_formatstring+0x48>
 80242f4:	2b69      	cmp	r3, #105	; 0x69
 80242f6:	d00f      	beq.n	8024318 <ts_formatstring+0x66>
 80242f8:	e056      	b.n	80243a8 <ts_formatstring+0xf6>
 80242fa:	2b75      	cmp	r3, #117	; 0x75
 80242fc:	d037      	beq.n	802436e <ts_formatstring+0xbc>
 80242fe:	2b78      	cmp	r3, #120	; 0x78
 8024300:	d040      	beq.n	8024384 <ts_formatstring+0xd2>
 8024302:	e051      	b.n	80243a8 <ts_formatstring+0xf6>
			{
			  case 'c':
				*buf++ = va_arg(va, int);
 8024304:	68fb      	ldr	r3, [r7, #12]
 8024306:	1c5a      	adds	r2, r3, #1
 8024308:	60fa      	str	r2, [r7, #12]
 802430a:	687a      	ldr	r2, [r7, #4]
 802430c:	1d11      	adds	r1, r2, #4
 802430e:	6079      	str	r1, [r7, #4]
 8024310:	6812      	ldr	r2, [r2, #0]
 8024312:	b2d2      	uxtb	r2, r2
 8024314:	701a      	strb	r2, [r3, #0]
				break;
 8024316:	e047      	b.n	80243a8 <ts_formatstring+0xf6>
			  case 'd':
			  case 'i':
				{
					signed int val = va_arg(va, signed int);
 8024318:	687b      	ldr	r3, [r7, #4]
 802431a:	1d1a      	adds	r2, r3, #4
 802431c:	607a      	str	r2, [r7, #4]
 802431e:	681b      	ldr	r3, [r3, #0]
 8024320:	61fb      	str	r3, [r7, #28]
					if (val < 0)
 8024322:	69fb      	ldr	r3, [r7, #28]
 8024324:	2b00      	cmp	r3, #0
 8024326:	da07      	bge.n	8024338 <ts_formatstring+0x86>
					{
						val *= -1;
 8024328:	69fb      	ldr	r3, [r7, #28]
 802432a:	425b      	negs	r3, r3
 802432c:	61fb      	str	r3, [r7, #28]
						*buf++ = '-';
 802432e:	68fb      	ldr	r3, [r7, #12]
 8024330:	1c5a      	adds	r2, r3, #1
 8024332:	60fa      	str	r2, [r7, #12]
 8024334:	222d      	movs	r2, #45	; 0x2d
 8024336:	701a      	strb	r2, [r3, #0]
					}
					ts_itoa(&buf, val, 10);
 8024338:	69f9      	ldr	r1, [r7, #28]
 802433a:	f107 030c 	add.w	r3, r7, #12
 802433e:	220a      	movs	r2, #10
 8024340:	4618      	mov	r0, r3
 8024342:	f7ff ff6d 	bl	8024220 <ts_itoa>
				}
				break;
 8024346:	e02f      	b.n	80243a8 <ts_formatstring+0xf6>
			  case 's':
				{
					char * arg = va_arg(va, char *);
 8024348:	687b      	ldr	r3, [r7, #4]
 802434a:	1d1a      	adds	r2, r3, #4
 802434c:	607a      	str	r2, [r7, #4]
 802434e:	681b      	ldr	r3, [r3, #0]
 8024350:	61bb      	str	r3, [r7, #24]
					while (*arg)
 8024352:	e007      	b.n	8024364 <ts_formatstring+0xb2>
					{
						*buf++ = *arg++;
 8024354:	68fb      	ldr	r3, [r7, #12]
 8024356:	1c5a      	adds	r2, r3, #1
 8024358:	60fa      	str	r2, [r7, #12]
 802435a:	69ba      	ldr	r2, [r7, #24]
 802435c:	1c51      	adds	r1, r2, #1
 802435e:	61b9      	str	r1, [r7, #24]
 8024360:	7812      	ldrb	r2, [r2, #0]
 8024362:	701a      	strb	r2, [r3, #0]
					while (*arg)
 8024364:	69bb      	ldr	r3, [r7, #24]
 8024366:	781b      	ldrb	r3, [r3, #0]
 8024368:	2b00      	cmp	r3, #0
 802436a:	d1f3      	bne.n	8024354 <ts_formatstring+0xa2>
					}
				}
				break;
 802436c:	e01c      	b.n	80243a8 <ts_formatstring+0xf6>
			  case 'u':
					ts_itoa(&buf, va_arg(va, unsigned int), 10);
 802436e:	687b      	ldr	r3, [r7, #4]
 8024370:	1d1a      	adds	r2, r3, #4
 8024372:	607a      	str	r2, [r7, #4]
 8024374:	6819      	ldr	r1, [r3, #0]
 8024376:	f107 030c 	add.w	r3, r7, #12
 802437a:	220a      	movs	r2, #10
 802437c:	4618      	mov	r0, r3
 802437e:	f7ff ff4f 	bl	8024220 <ts_itoa>
				break;
 8024382:	e011      	b.n	80243a8 <ts_formatstring+0xf6>
			  case 'x':
			  case 'X':
					ts_itoa(&buf, va_arg(va, int), 16);
 8024384:	687b      	ldr	r3, [r7, #4]
 8024386:	1d1a      	adds	r2, r3, #4
 8024388:	607a      	str	r2, [r7, #4]
 802438a:	681b      	ldr	r3, [r3, #0]
 802438c:	4619      	mov	r1, r3
 802438e:	f107 030c 	add.w	r3, r7, #12
 8024392:	2210      	movs	r2, #16
 8024394:	4618      	mov	r0, r3
 8024396:	f7ff ff43 	bl	8024220 <ts_itoa>
				break;
 802439a:	e005      	b.n	80243a8 <ts_formatstring+0xf6>
			  case '%':
				  *buf++ = '%';
 802439c:	68fb      	ldr	r3, [r7, #12]
 802439e:	1c5a      	adds	r2, r3, #1
 80243a0:	60fa      	str	r2, [r7, #12]
 80243a2:	2225      	movs	r2, #37	; 0x25
 80243a4:	701a      	strb	r2, [r3, #0]
				  break;
 80243a6:	bf00      	nop
			}
			fmt++;
 80243a8:	68bb      	ldr	r3, [r7, #8]
 80243aa:	3301      	adds	r3, #1
 80243ac:	60bb      	str	r3, [r7, #8]
 80243ae:	e007      	b.n	80243c0 <ts_formatstring+0x10e>
		}
		/* Else just copy */
		else
		{
			*buf++ = *fmt++;
 80243b0:	68fb      	ldr	r3, [r7, #12]
 80243b2:	1c5a      	adds	r2, r3, #1
 80243b4:	60fa      	str	r2, [r7, #12]
 80243b6:	68ba      	ldr	r2, [r7, #8]
 80243b8:	1c51      	adds	r1, r2, #1
 80243ba:	60b9      	str	r1, [r7, #8]
 80243bc:	7812      	ldrb	r2, [r2, #0]
 80243be:	701a      	strb	r2, [r3, #0]
	while(*fmt)
 80243c0:	68bb      	ldr	r3, [r7, #8]
 80243c2:	781b      	ldrb	r3, [r3, #0]
 80243c4:	2b00      	cmp	r3, #0
 80243c6:	f47f af7d 	bne.w	80242c4 <ts_formatstring+0x12>
		}
	}
	*buf = 0;
 80243ca:	68fb      	ldr	r3, [r7, #12]
 80243cc:	2200      	movs	r2, #0
 80243ce:	701a      	strb	r2, [r3, #0]

	return (int)(buf - start_buf);
 80243d0:	68fb      	ldr	r3, [r7, #12]
 80243d2:	461a      	mov	r2, r3
 80243d4:	697b      	ldr	r3, [r7, #20]
 80243d6:	1ad3      	subs	r3, r2, r3
}
 80243d8:	4618      	mov	r0, r3
 80243da:	3720      	adds	r7, #32
 80243dc:	46bd      	mov	sp, r7
 80243de:	bd80      	pop	{r7, pc}

080243e0 <ts_formatlength>:
**            format string and va_list va
**  Returns:  Maximum length
**---------------------------------------------------------------------------
*/
int ts_formatlength(const char *fmt, va_list va)
{
 80243e0:	b480      	push	{r7}
 80243e2:	b085      	sub	sp, #20
 80243e4:	af00      	add	r7, sp, #0
 80243e6:	6078      	str	r0, [r7, #4]
 80243e8:	6039      	str	r1, [r7, #0]
	int length = 0;
 80243ea:	2300      	movs	r3, #0
 80243ec:	60fb      	str	r3, [r7, #12]
	while (*fmt)
 80243ee:	e081      	b.n	80244f4 <ts_formatlength+0x114>
	{
		if (*fmt == '%')
 80243f0:	687b      	ldr	r3, [r7, #4]
 80243f2:	781b      	ldrb	r3, [r3, #0]
 80243f4:	2b25      	cmp	r3, #37	; 0x25
 80243f6:	d177      	bne.n	80244e8 <ts_formatlength+0x108>
		{
			++fmt;
 80243f8:	687b      	ldr	r3, [r7, #4]
 80243fa:	3301      	adds	r3, #1
 80243fc:	607b      	str	r3, [r7, #4]
			switch (*fmt)
 80243fe:	687b      	ldr	r3, [r7, #4]
 8024400:	781b      	ldrb	r3, [r3, #0]
 8024402:	3b58      	subs	r3, #88	; 0x58
 8024404:	2b20      	cmp	r3, #32
 8024406:	d86a      	bhi.n	80244de <ts_formatlength+0xfe>
 8024408:	a201      	add	r2, pc, #4	; (adr r2, 8024410 <ts_formatlength+0x30>)
 802440a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 802440e:	bf00      	nop
 8024410:	080244d1 	.word	0x080244d1
 8024414:	080244df 	.word	0x080244df
 8024418:	080244df 	.word	0x080244df
 802441c:	080244df 	.word	0x080244df
 8024420:	080244df 	.word	0x080244df
 8024424:	080244df 	.word	0x080244df
 8024428:	080244df 	.word	0x080244df
 802442c:	080244df 	.word	0x080244df
 8024430:	080244df 	.word	0x080244df
 8024434:	080244df 	.word	0x080244df
 8024438:	080244df 	.word	0x080244df
 802443c:	08024495 	.word	0x08024495
 8024440:	080244a3 	.word	0x080244a3
 8024444:	080244df 	.word	0x080244df
 8024448:	080244df 	.word	0x080244df
 802444c:	080244df 	.word	0x080244df
 8024450:	080244df 	.word	0x080244df
 8024454:	080244a3 	.word	0x080244a3
 8024458:	080244df 	.word	0x080244df
 802445c:	080244df 	.word	0x080244df
 8024460:	080244df 	.word	0x080244df
 8024464:	080244df 	.word	0x080244df
 8024468:	080244df 	.word	0x080244df
 802446c:	080244df 	.word	0x080244df
 8024470:	080244df 	.word	0x080244df
 8024474:	080244df 	.word	0x080244df
 8024478:	080244df 	.word	0x080244df
 802447c:	080244b1 	.word	0x080244b1
 8024480:	080244df 	.word	0x080244df
 8024484:	080244a3 	.word	0x080244a3
 8024488:	080244df 	.word	0x080244df
 802448c:	080244df 	.word	0x080244df
 8024490:	080244d1 	.word	0x080244d1
			{
			  case 'c':
		  		  va_arg(va, int);
 8024494:	683b      	ldr	r3, [r7, #0]
 8024496:	3304      	adds	r3, #4
 8024498:	603b      	str	r3, [r7, #0]
				  ++length;
 802449a:	68fb      	ldr	r3, [r7, #12]
 802449c:	3301      	adds	r3, #1
 802449e:	60fb      	str	r3, [r7, #12]
				  break;
 80244a0:	e025      	b.n	80244ee <ts_formatlength+0x10e>
			  case 'd':
			  case 'i':
			  case 'u':
				  /* 32 bits integer is max 11 characters with minus sign */
				  length += 11;
 80244a2:	68fb      	ldr	r3, [r7, #12]
 80244a4:	330b      	adds	r3, #11
 80244a6:	60fb      	str	r3, [r7, #12]
				  va_arg(va, int);
 80244a8:	683b      	ldr	r3, [r7, #0]
 80244aa:	3304      	adds	r3, #4
 80244ac:	603b      	str	r3, [r7, #0]
				  break;
 80244ae:	e01e      	b.n	80244ee <ts_formatlength+0x10e>
			  case 's':
			  	  {
			  		  char * str = va_arg(va, char *);
 80244b0:	683b      	ldr	r3, [r7, #0]
 80244b2:	1d1a      	adds	r2, r3, #4
 80244b4:	603a      	str	r2, [r7, #0]
 80244b6:	681b      	ldr	r3, [r3, #0]
 80244b8:	60bb      	str	r3, [r7, #8]
			  		  while (*str++)
 80244ba:	e002      	b.n	80244c2 <ts_formatlength+0xe2>
			  			  ++length;
 80244bc:	68fb      	ldr	r3, [r7, #12]
 80244be:	3301      	adds	r3, #1
 80244c0:	60fb      	str	r3, [r7, #12]
			  		  while (*str++)
 80244c2:	68bb      	ldr	r3, [r7, #8]
 80244c4:	1c5a      	adds	r2, r3, #1
 80244c6:	60ba      	str	r2, [r7, #8]
 80244c8:	781b      	ldrb	r3, [r3, #0]
 80244ca:	2b00      	cmp	r3, #0
 80244cc:	d1f6      	bne.n	80244bc <ts_formatlength+0xdc>
			  	  }
				  break;
 80244ce:	e00e      	b.n	80244ee <ts_formatlength+0x10e>
			  case 'x':
			  case 'X':
				  /* 32 bits integer as hex is max 8 characters */
				  length += 8;
 80244d0:	68fb      	ldr	r3, [r7, #12]
 80244d2:	3308      	adds	r3, #8
 80244d4:	60fb      	str	r3, [r7, #12]
				  va_arg(va, unsigned int);
 80244d6:	683b      	ldr	r3, [r7, #0]
 80244d8:	3304      	adds	r3, #4
 80244da:	603b      	str	r3, [r7, #0]
				  break;
 80244dc:	e007      	b.n	80244ee <ts_formatlength+0x10e>
			  default:
				  ++length;
 80244de:	68fb      	ldr	r3, [r7, #12]
 80244e0:	3301      	adds	r3, #1
 80244e2:	60fb      	str	r3, [r7, #12]
				  break;
 80244e4:	bf00      	nop
 80244e6:	e002      	b.n	80244ee <ts_formatlength+0x10e>
			}
		}
		else
		{
			++length;
 80244e8:	68fb      	ldr	r3, [r7, #12]
 80244ea:	3301      	adds	r3, #1
 80244ec:	60fb      	str	r3, [r7, #12]
		}
		++fmt;
 80244ee:	687b      	ldr	r3, [r7, #4]
 80244f0:	3301      	adds	r3, #1
 80244f2:	607b      	str	r3, [r7, #4]
	while (*fmt)
 80244f4:	687b      	ldr	r3, [r7, #4]
 80244f6:	781b      	ldrb	r3, [r3, #0]
 80244f8:	2b00      	cmp	r3, #0
 80244fa:	f47f af79 	bne.w	80243f0 <ts_formatlength+0x10>
	}
	return length;
 80244fe:	68fb      	ldr	r3, [r7, #12]
}
 8024500:	4618      	mov	r0, r3
 8024502:	3714      	adds	r7, #20
 8024504:	46bd      	mov	sp, r7
 8024506:	f85d 7b04 	ldr.w	r7, [sp], #4
 802450a:	4770      	bx	lr

0802450c <siprintf>:
**            given character string according to the format parameter.
**  Returns:  Number of bytes written
**===========================================================================
*/
int siprintf(char *buf, const char *fmt, ...)
{
 802450c:	b40e      	push	{r1, r2, r3}
 802450e:	b580      	push	{r7, lr}
 8024510:	b085      	sub	sp, #20
 8024512:	af00      	add	r7, sp, #0
 8024514:	6078      	str	r0, [r7, #4]
	int length;
	va_list va;
	va_start(va, fmt);
 8024516:	f107 0320 	add.w	r3, r7, #32
 802451a:	60bb      	str	r3, [r7, #8]
	length = ts_formatstring(buf, fmt, va);
 802451c:	68ba      	ldr	r2, [r7, #8]
 802451e:	69f9      	ldr	r1, [r7, #28]
 8024520:	6878      	ldr	r0, [r7, #4]
 8024522:	f7ff fec6 	bl	80242b2 <ts_formatstring>
 8024526:	60f8      	str	r0, [r7, #12]
	va_end(va);
	return length;
 8024528:	68fb      	ldr	r3, [r7, #12]
}
 802452a:	4618      	mov	r0, r3
 802452c:	3714      	adds	r7, #20
 802452e:	46bd      	mov	sp, r7
 8024530:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8024534:	b003      	add	sp, #12
 8024536:	4770      	bx	lr

08024538 <iprintf>:
**  Returns:  Number of bytes written
**
**===========================================================================
*/
int iprintf(const char *fmt, ...)
{
 8024538:	b40f      	push	{r0, r1, r2, r3}
 802453a:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 802453e:	b085      	sub	sp, #20
 8024540:	af00      	add	r7, sp, #0
	int length = 0;
 8024542:	2300      	movs	r3, #0
 8024544:	60fb      	str	r3, [r7, #12]
	va_list va;
	va_start(va, fmt);
 8024546:	f107 0334 	add.w	r3, r7, #52	; 0x34
 802454a:	603b      	str	r3, [r7, #0]
	length = ts_formatlength(fmt, va);
 802454c:	6839      	ldr	r1, [r7, #0]
 802454e:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8024550:	f7ff ff46 	bl	80243e0 <ts_formatlength>
 8024554:	60f8      	str	r0, [r7, #12]
	va_end(va);
	{
 8024556:	466b      	mov	r3, sp
 8024558:	461e      	mov	r6, r3
		char buf[length];
 802455a:	68f9      	ldr	r1, [r7, #12]
 802455c:	1e4b      	subs	r3, r1, #1
 802455e:	60bb      	str	r3, [r7, #8]
 8024560:	460b      	mov	r3, r1
 8024562:	461a      	mov	r2, r3
 8024564:	f04f 0300 	mov.w	r3, #0
 8024568:	ea4f 09c3 	mov.w	r9, r3, lsl #3
 802456c:	ea49 7952 	orr.w	r9, r9, r2, lsr #29
 8024570:	ea4f 08c2 	mov.w	r8, r2, lsl #3
 8024574:	460b      	mov	r3, r1
 8024576:	461a      	mov	r2, r3
 8024578:	f04f 0300 	mov.w	r3, #0
 802457c:	00dd      	lsls	r5, r3, #3
 802457e:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 8024582:	00d4      	lsls	r4, r2, #3
 8024584:	460b      	mov	r3, r1
 8024586:	3307      	adds	r3, #7
 8024588:	08db      	lsrs	r3, r3, #3
 802458a:	00db      	lsls	r3, r3, #3
 802458c:	ebad 0d03 	sub.w	sp, sp, r3
 8024590:	466b      	mov	r3, sp
 8024592:	3300      	adds	r3, #0
 8024594:	607b      	str	r3, [r7, #4]
		va_start(va, fmt);
 8024596:	f107 0334 	add.w	r3, r7, #52	; 0x34
 802459a:	603b      	str	r3, [r7, #0]
		length = ts_formatstring(buf, fmt, va);
 802459c:	687b      	ldr	r3, [r7, #4]
 802459e:	683a      	ldr	r2, [r7, #0]
 80245a0:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80245a2:	4618      	mov	r0, r3
 80245a4:	f7ff fe85 	bl	80242b2 <ts_formatstring>
 80245a8:	60f8      	str	r0, [r7, #12]
		length = _write(1, buf, length);
 80245aa:	687b      	ldr	r3, [r7, #4]
 80245ac:	68fa      	ldr	r2, [r7, #12]
 80245ae:	4619      	mov	r1, r3
 80245b0:	2001      	movs	r0, #1
 80245b2:	f7ff fd6a 	bl	802408a <_write>
 80245b6:	60f8      	str	r0, [r7, #12]
 80245b8:	46b5      	mov	sp, r6
		va_end(va);
	}
	return length;
 80245ba:	68fb      	ldr	r3, [r7, #12]
}
 80245bc:	4618      	mov	r0, r3
 80245be:	3714      	adds	r7, #20
 80245c0:	46bd      	mov	sp, r7
 80245c2:	e8bd 43f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80245c6:	b004      	add	sp, #16
 80245c8:	4770      	bx	lr
	...

080245cc <puts>:
**  the result is EOF.
**
**===========================================================================
*/
int puts(const char *s)
{
 80245cc:	b580      	push	{r7, lr}
 80245ce:	b086      	sub	sp, #24
 80245d0:	af00      	add	r7, sp, #0
 80245d2:	6078      	str	r0, [r7, #4]
	int length = strlen(s);
 80245d4:	6878      	ldr	r0, [r7, #4]
 80245d6:	f7eb fd3d 	bl	8010054 <strlen>
 80245da:	4603      	mov	r3, r0
 80245dc:	613b      	str	r3, [r7, #16]
	int numbytes = 0;
 80245de:	2300      	movs	r3, #0
 80245e0:	60fb      	str	r3, [r7, #12]
	int res;

	numbytes = _write(1, (char*)s, length);
 80245e2:	693a      	ldr	r2, [r7, #16]
 80245e4:	6879      	ldr	r1, [r7, #4]
 80245e6:	2001      	movs	r0, #1
 80245e8:	f7ff fd4f 	bl	802408a <_write>
 80245ec:	60f8      	str	r0, [r7, #12]
	numbytes += _write(1, "\n", 1);
 80245ee:	2201      	movs	r2, #1
 80245f0:	490b      	ldr	r1, [pc, #44]	; (8024620 <puts+0x54>)
 80245f2:	2001      	movs	r0, #1
 80245f4:	f7ff fd49 	bl	802408a <_write>
 80245f8:	4602      	mov	r2, r0
 80245fa:	68fb      	ldr	r3, [r7, #12]
 80245fc:	4413      	add	r3, r2
 80245fe:	60fb      	str	r3, [r7, #12]

	if (numbytes == (length+1))
 8024600:	693b      	ldr	r3, [r7, #16]
 8024602:	1c5a      	adds	r2, r3, #1
 8024604:	68fb      	ldr	r3, [r7, #12]
 8024606:	429a      	cmp	r2, r3
 8024608:	d102      	bne.n	8024610 <puts+0x44>
	{
		res = 0;
 802460a:	2300      	movs	r3, #0
 802460c:	617b      	str	r3, [r7, #20]
 802460e:	e002      	b.n	8024616 <puts+0x4a>
	}
	else
	{
		res = EOF;
 8024610:	f04f 33ff 	mov.w	r3, #4294967295
 8024614:	617b      	str	r3, [r7, #20]
	}

	return res;
 8024616:	697b      	ldr	r3, [r7, #20]
}
 8024618:	4618      	mov	r0, r3
 802461a:	3718      	adds	r7, #24
 802461c:	46bd      	mov	sp, r7
 802461e:	bd80      	pop	{r7, pc}
 8024620:	08027748 	.word	0x08027748

08024624 <MX_UART5_Init>:

UART_HandleTypeDef huart5;

/* UART5 init function */
void MX_UART5_Init(void)
{
 8024624:	b580      	push	{r7, lr}
 8024626:	af00      	add	r7, sp, #0

  huart5.Instance = UART5;
 8024628:	4b11      	ldr	r3, [pc, #68]	; (8024670 <MX_UART5_Init+0x4c>)
 802462a:	4a12      	ldr	r2, [pc, #72]	; (8024674 <MX_UART5_Init+0x50>)
 802462c:	601a      	str	r2, [r3, #0]
  huart5.Init.BaudRate = 187500;
 802462e:	4b10      	ldr	r3, [pc, #64]	; (8024670 <MX_UART5_Init+0x4c>)
 8024630:	4a11      	ldr	r2, [pc, #68]	; (8024678 <MX_UART5_Init+0x54>)
 8024632:	605a      	str	r2, [r3, #4]
  huart5.Init.WordLength = UART_WORDLENGTH_9B;
 8024634:	4b0e      	ldr	r3, [pc, #56]	; (8024670 <MX_UART5_Init+0x4c>)
 8024636:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 802463a:	609a      	str	r2, [r3, #8]
  huart5.Init.StopBits = UART_STOPBITS_1;
 802463c:	4b0c      	ldr	r3, [pc, #48]	; (8024670 <MX_UART5_Init+0x4c>)
 802463e:	2200      	movs	r2, #0
 8024640:	60da      	str	r2, [r3, #12]
  huart5.Init.Parity = UART_PARITY_EVEN;
 8024642:	4b0b      	ldr	r3, [pc, #44]	; (8024670 <MX_UART5_Init+0x4c>)
 8024644:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8024648:	611a      	str	r2, [r3, #16]
  huart5.Init.Mode = UART_MODE_TX_RX;
 802464a:	4b09      	ldr	r3, [pc, #36]	; (8024670 <MX_UART5_Init+0x4c>)
 802464c:	220c      	movs	r2, #12
 802464e:	615a      	str	r2, [r3, #20]
  huart5.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8024650:	4b07      	ldr	r3, [pc, #28]	; (8024670 <MX_UART5_Init+0x4c>)
 8024652:	2200      	movs	r2, #0
 8024654:	619a      	str	r2, [r3, #24]
  huart5.Init.OverSampling = UART_OVERSAMPLING_16;
 8024656:	4b06      	ldr	r3, [pc, #24]	; (8024670 <MX_UART5_Init+0x4c>)
 8024658:	2200      	movs	r2, #0
 802465a:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart5) != HAL_OK)
 802465c:	4804      	ldr	r0, [pc, #16]	; (8024670 <MX_UART5_Init+0x4c>)
 802465e:	f7ee fe0f 	bl	8013280 <HAL_UART_Init>
 8024662:	4603      	mov	r3, r0
 8024664:	2b00      	cmp	r3, #0
 8024666:	d001      	beq.n	802466c <MX_UART5_Init+0x48>
  {
    Error_Handler();
 8024668:	f7ff fbc2 	bl	8023df0 <Error_Handler>
  }

}
 802466c:	bf00      	nop
 802466e:	bd80      	pop	{r7, pc}
 8024670:	2000bc80 	.word	0x2000bc80
 8024674:	40005000 	.word	0x40005000
 8024678:	0002dc6c 	.word	0x0002dc6c

0802467c <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 802467c:	b580      	push	{r7, lr}
 802467e:	b08a      	sub	sp, #40	; 0x28
 8024680:	af00      	add	r7, sp, #0
 8024682:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8024684:	f107 0314 	add.w	r3, r7, #20
 8024688:	2200      	movs	r2, #0
 802468a:	601a      	str	r2, [r3, #0]
 802468c:	605a      	str	r2, [r3, #4]
 802468e:	609a      	str	r2, [r3, #8]
 8024690:	60da      	str	r2, [r3, #12]
 8024692:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==UART5)
 8024694:	687b      	ldr	r3, [r7, #4]
 8024696:	681b      	ldr	r3, [r3, #0]
 8024698:	4a2c      	ldr	r2, [pc, #176]	; (802474c <HAL_UART_MspInit+0xd0>)
 802469a:	4293      	cmp	r3, r2
 802469c:	d152      	bne.n	8024744 <HAL_UART_MspInit+0xc8>
  {
  /* USER CODE BEGIN UART5_MspInit 0 */

  /* USER CODE END UART5_MspInit 0 */
    /* UART5 clock enable */
    __HAL_RCC_UART5_CLK_ENABLE();
 802469e:	2300      	movs	r3, #0
 80246a0:	613b      	str	r3, [r7, #16]
 80246a2:	4a2b      	ldr	r2, [pc, #172]	; (8024750 <HAL_UART_MspInit+0xd4>)
 80246a4:	4b2a      	ldr	r3, [pc, #168]	; (8024750 <HAL_UART_MspInit+0xd4>)
 80246a6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80246a8:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80246ac:	6413      	str	r3, [r2, #64]	; 0x40
 80246ae:	4b28      	ldr	r3, [pc, #160]	; (8024750 <HAL_UART_MspInit+0xd4>)
 80246b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80246b2:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80246b6:	613b      	str	r3, [r7, #16]
 80246b8:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80246ba:	2300      	movs	r3, #0
 80246bc:	60fb      	str	r3, [r7, #12]
 80246be:	4a24      	ldr	r2, [pc, #144]	; (8024750 <HAL_UART_MspInit+0xd4>)
 80246c0:	4b23      	ldr	r3, [pc, #140]	; (8024750 <HAL_UART_MspInit+0xd4>)
 80246c2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80246c4:	f043 0304 	orr.w	r3, r3, #4
 80246c8:	6313      	str	r3, [r2, #48]	; 0x30
 80246ca:	4b21      	ldr	r3, [pc, #132]	; (8024750 <HAL_UART_MspInit+0xd4>)
 80246cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80246ce:	f003 0304 	and.w	r3, r3, #4
 80246d2:	60fb      	str	r3, [r7, #12]
 80246d4:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 80246d6:	2300      	movs	r3, #0
 80246d8:	60bb      	str	r3, [r7, #8]
 80246da:	4a1d      	ldr	r2, [pc, #116]	; (8024750 <HAL_UART_MspInit+0xd4>)
 80246dc:	4b1c      	ldr	r3, [pc, #112]	; (8024750 <HAL_UART_MspInit+0xd4>)
 80246de:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80246e0:	f043 0308 	orr.w	r3, r3, #8
 80246e4:	6313      	str	r3, [r2, #48]	; 0x30
 80246e6:	4b1a      	ldr	r3, [pc, #104]	; (8024750 <HAL_UART_MspInit+0xd4>)
 80246e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80246ea:	f003 0308 	and.w	r3, r3, #8
 80246ee:	60bb      	str	r3, [r7, #8]
 80246f0:	68bb      	ldr	r3, [r7, #8]
    /**UART5 GPIO Configuration    
    PC12     ------> UART5_TX
    PD2     ------> UART5_RX 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_12;
 80246f2:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80246f6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80246f8:	2302      	movs	r3, #2
 80246fa:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80246fc:	2301      	movs	r3, #1
 80246fe:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8024700:	2303      	movs	r3, #3
 8024702:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF8_UART5;
 8024704:	2308      	movs	r3, #8
 8024706:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8024708:	f107 0314 	add.w	r3, r7, #20
 802470c:	4619      	mov	r1, r3
 802470e:	4811      	ldr	r0, [pc, #68]	; (8024754 <HAL_UART_MspInit+0xd8>)
 8024710:	f7ed fa8c 	bl	8011c2c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8024714:	2304      	movs	r3, #4
 8024716:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8024718:	2302      	movs	r3, #2
 802471a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 802471c:	2301      	movs	r3, #1
 802471e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8024720:	2303      	movs	r3, #3
 8024722:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF8_UART5;
 8024724:	2308      	movs	r3, #8
 8024726:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8024728:	f107 0314 	add.w	r3, r7, #20
 802472c:	4619      	mov	r1, r3
 802472e:	480a      	ldr	r0, [pc, #40]	; (8024758 <HAL_UART_MspInit+0xdc>)
 8024730:	f7ed fa7c 	bl	8011c2c <HAL_GPIO_Init>

    /* UART5 interrupt Init */
    HAL_NVIC_SetPriority(UART5_IRQn, 5, 0);
 8024734:	2200      	movs	r2, #0
 8024736:	2105      	movs	r1, #5
 8024738:	2035      	movs	r0, #53	; 0x35
 802473a:	f7eb ff4b 	bl	80105d4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(UART5_IRQn);
 802473e:	2035      	movs	r0, #53	; 0x35
 8024740:	f7eb ff64 	bl	801060c <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN UART5_MspInit 1 */

  /* USER CODE END UART5_MspInit 1 */
  }
}
 8024744:	bf00      	nop
 8024746:	3728      	adds	r7, #40	; 0x28
 8024748:	46bd      	mov	sp, r7
 802474a:	bd80      	pop	{r7, pc}
 802474c:	40005000 	.word	0x40005000
 8024750:	40023800 	.word	0x40023800
 8024754:	40020800 	.word	0x40020800
 8024758:	40020c00 	.word	0x40020c00

0802475c <HAL_UART_MspDeInit>:

void HAL_UART_MspDeInit(UART_HandleTypeDef* uartHandle)
{
 802475c:	b580      	push	{r7, lr}
 802475e:	b082      	sub	sp, #8
 8024760:	af00      	add	r7, sp, #0
 8024762:	6078      	str	r0, [r7, #4]

  if(uartHandle->Instance==UART5)
 8024764:	687b      	ldr	r3, [r7, #4]
 8024766:	681b      	ldr	r3, [r3, #0]
 8024768:	4a0c      	ldr	r2, [pc, #48]	; (802479c <HAL_UART_MspDeInit+0x40>)
 802476a:	4293      	cmp	r3, r2
 802476c:	d111      	bne.n	8024792 <HAL_UART_MspDeInit+0x36>
  {
  /* USER CODE BEGIN UART5_MspDeInit 0 */

  /* USER CODE END UART5_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_UART5_CLK_DISABLE();
 802476e:	4a0c      	ldr	r2, [pc, #48]	; (80247a0 <HAL_UART_MspDeInit+0x44>)
 8024770:	4b0b      	ldr	r3, [pc, #44]	; (80247a0 <HAL_UART_MspDeInit+0x44>)
 8024772:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8024774:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 8024778:	6413      	str	r3, [r2, #64]	; 0x40
  
    /**UART5 GPIO Configuration    
    PC12     ------> UART5_TX
    PD2     ------> UART5_RX 
    */
    HAL_GPIO_DeInit(GPIOC, GPIO_PIN_12);
 802477a:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 802477e:	4809      	ldr	r0, [pc, #36]	; (80247a4 <HAL_UART_MspDeInit+0x48>)
 8024780:	f7ed fbee 	bl	8011f60 <HAL_GPIO_DeInit>

    HAL_GPIO_DeInit(GPIOD, GPIO_PIN_2);
 8024784:	2104      	movs	r1, #4
 8024786:	4808      	ldr	r0, [pc, #32]	; (80247a8 <HAL_UART_MspDeInit+0x4c>)
 8024788:	f7ed fbea 	bl	8011f60 <HAL_GPIO_DeInit>

    /* UART5 interrupt Deinit */
    HAL_NVIC_DisableIRQ(UART5_IRQn);
 802478c:	2035      	movs	r0, #53	; 0x35
 802478e:	f7eb ff4b 	bl	8010628 <HAL_NVIC_DisableIRQ>
  /* USER CODE BEGIN UART5_MspDeInit 1 */

  /* USER CODE END UART5_MspDeInit 1 */
  }
} 
 8024792:	bf00      	nop
 8024794:	3708      	adds	r7, #8
 8024796:	46bd      	mov	sp, r7
 8024798:	bd80      	pop	{r7, pc}
 802479a:	bf00      	nop
 802479c:	40005000 	.word	0x40005000
 80247a0:	40023800 	.word	0x40023800
 80247a4:	40020800 	.word	0x40020800
 80247a8:	40020c00 	.word	0x40020c00

080247ac <read_param>:
extern UART_HandleTypeDef huart5;

static void form_data_parser(char * in_buf);
static uint read_param(char * out_buf, const char * const in_buf, const uint max_len);

static uint read_param(char * out_buf, const char * const  in_buf, const uint max_len){
 80247ac:	b480      	push	{r7}
 80247ae:	b087      	sub	sp, #28
 80247b0:	af00      	add	r7, sp, #0
 80247b2:	60f8      	str	r0, [r7, #12]
 80247b4:	60b9      	str	r1, [r7, #8]
 80247b6:	607a      	str	r2, [r7, #4]
	const char* tmp_p =  in_buf;
 80247b8:	68bb      	ldr	r3, [r7, #8]
 80247ba:	617b      	str	r3, [r7, #20]
	uint len = 0;
 80247bc:	2300      	movs	r3, #0
 80247be:	613b      	str	r3, [r7, #16]
	while (*tmp_p != ' ' && *tmp_p != '&' && len <= max_len) {
 80247c0:	e00b      	b.n	80247da <read_param+0x2e>
		*out_buf++ = *tmp_p;
 80247c2:	68fb      	ldr	r3, [r7, #12]
 80247c4:	1c5a      	adds	r2, r3, #1
 80247c6:	60fa      	str	r2, [r7, #12]
 80247c8:	697a      	ldr	r2, [r7, #20]
 80247ca:	7812      	ldrb	r2, [r2, #0]
 80247cc:	701a      	strb	r2, [r3, #0]
		len++;
 80247ce:	693b      	ldr	r3, [r7, #16]
 80247d0:	3301      	adds	r3, #1
 80247d2:	613b      	str	r3, [r7, #16]
		tmp_p++;
 80247d4:	697b      	ldr	r3, [r7, #20]
 80247d6:	3301      	adds	r3, #1
 80247d8:	617b      	str	r3, [r7, #20]
	while (*tmp_p != ' ' && *tmp_p != '&' && len <= max_len) {
 80247da:	697b      	ldr	r3, [r7, #20]
 80247dc:	781b      	ldrb	r3, [r3, #0]
 80247de:	2b20      	cmp	r3, #32
 80247e0:	d007      	beq.n	80247f2 <read_param+0x46>
 80247e2:	697b      	ldr	r3, [r7, #20]
 80247e4:	781b      	ldrb	r3, [r3, #0]
 80247e6:	2b26      	cmp	r3, #38	; 0x26
 80247e8:	d003      	beq.n	80247f2 <read_param+0x46>
 80247ea:	693a      	ldr	r2, [r7, #16]
 80247ec:	687b      	ldr	r3, [r7, #4]
 80247ee:	429a      	cmp	r2, r3
 80247f0:	d9e7      	bls.n	80247c2 <read_param+0x16>
	}
	return len;
 80247f2:	693b      	ldr	r3, [r7, #16]
}
 80247f4:	4618      	mov	r0, r3
 80247f6:	371c      	adds	r7, #28
 80247f8:	46bd      	mov	sp, r7
 80247fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80247fe:	4770      	bx	lr

08024800 <form_data_parser>:



static void form_data_parser(char * in_buf) {
 8024800:	b580      	push	{r7, lr}
 8024802:	b08a      	sub	sp, #40	; 0x28
 8024804:	af00      	add	r7, sp, #0
 8024806:	6078      	str	r0, [r7, #4]
	char par_str[16];
	uint par_len;
	uint baudrate = 0;
 8024808:	2300      	movs	r3, #0
 802480a:	627b      	str	r3, [r7, #36]	; 0x24
	while (*in_buf != ' ') {
 802480c:	e07d      	b.n	802490a <form_data_parser+0x10a>
		if (*in_buf == '&') {
 802480e:	687b      	ldr	r3, [r7, #4]
 8024810:	781b      	ldrb	r3, [r3, #0]
 8024812:	2b26      	cmp	r3, #38	; 0x26
 8024814:	d102      	bne.n	802481c <form_data_parser+0x1c>
			in_buf++;
 8024816:	687b      	ldr	r3, [r7, #4]
 8024818:	3301      	adds	r3, #1
 802481a:	607b      	str	r3, [r7, #4]
		}
		int param_num = atoi(in_buf);
 802481c:	6878      	ldr	r0, [r7, #4]
 802481e:	f000 fa34 	bl	8024c8a <atoi>
 8024822:	6238      	str	r0, [r7, #32]
		if (param_num < 9){
 8024824:	6a3b      	ldr	r3, [r7, #32]
 8024826:	2b08      	cmp	r3, #8
 8024828:	dc03      	bgt.n	8024832 <form_data_parser+0x32>
			in_buf += 2;
 802482a:	687b      	ldr	r3, [r7, #4]
 802482c:	3302      	adds	r3, #2
 802482e:	607b      	str	r3, [r7, #4]
 8024830:	e002      	b.n	8024838 <form_data_parser+0x38>
		} else {
			in_buf += 3;
 8024832:	687b      	ldr	r3, [r7, #4]
 8024834:	3303      	adds	r3, #3
 8024836:	607b      	str	r3, [r7, #4]
		}
		switch(param_num){
 8024838:	6a3b      	ldr	r3, [r7, #32]
 802483a:	2b01      	cmp	r3, #1
 802483c:	d002      	beq.n	8024844 <form_data_parser+0x44>
 802483e:	2b02      	cmp	r3, #2
 8024840:	d02e      	beq.n	80248a0 <form_data_parser+0xa0>
 8024842:	e062      	b.n	802490a <form_data_parser+0x10a>
		case 1:                                        //IP-address
			par_len = read_param(par_str,in_buf,15);
 8024844:	f107 030c 	add.w	r3, r7, #12
 8024848:	220f      	movs	r2, #15
 802484a:	6879      	ldr	r1, [r7, #4]
 802484c:	4618      	mov	r0, r3
 802484e:	f7ff ffad 	bl	80247ac <read_param>
 8024852:	61f8      	str	r0, [r7, #28]
			par_str[par_len] = '\0';
 8024854:	f107 020c 	add.w	r2, r7, #12
 8024858:	69fb      	ldr	r3, [r7, #28]
 802485a:	4413      	add	r3, r2
 802485c:	2200      	movs	r2, #0
 802485e:	701a      	strb	r2, [r3, #0]
			ip4_addr_t new_ip;
			ipaddr_aton(par_str,&new_ip);
 8024860:	f107 0208 	add.w	r2, r7, #8
 8024864:	f107 030c 	add.w	r3, r7, #12
 8024868:	4611      	mov	r1, r2
 802486a:	4618      	mov	r0, r3
 802486c:	f7f5 fc0e 	bl	801a08c <ip4addr_aton>
			EE_WriteVariable(IP_02_01_ADDR,(uint16_t)(new_ip.addr & 0x0000FFFF));
 8024870:	68bb      	ldr	r3, [r7, #8]
 8024872:	b29b      	uxth	r3, r3
 8024874:	4619      	mov	r1, r3
 8024876:	2001      	movs	r0, #1
 8024878:	f7fe fae8 	bl	8022e4c <EE_WriteVariable>
			EE_WriteVariable(IP_04_03_ADDR,(uint16_t)((new_ip.addr >> 16) & 0x0000FFFF));
 802487c:	68bb      	ldr	r3, [r7, #8]
 802487e:	0c1b      	lsrs	r3, r3, #16
 8024880:	b29b      	uxth	r3, r3
 8024882:	4619      	mov	r1, r3
 8024884:	2002      	movs	r0, #2
 8024886:	f7fe fae1 	bl	8022e4c <EE_WriteVariable>
			netif_set_ipaddr(&gnetif,&new_ip);
 802488a:	f107 0308 	add.w	r3, r7, #8
 802488e:	4619      	mov	r1, r3
 8024890:	4822      	ldr	r0, [pc, #136]	; (802491c <form_data_parser+0x11c>)
 8024892:	f7f7 f849 	bl	801b928 <netif_set_ipaddr>
			in_buf += par_len;
 8024896:	687a      	ldr	r2, [r7, #4]
 8024898:	69fb      	ldr	r3, [r7, #28]
 802489a:	4413      	add	r3, r2
 802489c:	607b      	str	r3, [r7, #4]
			break;
 802489e:	e034      	b.n	802490a <form_data_parser+0x10a>
		case 2:                                       //Baudrate
			par_len = read_param(par_str,in_buf,15);
 80248a0:	f107 030c 	add.w	r3, r7, #12
 80248a4:	220f      	movs	r2, #15
 80248a6:	6879      	ldr	r1, [r7, #4]
 80248a8:	4618      	mov	r0, r3
 80248aa:	f7ff ff7f 	bl	80247ac <read_param>
 80248ae:	61f8      	str	r0, [r7, #28]
			par_str[par_len] = '\0';
 80248b0:	f107 020c 	add.w	r2, r7, #12
 80248b4:	69fb      	ldr	r3, [r7, #28]
 80248b6:	4413      	add	r3, r2
 80248b8:	2200      	movs	r2, #0
 80248ba:	701a      	strb	r2, [r3, #0]
			baudrate = atoi(par_str);
 80248bc:	f107 030c 	add.w	r3, r7, #12
 80248c0:	4618      	mov	r0, r3
 80248c2:	f000 f9e2 	bl	8024c8a <atoi>
 80248c6:	4603      	mov	r3, r0
 80248c8:	627b      	str	r3, [r7, #36]	; 0x24
			HAL_UART_DeInit(&huart5);
 80248ca:	4815      	ldr	r0, [pc, #84]	; (8024920 <form_data_parser+0x120>)
 80248cc:	f7ee fd25 	bl	801331a <HAL_UART_DeInit>
			huart5.Init.BaudRate = baudrate;
 80248d0:	4a13      	ldr	r2, [pc, #76]	; (8024920 <form_data_parser+0x120>)
 80248d2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80248d4:	6053      	str	r3, [r2, #4]
			EE_WriteVariable(BR_LS_ADDR,(uint16_t)(baudrate & 0x0000FFFF));
 80248d6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80248d8:	b29b      	uxth	r3, r3
 80248da:	4619      	mov	r1, r3
 80248dc:	2004      	movs	r0, #4
 80248de:	f7fe fab5 	bl	8022e4c <EE_WriteVariable>
			EE_WriteVariable(BR_MS_ADDR,(uint16_t)((baudrate >> 16) & 0x0000FFFF));
 80248e2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80248e4:	0c1b      	lsrs	r3, r3, #16
 80248e6:	b29b      	uxth	r3, r3
 80248e8:	4619      	mov	r1, r3
 80248ea:	2003      	movs	r0, #3
 80248ec:	f7fe faae 	bl	8022e4c <EE_WriteVariable>
			if (HAL_UART_Init(&huart5) != HAL_OK)
 80248f0:	480b      	ldr	r0, [pc, #44]	; (8024920 <form_data_parser+0x120>)
 80248f2:	f7ee fcc5 	bl	8013280 <HAL_UART_Init>
 80248f6:	4603      	mov	r3, r0
 80248f8:	2b00      	cmp	r3, #0
 80248fa:	d001      	beq.n	8024900 <form_data_parser+0x100>
			{
			   Error_Handler();
 80248fc:	f7ff fa78 	bl	8023df0 <Error_Handler>
			}
			in_buf += par_len;
 8024900:	687a      	ldr	r2, [r7, #4]
 8024902:	69fb      	ldr	r3, [r7, #28]
 8024904:	4413      	add	r3, r2
 8024906:	607b      	str	r3, [r7, #4]
			break;
 8024908:	bf00      	nop
	while (*in_buf != ' ') {
 802490a:	687b      	ldr	r3, [r7, #4]
 802490c:	781b      	ldrb	r3, [r3, #0]
 802490e:	2b20      	cmp	r3, #32
 8024910:	f47f af7d 	bne.w	802480e <form_data_parser+0xe>
		}
	}
}
 8024914:	bf00      	nop
 8024916:	3728      	adds	r7, #40	; 0x28
 8024918:	46bd      	mov	sp, r7
 802491a:	bd80      	pop	{r7, pc}
 802491c:	2000bbc0 	.word	0x2000bbc0
 8024920:	2000bc80 	.word	0x2000bc80

08024924 <web_server_thread>:

void web_server_thread(void *arg) {
 8024924:	b590      	push	{r4, r7, lr}
 8024926:	b091      	sub	sp, #68	; 0x44
 8024928:	af02      	add	r7, sp, #8
 802492a:	6078      	str	r0, [r7, #4]
	err_t err, recv_err;
	struct netbuf *inbuf;
	struct netconn *newconn;
	struct netconn *arg_conn;
	arg_conn = (struct netconn *) arg;
 802492c:	687b      	ldr	r3, [r7, #4]
 802492e:	637b      	str	r3, [r7, #52]	; 0x34
	u16_t buflen;
	char* buf;
	struct fs_file file;

	printf("Net task created.\n");
 8024930:	48a9      	ldr	r0, [pc, #676]	; (8024bd8 <web_server_thread+0x2b4>)
 8024932:	f7ff fe4b 	bl	80245cc <puts>
	osDelay(1);
 8024936:	2001      	movs	r0, #1
 8024938:	f7ef fa0c 	bl	8013d54 <osDelay>
	for (;;) {
		err = netconn_accept(arg_conn, &newconn);
 802493c:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8024940:	4619      	mov	r1, r3
 8024942:	6b78      	ldr	r0, [r7, #52]	; 0x34
 8024944:	f7f1 ff32 	bl	80167ac <netconn_accept>
 8024948:	4603      	mov	r3, r0
 802494a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
		if (err == ERR_OK) {
 802494e:	f997 3033 	ldrsb.w	r3, [r7, #51]	; 0x33
 8024952:	2b00      	cmp	r3, #0
 8024954:	d1f2      	bne.n	802493c <web_server_thread+0x18>
			printf("Accept.\n");
 8024956:	48a1      	ldr	r0, [pc, #644]	; (8024bdc <web_server_thread+0x2b8>)
 8024958:	f7ff fe38 	bl	80245cc <puts>
			recv_err = netconn_recv(newconn, &inbuf);
 802495c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 802495e:	f107 022c 	add.w	r2, r7, #44	; 0x2c
 8024962:	4611      	mov	r1, r2
 8024964:	4618      	mov	r0, r3
 8024966:	f7f2 f86f 	bl	8016a48 <netconn_recv>
 802496a:	4603      	mov	r3, r0
 802496c:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
			if (recv_err == ERR_OK) {
 8024970:	f997 3032 	ldrsb.w	r3, [r7, #50]	; 0x32
 8024974:	2b00      	cmp	r3, #0
 8024976:	f040 8122 	bne.w	8024bbe <web_server_thread+0x29a>
				if (netconn_err(newconn) == ERR_OK) {
 802497a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 802497c:	f993 3008 	ldrsb.w	r3, [r3, #8]
 8024980:	2b00      	cmp	r3, #0
 8024982:	f040 811c 	bne.w	8024bbe <web_server_thread+0x29a>
					netbuf_data(inbuf, (void**) &buf, &buflen);
 8024986:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8024988:	f107 0226 	add.w	r2, r7, #38	; 0x26
 802498c:	f107 0120 	add.w	r1, r7, #32
 8024990:	4618      	mov	r0, r3
 8024992:	f7f3 fdd9 	bl	8018548 <netbuf_data>
					if ((buflen >= 5) && (strncmp(buf, "GET /", 5) == 0)) {
 8024996:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8024998:	2b04      	cmp	r3, #4
 802499a:	f240 8110 	bls.w	8024bbe <web_server_thread+0x29a>
 802499e:	6a3b      	ldr	r3, [r7, #32]
 80249a0:	2205      	movs	r2, #5
 80249a2:	498f      	ldr	r1, [pc, #572]	; (8024be0 <web_server_thread+0x2bc>)
 80249a4:	4618      	mov	r0, r3
 80249a6:	f000 f9bb 	bl	8024d20 <strncmp>
 80249aa:	4603      	mov	r3, r0
 80249ac:	2b00      	cmp	r3, #0
 80249ae:	f040 8106 	bne.w	8024bbe <web_server_thread+0x29a>
						buf += 5;
 80249b2:	6a3b      	ldr	r3, [r7, #32]
 80249b4:	3305      	adds	r3, #5
 80249b6:	623b      	str	r3, [r7, #32]
						if ((strncmp((char const *) buf, " ", 1) == 0)
 80249b8:	6a3b      	ldr	r3, [r7, #32]
 80249ba:	781a      	ldrb	r2, [r3, #0]
 80249bc:	4b89      	ldr	r3, [pc, #548]	; (8024be4 <web_server_thread+0x2c0>)
 80249be:	781b      	ldrb	r3, [r3, #0]
 80249c0:	429a      	cmp	r2, r3
 80249c2:	d008      	beq.n	80249d6 <web_server_thread+0xb2>
								|| (strncmp((char const *) buf, "index.shtml",
 80249c4:	6a3b      	ldr	r3, [r7, #32]
 80249c6:	220b      	movs	r2, #11
 80249c8:	4987      	ldr	r1, [pc, #540]	; (8024be8 <web_server_thread+0x2c4>)
 80249ca:	4618      	mov	r0, r3
 80249cc:	f000 f9a8 	bl	8024d20 <strncmp>
 80249d0:	4603      	mov	r3, r0
 80249d2:	2b00      	cmp	r3, #0
 80249d4:	d114      	bne.n	8024a00 <web_server_thread+0xdc>
										11) == 0)) {
							fs_open(&file, "/index.shtml");
 80249d6:	f107 030c 	add.w	r3, r7, #12
 80249da:	4984      	ldr	r1, [pc, #528]	; (8024bec <web_server_thread+0x2c8>)
 80249dc:	4618      	mov	r0, r3
 80249de:	f7f3 ff73 	bl	80188c8 <fs_open>
							netconn_write(newconn,
 80249e2:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80249e4:	68f9      	ldr	r1, [r7, #12]
 80249e6:	693b      	ldr	r3, [r7, #16]
 80249e8:	461a      	mov	r2, r3
 80249ea:	2300      	movs	r3, #0
 80249ec:	9300      	str	r3, [sp, #0]
 80249ee:	2300      	movs	r3, #0
 80249f0:	f7f2 f8a2 	bl	8016b38 <netconn_write_partly>
									(const unsigned char* )(file.data),
									(size_t )file.len, NETCONN_NOCOPY);
							fs_close(&file);
 80249f4:	f107 030c 	add.w	r3, r7, #12
 80249f8:	4618      	mov	r0, r3
 80249fa:	f7f3 ffa3 	bl	8018944 <fs_close>
 80249fe:	e0de      	b.n	8024bbe <web_server_thread+0x29a>
						} else if (strncmp((char const *) buf, "img/logo.png",
 8024a00:	6a3b      	ldr	r3, [r7, #32]
 8024a02:	220c      	movs	r2, #12
 8024a04:	497a      	ldr	r1, [pc, #488]	; (8024bf0 <web_server_thread+0x2cc>)
 8024a06:	4618      	mov	r0, r3
 8024a08:	f000 f98a 	bl	8024d20 <strncmp>
 8024a0c:	4603      	mov	r3, r0
 8024a0e:	2b00      	cmp	r3, #0
 8024a10:	d114      	bne.n	8024a3c <web_server_thread+0x118>
								12) == 0) {
							fs_open(&file, "/img/logo.png");
 8024a12:	f107 030c 	add.w	r3, r7, #12
 8024a16:	4977      	ldr	r1, [pc, #476]	; (8024bf4 <web_server_thread+0x2d0>)
 8024a18:	4618      	mov	r0, r3
 8024a1a:	f7f3 ff55 	bl	80188c8 <fs_open>
							netconn_write(newconn,
 8024a1e:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8024a20:	68f9      	ldr	r1, [r7, #12]
 8024a22:	693b      	ldr	r3, [r7, #16]
 8024a24:	461a      	mov	r2, r3
 8024a26:	2300      	movs	r3, #0
 8024a28:	9300      	str	r3, [sp, #0]
 8024a2a:	2300      	movs	r3, #0
 8024a2c:	f7f2 f884 	bl	8016b38 <netconn_write_partly>
									(const unsigned char* )(file.data),
									(size_t )file.len, NETCONN_NOCOPY);
							fs_close(&file);
 8024a30:	f107 030c 	add.w	r3, r7, #12
 8024a34:	4618      	mov	r0, r3
 8024a36:	f7f3 ff85 	bl	8018944 <fs_close>
 8024a3a:	e0c0      	b.n	8024bbe <web_server_thread+0x29a>
						} else if (strncmp((char const *) buf, "img/icon.png",
 8024a3c:	6a3b      	ldr	r3, [r7, #32]
 8024a3e:	220c      	movs	r2, #12
 8024a40:	496d      	ldr	r1, [pc, #436]	; (8024bf8 <web_server_thread+0x2d4>)
 8024a42:	4618      	mov	r0, r3
 8024a44:	f000 f96c 	bl	8024d20 <strncmp>
 8024a48:	4603      	mov	r3, r0
 8024a4a:	2b00      	cmp	r3, #0
 8024a4c:	d114      	bne.n	8024a78 <web_server_thread+0x154>
								12) == 0) {
							fs_open(&file, "/img/icon.png");
 8024a4e:	f107 030c 	add.w	r3, r7, #12
 8024a52:	496a      	ldr	r1, [pc, #424]	; (8024bfc <web_server_thread+0x2d8>)
 8024a54:	4618      	mov	r0, r3
 8024a56:	f7f3 ff37 	bl	80188c8 <fs_open>
							netconn_write(newconn,
 8024a5a:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8024a5c:	68f9      	ldr	r1, [r7, #12]
 8024a5e:	693b      	ldr	r3, [r7, #16]
 8024a60:	461a      	mov	r2, r3
 8024a62:	2300      	movs	r3, #0
 8024a64:	9300      	str	r3, [sp, #0]
 8024a66:	2300      	movs	r3, #0
 8024a68:	f7f2 f866 	bl	8016b38 <netconn_write_partly>
									(const unsigned char* )(file.data),
									(size_t )file.len, NETCONN_NOCOPY);
							fs_close(&file);
 8024a6c:	f107 030c 	add.w	r3, r7, #12
 8024a70:	4618      	mov	r0, r3
 8024a72:	f7f3 ff67 	bl	8018944 <fs_close>
 8024a76:	e0a2      	b.n	8024bbe <web_server_thread+0x29a>
						} else if (strncmp((char const *) buf, "style.css", 9)
 8024a78:	6a3b      	ldr	r3, [r7, #32]
 8024a7a:	2209      	movs	r2, #9
 8024a7c:	4960      	ldr	r1, [pc, #384]	; (8024c00 <web_server_thread+0x2dc>)
 8024a7e:	4618      	mov	r0, r3
 8024a80:	f000 f94e 	bl	8024d20 <strncmp>
 8024a84:	4603      	mov	r3, r0
 8024a86:	2b00      	cmp	r3, #0
 8024a88:	d114      	bne.n	8024ab4 <web_server_thread+0x190>
								== 0) {
							fs_open(&file, "/style.css");
 8024a8a:	f107 030c 	add.w	r3, r7, #12
 8024a8e:	495d      	ldr	r1, [pc, #372]	; (8024c04 <web_server_thread+0x2e0>)
 8024a90:	4618      	mov	r0, r3
 8024a92:	f7f3 ff19 	bl	80188c8 <fs_open>
							netconn_write(newconn,
 8024a96:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8024a98:	68f9      	ldr	r1, [r7, #12]
 8024a9a:	693b      	ldr	r3, [r7, #16]
 8024a9c:	461a      	mov	r2, r3
 8024a9e:	2300      	movs	r3, #0
 8024aa0:	9300      	str	r3, [sp, #0]
 8024aa2:	2300      	movs	r3, #0
 8024aa4:	f7f2 f848 	bl	8016b38 <netconn_write_partly>
									(const unsigned char* )(file.data),
									(size_t )file.len, NETCONN_NOCOPY);
							fs_close(&file);
 8024aa8:	f107 030c 	add.w	r3, r7, #12
 8024aac:	4618      	mov	r0, r3
 8024aae:	f7f3 ff49 	bl	8018944 <fs_close>
 8024ab2:	e084      	b.n	8024bbe <web_server_thread+0x29a>
						} else if (strncmp((char const *) buf, "AI.shtml?led=1",
 8024ab4:	6a3b      	ldr	r3, [r7, #32]
 8024ab6:	220e      	movs	r2, #14
 8024ab8:	4953      	ldr	r1, [pc, #332]	; (8024c08 <web_server_thread+0x2e4>)
 8024aba:	4618      	mov	r0, r3
 8024abc:	f000 f930 	bl	8024d20 <strncmp>
 8024ac0:	4603      	mov	r3, r0
 8024ac2:	2b00      	cmp	r3, #0
 8024ac4:	d105      	bne.n	8024ad2 <web_server_thread+0x1ae>
								14) == 0) {
							HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_9);
 8024ac6:	f44f 7100 	mov.w	r1, #512	; 0x200
 8024aca:	4850      	ldr	r0, [pc, #320]	; (8024c0c <web_server_thread+0x2e8>)
 8024acc:	f7ed fb5d 	bl	801218a <HAL_GPIO_TogglePin>
 8024ad0:	e075      	b.n	8024bbe <web_server_thread+0x29a>
						} else if (strncmp((char const *) buf, "AI.shtml?IP=",
 8024ad2:	6a3b      	ldr	r3, [r7, #32]
 8024ad4:	220c      	movs	r2, #12
 8024ad6:	494e      	ldr	r1, [pc, #312]	; (8024c10 <web_server_thread+0x2ec>)
 8024ad8:	4618      	mov	r0, r3
 8024ada:	f000 f921 	bl	8024d20 <strncmp>
 8024ade:	4603      	mov	r3, r0
 8024ae0:	2b00      	cmp	r3, #0
 8024ae2:	d115      	bne.n	8024b10 <web_server_thread+0x1ec>
								12) == 0) {
							sprintf(PAGE_BODY, "%s%s", PAGE_HEADER,
 8024ae4:	484b      	ldr	r0, [pc, #300]	; (8024c14 <web_server_thread+0x2f0>)
 8024ae6:	f7f5 fc11 	bl	801a30c <ip4addr_ntoa>
 8024aea:	4603      	mov	r3, r0
 8024aec:	4a4a      	ldr	r2, [pc, #296]	; (8024c18 <web_server_thread+0x2f4>)
 8024aee:	494b      	ldr	r1, [pc, #300]	; (8024c1c <web_server_thread+0x2f8>)
 8024af0:	484b      	ldr	r0, [pc, #300]	; (8024c20 <web_server_thread+0x2fc>)
 8024af2:	f7ff fd0b 	bl	802450c <siprintf>
									ip4addr_ntoa(&gnetif.ip_addr));
							netconn_write(newconn, PAGE_BODY,
 8024af6:	6abc      	ldr	r4, [r7, #40]	; 0x28
 8024af8:	4849      	ldr	r0, [pc, #292]	; (8024c20 <web_server_thread+0x2fc>)
 8024afa:	f7eb faab 	bl	8010054 <strlen>
 8024afe:	4602      	mov	r2, r0
 8024b00:	2300      	movs	r3, #0
 8024b02:	9300      	str	r3, [sp, #0]
 8024b04:	2301      	movs	r3, #1
 8024b06:	4946      	ldr	r1, [pc, #280]	; (8024c20 <web_server_thread+0x2fc>)
 8024b08:	4620      	mov	r0, r4
 8024b0a:	f7f2 f815 	bl	8016b38 <netconn_write_partly>
 8024b0e:	e056      	b.n	8024bbe <web_server_thread+0x29a>
									strlen((char* )PAGE_BODY), NETCONN_COPY);
						} else if (strncmp((char const *) buf, "AI.shtml?BR=",
 8024b10:	6a3b      	ldr	r3, [r7, #32]
 8024b12:	220c      	movs	r2, #12
 8024b14:	4943      	ldr	r1, [pc, #268]	; (8024c24 <web_server_thread+0x300>)
 8024b16:	4618      	mov	r0, r3
 8024b18:	f000 f902 	bl	8024d20 <strncmp>
 8024b1c:	4603      	mov	r3, r0
 8024b1e:	2b00      	cmp	r3, #0
 8024b20:	d113      	bne.n	8024b4a <web_server_thread+0x226>
								12) == 0) {

							sprintf(PAGE_BODY, "%s%u", PAGE_HEADER,(uint)huart5.Init.BaudRate);
 8024b22:	4b41      	ldr	r3, [pc, #260]	; (8024c28 <web_server_thread+0x304>)
 8024b24:	685b      	ldr	r3, [r3, #4]
 8024b26:	4a3c      	ldr	r2, [pc, #240]	; (8024c18 <web_server_thread+0x2f4>)
 8024b28:	4940      	ldr	r1, [pc, #256]	; (8024c2c <web_server_thread+0x308>)
 8024b2a:	483d      	ldr	r0, [pc, #244]	; (8024c20 <web_server_thread+0x2fc>)
 8024b2c:	f7ff fcee 	bl	802450c <siprintf>
							netconn_write(newconn, PAGE_BODY,
 8024b30:	6abc      	ldr	r4, [r7, #40]	; 0x28
 8024b32:	483b      	ldr	r0, [pc, #236]	; (8024c20 <web_server_thread+0x2fc>)
 8024b34:	f7eb fa8e 	bl	8010054 <strlen>
 8024b38:	4602      	mov	r2, r0
 8024b3a:	2300      	movs	r3, #0
 8024b3c:	9300      	str	r3, [sp, #0]
 8024b3e:	2301      	movs	r3, #1
 8024b40:	4937      	ldr	r1, [pc, #220]	; (8024c20 <web_server_thread+0x2fc>)
 8024b42:	4620      	mov	r0, r4
 8024b44:	f7f1 fff8 	bl	8016b38 <netconn_write_partly>
 8024b48:	e039      	b.n	8024bbe <web_server_thread+0x29a>
									strlen((char* )PAGE_BODY), NETCONN_COPY);
						} else if (*buf == '?') {
 8024b4a:	6a3b      	ldr	r3, [r7, #32]
 8024b4c:	781b      	ldrb	r3, [r3, #0]
 8024b4e:	2b3f      	cmp	r3, #63	; 0x3f
 8024b50:	d11b      	bne.n	8024b8a <web_server_thread+0x266>
							form_data_parser(++buf);
 8024b52:	6a3b      	ldr	r3, [r7, #32]
 8024b54:	3301      	adds	r3, #1
 8024b56:	623b      	str	r3, [r7, #32]
 8024b58:	6a3b      	ldr	r3, [r7, #32]
 8024b5a:	4618      	mov	r0, r3
 8024b5c:	f7ff fe50 	bl	8024800 <form_data_parser>
							fs_open(&file, "/index.shtml");
 8024b60:	f107 030c 	add.w	r3, r7, #12
 8024b64:	4921      	ldr	r1, [pc, #132]	; (8024bec <web_server_thread+0x2c8>)
 8024b66:	4618      	mov	r0, r3
 8024b68:	f7f3 feae 	bl	80188c8 <fs_open>
							netconn_write(newconn,
 8024b6c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8024b6e:	68f9      	ldr	r1, [r7, #12]
 8024b70:	693b      	ldr	r3, [r7, #16]
 8024b72:	461a      	mov	r2, r3
 8024b74:	2300      	movs	r3, #0
 8024b76:	9300      	str	r3, [sp, #0]
 8024b78:	2300      	movs	r3, #0
 8024b7a:	f7f1 ffdd 	bl	8016b38 <netconn_write_partly>
									(const unsigned char* )(file.data),
									(size_t )file.len, NETCONN_NOCOPY);
							fs_close(&file);
 8024b7e:	f107 030c 	add.w	r3, r7, #12
 8024b82:	4618      	mov	r0, r3
 8024b84:	f7f3 fede 	bl	8018944 <fs_close>
 8024b88:	e019      	b.n	8024bbe <web_server_thread+0x29a>
						} else {
							fs_open(&file, "/404.html");
 8024b8a:	f107 030c 	add.w	r3, r7, #12
 8024b8e:	4928      	ldr	r1, [pc, #160]	; (8024c30 <web_server_thread+0x30c>)
 8024b90:	4618      	mov	r0, r3
 8024b92:	f7f3 fe99 	bl	80188c8 <fs_open>
							netconn_write(newconn,
 8024b96:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8024b98:	68f9      	ldr	r1, [r7, #12]
 8024b9a:	693b      	ldr	r3, [r7, #16]
 8024b9c:	461a      	mov	r2, r3
 8024b9e:	2300      	movs	r3, #0
 8024ba0:	9300      	str	r3, [sp, #0]
 8024ba2:	2300      	movs	r3, #0
 8024ba4:	f7f1 ffc8 	bl	8016b38 <netconn_write_partly>
									(const unsigned char* )(file.data),
									(size_t )file.len, NETCONN_NOCOPY);
							fs_close(&file);
 8024ba8:	f107 030c 	add.w	r3, r7, #12
 8024bac:	4618      	mov	r0, r3
 8024bae:	f7f3 fec9 	bl	8018944 <fs_close>
							printf("File not found\n");
 8024bb2:	4820      	ldr	r0, [pc, #128]	; (8024c34 <web_server_thread+0x310>)
 8024bb4:	f7ff fd0a 	bl	80245cc <puts>
							osDelay(1);
 8024bb8:	2001      	movs	r0, #1
 8024bba:	f7ef f8cb 	bl	8013d54 <osDelay>
						}
					}
				}
			}
			netconn_close(newconn);
 8024bbe:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8024bc0:	4618      	mov	r0, r3
 8024bc2:	f7f2 f861 	bl	8016c88 <netconn_close>
			netbuf_delete(inbuf);
 8024bc6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8024bc8:	4618      	mov	r0, r3
 8024bca:	f7f3 fc9d 	bl	8018508 <netbuf_delete>
			netconn_delete(newconn);
 8024bce:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8024bd0:	4618      	mov	r0, r3
 8024bd2:	f7f1 fd61 	bl	8016698 <netconn_delete>
		err = netconn_accept(arg_conn, &newconn);
 8024bd6:	e6b1      	b.n	802493c <web_server_thread+0x18>
 8024bd8:	0802774c 	.word	0x0802774c
 8024bdc:	08027760 	.word	0x08027760
 8024be0:	08027768 	.word	0x08027768
 8024be4:	08027770 	.word	0x08027770
 8024be8:	08027774 	.word	0x08027774
 8024bec:	08027780 	.word	0x08027780
 8024bf0:	08027790 	.word	0x08027790
 8024bf4:	080277a0 	.word	0x080277a0
 8024bf8:	080277b0 	.word	0x080277b0
 8024bfc:	080277c0 	.word	0x080277c0
 8024c00:	080277d0 	.word	0x080277d0
 8024c04:	080277dc 	.word	0x080277dc
 8024c08:	080277e8 	.word	0x080277e8
 8024c0c:	40020400 	.word	0x40020400
 8024c10:	080277f8 	.word	0x080277f8
 8024c14:	2000bbc4 	.word	0x2000bbc4
 8024c18:	08029c40 	.word	0x08029c40
 8024c1c:	08027808 	.word	0x08027808
 8024c20:	2000410c 	.word	0x2000410c
 8024c24:	08027810 	.word	0x08027810
 8024c28:	2000bc80 	.word	0x2000bc80
 8024c2c:	08027820 	.word	0x08027820
 8024c30:	08027828 	.word	0x08027828
 8024c34:	08027834 	.word	0x08027834

08024c38 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8024c38:	f8df d034 	ldr.w	sp, [pc, #52]	; 8024c70 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8024c3c:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8024c3e:	e003      	b.n	8024c48 <LoopCopyDataInit>

08024c40 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8024c40:	4b0c      	ldr	r3, [pc, #48]	; (8024c74 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 8024c42:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8024c44:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8024c46:	3104      	adds	r1, #4

08024c48 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8024c48:	480b      	ldr	r0, [pc, #44]	; (8024c78 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 8024c4a:	4b0c      	ldr	r3, [pc, #48]	; (8024c7c <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8024c4c:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8024c4e:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8024c50:	d3f6      	bcc.n	8024c40 <CopyDataInit>
  ldr  r2, =_sbss
 8024c52:	4a0b      	ldr	r2, [pc, #44]	; (8024c80 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8024c54:	e002      	b.n	8024c5c <LoopFillZerobss>

08024c56 <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 8024c56:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8024c58:	f842 3b04 	str.w	r3, [r2], #4

08024c5c <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8024c5c:	4b09      	ldr	r3, [pc, #36]	; (8024c84 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 8024c5e:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8024c60:	d3f9      	bcc.n	8024c56 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8024c62:	f7ff fa31 	bl	80240c8 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8024c66:	f000 f815 	bl	8024c94 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8024c6a:	f7ff f817 	bl	8023c9c <main>
  bx  lr    
 8024c6e:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8024c70:	20020000 	.word	0x20020000
  ldr  r3, =_sidata
 8024c74:	08029dc8 	.word	0x08029dc8
  ldr  r0, =_sdata
 8024c78:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8024c7c:	200001fc 	.word	0x200001fc
  ldr  r2, =_sbss
 8024c80:	200001fc 	.word	0x200001fc
  ldr  r3, = _ebss
 8024c84:	2000bcc0 	.word	0x2000bcc0

08024c88 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8024c88:	e7fe      	b.n	8024c88 <ADC_IRQHandler>

08024c8a <atoi>:
 8024c8a:	220a      	movs	r2, #10
 8024c8c:	2100      	movs	r1, #0
 8024c8e:	f000 b8d9 	b.w	8024e44 <strtol>
	...

08024c94 <__libc_init_array>:
 8024c94:	b570      	push	{r4, r5, r6, lr}
 8024c96:	4e0d      	ldr	r6, [pc, #52]	; (8024ccc <__libc_init_array+0x38>)
 8024c98:	4c0d      	ldr	r4, [pc, #52]	; (8024cd0 <__libc_init_array+0x3c>)
 8024c9a:	1ba4      	subs	r4, r4, r6
 8024c9c:	10a4      	asrs	r4, r4, #2
 8024c9e:	2500      	movs	r5, #0
 8024ca0:	42a5      	cmp	r5, r4
 8024ca2:	d109      	bne.n	8024cb8 <__libc_init_array+0x24>
 8024ca4:	4e0b      	ldr	r6, [pc, #44]	; (8024cd4 <__libc_init_array+0x40>)
 8024ca6:	4c0c      	ldr	r4, [pc, #48]	; (8024cd8 <__libc_init_array+0x44>)
 8024ca8:	f000 f904 	bl	8024eb4 <_init>
 8024cac:	1ba4      	subs	r4, r4, r6
 8024cae:	10a4      	asrs	r4, r4, #2
 8024cb0:	2500      	movs	r5, #0
 8024cb2:	42a5      	cmp	r5, r4
 8024cb4:	d105      	bne.n	8024cc2 <__libc_init_array+0x2e>
 8024cb6:	bd70      	pop	{r4, r5, r6, pc}
 8024cb8:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8024cbc:	4798      	blx	r3
 8024cbe:	3501      	adds	r5, #1
 8024cc0:	e7ee      	b.n	8024ca0 <__libc_init_array+0xc>
 8024cc2:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8024cc6:	4798      	blx	r3
 8024cc8:	3501      	adds	r5, #1
 8024cca:	e7f2      	b.n	8024cb2 <__libc_init_array+0x1e>
 8024ccc:	08029dc0 	.word	0x08029dc0
 8024cd0:	08029dc0 	.word	0x08029dc0
 8024cd4:	08029dc0 	.word	0x08029dc0
 8024cd8:	08029dc4 	.word	0x08029dc4

08024cdc <memcmp>:
 8024cdc:	b510      	push	{r4, lr}
 8024cde:	3901      	subs	r1, #1
 8024ce0:	4402      	add	r2, r0
 8024ce2:	4290      	cmp	r0, r2
 8024ce4:	d101      	bne.n	8024cea <memcmp+0xe>
 8024ce6:	2000      	movs	r0, #0
 8024ce8:	bd10      	pop	{r4, pc}
 8024cea:	f810 3b01 	ldrb.w	r3, [r0], #1
 8024cee:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 8024cf2:	42a3      	cmp	r3, r4
 8024cf4:	d0f5      	beq.n	8024ce2 <memcmp+0x6>
 8024cf6:	1b18      	subs	r0, r3, r4
 8024cf8:	bd10      	pop	{r4, pc}

08024cfa <memcpy>:
 8024cfa:	b510      	push	{r4, lr}
 8024cfc:	1e43      	subs	r3, r0, #1
 8024cfe:	440a      	add	r2, r1
 8024d00:	4291      	cmp	r1, r2
 8024d02:	d100      	bne.n	8024d06 <memcpy+0xc>
 8024d04:	bd10      	pop	{r4, pc}
 8024d06:	f811 4b01 	ldrb.w	r4, [r1], #1
 8024d0a:	f803 4f01 	strb.w	r4, [r3, #1]!
 8024d0e:	e7f7      	b.n	8024d00 <memcpy+0x6>

08024d10 <memset>:
 8024d10:	4402      	add	r2, r0
 8024d12:	4603      	mov	r3, r0
 8024d14:	4293      	cmp	r3, r2
 8024d16:	d100      	bne.n	8024d1a <memset+0xa>
 8024d18:	4770      	bx	lr
 8024d1a:	f803 1b01 	strb.w	r1, [r3], #1
 8024d1e:	e7f9      	b.n	8024d14 <memset+0x4>

08024d20 <strncmp>:
 8024d20:	b510      	push	{r4, lr}
 8024d22:	b16a      	cbz	r2, 8024d40 <strncmp+0x20>
 8024d24:	3901      	subs	r1, #1
 8024d26:	1884      	adds	r4, r0, r2
 8024d28:	f810 3b01 	ldrb.w	r3, [r0], #1
 8024d2c:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 8024d30:	4293      	cmp	r3, r2
 8024d32:	d103      	bne.n	8024d3c <strncmp+0x1c>
 8024d34:	42a0      	cmp	r0, r4
 8024d36:	d001      	beq.n	8024d3c <strncmp+0x1c>
 8024d38:	2b00      	cmp	r3, #0
 8024d3a:	d1f5      	bne.n	8024d28 <strncmp+0x8>
 8024d3c:	1a98      	subs	r0, r3, r2
 8024d3e:	bd10      	pop	{r4, pc}
 8024d40:	4610      	mov	r0, r2
 8024d42:	bd10      	pop	{r4, pc}

08024d44 <_strtol_l.isra.0>:
 8024d44:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8024d48:	4680      	mov	r8, r0
 8024d4a:	4689      	mov	r9, r1
 8024d4c:	4692      	mov	sl, r2
 8024d4e:	461f      	mov	r7, r3
 8024d50:	468b      	mov	fp, r1
 8024d52:	465d      	mov	r5, fp
 8024d54:	980a      	ldr	r0, [sp, #40]	; 0x28
 8024d56:	f815 4b01 	ldrb.w	r4, [r5], #1
 8024d5a:	f000 f889 	bl	8024e70 <__locale_ctype_ptr_l>
 8024d5e:	4420      	add	r0, r4
 8024d60:	7846      	ldrb	r6, [r0, #1]
 8024d62:	f016 0608 	ands.w	r6, r6, #8
 8024d66:	d10b      	bne.n	8024d80 <_strtol_l.isra.0+0x3c>
 8024d68:	2c2d      	cmp	r4, #45	; 0x2d
 8024d6a:	d10b      	bne.n	8024d84 <_strtol_l.isra.0+0x40>
 8024d6c:	782c      	ldrb	r4, [r5, #0]
 8024d6e:	2601      	movs	r6, #1
 8024d70:	f10b 0502 	add.w	r5, fp, #2
 8024d74:	b167      	cbz	r7, 8024d90 <_strtol_l.isra.0+0x4c>
 8024d76:	2f10      	cmp	r7, #16
 8024d78:	d114      	bne.n	8024da4 <_strtol_l.isra.0+0x60>
 8024d7a:	2c30      	cmp	r4, #48	; 0x30
 8024d7c:	d00a      	beq.n	8024d94 <_strtol_l.isra.0+0x50>
 8024d7e:	e011      	b.n	8024da4 <_strtol_l.isra.0+0x60>
 8024d80:	46ab      	mov	fp, r5
 8024d82:	e7e6      	b.n	8024d52 <_strtol_l.isra.0+0xe>
 8024d84:	2c2b      	cmp	r4, #43	; 0x2b
 8024d86:	bf04      	itt	eq
 8024d88:	782c      	ldrbeq	r4, [r5, #0]
 8024d8a:	f10b 0502 	addeq.w	r5, fp, #2
 8024d8e:	e7f1      	b.n	8024d74 <_strtol_l.isra.0+0x30>
 8024d90:	2c30      	cmp	r4, #48	; 0x30
 8024d92:	d127      	bne.n	8024de4 <_strtol_l.isra.0+0xa0>
 8024d94:	782b      	ldrb	r3, [r5, #0]
 8024d96:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 8024d9a:	2b58      	cmp	r3, #88	; 0x58
 8024d9c:	d14b      	bne.n	8024e36 <_strtol_l.isra.0+0xf2>
 8024d9e:	786c      	ldrb	r4, [r5, #1]
 8024da0:	2710      	movs	r7, #16
 8024da2:	3502      	adds	r5, #2
 8024da4:	2e00      	cmp	r6, #0
 8024da6:	bf0c      	ite	eq
 8024da8:	f06f 4100 	mvneq.w	r1, #2147483648	; 0x80000000
 8024dac:	f04f 4100 	movne.w	r1, #2147483648	; 0x80000000
 8024db0:	2200      	movs	r2, #0
 8024db2:	fbb1 fef7 	udiv	lr, r1, r7
 8024db6:	4610      	mov	r0, r2
 8024db8:	fb07 1c1e 	mls	ip, r7, lr, r1
 8024dbc:	f1a4 0330 	sub.w	r3, r4, #48	; 0x30
 8024dc0:	2b09      	cmp	r3, #9
 8024dc2:	d811      	bhi.n	8024de8 <_strtol_l.isra.0+0xa4>
 8024dc4:	461c      	mov	r4, r3
 8024dc6:	42a7      	cmp	r7, r4
 8024dc8:	dd1d      	ble.n	8024e06 <_strtol_l.isra.0+0xc2>
 8024dca:	1c53      	adds	r3, r2, #1
 8024dcc:	d007      	beq.n	8024dde <_strtol_l.isra.0+0x9a>
 8024dce:	4586      	cmp	lr, r0
 8024dd0:	d316      	bcc.n	8024e00 <_strtol_l.isra.0+0xbc>
 8024dd2:	d101      	bne.n	8024dd8 <_strtol_l.isra.0+0x94>
 8024dd4:	45a4      	cmp	ip, r4
 8024dd6:	db13      	blt.n	8024e00 <_strtol_l.isra.0+0xbc>
 8024dd8:	fb00 4007 	mla	r0, r0, r7, r4
 8024ddc:	2201      	movs	r2, #1
 8024dde:	f815 4b01 	ldrb.w	r4, [r5], #1
 8024de2:	e7eb      	b.n	8024dbc <_strtol_l.isra.0+0x78>
 8024de4:	270a      	movs	r7, #10
 8024de6:	e7dd      	b.n	8024da4 <_strtol_l.isra.0+0x60>
 8024de8:	f1a4 0341 	sub.w	r3, r4, #65	; 0x41
 8024dec:	2b19      	cmp	r3, #25
 8024dee:	d801      	bhi.n	8024df4 <_strtol_l.isra.0+0xb0>
 8024df0:	3c37      	subs	r4, #55	; 0x37
 8024df2:	e7e8      	b.n	8024dc6 <_strtol_l.isra.0+0x82>
 8024df4:	f1a4 0361 	sub.w	r3, r4, #97	; 0x61
 8024df8:	2b19      	cmp	r3, #25
 8024dfa:	d804      	bhi.n	8024e06 <_strtol_l.isra.0+0xc2>
 8024dfc:	3c57      	subs	r4, #87	; 0x57
 8024dfe:	e7e2      	b.n	8024dc6 <_strtol_l.isra.0+0x82>
 8024e00:	f04f 32ff 	mov.w	r2, #4294967295
 8024e04:	e7eb      	b.n	8024dde <_strtol_l.isra.0+0x9a>
 8024e06:	1c53      	adds	r3, r2, #1
 8024e08:	d108      	bne.n	8024e1c <_strtol_l.isra.0+0xd8>
 8024e0a:	2322      	movs	r3, #34	; 0x22
 8024e0c:	f8c8 3000 	str.w	r3, [r8]
 8024e10:	4608      	mov	r0, r1
 8024e12:	f1ba 0f00 	cmp.w	sl, #0
 8024e16:	d107      	bne.n	8024e28 <_strtol_l.isra.0+0xe4>
 8024e18:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8024e1c:	b106      	cbz	r6, 8024e20 <_strtol_l.isra.0+0xdc>
 8024e1e:	4240      	negs	r0, r0
 8024e20:	f1ba 0f00 	cmp.w	sl, #0
 8024e24:	d00c      	beq.n	8024e40 <_strtol_l.isra.0+0xfc>
 8024e26:	b122      	cbz	r2, 8024e32 <_strtol_l.isra.0+0xee>
 8024e28:	3d01      	subs	r5, #1
 8024e2a:	f8ca 5000 	str.w	r5, [sl]
 8024e2e:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8024e32:	464d      	mov	r5, r9
 8024e34:	e7f9      	b.n	8024e2a <_strtol_l.isra.0+0xe6>
 8024e36:	2430      	movs	r4, #48	; 0x30
 8024e38:	2f00      	cmp	r7, #0
 8024e3a:	d1b3      	bne.n	8024da4 <_strtol_l.isra.0+0x60>
 8024e3c:	2708      	movs	r7, #8
 8024e3e:	e7b1      	b.n	8024da4 <_strtol_l.isra.0+0x60>
 8024e40:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}

08024e44 <strtol>:
 8024e44:	4b08      	ldr	r3, [pc, #32]	; (8024e68 <strtol+0x24>)
 8024e46:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8024e48:	681c      	ldr	r4, [r3, #0]
 8024e4a:	4d08      	ldr	r5, [pc, #32]	; (8024e6c <strtol+0x28>)
 8024e4c:	6a23      	ldr	r3, [r4, #32]
 8024e4e:	2b00      	cmp	r3, #0
 8024e50:	bf08      	it	eq
 8024e52:	462b      	moveq	r3, r5
 8024e54:	9300      	str	r3, [sp, #0]
 8024e56:	4613      	mov	r3, r2
 8024e58:	460a      	mov	r2, r1
 8024e5a:	4601      	mov	r1, r0
 8024e5c:	4620      	mov	r0, r4
 8024e5e:	f7ff ff71 	bl	8024d44 <_strtol_l.isra.0>
 8024e62:	b003      	add	sp, #12
 8024e64:	bd30      	pop	{r4, r5, pc}
 8024e66:	bf00      	nop
 8024e68:	2000002c 	.word	0x2000002c
 8024e6c:	20000090 	.word	0x20000090

08024e70 <__locale_ctype_ptr_l>:
 8024e70:	f8d0 00ec 	ldr.w	r0, [r0, #236]	; 0xec
 8024e74:	4770      	bx	lr

08024e76 <__ascii_mbtowc>:
 8024e76:	b082      	sub	sp, #8
 8024e78:	b901      	cbnz	r1, 8024e7c <__ascii_mbtowc+0x6>
 8024e7a:	a901      	add	r1, sp, #4
 8024e7c:	b142      	cbz	r2, 8024e90 <__ascii_mbtowc+0x1a>
 8024e7e:	b14b      	cbz	r3, 8024e94 <__ascii_mbtowc+0x1e>
 8024e80:	7813      	ldrb	r3, [r2, #0]
 8024e82:	600b      	str	r3, [r1, #0]
 8024e84:	7812      	ldrb	r2, [r2, #0]
 8024e86:	1c10      	adds	r0, r2, #0
 8024e88:	bf18      	it	ne
 8024e8a:	2001      	movne	r0, #1
 8024e8c:	b002      	add	sp, #8
 8024e8e:	4770      	bx	lr
 8024e90:	4610      	mov	r0, r2
 8024e92:	e7fb      	b.n	8024e8c <__ascii_mbtowc+0x16>
 8024e94:	f06f 0001 	mvn.w	r0, #1
 8024e98:	e7f8      	b.n	8024e8c <__ascii_mbtowc+0x16>

08024e9a <__ascii_wctomb>:
 8024e9a:	b149      	cbz	r1, 8024eb0 <__ascii_wctomb+0x16>
 8024e9c:	2aff      	cmp	r2, #255	; 0xff
 8024e9e:	bf85      	ittet	hi
 8024ea0:	238a      	movhi	r3, #138	; 0x8a
 8024ea2:	6003      	strhi	r3, [r0, #0]
 8024ea4:	700a      	strbls	r2, [r1, #0]
 8024ea6:	f04f 30ff 	movhi.w	r0, #4294967295
 8024eaa:	bf98      	it	ls
 8024eac:	2001      	movls	r0, #1
 8024eae:	4770      	bx	lr
 8024eb0:	4608      	mov	r0, r1
 8024eb2:	4770      	bx	lr

08024eb4 <_init>:
 8024eb4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8024eb6:	bf00      	nop
 8024eb8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8024eba:	bc08      	pop	{r3}
 8024ebc:	469e      	mov	lr, r3
 8024ebe:	4770      	bx	lr

08024ec0 <_fini>:
 8024ec0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8024ec2:	bf00      	nop
 8024ec4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8024ec6:	bc08      	pop	{r3}
 8024ec8:	469e      	mov	lr, r3
 8024eca:	4770      	bx	lr
