<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>E:\GOWIN\TangNano-4K-example\Nano4K_HDMI\impl\gwsynthesis\Nano4K_HDMI.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>E:\GOWIN\TangNano-4K-example\Nano4K_HDMI\src\Nano4K_HDMI.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>---</td>
</tr>
<tr>
<td class="label">Version</td>
<td>V1.9.8.05</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW1NSR-LV4CQN48PC7/I6</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW1NSR-4C</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Thu Feb 09 12:57:35 2023
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2022 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 1.14V 85C C7/I6</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 1.26V 0C C7/I6</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>2314</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>1698</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>10</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>143</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>0</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>clk</td>
<td>Base</td>
<td>37.037</td>
<td>27.000
<td>0.000</td>
<td>18.519</td>
<td></td>
<td></td>
<td>gowin_ibuf_clk/I </td>
</tr>
<tr>
<td>tck_pad_i</td>
<td>Base</td>
<td>50.000</td>
<td>20.000
<td>0.000</td>
<td>25.000</td>
<td></td>
<td></td>
<td>gw_gao_inst_0/tck_ibuf/I </td>
</tr>
<tr>
<td>pll/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>1.300</td>
<td>769.500
<td>0.000</td>
<td>0.650</td>
<td>gowin_ibuf_clk/I</td>
<td>clk</td>
<td>pll/CLKOUT </td>
</tr>
<tr>
<td>pll/CLKOUTP.default_gen_clk</td>
<td>Generated</td>
<td>1.300</td>
<td>769.500
<td>0.000</td>
<td>0.650</td>
<td>gowin_ibuf_clk/I</td>
<td>clk</td>
<td>pll/CLKOUTP </td>
</tr>
<tr>
<td>pll/CLKOUTD.default_gen_clk</td>
<td>Generated</td>
<td>2.599</td>
<td>384.750
<td>0.000</td>
<td>1.300</td>
<td>gowin_ibuf_clk/I</td>
<td>clk</td>
<td>pll/CLKOUTD </td>
</tr>
<tr>
<td>pll/CLKOUTD3.default_gen_clk</td>
<td>Generated</td>
<td>3.899</td>
<td>256.500
<td>0.000</td>
<td>1.949</td>
<td>gowin_ibuf_clk/I</td>
<td>clk</td>
<td>pll/CLKOUTD3 </td>
</tr>
<tr>
<td>clk_pixel_gen/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>6.498</td>
<td>153.900
<td>0.000</td>
<td>3.249</td>
<td>pll/CLKOUT</td>
<td>pll/CLKOUT.default_gen_clk</td>
<td>clk_pixel_gen/CLKOUT </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>clk</td>
<td>27.000(MHz)</td>
<td>94.788(MHz)</td>
<td>10</td>
<td>TOP</td>
</tr>
<tr>
<td>2</td>
<td>tck_pad_i</td>
<td>20.000(MHz)</td>
<td>45.139(MHz)</td>
<td>8</td>
<td>TOP</td>
</tr>
<tr>
<td>3</td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk</td>
<td>153.900(MHz)</td>
<td style="color: #FF0000;">26.071(MHz)</td>
<td>34</td>
<td>TOP</td>
</tr>
</table>
<h4>No timing paths to get frequency of pll/CLKOUT.default_gen_clk!</h4>
<h4>No timing paths to get frequency of pll/CLKOUTP.default_gen_clk!</h4>
<h4>No timing paths to get frequency of pll/CLKOUTD.default_gen_clk!</h4>
<h4>No timing paths to get frequency of pll/CLKOUTD3.default_gen_clk!</h4>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>tck_pad_i</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>tck_pad_i</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>pll/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>pll/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>pll/CLKOUTP.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>pll/CLKOUTP.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>pll/CLKOUTD.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>pll/CLKOUTD.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>pll/CLKOUTD3.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>pll/CLKOUTD3.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_pixel_gen/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>-1584.888</td>
<td>133</td>
</tr>
<tr>
<td>clk_pixel_gen/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;">
<td>1</td>
<td>-31.860</td>
<td>cnt_h_5_s0/Q</td>
<td>rgb_r_6_s0/D</td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk:[R]</td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk:[R]</td>
<td>6.498</td>
<td>0.000</td>
<td>38.061</td>
</tr>
<tr style="color: #FF0000;">
<td>2</td>
<td>-31.745</td>
<td>cnt_h_5_s0/Q</td>
<td>rgb_r_5_s0/D</td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk:[R]</td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk:[R]</td>
<td>6.498</td>
<td>0.000</td>
<td>37.946</td>
</tr>
<tr style="color: #FF0000;">
<td>3</td>
<td>-31.734</td>
<td>cnt_h_5_s0/Q</td>
<td>rgb_b_6_s0/D</td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk:[R]</td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk:[R]</td>
<td>6.498</td>
<td>0.000</td>
<td>37.935</td>
</tr>
<tr style="color: #FF0000;">
<td>4</td>
<td>-31.627</td>
<td>cnt_h_5_s0/Q</td>
<td>rgb_b_3_s0/D</td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk:[R]</td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk:[R]</td>
<td>6.498</td>
<td>0.000</td>
<td>37.828</td>
</tr>
<tr style="color: #FF0000;">
<td>5</td>
<td>-31.501</td>
<td>cnt_h_5_s0/Q</td>
<td>rgb_r_2_s0/D</td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk:[R]</td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk:[R]</td>
<td>6.498</td>
<td>0.000</td>
<td>37.702</td>
</tr>
<tr style="color: #FF0000;">
<td>6</td>
<td>-31.488</td>
<td>cnt_h_5_s0/Q</td>
<td>rgb_r_7_s0/D</td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk:[R]</td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk:[R]</td>
<td>6.498</td>
<td>0.000</td>
<td>37.690</td>
</tr>
<tr style="color: #FF0000;">
<td>7</td>
<td>-31.480</td>
<td>cnt_h_5_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_dly_in_3_s0/D</td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk:[R]</td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk:[R]</td>
<td>6.498</td>
<td>0.000</td>
<td>37.681</td>
</tr>
<tr style="color: #FF0000;">
<td>8</td>
<td>-31.430</td>
<td>cnt_h_5_s0/Q</td>
<td>rgb_g_7_s0/D</td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk:[R]</td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk:[R]</td>
<td>6.498</td>
<td>0.000</td>
<td>37.632</td>
</tr>
<tr style="color: #FF0000;">
<td>9</td>
<td>-31.386</td>
<td>cnt_h_5_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_13_s0/D</td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk:[R]</td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk:[R]</td>
<td>6.498</td>
<td>0.000</td>
<td>37.588</td>
</tr>
<tr style="color: #FF0000;">
<td>10</td>
<td>-31.375</td>
<td>cnt_h_5_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_6_s0/D</td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk:[R]</td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk:[R]</td>
<td>6.498</td>
<td>0.000</td>
<td>37.576</td>
</tr>
<tr style="color: #FF0000;">
<td>11</td>
<td>-31.252</td>
<td>cnt_h_5_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_21_s0/D</td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk:[R]</td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk:[R]</td>
<td>6.498</td>
<td>0.000</td>
<td>37.453</td>
</tr>
<tr style="color: #FF0000;">
<td>12</td>
<td>-31.150</td>
<td>cnt_h_5_s0/Q</td>
<td>rgb_g_5_s0/D</td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk:[R]</td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk:[R]</td>
<td>6.498</td>
<td>0.000</td>
<td>37.352</td>
</tr>
<tr style="color: #FF0000;">
<td>13</td>
<td>-31.148</td>
<td>cnt_h_5_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_4_s1/D</td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk:[R]</td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk:[R]</td>
<td>6.498</td>
<td>0.000</td>
<td>37.349</td>
</tr>
<tr style="color: #FF0000;">
<td>14</td>
<td>-31.148</td>
<td>cnt_h_5_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_5_s1/D</td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk:[R]</td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk:[R]</td>
<td>6.498</td>
<td>0.000</td>
<td>37.349</td>
</tr>
<tr style="color: #FF0000;">
<td>15</td>
<td>-31.035</td>
<td>cnt_h_5_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_12_s1/D</td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk:[R]</td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk:[R]</td>
<td>6.498</td>
<td>0.000</td>
<td>37.236</td>
</tr>
<tr style="color: #FF0000;">
<td>16</td>
<td>-31.020</td>
<td>cnt_h_5_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_22_s0/D</td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk:[R]</td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk:[R]</td>
<td>6.498</td>
<td>0.000</td>
<td>37.221</td>
</tr>
<tr style="color: #FF0000;">
<td>17</td>
<td>-31.016</td>
<td>cnt_h_5_s0/Q</td>
<td>rgb_g_6_s0/D</td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk:[R]</td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk:[R]</td>
<td>6.498</td>
<td>0.000</td>
<td>37.217</td>
</tr>
<tr style="color: #FF0000;">
<td>18</td>
<td>-31.003</td>
<td>cnt_h_5_s0/Q</td>
<td>rgb_g_2_s0/D</td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk:[R]</td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk:[R]</td>
<td>6.498</td>
<td>0.000</td>
<td>37.204</td>
</tr>
<tr style="color: #FF0000;">
<td>19</td>
<td>-30.966</td>
<td>cnt_h_5_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_12_s1/RESET</td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk:[R]</td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk:[R]</td>
<td>6.498</td>
<td>0.000</td>
<td>37.431</td>
</tr>
<tr style="color: #FF0000;">
<td>20</td>
<td>-30.949</td>
<td>cnt_h_5_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_15_s0/D</td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk:[R]</td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk:[R]</td>
<td>6.498</td>
<td>0.000</td>
<td>37.151</td>
</tr>
<tr style="color: #FF0000;">
<td>21</td>
<td>-30.938</td>
<td>cnt_h_5_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_3_s0/D</td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk:[R]</td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk:[R]</td>
<td>6.498</td>
<td>0.000</td>
<td>37.139</td>
</tr>
<tr style="color: #FF0000;">
<td>22</td>
<td>-30.770</td>
<td>cnt_h_5_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_11_s0/D</td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk:[R]</td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk:[R]</td>
<td>6.498</td>
<td>0.000</td>
<td>36.972</td>
</tr>
<tr style="color: #FF0000;">
<td>23</td>
<td>-30.770</td>
<td>cnt_h_5_s0/Q</td>
<td>rgb_g_3_s0/D</td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk:[R]</td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk:[R]</td>
<td>6.498</td>
<td>0.000</td>
<td>36.972</td>
</tr>
<tr style="color: #FF0000;">
<td>24</td>
<td>-30.673</td>
<td>cnt_h_5_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_18_s0/D</td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk:[R]</td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk:[R]</td>
<td>6.498</td>
<td>0.000</td>
<td>36.874</td>
</tr>
<tr style="color: #FF0000;">
<td>25</td>
<td>-30.644</td>
<td>cnt_h_5_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_10_s0/D</td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk:[R]</td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk:[R]</td>
<td>6.498</td>
<td>0.000</td>
<td>36.845</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.355</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_15_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_0_s/DI[15]</td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk:[R]</td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.418</td>
</tr>
<tr>
<td>2</td>
<td>0.502</td>
<td>gw_gao_inst_0/u_la0_top/address_counter_1_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_1_s/ADB[5]</td>
<td>tck_pad_i:[R]</td>
<td>tck_pad_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.620</td>
</tr>
<tr>
<td>3</td>
<td>0.503</td>
<td>gw_gao_inst_0/u_la0_top/address_counter_0_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_1_s/ADB[4]</td>
<td>tck_pad_i:[R]</td>
<td>tck_pad_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.621</td>
</tr>
<tr>
<td>4</td>
<td>0.524</td>
<td>gw_gao_inst_0/u_la0_top/bit_count_1_s1/Q</td>
<td>gw_gao_inst_0/u_la0_top/bit_count_1_s1/D</td>
<td>tck_pad_i:[R]</td>
<td>tck_pad_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.524</td>
</tr>
<tr>
<td>5</td>
<td>0.524</td>
<td>gw_gao_inst_0/u_la0_top/word_count_2_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/word_count_2_s0/D</td>
<td>tck_pad_i:[R]</td>
<td>tck_pad_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.524</td>
</tr>
<tr>
<td>6</td>
<td>0.524</td>
<td>gw_gao_inst_0/u_la0_top/word_count_11_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/word_count_11_s0/D</td>
<td>tck_pad_i:[R]</td>
<td>tck_pad_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.524</td>
</tr>
<tr>
<td>7</td>
<td>0.524</td>
<td>gw_gao_inst_0/u_la0_top/word_count_15_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/word_count_15_s0/D</td>
<td>tck_pad_i:[R]</td>
<td>tck_pad_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.524</td>
</tr>
<tr>
<td>8</td>
<td>0.524</td>
<td>SHIFT_Centre/cnt_6_s0/Q</td>
<td>SHIFT_Centre/cnt_6_s0/D</td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk:[R]</td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.524</td>
</tr>
<tr>
<td>9</td>
<td>0.524</td>
<td>SHIFT_Centre/cnt_12_s0/Q</td>
<td>SHIFT_Centre/cnt_12_s0/D</td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk:[R]</td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.524</td>
</tr>
<tr>
<td>10</td>
<td>0.524</td>
<td>SHIFT_Centre/cnt_24_s0/Q</td>
<td>SHIFT_Centre/cnt_24_s0/D</td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk:[R]</td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.524</td>
</tr>
<tr>
<td>11</td>
<td>0.524</td>
<td>Toggle_Pin/led_s1/Q</td>
<td>Toggle_Pin/led_s1/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.524</td>
</tr>
<tr>
<td>12</td>
<td>0.524</td>
<td>Toggle_Pin/counter_11_s0/Q</td>
<td>Toggle_Pin/counter_11_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.524</td>
</tr>
<tr>
<td>13</td>
<td>0.524</td>
<td>Toggle_Pin/counter_21_s0/Q</td>
<td>Toggle_Pin/counter_21_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.524</td>
</tr>
<tr>
<td>14</td>
<td>0.525</td>
<td>gw_gao_inst_0/u_la0_top/bit_count_0_s1/Q</td>
<td>gw_gao_inst_0/u_la0_top/bit_count_0_s1/D</td>
<td>tck_pad_i:[R]</td>
<td>tck_pad_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.525</td>
</tr>
<tr>
<td>15</td>
<td>0.525</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_7_s1/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_7_s1/D</td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk:[R]</td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.525</td>
</tr>
<tr>
<td>16</td>
<td>0.525</td>
<td>SHIFT_Centre/cnt_10_s0/Q</td>
<td>SHIFT_Centre/cnt_10_s0/D</td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk:[R]</td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.525</td>
</tr>
<tr>
<td>17</td>
<td>0.525</td>
<td>SHIFT_Centre/cnt_13_s0/Q</td>
<td>SHIFT_Centre/cnt_13_s0/D</td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk:[R]</td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.525</td>
</tr>
<tr>
<td>18</td>
<td>0.525</td>
<td>SHIFT_Centre/cnt_17_s0/Q</td>
<td>SHIFT_Centre/cnt_17_s0/D</td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk:[R]</td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.525</td>
</tr>
<tr>
<td>19</td>
<td>0.525</td>
<td>SHIFT_Centre/cnt_21_s0/Q</td>
<td>SHIFT_Centre/cnt_21_s0/D</td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk:[R]</td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.525</td>
</tr>
<tr>
<td>20</td>
<td>0.525</td>
<td>SHIFT_Centre/cnt_25_s0/Q</td>
<td>SHIFT_Centre/cnt_25_s0/D</td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk:[R]</td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.525</td>
</tr>
<tr>
<td>21</td>
<td>0.525</td>
<td>SHIFT_Centre/cnt_29_s0/Q</td>
<td>SHIFT_Centre/cnt_29_s0/D</td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk:[R]</td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.525</td>
</tr>
<tr>
<td>22</td>
<td>0.525</td>
<td>SHIFT_Centre/cnt_30_s0/Q</td>
<td>SHIFT_Centre/cnt_30_s0/D</td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk:[R]</td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.525</td>
</tr>
<tr>
<td>23</td>
<td>0.525</td>
<td>Toggle_Pin/counter_2_s0/Q</td>
<td>Toggle_Pin/counter_2_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.525</td>
</tr>
<tr>
<td>24</td>
<td>0.525</td>
<td>Toggle_Pin/counter_4_s0/Q</td>
<td>Toggle_Pin/counter_4_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.525</td>
</tr>
<tr>
<td>25</td>
<td>0.525</td>
<td>Toggle_Pin/counter_6_s0/Q</td>
<td>Toggle_Pin/counter_6_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.525</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>1.758</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s1/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/match_sep_s0/CLEAR</td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk:[F]</td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk:[R]</td>
<td>3.249</td>
<td>0.011</td>
<td>1.447</td>
</tr>
<tr>
<td>2</td>
<td>1.758</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s1/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/match_bitwise_pre_reg_0_s0/CLEAR</td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk:[F]</td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk:[R]</td>
<td>3.249</td>
<td>0.011</td>
<td>1.447</td>
</tr>
<tr>
<td>3</td>
<td>1.758</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s1/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/match_bitwise_pre_reg_1_s0/CLEAR</td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk:[F]</td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk:[R]</td>
<td>3.249</td>
<td>0.011</td>
<td>1.447</td>
</tr>
<tr>
<td>4</td>
<td>1.758</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s1/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/match_bitwise_pre_reg_2_s0/CLEAR</td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk:[F]</td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk:[R]</td>
<td>3.249</td>
<td>0.011</td>
<td>1.447</td>
</tr>
<tr>
<td>5</td>
<td>1.758</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s1/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/match_bitwise_pre_reg_3_s0/CLEAR</td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk:[F]</td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk:[R]</td>
<td>3.249</td>
<td>0.011</td>
<td>1.447</td>
</tr>
<tr>
<td>6</td>
<td>1.758</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s1/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_dly_in_3_s0/CLEAR</td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk:[F]</td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk:[R]</td>
<td>3.249</td>
<td>0.011</td>
<td>1.447</td>
</tr>
<tr>
<td>7</td>
<td>2.110</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s1/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_dly_in_1_s0/CLEAR</td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk:[F]</td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk:[R]</td>
<td>3.249</td>
<td>0.011</td>
<td>1.096</td>
</tr>
<tr>
<td>8</td>
<td>2.110</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s1/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_dly_in_2_s0/CLEAR</td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk:[F]</td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk:[R]</td>
<td>3.249</td>
<td>0.011</td>
<td>1.096</td>
</tr>
<tr>
<td>9</td>
<td>2.110</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s1/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_3_s1/PRESET</td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk:[F]</td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk:[R]</td>
<td>3.249</td>
<td>0.011</td>
<td>1.096</td>
</tr>
<tr>
<td>10</td>
<td>2.110</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s1/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_loop_s1/CLEAR</td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk:[F]</td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk:[R]</td>
<td>3.249</td>
<td>0.011</td>
<td>1.096</td>
</tr>
<tr>
<td>11</td>
<td>2.110</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s1/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_1_s1/CLEAR</td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk:[F]</td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk:[R]</td>
<td>3.249</td>
<td>0.011</td>
<td>1.096</td>
</tr>
<tr>
<td>12</td>
<td>2.110</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s1/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_2_s1/CLEAR</td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk:[F]</td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk:[R]</td>
<td>3.249</td>
<td>0.011</td>
<td>1.096</td>
</tr>
<tr>
<td>13</td>
<td>2.110</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s1/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_4_s1/CLEAR</td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk:[F]</td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk:[R]</td>
<td>3.249</td>
<td>0.011</td>
<td>1.096</td>
</tr>
<tr>
<td>14</td>
<td>2.110</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s1/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_5_s1/CLEAR</td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk:[F]</td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk:[R]</td>
<td>3.249</td>
<td>0.011</td>
<td>1.096</td>
</tr>
<tr>
<td>15</td>
<td>2.110</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s1/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_6_s1/CLEAR</td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk:[F]</td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk:[R]</td>
<td>3.249</td>
<td>0.011</td>
<td>1.096</td>
</tr>
<tr>
<td>16</td>
<td>2.110</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s1/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_7_s1/CLEAR</td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk:[F]</td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk:[R]</td>
<td>3.249</td>
<td>0.011</td>
<td>1.096</td>
</tr>
<tr>
<td>17</td>
<td>2.110</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s1/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_0_s1/CLEAR</td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk:[F]</td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk:[R]</td>
<td>3.249</td>
<td>0.011</td>
<td>1.096</td>
</tr>
<tr>
<td>18</td>
<td>2.110</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s1/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_1_s1/CLEAR</td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk:[F]</td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk:[R]</td>
<td>3.249</td>
<td>0.011</td>
<td>1.096</td>
</tr>
<tr>
<td>19</td>
<td>2.110</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s1/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_2_s1/CLEAR</td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk:[F]</td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk:[R]</td>
<td>3.249</td>
<td>0.011</td>
<td>1.096</td>
</tr>
<tr>
<td>20</td>
<td>2.110</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s1/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_4_s1/CLEAR</td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk:[F]</td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk:[R]</td>
<td>3.249</td>
<td>0.011</td>
<td>1.096</td>
</tr>
<tr>
<td>21</td>
<td>2.110</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s1/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_5_s1/CLEAR</td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk:[F]</td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk:[R]</td>
<td>3.249</td>
<td>0.011</td>
<td>1.096</td>
</tr>
<tr>
<td>22</td>
<td>2.110</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s1/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_6_s1/CLEAR</td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk:[F]</td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk:[R]</td>
<td>3.249</td>
<td>0.011</td>
<td>1.096</td>
</tr>
<tr>
<td>23</td>
<td>2.110</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s1/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_wr_s1/CLEAR</td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk:[F]</td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk:[R]</td>
<td>3.249</td>
<td>0.011</td>
<td>1.096</td>
</tr>
<tr>
<td>24</td>
<td>2.110</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s1/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_zero_s0/CLEAR</td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk:[F]</td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk:[R]</td>
<td>3.249</td>
<td>0.011</td>
<td>1.096</td>
</tr>
<tr>
<td>25</td>
<td>2.110</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s1/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_zero_flag_s0/CLEAR</td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk:[F]</td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk:[R]</td>
<td>3.249</td>
<td>0.011</td>
<td>1.096</td>
</tr>
</table>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>3.955</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s1/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_dly_in_0_s0/CLEAR</td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk:[F]</td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk:[R]</td>
<td>-3.249</td>
<td>0.006</td>
<td>0.711</td>
</tr>
<tr>
<td>2</td>
<td>3.955</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s1/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_8_s1/CLEAR</td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk:[F]</td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk:[R]</td>
<td>-3.249</td>
<td>0.006</td>
<td>0.711</td>
</tr>
<tr>
<td>3</td>
<td>3.955</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s1/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_9_s1/CLEAR</td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk:[F]</td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk:[R]</td>
<td>-3.249</td>
<td>0.006</td>
<td>0.711</td>
</tr>
<tr>
<td>4</td>
<td>3.955</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s1/Q</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_0_s3/CLEAR</td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk:[F]</td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk:[R]</td>
<td>-3.249</td>
<td>0.006</td>
<td>0.711</td>
</tr>
<tr>
<td>5</td>
<td>3.955</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s1/Q</td>
<td>gw_gao_inst_0/u_la0_top/trigger_seq_start_s1/CLEAR</td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk:[F]</td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk:[R]</td>
<td>-3.249</td>
<td>0.006</td>
<td>0.711</td>
</tr>
<tr>
<td>6</td>
<td>3.955</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s1/Q</td>
<td>gw_gao_inst_0/u_la0_top/triger_s0/CLEAR</td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk:[F]</td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk:[R]</td>
<td>-3.249</td>
<td>0.006</td>
<td>0.711</td>
</tr>
<tr>
<td>7</td>
<td>3.959</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s1/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_0_s3/CLEAR</td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk:[F]</td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk:[R]</td>
<td>-3.249</td>
<td>0.006</td>
<td>0.716</td>
</tr>
<tr>
<td>8</td>
<td>3.959</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s1/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_3_s1/CLEAR</td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk:[F]</td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk:[R]</td>
<td>-3.249</td>
<td>0.006</td>
<td>0.716</td>
</tr>
<tr>
<td>9</td>
<td>3.959</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s1/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_7_s1/CLEAR</td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk:[F]</td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk:[R]</td>
<td>-3.249</td>
<td>0.006</td>
<td>0.716</td>
</tr>
<tr>
<td>10</td>
<td>3.959</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s1/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_8_s1/CLEAR</td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk:[F]</td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk:[R]</td>
<td>-3.249</td>
<td>0.006</td>
<td>0.716</td>
</tr>
<tr>
<td>11</td>
<td>3.959</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s1/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_9_s1/CLEAR</td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk:[F]</td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk:[R]</td>
<td>-3.249</td>
<td>0.006</td>
<td>0.716</td>
</tr>
<tr>
<td>12</td>
<td>3.959</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s1/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_addr_inc_en_s1/CLEAR</td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk:[F]</td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk:[R]</td>
<td>-3.249</td>
<td>0.006</td>
<td>0.716</td>
</tr>
<tr>
<td>13</td>
<td>3.959</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s1/Q</td>
<td>gw_gao_inst_0/u_la0_top/capture_end_dly_s0/PRESET</td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk:[F]</td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk:[R]</td>
<td>-3.249</td>
<td>0.006</td>
<td>0.716</td>
</tr>
<tr>
<td>14</td>
<td>3.959</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s1/Q</td>
<td>gw_gao_inst_0/u_la0_top/start_reg_s0/CLEAR</td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk:[F]</td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk:[R]</td>
<td>-3.249</td>
<td>0.006</td>
<td>0.716</td>
</tr>
<tr>
<td>15</td>
<td>3.959</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s1/Q</td>
<td>gw_gao_inst_0/u_la0_top/internal_reg_start_syn_0_s0/CLEAR</td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk:[F]</td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk:[R]</td>
<td>-3.249</td>
<td>0.006</td>
<td>0.716</td>
</tr>
<tr>
<td>16</td>
<td>3.959</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s1/Q</td>
<td>gw_gao_inst_0/u_la0_top/internal_reg_start_syn_1_s0/CLEAR</td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk:[F]</td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk:[R]</td>
<td>-3.249</td>
<td>0.006</td>
<td>0.716</td>
</tr>
<tr>
<td>17</td>
<td>3.959</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s1/Q</td>
<td>gw_gao_inst_0/u_la0_top/internal_reg_force_triger_syn_0_s0/CLEAR</td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk:[F]</td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk:[R]</td>
<td>-3.249</td>
<td>0.006</td>
<td>0.716</td>
</tr>
<tr>
<td>18</td>
<td>3.964</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s1/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_dly_in_1_s0/CLEAR</td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk:[F]</td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk:[R]</td>
<td>-3.249</td>
<td>0.006</td>
<td>0.720</td>
</tr>
<tr>
<td>19</td>
<td>3.964</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s1/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_dly_in_2_s0/CLEAR</td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk:[F]</td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk:[R]</td>
<td>-3.249</td>
<td>0.006</td>
<td>0.720</td>
</tr>
<tr>
<td>20</td>
<td>3.964</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s1/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_3_s1/PRESET</td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk:[F]</td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk:[R]</td>
<td>-3.249</td>
<td>0.006</td>
<td>0.720</td>
</tr>
<tr>
<td>21</td>
<td>3.964</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s1/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_loop_s1/CLEAR</td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk:[F]</td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk:[R]</td>
<td>-3.249</td>
<td>0.006</td>
<td>0.720</td>
</tr>
<tr>
<td>22</td>
<td>3.964</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s1/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_1_s1/CLEAR</td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk:[F]</td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk:[R]</td>
<td>-3.249</td>
<td>0.006</td>
<td>0.720</td>
</tr>
<tr>
<td>23</td>
<td>3.964</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s1/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_2_s1/CLEAR</td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk:[F]</td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk:[R]</td>
<td>-3.249</td>
<td>0.006</td>
<td>0.720</td>
</tr>
<tr>
<td>24</td>
<td>3.964</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s1/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_4_s1/CLEAR</td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk:[F]</td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk:[R]</td>
<td>-3.249</td>
<td>0.006</td>
<td>0.720</td>
</tr>
<tr>
<td>25</td>
<td>3.964</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s1/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_5_s1/CLEAR</td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk:[F]</td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk:[R]</td>
<td>-3.249</td>
<td>0.006</td>
<td>0.720</td>
</tr>
</table>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>-0.334</td>
<td>0.592</td>
<td>0.926</td>
<td>Low Pulse Width</td>
<td>pll/CLKOUT.default_gen_clk</td>
<td>ROM_T/rom_inst_0</td>
</tr>
<tr>
<td>2</td>
<td>-0.312</td>
<td>0.614</td>
<td>0.926</td>
<td>High Pulse Width</td>
<td>pll/CLKOUT.default_gen_clk</td>
<td>ROM_T/rom_inst_0</td>
</tr>
<tr>
<td>3</td>
<td>2.268</td>
<td>3.194</td>
<td>0.926</td>
<td>Low Pulse Width</td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk</td>
<td>cnt_h_9_s0</td>
</tr>
<tr>
<td>4</td>
<td>2.268</td>
<td>3.194</td>
<td>0.926</td>
<td>Low Pulse Width</td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk</td>
<td>cnt_h_5_s0</td>
</tr>
<tr>
<td>5</td>
<td>2.268</td>
<td>3.194</td>
<td>0.926</td>
<td>Low Pulse Width</td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk</td>
<td>cnt_v_9_s0</td>
</tr>
<tr>
<td>6</td>
<td>2.268</td>
<td>3.194</td>
<td>0.926</td>
<td>Low Pulse Width</td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk</td>
<td>rgb_g_6_s0</td>
</tr>
<tr>
<td>7</td>
<td>2.268</td>
<td>3.194</td>
<td>0.926</td>
<td>Low Pulse Width</td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk</td>
<td>dvi_tx/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_7_s0</td>
</tr>
<tr>
<td>8</td>
<td>2.268</td>
<td>3.194</td>
<td>0.926</td>
<td>Low Pulse Width</td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk</td>
<td>SHIFT_Centre/cnt_10_s0</td>
</tr>
<tr>
<td>9</td>
<td>2.268</td>
<td>3.194</td>
<td>0.926</td>
<td>Low Pulse Width</td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_21_s0</td>
</tr>
<tr>
<td>10</td>
<td>2.268</td>
<td>3.194</td>
<td>0.926</td>
<td>Low Pulse Width</td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_23_s0</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-31.860</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>38.485</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.625</td>
</tr>
<tr>
<td class="label">From</td>
<td>cnt_h_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>rgb_r_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.245</td>
<td>0.245</td>
<td>tCL</td>
<td>RR</td>
<td>313</td>
<td>RIGHTSIDE[1]</td>
<td>clk_pixel_gen/CLKOUT</td>
</tr>
<tr>
<td>0.424</td>
<td>0.179</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C31[1][B]</td>
<td>cnt_h_5_s0/CLK</td>
</tr>
<tr>
<td>0.764</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>24</td>
<td>R14C31[1][B]</td>
<td style=" font-weight:bold;">cnt_h_5_s0/Q</td>
</tr>
<tr>
<td>2.354</td>
<td>1.590</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C24[2][B]</td>
<td>n78_s2/I0</td>
</tr>
<tr>
<td>2.818</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R7C24[2][B]</td>
<td style=" background: #97FFFF;">n78_s2/F</td>
</tr>
<tr>
<td>3.801</td>
<td>0.983</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C27[0][B]</td>
<td>n78_s0/I1</td>
</tr>
<tr>
<td>4.264</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>36</td>
<td>R9C27[0][B]</td>
<td style=" background: #97FFFF;">n78_s0/F</td>
</tr>
<tr>
<td>5.161</td>
<td>0.897</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C23[3][B]</td>
<td>cnt_h_next_4_s2/I0</td>
</tr>
<tr>
<td>5.771</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>25</td>
<td>R11C23[3][B]</td>
<td style=" background: #97FFFF;">cnt_h_next_4_s2/F</td>
</tr>
<tr>
<td>6.787</td>
<td>1.017</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C21[1][B]</td>
<td>VGA_PRINT/mult_8983_DOUT_2_s/I0</td>
</tr>
<tr>
<td>7.308</td>
<td>0.521</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C21[1][B]</td>
<td style=" background: #97FFFF;">VGA_PRINT/mult_8983_DOUT_2_s/SUM</td>
</tr>
<tr>
<td>7.671</td>
<td>0.363</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C21[1][A]</td>
<td>VGA_PRINT/mult_8984_DOUT_1_s/I0</td>
</tr>
<tr>
<td>8.445</td>
<td>0.774</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C21[1][A]</td>
<td style=" background: #97FFFF;">VGA_PRINT/mult_8984_DOUT_1_s/COUT</td>
</tr>
<tr>
<td>8.445</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C21[1][B]</td>
<td>VGA_PRINT/mult_8984_DOUT_2_s/CIN</td>
</tr>
<tr>
<td>8.863</td>
<td>0.417</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C21[1][B]</td>
<td style=" background: #97FFFF;">VGA_PRINT/mult_8984_DOUT_2_s/SUM</td>
</tr>
<tr>
<td>10.063</td>
<td>1.200</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C20[0][B]</td>
<td>VGA_PRINT/mult_8985_DOUT_1_s/I0</td>
</tr>
<tr>
<td>10.837</td>
<td>0.774</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C20[0][B]</td>
<td style=" background: #97FFFF;">VGA_PRINT/mult_8985_DOUT_1_s/COUT</td>
</tr>
<tr>
<td>10.837</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C20[1][A]</td>
<td>VGA_PRINT/mult_8985_DOUT_2_s/CIN</td>
</tr>
<tr>
<td>11.254</td>
<td>0.417</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C20[1][A]</td>
<td style=" background: #97FFFF;">VGA_PRINT/mult_8985_DOUT_2_s/SUM</td>
</tr>
<tr>
<td>11.977</td>
<td>0.722</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C20[1][A]</td>
<td>VGA_PRINT/mult_8986_DOUT_1_s/I0</td>
</tr>
<tr>
<td>12.516</td>
<td>0.539</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C20[1][A]</td>
<td style=" background: #97FFFF;">VGA_PRINT/mult_8986_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>13.099</td>
<td>0.583</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R8C21[0][A]</td>
<td>VGA_PRINT/n3397_s/I0</td>
</tr>
<tr>
<td>13.873</td>
<td>0.774</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C21[0][A]</td>
<td style=" background: #97FFFF;">VGA_PRINT/n3397_s/COUT</td>
</tr>
<tr>
<td>13.873</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C21[0][B]</td>
<td>VGA_PRINT/mult_8987_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>14.290</td>
<td>0.417</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C21[0][B]</td>
<td style=" background: #97FFFF;">VGA_PRINT/mult_8987_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>15.012</td>
<td>0.722</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C20[0][B]</td>
<td>VGA_PRINT/n3396_s/I0</td>
</tr>
<tr>
<td>15.787</td>
<td>0.774</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C20[0][B]</td>
<td style=" background: #97FFFF;">VGA_PRINT/n3396_s/COUT</td>
</tr>
<tr>
<td>15.787</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C20[1][A]</td>
<td>VGA_PRINT/mult_8988_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>16.204</td>
<td>0.417</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C20[1][A]</td>
<td style=" background: #97FFFF;">VGA_PRINT/mult_8988_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>16.800</td>
<td>0.596</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C21[0][A]</td>
<td>VGA_PRINT/n3395_s/I0</td>
</tr>
<tr>
<td>17.574</td>
<td>0.774</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C21[0][A]</td>
<td style=" background: #97FFFF;">VGA_PRINT/n3395_s/COUT</td>
</tr>
<tr>
<td>17.574</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C21[0][B]</td>
<td>VGA_PRINT/mult_8989_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>17.992</td>
<td>0.417</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C21[0][B]</td>
<td style=" background: #97FFFF;">VGA_PRINT/mult_8989_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>18.714</td>
<td>0.722</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C22[0][B]</td>
<td>VGA_PRINT/n3394_s/I0</td>
</tr>
<tr>
<td>19.488</td>
<td>0.774</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C22[0][B]</td>
<td style=" background: #97FFFF;">VGA_PRINT/n3394_s/COUT</td>
</tr>
<tr>
<td>19.488</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C22[1][A]</td>
<td>VGA_PRINT/mult_89810_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>19.905</td>
<td>0.417</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C22[1][A]</td>
<td style=" background: #97FFFF;">VGA_PRINT/mult_89810_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>20.501</td>
<td>0.596</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C21[0][A]</td>
<td>VGA_PRINT/n3393_s/I0</td>
</tr>
<tr>
<td>21.276</td>
<td>0.774</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C21[0][A]</td>
<td style=" background: #97FFFF;">VGA_PRINT/n3393_s/COUT</td>
</tr>
<tr>
<td>21.276</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C21[0][B]</td>
<td>VGA_PRINT/mult_89811_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>21.693</td>
<td>0.417</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C21[0][B]</td>
<td style=" background: #97FFFF;">VGA_PRINT/mult_89811_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>22.415</td>
<td>0.722</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C20[0][B]</td>
<td>VGA_PRINT/n3392_s/I0</td>
</tr>
<tr>
<td>23.189</td>
<td>0.774</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C20[0][B]</td>
<td style=" background: #97FFFF;">VGA_PRINT/n3392_s/COUT</td>
</tr>
<tr>
<td>23.189</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C20[1][A]</td>
<td>VGA_PRINT/mult_89812_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>23.607</td>
<td>0.417</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C20[1][A]</td>
<td style=" background: #97FFFF;">VGA_PRINT/mult_89812_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>24.215</td>
<td>0.608</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C20[0][A]</td>
<td>VGA_PRINT/n3391_s/I0</td>
</tr>
<tr>
<td>24.989</td>
<td>0.774</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C20[0][A]</td>
<td style=" background: #97FFFF;">VGA_PRINT/n3391_s/COUT</td>
</tr>
<tr>
<td>24.989</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C20[0][B]</td>
<td>VGA_PRINT/mult_89813_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>25.406</td>
<td>0.417</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C20[0][B]</td>
<td style=" background: #97FFFF;">VGA_PRINT/mult_89813_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>26.609</td>
<td>1.203</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C21[0][B]</td>
<td>VGA_PRINT/n3390_s/I0</td>
</tr>
<tr>
<td>27.384</td>
<td>0.774</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C21[0][B]</td>
<td style=" background: #97FFFF;">VGA_PRINT/n3390_s/COUT</td>
</tr>
<tr>
<td>27.384</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C21[1][A]</td>
<td>VGA_PRINT/mult_89814_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>27.426</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C21[1][A]</td>
<td style=" background: #97FFFF;">VGA_PRINT/mult_89814_DOUT_1_s/COUT</td>
</tr>
<tr>
<td>28.452</td>
<td>1.025</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C21[3][A]</td>
<td>rgb_next_23_s493/I2</td>
</tr>
<tr>
<td>28.915</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C21[3][A]</td>
<td style=" background: #97FFFF;">rgb_next_23_s493/F</td>
</tr>
<tr>
<td>28.919</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C21[3][B]</td>
<td>rgb_next_23_s386/I3</td>
</tr>
<tr>
<td>29.529</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C21[3][B]</td>
<td style=" background: #97FFFF;">rgb_next_23_s386/F</td>
</tr>
<tr>
<td>30.137</td>
<td>0.608</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C21[2][A]</td>
<td>rgb_next_23_s295/I0</td>
</tr>
<tr>
<td>30.601</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C21[2][A]</td>
<td style=" background: #97FFFF;">rgb_next_23_s295/F</td>
</tr>
<tr>
<td>31.682</td>
<td>1.081</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C26[1][B]</td>
<td>rgb_next_23_s168/I3</td>
</tr>
<tr>
<td>32.146</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C26[1][B]</td>
<td style=" background: #97FFFF;">rgb_next_23_s168/F</td>
</tr>
<tr>
<td>32.150</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C26[2][B]</td>
<td>rgb_next_23_s71/I3</td>
</tr>
<tr>
<td>32.964</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C26[2][B]</td>
<td style=" background: #97FFFF;">rgb_next_23_s71/F</td>
</tr>
<tr>
<td>32.968</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C26[0][B]</td>
<td>rgb_next_23_s36/I3</td>
</tr>
<tr>
<td>33.729</td>
<td>0.760</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R7C26[0][B]</td>
<td style=" background: #97FFFF;">rgb_next_23_s36/F</td>
</tr>
<tr>
<td>34.039</td>
<td>0.310</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C26[0][A]</td>
<td>rgb_next_23_s26/I3</td>
</tr>
<tr>
<td>34.648</td>
<td>0.609</td>
<td>tINS</td>
<td>RF</td>
<td>30</td>
<td>R8C26[0][A]</td>
<td style=" background: #97FFFF;">rgb_next_23_s26/F</td>
</tr>
<tr>
<td>36.117</td>
<td>1.469</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C21[2][A]</td>
<td>rgb_next_20_s22/I1</td>
</tr>
<tr>
<td>36.581</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R11C21[2][A]</td>
<td style=" background: #97FFFF;">rgb_next_20_s22/F</td>
</tr>
<tr>
<td>38.485</td>
<td>1.904</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C18[2][B]</td>
<td style=" font-weight:bold;">rgb_r_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>6.498</td>
<td>6.498</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.498</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>6.742</td>
<td>0.245</td>
<td>tCL</td>
<td>RR</td>
<td>313</td>
<td>RIGHTSIDE[1]</td>
<td>clk_pixel_gen/CLKOUT</td>
</tr>
<tr>
<td>6.922</td>
<td>0.179</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C18[2][B]</td>
<td>rgb_r_6_s0/CLK</td>
</tr>
<tr>
<td>6.625</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R6C18[2][B]</td>
<td>rgb_r_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>6.498</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>34</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.179, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 18.786, 49.357%; route: 18.936, 49.751%; tC2Q: 0.340, 0.892%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.179, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-31.745</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>38.370</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.625</td>
</tr>
<tr>
<td class="label">From</td>
<td>cnt_h_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>rgb_r_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.245</td>
<td>0.245</td>
<td>tCL</td>
<td>RR</td>
<td>313</td>
<td>RIGHTSIDE[1]</td>
<td>clk_pixel_gen/CLKOUT</td>
</tr>
<tr>
<td>0.424</td>
<td>0.179</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C31[1][B]</td>
<td>cnt_h_5_s0/CLK</td>
</tr>
<tr>
<td>0.764</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>24</td>
<td>R14C31[1][B]</td>
<td style=" font-weight:bold;">cnt_h_5_s0/Q</td>
</tr>
<tr>
<td>2.354</td>
<td>1.590</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C24[2][B]</td>
<td>n78_s2/I0</td>
</tr>
<tr>
<td>2.818</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R7C24[2][B]</td>
<td style=" background: #97FFFF;">n78_s2/F</td>
</tr>
<tr>
<td>3.801</td>
<td>0.983</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C27[0][B]</td>
<td>n78_s0/I1</td>
</tr>
<tr>
<td>4.264</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>36</td>
<td>R9C27[0][B]</td>
<td style=" background: #97FFFF;">n78_s0/F</td>
</tr>
<tr>
<td>5.161</td>
<td>0.897</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C23[3][B]</td>
<td>cnt_h_next_4_s2/I0</td>
</tr>
<tr>
<td>5.771</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>25</td>
<td>R11C23[3][B]</td>
<td style=" background: #97FFFF;">cnt_h_next_4_s2/F</td>
</tr>
<tr>
<td>6.787</td>
<td>1.017</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C21[1][B]</td>
<td>VGA_PRINT/mult_8983_DOUT_2_s/I0</td>
</tr>
<tr>
<td>7.308</td>
<td>0.521</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C21[1][B]</td>
<td style=" background: #97FFFF;">VGA_PRINT/mult_8983_DOUT_2_s/SUM</td>
</tr>
<tr>
<td>7.671</td>
<td>0.363</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C21[1][A]</td>
<td>VGA_PRINT/mult_8984_DOUT_1_s/I0</td>
</tr>
<tr>
<td>8.445</td>
<td>0.774</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C21[1][A]</td>
<td style=" background: #97FFFF;">VGA_PRINT/mult_8984_DOUT_1_s/COUT</td>
</tr>
<tr>
<td>8.445</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C21[1][B]</td>
<td>VGA_PRINT/mult_8984_DOUT_2_s/CIN</td>
</tr>
<tr>
<td>8.863</td>
<td>0.417</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C21[1][B]</td>
<td style=" background: #97FFFF;">VGA_PRINT/mult_8984_DOUT_2_s/SUM</td>
</tr>
<tr>
<td>10.063</td>
<td>1.200</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C20[0][B]</td>
<td>VGA_PRINT/mult_8985_DOUT_1_s/I0</td>
</tr>
<tr>
<td>10.837</td>
<td>0.774</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C20[0][B]</td>
<td style=" background: #97FFFF;">VGA_PRINT/mult_8985_DOUT_1_s/COUT</td>
</tr>
<tr>
<td>10.837</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C20[1][A]</td>
<td>VGA_PRINT/mult_8985_DOUT_2_s/CIN</td>
</tr>
<tr>
<td>11.254</td>
<td>0.417</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C20[1][A]</td>
<td style=" background: #97FFFF;">VGA_PRINT/mult_8985_DOUT_2_s/SUM</td>
</tr>
<tr>
<td>11.977</td>
<td>0.722</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C20[1][A]</td>
<td>VGA_PRINT/mult_8986_DOUT_1_s/I0</td>
</tr>
<tr>
<td>12.516</td>
<td>0.539</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C20[1][A]</td>
<td style=" background: #97FFFF;">VGA_PRINT/mult_8986_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>13.099</td>
<td>0.583</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R8C21[0][A]</td>
<td>VGA_PRINT/n3397_s/I0</td>
</tr>
<tr>
<td>13.873</td>
<td>0.774</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C21[0][A]</td>
<td style=" background: #97FFFF;">VGA_PRINT/n3397_s/COUT</td>
</tr>
<tr>
<td>13.873</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C21[0][B]</td>
<td>VGA_PRINT/mult_8987_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>14.290</td>
<td>0.417</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C21[0][B]</td>
<td style=" background: #97FFFF;">VGA_PRINT/mult_8987_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>15.012</td>
<td>0.722</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C20[0][B]</td>
<td>VGA_PRINT/n3396_s/I0</td>
</tr>
<tr>
<td>15.787</td>
<td>0.774</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C20[0][B]</td>
<td style=" background: #97FFFF;">VGA_PRINT/n3396_s/COUT</td>
</tr>
<tr>
<td>15.787</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C20[1][A]</td>
<td>VGA_PRINT/mult_8988_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>16.204</td>
<td>0.417</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C20[1][A]</td>
<td style=" background: #97FFFF;">VGA_PRINT/mult_8988_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>16.800</td>
<td>0.596</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C21[0][A]</td>
<td>VGA_PRINT/n3395_s/I0</td>
</tr>
<tr>
<td>17.574</td>
<td>0.774</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C21[0][A]</td>
<td style=" background: #97FFFF;">VGA_PRINT/n3395_s/COUT</td>
</tr>
<tr>
<td>17.574</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C21[0][B]</td>
<td>VGA_PRINT/mult_8989_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>17.992</td>
<td>0.417</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C21[0][B]</td>
<td style=" background: #97FFFF;">VGA_PRINT/mult_8989_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>18.714</td>
<td>0.722</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C22[0][B]</td>
<td>VGA_PRINT/n3394_s/I0</td>
</tr>
<tr>
<td>19.488</td>
<td>0.774</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C22[0][B]</td>
<td style=" background: #97FFFF;">VGA_PRINT/n3394_s/COUT</td>
</tr>
<tr>
<td>19.488</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C22[1][A]</td>
<td>VGA_PRINT/mult_89810_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>19.905</td>
<td>0.417</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C22[1][A]</td>
<td style=" background: #97FFFF;">VGA_PRINT/mult_89810_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>20.501</td>
<td>0.596</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C21[0][A]</td>
<td>VGA_PRINT/n3393_s/I0</td>
</tr>
<tr>
<td>21.276</td>
<td>0.774</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C21[0][A]</td>
<td style=" background: #97FFFF;">VGA_PRINT/n3393_s/COUT</td>
</tr>
<tr>
<td>21.276</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C21[0][B]</td>
<td>VGA_PRINT/mult_89811_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>21.693</td>
<td>0.417</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C21[0][B]</td>
<td style=" background: #97FFFF;">VGA_PRINT/mult_89811_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>22.415</td>
<td>0.722</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C20[0][B]</td>
<td>VGA_PRINT/n3392_s/I0</td>
</tr>
<tr>
<td>23.189</td>
<td>0.774</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C20[0][B]</td>
<td style=" background: #97FFFF;">VGA_PRINT/n3392_s/COUT</td>
</tr>
<tr>
<td>23.189</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C20[1][A]</td>
<td>VGA_PRINT/mult_89812_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>23.607</td>
<td>0.417</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C20[1][A]</td>
<td style=" background: #97FFFF;">VGA_PRINT/mult_89812_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>24.215</td>
<td>0.608</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C20[0][A]</td>
<td>VGA_PRINT/n3391_s/I0</td>
</tr>
<tr>
<td>24.989</td>
<td>0.774</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C20[0][A]</td>
<td style=" background: #97FFFF;">VGA_PRINT/n3391_s/COUT</td>
</tr>
<tr>
<td>24.989</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C20[0][B]</td>
<td>VGA_PRINT/mult_89813_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>25.406</td>
<td>0.417</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C20[0][B]</td>
<td style=" background: #97FFFF;">VGA_PRINT/mult_89813_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>26.609</td>
<td>1.203</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C21[0][B]</td>
<td>VGA_PRINT/n3390_s/I0</td>
</tr>
<tr>
<td>27.384</td>
<td>0.774</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C21[0][B]</td>
<td style=" background: #97FFFF;">VGA_PRINT/n3390_s/COUT</td>
</tr>
<tr>
<td>27.384</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C21[1][A]</td>
<td>VGA_PRINT/mult_89814_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>27.426</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C21[1][A]</td>
<td style=" background: #97FFFF;">VGA_PRINT/mult_89814_DOUT_1_s/COUT</td>
</tr>
<tr>
<td>28.452</td>
<td>1.025</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C21[3][A]</td>
<td>rgb_next_23_s493/I2</td>
</tr>
<tr>
<td>28.915</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C21[3][A]</td>
<td style=" background: #97FFFF;">rgb_next_23_s493/F</td>
</tr>
<tr>
<td>28.919</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C21[3][B]</td>
<td>rgb_next_23_s386/I3</td>
</tr>
<tr>
<td>29.529</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C21[3][B]</td>
<td style=" background: #97FFFF;">rgb_next_23_s386/F</td>
</tr>
<tr>
<td>30.137</td>
<td>0.608</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C21[2][A]</td>
<td>rgb_next_23_s295/I0</td>
</tr>
<tr>
<td>30.601</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C21[2][A]</td>
<td style=" background: #97FFFF;">rgb_next_23_s295/F</td>
</tr>
<tr>
<td>31.682</td>
<td>1.081</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C26[1][B]</td>
<td>rgb_next_23_s168/I3</td>
</tr>
<tr>
<td>32.146</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C26[1][B]</td>
<td style=" background: #97FFFF;">rgb_next_23_s168/F</td>
</tr>
<tr>
<td>32.150</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C26[2][B]</td>
<td>rgb_next_23_s71/I3</td>
</tr>
<tr>
<td>32.964</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C26[2][B]</td>
<td style=" background: #97FFFF;">rgb_next_23_s71/F</td>
</tr>
<tr>
<td>32.968</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C26[0][B]</td>
<td>rgb_next_23_s36/I3</td>
</tr>
<tr>
<td>33.729</td>
<td>0.760</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R7C26[0][B]</td>
<td style=" background: #97FFFF;">rgb_next_23_s36/F</td>
</tr>
<tr>
<td>34.039</td>
<td>0.310</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C26[0][A]</td>
<td>rgb_next_23_s26/I3</td>
</tr>
<tr>
<td>34.648</td>
<td>0.609</td>
<td>tINS</td>
<td>RF</td>
<td>30</td>
<td>R8C26[0][A]</td>
<td style=" background: #97FFFF;">rgb_next_23_s26/F</td>
</tr>
<tr>
<td>35.999</td>
<td>1.351</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C19[0][B]</td>
<td>rgb_next_21_s22/I1</td>
</tr>
<tr>
<td>36.813</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R12C19[0][B]</td>
<td style=" background: #97FFFF;">rgb_next_21_s22/F</td>
</tr>
<tr>
<td>38.370</td>
<td>1.557</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C19[2][A]</td>
<td style=" font-weight:bold;">rgb_r_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>6.498</td>
<td>6.498</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.498</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>6.742</td>
<td>0.245</td>
<td>tCL</td>
<td>RR</td>
<td>313</td>
<td>RIGHTSIDE[1]</td>
<td>clk_pixel_gen/CLKOUT</td>
</tr>
<tr>
<td>6.922</td>
<td>0.179</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C19[2][A]</td>
<td>rgb_r_5_s0/CLK</td>
</tr>
<tr>
<td>6.625</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R6C19[2][A]</td>
<td>rgb_r_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>6.498</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>34</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.179, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 19.136, 50.430%; route: 18.471, 48.675%; tC2Q: 0.340, 0.895%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.179, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-31.734</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>38.359</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.625</td>
</tr>
<tr>
<td class="label">From</td>
<td>cnt_h_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>rgb_b_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.245</td>
<td>0.245</td>
<td>tCL</td>
<td>RR</td>
<td>313</td>
<td>RIGHTSIDE[1]</td>
<td>clk_pixel_gen/CLKOUT</td>
</tr>
<tr>
<td>0.424</td>
<td>0.179</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C31[1][B]</td>
<td>cnt_h_5_s0/CLK</td>
</tr>
<tr>
<td>0.764</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>24</td>
<td>R14C31[1][B]</td>
<td style=" font-weight:bold;">cnt_h_5_s0/Q</td>
</tr>
<tr>
<td>2.354</td>
<td>1.590</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C24[2][B]</td>
<td>n78_s2/I0</td>
</tr>
<tr>
<td>2.818</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R7C24[2][B]</td>
<td style=" background: #97FFFF;">n78_s2/F</td>
</tr>
<tr>
<td>3.801</td>
<td>0.983</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C27[0][B]</td>
<td>n78_s0/I1</td>
</tr>
<tr>
<td>4.264</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>36</td>
<td>R9C27[0][B]</td>
<td style=" background: #97FFFF;">n78_s0/F</td>
</tr>
<tr>
<td>5.161</td>
<td>0.897</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C23[3][B]</td>
<td>cnt_h_next_4_s2/I0</td>
</tr>
<tr>
<td>5.771</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>25</td>
<td>R11C23[3][B]</td>
<td style=" background: #97FFFF;">cnt_h_next_4_s2/F</td>
</tr>
<tr>
<td>6.787</td>
<td>1.017</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C21[1][B]</td>
<td>VGA_PRINT/mult_8983_DOUT_2_s/I0</td>
</tr>
<tr>
<td>7.308</td>
<td>0.521</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C21[1][B]</td>
<td style=" background: #97FFFF;">VGA_PRINT/mult_8983_DOUT_2_s/SUM</td>
</tr>
<tr>
<td>7.671</td>
<td>0.363</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C21[1][A]</td>
<td>VGA_PRINT/mult_8984_DOUT_1_s/I0</td>
</tr>
<tr>
<td>8.445</td>
<td>0.774</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C21[1][A]</td>
<td style=" background: #97FFFF;">VGA_PRINT/mult_8984_DOUT_1_s/COUT</td>
</tr>
<tr>
<td>8.445</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C21[1][B]</td>
<td>VGA_PRINT/mult_8984_DOUT_2_s/CIN</td>
</tr>
<tr>
<td>8.863</td>
<td>0.417</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C21[1][B]</td>
<td style=" background: #97FFFF;">VGA_PRINT/mult_8984_DOUT_2_s/SUM</td>
</tr>
<tr>
<td>10.063</td>
<td>1.200</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C20[0][B]</td>
<td>VGA_PRINT/mult_8985_DOUT_1_s/I0</td>
</tr>
<tr>
<td>10.837</td>
<td>0.774</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C20[0][B]</td>
<td style=" background: #97FFFF;">VGA_PRINT/mult_8985_DOUT_1_s/COUT</td>
</tr>
<tr>
<td>10.837</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C20[1][A]</td>
<td>VGA_PRINT/mult_8985_DOUT_2_s/CIN</td>
</tr>
<tr>
<td>11.254</td>
<td>0.417</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C20[1][A]</td>
<td style=" background: #97FFFF;">VGA_PRINT/mult_8985_DOUT_2_s/SUM</td>
</tr>
<tr>
<td>11.977</td>
<td>0.722</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C20[1][A]</td>
<td>VGA_PRINT/mult_8986_DOUT_1_s/I0</td>
</tr>
<tr>
<td>12.516</td>
<td>0.539</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C20[1][A]</td>
<td style=" background: #97FFFF;">VGA_PRINT/mult_8986_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>13.099</td>
<td>0.583</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R8C21[0][A]</td>
<td>VGA_PRINT/n3397_s/I0</td>
</tr>
<tr>
<td>13.873</td>
<td>0.774</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C21[0][A]</td>
<td style=" background: #97FFFF;">VGA_PRINT/n3397_s/COUT</td>
</tr>
<tr>
<td>13.873</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C21[0][B]</td>
<td>VGA_PRINT/mult_8987_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>14.290</td>
<td>0.417</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C21[0][B]</td>
<td style=" background: #97FFFF;">VGA_PRINT/mult_8987_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>15.012</td>
<td>0.722</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C20[0][B]</td>
<td>VGA_PRINT/n3396_s/I0</td>
</tr>
<tr>
<td>15.787</td>
<td>0.774</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C20[0][B]</td>
<td style=" background: #97FFFF;">VGA_PRINT/n3396_s/COUT</td>
</tr>
<tr>
<td>15.787</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C20[1][A]</td>
<td>VGA_PRINT/mult_8988_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>16.204</td>
<td>0.417</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C20[1][A]</td>
<td style=" background: #97FFFF;">VGA_PRINT/mult_8988_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>16.800</td>
<td>0.596</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C21[0][A]</td>
<td>VGA_PRINT/n3395_s/I0</td>
</tr>
<tr>
<td>17.574</td>
<td>0.774</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C21[0][A]</td>
<td style=" background: #97FFFF;">VGA_PRINT/n3395_s/COUT</td>
</tr>
<tr>
<td>17.574</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C21[0][B]</td>
<td>VGA_PRINT/mult_8989_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>17.992</td>
<td>0.417</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C21[0][B]</td>
<td style=" background: #97FFFF;">VGA_PRINT/mult_8989_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>18.714</td>
<td>0.722</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C22[0][B]</td>
<td>VGA_PRINT/n3394_s/I0</td>
</tr>
<tr>
<td>19.488</td>
<td>0.774</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C22[0][B]</td>
<td style=" background: #97FFFF;">VGA_PRINT/n3394_s/COUT</td>
</tr>
<tr>
<td>19.488</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C22[1][A]</td>
<td>VGA_PRINT/mult_89810_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>19.905</td>
<td>0.417</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C22[1][A]</td>
<td style=" background: #97FFFF;">VGA_PRINT/mult_89810_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>20.501</td>
<td>0.596</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C21[0][A]</td>
<td>VGA_PRINT/n3393_s/I0</td>
</tr>
<tr>
<td>21.276</td>
<td>0.774</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C21[0][A]</td>
<td style=" background: #97FFFF;">VGA_PRINT/n3393_s/COUT</td>
</tr>
<tr>
<td>21.276</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C21[0][B]</td>
<td>VGA_PRINT/mult_89811_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>21.693</td>
<td>0.417</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C21[0][B]</td>
<td style=" background: #97FFFF;">VGA_PRINT/mult_89811_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>22.415</td>
<td>0.722</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C20[0][B]</td>
<td>VGA_PRINT/n3392_s/I0</td>
</tr>
<tr>
<td>23.189</td>
<td>0.774</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C20[0][B]</td>
<td style=" background: #97FFFF;">VGA_PRINT/n3392_s/COUT</td>
</tr>
<tr>
<td>23.189</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C20[1][A]</td>
<td>VGA_PRINT/mult_89812_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>23.607</td>
<td>0.417</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C20[1][A]</td>
<td style=" background: #97FFFF;">VGA_PRINT/mult_89812_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>24.215</td>
<td>0.608</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C20[0][A]</td>
<td>VGA_PRINT/n3391_s/I0</td>
</tr>
<tr>
<td>24.989</td>
<td>0.774</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C20[0][A]</td>
<td style=" background: #97FFFF;">VGA_PRINT/n3391_s/COUT</td>
</tr>
<tr>
<td>24.989</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C20[0][B]</td>
<td>VGA_PRINT/mult_89813_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>25.406</td>
<td>0.417</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C20[0][B]</td>
<td style=" background: #97FFFF;">VGA_PRINT/mult_89813_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>26.609</td>
<td>1.203</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C21[0][B]</td>
<td>VGA_PRINT/n3390_s/I0</td>
</tr>
<tr>
<td>27.384</td>
<td>0.774</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C21[0][B]</td>
<td style=" background: #97FFFF;">VGA_PRINT/n3390_s/COUT</td>
</tr>
<tr>
<td>27.384</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C21[1][A]</td>
<td>VGA_PRINT/mult_89814_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>27.426</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C21[1][A]</td>
<td style=" background: #97FFFF;">VGA_PRINT/mult_89814_DOUT_1_s/COUT</td>
</tr>
<tr>
<td>28.452</td>
<td>1.025</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C21[3][A]</td>
<td>rgb_next_23_s493/I2</td>
</tr>
<tr>
<td>28.915</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C21[3][A]</td>
<td style=" background: #97FFFF;">rgb_next_23_s493/F</td>
</tr>
<tr>
<td>28.919</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C21[3][B]</td>
<td>rgb_next_23_s386/I3</td>
</tr>
<tr>
<td>29.529</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C21[3][B]</td>
<td style=" background: #97FFFF;">rgb_next_23_s386/F</td>
</tr>
<tr>
<td>30.137</td>
<td>0.608</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C21[2][A]</td>
<td>rgb_next_23_s295/I0</td>
</tr>
<tr>
<td>30.601</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C21[2][A]</td>
<td style=" background: #97FFFF;">rgb_next_23_s295/F</td>
</tr>
<tr>
<td>31.682</td>
<td>1.081</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C26[1][B]</td>
<td>rgb_next_23_s168/I3</td>
</tr>
<tr>
<td>32.146</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C26[1][B]</td>
<td style=" background: #97FFFF;">rgb_next_23_s168/F</td>
</tr>
<tr>
<td>32.150</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C26[2][B]</td>
<td>rgb_next_23_s71/I3</td>
</tr>
<tr>
<td>32.964</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C26[2][B]</td>
<td style=" background: #97FFFF;">rgb_next_23_s71/F</td>
</tr>
<tr>
<td>32.968</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C26[0][B]</td>
<td>rgb_next_23_s36/I3</td>
</tr>
<tr>
<td>33.729</td>
<td>0.760</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R7C26[0][B]</td>
<td style=" background: #97FFFF;">rgb_next_23_s36/F</td>
</tr>
<tr>
<td>34.039</td>
<td>0.310</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C26[0][A]</td>
<td>rgb_next_23_s26/I3</td>
</tr>
<tr>
<td>34.648</td>
<td>0.609</td>
<td>tINS</td>
<td>RF</td>
<td>30</td>
<td>R8C26[0][A]</td>
<td style=" background: #97FFFF;">rgb_next_23_s26/F</td>
</tr>
<tr>
<td>36.114</td>
<td>1.466</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C21[3][B]</td>
<td>rgb_next_0_s22/I1</td>
</tr>
<tr>
<td>36.928</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R11C21[3][B]</td>
<td style=" background: #97FFFF;">rgb_next_0_s22/F</td>
</tr>
<tr>
<td>38.359</td>
<td>1.431</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C19[1][A]</td>
<td style=" font-weight:bold;">rgb_b_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>6.498</td>
<td>6.498</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.498</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>6.742</td>
<td>0.245</td>
<td>tCL</td>
<td>RR</td>
<td>313</td>
<td>RIGHTSIDE[1]</td>
<td>clk_pixel_gen/CLKOUT</td>
</tr>
<tr>
<td>6.922</td>
<td>0.179</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C19[1][A]</td>
<td>rgb_b_6_s0/CLK</td>
</tr>
<tr>
<td>6.625</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C19[1][A]</td>
<td>rgb_b_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>6.498</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>34</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.179, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 19.136, 50.445%; route: 18.459, 48.660%; tC2Q: 0.340, 0.895%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.179, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-31.627</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>38.252</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.625</td>
</tr>
<tr>
<td class="label">From</td>
<td>cnt_h_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>rgb_b_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.245</td>
<td>0.245</td>
<td>tCL</td>
<td>RR</td>
<td>313</td>
<td>RIGHTSIDE[1]</td>
<td>clk_pixel_gen/CLKOUT</td>
</tr>
<tr>
<td>0.424</td>
<td>0.179</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C31[1][B]</td>
<td>cnt_h_5_s0/CLK</td>
</tr>
<tr>
<td>0.764</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>24</td>
<td>R14C31[1][B]</td>
<td style=" font-weight:bold;">cnt_h_5_s0/Q</td>
</tr>
<tr>
<td>2.354</td>
<td>1.590</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C24[2][B]</td>
<td>n78_s2/I0</td>
</tr>
<tr>
<td>2.818</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R7C24[2][B]</td>
<td style=" background: #97FFFF;">n78_s2/F</td>
</tr>
<tr>
<td>3.801</td>
<td>0.983</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C27[0][B]</td>
<td>n78_s0/I1</td>
</tr>
<tr>
<td>4.264</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>36</td>
<td>R9C27[0][B]</td>
<td style=" background: #97FFFF;">n78_s0/F</td>
</tr>
<tr>
<td>5.161</td>
<td>0.897</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C23[3][B]</td>
<td>cnt_h_next_4_s2/I0</td>
</tr>
<tr>
<td>5.771</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>25</td>
<td>R11C23[3][B]</td>
<td style=" background: #97FFFF;">cnt_h_next_4_s2/F</td>
</tr>
<tr>
<td>6.787</td>
<td>1.017</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C21[1][B]</td>
<td>VGA_PRINT/mult_8983_DOUT_2_s/I0</td>
</tr>
<tr>
<td>7.308</td>
<td>0.521</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C21[1][B]</td>
<td style=" background: #97FFFF;">VGA_PRINT/mult_8983_DOUT_2_s/SUM</td>
</tr>
<tr>
<td>7.671</td>
<td>0.363</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C21[1][A]</td>
<td>VGA_PRINT/mult_8984_DOUT_1_s/I0</td>
</tr>
<tr>
<td>8.445</td>
<td>0.774</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C21[1][A]</td>
<td style=" background: #97FFFF;">VGA_PRINT/mult_8984_DOUT_1_s/COUT</td>
</tr>
<tr>
<td>8.445</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C21[1][B]</td>
<td>VGA_PRINT/mult_8984_DOUT_2_s/CIN</td>
</tr>
<tr>
<td>8.863</td>
<td>0.417</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C21[1][B]</td>
<td style=" background: #97FFFF;">VGA_PRINT/mult_8984_DOUT_2_s/SUM</td>
</tr>
<tr>
<td>10.063</td>
<td>1.200</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C20[0][B]</td>
<td>VGA_PRINT/mult_8985_DOUT_1_s/I0</td>
</tr>
<tr>
<td>10.837</td>
<td>0.774</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C20[0][B]</td>
<td style=" background: #97FFFF;">VGA_PRINT/mult_8985_DOUT_1_s/COUT</td>
</tr>
<tr>
<td>10.837</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C20[1][A]</td>
<td>VGA_PRINT/mult_8985_DOUT_2_s/CIN</td>
</tr>
<tr>
<td>11.254</td>
<td>0.417</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C20[1][A]</td>
<td style=" background: #97FFFF;">VGA_PRINT/mult_8985_DOUT_2_s/SUM</td>
</tr>
<tr>
<td>11.977</td>
<td>0.722</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C20[1][A]</td>
<td>VGA_PRINT/mult_8986_DOUT_1_s/I0</td>
</tr>
<tr>
<td>12.516</td>
<td>0.539</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C20[1][A]</td>
<td style=" background: #97FFFF;">VGA_PRINT/mult_8986_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>13.099</td>
<td>0.583</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R8C21[0][A]</td>
<td>VGA_PRINT/n3397_s/I0</td>
</tr>
<tr>
<td>13.873</td>
<td>0.774</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C21[0][A]</td>
<td style=" background: #97FFFF;">VGA_PRINT/n3397_s/COUT</td>
</tr>
<tr>
<td>13.873</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C21[0][B]</td>
<td>VGA_PRINT/mult_8987_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>14.290</td>
<td>0.417</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C21[0][B]</td>
<td style=" background: #97FFFF;">VGA_PRINT/mult_8987_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>15.012</td>
<td>0.722</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C20[0][B]</td>
<td>VGA_PRINT/n3396_s/I0</td>
</tr>
<tr>
<td>15.787</td>
<td>0.774</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C20[0][B]</td>
<td style=" background: #97FFFF;">VGA_PRINT/n3396_s/COUT</td>
</tr>
<tr>
<td>15.787</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C20[1][A]</td>
<td>VGA_PRINT/mult_8988_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>16.204</td>
<td>0.417</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C20[1][A]</td>
<td style=" background: #97FFFF;">VGA_PRINT/mult_8988_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>16.800</td>
<td>0.596</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C21[0][A]</td>
<td>VGA_PRINT/n3395_s/I0</td>
</tr>
<tr>
<td>17.574</td>
<td>0.774</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C21[0][A]</td>
<td style=" background: #97FFFF;">VGA_PRINT/n3395_s/COUT</td>
</tr>
<tr>
<td>17.574</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C21[0][B]</td>
<td>VGA_PRINT/mult_8989_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>17.992</td>
<td>0.417</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C21[0][B]</td>
<td style=" background: #97FFFF;">VGA_PRINT/mult_8989_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>18.714</td>
<td>0.722</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C22[0][B]</td>
<td>VGA_PRINT/n3394_s/I0</td>
</tr>
<tr>
<td>19.488</td>
<td>0.774</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C22[0][B]</td>
<td style=" background: #97FFFF;">VGA_PRINT/n3394_s/COUT</td>
</tr>
<tr>
<td>19.488</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C22[1][A]</td>
<td>VGA_PRINT/mult_89810_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>19.905</td>
<td>0.417</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C22[1][A]</td>
<td style=" background: #97FFFF;">VGA_PRINT/mult_89810_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>20.501</td>
<td>0.596</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C21[0][A]</td>
<td>VGA_PRINT/n3393_s/I0</td>
</tr>
<tr>
<td>21.276</td>
<td>0.774</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C21[0][A]</td>
<td style=" background: #97FFFF;">VGA_PRINT/n3393_s/COUT</td>
</tr>
<tr>
<td>21.276</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C21[0][B]</td>
<td>VGA_PRINT/mult_89811_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>21.693</td>
<td>0.417</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C21[0][B]</td>
<td style=" background: #97FFFF;">VGA_PRINT/mult_89811_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>22.415</td>
<td>0.722</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C20[0][B]</td>
<td>VGA_PRINT/n3392_s/I0</td>
</tr>
<tr>
<td>23.189</td>
<td>0.774</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C20[0][B]</td>
<td style=" background: #97FFFF;">VGA_PRINT/n3392_s/COUT</td>
</tr>
<tr>
<td>23.189</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C20[1][A]</td>
<td>VGA_PRINT/mult_89812_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>23.607</td>
<td>0.417</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C20[1][A]</td>
<td style=" background: #97FFFF;">VGA_PRINT/mult_89812_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>24.215</td>
<td>0.608</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C20[0][A]</td>
<td>VGA_PRINT/n3391_s/I0</td>
</tr>
<tr>
<td>24.989</td>
<td>0.774</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C20[0][A]</td>
<td style=" background: #97FFFF;">VGA_PRINT/n3391_s/COUT</td>
</tr>
<tr>
<td>24.989</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C20[0][B]</td>
<td>VGA_PRINT/mult_89813_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>25.406</td>
<td>0.417</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C20[0][B]</td>
<td style=" background: #97FFFF;">VGA_PRINT/mult_89813_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>26.609</td>
<td>1.203</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C21[0][B]</td>
<td>VGA_PRINT/n3390_s/I0</td>
</tr>
<tr>
<td>27.384</td>
<td>0.774</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C21[0][B]</td>
<td style=" background: #97FFFF;">VGA_PRINT/n3390_s/COUT</td>
</tr>
<tr>
<td>27.384</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C21[1][A]</td>
<td>VGA_PRINT/mult_89814_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>27.426</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C21[1][A]</td>
<td style=" background: #97FFFF;">VGA_PRINT/mult_89814_DOUT_1_s/COUT</td>
</tr>
<tr>
<td>28.452</td>
<td>1.025</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C21[3][A]</td>
<td>rgb_next_23_s493/I2</td>
</tr>
<tr>
<td>28.915</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C21[3][A]</td>
<td style=" background: #97FFFF;">rgb_next_23_s493/F</td>
</tr>
<tr>
<td>28.919</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C21[3][B]</td>
<td>rgb_next_23_s386/I3</td>
</tr>
<tr>
<td>29.529</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C21[3][B]</td>
<td style=" background: #97FFFF;">rgb_next_23_s386/F</td>
</tr>
<tr>
<td>30.137</td>
<td>0.608</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C21[2][A]</td>
<td>rgb_next_23_s295/I0</td>
</tr>
<tr>
<td>30.601</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C21[2][A]</td>
<td style=" background: #97FFFF;">rgb_next_23_s295/F</td>
</tr>
<tr>
<td>31.682</td>
<td>1.081</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C26[1][B]</td>
<td>rgb_next_23_s168/I3</td>
</tr>
<tr>
<td>32.146</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C26[1][B]</td>
<td style=" background: #97FFFF;">rgb_next_23_s168/F</td>
</tr>
<tr>
<td>32.150</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C26[2][B]</td>
<td>rgb_next_23_s71/I3</td>
</tr>
<tr>
<td>32.964</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C26[2][B]</td>
<td style=" background: #97FFFF;">rgb_next_23_s71/F</td>
</tr>
<tr>
<td>32.968</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C26[0][B]</td>
<td>rgb_next_23_s36/I3</td>
</tr>
<tr>
<td>33.729</td>
<td>0.760</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R7C26[0][B]</td>
<td style=" background: #97FFFF;">rgb_next_23_s36/F</td>
</tr>
<tr>
<td>34.039</td>
<td>0.310</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C26[0][A]</td>
<td>rgb_next_23_s26/I3</td>
</tr>
<tr>
<td>34.648</td>
<td>0.609</td>
<td>tINS</td>
<td>RF</td>
<td>30</td>
<td>R8C26[0][A]</td>
<td style=" background: #97FFFF;">rgb_next_23_s26/F</td>
</tr>
<tr>
<td>36.002</td>
<td>1.354</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C20[3][A]</td>
<td>rgb_next_1_s22/I1</td>
</tr>
<tr>
<td>36.817</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R12C20[3][A]</td>
<td style=" background: #97FFFF;">rgb_next_1_s22/F</td>
</tr>
<tr>
<td>38.252</td>
<td>1.435</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C18[1][A]</td>
<td style=" font-weight:bold;">rgb_b_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>6.498</td>
<td>6.498</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.498</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>6.742</td>
<td>0.245</td>
<td>tCL</td>
<td>RR</td>
<td>313</td>
<td>RIGHTSIDE[1]</td>
<td>clk_pixel_gen/CLKOUT</td>
</tr>
<tr>
<td>6.922</td>
<td>0.179</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C18[1][A]</td>
<td>rgb_b_3_s0/CLK</td>
</tr>
<tr>
<td>6.625</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C18[1][A]</td>
<td>rgb_b_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>6.498</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>34</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.179, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 19.136, 50.588%; route: 18.352, 48.514%; tC2Q: 0.340, 0.898%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.179, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-31.501</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>38.126</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.625</td>
</tr>
<tr>
<td class="label">From</td>
<td>cnt_h_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>rgb_r_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.245</td>
<td>0.245</td>
<td>tCL</td>
<td>RR</td>
<td>313</td>
<td>RIGHTSIDE[1]</td>
<td>clk_pixel_gen/CLKOUT</td>
</tr>
<tr>
<td>0.424</td>
<td>0.179</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C31[1][B]</td>
<td>cnt_h_5_s0/CLK</td>
</tr>
<tr>
<td>0.764</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>24</td>
<td>R14C31[1][B]</td>
<td style=" font-weight:bold;">cnt_h_5_s0/Q</td>
</tr>
<tr>
<td>2.354</td>
<td>1.590</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C24[2][B]</td>
<td>n78_s2/I0</td>
</tr>
<tr>
<td>2.818</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R7C24[2][B]</td>
<td style=" background: #97FFFF;">n78_s2/F</td>
</tr>
<tr>
<td>3.801</td>
<td>0.983</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C27[0][B]</td>
<td>n78_s0/I1</td>
</tr>
<tr>
<td>4.264</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>36</td>
<td>R9C27[0][B]</td>
<td style=" background: #97FFFF;">n78_s0/F</td>
</tr>
<tr>
<td>5.161</td>
<td>0.897</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C23[3][B]</td>
<td>cnt_h_next_4_s2/I0</td>
</tr>
<tr>
<td>5.771</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>25</td>
<td>R11C23[3][B]</td>
<td style=" background: #97FFFF;">cnt_h_next_4_s2/F</td>
</tr>
<tr>
<td>6.787</td>
<td>1.017</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C21[1][B]</td>
<td>VGA_PRINT/mult_8983_DOUT_2_s/I0</td>
</tr>
<tr>
<td>7.308</td>
<td>0.521</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C21[1][B]</td>
<td style=" background: #97FFFF;">VGA_PRINT/mult_8983_DOUT_2_s/SUM</td>
</tr>
<tr>
<td>7.671</td>
<td>0.363</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C21[1][A]</td>
<td>VGA_PRINT/mult_8984_DOUT_1_s/I0</td>
</tr>
<tr>
<td>8.445</td>
<td>0.774</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C21[1][A]</td>
<td style=" background: #97FFFF;">VGA_PRINT/mult_8984_DOUT_1_s/COUT</td>
</tr>
<tr>
<td>8.445</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C21[1][B]</td>
<td>VGA_PRINT/mult_8984_DOUT_2_s/CIN</td>
</tr>
<tr>
<td>8.863</td>
<td>0.417</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C21[1][B]</td>
<td style=" background: #97FFFF;">VGA_PRINT/mult_8984_DOUT_2_s/SUM</td>
</tr>
<tr>
<td>10.063</td>
<td>1.200</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C20[0][B]</td>
<td>VGA_PRINT/mult_8985_DOUT_1_s/I0</td>
</tr>
<tr>
<td>10.837</td>
<td>0.774</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C20[0][B]</td>
<td style=" background: #97FFFF;">VGA_PRINT/mult_8985_DOUT_1_s/COUT</td>
</tr>
<tr>
<td>10.837</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C20[1][A]</td>
<td>VGA_PRINT/mult_8985_DOUT_2_s/CIN</td>
</tr>
<tr>
<td>11.254</td>
<td>0.417</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C20[1][A]</td>
<td style=" background: #97FFFF;">VGA_PRINT/mult_8985_DOUT_2_s/SUM</td>
</tr>
<tr>
<td>11.977</td>
<td>0.722</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C20[1][A]</td>
<td>VGA_PRINT/mult_8986_DOUT_1_s/I0</td>
</tr>
<tr>
<td>12.516</td>
<td>0.539</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C20[1][A]</td>
<td style=" background: #97FFFF;">VGA_PRINT/mult_8986_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>13.099</td>
<td>0.583</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R8C21[0][A]</td>
<td>VGA_PRINT/n3397_s/I0</td>
</tr>
<tr>
<td>13.873</td>
<td>0.774</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C21[0][A]</td>
<td style=" background: #97FFFF;">VGA_PRINT/n3397_s/COUT</td>
</tr>
<tr>
<td>13.873</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C21[0][B]</td>
<td>VGA_PRINT/mult_8987_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>14.290</td>
<td>0.417</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C21[0][B]</td>
<td style=" background: #97FFFF;">VGA_PRINT/mult_8987_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>15.012</td>
<td>0.722</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C20[0][B]</td>
<td>VGA_PRINT/n3396_s/I0</td>
</tr>
<tr>
<td>15.787</td>
<td>0.774</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C20[0][B]</td>
<td style=" background: #97FFFF;">VGA_PRINT/n3396_s/COUT</td>
</tr>
<tr>
<td>15.787</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C20[1][A]</td>
<td>VGA_PRINT/mult_8988_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>16.204</td>
<td>0.417</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C20[1][A]</td>
<td style=" background: #97FFFF;">VGA_PRINT/mult_8988_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>16.800</td>
<td>0.596</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C21[0][A]</td>
<td>VGA_PRINT/n3395_s/I0</td>
</tr>
<tr>
<td>17.574</td>
<td>0.774</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C21[0][A]</td>
<td style=" background: #97FFFF;">VGA_PRINT/n3395_s/COUT</td>
</tr>
<tr>
<td>17.574</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C21[0][B]</td>
<td>VGA_PRINT/mult_8989_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>17.992</td>
<td>0.417</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C21[0][B]</td>
<td style=" background: #97FFFF;">VGA_PRINT/mult_8989_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>18.714</td>
<td>0.722</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C22[0][B]</td>
<td>VGA_PRINT/n3394_s/I0</td>
</tr>
<tr>
<td>19.488</td>
<td>0.774</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C22[0][B]</td>
<td style=" background: #97FFFF;">VGA_PRINT/n3394_s/COUT</td>
</tr>
<tr>
<td>19.488</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C22[1][A]</td>
<td>VGA_PRINT/mult_89810_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>19.905</td>
<td>0.417</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C22[1][A]</td>
<td style=" background: #97FFFF;">VGA_PRINT/mult_89810_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>20.501</td>
<td>0.596</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C21[0][A]</td>
<td>VGA_PRINT/n3393_s/I0</td>
</tr>
<tr>
<td>21.276</td>
<td>0.774</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C21[0][A]</td>
<td style=" background: #97FFFF;">VGA_PRINT/n3393_s/COUT</td>
</tr>
<tr>
<td>21.276</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C21[0][B]</td>
<td>VGA_PRINT/mult_89811_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>21.693</td>
<td>0.417</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C21[0][B]</td>
<td style=" background: #97FFFF;">VGA_PRINT/mult_89811_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>22.415</td>
<td>0.722</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C20[0][B]</td>
<td>VGA_PRINT/n3392_s/I0</td>
</tr>
<tr>
<td>23.189</td>
<td>0.774</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C20[0][B]</td>
<td style=" background: #97FFFF;">VGA_PRINT/n3392_s/COUT</td>
</tr>
<tr>
<td>23.189</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C20[1][A]</td>
<td>VGA_PRINT/mult_89812_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>23.607</td>
<td>0.417</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C20[1][A]</td>
<td style=" background: #97FFFF;">VGA_PRINT/mult_89812_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>24.215</td>
<td>0.608</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C20[0][A]</td>
<td>VGA_PRINT/n3391_s/I0</td>
</tr>
<tr>
<td>24.989</td>
<td>0.774</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C20[0][A]</td>
<td style=" background: #97FFFF;">VGA_PRINT/n3391_s/COUT</td>
</tr>
<tr>
<td>24.989</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C20[0][B]</td>
<td>VGA_PRINT/mult_89813_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>25.406</td>
<td>0.417</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C20[0][B]</td>
<td style=" background: #97FFFF;">VGA_PRINT/mult_89813_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>26.609</td>
<td>1.203</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C21[0][B]</td>
<td>VGA_PRINT/n3390_s/I0</td>
</tr>
<tr>
<td>27.384</td>
<td>0.774</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C21[0][B]</td>
<td style=" background: #97FFFF;">VGA_PRINT/n3390_s/COUT</td>
</tr>
<tr>
<td>27.384</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C21[1][A]</td>
<td>VGA_PRINT/mult_89814_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>27.426</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C21[1][A]</td>
<td style=" background: #97FFFF;">VGA_PRINT/mult_89814_DOUT_1_s/COUT</td>
</tr>
<tr>
<td>28.452</td>
<td>1.025</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C21[3][A]</td>
<td>rgb_next_23_s493/I2</td>
</tr>
<tr>
<td>28.915</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C21[3][A]</td>
<td style=" background: #97FFFF;">rgb_next_23_s493/F</td>
</tr>
<tr>
<td>28.919</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C21[3][B]</td>
<td>rgb_next_23_s386/I3</td>
</tr>
<tr>
<td>29.529</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C21[3][B]</td>
<td style=" background: #97FFFF;">rgb_next_23_s386/F</td>
</tr>
<tr>
<td>30.137</td>
<td>0.608</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C21[2][A]</td>
<td>rgb_next_23_s295/I0</td>
</tr>
<tr>
<td>30.601</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C21[2][A]</td>
<td style=" background: #97FFFF;">rgb_next_23_s295/F</td>
</tr>
<tr>
<td>31.682</td>
<td>1.081</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C26[1][B]</td>
<td>rgb_next_23_s168/I3</td>
</tr>
<tr>
<td>32.146</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C26[1][B]</td>
<td style=" background: #97FFFF;">rgb_next_23_s168/F</td>
</tr>
<tr>
<td>32.150</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C26[2][B]</td>
<td>rgb_next_23_s71/I3</td>
</tr>
<tr>
<td>32.964</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C26[2][B]</td>
<td style=" background: #97FFFF;">rgb_next_23_s71/F</td>
</tr>
<tr>
<td>32.968</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C26[0][B]</td>
<td>rgb_next_23_s36/I3</td>
</tr>
<tr>
<td>33.729</td>
<td>0.760</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R7C26[0][B]</td>
<td style=" background: #97FFFF;">rgb_next_23_s36/F</td>
</tr>
<tr>
<td>34.039</td>
<td>0.310</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C26[0][A]</td>
<td>rgb_next_23_s26/I3</td>
</tr>
<tr>
<td>34.648</td>
<td>0.609</td>
<td>tINS</td>
<td>RF</td>
<td>30</td>
<td>R8C26[0][A]</td>
<td style=" background: #97FFFF;">rgb_next_23_s26/F</td>
</tr>
<tr>
<td>36.117</td>
<td>1.469</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C20[3][B]</td>
<td>rgb_next_16_s22/I1</td>
</tr>
<tr>
<td>36.581</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R11C20[3][B]</td>
<td style=" background: #97FFFF;">rgb_next_16_s22/F</td>
</tr>
<tr>
<td>38.126</td>
<td>1.545</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C19[1][B]</td>
<td style=" font-weight:bold;">rgb_r_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>6.498</td>
<td>6.498</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.498</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>6.742</td>
<td>0.245</td>
<td>tCL</td>
<td>RR</td>
<td>313</td>
<td>RIGHTSIDE[1]</td>
<td>clk_pixel_gen/CLKOUT</td>
</tr>
<tr>
<td>6.922</td>
<td>0.179</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C19[1][B]</td>
<td>rgb_r_2_s0/CLK</td>
</tr>
<tr>
<td>6.625</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R6C19[1][B]</td>
<td>rgb_r_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>6.498</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>34</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.179, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 18.786, 49.827%; route: 18.577, 49.272%; tC2Q: 0.340, 0.901%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.179, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-31.488</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>38.113</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.625</td>
</tr>
<tr>
<td class="label">From</td>
<td>cnt_h_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>rgb_r_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.245</td>
<td>0.245</td>
<td>tCL</td>
<td>RR</td>
<td>313</td>
<td>RIGHTSIDE[1]</td>
<td>clk_pixel_gen/CLKOUT</td>
</tr>
<tr>
<td>0.424</td>
<td>0.179</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C31[1][B]</td>
<td>cnt_h_5_s0/CLK</td>
</tr>
<tr>
<td>0.764</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>24</td>
<td>R14C31[1][B]</td>
<td style=" font-weight:bold;">cnt_h_5_s0/Q</td>
</tr>
<tr>
<td>2.354</td>
<td>1.590</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C24[2][B]</td>
<td>n78_s2/I0</td>
</tr>
<tr>
<td>2.818</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R7C24[2][B]</td>
<td style=" background: #97FFFF;">n78_s2/F</td>
</tr>
<tr>
<td>3.801</td>
<td>0.983</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C27[0][B]</td>
<td>n78_s0/I1</td>
</tr>
<tr>
<td>4.264</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>36</td>
<td>R9C27[0][B]</td>
<td style=" background: #97FFFF;">n78_s0/F</td>
</tr>
<tr>
<td>5.161</td>
<td>0.897</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C23[3][B]</td>
<td>cnt_h_next_4_s2/I0</td>
</tr>
<tr>
<td>5.771</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>25</td>
<td>R11C23[3][B]</td>
<td style=" background: #97FFFF;">cnt_h_next_4_s2/F</td>
</tr>
<tr>
<td>6.787</td>
<td>1.017</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C21[1][B]</td>
<td>VGA_PRINT/mult_8983_DOUT_2_s/I0</td>
</tr>
<tr>
<td>7.308</td>
<td>0.521</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C21[1][B]</td>
<td style=" background: #97FFFF;">VGA_PRINT/mult_8983_DOUT_2_s/SUM</td>
</tr>
<tr>
<td>7.671</td>
<td>0.363</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C21[1][A]</td>
<td>VGA_PRINT/mult_8984_DOUT_1_s/I0</td>
</tr>
<tr>
<td>8.445</td>
<td>0.774</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C21[1][A]</td>
<td style=" background: #97FFFF;">VGA_PRINT/mult_8984_DOUT_1_s/COUT</td>
</tr>
<tr>
<td>8.445</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C21[1][B]</td>
<td>VGA_PRINT/mult_8984_DOUT_2_s/CIN</td>
</tr>
<tr>
<td>8.863</td>
<td>0.417</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C21[1][B]</td>
<td style=" background: #97FFFF;">VGA_PRINT/mult_8984_DOUT_2_s/SUM</td>
</tr>
<tr>
<td>10.063</td>
<td>1.200</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C20[0][B]</td>
<td>VGA_PRINT/mult_8985_DOUT_1_s/I0</td>
</tr>
<tr>
<td>10.837</td>
<td>0.774</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C20[0][B]</td>
<td style=" background: #97FFFF;">VGA_PRINT/mult_8985_DOUT_1_s/COUT</td>
</tr>
<tr>
<td>10.837</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C20[1][A]</td>
<td>VGA_PRINT/mult_8985_DOUT_2_s/CIN</td>
</tr>
<tr>
<td>11.254</td>
<td>0.417</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C20[1][A]</td>
<td style=" background: #97FFFF;">VGA_PRINT/mult_8985_DOUT_2_s/SUM</td>
</tr>
<tr>
<td>11.977</td>
<td>0.722</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C20[1][A]</td>
<td>VGA_PRINT/mult_8986_DOUT_1_s/I0</td>
</tr>
<tr>
<td>12.516</td>
<td>0.539</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C20[1][A]</td>
<td style=" background: #97FFFF;">VGA_PRINT/mult_8986_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>13.099</td>
<td>0.583</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R8C21[0][A]</td>
<td>VGA_PRINT/n3397_s/I0</td>
</tr>
<tr>
<td>13.873</td>
<td>0.774</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C21[0][A]</td>
<td style=" background: #97FFFF;">VGA_PRINT/n3397_s/COUT</td>
</tr>
<tr>
<td>13.873</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C21[0][B]</td>
<td>VGA_PRINT/mult_8987_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>14.290</td>
<td>0.417</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C21[0][B]</td>
<td style=" background: #97FFFF;">VGA_PRINT/mult_8987_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>15.012</td>
<td>0.722</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C20[0][B]</td>
<td>VGA_PRINT/n3396_s/I0</td>
</tr>
<tr>
<td>15.787</td>
<td>0.774</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C20[0][B]</td>
<td style=" background: #97FFFF;">VGA_PRINT/n3396_s/COUT</td>
</tr>
<tr>
<td>15.787</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C20[1][A]</td>
<td>VGA_PRINT/mult_8988_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>16.204</td>
<td>0.417</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C20[1][A]</td>
<td style=" background: #97FFFF;">VGA_PRINT/mult_8988_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>16.800</td>
<td>0.596</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C21[0][A]</td>
<td>VGA_PRINT/n3395_s/I0</td>
</tr>
<tr>
<td>17.574</td>
<td>0.774</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C21[0][A]</td>
<td style=" background: #97FFFF;">VGA_PRINT/n3395_s/COUT</td>
</tr>
<tr>
<td>17.574</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C21[0][B]</td>
<td>VGA_PRINT/mult_8989_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>17.992</td>
<td>0.417</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C21[0][B]</td>
<td style=" background: #97FFFF;">VGA_PRINT/mult_8989_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>18.714</td>
<td>0.722</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C22[0][B]</td>
<td>VGA_PRINT/n3394_s/I0</td>
</tr>
<tr>
<td>19.488</td>
<td>0.774</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C22[0][B]</td>
<td style=" background: #97FFFF;">VGA_PRINT/n3394_s/COUT</td>
</tr>
<tr>
<td>19.488</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C22[1][A]</td>
<td>VGA_PRINT/mult_89810_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>19.905</td>
<td>0.417</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C22[1][A]</td>
<td style=" background: #97FFFF;">VGA_PRINT/mult_89810_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>20.501</td>
<td>0.596</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C21[0][A]</td>
<td>VGA_PRINT/n3393_s/I0</td>
</tr>
<tr>
<td>21.276</td>
<td>0.774</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C21[0][A]</td>
<td style=" background: #97FFFF;">VGA_PRINT/n3393_s/COUT</td>
</tr>
<tr>
<td>21.276</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C21[0][B]</td>
<td>VGA_PRINT/mult_89811_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>21.693</td>
<td>0.417</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C21[0][B]</td>
<td style=" background: #97FFFF;">VGA_PRINT/mult_89811_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>22.415</td>
<td>0.722</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C20[0][B]</td>
<td>VGA_PRINT/n3392_s/I0</td>
</tr>
<tr>
<td>23.189</td>
<td>0.774</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C20[0][B]</td>
<td style=" background: #97FFFF;">VGA_PRINT/n3392_s/COUT</td>
</tr>
<tr>
<td>23.189</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C20[1][A]</td>
<td>VGA_PRINT/mult_89812_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>23.607</td>
<td>0.417</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C20[1][A]</td>
<td style=" background: #97FFFF;">VGA_PRINT/mult_89812_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>24.215</td>
<td>0.608</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C20[0][A]</td>
<td>VGA_PRINT/n3391_s/I0</td>
</tr>
<tr>
<td>24.989</td>
<td>0.774</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C20[0][A]</td>
<td style=" background: #97FFFF;">VGA_PRINT/n3391_s/COUT</td>
</tr>
<tr>
<td>24.989</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C20[0][B]</td>
<td>VGA_PRINT/mult_89813_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>25.406</td>
<td>0.417</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C20[0][B]</td>
<td style=" background: #97FFFF;">VGA_PRINT/mult_89813_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>26.609</td>
<td>1.203</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C21[0][B]</td>
<td>VGA_PRINT/n3390_s/I0</td>
</tr>
<tr>
<td>27.384</td>
<td>0.774</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C21[0][B]</td>
<td style=" background: #97FFFF;">VGA_PRINT/n3390_s/COUT</td>
</tr>
<tr>
<td>27.384</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C21[1][A]</td>
<td>VGA_PRINT/mult_89814_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>27.426</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C21[1][A]</td>
<td style=" background: #97FFFF;">VGA_PRINT/mult_89814_DOUT_1_s/COUT</td>
</tr>
<tr>
<td>28.452</td>
<td>1.025</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C21[3][A]</td>
<td>rgb_next_23_s493/I2</td>
</tr>
<tr>
<td>28.915</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C21[3][A]</td>
<td style=" background: #97FFFF;">rgb_next_23_s493/F</td>
</tr>
<tr>
<td>28.919</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C21[3][B]</td>
<td>rgb_next_23_s386/I3</td>
</tr>
<tr>
<td>29.529</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C21[3][B]</td>
<td style=" background: #97FFFF;">rgb_next_23_s386/F</td>
</tr>
<tr>
<td>30.137</td>
<td>0.608</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C21[2][A]</td>
<td>rgb_next_23_s295/I0</td>
</tr>
<tr>
<td>30.601</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C21[2][A]</td>
<td style=" background: #97FFFF;">rgb_next_23_s295/F</td>
</tr>
<tr>
<td>31.682</td>
<td>1.081</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C26[1][B]</td>
<td>rgb_next_23_s168/I3</td>
</tr>
<tr>
<td>32.146</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C26[1][B]</td>
<td style=" background: #97FFFF;">rgb_next_23_s168/F</td>
</tr>
<tr>
<td>32.150</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C26[2][B]</td>
<td>rgb_next_23_s71/I3</td>
</tr>
<tr>
<td>32.964</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C26[2][B]</td>
<td style=" background: #97FFFF;">rgb_next_23_s71/F</td>
</tr>
<tr>
<td>32.968</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C26[0][B]</td>
<td>rgb_next_23_s36/I3</td>
</tr>
<tr>
<td>33.729</td>
<td>0.760</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R7C26[0][B]</td>
<td style=" background: #97FFFF;">rgb_next_23_s36/F</td>
</tr>
<tr>
<td>34.039</td>
<td>0.310</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C26[0][A]</td>
<td>rgb_next_23_s26/I3</td>
</tr>
<tr>
<td>34.648</td>
<td>0.609</td>
<td>tINS</td>
<td>RF</td>
<td>30</td>
<td>R8C26[0][A]</td>
<td style=" background: #97FFFF;">rgb_next_23_s26/F</td>
</tr>
<tr>
<td>35.978</td>
<td>1.330</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C19[3][B]</td>
<td>rgb_next_23_s23/I1</td>
</tr>
<tr>
<td>36.442</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R11C19[3][B]</td>
<td style=" background: #97FFFF;">rgb_next_23_s23/F</td>
</tr>
<tr>
<td>38.113</td>
<td>1.671</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C18[2][A]</td>
<td style=" font-weight:bold;">rgb_r_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>6.498</td>
<td>6.498</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.498</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>6.742</td>
<td>0.245</td>
<td>tCL</td>
<td>RR</td>
<td>313</td>
<td>RIGHTSIDE[1]</td>
<td>clk_pixel_gen/CLKOUT</td>
</tr>
<tr>
<td>6.922</td>
<td>0.179</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C18[2][A]</td>
<td>rgb_r_7_s0/CLK</td>
</tr>
<tr>
<td>6.625</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R6C18[2][A]</td>
<td>rgb_r_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>6.498</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>34</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.179, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 18.786, 49.844%; route: 18.564, 49.255%; tC2Q: 0.340, 0.901%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.179, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-31.480</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>38.105</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.625</td>
</tr>
<tr>
<td class="label">From</td>
<td>cnt_h_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_dly_in_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.245</td>
<td>0.245</td>
<td>tCL</td>
<td>RR</td>
<td>313</td>
<td>RIGHTSIDE[1]</td>
<td>clk_pixel_gen/CLKOUT</td>
</tr>
<tr>
<td>0.424</td>
<td>0.179</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C31[1][B]</td>
<td>cnt_h_5_s0/CLK</td>
</tr>
<tr>
<td>0.764</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>24</td>
<td>R14C31[1][B]</td>
<td style=" font-weight:bold;">cnt_h_5_s0/Q</td>
</tr>
<tr>
<td>2.354</td>
<td>1.590</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C24[2][B]</td>
<td>n78_s2/I0</td>
</tr>
<tr>
<td>2.818</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R7C24[2][B]</td>
<td style=" background: #97FFFF;">n78_s2/F</td>
</tr>
<tr>
<td>3.801</td>
<td>0.983</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C27[0][B]</td>
<td>n78_s0/I1</td>
</tr>
<tr>
<td>4.264</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>36</td>
<td>R9C27[0][B]</td>
<td style=" background: #97FFFF;">n78_s0/F</td>
</tr>
<tr>
<td>5.161</td>
<td>0.897</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C23[3][B]</td>
<td>cnt_h_next_4_s2/I0</td>
</tr>
<tr>
<td>5.771</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>25</td>
<td>R11C23[3][B]</td>
<td style=" background: #97FFFF;">cnt_h_next_4_s2/F</td>
</tr>
<tr>
<td>6.787</td>
<td>1.017</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C21[1][B]</td>
<td>VGA_PRINT/mult_8983_DOUT_2_s/I0</td>
</tr>
<tr>
<td>7.308</td>
<td>0.521</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C21[1][B]</td>
<td style=" background: #97FFFF;">VGA_PRINT/mult_8983_DOUT_2_s/SUM</td>
</tr>
<tr>
<td>7.671</td>
<td>0.363</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C21[1][A]</td>
<td>VGA_PRINT/mult_8984_DOUT_1_s/I0</td>
</tr>
<tr>
<td>8.445</td>
<td>0.774</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C21[1][A]</td>
<td style=" background: #97FFFF;">VGA_PRINT/mult_8984_DOUT_1_s/COUT</td>
</tr>
<tr>
<td>8.445</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C21[1][B]</td>
<td>VGA_PRINT/mult_8984_DOUT_2_s/CIN</td>
</tr>
<tr>
<td>8.863</td>
<td>0.417</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C21[1][B]</td>
<td style=" background: #97FFFF;">VGA_PRINT/mult_8984_DOUT_2_s/SUM</td>
</tr>
<tr>
<td>10.063</td>
<td>1.200</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C20[0][B]</td>
<td>VGA_PRINT/mult_8985_DOUT_1_s/I0</td>
</tr>
<tr>
<td>10.837</td>
<td>0.774</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C20[0][B]</td>
<td style=" background: #97FFFF;">VGA_PRINT/mult_8985_DOUT_1_s/COUT</td>
</tr>
<tr>
<td>10.837</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C20[1][A]</td>
<td>VGA_PRINT/mult_8985_DOUT_2_s/CIN</td>
</tr>
<tr>
<td>11.254</td>
<td>0.417</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C20[1][A]</td>
<td style=" background: #97FFFF;">VGA_PRINT/mult_8985_DOUT_2_s/SUM</td>
</tr>
<tr>
<td>11.977</td>
<td>0.722</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C20[1][A]</td>
<td>VGA_PRINT/mult_8986_DOUT_1_s/I0</td>
</tr>
<tr>
<td>12.516</td>
<td>0.539</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C20[1][A]</td>
<td style=" background: #97FFFF;">VGA_PRINT/mult_8986_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>13.099</td>
<td>0.583</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R8C21[0][A]</td>
<td>VGA_PRINT/n3397_s/I0</td>
</tr>
<tr>
<td>13.873</td>
<td>0.774</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C21[0][A]</td>
<td style=" background: #97FFFF;">VGA_PRINT/n3397_s/COUT</td>
</tr>
<tr>
<td>13.873</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C21[0][B]</td>
<td>VGA_PRINT/mult_8987_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>14.290</td>
<td>0.417</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C21[0][B]</td>
<td style=" background: #97FFFF;">VGA_PRINT/mult_8987_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>15.012</td>
<td>0.722</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C20[0][B]</td>
<td>VGA_PRINT/n3396_s/I0</td>
</tr>
<tr>
<td>15.787</td>
<td>0.774</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C20[0][B]</td>
<td style=" background: #97FFFF;">VGA_PRINT/n3396_s/COUT</td>
</tr>
<tr>
<td>15.787</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C20[1][A]</td>
<td>VGA_PRINT/mult_8988_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>16.204</td>
<td>0.417</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C20[1][A]</td>
<td style=" background: #97FFFF;">VGA_PRINT/mult_8988_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>16.800</td>
<td>0.596</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C21[0][A]</td>
<td>VGA_PRINT/n3395_s/I0</td>
</tr>
<tr>
<td>17.574</td>
<td>0.774</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C21[0][A]</td>
<td style=" background: #97FFFF;">VGA_PRINT/n3395_s/COUT</td>
</tr>
<tr>
<td>17.574</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C21[0][B]</td>
<td>VGA_PRINT/mult_8989_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>17.992</td>
<td>0.417</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C21[0][B]</td>
<td style=" background: #97FFFF;">VGA_PRINT/mult_8989_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>18.714</td>
<td>0.722</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C22[0][B]</td>
<td>VGA_PRINT/n3394_s/I0</td>
</tr>
<tr>
<td>19.488</td>
<td>0.774</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C22[0][B]</td>
<td style=" background: #97FFFF;">VGA_PRINT/n3394_s/COUT</td>
</tr>
<tr>
<td>19.488</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C22[1][A]</td>
<td>VGA_PRINT/mult_89810_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>19.905</td>
<td>0.417</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C22[1][A]</td>
<td style=" background: #97FFFF;">VGA_PRINT/mult_89810_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>20.501</td>
<td>0.596</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C21[0][A]</td>
<td>VGA_PRINT/n3393_s/I0</td>
</tr>
<tr>
<td>21.276</td>
<td>0.774</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C21[0][A]</td>
<td style=" background: #97FFFF;">VGA_PRINT/n3393_s/COUT</td>
</tr>
<tr>
<td>21.276</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C21[0][B]</td>
<td>VGA_PRINT/mult_89811_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>21.693</td>
<td>0.417</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C21[0][B]</td>
<td style=" background: #97FFFF;">VGA_PRINT/mult_89811_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>22.415</td>
<td>0.722</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C20[0][B]</td>
<td>VGA_PRINT/n3392_s/I0</td>
</tr>
<tr>
<td>23.189</td>
<td>0.774</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C20[0][B]</td>
<td style=" background: #97FFFF;">VGA_PRINT/n3392_s/COUT</td>
</tr>
<tr>
<td>23.189</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C20[1][A]</td>
<td>VGA_PRINT/mult_89812_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>23.607</td>
<td>0.417</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C20[1][A]</td>
<td style=" background: #97FFFF;">VGA_PRINT/mult_89812_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>24.215</td>
<td>0.608</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C20[0][A]</td>
<td>VGA_PRINT/n3391_s/I0</td>
</tr>
<tr>
<td>24.989</td>
<td>0.774</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C20[0][A]</td>
<td style=" background: #97FFFF;">VGA_PRINT/n3391_s/COUT</td>
</tr>
<tr>
<td>24.989</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C20[0][B]</td>
<td>VGA_PRINT/mult_89813_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>25.406</td>
<td>0.417</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C20[0][B]</td>
<td style=" background: #97FFFF;">VGA_PRINT/mult_89813_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>26.609</td>
<td>1.203</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C21[0][B]</td>
<td>VGA_PRINT/n3390_s/I0</td>
</tr>
<tr>
<td>27.384</td>
<td>0.774</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C21[0][B]</td>
<td style=" background: #97FFFF;">VGA_PRINT/n3390_s/COUT</td>
</tr>
<tr>
<td>27.384</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C21[1][A]</td>
<td>VGA_PRINT/mult_89814_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>27.426</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C21[1][A]</td>
<td style=" background: #97FFFF;">VGA_PRINT/mult_89814_DOUT_1_s/COUT</td>
</tr>
<tr>
<td>28.452</td>
<td>1.025</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C21[3][A]</td>
<td>rgb_next_23_s493/I2</td>
</tr>
<tr>
<td>28.915</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C21[3][A]</td>
<td style=" background: #97FFFF;">rgb_next_23_s493/F</td>
</tr>
<tr>
<td>28.919</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C21[3][B]</td>
<td>rgb_next_23_s386/I3</td>
</tr>
<tr>
<td>29.529</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C21[3][B]</td>
<td style=" background: #97FFFF;">rgb_next_23_s386/F</td>
</tr>
<tr>
<td>30.137</td>
<td>0.608</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C21[2][A]</td>
<td>rgb_next_23_s295/I0</td>
</tr>
<tr>
<td>30.601</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C21[2][A]</td>
<td style=" background: #97FFFF;">rgb_next_23_s295/F</td>
</tr>
<tr>
<td>31.682</td>
<td>1.081</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C26[1][B]</td>
<td>rgb_next_23_s168/I3</td>
</tr>
<tr>
<td>32.146</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C26[1][B]</td>
<td style=" background: #97FFFF;">rgb_next_23_s168/F</td>
</tr>
<tr>
<td>32.150</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C26[2][B]</td>
<td>rgb_next_23_s71/I3</td>
</tr>
<tr>
<td>32.964</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C26[2][B]</td>
<td style=" background: #97FFFF;">rgb_next_23_s71/F</td>
</tr>
<tr>
<td>32.968</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C26[0][B]</td>
<td>rgb_next_23_s36/I3</td>
</tr>
<tr>
<td>33.729</td>
<td>0.760</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R7C26[0][B]</td>
<td style=" background: #97FFFF;">rgb_next_23_s36/F</td>
</tr>
<tr>
<td>34.039</td>
<td>0.310</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C26[0][A]</td>
<td>rgb_next_23_s26/I3</td>
</tr>
<tr>
<td>34.648</td>
<td>0.609</td>
<td>tINS</td>
<td>RF</td>
<td>30</td>
<td>R8C26[0][A]</td>
<td style=" background: #97FFFF;">rgb_next_23_s26/F</td>
</tr>
<tr>
<td>35.624</td>
<td>0.976</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C25[2][B]</td>
<td>color_3_s1/I1</td>
</tr>
<tr>
<td>36.438</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R15C25[2][B]</td>
<td style=" background: #97FFFF;">color_3_s1/F</td>
</tr>
<tr>
<td>38.105</td>
<td>1.667</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C9[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_dly_in_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>6.498</td>
<td>6.498</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.498</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>6.742</td>
<td>0.245</td>
<td>tCL</td>
<td>RR</td>
<td>313</td>
<td>RIGHTSIDE[1]</td>
<td>clk_pixel_gen/CLKOUT</td>
</tr>
<tr>
<td>6.922</td>
<td>0.179</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C9[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_dly_in_3_s0/CLK</td>
</tr>
<tr>
<td>6.625</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C9[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_dly_in_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>6.498</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>34</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.179, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 19.136, 50.785%; route: 18.205, 48.314%; tC2Q: 0.340, 0.901%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.179, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-31.430</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>38.056</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.625</td>
</tr>
<tr>
<td class="label">From</td>
<td>cnt_h_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>rgb_g_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.245</td>
<td>0.245</td>
<td>tCL</td>
<td>RR</td>
<td>313</td>
<td>RIGHTSIDE[1]</td>
<td>clk_pixel_gen/CLKOUT</td>
</tr>
<tr>
<td>0.424</td>
<td>0.179</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C31[1][B]</td>
<td>cnt_h_5_s0/CLK</td>
</tr>
<tr>
<td>0.764</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>24</td>
<td>R14C31[1][B]</td>
<td style=" font-weight:bold;">cnt_h_5_s0/Q</td>
</tr>
<tr>
<td>2.354</td>
<td>1.590</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C24[2][B]</td>
<td>n78_s2/I0</td>
</tr>
<tr>
<td>2.818</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R7C24[2][B]</td>
<td style=" background: #97FFFF;">n78_s2/F</td>
</tr>
<tr>
<td>3.801</td>
<td>0.983</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C27[0][B]</td>
<td>n78_s0/I1</td>
</tr>
<tr>
<td>4.264</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>36</td>
<td>R9C27[0][B]</td>
<td style=" background: #97FFFF;">n78_s0/F</td>
</tr>
<tr>
<td>5.161</td>
<td>0.897</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C23[3][B]</td>
<td>cnt_h_next_4_s2/I0</td>
</tr>
<tr>
<td>5.771</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>25</td>
<td>R11C23[3][B]</td>
<td style=" background: #97FFFF;">cnt_h_next_4_s2/F</td>
</tr>
<tr>
<td>6.787</td>
<td>1.017</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C21[1][B]</td>
<td>VGA_PRINT/mult_8983_DOUT_2_s/I0</td>
</tr>
<tr>
<td>7.308</td>
<td>0.521</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C21[1][B]</td>
<td style=" background: #97FFFF;">VGA_PRINT/mult_8983_DOUT_2_s/SUM</td>
</tr>
<tr>
<td>7.671</td>
<td>0.363</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C21[1][A]</td>
<td>VGA_PRINT/mult_8984_DOUT_1_s/I0</td>
</tr>
<tr>
<td>8.445</td>
<td>0.774</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C21[1][A]</td>
<td style=" background: #97FFFF;">VGA_PRINT/mult_8984_DOUT_1_s/COUT</td>
</tr>
<tr>
<td>8.445</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C21[1][B]</td>
<td>VGA_PRINT/mult_8984_DOUT_2_s/CIN</td>
</tr>
<tr>
<td>8.863</td>
<td>0.417</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C21[1][B]</td>
<td style=" background: #97FFFF;">VGA_PRINT/mult_8984_DOUT_2_s/SUM</td>
</tr>
<tr>
<td>10.063</td>
<td>1.200</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C20[0][B]</td>
<td>VGA_PRINT/mult_8985_DOUT_1_s/I0</td>
</tr>
<tr>
<td>10.837</td>
<td>0.774</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C20[0][B]</td>
<td style=" background: #97FFFF;">VGA_PRINT/mult_8985_DOUT_1_s/COUT</td>
</tr>
<tr>
<td>10.837</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C20[1][A]</td>
<td>VGA_PRINT/mult_8985_DOUT_2_s/CIN</td>
</tr>
<tr>
<td>11.254</td>
<td>0.417</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C20[1][A]</td>
<td style=" background: #97FFFF;">VGA_PRINT/mult_8985_DOUT_2_s/SUM</td>
</tr>
<tr>
<td>11.977</td>
<td>0.722</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C20[1][A]</td>
<td>VGA_PRINT/mult_8986_DOUT_1_s/I0</td>
</tr>
<tr>
<td>12.516</td>
<td>0.539</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C20[1][A]</td>
<td style=" background: #97FFFF;">VGA_PRINT/mult_8986_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>13.099</td>
<td>0.583</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R8C21[0][A]</td>
<td>VGA_PRINT/n3397_s/I0</td>
</tr>
<tr>
<td>13.873</td>
<td>0.774</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C21[0][A]</td>
<td style=" background: #97FFFF;">VGA_PRINT/n3397_s/COUT</td>
</tr>
<tr>
<td>13.873</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C21[0][B]</td>
<td>VGA_PRINT/mult_8987_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>14.290</td>
<td>0.417</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C21[0][B]</td>
<td style=" background: #97FFFF;">VGA_PRINT/mult_8987_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>15.012</td>
<td>0.722</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C20[0][B]</td>
<td>VGA_PRINT/n3396_s/I0</td>
</tr>
<tr>
<td>15.787</td>
<td>0.774</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C20[0][B]</td>
<td style=" background: #97FFFF;">VGA_PRINT/n3396_s/COUT</td>
</tr>
<tr>
<td>15.787</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C20[1][A]</td>
<td>VGA_PRINT/mult_8988_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>16.204</td>
<td>0.417</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C20[1][A]</td>
<td style=" background: #97FFFF;">VGA_PRINT/mult_8988_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>16.800</td>
<td>0.596</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C21[0][A]</td>
<td>VGA_PRINT/n3395_s/I0</td>
</tr>
<tr>
<td>17.574</td>
<td>0.774</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C21[0][A]</td>
<td style=" background: #97FFFF;">VGA_PRINT/n3395_s/COUT</td>
</tr>
<tr>
<td>17.574</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C21[0][B]</td>
<td>VGA_PRINT/mult_8989_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>17.992</td>
<td>0.417</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C21[0][B]</td>
<td style=" background: #97FFFF;">VGA_PRINT/mult_8989_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>18.714</td>
<td>0.722</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C22[0][B]</td>
<td>VGA_PRINT/n3394_s/I0</td>
</tr>
<tr>
<td>19.488</td>
<td>0.774</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C22[0][B]</td>
<td style=" background: #97FFFF;">VGA_PRINT/n3394_s/COUT</td>
</tr>
<tr>
<td>19.488</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C22[1][A]</td>
<td>VGA_PRINT/mult_89810_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>19.905</td>
<td>0.417</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C22[1][A]</td>
<td style=" background: #97FFFF;">VGA_PRINT/mult_89810_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>20.501</td>
<td>0.596</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C21[0][A]</td>
<td>VGA_PRINT/n3393_s/I0</td>
</tr>
<tr>
<td>21.276</td>
<td>0.774</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C21[0][A]</td>
<td style=" background: #97FFFF;">VGA_PRINT/n3393_s/COUT</td>
</tr>
<tr>
<td>21.276</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C21[0][B]</td>
<td>VGA_PRINT/mult_89811_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>21.693</td>
<td>0.417</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C21[0][B]</td>
<td style=" background: #97FFFF;">VGA_PRINT/mult_89811_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>22.415</td>
<td>0.722</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C20[0][B]</td>
<td>VGA_PRINT/n3392_s/I0</td>
</tr>
<tr>
<td>23.189</td>
<td>0.774</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C20[0][B]</td>
<td style=" background: #97FFFF;">VGA_PRINT/n3392_s/COUT</td>
</tr>
<tr>
<td>23.189</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C20[1][A]</td>
<td>VGA_PRINT/mult_89812_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>23.607</td>
<td>0.417</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C20[1][A]</td>
<td style=" background: #97FFFF;">VGA_PRINT/mult_89812_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>24.215</td>
<td>0.608</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C20[0][A]</td>
<td>VGA_PRINT/n3391_s/I0</td>
</tr>
<tr>
<td>24.989</td>
<td>0.774</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C20[0][A]</td>
<td style=" background: #97FFFF;">VGA_PRINT/n3391_s/COUT</td>
</tr>
<tr>
<td>24.989</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C20[0][B]</td>
<td>VGA_PRINT/mult_89813_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>25.406</td>
<td>0.417</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C20[0][B]</td>
<td style=" background: #97FFFF;">VGA_PRINT/mult_89813_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>26.609</td>
<td>1.203</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C21[0][B]</td>
<td>VGA_PRINT/n3390_s/I0</td>
</tr>
<tr>
<td>27.384</td>
<td>0.774</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C21[0][B]</td>
<td style=" background: #97FFFF;">VGA_PRINT/n3390_s/COUT</td>
</tr>
<tr>
<td>27.384</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C21[1][A]</td>
<td>VGA_PRINT/mult_89814_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>27.426</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C21[1][A]</td>
<td style=" background: #97FFFF;">VGA_PRINT/mult_89814_DOUT_1_s/COUT</td>
</tr>
<tr>
<td>28.452</td>
<td>1.025</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C21[3][A]</td>
<td>rgb_next_23_s493/I2</td>
</tr>
<tr>
<td>28.915</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C21[3][A]</td>
<td style=" background: #97FFFF;">rgb_next_23_s493/F</td>
</tr>
<tr>
<td>28.919</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C21[3][B]</td>
<td>rgb_next_23_s386/I3</td>
</tr>
<tr>
<td>29.529</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C21[3][B]</td>
<td style=" background: #97FFFF;">rgb_next_23_s386/F</td>
</tr>
<tr>
<td>30.137</td>
<td>0.608</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C21[2][A]</td>
<td>rgb_next_23_s295/I0</td>
</tr>
<tr>
<td>30.601</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C21[2][A]</td>
<td style=" background: #97FFFF;">rgb_next_23_s295/F</td>
</tr>
<tr>
<td>31.682</td>
<td>1.081</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C26[1][B]</td>
<td>rgb_next_23_s168/I3</td>
</tr>
<tr>
<td>32.146</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C26[1][B]</td>
<td style=" background: #97FFFF;">rgb_next_23_s168/F</td>
</tr>
<tr>
<td>32.150</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C26[2][B]</td>
<td>rgb_next_23_s71/I3</td>
</tr>
<tr>
<td>32.964</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C26[2][B]</td>
<td style=" background: #97FFFF;">rgb_next_23_s71/F</td>
</tr>
<tr>
<td>32.968</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C26[0][B]</td>
<td>rgb_next_23_s36/I3</td>
</tr>
<tr>
<td>33.729</td>
<td>0.760</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R7C26[0][B]</td>
<td style=" background: #97FFFF;">rgb_next_23_s36/F</td>
</tr>
<tr>
<td>34.039</td>
<td>0.310</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C26[0][A]</td>
<td>rgb_next_23_s26/I3</td>
</tr>
<tr>
<td>34.648</td>
<td>0.609</td>
<td>tINS</td>
<td>RF</td>
<td>30</td>
<td>R8C26[0][A]</td>
<td style=" background: #97FFFF;">rgb_next_23_s26/F</td>
</tr>
<tr>
<td>35.742</td>
<td>1.094</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C25[3][B]</td>
<td>rgb_next_15_s22/I1</td>
</tr>
<tr>
<td>36.506</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R14C25[3][B]</td>
<td style=" background: #97FFFF;">rgb_next_15_s22/F</td>
</tr>
<tr>
<td>38.056</td>
<td>1.549</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C19[0][A]</td>
<td style=" font-weight:bold;">rgb_g_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>6.498</td>
<td>6.498</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.498</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>6.742</td>
<td>0.245</td>
<td>tCL</td>
<td>RR</td>
<td>313</td>
<td>RIGHTSIDE[1]</td>
<td>clk_pixel_gen/CLKOUT</td>
</tr>
<tr>
<td>6.922</td>
<td>0.179</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C19[0][A]</td>
<td>rgb_g_7_s0/CLK</td>
</tr>
<tr>
<td>6.625</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C19[0][A]</td>
<td>rgb_g_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>6.498</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>34</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.179, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 19.087, 50.720%; route: 18.205, 48.378%; tC2Q: 0.340, 0.902%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.179, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-31.386</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>38.012</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.625</td>
</tr>
<tr>
<td class="label">From</td>
<td>cnt_h_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.245</td>
<td>0.245</td>
<td>tCL</td>
<td>RR</td>
<td>313</td>
<td>RIGHTSIDE[1]</td>
<td>clk_pixel_gen/CLKOUT</td>
</tr>
<tr>
<td>0.424</td>
<td>0.179</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C31[1][B]</td>
<td>cnt_h_5_s0/CLK</td>
</tr>
<tr>
<td>0.764</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>24</td>
<td>R14C31[1][B]</td>
<td style=" font-weight:bold;">cnt_h_5_s0/Q</td>
</tr>
<tr>
<td>2.354</td>
<td>1.590</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C24[2][B]</td>
<td>n78_s2/I0</td>
</tr>
<tr>
<td>2.818</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R7C24[2][B]</td>
<td style=" background: #97FFFF;">n78_s2/F</td>
</tr>
<tr>
<td>3.801</td>
<td>0.983</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C27[0][B]</td>
<td>n78_s0/I1</td>
</tr>
<tr>
<td>4.264</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>36</td>
<td>R9C27[0][B]</td>
<td style=" background: #97FFFF;">n78_s0/F</td>
</tr>
<tr>
<td>5.161</td>
<td>0.897</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C23[3][B]</td>
<td>cnt_h_next_4_s2/I0</td>
</tr>
<tr>
<td>5.771</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>25</td>
<td>R11C23[3][B]</td>
<td style=" background: #97FFFF;">cnt_h_next_4_s2/F</td>
</tr>
<tr>
<td>6.787</td>
<td>1.017</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C21[1][B]</td>
<td>VGA_PRINT/mult_8983_DOUT_2_s/I0</td>
</tr>
<tr>
<td>7.308</td>
<td>0.521</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C21[1][B]</td>
<td style=" background: #97FFFF;">VGA_PRINT/mult_8983_DOUT_2_s/SUM</td>
</tr>
<tr>
<td>7.671</td>
<td>0.363</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C21[1][A]</td>
<td>VGA_PRINT/mult_8984_DOUT_1_s/I0</td>
</tr>
<tr>
<td>8.445</td>
<td>0.774</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C21[1][A]</td>
<td style=" background: #97FFFF;">VGA_PRINT/mult_8984_DOUT_1_s/COUT</td>
</tr>
<tr>
<td>8.445</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C21[1][B]</td>
<td>VGA_PRINT/mult_8984_DOUT_2_s/CIN</td>
</tr>
<tr>
<td>8.863</td>
<td>0.417</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C21[1][B]</td>
<td style=" background: #97FFFF;">VGA_PRINT/mult_8984_DOUT_2_s/SUM</td>
</tr>
<tr>
<td>10.063</td>
<td>1.200</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C20[0][B]</td>
<td>VGA_PRINT/mult_8985_DOUT_1_s/I0</td>
</tr>
<tr>
<td>10.837</td>
<td>0.774</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C20[0][B]</td>
<td style=" background: #97FFFF;">VGA_PRINT/mult_8985_DOUT_1_s/COUT</td>
</tr>
<tr>
<td>10.837</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C20[1][A]</td>
<td>VGA_PRINT/mult_8985_DOUT_2_s/CIN</td>
</tr>
<tr>
<td>11.254</td>
<td>0.417</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C20[1][A]</td>
<td style=" background: #97FFFF;">VGA_PRINT/mult_8985_DOUT_2_s/SUM</td>
</tr>
<tr>
<td>11.977</td>
<td>0.722</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C20[1][A]</td>
<td>VGA_PRINT/mult_8986_DOUT_1_s/I0</td>
</tr>
<tr>
<td>12.516</td>
<td>0.539</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C20[1][A]</td>
<td style=" background: #97FFFF;">VGA_PRINT/mult_8986_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>13.099</td>
<td>0.583</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R8C21[0][A]</td>
<td>VGA_PRINT/n3397_s/I0</td>
</tr>
<tr>
<td>13.873</td>
<td>0.774</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C21[0][A]</td>
<td style=" background: #97FFFF;">VGA_PRINT/n3397_s/COUT</td>
</tr>
<tr>
<td>13.873</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C21[0][B]</td>
<td>VGA_PRINT/mult_8987_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>14.290</td>
<td>0.417</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C21[0][B]</td>
<td style=" background: #97FFFF;">VGA_PRINT/mult_8987_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>15.012</td>
<td>0.722</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C20[0][B]</td>
<td>VGA_PRINT/n3396_s/I0</td>
</tr>
<tr>
<td>15.787</td>
<td>0.774</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C20[0][B]</td>
<td style=" background: #97FFFF;">VGA_PRINT/n3396_s/COUT</td>
</tr>
<tr>
<td>15.787</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C20[1][A]</td>
<td>VGA_PRINT/mult_8988_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>16.204</td>
<td>0.417</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C20[1][A]</td>
<td style=" background: #97FFFF;">VGA_PRINT/mult_8988_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>16.800</td>
<td>0.596</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C21[0][A]</td>
<td>VGA_PRINT/n3395_s/I0</td>
</tr>
<tr>
<td>17.574</td>
<td>0.774</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C21[0][A]</td>
<td style=" background: #97FFFF;">VGA_PRINT/n3395_s/COUT</td>
</tr>
<tr>
<td>17.574</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C21[0][B]</td>
<td>VGA_PRINT/mult_8989_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>17.992</td>
<td>0.417</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C21[0][B]</td>
<td style=" background: #97FFFF;">VGA_PRINT/mult_8989_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>18.714</td>
<td>0.722</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C22[0][B]</td>
<td>VGA_PRINT/n3394_s/I0</td>
</tr>
<tr>
<td>19.488</td>
<td>0.774</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C22[0][B]</td>
<td style=" background: #97FFFF;">VGA_PRINT/n3394_s/COUT</td>
</tr>
<tr>
<td>19.488</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C22[1][A]</td>
<td>VGA_PRINT/mult_89810_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>19.905</td>
<td>0.417</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C22[1][A]</td>
<td style=" background: #97FFFF;">VGA_PRINT/mult_89810_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>20.501</td>
<td>0.596</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C21[0][A]</td>
<td>VGA_PRINT/n3393_s/I0</td>
</tr>
<tr>
<td>21.276</td>
<td>0.774</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C21[0][A]</td>
<td style=" background: #97FFFF;">VGA_PRINT/n3393_s/COUT</td>
</tr>
<tr>
<td>21.276</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C21[0][B]</td>
<td>VGA_PRINT/mult_89811_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>21.693</td>
<td>0.417</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C21[0][B]</td>
<td style=" background: #97FFFF;">VGA_PRINT/mult_89811_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>22.415</td>
<td>0.722</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C20[0][B]</td>
<td>VGA_PRINT/n3392_s/I0</td>
</tr>
<tr>
<td>23.189</td>
<td>0.774</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C20[0][B]</td>
<td style=" background: #97FFFF;">VGA_PRINT/n3392_s/COUT</td>
</tr>
<tr>
<td>23.189</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C20[1][A]</td>
<td>VGA_PRINT/mult_89812_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>23.607</td>
<td>0.417</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C20[1][A]</td>
<td style=" background: #97FFFF;">VGA_PRINT/mult_89812_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>24.215</td>
<td>0.608</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C20[0][A]</td>
<td>VGA_PRINT/n3391_s/I0</td>
</tr>
<tr>
<td>24.989</td>
<td>0.774</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C20[0][A]</td>
<td style=" background: #97FFFF;">VGA_PRINT/n3391_s/COUT</td>
</tr>
<tr>
<td>24.989</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C20[0][B]</td>
<td>VGA_PRINT/mult_89813_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>25.406</td>
<td>0.417</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C20[0][B]</td>
<td style=" background: #97FFFF;">VGA_PRINT/mult_89813_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>26.609</td>
<td>1.203</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C21[0][B]</td>
<td>VGA_PRINT/n3390_s/I0</td>
</tr>
<tr>
<td>27.384</td>
<td>0.774</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C21[0][B]</td>
<td style=" background: #97FFFF;">VGA_PRINT/n3390_s/COUT</td>
</tr>
<tr>
<td>27.384</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C21[1][A]</td>
<td>VGA_PRINT/mult_89814_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>27.426</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C21[1][A]</td>
<td style=" background: #97FFFF;">VGA_PRINT/mult_89814_DOUT_1_s/COUT</td>
</tr>
<tr>
<td>28.452</td>
<td>1.025</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C21[3][A]</td>
<td>rgb_next_23_s493/I2</td>
</tr>
<tr>
<td>28.915</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C21[3][A]</td>
<td style=" background: #97FFFF;">rgb_next_23_s493/F</td>
</tr>
<tr>
<td>28.919</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C21[3][B]</td>
<td>rgb_next_23_s386/I3</td>
</tr>
<tr>
<td>29.529</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C21[3][B]</td>
<td style=" background: #97FFFF;">rgb_next_23_s386/F</td>
</tr>
<tr>
<td>30.137</td>
<td>0.608</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C21[2][A]</td>
<td>rgb_next_23_s295/I0</td>
</tr>
<tr>
<td>30.601</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C21[2][A]</td>
<td style=" background: #97FFFF;">rgb_next_23_s295/F</td>
</tr>
<tr>
<td>31.682</td>
<td>1.081</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C26[1][B]</td>
<td>rgb_next_23_s168/I3</td>
</tr>
<tr>
<td>32.146</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C26[1][B]</td>
<td style=" background: #97FFFF;">rgb_next_23_s168/F</td>
</tr>
<tr>
<td>32.150</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C26[2][B]</td>
<td>rgb_next_23_s71/I3</td>
</tr>
<tr>
<td>32.964</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C26[2][B]</td>
<td style=" background: #97FFFF;">rgb_next_23_s71/F</td>
</tr>
<tr>
<td>32.968</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C26[0][B]</td>
<td>rgb_next_23_s36/I3</td>
</tr>
<tr>
<td>33.729</td>
<td>0.760</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R7C26[0][B]</td>
<td style=" background: #97FFFF;">rgb_next_23_s36/F</td>
</tr>
<tr>
<td>34.039</td>
<td>0.310</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C26[0][A]</td>
<td>rgb_next_23_s26/I3</td>
</tr>
<tr>
<td>34.648</td>
<td>0.609</td>
<td>tINS</td>
<td>RF</td>
<td>30</td>
<td>R8C26[0][A]</td>
<td style=" background: #97FFFF;">rgb_next_23_s26/F</td>
</tr>
<tr>
<td>36.236</td>
<td>1.588</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C21[0][B]</td>
<td>rgb_next_13_s31/I1</td>
</tr>
<tr>
<td>36.700</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R13C21[0][B]</td>
<td style=" background: #97FFFF;">rgb_next_13_s31/F</td>
</tr>
<tr>
<td>38.012</td>
<td>1.312</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C28[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_13_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>6.498</td>
<td>6.498</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.498</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>6.742</td>
<td>0.245</td>
<td>tCL</td>
<td>RR</td>
<td>313</td>
<td>RIGHTSIDE[1]</td>
<td>clk_pixel_gen/CLKOUT</td>
</tr>
<tr>
<td>6.922</td>
<td>0.179</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C28[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_13_s0/CLK</td>
</tr>
<tr>
<td>6.625</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C28[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>6.498</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>34</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.179, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 18.786, 49.979%; route: 18.462, 49.118%; tC2Q: 0.340, 0.904%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.179, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-31.375</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>38.000</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.625</td>
</tr>
<tr>
<td class="label">From</td>
<td>cnt_h_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.245</td>
<td>0.245</td>
<td>tCL</td>
<td>RR</td>
<td>313</td>
<td>RIGHTSIDE[1]</td>
<td>clk_pixel_gen/CLKOUT</td>
</tr>
<tr>
<td>0.424</td>
<td>0.179</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C31[1][B]</td>
<td>cnt_h_5_s0/CLK</td>
</tr>
<tr>
<td>0.764</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>24</td>
<td>R14C31[1][B]</td>
<td style=" font-weight:bold;">cnt_h_5_s0/Q</td>
</tr>
<tr>
<td>2.354</td>
<td>1.590</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C24[2][B]</td>
<td>n78_s2/I0</td>
</tr>
<tr>
<td>2.818</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R7C24[2][B]</td>
<td style=" background: #97FFFF;">n78_s2/F</td>
</tr>
<tr>
<td>3.801</td>
<td>0.983</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C27[0][B]</td>
<td>n78_s0/I1</td>
</tr>
<tr>
<td>4.264</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>36</td>
<td>R9C27[0][B]</td>
<td style=" background: #97FFFF;">n78_s0/F</td>
</tr>
<tr>
<td>5.161</td>
<td>0.897</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C23[3][B]</td>
<td>cnt_h_next_4_s2/I0</td>
</tr>
<tr>
<td>5.771</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>25</td>
<td>R11C23[3][B]</td>
<td style=" background: #97FFFF;">cnt_h_next_4_s2/F</td>
</tr>
<tr>
<td>6.787</td>
<td>1.017</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C21[1][B]</td>
<td>VGA_PRINT/mult_8983_DOUT_2_s/I0</td>
</tr>
<tr>
<td>7.308</td>
<td>0.521</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C21[1][B]</td>
<td style=" background: #97FFFF;">VGA_PRINT/mult_8983_DOUT_2_s/SUM</td>
</tr>
<tr>
<td>7.671</td>
<td>0.363</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C21[1][A]</td>
<td>VGA_PRINT/mult_8984_DOUT_1_s/I0</td>
</tr>
<tr>
<td>8.445</td>
<td>0.774</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C21[1][A]</td>
<td style=" background: #97FFFF;">VGA_PRINT/mult_8984_DOUT_1_s/COUT</td>
</tr>
<tr>
<td>8.445</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C21[1][B]</td>
<td>VGA_PRINT/mult_8984_DOUT_2_s/CIN</td>
</tr>
<tr>
<td>8.863</td>
<td>0.417</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C21[1][B]</td>
<td style=" background: #97FFFF;">VGA_PRINT/mult_8984_DOUT_2_s/SUM</td>
</tr>
<tr>
<td>10.063</td>
<td>1.200</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C20[0][B]</td>
<td>VGA_PRINT/mult_8985_DOUT_1_s/I0</td>
</tr>
<tr>
<td>10.837</td>
<td>0.774</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C20[0][B]</td>
<td style=" background: #97FFFF;">VGA_PRINT/mult_8985_DOUT_1_s/COUT</td>
</tr>
<tr>
<td>10.837</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C20[1][A]</td>
<td>VGA_PRINT/mult_8985_DOUT_2_s/CIN</td>
</tr>
<tr>
<td>11.254</td>
<td>0.417</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C20[1][A]</td>
<td style=" background: #97FFFF;">VGA_PRINT/mult_8985_DOUT_2_s/SUM</td>
</tr>
<tr>
<td>11.977</td>
<td>0.722</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C20[1][A]</td>
<td>VGA_PRINT/mult_8986_DOUT_1_s/I0</td>
</tr>
<tr>
<td>12.516</td>
<td>0.539</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C20[1][A]</td>
<td style=" background: #97FFFF;">VGA_PRINT/mult_8986_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>13.099</td>
<td>0.583</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R8C21[0][A]</td>
<td>VGA_PRINT/n3397_s/I0</td>
</tr>
<tr>
<td>13.873</td>
<td>0.774</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C21[0][A]</td>
<td style=" background: #97FFFF;">VGA_PRINT/n3397_s/COUT</td>
</tr>
<tr>
<td>13.873</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C21[0][B]</td>
<td>VGA_PRINT/mult_8987_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>14.290</td>
<td>0.417</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C21[0][B]</td>
<td style=" background: #97FFFF;">VGA_PRINT/mult_8987_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>15.012</td>
<td>0.722</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C20[0][B]</td>
<td>VGA_PRINT/n3396_s/I0</td>
</tr>
<tr>
<td>15.787</td>
<td>0.774</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C20[0][B]</td>
<td style=" background: #97FFFF;">VGA_PRINT/n3396_s/COUT</td>
</tr>
<tr>
<td>15.787</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C20[1][A]</td>
<td>VGA_PRINT/mult_8988_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>16.204</td>
<td>0.417</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C20[1][A]</td>
<td style=" background: #97FFFF;">VGA_PRINT/mult_8988_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>16.800</td>
<td>0.596</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C21[0][A]</td>
<td>VGA_PRINT/n3395_s/I0</td>
</tr>
<tr>
<td>17.574</td>
<td>0.774</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C21[0][A]</td>
<td style=" background: #97FFFF;">VGA_PRINT/n3395_s/COUT</td>
</tr>
<tr>
<td>17.574</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C21[0][B]</td>
<td>VGA_PRINT/mult_8989_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>17.992</td>
<td>0.417</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C21[0][B]</td>
<td style=" background: #97FFFF;">VGA_PRINT/mult_8989_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>18.714</td>
<td>0.722</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C22[0][B]</td>
<td>VGA_PRINT/n3394_s/I0</td>
</tr>
<tr>
<td>19.488</td>
<td>0.774</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C22[0][B]</td>
<td style=" background: #97FFFF;">VGA_PRINT/n3394_s/COUT</td>
</tr>
<tr>
<td>19.488</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C22[1][A]</td>
<td>VGA_PRINT/mult_89810_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>19.905</td>
<td>0.417</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C22[1][A]</td>
<td style=" background: #97FFFF;">VGA_PRINT/mult_89810_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>20.501</td>
<td>0.596</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C21[0][A]</td>
<td>VGA_PRINT/n3393_s/I0</td>
</tr>
<tr>
<td>21.276</td>
<td>0.774</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C21[0][A]</td>
<td style=" background: #97FFFF;">VGA_PRINT/n3393_s/COUT</td>
</tr>
<tr>
<td>21.276</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C21[0][B]</td>
<td>VGA_PRINT/mult_89811_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>21.693</td>
<td>0.417</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C21[0][B]</td>
<td style=" background: #97FFFF;">VGA_PRINT/mult_89811_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>22.415</td>
<td>0.722</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C20[0][B]</td>
<td>VGA_PRINT/n3392_s/I0</td>
</tr>
<tr>
<td>23.189</td>
<td>0.774</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C20[0][B]</td>
<td style=" background: #97FFFF;">VGA_PRINT/n3392_s/COUT</td>
</tr>
<tr>
<td>23.189</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C20[1][A]</td>
<td>VGA_PRINT/mult_89812_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>23.607</td>
<td>0.417</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C20[1][A]</td>
<td style=" background: #97FFFF;">VGA_PRINT/mult_89812_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>24.215</td>
<td>0.608</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C20[0][A]</td>
<td>VGA_PRINT/n3391_s/I0</td>
</tr>
<tr>
<td>24.989</td>
<td>0.774</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C20[0][A]</td>
<td style=" background: #97FFFF;">VGA_PRINT/n3391_s/COUT</td>
</tr>
<tr>
<td>24.989</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C20[0][B]</td>
<td>VGA_PRINT/mult_89813_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>25.406</td>
<td>0.417</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C20[0][B]</td>
<td style=" background: #97FFFF;">VGA_PRINT/mult_89813_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>26.609</td>
<td>1.203</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C21[0][B]</td>
<td>VGA_PRINT/n3390_s/I0</td>
</tr>
<tr>
<td>27.384</td>
<td>0.774</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C21[0][B]</td>
<td style=" background: #97FFFF;">VGA_PRINT/n3390_s/COUT</td>
</tr>
<tr>
<td>27.384</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C21[1][A]</td>
<td>VGA_PRINT/mult_89814_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>27.426</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C21[1][A]</td>
<td style=" background: #97FFFF;">VGA_PRINT/mult_89814_DOUT_1_s/COUT</td>
</tr>
<tr>
<td>28.452</td>
<td>1.025</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C21[3][A]</td>
<td>rgb_next_23_s493/I2</td>
</tr>
<tr>
<td>28.915</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C21[3][A]</td>
<td style=" background: #97FFFF;">rgb_next_23_s493/F</td>
</tr>
<tr>
<td>28.919</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C21[3][B]</td>
<td>rgb_next_23_s386/I3</td>
</tr>
<tr>
<td>29.529</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C21[3][B]</td>
<td style=" background: #97FFFF;">rgb_next_23_s386/F</td>
</tr>
<tr>
<td>30.137</td>
<td>0.608</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C21[2][A]</td>
<td>rgb_next_23_s295/I0</td>
</tr>
<tr>
<td>30.601</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C21[2][A]</td>
<td style=" background: #97FFFF;">rgb_next_23_s295/F</td>
</tr>
<tr>
<td>31.682</td>
<td>1.081</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C26[1][B]</td>
<td>rgb_next_23_s168/I3</td>
</tr>
<tr>
<td>32.146</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C26[1][B]</td>
<td style=" background: #97FFFF;">rgb_next_23_s168/F</td>
</tr>
<tr>
<td>32.150</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C26[2][B]</td>
<td>rgb_next_23_s71/I3</td>
</tr>
<tr>
<td>32.964</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C26[2][B]</td>
<td style=" background: #97FFFF;">rgb_next_23_s71/F</td>
</tr>
<tr>
<td>32.968</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C26[0][B]</td>
<td>rgb_next_23_s36/I3</td>
</tr>
<tr>
<td>33.729</td>
<td>0.760</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R7C26[0][B]</td>
<td style=" background: #97FFFF;">rgb_next_23_s36/F</td>
</tr>
<tr>
<td>34.039</td>
<td>0.310</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C26[0][A]</td>
<td>rgb_next_23_s26/I3</td>
</tr>
<tr>
<td>34.648</td>
<td>0.609</td>
<td>tINS</td>
<td>RF</td>
<td>30</td>
<td>R8C26[0][A]</td>
<td style=" background: #97FFFF;">rgb_next_23_s26/F</td>
</tr>
<tr>
<td>36.114</td>
<td>1.466</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C21[3][B]</td>
<td>rgb_next_0_s22/I1</td>
</tr>
<tr>
<td>36.928</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R11C21[3][B]</td>
<td style=" background: #97FFFF;">rgb_next_0_s22/F</td>
</tr>
<tr>
<td>38.000</td>
<td>1.072</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C20[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>6.498</td>
<td>6.498</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.498</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>6.742</td>
<td>0.245</td>
<td>tCL</td>
<td>RR</td>
<td>313</td>
<td>RIGHTSIDE[1]</td>
<td>clk_pixel_gen/CLKOUT</td>
</tr>
<tr>
<td>6.922</td>
<td>0.179</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C20[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_6_s0/CLK</td>
</tr>
<tr>
<td>6.625</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C20[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>6.498</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>34</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.179, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 19.136, 50.927%; route: 18.100, 48.170%; tC2Q: 0.340, 0.904%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.179, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-31.252</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>37.877</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.625</td>
</tr>
<tr>
<td class="label">From</td>
<td>cnt_h_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_21_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.245</td>
<td>0.245</td>
<td>tCL</td>
<td>RR</td>
<td>313</td>
<td>RIGHTSIDE[1]</td>
<td>clk_pixel_gen/CLKOUT</td>
</tr>
<tr>
<td>0.424</td>
<td>0.179</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C31[1][B]</td>
<td>cnt_h_5_s0/CLK</td>
</tr>
<tr>
<td>0.764</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>24</td>
<td>R14C31[1][B]</td>
<td style=" font-weight:bold;">cnt_h_5_s0/Q</td>
</tr>
<tr>
<td>2.354</td>
<td>1.590</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C24[2][B]</td>
<td>n78_s2/I0</td>
</tr>
<tr>
<td>2.818</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R7C24[2][B]</td>
<td style=" background: #97FFFF;">n78_s2/F</td>
</tr>
<tr>
<td>3.801</td>
<td>0.983</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C27[0][B]</td>
<td>n78_s0/I1</td>
</tr>
<tr>
<td>4.264</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>36</td>
<td>R9C27[0][B]</td>
<td style=" background: #97FFFF;">n78_s0/F</td>
</tr>
<tr>
<td>5.161</td>
<td>0.897</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C23[3][B]</td>
<td>cnt_h_next_4_s2/I0</td>
</tr>
<tr>
<td>5.771</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>25</td>
<td>R11C23[3][B]</td>
<td style=" background: #97FFFF;">cnt_h_next_4_s2/F</td>
</tr>
<tr>
<td>6.787</td>
<td>1.017</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C21[1][B]</td>
<td>VGA_PRINT/mult_8983_DOUT_2_s/I0</td>
</tr>
<tr>
<td>7.308</td>
<td>0.521</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C21[1][B]</td>
<td style=" background: #97FFFF;">VGA_PRINT/mult_8983_DOUT_2_s/SUM</td>
</tr>
<tr>
<td>7.671</td>
<td>0.363</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C21[1][A]</td>
<td>VGA_PRINT/mult_8984_DOUT_1_s/I0</td>
</tr>
<tr>
<td>8.445</td>
<td>0.774</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C21[1][A]</td>
<td style=" background: #97FFFF;">VGA_PRINT/mult_8984_DOUT_1_s/COUT</td>
</tr>
<tr>
<td>8.445</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C21[1][B]</td>
<td>VGA_PRINT/mult_8984_DOUT_2_s/CIN</td>
</tr>
<tr>
<td>8.863</td>
<td>0.417</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C21[1][B]</td>
<td style=" background: #97FFFF;">VGA_PRINT/mult_8984_DOUT_2_s/SUM</td>
</tr>
<tr>
<td>10.063</td>
<td>1.200</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C20[0][B]</td>
<td>VGA_PRINT/mult_8985_DOUT_1_s/I0</td>
</tr>
<tr>
<td>10.837</td>
<td>0.774</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C20[0][B]</td>
<td style=" background: #97FFFF;">VGA_PRINT/mult_8985_DOUT_1_s/COUT</td>
</tr>
<tr>
<td>10.837</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C20[1][A]</td>
<td>VGA_PRINT/mult_8985_DOUT_2_s/CIN</td>
</tr>
<tr>
<td>11.254</td>
<td>0.417</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C20[1][A]</td>
<td style=" background: #97FFFF;">VGA_PRINT/mult_8985_DOUT_2_s/SUM</td>
</tr>
<tr>
<td>11.977</td>
<td>0.722</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C20[1][A]</td>
<td>VGA_PRINT/mult_8986_DOUT_1_s/I0</td>
</tr>
<tr>
<td>12.516</td>
<td>0.539</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C20[1][A]</td>
<td style=" background: #97FFFF;">VGA_PRINT/mult_8986_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>13.099</td>
<td>0.583</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R8C21[0][A]</td>
<td>VGA_PRINT/n3397_s/I0</td>
</tr>
<tr>
<td>13.873</td>
<td>0.774</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C21[0][A]</td>
<td style=" background: #97FFFF;">VGA_PRINT/n3397_s/COUT</td>
</tr>
<tr>
<td>13.873</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C21[0][B]</td>
<td>VGA_PRINT/mult_8987_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>14.290</td>
<td>0.417</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C21[0][B]</td>
<td style=" background: #97FFFF;">VGA_PRINT/mult_8987_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>15.012</td>
<td>0.722</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C20[0][B]</td>
<td>VGA_PRINT/n3396_s/I0</td>
</tr>
<tr>
<td>15.787</td>
<td>0.774</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C20[0][B]</td>
<td style=" background: #97FFFF;">VGA_PRINT/n3396_s/COUT</td>
</tr>
<tr>
<td>15.787</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C20[1][A]</td>
<td>VGA_PRINT/mult_8988_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>16.204</td>
<td>0.417</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C20[1][A]</td>
<td style=" background: #97FFFF;">VGA_PRINT/mult_8988_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>16.800</td>
<td>0.596</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C21[0][A]</td>
<td>VGA_PRINT/n3395_s/I0</td>
</tr>
<tr>
<td>17.574</td>
<td>0.774</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C21[0][A]</td>
<td style=" background: #97FFFF;">VGA_PRINT/n3395_s/COUT</td>
</tr>
<tr>
<td>17.574</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C21[0][B]</td>
<td>VGA_PRINT/mult_8989_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>17.992</td>
<td>0.417</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C21[0][B]</td>
<td style=" background: #97FFFF;">VGA_PRINT/mult_8989_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>18.714</td>
<td>0.722</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C22[0][B]</td>
<td>VGA_PRINT/n3394_s/I0</td>
</tr>
<tr>
<td>19.488</td>
<td>0.774</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C22[0][B]</td>
<td style=" background: #97FFFF;">VGA_PRINT/n3394_s/COUT</td>
</tr>
<tr>
<td>19.488</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C22[1][A]</td>
<td>VGA_PRINT/mult_89810_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>19.905</td>
<td>0.417</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C22[1][A]</td>
<td style=" background: #97FFFF;">VGA_PRINT/mult_89810_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>20.501</td>
<td>0.596</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C21[0][A]</td>
<td>VGA_PRINT/n3393_s/I0</td>
</tr>
<tr>
<td>21.276</td>
<td>0.774</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C21[0][A]</td>
<td style=" background: #97FFFF;">VGA_PRINT/n3393_s/COUT</td>
</tr>
<tr>
<td>21.276</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C21[0][B]</td>
<td>VGA_PRINT/mult_89811_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>21.693</td>
<td>0.417</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C21[0][B]</td>
<td style=" background: #97FFFF;">VGA_PRINT/mult_89811_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>22.415</td>
<td>0.722</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C20[0][B]</td>
<td>VGA_PRINT/n3392_s/I0</td>
</tr>
<tr>
<td>23.189</td>
<td>0.774</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C20[0][B]</td>
<td style=" background: #97FFFF;">VGA_PRINT/n3392_s/COUT</td>
</tr>
<tr>
<td>23.189</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C20[1][A]</td>
<td>VGA_PRINT/mult_89812_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>23.607</td>
<td>0.417</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C20[1][A]</td>
<td style=" background: #97FFFF;">VGA_PRINT/mult_89812_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>24.215</td>
<td>0.608</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C20[0][A]</td>
<td>VGA_PRINT/n3391_s/I0</td>
</tr>
<tr>
<td>24.989</td>
<td>0.774</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C20[0][A]</td>
<td style=" background: #97FFFF;">VGA_PRINT/n3391_s/COUT</td>
</tr>
<tr>
<td>24.989</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C20[0][B]</td>
<td>VGA_PRINT/mult_89813_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>25.406</td>
<td>0.417</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C20[0][B]</td>
<td style=" background: #97FFFF;">VGA_PRINT/mult_89813_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>26.609</td>
<td>1.203</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C21[0][B]</td>
<td>VGA_PRINT/n3390_s/I0</td>
</tr>
<tr>
<td>27.384</td>
<td>0.774</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C21[0][B]</td>
<td style=" background: #97FFFF;">VGA_PRINT/n3390_s/COUT</td>
</tr>
<tr>
<td>27.384</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C21[1][A]</td>
<td>VGA_PRINT/mult_89814_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>27.426</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C21[1][A]</td>
<td style=" background: #97FFFF;">VGA_PRINT/mult_89814_DOUT_1_s/COUT</td>
</tr>
<tr>
<td>28.452</td>
<td>1.025</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C21[3][A]</td>
<td>rgb_next_23_s493/I2</td>
</tr>
<tr>
<td>28.915</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C21[3][A]</td>
<td style=" background: #97FFFF;">rgb_next_23_s493/F</td>
</tr>
<tr>
<td>28.919</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C21[3][B]</td>
<td>rgb_next_23_s386/I3</td>
</tr>
<tr>
<td>29.529</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C21[3][B]</td>
<td style=" background: #97FFFF;">rgb_next_23_s386/F</td>
</tr>
<tr>
<td>30.137</td>
<td>0.608</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C21[2][A]</td>
<td>rgb_next_23_s295/I0</td>
</tr>
<tr>
<td>30.601</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C21[2][A]</td>
<td style=" background: #97FFFF;">rgb_next_23_s295/F</td>
</tr>
<tr>
<td>31.682</td>
<td>1.081</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C26[1][B]</td>
<td>rgb_next_23_s168/I3</td>
</tr>
<tr>
<td>32.146</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C26[1][B]</td>
<td style=" background: #97FFFF;">rgb_next_23_s168/F</td>
</tr>
<tr>
<td>32.150</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C26[2][B]</td>
<td>rgb_next_23_s71/I3</td>
</tr>
<tr>
<td>32.964</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C26[2][B]</td>
<td style=" background: #97FFFF;">rgb_next_23_s71/F</td>
</tr>
<tr>
<td>32.968</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C26[0][B]</td>
<td>rgb_next_23_s36/I3</td>
</tr>
<tr>
<td>33.729</td>
<td>0.760</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R7C26[0][B]</td>
<td style=" background: #97FFFF;">rgb_next_23_s36/F</td>
</tr>
<tr>
<td>34.039</td>
<td>0.310</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C26[0][A]</td>
<td>rgb_next_23_s26/I3</td>
</tr>
<tr>
<td>34.648</td>
<td>0.609</td>
<td>tINS</td>
<td>RF</td>
<td>30</td>
<td>R8C26[0][A]</td>
<td style=" background: #97FFFF;">rgb_next_23_s26/F</td>
</tr>
<tr>
<td>35.999</td>
<td>1.351</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C19[0][B]</td>
<td>rgb_next_21_s22/I1</td>
</tr>
<tr>
<td>36.813</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R12C19[0][B]</td>
<td style=" background: #97FFFF;">rgb_next_21_s22/F</td>
</tr>
<tr>
<td>37.877</td>
<td>1.064</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C18[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_21_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>6.498</td>
<td>6.498</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.498</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>6.742</td>
<td>0.245</td>
<td>tCL</td>
<td>RR</td>
<td>313</td>
<td>RIGHTSIDE[1]</td>
<td>clk_pixel_gen/CLKOUT</td>
</tr>
<tr>
<td>6.922</td>
<td>0.179</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C18[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_21_s0/CLK</td>
</tr>
<tr>
<td>6.625</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C18[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_21_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>6.498</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>34</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.179, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 19.136, 51.094%; route: 17.977, 47.999%; tC2Q: 0.340, 0.907%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.179, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-31.150</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>37.776</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.625</td>
</tr>
<tr>
<td class="label">From</td>
<td>cnt_h_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>rgb_g_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.245</td>
<td>0.245</td>
<td>tCL</td>
<td>RR</td>
<td>313</td>
<td>RIGHTSIDE[1]</td>
<td>clk_pixel_gen/CLKOUT</td>
</tr>
<tr>
<td>0.424</td>
<td>0.179</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C31[1][B]</td>
<td>cnt_h_5_s0/CLK</td>
</tr>
<tr>
<td>0.764</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>24</td>
<td>R14C31[1][B]</td>
<td style=" font-weight:bold;">cnt_h_5_s0/Q</td>
</tr>
<tr>
<td>2.354</td>
<td>1.590</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C24[2][B]</td>
<td>n78_s2/I0</td>
</tr>
<tr>
<td>2.818</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R7C24[2][B]</td>
<td style=" background: #97FFFF;">n78_s2/F</td>
</tr>
<tr>
<td>3.801</td>
<td>0.983</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C27[0][B]</td>
<td>n78_s0/I1</td>
</tr>
<tr>
<td>4.264</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>36</td>
<td>R9C27[0][B]</td>
<td style=" background: #97FFFF;">n78_s0/F</td>
</tr>
<tr>
<td>5.161</td>
<td>0.897</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C23[3][B]</td>
<td>cnt_h_next_4_s2/I0</td>
</tr>
<tr>
<td>5.771</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>25</td>
<td>R11C23[3][B]</td>
<td style=" background: #97FFFF;">cnt_h_next_4_s2/F</td>
</tr>
<tr>
<td>6.787</td>
<td>1.017</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C21[1][B]</td>
<td>VGA_PRINT/mult_8983_DOUT_2_s/I0</td>
</tr>
<tr>
<td>7.308</td>
<td>0.521</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C21[1][B]</td>
<td style=" background: #97FFFF;">VGA_PRINT/mult_8983_DOUT_2_s/SUM</td>
</tr>
<tr>
<td>7.671</td>
<td>0.363</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C21[1][A]</td>
<td>VGA_PRINT/mult_8984_DOUT_1_s/I0</td>
</tr>
<tr>
<td>8.445</td>
<td>0.774</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C21[1][A]</td>
<td style=" background: #97FFFF;">VGA_PRINT/mult_8984_DOUT_1_s/COUT</td>
</tr>
<tr>
<td>8.445</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C21[1][B]</td>
<td>VGA_PRINT/mult_8984_DOUT_2_s/CIN</td>
</tr>
<tr>
<td>8.863</td>
<td>0.417</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C21[1][B]</td>
<td style=" background: #97FFFF;">VGA_PRINT/mult_8984_DOUT_2_s/SUM</td>
</tr>
<tr>
<td>10.063</td>
<td>1.200</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C20[0][B]</td>
<td>VGA_PRINT/mult_8985_DOUT_1_s/I0</td>
</tr>
<tr>
<td>10.837</td>
<td>0.774</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C20[0][B]</td>
<td style=" background: #97FFFF;">VGA_PRINT/mult_8985_DOUT_1_s/COUT</td>
</tr>
<tr>
<td>10.837</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C20[1][A]</td>
<td>VGA_PRINT/mult_8985_DOUT_2_s/CIN</td>
</tr>
<tr>
<td>11.254</td>
<td>0.417</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C20[1][A]</td>
<td style=" background: #97FFFF;">VGA_PRINT/mult_8985_DOUT_2_s/SUM</td>
</tr>
<tr>
<td>11.977</td>
<td>0.722</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C20[1][A]</td>
<td>VGA_PRINT/mult_8986_DOUT_1_s/I0</td>
</tr>
<tr>
<td>12.516</td>
<td>0.539</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C20[1][A]</td>
<td style=" background: #97FFFF;">VGA_PRINT/mult_8986_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>13.099</td>
<td>0.583</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R8C21[0][A]</td>
<td>VGA_PRINT/n3397_s/I0</td>
</tr>
<tr>
<td>13.873</td>
<td>0.774</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C21[0][A]</td>
<td style=" background: #97FFFF;">VGA_PRINT/n3397_s/COUT</td>
</tr>
<tr>
<td>13.873</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C21[0][B]</td>
<td>VGA_PRINT/mult_8987_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>14.290</td>
<td>0.417</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C21[0][B]</td>
<td style=" background: #97FFFF;">VGA_PRINT/mult_8987_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>15.012</td>
<td>0.722</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C20[0][B]</td>
<td>VGA_PRINT/n3396_s/I0</td>
</tr>
<tr>
<td>15.787</td>
<td>0.774</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C20[0][B]</td>
<td style=" background: #97FFFF;">VGA_PRINT/n3396_s/COUT</td>
</tr>
<tr>
<td>15.787</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C20[1][A]</td>
<td>VGA_PRINT/mult_8988_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>16.204</td>
<td>0.417</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C20[1][A]</td>
<td style=" background: #97FFFF;">VGA_PRINT/mult_8988_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>16.800</td>
<td>0.596</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C21[0][A]</td>
<td>VGA_PRINT/n3395_s/I0</td>
</tr>
<tr>
<td>17.574</td>
<td>0.774</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C21[0][A]</td>
<td style=" background: #97FFFF;">VGA_PRINT/n3395_s/COUT</td>
</tr>
<tr>
<td>17.574</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C21[0][B]</td>
<td>VGA_PRINT/mult_8989_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>17.992</td>
<td>0.417</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C21[0][B]</td>
<td style=" background: #97FFFF;">VGA_PRINT/mult_8989_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>18.714</td>
<td>0.722</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C22[0][B]</td>
<td>VGA_PRINT/n3394_s/I0</td>
</tr>
<tr>
<td>19.488</td>
<td>0.774</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C22[0][B]</td>
<td style=" background: #97FFFF;">VGA_PRINT/n3394_s/COUT</td>
</tr>
<tr>
<td>19.488</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C22[1][A]</td>
<td>VGA_PRINT/mult_89810_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>19.905</td>
<td>0.417</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C22[1][A]</td>
<td style=" background: #97FFFF;">VGA_PRINT/mult_89810_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>20.501</td>
<td>0.596</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C21[0][A]</td>
<td>VGA_PRINT/n3393_s/I0</td>
</tr>
<tr>
<td>21.276</td>
<td>0.774</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C21[0][A]</td>
<td style=" background: #97FFFF;">VGA_PRINT/n3393_s/COUT</td>
</tr>
<tr>
<td>21.276</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C21[0][B]</td>
<td>VGA_PRINT/mult_89811_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>21.693</td>
<td>0.417</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C21[0][B]</td>
<td style=" background: #97FFFF;">VGA_PRINT/mult_89811_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>22.415</td>
<td>0.722</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C20[0][B]</td>
<td>VGA_PRINT/n3392_s/I0</td>
</tr>
<tr>
<td>23.189</td>
<td>0.774</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C20[0][B]</td>
<td style=" background: #97FFFF;">VGA_PRINT/n3392_s/COUT</td>
</tr>
<tr>
<td>23.189</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C20[1][A]</td>
<td>VGA_PRINT/mult_89812_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>23.607</td>
<td>0.417</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C20[1][A]</td>
<td style=" background: #97FFFF;">VGA_PRINT/mult_89812_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>24.215</td>
<td>0.608</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C20[0][A]</td>
<td>VGA_PRINT/n3391_s/I0</td>
</tr>
<tr>
<td>24.989</td>
<td>0.774</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C20[0][A]</td>
<td style=" background: #97FFFF;">VGA_PRINT/n3391_s/COUT</td>
</tr>
<tr>
<td>24.989</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C20[0][B]</td>
<td>VGA_PRINT/mult_89813_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>25.406</td>
<td>0.417</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C20[0][B]</td>
<td style=" background: #97FFFF;">VGA_PRINT/mult_89813_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>26.609</td>
<td>1.203</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C21[0][B]</td>
<td>VGA_PRINT/n3390_s/I0</td>
</tr>
<tr>
<td>27.384</td>
<td>0.774</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C21[0][B]</td>
<td style=" background: #97FFFF;">VGA_PRINT/n3390_s/COUT</td>
</tr>
<tr>
<td>27.384</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C21[1][A]</td>
<td>VGA_PRINT/mult_89814_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>27.426</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C21[1][A]</td>
<td style=" background: #97FFFF;">VGA_PRINT/mult_89814_DOUT_1_s/COUT</td>
</tr>
<tr>
<td>28.452</td>
<td>1.025</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C21[3][A]</td>
<td>rgb_next_23_s493/I2</td>
</tr>
<tr>
<td>28.915</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C21[3][A]</td>
<td style=" background: #97FFFF;">rgb_next_23_s493/F</td>
</tr>
<tr>
<td>28.919</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C21[3][B]</td>
<td>rgb_next_23_s386/I3</td>
</tr>
<tr>
<td>29.529</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C21[3][B]</td>
<td style=" background: #97FFFF;">rgb_next_23_s386/F</td>
</tr>
<tr>
<td>30.137</td>
<td>0.608</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C21[2][A]</td>
<td>rgb_next_23_s295/I0</td>
</tr>
<tr>
<td>30.601</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C21[2][A]</td>
<td style=" background: #97FFFF;">rgb_next_23_s295/F</td>
</tr>
<tr>
<td>31.682</td>
<td>1.081</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C26[1][B]</td>
<td>rgb_next_23_s168/I3</td>
</tr>
<tr>
<td>32.146</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C26[1][B]</td>
<td style=" background: #97FFFF;">rgb_next_23_s168/F</td>
</tr>
<tr>
<td>32.150</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C26[2][B]</td>
<td>rgb_next_23_s71/I3</td>
</tr>
<tr>
<td>32.964</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C26[2][B]</td>
<td style=" background: #97FFFF;">rgb_next_23_s71/F</td>
</tr>
<tr>
<td>32.968</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C26[0][B]</td>
<td>rgb_next_23_s36/I3</td>
</tr>
<tr>
<td>33.729</td>
<td>0.760</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R7C26[0][B]</td>
<td style=" background: #97FFFF;">rgb_next_23_s36/F</td>
</tr>
<tr>
<td>34.039</td>
<td>0.310</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C26[0][A]</td>
<td>rgb_next_23_s26/I3</td>
</tr>
<tr>
<td>34.648</td>
<td>0.609</td>
<td>tINS</td>
<td>RF</td>
<td>30</td>
<td>R8C26[0][A]</td>
<td style=" background: #97FFFF;">rgb_next_23_s26/F</td>
</tr>
<tr>
<td>36.236</td>
<td>1.588</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C21[0][B]</td>
<td>rgb_next_13_s31/I1</td>
</tr>
<tr>
<td>36.700</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R13C21[0][B]</td>
<td style=" background: #97FFFF;">rgb_next_13_s31/F</td>
</tr>
<tr>
<td>37.776</td>
<td>1.076</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C19[0][B]</td>
<td style=" font-weight:bold;">rgb_g_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>6.498</td>
<td>6.498</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.498</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>6.742</td>
<td>0.245</td>
<td>tCL</td>
<td>RR</td>
<td>313</td>
<td>RIGHTSIDE[1]</td>
<td>clk_pixel_gen/CLKOUT</td>
</tr>
<tr>
<td>6.922</td>
<td>0.179</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C19[0][B]</td>
<td>rgb_g_5_s0/CLK</td>
</tr>
<tr>
<td>6.625</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C19[0][B]</td>
<td>rgb_g_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>6.498</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>34</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.179, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 18.786, 50.294%; route: 18.226, 48.796%; tC2Q: 0.340, 0.909%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.179, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-31.148</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>37.773</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.625</td>
</tr>
<tr>
<td class="label">From</td>
<td>cnt_h_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.245</td>
<td>0.245</td>
<td>tCL</td>
<td>RR</td>
<td>313</td>
<td>RIGHTSIDE[1]</td>
<td>clk_pixel_gen/CLKOUT</td>
</tr>
<tr>
<td>0.424</td>
<td>0.179</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C31[1][B]</td>
<td>cnt_h_5_s0/CLK</td>
</tr>
<tr>
<td>0.764</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>24</td>
<td>R14C31[1][B]</td>
<td style=" font-weight:bold;">cnt_h_5_s0/Q</td>
</tr>
<tr>
<td>2.354</td>
<td>1.590</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C24[2][B]</td>
<td>n78_s2/I0</td>
</tr>
<tr>
<td>2.818</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R7C24[2][B]</td>
<td style=" background: #97FFFF;">n78_s2/F</td>
</tr>
<tr>
<td>3.801</td>
<td>0.983</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C27[0][B]</td>
<td>n78_s0/I1</td>
</tr>
<tr>
<td>4.264</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>36</td>
<td>R9C27[0][B]</td>
<td style=" background: #97FFFF;">n78_s0/F</td>
</tr>
<tr>
<td>5.161</td>
<td>0.897</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C23[3][B]</td>
<td>cnt_h_next_4_s2/I0</td>
</tr>
<tr>
<td>5.771</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>25</td>
<td>R11C23[3][B]</td>
<td style=" background: #97FFFF;">cnt_h_next_4_s2/F</td>
</tr>
<tr>
<td>6.787</td>
<td>1.017</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C21[1][B]</td>
<td>VGA_PRINT/mult_8983_DOUT_2_s/I0</td>
</tr>
<tr>
<td>7.308</td>
<td>0.521</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C21[1][B]</td>
<td style=" background: #97FFFF;">VGA_PRINT/mult_8983_DOUT_2_s/SUM</td>
</tr>
<tr>
<td>7.671</td>
<td>0.363</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C21[1][A]</td>
<td>VGA_PRINT/mult_8984_DOUT_1_s/I0</td>
</tr>
<tr>
<td>8.445</td>
<td>0.774</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C21[1][A]</td>
<td style=" background: #97FFFF;">VGA_PRINT/mult_8984_DOUT_1_s/COUT</td>
</tr>
<tr>
<td>8.445</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C21[1][B]</td>
<td>VGA_PRINT/mult_8984_DOUT_2_s/CIN</td>
</tr>
<tr>
<td>8.863</td>
<td>0.417</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C21[1][B]</td>
<td style=" background: #97FFFF;">VGA_PRINT/mult_8984_DOUT_2_s/SUM</td>
</tr>
<tr>
<td>10.063</td>
<td>1.200</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C20[0][B]</td>
<td>VGA_PRINT/mult_8985_DOUT_1_s/I0</td>
</tr>
<tr>
<td>10.837</td>
<td>0.774</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C20[0][B]</td>
<td style=" background: #97FFFF;">VGA_PRINT/mult_8985_DOUT_1_s/COUT</td>
</tr>
<tr>
<td>10.837</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C20[1][A]</td>
<td>VGA_PRINT/mult_8985_DOUT_2_s/CIN</td>
</tr>
<tr>
<td>11.254</td>
<td>0.417</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C20[1][A]</td>
<td style=" background: #97FFFF;">VGA_PRINT/mult_8985_DOUT_2_s/SUM</td>
</tr>
<tr>
<td>11.977</td>
<td>0.722</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C20[1][A]</td>
<td>VGA_PRINT/mult_8986_DOUT_1_s/I0</td>
</tr>
<tr>
<td>12.516</td>
<td>0.539</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C20[1][A]</td>
<td style=" background: #97FFFF;">VGA_PRINT/mult_8986_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>13.099</td>
<td>0.583</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R8C21[0][A]</td>
<td>VGA_PRINT/n3397_s/I0</td>
</tr>
<tr>
<td>13.873</td>
<td>0.774</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C21[0][A]</td>
<td style=" background: #97FFFF;">VGA_PRINT/n3397_s/COUT</td>
</tr>
<tr>
<td>13.873</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C21[0][B]</td>
<td>VGA_PRINT/mult_8987_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>14.290</td>
<td>0.417</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C21[0][B]</td>
<td style=" background: #97FFFF;">VGA_PRINT/mult_8987_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>15.012</td>
<td>0.722</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C20[0][B]</td>
<td>VGA_PRINT/n3396_s/I0</td>
</tr>
<tr>
<td>15.787</td>
<td>0.774</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C20[0][B]</td>
<td style=" background: #97FFFF;">VGA_PRINT/n3396_s/COUT</td>
</tr>
<tr>
<td>15.787</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C20[1][A]</td>
<td>VGA_PRINT/mult_8988_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>16.204</td>
<td>0.417</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C20[1][A]</td>
<td style=" background: #97FFFF;">VGA_PRINT/mult_8988_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>16.800</td>
<td>0.596</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C21[0][A]</td>
<td>VGA_PRINT/n3395_s/I0</td>
</tr>
<tr>
<td>17.574</td>
<td>0.774</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C21[0][A]</td>
<td style=" background: #97FFFF;">VGA_PRINT/n3395_s/COUT</td>
</tr>
<tr>
<td>17.574</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C21[0][B]</td>
<td>VGA_PRINT/mult_8989_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>17.992</td>
<td>0.417</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C21[0][B]</td>
<td style=" background: #97FFFF;">VGA_PRINT/mult_8989_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>18.714</td>
<td>0.722</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C22[0][B]</td>
<td>VGA_PRINT/n3394_s/I0</td>
</tr>
<tr>
<td>19.488</td>
<td>0.774</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C22[0][B]</td>
<td style=" background: #97FFFF;">VGA_PRINT/n3394_s/COUT</td>
</tr>
<tr>
<td>19.488</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C22[1][A]</td>
<td>VGA_PRINT/mult_89810_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>19.905</td>
<td>0.417</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C22[1][A]</td>
<td style=" background: #97FFFF;">VGA_PRINT/mult_89810_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>20.501</td>
<td>0.596</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C21[0][A]</td>
<td>VGA_PRINT/n3393_s/I0</td>
</tr>
<tr>
<td>21.276</td>
<td>0.774</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C21[0][A]</td>
<td style=" background: #97FFFF;">VGA_PRINT/n3393_s/COUT</td>
</tr>
<tr>
<td>21.276</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C21[0][B]</td>
<td>VGA_PRINT/mult_89811_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>21.693</td>
<td>0.417</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C21[0][B]</td>
<td style=" background: #97FFFF;">VGA_PRINT/mult_89811_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>22.415</td>
<td>0.722</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C20[0][B]</td>
<td>VGA_PRINT/n3392_s/I0</td>
</tr>
<tr>
<td>23.189</td>
<td>0.774</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C20[0][B]</td>
<td style=" background: #97FFFF;">VGA_PRINT/n3392_s/COUT</td>
</tr>
<tr>
<td>23.189</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C20[1][A]</td>
<td>VGA_PRINT/mult_89812_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>23.607</td>
<td>0.417</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C20[1][A]</td>
<td style=" background: #97FFFF;">VGA_PRINT/mult_89812_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>24.215</td>
<td>0.608</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C20[0][A]</td>
<td>VGA_PRINT/n3391_s/I0</td>
</tr>
<tr>
<td>24.989</td>
<td>0.774</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C20[0][A]</td>
<td style=" background: #97FFFF;">VGA_PRINT/n3391_s/COUT</td>
</tr>
<tr>
<td>24.989</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C20[0][B]</td>
<td>VGA_PRINT/mult_89813_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>25.406</td>
<td>0.417</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C20[0][B]</td>
<td style=" background: #97FFFF;">VGA_PRINT/mult_89813_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>26.609</td>
<td>1.203</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C21[0][B]</td>
<td>VGA_PRINT/n3390_s/I0</td>
</tr>
<tr>
<td>27.384</td>
<td>0.774</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C21[0][B]</td>
<td style=" background: #97FFFF;">VGA_PRINT/n3390_s/COUT</td>
</tr>
<tr>
<td>27.384</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C21[1][A]</td>
<td>VGA_PRINT/mult_89814_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>27.426</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C21[1][A]</td>
<td style=" background: #97FFFF;">VGA_PRINT/mult_89814_DOUT_1_s/COUT</td>
</tr>
<tr>
<td>28.452</td>
<td>1.025</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C21[3][A]</td>
<td>rgb_next_23_s493/I2</td>
</tr>
<tr>
<td>28.915</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C21[3][A]</td>
<td style=" background: #97FFFF;">rgb_next_23_s493/F</td>
</tr>
<tr>
<td>28.919</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C21[3][B]</td>
<td>rgb_next_23_s386/I3</td>
</tr>
<tr>
<td>29.529</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C21[3][B]</td>
<td style=" background: #97FFFF;">rgb_next_23_s386/F</td>
</tr>
<tr>
<td>30.137</td>
<td>0.608</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C21[2][A]</td>
<td>rgb_next_23_s295/I0</td>
</tr>
<tr>
<td>30.601</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C21[2][A]</td>
<td style=" background: #97FFFF;">rgb_next_23_s295/F</td>
</tr>
<tr>
<td>31.682</td>
<td>1.081</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C26[1][B]</td>
<td>rgb_next_23_s168/I3</td>
</tr>
<tr>
<td>32.146</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C26[1][B]</td>
<td style=" background: #97FFFF;">rgb_next_23_s168/F</td>
</tr>
<tr>
<td>32.150</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C26[2][B]</td>
<td>rgb_next_23_s71/I3</td>
</tr>
<tr>
<td>32.964</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C26[2][B]</td>
<td style=" background: #97FFFF;">rgb_next_23_s71/F</td>
</tr>
<tr>
<td>32.968</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C26[0][B]</td>
<td>rgb_next_23_s36/I3</td>
</tr>
<tr>
<td>33.729</td>
<td>0.760</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R7C26[0][B]</td>
<td style=" background: #97FFFF;">rgb_next_23_s36/F</td>
</tr>
<tr>
<td>34.039</td>
<td>0.310</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C26[0][A]</td>
<td>rgb_next_23_s26/I3</td>
</tr>
<tr>
<td>34.648</td>
<td>0.609</td>
<td>tINS</td>
<td>RF</td>
<td>30</td>
<td>R8C26[0][A]</td>
<td style=" background: #97FFFF;">rgb_next_23_s26/F</td>
</tr>
<tr>
<td>36.487</td>
<td>1.839</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C14[0][A]</td>
<td>rgb_next_5_s22/I1</td>
</tr>
<tr>
<td>37.301</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R13C14[0][A]</td>
<td style=" background: #97FFFF;">rgb_next_5_s22/F</td>
</tr>
<tr>
<td>37.773</td>
<td>0.472</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C14[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_4_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>6.498</td>
<td>6.498</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.498</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>6.742</td>
<td>0.245</td>
<td>tCL</td>
<td>RR</td>
<td>313</td>
<td>RIGHTSIDE[1]</td>
<td>clk_pixel_gen/CLKOUT</td>
</tr>
<tr>
<td>6.922</td>
<td>0.179</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C14[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_4_s1/CLK</td>
</tr>
<tr>
<td>6.625</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C14[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>6.498</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>34</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.179, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 19.136, 51.236%; route: 17.873, 47.854%; tC2Q: 0.340, 0.909%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.179, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-31.148</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>37.773</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.625</td>
</tr>
<tr>
<td class="label">From</td>
<td>cnt_h_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.245</td>
<td>0.245</td>
<td>tCL</td>
<td>RR</td>
<td>313</td>
<td>RIGHTSIDE[1]</td>
<td>clk_pixel_gen/CLKOUT</td>
</tr>
<tr>
<td>0.424</td>
<td>0.179</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C31[1][B]</td>
<td>cnt_h_5_s0/CLK</td>
</tr>
<tr>
<td>0.764</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>24</td>
<td>R14C31[1][B]</td>
<td style=" font-weight:bold;">cnt_h_5_s0/Q</td>
</tr>
<tr>
<td>2.354</td>
<td>1.590</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C24[2][B]</td>
<td>n78_s2/I0</td>
</tr>
<tr>
<td>2.818</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R7C24[2][B]</td>
<td style=" background: #97FFFF;">n78_s2/F</td>
</tr>
<tr>
<td>3.801</td>
<td>0.983</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C27[0][B]</td>
<td>n78_s0/I1</td>
</tr>
<tr>
<td>4.264</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>36</td>
<td>R9C27[0][B]</td>
<td style=" background: #97FFFF;">n78_s0/F</td>
</tr>
<tr>
<td>5.161</td>
<td>0.897</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C23[3][B]</td>
<td>cnt_h_next_4_s2/I0</td>
</tr>
<tr>
<td>5.771</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>25</td>
<td>R11C23[3][B]</td>
<td style=" background: #97FFFF;">cnt_h_next_4_s2/F</td>
</tr>
<tr>
<td>6.787</td>
<td>1.017</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C21[1][B]</td>
<td>VGA_PRINT/mult_8983_DOUT_2_s/I0</td>
</tr>
<tr>
<td>7.308</td>
<td>0.521</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C21[1][B]</td>
<td style=" background: #97FFFF;">VGA_PRINT/mult_8983_DOUT_2_s/SUM</td>
</tr>
<tr>
<td>7.671</td>
<td>0.363</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C21[1][A]</td>
<td>VGA_PRINT/mult_8984_DOUT_1_s/I0</td>
</tr>
<tr>
<td>8.445</td>
<td>0.774</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C21[1][A]</td>
<td style=" background: #97FFFF;">VGA_PRINT/mult_8984_DOUT_1_s/COUT</td>
</tr>
<tr>
<td>8.445</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C21[1][B]</td>
<td>VGA_PRINT/mult_8984_DOUT_2_s/CIN</td>
</tr>
<tr>
<td>8.863</td>
<td>0.417</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C21[1][B]</td>
<td style=" background: #97FFFF;">VGA_PRINT/mult_8984_DOUT_2_s/SUM</td>
</tr>
<tr>
<td>10.063</td>
<td>1.200</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C20[0][B]</td>
<td>VGA_PRINT/mult_8985_DOUT_1_s/I0</td>
</tr>
<tr>
<td>10.837</td>
<td>0.774</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C20[0][B]</td>
<td style=" background: #97FFFF;">VGA_PRINT/mult_8985_DOUT_1_s/COUT</td>
</tr>
<tr>
<td>10.837</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C20[1][A]</td>
<td>VGA_PRINT/mult_8985_DOUT_2_s/CIN</td>
</tr>
<tr>
<td>11.254</td>
<td>0.417</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C20[1][A]</td>
<td style=" background: #97FFFF;">VGA_PRINT/mult_8985_DOUT_2_s/SUM</td>
</tr>
<tr>
<td>11.977</td>
<td>0.722</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C20[1][A]</td>
<td>VGA_PRINT/mult_8986_DOUT_1_s/I0</td>
</tr>
<tr>
<td>12.516</td>
<td>0.539</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C20[1][A]</td>
<td style=" background: #97FFFF;">VGA_PRINT/mult_8986_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>13.099</td>
<td>0.583</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R8C21[0][A]</td>
<td>VGA_PRINT/n3397_s/I0</td>
</tr>
<tr>
<td>13.873</td>
<td>0.774</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C21[0][A]</td>
<td style=" background: #97FFFF;">VGA_PRINT/n3397_s/COUT</td>
</tr>
<tr>
<td>13.873</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C21[0][B]</td>
<td>VGA_PRINT/mult_8987_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>14.290</td>
<td>0.417</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C21[0][B]</td>
<td style=" background: #97FFFF;">VGA_PRINT/mult_8987_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>15.012</td>
<td>0.722</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C20[0][B]</td>
<td>VGA_PRINT/n3396_s/I0</td>
</tr>
<tr>
<td>15.787</td>
<td>0.774</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C20[0][B]</td>
<td style=" background: #97FFFF;">VGA_PRINT/n3396_s/COUT</td>
</tr>
<tr>
<td>15.787</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C20[1][A]</td>
<td>VGA_PRINT/mult_8988_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>16.204</td>
<td>0.417</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C20[1][A]</td>
<td style=" background: #97FFFF;">VGA_PRINT/mult_8988_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>16.800</td>
<td>0.596</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C21[0][A]</td>
<td>VGA_PRINT/n3395_s/I0</td>
</tr>
<tr>
<td>17.574</td>
<td>0.774</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C21[0][A]</td>
<td style=" background: #97FFFF;">VGA_PRINT/n3395_s/COUT</td>
</tr>
<tr>
<td>17.574</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C21[0][B]</td>
<td>VGA_PRINT/mult_8989_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>17.992</td>
<td>0.417</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C21[0][B]</td>
<td style=" background: #97FFFF;">VGA_PRINT/mult_8989_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>18.714</td>
<td>0.722</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C22[0][B]</td>
<td>VGA_PRINT/n3394_s/I0</td>
</tr>
<tr>
<td>19.488</td>
<td>0.774</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C22[0][B]</td>
<td style=" background: #97FFFF;">VGA_PRINT/n3394_s/COUT</td>
</tr>
<tr>
<td>19.488</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C22[1][A]</td>
<td>VGA_PRINT/mult_89810_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>19.905</td>
<td>0.417</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C22[1][A]</td>
<td style=" background: #97FFFF;">VGA_PRINT/mult_89810_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>20.501</td>
<td>0.596</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C21[0][A]</td>
<td>VGA_PRINT/n3393_s/I0</td>
</tr>
<tr>
<td>21.276</td>
<td>0.774</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C21[0][A]</td>
<td style=" background: #97FFFF;">VGA_PRINT/n3393_s/COUT</td>
</tr>
<tr>
<td>21.276</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C21[0][B]</td>
<td>VGA_PRINT/mult_89811_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>21.693</td>
<td>0.417</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C21[0][B]</td>
<td style=" background: #97FFFF;">VGA_PRINT/mult_89811_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>22.415</td>
<td>0.722</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C20[0][B]</td>
<td>VGA_PRINT/n3392_s/I0</td>
</tr>
<tr>
<td>23.189</td>
<td>0.774</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C20[0][B]</td>
<td style=" background: #97FFFF;">VGA_PRINT/n3392_s/COUT</td>
</tr>
<tr>
<td>23.189</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C20[1][A]</td>
<td>VGA_PRINT/mult_89812_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>23.607</td>
<td>0.417</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C20[1][A]</td>
<td style=" background: #97FFFF;">VGA_PRINT/mult_89812_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>24.215</td>
<td>0.608</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C20[0][A]</td>
<td>VGA_PRINT/n3391_s/I0</td>
</tr>
<tr>
<td>24.989</td>
<td>0.774</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C20[0][A]</td>
<td style=" background: #97FFFF;">VGA_PRINT/n3391_s/COUT</td>
</tr>
<tr>
<td>24.989</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C20[0][B]</td>
<td>VGA_PRINT/mult_89813_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>25.406</td>
<td>0.417</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C20[0][B]</td>
<td style=" background: #97FFFF;">VGA_PRINT/mult_89813_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>26.609</td>
<td>1.203</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C21[0][B]</td>
<td>VGA_PRINT/n3390_s/I0</td>
</tr>
<tr>
<td>27.384</td>
<td>0.774</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C21[0][B]</td>
<td style=" background: #97FFFF;">VGA_PRINT/n3390_s/COUT</td>
</tr>
<tr>
<td>27.384</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C21[1][A]</td>
<td>VGA_PRINT/mult_89814_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>27.426</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C21[1][A]</td>
<td style=" background: #97FFFF;">VGA_PRINT/mult_89814_DOUT_1_s/COUT</td>
</tr>
<tr>
<td>28.452</td>
<td>1.025</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C21[3][A]</td>
<td>rgb_next_23_s493/I2</td>
</tr>
<tr>
<td>28.915</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C21[3][A]</td>
<td style=" background: #97FFFF;">rgb_next_23_s493/F</td>
</tr>
<tr>
<td>28.919</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C21[3][B]</td>
<td>rgb_next_23_s386/I3</td>
</tr>
<tr>
<td>29.529</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C21[3][B]</td>
<td style=" background: #97FFFF;">rgb_next_23_s386/F</td>
</tr>
<tr>
<td>30.137</td>
<td>0.608</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C21[2][A]</td>
<td>rgb_next_23_s295/I0</td>
</tr>
<tr>
<td>30.601</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C21[2][A]</td>
<td style=" background: #97FFFF;">rgb_next_23_s295/F</td>
</tr>
<tr>
<td>31.682</td>
<td>1.081</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C26[1][B]</td>
<td>rgb_next_23_s168/I3</td>
</tr>
<tr>
<td>32.146</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C26[1][B]</td>
<td style=" background: #97FFFF;">rgb_next_23_s168/F</td>
</tr>
<tr>
<td>32.150</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C26[2][B]</td>
<td>rgb_next_23_s71/I3</td>
</tr>
<tr>
<td>32.964</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C26[2][B]</td>
<td style=" background: #97FFFF;">rgb_next_23_s71/F</td>
</tr>
<tr>
<td>32.968</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C26[0][B]</td>
<td>rgb_next_23_s36/I3</td>
</tr>
<tr>
<td>33.729</td>
<td>0.760</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R7C26[0][B]</td>
<td style=" background: #97FFFF;">rgb_next_23_s36/F</td>
</tr>
<tr>
<td>34.039</td>
<td>0.310</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C26[0][A]</td>
<td>rgb_next_23_s26/I3</td>
</tr>
<tr>
<td>34.648</td>
<td>0.609</td>
<td>tINS</td>
<td>RF</td>
<td>30</td>
<td>R8C26[0][A]</td>
<td style=" background: #97FFFF;">rgb_next_23_s26/F</td>
</tr>
<tr>
<td>36.487</td>
<td>1.839</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C14[0][A]</td>
<td>rgb_next_5_s22/I1</td>
</tr>
<tr>
<td>37.301</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R13C14[0][A]</td>
<td style=" background: #97FFFF;">rgb_next_5_s22/F</td>
</tr>
<tr>
<td>37.773</td>
<td>0.472</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C14[2][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_5_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>6.498</td>
<td>6.498</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.498</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>6.742</td>
<td>0.245</td>
<td>tCL</td>
<td>RR</td>
<td>313</td>
<td>RIGHTSIDE[1]</td>
<td>clk_pixel_gen/CLKOUT</td>
</tr>
<tr>
<td>6.922</td>
<td>0.179</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C14[2][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_5_s1/CLK</td>
</tr>
<tr>
<td>6.625</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C14[2][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_5_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>6.498</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>34</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.179, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 19.136, 51.236%; route: 17.873, 47.854%; tC2Q: 0.340, 0.909%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.179, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-31.035</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>37.660</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.625</td>
</tr>
<tr>
<td class="label">From</td>
<td>cnt_h_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_12_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.245</td>
<td>0.245</td>
<td>tCL</td>
<td>RR</td>
<td>313</td>
<td>RIGHTSIDE[1]</td>
<td>clk_pixel_gen/CLKOUT</td>
</tr>
<tr>
<td>0.424</td>
<td>0.179</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C31[1][B]</td>
<td>cnt_h_5_s0/CLK</td>
</tr>
<tr>
<td>0.764</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>24</td>
<td>R14C31[1][B]</td>
<td style=" font-weight:bold;">cnt_h_5_s0/Q</td>
</tr>
<tr>
<td>2.354</td>
<td>1.590</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C24[2][B]</td>
<td>n78_s2/I0</td>
</tr>
<tr>
<td>2.818</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R7C24[2][B]</td>
<td style=" background: #97FFFF;">n78_s2/F</td>
</tr>
<tr>
<td>3.801</td>
<td>0.983</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C27[0][B]</td>
<td>n78_s0/I1</td>
</tr>
<tr>
<td>4.264</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>36</td>
<td>R9C27[0][B]</td>
<td style=" background: #97FFFF;">n78_s0/F</td>
</tr>
<tr>
<td>5.161</td>
<td>0.897</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C23[3][B]</td>
<td>cnt_h_next_4_s2/I0</td>
</tr>
<tr>
<td>5.771</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>25</td>
<td>R11C23[3][B]</td>
<td style=" background: #97FFFF;">cnt_h_next_4_s2/F</td>
</tr>
<tr>
<td>6.787</td>
<td>1.017</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C21[1][B]</td>
<td>VGA_PRINT/mult_8983_DOUT_2_s/I0</td>
</tr>
<tr>
<td>7.308</td>
<td>0.521</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C21[1][B]</td>
<td style=" background: #97FFFF;">VGA_PRINT/mult_8983_DOUT_2_s/SUM</td>
</tr>
<tr>
<td>7.671</td>
<td>0.363</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C21[1][A]</td>
<td>VGA_PRINT/mult_8984_DOUT_1_s/I0</td>
</tr>
<tr>
<td>8.445</td>
<td>0.774</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C21[1][A]</td>
<td style=" background: #97FFFF;">VGA_PRINT/mult_8984_DOUT_1_s/COUT</td>
</tr>
<tr>
<td>8.445</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C21[1][B]</td>
<td>VGA_PRINT/mult_8984_DOUT_2_s/CIN</td>
</tr>
<tr>
<td>8.863</td>
<td>0.417</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C21[1][B]</td>
<td style=" background: #97FFFF;">VGA_PRINT/mult_8984_DOUT_2_s/SUM</td>
</tr>
<tr>
<td>10.063</td>
<td>1.200</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C20[0][B]</td>
<td>VGA_PRINT/mult_8985_DOUT_1_s/I0</td>
</tr>
<tr>
<td>10.837</td>
<td>0.774</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C20[0][B]</td>
<td style=" background: #97FFFF;">VGA_PRINT/mult_8985_DOUT_1_s/COUT</td>
</tr>
<tr>
<td>10.837</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C20[1][A]</td>
<td>VGA_PRINT/mult_8985_DOUT_2_s/CIN</td>
</tr>
<tr>
<td>11.254</td>
<td>0.417</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C20[1][A]</td>
<td style=" background: #97FFFF;">VGA_PRINT/mult_8985_DOUT_2_s/SUM</td>
</tr>
<tr>
<td>11.977</td>
<td>0.722</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C20[1][A]</td>
<td>VGA_PRINT/mult_8986_DOUT_1_s/I0</td>
</tr>
<tr>
<td>12.516</td>
<td>0.539</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C20[1][A]</td>
<td style=" background: #97FFFF;">VGA_PRINT/mult_8986_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>13.099</td>
<td>0.583</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R8C21[0][A]</td>
<td>VGA_PRINT/n3397_s/I0</td>
</tr>
<tr>
<td>13.873</td>
<td>0.774</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C21[0][A]</td>
<td style=" background: #97FFFF;">VGA_PRINT/n3397_s/COUT</td>
</tr>
<tr>
<td>13.873</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C21[0][B]</td>
<td>VGA_PRINT/mult_8987_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>14.290</td>
<td>0.417</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C21[0][B]</td>
<td style=" background: #97FFFF;">VGA_PRINT/mult_8987_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>15.012</td>
<td>0.722</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C20[0][B]</td>
<td>VGA_PRINT/n3396_s/I0</td>
</tr>
<tr>
<td>15.787</td>
<td>0.774</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C20[0][B]</td>
<td style=" background: #97FFFF;">VGA_PRINT/n3396_s/COUT</td>
</tr>
<tr>
<td>15.787</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C20[1][A]</td>
<td>VGA_PRINT/mult_8988_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>16.204</td>
<td>0.417</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C20[1][A]</td>
<td style=" background: #97FFFF;">VGA_PRINT/mult_8988_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>16.800</td>
<td>0.596</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C21[0][A]</td>
<td>VGA_PRINT/n3395_s/I0</td>
</tr>
<tr>
<td>17.574</td>
<td>0.774</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C21[0][A]</td>
<td style=" background: #97FFFF;">VGA_PRINT/n3395_s/COUT</td>
</tr>
<tr>
<td>17.574</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C21[0][B]</td>
<td>VGA_PRINT/mult_8989_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>17.992</td>
<td>0.417</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C21[0][B]</td>
<td style=" background: #97FFFF;">VGA_PRINT/mult_8989_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>18.714</td>
<td>0.722</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C22[0][B]</td>
<td>VGA_PRINT/n3394_s/I0</td>
</tr>
<tr>
<td>19.488</td>
<td>0.774</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C22[0][B]</td>
<td style=" background: #97FFFF;">VGA_PRINT/n3394_s/COUT</td>
</tr>
<tr>
<td>19.488</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C22[1][A]</td>
<td>VGA_PRINT/mult_89810_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>19.905</td>
<td>0.417</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C22[1][A]</td>
<td style=" background: #97FFFF;">VGA_PRINT/mult_89810_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>20.501</td>
<td>0.596</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C21[0][A]</td>
<td>VGA_PRINT/n3393_s/I0</td>
</tr>
<tr>
<td>21.276</td>
<td>0.774</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C21[0][A]</td>
<td style=" background: #97FFFF;">VGA_PRINT/n3393_s/COUT</td>
</tr>
<tr>
<td>21.276</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C21[0][B]</td>
<td>VGA_PRINT/mult_89811_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>21.693</td>
<td>0.417</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C21[0][B]</td>
<td style=" background: #97FFFF;">VGA_PRINT/mult_89811_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>22.415</td>
<td>0.722</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C20[0][B]</td>
<td>VGA_PRINT/n3392_s/I0</td>
</tr>
<tr>
<td>23.189</td>
<td>0.774</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C20[0][B]</td>
<td style=" background: #97FFFF;">VGA_PRINT/n3392_s/COUT</td>
</tr>
<tr>
<td>23.189</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C20[1][A]</td>
<td>VGA_PRINT/mult_89812_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>23.607</td>
<td>0.417</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C20[1][A]</td>
<td style=" background: #97FFFF;">VGA_PRINT/mult_89812_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>24.215</td>
<td>0.608</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C20[0][A]</td>
<td>VGA_PRINT/n3391_s/I0</td>
</tr>
<tr>
<td>24.989</td>
<td>0.774</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C20[0][A]</td>
<td style=" background: #97FFFF;">VGA_PRINT/n3391_s/COUT</td>
</tr>
<tr>
<td>24.989</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C20[0][B]</td>
<td>VGA_PRINT/mult_89813_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>25.406</td>
<td>0.417</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C20[0][B]</td>
<td style=" background: #97FFFF;">VGA_PRINT/mult_89813_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>26.609</td>
<td>1.203</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C21[0][B]</td>
<td>VGA_PRINT/n3390_s/I0</td>
</tr>
<tr>
<td>27.384</td>
<td>0.774</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C21[0][B]</td>
<td style=" background: #97FFFF;">VGA_PRINT/n3390_s/COUT</td>
</tr>
<tr>
<td>27.384</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C21[1][A]</td>
<td>VGA_PRINT/mult_89814_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>27.426</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C21[1][A]</td>
<td style=" background: #97FFFF;">VGA_PRINT/mult_89814_DOUT_1_s/COUT</td>
</tr>
<tr>
<td>28.452</td>
<td>1.025</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C21[3][A]</td>
<td>rgb_next_23_s493/I2</td>
</tr>
<tr>
<td>28.915</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C21[3][A]</td>
<td style=" background: #97FFFF;">rgb_next_23_s493/F</td>
</tr>
<tr>
<td>28.919</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C21[3][B]</td>
<td>rgb_next_23_s386/I3</td>
</tr>
<tr>
<td>29.529</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C21[3][B]</td>
<td style=" background: #97FFFF;">rgb_next_23_s386/F</td>
</tr>
<tr>
<td>30.137</td>
<td>0.608</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C21[2][A]</td>
<td>rgb_next_23_s295/I0</td>
</tr>
<tr>
<td>30.601</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C21[2][A]</td>
<td style=" background: #97FFFF;">rgb_next_23_s295/F</td>
</tr>
<tr>
<td>31.682</td>
<td>1.081</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C26[1][B]</td>
<td>rgb_next_23_s168/I3</td>
</tr>
<tr>
<td>32.146</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C26[1][B]</td>
<td style=" background: #97FFFF;">rgb_next_23_s168/F</td>
</tr>
<tr>
<td>32.150</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C26[2][B]</td>
<td>rgb_next_23_s71/I3</td>
</tr>
<tr>
<td>32.964</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C26[2][B]</td>
<td style=" background: #97FFFF;">rgb_next_23_s71/F</td>
</tr>
<tr>
<td>32.968</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C26[0][B]</td>
<td>rgb_next_23_s36/I3</td>
</tr>
<tr>
<td>33.729</td>
<td>0.760</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R7C26[0][B]</td>
<td style=" background: #97FFFF;">rgb_next_23_s36/F</td>
</tr>
<tr>
<td>34.039</td>
<td>0.310</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C26[0][A]</td>
<td>rgb_next_23_s26/I3</td>
</tr>
<tr>
<td>34.648</td>
<td>0.609</td>
<td>tINS</td>
<td>RF</td>
<td>30</td>
<td>R8C26[0][A]</td>
<td style=" background: #97FFFF;">rgb_next_23_s26/F</td>
</tr>
<tr>
<td>36.846</td>
<td>2.198</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C12[0][A]</td>
<td>rgb_next_12_s20/I1</td>
</tr>
<tr>
<td>37.660</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C12[0][A]</td>
<td style=" background: #97FFFF;">rgb_next_12_s20/F</td>
</tr>
<tr>
<td>37.660</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C12[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_12_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>6.498</td>
<td>6.498</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.498</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>6.742</td>
<td>0.245</td>
<td>tCL</td>
<td>RR</td>
<td>313</td>
<td>RIGHTSIDE[1]</td>
<td>clk_pixel_gen/CLKOUT</td>
</tr>
<tr>
<td>6.922</td>
<td>0.179</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C12[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_12_s1/CLK</td>
</tr>
<tr>
<td>6.625</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C12[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_12_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>6.498</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>34</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.179, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 19.136, 51.392%; route: 17.760, 47.696%; tC2Q: 0.340, 0.912%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.179, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-31.020</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>37.645</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.625</td>
</tr>
<tr>
<td class="label">From</td>
<td>cnt_h_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_22_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.245</td>
<td>0.245</td>
<td>tCL</td>
<td>RR</td>
<td>313</td>
<td>RIGHTSIDE[1]</td>
<td>clk_pixel_gen/CLKOUT</td>
</tr>
<tr>
<td>0.424</td>
<td>0.179</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C31[1][B]</td>
<td>cnt_h_5_s0/CLK</td>
</tr>
<tr>
<td>0.764</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>24</td>
<td>R14C31[1][B]</td>
<td style=" font-weight:bold;">cnt_h_5_s0/Q</td>
</tr>
<tr>
<td>2.354</td>
<td>1.590</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C24[2][B]</td>
<td>n78_s2/I0</td>
</tr>
<tr>
<td>2.818</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R7C24[2][B]</td>
<td style=" background: #97FFFF;">n78_s2/F</td>
</tr>
<tr>
<td>3.801</td>
<td>0.983</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C27[0][B]</td>
<td>n78_s0/I1</td>
</tr>
<tr>
<td>4.264</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>36</td>
<td>R9C27[0][B]</td>
<td style=" background: #97FFFF;">n78_s0/F</td>
</tr>
<tr>
<td>5.161</td>
<td>0.897</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C23[3][B]</td>
<td>cnt_h_next_4_s2/I0</td>
</tr>
<tr>
<td>5.771</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>25</td>
<td>R11C23[3][B]</td>
<td style=" background: #97FFFF;">cnt_h_next_4_s2/F</td>
</tr>
<tr>
<td>6.787</td>
<td>1.017</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C21[1][B]</td>
<td>VGA_PRINT/mult_8983_DOUT_2_s/I0</td>
</tr>
<tr>
<td>7.308</td>
<td>0.521</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C21[1][B]</td>
<td style=" background: #97FFFF;">VGA_PRINT/mult_8983_DOUT_2_s/SUM</td>
</tr>
<tr>
<td>7.671</td>
<td>0.363</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C21[1][A]</td>
<td>VGA_PRINT/mult_8984_DOUT_1_s/I0</td>
</tr>
<tr>
<td>8.445</td>
<td>0.774</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C21[1][A]</td>
<td style=" background: #97FFFF;">VGA_PRINT/mult_8984_DOUT_1_s/COUT</td>
</tr>
<tr>
<td>8.445</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C21[1][B]</td>
<td>VGA_PRINT/mult_8984_DOUT_2_s/CIN</td>
</tr>
<tr>
<td>8.863</td>
<td>0.417</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C21[1][B]</td>
<td style=" background: #97FFFF;">VGA_PRINT/mult_8984_DOUT_2_s/SUM</td>
</tr>
<tr>
<td>10.063</td>
<td>1.200</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C20[0][B]</td>
<td>VGA_PRINT/mult_8985_DOUT_1_s/I0</td>
</tr>
<tr>
<td>10.837</td>
<td>0.774</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C20[0][B]</td>
<td style=" background: #97FFFF;">VGA_PRINT/mult_8985_DOUT_1_s/COUT</td>
</tr>
<tr>
<td>10.837</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C20[1][A]</td>
<td>VGA_PRINT/mult_8985_DOUT_2_s/CIN</td>
</tr>
<tr>
<td>11.254</td>
<td>0.417</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C20[1][A]</td>
<td style=" background: #97FFFF;">VGA_PRINT/mult_8985_DOUT_2_s/SUM</td>
</tr>
<tr>
<td>11.977</td>
<td>0.722</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C20[1][A]</td>
<td>VGA_PRINT/mult_8986_DOUT_1_s/I0</td>
</tr>
<tr>
<td>12.516</td>
<td>0.539</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C20[1][A]</td>
<td style=" background: #97FFFF;">VGA_PRINT/mult_8986_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>13.099</td>
<td>0.583</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R8C21[0][A]</td>
<td>VGA_PRINT/n3397_s/I0</td>
</tr>
<tr>
<td>13.873</td>
<td>0.774</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C21[0][A]</td>
<td style=" background: #97FFFF;">VGA_PRINT/n3397_s/COUT</td>
</tr>
<tr>
<td>13.873</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C21[0][B]</td>
<td>VGA_PRINT/mult_8987_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>14.290</td>
<td>0.417</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C21[0][B]</td>
<td style=" background: #97FFFF;">VGA_PRINT/mult_8987_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>15.012</td>
<td>0.722</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C20[0][B]</td>
<td>VGA_PRINT/n3396_s/I0</td>
</tr>
<tr>
<td>15.787</td>
<td>0.774</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C20[0][B]</td>
<td style=" background: #97FFFF;">VGA_PRINT/n3396_s/COUT</td>
</tr>
<tr>
<td>15.787</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C20[1][A]</td>
<td>VGA_PRINT/mult_8988_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>16.204</td>
<td>0.417</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C20[1][A]</td>
<td style=" background: #97FFFF;">VGA_PRINT/mult_8988_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>16.800</td>
<td>0.596</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C21[0][A]</td>
<td>VGA_PRINT/n3395_s/I0</td>
</tr>
<tr>
<td>17.574</td>
<td>0.774</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C21[0][A]</td>
<td style=" background: #97FFFF;">VGA_PRINT/n3395_s/COUT</td>
</tr>
<tr>
<td>17.574</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C21[0][B]</td>
<td>VGA_PRINT/mult_8989_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>17.992</td>
<td>0.417</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C21[0][B]</td>
<td style=" background: #97FFFF;">VGA_PRINT/mult_8989_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>18.714</td>
<td>0.722</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C22[0][B]</td>
<td>VGA_PRINT/n3394_s/I0</td>
</tr>
<tr>
<td>19.488</td>
<td>0.774</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C22[0][B]</td>
<td style=" background: #97FFFF;">VGA_PRINT/n3394_s/COUT</td>
</tr>
<tr>
<td>19.488</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C22[1][A]</td>
<td>VGA_PRINT/mult_89810_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>19.905</td>
<td>0.417</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C22[1][A]</td>
<td style=" background: #97FFFF;">VGA_PRINT/mult_89810_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>20.501</td>
<td>0.596</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C21[0][A]</td>
<td>VGA_PRINT/n3393_s/I0</td>
</tr>
<tr>
<td>21.276</td>
<td>0.774</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C21[0][A]</td>
<td style=" background: #97FFFF;">VGA_PRINT/n3393_s/COUT</td>
</tr>
<tr>
<td>21.276</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C21[0][B]</td>
<td>VGA_PRINT/mult_89811_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>21.693</td>
<td>0.417</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C21[0][B]</td>
<td style=" background: #97FFFF;">VGA_PRINT/mult_89811_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>22.415</td>
<td>0.722</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C20[0][B]</td>
<td>VGA_PRINT/n3392_s/I0</td>
</tr>
<tr>
<td>23.189</td>
<td>0.774</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C20[0][B]</td>
<td style=" background: #97FFFF;">VGA_PRINT/n3392_s/COUT</td>
</tr>
<tr>
<td>23.189</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C20[1][A]</td>
<td>VGA_PRINT/mult_89812_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>23.607</td>
<td>0.417</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C20[1][A]</td>
<td style=" background: #97FFFF;">VGA_PRINT/mult_89812_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>24.215</td>
<td>0.608</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C20[0][A]</td>
<td>VGA_PRINT/n3391_s/I0</td>
</tr>
<tr>
<td>24.989</td>
<td>0.774</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C20[0][A]</td>
<td style=" background: #97FFFF;">VGA_PRINT/n3391_s/COUT</td>
</tr>
<tr>
<td>24.989</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C20[0][B]</td>
<td>VGA_PRINT/mult_89813_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>25.406</td>
<td>0.417</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C20[0][B]</td>
<td style=" background: #97FFFF;">VGA_PRINT/mult_89813_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>26.609</td>
<td>1.203</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C21[0][B]</td>
<td>VGA_PRINT/n3390_s/I0</td>
</tr>
<tr>
<td>27.384</td>
<td>0.774</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C21[0][B]</td>
<td style=" background: #97FFFF;">VGA_PRINT/n3390_s/COUT</td>
</tr>
<tr>
<td>27.384</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C21[1][A]</td>
<td>VGA_PRINT/mult_89814_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>27.426</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C21[1][A]</td>
<td style=" background: #97FFFF;">VGA_PRINT/mult_89814_DOUT_1_s/COUT</td>
</tr>
<tr>
<td>28.452</td>
<td>1.025</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C21[3][A]</td>
<td>rgb_next_23_s493/I2</td>
</tr>
<tr>
<td>28.915</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C21[3][A]</td>
<td style=" background: #97FFFF;">rgb_next_23_s493/F</td>
</tr>
<tr>
<td>28.919</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C21[3][B]</td>
<td>rgb_next_23_s386/I3</td>
</tr>
<tr>
<td>29.529</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C21[3][B]</td>
<td style=" background: #97FFFF;">rgb_next_23_s386/F</td>
</tr>
<tr>
<td>30.137</td>
<td>0.608</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C21[2][A]</td>
<td>rgb_next_23_s295/I0</td>
</tr>
<tr>
<td>30.601</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C21[2][A]</td>
<td style=" background: #97FFFF;">rgb_next_23_s295/F</td>
</tr>
<tr>
<td>31.682</td>
<td>1.081</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C26[1][B]</td>
<td>rgb_next_23_s168/I3</td>
</tr>
<tr>
<td>32.146</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C26[1][B]</td>
<td style=" background: #97FFFF;">rgb_next_23_s168/F</td>
</tr>
<tr>
<td>32.150</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C26[2][B]</td>
<td>rgb_next_23_s71/I3</td>
</tr>
<tr>
<td>32.964</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C26[2][B]</td>
<td style=" background: #97FFFF;">rgb_next_23_s71/F</td>
</tr>
<tr>
<td>32.968</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C26[0][B]</td>
<td>rgb_next_23_s36/I3</td>
</tr>
<tr>
<td>33.729</td>
<td>0.760</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R7C26[0][B]</td>
<td style=" background: #97FFFF;">rgb_next_23_s36/F</td>
</tr>
<tr>
<td>34.039</td>
<td>0.310</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C26[0][A]</td>
<td>rgb_next_23_s26/I3</td>
</tr>
<tr>
<td>34.648</td>
<td>0.609</td>
<td>tINS</td>
<td>RF</td>
<td>30</td>
<td>R8C26[0][A]</td>
<td style=" background: #97FFFF;">rgb_next_23_s26/F</td>
</tr>
<tr>
<td>36.117</td>
<td>1.469</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C21[2][A]</td>
<td>rgb_next_20_s22/I1</td>
</tr>
<tr>
<td>36.581</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R11C21[2][A]</td>
<td style=" background: #97FFFF;">rgb_next_20_s22/F</td>
</tr>
<tr>
<td>37.645</td>
<td>1.064</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C18[1][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_22_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>6.498</td>
<td>6.498</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.498</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>6.742</td>
<td>0.245</td>
<td>tCL</td>
<td>RR</td>
<td>313</td>
<td>RIGHTSIDE[1]</td>
<td>clk_pixel_gen/CLKOUT</td>
</tr>
<tr>
<td>6.922</td>
<td>0.179</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C18[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_22_s0/CLK</td>
</tr>
<tr>
<td>6.625</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C18[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_22_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>6.498</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>34</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.179, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 18.786, 50.471%; route: 18.096, 48.616%; tC2Q: 0.340, 0.912%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.179, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-31.016</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>37.641</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.625</td>
</tr>
<tr>
<td class="label">From</td>
<td>cnt_h_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>rgb_g_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.245</td>
<td>0.245</td>
<td>tCL</td>
<td>RR</td>
<td>313</td>
<td>RIGHTSIDE[1]</td>
<td>clk_pixel_gen/CLKOUT</td>
</tr>
<tr>
<td>0.424</td>
<td>0.179</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C31[1][B]</td>
<td>cnt_h_5_s0/CLK</td>
</tr>
<tr>
<td>0.764</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>24</td>
<td>R14C31[1][B]</td>
<td style=" font-weight:bold;">cnt_h_5_s0/Q</td>
</tr>
<tr>
<td>2.354</td>
<td>1.590</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C24[2][B]</td>
<td>n78_s2/I0</td>
</tr>
<tr>
<td>2.818</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R7C24[2][B]</td>
<td style=" background: #97FFFF;">n78_s2/F</td>
</tr>
<tr>
<td>3.801</td>
<td>0.983</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C27[0][B]</td>
<td>n78_s0/I1</td>
</tr>
<tr>
<td>4.264</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>36</td>
<td>R9C27[0][B]</td>
<td style=" background: #97FFFF;">n78_s0/F</td>
</tr>
<tr>
<td>5.161</td>
<td>0.897</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C23[3][B]</td>
<td>cnt_h_next_4_s2/I0</td>
</tr>
<tr>
<td>5.771</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>25</td>
<td>R11C23[3][B]</td>
<td style=" background: #97FFFF;">cnt_h_next_4_s2/F</td>
</tr>
<tr>
<td>6.787</td>
<td>1.017</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C21[1][B]</td>
<td>VGA_PRINT/mult_8983_DOUT_2_s/I0</td>
</tr>
<tr>
<td>7.308</td>
<td>0.521</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C21[1][B]</td>
<td style=" background: #97FFFF;">VGA_PRINT/mult_8983_DOUT_2_s/SUM</td>
</tr>
<tr>
<td>7.671</td>
<td>0.363</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C21[1][A]</td>
<td>VGA_PRINT/mult_8984_DOUT_1_s/I0</td>
</tr>
<tr>
<td>8.445</td>
<td>0.774</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C21[1][A]</td>
<td style=" background: #97FFFF;">VGA_PRINT/mult_8984_DOUT_1_s/COUT</td>
</tr>
<tr>
<td>8.445</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C21[1][B]</td>
<td>VGA_PRINT/mult_8984_DOUT_2_s/CIN</td>
</tr>
<tr>
<td>8.863</td>
<td>0.417</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C21[1][B]</td>
<td style=" background: #97FFFF;">VGA_PRINT/mult_8984_DOUT_2_s/SUM</td>
</tr>
<tr>
<td>10.063</td>
<td>1.200</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C20[0][B]</td>
<td>VGA_PRINT/mult_8985_DOUT_1_s/I0</td>
</tr>
<tr>
<td>10.837</td>
<td>0.774</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C20[0][B]</td>
<td style=" background: #97FFFF;">VGA_PRINT/mult_8985_DOUT_1_s/COUT</td>
</tr>
<tr>
<td>10.837</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C20[1][A]</td>
<td>VGA_PRINT/mult_8985_DOUT_2_s/CIN</td>
</tr>
<tr>
<td>11.254</td>
<td>0.417</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C20[1][A]</td>
<td style=" background: #97FFFF;">VGA_PRINT/mult_8985_DOUT_2_s/SUM</td>
</tr>
<tr>
<td>11.977</td>
<td>0.722</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C20[1][A]</td>
<td>VGA_PRINT/mult_8986_DOUT_1_s/I0</td>
</tr>
<tr>
<td>12.516</td>
<td>0.539</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C20[1][A]</td>
<td style=" background: #97FFFF;">VGA_PRINT/mult_8986_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>13.099</td>
<td>0.583</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R8C21[0][A]</td>
<td>VGA_PRINT/n3397_s/I0</td>
</tr>
<tr>
<td>13.873</td>
<td>0.774</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C21[0][A]</td>
<td style=" background: #97FFFF;">VGA_PRINT/n3397_s/COUT</td>
</tr>
<tr>
<td>13.873</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C21[0][B]</td>
<td>VGA_PRINT/mult_8987_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>14.290</td>
<td>0.417</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C21[0][B]</td>
<td style=" background: #97FFFF;">VGA_PRINT/mult_8987_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>15.012</td>
<td>0.722</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C20[0][B]</td>
<td>VGA_PRINT/n3396_s/I0</td>
</tr>
<tr>
<td>15.787</td>
<td>0.774</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C20[0][B]</td>
<td style=" background: #97FFFF;">VGA_PRINT/n3396_s/COUT</td>
</tr>
<tr>
<td>15.787</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C20[1][A]</td>
<td>VGA_PRINT/mult_8988_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>16.204</td>
<td>0.417</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C20[1][A]</td>
<td style=" background: #97FFFF;">VGA_PRINT/mult_8988_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>16.800</td>
<td>0.596</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C21[0][A]</td>
<td>VGA_PRINT/n3395_s/I0</td>
</tr>
<tr>
<td>17.574</td>
<td>0.774</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C21[0][A]</td>
<td style=" background: #97FFFF;">VGA_PRINT/n3395_s/COUT</td>
</tr>
<tr>
<td>17.574</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C21[0][B]</td>
<td>VGA_PRINT/mult_8989_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>17.992</td>
<td>0.417</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C21[0][B]</td>
<td style=" background: #97FFFF;">VGA_PRINT/mult_8989_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>18.714</td>
<td>0.722</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C22[0][B]</td>
<td>VGA_PRINT/n3394_s/I0</td>
</tr>
<tr>
<td>19.488</td>
<td>0.774</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C22[0][B]</td>
<td style=" background: #97FFFF;">VGA_PRINT/n3394_s/COUT</td>
</tr>
<tr>
<td>19.488</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C22[1][A]</td>
<td>VGA_PRINT/mult_89810_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>19.905</td>
<td>0.417</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C22[1][A]</td>
<td style=" background: #97FFFF;">VGA_PRINT/mult_89810_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>20.501</td>
<td>0.596</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C21[0][A]</td>
<td>VGA_PRINT/n3393_s/I0</td>
</tr>
<tr>
<td>21.276</td>
<td>0.774</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C21[0][A]</td>
<td style=" background: #97FFFF;">VGA_PRINT/n3393_s/COUT</td>
</tr>
<tr>
<td>21.276</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C21[0][B]</td>
<td>VGA_PRINT/mult_89811_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>21.693</td>
<td>0.417</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C21[0][B]</td>
<td style=" background: #97FFFF;">VGA_PRINT/mult_89811_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>22.415</td>
<td>0.722</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C20[0][B]</td>
<td>VGA_PRINT/n3392_s/I0</td>
</tr>
<tr>
<td>23.189</td>
<td>0.774</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C20[0][B]</td>
<td style=" background: #97FFFF;">VGA_PRINT/n3392_s/COUT</td>
</tr>
<tr>
<td>23.189</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C20[1][A]</td>
<td>VGA_PRINT/mult_89812_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>23.607</td>
<td>0.417</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C20[1][A]</td>
<td style=" background: #97FFFF;">VGA_PRINT/mult_89812_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>24.215</td>
<td>0.608</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C20[0][A]</td>
<td>VGA_PRINT/n3391_s/I0</td>
</tr>
<tr>
<td>24.989</td>
<td>0.774</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C20[0][A]</td>
<td style=" background: #97FFFF;">VGA_PRINT/n3391_s/COUT</td>
</tr>
<tr>
<td>24.989</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C20[0][B]</td>
<td>VGA_PRINT/mult_89813_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>25.406</td>
<td>0.417</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C20[0][B]</td>
<td style=" background: #97FFFF;">VGA_PRINT/mult_89813_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>26.609</td>
<td>1.203</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C21[0][B]</td>
<td>VGA_PRINT/n3390_s/I0</td>
</tr>
<tr>
<td>27.384</td>
<td>0.774</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C21[0][B]</td>
<td style=" background: #97FFFF;">VGA_PRINT/n3390_s/COUT</td>
</tr>
<tr>
<td>27.384</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C21[1][A]</td>
<td>VGA_PRINT/mult_89814_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>27.426</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C21[1][A]</td>
<td style=" background: #97FFFF;">VGA_PRINT/mult_89814_DOUT_1_s/COUT</td>
</tr>
<tr>
<td>28.452</td>
<td>1.025</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C21[3][A]</td>
<td>rgb_next_23_s493/I2</td>
</tr>
<tr>
<td>28.915</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C21[3][A]</td>
<td style=" background: #97FFFF;">rgb_next_23_s493/F</td>
</tr>
<tr>
<td>28.919</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C21[3][B]</td>
<td>rgb_next_23_s386/I3</td>
</tr>
<tr>
<td>29.529</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C21[3][B]</td>
<td style=" background: #97FFFF;">rgb_next_23_s386/F</td>
</tr>
<tr>
<td>30.137</td>
<td>0.608</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C21[2][A]</td>
<td>rgb_next_23_s295/I0</td>
</tr>
<tr>
<td>30.601</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C21[2][A]</td>
<td style=" background: #97FFFF;">rgb_next_23_s295/F</td>
</tr>
<tr>
<td>31.682</td>
<td>1.081</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C26[1][B]</td>
<td>rgb_next_23_s168/I3</td>
</tr>
<tr>
<td>32.146</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C26[1][B]</td>
<td style=" background: #97FFFF;">rgb_next_23_s168/F</td>
</tr>
<tr>
<td>32.150</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C26[2][B]</td>
<td>rgb_next_23_s71/I3</td>
</tr>
<tr>
<td>32.964</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C26[2][B]</td>
<td style=" background: #97FFFF;">rgb_next_23_s71/F</td>
</tr>
<tr>
<td>32.968</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C26[0][B]</td>
<td>rgb_next_23_s36/I3</td>
</tr>
<tr>
<td>33.729</td>
<td>0.760</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R7C26[0][B]</td>
<td style=" background: #97FFFF;">rgb_next_23_s36/F</td>
</tr>
<tr>
<td>34.039</td>
<td>0.310</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C26[0][A]</td>
<td>rgb_next_23_s26/I3</td>
</tr>
<tr>
<td>34.648</td>
<td>0.609</td>
<td>tINS</td>
<td>RF</td>
<td>30</td>
<td>R8C26[0][A]</td>
<td style=" background: #97FFFF;">rgb_next_23_s26/F</td>
</tr>
<tr>
<td>35.632</td>
<td>0.984</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C24[3][B]</td>
<td>rgb_next_14_s22/I1</td>
</tr>
<tr>
<td>36.096</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R11C24[3][B]</td>
<td style=" background: #97FFFF;">rgb_next_14_s22/F</td>
</tr>
<tr>
<td>37.641</td>
<td>1.545</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C18[0][A]</td>
<td style=" font-weight:bold;">rgb_g_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>6.498</td>
<td>6.498</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.498</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>6.742</td>
<td>0.245</td>
<td>tCL</td>
<td>RR</td>
<td>313</td>
<td>RIGHTSIDE[1]</td>
<td>clk_pixel_gen/CLKOUT</td>
</tr>
<tr>
<td>6.922</td>
<td>0.179</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C18[0][A]</td>
<td>rgb_g_6_s0/CLK</td>
</tr>
<tr>
<td>6.625</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C18[0][A]</td>
<td>rgb_g_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>6.498</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>34</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.179, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 18.786, 50.477%; route: 18.091, 48.611%; tC2Q: 0.340, 0.913%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.179, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-31.003</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>37.628</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.625</td>
</tr>
<tr>
<td class="label">From</td>
<td>cnt_h_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>rgb_g_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.245</td>
<td>0.245</td>
<td>tCL</td>
<td>RR</td>
<td>313</td>
<td>RIGHTSIDE[1]</td>
<td>clk_pixel_gen/CLKOUT</td>
</tr>
<tr>
<td>0.424</td>
<td>0.179</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C31[1][B]</td>
<td>cnt_h_5_s0/CLK</td>
</tr>
<tr>
<td>0.764</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>24</td>
<td>R14C31[1][B]</td>
<td style=" font-weight:bold;">cnt_h_5_s0/Q</td>
</tr>
<tr>
<td>2.354</td>
<td>1.590</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C24[2][B]</td>
<td>n78_s2/I0</td>
</tr>
<tr>
<td>2.818</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R7C24[2][B]</td>
<td style=" background: #97FFFF;">n78_s2/F</td>
</tr>
<tr>
<td>3.801</td>
<td>0.983</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C27[0][B]</td>
<td>n78_s0/I1</td>
</tr>
<tr>
<td>4.264</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>36</td>
<td>R9C27[0][B]</td>
<td style=" background: #97FFFF;">n78_s0/F</td>
</tr>
<tr>
<td>5.161</td>
<td>0.897</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C23[3][B]</td>
<td>cnt_h_next_4_s2/I0</td>
</tr>
<tr>
<td>5.771</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>25</td>
<td>R11C23[3][B]</td>
<td style=" background: #97FFFF;">cnt_h_next_4_s2/F</td>
</tr>
<tr>
<td>6.787</td>
<td>1.017</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C21[1][B]</td>
<td>VGA_PRINT/mult_8983_DOUT_2_s/I0</td>
</tr>
<tr>
<td>7.308</td>
<td>0.521</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C21[1][B]</td>
<td style=" background: #97FFFF;">VGA_PRINT/mult_8983_DOUT_2_s/SUM</td>
</tr>
<tr>
<td>7.671</td>
<td>0.363</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C21[1][A]</td>
<td>VGA_PRINT/mult_8984_DOUT_1_s/I0</td>
</tr>
<tr>
<td>8.445</td>
<td>0.774</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C21[1][A]</td>
<td style=" background: #97FFFF;">VGA_PRINT/mult_8984_DOUT_1_s/COUT</td>
</tr>
<tr>
<td>8.445</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C21[1][B]</td>
<td>VGA_PRINT/mult_8984_DOUT_2_s/CIN</td>
</tr>
<tr>
<td>8.863</td>
<td>0.417</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C21[1][B]</td>
<td style=" background: #97FFFF;">VGA_PRINT/mult_8984_DOUT_2_s/SUM</td>
</tr>
<tr>
<td>10.063</td>
<td>1.200</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C20[0][B]</td>
<td>VGA_PRINT/mult_8985_DOUT_1_s/I0</td>
</tr>
<tr>
<td>10.837</td>
<td>0.774</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C20[0][B]</td>
<td style=" background: #97FFFF;">VGA_PRINT/mult_8985_DOUT_1_s/COUT</td>
</tr>
<tr>
<td>10.837</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C20[1][A]</td>
<td>VGA_PRINT/mult_8985_DOUT_2_s/CIN</td>
</tr>
<tr>
<td>11.254</td>
<td>0.417</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C20[1][A]</td>
<td style=" background: #97FFFF;">VGA_PRINT/mult_8985_DOUT_2_s/SUM</td>
</tr>
<tr>
<td>11.977</td>
<td>0.722</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C20[1][A]</td>
<td>VGA_PRINT/mult_8986_DOUT_1_s/I0</td>
</tr>
<tr>
<td>12.516</td>
<td>0.539</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C20[1][A]</td>
<td style=" background: #97FFFF;">VGA_PRINT/mult_8986_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>13.099</td>
<td>0.583</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R8C21[0][A]</td>
<td>VGA_PRINT/n3397_s/I0</td>
</tr>
<tr>
<td>13.873</td>
<td>0.774</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C21[0][A]</td>
<td style=" background: #97FFFF;">VGA_PRINT/n3397_s/COUT</td>
</tr>
<tr>
<td>13.873</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C21[0][B]</td>
<td>VGA_PRINT/mult_8987_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>14.290</td>
<td>0.417</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C21[0][B]</td>
<td style=" background: #97FFFF;">VGA_PRINT/mult_8987_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>15.012</td>
<td>0.722</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C20[0][B]</td>
<td>VGA_PRINT/n3396_s/I0</td>
</tr>
<tr>
<td>15.787</td>
<td>0.774</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C20[0][B]</td>
<td style=" background: #97FFFF;">VGA_PRINT/n3396_s/COUT</td>
</tr>
<tr>
<td>15.787</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C20[1][A]</td>
<td>VGA_PRINT/mult_8988_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>16.204</td>
<td>0.417</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C20[1][A]</td>
<td style=" background: #97FFFF;">VGA_PRINT/mult_8988_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>16.800</td>
<td>0.596</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C21[0][A]</td>
<td>VGA_PRINT/n3395_s/I0</td>
</tr>
<tr>
<td>17.574</td>
<td>0.774</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C21[0][A]</td>
<td style=" background: #97FFFF;">VGA_PRINT/n3395_s/COUT</td>
</tr>
<tr>
<td>17.574</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C21[0][B]</td>
<td>VGA_PRINT/mult_8989_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>17.992</td>
<td>0.417</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C21[0][B]</td>
<td style=" background: #97FFFF;">VGA_PRINT/mult_8989_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>18.714</td>
<td>0.722</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C22[0][B]</td>
<td>VGA_PRINT/n3394_s/I0</td>
</tr>
<tr>
<td>19.488</td>
<td>0.774</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C22[0][B]</td>
<td style=" background: #97FFFF;">VGA_PRINT/n3394_s/COUT</td>
</tr>
<tr>
<td>19.488</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C22[1][A]</td>
<td>VGA_PRINT/mult_89810_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>19.905</td>
<td>0.417</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C22[1][A]</td>
<td style=" background: #97FFFF;">VGA_PRINT/mult_89810_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>20.501</td>
<td>0.596</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C21[0][A]</td>
<td>VGA_PRINT/n3393_s/I0</td>
</tr>
<tr>
<td>21.276</td>
<td>0.774</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C21[0][A]</td>
<td style=" background: #97FFFF;">VGA_PRINT/n3393_s/COUT</td>
</tr>
<tr>
<td>21.276</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C21[0][B]</td>
<td>VGA_PRINT/mult_89811_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>21.693</td>
<td>0.417</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C21[0][B]</td>
<td style=" background: #97FFFF;">VGA_PRINT/mult_89811_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>22.415</td>
<td>0.722</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C20[0][B]</td>
<td>VGA_PRINT/n3392_s/I0</td>
</tr>
<tr>
<td>23.189</td>
<td>0.774</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C20[0][B]</td>
<td style=" background: #97FFFF;">VGA_PRINT/n3392_s/COUT</td>
</tr>
<tr>
<td>23.189</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C20[1][A]</td>
<td>VGA_PRINT/mult_89812_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>23.607</td>
<td>0.417</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C20[1][A]</td>
<td style=" background: #97FFFF;">VGA_PRINT/mult_89812_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>24.215</td>
<td>0.608</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C20[0][A]</td>
<td>VGA_PRINT/n3391_s/I0</td>
</tr>
<tr>
<td>24.989</td>
<td>0.774</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C20[0][A]</td>
<td style=" background: #97FFFF;">VGA_PRINT/n3391_s/COUT</td>
</tr>
<tr>
<td>24.989</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C20[0][B]</td>
<td>VGA_PRINT/mult_89813_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>25.406</td>
<td>0.417</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C20[0][B]</td>
<td style=" background: #97FFFF;">VGA_PRINT/mult_89813_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>26.609</td>
<td>1.203</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C21[0][B]</td>
<td>VGA_PRINT/n3390_s/I0</td>
</tr>
<tr>
<td>27.384</td>
<td>0.774</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C21[0][B]</td>
<td style=" background: #97FFFF;">VGA_PRINT/n3390_s/COUT</td>
</tr>
<tr>
<td>27.384</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C21[1][A]</td>
<td>VGA_PRINT/mult_89814_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>27.426</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C21[1][A]</td>
<td style=" background: #97FFFF;">VGA_PRINT/mult_89814_DOUT_1_s/COUT</td>
</tr>
<tr>
<td>28.452</td>
<td>1.025</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C21[3][A]</td>
<td>rgb_next_23_s493/I2</td>
</tr>
<tr>
<td>28.915</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C21[3][A]</td>
<td style=" background: #97FFFF;">rgb_next_23_s493/F</td>
</tr>
<tr>
<td>28.919</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C21[3][B]</td>
<td>rgb_next_23_s386/I3</td>
</tr>
<tr>
<td>29.529</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C21[3][B]</td>
<td style=" background: #97FFFF;">rgb_next_23_s386/F</td>
</tr>
<tr>
<td>30.137</td>
<td>0.608</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C21[2][A]</td>
<td>rgb_next_23_s295/I0</td>
</tr>
<tr>
<td>30.601</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C21[2][A]</td>
<td style=" background: #97FFFF;">rgb_next_23_s295/F</td>
</tr>
<tr>
<td>31.682</td>
<td>1.081</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C26[1][B]</td>
<td>rgb_next_23_s168/I3</td>
</tr>
<tr>
<td>32.146</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C26[1][B]</td>
<td style=" background: #97FFFF;">rgb_next_23_s168/F</td>
</tr>
<tr>
<td>32.150</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C26[2][B]</td>
<td>rgb_next_23_s71/I3</td>
</tr>
<tr>
<td>32.964</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C26[2][B]</td>
<td style=" background: #97FFFF;">rgb_next_23_s71/F</td>
</tr>
<tr>
<td>32.968</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C26[0][B]</td>
<td>rgb_next_23_s36/I3</td>
</tr>
<tr>
<td>33.729</td>
<td>0.760</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R7C26[0][B]</td>
<td style=" background: #97FFFF;">rgb_next_23_s36/F</td>
</tr>
<tr>
<td>34.039</td>
<td>0.310</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C26[0][A]</td>
<td>rgb_next_23_s26/I3</td>
</tr>
<tr>
<td>34.648</td>
<td>0.609</td>
<td>tINS</td>
<td>RF</td>
<td>30</td>
<td>R8C26[0][A]</td>
<td style=" background: #97FFFF;">rgb_next_23_s26/F</td>
</tr>
<tr>
<td>35.737</td>
<td>1.089</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C23[3][A]</td>
<td>rgb_next_8_s22/I1</td>
</tr>
<tr>
<td>36.201</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R12C23[3][A]</td>
<td style=" background: #97FFFF;">rgb_next_8_s22/F</td>
</tr>
<tr>
<td>37.628</td>
<td>1.427</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C22[2][A]</td>
<td style=" font-weight:bold;">rgb_g_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>6.498</td>
<td>6.498</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.498</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>6.742</td>
<td>0.245</td>
<td>tCL</td>
<td>RR</td>
<td>313</td>
<td>RIGHTSIDE[1]</td>
<td>clk_pixel_gen/CLKOUT</td>
</tr>
<tr>
<td>6.922</td>
<td>0.179</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C22[2][A]</td>
<td>rgb_g_2_s0/CLK</td>
</tr>
<tr>
<td>6.625</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C22[2][A]</td>
<td>rgb_g_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>6.498</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>34</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.179, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 18.786, 50.493%; route: 18.079, 48.594%; tC2Q: 0.340, 0.913%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.179, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-30.966</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>37.855</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.890</td>
</tr>
<tr>
<td class="label">From</td>
<td>cnt_h_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_12_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.245</td>
<td>0.245</td>
<td>tCL</td>
<td>RR</td>
<td>313</td>
<td>RIGHTSIDE[1]</td>
<td>clk_pixel_gen/CLKOUT</td>
</tr>
<tr>
<td>0.424</td>
<td>0.179</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C31[1][B]</td>
<td>cnt_h_5_s0/CLK</td>
</tr>
<tr>
<td>0.764</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>24</td>
<td>R14C31[1][B]</td>
<td style=" font-weight:bold;">cnt_h_5_s0/Q</td>
</tr>
<tr>
<td>2.354</td>
<td>1.590</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C24[2][B]</td>
<td>n78_s2/I0</td>
</tr>
<tr>
<td>2.818</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R7C24[2][B]</td>
<td style=" background: #97FFFF;">n78_s2/F</td>
</tr>
<tr>
<td>3.801</td>
<td>0.983</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C27[0][B]</td>
<td>n78_s0/I1</td>
</tr>
<tr>
<td>4.264</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>36</td>
<td>R9C27[0][B]</td>
<td style=" background: #97FFFF;">n78_s0/F</td>
</tr>
<tr>
<td>5.161</td>
<td>0.897</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C23[3][B]</td>
<td>cnt_h_next_4_s2/I0</td>
</tr>
<tr>
<td>5.771</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>25</td>
<td>R11C23[3][B]</td>
<td style=" background: #97FFFF;">cnt_h_next_4_s2/F</td>
</tr>
<tr>
<td>6.787</td>
<td>1.017</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C21[1][B]</td>
<td>VGA_PRINT/mult_8983_DOUT_2_s/I0</td>
</tr>
<tr>
<td>7.308</td>
<td>0.521</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C21[1][B]</td>
<td style=" background: #97FFFF;">VGA_PRINT/mult_8983_DOUT_2_s/SUM</td>
</tr>
<tr>
<td>7.671</td>
<td>0.363</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C21[1][A]</td>
<td>VGA_PRINT/mult_8984_DOUT_1_s/I0</td>
</tr>
<tr>
<td>8.445</td>
<td>0.774</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C21[1][A]</td>
<td style=" background: #97FFFF;">VGA_PRINT/mult_8984_DOUT_1_s/COUT</td>
</tr>
<tr>
<td>8.445</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C21[1][B]</td>
<td>VGA_PRINT/mult_8984_DOUT_2_s/CIN</td>
</tr>
<tr>
<td>8.863</td>
<td>0.417</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C21[1][B]</td>
<td style=" background: #97FFFF;">VGA_PRINT/mult_8984_DOUT_2_s/SUM</td>
</tr>
<tr>
<td>10.063</td>
<td>1.200</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C20[0][B]</td>
<td>VGA_PRINT/mult_8985_DOUT_1_s/I0</td>
</tr>
<tr>
<td>10.837</td>
<td>0.774</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C20[0][B]</td>
<td style=" background: #97FFFF;">VGA_PRINT/mult_8985_DOUT_1_s/COUT</td>
</tr>
<tr>
<td>10.837</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C20[1][A]</td>
<td>VGA_PRINT/mult_8985_DOUT_2_s/CIN</td>
</tr>
<tr>
<td>11.254</td>
<td>0.417</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C20[1][A]</td>
<td style=" background: #97FFFF;">VGA_PRINT/mult_8985_DOUT_2_s/SUM</td>
</tr>
<tr>
<td>11.977</td>
<td>0.722</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C20[1][A]</td>
<td>VGA_PRINT/mult_8986_DOUT_1_s/I0</td>
</tr>
<tr>
<td>12.516</td>
<td>0.539</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C20[1][A]</td>
<td style=" background: #97FFFF;">VGA_PRINT/mult_8986_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>13.099</td>
<td>0.583</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R8C21[0][A]</td>
<td>VGA_PRINT/n3397_s/I0</td>
</tr>
<tr>
<td>13.873</td>
<td>0.774</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C21[0][A]</td>
<td style=" background: #97FFFF;">VGA_PRINT/n3397_s/COUT</td>
</tr>
<tr>
<td>13.873</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C21[0][B]</td>
<td>VGA_PRINT/mult_8987_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>14.290</td>
<td>0.417</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C21[0][B]</td>
<td style=" background: #97FFFF;">VGA_PRINT/mult_8987_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>15.012</td>
<td>0.722</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C20[0][B]</td>
<td>VGA_PRINT/n3396_s/I0</td>
</tr>
<tr>
<td>15.787</td>
<td>0.774</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C20[0][B]</td>
<td style=" background: #97FFFF;">VGA_PRINT/n3396_s/COUT</td>
</tr>
<tr>
<td>15.787</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C20[1][A]</td>
<td>VGA_PRINT/mult_8988_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>16.204</td>
<td>0.417</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C20[1][A]</td>
<td style=" background: #97FFFF;">VGA_PRINT/mult_8988_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>16.800</td>
<td>0.596</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C21[0][A]</td>
<td>VGA_PRINT/n3395_s/I0</td>
</tr>
<tr>
<td>17.574</td>
<td>0.774</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C21[0][A]</td>
<td style=" background: #97FFFF;">VGA_PRINT/n3395_s/COUT</td>
</tr>
<tr>
<td>17.574</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C21[0][B]</td>
<td>VGA_PRINT/mult_8989_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>17.992</td>
<td>0.417</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C21[0][B]</td>
<td style=" background: #97FFFF;">VGA_PRINT/mult_8989_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>18.714</td>
<td>0.722</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C22[0][B]</td>
<td>VGA_PRINT/n3394_s/I0</td>
</tr>
<tr>
<td>19.488</td>
<td>0.774</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C22[0][B]</td>
<td style=" background: #97FFFF;">VGA_PRINT/n3394_s/COUT</td>
</tr>
<tr>
<td>19.488</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C22[1][A]</td>
<td>VGA_PRINT/mult_89810_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>19.905</td>
<td>0.417</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C22[1][A]</td>
<td style=" background: #97FFFF;">VGA_PRINT/mult_89810_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>20.501</td>
<td>0.596</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C21[0][A]</td>
<td>VGA_PRINT/n3393_s/I0</td>
</tr>
<tr>
<td>21.276</td>
<td>0.774</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C21[0][A]</td>
<td style=" background: #97FFFF;">VGA_PRINT/n3393_s/COUT</td>
</tr>
<tr>
<td>21.276</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C21[0][B]</td>
<td>VGA_PRINT/mult_89811_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>21.693</td>
<td>0.417</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C21[0][B]</td>
<td style=" background: #97FFFF;">VGA_PRINT/mult_89811_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>22.415</td>
<td>0.722</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C20[0][B]</td>
<td>VGA_PRINT/n3392_s/I0</td>
</tr>
<tr>
<td>23.189</td>
<td>0.774</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C20[0][B]</td>
<td style=" background: #97FFFF;">VGA_PRINT/n3392_s/COUT</td>
</tr>
<tr>
<td>23.189</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C20[1][A]</td>
<td>VGA_PRINT/mult_89812_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>23.607</td>
<td>0.417</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C20[1][A]</td>
<td style=" background: #97FFFF;">VGA_PRINT/mult_89812_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>24.215</td>
<td>0.608</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C20[0][A]</td>
<td>VGA_PRINT/n3391_s/I0</td>
</tr>
<tr>
<td>24.989</td>
<td>0.774</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C20[0][A]</td>
<td style=" background: #97FFFF;">VGA_PRINT/n3391_s/COUT</td>
</tr>
<tr>
<td>24.989</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C20[0][B]</td>
<td>VGA_PRINT/mult_89813_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>25.406</td>
<td>0.417</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C20[0][B]</td>
<td style=" background: #97FFFF;">VGA_PRINT/mult_89813_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>26.609</td>
<td>1.203</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C21[0][B]</td>
<td>VGA_PRINT/n3390_s/I0</td>
</tr>
<tr>
<td>27.384</td>
<td>0.774</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C21[0][B]</td>
<td style=" background: #97FFFF;">VGA_PRINT/n3390_s/COUT</td>
</tr>
<tr>
<td>27.384</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C21[1][A]</td>
<td>VGA_PRINT/mult_89814_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>27.426</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C21[1][A]</td>
<td style=" background: #97FFFF;">VGA_PRINT/mult_89814_DOUT_1_s/COUT</td>
</tr>
<tr>
<td>28.452</td>
<td>1.025</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C21[3][A]</td>
<td>rgb_next_23_s493/I2</td>
</tr>
<tr>
<td>28.915</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C21[3][A]</td>
<td style=" background: #97FFFF;">rgb_next_23_s493/F</td>
</tr>
<tr>
<td>28.919</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C21[3][B]</td>
<td>rgb_next_23_s386/I3</td>
</tr>
<tr>
<td>29.529</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C21[3][B]</td>
<td style=" background: #97FFFF;">rgb_next_23_s386/F</td>
</tr>
<tr>
<td>30.137</td>
<td>0.608</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C21[2][A]</td>
<td>rgb_next_23_s295/I0</td>
</tr>
<tr>
<td>30.601</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C21[2][A]</td>
<td style=" background: #97FFFF;">rgb_next_23_s295/F</td>
</tr>
<tr>
<td>31.682</td>
<td>1.081</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C26[1][B]</td>
<td>rgb_next_23_s168/I3</td>
</tr>
<tr>
<td>32.146</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C26[1][B]</td>
<td style=" background: #97FFFF;">rgb_next_23_s168/F</td>
</tr>
<tr>
<td>32.150</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C26[2][B]</td>
<td>rgb_next_23_s71/I3</td>
</tr>
<tr>
<td>32.964</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C26[2][B]</td>
<td style=" background: #97FFFF;">rgb_next_23_s71/F</td>
</tr>
<tr>
<td>32.968</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C26[0][B]</td>
<td>rgb_next_23_s36/I3</td>
</tr>
<tr>
<td>33.729</td>
<td>0.760</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R7C26[0][B]</td>
<td style=" background: #97FFFF;">rgb_next_23_s36/F</td>
</tr>
<tr>
<td>34.039</td>
<td>0.310</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C26[0][A]</td>
<td>rgb_next_23_s26/I3</td>
</tr>
<tr>
<td>34.648</td>
<td>0.609</td>
<td>tINS</td>
<td>RF</td>
<td>30</td>
<td>R8C26[0][A]</td>
<td style=" background: #97FFFF;">rgb_next_23_s26/F</td>
</tr>
<tr>
<td>36.846</td>
<td>2.198</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C12[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_12_s3/I2</td>
</tr>
<tr>
<td>37.606</td>
<td>0.760</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C12[2][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_12_s3/F</td>
</tr>
<tr>
<td>37.855</td>
<td>0.249</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C12[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_12_s1/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>6.498</td>
<td>6.498</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.498</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>6.742</td>
<td>0.245</td>
<td>tCL</td>
<td>RR</td>
<td>313</td>
<td>RIGHTSIDE[1]</td>
<td>clk_pixel_gen/CLKOUT</td>
</tr>
<tr>
<td>6.922</td>
<td>0.179</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C12[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_12_s1/CLK</td>
</tr>
<tr>
<td>6.890</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C12[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_12_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>6.498</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>34</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.179, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 19.082, 50.979%; route: 18.009, 48.113%; tC2Q: 0.340, 0.907%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.179, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-30.949</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>37.575</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.625</td>
</tr>
<tr>
<td class="label">From</td>
<td>cnt_h_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_15_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.245</td>
<td>0.245</td>
<td>tCL</td>
<td>RR</td>
<td>313</td>
<td>RIGHTSIDE[1]</td>
<td>clk_pixel_gen/CLKOUT</td>
</tr>
<tr>
<td>0.424</td>
<td>0.179</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C31[1][B]</td>
<td>cnt_h_5_s0/CLK</td>
</tr>
<tr>
<td>0.764</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>24</td>
<td>R14C31[1][B]</td>
<td style=" font-weight:bold;">cnt_h_5_s0/Q</td>
</tr>
<tr>
<td>2.354</td>
<td>1.590</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C24[2][B]</td>
<td>n78_s2/I0</td>
</tr>
<tr>
<td>2.818</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R7C24[2][B]</td>
<td style=" background: #97FFFF;">n78_s2/F</td>
</tr>
<tr>
<td>3.801</td>
<td>0.983</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C27[0][B]</td>
<td>n78_s0/I1</td>
</tr>
<tr>
<td>4.264</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>36</td>
<td>R9C27[0][B]</td>
<td style=" background: #97FFFF;">n78_s0/F</td>
</tr>
<tr>
<td>5.161</td>
<td>0.897</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C23[3][B]</td>
<td>cnt_h_next_4_s2/I0</td>
</tr>
<tr>
<td>5.771</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>25</td>
<td>R11C23[3][B]</td>
<td style=" background: #97FFFF;">cnt_h_next_4_s2/F</td>
</tr>
<tr>
<td>6.787</td>
<td>1.017</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C21[1][B]</td>
<td>VGA_PRINT/mult_8983_DOUT_2_s/I0</td>
</tr>
<tr>
<td>7.308</td>
<td>0.521</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C21[1][B]</td>
<td style=" background: #97FFFF;">VGA_PRINT/mult_8983_DOUT_2_s/SUM</td>
</tr>
<tr>
<td>7.671</td>
<td>0.363</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C21[1][A]</td>
<td>VGA_PRINT/mult_8984_DOUT_1_s/I0</td>
</tr>
<tr>
<td>8.445</td>
<td>0.774</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C21[1][A]</td>
<td style=" background: #97FFFF;">VGA_PRINT/mult_8984_DOUT_1_s/COUT</td>
</tr>
<tr>
<td>8.445</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C21[1][B]</td>
<td>VGA_PRINT/mult_8984_DOUT_2_s/CIN</td>
</tr>
<tr>
<td>8.863</td>
<td>0.417</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C21[1][B]</td>
<td style=" background: #97FFFF;">VGA_PRINT/mult_8984_DOUT_2_s/SUM</td>
</tr>
<tr>
<td>10.063</td>
<td>1.200</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C20[0][B]</td>
<td>VGA_PRINT/mult_8985_DOUT_1_s/I0</td>
</tr>
<tr>
<td>10.837</td>
<td>0.774</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C20[0][B]</td>
<td style=" background: #97FFFF;">VGA_PRINT/mult_8985_DOUT_1_s/COUT</td>
</tr>
<tr>
<td>10.837</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C20[1][A]</td>
<td>VGA_PRINT/mult_8985_DOUT_2_s/CIN</td>
</tr>
<tr>
<td>11.254</td>
<td>0.417</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C20[1][A]</td>
<td style=" background: #97FFFF;">VGA_PRINT/mult_8985_DOUT_2_s/SUM</td>
</tr>
<tr>
<td>11.977</td>
<td>0.722</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C20[1][A]</td>
<td>VGA_PRINT/mult_8986_DOUT_1_s/I0</td>
</tr>
<tr>
<td>12.516</td>
<td>0.539</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C20[1][A]</td>
<td style=" background: #97FFFF;">VGA_PRINT/mult_8986_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>13.099</td>
<td>0.583</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R8C21[0][A]</td>
<td>VGA_PRINT/n3397_s/I0</td>
</tr>
<tr>
<td>13.873</td>
<td>0.774</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C21[0][A]</td>
<td style=" background: #97FFFF;">VGA_PRINT/n3397_s/COUT</td>
</tr>
<tr>
<td>13.873</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C21[0][B]</td>
<td>VGA_PRINT/mult_8987_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>14.290</td>
<td>0.417</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C21[0][B]</td>
<td style=" background: #97FFFF;">VGA_PRINT/mult_8987_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>15.012</td>
<td>0.722</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C20[0][B]</td>
<td>VGA_PRINT/n3396_s/I0</td>
</tr>
<tr>
<td>15.787</td>
<td>0.774</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C20[0][B]</td>
<td style=" background: #97FFFF;">VGA_PRINT/n3396_s/COUT</td>
</tr>
<tr>
<td>15.787</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C20[1][A]</td>
<td>VGA_PRINT/mult_8988_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>16.204</td>
<td>0.417</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C20[1][A]</td>
<td style=" background: #97FFFF;">VGA_PRINT/mult_8988_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>16.800</td>
<td>0.596</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C21[0][A]</td>
<td>VGA_PRINT/n3395_s/I0</td>
</tr>
<tr>
<td>17.574</td>
<td>0.774</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C21[0][A]</td>
<td style=" background: #97FFFF;">VGA_PRINT/n3395_s/COUT</td>
</tr>
<tr>
<td>17.574</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C21[0][B]</td>
<td>VGA_PRINT/mult_8989_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>17.992</td>
<td>0.417</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C21[0][B]</td>
<td style=" background: #97FFFF;">VGA_PRINT/mult_8989_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>18.714</td>
<td>0.722</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C22[0][B]</td>
<td>VGA_PRINT/n3394_s/I0</td>
</tr>
<tr>
<td>19.488</td>
<td>0.774</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C22[0][B]</td>
<td style=" background: #97FFFF;">VGA_PRINT/n3394_s/COUT</td>
</tr>
<tr>
<td>19.488</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C22[1][A]</td>
<td>VGA_PRINT/mult_89810_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>19.905</td>
<td>0.417</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C22[1][A]</td>
<td style=" background: #97FFFF;">VGA_PRINT/mult_89810_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>20.501</td>
<td>0.596</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C21[0][A]</td>
<td>VGA_PRINT/n3393_s/I0</td>
</tr>
<tr>
<td>21.276</td>
<td>0.774</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C21[0][A]</td>
<td style=" background: #97FFFF;">VGA_PRINT/n3393_s/COUT</td>
</tr>
<tr>
<td>21.276</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C21[0][B]</td>
<td>VGA_PRINT/mult_89811_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>21.693</td>
<td>0.417</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C21[0][B]</td>
<td style=" background: #97FFFF;">VGA_PRINT/mult_89811_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>22.415</td>
<td>0.722</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C20[0][B]</td>
<td>VGA_PRINT/n3392_s/I0</td>
</tr>
<tr>
<td>23.189</td>
<td>0.774</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C20[0][B]</td>
<td style=" background: #97FFFF;">VGA_PRINT/n3392_s/COUT</td>
</tr>
<tr>
<td>23.189</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C20[1][A]</td>
<td>VGA_PRINT/mult_89812_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>23.607</td>
<td>0.417</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C20[1][A]</td>
<td style=" background: #97FFFF;">VGA_PRINT/mult_89812_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>24.215</td>
<td>0.608</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C20[0][A]</td>
<td>VGA_PRINT/n3391_s/I0</td>
</tr>
<tr>
<td>24.989</td>
<td>0.774</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C20[0][A]</td>
<td style=" background: #97FFFF;">VGA_PRINT/n3391_s/COUT</td>
</tr>
<tr>
<td>24.989</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C20[0][B]</td>
<td>VGA_PRINT/mult_89813_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>25.406</td>
<td>0.417</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C20[0][B]</td>
<td style=" background: #97FFFF;">VGA_PRINT/mult_89813_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>26.609</td>
<td>1.203</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C21[0][B]</td>
<td>VGA_PRINT/n3390_s/I0</td>
</tr>
<tr>
<td>27.384</td>
<td>0.774</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C21[0][B]</td>
<td style=" background: #97FFFF;">VGA_PRINT/n3390_s/COUT</td>
</tr>
<tr>
<td>27.384</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C21[1][A]</td>
<td>VGA_PRINT/mult_89814_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>27.426</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C21[1][A]</td>
<td style=" background: #97FFFF;">VGA_PRINT/mult_89814_DOUT_1_s/COUT</td>
</tr>
<tr>
<td>28.452</td>
<td>1.025</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C21[3][A]</td>
<td>rgb_next_23_s493/I2</td>
</tr>
<tr>
<td>28.915</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C21[3][A]</td>
<td style=" background: #97FFFF;">rgb_next_23_s493/F</td>
</tr>
<tr>
<td>28.919</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C21[3][B]</td>
<td>rgb_next_23_s386/I3</td>
</tr>
<tr>
<td>29.529</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C21[3][B]</td>
<td style=" background: #97FFFF;">rgb_next_23_s386/F</td>
</tr>
<tr>
<td>30.137</td>
<td>0.608</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C21[2][A]</td>
<td>rgb_next_23_s295/I0</td>
</tr>
<tr>
<td>30.601</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C21[2][A]</td>
<td style=" background: #97FFFF;">rgb_next_23_s295/F</td>
</tr>
<tr>
<td>31.682</td>
<td>1.081</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C26[1][B]</td>
<td>rgb_next_23_s168/I3</td>
</tr>
<tr>
<td>32.146</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C26[1][B]</td>
<td style=" background: #97FFFF;">rgb_next_23_s168/F</td>
</tr>
<tr>
<td>32.150</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C26[2][B]</td>
<td>rgb_next_23_s71/I3</td>
</tr>
<tr>
<td>32.964</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C26[2][B]</td>
<td style=" background: #97FFFF;">rgb_next_23_s71/F</td>
</tr>
<tr>
<td>32.968</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C26[0][B]</td>
<td>rgb_next_23_s36/I3</td>
</tr>
<tr>
<td>33.729</td>
<td>0.760</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R7C26[0][B]</td>
<td style=" background: #97FFFF;">rgb_next_23_s36/F</td>
</tr>
<tr>
<td>34.039</td>
<td>0.310</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C26[0][A]</td>
<td>rgb_next_23_s26/I3</td>
</tr>
<tr>
<td>34.648</td>
<td>0.609</td>
<td>tINS</td>
<td>RF</td>
<td>30</td>
<td>R8C26[0][A]</td>
<td style=" background: #97FFFF;">rgb_next_23_s26/F</td>
</tr>
<tr>
<td>35.742</td>
<td>1.094</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C25[3][B]</td>
<td>rgb_next_15_s22/I1</td>
</tr>
<tr>
<td>36.506</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R14C25[3][B]</td>
<td style=" background: #97FFFF;">rgb_next_15_s22/F</td>
</tr>
<tr>
<td>37.575</td>
<td>1.068</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C27[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_15_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>6.498</td>
<td>6.498</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.498</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>6.742</td>
<td>0.245</td>
<td>tCL</td>
<td>RR</td>
<td>313</td>
<td>RIGHTSIDE[1]</td>
<td>clk_pixel_gen/CLKOUT</td>
</tr>
<tr>
<td>6.922</td>
<td>0.179</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C27[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_15_s0/CLK</td>
</tr>
<tr>
<td>6.625</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C27[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_15_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>6.498</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>34</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.179, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 19.087, 51.376%; route: 17.724, 47.710%; tC2Q: 0.340, 0.914%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.179, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-30.938</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>37.563</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.625</td>
</tr>
<tr>
<td class="label">From</td>
<td>cnt_h_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.245</td>
<td>0.245</td>
<td>tCL</td>
<td>RR</td>
<td>313</td>
<td>RIGHTSIDE[1]</td>
<td>clk_pixel_gen/CLKOUT</td>
</tr>
<tr>
<td>0.424</td>
<td>0.179</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C31[1][B]</td>
<td>cnt_h_5_s0/CLK</td>
</tr>
<tr>
<td>0.764</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>24</td>
<td>R14C31[1][B]</td>
<td style=" font-weight:bold;">cnt_h_5_s0/Q</td>
</tr>
<tr>
<td>2.354</td>
<td>1.590</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C24[2][B]</td>
<td>n78_s2/I0</td>
</tr>
<tr>
<td>2.818</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R7C24[2][B]</td>
<td style=" background: #97FFFF;">n78_s2/F</td>
</tr>
<tr>
<td>3.801</td>
<td>0.983</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C27[0][B]</td>
<td>n78_s0/I1</td>
</tr>
<tr>
<td>4.264</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>36</td>
<td>R9C27[0][B]</td>
<td style=" background: #97FFFF;">n78_s0/F</td>
</tr>
<tr>
<td>5.161</td>
<td>0.897</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C23[3][B]</td>
<td>cnt_h_next_4_s2/I0</td>
</tr>
<tr>
<td>5.771</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>25</td>
<td>R11C23[3][B]</td>
<td style=" background: #97FFFF;">cnt_h_next_4_s2/F</td>
</tr>
<tr>
<td>6.787</td>
<td>1.017</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C21[1][B]</td>
<td>VGA_PRINT/mult_8983_DOUT_2_s/I0</td>
</tr>
<tr>
<td>7.308</td>
<td>0.521</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C21[1][B]</td>
<td style=" background: #97FFFF;">VGA_PRINT/mult_8983_DOUT_2_s/SUM</td>
</tr>
<tr>
<td>7.671</td>
<td>0.363</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C21[1][A]</td>
<td>VGA_PRINT/mult_8984_DOUT_1_s/I0</td>
</tr>
<tr>
<td>8.445</td>
<td>0.774</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C21[1][A]</td>
<td style=" background: #97FFFF;">VGA_PRINT/mult_8984_DOUT_1_s/COUT</td>
</tr>
<tr>
<td>8.445</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C21[1][B]</td>
<td>VGA_PRINT/mult_8984_DOUT_2_s/CIN</td>
</tr>
<tr>
<td>8.863</td>
<td>0.417</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C21[1][B]</td>
<td style=" background: #97FFFF;">VGA_PRINT/mult_8984_DOUT_2_s/SUM</td>
</tr>
<tr>
<td>10.063</td>
<td>1.200</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C20[0][B]</td>
<td>VGA_PRINT/mult_8985_DOUT_1_s/I0</td>
</tr>
<tr>
<td>10.837</td>
<td>0.774</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C20[0][B]</td>
<td style=" background: #97FFFF;">VGA_PRINT/mult_8985_DOUT_1_s/COUT</td>
</tr>
<tr>
<td>10.837</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C20[1][A]</td>
<td>VGA_PRINT/mult_8985_DOUT_2_s/CIN</td>
</tr>
<tr>
<td>11.254</td>
<td>0.417</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C20[1][A]</td>
<td style=" background: #97FFFF;">VGA_PRINT/mult_8985_DOUT_2_s/SUM</td>
</tr>
<tr>
<td>11.977</td>
<td>0.722</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C20[1][A]</td>
<td>VGA_PRINT/mult_8986_DOUT_1_s/I0</td>
</tr>
<tr>
<td>12.516</td>
<td>0.539</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C20[1][A]</td>
<td style=" background: #97FFFF;">VGA_PRINT/mult_8986_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>13.099</td>
<td>0.583</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R8C21[0][A]</td>
<td>VGA_PRINT/n3397_s/I0</td>
</tr>
<tr>
<td>13.873</td>
<td>0.774</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C21[0][A]</td>
<td style=" background: #97FFFF;">VGA_PRINT/n3397_s/COUT</td>
</tr>
<tr>
<td>13.873</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C21[0][B]</td>
<td>VGA_PRINT/mult_8987_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>14.290</td>
<td>0.417</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C21[0][B]</td>
<td style=" background: #97FFFF;">VGA_PRINT/mult_8987_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>15.012</td>
<td>0.722</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C20[0][B]</td>
<td>VGA_PRINT/n3396_s/I0</td>
</tr>
<tr>
<td>15.787</td>
<td>0.774</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C20[0][B]</td>
<td style=" background: #97FFFF;">VGA_PRINT/n3396_s/COUT</td>
</tr>
<tr>
<td>15.787</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C20[1][A]</td>
<td>VGA_PRINT/mult_8988_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>16.204</td>
<td>0.417</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C20[1][A]</td>
<td style=" background: #97FFFF;">VGA_PRINT/mult_8988_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>16.800</td>
<td>0.596</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C21[0][A]</td>
<td>VGA_PRINT/n3395_s/I0</td>
</tr>
<tr>
<td>17.574</td>
<td>0.774</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C21[0][A]</td>
<td style=" background: #97FFFF;">VGA_PRINT/n3395_s/COUT</td>
</tr>
<tr>
<td>17.574</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C21[0][B]</td>
<td>VGA_PRINT/mult_8989_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>17.992</td>
<td>0.417</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C21[0][B]</td>
<td style=" background: #97FFFF;">VGA_PRINT/mult_8989_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>18.714</td>
<td>0.722</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C22[0][B]</td>
<td>VGA_PRINT/n3394_s/I0</td>
</tr>
<tr>
<td>19.488</td>
<td>0.774</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C22[0][B]</td>
<td style=" background: #97FFFF;">VGA_PRINT/n3394_s/COUT</td>
</tr>
<tr>
<td>19.488</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C22[1][A]</td>
<td>VGA_PRINT/mult_89810_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>19.905</td>
<td>0.417</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C22[1][A]</td>
<td style=" background: #97FFFF;">VGA_PRINT/mult_89810_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>20.501</td>
<td>0.596</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C21[0][A]</td>
<td>VGA_PRINT/n3393_s/I0</td>
</tr>
<tr>
<td>21.276</td>
<td>0.774</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C21[0][A]</td>
<td style=" background: #97FFFF;">VGA_PRINT/n3393_s/COUT</td>
</tr>
<tr>
<td>21.276</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C21[0][B]</td>
<td>VGA_PRINT/mult_89811_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>21.693</td>
<td>0.417</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C21[0][B]</td>
<td style=" background: #97FFFF;">VGA_PRINT/mult_89811_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>22.415</td>
<td>0.722</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C20[0][B]</td>
<td>VGA_PRINT/n3392_s/I0</td>
</tr>
<tr>
<td>23.189</td>
<td>0.774</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C20[0][B]</td>
<td style=" background: #97FFFF;">VGA_PRINT/n3392_s/COUT</td>
</tr>
<tr>
<td>23.189</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C20[1][A]</td>
<td>VGA_PRINT/mult_89812_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>23.607</td>
<td>0.417</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C20[1][A]</td>
<td style=" background: #97FFFF;">VGA_PRINT/mult_89812_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>24.215</td>
<td>0.608</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C20[0][A]</td>
<td>VGA_PRINT/n3391_s/I0</td>
</tr>
<tr>
<td>24.989</td>
<td>0.774</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C20[0][A]</td>
<td style=" background: #97FFFF;">VGA_PRINT/n3391_s/COUT</td>
</tr>
<tr>
<td>24.989</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C20[0][B]</td>
<td>VGA_PRINT/mult_89813_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>25.406</td>
<td>0.417</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C20[0][B]</td>
<td style=" background: #97FFFF;">VGA_PRINT/mult_89813_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>26.609</td>
<td>1.203</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C21[0][B]</td>
<td>VGA_PRINT/n3390_s/I0</td>
</tr>
<tr>
<td>27.384</td>
<td>0.774</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C21[0][B]</td>
<td style=" background: #97FFFF;">VGA_PRINT/n3390_s/COUT</td>
</tr>
<tr>
<td>27.384</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C21[1][A]</td>
<td>VGA_PRINT/mult_89814_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>27.426</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C21[1][A]</td>
<td style=" background: #97FFFF;">VGA_PRINT/mult_89814_DOUT_1_s/COUT</td>
</tr>
<tr>
<td>28.452</td>
<td>1.025</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C21[3][A]</td>
<td>rgb_next_23_s493/I2</td>
</tr>
<tr>
<td>28.915</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C21[3][A]</td>
<td style=" background: #97FFFF;">rgb_next_23_s493/F</td>
</tr>
<tr>
<td>28.919</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C21[3][B]</td>
<td>rgb_next_23_s386/I3</td>
</tr>
<tr>
<td>29.529</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C21[3][B]</td>
<td style=" background: #97FFFF;">rgb_next_23_s386/F</td>
</tr>
<tr>
<td>30.137</td>
<td>0.608</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C21[2][A]</td>
<td>rgb_next_23_s295/I0</td>
</tr>
<tr>
<td>30.601</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C21[2][A]</td>
<td style=" background: #97FFFF;">rgb_next_23_s295/F</td>
</tr>
<tr>
<td>31.682</td>
<td>1.081</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C26[1][B]</td>
<td>rgb_next_23_s168/I3</td>
</tr>
<tr>
<td>32.146</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C26[1][B]</td>
<td style=" background: #97FFFF;">rgb_next_23_s168/F</td>
</tr>
<tr>
<td>32.150</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C26[2][B]</td>
<td>rgb_next_23_s71/I3</td>
</tr>
<tr>
<td>32.964</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C26[2][B]</td>
<td style=" background: #97FFFF;">rgb_next_23_s71/F</td>
</tr>
<tr>
<td>32.968</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C26[0][B]</td>
<td>rgb_next_23_s36/I3</td>
</tr>
<tr>
<td>33.729</td>
<td>0.760</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R7C26[0][B]</td>
<td style=" background: #97FFFF;">rgb_next_23_s36/F</td>
</tr>
<tr>
<td>34.039</td>
<td>0.310</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C26[0][A]</td>
<td>rgb_next_23_s26/I3</td>
</tr>
<tr>
<td>34.648</td>
<td>0.609</td>
<td>tINS</td>
<td>RF</td>
<td>30</td>
<td>R8C26[0][A]</td>
<td style=" background: #97FFFF;">rgb_next_23_s26/F</td>
</tr>
<tr>
<td>36.002</td>
<td>1.354</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C20[3][A]</td>
<td>rgb_next_1_s22/I1</td>
</tr>
<tr>
<td>36.788</td>
<td>0.786</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R12C20[3][A]</td>
<td style=" background: #97FFFF;">rgb_next_1_s22/F</td>
</tr>
<tr>
<td>37.563</td>
<td>0.775</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C20[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>6.498</td>
<td>6.498</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.498</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>6.742</td>
<td>0.245</td>
<td>tCL</td>
<td>RR</td>
<td>313</td>
<td>RIGHTSIDE[1]</td>
<td>clk_pixel_gen/CLKOUT</td>
</tr>
<tr>
<td>6.922</td>
<td>0.179</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C20[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_3_s0/CLK</td>
</tr>
<tr>
<td>6.625</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C20[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>6.498</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>34</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.179, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 19.108, 51.450%; route: 17.692, 47.636%; tC2Q: 0.340, 0.914%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.179, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-30.770</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>37.396</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.625</td>
</tr>
<tr>
<td class="label">From</td>
<td>cnt_h_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.245</td>
<td>0.245</td>
<td>tCL</td>
<td>RR</td>
<td>313</td>
<td>RIGHTSIDE[1]</td>
<td>clk_pixel_gen/CLKOUT</td>
</tr>
<tr>
<td>0.424</td>
<td>0.179</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C31[1][B]</td>
<td>cnt_h_5_s0/CLK</td>
</tr>
<tr>
<td>0.764</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>24</td>
<td>R14C31[1][B]</td>
<td style=" font-weight:bold;">cnt_h_5_s0/Q</td>
</tr>
<tr>
<td>2.354</td>
<td>1.590</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C24[2][B]</td>
<td>n78_s2/I0</td>
</tr>
<tr>
<td>2.818</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R7C24[2][B]</td>
<td style=" background: #97FFFF;">n78_s2/F</td>
</tr>
<tr>
<td>3.801</td>
<td>0.983</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C27[0][B]</td>
<td>n78_s0/I1</td>
</tr>
<tr>
<td>4.264</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>36</td>
<td>R9C27[0][B]</td>
<td style=" background: #97FFFF;">n78_s0/F</td>
</tr>
<tr>
<td>5.161</td>
<td>0.897</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C23[3][B]</td>
<td>cnt_h_next_4_s2/I0</td>
</tr>
<tr>
<td>5.771</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>25</td>
<td>R11C23[3][B]</td>
<td style=" background: #97FFFF;">cnt_h_next_4_s2/F</td>
</tr>
<tr>
<td>6.787</td>
<td>1.017</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C21[1][B]</td>
<td>VGA_PRINT/mult_8983_DOUT_2_s/I0</td>
</tr>
<tr>
<td>7.308</td>
<td>0.521</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C21[1][B]</td>
<td style=" background: #97FFFF;">VGA_PRINT/mult_8983_DOUT_2_s/SUM</td>
</tr>
<tr>
<td>7.671</td>
<td>0.363</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C21[1][A]</td>
<td>VGA_PRINT/mult_8984_DOUT_1_s/I0</td>
</tr>
<tr>
<td>8.445</td>
<td>0.774</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C21[1][A]</td>
<td style=" background: #97FFFF;">VGA_PRINT/mult_8984_DOUT_1_s/COUT</td>
</tr>
<tr>
<td>8.445</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C21[1][B]</td>
<td>VGA_PRINT/mult_8984_DOUT_2_s/CIN</td>
</tr>
<tr>
<td>8.863</td>
<td>0.417</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C21[1][B]</td>
<td style=" background: #97FFFF;">VGA_PRINT/mult_8984_DOUT_2_s/SUM</td>
</tr>
<tr>
<td>10.063</td>
<td>1.200</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C20[0][B]</td>
<td>VGA_PRINT/mult_8985_DOUT_1_s/I0</td>
</tr>
<tr>
<td>10.837</td>
<td>0.774</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C20[0][B]</td>
<td style=" background: #97FFFF;">VGA_PRINT/mult_8985_DOUT_1_s/COUT</td>
</tr>
<tr>
<td>10.837</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C20[1][A]</td>
<td>VGA_PRINT/mult_8985_DOUT_2_s/CIN</td>
</tr>
<tr>
<td>11.254</td>
<td>0.417</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C20[1][A]</td>
<td style=" background: #97FFFF;">VGA_PRINT/mult_8985_DOUT_2_s/SUM</td>
</tr>
<tr>
<td>11.977</td>
<td>0.722</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C20[1][A]</td>
<td>VGA_PRINT/mult_8986_DOUT_1_s/I0</td>
</tr>
<tr>
<td>12.516</td>
<td>0.539</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C20[1][A]</td>
<td style=" background: #97FFFF;">VGA_PRINT/mult_8986_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>13.099</td>
<td>0.583</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R8C21[0][A]</td>
<td>VGA_PRINT/n3397_s/I0</td>
</tr>
<tr>
<td>13.873</td>
<td>0.774</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C21[0][A]</td>
<td style=" background: #97FFFF;">VGA_PRINT/n3397_s/COUT</td>
</tr>
<tr>
<td>13.873</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C21[0][B]</td>
<td>VGA_PRINT/mult_8987_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>14.290</td>
<td>0.417</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C21[0][B]</td>
<td style=" background: #97FFFF;">VGA_PRINT/mult_8987_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>15.012</td>
<td>0.722</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C20[0][B]</td>
<td>VGA_PRINT/n3396_s/I0</td>
</tr>
<tr>
<td>15.787</td>
<td>0.774</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C20[0][B]</td>
<td style=" background: #97FFFF;">VGA_PRINT/n3396_s/COUT</td>
</tr>
<tr>
<td>15.787</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C20[1][A]</td>
<td>VGA_PRINT/mult_8988_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>16.204</td>
<td>0.417</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C20[1][A]</td>
<td style=" background: #97FFFF;">VGA_PRINT/mult_8988_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>16.800</td>
<td>0.596</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C21[0][A]</td>
<td>VGA_PRINT/n3395_s/I0</td>
</tr>
<tr>
<td>17.574</td>
<td>0.774</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C21[0][A]</td>
<td style=" background: #97FFFF;">VGA_PRINT/n3395_s/COUT</td>
</tr>
<tr>
<td>17.574</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C21[0][B]</td>
<td>VGA_PRINT/mult_8989_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>17.992</td>
<td>0.417</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C21[0][B]</td>
<td style=" background: #97FFFF;">VGA_PRINT/mult_8989_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>18.714</td>
<td>0.722</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C22[0][B]</td>
<td>VGA_PRINT/n3394_s/I0</td>
</tr>
<tr>
<td>19.488</td>
<td>0.774</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C22[0][B]</td>
<td style=" background: #97FFFF;">VGA_PRINT/n3394_s/COUT</td>
</tr>
<tr>
<td>19.488</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C22[1][A]</td>
<td>VGA_PRINT/mult_89810_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>19.905</td>
<td>0.417</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C22[1][A]</td>
<td style=" background: #97FFFF;">VGA_PRINT/mult_89810_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>20.501</td>
<td>0.596</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C21[0][A]</td>
<td>VGA_PRINT/n3393_s/I0</td>
</tr>
<tr>
<td>21.276</td>
<td>0.774</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C21[0][A]</td>
<td style=" background: #97FFFF;">VGA_PRINT/n3393_s/COUT</td>
</tr>
<tr>
<td>21.276</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C21[0][B]</td>
<td>VGA_PRINT/mult_89811_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>21.693</td>
<td>0.417</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C21[0][B]</td>
<td style=" background: #97FFFF;">VGA_PRINT/mult_89811_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>22.415</td>
<td>0.722</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C20[0][B]</td>
<td>VGA_PRINT/n3392_s/I0</td>
</tr>
<tr>
<td>23.189</td>
<td>0.774</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C20[0][B]</td>
<td style=" background: #97FFFF;">VGA_PRINT/n3392_s/COUT</td>
</tr>
<tr>
<td>23.189</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C20[1][A]</td>
<td>VGA_PRINT/mult_89812_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>23.607</td>
<td>0.417</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C20[1][A]</td>
<td style=" background: #97FFFF;">VGA_PRINT/mult_89812_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>24.215</td>
<td>0.608</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C20[0][A]</td>
<td>VGA_PRINT/n3391_s/I0</td>
</tr>
<tr>
<td>24.989</td>
<td>0.774</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C20[0][A]</td>
<td style=" background: #97FFFF;">VGA_PRINT/n3391_s/COUT</td>
</tr>
<tr>
<td>24.989</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C20[0][B]</td>
<td>VGA_PRINT/mult_89813_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>25.406</td>
<td>0.417</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C20[0][B]</td>
<td style=" background: #97FFFF;">VGA_PRINT/mult_89813_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>26.609</td>
<td>1.203</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C21[0][B]</td>
<td>VGA_PRINT/n3390_s/I0</td>
</tr>
<tr>
<td>27.384</td>
<td>0.774</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C21[0][B]</td>
<td style=" background: #97FFFF;">VGA_PRINT/n3390_s/COUT</td>
</tr>
<tr>
<td>27.384</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C21[1][A]</td>
<td>VGA_PRINT/mult_89814_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>27.426</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C21[1][A]</td>
<td style=" background: #97FFFF;">VGA_PRINT/mult_89814_DOUT_1_s/COUT</td>
</tr>
<tr>
<td>28.452</td>
<td>1.025</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C21[3][A]</td>
<td>rgb_next_23_s493/I2</td>
</tr>
<tr>
<td>28.915</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C21[3][A]</td>
<td style=" background: #97FFFF;">rgb_next_23_s493/F</td>
</tr>
<tr>
<td>28.919</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C21[3][B]</td>
<td>rgb_next_23_s386/I3</td>
</tr>
<tr>
<td>29.529</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C21[3][B]</td>
<td style=" background: #97FFFF;">rgb_next_23_s386/F</td>
</tr>
<tr>
<td>30.137</td>
<td>0.608</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C21[2][A]</td>
<td>rgb_next_23_s295/I0</td>
</tr>
<tr>
<td>30.601</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C21[2][A]</td>
<td style=" background: #97FFFF;">rgb_next_23_s295/F</td>
</tr>
<tr>
<td>31.682</td>
<td>1.081</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C26[1][B]</td>
<td>rgb_next_23_s168/I3</td>
</tr>
<tr>
<td>32.146</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C26[1][B]</td>
<td style=" background: #97FFFF;">rgb_next_23_s168/F</td>
</tr>
<tr>
<td>32.150</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C26[2][B]</td>
<td>rgb_next_23_s71/I3</td>
</tr>
<tr>
<td>32.964</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C26[2][B]</td>
<td style=" background: #97FFFF;">rgb_next_23_s71/F</td>
</tr>
<tr>
<td>32.968</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C26[0][B]</td>
<td>rgb_next_23_s36/I3</td>
</tr>
<tr>
<td>33.729</td>
<td>0.760</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R7C26[0][B]</td>
<td style=" background: #97FFFF;">rgb_next_23_s36/F</td>
</tr>
<tr>
<td>34.039</td>
<td>0.310</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C26[0][A]</td>
<td>rgb_next_23_s26/I3</td>
</tr>
<tr>
<td>34.648</td>
<td>0.609</td>
<td>tINS</td>
<td>RF</td>
<td>30</td>
<td>R8C26[0][A]</td>
<td style=" background: #97FFFF;">rgb_next_23_s26/F</td>
</tr>
<tr>
<td>35.868</td>
<td>1.220</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C22[0][B]</td>
<td>rgb_next_9_s22/I1</td>
</tr>
<tr>
<td>36.332</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R12C22[0][B]</td>
<td style=" background: #97FFFF;">rgb_next_9_s22/F</td>
</tr>
<tr>
<td>37.396</td>
<td>1.064</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C23[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_11_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>6.498</td>
<td>6.498</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.498</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>6.742</td>
<td>0.245</td>
<td>tCL</td>
<td>RR</td>
<td>313</td>
<td>RIGHTSIDE[1]</td>
<td>clk_pixel_gen/CLKOUT</td>
</tr>
<tr>
<td>6.922</td>
<td>0.179</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C23[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_11_s0/CLK</td>
</tr>
<tr>
<td>6.625</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C23[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>6.498</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>34</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.179, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 18.786, 50.811%; route: 17.846, 48.270%; tC2Q: 0.340, 0.919%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.179, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-30.770</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>37.396</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.625</td>
</tr>
<tr>
<td class="label">From</td>
<td>cnt_h_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>rgb_g_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.245</td>
<td>0.245</td>
<td>tCL</td>
<td>RR</td>
<td>313</td>
<td>RIGHTSIDE[1]</td>
<td>clk_pixel_gen/CLKOUT</td>
</tr>
<tr>
<td>0.424</td>
<td>0.179</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C31[1][B]</td>
<td>cnt_h_5_s0/CLK</td>
</tr>
<tr>
<td>0.764</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>24</td>
<td>R14C31[1][B]</td>
<td style=" font-weight:bold;">cnt_h_5_s0/Q</td>
</tr>
<tr>
<td>2.354</td>
<td>1.590</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C24[2][B]</td>
<td>n78_s2/I0</td>
</tr>
<tr>
<td>2.818</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R7C24[2][B]</td>
<td style=" background: #97FFFF;">n78_s2/F</td>
</tr>
<tr>
<td>3.801</td>
<td>0.983</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C27[0][B]</td>
<td>n78_s0/I1</td>
</tr>
<tr>
<td>4.264</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>36</td>
<td>R9C27[0][B]</td>
<td style=" background: #97FFFF;">n78_s0/F</td>
</tr>
<tr>
<td>5.161</td>
<td>0.897</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C23[3][B]</td>
<td>cnt_h_next_4_s2/I0</td>
</tr>
<tr>
<td>5.771</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>25</td>
<td>R11C23[3][B]</td>
<td style=" background: #97FFFF;">cnt_h_next_4_s2/F</td>
</tr>
<tr>
<td>6.787</td>
<td>1.017</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C21[1][B]</td>
<td>VGA_PRINT/mult_8983_DOUT_2_s/I0</td>
</tr>
<tr>
<td>7.308</td>
<td>0.521</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C21[1][B]</td>
<td style=" background: #97FFFF;">VGA_PRINT/mult_8983_DOUT_2_s/SUM</td>
</tr>
<tr>
<td>7.671</td>
<td>0.363</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C21[1][A]</td>
<td>VGA_PRINT/mult_8984_DOUT_1_s/I0</td>
</tr>
<tr>
<td>8.445</td>
<td>0.774</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C21[1][A]</td>
<td style=" background: #97FFFF;">VGA_PRINT/mult_8984_DOUT_1_s/COUT</td>
</tr>
<tr>
<td>8.445</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C21[1][B]</td>
<td>VGA_PRINT/mult_8984_DOUT_2_s/CIN</td>
</tr>
<tr>
<td>8.863</td>
<td>0.417</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C21[1][B]</td>
<td style=" background: #97FFFF;">VGA_PRINT/mult_8984_DOUT_2_s/SUM</td>
</tr>
<tr>
<td>10.063</td>
<td>1.200</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C20[0][B]</td>
<td>VGA_PRINT/mult_8985_DOUT_1_s/I0</td>
</tr>
<tr>
<td>10.837</td>
<td>0.774</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C20[0][B]</td>
<td style=" background: #97FFFF;">VGA_PRINT/mult_8985_DOUT_1_s/COUT</td>
</tr>
<tr>
<td>10.837</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C20[1][A]</td>
<td>VGA_PRINT/mult_8985_DOUT_2_s/CIN</td>
</tr>
<tr>
<td>11.254</td>
<td>0.417</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C20[1][A]</td>
<td style=" background: #97FFFF;">VGA_PRINT/mult_8985_DOUT_2_s/SUM</td>
</tr>
<tr>
<td>11.977</td>
<td>0.722</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C20[1][A]</td>
<td>VGA_PRINT/mult_8986_DOUT_1_s/I0</td>
</tr>
<tr>
<td>12.516</td>
<td>0.539</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C20[1][A]</td>
<td style=" background: #97FFFF;">VGA_PRINT/mult_8986_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>13.099</td>
<td>0.583</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R8C21[0][A]</td>
<td>VGA_PRINT/n3397_s/I0</td>
</tr>
<tr>
<td>13.873</td>
<td>0.774</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C21[0][A]</td>
<td style=" background: #97FFFF;">VGA_PRINT/n3397_s/COUT</td>
</tr>
<tr>
<td>13.873</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C21[0][B]</td>
<td>VGA_PRINT/mult_8987_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>14.290</td>
<td>0.417</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C21[0][B]</td>
<td style=" background: #97FFFF;">VGA_PRINT/mult_8987_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>15.012</td>
<td>0.722</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C20[0][B]</td>
<td>VGA_PRINT/n3396_s/I0</td>
</tr>
<tr>
<td>15.787</td>
<td>0.774</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C20[0][B]</td>
<td style=" background: #97FFFF;">VGA_PRINT/n3396_s/COUT</td>
</tr>
<tr>
<td>15.787</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C20[1][A]</td>
<td>VGA_PRINT/mult_8988_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>16.204</td>
<td>0.417</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C20[1][A]</td>
<td style=" background: #97FFFF;">VGA_PRINT/mult_8988_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>16.800</td>
<td>0.596</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C21[0][A]</td>
<td>VGA_PRINT/n3395_s/I0</td>
</tr>
<tr>
<td>17.574</td>
<td>0.774</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C21[0][A]</td>
<td style=" background: #97FFFF;">VGA_PRINT/n3395_s/COUT</td>
</tr>
<tr>
<td>17.574</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C21[0][B]</td>
<td>VGA_PRINT/mult_8989_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>17.992</td>
<td>0.417</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C21[0][B]</td>
<td style=" background: #97FFFF;">VGA_PRINT/mult_8989_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>18.714</td>
<td>0.722</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C22[0][B]</td>
<td>VGA_PRINT/n3394_s/I0</td>
</tr>
<tr>
<td>19.488</td>
<td>0.774</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C22[0][B]</td>
<td style=" background: #97FFFF;">VGA_PRINT/n3394_s/COUT</td>
</tr>
<tr>
<td>19.488</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C22[1][A]</td>
<td>VGA_PRINT/mult_89810_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>19.905</td>
<td>0.417</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C22[1][A]</td>
<td style=" background: #97FFFF;">VGA_PRINT/mult_89810_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>20.501</td>
<td>0.596</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C21[0][A]</td>
<td>VGA_PRINT/n3393_s/I0</td>
</tr>
<tr>
<td>21.276</td>
<td>0.774</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C21[0][A]</td>
<td style=" background: #97FFFF;">VGA_PRINT/n3393_s/COUT</td>
</tr>
<tr>
<td>21.276</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C21[0][B]</td>
<td>VGA_PRINT/mult_89811_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>21.693</td>
<td>0.417</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C21[0][B]</td>
<td style=" background: #97FFFF;">VGA_PRINT/mult_89811_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>22.415</td>
<td>0.722</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C20[0][B]</td>
<td>VGA_PRINT/n3392_s/I0</td>
</tr>
<tr>
<td>23.189</td>
<td>0.774</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C20[0][B]</td>
<td style=" background: #97FFFF;">VGA_PRINT/n3392_s/COUT</td>
</tr>
<tr>
<td>23.189</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C20[1][A]</td>
<td>VGA_PRINT/mult_89812_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>23.607</td>
<td>0.417</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C20[1][A]</td>
<td style=" background: #97FFFF;">VGA_PRINT/mult_89812_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>24.215</td>
<td>0.608</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C20[0][A]</td>
<td>VGA_PRINT/n3391_s/I0</td>
</tr>
<tr>
<td>24.989</td>
<td>0.774</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C20[0][A]</td>
<td style=" background: #97FFFF;">VGA_PRINT/n3391_s/COUT</td>
</tr>
<tr>
<td>24.989</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C20[0][B]</td>
<td>VGA_PRINT/mult_89813_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>25.406</td>
<td>0.417</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C20[0][B]</td>
<td style=" background: #97FFFF;">VGA_PRINT/mult_89813_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>26.609</td>
<td>1.203</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C21[0][B]</td>
<td>VGA_PRINT/n3390_s/I0</td>
</tr>
<tr>
<td>27.384</td>
<td>0.774</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C21[0][B]</td>
<td style=" background: #97FFFF;">VGA_PRINT/n3390_s/COUT</td>
</tr>
<tr>
<td>27.384</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C21[1][A]</td>
<td>VGA_PRINT/mult_89814_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>27.426</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C21[1][A]</td>
<td style=" background: #97FFFF;">VGA_PRINT/mult_89814_DOUT_1_s/COUT</td>
</tr>
<tr>
<td>28.452</td>
<td>1.025</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C21[3][A]</td>
<td>rgb_next_23_s493/I2</td>
</tr>
<tr>
<td>28.915</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C21[3][A]</td>
<td style=" background: #97FFFF;">rgb_next_23_s493/F</td>
</tr>
<tr>
<td>28.919</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C21[3][B]</td>
<td>rgb_next_23_s386/I3</td>
</tr>
<tr>
<td>29.529</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C21[3][B]</td>
<td style=" background: #97FFFF;">rgb_next_23_s386/F</td>
</tr>
<tr>
<td>30.137</td>
<td>0.608</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C21[2][A]</td>
<td>rgb_next_23_s295/I0</td>
</tr>
<tr>
<td>30.601</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C21[2][A]</td>
<td style=" background: #97FFFF;">rgb_next_23_s295/F</td>
</tr>
<tr>
<td>31.682</td>
<td>1.081</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C26[1][B]</td>
<td>rgb_next_23_s168/I3</td>
</tr>
<tr>
<td>32.146</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C26[1][B]</td>
<td style=" background: #97FFFF;">rgb_next_23_s168/F</td>
</tr>
<tr>
<td>32.150</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C26[2][B]</td>
<td>rgb_next_23_s71/I3</td>
</tr>
<tr>
<td>32.964</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C26[2][B]</td>
<td style=" background: #97FFFF;">rgb_next_23_s71/F</td>
</tr>
<tr>
<td>32.968</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C26[0][B]</td>
<td>rgb_next_23_s36/I3</td>
</tr>
<tr>
<td>33.729</td>
<td>0.760</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R7C26[0][B]</td>
<td style=" background: #97FFFF;">rgb_next_23_s36/F</td>
</tr>
<tr>
<td>34.039</td>
<td>0.310</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C26[0][A]</td>
<td>rgb_next_23_s26/I3</td>
</tr>
<tr>
<td>34.648</td>
<td>0.609</td>
<td>tINS</td>
<td>RF</td>
<td>30</td>
<td>R8C26[0][A]</td>
<td style=" background: #97FFFF;">rgb_next_23_s26/F</td>
</tr>
<tr>
<td>35.868</td>
<td>1.220</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C22[0][B]</td>
<td>rgb_next_9_s22/I1</td>
</tr>
<tr>
<td>36.332</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R12C22[0][B]</td>
<td style=" background: #97FFFF;">rgb_next_9_s22/F</td>
</tr>
<tr>
<td>37.396</td>
<td>1.064</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C21[2][B]</td>
<td style=" font-weight:bold;">rgb_g_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>6.498</td>
<td>6.498</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.498</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>6.742</td>
<td>0.245</td>
<td>tCL</td>
<td>RR</td>
<td>313</td>
<td>RIGHTSIDE[1]</td>
<td>clk_pixel_gen/CLKOUT</td>
</tr>
<tr>
<td>6.922</td>
<td>0.179</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C21[2][B]</td>
<td>rgb_g_3_s0/CLK</td>
</tr>
<tr>
<td>6.625</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C21[2][B]</td>
<td>rgb_g_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>6.498</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>34</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.179, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 18.786, 50.811%; route: 17.846, 48.270%; tC2Q: 0.340, 0.919%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.179, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-30.673</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>37.298</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.625</td>
</tr>
<tr>
<td class="label">From</td>
<td>cnt_h_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_18_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.245</td>
<td>0.245</td>
<td>tCL</td>
<td>RR</td>
<td>313</td>
<td>RIGHTSIDE[1]</td>
<td>clk_pixel_gen/CLKOUT</td>
</tr>
<tr>
<td>0.424</td>
<td>0.179</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C31[1][B]</td>
<td>cnt_h_5_s0/CLK</td>
</tr>
<tr>
<td>0.764</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>24</td>
<td>R14C31[1][B]</td>
<td style=" font-weight:bold;">cnt_h_5_s0/Q</td>
</tr>
<tr>
<td>2.354</td>
<td>1.590</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C24[2][B]</td>
<td>n78_s2/I0</td>
</tr>
<tr>
<td>2.818</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R7C24[2][B]</td>
<td style=" background: #97FFFF;">n78_s2/F</td>
</tr>
<tr>
<td>3.801</td>
<td>0.983</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C27[0][B]</td>
<td>n78_s0/I1</td>
</tr>
<tr>
<td>4.264</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>36</td>
<td>R9C27[0][B]</td>
<td style=" background: #97FFFF;">n78_s0/F</td>
</tr>
<tr>
<td>5.161</td>
<td>0.897</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C23[3][B]</td>
<td>cnt_h_next_4_s2/I0</td>
</tr>
<tr>
<td>5.771</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>25</td>
<td>R11C23[3][B]</td>
<td style=" background: #97FFFF;">cnt_h_next_4_s2/F</td>
</tr>
<tr>
<td>6.787</td>
<td>1.017</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C21[1][B]</td>
<td>VGA_PRINT/mult_8983_DOUT_2_s/I0</td>
</tr>
<tr>
<td>7.308</td>
<td>0.521</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C21[1][B]</td>
<td style=" background: #97FFFF;">VGA_PRINT/mult_8983_DOUT_2_s/SUM</td>
</tr>
<tr>
<td>7.671</td>
<td>0.363</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C21[1][A]</td>
<td>VGA_PRINT/mult_8984_DOUT_1_s/I0</td>
</tr>
<tr>
<td>8.445</td>
<td>0.774</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C21[1][A]</td>
<td style=" background: #97FFFF;">VGA_PRINT/mult_8984_DOUT_1_s/COUT</td>
</tr>
<tr>
<td>8.445</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C21[1][B]</td>
<td>VGA_PRINT/mult_8984_DOUT_2_s/CIN</td>
</tr>
<tr>
<td>8.863</td>
<td>0.417</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C21[1][B]</td>
<td style=" background: #97FFFF;">VGA_PRINT/mult_8984_DOUT_2_s/SUM</td>
</tr>
<tr>
<td>10.063</td>
<td>1.200</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C20[0][B]</td>
<td>VGA_PRINT/mult_8985_DOUT_1_s/I0</td>
</tr>
<tr>
<td>10.837</td>
<td>0.774</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C20[0][B]</td>
<td style=" background: #97FFFF;">VGA_PRINT/mult_8985_DOUT_1_s/COUT</td>
</tr>
<tr>
<td>10.837</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C20[1][A]</td>
<td>VGA_PRINT/mult_8985_DOUT_2_s/CIN</td>
</tr>
<tr>
<td>11.254</td>
<td>0.417</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C20[1][A]</td>
<td style=" background: #97FFFF;">VGA_PRINT/mult_8985_DOUT_2_s/SUM</td>
</tr>
<tr>
<td>11.977</td>
<td>0.722</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C20[1][A]</td>
<td>VGA_PRINT/mult_8986_DOUT_1_s/I0</td>
</tr>
<tr>
<td>12.516</td>
<td>0.539</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C20[1][A]</td>
<td style=" background: #97FFFF;">VGA_PRINT/mult_8986_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>13.099</td>
<td>0.583</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R8C21[0][A]</td>
<td>VGA_PRINT/n3397_s/I0</td>
</tr>
<tr>
<td>13.873</td>
<td>0.774</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C21[0][A]</td>
<td style=" background: #97FFFF;">VGA_PRINT/n3397_s/COUT</td>
</tr>
<tr>
<td>13.873</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C21[0][B]</td>
<td>VGA_PRINT/mult_8987_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>14.290</td>
<td>0.417</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C21[0][B]</td>
<td style=" background: #97FFFF;">VGA_PRINT/mult_8987_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>15.012</td>
<td>0.722</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C20[0][B]</td>
<td>VGA_PRINT/n3396_s/I0</td>
</tr>
<tr>
<td>15.787</td>
<td>0.774</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C20[0][B]</td>
<td style=" background: #97FFFF;">VGA_PRINT/n3396_s/COUT</td>
</tr>
<tr>
<td>15.787</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C20[1][A]</td>
<td>VGA_PRINT/mult_8988_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>16.204</td>
<td>0.417</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C20[1][A]</td>
<td style=" background: #97FFFF;">VGA_PRINT/mult_8988_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>16.800</td>
<td>0.596</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C21[0][A]</td>
<td>VGA_PRINT/n3395_s/I0</td>
</tr>
<tr>
<td>17.574</td>
<td>0.774</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C21[0][A]</td>
<td style=" background: #97FFFF;">VGA_PRINT/n3395_s/COUT</td>
</tr>
<tr>
<td>17.574</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C21[0][B]</td>
<td>VGA_PRINT/mult_8989_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>17.992</td>
<td>0.417</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C21[0][B]</td>
<td style=" background: #97FFFF;">VGA_PRINT/mult_8989_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>18.714</td>
<td>0.722</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C22[0][B]</td>
<td>VGA_PRINT/n3394_s/I0</td>
</tr>
<tr>
<td>19.488</td>
<td>0.774</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C22[0][B]</td>
<td style=" background: #97FFFF;">VGA_PRINT/n3394_s/COUT</td>
</tr>
<tr>
<td>19.488</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C22[1][A]</td>
<td>VGA_PRINT/mult_89810_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>19.905</td>
<td>0.417</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C22[1][A]</td>
<td style=" background: #97FFFF;">VGA_PRINT/mult_89810_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>20.501</td>
<td>0.596</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C21[0][A]</td>
<td>VGA_PRINT/n3393_s/I0</td>
</tr>
<tr>
<td>21.276</td>
<td>0.774</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C21[0][A]</td>
<td style=" background: #97FFFF;">VGA_PRINT/n3393_s/COUT</td>
</tr>
<tr>
<td>21.276</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C21[0][B]</td>
<td>VGA_PRINT/mult_89811_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>21.693</td>
<td>0.417</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C21[0][B]</td>
<td style=" background: #97FFFF;">VGA_PRINT/mult_89811_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>22.415</td>
<td>0.722</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C20[0][B]</td>
<td>VGA_PRINT/n3392_s/I0</td>
</tr>
<tr>
<td>23.189</td>
<td>0.774</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C20[0][B]</td>
<td style=" background: #97FFFF;">VGA_PRINT/n3392_s/COUT</td>
</tr>
<tr>
<td>23.189</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C20[1][A]</td>
<td>VGA_PRINT/mult_89812_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>23.607</td>
<td>0.417</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C20[1][A]</td>
<td style=" background: #97FFFF;">VGA_PRINT/mult_89812_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>24.215</td>
<td>0.608</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C20[0][A]</td>
<td>VGA_PRINT/n3391_s/I0</td>
</tr>
<tr>
<td>24.989</td>
<td>0.774</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C20[0][A]</td>
<td style=" background: #97FFFF;">VGA_PRINT/n3391_s/COUT</td>
</tr>
<tr>
<td>24.989</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C20[0][B]</td>
<td>VGA_PRINT/mult_89813_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>25.406</td>
<td>0.417</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C20[0][B]</td>
<td style=" background: #97FFFF;">VGA_PRINT/mult_89813_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>26.609</td>
<td>1.203</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C21[0][B]</td>
<td>VGA_PRINT/n3390_s/I0</td>
</tr>
<tr>
<td>27.384</td>
<td>0.774</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C21[0][B]</td>
<td style=" background: #97FFFF;">VGA_PRINT/n3390_s/COUT</td>
</tr>
<tr>
<td>27.384</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C21[1][A]</td>
<td>VGA_PRINT/mult_89814_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>27.426</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C21[1][A]</td>
<td style=" background: #97FFFF;">VGA_PRINT/mult_89814_DOUT_1_s/COUT</td>
</tr>
<tr>
<td>28.452</td>
<td>1.025</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C21[3][A]</td>
<td>rgb_next_23_s493/I2</td>
</tr>
<tr>
<td>28.915</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C21[3][A]</td>
<td style=" background: #97FFFF;">rgb_next_23_s493/F</td>
</tr>
<tr>
<td>28.919</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C21[3][B]</td>
<td>rgb_next_23_s386/I3</td>
</tr>
<tr>
<td>29.529</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C21[3][B]</td>
<td style=" background: #97FFFF;">rgb_next_23_s386/F</td>
</tr>
<tr>
<td>30.137</td>
<td>0.608</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C21[2][A]</td>
<td>rgb_next_23_s295/I0</td>
</tr>
<tr>
<td>30.601</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C21[2][A]</td>
<td style=" background: #97FFFF;">rgb_next_23_s295/F</td>
</tr>
<tr>
<td>31.682</td>
<td>1.081</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C26[1][B]</td>
<td>rgb_next_23_s168/I3</td>
</tr>
<tr>
<td>32.146</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C26[1][B]</td>
<td style=" background: #97FFFF;">rgb_next_23_s168/F</td>
</tr>
<tr>
<td>32.150</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C26[2][B]</td>
<td>rgb_next_23_s71/I3</td>
</tr>
<tr>
<td>32.964</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C26[2][B]</td>
<td style=" background: #97FFFF;">rgb_next_23_s71/F</td>
</tr>
<tr>
<td>32.968</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C26[0][B]</td>
<td>rgb_next_23_s36/I3</td>
</tr>
<tr>
<td>33.729</td>
<td>0.760</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R7C26[0][B]</td>
<td style=" background: #97FFFF;">rgb_next_23_s36/F</td>
</tr>
<tr>
<td>34.039</td>
<td>0.310</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C26[0][A]</td>
<td>rgb_next_23_s26/I3</td>
</tr>
<tr>
<td>34.648</td>
<td>0.609</td>
<td>tINS</td>
<td>RF</td>
<td>30</td>
<td>R8C26[0][A]</td>
<td style=" background: #97FFFF;">rgb_next_23_s26/F</td>
</tr>
<tr>
<td>36.117</td>
<td>1.469</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C20[3][B]</td>
<td>rgb_next_16_s22/I1</td>
</tr>
<tr>
<td>36.581</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R11C20[3][B]</td>
<td style=" background: #97FFFF;">rgb_next_16_s22/F</td>
</tr>
<tr>
<td>37.298</td>
<td>0.717</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C20[2][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_18_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>6.498</td>
<td>6.498</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.498</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>6.742</td>
<td>0.245</td>
<td>tCL</td>
<td>RR</td>
<td>313</td>
<td>RIGHTSIDE[1]</td>
<td>clk_pixel_gen/CLKOUT</td>
</tr>
<tr>
<td>6.922</td>
<td>0.179</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C20[2][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_18_s0/CLK</td>
</tr>
<tr>
<td>6.625</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C20[2][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_18_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>6.498</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>34</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.179, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 18.786, 50.946%; route: 17.749, 48.133%; tC2Q: 0.340, 0.921%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.179, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-30.644</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>37.269</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.625</td>
</tr>
<tr>
<td class="label">From</td>
<td>cnt_h_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.245</td>
<td>0.245</td>
<td>tCL</td>
<td>RR</td>
<td>313</td>
<td>RIGHTSIDE[1]</td>
<td>clk_pixel_gen/CLKOUT</td>
</tr>
<tr>
<td>0.424</td>
<td>0.179</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C31[1][B]</td>
<td>cnt_h_5_s0/CLK</td>
</tr>
<tr>
<td>0.764</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>24</td>
<td>R14C31[1][B]</td>
<td style=" font-weight:bold;">cnt_h_5_s0/Q</td>
</tr>
<tr>
<td>2.354</td>
<td>1.590</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C24[2][B]</td>
<td>n78_s2/I0</td>
</tr>
<tr>
<td>2.818</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R7C24[2][B]</td>
<td style=" background: #97FFFF;">n78_s2/F</td>
</tr>
<tr>
<td>3.801</td>
<td>0.983</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C27[0][B]</td>
<td>n78_s0/I1</td>
</tr>
<tr>
<td>4.264</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>36</td>
<td>R9C27[0][B]</td>
<td style=" background: #97FFFF;">n78_s0/F</td>
</tr>
<tr>
<td>5.161</td>
<td>0.897</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C23[3][B]</td>
<td>cnt_h_next_4_s2/I0</td>
</tr>
<tr>
<td>5.771</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>25</td>
<td>R11C23[3][B]</td>
<td style=" background: #97FFFF;">cnt_h_next_4_s2/F</td>
</tr>
<tr>
<td>6.787</td>
<td>1.017</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C21[1][B]</td>
<td>VGA_PRINT/mult_8983_DOUT_2_s/I0</td>
</tr>
<tr>
<td>7.308</td>
<td>0.521</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C21[1][B]</td>
<td style=" background: #97FFFF;">VGA_PRINT/mult_8983_DOUT_2_s/SUM</td>
</tr>
<tr>
<td>7.671</td>
<td>0.363</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C21[1][A]</td>
<td>VGA_PRINT/mult_8984_DOUT_1_s/I0</td>
</tr>
<tr>
<td>8.445</td>
<td>0.774</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C21[1][A]</td>
<td style=" background: #97FFFF;">VGA_PRINT/mult_8984_DOUT_1_s/COUT</td>
</tr>
<tr>
<td>8.445</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C21[1][B]</td>
<td>VGA_PRINT/mult_8984_DOUT_2_s/CIN</td>
</tr>
<tr>
<td>8.863</td>
<td>0.417</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C21[1][B]</td>
<td style=" background: #97FFFF;">VGA_PRINT/mult_8984_DOUT_2_s/SUM</td>
</tr>
<tr>
<td>10.063</td>
<td>1.200</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C20[0][B]</td>
<td>VGA_PRINT/mult_8985_DOUT_1_s/I0</td>
</tr>
<tr>
<td>10.837</td>
<td>0.774</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C20[0][B]</td>
<td style=" background: #97FFFF;">VGA_PRINT/mult_8985_DOUT_1_s/COUT</td>
</tr>
<tr>
<td>10.837</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C20[1][A]</td>
<td>VGA_PRINT/mult_8985_DOUT_2_s/CIN</td>
</tr>
<tr>
<td>11.254</td>
<td>0.417</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C20[1][A]</td>
<td style=" background: #97FFFF;">VGA_PRINT/mult_8985_DOUT_2_s/SUM</td>
</tr>
<tr>
<td>11.977</td>
<td>0.722</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C20[1][A]</td>
<td>VGA_PRINT/mult_8986_DOUT_1_s/I0</td>
</tr>
<tr>
<td>12.516</td>
<td>0.539</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C20[1][A]</td>
<td style=" background: #97FFFF;">VGA_PRINT/mult_8986_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>13.099</td>
<td>0.583</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R8C21[0][A]</td>
<td>VGA_PRINT/n3397_s/I0</td>
</tr>
<tr>
<td>13.873</td>
<td>0.774</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C21[0][A]</td>
<td style=" background: #97FFFF;">VGA_PRINT/n3397_s/COUT</td>
</tr>
<tr>
<td>13.873</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C21[0][B]</td>
<td>VGA_PRINT/mult_8987_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>14.290</td>
<td>0.417</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C21[0][B]</td>
<td style=" background: #97FFFF;">VGA_PRINT/mult_8987_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>15.012</td>
<td>0.722</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C20[0][B]</td>
<td>VGA_PRINT/n3396_s/I0</td>
</tr>
<tr>
<td>15.787</td>
<td>0.774</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C20[0][B]</td>
<td style=" background: #97FFFF;">VGA_PRINT/n3396_s/COUT</td>
</tr>
<tr>
<td>15.787</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C20[1][A]</td>
<td>VGA_PRINT/mult_8988_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>16.204</td>
<td>0.417</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C20[1][A]</td>
<td style=" background: #97FFFF;">VGA_PRINT/mult_8988_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>16.800</td>
<td>0.596</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C21[0][A]</td>
<td>VGA_PRINT/n3395_s/I0</td>
</tr>
<tr>
<td>17.574</td>
<td>0.774</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C21[0][A]</td>
<td style=" background: #97FFFF;">VGA_PRINT/n3395_s/COUT</td>
</tr>
<tr>
<td>17.574</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C21[0][B]</td>
<td>VGA_PRINT/mult_8989_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>17.992</td>
<td>0.417</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C21[0][B]</td>
<td style=" background: #97FFFF;">VGA_PRINT/mult_8989_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>18.714</td>
<td>0.722</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C22[0][B]</td>
<td>VGA_PRINT/n3394_s/I0</td>
</tr>
<tr>
<td>19.488</td>
<td>0.774</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C22[0][B]</td>
<td style=" background: #97FFFF;">VGA_PRINT/n3394_s/COUT</td>
</tr>
<tr>
<td>19.488</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C22[1][A]</td>
<td>VGA_PRINT/mult_89810_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>19.905</td>
<td>0.417</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C22[1][A]</td>
<td style=" background: #97FFFF;">VGA_PRINT/mult_89810_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>20.501</td>
<td>0.596</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C21[0][A]</td>
<td>VGA_PRINT/n3393_s/I0</td>
</tr>
<tr>
<td>21.276</td>
<td>0.774</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C21[0][A]</td>
<td style=" background: #97FFFF;">VGA_PRINT/n3393_s/COUT</td>
</tr>
<tr>
<td>21.276</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C21[0][B]</td>
<td>VGA_PRINT/mult_89811_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>21.693</td>
<td>0.417</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C21[0][B]</td>
<td style=" background: #97FFFF;">VGA_PRINT/mult_89811_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>22.415</td>
<td>0.722</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C20[0][B]</td>
<td>VGA_PRINT/n3392_s/I0</td>
</tr>
<tr>
<td>23.189</td>
<td>0.774</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C20[0][B]</td>
<td style=" background: #97FFFF;">VGA_PRINT/n3392_s/COUT</td>
</tr>
<tr>
<td>23.189</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C20[1][A]</td>
<td>VGA_PRINT/mult_89812_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>23.607</td>
<td>0.417</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C20[1][A]</td>
<td style=" background: #97FFFF;">VGA_PRINT/mult_89812_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>24.215</td>
<td>0.608</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C20[0][A]</td>
<td>VGA_PRINT/n3391_s/I0</td>
</tr>
<tr>
<td>24.989</td>
<td>0.774</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C20[0][A]</td>
<td style=" background: #97FFFF;">VGA_PRINT/n3391_s/COUT</td>
</tr>
<tr>
<td>24.989</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C20[0][B]</td>
<td>VGA_PRINT/mult_89813_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>25.406</td>
<td>0.417</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C20[0][B]</td>
<td style=" background: #97FFFF;">VGA_PRINT/mult_89813_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>26.609</td>
<td>1.203</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C21[0][B]</td>
<td>VGA_PRINT/n3390_s/I0</td>
</tr>
<tr>
<td>27.384</td>
<td>0.774</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C21[0][B]</td>
<td style=" background: #97FFFF;">VGA_PRINT/n3390_s/COUT</td>
</tr>
<tr>
<td>27.384</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C21[1][A]</td>
<td>VGA_PRINT/mult_89814_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>27.426</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C21[1][A]</td>
<td style=" background: #97FFFF;">VGA_PRINT/mult_89814_DOUT_1_s/COUT</td>
</tr>
<tr>
<td>28.452</td>
<td>1.025</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C21[3][A]</td>
<td>rgb_next_23_s493/I2</td>
</tr>
<tr>
<td>28.915</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C21[3][A]</td>
<td style=" background: #97FFFF;">rgb_next_23_s493/F</td>
</tr>
<tr>
<td>28.919</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C21[3][B]</td>
<td>rgb_next_23_s386/I3</td>
</tr>
<tr>
<td>29.529</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C21[3][B]</td>
<td style=" background: #97FFFF;">rgb_next_23_s386/F</td>
</tr>
<tr>
<td>30.137</td>
<td>0.608</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C21[2][A]</td>
<td>rgb_next_23_s295/I0</td>
</tr>
<tr>
<td>30.601</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C21[2][A]</td>
<td style=" background: #97FFFF;">rgb_next_23_s295/F</td>
</tr>
<tr>
<td>31.682</td>
<td>1.081</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C26[1][B]</td>
<td>rgb_next_23_s168/I3</td>
</tr>
<tr>
<td>32.146</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C26[1][B]</td>
<td style=" background: #97FFFF;">rgb_next_23_s168/F</td>
</tr>
<tr>
<td>32.150</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C26[2][B]</td>
<td>rgb_next_23_s71/I3</td>
</tr>
<tr>
<td>32.964</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C26[2][B]</td>
<td style=" background: #97FFFF;">rgb_next_23_s71/F</td>
</tr>
<tr>
<td>32.968</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C26[0][B]</td>
<td>rgb_next_23_s36/I3</td>
</tr>
<tr>
<td>33.729</td>
<td>0.760</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R7C26[0][B]</td>
<td style=" background: #97FFFF;">rgb_next_23_s36/F</td>
</tr>
<tr>
<td>34.039</td>
<td>0.310</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C26[0][A]</td>
<td>rgb_next_23_s26/I3</td>
</tr>
<tr>
<td>34.648</td>
<td>0.609</td>
<td>tINS</td>
<td>RF</td>
<td>30</td>
<td>R8C26[0][A]</td>
<td style=" background: #97FFFF;">rgb_next_23_s26/F</td>
</tr>
<tr>
<td>35.737</td>
<td>1.089</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C23[3][A]</td>
<td>rgb_next_8_s22/I1</td>
</tr>
<tr>
<td>36.201</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R12C23[3][A]</td>
<td style=" background: #97FFFF;">rgb_next_8_s22/F</td>
</tr>
<tr>
<td>37.269</td>
<td>1.068</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C23[1][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_10_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>6.498</td>
<td>6.498</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.498</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>6.742</td>
<td>0.245</td>
<td>tCL</td>
<td>RR</td>
<td>313</td>
<td>RIGHTSIDE[1]</td>
<td>clk_pixel_gen/CLKOUT</td>
</tr>
<tr>
<td>6.922</td>
<td>0.179</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C23[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_10_s0/CLK</td>
</tr>
<tr>
<td>6.625</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C23[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>6.498</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>34</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.179, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 18.786, 50.986%; route: 17.720, 48.093%; tC2Q: 0.340, 0.922%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.179, 100.000%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.355</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.799</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.444</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_15_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.245</td>
<td>0.245</td>
<td>tCL</td>
<td>RR</td>
<td>313</td>
<td>RIGHTSIDE[1]</td>
<td>clk_pixel_gen/CLKOUT</td>
</tr>
<tr>
<td>0.380</td>
<td>0.136</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C27[2][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_15_s0/CLK</td>
</tr>
<tr>
<td>0.627</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R11C27[2][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_15_s0/Q</td>
</tr>
<tr>
<td>0.799</td>
<td>0.171</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R10[6]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_0_s/DI[15]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.245</td>
<td>0.245</td>
<td>tCL</td>
<td>RR</td>
<td>313</td>
<td>RIGHTSIDE[1]</td>
<td>clk_pixel_gen/CLKOUT</td>
</tr>
<tr>
<td>0.380</td>
<td>0.136</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[6]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_0_s/CLKA</td>
</tr>
<tr>
<td>0.444</td>
<td>0.064</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[6]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.136, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.171, 40.960%; tC2Q: 0.247, 59.040%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.136, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.502</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.587</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.086</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/address_counter_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT3[B]</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOT3[B]</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>0.626</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>1.251</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>282</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>1.967</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C9[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/address_counter_1_s0/CLK</td>
</tr>
<tr>
<td>2.214</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R12C9[1][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/address_counter_1_s0/Q</td>
</tr>
<tr>
<td>2.587</td>
<td>0.373</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[2]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_1_s/ADB[5]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT3[B]</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOT3[B]</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>0.626</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>1.251</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>282</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>1.967</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[2]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_1_s/CLKB</td>
</tr>
<tr>
<td>2.086</td>
<td>0.119</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[2]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.251, 63.613%; route: 0.716, 36.387%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.373, 60.176%; tC2Q: 0.247, 39.824%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.251, 63.613%; route: 0.716, 36.387%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.503</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.588</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.086</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/address_counter_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT3[B]</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOT3[B]</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>0.626</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>1.251</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>282</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>1.967</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C9[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/address_counter_0_s0/CLK</td>
</tr>
<tr>
<td>2.214</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>8</td>
<td>R12C9[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/address_counter_0_s0/Q</td>
</tr>
<tr>
<td>2.588</td>
<td>0.374</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[2]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_1_s/ADB[4]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT3[B]</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOT3[B]</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>0.626</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>1.251</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>282</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>1.967</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[2]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_1_s/CLKB</td>
</tr>
<tr>
<td>2.086</td>
<td>0.119</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[2]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.251, 63.613%; route: 0.716, 36.387%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.374, 60.232%; tC2Q: 0.247, 39.768%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.251, 63.613%; route: 0.716, 36.387%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.524</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.492</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.967</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/bit_count_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/bit_count_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT3[B]</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOT3[B]</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>0.626</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>1.251</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>282</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>1.967</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C7[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/bit_count_1_s1/CLK</td>
</tr>
<tr>
<td>2.214</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R4C7[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/bit_count_1_s1/Q</td>
</tr>
<tr>
<td>2.216</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C7[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/n623_s1/I2</td>
</tr>
<tr>
<td>2.492</td>
<td>0.276</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R4C7[1][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/n623_s1/F</td>
</tr>
<tr>
<td>2.492</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C7[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/bit_count_1_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT3[B]</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOT3[B]</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>0.626</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>1.251</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>282</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>1.967</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C7[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/bit_count_1_s1/CLK</td>
</tr>
<tr>
<td>1.967</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R4C7[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/bit_count_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.251, 63.613%; route: 0.716, 36.387%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.276, 52.565%; route: 0.002, 0.334%; tC2Q: 0.247, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.251, 63.613%; route: 0.716, 36.387%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.524</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.492</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.967</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/word_count_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/word_count_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT3[B]</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOT3[B]</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>0.626</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>1.251</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>282</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>1.967</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C5[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/word_count_2_s0/CLK</td>
</tr>
<tr>
<td>2.214</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R13C5[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/word_count_2_s0/Q</td>
</tr>
<tr>
<td>2.216</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C5[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/data_to_word_counter_2_s0/I1</td>
</tr>
<tr>
<td>2.492</td>
<td>0.276</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C5[1][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/data_to_word_counter_2_s0/F</td>
</tr>
<tr>
<td>2.492</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C5[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/word_count_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT3[B]</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOT3[B]</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>0.626</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>1.251</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>282</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>1.967</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C5[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/word_count_2_s0/CLK</td>
</tr>
<tr>
<td>1.967</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C5[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/word_count_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.251, 63.613%; route: 0.716, 36.387%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.276, 52.565%; route: 0.002, 0.334%; tC2Q: 0.247, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.251, 63.613%; route: 0.716, 36.387%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.524</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.492</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.967</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/word_count_11_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/word_count_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT3[B]</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOT3[B]</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>0.626</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>1.251</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>282</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>1.967</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C6[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/word_count_11_s0/CLK</td>
</tr>
<tr>
<td>2.214</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R13C6[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/word_count_11_s0/Q</td>
</tr>
<tr>
<td>2.216</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C6[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/data_to_word_counter_11_s0/I1</td>
</tr>
<tr>
<td>2.492</td>
<td>0.276</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C6[1][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/data_to_word_counter_11_s0/F</td>
</tr>
<tr>
<td>2.492</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C6[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/word_count_11_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT3[B]</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOT3[B]</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>0.626</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>1.251</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>282</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>1.967</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C6[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/word_count_11_s0/CLK</td>
</tr>
<tr>
<td>1.967</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C6[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/word_count_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.251, 63.613%; route: 0.716, 36.387%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.276, 52.565%; route: 0.002, 0.334%; tC2Q: 0.247, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.251, 63.613%; route: 0.716, 36.387%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.524</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.492</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.967</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/word_count_15_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/word_count_15_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT3[B]</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOT3[B]</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>0.626</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>1.251</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>282</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>1.967</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C6[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/word_count_15_s0/CLK</td>
</tr>
<tr>
<td>2.214</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R13C6[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/word_count_15_s0/Q</td>
</tr>
<tr>
<td>2.216</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C6[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/data_to_word_counter_15_s0/I1</td>
</tr>
<tr>
<td>2.492</td>
<td>0.276</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C6[0][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/data_to_word_counter_15_s0/F</td>
</tr>
<tr>
<td>2.492</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C6[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/word_count_15_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT3[B]</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOT3[B]</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>0.626</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>1.251</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>282</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>1.967</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C6[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/word_count_15_s0/CLK</td>
</tr>
<tr>
<td>1.967</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C6[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/word_count_15_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.251, 63.613%; route: 0.716, 36.387%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.276, 52.565%; route: 0.002, 0.334%; tC2Q: 0.247, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.251, 63.613%; route: 0.716, 36.387%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.524</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.905</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.380</td>
</tr>
<tr>
<td class="label">From</td>
<td>SHIFT_Centre/cnt_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>SHIFT_Centre/cnt_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.245</td>
<td>0.245</td>
<td>tCL</td>
<td>RR</td>
<td>313</td>
<td>RIGHTSIDE[1]</td>
<td>clk_pixel_gen/CLKOUT</td>
</tr>
<tr>
<td>0.380</td>
<td>0.136</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C34[1][A]</td>
<td>SHIFT_Centre/cnt_6_s0/CLK</td>
</tr>
<tr>
<td>0.627</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R7C34[1][A]</td>
<td style=" font-weight:bold;">SHIFT_Centre/cnt_6_s0/Q</td>
</tr>
<tr>
<td>0.629</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C34[1][A]</td>
<td>SHIFT_Centre/n87_s1/I3</td>
</tr>
<tr>
<td>0.905</td>
<td>0.276</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R7C34[1][A]</td>
<td style=" background: #97FFFF;">SHIFT_Centre/n87_s1/F</td>
</tr>
<tr>
<td>0.905</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C34[1][A]</td>
<td style=" font-weight:bold;">SHIFT_Centre/cnt_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.245</td>
<td>0.245</td>
<td>tCL</td>
<td>RR</td>
<td>313</td>
<td>RIGHTSIDE[1]</td>
<td>clk_pixel_gen/CLKOUT</td>
</tr>
<tr>
<td>0.380</td>
<td>0.136</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C34[1][A]</td>
<td>SHIFT_Centre/cnt_6_s0/CLK</td>
</tr>
<tr>
<td>0.380</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C34[1][A]</td>
<td>SHIFT_Centre/cnt_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.136, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.276, 52.565%; route: 0.002, 0.334%; tC2Q: 0.247, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.136, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.524</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.905</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.380</td>
</tr>
<tr>
<td class="label">From</td>
<td>SHIFT_Centre/cnt_12_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>SHIFT_Centre/cnt_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.245</td>
<td>0.245</td>
<td>tCL</td>
<td>RR</td>
<td>313</td>
<td>RIGHTSIDE[1]</td>
<td>clk_pixel_gen/CLKOUT</td>
</tr>
<tr>
<td>0.380</td>
<td>0.136</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C34[1][A]</td>
<td>SHIFT_Centre/cnt_12_s0/CLK</td>
</tr>
<tr>
<td>0.627</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R8C34[1][A]</td>
<td style=" font-weight:bold;">SHIFT_Centre/cnt_12_s0/Q</td>
</tr>
<tr>
<td>0.629</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C34[1][A]</td>
<td>SHIFT_Centre/n81_s1/I3</td>
</tr>
<tr>
<td>0.905</td>
<td>0.276</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C34[1][A]</td>
<td style=" background: #97FFFF;">SHIFT_Centre/n81_s1/F</td>
</tr>
<tr>
<td>0.905</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C34[1][A]</td>
<td style=" font-weight:bold;">SHIFT_Centre/cnt_12_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.245</td>
<td>0.245</td>
<td>tCL</td>
<td>RR</td>
<td>313</td>
<td>RIGHTSIDE[1]</td>
<td>clk_pixel_gen/CLKOUT</td>
</tr>
<tr>
<td>0.380</td>
<td>0.136</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C34[1][A]</td>
<td>SHIFT_Centre/cnt_12_s0/CLK</td>
</tr>
<tr>
<td>0.380</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C34[1][A]</td>
<td>SHIFT_Centre/cnt_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.136, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.276, 52.565%; route: 0.002, 0.334%; tC2Q: 0.247, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.136, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.524</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.905</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.380</td>
</tr>
<tr>
<td class="label">From</td>
<td>SHIFT_Centre/cnt_24_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>SHIFT_Centre/cnt_24_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.245</td>
<td>0.245</td>
<td>tCL</td>
<td>RR</td>
<td>313</td>
<td>RIGHTSIDE[1]</td>
<td>clk_pixel_gen/CLKOUT</td>
</tr>
<tr>
<td>0.380</td>
<td>0.136</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C34[1][A]</td>
<td>SHIFT_Centre/cnt_24_s0/CLK</td>
</tr>
<tr>
<td>0.627</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R6C34[1][A]</td>
<td style=" font-weight:bold;">SHIFT_Centre/cnt_24_s0/Q</td>
</tr>
<tr>
<td>0.629</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C34[1][A]</td>
<td>SHIFT_Centre/n69_s3/I3</td>
</tr>
<tr>
<td>0.905</td>
<td>0.276</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R6C34[1][A]</td>
<td style=" background: #97FFFF;">SHIFT_Centre/n69_s3/F</td>
</tr>
<tr>
<td>0.905</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C34[1][A]</td>
<td style=" font-weight:bold;">SHIFT_Centre/cnt_24_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.245</td>
<td>0.245</td>
<td>tCL</td>
<td>RR</td>
<td>313</td>
<td>RIGHTSIDE[1]</td>
<td>clk_pixel_gen/CLKOUT</td>
</tr>
<tr>
<td>0.380</td>
<td>0.136</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C34[1][A]</td>
<td>SHIFT_Centre/cnt_24_s0/CLK</td>
</tr>
<tr>
<td>0.380</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R6C34[1][A]</td>
<td>SHIFT_Centre/cnt_24_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.136, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.276, 52.565%; route: 0.002, 0.334%; tC2Q: 0.247, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.136, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.524</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.866</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.342</td>
</tr>
<tr>
<td class="label">From</td>
<td>Toggle_Pin/led_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>Toggle_Pin/led_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>26</td>
<td>IOT13[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>1.342</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C7[0][A]</td>
<td>Toggle_Pin/led_s1/CLK</td>
</tr>
<tr>
<td>1.589</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R3C7[0][A]</td>
<td style=" font-weight:bold;">Toggle_Pin/led_s1/Q</td>
</tr>
<tr>
<td>1.591</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C7[0][A]</td>
<td>Toggle_Pin/n100_s2/I0</td>
</tr>
<tr>
<td>1.866</td>
<td>0.276</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R3C7[0][A]</td>
<td style=" background: #97FFFF;">Toggle_Pin/n100_s2/F</td>
</tr>
<tr>
<td>1.866</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C7[0][A]</td>
<td style=" font-weight:bold;">Toggle_Pin/led_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>26</td>
<td>IOT13[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>1.342</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C7[0][A]</td>
<td>Toggle_Pin/led_s1/CLK</td>
</tr>
<tr>
<td>1.342</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C7[0][A]</td>
<td>Toggle_Pin/led_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.626, 46.631%; route: 0.716, 53.369%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.276, 52.565%; route: 0.002, 0.334%; tC2Q: 0.247, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.626, 46.631%; route: 0.716, 53.369%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.524</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.866</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.342</td>
</tr>
<tr>
<td class="label">From</td>
<td>Toggle_Pin/counter_11_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>Toggle_Pin/counter_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>26</td>
<td>IOT13[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>1.342</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C8[0][A]</td>
<td>Toggle_Pin/counter_11_s0/CLK</td>
</tr>
<tr>
<td>1.589</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R3C8[0][A]</td>
<td style=" font-weight:bold;">Toggle_Pin/counter_11_s0/Q</td>
</tr>
<tr>
<td>1.591</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C8[0][A]</td>
<td>Toggle_Pin/n45_s1/I3</td>
</tr>
<tr>
<td>1.866</td>
<td>0.276</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R3C8[0][A]</td>
<td style=" background: #97FFFF;">Toggle_Pin/n45_s1/F</td>
</tr>
<tr>
<td>1.866</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C8[0][A]</td>
<td style=" font-weight:bold;">Toggle_Pin/counter_11_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>26</td>
<td>IOT13[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>1.342</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C8[0][A]</td>
<td>Toggle_Pin/counter_11_s0/CLK</td>
</tr>
<tr>
<td>1.342</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C8[0][A]</td>
<td>Toggle_Pin/counter_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.626, 46.631%; route: 0.716, 53.369%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.276, 52.565%; route: 0.002, 0.334%; tC2Q: 0.247, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.626, 46.631%; route: 0.716, 53.369%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.524</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.866</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.342</td>
</tr>
<tr>
<td class="label">From</td>
<td>Toggle_Pin/counter_21_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>Toggle_Pin/counter_21_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>26</td>
<td>IOT13[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>1.342</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C14[0][A]</td>
<td>Toggle_Pin/counter_21_s0/CLK</td>
</tr>
<tr>
<td>1.589</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R3C14[0][A]</td>
<td style=" font-weight:bold;">Toggle_Pin/counter_21_s0/Q</td>
</tr>
<tr>
<td>1.591</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C14[0][A]</td>
<td>Toggle_Pin/n35_s1/I3</td>
</tr>
<tr>
<td>1.866</td>
<td>0.276</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R3C14[0][A]</td>
<td style=" background: #97FFFF;">Toggle_Pin/n35_s1/F</td>
</tr>
<tr>
<td>1.866</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C14[0][A]</td>
<td style=" font-weight:bold;">Toggle_Pin/counter_21_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>26</td>
<td>IOT13[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>1.342</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C14[0][A]</td>
<td>Toggle_Pin/counter_21_s0/CLK</td>
</tr>
<tr>
<td>1.342</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C14[0][A]</td>
<td>Toggle_Pin/counter_21_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.626, 46.631%; route: 0.716, 53.369%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.276, 52.565%; route: 0.002, 0.334%; tC2Q: 0.247, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.626, 46.631%; route: 0.716, 53.369%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.525</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.492</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.967</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/bit_count_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/bit_count_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT3[B]</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOT3[B]</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>0.626</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>1.251</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>282</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>1.967</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C7[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/bit_count_0_s1/CLK</td>
</tr>
<tr>
<td>2.214</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R4C7[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/bit_count_0_s1/Q</td>
</tr>
<tr>
<td>2.217</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C7[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/n624_s2/I0</td>
</tr>
<tr>
<td>2.492</td>
<td>0.276</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R4C7[0][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/n624_s2/F</td>
</tr>
<tr>
<td>2.492</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C7[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/bit_count_0_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT3[B]</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOT3[B]</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>0.626</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>1.251</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>282</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>1.967</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C7[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/bit_count_0_s1/CLK</td>
</tr>
<tr>
<td>1.967</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R4C7[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/bit_count_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.251, 63.613%; route: 0.716, 36.387%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.276, 52.478%; route: 0.003, 0.500%; tC2Q: 0.247, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.251, 63.613%; route: 0.716, 36.387%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.525</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.905</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.380</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_7_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_7_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.245</td>
<td>0.245</td>
<td>tCL</td>
<td>RR</td>
<td>313</td>
<td>RIGHTSIDE[1]</td>
<td>clk_pixel_gen/CLKOUT</td>
</tr>
<tr>
<td>0.380</td>
<td>0.136</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C11[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_7_s1/CLK</td>
</tr>
<tr>
<td>0.627</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R14C11[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_7_s1/Q</td>
</tr>
<tr>
<td>0.630</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C11[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n322_s0/I1</td>
</tr>
<tr>
<td>0.905</td>
<td>0.276</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C11[0][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n322_s0/F</td>
</tr>
<tr>
<td>0.905</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C11[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_7_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.245</td>
<td>0.245</td>
<td>tCL</td>
<td>RR</td>
<td>313</td>
<td>RIGHTSIDE[1]</td>
<td>clk_pixel_gen/CLKOUT</td>
</tr>
<tr>
<td>0.380</td>
<td>0.136</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C11[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_7_s1/CLK</td>
</tr>
<tr>
<td>0.380</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C11[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_7_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.136, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.276, 52.478%; route: 0.003, 0.500%; tC2Q: 0.247, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.136, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.525</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.905</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.380</td>
</tr>
<tr>
<td class="label">From</td>
<td>SHIFT_Centre/cnt_10_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>SHIFT_Centre/cnt_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.245</td>
<td>0.245</td>
<td>tCL</td>
<td>RR</td>
<td>313</td>
<td>RIGHTSIDE[1]</td>
<td>clk_pixel_gen/CLKOUT</td>
</tr>
<tr>
<td>0.380</td>
<td>0.136</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C34[0][A]</td>
<td>SHIFT_Centre/cnt_10_s0/CLK</td>
</tr>
<tr>
<td>0.627</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R6C34[0][A]</td>
<td style=" font-weight:bold;">SHIFT_Centre/cnt_10_s0/Q</td>
</tr>
<tr>
<td>0.630</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C34[0][A]</td>
<td>SHIFT_Centre/n83_s1/I0</td>
</tr>
<tr>
<td>0.905</td>
<td>0.276</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R6C34[0][A]</td>
<td style=" background: #97FFFF;">SHIFT_Centre/n83_s1/F</td>
</tr>
<tr>
<td>0.905</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C34[0][A]</td>
<td style=" font-weight:bold;">SHIFT_Centre/cnt_10_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.245</td>
<td>0.245</td>
<td>tCL</td>
<td>RR</td>
<td>313</td>
<td>RIGHTSIDE[1]</td>
<td>clk_pixel_gen/CLKOUT</td>
</tr>
<tr>
<td>0.380</td>
<td>0.136</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C34[0][A]</td>
<td>SHIFT_Centre/cnt_10_s0/CLK</td>
</tr>
<tr>
<td>0.380</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R6C34[0][A]</td>
<td>SHIFT_Centre/cnt_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.136, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.276, 52.478%; route: 0.003, 0.500%; tC2Q: 0.247, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.136, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.525</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.905</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.380</td>
</tr>
<tr>
<td class="label">From</td>
<td>SHIFT_Centre/cnt_13_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>SHIFT_Centre/cnt_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.245</td>
<td>0.245</td>
<td>tCL</td>
<td>RR</td>
<td>313</td>
<td>RIGHTSIDE[1]</td>
<td>clk_pixel_gen/CLKOUT</td>
</tr>
<tr>
<td>0.380</td>
<td>0.136</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C35[1][A]</td>
<td>SHIFT_Centre/cnt_13_s0/CLK</td>
</tr>
<tr>
<td>0.627</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R6C35[1][A]</td>
<td style=" font-weight:bold;">SHIFT_Centre/cnt_13_s0/Q</td>
</tr>
<tr>
<td>0.630</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C35[1][A]</td>
<td>SHIFT_Centre/n80_s1/I0</td>
</tr>
<tr>
<td>0.905</td>
<td>0.276</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R6C35[1][A]</td>
<td style=" background: #97FFFF;">SHIFT_Centre/n80_s1/F</td>
</tr>
<tr>
<td>0.905</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C35[1][A]</td>
<td style=" font-weight:bold;">SHIFT_Centre/cnt_13_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.245</td>
<td>0.245</td>
<td>tCL</td>
<td>RR</td>
<td>313</td>
<td>RIGHTSIDE[1]</td>
<td>clk_pixel_gen/CLKOUT</td>
</tr>
<tr>
<td>0.380</td>
<td>0.136</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C35[1][A]</td>
<td>SHIFT_Centre/cnt_13_s0/CLK</td>
</tr>
<tr>
<td>0.380</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R6C35[1][A]</td>
<td>SHIFT_Centre/cnt_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.136, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.276, 52.478%; route: 0.003, 0.500%; tC2Q: 0.247, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.136, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.525</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.905</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.380</td>
</tr>
<tr>
<td class="label">From</td>
<td>SHIFT_Centre/cnt_17_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>SHIFT_Centre/cnt_17_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.245</td>
<td>0.245</td>
<td>tCL</td>
<td>RR</td>
<td>313</td>
<td>RIGHTSIDE[1]</td>
<td>clk_pixel_gen/CLKOUT</td>
</tr>
<tr>
<td>0.380</td>
<td>0.136</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C35[0][A]</td>
<td>SHIFT_Centre/cnt_17_s0/CLK</td>
</tr>
<tr>
<td>0.627</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R5C35[0][A]</td>
<td style=" font-weight:bold;">SHIFT_Centre/cnt_17_s0/Q</td>
</tr>
<tr>
<td>0.630</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C35[0][A]</td>
<td>SHIFT_Centre/n76_s3/I0</td>
</tr>
<tr>
<td>0.905</td>
<td>0.276</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C35[0][A]</td>
<td style=" background: #97FFFF;">SHIFT_Centre/n76_s3/F</td>
</tr>
<tr>
<td>0.905</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C35[0][A]</td>
<td style=" font-weight:bold;">SHIFT_Centre/cnt_17_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.245</td>
<td>0.245</td>
<td>tCL</td>
<td>RR</td>
<td>313</td>
<td>RIGHTSIDE[1]</td>
<td>clk_pixel_gen/CLKOUT</td>
</tr>
<tr>
<td>0.380</td>
<td>0.136</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C35[0][A]</td>
<td>SHIFT_Centre/cnt_17_s0/CLK</td>
</tr>
<tr>
<td>0.380</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C35[0][A]</td>
<td>SHIFT_Centre/cnt_17_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.136, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.276, 52.478%; route: 0.003, 0.500%; tC2Q: 0.247, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.136, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.525</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.905</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.380</td>
</tr>
<tr>
<td class="label">From</td>
<td>SHIFT_Centre/cnt_21_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>SHIFT_Centre/cnt_21_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.245</td>
<td>0.245</td>
<td>tCL</td>
<td>RR</td>
<td>313</td>
<td>RIGHTSIDE[1]</td>
<td>clk_pixel_gen/CLKOUT</td>
</tr>
<tr>
<td>0.380</td>
<td>0.136</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C35[0][A]</td>
<td>SHIFT_Centre/cnt_21_s0/CLK</td>
</tr>
<tr>
<td>0.627</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R7C35[0][A]</td>
<td style=" font-weight:bold;">SHIFT_Centre/cnt_21_s0/Q</td>
</tr>
<tr>
<td>0.630</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C35[0][A]</td>
<td>SHIFT_Centre/n72_s1/I1</td>
</tr>
<tr>
<td>0.905</td>
<td>0.276</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R7C35[0][A]</td>
<td style=" background: #97FFFF;">SHIFT_Centre/n72_s1/F</td>
</tr>
<tr>
<td>0.905</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C35[0][A]</td>
<td style=" font-weight:bold;">SHIFT_Centre/cnt_21_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.245</td>
<td>0.245</td>
<td>tCL</td>
<td>RR</td>
<td>313</td>
<td>RIGHTSIDE[1]</td>
<td>clk_pixel_gen/CLKOUT</td>
</tr>
<tr>
<td>0.380</td>
<td>0.136</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C35[0][A]</td>
<td>SHIFT_Centre/cnt_21_s0/CLK</td>
</tr>
<tr>
<td>0.380</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C35[0][A]</td>
<td>SHIFT_Centre/cnt_21_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.136, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.276, 52.478%; route: 0.003, 0.500%; tC2Q: 0.247, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.136, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.525</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.905</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.380</td>
</tr>
<tr>
<td class="label">From</td>
<td>SHIFT_Centre/cnt_25_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>SHIFT_Centre/cnt_25_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.245</td>
<td>0.245</td>
<td>tCL</td>
<td>RR</td>
<td>313</td>
<td>RIGHTSIDE[1]</td>
<td>clk_pixel_gen/CLKOUT</td>
</tr>
<tr>
<td>0.380</td>
<td>0.136</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C35[1][A]</td>
<td>SHIFT_Centre/cnt_25_s0/CLK</td>
</tr>
<tr>
<td>0.627</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R5C35[1][A]</td>
<td style=" font-weight:bold;">SHIFT_Centre/cnt_25_s0/Q</td>
</tr>
<tr>
<td>0.630</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C35[1][A]</td>
<td>SHIFT_Centre/n68_s1/I0</td>
</tr>
<tr>
<td>0.905</td>
<td>0.276</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C35[1][A]</td>
<td style=" background: #97FFFF;">SHIFT_Centre/n68_s1/F</td>
</tr>
<tr>
<td>0.905</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C35[1][A]</td>
<td style=" font-weight:bold;">SHIFT_Centre/cnt_25_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.245</td>
<td>0.245</td>
<td>tCL</td>
<td>RR</td>
<td>313</td>
<td>RIGHTSIDE[1]</td>
<td>clk_pixel_gen/CLKOUT</td>
</tr>
<tr>
<td>0.380</td>
<td>0.136</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C35[1][A]</td>
<td>SHIFT_Centre/cnt_25_s0/CLK</td>
</tr>
<tr>
<td>0.380</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C35[1][A]</td>
<td>SHIFT_Centre/cnt_25_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.136, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.276, 52.478%; route: 0.003, 0.500%; tC2Q: 0.247, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.136, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.525</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.905</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.380</td>
</tr>
<tr>
<td class="label">From</td>
<td>SHIFT_Centre/cnt_29_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>SHIFT_Centre/cnt_29_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.245</td>
<td>0.245</td>
<td>tCL</td>
<td>RR</td>
<td>313</td>
<td>RIGHTSIDE[1]</td>
<td>clk_pixel_gen/CLKOUT</td>
</tr>
<tr>
<td>0.380</td>
<td>0.136</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C35[1][A]</td>
<td>SHIFT_Centre/cnt_29_s0/CLK</td>
</tr>
<tr>
<td>0.627</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R8C35[1][A]</td>
<td style=" font-weight:bold;">SHIFT_Centre/cnt_29_s0/Q</td>
</tr>
<tr>
<td>0.630</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C35[1][A]</td>
<td>SHIFT_Centre/n64_s1/I0</td>
</tr>
<tr>
<td>0.905</td>
<td>0.276</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C35[1][A]</td>
<td style=" background: #97FFFF;">SHIFT_Centre/n64_s1/F</td>
</tr>
<tr>
<td>0.905</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C35[1][A]</td>
<td style=" font-weight:bold;">SHIFT_Centre/cnt_29_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.245</td>
<td>0.245</td>
<td>tCL</td>
<td>RR</td>
<td>313</td>
<td>RIGHTSIDE[1]</td>
<td>clk_pixel_gen/CLKOUT</td>
</tr>
<tr>
<td>0.380</td>
<td>0.136</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C35[1][A]</td>
<td>SHIFT_Centre/cnt_29_s0/CLK</td>
</tr>
<tr>
<td>0.380</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C35[1][A]</td>
<td>SHIFT_Centre/cnt_29_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.136, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.276, 52.478%; route: 0.003, 0.500%; tC2Q: 0.247, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.136, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.525</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.905</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.380</td>
</tr>
<tr>
<td class="label">From</td>
<td>SHIFT_Centre/cnt_30_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>SHIFT_Centre/cnt_30_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.245</td>
<td>0.245</td>
<td>tCL</td>
<td>RR</td>
<td>313</td>
<td>RIGHTSIDE[1]</td>
<td>clk_pixel_gen/CLKOUT</td>
</tr>
<tr>
<td>0.380</td>
<td>0.136</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C35[0][A]</td>
<td>SHIFT_Centre/cnt_30_s0/CLK</td>
</tr>
<tr>
<td>0.627</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R8C35[0][A]</td>
<td style=" font-weight:bold;">SHIFT_Centre/cnt_30_s0/Q</td>
</tr>
<tr>
<td>0.630</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C35[0][A]</td>
<td>SHIFT_Centre/n63_s1/I2</td>
</tr>
<tr>
<td>0.905</td>
<td>0.276</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C35[0][A]</td>
<td style=" background: #97FFFF;">SHIFT_Centre/n63_s1/F</td>
</tr>
<tr>
<td>0.905</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C35[0][A]</td>
<td style=" font-weight:bold;">SHIFT_Centre/cnt_30_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.245</td>
<td>0.245</td>
<td>tCL</td>
<td>RR</td>
<td>313</td>
<td>RIGHTSIDE[1]</td>
<td>clk_pixel_gen/CLKOUT</td>
</tr>
<tr>
<td>0.380</td>
<td>0.136</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C35[0][A]</td>
<td>SHIFT_Centre/cnt_30_s0/CLK</td>
</tr>
<tr>
<td>0.380</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C35[0][A]</td>
<td>SHIFT_Centre/cnt_30_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.136, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.276, 52.478%; route: 0.003, 0.500%; tC2Q: 0.247, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.136, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.525</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.867</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.342</td>
</tr>
<tr>
<td class="label">From</td>
<td>Toggle_Pin/counter_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>Toggle_Pin/counter_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>26</td>
<td>IOT13[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>1.342</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C12[0][A]</td>
<td>Toggle_Pin/counter_2_s0/CLK</td>
</tr>
<tr>
<td>1.589</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R3C12[0][A]</td>
<td style=" font-weight:bold;">Toggle_Pin/counter_2_s0/Q</td>
</tr>
<tr>
<td>1.591</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C12[0][A]</td>
<td>Toggle_Pin/n54_s3/I1</td>
</tr>
<tr>
<td>1.867</td>
<td>0.276</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R3C12[0][A]</td>
<td style=" background: #97FFFF;">Toggle_Pin/n54_s3/F</td>
</tr>
<tr>
<td>1.867</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C12[0][A]</td>
<td style=" font-weight:bold;">Toggle_Pin/counter_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>26</td>
<td>IOT13[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>1.342</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C12[0][A]</td>
<td>Toggle_Pin/counter_2_s0/CLK</td>
</tr>
<tr>
<td>1.342</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C12[0][A]</td>
<td>Toggle_Pin/counter_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.626, 46.631%; route: 0.716, 53.369%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.276, 52.478%; route: 0.003, 0.500%; tC2Q: 0.247, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.626, 46.631%; route: 0.716, 53.369%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.525</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.867</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.342</td>
</tr>
<tr>
<td class="label">From</td>
<td>Toggle_Pin/counter_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>Toggle_Pin/counter_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>26</td>
<td>IOT13[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>1.342</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C15[1][A]</td>
<td>Toggle_Pin/counter_4_s0/CLK</td>
</tr>
<tr>
<td>1.589</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R3C15[1][A]</td>
<td style=" font-weight:bold;">Toggle_Pin/counter_4_s0/Q</td>
</tr>
<tr>
<td>1.591</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C15[1][A]</td>
<td>Toggle_Pin/n52_s1/I1</td>
</tr>
<tr>
<td>1.867</td>
<td>0.276</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R3C15[1][A]</td>
<td style=" background: #97FFFF;">Toggle_Pin/n52_s1/F</td>
</tr>
<tr>
<td>1.867</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C15[1][A]</td>
<td style=" font-weight:bold;">Toggle_Pin/counter_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>26</td>
<td>IOT13[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>1.342</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C15[1][A]</td>
<td>Toggle_Pin/counter_4_s0/CLK</td>
</tr>
<tr>
<td>1.342</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C15[1][A]</td>
<td>Toggle_Pin/counter_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.626, 46.631%; route: 0.716, 53.369%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.276, 52.478%; route: 0.003, 0.500%; tC2Q: 0.247, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.626, 46.631%; route: 0.716, 53.369%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.525</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.867</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.342</td>
</tr>
<tr>
<td class="label">From</td>
<td>Toggle_Pin/counter_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>Toggle_Pin/counter_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>26</td>
<td>IOT13[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>1.342</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C16[0][A]</td>
<td>Toggle_Pin/counter_6_s0/CLK</td>
</tr>
<tr>
<td>1.589</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R3C16[0][A]</td>
<td style=" font-weight:bold;">Toggle_Pin/counter_6_s0/Q</td>
</tr>
<tr>
<td>1.591</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C16[0][A]</td>
<td>Toggle_Pin/n50_s1/I3</td>
</tr>
<tr>
<td>1.867</td>
<td>0.276</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R3C16[0][A]</td>
<td style=" background: #97FFFF;">Toggle_Pin/n50_s1/F</td>
</tr>
<tr>
<td>1.867</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C16[0][A]</td>
<td style=" font-weight:bold;">Toggle_Pin/counter_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>26</td>
<td>IOT13[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>1.342</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C16[0][A]</td>
<td>Toggle_Pin/counter_6_s0/CLK</td>
</tr>
<tr>
<td>1.342</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C16[0][A]</td>
<td>Toggle_Pin/counter_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.626, 46.631%; route: 0.716, 53.369%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.276, 52.478%; route: 0.003, 0.500%; tC2Q: 0.247, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.626, 46.631%; route: 0.716, 53.369%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.758</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.131</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.890</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/match_sep_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>3.249</td>
<td>3.249</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.249</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.493</td>
<td>0.245</td>
<td>tCL</td>
<td>FF</td>
<td>313</td>
<td>RIGHTSIDE[1]</td>
<td>clk_pixel_gen/CLKOUT</td>
</tr>
<tr>
<td>3.684</td>
<td>0.190</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C11[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s1/CLK</td>
</tr>
<tr>
<td>4.024</td>
<td>0.340</td>
<td>tC2Q</td>
<td>FF</td>
<td>55</td>
<td>R18C11[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s1/Q</td>
</tr>
<tr>
<td>5.131</td>
<td>1.108</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C9[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_match_0/match_sep_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>6.498</td>
<td>6.498</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.498</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>6.742</td>
<td>0.245</td>
<td>tCL</td>
<td>RR</td>
<td>313</td>
<td>RIGHTSIDE[1]</td>
<td>clk_pixel_gen/CLKOUT</td>
</tr>
<tr>
<td>6.922</td>
<td>0.179</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C9[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/match_sep_s0/CLK</td>
</tr>
<tr>
<td>6.890</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C9[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/match_sep_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.011</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.249</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.190, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.108, 76.534%; tC2Q: 0.340, 23.466%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.179, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.758</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.131</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.890</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/match_bitwise_pre_reg_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>3.249</td>
<td>3.249</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.249</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.493</td>
<td>0.245</td>
<td>tCL</td>
<td>FF</td>
<td>313</td>
<td>RIGHTSIDE[1]</td>
<td>clk_pixel_gen/CLKOUT</td>
</tr>
<tr>
<td>3.684</td>
<td>0.190</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C11[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s1/CLK</td>
</tr>
<tr>
<td>4.024</td>
<td>0.340</td>
<td>tC2Q</td>
<td>FF</td>
<td>55</td>
<td>R18C11[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s1/Q</td>
</tr>
<tr>
<td>5.131</td>
<td>1.108</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C9[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_match_0/match_bitwise_pre_reg_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>6.498</td>
<td>6.498</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.498</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>6.742</td>
<td>0.245</td>
<td>tCL</td>
<td>RR</td>
<td>313</td>
<td>RIGHTSIDE[1]</td>
<td>clk_pixel_gen/CLKOUT</td>
</tr>
<tr>
<td>6.922</td>
<td>0.179</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C9[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/match_bitwise_pre_reg_0_s0/CLK</td>
</tr>
<tr>
<td>6.890</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C9[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/match_bitwise_pre_reg_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.011</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.249</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.190, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.108, 76.534%; tC2Q: 0.340, 23.466%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.179, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.758</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.131</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.890</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/match_bitwise_pre_reg_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>3.249</td>
<td>3.249</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.249</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.493</td>
<td>0.245</td>
<td>tCL</td>
<td>FF</td>
<td>313</td>
<td>RIGHTSIDE[1]</td>
<td>clk_pixel_gen/CLKOUT</td>
</tr>
<tr>
<td>3.684</td>
<td>0.190</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C11[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s1/CLK</td>
</tr>
<tr>
<td>4.024</td>
<td>0.340</td>
<td>tC2Q</td>
<td>FF</td>
<td>55</td>
<td>R18C11[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s1/Q</td>
</tr>
<tr>
<td>5.131</td>
<td>1.108</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C9[1][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_match_0/match_bitwise_pre_reg_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>6.498</td>
<td>6.498</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.498</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>6.742</td>
<td>0.245</td>
<td>tCL</td>
<td>RR</td>
<td>313</td>
<td>RIGHTSIDE[1]</td>
<td>clk_pixel_gen/CLKOUT</td>
</tr>
<tr>
<td>6.922</td>
<td>0.179</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C9[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/match_bitwise_pre_reg_1_s0/CLK</td>
</tr>
<tr>
<td>6.890</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C9[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/match_bitwise_pre_reg_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.011</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.249</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.190, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.108, 76.534%; tC2Q: 0.340, 23.466%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.179, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.758</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.131</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.890</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/match_bitwise_pre_reg_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>3.249</td>
<td>3.249</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.249</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.493</td>
<td>0.245</td>
<td>tCL</td>
<td>FF</td>
<td>313</td>
<td>RIGHTSIDE[1]</td>
<td>clk_pixel_gen/CLKOUT</td>
</tr>
<tr>
<td>3.684</td>
<td>0.190</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C11[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s1/CLK</td>
</tr>
<tr>
<td>4.024</td>
<td>0.340</td>
<td>tC2Q</td>
<td>FF</td>
<td>55</td>
<td>R18C11[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s1/Q</td>
</tr>
<tr>
<td>5.131</td>
<td>1.108</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C9[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_match_0/match_bitwise_pre_reg_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>6.498</td>
<td>6.498</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.498</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>6.742</td>
<td>0.245</td>
<td>tCL</td>
<td>RR</td>
<td>313</td>
<td>RIGHTSIDE[1]</td>
<td>clk_pixel_gen/CLKOUT</td>
</tr>
<tr>
<td>6.922</td>
<td>0.179</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C9[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/match_bitwise_pre_reg_2_s0/CLK</td>
</tr>
<tr>
<td>6.890</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C9[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/match_bitwise_pre_reg_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.011</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.249</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.190, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.108, 76.534%; tC2Q: 0.340, 23.466%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.179, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.758</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.131</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.890</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/match_bitwise_pre_reg_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>3.249</td>
<td>3.249</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.249</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.493</td>
<td>0.245</td>
<td>tCL</td>
<td>FF</td>
<td>313</td>
<td>RIGHTSIDE[1]</td>
<td>clk_pixel_gen/CLKOUT</td>
</tr>
<tr>
<td>3.684</td>
<td>0.190</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C11[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s1/CLK</td>
</tr>
<tr>
<td>4.024</td>
<td>0.340</td>
<td>tC2Q</td>
<td>FF</td>
<td>55</td>
<td>R18C11[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s1/Q</td>
</tr>
<tr>
<td>5.131</td>
<td>1.108</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C9[1][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_match_0/match_bitwise_pre_reg_3_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>6.498</td>
<td>6.498</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.498</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>6.742</td>
<td>0.245</td>
<td>tCL</td>
<td>RR</td>
<td>313</td>
<td>RIGHTSIDE[1]</td>
<td>clk_pixel_gen/CLKOUT</td>
</tr>
<tr>
<td>6.922</td>
<td>0.179</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C9[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/match_bitwise_pre_reg_3_s0/CLK</td>
</tr>
<tr>
<td>6.890</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C9[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/match_bitwise_pre_reg_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.011</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.249</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.190, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.108, 76.534%; tC2Q: 0.340, 23.466%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.179, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.758</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.131</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.890</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_dly_in_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>3.249</td>
<td>3.249</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.249</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.493</td>
<td>0.245</td>
<td>tCL</td>
<td>FF</td>
<td>313</td>
<td>RIGHTSIDE[1]</td>
<td>clk_pixel_gen/CLKOUT</td>
</tr>
<tr>
<td>3.684</td>
<td>0.190</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C11[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s1/CLK</td>
</tr>
<tr>
<td>4.024</td>
<td>0.340</td>
<td>tC2Q</td>
<td>FF</td>
<td>55</td>
<td>R18C11[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s1/Q</td>
</tr>
<tr>
<td>5.131</td>
<td>1.108</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C9[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_dly_in_3_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>6.498</td>
<td>6.498</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.498</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>6.742</td>
<td>0.245</td>
<td>tCL</td>
<td>RR</td>
<td>313</td>
<td>RIGHTSIDE[1]</td>
<td>clk_pixel_gen/CLKOUT</td>
</tr>
<tr>
<td>6.922</td>
<td>0.179</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C9[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_dly_in_3_s0/CLK</td>
</tr>
<tr>
<td>6.890</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C9[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_dly_in_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.011</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.249</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.190, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.108, 76.534%; tC2Q: 0.340, 23.466%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.179, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.110</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.779</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.890</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_dly_in_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>3.249</td>
<td>3.249</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.249</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.493</td>
<td>0.245</td>
<td>tCL</td>
<td>FF</td>
<td>313</td>
<td>RIGHTSIDE[1]</td>
<td>clk_pixel_gen/CLKOUT</td>
</tr>
<tr>
<td>3.684</td>
<td>0.190</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C11[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s1/CLK</td>
</tr>
<tr>
<td>4.024</td>
<td>0.340</td>
<td>tC2Q</td>
<td>FF</td>
<td>55</td>
<td>R18C11[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s1/Q</td>
</tr>
<tr>
<td>4.779</td>
<td>0.756</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C10[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_dly_in_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>6.498</td>
<td>6.498</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.498</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>6.742</td>
<td>0.245</td>
<td>tCL</td>
<td>RR</td>
<td>313</td>
<td>RIGHTSIDE[1]</td>
<td>clk_pixel_gen/CLKOUT</td>
</tr>
<tr>
<td>6.922</td>
<td>0.179</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C10[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_dly_in_1_s0/CLK</td>
</tr>
<tr>
<td>6.890</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C10[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_dly_in_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.011</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.249</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.190, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.756, 68.998%; tC2Q: 0.340, 31.002%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.179, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.110</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.779</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.890</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_dly_in_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>3.249</td>
<td>3.249</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.249</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.493</td>
<td>0.245</td>
<td>tCL</td>
<td>FF</td>
<td>313</td>
<td>RIGHTSIDE[1]</td>
<td>clk_pixel_gen/CLKOUT</td>
</tr>
<tr>
<td>3.684</td>
<td>0.190</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C11[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s1/CLK</td>
</tr>
<tr>
<td>4.024</td>
<td>0.340</td>
<td>tC2Q</td>
<td>FF</td>
<td>55</td>
<td>R18C11[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s1/Q</td>
</tr>
<tr>
<td>4.779</td>
<td>0.756</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C10[2][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_dly_in_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>6.498</td>
<td>6.498</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.498</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>6.742</td>
<td>0.245</td>
<td>tCL</td>
<td>RR</td>
<td>313</td>
<td>RIGHTSIDE[1]</td>
<td>clk_pixel_gen/CLKOUT</td>
</tr>
<tr>
<td>6.922</td>
<td>0.179</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C10[2][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_dly_in_2_s0/CLK</td>
</tr>
<tr>
<td>6.890</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C10[2][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_dly_in_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.011</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.249</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.190, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.756, 68.998%; tC2Q: 0.340, 31.002%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.179, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.110</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.779</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.890</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>3.249</td>
<td>3.249</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.249</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.493</td>
<td>0.245</td>
<td>tCL</td>
<td>FF</td>
<td>313</td>
<td>RIGHTSIDE[1]</td>
<td>clk_pixel_gen/CLKOUT</td>
</tr>
<tr>
<td>3.684</td>
<td>0.190</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C11[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s1/CLK</td>
</tr>
<tr>
<td>4.024</td>
<td>0.340</td>
<td>tC2Q</td>
<td>FF</td>
<td>55</td>
<td>R18C11[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s1/Q</td>
</tr>
<tr>
<td>4.779</td>
<td>0.756</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C12[1][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_3_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>6.498</td>
<td>6.498</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.498</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>6.742</td>
<td>0.245</td>
<td>tCL</td>
<td>RR</td>
<td>313</td>
<td>RIGHTSIDE[1]</td>
<td>clk_pixel_gen/CLKOUT</td>
</tr>
<tr>
<td>6.922</td>
<td>0.179</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C12[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_3_s1/CLK</td>
</tr>
<tr>
<td>6.890</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C12[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.011</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.249</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.190, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.756, 68.998%; tC2Q: 0.340, 31.002%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.179, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.110</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.779</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.890</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_loop_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>3.249</td>
<td>3.249</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.249</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.493</td>
<td>0.245</td>
<td>tCL</td>
<td>FF</td>
<td>313</td>
<td>RIGHTSIDE[1]</td>
<td>clk_pixel_gen/CLKOUT</td>
</tr>
<tr>
<td>3.684</td>
<td>0.190</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C11[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s1/CLK</td>
</tr>
<tr>
<td>4.024</td>
<td>0.340</td>
<td>tC2Q</td>
<td>FF</td>
<td>55</td>
<td>R18C11[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s1/Q</td>
</tr>
<tr>
<td>4.779</td>
<td>0.756</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C10[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_loop_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>6.498</td>
<td>6.498</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.498</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>6.742</td>
<td>0.245</td>
<td>tCL</td>
<td>RR</td>
<td>313</td>
<td>RIGHTSIDE[1]</td>
<td>clk_pixel_gen/CLKOUT</td>
</tr>
<tr>
<td>6.922</td>
<td>0.179</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C10[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_loop_s1/CLK</td>
</tr>
<tr>
<td>6.890</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C10[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_loop_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.011</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.249</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.190, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.756, 68.998%; tC2Q: 0.340, 31.002%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.179, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.110</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.779</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.890</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>3.249</td>
<td>3.249</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.249</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.493</td>
<td>0.245</td>
<td>tCL</td>
<td>FF</td>
<td>313</td>
<td>RIGHTSIDE[1]</td>
<td>clk_pixel_gen/CLKOUT</td>
</tr>
<tr>
<td>3.684</td>
<td>0.190</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C11[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s1/CLK</td>
</tr>
<tr>
<td>4.024</td>
<td>0.340</td>
<td>tC2Q</td>
<td>FF</td>
<td>55</td>
<td>R18C11[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s1/Q</td>
</tr>
<tr>
<td>4.779</td>
<td>0.756</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C12[1][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_1_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>6.498</td>
<td>6.498</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.498</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>6.742</td>
<td>0.245</td>
<td>tCL</td>
<td>RR</td>
<td>313</td>
<td>RIGHTSIDE[1]</td>
<td>clk_pixel_gen/CLKOUT</td>
</tr>
<tr>
<td>6.922</td>
<td>0.179</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C12[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_1_s1/CLK</td>
</tr>
<tr>
<td>6.890</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C12[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.011</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.249</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.190, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.756, 68.998%; tC2Q: 0.340, 31.002%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.179, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.110</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.779</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.890</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>3.249</td>
<td>3.249</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.249</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.493</td>
<td>0.245</td>
<td>tCL</td>
<td>FF</td>
<td>313</td>
<td>RIGHTSIDE[1]</td>
<td>clk_pixel_gen/CLKOUT</td>
</tr>
<tr>
<td>3.684</td>
<td>0.190</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C11[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s1/CLK</td>
</tr>
<tr>
<td>4.024</td>
<td>0.340</td>
<td>tC2Q</td>
<td>FF</td>
<td>55</td>
<td>R18C11[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s1/Q</td>
</tr>
<tr>
<td>4.779</td>
<td>0.756</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C12[2][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_2_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>6.498</td>
<td>6.498</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.498</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>6.742</td>
<td>0.245</td>
<td>tCL</td>
<td>RR</td>
<td>313</td>
<td>RIGHTSIDE[1]</td>
<td>clk_pixel_gen/CLKOUT</td>
</tr>
<tr>
<td>6.922</td>
<td>0.179</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C12[2][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_2_s1/CLK</td>
</tr>
<tr>
<td>6.890</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C12[2][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.011</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.249</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.190, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.756, 68.998%; tC2Q: 0.340, 31.002%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.179, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.110</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.779</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.890</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>3.249</td>
<td>3.249</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.249</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.493</td>
<td>0.245</td>
<td>tCL</td>
<td>FF</td>
<td>313</td>
<td>RIGHTSIDE[1]</td>
<td>clk_pixel_gen/CLKOUT</td>
</tr>
<tr>
<td>3.684</td>
<td>0.190</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C11[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s1/CLK</td>
</tr>
<tr>
<td>4.024</td>
<td>0.340</td>
<td>tC2Q</td>
<td>FF</td>
<td>55</td>
<td>R18C11[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s1/Q</td>
</tr>
<tr>
<td>4.779</td>
<td>0.756</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C12[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_4_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>6.498</td>
<td>6.498</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.498</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>6.742</td>
<td>0.245</td>
<td>tCL</td>
<td>RR</td>
<td>313</td>
<td>RIGHTSIDE[1]</td>
<td>clk_pixel_gen/CLKOUT</td>
</tr>
<tr>
<td>6.922</td>
<td>0.179</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C12[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_4_s1/CLK</td>
</tr>
<tr>
<td>6.890</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C12[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.011</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.249</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.190, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.756, 68.998%; tC2Q: 0.340, 31.002%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.179, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.110</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.779</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.890</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>3.249</td>
<td>3.249</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.249</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.493</td>
<td>0.245</td>
<td>tCL</td>
<td>FF</td>
<td>313</td>
<td>RIGHTSIDE[1]</td>
<td>clk_pixel_gen/CLKOUT</td>
</tr>
<tr>
<td>3.684</td>
<td>0.190</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C11[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s1/CLK</td>
</tr>
<tr>
<td>4.024</td>
<td>0.340</td>
<td>tC2Q</td>
<td>FF</td>
<td>55</td>
<td>R18C11[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s1/Q</td>
</tr>
<tr>
<td>4.779</td>
<td>0.756</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C10[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_5_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>6.498</td>
<td>6.498</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.498</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>6.742</td>
<td>0.245</td>
<td>tCL</td>
<td>RR</td>
<td>313</td>
<td>RIGHTSIDE[1]</td>
<td>clk_pixel_gen/CLKOUT</td>
</tr>
<tr>
<td>6.922</td>
<td>0.179</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C10[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_5_s1/CLK</td>
</tr>
<tr>
<td>6.890</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C10[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_5_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.011</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.249</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.190, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.756, 68.998%; tC2Q: 0.340, 31.002%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.179, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.110</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.779</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.890</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_6_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>3.249</td>
<td>3.249</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.249</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.493</td>
<td>0.245</td>
<td>tCL</td>
<td>FF</td>
<td>313</td>
<td>RIGHTSIDE[1]</td>
<td>clk_pixel_gen/CLKOUT</td>
</tr>
<tr>
<td>3.684</td>
<td>0.190</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C11[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s1/CLK</td>
</tr>
<tr>
<td>4.024</td>
<td>0.340</td>
<td>tC2Q</td>
<td>FF</td>
<td>55</td>
<td>R18C11[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s1/Q</td>
</tr>
<tr>
<td>4.779</td>
<td>0.756</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C12[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_6_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>6.498</td>
<td>6.498</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.498</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>6.742</td>
<td>0.245</td>
<td>tCL</td>
<td>RR</td>
<td>313</td>
<td>RIGHTSIDE[1]</td>
<td>clk_pixel_gen/CLKOUT</td>
</tr>
<tr>
<td>6.922</td>
<td>0.179</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C12[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_6_s1/CLK</td>
</tr>
<tr>
<td>6.890</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C12[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_6_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.011</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.249</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.190, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.756, 68.998%; tC2Q: 0.340, 31.002%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.179, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.110</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.779</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.890</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_7_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>3.249</td>
<td>3.249</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.249</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.493</td>
<td>0.245</td>
<td>tCL</td>
<td>FF</td>
<td>313</td>
<td>RIGHTSIDE[1]</td>
<td>clk_pixel_gen/CLKOUT</td>
</tr>
<tr>
<td>3.684</td>
<td>0.190</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C11[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s1/CLK</td>
</tr>
<tr>
<td>4.024</td>
<td>0.340</td>
<td>tC2Q</td>
<td>FF</td>
<td>55</td>
<td>R18C11[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s1/Q</td>
</tr>
<tr>
<td>4.779</td>
<td>0.756</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C10[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_7_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>6.498</td>
<td>6.498</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.498</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>6.742</td>
<td>0.245</td>
<td>tCL</td>
<td>RR</td>
<td>313</td>
<td>RIGHTSIDE[1]</td>
<td>clk_pixel_gen/CLKOUT</td>
</tr>
<tr>
<td>6.922</td>
<td>0.179</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C10[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_7_s1/CLK</td>
</tr>
<tr>
<td>6.890</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C10[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_7_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.011</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.249</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.190, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.756, 68.998%; tC2Q: 0.340, 31.002%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.179, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.110</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.779</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.890</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>3.249</td>
<td>3.249</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.249</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.493</td>
<td>0.245</td>
<td>tCL</td>
<td>FF</td>
<td>313</td>
<td>RIGHTSIDE[1]</td>
<td>clk_pixel_gen/CLKOUT</td>
</tr>
<tr>
<td>3.684</td>
<td>0.190</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C11[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s1/CLK</td>
</tr>
<tr>
<td>4.024</td>
<td>0.340</td>
<td>tC2Q</td>
<td>FF</td>
<td>55</td>
<td>R18C11[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s1/Q</td>
</tr>
<tr>
<td>4.779</td>
<td>0.756</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C11[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_0_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>6.498</td>
<td>6.498</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.498</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>6.742</td>
<td>0.245</td>
<td>tCL</td>
<td>RR</td>
<td>313</td>
<td>RIGHTSIDE[1]</td>
<td>clk_pixel_gen/CLKOUT</td>
</tr>
<tr>
<td>6.922</td>
<td>0.179</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C11[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_0_s1/CLK</td>
</tr>
<tr>
<td>6.890</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C11[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.011</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.249</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.190, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.756, 68.998%; tC2Q: 0.340, 31.002%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.179, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.110</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.779</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.890</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>3.249</td>
<td>3.249</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.249</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.493</td>
<td>0.245</td>
<td>tCL</td>
<td>FF</td>
<td>313</td>
<td>RIGHTSIDE[1]</td>
<td>clk_pixel_gen/CLKOUT</td>
</tr>
<tr>
<td>3.684</td>
<td>0.190</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C11[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s1/CLK</td>
</tr>
<tr>
<td>4.024</td>
<td>0.340</td>
<td>tC2Q</td>
<td>FF</td>
<td>55</td>
<td>R18C11[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s1/Q</td>
</tr>
<tr>
<td>4.779</td>
<td>0.756</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C11[1][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_1_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>6.498</td>
<td>6.498</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.498</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>6.742</td>
<td>0.245</td>
<td>tCL</td>
<td>RR</td>
<td>313</td>
<td>RIGHTSIDE[1]</td>
<td>clk_pixel_gen/CLKOUT</td>
</tr>
<tr>
<td>6.922</td>
<td>0.179</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C11[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_1_s1/CLK</td>
</tr>
<tr>
<td>6.890</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C11[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.011</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.249</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.190, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.756, 68.998%; tC2Q: 0.340, 31.002%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.179, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.110</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.779</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.890</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>3.249</td>
<td>3.249</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.249</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.493</td>
<td>0.245</td>
<td>tCL</td>
<td>FF</td>
<td>313</td>
<td>RIGHTSIDE[1]</td>
<td>clk_pixel_gen/CLKOUT</td>
</tr>
<tr>
<td>3.684</td>
<td>0.190</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C11[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s1/CLK</td>
</tr>
<tr>
<td>4.024</td>
<td>0.340</td>
<td>tC2Q</td>
<td>FF</td>
<td>55</td>
<td>R18C11[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s1/Q</td>
</tr>
<tr>
<td>4.779</td>
<td>0.756</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C11[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_2_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>6.498</td>
<td>6.498</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.498</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>6.742</td>
<td>0.245</td>
<td>tCL</td>
<td>RR</td>
<td>313</td>
<td>RIGHTSIDE[1]</td>
<td>clk_pixel_gen/CLKOUT</td>
</tr>
<tr>
<td>6.922</td>
<td>0.179</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C11[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_2_s1/CLK</td>
</tr>
<tr>
<td>6.890</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C11[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.011</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.249</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.190, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.756, 68.998%; tC2Q: 0.340, 31.002%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.179, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.110</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.779</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.890</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>3.249</td>
<td>3.249</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.249</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.493</td>
<td>0.245</td>
<td>tCL</td>
<td>FF</td>
<td>313</td>
<td>RIGHTSIDE[1]</td>
<td>clk_pixel_gen/CLKOUT</td>
</tr>
<tr>
<td>3.684</td>
<td>0.190</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C11[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s1/CLK</td>
</tr>
<tr>
<td>4.024</td>
<td>0.340</td>
<td>tC2Q</td>
<td>FF</td>
<td>55</td>
<td>R18C11[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s1/Q</td>
</tr>
<tr>
<td>4.779</td>
<td>0.756</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C11[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_4_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>6.498</td>
<td>6.498</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.498</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>6.742</td>
<td>0.245</td>
<td>tCL</td>
<td>RR</td>
<td>313</td>
<td>RIGHTSIDE[1]</td>
<td>clk_pixel_gen/CLKOUT</td>
</tr>
<tr>
<td>6.922</td>
<td>0.179</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C11[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_4_s1/CLK</td>
</tr>
<tr>
<td>6.890</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C11[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.011</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.249</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.190, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.756, 68.998%; tC2Q: 0.340, 31.002%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.179, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.110</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.779</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.890</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>3.249</td>
<td>3.249</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.249</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.493</td>
<td>0.245</td>
<td>tCL</td>
<td>FF</td>
<td>313</td>
<td>RIGHTSIDE[1]</td>
<td>clk_pixel_gen/CLKOUT</td>
</tr>
<tr>
<td>3.684</td>
<td>0.190</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C11[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s1/CLK</td>
</tr>
<tr>
<td>4.024</td>
<td>0.340</td>
<td>tC2Q</td>
<td>FF</td>
<td>55</td>
<td>R18C11[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s1/Q</td>
</tr>
<tr>
<td>4.779</td>
<td>0.756</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C12[2][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_5_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>6.498</td>
<td>6.498</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.498</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>6.742</td>
<td>0.245</td>
<td>tCL</td>
<td>RR</td>
<td>313</td>
<td>RIGHTSIDE[1]</td>
<td>clk_pixel_gen/CLKOUT</td>
</tr>
<tr>
<td>6.922</td>
<td>0.179</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C12[2][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_5_s1/CLK</td>
</tr>
<tr>
<td>6.890</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C12[2][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_5_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.011</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.249</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.190, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.756, 68.998%; tC2Q: 0.340, 31.002%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.179, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.110</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.779</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.890</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_6_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>3.249</td>
<td>3.249</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.249</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.493</td>
<td>0.245</td>
<td>tCL</td>
<td>FF</td>
<td>313</td>
<td>RIGHTSIDE[1]</td>
<td>clk_pixel_gen/CLKOUT</td>
</tr>
<tr>
<td>3.684</td>
<td>0.190</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C11[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s1/CLK</td>
</tr>
<tr>
<td>4.024</td>
<td>0.340</td>
<td>tC2Q</td>
<td>FF</td>
<td>55</td>
<td>R18C11[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s1/Q</td>
</tr>
<tr>
<td>4.779</td>
<td>0.756</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C12[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_6_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>6.498</td>
<td>6.498</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.498</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>6.742</td>
<td>0.245</td>
<td>tCL</td>
<td>RR</td>
<td>313</td>
<td>RIGHTSIDE[1]</td>
<td>clk_pixel_gen/CLKOUT</td>
</tr>
<tr>
<td>6.922</td>
<td>0.179</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C12[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_6_s1/CLK</td>
</tr>
<tr>
<td>6.890</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C12[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_6_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.011</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.249</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.190, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.756, 68.998%; tC2Q: 0.340, 31.002%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.179, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.110</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.779</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.890</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_wr_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>3.249</td>
<td>3.249</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.249</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.493</td>
<td>0.245</td>
<td>tCL</td>
<td>FF</td>
<td>313</td>
<td>RIGHTSIDE[1]</td>
<td>clk_pixel_gen/CLKOUT</td>
</tr>
<tr>
<td>3.684</td>
<td>0.190</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C11[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s1/CLK</td>
</tr>
<tr>
<td>4.024</td>
<td>0.340</td>
<td>tC2Q</td>
<td>FF</td>
<td>55</td>
<td>R18C11[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s1/Q</td>
</tr>
<tr>
<td>4.779</td>
<td>0.756</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C10[2][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_wr_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>6.498</td>
<td>6.498</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.498</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>6.742</td>
<td>0.245</td>
<td>tCL</td>
<td>RR</td>
<td>313</td>
<td>RIGHTSIDE[1]</td>
<td>clk_pixel_gen/CLKOUT</td>
</tr>
<tr>
<td>6.922</td>
<td>0.179</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C10[2][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_wr_s1/CLK</td>
</tr>
<tr>
<td>6.890</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C10[2][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_wr_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.011</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.249</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.190, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.756, 68.998%; tC2Q: 0.340, 31.002%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.179, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.110</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.779</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.890</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_zero_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>3.249</td>
<td>3.249</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.249</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.493</td>
<td>0.245</td>
<td>tCL</td>
<td>FF</td>
<td>313</td>
<td>RIGHTSIDE[1]</td>
<td>clk_pixel_gen/CLKOUT</td>
</tr>
<tr>
<td>3.684</td>
<td>0.190</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C11[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s1/CLK</td>
</tr>
<tr>
<td>4.024</td>
<td>0.340</td>
<td>tC2Q</td>
<td>FF</td>
<td>55</td>
<td>R18C11[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s1/Q</td>
</tr>
<tr>
<td>4.779</td>
<td>0.756</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C10[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_zero_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>6.498</td>
<td>6.498</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.498</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>6.742</td>
<td>0.245</td>
<td>tCL</td>
<td>RR</td>
<td>313</td>
<td>RIGHTSIDE[1]</td>
<td>clk_pixel_gen/CLKOUT</td>
</tr>
<tr>
<td>6.922</td>
<td>0.179</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C10[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_zero_s0/CLK</td>
</tr>
<tr>
<td>6.890</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C10[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_zero_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.011</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.249</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.190, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.756, 68.998%; tC2Q: 0.340, 31.002%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.179, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.110</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.779</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.890</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_zero_flag_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>3.249</td>
<td>3.249</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.249</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.493</td>
<td>0.245</td>
<td>tCL</td>
<td>FF</td>
<td>313</td>
<td>RIGHTSIDE[1]</td>
<td>clk_pixel_gen/CLKOUT</td>
</tr>
<tr>
<td>3.684</td>
<td>0.190</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C11[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s1/CLK</td>
</tr>
<tr>
<td>4.024</td>
<td>0.340</td>
<td>tC2Q</td>
<td>FF</td>
<td>55</td>
<td>R18C11[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s1/Q</td>
</tr>
<tr>
<td>4.779</td>
<td>0.756</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C12[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_zero_flag_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>6.498</td>
<td>6.498</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.498</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>6.742</td>
<td>0.245</td>
<td>tCL</td>
<td>RR</td>
<td>313</td>
<td>RIGHTSIDE[1]</td>
<td>clk_pixel_gen/CLKOUT</td>
</tr>
<tr>
<td>6.922</td>
<td>0.179</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C12[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_zero_flag_s0/CLK</td>
</tr>
<tr>
<td>6.890</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C12[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_zero_flag_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.011</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.249</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.190, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.756, 68.998%; tC2Q: 0.340, 31.002%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.179, 100.000%</td>
</tr>
</table>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.955</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.346</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.391</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_dly_in_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>3.249</td>
<td>3.249</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.249</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.493</td>
<td>0.245</td>
<td>tCL</td>
<td>FF</td>
<td>313</td>
<td>RIGHTSIDE[1]</td>
<td>clk_pixel_gen/CLKOUT</td>
</tr>
<tr>
<td>3.635</td>
<td>0.142</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C11[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s1/CLK</td>
</tr>
<tr>
<td>3.882</td>
<td>0.247</td>
<td>tC2Q</td>
<td>FR</td>
<td>55</td>
<td>R18C11[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s1/Q</td>
</tr>
<tr>
<td>4.346</td>
<td>0.464</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C10[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_dly_in_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.245</td>
<td>0.245</td>
<td>tCL</td>
<td>RR</td>
<td>313</td>
<td>RIGHTSIDE[1]</td>
<td>clk_pixel_gen/CLKOUT</td>
</tr>
<tr>
<td>0.380</td>
<td>0.136</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C10[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_dly_in_0_s0/CLK</td>
</tr>
<tr>
<td>0.391</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C10[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_dly_in_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.006</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-3.249</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.142, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.464, 65.259%; tC2Q: 0.247, 34.741%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.136, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.955</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.346</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.391</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_8_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>3.249</td>
<td>3.249</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.249</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.493</td>
<td>0.245</td>
<td>tCL</td>
<td>FF</td>
<td>313</td>
<td>RIGHTSIDE[1]</td>
<td>clk_pixel_gen/CLKOUT</td>
</tr>
<tr>
<td>3.635</td>
<td>0.142</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C11[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s1/CLK</td>
</tr>
<tr>
<td>3.882</td>
<td>0.247</td>
<td>tC2Q</td>
<td>FR</td>
<td>55</td>
<td>R18C11[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s1/Q</td>
</tr>
<tr>
<td>4.346</td>
<td>0.464</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C11[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_8_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.245</td>
<td>0.245</td>
<td>tCL</td>
<td>RR</td>
<td>313</td>
<td>RIGHTSIDE[1]</td>
<td>clk_pixel_gen/CLKOUT</td>
</tr>
<tr>
<td>0.380</td>
<td>0.136</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C11[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_8_s1/CLK</td>
</tr>
<tr>
<td>0.391</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R12C11[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_8_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.006</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-3.249</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.142, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.464, 65.259%; tC2Q: 0.247, 34.741%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.136, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.955</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.346</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.391</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_9_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>3.249</td>
<td>3.249</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.249</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.493</td>
<td>0.245</td>
<td>tCL</td>
<td>FF</td>
<td>313</td>
<td>RIGHTSIDE[1]</td>
<td>clk_pixel_gen/CLKOUT</td>
</tr>
<tr>
<td>3.635</td>
<td>0.142</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C11[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s1/CLK</td>
</tr>
<tr>
<td>3.882</td>
<td>0.247</td>
<td>tC2Q</td>
<td>FR</td>
<td>55</td>
<td>R18C11[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s1/Q</td>
</tr>
<tr>
<td>4.346</td>
<td>0.464</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C10[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_9_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.245</td>
<td>0.245</td>
<td>tCL</td>
<td>RR</td>
<td>313</td>
<td>RIGHTSIDE[1]</td>
<td>clk_pixel_gen/CLKOUT</td>
</tr>
<tr>
<td>0.380</td>
<td>0.136</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C10[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_9_s1/CLK</td>
</tr>
<tr>
<td>0.391</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R12C10[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_9_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.006</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-3.249</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.142, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.464, 65.259%; tC2Q: 0.247, 34.741%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.136, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.955</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.346</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.391</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_0_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>3.249</td>
<td>3.249</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.249</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.493</td>
<td>0.245</td>
<td>tCL</td>
<td>FF</td>
<td>313</td>
<td>RIGHTSIDE[1]</td>
<td>clk_pixel_gen/CLKOUT</td>
</tr>
<tr>
<td>3.635</td>
<td>0.142</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C11[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s1/CLK</td>
</tr>
<tr>
<td>3.882</td>
<td>0.247</td>
<td>tC2Q</td>
<td>FR</td>
<td>55</td>
<td>R18C11[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s1/Q</td>
</tr>
<tr>
<td>4.346</td>
<td>0.464</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C10[2][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/capture_window_sel_0_s3/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.245</td>
<td>0.245</td>
<td>tCL</td>
<td>RR</td>
<td>313</td>
<td>RIGHTSIDE[1]</td>
<td>clk_pixel_gen/CLKOUT</td>
</tr>
<tr>
<td>0.380</td>
<td>0.136</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C10[2][B]</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_0_s3/CLK</td>
</tr>
<tr>
<td>0.391</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C10[2][B]</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_0_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.006</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-3.249</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.142, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.464, 65.259%; tC2Q: 0.247, 34.741%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.136, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.955</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.346</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.391</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/trigger_seq_start_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>3.249</td>
<td>3.249</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.249</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.493</td>
<td>0.245</td>
<td>tCL</td>
<td>FF</td>
<td>313</td>
<td>RIGHTSIDE[1]</td>
<td>clk_pixel_gen/CLKOUT</td>
</tr>
<tr>
<td>3.635</td>
<td>0.142</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C11[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s1/CLK</td>
</tr>
<tr>
<td>3.882</td>
<td>0.247</td>
<td>tC2Q</td>
<td>FR</td>
<td>55</td>
<td>R18C11[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s1/Q</td>
</tr>
<tr>
<td>4.346</td>
<td>0.464</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C12[2][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/trigger_seq_start_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.245</td>
<td>0.245</td>
<td>tCL</td>
<td>RR</td>
<td>313</td>
<td>RIGHTSIDE[1]</td>
<td>clk_pixel_gen/CLKOUT</td>
</tr>
<tr>
<td>0.380</td>
<td>0.136</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C12[2][B]</td>
<td>gw_gao_inst_0/u_la0_top/trigger_seq_start_s1/CLK</td>
</tr>
<tr>
<td>0.391</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C12[2][B]</td>
<td>gw_gao_inst_0/u_la0_top/trigger_seq_start_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.006</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-3.249</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.142, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.464, 65.259%; tC2Q: 0.247, 34.741%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.136, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.955</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.346</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.391</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/triger_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>3.249</td>
<td>3.249</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.249</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.493</td>
<td>0.245</td>
<td>tCL</td>
<td>FF</td>
<td>313</td>
<td>RIGHTSIDE[1]</td>
<td>clk_pixel_gen/CLKOUT</td>
</tr>
<tr>
<td>3.635</td>
<td>0.142</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C11[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s1/CLK</td>
</tr>
<tr>
<td>3.882</td>
<td>0.247</td>
<td>tC2Q</td>
<td>FR</td>
<td>55</td>
<td>R18C11[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s1/Q</td>
</tr>
<tr>
<td>4.346</td>
<td>0.464</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C12[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/triger_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.245</td>
<td>0.245</td>
<td>tCL</td>
<td>RR</td>
<td>313</td>
<td>RIGHTSIDE[1]</td>
<td>clk_pixel_gen/CLKOUT</td>
</tr>
<tr>
<td>0.380</td>
<td>0.136</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C12[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/triger_s0/CLK</td>
</tr>
<tr>
<td>0.391</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R17C12[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/triger_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.006</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-3.249</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.142, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.464, 65.259%; tC2Q: 0.247, 34.741%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.136, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.959</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.351</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.391</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_0_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>3.249</td>
<td>3.249</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.249</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.493</td>
<td>0.245</td>
<td>tCL</td>
<td>FF</td>
<td>313</td>
<td>RIGHTSIDE[1]</td>
<td>clk_pixel_gen/CLKOUT</td>
</tr>
<tr>
<td>3.635</td>
<td>0.142</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C11[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s1/CLK</td>
</tr>
<tr>
<td>3.882</td>
<td>0.247</td>
<td>tC2Q</td>
<td>FR</td>
<td>55</td>
<td>R18C11[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s1/Q</td>
</tr>
<tr>
<td>4.351</td>
<td>0.469</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C11[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_0_s3/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.245</td>
<td>0.245</td>
<td>tCL</td>
<td>RR</td>
<td>313</td>
<td>RIGHTSIDE[1]</td>
<td>clk_pixel_gen/CLKOUT</td>
</tr>
<tr>
<td>0.380</td>
<td>0.136</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C11[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_0_s3/CLK</td>
</tr>
<tr>
<td>0.391</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C11[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_0_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.006</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-3.249</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.142, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.469, 65.482%; tC2Q: 0.247, 34.518%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.136, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.959</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.351</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.391</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>3.249</td>
<td>3.249</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.249</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.493</td>
<td>0.245</td>
<td>tCL</td>
<td>FF</td>
<td>313</td>
<td>RIGHTSIDE[1]</td>
<td>clk_pixel_gen/CLKOUT</td>
</tr>
<tr>
<td>3.635</td>
<td>0.142</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C11[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s1/CLK</td>
</tr>
<tr>
<td>3.882</td>
<td>0.247</td>
<td>tC2Q</td>
<td>FR</td>
<td>55</td>
<td>R18C11[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s1/Q</td>
</tr>
<tr>
<td>4.351</td>
<td>0.469</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C11[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_3_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.245</td>
<td>0.245</td>
<td>tCL</td>
<td>RR</td>
<td>313</td>
<td>RIGHTSIDE[1]</td>
<td>clk_pixel_gen/CLKOUT</td>
</tr>
<tr>
<td>0.380</td>
<td>0.136</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C11[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_3_s1/CLK</td>
</tr>
<tr>
<td>0.391</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C11[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.006</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-3.249</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.142, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.469, 65.482%; tC2Q: 0.247, 34.518%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.136, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.959</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.351</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.391</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_7_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>3.249</td>
<td>3.249</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.249</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.493</td>
<td>0.245</td>
<td>tCL</td>
<td>FF</td>
<td>313</td>
<td>RIGHTSIDE[1]</td>
<td>clk_pixel_gen/CLKOUT</td>
</tr>
<tr>
<td>3.635</td>
<td>0.142</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C11[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s1/CLK</td>
</tr>
<tr>
<td>3.882</td>
<td>0.247</td>
<td>tC2Q</td>
<td>FR</td>
<td>55</td>
<td>R18C11[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s1/Q</td>
</tr>
<tr>
<td>4.351</td>
<td>0.469</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C11[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_7_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.245</td>
<td>0.245</td>
<td>tCL</td>
<td>RR</td>
<td>313</td>
<td>RIGHTSIDE[1]</td>
<td>clk_pixel_gen/CLKOUT</td>
</tr>
<tr>
<td>0.380</td>
<td>0.136</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C11[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_7_s1/CLK</td>
</tr>
<tr>
<td>0.391</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C11[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_7_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.006</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-3.249</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.142, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.469, 65.482%; tC2Q: 0.247, 34.518%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.136, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.959</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.351</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.391</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_8_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>3.249</td>
<td>3.249</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.249</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.493</td>
<td>0.245</td>
<td>tCL</td>
<td>FF</td>
<td>313</td>
<td>RIGHTSIDE[1]</td>
<td>clk_pixel_gen/CLKOUT</td>
</tr>
<tr>
<td>3.635</td>
<td>0.142</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C11[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s1/CLK</td>
</tr>
<tr>
<td>3.882</td>
<td>0.247</td>
<td>tC2Q</td>
<td>FR</td>
<td>55</td>
<td>R18C11[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s1/Q</td>
</tr>
<tr>
<td>4.351</td>
<td>0.469</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C11[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_8_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.245</td>
<td>0.245</td>
<td>tCL</td>
<td>RR</td>
<td>313</td>
<td>RIGHTSIDE[1]</td>
<td>clk_pixel_gen/CLKOUT</td>
</tr>
<tr>
<td>0.380</td>
<td>0.136</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C11[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_8_s1/CLK</td>
</tr>
<tr>
<td>0.391</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C11[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_8_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.006</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-3.249</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.142, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.469, 65.482%; tC2Q: 0.247, 34.518%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.136, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.959</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.351</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.391</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_9_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>3.249</td>
<td>3.249</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.249</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.493</td>
<td>0.245</td>
<td>tCL</td>
<td>FF</td>
<td>313</td>
<td>RIGHTSIDE[1]</td>
<td>clk_pixel_gen/CLKOUT</td>
</tr>
<tr>
<td>3.635</td>
<td>0.142</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C11[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s1/CLK</td>
</tr>
<tr>
<td>3.882</td>
<td>0.247</td>
<td>tC2Q</td>
<td>FR</td>
<td>55</td>
<td>R18C11[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s1/Q</td>
</tr>
<tr>
<td>4.351</td>
<td>0.469</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C10[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_9_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.245</td>
<td>0.245</td>
<td>tCL</td>
<td>RR</td>
<td>313</td>
<td>RIGHTSIDE[1]</td>
<td>clk_pixel_gen/CLKOUT</td>
</tr>
<tr>
<td>0.380</td>
<td>0.136</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C10[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_9_s1/CLK</td>
</tr>
<tr>
<td>0.391</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C10[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_9_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.006</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-3.249</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.142, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.469, 65.482%; tC2Q: 0.247, 34.518%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.136, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.959</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.351</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.391</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_addr_inc_en_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>3.249</td>
<td>3.249</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.249</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.493</td>
<td>0.245</td>
<td>tCL</td>
<td>FF</td>
<td>313</td>
<td>RIGHTSIDE[1]</td>
<td>clk_pixel_gen/CLKOUT</td>
</tr>
<tr>
<td>3.635</td>
<td>0.142</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C11[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s1/CLK</td>
</tr>
<tr>
<td>3.882</td>
<td>0.247</td>
<td>tC2Q</td>
<td>FR</td>
<td>55</td>
<td>R18C11[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s1/Q</td>
</tr>
<tr>
<td>4.351</td>
<td>0.469</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C10[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_addr_inc_en_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.245</td>
<td>0.245</td>
<td>tCL</td>
<td>RR</td>
<td>313</td>
<td>RIGHTSIDE[1]</td>
<td>clk_pixel_gen/CLKOUT</td>
</tr>
<tr>
<td>0.380</td>
<td>0.136</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C10[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_addr_inc_en_s1/CLK</td>
</tr>
<tr>
<td>0.391</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C10[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_addr_inc_en_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.006</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-3.249</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.142, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.469, 65.482%; tC2Q: 0.247, 34.518%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.136, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.959</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.351</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.391</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/capture_end_dly_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>3.249</td>
<td>3.249</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.249</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.493</td>
<td>0.245</td>
<td>tCL</td>
<td>FF</td>
<td>313</td>
<td>RIGHTSIDE[1]</td>
<td>clk_pixel_gen/CLKOUT</td>
</tr>
<tr>
<td>3.635</td>
<td>0.142</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C11[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s1/CLK</td>
</tr>
<tr>
<td>3.882</td>
<td>0.247</td>
<td>tC2Q</td>
<td>FR</td>
<td>55</td>
<td>R18C11[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s1/Q</td>
</tr>
<tr>
<td>4.351</td>
<td>0.469</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C11[1][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/capture_end_dly_s0/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.245</td>
<td>0.245</td>
<td>tCL</td>
<td>RR</td>
<td>313</td>
<td>RIGHTSIDE[1]</td>
<td>clk_pixel_gen/CLKOUT</td>
</tr>
<tr>
<td>0.380</td>
<td>0.136</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C11[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/capture_end_dly_s0/CLK</td>
</tr>
<tr>
<td>0.391</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C11[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/capture_end_dly_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.006</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-3.249</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.142, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.469, 65.482%; tC2Q: 0.247, 34.518%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.136, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.959</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.351</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.391</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/start_reg_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>3.249</td>
<td>3.249</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.249</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.493</td>
<td>0.245</td>
<td>tCL</td>
<td>FF</td>
<td>313</td>
<td>RIGHTSIDE[1]</td>
<td>clk_pixel_gen/CLKOUT</td>
</tr>
<tr>
<td>3.635</td>
<td>0.142</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C11[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s1/CLK</td>
</tr>
<tr>
<td>3.882</td>
<td>0.247</td>
<td>tC2Q</td>
<td>FR</td>
<td>55</td>
<td>R18C11[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s1/Q</td>
</tr>
<tr>
<td>4.351</td>
<td>0.469</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C11[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/start_reg_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.245</td>
<td>0.245</td>
<td>tCL</td>
<td>RR</td>
<td>313</td>
<td>RIGHTSIDE[1]</td>
<td>clk_pixel_gen/CLKOUT</td>
</tr>
<tr>
<td>0.380</td>
<td>0.136</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C11[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/start_reg_s0/CLK</td>
</tr>
<tr>
<td>0.391</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C11[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/start_reg_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.006</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-3.249</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.142, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.469, 65.482%; tC2Q: 0.247, 34.518%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.136, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.959</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.351</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.391</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/internal_reg_start_syn_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>3.249</td>
<td>3.249</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.249</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.493</td>
<td>0.245</td>
<td>tCL</td>
<td>FF</td>
<td>313</td>
<td>RIGHTSIDE[1]</td>
<td>clk_pixel_gen/CLKOUT</td>
</tr>
<tr>
<td>3.635</td>
<td>0.142</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C11[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s1/CLK</td>
</tr>
<tr>
<td>3.882</td>
<td>0.247</td>
<td>tC2Q</td>
<td>FR</td>
<td>55</td>
<td>R18C11[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s1/Q</td>
</tr>
<tr>
<td>4.351</td>
<td>0.469</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C11[1][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/internal_reg_start_syn_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.245</td>
<td>0.245</td>
<td>tCL</td>
<td>RR</td>
<td>313</td>
<td>RIGHTSIDE[1]</td>
<td>clk_pixel_gen/CLKOUT</td>
</tr>
<tr>
<td>0.380</td>
<td>0.136</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C11[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/internal_reg_start_syn_0_s0/CLK</td>
</tr>
<tr>
<td>0.391</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C11[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/internal_reg_start_syn_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.006</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-3.249</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.142, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.469, 65.482%; tC2Q: 0.247, 34.518%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.136, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.959</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.351</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.391</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/internal_reg_start_syn_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>3.249</td>
<td>3.249</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.249</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.493</td>
<td>0.245</td>
<td>tCL</td>
<td>FF</td>
<td>313</td>
<td>RIGHTSIDE[1]</td>
<td>clk_pixel_gen/CLKOUT</td>
</tr>
<tr>
<td>3.635</td>
<td>0.142</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C11[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s1/CLK</td>
</tr>
<tr>
<td>3.882</td>
<td>0.247</td>
<td>tC2Q</td>
<td>FR</td>
<td>55</td>
<td>R18C11[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s1/Q</td>
</tr>
<tr>
<td>4.351</td>
<td>0.469</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C11[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/internal_reg_start_syn_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.245</td>
<td>0.245</td>
<td>tCL</td>
<td>RR</td>
<td>313</td>
<td>RIGHTSIDE[1]</td>
<td>clk_pixel_gen/CLKOUT</td>
</tr>
<tr>
<td>0.380</td>
<td>0.136</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C11[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/internal_reg_start_syn_1_s0/CLK</td>
</tr>
<tr>
<td>0.391</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C11[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/internal_reg_start_syn_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.006</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-3.249</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.142, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.469, 65.482%; tC2Q: 0.247, 34.518%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.136, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.959</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.351</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.391</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/internal_reg_force_triger_syn_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>3.249</td>
<td>3.249</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.249</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.493</td>
<td>0.245</td>
<td>tCL</td>
<td>FF</td>
<td>313</td>
<td>RIGHTSIDE[1]</td>
<td>clk_pixel_gen/CLKOUT</td>
</tr>
<tr>
<td>3.635</td>
<td>0.142</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C11[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s1/CLK</td>
</tr>
<tr>
<td>3.882</td>
<td>0.247</td>
<td>tC2Q</td>
<td>FR</td>
<td>55</td>
<td>R18C11[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s1/Q</td>
</tr>
<tr>
<td>4.351</td>
<td>0.469</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C11[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/internal_reg_force_triger_syn_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.245</td>
<td>0.245</td>
<td>tCL</td>
<td>RR</td>
<td>313</td>
<td>RIGHTSIDE[1]</td>
<td>clk_pixel_gen/CLKOUT</td>
</tr>
<tr>
<td>0.380</td>
<td>0.136</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C11[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/internal_reg_force_triger_syn_0_s0/CLK</td>
</tr>
<tr>
<td>0.391</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C11[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/internal_reg_force_triger_syn_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.006</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-3.249</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.142, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.469, 65.482%; tC2Q: 0.247, 34.518%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.136, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.964</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.355</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.391</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_dly_in_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>3.249</td>
<td>3.249</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.249</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.493</td>
<td>0.245</td>
<td>tCL</td>
<td>FF</td>
<td>313</td>
<td>RIGHTSIDE[1]</td>
<td>clk_pixel_gen/CLKOUT</td>
</tr>
<tr>
<td>3.635</td>
<td>0.142</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C11[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s1/CLK</td>
</tr>
<tr>
<td>3.882</td>
<td>0.247</td>
<td>tC2Q</td>
<td>FR</td>
<td>55</td>
<td>R18C11[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s1/Q</td>
</tr>
<tr>
<td>4.355</td>
<td>0.473</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C10[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_dly_in_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.245</td>
<td>0.245</td>
<td>tCL</td>
<td>RR</td>
<td>313</td>
<td>RIGHTSIDE[1]</td>
<td>clk_pixel_gen/CLKOUT</td>
</tr>
<tr>
<td>0.380</td>
<td>0.136</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C10[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_dly_in_1_s0/CLK</td>
</tr>
<tr>
<td>0.391</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C10[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_dly_in_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.006</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-3.249</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.142, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.473, 65.703%; tC2Q: 0.247, 34.297%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.136, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.964</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.355</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.391</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_dly_in_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>3.249</td>
<td>3.249</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.249</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.493</td>
<td>0.245</td>
<td>tCL</td>
<td>FF</td>
<td>313</td>
<td>RIGHTSIDE[1]</td>
<td>clk_pixel_gen/CLKOUT</td>
</tr>
<tr>
<td>3.635</td>
<td>0.142</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C11[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s1/CLK</td>
</tr>
<tr>
<td>3.882</td>
<td>0.247</td>
<td>tC2Q</td>
<td>FR</td>
<td>55</td>
<td>R18C11[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s1/Q</td>
</tr>
<tr>
<td>4.355</td>
<td>0.473</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C10[2][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_dly_in_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.245</td>
<td>0.245</td>
<td>tCL</td>
<td>RR</td>
<td>313</td>
<td>RIGHTSIDE[1]</td>
<td>clk_pixel_gen/CLKOUT</td>
</tr>
<tr>
<td>0.380</td>
<td>0.136</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C10[2][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_dly_in_2_s0/CLK</td>
</tr>
<tr>
<td>0.391</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C10[2][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_dly_in_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.006</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-3.249</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.142, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.473, 65.703%; tC2Q: 0.247, 34.297%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.136, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.964</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.355</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.391</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>3.249</td>
<td>3.249</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.249</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.493</td>
<td>0.245</td>
<td>tCL</td>
<td>FF</td>
<td>313</td>
<td>RIGHTSIDE[1]</td>
<td>clk_pixel_gen/CLKOUT</td>
</tr>
<tr>
<td>3.635</td>
<td>0.142</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C11[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s1/CLK</td>
</tr>
<tr>
<td>3.882</td>
<td>0.247</td>
<td>tC2Q</td>
<td>FR</td>
<td>55</td>
<td>R18C11[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s1/Q</td>
</tr>
<tr>
<td>4.355</td>
<td>0.473</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C12[1][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_3_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.245</td>
<td>0.245</td>
<td>tCL</td>
<td>RR</td>
<td>313</td>
<td>RIGHTSIDE[1]</td>
<td>clk_pixel_gen/CLKOUT</td>
</tr>
<tr>
<td>0.380</td>
<td>0.136</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C12[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_3_s1/CLK</td>
</tr>
<tr>
<td>0.391</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C12[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.006</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-3.249</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.142, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.473, 65.703%; tC2Q: 0.247, 34.297%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.136, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.964</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.355</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.391</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_loop_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>3.249</td>
<td>3.249</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.249</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.493</td>
<td>0.245</td>
<td>tCL</td>
<td>FF</td>
<td>313</td>
<td>RIGHTSIDE[1]</td>
<td>clk_pixel_gen/CLKOUT</td>
</tr>
<tr>
<td>3.635</td>
<td>0.142</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C11[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s1/CLK</td>
</tr>
<tr>
<td>3.882</td>
<td>0.247</td>
<td>tC2Q</td>
<td>FR</td>
<td>55</td>
<td>R18C11[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s1/Q</td>
</tr>
<tr>
<td>4.355</td>
<td>0.473</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C10[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_loop_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.245</td>
<td>0.245</td>
<td>tCL</td>
<td>RR</td>
<td>313</td>
<td>RIGHTSIDE[1]</td>
<td>clk_pixel_gen/CLKOUT</td>
</tr>
<tr>
<td>0.380</td>
<td>0.136</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C10[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_loop_s1/CLK</td>
</tr>
<tr>
<td>0.391</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C10[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_loop_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.006</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-3.249</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.142, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.473, 65.703%; tC2Q: 0.247, 34.297%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.136, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.964</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.355</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.391</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>3.249</td>
<td>3.249</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.249</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.493</td>
<td>0.245</td>
<td>tCL</td>
<td>FF</td>
<td>313</td>
<td>RIGHTSIDE[1]</td>
<td>clk_pixel_gen/CLKOUT</td>
</tr>
<tr>
<td>3.635</td>
<td>0.142</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C11[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s1/CLK</td>
</tr>
<tr>
<td>3.882</td>
<td>0.247</td>
<td>tC2Q</td>
<td>FR</td>
<td>55</td>
<td>R18C11[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s1/Q</td>
</tr>
<tr>
<td>4.355</td>
<td>0.473</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C12[1][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_1_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.245</td>
<td>0.245</td>
<td>tCL</td>
<td>RR</td>
<td>313</td>
<td>RIGHTSIDE[1]</td>
<td>clk_pixel_gen/CLKOUT</td>
</tr>
<tr>
<td>0.380</td>
<td>0.136</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C12[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_1_s1/CLK</td>
</tr>
<tr>
<td>0.391</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C12[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.006</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-3.249</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.142, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.473, 65.703%; tC2Q: 0.247, 34.297%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.136, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.964</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.355</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.391</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>3.249</td>
<td>3.249</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.249</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.493</td>
<td>0.245</td>
<td>tCL</td>
<td>FF</td>
<td>313</td>
<td>RIGHTSIDE[1]</td>
<td>clk_pixel_gen/CLKOUT</td>
</tr>
<tr>
<td>3.635</td>
<td>0.142</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C11[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s1/CLK</td>
</tr>
<tr>
<td>3.882</td>
<td>0.247</td>
<td>tC2Q</td>
<td>FR</td>
<td>55</td>
<td>R18C11[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s1/Q</td>
</tr>
<tr>
<td>4.355</td>
<td>0.473</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C12[2][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_2_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.245</td>
<td>0.245</td>
<td>tCL</td>
<td>RR</td>
<td>313</td>
<td>RIGHTSIDE[1]</td>
<td>clk_pixel_gen/CLKOUT</td>
</tr>
<tr>
<td>0.380</td>
<td>0.136</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C12[2][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_2_s1/CLK</td>
</tr>
<tr>
<td>0.391</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C12[2][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.006</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-3.249</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.142, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.473, 65.703%; tC2Q: 0.247, 34.297%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.136, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.964</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.355</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.391</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>3.249</td>
<td>3.249</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.249</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.493</td>
<td>0.245</td>
<td>tCL</td>
<td>FF</td>
<td>313</td>
<td>RIGHTSIDE[1]</td>
<td>clk_pixel_gen/CLKOUT</td>
</tr>
<tr>
<td>3.635</td>
<td>0.142</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C11[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s1/CLK</td>
</tr>
<tr>
<td>3.882</td>
<td>0.247</td>
<td>tC2Q</td>
<td>FR</td>
<td>55</td>
<td>R18C11[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s1/Q</td>
</tr>
<tr>
<td>4.355</td>
<td>0.473</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C12[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_4_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.245</td>
<td>0.245</td>
<td>tCL</td>
<td>RR</td>
<td>313</td>
<td>RIGHTSIDE[1]</td>
<td>clk_pixel_gen/CLKOUT</td>
</tr>
<tr>
<td>0.380</td>
<td>0.136</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C12[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_4_s1/CLK</td>
</tr>
<tr>
<td>0.391</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C12[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.006</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-3.249</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.142, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.473, 65.703%; tC2Q: 0.247, 34.297%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.136, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.964</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.355</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.391</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>3.249</td>
<td>3.249</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.249</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.493</td>
<td>0.245</td>
<td>tCL</td>
<td>FF</td>
<td>313</td>
<td>RIGHTSIDE[1]</td>
<td>clk_pixel_gen/CLKOUT</td>
</tr>
<tr>
<td>3.635</td>
<td>0.142</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C11[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s1/CLK</td>
</tr>
<tr>
<td>3.882</td>
<td>0.247</td>
<td>tC2Q</td>
<td>FR</td>
<td>55</td>
<td>R18C11[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s1/Q</td>
</tr>
<tr>
<td>4.355</td>
<td>0.473</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C10[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_5_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.245</td>
<td>0.245</td>
<td>tCL</td>
<td>RR</td>
<td>313</td>
<td>RIGHTSIDE[1]</td>
<td>clk_pixel_gen/CLKOUT</td>
</tr>
<tr>
<td>0.380</td>
<td>0.136</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C10[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_5_s1/CLK</td>
</tr>
<tr>
<td>0.391</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C10[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_5_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.006</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-3.249</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.142, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.473, 65.703%; tC2Q: 0.247, 34.297%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.136, 100.000%</td>
</tr>
</table>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>-0.334</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>0.592</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.926</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>pll/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>ROM_T/rom_inst_0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.650</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.650</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.721</td>
<td>1.072</td>
<td>tCL</td>
<td>FF</td>
<td>pll/CLKOUT</td>
</tr>
<tr>
<td>1.916</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>ROM_T/rom_inst_0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>1.300</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1.300</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.371</td>
<td>1.072</td>
<td>tCL</td>
<td>RR</td>
<td>pll/CLKOUT</td>
</tr>
<tr>
<td>2.508</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>ROM_T/rom_inst_0/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>-0.312</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>0.614</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.926</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>pll/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>ROM_T/rom_inst_0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.072</td>
<td>1.072</td>
<td>tCL</td>
<td>RR</td>
<td>pll/CLKOUT</td>
</tr>
<tr>
<td>1.252</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>ROM_T/rom_inst_0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.650</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.650</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.721</td>
<td>1.072</td>
<td>tCL</td>
<td>FF</td>
<td>pll/CLKOUT</td>
</tr>
<tr>
<td>1.866</td>
<td>0.145</td>
<td>tNET</td>
<td>FF</td>
<td>ROM_T/rom_inst_0/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.268</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.194</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.926</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>cnt_h_9_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>3.249</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.249</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.493</td>
<td>0.245</td>
<td>tCL</td>
<td>FF</td>
<td>clk_pixel_gen/CLKOUT</td>
</tr>
<tr>
<td>3.684</td>
<td>0.190</td>
<td>tNET</td>
<td>FF</td>
<td>cnt_h_9_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>6.498</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.498</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>6.742</td>
<td>0.245</td>
<td>tCL</td>
<td>RR</td>
<td>clk_pixel_gen/CLKOUT</td>
</tr>
<tr>
<td>6.878</td>
<td>0.136</td>
<td>tNET</td>
<td>RR</td>
<td>cnt_h_9_s0/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.268</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.194</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.926</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>cnt_h_5_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>3.249</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.249</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.493</td>
<td>0.245</td>
<td>tCL</td>
<td>FF</td>
<td>clk_pixel_gen/CLKOUT</td>
</tr>
<tr>
<td>3.684</td>
<td>0.190</td>
<td>tNET</td>
<td>FF</td>
<td>cnt_h_5_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>6.498</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.498</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>6.742</td>
<td>0.245</td>
<td>tCL</td>
<td>RR</td>
<td>clk_pixel_gen/CLKOUT</td>
</tr>
<tr>
<td>6.878</td>
<td>0.136</td>
<td>tNET</td>
<td>RR</td>
<td>cnt_h_5_s0/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.268</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.194</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.926</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>cnt_v_9_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>3.249</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.249</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.493</td>
<td>0.245</td>
<td>tCL</td>
<td>FF</td>
<td>clk_pixel_gen/CLKOUT</td>
</tr>
<tr>
<td>3.684</td>
<td>0.190</td>
<td>tNET</td>
<td>FF</td>
<td>cnt_v_9_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>6.498</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.498</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>6.742</td>
<td>0.245</td>
<td>tCL</td>
<td>RR</td>
<td>clk_pixel_gen/CLKOUT</td>
</tr>
<tr>
<td>6.878</td>
<td>0.136</td>
<td>tNET</td>
<td>RR</td>
<td>cnt_v_9_s0/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.268</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.194</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.926</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>rgb_g_6_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>3.249</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.249</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.493</td>
<td>0.245</td>
<td>tCL</td>
<td>FF</td>
<td>clk_pixel_gen/CLKOUT</td>
</tr>
<tr>
<td>3.684</td>
<td>0.190</td>
<td>tNET</td>
<td>FF</td>
<td>rgb_g_6_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>6.498</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.498</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>6.742</td>
<td>0.245</td>
<td>tCL</td>
<td>RR</td>
<td>clk_pixel_gen/CLKOUT</td>
</tr>
<tr>
<td>6.878</td>
<td>0.136</td>
<td>tNET</td>
<td>RR</td>
<td>rgb_g_6_s0/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.268</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.194</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.926</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>dvi_tx/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_7_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>3.249</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.249</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.493</td>
<td>0.245</td>
<td>tCL</td>
<td>FF</td>
<td>clk_pixel_gen/CLKOUT</td>
</tr>
<tr>
<td>3.684</td>
<td>0.190</td>
<td>tNET</td>
<td>FF</td>
<td>dvi_tx/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_7_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>6.498</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.498</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>6.742</td>
<td>0.245</td>
<td>tCL</td>
<td>RR</td>
<td>clk_pixel_gen/CLKOUT</td>
</tr>
<tr>
<td>6.878</td>
<td>0.136</td>
<td>tNET</td>
<td>RR</td>
<td>dvi_tx/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_7_s0/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.268</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.194</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.926</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>SHIFT_Centre/cnt_10_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>3.249</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.249</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.493</td>
<td>0.245</td>
<td>tCL</td>
<td>FF</td>
<td>clk_pixel_gen/CLKOUT</td>
</tr>
<tr>
<td>3.684</td>
<td>0.190</td>
<td>tNET</td>
<td>FF</td>
<td>SHIFT_Centre/cnt_10_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>6.498</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.498</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>6.742</td>
<td>0.245</td>
<td>tCL</td>
<td>RR</td>
<td>clk_pixel_gen/CLKOUT</td>
</tr>
<tr>
<td>6.878</td>
<td>0.136</td>
<td>tNET</td>
<td>RR</td>
<td>SHIFT_Centre/cnt_10_s0/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.268</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.194</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.926</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_21_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>3.249</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.249</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.493</td>
<td>0.245</td>
<td>tCL</td>
<td>FF</td>
<td>clk_pixel_gen/CLKOUT</td>
</tr>
<tr>
<td>3.684</td>
<td>0.190</td>
<td>tNET</td>
<td>FF</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_21_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>6.498</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.498</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>6.742</td>
<td>0.245</td>
<td>tCL</td>
<td>RR</td>
<td>clk_pixel_gen/CLKOUT</td>
</tr>
<tr>
<td>6.878</td>
<td>0.136</td>
<td>tNET</td>
<td>RR</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_21_s0/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.268</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.194</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.926</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_23_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>3.249</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.249</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.493</td>
<td>0.245</td>
<td>tCL</td>
<td>FF</td>
<td>clk_pixel_gen/CLKOUT</td>
</tr>
<tr>
<td>3.684</td>
<td>0.190</td>
<td>tNET</td>
<td>FF</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_23_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>6.498</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.498</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>6.742</td>
<td>0.245</td>
<td>tCL</td>
<td>RR</td>
<td>clk_pixel_gen/CLKOUT</td>
</tr>
<tr>
<td>6.878</td>
<td>0.136</td>
<td>tNET</td>
<td>RR</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_23_s0/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>313</td>
<td>clk_pixel</td>
<td>-31.860</td>
<td>0.190</td>
</tr>
<tr>
<td>282</td>
<td>control0[0]</td>
<td>13.923</td>
<td>1.279</td>
</tr>
<tr>
<td>74</td>
<td>n20_3</td>
<td>46.360</td>
<td>1.342</td>
</tr>
<tr>
<td>55</td>
<td>rst_ao</td>
<td>1.758</td>
<td>1.108</td>
</tr>
<tr>
<td>54</td>
<td>n766_5</td>
<td>43.958</td>
<td>1.053</td>
</tr>
<tr>
<td>53</td>
<td>n766_13</td>
<td>41.950</td>
<td>1.242</td>
</tr>
<tr>
<td>53</td>
<td>data_out_shift_reg_51_7</td>
<td>44.091</td>
<td>0.988</td>
</tr>
<tr>
<td>52</td>
<td>data_to_word_counter_15_9</td>
<td>13.923</td>
<td>1.734</td>
</tr>
<tr>
<td>42</td>
<td>de_d</td>
<td>3.318</td>
<td>1.730</td>
</tr>
<tr>
<td>37</td>
<td>cnt_h[0]</td>
<td>-31.725</td>
<td>2.093</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R2C3</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C7</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C11</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C13</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C14</td>
<td>100.00%</td>
</tr>
<tr>
<td>R4C36</td>
<td>100.00%</td>
</tr>
<tr>
<td>R4C37</td>
<td>100.00%</td>
</tr>
<tr>
<td>R15C19</td>
<td>100.00%</td>
</tr>
<tr>
<td>R15C20</td>
<td>100.00%</td>
</tr>
<tr>
<td>R8C16</td>
<td>100.00%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
</table>
</div><!-- content -->
</body>
</html>
