Generated by Fabric Compiler ( version 2022.2-SP4.2 <build 132111> ) at Fri Jul  5 01:41:25 2024


Cell Usage:
GTP_APM_E1 (SIMD)           1 use
GTP_DFF_C                   276 uses
GTP_DFF_CE                  578 uses
GTP_DFF_E                    11 uses
GTP_DFF_P                    11 uses
GTP_DFF_PE                    4 uses
GTP_DLATCH                    3 uses
GTP_DRM9K                     1 use
GTP_GRS                       1 use
GTP_INV                       4 uses
GTP_LUT2                    155 uses
GTP_LUT3                    126 uses
GTP_LUT4                    126 uses
GTP_LUT5                    258 uses
GTP_LUT5CARRY               625 uses
GTP_LUT5M                   113 uses
GTP_MUX2LUT6                  1 use
GTP_PLL_E3                    1 use
GTP_ROM32X1                  25 uses

I/O ports: 43
GTP_INBUF                  24 uses
GTP_OUTBUF                 19 uses

Mapping Summary:
Total LUTs: 1428 of 22560 (6.33%)
	LUTs as dram: 0 of 7568 (0.00%)
	LUTs as logic: 1428
Total Registers: 880 of 33840 (2.60%)
Total Latches: 3

DRM18K:
Total DRM18K = 0.5 of 60 (0.83%)

APMs:
Total APMs = 0.50 of 40 (1.25%)

Total I/O ports = 43 of 226 (19.03%)


Overview of Control Sets:

Number of unique control sets : 38

Histogram:
**************************************************************
  Fanout      | Count    | Sync Set/Reset    Async Set/Reset
--------------------------------------------------------------
  [0, 2)      | 4        | 1                 3
  [2, 4)      | 2        | 0                 2
  [4, 6)      | 6        | 2                 4
  [6, 8)      | 0        | 0                 0
  [8, 10)     | 4        | 0                 4
  [10, 12)    | 6        | 0                 6
  [12, 14)    | 0        | 0                 0
  [14, 16)    | 0        | 0                 0
  [16, Inf)   | 16       | 0                 16
--------------------------------------------------------------
  The maximum fanout: 284
==============================================================

Flip-Flop Distribution:
************************************************************************
  Clock Enable    Sync Set/Reset    Async Set/Reset    Total Registers
------------------------------------------------------------------------
  NO              NO                NO                 0
  NO              NO                YES                287
  NO              YES               NO                 0
  YES             NO                NO                 11
  YES             NO                YES                582
  YES             YES               NO                 0
========================================================================

Latch Distribution:
************************************************
  Gate Enable    Preset/Clear    Total Latches
************************************************
  NO             NO              3
  NO             YES             0
  YES            NO              0
  YES            YES             0
************************************************

View the details of control sets in the file top_module_controlsets.txt.


Device Utilization Summary Of Each Module:
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Module Inst Name                 | LUT      | FF      | Distributed RAM     | APM     | DRM     | ADC     | CGRA     | CRYSTAL     | DLL     | DQSL     | EFUSECODE     | FLSIF     | HMEMC     | HSST     | IO     | IOCKDIV     | IOCKDLY     | IOCKGATE     | IPAL     | LUT CARRY     | LUT6 MUX     | LUT7 MUX     | LUT8 MUX     | OSC     | PCIE     | PLL     | RCKB     | RESCAL     | SCANCHAIN     | START     | UDID     | USCM     
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| top_module                       | 1428     | 880     | 0                   | 0.5     | 0.5     | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 43     | 0           | 0           | 0            | 0        | 625           | 1            | 0            | 0            | 0       | 0        | 1       | 0        | 0          | 0             | 1         | 0        | 0        
| + u_adc_rd                       | 326      | 168     | 0                   | 0.5     | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 155           | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + u_f_measure                    | 521      | 355     | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 215           | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_divider_32                 | 361      | 167     | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 102           | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + u_force_trig                   | 138      | 33      | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 85            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + u_ip_fifo                      | 188      | 147     | 0                   | 0       | 0.5     | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 73            | 1            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_async_fifo                 | 120      | 112     | 0                   | 0       | 0.5     | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 55            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + U_ipml_fifo_async_fifo     | 120      | 112     | 0                   | 0       | 0.5     | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 55            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + U_ipml_fifo_ctrl         | 120      | 112     | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 55            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + U_ipml_sdpram            | 0        | 0       | 0                   | 0       | 0.5     | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + u_output_shaping               | 5        | 4       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + u_pll_clk                      | 0        | 0       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 1       | 0        | 0          | 0             | 0         | 0        | 0        
| + u_spi_drive                    | 59       | 58      | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 31            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + u_state_control                | 191      | 115     | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 66            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_encoder_drive_ampl         | 2        | 4       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_encoder_drive_time         | 2        | 4       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_key_debounce_force_trig    | 49       | 23      | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 19            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_key_debounce_run           | 49       | 23      | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 19            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_key_debounce_single        | 50       | 23      | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 19            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


Timing analysis mode : single corner

 Clock Summary:                                                                                                                     
************************************************************************************************************************************
                                                                                    Clock   Non-clock                               
 Clock                               Period       Waveform            Type          Loads       Loads  Sources                      
------------------------------------------------------------------------------------------------------------------------------------
 top_module|sys_clk                  1000.0000    {0.0000 500.0000}   Declared          0           0  {sys_clk}                    
 pll_clk|u_pll_clk/u_pll_e3/CLKOUT1  1000.0000    {0.0000 500.0000}   Declared        522           0  {u_pll_clk/u_pll_e3/CLKOUT1} 
====================================================================================================================================

 Clock Groups:                                                                                      
****************************************************************************************************
 Clock Group                   Group Type                 Clocks                                    
----------------------------------------------------------------------------------------------------
 Inferred_clock_group_0        asynchronous               top_module|sys_clk                        
 Inferred_clock_group_1        asynchronous               pll_clk|u_pll_clk/u_pll_e3/CLKOUT1        
====================================================================================================

 Performance Summary:                                                                               
****************************************************************************************************
                              Requested       Estimated      Requested      Estimated               
 Clock                        Frequency       Frequency      Period         Period             Slack
----------------------------------------------------------------------------------------------------
 pll_clk|u_pll_clk/u_pll_e3/CLKOUT1
                             1.0000 MHz     88.1679 MHz      1000.0000        11.3420        494.329
====================================================================================================

Design Summary : All Constraints Met.

Setup Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 pll_clk|u_pll_clk/u_pll_e3/CLKOUT1
                        pll_clk|u_pll_clk/u_pll_e3/CLKOUT1
                                                   494.329       0.000              0            831
====================================================================================================

Hold Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 pll_clk|u_pll_clk/u_pll_e3/CLKOUT1
                        pll_clk|u_pll_clk/u_pll_e3/CLKOUT1
                                                     0.656       0.000              0            831
====================================================================================================

Recovery Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Removal Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Minimum Pulse Width Summary(Slow Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 pll_clk|u_pll_clk/u_pll_e3/CLKOUT1                498.862       0.000              0            522
====================================================================================================

Setup Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Hold Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Recovery Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Removal Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Minimum Pulse Width Summary(Fast Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

default
****************************************************************************************************
====================================================================================================

Startpoint  : u_spi_drive/bit_cnt[8]/CLK (GTP_DFF_CE)
Endpoint    : u_spi_drive/data_buffer[0]/CE (GTP_DFF_CE)
Path Group  : pll_clk|u_pll_clk/u_pll_e3/CLKOUT1
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.445
  Launch Clock Delay      :  1.445
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pll_clk|u_pll_clk/u_pll_e3/CLKOUT1 (falling edge)
                                                       500.000     500.000 f                        
                                                         0.000     500.000 f       u_pll_clk/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=488)      0.000     500.000         clk_200m         
                                                                                   u_ip_fifo/N346/I (GTP_INV)
                                   td                    0.000     500.000 r       u_ip_fifo/N346/Z (GTP_INV)
                                   net (fanout=35)       1.445     501.445         u_ip_fifo/N346   
                                                                           r       u_spi_drive/bit_cnt[8]/CLK (GTP_DFF_CE)

                                   tco                   0.329     501.774 r       u_spi_drive/bit_cnt[8]/Q (GTP_DFF_CE)
                                   net (fanout=2)        0.553     502.327         u_spi_drive/bit_cnt [8]
                                                                                   u_spi_drive/N69_mux4_3/I0 (GTP_LUT5)
                                   td                    0.318     502.645 f       u_spi_drive/N69_mux4_3/Z (GTP_LUT5)
                                   net (fanout=1)        0.464     503.109         u_spi_drive/_N574
                                                                                   u_spi_drive/N69_mux23_20/I0 (GTP_LUT5)
                                   td                    0.317     503.426 f       u_spi_drive/N69_mux23_20/Z (GTP_LUT5)
                                   net (fanout=3)        0.605     504.031         u_spi_drive/N69  
                                                                                   u_spi_drive/N55_1/I0 (GTP_LUT3)
                                   td                    0.185     504.216 r       u_spi_drive/N55_1/Z (GTP_LUT3)
                                   net (fanout=2)        0.553     504.769         u_spi_drive/N280 
                                                                                   u_spi_drive/N225_1/I1 (GTP_LUT5)
                                   td                    0.185     504.954 r       u_spi_drive/N225_1/Z (GTP_LUT5)
                                   net (fanout=9)        0.745     505.699         u_spi_drive/N302 
                                                                                   u_spi_drive/N225/I0 (GTP_LUT4)
                                   td                    0.172     505.871 f       u_spi_drive/N225/Z (GTP_LUT4)
                                   net (fanout=8)        0.553     506.424         u_spi_drive/N225 
                                                                           f       u_spi_drive/data_buffer[0]/CE (GTP_DFF_CE)

 Data arrival time                                                 506.424         Logic Levels: 5  
                                                                                   Logic: 1.506ns(30.247%), Route: 3.473ns(69.753%)
----------------------------------------------------------------------------------------------------

 Clock pll_clk|u_pll_clk/u_pll_e3/CLKOUT1 (rising edge)
                                                      1000.000    1000.000 r                        
                                                         0.000    1000.000 r       u_pll_clk/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=488)      1.445    1001.445         clk_200m         
                                                                           r       u_spi_drive/data_buffer[0]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000    1001.445                          
 clock uncertainty                                      -0.150    1001.295                          

 Setup time                                             -0.542    1000.753                          

 Data required time                                               1000.753                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1000.753                          
 Data arrival time                                                 506.424                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       494.329                          
====================================================================================================

====================================================================================================

Startpoint  : u_spi_drive/bit_cnt[8]/CLK (GTP_DFF_CE)
Endpoint    : u_spi_drive/data_buffer[1]/CE (GTP_DFF_CE)
Path Group  : pll_clk|u_pll_clk/u_pll_e3/CLKOUT1
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.445
  Launch Clock Delay      :  1.445
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pll_clk|u_pll_clk/u_pll_e3/CLKOUT1 (falling edge)
                                                       500.000     500.000 f                        
                                                         0.000     500.000 f       u_pll_clk/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=488)      0.000     500.000         clk_200m         
                                                                                   u_ip_fifo/N346/I (GTP_INV)
                                   td                    0.000     500.000 r       u_ip_fifo/N346/Z (GTP_INV)
                                   net (fanout=35)       1.445     501.445         u_ip_fifo/N346   
                                                                           r       u_spi_drive/bit_cnt[8]/CLK (GTP_DFF_CE)

                                   tco                   0.329     501.774 r       u_spi_drive/bit_cnt[8]/Q (GTP_DFF_CE)
                                   net (fanout=2)        0.553     502.327         u_spi_drive/bit_cnt [8]
                                                                                   u_spi_drive/N69_mux4_3/I0 (GTP_LUT5)
                                   td                    0.318     502.645 f       u_spi_drive/N69_mux4_3/Z (GTP_LUT5)
                                   net (fanout=1)        0.464     503.109         u_spi_drive/_N574
                                                                                   u_spi_drive/N69_mux23_20/I0 (GTP_LUT5)
                                   td                    0.317     503.426 f       u_spi_drive/N69_mux23_20/Z (GTP_LUT5)
                                   net (fanout=3)        0.605     504.031         u_spi_drive/N69  
                                                                                   u_spi_drive/N55_1/I0 (GTP_LUT3)
                                   td                    0.185     504.216 r       u_spi_drive/N55_1/Z (GTP_LUT3)
                                   net (fanout=2)        0.553     504.769         u_spi_drive/N280 
                                                                                   u_spi_drive/N225_1/I1 (GTP_LUT5)
                                   td                    0.185     504.954 r       u_spi_drive/N225_1/Z (GTP_LUT5)
                                   net (fanout=9)        0.745     505.699         u_spi_drive/N302 
                                                                                   u_spi_drive/N225/I0 (GTP_LUT4)
                                   td                    0.172     505.871 f       u_spi_drive/N225/Z (GTP_LUT4)
                                   net (fanout=8)        0.553     506.424         u_spi_drive/N225 
                                                                           f       u_spi_drive/data_buffer[1]/CE (GTP_DFF_CE)

 Data arrival time                                                 506.424         Logic Levels: 5  
                                                                                   Logic: 1.506ns(30.247%), Route: 3.473ns(69.753%)
----------------------------------------------------------------------------------------------------

 Clock pll_clk|u_pll_clk/u_pll_e3/CLKOUT1 (rising edge)
                                                      1000.000    1000.000 r                        
                                                         0.000    1000.000 r       u_pll_clk/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=488)      1.445    1001.445         clk_200m         
                                                                           r       u_spi_drive/data_buffer[1]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000    1001.445                          
 clock uncertainty                                      -0.150    1001.295                          

 Setup time                                             -0.542    1000.753                          

 Data required time                                               1000.753                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1000.753                          
 Data arrival time                                                 506.424                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       494.329                          
====================================================================================================

====================================================================================================

Startpoint  : u_spi_drive/bit_cnt[8]/CLK (GTP_DFF_CE)
Endpoint    : u_spi_drive/data_buffer[2]/CE (GTP_DFF_CE)
Path Group  : pll_clk|u_pll_clk/u_pll_e3/CLKOUT1
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.445
  Launch Clock Delay      :  1.445
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pll_clk|u_pll_clk/u_pll_e3/CLKOUT1 (falling edge)
                                                       500.000     500.000 f                        
                                                         0.000     500.000 f       u_pll_clk/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=488)      0.000     500.000         clk_200m         
                                                                                   u_ip_fifo/N346/I (GTP_INV)
                                   td                    0.000     500.000 r       u_ip_fifo/N346/Z (GTP_INV)
                                   net (fanout=35)       1.445     501.445         u_ip_fifo/N346   
                                                                           r       u_spi_drive/bit_cnt[8]/CLK (GTP_DFF_CE)

                                   tco                   0.329     501.774 r       u_spi_drive/bit_cnt[8]/Q (GTP_DFF_CE)
                                   net (fanout=2)        0.553     502.327         u_spi_drive/bit_cnt [8]
                                                                                   u_spi_drive/N69_mux4_3/I0 (GTP_LUT5)
                                   td                    0.318     502.645 f       u_spi_drive/N69_mux4_3/Z (GTP_LUT5)
                                   net (fanout=1)        0.464     503.109         u_spi_drive/_N574
                                                                                   u_spi_drive/N69_mux23_20/I0 (GTP_LUT5)
                                   td                    0.317     503.426 f       u_spi_drive/N69_mux23_20/Z (GTP_LUT5)
                                   net (fanout=3)        0.605     504.031         u_spi_drive/N69  
                                                                                   u_spi_drive/N55_1/I0 (GTP_LUT3)
                                   td                    0.185     504.216 r       u_spi_drive/N55_1/Z (GTP_LUT3)
                                   net (fanout=2)        0.553     504.769         u_spi_drive/N280 
                                                                                   u_spi_drive/N225_1/I1 (GTP_LUT5)
                                   td                    0.185     504.954 r       u_spi_drive/N225_1/Z (GTP_LUT5)
                                   net (fanout=9)        0.745     505.699         u_spi_drive/N302 
                                                                                   u_spi_drive/N225/I0 (GTP_LUT4)
                                   td                    0.172     505.871 f       u_spi_drive/N225/Z (GTP_LUT4)
                                   net (fanout=8)        0.553     506.424         u_spi_drive/N225 
                                                                           f       u_spi_drive/data_buffer[2]/CE (GTP_DFF_CE)

 Data arrival time                                                 506.424         Logic Levels: 5  
                                                                                   Logic: 1.506ns(30.247%), Route: 3.473ns(69.753%)
----------------------------------------------------------------------------------------------------

 Clock pll_clk|u_pll_clk/u_pll_e3/CLKOUT1 (rising edge)
                                                      1000.000    1000.000 r                        
                                                         0.000    1000.000 r       u_pll_clk/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=488)      1.445    1001.445         clk_200m         
                                                                           r       u_spi_drive/data_buffer[2]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000    1001.445                          
 clock uncertainty                                      -0.150    1001.295                          

 Setup time                                             -0.542    1000.753                          

 Data required time                                               1000.753                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1000.753                          
 Data arrival time                                                 506.424                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       494.329                          
====================================================================================================

====================================================================================================

Startpoint  : u_ip_fifo/fifo_wr_data[0]/CLK (GTP_DFF_E)
Endpoint    : u_ip_fifo/u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/DIA[0] (GTP_DRM9K)
Path Group  : pll_clk|u_pll_clk/u_pll_e3/CLKOUT1
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.514  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.959
  Launch Clock Delay      :  1.445
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pll_clk|u_pll_clk/u_pll_e3/CLKOUT1 (rising edge)
                                                         0.000       0.000 r                        
                                                         0.000       0.000 r       u_pll_clk/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=488)      1.445       1.445         clk_200m         
                                                                           r       u_ip_fifo/fifo_wr_data[0]/CLK (GTP_DFF_E)

                                   tco                   0.323       1.768 f       u_ip_fifo/fifo_wr_data[0]/Q (GTP_DFF_E)
                                   net (fanout=1)        0.978       2.746         u_ip_fifo/fifo_wr_data [0]
                                                                           f       u_ip_fifo/u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/DIA[0] (GTP_DRM9K)

 Data arrival time                                                   2.746         Logic Levels: 0  
                                                                                   Logic: 0.323ns(24.827%), Route: 0.978ns(75.173%)
----------------------------------------------------------------------------------------------------

 Clock pll_clk|u_pll_clk/u_pll_e3/CLKOUT1 (rising edge)
                                                         0.000       0.000 r                        
                                                         0.000       0.000 r       u_pll_clk/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=488)      1.959       1.959         clk_200m         
                                                                           r       u_ip_fifo/u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/CLKA (GTP_DRM9K)
 clock pessimism                                         0.000       1.959                          
 clock uncertainty                                       0.000       1.959                          

 Hold time                                               0.131       2.090                          

 Data required time                                                  2.090                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.090                          
 Data arrival time                                                   2.746                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.656                          
====================================================================================================

====================================================================================================

Startpoint  : u_ip_fifo/fifo_wr_data[1]/CLK (GTP_DFF_E)
Endpoint    : u_ip_fifo/u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/DIA[1] (GTP_DRM9K)
Path Group  : pll_clk|u_pll_clk/u_pll_e3/CLKOUT1
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.514  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.959
  Launch Clock Delay      :  1.445
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pll_clk|u_pll_clk/u_pll_e3/CLKOUT1 (rising edge)
                                                         0.000       0.000 r                        
                                                         0.000       0.000 r       u_pll_clk/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=488)      1.445       1.445         clk_200m         
                                                                           r       u_ip_fifo/fifo_wr_data[1]/CLK (GTP_DFF_E)

                                   tco                   0.323       1.768 f       u_ip_fifo/fifo_wr_data[1]/Q (GTP_DFF_E)
                                   net (fanout=1)        0.978       2.746         u_ip_fifo/fifo_wr_data [1]
                                                                           f       u_ip_fifo/u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/DIA[1] (GTP_DRM9K)

 Data arrival time                                                   2.746         Logic Levels: 0  
                                                                                   Logic: 0.323ns(24.827%), Route: 0.978ns(75.173%)
----------------------------------------------------------------------------------------------------

 Clock pll_clk|u_pll_clk/u_pll_e3/CLKOUT1 (rising edge)
                                                         0.000       0.000 r                        
                                                         0.000       0.000 r       u_pll_clk/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=488)      1.959       1.959         clk_200m         
                                                                           r       u_ip_fifo/u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/CLKA (GTP_DRM9K)
 clock pessimism                                         0.000       1.959                          
 clock uncertainty                                       0.000       1.959                          

 Hold time                                               0.131       2.090                          

 Data required time                                                  2.090                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.090                          
 Data arrival time                                                   2.746                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.656                          
====================================================================================================

====================================================================================================

Startpoint  : u_ip_fifo/fifo_wr_data[2]/CLK (GTP_DFF_E)
Endpoint    : u_ip_fifo/u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/DIA[2] (GTP_DRM9K)
Path Group  : pll_clk|u_pll_clk/u_pll_e3/CLKOUT1
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.514  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.959
  Launch Clock Delay      :  1.445
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pll_clk|u_pll_clk/u_pll_e3/CLKOUT1 (rising edge)
                                                         0.000       0.000 r                        
                                                         0.000       0.000 r       u_pll_clk/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=488)      1.445       1.445         clk_200m         
                                                                           r       u_ip_fifo/fifo_wr_data[2]/CLK (GTP_DFF_E)

                                   tco                   0.323       1.768 f       u_ip_fifo/fifo_wr_data[2]/Q (GTP_DFF_E)
                                   net (fanout=1)        0.978       2.746         u_ip_fifo/fifo_wr_data [2]
                                                                           f       u_ip_fifo/u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/DIA[2] (GTP_DRM9K)

 Data arrival time                                                   2.746         Logic Levels: 0  
                                                                                   Logic: 0.323ns(24.827%), Route: 0.978ns(75.173%)
----------------------------------------------------------------------------------------------------

 Clock pll_clk|u_pll_clk/u_pll_e3/CLKOUT1 (rising edge)
                                                         0.000       0.000 r                        
                                                         0.000       0.000 r       u_pll_clk/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=488)      1.959       1.959         clk_200m         
                                                                           r       u_ip_fifo/u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/CLKA (GTP_DRM9K)
 clock pessimism                                         0.000       1.959                          
 clock uncertainty                                       0.000       1.959                          

 Hold time                                               0.131       2.090                          

 Data required time                                                  2.090                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.090                          
 Data arrival time                                                   2.746                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.656                          
====================================================================================================

====================================================================================================

Startpoint  : u_state_control/time_state[1]/CLK (GTP_DFF_CE)
Endpoint    : state_change_flag (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pll_clk|u_pll_clk/u_pll_e3/CLKOUT1 (rising edge)
                                                         0.000       0.000 r                        
                                                         0.000       0.000 r       u_pll_clk/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=488)      1.445       1.445         clk_200m         
                                                                           r       u_state_control/time_state[1]/CLK (GTP_DFF_CE)

                                   tco                   0.329       1.774 r       u_state_control/time_state[1]/Q (GTP_DFF_CE)
                                   net (fanout=83)       1.194       2.968         nt_time_state[1] 
                                                                                   u_state_control/N2.eq_0/I3 (GTP_LUT5CARRY)
                                   td                    0.363       3.331 f       u_state_control/N2.eq_0/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       3.331         u_state_control/N2.co [0]
                                                                                   u_state_control/N2.eq_1/CIN (GTP_LUT5CARRY)
                                   td                    0.030       3.361 r       u_state_control/N2.eq_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       3.361         u_state_control/N2.co [2]
                                                                                   u_state_control/N2.eq_2/CIN (GTP_LUT5CARRY)
                                   td                    0.236       3.597 r       u_state_control/N2.eq_2/Z (GTP_LUT5CARRY)
                                   net (fanout=1)        0.464       4.061         u_state_control/N2
                                                                                   u_state_control/N7_3/I0 (GTP_LUT2)
                                   td                    0.185       4.246 r       u_state_control/N7_3/Z (GTP_LUT2)
                                   net (fanout=1)        0.464       4.710         u_state_control/_N6070
                                                                                   u_state_control/N7_4/I4 (GTP_LUT5)
                                   td                    0.172       4.882 f       u_state_control/N7_4/Z (GTP_LUT5)
                                   net (fanout=1)        1.091       5.973         nt_state_change_flag
                                                                                   state_change_flag_obuf/I (GTP_OUTBUF)
                                   td                    2.803       8.776 f       state_change_flag_obuf/O (GTP_OUTBUF)
                                   net (fanout=1)        0.000       8.776         state_change_flag
 state_change_flag                                                         f       state_change_flag (port)

 Data arrival time                                                   8.776         Logic Levels: 4  
                                                                                   Logic: 4.118ns(56.172%), Route: 3.213ns(43.828%)
====================================================================================================

====================================================================================================

Startpoint  : sys_rst_n (port)
Endpoint    : u_force_trig/force_trig_cnt[31]/D (GTP_DFF_CE)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 sys_rst_n                                               0.000       0.000 f       sys_rst_n (port) 
                                   net (fanout=1)        0.000       0.000         sys_rst_n        
                                                                                   sys_rst_n_ibuf/I (GTP_INBUF)
                                   td                    1.312       1.312 f       sys_rst_n_ibuf/O (GTP_INBUF)
                                   net (fanout=37)       2.222       3.534         nt_sys_rst_n     
                                                                                   u_force_trig/N97[1]/I0 (GTP_LUT2)
                                   td                    0.252       3.786 f       u_force_trig/N97[1]/Z (GTP_LUT2)
                                   net (fanout=3)        0.605       4.391         u_force_trig/force_trig_max [6]
                                                                                   u_force_trig/N9_1.fsub_2/I2 (GTP_LUT5CARRY)
                                   td                    0.265       4.656 f       u_force_trig/N9_1.fsub_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       4.656         u_force_trig/N9_1.co [2]
                                                                                   u_force_trig/N9_1.fsub_3/CIN (GTP_LUT5CARRY)
                                   td                    0.030       4.686 r       u_force_trig/N9_1.fsub_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       4.686         u_force_trig/N9_1.co [3]
                                                                                   u_force_trig/N9_1.fsub_4/CIN (GTP_LUT5CARRY)
                                   td                    0.030       4.716 r       u_force_trig/N9_1.fsub_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       4.716         u_force_trig/N9_1.co [4]
                                                                                   u_force_trig/N9_1.fsub_5/CIN (GTP_LUT5CARRY)
                                   td                    0.030       4.746 r       u_force_trig/N9_1.fsub_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       4.746         u_force_trig/N9_1.co [5]
                                                                                   u_force_trig/N9_1.fsub_6/CIN (GTP_LUT5CARRY)
                                   td                    0.030       4.776 r       u_force_trig/N9_1.fsub_6/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       4.776         u_force_trig/N9_1.co [6]
                                                                                   u_force_trig/N9_1.fsub_7/CIN (GTP_LUT5CARRY)
                                   td                    0.030       4.806 r       u_force_trig/N9_1.fsub_7/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       4.806         u_force_trig/N9_1.co [7]
                                                                                   u_force_trig/N9_1.fsub_8/CIN (GTP_LUT5CARRY)
                                   td                    0.030       4.836 r       u_force_trig/N9_1.fsub_8/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       4.836         u_force_trig/N9_1.co [8]
                                                                                   u_force_trig/N9_1.fsub_9/CIN (GTP_LUT5CARRY)
                                   td                    0.030       4.866 r       u_force_trig/N9_1.fsub_9/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       4.866         u_force_trig/N9_1.co [9]
                                                                                   u_force_trig/N9_1.fsub_10/CIN (GTP_LUT5CARRY)
                                   td                    0.030       4.896 r       u_force_trig/N9_1.fsub_10/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       4.896         u_force_trig/N9_1.co [10]
                                                                                   u_force_trig/N9_1.fsub_11/CIN (GTP_LUT5CARRY)
                                   td                    0.030       4.926 r       u_force_trig/N9_1.fsub_11/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       4.926         u_force_trig/N9_1.co [11]
                                                                                   u_force_trig/N9_1.fsub_12/CIN (GTP_LUT5CARRY)
                                   td                    0.030       4.956 r       u_force_trig/N9_1.fsub_12/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       4.956         u_force_trig/N9_1.co [12]
                                                                                   u_force_trig/N9_1.fsub_13/CIN (GTP_LUT5CARRY)
                                   td                    0.030       4.986 r       u_force_trig/N9_1.fsub_13/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       4.986         u_force_trig/N9_1.co [13]
                                                                                   u_force_trig/N9_1.fsub_14/CIN (GTP_LUT5CARRY)
                                   td                    0.030       5.016 r       u_force_trig/N9_1.fsub_14/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.016         u_force_trig/N9_1.co [14]
                                                                                   u_force_trig/N9_1.fsub_15/CIN (GTP_LUT5CARRY)
                                   td                    0.030       5.046 r       u_force_trig/N9_1.fsub_15/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.046         u_force_trig/N9_1.co [15]
                                                                                   u_force_trig/N9_1.fsub_16/CIN (GTP_LUT5CARRY)
                                   td                    0.030       5.076 r       u_force_trig/N9_1.fsub_16/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.076         u_force_trig/N9_1.co [16]
                                                                                   u_force_trig/N9_1.fsub_17/CIN (GTP_LUT5CARRY)
                                   td                    0.030       5.106 r       u_force_trig/N9_1.fsub_17/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.106         u_force_trig/N9_1.co [17]
                                                                                   u_force_trig/N9_1.fsub_18/CIN (GTP_LUT5CARRY)
                                   td                    0.030       5.136 r       u_force_trig/N9_1.fsub_18/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.136         u_force_trig/N9_1.co [18]
                                                                                   u_force_trig/N9_1.fsub_19/CIN (GTP_LUT5CARRY)
                                   td                    0.030       5.166 r       u_force_trig/N9_1.fsub_19/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.166         u_force_trig/N9_1.co [19]
                                                                                   u_force_trig/N9_1.fsub_20/CIN (GTP_LUT5CARRY)
                                   td                    0.030       5.196 r       u_force_trig/N9_1.fsub_20/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.196         u_force_trig/N9_1.co [20]
                                                                                   u_force_trig/N9_1.fsub_21/CIN (GTP_LUT5CARRY)
                                   td                    0.030       5.226 r       u_force_trig/N9_1.fsub_21/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.226         u_force_trig/N9_1.co [21]
                                                                                   u_force_trig/N9_1.fsub_22/CIN (GTP_LUT5CARRY)
                                   td                    0.030       5.256 r       u_force_trig/N9_1.fsub_22/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.256         u_force_trig/N9_1.co [22]
                                                                                   u_force_trig/N9_1.fsub_23/CIN (GTP_LUT5CARRY)
                                   td                    0.030       5.286 r       u_force_trig/N9_1.fsub_23/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.286         u_force_trig/N9_1.co [23]
                                                                                   u_force_trig/N9_1.fsub_24/CIN (GTP_LUT5CARRY)
                                   td                    0.030       5.316 r       u_force_trig/N9_1.fsub_24/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.316         u_force_trig/N9_1.co [24]
                                                                                   u_force_trig/N9_1.fsub_25/CIN (GTP_LUT5CARRY)
                                   td                    0.236       5.552 r       u_force_trig/N9_1.fsub_25/Z (GTP_LUT5CARRY)
                                   net (fanout=2)        0.553       6.105         u_force_trig/N9 [30]
                                                                                   u_force_trig/N10.lt_15/I2 (GTP_LUT5CARRY)
                                   td                    0.233       6.338 f       u_force_trig/N10.lt_15/COUT (GTP_LUT5CARRY)
                                   net (fanout=34)       0.948       7.286         u_force_trig/N11 
                                                                                   u_force_trig/N22_1_1/I2 (GTP_LUT5CARRY)
                                   td                    0.233       7.519 f       u_force_trig/N22_1_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.519         u_force_trig/_N1676
                                                                                   u_force_trig/N22_1_2/CIN (GTP_LUT5CARRY)
                                   td                    0.030       7.549 r       u_force_trig/N22_1_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.549         u_force_trig/_N1677
                                                                                   u_force_trig/N22_1_3/CIN (GTP_LUT5CARRY)
                                   td                    0.030       7.579 r       u_force_trig/N22_1_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.579         u_force_trig/_N1678
                                                                                   u_force_trig/N22_1_4/CIN (GTP_LUT5CARRY)
                                   td                    0.030       7.609 r       u_force_trig/N22_1_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.609         u_force_trig/_N1679
                                                                                   u_force_trig/N22_1_5/CIN (GTP_LUT5CARRY)
                                   td                    0.030       7.639 r       u_force_trig/N22_1_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.639         u_force_trig/_N1680
                                                                                   u_force_trig/N22_1_6/CIN (GTP_LUT5CARRY)
                                   td                    0.030       7.669 r       u_force_trig/N22_1_6/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.669         u_force_trig/_N1681
                                                                                   u_force_trig/N22_1_7/CIN (GTP_LUT5CARRY)
                                   td                    0.030       7.699 r       u_force_trig/N22_1_7/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.699         u_force_trig/_N1682
                                                                                   u_force_trig/N22_1_8/CIN (GTP_LUT5CARRY)
                                   td                    0.030       7.729 r       u_force_trig/N22_1_8/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.729         u_force_trig/_N1683
                                                                                   u_force_trig/N22_1_9/CIN (GTP_LUT5CARRY)
                                   td                    0.030       7.759 r       u_force_trig/N22_1_9/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.759         u_force_trig/_N1684
                                                                                   u_force_trig/N22_1_10/CIN (GTP_LUT5CARRY)
                                   td                    0.030       7.789 r       u_force_trig/N22_1_10/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.789         u_force_trig/_N1685
                                                                                   u_force_trig/N22_1_11/CIN (GTP_LUT5CARRY)
                                   td                    0.030       7.819 r       u_force_trig/N22_1_11/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.819         u_force_trig/_N1686
                                                                                   u_force_trig/N22_1_12/CIN (GTP_LUT5CARRY)
                                   td                    0.030       7.849 r       u_force_trig/N22_1_12/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.849         u_force_trig/_N1687
                                                                                   u_force_trig/N22_1_13/CIN (GTP_LUT5CARRY)
                                   td                    0.030       7.879 r       u_force_trig/N22_1_13/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.879         u_force_trig/_N1688
                                                                                   u_force_trig/N22_1_14/CIN (GTP_LUT5CARRY)
                                   td                    0.030       7.909 r       u_force_trig/N22_1_14/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.909         u_force_trig/_N1689
                                                                                   u_force_trig/N22_1_15/CIN (GTP_LUT5CARRY)
                                   td                    0.030       7.939 r       u_force_trig/N22_1_15/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.939         u_force_trig/_N1690
                                                                                   u_force_trig/N22_1_16/CIN (GTP_LUT5CARRY)
                                   td                    0.030       7.969 r       u_force_trig/N22_1_16/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.969         u_force_trig/_N1691
                                                                                   u_force_trig/N22_1_17/CIN (GTP_LUT5CARRY)
                                   td                    0.030       7.999 r       u_force_trig/N22_1_17/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.999         u_force_trig/_N1692
                                                                                   u_force_trig/N22_1_18/CIN (GTP_LUT5CARRY)
                                   td                    0.030       8.029 r       u_force_trig/N22_1_18/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.029         u_force_trig/_N1693
                                                                                   u_force_trig/N22_1_19/CIN (GTP_LUT5CARRY)
                                   td                    0.030       8.059 r       u_force_trig/N22_1_19/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.059         u_force_trig/_N1694
                                                                                   u_force_trig/N22_1_20/CIN (GTP_LUT5CARRY)
                                   td                    0.030       8.089 r       u_force_trig/N22_1_20/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.089         u_force_trig/_N1695
                                                                                   u_force_trig/N22_1_21/CIN (GTP_LUT5CARRY)
                                   td                    0.030       8.119 r       u_force_trig/N22_1_21/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.119         u_force_trig/_N1696
                                                                                   u_force_trig/N22_1_22/CIN (GTP_LUT5CARRY)
                                   td                    0.030       8.149 r       u_force_trig/N22_1_22/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.149         u_force_trig/_N1697
                                                                                   u_force_trig/N22_1_23/CIN (GTP_LUT5CARRY)
                                   td                    0.030       8.179 r       u_force_trig/N22_1_23/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.179         u_force_trig/_N1698
                                                                                   u_force_trig/N22_1_24/CIN (GTP_LUT5CARRY)
                                   td                    0.030       8.209 r       u_force_trig/N22_1_24/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.209         u_force_trig/_N1699
                                                                                   u_force_trig/N22_1_25/CIN (GTP_LUT5CARRY)
                                   td                    0.030       8.239 r       u_force_trig/N22_1_25/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.239         u_force_trig/_N1700
                                                                                   u_force_trig/N22_1_26/CIN (GTP_LUT5CARRY)
                                   td                    0.030       8.269 r       u_force_trig/N22_1_26/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.269         u_force_trig/_N1701
                                                                                   u_force_trig/N22_1_27/CIN (GTP_LUT5CARRY)
                                   td                    0.030       8.299 r       u_force_trig/N22_1_27/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.299         u_force_trig/_N1702
                                                                                   u_force_trig/N22_1_28/CIN (GTP_LUT5CARRY)
                                   td                    0.030       8.329 r       u_force_trig/N22_1_28/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.329         u_force_trig/_N1703
                                                                                   u_force_trig/N22_1_29/CIN (GTP_LUT5CARRY)
                                   td                    0.030       8.359 r       u_force_trig/N22_1_29/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.359         u_force_trig/_N1704
                                                                                   u_force_trig/N22_1_30/CIN (GTP_LUT5CARRY)
                                   td                    0.030       8.389 r       u_force_trig/N22_1_30/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.389         u_force_trig/_N1705
                                                                                   u_force_trig/N22_1_31/CIN (GTP_LUT5CARRY)
                                   td                    0.236       8.625 r       u_force_trig/N22_1_31/Z (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.625         u_force_trig/N126 [31]
                                                                           r       u_force_trig/force_trig_cnt[31]/D (GTP_DFF_CE)

 Data arrival time                                                   8.625         Logic Levels: 17 
                                                                                   Logic: 4.297ns(49.820%), Route: 4.328ns(50.180%)
====================================================================================================

====================================================================================================

Startpoint  : sys_rst_n (port)
Endpoint    : u_force_trig/force_trig_cnt[30]/D (GTP_DFF_CE)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 sys_rst_n                                               0.000       0.000 f       sys_rst_n (port) 
                                   net (fanout=1)        0.000       0.000         sys_rst_n        
                                                                                   sys_rst_n_ibuf/I (GTP_INBUF)
                                   td                    1.312       1.312 f       sys_rst_n_ibuf/O (GTP_INBUF)
                                   net (fanout=37)       2.222       3.534         nt_sys_rst_n     
                                                                                   u_force_trig/N97[1]/I0 (GTP_LUT2)
                                   td                    0.252       3.786 f       u_force_trig/N97[1]/Z (GTP_LUT2)
                                   net (fanout=3)        0.605       4.391         u_force_trig/force_trig_max [6]
                                                                                   u_force_trig/N9_1.fsub_2/I2 (GTP_LUT5CARRY)
                                   td                    0.265       4.656 f       u_force_trig/N9_1.fsub_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       4.656         u_force_trig/N9_1.co [2]
                                                                                   u_force_trig/N9_1.fsub_3/CIN (GTP_LUT5CARRY)
                                   td                    0.030       4.686 r       u_force_trig/N9_1.fsub_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       4.686         u_force_trig/N9_1.co [3]
                                                                                   u_force_trig/N9_1.fsub_4/CIN (GTP_LUT5CARRY)
                                   td                    0.030       4.716 r       u_force_trig/N9_1.fsub_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       4.716         u_force_trig/N9_1.co [4]
                                                                                   u_force_trig/N9_1.fsub_5/CIN (GTP_LUT5CARRY)
                                   td                    0.030       4.746 r       u_force_trig/N9_1.fsub_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       4.746         u_force_trig/N9_1.co [5]
                                                                                   u_force_trig/N9_1.fsub_6/CIN (GTP_LUT5CARRY)
                                   td                    0.030       4.776 r       u_force_trig/N9_1.fsub_6/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       4.776         u_force_trig/N9_1.co [6]
                                                                                   u_force_trig/N9_1.fsub_7/CIN (GTP_LUT5CARRY)
                                   td                    0.030       4.806 r       u_force_trig/N9_1.fsub_7/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       4.806         u_force_trig/N9_1.co [7]
                                                                                   u_force_trig/N9_1.fsub_8/CIN (GTP_LUT5CARRY)
                                   td                    0.030       4.836 r       u_force_trig/N9_1.fsub_8/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       4.836         u_force_trig/N9_1.co [8]
                                                                                   u_force_trig/N9_1.fsub_9/CIN (GTP_LUT5CARRY)
                                   td                    0.030       4.866 r       u_force_trig/N9_1.fsub_9/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       4.866         u_force_trig/N9_1.co [9]
                                                                                   u_force_trig/N9_1.fsub_10/CIN (GTP_LUT5CARRY)
                                   td                    0.030       4.896 r       u_force_trig/N9_1.fsub_10/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       4.896         u_force_trig/N9_1.co [10]
                                                                                   u_force_trig/N9_1.fsub_11/CIN (GTP_LUT5CARRY)
                                   td                    0.030       4.926 r       u_force_trig/N9_1.fsub_11/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       4.926         u_force_trig/N9_1.co [11]
                                                                                   u_force_trig/N9_1.fsub_12/CIN (GTP_LUT5CARRY)
                                   td                    0.030       4.956 r       u_force_trig/N9_1.fsub_12/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       4.956         u_force_trig/N9_1.co [12]
                                                                                   u_force_trig/N9_1.fsub_13/CIN (GTP_LUT5CARRY)
                                   td                    0.030       4.986 r       u_force_trig/N9_1.fsub_13/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       4.986         u_force_trig/N9_1.co [13]
                                                                                   u_force_trig/N9_1.fsub_14/CIN (GTP_LUT5CARRY)
                                   td                    0.030       5.016 r       u_force_trig/N9_1.fsub_14/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.016         u_force_trig/N9_1.co [14]
                                                                                   u_force_trig/N9_1.fsub_15/CIN (GTP_LUT5CARRY)
                                   td                    0.030       5.046 r       u_force_trig/N9_1.fsub_15/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.046         u_force_trig/N9_1.co [15]
                                                                                   u_force_trig/N9_1.fsub_16/CIN (GTP_LUT5CARRY)
                                   td                    0.030       5.076 r       u_force_trig/N9_1.fsub_16/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.076         u_force_trig/N9_1.co [16]
                                                                                   u_force_trig/N9_1.fsub_17/CIN (GTP_LUT5CARRY)
                                   td                    0.030       5.106 r       u_force_trig/N9_1.fsub_17/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.106         u_force_trig/N9_1.co [17]
                                                                                   u_force_trig/N9_1.fsub_18/CIN (GTP_LUT5CARRY)
                                   td                    0.030       5.136 r       u_force_trig/N9_1.fsub_18/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.136         u_force_trig/N9_1.co [18]
                                                                                   u_force_trig/N9_1.fsub_19/CIN (GTP_LUT5CARRY)
                                   td                    0.030       5.166 r       u_force_trig/N9_1.fsub_19/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.166         u_force_trig/N9_1.co [19]
                                                                                   u_force_trig/N9_1.fsub_20/CIN (GTP_LUT5CARRY)
                                   td                    0.030       5.196 r       u_force_trig/N9_1.fsub_20/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.196         u_force_trig/N9_1.co [20]
                                                                                   u_force_trig/N9_1.fsub_21/CIN (GTP_LUT5CARRY)
                                   td                    0.030       5.226 r       u_force_trig/N9_1.fsub_21/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.226         u_force_trig/N9_1.co [21]
                                                                                   u_force_trig/N9_1.fsub_22/CIN (GTP_LUT5CARRY)
                                   td                    0.030       5.256 r       u_force_trig/N9_1.fsub_22/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.256         u_force_trig/N9_1.co [22]
                                                                                   u_force_trig/N9_1.fsub_23/CIN (GTP_LUT5CARRY)
                                   td                    0.030       5.286 r       u_force_trig/N9_1.fsub_23/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.286         u_force_trig/N9_1.co [23]
                                                                                   u_force_trig/N9_1.fsub_24/CIN (GTP_LUT5CARRY)
                                   td                    0.030       5.316 r       u_force_trig/N9_1.fsub_24/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.316         u_force_trig/N9_1.co [24]
                                                                                   u_force_trig/N9_1.fsub_25/CIN (GTP_LUT5CARRY)
                                   td                    0.236       5.552 r       u_force_trig/N9_1.fsub_25/Z (GTP_LUT5CARRY)
                                   net (fanout=2)        0.553       6.105         u_force_trig/N9 [30]
                                                                                   u_force_trig/N10.lt_15/I2 (GTP_LUT5CARRY)
                                   td                    0.233       6.338 f       u_force_trig/N10.lt_15/COUT (GTP_LUT5CARRY)
                                   net (fanout=34)       0.948       7.286         u_force_trig/N11 
                                                                                   u_force_trig/N22_1_1/I2 (GTP_LUT5CARRY)
                                   td                    0.233       7.519 f       u_force_trig/N22_1_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.519         u_force_trig/_N1676
                                                                                   u_force_trig/N22_1_2/CIN (GTP_LUT5CARRY)
                                   td                    0.030       7.549 r       u_force_trig/N22_1_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.549         u_force_trig/_N1677
                                                                                   u_force_trig/N22_1_3/CIN (GTP_LUT5CARRY)
                                   td                    0.030       7.579 r       u_force_trig/N22_1_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.579         u_force_trig/_N1678
                                                                                   u_force_trig/N22_1_4/CIN (GTP_LUT5CARRY)
                                   td                    0.030       7.609 r       u_force_trig/N22_1_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.609         u_force_trig/_N1679
                                                                                   u_force_trig/N22_1_5/CIN (GTP_LUT5CARRY)
                                   td                    0.030       7.639 r       u_force_trig/N22_1_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.639         u_force_trig/_N1680
                                                                                   u_force_trig/N22_1_6/CIN (GTP_LUT5CARRY)
                                   td                    0.030       7.669 r       u_force_trig/N22_1_6/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.669         u_force_trig/_N1681
                                                                                   u_force_trig/N22_1_7/CIN (GTP_LUT5CARRY)
                                   td                    0.030       7.699 r       u_force_trig/N22_1_7/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.699         u_force_trig/_N1682
                                                                                   u_force_trig/N22_1_8/CIN (GTP_LUT5CARRY)
                                   td                    0.030       7.729 r       u_force_trig/N22_1_8/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.729         u_force_trig/_N1683
                                                                                   u_force_trig/N22_1_9/CIN (GTP_LUT5CARRY)
                                   td                    0.030       7.759 r       u_force_trig/N22_1_9/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.759         u_force_trig/_N1684
                                                                                   u_force_trig/N22_1_10/CIN (GTP_LUT5CARRY)
                                   td                    0.030       7.789 r       u_force_trig/N22_1_10/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.789         u_force_trig/_N1685
                                                                                   u_force_trig/N22_1_11/CIN (GTP_LUT5CARRY)
                                   td                    0.030       7.819 r       u_force_trig/N22_1_11/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.819         u_force_trig/_N1686
                                                                                   u_force_trig/N22_1_12/CIN (GTP_LUT5CARRY)
                                   td                    0.030       7.849 r       u_force_trig/N22_1_12/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.849         u_force_trig/_N1687
                                                                                   u_force_trig/N22_1_13/CIN (GTP_LUT5CARRY)
                                   td                    0.030       7.879 r       u_force_trig/N22_1_13/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.879         u_force_trig/_N1688
                                                                                   u_force_trig/N22_1_14/CIN (GTP_LUT5CARRY)
                                   td                    0.030       7.909 r       u_force_trig/N22_1_14/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.909         u_force_trig/_N1689
                                                                                   u_force_trig/N22_1_15/CIN (GTP_LUT5CARRY)
                                   td                    0.030       7.939 r       u_force_trig/N22_1_15/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.939         u_force_trig/_N1690
                                                                                   u_force_trig/N22_1_16/CIN (GTP_LUT5CARRY)
                                   td                    0.030       7.969 r       u_force_trig/N22_1_16/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.969         u_force_trig/_N1691
                                                                                   u_force_trig/N22_1_17/CIN (GTP_LUT5CARRY)
                                   td                    0.030       7.999 r       u_force_trig/N22_1_17/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.999         u_force_trig/_N1692
                                                                                   u_force_trig/N22_1_18/CIN (GTP_LUT5CARRY)
                                   td                    0.030       8.029 r       u_force_trig/N22_1_18/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.029         u_force_trig/_N1693
                                                                                   u_force_trig/N22_1_19/CIN (GTP_LUT5CARRY)
                                   td                    0.030       8.059 r       u_force_trig/N22_1_19/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.059         u_force_trig/_N1694
                                                                                   u_force_trig/N22_1_20/CIN (GTP_LUT5CARRY)
                                   td                    0.030       8.089 r       u_force_trig/N22_1_20/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.089         u_force_trig/_N1695
                                                                                   u_force_trig/N22_1_21/CIN (GTP_LUT5CARRY)
                                   td                    0.030       8.119 r       u_force_trig/N22_1_21/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.119         u_force_trig/_N1696
                                                                                   u_force_trig/N22_1_22/CIN (GTP_LUT5CARRY)
                                   td                    0.030       8.149 r       u_force_trig/N22_1_22/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.149         u_force_trig/_N1697
                                                                                   u_force_trig/N22_1_23/CIN (GTP_LUT5CARRY)
                                   td                    0.030       8.179 r       u_force_trig/N22_1_23/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.179         u_force_trig/_N1698
                                                                                   u_force_trig/N22_1_24/CIN (GTP_LUT5CARRY)
                                   td                    0.030       8.209 r       u_force_trig/N22_1_24/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.209         u_force_trig/_N1699
                                                                                   u_force_trig/N22_1_25/CIN (GTP_LUT5CARRY)
                                   td                    0.030       8.239 r       u_force_trig/N22_1_25/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.239         u_force_trig/_N1700
                                                                                   u_force_trig/N22_1_26/CIN (GTP_LUT5CARRY)
                                   td                    0.030       8.269 r       u_force_trig/N22_1_26/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.269         u_force_trig/_N1701
                                                                                   u_force_trig/N22_1_27/CIN (GTP_LUT5CARRY)
                                   td                    0.030       8.299 r       u_force_trig/N22_1_27/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.299         u_force_trig/_N1702
                                                                                   u_force_trig/N22_1_28/CIN (GTP_LUT5CARRY)
                                   td                    0.030       8.329 r       u_force_trig/N22_1_28/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.329         u_force_trig/_N1703
                                                                                   u_force_trig/N22_1_29/CIN (GTP_LUT5CARRY)
                                   td                    0.030       8.359 r       u_force_trig/N22_1_29/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.359         u_force_trig/_N1704
                                                                                   u_force_trig/N22_1_30/CIN (GTP_LUT5CARRY)
                                   td                    0.236       8.595 r       u_force_trig/N22_1_30/Z (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.595         u_force_trig/N126 [30]
                                                                           r       u_force_trig/force_trig_cnt[30]/D (GTP_DFF_CE)

 Data arrival time                                                   8.595         Logic Levels: 17 
                                                                                   Logic: 4.267ns(49.645%), Route: 4.328ns(50.355%)
====================================================================================================

====================================================================================================

Startpoint  : adc_data_1[0] (port)
Endpoint    : u_adc_rd/ad_data_reg_1[0]/D (GTP_DFF_CE)
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 adc_data_1[0]                                           0.000       0.000 r       adc_data_1[0] (port)
                                   net (fanout=1)        0.000       0.000         adc_data_1[0]    
                                                                                   adc_data_1_ibuf[0]/I (GTP_INBUF)
                                   td                    1.211       1.211 r       adc_data_1_ibuf[0]/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_adc_data_1[0] 
                                                                           r       u_adc_rd/ad_data_reg_1[0]/D (GTP_DFF_CE)

 Data arrival time                                                   2.302         Logic Levels: 1  
                                                                                   Logic: 1.211ns(52.606%), Route: 1.091ns(47.394%)
====================================================================================================

====================================================================================================

Startpoint  : adc_data_1[1] (port)
Endpoint    : u_adc_rd/ad_data_reg_1[1]/D (GTP_DFF_CE)
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 adc_data_1[1]                                           0.000       0.000 r       adc_data_1[1] (port)
                                   net (fanout=1)        0.000       0.000         adc_data_1[1]    
                                                                                   adc_data_1_ibuf[1]/I (GTP_INBUF)
                                   td                    1.211       1.211 r       adc_data_1_ibuf[1]/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_adc_data_1[1] 
                                                                           r       u_adc_rd/ad_data_reg_1[1]/D (GTP_DFF_CE)

 Data arrival time                                                   2.302         Logic Levels: 1  
                                                                                   Logic: 1.211ns(52.606%), Route: 1.091ns(47.394%)
====================================================================================================

====================================================================================================

Startpoint  : adc_data_1[2] (port)
Endpoint    : u_adc_rd/ad_data_reg_1[2]/D (GTP_DFF_CE)
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 adc_data_1[2]                                           0.000       0.000 r       adc_data_1[2] (port)
                                   net (fanout=1)        0.000       0.000         adc_data_1[2]    
                                                                                   adc_data_1_ibuf[2]/I (GTP_INBUF)
                                   td                    1.211       1.211 r       adc_data_1_ibuf[2]/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_adc_data_1[2] 
                                                                           r       u_adc_rd/ad_data_reg_1[2]/D (GTP_DFF_CE)

 Data arrival time                                                   2.302         Logic Levels: 1  
                                                                                   Logic: 1.211ns(52.606%), Route: 1.091ns(47.394%)
====================================================================================================

{pll_clk|u_pll_clk/u_pll_e3/CLKOUT1} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 498.862     500.000         1.138           High Pulse Width                          u_adc_rd/N264/CLK
 498.862     500.000         1.138           Low Pulse Width                           u_adc_rd/N264/CLK
 499.102     500.000         0.898           Low Pulse Width                           u_ip_fifo/u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/CLKA
====================================================================================================

====================================================================================================

Inputs and Outputs :
+--------------------------------------------------------------------------------------------+
| Type       | File Name                                                                    
+--------------------------------------------------------------------------------------------+
| Input      | D:/pango/MyProject/oscillosope/prj/compile/top_module_comp.adf               
|            | D:/pango/MyProject/oscillosope/prj/oscillosope.fdc                           
| Output     | D:/pango/MyProject/oscillosope/prj/synthesize/top_module_syn.adf             
|            | D:/pango/MyProject/oscillosope/prj/synthesize/top_module_syn.vm              
|            | D:/pango/MyProject/oscillosope/prj/synthesize/top_module_controlsets.txt     
|            | D:/pango/MyProject/oscillosope/prj/synthesize/snr.db                         
|            | D:/pango/MyProject/oscillosope/prj/synthesize/top_module.snr                 
+--------------------------------------------------------------------------------------------+


Flow Command: synthesize -selected_syn_tool_opt 2 
Peak memory: 297 MB
Total CPU time to synthesize completion : 0h:0m:4s
Process Total CPU time to synthesize completion : 0h:0m:4s
Total real time to synthesize completion : 0h:0m:7s
