<?xml version="1.0" encoding="utf-8"?><!DOCTYPE topic  PUBLIC '-//OASIS//DTD DITA Topic//EN'  'topic.dtd'><topic id="GUID_035A4CE1-A422-4C1C-807E-B804928A7B6A"><title>TCP TBT5 Retimer with Internal Cable Topology</title><body><section id="SECTION_89E398F7-0A21-437B-AFB5-CCB4C1CC7E50"><fig id="FIG_tcp_tbt5_retimer_with_internal_cable_topology_diagram_1"><title>TCP TBT5 Retimer with Internal Cable Topology Diagram</title><image href="FIG_tcp tbt5 retimer with internal cable topology diagram_1.png" scalefit="yes" id="IMG_tcp_tbt5_retimer_with_internal_cable_topology_diagram_1_png" /></fig><fig id="FIG_fpc_connector_reqirement_1"><title>FPC Connector Reqirement</title><image href="FIG_fpc connector reqirement_1.jpg" scalefit="yes" id="IMG_fpc_connector_reqirement_1_jpg" /></fig><table id="TABLE_89E398F7-0A21-437B-AFB5-CCB4C1CC7E50_1"><title>TCP TBT5 Retimer with Internal Cable Topology Notes</title><tgroup cols="2"><thead><row><entry>Note</entry><entry>Detail</entry></row></thead><tbody><row><entry><p>Routing style</p></entry><entry><p>Microstrip main route routing must be interleaved.</p><p>To reduce system RFI/ EMI, it is recommended to use SL instead of MS. If MS routing is needed, refer to EMC PDG for RFI/ EMI mitigation.</p></entry></row><row><entry><p>Reference plane for microstrip route</p></entry><entry><p>Must be continuous ground.</p></entry></row><row><entry><p>Reference plane for stripline route</p></entry><entry><p>Full ground reference is required. Dual reference/ Power reference not allowed.</p><p /></entry></row><row><entry><p>Reference plane for dual stripline route</p></entry><entry><p>Full ground reference is required. Dual reference/ Power reference not allowed.</p><p /></entry></row><row><entry><p>ESD</p></entry><entry><p>Please refer to Thunderbolt Retimer documentation for more details. Refer to RDC #843990 for June Bridge 80 Retimer guidelines. </p></entry></row><row><entry><p>AC Cap position</p></entry><entry><p>NA</p></entry></row><row><entry><p>AC cap value</p></entry><entry><p>135 nF to 265 nF including tolerance.</p><p /><p>For the post-channel cap</p><p>- Form factor 0201 required</p><p>- Rated voltage: 6.3 V.</p><p>- Rated voltage 25V if 60W supported</p><p /><p>For the pre-channel cap</p><p>- Form factor 0201 recommended </p><p>- Rated voltage: 6.3 V.</p><p /><p>When the Extended Power Range Power Delivery (EPR) is implemented:</p><p>- Form factor: 0402 recommended.</p><p>- Rated voltage: 63 V.</p></entry></row><row><entry><p>Component Placement</p></entry><entry><p>ESD Diode, AC cap, Rb Resistor and Rc Resistor should be placed as close as possible to USBC connector up to 8mm radius</p></entry></row><row><entry><p>Crx cap value</p></entry><entry><p>297 nF to 363 nF including tolerance.</p><p>- Form factor: 0201 required.</p><p>- Rated voltage: 6.3 V.</p><p>- Rated voltage 25V if 60W supported</p><p /><p>When the Extended Power Range Power Delivery (EPR) is implemented:</p><p>- Form factor: 0402 recommended.</p><p>- Rated voltage: 63 V.</p></entry></row><row><entry><p>Rb resistor value</p></entry><entry><p>220 kΩ ± 5%</p><p>Form factor: 0201 recommended.</p></entry></row><row><entry><p>Rc resistor value</p></entry><entry><p>2.2 Ω ± 10%</p><p>- Form factor: 0201 recommended.</p><p /><p>When the Extended Power Range Power Delivery (EPR) is implemented:</p><p>i.	If EPR is @ 28 V, then Rc should be 2.7 Ω ± 5%.</p><p>ii.	If EPR is @ 36 V, then Rc should be 3.24 Ω ± 5%.</p><p>iii.	If EPR is @ 48 V, then Rc should be 4.02 Ω ± 5%.</p></entry></row><row><entry><p>TX bleed resistor placeholder</p></entry><entry><p>Recommend having a placeholder for an 0201 Rb resistor between the AC cap and Type-C connector on the SSTX pairs.</p></entry></row><row><entry><p>Retimer</p></entry><entry><p>June Bridge 80</p></entry></row><row><entry><p>Total insertion loss budget from retimer pins to Type-C connector pads</p></entry><entry><p>5.8 dB @ 13 GHz on PCB. Inclusive of HVM variation.  Not inclusive of connector.</p></entry></row><row><entry><p>Supported interfaces</p></entry><entry><p>Thunderbolt 5.0, Thunderbolt 4.0, USB4 V2 Gen4, USB4.0 Gen3, USB3.2 Gen2x2 and DP2.1 (UHBR20).</p></entry></row><row><entry><p>Fiberweave</p></entry><entry><p>Must adhere to fiberweave related best routing practices (#406926).</p></entry></row></tbody></tgroup></table><table id="TABLE_89E398F7-0A21-437B-AFB5-CCB4C1CC7E50_2"><title>Max Number of vias</title><tgroup cols="4"><thead><row><entry>Signal Group</entry><entry>Max Number of Vias Allowed</entry><entry>Via Placement</entry><entry>Notes</entry></row></thead><tbody><row><entry><p>Rx, Tx</p></entry><entry><p>2</p></entry><entry><p>Pre-Channel</p></entry><entry><p>Maximum Via Stub Length is 250um</p></entry></row><row><entry><p>Rx, Tx</p></entry><entry><p>2</p></entry><entry><p>Post-Channel</p></entry><entry><p>No Via Stub Allowed</p></entry></row></tbody></tgroup></table></section><section id="SECTION_9EA60F1C-AEAA-496E-897E-EF5483C90851"><title>Rx,Tx, Pre-Channel</title><table id="TABLE_9EA60F1C-AEAA-496E-897E-EF5483C90851_1"><title>TCP TBT5 Retimer with Internal Cable Topology Rx,Tx, Pre-Channel Routing Guidelines</title><tgroup cols="4"><thead><row><entry>Segment</entry><entry>Tline Type</entry><entry>Max Length Segment (mm)</entry><entry>Max Length Segment Note</entry></row></thead><tbody><row><entry><p>BO</p></entry><entry><p>MS, DSL, SL</p></entry><entry><p>2</p></entry><entry><p /></entry></row><row><entry><p>M1+M2</p></entry><entry><p>MS, DSL, SL</p></entry><entry><p>110</p></entry><entry><p>DSL may cause via stub to be longer than the maximum required 250um. Via stub mitigation routing technique may be employed.</p></entry></row><row><entry><p>M3</p></entry><entry><p>MS, DSL, SL</p></entry><entry><p>20</p></entry><entry><p>DSL may cause via stub to be longer than the maximum required 250um. Via stub mitigation routing technique may be employed.</p></entry></row><row><entry><p>Cable</p></entry><entry><p>Cable</p></entry><entry><p>101.6</p></entry><entry><p>Assumes an FPC cable assembly with approximately 6.4 dB insertion loss at the Nyquist frequency. Refer to the diagram for preliminary FPC connector requirements.</p></entry></row></tbody></tgroup></table><p>Max Length Total (mm): 110</p><p>Max Length Total Note: BO+M1+M2+M3=110mm. Max length not including cable.</p></section><section id="SECTION_5B0E8B77-1E9B-4F6B-82CB-509203B3B49F"><title>Rx,Tx, Post-Channel</title><table id="TABLE_5B0E8B77-1E9B-4F6B-82CB-509203B3B49F_1"><title>TCP TBT5 Retimer with Internal Cable Topology Rx,Tx, Post-Channel Routing Guidelines</title><tgroup cols="3"><thead><row><entry>Segment</entry><entry>Tline Type</entry><entry>Max Length Segment (mm)</entry></row></thead><tbody><row><entry><p>M4+M5+M6</p></entry><entry><p>MS, SL</p></entry><entry><p>30</p></entry></row></tbody></tgroup></table><p>Max Length Total (mm): 30</p></section></body></topic>