# 8x1 Multiplexer Verification Using SystemVerilog

This repository demonstrates the **design and verification of an 8x1 multiplexer (MUX) using SystemVerilog**. It includes RTL design, testbench, and simulation examples for learning and practicing digital design verification concepts.

## Features

- **RTL Design:** SystemVerilog module for an 8x1 multiplexer.
- **Testbench:** UVM-lite style or simple SystemVerilog testbench for functional verification.
- **Randomized Stimulus:** Demonstrates random input generation for thorough testing.
- **Assertions:** Check correct functionality of the MUX.
- **Simulation Ready:** Compatible with simulators like ModelSim, QuestaSim, or VCS.
