// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.2
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _arithm_pro_HH_
#define _arithm_pro_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "operator_1.h"
#include "SobelFilter_dadd_DeQ.h"
#include "SobelFilter_dmul_Ee0.h"
#include "SobelFilter_sitodFfa.h"

namespace ap_rtl {

struct arithm_pro : public sc_module {
    // Port declarations 33
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_in< sc_lv<8> > src1_data_stream_0_V_dout;
    sc_in< sc_logic > src1_data_stream_0_V_empty_n;
    sc_out< sc_logic > src1_data_stream_0_V_read;
    sc_in< sc_lv<8> > src1_data_stream_1_V_dout;
    sc_in< sc_logic > src1_data_stream_1_V_empty_n;
    sc_out< sc_logic > src1_data_stream_1_V_read;
    sc_in< sc_lv<8> > src1_data_stream_2_V_dout;
    sc_in< sc_logic > src1_data_stream_2_V_empty_n;
    sc_out< sc_logic > src1_data_stream_2_V_read;
    sc_in< sc_lv<8> > src2_data_stream_0_V_dout;
    sc_in< sc_logic > src2_data_stream_0_V_empty_n;
    sc_out< sc_logic > src2_data_stream_0_V_read;
    sc_in< sc_lv<8> > src2_data_stream_1_V_dout;
    sc_in< sc_logic > src2_data_stream_1_V_empty_n;
    sc_out< sc_logic > src2_data_stream_1_V_read;
    sc_in< sc_lv<8> > src2_data_stream_2_V_dout;
    sc_in< sc_logic > src2_data_stream_2_V_empty_n;
    sc_out< sc_logic > src2_data_stream_2_V_read;
    sc_out< sc_lv<8> > dst_data_stream_0_V_din;
    sc_in< sc_logic > dst_data_stream_0_V_full_n;
    sc_out< sc_logic > dst_data_stream_0_V_write;
    sc_out< sc_lv<8> > dst_data_stream_1_V_din;
    sc_in< sc_logic > dst_data_stream_1_V_full_n;
    sc_out< sc_logic > dst_data_stream_1_V_write;
    sc_out< sc_lv<8> > dst_data_stream_2_V_din;
    sc_in< sc_logic > dst_data_stream_2_V_full_n;
    sc_out< sc_logic > dst_data_stream_2_V_write;
    sc_signal< sc_lv<64> > ap_var_for_const0;
    sc_signal< sc_lv<64> > ap_var_for_const1;


    // Module declarations
    arithm_pro(sc_module_name name);
    SC_HAS_PROCESS(arithm_pro);

    ~arithm_pro();

    sc_trace_file* mVcdFile;

    operator_1* grp_operator_1_fu_263;
    operator_1* grp_operator_1_fu_268;
    operator_1* grp_operator_1_fu_273;
    SobelFilter_dadd_DeQ<1,6,64,64,64>* SobelFilter_dadd_DeQ_U139;
    SobelFilter_dadd_DeQ<1,6,64,64,64>* SobelFilter_dadd_DeQ_U140;
    SobelFilter_dadd_DeQ<1,6,64,64,64>* SobelFilter_dadd_DeQ_U141;
    SobelFilter_dadd_DeQ<1,6,64,64,64>* SobelFilter_dadd_DeQ_U142;
    SobelFilter_dadd_DeQ<1,6,64,64,64>* SobelFilter_dadd_DeQ_U143;
    SobelFilter_dadd_DeQ<1,6,64,64,64>* SobelFilter_dadd_DeQ_U144;
    SobelFilter_dmul_Ee0<1,6,64,64,64>* SobelFilter_dmul_Ee0_U145;
    SobelFilter_dmul_Ee0<1,6,64,64,64>* SobelFilter_dmul_Ee0_U146;
    SobelFilter_dmul_Ee0<1,6,64,64,64>* SobelFilter_dmul_Ee0_U147;
    SobelFilter_dmul_Ee0<1,6,64,64,64>* SobelFilter_dmul_Ee0_U148;
    SobelFilter_dmul_Ee0<1,6,64,64,64>* SobelFilter_dmul_Ee0_U149;
    SobelFilter_dmul_Ee0<1,6,64,64,64>* SobelFilter_dmul_Ee0_U150;
    SobelFilter_sitodFfa<1,6,32,64>* SobelFilter_sitodFfa_U151;
    SobelFilter_sitodFfa<1,6,32,64>* SobelFilter_sitodFfa_U152;
    SobelFilter_sitodFfa<1,6,32,64>* SobelFilter_sitodFfa_U153;
    SobelFilter_sitodFfa<1,6,32,64>* SobelFilter_sitodFfa_U154;
    SobelFilter_sitodFfa<1,6,32,64>* SobelFilter_sitodFfa_U155;
    SobelFilter_sitodFfa<1,6,32,64>* SobelFilter_sitodFfa_U156;
    sc_signal< sc_lv<4> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_logic > src1_data_stream_0_V_blk_n;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage0;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter1;
    sc_signal< bool > ap_block_pp0_stage0;
    sc_signal< sc_lv<1> > exitcond_reg_410;
    sc_signal< sc_logic > src1_data_stream_1_V_blk_n;
    sc_signal< sc_logic > src1_data_stream_2_V_blk_n;
    sc_signal< sc_logic > src2_data_stream_0_V_blk_n;
    sc_signal< sc_logic > src2_data_stream_1_V_blk_n;
    sc_signal< sc_logic > src2_data_stream_2_V_blk_n;
    sc_signal< sc_logic > dst_data_stream_0_V_blk_n;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter30;
    sc_signal< sc_lv<1> > exitcond_reg_410_pp0_iter29_reg;
    sc_signal< sc_logic > dst_data_stream_1_V_blk_n;
    sc_signal< sc_logic > dst_data_stream_2_V_blk_n;
    sc_signal< sc_lv<11> > t_V_1_reg_252;
    sc_signal< sc_lv<1> > exitcond4_fu_353_p2;
    sc_signal< sc_logic > ap_CS_fsm_state2;
    sc_signal< sc_lv<11> > i_V_fu_359_p2;
    sc_signal< sc_lv<11> > i_V_reg_405;
    sc_signal< sc_lv<1> > exitcond_fu_365_p2;
    sc_signal< bool > ap_block_state3_pp0_stage0_iter0;
    sc_signal< bool > ap_block_state4_pp0_stage0_iter1;
    sc_signal< bool > ap_block_state5_pp0_stage0_iter2;
    sc_signal< bool > ap_block_state6_pp0_stage0_iter3;
    sc_signal< bool > ap_block_state7_pp0_stage0_iter4;
    sc_signal< bool > ap_block_state8_pp0_stage0_iter5;
    sc_signal< bool > ap_block_state9_pp0_stage0_iter6;
    sc_signal< bool > ap_block_state10_pp0_stage0_iter7;
    sc_signal< bool > ap_block_state11_pp0_stage0_iter8;
    sc_signal< bool > ap_block_state12_pp0_stage0_iter9;
    sc_signal< bool > ap_block_state13_pp0_stage0_iter10;
    sc_signal< bool > ap_block_state14_pp0_stage0_iter11;
    sc_signal< bool > ap_block_state15_pp0_stage0_iter12;
    sc_signal< bool > ap_block_state16_pp0_stage0_iter13;
    sc_signal< bool > ap_block_state17_pp0_stage0_iter14;
    sc_signal< bool > ap_block_state18_pp0_stage0_iter15;
    sc_signal< bool > ap_block_state19_pp0_stage0_iter16;
    sc_signal< bool > ap_block_state20_pp0_stage0_iter17;
    sc_signal< bool > ap_block_state21_pp0_stage0_iter18;
    sc_signal< bool > ap_block_state22_pp0_stage0_iter19;
    sc_signal< bool > ap_block_state23_pp0_stage0_iter20;
    sc_signal< bool > ap_block_state24_pp0_stage0_iter21;
    sc_signal< bool > ap_block_state25_pp0_stage0_iter22;
    sc_signal< bool > ap_block_state26_pp0_stage0_iter23;
    sc_signal< bool > ap_block_state27_pp0_stage0_iter24;
    sc_signal< bool > ap_block_state28_pp0_stage0_iter25;
    sc_signal< bool > ap_block_state29_pp0_stage0_iter26;
    sc_signal< bool > ap_block_state30_pp0_stage0_iter27;
    sc_signal< bool > ap_block_state31_pp0_stage0_iter28;
    sc_signal< bool > ap_block_state32_pp0_stage0_iter29;
    sc_signal< bool > ap_block_state33_pp0_stage0_iter30;
    sc_signal< bool > ap_block_pp0_stage0_11001;
    sc_signal< sc_lv<1> > exitcond_reg_410_pp0_iter1_reg;
    sc_signal< sc_lv<1> > exitcond_reg_410_pp0_iter2_reg;
    sc_signal< sc_lv<1> > exitcond_reg_410_pp0_iter3_reg;
    sc_signal< sc_lv<1> > exitcond_reg_410_pp0_iter4_reg;
    sc_signal< sc_lv<1> > exitcond_reg_410_pp0_iter5_reg;
    sc_signal< sc_lv<1> > exitcond_reg_410_pp0_iter6_reg;
    sc_signal< sc_lv<1> > exitcond_reg_410_pp0_iter7_reg;
    sc_signal< sc_lv<1> > exitcond_reg_410_pp0_iter8_reg;
    sc_signal< sc_lv<1> > exitcond_reg_410_pp0_iter9_reg;
    sc_signal< sc_lv<1> > exitcond_reg_410_pp0_iter10_reg;
    sc_signal< sc_lv<1> > exitcond_reg_410_pp0_iter11_reg;
    sc_signal< sc_lv<1> > exitcond_reg_410_pp0_iter12_reg;
    sc_signal< sc_lv<1> > exitcond_reg_410_pp0_iter13_reg;
    sc_signal< sc_lv<1> > exitcond_reg_410_pp0_iter14_reg;
    sc_signal< sc_lv<1> > exitcond_reg_410_pp0_iter15_reg;
    sc_signal< sc_lv<1> > exitcond_reg_410_pp0_iter16_reg;
    sc_signal< sc_lv<1> > exitcond_reg_410_pp0_iter17_reg;
    sc_signal< sc_lv<1> > exitcond_reg_410_pp0_iter18_reg;
    sc_signal< sc_lv<1> > exitcond_reg_410_pp0_iter19_reg;
    sc_signal< sc_lv<1> > exitcond_reg_410_pp0_iter20_reg;
    sc_signal< sc_lv<1> > exitcond_reg_410_pp0_iter21_reg;
    sc_signal< sc_lv<1> > exitcond_reg_410_pp0_iter22_reg;
    sc_signal< sc_lv<1> > exitcond_reg_410_pp0_iter23_reg;
    sc_signal< sc_lv<1> > exitcond_reg_410_pp0_iter24_reg;
    sc_signal< sc_lv<1> > exitcond_reg_410_pp0_iter25_reg;
    sc_signal< sc_lv<1> > exitcond_reg_410_pp0_iter26_reg;
    sc_signal< sc_lv<1> > exitcond_reg_410_pp0_iter27_reg;
    sc_signal< sc_lv<1> > exitcond_reg_410_pp0_iter28_reg;
    sc_signal< sc_lv<11> > j_V_fu_371_p2;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter0;
    sc_signal< sc_lv<8> > tmp_46_reg_419;
    sc_signal< sc_lv<8> > tmp_47_reg_424;
    sc_signal< sc_lv<8> > tmp_48_reg_429;
    sc_signal< sc_lv<8> > tmp_49_reg_434;
    sc_signal< sc_lv<8> > tmp_50_reg_439;
    sc_signal< sc_lv<8> > tmp_51_reg_444;
    sc_signal< sc_lv<64> > grp_fu_335_p1;
    sc_signal< sc_lv<64> > tmp_27_reg_479;
    sc_signal< sc_lv<64> > grp_fu_338_p1;
    sc_signal< sc_lv<64> > tmp_29_reg_484;
    sc_signal< sc_lv<64> > grp_fu_341_p1;
    sc_signal< sc_lv<64> > tmp_297_1_reg_489;
    sc_signal< sc_lv<64> > grp_fu_344_p1;
    sc_signal< sc_lv<64> > tmp_299_1_reg_494;
    sc_signal< sc_lv<64> > grp_fu_347_p1;
    sc_signal< sc_lv<64> > tmp_297_2_reg_499;
    sc_signal< sc_lv<64> > grp_fu_350_p1;
    sc_signal< sc_lv<64> > tmp_299_2_reg_504;
    sc_signal< sc_lv<64> > grp_fu_305_p2;
    sc_signal< sc_lv<64> > t1_reg_509;
    sc_signal< sc_lv<64> > grp_fu_310_p2;
    sc_signal< sc_lv<64> > t2_reg_514;
    sc_signal< sc_lv<64> > grp_fu_315_p2;
    sc_signal< sc_lv<64> > t1_1_reg_519;
    sc_signal< sc_lv<64> > grp_fu_320_p2;
    sc_signal< sc_lv<64> > t2_1_reg_524;
    sc_signal< sc_lv<64> > grp_fu_325_p2;
    sc_signal< sc_lv<64> > t1_2_reg_529;
    sc_signal< sc_lv<64> > grp_fu_330_p2;
    sc_signal< sc_lv<64> > t2_2_reg_534;
    sc_signal< sc_lv<64> > grp_fu_278_p2;
    sc_signal< sc_lv<64> > tmp_30_reg_539;
    sc_signal< sc_lv<64> > grp_fu_282_p2;
    sc_signal< sc_lv<64> > tmp_300_1_reg_544;
    sc_signal< sc_lv<64> > grp_fu_286_p2;
    sc_signal< sc_lv<64> > tmp_300_2_reg_549;
    sc_signal< sc_lv<64> > grp_fu_290_p2;
    sc_signal< sc_lv<64> > v_assign_reg_554;
    sc_signal< sc_lv<64> > grp_fu_295_p2;
    sc_signal< sc_lv<64> > v_assign_1_reg_559;
    sc_signal< sc_lv<64> > grp_fu_300_p2;
    sc_signal< sc_lv<64> > v_assign_2_reg_564;
    sc_signal< sc_lv<8> > grp_operator_1_fu_263_ap_return;
    sc_signal< sc_lv<8> > d_val_0_reg_569;
    sc_signal< sc_lv<8> > grp_operator_1_fu_268_ap_return;
    sc_signal< sc_lv<8> > d_val_1_reg_574;
    sc_signal< sc_lv<8> > grp_operator_1_fu_273_ap_return;
    sc_signal< sc_lv<8> > tmp_10_reg_579;
    sc_signal< bool > ap_block_pp0_stage0_subdone;
    sc_signal< sc_logic > ap_condition_pp0_exit_iter0_state3;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter2;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter3;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter4;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter5;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter6;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter7;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter8;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter9;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter10;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter11;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter12;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter13;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter14;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter15;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter16;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter17;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter18;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter19;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter20;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter21;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter22;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter23;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter24;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter25;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter26;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter27;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter28;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter29;
    sc_signal< sc_logic > grp_operator_1_fu_263_ap_ce;
    sc_signal< sc_logic > grp_operator_1_fu_268_ap_ce;
    sc_signal< sc_logic > grp_operator_1_fu_273_ap_ce;
    sc_signal< sc_lv<11> > t_V_reg_241;
    sc_signal< sc_logic > ap_CS_fsm_state34;
    sc_signal< bool > ap_block_pp0_stage0_01001;
    sc_signal< sc_lv<32> > grp_fu_335_p0;
    sc_signal< sc_lv<32> > grp_fu_338_p0;
    sc_signal< sc_lv<32> > grp_fu_341_p0;
    sc_signal< sc_lv<32> > grp_fu_344_p0;
    sc_signal< sc_lv<32> > grp_fu_347_p0;
    sc_signal< sc_lv<32> > grp_fu_350_p0;
    sc_signal< sc_logic > grp_fu_278_ce;
    sc_signal< sc_logic > grp_fu_282_ce;
    sc_signal< sc_logic > grp_fu_286_ce;
    sc_signal< sc_logic > grp_fu_290_ce;
    sc_signal< sc_logic > grp_fu_295_ce;
    sc_signal< sc_logic > grp_fu_300_ce;
    sc_signal< sc_logic > grp_fu_305_ce;
    sc_signal< sc_logic > grp_fu_310_ce;
    sc_signal< sc_logic > grp_fu_315_ce;
    sc_signal< sc_logic > grp_fu_320_ce;
    sc_signal< sc_logic > grp_fu_325_ce;
    sc_signal< sc_logic > grp_fu_330_ce;
    sc_signal< sc_logic > grp_fu_335_ce;
    sc_signal< sc_logic > grp_fu_338_ce;
    sc_signal< sc_logic > grp_fu_341_ce;
    sc_signal< sc_logic > grp_fu_344_ce;
    sc_signal< sc_logic > grp_fu_347_ce;
    sc_signal< sc_logic > grp_fu_350_ce;
    sc_signal< sc_lv<4> > ap_NS_fsm;
    sc_signal< sc_logic > ap_idle_pp0;
    sc_signal< sc_logic > ap_enable_pp0;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<4> ap_ST_fsm_state1;
    static const sc_lv<4> ap_ST_fsm_state2;
    static const sc_lv<4> ap_ST_fsm_pp0_stage0;
    static const sc_lv<4> ap_ST_fsm_state34;
    static const bool ap_const_boolean_1;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_lv<32> ap_const_lv32_2;
    static const bool ap_const_boolean_0;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<11> ap_const_lv11_0;
    static const sc_lv<32> ap_const_lv32_3;
    static const sc_lv<64> ap_const_lv64_0;
    static const sc_lv<64> ap_const_lv64_3FE0000000000000;
    static const sc_lv<11> ap_const_lv11_438;
    static const sc_lv<11> ap_const_lv11_1;
    static const sc_lv<11> ap_const_lv11_780;
    // Thread declarations
    void thread_ap_var_for_const0();
    void thread_ap_var_for_const1();
    void thread_ap_clk_no_reset_();
    void thread_ap_CS_fsm_pp0_stage0();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state2();
    void thread_ap_CS_fsm_state34();
    void thread_ap_block_pp0_stage0();
    void thread_ap_block_pp0_stage0_01001();
    void thread_ap_block_pp0_stage0_11001();
    void thread_ap_block_pp0_stage0_subdone();
    void thread_ap_block_state10_pp0_stage0_iter7();
    void thread_ap_block_state11_pp0_stage0_iter8();
    void thread_ap_block_state12_pp0_stage0_iter9();
    void thread_ap_block_state13_pp0_stage0_iter10();
    void thread_ap_block_state14_pp0_stage0_iter11();
    void thread_ap_block_state15_pp0_stage0_iter12();
    void thread_ap_block_state16_pp0_stage0_iter13();
    void thread_ap_block_state17_pp0_stage0_iter14();
    void thread_ap_block_state18_pp0_stage0_iter15();
    void thread_ap_block_state19_pp0_stage0_iter16();
    void thread_ap_block_state20_pp0_stage0_iter17();
    void thread_ap_block_state21_pp0_stage0_iter18();
    void thread_ap_block_state22_pp0_stage0_iter19();
    void thread_ap_block_state23_pp0_stage0_iter20();
    void thread_ap_block_state24_pp0_stage0_iter21();
    void thread_ap_block_state25_pp0_stage0_iter22();
    void thread_ap_block_state26_pp0_stage0_iter23();
    void thread_ap_block_state27_pp0_stage0_iter24();
    void thread_ap_block_state28_pp0_stage0_iter25();
    void thread_ap_block_state29_pp0_stage0_iter26();
    void thread_ap_block_state30_pp0_stage0_iter27();
    void thread_ap_block_state31_pp0_stage0_iter28();
    void thread_ap_block_state32_pp0_stage0_iter29();
    void thread_ap_block_state33_pp0_stage0_iter30();
    void thread_ap_block_state3_pp0_stage0_iter0();
    void thread_ap_block_state4_pp0_stage0_iter1();
    void thread_ap_block_state5_pp0_stage0_iter2();
    void thread_ap_block_state6_pp0_stage0_iter3();
    void thread_ap_block_state7_pp0_stage0_iter4();
    void thread_ap_block_state8_pp0_stage0_iter5();
    void thread_ap_block_state9_pp0_stage0_iter6();
    void thread_ap_condition_pp0_exit_iter0_state3();
    void thread_ap_done();
    void thread_ap_enable_pp0();
    void thread_ap_idle();
    void thread_ap_idle_pp0();
    void thread_ap_ready();
    void thread_dst_data_stream_0_V_blk_n();
    void thread_dst_data_stream_0_V_din();
    void thread_dst_data_stream_0_V_write();
    void thread_dst_data_stream_1_V_blk_n();
    void thread_dst_data_stream_1_V_din();
    void thread_dst_data_stream_1_V_write();
    void thread_dst_data_stream_2_V_blk_n();
    void thread_dst_data_stream_2_V_din();
    void thread_dst_data_stream_2_V_write();
    void thread_exitcond4_fu_353_p2();
    void thread_exitcond_fu_365_p2();
    void thread_grp_fu_278_ce();
    void thread_grp_fu_282_ce();
    void thread_grp_fu_286_ce();
    void thread_grp_fu_290_ce();
    void thread_grp_fu_295_ce();
    void thread_grp_fu_300_ce();
    void thread_grp_fu_305_ce();
    void thread_grp_fu_310_ce();
    void thread_grp_fu_315_ce();
    void thread_grp_fu_320_ce();
    void thread_grp_fu_325_ce();
    void thread_grp_fu_330_ce();
    void thread_grp_fu_335_ce();
    void thread_grp_fu_335_p0();
    void thread_grp_fu_338_ce();
    void thread_grp_fu_338_p0();
    void thread_grp_fu_341_ce();
    void thread_grp_fu_341_p0();
    void thread_grp_fu_344_ce();
    void thread_grp_fu_344_p0();
    void thread_grp_fu_347_ce();
    void thread_grp_fu_347_p0();
    void thread_grp_fu_350_ce();
    void thread_grp_fu_350_p0();
    void thread_grp_operator_1_fu_263_ap_ce();
    void thread_grp_operator_1_fu_268_ap_ce();
    void thread_grp_operator_1_fu_273_ap_ce();
    void thread_i_V_fu_359_p2();
    void thread_j_V_fu_371_p2();
    void thread_src1_data_stream_0_V_blk_n();
    void thread_src1_data_stream_0_V_read();
    void thread_src1_data_stream_1_V_blk_n();
    void thread_src1_data_stream_1_V_read();
    void thread_src1_data_stream_2_V_blk_n();
    void thread_src1_data_stream_2_V_read();
    void thread_src2_data_stream_0_V_blk_n();
    void thread_src2_data_stream_0_V_read();
    void thread_src2_data_stream_1_V_blk_n();
    void thread_src2_data_stream_1_V_read();
    void thread_src2_data_stream_2_V_blk_n();
    void thread_src2_data_stream_2_V_read();
    void thread_ap_NS_fsm();
};

}

using namespace ap_rtl;

#endif
