ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\cc6czdZs.s 			page 1


   1              		.syntax unified
   2              		.cpu cortex-m4
   3              		.eabi_attribute 27, 1
   4              		.fpu fpv4-sp-d16
   5              		.eabi_attribute 20, 1
   6              		.eabi_attribute 21, 1
   7              		.eabi_attribute 23, 3
   8              		.eabi_attribute 24, 1
   9              		.eabi_attribute 25, 1
  10              		.eabi_attribute 26, 1
  11              		.eabi_attribute 30, 1
  12              		.eabi_attribute 34, 1
  13              		.eabi_attribute 18, 4
  14              		.thumb
  15              		.syntax unified
  16              		.file	"main_cm4.c"
  17              		.text
  18              	.Ltext0:
  19              		.cfi_sections	.debug_frame
  20              		.section	.text.Task_principal,"ax",%progbits
  21              		.align	2
  22              		.global	Task_principal
  23              		.thumb
  24              		.thumb_func
  25              		.type	Task_principal, %function
  26              	Task_principal:
  27              	.LFB660:
  28              		.file 1 "main_cm4.c"
   1:main_cm4.c    **** /******************************************************************************
   2:main_cm4.c    **** * File Name: main_cm4.c
   3:main_cm4.c    **** 
   4:main_cm4.c    **** ********************************************************************************/
   5:main_cm4.c    **** 
   6:main_cm4.c    **** #include "project.h"
   7:main_cm4.c    **** #include "GUI.h"
   8:main_cm4.c    **** #include "pervasive_eink_hardware_driver.h"
   9:main_cm4.c    **** #include "cy_eink_library.h"
  10:main_cm4.c    **** #include "LCDConf.h"
  11:main_cm4.c    **** #include <stdlib.h>
  12:main_cm4.c    **** #include <math.h>
  13:main_cm4.c    **** #include "FreeRTOS.h"
  14:main_cm4.c    **** #include "max30102.h"
  15:main_cm4.c    **** #include "semphr.h"
  16:main_cm4.c    **** #include "max30102.h"
  17:main_cm4.c    **** #include "bmi160.h"
  18:main_cm4.c    **** #include "bmi160_defs.h"
  19:main_cm4.c    **** #include "communication.h"
  20:main_cm4.c    **** #include "interface.h"
  21:main_cm4.c    **** #include "string.h"
  22:main_cm4.c    **** #include "task.h"
  23:main_cm4.c    **** #include <stdio.h>
  24:main_cm4.c    **** 
  25:main_cm4.c    **** 
  26:main_cm4.c    **** volatile uint8_t data = 0; //Variable temporaire de lecture/éc
  27:main_cm4.c    **** 
  28:main_cm4.c    **** 
  29:main_cm4.c    **** //Flags contextuels - Interface
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\cc6czdZs.s 			page 2


  30:main_cm4.c    **** volatile int FLAG_RED = 1;
  31:main_cm4.c    **** volatile int FLAG_option = 1;
  32:main_cm4.c    **** volatile int FLAG_menu = 0;
  33:main_cm4.c    **** volatile int FLAG_modif = 0;
  34:main_cm4.c    **** 
  35:main_cm4.c    **** 
  36:main_cm4.c    **** //Tâche principale
  37:main_cm4.c    **** void Task_principal(void)
  38:main_cm4.c    **** {
  29              		.loc 1 38 0
  30              		.cfi_startproc
  31              		@ args = 0, pretend = 0, frame = 0
  32              		@ frame_needed = 0, uses_anonymous_args = 0
  33 0000 38B5     		push	{r3, r4, r5, lr}
  34              		.cfi_def_cfa_offset 16
  35              		.cfi_offset 3, -16
  36              		.cfi_offset 4, -12
  37              		.cfi_offset 5, -8
  38              		.cfi_offset 14, -4
  39:main_cm4.c    ****     
  40:main_cm4.c    ****     Start_Oxymeter();
  39              		.loc 1 40 0
  40 0002 FFF7FEFF 		bl	Start_Oxymeter
  41              	.LVL0:
  41:main_cm4.c    ****     drawWaiting();
  42              		.loc 1 41 0
  43 0006 FFF7FEFF 		bl	drawWaiting
  44              	.LVL1:
  45              	.L13:
  42:main_cm4.c    ****     
  43:main_cm4.c    ****     for(;;)
  44:main_cm4.c    **** 	{  
  45:main_cm4.c    ****         if(!FLAG_menu)
  46              		.loc 1 45 0
  47 000a 444B     		ldr	r3, .L15
  48 000c 1B68     		ldr	r3, [r3]
  49 000e 002B     		cmp	r3, #0
  50 0010 3AD1     		bne	.L2
  46:main_cm4.c    ****         {
  47:main_cm4.c    ****            //On entre dans cette boucle s'il y une modification à faire au courant
  48:main_cm4.c    ****            if(FLAG_modif)
  51              		.loc 1 48 0
  52 0012 424B     		ldr	r3, .L15
  53 0014 5B68     		ldr	r3, [r3, #4]
  54 0016 63B1     		cbz	r3, .L3
  49:main_cm4.c    ****            {
  50:main_cm4.c    ****                 drawWaiting();
  55              		.loc 1 50 0
  56 0018 FFF7FEFF 		bl	drawWaiting
  57              	.LVL2:
  51:main_cm4.c    ****                 set_LED_current(Current_LED1,Current_LED2); 
  58              		.loc 1 51 0
  59 001c 404B     		ldr	r3, .L15+4
  60 001e 1868     		ldr	r0, [r3]
  61 0020 404B     		ldr	r3, .L15+8
  62 0022 1968     		ldr	r1, [r3]
  63 0024 C9B2     		uxtb	r1, r1
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\cc6czdZs.s 			page 3


  64 0026 C0B2     		uxtb	r0, r0
  65 0028 FFF7FEFF 		bl	set_LED_current
  66              	.LVL3:
  52:main_cm4.c    ****                 FLAG_modif = 0;
  67              		.loc 1 52 0
  68 002c 0022     		movs	r2, #0
  69 002e 3B4B     		ldr	r3, .L15
  70 0030 5A60     		str	r2, [r3, #4]
  71              	.L3:
  53:main_cm4.c    ****            }
  54:main_cm4.c    ****             
  55:main_cm4.c    ****           
  56:main_cm4.c    ****            //1-Échantillonnage (Mathieu)
  57:main_cm4.c    ****            MAX_ReadFIFO(&IR_data, &RED_data); //Lecture du FIFO --> 1000 samples@200sps = 5 secs
  72              		.loc 1 57 0
  73 0032 3D49     		ldr	r1, .L15+12
  74 0034 3D48     		ldr	r0, .L15+16
  75 0036 FFF7FEFF 		bl	MAX_ReadFIFO
  76              	.LVL4:
  77              	.LBB39:
  78              	.LBB40:
  79              		.file 2 "Generated_Source\\PSoC6\\pdl\\drivers/peripheral/gpio/cy_gpio.h"
   1:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /***************************************************************************//**
   2:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \file cy_gpio.h
   3:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \version 1.20
   4:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
   5:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Provides an API declaration of the GPIO driver
   6:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
   7:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ********************************************************************************
   8:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \copyright
   9:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Copyright 2016-2018, Cypress Semiconductor Corporation. All rights reserved.
  10:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * You may use this file only in accordance with the license, terms, conditions,
  11:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * disclaimers, and limitations in the end user license agreement accompanying
  12:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * the software package with which this file was provided.
  13:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *******************************************************************************/
  14:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
  15:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /**
  16:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \addtogroup group_gpio
  17:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \{
  18:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * The GPIO driver provides an API to configure and access device Input/Output pins.
  19:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
  20:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * The functions and other declarations used in this driver are in cy_gpio.h. 
  21:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * You can include cy_pdl.h (ModusToolbox only) to get access to all functions 
  22:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * and declarations in the PDL.
  23:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
  24:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * IO pins include all general purpose types such as GPIO, SIO, HSIO, AUXIO, and
  25:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * their variants.
  26:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
  27:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Initialization can be performed either at the port level or by configuring the
  28:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * individual pins. For efficient use of code space, port
  29:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * configuration should be used in the field. Refer to the product device header files 
  30:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * for the list of supported ports and pins.
  31:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * 
  32:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * - Single pin configuration is performed by using \ref Cy_GPIO_Pin_FastInit 
  33:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *   (provide specific values) or \ref Cy_GPIO_Pin_Init (provide a filled
  34:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *   cy_stc_gpio_pin_config_t structure).
  35:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * - An entire port can be configured using \ref Cy_GPIO_Port_Init. Provide a filled 
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\cc6czdZs.s 			page 4


  36:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *   cy_stc_gpio_prt_config_t structure. The values in the structure are 
  37:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *   bitfields representing the desired value for each pin in the port.
  38:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * - Pin configuration and management is based on the port address and pin number.
  39:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *   \ref Cy_GPIO_PortToAddr function can optionally be used to calculate the port
  40:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *   address from the port number at run-time.
  41:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
  42:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Once the pin/port initialization is complete, each pin can be accessed by 
  43:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * specifying the port (GPIO_PRT_Type) and the pin (0-7) in the provided API 
  44:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * functions.
  45:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
  46:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \section group_gpio_configuration Configuration Considerations
  47:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
  48:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * 1. Pin multiplexing is controlled through the High-Speed IO Matrix (HSIOM) selection.
  49:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *    This allows the pin to connect to signal sources/sinks throughout the device,
  50:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *    as defined by the pin HSIOM selection options (en_hsiom_sel_t).
  51:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * 2. All pins are initialized to High-Z drive mode with HSIOM connected to CPU (SW
  52:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *    control digital pin only) at Power-On-Reset(POR).
  53:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * 3. Some API functions perform read-modify-write operations on shared port
  54:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *    registers. These functions are not thread safe and care must be taken when
  55:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *    called by the application.
  56:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * 4. Digital input buffer provides a high-impedance buffer for the external 
  57:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *    digital input. The input buffer is connected to the HSIOM for routing to 
  58:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *    the CPU port registers and selected peripheral. Enabling the input 
  59:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *    buffer provides possibility to read the pin state via the CPU.
  60:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *    If pin is connected to an analog signal, the input buffer should be 
  61:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *    disabled to avoid crowbar currents. For more information refer to device 
  62:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *    TRM and the device datasheet.
  63:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
  64:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Multiple pins on a port can be updated using direct port register writes with an
  65:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * appropriate port mask. An example is shown below, highlighting the different ways of 
  66:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * configuring Port 1 pins using:
  67:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * 
  68:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * - Port output data register
  69:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * - Port output data set register
  70:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * - Port output data clear register
  71:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
  72:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \snippet gpio/gpio_v1_10_sut_01.cydsn/main_cm4.c Cy_GPIO_Snippet
  73:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
  74:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \section group_gpio_more_information More Information
  75:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
  76:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Refer to the technical reference manual (TRM) and the device datasheet.
  77:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
  78:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \section group_gpio_MISRA MISRA-C Compliance
  79:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * The GPIO driver has the following specific deviations:
  80:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
  81:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * <table class="doxtable">
  82:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *   <tr>
  83:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *     <th>MISRA Rule</th>
  84:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *     <th>Rule Class (Required/Advisory)</th>
  85:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *     <th>Rule Description</th>
  86:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *     <th>Description of Deviation(s)</th>
  87:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *   </tr>
  88:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *   <tr>
  89:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *     <td>11.4</td>
  90:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *     <td>A</td>
  91:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *     <td>A cast should not be performed between a pointer to object type and
  92:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *         a different pointer to object type.</td>
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\cc6czdZs.s 			page 5


  93:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *     <td> This code is safe because the elements of both GPIO_PRT_V1_Type and GPIO_PRT_V2_Type 
  94:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *          types have identical alignment.</td>
  95:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *   </tr>
  96:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *   <tr>
  97:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *     <td>16.7</td>
  98:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *     <td>A</td>
  99:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *     <td>A pointer parameter in a function prototype should be declared as pointer 
 100:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *         to const if the pointer is not used to modify the addressed object.</td>
 101:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *     <td>The objects pointed to by the base addresses of the GPIO port are not always modified.
 102:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *         While a const qualifier can be used in select scenarios, it brings little benefit
 103:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *         in adding this to the affected functions. </td>
 104:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *   </tr>
 105:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * </table>
 106:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 107:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \section group_gpio_changelog Changelog
 108:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * <table class="doxtable">
 109:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *   <tr><th>Version</th><th>Changes</th><th>Reason for Change</th></tr>
 110:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *   <tr>
 111:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *     <td rowspan="3">1.20</td>
 112:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *     <td>Flattened the organization of the driver source code into the single source directory and
 113:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *     <td>Driver library directory-structure simplification.</td>
 114:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *   </tr>
 115:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *   <tr>
 116:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *     <td>Added the functions for configuring the AMux bus splitter switch cells:
 117:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *     - \ref Cy_GPIO_SetAmuxSplit
 118:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *     - \ref Cy_GPIO_GetAmuxSplit
 119:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *     </td>
 120:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *     <td>Added a new functionality related to AMux bus.</td>
 121:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *   </tr>
 122:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *   <tr>
 123:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *     <td>Added register access layer. Use register access macros instead
 124:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *         of direct register access using dereferenced pointers.</td>
 125:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *     <td>Makes register access device-independent, so that the PDL does 
 126:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *         not need to be recompiled for each supported part number.</td>
 127:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *   </tr>
 128:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *   <tr>
 129:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *     <td>1.10.1</td>
 130:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *     <td>Updated description for the functions: \ref Cy_GPIO_GetInterruptStatus, 
 131:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *         \ref Cy_GPIO_GetInterruptMask, \ref Cy_GPIO_GetInterruptStatusMasked.
 132:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 133:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *         Minor documentation edits.
 134:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *     </td>
 135:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *     <td>Documentation update and clarification</td>
 136:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *   </tr>
 137:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *   <tr>
 138:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *     <td>1.10</td>
 139:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *     <td>Added input parameter validation to the API functions</td>
 140:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *     <td></td>
 141:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *   </tr>
 142:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *   <tr>
 143:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *     <td>1.0</td>
 144:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *     <td>Initial version</td>
 145:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *     <td></td>
 146:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *   </tr>
 147:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * </table>
 148:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 149:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \defgroup group_gpio_macros Macros
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\cc6czdZs.s 			page 6


 150:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \defgroup group_gpio_functions Functions
 151:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \{
 152:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *   \defgroup group_gpio_functions_init       Initialization Functions
 153:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *   \defgroup group_gpio_functions_gpio       GPIO Functions
 154:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *   \defgroup group_gpio_functions_sio        SIO Functions
 155:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *   \defgroup group_gpio_functions_interrupt  Port Interrupt Functions
 156:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \}
 157:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \defgroup group_gpio_data_structures Data Structures
 158:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \defgroup group_gpio_enums Enumerated Types
 159:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** */
 160:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 161:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #if !defined(CY_GPIO_H)
 162:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_H
 163:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 164:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #include <stddef.h>
 165:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #include "cy_device.h"
 166:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #include "cy_device_headers.h"
 167:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #include "cy_syslib.h"
 168:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 169:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #if defined(__cplusplus)
 170:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** extern "C" {
 171:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #endif
 172:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 173:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /** \addtogroup group_gpio_macros
 174:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \{
 175:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** */
 176:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 177:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /** Driver major version */
 178:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_DRV_VERSION_MAJOR       1
 179:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 180:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /** Driver minor version */
 181:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_DRV_VERSION_MINOR       20
 182:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 183:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /** GPIO driver ID */
 184:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_ID CY_PDL_DRV_ID(0x16U)
 185:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 186:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /** \} group_gpio_macros */
 187:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 188:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 189:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /***************************************
 190:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *       Enumerations
 191:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ***************************************/
 192:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /**
 193:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \addtogroup group_gpio_enums
 194:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \{
 195:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** */
 196:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 197:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /** GPIO Driver error codes */
 198:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** typedef enum 
 199:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
 200:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_GPIO_SUCCESS   = 0x00U,                                    /**< Returned successful */
 201:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_GPIO_BAD_PARAM = CY_GPIO_ID | CY_PDL_STATUS_ERROR | 0x01U, /**< Bad parameter was passed */
 202:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** } cy_en_gpio_status_t;
 203:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 204:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /** AMux switch open/close config */
 205:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** typedef enum
 206:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\cc6czdZs.s 			page 7


 207:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_GPIO_AMUX_OPENALL,   /**< Open ground switch. Open right switch. Open left switch */
 208:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_GPIO_AMUX_L,         /**< Open ground switch. Open right switch. Close left switch */
 209:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_GPIO_AMUX_R,         /**< Open ground switch. Close right switch. Open left switch */
 210:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_GPIO_AMUX_LR,        /**< Open ground switch. Close right switch. Close left switch */
 211:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_GPIO_AMUX_G,         /**< Close ground switch. Open right switch. Open left switch */
 212:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_GPIO_AMUX_GL,        /**< Close ground switch. Open right switch. Close left switch */
 213:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_GPIO_AMUX_GR,        /**< Close ground switch. Close right switch. Open left switch */
 214:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_GPIO_AMUX_GLR,       /**< Close ground switch. Close right switch. Close left switch */
 215:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** }cy_en_gpio_amuxconnect_t;
 216:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 217:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /**
 218:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * AMux Bus selection
 219:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** */
 220:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** typedef enum
 221:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
 222:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_GPIO_AMUXBUSA,       /**< AMuxBus A */
 223:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_GPIO_AMUXBUSB        /**< AMuxBus B */
 224:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** }cy_en_gpio_amuxselect_t;
 225:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 226:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /** \} group_gpio_enums */
 227:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 228:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 229:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /***************************************
 230:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *       Configuration Structures
 231:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ***************************************/
 232:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 233:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /**
 234:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \addtogroup group_gpio_data_structures
 235:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \{
 236:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** */
 237:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 238:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /** This structure is used to initialize a port of GPIO pins */
 239:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** typedef struct 
 240:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
 241:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t out;           /**< Initial output data for the IO pins in the port */
 242:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t intrMask;      /**< Interrupt enable mask for the port interrupt */
 243:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t intrCfg;       /**< Port pin interrupt edge detection configuration */
 244:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t cfg;           /**< Port pin drive modes and input buffer enable configuration */
 245:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t cfgIn;         /**< Port pin input buffer configuration */
 246:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t cfgOut;        /**< Port pin output buffer configuration */
 247:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t cfgSIO;        /**< Port SIO pins configuration */
 248:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t sel0Active;    /**< HSIOM selection for port pins 0,1,2,3 */
 249:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t sel1Active;    /**< HSIOM selection for port pins 4,5,6,7 */
 250:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** } cy_stc_gpio_prt_config_t;
 251:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 252:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /** This structure is used to initialize a single GPIO pin */
 253:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** typedef struct
 254:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
 255:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t outVal;         /**< Pin output state */
 256:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t driveMode;      /**< Drive mode */
 257:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     en_hsiom_sel_t hsiom;    /**< HSIOM selection */
 258:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t intEdge;        /**< Interrupt Edge type */
 259:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t intMask;        /**< Interrupt enable mask */
 260:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t vtrip;          /**< Input buffer voltage trip type */
 261:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t slewRate;       /**< Output buffer slew rate */
 262:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t driveSel;       /**< Drive strength */
 263:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t vregEn;         /**< SIO pair output buffer mode */
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\cc6czdZs.s 			page 8


 264:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t ibufMode;       /**< SIO pair input buffer mode */
 265:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t vtripSel;       /**< SIO pair input buffer trip point */
 266:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t vrefSel;        /**< SIO pair reference voltage for input buffer trip point */
 267:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t vohSel;         /**< SIO pair regulated voltage output level */
 268:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** } cy_stc_gpio_pin_config_t;
 269:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 270:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /** \} group_gpio_data_structures */
 271:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 272:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /***************************************
 273:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *        Constants
 274:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ***************************************/
 275:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 276:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /** \cond INTERNAL */
 277:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 278:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /* General Constants */
 279:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_PRT_HALF                       (4UL)      /**< Half-way point of a GPIO port */
 280:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_PRT_DEINIT                     (0UL)      /**< De-init value for port registers */
 281:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 282:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /* GPIO Masks */
 283:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_HSIOM_MASK                     (0x1FUL)   /**< HSIOM selection mask */
 284:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_OUT_MASK                       (0x01UL)   /**< Single pin mask for OUT register */
 285:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_IN_MASK                        (0x01UL)   /**< Single pin mask for IN register */
 286:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_CFG_DM_MASK                    (0x0FUL)   /**< Single pin mask for drive mode in CF
 287:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_CFG_IN_VTRIP_SEL_MASK          (0x01UL)   /**< Single pin mask for VTRIP selection 
 288:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_CFG_OUT_SLOW_MASK              (0x01UL)   /**< Single pin mask for slew rate in CFG
 289:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_CFG_OUT_DRIVE_SEL_MASK         (0x03UL)   /**< Single pin mask for drive strength i
 290:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_INTR_STATUS_MASK               (0x01UL)   /**< Single pin mask for interrupt status
 291:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_INTR_EN_MASK                   (0x01UL)   /**< Single pin mask for interrupt status
 292:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_INTR_MASKED_MASK               (0x01UL)   /**< Single pin mask for masked interrupt
 293:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_INTR_SET_MASK                  (0x01UL)   /**< Single pin mask for setting the inte
 294:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_INTR_EDGE_MASK                 (0x03UL)   /**< Single pin mask for interrupt edge t
 295:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_INTR_FLT_EDGE_MASK             (0x07UL)   /**< Single pin mask for setting filtered
 296:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 297:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /* SIO Masks */
 298:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_VREG_EN_MASK                   (0x01UL)   /**< Single SIO pin mask for voltage regu
 299:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_IBUF_MASK                      (0x01UL)   /**< Single SIO pin mask for input buffer
 300:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_IBUF_SHIFT                     (0x01UL)   /**< Single SIO pin shift for input buffe
 301:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_VTRIP_SEL_MASK                 (0x01UL)   /**< Single SIO pin mask for the input bu
 302:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_VTRIP_SEL_SHIFT                (0x02UL)   /**< Single SIO pin shift for the input b
 303:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_VREF_SEL_MASK                  (0x03UL)   /**< Single SIO pin mask for voltage refe
 304:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_VREF_SEL_SHIFT                 (0x03UL)   /**< Single SIO pin shift for voltage ref
 305:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_VOH_SEL_MASK                   (0x07UL)   /**< Single SIO pin mask for VOH */
 306:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_VOH_SEL_SHIFT                  (0x05UL)   /**< Single SIO pin shift for VOH */
 307:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 308:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /* Special mask for SIO pin pair setting */
 309:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_SIO_ODD_PIN_MASK               (0x00FEUL) /**< SIO pin pair selection mask */
 310:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_SIO_PIN_MASK                   (0x00FFUL) /**< SIO pin pair mask */
 311:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 312:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /* Offsets */
 313:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_HSIOM_OFFSET                   (3UL)      /**< Offset for HSIOM */
 314:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_DRIVE_MODE_OFFSET              (2UL)      /**< Offset for Drive mode */
 315:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_INBUF_OFFSET                   (3UL)      /**< Offset for input buffer */
 316:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_CFG_OUT_DRIVE_OFFSET           (16UL)     /**< Offset for drive strength */
 317:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_INTR_CFG_OFFSET                (1UL)      /**< Offset for interrupt config */
 318:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_INTR_FILT_OFFSET               (18UL)     /**< Offset for filtered interrupt config
 319:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_CFG_SIO_OFFSET                 (2UL)      /**< Offset for SIO config */
 320:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\cc6czdZs.s 			page 9


 321:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /* Parameter validation constants */
 322:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_PINS_MAX                       (8UL)      /**< Number of pins in the port */
 323:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_PRT_PINS_MASK                  (0x0000000FFUL)
 324:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_PRT_INTR_CFG_EDGE_SEL_MASK     (GPIO_PRT_INTR_CFG_EDGE0_SEL_Msk | \
 325:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                 GPIO_PRT_INTR_CFG_EDGE1_SEL_Msk | \
 326:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                 GPIO_PRT_INTR_CFG_EDGE2_SEL_Msk | \
 327:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                 GPIO_PRT_INTR_CFG_EDGE3_SEL_Msk | \
 328:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                 GPIO_PRT_INTR_CFG_EDGE4_SEL_Msk | \
 329:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                 GPIO_PRT_INTR_CFG_EDGE5_SEL_Msk | \
 330:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                 GPIO_PRT_INTR_CFG_EDGE6_SEL_Msk | \
 331:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                 GPIO_PRT_INTR_CFG_EDGE7_SEL_Msk)
 332:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_PRT_INTR_CFG_RANGE_MASK        (CY_GPIO_PRT_INTR_CFG_EDGE_SEL_MASK | \
 333:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                 GPIO_PRT_INTR_CFG_FLT_EDGE_SEL_Msk | \
 334:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                 GPIO_PRT_INTR_CFG_FLT_SEL_Msk)
 335:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_PRT_INT_MASK_MASK              (0x0000001FFUL)
 336:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_PRT_SEL_ACTIVE_MASK            (0x1FFFFFFFUL)
 337:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 338:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define GPIO_MAX_SPLIT_CELL_SEGMENTS           (9U)
 339:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 340:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /* Parameter validation macros */
 341:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_IS_PIN_VALID(pinNum)           (CY_GPIO_PINS_MAX > (pinNum))
 342:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_IS_FILTER_PIN_VALID(pinNum)    (CY_GPIO_PINS_MAX >= (pinNum))
 343:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_IS_VALUE_VALID(outVal)         (1UL >= (outVal))
 344:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_IS_DM_VALID(driveMode)         (0U == ((driveMode) & (uint32_t)~CY_GPIO_CFG_DM_MASK
 345:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 346:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_IS_HSIOM_VALID(hsiom)          (0U == ((hsiom) & (uint32_t)~CY_GPIO_HSIOM_MASK))
 347:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 348:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_IS_INT_EDGE_VALID(intEdge)     ((CY_GPIO_INTR_DISABLE  == (intEdge)) || \
 349:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                 (CY_GPIO_INTR_RISING   == (intEdge)) || \
 350:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                 (CY_GPIO_INTR_FALLING  == (intEdge)) || \
 351:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                 (CY_GPIO_INTR_BOTH     == (intEdge)))
 352:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 353:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_IS_DRIVE_SEL_VALID(driveSel)   ((CY_GPIO_DRIVE_FULL    == (driveSel)) || \
 354:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                 (CY_GPIO_DRIVE_1_2     == (driveSel)) || \
 355:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                 (CY_GPIO_DRIVE_1_4     == (driveSel)) || \
 356:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                 (CY_GPIO_DRIVE_1_8     == (driveSel)))
 357:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 358:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_IS_VREF_SEL_VALID(vrefSel)     ((CY_SIO_VREF_PINREF    == (vrefSel)) || \
 359:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                 (CY_SIO_VREF_1_2V      == (vrefSel)) || \
 360:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                 (CY_SIO_VREF_AMUX_A    == (vrefSel)) || \
 361:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                 (CY_SIO_VREF_AMUX_B    == (vrefSel)))
 362:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 363:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_IS_VOH_SEL_VALID(vrefSel)      ((CY_SIO_VOH_1_00       == (vrefSel)) || \
 364:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                 (CY_SIO_VOH_1_25       == (vrefSel)) || \
 365:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                 (CY_SIO_VOH_1_49       == (vrefSel)) || \
 366:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                 (CY_SIO_VOH_1_67       == (vrefSel)) || \
 367:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                 (CY_SIO_VOH_2_08       == (vrefSel)) || \
 368:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                 (CY_SIO_VOH_2_50       == (vrefSel)) || \
 369:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                 (CY_SIO_VOH_2_78       == (vrefSel)) || \
 370:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                 (CY_SIO_VOH_4_16       == (vrefSel)))
 371:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                    
 372:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_IS_PIN_BIT_VALID(pinBit)       (0U == ((pinBit) & (uint32_t)~CY_GPIO_PRT_PINS_MASK)
 373:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_IS_INTR_CFG_VALID(intrCfg)     (0U == ((intrCfg) & (uint32_t)~CY_GPIO_PRT_INTR_CFG_
 374:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_IS_INTR_MASK_VALID(intrMask)   (0U == ((intrMask) & (uint32_t)~CY_GPIO_PRT_INT_MASK
 375:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_IS_SEL_ACT_VALID(selActive)    (0U == ((selActive) & (uint32_t)~CY_GPIO_PRT_SEL_ACT
 376:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 377:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_IS_AMUX_SPLIT_VALID(switchCtrl)       (((uint32_t) (switchCtrl)) < GPIO_MAX_SPLIT_C
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\cc6czdZs.s 			page 10


 378:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 379:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_IS_AMUX_CONNECT_VALID(amuxConnect)    ((CY_GPIO_AMUX_OPENALL == (amuxConnect)) || \
 380:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                        (CY_GPIO_AMUX_L       == (amuxConnect)) || \
 381:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                        (CY_GPIO_AMUX_R       == (amuxConnect)) || \
 382:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                        (CY_GPIO_AMUX_LR      == (amuxConnect)) || \
 383:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                        (CY_GPIO_AMUX_G       == (amuxConnect)) || \
 384:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                        (CY_GPIO_AMUX_GL      == (amuxConnect)) || \
 385:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                        (CY_GPIO_AMUX_GR      == (amuxConnect)) || \
 386:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                        (CY_GPIO_AMUX_GLR     == (amuxConnect)))
 387:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 388:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_IS_AMUX_SELECT_VALID(amuxBus)       ((CY_GPIO_AMUXBUSA       == (amuxBus)) || \
 389:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                      (CY_GPIO_AMUXBUSB       == (amuxBus)))
 390:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /** \endcond */
 391:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 392:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 393:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /***************************************
 394:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *        Function Constants
 395:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ***************************************/
 396:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 397:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /**
 398:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \addtogroup group_gpio_macros
 399:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \{
 400:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** */
 401:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 402:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /**
 403:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \defgroup group_gpio_driveModes Pin drive mode
 404:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \{
 405:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Constants to be used for setting the drive mode of the pin.
 406:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** */
 407:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_DM_ANALOG                      (0x00UL) /**< Analog High-Z. Input buffer off */
 408:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_DM_PULLUP_IN_OFF               (0x02UL) /**< Resistive Pull-Up. Input buffer off */
 409:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_DM_PULLDOWN_IN_OFF             (0x03UL) /**< Resistive Pull-Down. Input buffer off 
 410:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_DM_OD_DRIVESLOW_IN_OFF         (0x04UL) /**< Open Drain, Drives Low. Input buffer o
 411:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_DM_OD_DRIVESHIGH_IN_OFF        (0x05UL) /**< Open Drain, Drives High. Input buffer 
 412:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_DM_STRONG_IN_OFF               (0x06UL) /**< Strong Drive. Input buffer off */
 413:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_DM_PULLUP_DOWN_IN_OFF          (0x07UL) /**< Resistive Pull-Up/Down. Input buffer o
 414:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_DM_HIGHZ                       (0x08UL) /**< Digital High-Z. Input buffer on */
 415:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_DM_PULLUP                      (0x0AUL) /**< Resistive Pull-Up. Input buffer on */
 416:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_DM_PULLDOWN                    (0x0BUL) /**< Resistive Pull-Down. Input buffer on *
 417:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_DM_OD_DRIVESLOW                (0x0CUL) /**< Open Drain, Drives Low. Input buffer o
 418:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_DM_OD_DRIVESHIGH               (0x0DUL) /**< Open Drain, Drives High. Input buffer 
 419:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_DM_STRONG                      (0x0EUL) /**< Strong Drive. Input buffer on */
 420:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_DM_PULLUP_DOWN                 (0x0FUL) /**< Resistive Pull-Up/Down. Input buffer o
 421:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /** \} */
 422:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 423:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /**
 424:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \defgroup group_gpio_vtrip Voltage trip mode
 425:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \{
 426:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Constants to be used for setting the voltage trip type on the pin.
 427:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** */
 428:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_VTRIP_CMOS                     (0x00UL) /**< Input buffer compatible with CMOS and 
 429:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_VTRIP_TTL                      (0x01UL) /**< Input buffer compatible with TTL and M
 430:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /** \} */
 431:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 432:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /**
 433:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \defgroup group_gpio_slewRate Slew Rate Mode
 434:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \{
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\cc6czdZs.s 			page 11


 435:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Constants to be used for setting the slew rate of the pin.
 436:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** */
 437:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_SLEW_FAST                      (0x00UL) /**< Fast slew rate */
 438:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_SLEW_SLOW                      (0x01UL) /**< Slow slew rate */
 439:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /** \} */
 440:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 441:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /**
 442:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \defgroup group_gpio_driveStrength Pin drive strength
 443:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \{
 444:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Constants to be used for setting the drive strength of the pin.
 445:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** */
 446:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_DRIVE_FULL                     (0x00UL) /**< Full drive strength: Max drive current
 447:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_DRIVE_1_2                      (0x01UL) /**< 1/2 drive strength: 1/2 drive current 
 448:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_DRIVE_1_4                      (0x02UL) /**< 1/4 drive strength: 1/4 drive current 
 449:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_DRIVE_1_8                      (0x03UL) /**< 1/8 drive strength: 1/8 drive current 
 450:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /** \} */
 451:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 452:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /**
 453:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \defgroup group_gpio_interruptTrigger Interrupt trigger type
 454:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \{
 455:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Constants to be used for setting the interrupt trigger type on the pin.
 456:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** */
 457:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_INTR_DISABLE                   (0x00UL) /**< Disable the pin interrupt generation *
 458:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_INTR_RISING                    (0x01UL) /**< Rising-Edge interrupt */
 459:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_INTR_FALLING                   (0x02UL) /**< Falling-Edge interrupt */
 460:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_INTR_BOTH                      (0x03UL) /**< Both-Edge interrupt */
 461:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /** \} */
 462:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 463:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /**
 464:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \defgroup group_gpio_sioVreg SIO output buffer mode
 465:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \{
 466:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Constants to be used for setting the SIO output buffer mode on the pin.
 467:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** */
 468:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_SIO_VREG_UNREGULATED                (0x00UL) /**< Unregulated output buffer */
 469:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_SIO_VREG_REGULATED                  (0x01UL) /**< Regulated output buffer */
 470:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /** \} */
 471:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 472:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /**
 473:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \defgroup group_gpio_sioIbuf SIO input buffer mode
 474:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \{
 475:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Constants to be used for setting the SIO input buffer mode on the pin.
 476:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** */
 477:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_SIO_IBUF_SINGLEENDED                (0x00UL) /**< Single ended input buffer */
 478:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_SIO_IBUF_DIFFERENTIAL               (0x01UL) /**< Differential input buffer */
 479:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /** \} */
 480:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 481:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /**
 482:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \defgroup group_gpio_sioVtrip SIO input buffer trip-point
 483:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \{
 484:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Constants to be used for setting the SIO input buffer trip-point of the pin.
 485:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** */
 486:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_SIO_VTRIP_CMOS                      (0x00UL) /**< CMOS input buffer (single-ended) */
 487:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_SIO_VTRIP_TTL                       (0x01UL) /**< TTL input buffer (single-ended) */
 488:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_SIO_VTRIP_0_5VDDIO_0_5VOH           (0x00UL) /**< 0.5xVddio or 0.5xVoh (differential) */
 489:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_SIO_VTRIP_0_4VDDIO_1_0VREF          (0x01UL) /**< 0.4xVddio or 0.4xVoh (differential) */
 490:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /** \} */
 491:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\cc6czdZs.s 			page 12


 492:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /**
 493:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \defgroup group_gpio_sioVref SIO reference voltage for input buffer trip-point
 494:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \{
 495:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Constants to be used for setting the reference voltage of SIO input buffer trip-point.
 496:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** */
 497:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_SIO_VREF_PINREF                     (0x00UL) /**< Vref from analog pin */
 498:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_SIO_VREF_1_2V                       (0x01UL) /**< Vref from internal 1.2V reference */
 499:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_SIO_VREF_AMUX_A                     (0x02UL) /**< Vref from AMUXBUS_A */
 500:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_SIO_VREF_AMUX_B                     (0x03UL) /**< Vref from AMUXBUS_B */
 501:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /** \} */
 502:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 503:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /**
 504:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \defgroup group_gpio_sioVoh Regulated output voltage level (Voh) and input buffer trip-point of a
 505:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \{
 506:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Constants to be used for setting the Voh and input buffer trip-point of an SIO pair
 507:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** */
 508:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_SIO_VOH_1_00                        (0x00UL) /**< Voh = 1 x Reference */
 509:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_SIO_VOH_1_25                        (0x01UL) /**< Voh = 1.25 x Reference */
 510:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_SIO_VOH_1_49                        (0x02UL) /**< Voh = 1.49 x Reference */
 511:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_SIO_VOH_1_67                        (0x03UL) /**< Voh = 1.67 x Reference */
 512:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_SIO_VOH_2_08                        (0x04UL) /**< Voh = 2.08 x Reference */
 513:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_SIO_VOH_2_50                        (0x05UL) /**< Voh = 2.50 x Reference */
 514:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_SIO_VOH_2_78                        (0x06UL) /**< Voh = 2.78 x Reference */
 515:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_SIO_VOH_4_16                        (0x07UL) /**< Voh = 4.16 x Reference */
 516:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /** \} */
 517:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 518:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /** \} group_gpio_macros */
 519:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 520:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /***************************************
 521:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *        Function Prototypes
 522:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ***************************************/
 523:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 524:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /**
 525:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \addtogroup group_gpio_functions
 526:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \{
 527:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** */
 528:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 529:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /**
 530:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \addtogroup group_gpio_functions_init
 531:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \{
 532:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** */
 533:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 534:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** cy_en_gpio_status_t Cy_GPIO_Pin_Init(GPIO_PRT_Type* base, uint32_t pinNum, const cy_stc_gpio_pin_co
 535:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** cy_en_gpio_status_t Cy_GPIO_Port_Init(GPIO_PRT_Type* base, const cy_stc_gpio_prt_config_t *config);
 536:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** void Cy_GPIO_Pin_FastInit(GPIO_PRT_Type* base, uint32_t pinNum, uint32_t driveMode, uint32_t outVal
 537:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** void Cy_GPIO_Port_Deinit(GPIO_PRT_Type* base);
 538:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_SetHSIOM(GPIO_PRT_Type* base, uint32_t pinNum, en_hsiom_sel_t value);
 539:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE en_hsiom_sel_t Cy_GPIO_GetHSIOM(GPIO_PRT_Type* base, uint32_t pinNum);
 540:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE GPIO_PRT_Type* Cy_GPIO_PortToAddr(uint32_t portNum);
 541:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 542:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /** \} group_gpio_functions_init */
 543:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 544:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /**
 545:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \addtogroup group_gpio_functions_gpio
 546:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \{
 547:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** */
 548:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\cc6czdZs.s 			page 13


 549:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** void Cy_GPIO_SetAmuxSplit(cy_en_amux_split_t switchCtrl, cy_en_gpio_amuxconnect_t amuxConnect, cy_e
 550:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** cy_en_gpio_amuxconnect_t Cy_GPIO_GetAmuxSplit(cy_en_amux_split_t switchCtrl, cy_en_gpio_amuxselect_
 551:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 552:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_Read(GPIO_PRT_Type* base, uint32_t pinNum);
 553:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_Write(GPIO_PRT_Type* base, uint32_t pinNum, uint32_t value);
 554:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_ReadOut(GPIO_PRT_Type* base, uint32_t pinNum);
 555:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_Set(GPIO_PRT_Type* base, uint32_t pinNum);
 556:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_Clr(GPIO_PRT_Type* base, uint32_t pinNum);
 557:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_Inv(GPIO_PRT_Type* base, uint32_t pinNum);
 558:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_SetDrivemode(GPIO_PRT_Type* base, uint32_t pinNum, uint32_t value);
 559:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_GetDrivemode(GPIO_PRT_Type* base, uint32_t pinNum);
 560:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_SetVtrip(GPIO_PRT_Type* base, uint32_t pinNum, uint32_t value);
 561:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_GetVtrip(GPIO_PRT_Type* base, uint32_t pinNum);
 562:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_SetSlewRate(GPIO_PRT_Type* base, uint32_t pinNum, uint32_t value);
 563:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_GetSlewRate(GPIO_PRT_Type* base, uint32_t pinNum);
 564:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_SetDriveSel(GPIO_PRT_Type* base, uint32_t pinNum, uint32_t value);
 565:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_GetDriveSel(GPIO_PRT_Type* base, uint32_t pinNum);
 566:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 567:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /** \} group_gpio_functions_gpio */
 568:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 569:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /**
 570:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \addtogroup group_gpio_functions_sio
 571:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \{
 572:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** */
 573:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 574:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_SetVregEn(GPIO_PRT_Type* base, uint32_t pinNum, uint32_t value);
 575:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_GetVregEn(GPIO_PRT_Type* base, uint32_t pinNum);
 576:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_SetIbufMode(GPIO_PRT_Type* base, uint32_t pinNum, uint32_t value);
 577:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_GetIbufMode(GPIO_PRT_Type* base, uint32_t pinNum);
 578:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_SetVtripSel(GPIO_PRT_Type* base, uint32_t pinNum, uint32_t value);
 579:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_GetVtripSel(GPIO_PRT_Type* base, uint32_t pinNum);
 580:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_SetVrefSel(GPIO_PRT_Type* base, uint32_t pinNum, uint32_t value);
 581:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_GetVrefSel(GPIO_PRT_Type* base, uint32_t pinNum);
 582:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_SetVohSel(GPIO_PRT_Type* base, uint32_t pinNum, uint32_t value);
 583:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_GetVohSel(GPIO_PRT_Type* base, uint32_t pinNum);
 584:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 585:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /** \} group_gpio_functions_sio */
 586:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 587:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /**
 588:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \addtogroup group_gpio_functions_interrupt
 589:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \{
 590:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** */
 591:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 592:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_GetInterruptStatus(GPIO_PRT_Type* base, uint32_t pinNum);
 593:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_ClearInterrupt(GPIO_PRT_Type* base, uint32_t pinNum);
 594:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_SetInterruptMask(GPIO_PRT_Type* base, uint32_t pinNum, uint32_t value)
 595:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_GetInterruptMask(GPIO_PRT_Type* base, uint32_t pinNum);
 596:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_GetInterruptStatusMasked(GPIO_PRT_Type* base, uint32_t pinNum);
 597:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_SetSwInterrupt(GPIO_PRT_Type* base, uint32_t pinNum);
 598:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_SetInterruptEdge(GPIO_PRT_Type* base, uint32_t pinNum, uint32_t value)
 599:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_GetInterruptEdge(GPIO_PRT_Type* base, uint32_t pinNum);
 600:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_SetFilter(GPIO_PRT_Type* base, uint32_t value);
 601:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_GetFilter(GPIO_PRT_Type* base);
 602:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 603:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_GetInterruptCause0(void);
 604:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_GetInterruptCause1(void);
 605:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_GetInterruptCause2(void);
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\cc6czdZs.s 			page 14


 606:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_GetInterruptCause3(void);
 607:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 608:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /** \} group_gpio_functions_interrupt */
 609:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 610:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 611:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /**
 612:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \addtogroup group_gpio_functions_init
 613:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \{
 614:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** */
 615:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 616:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /*******************************************************************************
 617:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Function Name: Cy_GPIO_SetHSIOM
 618:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ****************************************************************************//**
 619:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 620:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Configures the HSIOM connection to the pin.
 621:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 622:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Connects the specified High-Speed Input Output Multiplexer (HSIOM) selection
 623:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * to the pin.
 624:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 625:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param base
 626:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pointer to the pin's port register base address
 627:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 628:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param pinNum
 629:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Position of the pin bit-field within the port register
 630:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 631:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param value
 632:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * HSIOM input selection
 633:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 634:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \note 
 635:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * This function modifies a port register in a read-modify-write operation. It is
 636:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * not thread safe as the resource is shared among multiple pins on a port.
 637:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 638:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \funcusage
 639:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \snippet gpio/gpio_v1_10_sut_01.cydsn/main_cm4.c snippet_Cy_GPIO_SetHSIOM
 640:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 641:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *******************************************************************************/
 642:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_SetHSIOM(GPIO_PRT_Type* base, uint32_t pinNum, en_hsiom_sel_t value)
 643:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
 644:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t portNum;
 645:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t tempReg;
 646:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     HSIOM_PRT_V1_Type* portAddrHSIOM;
 647:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 648:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_PIN_VALID(pinNum));
 649:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_HSIOM_VALID(value));
 650:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 651:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     portNum = ((uint32_t)(base) - CY_GPIO_BASE) / GPIO_PRT_SECTION_SIZE;
 652:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     portAddrHSIOM = (HSIOM_PRT_V1_Type*)(CY_HSIOM_BASE + (HSIOM_PRT_SECTION_SIZE * portNum));
 653:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 654:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     if(pinNum < CY_GPIO_PRT_HALF)
 655:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     {
 656:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****         tempReg = HSIOM_PRT_PORT_SEL0(portAddrHSIOM) & ~(CY_GPIO_HSIOM_MASK << (pinNum << CY_GPIO_H
 657:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****         HSIOM_PRT_PORT_SEL0(portAddrHSIOM) = tempReg | ((value & CY_GPIO_HSIOM_MASK) << (pinNum << 
 658:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     }
 659:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     else
 660:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     {
 661:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****         pinNum -= CY_GPIO_PRT_HALF;
 662:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****         tempReg = HSIOM_PRT_PORT_SEL1(portAddrHSIOM) & ~(CY_GPIO_HSIOM_MASK << (pinNum << CY_GPIO_H
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\cc6czdZs.s 			page 15


 663:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****         HSIOM_PRT_PORT_SEL1(portAddrHSIOM) = tempReg | ((value & CY_GPIO_HSIOM_MASK) << (pinNum << 
 664:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     }
 665:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** }
 666:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 667:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 668:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /*******************************************************************************
 669:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Function Name: Cy_GPIO_GetHSIOM
 670:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ****************************************************************************//**
 671:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 672:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Returns the current HSIOM multiplexer connection to the pin.
 673:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 674:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param base
 675:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pointer to the pin's port register base address
 676:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 677:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param pinNum
 678:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Position of the pin bit-field within the port register
 679:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 680:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \return
 681:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * HSIOM input selection
 682:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 683:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \funcusage
 684:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \snippet gpio/gpio_v1_10_sut_01.cydsn/main_cm4.c snippet_Cy_GPIO_SetHSIOM
 685:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 686:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *******************************************************************************/
 687:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE en_hsiom_sel_t Cy_GPIO_GetHSIOM(GPIO_PRT_Type* base, uint32_t pinNum)
 688:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
 689:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t returnValue;
 690:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t portNum;
 691:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     HSIOM_PRT_V1_Type* portAddrHSIOM;
 692:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     
 693:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_PIN_VALID(pinNum));
 694:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 695:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     portNum = ((uint32_t)(base) - CY_GPIO_BASE) / GPIO_PRT_SECTION_SIZE;
 696:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     portAddrHSIOM = (HSIOM_PRT_V1_Type*)(CY_HSIOM_BASE + (HSIOM_PRT_SECTION_SIZE * portNum));
 697:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 698:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     if(pinNum < CY_GPIO_PRT_HALF)
 699:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     {
 700:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****         returnValue = (HSIOM_PRT_PORT_SEL0(portAddrHSIOM) >> (pinNum << CY_GPIO_HSIOM_OFFSET)) & CY
 701:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     }
 702:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     else
 703:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     {
 704:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****         pinNum -= CY_GPIO_PRT_HALF;
 705:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****         returnValue = (HSIOM_PRT_PORT_SEL1(portAddrHSIOM) >> (pinNum << CY_GPIO_HSIOM_OFFSET)) & CY
 706:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     }
 707:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 708:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     return (en_hsiom_sel_t)returnValue;
 709:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** }
 710:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 711:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 712:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /*******************************************************************************
 713:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Function Name: Cy_GPIO_PortToAddr
 714:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ****************************************************************************//**
 715:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 716:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Retrieves the port address based on the given port number.
 717:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 718:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * This is a helper function to calculate the port base address when given a port
 719:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * number. It is to be used when pin access needs to be calculated at runtime.
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\cc6czdZs.s 			page 16


 720:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 721:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param portNum
 722:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Port number
 723:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 724:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \return
 725:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Base address of the port register structure
 726:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 727:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \funcusage
 728:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \snippet gpio/gpio_v1_10_sut_01.cydsn/main_cm4.c snippet_Cy_GPIO_PortToAddr
 729:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 730:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *******************************************************************************/
 731:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE GPIO_PRT_Type* Cy_GPIO_PortToAddr(uint32_t portNum)
 732:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
 733:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     GPIO_PRT_Type* portBase;
 734:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     
 735:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     if(portNum < (uint32_t)IOSS_GPIO_GPIO_PORT_NR)
 736:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     {
 737:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****         portBase = (GPIO_PRT_Type *)(CY_GPIO_BASE + (GPIO_PRT_SECTION_SIZE * portNum));
 738:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     }
 739:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     else
 740:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     {
 741:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****         /* Error: Return default base address */
 742:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****         portBase = (GPIO_PRT_Type *)(CY_GPIO_BASE);
 743:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     }
 744:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 745:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     return (portBase);
 746:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** }
 747:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 748:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /** \} group_gpio_functions_init */
 749:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 750:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /**
 751:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \addtogroup group_gpio_functions_gpio
 752:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \{
 753:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** */
 754:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 755:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /*******************************************************************************
 756:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Function Name: Cy_GPIO_Read
 757:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ****************************************************************************//**
 758:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 759:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Reads the current logic level on the input buffer of the pin.
 760:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 761:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param base
 762:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pointer to the pin's port register base address
 763:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 764:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param pinNum
 765:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Position of the pin bit-field within the port register.
 766:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Bit position 8 is the routed pin through the port glitch filter.
 767:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 768:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \return
 769:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Logic level present on the pin
 770:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 771:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \funcusage
 772:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \snippet gpio/gpio_v1_10_sut_01.cydsn/main_cm4.c snippet_Cy_GPIO_Read
 773:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 774:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *******************************************************************************/
 775:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_Read(GPIO_PRT_Type* base, uint32_t pinNum)
 776:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\cc6czdZs.s 			page 17


 777:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_FILTER_PIN_VALID(pinNum));
 778:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     
 779:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     return (GPIO_PRT_IN(base) >> (pinNum)) & CY_GPIO_IN_MASK;
 780:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** }
 781:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 782:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 783:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /*******************************************************************************
 784:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Function Name: Cy_GPIO_Write
 785:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ****************************************************************************//**
 786:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 787:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Write a logic 0 or logic 1 state to the output driver.
 788:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 789:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * This function should be used only for software driven pins. It does not have
 790:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * any effect on peripheral driven pins.
 791:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 792:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param base
 793:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pointer to the pin's port register base address
 794:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 795:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param pinNum
 796:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Position of the pin bit-field within the port register
 797:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 798:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param value
 799:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Logic level to drive out on the pin
 800:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 801:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \funcusage
 802:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \snippet gpio/gpio_v1_10_sut_01.cydsn/main_cm4.c snippet_Cy_GPIO_Write
 803:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 804:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *******************************************************************************/
 805:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_Write(GPIO_PRT_Type* base, uint32_t pinNum, uint32_t value)
 806:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
 807:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_PIN_VALID(pinNum));
 808:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_VALUE_VALID(value));
 809:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 810:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     /* Thread-safe: Directly access the pin registers instead of base->OUT */
 811:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     if(0UL == value)
 812:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     {
 813:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****         GPIO_PRT_OUT_CLR(base) = CY_GPIO_OUT_MASK << pinNum;
 814:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     }
 815:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     else
 816:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     {
 817:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****         GPIO_PRT_OUT_SET(base) = CY_GPIO_OUT_MASK << pinNum;
  80              		.loc 2 817 0
  81 003a 0222     		movs	r2, #2
  82 003c 3C4B     		ldr	r3, .L15+20
  83 003e 9A60     		str	r2, [r3, #8]
  84              	.LVL5:
  85              	.LBE40:
  86              	.LBE39:
  87              	.LBB41:
  88              	.LBB42:
  89 0040 0822     		movs	r2, #8
  90 0042 A3F5B063 		sub	r3, r3, #1408
  91 0046 9A60     		str	r2, [r3, #8]
  92              	.LVL6:
  93              	.LBE42:
  94              	.LBE41:
  58:main_cm4.c    ****             
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\cc6czdZs.s 			page 18


  59:main_cm4.c    ****            //On allume la LED verte et on ferme les deux autres
  60:main_cm4.c    ****            //Cy_GPIO_Write(GreenLED_0_PORT,GreenLED_0_NUM,0);
  61:main_cm4.c    ****            Cy_GPIO_Write(BlueLED_0_PORT,BlueLED_0_NUM,1);
  62:main_cm4.c    ****            Cy_GPIO_Write(RedLED_0_PORT,RedLED_0_NUM,1);
  63:main_cm4.c    ****        
  64:main_cm4.c    ****             /*
  65:main_cm4.c    ****             //Affichage des données dans TERA
  66:main_cm4.c    ****             for (int i=0;i<2000;i++)
  67:main_cm4.c    ****             {
  68:main_cm4.c    ****                 printf("RED : %lu   IR : %lu\r\n",RED_data[i],IR_data[i]);
  69:main_cm4.c    ****                 //printf("%lu \r\n",RED_data[i]);
  70:main_cm4.c    ****                 //printf("%lu \r\n",IR_data[i]);
  71:main_cm4.c    ****             }*/
  72:main_cm4.c    ****             
  73:main_cm4.c    ****             
  74:main_cm4.c    ****             //Remettre la LED verte et fermer la LED rouge éventuellement (prochain cycle)
  75:main_cm4.c    ****             
  76:main_cm4.c    ****             if(!FLAG_menu)
  95              		.loc 1 76 0
  96 0048 344B     		ldr	r3, .L15
  97 004a 1B68     		ldr	r3, [r3]
  98 004c 002B     		cmp	r3, #0
  99 004e 5CD1     		bne	.L4
  77:main_cm4.c    ****             {
  78:main_cm4.c    ****                  //2-Traitement (Ariane)
  79:main_cm4.c    ****                  //3 - Affichage de la courbe (Andréa)
  80:main_cm4.c    ****             
  81:main_cm4.c    ****                 drawAffichageCourbe();
 100              		.loc 1 81 0
 101 0050 FFF7FEFF 		bl	drawAffichageCourbe
 102              	.LVL7:
  82:main_cm4.c    ****             
  83:main_cm4.c    ****                 //Vérification des alertes physiologiques 
  84:main_cm4.c    ****                 if(HR_max_alarm<HR || HR_min_alarm>HR || SPO2_min_alarm > SPO2)
 103              		.loc 1 84 0
 104 0054 374B     		ldr	r3, .L15+24
 105 0056 1A68     		ldr	r2, [r3]
 106 0058 374B     		ldr	r3, .L15+28
 107 005a 1B68     		ldr	r3, [r3]
 108 005c 9A42     		cmp	r2, r3
 109 005e 0BDB     		blt	.L5
 110              		.loc 1 84 0 is_stmt 0 discriminator 1
 111 0060 364B     		ldr	r3, .L15+32
 112 0062 1A68     		ldr	r2, [r3]
 113 0064 344B     		ldr	r3, .L15+28
 114 0066 1B68     		ldr	r3, [r3]
 115 0068 9A42     		cmp	r2, r3
 116 006a 05DC     		bgt	.L5
 117              		.loc 1 84 0 discriminator 2
 118 006c 344B     		ldr	r3, .L15+36
 119 006e 1A68     		ldr	r2, [r3]
 120 0070 344B     		ldr	r3, .L15+40
 121 0072 1B68     		ldr	r3, [r3]
 122 0074 9A42     		cmp	r2, r3
 123 0076 03DD     		ble	.L6
 124              	.L5:
 125              	.LVL8:
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\cc6czdZs.s 			page 19


 126              	.LBB43:
 127              	.LBB44:
 813:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     }
 128              		.loc 2 813 0 is_stmt 1
 129 0078 0822     		movs	r2, #8
 130 007a 334B     		ldr	r3, .L15+44
 131 007c 5A60     		str	r2, [r3, #4]
 132 007e 44E0     		b	.L4
 133              	.LVL9:
 134              	.L6:
 135              	.LBE44:
 136              	.LBE43:
 137              	.LBB45:
 138              	.LBB46:
 139              		.loc 2 817 0
 140 0080 0822     		movs	r2, #8
 141 0082 314B     		ldr	r3, .L15+44
 142 0084 9A60     		str	r2, [r3, #8]
 143 0086 40E0     		b	.L4
 144              	.LVL10:
 145              	.L2:
 146              	.LBE46:
 147              	.LBE45:
 148              	.LBB47:
 149              	.LBB48:
 150 0088 0822     		movs	r2, #8
 151 008a 2F4B     		ldr	r3, .L15+44
 152 008c 9A60     		str	r2, [r3, #8]
 153              	.LVL11:
 154              	.LBE48:
 155              	.LBE47:
 156              	.LBB49:
 157              	.LBB50:
 158 008e 0222     		movs	r2, #2
 159 0090 03F5B063 		add	r3, r3, #1408
 160 0094 9A60     		str	r2, [r3, #8]
 161              	.LVL12:
 162              	.LBE50:
 163              	.LBE49:
  85:main_cm4.c    ****                 {
  86:main_cm4.c    ****                     Cy_GPIO_Write(RedLED_0_PORT,RedLED_0_NUM,0);
  87:main_cm4.c    ****                     //Cy_GPIO_Write(GreenLED_0_PORT,GreenLED_0_NUM,1);
  88:main_cm4.c    ****                 }
  89:main_cm4.c    ****                 else
  90:main_cm4.c    ****                 {
  91:main_cm4.c    ****                     Cy_GPIO_Write(RedLED_0_PORT,RedLED_0_NUM,1);  
  92:main_cm4.c    ****                     //Cy_GPIO_Write(GreenLED_0_PORT,GreenLED_0_NUM,0);
  93:main_cm4.c    ****                 }
  94:main_cm4.c    ****             
  95:main_cm4.c    ****             }
  96:main_cm4.c    ****             
  97:main_cm4.c    ****    
  98:main_cm4.c    ****         }
  99:main_cm4.c    ****         else
 100:main_cm4.c    ****         {
 101:main_cm4.c    ****             //On remet la LED verte dans le menu et on éteint les deux autres
 102:main_cm4.c    ****             Cy_GPIO_Write(RedLED_0_PORT,RedLED_0_NUM,1);
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\cc6czdZs.s 			page 20


 103:main_cm4.c    ****             Cy_GPIO_Write(BlueLED_0_PORT,BlueLED_0_NUM,1);
 104:main_cm4.c    ****             //Cy_GPIO_Write(GreenLED_0_PORT,RedLED_0_NUM,0); 
 105:main_cm4.c    ****             
 106:main_cm4.c    ****             if(FLAG_menu==1)
 164              		.loc 1 106 0
 165 0096 214B     		ldr	r3, .L15
 166 0098 1B68     		ldr	r3, [r3]
 167 009a 012B     		cmp	r3, #1
 168 009c 33D1     		bne	.L7
 169              	.LBB51:
 107:main_cm4.c    ****             {   draw_MenuPrincipal();
 170              		.loc 1 107 0
 171 009e FFF7FEFF 		bl	draw_MenuPrincipal
 172              	.LVL13:
 108:main_cm4.c    ****                 
 109:main_cm4.c    ****                 int button0_pressed =0;
 110:main_cm4.c    ****                 int button1_pressed =0;
 173              		.loc 1 110 0
 174 00a2 0024     		movs	r4, #0
 109:main_cm4.c    ****                 int button1_pressed =0;
 175              		.loc 1 109 0
 176 00a4 2546     		mov	r5, r4
 111:main_cm4.c    ****                 while(button0_pressed == 0 && button1_pressed ==0 && FLAG_menu > 0){
 177              		.loc 1 111 0
 178 00a6 0EE0     		b	.L9
 179              	.LVL14:
 180              	.L11:
 112:main_cm4.c    ****                     
 113:main_cm4.c    ****                     CapSense_ScanAllWidgets();
 181              		.loc 1 113 0
 182 00a8 FFF7FEFF 		bl	CapSense_ScanAllWidgets
 183              	.LVL15:
 114:main_cm4.c    **** 
 115:main_cm4.c    ****                     if(!CapSense_IsBusy())
 184              		.loc 1 115 0
 185 00ac FFF7FEFF 		bl	CapSense_IsBusy
 186              	.LVL16:
 187 00b0 48B9     		cbnz	r0, .L9
 116:main_cm4.c    ****                     {
 117:main_cm4.c    ****                          CapSense_ProcessAllWidgets();
 188              		.loc 1 117 0
 189 00b2 FFF7FEFF 		bl	CapSense_ProcessAllWidgets
 190              	.LVL17:
 118:main_cm4.c    ****                          button0_pressed = CapSense_IsWidgetActive(CapSense_BUTTON0_WDGT_ID);
 191              		.loc 1 118 0
 192 00b6 0220     		movs	r0, #2
 193 00b8 FFF7FEFF 		bl	CapSense_IsWidgetActive
 194              	.LVL18:
 195 00bc 0546     		mov	r5, r0
 196              	.LVL19:
 119:main_cm4.c    ****                          button1_pressed = CapSense_IsWidgetActive(CapSense_BUTTON1_WDGT_ID);
 197              		.loc 1 119 0
 198 00be 0120     		movs	r0, #1
 199              	.LVL20:
 200 00c0 FFF7FEFF 		bl	CapSense_IsWidgetActive
 201              	.LVL21:
 202 00c4 0446     		mov	r4, r0
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\cc6czdZs.s 			page 21


 203              	.LVL22:
 204              	.L9:
 111:main_cm4.c    ****                     
 205              		.loc 1 111 0
 206 00c6 25B9     		cbnz	r5, .L10
 111:main_cm4.c    ****                     
 207              		.loc 1 111 0 is_stmt 0 discriminator 1
 208 00c8 1CB9     		cbnz	r4, .L10
 111:main_cm4.c    ****                     
 209              		.loc 1 111 0 discriminator 2
 210 00ca 144B     		ldr	r3, .L15
 211 00cc 1B68     		ldr	r3, [r3]
 212 00ce 002B     		cmp	r3, #0
 213 00d0 EADC     		bgt	.L11
 214              	.L10:
 120:main_cm4.c    **** 
 121:main_cm4.c    ****                     }  
 122:main_cm4.c    ****                 }
 123:main_cm4.c    ****                 
 124:main_cm4.c    ****                 if(button0_pressed)
 215              		.loc 1 124 0 is_stmt 1
 216 00d2 6DB1     		cbz	r5, .L12
 125:main_cm4.c    ****                 {
 126:main_cm4.c    ****                     if(FLAG_menu >0)
 217              		.loc 1 126 0
 218 00d4 114B     		ldr	r3, .L15
 219 00d6 1B68     		ldr	r3, [r3]
 220 00d8 002B     		cmp	r3, #0
 221 00da 09DD     		ble	.L12
 127:main_cm4.c    ****                     {
 128:main_cm4.c    ****                         FLAG_option += 1;
 222              		.loc 1 128 0
 223 00dc 1B4B     		ldr	r3, .L15+48
 224 00de 1A68     		ldr	r2, [r3]
 225 00e0 0132     		adds	r2, r2, #1
 226 00e2 1A60     		str	r2, [r3]
 129:main_cm4.c    ****                         if(FLAG_option>6)
 227              		.loc 1 129 0
 228 00e4 1B68     		ldr	r3, [r3]
 229 00e6 062B     		cmp	r3, #6
 230 00e8 02DD     		ble	.L12
 130:main_cm4.c    ****                         {
 131:main_cm4.c    ****                             FLAG_option = 1;
 231              		.loc 1 131 0
 232 00ea 0122     		movs	r2, #1
 233 00ec 174B     		ldr	r3, .L15+48
 234 00ee 1A60     		str	r2, [r3]
 235              	.L12:
 132:main_cm4.c    ****                         }
 133:main_cm4.c    ****                     }
 134:main_cm4.c    ****                 }
 135:main_cm4.c    ****                 
 136:main_cm4.c    ****                 if(button1_pressed)
 236              		.loc 1 136 0
 237 00f0 5CB1     		cbz	r4, .L4
 137:main_cm4.c    ****                 {
 138:main_cm4.c    ****                     if(FLAG_menu >0)
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\cc6czdZs.s 			page 22


 238              		.loc 1 138 0
 239 00f2 0A4B     		ldr	r3, .L15
 240 00f4 1B68     		ldr	r3, [r3]
 241 00f6 002B     		cmp	r3, #0
 242 00f8 07DD     		ble	.L4
 139:main_cm4.c    ****                     {
 140:main_cm4.c    ****                         FLAG_menu = FLAG_option+1;
 243              		.loc 1 140 0
 244 00fa 144B     		ldr	r3, .L15+48
 245 00fc 1B68     		ldr	r3, [r3]
 246 00fe 0133     		adds	r3, r3, #1
 247 0100 064A     		ldr	r2, .L15
 248 0102 1360     		str	r3, [r2]
 249 0104 01E0     		b	.L4
 250              	.LVL23:
 251              	.L7:
 252              	.LBE51:
 141:main_cm4.c    ****                      
 142:main_cm4.c    ****                     }
 143:main_cm4.c    ****                 }
 144:main_cm4.c    ****             } 
 145:main_cm4.c    ****             else
 146:main_cm4.c    ****             {
 147:main_cm4.c    ****                 draw_SousMenu();
 253              		.loc 1 147 0
 254 0106 FFF7FEFF 		bl	draw_SousMenu
 255              	.LVL24:
 256              	.L4:
 148:main_cm4.c    ****             }
 149:main_cm4.c    ****             
 150:main_cm4.c    ****         }
 151:main_cm4.c    ****         
 152:main_cm4.c    ****             
 153:main_cm4.c    ****         UpdateDisplay(CY_EINK_FULL_4STAGE, true);
 257              		.loc 1 153 0
 258 010a 0121     		movs	r1, #1
 259 010c 0846     		mov	r0, r1
 260 010e FFF7FEFF 		bl	UpdateDisplay
 261              	.LVL25:
 154:main_cm4.c    ****         vTaskDelay(pdMS_TO_TICKS(1000));    
 262              		.loc 1 154 0
 263 0112 4FF47A70 		mov	r0, #1000
 264 0116 FFF7FEFF 		bl	vTaskDelay
 265              	.LVL26:
 155:main_cm4.c    ****           
 156:main_cm4.c    **** 	}
 266              		.loc 1 156 0
 267 011a 76E7     		b	.L13
 268              	.L16:
 269              		.align	2
 270              	.L15:
 271 011c 00000000 		.word	.LANCHOR0
 272 0120 00000000 		.word	Current_LED1
 273 0124 00000000 		.word	Current_LED2
 274 0128 00000000 		.word	RED_data
 275 012c 00000000 		.word	IR_data
 276 0130 80053240 		.word	1077020032
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\cc6czdZs.s 			page 23


 277 0134 00000000 		.word	HR_max_alarm
 278 0138 00000000 		.word	HR
 279 013c 00000000 		.word	HR_min_alarm
 280 0140 00000000 		.word	SPO2_min_alarm
 281 0144 00000000 		.word	SPO2
 282 0148 00003240 		.word	1077018624
 283 014c 00000000 		.word	.LANCHOR1
 284              		.cfi_endproc
 285              	.LFE660:
 286              		.size	Task_principal, .-Task_principal
 287              		.section	.text.main,"ax",%progbits
 288              		.align	2
 289              		.global	main
 290              		.thumb
 291              		.thumb_func
 292              		.type	main, %function
 293              	main:
 294              	.LFB661:
 157:main_cm4.c    **** }
 158:main_cm4.c    **** int main(void)
 159:main_cm4.c    **** {
 295              		.loc 1 159 0
 296              		.cfi_startproc
 297              		@ Volatile: function does not return.
 298              		@ args = 0, pretend = 0, frame = 0
 299              		@ frame_needed = 0, uses_anonymous_args = 0
 300 0000 00B5     		push	{lr}
 301              		.cfi_def_cfa_offset 4
 302              		.cfi_offset 14, -4
 303 0002 83B0     		sub	sp, sp, #12
 304              		.cfi_def_cfa_offset 16
 305              	.LBB52:
 306              	.LBB53:
 307              		.file 3 "Generated_Source\\PSoC6\\pdl\\cmsis/include/cmsis_gcc.h"
   1:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**************************************************************************//**
   2:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  * @file     cmsis_gcc.h
   3:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  * @brief    CMSIS compiler GCC header file
   4:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  * @version  V5.0.3
   5:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  * @date     16. January 2018
   6:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  ******************************************************************************/
   7:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /*
   8:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  * Copyright (c) 2009-2017 ARM Limited. All rights reserved.
   9:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  *
  10:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  * SPDX-License-Identifier: Apache-2.0
  11:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  *
  12:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  * not use this file except in compliance with the License.
  14:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  * You may obtain a copy of the License at
  15:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  *
  16:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  *
  18:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  * Unless required by applicable law or agreed to in writing, software
  19:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  * See the License for the specific language governing permissions and
  22:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  * limitations under the License.
  23:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\cc6czdZs.s 			page 24


  24:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
  25:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #ifndef __CMSIS_GCC_H
  26:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #define __CMSIS_GCC_H
  27:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
  28:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /* ignore some GCC warnings */
  29:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #pragma GCC diagnostic push
  30:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wsign-conversion"
  31:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wconversion"
  32:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wunused-parameter"
  33:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
  34:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /* Fallback for __has_builtin */
  35:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #ifndef __has_builtin
  36:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #define __has_builtin(x) (0)
  37:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
  38:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
  39:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /* CMSIS compiler specific defines */
  40:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #ifndef   __ASM
  41:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #define __ASM                                  __asm
  42:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
  43:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #ifndef   __INLINE
  44:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #define __INLINE                               inline
  45:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
  46:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #ifndef   __STATIC_INLINE
  47:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #define __STATIC_INLINE                        static inline
  48:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
  49:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #ifndef   __STATIC_FORCEINLINE                 
  50:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #define __STATIC_FORCEINLINE                   __attribute__((always_inline)) static inline
  51:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif                                           
  52:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #ifndef   __NO_RETURN
  53:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #define __NO_RETURN                            __attribute__((__noreturn__))
  54:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
  55:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #ifndef   __USED
  56:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #define __USED                                 __attribute__((used))
  57:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
  58:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #ifndef   __WEAK
  59:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #define __WEAK                                 __attribute__((weak))
  60:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
  61:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #ifndef   __PACKED
  62:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #define __PACKED                               __attribute__((packed, aligned(1)))
  63:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
  64:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #ifndef   __PACKED_STRUCT
  65:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #define __PACKED_STRUCT                        struct __attribute__((packed, aligned(1)))
  66:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
  67:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #ifndef   __PACKED_UNION
  68:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #define __PACKED_UNION                         union __attribute__((packed, aligned(1)))
  69:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
  70:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32        /* deprecated */
  71:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  72:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  73:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  74:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   struct __attribute__((packed)) T_UINT32 { uint32_t v; };
  75:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  76:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32(x)                  (((struct T_UINT32 *)(x))->v)
  77:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
  78:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_WRITE
  79:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  80:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\cc6czdZs.s 			page 25


  81:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  82:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_WRITE { uint16_t v; };
  83:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  84:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_WRITE(addr, val)    (void)((((struct T_UINT16_WRITE *)(void *)(addr))-
  85:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
  86:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_READ
  87:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  88:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  89:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  90:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_READ { uint16_t v; };
  91:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  92:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_READ(addr)          (((const struct T_UINT16_READ *)(const void *)(add
  93:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
  94:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_WRITE
  95:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  96:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  97:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  98:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_WRITE { uint32_t v; };
  99:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 100:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_WRITE(addr, val)    (void)((((struct T_UINT32_WRITE *)(void *)(addr))-
 101:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
 102:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_READ
 103:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #pragma GCC diagnostic push
 104:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
 105:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
 106:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_READ { uint32_t v; };
 107:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 108:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_READ(addr)          (((const struct T_UINT32_READ *)(const void *)(add
 109:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
 110:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #ifndef   __ALIGNED
 111:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #define __ALIGNED(x)                           __attribute__((aligned(x)))
 112:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
 113:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #ifndef   __RESTRICT
 114:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #define __RESTRICT                             __restrict
 115:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
 116:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 117:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 118:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /* ###########################  Core Function Access  ########################### */
 119:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /** \ingroup  CMSIS_Core_FunctionInterface
 120:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****     \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
 121:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   @{
 122:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 123:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 124:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 125:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Enable IRQ Interrupts
 126:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
 127:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 128:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 129:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_irq(void)
 130:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 131:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("cpsie i" : : : "memory");
 308              		.loc 3 131 0
 309              		.syntax unified
 310              	@ 131 "Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h" 1
 311 0004 62B6     		cpsie i
 312              	@ 0 "" 2
 313              		.thumb
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\cc6czdZs.s 			page 26


 314              		.syntax unified
 315              	.LBE53:
 316              	.LBE52:
 160:main_cm4.c    ****     
 161:main_cm4.c    ****     __enable_irq(); /* Enable global interrupts. */
 162:main_cm4.c    ****     
 163:main_cm4.c    ****     UART_Start(); 
 317              		.loc 1 163 0
 318 0006 FFF7FEFF 		bl	UART_Start
 319              	.LVL27:
 320              	.LBB54:
 321              	.LBB55:
 322              		.loc 2 817 0
 323 000a 0422     		movs	r2, #4
 324 000c 354B     		ldr	r3, .L24
 325 000e 9A60     		str	r2, [r3, #8]
 326              	.LVL28:
 327              	.LBE55:
 328              	.LBE54:
 164:main_cm4.c    ****     Cy_GPIO_Write(MAX_power_0_PORT,MAX_power_0_NUM, 1); //Alimentation du MAX30102
 165:main_cm4.c    **** 
 166:main_cm4.c    ****     NVIC_DisableIRQ(SysInt_AnyMotionINT_cfg.intrSrc);
 329              		.loc 1 166 0
 330 0010 354B     		ldr	r3, .L24+4
 331 0012 B3F90030 		ldrsh	r3, [r3]
 332              	.LVL29:
 333              	.LBB56:
 334              	.LBB57:
 335              		.file 4 "Generated_Source\\PSoC6\\pdl\\cmsis/include/core_cm4.h"
   1:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**************************************************************************//**
   2:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  * @file     core_cm4.h
   3:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  * @brief    CMSIS Cortex-M4 Core Peripheral Access Layer Header File
   4:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  * @version  V5.0.5
   5:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  * @date     08. January 2018
   6:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  ******************************************************************************/
   7:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /*
   8:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  * Copyright (c) 2009-2017 ARM Limited. All rights reserved.
   9:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  *
  10:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  * SPDX-License-Identifier: Apache-2.0
  11:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  *
  12:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  * not use this file except in compliance with the License.
  14:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  * You may obtain a copy of the License at
  15:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  *
  16:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  *
  18:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  * Unless required by applicable law or agreed to in writing, software
  19:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  * See the License for the specific language governing permissions and
  22:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  * limitations under the License.
  23:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
  24:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
  25:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #if   defined ( __ICCARM__ )
  26:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #pragma system_include         /* treat file as system include file for MISRA check */
  27:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #elif defined (__clang__)
  28:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #pragma clang system_header   /* treat file as system include file */
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\cc6czdZs.s 			page 27


  29:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #endif
  30:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
  31:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #ifndef __CORE_CM4_H_GENERIC
  32:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define __CORE_CM4_H_GENERIC
  33:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
  34:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #include <stdint.h>
  35:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
  36:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #ifdef __cplusplus
  37:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  extern "C" {
  38:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #endif
  39:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
  40:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
  41:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \page CMSIS_MISRA_Exceptions  MISRA-C:2004 Compliance Exceptions
  42:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   CMSIS violates the following MISRA-C:2004 rules:
  43:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
  44:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****    \li Required Rule 8.5, object/function definition in header file.<br>
  45:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****      Function definitions in header files are used to allow 'inlining'.
  46:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
  47:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****    \li Required Rule 18.4, declaration of union type or object of union type: '{...}'.<br>
  48:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****      Unions are used for effective representation of core registers.
  49:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
  50:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****    \li Advisory Rule 19.7, Function-like macro defined.<br>
  51:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****      Function-like macros are used to allow more efficient code.
  52:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
  53:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
  54:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
  55:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /*******************************************************************************
  56:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  *                 CMSIS definitions
  57:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  ******************************************************************************/
  58:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
  59:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \ingroup Cortex_M4
  60:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   @{
  61:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
  62:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
  63:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #include "cmsis_version.h"
  64:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  
  65:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* CMSIS CM4 definitions */
  66:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define __CM4_CMSIS_VERSION_MAIN  (__CM_CMSIS_VERSION_MAIN)              /*!< \deprecated [31:16] C
  67:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define __CM4_CMSIS_VERSION_SUB   (__CM_CMSIS_VERSION_SUB)               /*!< \deprecated [15:0]  C
  68:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define __CM4_CMSIS_VERSION       ((__CM4_CMSIS_VERSION_MAIN << 16U) | \
  69:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****                                     __CM4_CMSIS_VERSION_SUB           )  /*!< \deprecated CMSIS HAL
  70:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
  71:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define __CORTEX_M                (4U)                                   /*!< Cortex-M Core */
  72:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
  73:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /** __FPU_USED indicates whether an FPU is used or not.
  74:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     For this, __FPU_PRESENT has to be checked prior to making use of FPU specific registers and fun
  75:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** */
  76:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #if defined ( __CC_ARM )
  77:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #if defined __TARGET_FPU_VFP
  78:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
  79:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #define __FPU_USED       1U
  80:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #else
  81:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
  82:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #define __FPU_USED       0U
  83:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #endif
  84:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #else
  85:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #define __FPU_USED         0U
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\cc6czdZs.s 			page 28


  86:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #endif
  87:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
  88:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #elif defined (__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)
  89:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #if defined __ARM_PCS_VFP
  90:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
  91:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #define __FPU_USED       1U
  92:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #else
  93:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #warning "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESEN
  94:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #define __FPU_USED       0U
  95:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #endif
  96:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #else
  97:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #define __FPU_USED         0U
  98:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #endif
  99:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 100:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #elif defined ( __GNUC__ )
 101:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #if defined (__VFP_FP__) && !defined(__SOFTFP__)
 102:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 103:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #define __FPU_USED       1U
 104:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #else
 105:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 106:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #define __FPU_USED       0U
 107:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #endif
 108:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #else
 109:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #define __FPU_USED         0U
 110:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #endif
 111:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 112:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #elif defined ( __ICCARM__ )
 113:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #if defined __ARMVFP__
 114:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 115:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #define __FPU_USED       1U
 116:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #else
 117:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 118:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #define __FPU_USED       0U
 119:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #endif
 120:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #else
 121:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #define __FPU_USED         0U
 122:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #endif
 123:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 124:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #elif defined ( __TI_ARM__ )
 125:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #if defined __TI_VFP_SUPPORT__
 126:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 127:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #define __FPU_USED       1U
 128:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #else
 129:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 130:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #define __FPU_USED       0U
 131:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #endif
 132:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #else
 133:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #define __FPU_USED         0U
 134:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #endif
 135:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 136:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #elif defined ( __TASKING__ )
 137:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #if defined __FPU_VFP__
 138:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 139:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #define __FPU_USED       1U
 140:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #else
 141:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 142:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #define __FPU_USED       0U
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\cc6czdZs.s 			page 29


 143:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #endif
 144:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #else
 145:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #define __FPU_USED         0U
 146:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #endif
 147:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 148:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #elif defined ( __CSMC__ )
 149:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #if ( __CSMC__ & 0x400U)
 150:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 151:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #define __FPU_USED       1U
 152:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #else
 153:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 154:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #define __FPU_USED       0U
 155:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #endif
 156:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #else
 157:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #define __FPU_USED         0U
 158:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #endif
 159:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 160:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #endif
 161:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 162:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #include "cmsis_compiler.h"               /* CMSIS compiler specific defines */
 163:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 164:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 165:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #ifdef __cplusplus
 166:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** }
 167:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #endif
 168:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 169:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #endif /* __CORE_CM4_H_GENERIC */
 170:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 171:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #ifndef __CMSIS_GENERIC
 172:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 173:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #ifndef __CORE_CM4_H_DEPENDANT
 174:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define __CORE_CM4_H_DEPENDANT
 175:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 176:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #ifdef __cplusplus
 177:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  extern "C" {
 178:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #endif
 179:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 180:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* check device defines and use defaults */
 181:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #if defined __CHECK_DEVICE_DEFINES
 182:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #ifndef __CM4_REV
 183:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #define __CM4_REV               0x0000U
 184:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #warning "__CM4_REV not defined in device header file; using default!"
 185:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #endif
 186:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 187:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #ifndef __FPU_PRESENT
 188:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #define __FPU_PRESENT             0U
 189:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #warning "__FPU_PRESENT not defined in device header file; using default!"
 190:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #endif
 191:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 192:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #ifndef __MPU_PRESENT
 193:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #define __MPU_PRESENT             0U
 194:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #warning "__MPU_PRESENT not defined in device header file; using default!"
 195:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #endif
 196:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 197:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #ifndef __NVIC_PRIO_BITS
 198:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #define __NVIC_PRIO_BITS          3U
 199:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #warning "__NVIC_PRIO_BITS not defined in device header file; using default!"
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\cc6czdZs.s 			page 30


 200:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #endif
 201:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 202:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #ifndef __Vendor_SysTickConfig
 203:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #define __Vendor_SysTickConfig    0U
 204:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #warning "__Vendor_SysTickConfig not defined in device header file; using default!"
 205:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #endif
 206:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #endif
 207:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 208:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* IO definitions (access restrictions to peripheral registers) */
 209:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
 210:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     \defgroup CMSIS_glob_defs CMSIS Global Defines
 211:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 212:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     <strong>IO Type Qualifiers</strong> are used
 213:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     \li to specify the access to peripheral variables.
 214:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     \li for automatic generation of peripheral register debug information.
 215:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** */
 216:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #ifdef __cplusplus
 217:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #define   __I     volatile             /*!< Defines 'read only' permissions */
 218:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #else
 219:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #define   __I     volatile const       /*!< Defines 'read only' permissions */
 220:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #endif
 221:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define     __O     volatile             /*!< Defines 'write only' permissions */
 222:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define     __IO    volatile             /*!< Defines 'read / write' permissions */
 223:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 224:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* following defines should be used for structure members */
 225:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define     __IM     volatile const      /*! Defines 'read only' structure member permissions */
 226:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define     __OM     volatile            /*! Defines 'write only' structure member permissions */
 227:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define     __IOM    volatile            /*! Defines 'read / write' structure member permissions */
 228:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 229:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /*@} end of group Cortex_M4 */
 230:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 231:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 232:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 233:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /*******************************************************************************
 234:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  *                 Register Abstraction
 235:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   Core Register contain:
 236:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   - Core Register
 237:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   - Core NVIC Register
 238:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   - Core SCB Register
 239:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   - Core SysTick Register
 240:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   - Core Debug Register
 241:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   - Core MPU Register
 242:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   - Core FPU Register
 243:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  ******************************************************************************/
 244:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
 245:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \defgroup CMSIS_core_register Defines and Type Definitions
 246:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief Type definitions and defines for Cortex-M processor based devices.
 247:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** */
 248:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 249:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
 250:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \ingroup    CMSIS_core_register
 251:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \defgroup   CMSIS_CORE  Status and Control Registers
 252:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief      Core Register type definitions.
 253:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   @{
 254:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
 255:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 256:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\cc6czdZs.s 			page 31


 257:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief  Union type to access the Application Program Status Register (APSR).
 258:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
 259:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** typedef union
 260:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
 261:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   struct
 262:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   {
 263:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t _reserved0:16;              /*!< bit:  0..15  Reserved */
 264:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t GE:4;                       /*!< bit: 16..19  Greater than or Equal flags */
 265:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t _reserved1:7;               /*!< bit: 20..26  Reserved */
 266:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag */
 267:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
 268:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
 269:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
 270:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
 271:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 272:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 273:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** } APSR_Type;
 274:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 275:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* APSR Register Definitions */
 276:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define APSR_N_Pos                         31U                                            /*!< APSR
 277:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define APSR_N_Msk                         (1UL << APSR_N_Pos)                            /*!< APSR
 278:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 279:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define APSR_Z_Pos                         30U                                            /*!< APSR
 280:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define APSR_Z_Msk                         (1UL << APSR_Z_Pos)                            /*!< APSR
 281:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 282:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define APSR_C_Pos                         29U                                            /*!< APSR
 283:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define APSR_C_Msk                         (1UL << APSR_C_Pos)                            /*!< APSR
 284:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 285:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define APSR_V_Pos                         28U                                            /*!< APSR
 286:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define APSR_V_Msk                         (1UL << APSR_V_Pos)                            /*!< APSR
 287:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 288:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define APSR_Q_Pos                         27U                                            /*!< APSR
 289:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define APSR_Q_Msk                         (1UL << APSR_Q_Pos)                            /*!< APSR
 290:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 291:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define APSR_GE_Pos                        16U                                            /*!< APSR
 292:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define APSR_GE_Msk                        (0xFUL << APSR_GE_Pos)                         /*!< APSR
 293:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 294:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 295:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
 296:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief  Union type to access the Interrupt Program Status Register (IPSR).
 297:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
 298:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** typedef union
 299:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
 300:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   struct
 301:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   {
 302:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
 303:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t _reserved0:23;              /*!< bit:  9..31  Reserved */
 304:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 305:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 306:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** } IPSR_Type;
 307:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 308:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* IPSR Register Definitions */
 309:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define IPSR_ISR_Pos                        0U                                            /*!< IPSR
 310:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define IPSR_ISR_Msk                       (0x1FFUL /*<< IPSR_ISR_Pos*/)                  /*!< IPSR
 311:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 312:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 313:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\cc6czdZs.s 			page 32


 314:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief  Union type to access the Special-Purpose Program Status Registers (xPSR).
 315:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
 316:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** typedef union
 317:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
 318:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   struct
 319:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   {
 320:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
 321:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t _reserved0:1;               /*!< bit:      9  Reserved */
 322:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t ICI_IT_1:6;                 /*!< bit: 10..15  ICI/IT part 1 */
 323:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t GE:4;                       /*!< bit: 16..19  Greater than or Equal flags */
 324:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t _reserved1:4;               /*!< bit: 20..23  Reserved */
 325:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t T:1;                        /*!< bit:     24  Thumb bit */
 326:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t ICI_IT_2:2;                 /*!< bit: 25..26  ICI/IT part 2 */
 327:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag */
 328:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
 329:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
 330:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
 331:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
 332:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 333:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 334:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** } xPSR_Type;
 335:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 336:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* xPSR Register Definitions */
 337:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_N_Pos                         31U                                            /*!< xPSR
 338:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_N_Msk                         (1UL << xPSR_N_Pos)                            /*!< xPSR
 339:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 340:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_Z_Pos                         30U                                            /*!< xPSR
 341:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_Z_Msk                         (1UL << xPSR_Z_Pos)                            /*!< xPSR
 342:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 343:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_C_Pos                         29U                                            /*!< xPSR
 344:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_C_Msk                         (1UL << xPSR_C_Pos)                            /*!< xPSR
 345:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 346:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_V_Pos                         28U                                            /*!< xPSR
 347:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_V_Msk                         (1UL << xPSR_V_Pos)                            /*!< xPSR
 348:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 349:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_Q_Pos                         27U                                            /*!< xPSR
 350:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_Q_Msk                         (1UL << xPSR_Q_Pos)                            /*!< xPSR
 351:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 352:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_ICI_IT_2_Pos                  25U                                            /*!< xPSR
 353:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_ICI_IT_2_Msk                  (3UL << xPSR_ICI_IT_2_Pos)                     /*!< xPSR
 354:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 355:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_T_Pos                         24U                                            /*!< xPSR
 356:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_T_Msk                         (1UL << xPSR_T_Pos)                            /*!< xPSR
 357:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 358:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_GE_Pos                        16U                                            /*!< xPSR
 359:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_GE_Msk                        (0xFUL << xPSR_GE_Pos)                         /*!< xPSR
 360:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 361:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_ICI_IT_1_Pos                  10U                                            /*!< xPSR
 362:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_ICI_IT_1_Msk                  (0x3FUL << xPSR_ICI_IT_1_Pos)                  /*!< xPSR
 363:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 364:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_ISR_Pos                        0U                                            /*!< xPSR
 365:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_ISR_Msk                       (0x1FFUL /*<< xPSR_ISR_Pos*/)                  /*!< xPSR
 366:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 367:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 368:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
 369:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief  Union type to access the Control Registers (CONTROL).
 370:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\cc6czdZs.s 			page 33


 371:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** typedef union
 372:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
 373:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   struct
 374:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   {
 375:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t nPRIV:1;                    /*!< bit:      0  Execution privilege in Thread mode */
 376:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t SPSEL:1;                    /*!< bit:      1  Stack to be used */
 377:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t FPCA:1;                     /*!< bit:      2  FP extension active flag */
 378:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t _reserved0:29;              /*!< bit:  3..31  Reserved */
 379:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 380:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 381:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** } CONTROL_Type;
 382:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 383:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* CONTROL Register Definitions */
 384:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CONTROL_FPCA_Pos                    2U                                            /*!< CONT
 385:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CONTROL_FPCA_Msk                   (1UL << CONTROL_FPCA_Pos)                      /*!< CONT
 386:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 387:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CONTROL_SPSEL_Pos                   1U                                            /*!< CONT
 388:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CONTROL_SPSEL_Msk                  (1UL << CONTROL_SPSEL_Pos)                     /*!< CONT
 389:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 390:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CONTROL_nPRIV_Pos                   0U                                            /*!< CONT
 391:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CONTROL_nPRIV_Msk                  (1UL /*<< CONTROL_nPRIV_Pos*/)                 /*!< CONT
 392:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 393:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /*@} end of group CMSIS_CORE */
 394:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 395:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 396:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
 397:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \ingroup    CMSIS_core_register
 398:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \defgroup   CMSIS_NVIC  Nested Vectored Interrupt Controller (NVIC)
 399:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief      Type definitions for the NVIC Registers
 400:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   @{
 401:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
 402:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 403:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
 404:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief  Structure type to access the Nested Vectored Interrupt Controller (NVIC).
 405:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
 406:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** typedef struct
 407:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
 408:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t ISER[8U];               /*!< Offset: 0x000 (R/W)  Interrupt Set Enable Register */
 409:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED0[24U];
 410:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t ICER[8U];               /*!< Offset: 0x080 (R/W)  Interrupt Clear Enable Register 
 411:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RSERVED1[24U];
 412:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t ISPR[8U];               /*!< Offset: 0x100 (R/W)  Interrupt Set Pending Register *
 413:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED2[24U];
 414:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t ICPR[8U];               /*!< Offset: 0x180 (R/W)  Interrupt Clear Pending Register
 415:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED3[24U];
 416:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t IABR[8U];               /*!< Offset: 0x200 (R/W)  Interrupt Active bit Register */
 417:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED4[56U];
 418:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint8_t  IP[240U];               /*!< Offset: 0x300 (R/W)  Interrupt Priority Register (8Bi
 419:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED5[644U];
 420:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __OM  uint32_t STIR;                   /*!< Offset: 0xE00 ( /W)  Software Trigger Interrupt Regis
 421:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** }  NVIC_Type;
 422:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 423:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* Software Triggered Interrupt Register Definitions */
 424:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define NVIC_STIR_INTID_Pos                 0U                                         /*!< STIR: I
 425:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define NVIC_STIR_INTID_Msk                (0x1FFUL /*<< NVIC_STIR_INTID_Pos*/)        /*!< STIR: I
 426:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 427:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /*@} end of group CMSIS_NVIC */
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\cc6czdZs.s 			page 34


 428:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 429:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 430:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
 431:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \ingroup  CMSIS_core_register
 432:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \defgroup CMSIS_SCB     System Control Block (SCB)
 433:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief    Type definitions for the System Control Block Registers
 434:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   @{
 435:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
 436:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 437:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
 438:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief  Structure type to access the System Control Block (SCB).
 439:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
 440:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** typedef struct
 441:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
 442:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t CPUID;                  /*!< Offset: 0x000 (R/ )  CPUID Base Register */
 443:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t ICSR;                   /*!< Offset: 0x004 (R/W)  Interrupt Control and State Regi
 444:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t VTOR;                   /*!< Offset: 0x008 (R/W)  Vector Table Offset Register */
 445:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t AIRCR;                  /*!< Offset: 0x00C (R/W)  Application Interrupt and Reset 
 446:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t SCR;                    /*!< Offset: 0x010 (R/W)  System Control Register */
 447:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t CCR;                    /*!< Offset: 0x014 (R/W)  Configuration Control Register *
 448:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint8_t  SHP[12U];               /*!< Offset: 0x018 (R/W)  System Handlers Priority Registe
 449:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t SHCSR;                  /*!< Offset: 0x024 (R/W)  System Handler Control and State
 450:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t CFSR;                   /*!< Offset: 0x028 (R/W)  Configurable Fault Status Regist
 451:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t HFSR;                   /*!< Offset: 0x02C (R/W)  HardFault Status Register */
 452:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t DFSR;                   /*!< Offset: 0x030 (R/W)  Debug Fault Status Register */
 453:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t MMFAR;                  /*!< Offset: 0x034 (R/W)  MemManage Fault Address Register
 454:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t BFAR;                   /*!< Offset: 0x038 (R/W)  BusFault Address Register */
 455:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t AFSR;                   /*!< Offset: 0x03C (R/W)  Auxiliary Fault Status Register 
 456:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t PFR[2U];                /*!< Offset: 0x040 (R/ )  Processor Feature Register */
 457:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t DFR;                    /*!< Offset: 0x048 (R/ )  Debug Feature Register */
 458:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t ADR;                    /*!< Offset: 0x04C (R/ )  Auxiliary Feature Register */
 459:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t MMFR[4U];               /*!< Offset: 0x050 (R/ )  Memory Model Feature Register */
 460:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t ISAR[5U];               /*!< Offset: 0x060 (R/ )  Instruction Set Attributes Regis
 461:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED0[5U];
 462:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t CPACR;                  /*!< Offset: 0x088 (R/W)  Coprocessor Access Control Regis
 463:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** } SCB_Type;
 464:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 465:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* SCB CPUID Register Definitions */
 466:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CPUID_IMPLEMENTER_Pos          24U                                            /*!< SCB 
 467:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CPUID_IMPLEMENTER_Msk          (0xFFUL << SCB_CPUID_IMPLEMENTER_Pos)          /*!< SCB 
 468:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 469:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CPUID_VARIANT_Pos              20U                                            /*!< SCB 
 470:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CPUID_VARIANT_Msk              (0xFUL << SCB_CPUID_VARIANT_Pos)               /*!< SCB 
 471:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 472:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CPUID_ARCHITECTURE_Pos         16U                                            /*!< SCB 
 473:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CPUID_ARCHITECTURE_Msk         (0xFUL << SCB_CPUID_ARCHITECTURE_Pos)          /*!< SCB 
 474:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 475:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CPUID_PARTNO_Pos                4U                                            /*!< SCB 
 476:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CPUID_PARTNO_Msk               (0xFFFUL << SCB_CPUID_PARTNO_Pos)              /*!< SCB 
 477:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 478:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CPUID_REVISION_Pos              0U                                            /*!< SCB 
 479:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CPUID_REVISION_Msk             (0xFUL /*<< SCB_CPUID_REVISION_Pos*/)          /*!< SCB 
 480:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 481:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* SCB Interrupt Control State Register Definitions */
 482:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_NMIPENDSET_Pos            31U                                            /*!< SCB 
 483:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_NMIPENDSET_Msk            (1UL << SCB_ICSR_NMIPENDSET_Pos)               /*!< SCB 
 484:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\cc6czdZs.s 			page 35


 485:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_PENDSVSET_Pos             28U                                            /*!< SCB 
 486:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_PENDSVSET_Msk             (1UL << SCB_ICSR_PENDSVSET_Pos)                /*!< SCB 
 487:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 488:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_PENDSVCLR_Pos             27U                                            /*!< SCB 
 489:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_PENDSVCLR_Msk             (1UL << SCB_ICSR_PENDSVCLR_Pos)                /*!< SCB 
 490:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 491:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_PENDSTSET_Pos             26U                                            /*!< SCB 
 492:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_PENDSTSET_Msk             (1UL << SCB_ICSR_PENDSTSET_Pos)                /*!< SCB 
 493:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 494:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_PENDSTCLR_Pos             25U                                            /*!< SCB 
 495:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_PENDSTCLR_Msk             (1UL << SCB_ICSR_PENDSTCLR_Pos)                /*!< SCB 
 496:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 497:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_ISRPREEMPT_Pos            23U                                            /*!< SCB 
 498:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_ISRPREEMPT_Msk            (1UL << SCB_ICSR_ISRPREEMPT_Pos)               /*!< SCB 
 499:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 500:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_ISRPENDING_Pos            22U                                            /*!< SCB 
 501:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_ISRPENDING_Msk            (1UL << SCB_ICSR_ISRPENDING_Pos)               /*!< SCB 
 502:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 503:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_VECTPENDING_Pos           12U                                            /*!< SCB 
 504:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_VECTPENDING_Msk           (0x1FFUL << SCB_ICSR_VECTPENDING_Pos)          /*!< SCB 
 505:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 506:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_RETTOBASE_Pos             11U                                            /*!< SCB 
 507:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_RETTOBASE_Msk             (1UL << SCB_ICSR_RETTOBASE_Pos)                /*!< SCB 
 508:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 509:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_VECTACTIVE_Pos             0U                                            /*!< SCB 
 510:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_VECTACTIVE_Msk            (0x1FFUL /*<< SCB_ICSR_VECTACTIVE_Pos*/)       /*!< SCB 
 511:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 512:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* SCB Vector Table Offset Register Definitions */
 513:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_VTOR_TBLOFF_Pos                 7U                                            /*!< SCB 
 514:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_VTOR_TBLOFF_Msk                (0x1FFFFFFUL << SCB_VTOR_TBLOFF_Pos)           /*!< SCB 
 515:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 516:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* SCB Application Interrupt and Reset Control Register Definitions */
 517:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_AIRCR_VECTKEY_Pos              16U                                            /*!< SCB 
 518:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_AIRCR_VECTKEY_Msk              (0xFFFFUL << SCB_AIRCR_VECTKEY_Pos)            /*!< SCB 
 519:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 520:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_AIRCR_VECTKEYSTAT_Pos          16U                                            /*!< SCB 
 521:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_AIRCR_VECTKEYSTAT_Msk          (0xFFFFUL << SCB_AIRCR_VECTKEYSTAT_Pos)        /*!< SCB 
 522:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 523:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_AIRCR_ENDIANESS_Pos            15U                                            /*!< SCB 
 524:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_AIRCR_ENDIANESS_Msk            (1UL << SCB_AIRCR_ENDIANESS_Pos)               /*!< SCB 
 525:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 526:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_AIRCR_PRIGROUP_Pos              8U                                            /*!< SCB 
 527:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_AIRCR_PRIGROUP_Msk             (7UL << SCB_AIRCR_PRIGROUP_Pos)                /*!< SCB 
 528:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 529:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_AIRCR_SYSRESETREQ_Pos           2U                                            /*!< SCB 
 530:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_AIRCR_SYSRESETREQ_Msk          (1UL << SCB_AIRCR_SYSRESETREQ_Pos)             /*!< SCB 
 531:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 532:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_AIRCR_VECTCLRACTIVE_Pos         1U                                            /*!< SCB 
 533:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_AIRCR_VECTCLRACTIVE_Msk        (1UL << SCB_AIRCR_VECTCLRACTIVE_Pos)           /*!< SCB 
 534:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 535:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_AIRCR_VECTRESET_Pos             0U                                            /*!< SCB 
 536:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_AIRCR_VECTRESET_Msk            (1UL /*<< SCB_AIRCR_VECTRESET_Pos*/)           /*!< SCB 
 537:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 538:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* SCB System Control Register Definitions */
 539:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SCR_SEVONPEND_Pos               4U                                            /*!< SCB 
 540:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SCR_SEVONPEND_Msk              (1UL << SCB_SCR_SEVONPEND_Pos)                 /*!< SCB 
 541:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\cc6czdZs.s 			page 36


 542:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SCR_SLEEPDEEP_Pos               2U                                            /*!< SCB 
 543:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SCR_SLEEPDEEP_Msk              (1UL << SCB_SCR_SLEEPDEEP_Pos)                 /*!< SCB 
 544:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 545:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SCR_SLEEPONEXIT_Pos             1U                                            /*!< SCB 
 546:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SCR_SLEEPONEXIT_Msk            (1UL << SCB_SCR_SLEEPONEXIT_Pos)               /*!< SCB 
 547:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 548:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* SCB Configuration Control Register Definitions */
 549:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CCR_STKALIGN_Pos                9U                                            /*!< SCB 
 550:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CCR_STKALIGN_Msk               (1UL << SCB_CCR_STKALIGN_Pos)                  /*!< SCB 
 551:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 552:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CCR_BFHFNMIGN_Pos               8U                                            /*!< SCB 
 553:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CCR_BFHFNMIGN_Msk              (1UL << SCB_CCR_BFHFNMIGN_Pos)                 /*!< SCB 
 554:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 555:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CCR_DIV_0_TRP_Pos               4U                                            /*!< SCB 
 556:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CCR_DIV_0_TRP_Msk              (1UL << SCB_CCR_DIV_0_TRP_Pos)                 /*!< SCB 
 557:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 558:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CCR_UNALIGN_TRP_Pos             3U                                            /*!< SCB 
 559:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CCR_UNALIGN_TRP_Msk            (1UL << SCB_CCR_UNALIGN_TRP_Pos)               /*!< SCB 
 560:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 561:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CCR_USERSETMPEND_Pos            1U                                            /*!< SCB 
 562:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CCR_USERSETMPEND_Msk           (1UL << SCB_CCR_USERSETMPEND_Pos)              /*!< SCB 
 563:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 564:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CCR_NONBASETHRDENA_Pos          0U                                            /*!< SCB 
 565:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CCR_NONBASETHRDENA_Msk         (1UL /*<< SCB_CCR_NONBASETHRDENA_Pos*/)        /*!< SCB 
 566:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 567:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* SCB System Handler Control and State Register Definitions */
 568:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_USGFAULTENA_Pos          18U                                            /*!< SCB 
 569:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_USGFAULTENA_Msk          (1UL << SCB_SHCSR_USGFAULTENA_Pos)             /*!< SCB 
 570:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 571:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTENA_Pos          17U                                            /*!< SCB 
 572:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTENA_Msk          (1UL << SCB_SHCSR_BUSFAULTENA_Pos)             /*!< SCB 
 573:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 574:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTENA_Pos          16U                                            /*!< SCB 
 575:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTENA_Msk          (1UL << SCB_SHCSR_MEMFAULTENA_Pos)             /*!< SCB 
 576:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 577:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_SVCALLPENDED_Pos         15U                                            /*!< SCB 
 578:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_SVCALLPENDED_Msk         (1UL << SCB_SHCSR_SVCALLPENDED_Pos)            /*!< SCB 
 579:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 580:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTPENDED_Pos       14U                                            /*!< SCB 
 581:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTPENDED_Msk       (1UL << SCB_SHCSR_BUSFAULTPENDED_Pos)          /*!< SCB 
 582:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 583:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTPENDED_Pos       13U                                            /*!< SCB 
 584:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTPENDED_Msk       (1UL << SCB_SHCSR_MEMFAULTPENDED_Pos)          /*!< SCB 
 585:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 586:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_USGFAULTPENDED_Pos       12U                                            /*!< SCB 
 587:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_USGFAULTPENDED_Msk       (1UL << SCB_SHCSR_USGFAULTPENDED_Pos)          /*!< SCB 
 588:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 589:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_SYSTICKACT_Pos           11U                                            /*!< SCB 
 590:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_SYSTICKACT_Msk           (1UL << SCB_SHCSR_SYSTICKACT_Pos)              /*!< SCB 
 591:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 592:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_PENDSVACT_Pos            10U                                            /*!< SCB 
 593:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_PENDSVACT_Msk            (1UL << SCB_SHCSR_PENDSVACT_Pos)               /*!< SCB 
 594:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 595:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_MONITORACT_Pos            8U                                            /*!< SCB 
 596:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_MONITORACT_Msk           (1UL << SCB_SHCSR_MONITORACT_Pos)              /*!< SCB 
 597:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 598:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_SVCALLACT_Pos             7U                                            /*!< SCB 
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\cc6czdZs.s 			page 37


 599:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_SVCALLACT_Msk            (1UL << SCB_SHCSR_SVCALLACT_Pos)               /*!< SCB 
 600:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 601:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_USGFAULTACT_Pos           3U                                            /*!< SCB 
 602:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_USGFAULTACT_Msk          (1UL << SCB_SHCSR_USGFAULTACT_Pos)             /*!< SCB 
 603:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 604:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTACT_Pos           1U                                            /*!< SCB 
 605:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTACT_Msk          (1UL << SCB_SHCSR_BUSFAULTACT_Pos)             /*!< SCB 
 606:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 607:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTACT_Pos           0U                                            /*!< SCB 
 608:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTACT_Msk          (1UL /*<< SCB_SHCSR_MEMFAULTACT_Pos*/)         /*!< SCB 
 609:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 610:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* SCB Configurable Fault Status Register Definitions */
 611:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_USGFAULTSR_Pos            16U                                            /*!< SCB 
 612:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_USGFAULTSR_Msk            (0xFFFFUL << SCB_CFSR_USGFAULTSR_Pos)          /*!< SCB 
 613:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 614:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_BUSFAULTSR_Pos             8U                                            /*!< SCB 
 615:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_BUSFAULTSR_Msk            (0xFFUL << SCB_CFSR_BUSFAULTSR_Pos)            /*!< SCB 
 616:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 617:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_MEMFAULTSR_Pos             0U                                            /*!< SCB 
 618:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_MEMFAULTSR_Msk            (0xFFUL /*<< SCB_CFSR_MEMFAULTSR_Pos*/)        /*!< SCB 
 619:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 620:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* MemManage Fault Status Register (part of SCB Configurable Fault Status Register) */
 621:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_MMARVALID_Pos             (SCB_SHCSR_MEMFAULTACT_Pos + 7U)               /*!< SCB 
 622:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_MMARVALID_Msk             (1UL << SCB_CFSR_MMARVALID_Pos)                /*!< SCB 
 623:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 624:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_MLSPERR_Pos               (SCB_SHCSR_MEMFAULTACT_Pos + 5U)               /*!< SCB 
 625:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_MLSPERR_Msk               (1UL << SCB_CFSR_MLSPERR_Pos)                  /*!< SCB 
 626:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 627:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_MSTKERR_Pos               (SCB_SHCSR_MEMFAULTACT_Pos + 4U)               /*!< SCB 
 628:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_MSTKERR_Msk               (1UL << SCB_CFSR_MSTKERR_Pos)                  /*!< SCB 
 629:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 630:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_MUNSTKERR_Pos             (SCB_SHCSR_MEMFAULTACT_Pos + 3U)               /*!< SCB 
 631:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_MUNSTKERR_Msk             (1UL << SCB_CFSR_MUNSTKERR_Pos)                /*!< SCB 
 632:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 633:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_DACCVIOL_Pos              (SCB_SHCSR_MEMFAULTACT_Pos + 1U)               /*!< SCB 
 634:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_DACCVIOL_Msk              (1UL << SCB_CFSR_DACCVIOL_Pos)                 /*!< SCB 
 635:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 636:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_IACCVIOL_Pos              (SCB_SHCSR_MEMFAULTACT_Pos + 0U)               /*!< SCB 
 637:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_IACCVIOL_Msk              (1UL /*<< SCB_CFSR_IACCVIOL_Pos*/)             /*!< SCB 
 638:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 639:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* BusFault Status Register (part of SCB Configurable Fault Status Register) */
 640:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_BFARVALID_Pos            (SCB_CFSR_BUSFAULTSR_Pos + 7U)                  /*!< SCB 
 641:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_BFARVALID_Msk            (1UL << SCB_CFSR_BFARVALID_Pos)                 /*!< SCB 
 642:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 643:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_LSPERR_Pos               (SCB_CFSR_BUSFAULTSR_Pos + 5U)                  /*!< SCB 
 644:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_LSPERR_Msk               (1UL << SCB_CFSR_LSPERR_Pos)                    /*!< SCB 
 645:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 646:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_STKERR_Pos               (SCB_CFSR_BUSFAULTSR_Pos + 4U)                  /*!< SCB 
 647:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_STKERR_Msk               (1UL << SCB_CFSR_STKERR_Pos)                    /*!< SCB 
 648:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 649:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_UNSTKERR_Pos             (SCB_CFSR_BUSFAULTSR_Pos + 3U)                  /*!< SCB 
 650:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_UNSTKERR_Msk             (1UL << SCB_CFSR_UNSTKERR_Pos)                  /*!< SCB 
 651:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 652:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_IMPRECISERR_Pos          (SCB_CFSR_BUSFAULTSR_Pos + 2U)                  /*!< SCB 
 653:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_IMPRECISERR_Msk          (1UL << SCB_CFSR_IMPRECISERR_Pos)               /*!< SCB 
 654:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 655:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_PRECISERR_Pos            (SCB_CFSR_BUSFAULTSR_Pos + 1U)                  /*!< SCB 
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\cc6czdZs.s 			page 38


 656:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_PRECISERR_Msk            (1UL << SCB_CFSR_PRECISERR_Pos)                 /*!< SCB 
 657:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 658:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_IBUSERR_Pos              (SCB_CFSR_BUSFAULTSR_Pos + 0U)                  /*!< SCB 
 659:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_IBUSERR_Msk              (1UL << SCB_CFSR_IBUSERR_Pos)                   /*!< SCB 
 660:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 661:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* UsageFault Status Register (part of SCB Configurable Fault Status Register) */
 662:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_DIVBYZERO_Pos            (SCB_CFSR_USGFAULTSR_Pos + 9U)                  /*!< SCB 
 663:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_DIVBYZERO_Msk            (1UL << SCB_CFSR_DIVBYZERO_Pos)                 /*!< SCB 
 664:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 665:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_UNALIGNED_Pos            (SCB_CFSR_USGFAULTSR_Pos + 8U)                  /*!< SCB 
 666:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_UNALIGNED_Msk            (1UL << SCB_CFSR_UNALIGNED_Pos)                 /*!< SCB 
 667:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 668:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_NOCP_Pos                 (SCB_CFSR_USGFAULTSR_Pos + 3U)                  /*!< SCB 
 669:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_NOCP_Msk                 (1UL << SCB_CFSR_NOCP_Pos)                      /*!< SCB 
 670:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 671:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_INVPC_Pos                (SCB_CFSR_USGFAULTSR_Pos + 2U)                  /*!< SCB 
 672:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_INVPC_Msk                (1UL << SCB_CFSR_INVPC_Pos)                     /*!< SCB 
 673:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 674:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_INVSTATE_Pos             (SCB_CFSR_USGFAULTSR_Pos + 1U)                  /*!< SCB 
 675:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_INVSTATE_Msk             (1UL << SCB_CFSR_INVSTATE_Pos)                  /*!< SCB 
 676:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 677:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_UNDEFINSTR_Pos           (SCB_CFSR_USGFAULTSR_Pos + 0U)                  /*!< SCB 
 678:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_UNDEFINSTR_Msk           (1UL << SCB_CFSR_UNDEFINSTR_Pos)                /*!< SCB 
 679:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 680:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* SCB Hard Fault Status Register Definitions */
 681:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_HFSR_DEBUGEVT_Pos              31U                                            /*!< SCB 
 682:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_HFSR_DEBUGEVT_Msk              (1UL << SCB_HFSR_DEBUGEVT_Pos)                 /*!< SCB 
 683:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 684:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_HFSR_FORCED_Pos                30U                                            /*!< SCB 
 685:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_HFSR_FORCED_Msk                (1UL << SCB_HFSR_FORCED_Pos)                   /*!< SCB 
 686:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 687:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_HFSR_VECTTBL_Pos                1U                                            /*!< SCB 
 688:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_HFSR_VECTTBL_Msk               (1UL << SCB_HFSR_VECTTBL_Pos)                  /*!< SCB 
 689:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 690:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* SCB Debug Fault Status Register Definitions */
 691:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_DFSR_EXTERNAL_Pos               4U                                            /*!< SCB 
 692:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_DFSR_EXTERNAL_Msk              (1UL << SCB_DFSR_EXTERNAL_Pos)                 /*!< SCB 
 693:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 694:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_DFSR_VCATCH_Pos                 3U                                            /*!< SCB 
 695:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_DFSR_VCATCH_Msk                (1UL << SCB_DFSR_VCATCH_Pos)                   /*!< SCB 
 696:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 697:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_DFSR_DWTTRAP_Pos                2U                                            /*!< SCB 
 698:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_DFSR_DWTTRAP_Msk               (1UL << SCB_DFSR_DWTTRAP_Pos)                  /*!< SCB 
 699:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 700:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_DFSR_BKPT_Pos                   1U                                            /*!< SCB 
 701:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_DFSR_BKPT_Msk                  (1UL << SCB_DFSR_BKPT_Pos)                     /*!< SCB 
 702:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 703:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_DFSR_HALTED_Pos                 0U                                            /*!< SCB 
 704:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_DFSR_HALTED_Msk                (1UL /*<< SCB_DFSR_HALTED_Pos*/)               /*!< SCB 
 705:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 706:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /*@} end of group CMSIS_SCB */
 707:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 708:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 709:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
 710:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \ingroup  CMSIS_core_register
 711:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \defgroup CMSIS_SCnSCB System Controls not in SCB (SCnSCB)
 712:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief    Type definitions for the System Control and ID Register not in the SCB
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\cc6czdZs.s 			page 39


 713:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   @{
 714:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
 715:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 716:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
 717:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief  Structure type to access the System Control and ID Register not in the SCB.
 718:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
 719:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** typedef struct
 720:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
 721:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED0[1U];
 722:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t ICTR;                   /*!< Offset: 0x004 (R/ )  Interrupt Controller Type Regist
 723:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t ACTLR;                  /*!< Offset: 0x008 (R/W)  Auxiliary Control Register */
 724:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** } SCnSCB_Type;
 725:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 726:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* Interrupt Controller Type Register Definitions */
 727:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCnSCB_ICTR_INTLINESNUM_Pos         0U                                         /*!< ICTR: I
 728:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCnSCB_ICTR_INTLINESNUM_Msk        (0xFUL /*<< SCnSCB_ICTR_INTLINESNUM_Pos*/)  /*!< ICTR: I
 729:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 730:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* Auxiliary Control Register Definitions */
 731:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCnSCB_ACTLR_DISOOFP_Pos            9U                                         /*!< ACTLR: 
 732:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCnSCB_ACTLR_DISOOFP_Msk           (1UL << SCnSCB_ACTLR_DISOOFP_Pos)           /*!< ACTLR: 
 733:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 734:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCnSCB_ACTLR_DISFPCA_Pos            8U                                         /*!< ACTLR: 
 735:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCnSCB_ACTLR_DISFPCA_Msk           (1UL << SCnSCB_ACTLR_DISFPCA_Pos)           /*!< ACTLR: 
 736:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 737:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCnSCB_ACTLR_DISFOLD_Pos            2U                                         /*!< ACTLR: 
 738:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCnSCB_ACTLR_DISFOLD_Msk           (1UL << SCnSCB_ACTLR_DISFOLD_Pos)           /*!< ACTLR: 
 739:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 740:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCnSCB_ACTLR_DISDEFWBUF_Pos         1U                                         /*!< ACTLR: 
 741:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCnSCB_ACTLR_DISDEFWBUF_Msk        (1UL << SCnSCB_ACTLR_DISDEFWBUF_Pos)        /*!< ACTLR: 
 742:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 743:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCnSCB_ACTLR_DISMCYCINT_Pos         0U                                         /*!< ACTLR: 
 744:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCnSCB_ACTLR_DISMCYCINT_Msk        (1UL /*<< SCnSCB_ACTLR_DISMCYCINT_Pos*/)    /*!< ACTLR: 
 745:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 746:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /*@} end of group CMSIS_SCnotSCB */
 747:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 748:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 749:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
 750:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \ingroup  CMSIS_core_register
 751:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \defgroup CMSIS_SysTick     System Tick Timer (SysTick)
 752:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief    Type definitions for the System Timer Registers.
 753:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   @{
 754:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
 755:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 756:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
 757:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief  Structure type to access the System Timer (SysTick).
 758:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
 759:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** typedef struct
 760:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
 761:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  SysTick Control and Status Regis
 762:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t LOAD;                   /*!< Offset: 0x004 (R/W)  SysTick Reload Value Register */
 763:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t VAL;                    /*!< Offset: 0x008 (R/W)  SysTick Current Value Register *
 764:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t CALIB;                  /*!< Offset: 0x00C (R/ )  SysTick Calibration Register */
 765:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** } SysTick_Type;
 766:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 767:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* SysTick Control / Status Register Definitions */
 768:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick_CTRL_COUNTFLAG_Pos         16U                                            /*!< SysT
 769:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick_CTRL_COUNTFLAG_Msk         (1UL << SysTick_CTRL_COUNTFLAG_Pos)            /*!< SysT
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\cc6czdZs.s 			page 40


 770:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 771:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick_CTRL_CLKSOURCE_Pos          2U                                            /*!< SysT
 772:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick_CTRL_CLKSOURCE_Msk         (1UL << SysTick_CTRL_CLKSOURCE_Pos)            /*!< SysT
 773:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 774:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick_CTRL_TICKINT_Pos            1U                                            /*!< SysT
 775:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick_CTRL_TICKINT_Msk           (1UL << SysTick_CTRL_TICKINT_Pos)              /*!< SysT
 776:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 777:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick_CTRL_ENABLE_Pos             0U                                            /*!< SysT
 778:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick_CTRL_ENABLE_Msk            (1UL /*<< SysTick_CTRL_ENABLE_Pos*/)           /*!< SysT
 779:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 780:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* SysTick Reload Register Definitions */
 781:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick_LOAD_RELOAD_Pos             0U                                            /*!< SysT
 782:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick_LOAD_RELOAD_Msk            (0xFFFFFFUL /*<< SysTick_LOAD_RELOAD_Pos*/)    /*!< SysT
 783:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 784:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* SysTick Current Register Definitions */
 785:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick_VAL_CURRENT_Pos             0U                                            /*!< SysT
 786:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick_VAL_CURRENT_Msk            (0xFFFFFFUL /*<< SysTick_VAL_CURRENT_Pos*/)    /*!< SysT
 787:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 788:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* SysTick Calibration Register Definitions */
 789:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick_CALIB_NOREF_Pos            31U                                            /*!< SysT
 790:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick_CALIB_NOREF_Msk            (1UL << SysTick_CALIB_NOREF_Pos)               /*!< SysT
 791:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 792:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick_CALIB_SKEW_Pos             30U                                            /*!< SysT
 793:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick_CALIB_SKEW_Msk             (1UL << SysTick_CALIB_SKEW_Pos)                /*!< SysT
 794:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 795:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick_CALIB_TENMS_Pos             0U                                            /*!< SysT
 796:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick_CALIB_TENMS_Msk            (0xFFFFFFUL /*<< SysTick_CALIB_TENMS_Pos*/)    /*!< SysT
 797:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 798:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /*@} end of group CMSIS_SysTick */
 799:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 800:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 801:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
 802:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \ingroup  CMSIS_core_register
 803:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \defgroup CMSIS_ITM     Instrumentation Trace Macrocell (ITM)
 804:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief    Type definitions for the Instrumentation Trace Macrocell (ITM)
 805:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   @{
 806:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
 807:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 808:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
 809:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief  Structure type to access the Instrumentation Trace Macrocell Register (ITM).
 810:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
 811:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** typedef struct
 812:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
 813:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __OM  union
 814:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   {
 815:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     __OM  uint8_t    u8;                 /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 8-bit */
 816:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     __OM  uint16_t   u16;                /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 16-bit */
 817:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     __OM  uint32_t   u32;                /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 32-bit */
 818:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   }  PORT [32U];                         /*!< Offset: 0x000 ( /W)  ITM Stimulus Port Registers */
 819:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED0[864U];
 820:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t TER;                    /*!< Offset: 0xE00 (R/W)  ITM Trace Enable Register */
 821:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED1[15U];
 822:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t TPR;                    /*!< Offset: 0xE40 (R/W)  ITM Trace Privilege Register */
 823:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED2[15U];
 824:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t TCR;                    /*!< Offset: 0xE80 (R/W)  ITM Trace Control Register */
 825:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED3[29U];
 826:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __OM  uint32_t IWR;                    /*!< Offset: 0xEF8 ( /W)  ITM Integration Write Register *
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\cc6czdZs.s 			page 41


 827:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t IRR;                    /*!< Offset: 0xEFC (R/ )  ITM Integration Read Register */
 828:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t IMCR;                   /*!< Offset: 0xF00 (R/W)  ITM Integration Mode Control Reg
 829:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED4[43U];
 830:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __OM  uint32_t LAR;                    /*!< Offset: 0xFB0 ( /W)  ITM Lock Access Register */
 831:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t LSR;                    /*!< Offset: 0xFB4 (R/ )  ITM Lock Status Register */
 832:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED5[6U];
 833:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t PID4;                   /*!< Offset: 0xFD0 (R/ )  ITM Peripheral Identification Re
 834:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t PID5;                   /*!< Offset: 0xFD4 (R/ )  ITM Peripheral Identification Re
 835:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t PID6;                   /*!< Offset: 0xFD8 (R/ )  ITM Peripheral Identification Re
 836:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t PID7;                   /*!< Offset: 0xFDC (R/ )  ITM Peripheral Identification Re
 837:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t PID0;                   /*!< Offset: 0xFE0 (R/ )  ITM Peripheral Identification Re
 838:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t PID1;                   /*!< Offset: 0xFE4 (R/ )  ITM Peripheral Identification Re
 839:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t PID2;                   /*!< Offset: 0xFE8 (R/ )  ITM Peripheral Identification Re
 840:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t PID3;                   /*!< Offset: 0xFEC (R/ )  ITM Peripheral Identification Re
 841:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t CID0;                   /*!< Offset: 0xFF0 (R/ )  ITM Component  Identification Re
 842:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t CID1;                   /*!< Offset: 0xFF4 (R/ )  ITM Component  Identification Re
 843:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t CID2;                   /*!< Offset: 0xFF8 (R/ )  ITM Component  Identification Re
 844:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t CID3;                   /*!< Offset: 0xFFC (R/ )  ITM Component  Identification Re
 845:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** } ITM_Type;
 846:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 847:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* ITM Trace Privilege Register Definitions */
 848:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TPR_PRIVMASK_Pos                0U                                            /*!< ITM 
 849:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TPR_PRIVMASK_Msk               (0xFFFFFFFFUL /*<< ITM_TPR_PRIVMASK_Pos*/)     /*!< ITM 
 850:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 851:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* ITM Trace Control Register Definitions */
 852:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TCR_BUSY_Pos                   23U                                            /*!< ITM 
 853:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TCR_BUSY_Msk                   (1UL << ITM_TCR_BUSY_Pos)                      /*!< ITM 
 854:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 855:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TCR_TraceBusID_Pos             16U                                            /*!< ITM 
 856:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TCR_TraceBusID_Msk             (0x7FUL << ITM_TCR_TraceBusID_Pos)             /*!< ITM 
 857:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 858:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TCR_GTSFREQ_Pos                10U                                            /*!< ITM 
 859:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TCR_GTSFREQ_Msk                (3UL << ITM_TCR_GTSFREQ_Pos)                   /*!< ITM 
 860:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 861:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TCR_TSPrescale_Pos              8U                                            /*!< ITM 
 862:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TCR_TSPrescale_Msk             (3UL << ITM_TCR_TSPrescale_Pos)                /*!< ITM 
 863:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 864:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TCR_SWOENA_Pos                  4U                                            /*!< ITM 
 865:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TCR_SWOENA_Msk                 (1UL << ITM_TCR_SWOENA_Pos)                    /*!< ITM 
 866:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 867:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TCR_DWTENA_Pos                  3U                                            /*!< ITM 
 868:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TCR_DWTENA_Msk                 (1UL << ITM_TCR_DWTENA_Pos)                    /*!< ITM 
 869:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 870:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TCR_SYNCENA_Pos                 2U                                            /*!< ITM 
 871:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TCR_SYNCENA_Msk                (1UL << ITM_TCR_SYNCENA_Pos)                   /*!< ITM 
 872:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 873:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TCR_TSENA_Pos                   1U                                            /*!< ITM 
 874:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TCR_TSENA_Msk                  (1UL << ITM_TCR_TSENA_Pos)                     /*!< ITM 
 875:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 876:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TCR_ITMENA_Pos                  0U                                            /*!< ITM 
 877:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TCR_ITMENA_Msk                 (1UL /*<< ITM_TCR_ITMENA_Pos*/)                /*!< ITM 
 878:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 879:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* ITM Integration Write Register Definitions */
 880:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_IWR_ATVALIDM_Pos                0U                                            /*!< ITM 
 881:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_IWR_ATVALIDM_Msk               (1UL /*<< ITM_IWR_ATVALIDM_Pos*/)              /*!< ITM 
 882:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 883:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* ITM Integration Read Register Definitions */
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\cc6czdZs.s 			page 42


 884:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_IRR_ATREADYM_Pos                0U                                            /*!< ITM 
 885:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_IRR_ATREADYM_Msk               (1UL /*<< ITM_IRR_ATREADYM_Pos*/)              /*!< ITM 
 886:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 887:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* ITM Integration Mode Control Register Definitions */
 888:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_IMCR_INTEGRATION_Pos            0U                                            /*!< ITM 
 889:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_IMCR_INTEGRATION_Msk           (1UL /*<< ITM_IMCR_INTEGRATION_Pos*/)          /*!< ITM 
 890:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 891:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* ITM Lock Status Register Definitions */
 892:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_LSR_ByteAcc_Pos                 2U                                            /*!< ITM 
 893:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_LSR_ByteAcc_Msk                (1UL << ITM_LSR_ByteAcc_Pos)                   /*!< ITM 
 894:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 895:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_LSR_Access_Pos                  1U                                            /*!< ITM 
 896:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_LSR_Access_Msk                 (1UL << ITM_LSR_Access_Pos)                    /*!< ITM 
 897:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 898:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_LSR_Present_Pos                 0U                                            /*!< ITM 
 899:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_LSR_Present_Msk                (1UL /*<< ITM_LSR_Present_Pos*/)               /*!< ITM 
 900:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 901:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /*@}*/ /* end of group CMSIS_ITM */
 902:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 903:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 904:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
 905:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \ingroup  CMSIS_core_register
 906:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \defgroup CMSIS_DWT     Data Watchpoint and Trace (DWT)
 907:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief    Type definitions for the Data Watchpoint and Trace (DWT)
 908:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   @{
 909:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
 910:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 911:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
 912:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief  Structure type to access the Data Watchpoint and Trace Register (DWT).
 913:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
 914:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** typedef struct
 915:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
 916:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  Control Register */
 917:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t CYCCNT;                 /*!< Offset: 0x004 (R/W)  Cycle Count Register */
 918:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t CPICNT;                 /*!< Offset: 0x008 (R/W)  CPI Count Register */
 919:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t EXCCNT;                 /*!< Offset: 0x00C (R/W)  Exception Overhead Count Registe
 920:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t SLEEPCNT;               /*!< Offset: 0x010 (R/W)  Sleep Count Register */
 921:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t LSUCNT;                 /*!< Offset: 0x014 (R/W)  LSU Count Register */
 922:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t FOLDCNT;                /*!< Offset: 0x018 (R/W)  Folded-instruction Count Registe
 923:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t PCSR;                   /*!< Offset: 0x01C (R/ )  Program Counter Sample Register 
 924:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t COMP0;                  /*!< Offset: 0x020 (R/W)  Comparator Register 0 */
 925:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t MASK0;                  /*!< Offset: 0x024 (R/W)  Mask Register 0 */
 926:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t FUNCTION0;              /*!< Offset: 0x028 (R/W)  Function Register 0 */
 927:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED0[1U];
 928:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t COMP1;                  /*!< Offset: 0x030 (R/W)  Comparator Register 1 */
 929:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t MASK1;                  /*!< Offset: 0x034 (R/W)  Mask Register 1 */
 930:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t FUNCTION1;              /*!< Offset: 0x038 (R/W)  Function Register 1 */
 931:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED1[1U];
 932:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t COMP2;                  /*!< Offset: 0x040 (R/W)  Comparator Register 2 */
 933:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t MASK2;                  /*!< Offset: 0x044 (R/W)  Mask Register 2 */
 934:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t FUNCTION2;              /*!< Offset: 0x048 (R/W)  Function Register 2 */
 935:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED2[1U];
 936:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t COMP3;                  /*!< Offset: 0x050 (R/W)  Comparator Register 3 */
 937:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t MASK3;                  /*!< Offset: 0x054 (R/W)  Mask Register 3 */
 938:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t FUNCTION3;              /*!< Offset: 0x058 (R/W)  Function Register 3 */
 939:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** } DWT_Type;
 940:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\cc6czdZs.s 			page 43


 941:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* DWT Control Register Definitions */
 942:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_NUMCOMP_Pos               28U                                         /*!< DWT CTR
 943:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_NUMCOMP_Msk               (0xFUL << DWT_CTRL_NUMCOMP_Pos)             /*!< DWT CTR
 944:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 945:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_NOTRCPKT_Pos              27U                                         /*!< DWT CTR
 946:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_NOTRCPKT_Msk              (0x1UL << DWT_CTRL_NOTRCPKT_Pos)            /*!< DWT CTR
 947:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 948:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_NOEXTTRIG_Pos             26U                                         /*!< DWT CTR
 949:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_NOEXTTRIG_Msk             (0x1UL << DWT_CTRL_NOEXTTRIG_Pos)           /*!< DWT CTR
 950:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 951:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_NOCYCCNT_Pos              25U                                         /*!< DWT CTR
 952:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_NOCYCCNT_Msk              (0x1UL << DWT_CTRL_NOCYCCNT_Pos)            /*!< DWT CTR
 953:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 954:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_NOPRFCNT_Pos              24U                                         /*!< DWT CTR
 955:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_NOPRFCNT_Msk              (0x1UL << DWT_CTRL_NOPRFCNT_Pos)            /*!< DWT CTR
 956:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 957:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_CYCEVTENA_Pos             22U                                         /*!< DWT CTR
 958:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_CYCEVTENA_Msk             (0x1UL << DWT_CTRL_CYCEVTENA_Pos)           /*!< DWT CTR
 959:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 960:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_FOLDEVTENA_Pos            21U                                         /*!< DWT CTR
 961:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_FOLDEVTENA_Msk            (0x1UL << DWT_CTRL_FOLDEVTENA_Pos)          /*!< DWT CTR
 962:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 963:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_LSUEVTENA_Pos             20U                                         /*!< DWT CTR
 964:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_LSUEVTENA_Msk             (0x1UL << DWT_CTRL_LSUEVTENA_Pos)           /*!< DWT CTR
 965:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 966:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_SLEEPEVTENA_Pos           19U                                         /*!< DWT CTR
 967:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_SLEEPEVTENA_Msk           (0x1UL << DWT_CTRL_SLEEPEVTENA_Pos)         /*!< DWT CTR
 968:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 969:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_EXCEVTENA_Pos             18U                                         /*!< DWT CTR
 970:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_EXCEVTENA_Msk             (0x1UL << DWT_CTRL_EXCEVTENA_Pos)           /*!< DWT CTR
 971:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 972:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_CPIEVTENA_Pos             17U                                         /*!< DWT CTR
 973:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_CPIEVTENA_Msk             (0x1UL << DWT_CTRL_CPIEVTENA_Pos)           /*!< DWT CTR
 974:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 975:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_EXCTRCENA_Pos             16U                                         /*!< DWT CTR
 976:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_EXCTRCENA_Msk             (0x1UL << DWT_CTRL_EXCTRCENA_Pos)           /*!< DWT CTR
 977:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 978:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_PCSAMPLENA_Pos            12U                                         /*!< DWT CTR
 979:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_PCSAMPLENA_Msk            (0x1UL << DWT_CTRL_PCSAMPLENA_Pos)          /*!< DWT CTR
 980:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 981:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_SYNCTAP_Pos               10U                                         /*!< DWT CTR
 982:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_SYNCTAP_Msk               (0x3UL << DWT_CTRL_SYNCTAP_Pos)             /*!< DWT CTR
 983:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 984:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_CYCTAP_Pos                 9U                                         /*!< DWT CTR
 985:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_CYCTAP_Msk                (0x1UL << DWT_CTRL_CYCTAP_Pos)              /*!< DWT CTR
 986:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 987:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_POSTINIT_Pos               5U                                         /*!< DWT CTR
 988:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_POSTINIT_Msk              (0xFUL << DWT_CTRL_POSTINIT_Pos)            /*!< DWT CTR
 989:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 990:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_POSTPRESET_Pos             1U                                         /*!< DWT CTR
 991:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_POSTPRESET_Msk            (0xFUL << DWT_CTRL_POSTPRESET_Pos)          /*!< DWT CTR
 992:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 993:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_CYCCNTENA_Pos              0U                                         /*!< DWT CTR
 994:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_CYCCNTENA_Msk             (0x1UL /*<< DWT_CTRL_CYCCNTENA_Pos*/)       /*!< DWT CTR
 995:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 996:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* DWT CPI Count Register Definitions */
 997:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CPICNT_CPICNT_Pos               0U                                         /*!< DWT CPI
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\cc6czdZs.s 			page 44


 998:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CPICNT_CPICNT_Msk              (0xFFUL /*<< DWT_CPICNT_CPICNT_Pos*/)       /*!< DWT CPI
 999:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1000:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* DWT Exception Overhead Count Register Definitions */
1001:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_EXCCNT_EXCCNT_Pos               0U                                         /*!< DWT EXC
1002:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_EXCCNT_EXCCNT_Msk              (0xFFUL /*<< DWT_EXCCNT_EXCCNT_Pos*/)       /*!< DWT EXC
1003:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1004:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* DWT Sleep Count Register Definitions */
1005:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_SLEEPCNT_SLEEPCNT_Pos           0U                                         /*!< DWT SLE
1006:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_SLEEPCNT_SLEEPCNT_Msk          (0xFFUL /*<< DWT_SLEEPCNT_SLEEPCNT_Pos*/)   /*!< DWT SLE
1007:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1008:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* DWT LSU Count Register Definitions */
1009:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_LSUCNT_LSUCNT_Pos               0U                                         /*!< DWT LSU
1010:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_LSUCNT_LSUCNT_Msk              (0xFFUL /*<< DWT_LSUCNT_LSUCNT_Pos*/)       /*!< DWT LSU
1011:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1012:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* DWT Folded-instruction Count Register Definitions */
1013:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FOLDCNT_FOLDCNT_Pos             0U                                         /*!< DWT FOL
1014:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FOLDCNT_FOLDCNT_Msk            (0xFFUL /*<< DWT_FOLDCNT_FOLDCNT_Pos*/)     /*!< DWT FOL
1015:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1016:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* DWT Comparator Mask Register Definitions */
1017:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_MASK_MASK_Pos                   0U                                         /*!< DWT MAS
1018:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_MASK_MASK_Msk                  (0x1FUL /*<< DWT_MASK_MASK_Pos*/)           /*!< DWT MAS
1019:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1020:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* DWT Comparator Function Register Definitions */
1021:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FUNCTION_MATCHED_Pos           24U                                         /*!< DWT FUN
1022:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FUNCTION_MATCHED_Msk           (0x1UL << DWT_FUNCTION_MATCHED_Pos)         /*!< DWT FUN
1023:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1024:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FUNCTION_DATAVADDR1_Pos        16U                                         /*!< DWT FUN
1025:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FUNCTION_DATAVADDR1_Msk        (0xFUL << DWT_FUNCTION_DATAVADDR1_Pos)      /*!< DWT FUN
1026:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1027:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FUNCTION_DATAVADDR0_Pos        12U                                         /*!< DWT FUN
1028:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FUNCTION_DATAVADDR0_Msk        (0xFUL << DWT_FUNCTION_DATAVADDR0_Pos)      /*!< DWT FUN
1029:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1030:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FUNCTION_DATAVSIZE_Pos         10U                                         /*!< DWT FUN
1031:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FUNCTION_DATAVSIZE_Msk         (0x3UL << DWT_FUNCTION_DATAVSIZE_Pos)       /*!< DWT FUN
1032:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1033:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FUNCTION_LNK1ENA_Pos            9U                                         /*!< DWT FUN
1034:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FUNCTION_LNK1ENA_Msk           (0x1UL << DWT_FUNCTION_LNK1ENA_Pos)         /*!< DWT FUN
1035:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1036:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FUNCTION_DATAVMATCH_Pos         8U                                         /*!< DWT FUN
1037:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FUNCTION_DATAVMATCH_Msk        (0x1UL << DWT_FUNCTION_DATAVMATCH_Pos)      /*!< DWT FUN
1038:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1039:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FUNCTION_CYCMATCH_Pos           7U                                         /*!< DWT FUN
1040:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FUNCTION_CYCMATCH_Msk          (0x1UL << DWT_FUNCTION_CYCMATCH_Pos)        /*!< DWT FUN
1041:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1042:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FUNCTION_EMITRANGE_Pos          5U                                         /*!< DWT FUN
1043:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FUNCTION_EMITRANGE_Msk         (0x1UL << DWT_FUNCTION_EMITRANGE_Pos)       /*!< DWT FUN
1044:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1045:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FUNCTION_FUNCTION_Pos           0U                                         /*!< DWT FUN
1046:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FUNCTION_FUNCTION_Msk          (0xFUL /*<< DWT_FUNCTION_FUNCTION_Pos*/)    /*!< DWT FUN
1047:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1048:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /*@}*/ /* end of group CMSIS_DWT */
1049:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1050:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1051:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1052:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \ingroup  CMSIS_core_register
1053:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \defgroup CMSIS_TPI     Trace Port Interface (TPI)
1054:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief    Type definitions for the Trace Port Interface (TPI)
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\cc6czdZs.s 			page 45


1055:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   @{
1056:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
1057:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1058:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1059:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief  Structure type to access the Trace Port Interface Register (TPI).
1060:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
1061:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** typedef struct
1062:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
1063:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t SSPSR;                  /*!< Offset: 0x000 (R/ )  Supported Parallel Port Size Reg
1064:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t CSPSR;                  /*!< Offset: 0x004 (R/W)  Current Parallel Port Size Regis
1065:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED0[2U];
1066:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t ACPR;                   /*!< Offset: 0x010 (R/W)  Asynchronous Clock Prescaler Reg
1067:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED1[55U];
1068:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t SPPR;                   /*!< Offset: 0x0F0 (R/W)  Selected Pin Protocol Register *
1069:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED2[131U];
1070:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t FFSR;                   /*!< Offset: 0x300 (R/ )  Formatter and Flush Status Regis
1071:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t FFCR;                   /*!< Offset: 0x304 (R/W)  Formatter and Flush Control Regi
1072:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t FSCR;                   /*!< Offset: 0x308 (R/ )  Formatter Synchronization Counte
1073:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED3[759U];
1074:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t TRIGGER;                /*!< Offset: 0xEE8 (R/ )  TRIGGER */
1075:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t FIFO0;                  /*!< Offset: 0xEEC (R/ )  Integration ETM Data */
1076:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t ITATBCTR2;              /*!< Offset: 0xEF0 (R/ )  ITATBCTR2 */
1077:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED4[1U];
1078:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t ITATBCTR0;              /*!< Offset: 0xEF8 (R/ )  ITATBCTR0 */
1079:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t FIFO1;                  /*!< Offset: 0xEFC (R/ )  Integration ITM Data */
1080:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t ITCTRL;                 /*!< Offset: 0xF00 (R/W)  Integration Mode Control */
1081:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED5[39U];
1082:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t CLAIMSET;               /*!< Offset: 0xFA0 (R/W)  Claim tag set */
1083:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t CLAIMCLR;               /*!< Offset: 0xFA4 (R/W)  Claim tag clear */
1084:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED7[8U];
1085:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t DEVID;                  /*!< Offset: 0xFC8 (R/ )  TPIU_DEVID */
1086:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t DEVTYPE;                /*!< Offset: 0xFCC (R/ )  TPIU_DEVTYPE */
1087:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** } TPI_Type;
1088:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1089:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* TPI Asynchronous Clock Prescaler Register Definitions */
1090:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_ACPR_PRESCALER_Pos              0U                                         /*!< @Deprec
1091:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_ACPR_PRESCALER_Msk             (0x1FFFUL /*<< TPI_ACPR_PRESCALER_Pos*/)    /*!< @Deprec
1092:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1093:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_ACPR_SWOSCALER_Pos              0U                                         /*!< TPI ACP
1094:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_ACPR_SWOSCALER_Msk             (0xFFFFUL /*<< TPI_ACPR_SWOSCALER_Pos*/)    /*!< TPI ACP
1095:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1096:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* TPI Selected Pin Protocol Register Definitions */
1097:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_SPPR_TXMODE_Pos                 0U                                         /*!< TPI SPP
1098:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_SPPR_TXMODE_Msk                (0x3UL /*<< TPI_SPPR_TXMODE_Pos*/)          /*!< TPI SPP
1099:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1100:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* TPI Formatter and Flush Status Register Definitions */
1101:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FFSR_FtNonStop_Pos              3U                                         /*!< TPI FFS
1102:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FFSR_FtNonStop_Msk             (0x1UL << TPI_FFSR_FtNonStop_Pos)           /*!< TPI FFS
1103:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1104:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FFSR_TCPresent_Pos              2U                                         /*!< TPI FFS
1105:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FFSR_TCPresent_Msk             (0x1UL << TPI_FFSR_TCPresent_Pos)           /*!< TPI FFS
1106:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1107:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FFSR_FtStopped_Pos              1U                                         /*!< TPI FFS
1108:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FFSR_FtStopped_Msk             (0x1UL << TPI_FFSR_FtStopped_Pos)           /*!< TPI FFS
1109:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1110:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FFSR_FlInProg_Pos               0U                                         /*!< TPI FFS
1111:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FFSR_FlInProg_Msk              (0x1UL /*<< TPI_FFSR_FlInProg_Pos*/)        /*!< TPI FFS
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\cc6czdZs.s 			page 46


1112:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1113:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* TPI Formatter and Flush Control Register Definitions */
1114:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FFCR_TrigIn_Pos                 8U                                         /*!< TPI FFC
1115:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FFCR_TrigIn_Msk                (0x1UL << TPI_FFCR_TrigIn_Pos)              /*!< TPI FFC
1116:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1117:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FFCR_EnFCont_Pos                1U                                         /*!< TPI FFC
1118:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FFCR_EnFCont_Msk               (0x1UL << TPI_FFCR_EnFCont_Pos)             /*!< TPI FFC
1119:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1120:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* TPI TRIGGER Register Definitions */
1121:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_TRIGGER_TRIGGER_Pos             0U                                         /*!< TPI TRI
1122:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_TRIGGER_TRIGGER_Msk            (0x1UL /*<< TPI_TRIGGER_TRIGGER_Pos*/)      /*!< TPI TRI
1123:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1124:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* TPI Integration ETM Data Register Definitions (FIFO0) */
1125:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO0_ITM_ATVALID_Pos          29U                                         /*!< TPI FIF
1126:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO0_ITM_ATVALID_Msk          (0x3UL << TPI_FIFO0_ITM_ATVALID_Pos)        /*!< TPI FIF
1127:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1128:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO0_ITM_bytecount_Pos        27U                                         /*!< TPI FIF
1129:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO0_ITM_bytecount_Msk        (0x3UL << TPI_FIFO0_ITM_bytecount_Pos)      /*!< TPI FIF
1130:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1131:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO0_ETM_ATVALID_Pos          26U                                         /*!< TPI FIF
1132:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO0_ETM_ATVALID_Msk          (0x3UL << TPI_FIFO0_ETM_ATVALID_Pos)        /*!< TPI FIF
1133:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1134:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO0_ETM_bytecount_Pos        24U                                         /*!< TPI FIF
1135:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO0_ETM_bytecount_Msk        (0x3UL << TPI_FIFO0_ETM_bytecount_Pos)      /*!< TPI FIF
1136:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1137:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO0_ETM2_Pos                 16U                                         /*!< TPI FIF
1138:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO0_ETM2_Msk                 (0xFFUL << TPI_FIFO0_ETM2_Pos)              /*!< TPI FIF
1139:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1140:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO0_ETM1_Pos                  8U                                         /*!< TPI FIF
1141:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO0_ETM1_Msk                 (0xFFUL << TPI_FIFO0_ETM1_Pos)              /*!< TPI FIF
1142:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1143:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO0_ETM0_Pos                  0U                                         /*!< TPI FIF
1144:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO0_ETM0_Msk                 (0xFFUL /*<< TPI_FIFO0_ETM0_Pos*/)          /*!< TPI FIF
1145:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1146:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* TPI ITATBCTR2 Register Definitions */
1147:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_ITATBCTR2_ATREADY_Pos           0U                                         /*!< TPI ITA
1148:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_ITATBCTR2_ATREADY_Msk          (0x1UL /*<< TPI_ITATBCTR2_ATREADY_Pos*/)    /*!< TPI ITA
1149:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1150:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* TPI Integration ITM Data Register Definitions (FIFO1) */
1151:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO1_ITM_ATVALID_Pos          29U                                         /*!< TPI FIF
1152:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO1_ITM_ATVALID_Msk          (0x3UL << TPI_FIFO1_ITM_ATVALID_Pos)        /*!< TPI FIF
1153:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1154:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO1_ITM_bytecount_Pos        27U                                         /*!< TPI FIF
1155:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO1_ITM_bytecount_Msk        (0x3UL << TPI_FIFO1_ITM_bytecount_Pos)      /*!< TPI FIF
1156:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1157:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO1_ETM_ATVALID_Pos          26U                                         /*!< TPI FIF
1158:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO1_ETM_ATVALID_Msk          (0x3UL << TPI_FIFO1_ETM_ATVALID_Pos)        /*!< TPI FIF
1159:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1160:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO1_ETM_bytecount_Pos        24U                                         /*!< TPI FIF
1161:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO1_ETM_bytecount_Msk        (0x3UL << TPI_FIFO1_ETM_bytecount_Pos)      /*!< TPI FIF
1162:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1163:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO1_ITM2_Pos                 16U                                         /*!< TPI FIF
1164:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO1_ITM2_Msk                 (0xFFUL << TPI_FIFO1_ITM2_Pos)              /*!< TPI FIF
1165:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1166:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO1_ITM1_Pos                  8U                                         /*!< TPI FIF
1167:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO1_ITM1_Msk                 (0xFFUL << TPI_FIFO1_ITM1_Pos)              /*!< TPI FIF
1168:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\cc6czdZs.s 			page 47


1169:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO1_ITM0_Pos                  0U                                         /*!< TPI FIF
1170:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO1_ITM0_Msk                 (0xFFUL /*<< TPI_FIFO1_ITM0_Pos*/)          /*!< TPI FIF
1171:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1172:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* TPI ITATBCTR0 Register Definitions */
1173:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_ITATBCTR0_ATREADY_Pos           0U                                         /*!< TPI ITA
1174:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_ITATBCTR0_ATREADY_Msk          (0x1UL /*<< TPI_ITATBCTR0_ATREADY_Pos*/)    /*!< TPI ITA
1175:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1176:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* TPI Integration Mode Control Register Definitions */
1177:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_ITCTRL_Mode_Pos                 0U                                         /*!< TPI ITC
1178:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_ITCTRL_Mode_Msk                (0x1UL /*<< TPI_ITCTRL_Mode_Pos*/)          /*!< TPI ITC
1179:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1180:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* TPI DEVID Register Definitions */
1181:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_DEVID_NRZVALID_Pos             11U                                         /*!< TPI DEV
1182:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_DEVID_NRZVALID_Msk             (0x1UL << TPI_DEVID_NRZVALID_Pos)           /*!< TPI DEV
1183:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1184:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_DEVID_MANCVALID_Pos            10U                                         /*!< TPI DEV
1185:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_DEVID_MANCVALID_Msk            (0x1UL << TPI_DEVID_MANCVALID_Pos)          /*!< TPI DEV
1186:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1187:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_DEVID_PTINVALID_Pos             9U                                         /*!< TPI DEV
1188:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_DEVID_PTINVALID_Msk            (0x1UL << TPI_DEVID_PTINVALID_Pos)          /*!< TPI DEV
1189:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1190:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_DEVID_MinBufSz_Pos              6U                                         /*!< TPI DEV
1191:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_DEVID_MinBufSz_Msk             (0x7UL << TPI_DEVID_MinBufSz_Pos)           /*!< TPI DEV
1192:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1193:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_DEVID_AsynClkIn_Pos             5U                                         /*!< TPI DEV
1194:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_DEVID_AsynClkIn_Msk            (0x1UL << TPI_DEVID_AsynClkIn_Pos)          /*!< TPI DEV
1195:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1196:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_DEVID_NrTraceInput_Pos          0U                                         /*!< TPI DEV
1197:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_DEVID_NrTraceInput_Msk         (0x1FUL /*<< TPI_DEVID_NrTraceInput_Pos*/)  /*!< TPI DEV
1198:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1199:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* TPI DEVTYPE Register Definitions */
1200:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_DEVTYPE_MajorType_Pos           4U                                         /*!< TPI DEV
1201:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_DEVTYPE_MajorType_Msk          (0xFUL << TPI_DEVTYPE_MajorType_Pos)        /*!< TPI DEV
1202:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1203:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_DEVTYPE_SubType_Pos             0U                                         /*!< TPI DEV
1204:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_DEVTYPE_SubType_Msk            (0xFUL /*<< TPI_DEVTYPE_SubType_Pos*/)      /*!< TPI DEV
1205:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1206:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /*@}*/ /* end of group CMSIS_TPI */
1207:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1208:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1209:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
1210:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1211:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \ingroup  CMSIS_core_register
1212:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \defgroup CMSIS_MPU     Memory Protection Unit (MPU)
1213:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief    Type definitions for the Memory Protection Unit (MPU)
1214:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   @{
1215:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
1216:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1217:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1218:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief  Structure type to access the Memory Protection Unit (MPU).
1219:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
1220:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** typedef struct
1221:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
1222:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t TYPE;                   /*!< Offset: 0x000 (R/ )  MPU Type Register */
1223:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x004 (R/W)  MPU Control Register */
1224:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t RNR;                    /*!< Offset: 0x008 (R/W)  MPU Region RNRber Register */
1225:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t RBAR;                   /*!< Offset: 0x00C (R/W)  MPU Region Base Address Register
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\cc6czdZs.s 			page 48


1226:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t RASR;                   /*!< Offset: 0x010 (R/W)  MPU Region Attribute and Size Re
1227:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t RBAR_A1;                /*!< Offset: 0x014 (R/W)  MPU Alias 1 Region Base Address 
1228:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t RASR_A1;                /*!< Offset: 0x018 (R/W)  MPU Alias 1 Region Attribute and
1229:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t RBAR_A2;                /*!< Offset: 0x01C (R/W)  MPU Alias 2 Region Base Address 
1230:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t RASR_A2;                /*!< Offset: 0x020 (R/W)  MPU Alias 2 Region Attribute and
1231:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t RBAR_A3;                /*!< Offset: 0x024 (R/W)  MPU Alias 3 Region Base Address 
1232:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t RASR_A3;                /*!< Offset: 0x028 (R/W)  MPU Alias 3 Region Attribute and
1233:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** } MPU_Type;
1234:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1235:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_TYPE_RALIASES                  4U
1236:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1237:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* MPU Type Register Definitions */
1238:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_TYPE_IREGION_Pos               16U                                            /*!< MPU 
1239:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_TYPE_IREGION_Msk               (0xFFUL << MPU_TYPE_IREGION_Pos)               /*!< MPU 
1240:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1241:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_TYPE_DREGION_Pos                8U                                            /*!< MPU 
1242:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_TYPE_DREGION_Msk               (0xFFUL << MPU_TYPE_DREGION_Pos)               /*!< MPU 
1243:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1244:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_TYPE_SEPARATE_Pos               0U                                            /*!< MPU 
1245:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_TYPE_SEPARATE_Msk              (1UL /*<< MPU_TYPE_SEPARATE_Pos*/)             /*!< MPU 
1246:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1247:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* MPU Control Register Definitions */
1248:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_CTRL_PRIVDEFENA_Pos             2U                                            /*!< MPU 
1249:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_CTRL_PRIVDEFENA_Msk            (1UL << MPU_CTRL_PRIVDEFENA_Pos)               /*!< MPU 
1250:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1251:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_CTRL_HFNMIENA_Pos               1U                                            /*!< MPU 
1252:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_CTRL_HFNMIENA_Msk              (1UL << MPU_CTRL_HFNMIENA_Pos)                 /*!< MPU 
1253:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1254:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_CTRL_ENABLE_Pos                 0U                                            /*!< MPU 
1255:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_CTRL_ENABLE_Msk                (1UL /*<< MPU_CTRL_ENABLE_Pos*/)               /*!< MPU 
1256:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1257:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* MPU Region Number Register Definitions */
1258:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RNR_REGION_Pos                  0U                                            /*!< MPU 
1259:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RNR_REGION_Msk                 (0xFFUL /*<< MPU_RNR_REGION_Pos*/)             /*!< MPU 
1260:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1261:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* MPU Region Base Address Register Definitions */
1262:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RBAR_ADDR_Pos                   5U                                            /*!< MPU 
1263:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RBAR_ADDR_Msk                  (0x7FFFFFFUL << MPU_RBAR_ADDR_Pos)             /*!< MPU 
1264:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1265:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RBAR_VALID_Pos                  4U                                            /*!< MPU 
1266:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RBAR_VALID_Msk                 (1UL << MPU_RBAR_VALID_Pos)                    /*!< MPU 
1267:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1268:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RBAR_REGION_Pos                 0U                                            /*!< MPU 
1269:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RBAR_REGION_Msk                (0xFUL /*<< MPU_RBAR_REGION_Pos*/)             /*!< MPU 
1270:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1271:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* MPU Region Attribute and Size Register Definitions */
1272:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_ATTRS_Pos                 16U                                            /*!< MPU 
1273:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_ATTRS_Msk                 (0xFFFFUL << MPU_RASR_ATTRS_Pos)               /*!< MPU 
1274:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1275:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_XN_Pos                    28U                                            /*!< MPU 
1276:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_XN_Msk                    (1UL << MPU_RASR_XN_Pos)                       /*!< MPU 
1277:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1278:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_AP_Pos                    24U                                            /*!< MPU 
1279:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_AP_Msk                    (0x7UL << MPU_RASR_AP_Pos)                     /*!< MPU 
1280:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1281:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_TEX_Pos                   19U                                            /*!< MPU 
1282:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_TEX_Msk                   (0x7UL << MPU_RASR_TEX_Pos)                    /*!< MPU 
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\cc6czdZs.s 			page 49


1283:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1284:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_S_Pos                     18U                                            /*!< MPU 
1285:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_S_Msk                     (1UL << MPU_RASR_S_Pos)                        /*!< MPU 
1286:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1287:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_C_Pos                     17U                                            /*!< MPU 
1288:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_C_Msk                     (1UL << MPU_RASR_C_Pos)                        /*!< MPU 
1289:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1290:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_B_Pos                     16U                                            /*!< MPU 
1291:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_B_Msk                     (1UL << MPU_RASR_B_Pos)                        /*!< MPU 
1292:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1293:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_SRD_Pos                    8U                                            /*!< MPU 
1294:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_SRD_Msk                   (0xFFUL << MPU_RASR_SRD_Pos)                   /*!< MPU 
1295:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1296:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_SIZE_Pos                   1U                                            /*!< MPU 
1297:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_SIZE_Msk                  (0x1FUL << MPU_RASR_SIZE_Pos)                  /*!< MPU 
1298:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1299:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_ENABLE_Pos                 0U                                            /*!< MPU 
1300:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_ENABLE_Msk                (1UL /*<< MPU_RASR_ENABLE_Pos*/)               /*!< MPU 
1301:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1302:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /*@} end of group CMSIS_MPU */
1303:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #endif /* defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U) */
1304:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1305:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1306:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1307:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \ingroup  CMSIS_core_register
1308:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \defgroup CMSIS_FPU     Floating Point Unit (FPU)
1309:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief    Type definitions for the Floating Point Unit (FPU)
1310:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   @{
1311:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
1312:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1313:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1314:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief  Structure type to access the Floating Point Unit (FPU).
1315:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
1316:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** typedef struct
1317:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
1318:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED0[1U];
1319:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t FPCCR;                  /*!< Offset: 0x004 (R/W)  Floating-Point Context Control R
1320:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t FPCAR;                  /*!< Offset: 0x008 (R/W)  Floating-Point Context Address R
1321:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t FPDSCR;                 /*!< Offset: 0x00C (R/W)  Floating-Point Default Status Co
1322:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t MVFR0;                  /*!< Offset: 0x010 (R/ )  Media and FP Feature Register 0 
1323:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t MVFR1;                  /*!< Offset: 0x014 (R/ )  Media and FP Feature Register 1 
1324:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** } FPU_Type;
1325:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1326:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* Floating-Point Context Control Register Definitions */
1327:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCCR_ASPEN_Pos                31U                                            /*!< FPCC
1328:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCCR_ASPEN_Msk                (1UL << FPU_FPCCR_ASPEN_Pos)                   /*!< FPCC
1329:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1330:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCCR_LSPEN_Pos                30U                                            /*!< FPCC
1331:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCCR_LSPEN_Msk                (1UL << FPU_FPCCR_LSPEN_Pos)                   /*!< FPCC
1332:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1333:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCCR_MONRDY_Pos                8U                                            /*!< FPCC
1334:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCCR_MONRDY_Msk               (1UL << FPU_FPCCR_MONRDY_Pos)                  /*!< FPCC
1335:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1336:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCCR_BFRDY_Pos                 6U                                            /*!< FPCC
1337:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCCR_BFRDY_Msk                (1UL << FPU_FPCCR_BFRDY_Pos)                   /*!< FPCC
1338:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1339:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCCR_MMRDY_Pos                 5U                                            /*!< FPCC
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\cc6czdZs.s 			page 50


1340:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCCR_MMRDY_Msk                (1UL << FPU_FPCCR_MMRDY_Pos)                   /*!< FPCC
1341:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1342:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCCR_HFRDY_Pos                 4U                                            /*!< FPCC
1343:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCCR_HFRDY_Msk                (1UL << FPU_FPCCR_HFRDY_Pos)                   /*!< FPCC
1344:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1345:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCCR_THREAD_Pos                3U                                            /*!< FPCC
1346:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCCR_THREAD_Msk               (1UL << FPU_FPCCR_THREAD_Pos)                  /*!< FPCC
1347:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1348:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCCR_USER_Pos                  1U                                            /*!< FPCC
1349:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCCR_USER_Msk                 (1UL << FPU_FPCCR_USER_Pos)                    /*!< FPCC
1350:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1351:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCCR_LSPACT_Pos                0U                                            /*!< FPCC
1352:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCCR_LSPACT_Msk               (1UL /*<< FPU_FPCCR_LSPACT_Pos*/)              /*!< FPCC
1353:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1354:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* Floating-Point Context Address Register Definitions */
1355:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCAR_ADDRESS_Pos               3U                                            /*!< FPCA
1356:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCAR_ADDRESS_Msk              (0x1FFFFFFFUL << FPU_FPCAR_ADDRESS_Pos)        /*!< FPCA
1357:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1358:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* Floating-Point Default Status Control Register Definitions */
1359:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPDSCR_AHP_Pos                 26U                                            /*!< FPDS
1360:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPDSCR_AHP_Msk                 (1UL << FPU_FPDSCR_AHP_Pos)                    /*!< FPDS
1361:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1362:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPDSCR_DN_Pos                  25U                                            /*!< FPDS
1363:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPDSCR_DN_Msk                  (1UL << FPU_FPDSCR_DN_Pos)                     /*!< FPDS
1364:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1365:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPDSCR_FZ_Pos                  24U                                            /*!< FPDS
1366:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPDSCR_FZ_Msk                  (1UL << FPU_FPDSCR_FZ_Pos)                     /*!< FPDS
1367:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1368:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPDSCR_RMode_Pos               22U                                            /*!< FPDS
1369:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPDSCR_RMode_Msk               (3UL << FPU_FPDSCR_RMode_Pos)                  /*!< FPDS
1370:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1371:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* Media and FP Feature Register 0 Definitions */
1372:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR0_FP_rounding_modes_Pos    28U                                            /*!< MVFR
1373:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR0_FP_rounding_modes_Msk    (0xFUL << FPU_MVFR0_FP_rounding_modes_Pos)     /*!< MVFR
1374:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1375:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR0_Short_vectors_Pos        24U                                            /*!< MVFR
1376:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR0_Short_vectors_Msk        (0xFUL << FPU_MVFR0_Short_vectors_Pos)         /*!< MVFR
1377:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1378:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR0_Square_root_Pos          20U                                            /*!< MVFR
1379:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR0_Square_root_Msk          (0xFUL << FPU_MVFR0_Square_root_Pos)           /*!< MVFR
1380:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1381:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR0_Divide_Pos               16U                                            /*!< MVFR
1382:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR0_Divide_Msk               (0xFUL << FPU_MVFR0_Divide_Pos)                /*!< MVFR
1383:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1384:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR0_FP_excep_trapping_Pos    12U                                            /*!< MVFR
1385:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR0_FP_excep_trapping_Msk    (0xFUL << FPU_MVFR0_FP_excep_trapping_Pos)     /*!< MVFR
1386:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1387:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR0_Double_precision_Pos      8U                                            /*!< MVFR
1388:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR0_Double_precision_Msk     (0xFUL << FPU_MVFR0_Double_precision_Pos)      /*!< MVFR
1389:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1390:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR0_Single_precision_Pos      4U                                            /*!< MVFR
1391:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR0_Single_precision_Msk     (0xFUL << FPU_MVFR0_Single_precision_Pos)      /*!< MVFR
1392:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1393:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR0_A_SIMD_registers_Pos      0U                                            /*!< MVFR
1394:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR0_A_SIMD_registers_Msk     (0xFUL /*<< FPU_MVFR0_A_SIMD_registers_Pos*/)  /*!< MVFR
1395:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1396:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* Media and FP Feature Register 1 Definitions */
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\cc6czdZs.s 			page 51


1397:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR1_FP_fused_MAC_Pos         28U                                            /*!< MVFR
1398:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR1_FP_fused_MAC_Msk         (0xFUL << FPU_MVFR1_FP_fused_MAC_Pos)          /*!< MVFR
1399:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1400:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR1_FP_HPFP_Pos              24U                                            /*!< MVFR
1401:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR1_FP_HPFP_Msk              (0xFUL << FPU_MVFR1_FP_HPFP_Pos)               /*!< MVFR
1402:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1403:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR1_D_NaN_mode_Pos            4U                                            /*!< MVFR
1404:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR1_D_NaN_mode_Msk           (0xFUL << FPU_MVFR1_D_NaN_mode_Pos)            /*!< MVFR
1405:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1406:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR1_FtZ_mode_Pos              0U                                            /*!< MVFR
1407:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR1_FtZ_mode_Msk             (0xFUL /*<< FPU_MVFR1_FtZ_mode_Pos*/)          /*!< MVFR
1408:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1409:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /*@} end of group CMSIS_FPU */
1410:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1411:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1412:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1413:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \ingroup  CMSIS_core_register
1414:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \defgroup CMSIS_CoreDebug       Core Debug Registers (CoreDebug)
1415:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief    Type definitions for the Core Debug Registers
1416:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   @{
1417:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
1418:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1419:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1420:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief  Structure type to access the Core Debug Register (CoreDebug).
1421:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
1422:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** typedef struct
1423:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
1424:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t DHCSR;                  /*!< Offset: 0x000 (R/W)  Debug Halting Control and Status
1425:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __OM  uint32_t DCRSR;                  /*!< Offset: 0x004 ( /W)  Debug Core Register Selector Reg
1426:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t DCRDR;                  /*!< Offset: 0x008 (R/W)  Debug Core Register Data Registe
1427:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t DEMCR;                  /*!< Offset: 0x00C (R/W)  Debug Exception and Monitor Cont
1428:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** } CoreDebug_Type;
1429:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1430:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* Debug Halting Control and Status Register Definitions */
1431:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_DBGKEY_Pos         16U                                            /*!< Core
1432:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_DBGKEY_Msk         (0xFFFFUL << CoreDebug_DHCSR_DBGKEY_Pos)       /*!< Core
1433:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1434:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_S_RESET_ST_Pos     25U                                            /*!< Core
1435:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_S_RESET_ST_Msk     (1UL << CoreDebug_DHCSR_S_RESET_ST_Pos)        /*!< Core
1436:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1437:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Pos    24U                                            /*!< Core
1438:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Msk    (1UL << CoreDebug_DHCSR_S_RETIRE_ST_Pos)       /*!< Core
1439:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1440:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_S_LOCKUP_Pos       19U                                            /*!< Core
1441:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_S_LOCKUP_Msk       (1UL << CoreDebug_DHCSR_S_LOCKUP_Pos)          /*!< Core
1442:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1443:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_S_SLEEP_Pos        18U                                            /*!< Core
1444:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_S_SLEEP_Msk        (1UL << CoreDebug_DHCSR_S_SLEEP_Pos)           /*!< Core
1445:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1446:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_S_HALT_Pos         17U                                            /*!< Core
1447:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_S_HALT_Msk         (1UL << CoreDebug_DHCSR_S_HALT_Pos)            /*!< Core
1448:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1449:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_S_REGRDY_Pos       16U                                            /*!< Core
1450:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_S_REGRDY_Msk       (1UL << CoreDebug_DHCSR_S_REGRDY_Pos)          /*!< Core
1451:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1452:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Pos     5U                                            /*!< Core
1453:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Msk    (1UL << CoreDebug_DHCSR_C_SNAPSTALL_Pos)       /*!< Core
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\cc6czdZs.s 			page 52


1454:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1455:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_C_MASKINTS_Pos      3U                                            /*!< Core
1456:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_C_MASKINTS_Msk     (1UL << CoreDebug_DHCSR_C_MASKINTS_Pos)        /*!< Core
1457:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1458:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_C_STEP_Pos          2U                                            /*!< Core
1459:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_C_STEP_Msk         (1UL << CoreDebug_DHCSR_C_STEP_Pos)            /*!< Core
1460:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1461:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_C_HALT_Pos          1U                                            /*!< Core
1462:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_C_HALT_Msk         (1UL << CoreDebug_DHCSR_C_HALT_Pos)            /*!< Core
1463:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1464:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Pos       0U                                            /*!< Core
1465:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Msk      (1UL /*<< CoreDebug_DHCSR_C_DEBUGEN_Pos*/)     /*!< Core
1466:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1467:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* Debug Core Register Selector Register Definitions */
1468:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DCRSR_REGWnR_Pos         16U                                            /*!< Core
1469:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DCRSR_REGWnR_Msk         (1UL << CoreDebug_DCRSR_REGWnR_Pos)            /*!< Core
1470:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1471:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DCRSR_REGSEL_Pos          0U                                            /*!< Core
1472:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DCRSR_REGSEL_Msk         (0x1FUL /*<< CoreDebug_DCRSR_REGSEL_Pos*/)     /*!< Core
1473:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1474:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* Debug Exception and Monitor Control Register Definitions */
1475:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_TRCENA_Pos         24U                                            /*!< Core
1476:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_TRCENA_Msk         (1UL << CoreDebug_DEMCR_TRCENA_Pos)            /*!< Core
1477:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1478:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_MON_REQ_Pos        19U                                            /*!< Core
1479:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_MON_REQ_Msk        (1UL << CoreDebug_DEMCR_MON_REQ_Pos)           /*!< Core
1480:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1481:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_MON_STEP_Pos       18U                                            /*!< Core
1482:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_MON_STEP_Msk       (1UL << CoreDebug_DEMCR_MON_STEP_Pos)          /*!< Core
1483:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1484:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_MON_PEND_Pos       17U                                            /*!< Core
1485:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_MON_PEND_Msk       (1UL << CoreDebug_DEMCR_MON_PEND_Pos)          /*!< Core
1486:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1487:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_MON_EN_Pos         16U                                            /*!< Core
1488:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_MON_EN_Msk         (1UL << CoreDebug_DEMCR_MON_EN_Pos)            /*!< Core
1489:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1490:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_VC_HARDERR_Pos     10U                                            /*!< Core
1491:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_VC_HARDERR_Msk     (1UL << CoreDebug_DEMCR_VC_HARDERR_Pos)        /*!< Core
1492:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1493:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_VC_INTERR_Pos       9U                                            /*!< Core
1494:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_VC_INTERR_Msk      (1UL << CoreDebug_DEMCR_VC_INTERR_Pos)         /*!< Core
1495:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1496:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_VC_BUSERR_Pos       8U                                            /*!< Core
1497:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_VC_BUSERR_Msk      (1UL << CoreDebug_DEMCR_VC_BUSERR_Pos)         /*!< Core
1498:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1499:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_VC_STATERR_Pos      7U                                            /*!< Core
1500:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_VC_STATERR_Msk     (1UL << CoreDebug_DEMCR_VC_STATERR_Pos)        /*!< Core
1501:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1502:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_VC_CHKERR_Pos       6U                                            /*!< Core
1503:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_VC_CHKERR_Msk      (1UL << CoreDebug_DEMCR_VC_CHKERR_Pos)         /*!< Core
1504:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1505:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Pos      5U                                            /*!< Core
1506:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Msk     (1UL << CoreDebug_DEMCR_VC_NOCPERR_Pos)        /*!< Core
1507:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1508:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_VC_MMERR_Pos        4U                                            /*!< Core
1509:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_VC_MMERR_Msk       (1UL << CoreDebug_DEMCR_VC_MMERR_Pos)          /*!< Core
1510:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\cc6czdZs.s 			page 53


1511:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_VC_CORERESET_Pos    0U                                            /*!< Core
1512:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_VC_CORERESET_Msk   (1UL /*<< CoreDebug_DEMCR_VC_CORERESET_Pos*/)  /*!< Core
1513:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1514:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /*@} end of group CMSIS_CoreDebug */
1515:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1516:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1517:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1518:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \ingroup    CMSIS_core_register
1519:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \defgroup   CMSIS_core_bitfield     Core register bit field macros
1520:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief      Macros for use with bit field definitions (xxx_Pos, xxx_Msk).
1521:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   @{
1522:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
1523:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1524:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1525:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief   Mask and shift a bit field value for use in a register bit range.
1526:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \param[in] field  Name of the register bit field.
1527:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \param[in] value  Value of the bit field. This parameter is interpreted as an uint32_t type.
1528:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \return           Masked and shifted value.
1529:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** */
1530:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define _VAL2FLD(field, value)    (((uint32_t)(value) << field ## _Pos) & field ## _Msk)
1531:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1532:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1533:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief     Mask and shift a register value to extract a bit filed value.
1534:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \param[in] field  Name of the register bit field.
1535:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \param[in] value  Value of register. This parameter is interpreted as an uint32_t type.
1536:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \return           Masked and shifted bit field value.
1537:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** */
1538:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define _FLD2VAL(field, value)    (((uint32_t)(value) & field ## _Msk) >> field ## _Pos)
1539:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1540:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /*@} end of group CMSIS_core_bitfield */
1541:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1542:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1543:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1544:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \ingroup    CMSIS_core_register
1545:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \defgroup   CMSIS_core_base     Core Definitions
1546:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief      Definitions for base addresses, unions, and structures.
1547:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   @{
1548:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
1549:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1550:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* Memory mapping of Core Hardware */
1551:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCS_BASE            (0xE000E000UL)                            /*!< System Control Space Bas
1552:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_BASE            (0xE0000000UL)                            /*!< ITM Base Address */
1553:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_BASE            (0xE0001000UL)                            /*!< DWT Base Address */
1554:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_BASE            (0xE0040000UL)                            /*!< TPI Base Address */
1555:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_BASE      (0xE000EDF0UL)                            /*!< Core Debug Base Address 
1556:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick_BASE        (SCS_BASE +  0x0010UL)                    /*!< SysTick Base Address */
1557:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define NVIC_BASE           (SCS_BASE +  0x0100UL)                    /*!< NVIC Base Address */
1558:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_BASE            (SCS_BASE +  0x0D00UL)                    /*!< System Control Block Bas
1559:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1560:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCnSCB              ((SCnSCB_Type    *)     SCS_BASE      )   /*!< System control Register 
1561:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB                 ((SCB_Type       *)     SCB_BASE      )   /*!< SCB configuration struct
1562:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick             ((SysTick_Type   *)     SysTick_BASE  )   /*!< SysTick configuration st
1563:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define NVIC                ((NVIC_Type      *)     NVIC_BASE     )   /*!< NVIC configuration struc
1564:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM                 ((ITM_Type       *)     ITM_BASE      )   /*!< ITM configuration struct
1565:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT                 ((DWT_Type       *)     DWT_BASE      )   /*!< DWT configuration struct
1566:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI                 ((TPI_Type       *)     TPI_BASE      )   /*!< TPI configuration struct
1567:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug           ((CoreDebug_Type *)     CoreDebug_BASE)   /*!< Core Debug configuration
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\cc6czdZs.s 			page 54


1568:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1569:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
1570:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #define MPU_BASE          (SCS_BASE +  0x0D90UL)                    /*!< Memory Protection Unit *
1571:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #define MPU               ((MPU_Type       *)     MPU_BASE      )   /*!< Memory Protection Unit *
1572:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #endif
1573:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1574:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_BASE            (SCS_BASE +  0x0F30UL)                    /*!< Floating Point Unit */
1575:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU                 ((FPU_Type       *)     FPU_BASE      )   /*!< Floating Point Unit */
1576:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1577:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /*@} */
1578:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1579:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1580:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1581:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /*******************************************************************************
1582:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  *                Hardware Abstraction Layer
1583:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   Core Function Interface contains:
1584:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   - Core NVIC Functions
1585:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   - Core SysTick Functions
1586:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   - Core Debug Functions
1587:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   - Core Register Access Functions
1588:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  ******************************************************************************/
1589:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1590:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \defgroup CMSIS_Core_FunctionInterface Functions and Instructions Reference
1591:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** */
1592:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1593:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1594:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1595:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* ##########################   NVIC functions  #################################### */
1596:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1597:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \ingroup  CMSIS_Core_FunctionInterface
1598:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \defgroup CMSIS_Core_NVICFunctions NVIC Functions
1599:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief    Functions that manage interrupts and exceptions via the NVIC.
1600:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   @{
1601:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
1602:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1603:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #ifdef CMSIS_NVIC_VIRTUAL
1604:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #ifndef CMSIS_NVIC_VIRTUAL_HEADER_FILE
1605:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #define CMSIS_NVIC_VIRTUAL_HEADER_FILE "cmsis_nvic_virtual.h"
1606:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #endif
1607:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #include CMSIS_NVIC_VIRTUAL_HEADER_FILE
1608:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #else
1609:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #define NVIC_SetPriorityGrouping    __NVIC_SetPriorityGrouping
1610:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #define NVIC_GetPriorityGrouping    __NVIC_GetPriorityGrouping
1611:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #define NVIC_EnableIRQ              __NVIC_EnableIRQ
1612:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #define NVIC_GetEnableIRQ           __NVIC_GetEnableIRQ
1613:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #define NVIC_DisableIRQ             __NVIC_DisableIRQ
1614:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #define NVIC_GetPendingIRQ          __NVIC_GetPendingIRQ
1615:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #define NVIC_SetPendingIRQ          __NVIC_SetPendingIRQ
1616:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #define NVIC_ClearPendingIRQ        __NVIC_ClearPendingIRQ
1617:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #define NVIC_GetActive              __NVIC_GetActive
1618:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #define NVIC_SetPriority            __NVIC_SetPriority
1619:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #define NVIC_GetPriority            __NVIC_GetPriority
1620:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #define NVIC_SystemReset            __NVIC_SystemReset
1621:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #endif /* CMSIS_NVIC_VIRTUAL */
1622:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1623:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #ifdef CMSIS_VECTAB_VIRTUAL
1624:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #ifndef CMSIS_VECTAB_VIRTUAL_HEADER_FILE
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\cc6czdZs.s 			page 55


1625:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****    #define CMSIS_VECTAB_VIRTUAL_HEADER_FILE "cmsis_vectab_virtual.h"
1626:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #endif
1627:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #include CMSIS_VECTAB_VIRTUAL_HEADER_FILE
1628:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #else
1629:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #define NVIC_SetVector              __NVIC_SetVector
1630:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #define NVIC_GetVector              __NVIC_GetVector
1631:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #endif  /* (CMSIS_VECTAB_VIRTUAL) */
1632:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1633:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define NVIC_USER_IRQ_OFFSET          16
1634:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1635:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1636:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1637:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1638:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief   Set Priority Grouping
1639:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \details Sets the priority grouping field using the required unlock sequence.
1640:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****            The parameter PriorityGroup is assigned to the field SCB->AIRCR [10:8] PRIGROUP field.
1641:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****            Only values from 0..7 are used.
1642:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****            In case of a conflict between priority grouping and available
1643:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****            priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
1644:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \param [in]      PriorityGroup  Priority grouping field.
1645:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
1646:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** __STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
1647:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
1648:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   uint32_t reg_value;
1649:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 a
1650:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1651:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   reg_value  =  SCB->AIRCR;                                                   /* read old register 
1652:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to chan
1653:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   reg_value  =  (reg_value                                   |
1654:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****                 ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
1655:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****                 (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key a
1656:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   SCB->AIRCR =  reg_value;
1657:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** }
1658:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1659:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1660:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1661:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief   Get Priority Grouping
1662:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \details Reads the priority grouping field from the NVIC Interrupt Controller.
1663:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
1664:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
1665:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** __STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
1666:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
1667:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
1668:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** }
1669:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1670:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1671:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1672:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief   Enable Interrupt
1673:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \details Enables a device specific interrupt in the NVIC interrupt controller.
1674:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1675:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \note    IRQn must not be negative.
1676:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
1677:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** __STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
1678:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
1679:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1680:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   {
1681:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\cc6czdZs.s 			page 56


1682:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   }
1683:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** }
1684:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1685:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1686:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1687:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief   Get Interrupt Enable status
1688:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \details Returns a device specific interrupt enable status from the NVIC interrupt controller.
1689:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1690:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \return             0  Interrupt is not enabled.
1691:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \return             1  Interrupt is enabled.
1692:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \note    IRQn must not be negative.
1693:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
1694:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** __STATIC_INLINE uint32_t __NVIC_GetEnableIRQ(IRQn_Type IRQn)
1695:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
1696:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1697:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   {
1698:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     return((uint32_t)(((NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL)
1699:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   }
1700:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   else
1701:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   {
1702:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     return(0U);
1703:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   }
1704:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** }
1705:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1706:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1707:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1708:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief   Disable Interrupt
1709:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \details Disables a device specific interrupt in the NVIC interrupt controller.
1710:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1711:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \note    IRQn must not be negative.
1712:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
1713:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** __STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
1714:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
1715:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
 336              		.loc 4 1715 0
 337 0016 002B     		cmp	r3, #0
 338 0018 0DDB     		blt	.L18
1716:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   {
1717:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 339              		.loc 4 1717 0
 340 001a 5A09     		lsrs	r2, r3, #5
 341 001c 03F01F03 		and	r3, r3, #31
 342              	.LVL30:
 343 0020 0121     		movs	r1, #1
 344 0022 01FA03F3 		lsl	r3, r1, r3
 345 0026 2032     		adds	r2, r2, #32
 346 0028 3049     		ldr	r1, .L24+8
 347 002a 41F82230 		str	r3, [r1, r2, lsl #2]
 348              	.LBB58:
 349              	.LBB59:
 132:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 133:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 134:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 135:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 136:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Disable IRQ Interrupts
 137:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Disables IRQ interrupts by setting the I-bit in the CPSR.
 138:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\cc6czdZs.s 			page 57


 139:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 140:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_irq(void)
 141:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 142:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("cpsid i" : : : "memory");
 143:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 144:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 145:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 146:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 147:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Get Control Register
 148:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Returns the content of the Control Register.
 149:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \return               Control Register value
 150:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 151:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_CONTROL(void)
 152:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 153:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   uint32_t result;
 154:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 155:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, control" : "=r" (result) );
 156:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   return(result);
 157:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 158:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 159:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 160:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 161:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 162:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Get Control Register (non-secure)
 163:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Returns the content of the non-secure Control Register when in secure mode.
 164:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \return               non-secure Control Register value
 165:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 166:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_CONTROL_NS(void)
 167:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 168:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   uint32_t result;
 169:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 170:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, control_ns" : "=r" (result) );
 171:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   return(result);
 172:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 173:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
 174:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 175:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 176:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 177:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Set Control Register
 178:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Writes the given value to the Control Register.
 179:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \param [in]    control  Control Register value to set
 180:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 181:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_CONTROL(uint32_t control)
 182:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 183:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("MSR control, %0" : : "r" (control) : "memory");
 184:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 185:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 186:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 187:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 188:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 189:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Set Control Register (non-secure)
 190:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Writes the given value to the non-secure Control Register when in secure state.
 191:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \param [in]    control  Control Register value to set
 192:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 193:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_CONTROL_NS(uint32_t control)
 194:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 195:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("MSR control_ns, %0" : : "r" (control) : "memory");
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\cc6czdZs.s 			page 58


 196:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 197:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
 198:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 199:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 200:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 201:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Get IPSR Register
 202:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Returns the content of the IPSR Register.
 203:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \return               IPSR Register value
 204:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 205:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_IPSR(void)
 206:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 207:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   uint32_t result;
 208:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 209:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 210:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   return(result);
 211:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 212:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 213:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 214:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 215:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Get APSR Register
 216:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Returns the content of the APSR Register.
 217:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \return               APSR Register value
 218:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 219:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_APSR(void)
 220:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 221:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   uint32_t result;
 222:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 223:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, apsr" : "=r" (result) );
 224:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   return(result);
 225:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 226:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 227:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 228:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 229:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Get xPSR Register
 230:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Returns the content of the xPSR Register.
 231:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \return               xPSR Register value
 232:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 233:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_xPSR(void)
 234:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 235:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   uint32_t result;
 236:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 237:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, xpsr" : "=r" (result) );
 238:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   return(result);
 239:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 240:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 241:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 242:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 243:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Get Process Stack Pointer
 244:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Returns the current value of the Process Stack Pointer (PSP).
 245:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \return               PSP Register value
 246:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 247:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_PSP(void)
 248:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 249:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   register uint32_t result;
 250:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 251:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, psp"  : "=r" (result) );
 252:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   return(result);
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\cc6czdZs.s 			page 59


 253:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 254:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 255:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 256:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 257:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 258:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Get Process Stack Pointer (non-secure)
 259:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Process Stack Pointer (PSP) when in secure s
 260:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \return               PSP Register value
 261:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 262:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_PSP_NS(void)
 263:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 264:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   register uint32_t result;
 265:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 266:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, psp_ns"  : "=r" (result) );
 267:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   return(result);
 268:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 269:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
 270:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 271:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 272:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 273:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Set Process Stack Pointer
 274:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Assigns the given value to the Process Stack Pointer (PSP).
 275:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \param [in]    topOfProcStack  Process Stack Pointer value to set
 276:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 277:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_PSP(uint32_t topOfProcStack)
 278:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 279:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("MSR psp, %0" : : "r" (topOfProcStack) : );
 280:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 281:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 282:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 283:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 284:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 285:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Set Process Stack Pointer (non-secure)
 286:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Process Stack Pointer (PSP) when in secure sta
 287:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \param [in]    topOfProcStack  Process Stack Pointer value to set
 288:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 289:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_PSP_NS(uint32_t topOfProcStack)
 290:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 291:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("MSR psp_ns, %0" : : "r" (topOfProcStack) : );
 292:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 293:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
 294:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 295:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 296:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 297:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Get Main Stack Pointer
 298:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Returns the current value of the Main Stack Pointer (MSP).
 299:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \return               MSP Register value
 300:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 301:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_MSP(void)
 302:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 303:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   register uint32_t result;
 304:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 305:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, msp" : "=r" (result) );
 306:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   return(result);
 307:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 308:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 309:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\cc6czdZs.s 			page 60


 310:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 311:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 312:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Get Main Stack Pointer (non-secure)
 313:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Main Stack Pointer (MSP) when in secure stat
 314:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \return               MSP Register value
 315:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 316:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_MSP_NS(void)
 317:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 318:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   register uint32_t result;
 319:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 320:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, msp_ns" : "=r" (result) );
 321:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   return(result);
 322:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 323:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
 324:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 325:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 326:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 327:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Set Main Stack Pointer
 328:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Assigns the given value to the Main Stack Pointer (MSP).
 329:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \param [in]    topOfMainStack  Main Stack Pointer value to set
 330:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 331:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_MSP(uint32_t topOfMainStack)
 332:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 333:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("MSR msp, %0" : : "r" (topOfMainStack) : );
 334:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 335:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 336:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 337:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 338:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 339:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Set Main Stack Pointer (non-secure)
 340:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Main Stack Pointer (MSP) when in secure state.
 341:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \param [in]    topOfMainStack  Main Stack Pointer value to set
 342:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 343:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_MSP_NS(uint32_t topOfMainStack)
 344:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 345:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("MSR msp_ns, %0" : : "r" (topOfMainStack) : );
 346:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 347:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
 348:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 349:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 350:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 351:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 352:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Get Stack Pointer (non-secure)
 353:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Stack Pointer (SP) when in secure state.
 354:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \return               SP Register value
 355:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 356:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_SP_NS(void)
 357:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 358:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   register uint32_t result;
 359:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 360:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, sp_ns" : "=r" (result) );
 361:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   return(result);
 362:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 363:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 364:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 365:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 366:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Set Stack Pointer (non-secure)
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\cc6czdZs.s 			page 61


 367:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Stack Pointer (SP) when in secure state.
 368:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \param [in]    topOfStack  Stack Pointer value to set
 369:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 370:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_SP_NS(uint32_t topOfStack)
 371:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 372:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("MSR sp_ns, %0" : : "r" (topOfStack) : );
 373:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 374:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
 375:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 376:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 377:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 378:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Get Priority Mask
 379:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Returns the current state of the priority mask bit from the Priority Mask Register.
 380:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \return               Priority Mask value
 381:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 382:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
 383:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 384:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   uint32_t result;
 385:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 386:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 387:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   return(result);
 388:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 389:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 390:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 391:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 392:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 393:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Get Priority Mask (non-secure)
 394:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Returns the current state of the non-secure priority mask bit from the Priority Mask Reg
 395:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \return               Priority Mask value
 396:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 397:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_PRIMASK_NS(void)
 398:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 399:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   uint32_t result;
 400:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 401:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, primask_ns" : "=r" (result) :: "memory");
 402:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   return(result);
 403:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 404:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
 405:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 406:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 407:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 408:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Set Priority Mask
 409:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Assigns the given value to the Priority Mask Register.
 410:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \param [in]    priMask  Priority Mask
 411:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 412:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
 413:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 414:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 415:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 416:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 417:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 418:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 419:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 420:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Set Priority Mask (non-secure)
 421:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Priority Mask Register when in secure state.
 422:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \param [in]    priMask  Priority Mask
 423:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\cc6czdZs.s 			page 62


 424:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_PRIMASK_NS(uint32_t priMask)
 425:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 426:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("MSR primask_ns, %0" : : "r" (priMask) : "memory");
 427:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 428:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
 429:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 430:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 431:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
 432:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****      (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 433:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
 434:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 435:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Enable FIQ
 436:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Enables FIQ interrupts by clearing the F-bit in the CPSR.
 437:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 438:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 439:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_fault_irq(void)
 440:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 441:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("cpsie f" : : : "memory");
 442:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 443:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 444:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 445:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 446:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Disable FIQ
 447:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Disables FIQ interrupts by setting the F-bit in the CPSR.
 448:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 449:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 450:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_fault_irq(void)
 451:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 452:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("cpsid f" : : : "memory");
 453:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 454:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 455:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 456:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 457:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Get Base Priority
 458:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Returns the current value of the Base Priority register.
 459:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \return               Base Priority register value
 460:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 461:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_BASEPRI(void)
 462:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 463:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   uint32_t result;
 464:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 465:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 466:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   return(result);
 467:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 468:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 469:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 470:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 471:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 472:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Get Base Priority (non-secure)
 473:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Base Priority register when in secure state.
 474:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \return               Base Priority register value
 475:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 476:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_BASEPRI_NS(void)
 477:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 478:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   uint32_t result;
 479:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 480:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, basepri_ns" : "=r" (result) );
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\cc6czdZs.s 			page 63


 481:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   return(result);
 482:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 483:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
 484:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 485:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 486:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 487:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Set Base Priority
 488:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Assigns the given value to the Base Priority register.
 489:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \param [in]    basePri  Base Priority value to set
 490:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 491:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_BASEPRI(uint32_t basePri)
 492:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 493:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
 494:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 495:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 496:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 497:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 498:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 499:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Set Base Priority (non-secure)
 500:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Base Priority register when in secure state.
 501:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \param [in]    basePri  Base Priority value to set
 502:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 503:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_BASEPRI_NS(uint32_t basePri)
 504:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 505:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("MSR basepri_ns, %0" : : "r" (basePri) : "memory");
 506:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 507:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
 508:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 509:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 510:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 511:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Set Base Priority with condition
 512:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Assigns the given value to the Base Priority register only if BASEPRI masking is disable
 513:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****            or the new value increases the BASEPRI priority level.
 514:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \param [in]    basePri  Base Priority value to set
 515:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 516:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_BASEPRI_MAX(uint32_t basePri)
 517:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 518:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("MSR basepri_max, %0" : : "r" (basePri) : "memory");
 519:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 520:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 521:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 522:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 523:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Get Fault Mask
 524:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Returns the current value of the Fault Mask register.
 525:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \return               Fault Mask register value
 526:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 527:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_FAULTMASK(void)
 528:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 529:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   uint32_t result;
 530:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 531:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, faultmask" : "=r" (result) );
 532:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   return(result);
 533:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 534:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 535:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 536:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 537:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\cc6czdZs.s 			page 64


 538:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Get Fault Mask (non-secure)
 539:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Fault Mask register when in secure state.
 540:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \return               Fault Mask register value
 541:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 542:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_FAULTMASK_NS(void)
 543:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 544:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   uint32_t result;
 545:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 546:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, faultmask_ns" : "=r" (result) );
 547:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   return(result);
 548:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 549:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
 550:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 551:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 552:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 553:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Set Fault Mask
 554:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Assigns the given value to the Fault Mask register.
 555:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \param [in]    faultMask  Fault Mask value to set
 556:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 557:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_FAULTMASK(uint32_t faultMask)
 558:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 559:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("MSR faultmask, %0" : : "r" (faultMask) : "memory");
 560:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 561:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 562:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 563:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 564:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 565:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Set Fault Mask (non-secure)
 566:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Fault Mask register when in secure state.
 567:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \param [in]    faultMask  Fault Mask value to set
 568:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 569:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_FAULTMASK_NS(uint32_t faultMask)
 570:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 571:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("MSR faultmask_ns, %0" : : "r" (faultMask) : "memory");
 572:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 573:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
 574:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 575:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif /* ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
 576:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****            (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 577:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    ) */
 578:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 579:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 580:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #if ((defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
 581:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    )
 582:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 583:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 584:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Get Process Stack Pointer Limit
 585:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 586:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   Stack Pointer Limit register hence zero is returned always in non-secure
 587:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   mode.
 588:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   
 589:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Returns the current value of the Process Stack Pointer Limit (PSPLIM).
 590:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \return               PSPLIM Register value
 591:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 592:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_PSPLIM(void)
 593:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 594:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\cc6czdZs.s 			page 65


 595:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****     (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3)))
 596:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****     // without main extensions, the non-secure PSPLIM is RAZ/WI
 597:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   return 0U;
 598:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #else
 599:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   register uint32_t result;
 600:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, psplim"  : "=r" (result) );
 601:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   return result;
 602:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
 603:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 604:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 605:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3))
 606:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 607:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Get Process Stack Pointer Limit (non-secure)
 608:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 609:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   Stack Pointer Limit register hence zero is returned always.
 610:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 611:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Process Stack Pointer Limit (PSPLIM) when in
 612:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \return               PSPLIM Register value
 613:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 614:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_PSPLIM_NS(void)
 615:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 616:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)))
 617:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   // without main extensions, the non-secure PSPLIM is RAZ/WI
 618:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   return 0U;
 619:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #else
 620:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   register uint32_t result;
 621:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, psplim_ns"  : "=r" (result) );
 622:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   return result;
 623:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
 624:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 625:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
 626:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 627:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 628:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 629:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Set Process Stack Pointer Limit
 630:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 631:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   Stack Pointer Limit register hence the write is silently ignored in non-secure
 632:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   mode.
 633:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   
 634:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Assigns the given value to the Process Stack Pointer Limit (PSPLIM).
 635:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \param [in]    ProcStackPtrLimit  Process Stack Pointer Limit value to set
 636:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 637:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_PSPLIM(uint32_t ProcStackPtrLimit)
 638:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 639:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \
 640:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****     (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3)))
 641:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   // without main extensions, the non-secure PSPLIM is RAZ/WI
 642:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   (void)ProcStackPtrLimit;
 643:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #else
 644:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("MSR psplim, %0" : : "r" (ProcStackPtrLimit));
 645:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
 646:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 647:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 648:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 649:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE  ) && (__ARM_FEATURE_CMSE   == 3))
 650:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 651:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Set Process Stack Pointer (non-secure)
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\cc6czdZs.s 			page 66


 652:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 653:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   Stack Pointer Limit register hence the write is silently ignored.
 654:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 655:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Process Stack Pointer Limit (PSPLIM) when in s
 656:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \param [in]    ProcStackPtrLimit  Process Stack Pointer Limit value to set
 657:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 658:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_PSPLIM_NS(uint32_t ProcStackPtrLimit)
 659:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 660:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)))
 661:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   // without main extensions, the non-secure PSPLIM is RAZ/WI
 662:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   (void)ProcStackPtrLimit;
 663:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #else
 664:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("MSR psplim_ns, %0\n" : : "r" (ProcStackPtrLimit));
 665:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
 666:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 667:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
 668:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 669:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 670:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 671:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Get Main Stack Pointer Limit
 672:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 673:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   Stack Pointer Limit register hence zero is returned always in non-secure
 674:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   mode.
 675:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 676:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Returns the current value of the Main Stack Pointer Limit (MSPLIM).
 677:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \return               MSPLIM Register value
 678:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 679:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_MSPLIM(void)
 680:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 681:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \
 682:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****     (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3)))
 683:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   // without main extensions, the non-secure MSPLIM is RAZ/WI
 684:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   return 0U;
 685:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #else
 686:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   register uint32_t result;
 687:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, msplim" : "=r" (result) );
 688:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   return result;
 689:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
 690:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 691:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 692:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 693:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE  ) && (__ARM_FEATURE_CMSE   == 3))
 694:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 695:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Get Main Stack Pointer Limit (non-secure)
 696:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 697:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   Stack Pointer Limit register hence zero is returned always.
 698:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 699:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Main Stack Pointer Limit(MSPLIM) when in sec
 700:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \return               MSPLIM Register value
 701:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 702:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_MSPLIM_NS(void)
 703:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 704:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)))
 705:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   // without main extensions, the non-secure MSPLIM is RAZ/WI
 706:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   return 0U;
 707:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #else
 708:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   register uint32_t result;
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\cc6czdZs.s 			page 67


 709:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, msplim_ns" : "=r" (result) );
 710:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   return result;
 711:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
 712:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 713:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
 714:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 715:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 716:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 717:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Set Main Stack Pointer Limit
 718:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 719:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   Stack Pointer Limit register hence the write is silently ignored in non-secure
 720:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   mode.
 721:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 722:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Assigns the given value to the Main Stack Pointer Limit (MSPLIM).
 723:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \param [in]    MainStackPtrLimit  Main Stack Pointer Limit value to set
 724:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 725:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_MSPLIM(uint32_t MainStackPtrLimit)
 726:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 727:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \
 728:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****     (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3)))
 729:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   // without main extensions, the non-secure MSPLIM is RAZ/WI
 730:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   (void)MainStackPtrLimit;
 731:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #else
 732:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("MSR msplim, %0" : : "r" (MainStackPtrLimit));
 733:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
 734:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 735:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 736:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 737:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE  ) && (__ARM_FEATURE_CMSE   == 3))
 738:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 739:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Set Main Stack Pointer Limit (non-secure)
 740:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 741:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   Stack Pointer Limit register hence the write is silently ignored.
 742:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 743:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Main Stack Pointer Limit (MSPLIM) when in secu
 744:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \param [in]    MainStackPtrLimit  Main Stack Pointer value to set
 745:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 746:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_MSPLIM_NS(uint32_t MainStackPtrLimit)
 747:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 748:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)))
 749:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   // without main extensions, the non-secure MSPLIM is RAZ/WI
 750:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   (void)MainStackPtrLimit;
 751:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #else
 752:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("MSR msplim_ns, %0" : : "r" (MainStackPtrLimit));
 753:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
 754:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 755:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
 756:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 757:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif /* ((defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
 758:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    ) */
 759:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 760:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 761:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #if ((defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 762:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
 763:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 764:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 765:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Get FPSCR
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\cc6czdZs.s 			page 68


 766:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Returns the current value of the Floating Point Status/Control register.
 767:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \return               Floating Point Status/Control register value
 768:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 769:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_FPSCR(void)
 770:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 771:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #if ((defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)) && \
 772:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****      (defined (__FPU_USED   ) && (__FPU_USED    == 1U))     )
 773:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #if __has_builtin(__builtin_arm_get_fpscr) || (__GNUC__ > 7) || (__GNUC__ == 7 && __GNUC_MINOR__ >=
 774:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   /* see https://gcc.gnu.org/ml/gcc-patches/2017-04/msg00443.html */
 775:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   return __builtin_arm_get_fpscr();
 776:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #else
 777:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   uint32_t result;
 778:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 779:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("VMRS %0, fpscr" : "=r" (result) );
 780:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   return(result);
 781:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
 782:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #else
 783:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   return(0U);
 784:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
 785:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 786:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 787:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 788:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 789:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Set FPSCR
 790:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Assigns the given value to the Floating Point Status/Control register.
 791:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \param [in]    fpscr  Floating Point Status/Control value to set
 792:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 793:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_FPSCR(uint32_t fpscr)
 794:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 795:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #if ((defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)) && \
 796:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****      (defined (__FPU_USED   ) && (__FPU_USED    == 1U))     )
 797:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #if __has_builtin(__builtin_arm_set_fpscr) || (__GNUC__ > 7) || (__GNUC__ == 7 && __GNUC_MINOR__ >=
 798:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   /* see https://gcc.gnu.org/ml/gcc-patches/2017-04/msg00443.html */
 799:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __builtin_arm_set_fpscr(fpscr);
 800:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #else
 801:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("VMSR fpscr, %0" : : "r" (fpscr) : "vfpcc", "memory");
 802:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
 803:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #else
 804:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   (void)fpscr;
 805:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
 806:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 807:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 808:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif /* ((defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 809:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    ) */
 810:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 811:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 812:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 813:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /*@} end of CMSIS_Core_RegAccFunctions */
 814:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 815:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 816:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /* ##########################  Core Instruction Access  ######################### */
 817:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /** \defgroup CMSIS_Core_InstructionInterface CMSIS Core Instruction Interface
 818:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   Access to dedicated instructions
 819:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   @{
 820:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** */
 821:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 822:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /* Define macros for porting to both thumb1 and thumb2.
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\cc6czdZs.s 			page 69


 823:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  * For thumb1, use low register (r0-r7), specified by constraint "l"
 824:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  * Otherwise, use general registers, specified by constraint "r" */
 825:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #if defined (__thumb__) && !defined (__thumb2__)
 826:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #define __CMSIS_GCC_OUT_REG(r) "=l" (r)
 827:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #define __CMSIS_GCC_RW_REG(r) "+l" (r)
 828:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #define __CMSIS_GCC_USE_REG(r) "l" (r)
 829:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #else
 830:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #define __CMSIS_GCC_OUT_REG(r) "=r" (r)
 831:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #define __CMSIS_GCC_RW_REG(r) "+r" (r)
 832:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #define __CMSIS_GCC_USE_REG(r) "r" (r)
 833:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
 834:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 835:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 836:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   No Operation
 837:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details No Operation does nothing. This instruction can be used for code alignment purposes.
 838:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 839:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #define __NOP()                             __ASM volatile ("nop")
 840:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 841:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 842:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Wait For Interrupt
 843:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Wait For Interrupt is a hint instruction that suspends execution until one of a number o
 844:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 845:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #define __WFI()                             __ASM volatile ("wfi")
 846:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 847:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 848:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 849:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Wait For Event
 850:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Wait For Event is a hint instruction that permits the processor to enter
 851:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****            a low-power state until one of a number of events occurs.
 852:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 853:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #define __WFE()                             __ASM volatile ("wfe")
 854:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 855:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 856:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 857:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Send Event
 858:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Send Event is a hint instruction. It causes an event to be signaled to the CPU.
 859:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 860:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #define __SEV()                             __ASM volatile ("sev")
 861:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 862:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 863:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 864:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Instruction Synchronization Barrier
 865:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Instruction Synchronization Barrier flushes the pipeline in the processor,
 866:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****            so that all instructions following the ISB are fetched from cache or memory,
 867:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****            after the instruction has been completed.
 868:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 869:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __ISB(void)
 870:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 871:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("isb 0xF":::"memory");
 872:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 873:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 874:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 875:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 876:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Data Synchronization Barrier
 877:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Acts as a special kind of Data Memory Barrier.
 878:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****            It completes when all explicit memory accesses before this instruction complete.
 879:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\cc6czdZs.s 			page 70


 880:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __DSB(void)
 881:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 882:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("dsb 0xF":::"memory");
 350              		.loc 3 882 0
 351              		.syntax unified
 352              	@ 882 "Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h" 1
 353 002e BFF34F8F 		dsb 0xF
 354              	@ 0 "" 2
 355              		.thumb
 356              		.syntax unified
 357              	.LBE59:
 358              	.LBE58:
 359              	.LBB60:
 360              	.LBB61:
 871:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 361              		.loc 3 871 0
 362              		.syntax unified
 363              	@ 871 "Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h" 1
 364 0032 BFF36F8F 		isb 0xF
 365              	@ 0 "" 2
 366              		.thumb
 367              		.syntax unified
 368              	.L18:
 369              	.LVL31:
 370              	.LBE61:
 371              	.LBE60:
 372              	.LBE57:
 373              	.LBE56:
 374              	.LBB62:
 375              	.LBB63:
 818:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     }
 819:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** }
 820:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 821:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 822:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /*******************************************************************************
 823:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Function Name: Cy_GPIO_ReadOut
 824:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ****************************************************************************//**
 825:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 826:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Reads the current logic level on the pin output driver.
 827:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 828:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param base
 829:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pointer to the pin's port register base address
 830:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 831:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param pinNum
 832:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Position of the pin bit-field within the port register
 833:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 834:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \return
 835:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Logic level on the pin output driver
 836:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 837:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \funcusage
 838:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \snippet gpio/gpio_v1_10_sut_01.cydsn/main_cm4.c snippet_Cy_GPIO_ReadOut
 839:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 840:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *******************************************************************************/
 841:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_ReadOut(GPIO_PRT_Type* base, uint32_t pinNum)
 842:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
 843:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_PIN_VALID(pinNum));
 844:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\cc6czdZs.s 			page 71


 845:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     return (GPIO_PRT_OUT(base) >> pinNum) & CY_GPIO_OUT_MASK;
 846:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** }
 847:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 848:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 849:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /*******************************************************************************
 850:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Function Name: Cy_GPIO_Set
 851:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ****************************************************************************//**
 852:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 853:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Set a pin output to logic state high.
 854:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 855:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * This function should be used only for software driven pins. It does not have
 856:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * any effect on peripheral driven pins.
 857:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 858:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param base
 859:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pointer to the pin's port register base address
 860:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 861:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param pinNum
 862:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Position of the pin bit-field within the port register
 863:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 864:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \funcusage
 865:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \snippet gpio/gpio_v1_10_sut_01.cydsn/main_cm4.c snippet_Cy_GPIO_Set
 866:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 867:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *******************************************************************************/
 868:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_Set(GPIO_PRT_Type* base, uint32_t pinNum)
 869:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
 870:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_PIN_VALID(pinNum));
 871:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     
 872:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     GPIO_PRT_OUT_SET(base) = CY_GPIO_OUT_MASK << pinNum;
 873:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** }
 874:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 875:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 876:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /*******************************************************************************
 877:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Function Name: Cy_GPIO_Clr
 878:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ****************************************************************************//**
 879:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 880:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Set a pin output to logic state Low.
 881:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 882:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * This function should be used only for software driven pins. It does not have
 883:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * any effect on peripheral driven pins.
 884:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 885:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param base
 886:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pointer to the pin's port register base address
 887:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 888:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param pinNum
 889:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Position of the pin bit-field within the port register
 890:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 891:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \funcusage
 892:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \snippet gpio/gpio_v1_10_sut_01.cydsn/main_cm4.c snippet_Cy_GPIO_Clr
 893:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 894:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *******************************************************************************/
 895:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_Clr(GPIO_PRT_Type* base, uint32_t pinNum)
 896:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
 897:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_PIN_VALID(pinNum));
 898:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     
 899:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     GPIO_PRT_OUT_CLR(base) = CY_GPIO_OUT_MASK << pinNum;
 900:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** }
 901:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\cc6czdZs.s 			page 72


 902:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 903:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /*******************************************************************************
 904:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Function Name: Cy_GPIO_Inv
 905:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ****************************************************************************//**
 906:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 907:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Set a pin output logic state to the inverse of the current output
 908:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * logic state.
 909:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 910:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * This function should be used only for software driven pins. It does not have
 911:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * any effect on peripheral driven pins.
 912:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 913:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param base
 914:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pointer to the pin's port register base address
 915:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 916:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param pinNum
 917:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Position of the pin bit-field within the port register
 918:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 919:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \funcusage
 920:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \snippet gpio/gpio_v1_10_sut_01.cydsn/main_cm4.c snippet_Cy_GPIO_Inv
 921:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 922:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *******************************************************************************/
 923:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_Inv(GPIO_PRT_Type* base, uint32_t pinNum)
 924:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
 925:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_PIN_VALID(pinNum));
 926:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     
 927:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     GPIO_PRT_OUT_INV(base) = CY_GPIO_OUT_MASK << pinNum;
 928:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** }
 929:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 930:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 931:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /*******************************************************************************
 932:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Function Name: Cy_GPIO_SetDrivemode
 933:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ****************************************************************************//**
 934:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 935:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Configures the pin output buffer drive mode and input buffer enable.
 936:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 937:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * The output buffer drive mode and input buffer enable are combined into a single
 938:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * parameter. The drive mode controls the behavior of the pin in general.
 939:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Enabling the input buffer allows the digital pin state to be read but also
 940:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * contributes to extra current consumption.
 941:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 942:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param base
 943:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pointer to the pin's port register base address
 944:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 945:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param pinNum
 946:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Position of the pin bit-field within the port register
 947:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 948:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param value
 949:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pin drive mode. Options are detailed in \ref group_gpio_driveModes macros
 950:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 951:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \note 
 952:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * This function modifies a port register in a read-modify-write operation. It is
 953:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * not thread safe as the resource is shared among multiple pins on a port.
 954:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 955:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \funcusage
 956:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \snippet gpio/gpio_v1_10_sut_01.cydsn/main_cm4.c snippet_Cy_GPIO_SetDrivemode
 957:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 958:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *******************************************************************************/
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\cc6czdZs.s 			page 73


 959:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_SetDrivemode(GPIO_PRT_Type* base, uint32_t pinNum, uint32_t value)
 960:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
 961:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t tempReg;
 962:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t pinLoc;
 963:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 964:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_PIN_VALID(pinNum));
 965:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_DM_VALID(value));
 966:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 967:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     pinLoc = pinNum << CY_GPIO_DRIVE_MODE_OFFSET;
 968:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     tempReg = (GPIO_PRT_CFG(base) & ~(CY_GPIO_CFG_DM_MASK << pinLoc));
 969:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     GPIO_PRT_CFG(base) = tempReg | ((value & CY_GPIO_CFG_DM_MASK) << pinLoc);
 970:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** }
 971:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 972:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 973:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /*******************************************************************************
 974:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Function Name: Cy_GPIO_GetDrivemode
 975:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ****************************************************************************//**
 976:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 977:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Returns the pin output buffer drive mode and input buffer enable state.
 978:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 979:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param base
 980:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pointer to the pin's port register base address
 981:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 982:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param pinNum
 983:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Position of the pin bit-field within the port register
 984:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 985:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \return
 986:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pin drive mode. Options are detailed in \ref group_gpio_driveModes macros
 987:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 988:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \funcusage
 989:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \snippet gpio/gpio_v1_10_sut_01.cydsn/main_cm4.c snippet_Cy_GPIO_SetDrivemode
 990:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 991:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *******************************************************************************/
 992:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_GetDrivemode(GPIO_PRT_Type* base, uint32_t pinNum)
 993:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
 994:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_PIN_VALID(pinNum));
 995:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     
 996:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     return (GPIO_PRT_CFG(base) >> (pinNum << CY_GPIO_DRIVE_MODE_OFFSET)) & CY_GPIO_CFG_DM_MASK;
 997:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** }
 998:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 999:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1000:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /*******************************************************************************
1001:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Function Name: Cy_GPIO_SetVtrip
1002:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ****************************************************************************//**
1003:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1004:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Configures the GPIO pin input buffer voltage threshold mode.
1005:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1006:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param base
1007:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pointer to the pin's port register base address
1008:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1009:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param pinNum
1010:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Position of the pin bit-field within the port register
1011:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1012:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param value
1013:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pin voltage threshold mode. Options are detailed in \ref group_gpio_vtrip macros
1014:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1015:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \note 
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\cc6czdZs.s 			page 74


1016:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * This function modifies a port register in a read-modify-write operation. It is
1017:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * not thread safe as the resource is shared among multiple pins on a port.
1018:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1019:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \funcusage
1020:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \snippet gpio/gpio_v1_10_sut_01.cydsn/main_cm4.c snippet_Cy_GPIO_SetVtrip
1021:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1022:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *******************************************************************************/
1023:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_SetVtrip(GPIO_PRT_Type* base, uint32_t pinNum, uint32_t value)
1024:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
1025:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t tempReg;
1026:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1027:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_PIN_VALID(pinNum));
1028:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_VALUE_VALID(value));
1029:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1030:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     tempReg = GPIO_PRT_CFG_IN(base) & ~(CY_GPIO_CFG_IN_VTRIP_SEL_MASK << pinNum);
1031:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     GPIO_PRT_CFG_IN(base) = tempReg | ((value & CY_GPIO_CFG_IN_VTRIP_SEL_MASK) << pinNum);
1032:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** }
1033:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1034:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1035:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /*******************************************************************************
1036:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Function Name: Cy_GPIO_GetVtrip
1037:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ****************************************************************************//**
1038:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1039:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Returns the pin input buffer voltage threshold mode.
1040:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1041:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param base
1042:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pointer to the pin's port register base address
1043:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1044:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param pinNum
1045:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Position of the pin bit-field within the port register
1046:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1047:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \return
1048:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pin voltage threshold mode. Options are detailed in \ref group_gpio_vtrip macros
1049:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1050:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \funcusage
1051:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \snippet gpio/gpio_v1_10_sut_01.cydsn/main_cm4.c snippet_Cy_GPIO_SetVtrip
1052:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1053:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *******************************************************************************/
1054:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_GetVtrip(GPIO_PRT_Type* base, uint32_t pinNum)
1055:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
1056:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_PIN_VALID(pinNum));
1057:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     
1058:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     return (GPIO_PRT_CFG_IN(base) >> pinNum) & CY_GPIO_CFG_IN_VTRIP_SEL_MASK;
1059:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** }
1060:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1061:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1062:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /*******************************************************************************
1063:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Function Name: Cy_GPIO_SetSlewRate
1064:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ****************************************************************************//**
1065:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1066:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Configures the pin output buffer slew rate.
1067:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1068:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \note 
1069:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * This function has no effect for the GPIO ports, where the slew rate
1070:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * configuration is not available. Refer to device datasheet for details.
1071:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1072:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param base
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\cc6czdZs.s 			page 75


1073:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pointer to the pin's port register base address
1074:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1075:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param pinNum
1076:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Position of the pin bit-field within the port register
1077:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1078:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param value
1079:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pin slew rate. Options are detailed in \ref group_gpio_slewRate macros
1080:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1081:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \note 
1082:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * This function modifies a port register in a read-modify-write operation. It is
1083:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * not thread safe as the resource is shared among multiple pins on a port.
1084:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1085:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \funcusage
1086:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \snippet gpio/gpio_v1_10_sut_01.cydsn/main_cm4.c snippet_Cy_GPIO_SetSlewRate
1087:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1088:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *******************************************************************************/
1089:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_SetSlewRate(GPIO_PRT_Type* base, uint32_t pinNum, uint32_t value)
1090:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
1091:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t tempReg;
1092:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1093:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_PIN_VALID(pinNum));
1094:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_VALUE_VALID(value));
1095:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1096:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     tempReg = GPIO_PRT_CFG_OUT(base) & ~(CY_GPIO_CFG_OUT_SLOW_MASK << pinNum);
1097:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     GPIO_PRT_CFG_OUT(base) = tempReg | ((value & CY_GPIO_CFG_OUT_SLOW_MASK) << pinNum);
1098:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** }
1099:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1100:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1101:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /*******************************************************************************
1102:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Function Name: Cy_GPIO_GetSlewRate
1103:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ****************************************************************************//**
1104:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1105:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Returns the pin output buffer slew rate.
1106:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1107:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param base
1108:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pointer to the pin's port register base address
1109:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1110:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param pinNum
1111:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Position of the pin bit-field within the port register
1112:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1113:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \return
1114:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pin slew rate. Options are detailed in \ref group_gpio_slewRate macros
1115:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1116:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \funcusage
1117:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \snippet gpio/gpio_v1_10_sut_01.cydsn/main_cm4.c snippet_Cy_GPIO_SetSlewRate
1118:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1119:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *******************************************************************************/
1120:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_GetSlewRate(GPIO_PRT_Type* base, uint32_t pinNum)
1121:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
1122:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_PIN_VALID(pinNum));
1123:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1124:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     return (GPIO_PRT_CFG_OUT(base) >> pinNum) & CY_GPIO_CFG_OUT_SLOW_MASK;
1125:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** }
1126:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1127:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1128:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /*******************************************************************************
1129:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Function Name: Cy_GPIO_SetDriveSel
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\cc6czdZs.s 			page 76


1130:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ****************************************************************************//**
1131:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1132:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Configures the pin output buffer drive strength.
1133:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1134:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param base
1135:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pointer to the pin's port register base address
1136:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1137:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param pinNum
1138:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Position of the pin bit-field within the port register
1139:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1140:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param value
1141:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pin drive strength. Options are detailed in \ref group_gpio_driveStrength macros
1142:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1143:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \note 
1144:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * This function modifies a port register in a read-modify-write operation. It is
1145:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * not thread safe as the resource is shared among multiple pins on a port.
1146:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1147:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \funcusage
1148:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \snippet gpio/gpio_v1_10_sut_01.cydsn/main_cm4.c snippet_Cy_GPIO_SetDriveSel
1149:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1150:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *******************************************************************************/
1151:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_SetDriveSel(GPIO_PRT_Type* base, uint32_t pinNum, uint32_t value)
1152:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
1153:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t tempReg;
1154:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t pinLoc;
1155:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1156:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_PIN_VALID(pinNum));
1157:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_DRIVE_SEL_VALID(value));
1158:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     
1159:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     pinLoc = (uint32_t)(pinNum << 1u) + CY_GPIO_CFG_OUT_DRIVE_OFFSET;
1160:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     tempReg = GPIO_PRT_CFG_OUT(base) & ~(CY_GPIO_CFG_OUT_DRIVE_SEL_MASK << pinLoc);
1161:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     GPIO_PRT_CFG_OUT(base) = tempReg | ((value & CY_GPIO_CFG_OUT_DRIVE_SEL_MASK) << pinLoc);
1162:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** }
1163:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1164:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1165:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /*******************************************************************************
1166:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Function Name: Cy_GPIO_GetDriveSel
1167:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ****************************************************************************//**
1168:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1169:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Returns the pin output buffer drive strength.
1170:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1171:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param base
1172:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pointer to the pin's port register base address
1173:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1174:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param pinNum
1175:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Position of the pin bit-field within the port register
1176:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1177:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \return
1178:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pin drive strength. Options are detailed in \ref group_gpio_driveStrength macros
1179:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1180:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \funcusage
1181:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \snippet gpio/gpio_v1_10_sut_01.cydsn/main_cm4.c snippet_Cy_GPIO_SetDriveSel
1182:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1183:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *******************************************************************************/
1184:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_GetDriveSel(GPIO_PRT_Type* base, uint32_t pinNum)
1185:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
1186:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_PIN_VALID(pinNum));
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\cc6czdZs.s 			page 77


1187:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1188:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     return ((GPIO_PRT_CFG_OUT(base) >> ((uint32_t)(pinNum << 1u) + CY_GPIO_CFG_OUT_DRIVE_OFFSET)) 
1189:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****             & CY_GPIO_CFG_OUT_DRIVE_SEL_MASK);
1190:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** }
1191:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1192:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /** \} group_gpio_functions_gpio */
1193:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1194:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /**
1195:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \addtogroup group_gpio_functions_sio
1196:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \{
1197:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** */
1198:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1199:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /*******************************************************************************
1200:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Function Name: Cy_GPIO_SetVregEn
1201:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ****************************************************************************//**
1202:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1203:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Configures the SIO pin pair output buffer regulation mode.
1204:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1205:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Note that this function has no effect on non-SIO pins.
1206:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1207:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param base
1208:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pointer to the pin's port register base address
1209:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1210:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param pinNum
1211:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Position of the pin bit-field within the port register
1212:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1213:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param value
1214:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * SIO pair output buffer regulator mode. Options are detailed in \ref group_gpio_sioVreg macros
1215:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1216:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \note 
1217:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * This function modifies a port register in a read-modify-write operation. It is
1218:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * not thread safe as the resource is shared among multiple pins on a port.
1219:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1220:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \funcusage
1221:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \snippet gpio/gpio_v1_10_sut_01.cydsn/main_cm4.c snippet_Cy_GPIO_SetVregEn
1222:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1223:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *******************************************************************************/
1224:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_SetVregEn(GPIO_PRT_Type* base, uint32_t pinNum, uint32_t value)
1225:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
1226:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t tempReg;
1227:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t pinLoc;
1228:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1229:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_PIN_VALID(pinNum));
1230:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_VALUE_VALID(value));
1231:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1232:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     pinLoc = (pinNum & CY_GPIO_SIO_ODD_PIN_MASK) << CY_GPIO_CFG_SIO_OFFSET;
1233:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     tempReg = GPIO_PRT_CFG_SIO(base) & ~(CY_GPIO_VREG_EN_MASK << pinLoc);
1234:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     GPIO_PRT_CFG_SIO(base) = tempReg | ((value & CY_GPIO_VREG_EN_MASK) << pinLoc);
1235:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** }
1236:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1237:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1238:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /*******************************************************************************
1239:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Function Name: Cy_GPIO_GetVregEn
1240:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ****************************************************************************//**
1241:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1242:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Returns the SIO pin pair output buffer regulation mode.
1243:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\cc6czdZs.s 			page 78


1244:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Note that this function has no effect on non-SIO pins.
1245:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1246:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param base
1247:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pointer to the pin's port register base address
1248:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1249:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param pinNum
1250:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Position of the pin bit-field within the port register
1251:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1252:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \return
1253:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * SIO pair output buffer regulator mode. Options are detailed in \ref group_gpio_sioVreg macros
1254:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1255:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \funcusage
1256:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \snippet gpio/gpio_v1_10_sut_01.cydsn/main_cm4.c snippet_Cy_GPIO_SetVregEn
1257:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1258:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *******************************************************************************/
1259:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_GetVregEn(GPIO_PRT_Type* base, uint32_t pinNum)
1260:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
1261:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_PIN_VALID(pinNum));
1262:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     
1263:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     return (GPIO_PRT_CFG_SIO(base) >> ((pinNum & CY_GPIO_SIO_ODD_PIN_MASK) << CY_GPIO_CFG_SIO_OFFSE
1264:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** }
1265:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1266:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1267:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /*******************************************************************************
1268:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Function Name: Cy_GPIO_SetIbufMode
1269:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ****************************************************************************//**
1270:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1271:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Configures the SIO pin pair input buffer mode.
1272:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1273:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Note that this function has no effect on non-SIO pins.
1274:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1275:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param base
1276:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pointer to the pin's port register base address
1277:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1278:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param pinNum
1279:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Position of the pin bit-field within the port register
1280:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1281:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param value
1282:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * SIO pair input buffer mode. Options are detailed in \ref group_gpio_sioIbuf macros
1283:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1284:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \note 
1285:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * This function modifies a port register in a read-modify-write operation. It is
1286:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * not thread safe as the resource is shared among multiple pins on a port.
1287:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1288:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \funcusage
1289:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \snippet gpio/gpio_v1_10_sut_01.cydsn/main_cm4.c snippet_Cy_GPIO_SetIbufMode
1290:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1291:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *******************************************************************************/
1292:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_SetIbufMode(GPIO_PRT_Type* base, uint32_t pinNum, uint32_t value)
1293:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
1294:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t tempReg;
1295:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t pinLoc;
1296:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1297:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_PIN_VALID(pinNum));
1298:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_VALUE_VALID(value));
1299:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1300:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     pinLoc = ((pinNum & CY_GPIO_SIO_ODD_PIN_MASK) << CY_GPIO_CFG_SIO_OFFSET) + CY_GPIO_IBUF_SHIFT;
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\cc6czdZs.s 			page 79


1301:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     tempReg = (GPIO_PRT_CFG_SIO(base) & ~(CY_GPIO_IBUF_MASK << pinLoc));
1302:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     GPIO_PRT_CFG_SIO(base) = tempReg | ((value & CY_GPIO_IBUF_MASK) << pinLoc);
1303:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** }
1304:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1305:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1306:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /*******************************************************************************
1307:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Function Name: Cy_GPIO_GetIbufMode
1308:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ****************************************************************************//**
1309:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1310:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Returns the SIO pin pair input buffer mode.
1311:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1312:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Note that this function has no effect on non-SIO pins.
1313:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1314:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param base
1315:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pointer to the pin's port register base address
1316:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1317:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param pinNum
1318:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Position of the pin bit-field within the port register
1319:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1320:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \return
1321:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * SIO pair input buffer mode. Options are detailed in \ref group_gpio_sioIbuf macros
1322:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1323:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \funcusage
1324:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \snippet gpio/gpio_v1_10_sut_01.cydsn/main_cm4.c snippet_Cy_GPIO_SetIbufMode
1325:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1326:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *******************************************************************************/
1327:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_GetIbufMode(GPIO_PRT_Type* base, uint32_t pinNum)
1328:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
1329:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_PIN_VALID(pinNum));
1330:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     
1331:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     return (GPIO_PRT_CFG_SIO(base) >> (((pinNum & CY_GPIO_SIO_ODD_PIN_MASK) << CY_GPIO_CFG_SIO_OFFS
1332:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** }
1333:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1334:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1335:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /*******************************************************************************
1336:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Function Name: Cy_GPIO_SetVtripSel
1337:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ****************************************************************************//**
1338:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1339:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Configures the SIO pin pair input buffer trip point.
1340:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1341:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Note that this function has no effect on non-SIO pins.
1342:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1343:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param base
1344:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pointer to the pin's port register base address
1345:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1346:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param pinNum
1347:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Position of the pin bit-field within the port register
1348:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1349:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param value
1350:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * SIO pair input buffer trip point. Options are detailed in \ref group_gpio_sioVtrip macros
1351:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1352:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \note 
1353:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * This function modifies a port register in a read-modify-write operation. It is
1354:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * not thread safe as the resource is shared among multiple pins on a port.
1355:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1356:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \funcusage
1357:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \snippet gpio/gpio_v1_10_sut_01.cydsn/main_cm4.c snippet_Cy_GPIO_SetVtripSel
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\cc6czdZs.s 			page 80


1358:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1359:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *******************************************************************************/
1360:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_SetVtripSel(GPIO_PRT_Type* base, uint32_t pinNum, uint32_t value)
1361:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
1362:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t tempReg;
1363:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t pinLoc;
1364:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1365:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_PIN_VALID(pinNum));
1366:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_VALUE_VALID(value));
1367:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1368:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     pinLoc = ((pinNum & CY_GPIO_SIO_ODD_PIN_MASK) << CY_GPIO_CFG_SIO_OFFSET) + CY_GPIO_VTRIP_SEL_SH
1369:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     tempReg = (GPIO_PRT_CFG_SIO(base) & ~(CY_GPIO_VTRIP_SEL_MASK << pinLoc));
1370:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     GPIO_PRT_CFG_SIO(base) = tempReg | ((value & CY_GPIO_VTRIP_SEL_MASK) << pinLoc);
1371:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** }
1372:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1373:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1374:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /*******************************************************************************
1375:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Function Name: Cy_GPIO_GetVtripSel
1376:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ****************************************************************************//**
1377:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1378:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Returns the SIO pin pair input buffer trip point.
1379:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1380:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Note that this function has no effect on non-SIO pins.
1381:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1382:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param base
1383:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pointer to the pin's port register base address
1384:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1385:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param pinNum
1386:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Position of the pin bit-field within the port register
1387:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1388:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \return
1389:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * SIO pair input buffer trip point. Options are detailed in \ref group_gpio_sioVtrip macros
1390:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1391:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \funcusage
1392:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \snippet gpio/gpio_v1_10_sut_01.cydsn/main_cm4.c snippet_Cy_GPIO_SetVtripSel
1393:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1394:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *******************************************************************************/
1395:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_GetVtripSel(GPIO_PRT_Type* base, uint32_t pinNum)
1396:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
1397:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_PIN_VALID(pinNum));
1398:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1399:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     return (GPIO_PRT_CFG_SIO(base) >> (((pinNum & CY_GPIO_SIO_ODD_PIN_MASK) << CY_GPIO_CFG_SIO_OFFS
1400:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** }
1401:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1402:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1403:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /*******************************************************************************
1404:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Function Name: Cy_GPIO_SetVrefSel
1405:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ****************************************************************************//**
1406:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1407:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Configures the SIO reference voltage for the input buffer trip point.
1408:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1409:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Note that this function has no effect on non-SIO pins.
1410:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1411:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param base
1412:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pointer to the pin's port register base address
1413:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1414:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param pinNum
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\cc6czdZs.s 			page 81


1415:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Position of the pin bit-field within the port register
1416:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1417:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param value
1418:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * SIO pair reference voltage. Options are detailed in \ref group_gpio_sioVref macros
1419:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1420:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \note 
1421:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * This function modifies a port register in a read-modify-write operation. It is
1422:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * not thread safe as the resource is shared among multiple pins on a port.
1423:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1424:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \funcusage
1425:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \snippet gpio/gpio_v1_10_sut_01.cydsn/main_cm4.c snippet_Cy_GPIO_SetVrefSel
1426:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1427:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *******************************************************************************/
1428:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_SetVrefSel(GPIO_PRT_Type* base, uint32_t pinNum, uint32_t value)
1429:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
1430:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t tempReg;
1431:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t pinLoc;
1432:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1433:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_PIN_VALID(pinNum));
1434:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_VREF_SEL_VALID(value));
1435:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     
1436:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     pinLoc = ((pinNum & CY_GPIO_SIO_ODD_PIN_MASK) << CY_GPIO_CFG_SIO_OFFSET) + CY_GPIO_VREF_SEL_SHI
1437:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     tempReg = (GPIO_PRT_CFG_SIO(base) & ~(CY_GPIO_VREF_SEL_MASK << pinLoc));
1438:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     GPIO_PRT_CFG_SIO(base) = tempReg | ((value & CY_GPIO_VREF_SEL_MASK) << pinLoc);
1439:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** }
1440:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1441:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1442:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /*******************************************************************************
1443:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Function Name: Cy_GPIO_GetVrefSel
1444:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ****************************************************************************//**
1445:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1446:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Returns the SIO reference voltage for the input buffer trip point.
1447:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1448:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Note that this function has no effect on non-SIO pins.
1449:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1450:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param base
1451:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pointer to the pin's port register base address
1452:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1453:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param pinNum
1454:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Position of the pin bit-field within the port register
1455:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1456:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \return
1457:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * SIO pair reference voltage. Options are detailed in \ref group_gpio_sioVref macros
1458:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1459:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \funcusage
1460:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \snippet gpio/gpio_v1_10_sut_01.cydsn/main_cm4.c snippet_Cy_GPIO_SetVrefSel
1461:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1462:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *******************************************************************************/
1463:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_GetVrefSel(GPIO_PRT_Type* base, uint32_t pinNum)
1464:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
1465:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_PIN_VALID(pinNum));
1466:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     
1467:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     return (GPIO_PRT_CFG_SIO(base) >> (((pinNum & CY_GPIO_SIO_ODD_PIN_MASK) << CY_GPIO_CFG_SIO_OFFS
1468:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** }
1469:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1470:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1471:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /*******************************************************************************
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\cc6czdZs.s 			page 82


1472:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Function Name: Cy_GPIO_SetVohSel
1473:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ****************************************************************************//**
1474:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1475:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Configures the regulated output reference multiplier for the SIO pin pair.
1476:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1477:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * The regulated output reference controls both the output level of digital output
1478:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * pin and the input trip point of digital input pin in the SIO pair.
1479:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1480:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Note that this function has no effect on non-SIO pins.
1481:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1482:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param base
1483:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pointer to the pin's port register base address
1484:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1485:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param pinNum
1486:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Position of the pin bit-field within the port register
1487:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1488:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param value
1489:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * SIO pair reference voltage. Options are detailed in \ref group_gpio_sioVoh macros
1490:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1491:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \note 
1492:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * This function modifies a port register in a read-modify-write operation. It is
1493:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * not thread safe as the resource is shared among multiple pins on a port.
1494:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1495:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \funcusage
1496:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \snippet gpio/gpio_v1_10_sut_01.cydsn/main_cm4.c snippet_Cy_GPIO_SetVohSel
1497:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1498:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *******************************************************************************/
1499:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_SetVohSel(GPIO_PRT_Type* base, uint32_t pinNum, uint32_t value)
1500:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
1501:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t tempReg;
1502:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t pinLoc;
1503:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1504:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_PIN_VALID(pinNum));
1505:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_VOH_SEL_VALID(value));
1506:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1507:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     pinLoc = ((pinNum & CY_GPIO_SIO_ODD_PIN_MASK) << CY_GPIO_CFG_SIO_OFFSET) + CY_GPIO_VOH_SEL_SHIF
1508:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     tempReg = (GPIO_PRT_CFG_SIO(base) & ~(CY_GPIO_VOH_SEL_MASK << pinLoc));
1509:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     GPIO_PRT_CFG_SIO(base) = tempReg | ((value & CY_GPIO_VOH_SEL_MASK) << pinLoc);
1510:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** }
1511:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1512:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1513:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /*******************************************************************************
1514:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Function Name: Cy_GPIO_GetVohSel
1515:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ****************************************************************************//**
1516:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1517:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Returns the regulated output reference multiplier for the SIO pin pair.
1518:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1519:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Note that this function has no effect on non-SIO pins.
1520:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1521:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param base
1522:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pointer to the pin's port register base address
1523:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1524:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param pinNum
1525:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Position of the pin bit-field within the port register
1526:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1527:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \return
1528:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * SIO pair reference voltage. Options are detailed in \ref group_gpio_sioVoh macros
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\cc6czdZs.s 			page 83


1529:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1530:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \funcusage
1531:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \snippet gpio/gpio_v1_10_sut_01.cydsn/main_cm4.c snippet_Cy_GPIO_SetVohSel
1532:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1533:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *******************************************************************************/
1534:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_GetVohSel(GPIO_PRT_Type* base, uint32_t pinNum)
1535:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
1536:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_PIN_VALID(pinNum));
1537:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     
1538:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     return (GPIO_PRT_CFG_SIO(base) >> (((pinNum & CY_GPIO_SIO_ODD_PIN_MASK) << CY_GPIO_CFG_SIO_OFFS
1539:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** }
1540:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1541:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /** \} group_gpio_functions_sio */
1542:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1543:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /**
1544:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \addtogroup group_gpio_functions_interrupt
1545:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \{
1546:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** */
1547:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1548:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /*******************************************************************************
1549:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Function Name: Cy_GPIO_GetInterruptStatus
1550:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ****************************************************************************//**
1551:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1552:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Returns the current unmasked interrupt state of the pin.
1553:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1554:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * The core processor's NVIC is triggered by the masked interrupt bits. This 
1555:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * function allows reading the unmasked interrupt state. Whether the bit
1556:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * positions actually trigger the interrupt are defined by the interrupt mask bits.
1557:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1558:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param base
1559:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pointer to the pin's port register base address
1560:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1561:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param pinNum
1562:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Position of the pin bit-field within the port register
1563:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Bit position 8 is the routed pin through the port glitch filter.
1564:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1565:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \return
1566:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * 0 = Pin interrupt condition not detected
1567:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * 1 = Pin interrupt condition detected
1568:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1569:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \funcusage
1570:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \snippet gpio/gpio_v1_10_sut_01.cydsn/main_cm4.c snippet_Cy_GPIO_GetInterruptStatus
1571:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1572:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *******************************************************************************/
1573:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_GetInterruptStatus(GPIO_PRT_Type* base, uint32_t pinNum)
1574:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
1575:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_FILTER_PIN_VALID(pinNum));
1576:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     
1577:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     return (GPIO_PRT_INTR(base) >> pinNum) & CY_GPIO_INTR_STATUS_MASK;
1578:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** }
1579:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1580:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1581:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /*******************************************************************************
1582:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Function Name: Cy_GPIO_ClearInterrupt
1583:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ****************************************************************************//**
1584:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1585:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Clears the triggered pin interrupt.
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\cc6czdZs.s 			page 84


1586:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1587:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param base
1588:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pointer to the pin's port register base address
1589:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1590:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param pinNum
1591:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Position of the pin bit-field within the port register
1592:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Bit position 8 is the routed pin through the port glitch filter.
1593:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1594:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \funcusage
1595:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \snippet gpio/gpio_v1_10_sut_01.cydsn/main_cm4.c snippet_Cy_GPIO_ClearInterrupt
1596:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1597:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *******************************************************************************/
1598:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_ClearInterrupt(GPIO_PRT_Type* base, uint32_t pinNum)
1599:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
1600:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_FILTER_PIN_VALID(pinNum));
1601:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     
1602:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     /* Any INTR MMIO registers AHB clearing must be preceded with an AHB read access */
1603:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     (void)GPIO_PRT_INTR(base);
 376              		.loc 2 1603 0
 377 0036 2E4B     		ldr	r3, .L24+12
 378 0038 5A69     		ldr	r2, [r3, #20]
1604:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1605:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     GPIO_PRT_INTR(base) = CY_GPIO_INTR_STATUS_MASK << pinNum;
 379              		.loc 2 1605 0
 380 003a 0122     		movs	r2, #1
 381 003c 5A61     		str	r2, [r3, #20]
1606:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1607:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     /* This read ensures that the initial write has been flushed out to the hardware */
1608:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     (void)GPIO_PRT_INTR(base);
 382              		.loc 2 1608 0
 383 003e 5B69     		ldr	r3, [r3, #20]
 384              	.LVL32:
 385              	.LBE63:
 386              	.LBE62:
 167:main_cm4.c    ****     Cy_GPIO_ClearInterrupt(Pin_AnyMotion_INT_PORT, Pin_AnyMotion_INT_NUM);
 168:main_cm4.c    ****     NVIC_ClearPendingIRQ(SysInt_AnyMotionINT_cfg.intrSrc);
 387              		.loc 1 168 0
 388 0040 294B     		ldr	r3, .L24+4
 389 0042 B3F90030 		ldrsh	r3, [r3]
 390              	.LVL33:
 391              	.LBB64:
 392              	.LBB65:
1718:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     __DSB();
1719:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     __ISB();
1720:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   }
1721:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** }
1722:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1723:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1724:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1725:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief   Get Pending Interrupt
1726:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \details Reads the NVIC pending register and returns the pending bit for the specified device spe
1727:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1728:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \return             0  Interrupt status is not pending.
1729:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \return             1  Interrupt status is pending.
1730:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \note    IRQn must not be negative.
1731:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
1732:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** __STATIC_INLINE uint32_t __NVIC_GetPendingIRQ(IRQn_Type IRQn)
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\cc6czdZs.s 			page 85


1733:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
1734:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1735:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   {
1736:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     return((uint32_t)(((NVIC->ISPR[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL)
1737:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   }
1738:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   else
1739:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   {
1740:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     return(0U);
1741:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   }
1742:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** }
1743:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1744:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1745:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1746:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief   Set Pending Interrupt
1747:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \details Sets the pending bit of a device specific interrupt in the NVIC pending register.
1748:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1749:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \note    IRQn must not be negative.
1750:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
1751:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** __STATIC_INLINE void __NVIC_SetPendingIRQ(IRQn_Type IRQn)
1752:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
1753:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1754:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   {
1755:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     NVIC->ISPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
1756:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   }
1757:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** }
1758:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1759:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1760:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1761:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief   Clear Pending Interrupt
1762:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \details Clears the pending bit of a device specific interrupt in the NVIC pending register.
1763:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1764:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \note    IRQn must not be negative.
1765:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
1766:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** __STATIC_INLINE void __NVIC_ClearPendingIRQ(IRQn_Type IRQn)
1767:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
1768:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
 393              		.loc 4 1768 0
 394 0046 002B     		cmp	r3, #0
 395 0048 09DB     		blt	.L19
1769:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   {
1770:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 396              		.loc 4 1770 0
 397 004a 5A09     		lsrs	r2, r3, #5
 398 004c 03F01F03 		and	r3, r3, #31
 399              	.LVL34:
 400 0050 0121     		movs	r1, #1
 401 0052 01FA03F3 		lsl	r3, r1, r3
 402 0056 6032     		adds	r2, r2, #96
 403 0058 2449     		ldr	r1, .L24+8
 404 005a 41F82230 		str	r3, [r1, r2, lsl #2]
 405              	.L19:
 406              	.LVL35:
 407              	.LBE65:
 408              	.LBE64:
 169:main_cm4.c    ****     
 170:main_cm4.c    ****     Cy_SysInt_Init(&SW2_isr_cfg, isr_SW2);
 409              		.loc 1 170 0
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\cc6czdZs.s 			page 86


 410 005e 254C     		ldr	r4, .L24+16
 411 0060 2549     		ldr	r1, .L24+20
 412 0062 2046     		mov	r0, r4
 413 0064 FFF7FEFF 		bl	Cy_SysInt_Init
 414              	.LVL36:
 171:main_cm4.c    ****     NVIC_ClearPendingIRQ(SW2_isr_cfg.intrSrc);
 415              		.loc 1 171 0
 416 0068 B4F90030 		ldrsh	r3, [r4]
 417              	.LVL37:
 418              	.LBB66:
 419              	.LBB67:
1768:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   {
 420              		.loc 4 1768 0
 421 006c 002B     		cmp	r3, #0
 422 006e 08DB     		blt	.L20
 423              		.loc 4 1770 0
 424 0070 5A09     		lsrs	r2, r3, #5
 425 0072 03F01F00 		and	r0, r3, #31
 426 0076 0121     		movs	r1, #1
 427 0078 8140     		lsls	r1, r1, r0
 428 007a 6032     		adds	r2, r2, #96
 429 007c 1B48     		ldr	r0, .L24+8
 430 007e 40F82210 		str	r1, [r0, r2, lsl #2]
 431              	.L20:
 432              	.LVL38:
 433              	.LBE67:
 434              	.LBE66:
 435              	.LBB68:
 436              	.LBB69:
1679:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   {
 437              		.loc 4 1679 0
 438 0082 002B     		cmp	r3, #0
 439 0084 08DB     		blt	.L21
1681:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   }
 440              		.loc 4 1681 0
 441 0086 5909     		lsrs	r1, r3, #5
 442 0088 03F01F03 		and	r3, r3, #31
 443              	.LVL39:
 444 008c 0122     		movs	r2, #1
 445 008e 02FA03F3 		lsl	r3, r2, r3
 446 0092 164A     		ldr	r2, .L24+8
 447 0094 42F82130 		str	r3, [r2, r1, lsl #2]
 448              	.L21:
 449              	.LVL40:
 450              	.LBE69:
 451              	.LBE68:
 172:main_cm4.c    ****     NVIC_EnableIRQ(SW2_isr_cfg.intrSrc);
 173:main_cm4.c    ****     
 174:main_cm4.c    ****     CapSense_Start();
 452              		.loc 1 174 0
 453 0098 FFF7FEFF 		bl	CapSense_Start
 454              	.LVL41:
 175:main_cm4.c    **** 
 176:main_cm4.c    ****     GUI_Init();
 455              		.loc 1 176 0
 456 009c FFF7FEFF 		bl	GUI_Init
 457              	.LVL42:
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\cc6czdZs.s 			page 87


 177:main_cm4.c    ****     Cy_EINK_Start(20);
 458              		.loc 1 177 0
 459 00a0 1420     		movs	r0, #20
 460 00a2 FFF7FEFF 		bl	Cy_EINK_Start
 461              	.LVL43:
 178:main_cm4.c    ****     Cy_EINK_Power(1);
 462              		.loc 1 178 0
 463 00a6 0120     		movs	r0, #1
 464 00a8 FFF7FEFF 		bl	Cy_EINK_Power
 465              	.LVL44:
 179:main_cm4.c    ****     
 180:main_cm4.c    ****     GUI_SetPenSize(1);
 466              		.loc 1 180 0
 467 00ac 0120     		movs	r0, #1
 468 00ae FFF7FEFF 		bl	GUI_SetPenSize
 469              	.LVL45:
 181:main_cm4.c    ****     GUI_SetColor(GUI_BLACK);
 470              		.loc 1 181 0
 471 00b2 0020     		movs	r0, #0
 472 00b4 FFF7FEFF 		bl	GUI_SetColor
 473              	.LVL46:
 182:main_cm4.c    ****     GUI_SetBkColor(GUI_WHITE);
 474              		.loc 1 182 0
 475 00b8 6FF07F40 		mvn	r0, #-16777216
 476 00bc FFF7FEFF 		bl	GUI_SetBkColor
 477              	.LVL47:
 183:main_cm4.c    ****     GUI_Clear();
 478              		.loc 1 183 0
 479 00c0 FFF7FEFF 		bl	GUI_Clear
 480              	.LVL48:
 184:main_cm4.c    ****    
 185:main_cm4.c    ****     UpdateDisplay(CY_EINK_FULL_4STAGE, true);
 481              		.loc 1 185 0
 482 00c4 0121     		movs	r1, #1
 483 00c6 0846     		mov	r0, r1
 484 00c8 FFF7FEFF 		bl	UpdateDisplay
 485              	.LVL49:
 186:main_cm4.c    ****     
 187:main_cm4.c    ****     xTaskCreate(Task_principal, "Task Principal", configMINIMAL_STACK_SIZE, NULL,configMAX_PRIORITI
 486              		.loc 1 187 0
 487 00cc 0023     		movs	r3, #0
 488 00ce 0193     		str	r3, [sp, #4]
 489 00d0 0622     		movs	r2, #6
 490 00d2 0092     		str	r2, [sp]
 491 00d4 8022     		movs	r2, #128
 492 00d6 0949     		ldr	r1, .L24+24
 493 00d8 0948     		ldr	r0, .L24+28
 494 00da FFF7FEFF 		bl	xTaskCreate
 495              	.LVL50:
 188:main_cm4.c    **** 	vTaskStartScheduler();
 496              		.loc 1 188 0
 497 00de FFF7FEFF 		bl	vTaskStartScheduler
 498              	.LVL51:
 499              	.L22:
 500 00e2 FEE7     		b	.L22
 501              	.L25:
 502              		.align	2
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\cc6czdZs.s 			page 88


 503              	.L24:
 504 00e4 80043240 		.word	1077019776
 505 00e8 00000000 		.word	SysInt_AnyMotionINT_cfg
 506 00ec 00E100E0 		.word	-536813312
 507 00f0 80063240 		.word	1077020288
 508 00f4 00000000 		.word	SW2_isr_cfg
 509 00f8 00000000 		.word	isr_SW2
 510 00fc 00000000 		.word	.LC0
 511 0100 00000000 		.word	Task_principal
 512              		.cfi_endproc
 513              	.LFE661:
 514              		.size	main, .-main
 515              		.global	FLAG_modif
 516              		.global	FLAG_menu
 517              		.global	FLAG_option
 518              		.global	FLAG_RED
 519              		.global	data
 520              		.comm	RED_data,8000,4
 521              		.comm	IR_data,8000,4
 522              		.comm	xSemaphoreI2C_BMI,4,4
 523              		.comm	xSemaphoreI2C_MAX,4,4
 524              		.data
 525              		.align	2
 526              		.set	.LANCHOR1,. + 0
 527              		.type	FLAG_option, %object
 528              		.size	FLAG_option, 4
 529              	FLAG_option:
 530 0000 01000000 		.word	1
 531              		.type	FLAG_RED, %object
 532              		.size	FLAG_RED, 4
 533              	FLAG_RED:
 534 0004 01000000 		.word	1
 535              		.section	.rodata.str1.4,"aMS",%progbits,1
 536              		.align	2
 537              	.LC0:
 538 0000 5461736B 		.ascii	"Task Principal\000"
 538      20507269 
 538      6E636970 
 538      616C00
 539              		.bss
 540              		.align	2
 541              		.set	.LANCHOR0,. + 0
 542              		.type	FLAG_menu, %object
 543              		.size	FLAG_menu, 4
 544              	FLAG_menu:
 545 0000 00000000 		.space	4
 546              		.type	FLAG_modif, %object
 547              		.size	FLAG_modif, 4
 548              	FLAG_modif:
 549 0004 00000000 		.space	4
 550              		.type	data, %object
 551              		.size	data, 1
 552              	data:
 553 0008 00       		.space	1
 554              		.text
 555              	.Letext0:
 556              		.file 5 "Generated_Source\\PSoC6\\pdl\\devices/psoc6/include/cy8c6347bzi_bld53.h"
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\cc6czdZs.s 			page 89


 557              		.file 6 "c:\\program files (x86)\\cypress\\psoc creator\\4.4\\psoc creator\\import\\gnu\\arm\\5.4.
 558              		.file 7 "c:\\program files (x86)\\cypress\\psoc creator\\4.4\\psoc creator\\import\\gnu\\arm\\5.4.
 559              		.file 8 "Generated_Source\\PSoC6\\pdl\\devices/psoc6/include/ip/cyip_gpio.h"
 560              		.file 9 "Generated_Source\\PSoC6\\pdl\\devices/psoc6/include/psoc6_01_config.h"
 561              		.file 10 "Generated_Source\\PSoC6\\pdl\\drivers/peripheral/device/cy_device.h"
 562              		.file 11 "Generated_Source\\PSoC6\\pdl\\drivers/peripheral/syslib/cy_syslib.h"
 563              		.file 12 "Generated_Source\\PSoC6\\pdl\\drivers/peripheral/sysint/cy_sysint.h"
 564              		.file 13 "Generated_Source\\PSoC6\\pdl\\drivers/peripheral/scb/cy_scb_i2c.h"
 565              		.file 14 "Generated_Source\\PSoC6\\pdl\\drivers/peripheral/scb/cy_scb_spi.h"
 566              		.file 15 "Generated_Source\\PSoC6\\pdl\\drivers/peripheral/scb/cy_scb_uart.h"
 567              		.file 16 "Generated_Source\\PSoC6\\pdl\\drivers/peripheral/tcpwm/cy_tcpwm_counter.h"
 568              		.file 17 ".\\eInk Library/cy_eink_library.h"
 569              		.file 18 "Generated_Source\\PSoC6\\pdl\\rtos/FreeRTOS/10.0.1/Source/portable/GCC/CM4F/portmacro.h"
 570              		.file 19 "Generated_Source\\PSoC6\\pdl\\rtos/FreeRTOS/10.0.1/Source/include/queue.h"
 571              		.file 20 "Generated_Source\\PSoC6\\pdl\\rtos/FreeRTOS/10.0.1/Source/include/semphr.h"
 572              		.file 21 "Generated_Source\\PSoC6/cyfitter_sysint_cfg.h"
 573              		.file 22 "Generated_Source\\PSoC6/CY_EINK_SPIM.h"
 574              		.file 23 "Generated_Source\\PSoC6/CY_EINK_Timer.h"
 575              		.file 24 "Generated_Source\\PSoC6/UART.h"
 576              		.file 25 "Generated_Source\\PSoC6/MAX_I2C.h"
 577              		.file 26 "Generated_Source\\PSoC6/BMI_I2C.h"
 578              		.file 27 "communication.h"
 579              		.file 28 "interface.h"
 580              		.file 29 "Generated_Source\\PSoC6/CapSense_Sensing.h"
 581              		.file 30 "Generated_Source\\PSoC6/CapSense_Control.h"
 582              		.file 31 "Generated_Source\\PSoC6/CapSense_Structure.h"
 583              		.file 32 "Generated_Source\\PSoC6\\pdl\\rtos/FreeRTOS/10.0.1/Source/include/task.h"
 584              		.file 33 "Generated_Source\\PSoC6\\pdl\\middleware/emWin/code/include/GUI.h"
 585              		.section	.debug_info,"",%progbits
 586              	.Ldebug_info0:
 587 0000 08180000 		.4byte	0x1808
 588 0004 0400     		.2byte	0x4
 589 0006 00000000 		.4byte	.Ldebug_abbrev0
 590 000a 04       		.byte	0x4
 591 000b 01       		.uleb128 0x1
 592 000c 82050000 		.4byte	.LASF455
 593 0010 0C       		.byte	0xc
 594 0011 C0000000 		.4byte	.LASF456
 595 0015 58110000 		.4byte	.LASF457
 596 0019 00000000 		.4byte	.Ldebug_ranges0+0
 597 001d 00000000 		.4byte	0
 598 0021 00000000 		.4byte	.Ldebug_line0
 599 0025 02       		.uleb128 0x2
 600 0026 02       		.byte	0x2
 601 0027 E6030000 		.4byte	0x3e6
 602 002b 05       		.byte	0x5
 603 002c 24       		.byte	0x24
 604 002d E6030000 		.4byte	0x3e6
 605 0031 03       		.uleb128 0x3
 606 0032 131D0000 		.4byte	.LASF0
 607 0036 71       		.sleb128 -15
 608 0037 03       		.uleb128 0x3
 609 0038 26170000 		.4byte	.LASF1
 610 003c 72       		.sleb128 -14
 611 003d 03       		.uleb128 0x3
 612 003e A01D0000 		.4byte	.LASF2
 613 0042 73       		.sleb128 -13
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\cc6czdZs.s 			page 90


 614 0043 03       		.uleb128 0x3
 615 0044 D0060000 		.4byte	.LASF3
 616 0048 74       		.sleb128 -12
 617 0049 03       		.uleb128 0x3
 618 004a F6110000 		.4byte	.LASF4
 619 004e 75       		.sleb128 -11
 620 004f 03       		.uleb128 0x3
 621 0050 521B0000 		.4byte	.LASF5
 622 0054 76       		.sleb128 -10
 623 0055 03       		.uleb128 0x3
 624 0056 E41B0000 		.4byte	.LASF6
 625 005a 7B       		.sleb128 -5
 626 005b 03       		.uleb128 0x3
 627 005c 241B0000 		.4byte	.LASF7
 628 0060 7C       		.sleb128 -4
 629 0061 03       		.uleb128 0x3
 630 0062 75120000 		.4byte	.LASF8
 631 0066 7E       		.sleb128 -2
 632 0067 03       		.uleb128 0x3
 633 0068 FC190000 		.4byte	.LASF9
 634 006c 7F       		.sleb128 -1
 635 006d 04       		.uleb128 0x4
 636 006e 101F0000 		.4byte	.LASF10
 637 0072 00       		.byte	0
 638 0073 04       		.uleb128 0x4
 639 0074 F01B0000 		.4byte	.LASF11
 640 0078 01       		.byte	0x1
 641 0079 04       		.uleb128 0x4
 642 007a C0030000 		.4byte	.LASF12
 643 007e 02       		.byte	0x2
 644 007f 04       		.uleb128 0x4
 645 0080 D2180000 		.4byte	.LASF13
 646 0084 03       		.byte	0x3
 647 0085 04       		.uleb128 0x4
 648 0086 360D0000 		.4byte	.LASF14
 649 008a 04       		.byte	0x4
 650 008b 04       		.uleb128 0x4
 651 008c 37180000 		.4byte	.LASF15
 652 0090 05       		.byte	0x5
 653 0091 04       		.uleb128 0x4
 654 0092 99080000 		.4byte	.LASF16
 655 0096 06       		.byte	0x6
 656 0097 04       		.uleb128 0x4
 657 0098 361B0000 		.4byte	.LASF17
 658 009c 07       		.byte	0x7
 659 009d 04       		.uleb128 0x4
 660 009e 70180000 		.4byte	.LASF18
 661 00a2 08       		.byte	0x8
 662 00a3 04       		.uleb128 0x4
 663 00a4 A90C0000 		.4byte	.LASF19
 664 00a8 09       		.byte	0x9
 665 00a9 04       		.uleb128 0x4
 666 00aa 520D0000 		.4byte	.LASF20
 667 00ae 0A       		.byte	0xa
 668 00af 04       		.uleb128 0x4
 669 00b0 310A0000 		.4byte	.LASF21
 670 00b4 0B       		.byte	0xb
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\cc6czdZs.s 			page 91


 671 00b5 04       		.uleb128 0x4
 672 00b6 68160000 		.4byte	.LASF22
 673 00ba 0C       		.byte	0xc
 674 00bb 04       		.uleb128 0x4
 675 00bc 67070000 		.4byte	.LASF23
 676 00c0 0D       		.byte	0xd
 677 00c1 04       		.uleb128 0x4
 678 00c2 F7170000 		.4byte	.LASF24
 679 00c6 0E       		.byte	0xe
 680 00c7 04       		.uleb128 0x4
 681 00c8 27040000 		.4byte	.LASF25
 682 00cc 0F       		.byte	0xf
 683 00cd 04       		.uleb128 0x4
 684 00ce DE1C0000 		.4byte	.LASF26
 685 00d2 10       		.byte	0x10
 686 00d3 04       		.uleb128 0x4
 687 00d4 81040000 		.4byte	.LASF27
 688 00d8 11       		.byte	0x11
 689 00d9 04       		.uleb128 0x4
 690 00da BB060000 		.4byte	.LASF28
 691 00de 12       		.byte	0x12
 692 00df 04       		.uleb128 0x4
 693 00e0 00100000 		.4byte	.LASF29
 694 00e4 13       		.byte	0x13
 695 00e5 04       		.uleb128 0x4
 696 00e6 9E030000 		.4byte	.LASF30
 697 00ea 14       		.byte	0x14
 698 00eb 04       		.uleb128 0x4
 699 00ec CA1F0000 		.4byte	.LASF31
 700 00f0 15       		.byte	0x15
 701 00f1 04       		.uleb128 0x4
 702 00f2 AC0D0000 		.4byte	.LASF32
 703 00f6 16       		.byte	0x16
 704 00f7 04       		.uleb128 0x4
 705 00f8 38030000 		.4byte	.LASF33
 706 00fc 17       		.byte	0x17
 707 00fd 04       		.uleb128 0x4
 708 00fe 85160000 		.4byte	.LASF34
 709 0102 18       		.byte	0x18
 710 0103 04       		.uleb128 0x4
 711 0104 04110000 		.4byte	.LASF35
 712 0108 19       		.byte	0x19
 713 0109 04       		.uleb128 0x4
 714 010a 2C150000 		.4byte	.LASF36
 715 010e 1A       		.byte	0x1a
 716 010f 04       		.uleb128 0x4
 717 0110 0D0B0000 		.4byte	.LASF37
 718 0114 1B       		.byte	0x1b
 719 0115 04       		.uleb128 0x4
 720 0116 75200000 		.4byte	.LASF38
 721 011a 1C       		.byte	0x1c
 722 011b 04       		.uleb128 0x4
 723 011c 09020000 		.4byte	.LASF39
 724 0120 1D       		.byte	0x1d
 725 0121 04       		.uleb128 0x4
 726 0122 46100000 		.4byte	.LASF40
 727 0126 1E       		.byte	0x1e
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\cc6czdZs.s 			page 92


 728 0127 04       		.uleb128 0x4
 729 0128 2F0E0000 		.4byte	.LASF41
 730 012c 1F       		.byte	0x1f
 731 012d 04       		.uleb128 0x4
 732 012e E8100000 		.4byte	.LASF42
 733 0132 20       		.byte	0x20
 734 0133 04       		.uleb128 0x4
 735 0134 690A0000 		.4byte	.LASF43
 736 0138 21       		.byte	0x21
 737 0139 04       		.uleb128 0x4
 738 013a 7F1E0000 		.4byte	.LASF44
 739 013e 22       		.byte	0x22
 740 013f 04       		.uleb128 0x4
 741 0140 D40E0000 		.4byte	.LASF45
 742 0144 23       		.byte	0x23
 743 0145 04       		.uleb128 0x4
 744 0146 60020000 		.4byte	.LASF46
 745 014a 24       		.byte	0x24
 746 014b 04       		.uleb128 0x4
 747 014c DA170000 		.4byte	.LASF47
 748 0150 25       		.byte	0x25
 749 0151 04       		.uleb128 0x4
 750 0152 07090000 		.4byte	.LASF48
 751 0156 26       		.byte	0x26
 752 0157 04       		.uleb128 0x4
 753 0158 F61C0000 		.4byte	.LASF49
 754 015c 27       		.byte	0x27
 755 015d 04       		.uleb128 0x4
 756 015e B9110000 		.4byte	.LASF50
 757 0162 28       		.byte	0x28
 758 0163 04       		.uleb128 0x4
 759 0164 AA090000 		.4byte	.LASF51
 760 0168 29       		.byte	0x29
 761 0169 04       		.uleb128 0x4
 762 016a 97120000 		.4byte	.LASF52
 763 016e 2A       		.byte	0x2a
 764 016f 04       		.uleb128 0x4
 765 0170 B3180000 		.4byte	.LASF53
 766 0174 2B       		.byte	0x2b
 767 0175 04       		.uleb128 0x4
 768 0176 5C010000 		.4byte	.LASF54
 769 017a 2C       		.byte	0x2c
 770 017b 04       		.uleb128 0x4
 771 017c 14180000 		.4byte	.LASF55
 772 0180 2D       		.byte	0x2d
 773 0181 04       		.uleb128 0x4
 774 0182 43110000 		.4byte	.LASF56
 775 0186 2E       		.byte	0x2e
 776 0187 04       		.uleb128 0x4
 777 0188 951A0000 		.4byte	.LASF57
 778 018c 2F       		.byte	0x2f
 779 018d 04       		.uleb128 0x4
 780 018e B1200000 		.4byte	.LASF58
 781 0192 30       		.byte	0x30
 782 0193 04       		.uleb128 0x4
 783 0194 AD1E0000 		.4byte	.LASF59
 784 0198 31       		.byte	0x31
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\cc6czdZs.s 			page 93


 785 0199 04       		.uleb128 0x4
 786 019a A6190000 		.4byte	.LASF60
 787 019e 32       		.byte	0x32
 788 019f 04       		.uleb128 0x4
 789 01a0 1E0C0000 		.4byte	.LASF61
 790 01a4 33       		.byte	0x33
 791 01a5 04       		.uleb128 0x4
 792 01a6 16000000 		.4byte	.LASF62
 793 01aa 34       		.byte	0x34
 794 01ab 04       		.uleb128 0x4
 795 01ac 4E130000 		.4byte	.LASF63
 796 01b0 35       		.byte	0x35
 797 01b1 04       		.uleb128 0x4
 798 01b2 CE070000 		.4byte	.LASF64
 799 01b6 36       		.byte	0x36
 800 01b7 04       		.uleb128 0x4
 801 01b8 731C0000 		.4byte	.LASF65
 802 01bc 37       		.byte	0x37
 803 01bd 04       		.uleb128 0x4
 804 01be 1A0D0000 		.4byte	.LASF66
 805 01c2 38       		.byte	0x38
 806 01c3 04       		.uleb128 0x4
 807 01c4 11010000 		.4byte	.LASF67
 808 01c8 39       		.byte	0x39
 809 01c9 04       		.uleb128 0x4
 810 01ca 720C0000 		.4byte	.LASF68
 811 01ce 3A       		.byte	0x3a
 812 01cf 04       		.uleb128 0x4
 813 01d0 6F0D0000 		.4byte	.LASF69
 814 01d4 3B       		.byte	0x3b
 815 01d5 04       		.uleb128 0x4
 816 01d6 550C0000 		.4byte	.LASF70
 817 01da 3C       		.byte	0x3c
 818 01db 04       		.uleb128 0x4
 819 01dc 361F0000 		.4byte	.LASF71
 820 01e0 3D       		.byte	0x3d
 821 01e1 04       		.uleb128 0x4
 822 01e2 99130000 		.4byte	.LASF72
 823 01e6 3E       		.byte	0x3e
 824 01e7 04       		.uleb128 0x4
 825 01e8 E3030000 		.4byte	.LASF73
 826 01ec 3F       		.byte	0x3f
 827 01ed 04       		.uleb128 0x4
 828 01ee EE180000 		.4byte	.LASF74
 829 01f2 40       		.byte	0x40
 830 01f3 04       		.uleb128 0x4
 831 01f4 A6140000 		.4byte	.LASF75
 832 01f8 41       		.byte	0x41
 833 01f9 04       		.uleb128 0x4
 834 01fa 02030000 		.4byte	.LASF76
 835 01fe 42       		.byte	0x42
 836 01ff 04       		.uleb128 0x4
 837 0200 161A0000 		.4byte	.LASF77
 838 0204 43       		.byte	0x43
 839 0205 04       		.uleb128 0x4
 840 0206 5C0E0000 		.4byte	.LASF78
 841 020a 44       		.byte	0x44
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\cc6czdZs.s 			page 94


 842 020b 04       		.uleb128 0x4
 843 020c 941F0000 		.4byte	.LASF79
 844 0210 45       		.byte	0x45
 845 0211 04       		.uleb128 0x4
 846 0212 B6130000 		.4byte	.LASF80
 847 0216 46       		.byte	0x46
 848 0217 04       		.uleb128 0x4
 849 0218 691D0000 		.4byte	.LASF81
 850 021c 47       		.byte	0x47
 851 021d 04       		.uleb128 0x4
 852 021e 47200000 		.4byte	.LASF82
 853 0222 48       		.byte	0x48
 854 0223 04       		.uleb128 0x4
 855 0224 DE0D0000 		.4byte	.LASF83
 856 0228 49       		.byte	0x49
 857 0229 04       		.uleb128 0x4
 858 022a 690B0000 		.4byte	.LASF84
 859 022e 4A       		.byte	0x4a
 860 022f 04       		.uleb128 0x4
 861 0230 06130000 		.4byte	.LASF85
 862 0234 4B       		.byte	0x4b
 863 0235 04       		.uleb128 0x4
 864 0236 D2130000 		.4byte	.LASF86
 865 023a 4C       		.byte	0x4c
 866 023b 04       		.uleb128 0x4
 867 023c 65080000 		.4byte	.LASF87
 868 0240 4D       		.byte	0x4d
 869 0241 04       		.uleb128 0x4
 870 0242 53180000 		.4byte	.LASF88
 871 0246 4E       		.byte	0x4e
 872 0247 04       		.uleb128 0x4
 873 0248 FA0D0000 		.4byte	.LASF89
 874 024c 4F       		.byte	0x4f
 875 024d 04       		.uleb128 0x4
 876 024e D4010000 		.4byte	.LASF90
 877 0252 50       		.byte	0x50
 878 0253 04       		.uleb128 0x4
 879 0254 D4160000 		.4byte	.LASF91
 880 0258 51       		.byte	0x51
 881 0259 04       		.uleb128 0x4
 882 025a 2D1C0000 		.4byte	.LASF92
 883 025e 52       		.byte	0x52
 884 025f 04       		.uleb128 0x4
 885 0260 C81E0000 		.4byte	.LASF93
 886 0264 53       		.byte	0x53
 887 0265 04       		.uleb128 0x4
 888 0266 F11F0000 		.4byte	.LASF94
 889 026a 54       		.byte	0x54
 890 026b 04       		.uleb128 0x4
 891 026c F10E0000 		.4byte	.LASF95
 892 0270 55       		.byte	0x55
 893 0271 04       		.uleb128 0x4
 894 0272 E6120000 		.4byte	.LASF96
 895 0276 56       		.byte	0x56
 896 0277 04       		.uleb128 0x4
 897 0278 0D200000 		.4byte	.LASF97
 898 027c 57       		.byte	0x57
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\cc6czdZs.s 			page 95


 899 027d 04       		.uleb128 0x4
 900 027e DA200000 		.4byte	.LASF98
 901 0282 58       		.byte	0x58
 902 0283 04       		.uleb128 0x4
 903 0284 0C150000 		.4byte	.LASF99
 904 0288 59       		.byte	0x59
 905 0289 04       		.uleb128 0x4
 906 028a 2D200000 		.4byte	.LASF100
 907 028e 5A       		.byte	0x5a
 908 028f 04       		.uleb128 0x4
 909 0290 29110000 		.4byte	.LASF101
 910 0294 5B       		.byte	0x5b
 911 0295 04       		.uleb128 0x4
 912 0296 3A050000 		.4byte	.LASF102
 913 029a 5C       		.byte	0x5c
 914 029b 04       		.uleb128 0x4
 915 029c 581A0000 		.4byte	.LASF103
 916 02a0 5D       		.byte	0x5d
 917 02a1 04       		.uleb128 0x4
 918 02a2 290B0000 		.4byte	.LASF104
 919 02a6 5E       		.byte	0x5e
 920 02a7 04       		.uleb128 0x4
 921 02a8 B01F0000 		.4byte	.LASF105
 922 02ac 5F       		.byte	0x5f
 923 02ad 04       		.uleb128 0x4
 924 02ae EF130000 		.4byte	.LASF106
 925 02b2 60       		.byte	0x60
 926 02b3 04       		.uleb128 0x4
 927 02b4 A4040000 		.4byte	.LASF107
 928 02b8 61       		.byte	0x61
 929 02b9 04       		.uleb128 0x4
 930 02ba 621B0000 		.4byte	.LASF108
 931 02be 62       		.byte	0x62
 932 02bf 04       		.uleb128 0x4
 933 02c0 EE0B0000 		.4byte	.LASF109
 934 02c4 63       		.byte	0x63
 935 02c5 04       		.uleb128 0x4
 936 02c6 04210000 		.4byte	.LASF110
 937 02ca 64       		.byte	0x64
 938 02cb 04       		.uleb128 0x4
 939 02cc 48150000 		.4byte	.LASF111
 940 02d0 65       		.byte	0x65
 941 02d1 04       		.uleb128 0x4
 942 02d2 BF090000 		.4byte	.LASF112
 943 02d6 66       		.byte	0x66
 944 02d7 04       		.uleb128 0x4
 945 02d8 8B0B0000 		.4byte	.LASF113
 946 02dc 67       		.byte	0x67
 947 02dd 04       		.uleb128 0x4
 948 02de 310F0000 		.4byte	.LASF114
 949 02e2 68       		.byte	0x68
 950 02e3 04       		.uleb128 0x4
 951 02e4 B1020000 		.4byte	.LASF115
 952 02e8 69       		.byte	0x69
 953 02e9 04       		.uleb128 0x4
 954 02ea 63140000 		.4byte	.LASF116
 955 02ee 6A       		.byte	0x6a
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\cc6czdZs.s 			page 96


 956 02ef 04       		.uleb128 0x4
 957 02f0 4E090000 		.4byte	.LASF117
 958 02f4 6B       		.byte	0x6b
 959 02f5 04       		.uleb128 0x4
 960 02f6 541E0000 		.4byte	.LASF118
 961 02fa 6C       		.byte	0x6c
 962 02fb 04       		.uleb128 0x4
 963 02fc AC120000 		.4byte	.LASF119
 964 0300 6D       		.byte	0x6d
 965 0301 04       		.uleb128 0x4
 966 0302 4E0A0000 		.4byte	.LASF120
 967 0306 6E       		.byte	0x6e
 968 0307 04       		.uleb128 0x4
 969 0308 C91B0000 		.4byte	.LASF121
 970 030c 6F       		.byte	0x6f
 971 030d 04       		.uleb128 0x4
 972 030e 8E0C0000 		.4byte	.LASF122
 973 0312 70       		.byte	0x70
 974 0313 04       		.uleb128 0x4
 975 0314 88000000 		.4byte	.LASF123
 976 0318 71       		.byte	0x71
 977 0319 04       		.uleb128 0x4
 978 031a C6150000 		.4byte	.LASF124
 979 031e 72       		.byte	0x72
 980 031f 04       		.uleb128 0x4
 981 0320 F4060000 		.4byte	.LASF125
 982 0324 73       		.byte	0x73
 983 0325 04       		.uleb128 0x4
 984 0326 091B0000 		.4byte	.LASF126
 985 032a 74       		.byte	0x74
 986 032b 04       		.uleb128 0x4
 987 032c B40F0000 		.4byte	.LASF127
 988 0330 75       		.byte	0x75
 989 0331 04       		.uleb128 0x4
 990 0332 471D0000 		.4byte	.LASF128
 991 0336 76       		.byte	0x76
 992 0337 04       		.uleb128 0x4
 993 0338 66040000 		.4byte	.LASF129
 994 033c 77       		.byte	0x77
 995 033d 04       		.uleb128 0x4
 996 033e 6B190000 		.4byte	.LASF130
 997 0342 78       		.byte	0x78
 998 0343 04       		.uleb128 0x4
 999 0344 A20A0000 		.4byte	.LASF131
 1000 0348 79       		.byte	0x79
 1001 0349 04       		.uleb128 0x4
 1002 034a 9F1C0000 		.4byte	.LASF132
 1003 034e 7A       		.byte	0x7a
 1004 034f 04       		.uleb128 0x4
 1005 0350 4F120000 		.4byte	.LASF133
 1006 0354 7B       		.byte	0x7b
 1007 0355 04       		.uleb128 0x4
 1008 0356 0F070000 		.4byte	.LASF134
 1009 035a 7C       		.byte	0x7c
 1010 035b 04       		.uleb128 0x4
 1011 035c 7C1B0000 		.4byte	.LASF135
 1012 0360 7D       		.byte	0x7d
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\cc6czdZs.s 			page 97


 1013 0361 04       		.uleb128 0x4
 1014 0362 080C0000 		.4byte	.LASF136
 1015 0366 7E       		.byte	0x7e
 1016 0367 04       		.uleb128 0x4
 1017 0368 00000000 		.4byte	.LASF137
 1018 036c 7F       		.byte	0x7f
 1019 036d 04       		.uleb128 0x4
 1020 036e 62150000 		.4byte	.LASF138
 1021 0372 80       		.byte	0x80
 1022 0373 04       		.uleb128 0x4
 1023 0374 9E060000 		.4byte	.LASF139
 1024 0378 81       		.byte	0x81
 1025 0379 04       		.uleb128 0x4
 1026 037a E1020000 		.4byte	.LASF140
 1027 037e 82       		.byte	0x82
 1028 037f 04       		.uleb128 0x4
 1029 0380 4B0F0000 		.4byte	.LASF141
 1030 0384 83       		.byte	0x83
 1031 0385 04       		.uleb128 0x4
 1032 0386 D5000000 		.4byte	.LASF142
 1033 038a 84       		.byte	0x84
 1034 038b 04       		.uleb128 0x4
 1035 038c F60A0000 		.4byte	.LASF143
 1036 0390 85       		.byte	0x85
 1037 0391 04       		.uleb128 0x4
 1038 0392 E5190000 		.4byte	.LASF144
 1039 0396 86       		.byte	0x86
 1040 0397 04       		.uleb128 0x4
 1041 0398 720F0000 		.4byte	.LASF145
 1042 039c 87       		.byte	0x87
 1043 039d 04       		.uleb128 0x4
 1044 039e 35060000 		.4byte	.LASF146
 1045 03a2 88       		.byte	0x88
 1046 03a3 04       		.uleb128 0x4
 1047 03a4 E1150000 		.4byte	.LASF147
 1048 03a8 89       		.byte	0x89
 1049 03a9 04       		.uleb128 0x4
 1050 03aa D51D0000 		.4byte	.LASF148
 1051 03ae 8A       		.byte	0x8a
 1052 03af 04       		.uleb128 0x4
 1053 03b0 40040000 		.4byte	.LASF149
 1054 03b4 8B       		.byte	0x8b
 1055 03b5 04       		.uleb128 0x4
 1056 03b6 3A0C0000 		.4byte	.LASF150
 1057 03ba 8C       		.byte	0x8c
 1058 03bb 04       		.uleb128 0x4
 1059 03bc 090A0000 		.4byte	.LASF151
 1060 03c0 8D       		.byte	0x8d
 1061 03c1 04       		.uleb128 0x4
 1062 03c2 9E170000 		.4byte	.LASF152
 1063 03c6 8E       		.byte	0x8e
 1064 03c7 04       		.uleb128 0x4
 1065 03c8 81120000 		.4byte	.LASF153
 1066 03cc 8F       		.byte	0x8f
 1067 03cd 04       		.uleb128 0x4
 1068 03ce 82080000 		.4byte	.LASF154
 1069 03d2 90       		.byte	0x90
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\cc6czdZs.s 			page 98


 1070 03d3 04       		.uleb128 0x4
 1071 03d4 AF0E0000 		.4byte	.LASF155
 1072 03d8 91       		.byte	0x91
 1073 03d9 04       		.uleb128 0x4
 1074 03da D50B0000 		.4byte	.LASF156
 1075 03de 92       		.byte	0x92
 1076 03df 04       		.uleb128 0x4
 1077 03e0 4B0E0000 		.4byte	.LASF157
 1078 03e4 F0       		.byte	0xf0
 1079 03e5 00       		.byte	0
 1080 03e6 05       		.uleb128 0x5
 1081 03e7 02       		.byte	0x2
 1082 03e8 05       		.byte	0x5
 1083 03e9 DC120000 		.4byte	.LASF158
 1084 03ed 06       		.uleb128 0x6
 1085 03ee D10A0000 		.4byte	.LASF160
 1086 03f2 05       		.byte	0x5
 1087 03f3 F4       		.byte	0xf4
 1088 03f4 25000000 		.4byte	0x25
 1089 03f8 05       		.uleb128 0x5
 1090 03f9 01       		.byte	0x1
 1091 03fa 06       		.byte	0x6
 1092 03fb C21D0000 		.4byte	.LASF159
 1093 03ff 06       		.uleb128 0x6
 1094 0400 A9180000 		.4byte	.LASF161
 1095 0404 06       		.byte	0x6
 1096 0405 1D       		.byte	0x1d
 1097 0406 0A040000 		.4byte	0x40a
 1098 040a 05       		.uleb128 0x5
 1099 040b 01       		.byte	0x1
 1100 040c 08       		.byte	0x8
 1101 040d 921B0000 		.4byte	.LASF162
 1102 0411 06       		.uleb128 0x6
 1103 0412 D6110000 		.4byte	.LASF163
 1104 0416 06       		.byte	0x6
 1105 0417 29       		.byte	0x29
 1106 0418 E6030000 		.4byte	0x3e6
 1107 041c 06       		.uleb128 0x6
 1108 041d 050D0000 		.4byte	.LASF164
 1109 0421 06       		.byte	0x6
 1110 0422 2B       		.byte	0x2b
 1111 0423 27040000 		.4byte	0x427
 1112 0427 05       		.uleb128 0x5
 1113 0428 02       		.byte	0x2
 1114 0429 07       		.byte	0x7
 1115 042a 7D140000 		.4byte	.LASF165
 1116 042e 06       		.uleb128 0x6
 1117 042f 2E030000 		.4byte	.LASF166
 1118 0433 06       		.byte	0x6
 1119 0434 3F       		.byte	0x3f
 1120 0435 39040000 		.4byte	0x439
 1121 0439 05       		.uleb128 0x5
 1122 043a 04       		.byte	0x4
 1123 043b 05       		.byte	0x5
 1124 043c CB160000 		.4byte	.LASF167
 1125 0440 06       		.uleb128 0x6
 1126 0441 A01B0000 		.4byte	.LASF168
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\cc6czdZs.s 			page 99


 1127 0445 06       		.byte	0x6
 1128 0446 41       		.byte	0x41
 1129 0447 4B040000 		.4byte	0x44b
 1130 044b 05       		.uleb128 0x5
 1131 044c 04       		.byte	0x4
 1132 044d 07       		.byte	0x7
 1133 044e 321A0000 		.4byte	.LASF169
 1134 0452 05       		.uleb128 0x5
 1135 0453 08       		.byte	0x8
 1136 0454 05       		.byte	0x5
 1137 0455 B8100000 		.4byte	.LASF170
 1138 0459 05       		.uleb128 0x5
 1139 045a 08       		.byte	0x8
 1140 045b 07       		.byte	0x7
 1141 045c AF070000 		.4byte	.LASF171
 1142 0460 07       		.uleb128 0x7
 1143 0461 04       		.byte	0x4
 1144 0462 05       		.byte	0x5
 1145 0463 696E7400 		.ascii	"int\000"
 1146 0467 05       		.uleb128 0x5
 1147 0468 04       		.byte	0x4
 1148 0469 07       		.byte	0x7
 1149 046a 35020000 		.4byte	.LASF172
 1150 046e 06       		.uleb128 0x6
 1151 046f 890F0000 		.4byte	.LASF173
 1152 0473 07       		.byte	0x7
 1153 0474 18       		.byte	0x18
 1154 0475 FF030000 		.4byte	0x3ff
 1155 0479 06       		.uleb128 0x6
 1156 047a 4A080000 		.4byte	.LASF174
 1157 047e 07       		.byte	0x7
 1158 047f 20       		.byte	0x20
 1159 0480 11040000 		.4byte	0x411
 1160 0484 06       		.uleb128 0x6
 1161 0485 C3140000 		.4byte	.LASF175
 1162 0489 07       		.byte	0x7
 1163 048a 24       		.byte	0x24
 1164 048b 1C040000 		.4byte	0x41c
 1165 048f 06       		.uleb128 0x6
 1166 0490 AA1A0000 		.4byte	.LASF176
 1167 0494 07       		.byte	0x7
 1168 0495 2C       		.byte	0x2c
 1169 0496 2E040000 		.4byte	0x42e
 1170 049a 06       		.uleb128 0x6
 1171 049b 36070000 		.4byte	.LASF177
 1172 049f 07       		.byte	0x7
 1173 04a0 30       		.byte	0x30
 1174 04a1 40040000 		.4byte	0x440
 1175 04a5 08       		.uleb128 0x8
 1176 04a6 040E     		.2byte	0xe04
 1177 04a8 04       		.byte	0x4
 1178 04a9 9601     		.2byte	0x196
 1179 04ab 61050000 		.4byte	0x561
 1180 04af 09       		.uleb128 0x9
 1181 04b0 A5070000 		.4byte	.LASF178
 1182 04b4 04       		.byte	0x4
 1183 04b5 9801     		.2byte	0x198
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\cc6czdZs.s 			page 100


 1184 04b7 7D050000 		.4byte	0x57d
 1185 04bb 00       		.byte	0
 1186 04bc 09       		.uleb128 0x9
 1187 04bd 24160000 		.4byte	.LASF179
 1188 04c1 04       		.byte	0x4
 1189 04c2 9901     		.2byte	0x199
 1190 04c4 82050000 		.4byte	0x582
 1191 04c8 20       		.byte	0x20
 1192 04c9 09       		.uleb128 0x9
 1193 04ca 941C0000 		.4byte	.LASF180
 1194 04ce 04       		.byte	0x4
 1195 04cf 9A01     		.2byte	0x19a
 1196 04d1 92050000 		.4byte	0x592
 1197 04d5 80       		.byte	0x80
 1198 04d6 09       		.uleb128 0x9
 1199 04d7 15080000 		.4byte	.LASF181
 1200 04db 04       		.byte	0x4
 1201 04dc 9B01     		.2byte	0x19b
 1202 04de 82050000 		.4byte	0x582
 1203 04e2 A0       		.byte	0xa0
 1204 04e3 0A       		.uleb128 0xa
 1205 04e4 A81E0000 		.4byte	.LASF182
 1206 04e8 04       		.byte	0x4
 1207 04e9 9C01     		.2byte	0x19c
 1208 04eb 97050000 		.4byte	0x597
 1209 04ef 0001     		.2byte	0x100
 1210 04f1 0A       		.uleb128 0xa
 1211 04f2 40160000 		.4byte	.LASF183
 1212 04f6 04       		.byte	0x4
 1213 04f7 9D01     		.2byte	0x19d
 1214 04f9 82050000 		.4byte	0x582
 1215 04fd 2001     		.2byte	0x120
 1216 04ff 0A       		.uleb128 0xa
 1217 0500 94130000 		.4byte	.LASF184
 1218 0504 04       		.byte	0x4
 1219 0505 9E01     		.2byte	0x19e
 1220 0507 9C050000 		.4byte	0x59c
 1221 050b 8001     		.2byte	0x180
 1222 050d 0A       		.uleb128 0xa
 1223 050e 4A160000 		.4byte	.LASF185
 1224 0512 04       		.byte	0x4
 1225 0513 9F01     		.2byte	0x19f
 1226 0515 82050000 		.4byte	0x582
 1227 0519 A001     		.2byte	0x1a0
 1228 051b 0A       		.uleb128 0xa
 1229 051c C11C0000 		.4byte	.LASF186
 1230 0520 04       		.byte	0x4
 1231 0521 A001     		.2byte	0x1a0
 1232 0523 A1050000 		.4byte	0x5a1
 1233 0527 0002     		.2byte	0x200
 1234 0529 0A       		.uleb128 0xa
 1235 052a 54160000 		.4byte	.LASF187
 1236 052e 04       		.byte	0x4
 1237 052f A101     		.2byte	0x1a1
 1238 0531 A6050000 		.4byte	0x5a6
 1239 0535 2002     		.2byte	0x220
 1240 0537 0B       		.uleb128 0xb
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\cc6czdZs.s 			page 101


 1241 0538 495000   		.ascii	"IP\000"
 1242 053b 04       		.byte	0x4
 1243 053c A201     		.2byte	0x1a2
 1244 053e CB050000 		.4byte	0x5cb
 1245 0542 0003     		.2byte	0x300
 1246 0544 0A       		.uleb128 0xa
 1247 0545 5E160000 		.4byte	.LASF188
 1248 0549 04       		.byte	0x4
 1249 054a A301     		.2byte	0x1a3
 1250 054c D0050000 		.4byte	0x5d0
 1251 0550 F003     		.2byte	0x3f0
 1252 0552 0A       		.uleb128 0xa
 1253 0553 78150000 		.4byte	.LASF189
 1254 0557 04       		.byte	0x4
 1255 0558 A401     		.2byte	0x1a4
 1256 055a 78050000 		.4byte	0x578
 1257 055e 000E     		.2byte	0xe00
 1258 0560 00       		.byte	0
 1259 0561 0C       		.uleb128 0xc
 1260 0562 78050000 		.4byte	0x578
 1261 0566 71050000 		.4byte	0x571
 1262 056a 0D       		.uleb128 0xd
 1263 056b 71050000 		.4byte	0x571
 1264 056f 07       		.byte	0x7
 1265 0570 00       		.byte	0
 1266 0571 05       		.uleb128 0x5
 1267 0572 04       		.byte	0x4
 1268 0573 07       		.byte	0x7
 1269 0574 F8150000 		.4byte	.LASF190
 1270 0578 0E       		.uleb128 0xe
 1271 0579 9A040000 		.4byte	0x49a
 1272 057d 0E       		.uleb128 0xe
 1273 057e 61050000 		.4byte	0x561
 1274 0582 0C       		.uleb128 0xc
 1275 0583 9A040000 		.4byte	0x49a
 1276 0587 92050000 		.4byte	0x592
 1277 058b 0D       		.uleb128 0xd
 1278 058c 71050000 		.4byte	0x571
 1279 0590 17       		.byte	0x17
 1280 0591 00       		.byte	0
 1281 0592 0E       		.uleb128 0xe
 1282 0593 61050000 		.4byte	0x561
 1283 0597 0E       		.uleb128 0xe
 1284 0598 61050000 		.4byte	0x561
 1285 059c 0E       		.uleb128 0xe
 1286 059d 61050000 		.4byte	0x561
 1287 05a1 0E       		.uleb128 0xe
 1288 05a2 61050000 		.4byte	0x561
 1289 05a6 0C       		.uleb128 0xc
 1290 05a7 9A040000 		.4byte	0x49a
 1291 05ab B6050000 		.4byte	0x5b6
 1292 05af 0D       		.uleb128 0xd
 1293 05b0 71050000 		.4byte	0x571
 1294 05b4 37       		.byte	0x37
 1295 05b5 00       		.byte	0
 1296 05b6 0C       		.uleb128 0xc
 1297 05b7 C6050000 		.4byte	0x5c6
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\cc6czdZs.s 			page 102


 1298 05bb C6050000 		.4byte	0x5c6
 1299 05bf 0D       		.uleb128 0xd
 1300 05c0 71050000 		.4byte	0x571
 1301 05c4 EF       		.byte	0xef
 1302 05c5 00       		.byte	0
 1303 05c6 0E       		.uleb128 0xe
 1304 05c7 6E040000 		.4byte	0x46e
 1305 05cb 0E       		.uleb128 0xe
 1306 05cc B6050000 		.4byte	0x5b6
 1307 05d0 0C       		.uleb128 0xc
 1308 05d1 9A040000 		.4byte	0x49a
 1309 05d5 E1050000 		.4byte	0x5e1
 1310 05d9 0F       		.uleb128 0xf
 1311 05da 71050000 		.4byte	0x571
 1312 05de 8302     		.2byte	0x283
 1313 05e0 00       		.byte	0
 1314 05e1 10       		.uleb128 0x10
 1315 05e2 C8180000 		.4byte	.LASF191
 1316 05e6 04       		.byte	0x4
 1317 05e7 A501     		.2byte	0x1a5
 1318 05e9 A5040000 		.4byte	0x4a5
 1319 05ed 11       		.uleb128 0x11
 1320 05ee 78050000 		.4byte	0x578
 1321 05f2 0C       		.uleb128 0xc
 1322 05f3 ED050000 		.4byte	0x5ed
 1323 05f7 02060000 		.4byte	0x602
 1324 05fb 0D       		.uleb128 0xd
 1325 05fc 71050000 		.4byte	0x571
 1326 0600 0F       		.byte	0xf
 1327 0601 00       		.byte	0
 1328 0602 12       		.uleb128 0x12
 1329 0603 80       		.byte	0x80
 1330 0604 08       		.byte	0x8
 1331 0605 22       		.byte	0x22
 1332 0606 D6060000 		.4byte	0x6d6
 1333 060a 13       		.uleb128 0x13
 1334 060b 4F555400 		.ascii	"OUT\000"
 1335 060f 08       		.byte	0x8
 1336 0610 23       		.byte	0x23
 1337 0611 78050000 		.4byte	0x578
 1338 0615 00       		.byte	0
 1339 0616 14       		.uleb128 0x14
 1340 0617 36080000 		.4byte	.LASF192
 1341 061b 08       		.byte	0x8
 1342 061c 24       		.byte	0x24
 1343 061d 78050000 		.4byte	0x578
 1344 0621 04       		.byte	0x4
 1345 0622 14       		.uleb128 0x14
 1346 0623 C6070000 		.4byte	.LASF193
 1347 0627 08       		.byte	0x8
 1348 0628 25       		.byte	0x25
 1349 0629 78050000 		.4byte	0x578
 1350 062d 08       		.byte	0x8
 1351 062e 14       		.uleb128 0x14
 1352 062f 8C180000 		.4byte	.LASF194
 1353 0633 08       		.byte	0x8
 1354 0634 26       		.byte	0x26
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\cc6czdZs.s 			page 103


 1355 0635 78050000 		.4byte	0x578
 1356 0639 0C       		.byte	0xc
 1357 063a 13       		.uleb128 0x13
 1358 063b 494E00   		.ascii	"IN\000"
 1359 063e 08       		.byte	0x8
 1360 063f 27       		.byte	0x27
 1361 0640 ED050000 		.4byte	0x5ed
 1362 0644 10       		.byte	0x10
 1363 0645 14       		.uleb128 0x14
 1364 0646 AA070000 		.4byte	.LASF195
 1365 064a 08       		.byte	0x8
 1366 064b 28       		.byte	0x28
 1367 064c 78050000 		.4byte	0x578
 1368 0650 14       		.byte	0x14
 1369 0651 14       		.uleb128 0x14
 1370 0652 100D0000 		.4byte	.LASF196
 1371 0656 08       		.byte	0x8
 1372 0657 29       		.byte	0x29
 1373 0658 78050000 		.4byte	0x578
 1374 065c 18       		.byte	0x18
 1375 065d 14       		.uleb128 0x14
 1376 065e 86190000 		.4byte	.LASF197
 1377 0662 08       		.byte	0x8
 1378 0663 2A       		.byte	0x2a
 1379 0664 ED050000 		.4byte	0x5ed
 1380 0668 1C       		.byte	0x1c
 1381 0669 14       		.uleb128 0x14
 1382 066a 090F0000 		.4byte	.LASF198
 1383 066e 08       		.byte	0x8
 1384 066f 2B       		.byte	0x2b
 1385 0670 78050000 		.4byte	0x578
 1386 0674 20       		.byte	0x20
 1387 0675 14       		.uleb128 0x14
 1388 0676 D1170000 		.4byte	.LASF199
 1389 067a 08       		.byte	0x8
 1390 067b 2C       		.byte	0x2c
 1391 067c 78050000 		.4byte	0x578
 1392 0680 24       		.byte	0x24
 1393 0681 13       		.uleb128 0x13
 1394 0682 43464700 		.ascii	"CFG\000"
 1395 0686 08       		.byte	0x8
 1396 0687 2D       		.byte	0x2d
 1397 0688 78050000 		.4byte	0x578
 1398 068c 28       		.byte	0x28
 1399 068d 14       		.uleb128 0x14
 1400 068e B4060000 		.4byte	.LASF200
 1401 0692 08       		.byte	0x8
 1402 0693 2E       		.byte	0x2e
 1403 0694 78050000 		.4byte	0x578
 1404 0698 2C       		.byte	0x2c
 1405 0699 14       		.uleb128 0x14
 1406 069a 8B0A0000 		.4byte	.LASF201
 1407 069e 08       		.byte	0x8
 1408 069f 2F       		.byte	0x2f
 1409 06a0 78050000 		.4byte	0x578
 1410 06a4 30       		.byte	0x30
 1411 06a5 14       		.uleb128 0x14
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\cc6czdZs.s 			page 104


 1412 06a6 781F0000 		.4byte	.LASF202
 1413 06aa 08       		.byte	0x8
 1414 06ab 30       		.byte	0x30
 1415 06ac 78050000 		.4byte	0x578
 1416 06b0 34       		.byte	0x34
 1417 06b1 14       		.uleb128 0x14
 1418 06b2 32000000 		.4byte	.LASF203
 1419 06b6 08       		.byte	0x8
 1420 06b7 31       		.byte	0x31
 1421 06b8 ED050000 		.4byte	0x5ed
 1422 06bc 38       		.byte	0x38
 1423 06bd 14       		.uleb128 0x14
 1424 06be 29180000 		.4byte	.LASF204
 1425 06c2 08       		.byte	0x8
 1426 06c3 32       		.byte	0x32
 1427 06c4 78050000 		.4byte	0x578
 1428 06c8 3C       		.byte	0x3c
 1429 06c9 14       		.uleb128 0x14
 1430 06ca 2C1F0000 		.4byte	.LASF205
 1431 06ce 08       		.byte	0x8
 1432 06cf 33       		.byte	0x33
 1433 06d0 DB060000 		.4byte	0x6db
 1434 06d4 40       		.byte	0x40
 1435 06d5 00       		.byte	0
 1436 06d6 0E       		.uleb128 0xe
 1437 06d7 F2050000 		.4byte	0x5f2
 1438 06db 11       		.uleb128 0x11
 1439 06dc D6060000 		.4byte	0x6d6
 1440 06e0 06       		.uleb128 0x6
 1441 06e1 721A0000 		.4byte	.LASF206
 1442 06e5 08       		.byte	0x8
 1443 06e6 34       		.byte	0x34
 1444 06e7 02060000 		.4byte	0x602
 1445 06eb 15       		.uleb128 0x15
 1446 06ec 2440     		.2byte	0x4024
 1447 06ee 08       		.byte	0x8
 1448 06ef 39       		.byte	0x39
 1449 06f0 76070000 		.4byte	0x776
 1450 06f4 13       		.uleb128 0x13
 1451 06f5 50525400 		.ascii	"PRT\000"
 1452 06f9 08       		.byte	0x8
 1453 06fa 3A       		.byte	0x3a
 1454 06fb 76070000 		.4byte	0x776
 1455 06ff 00       		.byte	0
 1456 0700 16       		.uleb128 0x16
 1457 0701 46000000 		.4byte	.LASF207
 1458 0705 08       		.byte	0x8
 1459 0706 3B       		.byte	0x3b
 1460 0707 ED050000 		.4byte	0x5ed
 1461 070b 0040     		.2byte	0x4000
 1462 070d 16       		.uleb128 0x16
 1463 070e 52000000 		.4byte	.LASF208
 1464 0712 08       		.byte	0x8
 1465 0713 3C       		.byte	0x3c
 1466 0714 ED050000 		.4byte	0x5ed
 1467 0718 0440     		.2byte	0x4004
 1468 071a 16       		.uleb128 0x16
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\cc6czdZs.s 			page 105


 1469 071b 5E000000 		.4byte	.LASF209
 1470 071f 08       		.byte	0x8
 1471 0720 3D       		.byte	0x3d
 1472 0721 ED050000 		.4byte	0x5ed
 1473 0725 0840     		.2byte	0x4008
 1474 0727 16       		.uleb128 0x16
 1475 0728 F40F0000 		.4byte	.LASF210
 1476 072c 08       		.byte	0x8
 1477 072d 3E       		.byte	0x3e
 1478 072e ED050000 		.4byte	0x5ed
 1479 0732 0C40     		.2byte	0x400c
 1480 0734 16       		.uleb128 0x16
 1481 0735 3B000000 		.4byte	.LASF211
 1482 0739 08       		.byte	0x8
 1483 073a 3F       		.byte	0x3f
 1484 073b ED050000 		.4byte	0x5ed
 1485 073f 1040     		.2byte	0x4010
 1486 0741 16       		.uleb128 0x16
 1487 0742 C30B0000 		.4byte	.LASF212
 1488 0746 08       		.byte	0x8
 1489 0747 40       		.byte	0x40
 1490 0748 78050000 		.4byte	0x578
 1491 074c 1440     		.2byte	0x4014
 1492 074e 16       		.uleb128 0x16
 1493 074f 921D0000 		.4byte	.LASF213
 1494 0753 08       		.byte	0x8
 1495 0754 41       		.byte	0x41
 1496 0755 78050000 		.4byte	0x578
 1497 0759 1840     		.2byte	0x4018
 1498 075b 16       		.uleb128 0x16
 1499 075c 25020000 		.4byte	.LASF214
 1500 0760 08       		.byte	0x8
 1501 0761 42       		.byte	0x42
 1502 0762 ED050000 		.4byte	0x5ed
 1503 0766 1C40     		.2byte	0x401c
 1504 0768 16       		.uleb128 0x16
 1505 0769 E5140000 		.4byte	.LASF215
 1506 076d 08       		.byte	0x8
 1507 076e 43       		.byte	0x43
 1508 076f 78050000 		.4byte	0x578
 1509 0773 2040     		.2byte	0x4020
 1510 0775 00       		.byte	0
 1511 0776 0C       		.uleb128 0xc
 1512 0777 E0060000 		.4byte	0x6e0
 1513 077b 86070000 		.4byte	0x786
 1514 077f 0D       		.uleb128 0xd
 1515 0780 71050000 		.4byte	0x571
 1516 0784 7F       		.byte	0x7f
 1517 0785 00       		.byte	0
 1518 0786 06       		.uleb128 0x6
 1519 0787 84070000 		.4byte	.LASF216
 1520 078b 08       		.byte	0x8
 1521 078c 44       		.byte	0x44
 1522 078d EB060000 		.4byte	0x6eb
 1523 0791 10       		.uleb128 0x10
 1524 0792 E60C0000 		.4byte	.LASF217
 1525 0796 09       		.byte	0x9
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\cc6czdZs.s 			page 106


 1526 0797 3106     		.2byte	0x631
 1527 0799 E0060000 		.4byte	0x6e0
 1528 079d 10       		.uleb128 0x10
 1529 079e AB1B0000 		.4byte	.LASF218
 1530 07a2 09       		.byte	0x9
 1531 07a3 3206     		.2byte	0x632
 1532 07a5 86070000 		.4byte	0x786
 1533 07a9 05       		.uleb128 0x5
 1534 07aa 08       		.byte	0x8
 1535 07ab 04       		.byte	0x4
 1536 07ac 9A140000 		.4byte	.LASF219
 1537 07b0 12       		.uleb128 0x12
 1538 07b1 B8       		.byte	0xb8
 1539 07b2 0A       		.byte	0xa
 1540 07b3 34       		.byte	0x34
 1541 07b4 C10B0000 		.4byte	0xbc1
 1542 07b8 14       		.uleb128 0x14
 1543 07b9 60030000 		.4byte	.LASF220
 1544 07bd 0A       		.byte	0xa
 1545 07be 37       		.byte	0x37
 1546 07bf 9A040000 		.4byte	0x49a
 1547 07c3 00       		.byte	0
 1548 07c4 14       		.uleb128 0x14
 1549 07c5 C9010000 		.4byte	.LASF221
 1550 07c9 0A       		.byte	0xa
 1551 07ca 38       		.byte	0x38
 1552 07cb 9A040000 		.4byte	0x49a
 1553 07cf 04       		.byte	0x4
 1554 07d0 14       		.uleb128 0x14
 1555 07d1 A3010000 		.4byte	.LASF222
 1556 07d5 0A       		.byte	0xa
 1557 07d6 39       		.byte	0x39
 1558 07d7 9A040000 		.4byte	0x49a
 1559 07db 08       		.byte	0x8
 1560 07dc 14       		.uleb128 0x14
 1561 07dd 90090000 		.4byte	.LASF223
 1562 07e1 0A       		.byte	0xa
 1563 07e2 3A       		.byte	0x3a
 1564 07e3 9A040000 		.4byte	0x49a
 1565 07e7 0C       		.byte	0xc
 1566 07e8 14       		.uleb128 0x14
 1567 07e9 DC140000 		.4byte	.LASF224
 1568 07ed 0A       		.byte	0xa
 1569 07ee 3B       		.byte	0x3b
 1570 07ef 9A040000 		.4byte	0x49a
 1571 07f3 10       		.byte	0x10
 1572 07f4 14       		.uleb128 0x14
 1573 07f5 E0110000 		.4byte	.LASF225
 1574 07f9 0A       		.byte	0xa
 1575 07fa 3C       		.byte	0x3c
 1576 07fb 9A040000 		.4byte	0x49a
 1577 07ff 14       		.byte	0x14
 1578 0800 14       		.uleb128 0x14
 1579 0801 CC0B0000 		.4byte	.LASF226
 1580 0805 0A       		.byte	0xa
 1581 0806 3D       		.byte	0x3d
 1582 0807 9A040000 		.4byte	0x49a
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\cc6czdZs.s 			page 107


 1583 080b 18       		.byte	0x18
 1584 080c 14       		.uleb128 0x14
 1585 080d F31E0000 		.4byte	.LASF227
 1586 0811 0A       		.byte	0xa
 1587 0812 3E       		.byte	0x3e
 1588 0813 9A040000 		.4byte	0x49a
 1589 0817 1C       		.byte	0x1c
 1590 0818 14       		.uleb128 0x14
 1591 0819 C6100000 		.4byte	.LASF228
 1592 081d 0A       		.byte	0xa
 1593 081e 3F       		.byte	0x3f
 1594 081f 9A040000 		.4byte	0x49a
 1595 0823 20       		.byte	0x20
 1596 0824 14       		.uleb128 0x14
 1597 0825 DD100000 		.4byte	.LASF229
 1598 0829 0A       		.byte	0xa
 1599 082a 40       		.byte	0x40
 1600 082b 9A040000 		.4byte	0x49a
 1601 082f 24       		.byte	0x24
 1602 0830 14       		.uleb128 0x14
 1603 0831 F1160000 		.4byte	.LASF230
 1604 0835 0A       		.byte	0xa
 1605 0836 43       		.byte	0x43
 1606 0837 6E040000 		.4byte	0x46e
 1607 083b 28       		.byte	0x28
 1608 083c 14       		.uleb128 0x14
 1609 083d BD160000 		.4byte	.LASF231
 1610 0841 0A       		.byte	0xa
 1611 0842 44       		.byte	0x44
 1612 0843 6E040000 		.4byte	0x46e
 1613 0847 29       		.byte	0x29
 1614 0848 14       		.uleb128 0x14
 1615 0849 BC150000 		.4byte	.LASF232
 1616 084d 0A       		.byte	0xa
 1617 084e 45       		.byte	0x45
 1618 084f 6E040000 		.4byte	0x46e
 1619 0853 2A       		.byte	0x2a
 1620 0854 14       		.uleb128 0x14
 1621 0855 60170000 		.4byte	.LASF233
 1622 0859 0A       		.byte	0xa
 1623 085a 46       		.byte	0x46
 1624 085b 6E040000 		.4byte	0x46e
 1625 085f 2B       		.byte	0x2b
 1626 0860 14       		.uleb128 0x14
 1627 0861 1A170000 		.4byte	.LASF234
 1628 0865 0A       		.byte	0xa
 1629 0866 47       		.byte	0x47
 1630 0867 6E040000 		.4byte	0x46e
 1631 086b 2C       		.byte	0x2c
 1632 086c 14       		.uleb128 0x14
 1633 086d 091A0000 		.4byte	.LASF235
 1634 0871 0A       		.byte	0xa
 1635 0872 48       		.byte	0x48
 1636 0873 6E040000 		.4byte	0x46e
 1637 0877 2D       		.byte	0x2d
 1638 0878 14       		.uleb128 0x14
 1639 0879 B1150000 		.4byte	.LASF236
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\cc6czdZs.s 			page 108


 1640 087d 0A       		.byte	0xa
 1641 087e 49       		.byte	0x49
 1642 087f 6E040000 		.4byte	0x46e
 1643 0883 2E       		.byte	0x2e
 1644 0884 14       		.uleb128 0x14
 1645 0885 980F0000 		.4byte	.LASF237
 1646 0889 0A       		.byte	0xa
 1647 088a 4A       		.byte	0x4a
 1648 088b 6E040000 		.4byte	0x46e
 1649 088f 2F       		.byte	0x2f
 1650 0890 14       		.uleb128 0x14
 1651 0891 48190000 		.4byte	.LASF238
 1652 0895 0A       		.byte	0xa
 1653 0896 4B       		.byte	0x4b
 1654 0897 6E040000 		.4byte	0x46e
 1655 089b 30       		.byte	0x30
 1656 089c 14       		.uleb128 0x14
 1657 089d D1120000 		.4byte	.LASF239
 1658 08a1 0A       		.byte	0xa
 1659 08a2 4E       		.byte	0x4e
 1660 08a3 6E040000 		.4byte	0x46e
 1661 08a7 31       		.byte	0x31
 1662 08a8 14       		.uleb128 0x14
 1663 08a9 F81D0000 		.4byte	.LASF240
 1664 08ad 0A       		.byte	0xa
 1665 08ae 4F       		.byte	0x4f
 1666 08af 6E040000 		.4byte	0x46e
 1667 08b3 32       		.byte	0x32
 1668 08b4 14       		.uleb128 0x14
 1669 08b5 531F0000 		.4byte	.LASF241
 1670 08b9 0A       		.byte	0xa
 1671 08ba 50       		.byte	0x50
 1672 08bb 6E040000 		.4byte	0x46e
 1673 08bf 33       		.byte	0x33
 1674 08c0 14       		.uleb128 0x14
 1675 08c1 C00D0000 		.4byte	.LASF242
 1676 08c5 0A       		.byte	0xa
 1677 08c6 51       		.byte	0x51
 1678 08c7 6E040000 		.4byte	0x46e
 1679 08cb 34       		.byte	0x34
 1680 08cc 14       		.uleb128 0x14
 1681 08cd 24090000 		.4byte	.LASF243
 1682 08d1 0A       		.byte	0xa
 1683 08d2 52       		.byte	0x52
 1684 08d3 79040000 		.4byte	0x479
 1685 08d7 36       		.byte	0x36
 1686 08d8 14       		.uleb128 0x14
 1687 08d9 2F050000 		.4byte	.LASF244
 1688 08dd 0A       		.byte	0xa
 1689 08de 53       		.byte	0x53
 1690 08df 79040000 		.4byte	0x479
 1691 08e3 38       		.byte	0x38
 1692 08e4 14       		.uleb128 0x14
 1693 08e5 13120000 		.4byte	.LASF245
 1694 08e9 0A       		.byte	0xa
 1695 08ea 54       		.byte	0x54
 1696 08eb 79040000 		.4byte	0x479
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\cc6czdZs.s 			page 109


 1697 08ef 3A       		.byte	0x3a
 1698 08f0 14       		.uleb128 0x14
 1699 08f1 51030000 		.4byte	.LASF246
 1700 08f5 0A       		.byte	0xa
 1701 08f6 55       		.byte	0x55
 1702 08f7 6E040000 		.4byte	0x46e
 1703 08fb 3C       		.byte	0x3c
 1704 08fc 14       		.uleb128 0x14
 1705 08fd DB0A0000 		.4byte	.LASF247
 1706 0901 0A       		.byte	0xa
 1707 0902 56       		.byte	0x56
 1708 0903 6E040000 		.4byte	0x46e
 1709 0907 3D       		.byte	0x3d
 1710 0908 14       		.uleb128 0x14
 1711 0909 40090000 		.4byte	.LASF248
 1712 090d 0A       		.byte	0xa
 1713 090e 57       		.byte	0x57
 1714 090f 6E040000 		.4byte	0x46e
 1715 0913 3E       		.byte	0x3e
 1716 0914 14       		.uleb128 0x14
 1717 0915 EE090000 		.4byte	.LASF249
 1718 0919 0A       		.byte	0xa
 1719 091a 58       		.byte	0x58
 1720 091b 6E040000 		.4byte	0x46e
 1721 091f 3F       		.byte	0x3f
 1722 0920 14       		.uleb128 0x14
 1723 0921 8D020000 		.4byte	.LASF250
 1724 0925 0A       		.byte	0xa
 1725 0926 59       		.byte	0x59
 1726 0927 6E040000 		.4byte	0x46e
 1727 092b 40       		.byte	0x40
 1728 092c 14       		.uleb128 0x14
 1729 092d 0B190000 		.4byte	.LASF251
 1730 0931 0A       		.byte	0xa
 1731 0932 5A       		.byte	0x5a
 1732 0933 6E040000 		.4byte	0x46e
 1733 0937 41       		.byte	0x41
 1734 0938 14       		.uleb128 0x14
 1735 0939 04080000 		.4byte	.LASF252
 1736 093d 0A       		.byte	0xa
 1737 093e 5B       		.byte	0x5b
 1738 093f 6E040000 		.4byte	0x46e
 1739 0943 42       		.byte	0x42
 1740 0944 14       		.uleb128 0x14
 1741 0945 DB0C0000 		.4byte	.LASF253
 1742 0949 0A       		.byte	0xa
 1743 094a 5C       		.byte	0x5c
 1744 094b 6E040000 		.4byte	0x46e
 1745 094f 43       		.byte	0x43
 1746 0950 14       		.uleb128 0x14
 1747 0951 820E0000 		.4byte	.LASF254
 1748 0955 0A       		.byte	0xa
 1749 0956 5D       		.byte	0x5d
 1750 0957 6E040000 		.4byte	0x46e
 1751 095b 44       		.byte	0x44
 1752 095c 14       		.uleb128 0x14
 1753 095d 6E170000 		.4byte	.LASF255
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\cc6czdZs.s 			page 110


 1754 0961 0A       		.byte	0xa
 1755 0962 5E       		.byte	0x5e
 1756 0963 9A040000 		.4byte	0x49a
 1757 0967 48       		.byte	0x48
 1758 0968 14       		.uleb128 0x14
 1759 0969 E6040000 		.4byte	.LASF256
 1760 096d 0A       		.byte	0xa
 1761 096e 5F       		.byte	0x5f
 1762 096f 9A040000 		.4byte	0x49a
 1763 0973 4C       		.byte	0x4c
 1764 0974 14       		.uleb128 0x14
 1765 0975 251D0000 		.4byte	.LASF257
 1766 0979 0A       		.byte	0xa
 1767 097a 60       		.byte	0x60
 1768 097b 6E040000 		.4byte	0x46e
 1769 097f 50       		.byte	0x50
 1770 0980 14       		.uleb128 0x14
 1771 0981 430B0000 		.4byte	.LASF258
 1772 0985 0A       		.byte	0xa
 1773 0986 61       		.byte	0x61
 1774 0987 6E040000 		.4byte	0x46e
 1775 098b 51       		.byte	0x51
 1776 098c 14       		.uleb128 0x14
 1777 098d B5080000 		.4byte	.LASF259
 1778 0991 0A       		.byte	0xa
 1779 0992 62       		.byte	0x62
 1780 0993 6E040000 		.4byte	0x46e
 1781 0997 52       		.byte	0x52
 1782 0998 14       		.uleb128 0x14
 1783 0999 27140000 		.4byte	.LASF260
 1784 099d 0A       		.byte	0xa
 1785 099e 63       		.byte	0x63
 1786 099f 6E040000 		.4byte	0x46e
 1787 09a3 53       		.byte	0x53
 1788 09a4 14       		.uleb128 0x14
 1789 09a5 631C0000 		.4byte	.LASF261
 1790 09a9 0A       		.byte	0xa
 1791 09aa 64       		.byte	0x64
 1792 09ab 6E040000 		.4byte	0x46e
 1793 09af 54       		.byte	0x54
 1794 09b0 14       		.uleb128 0x14
 1795 09b1 A50B0000 		.4byte	.LASF262
 1796 09b5 0A       		.byte	0xa
 1797 09b6 65       		.byte	0x65
 1798 09b7 6E040000 		.4byte	0x46e
 1799 09bb 55       		.byte	0x55
 1800 09bc 14       		.uleb128 0x14
 1801 09bd B21A0000 		.4byte	.LASF263
 1802 09c1 0A       		.byte	0xa
 1803 09c2 66       		.byte	0x66
 1804 09c3 6E040000 		.4byte	0x46e
 1805 09c7 56       		.byte	0x56
 1806 09c8 14       		.uleb128 0x14
 1807 09c9 FC1E0000 		.4byte	.LASF264
 1808 09cd 0A       		.byte	0xa
 1809 09ce 67       		.byte	0x67
 1810 09cf 6E040000 		.4byte	0x46e
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\cc6czdZs.s 			page 111


 1811 09d3 57       		.byte	0x57
 1812 09d4 14       		.uleb128 0x14
 1813 09d5 BD0A0000 		.4byte	.LASF265
 1814 09d9 0A       		.byte	0xa
 1815 09da 68       		.byte	0x68
 1816 09db 6E040000 		.4byte	0x46e
 1817 09df 58       		.byte	0x58
 1818 09e0 14       		.uleb128 0x14
 1819 09e1 801F0000 		.4byte	.LASF266
 1820 09e5 0A       		.byte	0xa
 1821 09e6 69       		.byte	0x69
 1822 09e7 6E040000 		.4byte	0x46e
 1823 09eb 59       		.byte	0x59
 1824 09ec 14       		.uleb128 0x14
 1825 09ed ED1D0000 		.4byte	.LASF267
 1826 09f1 0A       		.byte	0xa
 1827 09f2 6E       		.byte	0x6e
 1828 09f3 84040000 		.4byte	0x484
 1829 09f7 5A       		.byte	0x5a
 1830 09f8 14       		.uleb128 0x14
 1831 09f9 F1010000 		.4byte	.LASF268
 1832 09fd 0A       		.byte	0xa
 1833 09fe 6F       		.byte	0x6f
 1834 09ff 84040000 		.4byte	0x484
 1835 0a03 5C       		.byte	0x5c
 1836 0a04 14       		.uleb128 0x14
 1837 0a05 CE100000 		.4byte	.LASF269
 1838 0a09 0A       		.byte	0xa
 1839 0a0a 70       		.byte	0x70
 1840 0a0b 6E040000 		.4byte	0x46e
 1841 0a0f 5E       		.byte	0x5e
 1842 0a10 14       		.uleb128 0x14
 1843 0a11 221E0000 		.4byte	.LASF270
 1844 0a15 0A       		.byte	0xa
 1845 0a16 71       		.byte	0x71
 1846 0a17 6E040000 		.4byte	0x46e
 1847 0a1b 5F       		.byte	0x5f
 1848 0a1c 14       		.uleb128 0x14
 1849 0a1d F40C0000 		.4byte	.LASF271
 1850 0a21 0A       		.byte	0xa
 1851 0a22 72       		.byte	0x72
 1852 0a23 6E040000 		.4byte	0x46e
 1853 0a27 60       		.byte	0x60
 1854 0a28 14       		.uleb128 0x14
 1855 0a29 610F0000 		.4byte	.LASF272
 1856 0a2d 0A       		.byte	0xa
 1857 0a2e 73       		.byte	0x73
 1858 0a2f 9A040000 		.4byte	0x49a
 1859 0a33 64       		.byte	0x64
 1860 0a34 14       		.uleb128 0x14
 1861 0a35 A1200000 		.4byte	.LASF273
 1862 0a39 0A       		.byte	0xa
 1863 0a3a 76       		.byte	0x76
 1864 0a3b 84040000 		.4byte	0x484
 1865 0a3f 68       		.byte	0x68
 1866 0a40 14       		.uleb128 0x14
 1867 0a41 FA140000 		.4byte	.LASF274
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\cc6czdZs.s 			page 112


 1868 0a45 0A       		.byte	0xa
 1869 0a46 77       		.byte	0x77
 1870 0a47 84040000 		.4byte	0x484
 1871 0a4b 6A       		.byte	0x6a
 1872 0a4c 14       		.uleb128 0x14
 1873 0a4d 04120000 		.4byte	.LASF275
 1874 0a51 0A       		.byte	0xa
 1875 0a52 78       		.byte	0x78
 1876 0a53 84040000 		.4byte	0x484
 1877 0a57 6C       		.byte	0x6c
 1878 0a58 14       		.uleb128 0x14
 1879 0a59 97040000 		.4byte	.LASF276
 1880 0a5d 0A       		.byte	0xa
 1881 0a5e 79       		.byte	0x79
 1882 0a5f 84040000 		.4byte	0x484
 1883 0a63 6E       		.byte	0x6e
 1884 0a64 14       		.uleb128 0x14
 1885 0a65 E00F0000 		.4byte	.LASF277
 1886 0a69 0A       		.byte	0xa
 1887 0a6a 7B       		.byte	0x7b
 1888 0a6b 6E040000 		.4byte	0x46e
 1889 0a6f 70       		.byte	0x70
 1890 0a70 14       		.uleb128 0x14
 1891 0a71 63060000 		.4byte	.LASF278
 1892 0a75 0A       		.byte	0xa
 1893 0a76 7C       		.byte	0x7c
 1894 0a77 6E040000 		.4byte	0x46e
 1895 0a7b 71       		.byte	0x71
 1896 0a7c 14       		.uleb128 0x14
 1897 0a7d C4040000 		.4byte	.LASF279
 1898 0a81 0A       		.byte	0xa
 1899 0a82 7D       		.byte	0x7d
 1900 0a83 6E040000 		.4byte	0x46e
 1901 0a87 72       		.byte	0x72
 1902 0a88 14       		.uleb128 0x14
 1903 0a89 9A020000 		.4byte	.LASF280
 1904 0a8d 0A       		.byte	0xa
 1905 0a8e 7E       		.byte	0x7e
 1906 0a8f 6E040000 		.4byte	0x46e
 1907 0a93 73       		.byte	0x73
 1908 0a94 14       		.uleb128 0x14
 1909 0a95 2E160000 		.4byte	.LASF281
 1910 0a99 0A       		.byte	0xa
 1911 0a9a 80       		.byte	0x80
 1912 0a9b 84040000 		.4byte	0x484
 1913 0a9f 74       		.byte	0x74
 1914 0aa0 14       		.uleb128 0x14
 1915 0aa1 39140000 		.4byte	.LASF282
 1916 0aa5 0A       		.byte	0xa
 1917 0aa6 81       		.byte	0x81
 1918 0aa7 84040000 		.4byte	0x484
 1919 0aab 76       		.byte	0x76
 1920 0aac 14       		.uleb128 0x14
 1921 0aad 31100000 		.4byte	.LASF283
 1922 0ab1 0A       		.byte	0xa
 1923 0ab2 82       		.byte	0x82
 1924 0ab3 84040000 		.4byte	0x484
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\cc6czdZs.s 			page 113


 1925 0ab7 78       		.byte	0x78
 1926 0ab8 14       		.uleb128 0x14
 1927 0ab9 D0080000 		.4byte	.LASF284
 1928 0abd 0A       		.byte	0xa
 1929 0abe 83       		.byte	0x83
 1930 0abf 84040000 		.4byte	0x484
 1931 0ac3 7A       		.byte	0x7a
 1932 0ac4 14       		.uleb128 0x14
 1933 0ac5 1C100000 		.4byte	.LASF285
 1934 0ac9 0A       		.byte	0xa
 1935 0aca 86       		.byte	0x86
 1936 0acb 6E040000 		.4byte	0x46e
 1937 0acf 7C       		.byte	0x7c
 1938 0ad0 14       		.uleb128 0x14
 1939 0ad1 361D0000 		.4byte	.LASF286
 1940 0ad5 0A       		.byte	0xa
 1941 0ad6 87       		.byte	0x87
 1942 0ad7 6E040000 		.4byte	0x46e
 1943 0adb 7D       		.byte	0x7d
 1944 0adc 14       		.uleb128 0x14
 1945 0add 52080000 		.4byte	.LASF287
 1946 0ae1 0A       		.byte	0xa
 1947 0ae2 88       		.byte	0x88
 1948 0ae3 6E040000 		.4byte	0x46e
 1949 0ae7 7E       		.byte	0x7e
 1950 0ae8 14       		.uleb128 0x14
 1951 0ae9 91070000 		.4byte	.LASF288
 1952 0aed 0A       		.byte	0xa
 1953 0aee 89       		.byte	0x89
 1954 0aef 6E040000 		.4byte	0x46e
 1955 0af3 7F       		.byte	0x7f
 1956 0af4 14       		.uleb128 0x14
 1957 0af5 E5080000 		.4byte	.LASF289
 1958 0af9 0A       		.byte	0xa
 1959 0afa 8A       		.byte	0x8a
 1960 0afb 6E040000 		.4byte	0x46e
 1961 0aff 80       		.byte	0x80
 1962 0b00 14       		.uleb128 0x14
 1963 0b01 FA000000 		.4byte	.LASF290
 1964 0b05 0A       		.byte	0xa
 1965 0b06 8D       		.byte	0x8d
 1966 0b07 9A040000 		.4byte	0x49a
 1967 0b0b 84       		.byte	0x84
 1968 0b0c 14       		.uleb128 0x14
 1969 0b0d 54190000 		.4byte	.LASF291
 1970 0b11 0A       		.byte	0xa
 1971 0b12 8E       		.byte	0x8e
 1972 0b13 9A040000 		.4byte	0x49a
 1973 0b17 88       		.byte	0x88
 1974 0b18 14       		.uleb128 0x14
 1975 0b19 D9090000 		.4byte	.LASF292
 1976 0b1d 0A       		.byte	0xa
 1977 0b1e 8F       		.byte	0x8f
 1978 0b1f 9A040000 		.4byte	0x49a
 1979 0b23 8C       		.byte	0x8c
 1980 0b24 14       		.uleb128 0x14
 1981 0b25 E31A0000 		.4byte	.LASF293
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\cc6czdZs.s 			page 114


 1982 0b29 0A       		.byte	0xa
 1983 0b2a 90       		.byte	0x90
 1984 0b2b 9A040000 		.4byte	0x49a
 1985 0b2f 90       		.byte	0x90
 1986 0b30 14       		.uleb128 0x14
 1987 0b31 94180000 		.4byte	.LASF294
 1988 0b35 0A       		.byte	0xa
 1989 0b36 91       		.byte	0x91
 1990 0b37 9A040000 		.4byte	0x49a
 1991 0b3b 94       		.byte	0x94
 1992 0b3c 14       		.uleb128 0x14
 1993 0b3d 78060000 		.4byte	.LASF295
 1994 0b41 0A       		.byte	0xa
 1995 0b42 92       		.byte	0x92
 1996 0b43 9A040000 		.4byte	0x49a
 1997 0b47 98       		.byte	0x98
 1998 0b48 14       		.uleb128 0x14
 1999 0b49 C2190000 		.4byte	.LASF296
 2000 0b4d 0A       		.byte	0xa
 2001 0b4e 93       		.byte	0x93
 2002 0b4f 9A040000 		.4byte	0x49a
 2003 0b53 9C       		.byte	0x9c
 2004 0b54 14       		.uleb128 0x14
 2005 0b55 C50C0000 		.4byte	.LASF297
 2006 0b59 0A       		.byte	0xa
 2007 0b5a 94       		.byte	0x94
 2008 0b5b 9A040000 		.4byte	0x49a
 2009 0b5f A0       		.byte	0xa0
 2010 0b60 14       		.uleb128 0x14
 2011 0b61 33190000 		.4byte	.LASF298
 2012 0b65 0A       		.byte	0xa
 2013 0b66 95       		.byte	0x95
 2014 0b67 84040000 		.4byte	0x484
 2015 0b6b A4       		.byte	0xa4
 2016 0b6c 14       		.uleb128 0x14
 2017 0b6d 0F160000 		.4byte	.LASF299
 2018 0b71 0A       		.byte	0xa
 2019 0b72 96       		.byte	0x96
 2020 0b73 84040000 		.4byte	0x484
 2021 0b77 A6       		.byte	0xa6
 2022 0b78 14       		.uleb128 0x14
 2023 0b79 831A0000 		.4byte	.LASF300
 2024 0b7d 0A       		.byte	0xa
 2025 0b7e 97       		.byte	0x97
 2026 0b7f 84040000 		.4byte	0x484
 2027 0b83 A8       		.byte	0xa8
 2028 0b84 14       		.uleb128 0x14
 2029 0b85 96100000 		.4byte	.LASF301
 2030 0b89 0A       		.byte	0xa
 2031 0b8a 98       		.byte	0x98
 2032 0b8b 84040000 		.4byte	0x484
 2033 0b8f AA       		.byte	0xaa
 2034 0b90 14       		.uleb128 0x14
 2035 0b91 F4040000 		.4byte	.LASF302
 2036 0b95 0A       		.byte	0xa
 2037 0b96 99       		.byte	0x99
 2038 0b97 84040000 		.4byte	0x484
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\cc6czdZs.s 			page 115


 2039 0b9b AC       		.byte	0xac
 2040 0b9c 14       		.uleb128 0x14
 2041 0b9d 6A130000 		.4byte	.LASF303
 2042 0ba1 0A       		.byte	0xa
 2043 0ba2 9A       		.byte	0x9a
 2044 0ba3 84040000 		.4byte	0x484
 2045 0ba7 AE       		.byte	0xae
 2046 0ba8 14       		.uleb128 0x14
 2047 0ba9 12050000 		.4byte	.LASF304
 2048 0bad 0A       		.byte	0xa
 2049 0bae 9D       		.byte	0x9d
 2050 0baf 84040000 		.4byte	0x484
 2051 0bb3 B0       		.byte	0xb0
 2052 0bb4 14       		.uleb128 0x14
 2053 0bb5 B51B0000 		.4byte	.LASF305
 2054 0bb9 0A       		.byte	0xa
 2055 0bba 9E       		.byte	0x9e
 2056 0bbb 9A040000 		.4byte	0x49a
 2057 0bbf B4       		.byte	0xb4
 2058 0bc0 00       		.byte	0
 2059 0bc1 06       		.uleb128 0x6
 2060 0bc2 6F1E0000 		.4byte	.LASF306
 2061 0bc6 0A       		.byte	0xa
 2062 0bc7 9F       		.byte	0x9f
 2063 0bc8 B0070000 		.4byte	0x7b0
 2064 0bcc 10       		.uleb128 0x10
 2065 0bcd 1E1D0000 		.4byte	.LASF307
 2066 0bd1 0B       		.byte	0xb
 2067 0bd2 F601     		.2byte	0x1f6
 2068 0bd4 D80B0000 		.4byte	0xbd8
 2069 0bd8 05       		.uleb128 0x5
 2070 0bd9 01       		.byte	0x1
 2071 0bda 08       		.byte	0x8
 2072 0bdb 170E0000 		.4byte	.LASF308
 2073 0bdf 05       		.uleb128 0x5
 2074 0be0 04       		.byte	0x4
 2075 0be1 04       		.byte	0x4
 2076 0be2 8F1A0000 		.4byte	.LASF309
 2077 0be6 05       		.uleb128 0x5
 2078 0be7 08       		.byte	0x8
 2079 0be8 04       		.byte	0x4
 2080 0be9 EC1E0000 		.4byte	.LASF310
 2081 0bed 10       		.uleb128 0x10
 2082 0bee E61E0000 		.4byte	.LASF311
 2083 0bf2 0B       		.byte	0xb
 2084 0bf3 EA03     		.2byte	0x3ea
 2085 0bf5 6E040000 		.4byte	0x46e
 2086 0bf9 17       		.uleb128 0x17
 2087 0bfa 08       		.byte	0x8
 2088 0bfb 0C       		.byte	0xc
 2089 0bfc 2D01     		.2byte	0x12d
 2090 0bfe 1D0C0000 		.4byte	0xc1d
 2091 0c02 09       		.uleb128 0x9
 2092 0c03 C6200000 		.4byte	.LASF312
 2093 0c07 0C       		.byte	0xc
 2094 0c08 2E01     		.2byte	0x12e
 2095 0c0a ED030000 		.4byte	0x3ed
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\cc6czdZs.s 			page 116


 2096 0c0e 00       		.byte	0
 2097 0c0f 09       		.uleb128 0x9
 2098 0c10 D8190000 		.4byte	.LASF313
 2099 0c14 0C       		.byte	0xc
 2100 0c15 3201     		.2byte	0x132
 2101 0c17 9A040000 		.4byte	0x49a
 2102 0c1b 04       		.byte	0x4
 2103 0c1c 00       		.byte	0
 2104 0c1d 10       		.uleb128 0x10
 2105 0c1e AC010000 		.4byte	.LASF314
 2106 0c22 0C       		.byte	0xc
 2107 0c23 3301     		.2byte	0x133
 2108 0c25 F90B0000 		.4byte	0xbf9
 2109 0c29 18       		.uleb128 0x18
 2110 0c2a 04       		.byte	0x4
 2111 0c2b 05       		.uleb128 0x5
 2112 0c2c 01       		.byte	0x1
 2113 0c2d 02       		.byte	0x2
 2114 0c2e 850B0000 		.4byte	.LASF315
 2115 0c32 19       		.uleb128 0x19
 2116 0c33 01       		.byte	0x1
 2117 0c34 0A040000 		.4byte	0x40a
 2118 0c38 0D       		.byte	0xd
 2119 0c39 2402     		.2byte	0x224
 2120 0c3b 4C0C0000 		.4byte	0xc4c
 2121 0c3f 04       		.uleb128 0x4
 2122 0c40 00040000 		.4byte	.LASF316
 2123 0c44 00       		.byte	0
 2124 0c45 04       		.uleb128 0x4
 2125 0c46 20050000 		.4byte	.LASF317
 2126 0c4a 01       		.byte	0x1
 2127 0c4b 00       		.byte	0
 2128 0c4c 10       		.uleb128 0x10
 2129 0c4d 4B1C0000 		.4byte	.LASF318
 2130 0c51 0D       		.byte	0xd
 2131 0c52 2702     		.2byte	0x227
 2132 0c54 320C0000 		.4byte	0xc32
 2133 0c58 10       		.uleb128 0x10
 2134 0c59 42020000 		.4byte	.LASF319
 2135 0c5d 0D       		.byte	0xd
 2136 0c5e 3902     		.2byte	0x239
 2137 0c60 640C0000 		.4byte	0xc64
 2138 0c64 1A       		.uleb128 0x1a
 2139 0c65 04       		.byte	0x4
 2140 0c66 6A0C0000 		.4byte	0xc6a
 2141 0c6a 1B       		.uleb128 0x1b
 2142 0c6b 750C0000 		.4byte	0xc75
 2143 0c6f 1C       		.uleb128 0x1c
 2144 0c70 9A040000 		.4byte	0x49a
 2145 0c74 00       		.byte	0
 2146 0c75 10       		.uleb128 0x10
 2147 0c76 54050000 		.4byte	.LASF320
 2148 0c7a 0D       		.byte	0xd
 2149 0c7b 4402     		.2byte	0x244
 2150 0c7d 810C0000 		.4byte	0xc81
 2151 0c81 1A       		.uleb128 0x1a
 2152 0c82 04       		.byte	0x4
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\cc6czdZs.s 			page 117


 2153 0c83 870C0000 		.4byte	0xc87
 2154 0c87 1D       		.uleb128 0x1d
 2155 0c88 4C0C0000 		.4byte	0xc4c
 2156 0c8c 960C0000 		.4byte	0xc96
 2157 0c90 1C       		.uleb128 0x1c
 2158 0c91 9A040000 		.4byte	0x49a
 2159 0c95 00       		.byte	0
 2160 0c96 1E       		.uleb128 0x1e
 2161 0c97 4C060000 		.4byte	.LASF344
 2162 0c9b 4C       		.byte	0x4c
 2163 0c9c 0D       		.byte	0xd
 2164 0c9d C302     		.2byte	0x2c3
 2165 0c9f B50D0000 		.4byte	0xdb5
 2166 0ca3 09       		.uleb128 0x9
 2167 0ca4 B90B0000 		.4byte	.LASF321
 2168 0ca8 0D       		.byte	0xd
 2169 0ca9 C602     		.2byte	0x2c6
 2170 0cab 2B0C0000 		.4byte	0xc2b
 2171 0caf 00       		.byte	0
 2172 0cb0 09       		.uleb128 0x9
 2173 0cb1 AF110000 		.4byte	.LASF322
 2174 0cb5 0D       		.byte	0xd
 2175 0cb6 C702     		.2byte	0x2c7
 2176 0cb8 2B0C0000 		.4byte	0xc2b
 2177 0cbc 01       		.byte	0x1
 2178 0cbd 09       		.uleb128 0x9
 2179 0cbe 991C0000 		.4byte	.LASF323
 2180 0cc2 0D       		.byte	0xd
 2181 0cc3 C902     		.2byte	0x2c9
 2182 0cc5 78050000 		.4byte	0x578
 2183 0cc9 04       		.byte	0x4
 2184 0cca 09       		.uleb128 0x9
 2185 0ccb 2D010000 		.4byte	.LASF324
 2186 0ccf 0D       		.byte	0xd
 2187 0cd0 CB02     		.2byte	0x2cb
 2188 0cd2 78050000 		.4byte	0x578
 2189 0cd6 08       		.byte	0x8
 2190 0cd7 09       		.uleb128 0x9
 2191 0cd8 78130000 		.4byte	.LASF325
 2192 0cdc 0D       		.byte	0xd
 2193 0cdd CC02     		.2byte	0x2cc
 2194 0cdf 2B0C0000 		.4byte	0xc2b
 2195 0ce3 0C       		.byte	0xc
 2196 0ce4 09       		.uleb128 0x9
 2197 0ce5 EA110000 		.4byte	.LASF326
 2198 0ce9 0D       		.byte	0xd
 2199 0cea CD02     		.2byte	0x2cd
 2200 0cec 2B0C0000 		.4byte	0xc2b
 2201 0cf0 0D       		.byte	0xd
 2202 0cf1 09       		.uleb128 0x9
 2203 0cf2 CB020000 		.4byte	.LASF327
 2204 0cf6 0D       		.byte	0xd
 2205 0cf7 CF02     		.2byte	0x2cf
 2206 0cf9 B50D0000 		.4byte	0xdb5
 2207 0cfd 10       		.byte	0x10
 2208 0cfe 09       		.uleb128 0x9
 2209 0cff 930E0000 		.4byte	.LASF328
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\cc6czdZs.s 			page 118


 2210 0d03 0D       		.byte	0xd
 2211 0d04 D002     		.2byte	0x2d0
 2212 0d06 9A040000 		.4byte	0x49a
 2213 0d0a 14       		.byte	0x14
 2214 0d0b 09       		.uleb128 0x9
 2215 0d0c E60A0000 		.4byte	.LASF329
 2216 0d10 0D       		.byte	0xd
 2217 0d11 D102     		.2byte	0x2d1
 2218 0d13 78050000 		.4byte	0x578
 2219 0d17 18       		.byte	0x18
 2220 0d18 09       		.uleb128 0x9
 2221 0d19 8B0D0000 		.4byte	.LASF330
 2222 0d1d 0D       		.byte	0xd
 2223 0d1e D202     		.2byte	0x2d2
 2224 0d20 78050000 		.4byte	0x578
 2225 0d24 1C       		.byte	0x1c
 2226 0d25 09       		.uleb128 0x9
 2227 0d26 CE200000 		.4byte	.LASF331
 2228 0d2a 0D       		.byte	0xd
 2229 0d2b D402     		.2byte	0x2d4
 2230 0d2d 78050000 		.4byte	0x578
 2231 0d31 20       		.byte	0x20
 2232 0d32 09       		.uleb128 0x9
 2233 0d33 91200000 		.4byte	.LASF332
 2234 0d37 0D       		.byte	0xd
 2235 0d38 D502     		.2byte	0x2d5
 2236 0d3a BB0D0000 		.4byte	0xdbb
 2237 0d3e 24       		.byte	0x24
 2238 0d3f 09       		.uleb128 0x9
 2239 0d40 E6060000 		.4byte	.LASF333
 2240 0d44 0D       		.byte	0xd
 2241 0d45 D702     		.2byte	0x2d7
 2242 0d47 B50D0000 		.4byte	0xdb5
 2243 0d4b 28       		.byte	0x28
 2244 0d4c 09       		.uleb128 0x9
 2245 0d4d 98090000 		.4byte	.LASF334
 2246 0d51 0D       		.byte	0xd
 2247 0d52 D802     		.2byte	0x2d8
 2248 0d54 9A040000 		.4byte	0x49a
 2249 0d58 2C       		.byte	0x2c
 2250 0d59 09       		.uleb128 0x9
 2251 0d5a 25070000 		.4byte	.LASF335
 2252 0d5e 0D       		.byte	0xd
 2253 0d5f D902     		.2byte	0x2d9
 2254 0d61 78050000 		.4byte	0x578
 2255 0d65 30       		.byte	0x30
 2256 0d66 09       		.uleb128 0x9
 2257 0d67 CF0F0000 		.4byte	.LASF336
 2258 0d6b 0D       		.byte	0xd
 2259 0d6c DA02     		.2byte	0x2da
 2260 0d6e 78050000 		.4byte	0x578
 2261 0d72 34       		.byte	0x34
 2262 0d73 09       		.uleb128 0x9
 2263 0d74 6A030000 		.4byte	.LASF337
 2264 0d78 0D       		.byte	0xd
 2265 0d79 DC02     		.2byte	0x2dc
 2266 0d7b B50D0000 		.4byte	0xdb5
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\cc6czdZs.s 			page 119


 2267 0d7f 38       		.byte	0x38
 2268 0d80 09       		.uleb128 0x9
 2269 0d81 4C140000 		.4byte	.LASF338
 2270 0d85 0D       		.byte	0xd
 2271 0d86 DD02     		.2byte	0x2dd
 2272 0d88 9A040000 		.4byte	0x49a
 2273 0d8c 3C       		.byte	0x3c
 2274 0d8d 09       		.uleb128 0x9
 2275 0d8e 3D130000 		.4byte	.LASF339
 2276 0d92 0D       		.byte	0xd
 2277 0d93 DE02     		.2byte	0x2de
 2278 0d95 78050000 		.4byte	0x578
 2279 0d99 40       		.byte	0x40
 2280 0d9a 09       		.uleb128 0x9
 2281 0d9b 550B0000 		.4byte	.LASF340
 2282 0d9f 0D       		.byte	0xd
 2283 0da0 E402     		.2byte	0x2e4
 2284 0da2 580C0000 		.4byte	0xc58
 2285 0da6 44       		.byte	0x44
 2286 0da7 09       		.uleb128 0x9
 2287 0da8 DC030000 		.4byte	.LASF341
 2288 0dac 0D       		.byte	0xd
 2289 0dad EB02     		.2byte	0x2eb
 2290 0daf 750C0000 		.4byte	0xc75
 2291 0db3 48       		.byte	0x48
 2292 0db4 00       		.byte	0
 2293 0db5 1A       		.uleb128 0x1a
 2294 0db6 04       		.byte	0x4
 2295 0db7 6E040000 		.4byte	0x46e
 2296 0dbb 0E       		.uleb128 0xe
 2297 0dbc 2B0C0000 		.4byte	0xc2b
 2298 0dc0 10       		.uleb128 0x10
 2299 0dc1 5F1F0000 		.4byte	.LASF342
 2300 0dc5 0D       		.byte	0xd
 2301 0dc6 EE02     		.2byte	0x2ee
 2302 0dc8 960C0000 		.4byte	0xc96
 2303 0dcc 10       		.uleb128 0x10
 2304 0dcd 6A000000 		.4byte	.LASF343
 2305 0dd1 0E       		.byte	0xe
 2306 0dd2 F201     		.2byte	0x1f2
 2307 0dd4 640C0000 		.4byte	0xc64
 2308 0dd8 1E       		.uleb128 0x1e
 2309 0dd9 78030000 		.4byte	.LASF345
 2310 0ddd 24       		.byte	0x24
 2311 0dde 0E       		.byte	0xe
 2312 0ddf 7402     		.2byte	0x274
 2313 0de1 5B0E0000 		.4byte	0xe5b
 2314 0de5 09       		.uleb128 0x9
 2315 0de6 910F0000 		.4byte	.LASF346
 2316 0dea 0E       		.byte	0xe
 2317 0deb 7702     		.2byte	0x277
 2318 0ded 78050000 		.4byte	0x578
 2319 0df1 00       		.byte	0
 2320 0df2 09       		.uleb128 0x9
 2321 0df3 9C0A0000 		.4byte	.LASF347
 2322 0df7 0E       		.byte	0xe
 2323 0df8 7902     		.2byte	0x279
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\cc6czdZs.s 			page 120


 2324 0dfa 290C0000 		.4byte	0xc29
 2325 0dfe 04       		.byte	0x4
 2326 0dff 09       		.uleb128 0x9
 2327 0e00 68090000 		.4byte	.LASF348
 2328 0e04 0E       		.byte	0xe
 2329 0e05 7A02     		.2byte	0x27a
 2330 0e07 9A040000 		.4byte	0x49a
 2331 0e0b 08       		.byte	0x8
 2332 0e0c 09       		.uleb128 0x9
 2333 0e0d 120F0000 		.4byte	.LASF349
 2334 0e11 0E       		.byte	0xe
 2335 0e12 7B02     		.2byte	0x27b
 2336 0e14 78050000 		.4byte	0x578
 2337 0e18 0C       		.byte	0xc
 2338 0e19 09       		.uleb128 0x9
 2339 0e1a 09140000 		.4byte	.LASF350
 2340 0e1e 0E       		.byte	0xe
 2341 0e1f 7D02     		.2byte	0x27d
 2342 0e21 290C0000 		.4byte	0xc29
 2343 0e25 10       		.byte	0x10
 2344 0e26 09       		.uleb128 0x9
 2345 0e27 C7120000 		.4byte	.LASF351
 2346 0e2b 0E       		.byte	0xe
 2347 0e2c 7E02     		.2byte	0x27e
 2348 0e2e 9A040000 		.4byte	0x49a
 2349 0e32 14       		.byte	0x14
 2350 0e33 09       		.uleb128 0x9
 2351 0e34 D8020000 		.4byte	.LASF352
 2352 0e38 0E       		.byte	0xe
 2353 0e39 7F02     		.2byte	0x27f
 2354 0e3b 78050000 		.4byte	0x578
 2355 0e3f 18       		.byte	0x18
 2356 0e40 09       		.uleb128 0x9
 2357 0e41 550B0000 		.4byte	.LASF340
 2358 0e45 0E       		.byte	0xe
 2359 0e46 8502     		.2byte	0x285
 2360 0e48 CC0D0000 		.4byte	0xdcc
 2361 0e4c 1C       		.byte	0x1c
 2362 0e4d 09       		.uleb128 0x9
 2363 0e4e C01E0000 		.4byte	.LASF353
 2364 0e52 0E       		.byte	0xe
 2365 0e53 8802     		.2byte	0x288
 2366 0e55 9A040000 		.4byte	0x49a
 2367 0e59 20       		.byte	0x20
 2368 0e5a 00       		.byte	0
 2369 0e5b 10       		.uleb128 0x10
 2370 0e5c 28120000 		.4byte	.LASF354
 2371 0e60 0E       		.byte	0xe
 2372 0e61 8B02     		.2byte	0x28b
 2373 0e63 D80D0000 		.4byte	0xdd8
 2374 0e67 10       		.uleb128 0x10
 2375 0e68 62100000 		.4byte	.LASF355
 2376 0e6c 0F       		.byte	0xf
 2377 0e6d D901     		.2byte	0x1d9
 2378 0e6f 640C0000 		.4byte	0xc64
 2379 0e73 1E       		.uleb128 0x1e
 2380 0e74 1E080000 		.4byte	.LASF356
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\cc6czdZs.s 			page 121


 2381 0e78 38       		.byte	0x38
 2382 0e79 0F       		.byte	0xf
 2383 0e7a 7502     		.2byte	0x275
 2384 0e7c 370F0000 		.4byte	0xf37
 2385 0e80 09       		.uleb128 0x9
 2386 0e81 9A010000 		.4byte	.LASF357
 2387 0e85 0F       		.byte	0xf
 2388 0e86 7802     		.2byte	0x278
 2389 0e88 78050000 		.4byte	0x578
 2390 0e8c 00       		.byte	0
 2391 0e8d 09       		.uleb128 0x9
 2392 0e8e 930A0000 		.4byte	.LASF358
 2393 0e92 0F       		.byte	0xf
 2394 0e93 7902     		.2byte	0x279
 2395 0e95 78050000 		.4byte	0x578
 2396 0e99 04       		.byte	0x4
 2397 0e9a 09       		.uleb128 0x9
 2398 0e9b 90140000 		.4byte	.LASF359
 2399 0e9f 0F       		.byte	0xf
 2400 0ea0 7B02     		.2byte	0x27b
 2401 0ea2 290C0000 		.4byte	0xc29
 2402 0ea6 08       		.byte	0x8
 2403 0ea7 09       		.uleb128 0x9
 2404 0ea8 19040000 		.4byte	.LASF360
 2405 0eac 0F       		.byte	0xf
 2406 0ead 7C02     		.2byte	0x27c
 2407 0eaf 9A040000 		.4byte	0x49a
 2408 0eb3 0C       		.byte	0xc
 2409 0eb4 09       		.uleb128 0x9
 2410 0eb5 41120000 		.4byte	.LASF361
 2411 0eb9 0F       		.byte	0xf
 2412 0eba 7D02     		.2byte	0x27d
 2413 0ebc 78050000 		.4byte	0x578
 2414 0ec0 10       		.byte	0x10
 2415 0ec1 09       		.uleb128 0x9
 2416 0ec2 210E0000 		.4byte	.LASF362
 2417 0ec6 0F       		.byte	0xf
 2418 0ec7 7E02     		.2byte	0x27e
 2419 0ec9 78050000 		.4byte	0x578
 2420 0ecd 14       		.byte	0x14
 2421 0ece 09       		.uleb128 0x9
 2422 0ecf 9C0A0000 		.4byte	.LASF347
 2423 0ed3 0F       		.byte	0xf
 2424 0ed4 8002     		.2byte	0x280
 2425 0ed6 290C0000 		.4byte	0xc29
 2426 0eda 18       		.byte	0x18
 2427 0edb 09       		.uleb128 0x9
 2428 0edc 68090000 		.4byte	.LASF348
 2429 0ee0 0F       		.byte	0xf
 2430 0ee1 8102     		.2byte	0x281
 2431 0ee3 9A040000 		.4byte	0x49a
 2432 0ee7 1C       		.byte	0x1c
 2433 0ee8 09       		.uleb128 0x9
 2434 0ee9 120F0000 		.4byte	.LASF349
 2435 0eed 0F       		.byte	0xf
 2436 0eee 8202     		.2byte	0x282
 2437 0ef0 78050000 		.4byte	0x578
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\cc6czdZs.s 			page 122


 2438 0ef4 20       		.byte	0x20
 2439 0ef5 09       		.uleb128 0x9
 2440 0ef6 09140000 		.4byte	.LASF350
 2441 0efa 0F       		.byte	0xf
 2442 0efb 8402     		.2byte	0x284
 2443 0efd 290C0000 		.4byte	0xc29
 2444 0f01 24       		.byte	0x24
 2445 0f02 09       		.uleb128 0x9
 2446 0f03 C7120000 		.4byte	.LASF351
 2447 0f07 0F       		.byte	0xf
 2448 0f08 8502     		.2byte	0x285
 2449 0f0a 9A040000 		.4byte	0x49a
 2450 0f0e 28       		.byte	0x28
 2451 0f0f 09       		.uleb128 0x9
 2452 0f10 B2170000 		.4byte	.LASF363
 2453 0f14 0F       		.byte	0xf
 2454 0f15 8602     		.2byte	0x286
 2455 0f17 78050000 		.4byte	0x578
 2456 0f1b 2C       		.byte	0x2c
 2457 0f1c 09       		.uleb128 0x9
 2458 0f1d 550B0000 		.4byte	.LASF340
 2459 0f21 0F       		.byte	0xf
 2460 0f22 8B02     		.2byte	0x28b
 2461 0f24 670E0000 		.4byte	0xe67
 2462 0f28 30       		.byte	0x30
 2463 0f29 09       		.uleb128 0x9
 2464 0f2a C01E0000 		.4byte	.LASF353
 2465 0f2e 0F       		.byte	0xf
 2466 0f2f 8E02     		.2byte	0x28e
 2467 0f31 9A040000 		.4byte	0x49a
 2468 0f35 34       		.byte	0x34
 2469 0f36 00       		.byte	0
 2470 0f37 10       		.uleb128 0x10
 2471 0f38 EA070000 		.4byte	.LASF364
 2472 0f3c 0F       		.byte	0xf
 2473 0f3d 9102     		.2byte	0x291
 2474 0f3f 730E0000 		.4byte	0xe73
 2475 0f43 1F       		.uleb128 0x1f
 2476 0f44 061E0000 		.4byte	.LASF365
 2477 0f48 4C       		.byte	0x4c
 2478 0f49 10       		.byte	0x10
 2479 0f4a 2F       		.byte	0x2f
 2480 0f4b 34100000 		.4byte	0x1034
 2481 0f4f 14       		.uleb128 0x14
 2482 0f50 CE1D0000 		.4byte	.LASF366
 2483 0f54 10       		.byte	0x10
 2484 0f55 31       		.byte	0x31
 2485 0f56 9A040000 		.4byte	0x49a
 2486 0f5a 00       		.byte	0
 2487 0f5b 14       		.uleb128 0x14
 2488 0f5c C50E0000 		.4byte	.LASF367
 2489 0f60 10       		.byte	0x10
 2490 0f61 33       		.byte	0x33
 2491 0f62 9A040000 		.4byte	0x49a
 2492 0f66 04       		.byte	0x4
 2493 0f67 14       		.uleb128 0x14
 2494 0f68 F2140000 		.4byte	.LASF368
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\cc6czdZs.s 			page 123


 2495 0f6c 10       		.byte	0x10
 2496 0f6d 34       		.byte	0x34
 2497 0f6e 9A040000 		.4byte	0x49a
 2498 0f72 08       		.byte	0x8
 2499 0f73 14       		.uleb128 0x14
 2500 0f74 8F170000 		.4byte	.LASF369
 2501 0f78 10       		.byte	0x10
 2502 0f79 35       		.byte	0x35
 2503 0f7a 9A040000 		.4byte	0x49a
 2504 0f7e 0C       		.byte	0xc
 2505 0f7f 14       		.uleb128 0x14
 2506 0f80 3F070000 		.4byte	.LASF370
 2507 0f84 10       		.byte	0x10
 2508 0f85 37       		.byte	0x37
 2509 0f86 9A040000 		.4byte	0x49a
 2510 0f8a 10       		.byte	0x10
 2511 0f8b 14       		.uleb128 0x14
 2512 0f8c 70050000 		.4byte	.LASF371
 2513 0f90 10       		.byte	0x10
 2514 0f91 38       		.byte	0x38
 2515 0f92 9A040000 		.4byte	0x49a
 2516 0f96 14       		.byte	0x14
 2517 0f97 14       		.uleb128 0x14
 2518 0f98 79050000 		.4byte	.LASF372
 2519 0f9c 10       		.byte	0x10
 2520 0f9d 39       		.byte	0x39
 2521 0f9e 9A040000 		.4byte	0x49a
 2522 0fa2 18       		.byte	0x18
 2523 0fa3 14       		.uleb128 0x14
 2524 0fa4 AB160000 		.4byte	.LASF373
 2525 0fa8 10       		.byte	0x10
 2526 0fa9 3A       		.byte	0x3a
 2527 0faa 2B0C0000 		.4byte	0xc2b
 2528 0fae 1C       		.byte	0x1c
 2529 0faf 14       		.uleb128 0x14
 2530 0fb0 9A160000 		.4byte	.LASF374
 2531 0fb4 10       		.byte	0x10
 2532 0fb5 3C       		.byte	0x3c
 2533 0fb6 9A040000 		.4byte	0x49a
 2534 0fba 20       		.byte	0x20
 2535 0fbb 14       		.uleb128 0x14
 2536 0fbc 200A0000 		.4byte	.LASF375
 2537 0fc0 10       		.byte	0x10
 2538 0fc1 3D       		.byte	0x3d
 2539 0fc2 9A040000 		.4byte	0x49a
 2540 0fc6 24       		.byte	0x24
 2541 0fc7 14       		.uleb128 0x14
 2542 0fc8 D10D0000 		.4byte	.LASF376
 2543 0fcc 10       		.byte	0x10
 2544 0fcd 3F       		.byte	0x3f
 2545 0fce 9A040000 		.4byte	0x49a
 2546 0fd2 28       		.byte	0x28
 2547 0fd3 14       		.uleb128 0x14
 2548 0fd4 65120000 		.4byte	.LASF377
 2549 0fd8 10       		.byte	0x10
 2550 0fd9 40       		.byte	0x40
 2551 0fda 9A040000 		.4byte	0x49a
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\cc6czdZs.s 			page 124


 2552 0fde 2C       		.byte	0x2c
 2553 0fdf 14       		.uleb128 0x14
 2554 0fe0 3E080000 		.4byte	.LASF378
 2555 0fe4 10       		.byte	0x10
 2556 0fe5 42       		.byte	0x42
 2557 0fe6 9A040000 		.4byte	0x49a
 2558 0fea 30       		.byte	0x30
 2559 0feb 14       		.uleb128 0x14
 2560 0fec FA090000 		.4byte	.LASF379
 2561 0ff0 10       		.byte	0x10
 2562 0ff1 43       		.byte	0x43
 2563 0ff2 9A040000 		.4byte	0x49a
 2564 0ff6 34       		.byte	0x34
 2565 0ff7 14       		.uleb128 0x14
 2566 0ff8 F7020000 		.4byte	.LASF380
 2567 0ffc 10       		.byte	0x10
 2568 0ffd 45       		.byte	0x45
 2569 0ffe 9A040000 		.4byte	0x49a
 2570 1002 38       		.byte	0x38
 2571 1003 14       		.uleb128 0x14
 2572 1004 A3000000 		.4byte	.LASF381
 2573 1008 10       		.byte	0x10
 2574 1009 46       		.byte	0x46
 2575 100a 9A040000 		.4byte	0x49a
 2576 100e 3C       		.byte	0x3c
 2577 100f 14       		.uleb128 0x14
 2578 1010 0F040000 		.4byte	.LASF382
 2579 1014 10       		.byte	0x10
 2580 1015 48       		.byte	0x48
 2581 1016 9A040000 		.4byte	0x49a
 2582 101a 40       		.byte	0x40
 2583 101b 14       		.uleb128 0x14
 2584 101c 0B170000 		.4byte	.LASF383
 2585 1020 10       		.byte	0x10
 2586 1021 49       		.byte	0x49
 2587 1022 9A040000 		.4byte	0x49a
 2588 1026 44       		.byte	0x44
 2589 1027 14       		.uleb128 0x14
 2590 1028 A40E0000 		.4byte	.LASF384
 2591 102c 10       		.byte	0x10
 2592 102d 4B       		.byte	0x4b
 2593 102e 9A040000 		.4byte	0x49a
 2594 1032 48       		.byte	0x48
 2595 1033 00       		.byte	0
 2596 1034 06       		.uleb128 0x6
 2597 1035 93150000 		.4byte	.LASF385
 2598 1039 10       		.byte	0x10
 2599 103a 4C       		.byte	0x4c
 2600 103b 430F0000 		.4byte	0xf43
 2601 103f 1A       		.uleb128 0x1a
 2602 1040 04       		.byte	0x4
 2603 1041 91070000 		.4byte	0x791
 2604 1045 02       		.uleb128 0x2
 2605 1046 01       		.byte	0x1
 2606 1047 0A040000 		.4byte	0x40a
 2607 104b 11       		.byte	0x11
 2608 104c 6E       		.byte	0x6e
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\cc6czdZs.s 			page 125


 2609 104d 64100000 		.4byte	0x1064
 2610 1051 04       		.uleb128 0x4
 2611 1052 84130000 		.4byte	.LASF386
 2612 1056 00       		.byte	0
 2613 1057 04       		.uleb128 0x4
 2614 1058 92190000 		.4byte	.LASF387
 2615 105c 01       		.byte	0x1
 2616 105d 04       		.uleb128 0x4
 2617 105e A4100000 		.4byte	.LASF388
 2618 1062 02       		.byte	0x2
 2619 1063 00       		.byte	0
 2620 1064 06       		.uleb128 0x6
 2621 1065 1C140000 		.4byte	.LASF389
 2622 1069 12       		.byte	0x12
 2623 106a 3F       		.byte	0x3f
 2624 106b 9A040000 		.4byte	0x49a
 2625 106f 06       		.uleb128 0x6
 2626 1070 1B0F0000 		.4byte	.LASF390
 2627 1074 13       		.byte	0x13
 2628 1075 2E       		.byte	0x2e
 2629 1076 290C0000 		.4byte	0xc29
 2630 107a 06       		.uleb128 0x6
 2631 107b 63200000 		.4byte	.LASF391
 2632 107f 14       		.byte	0x14
 2633 1080 25       		.byte	0x25
 2634 1081 6F100000 		.4byte	0x106f
 2635 1085 20       		.uleb128 0x20
 2636 1086 BA030000 		.4byte	.LASF392
 2637 108a 03       		.byte	0x3
 2638 108b 6503     		.2byte	0x365
 2639 108d 03       		.byte	0x3
 2640 108e 20       		.uleb128 0x20
 2641 108f BE040000 		.4byte	.LASF393
 2642 1093 03       		.byte	0x3
 2643 1094 7003     		.2byte	0x370
 2644 1096 03       		.byte	0x3
 2645 1097 21       		.uleb128 0x21
 2646 1098 F9080000 		.4byte	.LASF398
 2647 109c 02       		.byte	0x2
 2648 109d 2503     		.2byte	0x325
 2649 109f 03       		.byte	0x3
 2650 10a0 C9100000 		.4byte	0x10c9
 2651 10a4 22       		.uleb128 0x22
 2652 10a5 10080000 		.4byte	.LASF394
 2653 10a9 02       		.byte	0x2
 2654 10aa 2503     		.2byte	0x325
 2655 10ac 3F100000 		.4byte	0x103f
 2656 10b0 22       		.uleb128 0x22
 2657 10b1 621D0000 		.4byte	.LASF395
 2658 10b5 02       		.byte	0x2
 2659 10b6 2503     		.2byte	0x325
 2660 10b8 9A040000 		.4byte	0x49a
 2661 10bc 22       		.uleb128 0x22
 2662 10bd 850A0000 		.4byte	.LASF396
 2663 10c1 02       		.byte	0x2
 2664 10c2 2503     		.2byte	0x325
 2665 10c4 9A040000 		.4byte	0x49a
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\cc6czdZs.s 			page 126


 2666 10c8 00       		.byte	0
 2667 10c9 23       		.uleb128 0x23
 2668 10ca 9B1E0000 		.4byte	.LASF397
 2669 10ce 03       		.byte	0x3
 2670 10cf 81       		.byte	0x81
 2671 10d0 03       		.byte	0x3
 2672 10d1 21       		.uleb128 0x21
 2673 10d2 F81A0000 		.4byte	.LASF399
 2674 10d6 04       		.byte	0x4
 2675 10d7 8D06     		.2byte	0x68d
 2676 10d9 03       		.byte	0x3
 2677 10da EB100000 		.4byte	0x10eb
 2678 10de 22       		.uleb128 0x22
 2679 10df 8F1C0000 		.4byte	.LASF400
 2680 10e3 04       		.byte	0x4
 2681 10e4 8D06     		.2byte	0x68d
 2682 10e6 ED030000 		.4byte	0x3ed
 2683 10ea 00       		.byte	0
 2684 10eb 21       		.uleb128 0x21
 2685 10ec 381E0000 		.4byte	.LASF401
 2686 10f0 04       		.byte	0x4
 2687 10f1 E606     		.2byte	0x6e6
 2688 10f3 03       		.byte	0x3
 2689 10f4 05110000 		.4byte	0x1105
 2690 10f8 22       		.uleb128 0x22
 2691 10f9 8F1C0000 		.4byte	.LASF400
 2692 10fd 04       		.byte	0x4
 2693 10fe E606     		.2byte	0x6e6
 2694 1100 ED030000 		.4byte	0x3ed
 2695 1104 00       		.byte	0
 2696 1105 21       		.uleb128 0x21
 2697 1106 50070000 		.4byte	.LASF402
 2698 110a 02       		.byte	0x2
 2699 110b 3E06     		.2byte	0x63e
 2700 110d 03       		.byte	0x3
 2701 110e 2B110000 		.4byte	0x112b
 2702 1112 22       		.uleb128 0x22
 2703 1113 10080000 		.4byte	.LASF394
 2704 1117 02       		.byte	0x2
 2705 1118 3E06     		.2byte	0x63e
 2706 111a 3F100000 		.4byte	0x103f
 2707 111e 22       		.uleb128 0x22
 2708 111f 621D0000 		.4byte	.LASF395
 2709 1123 02       		.byte	0x2
 2710 1124 3E06     		.2byte	0x63e
 2711 1126 9A040000 		.4byte	0x49a
 2712 112a 00       		.byte	0
 2713 112b 21       		.uleb128 0x21
 2714 112c 9A0D0000 		.4byte	.LASF403
 2715 1130 04       		.byte	0x4
 2716 1131 B106     		.2byte	0x6b1
 2717 1133 03       		.byte	0x3
 2718 1134 45110000 		.4byte	0x1145
 2719 1138 22       		.uleb128 0x22
 2720 1139 8F1C0000 		.4byte	.LASF400
 2721 113d 04       		.byte	0x4
 2722 113e B106     		.2byte	0x6b1
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\cc6czdZs.s 			page 127


 2723 1140 ED030000 		.4byte	0x3ed
 2724 1144 00       		.byte	0
 2725 1145 24       		.uleb128 0x24
 2726 1146 80170000 		.4byte	.LASF458
 2727 114a 01       		.byte	0x1
 2728 114b 25       		.byte	0x25
 2729 114c 00000000 		.4byte	.LFB660
 2730 1150 50010000 		.4byte	.LFE660-.LFB660
 2731 1154 01       		.uleb128 0x1
 2732 1155 9C       		.byte	0x9c
 2733 1156 66130000 		.4byte	0x1366
 2734 115a 25       		.uleb128 0x25
 2735 115b 97100000 		.4byte	0x1097
 2736 115f 3A000000 		.4byte	.LBB39
 2737 1163 06000000 		.4byte	.LBE39-.LBB39
 2738 1167 01       		.byte	0x1
 2739 1168 3D       		.byte	0x3d
 2740 1169 89110000 		.4byte	0x1189
 2741 116d 26       		.uleb128 0x26
 2742 116e BC100000 		.4byte	0x10bc
 2743 1172 00000000 		.4byte	.LLST0
 2744 1176 26       		.uleb128 0x26
 2745 1177 B0100000 		.4byte	0x10b0
 2746 117b 00000000 		.4byte	.LLST0
 2747 117f 26       		.uleb128 0x26
 2748 1180 A4100000 		.4byte	0x10a4
 2749 1184 14000000 		.4byte	.LLST2
 2750 1188 00       		.byte	0
 2751 1189 25       		.uleb128 0x25
 2752 118a 97100000 		.4byte	0x1097
 2753 118e 40000000 		.4byte	.LBB41
 2754 1192 08000000 		.4byte	.LBE41-.LBB41
 2755 1196 01       		.byte	0x1
 2756 1197 3E       		.byte	0x3e
 2757 1198 B8110000 		.4byte	0x11b8
 2758 119c 26       		.uleb128 0x26
 2759 119d BC100000 		.4byte	0x10bc
 2760 11a1 2C000000 		.4byte	.LLST3
 2761 11a5 26       		.uleb128 0x26
 2762 11a6 B0100000 		.4byte	0x10b0
 2763 11aa 40000000 		.4byte	.LLST4
 2764 11ae 26       		.uleb128 0x26
 2765 11af A4100000 		.4byte	0x10a4
 2766 11b3 54000000 		.4byte	.LLST5
 2767 11b7 00       		.byte	0
 2768 11b8 25       		.uleb128 0x25
 2769 11b9 97100000 		.4byte	0x1097
 2770 11bd 78000000 		.4byte	.LBB43
 2771 11c1 08000000 		.4byte	.LBE43-.LBB43
 2772 11c5 01       		.byte	0x1
 2773 11c6 56       		.byte	0x56
 2774 11c7 E7110000 		.4byte	0x11e7
 2775 11cb 26       		.uleb128 0x26
 2776 11cc BC100000 		.4byte	0x10bc
 2777 11d0 6C000000 		.4byte	.LLST6
 2778 11d4 26       		.uleb128 0x26
 2779 11d5 B0100000 		.4byte	0x10b0
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\cc6czdZs.s 			page 128


 2780 11d9 80000000 		.4byte	.LLST7
 2781 11dd 26       		.uleb128 0x26
 2782 11de A4100000 		.4byte	0x10a4
 2783 11e2 94000000 		.4byte	.LLST8
 2784 11e6 00       		.byte	0
 2785 11e7 25       		.uleb128 0x25
 2786 11e8 97100000 		.4byte	0x1097
 2787 11ec 80000000 		.4byte	.LBB45
 2788 11f0 08000000 		.4byte	.LBE45-.LBB45
 2789 11f4 01       		.byte	0x1
 2790 11f5 5B       		.byte	0x5b
 2791 11f6 16120000 		.4byte	0x1216
 2792 11fa 26       		.uleb128 0x26
 2793 11fb BC100000 		.4byte	0x10bc
 2794 11ff AC000000 		.4byte	.LLST9
 2795 1203 26       		.uleb128 0x26
 2796 1204 B0100000 		.4byte	0x10b0
 2797 1208 C0000000 		.4byte	.LLST10
 2798 120c 26       		.uleb128 0x26
 2799 120d A4100000 		.4byte	0x10a4
 2800 1211 D4000000 		.4byte	.LLST11
 2801 1215 00       		.byte	0
 2802 1216 25       		.uleb128 0x25
 2803 1217 97100000 		.4byte	0x1097
 2804 121b 88000000 		.4byte	.LBB47
 2805 121f 06000000 		.4byte	.LBE47-.LBB47
 2806 1223 01       		.byte	0x1
 2807 1224 66       		.byte	0x66
 2808 1225 45120000 		.4byte	0x1245
 2809 1229 26       		.uleb128 0x26
 2810 122a BC100000 		.4byte	0x10bc
 2811 122e EC000000 		.4byte	.LLST12
 2812 1232 26       		.uleb128 0x26
 2813 1233 B0100000 		.4byte	0x10b0
 2814 1237 00010000 		.4byte	.LLST13
 2815 123b 26       		.uleb128 0x26
 2816 123c A4100000 		.4byte	0x10a4
 2817 1240 14010000 		.4byte	.LLST14
 2818 1244 00       		.byte	0
 2819 1245 25       		.uleb128 0x25
 2820 1246 97100000 		.4byte	0x1097
 2821 124a 8E000000 		.4byte	.LBB49
 2822 124e 08000000 		.4byte	.LBE49-.LBB49
 2823 1252 01       		.byte	0x1
 2824 1253 67       		.byte	0x67
 2825 1254 74120000 		.4byte	0x1274
 2826 1258 26       		.uleb128 0x26
 2827 1259 BC100000 		.4byte	0x10bc
 2828 125d 2C010000 		.4byte	.LLST15
 2829 1261 26       		.uleb128 0x26
 2830 1262 B0100000 		.4byte	0x10b0
 2831 1266 2C010000 		.4byte	.LLST15
 2832 126a 26       		.uleb128 0x26
 2833 126b A4100000 		.4byte	0x10a4
 2834 126f 40010000 		.4byte	.LLST17
 2835 1273 00       		.byte	0
 2836 1274 27       		.uleb128 0x27
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\cc6czdZs.s 			page 129


 2837 1275 9E000000 		.4byte	.LBB51
 2838 1279 68000000 		.4byte	.LBE51-.LBB51
 2839 127d E6120000 		.4byte	0x12e6
 2840 1281 28       		.uleb128 0x28
 2841 1282 8E060000 		.4byte	.LASF404
 2842 1286 01       		.byte	0x1
 2843 1287 6D       		.byte	0x6d
 2844 1288 60040000 		.4byte	0x460
 2845 128c 58010000 		.4byte	.LLST18
 2846 1290 28       		.uleb128 0x28
 2847 1291 A40F0000 		.4byte	.LASF405
 2848 1295 01       		.byte	0x1
 2849 1296 6E       		.byte	0x6e
 2850 1297 60040000 		.4byte	0x460
 2851 129b 8D010000 		.4byte	.LLST19
 2852 129f 29       		.uleb128 0x29
 2853 12a0 A2000000 		.4byte	.LVL13
 2854 12a4 EE160000 		.4byte	0x16ee
 2855 12a8 29       		.uleb128 0x29
 2856 12a9 AC000000 		.4byte	.LVL15
 2857 12ad F9160000 		.4byte	0x16f9
 2858 12b1 29       		.uleb128 0x29
 2859 12b2 B0000000 		.4byte	.LVL16
 2860 12b6 04170000 		.4byte	0x1704
 2861 12ba 29       		.uleb128 0x29
 2862 12bb B6000000 		.4byte	.LVL17
 2863 12bf 0F170000 		.4byte	0x170f
 2864 12c3 2A       		.uleb128 0x2a
 2865 12c4 BC000000 		.4byte	.LVL18
 2866 12c8 1A170000 		.4byte	0x171a
 2867 12cc D6120000 		.4byte	0x12d6
 2868 12d0 2B       		.uleb128 0x2b
 2869 12d1 01       		.uleb128 0x1
 2870 12d2 50       		.byte	0x50
 2871 12d3 01       		.uleb128 0x1
 2872 12d4 32       		.byte	0x32
 2873 12d5 00       		.byte	0
 2874 12d6 2C       		.uleb128 0x2c
 2875 12d7 C4000000 		.4byte	.LVL21
 2876 12db 1A170000 		.4byte	0x171a
 2877 12df 2B       		.uleb128 0x2b
 2878 12e0 01       		.uleb128 0x1
 2879 12e1 50       		.byte	0x50
 2880 12e2 01       		.uleb128 0x1
 2881 12e3 31       		.byte	0x31
 2882 12e4 00       		.byte	0
 2883 12e5 00       		.byte	0
 2884 12e6 29       		.uleb128 0x29
 2885 12e7 06000000 		.4byte	.LVL0
 2886 12eb 26170000 		.4byte	0x1726
 2887 12ef 29       		.uleb128 0x29
 2888 12f0 0A000000 		.4byte	.LVL1
 2889 12f4 31170000 		.4byte	0x1731
 2890 12f8 29       		.uleb128 0x29
 2891 12f9 1C000000 		.4byte	.LVL2
 2892 12fd 31170000 		.4byte	0x1731
 2893 1301 29       		.uleb128 0x29
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\cc6czdZs.s 			page 130


 2894 1302 2C000000 		.4byte	.LVL3
 2895 1306 3C170000 		.4byte	0x173c
 2896 130a 2A       		.uleb128 0x2a
 2897 130b 3A000000 		.4byte	.LVL4
 2898 130f 47170000 		.4byte	0x1747
 2899 1313 2A130000 		.4byte	0x132a
 2900 1317 2B       		.uleb128 0x2b
 2901 1318 01       		.uleb128 0x1
 2902 1319 50       		.byte	0x50
 2903 131a 05       		.uleb128 0x5
 2904 131b 03       		.byte	0x3
 2905 131c 00000000 		.4byte	IR_data
 2906 1320 2B       		.uleb128 0x2b
 2907 1321 01       		.uleb128 0x1
 2908 1322 51       		.byte	0x51
 2909 1323 05       		.uleb128 0x5
 2910 1324 03       		.byte	0x3
 2911 1325 00000000 		.4byte	RED_data
 2912 1329 00       		.byte	0
 2913 132a 29       		.uleb128 0x29
 2914 132b 54000000 		.4byte	.LVL7
 2915 132f 52170000 		.4byte	0x1752
 2916 1333 29       		.uleb128 0x29
 2917 1334 0A010000 		.4byte	.LVL24
 2918 1338 5D170000 		.4byte	0x175d
 2919 133c 2A       		.uleb128 0x2a
 2920 133d 12010000 		.4byte	.LVL25
 2921 1341 68170000 		.4byte	0x1768
 2922 1345 54130000 		.4byte	0x1354
 2923 1349 2B       		.uleb128 0x2b
 2924 134a 01       		.uleb128 0x1
 2925 134b 50       		.byte	0x50
 2926 134c 01       		.uleb128 0x1
 2927 134d 31       		.byte	0x31
 2928 134e 2B       		.uleb128 0x2b
 2929 134f 01       		.uleb128 0x1
 2930 1350 51       		.byte	0x51
 2931 1351 01       		.uleb128 0x1
 2932 1352 31       		.byte	0x31
 2933 1353 00       		.byte	0
 2934 1354 2C       		.uleb128 0x2c
 2935 1355 1A010000 		.4byte	.LVL26
 2936 1359 73170000 		.4byte	0x1773
 2937 135d 2B       		.uleb128 0x2b
 2938 135e 01       		.uleb128 0x1
 2939 135f 50       		.byte	0x50
 2940 1360 03       		.uleb128 0x3
 2941 1361 0A       		.byte	0xa
 2942 1362 E803     		.2byte	0x3e8
 2943 1364 00       		.byte	0
 2944 1365 00       		.byte	0
 2945 1366 2D       		.uleb128 0x2d
 2946 1367 4F1E0000 		.4byte	.LASF459
 2947 136b 01       		.byte	0x1
 2948 136c 9E       		.byte	0x9e
 2949 136d 60040000 		.4byte	0x460
 2950 1371 00000000 		.4byte	.LFB661
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\cc6czdZs.s 			page 131


 2951 1375 04010000 		.4byte	.LFE661-.LFB661
 2952 1379 01       		.uleb128 0x1
 2953 137a 9C       		.byte	0x9c
 2954 137b 6B150000 		.4byte	0x156b
 2955 137f 2E       		.uleb128 0x2e
 2956 1380 C9100000 		.4byte	0x10c9
 2957 1384 04000000 		.4byte	.LBB52
 2958 1388 02000000 		.4byte	.LBE52-.LBB52
 2959 138c 01       		.byte	0x1
 2960 138d A1       		.byte	0xa1
 2961 138e 25       		.uleb128 0x25
 2962 138f 97100000 		.4byte	0x1097
 2963 1393 0A000000 		.4byte	.LBB54
 2964 1397 06000000 		.4byte	.LBE54-.LBB54
 2965 139b 01       		.byte	0x1
 2966 139c A4       		.byte	0xa4
 2967 139d BD130000 		.4byte	0x13bd
 2968 13a1 26       		.uleb128 0x26
 2969 13a2 BC100000 		.4byte	0x10bc
 2970 13a6 AC010000 		.4byte	.LLST20
 2971 13aa 26       		.uleb128 0x26
 2972 13ab B0100000 		.4byte	0x10b0
 2973 13af C0010000 		.4byte	.LLST21
 2974 13b3 26       		.uleb128 0x26
 2975 13b4 A4100000 		.4byte	0x10a4
 2976 13b8 D4010000 		.4byte	.LLST22
 2977 13bc 00       		.byte	0
 2978 13bd 25       		.uleb128 0x25
 2979 13be 2B110000 		.4byte	0x112b
 2980 13c2 16000000 		.4byte	.LBB56
 2981 13c6 20000000 		.4byte	.LBE56-.LBB56
 2982 13ca 01       		.byte	0x1
 2983 13cb A6       		.byte	0xa6
 2984 13cc FA130000 		.4byte	0x13fa
 2985 13d0 26       		.uleb128 0x26
 2986 13d1 38110000 		.4byte	0x1138
 2987 13d5 EC010000 		.4byte	.LLST23
 2988 13d9 2F       		.uleb128 0x2f
 2989 13da 8E100000 		.4byte	0x108e
 2990 13de 2E000000 		.4byte	.LBB58
 2991 13e2 04000000 		.4byte	.LBE58-.LBB58
 2992 13e6 04       		.byte	0x4
 2993 13e7 B606     		.2byte	0x6b6
 2994 13e9 2F       		.uleb128 0x2f
 2995 13ea 85100000 		.4byte	0x1085
 2996 13ee 32000000 		.4byte	.LBB60
 2997 13f2 04000000 		.4byte	.LBE60-.LBB60
 2998 13f6 04       		.byte	0x4
 2999 13f7 B706     		.2byte	0x6b7
 3000 13f9 00       		.byte	0
 3001 13fa 25       		.uleb128 0x25
 3002 13fb 05110000 		.4byte	0x1105
 3003 13ff 36000000 		.4byte	.LBB62
 3004 1403 0A000000 		.4byte	.LBE62-.LBB62
 3005 1407 01       		.byte	0x1
 3006 1408 A7       		.byte	0xa7
 3007 1409 20140000 		.4byte	0x1420
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\cc6czdZs.s 			page 132


 3008 140d 26       		.uleb128 0x26
 3009 140e 1E110000 		.4byte	0x111e
 3010 1412 FF010000 		.4byte	.LLST24
 3011 1416 26       		.uleb128 0x26
 3012 1417 12110000 		.4byte	0x1112
 3013 141b 13020000 		.4byte	.LLST25
 3014 141f 00       		.byte	0
 3015 1420 25       		.uleb128 0x25
 3016 1421 EB100000 		.4byte	0x10eb
 3017 1425 46000000 		.4byte	.LBB64
 3018 1429 18000000 		.4byte	.LBE64-.LBB64
 3019 142d 01       		.byte	0x1
 3020 142e A8       		.byte	0xa8
 3021 142f 3D140000 		.4byte	0x143d
 3022 1433 26       		.uleb128 0x26
 3023 1434 F8100000 		.4byte	0x10f8
 3024 1438 2B020000 		.4byte	.LLST26
 3025 143c 00       		.byte	0
 3026 143d 25       		.uleb128 0x25
 3027 143e EB100000 		.4byte	0x10eb
 3028 1442 6C000000 		.4byte	.LBB66
 3029 1446 16000000 		.4byte	.LBE66-.LBB66
 3030 144a 01       		.byte	0x1
 3031 144b AB       		.byte	0xab
 3032 144c 5A140000 		.4byte	0x145a
 3033 1450 26       		.uleb128 0x26
 3034 1451 F8100000 		.4byte	0x10f8
 3035 1455 3E020000 		.4byte	.LLST27
 3036 1459 00       		.byte	0
 3037 145a 25       		.uleb128 0x25
 3038 145b D1100000 		.4byte	0x10d1
 3039 145f 82000000 		.4byte	.LBB68
 3040 1463 16000000 		.4byte	.LBE68-.LBB68
 3041 1467 01       		.byte	0x1
 3042 1468 AC       		.byte	0xac
 3043 1469 77140000 		.4byte	0x1477
 3044 146d 26       		.uleb128 0x26
 3045 146e DE100000 		.4byte	0x10de
 3046 1472 51020000 		.4byte	.LLST28
 3047 1476 00       		.byte	0
 3048 1477 29       		.uleb128 0x29
 3049 1478 0A000000 		.4byte	.LVL27
 3050 147c 7F170000 		.4byte	0x177f
 3051 1480 2A       		.uleb128 0x2a
 3052 1481 68000000 		.4byte	.LVL36
 3053 1485 8A170000 		.4byte	0x178a
 3054 1489 94140000 		.4byte	0x1494
 3055 148d 2B       		.uleb128 0x2b
 3056 148e 01       		.uleb128 0x1
 3057 148f 50       		.byte	0x50
 3058 1490 02       		.uleb128 0x2
 3059 1491 74       		.byte	0x74
 3060 1492 00       		.sleb128 0
 3061 1493 00       		.byte	0
 3062 1494 29       		.uleb128 0x29
 3063 1495 9C000000 		.4byte	.LVL41
 3064 1499 96170000 		.4byte	0x1796
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\cc6czdZs.s 			page 133


 3065 149d 29       		.uleb128 0x29
 3066 149e A0000000 		.4byte	.LVL42
 3067 14a2 A1170000 		.4byte	0x17a1
 3068 14a6 2A       		.uleb128 0x2a
 3069 14a7 A6000000 		.4byte	.LVL43
 3070 14ab AD170000 		.4byte	0x17ad
 3071 14af B9140000 		.4byte	0x14b9
 3072 14b3 2B       		.uleb128 0x2b
 3073 14b4 01       		.uleb128 0x1
 3074 14b5 50       		.byte	0x50
 3075 14b6 01       		.uleb128 0x1
 3076 14b7 44       		.byte	0x44
 3077 14b8 00       		.byte	0
 3078 14b9 2A       		.uleb128 0x2a
 3079 14ba AC000000 		.4byte	.LVL44
 3080 14be B8170000 		.4byte	0x17b8
 3081 14c2 CC140000 		.4byte	0x14cc
 3082 14c6 2B       		.uleb128 0x2b
 3083 14c7 01       		.uleb128 0x1
 3084 14c8 50       		.byte	0x50
 3085 14c9 01       		.uleb128 0x1
 3086 14ca 31       		.byte	0x31
 3087 14cb 00       		.byte	0
 3088 14cc 2A       		.uleb128 0x2a
 3089 14cd B2000000 		.4byte	.LVL45
 3090 14d1 C3170000 		.4byte	0x17c3
 3091 14d5 DF140000 		.4byte	0x14df
 3092 14d9 2B       		.uleb128 0x2b
 3093 14da 01       		.uleb128 0x1
 3094 14db 50       		.byte	0x50
 3095 14dc 01       		.uleb128 0x1
 3096 14dd 31       		.byte	0x31
 3097 14de 00       		.byte	0
 3098 14df 2A       		.uleb128 0x2a
 3099 14e0 B8000000 		.4byte	.LVL46
 3100 14e4 CF170000 		.4byte	0x17cf
 3101 14e8 F2140000 		.4byte	0x14f2
 3102 14ec 2B       		.uleb128 0x2b
 3103 14ed 01       		.uleb128 0x1
 3104 14ee 50       		.byte	0x50
 3105 14ef 01       		.uleb128 0x1
 3106 14f0 30       		.byte	0x30
 3107 14f1 00       		.byte	0
 3108 14f2 2A       		.uleb128 0x2a
 3109 14f3 C0000000 		.4byte	.LVL47
 3110 14f7 DB170000 		.4byte	0x17db
 3111 14fb 09150000 		.4byte	0x1509
 3112 14ff 2B       		.uleb128 0x2b
 3113 1500 01       		.uleb128 0x1
 3114 1501 50       		.byte	0x50
 3115 1502 05       		.uleb128 0x5
 3116 1503 0C       		.byte	0xc
 3117 1504 FFFFFF00 		.4byte	0xffffff
 3118 1508 00       		.byte	0
 3119 1509 29       		.uleb128 0x29
 3120 150a C4000000 		.4byte	.LVL48
 3121 150e E7170000 		.4byte	0x17e7
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\cc6czdZs.s 			page 134


 3122 1512 2A       		.uleb128 0x2a
 3123 1513 CC000000 		.4byte	.LVL49
 3124 1517 68170000 		.4byte	0x1768
 3125 151b 2A150000 		.4byte	0x152a
 3126 151f 2B       		.uleb128 0x2b
 3127 1520 01       		.uleb128 0x1
 3128 1521 50       		.byte	0x50
 3129 1522 01       		.uleb128 0x1
 3130 1523 31       		.byte	0x31
 3131 1524 2B       		.uleb128 0x2b
 3132 1525 01       		.uleb128 0x1
 3133 1526 51       		.byte	0x51
 3134 1527 01       		.uleb128 0x1
 3135 1528 31       		.byte	0x31
 3136 1529 00       		.byte	0
 3137 152a 2A       		.uleb128 0x2a
 3138 152b DE000000 		.4byte	.LVL50
 3139 152f F3170000 		.4byte	0x17f3
 3140 1533 61150000 		.4byte	0x1561
 3141 1537 2B       		.uleb128 0x2b
 3142 1538 01       		.uleb128 0x1
 3143 1539 50       		.byte	0x50
 3144 153a 05       		.uleb128 0x5
 3145 153b 03       		.byte	0x3
 3146 153c 00000000 		.4byte	Task_principal
 3147 1540 2B       		.uleb128 0x2b
 3148 1541 01       		.uleb128 0x1
 3149 1542 51       		.byte	0x51
 3150 1543 05       		.uleb128 0x5
 3151 1544 03       		.byte	0x3
 3152 1545 00000000 		.4byte	.LC0
 3153 1549 2B       		.uleb128 0x2b
 3154 154a 01       		.uleb128 0x1
 3155 154b 52       		.byte	0x52
 3156 154c 02       		.uleb128 0x2
 3157 154d 08       		.byte	0x8
 3158 154e 80       		.byte	0x80
 3159 154f 2B       		.uleb128 0x2b
 3160 1550 01       		.uleb128 0x1
 3161 1551 53       		.byte	0x53
 3162 1552 01       		.uleb128 0x1
 3163 1553 30       		.byte	0x30
 3164 1554 2B       		.uleb128 0x2b
 3165 1555 02       		.uleb128 0x2
 3166 1556 7D       		.byte	0x7d
 3167 1557 00       		.sleb128 0
 3168 1558 01       		.uleb128 0x1
 3169 1559 36       		.byte	0x36
 3170 155a 2B       		.uleb128 0x2b
 3171 155b 02       		.uleb128 0x2
 3172 155c 7D       		.byte	0x7d
 3173 155d 04       		.sleb128 4
 3174 155e 01       		.uleb128 0x1
 3175 155f 30       		.byte	0x30
 3176 1560 00       		.byte	0
 3177 1561 29       		.uleb128 0x29
 3178 1562 E2000000 		.4byte	.LVL51
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\cc6czdZs.s 			page 135


 3179 1566 FF170000 		.4byte	0x17ff
 3180 156a 00       		.byte	0
 3181 156b 30       		.uleb128 0x30
 3182 156c FE160000 		.4byte	.LASF406
 3183 1570 04       		.byte	0x4
 3184 1571 F907     		.2byte	0x7f9
 3185 1573 77150000 		.4byte	0x1577
 3186 1577 0E       		.uleb128 0xe
 3187 1578 8F040000 		.4byte	0x48f
 3188 157c 31       		.uleb128 0x31
 3189 157d CB000000 		.4byte	.LASF407
 3190 1581 0A       		.byte	0xa
 3191 1582 A7       		.byte	0xa7
 3192 1583 87150000 		.4byte	0x1587
 3193 1587 1A       		.uleb128 0x1a
 3194 1588 04       		.byte	0x4
 3195 1589 8D150000 		.4byte	0x158d
 3196 158d 11       		.uleb128 0x11
 3197 158e C10B0000 		.4byte	0xbc1
 3198 1592 31       		.uleb128 0x31
 3199 1593 E51F0000 		.4byte	.LASF408
 3200 1597 15       		.byte	0x15
 3201 1598 19       		.byte	0x19
 3202 1599 9D150000 		.4byte	0x159d
 3203 159d 11       		.uleb128 0x11
 3204 159e 1D0C0000 		.4byte	0xc1d
 3205 15a2 31       		.uleb128 0x31
 3206 15a3 1B190000 		.4byte	.LASF409
 3207 15a7 15       		.byte	0x15
 3208 15a8 2B       		.byte	0x2b
 3209 15a9 9D150000 		.4byte	0x159d
 3210 15ad 31       		.uleb128 0x31
 3211 15ae 3A010000 		.4byte	.LASF410
 3212 15b2 16       		.byte	0x16
 3213 15b3 5E       		.byte	0x5e
 3214 15b4 5B0E0000 		.4byte	0xe5b
 3215 15b8 31       		.uleb128 0x31
 3216 15b9 81100000 		.4byte	.LASF411
 3217 15bd 17       		.byte	0x17
 3218 15be 1F       		.byte	0x1f
 3219 15bf C3150000 		.4byte	0x15c3
 3220 15c3 11       		.uleb128 0x11
 3221 15c4 34100000 		.4byte	0x1034
 3222 15c8 31       		.uleb128 0x31
 3223 15c9 851D0000 		.4byte	.LASF412
 3224 15cd 18       		.byte	0x18
 3225 15ce 87       		.byte	0x87
 3226 15cf 370F0000 		.4byte	0xf37
 3227 15d3 31       		.uleb128 0x31
 3228 15d4 CC140000 		.4byte	.LASF413
 3229 15d8 19       		.byte	0x19
 3230 15d9 7F       		.byte	0x7f
 3231 15da C00D0000 		.4byte	0xdc0
 3232 15de 31       		.uleb128 0x31
 3233 15df 1E030000 		.4byte	.LASF414
 3234 15e3 1A       		.byte	0x1a
 3235 15e4 7F       		.byte	0x7f
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\cc6czdZs.s 			page 136


 3236 15e5 C00D0000 		.4byte	0xdc0
 3237 15e9 32       		.uleb128 0x32
 3238 15ea 1B1C0000 		.4byte	.LASF415
 3239 15ee 1B       		.byte	0x1b
 3240 15ef 14       		.byte	0x14
 3241 15f0 7A100000 		.4byte	0x107a
 3242 15f4 05       		.uleb128 0x5
 3243 15f5 03       		.byte	0x3
 3244 15f6 00000000 		.4byte	xSemaphoreI2C_MAX
 3245 15fa 32       		.uleb128 0x32
 3246 15fb 72090000 		.4byte	.LASF416
 3247 15ff 1B       		.byte	0x1b
 3248 1600 15       		.byte	0x15
 3249 1601 7A100000 		.4byte	0x107a
 3250 1605 05       		.uleb128 0x5
 3251 1606 03       		.byte	0x3
 3252 1607 00000000 		.4byte	xSemaphoreI2C_BMI
 3253 160b 0C       		.uleb128 0xc
 3254 160c 78050000 		.4byte	0x578
 3255 1610 1C160000 		.4byte	0x161c
 3256 1614 0F       		.uleb128 0xf
 3257 1615 71050000 		.4byte	0x571
 3258 1619 CF07     		.2byte	0x7cf
 3259 161b 00       		.byte	0
 3260 161c 32       		.uleb128 0x32
 3261 161d 290F0000 		.4byte	.LASF417
 3262 1621 1B       		.byte	0x1b
 3263 1622 17       		.byte	0x17
 3264 1623 2D160000 		.4byte	0x162d
 3265 1627 05       		.uleb128 0x5
 3266 1628 03       		.byte	0x3
 3267 1629 00000000 		.4byte	IR_data
 3268 162d 0E       		.uleb128 0xe
 3269 162e 0B160000 		.4byte	0x160b
 3270 1632 32       		.uleb128 0x32
 3271 1633 8A150000 		.4byte	.LASF418
 3272 1637 1B       		.byte	0x1b
 3273 1638 18       		.byte	0x18
 3274 1639 43160000 		.4byte	0x1643
 3275 163d 05       		.uleb128 0x5
 3276 163e 03       		.byte	0x3
 3277 163f 00000000 		.4byte	RED_data
 3278 1643 0E       		.uleb128 0xe
 3279 1644 0B160000 		.4byte	0x160b
 3280 1648 32       		.uleb128 0x32
 3281 1649 C61A0000 		.4byte	.LASF419
 3282 164d 01       		.byte	0x1
 3283 164e 1E       		.byte	0x1e
 3284 164f 59160000 		.4byte	0x1659
 3285 1653 05       		.uleb128 0x5
 3286 1654 03       		.byte	0x3
 3287 1655 00000000 		.4byte	FLAG_RED
 3288 1659 0E       		.uleb128 0xe
 3289 165a 60040000 		.4byte	0x460
 3290 165e 32       		.uleb128 0x32
 3291 165f 84090000 		.4byte	.LASF420
 3292 1663 01       		.byte	0x1
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\cc6czdZs.s 			page 137


 3293 1664 1F       		.byte	0x1f
 3294 1665 59160000 		.4byte	0x1659
 3295 1669 05       		.uleb128 0x5
 3296 166a 03       		.byte	0x3
 3297 166b 00000000 		.4byte	FLAG_option
 3298 166f 32       		.uleb128 0x32
 3299 1670 780E0000 		.4byte	.LASF421
 3300 1674 01       		.byte	0x1
 3301 1675 20       		.byte	0x20
 3302 1676 59160000 		.4byte	0x1659
 3303 167a 05       		.uleb128 0x5
 3304 167b 03       		.byte	0x3
 3305 167c 00000000 		.4byte	FLAG_menu
 3306 1680 32       		.uleb128 0x32
 3307 1681 5B040000 		.4byte	.LASF422
 3308 1685 01       		.byte	0x1
 3309 1686 21       		.byte	0x21
 3310 1687 59160000 		.4byte	0x1659
 3311 168b 05       		.uleb128 0x5
 3312 168c 03       		.byte	0x3
 3313 168d 00000000 		.4byte	FLAG_modif
 3314 1691 31       		.uleb128 0x31
 3315 1692 1C0E0000 		.4byte	.LASF423
 3316 1696 1C       		.byte	0x1c
 3317 1697 18       		.byte	0x18
 3318 1698 59160000 		.4byte	0x1659
 3319 169c 33       		.uleb128 0x33
 3320 169d 485200   		.ascii	"HR\000"
 3321 16a0 1C       		.byte	0x1c
 3322 16a1 19       		.byte	0x19
 3323 16a2 59160000 		.4byte	0x1659
 3324 16a6 31       		.uleb128 0x31
 3325 16a7 80010000 		.4byte	.LASF424
 3326 16ab 1C       		.byte	0x1c
 3327 16ac 1C       		.byte	0x1c
 3328 16ad 59160000 		.4byte	0x1659
 3329 16b1 31       		.uleb128 0x31
 3330 16b2 8D010000 		.4byte	.LASF425
 3331 16b6 1C       		.byte	0x1c
 3332 16b7 1D       		.byte	0x1d
 3333 16b8 59160000 		.4byte	0x1659
 3334 16bc 31       		.uleb128 0x31
 3335 16bd 0F140000 		.4byte	.LASF426
 3336 16c1 1C       		.byte	0x1c
 3337 16c2 1E       		.byte	0x1e
 3338 16c3 59160000 		.4byte	0x1659
 3339 16c7 31       		.uleb128 0x31
 3340 16c8 4F010000 		.4byte	.LASF427
 3341 16cc 1C       		.byte	0x1c
 3342 16cd 1F       		.byte	0x1f
 3343 16ce 59160000 		.4byte	0x1659
 3344 16d2 31       		.uleb128 0x31
 3345 16d3 0C1C0000 		.4byte	.LASF428
 3346 16d7 1C       		.byte	0x1c
 3347 16d8 20       		.byte	0x20
 3348 16d9 59160000 		.4byte	0x1659
 3349 16dd 32       		.uleb128 0x32
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\cc6czdZs.s 			page 138


 3350 16de 5E140000 		.4byte	.LASF429
 3351 16e2 01       		.byte	0x1
 3352 16e3 1A       		.byte	0x1a
 3353 16e4 C6050000 		.4byte	0x5c6
 3354 16e8 05       		.uleb128 0x5
 3355 16e9 03       		.byte	0x3
 3356 16ea 00000000 		.4byte	data
 3357 16ee 34       		.uleb128 0x34
 3358 16ef AF1D0000 		.4byte	.LASF430
 3359 16f3 AF1D0000 		.4byte	.LASF430
 3360 16f7 1C       		.byte	0x1c
 3361 16f8 2A       		.byte	0x2a
 3362 16f9 34       		.uleb128 0x34
 3363 16fa C61C0000 		.4byte	.LASF431
 3364 16fe C61C0000 		.4byte	.LASF431
 3365 1702 1D       		.byte	0x1d
 3366 1703 55       		.byte	0x55
 3367 1704 34       		.uleb128 0x34
 3368 1705 02050000 		.4byte	.LASF432
 3369 1709 02050000 		.4byte	.LASF432
 3370 170d 1D       		.byte	0x1d
 3371 170e 56       		.byte	0x56
 3372 170f 34       		.uleb128 0x34
 3373 1710 22130000 		.4byte	.LASF433
 3374 1714 22130000 		.4byte	.LASF433
 3375 1718 1E       		.byte	0x1e
 3376 1719 3E       		.byte	0x3e
 3377 171a 35       		.uleb128 0x35
 3378 171b 3A170000 		.4byte	.LASF434
 3379 171f 3A170000 		.4byte	.LASF434
 3380 1723 1F       		.byte	0x1f
 3381 1724 9904     		.2byte	0x499
 3382 1726 34       		.uleb128 0x34
 3383 1727 B1000000 		.4byte	.LASF435
 3384 172b B1000000 		.4byte	.LASF435
 3385 172f 1B       		.byte	0x1b
 3386 1730 27       		.byte	0x27
 3387 1731 34       		.uleb128 0x34
 3388 1732 DA040000 		.4byte	.LASF436
 3389 1736 DA040000 		.4byte	.LASF436
 3390 173a 1C       		.byte	0x1c
 3391 173b 27       		.byte	0x27
 3392 173c 34       		.uleb128 0x34
 3393 173d 7D020000 		.4byte	.LASF437
 3394 1741 7D020000 		.4byte	.LASF437
 3395 1745 1B       		.byte	0x1b
 3396 1746 26       		.byte	0x26
 3397 1747 34       		.uleb128 0x34
 3398 1748 BC010000 		.4byte	.LASF438
 3399 174c BC010000 		.4byte	.LASF438
 3400 1750 1B       		.byte	0x1b
 3401 1751 25       		.byte	0x25
 3402 1752 34       		.uleb128 0x34
 3403 1753 441A0000 		.4byte	.LASF439
 3404 1757 441A0000 		.4byte	.LASF439
 3405 175b 1C       		.byte	0x1c
 3406 175c 26       		.byte	0x26
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\cc6czdZs.s 			page 139


 3407 175d 34       		.uleb128 0x34
 3408 175e EC000000 		.4byte	.LASF440
 3409 1762 EC000000 		.4byte	.LASF440
 3410 1766 1C       		.byte	0x1c
 3411 1767 29       		.byte	0x29
 3412 1768 34       		.uleb128 0x34
 3413 1769 C3170000 		.4byte	.LASF441
 3414 176d C3170000 		.4byte	.LASF441
 3415 1771 1C       		.byte	0x1c
 3416 1772 2B       		.byte	0x2b
 3417 1773 35       		.uleb128 0x35
 3418 1774 5E0B0000 		.4byte	.LASF442
 3419 1778 5E0B0000 		.4byte	.LASF442
 3420 177c 20       		.byte	0x20
 3421 177d ED02     		.2byte	0x2ed
 3422 177f 34       		.uleb128 0x34
 3423 1780 C5080000 		.4byte	.LASF443
 3424 1784 C5080000 		.4byte	.LASF443
 3425 1788 18       		.byte	0x18
 3426 1789 31       		.byte	0x31
 3427 178a 35       		.uleb128 0x35
 3428 178b 31090000 		.4byte	.LASF444
 3429 178f 31090000 		.4byte	.LASF444
 3430 1793 0C       		.byte	0xc
 3431 1794 6601     		.2byte	0x166
 3432 1796 34       		.uleb128 0x34
 3433 1797 8F030000 		.4byte	.LASF445
 3434 179b 8F030000 		.4byte	.LASF445
 3435 179f 1E       		.byte	0x1e
 3436 17a0 3A       		.byte	0x3a
 3437 17a1 35       		.uleb128 0x35
 3438 17a2 20110000 		.4byte	.LASF446
 3439 17a6 20110000 		.4byte	.LASF446
 3440 17aa 21       		.byte	0x21
 3441 17ab 6D01     		.2byte	0x16d
 3442 17ad 34       		.uleb128 0x34
 3443 17ae 01160000 		.4byte	.LASF447
 3444 17b2 01160000 		.4byte	.LASF447
 3445 17b6 11       		.byte	0x11
 3446 17b7 79       		.byte	0x79
 3447 17b8 34       		.uleb128 0x34
 3448 17b9 52170000 		.4byte	.LASF448
 3449 17bd 52170000 		.4byte	.LASF448
 3450 17c1 11       		.byte	0x11
 3451 17c2 7A       		.byte	0x7a
 3452 17c3 35       		.uleb128 0x35
 3453 17c4 71010000 		.4byte	.LASF449
 3454 17c8 71010000 		.4byte	.LASF449
 3455 17cc 21       		.byte	0x21
 3456 17cd C501     		.2byte	0x1c5
 3457 17cf 35       		.uleb128 0x35
 3458 17d0 7D150000 		.4byte	.LASF450
 3459 17d4 7D150000 		.4byte	.LASF450
 3460 17d8 21       		.byte	0x21
 3461 17d9 C101     		.2byte	0x1c1
 3462 17db 35       		.uleb128 0x35
 3463 17dc FA010000 		.4byte	.LASF451
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\cc6czdZs.s 			page 140


 3464 17e0 FA010000 		.4byte	.LASF451
 3465 17e4 21       		.byte	0x21
 3466 17e5 C001     		.2byte	0x1c0
 3467 17e7 35       		.uleb128 0x35
 3468 17e8 FA200000 		.4byte	.LASF452
 3469 17ec FA200000 		.4byte	.LASF452
 3470 17f0 21       		.byte	0x21
 3471 17f1 F601     		.2byte	0x1f6
 3472 17f3 35       		.uleb128 0x35
 3473 17f4 B51C0000 		.4byte	.LASF453
 3474 17f8 B51C0000 		.4byte	.LASF453
 3475 17fc 20       		.byte	0x20
 3476 17fd 4101     		.2byte	0x141
 3477 17ff 35       		.uleb128 0x35
 3478 1800 CF1A0000 		.4byte	.LASF454
 3479 1804 CF1A0000 		.4byte	.LASF454
 3480 1808 20       		.byte	0x20
 3481 1809 8E04     		.2byte	0x48e
 3482 180b 00       		.byte	0
 3483              		.section	.debug_abbrev,"",%progbits
 3484              	.Ldebug_abbrev0:
 3485 0000 01       		.uleb128 0x1
 3486 0001 11       		.uleb128 0x11
 3487 0002 01       		.byte	0x1
 3488 0003 25       		.uleb128 0x25
 3489 0004 0E       		.uleb128 0xe
 3490 0005 13       		.uleb128 0x13
 3491 0006 0B       		.uleb128 0xb
 3492 0007 03       		.uleb128 0x3
 3493 0008 0E       		.uleb128 0xe
 3494 0009 1B       		.uleb128 0x1b
 3495 000a 0E       		.uleb128 0xe
 3496 000b 55       		.uleb128 0x55
 3497 000c 17       		.uleb128 0x17
 3498 000d 11       		.uleb128 0x11
 3499 000e 01       		.uleb128 0x1
 3500 000f 10       		.uleb128 0x10
 3501 0010 17       		.uleb128 0x17
 3502 0011 00       		.byte	0
 3503 0012 00       		.byte	0
 3504 0013 02       		.uleb128 0x2
 3505 0014 04       		.uleb128 0x4
 3506 0015 01       		.byte	0x1
 3507 0016 0B       		.uleb128 0xb
 3508 0017 0B       		.uleb128 0xb
 3509 0018 49       		.uleb128 0x49
 3510 0019 13       		.uleb128 0x13
 3511 001a 3A       		.uleb128 0x3a
 3512 001b 0B       		.uleb128 0xb
 3513 001c 3B       		.uleb128 0x3b
 3514 001d 0B       		.uleb128 0xb
 3515 001e 01       		.uleb128 0x1
 3516 001f 13       		.uleb128 0x13
 3517 0020 00       		.byte	0
 3518 0021 00       		.byte	0
 3519 0022 03       		.uleb128 0x3
 3520 0023 28       		.uleb128 0x28
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\cc6czdZs.s 			page 141


 3521 0024 00       		.byte	0
 3522 0025 03       		.uleb128 0x3
 3523 0026 0E       		.uleb128 0xe
 3524 0027 1C       		.uleb128 0x1c
 3525 0028 0D       		.uleb128 0xd
 3526 0029 00       		.byte	0
 3527 002a 00       		.byte	0
 3528 002b 04       		.uleb128 0x4
 3529 002c 28       		.uleb128 0x28
 3530 002d 00       		.byte	0
 3531 002e 03       		.uleb128 0x3
 3532 002f 0E       		.uleb128 0xe
 3533 0030 1C       		.uleb128 0x1c
 3534 0031 0B       		.uleb128 0xb
 3535 0032 00       		.byte	0
 3536 0033 00       		.byte	0
 3537 0034 05       		.uleb128 0x5
 3538 0035 24       		.uleb128 0x24
 3539 0036 00       		.byte	0
 3540 0037 0B       		.uleb128 0xb
 3541 0038 0B       		.uleb128 0xb
 3542 0039 3E       		.uleb128 0x3e
 3543 003a 0B       		.uleb128 0xb
 3544 003b 03       		.uleb128 0x3
 3545 003c 0E       		.uleb128 0xe
 3546 003d 00       		.byte	0
 3547 003e 00       		.byte	0
 3548 003f 06       		.uleb128 0x6
 3549 0040 16       		.uleb128 0x16
 3550 0041 00       		.byte	0
 3551 0042 03       		.uleb128 0x3
 3552 0043 0E       		.uleb128 0xe
 3553 0044 3A       		.uleb128 0x3a
 3554 0045 0B       		.uleb128 0xb
 3555 0046 3B       		.uleb128 0x3b
 3556 0047 0B       		.uleb128 0xb
 3557 0048 49       		.uleb128 0x49
 3558 0049 13       		.uleb128 0x13
 3559 004a 00       		.byte	0
 3560 004b 00       		.byte	0
 3561 004c 07       		.uleb128 0x7
 3562 004d 24       		.uleb128 0x24
 3563 004e 00       		.byte	0
 3564 004f 0B       		.uleb128 0xb
 3565 0050 0B       		.uleb128 0xb
 3566 0051 3E       		.uleb128 0x3e
 3567 0052 0B       		.uleb128 0xb
 3568 0053 03       		.uleb128 0x3
 3569 0054 08       		.uleb128 0x8
 3570 0055 00       		.byte	0
 3571 0056 00       		.byte	0
 3572 0057 08       		.uleb128 0x8
 3573 0058 13       		.uleb128 0x13
 3574 0059 01       		.byte	0x1
 3575 005a 0B       		.uleb128 0xb
 3576 005b 05       		.uleb128 0x5
 3577 005c 3A       		.uleb128 0x3a
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\cc6czdZs.s 			page 142


 3578 005d 0B       		.uleb128 0xb
 3579 005e 3B       		.uleb128 0x3b
 3580 005f 05       		.uleb128 0x5
 3581 0060 01       		.uleb128 0x1
 3582 0061 13       		.uleb128 0x13
 3583 0062 00       		.byte	0
 3584 0063 00       		.byte	0
 3585 0064 09       		.uleb128 0x9
 3586 0065 0D       		.uleb128 0xd
 3587 0066 00       		.byte	0
 3588 0067 03       		.uleb128 0x3
 3589 0068 0E       		.uleb128 0xe
 3590 0069 3A       		.uleb128 0x3a
 3591 006a 0B       		.uleb128 0xb
 3592 006b 3B       		.uleb128 0x3b
 3593 006c 05       		.uleb128 0x5
 3594 006d 49       		.uleb128 0x49
 3595 006e 13       		.uleb128 0x13
 3596 006f 38       		.uleb128 0x38
 3597 0070 0B       		.uleb128 0xb
 3598 0071 00       		.byte	0
 3599 0072 00       		.byte	0
 3600 0073 0A       		.uleb128 0xa
 3601 0074 0D       		.uleb128 0xd
 3602 0075 00       		.byte	0
 3603 0076 03       		.uleb128 0x3
 3604 0077 0E       		.uleb128 0xe
 3605 0078 3A       		.uleb128 0x3a
 3606 0079 0B       		.uleb128 0xb
 3607 007a 3B       		.uleb128 0x3b
 3608 007b 05       		.uleb128 0x5
 3609 007c 49       		.uleb128 0x49
 3610 007d 13       		.uleb128 0x13
 3611 007e 38       		.uleb128 0x38
 3612 007f 05       		.uleb128 0x5
 3613 0080 00       		.byte	0
 3614 0081 00       		.byte	0
 3615 0082 0B       		.uleb128 0xb
 3616 0083 0D       		.uleb128 0xd
 3617 0084 00       		.byte	0
 3618 0085 03       		.uleb128 0x3
 3619 0086 08       		.uleb128 0x8
 3620 0087 3A       		.uleb128 0x3a
 3621 0088 0B       		.uleb128 0xb
 3622 0089 3B       		.uleb128 0x3b
 3623 008a 05       		.uleb128 0x5
 3624 008b 49       		.uleb128 0x49
 3625 008c 13       		.uleb128 0x13
 3626 008d 38       		.uleb128 0x38
 3627 008e 05       		.uleb128 0x5
 3628 008f 00       		.byte	0
 3629 0090 00       		.byte	0
 3630 0091 0C       		.uleb128 0xc
 3631 0092 01       		.uleb128 0x1
 3632 0093 01       		.byte	0x1
 3633 0094 49       		.uleb128 0x49
 3634 0095 13       		.uleb128 0x13
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\cc6czdZs.s 			page 143


 3635 0096 01       		.uleb128 0x1
 3636 0097 13       		.uleb128 0x13
 3637 0098 00       		.byte	0
 3638 0099 00       		.byte	0
 3639 009a 0D       		.uleb128 0xd
 3640 009b 21       		.uleb128 0x21
 3641 009c 00       		.byte	0
 3642 009d 49       		.uleb128 0x49
 3643 009e 13       		.uleb128 0x13
 3644 009f 2F       		.uleb128 0x2f
 3645 00a0 0B       		.uleb128 0xb
 3646 00a1 00       		.byte	0
 3647 00a2 00       		.byte	0
 3648 00a3 0E       		.uleb128 0xe
 3649 00a4 35       		.uleb128 0x35
 3650 00a5 00       		.byte	0
 3651 00a6 49       		.uleb128 0x49
 3652 00a7 13       		.uleb128 0x13
 3653 00a8 00       		.byte	0
 3654 00a9 00       		.byte	0
 3655 00aa 0F       		.uleb128 0xf
 3656 00ab 21       		.uleb128 0x21
 3657 00ac 00       		.byte	0
 3658 00ad 49       		.uleb128 0x49
 3659 00ae 13       		.uleb128 0x13
 3660 00af 2F       		.uleb128 0x2f
 3661 00b0 05       		.uleb128 0x5
 3662 00b1 00       		.byte	0
 3663 00b2 00       		.byte	0
 3664 00b3 10       		.uleb128 0x10
 3665 00b4 16       		.uleb128 0x16
 3666 00b5 00       		.byte	0
 3667 00b6 03       		.uleb128 0x3
 3668 00b7 0E       		.uleb128 0xe
 3669 00b8 3A       		.uleb128 0x3a
 3670 00b9 0B       		.uleb128 0xb
 3671 00ba 3B       		.uleb128 0x3b
 3672 00bb 05       		.uleb128 0x5
 3673 00bc 49       		.uleb128 0x49
 3674 00bd 13       		.uleb128 0x13
 3675 00be 00       		.byte	0
 3676 00bf 00       		.byte	0
 3677 00c0 11       		.uleb128 0x11
 3678 00c1 26       		.uleb128 0x26
 3679 00c2 00       		.byte	0
 3680 00c3 49       		.uleb128 0x49
 3681 00c4 13       		.uleb128 0x13
 3682 00c5 00       		.byte	0
 3683 00c6 00       		.byte	0
 3684 00c7 12       		.uleb128 0x12
 3685 00c8 13       		.uleb128 0x13
 3686 00c9 01       		.byte	0x1
 3687 00ca 0B       		.uleb128 0xb
 3688 00cb 0B       		.uleb128 0xb
 3689 00cc 3A       		.uleb128 0x3a
 3690 00cd 0B       		.uleb128 0xb
 3691 00ce 3B       		.uleb128 0x3b
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\cc6czdZs.s 			page 144


 3692 00cf 0B       		.uleb128 0xb
 3693 00d0 01       		.uleb128 0x1
 3694 00d1 13       		.uleb128 0x13
 3695 00d2 00       		.byte	0
 3696 00d3 00       		.byte	0
 3697 00d4 13       		.uleb128 0x13
 3698 00d5 0D       		.uleb128 0xd
 3699 00d6 00       		.byte	0
 3700 00d7 03       		.uleb128 0x3
 3701 00d8 08       		.uleb128 0x8
 3702 00d9 3A       		.uleb128 0x3a
 3703 00da 0B       		.uleb128 0xb
 3704 00db 3B       		.uleb128 0x3b
 3705 00dc 0B       		.uleb128 0xb
 3706 00dd 49       		.uleb128 0x49
 3707 00de 13       		.uleb128 0x13
 3708 00df 38       		.uleb128 0x38
 3709 00e0 0B       		.uleb128 0xb
 3710 00e1 00       		.byte	0
 3711 00e2 00       		.byte	0
 3712 00e3 14       		.uleb128 0x14
 3713 00e4 0D       		.uleb128 0xd
 3714 00e5 00       		.byte	0
 3715 00e6 03       		.uleb128 0x3
 3716 00e7 0E       		.uleb128 0xe
 3717 00e8 3A       		.uleb128 0x3a
 3718 00e9 0B       		.uleb128 0xb
 3719 00ea 3B       		.uleb128 0x3b
 3720 00eb 0B       		.uleb128 0xb
 3721 00ec 49       		.uleb128 0x49
 3722 00ed 13       		.uleb128 0x13
 3723 00ee 38       		.uleb128 0x38
 3724 00ef 0B       		.uleb128 0xb
 3725 00f0 00       		.byte	0
 3726 00f1 00       		.byte	0
 3727 00f2 15       		.uleb128 0x15
 3728 00f3 13       		.uleb128 0x13
 3729 00f4 01       		.byte	0x1
 3730 00f5 0B       		.uleb128 0xb
 3731 00f6 05       		.uleb128 0x5
 3732 00f7 3A       		.uleb128 0x3a
 3733 00f8 0B       		.uleb128 0xb
 3734 00f9 3B       		.uleb128 0x3b
 3735 00fa 0B       		.uleb128 0xb
 3736 00fb 01       		.uleb128 0x1
 3737 00fc 13       		.uleb128 0x13
 3738 00fd 00       		.byte	0
 3739 00fe 00       		.byte	0
 3740 00ff 16       		.uleb128 0x16
 3741 0100 0D       		.uleb128 0xd
 3742 0101 00       		.byte	0
 3743 0102 03       		.uleb128 0x3
 3744 0103 0E       		.uleb128 0xe
 3745 0104 3A       		.uleb128 0x3a
 3746 0105 0B       		.uleb128 0xb
 3747 0106 3B       		.uleb128 0x3b
 3748 0107 0B       		.uleb128 0xb
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\cc6czdZs.s 			page 145


 3749 0108 49       		.uleb128 0x49
 3750 0109 13       		.uleb128 0x13
 3751 010a 38       		.uleb128 0x38
 3752 010b 05       		.uleb128 0x5
 3753 010c 00       		.byte	0
 3754 010d 00       		.byte	0
 3755 010e 17       		.uleb128 0x17
 3756 010f 13       		.uleb128 0x13
 3757 0110 01       		.byte	0x1
 3758 0111 0B       		.uleb128 0xb
 3759 0112 0B       		.uleb128 0xb
 3760 0113 3A       		.uleb128 0x3a
 3761 0114 0B       		.uleb128 0xb
 3762 0115 3B       		.uleb128 0x3b
 3763 0116 05       		.uleb128 0x5
 3764 0117 01       		.uleb128 0x1
 3765 0118 13       		.uleb128 0x13
 3766 0119 00       		.byte	0
 3767 011a 00       		.byte	0
 3768 011b 18       		.uleb128 0x18
 3769 011c 0F       		.uleb128 0xf
 3770 011d 00       		.byte	0
 3771 011e 0B       		.uleb128 0xb
 3772 011f 0B       		.uleb128 0xb
 3773 0120 00       		.byte	0
 3774 0121 00       		.byte	0
 3775 0122 19       		.uleb128 0x19
 3776 0123 04       		.uleb128 0x4
 3777 0124 01       		.byte	0x1
 3778 0125 0B       		.uleb128 0xb
 3779 0126 0B       		.uleb128 0xb
 3780 0127 49       		.uleb128 0x49
 3781 0128 13       		.uleb128 0x13
 3782 0129 3A       		.uleb128 0x3a
 3783 012a 0B       		.uleb128 0xb
 3784 012b 3B       		.uleb128 0x3b
 3785 012c 05       		.uleb128 0x5
 3786 012d 01       		.uleb128 0x1
 3787 012e 13       		.uleb128 0x13
 3788 012f 00       		.byte	0
 3789 0130 00       		.byte	0
 3790 0131 1A       		.uleb128 0x1a
 3791 0132 0F       		.uleb128 0xf
 3792 0133 00       		.byte	0
 3793 0134 0B       		.uleb128 0xb
 3794 0135 0B       		.uleb128 0xb
 3795 0136 49       		.uleb128 0x49
 3796 0137 13       		.uleb128 0x13
 3797 0138 00       		.byte	0
 3798 0139 00       		.byte	0
 3799 013a 1B       		.uleb128 0x1b
 3800 013b 15       		.uleb128 0x15
 3801 013c 01       		.byte	0x1
 3802 013d 27       		.uleb128 0x27
 3803 013e 19       		.uleb128 0x19
 3804 013f 01       		.uleb128 0x1
 3805 0140 13       		.uleb128 0x13
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\cc6czdZs.s 			page 146


 3806 0141 00       		.byte	0
 3807 0142 00       		.byte	0
 3808 0143 1C       		.uleb128 0x1c
 3809 0144 05       		.uleb128 0x5
 3810 0145 00       		.byte	0
 3811 0146 49       		.uleb128 0x49
 3812 0147 13       		.uleb128 0x13
 3813 0148 00       		.byte	0
 3814 0149 00       		.byte	0
 3815 014a 1D       		.uleb128 0x1d
 3816 014b 15       		.uleb128 0x15
 3817 014c 01       		.byte	0x1
 3818 014d 27       		.uleb128 0x27
 3819 014e 19       		.uleb128 0x19
 3820 014f 49       		.uleb128 0x49
 3821 0150 13       		.uleb128 0x13
 3822 0151 01       		.uleb128 0x1
 3823 0152 13       		.uleb128 0x13
 3824 0153 00       		.byte	0
 3825 0154 00       		.byte	0
 3826 0155 1E       		.uleb128 0x1e
 3827 0156 13       		.uleb128 0x13
 3828 0157 01       		.byte	0x1
 3829 0158 03       		.uleb128 0x3
 3830 0159 0E       		.uleb128 0xe
 3831 015a 0B       		.uleb128 0xb
 3832 015b 0B       		.uleb128 0xb
 3833 015c 3A       		.uleb128 0x3a
 3834 015d 0B       		.uleb128 0xb
 3835 015e 3B       		.uleb128 0x3b
 3836 015f 05       		.uleb128 0x5
 3837 0160 01       		.uleb128 0x1
 3838 0161 13       		.uleb128 0x13
 3839 0162 00       		.byte	0
 3840 0163 00       		.byte	0
 3841 0164 1F       		.uleb128 0x1f
 3842 0165 13       		.uleb128 0x13
 3843 0166 01       		.byte	0x1
 3844 0167 03       		.uleb128 0x3
 3845 0168 0E       		.uleb128 0xe
 3846 0169 0B       		.uleb128 0xb
 3847 016a 0B       		.uleb128 0xb
 3848 016b 3A       		.uleb128 0x3a
 3849 016c 0B       		.uleb128 0xb
 3850 016d 3B       		.uleb128 0x3b
 3851 016e 0B       		.uleb128 0xb
 3852 016f 01       		.uleb128 0x1
 3853 0170 13       		.uleb128 0x13
 3854 0171 00       		.byte	0
 3855 0172 00       		.byte	0
 3856 0173 20       		.uleb128 0x20
 3857 0174 2E       		.uleb128 0x2e
 3858 0175 00       		.byte	0
 3859 0176 03       		.uleb128 0x3
 3860 0177 0E       		.uleb128 0xe
 3861 0178 3A       		.uleb128 0x3a
 3862 0179 0B       		.uleb128 0xb
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\cc6czdZs.s 			page 147


 3863 017a 3B       		.uleb128 0x3b
 3864 017b 05       		.uleb128 0x5
 3865 017c 27       		.uleb128 0x27
 3866 017d 19       		.uleb128 0x19
 3867 017e 20       		.uleb128 0x20
 3868 017f 0B       		.uleb128 0xb
 3869 0180 00       		.byte	0
 3870 0181 00       		.byte	0
 3871 0182 21       		.uleb128 0x21
 3872 0183 2E       		.uleb128 0x2e
 3873 0184 01       		.byte	0x1
 3874 0185 03       		.uleb128 0x3
 3875 0186 0E       		.uleb128 0xe
 3876 0187 3A       		.uleb128 0x3a
 3877 0188 0B       		.uleb128 0xb
 3878 0189 3B       		.uleb128 0x3b
 3879 018a 05       		.uleb128 0x5
 3880 018b 27       		.uleb128 0x27
 3881 018c 19       		.uleb128 0x19
 3882 018d 20       		.uleb128 0x20
 3883 018e 0B       		.uleb128 0xb
 3884 018f 01       		.uleb128 0x1
 3885 0190 13       		.uleb128 0x13
 3886 0191 00       		.byte	0
 3887 0192 00       		.byte	0
 3888 0193 22       		.uleb128 0x22
 3889 0194 05       		.uleb128 0x5
 3890 0195 00       		.byte	0
 3891 0196 03       		.uleb128 0x3
 3892 0197 0E       		.uleb128 0xe
 3893 0198 3A       		.uleb128 0x3a
 3894 0199 0B       		.uleb128 0xb
 3895 019a 3B       		.uleb128 0x3b
 3896 019b 05       		.uleb128 0x5
 3897 019c 49       		.uleb128 0x49
 3898 019d 13       		.uleb128 0x13
 3899 019e 00       		.byte	0
 3900 019f 00       		.byte	0
 3901 01a0 23       		.uleb128 0x23
 3902 01a1 2E       		.uleb128 0x2e
 3903 01a2 00       		.byte	0
 3904 01a3 03       		.uleb128 0x3
 3905 01a4 0E       		.uleb128 0xe
 3906 01a5 3A       		.uleb128 0x3a
 3907 01a6 0B       		.uleb128 0xb
 3908 01a7 3B       		.uleb128 0x3b
 3909 01a8 0B       		.uleb128 0xb
 3910 01a9 27       		.uleb128 0x27
 3911 01aa 19       		.uleb128 0x19
 3912 01ab 20       		.uleb128 0x20
 3913 01ac 0B       		.uleb128 0xb
 3914 01ad 00       		.byte	0
 3915 01ae 00       		.byte	0
 3916 01af 24       		.uleb128 0x24
 3917 01b0 2E       		.uleb128 0x2e
 3918 01b1 01       		.byte	0x1
 3919 01b2 3F       		.uleb128 0x3f
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\cc6czdZs.s 			page 148


 3920 01b3 19       		.uleb128 0x19
 3921 01b4 03       		.uleb128 0x3
 3922 01b5 0E       		.uleb128 0xe
 3923 01b6 3A       		.uleb128 0x3a
 3924 01b7 0B       		.uleb128 0xb
 3925 01b8 3B       		.uleb128 0x3b
 3926 01b9 0B       		.uleb128 0xb
 3927 01ba 27       		.uleb128 0x27
 3928 01bb 19       		.uleb128 0x19
 3929 01bc 8701     		.uleb128 0x87
 3930 01be 19       		.uleb128 0x19
 3931 01bf 11       		.uleb128 0x11
 3932 01c0 01       		.uleb128 0x1
 3933 01c1 12       		.uleb128 0x12
 3934 01c2 06       		.uleb128 0x6
 3935 01c3 40       		.uleb128 0x40
 3936 01c4 18       		.uleb128 0x18
 3937 01c5 9742     		.uleb128 0x2117
 3938 01c7 19       		.uleb128 0x19
 3939 01c8 01       		.uleb128 0x1
 3940 01c9 13       		.uleb128 0x13
 3941 01ca 00       		.byte	0
 3942 01cb 00       		.byte	0
 3943 01cc 25       		.uleb128 0x25
 3944 01cd 1D       		.uleb128 0x1d
 3945 01ce 01       		.byte	0x1
 3946 01cf 31       		.uleb128 0x31
 3947 01d0 13       		.uleb128 0x13
 3948 01d1 11       		.uleb128 0x11
 3949 01d2 01       		.uleb128 0x1
 3950 01d3 12       		.uleb128 0x12
 3951 01d4 06       		.uleb128 0x6
 3952 01d5 58       		.uleb128 0x58
 3953 01d6 0B       		.uleb128 0xb
 3954 01d7 59       		.uleb128 0x59
 3955 01d8 0B       		.uleb128 0xb
 3956 01d9 01       		.uleb128 0x1
 3957 01da 13       		.uleb128 0x13
 3958 01db 00       		.byte	0
 3959 01dc 00       		.byte	0
 3960 01dd 26       		.uleb128 0x26
 3961 01de 05       		.uleb128 0x5
 3962 01df 00       		.byte	0
 3963 01e0 31       		.uleb128 0x31
 3964 01e1 13       		.uleb128 0x13
 3965 01e2 02       		.uleb128 0x2
 3966 01e3 17       		.uleb128 0x17
 3967 01e4 00       		.byte	0
 3968 01e5 00       		.byte	0
 3969 01e6 27       		.uleb128 0x27
 3970 01e7 0B       		.uleb128 0xb
 3971 01e8 01       		.byte	0x1
 3972 01e9 11       		.uleb128 0x11
 3973 01ea 01       		.uleb128 0x1
 3974 01eb 12       		.uleb128 0x12
 3975 01ec 06       		.uleb128 0x6
 3976 01ed 01       		.uleb128 0x1
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\cc6czdZs.s 			page 149


 3977 01ee 13       		.uleb128 0x13
 3978 01ef 00       		.byte	0
 3979 01f0 00       		.byte	0
 3980 01f1 28       		.uleb128 0x28
 3981 01f2 34       		.uleb128 0x34
 3982 01f3 00       		.byte	0
 3983 01f4 03       		.uleb128 0x3
 3984 01f5 0E       		.uleb128 0xe
 3985 01f6 3A       		.uleb128 0x3a
 3986 01f7 0B       		.uleb128 0xb
 3987 01f8 3B       		.uleb128 0x3b
 3988 01f9 0B       		.uleb128 0xb
 3989 01fa 49       		.uleb128 0x49
 3990 01fb 13       		.uleb128 0x13
 3991 01fc 02       		.uleb128 0x2
 3992 01fd 17       		.uleb128 0x17
 3993 01fe 00       		.byte	0
 3994 01ff 00       		.byte	0
 3995 0200 29       		.uleb128 0x29
 3996 0201 898201   		.uleb128 0x4109
 3997 0204 00       		.byte	0
 3998 0205 11       		.uleb128 0x11
 3999 0206 01       		.uleb128 0x1
 4000 0207 31       		.uleb128 0x31
 4001 0208 13       		.uleb128 0x13
 4002 0209 00       		.byte	0
 4003 020a 00       		.byte	0
 4004 020b 2A       		.uleb128 0x2a
 4005 020c 898201   		.uleb128 0x4109
 4006 020f 01       		.byte	0x1
 4007 0210 11       		.uleb128 0x11
 4008 0211 01       		.uleb128 0x1
 4009 0212 31       		.uleb128 0x31
 4010 0213 13       		.uleb128 0x13
 4011 0214 01       		.uleb128 0x1
 4012 0215 13       		.uleb128 0x13
 4013 0216 00       		.byte	0
 4014 0217 00       		.byte	0
 4015 0218 2B       		.uleb128 0x2b
 4016 0219 8A8201   		.uleb128 0x410a
 4017 021c 00       		.byte	0
 4018 021d 02       		.uleb128 0x2
 4019 021e 18       		.uleb128 0x18
 4020 021f 9142     		.uleb128 0x2111
 4021 0221 18       		.uleb128 0x18
 4022 0222 00       		.byte	0
 4023 0223 00       		.byte	0
 4024 0224 2C       		.uleb128 0x2c
 4025 0225 898201   		.uleb128 0x4109
 4026 0228 01       		.byte	0x1
 4027 0229 11       		.uleb128 0x11
 4028 022a 01       		.uleb128 0x1
 4029 022b 31       		.uleb128 0x31
 4030 022c 13       		.uleb128 0x13
 4031 022d 00       		.byte	0
 4032 022e 00       		.byte	0
 4033 022f 2D       		.uleb128 0x2d
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\cc6czdZs.s 			page 150


 4034 0230 2E       		.uleb128 0x2e
 4035 0231 01       		.byte	0x1
 4036 0232 3F       		.uleb128 0x3f
 4037 0233 19       		.uleb128 0x19
 4038 0234 03       		.uleb128 0x3
 4039 0235 0E       		.uleb128 0xe
 4040 0236 3A       		.uleb128 0x3a
 4041 0237 0B       		.uleb128 0xb
 4042 0238 3B       		.uleb128 0x3b
 4043 0239 0B       		.uleb128 0xb
 4044 023a 27       		.uleb128 0x27
 4045 023b 19       		.uleb128 0x19
 4046 023c 49       		.uleb128 0x49
 4047 023d 13       		.uleb128 0x13
 4048 023e 8701     		.uleb128 0x87
 4049 0240 19       		.uleb128 0x19
 4050 0241 11       		.uleb128 0x11
 4051 0242 01       		.uleb128 0x1
 4052 0243 12       		.uleb128 0x12
 4053 0244 06       		.uleb128 0x6
 4054 0245 40       		.uleb128 0x40
 4055 0246 18       		.uleb128 0x18
 4056 0247 9742     		.uleb128 0x2117
 4057 0249 19       		.uleb128 0x19
 4058 024a 01       		.uleb128 0x1
 4059 024b 13       		.uleb128 0x13
 4060 024c 00       		.byte	0
 4061 024d 00       		.byte	0
 4062 024e 2E       		.uleb128 0x2e
 4063 024f 1D       		.uleb128 0x1d
 4064 0250 00       		.byte	0
 4065 0251 31       		.uleb128 0x31
 4066 0252 13       		.uleb128 0x13
 4067 0253 11       		.uleb128 0x11
 4068 0254 01       		.uleb128 0x1
 4069 0255 12       		.uleb128 0x12
 4070 0256 06       		.uleb128 0x6
 4071 0257 58       		.uleb128 0x58
 4072 0258 0B       		.uleb128 0xb
 4073 0259 59       		.uleb128 0x59
 4074 025a 0B       		.uleb128 0xb
 4075 025b 00       		.byte	0
 4076 025c 00       		.byte	0
 4077 025d 2F       		.uleb128 0x2f
 4078 025e 1D       		.uleb128 0x1d
 4079 025f 00       		.byte	0
 4080 0260 31       		.uleb128 0x31
 4081 0261 13       		.uleb128 0x13
 4082 0262 11       		.uleb128 0x11
 4083 0263 01       		.uleb128 0x1
 4084 0264 12       		.uleb128 0x12
 4085 0265 06       		.uleb128 0x6
 4086 0266 58       		.uleb128 0x58
 4087 0267 0B       		.uleb128 0xb
 4088 0268 59       		.uleb128 0x59
 4089 0269 05       		.uleb128 0x5
 4090 026a 00       		.byte	0
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\cc6czdZs.s 			page 151


 4091 026b 00       		.byte	0
 4092 026c 30       		.uleb128 0x30
 4093 026d 34       		.uleb128 0x34
 4094 026e 00       		.byte	0
 4095 026f 03       		.uleb128 0x3
 4096 0270 0E       		.uleb128 0xe
 4097 0271 3A       		.uleb128 0x3a
 4098 0272 0B       		.uleb128 0xb
 4099 0273 3B       		.uleb128 0x3b
 4100 0274 05       		.uleb128 0x5
 4101 0275 49       		.uleb128 0x49
 4102 0276 13       		.uleb128 0x13
 4103 0277 3F       		.uleb128 0x3f
 4104 0278 19       		.uleb128 0x19
 4105 0279 3C       		.uleb128 0x3c
 4106 027a 19       		.uleb128 0x19
 4107 027b 00       		.byte	0
 4108 027c 00       		.byte	0
 4109 027d 31       		.uleb128 0x31
 4110 027e 34       		.uleb128 0x34
 4111 027f 00       		.byte	0
 4112 0280 03       		.uleb128 0x3
 4113 0281 0E       		.uleb128 0xe
 4114 0282 3A       		.uleb128 0x3a
 4115 0283 0B       		.uleb128 0xb
 4116 0284 3B       		.uleb128 0x3b
 4117 0285 0B       		.uleb128 0xb
 4118 0286 49       		.uleb128 0x49
 4119 0287 13       		.uleb128 0x13
 4120 0288 3F       		.uleb128 0x3f
 4121 0289 19       		.uleb128 0x19
 4122 028a 3C       		.uleb128 0x3c
 4123 028b 19       		.uleb128 0x19
 4124 028c 00       		.byte	0
 4125 028d 00       		.byte	0
 4126 028e 32       		.uleb128 0x32
 4127 028f 34       		.uleb128 0x34
 4128 0290 00       		.byte	0
 4129 0291 03       		.uleb128 0x3
 4130 0292 0E       		.uleb128 0xe
 4131 0293 3A       		.uleb128 0x3a
 4132 0294 0B       		.uleb128 0xb
 4133 0295 3B       		.uleb128 0x3b
 4134 0296 0B       		.uleb128 0xb
 4135 0297 49       		.uleb128 0x49
 4136 0298 13       		.uleb128 0x13
 4137 0299 3F       		.uleb128 0x3f
 4138 029a 19       		.uleb128 0x19
 4139 029b 02       		.uleb128 0x2
 4140 029c 18       		.uleb128 0x18
 4141 029d 00       		.byte	0
 4142 029e 00       		.byte	0
 4143 029f 33       		.uleb128 0x33
 4144 02a0 34       		.uleb128 0x34
 4145 02a1 00       		.byte	0
 4146 02a2 03       		.uleb128 0x3
 4147 02a3 08       		.uleb128 0x8
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\cc6czdZs.s 			page 152


 4148 02a4 3A       		.uleb128 0x3a
 4149 02a5 0B       		.uleb128 0xb
 4150 02a6 3B       		.uleb128 0x3b
 4151 02a7 0B       		.uleb128 0xb
 4152 02a8 49       		.uleb128 0x49
 4153 02a9 13       		.uleb128 0x13
 4154 02aa 3F       		.uleb128 0x3f
 4155 02ab 19       		.uleb128 0x19
 4156 02ac 3C       		.uleb128 0x3c
 4157 02ad 19       		.uleb128 0x19
 4158 02ae 00       		.byte	0
 4159 02af 00       		.byte	0
 4160 02b0 34       		.uleb128 0x34
 4161 02b1 2E       		.uleb128 0x2e
 4162 02b2 00       		.byte	0
 4163 02b3 3F       		.uleb128 0x3f
 4164 02b4 19       		.uleb128 0x19
 4165 02b5 3C       		.uleb128 0x3c
 4166 02b6 19       		.uleb128 0x19
 4167 02b7 6E       		.uleb128 0x6e
 4168 02b8 0E       		.uleb128 0xe
 4169 02b9 03       		.uleb128 0x3
 4170 02ba 0E       		.uleb128 0xe
 4171 02bb 3A       		.uleb128 0x3a
 4172 02bc 0B       		.uleb128 0xb
 4173 02bd 3B       		.uleb128 0x3b
 4174 02be 0B       		.uleb128 0xb
 4175 02bf 00       		.byte	0
 4176 02c0 00       		.byte	0
 4177 02c1 35       		.uleb128 0x35
 4178 02c2 2E       		.uleb128 0x2e
 4179 02c3 00       		.byte	0
 4180 02c4 3F       		.uleb128 0x3f
 4181 02c5 19       		.uleb128 0x19
 4182 02c6 3C       		.uleb128 0x3c
 4183 02c7 19       		.uleb128 0x19
 4184 02c8 6E       		.uleb128 0x6e
 4185 02c9 0E       		.uleb128 0xe
 4186 02ca 03       		.uleb128 0x3
 4187 02cb 0E       		.uleb128 0xe
 4188 02cc 3A       		.uleb128 0x3a
 4189 02cd 0B       		.uleb128 0xb
 4190 02ce 3B       		.uleb128 0x3b
 4191 02cf 05       		.uleb128 0x5
 4192 02d0 00       		.byte	0
 4193 02d1 00       		.byte	0
 4194 02d2 00       		.byte	0
 4195              		.section	.debug_loc,"",%progbits
 4196              	.Ldebug_loc0:
 4197              	.LLST0:
 4198 0000 3A000000 		.4byte	.LVL4
 4199 0004 40000000 		.4byte	.LVL5
 4200 0008 0200     		.2byte	0x2
 4201 000a 31       		.byte	0x31
 4202 000b 9F       		.byte	0x9f
 4203 000c 00000000 		.4byte	0
 4204 0010 00000000 		.4byte	0
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\cc6czdZs.s 			page 153


 4205              	.LLST2:
 4206 0014 3A000000 		.4byte	.LVL4
 4207 0018 40000000 		.4byte	.LVL5
 4208 001c 0600     		.2byte	0x6
 4209 001e 0C       		.byte	0xc
 4210 001f 80053240 		.4byte	0x40320580
 4211 0023 9F       		.byte	0x9f
 4212 0024 00000000 		.4byte	0
 4213 0028 00000000 		.4byte	0
 4214              	.LLST3:
 4215 002c 40000000 		.4byte	.LVL5
 4216 0030 48000000 		.4byte	.LVL6
 4217 0034 0200     		.2byte	0x2
 4218 0036 31       		.byte	0x31
 4219 0037 9F       		.byte	0x9f
 4220 0038 00000000 		.4byte	0
 4221 003c 00000000 		.4byte	0
 4222              	.LLST4:
 4223 0040 40000000 		.4byte	.LVL5
 4224 0044 48000000 		.4byte	.LVL6
 4225 0048 0200     		.2byte	0x2
 4226 004a 33       		.byte	0x33
 4227 004b 9F       		.byte	0x9f
 4228 004c 00000000 		.4byte	0
 4229 0050 00000000 		.4byte	0
 4230              	.LLST5:
 4231 0054 40000000 		.4byte	.LVL5
 4232 0058 48000000 		.4byte	.LVL6
 4233 005c 0600     		.2byte	0x6
 4234 005e 0C       		.byte	0xc
 4235 005f 00003240 		.4byte	0x40320000
 4236 0063 9F       		.byte	0x9f
 4237 0064 00000000 		.4byte	0
 4238 0068 00000000 		.4byte	0
 4239              	.LLST6:
 4240 006c 78000000 		.4byte	.LVL8
 4241 0070 80000000 		.4byte	.LVL9
 4242 0074 0200     		.2byte	0x2
 4243 0076 30       		.byte	0x30
 4244 0077 9F       		.byte	0x9f
 4245 0078 00000000 		.4byte	0
 4246 007c 00000000 		.4byte	0
 4247              	.LLST7:
 4248 0080 78000000 		.4byte	.LVL8
 4249 0084 80000000 		.4byte	.LVL9
 4250 0088 0200     		.2byte	0x2
 4251 008a 33       		.byte	0x33
 4252 008b 9F       		.byte	0x9f
 4253 008c 00000000 		.4byte	0
 4254 0090 00000000 		.4byte	0
 4255              	.LLST8:
 4256 0094 78000000 		.4byte	.LVL8
 4257 0098 80000000 		.4byte	.LVL9
 4258 009c 0600     		.2byte	0x6
 4259 009e 0C       		.byte	0xc
 4260 009f 00003240 		.4byte	0x40320000
 4261 00a3 9F       		.byte	0x9f
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\cc6czdZs.s 			page 154


 4262 00a4 00000000 		.4byte	0
 4263 00a8 00000000 		.4byte	0
 4264              	.LLST9:
 4265 00ac 80000000 		.4byte	.LVL9
 4266 00b0 88000000 		.4byte	.LVL10
 4267 00b4 0200     		.2byte	0x2
 4268 00b6 31       		.byte	0x31
 4269 00b7 9F       		.byte	0x9f
 4270 00b8 00000000 		.4byte	0
 4271 00bc 00000000 		.4byte	0
 4272              	.LLST10:
 4273 00c0 80000000 		.4byte	.LVL9
 4274 00c4 88000000 		.4byte	.LVL10
 4275 00c8 0200     		.2byte	0x2
 4276 00ca 33       		.byte	0x33
 4277 00cb 9F       		.byte	0x9f
 4278 00cc 00000000 		.4byte	0
 4279 00d0 00000000 		.4byte	0
 4280              	.LLST11:
 4281 00d4 80000000 		.4byte	.LVL9
 4282 00d8 88000000 		.4byte	.LVL10
 4283 00dc 0600     		.2byte	0x6
 4284 00de 0C       		.byte	0xc
 4285 00df 00003240 		.4byte	0x40320000
 4286 00e3 9F       		.byte	0x9f
 4287 00e4 00000000 		.4byte	0
 4288 00e8 00000000 		.4byte	0
 4289              	.LLST12:
 4290 00ec 88000000 		.4byte	.LVL10
 4291 00f0 8E000000 		.4byte	.LVL11
 4292 00f4 0200     		.2byte	0x2
 4293 00f6 31       		.byte	0x31
 4294 00f7 9F       		.byte	0x9f
 4295 00f8 00000000 		.4byte	0
 4296 00fc 00000000 		.4byte	0
 4297              	.LLST13:
 4298 0100 88000000 		.4byte	.LVL10
 4299 0104 8E000000 		.4byte	.LVL11
 4300 0108 0200     		.2byte	0x2
 4301 010a 33       		.byte	0x33
 4302 010b 9F       		.byte	0x9f
 4303 010c 00000000 		.4byte	0
 4304 0110 00000000 		.4byte	0
 4305              	.LLST14:
 4306 0114 88000000 		.4byte	.LVL10
 4307 0118 8E000000 		.4byte	.LVL11
 4308 011c 0600     		.2byte	0x6
 4309 011e 0C       		.byte	0xc
 4310 011f 00003240 		.4byte	0x40320000
 4311 0123 9F       		.byte	0x9f
 4312 0124 00000000 		.4byte	0
 4313 0128 00000000 		.4byte	0
 4314              	.LLST15:
 4315 012c 8E000000 		.4byte	.LVL11
 4316 0130 96000000 		.4byte	.LVL12
 4317 0134 0200     		.2byte	0x2
 4318 0136 31       		.byte	0x31
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\cc6czdZs.s 			page 155


 4319 0137 9F       		.byte	0x9f
 4320 0138 00000000 		.4byte	0
 4321 013c 00000000 		.4byte	0
 4322              	.LLST17:
 4323 0140 8E000000 		.4byte	.LVL11
 4324 0144 96000000 		.4byte	.LVL12
 4325 0148 0600     		.2byte	0x6
 4326 014a 0C       		.byte	0xc
 4327 014b 80053240 		.4byte	0x40320580
 4328 014f 9F       		.byte	0x9f
 4329 0150 00000000 		.4byte	0
 4330 0154 00000000 		.4byte	0
 4331              	.LLST18:
 4332 0158 A2000000 		.4byte	.LVL13
 4333 015c A8000000 		.4byte	.LVL14
 4334 0160 0200     		.2byte	0x2
 4335 0162 30       		.byte	0x30
 4336 0163 9F       		.byte	0x9f
 4337 0164 A8000000 		.4byte	.LVL14
 4338 0168 BE000000 		.4byte	.LVL19
 4339 016c 0100     		.2byte	0x1
 4340 016e 55       		.byte	0x55
 4341 016f BE000000 		.4byte	.LVL19
 4342 0173 C0000000 		.4byte	.LVL20
 4343 0177 0100     		.2byte	0x1
 4344 0179 50       		.byte	0x50
 4345 017a C0000000 		.4byte	.LVL20
 4346 017e 06010000 		.4byte	.LVL23
 4347 0182 0100     		.2byte	0x1
 4348 0184 55       		.byte	0x55
 4349 0185 00000000 		.4byte	0
 4350 0189 00000000 		.4byte	0
 4351              	.LLST19:
 4352 018d A2000000 		.4byte	.LVL13
 4353 0191 A8000000 		.4byte	.LVL14
 4354 0195 0200     		.2byte	0x2
 4355 0197 30       		.byte	0x30
 4356 0198 9F       		.byte	0x9f
 4357 0199 A8000000 		.4byte	.LVL14
 4358 019d 06010000 		.4byte	.LVL23
 4359 01a1 0100     		.2byte	0x1
 4360 01a3 54       		.byte	0x54
 4361 01a4 00000000 		.4byte	0
 4362 01a8 00000000 		.4byte	0
 4363              	.LLST20:
 4364 01ac 0A000000 		.4byte	.LVL27
 4365 01b0 10000000 		.4byte	.LVL28
 4366 01b4 0200     		.2byte	0x2
 4367 01b6 31       		.byte	0x31
 4368 01b7 9F       		.byte	0x9f
 4369 01b8 00000000 		.4byte	0
 4370 01bc 00000000 		.4byte	0
 4371              	.LLST21:
 4372 01c0 0A000000 		.4byte	.LVL27
 4373 01c4 10000000 		.4byte	.LVL28
 4374 01c8 0200     		.2byte	0x2
 4375 01ca 32       		.byte	0x32
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\cc6czdZs.s 			page 156


 4376 01cb 9F       		.byte	0x9f
 4377 01cc 00000000 		.4byte	0
 4378 01d0 00000000 		.4byte	0
 4379              	.LLST22:
 4380 01d4 0A000000 		.4byte	.LVL27
 4381 01d8 10000000 		.4byte	.LVL28
 4382 01dc 0600     		.2byte	0x6
 4383 01de 0C       		.byte	0xc
 4384 01df 80043240 		.4byte	0x40320480
 4385 01e3 9F       		.byte	0x9f
 4386 01e4 00000000 		.4byte	0
 4387 01e8 00000000 		.4byte	0
 4388              	.LLST23:
 4389 01ec 16000000 		.4byte	.LVL29
 4390 01f0 20000000 		.4byte	.LVL30
 4391 01f4 0100     		.2byte	0x1
 4392 01f6 53       		.byte	0x53
 4393 01f7 00000000 		.4byte	0
 4394 01fb 00000000 		.4byte	0
 4395              	.LLST24:
 4396 01ff 36000000 		.4byte	.LVL31
 4397 0203 40000000 		.4byte	.LVL32
 4398 0207 0200     		.2byte	0x2
 4399 0209 30       		.byte	0x30
 4400 020a 9F       		.byte	0x9f
 4401 020b 00000000 		.4byte	0
 4402 020f 00000000 		.4byte	0
 4403              	.LLST25:
 4404 0213 36000000 		.4byte	.LVL31
 4405 0217 40000000 		.4byte	.LVL32
 4406 021b 0600     		.2byte	0x6
 4407 021d 0C       		.byte	0xc
 4408 021e 80063240 		.4byte	0x40320680
 4409 0222 9F       		.byte	0x9f
 4410 0223 00000000 		.4byte	0
 4411 0227 00000000 		.4byte	0
 4412              	.LLST26:
 4413 022b 46000000 		.4byte	.LVL33
 4414 022f 50000000 		.4byte	.LVL34
 4415 0233 0100     		.2byte	0x1
 4416 0235 53       		.byte	0x53
 4417 0236 00000000 		.4byte	0
 4418 023a 00000000 		.4byte	0
 4419              	.LLST27:
 4420 023e 6C000000 		.4byte	.LVL37
 4421 0242 82000000 		.4byte	.LVL38
 4422 0246 0100     		.2byte	0x1
 4423 0248 53       		.byte	0x53
 4424 0249 00000000 		.4byte	0
 4425 024d 00000000 		.4byte	0
 4426              	.LLST28:
 4427 0251 82000000 		.4byte	.LVL38
 4428 0255 8C000000 		.4byte	.LVL39
 4429 0259 0100     		.2byte	0x1
 4430 025b 53       		.byte	0x53
 4431 025c 8C000000 		.4byte	.LVL39
 4432 0260 98000000 		.4byte	.LVL40
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\cc6czdZs.s 			page 157


 4433 0264 0200     		.2byte	0x2
 4434 0266 74       		.byte	0x74
 4435 0267 00       		.sleb128 0
 4436 0268 00000000 		.4byte	0
 4437 026c 00000000 		.4byte	0
 4438              		.section	.debug_aranges,"",%progbits
 4439 0000 24000000 		.4byte	0x24
 4440 0004 0200     		.2byte	0x2
 4441 0006 00000000 		.4byte	.Ldebug_info0
 4442 000a 04       		.byte	0x4
 4443 000b 00       		.byte	0
 4444 000c 0000     		.2byte	0
 4445 000e 0000     		.2byte	0
 4446 0010 00000000 		.4byte	.LFB660
 4447 0014 50010000 		.4byte	.LFE660-.LFB660
 4448 0018 00000000 		.4byte	.LFB661
 4449 001c 04010000 		.4byte	.LFE661-.LFB661
 4450 0020 00000000 		.4byte	0
 4451 0024 00000000 		.4byte	0
 4452              		.section	.debug_ranges,"",%progbits
 4453              	.Ldebug_ranges0:
 4454 0000 00000000 		.4byte	.LFB660
 4455 0004 50010000 		.4byte	.LFE660
 4456 0008 00000000 		.4byte	.LFB661
 4457 000c 04010000 		.4byte	.LFE661
 4458 0010 00000000 		.4byte	0
 4459 0014 00000000 		.4byte	0
 4460              		.section	.debug_line,"",%progbits
 4461              	.Ldebug_line0:
 4462 0000 92060000 		.section	.debug_str,"MS",%progbits,1
 4462      0200BA05 
 4462      00000201 
 4462      FB0E0D00 
 4462      01010101 
 4463              	.LASF137:
 4464 0000 7564625F 		.ascii	"udb_interrupts_5_IRQn\000"
 4464      696E7465 
 4464      72727570 
 4464      74735F35 
 4464      5F495251 
 4465              	.LASF62:
 4466 0016 63707573 		.ascii	"cpuss_interrupts_dw0_2_IRQn\000"
 4466      735F696E 
 4466      74657272 
 4466      75707473 
 4466      5F647730 
 4467              	.LASF203:
 4468 0032 52455345 		.ascii	"RESERVED\000"
 4468      52564544 
 4468      00
 4469              	.LASF211:
 4470 003b 5644445F 		.ascii	"VDD_ACTIVE\000"
 4470      41435449 
 4470      564500
 4471              	.LASF207:
 4472 0046 494E5452 		.ascii	"INTR_CAUSE0\000"
 4472      5F434155 
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\cc6czdZs.s 			page 158


 4472      53453000 
 4473              	.LASF208:
 4474 0052 494E5452 		.ascii	"INTR_CAUSE1\000"
 4474      5F434155 
 4474      53453100 
 4475              	.LASF209:
 4476 005e 494E5452 		.ascii	"INTR_CAUSE2\000"
 4476      5F434155 
 4476      53453200 
 4477              	.LASF343:
 4478 006a 63795F63 		.ascii	"cy_cb_scb_spi_handle_events_t\000"
 4478      625F7363 
 4478      625F7370 
 4478      695F6861 
 4478      6E646C65 
 4479              	.LASF123:
 4480 0088 74637077 		.ascii	"tcpwm_1_interrupts_15_IRQn\000"
 4480      6D5F315F 
 4480      696E7465 
 4480      72727570 
 4480      74735F31 
 4481              	.LASF381:
 4482 00a3 73746F70 		.ascii	"stopInputMode\000"
 4482      496E7075 
 4482      744D6F64 
 4482      6500
 4483              	.LASF435:
 4484 00b1 53746172 		.ascii	"Start_Oxymeter\000"
 4484      745F4F78 
 4484      796D6574 
 4484      657200
 4485              	.LASF456:
 4486 00c0 6D61696E 		.ascii	"main_cm4.c\000"
 4486      5F636D34 
 4486      2E6300
 4487              	.LASF407:
 4488 00cb 63795F64 		.ascii	"cy_device\000"
 4488      65766963 
 4488      6500
 4489              	.LASF142:
 4490 00d5 7564625F 		.ascii	"udb_interrupts_10_IRQn\000"
 4490      696E7465 
 4490      72727570 
 4490      74735F31 
 4490      305F4952 
 4491              	.LASF440:
 4492 00ec 64726177 		.ascii	"draw_SousMenu\000"
 4492      5F536F75 
 4492      734D656E 
 4492      7500
 4493              	.LASF290:
 4494 00fa 63707573 		.ascii	"cpussCm0ClockCtlOffset\000"
 4494      73436D30 
 4494      436C6F63 
 4494      6B43746C 
 4494      4F666673 
 4495              	.LASF67:
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\cc6czdZs.s 			page 159


 4496 0111 63707573 		.ascii	"cpuss_interrupts_dw0_7_IRQn\000"
 4496      735F696E 
 4496      74657272 
 4496      75707473 
 4496      5F647730 
 4497              	.LASF324:
 4498 012d 6D617374 		.ascii	"masterStatus\000"
 4498      65725374 
 4498      61747573 
 4498      00
 4499              	.LASF410:
 4500 013a 43595F45 		.ascii	"CY_EINK_SPIM_context\000"
 4500      494E4B5F 
 4500      5350494D 
 4500      5F636F6E 
 4500      74657874 
 4501              	.LASF427:
 4502 014f 48525F6D 		.ascii	"HR_max_alarm\000"
 4502      61785F61 
 4502      6C61726D 
 4502      00
 4503              	.LASF54:
 4504 015c 7363625F 		.ascii	"scb_3_interrupt_IRQn\000"
 4504      335F696E 
 4504      74657272 
 4504      7570745F 
 4504      4952516E 
 4505              	.LASF449:
 4506 0171 4755495F 		.ascii	"GUI_SetPenSize\000"
 4506      53657450 
 4506      656E5369 
 4506      7A6500
 4507              	.LASF424:
 4508 0180 43757272 		.ascii	"Current_LED1\000"
 4508      656E745F 
 4508      4C454431 
 4508      00
 4509              	.LASF425:
 4510 018d 43757272 		.ascii	"Current_LED2\000"
 4510      656E745F 
 4510      4C454432 
 4510      00
 4511              	.LASF357:
 4512 019a 74785374 		.ascii	"txStatus\000"
 4512      61747573 
 4512      00
 4513              	.LASF222:
 4514 01a3 70657269 		.ascii	"periBase\000"
 4514      42617365 
 4514      00
 4515              	.LASF314:
 4516 01ac 63795F73 		.ascii	"cy_stc_sysint_t\000"
 4516      74635F73 
 4516      7973696E 
 4516      745F7400 
 4517              	.LASF438:
 4518 01bc 4D41585F 		.ascii	"MAX_ReadFIFO\000"
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\cc6czdZs.s 			page 160


 4518      52656164 
 4518      4649464F 
 4518      00
 4519              	.LASF221:
 4520 01c9 666C6173 		.ascii	"flashcBase\000"
 4520      68634261 
 4520      736500
 4521              	.LASF90:
 4522 01d4 63707573 		.ascii	"cpuss_interrupts_dw1_14_IRQn\000"
 4522      735F696E 
 4522      74657272 
 4522      75707473 
 4522      5F647731 
 4523              	.LASF268:
 4524 01f1 64774368 		.ascii	"dwChSize\000"
 4524      53697A65 
 4524      00
 4525              	.LASF451:
 4526 01fa 4755495F 		.ascii	"GUI_SetBkColor\000"
 4526      53657442 
 4526      6B436F6C 
 4526      6F7200
 4527              	.LASF39:
 4528 0209 63707573 		.ascii	"cpuss_interrupts_ipc_4_IRQn\000"
 4528      735F696E 
 4528      74657272 
 4528      75707473 
 4528      5F697063 
 4529              	.LASF214:
 4530 0225 5644445F 		.ascii	"VDD_INTR_MASKED\000"
 4530      494E5452 
 4530      5F4D4153 
 4530      4B454400 
 4531              	.LASF172:
 4532 0235 756E7369 		.ascii	"unsigned int\000"
 4532      676E6564 
 4532      20696E74 
 4532      00
 4533              	.LASF319:
 4534 0242 63795F63 		.ascii	"cy_cb_scb_i2c_handle_events_t\000"
 4534      625F7363 
 4534      625F6932 
 4534      635F6861 
 4534      6E646C65 
 4535              	.LASF46:
 4536 0260 63707573 		.ascii	"cpuss_interrupts_ipc_11_IRQn\000"
 4536      735F696E 
 4536      74657272 
 4536      75707473 
 4536      5F697063 
 4537              	.LASF437:
 4538 027d 7365745F 		.ascii	"set_LED_current\000"
 4538      4C45445F 
 4538      63757272 
 4538      656E7400 
 4539              	.LASF250:
 4540 028d 736D6966 		.ascii	"smifDeviceNr\000"
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\cc6czdZs.s 			page 161


 4540      44657669 
 4540      63654E72 
 4540      00
 4541              	.LASF280:
 4542 029a 70657269 		.ascii	"periDivCmdPaTypeSelPos\000"
 4542      44697643 
 4542      6D645061 
 4542      54797065 
 4542      53656C50 
 4543              	.LASF115:
 4544 02b1 74637077 		.ascii	"tcpwm_1_interrupts_7_IRQn\000"
 4544      6D5F315F 
 4544      696E7465 
 4544      72727570 
 4544      74735F37 
 4545              	.LASF327:
 4546 02cb 6D617374 		.ascii	"masterBuffer\000"
 4546      65724275 
 4546      66666572 
 4546      00
 4547              	.LASF352:
 4548 02d8 74784275 		.ascii	"txBufIdx\000"
 4548      66496478 
 4548      00
 4549              	.LASF140:
 4550 02e1 7564625F 		.ascii	"udb_interrupts_8_IRQn\000"
 4550      696E7465 
 4550      72727570 
 4550      74735F38 
 4550      5F495251 
 4551              	.LASF380:
 4552 02f7 73746172 		.ascii	"startInput\000"
 4552      74496E70 
 4552      757400
 4553              	.LASF76:
 4554 0302 63707573 		.ascii	"cpuss_interrupts_dw1_0_IRQn\000"
 4554      735F696E 
 4554      74657272 
 4554      75707473 
 4554      5F647731 
 4555              	.LASF414:
 4556 031e 424D495F 		.ascii	"BMI_I2C_context\000"
 4556      4932435F 
 4556      636F6E74 
 4556      65787400 
 4557              	.LASF166:
 4558 032e 5F5F696E 		.ascii	"__int32_t\000"
 4558      7433325F 
 4558      7400
 4559              	.LASF33:
 4560 0338 70617373 		.ascii	"pass_interrupt_ctbs_IRQn\000"
 4560      5F696E74 
 4560      65727275 
 4560      70745F63 
 4560      7462735F 
 4561              	.LASF246:
 4562 0351 73727373 		.ascii	"srssNumClkpath\000"
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\cc6czdZs.s 			page 162


 4562      4E756D43 
 4562      6C6B7061 
 4562      746800
 4563              	.LASF220:
 4564 0360 63707573 		.ascii	"cpussBase\000"
 4564      73426173 
 4564      6500
 4565              	.LASF337:
 4566 036a 736C6176 		.ascii	"slaveRxBuffer\000"
 4566      65527842 
 4566      75666665 
 4566      7200
 4567              	.LASF345:
 4568 0378 63795F73 		.ascii	"cy_stc_scb_spi_context\000"
 4568      74635F73 
 4568      63625F73 
 4568      70695F63 
 4568      6F6E7465 
 4569              	.LASF445:
 4570 038f 43617053 		.ascii	"CapSense_Start\000"
 4570      656E7365 
 4570      5F537461 
 4570      727400
 4571              	.LASF30:
 4572 039e 73727373 		.ascii	"srss_interrupt_mcwdt_1_IRQn\000"
 4572      5F696E74 
 4572      65727275 
 4572      70745F6D 
 4572      63776474 
 4573              	.LASF392:
 4574 03ba 5F5F4953 		.ascii	"__ISB\000"
 4574      4200
 4575              	.LASF12:
 4576 03c0 696F7373 		.ascii	"ioss_interrupts_gpio_2_IRQn\000"
 4576      5F696E74 
 4576      65727275 
 4576      7074735F 
 4576      6770696F 
 4577              	.LASF341:
 4578 03dc 63624164 		.ascii	"cbAddr\000"
 4578      647200
 4579              	.LASF73:
 4580 03e3 63707573 		.ascii	"cpuss_interrupts_dw0_13_IRQn\000"
 4580      735F696E 
 4580      74657272 
 4580      75707473 
 4580      5F647730 
 4581              	.LASF316:
 4582 0400 43595F53 		.ascii	"CY_SCB_I2C_ACK\000"
 4582      43425F49 
 4582      32435F41 
 4582      434B00
 4583              	.LASF382:
 4584 040f 73746F70 		.ascii	"stopInput\000"
 4584      496E7075 
 4584      7400
 4585              	.LASF360:
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\cc6czdZs.s 			page 163


 4586 0419 72785269 		.ascii	"rxRingBufSize\000"
 4586      6E674275 
 4586      6653697A 
 4586      6500
 4587              	.LASF25:
 4588 0427 696F7373 		.ascii	"ioss_interrupt_gpio_IRQn\000"
 4588      5F696E74 
 4588      65727275 
 4588      70745F67 
 4588      70696F5F 
 4589              	.LASF149:
 4590 0440 61756469 		.ascii	"audioss_interrupt_i2s_IRQn\000"
 4590      6F73735F 
 4590      696E7465 
 4590      72727570 
 4590      745F6932 
 4591              	.LASF422:
 4592 045b 464C4147 		.ascii	"FLAG_modif\000"
 4592      5F6D6F64 
 4592      696600
 4593              	.LASF129:
 4594 0466 74637077 		.ascii	"tcpwm_1_interrupts_21_IRQn\000"
 4594      6D5F315F 
 4594      696E7465 
 4594      72727570 
 4594      74735F32 
 4595              	.LASF27:
 4596 0481 6C70636F 		.ascii	"lpcomp_interrupt_IRQn\000"
 4596      6D705F69 
 4596      6E746572 
 4596      72757074 
 4596      5F495251 
 4597              	.LASF276:
 4598 0497 70657269 		.ascii	"periTrGrSize\000"
 4598      54724772 
 4598      53697A65 
 4598      00
 4599              	.LASF107:
 4600 04a4 74637077 		.ascii	"tcpwm_0_interrupts_7_IRQn\000"
 4600      6D5F305F 
 4600      696E7465 
 4600      72727570 
 4600      74735F37 
 4601              	.LASF393:
 4602 04be 5F5F4453 		.ascii	"__DSB\000"
 4602      4200
 4603              	.LASF279:
 4604 04c4 70657269 		.ascii	"periDivCmdPaDivSelPos\000"
 4604      44697643 
 4604      6D645061 
 4604      44697653 
 4604      656C506F 
 4605              	.LASF436:
 4606 04da 64726177 		.ascii	"drawWaiting\000"
 4606      57616974 
 4606      696E6700 
 4607              	.LASF256:
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\cc6czdZs.s 			page 164


 4608 04e6 63727970 		.ascii	"cryptoMemSize\000"
 4608      746F4D65 
 4608      6D53697A 
 4608      6500
 4609              	.LASF302:
 4610 04f4 63707573 		.ascii	"cpussRam1Ctl0\000"
 4610      7352616D 
 4610      3143746C 
 4610      3000
 4611              	.LASF432:
 4612 0502 43617053 		.ascii	"CapSense_IsBusy\000"
 4612      656E7365 
 4612      5F497342 
 4612      75737900 
 4613              	.LASF304:
 4614 0512 69706353 		.ascii	"ipcStructSize\000"
 4614      74727563 
 4614      7453697A 
 4614      6500
 4615              	.LASF317:
 4616 0520 43595F53 		.ascii	"CY_SCB_I2C_NAK\000"
 4616      43425F49 
 4616      32435F4E 
 4616      414B00
 4617              	.LASF244:
 4618 052f 63707573 		.ascii	"cpussFmIrq\000"
 4618      73466D49 
 4618      727100
 4619              	.LASF102:
 4620 053a 74637077 		.ascii	"tcpwm_0_interrupts_2_IRQn\000"
 4620      6D5F305F 
 4620      696E7465 
 4620      72727570 
 4620      74735F32 
 4621              	.LASF320:
 4622 0554 63795F63 		.ascii	"cy_cb_scb_i2c_handle_addr_t\000"
 4622      625F7363 
 4622      625F6932 
 4622      635F6861 
 4622      6E646C65 
 4623              	.LASF371:
 4624 0570 636F6D70 		.ascii	"compare0\000"
 4624      61726530 
 4624      00
 4625              	.LASF372:
 4626 0579 636F6D70 		.ascii	"compare1\000"
 4626      61726531 
 4626      00
 4627              	.LASF455:
 4628 0582 474E5520 		.ascii	"GNU C11 5.4.1 20160609 (release) [ARM/embedded-5-br"
 4628      43313120 
 4628      352E342E 
 4628      31203230 
 4628      31363036 
 4629 05b5 616E6368 		.ascii	"anch revision 237715] -mcpu=cortex-m4 -mfloat-abi=s"
 4629      20726576 
 4629      6973696F 
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\cc6czdZs.s 			page 165


 4629      6E203233 
 4629      37373135 
 4630 05e8 6F667466 		.ascii	"oftfp -mfpu=fpv4-sp-d16 -mthumb -g -Og -ffunction-s"
 4630      70202D6D 
 4630      6670753D 
 4630      66707634 
 4630      2D73702D 
 4631 061b 65637469 		.ascii	"ections -ffat-lto-objects\000"
 4631      6F6E7320 
 4631      2D666661 
 4631      742D6C74 
 4631      6F2D6F62 
 4632              	.LASF146:
 4633 0635 7564625F 		.ascii	"udb_interrupts_14_IRQn\000"
 4633      696E7465 
 4633      72727570 
 4633      74735F31 
 4633      345F4952 
 4634              	.LASF344:
 4635 064c 63795F73 		.ascii	"cy_stc_scb_i2c_context\000"
 4635      74635F73 
 4635      63625F69 
 4635      32635F63 
 4635      6F6E7465 
 4636              	.LASF278:
 4637 0663 70657269 		.ascii	"periDivCmdTypeSelPos\000"
 4637      44697643 
 4637      6D645479 
 4637      70655365 
 4637      6C506F73 
 4638              	.LASF295:
 4639 0678 63707573 		.ascii	"cpussTrimRamCtlOffset\000"
 4639      73547269 
 4639      6D52616D 
 4639      43746C4F 
 4639      66667365 
 4640              	.LASF404:
 4641 068e 62757474 		.ascii	"button0_pressed\000"
 4641      6F6E305F 
 4641      70726573 
 4641      73656400 
 4642              	.LASF139:
 4643 069e 7564625F 		.ascii	"udb_interrupts_7_IRQn\000"
 4643      696E7465 
 4643      72727570 
 4643      74735F37 
 4643      5F495251 
 4644              	.LASF200:
 4645 06b4 4346475F 		.ascii	"CFG_IN\000"
 4645      494E00
 4646              	.LASF28:
 4647 06bb 7363625F 		.ascii	"scb_8_interrupt_IRQn\000"
 4647      385F696E 
 4647      74657272 
 4647      7570745F 
 4647      4952516E 
 4648              	.LASF3:
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\cc6czdZs.s 			page 166


 4649 06d0 4D656D6F 		.ascii	"MemoryManagement_IRQn\000"
 4649      72794D61 
 4649      6E616765 
 4649      6D656E74 
 4649      5F495251 
 4650              	.LASF333:
 4651 06e6 736C6176 		.ascii	"slaveTxBuffer\000"
 4651      65547842 
 4651      75666665 
 4651      7200
 4652              	.LASF125:
 4653 06f4 74637077 		.ascii	"tcpwm_1_interrupts_17_IRQn\000"
 4653      6D5F315F 
 4653      696E7465 
 4653      72727570 
 4653      74735F31 
 4654              	.LASF134:
 4655 070f 7564625F 		.ascii	"udb_interrupts_2_IRQn\000"
 4655      696E7465 
 4655      72727570 
 4655      74735F32 
 4655      5F495251 
 4656              	.LASF335:
 4657 0725 736C6176 		.ascii	"slaveTxBufferIdx\000"
 4657      65547842 
 4657      75666665 
 4657      72496478 
 4657      00
 4658              	.LASF177:
 4659 0736 75696E74 		.ascii	"uint32_t\000"
 4659      33325F74 
 4659      00
 4660              	.LASF370:
 4661 073f 636F6D70 		.ascii	"compareOrCapture\000"
 4661      6172654F 
 4661      72436170 
 4661      74757265 
 4661      00
 4662              	.LASF402:
 4663 0750 43795F47 		.ascii	"Cy_GPIO_ClearInterrupt\000"
 4663      50494F5F 
 4663      436C6561 
 4663      72496E74 
 4663      65727275 
 4664              	.LASF23:
 4665 0767 696F7373 		.ascii	"ioss_interrupts_gpio_13_IRQn\000"
 4665      5F696E74 
 4665      65727275 
 4665      7074735F 
 4665      6770696F 
 4666              	.LASF216:
 4667 0784 4750494F 		.ascii	"GPIO_V1_Type\000"
 4667      5F56315F 
 4667      54797065 
 4667      00
 4668              	.LASF288:
 4669 0791 6770696F 		.ascii	"gpioPrtCfgOutOffset\000"
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\cc6czdZs.s 			page 167


 4669      50727443 
 4669      66674F75 
 4669      744F6666 
 4669      73657400 
 4670              	.LASF178:
 4671 07a5 49534552 		.ascii	"ISER\000"
 4671      00
 4672              	.LASF195:
 4673 07aa 494E5452 		.ascii	"INTR\000"
 4673      00
 4674              	.LASF171:
 4675 07af 6C6F6E67 		.ascii	"long long unsigned int\000"
 4675      206C6F6E 
 4675      6720756E 
 4675      7369676E 
 4675      65642069 
 4676              	.LASF193:
 4677 07c6 4F55545F 		.ascii	"OUT_SET\000"
 4677      53455400 
 4678              	.LASF64:
 4679 07ce 63707573 		.ascii	"cpuss_interrupts_dw0_4_IRQn\000"
 4679      735F696E 
 4679      74657272 
 4679      75707473 
 4679      5F647730 
 4680              	.LASF364:
 4681 07ea 63795F73 		.ascii	"cy_stc_scb_uart_context_t\000"
 4681      74635F73 
 4681      63625F75 
 4681      6172745F 
 4681      636F6E74 
 4682              	.LASF252:
 4683 0804 65704D6F 		.ascii	"epMonitorNr\000"
 4683      6E69746F 
 4683      724E7200 
 4684              	.LASF394:
 4685 0810 62617365 		.ascii	"base\000"
 4685      00
 4686              	.LASF181:
 4687 0815 52534552 		.ascii	"RSERVED1\000"
 4687      56454431 
 4687      00
 4688              	.LASF356:
 4689 081e 63795F73 		.ascii	"cy_stc_scb_uart_context\000"
 4689      74635F73 
 4689      63625F75 
 4689      6172745F 
 4689      636F6E74 
 4690              	.LASF192:
 4691 0836 4F55545F 		.ascii	"OUT_CLR\000"
 4691      434C5200 
 4692              	.LASF378:
 4693 083e 72656C6F 		.ascii	"reloadInput\000"
 4693      6164496E 
 4693      70757400 
 4694              	.LASF174:
 4695 084a 696E7431 		.ascii	"int16_t\000"
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\cc6czdZs.s 			page 168


 4695      365F7400 
 4696              	.LASF287:
 4697 0852 6770696F 		.ascii	"gpioPrtCfgInOffset\000"
 4697      50727443 
 4697      6667496E 
 4697      4F666673 
 4697      657400
 4698              	.LASF87:
 4699 0865 63707573 		.ascii	"cpuss_interrupts_dw1_11_IRQn\000"
 4699      735F696E 
 4699      74657272 
 4699      75707473 
 4699      5F647731 
 4700              	.LASF154:
 4701 0882 7573625F 		.ascii	"usb_interrupt_med_IRQn\000"
 4701      696E7465 
 4701      72727570 
 4701      745F6D65 
 4701      645F4952 
 4702              	.LASF16:
 4703 0899 696F7373 		.ascii	"ioss_interrupts_gpio_6_IRQn\000"
 4703      5F696E74 
 4703      65727275 
 4703      7074735F 
 4703      6770696F 
 4704              	.LASF259:
 4705 08b5 666C6173 		.ascii	"flashWriteDelay\000"
 4705      68577269 
 4705      74654465 
 4705      6C617900 
 4706              	.LASF443:
 4707 08c5 55415254 		.ascii	"UART_Start\000"
 4707      5F537461 
 4707      727400
 4708              	.LASF284:
 4709 08d0 70657269 		.ascii	"periDiv24_5CtlOffset\000"
 4709      44697632 
 4709      345F3543 
 4709      746C4F66 
 4709      66736574 
 4710              	.LASF289:
 4711 08e5 6770696F 		.ascii	"gpioPrtCfgSioOffset\000"
 4711      50727443 
 4711      66675369 
 4711      6F4F6666 
 4711      73657400 
 4712              	.LASF398:
 4713 08f9 43795F47 		.ascii	"Cy_GPIO_Write\000"
 4713      50494F5F 
 4713      57726974 
 4713      6500
 4714              	.LASF48:
 4715 0907 63707573 		.ascii	"cpuss_interrupts_ipc_13_IRQn\000"
 4715      735F696E 
 4715      74657272 
 4715      75707473 
 4715      5F697063 
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\cc6czdZs.s 			page 169


 4716              	.LASF243:
 4717 0924 63707573 		.ascii	"cpussIpc0Irq\000"
 4717      73497063 
 4717      30497271 
 4717      00
 4718              	.LASF444:
 4719 0931 43795F53 		.ascii	"Cy_SysInt_Init\000"
 4719      7973496E 
 4719      745F496E 
 4719      697400
 4720              	.LASF248:
 4721 0940 73727373 		.ascii	"srssNumHfroot\000"
 4721      4E756D48 
 4721      66726F6F 
 4721      7400
 4722              	.LASF117:
 4723 094e 74637077 		.ascii	"tcpwm_1_interrupts_9_IRQn\000"
 4723      6D5F315F 
 4723      696E7465 
 4723      72727570 
 4723      74735F39 
 4724              	.LASF348:
 4725 0968 72784275 		.ascii	"rxBufSize\000"
 4725      6653697A 
 4725      6500
 4726              	.LASF416:
 4727 0972 7853656D 		.ascii	"xSemaphoreI2C_BMI\000"
 4727      6170686F 
 4727      72654932 
 4727      435F424D 
 4727      4900
 4728              	.LASF420:
 4729 0984 464C4147 		.ascii	"FLAG_option\000"
 4729      5F6F7074 
 4729      696F6E00 
 4730              	.LASF223:
 4731 0990 75646242 		.ascii	"udbBase\000"
 4731      61736500 
 4732              	.LASF334:
 4733 0998 736C6176 		.ascii	"slaveTxBufferSize\000"
 4733      65547842 
 4733      75666665 
 4733      7253697A 
 4733      6500
 4734              	.LASF51:
 4735 09aa 7363625F 		.ascii	"scb_0_interrupt_IRQn\000"
 4735      305F696E 
 4735      74657272 
 4735      7570745F 
 4735      4952516E 
 4736              	.LASF112:
 4737 09bf 74637077 		.ascii	"tcpwm_1_interrupts_4_IRQn\000"
 4737      6D5F315F 
 4737      696E7465 
 4737      72727570 
 4737      74735F34 
 4738              	.LASF292:
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\cc6czdZs.s 			page 170


 4739 09d9 63707573 		.ascii	"cpussCm4StatusOffset\000"
 4739      73436D34 
 4739      53746174 
 4739      75734F66 
 4739      66736574 
 4740              	.LASF249:
 4741 09ee 70657269 		.ascii	"periClockNr\000"
 4741      436C6F63 
 4741      6B4E7200 
 4742              	.LASF379:
 4743 09fa 73746172 		.ascii	"startInputMode\000"
 4743      74496E70 
 4743      75744D6F 
 4743      646500
 4744              	.LASF151:
 4745 0a09 70726F66 		.ascii	"profile_interrupt_IRQn\000"
 4745      696C655F 
 4745      696E7465 
 4745      72727570 
 4745      745F4952 
 4746              	.LASF375:
 4747 0a20 63617074 		.ascii	"captureInputMode\000"
 4747      75726549 
 4747      6E707574 
 4747      4D6F6465 
 4747      00
 4748              	.LASF21:
 4749 0a31 696F7373 		.ascii	"ioss_interrupts_gpio_11_IRQn\000"
 4749      5F696E74 
 4749      65727275 
 4749      7074735F 
 4749      6770696F 
 4750              	.LASF120:
 4751 0a4e 74637077 		.ascii	"tcpwm_1_interrupts_12_IRQn\000"
 4751      6D5F315F 
 4751      696E7465 
 4751      72727570 
 4751      74735F31 
 4752              	.LASF43:
 4753 0a69 63707573 		.ascii	"cpuss_interrupts_ipc_8_IRQn\000"
 4753      735F696E 
 4753      74657272 
 4753      75707473 
 4753      5F697063 
 4754              	.LASF396:
 4755 0a85 76616C75 		.ascii	"value\000"
 4755      6500
 4756              	.LASF201:
 4757 0a8b 4346475F 		.ascii	"CFG_OUT\000"
 4757      4F555400 
 4758              	.LASF358:
 4759 0a93 72785374 		.ascii	"rxStatus\000"
 4759      61747573 
 4759      00
 4760              	.LASF347:
 4761 0a9c 72784275 		.ascii	"rxBuf\000"
 4761      6600
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\cc6czdZs.s 			page 171


 4762              	.LASF131:
 4763 0aa2 74637077 		.ascii	"tcpwm_1_interrupts_23_IRQn\000"
 4763      6D5F315F 
 4763      696E7465 
 4763      72727570 
 4763      74735F32 
 4764              	.LASF265:
 4765 0abd 666C6173 		.ascii	"flashCtlMainWs3Freq\000"
 4765      6843746C 
 4765      4D61696E 
 4765      57733346 
 4765      72657100 
 4766              	.LASF160:
 4767 0ad1 4952516E 		.ascii	"IRQn_Type\000"
 4767      5F547970 
 4767      6500
 4768              	.LASF247:
 4769 0adb 73727373 		.ascii	"srssNumPll\000"
 4769      4E756D50 
 4769      6C6C00
 4770              	.LASF329:
 4771 0ae6 6D617374 		.ascii	"masterBufferIdx\000"
 4771      65724275 
 4771      66666572 
 4771      49647800 
 4772              	.LASF143:
 4773 0af6 7564625F 		.ascii	"udb_interrupts_11_IRQn\000"
 4773      696E7465 
 4773      72727570 
 4773      74735F31 
 4773      315F4952 
 4774              	.LASF37:
 4775 0b0d 63707573 		.ascii	"cpuss_interrupts_ipc_2_IRQn\000"
 4775      735F696E 
 4775      74657272 
 4775      75707473 
 4775      5F697063 
 4776              	.LASF104:
 4777 0b29 74637077 		.ascii	"tcpwm_0_interrupts_4_IRQn\000"
 4777      6D5F305F 
 4777      696E7465 
 4777      72727570 
 4777      74735F34 
 4778              	.LASF258:
 4779 0b43 666C6173 		.ascii	"flashPipeRequired\000"
 4779      68506970 
 4779      65526571 
 4779      75697265 
 4779      6400
 4780              	.LASF340:
 4781 0b55 63624576 		.ascii	"cbEvents\000"
 4781      656E7473 
 4781      00
 4782              	.LASF442:
 4783 0b5e 76546173 		.ascii	"vTaskDelay\000"
 4783      6B44656C 
 4783      617900
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\cc6czdZs.s 			page 172


 4784              	.LASF84:
 4785 0b69 63707573 		.ascii	"cpuss_interrupts_dw1_8_IRQn\000"
 4785      735F696E 
 4785      74657272 
 4785      75707473 
 4785      5F647731 
 4786              	.LASF315:
 4787 0b85 5F426F6F 		.ascii	"_Bool\000"
 4787      6C00
 4788              	.LASF113:
 4789 0b8b 74637077 		.ascii	"tcpwm_1_interrupts_5_IRQn\000"
 4789      6D5F315F 
 4789      696E7465 
 4789      72727570 
 4789      74735F35 
 4790              	.LASF262:
 4791 0ba5 666C6173 		.ascii	"flashCtlMainWs0Freq\000"
 4791      6843746C 
 4791      4D61696E 
 4791      57733046 
 4791      72657100 
 4792              	.LASF321:
 4793 0bb9 75736552 		.ascii	"useRxFifo\000"
 4793      78466966 
 4793      6F00
 4794              	.LASF212:
 4795 0bc3 5644445F 		.ascii	"VDD_INTR\000"
 4795      494E5452 
 4795      00
 4796              	.LASF226:
 4797 0bcc 6770696F 		.ascii	"gpioBase\000"
 4797      42617365 
 4797      00
 4798              	.LASF156:
 4799 0bd5 70617373 		.ascii	"pass_interrupt_dacs_IRQn\000"
 4799      5F696E74 
 4799      65727275 
 4799      70745F64 
 4799      6163735F 
 4800              	.LASF109:
 4801 0bee 74637077 		.ascii	"tcpwm_1_interrupts_1_IRQn\000"
 4801      6D5F315F 
 4801      696E7465 
 4801      72727570 
 4801      74735F31 
 4802              	.LASF136:
 4803 0c08 7564625F 		.ascii	"udb_interrupts_4_IRQn\000"
 4803      696E7465 
 4803      72727570 
 4803      74735F34 
 4803      5F495251 
 4804              	.LASF61:
 4805 0c1e 63707573 		.ascii	"cpuss_interrupts_dw0_1_IRQn\000"
 4805      735F696E 
 4805      74657272 
 4805      75707473 
 4805      5F647730 
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\cc6czdZs.s 			page 173


 4806              	.LASF150:
 4807 0c3a 61756469 		.ascii	"audioss_interrupt_pdm_IRQn\000"
 4807      6F73735F 
 4807      696E7465 
 4807      72727570 
 4807      745F7064 
 4808              	.LASF70:
 4809 0c55 63707573 		.ascii	"cpuss_interrupts_dw0_10_IRQn\000"
 4809      735F696E 
 4809      74657272 
 4809      75707473 
 4809      5F647730 
 4810              	.LASF68:
 4811 0c72 63707573 		.ascii	"cpuss_interrupts_dw0_8_IRQn\000"
 4811      735F696E 
 4811      74657272 
 4811      75707473 
 4811      5F647730 
 4812              	.LASF122:
 4813 0c8e 74637077 		.ascii	"tcpwm_1_interrupts_14_IRQn\000"
 4813      6D5F315F 
 4813      696E7465 
 4813      72727570 
 4813      74735F31 
 4814              	.LASF19:
 4815 0ca9 696F7373 		.ascii	"ioss_interrupts_gpio_9_IRQn\000"
 4815      5F696E74 
 4815      65727275 
 4815      7074735F 
 4815      6770696F 
 4816              	.LASF297:
 4817 0cc5 63707573 		.ascii	"cpussSysTickCtlOffset\000"
 4817      73537973 
 4817      5469636B 
 4817      43746C4F 
 4817      66667365 
 4818              	.LASF253:
 4819 0cdb 75646250 		.ascii	"udbPresent\000"
 4819      72657365 
 4819      6E7400
 4820              	.LASF217:
 4821 0ce6 4750494F 		.ascii	"GPIO_PRT_Type\000"
 4821      5F505254 
 4821      5F547970 
 4821      6500
 4822              	.LASF271:
 4823 0cf4 64775374 		.ascii	"dwStatusChIdxPos\000"
 4823      61747573 
 4823      43684964 
 4823      78506F73 
 4823      00
 4824              	.LASF164:
 4825 0d05 5F5F7569 		.ascii	"__uint16_t\000"
 4825      6E743136 
 4825      5F7400
 4826              	.LASF196:
 4827 0d10 494E5452 		.ascii	"INTR_MASK\000"
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\cc6czdZs.s 			page 174


 4827      5F4D4153 
 4827      4B00
 4828              	.LASF66:
 4829 0d1a 63707573 		.ascii	"cpuss_interrupts_dw0_6_IRQn\000"
 4829      735F696E 
 4829      74657272 
 4829      75707473 
 4829      5F647730 
 4830              	.LASF14:
 4831 0d36 696F7373 		.ascii	"ioss_interrupts_gpio_4_IRQn\000"
 4831      5F696E74 
 4831      65727275 
 4831      7074735F 
 4831      6770696F 
 4832              	.LASF20:
 4833 0d52 696F7373 		.ascii	"ioss_interrupts_gpio_10_IRQn\000"
 4833      5F696E74 
 4833      65727275 
 4833      7074735F 
 4833      6770696F 
 4834              	.LASF69:
 4835 0d6f 63707573 		.ascii	"cpuss_interrupts_dw0_9_IRQn\000"
 4835      735F696E 
 4835      74657272 
 4835      75707473 
 4835      5F647730 
 4836              	.LASF330:
 4837 0d8b 6D617374 		.ascii	"masterNumBytes\000"
 4837      65724E75 
 4837      6D427974 
 4837      657300
 4838              	.LASF403:
 4839 0d9a 5F5F4E56 		.ascii	"__NVIC_DisableIRQ\000"
 4839      49435F44 
 4839      69736162 
 4839      6C654952 
 4839      5100
 4840              	.LASF32:
 4841 0dac 73727373 		.ascii	"srss_interrupt_IRQn\000"
 4841      5F696E74 
 4841      65727275 
 4841      70745F49 
 4841      52516E00 
 4842              	.LASF242:
 4843 0dc0 63707573 		.ascii	"cpussFlashPaSize\000"
 4843      73466C61 
 4843      73685061 
 4843      53697A65 
 4843      00
 4844              	.LASF376:
 4845 0dd1 63617074 		.ascii	"captureInput\000"
 4845      75726549 
 4845      6E707574 
 4845      00
 4846              	.LASF83:
 4847 0dde 63707573 		.ascii	"cpuss_interrupts_dw1_7_IRQn\000"
 4847      735F696E 
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\cc6czdZs.s 			page 175


 4847      74657272 
 4847      75707473 
 4847      5F647731 
 4848              	.LASF89:
 4849 0dfa 63707573 		.ascii	"cpuss_interrupts_dw1_13_IRQn\000"
 4849      735F696E 
 4849      74657272 
 4849      75707473 
 4849      5F647731 
 4850              	.LASF308:
 4851 0e17 63686172 		.ascii	"char\000"
 4851      00
 4852              	.LASF423:
 4853 0e1c 53504F32 		.ascii	"SPO2\000"
 4853      00
 4854              	.LASF362:
 4855 0e21 72785269 		.ascii	"rxRingBufTail\000"
 4855      6E674275 
 4855      66546169 
 4855      6C00
 4856              	.LASF41:
 4857 0e2f 63707573 		.ascii	"cpuss_interrupts_ipc_6_IRQn\000"
 4857      735F696E 
 4857      74657272 
 4857      75707473 
 4857      5F697063 
 4858              	.LASF157:
 4859 0e4b 756E636F 		.ascii	"unconnected_IRQn\000"
 4859      6E6E6563 
 4859      7465645F 
 4859      4952516E 
 4859      00
 4860              	.LASF78:
 4861 0e5c 63707573 		.ascii	"cpuss_interrupts_dw1_2_IRQn\000"
 4861      735F696E 
 4861      74657272 
 4861      75707473 
 4861      5F647731 
 4862              	.LASF421:
 4863 0e78 464C4147 		.ascii	"FLAG_menu\000"
 4863      5F6D656E 
 4863      7500
 4864              	.LASF254:
 4865 0e82 73797350 		.ascii	"sysPmSimoPresent\000"
 4865      6D53696D 
 4865      6F507265 
 4865      73656E74 
 4865      00
 4866              	.LASF328:
 4867 0e93 6D617374 		.ascii	"masterBufferSize\000"
 4867      65724275 
 4867      66666572 
 4867      53697A65 
 4867      00
 4868              	.LASF384:
 4869 0ea4 636F756E 		.ascii	"countInput\000"
 4869      74496E70 
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\cc6czdZs.s 			page 176


 4869      757400
 4870              	.LASF155:
 4871 0eaf 7573625F 		.ascii	"usb_interrupt_lo_IRQn\000"
 4871      696E7465 
 4871      72727570 
 4871      745F6C6F 
 4871      5F495251 
 4872              	.LASF367:
 4873 0ec5 636C6F63 		.ascii	"clockPrescaler\000"
 4873      6B507265 
 4873      7363616C 
 4873      657200
 4874              	.LASF45:
 4875 0ed4 63707573 		.ascii	"cpuss_interrupts_ipc_10_IRQn\000"
 4875      735F696E 
 4875      74657272 
 4875      75707473 
 4875      5F697063 
 4876              	.LASF95:
 4877 0ef1 63707573 		.ascii	"cpuss_interrupt_fm_IRQn\000"
 4877      735F696E 
 4877      74657272 
 4877      7570745F 
 4877      666D5F49 
 4878              	.LASF198:
 4879 0f09 494E5452 		.ascii	"INTR_SET\000"
 4879      5F534554 
 4879      00
 4880              	.LASF349:
 4881 0f12 72784275 		.ascii	"rxBufIdx\000"
 4881      66496478 
 4881      00
 4882              	.LASF390:
 4883 0f1b 51756575 		.ascii	"QueueHandle_t\000"
 4883      6548616E 
 4883      646C655F 
 4883      7400
 4884              	.LASF417:
 4885 0f29 49525F64 		.ascii	"IR_data\000"
 4885      61746100 
 4886              	.LASF114:
 4887 0f31 74637077 		.ascii	"tcpwm_1_interrupts_6_IRQn\000"
 4887      6D5F315F 
 4887      696E7465 
 4887      72727570 
 4887      74735F36 
 4888              	.LASF141:
 4889 0f4b 7564625F 		.ascii	"udb_interrupts_9_IRQn\000"
 4889      696E7465 
 4889      72727570 
 4889      74735F39 
 4889      5F495251 
 4890              	.LASF272:
 4891 0f61 64775374 		.ascii	"dwStatusChIdxMsk\000"
 4891      61747573 
 4891      43684964 
 4891      784D736B 
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\cc6czdZs.s 			page 177


 4891      00
 4892              	.LASF145:
 4893 0f72 7564625F 		.ascii	"udb_interrupts_13_IRQn\000"
 4893      696E7465 
 4893      72727570 
 4893      74735F31 
 4893      335F4952 
 4894              	.LASF173:
 4895 0f89 75696E74 		.ascii	"uint8_t\000"
 4895      385F7400 
 4896              	.LASF346:
 4897 0f91 73746174 		.ascii	"status\000"
 4897      757300
 4898              	.LASF237:
 4899 0f98 70657269 		.ascii	"periVersion\000"
 4899      56657273 
 4899      696F6E00 
 4900              	.LASF405:
 4901 0fa4 62757474 		.ascii	"button1_pressed\000"
 4901      6F6E315F 
 4901      70726573 
 4901      73656400 
 4902              	.LASF127:
 4903 0fb4 74637077 		.ascii	"tcpwm_1_interrupts_19_IRQn\000"
 4903      6D5F315F 
 4903      696E7465 
 4903      72727570 
 4903      74735F31 
 4904              	.LASF336:
 4905 0fcf 736C6176 		.ascii	"slaveTxBufferCnt\000"
 4905      65547842 
 4905      75666665 
 4905      72436E74 
 4905      00
 4906              	.LASF277:
 4907 0fe0 70657269 		.ascii	"periDivCmdDivSelMsk\000"
 4907      44697643 
 4907      6D644469 
 4907      7653656C 
 4907      4D736B00 
 4908              	.LASF210:
 4909 0ff4 494E5452 		.ascii	"INTR_CAUSE3\000"
 4909      5F434155 
 4909      53453300 
 4910              	.LASF29:
 4911 1000 73727373 		.ascii	"srss_interrupt_mcwdt_0_IRQn\000"
 4911      5F696E74 
 4911      65727275 
 4911      70745F6D 
 4911      63776474 
 4912              	.LASF285:
 4913 101c 6770696F 		.ascii	"gpioPrtIntrCfgOffset\000"
 4913      50727449 
 4913      6E747243 
 4913      66674F66 
 4913      66736574 
 4914              	.LASF283:
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\cc6czdZs.s 			page 178


 4915 1031 70657269 		.ascii	"periDiv16_5CtlOffset\000"
 4915      44697631 
 4915      365F3543 
 4915      746C4F66 
 4915      66736574 
 4916              	.LASF40:
 4917 1046 63707573 		.ascii	"cpuss_interrupts_ipc_5_IRQn\000"
 4917      735F696E 
 4917      74657272 
 4917      75707473 
 4917      5F697063 
 4918              	.LASF355:
 4919 1062 63795F63 		.ascii	"cy_cb_scb_uart_handle_events_t\000"
 4919      625F7363 
 4919      625F7561 
 4919      72745F68 
 4919      616E646C 
 4920              	.LASF411:
 4921 1081 43595F45 		.ascii	"CY_EINK_Timer_config\000"
 4921      494E4B5F 
 4921      54696D65 
 4921      725F636F 
 4921      6E666967 
 4922              	.LASF301:
 4923 1096 63707573 		.ascii	"cpussRam0Ctl0\000"
 4923      7352616D 
 4923      3043746C 
 4923      3000
 4924              	.LASF388:
 4925 10a4 43595F45 		.ascii	"CY_EINK_FULL_2STAGE\000"
 4925      494E4B5F 
 4925      46554C4C 
 4925      5F325354 
 4925      41474500 
 4926              	.LASF170:
 4927 10b8 6C6F6E67 		.ascii	"long long int\000"
 4927      206C6F6E 
 4927      6720696E 
 4927      7400
 4928              	.LASF228:
 4929 10c6 69706342 		.ascii	"ipcBase\000"
 4929      61736500 
 4930              	.LASF269:
 4931 10ce 64774368 		.ascii	"dwChCtlPrioPos\000"
 4931      43746C50 
 4931      72696F50 
 4931      6F7300
 4932              	.LASF229:
 4933 10dd 63727970 		.ascii	"cryptoBase\000"
 4933      746F4261 
 4933      736500
 4934              	.LASF42:
 4935 10e8 63707573 		.ascii	"cpuss_interrupts_ipc_7_IRQn\000"
 4935      735F696E 
 4935      74657272 
 4935      75707473 
 4935      5F697063 
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\cc6czdZs.s 			page 179


 4936              	.LASF35:
 4937 1104 63707573 		.ascii	"cpuss_interrupts_ipc_0_IRQn\000"
 4937      735F696E 
 4937      74657272 
 4937      75707473 
 4937      5F697063 
 4938              	.LASF446:
 4939 1120 4755495F 		.ascii	"GUI_Init\000"
 4939      496E6974 
 4939      00
 4940              	.LASF101:
 4941 1129 74637077 		.ascii	"tcpwm_0_interrupts_1_IRQn\000"
 4941      6D5F305F 
 4941      696E7465 
 4941      72727570 
 4941      74735F31 
 4942              	.LASF56:
 4943 1143 7363625F 		.ascii	"scb_5_interrupt_IRQn\000"
 4943      355F696E 
 4943      74657272 
 4943      7570745F 
 4943      4952516E 
 4944              	.LASF457:
 4945 1158 433A5C55 		.ascii	"C:\\Users\\Mathieu\\OneDrive\\Documents\\Repos_Proj"
 4945      73657273 
 4945      5C4D6174 
 4945      68696575 
 4945      5C4F6E65 
 4946 1186 6574325C 		.ascii	"et2\\WorkspaceProjet2Eq1\\Projet2Eq1.cydsn\000"
 4946      576F726B 
 4946      73706163 
 4946      6550726F 
 4946      6A657432 
 4947              	.LASF322:
 4948 11af 75736554 		.ascii	"useTxFifo\000"
 4948      78466966 
 4948      6F00
 4949              	.LASF50:
 4950 11b9 63707573 		.ascii	"cpuss_interrupts_ipc_15_IRQn\000"
 4950      735F696E 
 4950      74657272 
 4950      75707473 
 4950      5F697063 
 4951              	.LASF163:
 4952 11d6 5F5F696E 		.ascii	"__int16_t\000"
 4952      7431365F 
 4952      7400
 4953              	.LASF225:
 4954 11e0 6873696F 		.ascii	"hsiomBase\000"
 4954      6D426173 
 4954      6500
 4955              	.LASF326:
 4956 11ea 6D617374 		.ascii	"masterRdDir\000"
 4956      65725264 
 4956      44697200 
 4957              	.LASF4:
 4958 11f6 42757346 		.ascii	"BusFault_IRQn\000"
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\cc6czdZs.s 			page 180


 4958      61756C74 
 4958      5F495251 
 4958      6E00
 4959              	.LASF275:
 4960 1204 70657269 		.ascii	"periTrGrOffset\000"
 4960      54724772 
 4960      4F666673 
 4960      657400
 4961              	.LASF245:
 4962 1213 63707573 		.ascii	"cpussNotConnectedIrq\000"
 4962      734E6F74 
 4962      436F6E6E 
 4962      65637465 
 4962      64497271 
 4963              	.LASF354:
 4964 1228 63795F73 		.ascii	"cy_stc_scb_spi_context_t\000"
 4964      74635F73 
 4964      63625F73 
 4964      70695F63 
 4964      6F6E7465 
 4965              	.LASF361:
 4966 1241 72785269 		.ascii	"rxRingBufHead\000"
 4966      6E674275 
 4966      66486561 
 4966      6400
 4967              	.LASF133:
 4968 124f 7564625F 		.ascii	"udb_interrupts_1_IRQn\000"
 4968      696E7465 
 4968      72727570 
 4968      74735F31 
 4968      5F495251 
 4969              	.LASF377:
 4970 1265 72656C6F 		.ascii	"reloadInputMode\000"
 4970      6164496E 
 4970      7075744D 
 4970      6F646500 
 4971              	.LASF8:
 4972 1275 50656E64 		.ascii	"PendSV_IRQn\000"
 4972      53565F49 
 4972      52516E00 
 4973              	.LASF153:
 4974 1281 7573625F 		.ascii	"usb_interrupt_hi_IRQn\000"
 4974      696E7465 
 4974      72727570 
 4974      745F6869 
 4974      5F495251 
 4975              	.LASF52:
 4976 1297 7363625F 		.ascii	"scb_1_interrupt_IRQn\000"
 4976      315F696E 
 4976      74657272 
 4976      7570745F 
 4976      4952516E 
 4977              	.LASF119:
 4978 12ac 74637077 		.ascii	"tcpwm_1_interrupts_11_IRQn\000"
 4978      6D5F315F 
 4978      696E7465 
 4978      72727570 
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\cc6czdZs.s 			page 181


 4978      74735F31 
 4979              	.LASF351:
 4980 12c7 74784275 		.ascii	"txBufSize\000"
 4980      6653697A 
 4980      6500
 4981              	.LASF239:
 4982 12d1 63707573 		.ascii	"cpussIpcNr\000"
 4982      73497063 
 4982      4E7200
 4983              	.LASF158:
 4984 12dc 73686F72 		.ascii	"short int\000"
 4984      7420696E 
 4984      7400
 4985              	.LASF96:
 4986 12e6 63707573 		.ascii	"cpuss_interrupts_cm0_cti_0_IRQn\000"
 4986      735F696E 
 4986      74657272 
 4986      75707473 
 4986      5F636D30 
 4987              	.LASF85:
 4988 1306 63707573 		.ascii	"cpuss_interrupts_dw1_9_IRQn\000"
 4988      735F696E 
 4988      74657272 
 4988      75707473 
 4988      5F647731 
 4989              	.LASF433:
 4990 1322 43617053 		.ascii	"CapSense_ProcessAllWidgets\000"
 4990      656E7365 
 4990      5F50726F 
 4990      63657373 
 4990      416C6C57 
 4991              	.LASF339:
 4992 133d 736C6176 		.ascii	"slaveRxBufferIdx\000"
 4992      65527842 
 4992      75666665 
 4992      72496478 
 4992      00
 4993              	.LASF63:
 4994 134e 63707573 		.ascii	"cpuss_interrupts_dw0_3_IRQn\000"
 4994      735F696E 
 4994      74657272 
 4994      75707473 
 4994      5F647730 
 4995              	.LASF303:
 4996 136a 63707573 		.ascii	"cpussRam2Ctl0\000"
 4996      7352616D 
 4996      3243746C 
 4996      3000
 4997              	.LASF325:
 4998 1378 6D617374 		.ascii	"masterPause\000"
 4998      65725061 
 4998      75736500 
 4999              	.LASF386:
 5000 1384 43595F45 		.ascii	"CY_EINK_PARTIAL\000"
 5000      494E4B5F 
 5000      50415254 
 5000      49414C00 
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\cc6czdZs.s 			page 182


 5001              	.LASF184:
 5002 1394 49435052 		.ascii	"ICPR\000"
 5002      00
 5003              	.LASF72:
 5004 1399 63707573 		.ascii	"cpuss_interrupts_dw0_12_IRQn\000"
 5004      735F696E 
 5004      74657272 
 5004      75707473 
 5004      5F647730 
 5005              	.LASF80:
 5006 13b6 63707573 		.ascii	"cpuss_interrupts_dw1_4_IRQn\000"
 5006      735F696E 
 5006      74657272 
 5006      75707473 
 5006      5F647731 
 5007              	.LASF86:
 5008 13d2 63707573 		.ascii	"cpuss_interrupts_dw1_10_IRQn\000"
 5008      735F696E 
 5008      74657272 
 5008      75707473 
 5008      5F647731 
 5009              	.LASF106:
 5010 13ef 74637077 		.ascii	"tcpwm_0_interrupts_6_IRQn\000"
 5010      6D5F305F 
 5010      696E7465 
 5010      72727570 
 5010      74735F36 
 5011              	.LASF350:
 5012 1409 74784275 		.ascii	"txBuf\000"
 5012      6600
 5013              	.LASF426:
 5014 140f 48525F6D 		.ascii	"HR_min_alarm\000"
 5014      696E5F61 
 5014      6C61726D 
 5014      00
 5015              	.LASF389:
 5016 141c 5469636B 		.ascii	"TickType_t\000"
 5016      54797065 
 5016      5F7400
 5017              	.LASF260:
 5018 1427 666C6173 		.ascii	"flashProgramDelay\000"
 5018      6850726F 
 5018      6772616D 
 5018      44656C61 
 5018      7900
 5019              	.LASF282:
 5020 1439 70657269 		.ascii	"periDiv16CtlOffset\000"
 5020      44697631 
 5020      3643746C 
 5020      4F666673 
 5020      657400
 5021              	.LASF338:
 5022 144c 736C6176 		.ascii	"slaveRxBufferSize\000"
 5022      65527842 
 5022      75666665 
 5022      7253697A 
 5022      6500
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\cc6czdZs.s 			page 183


 5023              	.LASF429:
 5024 145e 64617461 		.ascii	"data\000"
 5024      00
 5025              	.LASF116:
 5026 1463 74637077 		.ascii	"tcpwm_1_interrupts_8_IRQn\000"
 5026      6D5F315F 
 5026      696E7465 
 5026      72727570 
 5026      74735F38 
 5027              	.LASF165:
 5028 147d 73686F72 		.ascii	"short unsigned int\000"
 5028      7420756E 
 5028      7369676E 
 5028      65642069 
 5028      6E7400
 5029              	.LASF359:
 5030 1490 72785269 		.ascii	"rxRingBuf\000"
 5030      6E674275 
 5030      6600
 5031              	.LASF219:
 5032 149a 6C6F6E67 		.ascii	"long double\000"
 5032      20646F75 
 5032      626C6500 
 5033              	.LASF75:
 5034 14a6 63707573 		.ascii	"cpuss_interrupts_dw0_15_IRQn\000"
 5034      735F696E 
 5034      74657272 
 5034      75707473 
 5034      5F647730 
 5035              	.LASF175:
 5036 14c3 75696E74 		.ascii	"uint16_t\000"
 5036      31365F74 
 5036      00
 5037              	.LASF413:
 5038 14cc 4D41585F 		.ascii	"MAX_I2C_context\000"
 5038      4932435F 
 5038      636F6E74 
 5038      65787400 
 5039              	.LASF224:
 5040 14dc 70726F74 		.ascii	"protBase\000"
 5040      42617365 
 5040      00
 5041              	.LASF215:
 5042 14e5 5644445F 		.ascii	"VDD_INTR_SET\000"
 5042      494E5452 
 5042      5F534554 
 5042      00
 5043              	.LASF368:
 5044 14f2 72756E4D 		.ascii	"runMode\000"
 5044      6F646500 
 5045              	.LASF274:
 5046 14fa 70657269 		.ascii	"periTrCmdGrSelMsk\000"
 5046      5472436D 
 5046      64477253 
 5046      656C4D73 
 5046      6B00
 5047              	.LASF99:
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\cc6czdZs.s 			page 184


 5048 150c 63707573 		.ascii	"cpuss_interrupts_cm4_cti_1_IRQn\000"
 5048      735F696E 
 5048      74657272 
 5048      75707473 
 5048      5F636D34 
 5049              	.LASF36:
 5050 152c 63707573 		.ascii	"cpuss_interrupts_ipc_1_IRQn\000"
 5050      735F696E 
 5050      74657272 
 5050      75707473 
 5050      5F697063 
 5051              	.LASF111:
 5052 1548 74637077 		.ascii	"tcpwm_1_interrupts_3_IRQn\000"
 5052      6D5F315F 
 5052      696E7465 
 5052      72727570 
 5052      74735F33 
 5053              	.LASF138:
 5054 1562 7564625F 		.ascii	"udb_interrupts_6_IRQn\000"
 5054      696E7465 
 5054      72727570 
 5054      74735F36 
 5054      5F495251 
 5055              	.LASF189:
 5056 1578 53544952 		.ascii	"STIR\000"
 5056      00
 5057              	.LASF450:
 5058 157d 4755495F 		.ascii	"GUI_SetColor\000"
 5058      53657443 
 5058      6F6C6F72 
 5058      00
 5059              	.LASF418:
 5060 158a 5245445F 		.ascii	"RED_data\000"
 5060      64617461 
 5060      00
 5061              	.LASF385:
 5062 1593 63795F73 		.ascii	"cy_stc_tcpwm_counter_config_t\000"
 5062      74635F74 
 5062      6370776D 
 5062      5F636F75 
 5062      6E746572 
 5063              	.LASF236:
 5064 15b1 69706356 		.ascii	"ipcVersion\000"
 5064      65727369 
 5064      6F6E00
 5065              	.LASF232:
 5066 15bc 64775665 		.ascii	"dwVersion\000"
 5066      7273696F 
 5066      6E00
 5067              	.LASF124:
 5068 15c6 74637077 		.ascii	"tcpwm_1_interrupts_16_IRQn\000"
 5068      6D5F315F 
 5068      696E7465 
 5068      72727570 
 5068      74735F31 
 5069              	.LASF147:
 5070 15e1 7564625F 		.ascii	"udb_interrupts_15_IRQn\000"
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\cc6czdZs.s 			page 185


 5070      696E7465 
 5070      72727570 
 5070      74735F31 
 5070      355F4952 
 5071              	.LASF190:
 5072 15f8 73697A65 		.ascii	"sizetype\000"
 5072      74797065 
 5072      00
 5073              	.LASF447:
 5074 1601 43795F45 		.ascii	"Cy_EINK_Start\000"
 5074      494E4B5F 
 5074      53746172 
 5074      7400
 5075              	.LASF299:
 5076 160f 63707573 		.ascii	"cpussCm4NmiCtlOffset\000"
 5076      73436D34 
 5076      4E6D6943 
 5076      746C4F66 
 5076      66736574 
 5077              	.LASF179:
 5078 1624 52455345 		.ascii	"RESERVED0\000"
 5078      52564544 
 5078      3000
 5079              	.LASF281:
 5080 162e 70657269 		.ascii	"periDiv8CtlOffset\000"
 5080      44697638 
 5080      43746C4F 
 5080      66667365 
 5080      7400
 5081              	.LASF183:
 5082 1640 52455345 		.ascii	"RESERVED2\000"
 5082      52564544 
 5082      3200
 5083              	.LASF185:
 5084 164a 52455345 		.ascii	"RESERVED3\000"
 5084      52564544 
 5084      3300
 5085              	.LASF187:
 5086 1654 52455345 		.ascii	"RESERVED4\000"
 5086      52564544 
 5086      3400
 5087              	.LASF188:
 5088 165e 52455345 		.ascii	"RESERVED5\000"
 5088      52564544 
 5088      3500
 5089              	.LASF22:
 5090 1668 696F7373 		.ascii	"ioss_interrupts_gpio_12_IRQn\000"
 5090      5F696E74 
 5090      65727275 
 5090      7074735F 
 5090      6770696F 
 5091              	.LASF34:
 5092 1685 626C6573 		.ascii	"bless_interrupt_IRQn\000"
 5092      735F696E 
 5092      74657272 
 5092      7570745F 
 5092      4952516E 
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\cc6czdZs.s 			page 186


 5093              	.LASF374:
 5094 169a 696E7465 		.ascii	"interruptSources\000"
 5094      72727570 
 5094      74536F75 
 5094      72636573 
 5094      00
 5095              	.LASF373:
 5096 16ab 656E6162 		.ascii	"enableCompareSwap\000"
 5096      6C65436F 
 5096      6D706172 
 5096      65537761 
 5096      7000
 5097              	.LASF231:
 5098 16bd 63727970 		.ascii	"cryptoVersion\000"
 5098      746F5665 
 5098      7273696F 
 5098      6E00
 5099              	.LASF167:
 5100 16cb 6C6F6E67 		.ascii	"long int\000"
 5100      20696E74 
 5100      00
 5101              	.LASF91:
 5102 16d4 63707573 		.ascii	"cpuss_interrupts_dw1_15_IRQn\000"
 5102      735F696E 
 5102      74657272 
 5102      75707473 
 5102      5F647731 
 5103              	.LASF230:
 5104 16f1 63707573 		.ascii	"cpussVersion\000"
 5104      73566572 
 5104      73696F6E 
 5104      00
 5105              	.LASF406:
 5106 16fe 49544D5F 		.ascii	"ITM_RxBuffer\000"
 5106      52784275 
 5106      66666572 
 5106      00
 5107              	.LASF383:
 5108 170b 636F756E 		.ascii	"countInputMode\000"
 5108      74496E70 
 5108      75744D6F 
 5108      646500
 5109              	.LASF234:
 5110 171a 6770696F 		.ascii	"gpioVersion\000"
 5110      56657273 
 5110      696F6E00 
 5111              	.LASF1:
 5112 1726 4E6F6E4D 		.ascii	"NonMaskableInt_IRQn\000"
 5112      61736B61 
 5112      626C6549 
 5112      6E745F49 
 5112      52516E00 
 5113              	.LASF434:
 5114 173a 43617053 		.ascii	"CapSense_IsWidgetActive\000"
 5114      656E7365 
 5114      5F497357 
 5114      69646765 
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\cc6czdZs.s 			page 187


 5114      74416374 
 5115              	.LASF448:
 5116 1752 43795F45 		.ascii	"Cy_EINK_Power\000"
 5116      494E4B5F 
 5116      506F7765 
 5116      7200
 5117              	.LASF233:
 5118 1760 666C6173 		.ascii	"flashcVersion\000"
 5118      68635665 
 5118      7273696F 
 5118      6E00
 5119              	.LASF255:
 5120 176e 70726F74 		.ascii	"protBusMasterMask\000"
 5120      4275734D 
 5120      61737465 
 5120      724D6173 
 5120      6B00
 5121              	.LASF458:
 5122 1780 5461736B 		.ascii	"Task_principal\000"
 5122      5F707269 
 5122      6E636970 
 5122      616C00
 5123              	.LASF369:
 5124 178f 636F756E 		.ascii	"countDirection\000"
 5124      74446972 
 5124      65637469 
 5124      6F6E00
 5125              	.LASF152:
 5126 179e 736D6966 		.ascii	"smif_interrupt_IRQn\000"
 5126      5F696E74 
 5126      65727275 
 5126      70745F49 
 5126      52516E00 
 5127              	.LASF363:
 5128 17b2 74784C65 		.ascii	"txLeftToTransmit\000"
 5128      6674546F 
 5128      5472616E 
 5128      736D6974 
 5128      00
 5129              	.LASF441:
 5130 17c3 55706461 		.ascii	"UpdateDisplay\000"
 5130      74654469 
 5130      73706C61 
 5130      7900
 5131              	.LASF199:
 5132 17d1 494E5452 		.ascii	"INTR_CFG\000"
 5132      5F434647 
 5132      00
 5133              	.LASF47:
 5134 17da 63707573 		.ascii	"cpuss_interrupts_ipc_12_IRQn\000"
 5134      735F696E 
 5134      74657272 
 5134      75707473 
 5134      5F697063 
 5135              	.LASF24:
 5136 17f7 696F7373 		.ascii	"ioss_interrupts_gpio_14_IRQn\000"
 5136      5F696E74 
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\cc6czdZs.s 			page 188


 5136      65727275 
 5136      7074735F 
 5136      6770696F 
 5137              	.LASF55:
 5138 1814 7363625F 		.ascii	"scb_4_interrupt_IRQn\000"
 5138      345F696E 
 5138      74657272 
 5138      7570745F 
 5138      4952516E 
 5139              	.LASF204:
 5140 1829 4346475F 		.ascii	"CFG_IN_GPIO5V\000"
 5140      494E5F47 
 5140      50494F35 
 5140      5600
 5141              	.LASF15:
 5142 1837 696F7373 		.ascii	"ioss_interrupts_gpio_5_IRQn\000"
 5142      5F696E74 
 5142      65727275 
 5142      7074735F 
 5142      6770696F 
 5143              	.LASF88:
 5144 1853 63707573 		.ascii	"cpuss_interrupts_dw1_12_IRQn\000"
 5144      735F696E 
 5144      74657272 
 5144      75707473 
 5144      5F647731 
 5145              	.LASF18:
 5146 1870 696F7373 		.ascii	"ioss_interrupts_gpio_8_IRQn\000"
 5146      5F696E74 
 5146      65727275 
 5146      7074735F 
 5146      6770696F 
 5147              	.LASF194:
 5148 188c 4F55545F 		.ascii	"OUT_INV\000"
 5148      494E5600 
 5149              	.LASF294:
 5150 1894 63707573 		.ascii	"cpussCm4PwrCtlOffset\000"
 5150      73436D34 
 5150      50777243 
 5150      746C4F66 
 5150      66736574 
 5151              	.LASF161:
 5152 18a9 5F5F7569 		.ascii	"__uint8_t\000"
 5152      6E74385F 
 5152      7400
 5153              	.LASF53:
 5154 18b3 7363625F 		.ascii	"scb_2_interrupt_IRQn\000"
 5154      325F696E 
 5154      74657272 
 5154      7570745F 
 5154      4952516E 
 5155              	.LASF191:
 5156 18c8 4E564943 		.ascii	"NVIC_Type\000"
 5156      5F547970 
 5156      6500
 5157              	.LASF13:
 5158 18d2 696F7373 		.ascii	"ioss_interrupts_gpio_3_IRQn\000"
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\cc6czdZs.s 			page 189


 5158      5F696E74 
 5158      65727275 
 5158      7074735F 
 5158      6770696F 
 5159              	.LASF74:
 5160 18ee 63707573 		.ascii	"cpuss_interrupts_dw0_14_IRQn\000"
 5160      735F696E 
 5160      74657272 
 5160      75707473 
 5160      5F647730 
 5161              	.LASF251:
 5162 190b 70617373 		.ascii	"passSarChannels\000"
 5162      53617243 
 5162      68616E6E 
 5162      656C7300 
 5163              	.LASF409:
 5164 191b 53797349 		.ascii	"SysInt_AnyMotionINT_cfg\000"
 5164      6E745F41 
 5164      6E794D6F 
 5164      74696F6E 
 5164      494E545F 
 5165              	.LASF298:
 5166 1933 63707573 		.ascii	"cpussCm0NmiCtlOffset\000"
 5166      73436D30 
 5166      4E6D6943 
 5166      746C4F66 
 5166      66736574 
 5167              	.LASF238:
 5168 1948 70726F74 		.ascii	"protVersion\000"
 5168      56657273 
 5168      696F6E00 
 5169              	.LASF291:
 5170 1954 63707573 		.ascii	"cpussCm4ClockCtlOffset\000"
 5170      73436D34 
 5170      436C6F63 
 5170      6B43746C 
 5170      4F666673 
 5171              	.LASF130:
 5172 196b 74637077 		.ascii	"tcpwm_1_interrupts_22_IRQn\000"
 5172      6D5F315F 
 5172      696E7465 
 5172      72727570 
 5172      74735F32 
 5173              	.LASF197:
 5174 1986 494E5452 		.ascii	"INTR_MASKED\000"
 5174      5F4D4153 
 5174      4B454400 
 5175              	.LASF387:
 5176 1992 43595F45 		.ascii	"CY_EINK_FULL_4STAGE\000"
 5176      494E4B5F 
 5176      46554C4C 
 5176      5F345354 
 5176      41474500 
 5177              	.LASF60:
 5178 19a6 63707573 		.ascii	"cpuss_interrupts_dw0_0_IRQn\000"
 5178      735F696E 
 5178      74657272 
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\cc6czdZs.s 			page 190


 5178      75707473 
 5178      5F647730 
 5179              	.LASF296:
 5180 19c2 63707573 		.ascii	"cpussTrimRomCtlOffset\000"
 5180      73547269 
 5180      6D526F6D 
 5180      43746C4F 
 5180      66667365 
 5181              	.LASF313:
 5182 19d8 696E7472 		.ascii	"intrPriority\000"
 5182      5072696F 
 5182      72697479 
 5182      00
 5183              	.LASF144:
 5184 19e5 7564625F 		.ascii	"udb_interrupts_12_IRQn\000"
 5184      696E7465 
 5184      72727570 
 5184      74735F31 
 5184      325F4952 
 5185              	.LASF9:
 5186 19fc 53797354 		.ascii	"SysTick_IRQn\000"
 5186      69636B5F 
 5186      4952516E 
 5186      00
 5187              	.LASF235:
 5188 1a09 6873696F 		.ascii	"hsiomVersion\000"
 5188      6D566572 
 5188      73696F6E 
 5188      00
 5189              	.LASF77:
 5190 1a16 63707573 		.ascii	"cpuss_interrupts_dw1_1_IRQn\000"
 5190      735F696E 
 5190      74657272 
 5190      75707473 
 5190      5F647731 
 5191              	.LASF169:
 5192 1a32 6C6F6E67 		.ascii	"long unsigned int\000"
 5192      20756E73 
 5192      69676E65 
 5192      6420696E 
 5192      7400
 5193              	.LASF439:
 5194 1a44 64726177 		.ascii	"drawAffichageCourbe\000"
 5194      41666669 
 5194      63686167 
 5194      65436F75 
 5194      72626500 
 5195              	.LASF103:
 5196 1a58 74637077 		.ascii	"tcpwm_0_interrupts_3_IRQn\000"
 5196      6D5F305F 
 5196      696E7465 
 5196      72727570 
 5196      74735F33 
 5197              	.LASF206:
 5198 1a72 4750494F 		.ascii	"GPIO_PRT_V1_Type\000"
 5198      5F505254 
 5198      5F56315F 
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\cc6czdZs.s 			page 191


 5198      54797065 
 5198      00
 5199              	.LASF300:
 5200 1a83 63707573 		.ascii	"cpussRomCtl\000"
 5200      73526F6D 
 5200      43746C00 
 5201              	.LASF309:
 5202 1a8f 666C6F61 		.ascii	"float\000"
 5202      7400
 5203              	.LASF57:
 5204 1a95 7363625F 		.ascii	"scb_6_interrupt_IRQn\000"
 5204      365F696E 
 5204      74657272 
 5204      7570745F 
 5204      4952516E 
 5205              	.LASF176:
 5206 1aaa 696E7433 		.ascii	"int32_t\000"
 5206      325F7400 
 5207              	.LASF263:
 5208 1ab2 666C6173 		.ascii	"flashCtlMainWs1Freq\000"
 5208      6843746C 
 5208      4D61696E 
 5208      57733146 
 5208      72657100 
 5209              	.LASF419:
 5210 1ac6 464C4147 		.ascii	"FLAG_RED\000"
 5210      5F524544 
 5210      00
 5211              	.LASF454:
 5212 1acf 76546173 		.ascii	"vTaskStartScheduler\000"
 5212      6B537461 
 5212      72745363 
 5212      68656475 
 5212      6C657200 
 5213              	.LASF293:
 5214 1ae3 63707573 		.ascii	"cpussCm0StatusOffset\000"
 5214      73436D30 
 5214      53746174 
 5214      75734F66 
 5214      66736574 
 5215              	.LASF399:
 5216 1af8 5F5F4E56 		.ascii	"__NVIC_EnableIRQ\000"
 5216      49435F45 
 5216      6E61626C 
 5216      65495251 
 5216      00
 5217              	.LASF126:
 5218 1b09 74637077 		.ascii	"tcpwm_1_interrupts_18_IRQn\000"
 5218      6D5F315F 
 5218      696E7465 
 5218      72727570 
 5218      74735F31 
 5219              	.LASF7:
 5220 1b24 44656275 		.ascii	"DebugMonitor_IRQn\000"
 5220      674D6F6E 
 5220      69746F72 
 5220      5F495251 
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\cc6czdZs.s 			page 192


 5220      6E00
 5221              	.LASF17:
 5222 1b36 696F7373 		.ascii	"ioss_interrupts_gpio_7_IRQn\000"
 5222      5F696E74 
 5222      65727275 
 5222      7074735F 
 5222      6770696F 
 5223              	.LASF5:
 5224 1b52 55736167 		.ascii	"UsageFault_IRQn\000"
 5224      65466175 
 5224      6C745F49 
 5224      52516E00 
 5225              	.LASF108:
 5226 1b62 74637077 		.ascii	"tcpwm_1_interrupts_0_IRQn\000"
 5226      6D5F315F 
 5226      696E7465 
 5226      72727570 
 5226      74735F30 
 5227              	.LASF135:
 5228 1b7c 7564625F 		.ascii	"udb_interrupts_3_IRQn\000"
 5228      696E7465 
 5228      72727570 
 5228      74735F33 
 5228      5F495251 
 5229              	.LASF162:
 5230 1b92 756E7369 		.ascii	"unsigned char\000"
 5230      676E6564 
 5230      20636861 
 5230      7200
 5231              	.LASF168:
 5232 1ba0 5F5F7569 		.ascii	"__uint32_t\000"
 5232      6E743332 
 5232      5F7400
 5233              	.LASF218:
 5234 1bab 4750494F 		.ascii	"GPIO_Type\000"
 5234      5F547970 
 5234      6500
 5235              	.LASF305:
 5236 1bb5 6970634C 		.ascii	"ipcLockStatusOffset\000"
 5236      6F636B53 
 5236      74617475 
 5236      734F6666 
 5236      73657400 
 5237              	.LASF121:
 5238 1bc9 74637077 		.ascii	"tcpwm_1_interrupts_13_IRQn\000"
 5238      6D5F315F 
 5238      696E7465 
 5238      72727570 
 5238      74735F31 
 5239              	.LASF6:
 5240 1be4 53564361 		.ascii	"SVCall_IRQn\000"
 5240      6C6C5F49 
 5240      52516E00 
 5241              	.LASF11:
 5242 1bf0 696F7373 		.ascii	"ioss_interrupts_gpio_1_IRQn\000"
 5242      5F696E74 
 5242      65727275 
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\cc6czdZs.s 			page 193


 5242      7074735F 
 5242      6770696F 
 5243              	.LASF428:
 5244 1c0c 53504F32 		.ascii	"SPO2_min_alarm\000"
 5244      5F6D696E 
 5244      5F616C61 
 5244      726D00
 5245              	.LASF415:
 5246 1c1b 7853656D 		.ascii	"xSemaphoreI2C_MAX\000"
 5246      6170686F 
 5246      72654932 
 5246      435F4D41 
 5246      5800
 5247              	.LASF92:
 5248 1c2d 63707573 		.ascii	"cpuss_interrupts_fault_0_IRQn\000"
 5248      735F696E 
 5248      74657272 
 5248      75707473 
 5248      5F666175 
 5249              	.LASF318:
 5250 1c4b 63795F65 		.ascii	"cy_en_scb_i2c_command_t\000"
 5250      6E5F7363 
 5250      625F6932 
 5250      635F636F 
 5250      6D6D616E 
 5251              	.LASF261:
 5252 1c63 666C6173 		.ascii	"flashEraseDelay\000"
 5252      68457261 
 5252      73654465 
 5252      6C617900 
 5253              	.LASF65:
 5254 1c73 63707573 		.ascii	"cpuss_interrupts_dw0_5_IRQn\000"
 5254      735F696E 
 5254      74657272 
 5254      75707473 
 5254      5F647730 
 5255              	.LASF400:
 5256 1c8f 4952516E 		.ascii	"IRQn\000"
 5256      00
 5257              	.LASF180:
 5258 1c94 49434552 		.ascii	"ICER\000"
 5258      00
 5259              	.LASF323:
 5260 1c99 73746174 		.ascii	"state\000"
 5260      6500
 5261              	.LASF132:
 5262 1c9f 7564625F 		.ascii	"udb_interrupts_0_IRQn\000"
 5262      696E7465 
 5262      72727570 
 5262      74735F30 
 5262      5F495251 
 5263              	.LASF453:
 5264 1cb5 78546173 		.ascii	"xTaskCreate\000"
 5264      6B437265 
 5264      61746500 
 5265              	.LASF186:
 5266 1cc1 49414252 		.ascii	"IABR\000"
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\cc6czdZs.s 			page 194


 5266      00
 5267              	.LASF431:
 5268 1cc6 43617053 		.ascii	"CapSense_ScanAllWidgets\000"
 5268      656E7365 
 5268      5F536361 
 5268      6E416C6C 
 5268      57696467 
 5269              	.LASF26:
 5270 1cde 696F7373 		.ascii	"ioss_interrupt_vdd_IRQn\000"
 5270      5F696E74 
 5270      65727275 
 5270      70745F76 
 5270      64645F49 
 5271              	.LASF49:
 5272 1cf6 63707573 		.ascii	"cpuss_interrupts_ipc_14_IRQn\000"
 5272      735F696E 
 5272      74657272 
 5272      75707473 
 5272      5F697063 
 5273              	.LASF0:
 5274 1d13 52657365 		.ascii	"Reset_IRQn\000"
 5274      745F4952 
 5274      516E00
 5275              	.LASF307:
 5276 1d1e 63686172 		.ascii	"char_t\000"
 5276      5F7400
 5277              	.LASF257:
 5278 1d25 666C6173 		.ascii	"flashRwwRequired\000"
 5278      68527777 
 5278      52657175 
 5278      69726564 
 5278      00
 5279              	.LASF286:
 5280 1d36 6770696F 		.ascii	"gpioPrtCfgOffset\000"
 5280      50727443 
 5280      66674F66 
 5280      66736574 
 5280      00
 5281              	.LASF128:
 5282 1d47 74637077 		.ascii	"tcpwm_1_interrupts_20_IRQn\000"
 5282      6D5F315F 
 5282      696E7465 
 5282      72727570 
 5282      74735F32 
 5283              	.LASF395:
 5284 1d62 70696E4E 		.ascii	"pinNum\000"
 5284      756D00
 5285              	.LASF81:
 5286 1d69 63707573 		.ascii	"cpuss_interrupts_dw1_5_IRQn\000"
 5286      735F696E 
 5286      74657272 
 5286      75707473 
 5286      5F647731 
 5287              	.LASF412:
 5288 1d85 55415254 		.ascii	"UART_context\000"
 5288      5F636F6E 
 5288      74657874 
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\cc6czdZs.s 			page 195


 5288      00
 5289              	.LASF213:
 5290 1d92 5644445F 		.ascii	"VDD_INTR_MASK\000"
 5290      494E5452 
 5290      5F4D4153 
 5290      4B00
 5291              	.LASF2:
 5292 1da0 48617264 		.ascii	"HardFault_IRQn\000"
 5292      4661756C 
 5292      745F4952 
 5292      516E00
 5293              	.LASF430:
 5294 1daf 64726177 		.ascii	"draw_MenuPrincipal\000"
 5294      5F4D656E 
 5294      75507269 
 5294      6E636970 
 5294      616C00
 5295              	.LASF159:
 5296 1dc2 7369676E 		.ascii	"signed char\000"
 5296      65642063 
 5296      68617200 
 5297              	.LASF366:
 5298 1dce 70657269 		.ascii	"period\000"
 5298      6F6400
 5299              	.LASF148:
 5300 1dd5 70617373 		.ascii	"pass_interrupt_sar_IRQn\000"
 5300      5F696E74 
 5300      65727275 
 5300      70745F73 
 5300      61725F49 
 5301              	.LASF267:
 5302 1ded 64774368 		.ascii	"dwChOffset\000"
 5302      4F666673 
 5302      657400
 5303              	.LASF240:
 5304 1df8 63707573 		.ascii	"cpussIpcIrqNr\000"
 5304      73497063 
 5304      4972714E 
 5304      7200
 5305              	.LASF365:
 5306 1e06 63795F73 		.ascii	"cy_stc_tcpwm_counter_config\000"
 5306      74635F74 
 5306      6370776D 
 5306      5F636F75 
 5306      6E746572 
 5307              	.LASF270:
 5308 1e22 64774368 		.ascii	"dwChCtlPreemptablePos\000"
 5308      43746C50 
 5308      7265656D 
 5308      70746162 
 5308      6C65506F 
 5309              	.LASF401:
 5310 1e38 5F5F4E56 		.ascii	"__NVIC_ClearPendingIRQ\000"
 5310      49435F43 
 5310      6C656172 
 5310      50656E64 
 5310      696E6749 
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\cc6czdZs.s 			page 196


 5311              	.LASF459:
 5312 1e4f 6D61696E 		.ascii	"main\000"
 5312      00
 5313              	.LASF118:
 5314 1e54 74637077 		.ascii	"tcpwm_1_interrupts_10_IRQn\000"
 5314      6D5F315F 
 5314      696E7465 
 5314      72727570 
 5314      74735F31 
 5315              	.LASF306:
 5316 1e6f 63795F73 		.ascii	"cy_stc_device_t\000"
 5316      74635F64 
 5316      65766963 
 5316      655F7400 
 5317              	.LASF44:
 5318 1e7f 63707573 		.ascii	"cpuss_interrupts_ipc_9_IRQn\000"
 5318      735F696E 
 5318      74657272 
 5318      75707473 
 5318      5F697063 
 5319              	.LASF397:
 5320 1e9b 5F5F656E 		.ascii	"__enable_irq\000"
 5320      61626C65 
 5320      5F697271 
 5320      00
 5321              	.LASF182:
 5322 1ea8 49535052 		.ascii	"ISPR\000"
 5322      00
 5323              	.LASF59:
 5324 1ead 6373645F 		.ascii	"csd_interrupt_IRQn\000"
 5324      696E7465 
 5324      72727570 
 5324      745F4952 
 5324      516E00
 5325              	.LASF353:
 5326 1ec0 696E6974 		.ascii	"initKey\000"
 5326      4B657900 
 5327              	.LASF93:
 5328 1ec8 63707573 		.ascii	"cpuss_interrupts_fault_1_IRQn\000"
 5328      735F696E 
 5328      74657272 
 5328      75707473 
 5328      5F666175 
 5329              	.LASF311:
 5330 1ee6 75696E74 		.ascii	"uint8\000"
 5330      3800
 5331              	.LASF310:
 5332 1eec 646F7562 		.ascii	"double\000"
 5332      6C6500
 5333              	.LASF227:
 5334 1ef3 70617373 		.ascii	"passBase\000"
 5334      42617365 
 5334      00
 5335              	.LASF264:
 5336 1efc 666C6173 		.ascii	"flashCtlMainWs2Freq\000"
 5336      6843746C 
 5336      4D61696E 
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\cc6czdZs.s 			page 197


 5336      57733246 
 5336      72657100 
 5337              	.LASF10:
 5338 1f10 696F7373 		.ascii	"ioss_interrupts_gpio_0_IRQn\000"
 5338      5F696E74 
 5338      65727275 
 5338      7074735F 
 5338      6770696F 
 5339              	.LASF205:
 5340 1f2c 52455345 		.ascii	"RESERVED1\000"
 5340      52564544 
 5340      3100
 5341              	.LASF71:
 5342 1f36 63707573 		.ascii	"cpuss_interrupts_dw0_11_IRQn\000"
 5342      735F696E 
 5342      74657272 
 5342      75707473 
 5342      5F647730 
 5343              	.LASF241:
 5344 1f53 63707573 		.ascii	"cpussDwChNr\000"
 5344      73447743 
 5344      684E7200 
 5345              	.LASF342:
 5346 1f5f 63795F73 		.ascii	"cy_stc_scb_i2c_context_t\000"
 5346      74635F73 
 5346      63625F69 
 5346      32635F63 
 5346      6F6E7465 
 5347              	.LASF202:
 5348 1f78 4346475F 		.ascii	"CFG_SIO\000"
 5348      53494F00 
 5349              	.LASF266:
 5350 1f80 666C6173 		.ascii	"flashCtlMainWs4Freq\000"
 5350      6843746C 
 5350      4D61696E 
 5350      57733446 
 5350      72657100 
 5351              	.LASF79:
 5352 1f94 63707573 		.ascii	"cpuss_interrupts_dw1_3_IRQn\000"
 5352      735F696E 
 5352      74657272 
 5352      75707473 
 5352      5F647731 
 5353              	.LASF105:
 5354 1fb0 74637077 		.ascii	"tcpwm_0_interrupts_5_IRQn\000"
 5354      6D5F305F 
 5354      696E7465 
 5354      72727570 
 5354      74735F35 
 5355              	.LASF31:
 5356 1fca 73727373 		.ascii	"srss_interrupt_backup_IRQn\000"
 5356      5F696E74 
 5356      65727275 
 5356      70745F62 
 5356      61636B75 
 5357              	.LASF408:
 5358 1fe5 5357325F 		.ascii	"SW2_isr_cfg\000"
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\cc6czdZs.s 			page 198


 5358      6973725F 
 5358      63666700 
 5359              	.LASF94:
 5360 1ff1 63707573 		.ascii	"cpuss_interrupt_crypto_IRQn\000"
 5360      735F696E 
 5360      74657272 
 5360      7570745F 
 5360      63727970 
 5361              	.LASF97:
 5362 200d 63707573 		.ascii	"cpuss_interrupts_cm0_cti_1_IRQn\000"
 5362      735F696E 
 5362      74657272 
 5362      75707473 
 5362      5F636D30 
 5363              	.LASF100:
 5364 202d 74637077 		.ascii	"tcpwm_0_interrupts_0_IRQn\000"
 5364      6D5F305F 
 5364      696E7465 
 5364      72727570 
 5364      74735F30 
 5365              	.LASF82:
 5366 2047 63707573 		.ascii	"cpuss_interrupts_dw1_6_IRQn\000"
 5366      735F696E 
 5366      74657272 
 5366      75707473 
 5366      5F647731 
 5367              	.LASF391:
 5368 2063 53656D61 		.ascii	"SemaphoreHandle_t\000"
 5368      70686F72 
 5368      6548616E 
 5368      646C655F 
 5368      7400
 5369              	.LASF38:
 5370 2075 63707573 		.ascii	"cpuss_interrupts_ipc_3_IRQn\000"
 5370      735F696E 
 5370      74657272 
 5370      75707473 
 5370      5F697063 
 5371              	.LASF332:
 5372 2091 736C6176 		.ascii	"slaveRdBufEmpty\000"
 5372      65526442 
 5372      7566456D 
 5372      70747900 
 5373              	.LASF273:
 5374 20a1 70657269 		.ascii	"periTrCmdOffset\000"
 5374      5472436D 
 5374      644F6666 
 5374      73657400 
 5375              	.LASF58:
 5376 20b1 7363625F 		.ascii	"scb_7_interrupt_IRQn\000"
 5376      375F696E 
 5376      74657272 
 5376      7570745F 
 5376      4952516E 
 5377              	.LASF312:
 5378 20c6 696E7472 		.ascii	"intrSrc\000"
 5378      53726300 
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\cc6czdZs.s 			page 199


 5379              	.LASF331:
 5380 20ce 736C6176 		.ascii	"slaveStatus\000"
 5380      65537461 
 5380      74757300 
 5381              	.LASF98:
 5382 20da 63707573 		.ascii	"cpuss_interrupts_cm4_cti_0_IRQn\000"
 5382      735F696E 
 5382      74657272 
 5382      75707473 
 5382      5F636D34 
 5383              	.LASF452:
 5384 20fa 4755495F 		.ascii	"GUI_Clear\000"
 5384      436C6561 
 5384      7200
 5385              	.LASF110:
 5386 2104 74637077 		.ascii	"tcpwm_1_interrupts_2_IRQn\000"
 5386      6D5F315F 
 5386      696E7465 
 5386      72727570 
 5386      74735F32 
 5387              		.ident	"GCC: (GNU Tools for ARM Embedded Processors) 5.4.1 20160609 (release) [ARM/embedded-5-bran
