##### Written on 2021/03/14 08:40:51 ###############################


##### DESIGN INFO ##################################################

Top Module:
	m1_soc_top

Constraint File(s):
	C:/Users/yangl/Documents/IC_competition/arm/pgr_FPGA_Cortex_M1_PGL22_324_eval/pgr_ARM_Cortex_M1_PGL22_324_eval/pnr/source/M1_SoC_TOP.fdc
	

##### SUMMARY ######################################################

Found 0 error(s), 19 critical warning(s), 0 warning(s), out of 614 constraint(s)


Inapplicable constraints(except overwritten constraints):
********************************************






Constraints with issues:
********************************************



define_attribue {RX} {PAP_IO_LOC} {A12}
	C: ConstraintEditor-2002: [C:/Users/yangl/Documents/IC_competition/arm/pgr_FPGA_Cortex_M1_PGL22_324_eval/pgr_ARM_Cortex_M1_PGL22_324_eval/pnr/source/M1_SoC_TOP.fdc(line number: 576)] | Port RX has been placed at location A12, whose type is share pin.

define_attribue {spi0_miso} {PAP_IO_LOC} {A4}
	C: ConstraintEditor-2002: [C:/Users/yangl/Documents/IC_competition/arm/pgr_FPGA_Cortex_M1_PGL22_324_eval/pgr_ARM_Cortex_M1_PGL22_324_eval/pnr/source/M1_SoC_TOP.fdc(line number: 626)] | Port spi0_miso has been placed at location A4, whose type is share pin.



C: ConstraintEditor-2006: [C:/Users/yangl/Documents/IC_competition/arm/pgr_FPGA_Cortex_M1_PGL22_324_eval/pgr_ARM_Cortex_M1_PGL22_324_eval/pnr/source/M1_SoC_TOP.fdc] Port LED[0] lack of drive, output port and inout port had better set drive value, the default value is 4.
C: ConstraintEditor-2007: [C:/Users/yangl/Documents/IC_competition/arm/pgr_FPGA_Cortex_M1_PGL22_324_eval/pgr_ARM_Cortex_M1_PGL22_324_eval/pnr/source/M1_SoC_TOP.fdc] Port LED[0] lack of slew, output port and inout port had better set slew value, the default value is SLOW.
C: ConstraintEditor-2006: [C:/Users/yangl/Documents/IC_competition/arm/pgr_FPGA_Cortex_M1_PGL22_324_eval/pgr_ARM_Cortex_M1_PGL22_324_eval/pnr/source/M1_SoC_TOP.fdc] Port LED[1] lack of drive, output port and inout port had better set drive value, the default value is 4.
C: ConstraintEditor-2007: [C:/Users/yangl/Documents/IC_competition/arm/pgr_FPGA_Cortex_M1_PGL22_324_eval/pgr_ARM_Cortex_M1_PGL22_324_eval/pnr/source/M1_SoC_TOP.fdc] Port LED[1] lack of slew, output port and inout port had better set slew value, the default value is SLOW.
C: ConstraintEditor-2006: [C:/Users/yangl/Documents/IC_competition/arm/pgr_FPGA_Cortex_M1_PGL22_324_eval/pgr_ARM_Cortex_M1_PGL22_324_eval/pnr/source/M1_SoC_TOP.fdc] Port LED[2] lack of drive, output port and inout port had better set drive value, the default value is 4.
C: ConstraintEditor-2007: [C:/Users/yangl/Documents/IC_competition/arm/pgr_FPGA_Cortex_M1_PGL22_324_eval/pgr_ARM_Cortex_M1_PGL22_324_eval/pnr/source/M1_SoC_TOP.fdc] Port LED[2] lack of slew, output port and inout port had better set slew value, the default value is SLOW.
C: ConstraintEditor-2006: [C:/Users/yangl/Documents/IC_competition/arm/pgr_FPGA_Cortex_M1_PGL22_324_eval/pgr_ARM_Cortex_M1_PGL22_324_eval/pnr/source/M1_SoC_TOP.fdc] Port LED[3] lack of drive, output port and inout port had better set drive value, the default value is 4.
C: ConstraintEditor-2007: [C:/Users/yangl/Documents/IC_competition/arm/pgr_FPGA_Cortex_M1_PGL22_324_eval/pgr_ARM_Cortex_M1_PGL22_324_eval/pnr/source/M1_SoC_TOP.fdc] Port LED[3] lack of slew, output port and inout port had better set slew value, the default value is SLOW.
C: ConstraintEditor-2006: [C:/Users/yangl/Documents/IC_competition/arm/pgr_FPGA_Cortex_M1_PGL22_324_eval/pgr_ARM_Cortex_M1_PGL22_324_eval/pnr/source/M1_SoC_TOP.fdc] Port TX lack of drive, output port and inout port had better set drive value, the default value is 4.
C: ConstraintEditor-2007: [C:/Users/yangl/Documents/IC_competition/arm/pgr_FPGA_Cortex_M1_PGL22_324_eval/pgr_ARM_Cortex_M1_PGL22_324_eval/pnr/source/M1_SoC_TOP.fdc] Port TX lack of slew, output port and inout port had better set slew value, the default value is SLOW.
C: ConstraintEditor-2006: [C:/Users/yangl/Documents/IC_competition/arm/pgr_FPGA_Cortex_M1_PGL22_324_eval/pgr_ARM_Cortex_M1_PGL22_324_eval/pnr/source/M1_SoC_TOP.fdc] Port i2c0_sck lack of drive, output port and inout port had better set drive value, the default value is 4.
C: ConstraintEditor-2007: [C:/Users/yangl/Documents/IC_competition/arm/pgr_FPGA_Cortex_M1_PGL22_324_eval/pgr_ARM_Cortex_M1_PGL22_324_eval/pnr/source/M1_SoC_TOP.fdc] Port i2c0_sck lack of slew, output port and inout port had better set slew value, the default value is SLOW.
C: ConstraintEditor-2006: [C:/Users/yangl/Documents/IC_competition/arm/pgr_FPGA_Cortex_M1_PGL22_324_eval/pgr_ARM_Cortex_M1_PGL22_324_eval/pnr/source/M1_SoC_TOP.fdc] Port i2c0_sda lack of drive, output port and inout port had better set drive value, the default value is 4.
C: ConstraintEditor-2007: [C:/Users/yangl/Documents/IC_competition/arm/pgr_FPGA_Cortex_M1_PGL22_324_eval/pgr_ARM_Cortex_M1_PGL22_324_eval/pnr/source/M1_SoC_TOP.fdc] Port i2c0_sda lack of slew, output port and inout port had better set slew value, the default value is SLOW.
C: ConstraintEditor-2007: [C:/Users/yangl/Documents/IC_competition/arm/pgr_FPGA_Cortex_M1_PGL22_324_eval/pgr_ARM_Cortex_M1_PGL22_324_eval/pnr/source/M1_SoC_TOP.fdc] Port spi0_clk lack of slew, output port and inout port had better set slew value, the default value is SLOW.
C: ConstraintEditor-2007: [C:/Users/yangl/Documents/IC_competition/arm/pgr_FPGA_Cortex_M1_PGL22_324_eval/pgr_ARM_Cortex_M1_PGL22_324_eval/pnr/source/M1_SoC_TOP.fdc] Port spi0_cs lack of slew, output port and inout port had better set slew value, the default value is SLOW.
C: ConstraintEditor-2007: [C:/Users/yangl/Documents/IC_competition/arm/pgr_FPGA_Cortex_M1_PGL22_324_eval/pgr_ARM_Cortex_M1_PGL22_324_eval/pnr/source/M1_SoC_TOP.fdc] Port spi0_mosi lack of slew, output port and inout port had better set slew value, the default value is SLOW.





Constraints with matching wildcard expressions:
********************************************





