/*
** ###################################################################
**     Processors:          MIMX94398AVKE_ca55
**                          MIMX94398AVKE_cm33_core0
**                          MIMX94398AVKE_cm33_core1
**                          MIMX94398AVKE_cm7_core0
**                          MIMX94398AVKE_cm7_core1
**                          MIMX94398AVKJ_ca55
**                          MIMX94398AVKJ_cm33_core0
**                          MIMX94398AVKJ_cm33_core1
**                          MIMX94398AVKJ_cm7_core0
**                          MIMX94398AVKJ_cm7_core1
**                          MIMX94398AVKM_ca55
**                          MIMX94398AVKM_cm33_core0
**                          MIMX94398AVKM_cm33_core1
**                          MIMX94398AVKM_cm7_core0
**                          MIMX94398AVKM_cm7_core1
**                          MIMX94398AVME_ca55
**                          MIMX94398AVME_cm33_core0
**                          MIMX94398AVME_cm33_core1
**                          MIMX94398AVME_cm7_core0
**                          MIMX94398AVME_cm7_core1
**                          MIMX94398AVMJ_ca55
**                          MIMX94398AVMJ_cm33_core0
**                          MIMX94398AVMJ_cm33_core1
**                          MIMX94398AVMJ_cm7_core0
**                          MIMX94398AVMJ_cm7_core1
**                          MIMX94398AVMM_ca55
**                          MIMX94398AVMM_cm33_core0
**                          MIMX94398AVMM_cm33_core1
**                          MIMX94398AVMM_cm7_core0
**                          MIMX94398AVMM_cm7_core1
**                          MIMX94398CVKE_ca55
**                          MIMX94398CVKE_cm33_core0
**                          MIMX94398CVKE_cm33_core1
**                          MIMX94398CVKE_cm7_core0
**                          MIMX94398CVKE_cm7_core1
**                          MIMX94398CVKJ_ca55
**                          MIMX94398CVKJ_cm33_core0
**                          MIMX94398CVKJ_cm33_core1
**                          MIMX94398CVKJ_cm7_core0
**                          MIMX94398CVKJ_cm7_core1
**                          MIMX94398CVKM_ca55
**                          MIMX94398CVKM_cm33_core0
**                          MIMX94398CVKM_cm33_core1
**                          MIMX94398CVKM_cm7_core0
**                          MIMX94398CVKM_cm7_core1
**                          MIMX94398CVME_ca55
**                          MIMX94398CVME_cm33_core0
**                          MIMX94398CVME_cm33_core1
**                          MIMX94398CVME_cm7_core0
**                          MIMX94398CVME_cm7_core1
**                          MIMX94398CVMJ_ca55
**                          MIMX94398CVMJ_cm33_core0
**                          MIMX94398CVMJ_cm33_core1
**                          MIMX94398CVMJ_cm7_core0
**                          MIMX94398CVMJ_cm7_core1
**                          MIMX94398CVMM_ca55
**                          MIMX94398CVMM_cm33_core0
**                          MIMX94398CVMM_cm33_core1
**                          MIMX94398CVMM_cm7_core0
**                          MIMX94398CVMM_cm7_core1
**                          MIMX94398DVKE_ca55
**                          MIMX94398DVKE_cm33_core0
**                          MIMX94398DVKE_cm33_core1
**                          MIMX94398DVKE_cm7_core0
**                          MIMX94398DVKE_cm7_core1
**                          MIMX94398DVKJ_ca55
**                          MIMX94398DVKJ_cm33_core0
**                          MIMX94398DVKJ_cm33_core1
**                          MIMX94398DVKJ_cm7_core0
**                          MIMX94398DVKJ_cm7_core1
**                          MIMX94398DVKM_ca55
**                          MIMX94398DVKM_cm33_core0
**                          MIMX94398DVKM_cm33_core1
**                          MIMX94398DVKM_cm7_core0
**                          MIMX94398DVKM_cm7_core1
**                          MIMX94398DVME_ca55
**                          MIMX94398DVME_cm33_core0
**                          MIMX94398DVME_cm33_core1
**                          MIMX94398DVME_cm7_core0
**                          MIMX94398DVME_cm7_core1
**                          MIMX94398DVMJ_ca55
**                          MIMX94398DVMJ_cm33_core0
**                          MIMX94398DVMJ_cm33_core1
**                          MIMX94398DVMJ_cm7_core0
**                          MIMX94398DVMJ_cm7_core1
**                          MIMX94398DVMM_ca55
**                          MIMX94398DVMM_cm33_core0
**                          MIMX94398DVMM_cm33_core1
**                          MIMX94398DVMM_cm7_core0
**                          MIMX94398DVMM_cm7_core1
**                          MIMX94398XVKE_ca55
**                          MIMX94398XVKE_cm33_core0
**                          MIMX94398XVKE_cm33_core1
**                          MIMX94398XVKE_cm7_core0
**                          MIMX94398XVKE_cm7_core1
**                          MIMX94398XVKJ_ca55
**                          MIMX94398XVKJ_cm33_core0
**                          MIMX94398XVKJ_cm33_core1
**                          MIMX94398XVKJ_cm7_core0
**                          MIMX94398XVKJ_cm7_core1
**                          MIMX94398XVKM_ca55
**                          MIMX94398XVKM_cm33_core0
**                          MIMX94398XVKM_cm33_core1
**                          MIMX94398XVKM_cm7_core0
**                          MIMX94398XVKM_cm7_core1
**                          MIMX94398XVME_ca55
**                          MIMX94398XVME_cm33_core0
**                          MIMX94398XVME_cm33_core1
**                          MIMX94398XVME_cm7_core0
**                          MIMX94398XVME_cm7_core1
**                          MIMX94398XVMJ_ca55
**                          MIMX94398XVMJ_cm33_core0
**                          MIMX94398XVMJ_cm33_core1
**                          MIMX94398XVMJ_cm7_core0
**                          MIMX94398XVMJ_cm7_core1
**                          MIMX94398XVMM_ca55
**                          MIMX94398XVMM_cm33_core0
**                          MIMX94398XVMM_cm33_core1
**                          MIMX94398XVMM_cm7_core0
**                          MIMX94398XVMM_cm7_core1
**
**     Version:             rev. 1.0, 2023-11-01
**     Build:               b250109
**
**     Abstract:
**         CMSIS Peripheral Access Layer for PCIE_RC
**
**     Copyright 1997-2016 Freescale Semiconductor, Inc.
**     Copyright 2016-2025 NXP
**     SPDX-License-Identifier: BSD-3-Clause
**
**     http:                 www.nxp.com
**     mail:                 support@nxp.com
**
**     Revisions:
**     - rev. 1.0 (2023-11-01)
**         Initial version.
**         core name and core alias name
**         +---------------------------------------------------------------------+
**         | core name  |                  core alias name                       |
**         +---------------------------------------------------------------------+
**         | cm33_core0 | m33, cm33                                              |
**         +---------------------------------------------------------------------+
**         | cm33_core1 | m33_2, cm33_2, cm33_sync, netcmix_cm33                 |
**         +---------------------------------------------------------------------+
**         | cm7_core0  | m7, cm7                                                |
**         +---------------------------------------------------------------------+
**         | cm7_core1  | m7_2, cm7_2                                            |
**         +---------------------------------------------------------------------+
**         | ca55_core0 | a55, ca55, a55_0, ca55_0                               |
**         +---------------------------------------------------------------------+
**         | ca55_core1 | a55, ca55, a55_1, ca55_1                               |
**         +---------------------------------------------------------------------+
**         | ca55_core2 | a55, ca55, a55_2, ca55_2                               |
**         +---------------------------------------------------------------------+
**         | ca55_core3 | a55, ca55, a55_3, ca55_3                               |
**         +---------------------------------------------------------------------+
**
** ###################################################################
*/

/*!
 * @file PCIE_RC.h
 * @version 1.0
 * @date 2023-11-01
 * @brief CMSIS Peripheral Access Layer for PCIE_RC
 *
 * CMSIS Peripheral Access Layer for PCIE_RC
 */

#if !defined(PCIE_RC_H_)
#define PCIE_RC_H_                               /**< Symbol preventing repeated inclusion */

#if (defined(CPU_MIMX94398AVKE_ca55) || defined(CPU_MIMX94398AVKJ_ca55) || defined(CPU_MIMX94398AVKM_ca55) || defined(CPU_MIMX94398AVME_ca55) || defined(CPU_MIMX94398AVMJ_ca55) || defined(CPU_MIMX94398AVMM_ca55) || defined(CPU_MIMX94398CVKE_ca55) || defined(CPU_MIMX94398CVKJ_ca55) || defined(CPU_MIMX94398CVKM_ca55) || defined(CPU_MIMX94398CVME_ca55) || defined(CPU_MIMX94398CVMJ_ca55) || defined(CPU_MIMX94398CVMM_ca55) || defined(CPU_MIMX94398DVKE_ca55) || defined(CPU_MIMX94398DVKJ_ca55) || defined(CPU_MIMX94398DVKM_ca55) || defined(CPU_MIMX94398DVME_ca55) || defined(CPU_MIMX94398DVMJ_ca55) || defined(CPU_MIMX94398DVMM_ca55) || defined(CPU_MIMX94398XVKE_ca55) || defined(CPU_MIMX94398XVKJ_ca55) || defined(CPU_MIMX94398XVKM_ca55) || defined(CPU_MIMX94398XVME_ca55) || defined(CPU_MIMX94398XVMJ_ca55) || defined(CPU_MIMX94398XVMM_ca55))
#include "MIMX94398_ca55_COMMON.h"
#elif (defined(CPU_MIMX94398AVKE_cm33_core0) || defined(CPU_MIMX94398AVKJ_cm33_core0) || defined(CPU_MIMX94398AVKM_cm33_core0) || defined(CPU_MIMX94398AVME_cm33_core0) || defined(CPU_MIMX94398AVMJ_cm33_core0) || defined(CPU_MIMX94398AVMM_cm33_core0) || defined(CPU_MIMX94398CVKE_cm33_core0) || defined(CPU_MIMX94398CVKJ_cm33_core0) || defined(CPU_MIMX94398CVKM_cm33_core0) || defined(CPU_MIMX94398CVME_cm33_core0) || defined(CPU_MIMX94398CVMJ_cm33_core0) || defined(CPU_MIMX94398CVMM_cm33_core0) || defined(CPU_MIMX94398DVKE_cm33_core0) || defined(CPU_MIMX94398DVKJ_cm33_core0) || defined(CPU_MIMX94398DVKM_cm33_core0) || defined(CPU_MIMX94398DVME_cm33_core0) || defined(CPU_MIMX94398DVMJ_cm33_core0) || defined(CPU_MIMX94398DVMM_cm33_core0) || defined(CPU_MIMX94398XVKE_cm33_core0) || defined(CPU_MIMX94398XVKJ_cm33_core0) || defined(CPU_MIMX94398XVKM_cm33_core0) || defined(CPU_MIMX94398XVME_cm33_core0) || defined(CPU_MIMX94398XVMJ_cm33_core0) || defined(CPU_MIMX94398XVMM_cm33_core0))
#include "MIMX94398_cm33_core0_COMMON.h"
#elif (defined(CPU_MIMX94398AVKE_cm33_core1) || defined(CPU_MIMX94398AVKJ_cm33_core1) || defined(CPU_MIMX94398AVKM_cm33_core1) || defined(CPU_MIMX94398AVME_cm33_core1) || defined(CPU_MIMX94398AVMJ_cm33_core1) || defined(CPU_MIMX94398AVMM_cm33_core1) || defined(CPU_MIMX94398CVKE_cm33_core1) || defined(CPU_MIMX94398CVKJ_cm33_core1) || defined(CPU_MIMX94398CVKM_cm33_core1) || defined(CPU_MIMX94398CVME_cm33_core1) || defined(CPU_MIMX94398CVMJ_cm33_core1) || defined(CPU_MIMX94398CVMM_cm33_core1) || defined(CPU_MIMX94398DVKE_cm33_core1) || defined(CPU_MIMX94398DVKJ_cm33_core1) || defined(CPU_MIMX94398DVKM_cm33_core1) || defined(CPU_MIMX94398DVME_cm33_core1) || defined(CPU_MIMX94398DVMJ_cm33_core1) || defined(CPU_MIMX94398DVMM_cm33_core1) || defined(CPU_MIMX94398XVKE_cm33_core1) || defined(CPU_MIMX94398XVKJ_cm33_core1) || defined(CPU_MIMX94398XVKM_cm33_core1) || defined(CPU_MIMX94398XVME_cm33_core1) || defined(CPU_MIMX94398XVMJ_cm33_core1) || defined(CPU_MIMX94398XVMM_cm33_core1))
#include "MIMX94398_cm33_core1_COMMON.h"
#elif (defined(CPU_MIMX94398AVKE_cm7_core0) || defined(CPU_MIMX94398AVKJ_cm7_core0) || defined(CPU_MIMX94398AVKM_cm7_core0) || defined(CPU_MIMX94398AVME_cm7_core0) || defined(CPU_MIMX94398AVMJ_cm7_core0) || defined(CPU_MIMX94398AVMM_cm7_core0) || defined(CPU_MIMX94398CVKE_cm7_core0) || defined(CPU_MIMX94398CVKJ_cm7_core0) || defined(CPU_MIMX94398CVKM_cm7_core0) || defined(CPU_MIMX94398CVME_cm7_core0) || defined(CPU_MIMX94398CVMJ_cm7_core0) || defined(CPU_MIMX94398CVMM_cm7_core0) || defined(CPU_MIMX94398DVKE_cm7_core0) || defined(CPU_MIMX94398DVKJ_cm7_core0) || defined(CPU_MIMX94398DVKM_cm7_core0) || defined(CPU_MIMX94398DVME_cm7_core0) || defined(CPU_MIMX94398DVMJ_cm7_core0) || defined(CPU_MIMX94398DVMM_cm7_core0) || defined(CPU_MIMX94398XVKE_cm7_core0) || defined(CPU_MIMX94398XVKJ_cm7_core0) || defined(CPU_MIMX94398XVKM_cm7_core0) || defined(CPU_MIMX94398XVME_cm7_core0) || defined(CPU_MIMX94398XVMJ_cm7_core0) || defined(CPU_MIMX94398XVMM_cm7_core0))
#include "MIMX94398_cm7_core0_COMMON.h"
#elif (defined(CPU_MIMX94398AVKE_cm7_core1) || defined(CPU_MIMX94398AVKJ_cm7_core1) || defined(CPU_MIMX94398AVKM_cm7_core1) || defined(CPU_MIMX94398AVME_cm7_core1) || defined(CPU_MIMX94398AVMJ_cm7_core1) || defined(CPU_MIMX94398AVMM_cm7_core1) || defined(CPU_MIMX94398CVKE_cm7_core1) || defined(CPU_MIMX94398CVKJ_cm7_core1) || defined(CPU_MIMX94398CVKM_cm7_core1) || defined(CPU_MIMX94398CVME_cm7_core1) || defined(CPU_MIMX94398CVMJ_cm7_core1) || defined(CPU_MIMX94398CVMM_cm7_core1) || defined(CPU_MIMX94398DVKE_cm7_core1) || defined(CPU_MIMX94398DVKJ_cm7_core1) || defined(CPU_MIMX94398DVKM_cm7_core1) || defined(CPU_MIMX94398DVME_cm7_core1) || defined(CPU_MIMX94398DVMJ_cm7_core1) || defined(CPU_MIMX94398DVMM_cm7_core1) || defined(CPU_MIMX94398XVKE_cm7_core1) || defined(CPU_MIMX94398XVKJ_cm7_core1) || defined(CPU_MIMX94398XVKM_cm7_core1) || defined(CPU_MIMX94398XVME_cm7_core1) || defined(CPU_MIMX94398XVMJ_cm7_core1) || defined(CPU_MIMX94398XVMM_cm7_core1))
#include "MIMX94398_cm7_core1_COMMON.h"
#else
  #error "No valid CPU defined!"
#endif

/* ----------------------------------------------------------------------------
   -- Device Peripheral Access Layer
   ---------------------------------------------------------------------------- */

/*!
 * @addtogroup Peripheral_access_layer Device Peripheral Access Layer
 * @{
 */


/*
** Start of section using anonymous unions
*/

#if defined(__ARMCC_VERSION)
  #if (__ARMCC_VERSION >= 6010050)
    #pragma clang diagnostic push
  #else
    #pragma push
    #pragma anon_unions
  #endif
#elif defined(__GNUC__)
  /* anonymous unions are enabled by default */
#elif defined(__IAR_SYSTEMS_ICC__)
  #pragma language=extended
#else
  #error Not supported compiler type
#endif

/* ----------------------------------------------------------------------------
   -- PCIE_RC Peripheral Access Layer
   ---------------------------------------------------------------------------- */

/*!
 * @addtogroup PCIE_RC_Peripheral_Access_Layer PCIE_RC Peripheral Access Layer
 * @{
 */

/** PCIE_RC - Register Layout Typedef */
typedef struct {
  __I  uint32_t TYPE1_DEV_ID_VEND_ID_REG;          /**< Device ID, RCRB Next offset pointer and Vendor ID Register., offset: 0x0 */
  __IO uint32_t TYPE1_STATUS_COMMAND_REG;          /**< Status and Command Register., offset: 0x4 */
  __I  uint32_t TYPE1_CLASS_CODE_REV_ID_REG;       /**< Class Code and Revision ID Register., offset: 0x8 */
  __IO uint32_t TYPE1_BIST_HDR_TYPE_LAT_CACHE_LINE_SIZE_REG; /**< BIST, Header Type, Latency Timer, and Cache Line Size Register., offset: 0xC */
  __IO uint32_t BAR0_REG;                          /**< BAR0 Register., offset: 0x10 */
  __IO uint32_t BAR1_REG;                          /**< BAR1 Register., offset: 0x14 */
  __IO uint32_t SEC_LAT_TIMER_SUB_BUS_SEC_BUS_PRI_BUS_REG; /**< Secondary Latency Timer, Subordinate Bus Number, Secondary Bus Number, and Primary Bus Number Register., offset: 0x18 */
  __IO uint32_t SEC_STAT_IO_LIMIT_IO_BASE_REG;     /**< Secondary Status, and I/O Limit and Base Register., offset: 0x1C */
  __IO uint32_t MEM_LIMIT_MEM_BASE_REG;            /**< Memory Limit and Base Register., offset: 0x20 */
  __IO uint32_t PREF_MEM_LIMIT_PREF_MEM_BASE_REG;  /**< Prefetchable Memory Limit and Base Register., offset: 0x24 */
  __IO uint32_t PREF_BASE_UPPER_REG;               /**< Prefetchable Base Upper 32 Bits Register., offset: 0x28 */
  __IO uint32_t PREF_LIMIT_UPPER_REG;              /**< Prefetchable Limit Upper 32 Bits Register., offset: 0x2C */
  __I  uint32_t IO_LIMIT_UPPER_IO_BASE_UPPER_REG;  /**< I/O Limit and Base Upper 16 Bits Register., offset: 0x30 */
  __I  uint32_t TYPE1_CAP_PTR_REG;                 /**< Capabilities Pointer Register., offset: 0x34 */
  __IO uint32_t TYPE1_EXP_ROM_BASE_REG;            /**< Expansion ROM BAR Register., offset: 0x38 */
  __IO uint32_t BRIDGE_CTRL_INT_PIN_INT_LINE_REG;  /**< Bridge Control, Interrupt Pin, and Interrupt Line Register., offset: 0x3C */
  __I  uint32_t CAP_ID_NXT_PTR_REG;                /**< Power Management Capabilities Register., offset: 0x40 */
  __IO uint32_t CON_STATUS_REG;                    /**< Power Management Control and Status Register., offset: 0x44 */
       uint8_t RESERVED_0[8];
  __IO uint32_t PCI_MSI_CAP_ID_NEXT_CTRL_REG;      /**< MSI Capability Header and Message Control Register., offset: 0x50 */
  __IO uint32_t MSI_CAP_OFF_04H_REG;               /**< Message Address Register for MSI (Offset 04h)., offset: 0x54 */
  __IO uint32_t MSI_CAP_OFF_08H_REG;               /**< Message Address Register for MSI (Offset 08h)., offset: 0x58 */
  __IO uint32_t MSI_CAP_OFF_0CH_REG;               /**< Message Address Register for MSI (Offset 0Ch)., offset: 0x5C */
  __IO uint32_t MSI_CAP_OFF_10H_REG;               /**< Message Address Register for MSI (Offset 10h)., offset: 0x60 */
  __I  uint32_t MSI_CAP_OFF_14H_REG;               /**< Message Address Register for MSI (Offset 14h)., offset: 0x64 */
       uint8_t RESERVED_1[8];
  __I  uint32_t PCIE_CAP_ID_PCIE_NEXT_CAP_PTR_PCIE_CAP_REG; /**< PCI Express Capabilities, ID, Next Pointer Register., offset: 0x70 */
  __I  uint32_t DEVICE_CAPABILITIES_REG;           /**< Device Capabilities Register., offset: 0x74 */
  __IO uint32_t DEVICE_CONTROL_DEVICE_STATUS;      /**< Device Control and Device Status Register., offset: 0x78 */
  __I  uint32_t LINK_CAPABILITIES_REG;             /**< Link Capabilities Register., offset: 0x7C */
  __IO uint32_t LINK_CONTROL_LINK_STATUS_REG;      /**< Link Control and Link Status Register., offset: 0x80 */
  __I  uint32_t SLOT_CAPABILITIES_REG;             /**< Slot Capabilities Register., offset: 0x84 */
  __IO uint32_t SLOT_CONTROL_SLOT_STATUS;          /**< Slot Control and Status Register., offset: 0x88 */
  __IO uint32_t ROOT_CONTROL_ROOT_CAPABILITIES_REG; /**< Root Control and Capabilities Register., offset: 0x8C */
  __IO uint32_t ROOT_STATUS_REG;                   /**< Root Status Register., offset: 0x90 */
  __I  uint32_t DEVICE_CAPABILITIES2_REG;          /**< Device Capabilities 2 Register., offset: 0x94 */
  __IO uint32_t DEVICE_CONTROL2_DEVICE_STATUS2_REG; /**< Device Control 2 and Status 2 Register., offset: 0x98 */
  __I  uint32_t LINK_CAPABILITIES2_REG;            /**< Link Capabilities 2 Register., offset: 0x9C */
  __IO uint32_t LINK_CONTROL2_LINK_STATUS2_REG;    /**< Link Control 2 and Status 2 Register., offset: 0xA0 */
       uint8_t RESERVED_2[92];
  __I  uint32_t AER_EXT_CAP_HDR_OFF;               /**< Advanced Error Reporting Extended Capability Header., offset: 0x100 */
  __IO uint32_t UNCORR_ERR_STATUS_OFF;             /**< Uncorrectable Error Status Register., offset: 0x104 */
  __IO uint32_t UNCORR_ERR_MASK_OFF;               /**< Uncorrectable Error Mask Register., offset: 0x108 */
  __IO uint32_t UNCORR_ERR_SEV_OFF;                /**< Uncorrectable Error Severity Register., offset: 0x10C */
  __IO uint32_t CORR_ERR_STATUS_OFF;               /**< Correctable Error Status Register., offset: 0x110 */
  __IO uint32_t CORR_ERR_MASK_OFF;                 /**< Correctable Error Mask Register., offset: 0x114 */
  __IO uint32_t ADV_ERR_CAP_CTRL_OFF;              /**< Advanced Error Capabilities and Control Register., offset: 0x118 */
  __I  uint32_t HDR_LOG_0_OFF;                     /**< Header Log Register 0., offset: 0x11C */
  __I  uint32_t HDR_LOG_1_OFF;                     /**< Header Log Register 1., offset: 0x120 */
  __I  uint32_t HDR_LOG_2_OFF;                     /**< Header Log Register 2., offset: 0x124 */
  __I  uint32_t HDR_LOG_3_OFF;                     /**< Header Log Register 3., offset: 0x128 */
  __IO uint32_t ROOT_ERR_CMD_OFF;                  /**< Root Error Command Register., offset: 0x12C */
  __IO uint32_t ROOT_ERR_STATUS_OFF;               /**< Root Error Status Register., offset: 0x130 */
  __I  uint32_t ERR_SRC_ID_OFF;                    /**< Error Source Identification Register., offset: 0x134 */
  __I  uint32_t TLP_PREFIX_LOG_1_OFF;              /**< TLP Prefix Log Register 1., offset: 0x138 */
  __I  uint32_t TLP_PREFIX_LOG_2_OFF;              /**< TLP Prefix Log Register 2., offset: 0x13C */
  __I  uint32_t TLP_PREFIX_LOG_3_OFF;              /**< TLP Prefix Log Register 3., offset: 0x140 */
  __I  uint32_t TLP_PREFIX_LOG_4_OFF;              /**< TLP Prefix Log Register 4., offset: 0x144 */
  __I  uint32_t SPCIE_CAP_HEADER_REG;              /**< SPCIE Capability Header., offset: 0x148 */
  __IO uint32_t LINK_CONTROL3_REG;                 /**< Link Control 3 Register., offset: 0x14C */
  __IO uint32_t LANE_ERR_STATUS_REG;               /**< Lane Error Status Register., offset: 0x150 */
  __I  uint32_t SPCIE_CAP_OFF_0CH_REG;             /**< Lane Equalization Control Register for lanes 1 and 0., offset: 0x154 */
       uint8_t RESERVED_3[8];
  __I  uint32_t L1SUB_CAP_HEADER_REG;              /**< L1 Substates Extended Capability Header., offset: 0x160 */
  __IO uint32_t L1SUB_CAPABILITY_REG;              /**< L1 Substates Capability Register., offset: 0x164 */
  __IO uint32_t L1SUB_CONTROL1_REG;                /**< L1 Substates Control 1 Register., offset: 0x168 */
  __IO uint32_t L1SUB_CONTROL2_REG;                /**< L1 Substates Control 2 Register., offset: 0x16C */
  __I  uint32_t VSECDMA_EXT_CAP_HDR_OFF;           /**< PCIe Extended Capability ID, Capability Version, and Next Capability Offset Register., offset: 0x170 */
  __I  uint32_t VSECDMA_VENDOR_SPECIFIC_HDR_OFF;   /**< Vendor Specific Header Register., offset: 0x174 */
  __I  uint32_t VSECDMA_DEVICE_INFORMATION_OFF;    /**< DMA and related AXI Bridge Implementation Information., offset: 0x178 */
  __I  uint32_t VSECDMA_NUM_CHAN_OFF;              /**< Number of Implemented Channels Register., offset: 0x17C */
  __I  uint32_t VSECDMA_UNROLL_ADDR_OFFSET_LOW_OFF; /**< DMA Register Map Start Address Offset Low Register., offset: 0x180 */
  __I  uint32_t VSECDMA_UNROLL_ADDR_OFFSET_HIGH_OFF; /**< DMA Register Map Start Address Offset High Register., offset: 0x184 */
       uint8_t RESERVED_4[1400];
  __IO uint32_t ACK_LATENCY_TIMER_OFF;             /**< Ack Latency Timer and Replay Timer Register., offset: 0x700 */
  __IO uint32_t VENDOR_SPEC_DLLP_OFF;              /**< Vendor Specific DLLP Register., offset: 0x704 */
  __IO uint32_t PORT_FORCE_OFF;                    /**< Port Force Link Register., offset: 0x708 */
  __IO uint32_t ACK_F_ASPM_CTRL_OFF;               /**< Ack Frequency and L0-L1 ASPM Control Register., offset: 0x70C */
  __IO uint32_t PORT_LINK_CTRL_OFF;                /**< Port Link Control Register., offset: 0x710 */
  __IO uint32_t LANE_SKEW_OFF;                     /**< Lane Skew Register., offset: 0x714 */
  __IO uint32_t TIMER_CTRL_MAX_FUNC_NUM_OFF;       /**< Timer Control and Max Function Number Register., offset: 0x718 */
  __IO uint32_t SYMBOL_TIMER_FILTER_1_OFF;         /**< Symbol Timer Register and Filter Mask 1 Register., offset: 0x71C */
  __IO uint32_t FILTER_MASK_2_OFF;                 /**< Filter Mask 2 Register., offset: 0x720 */
       uint8_t RESERVED_5[4];
  __I  uint32_t PL_DEBUG0_OFF;                     /**< Debug Register 0., offset: 0x728 */
  __I  uint32_t PL_DEBUG1_OFF;                     /**< Debug Register 1., offset: 0x72C */
  __I  uint32_t TX_P_FC_CREDIT_STATUS_OFF;         /**< Transmit Posted FC Credit Status., offset: 0x730 */
  __I  uint32_t TX_NP_FC_CREDIT_STATUS_OFF;        /**< Transmit Non-Posted FC Credit Status., offset: 0x734 */
  __I  uint32_t TX_CPL_FC_CREDIT_STATUS_OFF;       /**< Transmit Completion FC Credit Status, offset: 0x738 */
  __IO uint32_t QUEUE_STATUS_OFF;                  /**< Queue Status., offset: 0x73C */
  __I  uint32_t VC_TX_ARBI_1_OFF;                  /**< VC Transmit Arbitration Register 1., offset: 0x740 */
  __I  uint32_t VC_TX_ARBI_2_OFF;                  /**< VC Transmit Arbitration Register 2., offset: 0x744 */
  __IO uint32_t VC0_P_RX_Q_CTRL_OFF;               /**< Segmented-Buffer VC0 Posted Receive Queue Control., offset: 0x748 */
  __IO uint32_t VC0_NP_RX_Q_CTRL_OFF;              /**< Segmented-Buffer VC0 Non-Posted Receive Queue Control., offset: 0x74C */
  __IO uint32_t VC0_CPL_RX_Q_CTRL_OFF;             /**< Segmented-Buffer VC0 Completion Receive Queue Control., offset: 0x750 */
       uint8_t RESERVED_6[184];
  __IO uint32_t GEN2_CTRL_OFF;                     /**< Link Width and Speed Change Control Register., offset: 0x80C */
  __I  uint32_t PHY_STATUS_OFF;                    /**< PHY Status Register., offset: 0x810 */
  __IO uint32_t PHY_CONTROL_OFF;                   /**< PHY Control Register., offset: 0x814 */
       uint8_t RESERVED_7[4];
  __IO uint32_t TRGT_MAP_CTRL_OFF;                 /**< Programmable Target Map Control Register., offset: 0x81C */
  __IO uint32_t MSI_CTRL_ADDR_OFF;                 /**< Integrated MSI Reception Module (iMRM) Address Register., offset: 0x820 */
  __IO uint32_t MSI_CTRL_UPPER_ADDR_OFF;           /**< Integrated MSI Reception Module Upper Address Register., offset: 0x824 */
  __IO uint32_t MSI_CTRL_INT_0_EN_OFF;             /**< Integrated MSI Reception Module Interrupt0 Enable Register., offset: 0x828 */
  __IO uint32_t MSI_CTRL_INT_0_MASK_OFF;           /**< Integrated MSI Reception Module Interrupt0 Mask Register., offset: 0x82C */
  __IO uint32_t MSI_CTRL_INT_0_STATUS_OFF;         /**< Integrated MSI Reception Module Interrupt0 Status Register., offset: 0x830 */
  __IO uint32_t MSI_CTRL_INT_1_EN_OFF;             /**< Integrated MSI Reception Module Interrupt1 Enable Register., offset: 0x834 */
  __IO uint32_t MSI_CTRL_INT_1_MASK_OFF;           /**< Integrated MSI Reception Module Interrupt1 Mask Register., offset: 0x838 */
  __IO uint32_t MSI_CTRL_INT_1_STATUS_OFF;         /**< Integrated MSI Reception Module Interrupt1 Status Register., offset: 0x83C */
  __IO uint32_t MSI_CTRL_INT_2_EN_OFF;             /**< Integrated MSI Reception Module Interrupt2 Enable Register., offset: 0x840 */
  __IO uint32_t MSI_CTRL_INT_2_MASK_OFF;           /**< Integrated MSI Reception Module Interrupt2 Mask Register., offset: 0x844 */
  __IO uint32_t MSI_CTRL_INT_2_STATUS_OFF;         /**< Integrated MSI Reception Module Interrupt2 Status Register., offset: 0x848 */
  __IO uint32_t MSI_CTRL_INT_3_EN_OFF;             /**< Integrated MSI Reception Module Interrupt3 Enable Register., offset: 0x84C */
  __IO uint32_t MSI_CTRL_INT_3_MASK_OFF;           /**< Integrated MSI Reception Module Interrupt3 Mask Register., offset: 0x850 */
  __IO uint32_t MSI_CTRL_INT_3_STATUS_OFF;         /**< Integrated MSI Reception Module Interrupt3 Status Register., offset: 0x854 */
  __IO uint32_t MSI_CTRL_INT_4_EN_OFF;             /**< Integrated MSI Reception Module Interrupt4 Enable Register., offset: 0x858 */
  __IO uint32_t MSI_CTRL_INT_4_MASK_OFF;           /**< Integrated MSI Reception Module Interrupt4 Mask Register., offset: 0x85C */
  __IO uint32_t MSI_CTRL_INT_4_STATUS_OFF;         /**< Integrated MSI Reception Module Interrupt4 Status Register., offset: 0x860 */
  __IO uint32_t MSI_CTRL_INT_5_EN_OFF;             /**< Integrated MSI Reception Module Interrupt5 Enable Register., offset: 0x864 */
  __IO uint32_t MSI_CTRL_INT_5_MASK_OFF;           /**< Integrated MSI Reception Module Interrupt5 Mask Register., offset: 0x868 */
  __IO uint32_t MSI_CTRL_INT_5_STATUS_OFF;         /**< Integrated MSI Reception Module Interrupt5 Status Register., offset: 0x86C */
  __IO uint32_t MSI_CTRL_INT_6_EN_OFF;             /**< Integrated MSI Reception Module Interrupt6 Enable Register., offset: 0x870 */
  __IO uint32_t MSI_CTRL_INT_6_MASK_OFF;           /**< Integrated MSI Reception Module Interrupt6 Mask Register., offset: 0x874 */
  __IO uint32_t MSI_CTRL_INT_6_STATUS_OFF;         /**< Integrated MSI Reception Module Interrupt6 Status Register., offset: 0x878 */
  __IO uint32_t MSI_CTRL_INT_7_EN_OFF;             /**< Integrated MSI Reception Module Interrupt7 Enable Register., offset: 0x87C */
  __IO uint32_t MSI_CTRL_INT_7_MASK_OFF;           /**< Integrated MSI Reception Module Interrupt7 Mask Register., offset: 0x880 */
  __IO uint32_t MSI_CTRL_INT_7_STATUS_OFF;         /**< Integrated MSI Reception Module Interrupt7 Status Register., offset: 0x884 */
  __IO uint32_t MSI_GPIO_IO_OFF;                   /**< Integrated MSI Reception Module General Purpose IO Register., offset: 0x888 */
  __IO uint32_t CLOCK_GATING_CTRL_OFF;             /**< Clock Gating Control Register., offset: 0x88C */
  __IO uint32_t GEN3_RELATED_OFF;                  /**< Gen3 Control Register., offset: 0x890 */
       uint8_t RESERVED_8[20];
  __IO uint32_t GEN3_EQ_CONTROL_OFF;               /**< Gen3 EQ Control Register., offset: 0x8A8 */
  __IO uint32_t GEN3_EQ_FB_MODE_DIR_CHANGE_OFF;    /**< Gen3 EQ Direction Change Feedback Mode Control Register., offset: 0x8AC */
       uint8_t RESERVED_9[4];
  __IO uint32_t ORDER_RULE_CTRL_OFF;               /**< Order Rule Control Register., offset: 0x8B4 */
  __IO uint32_t PIPE_LOOPBACK_CONTROL_OFF;         /**< PIPE Loopback Control Register., offset: 0x8B8 */
  __IO uint32_t MISC_CONTROL_1_OFF;                /**< DBI Read-Only Write Enable Register., offset: 0x8BC */
  __IO uint32_t MULTI_LANE_CONTROL_OFF;            /**< UpConfigure Multi-lane Control Register., offset: 0x8C0 */
  __IO uint32_t PHY_INTEROP_CTRL_OFF;              /**< PHY Interoperability Control Register., offset: 0x8C4 */
  __IO uint32_t TRGT_CPL_LUT_DELETE_ENTRY_OFF;     /**< TRGT_CPL_LUT Delete Entry Control register., offset: 0x8C8 */
  __IO uint32_t LINK_FLUSH_CONTROL_OFF;            /**< Link Reset Request Flush Control Register., offset: 0x8CC */
  __IO uint32_t AMBA_ERROR_RESPONSE_DEFAULT_OFF;   /**< AXI Bridge Slave Error Response Register., offset: 0x8D0 */
  __IO uint32_t AMBA_LINK_TIMEOUT_OFF;             /**< Link Down AXI Bridge Slave Timeout Register., offset: 0x8D4 */
  __IO uint32_t AMBA_ORDERING_CTRL_OFF;            /**< AXI Bridge Ordering Control., offset: 0x8D8 */
       uint8_t RESERVED_10[4];
  __IO uint32_t COHERENCY_CONTROL_1_OFF;           /**< Cache Coherency Control Register 1., offset: 0x8E0 */
  __IO uint32_t COHERENCY_CONTROL_2_OFF;           /**< Cache Coherency Control Register 2., offset: 0x8E4 */
  __IO uint32_t COHERENCY_CONTROL_3_OFF;           /**< Cache Coherency Control Register 3., offset: 0x8E8 */
       uint8_t RESERVED_11[4];
  __IO uint32_t AXI_MSTR_MSG_ADDR_LOW_OFF;         /**< Lower 32-bits of the Programmable AXI Address., offset: 0x8F0 */
  __IO uint32_t AXI_MSTR_MSG_ADDR_HIGH_OFF;        /**< Upper 32-bits of the Programmable AXI Address., offset: 0x8F4 */
  __I  uint32_t PCIE_VERSION_NUMBER_OFF;           /**< PCIe Controller IIP Release Version Number., offset: 0x8F8 */
  __I  uint32_t PCIE_VERSION_TYPE_OFF;             /**< PCIe Controller IIP Release Version Type., offset: 0x8FC */
       uint8_t RESERVED_12[528];
  __I  uint32_t PL_APP_BUS_DEV_NUM_STATUS_OFF;     /**< Application driven bus and device number register., offset: 0xB10 */
       uint8_t RESERVED_13[8];
  __IO uint32_t PCIPM_TRAFFIC_CTRL_OFF;            /**< TLP Traffic during Non-D0 State Control Register., offset: 0xB1C */
       uint8_t RESERVED_14[16];
  __IO uint32_t PL_LTR_LATENCY_OFF;                /**< LTR Latency Register., offset: 0xB30 */
       uint8_t RESERVED_15[12];
  __IO uint32_t AUX_CLK_FREQ_OFF;                  /**< Auxiliary Clock Frequency Control Register., offset: 0xB40 */
  __IO uint32_t L1_SUBSTATES_OFF;                  /**< L1 Substates Timing Register., offset: 0xB44 */
  __IO uint32_t POWERDOWN_CTRL_STATUS_OFF;         /**< Powerdown Control and Status Register., offset: 0xB48 */
  __IO uint32_t PHY_INTEROP_CTRL_2_OFF;            /**< PHY Interoperability Control 2 Register., offset: 0xB4C */
       uint8_t RESERVED_16[64];
  __IO uint32_t PIPE_RELATED_OFF;                  /**< PIPE Related Register., offset: 0xB90 */
       uint8_t RESERVED_17[232];
  __IO uint32_t DBI_FUNCTION_BANK_CTRL_REG_OFF;    /**< DBI Function Bank Control Register., offset: 0xC7C */
  __IO uint32_t UTILITY_OFF;                       /**< UTILITY register (Reserved)., offset: 0xC80 */
       uint8_t RESERVED_18[4];
  __I  uint32_t PM_UTILITY_OFF;                    /**< PM Shadow of UTILITY register (Reserved)., offset: 0xC88 */
} PCIE_RC_Type;

/* ----------------------------------------------------------------------------
   -- PCIE_RC Register Masks
   ---------------------------------------------------------------------------- */

/*!
 * @addtogroup PCIE_RC_Register_Masks PCIE_RC Register Masks
 * @{
 */

/*! @name TYPE1_DEV_ID_VEND_ID_REG - Device ID, RCRB Next offset pointer and Vendor ID Register. */
/*! @{ */

#define PCIE_RC_TYPE1_DEV_ID_VEND_ID_REG_VENDOR_ID_MASK (0xFFFFU)
#define PCIE_RC_TYPE1_DEV_ID_VEND_ID_REG_VENDOR_ID_SHIFT (0U)
/*! VENDOR_ID - Vendor ID. */
#define PCIE_RC_TYPE1_DEV_ID_VEND_ID_REG_VENDOR_ID(x) (((uint32_t)(((uint32_t)(x)) << PCIE_RC_TYPE1_DEV_ID_VEND_ID_REG_VENDOR_ID_SHIFT)) & PCIE_RC_TYPE1_DEV_ID_VEND_ID_REG_VENDOR_ID_MASK)

#define PCIE_RC_TYPE1_DEV_ID_VEND_ID_REG_DEVICE_ID_MASK (0xFFFF0000U)
#define PCIE_RC_TYPE1_DEV_ID_VEND_ID_REG_DEVICE_ID_SHIFT (16U)
/*! DEVICE_ID - Device ID. */
#define PCIE_RC_TYPE1_DEV_ID_VEND_ID_REG_DEVICE_ID(x) (((uint32_t)(((uint32_t)(x)) << PCIE_RC_TYPE1_DEV_ID_VEND_ID_REG_DEVICE_ID_SHIFT)) & PCIE_RC_TYPE1_DEV_ID_VEND_ID_REG_DEVICE_ID_MASK)
/*! @} */

/*! @name TYPE1_STATUS_COMMAND_REG - Status and Command Register. */
/*! @{ */

#define PCIE_RC_TYPE1_STATUS_COMMAND_REG_IO_EN_MASK (0x1U)
#define PCIE_RC_TYPE1_STATUS_COMMAND_REG_IO_EN_SHIFT (0U)
/*! IO_EN - IO Space Enable.
 *  0b0..All received I/O accesses are caused to be handled as Unsupported Requests.
 *  0b1..The Function is enabled to decode the address and further process I/O Space accesses.
 */
#define PCIE_RC_TYPE1_STATUS_COMMAND_REG_IO_EN(x) (((uint32_t)(((uint32_t)(x)) << PCIE_RC_TYPE1_STATUS_COMMAND_REG_IO_EN_SHIFT)) & PCIE_RC_TYPE1_STATUS_COMMAND_REG_IO_EN_MASK)

#define PCIE_RC_TYPE1_STATUS_COMMAND_REG_MSE_MASK (0x2U)
#define PCIE_RC_TYPE1_STATUS_COMMAND_REG_MSE_SHIFT (1U)
/*! MSE - Memory Space Enable.
 *  0b0..All received Memory Space accesses are caused to be handled as Unsupported Requests.
 *  0b1..The Function is enabled to decode the address and further process Memory Space accesses.
 */
#define PCIE_RC_TYPE1_STATUS_COMMAND_REG_MSE(x)  (((uint32_t)(((uint32_t)(x)) << PCIE_RC_TYPE1_STATUS_COMMAND_REG_MSE_SHIFT)) & PCIE_RC_TYPE1_STATUS_COMMAND_REG_MSE_MASK)

#define PCIE_RC_TYPE1_STATUS_COMMAND_REG_BME_MASK (0x4U)
#define PCIE_RC_TYPE1_STATUS_COMMAND_REG_BME_SHIFT (2U)
/*! BME - Bus Master Enable. */
#define PCIE_RC_TYPE1_STATUS_COMMAND_REG_BME(x)  (((uint32_t)(((uint32_t)(x)) << PCIE_RC_TYPE1_STATUS_COMMAND_REG_BME_SHIFT)) & PCIE_RC_TYPE1_STATUS_COMMAND_REG_BME_MASK)

#define PCIE_RC_TYPE1_STATUS_COMMAND_REG_SCO_MASK (0x8U)
#define PCIE_RC_TYPE1_STATUS_COMMAND_REG_SCO_SHIFT (3U)
/*! SCO - Special Cycle Enable. */
#define PCIE_RC_TYPE1_STATUS_COMMAND_REG_SCO(x)  (((uint32_t)(((uint32_t)(x)) << PCIE_RC_TYPE1_STATUS_COMMAND_REG_SCO_SHIFT)) & PCIE_RC_TYPE1_STATUS_COMMAND_REG_SCO_MASK)

#define PCIE_RC_TYPE1_STATUS_COMMAND_REG_MWI_EN_MASK (0x10U)
#define PCIE_RC_TYPE1_STATUS_COMMAND_REG_MWI_EN_SHIFT (4U)
/*! MWI_EN - Memory Write and Invalidate. */
#define PCIE_RC_TYPE1_STATUS_COMMAND_REG_MWI_EN(x) (((uint32_t)(((uint32_t)(x)) << PCIE_RC_TYPE1_STATUS_COMMAND_REG_MWI_EN_SHIFT)) & PCIE_RC_TYPE1_STATUS_COMMAND_REG_MWI_EN_MASK)

#define PCIE_RC_TYPE1_STATUS_COMMAND_REG_VGAPS_MASK (0x20U)
#define PCIE_RC_TYPE1_STATUS_COMMAND_REG_VGAPS_SHIFT (5U)
/*! VGAPS - VGA Palette Snoop. */
#define PCIE_RC_TYPE1_STATUS_COMMAND_REG_VGAPS(x) (((uint32_t)(((uint32_t)(x)) << PCIE_RC_TYPE1_STATUS_COMMAND_REG_VGAPS_SHIFT)) & PCIE_RC_TYPE1_STATUS_COMMAND_REG_VGAPS_MASK)

#define PCIE_RC_TYPE1_STATUS_COMMAND_REG_PERREN_MASK (0x40U)
#define PCIE_RC_TYPE1_STATUS_COMMAND_REG_PERREN_SHIFT (6U)
/*! PERREN - Parity Error Response.
 *  0b0..Parity Error Response disable
 *  0b1..Parity Error Response enable
 */
#define PCIE_RC_TYPE1_STATUS_COMMAND_REG_PERREN(x) (((uint32_t)(((uint32_t)(x)) << PCIE_RC_TYPE1_STATUS_COMMAND_REG_PERREN_SHIFT)) & PCIE_RC_TYPE1_STATUS_COMMAND_REG_PERREN_MASK)

#define PCIE_RC_TYPE1_STATUS_COMMAND_REG_IDSEL_MASK (0x80U)
#define PCIE_RC_TYPE1_STATUS_COMMAND_REG_IDSEL_SHIFT (7U)
/*! IDSEL - IDSEL Stepping/Wait Cycle Control. */
#define PCIE_RC_TYPE1_STATUS_COMMAND_REG_IDSEL(x) (((uint32_t)(((uint32_t)(x)) << PCIE_RC_TYPE1_STATUS_COMMAND_REG_IDSEL_SHIFT)) & PCIE_RC_TYPE1_STATUS_COMMAND_REG_IDSEL_MASK)

#define PCIE_RC_TYPE1_STATUS_COMMAND_REG_SERREN_MASK (0x100U)
#define PCIE_RC_TYPE1_STATUS_COMMAND_REG_SERREN_SHIFT (8U)
/*! SERREN - SERR# Enable.
 *  0b1..This bit enables reporting upstream of non-fatal and Fatal errors detected by the Function.
 */
#define PCIE_RC_TYPE1_STATUS_COMMAND_REG_SERREN(x) (((uint32_t)(((uint32_t)(x)) << PCIE_RC_TYPE1_STATUS_COMMAND_REG_SERREN_SHIFT)) & PCIE_RC_TYPE1_STATUS_COMMAND_REG_SERREN_MASK)

#define PCIE_RC_TYPE1_STATUS_COMMAND_REG_INT_EN_MASK (0x400U)
#define PCIE_RC_TYPE1_STATUS_COMMAND_REG_INT_EN_SHIFT (10U)
/*! INT_EN - Interrupt Disable.
 *  0b1..When set, Functions are prevented from asserting INTx interrupts.
 */
#define PCIE_RC_TYPE1_STATUS_COMMAND_REG_INT_EN(x) (((uint32_t)(((uint32_t)(x)) << PCIE_RC_TYPE1_STATUS_COMMAND_REG_INT_EN_SHIFT)) & PCIE_RC_TYPE1_STATUS_COMMAND_REG_INT_EN_MASK)

#define PCIE_RC_TYPE1_STATUS_COMMAND_REG_RESERV_MASK (0xF800U)
#define PCIE_RC_TYPE1_STATUS_COMMAND_REG_RESERV_SHIFT (11U)
/*! RESERV - Reserved.
 *  0b00000..Reserved
 */
#define PCIE_RC_TYPE1_STATUS_COMMAND_REG_RESERV(x) (((uint32_t)(((uint32_t)(x)) << PCIE_RC_TYPE1_STATUS_COMMAND_REG_RESERV_SHIFT)) & PCIE_RC_TYPE1_STATUS_COMMAND_REG_RESERV_MASK)

#define PCIE_RC_TYPE1_STATUS_COMMAND_REG_INT_STATUS_MASK (0x80000U)
#define PCIE_RC_TYPE1_STATUS_COMMAND_REG_INT_STATUS_SHIFT (19U)
/*! INT_STATUS - Interrupt Status.
 *  0b1..Indicates that an INTx emulation interrupt is pending internally in the Function.
 */
#define PCIE_RC_TYPE1_STATUS_COMMAND_REG_INT_STATUS(x) (((uint32_t)(((uint32_t)(x)) << PCIE_RC_TYPE1_STATUS_COMMAND_REG_INT_STATUS_SHIFT)) & PCIE_RC_TYPE1_STATUS_COMMAND_REG_INT_STATUS_MASK)

#define PCIE_RC_TYPE1_STATUS_COMMAND_REG_CAP_LIST_MASK (0x100000U)
#define PCIE_RC_TYPE1_STATUS_COMMAND_REG_CAP_LIST_SHIFT (20U)
/*! CAP_LIST - Capabilities List. */
#define PCIE_RC_TYPE1_STATUS_COMMAND_REG_CAP_LIST(x) (((uint32_t)(((uint32_t)(x)) << PCIE_RC_TYPE1_STATUS_COMMAND_REG_CAP_LIST_SHIFT)) & PCIE_RC_TYPE1_STATUS_COMMAND_REG_CAP_LIST_MASK)

#define PCIE_RC_TYPE1_STATUS_COMMAND_REG_FAST_66MHZ_CAP_MASK (0x200000U)
#define PCIE_RC_TYPE1_STATUS_COMMAND_REG_FAST_66MHZ_CAP_SHIFT (21U)
/*! FAST_66MHZ_CAP - 66 MHz Capable. */
#define PCIE_RC_TYPE1_STATUS_COMMAND_REG_FAST_66MHZ_CAP(x) (((uint32_t)(((uint32_t)(x)) << PCIE_RC_TYPE1_STATUS_COMMAND_REG_FAST_66MHZ_CAP_SHIFT)) & PCIE_RC_TYPE1_STATUS_COMMAND_REG_FAST_66MHZ_CAP_MASK)

#define PCIE_RC_TYPE1_STATUS_COMMAND_REG_FAST_B2B_CAP_MASK (0x800000U)
#define PCIE_RC_TYPE1_STATUS_COMMAND_REG_FAST_B2B_CAP_SHIFT (23U)
/*! FAST_B2B_CAP - Fast Back-to-Back Transactions Capable. */
#define PCIE_RC_TYPE1_STATUS_COMMAND_REG_FAST_B2B_CAP(x) (((uint32_t)(((uint32_t)(x)) << PCIE_RC_TYPE1_STATUS_COMMAND_REG_FAST_B2B_CAP_SHIFT)) & PCIE_RC_TYPE1_STATUS_COMMAND_REG_FAST_B2B_CAP_MASK)

#define PCIE_RC_TYPE1_STATUS_COMMAND_REG_MASTER_DPE_MASK (0x1000000U)
#define PCIE_RC_TYPE1_STATUS_COMMAND_REG_MASTER_DPE_SHIFT (24U)
/*! MASTER_DPE - Master Data Parity Error. */
#define PCIE_RC_TYPE1_STATUS_COMMAND_REG_MASTER_DPE(x) (((uint32_t)(((uint32_t)(x)) << PCIE_RC_TYPE1_STATUS_COMMAND_REG_MASTER_DPE_SHIFT)) & PCIE_RC_TYPE1_STATUS_COMMAND_REG_MASTER_DPE_MASK)

#define PCIE_RC_TYPE1_STATUS_COMMAND_REG_DEV_SEL_TIMING_MASK (0x6000000U)
#define PCIE_RC_TYPE1_STATUS_COMMAND_REG_DEV_SEL_TIMING_SHIFT (25U)
/*! DEV_SEL_TIMING - DEVSEL Timing. */
#define PCIE_RC_TYPE1_STATUS_COMMAND_REG_DEV_SEL_TIMING(x) (((uint32_t)(((uint32_t)(x)) << PCIE_RC_TYPE1_STATUS_COMMAND_REG_DEV_SEL_TIMING_SHIFT)) & PCIE_RC_TYPE1_STATUS_COMMAND_REG_DEV_SEL_TIMING_MASK)

#define PCIE_RC_TYPE1_STATUS_COMMAND_REG_SIGNALED_TARGET_ABORT_MASK (0x8000000U)
#define PCIE_RC_TYPE1_STATUS_COMMAND_REG_SIGNALED_TARGET_ABORT_SHIFT (27U)
/*! SIGNALED_TARGET_ABORT - Signaled Target Abort. */
#define PCIE_RC_TYPE1_STATUS_COMMAND_REG_SIGNALED_TARGET_ABORT(x) (((uint32_t)(((uint32_t)(x)) << PCIE_RC_TYPE1_STATUS_COMMAND_REG_SIGNALED_TARGET_ABORT_SHIFT)) & PCIE_RC_TYPE1_STATUS_COMMAND_REG_SIGNALED_TARGET_ABORT_MASK)

#define PCIE_RC_TYPE1_STATUS_COMMAND_REG_RCVD_TARGET_ABORT_MASK (0x10000000U)
#define PCIE_RC_TYPE1_STATUS_COMMAND_REG_RCVD_TARGET_ABORT_SHIFT (28U)
/*! RCVD_TARGET_ABORT - Received Target Abort. */
#define PCIE_RC_TYPE1_STATUS_COMMAND_REG_RCVD_TARGET_ABORT(x) (((uint32_t)(((uint32_t)(x)) << PCIE_RC_TYPE1_STATUS_COMMAND_REG_RCVD_TARGET_ABORT_SHIFT)) & PCIE_RC_TYPE1_STATUS_COMMAND_REG_RCVD_TARGET_ABORT_MASK)

#define PCIE_RC_TYPE1_STATUS_COMMAND_REG_RCVD_MASTER_ABORT_MASK (0x20000000U)
#define PCIE_RC_TYPE1_STATUS_COMMAND_REG_RCVD_MASTER_ABORT_SHIFT (29U)
/*! RCVD_MASTER_ABORT - Received Master Abort. */
#define PCIE_RC_TYPE1_STATUS_COMMAND_REG_RCVD_MASTER_ABORT(x) (((uint32_t)(((uint32_t)(x)) << PCIE_RC_TYPE1_STATUS_COMMAND_REG_RCVD_MASTER_ABORT_SHIFT)) & PCIE_RC_TYPE1_STATUS_COMMAND_REG_RCVD_MASTER_ABORT_MASK)

#define PCIE_RC_TYPE1_STATUS_COMMAND_REG_SIGNALED_SYS_ERROR_MASK (0x40000000U)
#define PCIE_RC_TYPE1_STATUS_COMMAND_REG_SIGNALED_SYS_ERROR_SHIFT (30U)
/*! SIGNALED_SYS_ERROR - Signaled System Error.
 *  0b1..This bit is set when a Function sends an ERR_FATAL or ERR_NONFATAL Message, and the SERR# Enable bit in the Command register is 1b.
 */
#define PCIE_RC_TYPE1_STATUS_COMMAND_REG_SIGNALED_SYS_ERROR(x) (((uint32_t)(((uint32_t)(x)) << PCIE_RC_TYPE1_STATUS_COMMAND_REG_SIGNALED_SYS_ERROR_SHIFT)) & PCIE_RC_TYPE1_STATUS_COMMAND_REG_SIGNALED_SYS_ERROR_MASK)

#define PCIE_RC_TYPE1_STATUS_COMMAND_REG_DETECTED_PARITY_ERROR_MASK (0x80000000U)
#define PCIE_RC_TYPE1_STATUS_COMMAND_REG_DETECTED_PARITY_ERROR_SHIFT (31U)
/*! DETECTED_PARITY_ERROR - Detected Parity Error.
 *  0b1..This bit is set by a Function whenever it receives a Poisoned TLP, regardless of the state the Parity
 *       Error Response bit in the Command register.
 */
#define PCIE_RC_TYPE1_STATUS_COMMAND_REG_DETECTED_PARITY_ERROR(x) (((uint32_t)(((uint32_t)(x)) << PCIE_RC_TYPE1_STATUS_COMMAND_REG_DETECTED_PARITY_ERROR_SHIFT)) & PCIE_RC_TYPE1_STATUS_COMMAND_REG_DETECTED_PARITY_ERROR_MASK)
/*! @} */

/*! @name TYPE1_CLASS_CODE_REV_ID_REG - Class Code and Revision ID Register. */
/*! @{ */

#define PCIE_RC_TYPE1_CLASS_CODE_REV_ID_REG_REVISION_ID_MASK (0xFFU)
#define PCIE_RC_TYPE1_CLASS_CODE_REV_ID_REG_REVISION_ID_SHIFT (0U)
/*! REVISION_ID - Revision ID. */
#define PCIE_RC_TYPE1_CLASS_CODE_REV_ID_REG_REVISION_ID(x) (((uint32_t)(((uint32_t)(x)) << PCIE_RC_TYPE1_CLASS_CODE_REV_ID_REG_REVISION_ID_SHIFT)) & PCIE_RC_TYPE1_CLASS_CODE_REV_ID_REG_REVISION_ID_MASK)

#define PCIE_RC_TYPE1_CLASS_CODE_REV_ID_REG_PROGRAM_INTERFACE_MASK (0xFF00U)
#define PCIE_RC_TYPE1_CLASS_CODE_REV_ID_REG_PROGRAM_INTERFACE_SHIFT (8U)
/*! PROGRAM_INTERFACE - Programming Interface. */
#define PCIE_RC_TYPE1_CLASS_CODE_REV_ID_REG_PROGRAM_INTERFACE(x) (((uint32_t)(((uint32_t)(x)) << PCIE_RC_TYPE1_CLASS_CODE_REV_ID_REG_PROGRAM_INTERFACE_SHIFT)) & PCIE_RC_TYPE1_CLASS_CODE_REV_ID_REG_PROGRAM_INTERFACE_MASK)

#define PCIE_RC_TYPE1_CLASS_CODE_REV_ID_REG_SUBCLASS_CODE_MASK (0xFF0000U)
#define PCIE_RC_TYPE1_CLASS_CODE_REV_ID_REG_SUBCLASS_CODE_SHIFT (16U)
/*! SUBCLASS_CODE - Sub-Class Code. */
#define PCIE_RC_TYPE1_CLASS_CODE_REV_ID_REG_SUBCLASS_CODE(x) (((uint32_t)(((uint32_t)(x)) << PCIE_RC_TYPE1_CLASS_CODE_REV_ID_REG_SUBCLASS_CODE_SHIFT)) & PCIE_RC_TYPE1_CLASS_CODE_REV_ID_REG_SUBCLASS_CODE_MASK)

#define PCIE_RC_TYPE1_CLASS_CODE_REV_ID_REG_BASE_CLASS_CODE_MASK (0xFF000000U)
#define PCIE_RC_TYPE1_CLASS_CODE_REV_ID_REG_BASE_CLASS_CODE_SHIFT (24U)
/*! BASE_CLASS_CODE - Base Class Code. */
#define PCIE_RC_TYPE1_CLASS_CODE_REV_ID_REG_BASE_CLASS_CODE(x) (((uint32_t)(((uint32_t)(x)) << PCIE_RC_TYPE1_CLASS_CODE_REV_ID_REG_BASE_CLASS_CODE_SHIFT)) & PCIE_RC_TYPE1_CLASS_CODE_REV_ID_REG_BASE_CLASS_CODE_MASK)
/*! @} */

/*! @name TYPE1_BIST_HDR_TYPE_LAT_CACHE_LINE_SIZE_REG - BIST, Header Type, Latency Timer, and Cache Line Size Register. */
/*! @{ */

#define PCIE_RC_TYPE1_BIST_HDR_TYPE_LAT_CACHE_LINE_SIZE_REG_CACHE_LINE_SIZE_MASK (0xFFU)
#define PCIE_RC_TYPE1_BIST_HDR_TYPE_LAT_CACHE_LINE_SIZE_REG_CACHE_LINE_SIZE_SHIFT (0U)
/*! CACHE_LINE_SIZE - Cache Line Size. */
#define PCIE_RC_TYPE1_BIST_HDR_TYPE_LAT_CACHE_LINE_SIZE_REG_CACHE_LINE_SIZE(x) (((uint32_t)(((uint32_t)(x)) << PCIE_RC_TYPE1_BIST_HDR_TYPE_LAT_CACHE_LINE_SIZE_REG_CACHE_LINE_SIZE_SHIFT)) & PCIE_RC_TYPE1_BIST_HDR_TYPE_LAT_CACHE_LINE_SIZE_REG_CACHE_LINE_SIZE_MASK)

#define PCIE_RC_TYPE1_BIST_HDR_TYPE_LAT_CACHE_LINE_SIZE_REG_LATENCY_MASTER_TIMER_MASK (0xFF00U)
#define PCIE_RC_TYPE1_BIST_HDR_TYPE_LAT_CACHE_LINE_SIZE_REG_LATENCY_MASTER_TIMER_SHIFT (8U)
/*! LATENCY_MASTER_TIMER - Latency Timer. */
#define PCIE_RC_TYPE1_BIST_HDR_TYPE_LAT_CACHE_LINE_SIZE_REG_LATENCY_MASTER_TIMER(x) (((uint32_t)(((uint32_t)(x)) << PCIE_RC_TYPE1_BIST_HDR_TYPE_LAT_CACHE_LINE_SIZE_REG_LATENCY_MASTER_TIMER_SHIFT)) & PCIE_RC_TYPE1_BIST_HDR_TYPE_LAT_CACHE_LINE_SIZE_REG_LATENCY_MASTER_TIMER_MASK)

#define PCIE_RC_TYPE1_BIST_HDR_TYPE_LAT_CACHE_LINE_SIZE_REG_HEADER_TYPE_MASK (0x7F0000U)
#define PCIE_RC_TYPE1_BIST_HDR_TYPE_LAT_CACHE_LINE_SIZE_REG_HEADER_TYPE_SHIFT (16U)
/*! HEADER_TYPE - Header Layout. */
#define PCIE_RC_TYPE1_BIST_HDR_TYPE_LAT_CACHE_LINE_SIZE_REG_HEADER_TYPE(x) (((uint32_t)(((uint32_t)(x)) << PCIE_RC_TYPE1_BIST_HDR_TYPE_LAT_CACHE_LINE_SIZE_REG_HEADER_TYPE_SHIFT)) & PCIE_RC_TYPE1_BIST_HDR_TYPE_LAT_CACHE_LINE_SIZE_REG_HEADER_TYPE_MASK)

#define PCIE_RC_TYPE1_BIST_HDR_TYPE_LAT_CACHE_LINE_SIZE_REG_MULTI_FUNC_MASK (0x800000U)
#define PCIE_RC_TYPE1_BIST_HDR_TYPE_LAT_CACHE_LINE_SIZE_REG_MULTI_FUNC_SHIFT (23U)
/*! MULTI_FUNC - Multi-Function Device.
 *  0b0..Software must not probe for Functions other than Function 0 unless explicitly indicated by another
 *       mechanism, such as an ARI or SR-IOV Capability structure.
 *  0b1..Indicates that the device may contain multiple Functions, but not necessarily. Software is permitted to
 *       probe for Functions other than Function 0.
 */
#define PCIE_RC_TYPE1_BIST_HDR_TYPE_LAT_CACHE_LINE_SIZE_REG_MULTI_FUNC(x) (((uint32_t)(((uint32_t)(x)) << PCIE_RC_TYPE1_BIST_HDR_TYPE_LAT_CACHE_LINE_SIZE_REG_MULTI_FUNC_SHIFT)) & PCIE_RC_TYPE1_BIST_HDR_TYPE_LAT_CACHE_LINE_SIZE_REG_MULTI_FUNC_MASK)

#define PCIE_RC_TYPE1_BIST_HDR_TYPE_LAT_CACHE_LINE_SIZE_REG_BIST_MASK (0xFF000000U)
#define PCIE_RC_TYPE1_BIST_HDR_TYPE_LAT_CACHE_LINE_SIZE_REG_BIST_SHIFT (24U)
/*! BIST - BIST.
 *  0b00000000..DEFAULT value.
 *  0b11111111..LAST value.
 */
#define PCIE_RC_TYPE1_BIST_HDR_TYPE_LAT_CACHE_LINE_SIZE_REG_BIST(x) (((uint32_t)(((uint32_t)(x)) << PCIE_RC_TYPE1_BIST_HDR_TYPE_LAT_CACHE_LINE_SIZE_REG_BIST_SHIFT)) & PCIE_RC_TYPE1_BIST_HDR_TYPE_LAT_CACHE_LINE_SIZE_REG_BIST_MASK)
/*! @} */

/*! @name BAR0_REG - BAR0 Register. */
/*! @{ */

#define PCIE_RC_BAR0_REG_BAR0_MEM_IO_MASK        (0x1U)
#define PCIE_RC_BAR0_REG_BAR0_MEM_IO_SHIFT       (0U)
/*! BAR0_MEM_IO - - BAR0 Memory Space Indicator. */
#define PCIE_RC_BAR0_REG_BAR0_MEM_IO(x)          (((uint32_t)(((uint32_t)(x)) << PCIE_RC_BAR0_REG_BAR0_MEM_IO_SHIFT)) & PCIE_RC_BAR0_REG_BAR0_MEM_IO_MASK)

#define PCIE_RC_BAR0_REG_BAR0_TYPE_MASK          (0x6U)
#define PCIE_RC_BAR0_REG_BAR0_TYPE_SHIFT         (1U)
/*! BAR0_TYPE - - BAR0 Type.
 *  0b00..Base register is 32 bits wide and can be mapped anywhere in the 32 address bit Memory Space.
 *  0b01..Reserved.
 *  0b10..Base register is 64 bits wide and can be mapped anywhere in the 64 address bit Memory Space.
 *  0b11..Reserved.
 */
#define PCIE_RC_BAR0_REG_BAR0_TYPE(x)            (((uint32_t)(((uint32_t)(x)) << PCIE_RC_BAR0_REG_BAR0_TYPE_SHIFT)) & PCIE_RC_BAR0_REG_BAR0_TYPE_MASK)

#define PCIE_RC_BAR0_REG_BAR0_PREFETCH_MASK      (0x8U)
#define PCIE_RC_BAR0_REG_BAR0_PREFETCH_SHIFT     (3U)
/*! BAR0_PREFETCH - - BAR0 Prefetchable. */
#define PCIE_RC_BAR0_REG_BAR0_PREFETCH(x)        (((uint32_t)(((uint32_t)(x)) << PCIE_RC_BAR0_REG_BAR0_PREFETCH_SHIFT)) & PCIE_RC_BAR0_REG_BAR0_PREFETCH_MASK)

#define PCIE_RC_BAR0_REG_BAR0_START_MASK         (0xFFFFFFF0U)
#define PCIE_RC_BAR0_REG_BAR0_START_SHIFT        (4U)
/*! BAR0_START - - BAR0_START. */
#define PCIE_RC_BAR0_REG_BAR0_START(x)           (((uint32_t)(((uint32_t)(x)) << PCIE_RC_BAR0_REG_BAR0_START_SHIFT)) & PCIE_RC_BAR0_REG_BAR0_START_MASK)
/*! @} */

/*! @name BAR1_REG - BAR1 Register. */
/*! @{ */

#define PCIE_RC_BAR1_REG_BAR1_MEM_IO_MASK        (0x1U)
#define PCIE_RC_BAR1_REG_BAR1_MEM_IO_SHIFT       (0U)
/*! BAR1_MEM_IO - - BAR1 Memory Space Indicator. */
#define PCIE_RC_BAR1_REG_BAR1_MEM_IO(x)          (((uint32_t)(((uint32_t)(x)) << PCIE_RC_BAR1_REG_BAR1_MEM_IO_SHIFT)) & PCIE_RC_BAR1_REG_BAR1_MEM_IO_MASK)

#define PCIE_RC_BAR1_REG_BAR1_TYPE_MASK          (0x6U)
#define PCIE_RC_BAR1_REG_BAR1_TYPE_SHIFT         (1U)
/*! BAR1_TYPE - - BAR1 Type.
 *  0b00..Base register is 32 bits wide and can be mapped anywhere in the 32 address bit Memory Space.
 *  0b01..Reserved.
 *  0b10..Base register is 64 bits wide and can be mapped anywhere in the 64 address bit Memory Space.
 *  0b11..Reserved.
 */
#define PCIE_RC_BAR1_REG_BAR1_TYPE(x)            (((uint32_t)(((uint32_t)(x)) << PCIE_RC_BAR1_REG_BAR1_TYPE_SHIFT)) & PCIE_RC_BAR1_REG_BAR1_TYPE_MASK)

#define PCIE_RC_BAR1_REG_BAR1_PREFETCH_MASK      (0x8U)
#define PCIE_RC_BAR1_REG_BAR1_PREFETCH_SHIFT     (3U)
/*! BAR1_PREFETCH - - BAR1 Prefetchable. */
#define PCIE_RC_BAR1_REG_BAR1_PREFETCH(x)        (((uint32_t)(((uint32_t)(x)) << PCIE_RC_BAR1_REG_BAR1_PREFETCH_SHIFT)) & PCIE_RC_BAR1_REG_BAR1_PREFETCH_MASK)

#define PCIE_RC_BAR1_REG_BAR1_START_MASK         (0xFFFFFFF0U)
#define PCIE_RC_BAR1_REG_BAR1_START_SHIFT        (4U)
/*! BAR1_START - - BAR1 Base Address. */
#define PCIE_RC_BAR1_REG_BAR1_START(x)           (((uint32_t)(((uint32_t)(x)) << PCIE_RC_BAR1_REG_BAR1_START_SHIFT)) & PCIE_RC_BAR1_REG_BAR1_START_MASK)
/*! @} */

/*! @name SEC_LAT_TIMER_SUB_BUS_SEC_BUS_PRI_BUS_REG - Secondary Latency Timer, Subordinate Bus Number, Secondary Bus Number, and Primary Bus Number Register. */
/*! @{ */

#define PCIE_RC_SEC_LAT_TIMER_SUB_BUS_SEC_BUS_PRI_BUS_REG_PRIM_BUS_MASK (0xFFU)
#define PCIE_RC_SEC_LAT_TIMER_SUB_BUS_SEC_BUS_PRI_BUS_REG_PRIM_BUS_SHIFT (0U)
/*! PRIM_BUS - Primary Bus Number. */
#define PCIE_RC_SEC_LAT_TIMER_SUB_BUS_SEC_BUS_PRI_BUS_REG_PRIM_BUS(x) (((uint32_t)(((uint32_t)(x)) << PCIE_RC_SEC_LAT_TIMER_SUB_BUS_SEC_BUS_PRI_BUS_REG_PRIM_BUS_SHIFT)) & PCIE_RC_SEC_LAT_TIMER_SUB_BUS_SEC_BUS_PRI_BUS_REG_PRIM_BUS_MASK)

#define PCIE_RC_SEC_LAT_TIMER_SUB_BUS_SEC_BUS_PRI_BUS_REG_SEC_BUS_MASK (0xFF00U)
#define PCIE_RC_SEC_LAT_TIMER_SUB_BUS_SEC_BUS_PRI_BUS_REG_SEC_BUS_SHIFT (8U)
/*! SEC_BUS - Secondary Bus Number. */
#define PCIE_RC_SEC_LAT_TIMER_SUB_BUS_SEC_BUS_PRI_BUS_REG_SEC_BUS(x) (((uint32_t)(((uint32_t)(x)) << PCIE_RC_SEC_LAT_TIMER_SUB_BUS_SEC_BUS_PRI_BUS_REG_SEC_BUS_SHIFT)) & PCIE_RC_SEC_LAT_TIMER_SUB_BUS_SEC_BUS_PRI_BUS_REG_SEC_BUS_MASK)

#define PCIE_RC_SEC_LAT_TIMER_SUB_BUS_SEC_BUS_PRI_BUS_REG_SUB_BUS_MASK (0xFF0000U)
#define PCIE_RC_SEC_LAT_TIMER_SUB_BUS_SEC_BUS_PRI_BUS_REG_SUB_BUS_SHIFT (16U)
/*! SUB_BUS - Subordinate Bus Number. */
#define PCIE_RC_SEC_LAT_TIMER_SUB_BUS_SEC_BUS_PRI_BUS_REG_SUB_BUS(x) (((uint32_t)(((uint32_t)(x)) << PCIE_RC_SEC_LAT_TIMER_SUB_BUS_SEC_BUS_PRI_BUS_REG_SUB_BUS_SHIFT)) & PCIE_RC_SEC_LAT_TIMER_SUB_BUS_SEC_BUS_PRI_BUS_REG_SUB_BUS_MASK)

#define PCIE_RC_SEC_LAT_TIMER_SUB_BUS_SEC_BUS_PRI_BUS_REG_SEC_LAT_TIMER_MASK (0xFF000000U)
#define PCIE_RC_SEC_LAT_TIMER_SUB_BUS_SEC_BUS_PRI_BUS_REG_SEC_LAT_TIMER_SHIFT (24U)
/*! SEC_LAT_TIMER - Secondary Latency Timer. */
#define PCIE_RC_SEC_LAT_TIMER_SUB_BUS_SEC_BUS_PRI_BUS_REG_SEC_LAT_TIMER(x) (((uint32_t)(((uint32_t)(x)) << PCIE_RC_SEC_LAT_TIMER_SUB_BUS_SEC_BUS_PRI_BUS_REG_SEC_LAT_TIMER_SHIFT)) & PCIE_RC_SEC_LAT_TIMER_SUB_BUS_SEC_BUS_PRI_BUS_REG_SEC_LAT_TIMER_MASK)
/*! @} */

/*! @name SEC_STAT_IO_LIMIT_IO_BASE_REG - Secondary Status, and I/O Limit and Base Register. */
/*! @{ */

#define PCIE_RC_SEC_STAT_IO_LIMIT_IO_BASE_REG_IO_DECODE_MASK (0x1U)
#define PCIE_RC_SEC_STAT_IO_LIMIT_IO_BASE_REG_IO_DECODE_SHIFT (0U)
/*! IO_DECODE - I/O Addressing Encode (IO Base Address).
 *  0b0..The bridge supports only 16-bit I/O addressing (for ISA compatibility).
 *  0b1..The bridge supports 32-bit I/O addressing.
 */
#define PCIE_RC_SEC_STAT_IO_LIMIT_IO_BASE_REG_IO_DECODE(x) (((uint32_t)(((uint32_t)(x)) << PCIE_RC_SEC_STAT_IO_LIMIT_IO_BASE_REG_IO_DECODE_SHIFT)) & PCIE_RC_SEC_STAT_IO_LIMIT_IO_BASE_REG_IO_DECODE_MASK)

#define PCIE_RC_SEC_STAT_IO_LIMIT_IO_BASE_REG_IO_RESERV_MASK (0xEU)
#define PCIE_RC_SEC_STAT_IO_LIMIT_IO_BASE_REG_IO_RESERV_SHIFT (1U)
/*! IO_RESERV - Reserved. */
#define PCIE_RC_SEC_STAT_IO_LIMIT_IO_BASE_REG_IO_RESERV(x) (((uint32_t)(((uint32_t)(x)) << PCIE_RC_SEC_STAT_IO_LIMIT_IO_BASE_REG_IO_RESERV_SHIFT)) & PCIE_RC_SEC_STAT_IO_LIMIT_IO_BASE_REG_IO_RESERV_MASK)

#define PCIE_RC_SEC_STAT_IO_LIMIT_IO_BASE_REG_IO_BASE_MASK (0xF0U)
#define PCIE_RC_SEC_STAT_IO_LIMIT_IO_BASE_REG_IO_BASE_SHIFT (4U)
/*! IO_BASE - I/O Base Address. */
#define PCIE_RC_SEC_STAT_IO_LIMIT_IO_BASE_REG_IO_BASE(x) (((uint32_t)(((uint32_t)(x)) << PCIE_RC_SEC_STAT_IO_LIMIT_IO_BASE_REG_IO_BASE_SHIFT)) & PCIE_RC_SEC_STAT_IO_LIMIT_IO_BASE_REG_IO_BASE_MASK)

#define PCIE_RC_SEC_STAT_IO_LIMIT_IO_BASE_REG_IO_DECODE_BIT8_MASK (0x100U)
#define PCIE_RC_SEC_STAT_IO_LIMIT_IO_BASE_REG_IO_DECODE_BIT8_SHIFT (8U)
/*! IO_DECODE_BIT8 - I/O Addressing Encode (IO Limit Address).
 *  0b0..The bridge supports only 16-bit I/O addressing (for ISA compatibility).
 *  0b1..The bridge supports 32-bit I/O addressing.
 */
#define PCIE_RC_SEC_STAT_IO_LIMIT_IO_BASE_REG_IO_DECODE_BIT8(x) (((uint32_t)(((uint32_t)(x)) << PCIE_RC_SEC_STAT_IO_LIMIT_IO_BASE_REG_IO_DECODE_BIT8_SHIFT)) & PCIE_RC_SEC_STAT_IO_LIMIT_IO_BASE_REG_IO_DECODE_BIT8_MASK)

#define PCIE_RC_SEC_STAT_IO_LIMIT_IO_BASE_REG_IO_RESERV1_MASK (0xE00U)
#define PCIE_RC_SEC_STAT_IO_LIMIT_IO_BASE_REG_IO_RESERV1_SHIFT (9U)
/*! IO_RESERV1 - Reserved. */
#define PCIE_RC_SEC_STAT_IO_LIMIT_IO_BASE_REG_IO_RESERV1(x) (((uint32_t)(((uint32_t)(x)) << PCIE_RC_SEC_STAT_IO_LIMIT_IO_BASE_REG_IO_RESERV1_SHIFT)) & PCIE_RC_SEC_STAT_IO_LIMIT_IO_BASE_REG_IO_RESERV1_MASK)

#define PCIE_RC_SEC_STAT_IO_LIMIT_IO_BASE_REG_IO_LIMIT_MASK (0xF000U)
#define PCIE_RC_SEC_STAT_IO_LIMIT_IO_BASE_REG_IO_LIMIT_SHIFT (12U)
/*! IO_LIMIT - I/O Limit Address. */
#define PCIE_RC_SEC_STAT_IO_LIMIT_IO_BASE_REG_IO_LIMIT(x) (((uint32_t)(((uint32_t)(x)) << PCIE_RC_SEC_STAT_IO_LIMIT_IO_BASE_REG_IO_LIMIT_SHIFT)) & PCIE_RC_SEC_STAT_IO_LIMIT_IO_BASE_REG_IO_LIMIT_MASK)

#define PCIE_RC_SEC_STAT_IO_LIMIT_IO_BASE_REG_SEC_STAT_RESERV_MASK (0x7F0000U)
#define PCIE_RC_SEC_STAT_IO_LIMIT_IO_BASE_REG_SEC_STAT_RESERV_SHIFT (16U)
/*! SEC_STAT_RESERV - Reserved. */
#define PCIE_RC_SEC_STAT_IO_LIMIT_IO_BASE_REG_SEC_STAT_RESERV(x) (((uint32_t)(((uint32_t)(x)) << PCIE_RC_SEC_STAT_IO_LIMIT_IO_BASE_REG_SEC_STAT_RESERV_SHIFT)) & PCIE_RC_SEC_STAT_IO_LIMIT_IO_BASE_REG_SEC_STAT_RESERV_MASK)

#define PCIE_RC_SEC_STAT_IO_LIMIT_IO_BASE_REG_SEC_STAT_MDPE_MASK (0x1000000U)
#define PCIE_RC_SEC_STAT_IO_LIMIT_IO_BASE_REG_SEC_STAT_MDPE_SHIFT (24U)
/*! SEC_STAT_MDPE - Master Data Parity Error. */
#define PCIE_RC_SEC_STAT_IO_LIMIT_IO_BASE_REG_SEC_STAT_MDPE(x) (((uint32_t)(((uint32_t)(x)) << PCIE_RC_SEC_STAT_IO_LIMIT_IO_BASE_REG_SEC_STAT_MDPE_SHIFT)) & PCIE_RC_SEC_STAT_IO_LIMIT_IO_BASE_REG_SEC_STAT_MDPE_MASK)

#define PCIE_RC_SEC_STAT_IO_LIMIT_IO_BASE_REG_SEC_STAT_SIG_TRGT_ABRT_MASK (0x8000000U)
#define PCIE_RC_SEC_STAT_IO_LIMIT_IO_BASE_REG_SEC_STAT_SIG_TRGT_ABRT_SHIFT (27U)
/*! SEC_STAT_SIG_TRGT_ABRT - Signaled Target Abort. */
#define PCIE_RC_SEC_STAT_IO_LIMIT_IO_BASE_REG_SEC_STAT_SIG_TRGT_ABRT(x) (((uint32_t)(((uint32_t)(x)) << PCIE_RC_SEC_STAT_IO_LIMIT_IO_BASE_REG_SEC_STAT_SIG_TRGT_ABRT_SHIFT)) & PCIE_RC_SEC_STAT_IO_LIMIT_IO_BASE_REG_SEC_STAT_SIG_TRGT_ABRT_MASK)

#define PCIE_RC_SEC_STAT_IO_LIMIT_IO_BASE_REG_SEC_STAT_RCVD_TRGT_ABRT_MASK (0x10000000U)
#define PCIE_RC_SEC_STAT_IO_LIMIT_IO_BASE_REG_SEC_STAT_RCVD_TRGT_ABRT_SHIFT (28U)
/*! SEC_STAT_RCVD_TRGT_ABRT - Received Target Abort. */
#define PCIE_RC_SEC_STAT_IO_LIMIT_IO_BASE_REG_SEC_STAT_RCVD_TRGT_ABRT(x) (((uint32_t)(((uint32_t)(x)) << PCIE_RC_SEC_STAT_IO_LIMIT_IO_BASE_REG_SEC_STAT_RCVD_TRGT_ABRT_SHIFT)) & PCIE_RC_SEC_STAT_IO_LIMIT_IO_BASE_REG_SEC_STAT_RCVD_TRGT_ABRT_MASK)

#define PCIE_RC_SEC_STAT_IO_LIMIT_IO_BASE_REG_SEC_STAT_RCVD_MSTR_ABRT_MASK (0x20000000U)
#define PCIE_RC_SEC_STAT_IO_LIMIT_IO_BASE_REG_SEC_STAT_RCVD_MSTR_ABRT_SHIFT (29U)
/*! SEC_STAT_RCVD_MSTR_ABRT - Received Master Abort. */
#define PCIE_RC_SEC_STAT_IO_LIMIT_IO_BASE_REG_SEC_STAT_RCVD_MSTR_ABRT(x) (((uint32_t)(((uint32_t)(x)) << PCIE_RC_SEC_STAT_IO_LIMIT_IO_BASE_REG_SEC_STAT_RCVD_MSTR_ABRT_SHIFT)) & PCIE_RC_SEC_STAT_IO_LIMIT_IO_BASE_REG_SEC_STAT_RCVD_MSTR_ABRT_MASK)

#define PCIE_RC_SEC_STAT_IO_LIMIT_IO_BASE_REG_SEC_STAT_RCVD_SYS_ERR_MASK (0x40000000U)
#define PCIE_RC_SEC_STAT_IO_LIMIT_IO_BASE_REG_SEC_STAT_RCVD_SYS_ERR_SHIFT (30U)
/*! SEC_STAT_RCVD_SYS_ERR - Received System Error. */
#define PCIE_RC_SEC_STAT_IO_LIMIT_IO_BASE_REG_SEC_STAT_RCVD_SYS_ERR(x) (((uint32_t)(((uint32_t)(x)) << PCIE_RC_SEC_STAT_IO_LIMIT_IO_BASE_REG_SEC_STAT_RCVD_SYS_ERR_SHIFT)) & PCIE_RC_SEC_STAT_IO_LIMIT_IO_BASE_REG_SEC_STAT_RCVD_SYS_ERR_MASK)

#define PCIE_RC_SEC_STAT_IO_LIMIT_IO_BASE_REG_SEC_STAT_DPE_MASK (0x80000000U)
#define PCIE_RC_SEC_STAT_IO_LIMIT_IO_BASE_REG_SEC_STAT_DPE_SHIFT (31U)
/*! SEC_STAT_DPE - Detected Parity Error. */
#define PCIE_RC_SEC_STAT_IO_LIMIT_IO_BASE_REG_SEC_STAT_DPE(x) (((uint32_t)(((uint32_t)(x)) << PCIE_RC_SEC_STAT_IO_LIMIT_IO_BASE_REG_SEC_STAT_DPE_SHIFT)) & PCIE_RC_SEC_STAT_IO_LIMIT_IO_BASE_REG_SEC_STAT_DPE_MASK)
/*! @} */

/*! @name MEM_LIMIT_MEM_BASE_REG - Memory Limit and Base Register. */
/*! @{ */

#define PCIE_RC_MEM_LIMIT_MEM_BASE_REG_MEM_BASE_RESERV_MASK (0xFU)
#define PCIE_RC_MEM_LIMIT_MEM_BASE_REG_MEM_BASE_RESERV_SHIFT (0U)
/*! MEM_BASE_RESERV - Reserved. */
#define PCIE_RC_MEM_LIMIT_MEM_BASE_REG_MEM_BASE_RESERV(x) (((uint32_t)(((uint32_t)(x)) << PCIE_RC_MEM_LIMIT_MEM_BASE_REG_MEM_BASE_RESERV_SHIFT)) & PCIE_RC_MEM_LIMIT_MEM_BASE_REG_MEM_BASE_RESERV_MASK)

#define PCIE_RC_MEM_LIMIT_MEM_BASE_REG_MEM_BASE_MASK (0xFFF0U)
#define PCIE_RC_MEM_LIMIT_MEM_BASE_REG_MEM_BASE_SHIFT (4U)
/*! MEM_BASE - Memory Base Address. */
#define PCIE_RC_MEM_LIMIT_MEM_BASE_REG_MEM_BASE(x) (((uint32_t)(((uint32_t)(x)) << PCIE_RC_MEM_LIMIT_MEM_BASE_REG_MEM_BASE_SHIFT)) & PCIE_RC_MEM_LIMIT_MEM_BASE_REG_MEM_BASE_MASK)

#define PCIE_RC_MEM_LIMIT_MEM_BASE_REG_MEM_LIMIT_RESERV_MASK (0xF0000U)
#define PCIE_RC_MEM_LIMIT_MEM_BASE_REG_MEM_LIMIT_RESERV_SHIFT (16U)
/*! MEM_LIMIT_RESERV - Reserved. */
#define PCIE_RC_MEM_LIMIT_MEM_BASE_REG_MEM_LIMIT_RESERV(x) (((uint32_t)(((uint32_t)(x)) << PCIE_RC_MEM_LIMIT_MEM_BASE_REG_MEM_LIMIT_RESERV_SHIFT)) & PCIE_RC_MEM_LIMIT_MEM_BASE_REG_MEM_LIMIT_RESERV_MASK)

#define PCIE_RC_MEM_LIMIT_MEM_BASE_REG_MEM_LIMIT_MASK (0xFFF00000U)
#define PCIE_RC_MEM_LIMIT_MEM_BASE_REG_MEM_LIMIT_SHIFT (20U)
/*! MEM_LIMIT - Memory Limit Address. */
#define PCIE_RC_MEM_LIMIT_MEM_BASE_REG_MEM_LIMIT(x) (((uint32_t)(((uint32_t)(x)) << PCIE_RC_MEM_LIMIT_MEM_BASE_REG_MEM_LIMIT_SHIFT)) & PCIE_RC_MEM_LIMIT_MEM_BASE_REG_MEM_LIMIT_MASK)
/*! @} */

/*! @name PREF_MEM_LIMIT_PREF_MEM_BASE_REG - Prefetchable Memory Limit and Base Register. */
/*! @{ */

#define PCIE_RC_PREF_MEM_LIMIT_PREF_MEM_BASE_REG_PREF_MEM_DECODE_MASK (0x1U)
#define PCIE_RC_PREF_MEM_LIMIT_PREF_MEM_BASE_REG_PREF_MEM_DECODE_SHIFT (0U)
/*! PREF_MEM_DECODE - Prefetchable Memory Base Decode.
 *  0b0..Indicates that the bridge supports only 32 bit addresses.
 *  0b1..Indicates that the bridge supports 64 bit addresses. Prefetchable Base Upper 32 Bits registers holds the
 *       rest of the 64-bit prefetchable base address.
 */
#define PCIE_RC_PREF_MEM_LIMIT_PREF_MEM_BASE_REG_PREF_MEM_DECODE(x) (((uint32_t)(((uint32_t)(x)) << PCIE_RC_PREF_MEM_LIMIT_PREF_MEM_BASE_REG_PREF_MEM_DECODE_SHIFT)) & PCIE_RC_PREF_MEM_LIMIT_PREF_MEM_BASE_REG_PREF_MEM_DECODE_MASK)

#define PCIE_RC_PREF_MEM_LIMIT_PREF_MEM_BASE_REG_PREF_RESERV_MASK (0xEU)
#define PCIE_RC_PREF_MEM_LIMIT_PREF_MEM_BASE_REG_PREF_RESERV_SHIFT (1U)
/*! PREF_RESERV - Reserved. */
#define PCIE_RC_PREF_MEM_LIMIT_PREF_MEM_BASE_REG_PREF_RESERV(x) (((uint32_t)(((uint32_t)(x)) << PCIE_RC_PREF_MEM_LIMIT_PREF_MEM_BASE_REG_PREF_RESERV_SHIFT)) & PCIE_RC_PREF_MEM_LIMIT_PREF_MEM_BASE_REG_PREF_RESERV_MASK)

#define PCIE_RC_PREF_MEM_LIMIT_PREF_MEM_BASE_REG_PREF_MEM_BASE_MASK (0xFFF0U)
#define PCIE_RC_PREF_MEM_LIMIT_PREF_MEM_BASE_REG_PREF_MEM_BASE_SHIFT (4U)
/*! PREF_MEM_BASE - Prefetchable Memory Base Address. */
#define PCIE_RC_PREF_MEM_LIMIT_PREF_MEM_BASE_REG_PREF_MEM_BASE(x) (((uint32_t)(((uint32_t)(x)) << PCIE_RC_PREF_MEM_LIMIT_PREF_MEM_BASE_REG_PREF_MEM_BASE_SHIFT)) & PCIE_RC_PREF_MEM_LIMIT_PREF_MEM_BASE_REG_PREF_MEM_BASE_MASK)

#define PCIE_RC_PREF_MEM_LIMIT_PREF_MEM_BASE_REG_PREF_MEM_LIMIT_DECODE_MASK (0x10000U)
#define PCIE_RC_PREF_MEM_LIMIT_PREF_MEM_BASE_REG_PREF_MEM_LIMIT_DECODE_SHIFT (16U)
/*! PREF_MEM_LIMIT_DECODE - Prefetchable Memory Limit Decode.
 *  0b0..Indicates that the bridge supports only 32 bit addresses.
 *  0b1..Indicates that the bridge supports 64 bit addresses. Prefetchable Limit Upper 32 Bits registers holds the
 *       rest of the 64-bit prefetchable limit address.
 */
#define PCIE_RC_PREF_MEM_LIMIT_PREF_MEM_BASE_REG_PREF_MEM_LIMIT_DECODE(x) (((uint32_t)(((uint32_t)(x)) << PCIE_RC_PREF_MEM_LIMIT_PREF_MEM_BASE_REG_PREF_MEM_LIMIT_DECODE_SHIFT)) & PCIE_RC_PREF_MEM_LIMIT_PREF_MEM_BASE_REG_PREF_MEM_LIMIT_DECODE_MASK)

#define PCIE_RC_PREF_MEM_LIMIT_PREF_MEM_BASE_REG_PREF_RESERV1_MASK (0xE0000U)
#define PCIE_RC_PREF_MEM_LIMIT_PREF_MEM_BASE_REG_PREF_RESERV1_SHIFT (17U)
/*! PREF_RESERV1 - Reserved. */
#define PCIE_RC_PREF_MEM_LIMIT_PREF_MEM_BASE_REG_PREF_RESERV1(x) (((uint32_t)(((uint32_t)(x)) << PCIE_RC_PREF_MEM_LIMIT_PREF_MEM_BASE_REG_PREF_RESERV1_SHIFT)) & PCIE_RC_PREF_MEM_LIMIT_PREF_MEM_BASE_REG_PREF_RESERV1_MASK)

#define PCIE_RC_PREF_MEM_LIMIT_PREF_MEM_BASE_REG_PREF_MEM_LIMIT_MASK (0xFFF00000U)
#define PCIE_RC_PREF_MEM_LIMIT_PREF_MEM_BASE_REG_PREF_MEM_LIMIT_SHIFT (20U)
/*! PREF_MEM_LIMIT - Prefetchable Memory Limit Address. */
#define PCIE_RC_PREF_MEM_LIMIT_PREF_MEM_BASE_REG_PREF_MEM_LIMIT(x) (((uint32_t)(((uint32_t)(x)) << PCIE_RC_PREF_MEM_LIMIT_PREF_MEM_BASE_REG_PREF_MEM_LIMIT_SHIFT)) & PCIE_RC_PREF_MEM_LIMIT_PREF_MEM_BASE_REG_PREF_MEM_LIMIT_MASK)
/*! @} */

/*! @name PREF_BASE_UPPER_REG - Prefetchable Base Upper 32 Bits Register. */
/*! @{ */

#define PCIE_RC_PREF_BASE_UPPER_REG_PREF_MEM_BASE_UPPER_MASK (0xFFFFFFFFU)
#define PCIE_RC_PREF_BASE_UPPER_REG_PREF_MEM_BASE_UPPER_SHIFT (0U)
/*! PREF_MEM_BASE_UPPER - Prefetchable Base Upper 32 Bit. */
#define PCIE_RC_PREF_BASE_UPPER_REG_PREF_MEM_BASE_UPPER(x) (((uint32_t)(((uint32_t)(x)) << PCIE_RC_PREF_BASE_UPPER_REG_PREF_MEM_BASE_UPPER_SHIFT)) & PCIE_RC_PREF_BASE_UPPER_REG_PREF_MEM_BASE_UPPER_MASK)
/*! @} */

/*! @name PREF_LIMIT_UPPER_REG - Prefetchable Limit Upper 32 Bits Register. */
/*! @{ */

#define PCIE_RC_PREF_LIMIT_UPPER_REG_PREF_MEM_LIMIT_UPPER_MASK (0xFFFFFFFFU)
#define PCIE_RC_PREF_LIMIT_UPPER_REG_PREF_MEM_LIMIT_UPPER_SHIFT (0U)
/*! PREF_MEM_LIMIT_UPPER - Prefetchable Limit Upper 32 Bit. */
#define PCIE_RC_PREF_LIMIT_UPPER_REG_PREF_MEM_LIMIT_UPPER(x) (((uint32_t)(((uint32_t)(x)) << PCIE_RC_PREF_LIMIT_UPPER_REG_PREF_MEM_LIMIT_UPPER_SHIFT)) & PCIE_RC_PREF_LIMIT_UPPER_REG_PREF_MEM_LIMIT_UPPER_MASK)
/*! @} */

/*! @name IO_LIMIT_UPPER_IO_BASE_UPPER_REG - I/O Limit and Base Upper 16 Bits Register. */
/*! @{ */

#define PCIE_RC_IO_LIMIT_UPPER_IO_BASE_UPPER_REG_IO_BASE_UPPER_MASK (0xFFFFU)
#define PCIE_RC_IO_LIMIT_UPPER_IO_BASE_UPPER_REG_IO_BASE_UPPER_SHIFT (0U)
/*! IO_BASE_UPPER - I/O Base Upper 16 Bits. */
#define PCIE_RC_IO_LIMIT_UPPER_IO_BASE_UPPER_REG_IO_BASE_UPPER(x) (((uint32_t)(((uint32_t)(x)) << PCIE_RC_IO_LIMIT_UPPER_IO_BASE_UPPER_REG_IO_BASE_UPPER_SHIFT)) & PCIE_RC_IO_LIMIT_UPPER_IO_BASE_UPPER_REG_IO_BASE_UPPER_MASK)

#define PCIE_RC_IO_LIMIT_UPPER_IO_BASE_UPPER_REG_IO_LIMIT_UPPER_MASK (0xFFFF0000U)
#define PCIE_RC_IO_LIMIT_UPPER_IO_BASE_UPPER_REG_IO_LIMIT_UPPER_SHIFT (16U)
/*! IO_LIMIT_UPPER - I/O Limit Upper 16 Bits. */
#define PCIE_RC_IO_LIMIT_UPPER_IO_BASE_UPPER_REG_IO_LIMIT_UPPER(x) (((uint32_t)(((uint32_t)(x)) << PCIE_RC_IO_LIMIT_UPPER_IO_BASE_UPPER_REG_IO_LIMIT_UPPER_SHIFT)) & PCIE_RC_IO_LIMIT_UPPER_IO_BASE_UPPER_REG_IO_LIMIT_UPPER_MASK)
/*! @} */

/*! @name TYPE1_CAP_PTR_REG - Capabilities Pointer Register. */
/*! @{ */

#define PCIE_RC_TYPE1_CAP_PTR_REG_CAP_POINTER_MASK (0xFFU)
#define PCIE_RC_TYPE1_CAP_PTR_REG_CAP_POINTER_SHIFT (0U)
/*! CAP_POINTER - Capabilities Pointer. */
#define PCIE_RC_TYPE1_CAP_PTR_REG_CAP_POINTER(x) (((uint32_t)(((uint32_t)(x)) << PCIE_RC_TYPE1_CAP_PTR_REG_CAP_POINTER_SHIFT)) & PCIE_RC_TYPE1_CAP_PTR_REG_CAP_POINTER_MASK)
/*! @} */

/*! @name TYPE1_EXP_ROM_BASE_REG - Expansion ROM BAR Register. */
/*! @{ */

#define PCIE_RC_TYPE1_EXP_ROM_BASE_REG_ROM_BAR_ENABLE_MASK (0x1U)
#define PCIE_RC_TYPE1_EXP_ROM_BASE_REG_ROM_BAR_ENABLE_SHIFT (0U)
/*! ROM_BAR_ENABLE - Expansion ROM Enable.
 *  0b0..Function's expansion ROM address space is disabled.
 *  0b1..Address decoding is enabled using the parameters in the other part of the Expansion ROM Base Address register.
 */
#define PCIE_RC_TYPE1_EXP_ROM_BASE_REG_ROM_BAR_ENABLE(x) (((uint32_t)(((uint32_t)(x)) << PCIE_RC_TYPE1_EXP_ROM_BASE_REG_ROM_BAR_ENABLE_SHIFT)) & PCIE_RC_TYPE1_EXP_ROM_BASE_REG_ROM_BAR_ENABLE_MASK)

#define PCIE_RC_TYPE1_EXP_ROM_BASE_REG_ROM_BAR_VALIDATION_STATUS_MASK (0xEU)
#define PCIE_RC_TYPE1_EXP_ROM_BASE_REG_ROM_BAR_VALIDATION_STATUS_SHIFT (1U)
/*! ROM_BAR_VALIDATION_STATUS - Expansion ROM Validation Status.
 *  0b000..Validation not supported.
 *  0b001..Validation in Progress.
 *  0b010..Validation Pass Valid contents, trust test was not performed.
 *  0b011..Validation Pass Valid and trusted contents.
 *  0b100..Validation Fail Invalid contents.
 *  0b101..Validation Fail Valid but untrusted contents (For example, Out of Date, Expired or Revoked Certificate).
 *  0b110..Warning Pass Validation Passed with implementation-specific warning. Valid contents, trust test was not performed.
 *  0b111..Warning Pass Validation Passed with implementation-specific warning. Valid and trusted contents.
 */
#define PCIE_RC_TYPE1_EXP_ROM_BASE_REG_ROM_BAR_VALIDATION_STATUS(x) (((uint32_t)(((uint32_t)(x)) << PCIE_RC_TYPE1_EXP_ROM_BASE_REG_ROM_BAR_VALIDATION_STATUS_SHIFT)) & PCIE_RC_TYPE1_EXP_ROM_BASE_REG_ROM_BAR_VALIDATION_STATUS_MASK)

#define PCIE_RC_TYPE1_EXP_ROM_BASE_REG_ROM_BAR_VALIDATION_DETAILS_MASK (0xF0U)
#define PCIE_RC_TYPE1_EXP_ROM_BASE_REG_ROM_BAR_VALIDATION_DETAILS_SHIFT (4U)
/*! ROM_BAR_VALIDATION_DETAILS - Expansion ROM Validation Details. */
#define PCIE_RC_TYPE1_EXP_ROM_BASE_REG_ROM_BAR_VALIDATION_DETAILS(x) (((uint32_t)(((uint32_t)(x)) << PCIE_RC_TYPE1_EXP_ROM_BASE_REG_ROM_BAR_VALIDATION_DETAILS_SHIFT)) & PCIE_RC_TYPE1_EXP_ROM_BASE_REG_ROM_BAR_VALIDATION_DETAILS_MASK)

#define PCIE_RC_TYPE1_EXP_ROM_BASE_REG_EXP_ROM_BASE_ADDRESS_MASK (0xFFFFF800U)
#define PCIE_RC_TYPE1_EXP_ROM_BASE_REG_EXP_ROM_BASE_ADDRESS_SHIFT (11U)
/*! EXP_ROM_BASE_ADDRESS - Expansion ROM Base Address. */
#define PCIE_RC_TYPE1_EXP_ROM_BASE_REG_EXP_ROM_BASE_ADDRESS(x) (((uint32_t)(((uint32_t)(x)) << PCIE_RC_TYPE1_EXP_ROM_BASE_REG_EXP_ROM_BASE_ADDRESS_SHIFT)) & PCIE_RC_TYPE1_EXP_ROM_BASE_REG_EXP_ROM_BASE_ADDRESS_MASK)
/*! @} */

/*! @name BRIDGE_CTRL_INT_PIN_INT_LINE_REG - Bridge Control, Interrupt Pin, and Interrupt Line Register. */
/*! @{ */

#define PCIE_RC_BRIDGE_CTRL_INT_PIN_INT_LINE_REG_INT_LINE_MASK (0xFFU)
#define PCIE_RC_BRIDGE_CTRL_INT_PIN_INT_LINE_REG_INT_LINE_SHIFT (0U)
/*! INT_LINE - Interrupt Line. */
#define PCIE_RC_BRIDGE_CTRL_INT_PIN_INT_LINE_REG_INT_LINE(x) (((uint32_t)(((uint32_t)(x)) << PCIE_RC_BRIDGE_CTRL_INT_PIN_INT_LINE_REG_INT_LINE_SHIFT)) & PCIE_RC_BRIDGE_CTRL_INT_PIN_INT_LINE_REG_INT_LINE_MASK)

#define PCIE_RC_BRIDGE_CTRL_INT_PIN_INT_LINE_REG_INT_PIN_MASK (0xFF00U)
#define PCIE_RC_BRIDGE_CTRL_INT_PIN_INT_LINE_REG_INT_PIN_SHIFT (8U)
/*! INT_PIN - Interrupt PIN.
 *  0b00000000..Indicates that the Function uses no legacy interrupt Message(s).
 *  0b00000001..Map to legacy interrupt Messages for INTA
 *  0b00000010..Map to legacy interrupt Messages for INTB
 *  0b00000011..Map to legacy interrupt Messages for INTC
 *  0b00000100..Map to legacy interrupt Messages for INTD
 */
#define PCIE_RC_BRIDGE_CTRL_INT_PIN_INT_LINE_REG_INT_PIN(x) (((uint32_t)(((uint32_t)(x)) << PCIE_RC_BRIDGE_CTRL_INT_PIN_INT_LINE_REG_INT_PIN_SHIFT)) & PCIE_RC_BRIDGE_CTRL_INT_PIN_INT_LINE_REG_INT_PIN_MASK)

#define PCIE_RC_BRIDGE_CTRL_INT_PIN_INT_LINE_REG_PERE_MASK (0x10000U)
#define PCIE_RC_BRIDGE_CTRL_INT_PIN_INT_LINE_REG_PERE_SHIFT (16U)
/*! PERE - Parity Error Response Enable. */
#define PCIE_RC_BRIDGE_CTRL_INT_PIN_INT_LINE_REG_PERE(x) (((uint32_t)(((uint32_t)(x)) << PCIE_RC_BRIDGE_CTRL_INT_PIN_INT_LINE_REG_PERE_SHIFT)) & PCIE_RC_BRIDGE_CTRL_INT_PIN_INT_LINE_REG_PERE_MASK)

#define PCIE_RC_BRIDGE_CTRL_INT_PIN_INT_LINE_REG_SERR_EN_MASK (0x20000U)
#define PCIE_RC_BRIDGE_CTRL_INT_PIN_INT_LINE_REG_SERR_EN_SHIFT (17U)
/*! SERR_EN - SERR# Enable. */
#define PCIE_RC_BRIDGE_CTRL_INT_PIN_INT_LINE_REG_SERR_EN(x) (((uint32_t)(((uint32_t)(x)) << PCIE_RC_BRIDGE_CTRL_INT_PIN_INT_LINE_REG_SERR_EN_SHIFT)) & PCIE_RC_BRIDGE_CTRL_INT_PIN_INT_LINE_REG_SERR_EN_MASK)

#define PCIE_RC_BRIDGE_CTRL_INT_PIN_INT_LINE_REG_ISA_EN_MASK (0x40000U)
#define PCIE_RC_BRIDGE_CTRL_INT_PIN_INT_LINE_REG_ISA_EN_SHIFT (18U)
/*! ISA_EN - ISA Enable.
 *  0b0..Forward downstream all I/O addresses in the address range defined by the I/O Base and I/O Limit registers
 *  0b1..Forward upstream ISA I/O addresses in the address range defined by the I/O Base and I/O Limit registers
 *       that are in the first 64 KB of PCI I/O address space (top 768 bytes of each 1-KB block.
 */
#define PCIE_RC_BRIDGE_CTRL_INT_PIN_INT_LINE_REG_ISA_EN(x) (((uint32_t)(((uint32_t)(x)) << PCIE_RC_BRIDGE_CTRL_INT_PIN_INT_LINE_REG_ISA_EN_SHIFT)) & PCIE_RC_BRIDGE_CTRL_INT_PIN_INT_LINE_REG_ISA_EN_MASK)

#define PCIE_RC_BRIDGE_CTRL_INT_PIN_INT_LINE_REG_VGA_EN_MASK (0x80000U)
#define PCIE_RC_BRIDGE_CTRL_INT_PIN_INT_LINE_REG_VGA_EN_SHIFT (19U)
/*! VGA_EN - VGA Enable.
 *  0b0..Do not forward VGA compatible memory and I/O addresses from the primary to the secondary interface
 *       (addresses defined above) unless they are enabled for forwarding by the defined I/O and memory address ranges
 *  0b1..Forward VGA compatible memory and I/O addresses (addresses defined above) from the primary interface to
 *       the secondary interface (if the I/O Space Enable and Memory Space Enable bits are set) independent of the
 *       I/O and memory address ranges and independent of the ISA Enable bit
 */
#define PCIE_RC_BRIDGE_CTRL_INT_PIN_INT_LINE_REG_VGA_EN(x) (((uint32_t)(((uint32_t)(x)) << PCIE_RC_BRIDGE_CTRL_INT_PIN_INT_LINE_REG_VGA_EN_SHIFT)) & PCIE_RC_BRIDGE_CTRL_INT_PIN_INT_LINE_REG_VGA_EN_MASK)

#define PCIE_RC_BRIDGE_CTRL_INT_PIN_INT_LINE_REG_VGA_16B_DEC_MASK (0x100000U)
#define PCIE_RC_BRIDGE_CTRL_INT_PIN_INT_LINE_REG_VGA_16B_DEC_SHIFT (20U)
/*! VGA_16B_DEC - VGA 16 bit decode.
 *  0b0..Execute 10-bit address decodes on VGA I/O accesses
 *  0b1..Execute 16-bit address decodes on VGA I/O accesses
 */
#define PCIE_RC_BRIDGE_CTRL_INT_PIN_INT_LINE_REG_VGA_16B_DEC(x) (((uint32_t)(((uint32_t)(x)) << PCIE_RC_BRIDGE_CTRL_INT_PIN_INT_LINE_REG_VGA_16B_DEC_SHIFT)) & PCIE_RC_BRIDGE_CTRL_INT_PIN_INT_LINE_REG_VGA_16B_DEC_MASK)

#define PCIE_RC_BRIDGE_CTRL_INT_PIN_INT_LINE_REG_MSTR_ABORT_MODE_MASK (0x200000U)
#define PCIE_RC_BRIDGE_CTRL_INT_PIN_INT_LINE_REG_MSTR_ABORT_MODE_SHIFT (21U)
/*! MSTR_ABORT_MODE - Master Abort Mode. */
#define PCIE_RC_BRIDGE_CTRL_INT_PIN_INT_LINE_REG_MSTR_ABORT_MODE(x) (((uint32_t)(((uint32_t)(x)) << PCIE_RC_BRIDGE_CTRL_INT_PIN_INT_LINE_REG_MSTR_ABORT_MODE_SHIFT)) & PCIE_RC_BRIDGE_CTRL_INT_PIN_INT_LINE_REG_MSTR_ABORT_MODE_MASK)

#define PCIE_RC_BRIDGE_CTRL_INT_PIN_INT_LINE_REG_SBR_MASK (0x400000U)
#define PCIE_RC_BRIDGE_CTRL_INT_PIN_INT_LINE_REG_SBR_SHIFT (22U)
/*! SBR - Secondary Bus Reset. */
#define PCIE_RC_BRIDGE_CTRL_INT_PIN_INT_LINE_REG_SBR(x) (((uint32_t)(((uint32_t)(x)) << PCIE_RC_BRIDGE_CTRL_INT_PIN_INT_LINE_REG_SBR_SHIFT)) & PCIE_RC_BRIDGE_CTRL_INT_PIN_INT_LINE_REG_SBR_MASK)

#define PCIE_RC_BRIDGE_CTRL_INT_PIN_INT_LINE_REG_BRIDGE_CTRL_RESERV_MASK (0xFF800000U)
#define PCIE_RC_BRIDGE_CTRL_INT_PIN_INT_LINE_REG_BRIDGE_CTRL_RESERV_SHIFT (23U)
/*! BRIDGE_CTRL_RESERV - Reserved. */
#define PCIE_RC_BRIDGE_CTRL_INT_PIN_INT_LINE_REG_BRIDGE_CTRL_RESERV(x) (((uint32_t)(((uint32_t)(x)) << PCIE_RC_BRIDGE_CTRL_INT_PIN_INT_LINE_REG_BRIDGE_CTRL_RESERV_SHIFT)) & PCIE_RC_BRIDGE_CTRL_INT_PIN_INT_LINE_REG_BRIDGE_CTRL_RESERV_MASK)
/*! @} */

/*! @name CAP_ID_NXT_PTR_REG - Power Management Capabilities Register. */
/*! @{ */

#define PCIE_RC_CAP_ID_NXT_PTR_REG_PM_CAP_ID_MASK (0xFFU)
#define PCIE_RC_CAP_ID_NXT_PTR_REG_PM_CAP_ID_SHIFT (0U)
/*! PM_CAP_ID - Capability ID. */
#define PCIE_RC_CAP_ID_NXT_PTR_REG_PM_CAP_ID(x)  (((uint32_t)(((uint32_t)(x)) << PCIE_RC_CAP_ID_NXT_PTR_REG_PM_CAP_ID_SHIFT)) & PCIE_RC_CAP_ID_NXT_PTR_REG_PM_CAP_ID_MASK)

#define PCIE_RC_CAP_ID_NXT_PTR_REG_PM_NEXT_POINTER_MASK (0xFF00U)
#define PCIE_RC_CAP_ID_NXT_PTR_REG_PM_NEXT_POINTER_SHIFT (8U)
/*! PM_NEXT_POINTER - Next Capability Pointer. */
#define PCIE_RC_CAP_ID_NXT_PTR_REG_PM_NEXT_POINTER(x) (((uint32_t)(((uint32_t)(x)) << PCIE_RC_CAP_ID_NXT_PTR_REG_PM_NEXT_POINTER_SHIFT)) & PCIE_RC_CAP_ID_NXT_PTR_REG_PM_NEXT_POINTER_MASK)

#define PCIE_RC_CAP_ID_NXT_PTR_REG_PM_SPEC_VER_MASK (0x70000U)
#define PCIE_RC_CAP_ID_NXT_PTR_REG_PM_SPEC_VER_SHIFT (16U)
/*! PM_SPEC_VER - Version. */
#define PCIE_RC_CAP_ID_NXT_PTR_REG_PM_SPEC_VER(x) (((uint32_t)(((uint32_t)(x)) << PCIE_RC_CAP_ID_NXT_PTR_REG_PM_SPEC_VER_SHIFT)) & PCIE_RC_CAP_ID_NXT_PTR_REG_PM_SPEC_VER_MASK)

#define PCIE_RC_CAP_ID_NXT_PTR_REG_PME_CLK_MASK  (0x80000U)
#define PCIE_RC_CAP_ID_NXT_PTR_REG_PME_CLK_SHIFT (19U)
/*! PME_CLK - PME Clock. */
#define PCIE_RC_CAP_ID_NXT_PTR_REG_PME_CLK(x)    (((uint32_t)(((uint32_t)(x)) << PCIE_RC_CAP_ID_NXT_PTR_REG_PME_CLK_SHIFT)) & PCIE_RC_CAP_ID_NXT_PTR_REG_PME_CLK_MASK)

#define PCIE_RC_CAP_ID_NXT_PTR_REG_DSI_MASK      (0x200000U)
#define PCIE_RC_CAP_ID_NXT_PTR_REG_DSI_SHIFT     (21U)
/*! DSI - Device Specific Initialization. */
#define PCIE_RC_CAP_ID_NXT_PTR_REG_DSI(x)        (((uint32_t)(((uint32_t)(x)) << PCIE_RC_CAP_ID_NXT_PTR_REG_DSI_SHIFT)) & PCIE_RC_CAP_ID_NXT_PTR_REG_DSI_MASK)

#define PCIE_RC_CAP_ID_NXT_PTR_REG_AUX_CURR_MASK (0x1C00000U)
#define PCIE_RC_CAP_ID_NXT_PTR_REG_AUX_CURR_SHIFT (22U)
/*! AUX_CURR - Aux_Current.
 *  0b000..0 self powered
 *  0b001..55mA Vaux Max. Current Required
 *  0b010..100mA Vaux Max. Current Required
 *  0b011..160mA Vaux Max. Current Required
 *  0b100..220mA Vaux Max. Current Required
 *  0b101..270mA Vaux Max. Current Required
 *  0b110..320mA Vaux Max. Current Required
 *  0b111..375mA Vaux Max. Current Required
 */
#define PCIE_RC_CAP_ID_NXT_PTR_REG_AUX_CURR(x)   (((uint32_t)(((uint32_t)(x)) << PCIE_RC_CAP_ID_NXT_PTR_REG_AUX_CURR_SHIFT)) & PCIE_RC_CAP_ID_NXT_PTR_REG_AUX_CURR_MASK)

#define PCIE_RC_CAP_ID_NXT_PTR_REG_D1_SUPPORT_MASK (0x2000000U)
#define PCIE_RC_CAP_ID_NXT_PTR_REG_D1_SUPPORT_SHIFT (25U)
/*! D1_SUPPORT - D1_Support. */
#define PCIE_RC_CAP_ID_NXT_PTR_REG_D1_SUPPORT(x) (((uint32_t)(((uint32_t)(x)) << PCIE_RC_CAP_ID_NXT_PTR_REG_D1_SUPPORT_SHIFT)) & PCIE_RC_CAP_ID_NXT_PTR_REG_D1_SUPPORT_MASK)

#define PCIE_RC_CAP_ID_NXT_PTR_REG_D2_SUPPORT_MASK (0x4000000U)
#define PCIE_RC_CAP_ID_NXT_PTR_REG_D2_SUPPORT_SHIFT (26U)
/*! D2_SUPPORT - D2_Support. */
#define PCIE_RC_CAP_ID_NXT_PTR_REG_D2_SUPPORT(x) (((uint32_t)(((uint32_t)(x)) << PCIE_RC_CAP_ID_NXT_PTR_REG_D2_SUPPORT_SHIFT)) & PCIE_RC_CAP_ID_NXT_PTR_REG_D2_SUPPORT_MASK)

#define PCIE_RC_CAP_ID_NXT_PTR_REG_PME_SUPPORT_MASK (0xF8000000U)
#define PCIE_RC_CAP_ID_NXT_PTR_REG_PME_SUPPORT_SHIFT (27U)
/*! PME_SUPPORT - PME_Support. */
#define PCIE_RC_CAP_ID_NXT_PTR_REG_PME_SUPPORT(x) (((uint32_t)(((uint32_t)(x)) << PCIE_RC_CAP_ID_NXT_PTR_REG_PME_SUPPORT_SHIFT)) & PCIE_RC_CAP_ID_NXT_PTR_REG_PME_SUPPORT_MASK)
/*! @} */

/*! @name CON_STATUS_REG - Power Management Control and Status Register. */
/*! @{ */

#define PCIE_RC_CON_STATUS_REG_POWER_STATE_MASK  (0x3U)
#define PCIE_RC_CON_STATUS_REG_POWER_STATE_SHIFT (0U)
/*! POWER_STATE - PowerState.
 *  0b00..D0 power state
 *  0b01..D1 power state
 *  0b10..D2 power state
 *  0b11..D3hot D3hot power state
 */
#define PCIE_RC_CON_STATUS_REG_POWER_STATE(x)    (((uint32_t)(((uint32_t)(x)) << PCIE_RC_CON_STATUS_REG_POWER_STATE_SHIFT)) & PCIE_RC_CON_STATUS_REG_POWER_STATE_MASK)

#define PCIE_RC_CON_STATUS_REG_NO_SOFT_RST_MASK  (0x8U)
#define PCIE_RC_CON_STATUS_REG_NO_SOFT_RST_SHIFT (3U)
/*! NO_SOFT_RST - No_Soft_Reset. */
#define PCIE_RC_CON_STATUS_REG_NO_SOFT_RST(x)    (((uint32_t)(((uint32_t)(x)) << PCIE_RC_CON_STATUS_REG_NO_SOFT_RST_SHIFT)) & PCIE_RC_CON_STATUS_REG_NO_SOFT_RST_MASK)

#define PCIE_RC_CON_STATUS_REG_PME_ENABLE_MASK   (0x100U)
#define PCIE_RC_CON_STATUS_REG_PME_ENABLE_SHIFT  (8U)
/*! PME_ENABLE - PME_En. */
#define PCIE_RC_CON_STATUS_REG_PME_ENABLE(x)     (((uint32_t)(((uint32_t)(x)) << PCIE_RC_CON_STATUS_REG_PME_ENABLE_SHIFT)) & PCIE_RC_CON_STATUS_REG_PME_ENABLE_MASK)

#define PCIE_RC_CON_STATUS_REG_DATA_SELECT_MASK  (0x1E00U)
#define PCIE_RC_CON_STATUS_REG_DATA_SELECT_SHIFT (9U)
/*! DATA_SELECT - Data_Select. */
#define PCIE_RC_CON_STATUS_REG_DATA_SELECT(x)    (((uint32_t)(((uint32_t)(x)) << PCIE_RC_CON_STATUS_REG_DATA_SELECT_SHIFT)) & PCIE_RC_CON_STATUS_REG_DATA_SELECT_MASK)

#define PCIE_RC_CON_STATUS_REG_DATA_SCALE_MASK   (0x6000U)
#define PCIE_RC_CON_STATUS_REG_DATA_SCALE_SHIFT  (13U)
/*! DATA_SCALE - Data_Scale. */
#define PCIE_RC_CON_STATUS_REG_DATA_SCALE(x)     (((uint32_t)(((uint32_t)(x)) << PCIE_RC_CON_STATUS_REG_DATA_SCALE_SHIFT)) & PCIE_RC_CON_STATUS_REG_DATA_SCALE_MASK)

#define PCIE_RC_CON_STATUS_REG_PME_STATUS_MASK   (0x8000U)
#define PCIE_RC_CON_STATUS_REG_PME_STATUS_SHIFT  (15U)
/*! PME_STATUS - PME_Status. */
#define PCIE_RC_CON_STATUS_REG_PME_STATUS(x)     (((uint32_t)(((uint32_t)(x)) << PCIE_RC_CON_STATUS_REG_PME_STATUS_SHIFT)) & PCIE_RC_CON_STATUS_REG_PME_STATUS_MASK)

#define PCIE_RC_CON_STATUS_REG_B2_B3_SUPPORT_MASK (0x400000U)
#define PCIE_RC_CON_STATUS_REG_B2_B3_SUPPORT_SHIFT (22U)
/*! B2_B3_SUPPORT - B2B3 Support for D3hot. */
#define PCIE_RC_CON_STATUS_REG_B2_B3_SUPPORT(x)  (((uint32_t)(((uint32_t)(x)) << PCIE_RC_CON_STATUS_REG_B2_B3_SUPPORT_SHIFT)) & PCIE_RC_CON_STATUS_REG_B2_B3_SUPPORT_MASK)

#define PCIE_RC_CON_STATUS_REG_BUS_PWR_CLK_CON_EN_MASK (0x800000U)
#define PCIE_RC_CON_STATUS_REG_BUS_PWR_CLK_CON_EN_SHIFT (23U)
/*! BUS_PWR_CLK_CON_EN - Bus Power/Clock Control Enable. */
#define PCIE_RC_CON_STATUS_REG_BUS_PWR_CLK_CON_EN(x) (((uint32_t)(((uint32_t)(x)) << PCIE_RC_CON_STATUS_REG_BUS_PWR_CLK_CON_EN_SHIFT)) & PCIE_RC_CON_STATUS_REG_BUS_PWR_CLK_CON_EN_MASK)

#define PCIE_RC_CON_STATUS_REG_DATA_REG_ADD_INFO_MASK (0xFF000000U)
#define PCIE_RC_CON_STATUS_REG_DATA_REG_ADD_INFO_SHIFT (24U)
/*! DATA_REG_ADD_INFO - Data. */
#define PCIE_RC_CON_STATUS_REG_DATA_REG_ADD_INFO(x) (((uint32_t)(((uint32_t)(x)) << PCIE_RC_CON_STATUS_REG_DATA_REG_ADD_INFO_SHIFT)) & PCIE_RC_CON_STATUS_REG_DATA_REG_ADD_INFO_MASK)
/*! @} */

/*! @name PCI_MSI_CAP_ID_NEXT_CTRL_REG - MSI Capability Header and Message Control Register. */
/*! @{ */

#define PCIE_RC_PCI_MSI_CAP_ID_NEXT_CTRL_REG_PCI_MSI_CAP_ID_MASK (0xFFU)
#define PCIE_RC_PCI_MSI_CAP_ID_NEXT_CTRL_REG_PCI_MSI_CAP_ID_SHIFT (0U)
/*! PCI_MSI_CAP_ID - Capability ID. */
#define PCIE_RC_PCI_MSI_CAP_ID_NEXT_CTRL_REG_PCI_MSI_CAP_ID(x) (((uint32_t)(((uint32_t)(x)) << PCIE_RC_PCI_MSI_CAP_ID_NEXT_CTRL_REG_PCI_MSI_CAP_ID_SHIFT)) & PCIE_RC_PCI_MSI_CAP_ID_NEXT_CTRL_REG_PCI_MSI_CAP_ID_MASK)

#define PCIE_RC_PCI_MSI_CAP_ID_NEXT_CTRL_REG_PCI_MSI_CAP_NEXT_OFFSET_MASK (0xFF00U)
#define PCIE_RC_PCI_MSI_CAP_ID_NEXT_CTRL_REG_PCI_MSI_CAP_NEXT_OFFSET_SHIFT (8U)
/*! PCI_MSI_CAP_NEXT_OFFSET - Next Capability Pointer. */
#define PCIE_RC_PCI_MSI_CAP_ID_NEXT_CTRL_REG_PCI_MSI_CAP_NEXT_OFFSET(x) (((uint32_t)(((uint32_t)(x)) << PCIE_RC_PCI_MSI_CAP_ID_NEXT_CTRL_REG_PCI_MSI_CAP_NEXT_OFFSET_SHIFT)) & PCIE_RC_PCI_MSI_CAP_ID_NEXT_CTRL_REG_PCI_MSI_CAP_NEXT_OFFSET_MASK)

#define PCIE_RC_PCI_MSI_CAP_ID_NEXT_CTRL_REG_PCI_MSI_ENABLE_MASK (0x10000U)
#define PCIE_RC_PCI_MSI_CAP_ID_NEXT_CTRL_REG_PCI_MSI_ENABLE_SHIFT (16U)
/*! PCI_MSI_ENABLE - MSI Enable. */
#define PCIE_RC_PCI_MSI_CAP_ID_NEXT_CTRL_REG_PCI_MSI_ENABLE(x) (((uint32_t)(((uint32_t)(x)) << PCIE_RC_PCI_MSI_CAP_ID_NEXT_CTRL_REG_PCI_MSI_ENABLE_SHIFT)) & PCIE_RC_PCI_MSI_CAP_ID_NEXT_CTRL_REG_PCI_MSI_ENABLE_MASK)

#define PCIE_RC_PCI_MSI_CAP_ID_NEXT_CTRL_REG_PCI_MSI_MULTIPLE_MSG_CAP_MASK (0xE0000U)
#define PCIE_RC_PCI_MSI_CAP_ID_NEXT_CTRL_REG_PCI_MSI_MULTIPLE_MSG_CAP_SHIFT (17U)
/*! PCI_MSI_MULTIPLE_MSG_CAP - Multiple Message Capable.
 *  0b000..1 vector requested
 *  0b001..2 vectors requested
 *  0b010..4 vectors requested
 *  0b011..8 vectors requested
 *  0b100..16 vectors requested
 *  0b101..32 vectors requested
 */
#define PCIE_RC_PCI_MSI_CAP_ID_NEXT_CTRL_REG_PCI_MSI_MULTIPLE_MSG_CAP(x) (((uint32_t)(((uint32_t)(x)) << PCIE_RC_PCI_MSI_CAP_ID_NEXT_CTRL_REG_PCI_MSI_MULTIPLE_MSG_CAP_SHIFT)) & PCIE_RC_PCI_MSI_CAP_ID_NEXT_CTRL_REG_PCI_MSI_MULTIPLE_MSG_CAP_MASK)

#define PCIE_RC_PCI_MSI_CAP_ID_NEXT_CTRL_REG_PCI_MSI_MULTIPLE_MSG_EN_MASK (0x700000U)
#define PCIE_RC_PCI_MSI_CAP_ID_NEXT_CTRL_REG_PCI_MSI_MULTIPLE_MSG_EN_SHIFT (20U)
/*! PCI_MSI_MULTIPLE_MSG_EN - Multiple Message Enable.
 *  0b000..1 vector allocated
 *  0b001..2 vectors allocated
 *  0b010..4 vectors allocated
 *  0b011..8 vectors allocated
 *  0b100..16 vectors allocated
 *  0b101..32 vectors allocated
 */
#define PCIE_RC_PCI_MSI_CAP_ID_NEXT_CTRL_REG_PCI_MSI_MULTIPLE_MSG_EN(x) (((uint32_t)(((uint32_t)(x)) << PCIE_RC_PCI_MSI_CAP_ID_NEXT_CTRL_REG_PCI_MSI_MULTIPLE_MSG_EN_SHIFT)) & PCIE_RC_PCI_MSI_CAP_ID_NEXT_CTRL_REG_PCI_MSI_MULTIPLE_MSG_EN_MASK)

#define PCIE_RC_PCI_MSI_CAP_ID_NEXT_CTRL_REG_PCI_MSI_64_BIT_ADDR_CAP_MASK (0x800000U)
#define PCIE_RC_PCI_MSI_CAP_ID_NEXT_CTRL_REG_PCI_MSI_64_BIT_ADDR_CAP_SHIFT (23U)
/*! PCI_MSI_64_BIT_ADDR_CAP - 64 bit address capable.
 *  0b0..If set, the function is capable of sending a 64-bit message address.
 *  0b1..If clear, the function is not capable of sending a 64-bit message address.
 */
#define PCIE_RC_PCI_MSI_CAP_ID_NEXT_CTRL_REG_PCI_MSI_64_BIT_ADDR_CAP(x) (((uint32_t)(((uint32_t)(x)) << PCIE_RC_PCI_MSI_CAP_ID_NEXT_CTRL_REG_PCI_MSI_64_BIT_ADDR_CAP_SHIFT)) & PCIE_RC_PCI_MSI_CAP_ID_NEXT_CTRL_REG_PCI_MSI_64_BIT_ADDR_CAP_MASK)

#define PCIE_RC_PCI_MSI_CAP_ID_NEXT_CTRL_REG_PCI_PVM_SUPPORT_MASK (0x1000000U)
#define PCIE_RC_PCI_MSI_CAP_ID_NEXT_CTRL_REG_PCI_PVM_SUPPORT_SHIFT (24U)
/*! PCI_PVM_SUPPORT - Per-Vector Masking Capable. */
#define PCIE_RC_PCI_MSI_CAP_ID_NEXT_CTRL_REG_PCI_PVM_SUPPORT(x) (((uint32_t)(((uint32_t)(x)) << PCIE_RC_PCI_MSI_CAP_ID_NEXT_CTRL_REG_PCI_PVM_SUPPORT_SHIFT)) & PCIE_RC_PCI_MSI_CAP_ID_NEXT_CTRL_REG_PCI_PVM_SUPPORT_MASK)

#define PCIE_RC_PCI_MSI_CAP_ID_NEXT_CTRL_REG_PCI_MSI_EXT_DATA_CAP_MASK (0x2000000U)
#define PCIE_RC_PCI_MSI_CAP_ID_NEXT_CTRL_REG_PCI_MSI_EXT_DATA_CAP_SHIFT (25U)
/*! PCI_MSI_EXT_DATA_CAP - Extended Message Data Capable. */
#define PCIE_RC_PCI_MSI_CAP_ID_NEXT_CTRL_REG_PCI_MSI_EXT_DATA_CAP(x) (((uint32_t)(((uint32_t)(x)) << PCIE_RC_PCI_MSI_CAP_ID_NEXT_CTRL_REG_PCI_MSI_EXT_DATA_CAP_SHIFT)) & PCIE_RC_PCI_MSI_CAP_ID_NEXT_CTRL_REG_PCI_MSI_EXT_DATA_CAP_MASK)

#define PCIE_RC_PCI_MSI_CAP_ID_NEXT_CTRL_REG_PCI_MSI_EXT_DATA_EN_MASK (0x4000000U)
#define PCIE_RC_PCI_MSI_CAP_ID_NEXT_CTRL_REG_PCI_MSI_EXT_DATA_EN_SHIFT (26U)
/*! PCI_MSI_EXT_DATA_EN - Extended Message Data Enable. */
#define PCIE_RC_PCI_MSI_CAP_ID_NEXT_CTRL_REG_PCI_MSI_EXT_DATA_EN(x) (((uint32_t)(((uint32_t)(x)) << PCIE_RC_PCI_MSI_CAP_ID_NEXT_CTRL_REG_PCI_MSI_EXT_DATA_EN_SHIFT)) & PCIE_RC_PCI_MSI_CAP_ID_NEXT_CTRL_REG_PCI_MSI_EXT_DATA_EN_MASK)
/*! @} */

/*! @name MSI_CAP_OFF_04H_REG - Message Address Register for MSI (Offset 04h). */
/*! @{ */

#define PCIE_RC_MSI_CAP_OFF_04H_REG_PCI_MSI_CAP_OFF_04H_MASK (0xFFFFFFFCU)
#define PCIE_RC_MSI_CAP_OFF_04H_REG_PCI_MSI_CAP_OFF_04H_SHIFT (2U)
/*! PCI_MSI_CAP_OFF_04H - Message Address - System-specified message address. */
#define PCIE_RC_MSI_CAP_OFF_04H_REG_PCI_MSI_CAP_OFF_04H(x) (((uint32_t)(((uint32_t)(x)) << PCIE_RC_MSI_CAP_OFF_04H_REG_PCI_MSI_CAP_OFF_04H_SHIFT)) & PCIE_RC_MSI_CAP_OFF_04H_REG_PCI_MSI_CAP_OFF_04H_MASK)
/*! @} */

/*! @name MSI_CAP_OFF_08H_REG - Message Address Register for MSI (Offset 08h). */
/*! @{ */

#define PCIE_RC_MSI_CAP_OFF_08H_REG_PCI_MSI_CAP_OFF_08H_MASK (0xFFFFU)
#define PCIE_RC_MSI_CAP_OFF_08H_REG_PCI_MSI_CAP_OFF_08H_SHIFT (0U)
/*! PCI_MSI_CAP_OFF_08H - For a function that supports a 32-bit message address, this field contains Message Data (System-specified message data). */
#define PCIE_RC_MSI_CAP_OFF_08H_REG_PCI_MSI_CAP_OFF_08H(x) (((uint32_t)(((uint32_t)(x)) << PCIE_RC_MSI_CAP_OFF_08H_REG_PCI_MSI_CAP_OFF_08H_SHIFT)) & PCIE_RC_MSI_CAP_OFF_08H_REG_PCI_MSI_CAP_OFF_08H_MASK)

#define PCIE_RC_MSI_CAP_OFF_08H_REG_PCI_MSI_CAP_OFF_0AH_MASK (0xFFFF0000U)
#define PCIE_RC_MSI_CAP_OFF_08H_REG_PCI_MSI_CAP_OFF_0AH_SHIFT (16U)
/*! PCI_MSI_CAP_OFF_0AH - For a function that supports a 32-bit message address, this field contains
 *    Extended Message Data (System-specified message data).
 */
#define PCIE_RC_MSI_CAP_OFF_08H_REG_PCI_MSI_CAP_OFF_0AH(x) (((uint32_t)(((uint32_t)(x)) << PCIE_RC_MSI_CAP_OFF_08H_REG_PCI_MSI_CAP_OFF_0AH_SHIFT)) & PCIE_RC_MSI_CAP_OFF_08H_REG_PCI_MSI_CAP_OFF_0AH_MASK)
/*! @} */

/*! @name MSI_CAP_OFF_0CH_REG - Message Address Register for MSI (Offset 0Ch). */
/*! @{ */

#define PCIE_RC_MSI_CAP_OFF_0CH_REG_PCI_MSI_CAP_OFF_0CH_MASK (0xFFFFU)
#define PCIE_RC_MSI_CAP_OFF_0CH_REG_PCI_MSI_CAP_OFF_0CH_SHIFT (0U)
/*! PCI_MSI_CAP_OFF_0CH - PCI_MSI_CAP_OFF_0CH */
#define PCIE_RC_MSI_CAP_OFF_0CH_REG_PCI_MSI_CAP_OFF_0CH(x) (((uint32_t)(((uint32_t)(x)) << PCIE_RC_MSI_CAP_OFF_0CH_REG_PCI_MSI_CAP_OFF_0CH_SHIFT)) & PCIE_RC_MSI_CAP_OFF_0CH_REG_PCI_MSI_CAP_OFF_0CH_MASK)

#define PCIE_RC_MSI_CAP_OFF_0CH_REG_PCI_MSI_CAP_OFF_0EH_MASK (0xFFFF0000U)
#define PCIE_RC_MSI_CAP_OFF_0CH_REG_PCI_MSI_CAP_OFF_0EH_SHIFT (16U)
/*! PCI_MSI_CAP_OFF_0EH - PCI_MSI_CAP_OFF_0EH */
#define PCIE_RC_MSI_CAP_OFF_0CH_REG_PCI_MSI_CAP_OFF_0EH(x) (((uint32_t)(((uint32_t)(x)) << PCIE_RC_MSI_CAP_OFF_0CH_REG_PCI_MSI_CAP_OFF_0EH_SHIFT)) & PCIE_RC_MSI_CAP_OFF_0CH_REG_PCI_MSI_CAP_OFF_0EH_MASK)
/*! @} */

/*! @name MSI_CAP_OFF_10H_REG - Message Address Register for MSI (Offset 10h). */
/*! @{ */

#define PCIE_RC_MSI_CAP_OFF_10H_REG_PCI_MSI_CAP_OFF_10H_MASK (0xFFFFFFFFU)
#define PCIE_RC_MSI_CAP_OFF_10H_REG_PCI_MSI_CAP_OFF_10H_SHIFT (0U)
/*! PCI_MSI_CAP_OFF_10H - Used for MSI when the Per Vector Masking Capable bit (PCI_MSI_CAP_ID_NEXT_CTRL_REG. */
#define PCIE_RC_MSI_CAP_OFF_10H_REG_PCI_MSI_CAP_OFF_10H(x) (((uint32_t)(((uint32_t)(x)) << PCIE_RC_MSI_CAP_OFF_10H_REG_PCI_MSI_CAP_OFF_10H_SHIFT)) & PCIE_RC_MSI_CAP_OFF_10H_REG_PCI_MSI_CAP_OFF_10H_MASK)
/*! @} */

/*! @name MSI_CAP_OFF_14H_REG - Message Address Register for MSI (Offset 14h). */
/*! @{ */

#define PCIE_RC_MSI_CAP_OFF_14H_REG_PCI_MSI_CAP_OFF_14H_MASK (0xFFFFFFFFU)
#define PCIE_RC_MSI_CAP_OFF_14H_REG_PCI_MSI_CAP_OFF_14H_SHIFT (0U)
/*! PCI_MSI_CAP_OFF_14H - Pending Bits. */
#define PCIE_RC_MSI_CAP_OFF_14H_REG_PCI_MSI_CAP_OFF_14H(x) (((uint32_t)(((uint32_t)(x)) << PCIE_RC_MSI_CAP_OFF_14H_REG_PCI_MSI_CAP_OFF_14H_SHIFT)) & PCIE_RC_MSI_CAP_OFF_14H_REG_PCI_MSI_CAP_OFF_14H_MASK)
/*! @} */

/*! @name PCIE_CAP_ID_PCIE_NEXT_CAP_PTR_PCIE_CAP_REG - PCI Express Capabilities, ID, Next Pointer Register. */
/*! @{ */

#define PCIE_RC_PCIE_CAP_ID_PCIE_NEXT_CAP_PTR_PCIE_CAP_REG_PCIE_CAP_ID_MASK (0xFFU)
#define PCIE_RC_PCIE_CAP_ID_PCIE_NEXT_CAP_PTR_PCIE_CAP_REG_PCIE_CAP_ID_SHIFT (0U)
/*! PCIE_CAP_ID - Capability ID. */
#define PCIE_RC_PCIE_CAP_ID_PCIE_NEXT_CAP_PTR_PCIE_CAP_REG_PCIE_CAP_ID(x) (((uint32_t)(((uint32_t)(x)) << PCIE_RC_PCIE_CAP_ID_PCIE_NEXT_CAP_PTR_PCIE_CAP_REG_PCIE_CAP_ID_SHIFT)) & PCIE_RC_PCIE_CAP_ID_PCIE_NEXT_CAP_PTR_PCIE_CAP_REG_PCIE_CAP_ID_MASK)

#define PCIE_RC_PCIE_CAP_ID_PCIE_NEXT_CAP_PTR_PCIE_CAP_REG_PCIE_CAP_NEXT_PTR_MASK (0xFF00U)
#define PCIE_RC_PCIE_CAP_ID_PCIE_NEXT_CAP_PTR_PCIE_CAP_REG_PCIE_CAP_NEXT_PTR_SHIFT (8U)
/*! PCIE_CAP_NEXT_PTR - Next Capability Pointer. */
#define PCIE_RC_PCIE_CAP_ID_PCIE_NEXT_CAP_PTR_PCIE_CAP_REG_PCIE_CAP_NEXT_PTR(x) (((uint32_t)(((uint32_t)(x)) << PCIE_RC_PCIE_CAP_ID_PCIE_NEXT_CAP_PTR_PCIE_CAP_REG_PCIE_CAP_NEXT_PTR_SHIFT)) & PCIE_RC_PCIE_CAP_ID_PCIE_NEXT_CAP_PTR_PCIE_CAP_REG_PCIE_CAP_NEXT_PTR_MASK)

#define PCIE_RC_PCIE_CAP_ID_PCIE_NEXT_CAP_PTR_PCIE_CAP_REG_PCIE_CAP_REG_MASK (0xF0000U)
#define PCIE_RC_PCIE_CAP_ID_PCIE_NEXT_CAP_PTR_PCIE_CAP_REG_PCIE_CAP_REG_SHIFT (16U)
/*! PCIE_CAP_REG - Capability Version. */
#define PCIE_RC_PCIE_CAP_ID_PCIE_NEXT_CAP_PTR_PCIE_CAP_REG_PCIE_CAP_REG(x) (((uint32_t)(((uint32_t)(x)) << PCIE_RC_PCIE_CAP_ID_PCIE_NEXT_CAP_PTR_PCIE_CAP_REG_PCIE_CAP_REG_SHIFT)) & PCIE_RC_PCIE_CAP_ID_PCIE_NEXT_CAP_PTR_PCIE_CAP_REG_PCIE_CAP_REG_MASK)

#define PCIE_RC_PCIE_CAP_ID_PCIE_NEXT_CAP_PTR_PCIE_CAP_REG_PCIE_DEV_PORT_TYPE_MASK (0xF00000U)
#define PCIE_RC_PCIE_CAP_ID_PCIE_NEXT_CAP_PTR_PCIE_CAP_REG_PCIE_DEV_PORT_TYPE_SHIFT (20U)
/*! PCIE_DEV_PORT_TYPE - Device/Port Type.
 *  0b0000..PCI Express Endpoint
 *  0b0001..Legacy PCI Express Endpoint
 *  0b0100..Root Port of PCI Express Root Complex
 *  0b0101..Upstream Port of PCI Express Switch
 *  0b0110..Downstream Port of PCI Express Switch
 */
#define PCIE_RC_PCIE_CAP_ID_PCIE_NEXT_CAP_PTR_PCIE_CAP_REG_PCIE_DEV_PORT_TYPE(x) (((uint32_t)(((uint32_t)(x)) << PCIE_RC_PCIE_CAP_ID_PCIE_NEXT_CAP_PTR_PCIE_CAP_REG_PCIE_DEV_PORT_TYPE_SHIFT)) & PCIE_RC_PCIE_CAP_ID_PCIE_NEXT_CAP_PTR_PCIE_CAP_REG_PCIE_DEV_PORT_TYPE_MASK)

#define PCIE_RC_PCIE_CAP_ID_PCIE_NEXT_CAP_PTR_PCIE_CAP_REG_PCIE_SLOT_IMP_MASK (0x1000000U)
#define PCIE_RC_PCIE_CAP_ID_PCIE_NEXT_CAP_PTR_PCIE_CAP_REG_PCIE_SLOT_IMP_SHIFT (24U)
/*! PCIE_SLOT_IMP - Slot Implemented. */
#define PCIE_RC_PCIE_CAP_ID_PCIE_NEXT_CAP_PTR_PCIE_CAP_REG_PCIE_SLOT_IMP(x) (((uint32_t)(((uint32_t)(x)) << PCIE_RC_PCIE_CAP_ID_PCIE_NEXT_CAP_PTR_PCIE_CAP_REG_PCIE_SLOT_IMP_SHIFT)) & PCIE_RC_PCIE_CAP_ID_PCIE_NEXT_CAP_PTR_PCIE_CAP_REG_PCIE_SLOT_IMP_MASK)

#define PCIE_RC_PCIE_CAP_ID_PCIE_NEXT_CAP_PTR_PCIE_CAP_REG_PCIE_INT_MSG_NUM_MASK (0x3E000000U)
#define PCIE_RC_PCIE_CAP_ID_PCIE_NEXT_CAP_PTR_PCIE_CAP_REG_PCIE_INT_MSG_NUM_SHIFT (25U)
/*! PCIE_INT_MSG_NUM - PCIE Interrupt Message Number. */
#define PCIE_RC_PCIE_CAP_ID_PCIE_NEXT_CAP_PTR_PCIE_CAP_REG_PCIE_INT_MSG_NUM(x) (((uint32_t)(((uint32_t)(x)) << PCIE_RC_PCIE_CAP_ID_PCIE_NEXT_CAP_PTR_PCIE_CAP_REG_PCIE_INT_MSG_NUM_SHIFT)) & PCIE_RC_PCIE_CAP_ID_PCIE_NEXT_CAP_PTR_PCIE_CAP_REG_PCIE_INT_MSG_NUM_MASK)

#define PCIE_RC_PCIE_CAP_ID_PCIE_NEXT_CAP_PTR_PCIE_CAP_REG_RSVD_MASK (0x40000000U)
#define PCIE_RC_PCIE_CAP_ID_PCIE_NEXT_CAP_PTR_PCIE_CAP_REG_RSVD_SHIFT (30U)
/*! RSVD - Reserved. */
#define PCIE_RC_PCIE_CAP_ID_PCIE_NEXT_CAP_PTR_PCIE_CAP_REG_RSVD(x) (((uint32_t)(((uint32_t)(x)) << PCIE_RC_PCIE_CAP_ID_PCIE_NEXT_CAP_PTR_PCIE_CAP_REG_RSVD_SHIFT)) & PCIE_RC_PCIE_CAP_ID_PCIE_NEXT_CAP_PTR_PCIE_CAP_REG_RSVD_MASK)
/*! @} */

/*! @name DEVICE_CAPABILITIES_REG - Device Capabilities Register. */
/*! @{ */

#define PCIE_RC_DEVICE_CAPABILITIES_REG_PCIE_CAP_MAX_PAYLOAD_SIZE_MASK (0x7U)
#define PCIE_RC_DEVICE_CAPABILITIES_REG_PCIE_CAP_MAX_PAYLOAD_SIZE_SHIFT (0U)
/*! PCIE_CAP_MAX_PAYLOAD_SIZE - Max_Payload_Size Supported.
 *  0b000..128 bytes max payload size
 *  0b001..256 bytes max payload size
 *  0b010..512 bytes max payload size
 *  0b011..1024 bytes max payload size
 *  0b100..2048 bytes max payload size
 *  0b101..4096 bytes max payload size
 */
#define PCIE_RC_DEVICE_CAPABILITIES_REG_PCIE_CAP_MAX_PAYLOAD_SIZE(x) (((uint32_t)(((uint32_t)(x)) << PCIE_RC_DEVICE_CAPABILITIES_REG_PCIE_CAP_MAX_PAYLOAD_SIZE_SHIFT)) & PCIE_RC_DEVICE_CAPABILITIES_REG_PCIE_CAP_MAX_PAYLOAD_SIZE_MASK)

#define PCIE_RC_DEVICE_CAPABILITIES_REG_PCIE_CAP_PHANTOM_FUNC_SUPPORT_MASK (0x18U)
#define PCIE_RC_DEVICE_CAPABILITIES_REG_PCIE_CAP_PHANTOM_FUNC_SUPPORT_SHIFT (3U)
/*! PCIE_CAP_PHANTOM_FUNC_SUPPORT - Phantom Functions Supported.
 *  0b00..No Function Number bits are used for Phantom Functions. Multi-Function Devices are permitted to implement up to 8 independent functions.
 *  0b01..The most significant bit of the Function number in Requester ID is used for Phantom Functions; a
 *        Multi-Function Device is permitted to implement Functions 0-3. Functions 0, 1, 2, and 3 are permitted to use
 *        Function Numbers 4, 5, 6, and 7 respectively as Phantom Functions.
 *  0b10..The two most significant bits of Function Number in Requester ID are used for Phantom Functions; a
 *        Multi-Function Device is permitted to implement Functions 0-1. Function 0 is permitted to use Function Numbers
 *        2, 4, and 6 for Phantom Functions. Function 1 is permitted to use Function Numbers 3, 5, and 7 as
 *        Phantom Functions.
 *  0b11..All 3 bits of Function Number in Requester ID used for Phantom Functions. The device must have a single
 *        Function 0 that is permitted to use all other Function Numbers as Phantom Functions.
 */
#define PCIE_RC_DEVICE_CAPABILITIES_REG_PCIE_CAP_PHANTOM_FUNC_SUPPORT(x) (((uint32_t)(((uint32_t)(x)) << PCIE_RC_DEVICE_CAPABILITIES_REG_PCIE_CAP_PHANTOM_FUNC_SUPPORT_SHIFT)) & PCIE_RC_DEVICE_CAPABILITIES_REG_PCIE_CAP_PHANTOM_FUNC_SUPPORT_MASK)

#define PCIE_RC_DEVICE_CAPABILITIES_REG_PCIE_CAP_EXT_TAG_SUPP_MASK (0x20U)
#define PCIE_RC_DEVICE_CAPABILITIES_REG_PCIE_CAP_EXT_TAG_SUPP_SHIFT (5U)
/*! PCIE_CAP_EXT_TAG_SUPP - Extended Tag Field Supported.
 *  0b0..5-bit Tag field supported
 *  0b1..8-bit Tag field supported
 */
#define PCIE_RC_DEVICE_CAPABILITIES_REG_PCIE_CAP_EXT_TAG_SUPP(x) (((uint32_t)(((uint32_t)(x)) << PCIE_RC_DEVICE_CAPABILITIES_REG_PCIE_CAP_EXT_TAG_SUPP_SHIFT)) & PCIE_RC_DEVICE_CAPABILITIES_REG_PCIE_CAP_EXT_TAG_SUPP_MASK)

#define PCIE_RC_DEVICE_CAPABILITIES_REG_PCIE_CAP_ROLE_BASED_ERR_REPORT_MASK (0x8000U)
#define PCIE_RC_DEVICE_CAPABILITIES_REG_PCIE_CAP_ROLE_BASED_ERR_REPORT_SHIFT (15U)
/*! PCIE_CAP_ROLE_BASED_ERR_REPORT - Role-Based Error Reporting. */
#define PCIE_RC_DEVICE_CAPABILITIES_REG_PCIE_CAP_ROLE_BASED_ERR_REPORT(x) (((uint32_t)(((uint32_t)(x)) << PCIE_RC_DEVICE_CAPABILITIES_REG_PCIE_CAP_ROLE_BASED_ERR_REPORT_SHIFT)) & PCIE_RC_DEVICE_CAPABILITIES_REG_PCIE_CAP_ROLE_BASED_ERR_REPORT_MASK)
/*! @} */

/*! @name DEVICE_CONTROL_DEVICE_STATUS - Device Control and Device Status Register. */
/*! @{ */

#define PCIE_RC_DEVICE_CONTROL_DEVICE_STATUS_PCIE_CAP_CORR_ERR_REPORT_EN_MASK (0x1U)
#define PCIE_RC_DEVICE_CONTROL_DEVICE_STATUS_PCIE_CAP_CORR_ERR_REPORT_EN_SHIFT (0U)
/*! PCIE_CAP_CORR_ERR_REPORT_EN - Correctable Error Reporting Enable. */
#define PCIE_RC_DEVICE_CONTROL_DEVICE_STATUS_PCIE_CAP_CORR_ERR_REPORT_EN(x) (((uint32_t)(((uint32_t)(x)) << PCIE_RC_DEVICE_CONTROL_DEVICE_STATUS_PCIE_CAP_CORR_ERR_REPORT_EN_SHIFT)) & PCIE_RC_DEVICE_CONTROL_DEVICE_STATUS_PCIE_CAP_CORR_ERR_REPORT_EN_MASK)

#define PCIE_RC_DEVICE_CONTROL_DEVICE_STATUS_PCIE_CAP_NON_FATAL_ERR_REPORT_EN_MASK (0x2U)
#define PCIE_RC_DEVICE_CONTROL_DEVICE_STATUS_PCIE_CAP_NON_FATAL_ERR_REPORT_EN_SHIFT (1U)
/*! PCIE_CAP_NON_FATAL_ERR_REPORT_EN - Non-Fatal Error Reporting Enable. */
#define PCIE_RC_DEVICE_CONTROL_DEVICE_STATUS_PCIE_CAP_NON_FATAL_ERR_REPORT_EN(x) (((uint32_t)(((uint32_t)(x)) << PCIE_RC_DEVICE_CONTROL_DEVICE_STATUS_PCIE_CAP_NON_FATAL_ERR_REPORT_EN_SHIFT)) & PCIE_RC_DEVICE_CONTROL_DEVICE_STATUS_PCIE_CAP_NON_FATAL_ERR_REPORT_EN_MASK)

#define PCIE_RC_DEVICE_CONTROL_DEVICE_STATUS_PCIE_CAP_FATAL_ERR_REPORT_EN_MASK (0x4U)
#define PCIE_RC_DEVICE_CONTROL_DEVICE_STATUS_PCIE_CAP_FATAL_ERR_REPORT_EN_SHIFT (2U)
/*! PCIE_CAP_FATAL_ERR_REPORT_EN - Fatal Error Reporting Enable. */
#define PCIE_RC_DEVICE_CONTROL_DEVICE_STATUS_PCIE_CAP_FATAL_ERR_REPORT_EN(x) (((uint32_t)(((uint32_t)(x)) << PCIE_RC_DEVICE_CONTROL_DEVICE_STATUS_PCIE_CAP_FATAL_ERR_REPORT_EN_SHIFT)) & PCIE_RC_DEVICE_CONTROL_DEVICE_STATUS_PCIE_CAP_FATAL_ERR_REPORT_EN_MASK)

#define PCIE_RC_DEVICE_CONTROL_DEVICE_STATUS_PCIE_CAP_UNSUPPORT_REQ_REP_EN_MASK (0x8U)
#define PCIE_RC_DEVICE_CONTROL_DEVICE_STATUS_PCIE_CAP_UNSUPPORT_REQ_REP_EN_SHIFT (3U)
/*! PCIE_CAP_UNSUPPORT_REQ_REP_EN - Unsupported Request Reporting Enable. */
#define PCIE_RC_DEVICE_CONTROL_DEVICE_STATUS_PCIE_CAP_UNSUPPORT_REQ_REP_EN(x) (((uint32_t)(((uint32_t)(x)) << PCIE_RC_DEVICE_CONTROL_DEVICE_STATUS_PCIE_CAP_UNSUPPORT_REQ_REP_EN_SHIFT)) & PCIE_RC_DEVICE_CONTROL_DEVICE_STATUS_PCIE_CAP_UNSUPPORT_REQ_REP_EN_MASK)

#define PCIE_RC_DEVICE_CONTROL_DEVICE_STATUS_PCIE_CAP_EN_REL_ORDER_MASK (0x10U)
#define PCIE_RC_DEVICE_CONTROL_DEVICE_STATUS_PCIE_CAP_EN_REL_ORDER_SHIFT (4U)
/*! PCIE_CAP_EN_REL_ORDER - Enable Relaxed Ordering. */
#define PCIE_RC_DEVICE_CONTROL_DEVICE_STATUS_PCIE_CAP_EN_REL_ORDER(x) (((uint32_t)(((uint32_t)(x)) << PCIE_RC_DEVICE_CONTROL_DEVICE_STATUS_PCIE_CAP_EN_REL_ORDER_SHIFT)) & PCIE_RC_DEVICE_CONTROL_DEVICE_STATUS_PCIE_CAP_EN_REL_ORDER_MASK)

#define PCIE_RC_DEVICE_CONTROL_DEVICE_STATUS_PCIE_CAP_MAX_PAYLOAD_SIZE_CS_MASK (0xE0U)
#define PCIE_RC_DEVICE_CONTROL_DEVICE_STATUS_PCIE_CAP_MAX_PAYLOAD_SIZE_CS_SHIFT (5U)
/*! PCIE_CAP_MAX_PAYLOAD_SIZE_CS - Max_Payload_Size.
 *  0b000..128 bytes maximum Read Request size
 *  0b001..256 bytes maximum Read Request size
 *  0b010..512 bytes maximum Read Request size
 *  0b011..1024 bytes maximum Read Request size
 *  0b100..2048 bytes maximum Read Request size
 *  0b101..4096 bytes maximum Read Request size
 *  0b110..RESERVED
 *  0b111..RESERVED
 */
#define PCIE_RC_DEVICE_CONTROL_DEVICE_STATUS_PCIE_CAP_MAX_PAYLOAD_SIZE_CS(x) (((uint32_t)(((uint32_t)(x)) << PCIE_RC_DEVICE_CONTROL_DEVICE_STATUS_PCIE_CAP_MAX_PAYLOAD_SIZE_CS_SHIFT)) & PCIE_RC_DEVICE_CONTROL_DEVICE_STATUS_PCIE_CAP_MAX_PAYLOAD_SIZE_CS_MASK)

#define PCIE_RC_DEVICE_CONTROL_DEVICE_STATUS_PCIE_CAP_EXT_TAG_EN_MASK (0x100U)
#define PCIE_RC_DEVICE_CONTROL_DEVICE_STATUS_PCIE_CAP_EXT_TAG_EN_SHIFT (8U)
/*! PCIE_CAP_EXT_TAG_EN - Extended Tag Field Enable. */
#define PCIE_RC_DEVICE_CONTROL_DEVICE_STATUS_PCIE_CAP_EXT_TAG_EN(x) (((uint32_t)(((uint32_t)(x)) << PCIE_RC_DEVICE_CONTROL_DEVICE_STATUS_PCIE_CAP_EXT_TAG_EN_SHIFT)) & PCIE_RC_DEVICE_CONTROL_DEVICE_STATUS_PCIE_CAP_EXT_TAG_EN_MASK)

#define PCIE_RC_DEVICE_CONTROL_DEVICE_STATUS_PCIE_CAP_PHANTOM_FUNC_EN_MASK (0x200U)
#define PCIE_RC_DEVICE_CONTROL_DEVICE_STATUS_PCIE_CAP_PHANTOM_FUNC_EN_SHIFT (9U)
/*! PCIE_CAP_PHANTOM_FUNC_EN - Phantom Functions Enable. */
#define PCIE_RC_DEVICE_CONTROL_DEVICE_STATUS_PCIE_CAP_PHANTOM_FUNC_EN(x) (((uint32_t)(((uint32_t)(x)) << PCIE_RC_DEVICE_CONTROL_DEVICE_STATUS_PCIE_CAP_PHANTOM_FUNC_EN_SHIFT)) & PCIE_RC_DEVICE_CONTROL_DEVICE_STATUS_PCIE_CAP_PHANTOM_FUNC_EN_MASK)

#define PCIE_RC_DEVICE_CONTROL_DEVICE_STATUS_PCIE_CAP_AUX_POWER_PM_EN_MASK (0x400U)
#define PCIE_RC_DEVICE_CONTROL_DEVICE_STATUS_PCIE_CAP_AUX_POWER_PM_EN_SHIFT (10U)
/*! PCIE_CAP_AUX_POWER_PM_EN - Aux Power PM Enable. */
#define PCIE_RC_DEVICE_CONTROL_DEVICE_STATUS_PCIE_CAP_AUX_POWER_PM_EN(x) (((uint32_t)(((uint32_t)(x)) << PCIE_RC_DEVICE_CONTROL_DEVICE_STATUS_PCIE_CAP_AUX_POWER_PM_EN_SHIFT)) & PCIE_RC_DEVICE_CONTROL_DEVICE_STATUS_PCIE_CAP_AUX_POWER_PM_EN_MASK)

#define PCIE_RC_DEVICE_CONTROL_DEVICE_STATUS_PCIE_CAP_EN_NO_SNOOP_MASK (0x800U)
#define PCIE_RC_DEVICE_CONTROL_DEVICE_STATUS_PCIE_CAP_EN_NO_SNOOP_SHIFT (11U)
/*! PCIE_CAP_EN_NO_SNOOP - Enable No Snoop. */
#define PCIE_RC_DEVICE_CONTROL_DEVICE_STATUS_PCIE_CAP_EN_NO_SNOOP(x) (((uint32_t)(((uint32_t)(x)) << PCIE_RC_DEVICE_CONTROL_DEVICE_STATUS_PCIE_CAP_EN_NO_SNOOP_SHIFT)) & PCIE_RC_DEVICE_CONTROL_DEVICE_STATUS_PCIE_CAP_EN_NO_SNOOP_MASK)

#define PCIE_RC_DEVICE_CONTROL_DEVICE_STATUS_PCIE_CAP_MAX_READ_REQ_SIZE_MASK (0x7000U)
#define PCIE_RC_DEVICE_CONTROL_DEVICE_STATUS_PCIE_CAP_MAX_READ_REQ_SIZE_SHIFT (12U)
/*! PCIE_CAP_MAX_READ_REQ_SIZE - Max_Read_Request_Size.
 *  0b000..128 bytes maximum Read Request size
 *  0b001..256 bytes maximum Read Request size
 *  0b010..512 bytes maximum Read Request size
 *  0b011..1024 bytes maximum Read Request size
 *  0b100..2048 bytes maximum Read Request size
 *  0b101..4096 bytes maximum Read Request size
 *  0b110..RESERVED
 *  0b111..RESERVED
 */
#define PCIE_RC_DEVICE_CONTROL_DEVICE_STATUS_PCIE_CAP_MAX_READ_REQ_SIZE(x) (((uint32_t)(((uint32_t)(x)) << PCIE_RC_DEVICE_CONTROL_DEVICE_STATUS_PCIE_CAP_MAX_READ_REQ_SIZE_SHIFT)) & PCIE_RC_DEVICE_CONTROL_DEVICE_STATUS_PCIE_CAP_MAX_READ_REQ_SIZE_MASK)

#define PCIE_RC_DEVICE_CONTROL_DEVICE_STATUS_PCIE_CAP_INITIATE_FLR_MASK (0x8000U)
#define PCIE_RC_DEVICE_CONTROL_DEVICE_STATUS_PCIE_CAP_INITIATE_FLR_SHIFT (15U)
/*! PCIE_CAP_INITIATE_FLR - Initiate Function Level Reset. */
#define PCIE_RC_DEVICE_CONTROL_DEVICE_STATUS_PCIE_CAP_INITIATE_FLR(x) (((uint32_t)(((uint32_t)(x)) << PCIE_RC_DEVICE_CONTROL_DEVICE_STATUS_PCIE_CAP_INITIATE_FLR_SHIFT)) & PCIE_RC_DEVICE_CONTROL_DEVICE_STATUS_PCIE_CAP_INITIATE_FLR_MASK)

#define PCIE_RC_DEVICE_CONTROL_DEVICE_STATUS_PCIE_CAP_CORR_ERR_DETECTED_MASK (0x10000U)
#define PCIE_RC_DEVICE_CONTROL_DEVICE_STATUS_PCIE_CAP_CORR_ERR_DETECTED_SHIFT (16U)
/*! PCIE_CAP_CORR_ERR_DETECTED - Correctable Error Detected. */
#define PCIE_RC_DEVICE_CONTROL_DEVICE_STATUS_PCIE_CAP_CORR_ERR_DETECTED(x) (((uint32_t)(((uint32_t)(x)) << PCIE_RC_DEVICE_CONTROL_DEVICE_STATUS_PCIE_CAP_CORR_ERR_DETECTED_SHIFT)) & PCIE_RC_DEVICE_CONTROL_DEVICE_STATUS_PCIE_CAP_CORR_ERR_DETECTED_MASK)

#define PCIE_RC_DEVICE_CONTROL_DEVICE_STATUS_PCIE_CAP_NON_FATAL_ERR_DETECTED_MASK (0x20000U)
#define PCIE_RC_DEVICE_CONTROL_DEVICE_STATUS_PCIE_CAP_NON_FATAL_ERR_DETECTED_SHIFT (17U)
/*! PCIE_CAP_NON_FATAL_ERR_DETECTED - Non-Fatal Error Detected. */
#define PCIE_RC_DEVICE_CONTROL_DEVICE_STATUS_PCIE_CAP_NON_FATAL_ERR_DETECTED(x) (((uint32_t)(((uint32_t)(x)) << PCIE_RC_DEVICE_CONTROL_DEVICE_STATUS_PCIE_CAP_NON_FATAL_ERR_DETECTED_SHIFT)) & PCIE_RC_DEVICE_CONTROL_DEVICE_STATUS_PCIE_CAP_NON_FATAL_ERR_DETECTED_MASK)

#define PCIE_RC_DEVICE_CONTROL_DEVICE_STATUS_PCIE_CAP_FATAL_ERR_DETECTED_MASK (0x40000U)
#define PCIE_RC_DEVICE_CONTROL_DEVICE_STATUS_PCIE_CAP_FATAL_ERR_DETECTED_SHIFT (18U)
/*! PCIE_CAP_FATAL_ERR_DETECTED - Fatal Error Detected. */
#define PCIE_RC_DEVICE_CONTROL_DEVICE_STATUS_PCIE_CAP_FATAL_ERR_DETECTED(x) (((uint32_t)(((uint32_t)(x)) << PCIE_RC_DEVICE_CONTROL_DEVICE_STATUS_PCIE_CAP_FATAL_ERR_DETECTED_SHIFT)) & PCIE_RC_DEVICE_CONTROL_DEVICE_STATUS_PCIE_CAP_FATAL_ERR_DETECTED_MASK)

#define PCIE_RC_DEVICE_CONTROL_DEVICE_STATUS_PCIE_CAP_UNSUPPORTED_REQ_DETECTED_MASK (0x80000U)
#define PCIE_RC_DEVICE_CONTROL_DEVICE_STATUS_PCIE_CAP_UNSUPPORTED_REQ_DETECTED_SHIFT (19U)
/*! PCIE_CAP_UNSUPPORTED_REQ_DETECTED - Unsupported Request Detected. */
#define PCIE_RC_DEVICE_CONTROL_DEVICE_STATUS_PCIE_CAP_UNSUPPORTED_REQ_DETECTED(x) (((uint32_t)(((uint32_t)(x)) << PCIE_RC_DEVICE_CONTROL_DEVICE_STATUS_PCIE_CAP_UNSUPPORTED_REQ_DETECTED_SHIFT)) & PCIE_RC_DEVICE_CONTROL_DEVICE_STATUS_PCIE_CAP_UNSUPPORTED_REQ_DETECTED_MASK)

#define PCIE_RC_DEVICE_CONTROL_DEVICE_STATUS_PCIE_CAP_AUX_POWER_DETECTED_MASK (0x100000U)
#define PCIE_RC_DEVICE_CONTROL_DEVICE_STATUS_PCIE_CAP_AUX_POWER_DETECTED_SHIFT (20U)
/*! PCIE_CAP_AUX_POWER_DETECTED - AUX Power Detected. */
#define PCIE_RC_DEVICE_CONTROL_DEVICE_STATUS_PCIE_CAP_AUX_POWER_DETECTED(x) (((uint32_t)(((uint32_t)(x)) << PCIE_RC_DEVICE_CONTROL_DEVICE_STATUS_PCIE_CAP_AUX_POWER_DETECTED_SHIFT)) & PCIE_RC_DEVICE_CONTROL_DEVICE_STATUS_PCIE_CAP_AUX_POWER_DETECTED_MASK)

#define PCIE_RC_DEVICE_CONTROL_DEVICE_STATUS_PCIE_CAP_TRANS_PENDING_MASK (0x200000U)
#define PCIE_RC_DEVICE_CONTROL_DEVICE_STATUS_PCIE_CAP_TRANS_PENDING_SHIFT (21U)
/*! PCIE_CAP_TRANS_PENDING - Transactions Pending. */
#define PCIE_RC_DEVICE_CONTROL_DEVICE_STATUS_PCIE_CAP_TRANS_PENDING(x) (((uint32_t)(((uint32_t)(x)) << PCIE_RC_DEVICE_CONTROL_DEVICE_STATUS_PCIE_CAP_TRANS_PENDING_SHIFT)) & PCIE_RC_DEVICE_CONTROL_DEVICE_STATUS_PCIE_CAP_TRANS_PENDING_MASK)
/*! @} */

/*! @name LINK_CAPABILITIES_REG - Link Capabilities Register. */
/*! @{ */

#define PCIE_RC_LINK_CAPABILITIES_REG_PCIE_CAP_MAX_LINK_SPEED_MASK (0xFU)
#define PCIE_RC_LINK_CAPABILITIES_REG_PCIE_CAP_MAX_LINK_SPEED_SHIFT (0U)
/*! PCIE_CAP_MAX_LINK_SPEED - Max Link Speed.
 *  0b0001..Supported Link Speeds Vector field bit 0
 *  0b0010..Supported Link Speeds Vector field bit 1
 *  0b0011..Supported Link Speeds Vector field bit 2
 *  0b0100..Supported Link Speeds Vector field bit 3
 *  0b0101..Supported Link Speeds Vector field bit 4
 *  0b0110..Supported Link Speeds Vector field bit 5
 *  0b0111..Supported Link Speeds Vector field bit 6
 */
#define PCIE_RC_LINK_CAPABILITIES_REG_PCIE_CAP_MAX_LINK_SPEED(x) (((uint32_t)(((uint32_t)(x)) << PCIE_RC_LINK_CAPABILITIES_REG_PCIE_CAP_MAX_LINK_SPEED_SHIFT)) & PCIE_RC_LINK_CAPABILITIES_REG_PCIE_CAP_MAX_LINK_SPEED_MASK)

#define PCIE_RC_LINK_CAPABILITIES_REG_PCIE_CAP_MAX_LINK_WIDTH_MASK (0x3F0U)
#define PCIE_RC_LINK_CAPABILITIES_REG_PCIE_CAP_MAX_LINK_WIDTH_SHIFT (4U)
/*! PCIE_CAP_MAX_LINK_WIDTH - Maximum Link Width.
 *  0b000001..x1
 *  0b000010..x2
 *  0b000100..x4
 *  0b001000..x8
 *  0b001100..x12
 *  0b010000..x16
 *  0b100000..x32
 */
#define PCIE_RC_LINK_CAPABILITIES_REG_PCIE_CAP_MAX_LINK_WIDTH(x) (((uint32_t)(((uint32_t)(x)) << PCIE_RC_LINK_CAPABILITIES_REG_PCIE_CAP_MAX_LINK_WIDTH_SHIFT)) & PCIE_RC_LINK_CAPABILITIES_REG_PCIE_CAP_MAX_LINK_WIDTH_MASK)

#define PCIE_RC_LINK_CAPABILITIES_REG_PCIE_CAP_ACTIVE_STATE_LINK_PM_SUPPORT_MASK (0xC00U)
#define PCIE_RC_LINK_CAPABILITIES_REG_PCIE_CAP_ACTIVE_STATE_LINK_PM_SUPPORT_SHIFT (10U)
/*! PCIE_CAP_ACTIVE_STATE_LINK_PM_SUPPORT - Active State Power Management (ASPM) Support.
 *  0b00..No ASPM Support
 *  0b01..L0s Supported
 *  0b10..L1 Supported
 *  0b11..L0s and L1 Supported
 */
#define PCIE_RC_LINK_CAPABILITIES_REG_PCIE_CAP_ACTIVE_STATE_LINK_PM_SUPPORT(x) (((uint32_t)(((uint32_t)(x)) << PCIE_RC_LINK_CAPABILITIES_REG_PCIE_CAP_ACTIVE_STATE_LINK_PM_SUPPORT_SHIFT)) & PCIE_RC_LINK_CAPABILITIES_REG_PCIE_CAP_ACTIVE_STATE_LINK_PM_SUPPORT_MASK)

#define PCIE_RC_LINK_CAPABILITIES_REG_PCIE_CAP_L0S_EXIT_LATENCY_MASK (0x7000U)
#define PCIE_RC_LINK_CAPABILITIES_REG_PCIE_CAP_L0S_EXIT_LATENCY_SHIFT (12U)
/*! PCIE_CAP_L0S_EXIT_LATENCY - L0s Exit Latency.
 *  0b000..Less than 64 ns
 *  0b001..64 ns to less than 128 ns
 *  0b010..128 ns to less than 256 ns
 *  0b011..256 ns to less than 512 ns
 *  0b100..512 ns to less than 1 us
 *  0b101..1 us to less than 2 us
 *  0b110..2 us to 4 us
 *  0b111..More than 4 us
 */
#define PCIE_RC_LINK_CAPABILITIES_REG_PCIE_CAP_L0S_EXIT_LATENCY(x) (((uint32_t)(((uint32_t)(x)) << PCIE_RC_LINK_CAPABILITIES_REG_PCIE_CAP_L0S_EXIT_LATENCY_SHIFT)) & PCIE_RC_LINK_CAPABILITIES_REG_PCIE_CAP_L0S_EXIT_LATENCY_MASK)

#define PCIE_RC_LINK_CAPABILITIES_REG_PCIE_CAP_L1_EXIT_LATENCY_MASK (0x38000U)
#define PCIE_RC_LINK_CAPABILITIES_REG_PCIE_CAP_L1_EXIT_LATENCY_SHIFT (15U)
/*! PCIE_CAP_L1_EXIT_LATENCY - L1 Exit Latency.
 *  0b000..Less than 1us
 *  0b001..1 us to less than 2 us
 *  0b010..2 us to less than 4 us
 *  0b011..4 us to less than 8 us
 *  0b100..8 us to less than 16 us
 *  0b101..16 us to less than 32 us
 *  0b110..32 us to 64 us
 *  0b111..More than 64 us
 */
#define PCIE_RC_LINK_CAPABILITIES_REG_PCIE_CAP_L1_EXIT_LATENCY(x) (((uint32_t)(((uint32_t)(x)) << PCIE_RC_LINK_CAPABILITIES_REG_PCIE_CAP_L1_EXIT_LATENCY_SHIFT)) & PCIE_RC_LINK_CAPABILITIES_REG_PCIE_CAP_L1_EXIT_LATENCY_MASK)

#define PCIE_RC_LINK_CAPABILITIES_REG_PCIE_CAP_CLOCK_POWER_MAN_MASK (0x40000U)
#define PCIE_RC_LINK_CAPABILITIES_REG_PCIE_CAP_CLOCK_POWER_MAN_SHIFT (18U)
/*! PCIE_CAP_CLOCK_POWER_MAN - Clock Power Management. */
#define PCIE_RC_LINK_CAPABILITIES_REG_PCIE_CAP_CLOCK_POWER_MAN(x) (((uint32_t)(((uint32_t)(x)) << PCIE_RC_LINK_CAPABILITIES_REG_PCIE_CAP_CLOCK_POWER_MAN_SHIFT)) & PCIE_RC_LINK_CAPABILITIES_REG_PCIE_CAP_CLOCK_POWER_MAN_MASK)

#define PCIE_RC_LINK_CAPABILITIES_REG_PCIE_CAP_SURPRISE_DOWN_ERR_REP_CAP_MASK (0x80000U)
#define PCIE_RC_LINK_CAPABILITIES_REG_PCIE_CAP_SURPRISE_DOWN_ERR_REP_CAP_SHIFT (19U)
/*! PCIE_CAP_SURPRISE_DOWN_ERR_REP_CAP - Surprise Down Error Reporting Capable. */
#define PCIE_RC_LINK_CAPABILITIES_REG_PCIE_CAP_SURPRISE_DOWN_ERR_REP_CAP(x) (((uint32_t)(((uint32_t)(x)) << PCIE_RC_LINK_CAPABILITIES_REG_PCIE_CAP_SURPRISE_DOWN_ERR_REP_CAP_SHIFT)) & PCIE_RC_LINK_CAPABILITIES_REG_PCIE_CAP_SURPRISE_DOWN_ERR_REP_CAP_MASK)

#define PCIE_RC_LINK_CAPABILITIES_REG_PCIE_CAP_DLL_ACTIVE_REP_CAP_MASK (0x100000U)
#define PCIE_RC_LINK_CAPABILITIES_REG_PCIE_CAP_DLL_ACTIVE_REP_CAP_SHIFT (20U)
/*! PCIE_CAP_DLL_ACTIVE_REP_CAP - Data Link Layer Link Active Reporting Capable. */
#define PCIE_RC_LINK_CAPABILITIES_REG_PCIE_CAP_DLL_ACTIVE_REP_CAP(x) (((uint32_t)(((uint32_t)(x)) << PCIE_RC_LINK_CAPABILITIES_REG_PCIE_CAP_DLL_ACTIVE_REP_CAP_SHIFT)) & PCIE_RC_LINK_CAPABILITIES_REG_PCIE_CAP_DLL_ACTIVE_REP_CAP_MASK)

#define PCIE_RC_LINK_CAPABILITIES_REG_PCIE_CAP_LINK_BW_NOT_CAP_MASK (0x200000U)
#define PCIE_RC_LINK_CAPABILITIES_REG_PCIE_CAP_LINK_BW_NOT_CAP_SHIFT (21U)
/*! PCIE_CAP_LINK_BW_NOT_CAP - Link Bandwidth Notification Capability. */
#define PCIE_RC_LINK_CAPABILITIES_REG_PCIE_CAP_LINK_BW_NOT_CAP(x) (((uint32_t)(((uint32_t)(x)) << PCIE_RC_LINK_CAPABILITIES_REG_PCIE_CAP_LINK_BW_NOT_CAP_SHIFT)) & PCIE_RC_LINK_CAPABILITIES_REG_PCIE_CAP_LINK_BW_NOT_CAP_MASK)

#define PCIE_RC_LINK_CAPABILITIES_REG_PCIE_CAP_ASPM_OPT_COMPLIANCE_MASK (0x400000U)
#define PCIE_RC_LINK_CAPABILITIES_REG_PCIE_CAP_ASPM_OPT_COMPLIANCE_SHIFT (22U)
/*! PCIE_CAP_ASPM_OPT_COMPLIANCE - ASPM Optionality Compliance. */
#define PCIE_RC_LINK_CAPABILITIES_REG_PCIE_CAP_ASPM_OPT_COMPLIANCE(x) (((uint32_t)(((uint32_t)(x)) << PCIE_RC_LINK_CAPABILITIES_REG_PCIE_CAP_ASPM_OPT_COMPLIANCE_SHIFT)) & PCIE_RC_LINK_CAPABILITIES_REG_PCIE_CAP_ASPM_OPT_COMPLIANCE_MASK)

#define PCIE_RC_LINK_CAPABILITIES_REG_PCIE_CAP_PORT_NUM_MASK (0xFF000000U)
#define PCIE_RC_LINK_CAPABILITIES_REG_PCIE_CAP_PORT_NUM_SHIFT (24U)
/*! PCIE_CAP_PORT_NUM - Port Number. */
#define PCIE_RC_LINK_CAPABILITIES_REG_PCIE_CAP_PORT_NUM(x) (((uint32_t)(((uint32_t)(x)) << PCIE_RC_LINK_CAPABILITIES_REG_PCIE_CAP_PORT_NUM_SHIFT)) & PCIE_RC_LINK_CAPABILITIES_REG_PCIE_CAP_PORT_NUM_MASK)
/*! @} */

/*! @name LINK_CONTROL_LINK_STATUS_REG - Link Control and Link Status Register. */
/*! @{ */

#define PCIE_RC_LINK_CONTROL_LINK_STATUS_REG_PCIE_CAP_ACTIVE_STATE_LINK_PM_CONTROL_MASK (0x3U)
#define PCIE_RC_LINK_CONTROL_LINK_STATUS_REG_PCIE_CAP_ACTIVE_STATE_LINK_PM_CONTROL_SHIFT (0U)
/*! PCIE_CAP_ACTIVE_STATE_LINK_PM_CONTROL - Active State Power Management (ASPM) Control.
 *  0b00..Disabled
 *  0b01..L0s Entry Enabled
 *  0b10..L1 Entry Enabled
 *  0b11..L0s and L1 Entry Enabled
 */
#define PCIE_RC_LINK_CONTROL_LINK_STATUS_REG_PCIE_CAP_ACTIVE_STATE_LINK_PM_CONTROL(x) (((uint32_t)(((uint32_t)(x)) << PCIE_RC_LINK_CONTROL_LINK_STATUS_REG_PCIE_CAP_ACTIVE_STATE_LINK_PM_CONTROL_SHIFT)) & PCIE_RC_LINK_CONTROL_LINK_STATUS_REG_PCIE_CAP_ACTIVE_STATE_LINK_PM_CONTROL_MASK)

#define PCIE_RC_LINK_CONTROL_LINK_STATUS_REG_PCIE_CAP_RCB_MASK (0x8U)
#define PCIE_RC_LINK_CONTROL_LINK_STATUS_REG_PCIE_CAP_RCB_SHIFT (3U)
/*! PCIE_CAP_RCB - Read Completion Boundary (RCB).
 *  0b0..64 byte
 *  0b1..128 byte
 */
#define PCIE_RC_LINK_CONTROL_LINK_STATUS_REG_PCIE_CAP_RCB(x) (((uint32_t)(((uint32_t)(x)) << PCIE_RC_LINK_CONTROL_LINK_STATUS_REG_PCIE_CAP_RCB_SHIFT)) & PCIE_RC_LINK_CONTROL_LINK_STATUS_REG_PCIE_CAP_RCB_MASK)

#define PCIE_RC_LINK_CONTROL_LINK_STATUS_REG_PCIE_CAP_LINK_DISABLE_MASK (0x10U)
#define PCIE_RC_LINK_CONTROL_LINK_STATUS_REG_PCIE_CAP_LINK_DISABLE_SHIFT (4U)
/*! PCIE_CAP_LINK_DISABLE - Link Disable. */
#define PCIE_RC_LINK_CONTROL_LINK_STATUS_REG_PCIE_CAP_LINK_DISABLE(x) (((uint32_t)(((uint32_t)(x)) << PCIE_RC_LINK_CONTROL_LINK_STATUS_REG_PCIE_CAP_LINK_DISABLE_SHIFT)) & PCIE_RC_LINK_CONTROL_LINK_STATUS_REG_PCIE_CAP_LINK_DISABLE_MASK)

#define PCIE_RC_LINK_CONTROL_LINK_STATUS_REG_PCIE_CAP_RETRAIN_LINK_MASK (0x20U)
#define PCIE_RC_LINK_CONTROL_LINK_STATUS_REG_PCIE_CAP_RETRAIN_LINK_SHIFT (5U)
/*! PCIE_CAP_RETRAIN_LINK - Retrain Link. */
#define PCIE_RC_LINK_CONTROL_LINK_STATUS_REG_PCIE_CAP_RETRAIN_LINK(x) (((uint32_t)(((uint32_t)(x)) << PCIE_RC_LINK_CONTROL_LINK_STATUS_REG_PCIE_CAP_RETRAIN_LINK_SHIFT)) & PCIE_RC_LINK_CONTROL_LINK_STATUS_REG_PCIE_CAP_RETRAIN_LINK_MASK)

#define PCIE_RC_LINK_CONTROL_LINK_STATUS_REG_PCIE_CAP_COMMON_CLK_CONFIG_MASK (0x40U)
#define PCIE_RC_LINK_CONTROL_LINK_STATUS_REG_PCIE_CAP_COMMON_CLK_CONFIG_SHIFT (6U)
/*! PCIE_CAP_COMMON_CLK_CONFIG - Common Clock Configuration. */
#define PCIE_RC_LINK_CONTROL_LINK_STATUS_REG_PCIE_CAP_COMMON_CLK_CONFIG(x) (((uint32_t)(((uint32_t)(x)) << PCIE_RC_LINK_CONTROL_LINK_STATUS_REG_PCIE_CAP_COMMON_CLK_CONFIG_SHIFT)) & PCIE_RC_LINK_CONTROL_LINK_STATUS_REG_PCIE_CAP_COMMON_CLK_CONFIG_MASK)

#define PCIE_RC_LINK_CONTROL_LINK_STATUS_REG_PCIE_CAP_EXTENDED_SYNCH_MASK (0x80U)
#define PCIE_RC_LINK_CONTROL_LINK_STATUS_REG_PCIE_CAP_EXTENDED_SYNCH_SHIFT (7U)
/*! PCIE_CAP_EXTENDED_SYNCH - Extended Synch. */
#define PCIE_RC_LINK_CONTROL_LINK_STATUS_REG_PCIE_CAP_EXTENDED_SYNCH(x) (((uint32_t)(((uint32_t)(x)) << PCIE_RC_LINK_CONTROL_LINK_STATUS_REG_PCIE_CAP_EXTENDED_SYNCH_SHIFT)) & PCIE_RC_LINK_CONTROL_LINK_STATUS_REG_PCIE_CAP_EXTENDED_SYNCH_MASK)

#define PCIE_RC_LINK_CONTROL_LINK_STATUS_REG_PCIE_CAP_EN_CLK_POWER_MAN_MASK (0x100U)
#define PCIE_RC_LINK_CONTROL_LINK_STATUS_REG_PCIE_CAP_EN_CLK_POWER_MAN_SHIFT (8U)
/*! PCIE_CAP_EN_CLK_POWER_MAN - Enable Clock Power Management.
 *  0b0..Clock power management is disabled and device must hold CLKREQ# signal low.
 *  0b1..When this bit is set, the device is permitted to use CLKREQ# signal to power manage Link clock according
 *       to protocol defined in appropriate form factor specification.
 */
#define PCIE_RC_LINK_CONTROL_LINK_STATUS_REG_PCIE_CAP_EN_CLK_POWER_MAN(x) (((uint32_t)(((uint32_t)(x)) << PCIE_RC_LINK_CONTROL_LINK_STATUS_REG_PCIE_CAP_EN_CLK_POWER_MAN_SHIFT)) & PCIE_RC_LINK_CONTROL_LINK_STATUS_REG_PCIE_CAP_EN_CLK_POWER_MAN_MASK)

#define PCIE_RC_LINK_CONTROL_LINK_STATUS_REG_PCIE_CAP_HW_AUTO_WIDTH_DISABLE_MASK (0x200U)
#define PCIE_RC_LINK_CONTROL_LINK_STATUS_REG_PCIE_CAP_HW_AUTO_WIDTH_DISABLE_SHIFT (9U)
/*! PCIE_CAP_HW_AUTO_WIDTH_DISABLE - Hardware Autonomous Width Disable. */
#define PCIE_RC_LINK_CONTROL_LINK_STATUS_REG_PCIE_CAP_HW_AUTO_WIDTH_DISABLE(x) (((uint32_t)(((uint32_t)(x)) << PCIE_RC_LINK_CONTROL_LINK_STATUS_REG_PCIE_CAP_HW_AUTO_WIDTH_DISABLE_SHIFT)) & PCIE_RC_LINK_CONTROL_LINK_STATUS_REG_PCIE_CAP_HW_AUTO_WIDTH_DISABLE_MASK)

#define PCIE_RC_LINK_CONTROL_LINK_STATUS_REG_PCIE_CAP_LINK_BW_MAN_INT_EN_MASK (0x400U)
#define PCIE_RC_LINK_CONTROL_LINK_STATUS_REG_PCIE_CAP_LINK_BW_MAN_INT_EN_SHIFT (10U)
/*! PCIE_CAP_LINK_BW_MAN_INT_EN - Link Bandwidth Management Interrupt Enable. */
#define PCIE_RC_LINK_CONTROL_LINK_STATUS_REG_PCIE_CAP_LINK_BW_MAN_INT_EN(x) (((uint32_t)(((uint32_t)(x)) << PCIE_RC_LINK_CONTROL_LINK_STATUS_REG_PCIE_CAP_LINK_BW_MAN_INT_EN_SHIFT)) & PCIE_RC_LINK_CONTROL_LINK_STATUS_REG_PCIE_CAP_LINK_BW_MAN_INT_EN_MASK)

#define PCIE_RC_LINK_CONTROL_LINK_STATUS_REG_PCIE_CAP_LINK_AUTO_BW_INT_EN_MASK (0x800U)
#define PCIE_RC_LINK_CONTROL_LINK_STATUS_REG_PCIE_CAP_LINK_AUTO_BW_INT_EN_SHIFT (11U)
/*! PCIE_CAP_LINK_AUTO_BW_INT_EN - Link Autonomous Bandwidth Management Interrupt Enable. */
#define PCIE_RC_LINK_CONTROL_LINK_STATUS_REG_PCIE_CAP_LINK_AUTO_BW_INT_EN(x) (((uint32_t)(((uint32_t)(x)) << PCIE_RC_LINK_CONTROL_LINK_STATUS_REG_PCIE_CAP_LINK_AUTO_BW_INT_EN_SHIFT)) & PCIE_RC_LINK_CONTROL_LINK_STATUS_REG_PCIE_CAP_LINK_AUTO_BW_INT_EN_MASK)

#define PCIE_RC_LINK_CONTROL_LINK_STATUS_REG_PCIE_CAP_DRS_SIGNALING_CONTROL_MASK (0xC000U)
#define PCIE_RC_LINK_CONTROL_LINK_STATUS_REG_PCIE_CAP_DRS_SIGNALING_CONTROL_SHIFT (14U)
/*! PCIE_CAP_DRS_SIGNALING_CONTROL - DRS Signaling Control.
 *  0b00..DRS not Reported
 *  0b01..DRS Interrupt Enabled
 *  0b10..DRS to FRS Signaling Enabled
 */
#define PCIE_RC_LINK_CONTROL_LINK_STATUS_REG_PCIE_CAP_DRS_SIGNALING_CONTROL(x) (((uint32_t)(((uint32_t)(x)) << PCIE_RC_LINK_CONTROL_LINK_STATUS_REG_PCIE_CAP_DRS_SIGNALING_CONTROL_SHIFT)) & PCIE_RC_LINK_CONTROL_LINK_STATUS_REG_PCIE_CAP_DRS_SIGNALING_CONTROL_MASK)

#define PCIE_RC_LINK_CONTROL_LINK_STATUS_REG_PCIE_CAP_LINK_SPEED_MASK (0xF0000U)
#define PCIE_RC_LINK_CONTROL_LINK_STATUS_REG_PCIE_CAP_LINK_SPEED_SHIFT (16U)
/*! PCIE_CAP_LINK_SPEED - Current Link Speed.
 *  0b0001..Supported Link Speeds Vector field bit 0
 *  0b0010..Supported Link Speeds Vector field bit 1
 *  0b0011..Supported Link Speeds Vector field bit 2
 *  0b0100..Supported Link Speeds Vector field bit 3
 *  0b0101..Supported Link Speeds Vector field bit 4
 *  0b0110..Supported Link Speeds Vector field bit 5
 *  0b0111..Supported Link Speeds Vector field bit 6
 */
#define PCIE_RC_LINK_CONTROL_LINK_STATUS_REG_PCIE_CAP_LINK_SPEED(x) (((uint32_t)(((uint32_t)(x)) << PCIE_RC_LINK_CONTROL_LINK_STATUS_REG_PCIE_CAP_LINK_SPEED_SHIFT)) & PCIE_RC_LINK_CONTROL_LINK_STATUS_REG_PCIE_CAP_LINK_SPEED_MASK)

#define PCIE_RC_LINK_CONTROL_LINK_STATUS_REG_PCIE_CAP_NEGO_LINK_WIDTH_MASK (0x3F00000U)
#define PCIE_RC_LINK_CONTROL_LINK_STATUS_REG_PCIE_CAP_NEGO_LINK_WIDTH_SHIFT (20U)
/*! PCIE_CAP_NEGO_LINK_WIDTH - Negotiated Link Width.
 *  0b000001..x1
 *  0b000010..x2
 *  0b000100..x4
 *  0b001000..x8
 *  0b001100..x12
 *  0b010000..x16
 *  0b100000..x32
 */
#define PCIE_RC_LINK_CONTROL_LINK_STATUS_REG_PCIE_CAP_NEGO_LINK_WIDTH(x) (((uint32_t)(((uint32_t)(x)) << PCIE_RC_LINK_CONTROL_LINK_STATUS_REG_PCIE_CAP_NEGO_LINK_WIDTH_SHIFT)) & PCIE_RC_LINK_CONTROL_LINK_STATUS_REG_PCIE_CAP_NEGO_LINK_WIDTH_MASK)

#define PCIE_RC_LINK_CONTROL_LINK_STATUS_REG_PCIE_CAP_LINK_TRAINING_MASK (0x8000000U)
#define PCIE_RC_LINK_CONTROL_LINK_STATUS_REG_PCIE_CAP_LINK_TRAINING_SHIFT (27U)
/*! PCIE_CAP_LINK_TRAINING - Link Training. */
#define PCIE_RC_LINK_CONTROL_LINK_STATUS_REG_PCIE_CAP_LINK_TRAINING(x) (((uint32_t)(((uint32_t)(x)) << PCIE_RC_LINK_CONTROL_LINK_STATUS_REG_PCIE_CAP_LINK_TRAINING_SHIFT)) & PCIE_RC_LINK_CONTROL_LINK_STATUS_REG_PCIE_CAP_LINK_TRAINING_MASK)

#define PCIE_RC_LINK_CONTROL_LINK_STATUS_REG_PCIE_CAP_SLOT_CLK_CONFIG_MASK (0x10000000U)
#define PCIE_RC_LINK_CONTROL_LINK_STATUS_REG_PCIE_CAP_SLOT_CLK_CONFIG_SHIFT (28U)
/*! PCIE_CAP_SLOT_CLK_CONFIG - Slot Clock Configuration. */
#define PCIE_RC_LINK_CONTROL_LINK_STATUS_REG_PCIE_CAP_SLOT_CLK_CONFIG(x) (((uint32_t)(((uint32_t)(x)) << PCIE_RC_LINK_CONTROL_LINK_STATUS_REG_PCIE_CAP_SLOT_CLK_CONFIG_SHIFT)) & PCIE_RC_LINK_CONTROL_LINK_STATUS_REG_PCIE_CAP_SLOT_CLK_CONFIG_MASK)

#define PCIE_RC_LINK_CONTROL_LINK_STATUS_REG_PCIE_CAP_DLL_ACTIVE_MASK (0x20000000U)
#define PCIE_RC_LINK_CONTROL_LINK_STATUS_REG_PCIE_CAP_DLL_ACTIVE_SHIFT (29U)
/*! PCIE_CAP_DLL_ACTIVE - Data Link Layer Link Active. */
#define PCIE_RC_LINK_CONTROL_LINK_STATUS_REG_PCIE_CAP_DLL_ACTIVE(x) (((uint32_t)(((uint32_t)(x)) << PCIE_RC_LINK_CONTROL_LINK_STATUS_REG_PCIE_CAP_DLL_ACTIVE_SHIFT)) & PCIE_RC_LINK_CONTROL_LINK_STATUS_REG_PCIE_CAP_DLL_ACTIVE_MASK)

#define PCIE_RC_LINK_CONTROL_LINK_STATUS_REG_PCIE_CAP_LINK_BW_MAN_STATUS_MASK (0x40000000U)
#define PCIE_RC_LINK_CONTROL_LINK_STATUS_REG_PCIE_CAP_LINK_BW_MAN_STATUS_SHIFT (30U)
/*! PCIE_CAP_LINK_BW_MAN_STATUS - Link Bandwidth Management Status. */
#define PCIE_RC_LINK_CONTROL_LINK_STATUS_REG_PCIE_CAP_LINK_BW_MAN_STATUS(x) (((uint32_t)(((uint32_t)(x)) << PCIE_RC_LINK_CONTROL_LINK_STATUS_REG_PCIE_CAP_LINK_BW_MAN_STATUS_SHIFT)) & PCIE_RC_LINK_CONTROL_LINK_STATUS_REG_PCIE_CAP_LINK_BW_MAN_STATUS_MASK)

#define PCIE_RC_LINK_CONTROL_LINK_STATUS_REG_PCIE_CAP_LINK_AUTO_BW_STATUS_MASK (0x80000000U)
#define PCIE_RC_LINK_CONTROL_LINK_STATUS_REG_PCIE_CAP_LINK_AUTO_BW_STATUS_SHIFT (31U)
/*! PCIE_CAP_LINK_AUTO_BW_STATUS - Link Autonomous Bandwidth Status. */
#define PCIE_RC_LINK_CONTROL_LINK_STATUS_REG_PCIE_CAP_LINK_AUTO_BW_STATUS(x) (((uint32_t)(((uint32_t)(x)) << PCIE_RC_LINK_CONTROL_LINK_STATUS_REG_PCIE_CAP_LINK_AUTO_BW_STATUS_SHIFT)) & PCIE_RC_LINK_CONTROL_LINK_STATUS_REG_PCIE_CAP_LINK_AUTO_BW_STATUS_MASK)
/*! @} */

/*! @name SLOT_CAPABILITIES_REG - Slot Capabilities Register. */
/*! @{ */

#define PCIE_RC_SLOT_CAPABILITIES_REG_PCIE_CAP_ATTENTION_INDICATOR_BUTTON_MASK (0x1U)
#define PCIE_RC_SLOT_CAPABILITIES_REG_PCIE_CAP_ATTENTION_INDICATOR_BUTTON_SHIFT (0U)
/*! PCIE_CAP_ATTENTION_INDICATOR_BUTTON - Attention Button Present. */
#define PCIE_RC_SLOT_CAPABILITIES_REG_PCIE_CAP_ATTENTION_INDICATOR_BUTTON(x) (((uint32_t)(((uint32_t)(x)) << PCIE_RC_SLOT_CAPABILITIES_REG_PCIE_CAP_ATTENTION_INDICATOR_BUTTON_SHIFT)) & PCIE_RC_SLOT_CAPABILITIES_REG_PCIE_CAP_ATTENTION_INDICATOR_BUTTON_MASK)

#define PCIE_RC_SLOT_CAPABILITIES_REG_PCIE_CAP_POWER_CONTROLLER_MASK (0x2U)
#define PCIE_RC_SLOT_CAPABILITIES_REG_PCIE_CAP_POWER_CONTROLLER_SHIFT (1U)
/*! PCIE_CAP_POWER_CONTROLLER - Power Controller Present. */
#define PCIE_RC_SLOT_CAPABILITIES_REG_PCIE_CAP_POWER_CONTROLLER(x) (((uint32_t)(((uint32_t)(x)) << PCIE_RC_SLOT_CAPABILITIES_REG_PCIE_CAP_POWER_CONTROLLER_SHIFT)) & PCIE_RC_SLOT_CAPABILITIES_REG_PCIE_CAP_POWER_CONTROLLER_MASK)

#define PCIE_RC_SLOT_CAPABILITIES_REG_PCIE_CAP_MRL_SENSOR_MASK (0x4U)
#define PCIE_RC_SLOT_CAPABILITIES_REG_PCIE_CAP_MRL_SENSOR_SHIFT (2U)
/*! PCIE_CAP_MRL_SENSOR - MRL Sensor Present. */
#define PCIE_RC_SLOT_CAPABILITIES_REG_PCIE_CAP_MRL_SENSOR(x) (((uint32_t)(((uint32_t)(x)) << PCIE_RC_SLOT_CAPABILITIES_REG_PCIE_CAP_MRL_SENSOR_SHIFT)) & PCIE_RC_SLOT_CAPABILITIES_REG_PCIE_CAP_MRL_SENSOR_MASK)

#define PCIE_RC_SLOT_CAPABILITIES_REG_PCIE_CAP_ATTENTION_INDICATOR_MASK (0x8U)
#define PCIE_RC_SLOT_CAPABILITIES_REG_PCIE_CAP_ATTENTION_INDICATOR_SHIFT (3U)
/*! PCIE_CAP_ATTENTION_INDICATOR - Attention Indicator Present. */
#define PCIE_RC_SLOT_CAPABILITIES_REG_PCIE_CAP_ATTENTION_INDICATOR(x) (((uint32_t)(((uint32_t)(x)) << PCIE_RC_SLOT_CAPABILITIES_REG_PCIE_CAP_ATTENTION_INDICATOR_SHIFT)) & PCIE_RC_SLOT_CAPABILITIES_REG_PCIE_CAP_ATTENTION_INDICATOR_MASK)

#define PCIE_RC_SLOT_CAPABILITIES_REG_PCIE_CAP_POWER_INDICATOR_MASK (0x10U)
#define PCIE_RC_SLOT_CAPABILITIES_REG_PCIE_CAP_POWER_INDICATOR_SHIFT (4U)
/*! PCIE_CAP_POWER_INDICATOR - Power Indicator Present. */
#define PCIE_RC_SLOT_CAPABILITIES_REG_PCIE_CAP_POWER_INDICATOR(x) (((uint32_t)(((uint32_t)(x)) << PCIE_RC_SLOT_CAPABILITIES_REG_PCIE_CAP_POWER_INDICATOR_SHIFT)) & PCIE_RC_SLOT_CAPABILITIES_REG_PCIE_CAP_POWER_INDICATOR_MASK)

#define PCIE_RC_SLOT_CAPABILITIES_REG_PCIE_CAP_HOT_PLUG_SURPRISE_MASK (0x20U)
#define PCIE_RC_SLOT_CAPABILITIES_REG_PCIE_CAP_HOT_PLUG_SURPRISE_SHIFT (5U)
/*! PCIE_CAP_HOT_PLUG_SURPRISE - Hot-Plug Surprise. */
#define PCIE_RC_SLOT_CAPABILITIES_REG_PCIE_CAP_HOT_PLUG_SURPRISE(x) (((uint32_t)(((uint32_t)(x)) << PCIE_RC_SLOT_CAPABILITIES_REG_PCIE_CAP_HOT_PLUG_SURPRISE_SHIFT)) & PCIE_RC_SLOT_CAPABILITIES_REG_PCIE_CAP_HOT_PLUG_SURPRISE_MASK)

#define PCIE_RC_SLOT_CAPABILITIES_REG_PCIE_CAP_HOT_PLUG_CAPABLE_MASK (0x40U)
#define PCIE_RC_SLOT_CAPABILITIES_REG_PCIE_CAP_HOT_PLUG_CAPABLE_SHIFT (6U)
/*! PCIE_CAP_HOT_PLUG_CAPABLE - Hot-Plug Capable. */
#define PCIE_RC_SLOT_CAPABILITIES_REG_PCIE_CAP_HOT_PLUG_CAPABLE(x) (((uint32_t)(((uint32_t)(x)) << PCIE_RC_SLOT_CAPABILITIES_REG_PCIE_CAP_HOT_PLUG_CAPABLE_SHIFT)) & PCIE_RC_SLOT_CAPABILITIES_REG_PCIE_CAP_HOT_PLUG_CAPABLE_MASK)

#define PCIE_RC_SLOT_CAPABILITIES_REG_PCIE_CAP_SLOT_POWER_LIMIT_VALUE_MASK (0x7F80U)
#define PCIE_RC_SLOT_CAPABILITIES_REG_PCIE_CAP_SLOT_POWER_LIMIT_VALUE_SHIFT (7U)
/*! PCIE_CAP_SLOT_POWER_LIMIT_VALUE - Slot Power Limit Value.
 *  0b11110000..250 W Slot Power Limit
 *  0b11110001..275 W Slot Power Limit
 *  0b11110010..300 W Slot Power Limit
 */
#define PCIE_RC_SLOT_CAPABILITIES_REG_PCIE_CAP_SLOT_POWER_LIMIT_VALUE(x) (((uint32_t)(((uint32_t)(x)) << PCIE_RC_SLOT_CAPABILITIES_REG_PCIE_CAP_SLOT_POWER_LIMIT_VALUE_SHIFT)) & PCIE_RC_SLOT_CAPABILITIES_REG_PCIE_CAP_SLOT_POWER_LIMIT_VALUE_MASK)

#define PCIE_RC_SLOT_CAPABILITIES_REG_PCIE_CAP_SLOT_POWER_LIMIT_SCALE_MASK (0x18000U)
#define PCIE_RC_SLOT_CAPABILITIES_REG_PCIE_CAP_SLOT_POWER_LIMIT_SCALE_SHIFT (15U)
/*! PCIE_CAP_SLOT_POWER_LIMIT_SCALE - Slot Power Limit Scale.
 *  0b00..1.0x
 *  0b01..0.1x
 *  0b10..0.01x
 *  0b11..0.001x
 */
#define PCIE_RC_SLOT_CAPABILITIES_REG_PCIE_CAP_SLOT_POWER_LIMIT_SCALE(x) (((uint32_t)(((uint32_t)(x)) << PCIE_RC_SLOT_CAPABILITIES_REG_PCIE_CAP_SLOT_POWER_LIMIT_SCALE_SHIFT)) & PCIE_RC_SLOT_CAPABILITIES_REG_PCIE_CAP_SLOT_POWER_LIMIT_SCALE_MASK)

#define PCIE_RC_SLOT_CAPABILITIES_REG_PCIE_CAP_ELECTROMECH_INTERLOCK_MASK (0x20000U)
#define PCIE_RC_SLOT_CAPABILITIES_REG_PCIE_CAP_ELECTROMECH_INTERLOCK_SHIFT (17U)
/*! PCIE_CAP_ELECTROMECH_INTERLOCK - Electromechanical Interlock Present. */
#define PCIE_RC_SLOT_CAPABILITIES_REG_PCIE_CAP_ELECTROMECH_INTERLOCK(x) (((uint32_t)(((uint32_t)(x)) << PCIE_RC_SLOT_CAPABILITIES_REG_PCIE_CAP_ELECTROMECH_INTERLOCK_SHIFT)) & PCIE_RC_SLOT_CAPABILITIES_REG_PCIE_CAP_ELECTROMECH_INTERLOCK_MASK)

#define PCIE_RC_SLOT_CAPABILITIES_REG_PCIE_CAP_NO_CMD_CPL_SUPPORT_MASK (0x40000U)
#define PCIE_RC_SLOT_CAPABILITIES_REG_PCIE_CAP_NO_CMD_CPL_SUPPORT_SHIFT (18U)
/*! PCIE_CAP_NO_CMD_CPL_SUPPORT - No Command Completed Support. */
#define PCIE_RC_SLOT_CAPABILITIES_REG_PCIE_CAP_NO_CMD_CPL_SUPPORT(x) (((uint32_t)(((uint32_t)(x)) << PCIE_RC_SLOT_CAPABILITIES_REG_PCIE_CAP_NO_CMD_CPL_SUPPORT_SHIFT)) & PCIE_RC_SLOT_CAPABILITIES_REG_PCIE_CAP_NO_CMD_CPL_SUPPORT_MASK)

#define PCIE_RC_SLOT_CAPABILITIES_REG_PCIE_CAP_PHY_SLOT_NUM_MASK (0xFFF80000U)
#define PCIE_RC_SLOT_CAPABILITIES_REG_PCIE_CAP_PHY_SLOT_NUM_SHIFT (19U)
/*! PCIE_CAP_PHY_SLOT_NUM - Physical Slot Number. */
#define PCIE_RC_SLOT_CAPABILITIES_REG_PCIE_CAP_PHY_SLOT_NUM(x) (((uint32_t)(((uint32_t)(x)) << PCIE_RC_SLOT_CAPABILITIES_REG_PCIE_CAP_PHY_SLOT_NUM_SHIFT)) & PCIE_RC_SLOT_CAPABILITIES_REG_PCIE_CAP_PHY_SLOT_NUM_MASK)
/*! @} */

/*! @name SLOT_CONTROL_SLOT_STATUS - Slot Control and Status Register. */
/*! @{ */

#define PCIE_RC_SLOT_CONTROL_SLOT_STATUS_PCIE_CAP_ATTENTION_BUTTON_PRESSED_EN_MASK (0x1U)
#define PCIE_RC_SLOT_CONTROL_SLOT_STATUS_PCIE_CAP_ATTENTION_BUTTON_PRESSED_EN_SHIFT (0U)
/*! PCIE_CAP_ATTENTION_BUTTON_PRESSED_EN - Attention Button Pressed Enable. */
#define PCIE_RC_SLOT_CONTROL_SLOT_STATUS_PCIE_CAP_ATTENTION_BUTTON_PRESSED_EN(x) (((uint32_t)(((uint32_t)(x)) << PCIE_RC_SLOT_CONTROL_SLOT_STATUS_PCIE_CAP_ATTENTION_BUTTON_PRESSED_EN_SHIFT)) & PCIE_RC_SLOT_CONTROL_SLOT_STATUS_PCIE_CAP_ATTENTION_BUTTON_PRESSED_EN_MASK)

#define PCIE_RC_SLOT_CONTROL_SLOT_STATUS_PCIE_CAP_POWER_FAULT_DETECTED_EN_MASK (0x2U)
#define PCIE_RC_SLOT_CONTROL_SLOT_STATUS_PCIE_CAP_POWER_FAULT_DETECTED_EN_SHIFT (1U)
/*! PCIE_CAP_POWER_FAULT_DETECTED_EN - Power Fault Detected Enable. */
#define PCIE_RC_SLOT_CONTROL_SLOT_STATUS_PCIE_CAP_POWER_FAULT_DETECTED_EN(x) (((uint32_t)(((uint32_t)(x)) << PCIE_RC_SLOT_CONTROL_SLOT_STATUS_PCIE_CAP_POWER_FAULT_DETECTED_EN_SHIFT)) & PCIE_RC_SLOT_CONTROL_SLOT_STATUS_PCIE_CAP_POWER_FAULT_DETECTED_EN_MASK)

#define PCIE_RC_SLOT_CONTROL_SLOT_STATUS_PCIE_CAP_MRL_SENSOR_CHANGED_EN_MASK (0x4U)
#define PCIE_RC_SLOT_CONTROL_SLOT_STATUS_PCIE_CAP_MRL_SENSOR_CHANGED_EN_SHIFT (2U)
/*! PCIE_CAP_MRL_SENSOR_CHANGED_EN - MRL Sensor Changed Enable. */
#define PCIE_RC_SLOT_CONTROL_SLOT_STATUS_PCIE_CAP_MRL_SENSOR_CHANGED_EN(x) (((uint32_t)(((uint32_t)(x)) << PCIE_RC_SLOT_CONTROL_SLOT_STATUS_PCIE_CAP_MRL_SENSOR_CHANGED_EN_SHIFT)) & PCIE_RC_SLOT_CONTROL_SLOT_STATUS_PCIE_CAP_MRL_SENSOR_CHANGED_EN_MASK)

#define PCIE_RC_SLOT_CONTROL_SLOT_STATUS_PCIE_CAP_PRESENCE_DETECT_CHANGE_EN_MASK (0x8U)
#define PCIE_RC_SLOT_CONTROL_SLOT_STATUS_PCIE_CAP_PRESENCE_DETECT_CHANGE_EN_SHIFT (3U)
/*! PCIE_CAP_PRESENCE_DETECT_CHANGE_EN - Presence Detect Changed Enable. */
#define PCIE_RC_SLOT_CONTROL_SLOT_STATUS_PCIE_CAP_PRESENCE_DETECT_CHANGE_EN(x) (((uint32_t)(((uint32_t)(x)) << PCIE_RC_SLOT_CONTROL_SLOT_STATUS_PCIE_CAP_PRESENCE_DETECT_CHANGE_EN_SHIFT)) & PCIE_RC_SLOT_CONTROL_SLOT_STATUS_PCIE_CAP_PRESENCE_DETECT_CHANGE_EN_MASK)

#define PCIE_RC_SLOT_CONTROL_SLOT_STATUS_PCIE_CAP_CMD_CPL_INT_EN_MASK (0x10U)
#define PCIE_RC_SLOT_CONTROL_SLOT_STATUS_PCIE_CAP_CMD_CPL_INT_EN_SHIFT (4U)
/*! PCIE_CAP_CMD_CPL_INT_EN - Command Completed Interrupt Enable. */
#define PCIE_RC_SLOT_CONTROL_SLOT_STATUS_PCIE_CAP_CMD_CPL_INT_EN(x) (((uint32_t)(((uint32_t)(x)) << PCIE_RC_SLOT_CONTROL_SLOT_STATUS_PCIE_CAP_CMD_CPL_INT_EN_SHIFT)) & PCIE_RC_SLOT_CONTROL_SLOT_STATUS_PCIE_CAP_CMD_CPL_INT_EN_MASK)

#define PCIE_RC_SLOT_CONTROL_SLOT_STATUS_PCIE_CAP_HOT_PLUG_INT_EN_MASK (0x20U)
#define PCIE_RC_SLOT_CONTROL_SLOT_STATUS_PCIE_CAP_HOT_PLUG_INT_EN_SHIFT (5U)
/*! PCIE_CAP_HOT_PLUG_INT_EN - Hot-Plug Interrupt Enable. */
#define PCIE_RC_SLOT_CONTROL_SLOT_STATUS_PCIE_CAP_HOT_PLUG_INT_EN(x) (((uint32_t)(((uint32_t)(x)) << PCIE_RC_SLOT_CONTROL_SLOT_STATUS_PCIE_CAP_HOT_PLUG_INT_EN_SHIFT)) & PCIE_RC_SLOT_CONTROL_SLOT_STATUS_PCIE_CAP_HOT_PLUG_INT_EN_MASK)

#define PCIE_RC_SLOT_CONTROL_SLOT_STATUS_PCIE_CAP_ATTENTION_INDICATOR_CTRL_MASK (0xC0U)
#define PCIE_RC_SLOT_CONTROL_SLOT_STATUS_PCIE_CAP_ATTENTION_INDICATOR_CTRL_SHIFT (6U)
/*! PCIE_CAP_ATTENTION_INDICATOR_CTRL - Attention Indicator Control.
 *  0b00..Reserved
 *  0b01..On
 *  0b10..Blink
 *  0b11..Off
 */
#define PCIE_RC_SLOT_CONTROL_SLOT_STATUS_PCIE_CAP_ATTENTION_INDICATOR_CTRL(x) (((uint32_t)(((uint32_t)(x)) << PCIE_RC_SLOT_CONTROL_SLOT_STATUS_PCIE_CAP_ATTENTION_INDICATOR_CTRL_SHIFT)) & PCIE_RC_SLOT_CONTROL_SLOT_STATUS_PCIE_CAP_ATTENTION_INDICATOR_CTRL_MASK)

#define PCIE_RC_SLOT_CONTROL_SLOT_STATUS_PCIE_CAP_POWER_INDICATOR_CTRL_MASK (0x300U)
#define PCIE_RC_SLOT_CONTROL_SLOT_STATUS_PCIE_CAP_POWER_INDICATOR_CTRL_SHIFT (8U)
/*! PCIE_CAP_POWER_INDICATOR_CTRL - Power Indicator Control.
 *  0b00..Reserved
 *  0b01..On
 *  0b10..Blink
 *  0b11..Off
 */
#define PCIE_RC_SLOT_CONTROL_SLOT_STATUS_PCIE_CAP_POWER_INDICATOR_CTRL(x) (((uint32_t)(((uint32_t)(x)) << PCIE_RC_SLOT_CONTROL_SLOT_STATUS_PCIE_CAP_POWER_INDICATOR_CTRL_SHIFT)) & PCIE_RC_SLOT_CONTROL_SLOT_STATUS_PCIE_CAP_POWER_INDICATOR_CTRL_MASK)

#define PCIE_RC_SLOT_CONTROL_SLOT_STATUS_PCIE_CAP_POWER_CONTROLLER_CTRL_MASK (0x400U)
#define PCIE_RC_SLOT_CONTROL_SLOT_STATUS_PCIE_CAP_POWER_CONTROLLER_CTRL_SHIFT (10U)
/*! PCIE_CAP_POWER_CONTROLLER_CTRL - Power Controller Control.
 *  0b0..Power On
 *  0b1..Power Off
 */
#define PCIE_RC_SLOT_CONTROL_SLOT_STATUS_PCIE_CAP_POWER_CONTROLLER_CTRL(x) (((uint32_t)(((uint32_t)(x)) << PCIE_RC_SLOT_CONTROL_SLOT_STATUS_PCIE_CAP_POWER_CONTROLLER_CTRL_SHIFT)) & PCIE_RC_SLOT_CONTROL_SLOT_STATUS_PCIE_CAP_POWER_CONTROLLER_CTRL_MASK)

#define PCIE_RC_SLOT_CONTROL_SLOT_STATUS_PCIE_CAP_ELECTROMECH_INTERLOCK_CTRL_MASK (0x800U)
#define PCIE_RC_SLOT_CONTROL_SLOT_STATUS_PCIE_CAP_ELECTROMECH_INTERLOCK_CTRL_SHIFT (11U)
/*! PCIE_CAP_ELECTROMECH_INTERLOCK_CTRL - Electromechanical Interlock Control. */
#define PCIE_RC_SLOT_CONTROL_SLOT_STATUS_PCIE_CAP_ELECTROMECH_INTERLOCK_CTRL(x) (((uint32_t)(((uint32_t)(x)) << PCIE_RC_SLOT_CONTROL_SLOT_STATUS_PCIE_CAP_ELECTROMECH_INTERLOCK_CTRL_SHIFT)) & PCIE_RC_SLOT_CONTROL_SLOT_STATUS_PCIE_CAP_ELECTROMECH_INTERLOCK_CTRL_MASK)

#define PCIE_RC_SLOT_CONTROL_SLOT_STATUS_PCIE_CAP_DLL_STATE_CHANGED_EN_MASK (0x1000U)
#define PCIE_RC_SLOT_CONTROL_SLOT_STATUS_PCIE_CAP_DLL_STATE_CHANGED_EN_SHIFT (12U)
/*! PCIE_CAP_DLL_STATE_CHANGED_EN - Data Link Layer State Changed Enable. */
#define PCIE_RC_SLOT_CONTROL_SLOT_STATUS_PCIE_CAP_DLL_STATE_CHANGED_EN(x) (((uint32_t)(((uint32_t)(x)) << PCIE_RC_SLOT_CONTROL_SLOT_STATUS_PCIE_CAP_DLL_STATE_CHANGED_EN_SHIFT)) & PCIE_RC_SLOT_CONTROL_SLOT_STATUS_PCIE_CAP_DLL_STATE_CHANGED_EN_MASK)

#define PCIE_RC_SLOT_CONTROL_SLOT_STATUS_PCIE_CAP_ATTENTION_BUTTON_PRESSED_MASK (0x10000U)
#define PCIE_RC_SLOT_CONTROL_SLOT_STATUS_PCIE_CAP_ATTENTION_BUTTON_PRESSED_SHIFT (16U)
/*! PCIE_CAP_ATTENTION_BUTTON_PRESSED - Attention Button Pressed. */
#define PCIE_RC_SLOT_CONTROL_SLOT_STATUS_PCIE_CAP_ATTENTION_BUTTON_PRESSED(x) (((uint32_t)(((uint32_t)(x)) << PCIE_RC_SLOT_CONTROL_SLOT_STATUS_PCIE_CAP_ATTENTION_BUTTON_PRESSED_SHIFT)) & PCIE_RC_SLOT_CONTROL_SLOT_STATUS_PCIE_CAP_ATTENTION_BUTTON_PRESSED_MASK)

#define PCIE_RC_SLOT_CONTROL_SLOT_STATUS_PCIE_CAP_POWER_FAULT_DETECTED_MASK (0x20000U)
#define PCIE_RC_SLOT_CONTROL_SLOT_STATUS_PCIE_CAP_POWER_FAULT_DETECTED_SHIFT (17U)
/*! PCIE_CAP_POWER_FAULT_DETECTED - Power Fault Detected. */
#define PCIE_RC_SLOT_CONTROL_SLOT_STATUS_PCIE_CAP_POWER_FAULT_DETECTED(x) (((uint32_t)(((uint32_t)(x)) << PCIE_RC_SLOT_CONTROL_SLOT_STATUS_PCIE_CAP_POWER_FAULT_DETECTED_SHIFT)) & PCIE_RC_SLOT_CONTROL_SLOT_STATUS_PCIE_CAP_POWER_FAULT_DETECTED_MASK)

#define PCIE_RC_SLOT_CONTROL_SLOT_STATUS_PCIE_CAP_MRL_SENSOR_CHANGED_MASK (0x40000U)
#define PCIE_RC_SLOT_CONTROL_SLOT_STATUS_PCIE_CAP_MRL_SENSOR_CHANGED_SHIFT (18U)
/*! PCIE_CAP_MRL_SENSOR_CHANGED - MRL Sensor Changed. */
#define PCIE_RC_SLOT_CONTROL_SLOT_STATUS_PCIE_CAP_MRL_SENSOR_CHANGED(x) (((uint32_t)(((uint32_t)(x)) << PCIE_RC_SLOT_CONTROL_SLOT_STATUS_PCIE_CAP_MRL_SENSOR_CHANGED_SHIFT)) & PCIE_RC_SLOT_CONTROL_SLOT_STATUS_PCIE_CAP_MRL_SENSOR_CHANGED_MASK)

#define PCIE_RC_SLOT_CONTROL_SLOT_STATUS_PCIE_CAP_PRESENCE_DETECTED_CHANGED_MASK (0x80000U)
#define PCIE_RC_SLOT_CONTROL_SLOT_STATUS_PCIE_CAP_PRESENCE_DETECTED_CHANGED_SHIFT (19U)
/*! PCIE_CAP_PRESENCE_DETECTED_CHANGED - Presence Detect Changed. */
#define PCIE_RC_SLOT_CONTROL_SLOT_STATUS_PCIE_CAP_PRESENCE_DETECTED_CHANGED(x) (((uint32_t)(((uint32_t)(x)) << PCIE_RC_SLOT_CONTROL_SLOT_STATUS_PCIE_CAP_PRESENCE_DETECTED_CHANGED_SHIFT)) & PCIE_RC_SLOT_CONTROL_SLOT_STATUS_PCIE_CAP_PRESENCE_DETECTED_CHANGED_MASK)

#define PCIE_RC_SLOT_CONTROL_SLOT_STATUS_PCIE_CAP_CMD_CPLD_MASK (0x100000U)
#define PCIE_RC_SLOT_CONTROL_SLOT_STATUS_PCIE_CAP_CMD_CPLD_SHIFT (20U)
/*! PCIE_CAP_CMD_CPLD - Command Completed. */
#define PCIE_RC_SLOT_CONTROL_SLOT_STATUS_PCIE_CAP_CMD_CPLD(x) (((uint32_t)(((uint32_t)(x)) << PCIE_RC_SLOT_CONTROL_SLOT_STATUS_PCIE_CAP_CMD_CPLD_SHIFT)) & PCIE_RC_SLOT_CONTROL_SLOT_STATUS_PCIE_CAP_CMD_CPLD_MASK)

#define PCIE_RC_SLOT_CONTROL_SLOT_STATUS_PCIE_CAP_MRL_SENSOR_STATE_MASK (0x200000U)
#define PCIE_RC_SLOT_CONTROL_SLOT_STATUS_PCIE_CAP_MRL_SENSOR_STATE_SHIFT (21U)
/*! PCIE_CAP_MRL_SENSOR_STATE - MRL Sensor State.
 *  0b0..MRL Closed
 *  0b1..MRL Open
 */
#define PCIE_RC_SLOT_CONTROL_SLOT_STATUS_PCIE_CAP_MRL_SENSOR_STATE(x) (((uint32_t)(((uint32_t)(x)) << PCIE_RC_SLOT_CONTROL_SLOT_STATUS_PCIE_CAP_MRL_SENSOR_STATE_SHIFT)) & PCIE_RC_SLOT_CONTROL_SLOT_STATUS_PCIE_CAP_MRL_SENSOR_STATE_MASK)

#define PCIE_RC_SLOT_CONTROL_SLOT_STATUS_PCIE_CAP_PRESENCE_DETECT_STATE_MASK (0x400000U)
#define PCIE_RC_SLOT_CONTROL_SLOT_STATUS_PCIE_CAP_PRESENCE_DETECT_STATE_SHIFT (22U)
/*! PCIE_CAP_PRESENCE_DETECT_STATE - Presence Detect State.
 *  0b0..Slot Empty
 *  0b1..Adapter Present in slot
 */
#define PCIE_RC_SLOT_CONTROL_SLOT_STATUS_PCIE_CAP_PRESENCE_DETECT_STATE(x) (((uint32_t)(((uint32_t)(x)) << PCIE_RC_SLOT_CONTROL_SLOT_STATUS_PCIE_CAP_PRESENCE_DETECT_STATE_SHIFT)) & PCIE_RC_SLOT_CONTROL_SLOT_STATUS_PCIE_CAP_PRESENCE_DETECT_STATE_MASK)

#define PCIE_RC_SLOT_CONTROL_SLOT_STATUS_PCIE_CAP_ELECTROMECH_INTERLOCK_STATUS_MASK (0x800000U)
#define PCIE_RC_SLOT_CONTROL_SLOT_STATUS_PCIE_CAP_ELECTROMECH_INTERLOCK_STATUS_SHIFT (23U)
/*! PCIE_CAP_ELECTROMECH_INTERLOCK_STATUS - Electromechanical Interlock Status.
 *  0b0..Electromechanical Interlock Disengaged
 *  0b1..Electromechanical Interlock Engaged
 */
#define PCIE_RC_SLOT_CONTROL_SLOT_STATUS_PCIE_CAP_ELECTROMECH_INTERLOCK_STATUS(x) (((uint32_t)(((uint32_t)(x)) << PCIE_RC_SLOT_CONTROL_SLOT_STATUS_PCIE_CAP_ELECTROMECH_INTERLOCK_STATUS_SHIFT)) & PCIE_RC_SLOT_CONTROL_SLOT_STATUS_PCIE_CAP_ELECTROMECH_INTERLOCK_STATUS_MASK)

#define PCIE_RC_SLOT_CONTROL_SLOT_STATUS_PCIE_CAP_DLL_STATE_CHANGED_MASK (0x1000000U)
#define PCIE_RC_SLOT_CONTROL_SLOT_STATUS_PCIE_CAP_DLL_STATE_CHANGED_SHIFT (24U)
/*! PCIE_CAP_DLL_STATE_CHANGED - Data Link Layer State Changed. */
#define PCIE_RC_SLOT_CONTROL_SLOT_STATUS_PCIE_CAP_DLL_STATE_CHANGED(x) (((uint32_t)(((uint32_t)(x)) << PCIE_RC_SLOT_CONTROL_SLOT_STATUS_PCIE_CAP_DLL_STATE_CHANGED_SHIFT)) & PCIE_RC_SLOT_CONTROL_SLOT_STATUS_PCIE_CAP_DLL_STATE_CHANGED_MASK)
/*! @} */

/*! @name ROOT_CONTROL_ROOT_CAPABILITIES_REG - Root Control and Capabilities Register. */
/*! @{ */

#define PCIE_RC_ROOT_CONTROL_ROOT_CAPABILITIES_REG_PCIE_CAP_SYS_ERR_ON_CORR_ERR_EN_MASK (0x1U)
#define PCIE_RC_ROOT_CONTROL_ROOT_CAPABILITIES_REG_PCIE_CAP_SYS_ERR_ON_CORR_ERR_EN_SHIFT (0U)
/*! PCIE_CAP_SYS_ERR_ON_CORR_ERR_EN - System Error on Correctable Error Enable. */
#define PCIE_RC_ROOT_CONTROL_ROOT_CAPABILITIES_REG_PCIE_CAP_SYS_ERR_ON_CORR_ERR_EN(x) (((uint32_t)(((uint32_t)(x)) << PCIE_RC_ROOT_CONTROL_ROOT_CAPABILITIES_REG_PCIE_CAP_SYS_ERR_ON_CORR_ERR_EN_SHIFT)) & PCIE_RC_ROOT_CONTROL_ROOT_CAPABILITIES_REG_PCIE_CAP_SYS_ERR_ON_CORR_ERR_EN_MASK)

#define PCIE_RC_ROOT_CONTROL_ROOT_CAPABILITIES_REG_PCIE_CAP_SYS_ERR_ON_NON_FATAL_ERR_EN_MASK (0x2U)
#define PCIE_RC_ROOT_CONTROL_ROOT_CAPABILITIES_REG_PCIE_CAP_SYS_ERR_ON_NON_FATAL_ERR_EN_SHIFT (1U)
/*! PCIE_CAP_SYS_ERR_ON_NON_FATAL_ERR_EN - System Error on non-Fatal Error Enable. */
#define PCIE_RC_ROOT_CONTROL_ROOT_CAPABILITIES_REG_PCIE_CAP_SYS_ERR_ON_NON_FATAL_ERR_EN(x) (((uint32_t)(((uint32_t)(x)) << PCIE_RC_ROOT_CONTROL_ROOT_CAPABILITIES_REG_PCIE_CAP_SYS_ERR_ON_NON_FATAL_ERR_EN_SHIFT)) & PCIE_RC_ROOT_CONTROL_ROOT_CAPABILITIES_REG_PCIE_CAP_SYS_ERR_ON_NON_FATAL_ERR_EN_MASK)

#define PCIE_RC_ROOT_CONTROL_ROOT_CAPABILITIES_REG_PCIE_CAP_SYS_ERR_ON_FATAL_ERR_EN_MASK (0x4U)
#define PCIE_RC_ROOT_CONTROL_ROOT_CAPABILITIES_REG_PCIE_CAP_SYS_ERR_ON_FATAL_ERR_EN_SHIFT (2U)
/*! PCIE_CAP_SYS_ERR_ON_FATAL_ERR_EN - System Error on Fatal Error Enable. */
#define PCIE_RC_ROOT_CONTROL_ROOT_CAPABILITIES_REG_PCIE_CAP_SYS_ERR_ON_FATAL_ERR_EN(x) (((uint32_t)(((uint32_t)(x)) << PCIE_RC_ROOT_CONTROL_ROOT_CAPABILITIES_REG_PCIE_CAP_SYS_ERR_ON_FATAL_ERR_EN_SHIFT)) & PCIE_RC_ROOT_CONTROL_ROOT_CAPABILITIES_REG_PCIE_CAP_SYS_ERR_ON_FATAL_ERR_EN_MASK)

#define PCIE_RC_ROOT_CONTROL_ROOT_CAPABILITIES_REG_PCIE_CAP_PME_INT_EN_MASK (0x8U)
#define PCIE_RC_ROOT_CONTROL_ROOT_CAPABILITIES_REG_PCIE_CAP_PME_INT_EN_SHIFT (3U)
/*! PCIE_CAP_PME_INT_EN - PME Interrupt Enable. */
#define PCIE_RC_ROOT_CONTROL_ROOT_CAPABILITIES_REG_PCIE_CAP_PME_INT_EN(x) (((uint32_t)(((uint32_t)(x)) << PCIE_RC_ROOT_CONTROL_ROOT_CAPABILITIES_REG_PCIE_CAP_PME_INT_EN_SHIFT)) & PCIE_RC_ROOT_CONTROL_ROOT_CAPABILITIES_REG_PCIE_CAP_PME_INT_EN_MASK)

#define PCIE_RC_ROOT_CONTROL_ROOT_CAPABILITIES_REG_PCIE_CAP_CRS_SW_VISIBILITY_EN_MASK (0x10U)
#define PCIE_RC_ROOT_CONTROL_ROOT_CAPABILITIES_REG_PCIE_CAP_CRS_SW_VISIBILITY_EN_SHIFT (4U)
/*! PCIE_CAP_CRS_SW_VISIBILITY_EN - Configuration RRS Software Visibility Enable. */
#define PCIE_RC_ROOT_CONTROL_ROOT_CAPABILITIES_REG_PCIE_CAP_CRS_SW_VISIBILITY_EN(x) (((uint32_t)(((uint32_t)(x)) << PCIE_RC_ROOT_CONTROL_ROOT_CAPABILITIES_REG_PCIE_CAP_CRS_SW_VISIBILITY_EN_SHIFT)) & PCIE_RC_ROOT_CONTROL_ROOT_CAPABILITIES_REG_PCIE_CAP_CRS_SW_VISIBILITY_EN_MASK)

#define PCIE_RC_ROOT_CONTROL_ROOT_CAPABILITIES_REG_PCIE_CAP_CRS_SW_VISIBILITY_MASK (0x10000U)
#define PCIE_RC_ROOT_CONTROL_ROOT_CAPABILITIES_REG_PCIE_CAP_CRS_SW_VISIBILITY_SHIFT (16U)
/*! PCIE_CAP_CRS_SW_VISIBILITY - Configuration RRS Software Visibility Capable. */
#define PCIE_RC_ROOT_CONTROL_ROOT_CAPABILITIES_REG_PCIE_CAP_CRS_SW_VISIBILITY(x) (((uint32_t)(((uint32_t)(x)) << PCIE_RC_ROOT_CONTROL_ROOT_CAPABILITIES_REG_PCIE_CAP_CRS_SW_VISIBILITY_SHIFT)) & PCIE_RC_ROOT_CONTROL_ROOT_CAPABILITIES_REG_PCIE_CAP_CRS_SW_VISIBILITY_MASK)
/*! @} */

/*! @name ROOT_STATUS_REG - Root Status Register. */
/*! @{ */

#define PCIE_RC_ROOT_STATUS_REG_PCIE_CAP_PME_REQ_ID_MASK (0xFFFFU)
#define PCIE_RC_ROOT_STATUS_REG_PCIE_CAP_PME_REQ_ID_SHIFT (0U)
/*! PCIE_CAP_PME_REQ_ID - PME Requester ID. */
#define PCIE_RC_ROOT_STATUS_REG_PCIE_CAP_PME_REQ_ID(x) (((uint32_t)(((uint32_t)(x)) << PCIE_RC_ROOT_STATUS_REG_PCIE_CAP_PME_REQ_ID_SHIFT)) & PCIE_RC_ROOT_STATUS_REG_PCIE_CAP_PME_REQ_ID_MASK)

#define PCIE_RC_ROOT_STATUS_REG_PCIE_CAP_PME_STATUS_MASK (0x10000U)
#define PCIE_RC_ROOT_STATUS_REG_PCIE_CAP_PME_STATUS_SHIFT (16U)
/*! PCIE_CAP_PME_STATUS - PME Status. */
#define PCIE_RC_ROOT_STATUS_REG_PCIE_CAP_PME_STATUS(x) (((uint32_t)(((uint32_t)(x)) << PCIE_RC_ROOT_STATUS_REG_PCIE_CAP_PME_STATUS_SHIFT)) & PCIE_RC_ROOT_STATUS_REG_PCIE_CAP_PME_STATUS_MASK)

#define PCIE_RC_ROOT_STATUS_REG_PCIE_CAP_PME_PENDING_MASK (0x20000U)
#define PCIE_RC_ROOT_STATUS_REG_PCIE_CAP_PME_PENDING_SHIFT (17U)
/*! PCIE_CAP_PME_PENDING - PME Pending. */
#define PCIE_RC_ROOT_STATUS_REG_PCIE_CAP_PME_PENDING(x) (((uint32_t)(((uint32_t)(x)) << PCIE_RC_ROOT_STATUS_REG_PCIE_CAP_PME_PENDING_SHIFT)) & PCIE_RC_ROOT_STATUS_REG_PCIE_CAP_PME_PENDING_MASK)
/*! @} */

/*! @name DEVICE_CAPABILITIES2_REG - Device Capabilities 2 Register. */
/*! @{ */

#define PCIE_RC_DEVICE_CAPABILITIES2_REG_PCIE_CAP_CPL_TIMEOUT_RANGE_MASK (0xFU)
#define PCIE_RC_DEVICE_CAPABILITIES2_REG_PCIE_CAP_CPL_TIMEOUT_RANGE_SHIFT (0U)
/*! PCIE_CAP_CPL_TIMEOUT_RANGE - Completion Timeout Ranges Supported.
 *  0b0000..Completion Timeout programming not supported, the Function must implement a timeout value in the range 50 us to 50 ms.
 *  0b0001..Range A
 *  0b0010..Range B
 *  0b0011..Ranges A and B
 *  0b0110..Ranges B and C
 *  0b0111..Ranges A, B, and C
 *  0b1110..Ranges B, C, and D
 *  0b1111..Ranges A, B, C, and D
 */
#define PCIE_RC_DEVICE_CAPABILITIES2_REG_PCIE_CAP_CPL_TIMEOUT_RANGE(x) (((uint32_t)(((uint32_t)(x)) << PCIE_RC_DEVICE_CAPABILITIES2_REG_PCIE_CAP_CPL_TIMEOUT_RANGE_SHIFT)) & PCIE_RC_DEVICE_CAPABILITIES2_REG_PCIE_CAP_CPL_TIMEOUT_RANGE_MASK)

#define PCIE_RC_DEVICE_CAPABILITIES2_REG_PCIE_CAP_CPL_TIMEOUT_DISABLE_SUPPORT_MASK (0x10U)
#define PCIE_RC_DEVICE_CAPABILITIES2_REG_PCIE_CAP_CPL_TIMEOUT_DISABLE_SUPPORT_SHIFT (4U)
/*! PCIE_CAP_CPL_TIMEOUT_DISABLE_SUPPORT - Completion Timeout Disable Supported. */
#define PCIE_RC_DEVICE_CAPABILITIES2_REG_PCIE_CAP_CPL_TIMEOUT_DISABLE_SUPPORT(x) (((uint32_t)(((uint32_t)(x)) << PCIE_RC_DEVICE_CAPABILITIES2_REG_PCIE_CAP_CPL_TIMEOUT_DISABLE_SUPPORT_SHIFT)) & PCIE_RC_DEVICE_CAPABILITIES2_REG_PCIE_CAP_CPL_TIMEOUT_DISABLE_SUPPORT_MASK)

#define PCIE_RC_DEVICE_CAPABILITIES2_REG_PCIE_CAP_ARI_FORWARD_SUPPORT_MASK (0x20U)
#define PCIE_RC_DEVICE_CAPABILITIES2_REG_PCIE_CAP_ARI_FORWARD_SUPPORT_SHIFT (5U)
/*! PCIE_CAP_ARI_FORWARD_SUPPORT - ARI Forwarding Supported. */
#define PCIE_RC_DEVICE_CAPABILITIES2_REG_PCIE_CAP_ARI_FORWARD_SUPPORT(x) (((uint32_t)(((uint32_t)(x)) << PCIE_RC_DEVICE_CAPABILITIES2_REG_PCIE_CAP_ARI_FORWARD_SUPPORT_SHIFT)) & PCIE_RC_DEVICE_CAPABILITIES2_REG_PCIE_CAP_ARI_FORWARD_SUPPORT_MASK)

#define PCIE_RC_DEVICE_CAPABILITIES2_REG_PCIE_CAP_ATOMIC_ROUTING_SUPP_MASK (0x40U)
#define PCIE_RC_DEVICE_CAPABILITIES2_REG_PCIE_CAP_ATOMIC_ROUTING_SUPP_SHIFT (6U)
/*! PCIE_CAP_ATOMIC_ROUTING_SUPP - AtomicOp Routing Supported. */
#define PCIE_RC_DEVICE_CAPABILITIES2_REG_PCIE_CAP_ATOMIC_ROUTING_SUPP(x) (((uint32_t)(((uint32_t)(x)) << PCIE_RC_DEVICE_CAPABILITIES2_REG_PCIE_CAP_ATOMIC_ROUTING_SUPP_SHIFT)) & PCIE_RC_DEVICE_CAPABILITIES2_REG_PCIE_CAP_ATOMIC_ROUTING_SUPP_MASK)

#define PCIE_RC_DEVICE_CAPABILITIES2_REG_PCIE_CAP_32_ATOMIC_CPL_SUPP_MASK (0x80U)
#define PCIE_RC_DEVICE_CAPABILITIES2_REG_PCIE_CAP_32_ATOMIC_CPL_SUPP_SHIFT (7U)
/*! PCIE_CAP_32_ATOMIC_CPL_SUPP - 32-bit AtomicOp Completer Supported. */
#define PCIE_RC_DEVICE_CAPABILITIES2_REG_PCIE_CAP_32_ATOMIC_CPL_SUPP(x) (((uint32_t)(((uint32_t)(x)) << PCIE_RC_DEVICE_CAPABILITIES2_REG_PCIE_CAP_32_ATOMIC_CPL_SUPP_SHIFT)) & PCIE_RC_DEVICE_CAPABILITIES2_REG_PCIE_CAP_32_ATOMIC_CPL_SUPP_MASK)

#define PCIE_RC_DEVICE_CAPABILITIES2_REG_PCIE_CAP_64_ATOMIC_CPL_SUPP_MASK (0x100U)
#define PCIE_RC_DEVICE_CAPABILITIES2_REG_PCIE_CAP_64_ATOMIC_CPL_SUPP_SHIFT (8U)
/*! PCIE_CAP_64_ATOMIC_CPL_SUPP - 64-bit AtomicOp Completer Supported. */
#define PCIE_RC_DEVICE_CAPABILITIES2_REG_PCIE_CAP_64_ATOMIC_CPL_SUPP(x) (((uint32_t)(((uint32_t)(x)) << PCIE_RC_DEVICE_CAPABILITIES2_REG_PCIE_CAP_64_ATOMIC_CPL_SUPP_SHIFT)) & PCIE_RC_DEVICE_CAPABILITIES2_REG_PCIE_CAP_64_ATOMIC_CPL_SUPP_MASK)

#define PCIE_RC_DEVICE_CAPABILITIES2_REG_PCIE_CAP_128_CAS_CPL_SUPP_MASK (0x200U)
#define PCIE_RC_DEVICE_CAPABILITIES2_REG_PCIE_CAP_128_CAS_CPL_SUPP_SHIFT (9U)
/*! PCIE_CAP_128_CAS_CPL_SUPP - 128-bit CAS Completer Supported. */
#define PCIE_RC_DEVICE_CAPABILITIES2_REG_PCIE_CAP_128_CAS_CPL_SUPP(x) (((uint32_t)(((uint32_t)(x)) << PCIE_RC_DEVICE_CAPABILITIES2_REG_PCIE_CAP_128_CAS_CPL_SUPP_SHIFT)) & PCIE_RC_DEVICE_CAPABILITIES2_REG_PCIE_CAP_128_CAS_CPL_SUPP_MASK)

#define PCIE_RC_DEVICE_CAPABILITIES2_REG_PCIE_CAP_NO_RO_EN_PR2PR_PAR_MASK (0x400U)
#define PCIE_RC_DEVICE_CAPABILITIES2_REG_PCIE_CAP_NO_RO_EN_PR2PR_PAR_SHIFT (10U)
/*! PCIE_CAP_NO_RO_EN_PR2PR_PAR - No RO-enabled PR-PR Passing. */
#define PCIE_RC_DEVICE_CAPABILITIES2_REG_PCIE_CAP_NO_RO_EN_PR2PR_PAR(x) (((uint32_t)(((uint32_t)(x)) << PCIE_RC_DEVICE_CAPABILITIES2_REG_PCIE_CAP_NO_RO_EN_PR2PR_PAR_SHIFT)) & PCIE_RC_DEVICE_CAPABILITIES2_REG_PCIE_CAP_NO_RO_EN_PR2PR_PAR_MASK)

#define PCIE_RC_DEVICE_CAPABILITIES2_REG_PCIE_CAP_LTR_SUPP_MASK (0x800U)
#define PCIE_RC_DEVICE_CAPABILITIES2_REG_PCIE_CAP_LTR_SUPP_SHIFT (11U)
/*! PCIE_CAP_LTR_SUPP - LTR Mechanism Supported. */
#define PCIE_RC_DEVICE_CAPABILITIES2_REG_PCIE_CAP_LTR_SUPP(x) (((uint32_t)(((uint32_t)(x)) << PCIE_RC_DEVICE_CAPABILITIES2_REG_PCIE_CAP_LTR_SUPP_SHIFT)) & PCIE_RC_DEVICE_CAPABILITIES2_REG_PCIE_CAP_LTR_SUPP_MASK)

#define PCIE_RC_DEVICE_CAPABILITIES2_REG_PCIE_CAP_TPH_CMPLT_SUPPORT_0_MASK (0x1000U)
#define PCIE_RC_DEVICE_CAPABILITIES2_REG_PCIE_CAP_TPH_CMPLT_SUPPORT_0_SHIFT (12U)
/*! PCIE_CAP_TPH_CMPLT_SUPPORT_0 - TPH Completer Supported Bit 0.
 *  0b0..TPH and Extended TPH Completer not supported (if TPH Completer Supported Bit is 0) or Reserved ((if TPH Completer Supported Bit is 1).
 *  0b1..TPH Completer supported; Extended TPH Completer not supported(if TPH Completer Supported Bit is 0) or
 *       Both TPH and Extended TPH Completer supported ((if TPH Completer Supported Bit is 1).
 */
#define PCIE_RC_DEVICE_CAPABILITIES2_REG_PCIE_CAP_TPH_CMPLT_SUPPORT_0(x) (((uint32_t)(((uint32_t)(x)) << PCIE_RC_DEVICE_CAPABILITIES2_REG_PCIE_CAP_TPH_CMPLT_SUPPORT_0_SHIFT)) & PCIE_RC_DEVICE_CAPABILITIES2_REG_PCIE_CAP_TPH_CMPLT_SUPPORT_0_MASK)

#define PCIE_RC_DEVICE_CAPABILITIES2_REG_PCIE_CAP_TPH_CMPLT_SUPPORT_1_MASK (0x2000U)
#define PCIE_RC_DEVICE_CAPABILITIES2_REG_PCIE_CAP_TPH_CMPLT_SUPPORT_1_SHIFT (13U)
/*! PCIE_CAP_TPH_CMPLT_SUPPORT_1 - TPH Completer Supported Bit 1. */
#define PCIE_RC_DEVICE_CAPABILITIES2_REG_PCIE_CAP_TPH_CMPLT_SUPPORT_1(x) (((uint32_t)(((uint32_t)(x)) << PCIE_RC_DEVICE_CAPABILITIES2_REG_PCIE_CAP_TPH_CMPLT_SUPPORT_1_SHIFT)) & PCIE_RC_DEVICE_CAPABILITIES2_REG_PCIE_CAP_TPH_CMPLT_SUPPORT_1_MASK)

#define PCIE_RC_DEVICE_CAPABILITIES2_REG_PCIE_CAP2_10_BIT_TAG_COMP_SUPPORT_MASK (0x10000U)
#define PCIE_RC_DEVICE_CAPABILITIES2_REG_PCIE_CAP2_10_BIT_TAG_COMP_SUPPORT_SHIFT (16U)
/*! PCIE_CAP2_10_BIT_TAG_COMP_SUPPORT - 10-Bit Tag Completer Supported. */
#define PCIE_RC_DEVICE_CAPABILITIES2_REG_PCIE_CAP2_10_BIT_TAG_COMP_SUPPORT(x) (((uint32_t)(((uint32_t)(x)) << PCIE_RC_DEVICE_CAPABILITIES2_REG_PCIE_CAP2_10_BIT_TAG_COMP_SUPPORT_SHIFT)) & PCIE_RC_DEVICE_CAPABILITIES2_REG_PCIE_CAP2_10_BIT_TAG_COMP_SUPPORT_MASK)

#define PCIE_RC_DEVICE_CAPABILITIES2_REG_PCIE_CAP2_10_BIT_TAG_REQ_SUPPORT_MASK (0x20000U)
#define PCIE_RC_DEVICE_CAPABILITIES2_REG_PCIE_CAP2_10_BIT_TAG_REQ_SUPPORT_SHIFT (17U)
/*! PCIE_CAP2_10_BIT_TAG_REQ_SUPPORT - 10-Bit Tag Requester Supported. */
#define PCIE_RC_DEVICE_CAPABILITIES2_REG_PCIE_CAP2_10_BIT_TAG_REQ_SUPPORT(x) (((uint32_t)(((uint32_t)(x)) << PCIE_RC_DEVICE_CAPABILITIES2_REG_PCIE_CAP2_10_BIT_TAG_REQ_SUPPORT_SHIFT)) & PCIE_RC_DEVICE_CAPABILITIES2_REG_PCIE_CAP2_10_BIT_TAG_REQ_SUPPORT_MASK)

#define PCIE_RC_DEVICE_CAPABILITIES2_REG_PCIE_CAP_DMWR_CPL_SUPP_MASK (0x10000000U)
#define PCIE_RC_DEVICE_CAPABILITIES2_REG_PCIE_CAP_DMWR_CPL_SUPP_SHIFT (28U)
/*! PCIE_CAP_DMWR_CPL_SUPP - Deferrable Memory Write (DMWr) Completer Supported. */
#define PCIE_RC_DEVICE_CAPABILITIES2_REG_PCIE_CAP_DMWR_CPL_SUPP(x) (((uint32_t)(((uint32_t)(x)) << PCIE_RC_DEVICE_CAPABILITIES2_REG_PCIE_CAP_DMWR_CPL_SUPP_SHIFT)) & PCIE_RC_DEVICE_CAPABILITIES2_REG_PCIE_CAP_DMWR_CPL_SUPP_MASK)

#define PCIE_RC_DEVICE_CAPABILITIES2_REG_PCIE_CAP_DMWR_LEN_SUPP_MASK (0x60000000U)
#define PCIE_RC_DEVICE_CAPABILITIES2_REG_PCIE_CAP_DMWR_LEN_SUPP_SHIFT (29U)
/*! PCIE_CAP_DMWR_LEN_SUPP - Deferrable Memory Write (DMWr) Lengths Supported.
 *  0b00..0 up to 64 bytes
 *  0b01..1 up to 128 bytes
 */
#define PCIE_RC_DEVICE_CAPABILITIES2_REG_PCIE_CAP_DMWR_LEN_SUPP(x) (((uint32_t)(((uint32_t)(x)) << PCIE_RC_DEVICE_CAPABILITIES2_REG_PCIE_CAP_DMWR_LEN_SUPP_SHIFT)) & PCIE_RC_DEVICE_CAPABILITIES2_REG_PCIE_CAP_DMWR_LEN_SUPP_MASK)
/*! @} */

/*! @name DEVICE_CONTROL2_DEVICE_STATUS2_REG - Device Control 2 and Status 2 Register. */
/*! @{ */

#define PCIE_RC_DEVICE_CONTROL2_DEVICE_STATUS2_REG_PCIE_CAP_CPL_TIMEOUT_VALUE_MASK (0xFU)
#define PCIE_RC_DEVICE_CONTROL2_DEVICE_STATUS2_REG_PCIE_CAP_CPL_TIMEOUT_VALUE_SHIFT (0U)
/*! PCIE_CAP_CPL_TIMEOUT_VALUE - Completion Timeout Value.
 *  0b0000..Default range: 50 us to 50 ms
 *  0b0001..50 us to 100 us
 *  0b0010..1 ms to 10 ms
 *  0b0101..16 ms to 55 ms
 *  0b0110..65 ms to 210 ms
 *  0b1001..260 ms to 900 ms
 *  0b1010..1 s to 3.5 s
 *  0b1101..4 s to 13 s
 *  0b1110..17 s to 64 s
 */
#define PCIE_RC_DEVICE_CONTROL2_DEVICE_STATUS2_REG_PCIE_CAP_CPL_TIMEOUT_VALUE(x) (((uint32_t)(((uint32_t)(x)) << PCIE_RC_DEVICE_CONTROL2_DEVICE_STATUS2_REG_PCIE_CAP_CPL_TIMEOUT_VALUE_SHIFT)) & PCIE_RC_DEVICE_CONTROL2_DEVICE_STATUS2_REG_PCIE_CAP_CPL_TIMEOUT_VALUE_MASK)

#define PCIE_RC_DEVICE_CONTROL2_DEVICE_STATUS2_REG_PCIE_CAP_CPL_TIMEOUT_DISABLE_MASK (0x10U)
#define PCIE_RC_DEVICE_CONTROL2_DEVICE_STATUS2_REG_PCIE_CAP_CPL_TIMEOUT_DISABLE_SHIFT (4U)
/*! PCIE_CAP_CPL_TIMEOUT_DISABLE - Completion Timeout Disable. */
#define PCIE_RC_DEVICE_CONTROL2_DEVICE_STATUS2_REG_PCIE_CAP_CPL_TIMEOUT_DISABLE(x) (((uint32_t)(((uint32_t)(x)) << PCIE_RC_DEVICE_CONTROL2_DEVICE_STATUS2_REG_PCIE_CAP_CPL_TIMEOUT_DISABLE_SHIFT)) & PCIE_RC_DEVICE_CONTROL2_DEVICE_STATUS2_REG_PCIE_CAP_CPL_TIMEOUT_DISABLE_MASK)

#define PCIE_RC_DEVICE_CONTROL2_DEVICE_STATUS2_REG_PCIE_CAP_ARI_FORWARD_SUPPORT_CS_MASK (0x20U)
#define PCIE_RC_DEVICE_CONTROL2_DEVICE_STATUS2_REG_PCIE_CAP_ARI_FORWARD_SUPPORT_CS_SHIFT (5U)
/*! PCIE_CAP_ARI_FORWARD_SUPPORT_CS - ARI Forwarding Enable. */
#define PCIE_RC_DEVICE_CONTROL2_DEVICE_STATUS2_REG_PCIE_CAP_ARI_FORWARD_SUPPORT_CS(x) (((uint32_t)(((uint32_t)(x)) << PCIE_RC_DEVICE_CONTROL2_DEVICE_STATUS2_REG_PCIE_CAP_ARI_FORWARD_SUPPORT_CS_SHIFT)) & PCIE_RC_DEVICE_CONTROL2_DEVICE_STATUS2_REG_PCIE_CAP_ARI_FORWARD_SUPPORT_CS_MASK)

#define PCIE_RC_DEVICE_CONTROL2_DEVICE_STATUS2_REG_PCIE_CAP_LTR_EN_MASK (0x400U)
#define PCIE_RC_DEVICE_CONTROL2_DEVICE_STATUS2_REG_PCIE_CAP_LTR_EN_SHIFT (10U)
/*! PCIE_CAP_LTR_EN - LTR Mechanism Enable. */
#define PCIE_RC_DEVICE_CONTROL2_DEVICE_STATUS2_REG_PCIE_CAP_LTR_EN(x) (((uint32_t)(((uint32_t)(x)) << PCIE_RC_DEVICE_CONTROL2_DEVICE_STATUS2_REG_PCIE_CAP_LTR_EN_SHIFT)) & PCIE_RC_DEVICE_CONTROL2_DEVICE_STATUS2_REG_PCIE_CAP_LTR_EN_MASK)
/*! @} */

/*! @name LINK_CAPABILITIES2_REG - Link Capabilities 2 Register. */
/*! @{ */

#define PCIE_RC_LINK_CAPABILITIES2_REG_PCIE_CAP_SUPPORT_LINK_SPEED_VECTOR_MASK (0xFEU)
#define PCIE_RC_LINK_CAPABILITIES2_REG_PCIE_CAP_SUPPORT_LINK_SPEED_VECTOR_SHIFT (1U)
/*! PCIE_CAP_SUPPORT_LINK_SPEED_VECTOR - Supported Link Speeds Vector.
 *  0b0000000..Zero value.
 *  0b1111111..last default value.
 */
#define PCIE_RC_LINK_CAPABILITIES2_REG_PCIE_CAP_SUPPORT_LINK_SPEED_VECTOR(x) (((uint32_t)(((uint32_t)(x)) << PCIE_RC_LINK_CAPABILITIES2_REG_PCIE_CAP_SUPPORT_LINK_SPEED_VECTOR_SHIFT)) & PCIE_RC_LINK_CAPABILITIES2_REG_PCIE_CAP_SUPPORT_LINK_SPEED_VECTOR_MASK)

#define PCIE_RC_LINK_CAPABILITIES2_REG_PCIE_CAP_CROSS_LINK_SUPPORT_MASK (0x100U)
#define PCIE_RC_LINK_CAPABILITIES2_REG_PCIE_CAP_CROSS_LINK_SUPPORT_SHIFT (8U)
/*! PCIE_CAP_CROSS_LINK_SUPPORT - Crosslink Supported. */
#define PCIE_RC_LINK_CAPABILITIES2_REG_PCIE_CAP_CROSS_LINK_SUPPORT(x) (((uint32_t)(((uint32_t)(x)) << PCIE_RC_LINK_CAPABILITIES2_REG_PCIE_CAP_CROSS_LINK_SUPPORT_SHIFT)) & PCIE_RC_LINK_CAPABILITIES2_REG_PCIE_CAP_CROSS_LINK_SUPPORT_MASK)
/*! @} */

/*! @name LINK_CONTROL2_LINK_STATUS2_REG - Link Control 2 and Status 2 Register. */
/*! @{ */

#define PCIE_RC_LINK_CONTROL2_LINK_STATUS2_REG_PCIE_CAP_TARGET_LINK_SPEED_MASK (0xFU)
#define PCIE_RC_LINK_CONTROL2_LINK_STATUS2_REG_PCIE_CAP_TARGET_LINK_SPEED_SHIFT (0U)
/*! PCIE_CAP_TARGET_LINK_SPEED - Target Link Speed.
 *  0b0001..Supported Link Speeds Vector field bit 0
 *  0b0010..Supported Link Speeds Vector field bit 1
 *  0b0011..Supported Link Speeds Vector field bit 2
 *  0b0100..Supported Link Speeds Vector field bit 3
 *  0b0101..Supported Link Speeds Vector field bit 4
 *  0b0110..Supported Link Speeds Vector field bit 5
 *  0b0111..Supported Link Speeds Vector field bit 6
 */
#define PCIE_RC_LINK_CONTROL2_LINK_STATUS2_REG_PCIE_CAP_TARGET_LINK_SPEED(x) (((uint32_t)(((uint32_t)(x)) << PCIE_RC_LINK_CONTROL2_LINK_STATUS2_REG_PCIE_CAP_TARGET_LINK_SPEED_SHIFT)) & PCIE_RC_LINK_CONTROL2_LINK_STATUS2_REG_PCIE_CAP_TARGET_LINK_SPEED_MASK)

#define PCIE_RC_LINK_CONTROL2_LINK_STATUS2_REG_PCIE_CAP_ENTER_COMPLIANCE_MASK (0x10U)
#define PCIE_RC_LINK_CONTROL2_LINK_STATUS2_REG_PCIE_CAP_ENTER_COMPLIANCE_SHIFT (4U)
/*! PCIE_CAP_ENTER_COMPLIANCE - Enter Compliance. */
#define PCIE_RC_LINK_CONTROL2_LINK_STATUS2_REG_PCIE_CAP_ENTER_COMPLIANCE(x) (((uint32_t)(((uint32_t)(x)) << PCIE_RC_LINK_CONTROL2_LINK_STATUS2_REG_PCIE_CAP_ENTER_COMPLIANCE_SHIFT)) & PCIE_RC_LINK_CONTROL2_LINK_STATUS2_REG_PCIE_CAP_ENTER_COMPLIANCE_MASK)

#define PCIE_RC_LINK_CONTROL2_LINK_STATUS2_REG_PCIE_CAP_HW_AUTO_SPEED_DISABLE_MASK (0x20U)
#define PCIE_RC_LINK_CONTROL2_LINK_STATUS2_REG_PCIE_CAP_HW_AUTO_SPEED_DISABLE_SHIFT (5U)
/*! PCIE_CAP_HW_AUTO_SPEED_DISABLE - Hardware Autonomous Speed Disable. */
#define PCIE_RC_LINK_CONTROL2_LINK_STATUS2_REG_PCIE_CAP_HW_AUTO_SPEED_DISABLE(x) (((uint32_t)(((uint32_t)(x)) << PCIE_RC_LINK_CONTROL2_LINK_STATUS2_REG_PCIE_CAP_HW_AUTO_SPEED_DISABLE_SHIFT)) & PCIE_RC_LINK_CONTROL2_LINK_STATUS2_REG_PCIE_CAP_HW_AUTO_SPEED_DISABLE_MASK)

#define PCIE_RC_LINK_CONTROL2_LINK_STATUS2_REG_PCIE_CAP_SEL_DEEMPHASIS_MASK (0x40U)
#define PCIE_RC_LINK_CONTROL2_LINK_STATUS2_REG_PCIE_CAP_SEL_DEEMPHASIS_SHIFT (6U)
/*! PCIE_CAP_SEL_DEEMPHASIS - Selectable De-emphasis.
 *  0b0..-6 dB
 *  0b1..-3.5 dB
 */
#define PCIE_RC_LINK_CONTROL2_LINK_STATUS2_REG_PCIE_CAP_SEL_DEEMPHASIS(x) (((uint32_t)(((uint32_t)(x)) << PCIE_RC_LINK_CONTROL2_LINK_STATUS2_REG_PCIE_CAP_SEL_DEEMPHASIS_SHIFT)) & PCIE_RC_LINK_CONTROL2_LINK_STATUS2_REG_PCIE_CAP_SEL_DEEMPHASIS_MASK)

#define PCIE_RC_LINK_CONTROL2_LINK_STATUS2_REG_PCIE_CAP_TX_MARGIN_MASK (0x380U)
#define PCIE_RC_LINK_CONTROL2_LINK_STATUS2_REG_PCIE_CAP_TX_MARGIN_SHIFT (7U)
/*! PCIE_CAP_TX_MARGIN - Transmit Margin, This field controls the value of the non-deemphasized voltage level at the Transmitter pins.
 *  0b000..Normal operating range
 */
#define PCIE_RC_LINK_CONTROL2_LINK_STATUS2_REG_PCIE_CAP_TX_MARGIN(x) (((uint32_t)(((uint32_t)(x)) << PCIE_RC_LINK_CONTROL2_LINK_STATUS2_REG_PCIE_CAP_TX_MARGIN_SHIFT)) & PCIE_RC_LINK_CONTROL2_LINK_STATUS2_REG_PCIE_CAP_TX_MARGIN_MASK)

#define PCIE_RC_LINK_CONTROL2_LINK_STATUS2_REG_PCIE_CAP_ENTER_MODIFIED_COMPLIANCE_MASK (0x400U)
#define PCIE_RC_LINK_CONTROL2_LINK_STATUS2_REG_PCIE_CAP_ENTER_MODIFIED_COMPLIANCE_SHIFT (10U)
/*! PCIE_CAP_ENTER_MODIFIED_COMPLIANCE - Enter Modified Compliance. */
#define PCIE_RC_LINK_CONTROL2_LINK_STATUS2_REG_PCIE_CAP_ENTER_MODIFIED_COMPLIANCE(x) (((uint32_t)(((uint32_t)(x)) << PCIE_RC_LINK_CONTROL2_LINK_STATUS2_REG_PCIE_CAP_ENTER_MODIFIED_COMPLIANCE_SHIFT)) & PCIE_RC_LINK_CONTROL2_LINK_STATUS2_REG_PCIE_CAP_ENTER_MODIFIED_COMPLIANCE_MASK)

#define PCIE_RC_LINK_CONTROL2_LINK_STATUS2_REG_PCIE_CAP_COMPLIANCE_SOS_MASK (0x800U)
#define PCIE_RC_LINK_CONTROL2_LINK_STATUS2_REG_PCIE_CAP_COMPLIANCE_SOS_SHIFT (11U)
/*! PCIE_CAP_COMPLIANCE_SOS - Compliance SOS. */
#define PCIE_RC_LINK_CONTROL2_LINK_STATUS2_REG_PCIE_CAP_COMPLIANCE_SOS(x) (((uint32_t)(((uint32_t)(x)) << PCIE_RC_LINK_CONTROL2_LINK_STATUS2_REG_PCIE_CAP_COMPLIANCE_SOS_SHIFT)) & PCIE_RC_LINK_CONTROL2_LINK_STATUS2_REG_PCIE_CAP_COMPLIANCE_SOS_MASK)

#define PCIE_RC_LINK_CONTROL2_LINK_STATUS2_REG_PCIE_CAP_COMPLIANCE_PRESET_MASK (0xF000U)
#define PCIE_RC_LINK_CONTROL2_LINK_STATUS2_REG_PCIE_CAP_COMPLIANCE_PRESET_SHIFT (12U)
/*! PCIE_CAP_COMPLIANCE_PRESET - Compliance Preset/De-emphasis.
 *  0b0000..-6 dB (for 5.0 GT/s Data Rate)
 *  0b0001..-3.5 dB (for 5.0 GT/s Data Rate)
 */
#define PCIE_RC_LINK_CONTROL2_LINK_STATUS2_REG_PCIE_CAP_COMPLIANCE_PRESET(x) (((uint32_t)(((uint32_t)(x)) << PCIE_RC_LINK_CONTROL2_LINK_STATUS2_REG_PCIE_CAP_COMPLIANCE_PRESET_SHIFT)) & PCIE_RC_LINK_CONTROL2_LINK_STATUS2_REG_PCIE_CAP_COMPLIANCE_PRESET_MASK)

#define PCIE_RC_LINK_CONTROL2_LINK_STATUS2_REG_PCIE_CAP_CURR_DEEMPHASIS_MASK (0x10000U)
#define PCIE_RC_LINK_CONTROL2_LINK_STATUS2_REG_PCIE_CAP_CURR_DEEMPHASIS_SHIFT (16U)
/*! PCIE_CAP_CURR_DEEMPHASIS - Current De-emphasis Level.
 *  0b0..-6 dB
 *  0b1..-3.5 dB
 */
#define PCIE_RC_LINK_CONTROL2_LINK_STATUS2_REG_PCIE_CAP_CURR_DEEMPHASIS(x) (((uint32_t)(((uint32_t)(x)) << PCIE_RC_LINK_CONTROL2_LINK_STATUS2_REG_PCIE_CAP_CURR_DEEMPHASIS_SHIFT)) & PCIE_RC_LINK_CONTROL2_LINK_STATUS2_REG_PCIE_CAP_CURR_DEEMPHASIS_MASK)

#define PCIE_RC_LINK_CONTROL2_LINK_STATUS2_REG_PCIE_CAP_EQ_CPL_MASK (0x20000U)
#define PCIE_RC_LINK_CONTROL2_LINK_STATUS2_REG_PCIE_CAP_EQ_CPL_SHIFT (17U)
/*! PCIE_CAP_EQ_CPL - Equalization 8. */
#define PCIE_RC_LINK_CONTROL2_LINK_STATUS2_REG_PCIE_CAP_EQ_CPL(x) (((uint32_t)(((uint32_t)(x)) << PCIE_RC_LINK_CONTROL2_LINK_STATUS2_REG_PCIE_CAP_EQ_CPL_SHIFT)) & PCIE_RC_LINK_CONTROL2_LINK_STATUS2_REG_PCIE_CAP_EQ_CPL_MASK)

#define PCIE_RC_LINK_CONTROL2_LINK_STATUS2_REG_PCIE_CAP_EQ_CPL_P1_MASK (0x40000U)
#define PCIE_RC_LINK_CONTROL2_LINK_STATUS2_REG_PCIE_CAP_EQ_CPL_P1_SHIFT (18U)
/*! PCIE_CAP_EQ_CPL_P1 - Equalization 8. */
#define PCIE_RC_LINK_CONTROL2_LINK_STATUS2_REG_PCIE_CAP_EQ_CPL_P1(x) (((uint32_t)(((uint32_t)(x)) << PCIE_RC_LINK_CONTROL2_LINK_STATUS2_REG_PCIE_CAP_EQ_CPL_P1_SHIFT)) & PCIE_RC_LINK_CONTROL2_LINK_STATUS2_REG_PCIE_CAP_EQ_CPL_P1_MASK)

#define PCIE_RC_LINK_CONTROL2_LINK_STATUS2_REG_PCIE_CAP_EQ_CPL_P2_MASK (0x80000U)
#define PCIE_RC_LINK_CONTROL2_LINK_STATUS2_REG_PCIE_CAP_EQ_CPL_P2_SHIFT (19U)
/*! PCIE_CAP_EQ_CPL_P2 - Equalization 8. */
#define PCIE_RC_LINK_CONTROL2_LINK_STATUS2_REG_PCIE_CAP_EQ_CPL_P2(x) (((uint32_t)(((uint32_t)(x)) << PCIE_RC_LINK_CONTROL2_LINK_STATUS2_REG_PCIE_CAP_EQ_CPL_P2_SHIFT)) & PCIE_RC_LINK_CONTROL2_LINK_STATUS2_REG_PCIE_CAP_EQ_CPL_P2_MASK)

#define PCIE_RC_LINK_CONTROL2_LINK_STATUS2_REG_PCIE_CAP_EQ_CPL_P3_MASK (0x100000U)
#define PCIE_RC_LINK_CONTROL2_LINK_STATUS2_REG_PCIE_CAP_EQ_CPL_P3_SHIFT (20U)
/*! PCIE_CAP_EQ_CPL_P3 - Equalization 8. */
#define PCIE_RC_LINK_CONTROL2_LINK_STATUS2_REG_PCIE_CAP_EQ_CPL_P3(x) (((uint32_t)(((uint32_t)(x)) << PCIE_RC_LINK_CONTROL2_LINK_STATUS2_REG_PCIE_CAP_EQ_CPL_P3_SHIFT)) & PCIE_RC_LINK_CONTROL2_LINK_STATUS2_REG_PCIE_CAP_EQ_CPL_P3_MASK)

#define PCIE_RC_LINK_CONTROL2_LINK_STATUS2_REG_PCIE_CAP_LINK_EQ_REQ_MASK (0x200000U)
#define PCIE_RC_LINK_CONTROL2_LINK_STATUS2_REG_PCIE_CAP_LINK_EQ_REQ_SHIFT (21U)
/*! PCIE_CAP_LINK_EQ_REQ - Link Equalization Request 8. */
#define PCIE_RC_LINK_CONTROL2_LINK_STATUS2_REG_PCIE_CAP_LINK_EQ_REQ(x) (((uint32_t)(((uint32_t)(x)) << PCIE_RC_LINK_CONTROL2_LINK_STATUS2_REG_PCIE_CAP_LINK_EQ_REQ_SHIFT)) & PCIE_RC_LINK_CONTROL2_LINK_STATUS2_REG_PCIE_CAP_LINK_EQ_REQ_MASK)
/*! @} */

/*! @name AER_EXT_CAP_HDR_OFF - Advanced Error Reporting Extended Capability Header. */
/*! @{ */

#define PCIE_RC_AER_EXT_CAP_HDR_OFF_CAP_ID_MASK  (0xFFFFU)
#define PCIE_RC_AER_EXT_CAP_HDR_OFF_CAP_ID_SHIFT (0U)
/*! CAP_ID - AER Extended Capability ID. */
#define PCIE_RC_AER_EXT_CAP_HDR_OFF_CAP_ID(x)    (((uint32_t)(((uint32_t)(x)) << PCIE_RC_AER_EXT_CAP_HDR_OFF_CAP_ID_SHIFT)) & PCIE_RC_AER_EXT_CAP_HDR_OFF_CAP_ID_MASK)

#define PCIE_RC_AER_EXT_CAP_HDR_OFF_CAP_VERSION_MASK (0xF0000U)
#define PCIE_RC_AER_EXT_CAP_HDR_OFF_CAP_VERSION_SHIFT (16U)
/*! CAP_VERSION - Capability Version. */
#define PCIE_RC_AER_EXT_CAP_HDR_OFF_CAP_VERSION(x) (((uint32_t)(((uint32_t)(x)) << PCIE_RC_AER_EXT_CAP_HDR_OFF_CAP_VERSION_SHIFT)) & PCIE_RC_AER_EXT_CAP_HDR_OFF_CAP_VERSION_MASK)

#define PCIE_RC_AER_EXT_CAP_HDR_OFF_NEXT_OFFSET_MASK (0xFFF00000U)
#define PCIE_RC_AER_EXT_CAP_HDR_OFF_NEXT_OFFSET_SHIFT (20U)
/*! NEXT_OFFSET - Next Capability Offset. */
#define PCIE_RC_AER_EXT_CAP_HDR_OFF_NEXT_OFFSET(x) (((uint32_t)(((uint32_t)(x)) << PCIE_RC_AER_EXT_CAP_HDR_OFF_NEXT_OFFSET_SHIFT)) & PCIE_RC_AER_EXT_CAP_HDR_OFF_NEXT_OFFSET_MASK)
/*! @} */

/*! @name UNCORR_ERR_STATUS_OFF - Uncorrectable Error Status Register. */
/*! @{ */

#define PCIE_RC_UNCORR_ERR_STATUS_OFF_DL_PROTOCOL_ERR_STATUS_MASK (0x10U)
#define PCIE_RC_UNCORR_ERR_STATUS_OFF_DL_PROTOCOL_ERR_STATUS_SHIFT (4U)
/*! DL_PROTOCOL_ERR_STATUS - Data Link Protocol Error Status. */
#define PCIE_RC_UNCORR_ERR_STATUS_OFF_DL_PROTOCOL_ERR_STATUS(x) (((uint32_t)(((uint32_t)(x)) << PCIE_RC_UNCORR_ERR_STATUS_OFF_DL_PROTOCOL_ERR_STATUS_SHIFT)) & PCIE_RC_UNCORR_ERR_STATUS_OFF_DL_PROTOCOL_ERR_STATUS_MASK)

#define PCIE_RC_UNCORR_ERR_STATUS_OFF_SURPRISE_DOWN_ERR_STATUS_MASK (0x20U)
#define PCIE_RC_UNCORR_ERR_STATUS_OFF_SURPRISE_DOWN_ERR_STATUS_SHIFT (5U)
/*! SURPRISE_DOWN_ERR_STATUS - Surprise Down Error Status (Optional). */
#define PCIE_RC_UNCORR_ERR_STATUS_OFF_SURPRISE_DOWN_ERR_STATUS(x) (((uint32_t)(((uint32_t)(x)) << PCIE_RC_UNCORR_ERR_STATUS_OFF_SURPRISE_DOWN_ERR_STATUS_SHIFT)) & PCIE_RC_UNCORR_ERR_STATUS_OFF_SURPRISE_DOWN_ERR_STATUS_MASK)

#define PCIE_RC_UNCORR_ERR_STATUS_OFF_POIS_TLP_ERR_STATUS_MASK (0x1000U)
#define PCIE_RC_UNCORR_ERR_STATUS_OFF_POIS_TLP_ERR_STATUS_SHIFT (12U)
/*! POIS_TLP_ERR_STATUS - Poisoned TLP Status. */
#define PCIE_RC_UNCORR_ERR_STATUS_OFF_POIS_TLP_ERR_STATUS(x) (((uint32_t)(((uint32_t)(x)) << PCIE_RC_UNCORR_ERR_STATUS_OFF_POIS_TLP_ERR_STATUS_SHIFT)) & PCIE_RC_UNCORR_ERR_STATUS_OFF_POIS_TLP_ERR_STATUS_MASK)

#define PCIE_RC_UNCORR_ERR_STATUS_OFF_FC_PROTOCOL_ERR_STATUS_MASK (0x2000U)
#define PCIE_RC_UNCORR_ERR_STATUS_OFF_FC_PROTOCOL_ERR_STATUS_SHIFT (13U)
/*! FC_PROTOCOL_ERR_STATUS - Flow Control Protocol Error Status. */
#define PCIE_RC_UNCORR_ERR_STATUS_OFF_FC_PROTOCOL_ERR_STATUS(x) (((uint32_t)(((uint32_t)(x)) << PCIE_RC_UNCORR_ERR_STATUS_OFF_FC_PROTOCOL_ERR_STATUS_SHIFT)) & PCIE_RC_UNCORR_ERR_STATUS_OFF_FC_PROTOCOL_ERR_STATUS_MASK)

#define PCIE_RC_UNCORR_ERR_STATUS_OFF_CMPLT_TIMEOUT_ERR_STATUS_MASK (0x4000U)
#define PCIE_RC_UNCORR_ERR_STATUS_OFF_CMPLT_TIMEOUT_ERR_STATUS_SHIFT (14U)
/*! CMPLT_TIMEOUT_ERR_STATUS - Completion Timeout Status. */
#define PCIE_RC_UNCORR_ERR_STATUS_OFF_CMPLT_TIMEOUT_ERR_STATUS(x) (((uint32_t)(((uint32_t)(x)) << PCIE_RC_UNCORR_ERR_STATUS_OFF_CMPLT_TIMEOUT_ERR_STATUS_SHIFT)) & PCIE_RC_UNCORR_ERR_STATUS_OFF_CMPLT_TIMEOUT_ERR_STATUS_MASK)

#define PCIE_RC_UNCORR_ERR_STATUS_OFF_CMPLT_ABORT_ERR_STATUS_MASK (0x8000U)
#define PCIE_RC_UNCORR_ERR_STATUS_OFF_CMPLT_ABORT_ERR_STATUS_SHIFT (15U)
/*! CMPLT_ABORT_ERR_STATUS - Completer Abort Status. */
#define PCIE_RC_UNCORR_ERR_STATUS_OFF_CMPLT_ABORT_ERR_STATUS(x) (((uint32_t)(((uint32_t)(x)) << PCIE_RC_UNCORR_ERR_STATUS_OFF_CMPLT_ABORT_ERR_STATUS_SHIFT)) & PCIE_RC_UNCORR_ERR_STATUS_OFF_CMPLT_ABORT_ERR_STATUS_MASK)

#define PCIE_RC_UNCORR_ERR_STATUS_OFF_UNEXP_CMPLT_ERR_STATUS_MASK (0x10000U)
#define PCIE_RC_UNCORR_ERR_STATUS_OFF_UNEXP_CMPLT_ERR_STATUS_SHIFT (16U)
/*! UNEXP_CMPLT_ERR_STATUS - Unexpected Completion Status. */
#define PCIE_RC_UNCORR_ERR_STATUS_OFF_UNEXP_CMPLT_ERR_STATUS(x) (((uint32_t)(((uint32_t)(x)) << PCIE_RC_UNCORR_ERR_STATUS_OFF_UNEXP_CMPLT_ERR_STATUS_SHIFT)) & PCIE_RC_UNCORR_ERR_STATUS_OFF_UNEXP_CMPLT_ERR_STATUS_MASK)

#define PCIE_RC_UNCORR_ERR_STATUS_OFF_REC_OVERFLOW_ERR_STATUS_MASK (0x20000U)
#define PCIE_RC_UNCORR_ERR_STATUS_OFF_REC_OVERFLOW_ERR_STATUS_SHIFT (17U)
/*! REC_OVERFLOW_ERR_STATUS - Receiver Overflow Status. */
#define PCIE_RC_UNCORR_ERR_STATUS_OFF_REC_OVERFLOW_ERR_STATUS(x) (((uint32_t)(((uint32_t)(x)) << PCIE_RC_UNCORR_ERR_STATUS_OFF_REC_OVERFLOW_ERR_STATUS_SHIFT)) & PCIE_RC_UNCORR_ERR_STATUS_OFF_REC_OVERFLOW_ERR_STATUS_MASK)

#define PCIE_RC_UNCORR_ERR_STATUS_OFF_MALF_TLP_ERR_STATUS_MASK (0x40000U)
#define PCIE_RC_UNCORR_ERR_STATUS_OFF_MALF_TLP_ERR_STATUS_SHIFT (18U)
/*! MALF_TLP_ERR_STATUS - Malformed TLP Status. */
#define PCIE_RC_UNCORR_ERR_STATUS_OFF_MALF_TLP_ERR_STATUS(x) (((uint32_t)(((uint32_t)(x)) << PCIE_RC_UNCORR_ERR_STATUS_OFF_MALF_TLP_ERR_STATUS_SHIFT)) & PCIE_RC_UNCORR_ERR_STATUS_OFF_MALF_TLP_ERR_STATUS_MASK)

#define PCIE_RC_UNCORR_ERR_STATUS_OFF_ECRC_ERR_STATUS_MASK (0x80000U)
#define PCIE_RC_UNCORR_ERR_STATUS_OFF_ECRC_ERR_STATUS_SHIFT (19U)
/*! ECRC_ERR_STATUS - ECRC Error Status. */
#define PCIE_RC_UNCORR_ERR_STATUS_OFF_ECRC_ERR_STATUS(x) (((uint32_t)(((uint32_t)(x)) << PCIE_RC_UNCORR_ERR_STATUS_OFF_ECRC_ERR_STATUS_SHIFT)) & PCIE_RC_UNCORR_ERR_STATUS_OFF_ECRC_ERR_STATUS_MASK)

#define PCIE_RC_UNCORR_ERR_STATUS_OFF_UNSUPPORTED_REQ_ERR_STATUS_MASK (0x100000U)
#define PCIE_RC_UNCORR_ERR_STATUS_OFF_UNSUPPORTED_REQ_ERR_STATUS_SHIFT (20U)
/*! UNSUPPORTED_REQ_ERR_STATUS - Unsupported Request Error Status. */
#define PCIE_RC_UNCORR_ERR_STATUS_OFF_UNSUPPORTED_REQ_ERR_STATUS(x) (((uint32_t)(((uint32_t)(x)) << PCIE_RC_UNCORR_ERR_STATUS_OFF_UNSUPPORTED_REQ_ERR_STATUS_SHIFT)) & PCIE_RC_UNCORR_ERR_STATUS_OFF_UNSUPPORTED_REQ_ERR_STATUS_MASK)

#define PCIE_RC_UNCORR_ERR_STATUS_OFF_INTERNAL_ERR_STATUS_MASK (0x400000U)
#define PCIE_RC_UNCORR_ERR_STATUS_OFF_INTERNAL_ERR_STATUS_SHIFT (22U)
/*! INTERNAL_ERR_STATUS - Uncorrectable Internal Error Status. */
#define PCIE_RC_UNCORR_ERR_STATUS_OFF_INTERNAL_ERR_STATUS(x) (((uint32_t)(((uint32_t)(x)) << PCIE_RC_UNCORR_ERR_STATUS_OFF_INTERNAL_ERR_STATUS_SHIFT)) & PCIE_RC_UNCORR_ERR_STATUS_OFF_INTERNAL_ERR_STATUS_MASK)
/*! @} */

/*! @name UNCORR_ERR_MASK_OFF - Uncorrectable Error Mask Register. */
/*! @{ */

#define PCIE_RC_UNCORR_ERR_MASK_OFF_DL_PROTOCOL_ERR_MASK_MASK (0x10U)
#define PCIE_RC_UNCORR_ERR_MASK_OFF_DL_PROTOCOL_ERR_MASK_SHIFT (4U)
/*! DL_PROTOCOL_ERR_MASK - Data Link Protocol Error Mask. */
#define PCIE_RC_UNCORR_ERR_MASK_OFF_DL_PROTOCOL_ERR_MASK(x) (((uint32_t)(((uint32_t)(x)) << PCIE_RC_UNCORR_ERR_MASK_OFF_DL_PROTOCOL_ERR_MASK_SHIFT)) & PCIE_RC_UNCORR_ERR_MASK_OFF_DL_PROTOCOL_ERR_MASK_MASK)

#define PCIE_RC_UNCORR_ERR_MASK_OFF_SURPRISE_DOWN_ERR_MASK_MASK (0x20U)
#define PCIE_RC_UNCORR_ERR_MASK_OFF_SURPRISE_DOWN_ERR_MASK_SHIFT (5U)
/*! SURPRISE_DOWN_ERR_MASK - Surprise Down Error Mask. */
#define PCIE_RC_UNCORR_ERR_MASK_OFF_SURPRISE_DOWN_ERR_MASK(x) (((uint32_t)(((uint32_t)(x)) << PCIE_RC_UNCORR_ERR_MASK_OFF_SURPRISE_DOWN_ERR_MASK_SHIFT)) & PCIE_RC_UNCORR_ERR_MASK_OFF_SURPRISE_DOWN_ERR_MASK_MASK)

#define PCIE_RC_UNCORR_ERR_MASK_OFF_POIS_TLP_ERR_MASK_MASK (0x1000U)
#define PCIE_RC_UNCORR_ERR_MASK_OFF_POIS_TLP_ERR_MASK_SHIFT (12U)
/*! POIS_TLP_ERR_MASK - Poisoned TLP Error Mask. */
#define PCIE_RC_UNCORR_ERR_MASK_OFF_POIS_TLP_ERR_MASK(x) (((uint32_t)(((uint32_t)(x)) << PCIE_RC_UNCORR_ERR_MASK_OFF_POIS_TLP_ERR_MASK_SHIFT)) & PCIE_RC_UNCORR_ERR_MASK_OFF_POIS_TLP_ERR_MASK_MASK)

#define PCIE_RC_UNCORR_ERR_MASK_OFF_FC_PROTOCOL_ERR_MASK_MASK (0x2000U)
#define PCIE_RC_UNCORR_ERR_MASK_OFF_FC_PROTOCOL_ERR_MASK_SHIFT (13U)
/*! FC_PROTOCOL_ERR_MASK - Flow Control Protocol Error Mask. */
#define PCIE_RC_UNCORR_ERR_MASK_OFF_FC_PROTOCOL_ERR_MASK(x) (((uint32_t)(((uint32_t)(x)) << PCIE_RC_UNCORR_ERR_MASK_OFF_FC_PROTOCOL_ERR_MASK_SHIFT)) & PCIE_RC_UNCORR_ERR_MASK_OFF_FC_PROTOCOL_ERR_MASK_MASK)

#define PCIE_RC_UNCORR_ERR_MASK_OFF_CMPLT_TIMEOUT_ERR_MASK_MASK (0x4000U)
#define PCIE_RC_UNCORR_ERR_MASK_OFF_CMPLT_TIMEOUT_ERR_MASK_SHIFT (14U)
/*! CMPLT_TIMEOUT_ERR_MASK - Completion Timeout Error Mask. */
#define PCIE_RC_UNCORR_ERR_MASK_OFF_CMPLT_TIMEOUT_ERR_MASK(x) (((uint32_t)(((uint32_t)(x)) << PCIE_RC_UNCORR_ERR_MASK_OFF_CMPLT_TIMEOUT_ERR_MASK_SHIFT)) & PCIE_RC_UNCORR_ERR_MASK_OFF_CMPLT_TIMEOUT_ERR_MASK_MASK)

#define PCIE_RC_UNCORR_ERR_MASK_OFF_CMPLT_ABORT_ERR_MASK_MASK (0x8000U)
#define PCIE_RC_UNCORR_ERR_MASK_OFF_CMPLT_ABORT_ERR_MASK_SHIFT (15U)
/*! CMPLT_ABORT_ERR_MASK - Completer Abort Error Mask (Optional). */
#define PCIE_RC_UNCORR_ERR_MASK_OFF_CMPLT_ABORT_ERR_MASK(x) (((uint32_t)(((uint32_t)(x)) << PCIE_RC_UNCORR_ERR_MASK_OFF_CMPLT_ABORT_ERR_MASK_SHIFT)) & PCIE_RC_UNCORR_ERR_MASK_OFF_CMPLT_ABORT_ERR_MASK_MASK)

#define PCIE_RC_UNCORR_ERR_MASK_OFF_UNEXP_CMPLT_ERR_MASK_MASK (0x10000U)
#define PCIE_RC_UNCORR_ERR_MASK_OFF_UNEXP_CMPLT_ERR_MASK_SHIFT (16U)
/*! UNEXP_CMPLT_ERR_MASK - Unexpected Completion Mask. */
#define PCIE_RC_UNCORR_ERR_MASK_OFF_UNEXP_CMPLT_ERR_MASK(x) (((uint32_t)(((uint32_t)(x)) << PCIE_RC_UNCORR_ERR_MASK_OFF_UNEXP_CMPLT_ERR_MASK_SHIFT)) & PCIE_RC_UNCORR_ERR_MASK_OFF_UNEXP_CMPLT_ERR_MASK_MASK)

#define PCIE_RC_UNCORR_ERR_MASK_OFF_REC_OVERFLOW_ERR_MASK_MASK (0x20000U)
#define PCIE_RC_UNCORR_ERR_MASK_OFF_REC_OVERFLOW_ERR_MASK_SHIFT (17U)
/*! REC_OVERFLOW_ERR_MASK - Receiver Overflow Mask (Optional). */
#define PCIE_RC_UNCORR_ERR_MASK_OFF_REC_OVERFLOW_ERR_MASK(x) (((uint32_t)(((uint32_t)(x)) << PCIE_RC_UNCORR_ERR_MASK_OFF_REC_OVERFLOW_ERR_MASK_SHIFT)) & PCIE_RC_UNCORR_ERR_MASK_OFF_REC_OVERFLOW_ERR_MASK_MASK)

#define PCIE_RC_UNCORR_ERR_MASK_OFF_MALF_TLP_ERR_MASK_MASK (0x40000U)
#define PCIE_RC_UNCORR_ERR_MASK_OFF_MALF_TLP_ERR_MASK_SHIFT (18U)
/*! MALF_TLP_ERR_MASK - Malformed TLP Mask. */
#define PCIE_RC_UNCORR_ERR_MASK_OFF_MALF_TLP_ERR_MASK(x) (((uint32_t)(((uint32_t)(x)) << PCIE_RC_UNCORR_ERR_MASK_OFF_MALF_TLP_ERR_MASK_SHIFT)) & PCIE_RC_UNCORR_ERR_MASK_OFF_MALF_TLP_ERR_MASK_MASK)

#define PCIE_RC_UNCORR_ERR_MASK_OFF_ECRC_ERR_MASK_MASK (0x80000U)
#define PCIE_RC_UNCORR_ERR_MASK_OFF_ECRC_ERR_MASK_SHIFT (19U)
/*! ECRC_ERR_MASK - ECRC Error Mask (Optional). */
#define PCIE_RC_UNCORR_ERR_MASK_OFF_ECRC_ERR_MASK(x) (((uint32_t)(((uint32_t)(x)) << PCIE_RC_UNCORR_ERR_MASK_OFF_ECRC_ERR_MASK_SHIFT)) & PCIE_RC_UNCORR_ERR_MASK_OFF_ECRC_ERR_MASK_MASK)

#define PCIE_RC_UNCORR_ERR_MASK_OFF_UNSUPPORTED_REQ_ERR_MASK_MASK (0x100000U)
#define PCIE_RC_UNCORR_ERR_MASK_OFF_UNSUPPORTED_REQ_ERR_MASK_SHIFT (20U)
/*! UNSUPPORTED_REQ_ERR_MASK - Unsupported Request Error Mask. */
#define PCIE_RC_UNCORR_ERR_MASK_OFF_UNSUPPORTED_REQ_ERR_MASK(x) (((uint32_t)(((uint32_t)(x)) << PCIE_RC_UNCORR_ERR_MASK_OFF_UNSUPPORTED_REQ_ERR_MASK_SHIFT)) & PCIE_RC_UNCORR_ERR_MASK_OFF_UNSUPPORTED_REQ_ERR_MASK_MASK)

#define PCIE_RC_UNCORR_ERR_MASK_OFF_INTERNAL_ERR_MASK_MASK (0x400000U)
#define PCIE_RC_UNCORR_ERR_MASK_OFF_INTERNAL_ERR_MASK_SHIFT (22U)
/*! INTERNAL_ERR_MASK - Uncorrectable Internal Error Mask (Optional). */
#define PCIE_RC_UNCORR_ERR_MASK_OFF_INTERNAL_ERR_MASK(x) (((uint32_t)(((uint32_t)(x)) << PCIE_RC_UNCORR_ERR_MASK_OFF_INTERNAL_ERR_MASK_SHIFT)) & PCIE_RC_UNCORR_ERR_MASK_OFF_INTERNAL_ERR_MASK_MASK)
/*! @} */

/*! @name UNCORR_ERR_SEV_OFF - Uncorrectable Error Severity Register. */
/*! @{ */

#define PCIE_RC_UNCORR_ERR_SEV_OFF_DL_PROTOCOL_ERR_SEVERITY_MASK (0x10U)
#define PCIE_RC_UNCORR_ERR_SEV_OFF_DL_PROTOCOL_ERR_SEVERITY_SHIFT (4U)
/*! DL_PROTOCOL_ERR_SEVERITY - Data Link Protocol Error Severity. */
#define PCIE_RC_UNCORR_ERR_SEV_OFF_DL_PROTOCOL_ERR_SEVERITY(x) (((uint32_t)(((uint32_t)(x)) << PCIE_RC_UNCORR_ERR_SEV_OFF_DL_PROTOCOL_ERR_SEVERITY_SHIFT)) & PCIE_RC_UNCORR_ERR_SEV_OFF_DL_PROTOCOL_ERR_SEVERITY_MASK)

#define PCIE_RC_UNCORR_ERR_SEV_OFF_SURPRISE_DOWN_ERR_SVRITY_MASK (0x20U)
#define PCIE_RC_UNCORR_ERR_SEV_OFF_SURPRISE_DOWN_ERR_SVRITY_SHIFT (5U)
/*! SURPRISE_DOWN_ERR_SVRITY - Surprise Down Error Severity (Optional). */
#define PCIE_RC_UNCORR_ERR_SEV_OFF_SURPRISE_DOWN_ERR_SVRITY(x) (((uint32_t)(((uint32_t)(x)) << PCIE_RC_UNCORR_ERR_SEV_OFF_SURPRISE_DOWN_ERR_SVRITY_SHIFT)) & PCIE_RC_UNCORR_ERR_SEV_OFF_SURPRISE_DOWN_ERR_SVRITY_MASK)

#define PCIE_RC_UNCORR_ERR_SEV_OFF_POIS_TLP_ERR_SEVERITY_MASK (0x1000U)
#define PCIE_RC_UNCORR_ERR_SEV_OFF_POIS_TLP_ERR_SEVERITY_SHIFT (12U)
/*! POIS_TLP_ERR_SEVERITY - Poisoned TLP Severity. */
#define PCIE_RC_UNCORR_ERR_SEV_OFF_POIS_TLP_ERR_SEVERITY(x) (((uint32_t)(((uint32_t)(x)) << PCIE_RC_UNCORR_ERR_SEV_OFF_POIS_TLP_ERR_SEVERITY_SHIFT)) & PCIE_RC_UNCORR_ERR_SEV_OFF_POIS_TLP_ERR_SEVERITY_MASK)

#define PCIE_RC_UNCORR_ERR_SEV_OFF_FC_PROTOCOL_ERR_SEVERITY_MASK (0x2000U)
#define PCIE_RC_UNCORR_ERR_SEV_OFF_FC_PROTOCOL_ERR_SEVERITY_SHIFT (13U)
/*! FC_PROTOCOL_ERR_SEVERITY - Flow Control Protocol Error Severity (Optional). */
#define PCIE_RC_UNCORR_ERR_SEV_OFF_FC_PROTOCOL_ERR_SEVERITY(x) (((uint32_t)(((uint32_t)(x)) << PCIE_RC_UNCORR_ERR_SEV_OFF_FC_PROTOCOL_ERR_SEVERITY_SHIFT)) & PCIE_RC_UNCORR_ERR_SEV_OFF_FC_PROTOCOL_ERR_SEVERITY_MASK)

#define PCIE_RC_UNCORR_ERR_SEV_OFF_CMPLT_TIMEOUT_ERR_SEVERITY_MASK (0x4000U)
#define PCIE_RC_UNCORR_ERR_SEV_OFF_CMPLT_TIMEOUT_ERR_SEVERITY_SHIFT (14U)
/*! CMPLT_TIMEOUT_ERR_SEVERITY - Completion Timeout Error Severity. */
#define PCIE_RC_UNCORR_ERR_SEV_OFF_CMPLT_TIMEOUT_ERR_SEVERITY(x) (((uint32_t)(((uint32_t)(x)) << PCIE_RC_UNCORR_ERR_SEV_OFF_CMPLT_TIMEOUT_ERR_SEVERITY_SHIFT)) & PCIE_RC_UNCORR_ERR_SEV_OFF_CMPLT_TIMEOUT_ERR_SEVERITY_MASK)

#define PCIE_RC_UNCORR_ERR_SEV_OFF_CMPLT_ABORT_ERR_SEVERITY_MASK (0x8000U)
#define PCIE_RC_UNCORR_ERR_SEV_OFF_CMPLT_ABORT_ERR_SEVERITY_SHIFT (15U)
/*! CMPLT_ABORT_ERR_SEVERITY - Completer Abort Error Severity (Optional). */
#define PCIE_RC_UNCORR_ERR_SEV_OFF_CMPLT_ABORT_ERR_SEVERITY(x) (((uint32_t)(((uint32_t)(x)) << PCIE_RC_UNCORR_ERR_SEV_OFF_CMPLT_ABORT_ERR_SEVERITY_SHIFT)) & PCIE_RC_UNCORR_ERR_SEV_OFF_CMPLT_ABORT_ERR_SEVERITY_MASK)

#define PCIE_RC_UNCORR_ERR_SEV_OFF_UNEXP_CMPLT_ERR_SEVERITY_MASK (0x10000U)
#define PCIE_RC_UNCORR_ERR_SEV_OFF_UNEXP_CMPLT_ERR_SEVERITY_SHIFT (16U)
/*! UNEXP_CMPLT_ERR_SEVERITY - Unexpected Completion Error Severity. */
#define PCIE_RC_UNCORR_ERR_SEV_OFF_UNEXP_CMPLT_ERR_SEVERITY(x) (((uint32_t)(((uint32_t)(x)) << PCIE_RC_UNCORR_ERR_SEV_OFF_UNEXP_CMPLT_ERR_SEVERITY_SHIFT)) & PCIE_RC_UNCORR_ERR_SEV_OFF_UNEXP_CMPLT_ERR_SEVERITY_MASK)

#define PCIE_RC_UNCORR_ERR_SEV_OFF_REC_OVERFLOW_ERR_SEVERITY_MASK (0x20000U)
#define PCIE_RC_UNCORR_ERR_SEV_OFF_REC_OVERFLOW_ERR_SEVERITY_SHIFT (17U)
/*! REC_OVERFLOW_ERR_SEVERITY - Receiver Overflow Error Severity (Optional). */
#define PCIE_RC_UNCORR_ERR_SEV_OFF_REC_OVERFLOW_ERR_SEVERITY(x) (((uint32_t)(((uint32_t)(x)) << PCIE_RC_UNCORR_ERR_SEV_OFF_REC_OVERFLOW_ERR_SEVERITY_SHIFT)) & PCIE_RC_UNCORR_ERR_SEV_OFF_REC_OVERFLOW_ERR_SEVERITY_MASK)

#define PCIE_RC_UNCORR_ERR_SEV_OFF_MALF_TLP_ERR_SEVERITY_MASK (0x40000U)
#define PCIE_RC_UNCORR_ERR_SEV_OFF_MALF_TLP_ERR_SEVERITY_SHIFT (18U)
/*! MALF_TLP_ERR_SEVERITY - Malformed TLP Severity. */
#define PCIE_RC_UNCORR_ERR_SEV_OFF_MALF_TLP_ERR_SEVERITY(x) (((uint32_t)(((uint32_t)(x)) << PCIE_RC_UNCORR_ERR_SEV_OFF_MALF_TLP_ERR_SEVERITY_SHIFT)) & PCIE_RC_UNCORR_ERR_SEV_OFF_MALF_TLP_ERR_SEVERITY_MASK)

#define PCIE_RC_UNCORR_ERR_SEV_OFF_ECRC_ERR_SEVERITY_MASK (0x80000U)
#define PCIE_RC_UNCORR_ERR_SEV_OFF_ECRC_ERR_SEVERITY_SHIFT (19U)
/*! ECRC_ERR_SEVERITY - ECRC Error Severity (Optional). */
#define PCIE_RC_UNCORR_ERR_SEV_OFF_ECRC_ERR_SEVERITY(x) (((uint32_t)(((uint32_t)(x)) << PCIE_RC_UNCORR_ERR_SEV_OFF_ECRC_ERR_SEVERITY_SHIFT)) & PCIE_RC_UNCORR_ERR_SEV_OFF_ECRC_ERR_SEVERITY_MASK)

#define PCIE_RC_UNCORR_ERR_SEV_OFF_UNSUPPORTED_REQ_ERR_SEVERITY_MASK (0x100000U)
#define PCIE_RC_UNCORR_ERR_SEV_OFF_UNSUPPORTED_REQ_ERR_SEVERITY_SHIFT (20U)
/*! UNSUPPORTED_REQ_ERR_SEVERITY - Unsupported Request Error Severity. */
#define PCIE_RC_UNCORR_ERR_SEV_OFF_UNSUPPORTED_REQ_ERR_SEVERITY(x) (((uint32_t)(((uint32_t)(x)) << PCIE_RC_UNCORR_ERR_SEV_OFF_UNSUPPORTED_REQ_ERR_SEVERITY_SHIFT)) & PCIE_RC_UNCORR_ERR_SEV_OFF_UNSUPPORTED_REQ_ERR_SEVERITY_MASK)

#define PCIE_RC_UNCORR_ERR_SEV_OFF_INTERNAL_ERR_SEVERITY_MASK (0x400000U)
#define PCIE_RC_UNCORR_ERR_SEV_OFF_INTERNAL_ERR_SEVERITY_SHIFT (22U)
/*! INTERNAL_ERR_SEVERITY - Uncorrectable Internal Error Severity (Optional). */
#define PCIE_RC_UNCORR_ERR_SEV_OFF_INTERNAL_ERR_SEVERITY(x) (((uint32_t)(((uint32_t)(x)) << PCIE_RC_UNCORR_ERR_SEV_OFF_INTERNAL_ERR_SEVERITY_SHIFT)) & PCIE_RC_UNCORR_ERR_SEV_OFF_INTERNAL_ERR_SEVERITY_MASK)
/*! @} */

/*! @name CORR_ERR_STATUS_OFF - Correctable Error Status Register. */
/*! @{ */

#define PCIE_RC_CORR_ERR_STATUS_OFF_RX_ERR_STATUS_MASK (0x1U)
#define PCIE_RC_CORR_ERR_STATUS_OFF_RX_ERR_STATUS_SHIFT (0U)
/*! RX_ERR_STATUS - Receiver Error Status (Optional). */
#define PCIE_RC_CORR_ERR_STATUS_OFF_RX_ERR_STATUS(x) (((uint32_t)(((uint32_t)(x)) << PCIE_RC_CORR_ERR_STATUS_OFF_RX_ERR_STATUS_SHIFT)) & PCIE_RC_CORR_ERR_STATUS_OFF_RX_ERR_STATUS_MASK)

#define PCIE_RC_CORR_ERR_STATUS_OFF_BAD_TLP_STATUS_MASK (0x40U)
#define PCIE_RC_CORR_ERR_STATUS_OFF_BAD_TLP_STATUS_SHIFT (6U)
/*! BAD_TLP_STATUS - Bad TLP Status. */
#define PCIE_RC_CORR_ERR_STATUS_OFF_BAD_TLP_STATUS(x) (((uint32_t)(((uint32_t)(x)) << PCIE_RC_CORR_ERR_STATUS_OFF_BAD_TLP_STATUS_SHIFT)) & PCIE_RC_CORR_ERR_STATUS_OFF_BAD_TLP_STATUS_MASK)

#define PCIE_RC_CORR_ERR_STATUS_OFF_BAD_DLLP_STATUS_MASK (0x80U)
#define PCIE_RC_CORR_ERR_STATUS_OFF_BAD_DLLP_STATUS_SHIFT (7U)
/*! BAD_DLLP_STATUS - Bad DLLP Status. */
#define PCIE_RC_CORR_ERR_STATUS_OFF_BAD_DLLP_STATUS(x) (((uint32_t)(((uint32_t)(x)) << PCIE_RC_CORR_ERR_STATUS_OFF_BAD_DLLP_STATUS_SHIFT)) & PCIE_RC_CORR_ERR_STATUS_OFF_BAD_DLLP_STATUS_MASK)

#define PCIE_RC_CORR_ERR_STATUS_OFF_REPLAY_NO_ROLEOVER_STATUS_MASK (0x100U)
#define PCIE_RC_CORR_ERR_STATUS_OFF_REPLAY_NO_ROLEOVER_STATUS_SHIFT (8U)
/*! REPLAY_NO_ROLEOVER_STATUS - REPLAY_NUM Rollover Status. */
#define PCIE_RC_CORR_ERR_STATUS_OFF_REPLAY_NO_ROLEOVER_STATUS(x) (((uint32_t)(((uint32_t)(x)) << PCIE_RC_CORR_ERR_STATUS_OFF_REPLAY_NO_ROLEOVER_STATUS_SHIFT)) & PCIE_RC_CORR_ERR_STATUS_OFF_REPLAY_NO_ROLEOVER_STATUS_MASK)

#define PCIE_RC_CORR_ERR_STATUS_OFF_RPL_TIMER_TIMEOUT_STATUS_MASK (0x1000U)
#define PCIE_RC_CORR_ERR_STATUS_OFF_RPL_TIMER_TIMEOUT_STATUS_SHIFT (12U)
/*! RPL_TIMER_TIMEOUT_STATUS - Replay Timer Timeout Status. */
#define PCIE_RC_CORR_ERR_STATUS_OFF_RPL_TIMER_TIMEOUT_STATUS(x) (((uint32_t)(((uint32_t)(x)) << PCIE_RC_CORR_ERR_STATUS_OFF_RPL_TIMER_TIMEOUT_STATUS_SHIFT)) & PCIE_RC_CORR_ERR_STATUS_OFF_RPL_TIMER_TIMEOUT_STATUS_MASK)

#define PCIE_RC_CORR_ERR_STATUS_OFF_ADVISORY_NON_FATAL_ERR_STATUS_MASK (0x2000U)
#define PCIE_RC_CORR_ERR_STATUS_OFF_ADVISORY_NON_FATAL_ERR_STATUS_SHIFT (13U)
/*! ADVISORY_NON_FATAL_ERR_STATUS - Advisory Non-Fatal Error Status. */
#define PCIE_RC_CORR_ERR_STATUS_OFF_ADVISORY_NON_FATAL_ERR_STATUS(x) (((uint32_t)(((uint32_t)(x)) << PCIE_RC_CORR_ERR_STATUS_OFF_ADVISORY_NON_FATAL_ERR_STATUS_SHIFT)) & PCIE_RC_CORR_ERR_STATUS_OFF_ADVISORY_NON_FATAL_ERR_STATUS_MASK)

#define PCIE_RC_CORR_ERR_STATUS_OFF_CORRECTED_INT_ERR_STATUS_MASK (0x4000U)
#define PCIE_RC_CORR_ERR_STATUS_OFF_CORRECTED_INT_ERR_STATUS_SHIFT (14U)
/*! CORRECTED_INT_ERR_STATUS - Corrected Internal Error Status (Optional). */
#define PCIE_RC_CORR_ERR_STATUS_OFF_CORRECTED_INT_ERR_STATUS(x) (((uint32_t)(((uint32_t)(x)) << PCIE_RC_CORR_ERR_STATUS_OFF_CORRECTED_INT_ERR_STATUS_SHIFT)) & PCIE_RC_CORR_ERR_STATUS_OFF_CORRECTED_INT_ERR_STATUS_MASK)

#define PCIE_RC_CORR_ERR_STATUS_OFF_HEADER_LOG_OVERFLOW_STATUS_MASK (0x8000U)
#define PCIE_RC_CORR_ERR_STATUS_OFF_HEADER_LOG_OVERFLOW_STATUS_SHIFT (15U)
/*! HEADER_LOG_OVERFLOW_STATUS - Header Log Overflow Error Status (Optional). */
#define PCIE_RC_CORR_ERR_STATUS_OFF_HEADER_LOG_OVERFLOW_STATUS(x) (((uint32_t)(((uint32_t)(x)) << PCIE_RC_CORR_ERR_STATUS_OFF_HEADER_LOG_OVERFLOW_STATUS_SHIFT)) & PCIE_RC_CORR_ERR_STATUS_OFF_HEADER_LOG_OVERFLOW_STATUS_MASK)
/*! @} */

/*! @name CORR_ERR_MASK_OFF - Correctable Error Mask Register. */
/*! @{ */

#define PCIE_RC_CORR_ERR_MASK_OFF_RX_ERR_MASK_MASK (0x1U)
#define PCIE_RC_CORR_ERR_MASK_OFF_RX_ERR_MASK_SHIFT (0U)
/*! RX_ERR_MASK - Receiver Error Mask (Optional). */
#define PCIE_RC_CORR_ERR_MASK_OFF_RX_ERR_MASK(x) (((uint32_t)(((uint32_t)(x)) << PCIE_RC_CORR_ERR_MASK_OFF_RX_ERR_MASK_SHIFT)) & PCIE_RC_CORR_ERR_MASK_OFF_RX_ERR_MASK_MASK)

#define PCIE_RC_CORR_ERR_MASK_OFF_BAD_TLP_MASK_MASK (0x40U)
#define PCIE_RC_CORR_ERR_MASK_OFF_BAD_TLP_MASK_SHIFT (6U)
/*! BAD_TLP_MASK - Bad TLP Mask. */
#define PCIE_RC_CORR_ERR_MASK_OFF_BAD_TLP_MASK(x) (((uint32_t)(((uint32_t)(x)) << PCIE_RC_CORR_ERR_MASK_OFF_BAD_TLP_MASK_SHIFT)) & PCIE_RC_CORR_ERR_MASK_OFF_BAD_TLP_MASK_MASK)

#define PCIE_RC_CORR_ERR_MASK_OFF_BAD_DLLP_MASK_MASK (0x80U)
#define PCIE_RC_CORR_ERR_MASK_OFF_BAD_DLLP_MASK_SHIFT (7U)
/*! BAD_DLLP_MASK - Bad DLLP Mask. */
#define PCIE_RC_CORR_ERR_MASK_OFF_BAD_DLLP_MASK(x) (((uint32_t)(((uint32_t)(x)) << PCIE_RC_CORR_ERR_MASK_OFF_BAD_DLLP_MASK_SHIFT)) & PCIE_RC_CORR_ERR_MASK_OFF_BAD_DLLP_MASK_MASK)

#define PCIE_RC_CORR_ERR_MASK_OFF_REPLAY_NO_ROLEOVER_MASK_MASK (0x100U)
#define PCIE_RC_CORR_ERR_MASK_OFF_REPLAY_NO_ROLEOVER_MASK_SHIFT (8U)
/*! REPLAY_NO_ROLEOVER_MASK - REPLAY_NUM Rollover Mask. */
#define PCIE_RC_CORR_ERR_MASK_OFF_REPLAY_NO_ROLEOVER_MASK(x) (((uint32_t)(((uint32_t)(x)) << PCIE_RC_CORR_ERR_MASK_OFF_REPLAY_NO_ROLEOVER_MASK_SHIFT)) & PCIE_RC_CORR_ERR_MASK_OFF_REPLAY_NO_ROLEOVER_MASK_MASK)

#define PCIE_RC_CORR_ERR_MASK_OFF_RPL_TIMER_TIMEOUT_MASK_MASK (0x1000U)
#define PCIE_RC_CORR_ERR_MASK_OFF_RPL_TIMER_TIMEOUT_MASK_SHIFT (12U)
/*! RPL_TIMER_TIMEOUT_MASK - Replay Timer Timeout Mask. */
#define PCIE_RC_CORR_ERR_MASK_OFF_RPL_TIMER_TIMEOUT_MASK(x) (((uint32_t)(((uint32_t)(x)) << PCIE_RC_CORR_ERR_MASK_OFF_RPL_TIMER_TIMEOUT_MASK_SHIFT)) & PCIE_RC_CORR_ERR_MASK_OFF_RPL_TIMER_TIMEOUT_MASK_MASK)

#define PCIE_RC_CORR_ERR_MASK_OFF_ADVISORY_NON_FATAL_ERR_MASK_MASK (0x2000U)
#define PCIE_RC_CORR_ERR_MASK_OFF_ADVISORY_NON_FATAL_ERR_MASK_SHIFT (13U)
/*! ADVISORY_NON_FATAL_ERR_MASK - Advisory Non-Fatal Error Mask. */
#define PCIE_RC_CORR_ERR_MASK_OFF_ADVISORY_NON_FATAL_ERR_MASK(x) (((uint32_t)(((uint32_t)(x)) << PCIE_RC_CORR_ERR_MASK_OFF_ADVISORY_NON_FATAL_ERR_MASK_SHIFT)) & PCIE_RC_CORR_ERR_MASK_OFF_ADVISORY_NON_FATAL_ERR_MASK_MASK)

#define PCIE_RC_CORR_ERR_MASK_OFF_CORRECTED_INT_ERR_MASK_MASK (0x4000U)
#define PCIE_RC_CORR_ERR_MASK_OFF_CORRECTED_INT_ERR_MASK_SHIFT (14U)
/*! CORRECTED_INT_ERR_MASK - Corrected Internal Error Mask (Optional). */
#define PCIE_RC_CORR_ERR_MASK_OFF_CORRECTED_INT_ERR_MASK(x) (((uint32_t)(((uint32_t)(x)) << PCIE_RC_CORR_ERR_MASK_OFF_CORRECTED_INT_ERR_MASK_SHIFT)) & PCIE_RC_CORR_ERR_MASK_OFF_CORRECTED_INT_ERR_MASK_MASK)

#define PCIE_RC_CORR_ERR_MASK_OFF_HEADER_LOG_OVERFLOW_MASK_MASK (0x8000U)
#define PCIE_RC_CORR_ERR_MASK_OFF_HEADER_LOG_OVERFLOW_MASK_SHIFT (15U)
/*! HEADER_LOG_OVERFLOW_MASK - Header Log Overflow Error Mask (Optional). */
#define PCIE_RC_CORR_ERR_MASK_OFF_HEADER_LOG_OVERFLOW_MASK(x) (((uint32_t)(((uint32_t)(x)) << PCIE_RC_CORR_ERR_MASK_OFF_HEADER_LOG_OVERFLOW_MASK_SHIFT)) & PCIE_RC_CORR_ERR_MASK_OFF_HEADER_LOG_OVERFLOW_MASK_MASK)
/*! @} */

/*! @name ADV_ERR_CAP_CTRL_OFF - Advanced Error Capabilities and Control Register. */
/*! @{ */

#define PCIE_RC_ADV_ERR_CAP_CTRL_OFF_FIRST_ERR_POINTER_MASK (0x1FU)
#define PCIE_RC_ADV_ERR_CAP_CTRL_OFF_FIRST_ERR_POINTER_SHIFT (0U)
/*! FIRST_ERR_POINTER - First Error Pointer. */
#define PCIE_RC_ADV_ERR_CAP_CTRL_OFF_FIRST_ERR_POINTER(x) (((uint32_t)(((uint32_t)(x)) << PCIE_RC_ADV_ERR_CAP_CTRL_OFF_FIRST_ERR_POINTER_SHIFT)) & PCIE_RC_ADV_ERR_CAP_CTRL_OFF_FIRST_ERR_POINTER_MASK)

#define PCIE_RC_ADV_ERR_CAP_CTRL_OFF_ECRC_GEN_CAP_MASK (0x20U)
#define PCIE_RC_ADV_ERR_CAP_CTRL_OFF_ECRC_GEN_CAP_SHIFT (5U)
/*! ECRC_GEN_CAP - ECRC Generation Capable. */
#define PCIE_RC_ADV_ERR_CAP_CTRL_OFF_ECRC_GEN_CAP(x) (((uint32_t)(((uint32_t)(x)) << PCIE_RC_ADV_ERR_CAP_CTRL_OFF_ECRC_GEN_CAP_SHIFT)) & PCIE_RC_ADV_ERR_CAP_CTRL_OFF_ECRC_GEN_CAP_MASK)

#define PCIE_RC_ADV_ERR_CAP_CTRL_OFF_ECRC_GEN_EN_MASK (0x40U)
#define PCIE_RC_ADV_ERR_CAP_CTRL_OFF_ECRC_GEN_EN_SHIFT (6U)
/*! ECRC_GEN_EN - ECRC Generation Enable. */
#define PCIE_RC_ADV_ERR_CAP_CTRL_OFF_ECRC_GEN_EN(x) (((uint32_t)(((uint32_t)(x)) << PCIE_RC_ADV_ERR_CAP_CTRL_OFF_ECRC_GEN_EN_SHIFT)) & PCIE_RC_ADV_ERR_CAP_CTRL_OFF_ECRC_GEN_EN_MASK)

#define PCIE_RC_ADV_ERR_CAP_CTRL_OFF_ECRC_CHECK_CAP_MASK (0x80U)
#define PCIE_RC_ADV_ERR_CAP_CTRL_OFF_ECRC_CHECK_CAP_SHIFT (7U)
/*! ECRC_CHECK_CAP - ECRC Check Capable. */
#define PCIE_RC_ADV_ERR_CAP_CTRL_OFF_ECRC_CHECK_CAP(x) (((uint32_t)(((uint32_t)(x)) << PCIE_RC_ADV_ERR_CAP_CTRL_OFF_ECRC_CHECK_CAP_SHIFT)) & PCIE_RC_ADV_ERR_CAP_CTRL_OFF_ECRC_CHECK_CAP_MASK)

#define PCIE_RC_ADV_ERR_CAP_CTRL_OFF_ECRC_CHECK_EN_MASK (0x100U)
#define PCIE_RC_ADV_ERR_CAP_CTRL_OFF_ECRC_CHECK_EN_SHIFT (8U)
/*! ECRC_CHECK_EN - ECRC Check Enable. */
#define PCIE_RC_ADV_ERR_CAP_CTRL_OFF_ECRC_CHECK_EN(x) (((uint32_t)(((uint32_t)(x)) << PCIE_RC_ADV_ERR_CAP_CTRL_OFF_ECRC_CHECK_EN_SHIFT)) & PCIE_RC_ADV_ERR_CAP_CTRL_OFF_ECRC_CHECK_EN_MASK)

#define PCIE_RC_ADV_ERR_CAP_CTRL_OFF_MULTIPLE_HEADER_CAP_MASK (0x200U)
#define PCIE_RC_ADV_ERR_CAP_CTRL_OFF_MULTIPLE_HEADER_CAP_SHIFT (9U)
/*! MULTIPLE_HEADER_CAP - Multiple Header Recording Capable. */
#define PCIE_RC_ADV_ERR_CAP_CTRL_OFF_MULTIPLE_HEADER_CAP(x) (((uint32_t)(((uint32_t)(x)) << PCIE_RC_ADV_ERR_CAP_CTRL_OFF_MULTIPLE_HEADER_CAP_SHIFT)) & PCIE_RC_ADV_ERR_CAP_CTRL_OFF_MULTIPLE_HEADER_CAP_MASK)

#define PCIE_RC_ADV_ERR_CAP_CTRL_OFF_MULTIPLE_HEADER_EN_MASK (0x400U)
#define PCIE_RC_ADV_ERR_CAP_CTRL_OFF_MULTIPLE_HEADER_EN_SHIFT (10U)
/*! MULTIPLE_HEADER_EN - Multiple Header Recording Enable. */
#define PCIE_RC_ADV_ERR_CAP_CTRL_OFF_MULTIPLE_HEADER_EN(x) (((uint32_t)(((uint32_t)(x)) << PCIE_RC_ADV_ERR_CAP_CTRL_OFF_MULTIPLE_HEADER_EN_SHIFT)) & PCIE_RC_ADV_ERR_CAP_CTRL_OFF_MULTIPLE_HEADER_EN_MASK)

#define PCIE_RC_ADV_ERR_CAP_CTRL_OFF_CTO_PRFX_HDR_LOG_CAP_MASK (0x1000U)
#define PCIE_RC_ADV_ERR_CAP_CTRL_OFF_CTO_PRFX_HDR_LOG_CAP_SHIFT (12U)
/*! CTO_PRFX_HDR_LOG_CAP - Completion Timeout Prefix/Header Log Capable. */
#define PCIE_RC_ADV_ERR_CAP_CTRL_OFF_CTO_PRFX_HDR_LOG_CAP(x) (((uint32_t)(((uint32_t)(x)) << PCIE_RC_ADV_ERR_CAP_CTRL_OFF_CTO_PRFX_HDR_LOG_CAP_SHIFT)) & PCIE_RC_ADV_ERR_CAP_CTRL_OFF_CTO_PRFX_HDR_LOG_CAP_MASK)
/*! @} */

/*! @name HDR_LOG_0_OFF - Header Log Register 0. */
/*! @{ */

#define PCIE_RC_HDR_LOG_0_OFF_FIRST_DWORD_FIRST_BYTE_MASK (0xFFU)
#define PCIE_RC_HDR_LOG_0_OFF_FIRST_DWORD_FIRST_BYTE_SHIFT (0U)
/*! FIRST_DWORD_FIRST_BYTE - Byte 0 of Header log register of First 32-bit Data Word. */
#define PCIE_RC_HDR_LOG_0_OFF_FIRST_DWORD_FIRST_BYTE(x) (((uint32_t)(((uint32_t)(x)) << PCIE_RC_HDR_LOG_0_OFF_FIRST_DWORD_FIRST_BYTE_SHIFT)) & PCIE_RC_HDR_LOG_0_OFF_FIRST_DWORD_FIRST_BYTE_MASK)

#define PCIE_RC_HDR_LOG_0_OFF_FIRST_DWORD_SECOND_BYTE_MASK (0xFF00U)
#define PCIE_RC_HDR_LOG_0_OFF_FIRST_DWORD_SECOND_BYTE_SHIFT (8U)
/*! FIRST_DWORD_SECOND_BYTE - Byte 1 of Header log register of First 32-bit Data Word. */
#define PCIE_RC_HDR_LOG_0_OFF_FIRST_DWORD_SECOND_BYTE(x) (((uint32_t)(((uint32_t)(x)) << PCIE_RC_HDR_LOG_0_OFF_FIRST_DWORD_SECOND_BYTE_SHIFT)) & PCIE_RC_HDR_LOG_0_OFF_FIRST_DWORD_SECOND_BYTE_MASK)

#define PCIE_RC_HDR_LOG_0_OFF_FIRST_DWORD_THIRD_BYTE_MASK (0xFF0000U)
#define PCIE_RC_HDR_LOG_0_OFF_FIRST_DWORD_THIRD_BYTE_SHIFT (16U)
/*! FIRST_DWORD_THIRD_BYTE - Byte 2 of Header log register of First 32-bit Data Word. */
#define PCIE_RC_HDR_LOG_0_OFF_FIRST_DWORD_THIRD_BYTE(x) (((uint32_t)(((uint32_t)(x)) << PCIE_RC_HDR_LOG_0_OFF_FIRST_DWORD_THIRD_BYTE_SHIFT)) & PCIE_RC_HDR_LOG_0_OFF_FIRST_DWORD_THIRD_BYTE_MASK)

#define PCIE_RC_HDR_LOG_0_OFF_FIRST_DWORD_FOURTH_BYTE_MASK (0xFF000000U)
#define PCIE_RC_HDR_LOG_0_OFF_FIRST_DWORD_FOURTH_BYTE_SHIFT (24U)
/*! FIRST_DWORD_FOURTH_BYTE - Byte 3 of Header log register of First 32-bit Data Word. */
#define PCIE_RC_HDR_LOG_0_OFF_FIRST_DWORD_FOURTH_BYTE(x) (((uint32_t)(((uint32_t)(x)) << PCIE_RC_HDR_LOG_0_OFF_FIRST_DWORD_FOURTH_BYTE_SHIFT)) & PCIE_RC_HDR_LOG_0_OFF_FIRST_DWORD_FOURTH_BYTE_MASK)
/*! @} */

/*! @name HDR_LOG_1_OFF - Header Log Register 1. */
/*! @{ */

#define PCIE_RC_HDR_LOG_1_OFF_SECOND_DWORD_FIRST_BYTE_MASK (0xFFU)
#define PCIE_RC_HDR_LOG_1_OFF_SECOND_DWORD_FIRST_BYTE_SHIFT (0U)
/*! SECOND_DWORD_FIRST_BYTE - Byte 0 of Header log register of Second 32-bit Data Word. */
#define PCIE_RC_HDR_LOG_1_OFF_SECOND_DWORD_FIRST_BYTE(x) (((uint32_t)(((uint32_t)(x)) << PCIE_RC_HDR_LOG_1_OFF_SECOND_DWORD_FIRST_BYTE_SHIFT)) & PCIE_RC_HDR_LOG_1_OFF_SECOND_DWORD_FIRST_BYTE_MASK)

#define PCIE_RC_HDR_LOG_1_OFF_SECOND_DWORD_SECOND_BYTE_MASK (0xFF00U)
#define PCIE_RC_HDR_LOG_1_OFF_SECOND_DWORD_SECOND_BYTE_SHIFT (8U)
/*! SECOND_DWORD_SECOND_BYTE - Byte 1 of Header log register of Second 32-bit Data Word. */
#define PCIE_RC_HDR_LOG_1_OFF_SECOND_DWORD_SECOND_BYTE(x) (((uint32_t)(((uint32_t)(x)) << PCIE_RC_HDR_LOG_1_OFF_SECOND_DWORD_SECOND_BYTE_SHIFT)) & PCIE_RC_HDR_LOG_1_OFF_SECOND_DWORD_SECOND_BYTE_MASK)

#define PCIE_RC_HDR_LOG_1_OFF_SECOND_DWORD_THIRD_BYTE_MASK (0xFF0000U)
#define PCIE_RC_HDR_LOG_1_OFF_SECOND_DWORD_THIRD_BYTE_SHIFT (16U)
/*! SECOND_DWORD_THIRD_BYTE - Byte 2 of Header log register of Second 32-bit Data Word. */
#define PCIE_RC_HDR_LOG_1_OFF_SECOND_DWORD_THIRD_BYTE(x) (((uint32_t)(((uint32_t)(x)) << PCIE_RC_HDR_LOG_1_OFF_SECOND_DWORD_THIRD_BYTE_SHIFT)) & PCIE_RC_HDR_LOG_1_OFF_SECOND_DWORD_THIRD_BYTE_MASK)

#define PCIE_RC_HDR_LOG_1_OFF_SECOND_DWORD_FOURTH_BYTE_MASK (0xFF000000U)
#define PCIE_RC_HDR_LOG_1_OFF_SECOND_DWORD_FOURTH_BYTE_SHIFT (24U)
/*! SECOND_DWORD_FOURTH_BYTE - Byte 3 of Header log register of Second 32-bit Data Word. */
#define PCIE_RC_HDR_LOG_1_OFF_SECOND_DWORD_FOURTH_BYTE(x) (((uint32_t)(((uint32_t)(x)) << PCIE_RC_HDR_LOG_1_OFF_SECOND_DWORD_FOURTH_BYTE_SHIFT)) & PCIE_RC_HDR_LOG_1_OFF_SECOND_DWORD_FOURTH_BYTE_MASK)
/*! @} */

/*! @name HDR_LOG_2_OFF - Header Log Register 2. */
/*! @{ */

#define PCIE_RC_HDR_LOG_2_OFF_THIRD_DWORD_FIRST_BYTE_MASK (0xFFU)
#define PCIE_RC_HDR_LOG_2_OFF_THIRD_DWORD_FIRST_BYTE_SHIFT (0U)
/*! THIRD_DWORD_FIRST_BYTE - Byte 0 of Header log register of Third 32-bit Data Word. */
#define PCIE_RC_HDR_LOG_2_OFF_THIRD_DWORD_FIRST_BYTE(x) (((uint32_t)(((uint32_t)(x)) << PCIE_RC_HDR_LOG_2_OFF_THIRD_DWORD_FIRST_BYTE_SHIFT)) & PCIE_RC_HDR_LOG_2_OFF_THIRD_DWORD_FIRST_BYTE_MASK)

#define PCIE_RC_HDR_LOG_2_OFF_THIRD_DWORD_SECOND_BYTE_MASK (0xFF00U)
#define PCIE_RC_HDR_LOG_2_OFF_THIRD_DWORD_SECOND_BYTE_SHIFT (8U)
/*! THIRD_DWORD_SECOND_BYTE - Byte 1 of Header log register of Third 32-bit Data Word. */
#define PCIE_RC_HDR_LOG_2_OFF_THIRD_DWORD_SECOND_BYTE(x) (((uint32_t)(((uint32_t)(x)) << PCIE_RC_HDR_LOG_2_OFF_THIRD_DWORD_SECOND_BYTE_SHIFT)) & PCIE_RC_HDR_LOG_2_OFF_THIRD_DWORD_SECOND_BYTE_MASK)

#define PCIE_RC_HDR_LOG_2_OFF_THIRD_DWORD_THIRD_BYTE_MASK (0xFF0000U)
#define PCIE_RC_HDR_LOG_2_OFF_THIRD_DWORD_THIRD_BYTE_SHIFT (16U)
/*! THIRD_DWORD_THIRD_BYTE - Byte 2 of Header log register of Third 32-bit Data Word. */
#define PCIE_RC_HDR_LOG_2_OFF_THIRD_DWORD_THIRD_BYTE(x) (((uint32_t)(((uint32_t)(x)) << PCIE_RC_HDR_LOG_2_OFF_THIRD_DWORD_THIRD_BYTE_SHIFT)) & PCIE_RC_HDR_LOG_2_OFF_THIRD_DWORD_THIRD_BYTE_MASK)

#define PCIE_RC_HDR_LOG_2_OFF_THIRD_DWORD_FOURTH_BYTE_MASK (0xFF000000U)
#define PCIE_RC_HDR_LOG_2_OFF_THIRD_DWORD_FOURTH_BYTE_SHIFT (24U)
/*! THIRD_DWORD_FOURTH_BYTE - Byte 3 of Header log register of Third 32-bit Data Word. */
#define PCIE_RC_HDR_LOG_2_OFF_THIRD_DWORD_FOURTH_BYTE(x) (((uint32_t)(((uint32_t)(x)) << PCIE_RC_HDR_LOG_2_OFF_THIRD_DWORD_FOURTH_BYTE_SHIFT)) & PCIE_RC_HDR_LOG_2_OFF_THIRD_DWORD_FOURTH_BYTE_MASK)
/*! @} */

/*! @name HDR_LOG_3_OFF - Header Log Register 3. */
/*! @{ */

#define PCIE_RC_HDR_LOG_3_OFF_FOURTH_DWORD_FIRST_BYTE_MASK (0xFFU)
#define PCIE_RC_HDR_LOG_3_OFF_FOURTH_DWORD_FIRST_BYTE_SHIFT (0U)
/*! FOURTH_DWORD_FIRST_BYTE - Byte 0 of Header log register of Fourth 32-bit Data Word. */
#define PCIE_RC_HDR_LOG_3_OFF_FOURTH_DWORD_FIRST_BYTE(x) (((uint32_t)(((uint32_t)(x)) << PCIE_RC_HDR_LOG_3_OFF_FOURTH_DWORD_FIRST_BYTE_SHIFT)) & PCIE_RC_HDR_LOG_3_OFF_FOURTH_DWORD_FIRST_BYTE_MASK)

#define PCIE_RC_HDR_LOG_3_OFF_FOURTH_DWORD_SECOND_BYTE_MASK (0xFF00U)
#define PCIE_RC_HDR_LOG_3_OFF_FOURTH_DWORD_SECOND_BYTE_SHIFT (8U)
/*! FOURTH_DWORD_SECOND_BYTE - Byte 1 of Header log register of Fourth 32-bit Data Word. */
#define PCIE_RC_HDR_LOG_3_OFF_FOURTH_DWORD_SECOND_BYTE(x) (((uint32_t)(((uint32_t)(x)) << PCIE_RC_HDR_LOG_3_OFF_FOURTH_DWORD_SECOND_BYTE_SHIFT)) & PCIE_RC_HDR_LOG_3_OFF_FOURTH_DWORD_SECOND_BYTE_MASK)

#define PCIE_RC_HDR_LOG_3_OFF_FOURTH_DWORD_THIRD_BYTE_MASK (0xFF0000U)
#define PCIE_RC_HDR_LOG_3_OFF_FOURTH_DWORD_THIRD_BYTE_SHIFT (16U)
/*! FOURTH_DWORD_THIRD_BYTE - Byte 2 of Header log register of Fourth 32-bit Data Word. */
#define PCIE_RC_HDR_LOG_3_OFF_FOURTH_DWORD_THIRD_BYTE(x) (((uint32_t)(((uint32_t)(x)) << PCIE_RC_HDR_LOG_3_OFF_FOURTH_DWORD_THIRD_BYTE_SHIFT)) & PCIE_RC_HDR_LOG_3_OFF_FOURTH_DWORD_THIRD_BYTE_MASK)

#define PCIE_RC_HDR_LOG_3_OFF_FOURTH_DWORD_FOURTH_BYTE_MASK (0xFF000000U)
#define PCIE_RC_HDR_LOG_3_OFF_FOURTH_DWORD_FOURTH_BYTE_SHIFT (24U)
/*! FOURTH_DWORD_FOURTH_BYTE - Byte 3 of Header log register of Fourth 32-bit Data Word. */
#define PCIE_RC_HDR_LOG_3_OFF_FOURTH_DWORD_FOURTH_BYTE(x) (((uint32_t)(((uint32_t)(x)) << PCIE_RC_HDR_LOG_3_OFF_FOURTH_DWORD_FOURTH_BYTE_SHIFT)) & PCIE_RC_HDR_LOG_3_OFF_FOURTH_DWORD_FOURTH_BYTE_MASK)
/*! @} */

/*! @name ROOT_ERR_CMD_OFF - Root Error Command Register. */
/*! @{ */

#define PCIE_RC_ROOT_ERR_CMD_OFF_CORR_ERR_REPORTING_EN_MASK (0x1U)
#define PCIE_RC_ROOT_ERR_CMD_OFF_CORR_ERR_REPORTING_EN_SHIFT (0U)
/*! CORR_ERR_REPORTING_EN - Correctable Error Reporting Enable. */
#define PCIE_RC_ROOT_ERR_CMD_OFF_CORR_ERR_REPORTING_EN(x) (((uint32_t)(((uint32_t)(x)) << PCIE_RC_ROOT_ERR_CMD_OFF_CORR_ERR_REPORTING_EN_SHIFT)) & PCIE_RC_ROOT_ERR_CMD_OFF_CORR_ERR_REPORTING_EN_MASK)

#define PCIE_RC_ROOT_ERR_CMD_OFF_NON_FATAL_ERR_REPORTING_EN_MASK (0x2U)
#define PCIE_RC_ROOT_ERR_CMD_OFF_NON_FATAL_ERR_REPORTING_EN_SHIFT (1U)
/*! NON_FATAL_ERR_REPORTING_EN - Non-Fatal Error Reporting Enable. */
#define PCIE_RC_ROOT_ERR_CMD_OFF_NON_FATAL_ERR_REPORTING_EN(x) (((uint32_t)(((uint32_t)(x)) << PCIE_RC_ROOT_ERR_CMD_OFF_NON_FATAL_ERR_REPORTING_EN_SHIFT)) & PCIE_RC_ROOT_ERR_CMD_OFF_NON_FATAL_ERR_REPORTING_EN_MASK)

#define PCIE_RC_ROOT_ERR_CMD_OFF_FATAL_ERR_REPORTING_EN_MASK (0x4U)
#define PCIE_RC_ROOT_ERR_CMD_OFF_FATAL_ERR_REPORTING_EN_SHIFT (2U)
/*! FATAL_ERR_REPORTING_EN - Fatal Error Reporting Enable. */
#define PCIE_RC_ROOT_ERR_CMD_OFF_FATAL_ERR_REPORTING_EN(x) (((uint32_t)(((uint32_t)(x)) << PCIE_RC_ROOT_ERR_CMD_OFF_FATAL_ERR_REPORTING_EN_SHIFT)) & PCIE_RC_ROOT_ERR_CMD_OFF_FATAL_ERR_REPORTING_EN_MASK)
/*! @} */

/*! @name ROOT_ERR_STATUS_OFF - Root Error Status Register. */
/*! @{ */

#define PCIE_RC_ROOT_ERR_STATUS_OFF_ERR_COR_RX_MASK (0x1U)
#define PCIE_RC_ROOT_ERR_STATUS_OFF_ERR_COR_RX_SHIFT (0U)
/*! ERR_COR_RX - Correctable Error Received. */
#define PCIE_RC_ROOT_ERR_STATUS_OFF_ERR_COR_RX(x) (((uint32_t)(((uint32_t)(x)) << PCIE_RC_ROOT_ERR_STATUS_OFF_ERR_COR_RX_SHIFT)) & PCIE_RC_ROOT_ERR_STATUS_OFF_ERR_COR_RX_MASK)

#define PCIE_RC_ROOT_ERR_STATUS_OFF_MUL_ERR_COR_RX_MASK (0x2U)
#define PCIE_RC_ROOT_ERR_STATUS_OFF_MUL_ERR_COR_RX_SHIFT (1U)
/*! MUL_ERR_COR_RX - Multiple Correctable Errors Received. */
#define PCIE_RC_ROOT_ERR_STATUS_OFF_MUL_ERR_COR_RX(x) (((uint32_t)(((uint32_t)(x)) << PCIE_RC_ROOT_ERR_STATUS_OFF_MUL_ERR_COR_RX_SHIFT)) & PCIE_RC_ROOT_ERR_STATUS_OFF_MUL_ERR_COR_RX_MASK)

#define PCIE_RC_ROOT_ERR_STATUS_OFF_ERR_FATAL_NON_FATAL_RX_MASK (0x4U)
#define PCIE_RC_ROOT_ERR_STATUS_OFF_ERR_FATAL_NON_FATAL_RX_SHIFT (2U)
/*! ERR_FATAL_NON_FATAL_RX - Fatal or Non-Fatal Error Received. */
#define PCIE_RC_ROOT_ERR_STATUS_OFF_ERR_FATAL_NON_FATAL_RX(x) (((uint32_t)(((uint32_t)(x)) << PCIE_RC_ROOT_ERR_STATUS_OFF_ERR_FATAL_NON_FATAL_RX_SHIFT)) & PCIE_RC_ROOT_ERR_STATUS_OFF_ERR_FATAL_NON_FATAL_RX_MASK)

#define PCIE_RC_ROOT_ERR_STATUS_OFF_MUL_ERR_FATAL_NON_FATAL_RX_MASK (0x8U)
#define PCIE_RC_ROOT_ERR_STATUS_OFF_MUL_ERR_FATAL_NON_FATAL_RX_SHIFT (3U)
/*! MUL_ERR_FATAL_NON_FATAL_RX - Multiple Fatal or Non-Fatal Errors Received. */
#define PCIE_RC_ROOT_ERR_STATUS_OFF_MUL_ERR_FATAL_NON_FATAL_RX(x) (((uint32_t)(((uint32_t)(x)) << PCIE_RC_ROOT_ERR_STATUS_OFF_MUL_ERR_FATAL_NON_FATAL_RX_SHIFT)) & PCIE_RC_ROOT_ERR_STATUS_OFF_MUL_ERR_FATAL_NON_FATAL_RX_MASK)

#define PCIE_RC_ROOT_ERR_STATUS_OFF_FIRST_UNCORR_FATAL_MASK (0x10U)
#define PCIE_RC_ROOT_ERR_STATUS_OFF_FIRST_UNCORR_FATAL_SHIFT (4U)
/*! FIRST_UNCORR_FATAL - First Uncorrectable Error is Fatal. */
#define PCIE_RC_ROOT_ERR_STATUS_OFF_FIRST_UNCORR_FATAL(x) (((uint32_t)(((uint32_t)(x)) << PCIE_RC_ROOT_ERR_STATUS_OFF_FIRST_UNCORR_FATAL_SHIFT)) & PCIE_RC_ROOT_ERR_STATUS_OFF_FIRST_UNCORR_FATAL_MASK)

#define PCIE_RC_ROOT_ERR_STATUS_OFF_NON_FATAL_ERR_MSG_RX_MASK (0x20U)
#define PCIE_RC_ROOT_ERR_STATUS_OFF_NON_FATAL_ERR_MSG_RX_SHIFT (5U)
/*! NON_FATAL_ERR_MSG_RX - One or more Non-Fatal Error Messages Received. */
#define PCIE_RC_ROOT_ERR_STATUS_OFF_NON_FATAL_ERR_MSG_RX(x) (((uint32_t)(((uint32_t)(x)) << PCIE_RC_ROOT_ERR_STATUS_OFF_NON_FATAL_ERR_MSG_RX_SHIFT)) & PCIE_RC_ROOT_ERR_STATUS_OFF_NON_FATAL_ERR_MSG_RX_MASK)

#define PCIE_RC_ROOT_ERR_STATUS_OFF_FATAL_ERR_MSG_RX_MASK (0x40U)
#define PCIE_RC_ROOT_ERR_STATUS_OFF_FATAL_ERR_MSG_RX_SHIFT (6U)
/*! FATAL_ERR_MSG_RX - One or more Fatal Error Messages Received. */
#define PCIE_RC_ROOT_ERR_STATUS_OFF_FATAL_ERR_MSG_RX(x) (((uint32_t)(((uint32_t)(x)) << PCIE_RC_ROOT_ERR_STATUS_OFF_FATAL_ERR_MSG_RX_SHIFT)) & PCIE_RC_ROOT_ERR_STATUS_OFF_FATAL_ERR_MSG_RX_MASK)

#define PCIE_RC_ROOT_ERR_STATUS_OFF_ADV_ERR_INT_MSG_NUM_MASK (0xF8000000U)
#define PCIE_RC_ROOT_ERR_STATUS_OFF_ADV_ERR_INT_MSG_NUM_SHIFT (27U)
/*! ADV_ERR_INT_MSG_NUM - Advanced Error Interrupt Message Number. */
#define PCIE_RC_ROOT_ERR_STATUS_OFF_ADV_ERR_INT_MSG_NUM(x) (((uint32_t)(((uint32_t)(x)) << PCIE_RC_ROOT_ERR_STATUS_OFF_ADV_ERR_INT_MSG_NUM_SHIFT)) & PCIE_RC_ROOT_ERR_STATUS_OFF_ADV_ERR_INT_MSG_NUM_MASK)
/*! @} */

/*! @name ERR_SRC_ID_OFF - Error Source Identification Register. */
/*! @{ */

#define PCIE_RC_ERR_SRC_ID_OFF_ERR_COR_SOURCE_ID_MASK (0xFFFFU)
#define PCIE_RC_ERR_SRC_ID_OFF_ERR_COR_SOURCE_ID_SHIFT (0U)
/*! ERR_COR_SOURCE_ID - Source of Correctable Error. */
#define PCIE_RC_ERR_SRC_ID_OFF_ERR_COR_SOURCE_ID(x) (((uint32_t)(((uint32_t)(x)) << PCIE_RC_ERR_SRC_ID_OFF_ERR_COR_SOURCE_ID_SHIFT)) & PCIE_RC_ERR_SRC_ID_OFF_ERR_COR_SOURCE_ID_MASK)

#define PCIE_RC_ERR_SRC_ID_OFF_ERR_FATAL_NON_FATAL_SOURCE_ID_MASK (0xFFFF0000U)
#define PCIE_RC_ERR_SRC_ID_OFF_ERR_FATAL_NON_FATAL_SOURCE_ID_SHIFT (16U)
/*! ERR_FATAL_NON_FATAL_SOURCE_ID - Source of Fatal/Non-Fatal Error. */
#define PCIE_RC_ERR_SRC_ID_OFF_ERR_FATAL_NON_FATAL_SOURCE_ID(x) (((uint32_t)(((uint32_t)(x)) << PCIE_RC_ERR_SRC_ID_OFF_ERR_FATAL_NON_FATAL_SOURCE_ID_SHIFT)) & PCIE_RC_ERR_SRC_ID_OFF_ERR_FATAL_NON_FATAL_SOURCE_ID_MASK)
/*! @} */

/*! @name TLP_PREFIX_LOG_1_OFF - TLP Prefix Log Register 1. */
/*! @{ */

#define PCIE_RC_TLP_PREFIX_LOG_1_OFF_CFG_TLP_PFX_LOG_1_FIRST_BYTE_MASK (0xFFU)
#define PCIE_RC_TLP_PREFIX_LOG_1_OFF_CFG_TLP_PFX_LOG_1_FIRST_BYTE_SHIFT (0U)
/*! CFG_TLP_PFX_LOG_1_FIRST_BYTE - Byte 0 of Error TLP Prefix Log 1. */
#define PCIE_RC_TLP_PREFIX_LOG_1_OFF_CFG_TLP_PFX_LOG_1_FIRST_BYTE(x) (((uint32_t)(((uint32_t)(x)) << PCIE_RC_TLP_PREFIX_LOG_1_OFF_CFG_TLP_PFX_LOG_1_FIRST_BYTE_SHIFT)) & PCIE_RC_TLP_PREFIX_LOG_1_OFF_CFG_TLP_PFX_LOG_1_FIRST_BYTE_MASK)

#define PCIE_RC_TLP_PREFIX_LOG_1_OFF_CFG_TLP_PFX_LOG_1_SECOND_BYTE_MASK (0xFF00U)
#define PCIE_RC_TLP_PREFIX_LOG_1_OFF_CFG_TLP_PFX_LOG_1_SECOND_BYTE_SHIFT (8U)
/*! CFG_TLP_PFX_LOG_1_SECOND_BYTE - Byte 1 of Error TLP Prefix Log 1. */
#define PCIE_RC_TLP_PREFIX_LOG_1_OFF_CFG_TLP_PFX_LOG_1_SECOND_BYTE(x) (((uint32_t)(((uint32_t)(x)) << PCIE_RC_TLP_PREFIX_LOG_1_OFF_CFG_TLP_PFX_LOG_1_SECOND_BYTE_SHIFT)) & PCIE_RC_TLP_PREFIX_LOG_1_OFF_CFG_TLP_PFX_LOG_1_SECOND_BYTE_MASK)

#define PCIE_RC_TLP_PREFIX_LOG_1_OFF_CFG_TLP_PFX_LOG_1_THIRD_BYTE_MASK (0xFF0000U)
#define PCIE_RC_TLP_PREFIX_LOG_1_OFF_CFG_TLP_PFX_LOG_1_THIRD_BYTE_SHIFT (16U)
/*! CFG_TLP_PFX_LOG_1_THIRD_BYTE - Byte 2 of Error TLP Prefix Log 1. */
#define PCIE_RC_TLP_PREFIX_LOG_1_OFF_CFG_TLP_PFX_LOG_1_THIRD_BYTE(x) (((uint32_t)(((uint32_t)(x)) << PCIE_RC_TLP_PREFIX_LOG_1_OFF_CFG_TLP_PFX_LOG_1_THIRD_BYTE_SHIFT)) & PCIE_RC_TLP_PREFIX_LOG_1_OFF_CFG_TLP_PFX_LOG_1_THIRD_BYTE_MASK)

#define PCIE_RC_TLP_PREFIX_LOG_1_OFF_CFG_TLP_PFX_LOG_1_FOURTH_BYTE_MASK (0xFF000000U)
#define PCIE_RC_TLP_PREFIX_LOG_1_OFF_CFG_TLP_PFX_LOG_1_FOURTH_BYTE_SHIFT (24U)
/*! CFG_TLP_PFX_LOG_1_FOURTH_BYTE - Byte 3 of Error TLP Prefix Log 1. */
#define PCIE_RC_TLP_PREFIX_LOG_1_OFF_CFG_TLP_PFX_LOG_1_FOURTH_BYTE(x) (((uint32_t)(((uint32_t)(x)) << PCIE_RC_TLP_PREFIX_LOG_1_OFF_CFG_TLP_PFX_LOG_1_FOURTH_BYTE_SHIFT)) & PCIE_RC_TLP_PREFIX_LOG_1_OFF_CFG_TLP_PFX_LOG_1_FOURTH_BYTE_MASK)
/*! @} */

/*! @name TLP_PREFIX_LOG_2_OFF - TLP Prefix Log Register 2. */
/*! @{ */

#define PCIE_RC_TLP_PREFIX_LOG_2_OFF_CFG_TLP_PFX_LOG_2_FIRST_BYTE_MASK (0xFFU)
#define PCIE_RC_TLP_PREFIX_LOG_2_OFF_CFG_TLP_PFX_LOG_2_FIRST_BYTE_SHIFT (0U)
/*! CFG_TLP_PFX_LOG_2_FIRST_BYTE - Byte 0 Error TLP Prefix Log 2. */
#define PCIE_RC_TLP_PREFIX_LOG_2_OFF_CFG_TLP_PFX_LOG_2_FIRST_BYTE(x) (((uint32_t)(((uint32_t)(x)) << PCIE_RC_TLP_PREFIX_LOG_2_OFF_CFG_TLP_PFX_LOG_2_FIRST_BYTE_SHIFT)) & PCIE_RC_TLP_PREFIX_LOG_2_OFF_CFG_TLP_PFX_LOG_2_FIRST_BYTE_MASK)

#define PCIE_RC_TLP_PREFIX_LOG_2_OFF_CFG_TLP_PFX_LOG_2_SECOND_BYTE_MASK (0xFF00U)
#define PCIE_RC_TLP_PREFIX_LOG_2_OFF_CFG_TLP_PFX_LOG_2_SECOND_BYTE_SHIFT (8U)
/*! CFG_TLP_PFX_LOG_2_SECOND_BYTE - Byte 1 Error TLP Prefix Log 2. */
#define PCIE_RC_TLP_PREFIX_LOG_2_OFF_CFG_TLP_PFX_LOG_2_SECOND_BYTE(x) (((uint32_t)(((uint32_t)(x)) << PCIE_RC_TLP_PREFIX_LOG_2_OFF_CFG_TLP_PFX_LOG_2_SECOND_BYTE_SHIFT)) & PCIE_RC_TLP_PREFIX_LOG_2_OFF_CFG_TLP_PFX_LOG_2_SECOND_BYTE_MASK)

#define PCIE_RC_TLP_PREFIX_LOG_2_OFF_CFG_TLP_PFX_LOG_2_THIRD_BYTE_MASK (0xFF0000U)
#define PCIE_RC_TLP_PREFIX_LOG_2_OFF_CFG_TLP_PFX_LOG_2_THIRD_BYTE_SHIFT (16U)
/*! CFG_TLP_PFX_LOG_2_THIRD_BYTE - Byte 2 Error TLP Prefix Log 2. */
#define PCIE_RC_TLP_PREFIX_LOG_2_OFF_CFG_TLP_PFX_LOG_2_THIRD_BYTE(x) (((uint32_t)(((uint32_t)(x)) << PCIE_RC_TLP_PREFIX_LOG_2_OFF_CFG_TLP_PFX_LOG_2_THIRD_BYTE_SHIFT)) & PCIE_RC_TLP_PREFIX_LOG_2_OFF_CFG_TLP_PFX_LOG_2_THIRD_BYTE_MASK)

#define PCIE_RC_TLP_PREFIX_LOG_2_OFF_CFG_TLP_PFX_LOG_2_FOURTH_BYTE_MASK (0xFF000000U)
#define PCIE_RC_TLP_PREFIX_LOG_2_OFF_CFG_TLP_PFX_LOG_2_FOURTH_BYTE_SHIFT (24U)
/*! CFG_TLP_PFX_LOG_2_FOURTH_BYTE - Byte 3 Error TLP Prefix Log 2. */
#define PCIE_RC_TLP_PREFIX_LOG_2_OFF_CFG_TLP_PFX_LOG_2_FOURTH_BYTE(x) (((uint32_t)(((uint32_t)(x)) << PCIE_RC_TLP_PREFIX_LOG_2_OFF_CFG_TLP_PFX_LOG_2_FOURTH_BYTE_SHIFT)) & PCIE_RC_TLP_PREFIX_LOG_2_OFF_CFG_TLP_PFX_LOG_2_FOURTH_BYTE_MASK)
/*! @} */

/*! @name TLP_PREFIX_LOG_3_OFF - TLP Prefix Log Register 3. */
/*! @{ */

#define PCIE_RC_TLP_PREFIX_LOG_3_OFF_CFG_TLP_PFX_LOG_3_FIRST_BYTE_MASK (0xFFU)
#define PCIE_RC_TLP_PREFIX_LOG_3_OFF_CFG_TLP_PFX_LOG_3_FIRST_BYTE_SHIFT (0U)
/*! CFG_TLP_PFX_LOG_3_FIRST_BYTE - Byte 0 Error TLP Prefix Log 3. */
#define PCIE_RC_TLP_PREFIX_LOG_3_OFF_CFG_TLP_PFX_LOG_3_FIRST_BYTE(x) (((uint32_t)(((uint32_t)(x)) << PCIE_RC_TLP_PREFIX_LOG_3_OFF_CFG_TLP_PFX_LOG_3_FIRST_BYTE_SHIFT)) & PCIE_RC_TLP_PREFIX_LOG_3_OFF_CFG_TLP_PFX_LOG_3_FIRST_BYTE_MASK)

#define PCIE_RC_TLP_PREFIX_LOG_3_OFF_CFG_TLP_PFX_LOG_3_SECOND_BYTE_MASK (0xFF00U)
#define PCIE_RC_TLP_PREFIX_LOG_3_OFF_CFG_TLP_PFX_LOG_3_SECOND_BYTE_SHIFT (8U)
/*! CFG_TLP_PFX_LOG_3_SECOND_BYTE - Byte 1 Error TLP Prefix Log 3. */
#define PCIE_RC_TLP_PREFIX_LOG_3_OFF_CFG_TLP_PFX_LOG_3_SECOND_BYTE(x) (((uint32_t)(((uint32_t)(x)) << PCIE_RC_TLP_PREFIX_LOG_3_OFF_CFG_TLP_PFX_LOG_3_SECOND_BYTE_SHIFT)) & PCIE_RC_TLP_PREFIX_LOG_3_OFF_CFG_TLP_PFX_LOG_3_SECOND_BYTE_MASK)

#define PCIE_RC_TLP_PREFIX_LOG_3_OFF_CFG_TLP_PFX_LOG_3_THIRD_BYTE_MASK (0xFF0000U)
#define PCIE_RC_TLP_PREFIX_LOG_3_OFF_CFG_TLP_PFX_LOG_3_THIRD_BYTE_SHIFT (16U)
/*! CFG_TLP_PFX_LOG_3_THIRD_BYTE - Byte 2 Error TLP Prefix Log 3. */
#define PCIE_RC_TLP_PREFIX_LOG_3_OFF_CFG_TLP_PFX_LOG_3_THIRD_BYTE(x) (((uint32_t)(((uint32_t)(x)) << PCIE_RC_TLP_PREFIX_LOG_3_OFF_CFG_TLP_PFX_LOG_3_THIRD_BYTE_SHIFT)) & PCIE_RC_TLP_PREFIX_LOG_3_OFF_CFG_TLP_PFX_LOG_3_THIRD_BYTE_MASK)

#define PCIE_RC_TLP_PREFIX_LOG_3_OFF_CFG_TLP_PFX_LOG_3_FOURTH_BYTE_MASK (0xFF000000U)
#define PCIE_RC_TLP_PREFIX_LOG_3_OFF_CFG_TLP_PFX_LOG_3_FOURTH_BYTE_SHIFT (24U)
/*! CFG_TLP_PFX_LOG_3_FOURTH_BYTE - Byte 3 Error TLP Prefix Log 3. */
#define PCIE_RC_TLP_PREFIX_LOG_3_OFF_CFG_TLP_PFX_LOG_3_FOURTH_BYTE(x) (((uint32_t)(((uint32_t)(x)) << PCIE_RC_TLP_PREFIX_LOG_3_OFF_CFG_TLP_PFX_LOG_3_FOURTH_BYTE_SHIFT)) & PCIE_RC_TLP_PREFIX_LOG_3_OFF_CFG_TLP_PFX_LOG_3_FOURTH_BYTE_MASK)
/*! @} */

/*! @name TLP_PREFIX_LOG_4_OFF - TLP Prefix Log Register 4. */
/*! @{ */

#define PCIE_RC_TLP_PREFIX_LOG_4_OFF_CFG_TLP_PFX_LOG_4_FIRST_BYTE_MASK (0xFFU)
#define PCIE_RC_TLP_PREFIX_LOG_4_OFF_CFG_TLP_PFX_LOG_4_FIRST_BYTE_SHIFT (0U)
/*! CFG_TLP_PFX_LOG_4_FIRST_BYTE - Byte 0 Error TLP Prefix Log 4. */
#define PCIE_RC_TLP_PREFIX_LOG_4_OFF_CFG_TLP_PFX_LOG_4_FIRST_BYTE(x) (((uint32_t)(((uint32_t)(x)) << PCIE_RC_TLP_PREFIX_LOG_4_OFF_CFG_TLP_PFX_LOG_4_FIRST_BYTE_SHIFT)) & PCIE_RC_TLP_PREFIX_LOG_4_OFF_CFG_TLP_PFX_LOG_4_FIRST_BYTE_MASK)

#define PCIE_RC_TLP_PREFIX_LOG_4_OFF_CFG_TLP_PFX_LOG_4_SECOND_BYTE_MASK (0xFF00U)
#define PCIE_RC_TLP_PREFIX_LOG_4_OFF_CFG_TLP_PFX_LOG_4_SECOND_BYTE_SHIFT (8U)
/*! CFG_TLP_PFX_LOG_4_SECOND_BYTE - Byte 1 Error TLP Prefix Log 4. */
#define PCIE_RC_TLP_PREFIX_LOG_4_OFF_CFG_TLP_PFX_LOG_4_SECOND_BYTE(x) (((uint32_t)(((uint32_t)(x)) << PCIE_RC_TLP_PREFIX_LOG_4_OFF_CFG_TLP_PFX_LOG_4_SECOND_BYTE_SHIFT)) & PCIE_RC_TLP_PREFIX_LOG_4_OFF_CFG_TLP_PFX_LOG_4_SECOND_BYTE_MASK)

#define PCIE_RC_TLP_PREFIX_LOG_4_OFF_CFG_TLP_PFX_LOG_4_THIRD_BYTE_MASK (0xFF0000U)
#define PCIE_RC_TLP_PREFIX_LOG_4_OFF_CFG_TLP_PFX_LOG_4_THIRD_BYTE_SHIFT (16U)
/*! CFG_TLP_PFX_LOG_4_THIRD_BYTE - Byte 2 Error TLP Prefix Log 4. */
#define PCIE_RC_TLP_PREFIX_LOG_4_OFF_CFG_TLP_PFX_LOG_4_THIRD_BYTE(x) (((uint32_t)(((uint32_t)(x)) << PCIE_RC_TLP_PREFIX_LOG_4_OFF_CFG_TLP_PFX_LOG_4_THIRD_BYTE_SHIFT)) & PCIE_RC_TLP_PREFIX_LOG_4_OFF_CFG_TLP_PFX_LOG_4_THIRD_BYTE_MASK)

#define PCIE_RC_TLP_PREFIX_LOG_4_OFF_CFG_TLP_PFX_LOG_4_FOURTH_BYTE_MASK (0xFF000000U)
#define PCIE_RC_TLP_PREFIX_LOG_4_OFF_CFG_TLP_PFX_LOG_4_FOURTH_BYTE_SHIFT (24U)
/*! CFG_TLP_PFX_LOG_4_FOURTH_BYTE - Byte 3 Error TLP Prefix Log 4. */
#define PCIE_RC_TLP_PREFIX_LOG_4_OFF_CFG_TLP_PFX_LOG_4_FOURTH_BYTE(x) (((uint32_t)(((uint32_t)(x)) << PCIE_RC_TLP_PREFIX_LOG_4_OFF_CFG_TLP_PFX_LOG_4_FOURTH_BYTE_SHIFT)) & PCIE_RC_TLP_PREFIX_LOG_4_OFF_CFG_TLP_PFX_LOG_4_FOURTH_BYTE_MASK)
/*! @} */

/*! @name SPCIE_CAP_HEADER_REG - SPCIE Capability Header. */
/*! @{ */

#define PCIE_RC_SPCIE_CAP_HEADER_REG_EXTENDED_CAP_ID_MASK (0xFFFFU)
#define PCIE_RC_SPCIE_CAP_HEADER_REG_EXTENDED_CAP_ID_SHIFT (0U)
/*! EXTENDED_CAP_ID - Secondary PCI Express Extended Capability ID.
 *  0b0000000000000000..Min value
 *  0b1111111111111111..Max value
 */
#define PCIE_RC_SPCIE_CAP_HEADER_REG_EXTENDED_CAP_ID(x) (((uint32_t)(((uint32_t)(x)) << PCIE_RC_SPCIE_CAP_HEADER_REG_EXTENDED_CAP_ID_SHIFT)) & PCIE_RC_SPCIE_CAP_HEADER_REG_EXTENDED_CAP_ID_MASK)

#define PCIE_RC_SPCIE_CAP_HEADER_REG_CAP_VERSION_MASK (0xF0000U)
#define PCIE_RC_SPCIE_CAP_HEADER_REG_CAP_VERSION_SHIFT (16U)
/*! CAP_VERSION - Capability Version.
 *  0b0000..Min value
 *  0b1111..Max value
 */
#define PCIE_RC_SPCIE_CAP_HEADER_REG_CAP_VERSION(x) (((uint32_t)(((uint32_t)(x)) << PCIE_RC_SPCIE_CAP_HEADER_REG_CAP_VERSION_SHIFT)) & PCIE_RC_SPCIE_CAP_HEADER_REG_CAP_VERSION_MASK)

#define PCIE_RC_SPCIE_CAP_HEADER_REG_NEXT_OFFSET_MASK (0xFFF00000U)
#define PCIE_RC_SPCIE_CAP_HEADER_REG_NEXT_OFFSET_SHIFT (20U)
/*! NEXT_OFFSET - Next Capability Offset.
 *  0b000000000000..Min value
 *  0b111111111111..Max value.
 */
#define PCIE_RC_SPCIE_CAP_HEADER_REG_NEXT_OFFSET(x) (((uint32_t)(((uint32_t)(x)) << PCIE_RC_SPCIE_CAP_HEADER_REG_NEXT_OFFSET_SHIFT)) & PCIE_RC_SPCIE_CAP_HEADER_REG_NEXT_OFFSET_MASK)
/*! @} */

/*! @name LINK_CONTROL3_REG - Link Control 3 Register. */
/*! @{ */

#define PCIE_RC_LINK_CONTROL3_REG_PERFORM_EQ_MASK (0x1U)
#define PCIE_RC_LINK_CONTROL3_REG_PERFORM_EQ_SHIFT (0U)
/*! PERFORM_EQ - Perform Equalization.
 *  0b0..Clear
 *  0b1..When this bit is 1b and a 1b is written to the Retrain Link bit with the Target Link Speed field set to
 *       8.0 GT/s or higher, the Downstream Port must perform Link Equalization.
 */
#define PCIE_RC_LINK_CONTROL3_REG_PERFORM_EQ(x)  (((uint32_t)(((uint32_t)(x)) << PCIE_RC_LINK_CONTROL3_REG_PERFORM_EQ_SHIFT)) & PCIE_RC_LINK_CONTROL3_REG_PERFORM_EQ_MASK)

#define PCIE_RC_LINK_CONTROL3_REG_EQ_REQ_INT_EN_MASK (0x2U)
#define PCIE_RC_LINK_CONTROL3_REG_EQ_REQ_INT_EN_SHIFT (1U)
/*! EQ_REQ_INT_EN - Link Equalization Request Interrupt Enable.
 *  0b0..Clear
 *  0b1..When Set, this bit enables the generation of an interrupt to indicate that the Link Equalization Request
 *       8.0 GT/s bit, the Link Equalization Request 16.0 GT/s bit, or the Link Equalization Request 32.0 GT/s bit
 *       has been set.
 */
#define PCIE_RC_LINK_CONTROL3_REG_EQ_REQ_INT_EN(x) (((uint32_t)(((uint32_t)(x)) << PCIE_RC_LINK_CONTROL3_REG_EQ_REQ_INT_EN_SHIFT)) & PCIE_RC_LINK_CONTROL3_REG_EQ_REQ_INT_EN_MASK)
/*! @} */

/*! @name LANE_ERR_STATUS_REG - Lane Error Status Register. */
/*! @{ */

#define PCIE_RC_LANE_ERR_STATUS_REG_LANE_ERR_STATUS_MASK (0x3U)
#define PCIE_RC_LANE_ERR_STATUS_REG_LANE_ERR_STATUS_SHIFT (0U)
/*! LANE_ERR_STATUS - Lane Error Status Bits per Lane. */
#define PCIE_RC_LANE_ERR_STATUS_REG_LANE_ERR_STATUS(x) (((uint32_t)(((uint32_t)(x)) << PCIE_RC_LANE_ERR_STATUS_REG_LANE_ERR_STATUS_SHIFT)) & PCIE_RC_LANE_ERR_STATUS_REG_LANE_ERR_STATUS_MASK)

#define PCIE_RC_LANE_ERR_STATUS_REG_RSVDP_LANE_ERR_STATUS_MASK (0xFFFFFFFCU)
#define PCIE_RC_LANE_ERR_STATUS_REG_RSVDP_LANE_ERR_STATUS_SHIFT (2U)
/*! RSVDP_LANE_ERR_STATUS - Reserved for future use. */
#define PCIE_RC_LANE_ERR_STATUS_REG_RSVDP_LANE_ERR_STATUS(x) (((uint32_t)(((uint32_t)(x)) << PCIE_RC_LANE_ERR_STATUS_REG_RSVDP_LANE_ERR_STATUS_SHIFT)) & PCIE_RC_LANE_ERR_STATUS_REG_RSVDP_LANE_ERR_STATUS_MASK)
/*! @} */

/*! @name SPCIE_CAP_OFF_0CH_REG - Lane Equalization Control Register for lanes 1 and 0. */
/*! @{ */

#define PCIE_RC_SPCIE_CAP_OFF_0CH_REG_DSP_TX_PRESET0_MASK (0xFU)
#define PCIE_RC_SPCIE_CAP_OFF_0CH_REG_DSP_TX_PRESET0_SHIFT (0U)
/*! DSP_TX_PRESET0 - Downstream Port 8. */
#define PCIE_RC_SPCIE_CAP_OFF_0CH_REG_DSP_TX_PRESET0(x) (((uint32_t)(((uint32_t)(x)) << PCIE_RC_SPCIE_CAP_OFF_0CH_REG_DSP_TX_PRESET0_SHIFT)) & PCIE_RC_SPCIE_CAP_OFF_0CH_REG_DSP_TX_PRESET0_MASK)

#define PCIE_RC_SPCIE_CAP_OFF_0CH_REG_DSP_RX_PRESET_HINT0_MASK (0x70U)
#define PCIE_RC_SPCIE_CAP_OFF_0CH_REG_DSP_RX_PRESET_HINT0_SHIFT (4U)
/*! DSP_RX_PRESET_HINT0 - Downstream Port 8. */
#define PCIE_RC_SPCIE_CAP_OFF_0CH_REG_DSP_RX_PRESET_HINT0(x) (((uint32_t)(((uint32_t)(x)) << PCIE_RC_SPCIE_CAP_OFF_0CH_REG_DSP_RX_PRESET_HINT0_SHIFT)) & PCIE_RC_SPCIE_CAP_OFF_0CH_REG_DSP_RX_PRESET_HINT0_MASK)

#define PCIE_RC_SPCIE_CAP_OFF_0CH_REG_USP_TX_PRESET0_MASK (0xF00U)
#define PCIE_RC_SPCIE_CAP_OFF_0CH_REG_USP_TX_PRESET0_SHIFT (8U)
/*! USP_TX_PRESET0 - Upstream Port 8. */
#define PCIE_RC_SPCIE_CAP_OFF_0CH_REG_USP_TX_PRESET0(x) (((uint32_t)(((uint32_t)(x)) << PCIE_RC_SPCIE_CAP_OFF_0CH_REG_USP_TX_PRESET0_SHIFT)) & PCIE_RC_SPCIE_CAP_OFF_0CH_REG_USP_TX_PRESET0_MASK)

#define PCIE_RC_SPCIE_CAP_OFF_0CH_REG_USP_RX_PRESET_HINT0_MASK (0x7000U)
#define PCIE_RC_SPCIE_CAP_OFF_0CH_REG_USP_RX_PRESET_HINT0_SHIFT (12U)
/*! USP_RX_PRESET_HINT0 - Upstream Port 8. */
#define PCIE_RC_SPCIE_CAP_OFF_0CH_REG_USP_RX_PRESET_HINT0(x) (((uint32_t)(((uint32_t)(x)) << PCIE_RC_SPCIE_CAP_OFF_0CH_REG_USP_RX_PRESET_HINT0_SHIFT)) & PCIE_RC_SPCIE_CAP_OFF_0CH_REG_USP_RX_PRESET_HINT0_MASK)

#define PCIE_RC_SPCIE_CAP_OFF_0CH_REG_DSP_TX_PRESET1_MASK (0xF0000U)
#define PCIE_RC_SPCIE_CAP_OFF_0CH_REG_DSP_TX_PRESET1_SHIFT (16U)
/*! DSP_TX_PRESET1 - Downstream Port 8. */
#define PCIE_RC_SPCIE_CAP_OFF_0CH_REG_DSP_TX_PRESET1(x) (((uint32_t)(((uint32_t)(x)) << PCIE_RC_SPCIE_CAP_OFF_0CH_REG_DSP_TX_PRESET1_SHIFT)) & PCIE_RC_SPCIE_CAP_OFF_0CH_REG_DSP_TX_PRESET1_MASK)

#define PCIE_RC_SPCIE_CAP_OFF_0CH_REG_DSP_RX_PRESET_HINT1_MASK (0x700000U)
#define PCIE_RC_SPCIE_CAP_OFF_0CH_REG_DSP_RX_PRESET_HINT1_SHIFT (20U)
/*! DSP_RX_PRESET_HINT1 - Downstream Port 8. */
#define PCIE_RC_SPCIE_CAP_OFF_0CH_REG_DSP_RX_PRESET_HINT1(x) (((uint32_t)(((uint32_t)(x)) << PCIE_RC_SPCIE_CAP_OFF_0CH_REG_DSP_RX_PRESET_HINT1_SHIFT)) & PCIE_RC_SPCIE_CAP_OFF_0CH_REG_DSP_RX_PRESET_HINT1_MASK)

#define PCIE_RC_SPCIE_CAP_OFF_0CH_REG_USP_TX_PRESET1_MASK (0xF000000U)
#define PCIE_RC_SPCIE_CAP_OFF_0CH_REG_USP_TX_PRESET1_SHIFT (24U)
/*! USP_TX_PRESET1 - Upstream Port 8. */
#define PCIE_RC_SPCIE_CAP_OFF_0CH_REG_USP_TX_PRESET1(x) (((uint32_t)(((uint32_t)(x)) << PCIE_RC_SPCIE_CAP_OFF_0CH_REG_USP_TX_PRESET1_SHIFT)) & PCIE_RC_SPCIE_CAP_OFF_0CH_REG_USP_TX_PRESET1_MASK)

#define PCIE_RC_SPCIE_CAP_OFF_0CH_REG_USP_RX_PRESET_HINT1_MASK (0x70000000U)
#define PCIE_RC_SPCIE_CAP_OFF_0CH_REG_USP_RX_PRESET_HINT1_SHIFT (28U)
/*! USP_RX_PRESET_HINT1 - Upstream Port 8. */
#define PCIE_RC_SPCIE_CAP_OFF_0CH_REG_USP_RX_PRESET_HINT1(x) (((uint32_t)(((uint32_t)(x)) << PCIE_RC_SPCIE_CAP_OFF_0CH_REG_USP_RX_PRESET_HINT1_SHIFT)) & PCIE_RC_SPCIE_CAP_OFF_0CH_REG_USP_RX_PRESET_HINT1_MASK)
/*! @} */

/*! @name L1SUB_CAP_HEADER_REG - L1 Substates Extended Capability Header. */
/*! @{ */

#define PCIE_RC_L1SUB_CAP_HEADER_REG_EXTENDED_CAP_ID_MASK (0xFFFFU)
#define PCIE_RC_L1SUB_CAP_HEADER_REG_EXTENDED_CAP_ID_SHIFT (0U)
/*! EXTENDED_CAP_ID - L1SUB Extended Capability ID. */
#define PCIE_RC_L1SUB_CAP_HEADER_REG_EXTENDED_CAP_ID(x) (((uint32_t)(((uint32_t)(x)) << PCIE_RC_L1SUB_CAP_HEADER_REG_EXTENDED_CAP_ID_SHIFT)) & PCIE_RC_L1SUB_CAP_HEADER_REG_EXTENDED_CAP_ID_MASK)

#define PCIE_RC_L1SUB_CAP_HEADER_REG_CAP_VERSION_MASK (0xF0000U)
#define PCIE_RC_L1SUB_CAP_HEADER_REG_CAP_VERSION_SHIFT (16U)
/*! CAP_VERSION - Capability Version. */
#define PCIE_RC_L1SUB_CAP_HEADER_REG_CAP_VERSION(x) (((uint32_t)(((uint32_t)(x)) << PCIE_RC_L1SUB_CAP_HEADER_REG_CAP_VERSION_SHIFT)) & PCIE_RC_L1SUB_CAP_HEADER_REG_CAP_VERSION_MASK)

#define PCIE_RC_L1SUB_CAP_HEADER_REG_NEXT_OFFSET_MASK (0xFFF00000U)
#define PCIE_RC_L1SUB_CAP_HEADER_REG_NEXT_OFFSET_SHIFT (20U)
/*! NEXT_OFFSET - Next Capability Offset. */
#define PCIE_RC_L1SUB_CAP_HEADER_REG_NEXT_OFFSET(x) (((uint32_t)(((uint32_t)(x)) << PCIE_RC_L1SUB_CAP_HEADER_REG_NEXT_OFFSET_SHIFT)) & PCIE_RC_L1SUB_CAP_HEADER_REG_NEXT_OFFSET_MASK)
/*! @} */

/*! @name L1SUB_CAPABILITY_REG - L1 Substates Capability Register. */
/*! @{ */

#define PCIE_RC_L1SUB_CAPABILITY_REG_L1_2_PCIPM_SUPPORT_MASK (0x1U)
#define PCIE_RC_L1SUB_CAPABILITY_REG_L1_2_PCIPM_SUPPORT_SHIFT (0U)
/*! L1_2_PCIPM_SUPPORT - PCI-PM L12 Supported. */
#define PCIE_RC_L1SUB_CAPABILITY_REG_L1_2_PCIPM_SUPPORT(x) (((uint32_t)(((uint32_t)(x)) << PCIE_RC_L1SUB_CAPABILITY_REG_L1_2_PCIPM_SUPPORT_SHIFT)) & PCIE_RC_L1SUB_CAPABILITY_REG_L1_2_PCIPM_SUPPORT_MASK)

#define PCIE_RC_L1SUB_CAPABILITY_REG_L1_1_PCIPM_SUPPORT_MASK (0x2U)
#define PCIE_RC_L1SUB_CAPABILITY_REG_L1_1_PCIPM_SUPPORT_SHIFT (1U)
/*! L1_1_PCIPM_SUPPORT - PCI-PM L11 Supported. */
#define PCIE_RC_L1SUB_CAPABILITY_REG_L1_1_PCIPM_SUPPORT(x) (((uint32_t)(((uint32_t)(x)) << PCIE_RC_L1SUB_CAPABILITY_REG_L1_1_PCIPM_SUPPORT_SHIFT)) & PCIE_RC_L1SUB_CAPABILITY_REG_L1_1_PCIPM_SUPPORT_MASK)

#define PCIE_RC_L1SUB_CAPABILITY_REG_L1_2_ASPM_SUPPORT_MASK (0x4U)
#define PCIE_RC_L1SUB_CAPABILITY_REG_L1_2_ASPM_SUPPORT_SHIFT (2U)
/*! L1_2_ASPM_SUPPORT - ASPM L12 Supported. */
#define PCIE_RC_L1SUB_CAPABILITY_REG_L1_2_ASPM_SUPPORT(x) (((uint32_t)(((uint32_t)(x)) << PCIE_RC_L1SUB_CAPABILITY_REG_L1_2_ASPM_SUPPORT_SHIFT)) & PCIE_RC_L1SUB_CAPABILITY_REG_L1_2_ASPM_SUPPORT_MASK)

#define PCIE_RC_L1SUB_CAPABILITY_REG_L1_1_ASPM_SUPPORT_MASK (0x8U)
#define PCIE_RC_L1SUB_CAPABILITY_REG_L1_1_ASPM_SUPPORT_SHIFT (3U)
/*! L1_1_ASPM_SUPPORT - ASPM L11 Supported. */
#define PCIE_RC_L1SUB_CAPABILITY_REG_L1_1_ASPM_SUPPORT(x) (((uint32_t)(((uint32_t)(x)) << PCIE_RC_L1SUB_CAPABILITY_REG_L1_1_ASPM_SUPPORT_SHIFT)) & PCIE_RC_L1SUB_CAPABILITY_REG_L1_1_ASPM_SUPPORT_MASK)

#define PCIE_RC_L1SUB_CAPABILITY_REG_L1_PMSUB_SUPPORT_MASK (0x10U)
#define PCIE_RC_L1SUB_CAPABILITY_REG_L1_PMSUB_SUPPORT_SHIFT (4U)
/*! L1_PMSUB_SUPPORT - L1 PM Substates ECN Supported. */
#define PCIE_RC_L1SUB_CAPABILITY_REG_L1_PMSUB_SUPPORT(x) (((uint32_t)(((uint32_t)(x)) << PCIE_RC_L1SUB_CAPABILITY_REG_L1_PMSUB_SUPPORT_SHIFT)) & PCIE_RC_L1SUB_CAPABILITY_REG_L1_PMSUB_SUPPORT_MASK)

#define PCIE_RC_L1SUB_CAPABILITY_REG_COMM_MODE_SUPPORT_MASK (0xFF00U)
#define PCIE_RC_L1SUB_CAPABILITY_REG_COMM_MODE_SUPPORT_SHIFT (8U)
/*! COMM_MODE_SUPPORT - Port Common Mode Restore Time. */
#define PCIE_RC_L1SUB_CAPABILITY_REG_COMM_MODE_SUPPORT(x) (((uint32_t)(((uint32_t)(x)) << PCIE_RC_L1SUB_CAPABILITY_REG_COMM_MODE_SUPPORT_SHIFT)) & PCIE_RC_L1SUB_CAPABILITY_REG_COMM_MODE_SUPPORT_MASK)

#define PCIE_RC_L1SUB_CAPABILITY_REG_PWR_ON_SCALE_SUPPORT_MASK (0x30000U)
#define PCIE_RC_L1SUB_CAPABILITY_REG_PWR_ON_SCALE_SUPPORT_SHIFT (16U)
/*! PWR_ON_SCALE_SUPPORT - Port T Power On Scale.
 *  0b00..Scale is 2us
 *  0b01..Scale is 10us
 *  0b10..Scale is 100us
 *  0b11..Reserved
 */
#define PCIE_RC_L1SUB_CAPABILITY_REG_PWR_ON_SCALE_SUPPORT(x) (((uint32_t)(((uint32_t)(x)) << PCIE_RC_L1SUB_CAPABILITY_REG_PWR_ON_SCALE_SUPPORT_SHIFT)) & PCIE_RC_L1SUB_CAPABILITY_REG_PWR_ON_SCALE_SUPPORT_MASK)

#define PCIE_RC_L1SUB_CAPABILITY_REG_PWR_ON_VALUE_SUPPORT_MASK (0xF80000U)
#define PCIE_RC_L1SUB_CAPABILITY_REG_PWR_ON_VALUE_SUPPORT_SHIFT (19U)
/*! PWR_ON_VALUE_SUPPORT - Port T Power On Value. */
#define PCIE_RC_L1SUB_CAPABILITY_REG_PWR_ON_VALUE_SUPPORT(x) (((uint32_t)(((uint32_t)(x)) << PCIE_RC_L1SUB_CAPABILITY_REG_PWR_ON_VALUE_SUPPORT_SHIFT)) & PCIE_RC_L1SUB_CAPABILITY_REG_PWR_ON_VALUE_SUPPORT_MASK)
/*! @} */

/*! @name L1SUB_CONTROL1_REG - L1 Substates Control 1 Register. */
/*! @{ */

#define PCIE_RC_L1SUB_CONTROL1_REG_L1_2_PCIPM_EN_MASK (0x1U)
#define PCIE_RC_L1SUB_CONTROL1_REG_L1_2_PCIPM_EN_SHIFT (0U)
/*! L1_2_PCIPM_EN - PCI-PM L12 Enable. */
#define PCIE_RC_L1SUB_CONTROL1_REG_L1_2_PCIPM_EN(x) (((uint32_t)(((uint32_t)(x)) << PCIE_RC_L1SUB_CONTROL1_REG_L1_2_PCIPM_EN_SHIFT)) & PCIE_RC_L1SUB_CONTROL1_REG_L1_2_PCIPM_EN_MASK)

#define PCIE_RC_L1SUB_CONTROL1_REG_L1_1_PCIPM_EN_MASK (0x2U)
#define PCIE_RC_L1SUB_CONTROL1_REG_L1_1_PCIPM_EN_SHIFT (1U)
/*! L1_1_PCIPM_EN - PCI-PM L11 Enable. */
#define PCIE_RC_L1SUB_CONTROL1_REG_L1_1_PCIPM_EN(x) (((uint32_t)(((uint32_t)(x)) << PCIE_RC_L1SUB_CONTROL1_REG_L1_1_PCIPM_EN_SHIFT)) & PCIE_RC_L1SUB_CONTROL1_REG_L1_1_PCIPM_EN_MASK)

#define PCIE_RC_L1SUB_CONTROL1_REG_L1_2_ASPM_EN_MASK (0x4U)
#define PCIE_RC_L1SUB_CONTROL1_REG_L1_2_ASPM_EN_SHIFT (2U)
/*! L1_2_ASPM_EN - ASPM L12 Enable. */
#define PCIE_RC_L1SUB_CONTROL1_REG_L1_2_ASPM_EN(x) (((uint32_t)(((uint32_t)(x)) << PCIE_RC_L1SUB_CONTROL1_REG_L1_2_ASPM_EN_SHIFT)) & PCIE_RC_L1SUB_CONTROL1_REG_L1_2_ASPM_EN_MASK)

#define PCIE_RC_L1SUB_CONTROL1_REG_L1_1_ASPM_EN_MASK (0x8U)
#define PCIE_RC_L1SUB_CONTROL1_REG_L1_1_ASPM_EN_SHIFT (3U)
/*! L1_1_ASPM_EN - ASPM L11 Enable. */
#define PCIE_RC_L1SUB_CONTROL1_REG_L1_1_ASPM_EN(x) (((uint32_t)(((uint32_t)(x)) << PCIE_RC_L1SUB_CONTROL1_REG_L1_1_ASPM_EN_SHIFT)) & PCIE_RC_L1SUB_CONTROL1_REG_L1_1_ASPM_EN_MASK)

#define PCIE_RC_L1SUB_CONTROL1_REG_T_COMMON_MODE_MASK (0xFF00U)
#define PCIE_RC_L1SUB_CONTROL1_REG_T_COMMON_MODE_SHIFT (8U)
/*! T_COMMON_MODE - Common Mode Restore Time. */
#define PCIE_RC_L1SUB_CONTROL1_REG_T_COMMON_MODE(x) (((uint32_t)(((uint32_t)(x)) << PCIE_RC_L1SUB_CONTROL1_REG_T_COMMON_MODE_SHIFT)) & PCIE_RC_L1SUB_CONTROL1_REG_T_COMMON_MODE_MASK)

#define PCIE_RC_L1SUB_CONTROL1_REG_L1_2_TH_VAL_MASK (0x3FF0000U)
#define PCIE_RC_L1SUB_CONTROL1_REG_L1_2_TH_VAL_SHIFT (16U)
/*! L1_2_TH_VAL - LTR L12 Threshold Value. */
#define PCIE_RC_L1SUB_CONTROL1_REG_L1_2_TH_VAL(x) (((uint32_t)(((uint32_t)(x)) << PCIE_RC_L1SUB_CONTROL1_REG_L1_2_TH_VAL_SHIFT)) & PCIE_RC_L1SUB_CONTROL1_REG_L1_2_TH_VAL_MASK)

#define PCIE_RC_L1SUB_CONTROL1_REG_L1_2_TH_SCA_MASK (0xE0000000U)
#define PCIE_RC_L1SUB_CONTROL1_REG_L1_2_TH_SCA_SHIFT (29U)
/*! L1_2_TH_SCA - LTR L12 Threshold Scale. */
#define PCIE_RC_L1SUB_CONTROL1_REG_L1_2_TH_SCA(x) (((uint32_t)(((uint32_t)(x)) << PCIE_RC_L1SUB_CONTROL1_REG_L1_2_TH_SCA_SHIFT)) & PCIE_RC_L1SUB_CONTROL1_REG_L1_2_TH_SCA_MASK)
/*! @} */

/*! @name L1SUB_CONTROL2_REG - L1 Substates Control 2 Register. */
/*! @{ */

#define PCIE_RC_L1SUB_CONTROL2_REG_T_POWER_ON_SCALE_MASK (0x3U)
#define PCIE_RC_L1SUB_CONTROL2_REG_T_POWER_ON_SCALE_SHIFT (0U)
/*! T_POWER_ON_SCALE - T Power On Scale.
 *  0b00..Scale is 2us
 *  0b01..Scale is 10us
 *  0b10..Scale is 100us
 *  0b11..Reserved
 */
#define PCIE_RC_L1SUB_CONTROL2_REG_T_POWER_ON_SCALE(x) (((uint32_t)(((uint32_t)(x)) << PCIE_RC_L1SUB_CONTROL2_REG_T_POWER_ON_SCALE_SHIFT)) & PCIE_RC_L1SUB_CONTROL2_REG_T_POWER_ON_SCALE_MASK)

#define PCIE_RC_L1SUB_CONTROL2_REG_T_POWER_ON_VALUE_MASK (0xF8U)
#define PCIE_RC_L1SUB_CONTROL2_REG_T_POWER_ON_VALUE_SHIFT (3U)
/*! T_POWER_ON_VALUE - T Power On Value. */
#define PCIE_RC_L1SUB_CONTROL2_REG_T_POWER_ON_VALUE(x) (((uint32_t)(((uint32_t)(x)) << PCIE_RC_L1SUB_CONTROL2_REG_T_POWER_ON_VALUE_SHIFT)) & PCIE_RC_L1SUB_CONTROL2_REG_T_POWER_ON_VALUE_MASK)
/*! @} */

/*! @name VSECDMA_EXT_CAP_HDR_OFF - PCIe Extended Capability ID, Capability Version, and Next Capability Offset Register. */
/*! @{ */

#define PCIE_RC_VSECDMA_EXT_CAP_HDR_OFF_ID_MASK  (0xFFFFU)
#define PCIE_RC_VSECDMA_EXT_CAP_HDR_OFF_ID_SHIFT (0U)
/*! ID - PCI Express Extended Capability ID. */
#define PCIE_RC_VSECDMA_EXT_CAP_HDR_OFF_ID(x)    (((uint32_t)(((uint32_t)(x)) << PCIE_RC_VSECDMA_EXT_CAP_HDR_OFF_ID_SHIFT)) & PCIE_RC_VSECDMA_EXT_CAP_HDR_OFF_ID_MASK)

#define PCIE_RC_VSECDMA_EXT_CAP_HDR_OFF_CAP_MASK (0xF0000U)
#define PCIE_RC_VSECDMA_EXT_CAP_HDR_OFF_CAP_SHIFT (16U)
/*! CAP - Capability Version. */
#define PCIE_RC_VSECDMA_EXT_CAP_HDR_OFF_CAP(x)   (((uint32_t)(((uint32_t)(x)) << PCIE_RC_VSECDMA_EXT_CAP_HDR_OFF_CAP_SHIFT)) & PCIE_RC_VSECDMA_EXT_CAP_HDR_OFF_CAP_MASK)

#define PCIE_RC_VSECDMA_EXT_CAP_HDR_OFF_NEXT_OFFSET_MASK (0xFFF00000U)
#define PCIE_RC_VSECDMA_EXT_CAP_HDR_OFF_NEXT_OFFSET_SHIFT (20U)
/*! NEXT_OFFSET - Next Capability Offset. */
#define PCIE_RC_VSECDMA_EXT_CAP_HDR_OFF_NEXT_OFFSET(x) (((uint32_t)(((uint32_t)(x)) << PCIE_RC_VSECDMA_EXT_CAP_HDR_OFF_NEXT_OFFSET_SHIFT)) & PCIE_RC_VSECDMA_EXT_CAP_HDR_OFF_NEXT_OFFSET_MASK)
/*! @} */

/*! @name VSECDMA_VENDOR_SPECIFIC_HDR_OFF - Vendor Specific Header Register. */
/*! @{ */

#define PCIE_RC_VSECDMA_VENDOR_SPECIFIC_HDR_OFF_VSEC_ID_MASK (0xFFFFU)
#define PCIE_RC_VSECDMA_VENDOR_SPECIFIC_HDR_OFF_VSEC_ID_SHIFT (0U)
/*! VSEC_ID - VSEC ID. */
#define PCIE_RC_VSECDMA_VENDOR_SPECIFIC_HDR_OFF_VSEC_ID(x) (((uint32_t)(((uint32_t)(x)) << PCIE_RC_VSECDMA_VENDOR_SPECIFIC_HDR_OFF_VSEC_ID_SHIFT)) & PCIE_RC_VSECDMA_VENDOR_SPECIFIC_HDR_OFF_VSEC_ID_MASK)

#define PCIE_RC_VSECDMA_VENDOR_SPECIFIC_HDR_OFF_VSEC_REV_MASK (0xF0000U)
#define PCIE_RC_VSECDMA_VENDOR_SPECIFIC_HDR_OFF_VSEC_REV_SHIFT (16U)
/*! VSEC_REV - VSEC Rev. */
#define PCIE_RC_VSECDMA_VENDOR_SPECIFIC_HDR_OFF_VSEC_REV(x) (((uint32_t)(((uint32_t)(x)) << PCIE_RC_VSECDMA_VENDOR_SPECIFIC_HDR_OFF_VSEC_REV_SHIFT)) & PCIE_RC_VSECDMA_VENDOR_SPECIFIC_HDR_OFF_VSEC_REV_MASK)

#define PCIE_RC_VSECDMA_VENDOR_SPECIFIC_HDR_OFF_VSEC_LENGTH_MASK (0xFFF00000U)
#define PCIE_RC_VSECDMA_VENDOR_SPECIFIC_HDR_OFF_VSEC_LENGTH_SHIFT (20U)
/*! VSEC_LENGTH - VSEC Length. */
#define PCIE_RC_VSECDMA_VENDOR_SPECIFIC_HDR_OFF_VSEC_LENGTH(x) (((uint32_t)(((uint32_t)(x)) << PCIE_RC_VSECDMA_VENDOR_SPECIFIC_HDR_OFF_VSEC_LENGTH_SHIFT)) & PCIE_RC_VSECDMA_VENDOR_SPECIFIC_HDR_OFF_VSEC_LENGTH_MASK)
/*! @} */

/*! @name VSECDMA_DEVICE_INFORMATION_OFF - DMA and related AXI Bridge Implementation Information. */
/*! @{ */

#define PCIE_RC_VSECDMA_DEVICE_INFORMATION_OFF_MAP_FORMAT_MASK (0x7U)
#define PCIE_RC_VSECDMA_DEVICE_INFORMATION_OFF_MAP_FORMAT_SHIFT (0U)
/*! MAP_FORMAT - Defines the register map format and features to be one of the following values: Other values are reserved.
 *  0b000..Legacy DMA register map accessed by the port-logic registers
 *  0b001..Legacy DMA register map, mapped to a PF/BAR
 *  0b100..HDMA/DMA compatibility (CC_LEGACY_DMA_MAP =1) register map without access through the Wire
 *  0b101..HDMA compatibility mode (CC_LEGACY_DMA_MAP =1) register map, mapped to a PF/BAR
 *  0b110..HDMA native (CC_LEGACY_DMA_MAP =0) register map without access through the Wire
 *  0b111..HDMA native (CC_LEGACY_DMA_MAP =0) register map, mapped to a PF/BAR
 */
#define PCIE_RC_VSECDMA_DEVICE_INFORMATION_OFF_MAP_FORMAT(x) (((uint32_t)(((uint32_t)(x)) << PCIE_RC_VSECDMA_DEVICE_INFORMATION_OFF_MAP_FORMAT_SHIFT)) & PCIE_RC_VSECDMA_DEVICE_INFORMATION_OFF_MAP_FORMAT_MASK)

#define PCIE_RC_VSECDMA_DEVICE_INFORMATION_OFF_BARN_MASK (0x700U)
#define PCIE_RC_VSECDMA_DEVICE_INFORMATION_OFF_BARN_SHIFT (8U)
/*! BARN - Bar Number. */
#define PCIE_RC_VSECDMA_DEVICE_INFORMATION_OFF_BARN(x) (((uint32_t)(((uint32_t)(x)) << PCIE_RC_VSECDMA_DEVICE_INFORMATION_OFF_BARN_SHIFT)) & PCIE_RC_VSECDMA_DEVICE_INFORMATION_OFF_BARN_MASK)

#define PCIE_RC_VSECDMA_DEVICE_INFORMATION_OFF_PFN_MASK (0xF800U)
#define PCIE_RC_VSECDMA_DEVICE_INFORMATION_OFF_PFN_SHIFT (11U)
/*! PFN - Physical Function Number. */
#define PCIE_RC_VSECDMA_DEVICE_INFORMATION_OFF_PFN(x) (((uint32_t)(((uint32_t)(x)) << PCIE_RC_VSECDMA_DEVICE_INFORMATION_OFF_PFN_SHIFT)) & PCIE_RC_VSECDMA_DEVICE_INFORMATION_OFF_PFN_MASK)

#define PCIE_RC_VSECDMA_DEVICE_INFORMATION_OFF_CHANNEL_SEPARATION_MASK (0x70000U)
#define PCIE_RC_VSECDMA_DEVICE_INFORMATION_OFF_CHANNEL_SEPARATION_SHIFT (16U)
/*! CHANNEL_SEPARATION - If the MAP_FORMAT is set to HDMA_NATIVE, this field specifies the read write channel address separation.
 *  0b000..256 separated
 *  0b001..512 separated
 *  0b010..1k separated
 *  0b011..2k separated
 *  0b100..4k separated
 *  0b101..8k separated
 *  0b110..16k separated
 *  0b111..32k separated
 */
#define PCIE_RC_VSECDMA_DEVICE_INFORMATION_OFF_CHANNEL_SEPARATION(x) (((uint32_t)(((uint32_t)(x)) << PCIE_RC_VSECDMA_DEVICE_INFORMATION_OFF_CHANNEL_SEPARATION_SHIFT)) & PCIE_RC_VSECDMA_DEVICE_INFORMATION_OFF_CHANNEL_SEPARATION_MASK)

#define PCIE_RC_VSECDMA_DEVICE_INFORMATION_OFF_AXI_MASK (0x80000U)
#define PCIE_RC_VSECDMA_DEVICE_INFORMATION_OFF_AXI_SHIFT (19U)
/*! AXI - This field provides information about AXI interface usage. */
#define PCIE_RC_VSECDMA_DEVICE_INFORMATION_OFF_AXI(x) (((uint32_t)(((uint32_t)(x)) << PCIE_RC_VSECDMA_DEVICE_INFORMATION_OFF_AXI_SHIFT)) & PCIE_RC_VSECDMA_DEVICE_INFORMATION_OFF_AXI_MASK)

#define PCIE_RC_VSECDMA_DEVICE_INFORMATION_OFF_MASTER_BUS_WIDTH_MASK (0x700000U)
#define PCIE_RC_VSECDMA_DEVICE_INFORMATION_OFF_MASTER_BUS_WIDTH_SHIFT (20U)
/*! MASTER_BUS_WIDTH - This field provides information regarding the AXI master data bus width.
 *  0b000..32 bits
 *  0b001..64 bits
 *  0b010..128 bits
 *  0b011..256 bits
 *  0b100..512 bits
 */
#define PCIE_RC_VSECDMA_DEVICE_INFORMATION_OFF_MASTER_BUS_WIDTH(x) (((uint32_t)(((uint32_t)(x)) << PCIE_RC_VSECDMA_DEVICE_INFORMATION_OFF_MASTER_BUS_WIDTH_SHIFT)) & PCIE_RC_VSECDMA_DEVICE_INFORMATION_OFF_MASTER_BUS_WIDTH_MASK)

#define PCIE_RC_VSECDMA_DEVICE_INFORMATION_OFF_MASTER_BURST_LENGTH_MASK (0x3800000U)
#define PCIE_RC_VSECDMA_DEVICE_INFORMATION_OFF_MASTER_BURST_LENGTH_SHIFT (23U)
/*! MASTER_BURST_LENGTH - Reports the CC_MSTR_BURST_LEN configuration parameter.
 *  0b000..Reserved
 *  0b001..4 beats
 *  0b010..8 beats
 *  0b011..16 beats
 *  0b100..32 beats
 *  0b101..64 beats
 *  0b110..128 beats
 *  0b111..256 beats
 */
#define PCIE_RC_VSECDMA_DEVICE_INFORMATION_OFF_MASTER_BURST_LENGTH(x) (((uint32_t)(((uint32_t)(x)) << PCIE_RC_VSECDMA_DEVICE_INFORMATION_OFF_MASTER_BURST_LENGTH_SHIFT)) & PCIE_RC_VSECDMA_DEVICE_INFORMATION_OFF_MASTER_BURST_LENGTH_MASK)

#define PCIE_RC_VSECDMA_DEVICE_INFORMATION_OFF_MASTER_PAGE_BOUNDARY_POINTER_WIDTH_MASK (0x3C000000U)
#define PCIE_RC_VSECDMA_DEVICE_INFORMATION_OFF_MASTER_PAGE_BOUNDARY_POINTER_WIDTH_SHIFT (26U)
/*! MASTER_PAGE_BOUNDARY_POINTER_WIDTH - This field provides address page boundary information. */
#define PCIE_RC_VSECDMA_DEVICE_INFORMATION_OFF_MASTER_PAGE_BOUNDARY_POINTER_WIDTH(x) (((uint32_t)(((uint32_t)(x)) << PCIE_RC_VSECDMA_DEVICE_INFORMATION_OFF_MASTER_PAGE_BOUNDARY_POINTER_WIDTH_SHIFT)) & PCIE_RC_VSECDMA_DEVICE_INFORMATION_OFF_MASTER_PAGE_BOUNDARY_POINTER_WIDTH_MASK)
/*! @} */

/*! @name VSECDMA_NUM_CHAN_OFF - Number of Implemented Channels Register. */
/*! @{ */

#define PCIE_RC_VSECDMA_NUM_CHAN_OFF_NUM_DMA_WR_CHAN_MASK (0x3FFU)
#define PCIE_RC_VSECDMA_NUM_CHAN_OFF_NUM_DMA_WR_CHAN_SHIFT (0U)
/*! NUM_DMA_WR_CHAN - This field provides information regarding the number of implemented write channels. */
#define PCIE_RC_VSECDMA_NUM_CHAN_OFF_NUM_DMA_WR_CHAN(x) (((uint32_t)(((uint32_t)(x)) << PCIE_RC_VSECDMA_NUM_CHAN_OFF_NUM_DMA_WR_CHAN_SHIFT)) & PCIE_RC_VSECDMA_NUM_CHAN_OFF_NUM_DMA_WR_CHAN_MASK)

#define PCIE_RC_VSECDMA_NUM_CHAN_OFF_NUM_DMA_RD_CHAN_MASK (0x3FF0000U)
#define PCIE_RC_VSECDMA_NUM_CHAN_OFF_NUM_DMA_RD_CHAN_SHIFT (16U)
/*! NUM_DMA_RD_CHAN - This field provides information regarding the number of implemented read channels. */
#define PCIE_RC_VSECDMA_NUM_CHAN_OFF_NUM_DMA_RD_CHAN(x) (((uint32_t)(((uint32_t)(x)) << PCIE_RC_VSECDMA_NUM_CHAN_OFF_NUM_DMA_RD_CHAN_SHIFT)) & PCIE_RC_VSECDMA_NUM_CHAN_OFF_NUM_DMA_RD_CHAN_MASK)
/*! @} */

/*! @name VSECDMA_UNROLL_ADDR_OFFSET_LOW_OFF - DMA Register Map Start Address Offset Low Register. */
/*! @{ */

#define PCIE_RC_VSECDMA_UNROLL_ADDR_OFFSET_LOW_OFF_UNROLL_ADDR_OFFSET_LOW_MASK (0xFFFFFFFFU)
#define PCIE_RC_VSECDMA_UNROLL_ADDR_OFFSET_LOW_OFF_UNROLL_ADDR_OFFSET_LOW_SHIFT (0U)
/*! UNROLL_ADDR_OFFSET_LOW - BAR address offset, 32-bit LSB. */
#define PCIE_RC_VSECDMA_UNROLL_ADDR_OFFSET_LOW_OFF_UNROLL_ADDR_OFFSET_LOW(x) (((uint32_t)(((uint32_t)(x)) << PCIE_RC_VSECDMA_UNROLL_ADDR_OFFSET_LOW_OFF_UNROLL_ADDR_OFFSET_LOW_SHIFT)) & PCIE_RC_VSECDMA_UNROLL_ADDR_OFFSET_LOW_OFF_UNROLL_ADDR_OFFSET_LOW_MASK)
/*! @} */

/*! @name VSECDMA_UNROLL_ADDR_OFFSET_HIGH_OFF - DMA Register Map Start Address Offset High Register. */
/*! @{ */

#define PCIE_RC_VSECDMA_UNROLL_ADDR_OFFSET_HIGH_OFF_UNROLL_ADDR_OFFSET_HIGH_MASK (0xFFFFFFFFU)
#define PCIE_RC_VSECDMA_UNROLL_ADDR_OFFSET_HIGH_OFF_UNROLL_ADDR_OFFSET_HIGH_SHIFT (0U)
/*! UNROLL_ADDR_OFFSET_HIGH - BAR address offset, 32-bit MSB. */
#define PCIE_RC_VSECDMA_UNROLL_ADDR_OFFSET_HIGH_OFF_UNROLL_ADDR_OFFSET_HIGH(x) (((uint32_t)(((uint32_t)(x)) << PCIE_RC_VSECDMA_UNROLL_ADDR_OFFSET_HIGH_OFF_UNROLL_ADDR_OFFSET_HIGH_SHIFT)) & PCIE_RC_VSECDMA_UNROLL_ADDR_OFFSET_HIGH_OFF_UNROLL_ADDR_OFFSET_HIGH_MASK)
/*! @} */

/*! @name ACK_LATENCY_TIMER_OFF - Ack Latency Timer and Replay Timer Register. */
/*! @{ */

#define PCIE_RC_ACK_LATENCY_TIMER_OFF_ROUND_TRIP_LATENCY_TIME_LIMIT_MASK (0xFFFFU)
#define PCIE_RC_ACK_LATENCY_TIMER_OFF_ROUND_TRIP_LATENCY_TIME_LIMIT_SHIFT (0U)
/*! ROUND_TRIP_LATENCY_TIME_LIMIT - Ack Latency Timer Limit. */
#define PCIE_RC_ACK_LATENCY_TIMER_OFF_ROUND_TRIP_LATENCY_TIME_LIMIT(x) (((uint32_t)(((uint32_t)(x)) << PCIE_RC_ACK_LATENCY_TIMER_OFF_ROUND_TRIP_LATENCY_TIME_LIMIT_SHIFT)) & PCIE_RC_ACK_LATENCY_TIMER_OFF_ROUND_TRIP_LATENCY_TIME_LIMIT_MASK)

#define PCIE_RC_ACK_LATENCY_TIMER_OFF_REPLAY_TIME_LIMIT_MASK (0xFFFF0000U)
#define PCIE_RC_ACK_LATENCY_TIMER_OFF_REPLAY_TIME_LIMIT_SHIFT (16U)
/*! REPLAY_TIME_LIMIT - Replay Timer Limit. */
#define PCIE_RC_ACK_LATENCY_TIMER_OFF_REPLAY_TIME_LIMIT(x) (((uint32_t)(((uint32_t)(x)) << PCIE_RC_ACK_LATENCY_TIMER_OFF_REPLAY_TIME_LIMIT_SHIFT)) & PCIE_RC_ACK_LATENCY_TIMER_OFF_REPLAY_TIME_LIMIT_MASK)
/*! @} */

/*! @name VENDOR_SPEC_DLLP_OFF - Vendor Specific DLLP Register. */
/*! @{ */

#define PCIE_RC_VENDOR_SPEC_DLLP_OFF_VENDOR_SPEC_DLLP_MASK (0xFFFFFFFFU)
#define PCIE_RC_VENDOR_SPEC_DLLP_OFF_VENDOR_SPEC_DLLP_SHIFT (0U)
/*! VENDOR_SPEC_DLLP - Vendor Specific DLLP Register.
 *  0b00000000000000000000000000000000..Zero value
 *  0b11111111111111111111111111111111..Max value
 */
#define PCIE_RC_VENDOR_SPEC_DLLP_OFF_VENDOR_SPEC_DLLP(x) (((uint32_t)(((uint32_t)(x)) << PCIE_RC_VENDOR_SPEC_DLLP_OFF_VENDOR_SPEC_DLLP_SHIFT)) & PCIE_RC_VENDOR_SPEC_DLLP_OFF_VENDOR_SPEC_DLLP_MASK)
/*! @} */

/*! @name PORT_FORCE_OFF - Port Force Link Register. */
/*! @{ */

#define PCIE_RC_PORT_FORCE_OFF_LINK_NUM_MASK     (0xFFU)
#define PCIE_RC_PORT_FORCE_OFF_LINK_NUM_SHIFT    (0U)
/*! LINK_NUM - Link Number. */
#define PCIE_RC_PORT_FORCE_OFF_LINK_NUM(x)       (((uint32_t)(((uint32_t)(x)) << PCIE_RC_PORT_FORCE_OFF_LINK_NUM_SHIFT)) & PCIE_RC_PORT_FORCE_OFF_LINK_NUM_MASK)

#define PCIE_RC_PORT_FORCE_OFF_FORCED_LTSSM_MASK (0xF00U)
#define PCIE_RC_PORT_FORCE_OFF_FORCED_LTSSM_SHIFT (8U)
/*! FORCED_LTSSM - Forced Link Command. */
#define PCIE_RC_PORT_FORCE_OFF_FORCED_LTSSM(x)   (((uint32_t)(((uint32_t)(x)) << PCIE_RC_PORT_FORCE_OFF_FORCED_LTSSM_SHIFT)) & PCIE_RC_PORT_FORCE_OFF_FORCED_LTSSM_MASK)

#define PCIE_RC_PORT_FORCE_OFF_FORCE_EN_MASK     (0x8000U)
#define PCIE_RC_PORT_FORCE_OFF_FORCE_EN_SHIFT    (15U)
/*! FORCE_EN - Force Link.
 *  0b0..Disable
 *  0b1..Enable
 */
#define PCIE_RC_PORT_FORCE_OFF_FORCE_EN(x)       (((uint32_t)(((uint32_t)(x)) << PCIE_RC_PORT_FORCE_OFF_FORCE_EN_SHIFT)) & PCIE_RC_PORT_FORCE_OFF_FORCE_EN_MASK)

#define PCIE_RC_PORT_FORCE_OFF_LINK_STATE_MASK   (0x3F0000U)
#define PCIE_RC_PORT_FORCE_OFF_LINK_STATE_SHIFT  (16U)
/*! LINK_STATE - Forced LTSSM State. */
#define PCIE_RC_PORT_FORCE_OFF_LINK_STATE(x)     (((uint32_t)(((uint32_t)(x)) << PCIE_RC_PORT_FORCE_OFF_LINK_STATE_SHIFT)) & PCIE_RC_PORT_FORCE_OFF_LINK_STATE_MASK)

#define PCIE_RC_PORT_FORCE_OFF_SUPPORT_PART_LANES_RXEI_EXIT_MASK (0x400000U)
#define PCIE_RC_PORT_FORCE_OFF_SUPPORT_PART_LANES_RXEI_EXIT_SHIFT (22U)
/*! SUPPORT_PART_LANES_RXEI_EXIT - Support LTSSM transition from Polling.
 *  0b0..Any lanes receives 8 consecutive TS OS and all predetermined lanes have Rx ElecIdle exit, LTSSM moves
 *       from Polling.Active to Polling.Config. This is legacy mode from Base Spec. Any predetermined lanes are still
 *       on Rx ElecIdle, LTSSM moves from Polling.Active to Polling.Compliance.
 *  0b1..Any lanes receives 8 consecutive TS OSs, LTSSM moves from Polling.Active to Polling.Config. If all lanes
 *       do not receive 8 consecutive TS OSs and any predetermined lanes are still on Rx ElecIdle, LTSSM moves from
 *       Polling.Active to Polling.Compliance.
 */
#define PCIE_RC_PORT_FORCE_OFF_SUPPORT_PART_LANES_RXEI_EXIT(x) (((uint32_t)(((uint32_t)(x)) << PCIE_RC_PORT_FORCE_OFF_SUPPORT_PART_LANES_RXEI_EXIT_SHIFT)) & PCIE_RC_PORT_FORCE_OFF_SUPPORT_PART_LANES_RXEI_EXIT_MASK)

#define PCIE_RC_PORT_FORCE_OFF_DO_DESKEW_FOR_SRIS_MASK (0x800000U)
#define PCIE_RC_PORT_FORCE_OFF_DO_DESKEW_FOR_SRIS_SHIFT (23U)
/*! DO_DESKEW_FOR_SRIS - DO_DESKEW_FOR_SRIS */
#define PCIE_RC_PORT_FORCE_OFF_DO_DESKEW_FOR_SRIS(x) (((uint32_t)(((uint32_t)(x)) << PCIE_RC_PORT_FORCE_OFF_DO_DESKEW_FOR_SRIS_SHIFT)) & PCIE_RC_PORT_FORCE_OFF_DO_DESKEW_FOR_SRIS_MASK)
/*! @} */

/*! @name ACK_F_ASPM_CTRL_OFF - Ack Frequency and L0-L1 ASPM Control Register. */
/*! @{ */

#define PCIE_RC_ACK_F_ASPM_CTRL_OFF_ACK_FREQ_MASK (0xFFU)
#define PCIE_RC_ACK_F_ASPM_CTRL_OFF_ACK_FREQ_SHIFT (0U)
/*! ACK_FREQ - Ack Frequency.
 *  0b00000000..The value '0' indicates that this Ack Frequency Counter feature is turned off.
 *  0b11111111..Any value between 1 and 255 indicates that the controller will schedule a high-priority ACK after receiving the specified number of TLPs.
 */
#define PCIE_RC_ACK_F_ASPM_CTRL_OFF_ACK_FREQ(x)  (((uint32_t)(((uint32_t)(x)) << PCIE_RC_ACK_F_ASPM_CTRL_OFF_ACK_FREQ_SHIFT)) & PCIE_RC_ACK_F_ASPM_CTRL_OFF_ACK_FREQ_MASK)

#define PCIE_RC_ACK_F_ASPM_CTRL_OFF_ACK_N_FTS_MASK (0xFF00U)
#define PCIE_RC_ACK_F_ASPM_CTRL_OFF_ACK_N_FTS_SHIFT (8U)
/*! ACK_N_FTS - The number of Fast Training Sequence(N_FTS) ordered sets to be transmitted when transitioning from L0s to L0.
 *  0b00000000..The controller does not support a value of zero; a value of zero can cause the LTSSM to go into the recovery state when exiting from L0s.
 *  0b11111111..The maximum number of FTS ordered-sets that a component can request is 255.
 */
#define PCIE_RC_ACK_F_ASPM_CTRL_OFF_ACK_N_FTS(x) (((uint32_t)(((uint32_t)(x)) << PCIE_RC_ACK_F_ASPM_CTRL_OFF_ACK_N_FTS_SHIFT)) & PCIE_RC_ACK_F_ASPM_CTRL_OFF_ACK_N_FTS_MASK)

#define PCIE_RC_ACK_F_ASPM_CTRL_OFF_COMMON_CLK_N_FTS_MASK (0xFF0000U)
#define PCIE_RC_ACK_F_ASPM_CTRL_OFF_COMMON_CLK_N_FTS_SHIFT (16U)
/*! COMMON_CLK_N_FTS - Common Clock N_FTS.
 *  0b00000000..The controller does not support a value of zero; a value of zero can cause the LTSSM to go into the recovery state when exiting from L0s.
 *  0b11111111..The maximum number of FTS ordered-sets that a component can request is 255.
 */
#define PCIE_RC_ACK_F_ASPM_CTRL_OFF_COMMON_CLK_N_FTS(x) (((uint32_t)(((uint32_t)(x)) << PCIE_RC_ACK_F_ASPM_CTRL_OFF_COMMON_CLK_N_FTS_SHIFT)) & PCIE_RC_ACK_F_ASPM_CTRL_OFF_COMMON_CLK_N_FTS_MASK)

#define PCIE_RC_ACK_F_ASPM_CTRL_OFF_L0S_ENTRANCE_LATENCY_MASK (0x7000000U)
#define PCIE_RC_ACK_F_ASPM_CTRL_OFF_L0S_ENTRANCE_LATENCY_SHIFT (24U)
/*! L0S_ENTRANCE_LATENCY - L0s Entrance Latency.
 *  0b000..1 us
 *  0b001..2 us
 *  0b010..3 us
 *  0b011..4 us
 *  0b100..5 us
 *  0b101..6 us
 *  0b110..7 US
 *  0b111..7 us
 */
#define PCIE_RC_ACK_F_ASPM_CTRL_OFF_L0S_ENTRANCE_LATENCY(x) (((uint32_t)(((uint32_t)(x)) << PCIE_RC_ACK_F_ASPM_CTRL_OFF_L0S_ENTRANCE_LATENCY_SHIFT)) & PCIE_RC_ACK_F_ASPM_CTRL_OFF_L0S_ENTRANCE_LATENCY_MASK)

#define PCIE_RC_ACK_F_ASPM_CTRL_OFF_L1_ENTRANCE_LATENCY_MASK (0x38000000U)
#define PCIE_RC_ACK_F_ASPM_CTRL_OFF_L1_ENTRANCE_LATENCY_SHIFT (27U)
/*! L1_ENTRANCE_LATENCY - L1 Entrance Latency.
 *  0b000..1 us
 *  0b001..2 us
 *  0b010..4 us
 *  0b011..8 us
 *  0b100..16 us
 *  0b101..32 us
 *  0b110..64Us
 *  0b111..64 us
 */
#define PCIE_RC_ACK_F_ASPM_CTRL_OFF_L1_ENTRANCE_LATENCY(x) (((uint32_t)(((uint32_t)(x)) << PCIE_RC_ACK_F_ASPM_CTRL_OFF_L1_ENTRANCE_LATENCY_SHIFT)) & PCIE_RC_ACK_F_ASPM_CTRL_OFF_L1_ENTRANCE_LATENCY_MASK)

#define PCIE_RC_ACK_F_ASPM_CTRL_OFF_ENTER_ASPM_MASK (0x40000000U)
#define PCIE_RC_ACK_F_ASPM_CTRL_OFF_ENTER_ASPM_SHIFT (30U)
/*! ENTER_ASPM - ASPM L1 Entry Control.
 *  0b0..Controller enters ASPM L1 only after idle period during which both receive and transmit are in L0s.
 *  0b1..Controller enters ASPM L1 after a period in which it has been idle.
 */
#define PCIE_RC_ACK_F_ASPM_CTRL_OFF_ENTER_ASPM(x) (((uint32_t)(((uint32_t)(x)) << PCIE_RC_ACK_F_ASPM_CTRL_OFF_ENTER_ASPM_SHIFT)) & PCIE_RC_ACK_F_ASPM_CTRL_OFF_ENTER_ASPM_MASK)

#define PCIE_RC_ACK_F_ASPM_CTRL_OFF_ASPM_L1_TIMER_ENABLE_MASK (0x80000000U)
#define PCIE_RC_ACK_F_ASPM_CTRL_OFF_ASPM_L1_TIMER_ENABLE_SHIFT (31U)
/*! ASPM_L1_TIMER_ENABLE - ASPM L1 Timer Enable.
 *  0b0..PM controller will initiate entry into L1 as soon as all the L1 idle conditions are bypassed. This
 *       setting is only recommended when the application implements its own timers.
 *  0b1..PM controller starts the ASPM L1 timer whenever all the L1 idle conditions are met. This is the default recommended behavior
 */
#define PCIE_RC_ACK_F_ASPM_CTRL_OFF_ASPM_L1_TIMER_ENABLE(x) (((uint32_t)(((uint32_t)(x)) << PCIE_RC_ACK_F_ASPM_CTRL_OFF_ASPM_L1_TIMER_ENABLE_SHIFT)) & PCIE_RC_ACK_F_ASPM_CTRL_OFF_ASPM_L1_TIMER_ENABLE_MASK)
/*! @} */

/*! @name PORT_LINK_CTRL_OFF - Port Link Control Register. */
/*! @{ */

#define PCIE_RC_PORT_LINK_CTRL_OFF_VENDOR_SPECIFIC_DLLP_REQ_MASK (0x1U)
#define PCIE_RC_PORT_LINK_CTRL_OFF_VENDOR_SPECIFIC_DLLP_REQ_SHIFT (0U)
/*! VENDOR_SPECIFIC_DLLP_REQ - Vendor Specific DLLP Request.
 *  0b0..This is a self clearing register
 *  0b1..When software writes a '1' to this bit, the controller transmits the DLLP contained in the VENDOR_SPEC_DLLP field of VENDOR_SPEC_DLLP_OFF
 */
#define PCIE_RC_PORT_LINK_CTRL_OFF_VENDOR_SPECIFIC_DLLP_REQ(x) (((uint32_t)(((uint32_t)(x)) << PCIE_RC_PORT_LINK_CTRL_OFF_VENDOR_SPECIFIC_DLLP_REQ_SHIFT)) & PCIE_RC_PORT_LINK_CTRL_OFF_VENDOR_SPECIFIC_DLLP_REQ_MASK)

#define PCIE_RC_PORT_LINK_CTRL_OFF_SCRAMBLE_DISABLE_MASK (0x2U)
#define PCIE_RC_PORT_LINK_CTRL_OFF_SCRAMBLE_DISABLE_SHIFT (1U)
/*! SCRAMBLE_DISABLE - Scramble Disable.
 *  0b0..Disable
 *  0b1..Enable
 */
#define PCIE_RC_PORT_LINK_CTRL_OFF_SCRAMBLE_DISABLE(x) (((uint32_t)(((uint32_t)(x)) << PCIE_RC_PORT_LINK_CTRL_OFF_SCRAMBLE_DISABLE_SHIFT)) & PCIE_RC_PORT_LINK_CTRL_OFF_SCRAMBLE_DISABLE_MASK)

#define PCIE_RC_PORT_LINK_CTRL_OFF_LOOPBACK_ENABLE_MASK (0x4U)
#define PCIE_RC_PORT_LINK_CTRL_OFF_LOOPBACK_ENABLE_SHIFT (2U)
/*! LOOPBACK_ENABLE - Loopback Enable.
 *  0b0..Disable
 *  0b1..Enable
 */
#define PCIE_RC_PORT_LINK_CTRL_OFF_LOOPBACK_ENABLE(x) (((uint32_t)(((uint32_t)(x)) << PCIE_RC_PORT_LINK_CTRL_OFF_LOOPBACK_ENABLE_SHIFT)) & PCIE_RC_PORT_LINK_CTRL_OFF_LOOPBACK_ENABLE_MASK)

#define PCIE_RC_PORT_LINK_CTRL_OFF_RESET_ASSERT_MASK (0x8U)
#define PCIE_RC_PORT_LINK_CTRL_OFF_RESET_ASSERT_SHIFT (3U)
/*! RESET_ASSERT - Reset Assert.
 *  0b0..Clear
 *  0b1..Set
 */
#define PCIE_RC_PORT_LINK_CTRL_OFF_RESET_ASSERT(x) (((uint32_t)(((uint32_t)(x)) << PCIE_RC_PORT_LINK_CTRL_OFF_RESET_ASSERT_SHIFT)) & PCIE_RC_PORT_LINK_CTRL_OFF_RESET_ASSERT_MASK)

#define PCIE_RC_PORT_LINK_CTRL_OFF_DLL_LINK_EN_MASK (0x20U)
#define PCIE_RC_PORT_LINK_CTRL_OFF_DLL_LINK_EN_SHIFT (5U)
/*! DLL_LINK_EN - DLL Link Enable.
 *  0b0..The controller does not transmit InitFC DLLPs and does not establish a link.
 *  0b1..Enables link initialization.
 */
#define PCIE_RC_PORT_LINK_CTRL_OFF_DLL_LINK_EN(x) (((uint32_t)(((uint32_t)(x)) << PCIE_RC_PORT_LINK_CTRL_OFF_DLL_LINK_EN_SHIFT)) & PCIE_RC_PORT_LINK_CTRL_OFF_DLL_LINK_EN_MASK)

#define PCIE_RC_PORT_LINK_CTRL_OFF_LINK_DISABLE_MASK (0x40U)
#define PCIE_RC_PORT_LINK_CTRL_OFF_LINK_DISABLE_SHIFT (6U)
/*! LINK_DISABLE - LINK_DISABLE is an internally reserved field. */
#define PCIE_RC_PORT_LINK_CTRL_OFF_LINK_DISABLE(x) (((uint32_t)(((uint32_t)(x)) << PCIE_RC_PORT_LINK_CTRL_OFF_LINK_DISABLE_SHIFT)) & PCIE_RC_PORT_LINK_CTRL_OFF_LINK_DISABLE_MASK)

#define PCIE_RC_PORT_LINK_CTRL_OFF_FAST_LINK_MODE_MASK (0x80U)
#define PCIE_RC_PORT_LINK_CTRL_OFF_FAST_LINK_MODE_SHIFT (7U)
/*! FAST_LINK_MODE - Fast Link Mode.
 *  0b0..Disable
 *  0b1..Enable
 */
#define PCIE_RC_PORT_LINK_CTRL_OFF_FAST_LINK_MODE(x) (((uint32_t)(((uint32_t)(x)) << PCIE_RC_PORT_LINK_CTRL_OFF_FAST_LINK_MODE_SHIFT)) & PCIE_RC_PORT_LINK_CTRL_OFF_FAST_LINK_MODE_MASK)

#define PCIE_RC_PORT_LINK_CTRL_OFF_LINK_RATE_MASK (0xF00U)
#define PCIE_RC_PORT_LINK_CTRL_OFF_LINK_RATE_SHIFT (8U)
/*! LINK_RATE - LINK_RATE is an internally reserved field. */
#define PCIE_RC_PORT_LINK_CTRL_OFF_LINK_RATE(x)  (((uint32_t)(((uint32_t)(x)) << PCIE_RC_PORT_LINK_CTRL_OFF_LINK_RATE_SHIFT)) & PCIE_RC_PORT_LINK_CTRL_OFF_LINK_RATE_MASK)

#define PCIE_RC_PORT_LINK_CTRL_OFF_LINK_CAPABLE_MASK (0x3F0000U)
#define PCIE_RC_PORT_LINK_CTRL_OFF_LINK_CAPABLE_SHIFT (16U)
/*! LINK_CAPABLE - Link Mode Enable.
 *  0b000001..x1
 *  0b000011..x2
 *  0b000111..x4
 *  0b001111..x8
 *  0b011111..x16
 *  0b111111..x32 (not supported)
 */
#define PCIE_RC_PORT_LINK_CTRL_OFF_LINK_CAPABLE(x) (((uint32_t)(((uint32_t)(x)) << PCIE_RC_PORT_LINK_CTRL_OFF_LINK_CAPABLE_SHIFT)) & PCIE_RC_PORT_LINK_CTRL_OFF_LINK_CAPABLE_MASK)

#define PCIE_RC_PORT_LINK_CTRL_OFF_BEACON_ENABLE_MASK (0x1000000U)
#define PCIE_RC_PORT_LINK_CTRL_OFF_BEACON_ENABLE_SHIFT (24U)
/*! BEACON_ENABLE - BEACON_ENABLE is an internally reserved field. */
#define PCIE_RC_PORT_LINK_CTRL_OFF_BEACON_ENABLE(x) (((uint32_t)(((uint32_t)(x)) << PCIE_RC_PORT_LINK_CTRL_OFF_BEACON_ENABLE_SHIFT)) & PCIE_RC_PORT_LINK_CTRL_OFF_BEACON_ENABLE_MASK)

#define PCIE_RC_PORT_LINK_CTRL_OFF_CORRUPT_LCRC_ENABLE_MASK (0x2000000U)
#define PCIE_RC_PORT_LINK_CTRL_OFF_CORRUPT_LCRC_ENABLE_SHIFT (25U)
/*! CORRUPT_LCRC_ENABLE - CORRUPT_LCRC_ENABLE is an internally reserved field. */
#define PCIE_RC_PORT_LINK_CTRL_OFF_CORRUPT_LCRC_ENABLE(x) (((uint32_t)(((uint32_t)(x)) << PCIE_RC_PORT_LINK_CTRL_OFF_CORRUPT_LCRC_ENABLE_SHIFT)) & PCIE_RC_PORT_LINK_CTRL_OFF_CORRUPT_LCRC_ENABLE_MASK)

#define PCIE_RC_PORT_LINK_CTRL_OFF_EXTENDED_SYNCH_MASK (0x4000000U)
#define PCIE_RC_PORT_LINK_CTRL_OFF_EXTENDED_SYNCH_SHIFT (26U)
/*! EXTENDED_SYNCH - EXTENDED_SYNCH is an internally reserved field. */
#define PCIE_RC_PORT_LINK_CTRL_OFF_EXTENDED_SYNCH(x) (((uint32_t)(((uint32_t)(x)) << PCIE_RC_PORT_LINK_CTRL_OFF_EXTENDED_SYNCH_SHIFT)) & PCIE_RC_PORT_LINK_CTRL_OFF_EXTENDED_SYNCH_MASK)

#define PCIE_RC_PORT_LINK_CTRL_OFF_TRANSMIT_LANE_REVERSALE_ENABLE_MASK (0x8000000U)
#define PCIE_RC_PORT_LINK_CTRL_OFF_TRANSMIT_LANE_REVERSALE_ENABLE_SHIFT (27U)
/*! TRANSMIT_LANE_REVERSALE_ENABLE - TRANSMIT_LANE_REVERSALE_ENABLE is an internally reserved field. */
#define PCIE_RC_PORT_LINK_CTRL_OFF_TRANSMIT_LANE_REVERSALE_ENABLE(x) (((uint32_t)(((uint32_t)(x)) << PCIE_RC_PORT_LINK_CTRL_OFF_TRANSMIT_LANE_REVERSALE_ENABLE_SHIFT)) & PCIE_RC_PORT_LINK_CTRL_OFF_TRANSMIT_LANE_REVERSALE_ENABLE_MASK)
/*! @} */

/*! @name LANE_SKEW_OFF - Lane Skew Register. */
/*! @{ */

#define PCIE_RC_LANE_SKEW_OFF_INSERT_LANE_SKEW_MASK (0xFFFFFFU)
#define PCIE_RC_LANE_SKEW_OFF_INSERT_LANE_SKEW_SHIFT (0U)
/*! INSERT_LANE_SKEW - INSERT_LANE_SKEW is an internally reserved field.
 *  0b000000000000000000000000..Zero value
 *  0b000000000000000011111111..Max value
 */
#define PCIE_RC_LANE_SKEW_OFF_INSERT_LANE_SKEW(x) (((uint32_t)(((uint32_t)(x)) << PCIE_RC_LANE_SKEW_OFF_INSERT_LANE_SKEW_SHIFT)) & PCIE_RC_LANE_SKEW_OFF_INSERT_LANE_SKEW_MASK)

#define PCIE_RC_LANE_SKEW_OFF_FLOW_CTRL_DISABLE_MASK (0x1000000U)
#define PCIE_RC_LANE_SKEW_OFF_FLOW_CTRL_DISABLE_SHIFT (24U)
/*! FLOW_CTRL_DISABLE - Flow Control Disable.
 *  0b0..Disable
 *  0b1..Enable
 */
#define PCIE_RC_LANE_SKEW_OFF_FLOW_CTRL_DISABLE(x) (((uint32_t)(((uint32_t)(x)) << PCIE_RC_LANE_SKEW_OFF_FLOW_CTRL_DISABLE_SHIFT)) & PCIE_RC_LANE_SKEW_OFF_FLOW_CTRL_DISABLE_MASK)

#define PCIE_RC_LANE_SKEW_OFF_ACK_NAK_DISABLE_MASK (0x2000000U)
#define PCIE_RC_LANE_SKEW_OFF_ACK_NAK_DISABLE_SHIFT (25U)
/*! ACK_NAK_DISABLE - Ack/Nak Disable.
 *  0b0..Disable
 *  0b1..Enable
 */
#define PCIE_RC_LANE_SKEW_OFF_ACK_NAK_DISABLE(x) (((uint32_t)(((uint32_t)(x)) << PCIE_RC_LANE_SKEW_OFF_ACK_NAK_DISABLE_SHIFT)) & PCIE_RC_LANE_SKEW_OFF_ACK_NAK_DISABLE_MASK)

#define PCIE_RC_LANE_SKEW_OFF_ELASTIC_BUFFER_MODE_MASK (0x4000000U)
#define PCIE_RC_LANE_SKEW_OFF_ELASTIC_BUFFER_MODE_SHIFT (26U)
/*! ELASTIC_BUFFER_MODE - Selects Elasticity Buffer operating mode:
 *  0b0..Nominal Half Full Buffer mode
 *  0b1..Nominal Empty Buffer Mode
 */
#define PCIE_RC_LANE_SKEW_OFF_ELASTIC_BUFFER_MODE(x) (((uint32_t)(((uint32_t)(x)) << PCIE_RC_LANE_SKEW_OFF_ELASTIC_BUFFER_MODE_SHIFT)) & PCIE_RC_LANE_SKEW_OFF_ELASTIC_BUFFER_MODE_MASK)

#define PCIE_RC_LANE_SKEW_OFF_IMPLEMENT_NUM_LANES_MASK (0x78000000U)
#define PCIE_RC_LANE_SKEW_OFF_IMPLEMENT_NUM_LANES_SHIFT (27U)
/*! IMPLEMENT_NUM_LANES - Implementation-specific Number of Lanes.
 *  0b0000..1 lane
 *  0b0001..2 lanes
 *  0b0011..4 lanes
 *  0b0111..8 lanes
 *  0b1111..16 lanes
 */
#define PCIE_RC_LANE_SKEW_OFF_IMPLEMENT_NUM_LANES(x) (((uint32_t)(((uint32_t)(x)) << PCIE_RC_LANE_SKEW_OFF_IMPLEMENT_NUM_LANES_SHIFT)) & PCIE_RC_LANE_SKEW_OFF_IMPLEMENT_NUM_LANES_MASK)

#define PCIE_RC_LANE_SKEW_OFF_DISABLE_LANE_TO_LANE_DESKEW_MASK (0x80000000U)
#define PCIE_RC_LANE_SKEW_OFF_DISABLE_LANE_TO_LANE_DESKEW_SHIFT (31U)
/*! DISABLE_LANE_TO_LANE_DESKEW - Disable Lane-to-Lane Deskew.
 *  0b0..Disable
 *  0b1..Enable
 */
#define PCIE_RC_LANE_SKEW_OFF_DISABLE_LANE_TO_LANE_DESKEW(x) (((uint32_t)(((uint32_t)(x)) << PCIE_RC_LANE_SKEW_OFF_DISABLE_LANE_TO_LANE_DESKEW_SHIFT)) & PCIE_RC_LANE_SKEW_OFF_DISABLE_LANE_TO_LANE_DESKEW_MASK)
/*! @} */

/*! @name TIMER_CTRL_MAX_FUNC_NUM_OFF - Timer Control and Max Function Number Register. */
/*! @{ */

#define PCIE_RC_TIMER_CTRL_MAX_FUNC_NUM_OFF_MAX_FUNC_NUM_MASK (0xFFU)
#define PCIE_RC_TIMER_CTRL_MAX_FUNC_NUM_OFF_MAX_FUNC_NUM_SHIFT (0U)
/*! MAX_FUNC_NUM - Maximum function number that can be used in a request.
 *  0b00000000..Zero value
 *  0b11111111..Max value
 */
#define PCIE_RC_TIMER_CTRL_MAX_FUNC_NUM_OFF_MAX_FUNC_NUM(x) (((uint32_t)(((uint32_t)(x)) << PCIE_RC_TIMER_CTRL_MAX_FUNC_NUM_OFF_MAX_FUNC_NUM_SHIFT)) & PCIE_RC_TIMER_CTRL_MAX_FUNC_NUM_OFF_MAX_FUNC_NUM_MASK)

#define PCIE_RC_TIMER_CTRL_MAX_FUNC_NUM_OFF_TIMER_MOD_REPLAY_TIMER_MASK (0x7C000U)
#define PCIE_RC_TIMER_CTRL_MAX_FUNC_NUM_OFF_TIMER_MOD_REPLAY_TIMER_SHIFT (14U)
/*! TIMER_MOD_REPLAY_TIMER - Replay Timer Limit Modifier. */
#define PCIE_RC_TIMER_CTRL_MAX_FUNC_NUM_OFF_TIMER_MOD_REPLAY_TIMER(x) (((uint32_t)(((uint32_t)(x)) << PCIE_RC_TIMER_CTRL_MAX_FUNC_NUM_OFF_TIMER_MOD_REPLAY_TIMER_SHIFT)) & PCIE_RC_TIMER_CTRL_MAX_FUNC_NUM_OFF_TIMER_MOD_REPLAY_TIMER_MASK)

#define PCIE_RC_TIMER_CTRL_MAX_FUNC_NUM_OFF_TIMER_MOD_ACK_NAK_MASK (0xF80000U)
#define PCIE_RC_TIMER_CTRL_MAX_FUNC_NUM_OFF_TIMER_MOD_ACK_NAK_SHIFT (19U)
/*! TIMER_MOD_ACK_NAK - Ack Latency Timer Modifier. */
#define PCIE_RC_TIMER_CTRL_MAX_FUNC_NUM_OFF_TIMER_MOD_ACK_NAK(x) (((uint32_t)(((uint32_t)(x)) << PCIE_RC_TIMER_CTRL_MAX_FUNC_NUM_OFF_TIMER_MOD_ACK_NAK_SHIFT)) & PCIE_RC_TIMER_CTRL_MAX_FUNC_NUM_OFF_TIMER_MOD_ACK_NAK_MASK)

#define PCIE_RC_TIMER_CTRL_MAX_FUNC_NUM_OFF_UPDATE_FREQ_TIMER_MASK (0x1F000000U)
#define PCIE_RC_TIMER_CTRL_MAX_FUNC_NUM_OFF_UPDATE_FREQ_TIMER_SHIFT (24U)
/*! UPDATE_FREQ_TIMER - UPDATE_FREQ_TIMER is an internally reserved field. */
#define PCIE_RC_TIMER_CTRL_MAX_FUNC_NUM_OFF_UPDATE_FREQ_TIMER(x) (((uint32_t)(((uint32_t)(x)) << PCIE_RC_TIMER_CTRL_MAX_FUNC_NUM_OFF_UPDATE_FREQ_TIMER_SHIFT)) & PCIE_RC_TIMER_CTRL_MAX_FUNC_NUM_OFF_UPDATE_FREQ_TIMER_MASK)

#define PCIE_RC_TIMER_CTRL_MAX_FUNC_NUM_OFF_FAST_LINK_SCALING_FACTOR_MASK (0x60000000U)
#define PCIE_RC_TIMER_CTRL_MAX_FUNC_NUM_OFF_FAST_LINK_SCALING_FACTOR_SHIFT (29U)
/*! FAST_LINK_SCALING_FACTOR - Fast Link Timer Scaling Factor.
 *  0b00..Scaling Factor is 1024 (1ms is 1us). When the LTSSM is in Config or L12 Entry State, 1ms timer is 2us,
 *        2ms timer is 4us and 3ms timer is 6us.
 *  0b01..Scaling Factor is 256 (1ms is 4us)
 *  0b10..Scaling Factor is 64 (1ms is 16us)
 *  0b11..Scaling Factor is 16 (1ms is 64us)
 */
#define PCIE_RC_TIMER_CTRL_MAX_FUNC_NUM_OFF_FAST_LINK_SCALING_FACTOR(x) (((uint32_t)(((uint32_t)(x)) << PCIE_RC_TIMER_CTRL_MAX_FUNC_NUM_OFF_FAST_LINK_SCALING_FACTOR_SHIFT)) & PCIE_RC_TIMER_CTRL_MAX_FUNC_NUM_OFF_FAST_LINK_SCALING_FACTOR_MASK)
/*! @} */

/*! @name SYMBOL_TIMER_FILTER_1_OFF - Symbol Timer Register and Filter Mask 1 Register. */
/*! @{ */

#define PCIE_RC_SYMBOL_TIMER_FILTER_1_OFF_SKP_INT_VAL_MASK (0x7FFU)
#define PCIE_RC_SYMBOL_TIMER_FILTER_1_OFF_SKP_INT_VAL_SHIFT (0U)
/*! SKP_INT_VAL - SKP Interval Value. */
#define PCIE_RC_SYMBOL_TIMER_FILTER_1_OFF_SKP_INT_VAL(x) (((uint32_t)(((uint32_t)(x)) << PCIE_RC_SYMBOL_TIMER_FILTER_1_OFF_SKP_INT_VAL_SHIFT)) & PCIE_RC_SYMBOL_TIMER_FILTER_1_OFF_SKP_INT_VAL_MASK)

#define PCIE_RC_SYMBOL_TIMER_FILTER_1_OFF_EIDLE_TIMER_MASK (0x7800U)
#define PCIE_RC_SYMBOL_TIMER_FILTER_1_OFF_EIDLE_TIMER_SHIFT (11U)
/*! EIDLE_TIMER - EIDLE_TIMER is an internally reserved field. */
#define PCIE_RC_SYMBOL_TIMER_FILTER_1_OFF_EIDLE_TIMER(x) (((uint32_t)(((uint32_t)(x)) << PCIE_RC_SYMBOL_TIMER_FILTER_1_OFF_EIDLE_TIMER_SHIFT)) & PCIE_RC_SYMBOL_TIMER_FILTER_1_OFF_EIDLE_TIMER_MASK)

#define PCIE_RC_SYMBOL_TIMER_FILTER_1_OFF_DISABLE_FC_WD_TIMER_MASK (0x8000U)
#define PCIE_RC_SYMBOL_TIMER_FILTER_1_OFF_DISABLE_FC_WD_TIMER_SHIFT (15U)
/*! DISABLE_FC_WD_TIMER - Disable FC Watchdog Timer.
 *  0b0..Disable
 *  0b1..Enable
 */
#define PCIE_RC_SYMBOL_TIMER_FILTER_1_OFF_DISABLE_FC_WD_TIMER(x) (((uint32_t)(((uint32_t)(x)) << PCIE_RC_SYMBOL_TIMER_FILTER_1_OFF_DISABLE_FC_WD_TIMER_SHIFT)) & PCIE_RC_SYMBOL_TIMER_FILTER_1_OFF_DISABLE_FC_WD_TIMER_MASK)

#define PCIE_RC_SYMBOL_TIMER_FILTER_1_OFF_MASK_RADM_1_MASK (0xFFFF0000U)
#define PCIE_RC_SYMBOL_TIMER_FILTER_1_OFF_MASK_RADM_1_SHIFT (16U)
/*! MASK_RADM_1 - Filter Mask 1.
 *  0b0000000000000000..Zero value
 *  0b1111111111111111..Max value
 */
#define PCIE_RC_SYMBOL_TIMER_FILTER_1_OFF_MASK_RADM_1(x) (((uint32_t)(((uint32_t)(x)) << PCIE_RC_SYMBOL_TIMER_FILTER_1_OFF_MASK_RADM_1_SHIFT)) & PCIE_RC_SYMBOL_TIMER_FILTER_1_OFF_MASK_RADM_1_MASK)
/*! @} */

/*! @name FILTER_MASK_2_OFF - Filter Mask 2 Register. */
/*! @{ */

#define PCIE_RC_FILTER_MASK_2_OFF_MASK_RADM_2_MASK (0xFFFFFFFFU)
#define PCIE_RC_FILTER_MASK_2_OFF_MASK_RADM_2_SHIFT (0U)
/*! MASK_RADM_2 - Filter Mask 2.
 *  0b00000000000000000000000000000000..Zero value
 *  0b11111111111111111111111111111111..Max value
 */
#define PCIE_RC_FILTER_MASK_2_OFF_MASK_RADM_2(x) (((uint32_t)(((uint32_t)(x)) << PCIE_RC_FILTER_MASK_2_OFF_MASK_RADM_2_SHIFT)) & PCIE_RC_FILTER_MASK_2_OFF_MASK_RADM_2_MASK)
/*! @} */

/*! @name PL_DEBUG0_OFF - Debug Register 0. */
/*! @{ */

#define PCIE_RC_PL_DEBUG0_OFF_DEB_REG_0_MASK     (0xFFFFFFFFU)
#define PCIE_RC_PL_DEBUG0_OFF_DEB_REG_0_SHIFT    (0U)
/*! DEB_REG_0 - The value on cxpl_debug_info[31:0].
 *  0b00000000000000000000000000000000..Zero value.
 *  0b11111111111111111111111111111111..Max value.
 */
#define PCIE_RC_PL_DEBUG0_OFF_DEB_REG_0(x)       (((uint32_t)(((uint32_t)(x)) << PCIE_RC_PL_DEBUG0_OFF_DEB_REG_0_SHIFT)) & PCIE_RC_PL_DEBUG0_OFF_DEB_REG_0_MASK)
/*! @} */

/*! @name PL_DEBUG1_OFF - Debug Register 1. */
/*! @{ */

#define PCIE_RC_PL_DEBUG1_OFF_DEB_REG_1_MASK     (0xFFFFFFFFU)
#define PCIE_RC_PL_DEBUG1_OFF_DEB_REG_1_SHIFT    (0U)
/*! DEB_REG_1 - The value on cxpl_debug_info[63:32].
 *  0b00000000000000000000000000000000..Zero value.
 *  0b11111111111111111111111111111111..Max value.
 */
#define PCIE_RC_PL_DEBUG1_OFF_DEB_REG_1(x)       (((uint32_t)(((uint32_t)(x)) << PCIE_RC_PL_DEBUG1_OFF_DEB_REG_1_SHIFT)) & PCIE_RC_PL_DEBUG1_OFF_DEB_REG_1_MASK)
/*! @} */

/*! @name TX_P_FC_CREDIT_STATUS_OFF - Transmit Posted FC Credit Status. */
/*! @{ */

#define PCIE_RC_TX_P_FC_CREDIT_STATUS_OFF_TX_P_DATA_FC_CREDIT_MASK (0xFFFU)
#define PCIE_RC_TX_P_FC_CREDIT_STATUS_OFF_TX_P_DATA_FC_CREDIT_SHIFT (0U)
/*! TX_P_DATA_FC_CREDIT - Transmit Posted Data FC Credits. */
#define PCIE_RC_TX_P_FC_CREDIT_STATUS_OFF_TX_P_DATA_FC_CREDIT(x) (((uint32_t)(((uint32_t)(x)) << PCIE_RC_TX_P_FC_CREDIT_STATUS_OFF_TX_P_DATA_FC_CREDIT_SHIFT)) & PCIE_RC_TX_P_FC_CREDIT_STATUS_OFF_TX_P_DATA_FC_CREDIT_MASK)

#define PCIE_RC_TX_P_FC_CREDIT_STATUS_OFF_TX_P_HEADER_FC_CREDIT_MASK (0xFF000U)
#define PCIE_RC_TX_P_FC_CREDIT_STATUS_OFF_TX_P_HEADER_FC_CREDIT_SHIFT (12U)
/*! TX_P_HEADER_FC_CREDIT - Transmit Posted Header FC Credits. */
#define PCIE_RC_TX_P_FC_CREDIT_STATUS_OFF_TX_P_HEADER_FC_CREDIT(x) (((uint32_t)(((uint32_t)(x)) << PCIE_RC_TX_P_FC_CREDIT_STATUS_OFF_TX_P_HEADER_FC_CREDIT_SHIFT)) & PCIE_RC_TX_P_FC_CREDIT_STATUS_OFF_TX_P_HEADER_FC_CREDIT_MASK)

#define PCIE_RC_TX_P_FC_CREDIT_STATUS_OFF_RSVDP_TX_P_FC_CREDIT_STATUS_MASK (0xFFF00000U)
#define PCIE_RC_TX_P_FC_CREDIT_STATUS_OFF_RSVDP_TX_P_FC_CREDIT_STATUS_SHIFT (20U)
/*! RSVDP_TX_P_FC_CREDIT_STATUS - Reserved */
#define PCIE_RC_TX_P_FC_CREDIT_STATUS_OFF_RSVDP_TX_P_FC_CREDIT_STATUS(x) (((uint32_t)(((uint32_t)(x)) << PCIE_RC_TX_P_FC_CREDIT_STATUS_OFF_RSVDP_TX_P_FC_CREDIT_STATUS_SHIFT)) & PCIE_RC_TX_P_FC_CREDIT_STATUS_OFF_RSVDP_TX_P_FC_CREDIT_STATUS_MASK)
/*! @} */

/*! @name TX_NP_FC_CREDIT_STATUS_OFF - Transmit Non-Posted FC Credit Status. */
/*! @{ */

#define PCIE_RC_TX_NP_FC_CREDIT_STATUS_OFF_TX_NP_DATA_FC_CREDIT_MASK (0xFFFU)
#define PCIE_RC_TX_NP_FC_CREDIT_STATUS_OFF_TX_NP_DATA_FC_CREDIT_SHIFT (0U)
/*! TX_NP_DATA_FC_CREDIT - Transmit Non-Posted Data FC Credits. */
#define PCIE_RC_TX_NP_FC_CREDIT_STATUS_OFF_TX_NP_DATA_FC_CREDIT(x) (((uint32_t)(((uint32_t)(x)) << PCIE_RC_TX_NP_FC_CREDIT_STATUS_OFF_TX_NP_DATA_FC_CREDIT_SHIFT)) & PCIE_RC_TX_NP_FC_CREDIT_STATUS_OFF_TX_NP_DATA_FC_CREDIT_MASK)

#define PCIE_RC_TX_NP_FC_CREDIT_STATUS_OFF_TX_NP_HEADER_FC_CREDIT_MASK (0xFF000U)
#define PCIE_RC_TX_NP_FC_CREDIT_STATUS_OFF_TX_NP_HEADER_FC_CREDIT_SHIFT (12U)
/*! TX_NP_HEADER_FC_CREDIT - Transmit Non-Posted Header FC Credits. */
#define PCIE_RC_TX_NP_FC_CREDIT_STATUS_OFF_TX_NP_HEADER_FC_CREDIT(x) (((uint32_t)(((uint32_t)(x)) << PCIE_RC_TX_NP_FC_CREDIT_STATUS_OFF_TX_NP_HEADER_FC_CREDIT_SHIFT)) & PCIE_RC_TX_NP_FC_CREDIT_STATUS_OFF_TX_NP_HEADER_FC_CREDIT_MASK)

#define PCIE_RC_TX_NP_FC_CREDIT_STATUS_OFF_RSVDP_TX_NP_FC_CREDIT_STATUS_MASK (0xFFF00000U)
#define PCIE_RC_TX_NP_FC_CREDIT_STATUS_OFF_RSVDP_TX_NP_FC_CREDIT_STATUS_SHIFT (20U)
/*! RSVDP_TX_NP_FC_CREDIT_STATUS - Reserved */
#define PCIE_RC_TX_NP_FC_CREDIT_STATUS_OFF_RSVDP_TX_NP_FC_CREDIT_STATUS(x) (((uint32_t)(((uint32_t)(x)) << PCIE_RC_TX_NP_FC_CREDIT_STATUS_OFF_RSVDP_TX_NP_FC_CREDIT_STATUS_SHIFT)) & PCIE_RC_TX_NP_FC_CREDIT_STATUS_OFF_RSVDP_TX_NP_FC_CREDIT_STATUS_MASK)
/*! @} */

/*! @name TX_CPL_FC_CREDIT_STATUS_OFF - Transmit Completion FC Credit Status */
/*! @{ */

#define PCIE_RC_TX_CPL_FC_CREDIT_STATUS_OFF_TX_CPL_DATA_FC_CREDIT_MASK (0xFFFU)
#define PCIE_RC_TX_CPL_FC_CREDIT_STATUS_OFF_TX_CPL_DATA_FC_CREDIT_SHIFT (0U)
/*! TX_CPL_DATA_FC_CREDIT - Transmit Completion Data FC Credits. */
#define PCIE_RC_TX_CPL_FC_CREDIT_STATUS_OFF_TX_CPL_DATA_FC_CREDIT(x) (((uint32_t)(((uint32_t)(x)) << PCIE_RC_TX_CPL_FC_CREDIT_STATUS_OFF_TX_CPL_DATA_FC_CREDIT_SHIFT)) & PCIE_RC_TX_CPL_FC_CREDIT_STATUS_OFF_TX_CPL_DATA_FC_CREDIT_MASK)

#define PCIE_RC_TX_CPL_FC_CREDIT_STATUS_OFF_TX_CPL_HEADER_FC_CREDIT_MASK (0xFF000U)
#define PCIE_RC_TX_CPL_FC_CREDIT_STATUS_OFF_TX_CPL_HEADER_FC_CREDIT_SHIFT (12U)
/*! TX_CPL_HEADER_FC_CREDIT - Transmit Completion Header FC Credits. */
#define PCIE_RC_TX_CPL_FC_CREDIT_STATUS_OFF_TX_CPL_HEADER_FC_CREDIT(x) (((uint32_t)(((uint32_t)(x)) << PCIE_RC_TX_CPL_FC_CREDIT_STATUS_OFF_TX_CPL_HEADER_FC_CREDIT_SHIFT)) & PCIE_RC_TX_CPL_FC_CREDIT_STATUS_OFF_TX_CPL_HEADER_FC_CREDIT_MASK)

#define PCIE_RC_TX_CPL_FC_CREDIT_STATUS_OFF_RSVDP_TX_CPL_FC_CREDIT_STATUS_MASK (0xFFF00000U)
#define PCIE_RC_TX_CPL_FC_CREDIT_STATUS_OFF_RSVDP_TX_CPL_FC_CREDIT_STATUS_SHIFT (20U)
/*! RSVDP_TX_CPL_FC_CREDIT_STATUS - Reserved */
#define PCIE_RC_TX_CPL_FC_CREDIT_STATUS_OFF_RSVDP_TX_CPL_FC_CREDIT_STATUS(x) (((uint32_t)(((uint32_t)(x)) << PCIE_RC_TX_CPL_FC_CREDIT_STATUS_OFF_RSVDP_TX_CPL_FC_CREDIT_STATUS_SHIFT)) & PCIE_RC_TX_CPL_FC_CREDIT_STATUS_OFF_RSVDP_TX_CPL_FC_CREDIT_STATUS_MASK)
/*! @} */

/*! @name QUEUE_STATUS_OFF - Queue Status. */
/*! @{ */

#define PCIE_RC_QUEUE_STATUS_OFF_RX_TLP_FC_CREDIT_NON_RETURN_MASK (0x1U)
#define PCIE_RC_QUEUE_STATUS_OFF_RX_TLP_FC_CREDIT_NON_RETURN_SHIFT (0U)
/*! RX_TLP_FC_CREDIT_NON_RETURN - Received TLP FC Credits Not Returned.
 *  0b0..Clear
 *  0b1..Indicates that the controller has received a TLP but has not yet sent an UpdateFC DLLP indicating that
 *       the credits for that TLP have been restored by the receiver at the other end of the link.
 */
#define PCIE_RC_QUEUE_STATUS_OFF_RX_TLP_FC_CREDIT_NON_RETURN(x) (((uint32_t)(((uint32_t)(x)) << PCIE_RC_QUEUE_STATUS_OFF_RX_TLP_FC_CREDIT_NON_RETURN_SHIFT)) & PCIE_RC_QUEUE_STATUS_OFF_RX_TLP_FC_CREDIT_NON_RETURN_MASK)

#define PCIE_RC_QUEUE_STATUS_OFF_TX_RETRY_BUFFER_NE_MASK (0x2U)
#define PCIE_RC_QUEUE_STATUS_OFF_TX_RETRY_BUFFER_NE_SHIFT (1U)
/*! TX_RETRY_BUFFER_NE - Transmit Retry Buffer Not Empty.
 *  0b0..Clear
 *  0b1..Indicates that there is data in the transmit retry buffer.
 */
#define PCIE_RC_QUEUE_STATUS_OFF_TX_RETRY_BUFFER_NE(x) (((uint32_t)(((uint32_t)(x)) << PCIE_RC_QUEUE_STATUS_OFF_TX_RETRY_BUFFER_NE_SHIFT)) & PCIE_RC_QUEUE_STATUS_OFF_TX_RETRY_BUFFER_NE_MASK)

#define PCIE_RC_QUEUE_STATUS_OFF_RX_QUEUE_NON_EMPTY_MASK (0x4U)
#define PCIE_RC_QUEUE_STATUS_OFF_RX_QUEUE_NON_EMPTY_SHIFT (2U)
/*! RX_QUEUE_NON_EMPTY - Receive Credit Queue Not Empty.
 *  0b0..Clear
 *  0b1..Indicates there is data in one or more of the receive buffers.
 */
#define PCIE_RC_QUEUE_STATUS_OFF_RX_QUEUE_NON_EMPTY(x) (((uint32_t)(((uint32_t)(x)) << PCIE_RC_QUEUE_STATUS_OFF_RX_QUEUE_NON_EMPTY_SHIFT)) & PCIE_RC_QUEUE_STATUS_OFF_RX_QUEUE_NON_EMPTY_MASK)

#define PCIE_RC_QUEUE_STATUS_OFF_RX_QUEUE_OVERFLOW_MASK (0x8U)
#define PCIE_RC_QUEUE_STATUS_OFF_RX_QUEUE_OVERFLOW_SHIFT (3U)
/*! RX_QUEUE_OVERFLOW - Receive Credit Queue Overflow.
 *  0b0..Clear
 *  0b1..Indicates insufficient buffer space available to write to the P/NP/CPL credit queue.
 */
#define PCIE_RC_QUEUE_STATUS_OFF_RX_QUEUE_OVERFLOW(x) (((uint32_t)(((uint32_t)(x)) << PCIE_RC_QUEUE_STATUS_OFF_RX_QUEUE_OVERFLOW_SHIFT)) & PCIE_RC_QUEUE_STATUS_OFF_RX_QUEUE_OVERFLOW_MASK)

#define PCIE_RC_QUEUE_STATUS_OFF_RX_SERIALIZATION_Q_NON_EMPTY_MASK (0x2000U)
#define PCIE_RC_QUEUE_STATUS_OFF_RX_SERIALIZATION_Q_NON_EMPTY_SHIFT (13U)
/*! RX_SERIALIZATION_Q_NON_EMPTY - Receive Serialization Queue Not Empty.
 *  0b0..Clear
 *  0b1..Indicates there is data in the serialization queue.
 */
#define PCIE_RC_QUEUE_STATUS_OFF_RX_SERIALIZATION_Q_NON_EMPTY(x) (((uint32_t)(((uint32_t)(x)) << PCIE_RC_QUEUE_STATUS_OFF_RX_SERIALIZATION_Q_NON_EMPTY_SHIFT)) & PCIE_RC_QUEUE_STATUS_OFF_RX_SERIALIZATION_Q_NON_EMPTY_MASK)

#define PCIE_RC_QUEUE_STATUS_OFF_TIMER_MOD_FLOW_CONTROL_MASK (0x1FFF0000U)
#define PCIE_RC_QUEUE_STATUS_OFF_TIMER_MOD_FLOW_CONTROL_SHIFT (16U)
/*! TIMER_MOD_FLOW_CONTROL - FC Latency Timer Override Value. */
#define PCIE_RC_QUEUE_STATUS_OFF_TIMER_MOD_FLOW_CONTROL(x) (((uint32_t)(((uint32_t)(x)) << PCIE_RC_QUEUE_STATUS_OFF_TIMER_MOD_FLOW_CONTROL_SHIFT)) & PCIE_RC_QUEUE_STATUS_OFF_TIMER_MOD_FLOW_CONTROL_MASK)

#define PCIE_RC_QUEUE_STATUS_OFF_TIMER_MOD_FLOW_CONTROL_EN_MASK (0x80000000U)
#define PCIE_RC_QUEUE_STATUS_OFF_TIMER_MOD_FLOW_CONTROL_EN_SHIFT (31U)
/*! TIMER_MOD_FLOW_CONTROL_EN - FC Latency Timer Override Enable.
 *  0b0..Clear
 *  0b1..When this bit is set, the value from the "FC Latency Timer Override Value" field in this register will
 *       override the FC latency timer value that the controller calculates according to the PCIe specification.
 */
#define PCIE_RC_QUEUE_STATUS_OFF_TIMER_MOD_FLOW_CONTROL_EN(x) (((uint32_t)(((uint32_t)(x)) << PCIE_RC_QUEUE_STATUS_OFF_TIMER_MOD_FLOW_CONTROL_EN_SHIFT)) & PCIE_RC_QUEUE_STATUS_OFF_TIMER_MOD_FLOW_CONTROL_EN_MASK)
/*! @} */

/*! @name VC_TX_ARBI_1_OFF - VC Transmit Arbitration Register 1. */
/*! @{ */

#define PCIE_RC_VC_TX_ARBI_1_OFF_WRR_WEIGHT_VC_0_MASK (0xFFU)
#define PCIE_RC_VC_TX_ARBI_1_OFF_WRR_WEIGHT_VC_0_SHIFT (0U)
/*! WRR_WEIGHT_VC_0 - WRR Weight for VC0. */
#define PCIE_RC_VC_TX_ARBI_1_OFF_WRR_WEIGHT_VC_0(x) (((uint32_t)(((uint32_t)(x)) << PCIE_RC_VC_TX_ARBI_1_OFF_WRR_WEIGHT_VC_0_SHIFT)) & PCIE_RC_VC_TX_ARBI_1_OFF_WRR_WEIGHT_VC_0_MASK)

#define PCIE_RC_VC_TX_ARBI_1_OFF_WRR_WEIGHT_VC_1_MASK (0xFF00U)
#define PCIE_RC_VC_TX_ARBI_1_OFF_WRR_WEIGHT_VC_1_SHIFT (8U)
/*! WRR_WEIGHT_VC_1 - WRR Weight for VC1. */
#define PCIE_RC_VC_TX_ARBI_1_OFF_WRR_WEIGHT_VC_1(x) (((uint32_t)(((uint32_t)(x)) << PCIE_RC_VC_TX_ARBI_1_OFF_WRR_WEIGHT_VC_1_SHIFT)) & PCIE_RC_VC_TX_ARBI_1_OFF_WRR_WEIGHT_VC_1_MASK)

#define PCIE_RC_VC_TX_ARBI_1_OFF_WRR_WEIGHT_VC_2_MASK (0xFF0000U)
#define PCIE_RC_VC_TX_ARBI_1_OFF_WRR_WEIGHT_VC_2_SHIFT (16U)
/*! WRR_WEIGHT_VC_2 - WRR Weight for VC2. */
#define PCIE_RC_VC_TX_ARBI_1_OFF_WRR_WEIGHT_VC_2(x) (((uint32_t)(((uint32_t)(x)) << PCIE_RC_VC_TX_ARBI_1_OFF_WRR_WEIGHT_VC_2_SHIFT)) & PCIE_RC_VC_TX_ARBI_1_OFF_WRR_WEIGHT_VC_2_MASK)

#define PCIE_RC_VC_TX_ARBI_1_OFF_WRR_WEIGHT_VC_3_MASK (0xFF000000U)
#define PCIE_RC_VC_TX_ARBI_1_OFF_WRR_WEIGHT_VC_3_SHIFT (24U)
/*! WRR_WEIGHT_VC_3 - WRR Weight for VC3. */
#define PCIE_RC_VC_TX_ARBI_1_OFF_WRR_WEIGHT_VC_3(x) (((uint32_t)(((uint32_t)(x)) << PCIE_RC_VC_TX_ARBI_1_OFF_WRR_WEIGHT_VC_3_SHIFT)) & PCIE_RC_VC_TX_ARBI_1_OFF_WRR_WEIGHT_VC_3_MASK)
/*! @} */

/*! @name VC_TX_ARBI_2_OFF - VC Transmit Arbitration Register 2. */
/*! @{ */

#define PCIE_RC_VC_TX_ARBI_2_OFF_WRR_WEIGHT_VC_4_MASK (0xFFU)
#define PCIE_RC_VC_TX_ARBI_2_OFF_WRR_WEIGHT_VC_4_SHIFT (0U)
/*! WRR_WEIGHT_VC_4 - WRR Weight for VC4. */
#define PCIE_RC_VC_TX_ARBI_2_OFF_WRR_WEIGHT_VC_4(x) (((uint32_t)(((uint32_t)(x)) << PCIE_RC_VC_TX_ARBI_2_OFF_WRR_WEIGHT_VC_4_SHIFT)) & PCIE_RC_VC_TX_ARBI_2_OFF_WRR_WEIGHT_VC_4_MASK)

#define PCIE_RC_VC_TX_ARBI_2_OFF_WRR_WEIGHT_VC_5_MASK (0xFF00U)
#define PCIE_RC_VC_TX_ARBI_2_OFF_WRR_WEIGHT_VC_5_SHIFT (8U)
/*! WRR_WEIGHT_VC_5 - WRR Weight for VC5. */
#define PCIE_RC_VC_TX_ARBI_2_OFF_WRR_WEIGHT_VC_5(x) (((uint32_t)(((uint32_t)(x)) << PCIE_RC_VC_TX_ARBI_2_OFF_WRR_WEIGHT_VC_5_SHIFT)) & PCIE_RC_VC_TX_ARBI_2_OFF_WRR_WEIGHT_VC_5_MASK)

#define PCIE_RC_VC_TX_ARBI_2_OFF_WRR_WEIGHT_VC_6_MASK (0xFF0000U)
#define PCIE_RC_VC_TX_ARBI_2_OFF_WRR_WEIGHT_VC_6_SHIFT (16U)
/*! WRR_WEIGHT_VC_6 - WRR Weight for VC6. */
#define PCIE_RC_VC_TX_ARBI_2_OFF_WRR_WEIGHT_VC_6(x) (((uint32_t)(((uint32_t)(x)) << PCIE_RC_VC_TX_ARBI_2_OFF_WRR_WEIGHT_VC_6_SHIFT)) & PCIE_RC_VC_TX_ARBI_2_OFF_WRR_WEIGHT_VC_6_MASK)

#define PCIE_RC_VC_TX_ARBI_2_OFF_WRR_WEIGHT_VC_7_MASK (0xFF000000U)
#define PCIE_RC_VC_TX_ARBI_2_OFF_WRR_WEIGHT_VC_7_SHIFT (24U)
/*! WRR_WEIGHT_VC_7 - WRR Weight for VC7. */
#define PCIE_RC_VC_TX_ARBI_2_OFF_WRR_WEIGHT_VC_7(x) (((uint32_t)(((uint32_t)(x)) << PCIE_RC_VC_TX_ARBI_2_OFF_WRR_WEIGHT_VC_7_SHIFT)) & PCIE_RC_VC_TX_ARBI_2_OFF_WRR_WEIGHT_VC_7_MASK)
/*! @} */

/*! @name VC0_P_RX_Q_CTRL_OFF - Segmented-Buffer VC0 Posted Receive Queue Control. */
/*! @{ */

#define PCIE_RC_VC0_P_RX_Q_CTRL_OFF_VC0_P_DATA_CREDIT_MASK (0xFFFU)
#define PCIE_RC_VC0_P_RX_Q_CTRL_OFF_VC0_P_DATA_CREDIT_SHIFT (0U)
/*! VC0_P_DATA_CREDIT - VC0 Posted Data Credits.
 *  0b000000000000..Zero value
 *  0b111111111111..Max value
 */
#define PCIE_RC_VC0_P_RX_Q_CTRL_OFF_VC0_P_DATA_CREDIT(x) (((uint32_t)(((uint32_t)(x)) << PCIE_RC_VC0_P_RX_Q_CTRL_OFF_VC0_P_DATA_CREDIT_SHIFT)) & PCIE_RC_VC0_P_RX_Q_CTRL_OFF_VC0_P_DATA_CREDIT_MASK)

#define PCIE_RC_VC0_P_RX_Q_CTRL_OFF_VC0_P_HEADER_CREDIT_MASK (0xFF000U)
#define PCIE_RC_VC0_P_RX_Q_CTRL_OFF_VC0_P_HEADER_CREDIT_SHIFT (12U)
/*! VC0_P_HEADER_CREDIT - VC0 Posted Header Credits.
 *  0b00000000..Zero value
 *  0b11111111..Max value
 */
#define PCIE_RC_VC0_P_RX_Q_CTRL_OFF_VC0_P_HEADER_CREDIT(x) (((uint32_t)(((uint32_t)(x)) << PCIE_RC_VC0_P_RX_Q_CTRL_OFF_VC0_P_HEADER_CREDIT_SHIFT)) & PCIE_RC_VC0_P_RX_Q_CTRL_OFF_VC0_P_HEADER_CREDIT_MASK)

#define PCIE_RC_VC0_P_RX_Q_CTRL_OFF_RESERVED4_MASK (0x100000U)
#define PCIE_RC_VC0_P_RX_Q_CTRL_OFF_RESERVED4_SHIFT (20U)
/*! RESERVED4 - Reserved. */
#define PCIE_RC_VC0_P_RX_Q_CTRL_OFF_RESERVED4(x) (((uint32_t)(((uint32_t)(x)) << PCIE_RC_VC0_P_RX_Q_CTRL_OFF_RESERVED4_SHIFT)) & PCIE_RC_VC0_P_RX_Q_CTRL_OFF_RESERVED4_MASK)

#define PCIE_RC_VC0_P_RX_Q_CTRL_OFF_VC0_P_TLP_Q_MODE_MASK (0xE00000U)
#define PCIE_RC_VC0_P_RX_Q_CTRL_OFF_VC0_P_TLP_Q_MODE_SHIFT (21U)
/*! VC0_P_TLP_Q_MODE - Reserved. */
#define PCIE_RC_VC0_P_RX_Q_CTRL_OFF_VC0_P_TLP_Q_MODE(x) (((uint32_t)(((uint32_t)(x)) << PCIE_RC_VC0_P_RX_Q_CTRL_OFF_VC0_P_TLP_Q_MODE_SHIFT)) & PCIE_RC_VC0_P_RX_Q_CTRL_OFF_VC0_P_TLP_Q_MODE_MASK)

#define PCIE_RC_VC0_P_RX_Q_CTRL_OFF_VC0_P_HDR_SCALE_MASK (0x3000000U)
#define PCIE_RC_VC0_P_RX_Q_CTRL_OFF_VC0_P_HDR_SCALE_SHIFT (24U)
/*! VC0_P_HDR_SCALE - VC0 Scale Posted Header Credits.
 *  0b00..Zero value
 *  0b11..Max value
 */
#define PCIE_RC_VC0_P_RX_Q_CTRL_OFF_VC0_P_HDR_SCALE(x) (((uint32_t)(((uint32_t)(x)) << PCIE_RC_VC0_P_RX_Q_CTRL_OFF_VC0_P_HDR_SCALE_SHIFT)) & PCIE_RC_VC0_P_RX_Q_CTRL_OFF_VC0_P_HDR_SCALE_MASK)

#define PCIE_RC_VC0_P_RX_Q_CTRL_OFF_VC0_P_DATA_SCALE_MASK (0xC000000U)
#define PCIE_RC_VC0_P_RX_Q_CTRL_OFF_VC0_P_DATA_SCALE_SHIFT (26U)
/*! VC0_P_DATA_SCALE - VC0 Scale Posted Data Credits.
 *  0b00..Zero value
 *  0b11..Max value
 */
#define PCIE_RC_VC0_P_RX_Q_CTRL_OFF_VC0_P_DATA_SCALE(x) (((uint32_t)(((uint32_t)(x)) << PCIE_RC_VC0_P_RX_Q_CTRL_OFF_VC0_P_DATA_SCALE_SHIFT)) & PCIE_RC_VC0_P_RX_Q_CTRL_OFF_VC0_P_DATA_SCALE_MASK)

#define PCIE_RC_VC0_P_RX_Q_CTRL_OFF_RESERVED5_MASK (0x30000000U)
#define PCIE_RC_VC0_P_RX_Q_CTRL_OFF_RESERVED5_SHIFT (28U)
/*! RESERVED5 - Reserved. */
#define PCIE_RC_VC0_P_RX_Q_CTRL_OFF_RESERVED5(x) (((uint32_t)(((uint32_t)(x)) << PCIE_RC_VC0_P_RX_Q_CTRL_OFF_RESERVED5_SHIFT)) & PCIE_RC_VC0_P_RX_Q_CTRL_OFF_RESERVED5_MASK)

#define PCIE_RC_VC0_P_RX_Q_CTRL_OFF_TLP_TYPE_ORDERING_VC0_MASK (0x40000000U)
#define PCIE_RC_VC0_P_RX_Q_CTRL_OFF_TLP_TYPE_ORDERING_VC0_SHIFT (30U)
/*! TLP_TYPE_ORDERING_VC0 - TLP Type Ordering for VC0.
 *  0b0..Strict ordering: posted, completion, then non-posted
 *  0b1..PCIe ordering rules (recommended)
 */
#define PCIE_RC_VC0_P_RX_Q_CTRL_OFF_TLP_TYPE_ORDERING_VC0(x) (((uint32_t)(((uint32_t)(x)) << PCIE_RC_VC0_P_RX_Q_CTRL_OFF_TLP_TYPE_ORDERING_VC0_SHIFT)) & PCIE_RC_VC0_P_RX_Q_CTRL_OFF_TLP_TYPE_ORDERING_VC0_MASK)

#define PCIE_RC_VC0_P_RX_Q_CTRL_OFF_VC_ORDERING_RX_Q_MASK (0x80000000U)
#define PCIE_RC_VC0_P_RX_Q_CTRL_OFF_VC_ORDERING_RX_Q_SHIFT (31U)
/*! VC_ORDERING_RX_Q - VC Ordering for Receive Queues.
 *  0b0..Round robin
 *  0b1..Strict ordering, higher numbered VCs have higher priority
 */
#define PCIE_RC_VC0_P_RX_Q_CTRL_OFF_VC_ORDERING_RX_Q(x) (((uint32_t)(((uint32_t)(x)) << PCIE_RC_VC0_P_RX_Q_CTRL_OFF_VC_ORDERING_RX_Q_SHIFT)) & PCIE_RC_VC0_P_RX_Q_CTRL_OFF_VC_ORDERING_RX_Q_MASK)
/*! @} */

/*! @name VC0_NP_RX_Q_CTRL_OFF - Segmented-Buffer VC0 Non-Posted Receive Queue Control. */
/*! @{ */

#define PCIE_RC_VC0_NP_RX_Q_CTRL_OFF_VC0_NP_DATA_CREDIT_MASK (0xFFFU)
#define PCIE_RC_VC0_NP_RX_Q_CTRL_OFF_VC0_NP_DATA_CREDIT_SHIFT (0U)
/*! VC0_NP_DATA_CREDIT - VC0 Non-Posted Data Credits.
 *  0b000000000000..Zero value
 *  0b111111111111..Max value
 */
#define PCIE_RC_VC0_NP_RX_Q_CTRL_OFF_VC0_NP_DATA_CREDIT(x) (((uint32_t)(((uint32_t)(x)) << PCIE_RC_VC0_NP_RX_Q_CTRL_OFF_VC0_NP_DATA_CREDIT_SHIFT)) & PCIE_RC_VC0_NP_RX_Q_CTRL_OFF_VC0_NP_DATA_CREDIT_MASK)

#define PCIE_RC_VC0_NP_RX_Q_CTRL_OFF_VC0_NP_HEADER_CREDIT_MASK (0xFF000U)
#define PCIE_RC_VC0_NP_RX_Q_CTRL_OFF_VC0_NP_HEADER_CREDIT_SHIFT (12U)
/*! VC0_NP_HEADER_CREDIT - VC0 Non-Posted Header Credits.
 *  0b00000000..Zero value
 *  0b11111111..Max value
 */
#define PCIE_RC_VC0_NP_RX_Q_CTRL_OFF_VC0_NP_HEADER_CREDIT(x) (((uint32_t)(((uint32_t)(x)) << PCIE_RC_VC0_NP_RX_Q_CTRL_OFF_VC0_NP_HEADER_CREDIT_SHIFT)) & PCIE_RC_VC0_NP_RX_Q_CTRL_OFF_VC0_NP_HEADER_CREDIT_MASK)

#define PCIE_RC_VC0_NP_RX_Q_CTRL_OFF_RESERVED6_MASK (0x100000U)
#define PCIE_RC_VC0_NP_RX_Q_CTRL_OFF_RESERVED6_SHIFT (20U)
/*! RESERVED6 - Reserved. */
#define PCIE_RC_VC0_NP_RX_Q_CTRL_OFF_RESERVED6(x) (((uint32_t)(((uint32_t)(x)) << PCIE_RC_VC0_NP_RX_Q_CTRL_OFF_RESERVED6_SHIFT)) & PCIE_RC_VC0_NP_RX_Q_CTRL_OFF_RESERVED6_MASK)

#define PCIE_RC_VC0_NP_RX_Q_CTRL_OFF_VC0_NP_TLP_Q_MODE_MASK (0xE00000U)
#define PCIE_RC_VC0_NP_RX_Q_CTRL_OFF_VC0_NP_TLP_Q_MODE_SHIFT (21U)
/*! VC0_NP_TLP_Q_MODE - Reserved. */
#define PCIE_RC_VC0_NP_RX_Q_CTRL_OFF_VC0_NP_TLP_Q_MODE(x) (((uint32_t)(((uint32_t)(x)) << PCIE_RC_VC0_NP_RX_Q_CTRL_OFF_VC0_NP_TLP_Q_MODE_SHIFT)) & PCIE_RC_VC0_NP_RX_Q_CTRL_OFF_VC0_NP_TLP_Q_MODE_MASK)

#define PCIE_RC_VC0_NP_RX_Q_CTRL_OFF_VC0_NP_HDR_SCALE_MASK (0x3000000U)
#define PCIE_RC_VC0_NP_RX_Q_CTRL_OFF_VC0_NP_HDR_SCALE_SHIFT (24U)
/*! VC0_NP_HDR_SCALE - VC0 Scale Non-Posted Header Credits.
 *  0b00..Zero value
 *  0b11..Max value
 */
#define PCIE_RC_VC0_NP_RX_Q_CTRL_OFF_VC0_NP_HDR_SCALE(x) (((uint32_t)(((uint32_t)(x)) << PCIE_RC_VC0_NP_RX_Q_CTRL_OFF_VC0_NP_HDR_SCALE_SHIFT)) & PCIE_RC_VC0_NP_RX_Q_CTRL_OFF_VC0_NP_HDR_SCALE_MASK)

#define PCIE_RC_VC0_NP_RX_Q_CTRL_OFF_VC0_NP_DATA_SCALE_MASK (0xC000000U)
#define PCIE_RC_VC0_NP_RX_Q_CTRL_OFF_VC0_NP_DATA_SCALE_SHIFT (26U)
/*! VC0_NP_DATA_SCALE - VC0 Scale Non-Posted Data Credits.
 *  0b00..Zero value
 *  0b11..Max value
 */
#define PCIE_RC_VC0_NP_RX_Q_CTRL_OFF_VC0_NP_DATA_SCALE(x) (((uint32_t)(((uint32_t)(x)) << PCIE_RC_VC0_NP_RX_Q_CTRL_OFF_VC0_NP_DATA_SCALE_SHIFT)) & PCIE_RC_VC0_NP_RX_Q_CTRL_OFF_VC0_NP_DATA_SCALE_MASK)

#define PCIE_RC_VC0_NP_RX_Q_CTRL_OFF_RESERVED7_MASK (0xF0000000U)
#define PCIE_RC_VC0_NP_RX_Q_CTRL_OFF_RESERVED7_SHIFT (28U)
/*! RESERVED7 - Reserved. */
#define PCIE_RC_VC0_NP_RX_Q_CTRL_OFF_RESERVED7(x) (((uint32_t)(((uint32_t)(x)) << PCIE_RC_VC0_NP_RX_Q_CTRL_OFF_RESERVED7_SHIFT)) & PCIE_RC_VC0_NP_RX_Q_CTRL_OFF_RESERVED7_MASK)
/*! @} */

/*! @name VC0_CPL_RX_Q_CTRL_OFF - Segmented-Buffer VC0 Completion Receive Queue Control. */
/*! @{ */

#define PCIE_RC_VC0_CPL_RX_Q_CTRL_OFF_VC0_CPL_DATA_CREDIT_MASK (0xFFFU)
#define PCIE_RC_VC0_CPL_RX_Q_CTRL_OFF_VC0_CPL_DATA_CREDIT_SHIFT (0U)
/*! VC0_CPL_DATA_CREDIT - VC0 Completion Data Credits.
 *  0b000000000000..Zero value
 *  0b111111111111..Max value
 */
#define PCIE_RC_VC0_CPL_RX_Q_CTRL_OFF_VC0_CPL_DATA_CREDIT(x) (((uint32_t)(((uint32_t)(x)) << PCIE_RC_VC0_CPL_RX_Q_CTRL_OFF_VC0_CPL_DATA_CREDIT_SHIFT)) & PCIE_RC_VC0_CPL_RX_Q_CTRL_OFF_VC0_CPL_DATA_CREDIT_MASK)

#define PCIE_RC_VC0_CPL_RX_Q_CTRL_OFF_VC0_CPL_HEADER_CREDIT_MASK (0xFF000U)
#define PCIE_RC_VC0_CPL_RX_Q_CTRL_OFF_VC0_CPL_HEADER_CREDIT_SHIFT (12U)
/*! VC0_CPL_HEADER_CREDIT - VC0 Completion Header Credits.
 *  0b00000000..Zero value
 *  0b11111111..Max value
 */
#define PCIE_RC_VC0_CPL_RX_Q_CTRL_OFF_VC0_CPL_HEADER_CREDIT(x) (((uint32_t)(((uint32_t)(x)) << PCIE_RC_VC0_CPL_RX_Q_CTRL_OFF_VC0_CPL_HEADER_CREDIT_SHIFT)) & PCIE_RC_VC0_CPL_RX_Q_CTRL_OFF_VC0_CPL_HEADER_CREDIT_MASK)

#define PCIE_RC_VC0_CPL_RX_Q_CTRL_OFF_RESERVED8_MASK (0x100000U)
#define PCIE_RC_VC0_CPL_RX_Q_CTRL_OFF_RESERVED8_SHIFT (20U)
/*! RESERVED8 - Reserved. */
#define PCIE_RC_VC0_CPL_RX_Q_CTRL_OFF_RESERVED8(x) (((uint32_t)(((uint32_t)(x)) << PCIE_RC_VC0_CPL_RX_Q_CTRL_OFF_RESERVED8_SHIFT)) & PCIE_RC_VC0_CPL_RX_Q_CTRL_OFF_RESERVED8_MASK)

#define PCIE_RC_VC0_CPL_RX_Q_CTRL_OFF_VC0_CPL_TLP_Q_MODE_MASK (0xE00000U)
#define PCIE_RC_VC0_CPL_RX_Q_CTRL_OFF_VC0_CPL_TLP_Q_MODE_SHIFT (21U)
/*! VC0_CPL_TLP_Q_MODE - Reserved. */
#define PCIE_RC_VC0_CPL_RX_Q_CTRL_OFF_VC0_CPL_TLP_Q_MODE(x) (((uint32_t)(((uint32_t)(x)) << PCIE_RC_VC0_CPL_RX_Q_CTRL_OFF_VC0_CPL_TLP_Q_MODE_SHIFT)) & PCIE_RC_VC0_CPL_RX_Q_CTRL_OFF_VC0_CPL_TLP_Q_MODE_MASK)

#define PCIE_RC_VC0_CPL_RX_Q_CTRL_OFF_VC0_CPL_HDR_SCALE_MASK (0x3000000U)
#define PCIE_RC_VC0_CPL_RX_Q_CTRL_OFF_VC0_CPL_HDR_SCALE_SHIFT (24U)
/*! VC0_CPL_HDR_SCALE - VC0 Scale CPL Header Credits.
 *  0b00..Zero value
 *  0b11..Max value
 */
#define PCIE_RC_VC0_CPL_RX_Q_CTRL_OFF_VC0_CPL_HDR_SCALE(x) (((uint32_t)(((uint32_t)(x)) << PCIE_RC_VC0_CPL_RX_Q_CTRL_OFF_VC0_CPL_HDR_SCALE_SHIFT)) & PCIE_RC_VC0_CPL_RX_Q_CTRL_OFF_VC0_CPL_HDR_SCALE_MASK)

#define PCIE_RC_VC0_CPL_RX_Q_CTRL_OFF_VC0_CPL_DATA_SCALE_MASK (0xC000000U)
#define PCIE_RC_VC0_CPL_RX_Q_CTRL_OFF_VC0_CPL_DATA_SCALE_SHIFT (26U)
/*! VC0_CPL_DATA_SCALE - VC0 Scale CPL Data Credits.
 *  0b00..Zero value
 *  0b11..Max value
 */
#define PCIE_RC_VC0_CPL_RX_Q_CTRL_OFF_VC0_CPL_DATA_SCALE(x) (((uint32_t)(((uint32_t)(x)) << PCIE_RC_VC0_CPL_RX_Q_CTRL_OFF_VC0_CPL_DATA_SCALE_SHIFT)) & PCIE_RC_VC0_CPL_RX_Q_CTRL_OFF_VC0_CPL_DATA_SCALE_MASK)

#define PCIE_RC_VC0_CPL_RX_Q_CTRL_OFF_RESERVED9_MASK (0xF0000000U)
#define PCIE_RC_VC0_CPL_RX_Q_CTRL_OFF_RESERVED9_SHIFT (28U)
/*! RESERVED9 - Reserved. */
#define PCIE_RC_VC0_CPL_RX_Q_CTRL_OFF_RESERVED9(x) (((uint32_t)(((uint32_t)(x)) << PCIE_RC_VC0_CPL_RX_Q_CTRL_OFF_RESERVED9_SHIFT)) & PCIE_RC_VC0_CPL_RX_Q_CTRL_OFF_RESERVED9_MASK)
/*! @} */

/*! @name GEN2_CTRL_OFF - Link Width and Speed Change Control Register. */
/*! @{ */

#define PCIE_RC_GEN2_CTRL_OFF_FAST_TRAINING_SEQ_MASK (0xFFU)
#define PCIE_RC_GEN2_CTRL_OFF_FAST_TRAINING_SEQ_SHIFT (0U)
/*! FAST_TRAINING_SEQ - Sets the Number of Fast Training Sequences (N_FTS) that the controller
 *    advertises as its N_FTS during Gen2 or Gen3 link training.
 */
#define PCIE_RC_GEN2_CTRL_OFF_FAST_TRAINING_SEQ(x) (((uint32_t)(((uint32_t)(x)) << PCIE_RC_GEN2_CTRL_OFF_FAST_TRAINING_SEQ_SHIFT)) & PCIE_RC_GEN2_CTRL_OFF_FAST_TRAINING_SEQ_MASK)

#define PCIE_RC_GEN2_CTRL_OFF_NUM_OF_LANES_MASK  (0x1F00U)
#define PCIE_RC_GEN2_CTRL_OFF_NUM_OF_LANES_SHIFT (8U)
/*! NUM_OF_LANES - Predetermined Number of Lanes.
 *  0b00001..1 lane
 *  0b00010..2 lanes
 *  0b00011..3 lanes
 */
#define PCIE_RC_GEN2_CTRL_OFF_NUM_OF_LANES(x)    (((uint32_t)(((uint32_t)(x)) << PCIE_RC_GEN2_CTRL_OFF_NUM_OF_LANES_SHIFT)) & PCIE_RC_GEN2_CTRL_OFF_NUM_OF_LANES_MASK)

#define PCIE_RC_GEN2_CTRL_OFF_PRE_DET_LANE_MASK  (0xE000U)
#define PCIE_RC_GEN2_CTRL_OFF_PRE_DET_LANE_SHIFT (13U)
/*! PRE_DET_LANE - Predetermined Lane for Auto Flip.
 *  0b000..Connect logical Lane0 to physical lane 0 or CX_NL-1 or CX_NL/2-1 or CX_NL/4-1 or CX_NL/8-1, depending on which lane is detected
 *  0b001..Connect logical Lane0 to physical lane 1
 *  0b010..Connect logical Lane0 to physical lane 3
 *  0b011..connect logical lane0 to physical lane 7
 *  0b100..Connect logical Lane0 to physical lane 15
 */
#define PCIE_RC_GEN2_CTRL_OFF_PRE_DET_LANE(x)    (((uint32_t)(((uint32_t)(x)) << PCIE_RC_GEN2_CTRL_OFF_PRE_DET_LANE_SHIFT)) & PCIE_RC_GEN2_CTRL_OFF_PRE_DET_LANE_MASK)

#define PCIE_RC_GEN2_CTRL_OFF_AUTO_LANE_FLIP_CTRL_EN_MASK (0x10000U)
#define PCIE_RC_GEN2_CTRL_OFF_AUTO_LANE_FLIP_CTRL_EN_SHIFT (16U)
/*! AUTO_LANE_FLIP_CTRL_EN - Enable Auto flipping of the lanes.
 *  0b0..Disable
 *  0b1..Enable
 */
#define PCIE_RC_GEN2_CTRL_OFF_AUTO_LANE_FLIP_CTRL_EN(x) (((uint32_t)(((uint32_t)(x)) << PCIE_RC_GEN2_CTRL_OFF_AUTO_LANE_FLIP_CTRL_EN_SHIFT)) & PCIE_RC_GEN2_CTRL_OFF_AUTO_LANE_FLIP_CTRL_EN_MASK)

#define PCIE_RC_GEN2_CTRL_OFF_DIRECT_SPEED_CHANGE_MASK (0x20000U)
#define PCIE_RC_GEN2_CTRL_OFF_DIRECT_SPEED_CHANGE_SHIFT (17U)
/*! DIRECT_SPEED_CHANGE - Directed Speed Change.
 *  0b0..Clear
 *  0b1..Writing '1' to this field instructs the LTSSM to initiate a speed change to Gen2 or Gen3 after the link is initialized at Gen1 speed.
 */
#define PCIE_RC_GEN2_CTRL_OFF_DIRECT_SPEED_CHANGE(x) (((uint32_t)(((uint32_t)(x)) << PCIE_RC_GEN2_CTRL_OFF_DIRECT_SPEED_CHANGE_SHIFT)) & PCIE_RC_GEN2_CTRL_OFF_DIRECT_SPEED_CHANGE_MASK)

#define PCIE_RC_GEN2_CTRL_OFF_CONFIG_PHY_TX_CHANGE_MASK (0x40000U)
#define PCIE_RC_GEN2_CTRL_OFF_CONFIG_PHY_TX_CHANGE_SHIFT (18U)
/*! CONFIG_PHY_TX_CHANGE - Config PHY Tx Swing.
 *  0b0..Full Swing
 *  0b1..Low Swing
 */
#define PCIE_RC_GEN2_CTRL_OFF_CONFIG_PHY_TX_CHANGE(x) (((uint32_t)(((uint32_t)(x)) << PCIE_RC_GEN2_CTRL_OFF_CONFIG_PHY_TX_CHANGE_SHIFT)) & PCIE_RC_GEN2_CTRL_OFF_CONFIG_PHY_TX_CHANGE_MASK)

#define PCIE_RC_GEN2_CTRL_OFF_CONFIG_TX_COMP_RX_MASK (0x80000U)
#define PCIE_RC_GEN2_CTRL_OFF_CONFIG_TX_COMP_RX_SHIFT (19U)
/*! CONFIG_TX_COMP_RX - Config Tx Compliance Receive Bit.
 *  0b0..Clear
 *  0b1..When set to 1, signals LTSSM to transmit TS ordered sets with the compliance receive bit assert (equal to '1').
 */
#define PCIE_RC_GEN2_CTRL_OFF_CONFIG_TX_COMP_RX(x) (((uint32_t)(((uint32_t)(x)) << PCIE_RC_GEN2_CTRL_OFF_CONFIG_TX_COMP_RX_SHIFT)) & PCIE_RC_GEN2_CTRL_OFF_CONFIG_TX_COMP_RX_MASK)

#define PCIE_RC_GEN2_CTRL_OFF_SEL_DEEMPHASIS_MASK (0x100000U)
#define PCIE_RC_GEN2_CTRL_OFF_SEL_DEEMPHASIS_SHIFT (20U)
/*! SEL_DEEMPHASIS - Used to set the de-emphasis level for upstream ports.
 *  0b0..-6 dB
 *  0b1..-3.5 dB
 */
#define PCIE_RC_GEN2_CTRL_OFF_SEL_DEEMPHASIS(x)  (((uint32_t)(((uint32_t)(x)) << PCIE_RC_GEN2_CTRL_OFF_SEL_DEEMPHASIS_SHIFT)) & PCIE_RC_GEN2_CTRL_OFF_SEL_DEEMPHASIS_MASK)

#define PCIE_RC_GEN2_CTRL_OFF_GEN1_EI_INFERENCE_MASK (0x200000U)
#define PCIE_RC_GEN2_CTRL_OFF_GEN1_EI_INFERENCE_SHIFT (21U)
/*! GEN1_EI_INFERENCE - Electrical Idle Inference Mode at Gen1 Rate.
 *  0b0..Use RxElecIdle signal to infer Electrical Idle
 *  0b1..Use RxValid signal to infer Electrical Idle
 */
#define PCIE_RC_GEN2_CTRL_OFF_GEN1_EI_INFERENCE(x) (((uint32_t)(((uint32_t)(x)) << PCIE_RC_GEN2_CTRL_OFF_GEN1_EI_INFERENCE_SHIFT)) & PCIE_RC_GEN2_CTRL_OFF_GEN1_EI_INFERENCE_MASK)

#define PCIE_RC_GEN2_CTRL_OFF_SELECT_DEEMPH_VAR_MUX_MASK (0x400000U)
#define PCIE_RC_GEN2_CTRL_OFF_SELECT_DEEMPH_VAR_MUX_SHIFT (22U)
/*! SELECT_DEEMPH_VAR_MUX - The select_deemphasis variable for DSP on entry to Recovery.
 *  0b0..The value requested by USP in Recovery.RcvrLock state through Tx TS1s from USP
 *  0b1..The value from the Selectable De-emphasis field in the Link Control 2 register
 */
#define PCIE_RC_GEN2_CTRL_OFF_SELECT_DEEMPH_VAR_MUX(x) (((uint32_t)(((uint32_t)(x)) << PCIE_RC_GEN2_CTRL_OFF_SELECT_DEEMPH_VAR_MUX_SHIFT)) & PCIE_RC_GEN2_CTRL_OFF_SELECT_DEEMPH_VAR_MUX_MASK)

#define PCIE_RC_GEN2_CTRL_OFF_SELECTABLE_DEEMPH_BIT_MUX_MASK (0x800000U)
#define PCIE_RC_GEN2_CTRL_OFF_SELECTABLE_DEEMPH_BIT_MUX_SHIFT (23U)
/*! SELECTABLE_DEEMPH_BIT_MUX - The selectable deemphasis bit (Symbol 4 bit 6) of the transmitted TS2 Ordered Sets for DSP in Recovery.
 *  0b0..The value from the Selectable De-emphasis field in the Link Control 2 register
 *  0b1..The value requested by USP in Recovery.RcvrLock state through Tx TS1s from USP
 */
#define PCIE_RC_GEN2_CTRL_OFF_SELECTABLE_DEEMPH_BIT_MUX(x) (((uint32_t)(((uint32_t)(x)) << PCIE_RC_GEN2_CTRL_OFF_SELECTABLE_DEEMPH_BIT_MUX_SHIFT)) & PCIE_RC_GEN2_CTRL_OFF_SELECTABLE_DEEMPH_BIT_MUX_MASK)

#define PCIE_RC_GEN2_CTRL_OFF_LANE_UNDER_TEST_MASK (0xF000000U)
#define PCIE_RC_GEN2_CTRL_OFF_LANE_UNDER_TEST_SHIFT (24U)
/*! LANE_UNDER_TEST - The Lane Under Test is the lane for Forced Lane Flip or for Loopback Eq.
 *  0b0000..Zero
 *  0b0001..CX_NL
 */
#define PCIE_RC_GEN2_CTRL_OFF_LANE_UNDER_TEST(x) (((uint32_t)(((uint32_t)(x)) << PCIE_RC_GEN2_CTRL_OFF_LANE_UNDER_TEST_SHIFT)) & PCIE_RC_GEN2_CTRL_OFF_LANE_UNDER_TEST_MASK)

#define PCIE_RC_GEN2_CTRL_OFF_FORCE_LANE_FLIP_MASK (0x40000000U)
#define PCIE_RC_GEN2_CTRL_OFF_FORCE_LANE_FLIP_SHIFT (30U)
/*! FORCE_LANE_FLIP - Enable to force the LANE_UNDER_TEST physical lane flips to logical lane 0.
 *  0b0..Disable
 *  0b1..Enable
 */
#define PCIE_RC_GEN2_CTRL_OFF_FORCE_LANE_FLIP(x) (((uint32_t)(((uint32_t)(x)) << PCIE_RC_GEN2_CTRL_OFF_FORCE_LANE_FLIP_SHIFT)) & PCIE_RC_GEN2_CTRL_OFF_FORCE_LANE_FLIP_MASK)
/*! @} */

/*! @name PHY_STATUS_OFF - PHY Status Register. */
/*! @{ */

#define PCIE_RC_PHY_STATUS_OFF_PHY_STATUS_MASK   (0xFFFFFFFFU)
#define PCIE_RC_PHY_STATUS_OFF_PHY_STATUS_SHIFT  (0U)
/*! PHY_STATUS - PHY Status.
 *  0b00000000000000000000000000000000..Zero value
 *  0b11111111111111111111111111111111..Max value
 */
#define PCIE_RC_PHY_STATUS_OFF_PHY_STATUS(x)     (((uint32_t)(((uint32_t)(x)) << PCIE_RC_PHY_STATUS_OFF_PHY_STATUS_SHIFT)) & PCIE_RC_PHY_STATUS_OFF_PHY_STATUS_MASK)
/*! @} */

/*! @name PHY_CONTROL_OFF - PHY Control Register. */
/*! @{ */

#define PCIE_RC_PHY_CONTROL_OFF_PHY_CONTROL_MASK (0xFFFFFFFFU)
#define PCIE_RC_PHY_CONTROL_OFF_PHY_CONTROL_SHIFT (0U)
/*! PHY_CONTROL - PHY Control.
 *  0b00000000000000000000000000000000..Zero value
 *  0b11111111111111111111111111111111..Max value
 */
#define PCIE_RC_PHY_CONTROL_OFF_PHY_CONTROL(x)   (((uint32_t)(((uint32_t)(x)) << PCIE_RC_PHY_CONTROL_OFF_PHY_CONTROL_SHIFT)) & PCIE_RC_PHY_CONTROL_OFF_PHY_CONTROL_MASK)
/*! @} */

/*! @name TRGT_MAP_CTRL_OFF - Programmable Target Map Control Register. */
/*! @{ */

#define PCIE_RC_TRGT_MAP_CTRL_OFF_TARGET_MAP_PF_MASK (0x3FU)
#define PCIE_RC_TRGT_MAP_CTRL_OFF_TARGET_MAP_PF_SHIFT (0U)
/*! TARGET_MAP_PF - Target Values for each BAR on the PF Function selected by the index number. */
#define PCIE_RC_TRGT_MAP_CTRL_OFF_TARGET_MAP_PF(x) (((uint32_t)(((uint32_t)(x)) << PCIE_RC_TRGT_MAP_CTRL_OFF_TARGET_MAP_PF_SHIFT)) & PCIE_RC_TRGT_MAP_CTRL_OFF_TARGET_MAP_PF_MASK)

#define PCIE_RC_TRGT_MAP_CTRL_OFF_TARGET_MAP_ROM_MASK (0x40U)
#define PCIE_RC_TRGT_MAP_CTRL_OFF_TARGET_MAP_ROM_SHIFT (6U)
/*! TARGET_MAP_ROM - Target Value for the ROM page of the PF Function selected by the index number. */
#define PCIE_RC_TRGT_MAP_CTRL_OFF_TARGET_MAP_ROM(x) (((uint32_t)(((uint32_t)(x)) << PCIE_RC_TRGT_MAP_CTRL_OFF_TARGET_MAP_ROM_SHIFT)) & PCIE_RC_TRGT_MAP_CTRL_OFF_TARGET_MAP_ROM_MASK)

#define PCIE_RC_TRGT_MAP_CTRL_OFF_TARGET_MAP_RESERVED_13_15_MASK (0xE000U)
#define PCIE_RC_TRGT_MAP_CTRL_OFF_TARGET_MAP_RESERVED_13_15_SHIFT (13U)
/*! TARGET_MAP_RESERVED_13_15 - Reserved. */
#define PCIE_RC_TRGT_MAP_CTRL_OFF_TARGET_MAP_RESERVED_13_15(x) (((uint32_t)(((uint32_t)(x)) << PCIE_RC_TRGT_MAP_CTRL_OFF_TARGET_MAP_RESERVED_13_15_SHIFT)) & PCIE_RC_TRGT_MAP_CTRL_OFF_TARGET_MAP_RESERVED_13_15_MASK)

#define PCIE_RC_TRGT_MAP_CTRL_OFF_TARGET_MAP_INDEX_MASK (0x1F0000U)
#define PCIE_RC_TRGT_MAP_CTRL_OFF_TARGET_MAP_INDEX_SHIFT (16U)
/*! TARGET_MAP_INDEX - The number of the PF Function on which the Target Values are set. */
#define PCIE_RC_TRGT_MAP_CTRL_OFF_TARGET_MAP_INDEX(x) (((uint32_t)(((uint32_t)(x)) << PCIE_RC_TRGT_MAP_CTRL_OFF_TARGET_MAP_INDEX_SHIFT)) & PCIE_RC_TRGT_MAP_CTRL_OFF_TARGET_MAP_INDEX_MASK)

#define PCIE_RC_TRGT_MAP_CTRL_OFF_TARGET_MAP_RESERVED_21_31_MASK (0xFFE00000U)
#define PCIE_RC_TRGT_MAP_CTRL_OFF_TARGET_MAP_RESERVED_21_31_SHIFT (21U)
/*! TARGET_MAP_RESERVED_21_31 - Reserved. */
#define PCIE_RC_TRGT_MAP_CTRL_OFF_TARGET_MAP_RESERVED_21_31(x) (((uint32_t)(((uint32_t)(x)) << PCIE_RC_TRGT_MAP_CTRL_OFF_TARGET_MAP_RESERVED_21_31_SHIFT)) & PCIE_RC_TRGT_MAP_CTRL_OFF_TARGET_MAP_RESERVED_21_31_MASK)
/*! @} */

/*! @name MSI_CTRL_ADDR_OFF - Integrated MSI Reception Module (iMRM) Address Register. */
/*! @{ */

#define PCIE_RC_MSI_CTRL_ADDR_OFF_MSI_CTRL_ADDR_MASK (0xFFFFFFFFU)
#define PCIE_RC_MSI_CTRL_ADDR_OFF_MSI_CTRL_ADDR_SHIFT (0U)
/*! MSI_CTRL_ADDR - Integrated MSI Reception Module Address.
 *  0b00000000000000000000000000000000..Zero value
 *  0b11111111111111111111111111111111..Max value
 */
#define PCIE_RC_MSI_CTRL_ADDR_OFF_MSI_CTRL_ADDR(x) (((uint32_t)(((uint32_t)(x)) << PCIE_RC_MSI_CTRL_ADDR_OFF_MSI_CTRL_ADDR_SHIFT)) & PCIE_RC_MSI_CTRL_ADDR_OFF_MSI_CTRL_ADDR_MASK)
/*! @} */

/*! @name MSI_CTRL_UPPER_ADDR_OFF - Integrated MSI Reception Module Upper Address Register. */
/*! @{ */

#define PCIE_RC_MSI_CTRL_UPPER_ADDR_OFF_MSI_CTRL_UPPER_ADDR_MASK (0xFFFFFFFFU)
#define PCIE_RC_MSI_CTRL_UPPER_ADDR_OFF_MSI_CTRL_UPPER_ADDR_SHIFT (0U)
/*! MSI_CTRL_UPPER_ADDR - Integrated MSI Reception Module Upper Address.
 *  0b00000000000000000000000000000000..Zero value
 *  0b11111111111111111111111111111111..Max value
 */
#define PCIE_RC_MSI_CTRL_UPPER_ADDR_OFF_MSI_CTRL_UPPER_ADDR(x) (((uint32_t)(((uint32_t)(x)) << PCIE_RC_MSI_CTRL_UPPER_ADDR_OFF_MSI_CTRL_UPPER_ADDR_SHIFT)) & PCIE_RC_MSI_CTRL_UPPER_ADDR_OFF_MSI_CTRL_UPPER_ADDR_MASK)
/*! @} */

/*! @name MSI_CTRL_INT_0_EN_OFF - Integrated MSI Reception Module Interrupt0 Enable Register. */
/*! @{ */

#define PCIE_RC_MSI_CTRL_INT_0_EN_OFF_MSI_CTRL_INT_0_EN_MASK (0xFFFFFFFFU)
#define PCIE_RC_MSI_CTRL_INT_0_EN_OFF_MSI_CTRL_INT_0_EN_SHIFT (0U)
/*! MSI_CTRL_INT_0_EN - MSI Interrupt0 Enable.
 *  0b00000000000000000000000000000000..Zero value
 *  0b11111111111111111111111111111111..Max value
 */
#define PCIE_RC_MSI_CTRL_INT_0_EN_OFF_MSI_CTRL_INT_0_EN(x) (((uint32_t)(((uint32_t)(x)) << PCIE_RC_MSI_CTRL_INT_0_EN_OFF_MSI_CTRL_INT_0_EN_SHIFT)) & PCIE_RC_MSI_CTRL_INT_0_EN_OFF_MSI_CTRL_INT_0_EN_MASK)
/*! @} */

/*! @name MSI_CTRL_INT_0_MASK_OFF - Integrated MSI Reception Module Interrupt0 Mask Register. */
/*! @{ */

#define PCIE_RC_MSI_CTRL_INT_0_MASK_OFF_MSI_CTRL_INT_0_MASK_MASK (0xFFFFFFFFU)
#define PCIE_RC_MSI_CTRL_INT_0_MASK_OFF_MSI_CTRL_INT_0_MASK_SHIFT (0U)
/*! MSI_CTRL_INT_0_MASK - MSI Interrupt0 Mask. */
#define PCIE_RC_MSI_CTRL_INT_0_MASK_OFF_MSI_CTRL_INT_0_MASK(x) (((uint32_t)(((uint32_t)(x)) << PCIE_RC_MSI_CTRL_INT_0_MASK_OFF_MSI_CTRL_INT_0_MASK_SHIFT)) & PCIE_RC_MSI_CTRL_INT_0_MASK_OFF_MSI_CTRL_INT_0_MASK_MASK)
/*! @} */

/*! @name MSI_CTRL_INT_0_STATUS_OFF - Integrated MSI Reception Module Interrupt0 Status Register. */
/*! @{ */

#define PCIE_RC_MSI_CTRL_INT_0_STATUS_OFF_MSI_CTRL_INT_0_STATUS_MASK (0xFFFFFFFFU)
#define PCIE_RC_MSI_CTRL_INT_0_STATUS_OFF_MSI_CTRL_INT_0_STATUS_SHIFT (0U)
/*! MSI_CTRL_INT_0_STATUS - MSI Interrupt0 Status.
 *  0b00000000000000000000000000000000..Zero value
 *  0b11111111111111111111111111111111..Max value
 */
#define PCIE_RC_MSI_CTRL_INT_0_STATUS_OFF_MSI_CTRL_INT_0_STATUS(x) (((uint32_t)(((uint32_t)(x)) << PCIE_RC_MSI_CTRL_INT_0_STATUS_OFF_MSI_CTRL_INT_0_STATUS_SHIFT)) & PCIE_RC_MSI_CTRL_INT_0_STATUS_OFF_MSI_CTRL_INT_0_STATUS_MASK)
/*! @} */

/*! @name MSI_CTRL_INT_1_EN_OFF - Integrated MSI Reception Module Interrupt1 Enable Register. */
/*! @{ */

#define PCIE_RC_MSI_CTRL_INT_1_EN_OFF_MSI_CTRL_INT_1_EN_MASK (0xFFFFFFFFU)
#define PCIE_RC_MSI_CTRL_INT_1_EN_OFF_MSI_CTRL_INT_1_EN_SHIFT (0U)
/*! MSI_CTRL_INT_1_EN - MSI Interrupt1 Enable.
 *  0b00000000000000000000000000000000..Zero value
 *  0b11111111111111111111111111111111..Max value
 */
#define PCIE_RC_MSI_CTRL_INT_1_EN_OFF_MSI_CTRL_INT_1_EN(x) (((uint32_t)(((uint32_t)(x)) << PCIE_RC_MSI_CTRL_INT_1_EN_OFF_MSI_CTRL_INT_1_EN_SHIFT)) & PCIE_RC_MSI_CTRL_INT_1_EN_OFF_MSI_CTRL_INT_1_EN_MASK)
/*! @} */

/*! @name MSI_CTRL_INT_1_MASK_OFF - Integrated MSI Reception Module Interrupt1 Mask Register. */
/*! @{ */

#define PCIE_RC_MSI_CTRL_INT_1_MASK_OFF_MSI_CTRL_INT_1_MASK_MASK (0xFFFFFFFFU)
#define PCIE_RC_MSI_CTRL_INT_1_MASK_OFF_MSI_CTRL_INT_1_MASK_SHIFT (0U)
/*! MSI_CTRL_INT_1_MASK - MSI Interrupt1 Mask. */
#define PCIE_RC_MSI_CTRL_INT_1_MASK_OFF_MSI_CTRL_INT_1_MASK(x) (((uint32_t)(((uint32_t)(x)) << PCIE_RC_MSI_CTRL_INT_1_MASK_OFF_MSI_CTRL_INT_1_MASK_SHIFT)) & PCIE_RC_MSI_CTRL_INT_1_MASK_OFF_MSI_CTRL_INT_1_MASK_MASK)
/*! @} */

/*! @name MSI_CTRL_INT_1_STATUS_OFF - Integrated MSI Reception Module Interrupt1 Status Register. */
/*! @{ */

#define PCIE_RC_MSI_CTRL_INT_1_STATUS_OFF_MSI_CTRL_INT_1_STATUS_MASK (0xFFFFFFFFU)
#define PCIE_RC_MSI_CTRL_INT_1_STATUS_OFF_MSI_CTRL_INT_1_STATUS_SHIFT (0U)
/*! MSI_CTRL_INT_1_STATUS - MSI Interrupt1 Status.
 *  0b00000000000000000000000000000000..Zero value
 *  0b11111111111111111111111111111111..Max value
 */
#define PCIE_RC_MSI_CTRL_INT_1_STATUS_OFF_MSI_CTRL_INT_1_STATUS(x) (((uint32_t)(((uint32_t)(x)) << PCIE_RC_MSI_CTRL_INT_1_STATUS_OFF_MSI_CTRL_INT_1_STATUS_SHIFT)) & PCIE_RC_MSI_CTRL_INT_1_STATUS_OFF_MSI_CTRL_INT_1_STATUS_MASK)
/*! @} */

/*! @name MSI_CTRL_INT_2_EN_OFF - Integrated MSI Reception Module Interrupt2 Enable Register. */
/*! @{ */

#define PCIE_RC_MSI_CTRL_INT_2_EN_OFF_MSI_CTRL_INT_2_EN_MASK (0xFFFFFFFFU)
#define PCIE_RC_MSI_CTRL_INT_2_EN_OFF_MSI_CTRL_INT_2_EN_SHIFT (0U)
/*! MSI_CTRL_INT_2_EN - MSI Interrupt2 Enable.
 *  0b00000000000000000000000000000000..Zero value
 *  0b11111111111111111111111111111111..Max value
 */
#define PCIE_RC_MSI_CTRL_INT_2_EN_OFF_MSI_CTRL_INT_2_EN(x) (((uint32_t)(((uint32_t)(x)) << PCIE_RC_MSI_CTRL_INT_2_EN_OFF_MSI_CTRL_INT_2_EN_SHIFT)) & PCIE_RC_MSI_CTRL_INT_2_EN_OFF_MSI_CTRL_INT_2_EN_MASK)
/*! @} */

/*! @name MSI_CTRL_INT_2_MASK_OFF - Integrated MSI Reception Module Interrupt2 Mask Register. */
/*! @{ */

#define PCIE_RC_MSI_CTRL_INT_2_MASK_OFF_MSI_CTRL_INT_2_MASK_MASK (0xFFFFFFFFU)
#define PCIE_RC_MSI_CTRL_INT_2_MASK_OFF_MSI_CTRL_INT_2_MASK_SHIFT (0U)
/*! MSI_CTRL_INT_2_MASK - MSI Interrupt2 Mask. */
#define PCIE_RC_MSI_CTRL_INT_2_MASK_OFF_MSI_CTRL_INT_2_MASK(x) (((uint32_t)(((uint32_t)(x)) << PCIE_RC_MSI_CTRL_INT_2_MASK_OFF_MSI_CTRL_INT_2_MASK_SHIFT)) & PCIE_RC_MSI_CTRL_INT_2_MASK_OFF_MSI_CTRL_INT_2_MASK_MASK)
/*! @} */

/*! @name MSI_CTRL_INT_2_STATUS_OFF - Integrated MSI Reception Module Interrupt2 Status Register. */
/*! @{ */

#define PCIE_RC_MSI_CTRL_INT_2_STATUS_OFF_MSI_CTRL_INT_2_STATUS_MASK (0xFFFFFFFFU)
#define PCIE_RC_MSI_CTRL_INT_2_STATUS_OFF_MSI_CTRL_INT_2_STATUS_SHIFT (0U)
/*! MSI_CTRL_INT_2_STATUS - MSI Interrupt2 Status.
 *  0b00000000000000000000000000000000..Zero value
 *  0b11111111111111111111111111111111..Max value
 */
#define PCIE_RC_MSI_CTRL_INT_2_STATUS_OFF_MSI_CTRL_INT_2_STATUS(x) (((uint32_t)(((uint32_t)(x)) << PCIE_RC_MSI_CTRL_INT_2_STATUS_OFF_MSI_CTRL_INT_2_STATUS_SHIFT)) & PCIE_RC_MSI_CTRL_INT_2_STATUS_OFF_MSI_CTRL_INT_2_STATUS_MASK)
/*! @} */

/*! @name MSI_CTRL_INT_3_EN_OFF - Integrated MSI Reception Module Interrupt3 Enable Register. */
/*! @{ */

#define PCIE_RC_MSI_CTRL_INT_3_EN_OFF_MSI_CTRL_INT_3_EN_MASK (0xFFFFFFFFU)
#define PCIE_RC_MSI_CTRL_INT_3_EN_OFF_MSI_CTRL_INT_3_EN_SHIFT (0U)
/*! MSI_CTRL_INT_3_EN - MSI Interrupt3 Enable.
 *  0b00000000000000000000000000000000..Zero value
 *  0b11111111111111111111111111111111..Max value
 */
#define PCIE_RC_MSI_CTRL_INT_3_EN_OFF_MSI_CTRL_INT_3_EN(x) (((uint32_t)(((uint32_t)(x)) << PCIE_RC_MSI_CTRL_INT_3_EN_OFF_MSI_CTRL_INT_3_EN_SHIFT)) & PCIE_RC_MSI_CTRL_INT_3_EN_OFF_MSI_CTRL_INT_3_EN_MASK)
/*! @} */

/*! @name MSI_CTRL_INT_3_MASK_OFF - Integrated MSI Reception Module Interrupt3 Mask Register. */
/*! @{ */

#define PCIE_RC_MSI_CTRL_INT_3_MASK_OFF_MSI_CTRL_INT_3_MASK_MASK (0xFFFFFFFFU)
#define PCIE_RC_MSI_CTRL_INT_3_MASK_OFF_MSI_CTRL_INT_3_MASK_SHIFT (0U)
/*! MSI_CTRL_INT_3_MASK - MSI Interrupt3 Mask. */
#define PCIE_RC_MSI_CTRL_INT_3_MASK_OFF_MSI_CTRL_INT_3_MASK(x) (((uint32_t)(((uint32_t)(x)) << PCIE_RC_MSI_CTRL_INT_3_MASK_OFF_MSI_CTRL_INT_3_MASK_SHIFT)) & PCIE_RC_MSI_CTRL_INT_3_MASK_OFF_MSI_CTRL_INT_3_MASK_MASK)
/*! @} */

/*! @name MSI_CTRL_INT_3_STATUS_OFF - Integrated MSI Reception Module Interrupt3 Status Register. */
/*! @{ */

#define PCIE_RC_MSI_CTRL_INT_3_STATUS_OFF_MSI_CTRL_INT_3_STATUS_MASK (0xFFFFFFFFU)
#define PCIE_RC_MSI_CTRL_INT_3_STATUS_OFF_MSI_CTRL_INT_3_STATUS_SHIFT (0U)
/*! MSI_CTRL_INT_3_STATUS - MSI Interrupt3 Status.
 *  0b00000000000000000000000000000000..Zero value
 *  0b11111111111111111111111111111111..Max value
 */
#define PCIE_RC_MSI_CTRL_INT_3_STATUS_OFF_MSI_CTRL_INT_3_STATUS(x) (((uint32_t)(((uint32_t)(x)) << PCIE_RC_MSI_CTRL_INT_3_STATUS_OFF_MSI_CTRL_INT_3_STATUS_SHIFT)) & PCIE_RC_MSI_CTRL_INT_3_STATUS_OFF_MSI_CTRL_INT_3_STATUS_MASK)
/*! @} */

/*! @name MSI_CTRL_INT_4_EN_OFF - Integrated MSI Reception Module Interrupt4 Enable Register. */
/*! @{ */

#define PCIE_RC_MSI_CTRL_INT_4_EN_OFF_MSI_CTRL_INT_4_EN_MASK (0xFFFFFFFFU)
#define PCIE_RC_MSI_CTRL_INT_4_EN_OFF_MSI_CTRL_INT_4_EN_SHIFT (0U)
/*! MSI_CTRL_INT_4_EN - MSI Interrupt4 Enable.
 *  0b00000000000000000000000000000000..Zero value
 *  0b11111111111111111111111111111111..Max value
 */
#define PCIE_RC_MSI_CTRL_INT_4_EN_OFF_MSI_CTRL_INT_4_EN(x) (((uint32_t)(((uint32_t)(x)) << PCIE_RC_MSI_CTRL_INT_4_EN_OFF_MSI_CTRL_INT_4_EN_SHIFT)) & PCIE_RC_MSI_CTRL_INT_4_EN_OFF_MSI_CTRL_INT_4_EN_MASK)
/*! @} */

/*! @name MSI_CTRL_INT_4_MASK_OFF - Integrated MSI Reception Module Interrupt4 Mask Register. */
/*! @{ */

#define PCIE_RC_MSI_CTRL_INT_4_MASK_OFF_MSI_CTRL_INT_4_MASK_MASK (0xFFFFFFFFU)
#define PCIE_RC_MSI_CTRL_INT_4_MASK_OFF_MSI_CTRL_INT_4_MASK_SHIFT (0U)
/*! MSI_CTRL_INT_4_MASK - MSI Interrupt4 Mask. */
#define PCIE_RC_MSI_CTRL_INT_4_MASK_OFF_MSI_CTRL_INT_4_MASK(x) (((uint32_t)(((uint32_t)(x)) << PCIE_RC_MSI_CTRL_INT_4_MASK_OFF_MSI_CTRL_INT_4_MASK_SHIFT)) & PCIE_RC_MSI_CTRL_INT_4_MASK_OFF_MSI_CTRL_INT_4_MASK_MASK)
/*! @} */

/*! @name MSI_CTRL_INT_4_STATUS_OFF - Integrated MSI Reception Module Interrupt4 Status Register. */
/*! @{ */

#define PCIE_RC_MSI_CTRL_INT_4_STATUS_OFF_MSI_CTRL_INT_4_STATUS_MASK (0xFFFFFFFFU)
#define PCIE_RC_MSI_CTRL_INT_4_STATUS_OFF_MSI_CTRL_INT_4_STATUS_SHIFT (0U)
/*! MSI_CTRL_INT_4_STATUS - MSI Interrupt4 Status.
 *  0b00000000000000000000000000000000..Zero value
 *  0b11111111111111111111111111111111..Max value
 */
#define PCIE_RC_MSI_CTRL_INT_4_STATUS_OFF_MSI_CTRL_INT_4_STATUS(x) (((uint32_t)(((uint32_t)(x)) << PCIE_RC_MSI_CTRL_INT_4_STATUS_OFF_MSI_CTRL_INT_4_STATUS_SHIFT)) & PCIE_RC_MSI_CTRL_INT_4_STATUS_OFF_MSI_CTRL_INT_4_STATUS_MASK)
/*! @} */

/*! @name MSI_CTRL_INT_5_EN_OFF - Integrated MSI Reception Module Interrupt5 Enable Register. */
/*! @{ */

#define PCIE_RC_MSI_CTRL_INT_5_EN_OFF_MSI_CTRL_INT_5_EN_MASK (0xFFFFFFFFU)
#define PCIE_RC_MSI_CTRL_INT_5_EN_OFF_MSI_CTRL_INT_5_EN_SHIFT (0U)
/*! MSI_CTRL_INT_5_EN - MSI Interrupt5 Enable.
 *  0b00000000000000000000000000000000..Zero value
 *  0b11111111111111111111111111111111..Max value
 */
#define PCIE_RC_MSI_CTRL_INT_5_EN_OFF_MSI_CTRL_INT_5_EN(x) (((uint32_t)(((uint32_t)(x)) << PCIE_RC_MSI_CTRL_INT_5_EN_OFF_MSI_CTRL_INT_5_EN_SHIFT)) & PCIE_RC_MSI_CTRL_INT_5_EN_OFF_MSI_CTRL_INT_5_EN_MASK)
/*! @} */

/*! @name MSI_CTRL_INT_5_MASK_OFF - Integrated MSI Reception Module Interrupt5 Mask Register. */
/*! @{ */

#define PCIE_RC_MSI_CTRL_INT_5_MASK_OFF_MSI_CTRL_INT_5_MASK_MASK (0xFFFFFFFFU)
#define PCIE_RC_MSI_CTRL_INT_5_MASK_OFF_MSI_CTRL_INT_5_MASK_SHIFT (0U)
/*! MSI_CTRL_INT_5_MASK - MSI Interrupt5 Mask. */
#define PCIE_RC_MSI_CTRL_INT_5_MASK_OFF_MSI_CTRL_INT_5_MASK(x) (((uint32_t)(((uint32_t)(x)) << PCIE_RC_MSI_CTRL_INT_5_MASK_OFF_MSI_CTRL_INT_5_MASK_SHIFT)) & PCIE_RC_MSI_CTRL_INT_5_MASK_OFF_MSI_CTRL_INT_5_MASK_MASK)
/*! @} */

/*! @name MSI_CTRL_INT_5_STATUS_OFF - Integrated MSI Reception Module Interrupt5 Status Register. */
/*! @{ */

#define PCIE_RC_MSI_CTRL_INT_5_STATUS_OFF_MSI_CTRL_INT_5_STATUS_MASK (0xFFFFFFFFU)
#define PCIE_RC_MSI_CTRL_INT_5_STATUS_OFF_MSI_CTRL_INT_5_STATUS_SHIFT (0U)
/*! MSI_CTRL_INT_5_STATUS - MSI Interrupt5 Status.
 *  0b00000000000000000000000000000000..Zero value
 *  0b11111111111111111111111111111111..Max value
 */
#define PCIE_RC_MSI_CTRL_INT_5_STATUS_OFF_MSI_CTRL_INT_5_STATUS(x) (((uint32_t)(((uint32_t)(x)) << PCIE_RC_MSI_CTRL_INT_5_STATUS_OFF_MSI_CTRL_INT_5_STATUS_SHIFT)) & PCIE_RC_MSI_CTRL_INT_5_STATUS_OFF_MSI_CTRL_INT_5_STATUS_MASK)
/*! @} */

/*! @name MSI_CTRL_INT_6_EN_OFF - Integrated MSI Reception Module Interrupt6 Enable Register. */
/*! @{ */

#define PCIE_RC_MSI_CTRL_INT_6_EN_OFF_MSI_CTRL_INT_6_EN_MASK (0xFFFFFFFFU)
#define PCIE_RC_MSI_CTRL_INT_6_EN_OFF_MSI_CTRL_INT_6_EN_SHIFT (0U)
/*! MSI_CTRL_INT_6_EN - MSI Interrupt6 Enable.
 *  0b00000000000000000000000000000000..Zero value
 *  0b11111111111111111111111111111111..Max value
 */
#define PCIE_RC_MSI_CTRL_INT_6_EN_OFF_MSI_CTRL_INT_6_EN(x) (((uint32_t)(((uint32_t)(x)) << PCIE_RC_MSI_CTRL_INT_6_EN_OFF_MSI_CTRL_INT_6_EN_SHIFT)) & PCIE_RC_MSI_CTRL_INT_6_EN_OFF_MSI_CTRL_INT_6_EN_MASK)
/*! @} */

/*! @name MSI_CTRL_INT_6_MASK_OFF - Integrated MSI Reception Module Interrupt6 Mask Register. */
/*! @{ */

#define PCIE_RC_MSI_CTRL_INT_6_MASK_OFF_MSI_CTRL_INT_6_MASK_MASK (0xFFFFFFFFU)
#define PCIE_RC_MSI_CTRL_INT_6_MASK_OFF_MSI_CTRL_INT_6_MASK_SHIFT (0U)
/*! MSI_CTRL_INT_6_MASK - MSI Interrupt6 Mask. */
#define PCIE_RC_MSI_CTRL_INT_6_MASK_OFF_MSI_CTRL_INT_6_MASK(x) (((uint32_t)(((uint32_t)(x)) << PCIE_RC_MSI_CTRL_INT_6_MASK_OFF_MSI_CTRL_INT_6_MASK_SHIFT)) & PCIE_RC_MSI_CTRL_INT_6_MASK_OFF_MSI_CTRL_INT_6_MASK_MASK)
/*! @} */

/*! @name MSI_CTRL_INT_6_STATUS_OFF - Integrated MSI Reception Module Interrupt6 Status Register. */
/*! @{ */

#define PCIE_RC_MSI_CTRL_INT_6_STATUS_OFF_MSI_CTRL_INT_6_STATUS_MASK (0xFFFFFFFFU)
#define PCIE_RC_MSI_CTRL_INT_6_STATUS_OFF_MSI_CTRL_INT_6_STATUS_SHIFT (0U)
/*! MSI_CTRL_INT_6_STATUS - MSI Interrupt6 Status.
 *  0b00000000000000000000000000000000..Zero value
 *  0b11111111111111111111111111111111..Max value
 */
#define PCIE_RC_MSI_CTRL_INT_6_STATUS_OFF_MSI_CTRL_INT_6_STATUS(x) (((uint32_t)(((uint32_t)(x)) << PCIE_RC_MSI_CTRL_INT_6_STATUS_OFF_MSI_CTRL_INT_6_STATUS_SHIFT)) & PCIE_RC_MSI_CTRL_INT_6_STATUS_OFF_MSI_CTRL_INT_6_STATUS_MASK)
/*! @} */

/*! @name MSI_CTRL_INT_7_EN_OFF - Integrated MSI Reception Module Interrupt7 Enable Register. */
/*! @{ */

#define PCIE_RC_MSI_CTRL_INT_7_EN_OFF_MSI_CTRL_INT_7_EN_MASK (0xFFFFFFFFU)
#define PCIE_RC_MSI_CTRL_INT_7_EN_OFF_MSI_CTRL_INT_7_EN_SHIFT (0U)
/*! MSI_CTRL_INT_7_EN - MSI Interrupt7 Enable.
 *  0b00000000000000000000000000000000..Zero value
 *  0b11111111111111111111111111111111..Max value
 */
#define PCIE_RC_MSI_CTRL_INT_7_EN_OFF_MSI_CTRL_INT_7_EN(x) (((uint32_t)(((uint32_t)(x)) << PCIE_RC_MSI_CTRL_INT_7_EN_OFF_MSI_CTRL_INT_7_EN_SHIFT)) & PCIE_RC_MSI_CTRL_INT_7_EN_OFF_MSI_CTRL_INT_7_EN_MASK)
/*! @} */

/*! @name MSI_CTRL_INT_7_MASK_OFF - Integrated MSI Reception Module Interrupt7 Mask Register. */
/*! @{ */

#define PCIE_RC_MSI_CTRL_INT_7_MASK_OFF_MSI_CTRL_INT_7_MASK_MASK (0xFFFFFFFFU)
#define PCIE_RC_MSI_CTRL_INT_7_MASK_OFF_MSI_CTRL_INT_7_MASK_SHIFT (0U)
/*! MSI_CTRL_INT_7_MASK - MSI Interrupt7 Mask. */
#define PCIE_RC_MSI_CTRL_INT_7_MASK_OFF_MSI_CTRL_INT_7_MASK(x) (((uint32_t)(((uint32_t)(x)) << PCIE_RC_MSI_CTRL_INT_7_MASK_OFF_MSI_CTRL_INT_7_MASK_SHIFT)) & PCIE_RC_MSI_CTRL_INT_7_MASK_OFF_MSI_CTRL_INT_7_MASK_MASK)
/*! @} */

/*! @name MSI_CTRL_INT_7_STATUS_OFF - Integrated MSI Reception Module Interrupt7 Status Register. */
/*! @{ */

#define PCIE_RC_MSI_CTRL_INT_7_STATUS_OFF_MSI_CTRL_INT_7_STATUS_MASK (0xFFFFFFFFU)
#define PCIE_RC_MSI_CTRL_INT_7_STATUS_OFF_MSI_CTRL_INT_7_STATUS_SHIFT (0U)
/*! MSI_CTRL_INT_7_STATUS - MSI Interrupt7 Status.
 *  0b00000000000000000000000000000000..Zero value
 *  0b11111111111111111111111111111111..Max value
 */
#define PCIE_RC_MSI_CTRL_INT_7_STATUS_OFF_MSI_CTRL_INT_7_STATUS(x) (((uint32_t)(((uint32_t)(x)) << PCIE_RC_MSI_CTRL_INT_7_STATUS_OFF_MSI_CTRL_INT_7_STATUS_SHIFT)) & PCIE_RC_MSI_CTRL_INT_7_STATUS_OFF_MSI_CTRL_INT_7_STATUS_MASK)
/*! @} */

/*! @name MSI_GPIO_IO_OFF - Integrated MSI Reception Module General Purpose IO Register. */
/*! @{ */

#define PCIE_RC_MSI_GPIO_IO_OFF_MSI_GPIO_REG_MASK (0xFFFFFFFFU)
#define PCIE_RC_MSI_GPIO_IO_OFF_MSI_GPIO_REG_SHIFT (0U)
/*! MSI_GPIO_REG - MSI GPIO Register.
 *  0b00000000000000000000000000000000..Zero value
 *  0b11111111111111111111111111111111..Max value
 */
#define PCIE_RC_MSI_GPIO_IO_OFF_MSI_GPIO_REG(x)  (((uint32_t)(((uint32_t)(x)) << PCIE_RC_MSI_GPIO_IO_OFF_MSI_GPIO_REG_SHIFT)) & PCIE_RC_MSI_GPIO_IO_OFF_MSI_GPIO_REG_MASK)
/*! @} */

/*! @name CLOCK_GATING_CTRL_OFF - Clock Gating Control Register. */
/*! @{ */

#define PCIE_RC_CLOCK_GATING_CTRL_OFF_RADM_CLK_GATING_EN_MASK (0x1U)
#define PCIE_RC_CLOCK_GATING_CTRL_OFF_RADM_CLK_GATING_EN_SHIFT (0U)
/*! RADM_CLK_GATING_EN - RADM Clock Gating Enable.
 *  0b0..Disable
 *  0b1..Enable (default)
 */
#define PCIE_RC_CLOCK_GATING_CTRL_OFF_RADM_CLK_GATING_EN(x) (((uint32_t)(((uint32_t)(x)) << PCIE_RC_CLOCK_GATING_CTRL_OFF_RADM_CLK_GATING_EN_SHIFT)) & PCIE_RC_CLOCK_GATING_CTRL_OFF_RADM_CLK_GATING_EN_MASK)

#define PCIE_RC_CLOCK_GATING_CTRL_OFF_AXI_CLK_GATING_EN_MASK (0x2U)
#define PCIE_RC_CLOCK_GATING_CTRL_OFF_AXI_CLK_GATING_EN_SHIFT (1U)
/*! AXI_CLK_GATING_EN - AXI Clock Gating Enable.
 *  0b0..Disable
 *  0b1..Enable (default)
 */
#define PCIE_RC_CLOCK_GATING_CTRL_OFF_AXI_CLK_GATING_EN(x) (((uint32_t)(((uint32_t)(x)) << PCIE_RC_CLOCK_GATING_CTRL_OFF_AXI_CLK_GATING_EN_SHIFT)) & PCIE_RC_CLOCK_GATING_CTRL_OFF_AXI_CLK_GATING_EN_MASK)
/*! @} */

/*! @name GEN3_RELATED_OFF - Gen3 Control Register. */
/*! @{ */

#define PCIE_RC_GEN3_RELATED_OFF_GEN3_ZRXDC_NONCOMPL_MASK (0x1U)
#define PCIE_RC_GEN3_RELATED_OFF_GEN3_ZRXDC_NONCOMPL_SHIFT (0U)
/*! GEN3_ZRXDC_NONCOMPL - Gen3 Receiver Impedance ZRX-DC Not Compliant.
 *  0b0..The receiver complies with the ZRX-DC parameter for 2.5 GT/s when operating at 8 GT/s or higher.
 *  0b1..The receiver does not comply with the ZRX-DC parameter for 2.5 GT/s when operating at 8 GT/s or higher.
 */
#define PCIE_RC_GEN3_RELATED_OFF_GEN3_ZRXDC_NONCOMPL(x) (((uint32_t)(((uint32_t)(x)) << PCIE_RC_GEN3_RELATED_OFF_GEN3_ZRXDC_NONCOMPL_SHIFT)) & PCIE_RC_GEN3_RELATED_OFF_GEN3_ZRXDC_NONCOMPL_MASK)

#define PCIE_RC_GEN3_RELATED_OFF_NO_SEED_VALUE_CHANGE_MASK (0x2U)
#define PCIE_RC_GEN3_RELATED_OFF_NO_SEED_VALUE_CHANGE_SHIFT (1U)
/*! NO_SEED_VALUE_CHANGE - If this bit is set to 1, the seed value of LFSR for scrambler at Gen3 rate does not change after LinkUp = 1.
 *  0b1..Not Change
 */
#define PCIE_RC_GEN3_RELATED_OFF_NO_SEED_VALUE_CHANGE(x) (((uint32_t)(((uint32_t)(x)) << PCIE_RC_GEN3_RELATED_OFF_NO_SEED_VALUE_CHANGE_SHIFT)) & PCIE_RC_GEN3_RELATED_OFF_NO_SEED_VALUE_CHANGE_MASK)

#define PCIE_RC_GEN3_RELATED_OFF_DISABLE_SCRAMBLER_GEN_3_MASK (0x100U)
#define PCIE_RC_GEN3_RELATED_OFF_DISABLE_SCRAMBLER_GEN_3_SHIFT (8U)
/*! DISABLE_SCRAMBLER_GEN_3 - Disable Scrambler for Gen3 and Gen4 Data Rate. */
#define PCIE_RC_GEN3_RELATED_OFF_DISABLE_SCRAMBLER_GEN_3(x) (((uint32_t)(((uint32_t)(x)) << PCIE_RC_GEN3_RELATED_OFF_DISABLE_SCRAMBLER_GEN_3_SHIFT)) & PCIE_RC_GEN3_RELATED_OFF_DISABLE_SCRAMBLER_GEN_3_MASK)

#define PCIE_RC_GEN3_RELATED_OFF_EQ_PHASE_2_3_MASK (0x200U)
#define PCIE_RC_GEN3_RELATED_OFF_EQ_PHASE_2_3_SHIFT (9U)
/*! EQ_PHASE_2_3 - Equalization Phase 2 and Phase 3 Disable.
 *  0b0..Rx equalization in phase 0/1
 *  0b1..No Rx equalization
 */
#define PCIE_RC_GEN3_RELATED_OFF_EQ_PHASE_2_3(x) (((uint32_t)(((uint32_t)(x)) << PCIE_RC_GEN3_RELATED_OFF_EQ_PHASE_2_3_SHIFT)) & PCIE_RC_GEN3_RELATED_OFF_EQ_PHASE_2_3_MASK)

#define PCIE_RC_GEN3_RELATED_OFF_EQ_EIEOS_CNT_MASK (0x400U)
#define PCIE_RC_GEN3_RELATED_OFF_EQ_EIEOS_CNT_SHIFT (10U)
/*! EQ_EIEOS_CNT - Equalization EIEOS Count Reset Disable.
 *  0b1..Disable
 */
#define PCIE_RC_GEN3_RELATED_OFF_EQ_EIEOS_CNT(x) (((uint32_t)(((uint32_t)(x)) << PCIE_RC_GEN3_RELATED_OFF_EQ_EIEOS_CNT_SHIFT)) & PCIE_RC_GEN3_RELATED_OFF_EQ_EIEOS_CNT_MASK)

#define PCIE_RC_GEN3_RELATED_OFF_EQ_REDO_MASK    (0x800U)
#define PCIE_RC_GEN3_RELATED_OFF_EQ_REDO_SHIFT   (11U)
/*! EQ_REDO - Equalization Redo Disable. */
#define PCIE_RC_GEN3_RELATED_OFF_EQ_REDO(x)      (((uint32_t)(((uint32_t)(x)) << PCIE_RC_GEN3_RELATED_OFF_EQ_REDO_SHIFT)) & PCIE_RC_GEN3_RELATED_OFF_EQ_REDO_MASK)

#define PCIE_RC_GEN3_RELATED_OFF_RXEQ_PH01_EN_MASK (0x1000U)
#define PCIE_RC_GEN3_RELATED_OFF_RXEQ_PH01_EN_SHIFT (12U)
/*! RXEQ_PH01_EN - Rx Equalization Phase 0/Phase 1 Hold Enable.
 *  0b0..Tx equalization only in phase 2/3
 *  0b1..No Tx equalization
 */
#define PCIE_RC_GEN3_RELATED_OFF_RXEQ_PH01_EN(x) (((uint32_t)(((uint32_t)(x)) << PCIE_RC_GEN3_RELATED_OFF_RXEQ_PH01_EN_SHIFT)) & PCIE_RC_GEN3_RELATED_OFF_RXEQ_PH01_EN_MASK)

#define PCIE_RC_GEN3_RELATED_OFF_RXEQ_RGRDLESS_RXTS_MASK (0x2000U)
#define PCIE_RC_GEN3_RELATED_OFF_RXEQ_RGRDLESS_RXTS_SHIFT (13U)
/*! RXEQ_RGRDLESS_RXTS - RXEQ_RGRDLESS_RXTS
 *  0b0..mac_phy_rxeqeval asserts after 1us and 2 TS1 received from remote partner.
 *  0b1..mac_phy_rxeqeval asserts after 500ns regardless of TS's received or not.
 */
#define PCIE_RC_GEN3_RELATED_OFF_RXEQ_RGRDLESS_RXTS(x) (((uint32_t)(((uint32_t)(x)) << PCIE_RC_GEN3_RELATED_OFF_RXEQ_RGRDLESS_RXTS_SHIFT)) & PCIE_RC_GEN3_RELATED_OFF_RXEQ_RGRDLESS_RXTS_MASK)

#define PCIE_RC_GEN3_RELATED_OFF_GEN3_EQUALIZATION_DISABLE_MASK (0x10000U)
#define PCIE_RC_GEN3_RELATED_OFF_GEN3_EQUALIZATION_DISABLE_SHIFT (16U)
/*! GEN3_EQUALIZATION_DISABLE - Equalization Disable. */
#define PCIE_RC_GEN3_RELATED_OFF_GEN3_EQUALIZATION_DISABLE(x) (((uint32_t)(((uint32_t)(x)) << PCIE_RC_GEN3_RELATED_OFF_GEN3_EQUALIZATION_DISABLE_SHIFT)) & PCIE_RC_GEN3_RELATED_OFF_GEN3_EQUALIZATION_DISABLE_MASK)

#define PCIE_RC_GEN3_RELATED_OFF_GEN3_DLLP_XMT_DELAY_DISABLE_MASK (0x20000U)
#define PCIE_RC_GEN3_RELATED_OFF_GEN3_DLLP_XMT_DELAY_DISABLE_SHIFT (17U)
/*! GEN3_DLLP_XMT_DELAY_DISABLE - DLLP Transmission Delay Disable. */
#define PCIE_RC_GEN3_RELATED_OFF_GEN3_DLLP_XMT_DELAY_DISABLE(x) (((uint32_t)(((uint32_t)(x)) << PCIE_RC_GEN3_RELATED_OFF_GEN3_DLLP_XMT_DELAY_DISABLE_SHIFT)) & PCIE_RC_GEN3_RELATED_OFF_GEN3_DLLP_XMT_DELAY_DISABLE_MASK)

#define PCIE_RC_GEN3_RELATED_OFF_GEN3_DC_BALANCE_DISABLE_MASK (0x40000U)
#define PCIE_RC_GEN3_RELATED_OFF_GEN3_DC_BALANCE_DISABLE_SHIFT (18U)
/*! GEN3_DC_BALANCE_DISABLE - DC Balance Disable. */
#define PCIE_RC_GEN3_RELATED_OFF_GEN3_DC_BALANCE_DISABLE(x) (((uint32_t)(((uint32_t)(x)) << PCIE_RC_GEN3_RELATED_OFF_GEN3_DC_BALANCE_DISABLE_SHIFT)) & PCIE_RC_GEN3_RELATED_OFF_GEN3_DC_BALANCE_DISABLE_MASK)

#define PCIE_RC_GEN3_RELATED_OFF_GEN3_EQ_INVREQ_EVAL_DIFF_DISABLE_MASK (0x800000U)
#define PCIE_RC_GEN3_RELATED_OFF_GEN3_EQ_INVREQ_EVAL_DIFF_DISABLE_SHIFT (23U)
/*! GEN3_EQ_INVREQ_EVAL_DIFF_DISABLE - Eq InvalidRequest and RxEqEval Different Time Assertion Disable. */
#define PCIE_RC_GEN3_RELATED_OFF_GEN3_EQ_INVREQ_EVAL_DIFF_DISABLE(x) (((uint32_t)(((uint32_t)(x)) << PCIE_RC_GEN3_RELATED_OFF_GEN3_EQ_INVREQ_EVAL_DIFF_DISABLE_SHIFT)) & PCIE_RC_GEN3_RELATED_OFF_GEN3_EQ_INVREQ_EVAL_DIFF_DISABLE_MASK)
/*! @} */

/*! @name GEN3_EQ_CONTROL_OFF - Gen3 EQ Control Register. */
/*! @{ */

#define PCIE_RC_GEN3_EQ_CONTROL_OFF_GEN3_EQ_FB_MODE_MASK (0xFU)
#define PCIE_RC_GEN3_EQ_CONTROL_OFF_GEN3_EQ_FB_MODE_SHIFT (0U)
/*! GEN3_EQ_FB_MODE - Feedback Mode.
 *  0b0000..Direction Change
 *  0b0001..Figure Of Merit
 */
#define PCIE_RC_GEN3_EQ_CONTROL_OFF_GEN3_EQ_FB_MODE(x) (((uint32_t)(((uint32_t)(x)) << PCIE_RC_GEN3_EQ_CONTROL_OFF_GEN3_EQ_FB_MODE_SHIFT)) & PCIE_RC_GEN3_EQ_CONTROL_OFF_GEN3_EQ_FB_MODE_MASK)

#define PCIE_RC_GEN3_EQ_CONTROL_OFF_GEN3_EQ_PHASE23_EXIT_MODE_MASK (0x10U)
#define PCIE_RC_GEN3_EQ_CONTROL_OFF_GEN3_EQ_PHASE23_EXIT_MODE_SHIFT (4U)
/*! GEN3_EQ_PHASE23_EXIT_MODE - Behavior After 24 ms Timeout (when optimal settings are not found).
 *  0b0..Recovery.Speed
 *  0b1..USP: Recovery.Equalization.Phase3; DSP: Recovery.Equalization.RcvrLock
 */
#define PCIE_RC_GEN3_EQ_CONTROL_OFF_GEN3_EQ_PHASE23_EXIT_MODE(x) (((uint32_t)(((uint32_t)(x)) << PCIE_RC_GEN3_EQ_CONTROL_OFF_GEN3_EQ_PHASE23_EXIT_MODE_SHIFT)) & PCIE_RC_GEN3_EQ_CONTROL_OFF_GEN3_EQ_PHASE23_EXIT_MODE_MASK)

#define PCIE_RC_GEN3_EQ_CONTROL_OFF_GEN3_EQ_EVAL_2MS_DISABLE_MASK (0x20U)
#define PCIE_RC_GEN3_EQ_CONTROL_OFF_GEN3_EQ_EVAL_2MS_DISABLE_SHIFT (5U)
/*! GEN3_EQ_EVAL_2MS_DISABLE - Phase2_3 2 ms Timeout Disable.
 *  0b0..Abort the current evaluation, stop any attempt to modify the remote transmitter settings, Phase2 is terminated by the 24ms timeout
 *  0b1..Ignore the 2ms timeout and continue as normal. This is used to support PHYs that require more than 2ms to
 *       respond to the assertion of RxEqEval.
 */
#define PCIE_RC_GEN3_EQ_CONTROL_OFF_GEN3_EQ_EVAL_2MS_DISABLE(x) (((uint32_t)(((uint32_t)(x)) << PCIE_RC_GEN3_EQ_CONTROL_OFF_GEN3_EQ_EVAL_2MS_DISABLE_SHIFT)) & PCIE_RC_GEN3_EQ_CONTROL_OFF_GEN3_EQ_EVAL_2MS_DISABLE_MASK)

#define PCIE_RC_GEN3_EQ_CONTROL_OFF_GEN3_LOWER_RATE_EQ_REDO_ENABLE_MASK (0x40U)
#define PCIE_RC_GEN3_EQ_CONTROL_OFF_GEN3_LOWER_RATE_EQ_REDO_ENABLE_SHIFT (6U)
/*! GEN3_LOWER_RATE_EQ_REDO_ENABLE - Support EQ redo and lower rate change.
 *  0b0..Not supported
 *  0b1..Supported
 */
#define PCIE_RC_GEN3_EQ_CONTROL_OFF_GEN3_LOWER_RATE_EQ_REDO_ENABLE(x) (((uint32_t)(((uint32_t)(x)) << PCIE_RC_GEN3_EQ_CONTROL_OFF_GEN3_LOWER_RATE_EQ_REDO_ENABLE_SHIFT)) & PCIE_RC_GEN3_EQ_CONTROL_OFF_GEN3_LOWER_RATE_EQ_REDO_ENABLE_MASK)

#define PCIE_RC_GEN3_EQ_CONTROL_OFF_GEN3_EQ_PSET_REQ_VEC_MASK (0xFFFF00U)
#define PCIE_RC_GEN3_EQ_CONTROL_OFF_GEN3_EQ_PSET_REQ_VEC_SHIFT (8U)
/*! GEN3_EQ_PSET_REQ_VEC - Preset Request Vector.
 *  0b0000000000000000..Zero value
 *  0b1111111111111111..Max value
 */
#define PCIE_RC_GEN3_EQ_CONTROL_OFF_GEN3_EQ_PSET_REQ_VEC(x) (((uint32_t)(((uint32_t)(x)) << PCIE_RC_GEN3_EQ_CONTROL_OFF_GEN3_EQ_PSET_REQ_VEC_SHIFT)) & PCIE_RC_GEN3_EQ_CONTROL_OFF_GEN3_EQ_PSET_REQ_VEC_MASK)

#define PCIE_RC_GEN3_EQ_CONTROL_OFF_GEN3_EQ_FOM_INC_INITIAL_EVAL_MASK (0x1000000U)
#define PCIE_RC_GEN3_EQ_CONTROL_OFF_GEN3_EQ_FOM_INC_INITIAL_EVAL_SHIFT (24U)
/*! GEN3_EQ_FOM_INC_INITIAL_EVAL - Include Initial FOM.
 *  0b0..Do not include
 *  0b1..Include
 */
#define PCIE_RC_GEN3_EQ_CONTROL_OFF_GEN3_EQ_FOM_INC_INITIAL_EVAL(x) (((uint32_t)(((uint32_t)(x)) << PCIE_RC_GEN3_EQ_CONTROL_OFF_GEN3_EQ_FOM_INC_INITIAL_EVAL_SHIFT)) & PCIE_RC_GEN3_EQ_CONTROL_OFF_GEN3_EQ_FOM_INC_INITIAL_EVAL_MASK)

#define PCIE_RC_GEN3_EQ_CONTROL_OFF_GEN3_EQ_PSET_REQ_AS_COEF_MASK (0x2000000U)
#define PCIE_RC_GEN3_EQ_CONTROL_OFF_GEN3_EQ_PSET_REQ_AS_COEF_SHIFT (25U)
/*! GEN3_EQ_PSET_REQ_AS_COEF - GEN3_EQ_PSET_REQ_AS_COEF is an internally reserved field. */
#define PCIE_RC_GEN3_EQ_CONTROL_OFF_GEN3_EQ_PSET_REQ_AS_COEF(x) (((uint32_t)(((uint32_t)(x)) << PCIE_RC_GEN3_EQ_CONTROL_OFF_GEN3_EQ_PSET_REQ_AS_COEF_SHIFT)) & PCIE_RC_GEN3_EQ_CONTROL_OFF_GEN3_EQ_PSET_REQ_AS_COEF_MASK)

#define PCIE_RC_GEN3_EQ_CONTROL_OFF_GEN3_REQ_SEND_CONSEC_EIEOS_FOR_PSET_MAP_MASK (0x4000000U)
#define PCIE_RC_GEN3_EQ_CONTROL_OFF_GEN3_REQ_SEND_CONSEC_EIEOS_FOR_PSET_MAP_SHIFT (26U)
/*! GEN3_REQ_SEND_CONSEC_EIEOS_FOR_PSET_MAP - Request controller to send back-to-back EIEOS in Recovery.
 *  0b0..Do not request
 *  0b1..Request
 */
#define PCIE_RC_GEN3_EQ_CONTROL_OFF_GEN3_REQ_SEND_CONSEC_EIEOS_FOR_PSET_MAP(x) (((uint32_t)(((uint32_t)(x)) << PCIE_RC_GEN3_EQ_CONTROL_OFF_GEN3_REQ_SEND_CONSEC_EIEOS_FOR_PSET_MAP_SHIFT)) & PCIE_RC_GEN3_EQ_CONTROL_OFF_GEN3_REQ_SEND_CONSEC_EIEOS_FOR_PSET_MAP_MASK)

#define PCIE_RC_GEN3_EQ_CONTROL_OFF_GEN3_EQ_REQ_NUM_MASK (0x38000000U)
#define PCIE_RC_GEN3_EQ_CONTROL_OFF_GEN3_EQ_REQ_NUM_SHIFT (27U)
/*! GEN3_EQ_REQ_NUM - The number of back-to-back equalization redo requests at a given Gen3, Gen4 and Gen5 data rate for USP.
 *  0b000..Min value
 *  0b111..Max value
 */
#define PCIE_RC_GEN3_EQ_CONTROL_OFF_GEN3_EQ_REQ_NUM(x) (((uint32_t)(((uint32_t)(x)) << PCIE_RC_GEN3_EQ_CONTROL_OFF_GEN3_EQ_REQ_NUM_SHIFT)) & PCIE_RC_GEN3_EQ_CONTROL_OFF_GEN3_EQ_REQ_NUM_MASK)

#define PCIE_RC_GEN3_EQ_CONTROL_OFF_GEN3_SUPPORT_FINITE_EQ_REQUEST_MASK (0x40000000U)
#define PCIE_RC_GEN3_EQ_CONTROL_OFF_GEN3_SUPPORT_FINITE_EQ_REQUEST_SHIFT (30U)
/*! GEN3_SUPPORT_FINITE_EQ_REQUEST - Support finite EQ requests for USP.
 *  0b0..Do not support
 *  0b1..Support
 */
#define PCIE_RC_GEN3_EQ_CONTROL_OFF_GEN3_SUPPORT_FINITE_EQ_REQUEST(x) (((uint32_t)(((uint32_t)(x)) << PCIE_RC_GEN3_EQ_CONTROL_OFF_GEN3_SUPPORT_FINITE_EQ_REQUEST_SHIFT)) & PCIE_RC_GEN3_EQ_CONTROL_OFF_GEN3_SUPPORT_FINITE_EQ_REQUEST_MASK)
/*! @} */

/*! @name GEN3_EQ_FB_MODE_DIR_CHANGE_OFF - Gen3 EQ Direction Change Feedback Mode Control Register. */
/*! @{ */

#define PCIE_RC_GEN3_EQ_FB_MODE_DIR_CHANGE_OFF_GEN3_EQ_FMDC_T_MIN_PHASE23_MASK (0x1FU)
#define PCIE_RC_GEN3_EQ_FB_MODE_DIR_CHANGE_OFF_GEN3_EQ_FMDC_T_MIN_PHASE23_SHIFT (0U)
/*! GEN3_EQ_FMDC_T_MIN_PHASE23 - Minimum Time (in ms) To Remain in EQ Master Phase.
 *  0b00000..Min value
 *  0b11000..Max value
 */
#define PCIE_RC_GEN3_EQ_FB_MODE_DIR_CHANGE_OFF_GEN3_EQ_FMDC_T_MIN_PHASE23(x) (((uint32_t)(((uint32_t)(x)) << PCIE_RC_GEN3_EQ_FB_MODE_DIR_CHANGE_OFF_GEN3_EQ_FMDC_T_MIN_PHASE23_SHIFT)) & PCIE_RC_GEN3_EQ_FB_MODE_DIR_CHANGE_OFF_GEN3_EQ_FMDC_T_MIN_PHASE23_MASK)

#define PCIE_RC_GEN3_EQ_FB_MODE_DIR_CHANGE_OFF_GEN3_EQ_FMDC_N_EVALS_MASK (0x3E0U)
#define PCIE_RC_GEN3_EQ_FB_MODE_DIR_CHANGE_OFF_GEN3_EQ_FMDC_N_EVALS_SHIFT (5U)
/*! GEN3_EQ_FMDC_N_EVALS - Convergence Window Depth.
 *  0b00000..Min value
 *  0b11111..Maximum of CX_GEN3_EQ_COEFQ_DEPTH
 */
#define PCIE_RC_GEN3_EQ_FB_MODE_DIR_CHANGE_OFF_GEN3_EQ_FMDC_N_EVALS(x) (((uint32_t)(((uint32_t)(x)) << PCIE_RC_GEN3_EQ_FB_MODE_DIR_CHANGE_OFF_GEN3_EQ_FMDC_N_EVALS_SHIFT)) & PCIE_RC_GEN3_EQ_FB_MODE_DIR_CHANGE_OFF_GEN3_EQ_FMDC_N_EVALS_MASK)

#define PCIE_RC_GEN3_EQ_FB_MODE_DIR_CHANGE_OFF_GEN3_EQ_FMDC_MAX_PRE_CUSROR_DELTA_MASK (0x3C00U)
#define PCIE_RC_GEN3_EQ_FB_MODE_DIR_CHANGE_OFF_GEN3_EQ_FMDC_MAX_PRE_CUSROR_DELTA_SHIFT (10U)
/*! GEN3_EQ_FMDC_MAX_PRE_CUSROR_DELTA - Convergence Window Aperture for C-1.
 *  0b0000..Min value
 *  0b1111..Max value
 */
#define PCIE_RC_GEN3_EQ_FB_MODE_DIR_CHANGE_OFF_GEN3_EQ_FMDC_MAX_PRE_CUSROR_DELTA(x) (((uint32_t)(((uint32_t)(x)) << PCIE_RC_GEN3_EQ_FB_MODE_DIR_CHANGE_OFF_GEN3_EQ_FMDC_MAX_PRE_CUSROR_DELTA_SHIFT)) & PCIE_RC_GEN3_EQ_FB_MODE_DIR_CHANGE_OFF_GEN3_EQ_FMDC_MAX_PRE_CUSROR_DELTA_MASK)

#define PCIE_RC_GEN3_EQ_FB_MODE_DIR_CHANGE_OFF_GEN3_EQ_FMDC_MAX_POST_CUSROR_DELTA_MASK (0x3C000U)
#define PCIE_RC_GEN3_EQ_FB_MODE_DIR_CHANGE_OFF_GEN3_EQ_FMDC_MAX_POST_CUSROR_DELTA_SHIFT (14U)
/*! GEN3_EQ_FMDC_MAX_POST_CUSROR_DELTA - Convergence Window Aperture for C+1.
 *  0b0000..Min value
 *  0b1111..Max value
 */
#define PCIE_RC_GEN3_EQ_FB_MODE_DIR_CHANGE_OFF_GEN3_EQ_FMDC_MAX_POST_CUSROR_DELTA(x) (((uint32_t)(((uint32_t)(x)) << PCIE_RC_GEN3_EQ_FB_MODE_DIR_CHANGE_OFF_GEN3_EQ_FMDC_MAX_POST_CUSROR_DELTA_SHIFT)) & PCIE_RC_GEN3_EQ_FB_MODE_DIR_CHANGE_OFF_GEN3_EQ_FMDC_MAX_POST_CUSROR_DELTA_MASK)
/*! @} */

/*! @name ORDER_RULE_CTRL_OFF - Order Rule Control Register. */
/*! @{ */

#define PCIE_RC_ORDER_RULE_CTRL_OFF_NP_PASS_P_MASK (0xFFU)
#define PCIE_RC_ORDER_RULE_CTRL_OFF_NP_PASS_P_SHIFT (0U)
/*! NP_PASS_P - Non-Posted Passing Posted Ordering Rule Control.
 *  0b00000000..NP can not pass P (recommended).
 *  0b00000001..NP can pass P
 */
#define PCIE_RC_ORDER_RULE_CTRL_OFF_NP_PASS_P(x) (((uint32_t)(((uint32_t)(x)) << PCIE_RC_ORDER_RULE_CTRL_OFF_NP_PASS_P_SHIFT)) & PCIE_RC_ORDER_RULE_CTRL_OFF_NP_PASS_P_MASK)

#define PCIE_RC_ORDER_RULE_CTRL_OFF_CPL_PASS_P_MASK (0xFF00U)
#define PCIE_RC_ORDER_RULE_CTRL_OFF_CPL_PASS_P_SHIFT (8U)
/*! CPL_PASS_P - Completion Passing Posted Ordering Rule Control.
 *  0b00000000..CPL can not pass P (recommended)
 *  0b00000001..CPL can pass P
 */
#define PCIE_RC_ORDER_RULE_CTRL_OFF_CPL_PASS_P(x) (((uint32_t)(((uint32_t)(x)) << PCIE_RC_ORDER_RULE_CTRL_OFF_CPL_PASS_P_SHIFT)) & PCIE_RC_ORDER_RULE_CTRL_OFF_CPL_PASS_P_MASK)
/*! @} */

/*! @name PIPE_LOOPBACK_CONTROL_OFF - PIPE Loopback Control Register. */
/*! @{ */

#define PCIE_RC_PIPE_LOOPBACK_CONTROL_OFF_LPBK_RXVALID_MASK (0xFFFFU)
#define PCIE_RC_PIPE_LOOPBACK_CONTROL_OFF_LPBK_RXVALID_SHIFT (0U)
/*! LPBK_RXVALID - LPBK_RXVALID is an internally reserved field. */
#define PCIE_RC_PIPE_LOOPBACK_CONTROL_OFF_LPBK_RXVALID(x) (((uint32_t)(((uint32_t)(x)) << PCIE_RC_PIPE_LOOPBACK_CONTROL_OFF_LPBK_RXVALID_SHIFT)) & PCIE_RC_PIPE_LOOPBACK_CONTROL_OFF_LPBK_RXVALID_MASK)

#define PCIE_RC_PIPE_LOOPBACK_CONTROL_OFF_RXSTATUS_LANE_MASK (0x3F0000U)
#define PCIE_RC_PIPE_LOOPBACK_CONTROL_OFF_RXSTATUS_LANE_SHIFT (16U)
/*! RXSTATUS_LANE - RXSTATUS_LANE is an internally reserved field. */
#define PCIE_RC_PIPE_LOOPBACK_CONTROL_OFF_RXSTATUS_LANE(x) (((uint32_t)(((uint32_t)(x)) << PCIE_RC_PIPE_LOOPBACK_CONTROL_OFF_RXSTATUS_LANE_SHIFT)) & PCIE_RC_PIPE_LOOPBACK_CONTROL_OFF_RXSTATUS_LANE_MASK)

#define PCIE_RC_PIPE_LOOPBACK_CONTROL_OFF_RXSTATUS_VALUE_MASK (0x7000000U)
#define PCIE_RC_PIPE_LOOPBACK_CONTROL_OFF_RXSTATUS_VALUE_SHIFT (24U)
/*! RXSTATUS_VALUE - RXSTATUS_VALUE is an internally reserved field. */
#define PCIE_RC_PIPE_LOOPBACK_CONTROL_OFF_RXSTATUS_VALUE(x) (((uint32_t)(((uint32_t)(x)) << PCIE_RC_PIPE_LOOPBACK_CONTROL_OFF_RXSTATUS_VALUE_SHIFT)) & PCIE_RC_PIPE_LOOPBACK_CONTROL_OFF_RXSTATUS_VALUE_MASK)

#define PCIE_RC_PIPE_LOOPBACK_CONTROL_OFF_PIPE_LOOPBACK_MASK (0x80000000U)
#define PCIE_RC_PIPE_LOOPBACK_CONTROL_OFF_PIPE_LOOPBACK_SHIFT (31U)
/*! PIPE_LOOPBACK - PIPE Loopback Enable. */
#define PCIE_RC_PIPE_LOOPBACK_CONTROL_OFF_PIPE_LOOPBACK(x) (((uint32_t)(((uint32_t)(x)) << PCIE_RC_PIPE_LOOPBACK_CONTROL_OFF_PIPE_LOOPBACK_SHIFT)) & PCIE_RC_PIPE_LOOPBACK_CONTROL_OFF_PIPE_LOOPBACK_MASK)
/*! @} */

/*! @name MISC_CONTROL_1_OFF - DBI Read-Only Write Enable Register. */
/*! @{ */

#define PCIE_RC_MISC_CONTROL_1_OFF_DBI_RO_WR_EN_MASK (0x1U)
#define PCIE_RC_MISC_CONTROL_1_OFF_DBI_RO_WR_EN_SHIFT (0U)
/*! DBI_RO_WR_EN - Write to RO Registers Using DBI.
 *  0b0..Clear
 *  0b1..Your application can write to some RO and HwInit register fields through the DBI when you set this field to '1'.
 */
#define PCIE_RC_MISC_CONTROL_1_OFF_DBI_RO_WR_EN(x) (((uint32_t)(((uint32_t)(x)) << PCIE_RC_MISC_CONTROL_1_OFF_DBI_RO_WR_EN_SHIFT)) & PCIE_RC_MISC_CONTROL_1_OFF_DBI_RO_WR_EN_MASK)

#define PCIE_RC_MISC_CONTROL_1_OFF_DEFAULT_TARGET_MASK (0x2U)
#define PCIE_RC_MISC_CONTROL_1_OFF_DEFAULT_TARGET_SHIFT (1U)
/*! DEFAULT_TARGET - Default target for an IO or MEM request with UR/CA/CRS received.
 *  0b0..The controller drops all incoming I/O or MEM requests (after corresponding error reporting). A completion
 *       with UR status is generated for non-posted requests.
 *  0b1..The controller forwards all incoming I/O or MEM requests with UR/CA/CRS status to your application.
 */
#define PCIE_RC_MISC_CONTROL_1_OFF_DEFAULT_TARGET(x) (((uint32_t)(((uint32_t)(x)) << PCIE_RC_MISC_CONTROL_1_OFF_DEFAULT_TARGET_SHIFT)) & PCIE_RC_MISC_CONTROL_1_OFF_DEFAULT_TARGET_MASK)

#define PCIE_RC_MISC_CONTROL_1_OFF_UR_CA_MASK_4_TRGT1_MASK (0x4U)
#define PCIE_RC_MISC_CONTROL_1_OFF_UR_CA_MASK_4_TRGT1_SHIFT (2U)
/*! UR_CA_MASK_4_TRGT1 - UR_CA_MASK_4_TRGT1
 *  0b0..Clear
 *  0b1..Set
 */
#define PCIE_RC_MISC_CONTROL_1_OFF_UR_CA_MASK_4_TRGT1(x) (((uint32_t)(((uint32_t)(x)) << PCIE_RC_MISC_CONTROL_1_OFF_UR_CA_MASK_4_TRGT1_SHIFT)) & PCIE_RC_MISC_CONTROL_1_OFF_UR_CA_MASK_4_TRGT1_MASK)

#define PCIE_RC_MISC_CONTROL_1_OFF_SIMPLIFIED_REPLAY_TIMER_MASK (0x8U)
#define PCIE_RC_MISC_CONTROL_1_OFF_SIMPLIFIED_REPLAY_TIMER_SHIFT (3U)
/*! SIMPLIFIED_REPLAY_TIMER - Enables Simplified Replay Timer (Gen4).
 *  0b0..Disable
 *  0b1..Enable
 */
#define PCIE_RC_MISC_CONTROL_1_OFF_SIMPLIFIED_REPLAY_TIMER(x) (((uint32_t)(((uint32_t)(x)) << PCIE_RC_MISC_CONTROL_1_OFF_SIMPLIFIED_REPLAY_TIMER_SHIFT)) & PCIE_RC_MISC_CONTROL_1_OFF_SIMPLIFIED_REPLAY_TIMER_MASK)

#define PCIE_RC_MISC_CONTROL_1_OFF_DISABLE_AUTO_LTR_CLR_MSG_MASK (0x10U)
#define PCIE_RC_MISC_CONTROL_1_OFF_DISABLE_AUTO_LTR_CLR_MSG_SHIFT (4U)
/*! DISABLE_AUTO_LTR_CLR_MSG - Disable the autonomous generation of LTR clear message in upstream port.
 *  0b0..Allow the autonomous generation of LTR clear message.
 *  0b1..Disable the autonomous generation of LTR clear message.
 */
#define PCIE_RC_MISC_CONTROL_1_OFF_DISABLE_AUTO_LTR_CLR_MSG(x) (((uint32_t)(((uint32_t)(x)) << PCIE_RC_MISC_CONTROL_1_OFF_DISABLE_AUTO_LTR_CLR_MSG_SHIFT)) & PCIE_RC_MISC_CONTROL_1_OFF_DISABLE_AUTO_LTR_CLR_MSG_MASK)

#define PCIE_RC_MISC_CONTROL_1_OFF_ARI_DEVICE_NUMBER_MASK (0x20U)
#define PCIE_RC_MISC_CONTROL_1_OFF_ARI_DEVICE_NUMBER_SHIFT (5U)
/*! ARI_DEVICE_NUMBER - When ARI is enabled, this field enables use of the device ID.
 *  0b0..Disable
 *  0b1..Enable
 */
#define PCIE_RC_MISC_CONTROL_1_OFF_ARI_DEVICE_NUMBER(x) (((uint32_t)(((uint32_t)(x)) << PCIE_RC_MISC_CONTROL_1_OFF_ARI_DEVICE_NUMBER_SHIFT)) & PCIE_RC_MISC_CONTROL_1_OFF_ARI_DEVICE_NUMBER_MASK)

#define PCIE_RC_MISC_CONTROL_1_OFF_CPLQ_MNG_EN_MASK (0x40U)
#define PCIE_RC_MISC_CONTROL_1_OFF_CPLQ_MNG_EN_SHIFT (6U)
/*! CPLQ_MNG_EN - This field enables the Completion Queue Management feature.
 *  0b0..Disable
 *  0b1..Enable
 */
#define PCIE_RC_MISC_CONTROL_1_OFF_CPLQ_MNG_EN(x) (((uint32_t)(((uint32_t)(x)) << PCIE_RC_MISC_CONTROL_1_OFF_CPLQ_MNG_EN_SHIFT)) & PCIE_RC_MISC_CONTROL_1_OFF_CPLQ_MNG_EN_MASK)

#define PCIE_RC_MISC_CONTROL_1_OFF_CFG_TLP_BYPASS_EN_REG_MASK (0x80U)
#define PCIE_RC_MISC_CONTROL_1_OFF_CFG_TLP_BYPASS_EN_REG_SHIFT (7U)
/*! CFG_TLP_BYPASS_EN_REG - Setting of this field defines how to decide the destination of Configuration requests.
 *  0b0..Configuration TLPs are routed according to the setting of TARGET_ABOVE_CONFIG_LIMIT_REG, depending on the
 *       setting of CONFIG_LIMIT_REG. Refer to the definition of CONFIG_LIMIT_REG for details.
 *  0b1..Configuration TLPs are routed according to the setting of TARGET_ABOVE_CONFIG_LIMIT_REG, regardless the value of CONFIG_LIMIT_REG.
 */
#define PCIE_RC_MISC_CONTROL_1_OFF_CFG_TLP_BYPASS_EN_REG(x) (((uint32_t)(((uint32_t)(x)) << PCIE_RC_MISC_CONTROL_1_OFF_CFG_TLP_BYPASS_EN_REG_SHIFT)) & PCIE_RC_MISC_CONTROL_1_OFF_CFG_TLP_BYPASS_EN_REG_MASK)

#define PCIE_RC_MISC_CONTROL_1_OFF_CONFIG_LIMIT_REG_MASK (0x3FF00U)
#define PCIE_RC_MISC_CONTROL_1_OFF_CONFIG_LIMIT_REG_SHIFT (8U)
/*! CONFIG_LIMIT_REG - Configuration requests are directed either to CDM or ELBI/RTRGT1 based on the value of this field. */
#define PCIE_RC_MISC_CONTROL_1_OFF_CONFIG_LIMIT_REG(x) (((uint32_t)(((uint32_t)(x)) << PCIE_RC_MISC_CONTROL_1_OFF_CONFIG_LIMIT_REG_SHIFT)) & PCIE_RC_MISC_CONTROL_1_OFF_CONFIG_LIMIT_REG_MASK)

#define PCIE_RC_MISC_CONTROL_1_OFF_TARGET_ABOVE_CONFIG_LIMIT_REG_MASK (0xC0000U)
#define PCIE_RC_MISC_CONTROL_1_OFF_TARGET_ABOVE_CONFIG_LIMIT_REG_SHIFT (18U)
/*! TARGET_ABOVE_CONFIG_LIMIT_REG - TARGET_ABOVE_CONFIG_LIMIT_REG
 *  0b01..ELBI
 *  0b10..TRGT1
 */
#define PCIE_RC_MISC_CONTROL_1_OFF_TARGET_ABOVE_CONFIG_LIMIT_REG(x) (((uint32_t)(((uint32_t)(x)) << PCIE_RC_MISC_CONTROL_1_OFF_TARGET_ABOVE_CONFIG_LIMIT_REG_SHIFT)) & PCIE_RC_MISC_CONTROL_1_OFF_TARGET_ABOVE_CONFIG_LIMIT_REG_MASK)

#define PCIE_RC_MISC_CONTROL_1_OFF_P2P_TRACK_CPL_TO_REG_MASK (0x100000U)
#define PCIE_RC_MISC_CONTROL_1_OFF_P2P_TRACK_CPL_TO_REG_SHIFT (20U)
/*! P2P_TRACK_CPL_TO_REG - Determines whether to track completion of transmitted Non-Posted TLPs in P2P mode.
 *  0b0..Do not track completion
 *  0b1..Track completion
 */
#define PCIE_RC_MISC_CONTROL_1_OFF_P2P_TRACK_CPL_TO_REG(x) (((uint32_t)(((uint32_t)(x)) << PCIE_RC_MISC_CONTROL_1_OFF_P2P_TRACK_CPL_TO_REG_SHIFT)) & PCIE_RC_MISC_CONTROL_1_OFF_P2P_TRACK_CPL_TO_REG_MASK)

#define PCIE_RC_MISC_CONTROL_1_OFF_P2P_ERR_RPT_CTRL_MASK (0x200000U)
#define PCIE_RC_MISC_CONTROL_1_OFF_P2P_ERR_RPT_CTRL_SHIFT (21U)
/*! P2P_ERR_RPT_CTRL - Determines whether to enable Peer to Peer (P2P) error reporting.
 *  0b0..Disable P2P error reporting
 *  0b1..Enable P2P error reporting
 */
#define PCIE_RC_MISC_CONTROL_1_OFF_P2P_ERR_RPT_CTRL(x) (((uint32_t)(((uint32_t)(x)) << PCIE_RC_MISC_CONTROL_1_OFF_P2P_ERR_RPT_CTRL_SHIFT)) & PCIE_RC_MISC_CONTROL_1_OFF_P2P_ERR_RPT_CTRL_MASK)

#define PCIE_RC_MISC_CONTROL_1_OFF_PORT_LOGIC_WR_DISABLE_MASK (0x400000U)
#define PCIE_RC_MISC_CONTROL_1_OFF_PORT_LOGIC_WR_DISABLE_SHIFT (22U)
/*! PORT_LOGIC_WR_DISABLE - Disable port logic register write from wire side. */
#define PCIE_RC_MISC_CONTROL_1_OFF_PORT_LOGIC_WR_DISABLE(x) (((uint32_t)(((uint32_t)(x)) << PCIE_RC_MISC_CONTROL_1_OFF_PORT_LOGIC_WR_DISABLE_SHIFT)) & PCIE_RC_MISC_CONTROL_1_OFF_PORT_LOGIC_WR_DISABLE_MASK)
/*! @} */

/*! @name MULTI_LANE_CONTROL_OFF - UpConfigure Multi-lane Control Register. */
/*! @{ */

#define PCIE_RC_MULTI_LANE_CONTROL_OFF_TARGET_LINK_WIDTH_MASK (0x3FU)
#define PCIE_RC_MULTI_LANE_CONTROL_OFF_TARGET_LINK_WIDTH_SHIFT (0U)
/*! TARGET_LINK_WIDTH - Target Link Width.
 *  0b000000..Controller does not start upconfigure or autonomous width downsizing in the Configuration state.
 *  0b000001..x1
 *  0b000010..x2
 *  0b000100..x4
 *  0b001000..x8
 *  0b010000..x16
 *  0b100000..x32
 */
#define PCIE_RC_MULTI_LANE_CONTROL_OFF_TARGET_LINK_WIDTH(x) (((uint32_t)(((uint32_t)(x)) << PCIE_RC_MULTI_LANE_CONTROL_OFF_TARGET_LINK_WIDTH_SHIFT)) & PCIE_RC_MULTI_LANE_CONTROL_OFF_TARGET_LINK_WIDTH_MASK)

#define PCIE_RC_MULTI_LANE_CONTROL_OFF_DIRECT_LINK_WIDTH_CHANGE_MASK (0x40U)
#define PCIE_RC_MULTI_LANE_CONTROL_OFF_DIRECT_LINK_WIDTH_CHANGE_SHIFT (6U)
/*! DIRECT_LINK_WIDTH_CHANGE - Directed Link Width Change.
 *  0b0..Clear
 *  0b1..The controller always moves to Configuration state through Recovery state when this bit is set to '1'.
 */
#define PCIE_RC_MULTI_LANE_CONTROL_OFF_DIRECT_LINK_WIDTH_CHANGE(x) (((uint32_t)(((uint32_t)(x)) << PCIE_RC_MULTI_LANE_CONTROL_OFF_DIRECT_LINK_WIDTH_CHANGE_SHIFT)) & PCIE_RC_MULTI_LANE_CONTROL_OFF_DIRECT_LINK_WIDTH_CHANGE_MASK)

#define PCIE_RC_MULTI_LANE_CONTROL_OFF_UPCONFIGURE_SUPPORT_MASK (0x80U)
#define PCIE_RC_MULTI_LANE_CONTROL_OFF_UPCONFIGURE_SUPPORT_SHIFT (7U)
/*! UPCONFIGURE_SUPPORT - Upconfigure Support. */
#define PCIE_RC_MULTI_LANE_CONTROL_OFF_UPCONFIGURE_SUPPORT(x) (((uint32_t)(((uint32_t)(x)) << PCIE_RC_MULTI_LANE_CONTROL_OFF_UPCONFIGURE_SUPPORT_SHIFT)) & PCIE_RC_MULTI_LANE_CONTROL_OFF_UPCONFIGURE_SUPPORT_MASK)
/*! @} */

/*! @name PHY_INTEROP_CTRL_OFF - PHY Interoperability Control Register. */
/*! @{ */

#define PCIE_RC_PHY_INTEROP_CTRL_OFF_RXSTANDBY_CONTROL_MASK (0x7FU)
#define PCIE_RC_PHY_INTEROP_CTRL_OFF_RXSTANDBY_CONTROL_SHIFT (0U)
/*! RXSTANDBY_CONTROL - Rxstandby Control.
 *  0b0000000..Zero value
 *  0b1111111..Max value
 */
#define PCIE_RC_PHY_INTEROP_CTRL_OFF_RXSTANDBY_CONTROL(x) (((uint32_t)(((uint32_t)(x)) << PCIE_RC_PHY_INTEROP_CTRL_OFF_RXSTANDBY_CONTROL_SHIFT)) & PCIE_RC_PHY_INTEROP_CTRL_OFF_RXSTANDBY_CONTROL_MASK)

#define PCIE_RC_PHY_INTEROP_CTRL_OFF_L1SUB_EXIT_MODE_MASK (0x100U)
#define PCIE_RC_PHY_INTEROP_CTRL_OFF_L1SUB_EXIT_MODE_SHIFT (8U)
/*! L1SUB_EXIT_MODE - L1 Exit Control Using phy_mac_pclkack_n.
 *  0b0..Controller waits for the PHY to assert phy_mac_pclkack_n before exiting L1.
 *  0b1..Controller exits L1 without waiting for the PHY to assert phy_mac_pclkack_n.
 */
#define PCIE_RC_PHY_INTEROP_CTRL_OFF_L1SUB_EXIT_MODE(x) (((uint32_t)(((uint32_t)(x)) << PCIE_RC_PHY_INTEROP_CTRL_OFF_L1SUB_EXIT_MODE_SHIFT)) & PCIE_RC_PHY_INTEROP_CTRL_OFF_L1SUB_EXIT_MODE_MASK)

#define PCIE_RC_PHY_INTEROP_CTRL_OFF_L1_NOWAIT_P1_MASK (0x200U)
#define PCIE_RC_PHY_INTEROP_CTRL_OFF_L1_NOWAIT_P1_SHIFT (9U)
/*! L1_NOWAIT_P1 - L1 entry control bit.
 *  0b0..Controller waits for the PHY to acknowledge transition to P1 before entering L1.
 *  0b1..Controller does not wait for PHY to acknowledge transition to P1 before entering L1.
 */
#define PCIE_RC_PHY_INTEROP_CTRL_OFF_L1_NOWAIT_P1(x) (((uint32_t)(((uint32_t)(x)) << PCIE_RC_PHY_INTEROP_CTRL_OFF_L1_NOWAIT_P1_SHIFT)) & PCIE_RC_PHY_INTEROP_CTRL_OFF_L1_NOWAIT_P1_MASK)

#define PCIE_RC_PHY_INTEROP_CTRL_OFF_L1_CLK_SEL_MASK (0x400U)
#define PCIE_RC_PHY_INTEROP_CTRL_OFF_L1_CLK_SEL_SHIFT (10U)
/*! L1_CLK_SEL - L1 Clock control bit.
 *  0b0..Controller requests aux_clk switch and core_clk gating in L1.
 *  0b1..Controller does not request aux_clk switch and core_clk gating in L1.
 */
#define PCIE_RC_PHY_INTEROP_CTRL_OFF_L1_CLK_SEL(x) (((uint32_t)(((uint32_t)(x)) << PCIE_RC_PHY_INTEROP_CTRL_OFF_L1_CLK_SEL_SHIFT)) & PCIE_RC_PHY_INTEROP_CTRL_OFF_L1_CLK_SEL_MASK)

#define PCIE_RC_PHY_INTEROP_CTRL_OFF_PHY_RST_TIMER_MASK (0x3FFFF000U)
#define PCIE_RC_PHY_INTEROP_CTRL_OFF_PHY_RST_TIMER_SHIFT (12U)
/*! PHY_RST_TIMER - Control the duration of the PHY reset (PIPE and PMA).
 *  0b000000000000000000..Zero value.
 *  0b111111111111111111..Max value.
 */
#define PCIE_RC_PHY_INTEROP_CTRL_OFF_PHY_RST_TIMER(x) (((uint32_t)(((uint32_t)(x)) << PCIE_RC_PHY_INTEROP_CTRL_OFF_PHY_RST_TIMER_SHIFT)) & PCIE_RC_PHY_INTEROP_CTRL_OFF_PHY_RST_TIMER_MASK)

#define PCIE_RC_PHY_INTEROP_CTRL_OFF_PHY_PERST_ON_WARM_RESET_MASK (0x40000000U)
#define PCIE_RC_PHY_INTEROP_CTRL_OFF_PHY_PERST_ON_WARM_RESET_SHIFT (30U)
/*! PHY_PERST_ON_WARM_RESET - Control whether the Power Management Controller will drive
 *    pm_req_phy_perst during a Warm Reset (PERST# assertion without cycling of power).
 *  0b0..DO NOT Drive pm_req_phy_perst during a Warm Reset.
 *  0b1..Drive pm_req_phy_perst during a Warm Reset.
 */
#define PCIE_RC_PHY_INTEROP_CTRL_OFF_PHY_PERST_ON_WARM_RESET(x) (((uint32_t)(((uint32_t)(x)) << PCIE_RC_PHY_INTEROP_CTRL_OFF_PHY_PERST_ON_WARM_RESET_SHIFT)) & PCIE_RC_PHY_INTEROP_CTRL_OFF_PHY_PERST_ON_WARM_RESET_MASK)
/*! @} */

/*! @name TRGT_CPL_LUT_DELETE_ENTRY_OFF - TRGT_CPL_LUT Delete Entry Control register. */
/*! @{ */

#define PCIE_RC_TRGT_CPL_LUT_DELETE_ENTRY_OFF_LOOK_UP_ID_MASK (0x7FFFFFFFU)
#define PCIE_RC_TRGT_CPL_LUT_DELETE_ENTRY_OFF_LOOK_UP_ID_SHIFT (0U)
/*! LOOK_UP_ID - This number selects one entry to delete of the TRGT_CPL_LUT. */
#define PCIE_RC_TRGT_CPL_LUT_DELETE_ENTRY_OFF_LOOK_UP_ID(x) (((uint32_t)(((uint32_t)(x)) << PCIE_RC_TRGT_CPL_LUT_DELETE_ENTRY_OFF_LOOK_UP_ID_SHIFT)) & PCIE_RC_TRGT_CPL_LUT_DELETE_ENTRY_OFF_LOOK_UP_ID_MASK)

#define PCIE_RC_TRGT_CPL_LUT_DELETE_ENTRY_OFF_DELETE_EN_MASK (0x80000000U)
#define PCIE_RC_TRGT_CPL_LUT_DELETE_ENTRY_OFF_DELETE_EN_SHIFT (31U)
/*! DELETE_EN - This is a one-shot bit.
 *  0b0..Clear
 *  0b1..A '1' write to this bit triggers the deletion of the target completion LUT entry that is specified in the LOOK_UP_ID field.
 */
#define PCIE_RC_TRGT_CPL_LUT_DELETE_ENTRY_OFF_DELETE_EN(x) (((uint32_t)(((uint32_t)(x)) << PCIE_RC_TRGT_CPL_LUT_DELETE_ENTRY_OFF_DELETE_EN_SHIFT)) & PCIE_RC_TRGT_CPL_LUT_DELETE_ENTRY_OFF_DELETE_EN_MASK)
/*! @} */

/*! @name LINK_FLUSH_CONTROL_OFF - Link Reset Request Flush Control Register. */
/*! @{ */

#define PCIE_RC_LINK_FLUSH_CONTROL_OFF_AUTO_FLUSH_EN_MASK (0x1U)
#define PCIE_RC_LINK_FLUSH_CONTROL_OFF_AUTO_FLUSH_EN_SHIFT (0U)
/*! AUTO_FLUSH_EN - AUTO_FLUSH_EN
 *  0b0..Disable
 *  0b1..Enable
 */
#define PCIE_RC_LINK_FLUSH_CONTROL_OFF_AUTO_FLUSH_EN(x) (((uint32_t)(((uint32_t)(x)) << PCIE_RC_LINK_FLUSH_CONTROL_OFF_AUTO_FLUSH_EN_SHIFT)) & PCIE_RC_LINK_FLUSH_CONTROL_OFF_AUTO_FLUSH_EN_MASK)

#define PCIE_RC_LINK_FLUSH_CONTROL_OFF_AUTO_FLUSH_TIMEOUT_MASK (0xFF000000U)
#define PCIE_RC_LINK_FLUSH_CONTROL_OFF_AUTO_FLUSH_TIMEOUT_SHIFT (24U)
/*! AUTO_FLUSH_TIMEOUT - Timeout Value (ms) for automatic flushing. */
#define PCIE_RC_LINK_FLUSH_CONTROL_OFF_AUTO_FLUSH_TIMEOUT(x) (((uint32_t)(((uint32_t)(x)) << PCIE_RC_LINK_FLUSH_CONTROL_OFF_AUTO_FLUSH_TIMEOUT_SHIFT)) & PCIE_RC_LINK_FLUSH_CONTROL_OFF_AUTO_FLUSH_TIMEOUT_MASK)
/*! @} */

/*! @name AMBA_ERROR_RESPONSE_DEFAULT_OFF - AXI Bridge Slave Error Response Register. */
/*! @{ */

#define PCIE_RC_AMBA_ERROR_RESPONSE_DEFAULT_OFF_AMBA_ERROR_RESPONSE_GLOBAL_MASK (0x1U)
#define PCIE_RC_AMBA_ERROR_RESPONSE_DEFAULT_OFF_AMBA_ERROR_RESPONSE_GLOBAL_SHIFT (0U)
/*! AMBA_ERROR_RESPONSE_GLOBAL - Global Slave Error Response Mapping.
 *  0b0..OKAY (with FFFF data for non-posted requests)
 *  0b1..SLVERR/DECERR (the AXI_ERROR_RESPONSE_MAP field determines the PCIe-to-AXI Slave error response mapping)
 */
#define PCIE_RC_AMBA_ERROR_RESPONSE_DEFAULT_OFF_AMBA_ERROR_RESPONSE_GLOBAL(x) (((uint32_t)(((uint32_t)(x)) << PCIE_RC_AMBA_ERROR_RESPONSE_DEFAULT_OFF_AMBA_ERROR_RESPONSE_GLOBAL_SHIFT)) & PCIE_RC_AMBA_ERROR_RESPONSE_DEFAULT_OFF_AMBA_ERROR_RESPONSE_GLOBAL_MASK)

#define PCIE_RC_AMBA_ERROR_RESPONSE_DEFAULT_OFF_AMBA_ERROR_RESPONSE_VENDORID_MASK (0x4U)
#define PCIE_RC_AMBA_ERROR_RESPONSE_DEFAULT_OFF_AMBA_ERROR_RESPONSE_VENDORID_SHIFT (2U)
/*! AMBA_ERROR_RESPONSE_VENDORID - Vendor ID Non-existent Slave Error Response Mapping.
 *  0b0..OKAY (with FFFF data).
 *  0b1..SLVERR/DECERR (the AXI_ERROR_RESPONSE_MAP field determines the PCIe-to-AXI Slave error response mapping)
 */
#define PCIE_RC_AMBA_ERROR_RESPONSE_DEFAULT_OFF_AMBA_ERROR_RESPONSE_VENDORID(x) (((uint32_t)(((uint32_t)(x)) << PCIE_RC_AMBA_ERROR_RESPONSE_DEFAULT_OFF_AMBA_ERROR_RESPONSE_VENDORID_SHIFT)) & PCIE_RC_AMBA_ERROR_RESPONSE_DEFAULT_OFF_AMBA_ERROR_RESPONSE_VENDORID_MASK)

#define PCIE_RC_AMBA_ERROR_RESPONSE_DEFAULT_OFF_AMBA_ERROR_RESPONSE_CRS_MASK (0x18U)
#define PCIE_RC_AMBA_ERROR_RESPONSE_DEFAULT_OFF_AMBA_ERROR_RESPONSE_CRS_SHIFT (3U)
/*! AMBA_ERROR_RESPONSE_CRS - CRS Slave Error Response Mapping.
 *  0b00..OKAY
 *  0b01..OKAY with all FFFF_FFFF data for all CRS completions
 *  0b10..OKAY with FFFF_0001 data for CRS completions to vendor ID read requests, OKAY with FFFF_FFFF data for all other CRS completions
 *  0b11..SLVERR/DECERR (the AXI_ERROR_RESPONSE_MAP field determines the PCIe-to-AXI Slave error response mapping)
 */
#define PCIE_RC_AMBA_ERROR_RESPONSE_DEFAULT_OFF_AMBA_ERROR_RESPONSE_CRS(x) (((uint32_t)(((uint32_t)(x)) << PCIE_RC_AMBA_ERROR_RESPONSE_DEFAULT_OFF_AMBA_ERROR_RESPONSE_CRS_SHIFT)) & PCIE_RC_AMBA_ERROR_RESPONSE_DEFAULT_OFF_AMBA_ERROR_RESPONSE_CRS_MASK)

#define PCIE_RC_AMBA_ERROR_RESPONSE_DEFAULT_OFF_AMBA_ERROR_RESPONSE_MAP_MASK (0xFC00U)
#define PCIE_RC_AMBA_ERROR_RESPONSE_DEFAULT_OFF_AMBA_ERROR_RESPONSE_MAP_SHIFT (10U)
/*! AMBA_ERROR_RESPONSE_MAP - AXI Slave Response Error Map.
 *  0b000000..Zero value
 *  0b111111..Max value
 */
#define PCIE_RC_AMBA_ERROR_RESPONSE_DEFAULT_OFF_AMBA_ERROR_RESPONSE_MAP(x) (((uint32_t)(((uint32_t)(x)) << PCIE_RC_AMBA_ERROR_RESPONSE_DEFAULT_OFF_AMBA_ERROR_RESPONSE_MAP_SHIFT)) & PCIE_RC_AMBA_ERROR_RESPONSE_DEFAULT_OFF_AMBA_ERROR_RESPONSE_MAP_MASK)
/*! @} */

/*! @name AMBA_LINK_TIMEOUT_OFF - Link Down AXI Bridge Slave Timeout Register. */
/*! @{ */

#define PCIE_RC_AMBA_LINK_TIMEOUT_OFF_LINK_TIMEOUT_PERIOD_DEFAULT_MASK (0xFFU)
#define PCIE_RC_AMBA_LINK_TIMEOUT_OFF_LINK_TIMEOUT_PERIOD_DEFAULT_SHIFT (0U)
/*! LINK_TIMEOUT_PERIOD_DEFAULT - Timeout Value (ms). */
#define PCIE_RC_AMBA_LINK_TIMEOUT_OFF_LINK_TIMEOUT_PERIOD_DEFAULT(x) (((uint32_t)(((uint32_t)(x)) << PCIE_RC_AMBA_LINK_TIMEOUT_OFF_LINK_TIMEOUT_PERIOD_DEFAULT_SHIFT)) & PCIE_RC_AMBA_LINK_TIMEOUT_OFF_LINK_TIMEOUT_PERIOD_DEFAULT_MASK)

#define PCIE_RC_AMBA_LINK_TIMEOUT_OFF_LINK_TIMEOUT_ENABLE_DEFAULT_MASK (0x100U)
#define PCIE_RC_AMBA_LINK_TIMEOUT_OFF_LINK_TIMEOUT_ENABLE_DEFAULT_SHIFT (8U)
/*! LINK_TIMEOUT_ENABLE_DEFAULT - Disable Flush.
 *  0b0..Enable
 *  0b1..You can disable the flush feature by setting this field to '1'.
 */
#define PCIE_RC_AMBA_LINK_TIMEOUT_OFF_LINK_TIMEOUT_ENABLE_DEFAULT(x) (((uint32_t)(((uint32_t)(x)) << PCIE_RC_AMBA_LINK_TIMEOUT_OFF_LINK_TIMEOUT_ENABLE_DEFAULT_SHIFT)) & PCIE_RC_AMBA_LINK_TIMEOUT_OFF_LINK_TIMEOUT_ENABLE_DEFAULT_MASK)
/*! @} */

/*! @name AMBA_ORDERING_CTRL_OFF - AXI Bridge Ordering Control. */
/*! @{ */

#define PCIE_RC_AMBA_ORDERING_CTRL_OFF_AX_SNP_EN_MASK (0x2U)
#define PCIE_RC_AMBA_ORDERING_CTRL_OFF_AX_SNP_EN_SHIFT (1U)
/*! AX_SNP_EN - AXI Serialize Non-Posted Requests Enable.
 *  0b0..Disable
 *  0b1..Enable
 */
#define PCIE_RC_AMBA_ORDERING_CTRL_OFF_AX_SNP_EN(x) (((uint32_t)(((uint32_t)(x)) << PCIE_RC_AMBA_ORDERING_CTRL_OFF_AX_SNP_EN_SHIFT)) & PCIE_RC_AMBA_ORDERING_CTRL_OFF_AX_SNP_EN_MASK)

#define PCIE_RC_AMBA_ORDERING_CTRL_OFF_AX_MSTR_ORDR_P_EVENT_SEL_MASK (0x18U)
#define PCIE_RC_AMBA_ORDERING_CTRL_OFF_AX_MSTR_ORDR_P_EVENT_SEL_SHIFT (3U)
/*! AX_MSTR_ORDR_P_EVENT_SEL - AXI Master Posted Ordering Event Selector.
 *  0b00..B'last event: wait for all of the write responses on the B channel thereby ensuring that the complete
 *        Posted transaction has effectively reached the application slave (default).
 *  0b01..AW'last event: wait until the complete Posted transaction has left the AXI address channel at the bridge master.
 *  0b10..W'last event: wait until the complete Posted transaction has left the AXI data channel at the bridge master.
 *  0b11..Reserved
 */
#define PCIE_RC_AMBA_ORDERING_CTRL_OFF_AX_MSTR_ORDR_P_EVENT_SEL(x) (((uint32_t)(((uint32_t)(x)) << PCIE_RC_AMBA_ORDERING_CTRL_OFF_AX_MSTR_ORDR_P_EVENT_SEL_SHIFT)) & PCIE_RC_AMBA_ORDERING_CTRL_OFF_AX_MSTR_ORDR_P_EVENT_SEL_MASK)

#define PCIE_RC_AMBA_ORDERING_CTRL_OFF_AX_MSTR_ZEROLREAD_FW_MASK (0x80U)
#define PCIE_RC_AMBA_ORDERING_CTRL_OFF_AX_MSTR_ZEROLREAD_FW_SHIFT (7U)
/*! AX_MSTR_ZEROLREAD_FW - AXI Master Zero Length Read Forward to the application.
 *  0b0..The zero length Read is terminated at the DW PCIe AXI bridge master
 *  0b1..The zero length Read is forward to the application.
 */
#define PCIE_RC_AMBA_ORDERING_CTRL_OFF_AX_MSTR_ZEROLREAD_FW(x) (((uint32_t)(((uint32_t)(x)) << PCIE_RC_AMBA_ORDERING_CTRL_OFF_AX_MSTR_ZEROLREAD_FW_SHIFT)) & PCIE_RC_AMBA_ORDERING_CTRL_OFF_AX_MSTR_ZEROLREAD_FW_MASK)
/*! @} */

/*! @name COHERENCY_CONTROL_1_OFF - Cache Coherency Control Register 1. */
/*! @{ */

#define PCIE_RC_COHERENCY_CONTROL_1_OFF_CFG_MEMTYPE_VALUE_MASK (0x1U)
#define PCIE_RC_COHERENCY_CONTROL_1_OFF_CFG_MEMTYPE_VALUE_SHIFT (0U)
/*! CFG_MEMTYPE_VALUE - Sets the memory type for the lower and upper parts of the address space:
 *  0b0..lower = Peripheral; upper = Memory
 *  0b1..lower = Memory type; upper = Peripheral
 */
#define PCIE_RC_COHERENCY_CONTROL_1_OFF_CFG_MEMTYPE_VALUE(x) (((uint32_t)(((uint32_t)(x)) << PCIE_RC_COHERENCY_CONTROL_1_OFF_CFG_MEMTYPE_VALUE_SHIFT)) & PCIE_RC_COHERENCY_CONTROL_1_OFF_CFG_MEMTYPE_VALUE_MASK)

#define PCIE_RC_COHERENCY_CONTROL_1_OFF_CFG_MEMTYPE_BOUNDARY_LOW_ADDR_MASK (0xFFFFFFFCU)
#define PCIE_RC_COHERENCY_CONTROL_1_OFF_CFG_MEMTYPE_BOUNDARY_LOW_ADDR_SHIFT (2U)
/*! CFG_MEMTYPE_BOUNDARY_LOW_ADDR - Boundary Lower Address For Memory Type. */
#define PCIE_RC_COHERENCY_CONTROL_1_OFF_CFG_MEMTYPE_BOUNDARY_LOW_ADDR(x) (((uint32_t)(((uint32_t)(x)) << PCIE_RC_COHERENCY_CONTROL_1_OFF_CFG_MEMTYPE_BOUNDARY_LOW_ADDR_SHIFT)) & PCIE_RC_COHERENCY_CONTROL_1_OFF_CFG_MEMTYPE_BOUNDARY_LOW_ADDR_MASK)
/*! @} */

/*! @name COHERENCY_CONTROL_2_OFF - Cache Coherency Control Register 2. */
/*! @{ */

#define PCIE_RC_COHERENCY_CONTROL_2_OFF_CFG_MEMTYPE_BOUNDARY_HIGH_ADDR_MASK (0xFFFFFFFFU)
#define PCIE_RC_COHERENCY_CONTROL_2_OFF_CFG_MEMTYPE_BOUNDARY_HIGH_ADDR_SHIFT (0U)
/*! CFG_MEMTYPE_BOUNDARY_HIGH_ADDR - Boundary Upper Address For Memory Type. */
#define PCIE_RC_COHERENCY_CONTROL_2_OFF_CFG_MEMTYPE_BOUNDARY_HIGH_ADDR(x) (((uint32_t)(((uint32_t)(x)) << PCIE_RC_COHERENCY_CONTROL_2_OFF_CFG_MEMTYPE_BOUNDARY_HIGH_ADDR_SHIFT)) & PCIE_RC_COHERENCY_CONTROL_2_OFF_CFG_MEMTYPE_BOUNDARY_HIGH_ADDR_MASK)
/*! @} */

/*! @name COHERENCY_CONTROL_3_OFF - Cache Coherency Control Register 3. */
/*! @{ */

#define PCIE_RC_COHERENCY_CONTROL_3_OFF_CFG_MSTR_ARDOMAIN_MODE_MASK (0x3U)
#define PCIE_RC_COHERENCY_CONTROL_3_OFF_CFG_MSTR_ARDOMAIN_MODE_SHIFT (0U)
/*! CFG_MSTR_ARDOMAIN_MODE - Master Read DOMAIN Signal Behavior.
 *  0b00..set automatically by the AXI master
 *  0b01..set the value of the corresponding bit of the CFG_MSTR_ARDOMAIN_VALUE field
 */
#define PCIE_RC_COHERENCY_CONTROL_3_OFF_CFG_MSTR_ARDOMAIN_MODE(x) (((uint32_t)(((uint32_t)(x)) << PCIE_RC_COHERENCY_CONTROL_3_OFF_CFG_MSTR_ARDOMAIN_MODE_SHIFT)) & PCIE_RC_COHERENCY_CONTROL_3_OFF_CFG_MSTR_ARDOMAIN_MODE_MASK)

#define PCIE_RC_COHERENCY_CONTROL_3_OFF_CFG_MSTR_ARCACHE_MODE_MASK (0x78U)
#define PCIE_RC_COHERENCY_CONTROL_3_OFF_CFG_MSTR_ARCACHE_MODE_SHIFT (3U)
/*! CFG_MSTR_ARCACHE_MODE - Master Read CACHE Signal Behavior.
 *  0b0000..set automatically by the AXI master
 *  0b0001..set by the value of the corresponding bit of the CFG_MSTR_ARCACHE_VALUE field
 */
#define PCIE_RC_COHERENCY_CONTROL_3_OFF_CFG_MSTR_ARCACHE_MODE(x) (((uint32_t)(((uint32_t)(x)) << PCIE_RC_COHERENCY_CONTROL_3_OFF_CFG_MSTR_ARCACHE_MODE_SHIFT)) & PCIE_RC_COHERENCY_CONTROL_3_OFF_CFG_MSTR_ARCACHE_MODE_MASK)

#define PCIE_RC_COHERENCY_CONTROL_3_OFF_CFG_MSTR_AWDOMAIN_MODE_MASK (0x300U)
#define PCIE_RC_COHERENCY_CONTROL_3_OFF_CFG_MSTR_AWDOMAIN_MODE_SHIFT (8U)
/*! CFG_MSTR_AWDOMAIN_MODE - Master Write DOMAIN Signal Behavior.
 *  0b00..set automatically by the AXI master
 *  0b01..set by the value of the corresponding bit of the CFG_MSTR_AWDOMAIN_VALUE field
 */
#define PCIE_RC_COHERENCY_CONTROL_3_OFF_CFG_MSTR_AWDOMAIN_MODE(x) (((uint32_t)(((uint32_t)(x)) << PCIE_RC_COHERENCY_CONTROL_3_OFF_CFG_MSTR_AWDOMAIN_MODE_SHIFT)) & PCIE_RC_COHERENCY_CONTROL_3_OFF_CFG_MSTR_AWDOMAIN_MODE_MASK)

#define PCIE_RC_COHERENCY_CONTROL_3_OFF_CFG_MSTR_AWCACHE_MODE_MASK (0x7800U)
#define PCIE_RC_COHERENCY_CONTROL_3_OFF_CFG_MSTR_AWCACHE_MODE_SHIFT (11U)
/*! CFG_MSTR_AWCACHE_MODE - Master Write CACHE Signal Behavior.
 *  0b0000..set automatically by the AXI master
 *  0b0001..set by the value of the corresponding bit of the CFG_MSTR_AWCACHE_VALUE field
 */
#define PCIE_RC_COHERENCY_CONTROL_3_OFF_CFG_MSTR_AWCACHE_MODE(x) (((uint32_t)(((uint32_t)(x)) << PCIE_RC_COHERENCY_CONTROL_3_OFF_CFG_MSTR_AWCACHE_MODE_SHIFT)) & PCIE_RC_COHERENCY_CONTROL_3_OFF_CFG_MSTR_AWCACHE_MODE_MASK)

#define PCIE_RC_COHERENCY_CONTROL_3_OFF_CFG_MSTR_ARDOMAIN_VALUE_MASK (0x30000U)
#define PCIE_RC_COHERENCY_CONTROL_3_OFF_CFG_MSTR_ARDOMAIN_VALUE_SHIFT (16U)
/*! CFG_MSTR_ARDOMAIN_VALUE - Master Read DOMAIN Signal Value. */
#define PCIE_RC_COHERENCY_CONTROL_3_OFF_CFG_MSTR_ARDOMAIN_VALUE(x) (((uint32_t)(((uint32_t)(x)) << PCIE_RC_COHERENCY_CONTROL_3_OFF_CFG_MSTR_ARDOMAIN_VALUE_SHIFT)) & PCIE_RC_COHERENCY_CONTROL_3_OFF_CFG_MSTR_ARDOMAIN_VALUE_MASK)

#define PCIE_RC_COHERENCY_CONTROL_3_OFF_CFG_MSTR_ARCACHE_VALUE_MASK (0x780000U)
#define PCIE_RC_COHERENCY_CONTROL_3_OFF_CFG_MSTR_ARCACHE_VALUE_SHIFT (19U)
/*! CFG_MSTR_ARCACHE_VALUE - Master Read CACHE Signal Value. */
#define PCIE_RC_COHERENCY_CONTROL_3_OFF_CFG_MSTR_ARCACHE_VALUE(x) (((uint32_t)(((uint32_t)(x)) << PCIE_RC_COHERENCY_CONTROL_3_OFF_CFG_MSTR_ARCACHE_VALUE_SHIFT)) & PCIE_RC_COHERENCY_CONTROL_3_OFF_CFG_MSTR_ARCACHE_VALUE_MASK)

#define PCIE_RC_COHERENCY_CONTROL_3_OFF_CFG_MSTR_AWDOMAIN_VALUE_MASK (0x3000000U)
#define PCIE_RC_COHERENCY_CONTROL_3_OFF_CFG_MSTR_AWDOMAIN_VALUE_SHIFT (24U)
/*! CFG_MSTR_AWDOMAIN_VALUE - Master Write DOMAIN Signal Value. */
#define PCIE_RC_COHERENCY_CONTROL_3_OFF_CFG_MSTR_AWDOMAIN_VALUE(x) (((uint32_t)(((uint32_t)(x)) << PCIE_RC_COHERENCY_CONTROL_3_OFF_CFG_MSTR_AWDOMAIN_VALUE_SHIFT)) & PCIE_RC_COHERENCY_CONTROL_3_OFF_CFG_MSTR_AWDOMAIN_VALUE_MASK)

#define PCIE_RC_COHERENCY_CONTROL_3_OFF_CFG_MSTR_AWCACHE_VALUE_MASK (0x78000000U)
#define PCIE_RC_COHERENCY_CONTROL_3_OFF_CFG_MSTR_AWCACHE_VALUE_SHIFT (27U)
/*! CFG_MSTR_AWCACHE_VALUE - Master Write CACHE Signal Value. */
#define PCIE_RC_COHERENCY_CONTROL_3_OFF_CFG_MSTR_AWCACHE_VALUE(x) (((uint32_t)(((uint32_t)(x)) << PCIE_RC_COHERENCY_CONTROL_3_OFF_CFG_MSTR_AWCACHE_VALUE_SHIFT)) & PCIE_RC_COHERENCY_CONTROL_3_OFF_CFG_MSTR_AWCACHE_VALUE_MASK)
/*! @} */

/*! @name AXI_MSTR_MSG_ADDR_LOW_OFF - Lower 32-bits of the Programmable AXI Address. */
/*! @{ */

#define PCIE_RC_AXI_MSTR_MSG_ADDR_LOW_OFF_CFG_AXIMSTR_MSG_ADDR_LOW_RESERVED_MASK (0xFFFU)
#define PCIE_RC_AXI_MSTR_MSG_ADDR_LOW_OFF_CFG_AXIMSTR_MSG_ADDR_LOW_RESERVED_SHIFT (0U)
/*! CFG_AXIMSTR_MSG_ADDR_LOW_RESERVED - Reserved for future use. */
#define PCIE_RC_AXI_MSTR_MSG_ADDR_LOW_OFF_CFG_AXIMSTR_MSG_ADDR_LOW_RESERVED(x) (((uint32_t)(((uint32_t)(x)) << PCIE_RC_AXI_MSTR_MSG_ADDR_LOW_OFF_CFG_AXIMSTR_MSG_ADDR_LOW_RESERVED_SHIFT)) & PCIE_RC_AXI_MSTR_MSG_ADDR_LOW_OFF_CFG_AXIMSTR_MSG_ADDR_LOW_RESERVED_MASK)

#define PCIE_RC_AXI_MSTR_MSG_ADDR_LOW_OFF_CFG_AXIMSTR_MSG_ADDR_LOW_MASK (0xFFFFF000U)
#define PCIE_RC_AXI_MSTR_MSG_ADDR_LOW_OFF_CFG_AXIMSTR_MSG_ADDR_LOW_SHIFT (12U)
/*! CFG_AXIMSTR_MSG_ADDR_LOW - Lower 20-bits of the programmable AXI address for Messages. */
#define PCIE_RC_AXI_MSTR_MSG_ADDR_LOW_OFF_CFG_AXIMSTR_MSG_ADDR_LOW(x) (((uint32_t)(((uint32_t)(x)) << PCIE_RC_AXI_MSTR_MSG_ADDR_LOW_OFF_CFG_AXIMSTR_MSG_ADDR_LOW_SHIFT)) & PCIE_RC_AXI_MSTR_MSG_ADDR_LOW_OFF_CFG_AXIMSTR_MSG_ADDR_LOW_MASK)
/*! @} */

/*! @name AXI_MSTR_MSG_ADDR_HIGH_OFF - Upper 32-bits of the Programmable AXI Address. */
/*! @{ */

#define PCIE_RC_AXI_MSTR_MSG_ADDR_HIGH_OFF_CFG_AXIMSTR_MSG_ADDR_HIGH_MASK (0xFFFFFFFFU)
#define PCIE_RC_AXI_MSTR_MSG_ADDR_HIGH_OFF_CFG_AXIMSTR_MSG_ADDR_HIGH_SHIFT (0U)
/*! CFG_AXIMSTR_MSG_ADDR_HIGH - Upper 32 bits of the programmable AXI address for Messages. */
#define PCIE_RC_AXI_MSTR_MSG_ADDR_HIGH_OFF_CFG_AXIMSTR_MSG_ADDR_HIGH(x) (((uint32_t)(((uint32_t)(x)) << PCIE_RC_AXI_MSTR_MSG_ADDR_HIGH_OFF_CFG_AXIMSTR_MSG_ADDR_HIGH_SHIFT)) & PCIE_RC_AXI_MSTR_MSG_ADDR_HIGH_OFF_CFG_AXIMSTR_MSG_ADDR_HIGH_MASK)
/*! @} */

/*! @name PCIE_VERSION_NUMBER_OFF - PCIe Controller IIP Release Version Number. */
/*! @{ */

#define PCIE_RC_PCIE_VERSION_NUMBER_OFF_VERSION_NUMBER_MASK (0xFFFFFFFFU)
#define PCIE_RC_PCIE_VERSION_NUMBER_OFF_VERSION_NUMBER_SHIFT (0U)
/*! VERSION_NUMBER - Version Number.
 *  0b00000000000000000000000000000000..Zero value
 *  0b11111111111111111111111111111111..Max value
 */
#define PCIE_RC_PCIE_VERSION_NUMBER_OFF_VERSION_NUMBER(x) (((uint32_t)(((uint32_t)(x)) << PCIE_RC_PCIE_VERSION_NUMBER_OFF_VERSION_NUMBER_SHIFT)) & PCIE_RC_PCIE_VERSION_NUMBER_OFF_VERSION_NUMBER_MASK)
/*! @} */

/*! @name PCIE_VERSION_TYPE_OFF - PCIe Controller IIP Release Version Type. */
/*! @{ */

#define PCIE_RC_PCIE_VERSION_TYPE_OFF_VERSION_TYPE_MASK (0xFFFFFFFFU)
#define PCIE_RC_PCIE_VERSION_TYPE_OFF_VERSION_TYPE_SHIFT (0U)
/*! VERSION_TYPE - Version Type.
 *  0b00000000000000000000000000000000..Zero value
 *  0b11111111111111111111111111111111..Max value
 */
#define PCIE_RC_PCIE_VERSION_TYPE_OFF_VERSION_TYPE(x) (((uint32_t)(((uint32_t)(x)) << PCIE_RC_PCIE_VERSION_TYPE_OFF_VERSION_TYPE_SHIFT)) & PCIE_RC_PCIE_VERSION_TYPE_OFF_VERSION_TYPE_MASK)
/*! @} */

/*! @name PL_APP_BUS_DEV_NUM_STATUS_OFF - Application driven bus and device number register. */
/*! @{ */

#define PCIE_RC_PL_APP_BUS_DEV_NUM_STATUS_OFF_RC_DSW_DEV_NUM_MASK (0xF8U)
#define PCIE_RC_PL_APP_BUS_DEV_NUM_STATUS_OFF_RC_DSW_DEV_NUM_SHIFT (3U)
/*! RC_DSW_DEV_NUM - This field reflects the value of device number driven on app_device_num input signal by your application. */
#define PCIE_RC_PL_APP_BUS_DEV_NUM_STATUS_OFF_RC_DSW_DEV_NUM(x) (((uint32_t)(((uint32_t)(x)) << PCIE_RC_PL_APP_BUS_DEV_NUM_STATUS_OFF_RC_DSW_DEV_NUM_SHIFT)) & PCIE_RC_PL_APP_BUS_DEV_NUM_STATUS_OFF_RC_DSW_DEV_NUM_MASK)

#define PCIE_RC_PL_APP_BUS_DEV_NUM_STATUS_OFF_RC_DSW_BUS_NUM_MASK (0xFF00U)
#define PCIE_RC_PL_APP_BUS_DEV_NUM_STATUS_OFF_RC_DSW_BUS_NUM_SHIFT (8U)
/*! RC_DSW_BUS_NUM - This field reflects the value of bus number driven on app_bus_num input signal by your application. */
#define PCIE_RC_PL_APP_BUS_DEV_NUM_STATUS_OFF_RC_DSW_BUS_NUM(x) (((uint32_t)(((uint32_t)(x)) << PCIE_RC_PL_APP_BUS_DEV_NUM_STATUS_OFF_RC_DSW_BUS_NUM_SHIFT)) & PCIE_RC_PL_APP_BUS_DEV_NUM_STATUS_OFF_RC_DSW_BUS_NUM_MASK)
/*! @} */

/*! @name PCIPM_TRAFFIC_CTRL_OFF - TLP Traffic during Non-D0 State Control Register. */
/*! @{ */

#define PCIE_RC_PCIPM_TRAFFIC_CTRL_OFF_PCIPM_VDM_TRAFFIC_BLOCKED_MASK (0x1U)
#define PCIE_RC_PCIPM_TRAFFIC_CTRL_OFF_PCIPM_VDM_TRAFFIC_BLOCKED_SHIFT (0U)
/*! PCIPM_VDM_TRAFFIC_BLOCKED - This field indicates that VDM Message TLPs are blocked during non-D0 states. */
#define PCIE_RC_PCIPM_TRAFFIC_CTRL_OFF_PCIPM_VDM_TRAFFIC_BLOCKED(x) (((uint32_t)(((uint32_t)(x)) << PCIE_RC_PCIPM_TRAFFIC_CTRL_OFF_PCIPM_VDM_TRAFFIC_BLOCKED_SHIFT)) & PCIE_RC_PCIPM_TRAFFIC_CTRL_OFF_PCIPM_VDM_TRAFFIC_BLOCKED_MASK)

#define PCIE_RC_PCIPM_TRAFFIC_CTRL_OFF_PCIPM_NEW_TLP_CLIENT0_BLOCKED_MASK (0x2U)
#define PCIE_RC_PCIPM_TRAFFIC_CTRL_OFF_PCIPM_NEW_TLP_CLIENT0_BLOCKED_SHIFT (1U)
/*! PCIPM_NEW_TLP_CLIENT0_BLOCKED - This field indicates that all TLPs transmitted by Client 0 interface are blocked during non-D0 states. */
#define PCIE_RC_PCIPM_TRAFFIC_CTRL_OFF_PCIPM_NEW_TLP_CLIENT0_BLOCKED(x) (((uint32_t)(((uint32_t)(x)) << PCIE_RC_PCIPM_TRAFFIC_CTRL_OFF_PCIPM_NEW_TLP_CLIENT0_BLOCKED_SHIFT)) & PCIE_RC_PCIPM_TRAFFIC_CTRL_OFF_PCIPM_NEW_TLP_CLIENT0_BLOCKED_MASK)

#define PCIE_RC_PCIPM_TRAFFIC_CTRL_OFF_PCIPM_NEW_TLP_CLIENT1_BLOCKED_MASK (0x4U)
#define PCIE_RC_PCIPM_TRAFFIC_CTRL_OFF_PCIPM_NEW_TLP_CLIENT1_BLOCKED_SHIFT (2U)
/*! PCIPM_NEW_TLP_CLIENT1_BLOCKED - This field indicates that all TLPs transmitted by Client 1 interface are blocked during non-D0 states. */
#define PCIE_RC_PCIPM_TRAFFIC_CTRL_OFF_PCIPM_NEW_TLP_CLIENT1_BLOCKED(x) (((uint32_t)(((uint32_t)(x)) << PCIE_RC_PCIPM_TRAFFIC_CTRL_OFF_PCIPM_NEW_TLP_CLIENT1_BLOCKED_SHIFT)) & PCIE_RC_PCIPM_TRAFFIC_CTRL_OFF_PCIPM_NEW_TLP_CLIENT1_BLOCKED_MASK)

#define PCIE_RC_PCIPM_TRAFFIC_CTRL_OFF_PCIPM_NEW_TLP_CLIENT2_BLOCKED_MASK (0x8U)
#define PCIE_RC_PCIPM_TRAFFIC_CTRL_OFF_PCIPM_NEW_TLP_CLIENT2_BLOCKED_SHIFT (3U)
/*! PCIPM_NEW_TLP_CLIENT2_BLOCKED - This field indicates that all TLPs transmitted by Client 2 interface are blocked during non-D0 states. */
#define PCIE_RC_PCIPM_TRAFFIC_CTRL_OFF_PCIPM_NEW_TLP_CLIENT2_BLOCKED(x) (((uint32_t)(((uint32_t)(x)) << PCIE_RC_PCIPM_TRAFFIC_CTRL_OFF_PCIPM_NEW_TLP_CLIENT2_BLOCKED_SHIFT)) & PCIE_RC_PCIPM_TRAFFIC_CTRL_OFF_PCIPM_NEW_TLP_CLIENT2_BLOCKED_MASK)

#define PCIE_RC_PCIPM_TRAFFIC_CTRL_OFF_PCIPM_RESERVED_4_7_MASK (0xF0U)
#define PCIE_RC_PCIPM_TRAFFIC_CTRL_OFF_PCIPM_RESERVED_4_7_SHIFT (4U)
/*! PCIPM_RESERVED_4_7 - Reserved. */
#define PCIE_RC_PCIPM_TRAFFIC_CTRL_OFF_PCIPM_RESERVED_4_7(x) (((uint32_t)(((uint32_t)(x)) << PCIE_RC_PCIPM_TRAFFIC_CTRL_OFF_PCIPM_RESERVED_4_7_SHIFT)) & PCIE_RC_PCIPM_TRAFFIC_CTRL_OFF_PCIPM_RESERVED_4_7_MASK)
/*! @} */

/*! @name PL_LTR_LATENCY_OFF - LTR Latency Register. */
/*! @{ */

#define PCIE_RC_PL_LTR_LATENCY_OFF_SNOOP_LATENCY_VALUE_MASK (0x3FFU)
#define PCIE_RC_PL_LTR_LATENCY_OFF_SNOOP_LATENCY_VALUE_SHIFT (0U)
/*! SNOOP_LATENCY_VALUE - Snoop Latency Value. */
#define PCIE_RC_PL_LTR_LATENCY_OFF_SNOOP_LATENCY_VALUE(x) (((uint32_t)(((uint32_t)(x)) << PCIE_RC_PL_LTR_LATENCY_OFF_SNOOP_LATENCY_VALUE_SHIFT)) & PCIE_RC_PL_LTR_LATENCY_OFF_SNOOP_LATENCY_VALUE_MASK)

#define PCIE_RC_PL_LTR_LATENCY_OFF_SNOOP_LATENCY_SCALE_MASK (0x1C00U)
#define PCIE_RC_PL_LTR_LATENCY_OFF_SNOOP_LATENCY_SCALE_SHIFT (10U)
/*! SNOOP_LATENCY_SCALE - Snoop Latency Scale. */
#define PCIE_RC_PL_LTR_LATENCY_OFF_SNOOP_LATENCY_SCALE(x) (((uint32_t)(((uint32_t)(x)) << PCIE_RC_PL_LTR_LATENCY_OFF_SNOOP_LATENCY_SCALE_SHIFT)) & PCIE_RC_PL_LTR_LATENCY_OFF_SNOOP_LATENCY_SCALE_MASK)

#define PCIE_RC_PL_LTR_LATENCY_OFF_SNOOP_LATENCY_REQUIRE_MASK (0x8000U)
#define PCIE_RC_PL_LTR_LATENCY_OFF_SNOOP_LATENCY_REQUIRE_SHIFT (15U)
/*! SNOOP_LATENCY_REQUIRE - Snoop Latency Requirement. */
#define PCIE_RC_PL_LTR_LATENCY_OFF_SNOOP_LATENCY_REQUIRE(x) (((uint32_t)(((uint32_t)(x)) << PCIE_RC_PL_LTR_LATENCY_OFF_SNOOP_LATENCY_REQUIRE_SHIFT)) & PCIE_RC_PL_LTR_LATENCY_OFF_SNOOP_LATENCY_REQUIRE_MASK)

#define PCIE_RC_PL_LTR_LATENCY_OFF_NO_SNOOP_LATENCY_VALUE_MASK (0x3FF0000U)
#define PCIE_RC_PL_LTR_LATENCY_OFF_NO_SNOOP_LATENCY_VALUE_SHIFT (16U)
/*! NO_SNOOP_LATENCY_VALUE - No Snoop Latency Value. */
#define PCIE_RC_PL_LTR_LATENCY_OFF_NO_SNOOP_LATENCY_VALUE(x) (((uint32_t)(((uint32_t)(x)) << PCIE_RC_PL_LTR_LATENCY_OFF_NO_SNOOP_LATENCY_VALUE_SHIFT)) & PCIE_RC_PL_LTR_LATENCY_OFF_NO_SNOOP_LATENCY_VALUE_MASK)

#define PCIE_RC_PL_LTR_LATENCY_OFF_NO_SNOOP_LATENCY_SCALE_MASK (0x1C000000U)
#define PCIE_RC_PL_LTR_LATENCY_OFF_NO_SNOOP_LATENCY_SCALE_SHIFT (26U)
/*! NO_SNOOP_LATENCY_SCALE - No Snoop Latency Scale. */
#define PCIE_RC_PL_LTR_LATENCY_OFF_NO_SNOOP_LATENCY_SCALE(x) (((uint32_t)(((uint32_t)(x)) << PCIE_RC_PL_LTR_LATENCY_OFF_NO_SNOOP_LATENCY_SCALE_SHIFT)) & PCIE_RC_PL_LTR_LATENCY_OFF_NO_SNOOP_LATENCY_SCALE_MASK)

#define PCIE_RC_PL_LTR_LATENCY_OFF_NO_SNOOP_LATENCY_REQUIRE_MASK (0x80000000U)
#define PCIE_RC_PL_LTR_LATENCY_OFF_NO_SNOOP_LATENCY_REQUIRE_SHIFT (31U)
/*! NO_SNOOP_LATENCY_REQUIRE - No Snoop Latency Requirement. */
#define PCIE_RC_PL_LTR_LATENCY_OFF_NO_SNOOP_LATENCY_REQUIRE(x) (((uint32_t)(((uint32_t)(x)) << PCIE_RC_PL_LTR_LATENCY_OFF_NO_SNOOP_LATENCY_REQUIRE_SHIFT)) & PCIE_RC_PL_LTR_LATENCY_OFF_NO_SNOOP_LATENCY_REQUIRE_MASK)
/*! @} */

/*! @name AUX_CLK_FREQ_OFF - Auxiliary Clock Frequency Control Register. */
/*! @{ */

#define PCIE_RC_AUX_CLK_FREQ_OFF_AUX_CLK_FREQ_MASK (0x3FFU)
#define PCIE_RC_AUX_CLK_FREQ_OFF_AUX_CLK_FREQ_SHIFT (0U)
/*! AUX_CLK_FREQ - The aux_clk frequency in MHz. */
#define PCIE_RC_AUX_CLK_FREQ_OFF_AUX_CLK_FREQ(x) (((uint32_t)(((uint32_t)(x)) << PCIE_RC_AUX_CLK_FREQ_OFF_AUX_CLK_FREQ_SHIFT)) & PCIE_RC_AUX_CLK_FREQ_OFF_AUX_CLK_FREQ_MASK)
/*! @} */

/*! @name L1_SUBSTATES_OFF - L1 Substates Timing Register. */
/*! @{ */

#define PCIE_RC_L1_SUBSTATES_OFF_L1SUB_T_POWER_OFF_MASK (0x3U)
#define PCIE_RC_L1_SUBSTATES_OFF_L1SUB_T_POWER_OFF_SHIFT (0U)
/*! L1SUB_T_POWER_OFF - Duration (in 1us units) of L1.
 *  0b00..Min value
 *  0b11..Max value
 */
#define PCIE_RC_L1_SUBSTATES_OFF_L1SUB_T_POWER_OFF(x) (((uint32_t)(((uint32_t)(x)) << PCIE_RC_L1_SUBSTATES_OFF_L1SUB_T_POWER_OFF_SHIFT)) & PCIE_RC_L1_SUBSTATES_OFF_L1SUB_T_POWER_OFF_MASK)

#define PCIE_RC_L1_SUBSTATES_OFF_L1SUB_T_L1_2_MASK (0x3CU)
#define PCIE_RC_L1_SUBSTATES_OFF_L1SUB_T_L1_2_SHIFT (2U)
/*! L1SUB_T_L1_2 - Duration (in 1us units) of L1.
 *  0b0000..Min value
 *  0b1111..Max value
 */
#define PCIE_RC_L1_SUBSTATES_OFF_L1SUB_T_L1_2(x) (((uint32_t)(((uint32_t)(x)) << PCIE_RC_L1_SUBSTATES_OFF_L1SUB_T_L1_2_SHIFT)) & PCIE_RC_L1_SUBSTATES_OFF_L1SUB_T_L1_2_MASK)

#define PCIE_RC_L1_SUBSTATES_OFF_L1SUB_T_PCLKACK_LOW_MASK (0xC0U)
#define PCIE_RC_L1_SUBSTATES_OFF_L1SUB_T_PCLKACK_LOW_SHIFT (6U)
/*! L1SUB_T_PCLKACK_LOW - Lower 2-bits of L1SUB_T_PCLKACK.
 *  0b00..Min value
 *  0b11..Max value
 */
#define PCIE_RC_L1_SUBSTATES_OFF_L1SUB_T_PCLKACK_LOW(x) (((uint32_t)(((uint32_t)(x)) << PCIE_RC_L1_SUBSTATES_OFF_L1SUB_T_PCLKACK_LOW_SHIFT)) & PCIE_RC_L1_SUBSTATES_OFF_L1SUB_T_PCLKACK_LOW_MASK)

#define PCIE_RC_L1_SUBSTATES_OFF_L1SUB_LOW_POWER_CLOCK_SWITCH_MODE_MASK (0x100U)
#define PCIE_RC_L1_SUBSTATES_OFF_L1SUB_LOW_POWER_CLOCK_SWITCH_MODE_SHIFT (8U)
/*! L1SUB_LOW_POWER_CLOCK_SWITCH_MODE - L1SUB_LOW_POWER_CLOCK_SWITCH_MODE
 *  0b0..The reference clock may be gated off when CLKREQ# is de-asserted.
 *  0b1..The reference clock shall be kept running regardless of the CLKREQ# setting.
 */
#define PCIE_RC_L1_SUBSTATES_OFF_L1SUB_LOW_POWER_CLOCK_SWITCH_MODE(x) (((uint32_t)(((uint32_t)(x)) << PCIE_RC_L1_SUBSTATES_OFF_L1SUB_LOW_POWER_CLOCK_SWITCH_MODE_SHIFT)) & PCIE_RC_L1_SUBSTATES_OFF_L1SUB_LOW_POWER_CLOCK_SWITCH_MODE_MASK)

#define PCIE_RC_L1_SUBSTATES_OFF_L1SUB_T_PCLKACK_HIGH_MASK (0x3E00U)
#define PCIE_RC_L1_SUBSTATES_OFF_L1SUB_T_PCLKACK_HIGH_SHIFT (9U)
/*! L1SUB_T_PCLKACK_HIGH - Higher 5-bits of L1SUB_T_PCLKACK.
 *  0b00000..Min value
 *  0b11111..Max value
 */
#define PCIE_RC_L1_SUBSTATES_OFF_L1SUB_T_PCLKACK_HIGH(x) (((uint32_t)(((uint32_t)(x)) << PCIE_RC_L1_SUBSTATES_OFF_L1SUB_T_PCLKACK_HIGH_SHIFT)) & PCIE_RC_L1_SUBSTATES_OFF_L1SUB_T_PCLKACK_HIGH_MASK)
/*! @} */

/*! @name POWERDOWN_CTRL_STATUS_OFF - Powerdown Control and Status Register. */
/*! @{ */

#define PCIE_RC_POWERDOWN_CTRL_STATUS_OFF_POWERDOWN_FORCE_MASK (0x1U)
#define PCIE_RC_POWERDOWN_CTRL_STATUS_OFF_POWERDOWN_FORCE_SHIFT (0U)
/*! POWERDOWN_FORCE - This field is a one shot field.
 *  0b0..Clear
 *  0b1..Writing a value of 1 to this field causes the controller to complete the P2 Powerdown handshake
 *       regardless of whether the PHY has returned Phystatus.
 */
#define PCIE_RC_POWERDOWN_CTRL_STATUS_OFF_POWERDOWN_FORCE(x) (((uint32_t)(((uint32_t)(x)) << PCIE_RC_POWERDOWN_CTRL_STATUS_OFF_POWERDOWN_FORCE_SHIFT)) & PCIE_RC_POWERDOWN_CTRL_STATUS_OFF_POWERDOWN_FORCE_MASK)

#define PCIE_RC_POWERDOWN_CTRL_STATUS_OFF_POWERDOWN_VMAIN_ACK_MASK (0x2U)
#define PCIE_RC_POWERDOWN_CTRL_STATUS_OFF_POWERDOWN_VMAIN_ACK_SHIFT (1U)
/*! POWERDOWN_VMAIN_ACK - Set this bit to 1 if you do not want to perform the handshake with the power-switch after PERST# assertion.
 *  0b0..Clear
 *  0b1..If you do not want to perform the handshake with the power-switch after PERST# assertion.
 */
#define PCIE_RC_POWERDOWN_CTRL_STATUS_OFF_POWERDOWN_VMAIN_ACK(x) (((uint32_t)(((uint32_t)(x)) << PCIE_RC_POWERDOWN_CTRL_STATUS_OFF_POWERDOWN_VMAIN_ACK_SHIFT)) & PCIE_RC_POWERDOWN_CTRL_STATUS_OFF_POWERDOWN_VMAIN_ACK_MASK)

#define PCIE_RC_POWERDOWN_CTRL_STATUS_OFF_POWERDOWN_MAC_POWERDOWN_MASK (0xF0U)
#define PCIE_RC_POWERDOWN_CTRL_STATUS_OFF_POWERDOWN_MAC_POWERDOWN_SHIFT (4U)
/*! POWERDOWN_MAC_POWERDOWN - This field represents the Powerdown value driven by the controller to the PHY. */
#define PCIE_RC_POWERDOWN_CTRL_STATUS_OFF_POWERDOWN_MAC_POWERDOWN(x) (((uint32_t)(((uint32_t)(x)) << PCIE_RC_POWERDOWN_CTRL_STATUS_OFF_POWERDOWN_MAC_POWERDOWN_SHIFT)) & PCIE_RC_POWERDOWN_CTRL_STATUS_OFF_POWERDOWN_MAC_POWERDOWN_MASK)

#define PCIE_RC_POWERDOWN_CTRL_STATUS_OFF_POWERDOWN_PHY_POWERDOWN_MASK (0xF00U)
#define PCIE_RC_POWERDOWN_CTRL_STATUS_OFF_POWERDOWN_PHY_POWERDOWN_SHIFT (8U)
/*! POWERDOWN_PHY_POWERDOWN - This field represents the Powerdown value that has been acknowledged by the PHY. */
#define PCIE_RC_POWERDOWN_CTRL_STATUS_OFF_POWERDOWN_PHY_POWERDOWN(x) (((uint32_t)(((uint32_t)(x)) << PCIE_RC_POWERDOWN_CTRL_STATUS_OFF_POWERDOWN_PHY_POWERDOWN_SHIFT)) & PCIE_RC_POWERDOWN_CTRL_STATUS_OFF_POWERDOWN_PHY_POWERDOWN_MASK)
/*! @} */

/*! @name PHY_INTEROP_CTRL_2_OFF - PHY Interoperability Control 2 Register. */
/*! @{ */

#define PCIE_RC_PHY_INTEROP_CTRL_2_OFF_PMA_PIPE_RST_DELAY_TIMER_MASK (0x3FU)
#define PCIE_RC_PHY_INTEROP_CTRL_2_OFF_PMA_PIPE_RST_DELAY_TIMER_SHIFT (0U)
/*! PMA_PIPE_RST_DELAY_TIMER - Control how long the controller should wait to release a PIPE reset
 *    (pm_req_phy_rst) after releasing a PMA reset (pm_req_phy_perst).
 *  0b001010..Min value.
 *  0b111111..Max value.
 */
#define PCIE_RC_PHY_INTEROP_CTRL_2_OFF_PMA_PIPE_RST_DELAY_TIMER(x) (((uint32_t)(((uint32_t)(x)) << PCIE_RC_PHY_INTEROP_CTRL_2_OFF_PMA_PIPE_RST_DELAY_TIMER_SHIFT)) & PCIE_RC_PHY_INTEROP_CTRL_2_OFF_PMA_PIPE_RST_DELAY_TIMER_MASK)

#define PCIE_RC_PHY_INTEROP_CTRL_2_OFF_DSP_PCIPM_L1_ENTER_DELAY_MASK (0xF00U)
#define PCIE_RC_PHY_INTEROP_CTRL_2_OFF_DSP_PCIPM_L1_ENTER_DELAY_SHIFT (8U)
/*! DSP_PCIPM_L1_ENTER_DELAY - DSP_PCIPM_L1_ENTER_DELAY
 *  0b0000..Zero value.
 *  0b1111..Max value.
 */
#define PCIE_RC_PHY_INTEROP_CTRL_2_OFF_DSP_PCIPM_L1_ENTER_DELAY(x) (((uint32_t)(((uint32_t)(x)) << PCIE_RC_PHY_INTEROP_CTRL_2_OFF_DSP_PCIPM_L1_ENTER_DELAY_SHIFT)) & PCIE_RC_PHY_INTEROP_CTRL_2_OFF_DSP_PCIPM_L1_ENTER_DELAY_MASK)
/*! @} */

/*! @name PIPE_RELATED_OFF - PIPE Related Register. */
/*! @{ */

#define PCIE_RC_PIPE_RELATED_OFF_PIPE_GARBAGE_DATA_MODE_MASK (0x100U)
#define PCIE_RC_PIPE_RELATED_OFF_PIPE_GARBAGE_DATA_MODE_SHIFT (8U)
/*! PIPE_GARBAGE_DATA_MODE - PIPE Garbage Data Mode.
 *  0b0..PIPE Spec compliant mode: The MAC discards any symbols received after the electrical idle ordered-set until RxValid is de-asserted.
 *  0b1..Special PHY Support mode: The MAC discards any symbols received after the electrical idle ordered-set
 *       until when any of the following three conditions are true:
 */
#define PCIE_RC_PIPE_RELATED_OFF_PIPE_GARBAGE_DATA_MODE(x) (((uint32_t)(((uint32_t)(x)) << PCIE_RC_PIPE_RELATED_OFF_PIPE_GARBAGE_DATA_MODE_SHIFT)) & PCIE_RC_PIPE_RELATED_OFF_PIPE_GARBAGE_DATA_MODE_MASK)
/*! @} */

/*! @name DBI_FUNCTION_BANK_CTRL_REG_OFF - DBI Function Bank Control Register. */
/*! @{ */

#define PCIE_RC_DBI_FUNCTION_BANK_CTRL_REG_OFF_DBI_FUNCTION_BANK_CTRL_REG_MASK (0x1U)
#define PCIE_RC_DBI_FUNCTION_BANK_CTRL_REG_OFF_DBI_FUNCTION_BANK_CTRL_REG_SHIFT (0U)
/*! DBI_FUNCTION_BANK_CTRL_REG - DBI Function Bank Select.
 *  0b0..Functions 0 to 31 are accessible from DBI.
 *  0b1..Functions 32 to 63 are accessible from DBI.
 */
#define PCIE_RC_DBI_FUNCTION_BANK_CTRL_REG_OFF_DBI_FUNCTION_BANK_CTRL_REG(x) (((uint32_t)(((uint32_t)(x)) << PCIE_RC_DBI_FUNCTION_BANK_CTRL_REG_OFF_DBI_FUNCTION_BANK_CTRL_REG_SHIFT)) & PCIE_RC_DBI_FUNCTION_BANK_CTRL_REG_OFF_DBI_FUNCTION_BANK_CTRL_REG_MASK)
/*! @} */

/*! @name UTILITY_OFF - UTILITY register (Reserved). */
/*! @{ */

#define PCIE_RC_UTILITY_OFF_UTILITY_MASK         (0xFFFFFFFFU)
#define PCIE_RC_UTILITY_OFF_UTILITY_SHIFT        (0U)
/*! UTILITY - Reserved. */
#define PCIE_RC_UTILITY_OFF_UTILITY(x)           (((uint32_t)(((uint32_t)(x)) << PCIE_RC_UTILITY_OFF_UTILITY_SHIFT)) & PCIE_RC_UTILITY_OFF_UTILITY_MASK)
/*! @} */

/*! @name PM_UTILITY_OFF - PM Shadow of UTILITY register (Reserved). */
/*! @{ */

#define PCIE_RC_PM_UTILITY_OFF_PM_UTILITY_MASK   (0xFFFFFFFFU)
#define PCIE_RC_PM_UTILITY_OFF_PM_UTILITY_SHIFT  (0U)
/*! PM_UTILITY - Reserved. */
#define PCIE_RC_PM_UTILITY_OFF_PM_UTILITY(x)     (((uint32_t)(((uint32_t)(x)) << PCIE_RC_PM_UTILITY_OFF_PM_UTILITY_SHIFT)) & PCIE_RC_PM_UTILITY_OFF_PM_UTILITY_MASK)
/*! @} */


/*!
 * @}
 */ /* end of group PCIE_RC_Register_Masks */


/*!
 * @}
 */ /* end of group PCIE_RC_Peripheral_Access_Layer */


/*
** End of section using anonymous unions
*/

#if defined(__ARMCC_VERSION)
  #if (__ARMCC_VERSION >= 6010050)
    #pragma clang diagnostic pop
  #else
    #pragma pop
  #endif
#elif defined(__GNUC__)
  /* leave anonymous unions enabled */
#elif defined(__IAR_SYSTEMS_ICC__)
  #pragma language=default
#else
  #error Not supported compiler type
#endif

/*!
 * @}
 */ /* end of group Peripheral_access_layer */


#endif  /* PCIE_RC_H_ */

