# dromos

**Modular hardware components for compute-intensive systems and custom microarchitectures.**  
Dromos is a hardware design library written in Verilog/SystemVerilog that provides reusable, synthesizable modules for building AI accelerators, processor cores, and parallel computing architectures.

---

### ðŸ”§ Features

- âœ… Fully synthesizable modules (Verilog/SystemVerilog)
- ðŸ§± Modular, reusable components with parameterizable design
- âš™ï¸ Suitable for AI accelerators, CPU datapaths, and hardware co-processors
- ðŸ§  Optimized for use in custom ML hardware and high-throughput compute systems

---

### ðŸ“ Modules (Planned / In Progress)

- Arithmetic units (adders, multipliers, etc.)
- Memory controllers & scratchpads
- Pipeline stages & hazard units
- Instruction decoders
- Matrix/vector compute blocks
- Control logic blocks for custom accelerators

> ðŸ“Œ Contributions and extensions (e.g., VHDL versions, HLS wrappers) are welcome in future versions.

---

### ðŸ’¡ Motivation

This library was born out of a need for **clean, flexible, and efficient hardware building blocks** while working on processor design and AI hardware research. Dromos aims to accelerate both **educational prototyping** and **research-grade system design.**

---

### ðŸ“œ License

MIT License â€“ feel free to use, modify, and contribute.

---

### ðŸ“« Author

- ðŸ§‘ Ulas Sezgin  
- ðŸ“§ [ulas.sezgin@tum.de](mailto:ulas.sezgin@tum.de)  
- ðŸ”— [GitHub Profile](https://github.com/ulassezgn)
