/* bench 9357.2.0 56021c563ba2 */
/* bench 9357.2.1 2cf6348687ee */
/* bench 9357.2.2 8746548cfdea */
/* bench 9357.2.3 6619df9764a1 */

#ifndef __ASM_REGS_OPS_H
#define __ASM_REGS_OPS_H

#define mfcr(reg)		\
({				\
	unsigned int tmp;	\
	asm volatile(		\
	"mfcr %0, "reg"\n"	\
	: "=r"(tmp)		\
	:			\
	: "memory");		\
	tmp;			\
})

#define mtcr(reg, val)		\
({				\
	asm volatile(		\
	"mtcr %0, "reg"\n"	\
	:			\
	: "r"(val)		\
	: "memory");		\
})

/* bench 14591.0.0 ad9accbe19e3 */
/* bench 14591.0.1 c53e3027f205 */
/* bench 14591.0.2 20b0b26d27b0 */
/* bench 14591.0.3 a78bb9622879 */
/* bench 14591.0.4 44fc02de10e5 */
/* bench 21840.1.0 71bbfd9935ab */
