<div >
 <img align="right" alt="coding" width="450" src="https://mir-s3-cdn-cf.behance.net/project_modules/disp/601014116770475.6068beff4640a.gif">
</div>

 
# Welcome to Spurthi Malode's GitHub!

Hello! 👋 I'm Spurthi, a VLSI enthusiast with a deep passion for Design, DFT, and Physical Design. I constantly explore the latest advancements in technology. This GitHub repository is where I share my projects, collaborate with fellow developers, and contribute to the open-source community. 

## 🛠️ Technologies & Tools

- Languages: Python, C , System Verilog 
- Tools: Xilinx Vivardo, VS Code, Git , Modus , Tessent , DFT Compiler , TetraMAX

## 🌱 What I'm Learning
- Scan Technique , ATPG , MBIST , JTAG
- STA , CTS 
- CPU architecture, instruction sets and its design
- Perl and TCL Scripting

## 📫 How to Reach Me

- Email: [spurthimalode@gmail.com](your.email@example.com)
- LinkedIn: [My LinkedIn Profile](https://www.linkedin.com/in/spurthi-malode-3b4147244)
- Portfolio:[My Portfolio](https://flowcv.me/spurthi)
## 💬 Let's Connect!

I'm always open to new ideas and opportunities. Feel free to reach out if you'd like to collaborate on a project, ask a question, or just say hi!
