C:\lscc\diamond\3.11_x64\synpbase\bin64\m_gen_lattice.exe  -prodtype  synplify_pro  -encrypt  -pro  -rundir  C:\lscc\diamond\3.11_x64\bin\nt64\Arqui\Practicas\shiftRL00\shiftRL0   -part LCMXO2_7000HE  -package TG144I  -grade -5    -maxfan 1000 -pipe -infer_seqShift -forcenogsr -fixgatedclocks 1 -fixgeneratedclocks 1 -RWCheckOnRam 1 -use_rename_in_edif 1 -Write_declared_clocks_only 1 -enable_gcc_in_premap -summaryfile C:\lscc\diamond\3.11_x64\bin\nt64\Arqui\Practicas\shiftRL00\shiftRL0\synlog\report\shiftRL00_shiftRL0_fpga_mapper.xml -merge_inferred_clocks 0  -top_level_module  topshiftRL00  -flow mapping  -multisrs  -oedif  C:\lscc\diamond\3.11_x64\bin\nt64\Arqui\Practicas\shiftRL00\shiftRL0\shiftRL00_shiftRL0.edi   -freq 1.000   C:\lscc\diamond\3.11_x64\bin\nt64\Arqui\Practicas\shiftRL00\shiftRL0\synwork\shiftRL00_shiftRL0_prem.srd  -devicelib  C:\lscc\diamond\3.11_x64\synpbase\lib\lucent\machxo2.v  -devicelib  C:\lscc\diamond\3.11_x64\synpbase\lib\lucent\pmi_def.v  -ologparam  C:\lscc\diamond\3.11_x64\bin\nt64\Arqui\Practicas\shiftRL00\shiftRL0\syntmp\shiftRL00_shiftRL0.plg  -osyn  C:\lscc\diamond\3.11_x64\bin\nt64\Arqui\Practicas\shiftRL00\shiftRL0\shiftRL00_shiftRL0.srm  -prjdir  C:\lscc\diamond\3.11_x64\bin\nt64\Arqui\Practicas\shiftRL00\shiftRL0\  -prjname  proj_1  -log  C:\lscc\diamond\3.11_x64\bin\nt64\Arqui\Practicas\shiftRL00\shiftRL0\synlog\shiftRL00_shiftRL0_fpga_mapper.srr  -sn  2018.03  -jobname  "fpga_mapper" 
relcom:..\..\..\..\..\..\..\synpbase\bin64\m_gen_lattice.exe -prodtype synplify_pro -encrypt -pro -rundir ..\..\shiftRL0 -part LCMXO2_7000HE -package TG144I -grade -5 -maxfan 1000 -pipe -infer_seqShift -forcenogsr -fixgatedclocks 1 -fixgeneratedclocks 1 -RWCheckOnRam 1 -use_rename_in_edif 1 -Write_declared_clocks_only 1 -enable_gcc_in_premap -summaryfile ..\synlog\report\shiftRL00_shiftRL0_fpga_mapper.xml -merge_inferred_clocks 0 -top_level_module topshiftRL00 -flow mapping -multisrs -oedif ..\shiftRL00_shiftRL0.edi -freq 1.000 ..\synwork\shiftRL00_shiftRL0_prem.srd -devicelib ..\..\..\..\..\..\..\synpbase\lib\lucent\machxo2.v -devicelib ..\..\..\..\..\..\..\synpbase\lib\lucent\pmi_def.v -ologparam shiftRL00_shiftRL0.plg -osyn ..\shiftRL00_shiftRL0.srm -prjdir ..\ -prjname proj_1 -log ..\synlog\shiftRL00_shiftRL0_fpga_mapper.srr -sn 2018.03 -jobname "fpga_mapper"
rc:1 success:1 runtime:9
file:..\shiftRL00_shiftRL0.edi|io:o|time:1582257984|size:76168|exec:0|csum:
file:..\synwork\shiftRL00_shiftRL0_prem.srd|io:i|time:1582257976|size:9402|exec:0|csum:432BD6DF21C030BDDC1D4C928C428D39
file:..\..\..\..\..\..\..\synpbase\lib\lucent\machxo2.v|io:i|time:1554131288|size:54295|exec:0|csum:CFBBE5B6AB5A98F0C71C4E305509B0E3
file:..\..\..\..\..\..\..\synpbase\lib\lucent\pmi_def.v|io:i|time:1554131288|size:40584|exec:0|csum:62845CEC2BB6FEBE1BA059B1E18015F4
file:shiftRL00_shiftRL0.plg|io:o|time:1582257985|size:793|exec:0|csum:
file:..\shiftRL00_shiftRL0.srm|io:o|time:1582257982|size:6839|exec:0|csum:
file:..\synlog\shiftRL00_shiftRL0_fpga_mapper.srr|io:o|time:1582257985|size:25259|exec:0|csum:
file:..\..\..\..\..\..\..\synpbase\bin64\m_gen_lattice.exe|io:i|time:1554307784|size:31323136|exec:1|csum:08097D0E6BC0EF6D7ADDF60173F7DE28
