
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//gzip_gcc_-O3:     file format elf64-littleaarch64


Disassembly of section .init:

0000000000401898 <.init>:
  401898:	stp	x29, x30, [sp, #-16]!
  40189c:	mov	x29, sp
  4018a0:	bl	402624 <fchown@plt+0x874>
  4018a4:	ldp	x29, x30, [sp], #16
  4018a8:	ret

Disassembly of section .plt:

00000000004018b0 <memcpy@plt-0x20>:
  4018b0:	stp	x16, x30, [sp, #-16]!
  4018b4:	adrp	x16, 426000 <fchown@plt+0x24250>
  4018b8:	ldr	x17, [x16, #4088]
  4018bc:	add	x16, x16, #0xff8
  4018c0:	br	x17
  4018c4:	nop
  4018c8:	nop
  4018cc:	nop

00000000004018d0 <memcpy@plt>:
  4018d0:	adrp	x16, 427000 <fchown@plt+0x25250>
  4018d4:	ldr	x17, [x16]
  4018d8:	add	x16, x16, #0x0
  4018dc:	br	x17

00000000004018e0 <memmove@plt>:
  4018e0:	adrp	x16, 427000 <fchown@plt+0x25250>
  4018e4:	ldr	x17, [x16, #8]
  4018e8:	add	x16, x16, #0x8
  4018ec:	br	x17

00000000004018f0 <_exit@plt>:
  4018f0:	adrp	x16, 427000 <fchown@plt+0x25250>
  4018f4:	ldr	x17, [x16, #16]
  4018f8:	add	x16, x16, #0x10
  4018fc:	br	x17

0000000000401900 <strlen@plt>:
  401900:	adrp	x16, 427000 <fchown@plt+0x25250>
  401904:	ldr	x17, [x16, #24]
  401908:	add	x16, x16, #0x18
  40190c:	br	x17

0000000000401910 <exit@plt>:
  401910:	adrp	x16, 427000 <fchown@plt+0x25250>
  401914:	ldr	x17, [x16, #32]
  401918:	add	x16, x16, #0x20
  40191c:	br	x17

0000000000401920 <raise@plt>:
  401920:	adrp	x16, 427000 <fchown@plt+0x25250>
  401924:	ldr	x17, [x16, #40]
  401928:	add	x16, x16, #0x28
  40192c:	br	x17

0000000000401930 <perror@plt>:
  401930:	adrp	x16, 427000 <fchown@plt+0x25250>
  401934:	ldr	x17, [x16, #48]
  401938:	add	x16, x16, #0x30
  40193c:	br	x17

0000000000401940 <fdatasync@plt>:
  401940:	adrp	x16, 427000 <fchown@plt+0x25250>
  401944:	ldr	x17, [x16, #56]
  401948:	add	x16, x16, #0x38
  40194c:	br	x17

0000000000401950 <sigprocmask@plt>:
  401950:	adrp	x16, 427000 <fchown@plt+0x25250>
  401954:	ldr	x17, [x16, #64]
  401958:	add	x16, x16, #0x40
  40195c:	br	x17

0000000000401960 <putc@plt>:
  401960:	adrp	x16, 427000 <fchown@plt+0x25250>
  401964:	ldr	x17, [x16, #72]
  401968:	add	x16, x16, #0x48
  40196c:	br	x17

0000000000401970 <opendir@plt>:
  401970:	adrp	x16, 427000 <fchown@plt+0x25250>
  401974:	ldr	x17, [x16, #80]
  401978:	add	x16, x16, #0x50
  40197c:	br	x17

0000000000401980 <unlinkat@plt>:
  401980:	adrp	x16, 427000 <fchown@plt+0x25250>
  401984:	ldr	x17, [x16, #88]
  401988:	add	x16, x16, #0x58
  40198c:	br	x17

0000000000401990 <fputc@plt>:
  401990:	adrp	x16, 427000 <fchown@plt+0x25250>
  401994:	ldr	x17, [x16, #96]
  401998:	add	x16, x16, #0x60
  40199c:	br	x17

00000000004019a0 <clock_gettime@plt>:
  4019a0:	adrp	x16, 427000 <fchown@plt+0x25250>
  4019a4:	ldr	x17, [x16, #104]
  4019a8:	add	x16, x16, #0x68
  4019ac:	br	x17

00000000004019b0 <qsort@plt>:
  4019b0:	adrp	x16, 427000 <fchown@plt+0x25250>
  4019b4:	ldr	x17, [x16, #112]
  4019b8:	add	x16, x16, #0x70
  4019bc:	br	x17

00000000004019c0 <lseek@plt>:
  4019c0:	adrp	x16, 427000 <fchown@plt+0x25250>
  4019c4:	ldr	x17, [x16, #120]
  4019c8:	add	x16, x16, #0x78
  4019cc:	br	x17

00000000004019d0 <__ctype_tolower_loc@plt>:
  4019d0:	adrp	x16, 427000 <fchown@plt+0x25250>
  4019d4:	ldr	x17, [x16, #128]
  4019d8:	add	x16, x16, #0x80
  4019dc:	br	x17

00000000004019e0 <stpcpy@plt>:
  4019e0:	adrp	x16, 427000 <fchown@plt+0x25250>
  4019e4:	ldr	x17, [x16, #136]
  4019e8:	add	x16, x16, #0x88
  4019ec:	br	x17

00000000004019f0 <fileno@plt>:
  4019f0:	adrp	x16, 427000 <fchown@plt+0x25250>
  4019f4:	ldr	x17, [x16, #144]
  4019f8:	add	x16, x16, #0x90
  4019fc:	br	x17

0000000000401a00 <localtime@plt>:
  401a00:	adrp	x16, 427000 <fchown@plt+0x25250>
  401a04:	ldr	x17, [x16, #152]
  401a08:	add	x16, x16, #0x98
  401a0c:	br	x17

0000000000401a10 <__memcpy_chk@plt>:
  401a10:	adrp	x16, 427000 <fchown@plt+0x25250>
  401a14:	ldr	x17, [x16, #160]
  401a18:	add	x16, x16, #0xa0
  401a1c:	br	x17

0000000000401a20 <signal@plt>:
  401a20:	adrp	x16, 427000 <fchown@plt+0x25250>
  401a24:	ldr	x17, [x16, #168]
  401a28:	add	x16, x16, #0xa8
  401a2c:	br	x17

0000000000401a30 <fclose@plt>:
  401a30:	adrp	x16, 427000 <fchown@plt+0x25250>
  401a34:	ldr	x17, [x16, #176]
  401a38:	add	x16, x16, #0xb0
  401a3c:	br	x17

0000000000401a40 <fsync@plt>:
  401a40:	adrp	x16, 427000 <fchown@plt+0x25250>
  401a44:	ldr	x17, [x16, #184]
  401a48:	add	x16, x16, #0xb8
  401a4c:	br	x17

0000000000401a50 <malloc@plt>:
  401a50:	adrp	x16, 427000 <fchown@plt+0x25250>
  401a54:	ldr	x17, [x16, #192]
  401a58:	add	x16, x16, #0xc0
  401a5c:	br	x17

0000000000401a60 <futimesat@plt>:
  401a60:	adrp	x16, 427000 <fchown@plt+0x25250>
  401a64:	ldr	x17, [x16, #200]
  401a68:	add	x16, x16, #0xc8
  401a6c:	br	x17

0000000000401a70 <open@plt>:
  401a70:	adrp	x16, 427000 <fchown@plt+0x25250>
  401a74:	ldr	x17, [x16, #208]
  401a78:	add	x16, x16, #0xd0
  401a7c:	br	x17

0000000000401a80 <__strcpy_chk@plt>:
  401a80:	adrp	x16, 427000 <fchown@plt+0x25250>
  401a84:	ldr	x17, [x16, #216]
  401a88:	add	x16, x16, #0xd8
  401a8c:	br	x17

0000000000401a90 <sigemptyset@plt>:
  401a90:	adrp	x16, 427000 <fchown@plt+0x25250>
  401a94:	ldr	x17, [x16, #224]
  401a98:	add	x16, x16, #0xe0
  401a9c:	br	x17

0000000000401aa0 <futimens@plt>:
  401aa0:	adrp	x16, 427000 <fchown@plt+0x25250>
  401aa4:	ldr	x17, [x16, #232]
  401aa8:	add	x16, x16, #0xe8
  401aac:	br	x17

0000000000401ab0 <__libc_start_main@plt>:
  401ab0:	adrp	x16, 427000 <fchown@plt+0x25250>
  401ab4:	ldr	x17, [x16, #240]
  401ab8:	add	x16, x16, #0xf0
  401abc:	br	x17

0000000000401ac0 <__printf_chk@plt>:
  401ac0:	adrp	x16, 427000 <fchown@plt+0x25250>
  401ac4:	ldr	x17, [x16, #248]
  401ac8:	add	x16, x16, #0xf8
  401acc:	br	x17

0000000000401ad0 <memset@plt>:
  401ad0:	adrp	x16, 427000 <fchown@plt+0x25250>
  401ad4:	ldr	x17, [x16, #256]
  401ad8:	add	x16, x16, #0x100
  401adc:	br	x17

0000000000401ae0 <fchmod@plt>:
  401ae0:	adrp	x16, 427000 <fchown@plt+0x25250>
  401ae4:	ldr	x17, [x16, #264]
  401ae8:	add	x16, x16, #0x108
  401aec:	br	x17

0000000000401af0 <calloc@plt>:
  401af0:	adrp	x16, 427000 <fchown@plt+0x25250>
  401af4:	ldr	x17, [x16, #272]
  401af8:	add	x16, x16, #0x110
  401afc:	br	x17

0000000000401b00 <readdir@plt>:
  401b00:	adrp	x16, 427000 <fchown@plt+0x25250>
  401b04:	ldr	x17, [x16, #280]
  401b08:	add	x16, x16, #0x118
  401b0c:	br	x17

0000000000401b10 <realloc@plt>:
  401b10:	adrp	x16, 427000 <fchown@plt+0x25250>
  401b14:	ldr	x17, [x16, #288]
  401b18:	add	x16, x16, #0x120
  401b1c:	br	x17

0000000000401b20 <getc@plt>:
  401b20:	adrp	x16, 427000 <fchown@plt+0x25250>
  401b24:	ldr	x17, [x16, #296]
  401b28:	add	x16, x16, #0x128
  401b2c:	br	x17

0000000000401b30 <closedir@plt>:
  401b30:	adrp	x16, 427000 <fchown@plt+0x25250>
  401b34:	ldr	x17, [x16, #304]
  401b38:	add	x16, x16, #0x130
  401b3c:	br	x17

0000000000401b40 <close@plt>:
  401b40:	adrp	x16, 427000 <fchown@plt+0x25250>
  401b44:	ldr	x17, [x16, #312]
  401b48:	add	x16, x16, #0x138
  401b4c:	br	x17

0000000000401b50 <sigaction@plt>:
  401b50:	adrp	x16, 427000 <fchown@plt+0x25250>
  401b54:	ldr	x17, [x16, #320]
  401b58:	add	x16, x16, #0x140
  401b5c:	br	x17

0000000000401b60 <strrchr@plt>:
  401b60:	adrp	x16, 427000 <fchown@plt+0x25250>
  401b64:	ldr	x17, [x16, #328]
  401b68:	add	x16, x16, #0x148
  401b6c:	br	x17

0000000000401b70 <__gmon_start__@plt>:
  401b70:	adrp	x16, 427000 <fchown@plt+0x25250>
  401b74:	ldr	x17, [x16, #336]
  401b78:	add	x16, x16, #0x150
  401b7c:	br	x17

0000000000401b80 <fdopendir@plt>:
  401b80:	adrp	x16, 427000 <fchown@plt+0x25250>
  401b84:	ldr	x17, [x16, #344]
  401b88:	add	x16, x16, #0x158
  401b8c:	br	x17

0000000000401b90 <write@plt>:
  401b90:	adrp	x16, 427000 <fchown@plt+0x25250>
  401b94:	ldr	x17, [x16, #352]
  401b98:	add	x16, x16, #0x160
  401b9c:	br	x17

0000000000401ba0 <abort@plt>:
  401ba0:	adrp	x16, 427000 <fchown@plt+0x25250>
  401ba4:	ldr	x17, [x16, #360]
  401ba8:	add	x16, x16, #0x168
  401bac:	br	x17

0000000000401bb0 <puts@plt>:
  401bb0:	adrp	x16, 427000 <fchown@plt+0x25250>
  401bb4:	ldr	x17, [x16, #368]
  401bb8:	add	x16, x16, #0x170
  401bbc:	br	x17

0000000000401bc0 <memcmp@plt>:
  401bc0:	adrp	x16, 427000 <fchown@plt+0x25250>
  401bc4:	ldr	x17, [x16, #376]
  401bc8:	add	x16, x16, #0x178
  401bcc:	br	x17

0000000000401bd0 <getopt_long@plt>:
  401bd0:	adrp	x16, 427000 <fchown@plt+0x25250>
  401bd4:	ldr	x17, [x16, #384]
  401bd8:	add	x16, x16, #0x180
  401bdc:	br	x17

0000000000401be0 <__fprintf_chk@plt>:
  401be0:	adrp	x16, 427000 <fchown@plt+0x25250>
  401be4:	ldr	x17, [x16, #392]
  401be8:	add	x16, x16, #0x188
  401bec:	br	x17

0000000000401bf0 <sigismember@plt>:
  401bf0:	adrp	x16, 427000 <fchown@plt+0x25250>
  401bf4:	ldr	x17, [x16, #400]
  401bf8:	add	x16, x16, #0x190
  401bfc:	br	x17

0000000000401c00 <strcmp@plt>:
  401c00:	adrp	x16, 427000 <fchown@plt+0x25250>
  401c04:	ldr	x17, [x16, #408]
  401c08:	add	x16, x16, #0x198
  401c0c:	br	x17

0000000000401c10 <__ctype_b_loc@plt>:
  401c10:	adrp	x16, 427000 <fchown@plt+0x25250>
  401c14:	ldr	x17, [x16, #416]
  401c18:	add	x16, x16, #0x1a0
  401c1c:	br	x17

0000000000401c20 <strtol@plt>:
  401c20:	adrp	x16, 427000 <fchown@plt+0x25250>
  401c24:	ldr	x17, [x16, #424]
  401c28:	add	x16, x16, #0x1a8
  401c2c:	br	x17

0000000000401c30 <fseeko@plt>:
  401c30:	adrp	x16, 427000 <fchown@plt+0x25250>
  401c34:	ldr	x17, [x16, #432]
  401c38:	add	x16, x16, #0x1b0
  401c3c:	br	x17

0000000000401c40 <free@plt>:
  401c40:	adrp	x16, 427000 <fchown@plt+0x25250>
  401c44:	ldr	x17, [x16, #440]
  401c48:	add	x16, x16, #0x1b8
  401c4c:	br	x17

0000000000401c50 <__stpcpy_chk@plt>:
  401c50:	adrp	x16, 427000 <fchown@plt+0x25250>
  401c54:	ldr	x17, [x16, #448]
  401c58:	add	x16, x16, #0x1c0
  401c5c:	br	x17

0000000000401c60 <strspn@plt>:
  401c60:	adrp	x16, 427000 <fchown@plt+0x25250>
  401c64:	ldr	x17, [x16, #456]
  401c68:	add	x16, x16, #0x1c8
  401c6c:	br	x17

0000000000401c70 <utimensat@plt>:
  401c70:	adrp	x16, 427000 <fchown@plt+0x25250>
  401c74:	ldr	x17, [x16, #464]
  401c78:	add	x16, x16, #0x1d0
  401c7c:	br	x17

0000000000401c80 <fwrite@plt>:
  401c80:	adrp	x16, 427000 <fchown@plt+0x25250>
  401c84:	ldr	x17, [x16, #472]
  401c88:	add	x16, x16, #0x1d8
  401c8c:	br	x17

0000000000401c90 <fcntl@plt>:
  401c90:	adrp	x16, 427000 <fchown@plt+0x25250>
  401c94:	ldr	x17, [x16, #480]
  401c98:	add	x16, x16, #0x1e0
  401c9c:	br	x17

0000000000401ca0 <fflush@plt>:
  401ca0:	adrp	x16, 427000 <fchown@plt+0x25250>
  401ca4:	ldr	x17, [x16, #488]
  401ca8:	add	x16, x16, #0x1e8
  401cac:	br	x17

0000000000401cb0 <strcpy@plt>:
  401cb0:	adrp	x16, 427000 <fchown@plt+0x25250>
  401cb4:	ldr	x17, [x16, #496]
  401cb8:	add	x16, x16, #0x1f0
  401cbc:	br	x17

0000000000401cc0 <dirfd@plt>:
  401cc0:	adrp	x16, 427000 <fchown@plt+0x25250>
  401cc4:	ldr	x17, [x16, #504]
  401cc8:	add	x16, x16, #0x1f8
  401ccc:	br	x17

0000000000401cd0 <__lxstat@plt>:
  401cd0:	adrp	x16, 427000 <fchown@plt+0x25250>
  401cd4:	ldr	x17, [x16, #512]
  401cd8:	add	x16, x16, #0x200
  401cdc:	br	x17

0000000000401ce0 <read@plt>:
  401ce0:	adrp	x16, 427000 <fchown@plt+0x25250>
  401ce4:	ldr	x17, [x16, #520]
  401ce8:	add	x16, x16, #0x208
  401cec:	br	x17

0000000000401cf0 <isatty@plt>:
  401cf0:	adrp	x16, 427000 <fchown@plt+0x25250>
  401cf4:	ldr	x17, [x16, #528]
  401cf8:	add	x16, x16, #0x210
  401cfc:	br	x17

0000000000401d00 <utimes@plt>:
  401d00:	adrp	x16, 427000 <fchown@plt+0x25250>
  401d04:	ldr	x17, [x16, #536]
  401d08:	add	x16, x16, #0x218
  401d0c:	br	x17

0000000000401d10 <__fxstat@plt>:
  401d10:	adrp	x16, 427000 <fchown@plt+0x25250>
  401d14:	ldr	x17, [x16, #544]
  401d18:	add	x16, x16, #0x220
  401d1c:	br	x17

0000000000401d20 <__freading@plt>:
  401d20:	adrp	x16, 427000 <fchown@plt+0x25250>
  401d24:	ldr	x17, [x16, #552]
  401d28:	add	x16, x16, #0x228
  401d2c:	br	x17

0000000000401d30 <sigaddset@plt>:
  401d30:	adrp	x16, 427000 <fchown@plt+0x25250>
  401d34:	ldr	x17, [x16, #560]
  401d38:	add	x16, x16, #0x230
  401d3c:	br	x17

0000000000401d40 <strcspn@plt>:
  401d40:	adrp	x16, 427000 <fchown@plt+0x25250>
  401d44:	ldr	x17, [x16, #568]
  401d48:	add	x16, x16, #0x238
  401d4c:	br	x17

0000000000401d50 <openat@plt>:
  401d50:	adrp	x16, 427000 <fchown@plt+0x25250>
  401d54:	ldr	x17, [x16, #576]
  401d58:	add	x16, x16, #0x240
  401d5c:	br	x17

0000000000401d60 <__errno_location@plt>:
  401d60:	adrp	x16, 427000 <fchown@plt+0x25250>
  401d64:	ldr	x17, [x16, #584]
  401d68:	add	x16, x16, #0x248
  401d6c:	br	x17

0000000000401d70 <getenv@plt>:
  401d70:	adrp	x16, 427000 <fchown@plt+0x25250>
  401d74:	ldr	x17, [x16, #592]
  401d78:	add	x16, x16, #0x250
  401d7c:	br	x17

0000000000401d80 <putchar@plt>:
  401d80:	adrp	x16, 427000 <fchown@plt+0x25250>
  401d84:	ldr	x17, [x16, #600]
  401d88:	add	x16, x16, #0x258
  401d8c:	br	x17

0000000000401d90 <__xstat@plt>:
  401d90:	adrp	x16, 427000 <fchown@plt+0x25250>
  401d94:	ldr	x17, [x16, #608]
  401d98:	add	x16, x16, #0x260
  401d9c:	br	x17

0000000000401da0 <unlink@plt>:
  401da0:	adrp	x16, 427000 <fchown@plt+0x25250>
  401da4:	ldr	x17, [x16, #616]
  401da8:	add	x16, x16, #0x268
  401dac:	br	x17

0000000000401db0 <fchown@plt>:
  401db0:	adrp	x16, 427000 <fchown@plt+0x25250>
  401db4:	ldr	x17, [x16, #624]
  401db8:	add	x16, x16, #0x270
  401dbc:	br	x17

Disassembly of section .text:

0000000000401dc0 <.text>:
  401dc0:	stp	x29, x30, [sp, #-272]!
  401dc4:	mov	x29, sp
  401dc8:	stp	x23, x24, [sp, #48]
  401dcc:	mov	w23, w0
  401dd0:	ldr	x0, [x1]
  401dd4:	stp	x19, x20, [sp, #16]
  401dd8:	stp	x21, x22, [sp, #32]
  401ddc:	mov	x22, x1
  401de0:	stp	x25, x26, [sp, #64]
  401de4:	stp	x27, x28, [sp, #80]
  401de8:	bl	40f470 <fchown@plt+0xd6c0>
  401dec:	adrp	x1, 470000 <stdin@@GLIBC_2.17+0x489c0>
  401df0:	mov	x20, x0
  401df4:	str	x0, [x1, #1160]
  401df8:	bl	401900 <strlen@plt>
  401dfc:	cmp	x0, #0x4
  401e00:	b.ls	401e1c <fchown@plt+0x6c>  // b.plast
  401e04:	sub	x19, x0, #0x4
  401e08:	adrp	x1, 412000 <fchown@plt+0x10250>
  401e0c:	add	x0, x20, x19
  401e10:	add	x1, x1, #0x5b8
  401e14:	bl	401c00 <strcmp@plt>
  401e18:	cbz	w0, 4020cc <fchown@plt+0x31c>
  401e1c:	add	x1, sp, #0x70
  401e20:	add	x0, sp, #0x6c
  401e24:	adrp	x2, 412000 <fchown@plt+0x10250>
  401e28:	add	x2, x2, #0x5c0
  401e2c:	str	x22, [sp, #112]
  401e30:	bl	40f4d0 <fchown@plt+0xd720>
  401e34:	adrp	x21, 427000 <fchown@plt+0x25250>
  401e38:	mov	x26, x0
  401e3c:	add	x21, x21, #0x680
  401e40:	cmp	x0, #0x0
  401e44:	ldr	x0, [sp, #112]
  401e48:	adrp	x20, 413000 <fchown@plt+0x11250>
  401e4c:	add	x20, x20, #0x20
  401e50:	adrp	x24, 427000 <fchown@plt+0x25250>
  401e54:	add	x25, x20, #0x1a0
  401e58:	add	x24, x24, #0x290
  401e5c:	mov	x1, #0x3                   	// #3
  401e60:	str	x1, [x21, #1168]
  401e64:	str	x26, [x21, #1208]
  401e68:	csel	x26, x0, x26, ne  // ne = any
  401e6c:	adrp	x0, 412000 <fchown@plt+0x10250>
  401e70:	add	x0, x0, #0x278
  401e74:	str	x0, [x21, #1160]
  401e78:	mov	w0, #0xffffffff            	// #-1
  401e7c:	str	w0, [sp, #120]
  401e80:	add	x27, sp, #0x78
  401e84:	cbz	x26, 401f84 <fchown@plt+0x1d4>
  401e88:	adrp	x0, 427000 <fchown@plt+0x25250>
  401e8c:	add	x28, x0, #0x630
  401e90:	ldrsw	x0, [x0, #1584]
  401e94:	ldr	x0, [x26, x0, lsl #3]
  401e98:	cbz	x0, 40204c <fchown@plt+0x29c>
  401e9c:	ldrb	w1, [x0]
  401ea0:	cmp	w1, #0x2d
  401ea4:	b.ne	40204c <fchown@plt+0x29c>  // b.any
  401ea8:	ldrb	w1, [x0, #1]
  401eac:	cmp	w1, #0x2d
  401eb0:	b.ne	40204c <fchown@plt+0x29c>  // b.any
  401eb4:	ldrb	w0, [x0, #2]
  401eb8:	cbnz	w0, 40204c <fchown@plt+0x29c>
  401ebc:	mov	w19, #0x130                 	// #304
  401ec0:	adrp	x0, 470000 <stdin@@GLIBC_2.17+0x489c0>
  401ec4:	adrp	x20, 427000 <fchown@plt+0x25250>
  401ec8:	adrp	x2, 412000 <fchown@plt+0x10250>
  401ecc:	mov	w1, #0x1                   	// #1
  401ed0:	ldr	x3, [x0, #1160]
  401ed4:	add	x2, x2, #0x240
  401ed8:	ldr	x0, [x20, #1568]
  401edc:	bl	401be0 <__fprintf_chk@plt>
  401ee0:	ldr	w0, [sp, #120]
  401ee4:	tbnz	w0, #31, 402480 <fchown@plt+0x6d0>
  401ee8:	adrp	x3, 413000 <fchown@plt+0x11250>
  401eec:	add	x3, x3, #0x20
  401ef0:	sbfiz	x1, x0, #5, #32
  401ef4:	add	x3, x3, #0x1a0
  401ef8:	ldr	x0, [x20, #1568]
  401efc:	adrp	x2, 412000 <fchown@plt+0x10250>
  401f00:	ldr	x3, [x3, x1]
  401f04:	add	x2, x2, #0x6f0
  401f08:	mov	w1, #0x1                   	// #1
  401f0c:	bl	401be0 <__fprintf_chk@plt>
  401f10:	ldr	x3, [x20, #1568]
  401f14:	adrp	x0, 412000 <fchown@plt+0x10250>
  401f18:	mov	x2, #0x2e                  	// #46
  401f1c:	add	x0, x0, #0x6f8
  401f20:	mov	x1, #0x1                   	// #1
  401f24:	bl	401c80 <fwrite@plt>
  401f28:	bl	4040b8 <fchown@plt+0x2308>
  401f2c:	ldr	w4, [x28]
  401f30:	ldr	w0, [sp, #108]
  401f34:	cmp	w4, w0
  401f38:	b.ne	402594 <fchown@plt+0x7e4>  // b.any
  401f3c:	cmp	w4, #0x1
  401f40:	b.eq	401f6c <fchown@plt+0x1bc>  // b.none
  401f44:	ldr	w0, [x21, #1180]
  401f48:	cbnz	w0, 401f6c <fchown@plt+0x1bc>
  401f4c:	adrp	x1, 470000 <stdin@@GLIBC_2.17+0x489c0>
  401f50:	adrp	x0, 427000 <fchown@plt+0x25250>
  401f54:	adrp	x2, 412000 <fchown@plt+0x10250>
  401f58:	add	x2, x2, #0x600
  401f5c:	ldr	x3, [x1, #1160]
  401f60:	mov	w1, #0x1                   	// #1
  401f64:	ldr	x0, [x0, #1568]
  401f68:	bl	401be0 <__fprintf_chk@plt>
  401f6c:	mov	x0, x26
  401f70:	bl	401c40 <free@plt>
  401f74:	mov	w0, #0x1                   	// #1
  401f78:	mov	w1, #0xffffffff            	// #-1
  401f7c:	str	w0, [x28]
  401f80:	str	w1, [sp, #120]
  401f84:	mov	x4, x27
  401f88:	add	x3, x20, #0x1a0
  401f8c:	add	x2, x20, #0x500
  401f90:	mov	x1, x22
  401f94:	mov	w0, w23
  401f98:	bl	401bd0 <getopt_long@plt>
  401f9c:	mov	w19, w0
  401fa0:	tbnz	w0, #31, 4022b0 <fchown@plt+0x500>
  401fa4:	cmp	w0, #0x102
  401fa8:	b.gt	4025cc <fchown@plt+0x81c>
  401fac:	cmp	w0, #0x47
  401fb0:	b.le	402030 <fchown@plt+0x280>
  401fb4:	sub	w19, w0, #0x48
  401fb8:	cmp	w19, #0xba
  401fbc:	b.hi	401f28 <fchown@plt+0x178>  // b.pmore
  401fc0:	adrp	x0, 412000 <fchown@plt+0x10250>
  401fc4:	add	x0, x0, #0xea0
  401fc8:	ldrh	w0, [x0, w19, uxtw #1]
  401fcc:	adr	x1, 401fd8 <fchown@plt+0x228>
  401fd0:	add	x0, x1, w0, sxth #2
  401fd4:	br	x0
  401fd8:	mov	x26, #0x0                   	// #0
  401fdc:	mov	w0, #0x1                   	// #1
  401fe0:	str	w0, [x21, #2428]
  401fe4:	b	401e78 <fchown@plt+0xc8>
  401fe8:	mov	x26, #0x0                   	// #0
  401fec:	ldr	w0, [x21, #1176]
  401ff0:	str	wzr, [x21, #1180]
  401ff4:	add	w0, w0, #0x1
  401ff8:	str	w0, [x21, #1176]
  401ffc:	b	401e78 <fchown@plt+0xc8>
  402000:	mov	x26, #0x0                   	// #0
  402004:	mov	w0, #0x1                   	// #1
  402008:	str	wzr, [x21, #1176]
  40200c:	str	w0, [x21, #1180]
  402010:	b	401e78 <fchown@plt+0xc8>
  402014:	mov	x26, #0x0                   	// #0
  402018:	mov	w0, #0x1                   	// #1
  40201c:	stp	w0, w0, [x24, #120]
  402020:	b	401e78 <fchown@plt+0xc8>
  402024:	mov	x26, #0x0                   	// #0
  402028:	stp	wzr, wzr, [x24, #120]
  40202c:	b	401e78 <fchown@plt+0xc8>
  402030:	sub	w0, w0, #0x31
  402034:	cmp	w0, #0x8
  402038:	b.hi	401f28 <fchown@plt+0x178>  // b.pmore
  40203c:	mov	x26, #0x0                   	// #0
  402040:	sub	w19, w19, #0x30
  402044:	str	w19, [x24, #180]
  402048:	b	401e78 <fchown@plt+0xc8>
  40204c:	ldr	w0, [sp, #108]
  402050:	add	x27, sp, #0x78
  402054:	mov	x4, x27
  402058:	mov	x3, x25
  40205c:	add	x2, x20, #0x500
  402060:	mov	x1, x26
  402064:	bl	401bd0 <getopt_long@plt>
  402068:	add	w19, w0, #0x103
  40206c:	tbnz	w0, #31, 401f2c <fchown@plt+0x17c>
  402070:	cmp	w19, #0x171
  402074:	b.eq	402018 <fchown@plt+0x268>  // b.none
  402078:	b.le	402098 <fchown@plt+0x2e8>
  40207c:	cmp	w19, #0x179
  402080:	b.eq	401fec <fchown@plt+0x23c>  // b.none
  402084:	cmp	w19, #0x204
  402088:	b.eq	401fdc <fchown@plt+0x22c>  // b.none
  40208c:	cmp	w19, #0x174
  402090:	b.eq	402004 <fchown@plt+0x254>  // b.none
  402094:	b	401ec0 <fchown@plt+0x110>
  402098:	cmp	w19, #0x13c
  40209c:	b.gt	4020b0 <fchown@plt+0x300>
  4020a0:	cmp	w19, #0x133
  4020a4:	b.le	401ec0 <fchown@plt+0x110>
  4020a8:	sub	w19, w19, #0x103
  4020ac:	b	402040 <fchown@plt+0x290>
  4020b0:	cmp	w19, #0x151
  4020b4:	b.eq	402028 <fchown@plt+0x278>  // b.none
  4020b8:	cmp	w19, #0x102
  4020bc:	mov	w0, #0x142                 	// #322
  4020c0:	ccmp	w19, w0, #0x4, gt
  4020c4:	b.ne	401ec0 <fchown@plt+0x110>  // b.any
  4020c8:	bl	4040b8 <fchown@plt+0x2308>
  4020cc:	strb	wzr, [x20, x19]
  4020d0:	b	401e1c <fchown@plt+0x6c>
  4020d4:	mov	w0, #0x1                   	// #1
  4020d8:	mov	x26, #0x0                   	// #0
  4020dc:	strb	w0, [x21, #2420]
  4020e0:	b	401e78 <fchown@plt+0xc8>
  4020e4:	adrp	x0, 470000 <stdin@@GLIBC_2.17+0x489c0>
  4020e8:	adrp	x1, 412000 <fchown@plt+0x10250>
  4020ec:	add	x1, x1, #0x678
  4020f0:	add	x20, x20, #0xc0
  4020f4:	ldr	x2, [x0, #1160]
  4020f8:	mov	w0, #0x1                   	// #1
  4020fc:	bl	401ac0 <__printf_chk@plt>
  402100:	adrp	x0, 412000 <fchown@plt+0x10250>
  402104:	add	x0, x0, #0x570
  402108:	bl	401bb0 <puts@plt>
  40210c:	ldr	x0, [x20, #8]!
  402110:	cbnz	x0, 402108 <fchown@plt+0x358>
  402114:	bl	404098 <fchown@plt+0x22e8>
  402118:	bl	4039e8 <fchown@plt+0x1c38>
  40211c:	bl	404098 <fchown@plt+0x22e8>
  402120:	mov	w0, #0x1                   	// #1
  402124:	mov	x26, #0x0                   	// #0
  402128:	str	w0, [x21, #2400]
  40212c:	b	401e78 <fchown@plt+0xc8>
  402130:	ldr	w0, [x21, #1220]
  402134:	mov	x26, #0x0                   	// #0
  402138:	add	w0, w0, #0x1
  40213c:	str	w0, [x21, #1220]
  402140:	b	401e78 <fchown@plt+0xc8>
  402144:	mov	w0, #0x1                   	// #1
  402148:	mov	x26, #0x0                   	// #0
  40214c:	str	w0, [x21, #1224]
  402150:	b	401e78 <fchown@plt+0xc8>
  402154:	mov	w0, #0x1                   	// #1
  402158:	mov	x26, #0x0                   	// #0
  40215c:	str	w0, [x21, #1216]
  402160:	str	w0, [x21, #2392]
  402164:	str	w0, [x21, #2400]
  402168:	b	401e78 <fchown@plt+0xc8>
  40216c:	mov	w0, #0x1                   	// #1
  402170:	mov	x26, #0x0                   	// #0
  402174:	str	w0, [x24, #120]
  402178:	b	401e78 <fchown@plt+0xc8>
  40217c:	mov	w0, #0x1                   	// #1
  402180:	mov	x26, #0x0                   	// #0
  402184:	str	w0, [x21, #2412]
  402188:	b	401e78 <fchown@plt+0xc8>
  40218c:	mov	w0, #0x1                   	// #1
  402190:	mov	x26, #0x0                   	// #0
  402194:	str	w0, [x21, #1216]
  402198:	str	w0, [x21, #2400]
  40219c:	str	w0, [x21, #2408]
  4021a0:	b	401e78 <fchown@plt+0xc8>
  4021a4:	mov	w0, #0x1                   	// #1
  4021a8:	mov	x26, #0x0                   	// #0
  4021ac:	strb	w0, [x21, #2396]
  4021b0:	b	401e78 <fchown@plt+0xc8>
  4021b4:	adrp	x1, 470000 <stdin@@GLIBC_2.17+0x489c0>
  4021b8:	adrp	x0, 427000 <fchown@plt+0x25250>
  4021bc:	adrp	x2, 412000 <fchown@plt+0x10250>
  4021c0:	add	x2, x2, #0x6c0
  4021c4:	ldr	x3, [x1, #1160]
  4021c8:	mov	w1, #0x1                   	// #1
  4021cc:	ldr	x0, [x0, #1568]
  4021d0:	bl	401be0 <__fprintf_chk@plt>
  4021d4:	bl	4040b8 <fchown@plt+0x2308>
  4021d8:	mov	w0, #0x1                   	// #1
  4021dc:	mov	x26, #0x0                   	// #0
  4021e0:	str	w0, [x21, #2424]
  4021e4:	b	401e78 <fchown@plt+0xc8>
  4021e8:	adrp	x27, 427000 <fchown@plt+0x25250>
  4021ec:	mov	x1, #0x0                   	// #0
  4021f0:	mov	w2, #0xa                   	// #10
  4021f4:	add	x19, x27, #0x628
  4021f8:	ldr	x0, [x27, #1576]
  4021fc:	bl	401c20 <strtol@plt>
  402200:	str	w0, [x24, #176]
  402204:	ldr	x1, [x27, #1576]
  402208:	ldrb	w0, [x1]
  40220c:	cbz	w0, 402478 <fchown@plt+0x6c8>
  402210:	add	x1, x1, #0x1
  402214:	b	402224 <fchown@plt+0x474>
  402218:	str	x1, [x19]
  40221c:	ldrb	w0, [x1], #1
  402220:	cbz	w0, 402478 <fchown@plt+0x6c8>
  402224:	sub	w0, w0, #0x30
  402228:	and	w0, w0, #0xff
  40222c:	cmp	w0, #0x9
  402230:	b.ls	402218 <fchown@plt+0x468>  // b.plast
  402234:	adrp	x1, 470000 <stdin@@GLIBC_2.17+0x489c0>
  402238:	adrp	x0, 427000 <fchown@plt+0x25250>
  40223c:	adrp	x2, 412000 <fchown@plt+0x10250>
  402240:	add	x2, x2, #0x650
  402244:	ldr	x3, [x1, #1160]
  402248:	mov	w1, #0x1                   	// #1
  40224c:	ldr	x0, [x0, #1568]
  402250:	bl	401be0 <__fprintf_chk@plt>
  402254:	bl	4040b8 <fchown@plt+0x2308>
  402258:	mov	w0, #0x1                   	// #1
  40225c:	mov	x26, #0x0                   	// #0
  402260:	str	w0, [x21, #1216]
  402264:	b	401e78 <fchown@plt+0xc8>
  402268:	adrp	x0, 427000 <fchown@plt+0x25250>
  40226c:	mov	x26, #0x0                   	// #0
  402270:	ldr	x19, [x0, #1576]
  402274:	mov	x0, x19
  402278:	bl	401900 <strlen@plt>
  40227c:	str	x19, [x21, #1160]
  402280:	str	x0, [x21, #1168]
  402284:	b	401e78 <fchown@plt+0xc8>
  402288:	bl	4039e8 <fchown@plt+0x1c38>
  40228c:	mov	w0, #0xa                   	// #10
  402290:	bl	401d80 <putchar@plt>
  402294:	adrp	x0, 412000 <fchown@plt+0x10250>
  402298:	add	x0, x0, #0x6a0
  40229c:	bl	401bb0 <puts@plt>
  4022a0:	bl	404098 <fchown@plt+0x22e8>
  4022a4:	mov	x26, #0x0                   	// #0
  4022a8:	str	wzr, [x24, #120]
  4022ac:	b	401e78 <fchown@plt+0xc8>
  4022b0:	adrp	x0, 427000 <fchown@plt+0x25250>
  4022b4:	add	x0, x0, #0x290
  4022b8:	ldr	w1, [x0, #120]
  4022bc:	tbz	w1, #31, 4022c8 <fchown@plt+0x518>
  4022c0:	ldr	w1, [x21, #2400]
  4022c4:	str	w1, [x0, #120]
  4022c8:	ldr	w1, [x0, #124]
  4022cc:	tbz	w1, #31, 4022d8 <fchown@plt+0x528>
  4022d0:	ldr	w1, [x21, #2400]
  4022d4:	str	w1, [x0, #124]
  4022d8:	ldr	w1, [x21, #2424]
  4022dc:	adrp	x0, 427000 <fchown@plt+0x25250>
  4022e0:	ldr	w24, [x0, #1584]
  4022e4:	cbz	w1, 402328 <fchown@plt+0x578>
  4022e8:	ldr	w0, [x21, #1180]
  4022ec:	cbz	w0, 402308 <fchown@plt+0x558>
  4022f0:	ldr	x0, [x21, #1168]
  4022f4:	sub	x0, x0, #0x1
  4022f8:	cmp	x0, #0x1d
  4022fc:	b.hi	40249c <fchown@plt+0x6ec>  // b.pmore
  402300:	mov	w1, #0xd                   	// #13
  402304:	b	402340 <fchown@plt+0x590>
  402308:	adrp	x1, 470000 <stdin@@GLIBC_2.17+0x489c0>
  40230c:	adrp	x0, 427000 <fchown@plt+0x25250>
  402310:	adrp	x2, 412000 <fchown@plt+0x10250>
  402314:	add	x2, x2, #0x728
  402318:	ldr	x3, [x1, #1160]
  40231c:	mov	w1, #0x1                   	// #1
  402320:	ldr	x0, [x0, #1568]
  402324:	bl	401be0 <__fprintf_chk@plt>
  402328:	ldr	x0, [x21, #1168]
  40232c:	sub	x0, x0, #0x1
  402330:	cmp	x0, #0x1d
  402334:	b.hi	40249c <fchown@plt+0x6ec>  // b.pmore
  402338:	ldr	w1, [x21, #1180]
  40233c:	cbnz	w1, 402300 <fchown@plt+0x550>
  402340:	add	x0, x21, #0x400
  402344:	add	x26, x20, #0x530
  402348:	mov	x28, x0
  40234c:	mov	x19, #0x0                   	// #0
  402350:	str	w1, [x21, #1152]
  402354:	bl	401a90 <sigemptyset@plt>
  402358:	ldr	w25, [x26, x19, lsl #2]
  40235c:	mov	x2, x27
  402360:	mov	x1, #0x0                   	// #0
  402364:	mov	w0, w25
  402368:	bl	401b50 <sigaction@plt>
  40236c:	ldr	x0, [sp, #120]
  402370:	cmp	x0, #0x1
  402374:	b.eq	402384 <fchown@plt+0x5d4>  // b.none
  402378:	mov	w1, w25
  40237c:	mov	x0, x28
  402380:	bl	401d30 <sigaddset@plt>
  402384:	add	x19, x19, #0x1
  402388:	cmp	x19, #0x6
  40238c:	b.ne	402358 <fchown@plt+0x5a8>  // b.any
  402390:	add	x6, x21, #0x400
  402394:	adrp	x4, 403000 <fchown@plt+0x1250>
  402398:	add	x4, x4, #0xb08
  40239c:	str	x4, [sp, #120]
  4023a0:	add	x20, x20, #0x530
  4023a4:	mov	x19, x6
  4023a8:	ldp	x2, x3, [x6]
  4023ac:	stp	x2, x3, [sp, #128]
  4023b0:	mov	x26, #0x0                   	// #0
  4023b4:	ldp	x0, x1, [x6, #16]
  4023b8:	stp	x0, x1, [sp, #144]
  4023bc:	mov	w25, #0x1                   	// #1
  4023c0:	ldp	x4, x5, [x6, #32]
  4023c4:	stp	x4, x5, [sp, #160]
  4023c8:	ldp	x2, x3, [x6, #48]
  4023cc:	stp	x2, x3, [sp, #176]
  4023d0:	ldp	x0, x1, [x6, #64]
  4023d4:	stp	x0, x1, [sp, #192]
  4023d8:	ldp	x4, x5, [x6, #80]
  4023dc:	stp	x4, x5, [sp, #208]
  4023e0:	ldp	x2, x3, [x6, #96]
  4023e4:	stp	x2, x3, [sp, #224]
  4023e8:	ldp	x0, x1, [x6, #112]
  4023ec:	stp	x0, x1, [sp, #240]
  4023f0:	str	wzr, [sp, #256]
  4023f4:	ldr	w28, [x20, x26, lsl #2]
  4023f8:	mov	x0, x19
  4023fc:	mov	w1, w28
  402400:	bl	401bf0 <sigismember@plt>
  402404:	cbz	w0, 402420 <fchown@plt+0x670>
  402408:	cbnz	x26, 402410 <fchown@plt+0x660>
  40240c:	str	w25, [x21, #2416]
  402410:	mov	w0, w28
  402414:	mov	x1, x27
  402418:	mov	x2, #0x0                   	// #0
  40241c:	bl	401b50 <sigaction@plt>
  402420:	add	x26, x26, #0x1
  402424:	cmp	x26, #0x6
  402428:	b.ne	4023f4 <fchown@plt+0x644>  // b.any
  40242c:	subs	w24, w23, w24
  402430:	b.eq	4024d8 <fchown@plt+0x728>  // b.none
  402434:	adrp	x28, 427000 <fchown@plt+0x25250>
  402438:	adrp	x20, 412000 <fchown@plt+0x10250>
  40243c:	add	x28, x28, #0x630
  402440:	add	x20, x20, #0x778
  402444:	ldr	w0, [x28]
  402448:	cmp	w0, w23
  40244c:	b.ge	4024dc <fchown@plt+0x72c>  // b.tcont
  402450:	ldr	x19, [x22, w0, sxtw #3]
  402454:	add	w0, w0, #0x1
  402458:	mov	x1, x20
  40245c:	str	w0, [x28]
  402460:	mov	x0, x19
  402464:	bl	401c00 <strcmp@plt>
  402468:	cbz	w0, 4024c8 <fchown@plt+0x718>
  40246c:	mov	x0, x19
  402470:	bl	405308 <fchown@plt+0x3558>
  402474:	b	402444 <fchown@plt+0x694>
  402478:	mov	x26, #0x0                   	// #0
  40247c:	b	401e78 <fchown@plt+0xc8>
  402480:	ldr	x0, [x20, #1568]
  402484:	sub	w3, w19, #0x103
  402488:	adrp	x2, 412000 <fchown@plt+0x10250>
  40248c:	mov	w1, #0x1                   	// #1
  402490:	add	x2, x2, #0x6e8
  402494:	bl	401be0 <__fprintf_chk@plt>
  402498:	b	401f10 <fchown@plt+0x160>
  40249c:	adrp	x1, 470000 <stdin@@GLIBC_2.17+0x489c0>
  4024a0:	adrp	x0, 427000 <fchown@plt+0x25250>
  4024a4:	ldr	x4, [x21, #1160]
  4024a8:	adrp	x2, 412000 <fchown@plt+0x10250>
  4024ac:	ldr	x3, [x1, #1160]
  4024b0:	add	x2, x2, #0x758
  4024b4:	ldr	x0, [x0, #1568]
  4024b8:	mov	w1, #0x1                   	// #1
  4024bc:	bl	401be0 <__fprintf_chk@plt>
  4024c0:	mov	w0, #0x1                   	// #1
  4024c4:	bl	404058 <fchown@plt+0x22a8>
  4024c8:	ldr	w19, [x21, #1216]
  4024cc:	bl	404fe8 <fchown@plt+0x3238>
  4024d0:	str	w19, [x21, #1216]
  4024d4:	b	402444 <fchown@plt+0x694>
  4024d8:	bl	404fe8 <fchown@plt+0x3238>
  4024dc:	ldrb	w0, [x21, #2404]
  4024e0:	cbnz	w0, 402564 <fchown@plt+0x7b4>
  4024e4:	ldr	w0, [x21, #2392]
  4024e8:	cbz	w0, 40250c <fchown@plt+0x75c>
  4024ec:	ldr	w0, [x21, #1180]
  4024f0:	cmp	w0, #0x0
  4024f4:	ccmp	w24, #0x1, #0x4, eq  // eq = none
  4024f8:	b.gt	4025bc <fchown@plt+0x80c>
  4024fc:	adrp	x0, 427000 <fchown@plt+0x25250>
  402500:	ldr	x0, [x0, #1592]
  402504:	bl	411ba8 <fchown@plt+0xfdf8>
  402508:	cbnz	w0, 402550 <fchown@plt+0x7a0>
  40250c:	ldr	w0, [x21, #1216]
  402510:	cbz	w0, 402548 <fchown@plt+0x798>
  402514:	ldrb	w0, [x21, #2420]
  402518:	cbz	w0, 402554 <fchown@plt+0x7a4>
  40251c:	mov	w0, #0x1                   	// #1
  402520:	bl	401940 <fdatasync@plt>
  402524:	cbz	w0, 402554 <fchown@plt+0x7a4>
  402528:	bl	401d60 <__errno_location@plt>
  40252c:	ldr	w0, [x0]
  402530:	cmp	w0, #0x16
  402534:	b.eq	402554 <fchown@plt+0x7a4>  // b.none
  402538:	bl	401d60 <__errno_location@plt>
  40253c:	ldr	w0, [x0]
  402540:	cmp	w0, #0x9
  402544:	b.ne	402550 <fchown@plt+0x7a0>  // b.any
  402548:	ldr	w0, [x21, #2388]
  40254c:	bl	404058 <fchown@plt+0x22a8>
  402550:	bl	40f780 <fchown@plt+0xd9d0>
  402554:	mov	w0, #0x1                   	// #1
  402558:	bl	401b40 <close@plt>
  40255c:	cbnz	w0, 402538 <fchown@plt+0x788>
  402560:	b	402548 <fchown@plt+0x798>
  402564:	mov	w0, #0x0                   	// #0
  402568:	bl	401b40 <close@plt>
  40256c:	cbz	w0, 4024e4 <fchown@plt+0x734>
  402570:	adrp	x1, 412000 <fchown@plt+0x10250>
  402574:	add	x1, x1, #0x230
  402578:	adrp	x0, 42b000 <stdin@@GLIBC_2.17+0x39c0>
  40257c:	add	x0, x0, #0x458
  402580:	ldr	w2, [x1]
  402584:	ldrh	w1, [x1, #4]
  402588:	str	w2, [x0]
  40258c:	strh	w1, [x0, #4]
  402590:	bl	40f708 <fchown@plt+0xd958>
  402594:	adrp	x1, 470000 <stdin@@GLIBC_2.17+0x489c0>
  402598:	adrp	x0, 427000 <fchown@plt+0x25250>
  40259c:	ldr	x4, [x26, w4, sxtw #3]
  4025a0:	adrp	x2, 412000 <fchown@plt+0x10250>
  4025a4:	ldr	x3, [x1, #1160]
  4025a8:	add	x2, x2, #0x5c8
  4025ac:	ldr	x0, [x0, #1568]
  4025b0:	mov	w1, #0x1                   	// #1
  4025b4:	bl	401be0 <__fprintf_chk@plt>
  4025b8:	bl	4040b8 <fchown@plt+0x2308>
  4025bc:	mov	w1, #0xffffffff            	// #-1
  4025c0:	mov	w0, w1
  4025c4:	bl	403cf0 <fchown@plt+0x1f40>
  4025c8:	b	4024fc <fchown@plt+0x74c>
  4025cc:	mov	x26, #0x0                   	// #0
  4025d0:	b	402070 <fchown@plt+0x2c0>
  4025d4:	mov	x29, #0x0                   	// #0
  4025d8:	mov	x30, #0x0                   	// #0
  4025dc:	mov	x5, x0
  4025e0:	ldr	x1, [sp]
  4025e4:	add	x2, sp, #0x8
  4025e8:	mov	x6, sp
  4025ec:	movz	x0, #0x0, lsl #48
  4025f0:	movk	x0, #0x0, lsl #32
  4025f4:	movk	x0, #0x40, lsl #16
  4025f8:	movk	x0, #0x1dc0
  4025fc:	movz	x3, #0x0, lsl #48
  402600:	movk	x3, #0x0, lsl #32
  402604:	movk	x3, #0x41, lsl #16
  402608:	movk	x3, #0x1d70
  40260c:	movz	x4, #0x0, lsl #48
  402610:	movk	x4, #0x0, lsl #32
  402614:	movk	x4, #0x41, lsl #16
  402618:	movk	x4, #0x1df0
  40261c:	bl	401ab0 <__libc_start_main@plt>
  402620:	bl	401ba0 <abort@plt>
  402624:	adrp	x0, 426000 <fchown@plt+0x24250>
  402628:	ldr	x0, [x0, #4064]
  40262c:	cbz	x0, 402634 <fchown@plt+0x884>
  402630:	b	401b70 <__gmon_start__@plt>
  402634:	ret
  402638:	adrp	x0, 427000 <fchown@plt+0x25250>
  40263c:	add	x0, x0, #0x620
  402640:	adrp	x1, 427000 <fchown@plt+0x25250>
  402644:	add	x1, x1, #0x620
  402648:	cmp	x1, x0
  40264c:	b.eq	402664 <fchown@plt+0x8b4>  // b.none
  402650:	adrp	x1, 411000 <fchown@plt+0xf250>
  402654:	ldr	x1, [x1, #3608]
  402658:	cbz	x1, 402664 <fchown@plt+0x8b4>
  40265c:	mov	x16, x1
  402660:	br	x16
  402664:	ret
  402668:	adrp	x0, 427000 <fchown@plt+0x25250>
  40266c:	add	x0, x0, #0x620
  402670:	adrp	x1, 427000 <fchown@plt+0x25250>
  402674:	add	x1, x1, #0x620
  402678:	sub	x1, x1, x0
  40267c:	lsr	x2, x1, #63
  402680:	add	x1, x2, x1, asr #3
  402684:	cmp	xzr, x1, asr #1
  402688:	asr	x1, x1, #1
  40268c:	b.eq	4026a4 <fchown@plt+0x8f4>  // b.none
  402690:	adrp	x2, 411000 <fchown@plt+0xf250>
  402694:	ldr	x2, [x2, #3616]
  402698:	cbz	x2, 4026a4 <fchown@plt+0x8f4>
  40269c:	mov	x16, x2
  4026a0:	br	x16
  4026a4:	ret
  4026a8:	stp	x29, x30, [sp, #-32]!
  4026ac:	mov	x29, sp
  4026b0:	str	x19, [sp, #16]
  4026b4:	adrp	x19, 427000 <fchown@plt+0x25250>
  4026b8:	ldrb	w0, [x19, #1608]
  4026bc:	cbnz	w0, 4026cc <fchown@plt+0x91c>
  4026c0:	bl	402638 <fchown@plt+0x888>
  4026c4:	mov	w0, #0x1                   	// #1
  4026c8:	strb	w0, [x19, #1608]
  4026cc:	ldr	x19, [sp, #16]
  4026d0:	ldp	x29, x30, [sp], #32
  4026d4:	ret
  4026d8:	b	402668 <fchown@plt+0x8b8>
  4026dc:	nop
  4026e0:	adrp	x1, 427000 <fchown@plt+0x25250>
  4026e4:	add	x2, x1, #0x64c
  4026e8:	cmn	w0, #0x1
  4026ec:	strh	wzr, [x1, #1612]
  4026f0:	str	wzr, [x2, #4]
  4026f4:	b.eq	402708 <fchown@plt+0x958>  // b.none
  4026f8:	adrp	x1, 42b000 <stdin@@GLIBC_2.17+0x39c0>
  4026fc:	adrp	x0, 410000 <fchown@plt+0xe250>
  402700:	add	x0, x0, #0x3b0
  402704:	str	x0, [x1, #1072]
  402708:	ret
  40270c:	nop
  402710:	stp	x29, x30, [sp, #-64]!
  402714:	mov	x29, sp
  402718:	stp	x21, x22, [sp, #32]
  40271c:	adrp	x21, 427000 <fchown@plt+0x25250>
  402720:	add	x22, x21, #0x64c
  402724:	stp	x19, x20, [sp, #16]
  402728:	mov	w20, w0
  40272c:	ldrh	w3, [x21, #1612]
  402730:	ldr	w0, [x22, #4]
  402734:	mov	w19, w1
  402738:	mov	w1, #0x10                  	// #16
  40273c:	sub	w1, w1, w19
  402740:	cmp	w1, w0
  402744:	lsl	w2, w20, w0
  402748:	orr	w2, w2, w3
  40274c:	and	w1, w2, #0xffff
  402750:	b.ge	402804 <fchown@plt+0xa54>  // b.tcont
  402754:	stp	x23, x24, [sp, #48]
  402758:	adrp	x23, 470000 <stdin@@GLIBC_2.17+0x489c0>
  40275c:	mov	w4, #0x3ffd                	// #16381
  402760:	ldr	w3, [x23, #1184]
  402764:	sxth	w2, w2
  402768:	strh	w1, [x21, #1612]
  40276c:	and	w2, w2, #0xff
  402770:	cmp	w3, w4
  402774:	add	w4, w3, #0x1
  402778:	b.hi	4027cc <fchown@plt+0xa1c>  // b.pmore
  40277c:	adrp	x5, 45b000 <stdin@@GLIBC_2.17+0x339c0>
  402780:	add	x5, x5, #0x878
  402784:	lsr	w1, w1, #8
  402788:	add	w6, w3, #0x2
  40278c:	str	w6, [x23, #1184]
  402790:	strb	w2, [x5, w3, uxtw]
  402794:	strb	w1, [x5, w4, uxtw]
  402798:	and	w20, w20, #0xffff
  40279c:	mov	w2, #0x10                  	// #16
  4027a0:	sub	w2, w2, w0
  4027a4:	sub	w19, w19, #0x10
  4027a8:	add	w0, w19, w0
  4027ac:	str	w0, [x22, #4]
  4027b0:	asr	w20, w20, w2
  4027b4:	strh	w20, [x21, #1612]
  4027b8:	ldp	x19, x20, [sp, #16]
  4027bc:	ldp	x21, x22, [sp, #32]
  4027c0:	ldp	x23, x24, [sp, #48]
  4027c4:	ldp	x29, x30, [sp], #64
  4027c8:	ret
  4027cc:	adrp	x24, 45b000 <stdin@@GLIBC_2.17+0x339c0>
  4027d0:	add	x24, x24, #0x878
  4027d4:	str	w4, [x23, #1184]
  4027d8:	cmp	w4, #0x4, lsl #12
  4027dc:	strb	w2, [x24, w3, uxtw]
  4027e0:	b.eq	40282c <fchown@plt+0xa7c>  // b.none
  4027e4:	add	w0, w4, #0x1
  4027e8:	lsr	w1, w1, #8
  4027ec:	str	w0, [x23, #1184]
  4027f0:	cmp	w0, #0x4, lsl #12
  4027f4:	strb	w1, [x24, w4, uxtw]
  4027f8:	b.eq	402820 <fchown@plt+0xa70>  // b.none
  4027fc:	ldr	w0, [x22, #4]
  402800:	b	402798 <fchown@plt+0x9e8>
  402804:	add	w19, w0, w19
  402808:	strh	w1, [x21, #1612]
  40280c:	str	w19, [x22, #4]
  402810:	ldp	x19, x20, [sp, #16]
  402814:	ldp	x21, x22, [sp, #32]
  402818:	ldp	x29, x30, [sp], #64
  40281c:	ret
  402820:	bl	40f9d8 <fchown@plt+0xdc28>
  402824:	ldr	w0, [x22, #4]
  402828:	b	402798 <fchown@plt+0x9e8>
  40282c:	bl	40f9d8 <fchown@plt+0xdc28>
  402830:	ldrh	w1, [x21, #1612]
  402834:	ldr	w4, [x23, #1184]
  402838:	b	4027e4 <fchown@plt+0xa34>
  40283c:	nop
  402840:	mov	w3, #0x0                   	// #0
  402844:	nop
  402848:	and	w2, w0, #0x1
  40284c:	sub	w1, w1, #0x1
  402850:	orr	w2, w2, w3
  402854:	cmp	w1, #0x0
  402858:	lsr	w0, w0, #1
  40285c:	lsl	w3, w2, #1
  402860:	b.gt	402848 <fchown@plt+0xa98>
  402864:	and	w0, w2, #0x7fffffff
  402868:	ret
  40286c:	nop
  402870:	stp	x29, x30, [sp, #-48]!
  402874:	mov	x29, sp
  402878:	stp	x19, x20, [sp, #16]
  40287c:	adrp	x19, 427000 <fchown@plt+0x25250>
  402880:	add	x20, x19, #0x64c
  402884:	ldr	w0, [x20, #4]
  402888:	cmp	w0, #0x8
  40288c:	b.le	4028e8 <fchown@plt+0xb38>
  402890:	stp	x21, x22, [sp, #32]
  402894:	adrp	x21, 470000 <stdin@@GLIBC_2.17+0x489c0>
  402898:	ldrh	w0, [x19, #1612]
  40289c:	ldr	w1, [x21, #1184]
  4028a0:	mov	w2, #0x3ffd                	// #16381
  4028a4:	and	w4, w0, #0xff
  4028a8:	cmp	w1, w2
  4028ac:	add	w2, w1, #0x1
  4028b0:	b.hi	402930 <fchown@plt+0xb80>  // b.pmore
  4028b4:	adrp	x3, 45b000 <stdin@@GLIBC_2.17+0x339c0>
  4028b8:	add	x3, x3, #0x878
  4028bc:	lsr	w0, w0, #8
  4028c0:	add	w5, w1, #0x2
  4028c4:	str	w5, [x21, #1184]
  4028c8:	strb	w4, [x3, w1, uxtw]
  4028cc:	strb	w0, [x3, w2, uxtw]
  4028d0:	ldp	x21, x22, [sp, #32]
  4028d4:	strh	wzr, [x19, #1612]
  4028d8:	str	wzr, [x20, #4]
  4028dc:	ldp	x19, x20, [sp, #16]
  4028e0:	ldp	x29, x30, [sp], #48
  4028e4:	ret
  4028e8:	cmp	w0, #0x0
  4028ec:	b.le	4028d4 <fchown@plt+0xb24>
  4028f0:	adrp	x3, 470000 <stdin@@GLIBC_2.17+0x489c0>
  4028f4:	adrp	x0, 45b000 <stdin@@GLIBC_2.17+0x339c0>
  4028f8:	add	x0, x0, #0x878
  4028fc:	ldrh	w4, [x19, #1612]
  402900:	ldr	w1, [x3, #1184]
  402904:	add	w2, w1, #0x1
  402908:	str	w2, [x3, #1184]
  40290c:	cmp	w2, #0x4, lsl #12
  402910:	strb	w4, [x0, w1, uxtw]
  402914:	b.ne	4028d4 <fchown@plt+0xb24>  // b.any
  402918:	bl	40f9d8 <fchown@plt+0xdc28>
  40291c:	strh	wzr, [x19, #1612]
  402920:	str	wzr, [x20, #4]
  402924:	ldp	x19, x20, [sp, #16]
  402928:	ldp	x29, x30, [sp], #48
  40292c:	ret
  402930:	adrp	x22, 45b000 <stdin@@GLIBC_2.17+0x339c0>
  402934:	add	x22, x22, #0x878
  402938:	str	w2, [x21, #1184]
  40293c:	cmp	w2, #0x4, lsl #12
  402940:	strb	w4, [x22, w1, uxtw]
  402944:	b.eq	402978 <fchown@plt+0xbc8>  // b.none
  402948:	add	w1, w2, #0x1
  40294c:	lsr	w0, w0, #8
  402950:	str	w1, [x21, #1184]
  402954:	cmp	w1, #0x4, lsl #12
  402958:	strb	w0, [x22, w2, uxtw]
  40295c:	ldp	x21, x22, [sp, #32]
  402960:	b.eq	402918 <fchown@plt+0xb68>  // b.none
  402964:	strh	wzr, [x19, #1612]
  402968:	str	wzr, [x20, #4]
  40296c:	ldp	x19, x20, [sp, #16]
  402970:	ldp	x29, x30, [sp], #48
  402974:	ret
  402978:	bl	40f9d8 <fchown@plt+0xdc28>
  40297c:	ldrh	w0, [x19, #1612]
  402980:	ldr	w2, [x21, #1184]
  402984:	b	402948 <fchown@plt+0xb98>
  402988:	stp	x29, x30, [sp, #-80]!
  40298c:	mov	x29, sp
  402990:	stp	x19, x20, [sp, #16]
  402994:	mov	w20, w2
  402998:	mov	x19, x0
  40299c:	stp	x21, x22, [sp, #32]
  4029a0:	mov	w21, w1
  4029a4:	bl	402870 <fchown@plt+0xac0>
  4029a8:	cbz	w20, 402a24 <fchown@plt+0xc74>
  4029ac:	adrp	x20, 470000 <stdin@@GLIBC_2.17+0x489c0>
  4029b0:	stp	x23, x24, [sp, #48]
  4029b4:	mov	w0, #0x3ffd                	// #16381
  4029b8:	ldr	w1, [x20, #1184]
  4029bc:	adrp	x22, 45b000 <stdin@@GLIBC_2.17+0x339c0>
  4029c0:	str	x25, [sp, #64]
  4029c4:	and	w23, w21, #0xff
  4029c8:	and	w24, w21, #0xffff
  4029cc:	add	x22, x22, #0x878
  4029d0:	cmp	w1, w0
  4029d4:	add	w2, w1, #0x1
  4029d8:	ubfx	x25, x21, #8, #8
  4029dc:	b.hi	402a8c <fchown@plt+0xcdc>  // b.pmore
  4029e0:	add	w0, w1, #0x2
  4029e4:	strb	w23, [x22, w1, uxtw]
  4029e8:	strb	w25, [x22, w2, uxtw]
  4029ec:	mvn	w24, w24
  4029f0:	mov	w1, #0x3ffd                	// #16381
  4029f4:	mvn	w23, w23
  4029f8:	cmp	w0, w1
  4029fc:	and	w23, w23, #0xff
  402a00:	ubfx	x24, x24, #8, #8
  402a04:	add	w1, w0, #0x1
  402a08:	b.hi	402abc <fchown@plt+0xd0c>  // b.pmore
  402a0c:	strb	w23, [x22, w0, uxtw]
  402a10:	add	w0, w0, #0x2
  402a14:	strb	w24, [x22, w1, uxtw]
  402a18:	ldp	x23, x24, [sp, #48]
  402a1c:	str	w0, [x20, #1184]
  402a20:	ldr	x25, [sp, #64]
  402a24:	sub	w0, w21, #0x1
  402a28:	cbz	w21, 402a7c <fchown@plt+0xccc>
  402a2c:	mov	w21, w0
  402a30:	adrp	x20, 470000 <stdin@@GLIBC_2.17+0x489c0>
  402a34:	add	x21, x21, #0x1
  402a38:	adrp	x22, 45b000 <stdin@@GLIBC_2.17+0x339c0>
  402a3c:	add	x20, x20, #0x4a0
  402a40:	add	x21, x19, x21
  402a44:	add	x22, x22, #0x878
  402a48:	b	402a54 <fchown@plt+0xca4>
  402a4c:	cmp	x19, x21
  402a50:	b.eq	402a7c <fchown@plt+0xccc>  // b.none
  402a54:	ldr	w0, [x20]
  402a58:	add	w1, w0, #0x1
  402a5c:	str	w1, [x20]
  402a60:	cmp	w1, #0x4, lsl #12
  402a64:	ldrb	w1, [x19], #1
  402a68:	strb	w1, [x22, w0, uxtw]
  402a6c:	b.ne	402a4c <fchown@plt+0xc9c>  // b.any
  402a70:	bl	40f9d8 <fchown@plt+0xdc28>
  402a74:	cmp	x19, x21
  402a78:	b.ne	402a54 <fchown@plt+0xca4>  // b.any
  402a7c:	ldp	x19, x20, [sp, #16]
  402a80:	ldp	x21, x22, [sp, #32]
  402a84:	ldp	x29, x30, [sp], #80
  402a88:	ret
  402a8c:	str	w2, [x20, #1184]
  402a90:	cmp	w2, #0x4, lsl #12
  402a94:	strb	w23, [x22, w1, uxtw]
  402a98:	b.eq	402b08 <fchown@plt+0xd58>  // b.none
  402a9c:	add	w0, w2, #0x1
  402aa0:	str	w0, [x20, #1184]
  402aa4:	strb	w25, [x22, w2, uxtw]
  402aa8:	cmp	w0, #0x4, lsl #12
  402aac:	b.ne	4029ec <fchown@plt+0xc3c>  // b.any
  402ab0:	bl	40f9d8 <fchown@plt+0xdc28>
  402ab4:	ldr	w0, [x20, #1184]
  402ab8:	b	4029ec <fchown@plt+0xc3c>
  402abc:	str	w1, [x20, #1184]
  402ac0:	cmp	w1, #0x4, lsl #12
  402ac4:	strb	w23, [x22, w0, uxtw]
  402ac8:	b.eq	402afc <fchown@plt+0xd4c>  // b.none
  402acc:	add	w0, w1, #0x1
  402ad0:	str	w0, [x20, #1184]
  402ad4:	strb	w24, [x22, w1, uxtw]
  402ad8:	cmp	w0, #0x4, lsl #12
  402adc:	b.eq	402aec <fchown@plt+0xd3c>  // b.none
  402ae0:	ldp	x23, x24, [sp, #48]
  402ae4:	ldr	x25, [sp, #64]
  402ae8:	b	402a24 <fchown@plt+0xc74>
  402aec:	bl	40f9d8 <fchown@plt+0xdc28>
  402af0:	ldp	x23, x24, [sp, #48]
  402af4:	ldr	x25, [sp, #64]
  402af8:	b	402a24 <fchown@plt+0xc74>
  402afc:	bl	40f9d8 <fchown@plt+0xdc28>
  402b00:	ldr	w1, [x20, #1184]
  402b04:	b	402acc <fchown@plt+0xd1c>
  402b08:	bl	40f9d8 <fchown@plt+0xdc28>
  402b0c:	ldr	w2, [x20, #1184]
  402b10:	b	402a9c <fchown@plt+0xcec>
  402b14:	nop
  402b18:	adrp	x1, 42b000 <stdin@@GLIBC_2.17+0x39c0>
  402b1c:	adrp	x2, 42b000 <stdin@@GLIBC_2.17+0x39c0>
  402b20:	adrp	x3, 42b000 <stdin@@GLIBC_2.17+0x39c0>
  402b24:	adrp	x6, 460000 <stdin@@GLIBC_2.17+0x389c0>
  402b28:	ldr	w8, [x1, #1104]
  402b2c:	adrp	x1, 42b000 <stdin@@GLIBC_2.17+0x39c0>
  402b30:	ldr	w2, [x2, #1080]
  402b34:	add	x6, x6, #0x480
  402b38:	ldr	w5, [x3, #1100]
  402b3c:	mov	w7, #0x7efa                	// #32506
  402b40:	mov	w12, w2
  402b44:	ldr	w3, [x1, #1096]
  402b48:	add	x11, x6, x12
  402b4c:	sxtw	x1, w8
  402b50:	add	x9, x11, x1
  402b54:	cmp	w2, w7
  402b58:	adrp	x14, 42b000 <stdin@@GLIBC_2.17+0x39c0>
  402b5c:	adrp	x4, 427000 <fchown@plt+0x25250>
  402b60:	csel	w2, w2, w7, cs  // cs = hs, nlast
  402b64:	add	x12, x12, #0x102
  402b68:	cmp	w8, w3
  402b6c:	lsr	w3, w5, #2
  402b70:	ldurb	w13, [x9, #-1]
  402b74:	add	x12, x6, x12
  402b78:	adrp	x9, 42b000 <stdin@@GLIBC_2.17+0x39c0>
  402b7c:	ldrb	w10, [x11, w8, sxtw]
  402b80:	ldr	w17, [x14, #1108]
  402b84:	sub	w7, w2, w7
  402b88:	ldr	w18, [x4, #1624]
  402b8c:	csel	w5, w3, w5, cs  // cs = hs, nlast
  402b90:	add	x9, x9, #0x860
  402b94:	mov	w15, #0x0                   	// #0
  402b98:	mov	w16, #0x102                 	// #258
  402b9c:	b	402bbc <fchown@plt+0xe0c>
  402ba0:	and	x0, x0, #0x7fff
  402ba4:	ldrh	w0, [x9, x0, lsl #1]
  402ba8:	cmp	w7, w0
  402bac:	b.cs	402cd0 <fchown@plt+0xf20>  // b.hs, b.nlast
  402bb0:	subs	w5, w5, #0x1
  402bb4:	b.eq	402cd0 <fchown@plt+0xf20>  // b.none
  402bb8:	sxtw	x1, w8
  402bbc:	mov	w3, w0
  402bc0:	add	x2, x6, x3
  402bc4:	ldrb	w4, [x2, x1]
  402bc8:	cmp	w4, w10
  402bcc:	b.ne	402ba0 <fchown@plt+0xdf0>  // b.any
  402bd0:	add	x1, x2, x1
  402bd4:	ldurb	w1, [x1, #-1]
  402bd8:	cmp	w1, w13
  402bdc:	b.ne	402ba0 <fchown@plt+0xdf0>  // b.any
  402be0:	ldrb	w3, [x6, x3]
  402be4:	ldrb	w1, [x11]
  402be8:	cmp	w3, w1
  402bec:	b.ne	402ba0 <fchown@plt+0xdf0>  // b.any
  402bf0:	ldrb	w3, [x2, #1]
  402bf4:	ldrb	w1, [x11, #1]
  402bf8:	cmp	w3, w1
  402bfc:	b.ne	402ba0 <fchown@plt+0xdf0>  // b.any
  402c00:	add	x2, x2, #0x2
  402c04:	add	x1, x11, #0x2
  402c08:	ldrb	w4, [x1, #1]
  402c0c:	ldrb	w3, [x2, #1]
  402c10:	cmp	w4, w3
  402c14:	b.ne	402ce8 <fchown@plt+0xf38>  // b.any
  402c18:	ldrb	w4, [x1, #2]
  402c1c:	ldrb	w3, [x2, #2]
  402c20:	cmp	w4, w3
  402c24:	b.ne	402cf0 <fchown@plt+0xf40>  // b.any
  402c28:	ldrb	w4, [x1, #3]
  402c2c:	ldrb	w3, [x2, #3]
  402c30:	cmp	w4, w3
  402c34:	b.ne	402cf8 <fchown@plt+0xf48>  // b.any
  402c38:	ldrb	w4, [x1, #4]
  402c3c:	ldrb	w3, [x2, #4]
  402c40:	cmp	w4, w3
  402c44:	b.ne	402d00 <fchown@plt+0xf50>  // b.any
  402c48:	ldrb	w4, [x1, #5]
  402c4c:	ldrb	w3, [x2, #5]
  402c50:	cmp	w4, w3
  402c54:	b.ne	402d08 <fchown@plt+0xf58>  // b.any
  402c58:	ldrb	w4, [x1, #6]
  402c5c:	ldrb	w3, [x2, #6]
  402c60:	cmp	w4, w3
  402c64:	b.ne	402d10 <fchown@plt+0xf60>  // b.any
  402c68:	ldrb	w4, [x1, #7]
  402c6c:	ldrb	w3, [x2, #7]
  402c70:	cmp	w4, w3
  402c74:	b.ne	402d18 <fchown@plt+0xf68>  // b.any
  402c78:	ldrb	w4, [x1, #8]!
  402c7c:	ldrb	w3, [x2, #8]!
  402c80:	cmp	w4, w3
  402c84:	ccmp	x12, x1, #0x0, eq  // eq = none
  402c88:	b.hi	402c08 <fchown@plt+0xe58>  // b.pmore
  402c8c:	sub	x1, x12, x1
  402c90:	sub	w1, w16, w1
  402c94:	cmp	w8, w1
  402c98:	b.ge	402ba0 <fchown@plt+0xdf0>  // b.tcont
  402c9c:	cmp	w18, w1
  402ca0:	b.le	402d20 <fchown@plt+0xf70>
  402ca4:	mov	w17, w0
  402ca8:	and	x0, x0, #0x7fff
  402cac:	add	x2, x11, w1, sxtw
  402cb0:	ldrb	w10, [x11, w1, sxtw]
  402cb4:	mov	w8, w1
  402cb8:	mov	w15, #0x1                   	// #1
  402cbc:	ldrh	w0, [x9, x0, lsl #1]
  402cc0:	ldurb	w13, [x2, #-1]
  402cc4:	cmp	w7, w0
  402cc8:	b.cc	402bb0 <fchown@plt+0xe00>  // b.lo, b.ul, b.last
  402ccc:	nop
  402cd0:	cbnz	w15, 402cdc <fchown@plt+0xf2c>
  402cd4:	mov	w0, w8
  402cd8:	ret
  402cdc:	mov	w0, w8
  402ce0:	str	w17, [x14, #1108]
  402ce4:	ret
  402ce8:	add	x1, x1, #0x1
  402cec:	b	402c8c <fchown@plt+0xedc>
  402cf0:	add	x1, x1, #0x2
  402cf4:	b	402c8c <fchown@plt+0xedc>
  402cf8:	add	x1, x1, #0x3
  402cfc:	b	402c8c <fchown@plt+0xedc>
  402d00:	add	x1, x1, #0x4
  402d04:	b	402c8c <fchown@plt+0xedc>
  402d08:	add	x1, x1, #0x5
  402d0c:	b	402c8c <fchown@plt+0xedc>
  402d10:	add	x1, x1, #0x6
  402d14:	b	402c8c <fchown@plt+0xedc>
  402d18:	add	x1, x1, #0x7
  402d1c:	b	402c8c <fchown@plt+0xedc>
  402d20:	mov	w8, w1
  402d24:	str	w0, [x14, #1108]
  402d28:	b	402cd4 <fchown@plt+0xf24>
  402d2c:	nop
  402d30:	stp	x29, x30, [sp, #-64]!
  402d34:	mov	w1, #0x10000               	// #65536
  402d38:	mov	x29, sp
  402d3c:	stp	x19, x20, [sp, #16]
  402d40:	adrp	x19, 427000 <fchown@plt+0x25250>
  402d44:	add	x19, x19, #0x658
  402d48:	stp	x21, x22, [sp, #32]
  402d4c:	adrp	x22, 42b000 <stdin@@GLIBC_2.17+0x39c0>
  402d50:	ldr	w21, [x19, #4]
  402d54:	ldr	w20, [x22, #1080]
  402d58:	str	x23, [sp, #48]
  402d5c:	add	w23, w21, w20
  402d60:	sub	w1, w1, w23
  402d64:	cmn	w1, #0x1
  402d68:	b.eq	402e84 <fchown@plt+0x10d4>  // b.none
  402d6c:	mov	w0, #0xfef9                	// #65273
  402d70:	cmp	w20, w0
  402d74:	b.hi	402dcc <fchown@plt+0x101c>  // b.pmore
  402d78:	ldr	w0, [x19, #16]
  402d7c:	cbnz	w0, 402db8 <fchown@plt+0x1008>
  402d80:	adrp	x2, 42b000 <stdin@@GLIBC_2.17+0x39c0>
  402d84:	mov	w0, w21
  402d88:	add	x0, x0, w20, uxtw
  402d8c:	adrp	x20, 460000 <stdin@@GLIBC_2.17+0x389c0>
  402d90:	ldr	x2, [x2, #1072]
  402d94:	add	x20, x20, #0x480
  402d98:	add	x0, x20, x0
  402d9c:	blr	x2
  402da0:	sub	w1, w0, #0x1
  402da4:	cmn	w1, #0x3
  402da8:	b.hi	402e8c <fchown@plt+0x10dc>  // b.pmore
  402dac:	ldr	w1, [x19, #4]
  402db0:	add	w0, w1, w0
  402db4:	str	w0, [x19, #4]
  402db8:	ldp	x19, x20, [sp, #16]
  402dbc:	ldp	x21, x22, [sp, #32]
  402dc0:	ldr	x23, [sp, #48]
  402dc4:	ldp	x29, x30, [sp], #64
  402dc8:	ret
  402dcc:	mov	x2, #0x8000                	// #32768
  402dd0:	adrp	x0, 460000 <stdin@@GLIBC_2.17+0x389c0>
  402dd4:	adrp	x1, 468000 <stdin@@GLIBC_2.17+0x409c0>
  402dd8:	add	x0, x0, #0x480
  402ddc:	add	x1, x1, #0x480
  402de0:	bl	4018d0 <memcpy@plt>
  402de4:	adrp	x2, 42b000 <stdin@@GLIBC_2.17+0x39c0>
  402de8:	sub	w20, w20, #0x8, lsl #12
  402dec:	ldr	x1, [x19, #8]
  402df0:	str	w20, [x22, #1080]
  402df4:	ldr	w0, [x2, #1108]
  402df8:	mov	x3, #0xffffffff            	// #4294967295
  402dfc:	cmp	x1, x3
  402e00:	sub	w0, w0, #0x8, lsl #12
  402e04:	str	w0, [x2, #1108]
  402e08:	b.eq	402e14 <fchown@plt+0x1064>  // b.none
  402e0c:	sub	x1, x1, #0x8, lsl #12
  402e10:	str	x1, [x19, #8]
  402e14:	adrp	x5, 42b000 <stdin@@GLIBC_2.17+0x39c0>
  402e18:	adrp	x2, 43b000 <stdin@@GLIBC_2.17+0x139c0>
  402e1c:	adrp	x0, 42b000 <stdin@@GLIBC_2.17+0x39c0>
  402e20:	add	x2, x2, #0x860
  402e24:	ldr	x4, [x5, #1088]
  402e28:	add	x0, x0, #0x860
  402e2c:	movi	v1.8h, #0x80, lsl #8
  402e30:	mov	x1, x2
  402e34:	add	x3, x0, #0x20, lsl #12
  402e38:	sub	x4, x4, #0x8, lsl #12
  402e3c:	str	x4, [x5, #1088]
  402e40:	ldr	q0, [x1]
  402e44:	umax	v0.8h, v0.8h, v1.8h
  402e48:	add	v0.8h, v0.8h, v1.8h
  402e4c:	str	q0, [x1], #16
  402e50:	cmp	x3, x1
  402e54:	b.ne	402e40 <fchown@plt+0x1090>  // b.any
  402e58:	movi	v1.8h, #0x80, lsl #8
  402e5c:	nop
  402e60:	ldr	q0, [x0]
  402e64:	umax	v0.8h, v0.8h, v1.8h
  402e68:	add	v0.8h, v0.8h, v1.8h
  402e6c:	str	q0, [x0], #16
  402e70:	cmp	x2, x0
  402e74:	b.ne	402e60 <fchown@plt+0x10b0>  // b.any
  402e78:	mov	w1, #0x18000               	// #98304
  402e7c:	sub	w1, w1, w23
  402e80:	b	402d78 <fchown@plt+0xfc8>
  402e84:	mov	w1, #0xfffffffe            	// #-2
  402e88:	b	402d78 <fchown@plt+0xfc8>
  402e8c:	ldr	w0, [x22, #1080]
  402e90:	mov	w2, #0x1                   	// #1
  402e94:	ldr	w1, [x19, #4]
  402e98:	str	w2, [x19, #16]
  402e9c:	add	x0, x0, x1
  402ea0:	strh	wzr, [x0, x20]
  402ea4:	ldp	x19, x20, [sp, #16]
  402ea8:	ldp	x21, x22, [sp, #32]
  402eac:	ldr	x23, [sp, #48]
  402eb0:	ldp	x29, x30, [sp], #64
  402eb4:	ret
  402eb8:	stp	x29, x30, [sp, #-48]!
  402ebc:	mov	x29, sp
  402ec0:	stp	x19, x20, [sp, #16]
  402ec4:	mov	w20, w0
  402ec8:	sub	w0, w0, #0x1
  402ecc:	stp	x21, x22, [sp, #32]
  402ed0:	cmp	w0, #0x8
  402ed4:	b.hi	40300c <fchown@plt+0x125c>  // b.pmore
  402ed8:	adrp	x22, 427000 <fchown@plt+0x25250>
  402edc:	add	x19, x22, #0x658
  402ee0:	mov	x2, #0x10000               	// #65536
  402ee4:	mov	x21, x1
  402ee8:	adrp	x0, 43b000 <stdin@@GLIBC_2.17+0x139c0>
  402eec:	mov	w1, #0x0                   	// #0
  402ef0:	add	x0, x0, #0x860
  402ef4:	str	w20, [x19, #20]
  402ef8:	bl	401ad0 <memset@plt>
  402efc:	str	xzr, [x19, #24]
  402f00:	sbfiz	x0, x20, #3, #32
  402f04:	adrp	x2, 411000 <fchown@plt+0xf250>
  402f08:	add	x2, x2, #0xe40
  402f0c:	mov	x5, #0xffffffff            	// #4294967295
  402f10:	add	x1, x2, x0
  402f14:	adrp	x4, 42b000 <stdin@@GLIBC_2.17+0x39c0>
  402f18:	adrp	x3, 42b000 <stdin@@GLIBC_2.17+0x39c0>
  402f1c:	str	x5, [x19, #8]
  402f20:	ldrh	w2, [x2, x0]
  402f24:	cmp	w20, #0x1
  402f28:	ldrh	w0, [x1, #2]
  402f2c:	ldrh	w5, [x1, #4]
  402f30:	ldrh	w1, [x1, #6]
  402f34:	str	w2, [x4, #1096]
  402f38:	str	w5, [x22, #1624]
  402f3c:	str	w1, [x3, #1100]
  402f40:	str	w0, [x19, #32]
  402f44:	b.eq	402fe0 <fchown@plt+0x1230>  // b.none
  402f48:	cmp	w20, #0x9
  402f4c:	b.eq	402fd0 <fchown@plt+0x1220>  // b.none
  402f50:	adrp	x2, 42b000 <stdin@@GLIBC_2.17+0x39c0>
  402f54:	adrp	x1, 42b000 <stdin@@GLIBC_2.17+0x39c0>
  402f58:	adrp	x0, 42b000 <stdin@@GLIBC_2.17+0x39c0>
  402f5c:	adrp	x21, 460000 <stdin@@GLIBC_2.17+0x389c0>
  402f60:	ldr	x2, [x2, #1072]
  402f64:	str	wzr, [x1, #1080]
  402f68:	str	xzr, [x0, #1088]
  402f6c:	add	x20, x21, #0x480
  402f70:	mov	w1, #0x10000               	// #65536
  402f74:	mov	x0, x20
  402f78:	blr	x2
  402f7c:	str	w0, [x19, #4]
  402f80:	sub	w1, w0, #0x1
  402f84:	cmn	w1, #0x3
  402f88:	b.hi	402ff0 <fchown@plt+0x1240>  // b.pmore
  402f8c:	str	wzr, [x19, #16]
  402f90:	cmp	w0, #0x105
  402f94:	b.hi	402fb0 <fchown@plt+0x1200>  // b.pmore
  402f98:	bl	402d30 <fchown@plt+0xf80>
  402f9c:	ldr	w0, [x19, #4]
  402fa0:	cmp	w0, #0x105
  402fa4:	b.hi	402fb0 <fchown@plt+0x1200>  // b.pmore
  402fa8:	ldr	w0, [x19, #16]
  402fac:	cbz	w0, 402f98 <fchown@plt+0x11e8>
  402fb0:	ldrb	w0, [x21, #1152]
  402fb4:	ldrb	w1, [x20, #1]
  402fb8:	ldp	x21, x22, [sp, #32]
  402fbc:	eor	w0, w1, w0, lsl #5
  402fc0:	str	w0, [x19, #36]
  402fc4:	ldp	x19, x20, [sp, #16]
  402fc8:	ldp	x29, x30, [sp], #48
  402fcc:	ret
  402fd0:	ldrh	w0, [x21]
  402fd4:	orr	w0, w0, #0x2
  402fd8:	strh	w0, [x21]
  402fdc:	b	402f50 <fchown@plt+0x11a0>
  402fe0:	ldrh	w0, [x21]
  402fe4:	orr	w0, w0, #0x4
  402fe8:	strh	w0, [x21]
  402fec:	b	402f50 <fchown@plt+0x11a0>
  402ff0:	mov	w0, #0x1                   	// #1
  402ff4:	str	wzr, [x19, #4]
  402ff8:	str	w0, [x19, #16]
  402ffc:	ldp	x19, x20, [sp, #16]
  403000:	ldp	x21, x22, [sp, #32]
  403004:	ldp	x29, x30, [sp], #48
  403008:	ret
  40300c:	adrp	x0, 411000 <fchown@plt+0xf250>
  403010:	add	x0, x0, #0xe28
  403014:	bl	40f628 <fchown@plt+0xd878>
  403018:	stp	x29, x30, [sp, #-112]!
  40301c:	adrp	x4, 427000 <fchown@plt+0x25250>
  403020:	mov	x29, sp
  403024:	stp	x27, x28, [sp, #80]
  403028:	add	x28, x4, #0x658
  40302c:	stp	x21, x22, [sp, #32]
  403030:	adrp	x21, 42b000 <stdin@@GLIBC_2.17+0x39c0>
  403034:	ldr	w0, [x28, #20]
  403038:	ldr	w5, [x21, #1080]
  40303c:	ldr	w2, [x28, #4]
  403040:	cmp	w0, #0x3
  403044:	b.le	40350c <fchown@plt+0x175c>
  403048:	stp	x23, x24, [sp, #48]
  40304c:	adrp	x27, 42b000 <stdin@@GLIBC_2.17+0x39c0>
  403050:	mov	w23, #0xffffffff            	// #-1
  403054:	cbz	w2, 403184 <fchown@plt+0x13d4>
  403058:	adrp	x24, 427000 <fchown@plt+0x25250>
  40305c:	add	x21, x21, #0x438
  403060:	add	x24, x24, #0xffc
  403064:	stp	x19, x20, [sp, #16]
  403068:	adrp	x20, 460000 <stdin@@GLIBC_2.17+0x389c0>
  40306c:	adrp	x19, 42b000 <stdin@@GLIBC_2.17+0x39c0>
  403070:	add	x20, x20, #0x480
  403074:	add	x19, x19, #0x860
  403078:	stp	x25, x26, [sp, #64]
  40307c:	adrp	x26, 42b000 <stdin@@GLIBC_2.17+0x39c0>
  403080:	add	x26, x26, #0x450
  403084:	adrp	x0, 42b000 <stdin@@GLIBC_2.17+0x39c0>
  403088:	mov	w1, #0x2                   	// #2
  40308c:	add	x0, x0, #0x454
  403090:	mov	w25, #0x0                   	// #0
  403094:	mov	w23, #0x0                   	// #0
  403098:	adrp	x27, 42b000 <stdin@@GLIBC_2.17+0x39c0>
  40309c:	str	x0, [sp, #96]
  4030a0:	add	w0, w5, #0x2
  4030a4:	ldr	w3, [x28, #36]
  4030a8:	and	x6, x5, #0x7fff
  4030ac:	str	w1, [x26]
  4030b0:	ldr	x4, [sp, #96]
  4030b4:	mov	w22, #0x2                   	// #2
  4030b8:	ldrb	w0, [x20, w0, uxtw]
  4030bc:	ldr	w7, [x4]
  4030c0:	eor	w3, w0, w3, lsl #5
  4030c4:	and	w3, w3, #0x7fff
  4030c8:	str	w3, [x28, #36]
  4030cc:	ubfiz	x3, x3, #1, #15
  4030d0:	add	x3, x3, #0x10, lsl #12
  4030d4:	ldrh	w0, [x19, x3]
  4030d8:	strh	w0, [x19, x6, lsl #1]
  4030dc:	strh	w5, [x19, x3]
  4030e0:	cbz	w0, 403108 <fchown@plt+0x1358>
  4030e4:	ldr	w3, [x28, #32]
  4030e8:	cmp	w3, w1
  4030ec:	b.ls	403108 <fchown@plt+0x1358>  // b.plast
  4030f0:	sub	w3, w5, w0
  4030f4:	mov	w4, #0x7efa                	// #32506
  4030f8:	cmp	w3, w4
  4030fc:	mov	w3, #0xfefa                	// #65274
  403100:	ccmp	w5, w3, #0x2, ls  // ls = plast
  403104:	b.ls	4034e4 <fchown@plt+0x1734>  // b.plast
  403108:	cmp	w22, w1
  40310c:	cset	w3, ls  // ls = plast
  403110:	cmp	w1, #0x2
  403114:	cset	w0, hi  // hi = pmore
  403118:	ands	w3, w3, w0
  40311c:	b.ne	4033cc <fchown@plt+0x161c>  // b.any
  403120:	cbnz	w25, 403228 <fchown@plt+0x1478>
  403124:	ldr	w0, [x24]
  403128:	cbnz	w0, 4031cc <fchown@plt+0x141c>
  40312c:	add	w0, w5, #0x1
  403130:	sub	w2, w2, #0x1
  403134:	mov	w25, #0x1                   	// #1
  403138:	str	w0, [x21]
  40313c:	str	w2, [x28, #4]
  403140:	cmp	w2, #0x105
  403144:	b.ls	40315c <fchown@plt+0x13ac>  // b.plast
  403148:	b	403364 <fchown@plt+0x15b4>
  40314c:	bl	402d30 <fchown@plt+0xf80>
  403150:	ldr	w2, [x28, #4]
  403154:	cmp	w2, #0x105
  403158:	b.hi	4031c0 <fchown@plt+0x1410>  // b.pmore
  40315c:	ldr	w0, [x28, #16]
  403160:	cbz	w0, 40314c <fchown@plt+0x139c>
  403164:	ldr	w5, [x21]
  403168:	cbz	w2, 403174 <fchown@plt+0x13c4>
  40316c:	mov	w1, w22
  403170:	b	4030a0 <fchown@plt+0x12f0>
  403174:	sub	w23, w23, #0x1
  403178:	cbnz	w25, 403398 <fchown@plt+0x15e8>
  40317c:	ldp	x19, x20, [sp, #16]
  403180:	ldp	x25, x26, [sp, #64]
  403184:	mov	w1, w5
  403188:	ldr	x0, [x27, #1088]
  40318c:	adrp	x2, 460000 <stdin@@GLIBC_2.17+0x389c0>
  403190:	add	x2, x2, #0x480
  403194:	mov	w3, #0x1                   	// #1
  403198:	cmp	x0, #0x0
  40319c:	sub	x1, x1, x0
  4031a0:	add	x0, x2, w0, uxtw
  4031a4:	mov	w2, w23
  4031a8:	ldp	x21, x22, [sp, #32]
  4031ac:	csel	x0, x0, xzr, ge  // ge = tcont
  4031b0:	ldp	x23, x24, [sp, #48]
  4031b4:	ldp	x27, x28, [sp, #80]
  4031b8:	ldp	x29, x30, [sp], #112
  4031bc:	b	40bf70 <fchown@plt+0xa1c0>
  4031c0:	ldr	w5, [x21]
  4031c4:	mov	w1, w22
  4031c8:	b	4030a0 <fchown@plt+0x12f0>
  4031cc:	ldr	x0, [x28, #8]
  4031d0:	mov	w1, w5
  4031d4:	cmp	x0, w5, uxtw
  4031d8:	b.cs	40326c <fchown@plt+0x14bc>  // b.hs, b.nlast
  4031dc:	ldr	x0, [x27, #1088]
  4031e0:	mov	x5, #0xffffffff            	// #4294967295
  4031e4:	mov	w3, #0x0                   	// #0
  4031e8:	mov	w2, #0x1                   	// #1
  4031ec:	cmp	x0, #0x0
  4031f0:	sub	x1, x1, x0
  4031f4:	add	x0, x20, w0, uxtw
  4031f8:	str	x5, [x28, #8]
  4031fc:	csel	x0, x0, xzr, ge  // ge = tcont
  403200:	bl	40bf70 <fchown@plt+0xa1c0>
  403204:	ldr	w5, [x21]
  403208:	ldr	w0, [x24]
  40320c:	mov	w1, w5
  403210:	str	x1, [x27, #1088]
  403214:	cbnz	w0, 403264 <fchown@plt+0x14b4>
  403218:	ldr	w2, [x28, #4]
  40321c:	add	w0, w5, #0x1
  403220:	mov	w23, #0x2                   	// #2
  403224:	b	403130 <fchown@plt+0x1380>
  403228:	sub	w5, w5, #0x1
  40322c:	mov	w0, #0x0                   	// #0
  403230:	ldrb	w1, [x20, w5, uxtw]
  403234:	bl	40c5f0 <fchown@plt+0xa840>
  403238:	mov	w23, w0
  40323c:	ldr	w1, [x24]
  403240:	cbz	w1, 4032c4 <fchown@plt+0x1514>
  403244:	ldr	x0, [x28, #8]
  403248:	ldr	w2, [x21]
  40324c:	mov	w1, w2
  403250:	cmp	x0, w2, uxtw
  403254:	b.cc	403384 <fchown@plt+0x15d4>  // b.lo, b.ul, b.last
  403258:	cbz	w23, 403304 <fchown@plt+0x1554>
  40325c:	sub	w2, w23, #0x1
  403260:	b	4032d4 <fchown@plt+0x1524>
  403264:	ldr	w2, [x28, #4]
  403268:	mov	w23, #0x2                   	// #2
  40326c:	cmp	w5, #0xfff
  403270:	add	w0, w5, #0x1
  403274:	b.ls	403370 <fchown@plt+0x15c0>  // b.plast
  403278:	cmp	w5, w0
  40327c:	b.cs	4039b8 <fchown@plt+0x1c08>  // b.hs, b.nlast
  403280:	sub	w5, w5, #0x1, lsl #12
  403284:	ldrb	w3, [x20, x1]
  403288:	ldr	x8, [x28, #24]
  40328c:	mov	x6, #0xffffffff            	// #4294967295
  403290:	ldrb	w7, [x20, w5, uxtw]
  403294:	ldr	x5, [x28, #8]
  403298:	add	x3, x3, x8
  40329c:	sub	x3, x3, x7
  4032a0:	cmp	x5, x6
  4032a4:	b.eq	4032b0 <fchown@plt+0x1500>  // b.none
  4032a8:	str	x3, [x28, #24]
  4032ac:	b	403130 <fchown@plt+0x1380>
  4032b0:	tst	x3, #0xfff
  4032b4:	b.ne	4032a8 <fchown@plt+0x14f8>  // b.any
  4032b8:	str	x1, [x28, #8]
  4032bc:	str	x3, [x28, #24]
  4032c0:	b	403130 <fchown@plt+0x1380>
  4032c4:	ldr	w2, [x21]
  4032c8:	cbz	w0, 403348 <fchown@plt+0x1598>
  4032cc:	mov	w1, w2
  4032d0:	sub	w2, w0, #0x1
  4032d4:	ldr	x0, [x27, #1088]
  4032d8:	mov	w3, #0x0                   	// #0
  4032dc:	cmp	x0, #0x0
  4032e0:	sub	x1, x1, x0
  4032e4:	add	x0, x20, w0, uxtw
  4032e8:	csel	x0, x0, xzr, ge  // ge = tcont
  4032ec:	bl	40bf70 <fchown@plt+0xa1c0>
  4032f0:	ldr	w2, [x21]
  4032f4:	ldr	w0, [x24]
  4032f8:	mov	w1, w2
  4032fc:	str	x1, [x27, #1088]
  403300:	cbz	w0, 403348 <fchown@plt+0x1598>
  403304:	cmp	w2, #0xfff
  403308:	add	w0, w2, #0x1
  40330c:	b.ls	4034d0 <fchown@plt+0x1720>  // b.plast
  403310:	cmp	w2, w0
  403314:	b.cs	4039cc <fchown@plt+0x1c1c>  // b.hs, b.nlast
  403318:	sub	w2, w2, #0x1, lsl #12
  40331c:	ldrb	w3, [x20, x1]
  403320:	ldr	x7, [x28, #24]
  403324:	mov	x5, #0xffffffff            	// #4294967295
  403328:	ldrb	w6, [x20, w2, uxtw]
  40332c:	add	x2, x3, x7
  403330:	ldr	x3, [x28, #8]
  403334:	sub	x2, x2, x6
  403338:	cmp	x3, x5
  40333c:	b.eq	4033b8 <fchown@plt+0x1608>  // b.none
  403340:	str	x2, [x28, #24]
  403344:	b	40334c <fchown@plt+0x159c>
  403348:	add	w0, w2, #0x1
  40334c:	ldr	w2, [x28, #4]
  403350:	str	w0, [x21]
  403354:	sub	w2, w2, #0x1
  403358:	str	w2, [x28, #4]
  40335c:	cmp	w2, #0x105
  403360:	b.ls	40315c <fchown@plt+0x13ac>  // b.plast
  403364:	mov	w5, w0
  403368:	mov	w1, w22
  40336c:	b	4030a0 <fchown@plt+0x12f0>
  403370:	ldr	x3, [x28, #24]
  403374:	ldrb	w1, [x20, x1]
  403378:	add	x1, x1, x3
  40337c:	str	x1, [x28, #24]
  403380:	b	403130 <fchown@plt+0x1380>
  403384:	mov	x0, #0xffffffff            	// #4294967295
  403388:	mov	w2, w25
  40338c:	mov	w23, #0x2                   	// #2
  403390:	str	x0, [x28, #8]
  403394:	b	4032d4 <fchown@plt+0x1524>
  403398:	sub	w5, w5, #0x1
  40339c:	mov	w0, #0x0                   	// #0
  4033a0:	ldrb	w1, [x20, w5, uxtw]
  4033a4:	bl	40c5f0 <fchown@plt+0xa840>
  4033a8:	ldr	w5, [x21]
  4033ac:	ldp	x19, x20, [sp, #16]
  4033b0:	ldp	x25, x26, [sp, #64]
  4033b4:	b	403184 <fchown@plt+0x13d4>
  4033b8:	tst	x2, #0xfff
  4033bc:	b.ne	403340 <fchown@plt+0x1590>  // b.any
  4033c0:	str	x1, [x28, #8]
  4033c4:	str	x2, [x28, #24]
  4033c8:	b	40334c <fchown@plt+0x159c>
  4033cc:	mvn	w0, w7
  4033d0:	sub	w1, w1, #0x3
  4033d4:	add	w0, w0, w5
  4033d8:	str	w3, [sp, #104]
  4033dc:	bl	40c5f0 <fchown@plt+0xa840>
  4033e0:	mov	w23, w0
  4033e4:	ldr	w1, [x28, #4]
  4033e8:	ldr	w5, [x26]
  4033ec:	ldr	w9, [x24]
  4033f0:	add	w1, w1, #0x1
  4033f4:	sub	w2, w1, w5
  4033f8:	str	w2, [x28, #4]
  4033fc:	ldr	w10, [x21]
  403400:	sub	w8, w5, #0x2
  403404:	ldr	w3, [sp, #104]
  403408:	cbnz	w9, 4038c4 <fchown@plt+0x1b14>
  40340c:	ldr	w3, [x28, #36]
  403410:	add	w8, w8, w10
  403414:	mov	w1, w10
  403418:	mov	w0, w1
  40341c:	add	w1, w1, #0x1
  403420:	add	w0, w0, #0x3
  403424:	and	x6, x1, #0x7fff
  403428:	cmp	w1, w8
  40342c:	ldrb	w0, [x20, w0, uxtw]
  403430:	eor	w0, w0, w3, lsl #5
  403434:	and	w3, w0, #0x7fff
  403438:	ubfiz	x0, x0, #1, #15
  40343c:	add	x0, x0, #0x10, lsl #12
  403440:	ldrh	w7, [x19, x0]
  403444:	strh	w7, [x19, x6, lsl #1]
  403448:	strh	w1, [x19, x0]
  40344c:	b.ne	403418 <fchown@plt+0x1668>  // b.any
  403450:	sub	w0, w5, #0x1
  403454:	str	wzr, [x26]
  403458:	add	w0, w0, w10
  40345c:	str	w0, [x21]
  403460:	str	w3, [x28, #36]
  403464:	cbz	w9, 40348c <fchown@plt+0x16dc>
  403468:	ldr	x3, [x28, #8]
  40346c:	mov	w1, w0
  403470:	cmp	x3, w0, uxtw
  403474:	b.cs	40348c <fchown@plt+0x16dc>  // b.hs, b.nlast
  403478:	mov	x0, #0xffffffff            	// #4294967295
  40347c:	mov	w2, #0x1                   	// #1
  403480:	mov	w23, #0x2                   	// #2
  403484:	str	x0, [x28, #8]
  403488:	b	403498 <fchown@plt+0x16e8>
  40348c:	cbz	w23, 403698 <fchown@plt+0x18e8>
  403490:	mov	w1, w0
  403494:	sub	w2, w23, #0x1
  403498:	ldr	x0, [x27, #1088]
  40349c:	mov	w3, #0x0                   	// #0
  4034a0:	mov	w22, #0x2                   	// #2
  4034a4:	mov	w25, #0x0                   	// #0
  4034a8:	cmp	x0, #0x0
  4034ac:	sub	x1, x1, x0
  4034b0:	add	x0, x20, w0, uxtw
  4034b4:	csel	x0, x0, xzr, ge  // ge = tcont
  4034b8:	bl	40bf70 <fchown@plt+0xa1c0>
  4034bc:	ldr	w0, [x21]
  4034c0:	ldr	w2, [x28, #4]
  4034c4:	mov	w1, w0
  4034c8:	str	x1, [x27, #1088]
  4034cc:	b	403140 <fchown@plt+0x1390>
  4034d0:	ldr	x2, [x28, #24]
  4034d4:	ldrb	w1, [x20, x1]
  4034d8:	add	x1, x1, x2
  4034dc:	str	x1, [x28, #24]
  4034e0:	b	40334c <fchown@plt+0x159c>
  4034e4:	stp	w2, w7, [sp, #104]
  4034e8:	bl	402b18 <fchown@plt+0xd68>
  4034ec:	ldp	w2, w7, [sp, #104]
  4034f0:	cmp	w0, w2
  4034f4:	csel	w22, w0, w2, ls  // ls = plast
  4034f8:	cmp	w22, #0x3
  4034fc:	b.eq	4036a4 <fchown@plt+0x18f4>  // b.none
  403500:	ldr	w5, [x21]
  403504:	ldr	w1, [x26]
  403508:	b	403108 <fchown@plt+0x1358>
  40350c:	adrp	x0, 42b000 <stdin@@GLIBC_2.17+0x39c0>
  403510:	mov	w1, #0x2                   	// #2
  403514:	str	w1, [x0, #1104]
  403518:	cbz	w2, 4039ac <fchown@plt+0x1bfc>
  40351c:	add	x21, x21, #0x438
  403520:	stp	x19, x20, [sp, #16]
  403524:	adrp	x20, 460000 <stdin@@GLIBC_2.17+0x389c0>
  403528:	adrp	x19, 42b000 <stdin@@GLIBC_2.17+0x39c0>
  40352c:	add	x20, x20, #0x480
  403530:	add	x19, x19, #0x860
  403534:	stp	x23, x24, [sp, #48]
  403538:	adrp	x24, 427000 <fchown@plt+0x25250>
  40353c:	add	x24, x24, #0xffc
  403540:	stp	x25, x26, [sp, #64]
  403544:	adrp	x25, 42b000 <stdin@@GLIBC_2.17+0x39c0>
  403548:	add	x25, x25, #0x454
  40354c:	adrp	x27, 42b000 <stdin@@GLIBC_2.17+0x39c0>
  403550:	mov	x23, #0xffffffff            	// #4294967295
  403554:	nop
  403558:	add	w1, w5, #0x2
  40355c:	ldr	w0, [x28, #36]
  403560:	and	x3, x5, #0x7fff
  403564:	ldrb	w1, [x20, w1, uxtw]
  403568:	eor	w0, w1, w0, lsl #5
  40356c:	and	w0, w0, #0x7fff
  403570:	str	w0, [x28, #36]
  403574:	ubfiz	x0, x0, #1, #15
  403578:	add	x1, x0, #0x10, lsl #12
  40357c:	ldrh	w0, [x19, x1]
  403580:	strh	w0, [x19, x3, lsl #1]
  403584:	strh	w5, [x19, x1]
  403588:	cbz	w0, 4035b0 <fchown@plt+0x1800>
  40358c:	sub	w1, w5, w0
  403590:	mov	w3, #0x7efa                	// #32506
  403594:	cmp	w1, w3
  403598:	mov	w1, #0xfefa                	// #65274
  40359c:	cset	w22, ls  // ls = plast
  4035a0:	cmp	w5, w1
  4035a4:	cset	w1, ls  // ls = plast
  4035a8:	ands	w22, w22, w1
  4035ac:	b.ne	4036e0 <fchown@plt+0x1930>  // b.any
  4035b0:	ldrb	w1, [x20, w5, uxtw]
  4035b4:	mov	w0, #0x0                   	// #0
  4035b8:	bl	40c5f0 <fchown@plt+0xa840>
  4035bc:	ldr	w8, [x24]
  4035c0:	cbnz	w8, 40375c <fchown@plt+0x19ac>
  4035c4:	ldr	w5, [x21]
  4035c8:	add	w5, w5, #0x1
  4035cc:	ldr	w2, [x28, #4]
  4035d0:	str	w5, [x21]
  4035d4:	sub	w2, w2, #0x1
  4035d8:	str	w2, [x28, #4]
  4035dc:	cbz	w8, 4036cc <fchown@plt+0x191c>
  4035e0:	ldr	x3, [x28, #8]
  4035e4:	mov	w1, w5
  4035e8:	cmp	x3, w5, uxtw
  4035ec:	b.cs	4036cc <fchown@plt+0x191c>  // b.hs, b.nlast
  4035f0:	mov	w22, #0x1                   	// #1
  4035f4:	str	x23, [x28, #8]
  4035f8:	ldr	x0, [x27, #1088]
  4035fc:	mov	w2, w22
  403600:	mov	w3, #0x0                   	// #0
  403604:	cmp	x0, #0x0
  403608:	sub	x1, x1, x0
  40360c:	add	x0, x20, w0, uxtw
  403610:	csel	x0, x0, xzr, ge  // ge = tcont
  403614:	bl	40bf70 <fchown@plt+0xa1c0>
  403618:	ldr	w5, [x21]
  40361c:	ldr	w2, [x28, #4]
  403620:	mov	w0, w5
  403624:	str	x0, [x27, #1088]
  403628:	cmp	w2, #0x105
  40362c:	b.ls	403644 <fchown@plt+0x1894>  // b.plast
  403630:	b	403558 <fchown@plt+0x17a8>
  403634:	bl	402d30 <fchown@plt+0xf80>
  403638:	ldr	w2, [x28, #4]
  40363c:	cmp	w2, #0x105
  403640:	b.hi	403754 <fchown@plt+0x19a4>  // b.pmore
  403644:	ldr	w0, [x28, #16]
  403648:	cbz	w0, 403634 <fchown@plt+0x1884>
  40364c:	ldr	w5, [x21]
  403650:	cbnz	w2, 403558 <fchown@plt+0x17a8>
  403654:	ldp	x19, x20, [sp, #16]
  403658:	ldp	x23, x24, [sp, #48]
  40365c:	ldp	x25, x26, [sp, #64]
  403660:	mov	w1, w5
  403664:	ldr	x0, [x27, #1088]
  403668:	adrp	x2, 460000 <stdin@@GLIBC_2.17+0x389c0>
  40366c:	add	x2, x2, #0x480
  403670:	mov	w3, #0x1                   	// #1
  403674:	cmp	x0, #0x0
  403678:	sub	x1, x1, x0
  40367c:	add	x0, x2, w0, uxtw
  403680:	mov	w2, w22
  403684:	ldp	x21, x22, [sp, #32]
  403688:	csel	x0, x0, xzr, ge  // ge = tcont
  40368c:	ldp	x27, x28, [sp, #80]
  403690:	ldp	x29, x30, [sp], #112
  403694:	b	40bf70 <fchown@plt+0xa1c0>
  403698:	mov	w25, #0x0                   	// #0
  40369c:	mov	w22, #0x2                   	// #2
  4036a0:	b	403140 <fchown@plt+0x1390>
  4036a4:	ldr	x0, [sp, #96]
  4036a8:	mov	w3, #0x1001                	// #4097
  4036ac:	ldr	w5, [x21]
  4036b0:	ldr	w1, [x26]
  4036b4:	ldr	w0, [x0]
  4036b8:	sub	w0, w5, w0
  4036bc:	cmp	w0, w3
  4036c0:	mov	w0, #0x2                   	// #2
  4036c4:	csel	w22, w22, w0, cc  // cc = lo, ul, last
  4036c8:	b	403108 <fchown@plt+0x1358>
  4036cc:	mov	w22, #0xffffffff            	// #-1
  4036d0:	cbz	w0, 403628 <fchown@plt+0x1878>
  4036d4:	add	w22, w0, w22
  4036d8:	mov	w1, w5
  4036dc:	b	4035f8 <fchown@plt+0x1848>
  4036e0:	str	w2, [sp, #96]
  4036e4:	bl	402b18 <fchown@plt+0xd68>
  4036e8:	ldr	w2, [sp, #96]
  4036ec:	cmp	w0, w2
  4036f0:	csel	w26, w0, w2, ls  // ls = plast
  4036f4:	cmp	w26, #0x2
  4036f8:	b.ls	4039dc <fchown@plt+0x1c2c>  // b.plast
  4036fc:	ldr	w2, [x21]
  403700:	sub	w1, w26, #0x3
  403704:	ldr	w0, [x25]
  403708:	sub	w0, w2, w0
  40370c:	bl	40c5f0 <fchown@plt+0xa840>
  403710:	ldr	w2, [x28, #4]
  403714:	ldr	w8, [x24]
  403718:	ldr	w3, [x21]
  40371c:	sub	w2, w2, w26
  403720:	str	w2, [x28, #4]
  403724:	add	w5, w26, w3
  403728:	cbnz	w8, 4037b8 <fchown@plt+0x1a08>
  40372c:	ldr	w1, [x28, #32]
  403730:	cmp	w26, w1
  403734:	b.ls	403870 <fchown@plt+0x1ac0>  // b.plast
  403738:	add	w3, w5, #0x1
  40373c:	ldrb	w1, [x20, w5, uxtw]
  403740:	str	w5, [x21]
  403744:	ldrb	w3, [x20, w3, uxtw]
  403748:	eor	w1, w3, w1, lsl #5
  40374c:	str	w1, [x28, #36]
  403750:	b	4035dc <fchown@plt+0x182c>
  403754:	ldr	w5, [x21]
  403758:	b	403558 <fchown@plt+0x17a8>
  40375c:	ldr	w2, [x21]
  403760:	cmp	w2, #0xfff
  403764:	add	w5, w2, #0x1
  403768:	b.ls	40391c <fchown@plt+0x1b6c>  // b.plast
  40376c:	cmp	w2, w5
  403770:	b.cs	4039d4 <fchown@plt+0x1c24>  // b.hs, b.nlast
  403774:	sub	w3, w2, #0x1, lsl #12
  403778:	ldrb	w1, [x20, w2, uxtw]
  40377c:	ldr	x7, [x28, #24]
  403780:	mov	w2, w2
  403784:	ldr	x6, [x28, #8]
  403788:	add	x1, x1, x7
  40378c:	ldrb	w3, [x20, w3, uxtw]
  403790:	cmp	x6, x23
  403794:	sub	x1, x1, x3
  403798:	b.eq	4037a4 <fchown@plt+0x19f4>  // b.none
  40379c:	str	x1, [x28, #24]
  4037a0:	b	4035cc <fchown@plt+0x181c>
  4037a4:	tst	x1, #0xfff
  4037a8:	b.ne	40379c <fchown@plt+0x19ec>  // b.any
  4037ac:	str	x2, [x28, #8]
  4037b0:	str	x1, [x28, #24]
  4037b4:	b	4035cc <fchown@plt+0x181c>
  4037b8:	cmp	w3, #0xfff
  4037bc:	add	w5, w26, w3
  4037c0:	b.hi	403930 <fchown@plt+0x1b80>  // b.pmore
  4037c4:	ldr	x7, [x28, #24]
  4037c8:	mov	w10, #0xfff                 	// #4095
  4037cc:	mov	w12, w26
  4037d0:	sub	w10, w10, w3
  4037d4:	add	x13, x20, w3, uxtw
  4037d8:	mov	x1, #0x0                   	// #0
  4037dc:	mov	w11, #0x0                   	// #0
  4037e0:	cmp	x12, x1
  4037e4:	b.eq	4039a0 <fchown@plt+0x1bf0>  // b.none
  4037e8:	ldrb	w9, [x13, x1]
  4037ec:	cmp	x10, x1
  4037f0:	mov	w11, w22
  4037f4:	add	x1, x1, #0x1
  4037f8:	add	x7, x7, x9
  4037fc:	b.ne	4037e0 <fchown@plt+0x1a30>  // b.any
  403800:	mov	x1, #0x1000                	// #4096
  403804:	str	x7, [x28, #24]
  403808:	cmp	w1, w5
  40380c:	b.cs	40372c <fchown@plt+0x197c>  // b.hs, b.nlast
  403810:	ldr	x11, [x28, #8]
  403814:	mov	w12, #0x0                   	// #0
  403818:	ldr	x10, [x28, #24]
  40381c:	nop
  403820:	sub	w9, w1, #0x1, lsl #12
  403824:	ldrb	w7, [x20, x1]
  403828:	cmp	x11, x23
  40382c:	ldrb	w9, [x20, w9, uxtw]
  403830:	sub	x7, x7, x9
  403834:	add	x10, x10, x7
  403838:	b.ne	40384c <fchown@plt+0x1a9c>  // b.any
  40383c:	ands	x7, x10, #0xfff
  403840:	csel	w12, w22, w12, eq  // eq = none
  403844:	cmp	x7, #0x0
  403848:	csel	x11, x1, x11, eq  // eq = none
  40384c:	add	x1, x1, #0x1
  403850:	cmp	w5, w1
  403854:	b.hi	403820 <fchown@plt+0x1a70>  // b.pmore
  403858:	str	x10, [x28, #24]
  40385c:	cbz	w12, 40372c <fchown@plt+0x197c>
  403860:	ldr	w1, [x28, #32]
  403864:	str	x11, [x28, #8]
  403868:	cmp	w26, w1
  40386c:	b.hi	403738 <fchown@plt+0x1988>  // b.pmore
  403870:	sub	w6, w26, #0x1
  403874:	ldr	w7, [x28, #36]
  403878:	add	w6, w6, w3
  40387c:	nop
  403880:	mov	w1, w3
  403884:	add	w3, w3, #0x1
  403888:	add	w1, w1, #0x3
  40388c:	and	x9, x3, #0x7fff
  403890:	cmp	w3, w6
  403894:	ldrb	w1, [x20, w1, uxtw]
  403898:	eor	w1, w1, w7, lsl #5
  40389c:	and	w7, w1, #0x7fff
  4038a0:	ubfiz	x1, x1, #1, #15
  4038a4:	add	x1, x1, #0x10, lsl #12
  4038a8:	ldrh	w10, [x19, x1]
  4038ac:	strh	w10, [x19, x9, lsl #1]
  4038b0:	strh	w3, [x19, x1]
  4038b4:	b.ne	403880 <fchown@plt+0x1ad0>  // b.any
  4038b8:	str	w5, [x21]
  4038bc:	str	w7, [x28, #36]
  4038c0:	b	4035dc <fchown@plt+0x182c>
  4038c4:	add	w12, w5, w10
  4038c8:	cmp	w10, #0xfff
  4038cc:	sub	w12, w12, #0x1
  4038d0:	b.hi	403938 <fchown@plt+0x1b88>  // b.pmore
  4038d4:	ldr	x1, [x28, #24]
  4038d8:	mov	w7, #0xfff                 	// #4095
  4038dc:	sub	w13, w12, w10
  4038e0:	sub	w7, w7, w10
  4038e4:	add	x14, x20, w10, uxtw
  4038e8:	mov	x0, #0x0                   	// #0
  4038ec:	mov	w11, #0x0                   	// #0
  4038f0:	cmp	x0, x13
  4038f4:	b.eq	4039c0 <fchown@plt+0x1c10>  // b.none
  4038f8:	ldrb	w6, [x14, x0]
  4038fc:	cmp	x7, x0
  403900:	mov	w11, w3
  403904:	add	x0, x0, #0x1
  403908:	add	x1, x1, x6
  40390c:	b.ne	4038f0 <fchown@plt+0x1b40>  // b.any
  403910:	mov	x0, #0x1000                	// #4096
  403914:	str	x1, [x28, #24]
  403918:	b	40393c <fchown@plt+0x1b8c>
  40391c:	ldr	x3, [x28, #24]
  403920:	ldrb	w1, [x20, w2, uxtw]
  403924:	add	x1, x1, x3
  403928:	str	x1, [x28, #24]
  40392c:	b	4035cc <fchown@plt+0x181c>
  403930:	mov	w1, w3
  403934:	b	403808 <fchown@plt+0x1a58>
  403938:	mov	w0, w10
  40393c:	cmp	w0, w12
  403940:	b.cs	40340c <fchown@plt+0x165c>  // b.hs, b.nlast
  403944:	ldr	x11, [x28, #8]
  403948:	mov	w13, #0x0                   	// #0
  40394c:	ldr	x7, [x28, #24]
  403950:	mov	x14, #0xffffffff            	// #4294967295
  403954:	nop
  403958:	sub	w6, w0, #0x1, lsl #12
  40395c:	ldrb	w1, [x20, x0]
  403960:	cmp	x11, x14
  403964:	ldrb	w6, [x20, w6, uxtw]
  403968:	sub	x1, x1, x6
  40396c:	add	x7, x7, x1
  403970:	b.ne	403984 <fchown@plt+0x1bd4>  // b.any
  403974:	ands	x1, x7, #0xfff
  403978:	csel	w13, w3, w13, eq  // eq = none
  40397c:	cmp	x1, #0x0
  403980:	csel	x11, x0, x11, eq  // eq = none
  403984:	add	x0, x0, #0x1
  403988:	cmp	w12, w0
  40398c:	b.hi	403958 <fchown@plt+0x1ba8>  // b.pmore
  403990:	str	x7, [x28, #24]
  403994:	cbz	w13, 40340c <fchown@plt+0x165c>
  403998:	str	x11, [x28, #8]
  40399c:	b	40340c <fchown@plt+0x165c>
  4039a0:	cbz	w11, 40372c <fchown@plt+0x197c>
  4039a4:	str	x7, [x28, #24]
  4039a8:	b	40372c <fchown@plt+0x197c>
  4039ac:	mov	w22, #0xffffffff            	// #-1
  4039b0:	adrp	x27, 42b000 <stdin@@GLIBC_2.17+0x39c0>
  4039b4:	b	403660 <fchown@plt+0x18b0>
  4039b8:	mov	w0, #0x0                   	// #0
  4039bc:	b	403130 <fchown@plt+0x1380>
  4039c0:	cbz	w11, 40340c <fchown@plt+0x165c>
  4039c4:	str	x1, [x28, #24]
  4039c8:	b	40340c <fchown@plt+0x165c>
  4039cc:	mov	w0, #0x0                   	// #0
  4039d0:	b	40334c <fchown@plt+0x159c>
  4039d4:	mov	w5, #0x0                   	// #0
  4039d8:	b	4035cc <fchown@plt+0x181c>
  4039dc:	ldr	w5, [x21]
  4039e0:	b	4035b0 <fchown@plt+0x1800>
  4039e4:	nop
  4039e8:	stp	x29, x30, [sp, #-32]!
  4039ec:	adrp	x3, 427000 <fchown@plt+0x25250>
  4039f0:	adrp	x2, 470000 <stdin@@GLIBC_2.17+0x489c0>
  4039f4:	mov	x29, sp
  4039f8:	ldr	x3, [x3, #1560]
  4039fc:	adrp	x1, 411000 <fchown@plt+0xf250>
  403a00:	ldr	x2, [x2, #1160]
  403a04:	add	x1, x1, #0xec8
  403a08:	mov	w0, #0x1                   	// #1
  403a0c:	str	x19, [sp, #16]
  403a10:	adrp	x19, 413000 <fchown@plt+0x11250>
  403a14:	add	x19, x19, #0x20
  403a18:	bl	401ac0 <__printf_chk@plt>
  403a1c:	adrp	x0, 411000 <fchown@plt+0xf250>
  403a20:	add	x0, x0, #0xe90
  403a24:	nop
  403a28:	bl	401bb0 <puts@plt>
  403a2c:	ldr	x0, [x19, #8]!
  403a30:	cbnz	x0, 403a28 <fchown@plt+0x1c78>
  403a34:	ldr	x19, [sp, #16]
  403a38:	ldp	x29, x30, [sp], #32
  403a3c:	ret
  403a40:	sub	sp, sp, #0x4b0
  403a44:	stp	x29, x30, [sp]
  403a48:	mov	x29, sp
  403a4c:	stp	x19, x20, [sp, #16]
  403a50:	ands	w20, w0, #0xff
  403a54:	b.eq	403a7c <fchown@plt+0x1ccc>  // b.none
  403a58:	adrp	x1, 427000 <fchown@plt+0x25250>
  403a5c:	adrp	x19, 427000 <fchown@plt+0x25250>
  403a60:	add	x19, x19, #0x680
  403a64:	ldr	w0, [x1, #656]
  403a68:	tbz	w0, #31, 403aac <fchown@plt+0x1cfc>
  403a6c:	ldp	x29, x30, [sp]
  403a70:	ldp	x19, x20, [sp, #16]
  403a74:	add	sp, sp, #0x4b0
  403a78:	ret
  403a7c:	adrp	x19, 427000 <fchown@plt+0x25250>
  403a80:	add	x19, x19, #0x680
  403a84:	str	x21, [sp, #32]
  403a88:	add	x21, sp, #0x30
  403a8c:	add	x1, x19, #0x400
  403a90:	mov	x2, x21
  403a94:	mov	w0, #0x0                   	// #0
  403a98:	bl	401950 <sigprocmask@plt>
  403a9c:	adrp	x1, 427000 <fchown@plt+0x25250>
  403aa0:	ldr	w0, [x1, #656]
  403aa4:	tbnz	w0, #31, 403ae4 <fchown@plt+0x1d34>
  403aa8:	ldr	x21, [sp, #32]
  403aac:	mov	w2, #0xffffffff            	// #-1
  403ab0:	str	w2, [x1, #656]
  403ab4:	bl	401b40 <close@plt>
  403ab8:	mov	x0, x19
  403abc:	add	x1, sp, #0xb0
  403ac0:	ldrb	w2, [x0], #1
  403ac4:	and	w2, w2, #0xff
  403ac8:	strb	w2, [x1], #1
  403acc:	cbnz	w2, 403ac0 <fchown@plt+0x1d10>
  403ad0:	add	x0, sp, #0xb0
  403ad4:	bl	40f478 <fchown@plt+0xd6c8>
  403ad8:	cbnz	w20, 403a6c <fchown@plt+0x1cbc>
  403adc:	str	x21, [sp, #32]
  403ae0:	add	x21, sp, #0x30
  403ae4:	mov	x1, x21
  403ae8:	mov	x2, #0x0                   	// #0
  403aec:	mov	w0, #0x2                   	// #2
  403af0:	bl	401950 <sigprocmask@plt>
  403af4:	ldp	x29, x30, [sp]
  403af8:	ldp	x19, x20, [sp, #16]
  403afc:	ldr	x21, [sp, #32]
  403b00:	add	sp, sp, #0x4b0
  403b04:	ret
  403b08:	stp	x29, x30, [sp, #-32]!
  403b0c:	mov	x29, sp
  403b10:	str	x19, [sp, #16]
  403b14:	mov	w19, w0
  403b18:	mov	w0, #0x1                   	// #1
  403b1c:	bl	403a40 <fchown@plt+0x1c90>
  403b20:	adrp	x0, 427000 <fchown@plt+0x25250>
  403b24:	add	x0, x0, #0x680
  403b28:	ldr	w0, [x0, #1152]
  403b2c:	cmp	w0, w19
  403b30:	b.eq	403b50 <fchown@plt+0x1da0>  // b.none
  403b34:	mov	w0, w19
  403b38:	mov	x1, #0x0                   	// #0
  403b3c:	bl	401a20 <signal@plt>
  403b40:	mov	w0, w19
  403b44:	ldr	x19, [sp, #16]
  403b48:	ldp	x29, x30, [sp], #32
  403b4c:	b	401920 <raise@plt>
  403b50:	mov	w0, #0x2                   	// #2
  403b54:	bl	4018f0 <_exit@plt>
  403b58:	stp	x29, x30, [sp, #-144]!
  403b5c:	adrp	x1, 427000 <fchown@plt+0x25250>
  403b60:	add	x1, x1, #0x680
  403b64:	mov	x29, sp
  403b68:	stp	x21, x22, [sp, #32]
  403b6c:	adrp	x22, 427000 <fchown@plt+0x25250>
  403b70:	add	x22, x22, #0x290
  403b74:	stp	x19, x20, [sp, #16]
  403b78:	ldr	x19, [x22, #24]
  403b7c:	stp	x23, x24, [sp, #48]
  403b80:	mov	x24, x0
  403b84:	stp	x25, x26, [sp, #64]
  403b88:	ldr	x23, [x1, #1160]
  403b8c:	str	x27, [sp, #80]
  403b90:	cbz	x19, 403bd0 <fchown@plt+0x1e20>
  403b94:	ldr	x20, [x1, #1168]
  403b98:	add	x21, x22, #0x18
  403b9c:	nop
  403ba0:	mov	x0, x19
  403ba4:	bl	401900 <strlen@plt>
  403ba8:	mov	x2, x0
  403bac:	mov	x0, x23
  403bb0:	sub	x1, x2, x20
  403bb4:	cmp	x20, x2
  403bb8:	b.cs	403bc8 <fchown@plt+0x1e18>  // b.hs, b.nlast
  403bbc:	add	x1, x19, x1
  403bc0:	bl	401c00 <strcmp@plt>
  403bc4:	cbz	w0, 403cc4 <fchown@plt+0x1f14>
  403bc8:	ldr	x19, [x21, #8]!
  403bcc:	cbnz	x19, 403ba0 <fchown@plt+0x1df0>
  403bd0:	mov	x0, x23
  403bd4:	add	x20, x22, #0x10
  403bd8:	bl	411820 <fchown@plt+0xfa70>
  403bdc:	mov	x26, x0
  403be0:	bl	40f3e8 <fchown@plt+0xd638>
  403be4:	mov	x1, #0x0                   	// #0
  403be8:	add	x22, x22, #0x10
  403bec:	mov	x0, x24
  403bf0:	str	x26, [x22, x1, lsl #3]
  403bf4:	bl	401900 <strlen@plt>
  403bf8:	mov	x25, x0
  403bfc:	cmp	w0, #0x20
  403c00:	b.gt	403ca4 <fchown@plt+0x1ef4>
  403c04:	add	x22, sp, #0x68
  403c08:	add	x2, x25, #0x1
  403c0c:	mov	x0, x22
  403c10:	mov	x1, x24
  403c14:	mov	x3, #0x21                  	// #33
  403c18:	bl	401a10 <__memcpy_chk@plt>
  403c1c:	mov	x0, x22
  403c20:	bl	40f3e8 <fchown@plt+0xd638>
  403c24:	mov	x0, x22
  403c28:	bl	401900 <strlen@plt>
  403c2c:	mov	x23, x0
  403c30:	mov	w21, w0
  403c34:	nop
  403c38:	ldr	x27, [x20]
  403c3c:	mov	x0, x27
  403c40:	bl	401900 <strlen@plt>
  403c44:	subs	w2, w21, w0
  403c48:	sub	w2, w2, #0x1
  403c4c:	b.le	403c74 <fchown@plt+0x1ec4>
  403c50:	ldrb	w2, [x22, w2, sxtw]
  403c54:	sub	x3, x23, w0, sxtw
  403c58:	sxtw	x19, w0
  403c5c:	mov	x1, x27
  403c60:	add	x0, x22, x3
  403c64:	cmp	w2, #0x2f
  403c68:	b.eq	403c74 <fchown@plt+0x1ec4>  // b.none
  403c6c:	bl	401c00 <strcmp@plt>
  403c70:	cbz	w0, 403ce0 <fchown@plt+0x1f30>
  403c74:	ldr	x19, [x20, #8]!
  403c78:	cbnz	x19, 403c38 <fchown@plt+0x1e88>
  403c7c:	mov	x0, x26
  403c80:	bl	401c40 <free@plt>
  403c84:	mov	x0, x19
  403c88:	ldp	x19, x20, [sp, #16]
  403c8c:	ldp	x21, x22, [sp, #32]
  403c90:	ldp	x23, x24, [sp, #48]
  403c94:	ldp	x25, x26, [sp, #64]
  403c98:	ldr	x27, [sp, #80]
  403c9c:	ldp	x29, x30, [sp], #144
  403ca0:	ret
  403ca4:	sxtw	x1, w0
  403ca8:	add	x22, sp, #0x68
  403cac:	sub	x1, x1, #0x20
  403cb0:	mov	x0, x22
  403cb4:	add	x1, x24, x1
  403cb8:	mov	x2, #0x21                  	// #33
  403cbc:	bl	401a80 <__strcpy_chk@plt>
  403cc0:	b	403c1c <fchown@plt+0x1e6c>
  403cc4:	mov	x0, x23
  403cc8:	bl	411820 <fchown@plt+0xfa70>
  403ccc:	mov	x26, x0
  403cd0:	bl	40f3e8 <fchown@plt+0xd638>
  403cd4:	add	x20, x22, #0x18
  403cd8:	mov	x1, #0x8                   	// #8
  403cdc:	b	403be8 <fchown@plt+0x1e38>
  403ce0:	sxtw	x25, w25
  403ce4:	sub	x19, x25, x19
  403ce8:	add	x19, x24, x19
  403cec:	b	403c7c <fchown@plt+0x1ecc>
  403cf0:	stp	x29, x30, [sp, #-96]!
  403cf4:	adrp	x2, 427000 <fchown@plt+0x25250>
  403cf8:	add	x2, x2, #0x290
  403cfc:	mov	x29, sp
  403d00:	stp	x19, x20, [sp, #16]
  403d04:	mov	w20, w1
  403d08:	ldr	w1, [x2, #96]
  403d0c:	stp	x23, x24, [sp, #48]
  403d10:	mov	w23, w0
  403d14:	cbz	w1, 403d74 <fchown@plt+0x1fc4>
  403d18:	tbnz	w20, #31, 403e90 <fchown@plt+0x20e0>
  403d1c:	adrp	x19, 427000 <fchown@plt+0x25250>
  403d20:	add	x19, x19, #0x680
  403d24:	stp	x21, x22, [sp, #32]
  403d28:	ldr	w0, [x19, #1176]
  403d2c:	str	x25, [sp, #64]
  403d30:	str	wzr, [x2, #96]
  403d34:	cbnz	w0, 403fd8 <fchown@plt+0x2228>
  403d38:	ldr	w0, [x19, #1180]
  403d3c:	cbnz	w0, 403d88 <fchown@plt+0x1fd8>
  403d40:	mov	w6, #0x13                  	// #19
  403d44:	adrp	x7, 411000 <fchown@plt+0xf250>
  403d48:	mov	w5, w6
  403d4c:	add	x7, x7, #0xef0
  403d50:	mov	w3, w6
  403d54:	mov	w2, w6
  403d58:	adrp	x4, 411000 <fchown@plt+0xf250>
  403d5c:	adrp	x1, 411000 <fchown@plt+0xf250>
  403d60:	add	x4, x4, #0xf00
  403d64:	add	x1, x1, #0xf10
  403d68:	mov	w0, #0x1                   	// #1
  403d6c:	bl	401ac0 <__printf_chk@plt>
  403d70:	b	403d88 <fchown@plt+0x1fd8>
  403d74:	adrp	x19, 427000 <fchown@plt+0x25250>
  403d78:	add	x19, x19, #0x680
  403d7c:	tbnz	w20, #31, 403e90 <fchown@plt+0x20e0>
  403d80:	stp	x21, x22, [sp, #32]
  403d84:	str	x25, [sp, #64]
  403d88:	adrp	x1, 45b000 <stdin@@GLIBC_2.17+0x339c0>
  403d8c:	adrp	x21, 42b000 <stdin@@GLIBC_2.17+0x39c0>
  403d90:	adrp	x22, 470000 <stdin@@GLIBC_2.17+0x489c0>
  403d94:	mov	x0, #0xffffffffffffffff    	// #-1
  403d98:	ldr	x1, [x1, #2160]
  403d9c:	str	x1, [x21, #2136]
  403da0:	str	x0, [x22, #1152]
  403da4:	cmp	w20, #0x8
  403da8:	b.eq	403e68 <fchown@plt+0x20b8>  // b.none
  403dac:	mov	x25, #0xffffffffffffffff    	// #-1
  403db0:	ldr	w0, [x19, #1176]
  403db4:	cbnz	w0, 403f64 <fchown@plt+0x21b4>
  403db8:	adrp	x20, 427000 <fchown@plt+0x25250>
  403dbc:	mov	w2, #0x13                  	// #19
  403dc0:	ldr	x1, [x21, #2136]
  403dc4:	ldr	x0, [x20, #1592]
  403dc8:	bl	40fd28 <fchown@plt+0xdf78>
  403dcc:	mov	w0, #0x20                  	// #32
  403dd0:	bl	401d80 <putchar@plt>
  403dd4:	ldr	x0, [x20, #1592]
  403dd8:	mov	w2, #0x13                  	// #19
  403ddc:	ldr	x1, [x22, #1152]
  403de0:	bl	40fd28 <fchown@plt+0xdf78>
  403de4:	mov	w0, #0x20                  	// #32
  403de8:	bl	401d80 <putchar@plt>
  403dec:	ldr	x2, [x21, #2136]
  403df0:	cmn	x2, #0x1
  403df4:	b.eq	403f34 <fchown@plt+0x2184>  // b.none
  403df8:	ldr	x0, [x19, #1184]
  403dfc:	tbnz	x0, #63, 403e08 <fchown@plt+0x2058>
  403e00:	add	x0, x2, x0
  403e04:	str	x0, [x19, #1184]
  403e08:	ldr	x1, [x22, #1152]
  403e0c:	cmn	x1, #0x1
  403e10:	b.ne	403fc4 <fchown@plt+0x2214>  // b.any
  403e14:	adrp	x2, 478000 <stdin@@GLIBC_2.17+0x509c0>
  403e18:	str	xzr, [x22, #1152]
  403e1c:	str	xzr, [x21, #2136]
  403e20:	mov	x0, #0x0                   	// #0
  403e24:	str	xzr, [x2, #1256]
  403e28:	str	x1, [x19, #1192]
  403e2c:	mov	x1, #0x0                   	// #0
  403e30:	ldr	x2, [x20, #1592]
  403e34:	bl	40fce8 <fchown@plt+0xdf38>
  403e38:	adrp	x2, 460000 <stdin@@GLIBC_2.17+0x389c0>
  403e3c:	adrp	x1, 413000 <fchown@plt+0x11250>
  403e40:	add	x2, x2, #0x80
  403e44:	add	x1, x1, #0xb40
  403e48:	mov	w0, #0x1                   	// #1
  403e4c:	bl	401ac0 <__printf_chk@plt>
  403e50:	ldp	x21, x22, [sp, #32]
  403e54:	ldr	x25, [sp, #64]
  403e58:	ldp	x19, x20, [sp, #16]
  403e5c:	ldp	x23, x24, [sp, #48]
  403e60:	ldp	x29, x30, [sp], #96
  403e64:	ret
  403e68:	ldr	w0, [x19, #1200]
  403e6c:	cbnz	w0, 403dac <fchown@plt+0x1ffc>
  403e70:	mov	w0, w23
  403e74:	mov	w2, #0x2                   	// #2
  403e78:	mov	x1, #0xfffffffffffffff8    	// #-8
  403e7c:	bl	4019c0 <lseek@plt>
  403e80:	cmn	x0, #0x1
  403e84:	b.ne	404000 <fchown@plt+0x2250>  // b.any
  403e88:	str	x0, [x21, #2136]
  403e8c:	b	403dac <fchown@plt+0x1ffc>
  403e90:	adrp	x19, 427000 <fchown@plt+0x25250>
  403e94:	add	x19, x19, #0x680
  403e98:	ldr	x0, [x19, #1184]
  403e9c:	cmp	x0, #0x0
  403ea0:	b.le	403e58 <fchown@plt+0x20a8>
  403ea4:	ldr	x1, [x19, #1192]
  403ea8:	cmp	x1, #0x0
  403eac:	b.le	403e58 <fchown@plt+0x20a8>
  403eb0:	ldr	w1, [x19, #1176]
  403eb4:	cbnz	w1, 40402c <fchown@plt+0x227c>
  403eb8:	ldr	w1, [x19, #1180]
  403ebc:	adrp	x20, 427000 <fchown@plt+0x25250>
  403ec0:	cbnz	w1, 403efc <fchown@plt+0x214c>
  403ec4:	adrp	x20, 427000 <fchown@plt+0x25250>
  403ec8:	mov	x1, x0
  403ecc:	mov	w2, #0x13                  	// #19
  403ed0:	ldr	x0, [x20, #1592]
  403ed4:	bl	40fd28 <fchown@plt+0xdf78>
  403ed8:	mov	w0, #0x20                  	// #32
  403edc:	bl	401d80 <putchar@plt>
  403ee0:	ldr	x0, [x20, #1592]
  403ee4:	mov	w2, #0x13                  	// #19
  403ee8:	ldr	x1, [x19, #1192]
  403eec:	bl	40fd28 <fchown@plt+0xdf78>
  403ef0:	mov	w0, #0x20                  	// #32
  403ef4:	bl	401d80 <putchar@plt>
  403ef8:	ldr	x0, [x19, #1184]
  403efc:	adrp	x3, 478000 <stdin@@GLIBC_2.17+0x509c0>
  403f00:	ldr	x2, [x20, #1592]
  403f04:	ldr	x3, [x3, #1256]
  403f08:	ldr	x1, [x19, #1192]
  403f0c:	sub	x0, x0, x3
  403f10:	sub	x0, x1, x0
  403f14:	bl	40fce8 <fchown@plt+0xdf38>
  403f18:	adrp	x0, 411000 <fchown@plt+0xf250>
  403f1c:	add	x0, x0, #0xf58
  403f20:	bl	401bb0 <puts@plt>
  403f24:	ldp	x19, x20, [sp, #16]
  403f28:	ldp	x23, x24, [sp, #48]
  403f2c:	ldp	x29, x30, [sp], #96
  403f30:	ret
  403f34:	adrp	x1, 478000 <stdin@@GLIBC_2.17+0x509c0>
  403f38:	str	xzr, [x22, #1152]
  403f3c:	str	xzr, [x21, #2136]
  403f40:	mov	x0, #0x0                   	// #0
  403f44:	str	xzr, [x1, #1256]
  403f48:	mov	x1, #0x0                   	// #0
  403f4c:	str	x2, [x19, #1184]
  403f50:	ldr	x2, [x19, #1192]
  403f54:	tbnz	x2, #63, 403e30 <fchown@plt+0x2080>
  403f58:	add	x2, x2, x1
  403f5c:	str	x2, [x19, #1192]
  403f60:	b	403e30 <fchown@plt+0x2080>
  403f64:	adrp	x0, 470000 <stdin@@GLIBC_2.17+0x489c0>
  403f68:	adrp	x24, 413000 <fchown@plt+0x11250>
  403f6c:	add	x0, x0, #0x490
  403f70:	add	x24, x24, #0x20
  403f74:	bl	401a00 <localtime@plt>
  403f78:	mov	x23, x0
  403f7c:	add	x2, x24, #0x30
  403f80:	adrp	x1, 411000 <fchown@plt+0xf250>
  403f84:	mov	x3, x25
  403f88:	add	x1, x1, #0xf68
  403f8c:	mov	w0, #0x1                   	// #1
  403f90:	ldr	x2, [x2, w20, sxtw #3]
  403f94:	bl	401ac0 <__printf_chk@plt>
  403f98:	cbz	x23, 403fec <fchown@plt+0x223c>
  403f9c:	ldp	w5, w4, [x23, #4]
  403fa0:	add	x24, x24, #0x80
  403fa4:	ldr	w3, [x23, #12]
  403fa8:	adrp	x1, 411000 <fchown@plt+0xf250>
  403fac:	ldrsw	x2, [x23, #16]
  403fb0:	add	x1, x1, #0xf78
  403fb4:	mov	w0, #0x1                   	// #1
  403fb8:	add	x2, x24, x2, lsl #2
  403fbc:	bl	401ac0 <__printf_chk@plt>
  403fc0:	b	403db8 <fchown@plt+0x2008>
  403fc4:	adrp	x0, 478000 <stdin@@GLIBC_2.17+0x509c0>
  403fc8:	ldr	x0, [x0, #1256]
  403fcc:	sub	x2, x2, x0
  403fd0:	sub	x0, x1, x2
  403fd4:	b	403f50 <fchown@plt+0x21a0>
  403fd8:	adrp	x1, 411000 <fchown@plt+0xf250>
  403fdc:	mov	w0, #0x1                   	// #1
  403fe0:	add	x1, x1, #0xed0
  403fe4:	bl	401ac0 <__printf_chk@plt>
  403fe8:	b	403d38 <fchown@plt+0x1f88>
  403fec:	adrp	x1, 411000 <fchown@plt+0xf250>
  403ff0:	mov	w0, #0x1                   	// #1
  403ff4:	add	x1, x1, #0xf90
  403ff8:	bl	401ac0 <__printf_chk@plt>
  403ffc:	b	403db8 <fchown@plt+0x2008>
  404000:	add	x1, x0, #0x8
  404004:	mov	x2, #0x8                   	// #8
  404008:	str	x1, [x21, #2136]
  40400c:	mov	w0, w23
  404010:	add	x1, sp, #0x58
  404014:	bl	401ce0 <read@plt>
  404018:	cmp	x0, #0x8
  40401c:	b.ne	40404c <fchown@plt+0x229c>  // b.any
  404020:	ldp	w25, w0, [sp, #88]
  404024:	str	x0, [x22, #1152]
  404028:	b	403db0 <fchown@plt+0x2000>
  40402c:	adrp	x1, 411000 <fchown@plt+0xf250>
  404030:	mov	w0, #0x1                   	// #1
  404034:	add	x1, x1, #0xf38
  404038:	bl	401ac0 <__printf_chk@plt>
  40403c:	ldr	w0, [x19, #1176]
  404040:	cbz	w0, 404050 <fchown@plt+0x22a0>
  404044:	ldr	x0, [x19, #1184]
  404048:	b	403ec4 <fchown@plt+0x2114>
  40404c:	bl	40f708 <fchown@plt+0xd958>
  404050:	ldr	x0, [x19, #1184]
  404054:	b	403eb8 <fchown@plt+0x2108>
  404058:	stp	x29, x30, [sp, #-32]!
  40405c:	mov	x29, sp
  404060:	stp	x19, x20, [sp, #16]
  404064:	adrp	x19, 427000 <fchown@plt+0x25250>
  404068:	add	x19, x19, #0x680
  40406c:	ldr	w1, [x19, #1204]
  404070:	cbnz	w1, 404090 <fchown@plt+0x22e0>
  404074:	mov	w20, w0
  404078:	mov	w1, #0x1                   	// #1
  40407c:	ldr	x0, [x19, #1208]
  404080:	str	w1, [x19, #1204]
  404084:	bl	401c40 <free@plt>
  404088:	str	xzr, [x19, #1208]
  40408c:	mov	w0, w20
  404090:	bl	401910 <exit@plt>
  404094:	nop
  404098:	stp	x29, x30, [sp, #-16]!
  40409c:	adrp	x0, 427000 <fchown@plt+0x25250>
  4040a0:	mov	x29, sp
  4040a4:	ldr	x0, [x0, #1592]
  4040a8:	bl	4118c0 <fchown@plt+0xfb10>
  4040ac:	cbz	w0, 4040b4 <fchown@plt+0x2304>
  4040b0:	bl	40f780 <fchown@plt+0xd9d0>
  4040b4:	bl	404058 <fchown@plt+0x22a8>
  4040b8:	stp	x29, x30, [sp, #-16]!
  4040bc:	adrp	x1, 470000 <stdin@@GLIBC_2.17+0x489c0>
  4040c0:	adrp	x0, 427000 <fchown@plt+0x25250>
  4040c4:	mov	x29, sp
  4040c8:	ldr	x3, [x1, #1160]
  4040cc:	adrp	x2, 411000 <fchown@plt+0xf250>
  4040d0:	ldr	x0, [x0, #1568]
  4040d4:	add	x2, x2, #0xfa0
  4040d8:	mov	w1, #0x1                   	// #1
  4040dc:	bl	401be0 <__fprintf_chk@plt>
  4040e0:	mov	w0, #0x1                   	// #1
  4040e4:	bl	404058 <fchown@plt+0x22a8>
  4040e8:	stp	x29, x30, [sp, #-96]!
  4040ec:	mov	w2, #0x8900                	// #35072
  4040f0:	mov	x29, sp
  4040f4:	stp	x19, x20, [sp, #16]
  4040f8:	adrp	x19, 427000 <fchown@plt+0x25250>
  4040fc:	add	x19, x19, #0x680
  404100:	stp	x21, x22, [sp, #32]
  404104:	mov	w21, #0x900                 	// #2304
  404108:	ldr	w0, [x19, #1216]
  40410c:	ldr	w3, [x19, #1220]
  404110:	ldr	w1, [x19, #1224]
  404114:	orr	w0, w0, w3
  404118:	cmp	w0, #0x0
  40411c:	csel	w21, w21, w2, ne  // ne = any
  404120:	cbz	w1, 404190 <fchown@plt+0x23e0>
  404124:	adrp	x20, 42b000 <stdin@@GLIBC_2.17+0x39c0>
  404128:	add	x20, x20, #0x458
  40412c:	mov	x22, x20
  404130:	mov	w0, #0xffffff9c            	// #-100
  404134:	mov	w2, w21
  404138:	mov	x1, x22
  40413c:	bl	410508 <fchown@plt+0xe758>
  404140:	mov	w20, w0
  404144:	tbz	w0, #31, 40415c <fchown@plt+0x23ac>
  404148:	mov	w0, w20
  40414c:	ldp	x19, x20, [sp, #16]
  404150:	ldp	x21, x22, [sp, #32]
  404154:	ldp	x29, x30, [sp], #96
  404158:	ret
  40415c:	mov	w1, w0
  404160:	add	x2, x19, #0x8d0
  404164:	mov	w0, #0x0                   	// #0
  404168:	bl	401d10 <__fxstat@plt>
  40416c:	cbz	w0, 404148 <fchown@plt+0x2398>
  404170:	bl	401d60 <__errno_location@plt>
  404174:	mov	x19, x0
  404178:	mov	w0, w20
  40417c:	mov	w20, #0xffffffff            	// #-1
  404180:	ldr	w21, [x19]
  404184:	bl	401b40 <close@plt>
  404188:	str	w21, [x19]
  40418c:	b	404148 <fchown@plt+0x2398>
  404190:	adrp	x20, 42b000 <stdin@@GLIBC_2.17+0x39c0>
  404194:	add	x20, x20, #0x458
  404198:	mov	x0, x20
  40419c:	stp	x23, x24, [sp, #48]
  4041a0:	stp	x25, x26, [sp, #64]
  4041a4:	str	x27, [sp, #80]
  4041a8:	bl	410420 <fchown@plt+0xe670>
  4041ac:	mov	x22, x0
  4041b0:	subs	x25, x0, x20
  4041b4:	b.eq	404234 <fchown@plt+0x2484>  // b.none
  4041b8:	mov	x26, x25
  4041bc:	mov	x23, x20
  4041c0:	adrp	x24, 427000 <fchown@plt+0x25250>
  4041c4:	add	x24, x24, #0x290
  4041c8:	add	x27, x19, #0x4d0
  4041cc:	mov	x1, x23
  4041d0:	mov	x2, x26
  4041d4:	mov	x0, x27
  4041d8:	bl	401bc0 <memcmp@plt>
  4041dc:	mov	w1, w0
  4041e0:	ldr	w0, [x24, #100]
  4041e4:	cbnz	w1, 4041f0 <fchown@plt+0x2440>
  4041e8:	ldrb	w1, [x27, x25]
  4041ec:	cbz	w1, 404220 <fchown@plt+0x2470>
  4041f0:	tbnz	w0, #31, 4041f8 <fchown@plt+0x2448>
  4041f4:	bl	401b40 <close@plt>
  4041f8:	add	x4, x19, #0x4d0
  4041fc:	mov	x2, x26
  404200:	mov	x3, #0x400                 	// #1024
  404204:	mov	x1, x23
  404208:	mov	x0, x4
  40420c:	bl	401a10 <__memcpy_chk@plt>
  404210:	strb	wzr, [x0, x25]
  404214:	mov	w1, #0x4000                	// #16384
  404218:	bl	4104b8 <fchown@plt+0xe708>
  40421c:	str	w0, [x24, #100]
  404220:	ldp	x23, x24, [sp, #48]
  404224:	ldp	x25, x26, [sp, #64]
  404228:	ldr	x27, [sp, #80]
  40422c:	tbz	w0, #31, 404134 <fchown@plt+0x2384>
  404230:	b	40412c <fchown@plt+0x237c>
  404234:	adrp	x23, 413000 <fchown@plt+0x11250>
  404238:	add	x23, x23, #0x20
  40423c:	mov	x26, #0x1                   	// #1
  404240:	add	x23, x23, #0xb0
  404244:	mov	x25, x26
  404248:	b	4041c0 <fchown@plt+0x2410>
  40424c:	nop
  404250:	stp	x29, x30, [sp, #-144]!
  404254:	mov	x29, sp
  404258:	stp	x19, x20, [sp, #16]
  40425c:	adrp	x20, 427000 <fchown@plt+0x25250>
  404260:	add	x20, x20, #0x680
  404264:	adrp	x19, 45b000 <stdin@@GLIBC_2.17+0x339c0>
  404268:	stp	x21, x22, [sp, #32]
  40426c:	adrp	x22, 470000 <stdin@@GLIBC_2.17+0x489c0>
  404270:	ldr	w3, [x20, #1220]
  404274:	ldr	w1, [x19, #2148]
  404278:	ldr	w2, [x22, #1188]
  40427c:	stp	x23, x24, [sp, #48]
  404280:	mov	w23, w0
  404284:	cmp	w1, w2
  404288:	cbz	w3, 404294 <fchown@plt+0x24e4>
  40428c:	ldr	w0, [x20, #1216]
  404290:	cbnz	w0, 4043a8 <fchown@plt+0x25f8>
  404294:	b.cs	404854 <fchown@plt+0x2aa4>  // b.hs, b.nlast
  404298:	adrp	x0, 470000 <stdin@@GLIBC_2.17+0x489c0>
  40429c:	add	x0, x0, #0x4a8
  4042a0:	add	w3, w1, #0x1
  4042a4:	str	w3, [x19, #2148]
  4042a8:	ldrb	w0, [x0, w1, uxtw]
  4042ac:	strb	w0, [sp, #128]
  4042b0:	cmp	w3, w2
  4042b4:	cbz	w0, 404380 <fchown@plt+0x25d0>
  4042b8:	b.cs	404ce8 <fchown@plt+0x2f38>  // b.hs, b.nlast
  4042bc:	adrp	x0, 470000 <stdin@@GLIBC_2.17+0x489c0>
  4042c0:	add	x0, x0, #0x4a8
  4042c4:	add	w1, w3, #0x1
  4042c8:	str	w1, [x19, #2148]
  4042cc:	ldrb	w0, [x0, w3, uxtw]
  4042d0:	mov	w24, #0x0                   	// #0
  4042d4:	str	wzr, [sp, #100]
  4042d8:	strb	w0, [sp, #129]
  4042dc:	adrp	x21, 427000 <fchown@plt+0x25250>
  4042e0:	add	x21, x21, #0x290
  4042e4:	ldr	w1, [x20, #2384]
  4042e8:	adrp	x0, 478000 <stdin@@GLIBC_2.17+0x509c0>
  4042ec:	mov	w3, #0xffffffff            	// #-1
  4042f0:	ldrh	w2, [sp, #128]
  4042f4:	add	w1, w1, #0x1
  4042f8:	str	xzr, [x0, #1256]
  4042fc:	str	w3, [x21, #104]
  404300:	mov	w3, #0x8b1f                	// #35615
  404304:	str	wzr, [x20, #1200]
  404308:	cmp	w2, w3
  40430c:	str	w1, [x20, #2384]
  404310:	b.eq	4043f0 <fchown@plt+0x2640>  // b.none
  404314:	mov	w0, #0x9e1f                	// #40479
  404318:	cmp	w2, w0
  40431c:	b.eq	4043f0 <fchown@plt+0x2640>  // b.none
  404320:	mov	w0, #0x4b50                	// #19280
  404324:	cmp	w2, w0
  404328:	b.ne	404338 <fchown@plt+0x2588>  // b.any
  40432c:	ldr	w0, [x19, #2148]
  404330:	cmp	w0, #0x2
  404334:	b.eq	404e60 <fchown@plt+0x30b0>  // b.none
  404338:	mov	w0, #0x1e1f                	// #7711
  40433c:	cmp	w2, w0
  404340:	b.eq	404ad4 <fchown@plt+0x2d24>  // b.none
  404344:	mov	w0, #0x9d1f                	// #40223
  404348:	cmp	w2, w0
  40434c:	b.ne	404de4 <fchown@plt+0x3034>  // b.any
  404350:	mov	w1, #0x1                   	// #1
  404354:	mov	w0, w1
  404358:	adrp	x2, 40d000 <fchown@plt+0xb250>
  40435c:	add	x2, x2, #0xa40
  404360:	str	w1, [x21, #104]
  404364:	str	x2, [x21, #112]
  404368:	str	w1, [x20, #1200]
  40436c:	ldp	x19, x20, [sp, #16]
  404370:	ldp	x21, x22, [sp, #32]
  404374:	ldp	x23, x24, [sp, #48]
  404378:	ldp	x29, x30, [sp], #144
  40437c:	ret
  404380:	b.cs	404cf8 <fchown@plt+0x2f48>  // b.hs, b.nlast
  404384:	adrp	x0, 470000 <stdin@@GLIBC_2.17+0x489c0>
  404388:	add	x0, x0, #0x4a8
  40438c:	add	w1, w3, #0x1
  404390:	mov	w24, #0x0                   	// #0
  404394:	str	w1, [x19, #2148]
  404398:	ldrb	w0, [x0, w3, uxtw]
  40439c:	str	w0, [sp, #100]
  4043a0:	strb	w0, [sp, #129]
  4043a4:	b	4042dc <fchown@plt+0x252c>
  4043a8:	b.cs	404b80 <fchown@plt+0x2dd0>  // b.hs, b.nlast
  4043ac:	adrp	x0, 470000 <stdin@@GLIBC_2.17+0x489c0>
  4043b0:	add	x0, x0, #0x4a8
  4043b4:	add	w3, w1, #0x1
  4043b8:	str	w3, [x19, #2148]
  4043bc:	ldrb	w0, [x0, w1, uxtw]
  4043c0:	mov	w24, w0
  4043c4:	strb	w0, [sp, #128]
  4043c8:	cmp	w3, w2
  4043cc:	b.cs	404d5c <fchown@plt+0x2fac>  // b.hs, b.nlast
  4043d0:	adrp	x0, 470000 <stdin@@GLIBC_2.17+0x489c0>
  4043d4:	add	x0, x0, #0x4a8
  4043d8:	add	w1, w3, #0x1
  4043dc:	str	w1, [x19, #2148]
  4043e0:	ldrb	w0, [x0, w3, uxtw]
  4043e4:	str	w0, [sp, #100]
  4043e8:	strb	w0, [sp, #129]
  4043ec:	b	4042dc <fchown@plt+0x252c>
  4043f0:	ldr	w0, [x19, #2148]
  4043f4:	ldr	w1, [x22, #1188]
  4043f8:	cmp	w0, w1
  4043fc:	b.cs	404848 <fchown@plt+0x2a98>  // b.hs, b.nlast
  404400:	adrp	x1, 470000 <stdin@@GLIBC_2.17+0x489c0>
  404404:	add	x1, x1, #0x4a8
  404408:	add	w2, w0, #0x1
  40440c:	str	w2, [x19, #2148]
  404410:	ldrb	w0, [x1, w0, uxtw]
  404414:	str	w0, [x21, #104]
  404418:	cmp	w0, #0x8
  40441c:	b.ne	404f7c <fchown@plt+0x31cc>  // b.any
  404420:	ldr	w1, [x19, #2148]
  404424:	adrp	x0, 40e000 <fchown@plt+0xc250>
  404428:	ldr	w2, [x22, #1188]
  40442c:	add	x0, x0, #0x9a8
  404430:	str	x0, [x21, #112]
  404434:	cmp	w1, w2
  404438:	b.cs	40486c <fchown@plt+0x2abc>  // b.hs, b.nlast
  40443c:	adrp	x0, 470000 <stdin@@GLIBC_2.17+0x489c0>
  404440:	add	x0, x0, #0x4a8
  404444:	add	w2, w1, #0x1
  404448:	str	w2, [x19, #2148]
  40444c:	ldrb	w23, [x0, w1, uxtw]
  404450:	tbnz	w23, #5, 404fb8 <fchown@plt+0x3208>
  404454:	tst	w23, #0xc0
  404458:	b.ne	40487c <fchown@plt+0x2acc>  // b.any
  40445c:	ldr	w0, [x19, #2148]
  404460:	ldr	w1, [x22, #1188]
  404464:	stp	x25, x26, [sp, #64]
  404468:	cmp	w0, w1
  40446c:	stp	x27, x28, [sp, #80]
  404470:	b.cs	40492c <fchown@plt+0x2b7c>  // b.hs, b.nlast
  404474:	adrp	x3, 470000 <stdin@@GLIBC_2.17+0x489c0>
  404478:	add	x3, x3, #0x4a8
  40447c:	add	w2, w0, #0x1
  404480:	str	w2, [x19, #2148]
  404484:	ldrb	w24, [x3, w0, uxtw]
  404488:	cmp	w2, w1
  40448c:	b.cs	404914 <fchown@plt+0x2b64>  // b.hs, b.nlast
  404490:	adrp	x0, 470000 <stdin@@GLIBC_2.17+0x489c0>
  404494:	add	x0, x0, #0x4a8
  404498:	add	w3, w2, #0x1
  40449c:	str	w3, [x19, #2148]
  4044a0:	ldrb	w28, [x0, w2, uxtw]
  4044a4:	lsl	x28, x28, #8
  4044a8:	orr	x28, x24, x28
  4044ac:	cmp	w3, w1
  4044b0:	b.cs	4048fc <fchown@plt+0x2b4c>  // b.hs, b.nlast
  4044b4:	adrp	x0, 470000 <stdin@@GLIBC_2.17+0x489c0>
  4044b8:	add	x0, x0, #0x4a8
  4044bc:	add	w2, w3, #0x1
  4044c0:	str	w2, [x19, #2148]
  4044c4:	ldrb	w26, [x0, w3, uxtw]
  4044c8:	lsl	x26, x26, #16
  4044cc:	cmp	w2, w1
  4044d0:	b.cs	4048ec <fchown@plt+0x2b3c>  // b.hs, b.nlast
  4044d4:	adrp	x0, 470000 <stdin@@GLIBC_2.17+0x489c0>
  4044d8:	add	x0, x0, #0x4a8
  4044dc:	add	w1, w2, #0x1
  4044e0:	str	w1, [x19, #2148]
  4044e4:	ldrb	w24, [x0, w2, uxtw]
  4044e8:	lsl	x24, x24, #24
  4044ec:	orr	x24, x26, x24
  4044f0:	orr	x24, x24, x28
  4044f4:	cbz	x24, 404500 <fchown@plt+0x2750>
  4044f8:	ldr	w0, [x21, #120]
  4044fc:	cbz	w0, 4049f4 <fchown@plt+0x2c44>
  404500:	ldr	w0, [x19, #2148]
  404504:	ldr	w2, [x22, #1188]
  404508:	cmp	w0, w2
  40450c:	b.cs	4048d4 <fchown@plt+0x2b24>  // b.hs, b.nlast
  404510:	adrp	x3, 470000 <stdin@@GLIBC_2.17+0x489c0>
  404514:	add	x3, x3, #0x4a8
  404518:	add	w1, w0, #0x1
  40451c:	str	w1, [x19, #2148]
  404520:	ldrb	w0, [x3, w0, uxtw]
  404524:	strb	w0, [sp, #136]
  404528:	cmp	w1, w2
  40452c:	b.cs	4048c4 <fchown@plt+0x2b14>  // b.hs, b.nlast
  404530:	adrp	x0, 470000 <stdin@@GLIBC_2.17+0x489c0>
  404534:	add	x0, x0, #0x4a8
  404538:	add	w2, w1, #0x1
  40453c:	str	w2, [x19, #2148]
  404540:	ldrb	w0, [x0, w1, uxtw]
  404544:	strb	w0, [sp, #137]
  404548:	and	w26, w23, #0x2
  40454c:	tbnz	w23, #1, 404684 <fchown@plt+0x28d4>
  404550:	tbz	w23, #2, 4045e8 <fchown@plt+0x2838>
  404554:	ldr	w0, [x19, #2148]
  404558:	ldr	w2, [x22, #1188]
  40455c:	cmp	w0, w2
  404560:	b.cs	404d10 <fchown@plt+0x2f60>  // b.hs, b.nlast
  404564:	adrp	x3, 470000 <stdin@@GLIBC_2.17+0x489c0>
  404568:	add	x3, x3, #0x4a8
  40456c:	add	w1, w0, #0x1
  404570:	str	w1, [x19, #2148]
  404574:	cmp	w1, w2
  404578:	ldrb	w28, [x3, w0, uxtw]
  40457c:	strb	w28, [sp, #120]
  404580:	b.cs	404d30 <fchown@plt+0x2f80>  // b.hs, b.nlast
  404584:	adrp	x0, 470000 <stdin@@GLIBC_2.17+0x489c0>
  404588:	add	x0, x0, #0x4a8
  40458c:	add	w2, w1, #0x1
  404590:	str	w2, [x19, #2148]
  404594:	ldrb	w0, [x0, w1, uxtw]
  404598:	ldr	w1, [x20, #1176]
  40459c:	orr	w28, w28, w0, lsl #8
  4045a0:	strb	w0, [sp, #121]
  4045a4:	cbnz	w1, 404a0c <fchown@plt+0x2c5c>
  4045a8:	cbnz	w26, 404a3c <fchown@plt+0x2c8c>
  4045ac:	mov	w24, w28
  4045b0:	cbz	w28, 4045e8 <fchown@plt+0x2838>
  4045b4:	adrp	x2, 45b000 <stdin@@GLIBC_2.17+0x339c0>
  4045b8:	adrp	x3, 470000 <stdin@@GLIBC_2.17+0x489c0>
  4045bc:	add	x25, x2, #0x864
  4045c0:	add	x27, x3, #0x4a4
  4045c4:	nop
  4045c8:	ldr	w0, [x25]
  4045cc:	ldr	w1, [x27]
  4045d0:	cmp	w1, w0
  4045d4:	b.ls	4046b0 <fchown@plt+0x2900>  // b.plast
  4045d8:	add	w0, w0, #0x1
  4045dc:	str	w0, [x25]
  4045e0:	subs	x24, x24, #0x1
  4045e4:	b.ne	4045c8 <fchown@plt+0x2818>  // b.any
  4045e8:	tbz	w23, #3, 4046c8 <fchown@plt+0x2918>
  4045ec:	ldr	w0, [x21, #124]
  4045f0:	cbnz	w0, 4047ac <fchown@plt+0x29fc>
  4045f4:	ldr	w0, [x20, #1216]
  4045f8:	cbnz	w0, 4047a4 <fchown@plt+0x29f4>
  4045fc:	ldr	w0, [x20, #2384]
  404600:	cmp	w0, #0x1
  404604:	b.gt	4047ac <fchown@plt+0x29fc>
  404608:	adrp	x0, 460000 <stdin@@GLIBC_2.17+0x389c0>
  40460c:	add	x0, x0, #0x80
  404610:	bl	40f470 <fchown@plt+0xd6c0>
  404614:	mov	x28, x0
  404618:	adrp	x2, 45b000 <stdin@@GLIBC_2.17+0x339c0>
  40461c:	adrp	x3, 470000 <stdin@@GLIBC_2.17+0x489c0>
  404620:	adrp	x5, 470000 <stdin@@GLIBC_2.17+0x489c0>
  404624:	adrp	x4, 460000 <stdin@@GLIBC_2.17+0x389c0>
  404628:	add	x25, x2, #0x864
  40462c:	add	x27, x3, #0x4a4
  404630:	add	x5, x5, #0x4a8
  404634:	add	x24, x4, #0x480
  404638:	str	x0, [sp, #104]
  40463c:	b	40465c <fchown@plt+0x28ac>
  404640:	add	w1, w0, #0x1
  404644:	ldrb	w0, [x5, w0, uxtw]
  404648:	str	w1, [x25]
  40464c:	strb	w0, [x28], #1
  404650:	cbz	w0, 404db4 <fchown@plt+0x3004>
  404654:	cmp	x28, x24
  404658:	b.cs	404fdc <fchown@plt+0x322c>  // b.hs, b.nlast
  40465c:	ldr	w0, [x25]
  404660:	ldr	w1, [x27]
  404664:	cmp	w0, w1
  404668:	b.cc	404640 <fchown@plt+0x2890>  // b.lo, b.ul, b.last
  40466c:	mov	w0, #0x0                   	// #0
  404670:	bl	40fb68 <fchown@plt+0xddb8>
  404674:	adrp	x1, 470000 <stdin@@GLIBC_2.17+0x489c0>
  404678:	and	w0, w0, #0xff
  40467c:	add	x5, x1, #0x4a8
  404680:	b	40464c <fchown@plt+0x289c>
  404684:	mov	w2, #0x8                   	// #8
  404688:	mov	w1, #0x0                   	// #0
  40468c:	mov	x0, #0x0                   	// #0
  404690:	strb	w2, [sp, #130]
  404694:	strb	w23, [sp, #131]
  404698:	str	w24, [sp, #132]
  40469c:	bl	40f280 <fchown@plt+0xd4d0>
  4046a0:	add	x0, sp, #0x80
  4046a4:	mov	w1, #0xa                   	// #10
  4046a8:	bl	40f280 <fchown@plt+0xd4d0>
  4046ac:	b	404550 <fchown@plt+0x27a0>
  4046b0:	mov	w0, #0x0                   	// #0
  4046b4:	bl	40fb68 <fchown@plt+0xddb8>
  4046b8:	subs	x24, x24, #0x1
  4046bc:	b.ne	4045c8 <fchown@plt+0x2818>  // b.any
  4046c0:	tbnz	w23, #3, 4045ec <fchown@plt+0x283c>
  4046c4:	nop
  4046c8:	tbnz	w23, #4, 404738 <fchown@plt+0x2988>
  4046cc:	cbnz	w26, 404944 <fchown@plt+0x2b94>
  4046d0:	ldr	w1, [x20, #2384]
  4046d4:	ldr	w0, [x21, #104]
  4046d8:	cmp	w1, #0x1
  4046dc:	b.eq	404818 <fchown@plt+0x2a68>  // b.none
  4046e0:	ldp	x25, x26, [sp, #64]
  4046e4:	ldp	x27, x28, [sp, #80]
  4046e8:	tbz	w0, #31, 40436c <fchown@plt+0x25bc>
  4046ec:	ldrb	w0, [sp, #128]
  4046f0:	cbnz	w0, 404708 <fchown@plt+0x2958>
  4046f4:	ldr	w0, [sp, #100]
  4046f8:	cbz	w0, 404c6c <fchown@plt+0x2ebc>
  4046fc:	ldr	w0, [sp, #100]
  404700:	cmn	w0, #0x1
  404704:	b.eq	404c2c <fchown@plt+0x2e7c>  // b.none
  404708:	ldr	w0, [x20, #1180]
  40470c:	cbz	w0, 404cbc <fchown@plt+0x2f0c>
  404710:	ldr	w1, [x20, #2388]
  404714:	mov	w0, #0xfffffffe            	// #-2
  404718:	cbnz	w1, 40436c <fchown@plt+0x25bc>
  40471c:	mov	w1, #0x2                   	// #2
  404720:	str	w1, [x20, #2388]
  404724:	ldp	x19, x20, [sp, #16]
  404728:	ldp	x21, x22, [sp, #32]
  40472c:	ldp	x23, x24, [sp, #48]
  404730:	ldp	x29, x30, [sp], #144
  404734:	ret
  404738:	adrp	x2, 45b000 <stdin@@GLIBC_2.17+0x339c0>
  40473c:	adrp	x3, 470000 <stdin@@GLIBC_2.17+0x489c0>
  404740:	add	x25, x2, #0x864
  404744:	add	x27, x3, #0x4a4
  404748:	cbnz	w26, 404b9c <fchown@plt+0x2dec>
  40474c:	adrp	x22, 470000 <stdin@@GLIBC_2.17+0x489c0>
  404750:	add	x22, x22, #0x4a8
  404754:	nop
  404758:	ldr	w0, [x25]
  40475c:	ldr	w1, [x27]
  404760:	cmp	w1, w0
  404764:	b.ls	40478c <fchown@plt+0x29dc>  // b.plast
  404768:	ldrb	w1, [x22, w0, uxtw]
  40476c:	add	w0, w0, #0x1
  404770:	str	w0, [x25]
  404774:	strb	w1, [sp, #120]
  404778:	cbz	w1, 4046d0 <fchown@plt+0x2920>
  40477c:	ldr	w0, [x25]
  404780:	ldr	w1, [x27]
  404784:	cmp	w1, w0
  404788:	b.hi	404768 <fchown@plt+0x29b8>  // b.pmore
  40478c:	mov	w0, #0x0                   	// #0
  404790:	bl	40fb68 <fchown@plt+0xddb8>
  404794:	and	w0, w0, #0xff
  404798:	strb	w0, [sp, #120]
  40479c:	cbnz	w0, 404758 <fchown@plt+0x29a8>
  4047a0:	b	4046d0 <fchown@plt+0x2920>
  4047a4:	ldr	w0, [x20, #2392]
  4047a8:	cbnz	w0, 4045fc <fchown@plt+0x284c>
  4047ac:	adrp	x2, 45b000 <stdin@@GLIBC_2.17+0x339c0>
  4047b0:	adrp	x3, 470000 <stdin@@GLIBC_2.17+0x489c0>
  4047b4:	adrp	x24, 470000 <stdin@@GLIBC_2.17+0x489c0>
  4047b8:	add	x25, x2, #0x864
  4047bc:	add	x27, x3, #0x4a4
  4047c0:	add	x24, x24, #0x4a8
  4047c4:	cbnz	w26, 404b00 <fchown@plt+0x2d50>
  4047c8:	ldr	w0, [x25]
  4047cc:	ldr	w1, [x27]
  4047d0:	cmp	w1, w0
  4047d4:	b.ls	4047fc <fchown@plt+0x2a4c>  // b.plast
  4047d8:	ldrb	w1, [x24, w0, uxtw]
  4047dc:	add	w0, w0, #0x1
  4047e0:	str	w0, [x25]
  4047e4:	strb	w1, [sp, #120]
  4047e8:	cbz	w1, 4046c8 <fchown@plt+0x2918>
  4047ec:	ldr	w0, [x25]
  4047f0:	ldr	w1, [x27]
  4047f4:	cmp	w1, w0
  4047f8:	b.hi	4047d8 <fchown@plt+0x2a28>  // b.pmore
  4047fc:	mov	w0, #0x0                   	// #0
  404800:	bl	40fb68 <fchown@plt+0xddb8>
  404804:	and	w0, w0, #0xff
  404808:	strb	w0, [sp, #120]
  40480c:	cbnz	w0, 4047c8 <fchown@plt+0x2a18>
  404810:	tbz	w23, #4, 4046cc <fchown@plt+0x291c>
  404814:	b	404738 <fchown@plt+0x2988>
  404818:	ldr	w1, [x19, #2148]
  40481c:	adrp	x2, 478000 <stdin@@GLIBC_2.17+0x509c0>
  404820:	ldp	x25, x26, [sp, #64]
  404824:	add	w1, w1, #0x8
  404828:	str	x1, [x2, #1256]
  40482c:	ldp	x27, x28, [sp, #80]
  404830:	tbnz	w0, #31, 404eb4 <fchown@plt+0x3104>
  404834:	ldp	x19, x20, [sp, #16]
  404838:	ldp	x21, x22, [sp, #32]
  40483c:	ldp	x23, x24, [sp, #48]
  404840:	ldp	x29, x30, [sp], #144
  404844:	ret
  404848:	mov	w0, #0x0                   	// #0
  40484c:	bl	40fb68 <fchown@plt+0xddb8>
  404850:	b	404414 <fchown@plt+0x2664>
  404854:	mov	w0, #0x0                   	// #0
  404858:	bl	40fb68 <fchown@plt+0xddb8>
  40485c:	ldr	w3, [x19, #2148]
  404860:	and	w0, w0, #0xff
  404864:	ldr	w2, [x22, #1188]
  404868:	b	4042ac <fchown@plt+0x24fc>
  40486c:	mov	w0, #0x0                   	// #0
  404870:	bl	40fb68 <fchown@plt+0xddb8>
  404874:	and	w23, w0, #0xff
  404878:	b	404450 <fchown@plt+0x26a0>
  40487c:	adrp	x1, 470000 <stdin@@GLIBC_2.17+0x489c0>
  404880:	adrp	x0, 427000 <fchown@plt+0x25250>
  404884:	mov	w5, w23
  404888:	adrp	x4, 42b000 <stdin@@GLIBC_2.17+0x39c0>
  40488c:	ldr	x3, [x1, #1160]
  404890:	add	x4, x4, #0x458
  404894:	ldr	x0, [x0, #1568]
  404898:	adrp	x2, 412000 <fchown@plt+0x10250>
  40489c:	mov	w1, #0x1                   	// #1
  4048a0:	add	x2, x2, #0x20
  4048a4:	bl	401be0 <__fprintf_chk@plt>
  4048a8:	mov	w0, #0x1                   	// #1
  4048ac:	str	w0, [x20, #2388]
  4048b0:	ldr	w0, [x20, #1220]
  4048b4:	cmp	w0, #0x1
  4048b8:	b.gt	40445c <fchown@plt+0x26ac>
  4048bc:	mov	w0, #0xffffffff            	// #-1
  4048c0:	b	40436c <fchown@plt+0x25bc>
  4048c4:	mov	w0, #0x0                   	// #0
  4048c8:	bl	40fb68 <fchown@plt+0xddb8>
  4048cc:	and	w0, w0, #0xff
  4048d0:	b	404544 <fchown@plt+0x2794>
  4048d4:	mov	w0, #0x0                   	// #0
  4048d8:	bl	40fb68 <fchown@plt+0xddb8>
  4048dc:	ldr	w1, [x19, #2148]
  4048e0:	and	w0, w0, #0xff
  4048e4:	ldr	w2, [x22, #1188]
  4048e8:	b	404524 <fchown@plt+0x2774>
  4048ec:	mov	w0, #0x0                   	// #0
  4048f0:	bl	40fb68 <fchown@plt+0xddb8>
  4048f4:	sbfiz	x24, x0, #24, #32
  4048f8:	b	4044ec <fchown@plt+0x273c>
  4048fc:	mov	w0, #0x0                   	// #0
  404900:	bl	40fb68 <fchown@plt+0xddb8>
  404904:	ldr	w2, [x19, #2148]
  404908:	sbfiz	x26, x0, #16, #32
  40490c:	ldr	w1, [x22, #1188]
  404910:	b	4044cc <fchown@plt+0x271c>
  404914:	mov	w0, #0x0                   	// #0
  404918:	bl	40fb68 <fchown@plt+0xddb8>
  40491c:	ldr	w3, [x19, #2148]
  404920:	sbfiz	x28, x0, #8, #32
  404924:	ldr	w1, [x22, #1188]
  404928:	b	4044a8 <fchown@plt+0x26f8>
  40492c:	mov	w0, #0x0                   	// #0
  404930:	bl	40fb68 <fchown@plt+0xddb8>
  404934:	ldr	w2, [x19, #2148]
  404938:	sxtw	x24, w0
  40493c:	ldr	w1, [x22, #1188]
  404940:	b	404488 <fchown@plt+0x26d8>
  404944:	add	x0, sp, #0x80
  404948:	mov	w1, #0x0                   	// #0
  40494c:	bl	40f280 <fchown@plt+0xd4d0>
  404950:	and	w23, w0, #0xffff
  404954:	ldr	w2, [x19, #2148]
  404958:	ldr	w3, [x22, #1188]
  40495c:	cmp	w2, w3
  404960:	b.cs	404c14 <fchown@plt+0x2e64>  // b.hs, b.nlast
  404964:	adrp	x0, 470000 <stdin@@GLIBC_2.17+0x489c0>
  404968:	add	x0, x0, #0x4a8
  40496c:	add	w1, w2, #0x1
  404970:	str	w1, [x19, #2148]
  404974:	ldrb	w22, [x0, w2, uxtw]
  404978:	cmp	w1, w3
  40497c:	b.cs	404d74 <fchown@plt+0x2fc4>  // b.hs, b.nlast
  404980:	adrp	x0, 470000 <stdin@@GLIBC_2.17+0x489c0>
  404984:	add	x0, x0, #0x4a8
  404988:	add	w2, w1, #0x1
  40498c:	str	w2, [x19, #2148]
  404990:	ldrb	w5, [x0, w1, uxtw]
  404994:	lsl	w5, w5, #8
  404998:	orr	w5, w22, w5
  40499c:	cmp	w23, w5
  4049a0:	b.eq	4046d0 <fchown@plt+0x2920>  // b.none
  4049a4:	adrp	x1, 470000 <stdin@@GLIBC_2.17+0x489c0>
  4049a8:	adrp	x0, 427000 <fchown@plt+0x25250>
  4049ac:	mov	w6, w23
  4049b0:	adrp	x4, 42b000 <stdin@@GLIBC_2.17+0x39c0>
  4049b4:	ldr	x3, [x1, #1160]
  4049b8:	add	x4, x4, #0x458
  4049bc:	ldr	x0, [x0, #1568]
  4049c0:	adrp	x2, 412000 <fchown@plt+0x10250>
  4049c4:	mov	w1, #0x1                   	// #1
  4049c8:	add	x2, x2, #0xd8
  4049cc:	bl	401be0 <__fprintf_chk@plt>
  4049d0:	mov	w0, #0x1                   	// #1
  4049d4:	str	w0, [x20, #2388]
  4049d8:	ldr	w0, [x20, #1220]
  4049dc:	cmp	w0, #0x1
  4049e0:	b.gt	4046d0 <fchown@plt+0x2920>
  4049e4:	mov	w0, #0xffffffff            	// #-1
  4049e8:	ldp	x25, x26, [sp, #64]
  4049ec:	ldp	x27, x28, [sp, #80]
  4049f0:	b	40436c <fchown@plt+0x25bc>
  4049f4:	tbnz	x24, #63, 404d84 <fchown@plt+0x2fd4>
  4049f8:	adrp	x0, 470000 <stdin@@GLIBC_2.17+0x489c0>
  4049fc:	add	x1, x0, #0x490
  404a00:	str	x24, [x0, #1168]
  404a04:	str	xzr, [x1, #8]
  404a08:	b	404500 <fchown@plt+0x2750>
  404a0c:	adrp	x1, 470000 <stdin@@GLIBC_2.17+0x489c0>
  404a10:	adrp	x0, 427000 <fchown@plt+0x25250>
  404a14:	adrp	x4, 42b000 <stdin@@GLIBC_2.17+0x39c0>
  404a18:	adrp	x2, 412000 <fchown@plt+0x10250>
  404a1c:	ldr	x3, [x1, #1160]
  404a20:	add	x4, x4, #0x458
  404a24:	ldr	x0, [x0, #1568]
  404a28:	add	x2, x2, #0x80
  404a2c:	mov	w5, w28
  404a30:	mov	w1, #0x1                   	// #1
  404a34:	bl	401be0 <__fprintf_chk@plt>
  404a38:	cbz	w26, 4045ac <fchown@plt+0x27fc>
  404a3c:	add	x0, sp, #0x78
  404a40:	mov	w24, w28
  404a44:	mov	w1, #0x2                   	// #2
  404a48:	bl	40f280 <fchown@plt+0xd4d0>
  404a4c:	cbz	w28, 4045e8 <fchown@plt+0x2838>
  404a50:	adrp	x2, 45b000 <stdin@@GLIBC_2.17+0x339c0>
  404a54:	adrp	x3, 470000 <stdin@@GLIBC_2.17+0x489c0>
  404a58:	adrp	x28, 470000 <stdin@@GLIBC_2.17+0x489c0>
  404a5c:	add	x25, x2, #0x864
  404a60:	add	x27, x3, #0x4a4
  404a64:	add	x28, x28, #0x4a8
  404a68:	ldr	w0, [x25]
  404a6c:	ldr	w1, [x27]
  404a70:	cmp	w0, w1
  404a74:	b.cs	404aac <fchown@plt+0x2cfc>  // b.hs, b.nlast
  404a78:	ldrb	w5, [x28, w0, uxtw]
  404a7c:	add	w4, w0, #0x1
  404a80:	mov	w1, #0x1                   	// #1
  404a84:	add	x0, sp, #0x77
  404a88:	str	w4, [x25]
  404a8c:	strb	w5, [sp, #119]
  404a90:	bl	40f280 <fchown@plt+0xd4d0>
  404a94:	subs	x24, x24, #0x1
  404a98:	b.eq	4045e8 <fchown@plt+0x2838>  // b.none
  404a9c:	ldr	w0, [x25]
  404aa0:	ldr	w1, [x27]
  404aa4:	cmp	w0, w1
  404aa8:	b.cc	404a78 <fchown@plt+0x2cc8>  // b.lo, b.ul, b.last
  404aac:	mov	w0, #0x0                   	// #0
  404ab0:	bl	40fb68 <fchown@plt+0xddb8>
  404ab4:	mov	w4, w0
  404ab8:	mov	w1, #0x1                   	// #1
  404abc:	add	x0, sp, #0x77
  404ac0:	strb	w4, [sp, #119]
  404ac4:	bl	40f280 <fchown@plt+0xd4d0>
  404ac8:	subs	x24, x24, #0x1
  404acc:	b.ne	404a68 <fchown@plt+0x2cb8>  // b.any
  404ad0:	b	4045e8 <fchown@plt+0x2838>
  404ad4:	mov	w2, #0x2                   	// #2
  404ad8:	adrp	x1, 40e000 <fchown@plt+0xc250>
  404adc:	add	x1, x1, #0x1d8
  404ae0:	str	w2, [x21, #104]
  404ae4:	str	x1, [x21, #112]
  404ae8:	mov	w0, w2
  404aec:	ldp	x19, x20, [sp, #16]
  404af0:	ldp	x21, x22, [sp, #32]
  404af4:	ldp	x23, x24, [sp, #48]
  404af8:	ldp	x29, x30, [sp], #144
  404afc:	ret
  404b00:	adrp	x28, 470000 <stdin@@GLIBC_2.17+0x489c0>
  404b04:	add	x24, sp, #0x78
  404b08:	add	x28, x28, #0x4a8
  404b0c:	nop
  404b10:	ldr	w0, [x25]
  404b14:	ldr	w1, [x27]
  404b18:	cmp	w0, w1
  404b1c:	b.cs	404b54 <fchown@plt+0x2da4>  // b.hs, b.nlast
  404b20:	ldrb	w5, [x28, w0, uxtw]
  404b24:	add	w4, w0, #0x1
  404b28:	mov	w1, #0x1                   	// #1
  404b2c:	mov	x0, x24
  404b30:	str	w4, [x25]
  404b34:	strb	w5, [sp, #120]
  404b38:	bl	40f280 <fchown@plt+0xd4d0>
  404b3c:	ldrb	w0, [sp, #120]
  404b40:	cbz	w0, 4046c8 <fchown@plt+0x2918>
  404b44:	ldr	w0, [x25]
  404b48:	ldr	w1, [x27]
  404b4c:	cmp	w0, w1
  404b50:	b.cc	404b20 <fchown@plt+0x2d70>  // b.lo, b.ul, b.last
  404b54:	mov	w0, #0x0                   	// #0
  404b58:	bl	40fb68 <fchown@plt+0xddb8>
  404b5c:	mov	w4, w0
  404b60:	mov	w1, #0x1                   	// #1
  404b64:	mov	x0, x24
  404b68:	strb	w4, [sp, #120]
  404b6c:	bl	40f280 <fchown@plt+0xd4d0>
  404b70:	ldrb	w0, [sp, #120]
  404b74:	cbnz	w0, 404b10 <fchown@plt+0x2d60>
  404b78:	tbz	w23, #4, 4046cc <fchown@plt+0x291c>
  404b7c:	b	404738 <fchown@plt+0x2988>
  404b80:	mov	w0, #0x1                   	// #1
  404b84:	bl	40fb68 <fchown@plt+0xddb8>
  404b88:	ldr	w3, [x19, #2148]
  404b8c:	mov	w24, w0
  404b90:	ldr	w2, [x22, #1188]
  404b94:	and	w0, w0, #0xff
  404b98:	b	4043c4 <fchown@plt+0x2614>
  404b9c:	adrp	x23, 470000 <stdin@@GLIBC_2.17+0x489c0>
  404ba0:	add	x24, sp, #0x78
  404ba4:	add	x23, x23, #0x4a8
  404ba8:	ldr	w0, [x25]
  404bac:	ldr	w1, [x27]
  404bb0:	cmp	w0, w1
  404bb4:	b.cs	404bec <fchown@plt+0x2e3c>  // b.hs, b.nlast
  404bb8:	ldrb	w5, [x23, w0, uxtw]
  404bbc:	add	w4, w0, #0x1
  404bc0:	mov	w1, #0x1                   	// #1
  404bc4:	mov	x0, x24
  404bc8:	str	w4, [x25]
  404bcc:	strb	w5, [sp, #120]
  404bd0:	bl	40f280 <fchown@plt+0xd4d0>
  404bd4:	ldrb	w0, [sp, #120]
  404bd8:	cbz	w0, 4046cc <fchown@plt+0x291c>
  404bdc:	ldr	w0, [x25]
  404be0:	ldr	w1, [x27]
  404be4:	cmp	w0, w1
  404be8:	b.cc	404bb8 <fchown@plt+0x2e08>  // b.lo, b.ul, b.last
  404bec:	mov	w0, #0x0                   	// #0
  404bf0:	bl	40fb68 <fchown@plt+0xddb8>
  404bf4:	mov	w4, w0
  404bf8:	mov	w1, #0x1                   	// #1
  404bfc:	mov	x0, x24
  404c00:	strb	w4, [sp, #120]
  404c04:	bl	40f280 <fchown@plt+0xd4d0>
  404c08:	ldrb	w0, [sp, #120]
  404c0c:	cbnz	w0, 404ba8 <fchown@plt+0x2df8>
  404c10:	b	4046cc <fchown@plt+0x291c>
  404c14:	mov	w0, #0x0                   	// #0
  404c18:	bl	40fb68 <fchown@plt+0xddb8>
  404c1c:	ldr	w3, [x22, #1188]
  404c20:	mov	w22, w0
  404c24:	ldr	w1, [x19, #2148]
  404c28:	b	404978 <fchown@plt+0x2bc8>
  404c2c:	ldr	w0, [x20, #1176]
  404c30:	cbz	w0, 404c54 <fchown@plt+0x2ea4>
  404c34:	ldr	w0, [x20, #1180]
  404c38:	cbz	w0, 404f10 <fchown@plt+0x3160>
  404c3c:	ldr	w0, [x20, #2388]
  404c40:	cbnz	w0, 404c54 <fchown@plt+0x2ea4>
  404c44:	mov	w1, #0x2                   	// #2
  404c48:	mov	w0, #0xfffffffd            	// #-3
  404c4c:	str	w1, [x20, #2388]
  404c50:	b	40436c <fchown@plt+0x25bc>
  404c54:	mov	w0, #0xfffffffd            	// #-3
  404c58:	ldp	x19, x20, [sp, #16]
  404c5c:	ldp	x21, x22, [sp, #32]
  404c60:	ldp	x23, x24, [sp, #48]
  404c64:	ldp	x29, x30, [sp], #144
  404c68:	ret
  404c6c:	adrp	x2, 45b000 <stdin@@GLIBC_2.17+0x339c0>
  404c70:	adrp	x3, 470000 <stdin@@GLIBC_2.17+0x489c0>
  404c74:	adrp	x19, 470000 <stdin@@GLIBC_2.17+0x489c0>
  404c78:	add	x19, x19, #0x4a8
  404c7c:	stp	x25, x26, [sp, #64]
  404c80:	add	x25, x2, #0x864
  404c84:	stp	x27, x28, [sp, #80]
  404c88:	add	x27, x3, #0x4a4
  404c8c:	ldr	w0, [x25]
  404c90:	ldr	w1, [x27]
  404c94:	cmp	w0, w1
  404c98:	b.cs	404d40 <fchown@plt+0x2f90>  // b.hs, b.nlast
  404c9c:	ldrb	w1, [x19, w0, uxtw]
  404ca0:	add	w0, w0, #0x1
  404ca4:	str	w0, [x25]
  404ca8:	cbz	w1, 404c8c <fchown@plt+0x2edc>
  404cac:	ldr	w0, [x20, #1180]
  404cb0:	ldp	x25, x26, [sp, #64]
  404cb4:	ldp	x27, x28, [sp, #80]
  404cb8:	cbnz	w0, 404710 <fchown@plt+0x2960>
  404cbc:	adrp	x1, 470000 <stdin@@GLIBC_2.17+0x489c0>
  404cc0:	adrp	x0, 427000 <fchown@plt+0x25250>
  404cc4:	adrp	x4, 42b000 <stdin@@GLIBC_2.17+0x39c0>
  404cc8:	adrp	x2, 412000 <fchown@plt+0x10250>
  404ccc:	ldr	x3, [x1, #1160]
  404cd0:	add	x4, x4, #0x458
  404cd4:	ldr	x0, [x0, #1568]
  404cd8:	add	x2, x2, #0x170
  404cdc:	mov	w1, #0x1                   	// #1
  404ce0:	bl	401be0 <__fprintf_chk@plt>
  404ce4:	b	404710 <fchown@plt+0x2960>
  404ce8:	mov	w0, #0x0                   	// #0
  404cec:	bl	40fb68 <fchown@plt+0xddb8>
  404cf0:	and	w0, w0, #0xff
  404cf4:	b	4042d0 <fchown@plt+0x2520>
  404cf8:	mov	w0, #0x1                   	// #1
  404cfc:	mov	w24, #0x0                   	// #0
  404d00:	bl	40fb68 <fchown@plt+0xddb8>
  404d04:	str	w0, [sp, #100]
  404d08:	and	w0, w0, #0xff
  404d0c:	b	4043a0 <fchown@plt+0x25f0>
  404d10:	mov	w0, #0x0                   	// #0
  404d14:	bl	40fb68 <fchown@plt+0xddb8>
  404d18:	ldr	w1, [x19, #2148]
  404d1c:	and	w28, w0, #0xff
  404d20:	ldr	w2, [x22, #1188]
  404d24:	strb	w28, [sp, #120]
  404d28:	cmp	w1, w2
  404d2c:	b.cc	404584 <fchown@plt+0x27d4>  // b.lo, b.ul, b.last
  404d30:	mov	w0, #0x0                   	// #0
  404d34:	bl	40fb68 <fchown@plt+0xddb8>
  404d38:	and	w0, w0, #0xff
  404d3c:	b	404598 <fchown@plt+0x27e8>
  404d40:	mov	w0, #0x1                   	// #1
  404d44:	bl	40fb68 <fchown@plt+0xddb8>
  404d48:	str	w0, [sp, #100]
  404d4c:	cbz	w0, 404c8c <fchown@plt+0x2edc>
  404d50:	ldp	x25, x26, [sp, #64]
  404d54:	ldp	x27, x28, [sp, #80]
  404d58:	b	4046fc <fchown@plt+0x294c>
  404d5c:	mov	w0, #0x1                   	// #1
  404d60:	bl	40fb68 <fchown@plt+0xddb8>
  404d64:	str	w0, [sp, #100]
  404d68:	and	w0, w0, #0xff
  404d6c:	strb	w0, [sp, #129]
  404d70:	b	4042dc <fchown@plt+0x252c>
  404d74:	mov	w0, #0x0                   	// #0
  404d78:	bl	40fb68 <fchown@plt+0xddb8>
  404d7c:	lsl	w5, w0, #8
  404d80:	b	404998 <fchown@plt+0x2be8>
  404d84:	ldr	w0, [x20, #1180]
  404d88:	cbz	w0, 404f3c <fchown@plt+0x318c>
  404d8c:	ldr	w0, [x20, #2388]
  404d90:	cbnz	w0, 404d9c <fchown@plt+0x2fec>
  404d94:	mov	w0, #0x2                   	// #2
  404d98:	str	w0, [x20, #2388]
  404d9c:	adrp	x0, 413000 <fchown@plt+0x11250>
  404da0:	ldr	q0, [x0, #1392]
  404da4:	adrp	x0, 470000 <stdin@@GLIBC_2.17+0x489c0>
  404da8:	add	x0, x0, #0x490
  404dac:	str	q0, [x0]
  404db0:	b	404500 <fchown@plt+0x2750>
  404db4:	cbnz	w26, 404f6c <fchown@plt+0x31bc>
  404db8:	ldr	x24, [sp, #104]
  404dbc:	mov	x0, x24
  404dc0:	bl	40f470 <fchown@plt+0xd6c0>
  404dc4:	mov	x28, x0
  404dc8:	bl	401900 <strlen@plt>
  404dcc:	mov	x1, x28
  404dd0:	add	x2, x0, #0x1
  404dd4:	mov	x0, x24
  404dd8:	bl	4018e0 <memmove@plt>
  404ddc:	tbz	w23, #4, 4046cc <fchown@plt+0x291c>
  404de0:	b	404738 <fchown@plt+0x2988>
  404de4:	mov	w0, #0xa01f                	// #40991
  404de8:	cmp	w2, w0
  404dec:	b.eq	404eec <fchown@plt+0x313c>  // b.none
  404df0:	ldr	w0, [x20, #1220]
  404df4:	cbz	w0, 404eac <fchown@plt+0x30fc>
  404df8:	ldr	w0, [x20, #1216]
  404dfc:	cbz	w0, 404eac <fchown@plt+0x30fc>
  404e00:	ldr	w0, [x20, #2392]
  404e04:	cbnz	w0, 404eac <fchown@plt+0x30fc>
  404e08:	ldr	w2, [sp, #100]
  404e0c:	adrp	x1, 40f000 <fchown@plt+0xd250>
  404e10:	add	x1, x1, #0x838
  404e14:	str	wzr, [x21, #104]
  404e18:	str	x1, [x21, #112]
  404e1c:	cmn	w2, #0x1
  404e20:	b.eq	404e30 <fchown@plt+0x3080>  // b.none
  404e24:	ldr	w1, [x19, #2148]
  404e28:	sub	w1, w1, #0x1
  404e2c:	str	w1, [x19, #2148]
  404e30:	mov	w2, #0x1                   	// #1
  404e34:	str	w2, [x20, #1200]
  404e38:	cmn	w24, #0x1
  404e3c:	b.eq	40436c <fchown@plt+0x25bc>  // b.none
  404e40:	mov	w0, w2
  404e44:	add	x1, sp, #0x80
  404e48:	bl	40f7d0 <fchown@plt+0xda20>
  404e4c:	adrp	x1, 470000 <stdin@@GLIBC_2.17+0x489c0>
  404e50:	ldr	x0, [x1, #1152]
  404e54:	add	x0, x0, #0x1
  404e58:	str	x0, [x1, #1152]
  404e5c:	b	404ea0 <fchown@plt+0x30f0>
  404e60:	adrp	x0, 470000 <stdin@@GLIBC_2.17+0x489c0>
  404e64:	add	x0, x0, #0x4a8
  404e68:	mov	w3, #0x4b50                	// #19280
  404e6c:	movk	w3, #0x403, lsl #16
  404e70:	ldr	w0, [x0]
  404e74:	cmp	w0, w3
  404e78:	b.ne	404338 <fchown@plt+0x2588>  // b.any
  404e7c:	adrp	x1, 40e000 <fchown@plt+0xc250>
  404e80:	add	x1, x1, #0x9a8
  404e84:	mov	w0, w23
  404e88:	str	wzr, [x19, #2148]
  404e8c:	str	x1, [x21, #112]
  404e90:	bl	40e878 <fchown@plt+0xcac8>
  404e94:	cbnz	w0, 4048bc <fchown@plt+0x2b0c>
  404e98:	mov	w0, #0x1                   	// #1
  404e9c:	str	w0, [x20, #1200]
  404ea0:	ldr	w0, [x21, #104]
  404ea4:	tbz	w0, #31, 40436c <fchown@plt+0x25bc>
  404ea8:	ldr	w1, [x20, #2384]
  404eac:	cmp	w1, #0x1
  404eb0:	b.ne	4046ec <fchown@plt+0x293c>  // b.any
  404eb4:	adrp	x1, 470000 <stdin@@GLIBC_2.17+0x489c0>
  404eb8:	adrp	x0, 427000 <fchown@plt+0x25250>
  404ebc:	adrp	x4, 42b000 <stdin@@GLIBC_2.17+0x39c0>
  404ec0:	adrp	x2, 412000 <fchown@plt+0x10250>
  404ec4:	ldr	x3, [x1, #1160]
  404ec8:	add	x4, x4, #0x458
  404ecc:	ldr	x0, [x0, #1568]
  404ed0:	add	x2, x2, #0x118
  404ed4:	mov	w1, #0x1                   	// #1
  404ed8:	bl	401be0 <__fprintf_chk@plt>
  404edc:	mov	w1, #0x1                   	// #1
  404ee0:	mov	w0, #0xffffffff            	// #-1
  404ee4:	str	w1, [x20, #2388]
  404ee8:	b	40436c <fchown@plt+0x25bc>
  404eec:	mov	w2, #0x3                   	// #3
  404ef0:	adrp	x1, 40c000 <fchown@plt+0xa250>
  404ef4:	mov	w3, #0x1                   	// #1
  404ef8:	add	x1, x1, #0x8a8
  404efc:	mov	w0, w2
  404f00:	str	w2, [x21, #104]
  404f04:	str	x1, [x21, #112]
  404f08:	str	w3, [x20, #1200]
  404f0c:	b	40436c <fchown@plt+0x25bc>
  404f10:	adrp	x1, 470000 <stdin@@GLIBC_2.17+0x489c0>
  404f14:	adrp	x0, 427000 <fchown@plt+0x25250>
  404f18:	adrp	x4, 42b000 <stdin@@GLIBC_2.17+0x39c0>
  404f1c:	adrp	x2, 412000 <fchown@plt+0x10250>
  404f20:	ldr	x3, [x1, #1160]
  404f24:	add	x4, x4, #0x458
  404f28:	ldr	x0, [x0, #1568]
  404f2c:	add	x2, x2, #0x138
  404f30:	mov	w1, #0x1                   	// #1
  404f34:	bl	401be0 <__fprintf_chk@plt>
  404f38:	b	404c3c <fchown@plt+0x2e8c>
  404f3c:	adrp	x1, 470000 <stdin@@GLIBC_2.17+0x489c0>
  404f40:	adrp	x0, 427000 <fchown@plt+0x25250>
  404f44:	mov	x5, x24
  404f48:	adrp	x4, 42b000 <stdin@@GLIBC_2.17+0x39c0>
  404f4c:	ldr	x3, [x1, #1160]
  404f50:	add	x4, x4, #0x458
  404f54:	ldr	x0, [x0, #1568]
  404f58:	adrp	x2, 412000 <fchown@plt+0x10250>
  404f5c:	mov	w1, #0x1                   	// #1
  404f60:	add	x2, x2, #0x48
  404f64:	bl	401be0 <__fprintf_chk@plt>
  404f68:	b	404d8c <fchown@plt+0x2fdc>
  404f6c:	ldr	x0, [sp, #104]
  404f70:	sub	w1, w28, w0
  404f74:	bl	40f280 <fchown@plt+0xd4d0>
  404f78:	b	404db8 <fchown@plt+0x3008>
  404f7c:	adrp	x2, 470000 <stdin@@GLIBC_2.17+0x489c0>
  404f80:	adrp	x1, 427000 <fchown@plt+0x25250>
  404f84:	mov	w5, w0
  404f88:	adrp	x4, 42b000 <stdin@@GLIBC_2.17+0x39c0>
  404f8c:	ldr	x3, [x2, #1160]
  404f90:	add	x4, x4, #0x458
  404f94:	ldr	x0, [x1, #1568]
  404f98:	adrp	x2, 411000 <fchown@plt+0xf250>
  404f9c:	mov	w1, #0x1                   	// #1
  404fa0:	add	x2, x2, #0xfc8
  404fa4:	bl	401be0 <__fprintf_chk@plt>
  404fa8:	mov	w1, #0x1                   	// #1
  404fac:	mov	w0, #0xffffffff            	// #-1
  404fb0:	str	w1, [x20, #2388]
  404fb4:	b	40436c <fchown@plt+0x25bc>
  404fb8:	adrp	x1, 470000 <stdin@@GLIBC_2.17+0x489c0>
  404fbc:	adrp	x0, 427000 <fchown@plt+0x25250>
  404fc0:	adrp	x4, 42b000 <stdin@@GLIBC_2.17+0x39c0>
  404fc4:	adrp	x2, 411000 <fchown@plt+0xf250>
  404fc8:	ldr	x3, [x1, #1160]
  404fcc:	add	x4, x4, #0x458
  404fd0:	ldr	x0, [x0, #1568]
  404fd4:	add	x2, x2, #0xff8
  404fd8:	b	404ed4 <fchown@plt+0x3124>
  404fdc:	adrp	x0, 412000 <fchown@plt+0x10250>
  404fe0:	add	x0, x0, #0xb0
  404fe4:	bl	40f628 <fchown@plt+0xd878>
  404fe8:	stp	x29, x30, [sp, #-64]!
  404fec:	mov	x29, sp
  404ff0:	stp	x19, x20, [sp, #16]
  404ff4:	adrp	x19, 427000 <fchown@plt+0x25250>
  404ff8:	add	x19, x19, #0x680
  404ffc:	stp	x21, x22, [sp, #32]
  405000:	ldr	w0, [x19, #1220]
  405004:	ldr	w21, [x19, #2392]
  405008:	str	x23, [sp, #48]
  40500c:	orr	w0, w21, w0
  405010:	cbnz	w0, 405030 <fchown@plt+0x3280>
  405014:	ldrb	w0, [x19, #2396]
  405018:	cbnz	w0, 405260 <fchown@plt+0x34b0>
  40501c:	ldr	w0, [x19, #2400]
  405020:	cmp	w0, #0x0
  405024:	cset	w0, eq  // eq = none
  405028:	bl	401cf0 <isatty@plt>
  40502c:	cbnz	w0, 405260 <fchown@plt+0x34b0>
  405030:	adrp	x0, 412000 <fchown@plt+0x10250>
  405034:	adrp	x5, 412000 <fchown@plt+0x10250>
  405038:	add	x0, x0, #0x238
  40503c:	add	x5, x5, #0x230
  405040:	adrp	x4, 460000 <stdin@@GLIBC_2.17+0x389c0>
  405044:	add	x4, x4, #0x80
  405048:	adrp	x3, 42b000 <stdin@@GLIBC_2.17+0x39c0>
  40504c:	add	x3, x3, #0x458
  405050:	ldr	w1, [x0]
  405054:	add	x22, x19, #0x8d0
  405058:	ldur	w6, [x0, #3]
  40505c:	mov	x2, x22
  405060:	ldr	w7, [x5]
  405064:	mov	w0, #0x0                   	// #0
  405068:	ldrh	w5, [x5, #4]
  40506c:	str	w1, [x4]
  405070:	mov	w1, #0x0                   	// #0
  405074:	str	w7, [x3]
  405078:	stur	w6, [x4, #3]
  40507c:	strh	w5, [x3, #4]
  405080:	bl	401d10 <__fxstat@plt>
  405084:	cbnz	w0, 4052ac <fchown@plt+0x34fc>
  405088:	adrp	x0, 470000 <stdin@@GLIBC_2.17+0x489c0>
  40508c:	add	x0, x0, #0x490
  405090:	adrp	x3, 45b000 <stdin@@GLIBC_2.17+0x339c0>
  405094:	ldr	w1, [x22, #16]
  405098:	mov	x2, #0xffffffffffffffff    	// #-1
  40509c:	adrp	x20, 427000 <fchown@plt+0x25250>
  4050a0:	str	x2, [x3, #2160]
  4050a4:	and	w1, w1, #0xf000
  4050a8:	str	x2, [x0, #8]
  4050ac:	add	x20, x20, #0x290
  4050b0:	cmp	w1, #0x8, lsl #12
  4050b4:	b.eq	405170 <fchown@plt+0x33c0>  // b.none
  4050b8:	bl	40f2e8 <fchown@plt+0xd538>
  4050bc:	adrp	x23, 460000 <stdin@@GLIBC_2.17+0x389c0>
  4050c0:	ldr	w1, [x19, #2400]
  4050c4:	mov	w0, #0x1                   	// #1
  4050c8:	str	wzr, [x23, #120]
  4050cc:	str	w0, [x19, #1216]
  4050d0:	str	wzr, [x19, #2384]
  4050d4:	strb	w0, [x19, #2404]
  4050d8:	cbnz	w1, 405190 <fchown@plt+0x33e0>
  4050dc:	ldr	w0, [x19, #2392]
  4050e0:	cbnz	w0, 4051a8 <fchown@plt+0x33f8>
  4050e4:	adrp	x22, 470000 <stdin@@GLIBC_2.17+0x489c0>
  4050e8:	adrp	x21, 45b000 <stdin@@GLIBC_2.17+0x339c0>
  4050ec:	add	x22, x22, #0x4a4
  4050f0:	add	x21, x21, #0x864
  4050f4:	ldr	x2, [x20, #112]
  4050f8:	mov	w1, #0x1                   	// #1
  4050fc:	mov	w0, #0x0                   	// #0
  405100:	blr	x2
  405104:	cbnz	w0, 40515c <fchown@plt+0x33ac>
  405108:	ldr	w0, [x19, #2400]
  40510c:	cbz	w0, 405144 <fchown@plt+0x3394>
  405110:	ldr	w0, [x19, #1200]
  405114:	cbnz	w0, 405144 <fchown@plt+0x3394>
  405118:	ldr	w0, [x21]
  40511c:	ldr	w1, [x22]
  405120:	cmp	w0, w1
  405124:	b.eq	4051c4 <fchown@plt+0x3414>  // b.none
  405128:	ldr	w0, [x23, #120]
  40512c:	bl	404250 <fchown@plt+0x24a0>
  405130:	str	w0, [x20, #104]
  405134:	tbnz	w0, #31, 40515c <fchown@plt+0x33ac>
  405138:	adrp	x0, 470000 <stdin@@GLIBC_2.17+0x489c0>
  40513c:	str	xzr, [x0, #1152]
  405140:	b	4050f4 <fchown@plt+0x3344>
  405144:	ldr	w0, [x19, #1176]
  405148:	cbz	w0, 40515c <fchown@plt+0x33ac>
  40514c:	ldr	w0, [x19, #2408]
  405150:	cbnz	w0, 405234 <fchown@plt+0x3484>
  405154:	ldr	w0, [x19, #2400]
  405158:	cbz	w0, 4051ec <fchown@plt+0x343c>
  40515c:	ldp	x19, x20, [sp, #16]
  405160:	ldp	x21, x22, [sp, #32]
  405164:	ldr	x23, [sp, #48]
  405168:	ldp	x29, x30, [sp], #64
  40516c:	ret
  405170:	ldr	x1, [x22, #48]
  405174:	str	x1, [x3, #2160]
  405178:	ldr	w1, [x20, #120]
  40517c:	cbnz	w1, 4051e4 <fchown@plt+0x3434>
  405180:	add	x1, x19, #0x8d0
  405184:	ldur	q0, [x1, #88]
  405188:	str	q0, [x0]
  40518c:	b	4050b8 <fchown@plt+0x3308>
  405190:	mov	w0, #0x0                   	// #0
  405194:	bl	404250 <fchown@plt+0x24a0>
  405198:	str	w0, [x20, #104]
  40519c:	tbz	w0, #31, 4050dc <fchown@plt+0x332c>
  4051a0:	ldr	w0, [x19, #2388]
  4051a4:	bl	404058 <fchown@plt+0x22a8>
  4051a8:	ldr	w0, [x23, #120]
  4051ac:	ldr	w1, [x20, #104]
  4051b0:	ldp	x19, x20, [sp, #16]
  4051b4:	ldp	x21, x22, [sp, #32]
  4051b8:	ldr	x23, [sp, #48]
  4051bc:	ldp	x29, x30, [sp], #64
  4051c0:	b	403cf0 <fchown@plt+0x1f40>
  4051c4:	cmp	w0, #0x8, lsl #12
  4051c8:	b.ne	405144 <fchown@plt+0x3394>  // b.any
  4051cc:	mov	w0, #0x1                   	// #1
  4051d0:	bl	40fb68 <fchown@plt+0xddb8>
  4051d4:	cmn	w0, #0x1
  4051d8:	b.eq	405144 <fchown@plt+0x3394>  // b.none
  4051dc:	str	wzr, [x21]
  4051e0:	b	405128 <fchown@plt+0x3378>
  4051e4:	cbz	w21, 4050b8 <fchown@plt+0x3308>
  4051e8:	b	405180 <fchown@plt+0x33d0>
  4051ec:	adrp	x19, 427000 <fchown@plt+0x25250>
  4051f0:	adrp	x2, 478000 <stdin@@GLIBC_2.17+0x509c0>
  4051f4:	adrp	x0, 470000 <stdin@@GLIBC_2.17+0x489c0>
  4051f8:	adrp	x1, 42b000 <stdin@@GLIBC_2.17+0x39c0>
  4051fc:	ldr	x3, [x2, #1256]
  405200:	ldr	x1, [x1, #2136]
  405204:	ldr	x2, [x19, #1568]
  405208:	ldr	x0, [x0, #1152]
  40520c:	sub	x0, x0, x3
  405210:	sub	x0, x1, x0
  405214:	bl	40fce8 <fchown@plt+0xdf38>
  405218:	ldr	x1, [x19, #1568]
  40521c:	mov	w0, #0xa                   	// #10
  405220:	ldp	x19, x20, [sp, #16]
  405224:	ldp	x21, x22, [sp, #32]
  405228:	ldr	x23, [sp, #48]
  40522c:	ldp	x29, x30, [sp], #64
  405230:	b	401990 <fputc@plt>
  405234:	adrp	x1, 427000 <fchown@plt+0x25250>
  405238:	adrp	x0, 412000 <fchown@plt+0x10250>
  40523c:	ldp	x19, x20, [sp, #16]
  405240:	add	x0, x0, #0x258
  405244:	ldp	x21, x22, [sp, #32]
  405248:	mov	x2, #0x4                   	// #4
  40524c:	ldr	x23, [sp, #48]
  405250:	ldp	x29, x30, [sp], #64
  405254:	ldr	x3, [x1, #1568]
  405258:	mov	x1, #0x1                   	// #1
  40525c:	b	401c80 <fwrite@plt>
  405260:	ldr	w0, [x19, #1180]
  405264:	cbnz	w0, 4052a4 <fchown@plt+0x34f4>
  405268:	ldr	w1, [x19, #2400]
  40526c:	adrp	x0, 427000 <fchown@plt+0x25250>
  405270:	adrp	x2, 470000 <stdin@@GLIBC_2.17+0x489c0>
  405274:	ldr	x0, [x0, #1568]
  405278:	ldr	x6, [x2, #1160]
  40527c:	cbz	w1, 4052f4 <fchown@plt+0x3544>
  405280:	adrp	x4, 412000 <fchown@plt+0x10250>
  405284:	adrp	x5, 412000 <fchown@plt+0x10250>
  405288:	add	x4, x4, #0x1b8
  40528c:	add	x5, x5, #0x1c8
  405290:	adrp	x2, 412000 <fchown@plt+0x10250>
  405294:	mov	x3, x6
  405298:	add	x2, x2, #0x1d0
  40529c:	mov	w1, #0x1                   	// #1
  4052a0:	bl	401be0 <__fprintf_chk@plt>
  4052a4:	mov	w0, #0x1                   	// #1
  4052a8:	bl	404058 <fchown@plt+0x22a8>
  4052ac:	bl	401d60 <__errno_location@plt>
  4052b0:	mov	x20, x0
  4052b4:	adrp	x1, 427000 <fchown@plt+0x25250>
  4052b8:	adrp	x3, 470000 <stdin@@GLIBC_2.17+0x489c0>
  4052bc:	adrp	x2, 412000 <fchown@plt+0x10250>
  4052c0:	add	x2, x2, #0x240
  4052c4:	ldr	x3, [x3, #1160]
  4052c8:	ldr	x0, [x1, #1568]
  4052cc:	mov	w1, #0x1                   	// #1
  4052d0:	ldr	w21, [x20]
  4052d4:	bl	401be0 <__fprintf_chk@plt>
  4052d8:	str	w21, [x20]
  4052dc:	adrp	x0, 412000 <fchown@plt+0x10250>
  4052e0:	add	x0, x0, #0x248
  4052e4:	bl	401930 <perror@plt>
  4052e8:	mov	w0, #0x1                   	// #1
  4052ec:	str	w0, [x19, #2388]
  4052f0:	bl	404058 <fchown@plt+0x22a8>
  4052f4:	adrp	x4, 412000 <fchown@plt+0x10250>
  4052f8:	adrp	x5, 412000 <fchown@plt+0x10250>
  4052fc:	add	x4, x4, #0x1a8
  405300:	add	x5, x5, #0x770
  405304:	b	405290 <fchown@plt+0x34e0>
  405308:	sub	sp, sp, #0x530
  40530c:	stp	x29, x30, [sp]
  405310:	mov	x29, sp
  405314:	stp	x19, x20, [sp, #16]
  405318:	adrp	x19, 427000 <fchown@plt+0x25250>
  40531c:	add	x19, x19, #0x680
  405320:	stp	x23, x24, [sp, #48]
  405324:	stp	x27, x28, [sp, #80]
  405328:	adrp	x27, 427000 <fchown@plt+0x25250>
  40532c:	add	x23, x27, #0x290
  405330:	ldr	x1, [x19, #1160]
  405334:	stp	x21, x22, [sp, #32]
  405338:	mov	x21, x0
  40533c:	str	x1, [x23, #128]
  405340:	bl	401900 <strlen@plt>
  405344:	cmp	x0, #0x3fe
  405348:	b.hi	405468 <fchown@plt+0x36b8>  // b.pmore
  40534c:	add	x2, x0, #0x1
  405350:	mov	x1, x21
  405354:	mov	x3, #0x400                 	// #1024
  405358:	adrp	x20, 42b000 <stdin@@GLIBC_2.17+0x39c0>
  40535c:	add	x20, x20, #0x458
  405360:	mov	x0, x20
  405364:	bl	401a10 <__memcpy_chk@plt>
  405368:	bl	4040e8 <fchown@plt+0x2338>
  40536c:	mov	w4, w0
  405370:	tbz	w0, #31, 4054c0 <fchown@plt+0x3710>
  405374:	stp	x25, x26, [sp, #64]
  405378:	bl	401d60 <__errno_location@plt>
  40537c:	ldr	w1, [x19, #2400]
  405380:	ldr	w25, [x0]
  405384:	mov	x24, x0
  405388:	cbz	w1, 406124 <fchown@plt+0x4374>
  40538c:	cmp	w25, #0x2
  405390:	b.ne	406124 <fchown@plt+0x4374>  // b.any
  405394:	mov	x0, x20
  405398:	bl	403b58 <fchown@plt+0x1da8>
  40539c:	cbnz	x0, 40661c <fchown@plt+0x486c>
  4053a0:	mov	x0, x20
  4053a4:	bl	401900 <strlen@plt>
  4053a8:	mov	x26, x0
  4053ac:	adrp	x1, 412000 <fchown@plt+0x10250>
  4053b0:	ldr	x0, [x19, #1160]
  4053b4:	add	x1, x1, #0x278
  4053b8:	str	x26, [sp, #96]
  4053bc:	add	x22, x23, #0x80
  4053c0:	str	w25, [sp, #104]
  4053c4:	mov	w25, #0x0                   	// #0
  4053c8:	bl	401c00 <strcmp@plt>
  4053cc:	cmp	w0, #0x0
  4053d0:	add	x0, x23, #0x88
  4053d4:	csel	x22, x0, x22, eq  // eq = none
  4053d8:	b	405434 <fchown@plt+0x3684>
  4053dc:	add	x2, x0, #0x1
  4053e0:	adrp	x0, 42b000 <stdin@@GLIBC_2.17+0x39c0>
  4053e4:	add	x0, x0, #0x858
  4053e8:	mov	x1, x26
  4053ec:	sub	x3, x0, x28
  4053f0:	mov	x0, x28
  4053f4:	bl	401a10 <__memcpy_chk@plt>
  4053f8:	bl	4040e8 <fchown@plt+0x2338>
  4053fc:	mov	w4, w0
  405400:	tbz	w0, #31, 4054bc <fchown@plt+0x370c>
  405404:	ldr	w28, [x24]
  405408:	cmp	w28, #0x2
  40540c:	b.ne	4059ac <fchown@plt+0x3bfc>  // b.any
  405410:	ldr	x28, [x19, #1160]
  405414:	mov	x0, x26
  405418:	mov	x1, x28
  40541c:	bl	401c00 <strcmp@plt>
  405420:	ldr	x1, [x22, #8]!
  405424:	cmp	w0, #0x0
  405428:	ldr	w0, [sp, #104]
  40542c:	csel	w25, w25, w0, ne  // ne = any
  405430:	cbz	x1, 405a0c <fchown@plt+0x3c5c>
  405434:	mov	x1, x21
  405438:	mov	x2, #0x400                 	// #1024
  40543c:	ldr	x26, [x22]
  405440:	mov	x0, x20
  405444:	bl	401c50 <__stpcpy_chk@plt>
  405448:	mov	x28, x0
  40544c:	mov	x0, x26
  405450:	bl	401900 <strlen@plt>
  405454:	ldr	x1, [sp, #96]
  405458:	add	x1, x1, x0
  40545c:	cmp	x1, #0x3ff
  405460:	b.ls	4053dc <fchown@plt+0x362c>  // b.plast
  405464:	ldp	x25, x26, [sp, #64]
  405468:	adrp	x1, 470000 <stdin@@GLIBC_2.17+0x489c0>
  40546c:	adrp	x0, 427000 <fchown@plt+0x25250>
  405470:	mov	x4, x21
  405474:	ldr	x3, [x1, #1160]
  405478:	adrp	x2, 412000 <fchown@plt+0x10250>
  40547c:	ldr	x0, [x0, #1568]
  405480:	add	x2, x2, #0x280
  405484:	mov	w1, #0x1                   	// #1
  405488:	bl	401be0 <__fprintf_chk@plt>
  40548c:	adrp	x1, 460000 <stdin@@GLIBC_2.17+0x389c0>
  405490:	mov	w2, #0xffffffff            	// #-1
  405494:	mov	w0, #0x1                   	// #1
  405498:	str	w0, [x19, #2388]
  40549c:	str	w2, [x1, #120]
  4054a0:	ldp	x29, x30, [sp]
  4054a4:	ldp	x19, x20, [sp, #16]
  4054a8:	ldp	x21, x22, [sp, #32]
  4054ac:	ldp	x23, x24, [sp, #48]
  4054b0:	ldp	x27, x28, [sp, #80]
  4054b4:	add	sp, sp, #0x530
  4054b8:	ret
  4054bc:	ldp	x25, x26, [sp, #64]
  4054c0:	adrp	x22, 460000 <stdin@@GLIBC_2.17+0x389c0>
  4054c4:	ldr	w1, [x19, #2272]
  4054c8:	add	x2, x19, #0x8d0
  4054cc:	str	w4, [x22, #120]
  4054d0:	and	w0, w1, #0xf000
  4054d4:	cmp	w0, #0x4, lsl #12
  4054d8:	b.eq	405528 <fchown@plt+0x3778>  // b.none
  4054dc:	ldr	w3, [x19, #1216]
  4054e0:	cbnz	w3, 4056f8 <fchown@plt+0x3948>
  4054e4:	cmp	w0, #0x8, lsl #12
  4054e8:	b.eq	405668 <fchown@plt+0x38b8>  // b.none
  4054ec:	ldr	w0, [x19, #1180]
  4054f0:	cbz	w0, 405b2c <fchown@plt+0x3d7c>
  4054f4:	ldr	w0, [x19, #2388]
  4054f8:	cbnz	w0, 405504 <fchown@plt+0x3754>
  4054fc:	mov	w0, #0x2                   	// #2
  405500:	str	w0, [x19, #2388]
  405504:	mov	w0, w4
  405508:	bl	401b40 <close@plt>
  40550c:	ldp	x29, x30, [sp]
  405510:	ldp	x19, x20, [sp, #16]
  405514:	ldp	x21, x22, [sp, #32]
  405518:	ldp	x23, x24, [sp, #48]
  40551c:	ldp	x27, x28, [sp, #80]
  405520:	add	sp, sp, #0x530
  405524:	ret
  405528:	ldr	w0, [x19, #2412]
  40552c:	cbz	w0, 4056d4 <fchown@plt+0x3924>
  405530:	mov	w0, w4
  405534:	str	w4, [sp, #96]
  405538:	bl	401b80 <fdopendir@plt>
  40553c:	mov	x20, x0
  405540:	ldr	w4, [sp, #96]
  405544:	cbz	x0, 406170 <fchown@plt+0x43c0>
  405548:	mov	w1, #0x0                   	// #0
  40554c:	bl	410568 <fchown@plt+0xe7b8>
  405550:	mov	x24, x0
  405554:	cbz	x0, 4061c4 <fchown@plt+0x4414>
  405558:	mov	x0, x20
  40555c:	bl	401b30 <closedir@plt>
  405560:	cbnz	w0, 4060e0 <fchown@plt+0x4330>
  405564:	ldrb	w0, [x24]
  405568:	mov	x20, x24
  40556c:	cbz	w0, 405ac4 <fchown@plt+0x3d14>
  405570:	add	x27, sp, #0x12f
  405574:	stp	x25, x26, [sp, #64]
  405578:	adrp	x25, 412000 <fchown@plt+0x10250>
  40557c:	adrp	x26, 470000 <stdin@@GLIBC_2.17+0x489c0>
  405580:	add	x25, x25, #0x2a0
  405584:	b	4055a0 <fchown@plt+0x37f0>
  405588:	ldrb	w0, [x20, #1]
  40558c:	cbnz	w0, 4055b8 <fchown@plt+0x3808>
  405590:	add	x1, x22, #0x1
  405594:	add	x20, x20, x1
  405598:	ldrb	w0, [x20]
  40559c:	cbz	w0, 405ac0 <fchown@plt+0x3d10>
  4055a0:	mov	x0, x20
  4055a4:	bl	401900 <strlen@plt>
  4055a8:	ldrb	w2, [x20]
  4055ac:	mov	x22, x0
  4055b0:	cmp	w2, #0x2e
  4055b4:	b.eq	405588 <fchown@plt+0x37d8>  // b.none
  4055b8:	ldrb	w0, [x20]
  4055bc:	cmp	w0, #0x2e
  4055c0:	b.ne	4055d8 <fchown@plt+0x3828>  // b.any
  4055c4:	ldrb	w0, [x20, #1]
  4055c8:	cmp	w0, #0x2e
  4055cc:	b.ne	4055d8 <fchown@plt+0x3828>  // b.any
  4055d0:	ldrb	w0, [x20, #2]
  4055d4:	cbz	w0, 405590 <fchown@plt+0x37e0>
  4055d8:	mov	x0, x21
  4055dc:	bl	401900 <strlen@plt>
  4055e0:	mov	x23, x0
  4055e4:	add	x0, x0, x22
  4055e8:	cmp	x0, #0x3fd
  4055ec:	b.hi	405980 <fchown@plt+0x3bd0>  // b.pmore
  4055f0:	add	x28, x23, #0x1
  4055f4:	mov	x1, x21
  4055f8:	mov	x2, x28
  4055fc:	mov	x3, #0x400                 	// #1024
  405600:	add	x0, sp, #0x130
  405604:	bl	401a10 <__memcpy_chk@plt>
  405608:	add	x0, sp, #0x130
  40560c:	bl	410420 <fchown@plt+0xe670>
  405610:	ldrb	w0, [x0]
  405614:	cbz	w0, 405634 <fchown@plt+0x3884>
  405618:	ldrb	w0, [x27, x23]
  40561c:	cmp	w0, #0x2f
  405620:	b.eq	405634 <fchown@plt+0x3884>  // b.none
  405624:	add	x1, sp, #0x130
  405628:	mov	w0, #0x2f                  	// #47
  40562c:	strb	w0, [x1, x23]
  405630:	mov	x23, x28
  405634:	add	x0, sp, #0x130
  405638:	mov	x1, x20
  40563c:	add	x0, x0, x23
  405640:	bl	401cb0 <strcpy@plt>
  405644:	ldrb	w0, [sp, #304]
  405648:	cmp	w0, #0x2d
  40564c:	b.ne	405a5c <fchown@plt+0x3cac>  // b.any
  405650:	ldrb	w0, [sp, #305]
  405654:	cbnz	w0, 405a5c <fchown@plt+0x3cac>
  405658:	ldr	w23, [x19, #1216]
  40565c:	bl	404fe8 <fchown@plt+0x3238>
  405660:	str	w23, [x19, #1216]
  405664:	b	405590 <fchown@plt+0x37e0>
  405668:	tbnz	w1, #11, 405ad0 <fchown@plt+0x3d20>
  40566c:	tbnz	w1, #10, 405c3c <fchown@plt+0x3e8c>
  405670:	ldr	w0, [x19, #1220]
  405674:	cbnz	w0, 405b94 <fchown@plt+0x3de4>
  405678:	tbnz	w1, #9, 406338 <fchown@plt+0x4588>
  40567c:	ldr	w0, [x2, #20]
  405680:	cmp	w0, #0x1
  405684:	b.ls	405b94 <fchown@plt+0x3de4>  // b.plast
  405688:	ldr	w1, [x19, #1180]
  40568c:	cbnz	w1, 4054f4 <fchown@plt+0x3744>
  405690:	adrp	x2, 427000 <fchown@plt+0x25250>
  405694:	adrp	x1, 470000 <stdin@@GLIBC_2.17+0x489c0>
  405698:	cmp	w0, #0x2
  40569c:	mov	w5, w0
  4056a0:	ldr	x3, [x1, #1160]
  4056a4:	mov	w1, #0x73                  	// #115
  4056a8:	ldr	x0, [x2, #1568]
  4056ac:	mov	x4, x20
  4056b0:	sub	x5, x5, #0x1
  4056b4:	mov	w6, #0x20                  	// #32
  4056b8:	adrp	x2, 412000 <fchown@plt+0x10250>
  4056bc:	csel	w6, w6, w1, eq  // eq = none
  4056c0:	add	x2, x2, #0x3b0
  4056c4:	mov	w1, #0x1                   	// #1
  4056c8:	bl	401be0 <__fprintf_chk@plt>
  4056cc:	ldr	w4, [x22, #120]
  4056d0:	b	4054f4 <fchown@plt+0x3744>
  4056d4:	mov	w0, w4
  4056d8:	bl	401b40 <close@plt>
  4056dc:	ldr	w0, [x19, #1180]
  4056e0:	cbz	w0, 405c14 <fchown@plt+0x3e64>
  4056e4:	ldr	w0, [x19, #2388]
  4056e8:	cbnz	w0, 40550c <fchown@plt+0x375c>
  4056ec:	mov	w0, #0x2                   	// #2
  4056f0:	str	w0, [x19, #2388]
  4056f4:	b	40550c <fchown@plt+0x375c>
  4056f8:	adrp	x1, 470000 <stdin@@GLIBC_2.17+0x489c0>
  4056fc:	add	x24, x1, #0x490
  405700:	adrp	x3, 45b000 <stdin@@GLIBC_2.17+0x339c0>
  405704:	str	x1, [sp, #128]
  405708:	mov	x1, #0xffffffffffffffff    	// #-1
  40570c:	cmp	w0, #0x8, lsl #12
  405710:	str	x1, [x3, #2160]
  405714:	str	x1, [x24, #8]
  405718:	b.eq	405b04 <fchown@plt+0x3d54>  // b.none
  40571c:	ldr	w0, [x19, #2392]
  405720:	cbz	w0, 405954 <fchown@plt+0x3ba4>
  405724:	stp	x25, x26, [sp, #64]
  405728:	mov	x1, x20
  40572c:	mov	x2, #0x400                 	// #1024
  405730:	adrp	x21, 460000 <stdin@@GLIBC_2.17+0x389c0>
  405734:	add	x21, x21, #0x80
  405738:	mov	x0, x21
  40573c:	bl	401a80 <__strcpy_chk@plt>
  405740:	mov	x0, x21
  405744:	bl	403b58 <fchown@plt+0x1da8>
  405748:	ldr	w1, [x19, #2400]
  40574c:	mov	x25, x0
  405750:	cbz	w1, 405a68 <fchown@plt+0x3cb8>
  405754:	cbz	x0, 405b58 <fchown@plt+0x3da8>
  405758:	bl	40f3e8 <fchown@plt+0xd638>
  40575c:	adrp	x1, 412000 <fchown@plt+0x10250>
  405760:	mov	x0, x25
  405764:	add	x1, x1, #0x408
  405768:	bl	401c00 <strcmp@plt>
  40576c:	cbz	w0, 405d6c <fchown@plt+0x3fbc>
  405770:	adrp	x1, 412000 <fchown@plt+0x10250>
  405774:	mov	x0, x25
  405778:	add	x1, x1, #0x410
  40577c:	bl	401c00 <strcmp@plt>
  405780:	cbz	w0, 405d6c <fchown@plt+0x3fbc>
  405784:	strb	wzr, [x25]
  405788:	ldp	x25, x26, [sp, #64]
  40578c:	nop
  405790:	bl	40f2e8 <fchown@plt+0xd538>
  405794:	ldr	w0, [x19, #2400]
  405798:	str	wzr, [x19, #2384]
  40579c:	cbnz	w0, 405bd8 <fchown@plt+0x3e28>
  4057a0:	ldr	w0, [x19, #2392]
  4057a4:	cbnz	w0, 405bf4 <fchown@plt+0x3e44>
  4057a8:	ldr	w0, [x19, #1216]
  4057ac:	stp	x25, x26, [sp, #64]
  4057b0:	str	w0, [sp, #104]
  4057b4:	cbz	w0, 405c70 <fchown@plt+0x3ec0>
  4057b8:	adrp	x25, 45b000 <stdin@@GLIBC_2.17+0x339c0>
  4057bc:	add	x26, x25, #0x860
  4057c0:	mov	w0, #0x1                   	// #1
  4057c4:	adrp	x6, 45b000 <stdin@@GLIBC_2.17+0x339c0>
  4057c8:	str	w0, [x25, #2144]
  4057cc:	ldr	w1, [x6, #2152]
  4057d0:	ldr	w0, [x19, #1176]
  4057d4:	cbnz	w1, 4057e8 <fchown@plt+0x3a38>
  4057d8:	ldr	w1, [x23, #124]
  4057dc:	cmp	w1, #0x0
  4057e0:	cset	w1, eq  // eq = none
  4057e4:	str	w1, [x6, #2152]
  4057e8:	cbnz	w0, 405d8c <fchown@plt+0x3fdc>
  4057ec:	adrp	x28, 460000 <stdin@@GLIBC_2.17+0x389c0>
  4057f0:	add	x28, x28, #0x78
  4057f4:	adrp	x0, 470000 <stdin@@GLIBC_2.17+0x489c0>
  4057f8:	add	x0, x0, #0x4a4
  4057fc:	str	x0, [sp, #104]
  405800:	adrp	x0, 45b000 <stdin@@GLIBC_2.17+0x339c0>
  405804:	add	x0, x0, #0x864
  405808:	ldr	w1, [x26]
  40580c:	str	x0, [sp, #96]
  405810:	ldr	w0, [x28]
  405814:	ldr	x2, [x23, #112]
  405818:	blr	x2
  40581c:	cbnz	w0, 405874 <fchown@plt+0x3ac4>
  405820:	ldr	w0, [x19, #2400]
  405824:	cbz	w0, 405880 <fchown@plt+0x3ad0>
  405828:	ldr	w0, [x19, #1200]
  40582c:	cbnz	w0, 405880 <fchown@plt+0x3ad0>
  405830:	ldr	x0, [sp, #104]
  405834:	ldr	w1, [x0]
  405838:	ldr	x0, [sp, #96]
  40583c:	ldr	w0, [x0]
  405840:	cmp	w0, w1
  405844:	b.eq	40614c <fchown@plt+0x439c>  // b.none
  405848:	ldr	w0, [x28]
  40584c:	bl	404250 <fchown@plt+0x24a0>
  405850:	str	w0, [x23, #104]
  405854:	tbnz	w0, #31, 405880 <fchown@plt+0x3ad0>
  405858:	adrp	x0, 470000 <stdin@@GLIBC_2.17+0x489c0>
  40585c:	ldr	w1, [x26]
  405860:	ldr	x2, [x23, #112]
  405864:	str	xzr, [x0, #1152]
  405868:	ldr	w0, [x28]
  40586c:	blr	x2
  405870:	cbz	w0, 405820 <fchown@plt+0x3a70>
  405874:	mov	w0, #0xffffffff            	// #-1
  405878:	str	w0, [x23, #104]
  40587c:	nop
  405880:	ldr	w0, [x22, #120]
  405884:	bl	401b40 <close@plt>
  405888:	cbnz	w0, 405c10 <fchown@plt+0x3e60>
  40588c:	ldr	w0, [x19, #1216]
  405890:	cbz	w0, 405dac <fchown@plt+0x3ffc>
  405894:	ldr	w0, [x23, #104]
  405898:	cmn	w0, #0x1
  40589c:	b.eq	405bd0 <fchown@plt+0x3e20>  // b.none
  4058a0:	ldr	w0, [x19, #1176]
  4058a4:	cbz	w0, 405bd0 <fchown@plt+0x3e20>
  4058a8:	ldr	w0, [x19, #2408]
  4058ac:	adrp	x5, 427000 <fchown@plt+0x25250>
  4058b0:	ldr	x2, [x5, #1568]
  4058b4:	cbnz	w0, 406314 <fchown@plt+0x4564>
  4058b8:	ldr	w0, [x19, #2400]
  4058bc:	adrp	x1, 42b000 <stdin@@GLIBC_2.17+0x39c0>
  4058c0:	adrp	x4, 470000 <stdin@@GLIBC_2.17+0x489c0>
  4058c4:	adrp	x3, 478000 <stdin@@GLIBC_2.17+0x509c0>
  4058c8:	str	x5, [sp, #96]
  4058cc:	ldr	x1, [x1, #2136]
  4058d0:	ldr	x4, [x4, #1152]
  4058d4:	ldr	x3, [x3, #1256]
  4058d8:	cbz	w0, 406300 <fchown@plt+0x4550>
  4058dc:	sub	x0, x1, x3
  4058e0:	mov	x1, x4
  4058e4:	sub	x0, x4, x0
  4058e8:	bl	40fce8 <fchown@plt+0xdf38>
  4058ec:	ldr	x5, [sp, #96]
  4058f0:	str	x5, [sp, #96]
  4058f4:	ldr	w0, [x19, #1216]
  4058f8:	ldr	w2, [x19, #2408]
  4058fc:	ldr	x1, [x5, #1568]
  405900:	orr	w2, w2, w0
  405904:	cbnz	w2, 405944 <fchown@plt+0x3b94>
  405908:	ldr	w0, [x19, #1224]
  40590c:	adrp	x2, 412000 <fchown@plt+0x10250>
  405910:	adrp	x3, 412000 <fchown@plt+0x10250>
  405914:	add	x2, x2, #0x268
  405918:	cmp	w0, #0x0
  40591c:	add	x3, x3, #0x260
  405920:	mov	x0, x1
  405924:	csel	x3, x3, x2, ne  // ne = any
  405928:	mov	w1, #0x1                   	// #1
  40592c:	mov	x4, x21
  405930:	adrp	x2, 412000 <fchown@plt+0x10250>
  405934:	add	x2, x2, #0x560
  405938:	bl	401be0 <__fprintf_chk@plt>
  40593c:	ldr	x5, [sp, #96]
  405940:	ldr	x1, [x5, #1568]
  405944:	mov	w0, #0xa                   	// #10
  405948:	bl	401990 <fputc@plt>
  40594c:	ldp	x25, x26, [sp, #64]
  405950:	b	40550c <fchown@plt+0x375c>
  405954:	ldr	w0, [x19, #2408]
  405958:	cbnz	w0, 405724 <fchown@plt+0x3974>
  40595c:	adrp	x0, 412000 <fchown@plt+0x10250>
  405960:	add	x0, x0, #0x238
  405964:	adrp	x21, 460000 <stdin@@GLIBC_2.17+0x389c0>
  405968:	add	x21, x21, #0x80
  40596c:	ldr	w1, [x0]
  405970:	ldur	w0, [x0, #3]
  405974:	str	w1, [x21]
  405978:	stur	w0, [x21, #3]
  40597c:	b	405790 <fchown@plt+0x39e0>
  405980:	adrp	x0, 427000 <fchown@plt+0x25250>
  405984:	mov	x5, x20
  405988:	ldr	x3, [x26, #1160]
  40598c:	mov	x4, x21
  405990:	ldr	x0, [x0, #1568]
  405994:	mov	x2, x25
  405998:	mov	w1, #0x1                   	// #1
  40599c:	bl	401be0 <__fprintf_chk@plt>
  4059a0:	mov	w0, #0x1                   	// #1
  4059a4:	str	w0, [x19, #2388]
  4059a8:	b	405590 <fchown@plt+0x37e0>
  4059ac:	adrp	x1, 470000 <stdin@@GLIBC_2.17+0x489c0>
  4059b0:	adrp	x0, 427000 <fchown@plt+0x25250>
  4059b4:	adrp	x2, 412000 <fchown@plt+0x10250>
  4059b8:	add	x2, x2, #0x240
  4059bc:	ldr	x3, [x1, #1160]
  4059c0:	mov	w1, #0x1                   	// #1
  4059c4:	ldr	x0, [x0, #1568]
  4059c8:	bl	401be0 <__fprintf_chk@plt>
  4059cc:	str	w28, [x24]
  4059d0:	mov	x0, x20
  4059d4:	bl	401930 <perror@plt>
  4059d8:	adrp	x1, 460000 <stdin@@GLIBC_2.17+0x389c0>
  4059dc:	mov	w2, #0xffffffff            	// #-1
  4059e0:	mov	w0, #0x1                   	// #1
  4059e4:	str	w0, [x19, #2388]
  4059e8:	str	w2, [x1, #120]
  4059ec:	ldp	x29, x30, [sp]
  4059f0:	ldp	x19, x20, [sp, #16]
  4059f4:	ldp	x21, x22, [sp, #32]
  4059f8:	ldp	x23, x24, [sp, #48]
  4059fc:	ldp	x25, x26, [sp, #64]
  405a00:	ldp	x27, x28, [sp, #80]
  405a04:	add	sp, sp, #0x530
  405a08:	ret
  405a0c:	mov	x1, x21
  405a10:	mov	x2, #0x400                 	// #1024
  405a14:	mov	x0, x20
  405a18:	bl	401c50 <__stpcpy_chk@plt>
  405a1c:	adrp	x2, 42b000 <stdin@@GLIBC_2.17+0x39c0>
  405a20:	add	x2, x2, #0x858
  405a24:	mov	x1, x28
  405a28:	sub	x2, x2, x0
  405a2c:	bl	401a80 <__strcpy_chk@plt>
  405a30:	adrp	x1, 470000 <stdin@@GLIBC_2.17+0x489c0>
  405a34:	adrp	x0, 427000 <fchown@plt+0x25250>
  405a38:	adrp	x2, 412000 <fchown@plt+0x10250>
  405a3c:	add	x2, x2, #0x240
  405a40:	ldr	x3, [x1, #1160]
  405a44:	mov	w1, #0x1                   	// #1
  405a48:	ldr	x0, [x0, #1568]
  405a4c:	str	w25, [x24]
  405a50:	bl	401be0 <__fprintf_chk@plt>
  405a54:	str	w25, [x24]
  405a58:	b	4059d0 <fchown@plt+0x3c20>
  405a5c:	add	x0, sp, #0x130
  405a60:	bl	405308 <fchown@plt+0x3558>
  405a64:	b	405590 <fchown@plt+0x37e0>
  405a68:	cbz	x0, 405a74 <fchown@plt+0x3cc4>
  405a6c:	ldr	w0, [x19, #1220]
  405a70:	cbz	w0, 406294 <fchown@plt+0x44e4>
  405a74:	adrp	x6, 45b000 <stdin@@GLIBC_2.17+0x339c0>
  405a78:	mov	x0, x21
  405a7c:	str	wzr, [x6, #2152]
  405a80:	bl	401900 <strlen@plt>
  405a84:	ldr	x1, [x19, #1168]
  405a88:	mov	x2, x0
  405a8c:	add	x1, x0, x1
  405a90:	cmp	x1, #0x3ff
  405a94:	b.ls	405b78 <fchown@plt+0x3dc8>  // b.plast
  405a98:	ldr	w0, [x19, #1180]
  405a9c:	cbz	w0, 4062d8 <fchown@plt+0x4528>
  405aa0:	ldr	w0, [x19, #2388]
  405aa4:	cbnz	w0, 405ab0 <fchown@plt+0x3d00>
  405aa8:	mov	w0, #0x2                   	// #2
  405aac:	str	w0, [x19, #2388]
  405ab0:	ldr	w0, [x22, #120]
  405ab4:	bl	401b40 <close@plt>
  405ab8:	ldp	x25, x26, [sp, #64]
  405abc:	b	40550c <fchown@plt+0x375c>
  405ac0:	ldp	x25, x26, [sp, #64]
  405ac4:	mov	x0, x24
  405ac8:	bl	401c40 <free@plt>
  405acc:	b	40550c <fchown@plt+0x375c>
  405ad0:	ldr	w0, [x19, #1180]
  405ad4:	cbnz	w0, 4054f4 <fchown@plt+0x3744>
  405ad8:	adrp	x1, 470000 <stdin@@GLIBC_2.17+0x489c0>
  405adc:	adrp	x0, 427000 <fchown@plt+0x25250>
  405ae0:	mov	x4, x20
  405ae4:	adrp	x2, 412000 <fchown@plt+0x10250>
  405ae8:	ldr	x3, [x1, #1160]
  405aec:	add	x2, x2, #0x320
  405af0:	ldr	x0, [x0, #1568]
  405af4:	mov	w1, #0x1                   	// #1
  405af8:	bl	401be0 <__fprintf_chk@plt>
  405afc:	ldr	w4, [x22, #120]
  405b00:	b	4054f4 <fchown@plt+0x3744>
  405b04:	ldr	w0, [x23, #120]
  405b08:	ldr	x1, [x2, #48]
  405b0c:	str	x1, [x3, #2160]
  405b10:	cbz	w0, 405b20 <fchown@plt+0x3d70>
  405b14:	ldr	w0, [x19, #2392]
  405b18:	cbz	w0, 405954 <fchown@plt+0x3ba4>
  405b1c:	nop
  405b20:	ldur	q0, [x2, #88]
  405b24:	str	q0, [x24]
  405b28:	b	40571c <fchown@plt+0x396c>
  405b2c:	adrp	x1, 470000 <stdin@@GLIBC_2.17+0x489c0>
  405b30:	adrp	x0, 427000 <fchown@plt+0x25250>
  405b34:	mov	x4, x20
  405b38:	adrp	x2, 412000 <fchown@plt+0x10250>
  405b3c:	ldr	x3, [x1, #1160]
  405b40:	add	x2, x2, #0x2e8
  405b44:	ldr	x0, [x0, #1568]
  405b48:	mov	w1, #0x1                   	// #1
  405b4c:	bl	401be0 <__fprintf_chk@plt>
  405b50:	ldr	w4, [x22, #120]
  405b54:	b	4054f4 <fchown@plt+0x3744>
  405b58:	ldr	w0, [x19, #2412]
  405b5c:	cbnz	w0, 406520 <fchown@plt+0x4770>
  405b60:	ldr	w0, [x19, #2392]
  405b64:	ldr	w1, [x19, #2408]
  405b68:	orr	w0, w0, w1
  405b6c:	cbz	w0, 4065fc <fchown@plt+0x484c>
  405b70:	ldp	x25, x26, [sp, #64]
  405b74:	b	405790 <fchown@plt+0x39e0>
  405b78:	ldr	x1, [x19, #1160]
  405b7c:	mov	x3, #0x400                 	// #1024
  405b80:	add	x0, x21, x0
  405b84:	sub	x2, x3, x2
  405b88:	bl	401a80 <__strcpy_chk@plt>
  405b8c:	ldp	x25, x26, [sp, #64]
  405b90:	b	405790 <fchown@plt+0x39e0>
  405b94:	adrp	x1, 470000 <stdin@@GLIBC_2.17+0x489c0>
  405b98:	add	x24, x1, #0x490
  405b9c:	adrp	x3, 45b000 <stdin@@GLIBC_2.17+0x339c0>
  405ba0:	str	x1, [sp, #128]
  405ba4:	ldr	w1, [x23, #120]
  405ba8:	mov	x2, #0xffffffffffffffff    	// #-1
  405bac:	stp	x25, x26, [sp, #64]
  405bb0:	add	x0, x19, #0x8d0
  405bb4:	ldr	x4, [x0, #48]
  405bb8:	str	x4, [x3, #2160]
  405bbc:	str	x2, [x24, #8]
  405bc0:	cbnz	w1, 406610 <fchown@plt+0x4860>
  405bc4:	ldur	q0, [x0, #88]
  405bc8:	str	q0, [x24]
  405bcc:	b	405728 <fchown@plt+0x3978>
  405bd0:	ldp	x25, x26, [sp, #64]
  405bd4:	b	40550c <fchown@plt+0x375c>
  405bd8:	ldr	w0, [x22, #120]
  405bdc:	bl	404250 <fchown@plt+0x24a0>
  405be0:	str	w0, [x23, #104]
  405be4:	tbz	w0, #31, 4057a0 <fchown@plt+0x39f0>
  405be8:	ldr	w0, [x22, #120]
  405bec:	bl	401b40 <close@plt>
  405bf0:	b	40550c <fchown@plt+0x375c>
  405bf4:	ldr	w0, [x22, #120]
  405bf8:	ldr	w1, [x23, #104]
  405bfc:	bl	403cf0 <fchown@plt+0x1f40>
  405c00:	ldr	w0, [x22, #120]
  405c04:	bl	401b40 <close@plt>
  405c08:	cbz	w0, 40550c <fchown@plt+0x375c>
  405c0c:	stp	x25, x26, [sp, #64]
  405c10:	bl	40f708 <fchown@plt+0xd958>
  405c14:	adrp	x1, 470000 <stdin@@GLIBC_2.17+0x489c0>
  405c18:	adrp	x0, 427000 <fchown@plt+0x25250>
  405c1c:	mov	x4, x20
  405c20:	adrp	x2, 412000 <fchown@plt+0x10250>
  405c24:	ldr	x3, [x1, #1160]
  405c28:	add	x2, x2, #0x2c0
  405c2c:	ldr	x0, [x0, #1568]
  405c30:	mov	w1, #0x1                   	// #1
  405c34:	bl	401be0 <__fprintf_chk@plt>
  405c38:	b	4056e4 <fchown@plt+0x3934>
  405c3c:	ldr	w0, [x19, #1180]
  405c40:	cbnz	w0, 4054f4 <fchown@plt+0x3744>
  405c44:	adrp	x1, 470000 <stdin@@GLIBC_2.17+0x489c0>
  405c48:	adrp	x0, 427000 <fchown@plt+0x25250>
  405c4c:	mov	x4, x20
  405c50:	adrp	x2, 412000 <fchown@plt+0x10250>
  405c54:	ldr	x3, [x1, #1160]
  405c58:	add	x2, x2, #0x350
  405c5c:	ldr	x0, [x0, #1568]
  405c60:	mov	w1, #0x1                   	// #1
  405c64:	bl	401be0 <__fprintf_chk@plt>
  405c68:	ldr	w4, [x22, #120]
  405c6c:	b	4054f4 <fchown@plt+0x3744>
  405c70:	ldr	w0, [x19, #1224]
  405c74:	cbz	w0, 40636c <fchown@plt+0x45bc>
  405c78:	mov	w0, #0xffffff9c            	// #-100
  405c7c:	str	x21, [sp, #144]
  405c80:	str	w0, [sp, #160]
  405c84:	bl	401d60 <__errno_location@plt>
  405c88:	adrp	x25, 45b000 <stdin@@GLIBC_2.17+0x339c0>
  405c8c:	add	x28, sp, #0x130
  405c90:	add	x26, x25, #0x860
  405c94:	str	x0, [sp, #136]
  405c98:	adrp	x0, 412000 <fchown@plt+0x10250>
  405c9c:	add	x0, x0, #0x498
  405ca0:	str	x0, [sp, #152]
  405ca4:	adrp	x0, 411000 <fchown@plt+0xf250>
  405ca8:	add	x0, x0, #0xec0
  405cac:	str	x0, [sp, #120]
  405cb0:	mov	x1, x21
  405cb4:	mov	x0, x19
  405cb8:	ldrb	w2, [x1], #1
  405cbc:	and	w2, w2, #0xff
  405cc0:	strb	w2, [x0], #1
  405cc4:	cbnz	w2, 405cb8 <fchown@plt+0x3f08>
  405cc8:	mov	x2, x28
  405ccc:	add	x1, x19, #0x400
  405cd0:	mov	w0, #0x0                   	// #0
  405cd4:	bl	401950 <sigprocmask@plt>
  405cd8:	ldr	w0, [sp, #160]
  405cdc:	mov	w3, #0x180                 	// #384
  405ce0:	ldr	x1, [sp, #144]
  405ce4:	mov	w2, #0xc1                  	// #193
  405ce8:	bl	410508 <fchown@plt+0xe758>
  405cec:	mov	w3, w0
  405cf0:	str	w3, [x26]
  405cf4:	mov	x1, x28
  405cf8:	str	w3, [x23]
  405cfc:	mov	x2, #0x0                   	// #0
  405d00:	ldr	x3, [sp, #136]
  405d04:	mov	w0, #0x2                   	// #2
  405d08:	ldr	w3, [x3]
  405d0c:	str	w3, [sp, #96]
  405d10:	bl	401950 <sigprocmask@plt>
  405d14:	ldr	w0, [x26]
  405d18:	tbz	w0, #31, 4066c0 <fchown@plt+0x4910>
  405d1c:	ldr	w3, [sp, #96]
  405d20:	cmp	w3, #0x11
  405d24:	b.eq	405ffc <fchown@plt+0x424c>  // b.none
  405d28:	cmp	w3, #0x24
  405d2c:	b.ne	405fb0 <fchown@plt+0x4200>  // b.any
  405d30:	mov	x0, x21
  405d34:	bl	401900 <strlen@plt>
  405d38:	ldr	w2, [x19, #2400]
  405d3c:	mov	x1, x0
  405d40:	cbz	w2, 406400 <fchown@plt+0x4650>
  405d44:	cmp	x0, #0x1
  405d48:	b.ls	406800 <fchown@plt+0x4a50>  // b.plast
  405d4c:	adrp	x0, 460000 <stdin@@GLIBC_2.17+0x389c0>
  405d50:	add	x0, x0, #0x7f
  405d54:	mov	w2, #0x1                   	// #1
  405d58:	str	w2, [sp, #104]
  405d5c:	strb	wzr, [x1, x0]
  405d60:	mov	x1, x21
  405d64:	mov	x0, x19
  405d68:	b	405cb8 <fchown@plt+0x3f08>
  405d6c:	adrp	x0, 412000 <fchown@plt+0x10250>
  405d70:	add	x0, x0, #0x418
  405d74:	ldr	w1, [x0]
  405d78:	ldrb	w0, [x0, #4]
  405d7c:	str	w1, [x25]
  405d80:	strb	w0, [x25, #4]
  405d84:	ldp	x25, x26, [sp, #64]
  405d88:	b	405790 <fchown@plt+0x39e0>
  405d8c:	adrp	x0, 427000 <fchown@plt+0x25250>
  405d90:	mov	x3, x20
  405d94:	adrp	x2, 412000 <fchown@plt+0x10250>
  405d98:	mov	w1, #0x1                   	// #1
  405d9c:	ldr	x0, [x0, #1568]
  405da0:	add	x2, x2, #0x538
  405da4:	bl	401be0 <__fprintf_chk@plt>
  405da8:	b	4057ec <fchown@plt+0x3a3c>
  405dac:	add	x1, x19, #0x8d0
  405db0:	ldr	w2, [x19, #2400]
  405db4:	ldr	w22, [x19, #2272]
  405db8:	ldr	w0, [x25, #2144]
  405dbc:	ldur	q1, [x1, #72]
  405dc0:	and	w22, w22, #0x1ff
  405dc4:	ldur	q0, [x1, #88]
  405dc8:	ldr	x4, [x19, #2344]
  405dcc:	stp	q1, q0, [sp, #304]
  405dd0:	ldr	x3, [x19, #2352]
  405dd4:	cbz	w2, 406248 <fchown@plt+0x4498>
  405dd8:	ldr	x1, [x24, #8]
  405ddc:	tbnz	x1, #63, 406248 <fchown@plt+0x4498>
  405de0:	ldr	x2, [sp, #128]
  405de4:	ldr	x2, [x2, #1168]
  405de8:	cmp	x2, x4
  405dec:	ccmp	x3, x1, #0x0, eq  // eq = none
  405df0:	b.eq	406248 <fchown@plt+0x4498>  // b.none
  405df4:	ldp	x4, x5, [x24]
  405df8:	add	x28, sp, #0x130
  405dfc:	mov	x2, x28
  405e00:	mov	x1, x21
  405e04:	stp	x4, x5, [sp, #320]
  405e08:	bl	410950 <fchown@plt+0xeba0>
  405e0c:	cbnz	w0, 40625c <fchown@plt+0x44ac>
  405e10:	ldr	w0, [x19, #1176]
  405e14:	cmp	w0, #0x1
  405e18:	b.le	405e38 <fchown@plt+0x4088>
  405e1c:	adrp	x0, 427000 <fchown@plt+0x25250>
  405e20:	adrp	x2, 412000 <fchown@plt+0x10250>
  405e24:	mov	x3, x21
  405e28:	add	x2, x2, #0x540
  405e2c:	ldr	x0, [x0, #1568]
  405e30:	mov	w1, #0x1                   	// #1
  405e34:	bl	401be0 <__fprintf_chk@plt>
  405e38:	ldr	w0, [x25, #2144]
  405e3c:	mov	w1, #0xffffffff            	// #-1
  405e40:	ldr	w2, [x19, #2284]
  405e44:	bl	401db0 <fchown@plt>
  405e48:	ldr	w0, [x25, #2144]
  405e4c:	mov	w1, w22
  405e50:	bl	401ae0 <fchmod@plt>
  405e54:	cbz	w0, 405e90 <fchown@plt+0x40e0>
  405e58:	bl	401d60 <__errno_location@plt>
  405e5c:	ldr	w24, [x0]
  405e60:	ldr	w1, [x19, #1180]
  405e64:	mov	x22, x0
  405e68:	cbz	w1, 406690 <fchown@plt+0x48e0>
  405e6c:	ldr	w0, [x19, #2388]
  405e70:	cbnz	w0, 405e90 <fchown@plt+0x40e0>
  405e74:	mov	w0, #0x2                   	// #2
  405e78:	str	w0, [x19, #2388]
  405e7c:	cbnz	w1, 405e90 <fchown@plt+0x40e0>
  405e80:	str	w24, [x22]
  405e84:	mov	x0, x21
  405e88:	bl	401930 <perror@plt>
  405e8c:	nop
  405e90:	ldr	w0, [x25, #2144]
  405e94:	mov	w2, #0xffffffff            	// #-1
  405e98:	ldr	w1, [x19, #2280]
  405e9c:	bl	401db0 <fchown@plt>
  405ea0:	ldrb	w0, [x19, #2420]
  405ea4:	cbz	w0, 405ee4 <fchown@plt+0x4134>
  405ea8:	ldr	w0, [x23, #100]
  405eac:	tbnz	w0, #31, 405ec8 <fchown@plt+0x4118>
  405eb0:	bl	401940 <fdatasync@plt>
  405eb4:	cbz	w0, 405ec8 <fchown@plt+0x4118>
  405eb8:	bl	401d60 <__errno_location@plt>
  405ebc:	ldr	w0, [x0]
  405ec0:	cmp	w0, #0x16
  405ec4:	b.ne	4067fc <fchown@plt+0x4a4c>  // b.any
  405ec8:	ldr	w0, [x25, #2144]
  405ecc:	bl	401a40 <fsync@plt>
  405ed0:	cbz	w0, 405ee4 <fchown@plt+0x4134>
  405ed4:	bl	401d60 <__errno_location@plt>
  405ed8:	ldr	w0, [x0]
  405edc:	cmp	w0, #0x16
  405ee0:	b.ne	4067fc <fchown@plt+0x4a4c>  // b.any
  405ee4:	ldr	w0, [x25, #2144]
  405ee8:	bl	401b40 <close@plt>
  405eec:	cbnz	w0, 4067fc <fchown@plt+0x4a4c>
  405ef0:	ldr	w0, [x19, #1224]
  405ef4:	cbnz	w0, 405f70 <fchown@plt+0x41c0>
  405ef8:	mov	x0, x20
  405efc:	bl	410420 <fchown@plt+0xe670>
  405f00:	mov	x22, x0
  405f04:	subs	x24, x0, x20
  405f08:	b.eq	406598 <fchown@plt+0x47e8>  // b.none
  405f0c:	mov	x2, x24
  405f10:	mov	x1, x20
  405f14:	add	x25, x19, #0x4d0
  405f18:	add	x26, x19, #0x400
  405f1c:	mov	x0, x25
  405f20:	bl	401bc0 <memcmp@plt>
  405f24:	cbnz	w0, 406574 <fchown@plt+0x47c4>
  405f28:	ldrb	w1, [x25, x24]
  405f2c:	cbnz	w1, 406574 <fchown@plt+0x47c4>
  405f30:	ldr	w24, [x23, #100]
  405f34:	mov	x1, x26
  405f38:	mov	x2, x28
  405f3c:	bl	401950 <sigprocmask@plt>
  405f40:	mov	w0, #0xffffffff            	// #-1
  405f44:	str	w0, [x27, #656]
  405f48:	tbnz	w24, #31, 40658c <fchown@plt+0x47dc>
  405f4c:	mov	x1, x22
  405f50:	mov	w0, w24
  405f54:	mov	w2, #0x0                   	// #0
  405f58:	bl	401980 <unlinkat@plt>
  405f5c:	cbnz	w0, 4065b0 <fchown@plt+0x4800>
  405f60:	mov	x1, x28
  405f64:	mov	x2, #0x0                   	// #0
  405f68:	mov	w0, #0x2                   	// #2
  405f6c:	bl	401950 <sigprocmask@plt>
  405f70:	ldr	w20, [x23, #104]
  405f74:	cmn	w20, #0x1
  405f78:	b.ne	4058a0 <fchown@plt+0x3af0>  // b.any
  405f7c:	ldr	w0, [x19, #1216]
  405f80:	cbnz	w0, 405bd0 <fchown@plt+0x3e20>
  405f84:	add	x1, x19, #0x400
  405f88:	add	x2, sp, #0xb0
  405f8c:	bl	401950 <sigprocmask@plt>
  405f90:	ldr	w0, [x27, #656]
  405f94:	tbz	w0, #31, 406748 <fchown@plt+0x4998>
  405f98:	add	x1, sp, #0xb0
  405f9c:	mov	x2, #0x0                   	// #0
  405fa0:	mov	w0, #0x2                   	// #2
  405fa4:	bl	401950 <sigprocmask@plt>
  405fa8:	ldp	x25, x26, [sp, #64]
  405fac:	b	40550c <fchown@plt+0x375c>
  405fb0:	adrp	x1, 470000 <stdin@@GLIBC_2.17+0x489c0>
  405fb4:	adrp	x0, 427000 <fchown@plt+0x25250>
  405fb8:	ldr	x23, [sp, #136]
  405fbc:	adrp	x2, 412000 <fchown@plt+0x10250>
  405fc0:	ldr	x3, [x1, #1160]
  405fc4:	add	x2, x2, #0x240
  405fc8:	ldr	x0, [x0, #1568]
  405fcc:	mov	w1, #0x1                   	// #1
  405fd0:	ldr	w20, [x23]
  405fd4:	bl	401be0 <__fprintf_chk@plt>
  405fd8:	str	w20, [x23]
  405fdc:	mov	x0, x21
  405fe0:	bl	401930 <perror@plt>
  405fe4:	ldr	w0, [x22, #120]
  405fe8:	mov	w1, #0x1                   	// #1
  405fec:	str	w1, [x19, #2388]
  405ff0:	bl	401b40 <close@plt>
  405ff4:	ldp	x25, x26, [sp, #64]
  405ff8:	b	40550c <fchown@plt+0x375c>
  405ffc:	ldr	w0, [x19, #1220]
  406000:	cbnz	w0, 406094 <fchown@plt+0x42e4>
  406004:	adrp	x5, 427000 <fchown@plt+0x25250>
  406008:	adrp	x0, 470000 <stdin@@GLIBC_2.17+0x489c0>
  40600c:	ldr	x2, [sp, #152]
  406010:	mov	x4, x21
  406014:	ldr	x3, [x0, #1160]
  406018:	mov	w1, #0x1                   	// #1
  40601c:	ldr	x0, [x5, #1568]
  406020:	str	x5, [sp, #96]
  406024:	bl	401be0 <__fprintf_chk@plt>
  406028:	ldr	w0, [x19, #2416]
  40602c:	ldr	x5, [sp, #96]
  406030:	cbz	w0, 406558 <fchown@plt+0x47a8>
  406034:	ldrb	w0, [x19, #2396]
  406038:	cbnz	w0, 406050 <fchown@plt+0x42a0>
  40603c:	mov	w0, #0x0                   	// #0
  406040:	str	x5, [sp, #96]
  406044:	bl	401cf0 <isatty@plt>
  406048:	ldr	x5, [sp, #96]
  40604c:	cbz	w0, 406558 <fchown@plt+0x47a8>
  406050:	adrp	x0, 427000 <fchown@plt+0x25250>
  406054:	add	x0, x0, #0x620
  406058:	mov	x2, #0x24                  	// #36
  40605c:	mov	x1, #0x1                   	// #1
  406060:	str	x5, [sp, #96]
  406064:	ldr	x3, [x0]
  406068:	adrp	x0, 412000 <fchown@plt+0x10250>
  40606c:	add	x0, x0, #0x4c8
  406070:	bl	401c80 <fwrite@plt>
  406074:	adrp	x0, 427000 <fchown@plt+0x25250>
  406078:	add	x0, x0, #0x620
  40607c:	ldr	x0, [x0]
  406080:	bl	411ba8 <fchown@plt+0xfdf8>
  406084:	bl	411860 <fchown@plt+0xfab0>
  406088:	tst	w0, #0xff
  40608c:	ldr	x5, [sp, #96]
  406090:	b.eq	406558 <fchown@plt+0x47a8>  // b.none
  406094:	mov	x0, x21
  406098:	bl	40f478 <fchown@plt+0xd6c8>
  40609c:	cbz	w0, 405cb0 <fchown@plt+0x3f00>
  4060a0:	adrp	x1, 470000 <stdin@@GLIBC_2.17+0x489c0>
  4060a4:	adrp	x0, 427000 <fchown@plt+0x25250>
  4060a8:	ldr	x23, [sp, #136]
  4060ac:	adrp	x2, 412000 <fchown@plt+0x10250>
  4060b0:	ldr	x3, [x1, #1160]
  4060b4:	add	x2, x2, #0x240
  4060b8:	ldr	x0, [x0, #1568]
  4060bc:	mov	w1, #0x1                   	// #1
  4060c0:	ldr	w20, [x23]
  4060c4:	bl	401be0 <__fprintf_chk@plt>
  4060c8:	str	w20, [x23]
  4060cc:	mov	x0, x21
  4060d0:	bl	401930 <perror@plt>
  4060d4:	mov	w0, #0x1                   	// #1
  4060d8:	str	w0, [x19, #2388]
  4060dc:	b	405ab0 <fchown@plt+0x3d00>
  4060e0:	bl	401d60 <__errno_location@plt>
  4060e4:	mov	x20, x0
  4060e8:	adrp	x1, 427000 <fchown@plt+0x25250>
  4060ec:	adrp	x3, 470000 <stdin@@GLIBC_2.17+0x489c0>
  4060f0:	adrp	x2, 412000 <fchown@plt+0x10250>
  4060f4:	add	x2, x2, #0x240
  4060f8:	ldr	x3, [x3, #1160]
  4060fc:	ldr	x0, [x1, #1568]
  406100:	mov	w1, #0x1                   	// #1
  406104:	ldr	w22, [x20]
  406108:	bl	401be0 <__fprintf_chk@plt>
  40610c:	str	w22, [x20]
  406110:	mov	x0, x21
  406114:	bl	401930 <perror@plt>
  406118:	mov	w0, #0x1                   	// #1
  40611c:	str	w0, [x19, #2388]
  406120:	b	405564 <fchown@plt+0x37b4>
  406124:	adrp	x1, 470000 <stdin@@GLIBC_2.17+0x489c0>
  406128:	adrp	x0, 427000 <fchown@plt+0x25250>
  40612c:	adrp	x2, 412000 <fchown@plt+0x10250>
  406130:	add	x2, x2, #0x240
  406134:	ldr	x3, [x1, #1160]
  406138:	mov	w1, #0x1                   	// #1
  40613c:	ldr	x0, [x0, #1568]
  406140:	bl	401be0 <__fprintf_chk@plt>
  406144:	str	w25, [x24]
  406148:	b	4059d0 <fchown@plt+0x3c20>
  40614c:	cmp	w0, #0x8, lsl #12
  406150:	b.ne	405880 <fchown@plt+0x3ad0>  // b.any
  406154:	mov	w0, #0x1                   	// #1
  406158:	bl	40fb68 <fchown@plt+0xddb8>
  40615c:	cmn	w0, #0x1
  406160:	b.eq	405880 <fchown@plt+0x3ad0>  // b.none
  406164:	ldr	x0, [sp, #96]
  406168:	str	wzr, [x0]
  40616c:	b	405848 <fchown@plt+0x3a98>
  406170:	str	w4, [sp, #96]
  406174:	bl	401d60 <__errno_location@plt>
  406178:	adrp	x1, 427000 <fchown@plt+0x25250>
  40617c:	adrp	x3, 470000 <stdin@@GLIBC_2.17+0x489c0>
  406180:	mov	x20, x0
  406184:	adrp	x2, 412000 <fchown@plt+0x10250>
  406188:	ldr	x3, [x3, #1160]
  40618c:	add	x2, x2, #0x240
  406190:	ldr	x0, [x1, #1568]
  406194:	mov	w1, #0x1                   	// #1
  406198:	ldr	w22, [x20]
  40619c:	bl	401be0 <__fprintf_chk@plt>
  4061a0:	str	w22, [x20]
  4061a4:	mov	x0, x21
  4061a8:	bl	401930 <perror@plt>
  4061ac:	ldr	w4, [sp, #96]
  4061b0:	mov	w1, #0x1                   	// #1
  4061b4:	str	w1, [x19, #2388]
  4061b8:	mov	w0, w4
  4061bc:	bl	401b40 <close@plt>
  4061c0:	b	40550c <fchown@plt+0x375c>
  4061c4:	stp	x25, x26, [sp, #64]
  4061c8:	adrp	x26, 470000 <stdin@@GLIBC_2.17+0x489c0>
  4061cc:	adrp	x25, 427000 <fchown@plt+0x25250>
  4061d0:	bl	401d60 <__errno_location@plt>
  4061d4:	mov	x22, x0
  4061d8:	ldr	x3, [x26, #1160]
  4061dc:	adrp	x23, 412000 <fchown@plt+0x10250>
  4061e0:	ldr	x0, [x25, #1568]
  4061e4:	add	x23, x23, #0x240
  4061e8:	ldr	w27, [x22]
  4061ec:	mov	x2, x23
  4061f0:	mov	w1, #0x1                   	// #1
  4061f4:	mov	w24, w1
  4061f8:	bl	401be0 <__fprintf_chk@plt>
  4061fc:	str	w27, [x22]
  406200:	mov	x0, x21
  406204:	bl	401930 <perror@plt>
  406208:	str	w24, [x19, #2388]
  40620c:	mov	x0, x20
  406210:	bl	401b30 <closedir@plt>
  406214:	cbz	w0, 405bd0 <fchown@plt+0x3e20>
  406218:	ldr	x3, [x26, #1160]
  40621c:	mov	x2, x23
  406220:	ldr	x0, [x25, #1568]
  406224:	mov	w1, w24
  406228:	ldr	w20, [x22]
  40622c:	bl	401be0 <__fprintf_chk@plt>
  406230:	str	w20, [x22]
  406234:	mov	x0, x21
  406238:	bl	401930 <perror@plt>
  40623c:	str	w24, [x19, #2388]
  406240:	ldp	x25, x26, [sp, #64]
  406244:	b	40550c <fchown@plt+0x375c>
  406248:	add	x28, sp, #0x130
  40624c:	mov	x1, x21
  406250:	mov	x2, x28
  406254:	bl	410950 <fchown@plt+0xeba0>
  406258:	cbz	w0, 405e38 <fchown@plt+0x4088>
  40625c:	bl	401d60 <__errno_location@plt>
  406260:	ldr	w26, [x0]
  406264:	ldr	w1, [x19, #1180]
  406268:	mov	x24, x0
  40626c:	cbz	w1, 406660 <fchown@plt+0x48b0>
  406270:	ldr	w0, [x19, #2388]
  406274:	cbnz	w0, 405e38 <fchown@plt+0x4088>
  406278:	mov	w0, #0x2                   	// #2
  40627c:	str	w0, [x19, #2388]
  406280:	cbnz	w1, 405e38 <fchown@plt+0x4088>
  406284:	str	w26, [x24]
  406288:	mov	x0, x21
  40628c:	bl	401930 <perror@plt>
  406290:	b	405e38 <fchown@plt+0x4088>
  406294:	ldr	w0, [x19, #1176]
  406298:	cbnz	w0, 4062ac <fchown@plt+0x44fc>
  40629c:	ldr	w1, [x19, #1180]
  4062a0:	ldr	w0, [x19, #2412]
  4062a4:	orr	w0, w0, w1
  4062a8:	cbnz	w0, 405ab0 <fchown@plt+0x3d00>
  4062ac:	adrp	x1, 470000 <stdin@@GLIBC_2.17+0x489c0>
  4062b0:	adrp	x0, 427000 <fchown@plt+0x25250>
  4062b4:	mov	x5, x25
  4062b8:	mov	x4, x20
  4062bc:	ldr	x3, [x1, #1160]
  4062c0:	adrp	x2, 412000 <fchown@plt+0x10250>
  4062c4:	ldr	x0, [x0, #1568]
  4062c8:	add	x2, x2, #0x420
  4062cc:	mov	w1, #0x1                   	// #1
  4062d0:	bl	401be0 <__fprintf_chk@plt>
  4062d4:	b	405ab0 <fchown@plt+0x3d00>
  4062d8:	adrp	x1, 470000 <stdin@@GLIBC_2.17+0x489c0>
  4062dc:	adrp	x0, 427000 <fchown@plt+0x25250>
  4062e0:	mov	x4, x20
  4062e4:	adrp	x2, 412000 <fchown@plt+0x10250>
  4062e8:	ldr	x3, [x1, #1160]
  4062ec:	add	x2, x2, #0x280
  4062f0:	ldr	x0, [x0, #1568]
  4062f4:	mov	w1, #0x1                   	// #1
  4062f8:	bl	401be0 <__fprintf_chk@plt>
  4062fc:	b	405aa0 <fchown@plt+0x3cf0>
  406300:	sub	x0, x4, x3
  406304:	sub	x0, x1, x0
  406308:	bl	40fce8 <fchown@plt+0xdf38>
  40630c:	ldr	x5, [sp, #96]
  406310:	b	4058f0 <fchown@plt+0x3b40>
  406314:	mov	x3, x2
  406318:	adrp	x0, 412000 <fchown@plt+0x10250>
  40631c:	mov	x2, #0x3                   	// #3
  406320:	add	x0, x0, #0x558
  406324:	mov	x1, #0x1                   	// #1
  406328:	str	x5, [sp, #96]
  40632c:	bl	401c80 <fwrite@plt>
  406330:	ldr	x5, [sp, #96]
  406334:	b	4058f0 <fchown@plt+0x3b40>
  406338:	ldr	w0, [x19, #1180]
  40633c:	cbnz	w0, 4054f4 <fchown@plt+0x3744>
  406340:	adrp	x1, 470000 <stdin@@GLIBC_2.17+0x489c0>
  406344:	adrp	x0, 427000 <fchown@plt+0x25250>
  406348:	mov	x4, x20
  40634c:	adrp	x2, 412000 <fchown@plt+0x10250>
  406350:	ldr	x3, [x1, #1160]
  406354:	add	x2, x2, #0x380
  406358:	ldr	x0, [x0, #1568]
  40635c:	mov	w1, #0x1                   	// #1
  406360:	bl	401be0 <__fprintf_chk@plt>
  406364:	ldr	w4, [x22, #120]
  406368:	b	4054f4 <fchown@plt+0x3744>
  40636c:	mov	x0, x21
  406370:	bl	410420 <fchown@plt+0xe670>
  406374:	str	x0, [sp, #144]
  406378:	subs	x25, x0, x21
  40637c:	b.eq	406648 <fchown@plt+0x4898>  // b.none
  406380:	mov	x28, x25
  406384:	mov	x26, x21
  406388:	add	x3, x19, #0x4d0
  40638c:	mov	x1, x26
  406390:	mov	x2, x28
  406394:	mov	x0, x3
  406398:	str	x3, [sp, #96]
  40639c:	bl	401bc0 <memcmp@plt>
  4063a0:	ldr	w1, [x23, #100]
  4063a4:	str	w1, [sp, #160]
  4063a8:	cbnz	w0, 4063b8 <fchown@plt+0x4608>
  4063ac:	ldr	x3, [sp, #96]
  4063b0:	ldrb	w0, [x3, x25]
  4063b4:	cbz	w0, 4063f4 <fchown@plt+0x4644>
  4063b8:	ldr	w0, [sp, #160]
  4063bc:	tbnz	w0, #31, 4063c8 <fchown@plt+0x4618>
  4063c0:	ldr	w0, [sp, #160]
  4063c4:	bl	401b40 <close@plt>
  4063c8:	add	x4, x19, #0x4d0
  4063cc:	mov	x2, x28
  4063d0:	mov	x3, #0x400                 	// #1024
  4063d4:	mov	x1, x26
  4063d8:	mov	x0, x4
  4063dc:	bl	401a10 <__memcpy_chk@plt>
  4063e0:	strb	wzr, [x0, x25]
  4063e4:	mov	w1, #0x4000                	// #16384
  4063e8:	bl	4104b8 <fchown@plt+0xe708>
  4063ec:	str	w0, [x23, #100]
  4063f0:	str	w0, [sp, #160]
  4063f4:	ldr	w0, [sp, #160]
  4063f8:	tbz	w0, #31, 405c84 <fchown@plt+0x3ed4>
  4063fc:	b	405c78 <fchown@plt+0x3ec8>
  406400:	mov	x0, x21
  406404:	str	x1, [sp, #96]
  406408:	bl	403b58 <fchown@plt+0x1da8>
  40640c:	mov	x2, x0
  406410:	ldr	x1, [sp, #96]
  406414:	cbz	x0, 40680c <fchown@plt+0x4a5c>
  406418:	adrp	x6, 45b000 <stdin@@GLIBC_2.17+0x339c0>
  40641c:	strb	wzr, [x0]
  406420:	mov	w3, #0x1                   	// #1
  406424:	cmp	x1, #0x4
  406428:	str	w3, [x6, #2152]
  40642c:	b.ls	406454 <fchown@plt+0x46a4>  // b.plast
  406430:	sub	x4, x0, #0x4
  406434:	adrp	x1, 412000 <fchown@plt+0x10250>
  406438:	mov	x0, x4
  40643c:	add	x1, x1, #0x418
  406440:	stp	x4, x2, [sp, #96]
  406444:	bl	401c00 <strcmp@plt>
  406448:	mov	w3, #0x1                   	// #1
  40644c:	ldp	x4, x2, [sp, #96]
  406450:	cbz	w0, 4067a8 <fchown@plt+0x49f8>
  406454:	mov	x0, x21
  406458:	bl	410420 <fchown@plt+0xe670>
  40645c:	str	x0, [sp, #168]
  406460:	mov	w1, #0x3                   	// #3
  406464:	ldrb	w0, [x0]
  406468:	str	w1, [sp, #116]
  40646c:	str	w0, [sp, #164]
  406470:	ldr	w0, [sp, #164]
  406474:	cbz	w0, 4064b4 <fchown@plt+0x4704>
  406478:	ldr	x2, [sp, #168]
  40647c:	mov	x3, #0x0                   	// #0
  406480:	ldr	x1, [sp, #120]
  406484:	mov	x0, x2
  406488:	stp	x2, x3, [sp, #96]
  40648c:	bl	401d40 <strcspn@plt>
  406490:	ldp	x2, x3, [sp, #96]
  406494:	ldr	w1, [sp, #116]
  406498:	cmp	w1, w0
  40649c:	add	x1, x2, w0, sxtw
  4064a0:	ldrb	w0, [x2, w0, sxtw]
  4064a4:	sub	x2, x1, #0x1
  4064a8:	csel	x3, x2, x3, lt  // lt = tstop
  4064ac:	cbnz	w0, 4064f8 <fchown@plt+0x4748>
  4064b0:	cbnz	x3, 406508 <fchown@plt+0x4758>
  4064b4:	ldr	w0, [sp, #116]
  4064b8:	subs	w0, w0, #0x1
  4064bc:	str	w0, [sp, #116]
  4064c0:	b.ne	406470 <fchown@plt+0x46c0>  // b.any
  4064c4:	mov	x0, x21
  4064c8:	mov	w1, #0x2e                  	// #46
  4064cc:	bl	401b60 <strrchr@plt>
  4064d0:	cbz	x0, 406818 <fchown@plt+0x4a68>
  4064d4:	ldrb	w1, [x0, #1]
  4064d8:	cmp	w1, #0x0
  4064dc:	cset	x1, eq  // eq = none
  4064e0:	sub	x0, x0, x1
  4064e4:	ldr	x1, [x19, #1160]
  4064e8:	mov	w2, #0x1                   	// #1
  4064ec:	str	w2, [sp, #104]
  4064f0:	bl	401cb0 <strcpy@plt>
  4064f4:	b	405cb0 <fchown@plt+0x3f00>
  4064f8:	ldrb	w0, [x1, #1]
  4064fc:	add	x2, x1, #0x1
  406500:	cbnz	w0, 406480 <fchown@plt+0x46d0>
  406504:	b	4064b0 <fchown@plt+0x4700>
  406508:	ldrb	w1, [x3, #1]
  40650c:	mov	x0, x3
  406510:	strb	w1, [x3]
  406514:	add	x3, x3, #0x1
  406518:	cbnz	w1, 406508 <fchown@plt+0x4758>
  40651c:	b	4064e4 <fchown@plt+0x4734>
  406520:	ldr	w0, [x19, #1176]
  406524:	cbz	w0, 405ab0 <fchown@plt+0x3d00>
  406528:	ldr	w0, [x19, #1180]
  40652c:	cbnz	w0, 405aa0 <fchown@plt+0x3cf0>
  406530:	adrp	x1, 470000 <stdin@@GLIBC_2.17+0x489c0>
  406534:	adrp	x0, 427000 <fchown@plt+0x25250>
  406538:	mov	x4, x20
  40653c:	adrp	x2, 412000 <fchown@plt+0x10250>
  406540:	ldr	x3, [x1, #1160]
  406544:	add	x2, x2, #0x3e0
  406548:	ldr	x0, [x0, #1568]
  40654c:	mov	w1, #0x1                   	// #1
  406550:	bl	401be0 <__fprintf_chk@plt>
  406554:	b	405aa0 <fchown@plt+0x3cf0>
  406558:	ldr	x3, [x5, #1568]
  40655c:	adrp	x0, 412000 <fchown@plt+0x10250>
  406560:	mov	x2, #0x11                  	// #17
  406564:	mov	x1, #0x1                   	// #1
  406568:	add	x0, x0, #0x4b0
  40656c:	bl	401c80 <fwrite@plt>
  406570:	b	405aa0 <fchown@plt+0x3cf0>
  406574:	mov	x2, x28
  406578:	add	x1, x19, #0x400
  40657c:	mov	w0, #0x0                   	// #0
  406580:	bl	401950 <sigprocmask@plt>
  406584:	mov	w0, #0xffffffff            	// #-1
  406588:	str	w0, [x27, #656]
  40658c:	mov	x0, x20
  406590:	bl	40f478 <fchown@plt+0xd6c8>
  406594:	b	405f5c <fchown@plt+0x41ac>
  406598:	adrp	x1, 413000 <fchown@plt+0x11250>
  40659c:	add	x1, x1, #0x20
  4065a0:	mov	x2, #0x1                   	// #1
  4065a4:	add	x1, x1, #0xb0
  4065a8:	mov	x24, x2
  4065ac:	b	405f14 <fchown@plt+0x4164>
  4065b0:	bl	401d60 <__errno_location@plt>
  4065b4:	mov	x22, x0
  4065b8:	mov	x1, x28
  4065bc:	mov	x2, #0x0                   	// #0
  4065c0:	mov	w0, #0x2                   	// #2
  4065c4:	ldr	w24, [x22]
  4065c8:	bl	401950 <sigprocmask@plt>
  4065cc:	cbz	w24, 405f70 <fchown@plt+0x41c0>
  4065d0:	ldr	w0, [x19, #1180]
  4065d4:	cbz	w0, 406770 <fchown@plt+0x49c0>
  4065d8:	ldr	w1, [x19, #2388]
  4065dc:	cbnz	w1, 405f70 <fchown@plt+0x41c0>
  4065e0:	mov	w1, #0x2                   	// #2
  4065e4:	str	w1, [x19, #2388]
  4065e8:	cbnz	w0, 405f70 <fchown@plt+0x41c0>
  4065ec:	str	w24, [x22]
  4065f0:	mov	x0, x20
  4065f4:	bl	401930 <perror@plt>
  4065f8:	b	405f70 <fchown@plt+0x41c0>
  4065fc:	ldr	w1, [x19, #1176]
  406600:	ldr	w0, [x19, #1180]
  406604:	cbnz	w1, 40652c <fchown@plt+0x477c>
  406608:	cbz	w0, 406530 <fchown@plt+0x4780>
  40660c:	b	405ab0 <fchown@plt+0x3d00>
  406610:	ldr	w1, [x19, #2392]
  406614:	cbnz	w1, 405bc4 <fchown@plt+0x3e14>
  406618:	b	405728 <fchown@plt+0x3978>
  40661c:	adrp	x1, 470000 <stdin@@GLIBC_2.17+0x489c0>
  406620:	adrp	x0, 427000 <fchown@plt+0x25250>
  406624:	ldr	w21, [x24]
  406628:	adrp	x2, 412000 <fchown@plt+0x10250>
  40662c:	ldr	x3, [x1, #1160]
  406630:	add	x2, x2, #0x240
  406634:	ldr	x0, [x0, #1568]
  406638:	mov	w1, #0x1                   	// #1
  40663c:	bl	401be0 <__fprintf_chk@plt>
  406640:	str	w21, [x24]
  406644:	b	4059d0 <fchown@plt+0x3c20>
  406648:	adrp	x26, 413000 <fchown@plt+0x11250>
  40664c:	add	x26, x26, #0x20
  406650:	mov	x28, #0x1                   	// #1
  406654:	add	x26, x26, #0xb0
  406658:	mov	x25, x28
  40665c:	b	406388 <fchown@plt+0x45d8>
  406660:	adrp	x3, 470000 <stdin@@GLIBC_2.17+0x489c0>
  406664:	adrp	x0, 427000 <fchown@plt+0x25250>
  406668:	mov	w1, #0x1                   	// #1
  40666c:	adrp	x2, 412000 <fchown@plt+0x10250>
  406670:	ldr	x3, [x3, #1160]
  406674:	add	x2, x2, #0x240
  406678:	ldr	x0, [x0, #1568]
  40667c:	bl	401be0 <__fprintf_chk@plt>
  406680:	ldr	w0, [x19, #2388]
  406684:	ldr	w1, [x19, #1180]
  406688:	cbnz	w0, 406280 <fchown@plt+0x44d0>
  40668c:	b	406278 <fchown@plt+0x44c8>
  406690:	adrp	x3, 470000 <stdin@@GLIBC_2.17+0x489c0>
  406694:	adrp	x0, 427000 <fchown@plt+0x25250>
  406698:	mov	w1, #0x1                   	// #1
  40669c:	adrp	x2, 412000 <fchown@plt+0x10250>
  4066a0:	ldr	x3, [x3, #1160]
  4066a4:	add	x2, x2, #0x240
  4066a8:	ldr	x0, [x0, #1568]
  4066ac:	bl	401be0 <__fprintf_chk@plt>
  4066b0:	ldr	w0, [x19, #2388]
  4066b4:	ldr	w1, [x19, #1180]
  4066b8:	cbnz	w0, 405e7c <fchown@plt+0x40cc>
  4066bc:	b	405e74 <fchown@plt+0x40c4>
  4066c0:	ldr	w1, [sp, #104]
  4066c4:	ldr	w0, [x19, #2400]
  4066c8:	cbz	w1, 4066ec <fchown@plt+0x493c>
  4066cc:	cbz	w0, 4066f0 <fchown@plt+0x4940>
  4066d0:	ldr	w0, [x19, #1180]
  4066d4:	cbz	w0, 4067c8 <fchown@plt+0x4a18>
  4066d8:	ldr	w0, [x19, #2388]
  4066dc:	cbnz	w0, 406740 <fchown@plt+0x4990>
  4066e0:	ldr	w0, [x19, #2400]
  4066e4:	mov	w1, #0x2                   	// #2
  4066e8:	str	w1, [x19, #2388]
  4066ec:	cbnz	w0, 406740 <fchown@plt+0x4990>
  4066f0:	adrp	x6, 45b000 <stdin@@GLIBC_2.17+0x339c0>
  4066f4:	ldr	w0, [x19, #1176]
  4066f8:	ldr	w1, [x6, #2152]
  4066fc:	cbz	w1, 4057d8 <fchown@plt+0x3a28>
  406700:	ldr	w1, [x19, #1180]
  406704:	orr	w1, w0, w1
  406708:	cbnz	w1, 4057e8 <fchown@plt+0x3a38>
  40670c:	adrp	x1, 470000 <stdin@@GLIBC_2.17+0x489c0>
  406710:	adrp	x0, 427000 <fchown@plt+0x25250>
  406714:	mov	x5, x21
  406718:	mov	x4, x20
  40671c:	ldr	x3, [x1, #1160]
  406720:	adrp	x2, 412000 <fchown@plt+0x10250>
  406724:	ldr	x0, [x0, #1568]
  406728:	add	x2, x2, #0x518
  40672c:	mov	w1, #0x1                   	// #1
  406730:	str	x6, [sp, #96]
  406734:	bl	401be0 <__fprintf_chk@plt>
  406738:	ldr	x6, [sp, #96]
  40673c:	b	4057cc <fchown@plt+0x3a1c>
  406740:	adrp	x6, 45b000 <stdin@@GLIBC_2.17+0x339c0>
  406744:	b	4057cc <fchown@plt+0x3a1c>
  406748:	str	w20, [x27, #656]
  40674c:	bl	401b40 <close@plt>
  406750:	mov	x0, x28
  406754:	ldrb	w1, [x19], #1
  406758:	and	w1, w1, #0xff
  40675c:	strb	w1, [x0], #1
  406760:	cbnz	w1, 406754 <fchown@plt+0x49a4>
  406764:	mov	x0, x28
  406768:	bl	40f478 <fchown@plt+0xd6c8>
  40676c:	b	405f98 <fchown@plt+0x41e8>
  406770:	adrp	x3, 470000 <stdin@@GLIBC_2.17+0x489c0>
  406774:	adrp	x0, 427000 <fchown@plt+0x25250>
  406778:	adrp	x2, 412000 <fchown@plt+0x10250>
  40677c:	mov	w1, #0x1                   	// #1
  406780:	ldr	x3, [x3, #1160]
  406784:	add	x2, x2, #0x240
  406788:	ldr	x0, [x0, #1568]
  40678c:	bl	401be0 <__fprintf_chk@plt>
  406790:	ldr	w0, [x19, #2388]
  406794:	cbz	w0, 4067a0 <fchown@plt+0x49f0>
  406798:	ldr	w0, [x19, #1180]
  40679c:	b	4065e8 <fchown@plt+0x4838>
  4067a0:	ldr	w0, [x19, #1180]
  4067a4:	b	4065e0 <fchown@plt+0x4830>
  4067a8:	adrp	x0, 412000 <fchown@plt+0x10250>
  4067ac:	add	x0, x0, #0x408
  4067b0:	str	w3, [sp, #104]
  4067b4:	ldr	w1, [x0]
  4067b8:	ldrb	w0, [x0, #4]
  4067bc:	stur	w1, [x2, #-4]
  4067c0:	strb	w0, [x4, #4]
  4067c4:	b	405cb0 <fchown@plt+0x3f00>
  4067c8:	adrp	x1, 470000 <stdin@@GLIBC_2.17+0x489c0>
  4067cc:	adrp	x0, 427000 <fchown@plt+0x25250>
  4067d0:	mov	x4, x21
  4067d4:	adrp	x2, 412000 <fchown@plt+0x10250>
  4067d8:	ldr	x3, [x1, #1160]
  4067dc:	add	x2, x2, #0x4f0
  4067e0:	ldr	x0, [x0, #1568]
  4067e4:	mov	w1, #0x1                   	// #1
  4067e8:	bl	401be0 <__fprintf_chk@plt>
  4067ec:	ldr	w0, [x19, #2388]
  4067f0:	cbz	w0, 4066e0 <fchown@plt+0x4930>
  4067f4:	ldr	w0, [x19, #2400]
  4067f8:	b	4066ec <fchown@plt+0x493c>
  4067fc:	bl	40f780 <fchown@plt+0xd9d0>
  406800:	adrp	x0, 412000 <fchown@plt+0x10250>
  406804:	add	x0, x0, #0x450
  406808:	bl	40f628 <fchown@plt+0xd878>
  40680c:	adrp	x0, 412000 <fchown@plt+0x10250>
  406810:	add	x0, x0, #0x460
  406814:	bl	40f628 <fchown@plt+0xd878>
  406818:	adrp	x0, 412000 <fchown@plt+0x10250>
  40681c:	add	x0, x0, #0x478
  406820:	bl	40f628 <fchown@plt+0xd878>
  406824:	nop
  406828:	stp	x29, x30, [sp, #-16]!
  40682c:	mov	w0, #0x0                   	// #0
  406830:	mov	x29, sp
  406834:	bl	403a40 <fchown@plt+0x1c90>
  406838:	mov	w0, #0x1                   	// #1
  40683c:	bl	404058 <fchown@plt+0x22a8>
  406840:	stp	x29, x30, [sp, #-160]!
  406844:	mov	x29, sp
  406848:	stp	x21, x22, [sp, #32]
  40684c:	adrp	x22, 413000 <fchown@plt+0x11250>
  406850:	add	x4, x22, #0x580
  406854:	str	x0, [sp, #128]
  406858:	stp	x27, x28, [sp, #80]
  40685c:	ldrh	w0, [x4, w3, sxtw #1]
  406860:	str	w0, [sp, #148]
  406864:	adrp	x0, 428000 <stdin@@GLIBC_2.17+0x9c0>
  406868:	stp	x23, x24, [sp, #48]
  40686c:	adrp	x23, 470000 <stdin@@GLIBC_2.17+0x489c0>
  406870:	ldr	x27, [x0]
  406874:	add	x0, x0, #0x0
  406878:	stp	x25, x26, [sp, #64]
  40687c:	ldr	w26, [x23, #1184]
  406880:	ldr	w28, [x0, #8]
  406884:	stp	x19, x20, [sp, #16]
  406888:	adrp	x19, 470000 <stdin@@GLIBC_2.17+0x489c0>
  40688c:	add	x19, x19, #0x4a8
  406890:	str	x1, [sp, #152]
  406894:	ldrh	w1, [x4, w2, sxtw #1]
  406898:	str	x4, [sp, #104]
  40689c:	stp	w3, w2, [sp, #112]
  4068a0:	str	w1, [sp, #136]
  4068a4:	nop
  4068a8:	ldr	w0, [sp, #116]
  4068ac:	cmp	w28, w0
  4068b0:	b.cc	406920 <fchown@plt+0x4b70>  // b.lo, b.ul, b.last
  4068b4:	ldr	w0, [sp, #136]
  4068b8:	ldr	x1, [sp, #128]
  4068bc:	and	w0, w0, w27
  4068c0:	ubfiz	x0, x0, #4, #16
  4068c4:	add	x20, x1, x0
  4068c8:	ldrb	w22, [x1, x0]
  4068cc:	cmp	w22, #0x10
  4068d0:	b.hi	406d04 <fchown@plt+0x4f54>  // b.pmore
  4068d4:	ldrb	w0, [x20, #1]
  4068d8:	cmp	w22, #0x10
  4068dc:	sub	w28, w28, w0
  4068e0:	lsr	x27, x27, x0
  4068e4:	b.ne	406958 <fchown@plt+0x4ba8>  // b.any
  4068e8:	adrp	x21, 460000 <stdin@@GLIBC_2.17+0x389c0>
  4068ec:	add	x21, x21, #0x480
  4068f0:	ldrh	w0, [x20, #8]
  4068f4:	strb	w0, [x21, w26, uxtw]
  4068f8:	add	w26, w26, #0x1
  4068fc:	cmp	w26, #0x8, lsl #12
  406900:	b.ne	4068a8 <fchown@plt+0x4af8>  // b.any
  406904:	str	w26, [x23, #1184]
  406908:	bl	40fa80 <fchown@plt+0xdcd0>
  40690c:	ldr	w0, [sp, #116]
  406910:	mov	w26, #0x0                   	// #0
  406914:	cmp	w28, w0
  406918:	b.cs	4068b4 <fchown@plt+0x4b04>  // b.hs, b.nlast
  40691c:	nop
  406920:	adrp	x2, 470000 <stdin@@GLIBC_2.17+0x489c0>
  406924:	adrp	x0, 45b000 <stdin@@GLIBC_2.17+0x339c0>
  406928:	ldr	w1, [x2, #1188]
  40692c:	ldr	w0, [x0, #2148]
  406930:	cmp	w0, w1
  406934:	b.cs	406cf0 <fchown@plt+0x4f40>  // b.hs, b.nlast
  406938:	add	w1, w0, #0x1
  40693c:	adrp	x2, 45b000 <stdin@@GLIBC_2.17+0x339c0>
  406940:	ldrb	w0, [x19, w0, uxtw]
  406944:	str	w1, [x2, #2148]
  406948:	lsl	x0, x0, x28
  40694c:	add	w28, w28, #0x8
  406950:	orr	x27, x27, x0
  406954:	b	4068a8 <fchown@plt+0x4af8>
  406958:	cmp	w22, #0xf
  40695c:	b.eq	406de0 <fchown@plt+0x5030>  // b.none
  406960:	cmp	w22, w28
  406964:	b.ls	4069b0 <fchown@plt+0x4c00>  // b.plast
  406968:	adrp	x2, 470000 <stdin@@GLIBC_2.17+0x489c0>
  40696c:	adrp	x0, 45b000 <stdin@@GLIBC_2.17+0x339c0>
  406970:	add	x24, x2, #0x4a4
  406974:	add	x5, x0, #0x864
  406978:	add	x21, x23, #0x4a0
  40697c:	nop
  406980:	ldr	w0, [x5]
  406984:	ldr	w7, [x24]
  406988:	add	w8, w0, #0x1
  40698c:	cmp	w0, w7
  406990:	b.cs	406c5c <fchown@plt+0x4eac>  // b.hs, b.nlast
  406994:	ldrb	w0, [x19, w0, uxtw]
  406998:	str	w8, [x5]
  40699c:	lsl	x0, x0, x28
  4069a0:	add	w28, w28, #0x8
  4069a4:	orr	x27, x27, x0
  4069a8:	cmp	w22, w28
  4069ac:	b.hi	406980 <fchown@plt+0x4bd0>  // b.pmore
  4069b0:	ldr	w1, [sp, #112]
  4069b4:	sub	w28, w28, w22
  4069b8:	mov	w0, w22
  4069bc:	lsr	x22, x27, x22
  4069c0:	cmp	w1, w28
  4069c4:	ldrh	w1, [x20, #8]
  4069c8:	str	w1, [sp, #140]
  4069cc:	ldr	x1, [sp, #104]
  4069d0:	ldrh	w0, [x1, x0, lsl #1]
  4069d4:	str	w0, [sp, #144]
  4069d8:	b.ls	406a24 <fchown@plt+0x4c74>  // b.plast
  4069dc:	adrp	x2, 470000 <stdin@@GLIBC_2.17+0x489c0>
  4069e0:	adrp	x0, 45b000 <stdin@@GLIBC_2.17+0x339c0>
  4069e4:	add	x24, x2, #0x4a4
  4069e8:	add	x5, x0, #0x864
  4069ec:	add	x20, x23, #0x4a0
  4069f0:	ldr	w0, [x5]
  4069f4:	ldr	w7, [x24]
  4069f8:	add	w8, w0, #0x1
  4069fc:	cmp	w0, w7
  406a00:	b.cs	406c8c <fchown@plt+0x4edc>  // b.hs, b.nlast
  406a04:	ldrb	w0, [x19, w0, uxtw]
  406a08:	str	w8, [x5]
  406a0c:	lsl	x0, x0, x28
  406a10:	orr	x22, x22, x0
  406a14:	ldr	w0, [sp, #112]
  406a18:	add	w28, w28, #0x8
  406a1c:	cmp	w0, w28
  406a20:	b.hi	4069f0 <fchown@plt+0x4c40>  // b.pmore
  406a24:	ldr	w0, [sp, #148]
  406a28:	ldr	x1, [sp, #152]
  406a2c:	and	w0, w0, w22
  406a30:	ubfiz	x0, x0, #4, #16
  406a34:	add	x2, x1, x0
  406a38:	str	x2, [sp, #96]
  406a3c:	ldrb	w25, [x1, x0]
  406a40:	cmp	w25, #0x10
  406a44:	b.ls	406b00 <fchown@plt+0x4d50>  // b.plast
  406a48:	adrp	x0, 45b000 <stdin@@GLIBC_2.17+0x339c0>
  406a4c:	add	x21, x0, #0x864
  406a50:	cmp	w25, #0x63
  406a54:	b.eq	406dc0 <fchown@plt+0x5010>  // b.none
  406a58:	ldr	x0, [sp, #96]
  406a5c:	sub	w25, w25, #0x10
  406a60:	ldrb	w0, [x0, #1]
  406a64:	sub	w28, w28, w0
  406a68:	cmp	w28, w25
  406a6c:	lsr	x22, x22, x0
  406a70:	b.cs	406ad8 <fchown@plt+0x4d28>  // b.hs, b.nlast
  406a74:	adrp	x2, 470000 <stdin@@GLIBC_2.17+0x489c0>
  406a78:	add	x20, x23, #0x4a0
  406a7c:	add	x24, x2, #0x4a4
  406a80:	b	406aa0 <fchown@plt+0x4cf0>
  406a84:	ldrb	w0, [x19, w0, uxtw]
  406a88:	str	w7, [x21]
  406a8c:	lsl	x0, x0, x28
  406a90:	add	w28, w28, #0x8
  406a94:	orr	x22, x22, x0
  406a98:	cmp	w25, w28
  406a9c:	b.ls	406ad8 <fchown@plt+0x4d28>  // b.plast
  406aa0:	ldr	w0, [x21]
  406aa4:	ldr	w5, [x24]
  406aa8:	add	w7, w0, #0x1
  406aac:	cmp	w0, w5
  406ab0:	b.cc	406a84 <fchown@plt+0x4cd4>  // b.lo, b.ul, b.last
  406ab4:	mov	w0, #0x0                   	// #0
  406ab8:	str	w26, [x20]
  406abc:	bl	40fb68 <fchown@plt+0xddb8>
  406ac0:	and	x0, x0, #0xff
  406ac4:	lsl	x0, x0, x28
  406ac8:	add	w28, w28, #0x8
  406acc:	orr	x22, x22, x0
  406ad0:	cmp	w25, w28
  406ad4:	b.hi	406aa0 <fchown@plt+0x4cf0>  // b.pmore
  406ad8:	ldp	x1, x0, [sp, #96]
  406adc:	ldrh	w0, [x0, w25, uxtw #1]
  406ae0:	ldr	x2, [x1, #8]
  406ae4:	and	w0, w0, w22
  406ae8:	ubfiz	x0, x0, #4, #16
  406aec:	add	x1, x2, x0
  406af0:	str	x1, [sp, #96]
  406af4:	ldrb	w25, [x2, x0]
  406af8:	cmp	w25, #0x10
  406afc:	b.hi	406a50 <fchown@plt+0x4ca0>  // b.pmore
  406b00:	ldr	x0, [sp, #96]
  406b04:	ldrb	w0, [x0, #1]
  406b08:	sub	w28, w28, w0
  406b0c:	cmp	w25, w28
  406b10:	lsr	x20, x22, x0
  406b14:	b.ls	406b60 <fchown@plt+0x4db0>  // b.plast
  406b18:	adrp	x2, 470000 <stdin@@GLIBC_2.17+0x489c0>
  406b1c:	adrp	x0, 45b000 <stdin@@GLIBC_2.17+0x339c0>
  406b20:	add	x24, x2, #0x4a4
  406b24:	add	x5, x0, #0x864
  406b28:	add	x21, x23, #0x4a0
  406b2c:	nop
  406b30:	ldr	w0, [x5]
  406b34:	ldr	w7, [x24]
  406b38:	add	w9, w0, #0x1
  406b3c:	cmp	w0, w7
  406b40:	b.cs	406cc0 <fchown@plt+0x4f10>  // b.hs, b.nlast
  406b44:	ldrb	w0, [x19, w0, uxtw]
  406b48:	str	w9, [x5]
  406b4c:	lsl	x0, x0, x28
  406b50:	add	w28, w28, #0x8
  406b54:	orr	x20, x20, x0
  406b58:	cmp	w25, w28
  406b5c:	b.hi	406b30 <fchown@plt+0x4d80>  // b.pmore
  406b60:	ldr	x1, [sp, #96]
  406b64:	mov	w0, w25
  406b68:	sub	w28, w28, w25
  406b6c:	adrp	x21, 460000 <stdin@@GLIBC_2.17+0x389c0>
  406b70:	add	x22, x23, #0x4a0
  406b74:	add	x21, x21, #0x480
  406b78:	ldrh	w10, [x1, #8]
  406b7c:	ldr	w1, [sp, #144]
  406b80:	sub	w10, w26, w10
  406b84:	and	w4, w1, w27
  406b88:	ldr	w1, [sp, #140]
  406b8c:	lsr	x27, x20, x25
  406b90:	add	w4, w4, w1
  406b94:	ldr	x1, [sp, #104]
  406b98:	ldrh	w0, [x1, x0, lsl #1]
  406b9c:	and	w0, w0, w20
  406ba0:	mov	w20, #0x8000                	// #32768
  406ba4:	sub	w25, w10, w0
  406ba8:	and	w0, w25, #0x7fff
  406bac:	sub	w5, w20, w26
  406bb0:	cmp	w26, w0
  406bb4:	sub	w1, w20, w0
  406bb8:	csel	w5, w5, w1, cs  // cs = hs, nlast
  406bbc:	sub	w9, w26, w0
  406bc0:	cmp	w4, w5
  406bc4:	sub	w1, w0, w26
  406bc8:	csel	w5, w4, w5, ls  // ls = plast
  406bcc:	cmp	w26, w0
  406bd0:	csel	w1, w1, w9, ls  // ls = plast
  406bd4:	sub	w4, w4, w5
  406bd8:	cmp	w1, w5
  406bdc:	b.cc	406c14 <fchown@plt+0x4e64>  // b.lo, b.ul, b.last
  406be0:	mov	w1, w0
  406be4:	add	w25, w0, w5
  406be8:	add	x1, x21, x1
  406bec:	add	x0, x21, w26, uxtw
  406bf0:	mov	w2, w5
  406bf4:	add	w26, w26, w5
  406bf8:	str	w4, [sp, #96]
  406bfc:	bl	4018d0 <memcpy@plt>
  406c00:	ldr	w4, [sp, #96]
  406c04:	cmp	w26, #0x8, lsl #12
  406c08:	b.eq	406c40 <fchown@plt+0x4e90>  // b.none
  406c0c:	cbnz	w4, 406ba8 <fchown@plt+0x4df8>
  406c10:	b	4068a8 <fchown@plt+0x4af8>
  406c14:	add	w25, w0, w5
  406c18:	mov	w2, w0
  406c1c:	add	w1, w0, w9
  406c20:	add	w0, w0, #0x1
  406c24:	cmp	w0, w25
  406c28:	ldrb	w2, [x21, w2, uxtw]
  406c2c:	strb	w2, [x21, w1, uxtw]
  406c30:	b.ne	406c18 <fchown@plt+0x4e68>  // b.any
  406c34:	add	w26, w26, w5
  406c38:	cmp	w26, #0x8, lsl #12
  406c3c:	b.ne	406c0c <fchown@plt+0x4e5c>  // b.any
  406c40:	str	w26, [x22]
  406c44:	mov	w26, #0x0                   	// #0
  406c48:	str	w4, [sp, #96]
  406c4c:	bl	40fa80 <fchown@plt+0xdcd0>
  406c50:	ldr	w4, [sp, #96]
  406c54:	cbnz	w4, 406ba8 <fchown@plt+0x4df8>
  406c58:	b	4068a8 <fchown@plt+0x4af8>
  406c5c:	mov	w0, #0x0                   	// #0
  406c60:	str	w26, [x21]
  406c64:	str	x5, [sp, #96]
  406c68:	bl	40fb68 <fchown@plt+0xddb8>
  406c6c:	and	x0, x0, #0xff
  406c70:	ldr	x5, [sp, #96]
  406c74:	lsl	x0, x0, x28
  406c78:	add	w28, w28, #0x8
  406c7c:	orr	x27, x27, x0
  406c80:	cmp	w22, w28
  406c84:	b.hi	406980 <fchown@plt+0x4bd0>  // b.pmore
  406c88:	b	4069b0 <fchown@plt+0x4c00>
  406c8c:	mov	w0, #0x0                   	// #0
  406c90:	str	w26, [x20]
  406c94:	str	x5, [sp, #96]
  406c98:	bl	40fb68 <fchown@plt+0xddb8>
  406c9c:	and	x0, x0, #0xff
  406ca0:	ldr	x5, [sp, #96]
  406ca4:	lsl	x0, x0, x28
  406ca8:	orr	x22, x22, x0
  406cac:	ldr	w0, [sp, #112]
  406cb0:	add	w28, w28, #0x8
  406cb4:	cmp	w0, w28
  406cb8:	b.hi	4069f0 <fchown@plt+0x4c40>  // b.pmore
  406cbc:	b	406a24 <fchown@plt+0x4c74>
  406cc0:	mov	w0, #0x0                   	// #0
  406cc4:	str	w26, [x21]
  406cc8:	str	x5, [sp, #120]
  406ccc:	bl	40fb68 <fchown@plt+0xddb8>
  406cd0:	and	x0, x0, #0xff
  406cd4:	ldr	x5, [sp, #120]
  406cd8:	lsl	x0, x0, x28
  406cdc:	add	w28, w28, #0x8
  406ce0:	orr	x20, x20, x0
  406ce4:	cmp	w25, w28
  406ce8:	b.hi	406b30 <fchown@plt+0x4d80>  // b.pmore
  406cec:	b	406b60 <fchown@plt+0x4db0>
  406cf0:	str	w26, [x23, #1184]
  406cf4:	mov	w0, #0x0                   	// #0
  406cf8:	bl	40fb68 <fchown@plt+0xddb8>
  406cfc:	and	x0, x0, #0xff
  406d00:	b	406948 <fchown@plt+0x4b98>
  406d04:	adrp	x0, 45b000 <stdin@@GLIBC_2.17+0x339c0>
  406d08:	cmp	w22, #0x63
  406d0c:	add	x25, x0, #0x864
  406d10:	b.eq	406dc0 <fchown@plt+0x5010>  // b.none
  406d14:	nop
  406d18:	ldrb	w0, [x20, #1]
  406d1c:	sub	w22, w22, #0x10
  406d20:	sub	w28, w28, w0
  406d24:	cmp	w28, w22
  406d28:	lsr	x27, x27, x0
  406d2c:	b.cs	406d94 <fchown@plt+0x4fe4>  // b.hs, b.nlast
  406d30:	adrp	x2, 470000 <stdin@@GLIBC_2.17+0x489c0>
  406d34:	add	x21, x23, #0x4a0
  406d38:	add	x24, x2, #0x4a4
  406d3c:	b	406d5c <fchown@plt+0x4fac>
  406d40:	ldrb	w0, [x19, w0, uxtw]
  406d44:	str	w7, [x25]
  406d48:	lsl	x0, x0, x28
  406d4c:	add	w28, w28, #0x8
  406d50:	orr	x27, x27, x0
  406d54:	cmp	w22, w28
  406d58:	b.ls	406d94 <fchown@plt+0x4fe4>  // b.plast
  406d5c:	ldr	w0, [x25]
  406d60:	ldr	w5, [x24]
  406d64:	add	w7, w0, #0x1
  406d68:	cmp	w0, w5
  406d6c:	b.cc	406d40 <fchown@plt+0x4f90>  // b.lo, b.ul, b.last
  406d70:	mov	w0, #0x0                   	// #0
  406d74:	str	w26, [x21]
  406d78:	bl	40fb68 <fchown@plt+0xddb8>
  406d7c:	and	x0, x0, #0xff
  406d80:	lsl	x0, x0, x28
  406d84:	add	w28, w28, #0x8
  406d88:	orr	x27, x27, x0
  406d8c:	cmp	w22, w28
  406d90:	b.hi	406d5c <fchown@plt+0x4fac>  // b.pmore
  406d94:	ldr	x0, [sp, #104]
  406d98:	ldr	x1, [x20, #8]
  406d9c:	ldrh	w0, [x0, w22, uxtw #1]
  406da0:	and	w0, w0, w27
  406da4:	ubfiz	x0, x0, #4, #16
  406da8:	add	x20, x1, x0
  406dac:	ldrb	w22, [x1, x0]
  406db0:	cmp	w22, #0x10
  406db4:	b.ls	4068d4 <fchown@plt+0x4b24>  // b.plast
  406db8:	cmp	w22, #0x63
  406dbc:	b.ne	406d18 <fchown@plt+0x4f68>  // b.any
  406dc0:	mov	w0, #0x1                   	// #1
  406dc4:	ldp	x19, x20, [sp, #16]
  406dc8:	ldp	x21, x22, [sp, #32]
  406dcc:	ldp	x23, x24, [sp, #48]
  406dd0:	ldp	x25, x26, [sp, #64]
  406dd4:	ldp	x27, x28, [sp, #80]
  406dd8:	ldp	x29, x30, [sp], #160
  406ddc:	ret
  406de0:	adrp	x1, 428000 <stdin@@GLIBC_2.17+0x9c0>
  406de4:	str	w26, [x23, #1184]
  406de8:	mov	w0, #0x0                   	// #0
  406dec:	str	x27, [x1]
  406df0:	add	x1, x1, #0x0
  406df4:	str	w28, [x1, #8]
  406df8:	b	406dc4 <fchown@plt+0x5014>
  406dfc:	nop
  406e00:	sub	sp, sp, #0x660
  406e04:	mov	w9, w1
  406e08:	mov	x8, x0
  406e0c:	add	x7, sp, #0xd0
  406e10:	stp	x29, x30, [sp]
  406e14:	mov	x29, sp
  406e18:	stp	x19, x20, [sp, #16]
  406e1c:	mov	x19, x6
  406e20:	stp	x27, x28, [sp, #80]
  406e24:	mov	x28, x5
  406e28:	mov	w5, w1
  406e2c:	mov	x1, x0
  406e30:	stp	x3, x4, [sp, #184]
  406e34:	add	x3, x0, w9, uxtw #2
  406e38:	str	w2, [sp, #180]
  406e3c:	stp	xzr, xzr, [sp, #208]
  406e40:	stp	xzr, xzr, [sp, #224]
  406e44:	stp	xzr, xzr, [sp, #240]
  406e48:	stp	xzr, xzr, [sp, #256]
  406e4c:	str	wzr, [sp, #272]
  406e50:	ldr	w2, [x1], #4
  406e54:	cmp	x1, x3
  406e58:	ldr	w0, [x7, x2, lsl #2]
  406e5c:	add	w0, w0, #0x1
  406e60:	str	w0, [x7, x2, lsl #2]
  406e64:	b.ne	406e50 <fchown@plt+0x50a0>  // b.any
  406e68:	ldr	w10, [sp, #208]
  406e6c:	cmp	w10, w9
  406e70:	mov	w9, w10
  406e74:	b.eq	40729c <fchown@plt+0x54ec>  // b.none
  406e78:	ldr	w6, [sp, #212]
  406e7c:	ldr	w2, [x19]
  406e80:	stp	x25, x26, [sp, #64]
  406e84:	mov	w1, w6
  406e88:	str	w2, [sp, #164]
  406e8c:	cbnz	w6, 4078f8 <fchown@plt+0x5b48>
  406e90:	ldr	w0, [sp, #216]
  406e94:	cbnz	w0, 407984 <fchown@plt+0x5bd4>
  406e98:	ldr	w0, [sp, #220]
  406e9c:	cbnz	w0, 407940 <fchown@plt+0x5b90>
  406ea0:	ldr	w0, [sp, #224]
  406ea4:	cbnz	w0, 407958 <fchown@plt+0x5ba8>
  406ea8:	ldr	w0, [sp, #228]
  406eac:	cbnz	w0, 40794c <fchown@plt+0x5b9c>
  406eb0:	ldr	w0, [sp, #232]
  406eb4:	cbnz	w0, 407abc <fchown@plt+0x5d0c>
  406eb8:	ldr	w0, [sp, #236]
  406ebc:	cbnz	w0, 407a80 <fchown@plt+0x5cd0>
  406ec0:	ldr	w0, [sp, #240]
  406ec4:	cbnz	w0, 407a74 <fchown@plt+0x5cc4>
  406ec8:	ldr	w0, [sp, #244]
  406ecc:	cbnz	w0, 407a54 <fchown@plt+0x5ca4>
  406ed0:	ldr	w0, [sp, #248]
  406ed4:	cbnz	w0, 407ac8 <fchown@plt+0x5d18>
  406ed8:	ldr	w0, [sp, #252]
  406edc:	cbnz	w0, 407a8c <fchown@plt+0x5cdc>
  406ee0:	ldr	w0, [sp, #256]
  406ee4:	cbnz	w0, 407a98 <fchown@plt+0x5ce8>
  406ee8:	ldr	w0, [sp, #260]
  406eec:	cbnz	w0, 407aa4 <fchown@plt+0x5cf4>
  406ef0:	ldr	w3, [sp, #264]
  406ef4:	cbnz	w3, 407ab0 <fchown@plt+0x5d00>
  406ef8:	ldr	w3, [sp, #268]
  406efc:	cbnz	w3, 407a60 <fchown@plt+0x5cb0>
  406f00:	ldr	w3, [sp, #272]
  406f04:	cbnz	w3, 407a6c <fchown@plt+0x5cbc>
  406f08:	cmp	w2, #0x10
  406f0c:	mov	w4, w2
  406f10:	b.ls	4072f8 <fchown@plt+0x5548>  // b.plast
  406f14:	mov	w0, #0x11                  	// #17
  406f18:	mov	w2, w0
  406f1c:	mov	w0, #0x20000               	// #131072
  406f20:	str	w2, [sp, #112]
  406f24:	ldr	w3, [sp, #264]
  406f28:	cbnz	w3, 407318 <fchown@plt+0x5568>
  406f2c:	ldr	w3, [sp, #260]
  406f30:	cbnz	w3, 40797c <fchown@plt+0x5bcc>
  406f34:	ldr	w3, [sp, #256]
  406f38:	cbnz	w3, 407974 <fchown@plt+0x5bc4>
  406f3c:	ldr	w3, [sp, #252]
  406f40:	cbnz	w3, 407998 <fchown@plt+0x5be8>
  406f44:	ldr	w3, [sp, #248]
  406f48:	cbnz	w3, 407990 <fchown@plt+0x5be0>
  406f4c:	ldr	w3, [sp, #244]
  406f50:	cbnz	w3, 4079d8 <fchown@plt+0x5c28>
  406f54:	ldr	w3, [sp, #240]
  406f58:	cbnz	w3, 4079d0 <fchown@plt+0x5c20>
  406f5c:	ldr	w3, [sp, #236]
  406f60:	cbnz	w3, 4079c8 <fchown@plt+0x5c18>
  406f64:	ldr	w3, [sp, #232]
  406f68:	cbnz	w3, 4079c0 <fchown@plt+0x5c10>
  406f6c:	ldr	w3, [sp, #228]
  406f70:	cbnz	w3, 4079b8 <fchown@plt+0x5c08>
  406f74:	ldr	w3, [sp, #224]
  406f78:	cbnz	w3, 4079b0 <fchown@plt+0x5c00>
  406f7c:	ldr	w3, [sp, #220]
  406f80:	cbnz	w3, 4079a8 <fchown@plt+0x5bf8>
  406f84:	ldr	w3, [sp, #216]
  406f88:	cbnz	w3, 4079a0 <fchown@plt+0x5bf0>
  406f8c:	cbnz	w6, 4079e0 <fchown@plt+0x5c30>
  406f90:	ldr	w2, [sp, #164]
  406f94:	cbnz	w2, 407964 <fchown@plt+0x5bb4>
  406f98:	subs	w2, w0, w10
  406f9c:	str	wzr, [x19]
  406fa0:	str	w2, [sp, #200]
  406fa4:	b.mi	4074d4 <fchown@plt+0x5724>  // b.first
  406fa8:	mov	w25, #0x0                   	// #0
  406fac:	stp	x21, x22, [sp, #32]
  406fb0:	str	w0, [sp, #208]
  406fb4:	str	wzr, [sp, #284]
  406fb8:	sub	w2, w1, #0x2
  406fbc:	add	x6, sp, #0x118
  406fc0:	add	x2, x2, #0x1
  406fc4:	mov	x0, #0x0                   	// #0
  406fc8:	mov	w1, #0x0                   	// #0
  406fcc:	str	x6, [sp, #136]
  406fd0:	lsl	x2, x2, #2
  406fd4:	add	x4, x7, x0
  406fd8:	add	x3, x6, x0
  406fdc:	add	x0, x0, #0x4
  406fe0:	cmp	x2, x0
  406fe4:	ldr	w4, [x4, #4]
  406fe8:	add	w1, w1, w4
  406fec:	str	w1, [x3, #8]
  406ff0:	b.ne	406fd4 <fchown@plt+0x5224>  // b.any
  406ff4:	ldr	x3, [sp, #136]
  406ff8:	add	x6, sp, #0x1e0
  406ffc:	mov	x0, #0x0                   	// #0
  407000:	ldr	w1, [x8, x0, lsl #2]
  407004:	mov	w2, w1
  407008:	cbz	w1, 40701c <fchown@plt+0x526c>
  40700c:	ldr	w1, [x3, x2, lsl #2]
  407010:	add	w4, w1, #0x1
  407014:	str	w4, [x3, x2, lsl #2]
  407018:	str	w0, [x6, w1, uxtw #2]
  40701c:	add	x0, x0, #0x1
  407020:	cmp	x5, x0
  407024:	b.ne	407000 <fchown@plt+0x5250>  // b.any
  407028:	ldr	w1, [sp, #112]
  40702c:	neg	w22, w25
  407030:	ldr	w0, [sp, #164]
  407034:	str	xzr, [sp, #352]
  407038:	cmp	w0, w1
  40703c:	ldr	x1, [sp, #136]
  407040:	ldr	w0, [x1, w0, sxtw #2]
  407044:	str	wzr, [sp, #280]
  407048:	b.lt	407868 <fchown@plt+0x5ab8>  // b.tstop
  40704c:	ldr	w1, [sp, #112]
  407050:	adrp	x13, 428000 <stdin@@GLIBC_2.17+0x9c0>
  407054:	mov	w26, #0x0                   	// #0
  407058:	stp	x23, x24, [sp, #48]
  40705c:	mov	x24, x28
  407060:	add	x1, x7, w1, sxtw #2
  407064:	str	x1, [sp, #144]
  407068:	add	x1, sp, #0x1e0
  40706c:	mov	w28, w25
  407070:	add	x0, x1, w0, uxtw #2
  407074:	str	x0, [sp, #168]
  407078:	ldr	w0, [sp, #164]
  40707c:	mov	w25, w22
  407080:	add	x23, x13, #0x0
  407084:	mov	x15, #0x0                   	// #0
  407088:	add	w0, w0, #0x1
  40708c:	str	w0, [sp, #204]
  407090:	mov	w0, #0xffffffff            	// #-1
  407094:	str	w0, [sp, #116]
  407098:	mov	x0, x27
  40709c:	mov	w27, w26
  4070a0:	mov	x22, x0
  4070a4:	str	x1, [sp, #152]
  4070a8:	ldr	x0, [sp, #144]
  4070ac:	ldr	w0, [x0]
  4070b0:	str	w0, [sp, #108]
  4070b4:	cbz	w0, 407840 <fchown@plt+0x5a90>
  4070b8:	ldr	w0, [sp, #112]
  4070bc:	sub	w2, w0, #0x1
  4070c0:	mov	w0, #0x1                   	// #1
  4070c4:	lsl	w0, w0, w2
  4070c8:	str	w0, [sp, #176]
  4070cc:	mov	x0, x24
  4070d0:	mov	w24, w27
  4070d4:	mov	w27, w26
  4070d8:	mov	x26, x0
  4070dc:	nop
  4070e0:	ldr	w0, [sp, #112]
  4070e4:	add	w6, w28, w25
  4070e8:	cmp	w6, w0
  4070ec:	b.ge	4078cc <fchown@plt+0x5b1c>  // b.tcont
  4070f0:	ldp	w1, w0, [sp, #112]
  4070f4:	str	w27, [sp, #160]
  4070f8:	mov	x27, x22
  4070fc:	sub	w3, w1, w6
  407100:	ldr	w1, [sp, #164]
  407104:	add	w7, w0, #0x1
  407108:	mov	w25, w3
  40710c:	sub	w10, w1, w6
  407110:	add	x1, sp, #0x160
  407114:	sxtw	x20, w7
  407118:	add	x21, x1, w0, sxtw #3
  40711c:	mov	x22, x21
  407120:	mov	w24, w10
  407124:	mov	x21, x20
  407128:	mov	w20, w6
  40712c:	b	4071c8 <fchown@plt+0x5418>
  407130:	add	w0, w1, #0x1
  407134:	str	w1, [sp, #100]
  407138:	lsl	x0, x0, #4
  40713c:	bl	401a50 <malloc@plt>
  407140:	ldr	w1, [sp, #100]
  407144:	cbz	x0, 407258 <fchown@plt+0x54a8>
  407148:	ldr	w4, [x23, #12]
  40714c:	add	x15, x0, #0x10
  407150:	str	x15, [x26]
  407154:	add	x26, x0, #0x8
  407158:	add	w4, w4, #0x1
  40715c:	str	x15, [x22, #8]
  407160:	add	w4, w4, w1
  407164:	str	xzr, [x0, #8]
  407168:	str	w4, [x23, #12]
  40716c:	cbz	w21, 4071a8 <fchown@plt+0x53f8>
  407170:	ldrb	w4, [sp, #104]
  407174:	add	w2, w19, #0x10
  407178:	ldr	w3, [sp, #160]
  40717c:	ldr	x0, [x22]
  407180:	bfxil	x27, x2, #0, #8
  407184:	lsr	w19, w3, w4
  407188:	str	x15, [sp, #128]
  40718c:	lsl	x19, x19, #4
  407190:	bfi	x27, x28, #8, #8
  407194:	ldr	x4, [sp, #136]
  407198:	add	x2, x0, x19
  40719c:	str	x27, [x0, x19]
  4071a0:	str	w3, [x4, x21, lsl #2]
  4071a4:	str	x15, [x2, #8]
  4071a8:	ldr	w0, [sp, #112]
  4071ac:	add	w20, w20, w28
  4071b0:	add	x21, x21, #0x1
  4071b4:	sub	w25, w25, w28
  4071b8:	add	x22, x22, #0x8
  4071bc:	sub	w24, w24, w28
  4071c0:	cmp	w0, w20
  4071c4:	b.le	4074f0 <fchown@plt+0x5740>
  4071c8:	mov	w0, #0x1                   	// #1
  4071cc:	stp	w21, w25, [sp, #116]
  4071d0:	lsl	w1, w0, w25
  4071d4:	sub	w0, w20, w28
  4071d8:	str	w0, [sp, #104]
  4071dc:	mov	w19, w25
  4071e0:	ldr	w0, [sp, #108]
  4071e4:	str	w20, [sp, #124]
  4071e8:	cmp	w1, w0
  4071ec:	b.ls	407130 <fchown@plt+0x5380>  // b.plast
  4071f0:	cmp	w28, w24
  4071f4:	csel	w13, w28, w24, ls  // ls = plast
  4071f8:	cmp	w13, w25
  4071fc:	b.ls	407130 <fchown@plt+0x5380>  // b.plast
  407200:	add	w19, w25, #0x1
  407204:	sub	w1, w1, w0
  407208:	cmp	w13, w19
  40720c:	ldr	x4, [sp, #144]
  407210:	b.hi	407228 <fchown@plt+0x5478>  // b.pmore
  407214:	b	407238 <fchown@plt+0x5488>
  407218:	add	w19, w19, #0x1
  40721c:	sub	w1, w2, w0
  407220:	cmp	w19, w13
  407224:	b.cs	407238 <fchown@plt+0x5488>  // b.hs, b.nlast
  407228:	ldr	w0, [x4, #4]!
  40722c:	lsl	w2, w1, #1
  407230:	cmp	w0, w1, lsl #1
  407234:	b.cc	407218 <fchown@plt+0x5468>  // b.lo, b.ul, b.last
  407238:	mov	w0, #0x1                   	// #1
  40723c:	lsl	w1, w0, w19
  407240:	add	w0, w1, #0x1
  407244:	str	w1, [sp, #100]
  407248:	lsl	x0, x0, #4
  40724c:	bl	401a50 <malloc@plt>
  407250:	ldr	w1, [sp, #100]
  407254:	cbnz	x0, 407148 <fchown@plt+0x5398>
  407258:	ldr	w0, [sp, #116]
  40725c:	cbz	w0, 407278 <fchown@plt+0x54c8>
  407260:	ldr	x19, [sp, #352]
  407264:	cbz	x19, 407278 <fchown@plt+0x54c8>
  407268:	sub	x0, x19, #0x10
  40726c:	ldur	x19, [x19, #-8]
  407270:	bl	401c40 <free@plt>
  407274:	cbnz	x19, 407268 <fchown@plt+0x54b8>
  407278:	ldp	x21, x22, [sp, #32]
  40727c:	ldp	x23, x24, [sp, #48]
  407280:	ldp	x25, x26, [sp, #64]
  407284:	mov	w0, #0x3                   	// #3
  407288:	ldp	x29, x30, [sp]
  40728c:	ldp	x19, x20, [sp, #16]
  407290:	ldp	x27, x28, [sp, #80]
  407294:	add	sp, sp, #0x660
  407298:	ret
  40729c:	mov	x0, #0x30                  	// #48
  4072a0:	bl	401a50 <malloc@plt>
  4072a4:	mov	x1, x0
  4072a8:	cbz	x0, 407284 <fchown@plt+0x54d4>
  4072ac:	adrp	x2, 428000 <stdin@@GLIBC_2.17+0x9c0>
  4072b0:	add	x2, x2, #0x0
  4072b4:	add	x0, x0, #0x10
  4072b8:	str	x0, [x28]
  4072bc:	mov	w4, #0x163                 	// #355
  4072c0:	mov	w5, #0x1                   	// #1
  4072c4:	ldr	w3, [x2, #12]
  4072c8:	mov	w0, #0x0                   	// #0
  4072cc:	str	w5, [x19]
  4072d0:	add	w3, w3, #0x3
  4072d4:	str	xzr, [x1, #8]
  4072d8:	str	w3, [x2, #12]
  4072dc:	strh	w4, [x1, #16]
  4072e0:	strh	w4, [x1, #32]
  4072e4:	ldp	x29, x30, [sp]
  4072e8:	ldp	x19, x20, [sp, #16]
  4072ec:	ldp	x27, x28, [sp, #80]
  4072f0:	add	sp, sp, #0x660
  4072f4:	ret
  4072f8:	mov	w0, #0x11                  	// #17
  4072fc:	mov	w3, w0
  407300:	mov	w2, w3
  407304:	mov	w4, w3
  407308:	mov	w0, #0x20000               	// #131072
  40730c:	str	w3, [sp, #112]
  407310:	str	w3, [sp, #164]
  407314:	b	406f2c <fchown@plt+0x517c>
  407318:	mov	w1, #0xe                   	// #14
  40731c:	cmp	w4, w1
  407320:	mov	w25, w1
  407324:	b.ls	407ad4 <fchown@plt+0x5d24>  // b.plast
  407328:	str	w1, [sp, #164]
  40732c:	str	w25, [x19]
  407330:	cmp	w1, w2
  407334:	b.ls	4079fc <fchown@plt+0x5c4c>  // b.plast
  407338:	mov	w3, w2
  40733c:	ldr	w3, [x7, x3, lsl #2]
  407340:	subs	w0, w0, w3
  407344:	b.mi	4074d4 <fchown@plt+0x5724>  // b.first
  407348:	add	w3, w2, #0x1
  40734c:	lsl	w0, w0, #1
  407350:	cmp	w3, w1
  407354:	b.cs	4078d8 <fchown@plt+0x5b28>  // b.hs, b.nlast
  407358:	ldr	w3, [x7, x3, lsl #2]
  40735c:	subs	w0, w0, w3
  407360:	b.mi	4074d4 <fchown@plt+0x5724>  // b.first
  407364:	add	w3, w2, #0x2
  407368:	lsl	w0, w0, #1
  40736c:	cmp	w3, w1
  407370:	b.cs	4078d8 <fchown@plt+0x5b28>  // b.hs, b.nlast
  407374:	ldr	w3, [x7, x3, lsl #2]
  407378:	subs	w0, w0, w3
  40737c:	b.mi	4074d4 <fchown@plt+0x5724>  // b.first
  407380:	add	w3, w2, #0x3
  407384:	lsl	w0, w0, #1
  407388:	cmp	w3, w1
  40738c:	b.cs	4078d8 <fchown@plt+0x5b28>  // b.hs, b.nlast
  407390:	ldr	w3, [x7, x3, lsl #2]
  407394:	subs	w0, w0, w3
  407398:	b.mi	4074d4 <fchown@plt+0x5724>  // b.first
  40739c:	add	w3, w2, #0x4
  4073a0:	lsl	w0, w0, #1
  4073a4:	cmp	w3, w1
  4073a8:	b.cs	4078d8 <fchown@plt+0x5b28>  // b.hs, b.nlast
  4073ac:	ldr	w3, [x7, x3, lsl #2]
  4073b0:	subs	w0, w0, w3
  4073b4:	b.mi	4074d4 <fchown@plt+0x5724>  // b.first
  4073b8:	add	w3, w2, #0x5
  4073bc:	lsl	w0, w0, #1
  4073c0:	cmp	w1, w3
  4073c4:	b.ls	4078d8 <fchown@plt+0x5b28>  // b.plast
  4073c8:	ldr	w3, [x7, x3, lsl #2]
  4073cc:	subs	w0, w0, w3
  4073d0:	b.mi	4074d4 <fchown@plt+0x5724>  // b.first
  4073d4:	add	w3, w2, #0x6
  4073d8:	lsl	w0, w0, #1
  4073dc:	cmp	w1, w3
  4073e0:	b.ls	4078d8 <fchown@plt+0x5b28>  // b.plast
  4073e4:	ldr	w3, [x7, x3, lsl #2]
  4073e8:	subs	w0, w0, w3
  4073ec:	b.mi	4074d4 <fchown@plt+0x5724>  // b.first
  4073f0:	add	w3, w2, #0x7
  4073f4:	lsl	w0, w0, #1
  4073f8:	cmp	w1, w3
  4073fc:	b.ls	4078d8 <fchown@plt+0x5b28>  // b.plast
  407400:	ldr	w3, [x7, x3, lsl #2]
  407404:	subs	w0, w0, w3
  407408:	b.mi	4074d4 <fchown@plt+0x5724>  // b.first
  40740c:	add	w3, w2, #0x8
  407410:	lsl	w0, w0, #1
  407414:	cmp	w1, w3
  407418:	b.ls	4078d8 <fchown@plt+0x5b28>  // b.plast
  40741c:	ldr	w3, [x7, x3, lsl #2]
  407420:	subs	w0, w0, w3
  407424:	b.mi	4074d4 <fchown@plt+0x5724>  // b.first
  407428:	add	w3, w2, #0x9
  40742c:	lsl	w0, w0, #1
  407430:	cmp	w1, w3
  407434:	b.ls	4078d8 <fchown@plt+0x5b28>  // b.plast
  407438:	ldr	w3, [x7, x3, lsl #2]
  40743c:	subs	w0, w0, w3
  407440:	b.mi	4074d4 <fchown@plt+0x5724>  // b.first
  407444:	add	w3, w2, #0xa
  407448:	lsl	w0, w0, #1
  40744c:	cmp	w1, w3
  407450:	b.ls	4078d8 <fchown@plt+0x5b28>  // b.plast
  407454:	ldr	w3, [x7, x3, lsl #2]
  407458:	subs	w0, w0, w3
  40745c:	b.mi	4074d4 <fchown@plt+0x5724>  // b.first
  407460:	add	w3, w2, #0xb
  407464:	lsl	w0, w0, #1
  407468:	cmp	w1, w3
  40746c:	b.ls	4078d8 <fchown@plt+0x5b28>  // b.plast
  407470:	ldr	w3, [x7, x3, lsl #2]
  407474:	subs	w0, w0, w3
  407478:	b.mi	4074d4 <fchown@plt+0x5724>  // b.first
  40747c:	add	w3, w2, #0xc
  407480:	lsl	w0, w0, #1
  407484:	cmp	w1, w3
  407488:	b.ls	4078d8 <fchown@plt+0x5b28>  // b.plast
  40748c:	ldr	w3, [x7, x3, lsl #2]
  407490:	subs	w0, w0, w3
  407494:	b.mi	4074d4 <fchown@plt+0x5724>  // b.first
  407498:	add	w3, w2, #0xd
  40749c:	lsl	w0, w0, #1
  4074a0:	cmp	w1, w3
  4074a4:	b.ls	4078d8 <fchown@plt+0x5b28>  // b.plast
  4074a8:	ldr	w3, [x7, x3, lsl #2]
  4074ac:	subs	w0, w0, w3
  4074b0:	b.mi	4074d4 <fchown@plt+0x5724>  // b.first
  4074b4:	add	w2, w2, #0xe
  4074b8:	lsl	w0, w0, #1
  4074bc:	cmp	w1, w2
  4074c0:	b.ls	4078d8 <fchown@plt+0x5b28>  // b.plast
  4074c4:	ldr	w2, [sp, #268]
  4074c8:	sub	w2, w0, w2
  4074cc:	lsl	w0, w2, #1
  4074d0:	tbz	w2, #31, 4078d8 <fchown@plt+0x5b28>
  4074d4:	mov	w0, #0x2                   	// #2
  4074d8:	ldp	x29, x30, [sp]
  4074dc:	ldp	x19, x20, [sp, #16]
  4074e0:	ldp	x25, x26, [sp, #64]
  4074e4:	ldp	x27, x28, [sp, #80]
  4074e8:	add	sp, sp, #0x660
  4074ec:	ret
  4074f0:	ldr	w25, [sp, #124]
  4074f4:	mov	x22, x27
  4074f8:	ldr	w27, [sp, #160]
  4074fc:	mov	w24, w1
  407500:	sub	w4, w0, w25
  407504:	ldr	x0, [sp, #152]
  407508:	and	w4, w4, #0xff
  40750c:	ldr	x1, [sp, #168]
  407510:	mov	w6, #0x63                  	// #99
  407514:	cmp	x1, x0
  407518:	b.ls	40754c <fchown@plt+0x579c>  // b.plast
  40751c:	mov	x1, x0
  407520:	ldr	w0, [x1], #4
  407524:	str	x1, [sp, #152]
  407528:	ldr	w1, [sp, #180]
  40752c:	cmp	w0, w1
  407530:	b.cs	4078a0 <fchown@plt+0x5af0>  // b.hs, b.nlast
  407534:	ldr	x1, [sp, #128]
  407538:	cmp	w0, #0x100
  40753c:	cset	w6, ne  // ne = any
  407540:	add	w6, w6, #0xf
  407544:	bfxil	x1, x0, #0, #16
  407548:	str	x1, [sp, #128]
  40754c:	ldrb	w1, [sp, #120]
  407550:	mov	w0, #0x1                   	// #1
  407554:	lsl	w21, w0, w1
  407558:	lsr	w0, w27, w25
  40755c:	cmp	w0, w24
  407560:	b.cs	40758c <fchown@plt+0x57dc>  // b.hs, b.nlast
  407564:	ldr	x3, [sp, #128]
  407568:	ubfiz	x1, x0, #4, #32
  40756c:	bfxil	x22, x6, #0, #8
  407570:	add	x2, x15, x1
  407574:	add	w0, w0, w21
  407578:	bfi	x22, x4, #8, #8
  40757c:	str	x22, [x15, x1]
  407580:	str	x3, [x2, #8]
  407584:	cmp	w0, w24
  407588:	b.cc	407568 <fchown@plt+0x57b8>  // b.lo, b.ul, b.last
  40758c:	ldr	w0, [sp, #176]
  407590:	tst	w0, w27
  407594:	b.eq	4075a8 <fchown@plt+0x57f8>  // b.none
  407598:	eor	w27, w27, w0
  40759c:	lsr	w0, w0, #1
  4075a0:	tst	w27, w0
  4075a4:	b.ne	407598 <fchown@plt+0x57e8>  // b.any
  4075a8:	ldr	w1, [sp, #116]
  4075ac:	eor	w27, w27, w0
  4075b0:	ldr	x4, [sp, #136]
  4075b4:	mov	w0, #0x1                   	// #1
  4075b8:	lsl	w0, w0, w25
  4075bc:	sub	w0, w0, #0x1
  4075c0:	and	w0, w0, w27
  4075c4:	ldr	w2, [x4, w1, sxtw #2]
  4075c8:	cmp	w2, w0
  4075cc:	b.eq	407820 <fchown@plt+0x5a70>  // b.none
  4075d0:	sub	w2, w1, #0x1
  4075d4:	sub	w25, w25, w28
  4075d8:	mov	w0, #0x1                   	// #1
  4075dc:	lsl	w0, w0, w25
  4075e0:	sub	w0, w0, #0x1
  4075e4:	ldr	w3, [x4, w2, sxtw #2]
  4075e8:	and	w0, w0, w27
  4075ec:	cmp	w3, w0
  4075f0:	b.eq	407898 <fchown@plt+0x5ae8>  // b.none
  4075f4:	sub	w2, w1, #0x2
  4075f8:	sub	w25, w25, w28
  4075fc:	mov	w0, #0x1                   	// #1
  407600:	lsl	w0, w0, w25
  407604:	sub	w0, w0, #0x1
  407608:	ldr	w3, [x4, w2, sxtw #2]
  40760c:	and	w0, w0, w27
  407610:	cmp	w3, w0
  407614:	b.eq	407898 <fchown@plt+0x5ae8>  // b.none
  407618:	sub	w2, w1, #0x3
  40761c:	sub	w25, w25, w28
  407620:	mov	w0, #0x1                   	// #1
  407624:	lsl	w0, w0, w25
  407628:	sub	w0, w0, #0x1
  40762c:	ldr	w3, [x4, w2, sxtw #2]
  407630:	and	w0, w0, w27
  407634:	cmp	w3, w0
  407638:	b.eq	407898 <fchown@plt+0x5ae8>  // b.none
  40763c:	sub	w2, w1, #0x4
  407640:	sub	w25, w25, w28
  407644:	mov	w0, #0x1                   	// #1
  407648:	lsl	w0, w0, w25
  40764c:	sub	w0, w0, #0x1
  407650:	ldr	w3, [x4, w2, sxtw #2]
  407654:	and	w0, w0, w27
  407658:	cmp	w3, w0
  40765c:	b.eq	407898 <fchown@plt+0x5ae8>  // b.none
  407660:	sub	w2, w1, #0x5
  407664:	sub	w25, w25, w28
  407668:	mov	w0, #0x1                   	// #1
  40766c:	lsl	w0, w0, w25
  407670:	sub	w0, w0, #0x1
  407674:	ldr	w3, [x4, w2, sxtw #2]
  407678:	and	w0, w0, w27
  40767c:	cmp	w3, w0
  407680:	b.eq	407898 <fchown@plt+0x5ae8>  // b.none
  407684:	sub	w2, w1, #0x6
  407688:	sub	w25, w25, w28
  40768c:	mov	w0, #0x1                   	// #1
  407690:	lsl	w0, w0, w25
  407694:	sub	w0, w0, #0x1
  407698:	ldr	w3, [x4, w2, sxtw #2]
  40769c:	and	w0, w0, w27
  4076a0:	cmp	w3, w0
  4076a4:	b.eq	407898 <fchown@plt+0x5ae8>  // b.none
  4076a8:	sub	w2, w1, #0x7
  4076ac:	sub	w25, w25, w28
  4076b0:	mov	w0, #0x1                   	// #1
  4076b4:	lsl	w0, w0, w25
  4076b8:	sub	w0, w0, #0x1
  4076bc:	ldr	w3, [x4, w2, sxtw #2]
  4076c0:	and	w0, w0, w27
  4076c4:	cmp	w3, w0
  4076c8:	b.eq	407898 <fchown@plt+0x5ae8>  // b.none
  4076cc:	sub	w2, w1, #0x8
  4076d0:	sub	w25, w25, w28
  4076d4:	mov	w0, #0x1                   	// #1
  4076d8:	lsl	w0, w0, w25
  4076dc:	sub	w0, w0, #0x1
  4076e0:	ldr	w3, [x4, w2, sxtw #2]
  4076e4:	and	w0, w0, w27
  4076e8:	cmp	w3, w0
  4076ec:	b.eq	407898 <fchown@plt+0x5ae8>  // b.none
  4076f0:	sub	w2, w1, #0x9
  4076f4:	sub	w25, w25, w28
  4076f8:	mov	w0, #0x1                   	// #1
  4076fc:	lsl	w0, w0, w25
  407700:	sub	w0, w0, #0x1
  407704:	ldr	w3, [x4, w2, sxtw #2]
  407708:	and	w0, w0, w27
  40770c:	cmp	w3, w0
  407710:	b.eq	407898 <fchown@plt+0x5ae8>  // b.none
  407714:	sub	w2, w1, #0xa
  407718:	sub	w25, w25, w28
  40771c:	mov	w0, #0x1                   	// #1
  407720:	lsl	w0, w0, w25
  407724:	sub	w0, w0, #0x1
  407728:	ldr	w3, [x4, w2, sxtw #2]
  40772c:	and	w0, w0, w27
  407730:	cmp	w3, w0
  407734:	b.eq	407898 <fchown@plt+0x5ae8>  // b.none
  407738:	sub	w2, w1, #0xb
  40773c:	sub	w25, w25, w28
  407740:	mov	w0, #0x1                   	// #1
  407744:	lsl	w0, w0, w25
  407748:	sub	w0, w0, #0x1
  40774c:	ldr	w3, [x4, w2, sxtw #2]
  407750:	and	w0, w0, w27
  407754:	cmp	w3, w0
  407758:	b.eq	407898 <fchown@plt+0x5ae8>  // b.none
  40775c:	sub	w2, w1, #0xc
  407760:	sub	w25, w25, w28
  407764:	mov	w0, #0x1                   	// #1
  407768:	lsl	w0, w0, w25
  40776c:	sub	w0, w0, #0x1
  407770:	ldr	w3, [x4, w2, sxtw #2]
  407774:	and	w0, w0, w27
  407778:	cmp	w3, w0
  40777c:	b.eq	407898 <fchown@plt+0x5ae8>  // b.none
  407780:	sub	w2, w1, #0xd
  407784:	sub	w25, w25, w28
  407788:	mov	w0, #0x1                   	// #1
  40778c:	lsl	w0, w0, w25
  407790:	sub	w0, w0, #0x1
  407794:	ldr	w3, [x4, w2, sxtw #2]
  407798:	and	w0, w0, w27
  40779c:	cmp	w3, w0
  4077a0:	b.eq	407898 <fchown@plt+0x5ae8>  // b.none
  4077a4:	sub	w2, w1, #0xe
  4077a8:	sub	w25, w25, w28
  4077ac:	mov	w0, #0x1                   	// #1
  4077b0:	lsl	w0, w0, w25
  4077b4:	sub	w0, w0, #0x1
  4077b8:	ldr	w3, [x4, w2, sxtw #2]
  4077bc:	and	w0, w0, w27
  4077c0:	cmp	w3, w0
  4077c4:	b.eq	407898 <fchown@plt+0x5ae8>  // b.none
  4077c8:	sub	w2, w1, #0xf
  4077cc:	sub	w25, w25, w28
  4077d0:	mov	w0, #0x1                   	// #1
  4077d4:	lsl	w0, w0, w25
  4077d8:	sub	w0, w0, #0x1
  4077dc:	ldr	w3, [x4, w2, sxtw #2]
  4077e0:	and	w0, w0, w27
  4077e4:	cmp	w3, w0
  4077e8:	b.eq	407898 <fchown@plt+0x5ae8>  // b.none
  4077ec:	sub	w2, w1, #0x10
  4077f0:	sub	w25, w25, w28
  4077f4:	mov	w0, #0x1                   	// #1
  4077f8:	lsl	w0, w0, w25
  4077fc:	sub	w0, w0, #0x1
  407800:	ldr	w3, [x4, w2, sxtw #2]
  407804:	and	w0, w0, w27
  407808:	cmp	w3, w0
  40780c:	b.eq	407898 <fchown@plt+0x5ae8>  // b.none
  407810:	sub	w25, w25, w28
  407814:	sub	w0, w1, #0x11
  407818:	str	w0, [sp, #116]
  40781c:	nop
  407820:	ldr	w0, [sp, #108]
  407824:	subs	w0, w0, #0x1
  407828:	str	w0, [sp, #108]
  40782c:	b.ne	4070e0 <fchown@plt+0x5330>  // b.any
  407830:	mov	x0, x26
  407834:	mov	w26, w27
  407838:	mov	w27, w24
  40783c:	mov	x24, x0
  407840:	ldr	x1, [sp, #144]
  407844:	ldr	w0, [sp, #112]
  407848:	add	x1, x1, #0x4
  40784c:	str	x1, [sp, #144]
  407850:	add	w0, w0, #0x1
  407854:	ldr	w1, [sp, #204]
  407858:	str	w0, [sp, #112]
  40785c:	cmp	w0, w1
  407860:	b.ne	4070a8 <fchown@plt+0x52f8>  // b.any
  407864:	ldp	x23, x24, [sp, #48]
  407868:	ldr	w0, [sp, #200]
  40786c:	ldp	x29, x30, [sp]
  407870:	cmp	w0, #0x0
  407874:	ldr	w0, [sp, #164]
  407878:	ldp	x19, x20, [sp, #16]
  40787c:	ccmp	w0, #0x1, #0x4, ne  // ne = any
  407880:	cset	w0, ne  // ne = any
  407884:	ldp	x21, x22, [sp, #32]
  407888:	ldp	x25, x26, [sp, #64]
  40788c:	ldp	x27, x28, [sp, #80]
  407890:	add	sp, sp, #0x660
  407894:	ret
  407898:	str	w2, [sp, #116]
  40789c:	b	407820 <fchown@plt+0x5a70>
  4078a0:	ldr	w1, [sp, #180]
  4078a4:	sub	w0, w0, w1
  4078a8:	ldr	x1, [sp, #184]
  4078ac:	lsl	x0, x0, #1
  4078b0:	ldrh	w2, [x1, x0]
  4078b4:	ldr	x1, [sp, #192]
  4078b8:	ldrb	w6, [x1, x0]
  4078bc:	ldr	x0, [sp, #128]
  4078c0:	bfxil	x0, x2, #0, #16
  4078c4:	str	x0, [sp, #128]
  4078c8:	b	40754c <fchown@plt+0x579c>
  4078cc:	sub	w4, w0, w25
  4078d0:	str	w4, [sp, #120]
  4078d4:	b	407504 <fchown@plt+0x5754>
  4078d8:	ldr	w9, [x7, w1, uxtw #2]
  4078dc:	subs	w2, w0, w9
  4078e0:	str	w2, [sp, #200]
  4078e4:	b.mi	4074d4 <fchown@plt+0x5724>  // b.first
  4078e8:	stp	x21, x22, [sp, #32]
  4078ec:	str	w0, [x7, w1, uxtw #2]
  4078f0:	str	wzr, [sp, #284]
  4078f4:	b	406fb8 <fchown@plt+0x5208>
  4078f8:	ldr	w3, [sp, #272]
  4078fc:	mov	w2, #0x1                   	// #1
  407900:	ldr	w4, [sp, #164]
  407904:	mov	w0, #0x1                   	// #1
  407908:	str	w2, [sp, #112]
  40790c:	lsl	w0, w0, w2
  407910:	cmp	w4, w2
  407914:	b.cc	40792c <fchown@plt+0x5b7c>  // b.lo, b.ul, b.last
  407918:	cbnz	w3, 407a4c <fchown@plt+0x5c9c>
  40791c:	ldr	w3, [sp, #268]
  407920:	cbz	w3, 406f24 <fchown@plt+0x5174>
  407924:	mov	w1, #0xf                   	// #15
  407928:	b	40731c <fchown@plt+0x556c>
  40792c:	cbnz	w3, 407a30 <fchown@plt+0x5c80>
  407930:	ldr	w3, [sp, #268]
  407934:	mov	w4, w2
  407938:	str	w2, [sp, #164]
  40793c:	b	407920 <fchown@plt+0x5b70>
  407940:	ldr	w3, [sp, #272]
  407944:	mov	w2, #0x3                   	// #3
  407948:	b	407900 <fchown@plt+0x5b50>
  40794c:	ldr	w3, [sp, #272]
  407950:	mov	w2, #0x5                   	// #5
  407954:	b	407900 <fchown@plt+0x5b50>
  407958:	ldr	w3, [sp, #272]
  40795c:	mov	w2, #0x4                   	// #4
  407960:	b	407900 <fchown@plt+0x5b50>
  407964:	mov	w25, #0x0                   	// #0
  407968:	str	wzr, [x19]
  40796c:	str	wzr, [sp, #164]
  407970:	b	4078dc <fchown@plt+0x5b2c>
  407974:	mov	w1, #0xc                   	// #12
  407978:	b	40731c <fchown@plt+0x556c>
  40797c:	mov	w1, #0xd                   	// #13
  407980:	b	40731c <fchown@plt+0x556c>
  407984:	ldr	w3, [sp, #272]
  407988:	mov	w2, #0x2                   	// #2
  40798c:	b	407900 <fchown@plt+0x5b50>
  407990:	mov	w1, #0xa                   	// #10
  407994:	b	40731c <fchown@plt+0x556c>
  407998:	mov	w1, #0xb                   	// #11
  40799c:	b	40731c <fchown@plt+0x556c>
  4079a0:	mov	w1, #0x2                   	// #2
  4079a4:	b	40731c <fchown@plt+0x556c>
  4079a8:	mov	w1, #0x3                   	// #3
  4079ac:	b	40731c <fchown@plt+0x556c>
  4079b0:	mov	w1, #0x4                   	// #4
  4079b4:	b	40731c <fchown@plt+0x556c>
  4079b8:	mov	w1, #0x5                   	// #5
  4079bc:	b	40731c <fchown@plt+0x556c>
  4079c0:	mov	w1, #0x6                   	// #6
  4079c4:	b	40731c <fchown@plt+0x556c>
  4079c8:	mov	w1, #0x7                   	// #7
  4079cc:	b	40731c <fchown@plt+0x556c>
  4079d0:	mov	w1, #0x8                   	// #8
  4079d4:	b	40731c <fchown@plt+0x556c>
  4079d8:	mov	w1, #0x9                   	// #9
  4079dc:	b	40731c <fchown@plt+0x556c>
  4079e0:	cmp	w4, #0x1
  4079e4:	b.ne	407ae4 <fchown@plt+0x5d34>  // b.any
  4079e8:	ldr	w2, [sp, #164]
  4079ec:	mov	w1, w4
  4079f0:	str	w2, [x19]
  4079f4:	mov	w25, w2
  4079f8:	str	w4, [sp, #164]
  4079fc:	ldr	w2, [x7, w1, uxtw #2]
  407a00:	mov	w3, w1
  407a04:	subs	w2, w0, w2
  407a08:	str	w2, [sp, #200]
  407a0c:	b.mi	4074d4 <fchown@plt+0x5724>  // b.first
  407a10:	stp	x21, x22, [sp, #32]
  407a14:	cmp	w1, #0x1
  407a18:	str	w0, [x7, x3, lsl #2]
  407a1c:	str	wzr, [sp, #284]
  407a20:	b.ne	406fb8 <fchown@plt+0x5208>  // b.any
  407a24:	add	x0, sp, #0x118
  407a28:	str	x0, [sp, #136]
  407a2c:	b	406ff4 <fchown@plt+0x5244>
  407a30:	mov	w1, #0x10                  	// #16
  407a34:	mov	w3, w2
  407a38:	mov	w25, w1
  407a3c:	str	w25, [sp, #164]
  407a40:	ldr	w25, [sp, #112]
  407a44:	str	w3, [sp, #112]
  407a48:	b	40732c <fchown@plt+0x557c>
  407a4c:	mov	w1, #0x10                  	// #16
  407a50:	b	40731c <fchown@plt+0x556c>
  407a54:	ldr	w3, [sp, #272]
  407a58:	mov	w2, #0x9                   	// #9
  407a5c:	b	407900 <fchown@plt+0x5b50>
  407a60:	ldr	w3, [sp, #272]
  407a64:	mov	w2, #0xf                   	// #15
  407a68:	b	407900 <fchown@plt+0x5b50>
  407a6c:	mov	w2, #0x10                  	// #16
  407a70:	b	407900 <fchown@plt+0x5b50>
  407a74:	ldr	w3, [sp, #272]
  407a78:	mov	w2, #0x8                   	// #8
  407a7c:	b	407900 <fchown@plt+0x5b50>
  407a80:	ldr	w3, [sp, #272]
  407a84:	mov	w2, #0x7                   	// #7
  407a88:	b	407900 <fchown@plt+0x5b50>
  407a8c:	ldr	w3, [sp, #272]
  407a90:	mov	w2, #0xb                   	// #11
  407a94:	b	407900 <fchown@plt+0x5b50>
  407a98:	ldr	w3, [sp, #272]
  407a9c:	mov	w2, #0xc                   	// #12
  407aa0:	b	407900 <fchown@plt+0x5b50>
  407aa4:	ldr	w3, [sp, #272]
  407aa8:	mov	w2, #0xd                   	// #13
  407aac:	b	407900 <fchown@plt+0x5b50>
  407ab0:	ldr	w3, [sp, #272]
  407ab4:	mov	w2, #0xe                   	// #14
  407ab8:	b	407900 <fchown@plt+0x5b50>
  407abc:	ldr	w3, [sp, #272]
  407ac0:	mov	w2, #0x6                   	// #6
  407ac4:	b	407900 <fchown@plt+0x5b50>
  407ac8:	ldr	w3, [sp, #272]
  407acc:	mov	w2, #0xa                   	// #10
  407ad0:	b	407900 <fchown@plt+0x5b50>
  407ad4:	ldr	w4, [sp, #164]
  407ad8:	ldr	w3, [sp, #112]
  407adc:	str	w4, [sp, #112]
  407ae0:	b	407a3c <fchown@plt+0x5c8c>
  407ae4:	subs	w2, w0, w6
  407ae8:	mov	w1, #0x1                   	// #1
  407aec:	str	w1, [x19]
  407af0:	str	w2, [sp, #200]
  407af4:	b.mi	4074d4 <fchown@plt+0x5724>  // b.first
  407af8:	add	x2, sp, #0x118
  407afc:	mov	w25, w1
  407b00:	stp	x21, x22, [sp, #32]
  407b04:	str	x2, [sp, #136]
  407b08:	str	w1, [sp, #164]
  407b0c:	str	w0, [sp, #212]
  407b10:	str	wzr, [sp, #284]
  407b14:	b	406ff4 <fchown@plt+0x5244>
  407b18:	movi	v0.4s, #0x8
  407b1c:	sub	sp, sp, #0xb00
  407b20:	add	x0, sp, #0x200
  407b24:	add	x1, sp, #0x440
  407b28:	stp	x29, x30, [sp]
  407b2c:	mov	x29, sp
  407b30:	stp	x19, x20, [sp, #16]
  407b34:	stp	x21, x22, [sp, #32]
  407b38:	stp	x23, x24, [sp, #48]
  407b3c:	stp	x27, x28, [sp, #80]
  407b40:	str	q0, [x0], #16
  407b44:	cmp	x1, x0
  407b48:	b.ne	407b40 <fchown@plt+0x5d90>  // b.any
  407b4c:	movi	v0.4s, #0x9
  407b50:	add	x0, sp, #0x440
  407b54:	add	x1, sp, #0x600
  407b58:	str	q0, [x0], #16
  407b5c:	cmp	x1, x0
  407b60:	b.ne	407b58 <fchown@plt+0x5da8>  // b.any
  407b64:	movi	v0.4s, #0x7
  407b68:	add	x1, sp, #0x200
  407b6c:	movi	v1.4s, #0x8
  407b70:	add	x3, x1, #0x480
  407b74:	stp	xzr, xzr, [sp, #240]
  407b78:	stp	xzr, xzr, [sp, #256]
  407b7c:	stp	xzr, xzr, [sp, #272]
  407b80:	stp	xzr, xzr, [sp, #288]
  407b84:	str	wzr, [sp, #304]
  407b88:	str	q0, [sp, #1536]
  407b8c:	str	q0, [sp, #1552]
  407b90:	str	q0, [sp, #1568]
  407b94:	str	q0, [sp, #1584]
  407b98:	str	q0, [sp, #1600]
  407b9c:	str	q0, [sp, #1616]
  407ba0:	str	q1, [sp, #1632]
  407ba4:	str	q1, [sp, #1648]
  407ba8:	ldr	w2, [x1], #4
  407bac:	add	x0, sp, #0xf0
  407bb0:	add	x4, sp, #0xf0
  407bb4:	cmp	x1, x3
  407bb8:	ldr	w0, [x0, x2, lsl #2]
  407bbc:	add	w0, w0, #0x1
  407bc0:	str	w0, [x4, x2, lsl #2]
  407bc4:	b.ne	407ba8 <fchown@plt+0x5df8>  // b.any
  407bc8:	ldr	w2, [sp, #240]
  407bcc:	cmp	w2, #0x120
  407bd0:	b.eq	407d08 <fchown@plt+0x5f58>  // b.none
  407bd4:	ldr	w7, [sp, #244]
  407bd8:	cbnz	w7, 408014 <fchown@plt+0x6264>
  407bdc:	ldr	w0, [sp, #248]
  407be0:	cbnz	w0, 4088a0 <fchown@plt+0x6af0>
  407be4:	ldr	w0, [sp, #252]
  407be8:	cbnz	w0, 408898 <fchown@plt+0x6ae8>
  407bec:	ldr	w0, [sp, #256]
  407bf0:	cbnz	w0, 408030 <fchown@plt+0x6280>
  407bf4:	ldr	w0, [sp, #260]
  407bf8:	cbnz	w0, 409128 <fchown@plt+0x7378>
  407bfc:	ldr	w0, [sp, #264]
  407c00:	cbnz	w0, 409138 <fchown@plt+0x7388>
  407c04:	ldr	w0, [sp, #268]
  407c08:	cbnz	w0, 4090cc <fchown@plt+0x731c>
  407c0c:	ldr	w0, [sp, #272]
  407c10:	cbnz	w0, 40911c <fchown@plt+0x736c>
  407c14:	ldr	w0, [sp, #276]
  407c18:	cbnz	w0, 407fe8 <fchown@plt+0x6238>
  407c1c:	ldr	w0, [sp, #280]
  407c20:	cbnz	w0, 409140 <fchown@plt+0x7390>
  407c24:	ldr	w0, [sp, #284]
  407c28:	cbnz	w0, 409184 <fchown@plt+0x73d4>
  407c2c:	ldr	w0, [sp, #288]
  407c30:	cbnz	w0, 409238 <fchown@plt+0x7488>
  407c34:	ldr	w0, [sp, #292]
  407c38:	cbnz	w0, 409160 <fchown@plt+0x73b0>
  407c3c:	ldr	w0, [sp, #296]
  407c40:	cbnz	w0, 40916c <fchown@plt+0x73bc>
  407c44:	ldr	w1, [sp, #300]
  407c48:	cbnz	w1, 409178 <fchown@plt+0x73c8>
  407c4c:	ldr	w8, [sp, #304]
  407c50:	cbnz	w8, 40914c <fchown@plt+0x739c>
  407c54:	mov	w4, #0x11                  	// #17
  407c58:	mov	w3, w4
  407c5c:	mov	w28, w4
  407c60:	mov	w21, w4
  407c64:	mov	w0, #0x20000               	// #131072
  407c68:	cbnz	w1, 408044 <fchown@plt+0x6294>
  407c6c:	ldr	w1, [sp, #296]
  407c70:	cbnz	w1, 408888 <fchown@plt+0x6ad8>
  407c74:	ldr	w1, [sp, #292]
  407c78:	cbnz	w1, 408890 <fchown@plt+0x6ae0>
  407c7c:	ldr	w1, [sp, #288]
  407c80:	cbnz	w1, 4090e4 <fchown@plt+0x7334>
  407c84:	ldr	w1, [sp, #284]
  407c88:	cbnz	w1, 4090ec <fchown@plt+0x733c>
  407c8c:	ldr	w1, [sp, #280]
  407c90:	cbnz	w1, 4090f4 <fchown@plt+0x7344>
  407c94:	ldr	w1, [sp, #276]
  407c98:	cbnz	w1, 4090fc <fchown@plt+0x734c>
  407c9c:	ldr	w1, [sp, #272]
  407ca0:	cbnz	w1, 4090d4 <fchown@plt+0x7324>
  407ca4:	ldr	w1, [sp, #268]
  407ca8:	cbnz	w1, 4090dc <fchown@plt+0x732c>
  407cac:	ldr	w1, [sp, #264]
  407cb0:	cbnz	w1, 4092bc <fchown@plt+0x750c>
  407cb4:	ldr	w1, [sp, #260]
  407cb8:	cbnz	w1, 4092c8 <fchown@plt+0x7518>
  407cbc:	ldr	w1, [sp, #256]
  407cc0:	cbnz	w1, 40925c <fchown@plt+0x74ac>
  407cc4:	ldr	w1, [sp, #252]
  407cc8:	cbnz	w1, 40926c <fchown@plt+0x74bc>
  407ccc:	ldr	w1, [sp, #248]
  407cd0:	cbnz	w1, 409278 <fchown@plt+0x74c8>
  407cd4:	cbnz	w7, 409284 <fchown@plt+0x74d4>
  407cd8:	subs	w1, w0, w2
  407cdc:	str	w1, [sp, #208]
  407ce0:	b.pl	409360 <fchown@plt+0x75b0>  // b.nfrst
  407ce4:	mov	w20, #0x2                   	// #2
  407ce8:	mov	w0, w20
  407cec:	ldp	x29, x30, [sp]
  407cf0:	ldp	x19, x20, [sp, #16]
  407cf4:	ldp	x21, x22, [sp, #32]
  407cf8:	ldp	x23, x24, [sp, #48]
  407cfc:	ldp	x27, x28, [sp, #80]
  407d00:	add	sp, sp, #0xb00
  407d04:	ret
  407d08:	mov	x0, #0x30                  	// #48
  407d0c:	bl	401a50 <malloc@plt>
  407d10:	cbz	x0, 407fb8 <fchown@plt+0x6208>
  407d14:	adrp	x1, 428000 <stdin@@GLIBC_2.17+0x9c0>
  407d18:	add	x1, x1, #0x0
  407d1c:	add	x2, x0, #0x10
  407d20:	str	x2, [sp, #200]
  407d24:	str	x2, [sp, #224]
  407d28:	mov	w3, #0x163                 	// #355
  407d2c:	ldr	w2, [x1, #12]
  407d30:	mov	w21, #0x1                   	// #1
  407d34:	stp	x25, x26, [sp, #64]
  407d38:	add	w2, w2, #0x3
  407d3c:	str	xzr, [x0, #8]
  407d40:	str	w2, [x1, #12]
  407d44:	strh	w3, [x0, #16]
  407d48:	strh	w3, [x0, #32]
  407d4c:	movi	v0.4s, #0x5
  407d50:	add	x1, sp, #0x200
  407d54:	movi	v1.2s, #0x5
  407d58:	add	x3, x1, #0x78
  407d5c:	stp	xzr, xzr, [sp, #240]
  407d60:	stp	xzr, xzr, [sp, #256]
  407d64:	stp	xzr, xzr, [sp, #272]
  407d68:	stp	xzr, xzr, [sp, #288]
  407d6c:	str	wzr, [sp, #304]
  407d70:	stp	q0, q0, [sp, #512]
  407d74:	stp	q0, q0, [sp, #544]
  407d78:	stp	q0, q0, [sp, #576]
  407d7c:	str	q0, [sp, #608]
  407d80:	str	d1, [sp, #624]
  407d84:	nop
  407d88:	ldr	w2, [x1], #4
  407d8c:	add	x0, sp, #0xf0
  407d90:	add	x4, sp, #0xf0
  407d94:	cmp	x1, x3
  407d98:	ldr	w0, [x0, x2, lsl #2]
  407d9c:	add	w0, w0, #0x1
  407da0:	str	w0, [x4, x2, lsl #2]
  407da4:	b.ne	407d88 <fchown@plt+0x5fd8>  // b.any
  407da8:	ldr	w7, [sp, #240]
  407dac:	cmp	w7, #0x1e
  407db0:	b.eq	407f04 <fchown@plt+0x6154>  // b.none
  407db4:	ldr	w8, [sp, #244]
  407db8:	cbnz	w8, 409104 <fchown@plt+0x7354>
  407dbc:	ldr	w0, [sp, #248]
  407dc0:	cbnz	w0, 4090a0 <fchown@plt+0x72f0>
  407dc4:	ldr	w0, [sp, #252]
  407dc8:	cbnz	w0, 409114 <fchown@plt+0x7364>
  407dcc:	ldr	w0, [sp, #256]
  407dd0:	cbnz	w0, 409190 <fchown@plt+0x73e0>
  407dd4:	ldr	w0, [sp, #260]
  407dd8:	cbnz	w0, 409198 <fchown@plt+0x73e8>
  407ddc:	ldr	w0, [sp, #264]
  407de0:	cbnz	w0, 4091a0 <fchown@plt+0x73f0>
  407de4:	ldr	w0, [sp, #268]
  407de8:	cbnz	w0, 4091e8 <fchown@plt+0x7438>
  407dec:	ldr	w0, [sp, #272]
  407df0:	cbnz	w0, 4091f4 <fchown@plt+0x7444>
  407df4:	ldr	w0, [sp, #276]
  407df8:	cbnz	w0, 409200 <fchown@plt+0x7450>
  407dfc:	ldr	w0, [sp, #280]
  407e00:	cbnz	w0, 40920c <fchown@plt+0x745c>
  407e04:	ldr	w0, [sp, #284]
  407e08:	cbnz	w0, 409244 <fchown@plt+0x7494>
  407e0c:	ldr	w0, [sp, #288]
  407e10:	cbnz	w0, 409250 <fchown@plt+0x74a0>
  407e14:	ldr	w0, [sp, #292]
  407e18:	cbnz	w0, 4092f0 <fchown@plt+0x7540>
  407e1c:	ldr	w0, [sp, #296]
  407e20:	cbnz	w0, 4092d4 <fchown@plt+0x7524>
  407e24:	ldr	w2, [sp, #300]
  407e28:	cbnz	w2, 4092fc <fchown@plt+0x754c>
  407e2c:	ldr	w1, [sp, #304]
  407e30:	cbnz	w1, 409308 <fchown@plt+0x7558>
  407e34:	mov	w6, #0x11                  	// #17
  407e38:	mov	w4, w6
  407e3c:	mov	w26, w6
  407e40:	mov	w0, #0x20000               	// #131072
  407e44:	str	w6, [sp, #128]
  407e48:	cbnz	w2, 409130 <fchown@plt+0x7380>
  407e4c:	ldr	w2, [sp, #296]
  407e50:	cbnz	w2, 4088b4 <fchown@plt+0x6b04>
  407e54:	ldr	w2, [sp, #292]
  407e58:	cbnz	w2, 409218 <fchown@plt+0x7468>
  407e5c:	ldr	w2, [sp, #288]
  407e60:	cbnz	w2, 409220 <fchown@plt+0x7470>
  407e64:	ldr	w2, [sp, #284]
  407e68:	cbnz	w2, 409228 <fchown@plt+0x7478>
  407e6c:	ldr	w2, [sp, #280]
  407e70:	cbnz	w2, 409230 <fchown@plt+0x7480>
  407e74:	ldr	w2, [sp, #276]
  407e78:	cbnz	w2, 4091c0 <fchown@plt+0x7410>
  407e7c:	ldr	w2, [sp, #272]
  407e80:	cbnz	w2, 4091c8 <fchown@plt+0x7418>
  407e84:	ldr	w2, [sp, #268]
  407e88:	cbnz	w2, 4091d0 <fchown@plt+0x7420>
  407e8c:	ldr	w2, [sp, #264]
  407e90:	cbnz	w2, 4091d8 <fchown@plt+0x7428>
  407e94:	ldr	w2, [sp, #260]
  407e98:	cbnz	w2, 4091e0 <fchown@plt+0x7430>
  407e9c:	ldr	w2, [sp, #256]
  407ea0:	cbnz	w2, 4092e0 <fchown@plt+0x7530>
  407ea4:	ldr	w2, [sp, #252]
  407ea8:	cbnz	w2, 409310 <fchown@plt+0x7560>
  407eac:	ldr	w2, [sp, #248]
  407eb0:	cbnz	w2, 40931c <fchown@plt+0x756c>
  407eb4:	cbnz	w8, 409328 <fchown@plt+0x7578>
  407eb8:	cmp	w0, w7
  407ebc:	b.pl	409380 <fchown@plt+0x75d0>  // b.nfrst
  407ec0:	mov	w20, #0x2                   	// #2
  407ec4:	ldr	x19, [sp, #200]
  407ec8:	cbz	x19, 407ee0 <fchown@plt+0x6130>
  407ecc:	nop
  407ed0:	sub	x0, x19, #0x10
  407ed4:	ldur	x19, [x19, #-8]
  407ed8:	bl	401c40 <free@plt>
  407edc:	cbnz	x19, 407ed0 <fchown@plt+0x6120>
  407ee0:	mov	w0, w20
  407ee4:	ldp	x29, x30, [sp]
  407ee8:	ldp	x19, x20, [sp, #16]
  407eec:	ldp	x21, x22, [sp, #32]
  407ef0:	ldp	x23, x24, [sp, #48]
  407ef4:	ldp	x25, x26, [sp, #64]
  407ef8:	ldp	x27, x28, [sp, #80]
  407efc:	add	sp, sp, #0xb00
  407f00:	ret
  407f04:	mov	x0, #0x30                  	// #48
  407f08:	bl	401a50 <malloc@plt>
  407f0c:	cbz	x0, 407fac <fchown@plt+0x61fc>
  407f10:	adrp	x1, 428000 <stdin@@GLIBC_2.17+0x9c0>
  407f14:	add	x1, x1, #0x0
  407f18:	mov	w4, #0x163                 	// #355
  407f1c:	add	x19, x0, #0x10
  407f20:	mov	w26, #0x1                   	// #1
  407f24:	str	xzr, [x0, #8]
  407f28:	ldr	w2, [x1, #12]
  407f2c:	strh	w4, [x0, #16]
  407f30:	add	w2, w2, #0x3
  407f34:	str	w2, [x1, #12]
  407f38:	strh	w4, [x0, #32]
  407f3c:	str	x19, [sp, #232]
  407f40:	mov	w2, w21
  407f44:	mov	w3, w26
  407f48:	ldr	x21, [sp, #200]
  407f4c:	mov	x1, x19
  407f50:	mov	x0, x21
  407f54:	bl	406840 <fchown@plt+0x4a90>
  407f58:	mov	w20, w0
  407f5c:	cbnz	w0, 407fdc <fchown@plt+0x622c>
  407f60:	cbz	x21, 407f78 <fchown@plt+0x61c8>
  407f64:	ldr	x21, [sp, #200]
  407f68:	sub	x0, x21, #0x10
  407f6c:	ldur	x21, [x21, #-8]
  407f70:	bl	401c40 <free@plt>
  407f74:	cbnz	x21, 407f68 <fchown@plt+0x61b8>
  407f78:	cbz	x19, 407ee0 <fchown@plt+0x6130>
  407f7c:	sub	x0, x19, #0x10
  407f80:	ldur	x19, [x19, #-8]
  407f84:	bl	401c40 <free@plt>
  407f88:	b	407f78 <fchown@plt+0x61c8>
  407f8c:	ldr	w25, [sp, #192]
  407f90:	cbz	w25, 407fac <fchown@plt+0x61fc>
  407f94:	ldr	x19, [sp, #384]
  407f98:	cbz	x19, 407fac <fchown@plt+0x61fc>
  407f9c:	sub	x0, x19, #0x10
  407fa0:	ldur	x19, [x19, #-8]
  407fa4:	bl	401c40 <free@plt>
  407fa8:	cbnz	x19, 407f9c <fchown@plt+0x61ec>
  407fac:	mov	w20, #0x3                   	// #3
  407fb0:	b	407ec4 <fchown@plt+0x6114>
  407fb4:	ldp	x25, x26, [sp, #64]
  407fb8:	mov	w20, #0x3                   	// #3
  407fbc:	mov	w0, w20
  407fc0:	ldp	x29, x30, [sp]
  407fc4:	ldp	x19, x20, [sp, #16]
  407fc8:	ldp	x21, x22, [sp, #32]
  407fcc:	ldp	x23, x24, [sp, #48]
  407fd0:	ldp	x27, x28, [sp, #80]
  407fd4:	add	sp, sp, #0xb00
  407fd8:	ret
  407fdc:	ldp	x25, x26, [sp, #64]
  407fe0:	mov	w20, #0x1                   	// #1
  407fe4:	b	407ce8 <fchown@plt+0x5f38>
  407fe8:	ldr	w8, [sp, #304]
  407fec:	mov	w3, #0x9                   	// #9
  407ff0:	mov	w0, #0x1                   	// #1
  407ff4:	mov	w21, w3
  407ff8:	mov	w4, w3
  407ffc:	mov	w28, w3
  408000:	lsl	w0, w0, w3
  408004:	mov	w1, w8
  408008:	cbnz	w8, 4088a8 <fchown@plt+0x6af8>
  40800c:	ldr	w1, [sp, #300]
  408010:	b	407c68 <fchown@plt+0x5eb8>
  408014:	mov	w3, #0x1                   	// #1
  408018:	mov	w28, w3
  40801c:	mov	w0, #0x2                   	// #2
  408020:	mov	w4, #0x7                   	// #7
  408024:	ldr	w8, [sp, #304]
  408028:	mov	w21, w4
  40802c:	b	408004 <fchown@plt+0x6254>
  408030:	mov	w3, #0x4                   	// #4
  408034:	mov	w0, #0x1                   	// #1
  408038:	mov	w28, w3
  40803c:	lsl	w0, w0, w3
  408040:	b	408020 <fchown@plt+0x6270>
  408044:	mov	w2, #0xf                   	// #15
  408048:	str	w2, [sp, #184]
  40804c:	cmp	w4, w2
  408050:	b.hi	409264 <fchown@plt+0x74b4>  // b.pmore
  408054:	cmp	w3, w2
  408058:	b.cs	409378 <fchown@plt+0x75c8>  // b.hs, b.nlast
  40805c:	mov	w4, w3
  408060:	add	x5, sp, #0xf0
  408064:	ldr	w4, [x5, x4, lsl #2]
  408068:	subs	w0, w0, w4
  40806c:	b.mi	407ce4 <fchown@plt+0x5f34>  // b.first
  408070:	add	w4, w3, #0x1
  408074:	lsl	w0, w0, #1
  408078:	cmp	w2, w4
  40807c:	b.ls	4081fc <fchown@plt+0x644c>  // b.plast
  408080:	ldr	w4, [x5, x4, lsl #2]
  408084:	subs	w0, w0, w4
  408088:	b.mi	407ce4 <fchown@plt+0x5f34>  // b.first
  40808c:	add	w4, w3, #0x2
  408090:	lsl	w0, w0, #1
  408094:	cmp	w2, w4
  408098:	b.ls	4081fc <fchown@plt+0x644c>  // b.plast
  40809c:	ldr	w4, [x5, x4, lsl #2]
  4080a0:	subs	w0, w0, w4
  4080a4:	b.mi	407ce4 <fchown@plt+0x5f34>  // b.first
  4080a8:	add	w4, w3, #0x3
  4080ac:	lsl	w0, w0, #1
  4080b0:	cmp	w2, w4
  4080b4:	b.ls	4081fc <fchown@plt+0x644c>  // b.plast
  4080b8:	ldr	w4, [x5, x4, lsl #2]
  4080bc:	subs	w0, w0, w4
  4080c0:	b.mi	407ce4 <fchown@plt+0x5f34>  // b.first
  4080c4:	add	w4, w3, #0x4
  4080c8:	lsl	w0, w0, #1
  4080cc:	cmp	w2, w4
  4080d0:	b.ls	4081fc <fchown@plt+0x644c>  // b.plast
  4080d4:	ldr	w4, [x5, x4, lsl #2]
  4080d8:	subs	w0, w0, w4
  4080dc:	b.mi	407ce4 <fchown@plt+0x5f34>  // b.first
  4080e0:	add	w4, w3, #0x5
  4080e4:	lsl	w0, w0, #1
  4080e8:	cmp	w2, w4
  4080ec:	b.ls	4081fc <fchown@plt+0x644c>  // b.plast
  4080f0:	ldr	w4, [x5, x4, lsl #2]
  4080f4:	subs	w0, w0, w4
  4080f8:	b.mi	407ce4 <fchown@plt+0x5f34>  // b.first
  4080fc:	add	w4, w3, #0x6
  408100:	lsl	w0, w0, #1
  408104:	cmp	w2, w4
  408108:	b.ls	4081fc <fchown@plt+0x644c>  // b.plast
  40810c:	ldr	w4, [x5, x4, lsl #2]
  408110:	subs	w0, w0, w4
  408114:	b.mi	407ce4 <fchown@plt+0x5f34>  // b.first
  408118:	add	w4, w3, #0x7
  40811c:	lsl	w0, w0, #1
  408120:	cmp	w2, w4
  408124:	b.ls	4081fc <fchown@plt+0x644c>  // b.plast
  408128:	ldr	w4, [x5, x4, lsl #2]
  40812c:	subs	w0, w0, w4
  408130:	b.mi	407ce4 <fchown@plt+0x5f34>  // b.first
  408134:	add	w4, w3, #0x8
  408138:	lsl	w0, w0, #1
  40813c:	cmp	w2, w4
  408140:	b.ls	4081fc <fchown@plt+0x644c>  // b.plast
  408144:	ldr	w4, [x5, x4, lsl #2]
  408148:	subs	w0, w0, w4
  40814c:	b.mi	407ce4 <fchown@plt+0x5f34>  // b.first
  408150:	add	w4, w3, #0x9
  408154:	lsl	w0, w0, #1
  408158:	cmp	w2, w4
  40815c:	b.ls	4081fc <fchown@plt+0x644c>  // b.plast
  408160:	ldr	w4, [x5, x4, lsl #2]
  408164:	subs	w0, w0, w4
  408168:	b.mi	407ce4 <fchown@plt+0x5f34>  // b.first
  40816c:	add	w4, w3, #0xa
  408170:	lsl	w0, w0, #1
  408174:	cmp	w2, w4
  408178:	b.ls	4081fc <fchown@plt+0x644c>  // b.plast
  40817c:	ldr	w4, [x5, x4, lsl #2]
  408180:	subs	w0, w0, w4
  408184:	b.mi	407ce4 <fchown@plt+0x5f34>  // b.first
  408188:	add	w4, w3, #0xb
  40818c:	lsl	w0, w0, #1
  408190:	cmp	w2, w4
  408194:	b.ls	4081fc <fchown@plt+0x644c>  // b.plast
  408198:	ldr	w4, [x5, x4, lsl #2]
  40819c:	subs	w0, w0, w4
  4081a0:	b.mi	407ce4 <fchown@plt+0x5f34>  // b.first
  4081a4:	add	w4, w3, #0xc
  4081a8:	lsl	w0, w0, #1
  4081ac:	cmp	w2, w4
  4081b0:	b.ls	4081fc <fchown@plt+0x644c>  // b.plast
  4081b4:	ldr	w4, [x5, x4, lsl #2]
  4081b8:	subs	w0, w0, w4
  4081bc:	b.mi	407ce4 <fchown@plt+0x5f34>  // b.first
  4081c0:	add	w4, w3, #0xd
  4081c4:	lsl	w0, w0, #1
  4081c8:	cmp	w2, w4
  4081cc:	b.ls	4081fc <fchown@plt+0x644c>  // b.plast
  4081d0:	ldr	w4, [x5, x4, lsl #2]
  4081d4:	subs	w0, w0, w4
  4081d8:	b.mi	407ce4 <fchown@plt+0x5f34>  // b.first
  4081dc:	add	w3, w3, #0xe
  4081e0:	lsl	w0, w0, #1
  4081e4:	cmp	w2, w3
  4081e8:	b.ls	4081fc <fchown@plt+0x644c>  // b.plast
  4081ec:	ldr	w3, [sp, #300]
  4081f0:	subs	w0, w0, w3
  4081f4:	b.mi	407ce4 <fchown@plt+0x5f34>  // b.first
  4081f8:	lsl	w0, w0, #1
  4081fc:	subs	w1, w0, w1
  408200:	str	w1, [sp, #208]
  408204:	b.mi	407ce4 <fchown@plt+0x5f34>  // b.first
  408208:	mov	w1, w2
  40820c:	add	x3, sp, #0xf0
  408210:	sub	w2, w2, #0x1
  408214:	str	wzr, [sp, #316]
  408218:	str	w0, [x3, x1, lsl #2]
  40821c:	sub	w2, w2, #0x1
  408220:	add	x24, sp, #0x138
  408224:	add	x7, x2, #0x1
  408228:	mov	x0, #0x0                   	// #0
  40822c:	mov	w1, #0x0                   	// #0
  408230:	lsl	x7, x7, #2
  408234:	nop
  408238:	add	x2, sp, #0xf0
  40823c:	add	x3, x2, x0
  408240:	add	x2, x24, x0
  408244:	add	x0, x0, #0x4
  408248:	cmp	x7, x0
  40824c:	ldr	w3, [x3, #4]
  408250:	add	w1, w1, w3
  408254:	str	w1, [x2, #8]
  408258:	b.ne	408238 <fchown@plt+0x6488>  // b.any
  40825c:	add	x0, sp, #0x200
  408260:	add	x9, sp, #0x680
  408264:	add	x7, x0, #0x480
  408268:	mov	w2, #0x0                   	// #0
  40826c:	nop
  408270:	ldr	w1, [x0], #4
  408274:	mov	w3, w1
  408278:	cmp	x0, x7
  40827c:	cbz	w1, 408290 <fchown@plt+0x64e0>
  408280:	ldr	w1, [x24, x3, lsl #2]
  408284:	add	w4, w1, #0x1
  408288:	str	w4, [x24, x3, lsl #2]
  40828c:	str	w2, [x9, w1, uxtw #2]
  408290:	add	w2, w2, #0x1
  408294:	b.ne	408270 <fchown@plt+0x64c0>  // b.any
  408298:	ldr	w0, [sp, #184]
  40829c:	neg	w22, w21
  4082a0:	str	xzr, [sp, #384]
  4082a4:	cmp	w28, w0
  4082a8:	ldr	w0, [x24, w0, sxtw #2]
  4082ac:	str	wzr, [sp, #312]
  4082b0:	b.gt	4087e4 <fchown@plt+0x6a34>
  4082b4:	add	x1, sp, #0x680
  4082b8:	mov	w23, #0x0                   	// #0
  4082bc:	add	x0, x1, w0, uxtw #2
  4082c0:	str	x0, [sp, #176]
  4082c4:	add	x0, sp, #0xf0
  4082c8:	add	x18, sp, #0xe0
  4082cc:	add	x0, x0, w28, sxtw #2
  4082d0:	str	x0, [sp, #152]
  4082d4:	ldr	w0, [sp, #184]
  4082d8:	mov	x11, x24
  4082dc:	mov	w9, #0xffffffff            	// #-1
  4082e0:	mov	w24, w28
  4082e4:	mov	x28, x18
  4082e8:	stp	x25, x26, [sp, #64]
  4082ec:	add	w0, w0, #0x1
  4082f0:	str	x27, [sp, #200]
  4082f4:	mov	x27, x26
  4082f8:	mov	w26, w23
  4082fc:	mov	w23, w9
  408300:	mov	w19, #0x0                   	// #0
  408304:	mov	x16, #0x0                   	// #0
  408308:	str	x1, [sp, #160]
  40830c:	str	w0, [sp, #196]
  408310:	ldr	x0, [sp, #152]
  408314:	ldr	w13, [x0]
  408318:	cbz	w13, 4087c0 <fchown@plt+0x6a10>
  40831c:	sub	w0, w24, #0x1
  408320:	mov	w1, #0x1                   	// #1
  408324:	mov	w7, w1
  408328:	str	w24, [sp, #144]
  40832c:	lsl	w0, w1, w0
  408330:	str	w0, [sp, #168]
  408334:	mov	w0, w23
  408338:	mov	x24, x27
  40833c:	mov	w23, w21
  408340:	mov	w27, w26
  408344:	mov	w21, w0
  408348:	mov	w26, w13
  40834c:	nop
  408350:	ldr	w0, [sp, #144]
  408354:	add	w4, w23, w22
  408358:	cmp	w4, w0
  40835c:	b.ge	408834 <fchown@plt+0x6a84>  // b.tcont
  408360:	ldr	w0, [sp, #144]
  408364:	add	w6, w21, #0x1
  408368:	mov	x2, x24
  40836c:	mov	w24, w26
  408370:	sub	w3, w0, w4
  408374:	ldr	w0, [sp, #184]
  408378:	sxtw	x6, w6
  40837c:	mov	w22, w3
  408380:	sub	w10, w0, w4
  408384:	add	x0, sp, #0x180
  408388:	add	x25, x0, w21, sxtw #3
  40838c:	mov	w0, w27
  408390:	mov	x21, x28
  408394:	mov	w27, w23
  408398:	mov	w26, w10
  40839c:	mov	w23, w0
  4083a0:	str	x11, [sp, #128]
  4083a4:	b	408454 <fchown@plt+0x66a4>
  4083a8:	add	w0, w19, #0x1
  4083ac:	str	w4, [sp, #100]
  4083b0:	stp	x6, x2, [sp, #104]
  4083b4:	lsl	x0, x0, #4
  4083b8:	str	x12, [sp, #120]
  4083bc:	bl	401a50 <malloc@plt>
  4083c0:	adrp	x1, 428000 <stdin@@GLIBC_2.17+0x9c0>
  4083c4:	ldr	w4, [sp, #100]
  4083c8:	add	x15, x1, #0x0
  4083cc:	mov	w7, #0x1                   	// #1
  4083d0:	ldp	x6, x2, [sp, #104]
  4083d4:	ldr	x12, [sp, #120]
  4083d8:	cbz	x0, 408840 <fchown@plt+0x6a90>
  4083dc:	ldr	w9, [x15, #12]
  4083e0:	add	x16, x0, #0x10
  4083e4:	str	x16, [x21]
  4083e8:	add	x21, x0, #0x8
  4083ec:	add	w9, w9, #0x1
  4083f0:	str	xzr, [x0, #8]
  4083f4:	add	w9, w9, w19
  4083f8:	str	x16, [x25, #8]
  4083fc:	str	w9, [x15, #12]
  408400:	cbz	w6, 408434 <fchown@plt+0x6684>
  408404:	ldr	x9, [x25]
  408408:	add	w20, w20, #0x10
  40840c:	lsr	w0, w23, w28
  408410:	mov	x12, x16
  408414:	lsl	x0, x0, #4
  408418:	bfxil	x2, x20, #0, #8
  40841c:	ldr	x1, [sp, #128]
  408420:	add	x11, x9, x0
  408424:	bfi	x2, x27, #8, #8
  408428:	str	x2, [x9, x0]
  40842c:	str	w23, [x1, x6, lsl #2]
  408430:	str	x16, [x11, #8]
  408434:	ldr	w0, [sp, #144]
  408438:	add	w4, w4, w27
  40843c:	add	x6, x6, #0x1
  408440:	sub	w22, w22, w27
  408444:	add	x25, x25, #0x8
  408448:	sub	w26, w26, w27
  40844c:	cmp	w0, w4
  408450:	b.le	4084c4 <fchown@plt+0x6714>
  408454:	str	w22, [sp, #136]
  408458:	lsl	w19, w7, w22
  40845c:	str	w6, [sp, #148]
  408460:	sub	w28, w4, w27
  408464:	str	w4, [sp, #192]
  408468:	cmp	w19, w24
  40846c:	mov	w20, w22
  408470:	b.ls	4083a8 <fchown@plt+0x65f8>  // b.plast
  408474:	cmp	w27, w26
  408478:	csel	w0, w27, w26, ls  // ls = plast
  40847c:	cmp	w0, w22
  408480:	b.ls	4083a8 <fchown@plt+0x65f8>  // b.plast
  408484:	add	w20, w22, #0x1
  408488:	sub	w19, w19, w24
  40848c:	cmp	w0, w20
  408490:	ldr	x11, [sp, #152]
  408494:	b.hi	4084ac <fchown@plt+0x66fc>  // b.pmore
  408498:	b	4084bc <fchown@plt+0x670c>
  40849c:	add	w20, w20, #0x1
  4084a0:	sub	w19, w3, w1
  4084a4:	cmp	w0, w20
  4084a8:	b.eq	4084bc <fchown@plt+0x670c>  // b.none
  4084ac:	ldr	w1, [x11, #4]!
  4084b0:	lsl	w3, w19, #1
  4084b4:	cmp	w1, w19, lsl #1
  4084b8:	b.cc	40849c <fchown@plt+0x66ec>  // b.lo, b.ul, b.last
  4084bc:	lsl	w19, w7, w20
  4084c0:	b	4083a8 <fchown@plt+0x65f8>
  4084c4:	mov	w0, w23
  4084c8:	mov	x28, x21
  4084cc:	mov	w23, w27
  4084d0:	mov	w27, w0
  4084d4:	ldp	w0, w21, [sp, #144]
  4084d8:	mov	w26, w24
  4084dc:	ldr	w22, [sp, #192]
  4084e0:	mov	x24, x2
  4084e4:	ldr	x11, [sp, #128]
  4084e8:	sub	w6, w0, w22
  4084ec:	ldr	x0, [sp, #160]
  4084f0:	and	w6, w6, #0xff
  4084f4:	ldr	x1, [sp, #176]
  4084f8:	mov	w9, #0x63                  	// #99
  4084fc:	cmp	x1, x0
  408500:	b.ls	408524 <fchown@plt+0x6774>  // b.plast
  408504:	mov	x1, x0
  408508:	ldr	w0, [x1], #4
  40850c:	str	x1, [sp, #160]
  408510:	cmp	w0, #0x100
  408514:	b.hi	408810 <fchown@plt+0x6a60>  // b.pmore
  408518:	cset	w9, ne  // ne = any
  40851c:	bfxil	x12, x0, #0, #16
  408520:	add	w9, w9, #0xf
  408524:	ldrb	w0, [sp, #136]
  408528:	lsl	w25, w7, w0
  40852c:	lsr	w0, w27, w22
  408530:	cmp	w0, w19
  408534:	b.cs	40855c <fchown@plt+0x67ac>  // b.hs, b.nlast
  408538:	ubfiz	x1, x0, #4, #32
  40853c:	bfxil	x24, x9, #0, #8
  408540:	add	x2, x16, x1
  408544:	add	w0, w0, w25
  408548:	bfi	x24, x6, #8, #8
  40854c:	cmp	w0, w19
  408550:	str	x24, [x16, x1]
  408554:	str	x12, [x2, #8]
  408558:	b.cc	408538 <fchown@plt+0x6788>  // b.lo, b.ul, b.last
  40855c:	ldr	w0, [sp, #168]
  408560:	tst	w0, w27
  408564:	b.eq	408578 <fchown@plt+0x67c8>  // b.none
  408568:	eor	w27, w27, w0
  40856c:	lsr	w0, w0, #1
  408570:	tst	w27, w0
  408574:	b.ne	408568 <fchown@plt+0x67b8>  // b.any
  408578:	eor	w27, w27, w0
  40857c:	ldr	w3, [x11, w21, sxtw #2]
  408580:	lsl	w0, w7, w22
  408584:	sub	w0, w0, #0x1
  408588:	and	w0, w0, w27
  40858c:	cmp	w3, w0
  408590:	b.eq	4087a0 <fchown@plt+0x69f0>  // b.none
  408594:	sub	w3, w21, #0x1
  408598:	sub	w22, w22, w23
  40859c:	lsl	w0, w7, w22
  4085a0:	sub	w0, w0, #0x1
  4085a4:	ldr	w4, [x11, w3, sxtw #2]
  4085a8:	and	w0, w0, w27
  4085ac:	cmp	w0, w4
  4085b0:	b.eq	408808 <fchown@plt+0x6a58>  // b.none
  4085b4:	sub	w3, w21, #0x2
  4085b8:	sub	w22, w22, w23
  4085bc:	lsl	w0, w7, w22
  4085c0:	sub	w0, w0, #0x1
  4085c4:	ldr	w4, [x11, w3, sxtw #2]
  4085c8:	and	w0, w0, w27
  4085cc:	cmp	w0, w4
  4085d0:	b.eq	408808 <fchown@plt+0x6a58>  // b.none
  4085d4:	sub	w3, w21, #0x3
  4085d8:	sub	w22, w22, w23
  4085dc:	lsl	w0, w7, w22
  4085e0:	sub	w0, w0, #0x1
  4085e4:	ldr	w4, [x11, w3, sxtw #2]
  4085e8:	and	w0, w0, w27
  4085ec:	cmp	w0, w4
  4085f0:	b.eq	408808 <fchown@plt+0x6a58>  // b.none
  4085f4:	sub	w3, w21, #0x4
  4085f8:	sub	w22, w22, w23
  4085fc:	lsl	w0, w7, w22
  408600:	sub	w0, w0, #0x1
  408604:	ldr	w4, [x11, w3, sxtw #2]
  408608:	and	w0, w0, w27
  40860c:	cmp	w0, w4
  408610:	b.eq	408808 <fchown@plt+0x6a58>  // b.none
  408614:	sub	w3, w21, #0x5
  408618:	sub	w22, w22, w23
  40861c:	lsl	w0, w7, w22
  408620:	sub	w0, w0, #0x1
  408624:	ldr	w4, [x11, w3, sxtw #2]
  408628:	and	w0, w0, w27
  40862c:	cmp	w0, w4
  408630:	b.eq	408808 <fchown@plt+0x6a58>  // b.none
  408634:	sub	w3, w21, #0x6
  408638:	sub	w22, w22, w23
  40863c:	lsl	w0, w7, w22
  408640:	sub	w0, w0, #0x1
  408644:	ldr	w4, [x11, w3, sxtw #2]
  408648:	and	w0, w0, w27
  40864c:	cmp	w0, w4
  408650:	b.eq	408808 <fchown@plt+0x6a58>  // b.none
  408654:	sub	w3, w21, #0x7
  408658:	sub	w22, w22, w23
  40865c:	lsl	w0, w7, w22
  408660:	sub	w0, w0, #0x1
  408664:	ldr	w4, [x11, w3, sxtw #2]
  408668:	and	w0, w0, w27
  40866c:	cmp	w0, w4
  408670:	b.eq	408808 <fchown@plt+0x6a58>  // b.none
  408674:	sub	w3, w21, #0x8
  408678:	sub	w22, w22, w23
  40867c:	lsl	w0, w7, w22
  408680:	sub	w0, w0, #0x1
  408684:	ldr	w4, [x11, w3, sxtw #2]
  408688:	and	w0, w0, w27
  40868c:	cmp	w0, w4
  408690:	b.eq	408808 <fchown@plt+0x6a58>  // b.none
  408694:	sub	w3, w21, #0x9
  408698:	sub	w22, w22, w23
  40869c:	lsl	w0, w7, w22
  4086a0:	sub	w0, w0, #0x1
  4086a4:	ldr	w4, [x11, w3, sxtw #2]
  4086a8:	and	w0, w0, w27
  4086ac:	cmp	w0, w4
  4086b0:	b.eq	408808 <fchown@plt+0x6a58>  // b.none
  4086b4:	sub	w3, w21, #0xa
  4086b8:	sub	w22, w22, w23
  4086bc:	lsl	w0, w7, w22
  4086c0:	sub	w0, w0, #0x1
  4086c4:	ldr	w4, [x11, w3, sxtw #2]
  4086c8:	and	w0, w0, w27
  4086cc:	cmp	w0, w4
  4086d0:	b.eq	408808 <fchown@plt+0x6a58>  // b.none
  4086d4:	sub	w3, w21, #0xb
  4086d8:	sub	w22, w22, w23
  4086dc:	lsl	w0, w7, w22
  4086e0:	sub	w0, w0, #0x1
  4086e4:	ldr	w4, [x11, w3, sxtw #2]
  4086e8:	and	w0, w0, w27
  4086ec:	cmp	w0, w4
  4086f0:	b.eq	408808 <fchown@plt+0x6a58>  // b.none
  4086f4:	sub	w3, w21, #0xc
  4086f8:	sub	w22, w22, w23
  4086fc:	lsl	w0, w7, w22
  408700:	sub	w0, w0, #0x1
  408704:	ldr	w4, [x11, w3, sxtw #2]
  408708:	and	w0, w0, w27
  40870c:	cmp	w0, w4
  408710:	b.eq	408808 <fchown@plt+0x6a58>  // b.none
  408714:	sub	w3, w21, #0xd
  408718:	sub	w22, w22, w23
  40871c:	lsl	w0, w7, w22
  408720:	sub	w0, w0, #0x1
  408724:	ldr	w4, [x11, w3, sxtw #2]
  408728:	and	w0, w0, w27
  40872c:	cmp	w0, w4
  408730:	b.eq	408808 <fchown@plt+0x6a58>  // b.none
  408734:	sub	w3, w21, #0xe
  408738:	sub	w22, w22, w23
  40873c:	lsl	w0, w7, w22
  408740:	sub	w0, w0, #0x1
  408744:	ldr	w4, [x11, w3, sxtw #2]
  408748:	and	w0, w0, w27
  40874c:	cmp	w0, w4
  408750:	b.eq	408808 <fchown@plt+0x6a58>  // b.none
  408754:	sub	w3, w21, #0xf
  408758:	sub	w22, w22, w23
  40875c:	lsl	w0, w7, w22
  408760:	sub	w0, w0, #0x1
  408764:	ldr	w4, [x11, w3, sxtw #2]
  408768:	and	w0, w0, w27
  40876c:	cmp	w0, w4
  408770:	b.eq	408808 <fchown@plt+0x6a58>  // b.none
  408774:	sub	w3, w21, #0x10
  408778:	sub	w22, w22, w23
  40877c:	lsl	w0, w7, w22
  408780:	sub	w0, w0, #0x1
  408784:	ldr	w4, [x11, w3, sxtw #2]
  408788:	and	w0, w0, w27
  40878c:	cmp	w0, w4
  408790:	b.eq	408808 <fchown@plt+0x6a58>  // b.none
  408794:	sub	w21, w21, #0x11
  408798:	sub	w22, w22, w23
  40879c:	nop
  4087a0:	subs	w26, w26, #0x1
  4087a4:	b.ne	408350 <fchown@plt+0x65a0>  // b.any
  4087a8:	mov	w0, w21
  4087ac:	mov	w26, w27
  4087b0:	mov	x27, x24
  4087b4:	ldr	w24, [sp, #144]
  4087b8:	mov	w21, w23
  4087bc:	mov	w23, w0
  4087c0:	ldr	x0, [sp, #152]
  4087c4:	add	w24, w24, #0x1
  4087c8:	add	x0, x0, #0x4
  4087cc:	str	x0, [sp, #152]
  4087d0:	ldr	w0, [sp, #196]
  4087d4:	cmp	w0, w24
  4087d8:	b.ne	408310 <fchown@plt+0x6560>  // b.any
  4087dc:	ldp	x25, x26, [sp, #64]
  4087e0:	ldr	x27, [sp, #200]
  4087e4:	ldr	w0, [sp, #208]
  4087e8:	cmp	w0, #0x0
  4087ec:	ldr	w0, [sp, #184]
  4087f0:	ccmp	w0, #0x1, #0x4, ne  // ne = any
  4087f4:	b.ne	407fe0 <fchown@plt+0x6230>  // b.any
  4087f8:	ldr	x0, [sp, #224]
  4087fc:	stp	x25, x26, [sp, #64]
  408800:	str	x0, [sp, #200]
  408804:	b	407d4c <fchown@plt+0x5f9c>
  408808:	mov	w21, w3
  40880c:	b	4087a0 <fchown@plt+0x69f0>
  408810:	sub	w0, w0, #0x101
  408814:	adrp	x3, 427000 <fchown@plt+0x25250>
  408818:	add	x3, x3, #0x350
  40881c:	lsl	x0, x0, #1
  408820:	add	x4, x3, #0x40
  408824:	ldrh	w4, [x4, x0]
  408828:	ldrb	w9, [x3, x0]
  40882c:	bfxil	x12, x4, #0, #16
  408830:	b	408524 <fchown@plt+0x6774>
  408834:	sub	w6, w0, w22
  408838:	str	w6, [sp, #136]
  40883c:	b	4084ec <fchown@plt+0x673c>
  408840:	ldr	w9, [sp, #148]
  408844:	cbz	w9, 407fb4 <fchown@plt+0x6204>
  408848:	ldr	x19, [sp, #384]
  40884c:	cbz	x19, 408860 <fchown@plt+0x6ab0>
  408850:	sub	x0, x19, #0x10
  408854:	ldur	x19, [x19, #-8]
  408858:	bl	401c40 <free@plt>
  40885c:	cbnz	x19, 408850 <fchown@plt+0x6aa0>
  408860:	mov	w20, #0x3                   	// #3
  408864:	mov	w0, w20
  408868:	ldp	x29, x30, [sp]
  40886c:	ldp	x19, x20, [sp, #16]
  408870:	ldp	x21, x22, [sp, #32]
  408874:	ldp	x23, x24, [sp, #48]
  408878:	ldp	x25, x26, [sp, #64]
  40887c:	ldp	x27, x28, [sp, #80]
  408880:	add	sp, sp, #0xb00
  408884:	ret
  408888:	mov	w2, #0xe                   	// #14
  40888c:	b	408048 <fchown@plt+0x6298>
  408890:	mov	w2, #0xd                   	// #13
  408894:	b	408048 <fchown@plt+0x6298>
  408898:	mov	w3, #0x3                   	// #3
  40889c:	b	408034 <fchown@plt+0x6284>
  4088a0:	mov	w3, #0x2                   	// #2
  4088a4:	b	408034 <fchown@plt+0x6284>
  4088a8:	mov	w2, #0x10                  	// #16
  4088ac:	str	w2, [sp, #184]
  4088b0:	b	408054 <fchown@plt+0x62a4>
  4088b4:	mov	w1, #0xe                   	// #14
  4088b8:	str	w1, [sp, #196]
  4088bc:	cmp	w6, w1
  4088c0:	b.hi	4092e8 <fchown@plt+0x7538>  // b.pmore
  4088c4:	cmp	w4, w1
  4088c8:	b.cs	409338 <fchown@plt+0x7588>  // b.hs, b.nlast
  4088cc:	mov	w6, w4
  4088d0:	add	x3, sp, #0xf0
  4088d4:	ldr	w6, [x3, x6, lsl #2]
  4088d8:	subs	w0, w0, w6
  4088dc:	b.mi	407ec0 <fchown@plt+0x6110>  // b.first
  4088e0:	add	w6, w4, #0x1
  4088e4:	lsl	w0, w0, #1
  4088e8:	cmp	w6, w1
  4088ec:	b.cs	408a6c <fchown@plt+0x6cbc>  // b.hs, b.nlast
  4088f0:	ldr	w6, [x3, x6, lsl #2]
  4088f4:	subs	w0, w0, w6
  4088f8:	b.mi	407ec0 <fchown@plt+0x6110>  // b.first
  4088fc:	add	w6, w4, #0x2
  408900:	lsl	w0, w0, #1
  408904:	cmp	w6, w1
  408908:	b.cs	408a6c <fchown@plt+0x6cbc>  // b.hs, b.nlast
  40890c:	ldr	w6, [x3, x6, lsl #2]
  408910:	subs	w0, w0, w6
  408914:	b.mi	407ec0 <fchown@plt+0x6110>  // b.first
  408918:	add	w6, w4, #0x3
  40891c:	lsl	w0, w0, #1
  408920:	cmp	w6, w1
  408924:	b.cs	408a6c <fchown@plt+0x6cbc>  // b.hs, b.nlast
  408928:	ldr	w6, [x3, x6, lsl #2]
  40892c:	subs	w0, w0, w6
  408930:	b.mi	407ec0 <fchown@plt+0x6110>  // b.first
  408934:	add	w6, w4, #0x4
  408938:	lsl	w0, w0, #1
  40893c:	cmp	w6, w1
  408940:	b.cs	408a6c <fchown@plt+0x6cbc>  // b.hs, b.nlast
  408944:	ldr	w6, [x3, x6, lsl #2]
  408948:	subs	w0, w0, w6
  40894c:	b.mi	407ec0 <fchown@plt+0x6110>  // b.first
  408950:	add	w6, w4, #0x5
  408954:	lsl	w0, w0, #1
  408958:	cmp	w6, w1
  40895c:	b.cs	408a6c <fchown@plt+0x6cbc>  // b.hs, b.nlast
  408960:	ldr	w6, [x3, x6, lsl #2]
  408964:	subs	w0, w0, w6
  408968:	b.mi	407ec0 <fchown@plt+0x6110>  // b.first
  40896c:	add	w6, w4, #0x6
  408970:	lsl	w0, w0, #1
  408974:	cmp	w6, w1
  408978:	b.cs	408a6c <fchown@plt+0x6cbc>  // b.hs, b.nlast
  40897c:	ldr	w6, [x3, x6, lsl #2]
  408980:	subs	w0, w0, w6
  408984:	b.mi	407ec0 <fchown@plt+0x6110>  // b.first
  408988:	add	w6, w4, #0x7
  40898c:	lsl	w0, w0, #1
  408990:	cmp	w6, w1
  408994:	b.cs	408a6c <fchown@plt+0x6cbc>  // b.hs, b.nlast
  408998:	ldr	w6, [x3, x6, lsl #2]
  40899c:	subs	w0, w0, w6
  4089a0:	b.mi	407ec0 <fchown@plt+0x6110>  // b.first
  4089a4:	add	w6, w4, #0x8
  4089a8:	lsl	w0, w0, #1
  4089ac:	cmp	w6, w1
  4089b0:	b.cs	408a6c <fchown@plt+0x6cbc>  // b.hs, b.nlast
  4089b4:	ldr	w6, [x3, x6, lsl #2]
  4089b8:	subs	w0, w0, w6
  4089bc:	b.mi	407ec0 <fchown@plt+0x6110>  // b.first
  4089c0:	add	w6, w4, #0x9
  4089c4:	lsl	w0, w0, #1
  4089c8:	cmp	w6, w1
  4089cc:	b.cs	408a6c <fchown@plt+0x6cbc>  // b.hs, b.nlast
  4089d0:	ldr	w6, [x3, x6, lsl #2]
  4089d4:	subs	w0, w0, w6
  4089d8:	b.mi	407ec0 <fchown@plt+0x6110>  // b.first
  4089dc:	add	w6, w4, #0xa
  4089e0:	lsl	w0, w0, #1
  4089e4:	cmp	w6, w1
  4089e8:	b.cs	408a6c <fchown@plt+0x6cbc>  // b.hs, b.nlast
  4089ec:	ldr	w6, [x3, x6, lsl #2]
  4089f0:	subs	w0, w0, w6
  4089f4:	b.mi	407ec0 <fchown@plt+0x6110>  // b.first
  4089f8:	add	w6, w4, #0xb
  4089fc:	lsl	w0, w0, #1
  408a00:	cmp	w6, w1
  408a04:	b.cs	408a6c <fchown@plt+0x6cbc>  // b.hs, b.nlast
  408a08:	ldr	w6, [x3, x6, lsl #2]
  408a0c:	subs	w0, w0, w6
  408a10:	b.mi	407ec0 <fchown@plt+0x6110>  // b.first
  408a14:	add	w6, w4, #0xc
  408a18:	lsl	w0, w0, #1
  408a1c:	cmp	w6, w1
  408a20:	b.cs	408a6c <fchown@plt+0x6cbc>  // b.hs, b.nlast
  408a24:	ldr	w6, [x3, x6, lsl #2]
  408a28:	subs	w0, w0, w6
  408a2c:	b.mi	407ec0 <fchown@plt+0x6110>  // b.first
  408a30:	add	w6, w4, #0xd
  408a34:	lsl	w0, w0, #1
  408a38:	cmp	w6, w1
  408a3c:	b.cs	408a6c <fchown@plt+0x6cbc>  // b.hs, b.nlast
  408a40:	ldr	w6, [x3, x6, lsl #2]
  408a44:	subs	w0, w0, w6
  408a48:	b.mi	407ec0 <fchown@plt+0x6110>  // b.first
  408a4c:	add	w4, w4, #0xe
  408a50:	lsl	w0, w0, #1
  408a54:	cmp	w4, w1
  408a58:	b.cs	408a6c <fchown@plt+0x6cbc>  // b.hs, b.nlast
  408a5c:	ldr	w4, [sp, #300]
  408a60:	subs	w0, w0, w4
  408a64:	b.mi	407ec0 <fchown@plt+0x6110>  // b.first
  408a68:	lsl	w0, w0, #1
  408a6c:	cmp	w0, w2
  408a70:	b.mi	407ec0 <fchown@plt+0x6110>  // b.first
  408a74:	mov	w2, w1
  408a78:	add	x3, sp, #0xf0
  408a7c:	sub	w1, w1, #0x1
  408a80:	str	wzr, [sp, #316]
  408a84:	str	w0, [x3, x2, lsl #2]
  408a88:	sub	w7, w1, #0x1
  408a8c:	add	x24, sp, #0x138
  408a90:	add	x7, x7, #0x1
  408a94:	mov	x0, #0x0                   	// #0
  408a98:	mov	w1, #0x0                   	// #0
  408a9c:	lsl	x7, x7, #2
  408aa0:	add	x2, sp, #0xf0
  408aa4:	add	x3, x2, x0
  408aa8:	add	x2, x24, x0
  408aac:	add	x0, x0, #0x4
  408ab0:	cmp	x7, x0
  408ab4:	ldr	w3, [x3, #4]
  408ab8:	add	w1, w1, w3
  408abc:	str	w1, [x2, #8]
  408ac0:	b.ne	408aa0 <fchown@plt+0x6cf0>  // b.any
  408ac4:	add	x0, sp, #0x200
  408ac8:	add	x9, sp, #0x680
  408acc:	add	x7, x0, #0x78
  408ad0:	mov	w2, #0x0                   	// #0
  408ad4:	nop
  408ad8:	ldr	w1, [x0], #4
  408adc:	mov	w3, w1
  408ae0:	cmp	x0, x7
  408ae4:	cbz	w1, 408af8 <fchown@plt+0x6d48>
  408ae8:	ldr	w1, [x24, x3, lsl #2]
  408aec:	add	w4, w1, #0x1
  408af0:	str	w4, [x24, x3, lsl #2]
  408af4:	str	w2, [x9, w1, uxtw #2]
  408af8:	add	w2, w2, #0x1
  408afc:	b.ne	408ad8 <fchown@plt+0x6d28>  // b.any
  408b00:	ldr	w0, [sp, #196]
  408b04:	neg	w8, w26
  408b08:	ldr	w1, [sp, #128]
  408b0c:	str	xzr, [sp, #384]
  408b10:	cmp	w0, w1
  408b14:	ldr	w0, [x24, w0, sxtw #2]
  408b18:	str	wzr, [sp, #312]
  408b1c:	b.lt	409084 <fchown@plt+0x72d4>  // b.tstop
  408b20:	ldr	w1, [sp, #128]
  408b24:	add	x2, sp, #0xf0
  408b28:	add	x22, sp, #0xe8
  408b2c:	adrp	x15, 428000 <stdin@@GLIBC_2.17+0x9c0>
  408b30:	mov	w23, #0x0                   	// #0
  408b34:	mov	w25, #0xffffffff            	// #-1
  408b38:	add	x1, x2, w1, sxtw #2
  408b3c:	str	x1, [sp, #160]
  408b40:	add	x1, sp, #0x680
  408b44:	str	w21, [sp, #212]
  408b48:	add	x0, x1, w0, uxtw #2
  408b4c:	str	x0, [sp, #184]
  408b50:	mov	x0, x1
  408b54:	str	x0, [sp, #168]
  408b58:	ldr	w0, [sp, #196]
  408b5c:	mov	w1, w25
  408b60:	ldr	x21, [sp, #216]
  408b64:	add	w0, w0, #0x1
  408b68:	str	w0, [sp, #208]
  408b6c:	mov	x0, x27
  408b70:	add	x20, x15, #0x0
  408b74:	mov	w25, w23
  408b78:	mov	x15, x24
  408b7c:	mov	w27, w26
  408b80:	mov	w24, w8
  408b84:	mov	x26, x22
  408b88:	mov	w23, w1
  408b8c:	mov	x22, x0
  408b90:	mov	w28, #0x0                   	// #0
  408b94:	mov	x16, #0x0                   	// #0
  408b98:	ldr	x0, [sp, #160]
  408b9c:	ldr	w0, [x0]
  408ba0:	str	w0, [sp, #144]
  408ba4:	cbz	w0, 409058 <fchown@plt+0x72a8>
  408ba8:	ldr	w0, [sp, #128]
  408bac:	mov	w1, #0x1                   	// #1
  408bb0:	mov	w12, w1
  408bb4:	sub	w0, w0, #0x1
  408bb8:	lsl	w0, w1, w0
  408bbc:	str	w0, [sp, #176]
  408bc0:	mov	w0, w23
  408bc4:	mov	w23, w27
  408bc8:	mov	x27, x26
  408bcc:	mov	w26, w25
  408bd0:	mov	w25, w24
  408bd4:	mov	w24, w0
  408bd8:	ldr	w0, [sp, #128]
  408bdc:	add	w6, w23, w25
  408be0:	cmp	w6, w0
  408be4:	b.ge	409094 <fchown@plt+0x72e4>  // b.tcont
  408be8:	ldr	w0, [sp, #128]
  408bec:	add	w8, w24, #0x1
  408bf0:	mov	x4, x22
  408bf4:	mov	x11, x21
  408bf8:	sub	w3, w0, w6
  408bfc:	ldr	w0, [sp, #196]
  408c00:	sxtw	x8, w8
  408c04:	mov	x21, x27
  408c08:	sub	w10, w0, w6
  408c0c:	add	x0, sp, #0x180
  408c10:	add	x19, x0, w24, sxtw #3
  408c14:	mov	w28, w26
  408c18:	mov	x24, x19
  408c1c:	mov	x22, x8
  408c20:	mov	w19, w23
  408c24:	mov	w27, w3
  408c28:	mov	w23, w6
  408c2c:	str	x15, [sp, #136]
  408c30:	b	408cd0 <fchown@plt+0x6f20>
  408c34:	add	w0, w26, #0x1
  408c38:	stp	w2, w10, [sp, #100]
  408c3c:	stp	x4, x11, [sp, #112]
  408c40:	lsl	x0, x0, #4
  408c44:	bl	401a50 <malloc@plt>
  408c48:	ldp	w2, w10, [sp, #100]
  408c4c:	mov	w12, #0x1                   	// #1
  408c50:	ldp	x4, x11, [sp, #112]
  408c54:	cbz	x0, 407f8c <fchown@plt+0x61dc>
  408c58:	ldr	w9, [x20, #12]
  408c5c:	add	x16, x0, #0x10
  408c60:	str	x16, [x21]
  408c64:	add	x21, x0, #0x8
  408c68:	add	w9, w9, #0x1
  408c6c:	str	xzr, [x0, #8]
  408c70:	add	w9, w9, w26
  408c74:	str	x16, [x24, #8]
  408c78:	str	w9, [x20, #12]
  408c7c:	cbz	w22, 408cb0 <fchown@plt+0x6f00>
  408c80:	ldr	x9, [x24]
  408c84:	add	w0, w25, #0x10
  408c88:	lsr	w2, w28, w2
  408c8c:	mov	x11, x16
  408c90:	lsl	x2, x2, #4
  408c94:	bfxil	x4, x0, #0, #8
  408c98:	ldr	x1, [sp, #136]
  408c9c:	add	x0, x9, x2
  408ca0:	bfi	x4, x19, #8, #8
  408ca4:	str	x4, [x9, x2]
  408ca8:	str	w28, [x1, x22, lsl #2]
  408cac:	str	x16, [x0, #8]
  408cb0:	ldr	w0, [sp, #128]
  408cb4:	add	w23, w23, w19
  408cb8:	add	x22, x22, #0x1
  408cbc:	sub	w27, w27, w19
  408cc0:	add	x24, x24, #0x8
  408cc4:	sub	w10, w10, w19
  408cc8:	cmp	w0, w23
  408ccc:	b.le	408d44 <fchown@plt+0x6f94>
  408cd0:	ldr	w0, [sp, #144]
  408cd4:	lsl	w26, w12, w27
  408cd8:	stp	w27, w23, [sp, #148]
  408cdc:	sub	w2, w23, w19
  408ce0:	str	w22, [sp, #192]
  408ce4:	mov	w25, w27
  408ce8:	cmp	w26, w0
  408cec:	b.ls	408c34 <fchown@plt+0x6e84>  // b.plast
  408cf0:	cmp	w19, w10
  408cf4:	csel	w0, w19, w10, ls  // ls = plast
  408cf8:	cmp	w0, w27
  408cfc:	b.ls	408c34 <fchown@plt+0x6e84>  // b.plast
  408d00:	ldr	w1, [sp, #144]
  408d04:	add	w25, w27, #0x1
  408d08:	cmp	w0, w25
  408d0c:	sub	w26, w26, w1
  408d10:	ldr	x13, [sp, #160]
  408d14:	b.hi	408d2c <fchown@plt+0x6f7c>  // b.pmore
  408d18:	b	408d3c <fchown@plt+0x6f8c>
  408d1c:	add	w25, w25, #0x1
  408d20:	sub	w26, w3, w1
  408d24:	cmp	w0, w25
  408d28:	b.eq	408d3c <fchown@plt+0x6f8c>  // b.none
  408d2c:	ldr	w1, [x13, #4]!
  408d30:	lsl	w3, w26, #1
  408d34:	cmp	w1, w26, lsl #1
  408d38:	b.cc	408d1c <fchown@plt+0x6f6c>  // b.lo, b.ul, b.last
  408d3c:	lsl	w26, w12, w25
  408d40:	b	408c34 <fchown@plt+0x6e84>
  408d44:	mov	w0, w28
  408d48:	ldr	w25, [sp, #152]
  408d4c:	mov	w28, w26
  408d50:	mov	w26, w0
  408d54:	ldr	w0, [sp, #128]
  408d58:	mov	x27, x21
  408d5c:	ldr	w24, [sp, #192]
  408d60:	mov	w23, w19
  408d64:	ldr	x15, [sp, #136]
  408d68:	mov	x22, x4
  408d6c:	mov	x21, x11
  408d70:	sub	w6, w0, w25
  408d74:	ldr	x0, [sp, #168]
  408d78:	and	w6, w6, #0xff
  408d7c:	ldr	x1, [sp, #184]
  408d80:	mov	w8, #0x63                  	// #99
  408d84:	cmp	x1, x0
  408d88:	b.ls	408db4 <fchown@plt+0x7004>  // b.plast
  408d8c:	ldr	w1, [x0], #4
  408d90:	str	x0, [sp, #168]
  408d94:	adrp	x0, 427000 <fchown@plt+0x25250>
  408d98:	add	x0, x0, #0x350
  408d9c:	lsl	x1, x1, #1
  408da0:	add	x3, x0, #0xc0
  408da4:	add	x0, x0, #0x80
  408da8:	ldrh	w3, [x3, x1]
  408dac:	ldrb	w8, [x0, x1]
  408db0:	bfxil	x21, x3, #0, #16
  408db4:	ldrb	w0, [sp, #148]
  408db8:	lsl	w19, w12, w0
  408dbc:	lsr	w0, w26, w25
  408dc0:	cmp	w0, w28
  408dc4:	b.cs	408dec <fchown@plt+0x703c>  // b.hs, b.nlast
  408dc8:	ubfiz	x1, x0, #4, #32
  408dcc:	bfxil	x22, x8, #0, #8
  408dd0:	add	x2, x16, x1
  408dd4:	add	w0, w0, w19
  408dd8:	bfi	x22, x6, #8, #8
  408ddc:	cmp	w0, w28
  408de0:	str	x22, [x16, x1]
  408de4:	str	x21, [x2, #8]
  408de8:	b.cc	408dc8 <fchown@plt+0x7018>  // b.lo, b.ul, b.last
  408dec:	ldr	w0, [sp, #176]
  408df0:	tst	w0, w26
  408df4:	b.eq	408e08 <fchown@plt+0x7058>  // b.none
  408df8:	eor	w26, w26, w0
  408dfc:	lsr	w0, w0, #1
  408e00:	tst	w26, w0
  408e04:	b.ne	408df8 <fchown@plt+0x7048>  // b.any
  408e08:	eor	w26, w26, w0
  408e0c:	ldr	w1, [x15, w24, sxtw #2]
  408e10:	lsl	w0, w12, w25
  408e14:	sub	w0, w0, #0x1
  408e18:	and	w0, w0, w26
  408e1c:	cmp	w1, w0
  408e20:	b.eq	409030 <fchown@plt+0x7280>  // b.none
  408e24:	sub	w1, w24, #0x1
  408e28:	sub	w25, w25, w23
  408e2c:	lsl	w0, w12, w25
  408e30:	sub	w0, w0, #0x1
  408e34:	ldr	w3, [x15, w1, sxtw #2]
  408e38:	and	w0, w0, w26
  408e3c:	cmp	w0, w3
  408e40:	b.eq	40908c <fchown@plt+0x72dc>  // b.none
  408e44:	sub	w1, w24, #0x2
  408e48:	sub	w25, w25, w23
  408e4c:	lsl	w0, w12, w25
  408e50:	sub	w0, w0, #0x1
  408e54:	ldr	w3, [x15, w1, sxtw #2]
  408e58:	and	w0, w0, w26
  408e5c:	cmp	w0, w3
  408e60:	b.eq	40908c <fchown@plt+0x72dc>  // b.none
  408e64:	sub	w1, w24, #0x3
  408e68:	sub	w25, w25, w23
  408e6c:	lsl	w0, w12, w25
  408e70:	sub	w0, w0, #0x1
  408e74:	ldr	w3, [x15, w1, sxtw #2]
  408e78:	and	w0, w0, w26
  408e7c:	cmp	w3, w0
  408e80:	b.eq	40908c <fchown@plt+0x72dc>  // b.none
  408e84:	sub	w1, w24, #0x4
  408e88:	sub	w25, w25, w23
  408e8c:	lsl	w0, w12, w25
  408e90:	sub	w0, w0, #0x1
  408e94:	ldr	w3, [x15, w1, sxtw #2]
  408e98:	and	w0, w0, w26
  408e9c:	cmp	w3, w0
  408ea0:	b.eq	40908c <fchown@plt+0x72dc>  // b.none
  408ea4:	sub	w1, w24, #0x5
  408ea8:	sub	w25, w25, w23
  408eac:	lsl	w0, w12, w25
  408eb0:	sub	w0, w0, #0x1
  408eb4:	ldr	w3, [x15, w1, sxtw #2]
  408eb8:	and	w0, w0, w26
  408ebc:	cmp	w3, w0
  408ec0:	b.eq	40908c <fchown@plt+0x72dc>  // b.none
  408ec4:	sub	w1, w24, #0x6
  408ec8:	sub	w25, w25, w23
  408ecc:	lsl	w0, w12, w25
  408ed0:	sub	w0, w0, #0x1
  408ed4:	ldr	w3, [x15, w1, sxtw #2]
  408ed8:	and	w0, w0, w26
  408edc:	cmp	w3, w0
  408ee0:	b.eq	40908c <fchown@plt+0x72dc>  // b.none
  408ee4:	sub	w1, w24, #0x7
  408ee8:	sub	w25, w25, w23
  408eec:	lsl	w0, w12, w25
  408ef0:	sub	w0, w0, #0x1
  408ef4:	ldr	w3, [x15, w1, sxtw #2]
  408ef8:	and	w0, w0, w26
  408efc:	cmp	w3, w0
  408f00:	b.eq	40908c <fchown@plt+0x72dc>  // b.none
  408f04:	sub	w1, w24, #0x8
  408f08:	sub	w25, w25, w23
  408f0c:	lsl	w0, w12, w25
  408f10:	sub	w0, w0, #0x1
  408f14:	ldr	w3, [x15, w1, sxtw #2]
  408f18:	and	w0, w0, w26
  408f1c:	cmp	w3, w0
  408f20:	b.eq	40908c <fchown@plt+0x72dc>  // b.none
  408f24:	sub	w1, w24, #0x9
  408f28:	sub	w25, w25, w23
  408f2c:	lsl	w0, w12, w25
  408f30:	sub	w0, w0, #0x1
  408f34:	ldr	w3, [x15, w1, sxtw #2]
  408f38:	and	w0, w0, w26
  408f3c:	cmp	w3, w0
  408f40:	b.eq	40908c <fchown@plt+0x72dc>  // b.none
  408f44:	sub	w1, w24, #0xa
  408f48:	sub	w25, w25, w23
  408f4c:	lsl	w0, w12, w25
  408f50:	sub	w0, w0, #0x1
  408f54:	ldr	w3, [x15, w1, sxtw #2]
  408f58:	and	w0, w0, w26
  408f5c:	cmp	w3, w0
  408f60:	b.eq	40908c <fchown@plt+0x72dc>  // b.none
  408f64:	sub	w1, w24, #0xb
  408f68:	sub	w25, w25, w23
  408f6c:	lsl	w0, w12, w25
  408f70:	sub	w0, w0, #0x1
  408f74:	ldr	w3, [x15, w1, sxtw #2]
  408f78:	and	w0, w0, w26
  408f7c:	cmp	w3, w0
  408f80:	b.eq	40908c <fchown@plt+0x72dc>  // b.none
  408f84:	sub	w1, w24, #0xc
  408f88:	sub	w25, w25, w23
  408f8c:	lsl	w0, w12, w25
  408f90:	sub	w0, w0, #0x1
  408f94:	ldr	w3, [x15, w1, sxtw #2]
  408f98:	and	w0, w0, w26
  408f9c:	cmp	w3, w0
  408fa0:	b.eq	40908c <fchown@plt+0x72dc>  // b.none
  408fa4:	sub	w1, w24, #0xd
  408fa8:	sub	w25, w25, w23
  408fac:	lsl	w0, w12, w25
  408fb0:	sub	w0, w0, #0x1
  408fb4:	ldr	w3, [x15, w1, sxtw #2]
  408fb8:	and	w0, w0, w26
  408fbc:	cmp	w3, w0
  408fc0:	b.eq	40908c <fchown@plt+0x72dc>  // b.none
  408fc4:	sub	w1, w24, #0xe
  408fc8:	sub	w25, w25, w23
  408fcc:	lsl	w0, w12, w25
  408fd0:	sub	w0, w0, #0x1
  408fd4:	ldr	w3, [x15, w1, sxtw #2]
  408fd8:	and	w0, w0, w26
  408fdc:	cmp	w3, w0
  408fe0:	b.eq	40908c <fchown@plt+0x72dc>  // b.none
  408fe4:	sub	w1, w24, #0xf
  408fe8:	sub	w25, w25, w23
  408fec:	lsl	w0, w12, w25
  408ff0:	sub	w0, w0, #0x1
  408ff4:	ldr	w3, [x15, w1, sxtw #2]
  408ff8:	and	w0, w0, w26
  408ffc:	cmp	w3, w0
  409000:	b.eq	40908c <fchown@plt+0x72dc>  // b.none
  409004:	sub	w1, w24, #0x10
  409008:	sub	w25, w25, w23
  40900c:	lsl	w0, w12, w25
  409010:	sub	w0, w0, #0x1
  409014:	ldr	w3, [x15, w1, sxtw #2]
  409018:	and	w0, w0, w26
  40901c:	cmp	w3, w0
  409020:	b.eq	40908c <fchown@plt+0x72dc>  // b.none
  409024:	sub	w24, w24, #0x11
  409028:	sub	w25, w25, w23
  40902c:	nop
  409030:	ldr	w0, [sp, #144]
  409034:	subs	w0, w0, #0x1
  409038:	str	w0, [sp, #144]
  40903c:	b.ne	408bd8 <fchown@plt+0x6e28>  // b.any
  409040:	mov	w0, w24
  409044:	mov	w24, w25
  409048:	mov	w25, w26
  40904c:	mov	x26, x27
  409050:	mov	w27, w23
  409054:	mov	w23, w0
  409058:	ldr	x1, [sp, #160]
  40905c:	ldr	w0, [sp, #128]
  409060:	add	x1, x1, #0x4
  409064:	str	x1, [sp, #160]
  409068:	add	w0, w0, #0x1
  40906c:	ldr	w1, [sp, #208]
  409070:	str	w0, [sp, #128]
  409074:	cmp	w0, w1
  409078:	b.ne	408b98 <fchown@plt+0x6de8>  // b.any
  40907c:	ldr	w21, [sp, #212]
  409080:	mov	w26, w27
  409084:	ldr	x19, [sp, #232]
  409088:	b	407f40 <fchown@plt+0x6190>
  40908c:	mov	w24, w1
  409090:	b	409030 <fchown@plt+0x7280>
  409094:	sub	w6, w0, w25
  409098:	str	w6, [sp, #148]
  40909c:	b	408d74 <fchown@plt+0x6fc4>
  4090a0:	mov	w4, #0x2                   	// #2
  4090a4:	mov	w0, #0x1                   	// #1
  4090a8:	str	w4, [sp, #128]
  4090ac:	lsl	w0, w0, w4
  4090b0:	ldr	w1, [sp, #304]
  4090b4:	mov	w6, #0x5                   	// #5
  4090b8:	mov	w26, w6
  4090bc:	mov	w2, w1
  4090c0:	cbnz	w1, 409154 <fchown@plt+0x73a4>
  4090c4:	ldr	w2, [sp, #300]
  4090c8:	b	407e48 <fchown@plt+0x6098>
  4090cc:	mov	w3, #0x7                   	// #7
  4090d0:	b	408034 <fchown@plt+0x6284>
  4090d4:	mov	w2, #0x8                   	// #8
  4090d8:	b	408048 <fchown@plt+0x6298>
  4090dc:	mov	w2, #0x7                   	// #7
  4090e0:	b	408048 <fchown@plt+0x6298>
  4090e4:	mov	w2, #0xc                   	// #12
  4090e8:	b	408048 <fchown@plt+0x6298>
  4090ec:	mov	w2, #0xb                   	// #11
  4090f0:	b	408048 <fchown@plt+0x6298>
  4090f4:	mov	w2, #0xa                   	// #10
  4090f8:	b	408048 <fchown@plt+0x6298>
  4090fc:	mov	w2, #0x9                   	// #9
  409100:	b	408048 <fchown@plt+0x6298>
  409104:	mov	w4, #0x1                   	// #1
  409108:	mov	w0, #0x2                   	// #2
  40910c:	str	w4, [sp, #128]
  409110:	b	4090b0 <fchown@plt+0x7300>
  409114:	mov	w4, #0x3                   	// #3
  409118:	b	4090a4 <fchown@plt+0x72f4>
  40911c:	ldr	w8, [sp, #304]
  409120:	mov	w3, #0x8                   	// #8
  409124:	b	407ff0 <fchown@plt+0x6240>
  409128:	mov	w3, #0x5                   	// #5
  40912c:	b	408034 <fchown@plt+0x6284>
  409130:	mov	w1, #0xf                   	// #15
  409134:	b	4088b8 <fchown@plt+0x6b08>
  409138:	mov	w3, #0x6                   	// #6
  40913c:	b	408034 <fchown@plt+0x6284>
  409140:	ldr	w8, [sp, #304]
  409144:	mov	w3, #0xa                   	// #10
  409148:	b	407ff0 <fchown@plt+0x6240>
  40914c:	mov	w3, #0x10                  	// #16
  409150:	b	407ff0 <fchown@plt+0x6240>
  409154:	mov	w1, #0x10                  	// #16
  409158:	str	w1, [sp, #196]
  40915c:	b	4088c4 <fchown@plt+0x6b14>
  409160:	ldr	w8, [sp, #304]
  409164:	mov	w3, #0xd                   	// #13
  409168:	b	407ff0 <fchown@plt+0x6240>
  40916c:	ldr	w8, [sp, #304]
  409170:	mov	w3, #0xe                   	// #14
  409174:	b	407ff0 <fchown@plt+0x6240>
  409178:	ldr	w8, [sp, #304]
  40917c:	mov	w3, #0xf                   	// #15
  409180:	b	407ff0 <fchown@plt+0x6240>
  409184:	ldr	w8, [sp, #304]
  409188:	mov	w3, #0xb                   	// #11
  40918c:	b	407ff0 <fchown@plt+0x6240>
  409190:	mov	w4, #0x4                   	// #4
  409194:	b	4090a4 <fchown@plt+0x72f4>
  409198:	mov	w4, #0x5                   	// #5
  40919c:	b	4090a4 <fchown@plt+0x72f4>
  4091a0:	ldr	w1, [sp, #304]
  4091a4:	mov	w4, #0x6                   	// #6
  4091a8:	mov	w0, #0x1                   	// #1
  4091ac:	mov	w26, w4
  4091b0:	mov	w6, w4
  4091b4:	lsl	w0, w0, w4
  4091b8:	str	w4, [sp, #128]
  4091bc:	b	4090bc <fchown@plt+0x730c>
  4091c0:	mov	w1, #0x9                   	// #9
  4091c4:	b	4088b8 <fchown@plt+0x6b08>
  4091c8:	mov	w1, #0x8                   	// #8
  4091cc:	b	4088b8 <fchown@plt+0x6b08>
  4091d0:	mov	w1, #0x7                   	// #7
  4091d4:	b	4088b8 <fchown@plt+0x6b08>
  4091d8:	mov	w1, #0x6                   	// #6
  4091dc:	b	4088b8 <fchown@plt+0x6b08>
  4091e0:	mov	w1, #0x5                   	// #5
  4091e4:	b	4088b8 <fchown@plt+0x6b08>
  4091e8:	ldr	w1, [sp, #304]
  4091ec:	mov	w4, #0x7                   	// #7
  4091f0:	b	4091a8 <fchown@plt+0x73f8>
  4091f4:	ldr	w1, [sp, #304]
  4091f8:	mov	w4, #0x8                   	// #8
  4091fc:	b	4091a8 <fchown@plt+0x73f8>
  409200:	ldr	w1, [sp, #304]
  409204:	mov	w4, #0x9                   	// #9
  409208:	b	4091a8 <fchown@plt+0x73f8>
  40920c:	ldr	w1, [sp, #304]
  409210:	mov	w4, #0xa                   	// #10
  409214:	b	4091a8 <fchown@plt+0x73f8>
  409218:	mov	w1, #0xd                   	// #13
  40921c:	b	4088b8 <fchown@plt+0x6b08>
  409220:	mov	w1, #0xc                   	// #12
  409224:	b	4088b8 <fchown@plt+0x6b08>
  409228:	mov	w1, #0xb                   	// #11
  40922c:	b	4088b8 <fchown@plt+0x6b08>
  409230:	mov	w1, #0xa                   	// #10
  409234:	b	4088b8 <fchown@plt+0x6b08>
  409238:	ldr	w8, [sp, #304]
  40923c:	mov	w3, #0xc                   	// #12
  409240:	b	407ff0 <fchown@plt+0x6240>
  409244:	ldr	w1, [sp, #304]
  409248:	mov	w4, #0xb                   	// #11
  40924c:	b	4091a8 <fchown@plt+0x73f8>
  409250:	ldr	w1, [sp, #304]
  409254:	mov	w4, #0xc                   	// #12
  409258:	b	4091a8 <fchown@plt+0x73f8>
  40925c:	mov	w2, #0x4                   	// #4
  409260:	str	w2, [sp, #184]
  409264:	mov	w21, w2
  409268:	b	408054 <fchown@plt+0x62a4>
  40926c:	mov	w2, #0x3                   	// #3
  409270:	str	w2, [sp, #184]
  409274:	b	409264 <fchown@plt+0x74b4>
  409278:	mov	w2, #0x2                   	// #2
  40927c:	str	w2, [sp, #184]
  409280:	b	409264 <fchown@plt+0x74b4>
  409284:	mov	w2, #0x1                   	// #1
  409288:	mov	w21, w2
  40928c:	str	w2, [sp, #184]
  409290:	subs	w1, w0, w7
  409294:	str	w1, [sp, #208]
  409298:	b.mi	407ce4 <fchown@plt+0x5f34>  // b.first
  40929c:	mov	w1, w2
  4092a0:	add	x3, sp, #0xf0
  4092a4:	str	wzr, [sp, #316]
  4092a8:	subs	w2, w2, #0x1
  4092ac:	str	w0, [x3, x1, lsl #2]
  4092b0:	b.ne	40821c <fchown@plt+0x646c>  // b.any
  4092b4:	add	x24, sp, #0x138
  4092b8:	b	40825c <fchown@plt+0x64ac>
  4092bc:	mov	w2, #0x6                   	// #6
  4092c0:	str	w2, [sp, #184]
  4092c4:	b	409264 <fchown@plt+0x74b4>
  4092c8:	mov	w2, #0x5                   	// #5
  4092cc:	str	w2, [sp, #184]
  4092d0:	b	409264 <fchown@plt+0x74b4>
  4092d4:	ldr	w1, [sp, #304]
  4092d8:	mov	w4, #0xe                   	// #14
  4092dc:	b	4091a8 <fchown@plt+0x73f8>
  4092e0:	mov	w1, #0x4                   	// #4
  4092e4:	str	w1, [sp, #196]
  4092e8:	mov	w26, w1
  4092ec:	b	4088c4 <fchown@plt+0x6b14>
  4092f0:	ldr	w1, [sp, #304]
  4092f4:	mov	w4, #0xd                   	// #13
  4092f8:	b	4091a8 <fchown@plt+0x73f8>
  4092fc:	ldr	w1, [sp, #304]
  409300:	mov	w4, #0xf                   	// #15
  409304:	b	4091a8 <fchown@plt+0x73f8>
  409308:	mov	w4, #0x10                  	// #16
  40930c:	b	4091a8 <fchown@plt+0x73f8>
  409310:	mov	w1, #0x3                   	// #3
  409314:	str	w1, [sp, #196]
  409318:	b	4092e8 <fchown@plt+0x7538>
  40931c:	mov	w1, #0x2                   	// #2
  409320:	str	w1, [sp, #196]
  409324:	b	4092e8 <fchown@plt+0x7538>
  409328:	mov	w1, #0x1                   	// #1
  40932c:	mov	w2, w8
  409330:	mov	w26, w1
  409334:	str	w1, [sp, #196]
  409338:	cmp	w0, w2
  40933c:	b.mi	407ec0 <fchown@plt+0x6110>  // b.first
  409340:	mov	w2, w1
  409344:	add	x3, sp, #0xf0
  409348:	str	wzr, [sp, #316]
  40934c:	subs	w1, w1, #0x1
  409350:	str	w0, [x3, x2, lsl #2]
  409354:	b.ne	408a88 <fchown@plt+0x6cd8>  // b.any
  409358:	add	x24, sp, #0x138
  40935c:	b	408ac4 <fchown@plt+0x6d14>
  409360:	mov	w21, #0x0                   	// #0
  409364:	mov	w2, #0xffffffff            	// #-1
  409368:	str	wzr, [sp, #184]
  40936c:	str	w0, [sp, #240]
  409370:	str	wzr, [sp, #316]
  409374:	b	40821c <fchown@plt+0x646c>
  409378:	mov	w7, w1
  40937c:	b	409290 <fchown@plt+0x74e0>
  409380:	mov	w26, #0x0                   	// #0
  409384:	mov	w1, #0xffffffff            	// #-1
  409388:	str	wzr, [sp, #196]
  40938c:	str	w0, [sp, #240]
  409390:	str	wzr, [sp, #316]
  409394:	b	408a88 <fchown@plt+0x6cd8>
  409398:	sub	sp, sp, #0xb80
  40939c:	adrp	x0, 428000 <stdin@@GLIBC_2.17+0x9c0>
  4093a0:	stp	x29, x30, [sp]
  4093a4:	mov	x29, sp
  4093a8:	stp	x19, x20, [sp, #16]
  4093ac:	ldr	x19, [x0]
  4093b0:	stp	x25, x26, [sp, #64]
  4093b4:	add	x25, x0, #0x0
  4093b8:	adrp	x0, 470000 <stdin@@GLIBC_2.17+0x489c0>
  4093bc:	stp	x21, x22, [sp, #32]
  4093c0:	ldr	w0, [x0, #1184]
  4093c4:	ldr	w20, [x25, #8]
  4093c8:	str	w0, [sp, #196]
  4093cc:	cmp	w20, #0x4
  4093d0:	b.hi	40940c <fchown@plt+0x765c>  // b.pmore
  4093d4:	adrp	x2, 45b000 <stdin@@GLIBC_2.17+0x339c0>
  4093d8:	adrp	x0, 470000 <stdin@@GLIBC_2.17+0x489c0>
  4093dc:	ldr	w1, [x2, #2148]
  4093e0:	ldr	w0, [x0, #1188]
  4093e4:	cmp	w1, w0
  4093e8:	b.cs	40959c <fchown@plt+0x77ec>  // b.hs, b.nlast
  4093ec:	adrp	x0, 470000 <stdin@@GLIBC_2.17+0x489c0>
  4093f0:	add	x0, x0, #0x4a8
  4093f4:	add	w3, w1, #0x1
  4093f8:	str	w3, [x2, #2148]
  4093fc:	ldrb	w0, [x0, w1, uxtw]
  409400:	lsl	x0, x0, x20
  409404:	add	w20, w20, #0x8
  409408:	orr	x19, x19, x0
  40940c:	and	w0, w19, #0x1f
  409410:	sub	w21, w20, #0x5
  409414:	add	w0, w0, #0x101
  409418:	str	w0, [sp, #200]
  40941c:	lsr	x19, x19, #5
  409420:	cmp	w21, #0x4
  409424:	b.hi	409460 <fchown@plt+0x76b0>  // b.pmore
  409428:	adrp	x2, 45b000 <stdin@@GLIBC_2.17+0x339c0>
  40942c:	adrp	x0, 470000 <stdin@@GLIBC_2.17+0x489c0>
  409430:	ldr	w1, [x2, #2148]
  409434:	ldr	w0, [x0, #1188]
  409438:	cmp	w1, w0
  40943c:	b.cs	4095b4 <fchown@plt+0x7804>  // b.hs, b.nlast
  409440:	adrp	x0, 470000 <stdin@@GLIBC_2.17+0x489c0>
  409444:	add	x0, x0, #0x4a8
  409448:	add	w3, w1, #0x1
  40944c:	str	w3, [x2, #2148]
  409450:	ldrb	w0, [x0, w1, uxtw]
  409454:	lsl	x0, x0, x21
  409458:	add	w21, w20, #0x3
  40945c:	orr	x19, x19, x0
  409460:	and	w0, w19, #0x1f
  409464:	sub	w26, w21, #0x5
  409468:	add	w0, w0, #0x1
  40946c:	str	w0, [sp, #216]
  409470:	lsr	x19, x19, #5
  409474:	cmp	w26, #0x3
  409478:	b.hi	4094b4 <fchown@plt+0x7704>  // b.pmore
  40947c:	adrp	x2, 45b000 <stdin@@GLIBC_2.17+0x339c0>
  409480:	adrp	x0, 470000 <stdin@@GLIBC_2.17+0x489c0>
  409484:	ldr	w1, [x2, #2148]
  409488:	ldr	w0, [x0, #1188]
  40948c:	cmp	w1, w0
  409490:	b.cs	4095d8 <fchown@plt+0x7828>  // b.hs, b.nlast
  409494:	adrp	x0, 470000 <stdin@@GLIBC_2.17+0x489c0>
  409498:	add	x0, x0, #0x4a8
  40949c:	add	w3, w1, #0x1
  4094a0:	str	w3, [x2, #2148]
  4094a4:	ldrb	w0, [x0, w1, uxtw]
  4094a8:	lsl	x0, x0, x26
  4094ac:	add	w26, w21, #0x3
  4094b0:	orr	x19, x19, x0
  4094b4:	ldr	w0, [sp, #200]
  4094b8:	cmp	w0, #0x11e
  4094bc:	ldr	w0, [sp, #216]
  4094c0:	ccmp	w0, #0x1e, #0x2, ls  // ls = plast
  4094c4:	b.hi	4098f8 <fchown@plt+0x7b48>  // b.pmore
  4094c8:	and	w21, w19, #0xf
  4094cc:	adrp	x0, 413000 <fchown@plt+0x11250>
  4094d0:	add	w22, w21, #0x3
  4094d4:	add	x1, x0, #0x580
  4094d8:	add	x0, x1, #0x34
  4094dc:	sub	w26, w26, #0x4
  4094e0:	add	x22, x0, w22, uxtw #2
  4094e4:	stp	x27, x28, [sp, #80]
  4094e8:	lsr	x28, x19, #4
  4094ec:	adrp	x0, 470000 <stdin@@GLIBC_2.17+0x489c0>
  4094f0:	add	x19, x1, #0x30
  4094f4:	add	x20, x0, #0x4a0
  4094f8:	stp	x23, x24, [sp, #48]
  4094fc:	adrp	x23, 45b000 <stdin@@GLIBC_2.17+0x339c0>
  409500:	adrp	x24, 470000 <stdin@@GLIBC_2.17+0x489c0>
  409504:	add	x23, x23, #0x864
  409508:	add	x24, x24, #0x4a4
  40950c:	str	w21, [sp, #96]
  409510:	mov	x21, x22
  409514:	ldr	w22, [sp, #196]
  409518:	str	x27, [sp, #104]
  40951c:	mov	w27, w26
  409520:	mov	x26, x28
  409524:	mov	x28, x13
  409528:	str	x1, [sp, #208]
  40952c:	b	409564 <fchown@plt+0x77b4>
  409530:	ldrb	w0, [x5, w0, uxtw]
  409534:	str	w4, [x23]
  409538:	lsl	x0, x0, x27
  40953c:	add	w27, w27, #0x8
  409540:	orr	x26, x26, x0
  409544:	ldr	w0, [x19], #4
  409548:	add	x1, sp, #0x690
  40954c:	and	w3, w26, #0x7
  409550:	sub	w27, w27, #0x3
  409554:	lsr	x26, x26, #3
  409558:	cmp	x21, x19
  40955c:	str	w3, [x1, x0, lsl #2]
  409560:	b.eq	4095fc <fchown@plt+0x784c>  // b.none
  409564:	adrp	x5, 470000 <stdin@@GLIBC_2.17+0x489c0>
  409568:	cmp	w27, #0x2
  40956c:	add	x5, x5, #0x4a8
  409570:	b.hi	409544 <fchown@plt+0x7794>  // b.pmore
  409574:	ldr	w0, [x23]
  409578:	ldr	w3, [x24]
  40957c:	add	w4, w0, #0x1
  409580:	cmp	w0, w3
  409584:	b.cc	409530 <fchown@plt+0x7780>  // b.lo, b.ul, b.last
  409588:	mov	w0, #0x0                   	// #0
  40958c:	str	w22, [x20]
  409590:	bl	40fb68 <fchown@plt+0xddb8>
  409594:	and	x0, x0, #0xff
  409598:	b	409538 <fchown@plt+0x7788>
  40959c:	mov	w0, #0x0                   	// #0
  4095a0:	str	x13, [sp, #96]
  4095a4:	bl	40fb68 <fchown@plt+0xddb8>
  4095a8:	and	x0, x0, #0xff
  4095ac:	ldr	x13, [sp, #96]
  4095b0:	b	409400 <fchown@plt+0x7650>
  4095b4:	ldr	w1, [sp, #196]
  4095b8:	adrp	x0, 470000 <stdin@@GLIBC_2.17+0x489c0>
  4095bc:	str	x13, [sp, #96]
  4095c0:	str	w1, [x0, #1184]
  4095c4:	mov	w0, #0x0                   	// #0
  4095c8:	bl	40fb68 <fchown@plt+0xddb8>
  4095cc:	and	x0, x0, #0xff
  4095d0:	ldr	x13, [sp, #96]
  4095d4:	b	409454 <fchown@plt+0x76a4>
  4095d8:	ldr	w1, [sp, #196]
  4095dc:	adrp	x0, 470000 <stdin@@GLIBC_2.17+0x489c0>
  4095e0:	str	x13, [sp, #96]
  4095e4:	str	w1, [x0, #1184]
  4095e8:	mov	w0, #0x0                   	// #0
  4095ec:	bl	40fb68 <fchown@plt+0xddb8>
  4095f0:	and	x0, x0, #0xff
  4095f4:	ldr	x13, [sp, #96]
  4095f8:	b	4094a8 <fchown@plt+0x76f8>
  4095fc:	ldr	w21, [sp, #96]
  409600:	mov	x13, x28
  409604:	mov	x28, x26
  409608:	mov	w26, w27
  40960c:	cmp	w21, #0xf
  409610:	add	w0, w21, #0x4
  409614:	ldr	x27, [sp, #104]
  409618:	b.eq	409750 <fchown@plt+0x79a0>  // b.none
  40961c:	ldr	x3, [sp, #208]
  409620:	mov	w1, w0
  409624:	add	x4, sp, #0x690
  409628:	cmp	w21, #0xe
  40962c:	add	x0, x3, #0x30
  409630:	add	w2, w21, #0x5
  409634:	ldr	w1, [x0, x1, lsl #2]
  409638:	str	wzr, [x4, x1, lsl #2]
  40963c:	b.eq	409750 <fchown@plt+0x79a0>  // b.none
  409640:	ldr	w2, [x0, x2, lsl #2]
  409644:	cmp	w21, #0xd
  409648:	add	w1, w21, #0x6
  40964c:	str	wzr, [x4, x2, lsl #2]
  409650:	b.eq	409750 <fchown@plt+0x79a0>  // b.none
  409654:	ldr	w1, [x0, x1, lsl #2]
  409658:	cmp	w21, #0xc
  40965c:	add	w2, w21, #0x7
  409660:	str	wzr, [x4, x1, lsl #2]
  409664:	b.eq	409750 <fchown@plt+0x79a0>  // b.none
  409668:	ldr	w2, [x0, x2, lsl #2]
  40966c:	cmp	w21, #0xb
  409670:	add	w1, w21, #0x8
  409674:	str	wzr, [x4, x2, lsl #2]
  409678:	b.eq	409750 <fchown@plt+0x79a0>  // b.none
  40967c:	ldr	w1, [x0, x1, lsl #2]
  409680:	cmp	w21, #0xa
  409684:	add	w2, w21, #0x9
  409688:	str	wzr, [x4, x1, lsl #2]
  40968c:	b.eq	409750 <fchown@plt+0x79a0>  // b.none
  409690:	mov	w1, w2
  409694:	cmp	w21, #0x9
  409698:	add	w2, w21, #0xa
  40969c:	ldr	w1, [x0, x1, lsl #2]
  4096a0:	str	wzr, [x4, x1, lsl #2]
  4096a4:	b.eq	409750 <fchown@plt+0x79a0>  // b.none
  4096a8:	ldr	w2, [x0, x2, lsl #2]
  4096ac:	cmp	w21, #0x8
  4096b0:	add	w1, w21, #0xb
  4096b4:	str	wzr, [x4, x2, lsl #2]
  4096b8:	b.eq	409750 <fchown@plt+0x79a0>  // b.none
  4096bc:	ldr	w0, [x0, x1, lsl #2]
  4096c0:	cmp	w21, #0x7
  4096c4:	add	w2, w21, #0xc
  4096c8:	str	wzr, [x4, x0, lsl #2]
  4096cc:	b.eq	409750 <fchown@plt+0x79a0>  // b.none
  4096d0:	add	x0, x3, #0x30
  4096d4:	cmp	w21, #0x6
  4096d8:	add	w1, w21, #0xd
  4096dc:	ldr	w2, [x0, x2, lsl #2]
  4096e0:	str	wzr, [x4, x2, lsl #2]
  4096e4:	b.eq	409750 <fchown@plt+0x79a0>  // b.none
  4096e8:	ldr	w1, [x0, x1, lsl #2]
  4096ec:	cmp	w21, #0x5
  4096f0:	add	w2, w21, #0xe
  4096f4:	str	wzr, [x4, x1, lsl #2]
  4096f8:	b.eq	409750 <fchown@plt+0x79a0>  // b.none
  4096fc:	ldr	w2, [x0, x2, lsl #2]
  409700:	cmp	w21, #0x4
  409704:	add	w1, w21, #0xf
  409708:	str	wzr, [x4, x2, lsl #2]
  40970c:	b.eq	409750 <fchown@plt+0x79a0>  // b.none
  409710:	ldr	w1, [x0, x1, lsl #2]
  409714:	cmp	w21, #0x3
  409718:	add	w2, w21, #0x10
  40971c:	str	wzr, [x4, x1, lsl #2]
  409720:	b.eq	409750 <fchown@plt+0x79a0>  // b.none
  409724:	ldr	w2, [x0, x2, lsl #2]
  409728:	cmp	w21, #0x2
  40972c:	add	w1, w21, #0x11
  409730:	str	wzr, [x4, x2, lsl #2]
  409734:	b.eq	409750 <fchown@plt+0x79a0>  // b.none
  409738:	ldr	w0, [x0, x1, lsl #2]
  40973c:	cmp	w21, #0x1
  409740:	str	wzr, [x4, x0, lsl #2]
  409744:	b.eq	409750 <fchown@plt+0x79a0>  // b.none
  409748:	str	wzr, [sp, #1740]
  40974c:	nop
  409750:	add	x1, sp, #0x690
  409754:	add	x4, sp, #0x100
  409758:	add	x3, x1, #0x4c
  40975c:	mov	w0, #0x7                   	// #7
  409760:	str	w0, [sp, #244]
  409764:	stp	xzr, xzr, [sp, #256]
  409768:	stp	xzr, xzr, [sp, #272]
  40976c:	stp	xzr, xzr, [sp, #288]
  409770:	stp	xzr, xzr, [sp, #304]
  409774:	str	wzr, [sp, #320]
  409778:	ldr	w2, [x1], #4
  40977c:	cmp	x1, x3
  409780:	ldr	w0, [x4, x2, lsl #2]
  409784:	add	w0, w0, #0x1
  409788:	str	w0, [x4, x2, lsl #2]
  40978c:	b.ne	409778 <fchown@plt+0x79c8>  // b.any
  409790:	ldr	w1, [sp, #256]
  409794:	cmp	w1, #0x13
  409798:	b.eq	409918 <fchown@plt+0x7b68>  // b.none
  40979c:	ldr	w9, [sp, #260]
  4097a0:	cbnz	w9, 409dfc <fchown@plt+0x804c>
  4097a4:	ldr	w0, [sp, #264]
  4097a8:	cbnz	w0, 40a628 <fchown@plt+0x8878>
  4097ac:	ldr	w0, [sp, #268]
  4097b0:	cbnz	w0, 40a630 <fchown@plt+0x8880>
  4097b4:	ldr	w0, [sp, #272]
  4097b8:	cbnz	w0, 40a60c <fchown@plt+0x885c>
  4097bc:	ldr	w0, [sp, #276]
  4097c0:	cbnz	w0, 40a620 <fchown@plt+0x8870>
  4097c4:	ldr	w0, [sp, #280]
  4097c8:	cbnz	w0, 40a690 <fchown@plt+0x88e0>
  4097cc:	ldr	w0, [sp, #284]
  4097d0:	cbnz	w0, 40a698 <fchown@plt+0x88e8>
  4097d4:	ldr	w0, [sp, #288]
  4097d8:	cbnz	w0, 40a6b8 <fchown@plt+0x8908>
  4097dc:	ldr	w0, [sp, #292]
  4097e0:	cbnz	w0, 40a6c4 <fchown@plt+0x8914>
  4097e4:	ldr	w0, [sp, #296]
  4097e8:	cbnz	w0, 40a644 <fchown@plt+0x8894>
  4097ec:	ldr	w0, [sp, #300]
  4097f0:	cbnz	w0, 40a664 <fchown@plt+0x88b4>
  4097f4:	ldr	w0, [sp, #304]
  4097f8:	cbnz	w0, 40a730 <fchown@plt+0x8980>
  4097fc:	ldr	w0, [sp, #308]
  409800:	cbnz	w0, 40a73c <fchown@plt+0x898c>
  409804:	ldr	w0, [sp, #312]
  409808:	cbnz	w0, 40a748 <fchown@plt+0x8998>
  40980c:	ldr	w3, [sp, #316]
  409810:	cbnz	w3, 40a6d0 <fchown@plt+0x8920>
  409814:	ldr	w8, [sp, #320]
  409818:	cbnz	w8, 40a6f4 <fchown@plt+0x8944>
  40981c:	mov	w2, #0x11                  	// #17
  409820:	mov	w5, w2
  409824:	mov	w6, w2
  409828:	mov	w21, w2
  40982c:	mov	w0, #0x20000               	// #131072
  409830:	cbnz	w3, 409e24 <fchown@plt+0x8074>
  409834:	ldr	w3, [sp, #312]
  409838:	cbnz	w3, 40a5f4 <fchown@plt+0x8844>
  40983c:	ldr	w3, [sp, #308]
  409840:	cbnz	w3, 40a5fc <fchown@plt+0x884c>
  409844:	ldr	w3, [sp, #304]
  409848:	cbnz	w3, 40a604 <fchown@plt+0x8854>
  40984c:	ldr	w3, [sp, #300]
  409850:	cbnz	w3, 40a670 <fchown@plt+0x88c0>
  409854:	ldr	w3, [sp, #296]
  409858:	cbnz	w3, 40a678 <fchown@plt+0x88c8>
  40985c:	ldr	w3, [sp, #292]
  409860:	cbnz	w3, 40a680 <fchown@plt+0x88d0>
  409864:	ldr	w3, [sp, #288]
  409868:	cbnz	w3, 40a688 <fchown@plt+0x88d8>
  40986c:	ldr	w3, [sp, #284]
  409870:	cbnz	w3, 40a6a0 <fchown@plt+0x88f0>
  409874:	ldr	w3, [sp, #280]
  409878:	cbnz	w3, 40a6a8 <fchown@plt+0x88f8>
  40987c:	ldr	w3, [sp, #276]
  409880:	cbnz	w3, 40a6dc <fchown@plt+0x892c>
  409884:	ldr	w3, [sp, #272]
  409888:	cbnz	w3, 40a6e8 <fchown@plt+0x8938>
  40988c:	ldr	w3, [sp, #268]
  409890:	cbnz	w3, 40a718 <fchown@plt+0x8968>
  409894:	ldr	w3, [sp, #264]
  409898:	cbnz	w3, 40a724 <fchown@plt+0x8974>
  40989c:	cbnz	w9, 40a754 <fchown@plt+0x89a4>
  4098a0:	subs	w1, w0, w1
  4098a4:	str	w1, [sp, #232]
  4098a8:	str	wzr, [sp, #244]
  4098ac:	b.pl	40a794 <fchown@plt+0x89e4>  // b.nfrst
  4098b0:	mov	w19, #0x2                   	// #2
  4098b4:	mov	w0, w19
  4098b8:	ldp	x29, x30, [sp]
  4098bc:	ldp	x19, x20, [sp, #16]
  4098c0:	ldp	x21, x22, [sp, #32]
  4098c4:	ldp	x23, x24, [sp, #48]
  4098c8:	ldp	x25, x26, [sp, #64]
  4098cc:	ldp	x27, x28, [sp, #80]
  4098d0:	add	sp, sp, #0xb80
  4098d4:	ret
  4098d8:	ldr	x19, [sp, #248]
  4098dc:	cbz	x19, 4098f0 <fchown@plt+0x7b40>
  4098e0:	sub	x0, x19, #0x10
  4098e4:	ldur	x19, [x19, #-8]
  4098e8:	bl	401c40 <free@plt>
  4098ec:	cbnz	x19, 4098e0 <fchown@plt+0x7b30>
  4098f0:	ldp	x23, x24, [sp, #48]
  4098f4:	ldp	x27, x28, [sp, #80]
  4098f8:	mov	w19, #0x1                   	// #1
  4098fc:	mov	w0, w19
  409900:	ldp	x29, x30, [sp]
  409904:	ldp	x19, x20, [sp, #16]
  409908:	ldp	x21, x22, [sp, #32]
  40990c:	ldp	x25, x26, [sp, #64]
  409910:	add	sp, sp, #0xb80
  409914:	ret
  409918:	mov	x0, #0x30                  	// #48
  40991c:	bl	401a50 <malloc@plt>
  409920:	mov	x1, x0
  409924:	cbz	x0, 409d24 <fchown@plt+0x7f74>
  409928:	ldr	w2, [x25, #12]
  40992c:	mov	w4, #0x1                   	// #1
  409930:	mov	w0, w4
  409934:	mov	w3, #0x163                 	// #355
  409938:	add	x5, x1, #0x10
  40993c:	add	w2, w2, #0x3
  409940:	str	xzr, [x1, #8]
  409944:	str	w2, [x25, #12]
  409948:	strh	w3, [x1, #16]
  40994c:	strh	w3, [x1, #32]
  409950:	str	w4, [sp, #104]
  409954:	str	w4, [sp, #244]
  409958:	str	x5, [sp, #248]
  40995c:	ldp	w24, w1, [sp, #196]
  409960:	adrp	x27, 45b000 <stdin@@GLIBC_2.17+0x339c0>
  409964:	ldr	w2, [sp, #216]
  409968:	adrp	x19, 470000 <stdin@@GLIBC_2.17+0x489c0>
  40996c:	add	x27, x27, #0x864
  409970:	add	x19, x19, #0x4a8
  409974:	add	w23, w1, w2
  409978:	mov	w22, #0x0                   	// #0
  40997c:	mov	w20, #0x0                   	// #0
  409980:	str	w22, [sp, #96]
  409984:	str	wzr, [sp, #112]
  409988:	cmp	w0, w26
  40998c:	adrp	x1, 470000 <stdin@@GLIBC_2.17+0x489c0>
  409990:	adrp	x0, 470000 <stdin@@GLIBC_2.17+0x489c0>
  409994:	add	x21, x1, #0x4a0
  409998:	add	x22, x0, #0x4a4
  40999c:	b.ls	4099d4 <fchown@plt+0x7c24>  // b.plast
  4099a0:	ldr	w0, [x27]
  4099a4:	ldr	w2, [x22]
  4099a8:	add	w5, w0, #0x1
  4099ac:	cmp	w0, w2
  4099b0:	b.cs	409a34 <fchown@plt+0x7c84>  // b.hs, b.nlast
  4099b4:	ldrb	w0, [x19, w0, uxtw]
  4099b8:	ldr	w2, [sp, #244]
  4099bc:	str	w5, [x27]
  4099c0:	lsl	x0, x0, x26
  4099c4:	add	w26, w26, #0x8
  4099c8:	orr	x28, x28, x0
  4099cc:	cmp	w26, w2
  4099d0:	b.cc	4099a0 <fchown@plt+0x7bf0>  // b.lo, b.ul, b.last
  4099d4:	ldr	w0, [sp, #104]
  4099d8:	ldr	x21, [sp, #248]
  4099dc:	and	w0, w0, w28
  4099e0:	ubfiz	x0, x0, #4, #16
  4099e4:	add	x1, x21, x0
  4099e8:	str	x1, [sp, #528]
  4099ec:	ldrb	w2, [x21, x0]
  4099f0:	ldrb	w0, [x1, #1]
  4099f4:	cmp	w2, #0x63
  4099f8:	sub	w26, w26, w0
  4099fc:	lsr	x28, x28, x0
  409a00:	b.eq	409cec <fchown@plt+0x7f3c>  // b.none
  409a04:	ldrh	w0, [x1, #8]
  409a08:	cmp	w0, #0xf
  409a0c:	b.hi	409a60 <fchown@plt+0x7cb0>  // b.pmore
  409a10:	add	x1, sp, #0x690
  409a14:	str	w0, [sp, #112]
  409a18:	str	w0, [x1, w20, sxtw #2]
  409a1c:	add	w20, w20, #0x1
  409a20:	str	w20, [sp, #96]
  409a24:	cmp	w20, w23
  409a28:	b.cs	409af8 <fchown@plt+0x7d48>  // b.hs, b.nlast
  409a2c:	ldr	w0, [sp, #244]
  409a30:	b	409988 <fchown@plt+0x7bd8>
  409a34:	mov	w0, #0x0                   	// #0
  409a38:	str	w24, [x21]
  409a3c:	bl	40fb68 <fchown@plt+0xddb8>
  409a40:	and	x0, x0, #0xff
  409a44:	ldr	w2, [sp, #244]
  409a48:	lsl	x0, x0, x26
  409a4c:	add	w26, w26, #0x8
  409a50:	orr	x28, x28, x0
  409a54:	cmp	w2, w26
  409a58:	b.hi	4099a0 <fchown@plt+0x7bf0>  // b.pmore
  409a5c:	b	4099d4 <fchown@plt+0x7c24>
  409a60:	cmp	w0, #0x10
  409a64:	b.eq	409c30 <fchown@plt+0x7e80>  // b.none
  409a68:	cmp	w0, #0x11
  409a6c:	b.eq	409b98 <fchown@plt+0x7de8>  // b.none
  409a70:	cmp	w26, #0x6
  409a74:	b.hi	409aa4 <fchown@plt+0x7cf4>  // b.pmore
  409a78:	adrp	x0, 470000 <stdin@@GLIBC_2.17+0x489c0>
  409a7c:	ldr	w1, [x27]
  409a80:	ldr	w0, [x0, #1188]
  409a84:	cmp	w1, w0
  409a88:	b.cs	409b80 <fchown@plt+0x7dd0>  // b.hs, b.nlast
  409a8c:	ldrb	w0, [x19, w1, uxtw]
  409a90:	add	w2, w1, #0x1
  409a94:	str	w2, [x27]
  409a98:	lsl	x0, x0, x26
  409a9c:	add	w26, w26, #0x8
  409aa0:	orr	x28, x28, x0
  409aa4:	ldr	w0, [sp, #96]
  409aa8:	and	w21, w28, #0x7f
  409aac:	sub	w26, w26, #0x7
  409ab0:	lsr	x28, x28, #7
  409ab4:	add	w0, w0, #0xb
  409ab8:	add	w0, w0, w21
  409abc:	cmp	w0, w23
  409ac0:	b.hi	4098f0 <fchown@plt+0x7b40>  // b.pmore
  409ac4:	add	w2, w21, #0xa
  409ac8:	add	x0, sp, #0x690
  409acc:	add	x0, x0, w20, sxtw #2
  409ad0:	add	w20, w20, #0xb
  409ad4:	ubfiz	x2, x2, #2, #8
  409ad8:	add	w20, w20, w21
  409adc:	add	x2, x2, #0x4
  409ae0:	mov	w1, #0x0                   	// #0
  409ae4:	str	wzr, [sp, #112]
  409ae8:	bl	401ad0 <memset@plt>
  409aec:	str	w20, [sp, #96]
  409af0:	cmp	w20, w23
  409af4:	b.cc	409a2c <fchown@plt+0x7c7c>  // b.lo, b.ul, b.last
  409af8:	ldr	x19, [sp, #248]
  409afc:	cbz	x19, 409b10 <fchown@plt+0x7d60>
  409b00:	sub	x0, x19, #0x10
  409b04:	ldur	x19, [x19, #-8]
  409b08:	bl	401c40 <free@plt>
  409b0c:	cbnz	x19, 409b00 <fchown@plt+0x7d50>
  409b10:	ldr	w1, [sp, #200]
  409b14:	adrp	x0, 428000 <stdin@@GLIBC_2.17+0x9c0>
  409b18:	mov	w8, #0x9                   	// #9
  409b1c:	adrp	x20, 427000 <fchown@plt+0x25250>
  409b20:	add	x20, x20, #0x350
  409b24:	str	x28, [x0]
  409b28:	mov	x4, x20
  409b2c:	add	x3, x20, #0x40
  409b30:	add	x6, sp, #0xf4
  409b34:	add	x5, sp, #0xf8
  409b38:	add	x0, sp, #0x690
  409b3c:	mov	w2, #0x101                 	// #257
  409b40:	str	w26, [x25, #8]
  409b44:	str	w8, [sp, #244]
  409b48:	bl	406e00 <fchown@plt+0x5050>
  409b4c:	mov	w19, w0
  409b50:	cbz	w0, 409d4c <fchown@plt+0x7f9c>
  409b54:	cmp	w0, #0x1
  409b58:	b.eq	4098d8 <fchown@plt+0x7b28>  // b.none
  409b5c:	mov	w0, w19
  409b60:	ldp	x29, x30, [sp]
  409b64:	ldp	x19, x20, [sp, #16]
  409b68:	ldp	x21, x22, [sp, #32]
  409b6c:	ldp	x23, x24, [sp, #48]
  409b70:	ldp	x25, x26, [sp, #64]
  409b74:	ldp	x27, x28, [sp, #80]
  409b78:	add	sp, sp, #0xb80
  409b7c:	ret
  409b80:	adrp	x0, 470000 <stdin@@GLIBC_2.17+0x489c0>
  409b84:	str	w24, [x0, #1184]
  409b88:	mov	w0, #0x0                   	// #0
  409b8c:	bl	40fb68 <fchown@plt+0xddb8>
  409b90:	and	x0, x0, #0xff
  409b94:	b	409a98 <fchown@plt+0x7ce8>
  409b98:	cmp	w26, #0x2
  409b9c:	b.hi	409bcc <fchown@plt+0x7e1c>  // b.pmore
  409ba0:	adrp	x0, 470000 <stdin@@GLIBC_2.17+0x489c0>
  409ba4:	ldr	w1, [x27]
  409ba8:	ldr	w0, [x0, #1188]
  409bac:	cmp	w1, w0
  409bb0:	b.cs	409c18 <fchown@plt+0x7e68>  // b.hs, b.nlast
  409bb4:	ldrb	w0, [x19, w1, uxtw]
  409bb8:	add	w2, w1, #0x1
  409bbc:	str	w2, [x27]
  409bc0:	lsl	x0, x0, x26
  409bc4:	add	w26, w26, #0x8
  409bc8:	orr	x28, x28, x0
  409bcc:	ldr	w0, [sp, #96]
  409bd0:	and	w21, w28, #0x7
  409bd4:	sub	w26, w26, #0x3
  409bd8:	lsr	x28, x28, #3
  409bdc:	add	w0, w0, #0x3
  409be0:	add	w0, w0, w21
  409be4:	cmp	w0, w23
  409be8:	b.hi	4098f0 <fchown@plt+0x7b40>  // b.pmore
  409bec:	add	w2, w21, #0x2
  409bf0:	add	x0, sp, #0x690
  409bf4:	add	x0, x0, w20, sxtw #2
  409bf8:	add	w20, w20, #0x3
  409bfc:	ubfiz	x2, x2, #2, #4
  409c00:	add	w20, w20, w21
  409c04:	add	x2, x2, #0x4
  409c08:	mov	w1, #0x0                   	// #0
  409c0c:	str	wzr, [sp, #112]
  409c10:	bl	401ad0 <memset@plt>
  409c14:	b	409a20 <fchown@plt+0x7c70>
  409c18:	adrp	x0, 470000 <stdin@@GLIBC_2.17+0x489c0>
  409c1c:	str	w24, [x0, #1184]
  409c20:	mov	w0, #0x0                   	// #0
  409c24:	bl	40fb68 <fchown@plt+0xddb8>
  409c28:	and	x0, x0, #0xff
  409c2c:	b	409bc0 <fchown@plt+0x7e10>
  409c30:	cmp	w26, #0x1
  409c34:	b.hi	409c64 <fchown@plt+0x7eb4>  // b.pmore
  409c38:	adrp	x0, 470000 <stdin@@GLIBC_2.17+0x489c0>
  409c3c:	ldr	w1, [x27]
  409c40:	ldr	w0, [x0, #1188]
  409c44:	cmp	w1, w0
  409c48:	b.cs	409cd4 <fchown@plt+0x7f24>  // b.hs, b.nlast
  409c4c:	ldrb	w0, [x19, w1, uxtw]
  409c50:	add	w2, w1, #0x1
  409c54:	str	w2, [x27]
  409c58:	lsl	x0, x0, x26
  409c5c:	add	w26, w26, #0x8
  409c60:	orr	x28, x28, x0
  409c64:	ldr	w0, [sp, #96]
  409c68:	sub	w26, w26, #0x2
  409c6c:	add	w1, w0, #0x3
  409c70:	and	w0, w28, #0x3
  409c74:	add	w1, w1, w0
  409c78:	lsr	x28, x28, #2
  409c7c:	cmp	w1, w23
  409c80:	b.hi	4098f0 <fchown@plt+0x7b40>  // b.pmore
  409c84:	add	x4, sp, #0x690
  409c88:	add	w2, w20, #0x1
  409c8c:	ldr	w3, [sp, #112]
  409c90:	add	w1, w20, #0x2
  409c94:	add	w5, w20, #0x3
  409c98:	str	w3, [x4, w20, sxtw #2]
  409c9c:	str	w3, [x4, w2, sxtw #2]
  409ca0:	str	w3, [x4, w1, sxtw #2]
  409ca4:	cbz	w0, 409ccc <fchown@plt+0x7f1c>
  409ca8:	str	w3, [x4, w5, sxtw #2]
  409cac:	cmp	w0, #0x1
  409cb0:	add	w1, w20, #0x4
  409cb4:	b.eq	409ccc <fchown@plt+0x7f1c>  // b.none
  409cb8:	str	w3, [x4, w1, sxtw #2]
  409cbc:	add	w20, w20, #0x5
  409cc0:	cmp	w0, #0x2
  409cc4:	b.eq	409ccc <fchown@plt+0x7f1c>  // b.none
  409cc8:	str	w3, [x4, w20, sxtw #2]
  409ccc:	add	w20, w5, w0
  409cd0:	b	409a20 <fchown@plt+0x7c70>
  409cd4:	adrp	x0, 470000 <stdin@@GLIBC_2.17+0x489c0>
  409cd8:	str	w24, [x0, #1184]
  409cdc:	mov	w0, #0x0                   	// #0
  409ce0:	bl	40fb68 <fchown@plt+0xddb8>
  409ce4:	and	x0, x0, #0xff
  409ce8:	b	409c58 <fchown@plt+0x7ea8>
  409cec:	cbz	x21, 4098b0 <fchown@plt+0x7b00>
  409cf0:	sub	x0, x21, #0x10
  409cf4:	ldur	x21, [x21, #-8]
  409cf8:	bl	401c40 <free@plt>
  409cfc:	cbnz	x21, 409cf0 <fchown@plt+0x7f40>
  409d00:	b	4098b0 <fchown@plt+0x7b00>
  409d04:	ldr	w9, [sp, #156]
  409d08:	cbz	w9, 409d24 <fchown@plt+0x7f74>
  409d0c:	ldr	x19, [sp, #400]
  409d10:	cbz	x19, 409d24 <fchown@plt+0x7f74>
  409d14:	sub	x0, x19, #0x10
  409d18:	ldur	x19, [x19, #-8]
  409d1c:	bl	401c40 <free@plt>
  409d20:	cbnz	x19, 409d14 <fchown@plt+0x7f64>
  409d24:	mov	w19, #0x3                   	// #3
  409d28:	mov	w0, w19
  409d2c:	ldp	x29, x30, [sp]
  409d30:	ldp	x19, x20, [sp, #16]
  409d34:	ldp	x21, x22, [sp, #32]
  409d38:	ldp	x23, x24, [sp, #48]
  409d3c:	ldp	x25, x26, [sp, #64]
  409d40:	ldp	x27, x28, [sp, #80]
  409d44:	add	sp, sp, #0xb80
  409d48:	ret
  409d4c:	ldr	x0, [sp, #200]
  409d50:	mov	w7, #0x6                   	// #6
  409d54:	ldr	w1, [sp, #216]
  409d58:	add	x2, sp, #0x690
  409d5c:	add	x6, sp, #0x190
  409d60:	add	x5, sp, #0x210
  409d64:	ubfiz	x0, x0, #2, #10
  409d68:	add	x4, x20, #0x80
  409d6c:	add	x0, x2, x0
  409d70:	add	x3, x20, #0xc0
  409d74:	mov	w2, #0x0                   	// #0
  409d78:	str	w7, [sp, #400]
  409d7c:	bl	406e00 <fchown@plt+0x5050>
  409d80:	mov	w19, w0
  409d84:	cbz	w0, 409dac <fchown@plt+0x7ffc>
  409d88:	cmp	w0, #0x1
  409d8c:	b.eq	40a6fc <fchown@plt+0x894c>  // b.none
  409d90:	ldr	x20, [sp, #248]
  409d94:	cbz	x20, 409b5c <fchown@plt+0x7dac>
  409d98:	sub	x0, x20, #0x10
  409d9c:	ldur	x20, [x20, #-8]
  409da0:	bl	401c40 <free@plt>
  409da4:	cbnz	x20, 409d98 <fchown@plt+0x7fe8>
  409da8:	b	409b5c <fchown@plt+0x7dac>
  409dac:	ldr	w2, [sp, #244]
  409db0:	ldr	w3, [sp, #400]
  409db4:	ldr	x0, [sp, #248]
  409db8:	ldr	x1, [sp, #528]
  409dbc:	bl	406840 <fchown@plt+0x4a90>
  409dc0:	cmp	w0, #0x0
  409dc4:	ldr	x20, [sp, #248]
  409dc8:	cset	w19, ne  // ne = any
  409dcc:	cbz	x20, 409de0 <fchown@plt+0x8030>
  409dd0:	sub	x0, x20, #0x10
  409dd4:	ldur	x20, [x20, #-8]
  409dd8:	bl	401c40 <free@plt>
  409ddc:	cbnz	x20, 409dd0 <fchown@plt+0x8020>
  409de0:	ldr	x20, [sp, #528]
  409de4:	cbz	x20, 409b5c <fchown@plt+0x7dac>
  409de8:	sub	x0, x20, #0x10
  409dec:	ldur	x20, [x20, #-8]
  409df0:	bl	401c40 <free@plt>
  409df4:	cbnz	x20, 409de8 <fchown@plt+0x8038>
  409df8:	b	409b5c <fchown@plt+0x7dac>
  409dfc:	mov	w5, #0x1                   	// #1
  409e00:	mov	w6, w5
  409e04:	mov	w0, #0x2                   	// #2
  409e08:	ldr	w8, [sp, #320]
  409e0c:	mov	w2, #0x7                   	// #7
  409e10:	mov	w21, w2
  409e14:	mov	w3, w8
  409e18:	cbnz	w8, 40a638 <fchown@plt+0x8888>
  409e1c:	ldr	w3, [sp, #316]
  409e20:	b	409830 <fchown@plt+0x7a80>
  409e24:	mov	w1, #0xf                   	// #15
  409e28:	str	w1, [sp, #192]
  409e2c:	cmp	w2, w1
  409e30:	b.hi	40a6b0 <fchown@plt+0x8900>  // b.pmore
  409e34:	str	w21, [sp, #244]
  409e38:	cmp	w1, w5
  409e3c:	b.ls	40a76c <fchown@plt+0x89bc>  // b.plast
  409e40:	mov	w2, w5
  409e44:	ldr	w2, [x4, x2, lsl #2]
  409e48:	subs	w0, w0, w2
  409e4c:	b.mi	4098b0 <fchown@plt+0x7b00>  // b.first
  409e50:	add	w2, w5, #0x1
  409e54:	lsl	w0, w0, #1
  409e58:	cmp	w2, w1
  409e5c:	b.cs	409fdc <fchown@plt+0x822c>  // b.hs, b.nlast
  409e60:	ldr	w2, [x4, x2, lsl #2]
  409e64:	subs	w0, w0, w2
  409e68:	b.mi	4098b0 <fchown@plt+0x7b00>  // b.first
  409e6c:	add	w2, w5, #0x2
  409e70:	lsl	w0, w0, #1
  409e74:	cmp	w2, w1
  409e78:	b.cs	409fdc <fchown@plt+0x822c>  // b.hs, b.nlast
  409e7c:	ldr	w2, [x4, x2, lsl #2]
  409e80:	subs	w0, w0, w2
  409e84:	b.mi	4098b0 <fchown@plt+0x7b00>  // b.first
  409e88:	add	w2, w5, #0x3
  409e8c:	lsl	w0, w0, #1
  409e90:	cmp	w2, w1
  409e94:	b.cs	409fdc <fchown@plt+0x822c>  // b.hs, b.nlast
  409e98:	ldr	w2, [x4, x2, lsl #2]
  409e9c:	subs	w0, w0, w2
  409ea0:	b.mi	4098b0 <fchown@plt+0x7b00>  // b.first
  409ea4:	add	w2, w5, #0x4
  409ea8:	lsl	w0, w0, #1
  409eac:	cmp	w2, w1
  409eb0:	b.cs	409fdc <fchown@plt+0x822c>  // b.hs, b.nlast
  409eb4:	ldr	w2, [x4, x2, lsl #2]
  409eb8:	subs	w0, w0, w2
  409ebc:	b.mi	4098b0 <fchown@plt+0x7b00>  // b.first
  409ec0:	add	w2, w5, #0x5
  409ec4:	lsl	w0, w0, #1
  409ec8:	cmp	w2, w1
  409ecc:	b.cs	409fdc <fchown@plt+0x822c>  // b.hs, b.nlast
  409ed0:	ldr	w2, [x4, x2, lsl #2]
  409ed4:	subs	w0, w0, w2
  409ed8:	b.mi	4098b0 <fchown@plt+0x7b00>  // b.first
  409edc:	add	w2, w5, #0x6
  409ee0:	lsl	w0, w0, #1
  409ee4:	cmp	w2, w1
  409ee8:	b.cs	409fdc <fchown@plt+0x822c>  // b.hs, b.nlast
  409eec:	ldr	w2, [x4, x2, lsl #2]
  409ef0:	subs	w0, w0, w2
  409ef4:	b.mi	4098b0 <fchown@plt+0x7b00>  // b.first
  409ef8:	add	w2, w5, #0x7
  409efc:	lsl	w0, w0, #1
  409f00:	cmp	w2, w1
  409f04:	b.cs	409fdc <fchown@plt+0x822c>  // b.hs, b.nlast
  409f08:	ldr	w2, [x4, x2, lsl #2]
  409f0c:	subs	w0, w0, w2
  409f10:	b.mi	4098b0 <fchown@plt+0x7b00>  // b.first
  409f14:	add	w2, w5, #0x8
  409f18:	lsl	w0, w0, #1
  409f1c:	cmp	w2, w1
  409f20:	b.cs	409fdc <fchown@plt+0x822c>  // b.hs, b.nlast
  409f24:	ldr	w2, [x4, x2, lsl #2]
  409f28:	subs	w0, w0, w2
  409f2c:	b.mi	4098b0 <fchown@plt+0x7b00>  // b.first
  409f30:	add	w2, w5, #0x9
  409f34:	lsl	w0, w0, #1
  409f38:	cmp	w2, w1
  409f3c:	b.cs	409fdc <fchown@plt+0x822c>  // b.hs, b.nlast
  409f40:	ldr	w2, [x4, x2, lsl #2]
  409f44:	subs	w0, w0, w2
  409f48:	b.mi	4098b0 <fchown@plt+0x7b00>  // b.first
  409f4c:	add	w2, w5, #0xa
  409f50:	lsl	w0, w0, #1
  409f54:	cmp	w2, w1
  409f58:	b.cs	409fdc <fchown@plt+0x822c>  // b.hs, b.nlast
  409f5c:	ldr	w2, [x4, x2, lsl #2]
  409f60:	subs	w0, w0, w2
  409f64:	b.mi	4098b0 <fchown@plt+0x7b00>  // b.first
  409f68:	add	w2, w5, #0xb
  409f6c:	lsl	w0, w0, #1
  409f70:	cmp	w2, w1
  409f74:	b.cs	409fdc <fchown@plt+0x822c>  // b.hs, b.nlast
  409f78:	ldr	w2, [x4, x2, lsl #2]
  409f7c:	subs	w0, w0, w2
  409f80:	b.mi	4098b0 <fchown@plt+0x7b00>  // b.first
  409f84:	add	w2, w5, #0xc
  409f88:	lsl	w0, w0, #1
  409f8c:	cmp	w2, w1
  409f90:	b.cs	409fdc <fchown@plt+0x822c>  // b.hs, b.nlast
  409f94:	ldr	w2, [x4, x2, lsl #2]
  409f98:	subs	w0, w0, w2
  409f9c:	b.mi	4098b0 <fchown@plt+0x7b00>  // b.first
  409fa0:	add	w2, w5, #0xd
  409fa4:	lsl	w0, w0, #1
  409fa8:	cmp	w2, w1
  409fac:	b.cs	409fdc <fchown@plt+0x822c>  // b.hs, b.nlast
  409fb0:	ldr	w2, [x4, x2, lsl #2]
  409fb4:	subs	w0, w0, w2
  409fb8:	b.mi	4098b0 <fchown@plt+0x7b00>  // b.first
  409fbc:	add	w5, w5, #0xe
  409fc0:	lsl	w0, w0, #1
  409fc4:	cmp	w5, w1
  409fc8:	b.cs	409fdc <fchown@plt+0x822c>  // b.hs, b.nlast
  409fcc:	ldr	w2, [sp, #316]
  409fd0:	subs	w0, w0, w2
  409fd4:	b.mi	4098b0 <fchown@plt+0x7b00>  // b.first
  409fd8:	lsl	w0, w0, #1
  409fdc:	subs	w2, w0, w3
  409fe0:	str	w2, [sp, #232]
  409fe4:	b.mi	4098b0 <fchown@plt+0x7b00>  // b.first
  409fe8:	mov	w2, w1
  409fec:	sub	w1, w1, #0x1
  409ff0:	str	wzr, [sp, #332]
  409ff4:	str	w0, [x4, x2, lsl #2]
  409ff8:	sub	w5, w1, #0x1
  409ffc:	add	x12, sp, #0x148
  40a000:	add	x5, x5, #0x1
  40a004:	mov	x0, #0x0                   	// #0
  40a008:	mov	w1, #0x0                   	// #0
  40a00c:	lsl	x5, x5, #2
  40a010:	add	x3, x4, x0
  40a014:	add	x2, x12, x0
  40a018:	add	x0, x0, #0x4
  40a01c:	cmp	x5, x0
  40a020:	ldr	w3, [x3, #4]
  40a024:	add	w1, w1, w3
  40a028:	str	w1, [x2, #8]
  40a02c:	b.ne	40a010 <fchown@plt+0x8260>  // b.any
  40a030:	add	x0, sp, #0x690
  40a034:	add	x9, sp, #0x210
  40a038:	add	x5, x0, #0x4c
  40a03c:	mov	w2, #0x0                   	// #0
  40a040:	ldr	w1, [x0], #4
  40a044:	mov	w3, w1
  40a048:	cmp	x0, x5
  40a04c:	cbz	w1, 40a060 <fchown@plt+0x82b0>
  40a050:	ldr	w1, [x12, x3, lsl #2]
  40a054:	add	w7, w1, #0x1
  40a058:	str	w7, [x12, x3, lsl #2]
  40a05c:	str	w2, [x9, w1, uxtw #2]
  40a060:	add	w2, w2, #0x1
  40a064:	b.ne	40a040 <fchown@plt+0x8290>  // b.any
  40a068:	ldr	w0, [sp, #192]
  40a06c:	neg	w22, w21
  40a070:	str	xzr, [sp, #400]
  40a074:	cmp	w0, w6
  40a078:	ldr	w0, [x12, w0, sxtw #2]
  40a07c:	str	wzr, [sp, #328]
  40a080:	b.lt	40a580 <fchown@plt+0x87d0>  // b.tstop
  40a084:	add	x1, x4, w6, sxtw #2
  40a088:	str	x1, [sp, #160]
  40a08c:	add	x1, sp, #0x210
  40a090:	add	x18, sp, #0xf8
  40a094:	add	x0, x1, w0, uxtw #2
  40a098:	str	x0, [sp, #184]
  40a09c:	ldr	w0, [sp, #192]
  40a0a0:	mov	x7, x27
  40a0a4:	mov	w9, #0xffffffff            	// #-1
  40a0a8:	mov	x27, x18
  40a0ac:	str	x28, [sp, #224]
  40a0b0:	mov	w28, w9
  40a0b4:	str	w26, [sp, #236]
  40a0b8:	mov	w26, w22
  40a0bc:	mov	w22, w6
  40a0c0:	add	w0, w0, #0x1
  40a0c4:	mov	w19, #0x0                   	// #0
  40a0c8:	mov	x16, #0x0                   	// #0
  40a0cc:	mov	w23, #0x0                   	// #0
  40a0d0:	mov	w8, #0x1                   	// #1
  40a0d4:	str	x1, [sp, #168]
  40a0d8:	str	w0, [sp, #220]
  40a0dc:	nop
  40a0e0:	ldr	x0, [sp, #160]
  40a0e4:	ldr	w15, [x0]
  40a0e8:	cbz	w15, 40a55c <fchown@plt+0x87ac>
  40a0ec:	sub	w0, w22, #0x1
  40a0f0:	mov	w1, w26
  40a0f4:	mov	x26, x27
  40a0f8:	mov	w27, w15
  40a0fc:	lsl	w0, w8, w0
  40a100:	str	w0, [sp, #180]
  40a104:	mov	w0, w28
  40a108:	mov	w28, w21
  40a10c:	mov	w21, w0
  40a110:	add	w4, w28, w1
  40a114:	cmp	w4, w22
  40a118:	b.ge	40a5d0 <fchown@plt+0x8820>  // b.tcont
  40a11c:	ldr	w0, [sp, #192]
  40a120:	add	w5, w21, #0x1
  40a124:	sub	w3, w22, w4
  40a128:	str	w22, [sp, #140]
  40a12c:	sub	w10, w0, w4
  40a130:	add	x0, sp, #0x190
  40a134:	add	x24, x0, w21, sxtw #3
  40a138:	mov	w22, w23
  40a13c:	mov	x21, x26
  40a140:	mov	x2, x24
  40a144:	sxtw	x5, w5
  40a148:	mov	w24, w27
  40a14c:	mov	w26, w10
  40a150:	mov	w27, w3
  40a154:	mov	w23, w4
  40a158:	str	x12, [sp, #144]
  40a15c:	b	40a204 <fchown@plt+0x8454>
  40a160:	add	w0, w19, #0x1
  40a164:	str	w1, [sp, #96]
  40a168:	stp	x5, x2, [sp, #104]
  40a16c:	lsl	x0, x0, #4
  40a170:	stp	x7, x13, [sp, #120]
  40a174:	bl	401a50 <malloc@plt>
  40a178:	ldr	w1, [sp, #96]
  40a17c:	mov	w8, #0x1                   	// #1
  40a180:	ldp	x5, x2, [sp, #104]
  40a184:	ldp	x7, x13, [sp, #120]
  40a188:	cbz	x0, 409d04 <fchown@plt+0x7f54>
  40a18c:	ldr	w11, [x25, #12]
  40a190:	add	x16, x0, #0x10
  40a194:	str	x16, [x21]
  40a198:	add	x21, x0, #0x8
  40a19c:	add	w11, w11, #0x1
  40a1a0:	str	x16, [x2, #8]
  40a1a4:	add	w11, w11, w19
  40a1a8:	str	xzr, [x0, #8]
  40a1ac:	str	w11, [x25, #12]
  40a1b0:	cbz	w5, 40a1e4 <fchown@plt+0x8434>
  40a1b4:	lsr	w0, w22, w1
  40a1b8:	add	w20, w20, #0x10
  40a1bc:	ldr	x1, [sp, #144]
  40a1c0:	lsl	x0, x0, #4
  40a1c4:	ldr	x11, [x2]
  40a1c8:	bfxil	x7, x20, #0, #8
  40a1cc:	str	w22, [x1, x5, lsl #2]
  40a1d0:	mov	x13, x16
  40a1d4:	add	x1, x11, x0
  40a1d8:	bfi	x7, x28, #8, #8
  40a1dc:	str	x7, [x11, x0]
  40a1e0:	str	x16, [x1, #8]
  40a1e4:	ldr	w0, [sp, #140]
  40a1e8:	add	w23, w23, w28
  40a1ec:	add	x5, x5, #0x1
  40a1f0:	sub	w27, w27, w28
  40a1f4:	add	x2, x2, #0x8
  40a1f8:	sub	w26, w26, w28
  40a1fc:	cmp	w23, w0
  40a200:	b.ge	40a270 <fchown@plt+0x84c0>  // b.tcont
  40a204:	stp	w27, w5, [sp, #152]
  40a208:	lsl	w19, w8, w27
  40a20c:	str	w23, [sp, #176]
  40a210:	sub	w1, w23, w28
  40a214:	cmp	w24, w19
  40a218:	mov	w20, w27
  40a21c:	b.cs	40a160 <fchown@plt+0x83b0>  // b.hs, b.nlast
  40a220:	cmp	w26, w28
  40a224:	csel	w0, w26, w28, ls  // ls = plast
  40a228:	cmp	w27, w0
  40a22c:	b.cs	40a160 <fchown@plt+0x83b0>  // b.hs, b.nlast
  40a230:	add	w20, w27, #0x1
  40a234:	sub	w19, w19, w24
  40a238:	cmp	w0, w20
  40a23c:	ldr	x12, [sp, #160]
  40a240:	b.hi	40a258 <fchown@plt+0x84a8>  // b.pmore
  40a244:	b	40a268 <fchown@plt+0x84b8>
  40a248:	add	w20, w20, #0x1
  40a24c:	sub	w19, w4, w3
  40a250:	cmp	w0, w20
  40a254:	b.eq	40a268 <fchown@plt+0x84b8>  // b.none
  40a258:	ldr	w3, [x12, #4]!
  40a25c:	lsl	w4, w19, #1
  40a260:	cmp	w3, w19, lsl #1
  40a264:	b.cc	40a248 <fchown@plt+0x8498>  // b.lo, b.ul, b.last
  40a268:	lsl	w19, w8, w20
  40a26c:	b	40a160 <fchown@plt+0x83b0>
  40a270:	ldr	w1, [sp, #176]
  40a274:	mov	x26, x21
  40a278:	ldr	w21, [sp, #156]
  40a27c:	mov	w23, w22
  40a280:	ldr	x12, [sp, #144]
  40a284:	mov	w27, w24
  40a288:	mov	x22, x0
  40a28c:	sub	w4, w0, w1
  40a290:	ldr	x0, [sp, #168]
  40a294:	and	w4, w4, #0xff
  40a298:	ldr	x2, [sp, #184]
  40a29c:	mov	w9, #0x63                  	// #99
  40a2a0:	cmp	x2, x0
  40a2a4:	b.ls	40a2c4 <fchown@plt+0x8514>  // b.plast
  40a2a8:	mov	x2, x0
  40a2ac:	ldr	w0, [x2], #4
  40a2b0:	str	x2, [sp, #168]
  40a2b4:	cmp	w0, #0x12
  40a2b8:	b.hi	40a5b8 <fchown@plt+0x8808>  // b.pmore
  40a2bc:	bfxil	x13, x0, #0, #16
  40a2c0:	mov	w9, #0x10                  	// #16
  40a2c4:	ldrb	w0, [sp, #152]
  40a2c8:	lsl	w24, w8, w0
  40a2cc:	lsr	w0, w23, w1
  40a2d0:	cmp	w0, w19
  40a2d4:	b.cs	40a2fc <fchown@plt+0x854c>  // b.hs, b.nlast
  40a2d8:	ubfiz	x2, x0, #4, #32
  40a2dc:	bfxil	x7, x9, #0, #8
  40a2e0:	add	x3, x16, x2
  40a2e4:	add	w0, w0, w24
  40a2e8:	bfi	x7, x4, #8, #8
  40a2ec:	cmp	w0, w19
  40a2f0:	str	x7, [x16, x2]
  40a2f4:	str	x13, [x3, #8]
  40a2f8:	b.cc	40a2d8 <fchown@plt+0x8528>  // b.lo, b.ul, b.last
  40a2fc:	ldr	w0, [sp, #180]
  40a300:	tst	w0, w23
  40a304:	b.eq	40a318 <fchown@plt+0x8568>  // b.none
  40a308:	eor	w23, w23, w0
  40a30c:	lsr	w0, w0, #1
  40a310:	tst	w23, w0
  40a314:	b.ne	40a308 <fchown@plt+0x8558>  // b.any
  40a318:	eor	w23, w23, w0
  40a31c:	ldr	w3, [x12, w21, sxtw #2]
  40a320:	lsl	w0, w8, w1
  40a324:	sub	w0, w0, #0x1
  40a328:	and	w0, w0, w23
  40a32c:	cmp	w0, w3
  40a330:	b.eq	40a540 <fchown@plt+0x8790>  // b.none
  40a334:	sub	w3, w21, #0x1
  40a338:	sub	w1, w1, w28
  40a33c:	lsl	w0, w8, w1
  40a340:	sub	w0, w0, #0x1
  40a344:	ldr	w4, [x12, w3, sxtw #2]
  40a348:	and	w0, w0, w23
  40a34c:	cmp	w4, w0
  40a350:	b.eq	40a5b0 <fchown@plt+0x8800>  // b.none
  40a354:	sub	w3, w21, #0x2
  40a358:	sub	w1, w1, w28
  40a35c:	lsl	w0, w8, w1
  40a360:	sub	w0, w0, #0x1
  40a364:	ldr	w4, [x12, w3, sxtw #2]
  40a368:	and	w0, w0, w23
  40a36c:	cmp	w4, w0
  40a370:	b.eq	40a5b0 <fchown@plt+0x8800>  // b.none
  40a374:	sub	w3, w21, #0x3
  40a378:	sub	w1, w1, w28
  40a37c:	lsl	w0, w8, w1
  40a380:	sub	w0, w0, #0x1
  40a384:	ldr	w4, [x12, w3, sxtw #2]
  40a388:	and	w0, w0, w23
  40a38c:	cmp	w4, w0
  40a390:	b.eq	40a5b0 <fchown@plt+0x8800>  // b.none
  40a394:	sub	w3, w21, #0x4
  40a398:	sub	w1, w1, w28
  40a39c:	lsl	w0, w8, w1
  40a3a0:	sub	w0, w0, #0x1
  40a3a4:	ldr	w4, [x12, w3, sxtw #2]
  40a3a8:	and	w0, w0, w23
  40a3ac:	cmp	w4, w0
  40a3b0:	b.eq	40a5b0 <fchown@plt+0x8800>  // b.none
  40a3b4:	sub	w3, w21, #0x5
  40a3b8:	sub	w1, w1, w28
  40a3bc:	lsl	w0, w8, w1
  40a3c0:	sub	w0, w0, #0x1
  40a3c4:	ldr	w4, [x12, w3, sxtw #2]
  40a3c8:	and	w0, w0, w23
  40a3cc:	cmp	w4, w0
  40a3d0:	b.eq	40a5b0 <fchown@plt+0x8800>  // b.none
  40a3d4:	sub	w3, w21, #0x6
  40a3d8:	sub	w1, w1, w28
  40a3dc:	lsl	w0, w8, w1
  40a3e0:	sub	w0, w0, #0x1
  40a3e4:	ldr	w4, [x12, w3, sxtw #2]
  40a3e8:	and	w0, w0, w23
  40a3ec:	cmp	w4, w0
  40a3f0:	b.eq	40a5b0 <fchown@plt+0x8800>  // b.none
  40a3f4:	sub	w3, w21, #0x7
  40a3f8:	sub	w1, w1, w28
  40a3fc:	lsl	w0, w8, w1
  40a400:	sub	w0, w0, #0x1
  40a404:	ldr	w4, [x12, w3, sxtw #2]
  40a408:	and	w0, w0, w23
  40a40c:	cmp	w4, w0
  40a410:	b.eq	40a5b0 <fchown@plt+0x8800>  // b.none
  40a414:	sub	w3, w21, #0x8
  40a418:	sub	w1, w1, w28
  40a41c:	lsl	w0, w8, w1
  40a420:	sub	w0, w0, #0x1
  40a424:	ldr	w4, [x12, w3, sxtw #2]
  40a428:	and	w0, w0, w23
  40a42c:	cmp	w4, w0
  40a430:	b.eq	40a5b0 <fchown@plt+0x8800>  // b.none
  40a434:	sub	w3, w21, #0x9
  40a438:	sub	w1, w1, w28
  40a43c:	lsl	w0, w8, w1
  40a440:	sub	w0, w0, #0x1
  40a444:	ldr	w4, [x12, w3, sxtw #2]
  40a448:	and	w0, w0, w23
  40a44c:	cmp	w4, w0
  40a450:	b.eq	40a5b0 <fchown@plt+0x8800>  // b.none
  40a454:	sub	w3, w21, #0xa
  40a458:	sub	w1, w1, w28
  40a45c:	lsl	w0, w8, w1
  40a460:	sub	w0, w0, #0x1
  40a464:	ldr	w4, [x12, w3, sxtw #2]
  40a468:	and	w0, w0, w23
  40a46c:	cmp	w4, w0
  40a470:	b.eq	40a5b0 <fchown@plt+0x8800>  // b.none
  40a474:	sub	w3, w21, #0xb
  40a478:	sub	w1, w1, w28
  40a47c:	lsl	w0, w8, w1
  40a480:	sub	w0, w0, #0x1
  40a484:	ldr	w4, [x12, w3, sxtw #2]
  40a488:	and	w0, w0, w23
  40a48c:	cmp	w4, w0
  40a490:	b.eq	40a5b0 <fchown@plt+0x8800>  // b.none
  40a494:	sub	w3, w21, #0xc
  40a498:	sub	w1, w1, w28
  40a49c:	lsl	w0, w8, w1
  40a4a0:	sub	w0, w0, #0x1
  40a4a4:	ldr	w4, [x12, w3, sxtw #2]
  40a4a8:	and	w0, w0, w23
  40a4ac:	cmp	w4, w0
  40a4b0:	b.eq	40a5b0 <fchown@plt+0x8800>  // b.none
  40a4b4:	sub	w3, w21, #0xd
  40a4b8:	sub	w1, w1, w28
  40a4bc:	lsl	w0, w8, w1
  40a4c0:	sub	w0, w0, #0x1
  40a4c4:	ldr	w4, [x12, w3, sxtw #2]
  40a4c8:	and	w0, w0, w23
  40a4cc:	cmp	w4, w0
  40a4d0:	b.eq	40a5b0 <fchown@plt+0x8800>  // b.none
  40a4d4:	sub	w3, w21, #0xe
  40a4d8:	sub	w1, w1, w28
  40a4dc:	lsl	w0, w8, w1
  40a4e0:	sub	w0, w0, #0x1
  40a4e4:	ldr	w4, [x12, w3, sxtw #2]
  40a4e8:	and	w0, w0, w23
  40a4ec:	cmp	w4, w0
  40a4f0:	b.eq	40a5b0 <fchown@plt+0x8800>  // b.none
  40a4f4:	sub	w3, w21, #0xf
  40a4f8:	sub	w1, w1, w28
  40a4fc:	lsl	w0, w8, w1
  40a500:	sub	w0, w0, #0x1
  40a504:	ldr	w4, [x12, w3, sxtw #2]
  40a508:	and	w0, w0, w23
  40a50c:	cmp	w4, w0
  40a510:	b.eq	40a5b0 <fchown@plt+0x8800>  // b.none
  40a514:	sub	w3, w21, #0x10
  40a518:	sub	w1, w1, w28
  40a51c:	lsl	w0, w8, w1
  40a520:	sub	w0, w0, #0x1
  40a524:	ldr	w4, [x12, w3, sxtw #2]
  40a528:	and	w0, w0, w23
  40a52c:	cmp	w4, w0
  40a530:	b.eq	40a5b0 <fchown@plt+0x8800>  // b.none
  40a534:	sub	w21, w21, #0x11
  40a538:	sub	w1, w1, w28
  40a53c:	nop
  40a540:	subs	w27, w27, #0x1
  40a544:	b.ne	40a110 <fchown@plt+0x8360>  // b.any
  40a548:	mov	w0, w21
  40a54c:	mov	x27, x26
  40a550:	mov	w21, w28
  40a554:	mov	w26, w1
  40a558:	mov	w28, w0
  40a55c:	ldr	x0, [sp, #160]
  40a560:	add	w22, w22, #0x1
  40a564:	add	x0, x0, #0x4
  40a568:	str	x0, [sp, #160]
  40a56c:	ldr	w0, [sp, #220]
  40a570:	cmp	w0, w22
  40a574:	b.ne	40a0e0 <fchown@plt+0x8330>  // b.any
  40a578:	ldr	w26, [sp, #236]
  40a57c:	ldr	x28, [sp, #224]
  40a580:	ldr	w0, [sp, #232]
  40a584:	ldr	x19, [sp, #248]
  40a588:	cmp	w0, #0x0
  40a58c:	ldr	w0, [sp, #192]
  40a590:	ccmp	w0, #0x1, #0x4, ne  // ne = any
  40a594:	b.ne	40a5dc <fchown@plt+0x882c>  // b.any
  40a598:	cbz	x19, 4098b0 <fchown@plt+0x7b00>
  40a59c:	ldr	w0, [sp, #244]
  40a5a0:	ldr	x1, [sp, #208]
  40a5a4:	ldrh	w1, [x1, w0, sxtw #1]
  40a5a8:	str	w1, [sp, #104]
  40a5ac:	b	40995c <fchown@plt+0x7bac>
  40a5b0:	mov	w21, w3
  40a5b4:	b	40a540 <fchown@plt+0x8790>
  40a5b8:	sub	w0, w0, #0x13
  40a5bc:	lsl	x0, x0, #1
  40a5c0:	ldrh	w0, [x0]
  40a5c4:	and	w9, w0, #0xff
  40a5c8:	bfxil	x13, x0, #0, #16
  40a5cc:	b	40a2c4 <fchown@plt+0x8514>
  40a5d0:	sub	w4, w22, w1
  40a5d4:	str	w4, [sp, #152]
  40a5d8:	b	40a290 <fchown@plt+0x84e0>
  40a5dc:	cbz	x19, 4098f0 <fchown@plt+0x7b40>
  40a5e0:	sub	x0, x19, #0x10
  40a5e4:	ldur	x19, [x19, #-8]
  40a5e8:	bl	401c40 <free@plt>
  40a5ec:	cbnz	x19, 40a5e0 <fchown@plt+0x8830>
  40a5f0:	b	4098f0 <fchown@plt+0x7b40>
  40a5f4:	mov	w1, #0xe                   	// #14
  40a5f8:	b	409e28 <fchown@plt+0x8078>
  40a5fc:	mov	w1, #0xd                   	// #13
  40a600:	b	409e28 <fchown@plt+0x8078>
  40a604:	mov	w1, #0xc                   	// #12
  40a608:	b	409e28 <fchown@plt+0x8078>
  40a60c:	mov	w5, #0x4                   	// #4
  40a610:	mov	w0, #0x1                   	// #1
  40a614:	mov	w6, w5
  40a618:	lsl	w0, w0, w5
  40a61c:	b	409e08 <fchown@plt+0x8058>
  40a620:	mov	w5, #0x5                   	// #5
  40a624:	b	40a610 <fchown@plt+0x8860>
  40a628:	mov	w5, #0x2                   	// #2
  40a62c:	b	40a610 <fchown@plt+0x8860>
  40a630:	mov	w5, #0x3                   	// #3
  40a634:	b	40a610 <fchown@plt+0x8860>
  40a638:	mov	w1, #0x10                  	// #16
  40a63c:	str	w1, [sp, #192]
  40a640:	b	409e34 <fchown@plt+0x8084>
  40a644:	ldr	w8, [sp, #320]
  40a648:	mov	w5, #0xa                   	// #10
  40a64c:	mov	w0, #0x1                   	// #1
  40a650:	mov	w21, w5
  40a654:	mov	w2, w5
  40a658:	mov	w6, w5
  40a65c:	lsl	w0, w0, w5
  40a660:	b	409e14 <fchown@plt+0x8064>
  40a664:	ldr	w8, [sp, #320]
  40a668:	mov	w5, #0xb                   	// #11
  40a66c:	b	40a64c <fchown@plt+0x889c>
  40a670:	mov	w1, #0xb                   	// #11
  40a674:	b	409e28 <fchown@plt+0x8078>
  40a678:	mov	w1, #0xa                   	// #10
  40a67c:	b	409e28 <fchown@plt+0x8078>
  40a680:	mov	w1, #0x9                   	// #9
  40a684:	b	409e28 <fchown@plt+0x8078>
  40a688:	mov	w1, #0x8                   	// #8
  40a68c:	b	409e28 <fchown@plt+0x8078>
  40a690:	mov	w5, #0x6                   	// #6
  40a694:	b	40a610 <fchown@plt+0x8860>
  40a698:	mov	w5, #0x7                   	// #7
  40a69c:	b	40a610 <fchown@plt+0x8860>
  40a6a0:	mov	w1, #0x7                   	// #7
  40a6a4:	b	409e28 <fchown@plt+0x8078>
  40a6a8:	mov	w1, #0x6                   	// #6
  40a6ac:	str	w1, [sp, #192]
  40a6b0:	mov	w21, w1
  40a6b4:	b	409e34 <fchown@plt+0x8084>
  40a6b8:	ldr	w8, [sp, #320]
  40a6bc:	mov	w5, #0x8                   	// #8
  40a6c0:	b	40a64c <fchown@plt+0x889c>
  40a6c4:	ldr	w8, [sp, #320]
  40a6c8:	mov	w5, #0x9                   	// #9
  40a6cc:	b	40a64c <fchown@plt+0x889c>
  40a6d0:	ldr	w8, [sp, #320]
  40a6d4:	mov	w5, #0xf                   	// #15
  40a6d8:	b	40a64c <fchown@plt+0x889c>
  40a6dc:	mov	w1, #0x5                   	// #5
  40a6e0:	str	w1, [sp, #192]
  40a6e4:	b	40a6b0 <fchown@plt+0x8900>
  40a6e8:	mov	w1, #0x4                   	// #4
  40a6ec:	str	w1, [sp, #192]
  40a6f0:	b	40a6b0 <fchown@plt+0x8900>
  40a6f4:	mov	w5, #0x10                  	// #16
  40a6f8:	b	40a64c <fchown@plt+0x889c>
  40a6fc:	ldr	x20, [sp, #528]
  40a700:	cbz	x20, 409d90 <fchown@plt+0x7fe0>
  40a704:	sub	x0, x20, #0x10
  40a708:	ldur	x20, [x20, #-8]
  40a70c:	bl	401c40 <free@plt>
  40a710:	cbnz	x20, 40a704 <fchown@plt+0x8954>
  40a714:	b	409d90 <fchown@plt+0x7fe0>
  40a718:	mov	w1, #0x3                   	// #3
  40a71c:	str	w1, [sp, #192]
  40a720:	b	40a6b0 <fchown@plt+0x8900>
  40a724:	mov	w1, #0x2                   	// #2
  40a728:	str	w1, [sp, #192]
  40a72c:	b	40a6b0 <fchown@plt+0x8900>
  40a730:	ldr	w8, [sp, #320]
  40a734:	mov	w5, #0xc                   	// #12
  40a738:	b	40a64c <fchown@plt+0x889c>
  40a73c:	ldr	w8, [sp, #320]
  40a740:	mov	w5, #0xd                   	// #13
  40a744:	b	40a64c <fchown@plt+0x889c>
  40a748:	ldr	w8, [sp, #320]
  40a74c:	mov	w5, #0xe                   	// #14
  40a750:	b	40a64c <fchown@plt+0x889c>
  40a754:	mov	w2, #0x1                   	// #1
  40a758:	mov	w3, w9
  40a75c:	mov	w21, w2
  40a760:	mov	w1, w2
  40a764:	str	w2, [sp, #192]
  40a768:	str	w2, [sp, #244]
  40a76c:	subs	w2, w0, w3
  40a770:	str	w2, [sp, #232]
  40a774:	b.mi	4098b0 <fchown@plt+0x7b00>  // b.first
  40a778:	mov	w2, w1
  40a77c:	str	wzr, [sp, #332]
  40a780:	subs	w1, w1, #0x1
  40a784:	str	w0, [x4, x2, lsl #2]
  40a788:	b.ne	409ff8 <fchown@plt+0x8248>  // b.any
  40a78c:	add	x12, sp, #0x148
  40a790:	b	40a030 <fchown@plt+0x8280>
  40a794:	mov	w21, #0x0                   	// #0
  40a798:	mov	w1, #0xffffffff            	// #-1
  40a79c:	str	wzr, [sp, #192]
  40a7a0:	str	w0, [sp, #256]
  40a7a4:	str	wzr, [sp, #332]
  40a7a8:	b	409ff8 <fchown@plt+0x8248>
  40a7ac:	nop
  40a7b0:	stp	x29, x30, [sp, #-112]!
  40a7b4:	adrp	x0, 428000 <stdin@@GLIBC_2.17+0x9c0>
  40a7b8:	adrp	x1, 470000 <stdin@@GLIBC_2.17+0x489c0>
  40a7bc:	mov	x29, sp
  40a7c0:	stp	x21, x22, [sp, #32]
  40a7c4:	add	x22, x0, #0x0
  40a7c8:	adrp	x21, 45b000 <stdin@@GLIBC_2.17+0x339c0>
  40a7cc:	str	xzr, [x0]
  40a7d0:	adrp	x0, 470000 <stdin@@GLIBC_2.17+0x489c0>
  40a7d4:	add	x21, x21, #0x864
  40a7d8:	stp	x23, x24, [sp, #48]
  40a7dc:	add	x23, x1, #0x4a4
  40a7e0:	str	wzr, [x0, #1184]
  40a7e4:	str	wzr, [x22, #8]
  40a7e8:	stp	x19, x20, [sp, #16]
  40a7ec:	mov	w20, #0x0                   	// #0
  40a7f0:	stp	x25, x26, [sp, #64]
  40a7f4:	mov	x25, #0x0                   	// #0
  40a7f8:	stp	x27, x28, [sp, #80]
  40a7fc:	nop
  40a800:	str	wzr, [x22, #12]
  40a804:	cbnz	w20, 40a894 <fchown@plt+0x8ae4>
  40a808:	ldr	w2, [x21]
  40a80c:	ldr	w0, [x23]
  40a810:	cmp	w2, w0
  40a814:	b.cs	40a884 <fchown@plt+0x8ad4>  // b.hs, b.nlast
  40a818:	adrp	x0, 470000 <stdin@@GLIBC_2.17+0x489c0>
  40a81c:	add	x0, x0, #0x4a8
  40a820:	add	w3, w2, #0x1
  40a824:	str	w3, [x21]
  40a828:	ldrb	w19, [x0, w2, uxtw]
  40a82c:	orr	x19, x19, x25
  40a830:	mov	w20, #0x5                   	// #5
  40a834:	and	w24, w19, #0x1
  40a838:	lsr	x19, x19, #1
  40a83c:	lsr	x28, x19, #2
  40a840:	str	x28, [x22]
  40a844:	str	w20, [x22, #8]
  40a848:	and	w19, w19, #0x3
  40a84c:	cmp	w19, #0x2
  40a850:	b.eq	40a8f0 <fchown@plt+0x8b40>  // b.none
  40a854:	nop
  40a858:	cbz	w19, 40a918 <fchown@plt+0x8b68>
  40a85c:	cmp	w19, #0x1
  40a860:	b.eq	40ab74 <fchown@plt+0x8dc4>  // b.none
  40a864:	mov	w0, #0x2                   	// #2
  40a868:	ldp	x19, x20, [sp, #16]
  40a86c:	ldp	x21, x22, [sp, #32]
  40a870:	ldp	x23, x24, [sp, #48]
  40a874:	ldp	x25, x26, [sp, #64]
  40a878:	ldp	x27, x28, [sp, #80]
  40a87c:	ldp	x29, x30, [sp], #112
  40a880:	ret
  40a884:	mov	w0, #0x0                   	// #0
  40a888:	bl	40fb68 <fchown@plt+0xddb8>
  40a88c:	and	x19, x0, #0xff
  40a890:	b	40a82c <fchown@plt+0x8a7c>
  40a894:	sub	w26, w20, #0x1
  40a898:	and	w24, w25, #0x1
  40a89c:	cmp	w26, #0x1
  40a8a0:	lsr	x19, x25, #1
  40a8a4:	b.hi	40ac04 <fchown@plt+0x8e54>  // b.pmore
  40a8a8:	ldr	w2, [x21]
  40a8ac:	ldr	w0, [x23]
  40a8b0:	cmp	w2, w0
  40a8b4:	b.cs	40a908 <fchown@plt+0x8b58>  // b.hs, b.nlast
  40a8b8:	adrp	x0, 470000 <stdin@@GLIBC_2.17+0x489c0>
  40a8bc:	add	x0, x0, #0x4a8
  40a8c0:	add	w3, w2, #0x1
  40a8c4:	str	w3, [x21]
  40a8c8:	ldrb	w0, [x0, w2, uxtw]
  40a8cc:	lsl	x0, x0, x26
  40a8d0:	orr	x19, x19, x0
  40a8d4:	add	w20, w20, #0x5
  40a8d8:	str	w20, [x22, #8]
  40a8dc:	lsr	x28, x19, #2
  40a8e0:	str	x28, [x22]
  40a8e4:	and	w19, w19, #0x3
  40a8e8:	cmp	w19, #0x2
  40a8ec:	b.ne	40a858 <fchown@plt+0x8aa8>  // b.any
  40a8f0:	bl	409398 <fchown@plt+0x75e8>
  40a8f4:	cbnz	w0, 40a868 <fchown@plt+0x8ab8>
  40a8f8:	ldr	w20, [x22, #8]
  40a8fc:	cbnz	w24, 40ab0c <fchown@plt+0x8d5c>
  40a900:	ldr	x25, [x22]
  40a904:	b	40a800 <fchown@plt+0x8a50>
  40a908:	mov	w0, #0x0                   	// #0
  40a90c:	bl	40fb68 <fchown@plt+0xddb8>
  40a910:	and	x0, x0, #0xff
  40a914:	b	40a8cc <fchown@plt+0x8b1c>
  40a918:	and	w19, w20, #0x7
  40a91c:	adrp	x0, 470000 <stdin@@GLIBC_2.17+0x489c0>
  40a920:	sub	w26, w20, w19
  40a924:	ldr	w25, [x0, #1184]
  40a928:	cmp	w26, #0xf
  40a92c:	lsr	x28, x28, x19
  40a930:	b.hi	40a9a8 <fchown@plt+0x8bf8>  // b.pmore
  40a934:	ldr	w0, [x21]
  40a938:	ldr	w3, [x23]
  40a93c:	cmp	w3, w0
  40a940:	b.ls	40ab9c <fchown@plt+0x8dec>  // b.plast
  40a944:	adrp	x3, 470000 <stdin@@GLIBC_2.17+0x489c0>
  40a948:	add	x3, x3, #0x4a8
  40a94c:	add	w4, w0, #0x1
  40a950:	str	w4, [x21]
  40a954:	ldrb	w0, [x3, w0, uxtw]
  40a958:	add	w27, w26, #0x8
  40a95c:	lsl	x26, x0, x26
  40a960:	cmp	w27, #0xf
  40a964:	orr	x28, x28, x26
  40a968:	b.hi	40a998 <fchown@plt+0x8be8>  // b.pmore
  40a96c:	ldr	w0, [x21]
  40a970:	ldr	w3, [x23]
  40a974:	cmp	w0, w3
  40a978:	b.cs	40abec <fchown@plt+0x8e3c>  // b.hs, b.nlast
  40a97c:	adrp	x3, 470000 <stdin@@GLIBC_2.17+0x489c0>
  40a980:	add	x3, x3, #0x4a8
  40a984:	add	w4, w0, #0x1
  40a988:	str	w4, [x21]
  40a98c:	ldrb	w0, [x3, w0, uxtw]
  40a990:	lsl	x0, x0, x27
  40a994:	orr	x28, x28, x0
  40a998:	sub	w20, w19, w20
  40a99c:	add	w20, w20, #0xf
  40a9a0:	and	w20, w20, #0xfffffff8
  40a9a4:	add	w26, w20, w27
  40a9a8:	sub	w20, w26, #0x10
  40a9ac:	and	w3, w28, #0xffff
  40a9b0:	cmp	w20, #0xf
  40a9b4:	lsr	x28, x28, #16
  40a9b8:	b.hi	40aa30 <fchown@plt+0x8c80>  // b.pmore
  40a9bc:	ldr	w0, [x21]
  40a9c0:	ldr	w4, [x23]
  40a9c4:	cmp	w0, w4
  40a9c8:	b.cs	40abac <fchown@plt+0x8dfc>  // b.hs, b.nlast
  40a9cc:	adrp	x4, 470000 <stdin@@GLIBC_2.17+0x489c0>
  40a9d0:	add	x4, x4, #0x4a8
  40a9d4:	add	w5, w0, #0x1
  40a9d8:	str	w5, [x21]
  40a9dc:	ldrb	w0, [x4, w0, uxtw]
  40a9e0:	sub	w19, w26, #0x8
  40a9e4:	lsl	x20, x0, x20
  40a9e8:	cmp	w19, #0xf
  40a9ec:	orr	x28, x28, x20
  40a9f0:	b.hi	40aa20 <fchown@plt+0x8c70>  // b.pmore
  40a9f4:	ldr	w0, [x21]
  40a9f8:	ldr	w4, [x23]
  40a9fc:	cmp	w4, w0
  40aa00:	b.ls	40abcc <fchown@plt+0x8e1c>  // b.plast
  40aa04:	adrp	x4, 470000 <stdin@@GLIBC_2.17+0x489c0>
  40aa08:	add	x4, x4, #0x4a8
  40aa0c:	add	w5, w0, #0x1
  40aa10:	str	w5, [x21]
  40aa14:	ldrb	w0, [x4, w0, uxtw]
  40aa18:	lsl	x0, x0, x19
  40aa1c:	orr	x28, x28, x0
  40aa20:	mov	w20, #0x1f                  	// #31
  40aa24:	sub	w20, w20, w26
  40aa28:	and	w20, w20, #0xfffffff8
  40aa2c:	add	w20, w19, w20
  40aa30:	mvn	w0, w28
  40aa34:	cmp	w3, w0, uxth
  40aa38:	b.ne	40ab7c <fchown@plt+0x8dcc>  // b.any
  40aa3c:	adrp	x27, 460000 <stdin@@GLIBC_2.17+0x389c0>
  40aa40:	lsr	x28, x28, #16
  40aa44:	sub	w20, w20, #0x10
  40aa48:	sub	w19, w3, #0x1
  40aa4c:	add	x27, x27, #0x480
  40aa50:	mov	w0, w25
  40aa54:	adrp	x26, 470000 <stdin@@GLIBC_2.17+0x489c0>
  40aa58:	cbz	w3, 40aaf8 <fchown@plt+0x8d48>
  40aa5c:	cmp	w20, #0x7
  40aa60:	b.hi	40aabc <fchown@plt+0x8d0c>  // b.pmore
  40aa64:	nop
  40aa68:	ldr	w0, [x21]
  40aa6c:	ldr	w3, [x23]
  40aa70:	cmp	w0, w3
  40aa74:	b.cs	40ab58 <fchown@plt+0x8da8>  // b.hs, b.nlast
  40aa78:	add	x3, x26, #0x4a8
  40aa7c:	add	w4, w0, #0x1
  40aa80:	str	w4, [x21]
  40aa84:	ldrb	w0, [x3, w0, uxtw]
  40aa88:	lsl	x0, x0, x20
  40aa8c:	orr	x28, x28, x0
  40aa90:	strb	w28, [x27, w25, uxtw]
  40aa94:	add	w0, w25, #0x1
  40aa98:	sub	w19, w19, #0x1
  40aa9c:	cmp	w0, #0x8, lsl #12
  40aaa0:	b.eq	40aad8 <fchown@plt+0x8d28>  // b.none
  40aaa4:	lsr	x28, x28, #8
  40aaa8:	cmn	w19, #0x1
  40aaac:	b.eq	40aaf8 <fchown@plt+0x8d48>  // b.none
  40aab0:	mov	w25, w0
  40aab4:	cmp	w20, #0x7
  40aab8:	b.ls	40aa68 <fchown@plt+0x8cb8>  // b.plast
  40aabc:	strb	w28, [x27, w25, uxtw]
  40aac0:	add	w0, w25, #0x1
  40aac4:	sub	w20, w20, #0x8
  40aac8:	sub	w19, w19, #0x1
  40aacc:	cmp	w0, #0x8, lsl #12
  40aad0:	b.ne	40aaa4 <fchown@plt+0x8cf4>  // b.any
  40aad4:	nop
  40aad8:	adrp	x1, 470000 <stdin@@GLIBC_2.17+0x489c0>
  40aadc:	add	x1, x1, #0x4a0
  40aae0:	lsr	x28, x28, #8
  40aae4:	str	w0, [x1]
  40aae8:	bl	40fa80 <fchown@plt+0xdcd0>
  40aaec:	cmn	w19, #0x1
  40aaf0:	mov	w0, #0x0                   	// #0
  40aaf4:	b.ne	40aab0 <fchown@plt+0x8d00>  // b.any
  40aaf8:	adrp	x1, 470000 <stdin@@GLIBC_2.17+0x489c0>
  40aafc:	str	x28, [x22]
  40ab00:	str	w20, [x22, #8]
  40ab04:	str	w0, [x1, #1184]
  40ab08:	cbz	w24, 40a900 <fchown@plt+0x8b50>
  40ab0c:	cmp	w20, #0x7
  40ab10:	b.ls	40ab34 <fchown@plt+0x8d84>  // b.plast
  40ab14:	adrp	x2, 45b000 <stdin@@GLIBC_2.17+0x339c0>
  40ab18:	sub	w0, w20, #0x8
  40ab1c:	and	w20, w20, #0x7
  40ab20:	str	w20, [x22, #8]
  40ab24:	ldr	w1, [x2, #2148]
  40ab28:	sub	w1, w1, #0x1
  40ab2c:	sub	w0, w1, w0, lsr #3
  40ab30:	str	w0, [x2, #2148]
  40ab34:	bl	40fa80 <fchown@plt+0xdcd0>
  40ab38:	mov	w0, #0x0                   	// #0
  40ab3c:	ldp	x19, x20, [sp, #16]
  40ab40:	ldp	x21, x22, [sp, #32]
  40ab44:	ldp	x23, x24, [sp, #48]
  40ab48:	ldp	x25, x26, [sp, #64]
  40ab4c:	ldp	x27, x28, [sp, #80]
  40ab50:	ldp	x29, x30, [sp], #112
  40ab54:	ret
  40ab58:	adrp	x1, 470000 <stdin@@GLIBC_2.17+0x489c0>
  40ab5c:	add	x1, x1, #0x4a0
  40ab60:	mov	w0, #0x0                   	// #0
  40ab64:	str	w25, [x1]
  40ab68:	bl	40fb68 <fchown@plt+0xddb8>
  40ab6c:	and	x0, x0, #0xff
  40ab70:	b	40aa88 <fchown@plt+0x8cd8>
  40ab74:	bl	407b18 <fchown@plt+0x5d68>
  40ab78:	b	40a8f4 <fchown@plt+0x8b44>
  40ab7c:	mov	w0, #0x1                   	// #1
  40ab80:	ldp	x19, x20, [sp, #16]
  40ab84:	ldp	x21, x22, [sp, #32]
  40ab88:	ldp	x23, x24, [sp, #48]
  40ab8c:	ldp	x25, x26, [sp, #64]
  40ab90:	ldp	x27, x28, [sp, #80]
  40ab94:	ldp	x29, x30, [sp], #112
  40ab98:	ret
  40ab9c:	mov	w0, #0x0                   	// #0
  40aba0:	bl	40fb68 <fchown@plt+0xddb8>
  40aba4:	and	x0, x0, #0xff
  40aba8:	b	40a958 <fchown@plt+0x8ba8>
  40abac:	adrp	x0, 470000 <stdin@@GLIBC_2.17+0x489c0>
  40abb0:	str	w3, [sp, #108]
  40abb4:	str	w25, [x0, #1184]
  40abb8:	mov	w0, #0x0                   	// #0
  40abbc:	bl	40fb68 <fchown@plt+0xddb8>
  40abc0:	and	x0, x0, #0xff
  40abc4:	ldr	w3, [sp, #108]
  40abc8:	b	40a9e0 <fchown@plt+0x8c30>
  40abcc:	adrp	x0, 470000 <stdin@@GLIBC_2.17+0x489c0>
  40abd0:	str	w3, [sp, #108]
  40abd4:	str	w25, [x0, #1184]
  40abd8:	mov	w0, #0x0                   	// #0
  40abdc:	bl	40fb68 <fchown@plt+0xddb8>
  40abe0:	and	x0, x0, #0xff
  40abe4:	ldr	w3, [sp, #108]
  40abe8:	b	40aa18 <fchown@plt+0x8c68>
  40abec:	adrp	x0, 470000 <stdin@@GLIBC_2.17+0x489c0>
  40abf0:	str	w25, [x0, #1184]
  40abf4:	mov	w0, #0x0                   	// #0
  40abf8:	bl	40fb68 <fchown@plt+0xddb8>
  40abfc:	and	x0, x0, #0xff
  40ac00:	b	40a990 <fchown@plt+0x8be0>
  40ac04:	sub	w20, w20, #0x3
  40ac08:	b	40a83c <fchown@plt+0x8a8c>
  40ac0c:	nop
  40ac10:	stp	x29, x30, [sp, #-48]!
  40ac14:	adrp	x2, 428000 <stdin@@GLIBC_2.17+0x9c0>
  40ac18:	mov	x29, sp
  40ac1c:	stp	x19, x20, [sp, #16]
  40ac20:	mov	w20, w0
  40ac24:	ldr	w0, [x2, #16]
  40ac28:	cbz	w0, 40ac3c <fchown@plt+0x8e8c>
  40ac2c:	mov	w0, #0x1                   	// #1
  40ac30:	ldp	x19, x20, [sp, #16]
  40ac34:	ldp	x29, x30, [sp], #48
  40ac38:	ret
  40ac3c:	mov	w19, w1
  40ac40:	adrp	x1, 427000 <fchown@plt+0x25250>
  40ac44:	adrp	x0, 413000 <fchown@plt+0x11250>
  40ac48:	add	x0, x0, #0x600
  40ac4c:	ldr	x3, [x1, #1568]
  40ac50:	mov	x1, #0x1                   	// #1
  40ac54:	str	x21, [sp, #32]
  40ac58:	mov	w21, #0x1                   	// #1
  40ac5c:	str	w21, [x2, #16]
  40ac60:	mov	x2, #0x2b                  	// #43
  40ac64:	bl	401c80 <fwrite@plt>
  40ac68:	cmp	w20, w19
  40ac6c:	b.eq	40ac8c <fchown@plt+0x8edc>  // b.none
  40ac70:	adrp	x0, 427000 <fchown@plt+0x25250>
  40ac74:	ldp	x19, x20, [sp, #16]
  40ac78:	str	w21, [x0, #4052]
  40ac7c:	mov	w0, #0x1                   	// #1
  40ac80:	ldr	x21, [sp, #32]
  40ac84:	ldp	x29, x30, [sp], #48
  40ac88:	ret
  40ac8c:	mov	w0, #0x1                   	// #1
  40ac90:	ldp	x19, x20, [sp, #16]
  40ac94:	ldr	x21, [sp, #32]
  40ac98:	ldp	x29, x30, [sp], #48
  40ac9c:	ret
  40aca0:	ldrh	w3, [x0, #2]
  40aca4:	add	x6, x0, w1, sxtw #2
  40aca8:	mov	w8, #0xffffffff            	// #-1
  40acac:	mov	w7, #0x4                   	// #4
  40acb0:	cmp	w3, #0x0
  40acb4:	mov	w4, #0x3                   	// #3
  40acb8:	strh	w8, [x6, #6]
  40acbc:	mov	w5, #0x7                   	// #7
  40acc0:	mov	w2, #0x8a                  	// #138
  40acc4:	csel	w7, w7, w4, ne  // ne = any
  40acc8:	csel	w5, w5, w2, ne  // ne = any
  40accc:	tbnz	w1, #31, 40ad44 <fchown@plt+0x8f94>
  40acd0:	add	x6, x0, #0xa
  40acd4:	adrp	x4, 428000 <stdin@@GLIBC_2.17+0x9c0>
  40acd8:	add	x6, x6, w1, sxtw #2
  40acdc:	add	x4, x4, #0x20
  40ace0:	add	x2, x0, #0x6
  40ace4:	mov	w8, #0xffffffff            	// #-1
  40ace8:	mov	w0, #0x0                   	// #0
  40acec:	nop
  40acf0:	add	w0, w0, #0x1
  40acf4:	mov	w1, w3
  40acf8:	cmp	w0, w5
  40acfc:	ldrh	w3, [x2]
  40ad00:	b.ge	40ad48 <fchown@plt+0x8f98>  // b.tcont
  40ad04:	cmp	w3, w1
  40ad08:	b.eq	40ad38 <fchown@plt+0x8f88>  // b.none
  40ad0c:	cmp	w0, w7
  40ad10:	b.ge	40ad48 <fchown@plt+0x8f98>  // b.tcont
  40ad14:	sbfiz	x5, x1, #2, #32
  40ad18:	ldrh	w7, [x4, x5]
  40ad1c:	add	w0, w0, w7
  40ad20:	strh	w0, [x4, x5]
  40ad24:	cbz	w3, 40ad90 <fchown@plt+0x8fe0>
  40ad28:	mov	w8, w1
  40ad2c:	mov	w7, #0x4                   	// #4
  40ad30:	mov	w5, #0x7                   	// #7
  40ad34:	mov	w0, #0x0                   	// #0
  40ad38:	add	x2, x2, #0x4
  40ad3c:	cmp	x6, x2
  40ad40:	b.ne	40acf0 <fchown@plt+0x8f40>  // b.any
  40ad44:	ret
  40ad48:	cbz	w1, 40ada4 <fchown@plt+0x8ff4>
  40ad4c:	cmp	w1, w8
  40ad50:	b.eq	40ad64 <fchown@plt+0x8fb4>  // b.none
  40ad54:	sbfiz	x5, x1, #2, #32
  40ad58:	ldrh	w0, [x4, x5]
  40ad5c:	add	w0, w0, #0x1
  40ad60:	strh	w0, [x4, x5]
  40ad64:	ldrh	w0, [x4, #64]
  40ad68:	add	w0, w0, #0x1
  40ad6c:	strh	w0, [x4, #64]
  40ad70:	cbz	w3, 40ad90 <fchown@plt+0x8fe0>
  40ad74:	cmp	w3, w1
  40ad78:	b.ne	40ad28 <fchown@plt+0x8f78>  // b.any
  40ad7c:	mov	w8, w3
  40ad80:	mov	w7, #0x3                   	// #3
  40ad84:	mov	w5, #0x6                   	// #6
  40ad88:	mov	w0, #0x0                   	// #0
  40ad8c:	b	40ad38 <fchown@plt+0x8f88>
  40ad90:	mov	w8, w1
  40ad94:	mov	w7, #0x3                   	// #3
  40ad98:	mov	w5, #0x8a                  	// #138
  40ad9c:	mov	w0, #0x0                   	// #0
  40ada0:	b	40ad38 <fchown@plt+0x8f88>
  40ada4:	cmp	w0, #0xa
  40ada8:	b.gt	40adbc <fchown@plt+0x900c>
  40adac:	ldrh	w0, [x4, #68]
  40adb0:	add	w0, w0, #0x1
  40adb4:	strh	w0, [x4, #68]
  40adb8:	b	40ad70 <fchown@plt+0x8fc0>
  40adbc:	ldrh	w0, [x4, #72]
  40adc0:	add	w0, w0, #0x1
  40adc4:	strh	w0, [x4, #72]
  40adc8:	b	40ad70 <fchown@plt+0x8fc0>
  40adcc:	nop
  40add0:	stp	x29, x30, [sp, #-80]!
  40add4:	mov	w3, #0x4                   	// #4
  40add8:	mov	w5, #0x3                   	// #3
  40addc:	mov	x29, sp
  40ade0:	stp	x21, x22, [sp, #32]
  40ade4:	mov	w2, #0x7                   	// #7
  40ade8:	ldrh	w22, [x0, #2]
  40adec:	mov	w4, #0x8a                  	// #138
  40adf0:	cmp	w22, #0x0
  40adf4:	csel	w3, w3, w5, ne  // ne = any
  40adf8:	csel	w2, w2, w4, ne  // ne = any
  40adfc:	tbnz	w1, #31, 40ae90 <fchown@plt+0x90e0>
  40ae00:	str	x25, [sp, #64]
  40ae04:	add	x25, x0, #0xa
  40ae08:	add	x25, x25, w1, sxtw #2
  40ae0c:	stp	x23, x24, [sp, #48]
  40ae10:	adrp	x24, 428000 <stdin@@GLIBC_2.17+0x9c0>
  40ae14:	add	x24, x24, #0x20
  40ae18:	mov	w21, #0x0                   	// #0
  40ae1c:	stp	x19, x20, [sp, #16]
  40ae20:	add	x20, x0, #0x6
  40ae24:	mov	w0, #0xffffffff            	// #-1
  40ae28:	add	w19, w21, #0x1
  40ae2c:	mov	w23, w22
  40ae30:	cmp	w19, w2
  40ae34:	ldrh	w22, [x20]
  40ae38:	b.ge	40ae9c <fchown@plt+0x90ec>  // b.tcont
  40ae3c:	cmp	w22, w23
  40ae40:	b.eq	40af4c <fchown@plt+0x919c>  // b.none
  40ae44:	cmp	w19, w3
  40ae48:	b.ge	40ae9c <fchown@plt+0x90ec>  // b.tcont
  40ae4c:	add	x21, x24, w23, sxtw #2
  40ae50:	ldrh	w1, [x21, #2]
  40ae54:	ldrh	w0, [x21]
  40ae58:	bl	402710 <fchown@plt+0x960>
  40ae5c:	subs	w19, w19, #0x1
  40ae60:	b.ne	40ae50 <fchown@plt+0x90a0>  // b.any
  40ae64:	cbz	w22, 40aef8 <fchown@plt+0x9148>
  40ae68:	mov	w0, w23
  40ae6c:	mov	w3, #0x4                   	// #4
  40ae70:	mov	w2, #0x7                   	// #7
  40ae74:	mov	w21, #0x0                   	// #0
  40ae78:	add	x20, x20, #0x4
  40ae7c:	cmp	x25, x20
  40ae80:	b.ne	40ae28 <fchown@plt+0x9078>  // b.any
  40ae84:	ldp	x19, x20, [sp, #16]
  40ae88:	ldp	x23, x24, [sp, #48]
  40ae8c:	ldr	x25, [sp, #64]
  40ae90:	ldp	x21, x22, [sp, #32]
  40ae94:	ldp	x29, x30, [sp], #80
  40ae98:	ret
  40ae9c:	cbz	w23, 40af0c <fchown@plt+0x915c>
  40aea0:	cmp	w23, w0
  40aea4:	b.eq	40aec0 <fchown@plt+0x9110>  // b.none
  40aea8:	sbfiz	x0, x23, #2, #32
  40aeac:	mov	w19, w21
  40aeb0:	add	x1, x24, x0
  40aeb4:	ldrh	w0, [x24, x0]
  40aeb8:	ldrh	w1, [x1, #2]
  40aebc:	bl	402710 <fchown@plt+0x960>
  40aec0:	ldrh	w1, [x24, #66]
  40aec4:	ldrh	w0, [x24, #64]
  40aec8:	bl	402710 <fchown@plt+0x960>
  40aecc:	sub	w0, w19, #0x3
  40aed0:	mov	w1, #0x2                   	// #2
  40aed4:	bl	402710 <fchown@plt+0x960>
  40aed8:	cbz	w22, 40aef8 <fchown@plt+0x9148>
  40aedc:	cmp	w22, w23
  40aee0:	b.ne	40ae68 <fchown@plt+0x90b8>  // b.any
  40aee4:	mov	w0, w22
  40aee8:	mov	w3, #0x3                   	// #3
  40aeec:	mov	w2, #0x6                   	// #6
  40aef0:	mov	w21, #0x0                   	// #0
  40aef4:	b	40ae78 <fchown@plt+0x90c8>
  40aef8:	mov	w0, w23
  40aefc:	mov	w3, #0x3                   	// #3
  40af00:	mov	w2, #0x8a                  	// #138
  40af04:	mov	w21, #0x0                   	// #0
  40af08:	b	40ae78 <fchown@plt+0x90c8>
  40af0c:	cmp	w19, #0xa
  40af10:	b.gt	40af30 <fchown@plt+0x9180>
  40af14:	ldrh	w1, [x24, #70]
  40af18:	ldrh	w0, [x24, #68]
  40af1c:	bl	402710 <fchown@plt+0x960>
  40af20:	sub	w0, w21, #0x2
  40af24:	mov	w1, #0x3                   	// #3
  40af28:	bl	402710 <fchown@plt+0x960>
  40af2c:	b	40aed8 <fchown@plt+0x9128>
  40af30:	ldrh	w1, [x24, #74]
  40af34:	ldrh	w0, [x24, #72]
  40af38:	bl	402710 <fchown@plt+0x960>
  40af3c:	sub	w0, w21, #0xa
  40af40:	mov	w1, #0x7                   	// #7
  40af44:	bl	402710 <fchown@plt+0x960>
  40af48:	b	40aed8 <fchown@plt+0x9128>
  40af4c:	mov	w21, w19
  40af50:	b	40ae78 <fchown@plt+0x90c8>
  40af54:	nop
  40af58:	stp	x29, x30, [sp, #-128]!
  40af5c:	adrp	x3, 428000 <stdin@@GLIBC_2.17+0x9c0>
  40af60:	mov	x29, sp
  40af64:	stp	x27, x28, [sp, #80]
  40af68:	add	x28, x3, #0x20
  40af6c:	stp	x19, x20, [sp, #16]
  40af70:	mov	x20, x0
  40af74:	ldr	w0, [x28, #156]
  40af78:	cbz	w0, 40b0b4 <fchown@plt+0x9304>
  40af7c:	stp	x25, x26, [sp, #64]
  40af80:	adrp	x26, 427000 <fchown@plt+0x25250>
  40af84:	add	x0, x26, #0x450
  40af88:	str	x0, [sp, #112]
  40af8c:	add	x0, x0, #0x80
  40af90:	adrp	x27, 429000 <stdin@@GLIBC_2.17+0x19c0>
  40af94:	str	x0, [sp, #120]
  40af98:	add	x0, x27, #0xf60
  40af9c:	adrp	x25, 470000 <stdin@@GLIBC_2.17+0x489c0>
  40afa0:	mov	w19, #0x0                   	// #0
  40afa4:	add	x25, x25, #0x4a8
  40afa8:	stp	x21, x22, [sp, #32]
  40afac:	mov	x22, x1
  40afb0:	stp	x23, x24, [sp, #48]
  40afb4:	mov	w24, #0x0                   	// #0
  40afb8:	mov	w23, #0x0                   	// #0
  40afbc:	str	x0, [sp, #104]
  40afc0:	mov	w0, #0x0                   	// #0
  40afc4:	b	40aff0 <fchown@plt+0x9240>
  40afc8:	ubfiz	x2, x26, #2, #8
  40afcc:	add	x1, x20, x2
  40afd0:	ldrh	w0, [x20, x2]
  40afd4:	ldrh	w1, [x1, #2]
  40afd8:	bl	402710 <fchown@plt+0x960>
  40afdc:	ldr	w0, [x28, #156]
  40afe0:	lsr	w19, w19, #1
  40afe4:	cmp	w0, w21
  40afe8:	b.ls	40b0a8 <fchown@plt+0x92f8>  // b.plast
  40afec:	mov	w0, w21
  40aff0:	tst	x0, #0x7
  40aff4:	b.ne	40b004 <fchown@plt+0x9254>  // b.any
  40aff8:	ldr	x1, [sp, #104]
  40affc:	ldrb	w19, [x1, w24, uxtw]
  40b000:	add	w24, w24, #0x1
  40b004:	ldrb	w26, [x25, w0, uxtw]
  40b008:	add	w21, w0, #0x1
  40b00c:	tbz	w19, #0, 40afc8 <fchown@plt+0x9218>
  40b010:	add	x0, x28, #0xa0
  40b014:	ldrb	w27, [x0, w26, sxtw]
  40b018:	add	w0, w27, #0x101
  40b01c:	ubfiz	x0, x0, #2, #10
  40b020:	add	x1, x20, x0
  40b024:	ldrh	w0, [x20, x0]
  40b028:	ldrh	w1, [x1, #2]
  40b02c:	bl	402710 <fchown@plt+0x960>
  40b030:	ldr	x0, [sp, #112]
  40b034:	mov	w4, w27
  40b038:	ldr	w1, [x0, x4, lsl #2]
  40b03c:	cbnz	w1, 40b0e0 <fchown@plt+0x9330>
  40b040:	adrp	x0, 44b000 <stdin@@GLIBC_2.17+0x239c0>
  40b044:	add	x0, x0, #0x860
  40b048:	add	w6, w23, #0x1
  40b04c:	ldrh	w27, [x0, w23, uxtw #1]
  40b050:	cmp	w27, #0xff
  40b054:	b.hi	40b0cc <fchown@plt+0x931c>  // b.pmore
  40b058:	add	x0, x28, #0x220
  40b05c:	ldrb	w0, [x0, w27, uxtw]
  40b060:	ubfiz	x1, x0, #2, #8
  40b064:	mov	w26, w0
  40b068:	add	x5, x22, x1
  40b06c:	mov	w23, w6
  40b070:	ldrh	w0, [x22, x1]
  40b074:	ldrh	w1, [x5, #2]
  40b078:	bl	402710 <fchown@plt+0x960>
  40b07c:	ldr	x0, [sp, #120]
  40b080:	ldr	w1, [x0, x26, lsl #2]
  40b084:	cbz	w1, 40afdc <fchown@plt+0x922c>
  40b088:	add	x0, x28, #0x420
  40b08c:	lsr	w19, w19, #1
  40b090:	ldr	w0, [x0, x26, lsl #2]
  40b094:	sub	w0, w27, w0
  40b098:	bl	402710 <fchown@plt+0x960>
  40b09c:	ldr	w0, [x28, #156]
  40b0a0:	cmp	w0, w21
  40b0a4:	b.hi	40afec <fchown@plt+0x923c>  // b.pmore
  40b0a8:	ldp	x21, x22, [sp, #32]
  40b0ac:	ldp	x23, x24, [sp, #48]
  40b0b0:	ldp	x25, x26, [sp, #64]
  40b0b4:	ldrh	w1, [x20, #1026]
  40b0b8:	ldrh	w0, [x20, #1024]
  40b0bc:	ldp	x19, x20, [sp, #16]
  40b0c0:	ldp	x27, x28, [sp, #80]
  40b0c4:	ldp	x29, x30, [sp], #128
  40b0c8:	b	402710 <fchown@plt+0x960>
  40b0cc:	lsr	w0, w27, #7
  40b0d0:	add	x1, x28, #0x220
  40b0d4:	add	w0, w0, #0x100
  40b0d8:	ldrb	w0, [x1, w0, uxtw]
  40b0dc:	b	40b060 <fchown@plt+0x92b0>
  40b0e0:	add	x0, x28, #0x1a0
  40b0e4:	ldr	w0, [x0, x4, lsl #2]
  40b0e8:	sub	w0, w26, w0
  40b0ec:	bl	402710 <fchown@plt+0x960>
  40b0f0:	b	40b040 <fchown@plt+0x9290>
  40b0f4:	nop
  40b0f8:	adrp	x13, 428000 <stdin@@GLIBC_2.17+0x9c0>
  40b0fc:	add	x13, x13, #0x20
  40b100:	add	x4, x13, #0x4a0
  40b104:	ldr	w6, [x13, #3476]
  40b108:	ldr	w15, [x4, #4]
  40b10c:	cmp	w6, #0x1
  40b110:	b.le	40b1cc <fchown@plt+0x941c>
  40b114:	sbfiz	x1, x15, #2, #32
  40b118:	sxtw	x14, w15
  40b11c:	add	x12, x13, #0xda0
  40b120:	mov	w7, #0x1                   	// #1
  40b124:	mov	w3, #0x2                   	// #2
  40b128:	ldrh	w11, [x0, x1]
  40b12c:	b	40b144 <fchown@plt+0x9394>
  40b130:	str	w2, [x4, w7, sxtw #2]
  40b134:	cmp	w6, w1, lsl #1
  40b138:	mov	w7, w1
  40b13c:	lsl	w3, w1, #1
  40b140:	b.lt	40b19c <fchown@plt+0x93ec>  // b.tstop
  40b144:	ldr	w2, [x4, w3, sxtw #2]
  40b148:	mov	w1, w3
  40b14c:	cmp	w3, w6
  40b150:	sbfiz	x5, x2, #2, #32
  40b154:	sxtw	x10, w2
  40b158:	ldrh	w5, [x0, x5]
  40b15c:	b.ge	40b180 <fchown@plt+0x93d0>  // b.tcont
  40b160:	add	w1, w3, #0x1
  40b164:	ldr	w8, [x4, w1, sxtw #2]
  40b168:	sbfiz	x9, x8, #2, #32
  40b16c:	ldrh	w9, [x0, x9]
  40b170:	cmp	w9, w5
  40b174:	b.cc	40b1a8 <fchown@plt+0x93f8>  // b.lo, b.ul, b.last
  40b178:	b.eq	40b1b4 <fchown@plt+0x9404>  // b.none
  40b17c:	mov	w1, w3
  40b180:	cmp	w11, w5
  40b184:	b.cc	40b19c <fchown@plt+0x93ec>  // b.lo, b.ul, b.last
  40b188:	b.ne	40b130 <fchown@plt+0x9380>  // b.any
  40b18c:	ldrb	w5, [x12, x14]
  40b190:	ldrb	w3, [x12, w2, sxtw]
  40b194:	cmp	w5, w3
  40b198:	b.hi	40b130 <fchown@plt+0x9380>  // b.pmore
  40b19c:	add	x13, x13, #0x4a0
  40b1a0:	str	w15, [x13, w7, sxtw #2]
  40b1a4:	ret
  40b1a8:	mov	w5, w9
  40b1ac:	mov	w2, w8
  40b1b0:	b	40b180 <fchown@plt+0x93d0>
  40b1b4:	ldrb	w9, [x12, x10]
  40b1b8:	ldrb	w10, [x12, w8, sxtw]
  40b1bc:	cmp	w10, w9
  40b1c0:	csel	w2, w2, w8, hi  // hi = pmore
  40b1c4:	csel	w1, w3, w1, hi  // hi = pmore
  40b1c8:	b	40b180 <fchown@plt+0x93d0>
  40b1cc:	mov	w7, #0x1                   	// #1
  40b1d0:	b	40b19c <fchown@plt+0x93ec>
  40b1d4:	nop
  40b1d8:	stp	x29, x30, [sp, #-160]!
  40b1dc:	adrp	x18, 428000 <stdin@@GLIBC_2.17+0x9c0>
  40b1e0:	add	x18, x18, #0x20
  40b1e4:	mov	x29, sp
  40b1e8:	stp	x21, x22, [sp, #32]
  40b1ec:	mov	x21, x0
  40b1f0:	mov	w0, #0x23d                 	// #573
  40b1f4:	stp	x19, x20, [sp, #16]
  40b1f8:	stp	x23, x24, [sp, #48]
  40b1fc:	ldr	w23, [x21, #28]
  40b200:	stp	x25, x26, [sp, #64]
  40b204:	cmp	w23, #0x0
  40b208:	stp	x27, x28, [sp, #80]
  40b20c:	str	wzr, [x18, #3476]
  40b210:	str	w0, [x18, #4064]
  40b214:	ldr	x0, [x21]
  40b218:	ldr	x8, [x21, #8]
  40b21c:	b.le	40bb68 <fchown@plt+0x9db8>
  40b220:	mov	x2, x0
  40b224:	add	x7, x18, #0x4a0
  40b228:	add	x6, x18, #0xda0
  40b22c:	mov	x1, #0x0                   	// #0
  40b230:	mov	w5, #0x0                   	// #0
  40b234:	mov	w3, #0x0                   	// #0
  40b238:	mov	w19, #0xffffffff            	// #-1
  40b23c:	b	40b264 <fchown@plt+0x94b4>
  40b240:	add	w3, w3, #0x1
  40b244:	strb	wzr, [x1, x6]
  40b248:	mov	w19, w1
  40b24c:	add	x2, x2, #0x4
  40b250:	mov	w5, #0x1                   	// #1
  40b254:	str	w1, [x7, w3, sxtw #2]
  40b258:	add	x1, x1, #0x1
  40b25c:	cmp	w23, w1
  40b260:	b.le	40b280 <fchown@plt+0x94d0>
  40b264:	ldrh	w4, [x2]
  40b268:	cbnz	w4, 40b240 <fchown@plt+0x9490>
  40b26c:	strh	wzr, [x2, #2]
  40b270:	add	x1, x1, #0x1
  40b274:	add	x2, x2, #0x4
  40b278:	cmp	w23, w1
  40b27c:	b.gt	40b264 <fchown@plt+0x94b4>
  40b280:	cbz	w5, 40b9ec <fchown@plt+0x9c3c>
  40b284:	str	w3, [x18, #3476]
  40b288:	cmp	w3, #0x1
  40b28c:	mov	w28, w3
  40b290:	b.gt	40b314 <fchown@plt+0x9564>
  40b294:	sxtw	x1, w3
  40b298:	add	x4, x18, #0x4a0
  40b29c:	mov	w9, #0x1                   	// #1
  40b2a0:	ldr	x10, [x18, #4072]
  40b2a4:	ldr	x2, [x18, #4080]
  40b2a8:	cbz	x8, 40ba08 <fchown@plt+0x9c58>
  40b2ac:	nop
  40b2b0:	add	x5, x4, x1, lsl #2
  40b2b4:	add	x6, x18, #0xda0
  40b2b8:	mov	x7, x5
  40b2bc:	cmp	w19, #0x1
  40b2c0:	b.le	40b770 <fchown@plt+0x99c0>
  40b2c4:	str	wzr, [x5, #4]
  40b2c8:	add	x1, x1, #0x1
  40b2cc:	strh	w9, [x0]
  40b2d0:	cmp	w1, #0x1
  40b2d4:	strb	wzr, [x18, #3488]
  40b2d8:	ldrh	w5, [x8, #2]
  40b2dc:	sub	x2, x2, x5
  40b2e0:	b.le	40b2b0 <fchown@plt+0x9500>
  40b2e4:	cmp	w3, #0x1
  40b2e8:	mov	w1, #0x1                   	// #1
  40b2ec:	sub	w1, w1, w3
  40b2f0:	sub	x10, x10, #0x1
  40b2f4:	csel	w28, w1, wzr, le
  40b2f8:	add	w3, w3, #0x1
  40b2fc:	csneg	x1, xzr, x1, gt
  40b300:	add	w28, w28, w3
  40b304:	add	x1, x1, x10
  40b308:	str	w28, [x18, #3476]
  40b30c:	str	x1, [x18, #4072]
  40b310:	str	x2, [x18, #4080]
  40b314:	asr	w6, w28, #1
  40b318:	add	x4, x18, #0x4a0
  40b31c:	add	x10, x18, #0xda0
  40b320:	str	w19, [x21, #36]
  40b324:	sxtw	x3, w6
  40b328:	lsl	w6, w6, #1
  40b32c:	nop
  40b330:	ldr	w11, [x4, x3, lsl #2]
  40b334:	cmp	w6, w28
  40b338:	mov	w7, w3
  40b33c:	mov	w1, w6
  40b340:	b.gt	40b3d8 <fchown@plt+0x9628>
  40b344:	sbfiz	x2, x11, #2, #32
  40b348:	sxtw	x14, w11
  40b34c:	ldrh	w15, [x0, x2]
  40b350:	b	40b36c <fchown@plt+0x95bc>
  40b354:	str	w2, [x4, w7, sxtw #2]
  40b358:	cmp	w28, w1, lsl #1
  40b35c:	mov	w7, w1
  40b360:	lsl	w2, w1, #1
  40b364:	b.lt	40b3d8 <fchown@plt+0x9628>  // b.tstop
  40b368:	mov	w1, w2
  40b36c:	ldr	w2, [x4, w1, sxtw #2]
  40b370:	add	w9, w1, #0x1
  40b374:	cmp	w28, w1
  40b378:	sbfiz	x5, x2, #2, #32
  40b37c:	sxtw	x13, w2
  40b380:	ldrh	w8, [x0, x5]
  40b384:	b.le	40b3b8 <fchown@plt+0x9608>
  40b388:	ldr	w5, [x4, w9, sxtw #2]
  40b38c:	sbfiz	x12, x5, #2, #32
  40b390:	ldrh	w12, [x0, x12]
  40b394:	cmp	w12, w8
  40b398:	b.cc	40b760 <fchown@plt+0x99b0>  // b.lo, b.ul, b.last
  40b39c:	b.ne	40b3b8 <fchown@plt+0x9608>  // b.any
  40b3a0:	ldrb	w12, [x10, x13]
  40b3a4:	ldrb	w13, [x10, w5, sxtw]
  40b3a8:	cmp	w13, w12
  40b3ac:	csel	w2, w2, w5, hi  // hi = pmore
  40b3b0:	csel	w1, w1, w9, hi  // hi = pmore
  40b3b4:	nop
  40b3b8:	cmp	w15, w8
  40b3bc:	b.cc	40b3d8 <fchown@plt+0x9628>  // b.lo, b.ul, b.last
  40b3c0:	b.ne	40b354 <fchown@plt+0x95a4>  // b.any
  40b3c4:	ldrb	w8, [x10, x14]
  40b3c8:	ldrb	w5, [x10, w2, sxtw]
  40b3cc:	cmp	w8, w5
  40b3d0:	b.hi	40b354 <fchown@plt+0x95a4>  // b.pmore
  40b3d4:	nop
  40b3d8:	str	w11, [x4, w7, sxtw #2]
  40b3dc:	sub	x3, x3, #0x1
  40b3e0:	sub	w6, w6, #0x2
  40b3e4:	mov	w22, w3
  40b3e8:	cbnz	w3, 40b330 <fchown@plt+0x9580>
  40b3ec:	sxtw	x23, w23
  40b3f0:	sxtw	x26, w28
  40b3f4:	add	x20, x18, #0x4a0
  40b3f8:	add	x24, x18, #0xda0
  40b3fc:	mov	x25, #0x23b                 	// #571
  40b400:	ldr	w1, [x20, x26, lsl #2]
  40b404:	sub	w2, w26, #0x1
  40b408:	ldr	w27, [x20, #4]
  40b40c:	sub	x26, x26, #0x1
  40b410:	str	w1, [x20, #4]
  40b414:	str	w2, [x18, #3476]
  40b418:	bl	40b0f8 <fchown@plt+0x9348>
  40b41c:	str	w25, [x18, #4064]
  40b420:	ldr	w1, [x20, #4]
  40b424:	add	x7, x20, x25, lsl #2
  40b428:	sbfiz	x2, x27, #2, #32
  40b42c:	lsl	x5, x23, #2
  40b430:	add	x6, x0, x2
  40b434:	and	w3, w23, #0xffff
  40b438:	sbfiz	x4, x1, #2, #32
  40b43c:	ldrh	w2, [x0, x2]
  40b440:	str	w27, [x7, #4]
  40b444:	add	x7, x0, x4
  40b448:	ldrh	w4, [x0, x4]
  40b44c:	str	w1, [x20, x25, lsl #2]
  40b450:	sub	x25, x25, #0x2
  40b454:	add	w2, w2, w4
  40b458:	strh	w2, [x0, x5]
  40b45c:	ldrb	w5, [x24, w27, sxtw]
  40b460:	ldrb	w4, [x24, w1, sxtw]
  40b464:	add	w2, w5, #0x1
  40b468:	add	w1, w4, #0x1
  40b46c:	cmp	w5, w4
  40b470:	and	w2, w2, #0xff
  40b474:	and	w1, w1, #0xff
  40b478:	csel	w1, w1, w2, cc  // cc = lo, ul, last
  40b47c:	strb	w1, [x23, x24]
  40b480:	strh	w3, [x7, #2]
  40b484:	strh	w3, [x6, #2]
  40b488:	str	w23, [x20, #4]
  40b48c:	add	x23, x23, #0x1
  40b490:	bl	40b0f8 <fchown@plt+0x9348>
  40b494:	cmp	w26, #0x1
  40b498:	b.gt	40b400 <fchown@plt+0x9650>
  40b49c:	neg	w1, w28, lsl #1
  40b4a0:	cmp	w28, #0x1
  40b4a4:	ldp	x4, x17, [x21]
  40b4a8:	add	w2, w1, #0x23f
  40b4ac:	mov	w3, #0x23b                 	// #571
  40b4b0:	add	w1, w1, #0x241
  40b4b4:	csel	w2, w2, w3, gt
  40b4b8:	mov	w3, #0x23d                 	// #573
  40b4bc:	csel	w1, w1, w3, gt
  40b4c0:	ldr	w3, [x20, #4]
  40b4c4:	sub	w1, w1, #0x3
  40b4c8:	adrp	x11, 429000 <stdin@@GLIBC_2.17+0x19c0>
  40b4cc:	add	x11, x11, #0x120
  40b4d0:	str	w1, [x18, #4064]
  40b4d4:	add	x5, x4, w3, sxtw #2
  40b4d8:	cmp	w2, #0x23c
  40b4dc:	ldr	x15, [x21, #16]
  40b4e0:	str	w3, [x20, w1, sxtw #2]
  40b4e4:	ldr	w10, [x21, #24]
  40b4e8:	ldp	w3, w12, [x21, #32]
  40b4ec:	stp	xzr, xzr, [x11, #-256]
  40b4f0:	stp	xzr, xzr, [x11, #-240]
  40b4f4:	strh	wzr, [x5, #2]
  40b4f8:	b.gt	40b7a8 <fchown@plt+0x99f8>
  40b4fc:	sxtw	x2, w2
  40b500:	ldr	x16, [x18, #4072]
  40b504:	ldr	x13, [x18, #4080]
  40b508:	cbz	x17, 40ba6c <fchown@plt+0x9cbc>
  40b50c:	mov	x7, x16
  40b510:	mov	w9, w22
  40b514:	add	x21, x18, #0x4a0
  40b518:	sub	x20, x11, #0x100
  40b51c:	mov	w14, #0x0                   	// #0
  40b520:	mov	w23, #0x0                   	// #0
  40b524:	nop
  40b528:	ldr	w5, [x21, x2, lsl #2]
  40b52c:	mov	w24, w22
  40b530:	add	x2, x2, #0x1
  40b534:	sbfiz	x6, x5, #2, #32
  40b538:	add	x8, x4, x6
  40b53c:	add	x25, x17, x6
  40b540:	ldrh	w1, [x8, #2]
  40b544:	add	x1, x4, x1, lsl #2
  40b548:	ldrh	w1, [x1, #2]
  40b54c:	add	w1, w1, #0x1
  40b550:	cmp	w3, w1
  40b554:	b.ge	40b560 <fchown@plt+0x97b0>  // b.tcont
  40b558:	add	w9, w9, #0x1
  40b55c:	mov	w1, w3
  40b560:	strh	w1, [x8, #2]
  40b564:	cmp	w12, w5
  40b568:	sxtw	x26, w1
  40b56c:	b.lt	40b5ac <fchown@plt+0x97fc>  // b.tstop
  40b570:	ldrh	w8, [x20, x26, lsl #1]
  40b574:	mov	w14, #0x1                   	// #1
  40b578:	sub	w27, w5, w10
  40b57c:	mov	w23, w14
  40b580:	add	w8, w8, w14
  40b584:	strh	w8, [x20, x26, lsl #1]
  40b588:	cmp	w10, w5
  40b58c:	b.gt	40b598 <fchown@plt+0x97e8>
  40b590:	ldr	w24, [x15, w27, sxtw #2]
  40b594:	add	w1, w1, w24
  40b598:	ldrh	w5, [x25, #2]
  40b59c:	ldrh	w6, [x4, x6]
  40b5a0:	add	w5, w5, w24
  40b5a4:	smaddl	x7, w1, w6, x7
  40b5a8:	smaddl	x13, w5, w6, x13
  40b5ac:	cmp	w2, #0x23c
  40b5b0:	b.le	40b528 <fchown@plt+0x9778>
  40b5b4:	cbz	w23, 40b930 <fchown@plt+0x9b80>
  40b5b8:	str	x7, [x18, #4072]
  40b5bc:	cbz	w14, 40b5c4 <fchown@plt+0x9814>
  40b5c0:	str	x13, [x18, #4080]
  40b5c4:	cbz	w9, 40b7a8 <fchown@plt+0x99f8>
  40b5c8:	sub	w20, w3, #0x6
  40b5cc:	sub	w23, w3, #0x8
  40b5d0:	sub	w24, w3, #0xa
  40b5d4:	sub	w30, w9, #0x1
  40b5d8:	sxtw	x1, w20
  40b5dc:	sub	w10, w3, #0x1
  40b5e0:	sub	w14, w3, #0x2
  40b5e4:	sub	w13, w3, #0x3
  40b5e8:	sub	w16, w3, #0x4
  40b5ec:	sub	w15, w3, #0x5
  40b5f0:	sub	w17, w3, #0x7
  40b5f4:	sub	w25, w3, #0xc
  40b5f8:	str	x1, [sp, #96]
  40b5fc:	sxtw	x1, w23
  40b600:	and	w30, w30, #0xfffffffe
  40b604:	sub	w9, w9, #0x2
  40b608:	str	x1, [sp, #104]
  40b60c:	sxtw	x1, w24
  40b610:	sxtw	x22, w10
  40b614:	sub	w30, w9, w30
  40b618:	sxtw	x27, w14
  40b61c:	sxtw	x13, w13
  40b620:	sxtw	x28, w16
  40b624:	sxtw	x15, w15
  40b628:	sxtw	x17, w17
  40b62c:	sxtw	x5, w3
  40b630:	sub	x2, x11, #0x100
  40b634:	str	x1, [sp, #112]
  40b638:	sxtw	x1, w25
  40b63c:	str	x1, [sp, #120]
  40b640:	b	40b74c <fchown@plt+0x999c>
  40b644:	ldrh	w1, [x2, w14, sxtw #1]
  40b648:	sxtw	x8, w14
  40b64c:	cbnz	w1, 40b9c0 <fchown@plt+0x9c10>
  40b650:	ldrh	w1, [x2, x13, lsl #1]
  40b654:	mov	x6, x13
  40b658:	cbnz	w1, 40b9c8 <fchown@plt+0x9c18>
  40b65c:	ldrh	w1, [x2, w16, sxtw #1]
  40b660:	sxtw	x8, w16
  40b664:	cbnz	w1, 40b720 <fchown@plt+0x9970>
  40b668:	ldrh	w1, [x2, x15, lsl #1]
  40b66c:	mov	x6, x15
  40b670:	cbnz	w1, 40b9d4 <fchown@plt+0x9c24>
  40b674:	ldrh	w1, [x2, w20, sxtw #1]
  40b678:	sxtw	x8, w20
  40b67c:	cbnz	w1, 40b720 <fchown@plt+0x9970>
  40b680:	ldrh	w1, [x2, x17, lsl #1]
  40b684:	mov	x6, x17
  40b688:	cbnz	w1, 40b9e0 <fchown@plt+0x9c30>
  40b68c:	ldrh	w1, [x2, w23, sxtw #1]
  40b690:	sxtw	x8, w23
  40b694:	cbnz	w1, 40b720 <fchown@plt+0x9970>
  40b698:	sub	w1, w3, #0x9
  40b69c:	sxtw	x6, w1
  40b6a0:	ldrh	w1, [x2, w1, sxtw #1]
  40b6a4:	cbnz	w1, 40bb24 <fchown@plt+0x9d74>
  40b6a8:	ldrh	w1, [x2, w24, sxtw #1]
  40b6ac:	sxtw	x8, w24
  40b6b0:	cbnz	w1, 40b720 <fchown@plt+0x9970>
  40b6b4:	sub	w1, w3, #0xb
  40b6b8:	sxtw	x6, w1
  40b6bc:	ldrh	w1, [x2, w1, sxtw #1]
  40b6c0:	cbnz	w1, 40bb30 <fchown@plt+0x9d80>
  40b6c4:	ldrh	w1, [x2, w25, sxtw #1]
  40b6c8:	sxtw	x8, w25
  40b6cc:	cbnz	w1, 40b720 <fchown@plt+0x9970>
  40b6d0:	sub	w1, w3, #0xd
  40b6d4:	sxtw	x6, w1
  40b6d8:	ldrh	w1, [x2, w1, sxtw #1]
  40b6dc:	cbnz	w1, 40bb44 <fchown@plt+0x9d94>
  40b6e0:	sub	w26, w3, #0xe
  40b6e4:	sxtw	x8, w26
  40b6e8:	ldrh	w1, [x2, w26, sxtw #1]
  40b6ec:	cbnz	w1, 40b720 <fchown@plt+0x9970>
  40b6f0:	sub	w1, w3, #0xf
  40b6f4:	sxtw	x21, w1
  40b6f8:	ldrh	w1, [x2, w1, sxtw #1]
  40b6fc:	cbnz	w1, 40bb50 <fchown@plt+0x9da0>
  40b700:	sub	w1, w3, #0x10
  40b704:	sxtw	x6, w1
  40b708:	ldrh	w1, [x2, w1, sxtw #1]
  40b70c:	cbnz	w1, 40bb5c <fchown@plt+0x9dac>
  40b710:	sub	w26, w3, #0x11
  40b714:	sxtw	x8, w26
  40b718:	ldrh	w1, [x2, w26, sxtw #1]
  40b71c:	nop
  40b720:	sub	w1, w1, #0x1
  40b724:	strh	w1, [x2, x8, lsl #1]
  40b728:	cmp	w30, w9
  40b72c:	ldrh	w1, [x2, x6, lsl #1]
  40b730:	add	w1, w1, #0x2
  40b734:	strh	w1, [x2, x6, lsl #1]
  40b738:	ldrh	w1, [x2, x5, lsl #1]
  40b73c:	sub	w1, w1, #0x1
  40b740:	strh	w1, [x2, x5, lsl #1]
  40b744:	b.eq	40b938 <fchown@plt+0x9b88>  // b.none
  40b748:	sub	w9, w9, #0x2
  40b74c:	ldrh	w1, [x2, x22, lsl #1]
  40b750:	cbz	w1, 40b644 <fchown@plt+0x9894>
  40b754:	sxtw	x8, w10
  40b758:	sxtw	x6, w3
  40b75c:	b	40b720 <fchown@plt+0x9970>
  40b760:	mov	w8, w12
  40b764:	mov	w2, w5
  40b768:	mov	w1, w9
  40b76c:	b	40b3b8 <fchown@plt+0x9608>
  40b770:	add	w19, w19, #0x1
  40b774:	str	w19, [x7, #4]
  40b778:	add	x1, x1, #0x1
  40b77c:	sbfiz	x5, x19, #2, #32
  40b780:	cmp	w1, #0x1
  40b784:	add	x7, x8, x5
  40b788:	strh	w9, [x0, x5]
  40b78c:	strb	wzr, [x6, w19, sxtw]
  40b790:	ldrh	w5, [x7, #2]
  40b794:	sub	x2, x2, x5
  40b798:	b.le	40b2b0 <fchown@plt+0x9500>
  40b79c:	b	40b2e4 <fchown@plt+0x9534>
  40b7a0:	cbz	w14, 40b7a8 <fchown@plt+0x99f8>
  40b7a4:	str	x7, [x18, #4072]
  40b7a8:	ldurh	w5, [x11, #-256]
  40b7ac:	cmn	w19, #0x1
  40b7b0:	ldurh	w3, [x11, #-254]
  40b7b4:	ldurh	w2, [x11, #-252]
  40b7b8:	ubfiz	w4, w5, #1, #15
  40b7bc:	ldurh	w1, [x11, #-250]
  40b7c0:	add	w4, w4, w3
  40b7c4:	ldurh	w9, [x11, #-248]
  40b7c8:	ldurh	w8, [x11, #-246]
  40b7cc:	ubfiz	w5, w5, #1, #15
  40b7d0:	ubfiz	w3, w4, #1, #15
  40b7d4:	ldurh	w7, [x11, #-244]
  40b7d8:	add	w3, w3, w2
  40b7dc:	ldurh	w6, [x11, #-242]
  40b7e0:	ldurh	w17, [x11, #-240]
  40b7e4:	ubfiz	w4, w4, #1, #15
  40b7e8:	ubfiz	w2, w3, #1, #15
  40b7ec:	ldurh	w16, [x11, #-238]
  40b7f0:	add	w2, w2, w1
  40b7f4:	strh	w5, [sp, #130]
  40b7f8:	ldurh	w15, [x11, #-236]
  40b7fc:	ubfiz	w3, w3, #1, #15
  40b800:	ubfiz	w1, w2, #1, #15
  40b804:	strh	w4, [sp, #132]
  40b808:	add	w1, w1, w9
  40b80c:	ldurh	w14, [x11, #-234]
  40b810:	strh	w3, [sp, #134]
  40b814:	ubfiz	w2, w2, #1, #15
  40b818:	ubfiz	w9, w1, #1, #15
  40b81c:	ldurh	w13, [x11, #-232]
  40b820:	add	w9, w9, w8
  40b824:	strh	w2, [sp, #136]
  40b828:	ubfiz	w1, w1, #1, #15
  40b82c:	ldurh	w12, [x11, #-230]
  40b830:	ubfiz	w8, w9, #1, #15
  40b834:	strh	w1, [sp, #138]
  40b838:	add	w8, w8, w7
  40b83c:	ldurh	w10, [x11, #-228]
  40b840:	ubfiz	w9, w9, #1, #15
  40b844:	strh	w9, [sp, #140]
  40b848:	ubfiz	w7, w8, #1, #15
  40b84c:	ubfiz	w8, w8, #1, #15
  40b850:	add	w7, w7, w6
  40b854:	strh	w8, [sp, #142]
  40b858:	ubfiz	w6, w7, #1, #15
  40b85c:	ubfiz	w7, w7, #1, #15
  40b860:	add	w6, w6, w17
  40b864:	strh	w7, [sp, #144]
  40b868:	ubfiz	w5, w6, #1, #15
  40b86c:	ubfiz	w6, w6, #1, #15
  40b870:	add	w5, w5, w16
  40b874:	strh	w6, [sp, #146]
  40b878:	ubfiz	w4, w5, #1, #15
  40b87c:	ubfiz	w5, w5, #1, #15
  40b880:	add	w4, w4, w15
  40b884:	strh	w5, [sp, #148]
  40b888:	ubfiz	w3, w4, #1, #15
  40b88c:	ubfiz	w4, w4, #1, #15
  40b890:	add	w3, w3, w14
  40b894:	strh	w4, [sp, #150]
  40b898:	ubfiz	w2, w3, #1, #15
  40b89c:	ubfiz	w3, w3, #1, #15
  40b8a0:	add	w2, w2, w13
  40b8a4:	strh	w3, [sp, #152]
  40b8a8:	ubfiz	w1, w2, #1, #15
  40b8ac:	ubfiz	w2, w2, #1, #15
  40b8b0:	add	w1, w1, w12
  40b8b4:	strh	w2, [sp, #154]
  40b8b8:	ubfiz	w2, w1, #1, #15
  40b8bc:	ubfiz	w1, w1, #1, #15
  40b8c0:	add	w10, w2, w10
  40b8c4:	strh	w1, [sp, #156]
  40b8c8:	ubfiz	w10, w10, #1, #15
  40b8cc:	strh	w10, [sp, #158]
  40b8d0:	b.eq	40b914 <fchown@plt+0x9b64>  // b.none
  40b8d4:	mov	x20, x0
  40b8d8:	add	x0, x0, #0x4
  40b8dc:	add	x21, sp, #0x80
  40b8e0:	add	x19, x0, w19, sxtw #2
  40b8e4:	nop
  40b8e8:	ldrh	w1, [x20, #2]
  40b8ec:	sbfiz	x2, x1, #1, #32
  40b8f0:	cbz	w1, 40b908 <fchown@plt+0x9b58>
  40b8f4:	ldrh	w0, [x21, x2]
  40b8f8:	add	w3, w0, #0x1
  40b8fc:	strh	w3, [x21, x2]
  40b900:	bl	402840 <fchown@plt+0xa90>
  40b904:	strh	w0, [x20]
  40b908:	add	x20, x20, #0x4
  40b90c:	cmp	x20, x19
  40b910:	b.ne	40b8e8 <fchown@plt+0x9b38>  // b.any
  40b914:	ldp	x19, x20, [sp, #16]
  40b918:	ldp	x21, x22, [sp, #32]
  40b91c:	ldp	x23, x24, [sp, #48]
  40b920:	ldp	x25, x26, [sp, #64]
  40b924:	ldp	x27, x28, [sp, #80]
  40b928:	ldp	x29, x30, [sp], #160
  40b92c:	ret
  40b930:	mov	x7, x16
  40b934:	b	40b5bc <fchown@plt+0x980c>
  40b938:	cbz	w3, 40b7a8 <fchown@plt+0x99f8>
  40b93c:	sub	x16, x11, #0x100
  40b940:	add	x15, x18, #0x4a0
  40b944:	mov	w14, #0x0                   	// #0
  40b948:	mov	w2, #0x23d                 	// #573
  40b94c:	nop
  40b950:	ldrh	w9, [x16, x5, lsl #1]
  40b954:	cbz	w9, 40b9a4 <fchown@plt+0x9bf4>
  40b958:	sub	w1, w2, #0x1
  40b95c:	sxtw	x1, w1
  40b960:	ldr	w6, [x15, x1, lsl #2]
  40b964:	mov	w2, w1
  40b968:	cmp	w12, w6
  40b96c:	b.lt	40b9b8 <fchown@plt+0x9c08>  // b.tstop
  40b970:	sbfiz	x6, x6, #2, #32
  40b974:	sub	x1, x1, #0x1
  40b978:	add	x13, x4, x6
  40b97c:	ldrh	w8, [x13, #2]
  40b980:	cmp	w8, w3
  40b984:	b.eq	40b99c <fchown@plt+0x9bec>  // b.none
  40b988:	ldrh	w6, [x4, x6]
  40b98c:	sub	x8, x5, w8, uxth
  40b990:	mov	w14, #0x1                   	// #1
  40b994:	strh	w3, [x13, #2]
  40b998:	madd	x7, x8, x6, x7
  40b99c:	subs	w9, w9, #0x1
  40b9a0:	b.ne	40b960 <fchown@plt+0x9bb0>  // b.any
  40b9a4:	sub	x5, x5, #0x1
  40b9a8:	mov	w3, w10
  40b9ac:	cbz	w10, 40b7a0 <fchown@plt+0x99f0>
  40b9b0:	sub	w10, w10, #0x1
  40b9b4:	b	40b950 <fchown@plt+0x9ba0>
  40b9b8:	sub	x1, x1, #0x1
  40b9bc:	b	40b960 <fchown@plt+0x9bb0>
  40b9c0:	sxtw	x6, w10
  40b9c4:	b	40b720 <fchown@plt+0x9970>
  40b9c8:	mov	x8, x13
  40b9cc:	mov	x6, x27
  40b9d0:	b	40b720 <fchown@plt+0x9970>
  40b9d4:	mov	x8, x15
  40b9d8:	mov	x6, x28
  40b9dc:	b	40b720 <fchown@plt+0x9970>
  40b9e0:	mov	x8, x17
  40b9e4:	ldr	x6, [sp, #96]
  40b9e8:	b	40b720 <fchown@plt+0x9970>
  40b9ec:	mov	w3, #0x0                   	// #0
  40b9f0:	add	x4, x18, #0x4a0
  40b9f4:	sxtw	x1, w3
  40b9f8:	mov	w9, #0x1                   	// #1
  40b9fc:	ldr	x10, [x18, #4072]
  40ba00:	ldr	x2, [x18, #4080]
  40ba04:	cbnz	x8, 40b2b0 <fchown@plt+0x9500>
  40ba08:	mov	x2, x4
  40ba0c:	mov	w7, w9
  40ba10:	add	x4, x2, x1, lsl #2
  40ba14:	add	x5, x18, #0xda0
  40ba18:	mov	x6, x4
  40ba1c:	cmp	w19, #0x1
  40ba20:	b.le	40bb00 <fchown@plt+0x9d50>
  40ba24:	str	wzr, [x4, #4]
  40ba28:	add	x1, x1, #0x1
  40ba2c:	strh	w7, [x0]
  40ba30:	cmp	w1, #0x1
  40ba34:	strb	wzr, [x18, #3488]
  40ba38:	b.le	40ba10 <fchown@plt+0x9c60>
  40ba3c:	cmp	w3, #0x1
  40ba40:	mov	w1, #0x1                   	// #1
  40ba44:	sub	w1, w1, w3
  40ba48:	sub	x10, x10, #0x1
  40ba4c:	csel	w28, w1, wzr, le
  40ba50:	add	w3, w3, #0x1
  40ba54:	csneg	x1, xzr, x1, gt
  40ba58:	add	w28, w28, w3
  40ba5c:	add	x10, x1, x10
  40ba60:	str	w28, [x18, #3476]
  40ba64:	str	x10, [x18, #4072]
  40ba68:	b	40b314 <fchown@plt+0x9564>
  40ba6c:	mov	w9, w22
  40ba70:	mov	x7, x16
  40ba74:	add	x14, x18, #0x4a0
  40ba78:	sub	x13, x11, #0x100
  40ba7c:	nop
  40ba80:	ldr	w5, [x14, x2, lsl #2]
  40ba84:	sbfiz	x8, x5, #2, #32
  40ba88:	add	x6, x4, x8
  40ba8c:	ldrh	w1, [x6, #2]
  40ba90:	add	x1, x4, x1, lsl #2
  40ba94:	ldrh	w1, [x1, #2]
  40ba98:	add	w1, w1, #0x1
  40ba9c:	cmp	w3, w1
  40baa0:	b.ge	40baac <fchown@plt+0x9cfc>  // b.tcont
  40baa4:	add	w9, w9, #0x1
  40baa8:	mov	w1, w3
  40baac:	strh	w1, [x6, #2]
  40bab0:	cmp	w12, w5
  40bab4:	sxtw	x6, w1
  40bab8:	b.lt	40bae8 <fchown@plt+0x9d38>  // b.tstop
  40babc:	sub	w17, w5, w10
  40bac0:	cmp	w10, w5
  40bac4:	ldrh	w5, [x13, x6, lsl #1]
  40bac8:	add	w5, w5, #0x1
  40bacc:	strh	w5, [x13, x6, lsl #1]
  40bad0:	b.gt	40badc <fchown@plt+0x9d2c>
  40bad4:	ldr	w5, [x15, w17, sxtw #2]
  40bad8:	add	w1, w1, w5
  40badc:	ldrh	w5, [x4, x8]
  40bae0:	mov	w17, #0x1                   	// #1
  40bae4:	smaddl	x7, w1, w5, x7
  40bae8:	add	x2, x2, #0x1
  40baec:	cmp	w2, #0x23c
  40baf0:	b.le	40ba80 <fchown@plt+0x9cd0>
  40baf4:	cbz	w17, 40bb3c <fchown@plt+0x9d8c>
  40baf8:	str	x7, [x18, #4072]
  40bafc:	b	40b5c4 <fchown@plt+0x9814>
  40bb00:	add	w19, w19, #0x1
  40bb04:	str	w19, [x6, #4]
  40bb08:	add	x1, x1, #0x1
  40bb0c:	sbfiz	x4, x19, #2, #32
  40bb10:	cmp	w1, #0x1
  40bb14:	strh	w7, [x0, x4]
  40bb18:	strb	wzr, [x5, w19, sxtw]
  40bb1c:	b.le	40ba10 <fchown@plt+0x9c60>
  40bb20:	b	40ba3c <fchown@plt+0x9c8c>
  40bb24:	mov	x8, x6
  40bb28:	ldr	x6, [sp, #104]
  40bb2c:	b	40b720 <fchown@plt+0x9970>
  40bb30:	mov	x8, x6
  40bb34:	ldr	x6, [sp, #112]
  40bb38:	b	40b720 <fchown@plt+0x9970>
  40bb3c:	mov	x7, x16
  40bb40:	b	40b5c4 <fchown@plt+0x9814>
  40bb44:	mov	x8, x6
  40bb48:	ldr	x6, [sp, #120]
  40bb4c:	b	40b720 <fchown@plt+0x9970>
  40bb50:	mov	x8, x21
  40bb54:	sxtw	x6, w26
  40bb58:	b	40b720 <fchown@plt+0x9970>
  40bb5c:	mov	x8, x6
  40bb60:	mov	x6, x21
  40bb64:	b	40b720 <fchown@plt+0x9970>
  40bb68:	mov	w19, #0xffffffff            	// #-1
  40bb6c:	mov	w3, #0x0                   	// #0
  40bb70:	b	40b294 <fchown@plt+0x94e4>
  40bb74:	nop
  40bb78:	stp	x29, x30, [sp, #-128]!
  40bb7c:	mov	x29, sp
  40bb80:	stp	x21, x22, [sp, #32]
  40bb84:	adrp	x21, 429000 <stdin@@GLIBC_2.17+0x19c0>
  40bb88:	add	x21, x21, #0x120
  40bb8c:	ldurh	w1, [x21, #-190]
  40bb90:	stp	x0, xzr, [x21, #-224]
  40bb94:	stur	xzr, [x21, #-208]
  40bb98:	cbnz	w1, 40bf60 <fchown@plt+0xa1b0>
  40bb9c:	adrp	x22, 428000 <stdin@@GLIBC_2.17+0x9c0>
  40bba0:	add	x22, x22, #0x20
  40bba4:	stp	x23, x24, [sp, #48]
  40bba8:	adrp	x24, 427000 <fchown@plt+0x25250>
  40bbac:	add	x24, x24, #0x450
  40bbb0:	stp	x25, x26, [sp, #64]
  40bbb4:	add	x26, x22, #0x1a0
  40bbb8:	add	x25, x22, #0xa0
  40bbbc:	mov	w23, #0x1                   	// #1
  40bbc0:	stp	x19, x20, [sp, #16]
  40bbc4:	mov	x20, #0x0                   	// #0
  40bbc8:	mov	w19, #0x0                   	// #0
  40bbcc:	stp	x27, x28, [sp, #80]
  40bbd0:	ldr	w3, [x24, x20, lsl #2]
  40bbd4:	str	w19, [x26, x20, lsl #2]
  40bbd8:	mov	w1, w20
  40bbdc:	add	x0, x25, w19, sxtw
  40bbe0:	add	x20, x20, #0x1
  40bbe4:	lsl	w3, w23, w3
  40bbe8:	sub	w2, w3, #0x1
  40bbec:	cmp	w3, #0x0
  40bbf0:	b.le	40bc00 <fchown@plt+0x9e50>
  40bbf4:	add	w19, w19, w3
  40bbf8:	add	x2, x2, #0x1
  40bbfc:	bl	401ad0 <memset@plt>
  40bc00:	cmp	x20, #0x1c
  40bc04:	b.ne	40bbd0 <fchown@plt+0x9e20>  // b.any
  40bc08:	sub	w0, w19, #0x1
  40bc0c:	add	x1, x22, #0xa0
  40bc10:	add	x28, x22, #0x420
  40bc14:	add	x27, x24, #0x80
  40bc18:	add	x26, x22, #0x220
  40bc1c:	mov	x19, #0x0                   	// #0
  40bc20:	mov	w23, #0x0                   	// #0
  40bc24:	mov	w25, #0x1                   	// #1
  40bc28:	strb	w20, [x1, w0, sxtw]
  40bc2c:	nop
  40bc30:	ldr	w3, [x27, x19, lsl #2]
  40bc34:	mov	w1, w19
  40bc38:	str	w23, [x28, x19, lsl #2]
  40bc3c:	add	x0, x26, w23, sxtw
  40bc40:	add	x19, x19, #0x1
  40bc44:	lsl	w3, w25, w3
  40bc48:	sub	w2, w3, #0x1
  40bc4c:	cmp	w3, #0x0
  40bc50:	b.le	40bc60 <fchown@plt+0x9eb0>
  40bc54:	add	w23, w23, w3
  40bc58:	add	x2, x2, #0x1
  40bc5c:	bl	401ad0 <memset@plt>
  40bc60:	cmp	x19, #0x10
  40bc64:	b.ne	40bc30 <fchown@plt+0x9e80>  // b.any
  40bc68:	asr	w23, w23, #7
  40bc6c:	add	x24, x24, #0x80
  40bc70:	add	x25, x22, #0x420
  40bc74:	add	x26, x22, #0x220
  40bc78:	mov	w20, #0x1                   	// #1
  40bc7c:	nop
  40bc80:	ldr	w3, [x24, x19, lsl #2]
  40bc84:	lsl	w1, w23, #7
  40bc88:	str	w1, [x25, x19, lsl #2]
  40bc8c:	sxtw	x0, w23
  40bc90:	sub	w3, w3, #0x7
  40bc94:	mov	w1, w19
  40bc98:	add	x0, x0, #0x100
  40bc9c:	add	x19, x19, #0x1
  40bca0:	lsl	w3, w20, w3
  40bca4:	sub	w2, w3, #0x1
  40bca8:	cmp	w3, #0x0
  40bcac:	b.le	40bcc0 <fchown@plt+0x9f10>
  40bcb0:	add	w23, w23, w3
  40bcb4:	add	x2, x2, #0x1
  40bcb8:	add	x0, x26, x0
  40bcbc:	bl	401ad0 <memset@plt>
  40bcc0:	cmp	x19, #0x1e
  40bcc4:	b.ne	40bc80 <fchown@plt+0x9ed0>  // b.any
  40bcc8:	sub	x20, x21, #0x40
  40bccc:	add	x2, x21, #0x202
  40bcd0:	add	x0, x20, #0x2
  40bcd4:	mov	x19, x20
  40bcd8:	mov	w1, #0x8                   	// #8
  40bcdc:	stp	xzr, xzr, [x21, #-256]
  40bce0:	stp	xzr, xzr, [x21, #-240]
  40bce4:	nop
  40bce8:	strh	w1, [x0], #4
  40bcec:	cmp	x2, x0
  40bcf0:	b.ne	40bce8 <fchown@plt+0x9f38>  // b.any
  40bcf4:	ldurh	w4, [x21, #-238]
  40bcf8:	add	x0, x21, #0x202
  40bcfc:	add	x2, x20, #0x402
  40bd00:	mov	w1, #0x9                   	// #9
  40bd04:	nop
  40bd08:	strh	w1, [x0], #4
  40bd0c:	cmp	x2, x0
  40bd10:	b.ne	40bd08 <fchown@plt+0x9f58>  // b.any
  40bd14:	ldurh	w3, [x21, #-242]
  40bd18:	add	w4, w4, #0x70
  40bd1c:	add	x0, x21, #0x3c2
  40bd20:	add	x2, x20, #0x462
  40bd24:	and	w4, w4, #0xffff
  40bd28:	mov	w1, #0x7                   	// #7
  40bd2c:	sturh	w4, [x21, #-238]
  40bd30:	strh	w1, [x0], #4
  40bd34:	cmp	x2, x0
  40bd38:	b.ne	40bd30 <fchown@plt+0x9f80>  // b.any
  40bd3c:	ldurh	w6, [x21, #-256]
  40bd40:	add	w2, w3, #0x18
  40bd44:	ldurh	w1, [x21, #-254]
  40bd48:	and	w2, w2, #0xffff
  40bd4c:	ldurh	w7, [x21, #-252]
  40bd50:	mov	w0, #0x98                  	// #152
  40bd54:	ubfiz	w5, w6, #1, #15
  40bd58:	ldurh	w11, [x21, #-250]
  40bd5c:	add	w5, w5, w1
  40bd60:	ubfiz	w15, w6, #1, #15
  40bd64:	ldurh	w9, [x21, #-248]
  40bd68:	add	x20, x20, #0x480
  40bd6c:	ubfiz	w3, w5, #1, #15
  40bd70:	ubfiz	w13, w5, #1, #15
  40bd74:	add	w3, w3, w7
  40bd78:	ldurh	w16, [x21, #-246]
  40bd7c:	ldurh	w14, [x21, #-244]
  40bd80:	add	x23, sp, #0x60
  40bd84:	ubfiz	w6, w3, #1, #15
  40bd88:	sturh	w2, [x21, #-242]
  40bd8c:	add	w6, w6, w11
  40bd90:	sturh	w0, [x21, #-240]
  40bd94:	ldurh	w10, [x21, #-236]
  40bd98:	ubfiz	w12, w3, #1, #15
  40bd9c:	ubfiz	w5, w6, #1, #15
  40bda0:	ubfiz	w11, w6, #1, #15
  40bda4:	add	w5, w5, w9
  40bda8:	strh	w11, [sp, #104]
  40bdac:	ldurh	w8, [x21, #-234]
  40bdb0:	mov	w3, #0x8                   	// #8
  40bdb4:	ubfiz	w6, w5, #1, #15
  40bdb8:	ubfiz	w9, w5, #1, #15
  40bdbc:	add	w6, w6, w16
  40bdc0:	ldurh	w7, [x21, #-232]
  40bdc4:	strh	w15, [sp, #98]
  40bdc8:	ubfiz	w5, w6, #1, #15
  40bdcc:	ubfiz	w6, w6, #1, #15
  40bdd0:	add	w5, w5, w14
  40bdd4:	strh	w6, [sp, #108]
  40bdd8:	strh	w13, [sp, #100]
  40bddc:	ubfiz	w11, w5, #1, #15
  40bde0:	ubfiz	w5, w5, #1, #15
  40bde4:	add	w2, w2, w11
  40bde8:	strh	w12, [sp, #102]
  40bdec:	strh	w9, [sp, #106]
  40bdf0:	ubfiz	w6, w2, #1, #15
  40bdf4:	ubfiz	w2, w2, #1, #15
  40bdf8:	add	w0, w0, w6
  40bdfc:	strh	w2, [sp, #112]
  40be00:	strh	w5, [sp, #110]
  40be04:	ubfiz	w0, w0, #1, #15
  40be08:	strh	w0, [sp, #114]
  40be0c:	strh	w3, [x21, #1058]
  40be10:	add	w0, w4, w0, uxth
  40be14:	strh	w3, [x21, #1062]
  40be18:	strh	w3, [x21, #1066]
  40be1c:	ubfiz	w4, w0, #1, #15
  40be20:	ubfiz	w0, w0, #1, #15
  40be24:	add	w4, w4, w10
  40be28:	strh	w0, [sp, #116]
  40be2c:	strh	w3, [x21, #1070]
  40be30:	ubfiz	w2, w4, #1, #15
  40be34:	ubfiz	w4, w4, #1, #15
  40be38:	add	w2, w2, w8
  40be3c:	strh	w4, [sp, #118]
  40be40:	strh	w3, [x21, #1074]
  40be44:	ubfiz	w0, w2, #1, #15
  40be48:	ubfiz	w2, w2, #1, #15
  40be4c:	add	w0, w0, w7
  40be50:	strh	w2, [sp, #120]
  40be54:	strh	w3, [x21, #1078]
  40be58:	strh	w3, [x21, #1082]
  40be5c:	ubfiz	w2, w0, #1, #15
  40be60:	strh	w3, [x21, #1086]
  40be64:	ubfiz	w0, w0, #1, #15
  40be68:	strh	w2, [sp, #122]
  40be6c:	ldurh	w1, [x21, #-230]
  40be70:	ldurh	w2, [x21, #-228]
  40be74:	add	w0, w0, w1
  40be78:	ubfiz	w1, w0, #1, #15
  40be7c:	ubfiz	w0, w0, #1, #15
  40be80:	add	w1, w1, w2
  40be84:	strh	w0, [sp, #124]
  40be88:	ubfiz	w0, w1, #1, #15
  40be8c:	strh	w0, [sp, #126]
  40be90:	ldrh	w1, [x19, #2]
  40be94:	sbfiz	x2, x1, #1, #32
  40be98:	cbz	w1, 40beb0 <fchown@plt+0xa100>
  40be9c:	ldrh	w0, [x23, x2]
  40bea0:	add	w3, w0, #0x1
  40bea4:	strh	w3, [x23, x2]
  40bea8:	bl	402840 <fchown@plt+0xa90>
  40beac:	strh	w0, [x19]
  40beb0:	add	x19, x19, #0x4
  40beb4:	cmp	x19, x20
  40beb8:	b.ne	40be90 <fchown@plt+0xa0e0>  // b.any
  40bebc:	sub	x20, x21, #0xc0
  40bec0:	mov	w19, #0x0                   	// #0
  40bec4:	mov	w23, #0x5                   	// #5
  40bec8:	strh	w23, [x20, #2]
  40becc:	mov	w0, w19
  40bed0:	mov	w1, #0x5                   	// #5
  40bed4:	add	w19, w19, #0x1
  40bed8:	bl	402840 <fchown@plt+0xa90>
  40bedc:	strh	w0, [x20], #4
  40bee0:	cmp	w19, #0x1e
  40bee4:	b.ne	40bec8 <fchown@plt+0xa118>  // b.any
  40bee8:	add	x0, x21, #0x440
  40beec:	add	x1, x21, #0x8b8
  40bef0:	strh	wzr, [x0], #4
  40bef4:	cmp	x0, x1
  40bef8:	b.ne	40bef0 <fchown@plt+0xa140>  // b.any
  40befc:	add	x0, x21, #0xd40
  40bf00:	add	x1, x21, #0xdb8
  40bf04:	nop
  40bf08:	strh	wzr, [x0], #4
  40bf0c:	cmp	x0, x1
  40bf10:	b.ne	40bf08 <fchown@plt+0xa158>  // b.any
  40bf14:	mov	x0, x22
  40bf18:	add	x1, x22, #0x4c
  40bf1c:	nop
  40bf20:	strh	wzr, [x0], #4
  40bf24:	cmp	x0, x1
  40bf28:	b.ne	40bf20 <fchown@plt+0xa170>  // b.any
  40bf2c:	ldp	x19, x20, [sp, #16]
  40bf30:	mov	w0, #0x1                   	// #1
  40bf34:	ldp	x23, x24, [sp, #48]
  40bf38:	str	wzr, [x22, #156]
  40bf3c:	ldp	x25, x26, [sp, #64]
  40bf40:	strh	w0, [x21, #2112]
  40bf44:	ldp	x27, x28, [sp, #80]
  40bf48:	str	wzr, [x21, #3636]
  40bf4c:	str	wzr, [x21, #3640]
  40bf50:	strb	wzr, [x21, #3644]
  40bf54:	strb	w0, [x21, #3645]
  40bf58:	str	xzr, [x22, #4072]
  40bf5c:	str	xzr, [x22, #4080]
  40bf60:	ldp	x21, x22, [sp, #32]
  40bf64:	ldp	x29, x30, [sp], #128
  40bf68:	ret
  40bf6c:	nop
  40bf70:	stp	x29, x30, [sp, #-96]!
  40bf74:	adrp	x4, 429000 <stdin@@GLIBC_2.17+0x19c0>
  40bf78:	add	x4, x4, #0xf60
  40bf7c:	mov	x29, sp
  40bf80:	stp	x19, x20, [sp, #16]
  40bf84:	adrp	x19, 429000 <stdin@@GLIBC_2.17+0x19c0>
  40bf88:	add	x19, x19, #0x120
  40bf8c:	stp	x21, x22, [sp, #32]
  40bf90:	mov	w20, w3
  40bf94:	mov	x21, x0
  40bf98:	ldr	w5, [x19, #3636]
  40bf9c:	mov	w0, #0xffff                	// #65535
  40bfa0:	ldur	x11, [x19, #-224]
  40bfa4:	stp	x23, x24, [sp, #48]
  40bfa8:	ldrb	w6, [x19, #3644]
  40bfac:	stp	x25, x26, [sp, #64]
  40bfb0:	mov	x25, x1
  40bfb4:	ldrh	w1, [x11]
  40bfb8:	stp	x27, x28, [sp, #80]
  40bfbc:	mov	w22, w2
  40bfc0:	cmp	w1, w0
  40bfc4:	strb	w6, [x4, x5]
  40bfc8:	b.ne	40c218 <fchown@plt+0xa468>  // b.any
  40bfcc:	add	x0, x19, #0x45c
  40bfd0:	add	x8, x19, #0x47c
  40bfd4:	add	x13, x19, #0x49c
  40bfd8:	add	x6, x19, #0x4bc
  40bfdc:	add	x4, x19, #0x4dc
  40bfe0:	add	x3, x19, #0x4fc
  40bfe4:	ld2	{v4.8h, v5.8h}, [x0]
  40bfe8:	add	x0, x19, #0x640
  40bfec:	add	x9, x19, #0x51c
  40bff0:	add	x15, x19, #0x660
  40bff4:	add	x2, x19, #0x53c
  40bff8:	add	x14, x19, #0x680
  40bffc:	uxtl	v1.4s, v4.4h
  40c000:	add	x7, x19, #0x55c
  40c004:	ld2	{v2.8h, v3.8h}, [x0]
  40c008:	add	x12, x19, #0x6a0
  40c00c:	add	x1, x19, #0x57c
  40c010:	add	x5, x19, #0x6c0
  40c014:	uaddw2	v1.4s, v1.4s, v4.8h
  40c018:	add	x0, x19, #0x59c
  40c01c:	ld2	{v4.8h, v5.8h}, [x8]
  40c020:	add	x10, x19, #0x6e0
  40c024:	uxtl	v0.4s, v2.4h
  40c028:	add	x8, x19, #0x700
  40c02c:	add	x16, x19, #0x5bc
  40c030:	ldrh	w17, [x19, #1088]
  40c034:	uaddw	v1.4s, v1.4s, v4.4h
  40c038:	uaddw2	v0.4s, v0.4s, v2.8h
  40c03c:	ld2	{v2.8h, v3.8h}, [x15]
  40c040:	add	x15, x19, #0x5dc
  40c044:	uaddw2	v1.4s, v1.4s, v4.8h
  40c048:	ld2	{v4.8h, v5.8h}, [x13]
  40c04c:	add	x13, x19, #0x720
  40c050:	uaddw	v0.4s, v0.4s, v2.4h
  40c054:	uaddw	v1.4s, v1.4s, v4.4h
  40c058:	uaddw2	v0.4s, v0.4s, v2.8h
  40c05c:	ld2	{v2.8h, v3.8h}, [x14]
  40c060:	add	x14, x19, #0x5fc
  40c064:	uaddw2	v1.4s, v1.4s, v4.8h
  40c068:	ld2	{v4.8h, v5.8h}, [x6]
  40c06c:	add	x6, x19, #0x740
  40c070:	uaddw	v0.4s, v0.4s, v2.4h
  40c074:	uaddw	v1.4s, v1.4s, v4.4h
  40c078:	uaddw2	v0.4s, v0.4s, v2.8h
  40c07c:	ld2	{v2.8h, v3.8h}, [x12]
  40c080:	add	x12, x19, #0x760
  40c084:	uaddw2	v1.4s, v1.4s, v4.8h
  40c088:	ld2	{v4.8h, v5.8h}, [x4]
  40c08c:	add	x4, x19, #0x61c
  40c090:	uaddw	v0.4s, v0.4s, v2.4h
  40c094:	uaddw	v1.4s, v1.4s, v4.4h
  40c098:	uaddw2	v0.4s, v0.4s, v2.8h
  40c09c:	ld2	{v2.8h, v3.8h}, [x5]
  40c0a0:	add	x5, x19, #0x780
  40c0a4:	uaddw2	v1.4s, v1.4s, v4.8h
  40c0a8:	ld2	{v4.8h, v5.8h}, [x3]
  40c0ac:	uaddw	v0.4s, v0.4s, v2.4h
  40c0b0:	ldrh	w3, [x19, #1092]
  40c0b4:	uaddw	v1.4s, v1.4s, v4.4h
  40c0b8:	add	w3, w17, w3
  40c0bc:	ldrh	w17, [x19, #1096]
  40c0c0:	uaddw2	v0.4s, v0.4s, v2.8h
  40c0c4:	ld2	{v2.8h, v3.8h}, [x10]
  40c0c8:	add	x10, x19, #0x7a0
  40c0cc:	uaddw2	v1.4s, v1.4s, v4.8h
  40c0d0:	ld2	{v4.8h, v5.8h}, [x9]
  40c0d4:	add	x9, x19, #0x7c0
  40c0d8:	uaddw	v0.4s, v0.4s, v2.4h
  40c0dc:	uaddw	v1.4s, v1.4s, v4.4h
  40c0e0:	uaddw2	v0.4s, v0.4s, v2.8h
  40c0e4:	ld2	{v2.8h, v3.8h}, [x8]
  40c0e8:	add	x8, x19, #0x7e0
  40c0ec:	uaddw2	v1.4s, v1.4s, v4.8h
  40c0f0:	ld2	{v4.8h, v5.8h}, [x2]
  40c0f4:	uaddw	v0.4s, v0.4s, v2.4h
  40c0f8:	ldrh	w2, [x19, #1100]
  40c0fc:	uaddw	v1.4s, v1.4s, v4.4h
  40c100:	add	w2, w17, w2
  40c104:	uaddw2	v0.4s, v0.4s, v2.8h
  40c108:	ld2	{v2.8h, v3.8h}, [x13]
  40c10c:	uaddw2	v1.4s, v1.4s, v4.8h
  40c110:	ldrh	w13, [x19, #1104]
  40c114:	ld2	{v4.8h, v5.8h}, [x7]
  40c118:	add	x7, x19, #0x800
  40c11c:	uaddw	v0.4s, v0.4s, v2.4h
  40c120:	uaddw	v1.4s, v1.4s, v4.4h
  40c124:	uaddw2	v0.4s, v0.4s, v2.8h
  40c128:	ld2	{v2.8h, v3.8h}, [x6]
  40c12c:	add	x6, x19, #0x820
  40c130:	uaddw2	v1.4s, v1.4s, v4.8h
  40c134:	ld2	{v4.8h, v5.8h}, [x1]
  40c138:	uaddw	v0.4s, v0.4s, v2.4h
  40c13c:	ldrh	w1, [x19, #1108]
  40c140:	uaddw	v1.4s, v1.4s, v4.4h
  40c144:	add	w1, w13, w1
  40c148:	ldrh	w13, [x19, #1112]
  40c14c:	uaddw2	v0.4s, v0.4s, v2.8h
  40c150:	uaddw2	v1.4s, v1.4s, v4.8h
  40c154:	ld2	{v4.8h, v5.8h}, [x0]
  40c158:	ldrh	w0, [x19, #1596]
  40c15c:	uaddw	v1.4s, v1.4s, v4.4h
  40c160:	uaddw2	v1.4s, v1.4s, v4.8h
  40c164:	ld2	{v4.8h, v5.8h}, [x16]
  40c168:	uaddw	v1.4s, v1.4s, v4.4h
  40c16c:	uaddw2	v1.4s, v1.4s, v4.8h
  40c170:	ld2	{v4.8h, v5.8h}, [x15]
  40c174:	uaddw	v1.4s, v1.4s, v4.4h
  40c178:	uaddw2	v1.4s, v1.4s, v4.8h
  40c17c:	ld2	{v4.8h, v5.8h}, [x14]
  40c180:	uaddw	v1.4s, v1.4s, v4.4h
  40c184:	uaddw2	v1.4s, v1.4s, v4.8h
  40c188:	ld2	{v4.8h, v5.8h}, [x4]
  40c18c:	ld2	{v2.8h, v3.8h}, [x12]
  40c190:	uaddw	v1.4s, v1.4s, v4.4h
  40c194:	uaddw	v0.4s, v0.4s, v2.4h
  40c198:	uaddw2	v1.4s, v1.4s, v4.8h
  40c19c:	uaddw2	v0.4s, v0.4s, v2.8h
  40c1a0:	ld2	{v2.8h, v3.8h}, [x5]
  40c1a4:	addv	s1, v1.4s
  40c1a8:	uaddw	v0.4s, v0.4s, v2.4h
  40c1ac:	mov	w5, v1.s[0]
  40c1b0:	uaddw2	v0.4s, v0.4s, v2.8h
  40c1b4:	ld2	{v2.8h, v3.8h}, [x10]
  40c1b8:	add	w5, w0, w5
  40c1bc:	uaddw	v0.4s, v0.4s, v2.4h
  40c1c0:	uaddw2	v0.4s, v0.4s, v2.8h
  40c1c4:	ld2	{v2.8h, v3.8h}, [x9]
  40c1c8:	uaddw	v0.4s, v0.4s, v2.4h
  40c1cc:	uaddw2	v0.4s, v0.4s, v2.8h
  40c1d0:	ld2	{v2.8h, v3.8h}, [x8]
  40c1d4:	uaddw	v0.4s, v0.4s, v2.4h
  40c1d8:	uaddw2	v0.4s, v0.4s, v2.8h
  40c1dc:	ld2	{v2.8h, v3.8h}, [x7]
  40c1e0:	uaddw	v0.4s, v0.4s, v2.4h
  40c1e4:	uaddw2	v0.4s, v0.4s, v2.8h
  40c1e8:	ld2	{v2.8h, v3.8h}, [x6]
  40c1ec:	uaddw	v0.4s, v0.4s, v2.4h
  40c1f0:	uaddw2	v0.4s, v0.4s, v2.8h
  40c1f4:	addv	s0, v0.4s
  40c1f8:	mov	w4, v0.s[0]
  40c1fc:	add	w4, w4, w3
  40c200:	add	w4, w4, w2
  40c204:	add	w4, w4, w1
  40c208:	add	w4, w4, w13
  40c20c:	cmp	w4, w5, lsr #2
  40c210:	cset	w0, ls  // ls = plast
  40c214:	strh	w0, [x11]
  40c218:	adrp	x24, 427000 <fchown@plt+0x25250>
  40c21c:	add	x24, x24, #0x450
  40c220:	add	x26, x24, #0xf8
  40c224:	add	x23, x24, #0x120
  40c228:	mov	x0, x26
  40c22c:	bl	40b1d8 <fchown@plt+0x9428>
  40c230:	mov	x0, x23
  40c234:	bl	40b1d8 <fchown@plt+0x9428>
  40c238:	ldr	w1, [x24, #284]
  40c23c:	add	x0, x19, #0x440
  40c240:	adrp	x23, 428000 <stdin@@GLIBC_2.17+0x9c0>
  40c244:	add	x23, x23, #0x20
  40c248:	bl	40aca0 <fchown@plt+0x8ef0>
  40c24c:	ldr	w1, [x24, #324]
  40c250:	add	x0, x19, #0xd40
  40c254:	bl	40aca0 <fchown@plt+0x8ef0>
  40c258:	add	x0, x24, #0x148
  40c25c:	bl	40b1d8 <fchown@plt+0x9428>
  40c260:	ldrh	w0, [x23, #62]
  40c264:	cbnz	w0, 40c560 <fchown@plt+0xa7b0>
  40c268:	ldrh	w0, [x23, #6]
  40c26c:	cbnz	w0, 40c578 <fchown@plt+0xa7c8>
  40c270:	ldrh	w0, [x23, #58]
  40c274:	cbnz	w0, 40c588 <fchown@plt+0xa7d8>
  40c278:	ldrh	w0, [x23, #10]
  40c27c:	cbnz	w0, 40c590 <fchown@plt+0xa7e0>
  40c280:	ldrh	w0, [x23, #54]
  40c284:	cbnz	w0, 40c598 <fchown@plt+0xa7e8>
  40c288:	ldrh	w0, [x23, #14]
  40c28c:	cbnz	w0, 40c5a0 <fchown@plt+0xa7f0>
  40c290:	ldrh	w0, [x23, #50]
  40c294:	cbnz	w0, 40c5a8 <fchown@plt+0xa7f8>
  40c298:	ldrh	w0, [x23, #18]
  40c29c:	cbnz	w0, 40c5b0 <fchown@plt+0xa800>
  40c2a0:	ldrh	w0, [x23, #46]
  40c2a4:	cbnz	w0, 40c5b8 <fchown@plt+0xa808>
  40c2a8:	ldrh	w0, [x23, #22]
  40c2ac:	cbnz	w0, 40c5c0 <fchown@plt+0xa810>
  40c2b0:	ldrh	w0, [x23, #42]
  40c2b4:	cbnz	w0, 40c5c8 <fchown@plt+0xa818>
  40c2b8:	ldrh	w0, [x23, #26]
  40c2bc:	cbnz	w0, 40c5d0 <fchown@plt+0xa820>
  40c2c0:	ldrh	w0, [x23, #38]
  40c2c4:	cbnz	w0, 40c580 <fchown@plt+0xa7d0>
  40c2c8:	ldrh	w0, [x23, #30]
  40c2cc:	cbnz	w0, 40c5d8 <fchown@plt+0xa828>
  40c2d0:	ldrh	w0, [x23, #34]
  40c2d4:	cbnz	w0, 40c5e0 <fchown@plt+0xa830>
  40c2d8:	ldrh	w0, [x23, #2]
  40c2dc:	mov	x2, #0x17                  	// #23
  40c2e0:	mov	w28, #0x2                   	// #2
  40c2e4:	cbnz	w0, 40c5e8 <fchown@plt+0xa838>
  40c2e8:	ldr	x1, [x23, #4072]
  40c2ec:	add	x26, x25, #0x4
  40c2f0:	ldr	x0, [x23, #4080]
  40c2f4:	add	x2, x2, x1
  40c2f8:	add	x3, x2, #0xa
  40c2fc:	str	x2, [x23, #4072]
  40c300:	add	x0, x0, #0xa
  40c304:	ldur	x1, [x19, #-216]
  40c308:	lsr	x0, x0, #3
  40c30c:	lsr	x2, x3, #3
  40c310:	add	x1, x1, x25
  40c314:	cmp	x2, x0
  40c318:	stur	x1, [x19, #-216]
  40c31c:	csel	x1, x2, x0, ls  // ls = plast
  40c320:	cmp	x21, #0x0
  40c324:	ccmp	x26, x1, #0x2, ne  // ne = any
  40c328:	mov	w1, #0x3                   	// #3
  40c32c:	b.ls	40c4b4 <fchown@plt+0xa704>  // b.plast
  40c330:	cmp	x2, x0
  40c334:	b.cs	40c4e4 <fchown@plt+0xa734>  // b.hs, b.nlast
  40c338:	add	w0, w20, #0x4
  40c33c:	bl	402710 <fchown@plt+0x960>
  40c340:	ldr	w26, [x24, #284]
  40c344:	mov	w1, #0x5                   	// #5
  40c348:	ldr	w27, [x24, #324]
  40c34c:	sub	w0, w26, #0x100
  40c350:	bl	402710 <fchown@plt+0x960>
  40c354:	mov	w0, w27
  40c358:	mov	w1, #0x5                   	// #5
  40c35c:	bl	402710 <fchown@plt+0x960>
  40c360:	sub	w0, w28, #0x3
  40c364:	mov	w1, #0x4                   	// #4
  40c368:	bl	402710 <fchown@plt+0x960>
  40c36c:	adrp	x0, 413000 <fchown@plt+0x11250>
  40c370:	add	x0, x0, #0x630
  40c374:	add	x24, x0, #0x1
  40c378:	add	x28, x24, w28, sxtw
  40c37c:	b	40c384 <fchown@plt+0xa5d4>
  40c380:	add	x24, x24, #0x1
  40c384:	ldrb	w0, [x0]
  40c388:	mov	w1, #0x3                   	// #3
  40c38c:	add	x0, x23, x0, lsl #2
  40c390:	ldrh	w0, [x0, #2]
  40c394:	bl	402710 <fchown@plt+0x960>
  40c398:	mov	x0, x24
  40c39c:	cmp	x28, x24
  40c3a0:	b.ne	40c380 <fchown@plt+0xa5d0>  // b.any
  40c3a4:	add	x24, x19, #0x440
  40c3a8:	mov	w1, w26
  40c3ac:	mov	x0, x24
  40c3b0:	add	x25, x19, #0xd40
  40c3b4:	bl	40add0 <fchown@plt+0x9020>
  40c3b8:	mov	w1, w27
  40c3bc:	mov	x0, x25
  40c3c0:	bl	40add0 <fchown@plt+0x9020>
  40c3c4:	mov	x1, x25
  40c3c8:	mov	x0, x24
  40c3cc:	bl	40af58 <fchown@plt+0x91a8>
  40c3d0:	ldr	x0, [x23, #4072]
  40c3d4:	ldur	x1, [x19, #-208]
  40c3d8:	add	x0, x0, #0x3
  40c3dc:	add	x0, x0, x1
  40c3e0:	stur	x0, [x19, #-208]
  40c3e4:	add	x0, x19, #0x440
  40c3e8:	add	x1, x19, #0x8b8
  40c3ec:	nop
  40c3f0:	strh	wzr, [x0], #4
  40c3f4:	cmp	x1, x0
  40c3f8:	b.ne	40c3f0 <fchown@plt+0xa640>  // b.any
  40c3fc:	add	x0, x19, #0xd40
  40c400:	add	x1, x19, #0xdb8
  40c404:	nop
  40c408:	strh	wzr, [x0], #4
  40c40c:	cmp	x1, x0
  40c410:	b.ne	40c408 <fchown@plt+0xa658>  // b.any
  40c414:	mov	x0, x23
  40c418:	add	x1, x23, #0x4c
  40c41c:	nop
  40c420:	strh	wzr, [x0], #4
  40c424:	cmp	x0, x1
  40c428:	b.ne	40c420 <fchown@plt+0xa670>  // b.any
  40c42c:	mov	w0, #0x1                   	// #1
  40c430:	str	wzr, [x23, #156]
  40c434:	strh	w0, [x19, #2112]
  40c438:	str	wzr, [x19, #3636]
  40c43c:	str	wzr, [x19, #3640]
  40c440:	strb	wzr, [x19, #3644]
  40c444:	strb	w0, [x19, #3645]
  40c448:	str	xzr, [x23, #4072]
  40c44c:	str	xzr, [x23, #4080]
  40c450:	cbnz	w20, 40c484 <fchown@plt+0xa6d4>
  40c454:	ldur	x0, [x19, #-208]
  40c458:	cbz	w22, 40c464 <fchown@plt+0xa6b4>
  40c45c:	tst	x0, #0x7
  40c460:	b.ne	40c510 <fchown@plt+0xa760>  // b.any
  40c464:	asr	x0, x0, #3
  40c468:	ldp	x19, x20, [sp, #16]
  40c46c:	ldp	x21, x22, [sp, #32]
  40c470:	ldp	x23, x24, [sp, #48]
  40c474:	ldp	x25, x26, [sp, #64]
  40c478:	ldp	x27, x28, [sp, #80]
  40c47c:	ldp	x29, x30, [sp], #96
  40c480:	ret
  40c484:	bl	402870 <fchown@plt+0xac0>
  40c488:	ldur	x0, [x19, #-208]
  40c48c:	ldp	x21, x22, [sp, #32]
  40c490:	add	x0, x0, #0x7
  40c494:	stur	x0, [x19, #-208]
  40c498:	asr	x0, x0, #3
  40c49c:	ldp	x19, x20, [sp, #16]
  40c4a0:	ldp	x23, x24, [sp, #48]
  40c4a4:	ldp	x25, x26, [sp, #64]
  40c4a8:	ldp	x27, x28, [sp, #80]
  40c4ac:	ldp	x29, x30, [sp], #96
  40c4b0:	ret
  40c4b4:	mov	w0, w20
  40c4b8:	bl	402710 <fchown@plt+0x960>
  40c4bc:	ldur	x3, [x19, #-208]
  40c4c0:	mov	w1, w25
  40c4c4:	mov	x0, x21
  40c4c8:	mov	w2, #0x1                   	// #1
  40c4cc:	add	x3, x3, #0xa
  40c4d0:	and	x3, x3, #0xfffffffffffffff8
  40c4d4:	add	x26, x3, x26, lsl #3
  40c4d8:	stur	x26, [x19, #-208]
  40c4dc:	bl	402988 <fchown@plt+0xbd8>
  40c4e0:	b	40c3e4 <fchown@plt+0xa634>
  40c4e4:	add	w0, w20, #0x2
  40c4e8:	bl	402710 <fchown@plt+0x960>
  40c4ec:	sub	x1, x19, #0xc0
  40c4f0:	add	x0, x1, #0x80
  40c4f4:	bl	40af58 <fchown@plt+0x91a8>
  40c4f8:	ldr	x0, [x23, #4080]
  40c4fc:	ldur	x1, [x19, #-208]
  40c500:	add	x0, x0, #0x3
  40c504:	add	x0, x0, x1
  40c508:	stur	x0, [x19, #-208]
  40c50c:	b	40c3e4 <fchown@plt+0xa634>
  40c510:	mov	w1, #0x3                   	// #3
  40c514:	mov	w0, #0x0                   	// #0
  40c518:	bl	402710 <fchown@plt+0x960>
  40c51c:	ldur	x3, [x19, #-208]
  40c520:	mov	x0, x21
  40c524:	mov	w2, #0x1                   	// #1
  40c528:	mov	w1, #0x0                   	// #0
  40c52c:	add	x3, x3, #0xa
  40c530:	and	x3, x3, #0xfffffffffffffff8
  40c534:	stur	x3, [x19, #-208]
  40c538:	bl	402988 <fchown@plt+0xbd8>
  40c53c:	ldur	x0, [x19, #-208]
  40c540:	ldp	x19, x20, [sp, #16]
  40c544:	asr	x0, x0, #3
  40c548:	ldp	x21, x22, [sp, #32]
  40c54c:	ldp	x23, x24, [sp, #48]
  40c550:	ldp	x25, x26, [sp, #64]
  40c554:	ldp	x27, x28, [sp, #80]
  40c558:	ldp	x29, x30, [sp], #96
  40c55c:	ret
  40c560:	mov	w28, #0x12                  	// #18
  40c564:	nop
  40c568:	add	w2, w28, w28, lsl #1
  40c56c:	add	w2, w2, #0x11
  40c570:	sxtw	x2, w2
  40c574:	b	40c2e8 <fchown@plt+0xa538>
  40c578:	mov	w28, #0x11                  	// #17
  40c57c:	b	40c568 <fchown@plt+0xa7b8>
  40c580:	mov	w28, #0x6                   	// #6
  40c584:	b	40c568 <fchown@plt+0xa7b8>
  40c588:	mov	w28, #0x10                  	// #16
  40c58c:	b	40c568 <fchown@plt+0xa7b8>
  40c590:	mov	w28, #0xf                   	// #15
  40c594:	b	40c568 <fchown@plt+0xa7b8>
  40c598:	mov	w28, #0xe                   	// #14
  40c59c:	b	40c568 <fchown@plt+0xa7b8>
  40c5a0:	mov	w28, #0xd                   	// #13
  40c5a4:	b	40c568 <fchown@plt+0xa7b8>
  40c5a8:	mov	w28, #0xc                   	// #12
  40c5ac:	b	40c568 <fchown@plt+0xa7b8>
  40c5b0:	mov	w28, #0xb                   	// #11
  40c5b4:	b	40c568 <fchown@plt+0xa7b8>
  40c5b8:	mov	w28, #0xa                   	// #10
  40c5bc:	b	40c568 <fchown@plt+0xa7b8>
  40c5c0:	mov	w28, #0x9                   	// #9
  40c5c4:	b	40c568 <fchown@plt+0xa7b8>
  40c5c8:	mov	w28, #0x8                   	// #8
  40c5cc:	b	40c568 <fchown@plt+0xa7b8>
  40c5d0:	mov	w28, #0x7                   	// #7
  40c5d4:	b	40c568 <fchown@plt+0xa7b8>
  40c5d8:	mov	w28, #0x5                   	// #5
  40c5dc:	b	40c568 <fchown@plt+0xa7b8>
  40c5e0:	mov	w28, #0x4                   	// #4
  40c5e4:	b	40c568 <fchown@plt+0xa7b8>
  40c5e8:	mov	w28, #0x3                   	// #3
  40c5ec:	b	40c568 <fchown@plt+0xa7b8>
  40c5f0:	adrp	x2, 428000 <stdin@@GLIBC_2.17+0x9c0>
  40c5f4:	add	x2, x2, #0x20
  40c5f8:	adrp	x3, 470000 <stdin@@GLIBC_2.17+0x489c0>
  40c5fc:	add	x3, x3, #0x4a8
  40c600:	adrp	x4, 429000 <stdin@@GLIBC_2.17+0x19c0>
  40c604:	add	x4, x4, #0x120
  40c608:	ldr	w6, [x2, #156]
  40c60c:	add	w7, w6, #0x1
  40c610:	str	w7, [x2, #156]
  40c614:	ldrb	w5, [x4, #3645]
  40c618:	strb	w1, [x3, w6, uxtw]
  40c61c:	cbnz	w0, 40c6f8 <fchown@plt+0xa948>
  40c620:	sbfiz	x1, x1, #2, #32
  40c624:	add	x2, x4, #0x440
  40c628:	ldrh	w0, [x2, x1]
  40c62c:	add	w0, w0, #0x1
  40c630:	strh	w0, [x2, x1]
  40c634:	ubfiz	w0, w5, #1, #7
  40c638:	strb	w0, [x4, #3645]
  40c63c:	tst	x7, #0x7
  40c640:	b.ne	40c66c <fchown@plt+0xa8bc>  // b.any
  40c644:	ldr	w1, [x4, #3636]
  40c648:	adrp	x0, 429000 <stdin@@GLIBC_2.17+0x19c0>
  40c64c:	add	x0, x0, #0xf60
  40c650:	ldrb	w3, [x4, #3644]
  40c654:	add	w5, w1, #0x1
  40c658:	mov	w2, #0x1                   	// #1
  40c65c:	str	w5, [x4, #3636]
  40c660:	strb	w3, [x0, w1, uxtw]
  40c664:	strb	wzr, [x4, #3644]
  40c668:	strb	w2, [x4, #3645]
  40c66c:	adrp	x0, 427000 <fchown@plt+0x25250>
  40c670:	ldr	w0, [x0, #836]
  40c674:	cmp	w0, #0x2
  40c678:	b.le	40c6d8 <fchown@plt+0xa928>
  40c67c:	tst	x7, #0xfff
  40c680:	b.ne	40c6d8 <fchown@plt+0xa928>  // b.any
  40c684:	adrp	x1, 42b000 <stdin@@GLIBC_2.17+0x39c0>
  40c688:	adrp	x0, 42b000 <stdin@@GLIBC_2.17+0x39c0>
  40c68c:	adrp	x5, 427000 <fchown@plt+0x25250>
  40c690:	add	x5, x5, #0x450
  40c694:	ldr	w8, [x1, #1080]
  40c698:	add	x5, x5, #0x80
  40c69c:	ubfiz	x2, x7, #3, #32
  40c6a0:	add	x6, x4, #0xd40
  40c6a4:	ldr	x9, [x0, #1088]
  40c6a8:	mov	x0, #0x0                   	// #0
  40c6ac:	nop
  40c6b0:	ldrsw	x1, [x0, x5]
  40c6b4:	ldrh	w3, [x0, x6]
  40c6b8:	add	x0, x0, #0x4
  40c6bc:	add	x1, x1, #0x5
  40c6c0:	cmp	x0, #0x78
  40c6c4:	madd	x2, x1, x3, x2
  40c6c8:	b.ne	40c6b0 <fchown@plt+0xa900>  // b.any
  40c6cc:	ldr	w0, [x4, #3640]
  40c6d0:	cmp	w0, w7, lsr #1
  40c6d4:	b.cc	40c780 <fchown@plt+0xa9d0>  // b.lo, b.ul, b.last
  40c6d8:	mov	w1, #0x7fff                	// #32767
  40c6dc:	mov	w0, #0x1                   	// #1
  40c6e0:	cmp	w7, w1
  40c6e4:	b.eq	40c6f4 <fchown@plt+0xa944>  // b.none
  40c6e8:	ldr	w0, [x4, #3640]
  40c6ec:	cmp	w0, #0x8, lsl #12
  40c6f0:	cset	w0, eq  // eq = none
  40c6f4:	ret
  40c6f8:	add	x8, x2, #0xa0
  40c6fc:	sub	w3, w0, #0x1
  40c700:	add	x6, x4, #0x440
  40c704:	cmp	w3, #0xff
  40c708:	ldrb	w0, [x8, w1, sxtw]
  40c70c:	mov	x1, x6
  40c710:	add	x0, x0, #0x101
  40c714:	lsl	x0, x0, #2
  40c718:	ldrh	w6, [x6, x0]
  40c71c:	add	w6, w6, #0x1
  40c720:	strh	w6, [x1, x0]
  40c724:	b.le	40c774 <fchown@plt+0xa9c4>
  40c728:	asr	w0, w3, #7
  40c72c:	add	x2, x2, #0x220
  40c730:	add	w0, w0, #0x100
  40c734:	ldrb	w0, [x2, w0, sxtw]
  40c738:	sbfiz	x0, x0, #2, #32
  40c73c:	add	x1, x4, #0xd40
  40c740:	ldr	w9, [x4, #3640]
  40c744:	adrp	x8, 44b000 <stdin@@GLIBC_2.17+0x239c0>
  40c748:	add	x8, x8, #0x860
  40c74c:	ldrb	w2, [x4, #3644]
  40c750:	ldrh	w6, [x1, x0]
  40c754:	add	w10, w9, #0x1
  40c758:	orr	w2, w5, w2
  40c75c:	str	w10, [x4, #3640]
  40c760:	add	w6, w6, #0x1
  40c764:	strh	w3, [x8, w9, uxtw #1]
  40c768:	strh	w6, [x1, x0]
  40c76c:	strb	w2, [x4, #3644]
  40c770:	b	40c634 <fchown@plt+0xa884>
  40c774:	add	x2, x2, #0x220
  40c778:	ldrb	w0, [x2, w3, sxtw]
  40c77c:	b	40c738 <fchown@plt+0xa988>
  40c780:	mov	w1, w8
  40c784:	lsr	x2, x2, #3
  40c788:	sub	x1, x1, x9
  40c78c:	mov	w0, #0x1                   	// #1
  40c790:	cmp	x2, x1, lsr #1
  40c794:	b.cs	40c6d8 <fchown@plt+0xa928>  // b.hs, b.nlast
  40c798:	ret
  40c79c:	nop
  40c7a0:	stp	x29, x30, [sp, #-80]!
  40c7a4:	mov	x29, sp
  40c7a8:	stp	x19, x20, [sp, #16]
  40c7ac:	adrp	x19, 42a000 <stdin@@GLIBC_2.17+0x29c0>
  40c7b0:	mov	w20, w0
  40c7b4:	ldrh	w2, [x19, #3936]
  40c7b8:	stp	x21, x22, [sp, #32]
  40c7bc:	add	x21, x19, #0xf60
  40c7c0:	lsl	w2, w2, w0
  40c7c4:	and	w2, w2, #0xffff
  40c7c8:	ldr	w1, [x21, #4]
  40c7cc:	strh	w2, [x19, #3936]
  40c7d0:	cmp	w1, w0
  40c7d4:	ldr	w0, [x21, #8]
  40c7d8:	b.ge	40c880 <fchown@plt+0xaad0>  // b.tcont
  40c7dc:	adrp	x22, 45b000 <stdin@@GLIBC_2.17+0x339c0>
  40c7e0:	add	x22, x22, #0x864
  40c7e4:	stp	x23, x24, [sp, #48]
  40c7e8:	adrp	x23, 470000 <stdin@@GLIBC_2.17+0x489c0>
  40c7ec:	mov	w24, #0x8                   	// #8
  40c7f0:	add	x23, x23, #0x4a4
  40c7f4:	str	x25, [sp, #64]
  40c7f8:	adrp	x25, 470000 <stdin@@GLIBC_2.17+0x489c0>
  40c7fc:	add	x25, x25, #0x4a8
  40c800:	b	40c820 <fchown@plt+0xaa70>
  40c804:	ldrb	w0, [x25, w1, uxtw]
  40c808:	str	w3, [x22]
  40c80c:	str	w0, [x21, #8]
  40c810:	str	w24, [x21, #4]
  40c814:	cmp	w20, #0x8
  40c818:	mov	w1, #0x8                   	// #8
  40c81c:	b.le	40c878 <fchown@plt+0xaac8>
  40c820:	sub	w20, w20, w1
  40c824:	ldr	w3, [x23]
  40c828:	ldr	w1, [x22]
  40c82c:	lsl	w0, w0, w20
  40c830:	orr	w0, w2, w0
  40c834:	and	w2, w0, #0xffff
  40c838:	strh	w2, [x21]
  40c83c:	cmp	w1, w3
  40c840:	add	w3, w1, #0x1
  40c844:	b.cc	40c804 <fchown@plt+0xaa54>  // b.lo, b.ul, b.last
  40c848:	mov	w0, #0x1                   	// #1
  40c84c:	bl	40fb68 <fchown@plt+0xddb8>
  40c850:	str	w0, [x21, #8]
  40c854:	cmn	w0, #0x1
  40c858:	ldrh	w2, [x21]
  40c85c:	b.ne	40c810 <fchown@plt+0xaa60>  // b.any
  40c860:	str	w24, [x21, #4]
  40c864:	cmp	w20, #0x8
  40c868:	str	wzr, [x21, #8]
  40c86c:	mov	w0, #0x0                   	// #0
  40c870:	mov	w1, #0x8                   	// #8
  40c874:	b.gt	40c820 <fchown@plt+0xaa70>
  40c878:	ldp	x23, x24, [sp, #48]
  40c87c:	ldr	x25, [sp, #64]
  40c880:	sub	w1, w1, w20
  40c884:	str	w1, [x21, #4]
  40c888:	lsr	w1, w0, w1
  40c88c:	orr	w0, w2, w1
  40c890:	strh	w0, [x19, #3936]
  40c894:	ldp	x19, x20, [sp, #16]
  40c898:	ldp	x21, x22, [sp, #32]
  40c89c:	ldp	x29, x30, [sp], #80
  40c8a0:	ret
  40c8a4:	nop
  40c8a8:	sub	sp, sp, #0x210
  40c8ac:	adrp	x2, 42a000 <stdin@@GLIBC_2.17+0x29c0>
  40c8b0:	adrp	x4, 460000 <stdin@@GLIBC_2.17+0x389c0>
  40c8b4:	adrp	x3, 45b000 <stdin@@GLIBC_2.17+0x339c0>
  40c8b8:	stp	x29, x30, [sp]
  40c8bc:	mov	x29, sp
  40c8c0:	stp	x19, x20, [sp, #16]
  40c8c4:	add	x19, x2, #0xf60
  40c8c8:	str	w0, [x4, #120]
  40c8cc:	mov	w0, #0x10                  	// #16
  40c8d0:	str	w1, [x3, #2144]
  40c8d4:	strh	wzr, [x2, #3936]
  40c8d8:	stp	wzr, wzr, [x19, #4]
  40c8dc:	stp	x21, x22, [sp, #32]
  40c8e0:	stp	x23, x24, [sp, #48]
  40c8e4:	add	x24, sp, #0x198
  40c8e8:	stp	x25, x26, [sp, #64]
  40c8ec:	stp	x27, x28, [sp, #80]
  40c8f0:	str	d8, [sp, #96]
  40c8f4:	str	w1, [sp, #124]
  40c8f8:	bl	40c7a0 <fchown@plt+0xa9f0>
  40c8fc:	mov	w4, #0x0                   	// #0
  40c900:	stp	wzr, wzr, [x19, #12]
  40c904:	nop
  40c908:	adrp	x3, 460000 <stdin@@GLIBC_2.17+0x389c0>
  40c90c:	ldr	w0, [x19, #24]
  40c910:	add	x3, x3, #0x480
  40c914:	mov	x2, #0x0                   	// #0
  40c918:	mov	w5, #0x0                   	// #0
  40c91c:	b	40c944 <fchown@plt+0xab94>
  40c920:	ldrb	w1, [x3, w0, uxtw]
  40c924:	add	w0, w0, #0x1
  40c928:	strb	w1, [x3, x2]
  40c92c:	add	x2, x2, #0x1
  40c930:	and	w0, w0, #0x1fff
  40c934:	cmp	x2, #0x2, lsl #12
  40c938:	mov	x1, x3
  40c93c:	mov	w5, #0x1                   	// #1
  40c940:	b.eq	40d98c <fchown@plt+0xbbdc>  // b.none
  40c944:	subs	w4, w4, #0x1
  40c948:	mov	w20, w2
  40c94c:	b.pl	40c920 <fchown@plt+0xab70>  // b.nfrst
  40c950:	str	w4, [x19, #20]
  40c954:	cbz	w5, 40c95c <fchown@plt+0xabac>
  40c958:	str	w0, [x19, #24]
  40c95c:	adrp	x21, 45b000 <stdin@@GLIBC_2.17+0x339c0>
  40c960:	add	x21, x21, #0x878
  40c964:	nop
  40c968:	ldr	w1, [x19, #12]
  40c96c:	ldrh	w23, [x19]
  40c970:	cbz	w1, 40ca04 <fchown@plt+0xac54>
  40c974:	ubfx	x2, x23, #4, #12
  40c978:	adrp	x0, 44b000 <stdin@@GLIBC_2.17+0x239c0>
  40c97c:	add	x0, x0, #0x860
  40c980:	sub	w1, w1, #0x1
  40c984:	str	w1, [x19, #12]
  40c988:	ldrh	w22, [x0, x2, lsl #1]
  40c98c:	cmp	w22, #0x1fd
  40c990:	b.ls	40c9c0 <fchown@plt+0xac10>  // b.plast
  40c994:	adrp	x0, 42b000 <stdin@@GLIBC_2.17+0x39c0>
  40c998:	add	x0, x0, #0x860
  40c99c:	mov	w1, #0x8                   	// #8
  40c9a0:	tst	w1, w23
  40c9a4:	b.eq	40d3a4 <fchown@plt+0xb5f4>  // b.none
  40c9a8:	ubfiz	x22, x22, #1, #16
  40c9ac:	lsr	w1, w1, #1
  40c9b0:	add	x22, x22, #0x10, lsl #12
  40c9b4:	ldrh	w22, [x0, x22]
  40c9b8:	cmp	w22, #0x1fd
  40c9bc:	b.hi	40c9a0 <fchown@plt+0xabf0>  // b.pmore
  40c9c0:	ldrb	w0, [x21, w22, uxtw]
  40c9c4:	bl	40c7a0 <fchown@plt+0xa9f0>
  40c9c8:	cmp	w22, #0xff
  40c9cc:	b.hi	40d3c4 <fchown@plt+0xb614>  // b.pmore
  40c9d0:	adrp	x1, 460000 <stdin@@GLIBC_2.17+0x389c0>
  40c9d4:	add	x1, x1, #0x480
  40c9d8:	strb	w22, [x1, w20, uxtw]
  40c9dc:	add	w20, w20, #0x1
  40c9e0:	cmp	w20, #0x2, lsl #12
  40c9e4:	b.ne	40c968 <fchown@plt+0xabb8>  // b.any
  40c9e8:	adrp	x0, 427000 <fchown@plt+0x25250>
  40c9ec:	ldr	w0, [x0, #4072]
  40c9f0:	cbz	w0, 40d99c <fchown@plt+0xbbec>
  40c9f4:	ldr	w0, [x19, #16]
  40c9f8:	cbnz	w0, 40d9cc <fchown@plt+0xbc1c>
  40c9fc:	ldr	w4, [x19, #20]
  40ca00:	b	40c908 <fchown@plt+0xab58>
  40ca04:	mov	w0, #0x10                  	// #16
  40ca08:	bl	40c7a0 <fchown@plt+0xa9f0>
  40ca0c:	str	w23, [x19, #12]
  40ca10:	cbz	w23, 40d9b0 <fchown@plt+0xbc00>
  40ca14:	ldrh	w22, [x19]
  40ca18:	add	x23, x19, #0x20
  40ca1c:	mov	w0, #0x5                   	// #5
  40ca20:	mov	w26, #0x0                   	// #0
  40ca24:	asr	w22, w22, #11
  40ca28:	bl	40c7a0 <fchown@plt+0xa9f0>
  40ca2c:	cbz	w22, 40cae4 <fchown@plt+0xad34>
  40ca30:	sxtw	x25, w26
  40ca34:	b	40ca50 <fchown@plt+0xaca0>
  40ca38:	bl	40c7a0 <fchown@plt+0xa9f0>
  40ca3c:	strb	w26, [x25, x23]
  40ca40:	add	x25, x25, #0x1
  40ca44:	cmp	w25, #0x3
  40ca48:	mov	w26, w25
  40ca4c:	b.eq	40cab4 <fchown@plt+0xad04>  // b.none
  40ca50:	cmp	w22, w25
  40ca54:	b.le	40d4d4 <fchown@plt+0xb724>
  40ca58:	ldrh	w2, [x19]
  40ca5c:	mov	w0, #0x3                   	// #3
  40ca60:	lsr	w1, w2, #13
  40ca64:	mov	w26, w1
  40ca68:	cmp	w1, #0x7
  40ca6c:	b.ne	40ca38 <fchown@plt+0xac88>  // b.any
  40ca70:	tbz	w2, #12, 40d9f4 <fchown@plt+0xbc44>
  40ca74:	mov	w3, #0x1000                	// #4096
  40ca78:	lsr	w3, w3, #1
  40ca7c:	mov	w0, w1
  40ca80:	tst	w3, w2
  40ca84:	add	w1, w1, #0x1
  40ca88:	b.ne	40ca78 <fchown@plt+0xacc8>  // b.any
  40ca8c:	cmp	w1, #0x10
  40ca90:	b.gt	40da24 <fchown@plt+0xbc74>
  40ca94:	and	w26, w1, #0xff
  40ca98:	sub	w0, w0, #0x2
  40ca9c:	bl	40c7a0 <fchown@plt+0xa9f0>
  40caa0:	strb	w26, [x25, x23]
  40caa4:	add	x25, x25, #0x1
  40caa8:	cmp	w25, #0x3
  40caac:	mov	w26, w25
  40cab0:	b.ne	40ca50 <fchown@plt+0xaca0>  // b.any
  40cab4:	ldrh	w25, [x19]
  40cab8:	mov	w0, #0x2                   	// #2
  40cabc:	asr	w25, w25, #14
  40cac0:	bl	40c7a0 <fchown@plt+0xa9f0>
  40cac4:	cbz	w25, 40ca30 <fchown@plt+0xac80>
  40cac8:	sub	w2, w25, #0x1
  40cacc:	add	w26, w25, #0x3
  40cad0:	add	x2, x2, #0x1
  40cad4:	add	x0, x19, #0x23
  40cad8:	mov	w1, #0x0                   	// #0
  40cadc:	bl	401ad0 <memset@plt>
  40cae0:	b	40ca30 <fchown@plt+0xac80>
  40cae4:	mov	x22, x19
  40cae8:	mov	w0, #0x5                   	// #5
  40caec:	ldrh	w1, [x22], #32
  40caf0:	fmov	s0, w1
  40caf4:	sshr	v8.2s, v0.2s, #11
  40caf8:	bl	40c7a0 <fchown@plt+0xa9f0>
  40cafc:	stp	xzr, xzr, [x19, #32]
  40cb00:	add	x0, x19, #0x40
  40cb04:	dup	v0.8h, v8.h[0]
  40cb08:	add	x1, x19, #0x240
  40cb0c:	strh	wzr, [x22, #16]
  40cb10:	strb	wzr, [x22, #18]
  40cb14:	nop
  40cb18:	str	q0, [x0], #16
  40cb1c:	cmp	x0, x1
  40cb20:	b.ne	40cb18 <fchown@plt+0xad68>  // b.any
  40cb24:	ldrh	w22, [x19]
  40cb28:	mov	w0, #0x9                   	// #9
  40cb2c:	asr	w22, w22, #7
  40cb30:	bl	40c7a0 <fchown@plt+0xa9f0>
  40cb34:	cbz	w22, 40d7bc <fchown@plt+0xba0c>
  40cb38:	add	x0, x19, #0x20
  40cb3c:	adrp	x23, 42b000 <stdin@@GLIBC_2.17+0x39c0>
  40cb40:	add	x26, x19, #0x40
  40cb44:	add	x23, x23, #0x860
  40cb48:	mov	w28, #0x0                   	// #0
  40cb4c:	str	x0, [sp, #112]
  40cb50:	b	40cb80 <fchown@plt+0xadd0>
  40cb54:	ldr	x0, [sp, #112]
  40cb58:	sxtw	x25, w27
  40cb5c:	ldrb	w0, [x0, w27, sxtw]
  40cb60:	bl	40c7a0 <fchown@plt+0xa9f0>
  40cb64:	cmp	w27, #0x2
  40cb68:	b.le	40cbe8 <fchown@plt+0xae38>
  40cb6c:	sub	w3, w27, #0x2
  40cb70:	strb	w3, [x21, w28, sxtw]
  40cb74:	add	w28, w28, #0x1
  40cb78:	cmp	w22, w28
  40cb7c:	b.le	40cc2c <fchown@plt+0xae7c>
  40cb80:	ldrh	w1, [x19]
  40cb84:	ubfx	x0, x1, #8, #8
  40cb88:	ldrh	w27, [x26, x0, lsl #1]
  40cb8c:	cmp	w27, #0x12
  40cb90:	b.le	40cb54 <fchown@plt+0xada4>
  40cb94:	mov	w0, #0x80                  	// #128
  40cb98:	tst	w0, w1
  40cb9c:	b.eq	40cbc0 <fchown@plt+0xae10>  // b.none
  40cba0:	sxtw	x3, w27
  40cba4:	lsr	w0, w0, #1
  40cba8:	add	x3, x3, #0x8, lsl #12
  40cbac:	ldrh	w27, [x23, x3, lsl #1]
  40cbb0:	cmp	w27, #0x12
  40cbb4:	b.le	40cb54 <fchown@plt+0xada4>
  40cbb8:	tst	w0, w1
  40cbbc:	b.ne	40cba0 <fchown@plt+0xadf0>  // b.any
  40cbc0:	ldrh	w27, [x23, w27, sxtw #1]
  40cbc4:	lsr	w0, w0, #1
  40cbc8:	cmp	w27, #0x12
  40cbcc:	b.gt	40cb98 <fchown@plt+0xade8>
  40cbd0:	ldr	x0, [sp, #112]
  40cbd4:	sxtw	x25, w27
  40cbd8:	ldrb	w0, [x0, w27, sxtw]
  40cbdc:	bl	40c7a0 <fchown@plt+0xa9f0>
  40cbe0:	cmp	w27, #0x2
  40cbe4:	b.gt	40cb6c <fchown@plt+0xadbc>
  40cbe8:	cbz	w27, 40cc0c <fchown@plt+0xae5c>
  40cbec:	ldrh	w25, [x19]
  40cbf0:	cmp	w27, #0x1
  40cbf4:	b.eq	40da0c <fchown@plt+0xbc5c>  // b.none
  40cbf8:	mov	w0, #0x9                   	// #9
  40cbfc:	bl	40c7a0 <fchown@plt+0xa9f0>
  40cc00:	asr	w3, w25, #7
  40cc04:	add	w27, w3, #0x13
  40cc08:	sxtw	x25, w27
  40cc0c:	add	x0, x21, w28, sxtw
  40cc10:	add	x2, x25, #0x1
  40cc14:	mov	w1, #0x0                   	// #0
  40cc18:	bl	401ad0 <memset@plt>
  40cc1c:	add	w4, w28, #0x1
  40cc20:	add	w28, w27, w4
  40cc24:	cmp	w22, w28
  40cc28:	b.gt	40cb80 <fchown@plt+0xadd0>
  40cc2c:	cmp	w28, #0x1fd
  40cc30:	b.gt	40cc4c <fchown@plt+0xae9c>
  40cc34:	mov	w2, #0x1fd                 	// #509
  40cc38:	sub	w2, w2, w28
  40cc3c:	add	x2, x2, #0x1
  40cc40:	add	x0, x21, w28, sxtw
  40cc44:	mov	w1, #0x0                   	// #0
  40cc48:	bl	401ad0 <memset@plt>
  40cc4c:	movi	v0.4s, #0x0
  40cc50:	mov	x2, x21
  40cc54:	add	x4, x21, #0x1fe
  40cc58:	add	x3, sp, #0xe0
  40cc5c:	stur	q0, [sp, #226]
  40cc60:	stur	q0, [sp, #242]
  40cc64:	nop
  40cc68:	ldrb	w0, [x2], #1
  40cc6c:	cmp	x4, x2
  40cc70:	lsl	x0, x0, #1
  40cc74:	ldrh	w1, [x3, x0]
  40cc78:	add	w1, w1, #0x1
  40cc7c:	strh	w1, [x3, x0]
  40cc80:	b.ne	40cc68 <fchown@plt+0xaeb8>  // b.any
  40cc84:	ldrh	w12, [sp, #226]
  40cc88:	ldrh	w11, [sp, #228]
  40cc8c:	ldrh	w10, [sp, #230]
  40cc90:	lsl	w12, w12, #15
  40cc94:	ldrh	w9, [sp, #232]
  40cc98:	add	w11, w12, w11, lsl #14
  40cc9c:	ldrh	w8, [sp, #234]
  40cca0:	and	w11, w11, #0xffff
  40cca4:	ldrh	w7, [sp, #236]
  40cca8:	add	w10, w11, w10, lsl #13
  40ccac:	ldrh	w6, [sp, #238]
  40ccb0:	and	w10, w10, #0xffff
  40ccb4:	ldrh	w5, [sp, #240]
  40ccb8:	add	w9, w10, w9, lsl #12
  40ccbc:	ldrh	w4, [sp, #242]
  40ccc0:	and	w9, w9, #0xffff
  40ccc4:	ldrh	w3, [sp, #244]
  40ccc8:	add	w8, w9, w8, lsl #11
  40cccc:	ldrh	w2, [sp, #246]
  40ccd0:	and	w8, w8, #0xffff
  40ccd4:	ldrh	w1, [sp, #248]
  40ccd8:	add	w7, w8, w7, lsl #10
  40ccdc:	ldrh	w14, [sp, #250]
  40cce0:	and	w7, w7, #0xffff
  40cce4:	ldrh	w13, [sp, #252]
  40cce8:	add	w6, w7, w6, lsl #9
  40ccec:	ldrh	w0, [sp, #254]
  40ccf0:	and	w6, w6, #0xffff
  40ccf4:	ldrh	w15, [sp, #256]
  40ccf8:	add	w5, w6, w5, lsl #8
  40ccfc:	strh	wzr, [sp, #450]
  40cd00:	and	w5, w5, #0xffff
  40cd04:	add	w4, w5, w4, lsl #7
  40cd08:	and	w4, w4, #0xffff
  40cd0c:	add	w3, w4, w3, lsl #6
  40cd10:	and	w3, w3, #0xffff
  40cd14:	add	w2, w3, w2, lsl #5
  40cd18:	and	w2, w2, #0xffff
  40cd1c:	add	w1, w2, w1, lsl #4
  40cd20:	and	w1, w1, #0xffff
  40cd24:	strh	w1, [sp, #474]
  40cd28:	add	w14, w1, w14, lsl #3
  40cd2c:	and	w14, w14, #0xffff
  40cd30:	strh	w14, [sp, #476]
  40cd34:	add	w13, w14, w13, lsl #2
  40cd38:	and	w13, w13, #0xffff
  40cd3c:	strh	w13, [sp, #478]
  40cd40:	add	w0, w13, w0, lsl #1
  40cd44:	and	w0, w0, #0xffff
  40cd48:	strh	w0, [sp, #480]
  40cd4c:	add	w0, w0, w15
  40cd50:	and	w0, w0, #0xffff
  40cd54:	strh	w0, [sp, #482]
  40cd58:	cbnz	w0, 40da24 <fchown@plt+0xbc74>
  40cd5c:	adrp	x0, 413000 <fchown@plt+0x11250>
  40cd60:	asr	w12, w12, #4
  40cd64:	and	w12, w12, #0xfff
  40cd68:	asr	w11, w11, #4
  40cd6c:	ldr	q1, [x0, #1648]
  40cd70:	adrp	x0, 413000 <fchown@plt+0x11250>
  40cd74:	asr	w10, w10, #4
  40cd78:	asr	w9, w9, #4
  40cd7c:	ldr	q0, [x0, #1664]
  40cd80:	add	x0, sp, #0x210
  40cd84:	asr	w8, w8, #4
  40cd88:	asr	w7, w7, #4
  40cd8c:	asr	w6, w6, #4
  40cd90:	asr	w5, w5, #4
  40cd94:	asr	w4, w4, #4
  40cd98:	asr	w3, w3, #4
  40cd9c:	asr	w2, w2, #4
  40cda0:	strh	w12, [sp, #452]
  40cda4:	strh	w11, [sp, #454]
  40cda8:	asr	w12, w1, #4
  40cdac:	strh	w10, [sp, #456]
  40cdb0:	strh	w9, [sp, #458]
  40cdb4:	strh	w8, [sp, #460]
  40cdb8:	strh	w7, [sp, #462]
  40cdbc:	strh	w6, [sp, #464]
  40cdc0:	strh	w5, [sp, #466]
  40cdc4:	strh	w4, [sp, #468]
  40cdc8:	strh	w3, [sp, #470]
  40cdcc:	strh	w2, [sp, #472]
  40cdd0:	stur	q1, [x0, #-254]
  40cdd4:	stur	q0, [x0, #-238]
  40cdd8:	cbz	w1, 40ce00 <fchown@plt+0xb050>
  40cddc:	mov	w2, #0xfff                 	// #4095
  40cde0:	sub	w2, w2, w12
  40cde4:	add	x2, x2, #0x1
  40cde8:	adrp	x0, 44b000 <stdin@@GLIBC_2.17+0x239c0>
  40cdec:	add	x0, x0, #0x860
  40cdf0:	mov	w1, #0x0                   	// #0
  40cdf4:	lsl	x2, x2, #1
  40cdf8:	add	x0, x0, w12, sxtw #1
  40cdfc:	bl	401ad0 <memset@plt>
  40ce00:	adrp	x3, 44b000 <stdin@@GLIBC_2.17+0x239c0>
  40ce04:	adrp	x6, 42b000 <stdin@@GLIBC_2.17+0x39c0>
  40ce08:	add	x3, x3, #0x860
  40ce0c:	add	x6, x6, #0x860
  40ce10:	add	x8, sp, #0x1c0
  40ce14:	add	x10, sp, #0x110
  40ce18:	mov	x5, #0x0                   	// #0
  40ce1c:	mov	w7, #0x1fe                 	// #510
  40ce20:	ldrb	w2, [x21, x5]
  40ce24:	cbz	w2, 40cf14 <fchown@plt+0xb164>
  40ce28:	ubfiz	x0, x2, #1, #8
  40ce2c:	cmp	w2, #0xc
  40ce30:	mov	w9, w2
  40ce34:	ldrh	w4, [x8, x0]
  40ce38:	ldrh	w0, [x10, x0]
  40ce3c:	b.hi	40d8bc <fchown@plt+0xbb0c>  // b.pmore
  40ce40:	add	w0, w4, w0
  40ce44:	cmp	w0, #0x1, lsl #12
  40ce48:	b.gt	40da24 <fchown@plt+0xbc74>
  40ce4c:	cmp	w0, w4
  40ce50:	mov	w2, w4
  40ce54:	b.ls	40cf10 <fchown@plt+0xb160>  // b.plast
  40ce58:	and	w1, w5, #0xffff
  40ce5c:	sub	w11, w0, w4
  40ce60:	fmov	s0, w1
  40ce64:	sub	w1, w11, #0x1
  40ce68:	cmp	w1, #0x6
  40ce6c:	b.ls	40ceac <fchown@plt+0xb0fc>  // b.plast
  40ce70:	sub	w1, w11, #0x8
  40ce74:	add	x12, x3, w4, uxth #1
  40ce78:	dup	v1.8h, v0.h[0]
  40ce7c:	mov	x2, #0x0                   	// #0
  40ce80:	lsr	w1, w1, #3
  40ce84:	add	w1, w1, #0x1
  40ce88:	lsl	x13, x2, #4
  40ce8c:	add	x2, x2, #0x1
  40ce90:	cmp	w1, w2
  40ce94:	str	q1, [x12, x13]
  40ce98:	b.hi	40ce88 <fchown@plt+0xb0d8>  // b.pmore
  40ce9c:	lsl	w1, w1, #3
  40cea0:	add	w2, w4, w1
  40cea4:	cmp	w11, w1
  40cea8:	b.eq	40cf10 <fchown@plt+0xb160>  // b.none
  40ceac:	str	h0, [x3, w2, uxtw #1]
  40ceb0:	add	w1, w2, #0x1
  40ceb4:	cmp	w0, w1
  40ceb8:	b.ls	40cf10 <fchown@plt+0xb160>  // b.plast
  40cebc:	str	h0, [x3, w1, uxtw #1]
  40cec0:	add	w1, w2, #0x2
  40cec4:	cmp	w0, w1
  40cec8:	b.ls	40cf10 <fchown@plt+0xb160>  // b.plast
  40cecc:	str	h0, [x3, w1, uxtw #1]
  40ced0:	add	w1, w2, #0x3
  40ced4:	cmp	w0, w1
  40ced8:	b.ls	40cf10 <fchown@plt+0xb160>  // b.plast
  40cedc:	str	h0, [x3, w1, uxtw #1]
  40cee0:	add	w1, w2, #0x4
  40cee4:	cmp	w0, w1
  40cee8:	b.ls	40cf10 <fchown@plt+0xb160>  // b.plast
  40ceec:	str	h0, [x3, w1, uxtw #1]
  40cef0:	add	w1, w2, #0x5
  40cef4:	cmp	w0, w1
  40cef8:	b.ls	40cf10 <fchown@plt+0xb160>  // b.plast
  40cefc:	str	h0, [x3, w1, uxtw #1]
  40cf00:	add	w2, w2, #0x6
  40cf04:	cmp	w0, w2
  40cf08:	b.ls	40cf10 <fchown@plt+0xb160>  // b.plast
  40cf0c:	str	h0, [x3, w2, uxtw #1]
  40cf10:	strh	w0, [x8, x9, lsl #1]
  40cf14:	add	x5, x5, #0x1
  40cf18:	cmp	x5, #0x1fe
  40cf1c:	b.ne	40ce20 <fchown@plt+0xb070>  // b.any
  40cf20:	ldrh	w22, [x19]
  40cf24:	mov	w0, #0x4                   	// #4
  40cf28:	asr	w22, w22, #12
  40cf2c:	bl	40c7a0 <fchown@plt+0xa9f0>
  40cf30:	cbz	w22, 40d810 <fchown@plt+0xba60>
  40cf34:	sub	w22, w22, #0x1
  40cf38:	add	x23, x19, #0x20
  40cf3c:	add	x22, x22, #0x2
  40cf40:	mov	x25, #0x1                   	// #1
  40cf44:	b	40cf68 <fchown@plt+0xb1b8>
  40cf48:	bl	40c7a0 <fchown@plt+0xa9f0>
  40cf4c:	add	x2, x23, x25
  40cf50:	add	x1, x25, #0x1
  40cf54:	cmp	x1, x22
  40cf58:	mov	w0, w25
  40cf5c:	sturb	w26, [x2, #-1]
  40cf60:	b.eq	40cfc8 <fchown@plt+0xb218>  // b.none
  40cf64:	mov	x25, x1
  40cf68:	ldrh	w3, [x19]
  40cf6c:	mov	w0, #0x3                   	// #3
  40cf70:	lsr	w1, w3, #13
  40cf74:	mov	w26, w1
  40cf78:	cmp	w1, #0x7
  40cf7c:	b.ne	40cf48 <fchown@plt+0xb198>  // b.any
  40cf80:	tbz	w3, #12, 40d9fc <fchown@plt+0xbc4c>
  40cf84:	mov	w2, #0x1000                	// #4096
  40cf88:	lsr	w2, w2, #1
  40cf8c:	mov	w0, w1
  40cf90:	tst	w2, w3
  40cf94:	add	w1, w1, #0x1
  40cf98:	b.ne	40cf88 <fchown@plt+0xb1d8>  // b.any
  40cf9c:	cmp	w1, #0x10
  40cfa0:	b.gt	40da24 <fchown@plt+0xbc74>
  40cfa4:	and	w26, w1, #0xff
  40cfa8:	sub	w0, w0, #0x2
  40cfac:	bl	40c7a0 <fchown@plt+0xa9f0>
  40cfb0:	add	x2, x23, x25
  40cfb4:	add	x1, x25, #0x1
  40cfb8:	cmp	x1, x22
  40cfbc:	mov	w0, w25
  40cfc0:	sturb	w26, [x2, #-1]
  40cfc4:	b.ne	40cf64 <fchown@plt+0xb1b4>  // b.any
  40cfc8:	cmp	w25, #0xd
  40cfcc:	b.gt	40cfe8 <fchown@plt+0xb238>
  40cfd0:	mov	w2, #0xd                   	// #13
  40cfd4:	sub	w2, w2, w25
  40cfd8:	add	x0, x23, w0, sxtw
  40cfdc:	add	x2, x2, #0x1
  40cfe0:	mov	w1, #0x0                   	// #0
  40cfe4:	bl	401ad0 <memset@plt>
  40cfe8:	ldrb	w2, [x19, #32]
  40cfec:	add	x0, sp, #0x140
  40cff0:	movi	v0.4s, #0x0
  40cff4:	add	x3, sp, #0x210
  40cff8:	ldrb	w1, [x19, #33]
  40cffc:	lsl	x2, x2, #1
  40d000:	ldrb	w8, [x19, #34]
  40d004:	ldrb	w7, [x19, #35]
  40d008:	stur	q0, [x3, #-206]
  40d00c:	lsl	x1, x1, #1
  40d010:	lsl	x8, x8, #1
  40d014:	stur	q0, [x3, #-190]
  40d018:	lsl	x7, x7, #1
  40d01c:	ldrh	w3, [x0, x2]
  40d020:	ldrb	w6, [x19, #36]
  40d024:	add	w3, w3, #0x1
  40d028:	strh	w3, [x0, x2]
  40d02c:	ldrb	w5, [x19, #37]
  40d030:	ldrh	w2, [x0, x1]
  40d034:	lsl	x6, x6, #1
  40d038:	ldrb	w4, [x19, #38]
  40d03c:	add	w2, w2, #0x1
  40d040:	strh	w2, [x0, x1]
  40d044:	lsl	x5, x5, #1
  40d048:	ldrb	w3, [x19, #39]
  40d04c:	ldrh	w9, [x0, x8]
  40d050:	lsl	x4, x4, #1
  40d054:	ldrb	w2, [x19, #40]
  40d058:	add	w9, w9, #0x1
  40d05c:	strh	w9, [x0, x8]
  40d060:	lsl	x3, x3, #1
  40d064:	ldrb	w1, [x19, #41]
  40d068:	ldrh	w8, [x0, x7]
  40d06c:	lsl	x2, x2, #1
  40d070:	add	w8, w8, #0x1
  40d074:	strh	w8, [x0, x7]
  40d078:	lsl	x1, x1, #1
  40d07c:	ldrh	w7, [x0, x6]
  40d080:	add	w7, w7, #0x1
  40d084:	strh	w7, [x0, x6]
  40d088:	ldrh	w6, [x0, x5]
  40d08c:	add	w6, w6, #0x1
  40d090:	strh	w6, [x0, x5]
  40d094:	ldrh	w5, [x0, x4]
  40d098:	add	w5, w5, #0x1
  40d09c:	strh	w5, [x0, x4]
  40d0a0:	ldrh	w4, [x0, x3]
  40d0a4:	add	w4, w4, #0x1
  40d0a8:	strh	w4, [x0, x3]
  40d0ac:	ldrh	w3, [x0, x2]
  40d0b0:	add	w3, w3, #0x1
  40d0b4:	strh	w3, [x0, x2]
  40d0b8:	ldrh	w2, [x0, x1]
  40d0bc:	add	w2, w2, #0x1
  40d0c0:	strh	w2, [x0, x1]
  40d0c4:	ldrb	w4, [x19, #42]
  40d0c8:	ldrb	w3, [x19, #43]
  40d0cc:	ldrb	w2, [x19, #44]
  40d0d0:	lsl	x4, x4, #1
  40d0d4:	ldrb	w1, [x19, #45]
  40d0d8:	lsl	x3, x3, #1
  40d0dc:	strh	wzr, [sp, #490]
  40d0e0:	lsl	x2, x2, #1
  40d0e4:	ldrh	w5, [x0, x4]
  40d0e8:	lsl	x1, x1, #1
  40d0ec:	add	w5, w5, #0x1
  40d0f0:	strh	w5, [x0, x4]
  40d0f4:	ldrh	w4, [x0, x3]
  40d0f8:	add	w4, w4, #0x1
  40d0fc:	strh	w4, [x0, x3]
  40d100:	ldrh	w3, [x0, x2]
  40d104:	add	w3, w3, #0x1
  40d108:	strh	w3, [x0, x2]
  40d10c:	ldrh	w2, [x0, x1]
  40d110:	add	w2, w2, #0x1
  40d114:	strh	w2, [x0, x1]
  40d118:	ldrh	w8, [sp, #322]
  40d11c:	ldrh	w7, [sp, #324]
  40d120:	ldrh	w6, [sp, #326]
  40d124:	lsl	w8, w8, #15
  40d128:	ldrh	w5, [sp, #328]
  40d12c:	add	w7, w8, w7, lsl #14
  40d130:	ldrh	w4, [sp, #330]
  40d134:	and	w7, w7, #0xffff
  40d138:	ldrh	w3, [sp, #332]
  40d13c:	add	w6, w7, w6, lsl #13
  40d140:	ldrh	w2, [sp, #334]
  40d144:	and	w6, w6, #0xffff
  40d148:	ldrh	w1, [sp, #336]
  40d14c:	add	w5, w6, w5, lsl #12
  40d150:	ldrh	w12, [sp, #338]
  40d154:	and	w5, w5, #0xffff
  40d158:	ldrh	w11, [sp, #340]
  40d15c:	add	w4, w5, w4, lsl #11
  40d160:	ldrh	w0, [sp, #342]
  40d164:	and	w4, w4, #0xffff
  40d168:	ldrh	w10, [sp, #344]
  40d16c:	add	w3, w4, w3, lsl #10
  40d170:	ldrh	w9, [sp, #346]
  40d174:	and	w3, w3, #0xffff
  40d178:	add	w2, w3, w2, lsl #9
  40d17c:	and	w2, w2, #0xffff
  40d180:	add	w1, w2, w1, lsl #8
  40d184:	and	w1, w1, #0xffff
  40d188:	strh	w1, [sp, #506]
  40d18c:	add	w12, w1, w12, lsl #7
  40d190:	and	w12, w12, #0xffff
  40d194:	strh	w12, [sp, #508]
  40d198:	add	w11, w12, w11, lsl #6
  40d19c:	and	w11, w11, #0xffff
  40d1a0:	strh	w11, [sp, #510]
  40d1a4:	add	w0, w11, w0, lsl #5
  40d1a8:	and	w0, w0, #0xffff
  40d1ac:	strh	w0, [sp, #512]
  40d1b0:	add	w10, w0, w10, lsl #4
  40d1b4:	and	w10, w10, #0xffff
  40d1b8:	strh	w10, [sp, #514]
  40d1bc:	add	w9, w10, w9, lsl #3
  40d1c0:	and	w10, w9, #0xffff
  40d1c4:	strh	w10, [sp, #516]
  40d1c8:	ldrh	w9, [sp, #348]
  40d1cc:	ldrh	w0, [sp, #350]
  40d1d0:	ldrh	w11, [sp, #352]
  40d1d4:	add	w9, w10, w9, lsl #2
  40d1d8:	and	w9, w9, #0xffff
  40d1dc:	strh	w9, [sp, #518]
  40d1e0:	add	w0, w9, w0, lsl #1
  40d1e4:	and	w0, w0, #0xffff
  40d1e8:	strh	w0, [sp, #520]
  40d1ec:	add	w0, w0, w11
  40d1f0:	and	w0, w0, #0xffff
  40d1f4:	strh	w0, [sp, #522]
  40d1f8:	cbnz	w0, 40da24 <fchown@plt+0xbc74>
  40d1fc:	adrp	x0, 413000 <fchown@plt+0x11250>
  40d200:	asr	w2, w2, #8
  40d204:	strh	w2, [sp, #504]
  40d208:	add	x2, sp, #0x210
  40d20c:	ldr	q0, [x0, #1632]
  40d210:	asr	w8, w8, #8
  40d214:	and	w8, w8, #0xff
  40d218:	asr	w7, w7, #8
  40d21c:	asr	w6, w6, #8
  40d220:	asr	w5, w5, #8
  40d224:	asr	w4, w4, #8
  40d228:	asr	w3, w3, #8
  40d22c:	strh	w8, [sp, #492]
  40d230:	asr	w0, w1, #8
  40d234:	strh	w7, [sp, #494]
  40d238:	strh	w6, [sp, #496]
  40d23c:	strh	w5, [sp, #498]
  40d240:	strh	w4, [sp, #500]
  40d244:	strh	w3, [sp, #502]
  40d248:	stur	q0, [x2, #-158]
  40d24c:	stur	q0, [x2, #-142]
  40d250:	cbz	w1, 40d274 <fchown@plt+0xb4c4>
  40d254:	mov	w2, #0xff                  	// #255
  40d258:	sub	w2, w2, w0
  40d25c:	add	x2, x2, #0x1
  40d260:	add	x1, x19, #0x40
  40d264:	add	x0, x1, w0, sxtw #1
  40d268:	mov	w1, #0x0                   	// #0
  40d26c:	lsl	x2, x2, #1
  40d270:	bl	401ad0 <memset@plt>
  40d274:	adrp	x6, 42b000 <stdin@@GLIBC_2.17+0x39c0>
  40d278:	add	x11, x19, #0x20
  40d27c:	add	x6, x6, #0x860
  40d280:	add	x8, sp, #0x1e8
  40d284:	add	x10, sp, #0x170
  40d288:	add	x4, x19, #0x40
  40d28c:	mov	x5, #0x0                   	// #0
  40d290:	mov	w7, #0xe                   	// #14
  40d294:	nop
  40d298:	ldrb	w2, [x5, x11]
  40d29c:	cbz	w2, 40d38c <fchown@plt+0xb5dc>
  40d2a0:	ubfiz	x0, x2, #1, #8
  40d2a4:	cmp	w2, #0x8
  40d2a8:	mov	w9, w2
  40d2ac:	ldrh	w3, [x8, x0]
  40d2b0:	ldrh	w0, [x10, x0]
  40d2b4:	b.hi	40d924 <fchown@plt+0xbb74>  // b.pmore
  40d2b8:	add	w0, w3, w0
  40d2bc:	cmp	w0, #0x100
  40d2c0:	b.gt	40da24 <fchown@plt+0xbc74>
  40d2c4:	cmp	w0, w3
  40d2c8:	mov	w2, w3
  40d2cc:	b.ls	40d388 <fchown@plt+0xb5d8>  // b.plast
  40d2d0:	and	w1, w5, #0xffff
  40d2d4:	sub	w12, w0, w3
  40d2d8:	fmov	s0, w1
  40d2dc:	sub	w1, w12, #0x1
  40d2e0:	cmp	w1, #0x6
  40d2e4:	b.ls	40d324 <fchown@plt+0xb574>  // b.plast
  40d2e8:	sub	w1, w12, #0x8
  40d2ec:	add	x13, x4, w3, uxth #1
  40d2f0:	dup	v1.8h, v0.h[0]
  40d2f4:	mov	x2, #0x0                   	// #0
  40d2f8:	lsr	w1, w1, #3
  40d2fc:	add	w1, w1, #0x1
  40d300:	lsl	x14, x2, #4
  40d304:	add	x2, x2, #0x1
  40d308:	cmp	w1, w2
  40d30c:	str	q1, [x13, x14]
  40d310:	b.hi	40d300 <fchown@plt+0xb550>  // b.pmore
  40d314:	lsl	w1, w1, #3
  40d318:	add	w2, w3, w1
  40d31c:	cmp	w1, w12
  40d320:	b.eq	40d388 <fchown@plt+0xb5d8>  // b.none
  40d324:	str	h0, [x4, w2, uxtw #1]
  40d328:	add	w1, w2, #0x1
  40d32c:	cmp	w1, w0
  40d330:	b.cs	40d388 <fchown@plt+0xb5d8>  // b.hs, b.nlast
  40d334:	str	h0, [x4, w1, uxtw #1]
  40d338:	add	w1, w2, #0x2
  40d33c:	cmp	w0, w1
  40d340:	b.ls	40d388 <fchown@plt+0xb5d8>  // b.plast
  40d344:	str	h0, [x4, w1, uxtw #1]
  40d348:	add	w1, w2, #0x3
  40d34c:	cmp	w0, w1
  40d350:	b.ls	40d388 <fchown@plt+0xb5d8>  // b.plast
  40d354:	str	h0, [x4, w1, uxtw #1]
  40d358:	add	w1, w2, #0x4
  40d35c:	cmp	w1, w0
  40d360:	b.cs	40d388 <fchown@plt+0xb5d8>  // b.hs, b.nlast
  40d364:	str	h0, [x4, w1, uxtw #1]
  40d368:	add	w1, w2, #0x5
  40d36c:	cmp	w0, w1
  40d370:	b.ls	40d388 <fchown@plt+0xb5d8>  // b.plast
  40d374:	str	h0, [x4, w1, uxtw #1]
  40d378:	add	w2, w2, #0x6
  40d37c:	cmp	w0, w2
  40d380:	b.ls	40d388 <fchown@plt+0xb5d8>  // b.plast
  40d384:	str	h0, [x4, w2, uxtw #1]
  40d388:	strh	w0, [x8, x9, lsl #1]
  40d38c:	add	x5, x5, #0x1
  40d390:	cmp	x5, #0xe
  40d394:	b.ne	40d298 <fchown@plt+0xb4e8>  // b.any
  40d398:	ldrh	w23, [x19]
  40d39c:	ldr	w1, [x19, #12]
  40d3a0:	b	40c974 <fchown@plt+0xabc4>
  40d3a4:	ldrh	w22, [x0, x22, lsl #1]
  40d3a8:	lsr	w1, w1, #1
  40d3ac:	cmp	w22, #0x1fd
  40d3b0:	b.hi	40c9a0 <fchown@plt+0xabf0>  // b.pmore
  40d3b4:	ldrb	w0, [x21, w22, uxtw]
  40d3b8:	bl	40c7a0 <fchown@plt+0xa9f0>
  40d3bc:	cmp	w22, #0xff
  40d3c0:	b.ls	40c9d0 <fchown@plt+0xac20>  // b.plast
  40d3c4:	mov	x0, x19
  40d3c8:	sub	w22, w22, #0xfd
  40d3cc:	str	w22, [x19, #20]
  40d3d0:	ldrh	w2, [x0], #64
  40d3d4:	ubfx	x1, x2, #8, #8
  40d3d8:	ldrh	w22, [x0, x1, lsl #1]
  40d3dc:	cmp	w22, #0xd
  40d3e0:	b.ls	40d410 <fchown@plt+0xb660>  // b.plast
  40d3e4:	adrp	x0, 42b000 <stdin@@GLIBC_2.17+0x39c0>
  40d3e8:	add	x0, x0, #0x860
  40d3ec:	mov	w1, #0x80                  	// #128
  40d3f0:	tst	w2, w1
  40d3f4:	b.eq	40d488 <fchown@plt+0xb6d8>  // b.none
  40d3f8:	ubfiz	x22, x22, #1, #32
  40d3fc:	lsr	w1, w1, #1
  40d400:	add	x22, x22, #0x10, lsl #12
  40d404:	ldrh	w22, [x0, x22]
  40d408:	cmp	w22, #0xd
  40d40c:	b.hi	40d3f0 <fchown@plt+0xb640>  // b.pmore
  40d410:	add	x0, x19, #0x20
  40d414:	ldrb	w0, [x0, w22, uxtw]
  40d418:	bl	40c7a0 <fchown@plt+0xa9f0>
  40d41c:	cbnz	w22, 40d4a8 <fchown@plt+0xb6f8>
  40d420:	sub	w0, w20, #0x1
  40d424:	ldr	w1, [x19, #20]
  40d428:	sub	w22, w0, w22
  40d42c:	adrp	x2, 460000 <stdin@@GLIBC_2.17+0x389c0>
  40d430:	and	w22, w22, #0x1fff
  40d434:	add	x2, x2, #0x480
  40d438:	sub	w0, w1, #0x1
  40d43c:	mov	w3, #0x0                   	// #0
  40d440:	str	w22, [x19, #24]
  40d444:	b	40d470 <fchown@plt+0xb6c0>
  40d448:	ldrb	w1, [x2, w22, uxtw]
  40d44c:	add	w22, w22, #0x1
  40d450:	strb	w1, [x2, w20, uxtw]
  40d454:	add	w20, w20, #0x1
  40d458:	sub	w0, w0, #0x1
  40d45c:	and	w22, w22, #0x1fff
  40d460:	cmp	w20, #0x2, lsl #12
  40d464:	mov	x1, x2
  40d468:	mov	w3, #0x1                   	// #1
  40d46c:	b.eq	40da04 <fchown@plt+0xbc54>  // b.none
  40d470:	mov	w4, w0
  40d474:	tbz	w0, #31, 40d448 <fchown@plt+0xb698>
  40d478:	str	w0, [x19, #20]
  40d47c:	cbz	w3, 40c968 <fchown@plt+0xabb8>
  40d480:	str	w22, [x19, #24]
  40d484:	b	40c968 <fchown@plt+0xabb8>
  40d488:	ldrh	w22, [x0, w22, uxtw #1]
  40d48c:	lsr	w1, w1, #1
  40d490:	cmp	w22, #0xd
  40d494:	b.hi	40d3f0 <fchown@plt+0xb640>  // b.pmore
  40d498:	add	x0, x19, #0x20
  40d49c:	ldrb	w0, [x0, w22, uxtw]
  40d4a0:	bl	40c7a0 <fchown@plt+0xa9f0>
  40d4a4:	cbz	w22, 40d420 <fchown@plt+0xb670>
  40d4a8:	sub	w22, w22, #0x1
  40d4ac:	ldrh	w23, [x19]
  40d4b0:	mov	w1, #0x10                  	// #16
  40d4b4:	sub	w1, w1, w22
  40d4b8:	mov	w0, w22
  40d4bc:	asr	w23, w23, w1
  40d4c0:	bl	40c7a0 <fchown@plt+0xa9f0>
  40d4c4:	mov	w0, #0x1                   	// #1
  40d4c8:	lsl	w22, w0, w22
  40d4cc:	add	w22, w22, w23
  40d4d0:	b	40d420 <fchown@plt+0xb670>
  40d4d4:	cmp	w25, #0x12
  40d4d8:	b.gt	40d4f8 <fchown@plt+0xb748>
  40d4dc:	add	x0, x19, #0x20
  40d4e0:	mov	w2, #0x12                  	// #18
  40d4e4:	sub	w2, w2, w25
  40d4e8:	add	x0, x0, w25, sxtw
  40d4ec:	add	x2, x2, #0x1
  40d4f0:	mov	w1, #0x0                   	// #0
  40d4f4:	bl	401ad0 <memset@plt>
  40d4f8:	movi	v0.4s, #0x0
  40d4fc:	add	x2, x19, #0x20
  40d500:	add	x4, x19, #0x33
  40d504:	add	x3, sp, #0x80
  40d508:	stur	q0, [sp, #130]
  40d50c:	stur	q0, [sp, #146]
  40d510:	ldrb	w0, [x2], #1
  40d514:	cmp	x4, x2
  40d518:	lsl	x0, x0, #1
  40d51c:	ldrh	w1, [x3, x0]
  40d520:	add	w1, w1, #0x1
  40d524:	strh	w1, [x3, x0]
  40d528:	b.ne	40d510 <fchown@plt+0xb760>  // b.any
  40d52c:	ldrh	w8, [sp, #130]
  40d530:	ldrh	w7, [sp, #132]
  40d534:	ldrh	w6, [sp, #134]
  40d538:	lsl	w8, w8, #15
  40d53c:	ldrh	w5, [sp, #136]
  40d540:	add	w7, w8, w7, lsl #14
  40d544:	ldrh	w4, [sp, #138]
  40d548:	and	w7, w7, #0xffff
  40d54c:	ldrh	w3, [sp, #140]
  40d550:	add	w6, w7, w6, lsl #13
  40d554:	ldrh	w2, [sp, #142]
  40d558:	and	w6, w6, #0xffff
  40d55c:	ldrh	w1, [sp, #144]
  40d560:	add	w5, w6, w5, lsl #12
  40d564:	ldrh	w15, [sp, #146]
  40d568:	and	w5, w5, #0xffff
  40d56c:	ldrh	w14, [sp, #148]
  40d570:	add	w4, w5, w4, lsl #11
  40d574:	ldrh	w12, [sp, #150]
  40d578:	and	w4, w4, #0xffff
  40d57c:	ldrh	w11, [sp, #152]
  40d580:	add	w3, w4, w3, lsl #10
  40d584:	ldrh	w10, [sp, #154]
  40d588:	and	w3, w3, #0xffff
  40d58c:	ldrh	w9, [sp, #156]
  40d590:	add	w2, w3, w2, lsl #9
  40d594:	ldrh	w0, [sp, #158]
  40d598:	and	w2, w2, #0xffff
  40d59c:	ldrh	w13, [sp, #160]
  40d5a0:	add	w1, w2, w1, lsl #8
  40d5a4:	strh	wzr, [sp, #410]
  40d5a8:	and	w1, w1, #0xffff
  40d5ac:	strh	w1, [sp, #426]
  40d5b0:	add	w15, w1, w15, lsl #7
  40d5b4:	and	w15, w15, #0xffff
  40d5b8:	strh	w15, [sp, #428]
  40d5bc:	add	w14, w15, w14, lsl #6
  40d5c0:	and	w14, w14, #0xffff
  40d5c4:	strh	w14, [sp, #430]
  40d5c8:	add	w12, w14, w12, lsl #5
  40d5cc:	and	w12, w12, #0xffff
  40d5d0:	strh	w12, [sp, #432]
  40d5d4:	add	w11, w12, w11, lsl #4
  40d5d8:	and	w11, w11, #0xffff
  40d5dc:	strh	w11, [sp, #434]
  40d5e0:	add	w10, w11, w10, lsl #3
  40d5e4:	and	w10, w10, #0xffff
  40d5e8:	strh	w10, [sp, #436]
  40d5ec:	add	w9, w10, w9, lsl #2
  40d5f0:	and	w9, w9, #0xffff
  40d5f4:	strh	w9, [sp, #438]
  40d5f8:	add	w0, w9, w0, lsl #1
  40d5fc:	and	w0, w0, #0xffff
  40d600:	strh	w0, [sp, #440]
  40d604:	add	w0, w0, w13
  40d608:	and	w0, w0, #0xffff
  40d60c:	strh	w0, [sp, #442]
  40d610:	cbnz	w0, 40da24 <fchown@plt+0xbc74>
  40d614:	adrp	x0, 413000 <fchown@plt+0x11250>
  40d618:	asr	w8, w8, #8
  40d61c:	and	w8, w8, #0xff
  40d620:	asr	w7, w7, #8
  40d624:	ldr	q0, [x0, #1632]
  40d628:	asr	w6, w6, #8
  40d62c:	asr	w5, w5, #8
  40d630:	asr	w4, w4, #8
  40d634:	asr	w3, w3, #8
  40d638:	asr	w2, w2, #8
  40d63c:	strh	w8, [sp, #412]
  40d640:	asr	w0, w1, #8
  40d644:	strh	w7, [sp, #414]
  40d648:	strh	w6, [sp, #416]
  40d64c:	strh	w5, [sp, #418]
  40d650:	strh	w4, [sp, #420]
  40d654:	strh	w3, [sp, #422]
  40d658:	strh	w2, [sp, #424]
  40d65c:	stur	q0, [sp, #178]
  40d660:	stur	q0, [sp, #194]
  40d664:	cbz	w1, 40d688 <fchown@plt+0xb8d8>
  40d668:	mov	w2, #0xff                  	// #255
  40d66c:	sub	w2, w2, w0
  40d670:	add	x2, x2, #0x1
  40d674:	add	x1, x19, #0x40
  40d678:	add	x0, x1, w0, sxtw #1
  40d67c:	mov	w1, #0x0                   	// #0
  40d680:	lsl	x2, x2, #1
  40d684:	bl	401ad0 <memset@plt>
  40d688:	adrp	x7, 42b000 <stdin@@GLIBC_2.17+0x39c0>
  40d68c:	add	x10, x19, #0x20
  40d690:	add	x7, x7, #0x860
  40d694:	add	x4, x19, #0x40
  40d698:	mov	x6, #0x0                   	// #0
  40d69c:	mov	w8, #0x13                  	// #19
  40d6a0:	ldrb	w2, [x6, x10]
  40d6a4:	cbz	w2, 40d79c <fchown@plt+0xb9ec>
  40d6a8:	ubfiz	x0, x2, #1, #8
  40d6ac:	add	x1, sp, #0xb0
  40d6b0:	cmp	w2, #0x8
  40d6b4:	mov	w9, w2
  40d6b8:	ldrh	w3, [x24, x0]
  40d6bc:	ldrh	w0, [x1, x0]
  40d6c0:	b.hi	40d858 <fchown@plt+0xbaa8>  // b.pmore
  40d6c4:	add	w0, w3, w0
  40d6c8:	cmp	w0, #0x100
  40d6cc:	b.gt	40da24 <fchown@plt+0xbc74>
  40d6d0:	cmp	w0, w3
  40d6d4:	mov	w2, w3
  40d6d8:	b.ls	40d798 <fchown@plt+0xb9e8>  // b.plast
  40d6dc:	and	w1, w6, #0xffff
  40d6e0:	sub	w5, w0, w3
  40d6e4:	fmov	s0, w1
  40d6e8:	sub	w1, w5, #0x1
  40d6ec:	cmp	w1, #0x6
  40d6f0:	b.ls	40d734 <fchown@plt+0xb984>  // b.plast
  40d6f4:	sub	w1, w5, #0x8
  40d6f8:	add	x11, x4, w3, uxth #1
  40d6fc:	dup	v1.8h, v0.h[0]
  40d700:	mov	x2, #0x0                   	// #0
  40d704:	lsr	w1, w1, #3
  40d708:	add	w1, w1, #0x1
  40d70c:	nop
  40d710:	lsl	x12, x2, #4
  40d714:	add	x2, x2, #0x1
  40d718:	cmp	w1, w2
  40d71c:	str	q1, [x11, x12]
  40d720:	b.hi	40d710 <fchown@plt+0xb960>  // b.pmore
  40d724:	lsl	w1, w1, #3
  40d728:	add	w2, w3, w1
  40d72c:	cmp	w1, w5
  40d730:	b.eq	40d798 <fchown@plt+0xb9e8>  // b.none
  40d734:	str	h0, [x4, w2, uxtw #1]
  40d738:	add	w1, w2, #0x1
  40d73c:	cmp	w0, w1
  40d740:	b.ls	40d798 <fchown@plt+0xb9e8>  // b.plast
  40d744:	str	h0, [x4, w1, uxtw #1]
  40d748:	add	w1, w2, #0x2
  40d74c:	cmp	w0, w1
  40d750:	b.ls	40d798 <fchown@plt+0xb9e8>  // b.plast
  40d754:	str	h0, [x4, w1, uxtw #1]
  40d758:	add	w1, w2, #0x3
  40d75c:	cmp	w0, w1
  40d760:	b.ls	40d798 <fchown@plt+0xb9e8>  // b.plast
  40d764:	str	h0, [x4, w1, uxtw #1]
  40d768:	add	w1, w2, #0x4
  40d76c:	cmp	w0, w1
  40d770:	b.ls	40d798 <fchown@plt+0xb9e8>  // b.plast
  40d774:	str	h0, [x4, w1, uxtw #1]
  40d778:	add	w1, w2, #0x5
  40d77c:	cmp	w0, w1
  40d780:	b.ls	40d798 <fchown@plt+0xb9e8>  // b.plast
  40d784:	str	h0, [x4, w1, uxtw #1]
  40d788:	add	w2, w2, #0x6
  40d78c:	cmp	w0, w2
  40d790:	b.ls	40d798 <fchown@plt+0xb9e8>  // b.plast
  40d794:	str	h0, [x4, w2, uxtw #1]
  40d798:	strh	w0, [x24, x9, lsl #1]
  40d79c:	add	x6, x6, #0x1
  40d7a0:	cmp	x6, #0x13
  40d7a4:	b.ne	40d6a0 <fchown@plt+0xb8f0>  // b.any
  40d7a8:	ldrh	w22, [x19]
  40d7ac:	mov	w0, #0x9                   	// #9
  40d7b0:	asr	w22, w22, #7
  40d7b4:	bl	40c7a0 <fchown@plt+0xa9f0>
  40d7b8:	cbnz	w22, 40cb38 <fchown@plt+0xad88>
  40d7bc:	ldrh	w1, [x19]
  40d7c0:	mov	w0, #0x9                   	// #9
  40d7c4:	fmov	s0, w1
  40d7c8:	sshr	v8.2s, v0.2s, #7
  40d7cc:	bl	40c7a0 <fchown@plt+0xa9f0>
  40d7d0:	mov	w1, #0x0                   	// #0
  40d7d4:	mov	x0, x21
  40d7d8:	mov	x2, #0x1fe                 	// #510
  40d7dc:	bl	401ad0 <memset@plt>
  40d7e0:	dup	v0.8h, v8.h[0]
  40d7e4:	adrp	x0, 44b000 <stdin@@GLIBC_2.17+0x239c0>
  40d7e8:	add	x0, x0, #0x860
  40d7ec:	add	x1, x0, #0x2, lsl #12
  40d7f0:	str	q0, [x0], #16
  40d7f4:	cmp	x1, x0
  40d7f8:	b.ne	40d7f0 <fchown@plt+0xba40>  // b.any
  40d7fc:	ldrh	w22, [x19]
  40d800:	mov	w0, #0x4                   	// #4
  40d804:	asr	w22, w22, #12
  40d808:	bl	40c7a0 <fchown@plt+0xa9f0>
  40d80c:	cbnz	w22, 40cf34 <fchown@plt+0xb184>
  40d810:	mov	x22, x19
  40d814:	mov	w0, #0x4                   	// #4
  40d818:	ldrh	w1, [x22], #32
  40d81c:	fmov	s0, w1
  40d820:	sshr	v8.2s, v0.2s, #12
  40d824:	bl	40c7a0 <fchown@plt+0xa9f0>
  40d828:	str	wzr, [x22, #8]
  40d82c:	dup	v0.8h, v8.h[0]
  40d830:	add	x0, x19, #0x40
  40d834:	add	x1, x19, #0x240
  40d838:	strh	wzr, [x22, #12]
  40d83c:	str	xzr, [x19, #32]
  40d840:	str	q0, [x0], #16
  40d844:	cmp	x1, x0
  40d848:	b.ne	40d840 <fchown@plt+0xba90>  // b.any
  40d84c:	ldrh	w23, [x19]
  40d850:	ldr	w1, [x19, #12]
  40d854:	b	40c974 <fchown@plt+0xabc4>
  40d858:	ubfx	x1, x3, #8, #8
  40d85c:	sub	w2, w2, #0x8
  40d860:	mov	w11, w3
  40d864:	add	x1, x4, x1, lsl #1
  40d868:	ldrh	w5, [x1]
  40d86c:	cbnz	w5, 40d88c <fchown@plt+0xbadc>
  40d870:	mov	w12, w8
  40d874:	and	w5, w8, #0xffff
  40d878:	add	x13, x12, #0x8, lsl #12
  40d87c:	add	w8, w8, #0x1
  40d880:	strh	wzr, [x7, x12, lsl #1]
  40d884:	strh	wzr, [x7, x13, lsl #1]
  40d888:	strh	w5, [x1]
  40d88c:	ubfiz	x1, x5, #1, #16
  40d890:	tst	x11, #0x80
  40d894:	add	x1, x1, #0x10, lsl #12
  40d898:	add	x5, x7, w5, uxth #1
  40d89c:	add	x1, x7, x1
  40d8a0:	lsl	w11, w11, #1
  40d8a4:	csel	x1, x5, x1, eq  // eq = none
  40d8a8:	subs	w2, w2, #0x1
  40d8ac:	b.ne	40d868 <fchown@plt+0xbab8>  // b.any
  40d8b0:	add	w0, w3, w0
  40d8b4:	strh	w6, [x1]
  40d8b8:	b	40d798 <fchown@plt+0xb9e8>
  40d8bc:	ubfx	x1, x4, #4, #12
  40d8c0:	sub	w2, w2, #0xc
  40d8c4:	mov	w12, w4
  40d8c8:	add	x1, x3, x1, lsl #1
  40d8cc:	nop
  40d8d0:	ldrh	w11, [x1]
  40d8d4:	cbnz	w11, 40d8f4 <fchown@plt+0xbb44>
  40d8d8:	mov	w13, w7
  40d8dc:	and	w11, w7, #0xffff
  40d8e0:	add	x14, x13, #0x8, lsl #12
  40d8e4:	add	w7, w7, #0x1
  40d8e8:	strh	wzr, [x6, x13, lsl #1]
  40d8ec:	strh	wzr, [x6, x14, lsl #1]
  40d8f0:	strh	w11, [x1]
  40d8f4:	ubfiz	x1, x11, #1, #16
  40d8f8:	tst	x12, #0x8
  40d8fc:	add	x1, x1, #0x10, lsl #12
  40d900:	add	x11, x6, w11, uxth #1
  40d904:	add	x1, x6, x1
  40d908:	lsl	w12, w12, #1
  40d90c:	csel	x1, x11, x1, eq  // eq = none
  40d910:	subs	w2, w2, #0x1
  40d914:	b.ne	40d8d0 <fchown@plt+0xbb20>  // b.any
  40d918:	add	w0, w4, w0
  40d91c:	strh	w5, [x1]
  40d920:	b	40cf10 <fchown@plt+0xb160>
  40d924:	ubfx	x1, x3, #8, #8
  40d928:	sub	w2, w2, #0x8
  40d92c:	mov	w13, w3
  40d930:	add	x1, x4, x1, lsl #1
  40d934:	nop
  40d938:	ldrh	w12, [x1]
  40d93c:	cbnz	w12, 40d95c <fchown@plt+0xbbac>
  40d940:	mov	w14, w7
  40d944:	and	w12, w7, #0xffff
  40d948:	add	x15, x14, #0x8, lsl #12
  40d94c:	add	w7, w7, #0x1
  40d950:	strh	wzr, [x6, x14, lsl #1]
  40d954:	strh	wzr, [x6, x15, lsl #1]
  40d958:	strh	w12, [x1]
  40d95c:	ubfiz	x1, x12, #1, #16
  40d960:	tst	x13, #0x80
  40d964:	add	x1, x1, #0x10, lsl #12
  40d968:	add	x12, x6, w12, uxth #1
  40d96c:	add	x1, x6, x1
  40d970:	lsl	w13, w13, #1
  40d974:	csel	x1, x12, x1, eq  // eq = none
  40d978:	subs	w2, w2, #0x1
  40d97c:	b.ne	40d938 <fchown@plt+0xbb88>  // b.any
  40d980:	add	w0, w3, w0
  40d984:	strh	w5, [x1]
  40d988:	b	40d388 <fchown@plt+0xb5d8>
  40d98c:	stp	w4, w0, [x19, #20]
  40d990:	adrp	x0, 427000 <fchown@plt+0x25250>
  40d994:	ldr	w0, [x0, #4072]
  40d998:	cbnz	w0, 40c9f4 <fchown@plt+0xac44>
  40d99c:	mov	w20, #0x2000                	// #8192
  40d9a0:	ldr	w0, [sp, #124]
  40d9a4:	mov	w2, w20
  40d9a8:	bl	40f7d0 <fchown@plt+0xda20>
  40d9ac:	b	40c9f4 <fchown@plt+0xac44>
  40d9b0:	adrp	x0, 427000 <fchown@plt+0x25250>
  40d9b4:	mov	w1, #0x1                   	// #1
  40d9b8:	str	w1, [x19, #16]
  40d9bc:	ldr	w0, [x0, #4072]
  40d9c0:	cmp	w0, #0x0
  40d9c4:	ccmp	w20, #0x0, #0x4, eq  // eq = none
  40d9c8:	b.ne	40da30 <fchown@plt+0xbc80>  // b.any
  40d9cc:	mov	w0, #0x0                   	// #0
  40d9d0:	ldr	d8, [sp, #96]
  40d9d4:	ldp	x29, x30, [sp]
  40d9d8:	ldp	x19, x20, [sp, #16]
  40d9dc:	ldp	x21, x22, [sp, #32]
  40d9e0:	ldp	x23, x24, [sp, #48]
  40d9e4:	ldp	x25, x26, [sp, #64]
  40d9e8:	ldp	x27, x28, [sp, #80]
  40d9ec:	add	sp, sp, #0x210
  40d9f0:	ret
  40d9f4:	mov	w0, #0x4                   	// #4
  40d9f8:	b	40ca38 <fchown@plt+0xac88>
  40d9fc:	mov	w0, #0x4                   	// #4
  40da00:	b	40cf48 <fchown@plt+0xb198>
  40da04:	stp	w4, w22, [x19, #20]
  40da08:	b	40c9e8 <fchown@plt+0xac38>
  40da0c:	mov	w0, #0x4                   	// #4
  40da10:	bl	40c7a0 <fchown@plt+0xa9f0>
  40da14:	asr	w3, w25, #12
  40da18:	add	w27, w3, #0x2
  40da1c:	sxtw	x25, w27
  40da20:	b	40cc0c <fchown@plt+0xae5c>
  40da24:	adrp	x0, 413000 <fchown@plt+0x11250>
  40da28:	add	x0, x0, #0x648
  40da2c:	bl	40f628 <fchown@plt+0xd878>
  40da30:	adrp	x1, 460000 <stdin@@GLIBC_2.17+0x389c0>
  40da34:	add	x1, x1, #0x480
  40da38:	b	40d9a0 <fchown@plt+0xbbf0>
  40da3c:	nop
  40da40:	stp	x29, x30, [sp, #-208]!
  40da44:	mov	x29, sp
  40da48:	stp	x19, x20, [sp, #16]
  40da4c:	adrp	x20, 45b000 <stdin@@GLIBC_2.17+0x339c0>
  40da50:	stp	x21, x22, [sp, #32]
  40da54:	adrp	x21, 470000 <stdin@@GLIBC_2.17+0x489c0>
  40da58:	ldr	w2, [x20, #2148]
  40da5c:	str	w1, [sp, #180]
  40da60:	str	w0, [sp, #204]
  40da64:	ldr	w0, [x21, #1188]
  40da68:	cmp	w2, w0
  40da6c:	b.cs	40e060 <fchown@plt+0xc2b0>  // b.hs, b.nlast
  40da70:	adrp	x0, 470000 <stdin@@GLIBC_2.17+0x489c0>
  40da74:	add	x0, x0, #0x4a8
  40da78:	add	w1, w2, #0x1
  40da7c:	str	w1, [x20, #2148]
  40da80:	ldrb	w0, [x0, w2, uxtw]
  40da84:	adrp	x2, 427000 <fchown@plt+0x25250>
  40da88:	and	w1, w0, #0x80
  40da8c:	ands	w5, w0, #0x60
  40da90:	str	w0, [x2, #832]
  40da94:	adrp	x2, 427000 <fchown@plt+0x25250>
  40da98:	str	w1, [x2, #1548]
  40da9c:	b.eq	40dab8 <fchown@plt+0xbd08>  // b.none
  40daa0:	adrp	x1, 427000 <fchown@plt+0x25250>
  40daa4:	ldr	w1, [x1, #2844]
  40daa8:	cbz	w1, 40e168 <fchown@plt+0xc3b8>
  40daac:	adrp	x1, 427000 <fchown@plt+0x25250>
  40dab0:	ldr	w2, [x1, #4052]
  40dab4:	cbz	w2, 40e06c <fchown@plt+0xc2bc>
  40dab8:	and	w5, w0, #0x1f
  40dabc:	adrp	x0, 427000 <fchown@plt+0x25250>
  40dac0:	mov	x19, #0x1                   	// #1
  40dac4:	cmp	w5, #0x10
  40dac8:	str	w5, [x0, #832]
  40dacc:	lsl	x0, x19, x5
  40dad0:	str	x0, [sp, #168]
  40dad4:	b.gt	40e094 <fchown@plt+0xc2e4>
  40dad8:	adrp	x0, 427000 <fchown@plt+0x25250>
  40dadc:	ldr	w7, [x20, #2148]
  40dae0:	adrp	x8, 42b000 <stdin@@GLIBC_2.17+0x39c0>
  40dae4:	stp	x25, x26, [sp, #64]
  40dae8:	ldr	w0, [x0, #1548]
  40daec:	add	x25, x8, #0x860
  40daf0:	ldr	w21, [x21, #1188]
  40daf4:	cmp	w0, #0x0
  40daf8:	mov	w1, #0x0                   	// #0
  40dafc:	cset	x20, ne  // ne = any
  40db00:	mov	x0, x25
  40db04:	mov	x2, #0x100                 	// #256
  40db08:	stp	x23, x24, [sp, #48]
  40db0c:	lsl	w24, w7, #3
  40db10:	stp	x27, x28, [sp, #80]
  40db14:	bl	401ad0 <memset@plt>
  40db18:	adrp	x0, 413000 <fchown@plt+0x11250>
  40db1c:	adrp	x1, 413000 <fchown@plt+0x11250>
  40db20:	mov	w27, #0x0                   	// #0
  40db24:	ldr	q0, [x0, #1856]
  40db28:	adrp	x0, 413000 <fchown@plt+0x11250>
  40db2c:	ldr	q5, [x1, #1936]
  40db30:	adrp	x1, 413000 <fchown@plt+0x11250>
  40db34:	ldr	q1, [x0, #1872]
  40db38:	adrp	x0, 413000 <fchown@plt+0x11250>
  40db3c:	ldr	q7, [x1, #1968]
  40db40:	adrp	x1, 413000 <fchown@plt+0x11250>
  40db44:	ldr	q2, [x0, #1888]
  40db48:	adrp	x0, 413000 <fchown@plt+0x11250>
  40db4c:	ldr	q17, [x1, #2000]
  40db50:	adrp	x6, 460000 <stdin@@GLIBC_2.17+0x389c0>
  40db54:	ldr	q3, [x0, #1904]
  40db58:	adrp	x0, 413000 <fchown@plt+0x11250>
  40db5c:	add	x28, x6, #0x480
  40db60:	add	x20, x20, #0x100
  40db64:	ldr	q4, [x0, #1920]
  40db68:	mov	x0, #0x1ff                 	// #511
  40db6c:	str	x0, [sp, #128]
  40db70:	mov	x26, #0xffffffffffffffff    	// #-1
  40db74:	stp	w21, w0, [sp, #196]
  40db78:	adrp	x0, 413000 <fchown@plt+0x11250>
  40db7c:	str	wzr, [sp, #116]
  40db80:	ldr	q6, [x0, #1952]
  40db84:	adrp	x0, 470000 <stdin@@GLIBC_2.17+0x489c0>
  40db88:	add	x0, x0, #0x4a4
  40db8c:	str	x0, [sp, #184]
  40db90:	adrp	x0, 413000 <fchown@plt+0x11250>
  40db94:	str	q17, [x28, #96]
  40db98:	ldr	q16, [x0, #1984]
  40db9c:	adrp	x0, 427000 <fchown@plt+0x25250>
  40dba0:	add	x0, x0, #0xfe8
  40dba4:	str	x0, [sp, #120]
  40dba8:	adrp	x0, 413000 <fchown@plt+0x11250>
  40dbac:	str	q7, [x28, #128]
  40dbb0:	ldr	q18, [x0, #2016]
  40dbb4:	mov	w0, #0x9                   	// #9
  40dbb8:	str	w0, [sp, #192]
  40dbbc:	adrp	x0, 413000 <fchown@plt+0x11250>
  40dbc0:	str	q16, [x28, #112]
  40dbc4:	ldr	q19, [x0, #2032]
  40dbc8:	adrp	x0, 413000 <fchown@plt+0x11250>
  40dbcc:	str	q18, [x28, #80]
  40dbd0:	ldr	q20, [x0, #2048]
  40dbd4:	adrp	x0, 413000 <fchown@plt+0x11250>
  40dbd8:	str	q19, [x28, #64]
  40dbdc:	ldr	q23, [x0, #2064]
  40dbe0:	adrp	x0, 413000 <fchown@plt+0x11250>
  40dbe4:	ldr	q22, [x0, #2080]
  40dbe8:	adrp	x0, 413000 <fchown@plt+0x11250>
  40dbec:	stp	q23, q20, [x28, #32]
  40dbf0:	ldr	q21, [x0, #2096]
  40dbf4:	mov	w0, w27
  40dbf8:	mov	x27, x24
  40dbfc:	mov	w24, w0
  40dc00:	stp	q21, q22, [x28]
  40dc04:	stp	q6, q5, [x28, #144]
  40dc08:	stp	q4, q3, [x28, #176]
  40dc0c:	stp	q2, q1, [x28, #208]
  40dc10:	str	q0, [x28, #240]
  40dc14:	asr	x6, x27, #3
  40dc18:	cmp	w6, w21
  40dc1c:	b.ls	40de54 <fchown@plt+0xc0a4>  // b.plast
  40dc20:	adrp	x0, 470000 <stdin@@GLIBC_2.17+0x489c0>
  40dc24:	add	x1, x0, #0x4a8
  40dc28:	ldr	x0, [sp, #184]
  40dc2c:	str	wzr, [x0]
  40dc30:	ldr	w0, [sp, #204]
  40dc34:	mov	w2, #0x8000                	// #32768
  40dc38:	bl	40f318 <fchown@plt+0xd568>
  40dc3c:	str	w0, [sp, #196]
  40dc40:	cmn	w0, #0x1
  40dc44:	b.eq	40e1a8 <fchown@plt+0xc3f8>  // b.none
  40dc48:	adrp	x2, 42b000 <stdin@@GLIBC_2.17+0x39c0>
  40dc4c:	ldr	w4, [sp, #196]
  40dc50:	ldr	x3, [sp, #184]
  40dc54:	ldr	x0, [x2, #2136]
  40dc58:	ldr	w1, [x3]
  40dc5c:	add	x0, x0, w4, sxtw
  40dc60:	add	w21, w4, w1
  40dc64:	str	x0, [x2, #2136]
  40dc68:	str	w21, [x3]
  40dc6c:	ldr	w1, [sp, #196]
  40dc70:	mov	w0, w21
  40dc74:	cbz	w1, 40dfa8 <fchown@plt+0xc1f8>
  40dc78:	ldr	w1, [sp, #192]
  40dc7c:	udiv	w27, w21, w1
  40dc80:	msub	w27, w27, w1, w21
  40dc84:	sub	x0, x0, x27
  40dc88:	mov	x27, #0x0                   	// #0
  40dc8c:	cmp	xzr, x0, lsl #3
  40dc90:	lsl	x0, x0, #3
  40dc94:	str	x0, [sp, #160]
  40dc98:	b.ge	40dc14 <fchown@plt+0xbe64>  // b.tcont
  40dc9c:	ldr	x0, [sp, #128]
  40dca0:	cmp	x20, x0
  40dca4:	b.gt	40e058 <fchown@plt+0xc2a8>
  40dca8:	ldr	w0, [sp, #200]
  40dcac:	adrp	x23, 45b000 <stdin@@GLIBC_2.17+0x339c0>
  40dcb0:	str	x0, [sp, #136]
  40dcb4:	add	x0, x23, #0x878
  40dcb8:	str	x0, [sp, #96]
  40dcbc:	mov	x27, #0x0                   	// #0
  40dcc0:	ldrsw	x0, [sp, #192]
  40dcc4:	str	x0, [sp, #144]
  40dcc8:	adrp	x0, 470000 <stdin@@GLIBC_2.17+0x489c0>
  40dccc:	add	x19, x0, #0x4a8
  40dcd0:	str	x19, [sp, #152]
  40dcd4:	nop
  40dcd8:	ldr	x3, [sp, #152]
  40dcdc:	asr	x0, x27, #3
  40dce0:	ldr	x4, [sp, #144]
  40dce4:	add	x1, x3, x0
  40dce8:	ldrb	w5, [x3, x0]
  40dcec:	and	w2, w27, #0x7
  40dcf0:	add	x27, x27, x4
  40dcf4:	str	x26, [sp, #104]
  40dcf8:	ldrb	w0, [x1, #2]
  40dcfc:	cmn	x26, #0x1
  40dd00:	ldrb	w4, [x1, #1]
  40dd04:	lsl	x0, x0, #16
  40dd08:	orr	x4, x0, x4, lsl #8
  40dd0c:	ldr	x0, [sp, #136]
  40dd10:	orr	x4, x4, x5
  40dd14:	asr	x4, x4, x2
  40dd18:	and	x26, x4, x0
  40dd1c:	b.eq	40dea8 <fchown@plt+0xc0f8>  // b.none
  40dd20:	cmp	x26, #0x100
  40dd24:	b.eq	40df6c <fchown@plt+0xc1bc>  // b.none
  40dd28:	cmp	x26, x20
  40dd2c:	b.lt	40df94 <fchown@plt+0xc1e4>  // b.tstop
  40dd30:	b.gt	40e124 <fchown@plt+0xc374>
  40dd34:	adrp	x0, 45b000 <stdin@@GLIBC_2.17+0x339c0>
  40dd38:	ldrb	w2, [sp, #116]
  40dd3c:	add	x1, x0, #0x85d
  40dd40:	adrp	x8, 45b000 <stdin@@GLIBC_2.17+0x339c0>
  40dd44:	strb	w2, [x0, #2141]
  40dd48:	add	x19, x8, #0x85e
  40dd4c:	ldr	x0, [sp, #104]
  40dd50:	b	40dd60 <fchown@plt+0xbfb0>
  40dd54:	ldrb	w2, [x28, x0]
  40dd58:	ldrh	w0, [x25, x0, lsl #1]
  40dd5c:	strb	w2, [x1, #-1]!
  40dd60:	cmp	x0, #0xff
  40dd64:	b.gt	40dd54 <fchown@plt+0xbfa4>
  40dd68:	ldrb	w3, [x28, x0]
  40dd6c:	sub	x23, x1, #0x1
  40dd70:	sub	x2, x19, x23
  40dd74:	sturb	w3, [x1, #-1]
  40dd78:	str	w3, [sp, #116]
  40dd7c:	add	w7, w24, w2
  40dd80:	str	w3, [sp, #176]
  40dd84:	mov	w0, #0x3fff                	// #16383
  40dd88:	mov	w1, w2
  40dd8c:	cmp	w7, w0
  40dd90:	b.gt	40dee0 <fchown@plt+0xc130>
  40dd94:	ldr	x0, [sp, #96]
  40dd98:	sxtw	x2, w2
  40dd9c:	mov	x1, x23
  40dda0:	add	x0, x0, w24, sxtw
  40dda4:	mov	w24, w7
  40dda8:	bl	4018d0 <memcpy@plt>
  40ddac:	ldr	x0, [sp, #168]
  40ddb0:	cmp	x0, x20
  40ddb4:	b.le	40ddcc <fchown@plt+0xc01c>
  40ddb8:	ldrh	w0, [sp, #104]
  40ddbc:	strh	w0, [x25, x20, lsl #1]
  40ddc0:	ldrb	w0, [sp, #176]
  40ddc4:	strb	w0, [x28, x20]
  40ddc8:	add	x20, x20, #0x1
  40ddcc:	ldr	x0, [sp, #160]
  40ddd0:	cmp	x0, x27
  40ddd4:	b.le	40decc <fchown@plt+0xc11c>
  40ddd8:	ldr	x0, [sp, #128]
  40dddc:	cmp	x20, x0
  40dde0:	b.le	40dcd8 <fchown@plt+0xbf28>
  40dde4:	ldr	x0, [sp, #184]
  40dde8:	sub	x6, x27, #0x1
  40ddec:	ldr	w21, [x0]
  40ddf0:	ldr	w1, [sp, #192]
  40ddf4:	adrp	x2, 427000 <fchown@plt+0x25250>
  40ddf8:	add	w3, w1, #0x1
  40ddfc:	ldr	w2, [x2, #832]
  40de00:	lsl	w0, w1, #3
  40de04:	mov	x1, #0x1                   	// #1
  40de08:	cmp	w2, w3
  40de0c:	lsl	x2, x1, x3
  40de10:	sxtw	x0, w0
  40de14:	lsl	w1, w1, w3
  40de18:	add	x5, x0, x6
  40de1c:	sub	w1, w1, #0x1
  40de20:	str	w1, [sp, #200]
  40de24:	sub	x2, x2, #0x1
  40de28:	str	w3, [sp, #192]
  40de2c:	sdiv	x1, x5, x0
  40de30:	ldr	x3, [sp, #168]
  40de34:	msub	x1, x1, x0, x5
  40de38:	csel	x2, x2, x3, ne  // ne = any
  40de3c:	str	x2, [sp, #128]
  40de40:	sub	x0, x0, x1
  40de44:	add	x27, x0, x6
  40de48:	asr	x6, x27, #3
  40de4c:	cmp	w6, w21
  40de50:	b.hi	40dc20 <fchown@plt+0xbe70>  // b.pmore
  40de54:	sub	w21, w21, w6
  40de58:	adrp	x1, 470000 <stdin@@GLIBC_2.17+0x489c0>
  40de5c:	cmp	w21, #0x0
  40de60:	add	x19, x1, #0x4a8
  40de64:	mov	x0, #0x0                   	// #0
  40de68:	b.le	40de88 <fchown@plt+0xc0d8>
  40de6c:	nop
  40de70:	add	w1, w6, w0
  40de74:	ldrb	w1, [x19, w1, sxtw]
  40de78:	strb	w1, [x19, x0]
  40de7c:	add	x0, x0, #0x1
  40de80:	cmp	w21, w0
  40de84:	b.gt	40de70 <fchown@plt+0xc0c0>
  40de88:	ldr	x0, [sp, #184]
  40de8c:	cmp	w21, #0x3f
  40de90:	str	w21, [x0]
  40de94:	b.hi	40dc6c <fchown@plt+0xbebc>  // b.pmore
  40de98:	adrp	x0, 470000 <stdin@@GLIBC_2.17+0x489c0>
  40de9c:	add	x19, x0, #0x4a8
  40dea0:	add	x1, x19, w21, uxtw
  40dea4:	b	40dc30 <fchown@plt+0xbe80>
  40dea8:	cmp	x26, #0xff
  40deac:	b.gt	40e15c <fchown@plt+0xc3ac>
  40deb0:	ldr	x0, [sp, #96]
  40deb4:	str	w26, [sp, #116]
  40deb8:	strb	w26, [x0, w24, sxtw]
  40debc:	add	w24, w24, #0x1
  40dec0:	ldr	x0, [sp, #160]
  40dec4:	cmp	x0, x27
  40dec8:	b.gt	40ddd8 <fchown@plt+0xc028>
  40decc:	ldr	w0, [sp, #196]
  40ded0:	cbz	w0, 40dfc4 <fchown@plt+0xc214>
  40ded4:	ldr	x0, [sp, #184]
  40ded8:	ldr	w21, [x0]
  40dedc:	b	40dc14 <fchown@plt+0xbe64>
  40dee0:	mov	w21, #0x4000                	// #16384
  40dee4:	b	40defc <fchown@plt+0xc14c>
  40dee8:	mov	w24, #0x0                   	// #0
  40deec:	add	x23, x23, x22
  40def0:	sub	x1, x19, x23
  40def4:	cmp	w1, #0x0
  40def8:	b.le	40ddac <fchown@plt+0xbffc>
  40defc:	sub	w0, w21, w24
  40df00:	cmp	w0, w1
  40df04:	csel	w1, w0, w1, le
  40df08:	cmp	w1, #0x0
  40df0c:	sxtw	x22, w1
  40df10:	b.le	40df2c <fchown@plt+0xc17c>
  40df14:	ldr	x0, [sp, #96]
  40df18:	mov	x2, x22
  40df1c:	add	x0, x0, w24, sxtw
  40df20:	add	w24, w24, w1
  40df24:	mov	x1, x23
  40df28:	bl	4018d0 <memcpy@plt>
  40df2c:	mov	w0, #0x3fff                	// #16383
  40df30:	cmp	w24, w0
  40df34:	b.le	40deec <fchown@plt+0xc13c>
  40df38:	ldr	x0, [sp, #120]
  40df3c:	ldr	w0, [x0]
  40df40:	cbnz	w0, 40dee8 <fchown@plt+0xc138>
  40df44:	ldr	w0, [sp, #180]
  40df48:	mov	w2, w24
  40df4c:	ldr	x1, [sp, #96]
  40df50:	bl	40f7d0 <fchown@plt+0xda20>
  40df54:	adrp	x1, 470000 <stdin@@GLIBC_2.17+0x489c0>
  40df58:	ldr	x0, [x1, #1152]
  40df5c:	add	x0, x0, w24, sxtw
  40df60:	mov	w24, #0x0                   	// #0
  40df64:	str	x0, [x1, #1152]
  40df68:	b	40deec <fchown@plt+0xc13c>
  40df6c:	adrp	x0, 427000 <fchown@plt+0x25250>
  40df70:	ldr	w0, [x0, #1548]
  40df74:	cbnz	w0, 40dffc <fchown@plt+0xc24c>
  40df78:	cmp	x20, #0x100
  40df7c:	b.eq	40dd34 <fchown@plt+0xbf84>  // b.none
  40df80:	adrp	x8, 45b000 <stdin@@GLIBC_2.17+0x339c0>
  40df84:	add	x19, x8, #0x85e
  40df88:	mov	x1, x19
  40df8c:	mov	x0, x26
  40df90:	b	40dd54 <fchown@plt+0xbfa4>
  40df94:	adrp	x8, 45b000 <stdin@@GLIBC_2.17+0x339c0>
  40df98:	add	x19, x8, #0x85e
  40df9c:	mov	x1, x19
  40dfa0:	mov	x0, x26
  40dfa4:	b	40dd60 <fchown@plt+0xbfb0>
  40dfa8:	ldr	w1, [sp, #192]
  40dfac:	lsl	x0, x0, #3
  40dfb0:	sub	w27, w1, #0x1
  40dfb4:	sub	x0, x0, w27, sxtw
  40dfb8:	str	x0, [sp, #160]
  40dfbc:	cmp	x0, #0x0
  40dfc0:	b.gt	40dc9c <fchown@plt+0xbeec>
  40dfc4:	adrp	x0, 427000 <fchown@plt+0x25250>
  40dfc8:	mov	w20, #0x0                   	// #0
  40dfcc:	ldr	w0, [x0, #4072]
  40dfd0:	cmp	w0, #0x0
  40dfd4:	ccmp	w24, #0x0, #0x4, eq  // eq = none
  40dfd8:	b.gt	40e0e0 <fchown@plt+0xc330>
  40dfdc:	mov	w0, w20
  40dfe0:	ldp	x19, x20, [sp, #16]
  40dfe4:	ldp	x21, x22, [sp, #32]
  40dfe8:	ldp	x23, x24, [sp, #48]
  40dfec:	ldp	x25, x26, [sp, #64]
  40dff0:	ldp	x27, x28, [sp, #80]
  40dff4:	ldp	x29, x30, [sp], #208
  40dff8:	ret
  40dffc:	mov	x2, x26
  40e000:	mov	w1, #0x0                   	// #0
  40e004:	mov	x0, x25
  40e008:	bl	401ad0 <memset@plt>
  40e00c:	ldr	w0, [sp, #192]
  40e010:	mov	x1, #0x1ff                 	// #511
  40e014:	str	x1, [sp, #128]
  40e018:	sub	x6, x27, #0x1
  40e01c:	str	w1, [sp, #200]
  40e020:	mov	w1, #0x9                   	// #9
  40e024:	lsl	w0, w0, #3
  40e028:	str	w1, [sp, #192]
  40e02c:	ldr	x1, [sp, #184]
  40e030:	sxtw	x0, w0
  40e034:	add	x2, x6, x0
  40e038:	mov	x20, x26
  40e03c:	ldr	x26, [sp, #104]
  40e040:	ldr	w21, [x1]
  40e044:	sdiv	x1, x2, x0
  40e048:	msub	x1, x1, x0, x2
  40e04c:	sub	x0, x0, x1
  40e050:	add	x27, x0, x6
  40e054:	b	40dc14 <fchown@plt+0xbe64>
  40e058:	mov	x6, #0xffffffffffffffff    	// #-1
  40e05c:	b	40ddf0 <fchown@plt+0xc040>
  40e060:	mov	w0, #0x0                   	// #0
  40e064:	bl	40fb68 <fchown@plt+0xddb8>
  40e068:	b	40da84 <fchown@plt+0xbcd4>
  40e06c:	and	w5, w0, #0x1f
  40e070:	adrp	x0, 427000 <fchown@plt+0x25250>
  40e074:	mov	x19, #0x1                   	// #1
  40e078:	mov	w2, #0x2                   	// #2
  40e07c:	str	w5, [x0, #832]
  40e080:	lsl	x0, x19, x5
  40e084:	str	w2, [x1, #4052]
  40e088:	cmp	w5, #0x10
  40e08c:	str	x0, [sp, #168]
  40e090:	b.le	40dad8 <fchown@plt+0xbd28>
  40e094:	adrp	x1, 470000 <stdin@@GLIBC_2.17+0x489c0>
  40e098:	adrp	x0, 427000 <fchown@plt+0x25250>
  40e09c:	mov	w6, #0x10                  	// #16
  40e0a0:	adrp	x4, 42b000 <stdin@@GLIBC_2.17+0x39c0>
  40e0a4:	ldr	x3, [x1, #1160]
  40e0a8:	add	x4, x4, #0x458
  40e0ac:	ldr	x0, [x0, #1568]
  40e0b0:	mov	w1, w19
  40e0b4:	adrp	x2, 413000 <fchown@plt+0x11250>
  40e0b8:	add	x2, x2, #0x6f8
  40e0bc:	mov	w20, w19
  40e0c0:	bl	401be0 <__fprintf_chk@plt>
  40e0c4:	adrp	x0, 427000 <fchown@plt+0x25250>
  40e0c8:	ldp	x21, x22, [sp, #32]
  40e0cc:	str	w19, [x0, #4052]
  40e0d0:	mov	w0, w20
  40e0d4:	ldp	x19, x20, [sp, #16]
  40e0d8:	ldp	x29, x30, [sp], #208
  40e0dc:	ret
  40e0e0:	ldr	w0, [sp, #180]
  40e0e4:	mov	w2, w24
  40e0e8:	adrp	x1, 45b000 <stdin@@GLIBC_2.17+0x339c0>
  40e0ec:	add	x1, x1, #0x878
  40e0f0:	bl	40f7d0 <fchown@plt+0xda20>
  40e0f4:	adrp	x0, 470000 <stdin@@GLIBC_2.17+0x489c0>
  40e0f8:	ldp	x21, x22, [sp, #32]
  40e0fc:	ldr	x1, [x0, #1152]
  40e100:	ldp	x25, x26, [sp, #64]
  40e104:	add	x3, x1, w24, sxtw
  40e108:	str	x3, [x0, #1152]
  40e10c:	mov	w0, w20
  40e110:	ldp	x19, x20, [sp, #16]
  40e114:	ldp	x23, x24, [sp, #48]
  40e118:	ldp	x27, x28, [sp, #80]
  40e11c:	ldp	x29, x30, [sp], #208
  40e120:	ret
  40e124:	adrp	x0, 427000 <fchown@plt+0x25250>
  40e128:	ldr	w0, [x0, #4072]
  40e12c:	cmp	w0, #0x0
  40e130:	ccmp	w24, #0x0, #0x4, eq  // eq = none
  40e134:	b.gt	40e1ac <fchown@plt+0xc3fc>
  40e138:	adrp	x2, 427000 <fchown@plt+0x25250>
  40e13c:	adrp	x1, 413000 <fchown@plt+0x11250>
  40e140:	add	x1, x1, #0x690
  40e144:	adrp	x0, 413000 <fchown@plt+0x11250>
  40e148:	ldr	w2, [x2, #2880]
  40e14c:	add	x0, x0, #0x6a0
  40e150:	cmp	w2, #0x0
  40e154:	csel	x0, x1, x0, ne  // ne = any
  40e158:	bl	40f628 <fchown@plt+0xd878>
  40e15c:	adrp	x0, 413000 <fchown@plt+0x11250>
  40e160:	add	x0, x0, #0x690
  40e164:	bl	40f628 <fchown@plt+0xd878>
  40e168:	adrp	x1, 470000 <stdin@@GLIBC_2.17+0x489c0>
  40e16c:	adrp	x0, 427000 <fchown@plt+0x25250>
  40e170:	adrp	x4, 42b000 <stdin@@GLIBC_2.17+0x39c0>
  40e174:	adrp	x2, 413000 <fchown@plt+0x11250>
  40e178:	ldr	x3, [x1, #1160]
  40e17c:	add	x2, x2, #0x6d0
  40e180:	ldr	x0, [x0, #1568]
  40e184:	mov	w1, #0x1                   	// #1
  40e188:	add	x4, x4, #0x458
  40e18c:	bl	401be0 <__fprintf_chk@plt>
  40e190:	adrp	x1, 427000 <fchown@plt+0x25250>
  40e194:	adrp	x0, 427000 <fchown@plt+0x25250>
  40e198:	ldr	w2, [x1, #4052]
  40e19c:	ldr	w0, [x0, #832]
  40e1a0:	cbnz	w2, 40dab8 <fchown@plt+0xbd08>
  40e1a4:	b	40e06c <fchown@plt+0xc2bc>
  40e1a8:	bl	40f708 <fchown@plt+0xd958>
  40e1ac:	ldr	w0, [sp, #180]
  40e1b0:	mov	w2, w24
  40e1b4:	adrp	x1, 45b000 <stdin@@GLIBC_2.17+0x339c0>
  40e1b8:	add	x1, x1, #0x878
  40e1bc:	bl	40f7d0 <fchown@plt+0xda20>
  40e1c0:	adrp	x1, 470000 <stdin@@GLIBC_2.17+0x489c0>
  40e1c4:	ldr	x0, [x1, #1152]
  40e1c8:	add	x3, x0, w24, sxtw
  40e1cc:	str	x3, [x1, #1152]
  40e1d0:	b	40e138 <fchown@plt+0xc388>
  40e1d4:	nop
  40e1d8:	stp	x29, x30, [sp, #-128]!
  40e1dc:	adrp	x2, 45b000 <stdin@@GLIBC_2.17+0x339c0>
  40e1e0:	adrp	x3, 460000 <stdin@@GLIBC_2.17+0x389c0>
  40e1e4:	mov	x29, sp
  40e1e8:	stp	x19, x20, [sp, #16]
  40e1ec:	adrp	x20, 470000 <stdin@@GLIBC_2.17+0x489c0>
  40e1f0:	stp	x21, x22, [sp, #32]
  40e1f4:	adrp	x21, 45b000 <stdin@@GLIBC_2.17+0x339c0>
  40e1f8:	stp	x27, x28, [sp, #80]
  40e1fc:	adrp	x28, 42b000 <stdin@@GLIBC_2.17+0x39c0>
  40e200:	str	w1, [x2, #2144]
  40e204:	str	w0, [x3, #120]
  40e208:	ldr	w2, [x21, #2148]
  40e20c:	ldr	w1, [x20, #1188]
  40e210:	str	xzr, [x28, #416]
  40e214:	stp	x23, x24, [sp, #48]
  40e218:	cmp	w2, w1
  40e21c:	stp	x25, x26, [sp, #64]
  40e220:	b.cs	40e768 <fchown@plt+0xc9b8>  // b.hs, b.nlast
  40e224:	adrp	x0, 470000 <stdin@@GLIBC_2.17+0x489c0>
  40e228:	add	x0, x0, #0x4a8
  40e22c:	add	w3, w2, #0x1
  40e230:	str	w3, [x21, #2148]
  40e234:	cmp	w1, w3
  40e238:	ldrb	w0, [x0, w2, uxtw]
  40e23c:	and	x0, x0, #0xff
  40e240:	str	x0, [x28, #416]
  40e244:	lsl	x19, x0, #8
  40e248:	b.ls	40e794 <fchown@plt+0xc9e4>  // b.plast
  40e24c:	adrp	x0, 470000 <stdin@@GLIBC_2.17+0x489c0>
  40e250:	add	x0, x0, #0x4a8
  40e254:	add	w2, w3, #0x1
  40e258:	str	w2, [x21, #2148]
  40e25c:	cmp	w1, w2
  40e260:	ldrb	w0, [x0, w3, uxtw]
  40e264:	and	x0, x0, #0xff
  40e268:	orr	x0, x0, x19
  40e26c:	str	x0, [x28, #416]
  40e270:	lsl	x19, x0, #8
  40e274:	b.ls	40e7c4 <fchown@plt+0xca14>  // b.plast
  40e278:	adrp	x0, 470000 <stdin@@GLIBC_2.17+0x489c0>
  40e27c:	add	x0, x0, #0x4a8
  40e280:	add	w3, w2, #0x1
  40e284:	str	w3, [x21, #2148]
  40e288:	cmp	w1, w3
  40e28c:	ldrb	w0, [x0, w2, uxtw]
  40e290:	and	x0, x0, #0xff
  40e294:	orr	x0, x0, x19
  40e298:	str	x0, [x28, #416]
  40e29c:	lsl	x19, x0, #8
  40e2a0:	b.ls	40e7f4 <fchown@plt+0xca44>  // b.plast
  40e2a4:	adrp	x0, 470000 <stdin@@GLIBC_2.17+0x489c0>
  40e2a8:	add	x0, x0, #0x4a8
  40e2ac:	add	w2, w3, #0x1
  40e2b0:	str	w2, [x21, #2148]
  40e2b4:	cmp	w2, w1
  40e2b8:	ldrb	w0, [x0, w3, uxtw]
  40e2bc:	and	x0, x0, #0xff
  40e2c0:	orr	x0, x0, x19
  40e2c4:	str	x0, [x28, #416]
  40e2c8:	b.cs	40e820 <fchown@plt+0xca70>  // b.hs, b.nlast
  40e2cc:	adrp	x0, 470000 <stdin@@GLIBC_2.17+0x489c0>
  40e2d0:	add	x0, x0, #0x4a8
  40e2d4:	add	w1, w2, #0x1
  40e2d8:	str	w1, [x21, #2148]
  40e2dc:	ldrb	w0, [x0, w2, uxtw]
  40e2e0:	add	x28, x28, #0x1a0
  40e2e4:	sub	w1, w0, #0x1
  40e2e8:	cmp	w1, #0x18
  40e2ec:	str	w0, [x28, #8]
  40e2f0:	b.hi	40e854 <fchown@plt+0xcaa4>  // b.pmore
  40e2f4:	mov	x20, #0x1                   	// #1
  40e2f8:	adrp	x3, 45b000 <stdin@@GLIBC_2.17+0x339c0>
  40e2fc:	adrp	x4, 470000 <stdin@@GLIBC_2.17+0x489c0>
  40e300:	adrp	x23, 470000 <stdin@@GLIBC_2.17+0x489c0>
  40e304:	mov	w19, w20
  40e308:	add	x26, x3, #0x864
  40e30c:	add	x25, x4, #0x4a4
  40e310:	add	x23, x23, #0x4a8
  40e314:	add	x22, x28, #0x10
  40e318:	mov	w21, #0x0                   	// #0
  40e31c:	b	40e364 <fchown@plt+0xc5b4>
  40e320:	add	w1, w0, #0x1
  40e324:	ldrb	w0, [x23, w0, uxtw]
  40e328:	str	w1, [x26]
  40e32c:	ldr	w27, [x28, #8]
  40e330:	str	w0, [x22, x20, lsl #2]
  40e334:	cmp	w27, w20
  40e338:	cset	w1, eq  // eq = none
  40e33c:	sub	w1, w19, w1
  40e340:	cmp	w1, w0
  40e344:	b.lt	40e86c <fchown@plt+0xcabc>  // b.tstop
  40e348:	sub	w19, w19, w0
  40e34c:	add	x20, x20, #0x1
  40e350:	cmp	w27, w20
  40e354:	add	w21, w21, w0
  40e358:	lsl	w19, w19, #1
  40e35c:	add	w19, w19, #0x1
  40e360:	b.lt	40e388 <fchown@plt+0xc5d8>  // b.tstop
  40e364:	ldr	w1, [x25]
  40e368:	ldr	w0, [x26]
  40e36c:	cmp	w0, w1
  40e370:	b.cc	40e320 <fchown@plt+0xc570>  // b.lo, b.ul, b.last
  40e374:	mov	w0, #0x0                   	// #0
  40e378:	bl	40fb68 <fchown@plt+0xddb8>
  40e37c:	tbnz	w0, #31, 40e834 <fchown@plt+0xca84>
  40e380:	and	w0, w0, #0xff
  40e384:	b	40e32c <fchown@plt+0xc57c>
  40e388:	cmp	w21, #0xff
  40e38c:	b.gt	40e86c <fchown@plt+0xcabc>
  40e390:	sxtw	x1, w27
  40e394:	cmp	w27, #0x0
  40e398:	ldr	w0, [x22, x1, lsl #2]
  40e39c:	add	w2, w0, #0x1
  40e3a0:	str	w2, [x22, x1, lsl #2]
  40e3a4:	b.le	40e840 <fchown@plt+0xca90>
  40e3a8:	adrp	x24, 470000 <stdin@@GLIBC_2.17+0x489c0>
  40e3ac:	add	x23, x28, #0xf0
  40e3b0:	add	x24, x24, #0x4a8
  40e3b4:	mov	x20, #0x1                   	// #1
  40e3b8:	mov	w21, #0x0                   	// #0
  40e3bc:	nop
  40e3c0:	add	x0, x28, #0x10
  40e3c4:	add	x1, x28, #0x80
  40e3c8:	ldr	w0, [x0, x20, lsl #2]
  40e3cc:	str	w21, [x1, x20, lsl #2]
  40e3d0:	cmp	w0, #0x0
  40e3d4:	b.le	40e450 <fchown@plt+0xc6a0>
  40e3d8:	sxtw	x22, w21
  40e3dc:	add	w19, w21, #0x1
  40e3e0:	sub	w0, w0, #0x1
  40e3e4:	add	x22, x22, #0x2
  40e3e8:	add	x22, x22, x0
  40e3ec:	sxtw	x19, w19
  40e3f0:	b	40e414 <fchown@plt+0xc664>
  40e3f4:	add	w1, w0, #0x1
  40e3f8:	str	w1, [x26]
  40e3fc:	add	x1, x23, x19
  40e400:	ldrb	w0, [x24, w0, uxtw]
  40e404:	add	x19, x19, #0x1
  40e408:	cmp	x19, x22
  40e40c:	sturb	w0, [x1, #-1]
  40e410:	b.eq	40e44c <fchown@plt+0xc69c>  // b.none
  40e414:	ldr	w1, [x25]
  40e418:	mov	w21, w19
  40e41c:	ldr	w0, [x26]
  40e420:	cmp	w0, w1
  40e424:	b.cc	40e3f4 <fchown@plt+0xc644>  // b.lo, b.ul, b.last
  40e428:	mov	w0, #0x0                   	// #0
  40e42c:	bl	40fb68 <fchown@plt+0xddb8>
  40e430:	tbnz	w0, #31, 40e834 <fchown@plt+0xca84>
  40e434:	add	x1, x23, x19
  40e438:	and	w0, w0, #0xff
  40e43c:	add	x19, x19, #0x1
  40e440:	cmp	x19, x22
  40e444:	sturb	w0, [x1, #-1]
  40e448:	b.ne	40e414 <fchown@plt+0xc664>  // b.any
  40e44c:	ldr	w27, [x28, #8]
  40e450:	add	x20, x20, #0x1
  40e454:	cmp	w27, w20
  40e458:	b.ge	40e3c0 <fchown@plt+0xc610>  // b.tcont
  40e45c:	add	x6, x28, #0x10
  40e460:	sxtw	x0, w27
  40e464:	cmp	w27, #0x0
  40e468:	ldr	w1, [x6, x0, lsl #2]
  40e46c:	str	w1, [sp, #116]
  40e470:	add	w1, w1, #0x1
  40e474:	str	w1, [x6, x0, lsl #2]
  40e478:	b.le	40e848 <fchown@plt+0xca98>
  40e47c:	add	x7, x28, #0x1f0
  40e480:	add	x5, x28, #0x80
  40e484:	mov	w1, #0x0                   	// #0
  40e488:	ldr	w2, [x5, x0, lsl #2]
  40e48c:	asr	w1, w1, #1
  40e490:	str	w1, [x7, x0, lsl #2]
  40e494:	sub	w2, w2, w1
  40e498:	str	w2, [x5, x0, lsl #2]
  40e49c:	ldr	w2, [x6, x0, lsl #2]
  40e4a0:	sub	x0, x0, #0x1
  40e4a4:	cmp	w0, #0x0
  40e4a8:	add	w1, w1, w2
  40e4ac:	b.gt	40e488 <fchown@plt+0xc6d8>
  40e4b0:	asr	w1, w1, #1
  40e4b4:	cmp	w1, #0x1
  40e4b8:	b.ne	40e848 <fchown@plt+0xca98>  // b.any
  40e4bc:	cmp	w27, #0xc
  40e4c0:	mov	w0, #0xc                   	// #12
  40e4c4:	csel	w27, w27, w0, le
  40e4c8:	adrp	x24, 45b000 <stdin@@GLIBC_2.17+0x339c0>
  40e4cc:	add	x0, x24, #0x878
  40e4d0:	add	x20, x28, #0x10
  40e4d4:	lsl	w22, w1, w27
  40e4d8:	mov	x19, #0x1                   	// #1
  40e4dc:	add	x5, x0, w22, sxtw
  40e4e0:	str	x0, [sp, #104]
  40e4e4:	str	w27, [x28, #616]
  40e4e8:	ldr	w0, [x20, x19, lsl #2]
  40e4ec:	sub	w1, w27, w19
  40e4f0:	lsl	w0, w0, w1
  40e4f4:	cbz	w0, 40e518 <fchown@plt+0xc768>
  40e4f8:	sub	w0, w0, #0x1
  40e4fc:	mov	w1, w19
  40e500:	mvn	x6, x0
  40e504:	add	x2, x0, #0x1
  40e508:	add	x5, x5, x6
  40e50c:	mov	x0, x5
  40e510:	bl	401ad0 <memset@plt>
  40e514:	mov	x5, x0
  40e518:	add	x19, x19, #0x1
  40e51c:	cmp	w27, w19
  40e520:	b.ge	40e4e8 <fchown@plt+0xc738>  // b.tcont
  40e524:	ldr	x0, [sp, #104]
  40e528:	cmp	x5, x0
  40e52c:	b.ls	40e53c <fchown@plt+0xc78c>  // b.plast
  40e530:	sub	x2, x5, x0
  40e534:	mov	w1, #0x0                   	// #0
  40e538:	bl	401ad0 <memset@plt>
  40e53c:	sub	w0, w22, #0x1
  40e540:	adrp	x19, 470000 <stdin@@GLIBC_2.17+0x489c0>
  40e544:	add	x19, x19, #0x4a8
  40e548:	add	x2, x28, #0x80
  40e54c:	mov	w1, #0x0                   	// #0
  40e550:	str	w0, [sp, #112]
  40e554:	mov	x0, #0x0                   	// #0
  40e558:	str	x2, [sp, #120]
  40e55c:	str	wzr, [x28, #600]
  40e560:	str	xzr, [x28, #608]
  40e564:	nop
  40e568:	cmp	w1, w27
  40e56c:	b.lt	40e5f4 <fchown@plt+0xc844>  // b.tstop
  40e570:	ldr	w3, [sp, #112]
  40e574:	sub	w2, w1, w27
  40e578:	lsr	x2, x0, x2
  40e57c:	and	w2, w3, w2
  40e580:	ldr	x3, [sp, #104]
  40e584:	ldrb	w21, [x3, w2, uxtw]
  40e588:	cbz	w21, 40e670 <fchown@plt+0xc8c0>
  40e58c:	sub	w27, w27, w21
  40e590:	lsr	w2, w2, w27
  40e594:	ldr	w0, [sp, #116]
  40e598:	cmp	w2, w0
  40e59c:	b.eq	40e62c <fchown@plt+0xc87c>  // b.none
  40e5a0:	ldr	x0, [sp, #120]
  40e5a4:	adrp	x7, 470000 <stdin@@GLIBC_2.17+0x489c0>
  40e5a8:	add	x1, x28, #0xf0
  40e5ac:	ldr	w5, [x0, w21, sxtw #2]
  40e5b0:	adrp	x0, 460000 <stdin@@GLIBC_2.17+0x389c0>
  40e5b4:	add	x0, x0, #0x480
  40e5b8:	add	w2, w2, w5
  40e5bc:	ldr	w5, [x7, #1184]
  40e5c0:	add	w6, w5, #0x1
  40e5c4:	str	w6, [x7, #1184]
  40e5c8:	ldrb	w1, [x1, w2, uxtw]
  40e5cc:	cmp	w6, #0x8, lsl #12
  40e5d0:	strb	w1, [x0, w5, uxtw]
  40e5d4:	b.eq	40e73c <fchown@plt+0xc98c>  // b.none
  40e5d8:	ldr	w1, [x28, #600]
  40e5dc:	ldr	w27, [x28, #616]
  40e5e0:	sub	w1, w1, w21
  40e5e4:	str	w1, [x28, #600]
  40e5e8:	cmp	w1, w27
  40e5ec:	ldr	x0, [x28, #608]
  40e5f0:	b.ge	40e570 <fchown@plt+0xc7c0>  // b.tcont
  40e5f4:	ldr	w2, [x26]
  40e5f8:	lsl	x20, x0, #8
  40e5fc:	ldr	w0, [x25]
  40e600:	cmp	w2, w0
  40e604:	b.cs	40e744 <fchown@plt+0xc994>  // b.hs, b.nlast
  40e608:	ldrb	w0, [x19, w2, uxtw]
  40e60c:	add	w5, w2, #0x1
  40e610:	str	w5, [x26]
  40e614:	and	x0, x0, #0xff
  40e618:	add	w1, w1, #0x8
  40e61c:	orr	x0, x0, x20
  40e620:	str	w1, [x28, #600]
  40e624:	str	x0, [x28, #608]
  40e628:	b	40e568 <fchown@plt+0xc7b8>
  40e62c:	ldr	w0, [x28, #8]
  40e630:	cmp	w0, w21
  40e634:	b.ne	40e5a0 <fchown@plt+0xc7f0>  // b.any
  40e638:	bl	40fa80 <fchown@plt+0xdcd0>
  40e63c:	adrp	x1, 470000 <stdin@@GLIBC_2.17+0x489c0>
  40e640:	ldr	x0, [x28]
  40e644:	ldr	w1, [x1, #1152]
  40e648:	cmp	x1, x0
  40e64c:	b.ne	40e860 <fchown@plt+0xcab0>  // b.any
  40e650:	mov	w0, #0x0                   	// #0
  40e654:	ldp	x19, x20, [sp, #16]
  40e658:	ldp	x21, x22, [sp, #32]
  40e65c:	ldp	x23, x24, [sp, #48]
  40e660:	ldp	x25, x26, [sp, #64]
  40e664:	ldp	x27, x28, [sp, #80]
  40e668:	ldp	x29, x30, [sp], #128
  40e66c:	ret
  40e670:	add	x23, x28, #0x1f0
  40e674:	ldrsw	x20, [sp, #112]
  40e678:	ldr	w5, [x23, w27, sxtw #2]
  40e67c:	cmp	w2, w5
  40e680:	b.cs	40e760 <fchown@plt+0xc9b0>  // b.hs, b.nlast
  40e684:	add	w5, w27, #0x1
  40e688:	sxtw	x22, w5
  40e68c:	nop
  40e690:	lsl	x20, x20, #1
  40e694:	cmp	w22, w1
  40e698:	add	x20, x20, #0x1
  40e69c:	mov	w21, w22
  40e6a0:	mov	w24, w22
  40e6a4:	b.gt	40e6d8 <fchown@plt+0xc928>
  40e6a8:	b	40e71c <fchown@plt+0xc96c>
  40e6ac:	ldrb	w0, [x19, w1, uxtw]
  40e6b0:	add	w2, w1, #0x1
  40e6b4:	ldr	w1, [x28, #600]
  40e6b8:	and	x0, x0, #0xff
  40e6bc:	str	w2, [x26]
  40e6c0:	add	w1, w1, #0x8
  40e6c4:	orr	x0, x0, x27
  40e6c8:	str	w1, [x28, #600]
  40e6cc:	cmp	w1, w24
  40e6d0:	str	x0, [x28, #608]
  40e6d4:	b.ge	40e71c <fchown@plt+0xc96c>  // b.tcont
  40e6d8:	ldr	w1, [x26]
  40e6dc:	lsl	x27, x0, #8
  40e6e0:	ldr	w0, [x25]
  40e6e4:	cmp	w1, w0
  40e6e8:	b.cc	40e6ac <fchown@plt+0xc8fc>  // b.lo, b.ul, b.last
  40e6ec:	mov	w0, #0x0                   	// #0
  40e6f0:	bl	40fb68 <fchown@plt+0xddb8>
  40e6f4:	tbnz	w0, #31, 40e834 <fchown@plt+0xca84>
  40e6f8:	ldr	w1, [x28, #600]
  40e6fc:	and	w0, w0, #0xff
  40e700:	and	x0, x0, #0xff
  40e704:	add	w1, w1, #0x8
  40e708:	orr	x0, x0, x27
  40e70c:	str	w1, [x28, #600]
  40e710:	cmp	w1, w24
  40e714:	str	x0, [x28, #608]
  40e718:	b.lt	40e6d8 <fchown@plt+0xc928>  // b.tstop
  40e71c:	sub	w2, w1, w21
  40e720:	ldr	w6, [x23, x22, lsl #2]
  40e724:	add	x22, x22, #0x1
  40e728:	lsr	x2, x0, x2
  40e72c:	and	w2, w2, w20
  40e730:	cmp	w6, w2
  40e734:	b.hi	40e690 <fchown@plt+0xc8e0>  // b.pmore
  40e738:	b	40e594 <fchown@plt+0xc7e4>
  40e73c:	bl	40fa80 <fchown@plt+0xdcd0>
  40e740:	b	40e5d8 <fchown@plt+0xc828>
  40e744:	mov	w0, #0x0                   	// #0
  40e748:	bl	40fb68 <fchown@plt+0xddb8>
  40e74c:	tbnz	w0, #31, 40e834 <fchown@plt+0xca84>
  40e750:	ldr	w1, [x28, #600]
  40e754:	and	w0, w0, #0xff
  40e758:	ldr	w27, [x28, #616]
  40e75c:	b	40e614 <fchown@plt+0xc864>
  40e760:	mov	w21, w27
  40e764:	b	40e594 <fchown@plt+0xc7e4>
  40e768:	mov	w0, #0x0                   	// #0
  40e76c:	bl	40fb68 <fchown@plt+0xddb8>
  40e770:	tbnz	w0, #31, 40e834 <fchown@plt+0xca84>
  40e774:	and	w0, w0, #0xff
  40e778:	ldr	w3, [x21, #2148]
  40e77c:	and	x0, x0, #0xff
  40e780:	ldr	w1, [x20, #1188]
  40e784:	str	x0, [x28, #416]
  40e788:	cmp	w1, w3
  40e78c:	lsl	x19, x0, #8
  40e790:	b.hi	40e24c <fchown@plt+0xc49c>  // b.pmore
  40e794:	mov	w0, #0x0                   	// #0
  40e798:	bl	40fb68 <fchown@plt+0xddb8>
  40e79c:	tbnz	w0, #31, 40e834 <fchown@plt+0xca84>
  40e7a0:	and	w0, w0, #0xff
  40e7a4:	ldr	w2, [x21, #2148]
  40e7a8:	and	x0, x0, #0xff
  40e7ac:	ldr	w1, [x20, #1188]
  40e7b0:	orr	x0, x0, x19
  40e7b4:	str	x0, [x28, #416]
  40e7b8:	cmp	w1, w2
  40e7bc:	lsl	x19, x0, #8
  40e7c0:	b.hi	40e278 <fchown@plt+0xc4c8>  // b.pmore
  40e7c4:	mov	w0, #0x0                   	// #0
  40e7c8:	bl	40fb68 <fchown@plt+0xddb8>
  40e7cc:	tbnz	w0, #31, 40e834 <fchown@plt+0xca84>
  40e7d0:	and	w0, w0, #0xff
  40e7d4:	ldr	w3, [x21, #2148]
  40e7d8:	and	x0, x0, #0xff
  40e7dc:	ldr	w1, [x20, #1188]
  40e7e0:	orr	x0, x0, x19
  40e7e4:	str	x0, [x28, #416]
  40e7e8:	cmp	w1, w3
  40e7ec:	lsl	x19, x0, #8
  40e7f0:	b.hi	40e2a4 <fchown@plt+0xc4f4>  // b.pmore
  40e7f4:	mov	w0, #0x0                   	// #0
  40e7f8:	bl	40fb68 <fchown@plt+0xddb8>
  40e7fc:	tbnz	w0, #31, 40e834 <fchown@plt+0xca84>
  40e800:	and	w0, w0, #0xff
  40e804:	ldr	w1, [x20, #1188]
  40e808:	and	x0, x0, #0xff
  40e80c:	ldr	w2, [x21, #2148]
  40e810:	orr	x0, x0, x19
  40e814:	str	x0, [x28, #416]
  40e818:	cmp	w2, w1
  40e81c:	b.cc	40e2cc <fchown@plt+0xc51c>  // b.lo, b.ul, b.last
  40e820:	mov	w0, #0x0                   	// #0
  40e824:	bl	40fb68 <fchown@plt+0xddb8>
  40e828:	tbnz	w0, #31, 40e834 <fchown@plt+0xca84>
  40e82c:	and	w0, w0, #0xff
  40e830:	b	40e2e0 <fchown@plt+0xc530>
  40e834:	adrp	x0, 413000 <fchown@plt+0x11250>
  40e838:	add	x0, x0, #0x840
  40e83c:	bl	40f628 <fchown@plt+0xd878>
  40e840:	add	w0, w0, #0x2
  40e844:	str	w0, [x22, x1, lsl #2]
  40e848:	adrp	x0, 413000 <fchown@plt+0x11250>
  40e84c:	add	x0, x0, #0x900
  40e850:	bl	40f628 <fchown@plt+0xd878>
  40e854:	adrp	x0, 413000 <fchown@plt+0x11250>
  40e858:	add	x0, x0, #0x878
  40e85c:	bl	40f628 <fchown@plt+0xd878>
  40e860:	adrp	x0, 413000 <fchown@plt+0x11250>
  40e864:	add	x0, x0, #0x8d8
  40e868:	bl	40f628 <fchown@plt+0xd878>
  40e86c:	adrp	x0, 413000 <fchown@plt+0x11250>
  40e870:	add	x0, x0, #0x8b8
  40e874:	bl	40f628 <fchown@plt+0xd878>
  40e878:	stp	x29, x30, [sp, #-16]!
  40e87c:	adrp	x4, 45b000 <stdin@@GLIBC_2.17+0x339c0>
  40e880:	adrp	x5, 460000 <stdin@@GLIBC_2.17+0x389c0>
  40e884:	mov	x29, sp
  40e888:	ldr	w2, [x4, #2148]
  40e88c:	adrp	x3, 470000 <stdin@@GLIBC_2.17+0x489c0>
  40e890:	adrp	x1, 470000 <stdin@@GLIBC_2.17+0x489c0>
  40e894:	add	x1, x1, #0x4a8
  40e898:	str	w0, [x5, #120]
  40e89c:	ldr	w5, [x3, #1188]
  40e8a0:	add	x3, x1, w2, uxtw
  40e8a4:	ldrh	w0, [x3, #26]
  40e8a8:	ldrh	w6, [x3, #28]
  40e8ac:	add	w0, w0, #0x1e
  40e8b0:	add	w0, w0, w6
  40e8b4:	add	w0, w0, w2
  40e8b8:	str	w0, [x4, #2148]
  40e8bc:	cmp	w0, w5
  40e8c0:	b.hi	40e8d8 <fchown@plt+0xcb28>  // b.pmore
  40e8c4:	ldr	w1, [x1, w2, uxtw]
  40e8c8:	mov	w0, #0x4b50                	// #19280
  40e8cc:	movk	w0, #0x403, lsl #16
  40e8d0:	cmp	w1, w0
  40e8d4:	b.eq	40e918 <fchown@plt+0xcb68>  // b.none
  40e8d8:	adrp	x1, 470000 <stdin@@GLIBC_2.17+0x489c0>
  40e8dc:	adrp	x0, 427000 <fchown@plt+0x25250>
  40e8e0:	adrp	x4, 42b000 <stdin@@GLIBC_2.17+0x39c0>
  40e8e4:	adrp	x2, 413000 <fchown@plt+0x11250>
  40e8e8:	ldr	x3, [x1, #1160]
  40e8ec:	add	x4, x4, #0x458
  40e8f0:	ldr	x0, [x0, #1568]
  40e8f4:	add	x2, x2, #0x920
  40e8f8:	mov	w1, #0x1                   	// #1
  40e8fc:	bl	401be0 <__fprintf_chk@plt>
  40e900:	adrp	x2, 427000 <fchown@plt+0x25250>
  40e904:	mov	w1, #0x1                   	// #1
  40e908:	ldp	x29, x30, [sp], #16
  40e90c:	mov	w0, w1
  40e910:	str	w1, [x2, #4052]
  40e914:	ret
  40e918:	adrp	x1, 427000 <fchown@plt+0x25250>
  40e91c:	ldrb	w0, [x3, #8]
  40e920:	str	w0, [x1, #760]
  40e924:	and	w0, w0, #0xfffffff7
  40e928:	cbnz	w0, 40e95c <fchown@plt+0xcbac>
  40e92c:	ldrb	w0, [x3, #6]
  40e930:	adrp	x2, 42b000 <stdin@@GLIBC_2.17+0x39c0>
  40e934:	add	x3, x2, #0x40c
  40e938:	and	w1, w0, #0x1
  40e93c:	str	w1, [x2, #1036]
  40e940:	cbnz	w1, 40e980 <fchown@plt+0xcbd0>
  40e944:	ubfx	x1, x0, #3, #1
  40e948:	mov	w2, #0x1                   	// #1
  40e94c:	stp	w1, w2, [x3, #4]
  40e950:	mov	w0, #0x0                   	// #0
  40e954:	ldp	x29, x30, [sp], #16
  40e958:	ret
  40e95c:	adrp	x1, 470000 <stdin@@GLIBC_2.17+0x489c0>
  40e960:	adrp	x0, 427000 <fchown@plt+0x25250>
  40e964:	adrp	x4, 42b000 <stdin@@GLIBC_2.17+0x39c0>
  40e968:	adrp	x2, 413000 <fchown@plt+0x11250>
  40e96c:	ldr	x3, [x1, #1160]
  40e970:	add	x4, x4, #0x458
  40e974:	ldr	x0, [x0, #1568]
  40e978:	add	x2, x2, #0x940
  40e97c:	b	40e8f8 <fchown@plt+0xcb48>
  40e980:	adrp	x1, 470000 <stdin@@GLIBC_2.17+0x489c0>
  40e984:	adrp	x0, 427000 <fchown@plt+0x25250>
  40e988:	adrp	x4, 42b000 <stdin@@GLIBC_2.17+0x39c0>
  40e98c:	adrp	x2, 413000 <fchown@plt+0x11250>
  40e990:	ldr	x3, [x1, #1160]
  40e994:	add	x4, x4, #0x458
  40e998:	ldr	x0, [x0, #1568]
  40e99c:	add	x2, x2, #0x980
  40e9a0:	b	40e8f8 <fchown@plt+0xcb48>
  40e9a4:	nop
  40e9a8:	stp	x29, x30, [sp, #-96]!
  40e9ac:	mov	w3, w1
  40e9b0:	adrp	x4, 460000 <stdin@@GLIBC_2.17+0x389c0>
  40e9b4:	adrp	x2, 45b000 <stdin@@GLIBC_2.17+0x339c0>
  40e9b8:	mov	x29, sp
  40e9bc:	mov	w1, #0x0                   	// #0
  40e9c0:	str	w0, [x4, #120]
  40e9c4:	mov	x0, #0x0                   	// #0
  40e9c8:	str	w3, [x2, #2144]
  40e9cc:	stp	x19, x20, [sp, #16]
  40e9d0:	stp	x21, x22, [sp, #32]
  40e9d4:	stp	x23, x24, [sp, #48]
  40e9d8:	stp	x25, x26, [sp, #64]
  40e9dc:	bl	40f280 <fchown@plt+0xd4d0>
  40e9e0:	adrp	x0, 42b000 <stdin@@GLIBC_2.17+0x39c0>
  40e9e4:	add	x24, x0, #0x40c
  40e9e8:	ldr	w1, [x24, #8]
  40e9ec:	cbz	w1, 40ed14 <fchown@plt+0xcf64>
  40e9f0:	ldr	w1, [x24, #4]
  40e9f4:	str	x27, [sp, #80]
  40e9f8:	cbz	w1, 40efb8 <fchown@plt+0xd208>
  40e9fc:	mov	x22, #0x0                   	// #0
  40ea00:	mov	x25, #0x0                   	// #0
  40ea04:	adrp	x1, 427000 <fchown@plt+0x25250>
  40ea08:	ldr	w1, [x1, #760]
  40ea0c:	cmp	w1, #0x8
  40ea10:	b.eq	40f274 <fchown@plt+0xd4c4>  // b.none
  40ea14:	cbnz	w1, 40f22c <fchown@plt+0xd47c>
  40ea18:	adrp	x23, 470000 <stdin@@GLIBC_2.17+0x489c0>
  40ea1c:	add	x23, x23, #0x4a8
  40ea20:	ldr	w0, [x0, #1036]
  40ea24:	ldur	w4, [x23, #18]
  40ea28:	cmp	w0, #0x0
  40ea2c:	ldur	w3, [x23, #22]
  40ea30:	sub	x0, x4, #0xc
  40ea34:	csel	x0, x0, x4, ne  // ne = any
  40ea38:	cmp	x3, x0
  40ea3c:	b.ne	40f250 <fchown@plt+0xd4a0>  // b.any
  40ea40:	sub	x20, x3, #0x1
  40ea44:	cbz	x3, 40eae0 <fchown@plt+0xcd30>
  40ea48:	adrp	x19, 45b000 <stdin@@GLIBC_2.17+0x339c0>
  40ea4c:	adrp	x21, 470000 <stdin@@GLIBC_2.17+0x489c0>
  40ea50:	adrp	x26, 470000 <stdin@@GLIBC_2.17+0x489c0>
  40ea54:	adrp	x27, 460000 <stdin@@GLIBC_2.17+0x389c0>
  40ea58:	add	x19, x19, #0x864
  40ea5c:	add	x21, x21, #0x4a4
  40ea60:	add	x26, x26, #0x4a0
  40ea64:	add	x27, x27, #0x480
  40ea68:	b	40ea9c <fchown@plt+0xccec>
  40ea6c:	add	w1, w0, #0x1
  40ea70:	str	w1, [x19]
  40ea74:	ldr	w1, [x26]
  40ea78:	ldrb	w0, [x23, w0, uxtw]
  40ea7c:	add	w2, w1, #0x1
  40ea80:	str	w2, [x26]
  40ea84:	cmp	w2, #0x8, lsl #12
  40ea88:	strb	w0, [x27, w1, uxtw]
  40ea8c:	b.eq	40ead0 <fchown@plt+0xcd20>  // b.none
  40ea90:	sub	x20, x20, #0x1
  40ea94:	cmn	x20, #0x1
  40ea98:	b.eq	40eae0 <fchown@plt+0xcd30>  // b.none
  40ea9c:	ldr	w0, [x19]
  40eaa0:	ldr	w1, [x21]
  40eaa4:	cmp	w0, w1
  40eaa8:	b.cc	40ea6c <fchown@plt+0xccbc>  // b.lo, b.ul, b.last
  40eaac:	mov	w0, #0x0                   	// #0
  40eab0:	bl	40fb68 <fchown@plt+0xddb8>
  40eab4:	ldr	w1, [x26]
  40eab8:	and	w0, w0, #0xff
  40eabc:	add	w2, w1, #0x1
  40eac0:	str	w2, [x26]
  40eac4:	cmp	w2, #0x8, lsl #12
  40eac8:	strb	w0, [x27, w1, uxtw]
  40eacc:	b.ne	40ea90 <fchown@plt+0xcce0>  // b.any
  40ead0:	sub	x20, x20, #0x1
  40ead4:	bl	40fa80 <fchown@plt+0xdcd0>
  40ead8:	cmn	x20, #0x1
  40eadc:	b.ne	40ea9c <fchown@plt+0xccec>  // b.any
  40eae0:	bl	40fa80 <fchown@plt+0xdcd0>
  40eae4:	ldr	w0, [x24, #8]
  40eae8:	ldr	x27, [sp, #80]
  40eaec:	cbz	w0, 40ed44 <fchown@plt+0xcf94>
  40eaf0:	ldr	w0, [x24, #4]
  40eaf4:	cbz	w0, 40ee98 <fchown@plt+0xd0e8>
  40eaf8:	adrp	x19, 45b000 <stdin@@GLIBC_2.17+0x339c0>
  40eafc:	adrp	x21, 470000 <stdin@@GLIBC_2.17+0x489c0>
  40eb00:	ldr	w0, [x19, #2148]
  40eb04:	ldr	w1, [x21, #1188]
  40eb08:	cmp	w0, w1
  40eb0c:	b.cs	40f09c <fchown@plt+0xd2ec>  // b.hs, b.nlast
  40eb10:	add	w0, w0, #0x1
  40eb14:	str	w0, [x19, #2148]
  40eb18:	ldr	w0, [x19, #2148]
  40eb1c:	ldr	w1, [x21, #1188]
  40eb20:	cmp	w0, w1
  40eb24:	b.cs	40f1f0 <fchown@plt+0xd440>  // b.hs, b.nlast
  40eb28:	add	w0, w0, #0x1
  40eb2c:	str	w0, [x19, #2148]
  40eb30:	ldr	w0, [x19, #2148]
  40eb34:	ldr	w1, [x21, #1188]
  40eb38:	cmp	w1, w0
  40eb3c:	b.ls	40f1e4 <fchown@plt+0xd434>  // b.plast
  40eb40:	add	w0, w0, #0x1
  40eb44:	str	w0, [x19, #2148]
  40eb48:	ldr	w0, [x19, #2148]
  40eb4c:	ldr	w1, [x21, #1188]
  40eb50:	cmp	w1, w0
  40eb54:	b.ls	40f1d8 <fchown@plt+0xd428>  // b.plast
  40eb58:	add	w0, w0, #0x1
  40eb5c:	str	w0, [x19, #2148]
  40eb60:	ldr	w0, [x19, #2148]
  40eb64:	ldr	w1, [x21, #1188]
  40eb68:	cmp	w1, w0
  40eb6c:	b.ls	40f1c8 <fchown@plt+0xd418>  // b.plast
  40eb70:	adrp	x1, 470000 <stdin@@GLIBC_2.17+0x489c0>
  40eb74:	add	x1, x1, #0x4a8
  40eb78:	add	w2, w0, #0x1
  40eb7c:	str	w2, [x19, #2148]
  40eb80:	ldrb	w1, [x1, w0, uxtw]
  40eb84:	ldr	w0, [x19, #2148]
  40eb88:	mov	x22, #0x0                   	// #0
  40eb8c:	ldr	w2, [x21, #1188]
  40eb90:	bfi	x22, x1, #32, #8
  40eb94:	cmp	w2, w0
  40eb98:	b.ls	40f1b8 <fchown@plt+0xd408>  // b.plast
  40eb9c:	adrp	x1, 470000 <stdin@@GLIBC_2.17+0x489c0>
  40eba0:	add	x1, x1, #0x4a8
  40eba4:	add	w2, w0, #0x1
  40eba8:	str	w2, [x19, #2148]
  40ebac:	ldrb	w1, [x1, w0, uxtw]
  40ebb0:	ldr	w0, [x19, #2148]
  40ebb4:	bfi	x22, x1, #40, #8
  40ebb8:	ldr	w1, [x21, #1188]
  40ebbc:	cmp	w1, w0
  40ebc0:	b.ls	40f1a8 <fchown@plt+0xd3f8>  // b.plast
  40ebc4:	adrp	x1, 470000 <stdin@@GLIBC_2.17+0x489c0>
  40ebc8:	add	x1, x1, #0x4a8
  40ebcc:	add	w2, w0, #0x1
  40ebd0:	str	w2, [x19, #2148]
  40ebd4:	ldrb	w1, [x1, w0, uxtw]
  40ebd8:	ldr	w0, [x19, #2148]
  40ebdc:	bfi	x22, x1, #48, #8
  40ebe0:	ldr	w1, [x21, #1188]
  40ebe4:	cmp	w1, w0
  40ebe8:	b.ls	40f198 <fchown@plt+0xd3e8>  // b.plast
  40ebec:	adrp	x1, 470000 <stdin@@GLIBC_2.17+0x489c0>
  40ebf0:	add	x1, x1, #0x4a8
  40ebf4:	add	w2, w0, #0x1
  40ebf8:	str	w2, [x19, #2148]
  40ebfc:	ldrb	w1, [x1, w0, uxtw]
  40ec00:	ldr	w0, [x19, #2148]
  40ec04:	bfi	x22, x1, #56, #8
  40ec08:	ldr	w1, [x21, #1188]
  40ec0c:	cmp	w0, w1
  40ec10:	b.cs	40f18c <fchown@plt+0xd3dc>  // b.hs, b.nlast
  40ec14:	add	w0, w0, #0x1
  40ec18:	str	w0, [x19, #2148]
  40ec1c:	ldr	w0, [x19, #2148]
  40ec20:	ldr	w1, [x21, #1188]
  40ec24:	cmp	w0, w1
  40ec28:	b.cs	40f180 <fchown@plt+0xd3d0>  // b.hs, b.nlast
  40ec2c:	add	w0, w0, #0x1
  40ec30:	str	w0, [x19, #2148]
  40ec34:	ldr	w0, [x19, #2148]
  40ec38:	ldr	w1, [x21, #1188]
  40ec3c:	cmp	w0, w1
  40ec40:	b.cs	40f174 <fchown@plt+0xd3c4>  // b.hs, b.nlast
  40ec44:	add	w0, w0, #0x1
  40ec48:	str	w0, [x19, #2148]
  40ec4c:	ldr	w0, [x19, #2148]
  40ec50:	ldr	w1, [x21, #1188]
  40ec54:	cmp	w0, w1
  40ec58:	b.cs	40f168 <fchown@plt+0xd3b8>  // b.hs, b.nlast
  40ec5c:	add	w0, w0, #0x1
  40ec60:	str	w0, [x19, #2148]
  40ec64:	ldr	w0, [x19, #2148]
  40ec68:	ldr	w1, [x21, #1188]
  40ec6c:	cmp	w0, w1
  40ec70:	b.cs	40f158 <fchown@plt+0xd3a8>  // b.hs, b.nlast
  40ec74:	adrp	x1, 470000 <stdin@@GLIBC_2.17+0x489c0>
  40ec78:	add	x1, x1, #0x4a8
  40ec7c:	add	w2, w0, #0x1
  40ec80:	str	w2, [x19, #2148]
  40ec84:	ldrb	w1, [x1, w0, uxtw]
  40ec88:	ldr	w0, [x19, #2148]
  40ec8c:	mov	x20, #0x0                   	// #0
  40ec90:	ldr	w2, [x21, #1188]
  40ec94:	bfi	x20, x1, #32, #8
  40ec98:	cmp	w0, w2
  40ec9c:	b.cs	40f148 <fchown@plt+0xd398>  // b.hs, b.nlast
  40eca0:	adrp	x1, 470000 <stdin@@GLIBC_2.17+0x489c0>
  40eca4:	add	x1, x1, #0x4a8
  40eca8:	add	w2, w0, #0x1
  40ecac:	str	w2, [x19, #2148]
  40ecb0:	ldrb	w1, [x1, w0, uxtw]
  40ecb4:	ldr	w0, [x19, #2148]
  40ecb8:	bfi	x20, x1, #40, #8
  40ecbc:	ldr	w1, [x21, #1188]
  40ecc0:	cmp	w0, w1
  40ecc4:	b.cs	40f138 <fchown@plt+0xd388>  // b.hs, b.nlast
  40ecc8:	adrp	x1, 470000 <stdin@@GLIBC_2.17+0x489c0>
  40eccc:	add	x1, x1, #0x4a8
  40ecd0:	add	w2, w0, #0x1
  40ecd4:	str	w2, [x19, #2148]
  40ecd8:	ldrb	w0, [x1, w0, uxtw]
  40ecdc:	ldr	w1, [x21, #1188]
  40ece0:	bfi	x20, x0, #48, #8
  40ece4:	ldr	w0, [x19, #2148]
  40ece8:	cmp	w0, w1
  40ecec:	b.cs	40f128 <fchown@plt+0xd378>  // b.hs, b.nlast
  40ecf0:	adrp	x1, 470000 <stdin@@GLIBC_2.17+0x489c0>
  40ecf4:	add	x1, x1, #0x4a8
  40ecf8:	add	w2, w0, #0x1
  40ecfc:	str	w2, [x19, #2148]
  40ed00:	ldrb	w0, [x1, w0, uxtw]
  40ed04:	bfi	x20, x0, #56, #8
  40ed08:	lsr	x25, x22, #32
  40ed0c:	lsr	x22, x20, #32
  40ed10:	b	40ee98 <fchown@plt+0xd0e8>
  40ed14:	adrp	x0, 427000 <fchown@plt+0x25250>
  40ed18:	ldr	w0, [x0, #760]
  40ed1c:	cmp	w0, #0x8
  40ed20:	b.ne	40f228 <fchown@plt+0xd478>  // b.any
  40ed24:	mov	x22, #0x0                   	// #0
  40ed28:	mov	x25, #0x0                   	// #0
  40ed2c:	bl	40a7b0 <fchown@plt+0x8a00>
  40ed30:	cmp	w0, #0x3
  40ed34:	b.eq	40f248 <fchown@plt+0xd498>  // b.none
  40ed38:	cbnz	w0, 40f238 <fchown@plt+0xd488>
  40ed3c:	ldr	w0, [x24, #8]
  40ed40:	cbnz	w0, 40eaf0 <fchown@plt+0xcd40>
  40ed44:	adrp	x19, 45b000 <stdin@@GLIBC_2.17+0x339c0>
  40ed48:	adrp	x21, 470000 <stdin@@GLIBC_2.17+0x489c0>
  40ed4c:	ldr	w0, [x19, #2148]
  40ed50:	ldr	w1, [x21, #1188]
  40ed54:	cmp	w0, w1
  40ed58:	b.cs	40f118 <fchown@plt+0xd368>  // b.hs, b.nlast
  40ed5c:	adrp	x1, 470000 <stdin@@GLIBC_2.17+0x489c0>
  40ed60:	add	x1, x1, #0x4a8
  40ed64:	add	w2, w0, #0x1
  40ed68:	str	w2, [x19, #2148]
  40ed6c:	ldrb	w1, [x1, w0, uxtw]
  40ed70:	ldr	w0, [x19, #2148]
  40ed74:	mov	x22, #0x0                   	// #0
  40ed78:	ldr	w2, [x21, #1188]
  40ed7c:	bfxil	x22, x1, #0, #8
  40ed80:	cmp	w0, w2
  40ed84:	b.cs	40f108 <fchown@plt+0xd358>  // b.hs, b.nlast
  40ed88:	adrp	x1, 470000 <stdin@@GLIBC_2.17+0x489c0>
  40ed8c:	add	x1, x1, #0x4a8
  40ed90:	add	w2, w0, #0x1
  40ed94:	str	w2, [x19, #2148]
  40ed98:	ldrb	w1, [x1, w0, uxtw]
  40ed9c:	ldr	w0, [x19, #2148]
  40eda0:	bfi	x22, x1, #8, #8
  40eda4:	ldr	w1, [x21, #1188]
  40eda8:	cmp	w0, w1
  40edac:	b.cs	40f0f8 <fchown@plt+0xd348>  // b.hs, b.nlast
  40edb0:	adrp	x1, 470000 <stdin@@GLIBC_2.17+0x489c0>
  40edb4:	add	x1, x1, #0x4a8
  40edb8:	add	w2, w0, #0x1
  40edbc:	str	w2, [x19, #2148]
  40edc0:	ldrb	w1, [x1, w0, uxtw]
  40edc4:	ldr	w0, [x19, #2148]
  40edc8:	bfi	x22, x1, #16, #8
  40edcc:	ldr	w1, [x21, #1188]
  40edd0:	cmp	w0, w1
  40edd4:	b.cs	40f0e8 <fchown@plt+0xd338>  // b.hs, b.nlast
  40edd8:	adrp	x1, 470000 <stdin@@GLIBC_2.17+0x489c0>
  40eddc:	add	x1, x1, #0x4a8
  40ede0:	add	w2, w0, #0x1
  40ede4:	str	w2, [x19, #2148]
  40ede8:	ldrb	w1, [x1, w0, uxtw]
  40edec:	ldr	w0, [x19, #2148]
  40edf0:	bfi	x22, x1, #24, #8
  40edf4:	ldr	w1, [x21, #1188]
  40edf8:	cmp	w0, w1
  40edfc:	b.cs	40f0d8 <fchown@plt+0xd328>  // b.hs, b.nlast
  40ee00:	adrp	x1, 470000 <stdin@@GLIBC_2.17+0x489c0>
  40ee04:	add	x1, x1, #0x4a8
  40ee08:	add	w2, w0, #0x1
  40ee0c:	str	w2, [x19, #2148]
  40ee10:	ldrb	w1, [x1, w0, uxtw]
  40ee14:	ldr	w0, [x19, #2148]
  40ee18:	bfi	x22, x1, #32, #8
  40ee1c:	ldr	w1, [x21, #1188]
  40ee20:	cmp	w1, w0
  40ee24:	b.ls	40f0c8 <fchown@plt+0xd318>  // b.plast
  40ee28:	adrp	x1, 470000 <stdin@@GLIBC_2.17+0x489c0>
  40ee2c:	add	x1, x1, #0x4a8
  40ee30:	add	w2, w0, #0x1
  40ee34:	str	w2, [x19, #2148]
  40ee38:	ldrb	w1, [x1, w0, uxtw]
  40ee3c:	ldr	w0, [x19, #2148]
  40ee40:	bfi	x22, x1, #40, #8
  40ee44:	ldr	w1, [x21, #1188]
  40ee48:	cmp	w1, w0
  40ee4c:	b.ls	40f0b8 <fchown@plt+0xd308>  // b.plast
  40ee50:	adrp	x1, 470000 <stdin@@GLIBC_2.17+0x489c0>
  40ee54:	add	x1, x1, #0x4a8
  40ee58:	add	w2, w0, #0x1
  40ee5c:	str	w2, [x19, #2148]
  40ee60:	ldrb	w0, [x1, w0, uxtw]
  40ee64:	ldr	w1, [x21, #1188]
  40ee68:	bfi	x22, x0, #48, #8
  40ee6c:	ldr	w0, [x19, #2148]
  40ee70:	cmp	w0, w1
  40ee74:	b.cs	40f0a8 <fchown@plt+0xd2f8>  // b.hs, b.nlast
  40ee78:	adrp	x1, 470000 <stdin@@GLIBC_2.17+0x489c0>
  40ee7c:	add	x1, x1, #0x4a8
  40ee80:	add	w2, w0, #0x1
  40ee84:	str	w2, [x19, #2148]
  40ee88:	ldrb	w0, [x1, w0, uxtw]
  40ee8c:	bfi	x22, x0, #56, #8
  40ee90:	mov	w25, w22
  40ee94:	lsr	x22, x22, #32
  40ee98:	adrp	x0, 45b000 <stdin@@GLIBC_2.17+0x339c0>
  40ee9c:	mov	w1, #0x0                   	// #0
  40eea0:	add	x0, x0, #0x878
  40eea4:	mov	w19, #0x0                   	// #0
  40eea8:	bl	40f280 <fchown@plt+0xd4d0>
  40eeac:	cmp	x0, x25
  40eeb0:	b.eq	40eee0 <fchown@plt+0xd130>  // b.none
  40eeb4:	adrp	x1, 470000 <stdin@@GLIBC_2.17+0x489c0>
  40eeb8:	adrp	x0, 427000 <fchown@plt+0x25250>
  40eebc:	mov	w19, #0x1                   	// #1
  40eec0:	adrp	x4, 42b000 <stdin@@GLIBC_2.17+0x39c0>
  40eec4:	ldr	x3, [x1, #1160]
  40eec8:	adrp	x2, 413000 <fchown@plt+0x11250>
  40eecc:	ldr	x0, [x0, #1568]
  40eed0:	add	x4, x4, #0x458
  40eed4:	mov	w1, w19
  40eed8:	add	x2, x2, #0xa40
  40eedc:	bl	401be0 <__fprintf_chk@plt>
  40eee0:	adrp	x0, 470000 <stdin@@GLIBC_2.17+0x489c0>
  40eee4:	ldr	w0, [x0, #1152]
  40eee8:	cmp	x0, x22
  40eeec:	b.eq	40efcc <fchown@plt+0xd21c>  // b.none
  40eef0:	adrp	x1, 470000 <stdin@@GLIBC_2.17+0x489c0>
  40eef4:	adrp	x0, 427000 <fchown@plt+0x25250>
  40eef8:	adrp	x4, 42b000 <stdin@@GLIBC_2.17+0x39c0>
  40eefc:	adrp	x2, 413000 <fchown@plt+0x11250>
  40ef00:	ldr	x3, [x1, #1160]
  40ef04:	add	x4, x4, #0x458
  40ef08:	ldr	x0, [x0, #1568]
  40ef0c:	add	x2, x2, #0xa70
  40ef10:	mov	w1, #0x1                   	// #1
  40ef14:	bl	401be0 <__fprintf_chk@plt>
  40ef18:	ldr	w0, [x24, #8]
  40ef1c:	cbz	w0, 40f048 <fchown@plt+0xd298>
  40ef20:	adrp	x1, 45b000 <stdin@@GLIBC_2.17+0x339c0>
  40ef24:	adrp	x0, 470000 <stdin@@GLIBC_2.17+0x489c0>
  40ef28:	ldr	w1, [x1, #2148]
  40ef2c:	ldr	w0, [x0, #1188]
  40ef30:	add	w2, w1, #0x4
  40ef34:	cmp	w2, w0
  40ef38:	b.cs	40f020 <fchown@plt+0xd270>  // b.hs, b.nlast
  40ef3c:	mov	w19, #0x1                   	// #1
  40ef40:	adrp	x0, 470000 <stdin@@GLIBC_2.17+0x489c0>
  40ef44:	adrp	x4, 470000 <stdin@@GLIBC_2.17+0x489c0>
  40ef48:	add	x0, x0, #0x4ab
  40ef4c:	add	x4, x4, #0x4aa
  40ef50:	adrp	x2, 470000 <stdin@@GLIBC_2.17+0x489c0>
  40ef54:	adrp	x3, 470000 <stdin@@GLIBC_2.17+0x489c0>
  40ef58:	add	x2, x2, #0x4a9
  40ef5c:	add	x3, x3, #0x4a8
  40ef60:	ldrb	w0, [x0, w1, uxtw]
  40ef64:	mov	x5, #0x4b50                	// #19280
  40ef68:	ldrb	w4, [x4, w1, uxtw]
  40ef6c:	movk	x5, #0x403, lsl #16
  40ef70:	ldrb	w2, [x2, w1, uxtw]
  40ef74:	ldrb	w1, [x3, w1, uxtw]
  40ef78:	orr	w0, w4, w0, lsl #8
  40ef7c:	orr	w1, w1, w2, lsl #8
  40ef80:	sbfiz	x0, x0, #16, #32
  40ef84:	sxtw	x1, w1
  40ef88:	orr	x0, x0, x1
  40ef8c:	cmp	x0, x5
  40ef90:	b.eq	40f06c <fchown@plt+0xd2bc>  // b.none
  40ef94:	stp	wzr, wzr, [x24, #4]
  40ef98:	cbnz	w19, 40f024 <fchown@plt+0xd274>
  40ef9c:	mov	w0, w19
  40efa0:	ldp	x19, x20, [sp, #16]
  40efa4:	ldp	x21, x22, [sp, #32]
  40efa8:	ldp	x23, x24, [sp, #48]
  40efac:	ldp	x25, x26, [sp, #64]
  40efb0:	ldp	x29, x30, [sp], #96
  40efb4:	ret
  40efb8:	adrp	x1, 470000 <stdin@@GLIBC_2.17+0x489c0>
  40efbc:	add	x1, x1, #0x4a8
  40efc0:	ldur	w25, [x1, #14]
  40efc4:	ldur	w22, [x1, #22]
  40efc8:	b	40ea04 <fchown@plt+0xcc54>
  40efcc:	ldr	w0, [x24, #8]
  40efd0:	cbz	w0, 40ef94 <fchown@plt+0xd1e4>
  40efd4:	adrp	x1, 45b000 <stdin@@GLIBC_2.17+0x339c0>
  40efd8:	adrp	x0, 470000 <stdin@@GLIBC_2.17+0x489c0>
  40efdc:	ldr	w1, [x1, #2148]
  40efe0:	ldr	w0, [x0, #1188]
  40efe4:	add	w2, w1, #0x4
  40efe8:	cmp	w2, w0
  40efec:	b.cs	40ef94 <fchown@plt+0xd1e4>  // b.hs, b.nlast
  40eff0:	b	40ef40 <fchown@plt+0xd190>
  40eff4:	adrp	x1, 470000 <stdin@@GLIBC_2.17+0x489c0>
  40eff8:	adrp	x0, 427000 <fchown@plt+0x25250>
  40effc:	adrp	x4, 42b000 <stdin@@GLIBC_2.17+0x39c0>
  40f000:	adrp	x2, 413000 <fchown@plt+0x11250>
  40f004:	ldr	x3, [x1, #1160]
  40f008:	add	x4, x4, #0x458
  40f00c:	ldr	x0, [x0, #1568]
  40f010:	add	x2, x2, #0xad0
  40f014:	mov	w1, #0x1                   	// #1
  40f018:	bl	401be0 <__fprintf_chk@plt>
  40f01c:	nop
  40f020:	stp	wzr, wzr, [x24, #4]
  40f024:	adrp	x1, 427000 <fchown@plt+0x25250>
  40f028:	adrp	x2, 427000 <fchown@plt+0x25250>
  40f02c:	mov	w0, #0x1                   	// #1
  40f030:	mov	w19, w0
  40f034:	ldr	w1, [x1, #4072]
  40f038:	str	w0, [x2, #4052]
  40f03c:	cbnz	w1, 40ef9c <fchown@plt+0xd1ec>
  40f040:	str	x27, [sp, #80]
  40f044:	bl	406828 <fchown@plt+0x4a78>
  40f048:	adrp	x1, 427000 <fchown@plt+0x25250>
  40f04c:	adrp	x2, 427000 <fchown@plt+0x25250>
  40f050:	mov	w0, #0x1                   	// #1
  40f054:	str	wzr, [x24, #4]
  40f058:	ldr	w1, [x1, #4072]
  40f05c:	mov	w19, w0
  40f060:	str	w0, [x2, #4052]
  40f064:	cbnz	w1, 40ef9c <fchown@plt+0xd1ec>
  40f068:	b	40f040 <fchown@plt+0xd290>
  40f06c:	adrp	x0, 427000 <fchown@plt+0x25250>
  40f070:	ldr	w0, [x0, #2880]
  40f074:	cbz	w0, 40eff4 <fchown@plt+0xd244>
  40f078:	adrp	x0, 427000 <fchown@plt+0x25250>
  40f07c:	ldr	w0, [x0, #2844]
  40f080:	cbz	w0, 40f1fc <fchown@plt+0xd44c>
  40f084:	adrp	x0, 427000 <fchown@plt+0x25250>
  40f088:	ldr	w1, [x0, #4052]
  40f08c:	cbnz	w1, 40ef94 <fchown@plt+0xd1e4>
  40f090:	mov	w1, #0x2                   	// #2
  40f094:	str	w1, [x0, #4052]
  40f098:	b	40ef94 <fchown@plt+0xd1e4>
  40f09c:	mov	w0, #0x0                   	// #0
  40f0a0:	bl	40fb68 <fchown@plt+0xddb8>
  40f0a4:	b	40eb18 <fchown@plt+0xcd68>
  40f0a8:	mov	w0, #0x0                   	// #0
  40f0ac:	bl	40fb68 <fchown@plt+0xddb8>
  40f0b0:	and	w0, w0, #0xff
  40f0b4:	b	40ee8c <fchown@plt+0xd0dc>
  40f0b8:	mov	w0, #0x0                   	// #0
  40f0bc:	bl	40fb68 <fchown@plt+0xddb8>
  40f0c0:	and	w0, w0, #0xff
  40f0c4:	b	40ee64 <fchown@plt+0xd0b4>
  40f0c8:	mov	w0, #0x0                   	// #0
  40f0cc:	bl	40fb68 <fchown@plt+0xddb8>
  40f0d0:	and	w1, w0, #0xff
  40f0d4:	b	40ee3c <fchown@plt+0xd08c>
  40f0d8:	mov	w0, #0x0                   	// #0
  40f0dc:	bl	40fb68 <fchown@plt+0xddb8>
  40f0e0:	and	w1, w0, #0xff
  40f0e4:	b	40ee14 <fchown@plt+0xd064>
  40f0e8:	mov	w0, #0x0                   	// #0
  40f0ec:	bl	40fb68 <fchown@plt+0xddb8>
  40f0f0:	and	w1, w0, #0xff
  40f0f4:	b	40edec <fchown@plt+0xd03c>
  40f0f8:	mov	w0, #0x0                   	// #0
  40f0fc:	bl	40fb68 <fchown@plt+0xddb8>
  40f100:	and	w1, w0, #0xff
  40f104:	b	40edc4 <fchown@plt+0xd014>
  40f108:	mov	w0, #0x0                   	// #0
  40f10c:	bl	40fb68 <fchown@plt+0xddb8>
  40f110:	and	w1, w0, #0xff
  40f114:	b	40ed9c <fchown@plt+0xcfec>
  40f118:	mov	w0, #0x0                   	// #0
  40f11c:	bl	40fb68 <fchown@plt+0xddb8>
  40f120:	and	w1, w0, #0xff
  40f124:	b	40ed70 <fchown@plt+0xcfc0>
  40f128:	mov	w0, #0x0                   	// #0
  40f12c:	bl	40fb68 <fchown@plt+0xddb8>
  40f130:	and	w0, w0, #0xff
  40f134:	b	40ed04 <fchown@plt+0xcf54>
  40f138:	mov	w0, #0x0                   	// #0
  40f13c:	bl	40fb68 <fchown@plt+0xddb8>
  40f140:	and	w0, w0, #0xff
  40f144:	b	40ecdc <fchown@plt+0xcf2c>
  40f148:	mov	w0, #0x0                   	// #0
  40f14c:	bl	40fb68 <fchown@plt+0xddb8>
  40f150:	and	w1, w0, #0xff
  40f154:	b	40ecb4 <fchown@plt+0xcf04>
  40f158:	mov	w0, #0x0                   	// #0
  40f15c:	bl	40fb68 <fchown@plt+0xddb8>
  40f160:	and	w1, w0, #0xff
  40f164:	b	40ec88 <fchown@plt+0xced8>
  40f168:	mov	w0, #0x0                   	// #0
  40f16c:	bl	40fb68 <fchown@plt+0xddb8>
  40f170:	b	40ec64 <fchown@plt+0xceb4>
  40f174:	mov	w0, #0x0                   	// #0
  40f178:	bl	40fb68 <fchown@plt+0xddb8>
  40f17c:	b	40ec4c <fchown@plt+0xce9c>
  40f180:	mov	w0, #0x0                   	// #0
  40f184:	bl	40fb68 <fchown@plt+0xddb8>
  40f188:	b	40ec34 <fchown@plt+0xce84>
  40f18c:	mov	w0, #0x0                   	// #0
  40f190:	bl	40fb68 <fchown@plt+0xddb8>
  40f194:	b	40ec1c <fchown@plt+0xce6c>
  40f198:	mov	w0, #0x0                   	// #0
  40f19c:	bl	40fb68 <fchown@plt+0xddb8>
  40f1a0:	and	w1, w0, #0xff
  40f1a4:	b	40ec00 <fchown@plt+0xce50>
  40f1a8:	mov	w0, #0x0                   	// #0
  40f1ac:	bl	40fb68 <fchown@plt+0xddb8>
  40f1b0:	and	w1, w0, #0xff
  40f1b4:	b	40ebd8 <fchown@plt+0xce28>
  40f1b8:	mov	w0, #0x0                   	// #0
  40f1bc:	bl	40fb68 <fchown@plt+0xddb8>
  40f1c0:	and	w1, w0, #0xff
  40f1c4:	b	40ebb0 <fchown@plt+0xce00>
  40f1c8:	mov	w0, #0x0                   	// #0
  40f1cc:	bl	40fb68 <fchown@plt+0xddb8>
  40f1d0:	and	w1, w0, #0xff
  40f1d4:	b	40eb84 <fchown@plt+0xcdd4>
  40f1d8:	mov	w0, #0x0                   	// #0
  40f1dc:	bl	40fb68 <fchown@plt+0xddb8>
  40f1e0:	b	40eb60 <fchown@plt+0xcdb0>
  40f1e4:	mov	w0, #0x0                   	// #0
  40f1e8:	bl	40fb68 <fchown@plt+0xddb8>
  40f1ec:	b	40eb48 <fchown@plt+0xcd98>
  40f1f0:	mov	w0, #0x0                   	// #0
  40f1f4:	bl	40fb68 <fchown@plt+0xddb8>
  40f1f8:	b	40eb30 <fchown@plt+0xcd80>
  40f1fc:	adrp	x1, 470000 <stdin@@GLIBC_2.17+0x489c0>
  40f200:	adrp	x0, 427000 <fchown@plt+0x25250>
  40f204:	adrp	x4, 42b000 <stdin@@GLIBC_2.17+0x39c0>
  40f208:	adrp	x2, 413000 <fchown@plt+0x11250>
  40f20c:	ldr	x3, [x1, #1160]
  40f210:	add	x4, x4, #0x458
  40f214:	ldr	x0, [x0, #1568]
  40f218:	add	x2, x2, #0xaa0
  40f21c:	mov	w1, #0x1                   	// #1
  40f220:	bl	401be0 <__fprintf_chk@plt>
  40f224:	b	40f084 <fchown@plt+0xd2d4>
  40f228:	str	x27, [sp, #80]
  40f22c:	adrp	x0, 413000 <fchown@plt+0x11250>
  40f230:	add	x0, x0, #0xa20
  40f234:	bl	40f628 <fchown@plt+0xd878>
  40f238:	adrp	x0, 413000 <fchown@plt+0x11250>
  40f23c:	add	x0, x0, #0x9a8
  40f240:	str	x27, [sp, #80]
  40f244:	bl	40f628 <fchown@plt+0xd878>
  40f248:	str	x27, [sp, #80]
  40f24c:	bl	40f660 <fchown@plt+0xd8b0>
  40f250:	adrp	x0, 427000 <fchown@plt+0x25250>
  40f254:	adrp	x2, 413000 <fchown@plt+0x11250>
  40f258:	add	x2, x2, #0x9d8
  40f25c:	mov	w1, #0x1                   	// #1
  40f260:	ldr	x0, [x0, #1568]
  40f264:	bl	401be0 <__fprintf_chk@plt>
  40f268:	adrp	x0, 413000 <fchown@plt+0x11250>
  40f26c:	add	x0, x0, #0x9f0
  40f270:	bl	40f628 <fchown@plt+0xd878>
  40f274:	ldr	x27, [sp, #80]
  40f278:	b	40ed2c <fchown@plt+0xcf7c>
  40f27c:	nop
  40f280:	cbz	x0, 40f2d0 <fchown@plt+0xd520>
  40f284:	adrp	x5, 427000 <fchown@plt+0x25250>
  40f288:	ldr	x2, [x5, #1552]
  40f28c:	cbz	w1, 40f2c4 <fchown@plt+0xd514>
  40f290:	sub	w3, w1, #0x1
  40f294:	adrp	x4, 413000 <fchown@plt+0x11250>
  40f298:	add	x3, x3, #0x1
  40f29c:	add	x4, x4, #0xb80
  40f2a0:	add	x3, x0, x3
  40f2a4:	nop
  40f2a8:	ldrb	w1, [x0], #1
  40f2ac:	eor	w1, w1, w2
  40f2b0:	cmp	x0, x3
  40f2b4:	and	x1, x1, #0xff
  40f2b8:	ldr	x1, [x4, x1, lsl #3]
  40f2bc:	eor	x2, x1, x2, lsr #8
  40f2c0:	b.ne	40f2a8 <fchown@plt+0xd4f8>  // b.any
  40f2c4:	eor	x0, x2, #0xffffffff
  40f2c8:	str	x2, [x5, #1552]
  40f2cc:	ret
  40f2d0:	adrp	x5, 427000 <fchown@plt+0x25250>
  40f2d4:	mov	x2, #0xffffffff            	// #4294967295
  40f2d8:	mov	x0, #0x0                   	// #0
  40f2dc:	str	x2, [x5, #1552]
  40f2e0:	ret
  40f2e4:	nop
  40f2e8:	adrp	x4, 470000 <stdin@@GLIBC_2.17+0x489c0>
  40f2ec:	adrp	x3, 45b000 <stdin@@GLIBC_2.17+0x339c0>
  40f2f0:	adrp	x2, 470000 <stdin@@GLIBC_2.17+0x489c0>
  40f2f4:	adrp	x1, 470000 <stdin@@GLIBC_2.17+0x489c0>
  40f2f8:	adrp	x0, 42b000 <stdin@@GLIBC_2.17+0x39c0>
  40f2fc:	str	wzr, [x4, #1184]
  40f300:	str	wzr, [x3, #2148]
  40f304:	str	wzr, [x2, #1188]
  40f308:	str	xzr, [x1, #1152]
  40f30c:	str	xzr, [x0, #2136]
  40f310:	ret
  40f314:	nop
  40f318:	stp	x29, x30, [sp, #-64]!
  40f31c:	cmp	w2, #0x0
  40f320:	mov	x29, sp
  40f324:	stp	x19, x20, [sp, #16]
  40f328:	mov	w19, #0x7fffffff            	// #2147483647
  40f32c:	csel	w19, w2, w19, ge  // ge = tcont
  40f330:	mov	x2, x19
  40f334:	stp	x21, x22, [sp, #32]
  40f338:	mov	w22, w0
  40f33c:	mov	x21, x1
  40f340:	bl	401ce0 <read@plt>
  40f344:	mov	w20, w0
  40f348:	tbnz	w0, #31, 40f360 <fchown@plt+0xd5b0>
  40f34c:	mov	w0, w20
  40f350:	ldp	x19, x20, [sp, #16]
  40f354:	ldp	x21, x22, [sp, #32]
  40f358:	ldp	x29, x30, [sp], #64
  40f35c:	ret
  40f360:	stp	x23, x24, [sp, #48]
  40f364:	bl	401d60 <__errno_location@plt>
  40f368:	ldr	w24, [x0]
  40f36c:	mov	x23, x0
  40f370:	cmp	w24, #0xb
  40f374:	b.eq	40f390 <fchown@plt+0xd5e0>  // b.none
  40f378:	mov	w0, w20
  40f37c:	ldp	x19, x20, [sp, #16]
  40f380:	ldp	x21, x22, [sp, #32]
  40f384:	ldp	x23, x24, [sp, #48]
  40f388:	ldp	x29, x30, [sp], #64
  40f38c:	ret
  40f390:	mov	w0, w22
  40f394:	mov	w1, #0x3                   	// #3
  40f398:	bl	411950 <fchown@plt+0xfba0>
  40f39c:	tbnz	w0, #31, 40f378 <fchown@plt+0xd5c8>
  40f3a0:	tbnz	w0, #11, 40f3b0 <fchown@plt+0xd600>
  40f3a4:	str	w24, [x23]
  40f3a8:	ldp	x23, x24, [sp, #48]
  40f3ac:	b	40f34c <fchown@plt+0xd59c>
  40f3b0:	and	w2, w0, #0xfffff7ff
  40f3b4:	mov	w1, #0x4                   	// #4
  40f3b8:	mov	w0, w22
  40f3bc:	bl	411950 <fchown@plt+0xfba0>
  40f3c0:	cmn	w0, #0x1
  40f3c4:	b.eq	40f378 <fchown@plt+0xd5c8>  // b.none
  40f3c8:	mov	x2, x19
  40f3cc:	mov	x1, x21
  40f3d0:	mov	w0, w22
  40f3d4:	bl	401ce0 <read@plt>
  40f3d8:	mov	w20, w0
  40f3dc:	ldp	x23, x24, [sp, #48]
  40f3e0:	b	40f34c <fchown@plt+0xd59c>
  40f3e4:	nop
  40f3e8:	stp	x29, x30, [sp, #-64]!
  40f3ec:	mov	x29, sp
  40f3f0:	stp	x19, x20, [sp, #16]
  40f3f4:	str	x23, [sp, #48]
  40f3f8:	mov	x23, x0
  40f3fc:	ldrb	w19, [x0]
  40f400:	cbz	w19, 40f448 <fchown@plt+0xd698>
  40f404:	mov	x20, x23
  40f408:	stp	x21, x22, [sp, #32]
  40f40c:	bl	401c10 <__ctype_b_loc@plt>
  40f410:	mov	x22, x0
  40f414:	nop
  40f418:	ldr	x2, [x22]
  40f41c:	ubfiz	x1, x19, #1, #8
  40f420:	mov	w21, w19
  40f424:	ldrh	w1, [x2, x1]
  40f428:	tbz	w1, #8, 40f45c <fchown@plt+0xd6ac>
  40f42c:	bl	4019d0 <__ctype_tolower_loc@plt>
  40f430:	ldr	x0, [x0]
  40f434:	ldr	w0, [x0, x21, lsl #2]
  40f438:	strb	w0, [x20]
  40f43c:	ldrb	w19, [x20, #1]!
  40f440:	cbnz	w19, 40f418 <fchown@plt+0xd668>
  40f444:	ldp	x21, x22, [sp, #32]
  40f448:	mov	x0, x23
  40f44c:	ldp	x19, x20, [sp, #16]
  40f450:	ldr	x23, [sp, #48]
  40f454:	ldp	x29, x30, [sp], #64
  40f458:	ret
  40f45c:	strb	w19, [x20]
  40f460:	ldrb	w19, [x20, #1]!
  40f464:	cbnz	w19, 40f418 <fchown@plt+0xd668>
  40f468:	b	40f444 <fchown@plt+0xd694>
  40f46c:	nop
  40f470:	b	410420 <fchown@plt+0xe670>
  40f474:	nop
  40f478:	b	401da0 <unlink@plt>
  40f47c:	nop
  40f480:	stp	x29, x30, [sp, #-32]!
  40f484:	mov	w1, #0x2e                  	// #46
  40f488:	mov	x29, sp
  40f48c:	str	x19, [sp, #16]
  40f490:	mov	x19, x0
  40f494:	bl	401b60 <strrchr@plt>
  40f498:	cbz	x0, 40f4c0 <fchown@plt+0xd710>
  40f49c:	cmp	x19, x0
  40f4a0:	mov	w2, #0x5f                  	// #95
  40f4a4:	csinc	x0, x0, x19, ne  // ne = any
  40f4a8:	ldrb	w1, [x0, #-1]!
  40f4ac:	cmp	w1, #0x2e
  40f4b0:	b.ne	40f4b8 <fchown@plt+0xd708>  // b.any
  40f4b4:	strb	w2, [x0]
  40f4b8:	cmp	x19, x0
  40f4bc:	b.ne	40f4a8 <fchown@plt+0xd6f8>  // b.any
  40f4c0:	ldr	x19, [sp, #16]
  40f4c4:	ldp	x29, x30, [sp], #32
  40f4c8:	ret
  40f4cc:	nop
  40f4d0:	stp	x29, x30, [sp, #-80]!
  40f4d4:	mov	x29, sp
  40f4d8:	stp	x21, x22, [sp, #32]
  40f4dc:	stp	x23, x24, [sp, #48]
  40f4e0:	mov	x24, x0
  40f4e4:	mov	x23, x1
  40f4e8:	mov	x0, x2
  40f4ec:	bl	401d70 <getenv@plt>
  40f4f0:	mov	x22, x0
  40f4f4:	cbz	x0, 40f5d8 <fchown@plt+0xd828>
  40f4f8:	bl	411820 <fchown@plt+0xfa70>
  40f4fc:	mov	x22, x0
  40f500:	ldrb	w0, [x0]
  40f504:	cbz	w0, 40f608 <fchown@plt+0xd858>
  40f508:	stp	x19, x20, [sp, #16]
  40f50c:	adrp	x20, 413000 <fchown@plt+0x11250>
  40f510:	add	x20, x20, #0xb00
  40f514:	str	x25, [sp, #64]
  40f518:	mov	x25, x22
  40f51c:	mov	w21, #0x0                   	// #0
  40f520:	mov	x1, x20
  40f524:	mov	x0, x25
  40f528:	bl	401c60 <strspn@plt>
  40f52c:	mov	x2, x0
  40f530:	add	x19, x25, x0
  40f534:	mov	x1, x20
  40f538:	mov	x0, x19
  40f53c:	ldrb	w2, [x25, x2]
  40f540:	cbz	w2, 40f5fc <fchown@plt+0xd84c>
  40f544:	bl	401d40 <strcspn@plt>
  40f548:	ldrb	w2, [x19, x0]
  40f54c:	add	x1, x19, x0
  40f550:	add	w21, w21, #0x1
  40f554:	add	x25, x1, #0x1
  40f558:	cbnz	w2, 40f5ec <fchown@plt+0xd83c>
  40f55c:	add	w1, w21, #0x1
  40f560:	add	w0, w21, #0x2
  40f564:	str	w1, [x24]
  40f568:	mov	x1, #0x8                   	// #8
  40f56c:	sxtw	x0, w0
  40f570:	sub	w21, w21, #0x1
  40f574:	bl	4117a8 <fchown@plt+0xf9f8>
  40f578:	mov	x25, x0
  40f57c:	ldr	x1, [x23]
  40f580:	ubfiz	x24, x21, #3, #32
  40f584:	add	x24, x24, #0x10
  40f588:	mov	x19, x22
  40f58c:	add	x24, x0, x24
  40f590:	ldr	x1, [x1]
  40f594:	str	x1, [x25], #8
  40f598:	str	x0, [x23]
  40f59c:	mov	x23, x25
  40f5a0:	mov	x0, x19
  40f5a4:	mov	x1, x20
  40f5a8:	bl	401c60 <strspn@plt>
  40f5ac:	add	x19, x19, x0
  40f5b0:	str	x19, [x23], #8
  40f5b4:	nop
  40f5b8:	ldrb	w1, [x19], #1
  40f5bc:	cbnz	w1, 40f5b8 <fchown@plt+0xd808>
  40f5c0:	cmp	x24, x23
  40f5c4:	b.ne	40f5a0 <fchown@plt+0xd7f0>  // b.any
  40f5c8:	add	x21, x25, w21, sxtw #3
  40f5cc:	ldp	x19, x20, [sp, #16]
  40f5d0:	ldr	x25, [sp, #64]
  40f5d4:	str	xzr, [x21, #8]
  40f5d8:	mov	x0, x22
  40f5dc:	ldp	x21, x22, [sp, #32]
  40f5e0:	ldp	x23, x24, [sp, #48]
  40f5e4:	ldp	x29, x30, [sp], #80
  40f5e8:	ret
  40f5ec:	strb	wzr, [x19, x0]
  40f5f0:	ldrb	w0, [x1, #1]
  40f5f4:	cbnz	w0, 40f520 <fchown@plt+0xd770>
  40f5f8:	b	40f55c <fchown@plt+0xd7ac>
  40f5fc:	cbnz	w21, 40f55c <fchown@plt+0xd7ac>
  40f600:	ldp	x19, x20, [sp, #16]
  40f604:	ldr	x25, [sp, #64]
  40f608:	mov	x0, x22
  40f60c:	mov	x22, #0x0                   	// #0
  40f610:	bl	401c40 <free@plt>
  40f614:	mov	x0, x22
  40f618:	ldp	x21, x22, [sp, #32]
  40f61c:	ldp	x23, x24, [sp, #48]
  40f620:	ldp	x29, x30, [sp], #80
  40f624:	ret
  40f628:	stp	x29, x30, [sp, #-16]!
  40f62c:	adrp	x2, 470000 <stdin@@GLIBC_2.17+0x489c0>
  40f630:	adrp	x1, 427000 <fchown@plt+0x25250>
  40f634:	mov	x29, sp
  40f638:	mov	x5, x0
  40f63c:	ldr	x3, [x2, #1160]
  40f640:	adrp	x4, 42b000 <stdin@@GLIBC_2.17+0x39c0>
  40f644:	ldr	x0, [x1, #1568]
  40f648:	add	x4, x4, #0x458
  40f64c:	adrp	x2, 413000 <fchown@plt+0x11250>
  40f650:	add	x2, x2, #0xb08
  40f654:	mov	w1, #0x1                   	// #1
  40f658:	bl	401be0 <__fprintf_chk@plt>
  40f65c:	bl	406828 <fchown@plt+0x4a78>
  40f660:	stp	x29, x30, [sp, #-16]!
  40f664:	adrp	x1, 470000 <stdin@@GLIBC_2.17+0x489c0>
  40f668:	adrp	x0, 427000 <fchown@plt+0x25250>
  40f66c:	mov	x29, sp
  40f670:	ldr	x3, [x1, #1160]
  40f674:	adrp	x2, 413000 <fchown@plt+0x11250>
  40f678:	ldr	x0, [x0, #1568]
  40f67c:	add	x2, x2, #0xb18
  40f680:	mov	w1, #0x1                   	// #1
  40f684:	bl	401be0 <__fprintf_chk@plt>
  40f688:	bl	406828 <fchown@plt+0x4a78>
  40f68c:	nop
  40f690:	adrp	x1, 427000 <fchown@plt+0x25250>
  40f694:	ldr	w1, [x1, #2844]
  40f698:	cbz	w1, 40f6b8 <fchown@plt+0xd908>
  40f69c:	adrp	x0, 427000 <fchown@plt+0x25250>
  40f6a0:	ldr	w1, [x0, #4052]
  40f6a4:	cbnz	w1, 40f6b4 <fchown@plt+0xd904>
  40f6a8:	mov	w1, #0x2                   	// #2
  40f6ac:	str	w1, [x0, #4052]
  40f6b0:	ret
  40f6b4:	ret
  40f6b8:	stp	x29, x30, [sp, #-16]!
  40f6bc:	adrp	x2, 470000 <stdin@@GLIBC_2.17+0x489c0>
  40f6c0:	adrp	x1, 427000 <fchown@plt+0x25250>
  40f6c4:	mov	x29, sp
  40f6c8:	mov	x5, x0
  40f6cc:	ldr	x3, [x2, #1160]
  40f6d0:	adrp	x4, 42b000 <stdin@@GLIBC_2.17+0x39c0>
  40f6d4:	ldr	x0, [x1, #1568]
  40f6d8:	add	x4, x4, #0x458
  40f6dc:	mov	w1, #0x1                   	// #1
  40f6e0:	adrp	x2, 413000 <fchown@plt+0x11250>
  40f6e4:	add	x2, x2, #0xb30
  40f6e8:	bl	401be0 <__fprintf_chk@plt>
  40f6ec:	adrp	x0, 427000 <fchown@plt+0x25250>
  40f6f0:	ldr	w1, [x0, #4052]
  40f6f4:	cbnz	w1, 40f700 <fchown@plt+0xd950>
  40f6f8:	mov	w1, #0x2                   	// #2
  40f6fc:	str	w1, [x0, #4052]
  40f700:	ldp	x29, x30, [sp], #16
  40f704:	ret
  40f708:	stp	x29, x30, [sp, #-48]!
  40f70c:	mov	x29, sp
  40f710:	stp	x19, x20, [sp, #16]
  40f714:	adrp	x20, 427000 <fchown@plt+0x25250>
  40f718:	str	x21, [sp, #32]
  40f71c:	bl	401d60 <__errno_location@plt>
  40f720:	mov	x19, x0
  40f724:	adrp	x0, 470000 <stdin@@GLIBC_2.17+0x489c0>
  40f728:	adrp	x2, 413000 <fchown@plt+0x11250>
  40f72c:	mov	w1, #0x1                   	// #1
  40f730:	ldr	x3, [x0, #1160]
  40f734:	add	x2, x2, #0xb48
  40f738:	ldr	w21, [x19]
  40f73c:	ldr	x0, [x20, #1568]
  40f740:	bl	401be0 <__fprintf_chk@plt>
  40f744:	cbz	w21, 40f75c <fchown@plt+0xd9ac>
  40f748:	adrp	x0, 42b000 <stdin@@GLIBC_2.17+0x39c0>
  40f74c:	add	x0, x0, #0x458
  40f750:	str	w21, [x19]
  40f754:	bl	401930 <perror@plt>
  40f758:	bl	406828 <fchown@plt+0x4a78>
  40f75c:	ldr	x0, [x20, #1568]
  40f760:	adrp	x3, 42b000 <stdin@@GLIBC_2.17+0x39c0>
  40f764:	adrp	x2, 413000 <fchown@plt+0x11250>
  40f768:	add	x3, x3, #0x458
  40f76c:	add	x2, x2, #0xb50
  40f770:	mov	w1, #0x1                   	// #1
  40f774:	bl	401be0 <__fprintf_chk@plt>
  40f778:	bl	406828 <fchown@plt+0x4a78>
  40f77c:	nop
  40f780:	stp	x29, x30, [sp, #-32]!
  40f784:	mov	x29, sp
  40f788:	stp	x19, x20, [sp, #16]
  40f78c:	bl	401d60 <__errno_location@plt>
  40f790:	adrp	x1, 427000 <fchown@plt+0x25250>
  40f794:	adrp	x3, 470000 <stdin@@GLIBC_2.17+0x489c0>
  40f798:	mov	x19, x0
  40f79c:	ldr	x0, [x1, #1568]
  40f7a0:	adrp	x2, 413000 <fchown@plt+0x11250>
  40f7a4:	ldr	x3, [x3, #1160]
  40f7a8:	add	x2, x2, #0xb48
  40f7ac:	ldr	w20, [x19]
  40f7b0:	mov	w1, #0x1                   	// #1
  40f7b4:	bl	401be0 <__fprintf_chk@plt>
  40f7b8:	str	w20, [x19]
  40f7bc:	adrp	x0, 460000 <stdin@@GLIBC_2.17+0x389c0>
  40f7c0:	add	x0, x0, #0x80
  40f7c4:	bl	401930 <perror@plt>
  40f7c8:	bl	406828 <fchown@plt+0x4a78>
  40f7cc:	nop
  40f7d0:	stp	x29, x30, [sp, #-48]!
  40f7d4:	mov	x29, sp
  40f7d8:	stp	x19, x20, [sp, #16]
  40f7dc:	mov	x20, x1
  40f7e0:	mov	w19, w2
  40f7e4:	stp	x21, x22, [sp, #32]
  40f7e8:	mov	w21, w0
  40f7ec:	mov	w22, #0x7fffffff            	// #2147483647
  40f7f0:	b	40f804 <fchown@plt+0xda54>
  40f7f4:	cmn	w0, #0x1
  40f7f8:	b.eq	40f830 <fchown@plt+0xda80>  // b.none
  40f7fc:	sub	w19, w19, w0
  40f800:	add	x20, x20, w0, uxtw
  40f804:	cmp	w19, #0x0
  40f808:	mov	x1, x20
  40f80c:	csel	w2, w19, w22, ge  // ge = tcont
  40f810:	mov	w0, w21
  40f814:	bl	401b90 <write@plt>
  40f818:	cmp	w19, w0
  40f81c:	b.ne	40f7f4 <fchown@plt+0xda44>  // b.any
  40f820:	ldp	x19, x20, [sp, #16]
  40f824:	ldp	x21, x22, [sp, #32]
  40f828:	ldp	x29, x30, [sp], #48
  40f82c:	ret
  40f830:	bl	40f780 <fchown@plt+0xd9d0>
  40f834:	nop
  40f838:	stp	x29, x30, [sp, #-96]!
  40f83c:	mov	x29, sp
  40f840:	stp	x19, x20, [sp, #16]
  40f844:	adrp	x20, 45b000 <stdin@@GLIBC_2.17+0x339c0>
  40f848:	stp	x21, x22, [sp, #32]
  40f84c:	adrp	x21, 470000 <stdin@@GLIBC_2.17+0x489c0>
  40f850:	stp	x23, x24, [sp, #48]
  40f854:	mov	w24, w1
  40f858:	stp	x25, x26, [sp, #64]
  40f85c:	mov	w25, w0
  40f860:	stp	x27, x28, [sp, #80]
  40f864:	bl	401d60 <__errno_location@plt>
  40f868:	str	wzr, [x0]
  40f86c:	ldr	w19, [x21, #1188]
  40f870:	ldr	w28, [x20, #2148]
  40f874:	cmp	w19, w28
  40f878:	b.ls	40f928 <fchown@plt+0xdb78>  // b.plast
  40f87c:	adrp	x22, 470000 <stdin@@GLIBC_2.17+0x489c0>
  40f880:	mov	x27, x0
  40f884:	add	x22, x22, #0x4a8
  40f888:	add	x21, x21, #0x4a4
  40f88c:	add	x20, x20, #0x864
  40f890:	mov	w26, #0x7fffffff            	// #2147483647
  40f894:	adrp	x23, 470000 <stdin@@GLIBC_2.17+0x489c0>
  40f898:	sub	w19, w19, w28
  40f89c:	add	x28, x22, w28, uxtw
  40f8a0:	b	40f8b4 <fchown@plt+0xdb04>
  40f8a4:	cmn	w0, #0x1
  40f8a8:	b.eq	40f9d0 <fchown@plt+0xdc20>  // b.none
  40f8ac:	sub	w19, w19, w0
  40f8b0:	add	x28, x28, w0, uxtw
  40f8b4:	cmp	w19, #0x0
  40f8b8:	mov	x1, x28
  40f8bc:	csel	w2, w19, w26, ge  // ge = tcont
  40f8c0:	mov	w0, w24
  40f8c4:	bl	401b90 <write@plt>
  40f8c8:	cmp	w0, w19
  40f8cc:	b.ne	40f8a4 <fchown@plt+0xdaf4>  // b.any
  40f8d0:	ldr	x4, [x23, #1152]
  40f8d4:	mov	x1, x22
  40f8d8:	ldr	w5, [x20]
  40f8dc:	mov	w0, w25
  40f8e0:	ldr	w3, [x21]
  40f8e4:	mov	x2, #0x8000                	// #32768
  40f8e8:	sub	w3, w3, w5
  40f8ec:	add	x3, x3, x4
  40f8f0:	str	x3, [x23, #1152]
  40f8f4:	bl	401ce0 <read@plt>
  40f8f8:	mov	x28, x0
  40f8fc:	tbnz	w0, #31, 40f948 <fchown@plt+0xdb98>
  40f900:	adrp	x1, 42b000 <stdin@@GLIBC_2.17+0x39c0>
  40f904:	mov	w19, w0
  40f908:	str	wzr, [x20]
  40f90c:	ldr	x2, [x1, #2136]
  40f910:	str	w19, [x21]
  40f914:	add	x0, x2, w0, sxtw
  40f918:	str	x0, [x1, #2136]
  40f91c:	cbz	w19, 40f928 <fchown@plt+0xdb78>
  40f920:	mov	w28, #0x0                   	// #0
  40f924:	b	40f898 <fchown@plt+0xdae8>
  40f928:	mov	w0, #0x0                   	// #0
  40f92c:	ldp	x19, x20, [sp, #16]
  40f930:	ldp	x21, x22, [sp, #32]
  40f934:	ldp	x23, x24, [sp, #48]
  40f938:	ldp	x25, x26, [sp, #64]
  40f93c:	ldp	x27, x28, [sp, #80]
  40f940:	ldp	x29, x30, [sp], #96
  40f944:	ret
  40f948:	ldr	w19, [x27]
  40f94c:	cmp	w19, #0xb
  40f950:	b.eq	40f980 <fchown@plt+0xdbd0>  // b.none
  40f954:	cmn	w28, #0x1
  40f958:	b.eq	40f9cc <fchown@plt+0xdc1c>  // b.none
  40f95c:	adrp	x0, 42b000 <stdin@@GLIBC_2.17+0x39c0>
  40f960:	mov	w19, w28
  40f964:	str	w28, [x21]
  40f968:	ldr	x1, [x0, #2136]
  40f96c:	str	wzr, [x20]
  40f970:	add	x28, x1, w28, sxtw
  40f974:	str	x28, [x0, #2136]
  40f978:	mov	w28, #0x0                   	// #0
  40f97c:	b	40f898 <fchown@plt+0xdae8>
  40f980:	mov	w0, w25
  40f984:	mov	w1, #0x3                   	// #3
  40f988:	bl	411950 <fchown@plt+0xfba0>
  40f98c:	tbnz	w0, #31, 40f954 <fchown@plt+0xdba4>
  40f990:	tbnz	w0, #11, 40f99c <fchown@plt+0xdbec>
  40f994:	str	w19, [x27]
  40f998:	b	40f954 <fchown@plt+0xdba4>
  40f99c:	and	w2, w0, #0xfffff7ff
  40f9a0:	mov	w1, #0x4                   	// #4
  40f9a4:	mov	w0, w25
  40f9a8:	bl	411950 <fchown@plt+0xfba0>
  40f9ac:	cmn	w0, #0x1
  40f9b0:	b.eq	40f954 <fchown@plt+0xdba4>  // b.none
  40f9b4:	mov	x1, x22
  40f9b8:	mov	w0, w25
  40f9bc:	mov	x2, #0x8000                	// #32768
  40f9c0:	bl	401ce0 <read@plt>
  40f9c4:	cmn	w0, #0x1
  40f9c8:	b.ne	40f900 <fchown@plt+0xdb50>  // b.any
  40f9cc:	bl	40f708 <fchown@plt+0xd958>
  40f9d0:	bl	40f780 <fchown@plt+0xd9d0>
  40f9d4:	nop
  40f9d8:	stp	x29, x30, [sp, #-64]!
  40f9dc:	mov	x29, sp
  40f9e0:	stp	x21, x22, [sp, #32]
  40f9e4:	adrp	x21, 470000 <stdin@@GLIBC_2.17+0x489c0>
  40f9e8:	stp	x19, x20, [sp, #16]
  40f9ec:	ldr	w19, [x21, #1184]
  40f9f0:	cbnz	w19, 40fa04 <fchown@plt+0xdc54>
  40f9f4:	ldp	x19, x20, [sp, #16]
  40f9f8:	ldp	x21, x22, [sp, #32]
  40f9fc:	ldp	x29, x30, [sp], #64
  40fa00:	ret
  40fa04:	adrp	x0, 45b000 <stdin@@GLIBC_2.17+0x339c0>
  40fa08:	adrp	x20, 45b000 <stdin@@GLIBC_2.17+0x339c0>
  40fa0c:	add	x20, x20, #0x878
  40fa10:	str	x23, [sp, #48]
  40fa14:	ldr	w22, [x0, #2144]
  40fa18:	mov	w23, #0x7fffffff            	// #2147483647
  40fa1c:	b	40fa30 <fchown@plt+0xdc80>
  40fa20:	cmn	w0, #0x1
  40fa24:	b.eq	40fa78 <fchown@plt+0xdcc8>  // b.none
  40fa28:	sub	w19, w19, w0
  40fa2c:	add	x20, x20, w0, uxtw
  40fa30:	cmp	w19, #0x0
  40fa34:	mov	x1, x20
  40fa38:	csel	w2, w19, w23, ge  // ge = tcont
  40fa3c:	mov	w0, w22
  40fa40:	bl	401b90 <write@plt>
  40fa44:	cmp	w0, w19
  40fa48:	b.ne	40fa20 <fchown@plt+0xdc70>  // b.any
  40fa4c:	adrp	x1, 470000 <stdin@@GLIBC_2.17+0x489c0>
  40fa50:	ldr	w0, [x21, #1184]
  40fa54:	str	wzr, [x21, #1184]
  40fa58:	ldr	x2, [x1, #1152]
  40fa5c:	ldp	x19, x20, [sp, #16]
  40fa60:	add	x0, x0, x2
  40fa64:	str	x0, [x1, #1152]
  40fa68:	ldp	x21, x22, [sp, #32]
  40fa6c:	ldr	x23, [sp, #48]
  40fa70:	ldp	x29, x30, [sp], #64
  40fa74:	ret
  40fa78:	bl	40f780 <fchown@plt+0xd9d0>
  40fa7c:	nop
  40fa80:	stp	x29, x30, [sp, #-64]!
  40fa84:	mov	x29, sp
  40fa88:	stp	x21, x22, [sp, #32]
  40fa8c:	adrp	x21, 470000 <stdin@@GLIBC_2.17+0x489c0>
  40fa90:	stp	x19, x20, [sp, #16]
  40fa94:	ldr	w19, [x21, #1184]
  40fa98:	cbz	w19, 40fb08 <fchown@plt+0xdd58>
  40fa9c:	adrp	x5, 427000 <fchown@plt+0x25250>
  40faa0:	sub	w1, w19, #0x1
  40faa4:	add	x1, x1, #0x1
  40faa8:	adrp	x20, 460000 <stdin@@GLIBC_2.17+0x389c0>
  40faac:	ldr	x2, [x5, #1552]
  40fab0:	add	x20, x20, #0x480
  40fab4:	adrp	x4, 413000 <fchown@plt+0x11250>
  40fab8:	add	x1, x20, x1
  40fabc:	mov	x3, x20
  40fac0:	add	x4, x4, #0xb80
  40fac4:	nop
  40fac8:	ldrb	w0, [x3], #1
  40facc:	eor	w0, w0, w2
  40fad0:	cmp	x3, x1
  40fad4:	and	x0, x0, #0xff
  40fad8:	ldr	x0, [x4, x0, lsl #3]
  40fadc:	eor	x2, x0, x2, lsr #8
  40fae0:	b.ne	40fac8 <fchown@plt+0xdd18>  // b.any
  40fae4:	adrp	x0, 427000 <fchown@plt+0x25250>
  40fae8:	str	x2, [x5, #1552]
  40faec:	ldr	w0, [x0, #4072]
  40faf0:	cbz	w0, 40fb18 <fchown@plt+0xdd68>
  40faf4:	adrp	x0, 470000 <stdin@@GLIBC_2.17+0x489c0>
  40faf8:	str	wzr, [x21, #1184]
  40fafc:	ldr	x1, [x0, #1152]
  40fb00:	add	x19, x1, w19, uxtw
  40fb04:	str	x19, [x0, #1152]
  40fb08:	ldp	x19, x20, [sp, #16]
  40fb0c:	ldp	x21, x22, [sp, #32]
  40fb10:	ldp	x29, x30, [sp], #64
  40fb14:	ret
  40fb18:	adrp	x0, 45b000 <stdin@@GLIBC_2.17+0x339c0>
  40fb1c:	str	x23, [sp, #48]
  40fb20:	mov	w23, #0x7fffffff            	// #2147483647
  40fb24:	ldr	w22, [x0, #2144]
  40fb28:	b	40fb3c <fchown@plt+0xdd8c>
  40fb2c:	cmn	w0, #0x1
  40fb30:	b.eq	40fb64 <fchown@plt+0xddb4>  // b.none
  40fb34:	sub	w19, w19, w0
  40fb38:	add	x20, x20, w0, uxtw
  40fb3c:	cmp	w19, #0x0
  40fb40:	mov	x1, x20
  40fb44:	csel	w2, w19, w23, ge  // ge = tcont
  40fb48:	mov	w0, w22
  40fb4c:	bl	401b90 <write@plt>
  40fb50:	cmp	w0, w19
  40fb54:	b.ne	40fb2c <fchown@plt+0xdd7c>  // b.any
  40fb58:	ldr	w19, [x21, #1184]
  40fb5c:	ldr	x23, [sp, #48]
  40fb60:	b	40faf4 <fchown@plt+0xdd44>
  40fb64:	bl	40f780 <fchown@plt+0xd9d0>
  40fb68:	stp	x29, x30, [sp, #-112]!
  40fb6c:	mov	x29, sp
  40fb70:	stp	x27, x28, [sp, #80]
  40fb74:	adrp	x27, 470000 <stdin@@GLIBC_2.17+0x489c0>
  40fb78:	stp	x21, x22, [sp, #32]
  40fb7c:	add	x22, x27, #0x4a4
  40fb80:	stp	x23, x24, [sp, #48]
  40fb84:	adrp	x23, 460000 <stdin@@GLIBC_2.17+0x389c0>
  40fb88:	add	x23, x23, #0x78
  40fb8c:	stp	x25, x26, [sp, #64]
  40fb90:	mov	w24, #0x8000                	// #32768
  40fb94:	mov	w26, #0x7fff                	// #32767
  40fb98:	str	w0, [sp, #108]
  40fb9c:	adrp	x0, 470000 <stdin@@GLIBC_2.17+0x489c0>
  40fba0:	add	x25, x0, #0x4a8
  40fba4:	str	wzr, [x27, #1188]
  40fba8:	stp	x19, x20, [sp, #16]
  40fbac:	mov	w19, #0x0                   	// #0
  40fbb0:	ldr	w20, [x23]
  40fbb4:	add	x21, x25, w19, uxtw
  40fbb8:	sub	w19, w24, w19
  40fbbc:	mov	x1, x21
  40fbc0:	mov	x2, x19
  40fbc4:	mov	w0, w20
  40fbc8:	bl	401ce0 <read@plt>
  40fbcc:	mov	w28, w0
  40fbd0:	tbnz	w0, #31, 40fc34 <fchown@plt+0xde84>
  40fbd4:	cbz	w28, 40fc74 <fchown@plt+0xdec4>
  40fbd8:	cmn	w28, #0x1
  40fbdc:	b.eq	40fce0 <fchown@plt+0xdf30>  // b.none
  40fbe0:	ldr	w19, [x22]
  40fbe4:	add	w19, w28, w19
  40fbe8:	str	w19, [x22]
  40fbec:	cmp	w19, w26
  40fbf0:	b.ls	40fbb0 <fchown@plt+0xde00>  // b.plast
  40fbf4:	adrp	x1, 42b000 <stdin@@GLIBC_2.17+0x39c0>
  40fbf8:	adrp	x3, 45b000 <stdin@@GLIBC_2.17+0x339c0>
  40fbfc:	mov	w4, #0x1                   	// #1
  40fc00:	adrp	x0, 470000 <stdin@@GLIBC_2.17+0x489c0>
  40fc04:	ldr	x2, [x1, #2136]
  40fc08:	str	w4, [x3, #2148]
  40fc0c:	ldrb	w0, [x0, #1192]
  40fc10:	ldp	x21, x22, [sp, #32]
  40fc14:	add	x19, x2, w19, uxtw
  40fc18:	str	x19, [x1, #2136]
  40fc1c:	ldp	x19, x20, [sp, #16]
  40fc20:	ldp	x23, x24, [sp, #48]
  40fc24:	ldp	x25, x26, [sp, #64]
  40fc28:	ldp	x27, x28, [sp, #80]
  40fc2c:	ldp	x29, x30, [sp], #112
  40fc30:	ret
  40fc34:	bl	401d60 <__errno_location@plt>
  40fc38:	ldr	w5, [x0]
  40fc3c:	mov	x4, x0
  40fc40:	cmp	w5, #0xb
  40fc44:	b.ne	40fbd8 <fchown@plt+0xde28>  // b.any
  40fc48:	mov	w0, w20
  40fc4c:	mov	w1, #0x3                   	// #3
  40fc50:	str	x4, [sp, #96]
  40fc54:	str	w5, [sp, #104]
  40fc58:	bl	411950 <fchown@plt+0xfba0>
  40fc5c:	tbnz	w0, #31, 40fbd8 <fchown@plt+0xde28>
  40fc60:	tbnz	w0, #11, 40fca4 <fchown@plt+0xdef4>
  40fc64:	ldr	x4, [sp, #96]
  40fc68:	ldr	w5, [sp, #104]
  40fc6c:	str	w5, [x4]
  40fc70:	b	40fbd8 <fchown@plt+0xde28>
  40fc74:	ldr	w19, [x27, #1188]
  40fc78:	cbnz	w19, 40fbf4 <fchown@plt+0xde44>
  40fc7c:	ldr	w1, [sp, #108]
  40fc80:	mov	w0, #0xffffffff            	// #-1
  40fc84:	cbz	w1, 40fcd4 <fchown@plt+0xdf24>
  40fc88:	ldp	x19, x20, [sp, #16]
  40fc8c:	ldp	x21, x22, [sp, #32]
  40fc90:	ldp	x23, x24, [sp, #48]
  40fc94:	ldp	x25, x26, [sp, #64]
  40fc98:	ldp	x27, x28, [sp, #80]
  40fc9c:	ldp	x29, x30, [sp], #112
  40fca0:	ret
  40fca4:	and	w2, w0, #0xfffff7ff
  40fca8:	mov	w1, #0x4                   	// #4
  40fcac:	mov	w0, w20
  40fcb0:	bl	411950 <fchown@plt+0xfba0>
  40fcb4:	cmn	w0, #0x1
  40fcb8:	b.eq	40fbd8 <fchown@plt+0xde28>  // b.none
  40fcbc:	mov	x2, x19
  40fcc0:	mov	x1, x21
  40fcc4:	mov	w0, w20
  40fcc8:	bl	401ce0 <read@plt>
  40fccc:	mov	w28, w0
  40fcd0:	b	40fbd4 <fchown@plt+0xde24>
  40fcd4:	bl	40fa80 <fchown@plt+0xdcd0>
  40fcd8:	bl	401d60 <__errno_location@plt>
  40fcdc:	str	wzr, [x0]
  40fce0:	bl	40f708 <fchown@plt+0xd958>
  40fce4:	nop
  40fce8:	mov	x3, x0
  40fcec:	movi	d0, #0x0
  40fcf0:	mov	x0, x2
  40fcf4:	fmov	d1, x3
  40fcf8:	cbz	x1, 40fd14 <fchown@plt+0xdf64>
  40fcfc:	scvtf	d1, d1
  40fd00:	mov	x2, #0x4059000000000000    	// #4636737291354636288
  40fd04:	fmov	d2, x2
  40fd08:	scvtf	d0, x1
  40fd0c:	fmul	d1, d1, d2
  40fd10:	fdiv	d0, d1, d0
  40fd14:	adrp	x2, 413000 <fchown@plt+0x11250>
  40fd18:	mov	w1, #0x1                   	// #1
  40fd1c:	add	x2, x2, #0xb70
  40fd20:	b	401be0 <__fprintf_chk@plt>
  40fd24:	nop
  40fd28:	stp	x29, x30, [sp, #-112]!
  40fd2c:	mov	x3, x1
  40fd30:	mov	x1, #0xcccccccccccccccc    	// #-3689348814741910324
  40fd34:	mov	x29, sp
  40fd38:	stp	x19, x20, [sp, #16]
  40fd3c:	movk	x1, #0xcccd
  40fd40:	add	x19, sp, #0x70
  40fd44:	str	x21, [sp, #32]
  40fd48:	mov	x21, x0
  40fd4c:	tbnz	x3, #63, 40fdd8 <fchown@plt+0xe028>
  40fd50:	umulh	x0, x3, x1
  40fd54:	lsr	x0, x0, #3
  40fd58:	add	x4, x0, x0, lsl #2
  40fd5c:	sub	x4, x3, x4, lsl #1
  40fd60:	mov	x3, x0
  40fd64:	add	w4, w4, #0x30
  40fd68:	strb	w4, [x19, #-1]!
  40fd6c:	cbnz	x0, 40fd50 <fchown@plt+0xdfa0>
  40fd70:	add	x0, sp, #0x70
  40fd74:	sub	x20, x0, x19
  40fd78:	sub	w20, w2, w20
  40fd7c:	cmp	w20, #0x0
  40fd80:	sub	w20, w20, #0x1
  40fd84:	b.le	40fda0 <fchown@plt+0xdff0>
  40fd88:	sub	w20, w20, #0x1
  40fd8c:	mov	x1, x21
  40fd90:	mov	w0, #0x20                  	// #32
  40fd94:	bl	401960 <putc@plt>
  40fd98:	cmn	w20, #0x1
  40fd9c:	b.ne	40fd88 <fchown@plt+0xdfd8>  // b.any
  40fda0:	add	x0, sp, #0x70
  40fda4:	cmp	x19, x0
  40fda8:	b.cs	40fdc8 <fchown@plt+0xe018>  // b.hs, b.nlast
  40fdac:	nop
  40fdb0:	ldrb	w0, [x19], #1
  40fdb4:	mov	x1, x21
  40fdb8:	bl	401960 <putc@plt>
  40fdbc:	add	x0, sp, #0x70
  40fdc0:	cmp	x19, x0
  40fdc4:	b.ne	40fdb0 <fchown@plt+0xe000>  // b.any
  40fdc8:	ldp	x19, x20, [sp, #16]
  40fdcc:	ldr	x21, [sp, #32]
  40fdd0:	ldp	x29, x30, [sp], #112
  40fdd4:	ret
  40fdd8:	mov	x6, #0x6666666666666666    	// #7378697629483820646
  40fddc:	mov	x4, x19
  40fde0:	movk	x6, #0x6667
  40fde4:	mov	w5, #0x30                  	// #48
  40fde8:	smulh	x0, x3, x6
  40fdec:	mov	x19, x4
  40fdf0:	asr	x0, x0, #2
  40fdf4:	sub	x0, x0, x3, asr #63
  40fdf8:	add	x1, x0, x0, lsl #2
  40fdfc:	sub	x1, x3, x1, lsl #1
  40fe00:	mov	x3, x0
  40fe04:	sub	w0, w5, w1
  40fe08:	strb	w0, [x4, #-1]!
  40fe0c:	cbnz	x3, 40fde8 <fchown@plt+0xe038>
  40fe10:	mov	w0, #0x2d                  	// #45
  40fe14:	sub	x19, x19, #0x2
  40fe18:	sturb	w0, [x4, #-1]
  40fe1c:	b	40fd70 <fchown@plt+0xdfc0>
  40fe20:	stp	x29, x30, [sp, #-96]!
  40fe24:	adrp	x3, 470000 <stdin@@GLIBC_2.17+0x489c0>
  40fe28:	add	x4, x3, #0x490
  40fe2c:	mov	x29, sp
  40fe30:	stp	x21, x22, [sp, #32]
  40fe34:	adrp	x21, 45b000 <stdin@@GLIBC_2.17+0x339c0>
  40fe38:	adrp	x5, 460000 <stdin@@GLIBC_2.17+0x389c0>
  40fe3c:	ldr	w2, [x21, #2152]
  40fe40:	adrp	x6, 45b000 <stdin@@GLIBC_2.17+0x339c0>
  40fe44:	stp	x19, x20, [sp, #16]
  40fe48:	adrp	x20, 45b000 <stdin@@GLIBC_2.17+0x339c0>
  40fe4c:	cmp	w2, #0x0
  40fe50:	add	x20, x20, #0x878
  40fe54:	cset	w2, ne  // ne = any
  40fe58:	adrp	x22, 470000 <stdin@@GLIBC_2.17+0x489c0>
  40fe5c:	stp	x23, x24, [sp, #48]
  40fe60:	adrp	x24, 427000 <fchown@plt+0x25250>
  40fe64:	ldr	x4, [x4, #8]
  40fe68:	str	w0, [x5, #120]
  40fe6c:	mov	w19, w1
  40fe70:	mov	w0, #0x8                   	// #8
  40fe74:	lsl	w2, w2, #3
  40fe78:	str	w1, [x6, #2144]
  40fe7c:	mov	w5, #0x4                   	// #4
  40fe80:	mov	w1, #0xffff8b1f            	// #-29921
  40fe84:	str	w0, [x24, #760]
  40fe88:	str	w5, [x22, #1184]
  40fe8c:	strh	w1, [x20]
  40fe90:	strb	w0, [x20, #2]
  40fe94:	strb	w2, [x20, #3]
  40fe98:	str	x25, [sp, #64]
  40fe9c:	strh	wzr, [sp, #92]
  40fea0:	strh	wzr, [sp, #94]
  40fea4:	tbnz	x4, #63, 41027c <fchown@plt+0xe4cc>
  40fea8:	ldr	x0, [x3, #1168]
  40feac:	mov	x1, #0xfffffffe            	// #4294967294
  40feb0:	sub	x2, x0, #0x1
  40feb4:	cmp	x2, x1
  40feb8:	b.hi	4100ec <fchown@plt+0xe33c>  // b.pmore
  40febc:	and	w1, w0, #0xff
  40fec0:	ubfx	w2, w0, #8, #8
  40fec4:	ubfx	w25, w0, #16, #8
  40fec8:	lsr	w23, w0, #24
  40fecc:	mov	w0, #0x4                   	// #4
  40fed0:	add	w3, w0, #0x1
  40fed4:	strb	w1, [x20, w0, uxtw]
  40fed8:	add	w0, w0, #0x2
  40fedc:	strb	w2, [x20, w3, uxtw]
  40fee0:	mov	w2, #0x3ffd                	// #16381
  40fee4:	add	w1, w0, #0x1
  40fee8:	cmp	w0, w2
  40feec:	b.hi	410150 <fchown@plt+0xe3a0>  // b.pmore
  40fef0:	strb	w25, [x20, w0, uxtw]
  40fef4:	add	w0, w0, #0x2
  40fef8:	str	w0, [x22, #1184]
  40fefc:	strb	w23, [x20, w1, uxtw]
  40ff00:	mov	w1, #0x0                   	// #0
  40ff04:	mov	x0, #0x0                   	// #0
  40ff08:	bl	40f280 <fchown@plt+0xd4d0>
  40ff0c:	mov	x1, x0
  40ff10:	adrp	x23, 42b000 <stdin@@GLIBC_2.17+0x39c0>
  40ff14:	mov	w0, w19
  40ff18:	str	x1, [x23, #1048]
  40ff1c:	bl	4026e0 <fchown@plt+0x930>
  40ff20:	add	x1, x24, #0x2f8
  40ff24:	add	x0, sp, #0x5c
  40ff28:	bl	40bb78 <fchown@plt+0x9dc8>
  40ff2c:	adrp	x0, 427000 <fchown@plt+0x25250>
  40ff30:	add	x1, sp, #0x5e
  40ff34:	ldr	w0, [x0, #836]
  40ff38:	bl	402eb8 <fchown@plt+0x1108>
  40ff3c:	ldr	w1, [x22, #1184]
  40ff40:	ldrh	w2, [sp, #94]
  40ff44:	add	w0, w1, #0x1
  40ff48:	str	w0, [x22, #1184]
  40ff4c:	cmp	w0, #0x4, lsl #12
  40ff50:	strb	w2, [x20, w1, uxtw]
  40ff54:	b.eq	41029c <fchown@plt+0xe4ec>  // b.none
  40ff58:	add	w19, w0, #0x1
  40ff5c:	mov	w1, #0x3                   	// #3
  40ff60:	str	w19, [x22, #1184]
  40ff64:	cmp	w19, #0x4, lsl #12
  40ff68:	strb	w1, [x20, w0, uxtw]
  40ff6c:	b.eq	410290 <fchown@plt+0xe4e0>  // b.none
  40ff70:	ldr	w0, [x21, #2152]
  40ff74:	cbz	w0, 40ffe8 <fchown@plt+0xe238>
  40ff78:	adrp	x24, 470000 <stdin@@GLIBC_2.17+0x489c0>
  40ff7c:	add	x24, x24, #0x4a0
  40ff80:	adrp	x0, 42b000 <stdin@@GLIBC_2.17+0x39c0>
  40ff84:	add	x0, x0, #0x458
  40ff88:	bl	40f470 <fchown@plt+0xd6c0>
  40ff8c:	mov	x21, x0
  40ff90:	mov	w0, w19
  40ff94:	add	w19, w19, #0x1
  40ff98:	str	w19, [x24]
  40ff9c:	cmp	w19, #0x4, lsl #12
  40ffa0:	ldrb	w1, [x21]
  40ffa4:	strb	w1, [x20, w0, uxtw]
  40ffa8:	b.eq	40ffd4 <fchown@plt+0xe224>  // b.none
  40ffac:	nop
  40ffb0:	ldrb	w0, [x21], #1
  40ffb4:	cbz	w0, 40ffe8 <fchown@plt+0xe238>
  40ffb8:	mov	w0, w19
  40ffbc:	add	w19, w19, #0x1
  40ffc0:	str	w19, [x24]
  40ffc4:	cmp	w19, #0x4, lsl #12
  40ffc8:	ldrb	w1, [x21]
  40ffcc:	strb	w1, [x20, w0, uxtw]
  40ffd0:	b.ne	40ffb0 <fchown@plt+0xe200>  // b.any
  40ffd4:	bl	40f9d8 <fchown@plt+0xdc28>
  40ffd8:	ldr	w19, [x24]
  40ffdc:	ldrb	w0, [x21], #1
  40ffe0:	cbnz	w0, 40ffb8 <fchown@plt+0xe208>
  40ffe4:	nop
  40ffe8:	adrp	x24, 478000 <stdin@@GLIBC_2.17+0x509c0>
  40ffec:	mov	w19, w19
  40fff0:	adrp	x21, 42b000 <stdin@@GLIBC_2.17+0x39c0>
  40fff4:	str	x19, [x24, #1256]
  40fff8:	bl	403018 <fchown@plt+0x1268>
  40fffc:	adrp	x0, 45b000 <stdin@@GLIBC_2.17+0x339c0>
  410000:	ldr	x0, [x0, #2160]
  410004:	cmn	x0, #0x1
  410008:	b.eq	410018 <fchown@plt+0xe268>  // b.none
  41000c:	ldr	x1, [x21, #2136]
  410010:	cmp	x0, x1
  410014:	b.ne	410250 <fchown@plt+0xe4a0>  // b.any
  410018:	ldr	x1, [x23, #1048]
  41001c:	mov	w2, #0x3ffd                	// #16381
  410020:	ldr	w0, [x22, #1184]
  410024:	and	w3, w1, #0xff
  410028:	cmp	w0, w2
  41002c:	add	w2, w0, #0x1
  410030:	b.hi	410218 <fchown@plt+0xe468>  // b.pmore
  410034:	strb	w3, [x20, w0, uxtw]
  410038:	add	w0, w0, #0x2
  41003c:	ubfx	w3, w1, #8, #8
  410040:	strb	w3, [x20, w2, uxtw]
  410044:	mov	w3, #0x3ffd                	// #16381
  410048:	lsr	x2, x1, #16
  41004c:	cmp	w0, w3
  410050:	ubfx	w1, w1, #16, #8
  410054:	add	w3, w0, #0x1
  410058:	b.hi	4101e4 <fchown@plt+0xe434>  // b.pmore
  41005c:	strb	w1, [x20, w0, uxtw]
  410060:	add	w0, w0, #0x2
  410064:	ubfx	w2, w2, #8, #8
  410068:	strb	w2, [x20, w3, uxtw]
  41006c:	ldr	x1, [x21, #2136]
  410070:	mov	w3, #0x3ffd                	// #16381
  410074:	add	w2, w0, #0x1
  410078:	cmp	w0, w3
  41007c:	and	w3, w1, #0xff
  410080:	b.hi	4101ac <fchown@plt+0xe3fc>  // b.pmore
  410084:	strb	w3, [x20, w0, uxtw]
  410088:	add	w0, w0, #0x2
  41008c:	ubfx	w3, w1, #8, #8
  410090:	strb	w3, [x20, w2, uxtw]
  410094:	mov	w3, #0x3ffd                	// #16381
  410098:	lsr	x2, x1, #16
  41009c:	cmp	w0, w3
  4100a0:	ubfx	w1, w1, #16, #8
  4100a4:	add	w3, w0, #0x1
  4100a8:	b.hi	41017c <fchown@plt+0xe3cc>  // b.pmore
  4100ac:	strb	w1, [x20, w0, uxtw]
  4100b0:	ubfx	w2, w2, #8, #8
  4100b4:	add	w0, w0, #0x2
  4100b8:	str	w0, [x22, #1184]
  4100bc:	strb	w2, [x20, w3, uxtw]
  4100c0:	ldr	x0, [x24, #1256]
  4100c4:	add	x0, x0, #0x8
  4100c8:	str	x0, [x24, #1256]
  4100cc:	bl	40f9d8 <fchown@plt+0xdc28>
  4100d0:	mov	w0, #0x0                   	// #0
  4100d4:	ldp	x19, x20, [sp, #16]
  4100d8:	ldp	x21, x22, [sp, #32]
  4100dc:	ldp	x23, x24, [sp, #48]
  4100e0:	ldr	x25, [sp, #64]
  4100e4:	ldp	x29, x30, [sp], #96
  4100e8:	ret
  4100ec:	adrp	x0, 414000 <fchown@plt+0x12250>
  4100f0:	add	x0, x0, #0x380
  4100f4:	bl	40f690 <fchown@plt+0xd8e0>
  4100f8:	ldr	w0, [x22, #1184]
  4100fc:	mov	w1, #0x3ffd                	// #16381
  410100:	cmp	w0, w1
  410104:	b.ls	410398 <fchown@plt+0xe5e8>  // b.plast
  410108:	add	w1, w0, #0x1
  41010c:	str	w1, [x22, #1184]
  410110:	strb	wzr, [x20, w0, uxtw]
  410114:	cmp	w1, #0x4, lsl #12
  410118:	b.eq	410350 <fchown@plt+0xe5a0>  // b.none
  41011c:	add	w0, w1, #0x1
  410120:	str	w0, [x22, #1184]
  410124:	strb	wzr, [x20, w1, uxtw]
  410128:	cmp	w0, #0x4, lsl #12
  41012c:	mov	w23, #0x0                   	// #0
  410130:	mov	w25, #0x0                   	// #0
  410134:	b.ne	40fee0 <fchown@plt+0xe130>  // b.any
  410138:	bl	40f9d8 <fchown@plt+0xdc28>
  41013c:	ldr	w0, [x22, #1184]
  410140:	mov	w2, #0x3ffd                	// #16381
  410144:	add	w1, w0, #0x1
  410148:	cmp	w0, w2
  41014c:	b.ls	40fef0 <fchown@plt+0xe140>  // b.plast
  410150:	str	w1, [x22, #1184]
  410154:	cmp	w1, #0x4, lsl #12
  410158:	strb	w25, [x20, w0, uxtw]
  41015c:	b.eq	410378 <fchown@plt+0xe5c8>  // b.none
  410160:	add	w0, w1, #0x1
  410164:	str	w0, [x22, #1184]
  410168:	strb	w23, [x20, w1, uxtw]
  41016c:	cmp	w0, #0x4, lsl #12
  410170:	b.ne	40ff00 <fchown@plt+0xe150>  // b.any
  410174:	bl	40f9d8 <fchown@plt+0xdc28>
  410178:	b	40ff00 <fchown@plt+0xe150>
  41017c:	str	w3, [x22, #1184]
  410180:	cmp	w3, #0x4, lsl #12
  410184:	strb	w1, [x20, w0, uxtw]
  410188:	b.eq	4102a8 <fchown@plt+0xe4f8>  // b.none
  41018c:	add	w0, w3, #0x1
  410190:	ubfx	w2, w2, #8, #8
  410194:	str	w0, [x22, #1184]
  410198:	cmp	w0, #0x4, lsl #12
  41019c:	strb	w2, [x20, w3, uxtw]
  4101a0:	b.ne	4100c0 <fchown@plt+0xe310>  // b.any
  4101a4:	bl	40f9d8 <fchown@plt+0xdc28>
  4101a8:	b	4100c0 <fchown@plt+0xe310>
  4101ac:	str	w2, [x22, #1184]
  4101b0:	cmp	w2, #0x4, lsl #12
  4101b4:	strb	w3, [x20, w0, uxtw]
  4101b8:	b.eq	4102d4 <fchown@plt+0xe524>  // b.none
  4101bc:	add	w0, w2, #0x1
  4101c0:	ubfx	w3, w1, #8, #8
  4101c4:	str	w0, [x22, #1184]
  4101c8:	cmp	w0, #0x4, lsl #12
  4101cc:	strb	w3, [x20, w2, uxtw]
  4101d0:	b.ne	410094 <fchown@plt+0xe2e4>  // b.any
  4101d4:	bl	40f9d8 <fchown@plt+0xdc28>
  4101d8:	ldr	w0, [x22, #1184]
  4101dc:	ldr	x1, [x21, #2136]
  4101e0:	b	410094 <fchown@plt+0xe2e4>
  4101e4:	str	w3, [x22, #1184]
  4101e8:	cmp	w3, #0x4, lsl #12
  4101ec:	strb	w1, [x20, w0, uxtw]
  4101f0:	b.eq	4102fc <fchown@plt+0xe54c>  // b.none
  4101f4:	add	w0, w3, #0x1
  4101f8:	ubfx	w2, w2, #8, #8
  4101fc:	str	w0, [x22, #1184]
  410200:	cmp	w0, #0x4, lsl #12
  410204:	strb	w2, [x20, w3, uxtw]
  410208:	b.ne	41006c <fchown@plt+0xe2bc>  // b.any
  41020c:	bl	40f9d8 <fchown@plt+0xdc28>
  410210:	ldr	w0, [x22, #1184]
  410214:	b	41006c <fchown@plt+0xe2bc>
  410218:	str	w2, [x22, #1184]
  41021c:	cmp	w2, #0x4, lsl #12
  410220:	strb	w3, [x20, w0, uxtw]
  410224:	b.eq	410328 <fchown@plt+0xe578>  // b.none
  410228:	add	w0, w2, #0x1
  41022c:	ubfx	w3, w1, #8, #8
  410230:	str	w0, [x22, #1184]
  410234:	cmp	w0, #0x4, lsl #12
  410238:	strb	w3, [x20, w2, uxtw]
  41023c:	b.ne	410044 <fchown@plt+0xe294>  // b.any
  410240:	bl	40f9d8 <fchown@plt+0xdc28>
  410244:	ldr	w0, [x22, #1184]
  410248:	ldr	x1, [x23, #1048]
  41024c:	b	410044 <fchown@plt+0xe294>
  410250:	adrp	x1, 470000 <stdin@@GLIBC_2.17+0x489c0>
  410254:	adrp	x0, 427000 <fchown@plt+0x25250>
  410258:	adrp	x4, 42b000 <stdin@@GLIBC_2.17+0x39c0>
  41025c:	adrp	x2, 414000 <fchown@plt+0x12250>
  410260:	ldr	x3, [x1, #1160]
  410264:	add	x4, x4, #0x458
  410268:	ldr	x0, [x0, #1568]
  41026c:	add	x2, x2, #0x3b0
  410270:	mov	w1, #0x1                   	// #1
  410274:	bl	401be0 <__fprintf_chk@plt>
  410278:	b	410018 <fchown@plt+0xe268>
  41027c:	mov	w23, #0x0                   	// #0
  410280:	mov	w25, #0x0                   	// #0
  410284:	mov	w2, #0x0                   	// #0
  410288:	mov	w1, #0x0                   	// #0
  41028c:	b	40fecc <fchown@plt+0xe11c>
  410290:	bl	40f9d8 <fchown@plt+0xdc28>
  410294:	ldr	w19, [x22, #1184]
  410298:	b	40ff70 <fchown@plt+0xe1c0>
  41029c:	bl	40f9d8 <fchown@plt+0xdc28>
  4102a0:	ldr	w0, [x22, #1184]
  4102a4:	b	40ff58 <fchown@plt+0xe1a8>
  4102a8:	bl	40f9d8 <fchown@plt+0xdc28>
  4102ac:	ldr	x2, [x21, #2136]
  4102b0:	ldr	w3, [x22, #1184]
  4102b4:	lsr	x2, x2, #16
  4102b8:	add	w0, w3, #0x1
  4102bc:	str	w0, [x22, #1184]
  4102c0:	cmp	w0, #0x4, lsl #12
  4102c4:	ubfx	w2, w2, #8, #8
  4102c8:	strb	w2, [x20, w3, uxtw]
  4102cc:	b.ne	4100c0 <fchown@plt+0xe310>  // b.any
  4102d0:	b	4101a4 <fchown@plt+0xe3f4>
  4102d4:	bl	40f9d8 <fchown@plt+0xdc28>
  4102d8:	ldr	w2, [x22, #1184]
  4102dc:	ldr	x1, [x21, #2136]
  4102e0:	add	w0, w2, #0x1
  4102e4:	str	w0, [x22, #1184]
  4102e8:	cmp	w0, #0x4, lsl #12
  4102ec:	ubfx	w3, w1, #8, #8
  4102f0:	strb	w3, [x20, w2, uxtw]
  4102f4:	b.ne	410094 <fchown@plt+0xe2e4>  // b.any
  4102f8:	b	4101d4 <fchown@plt+0xe424>
  4102fc:	bl	40f9d8 <fchown@plt+0xdc28>
  410300:	ldr	x2, [x23, #1048]
  410304:	ldr	w3, [x22, #1184]
  410308:	lsr	x2, x2, #16
  41030c:	add	w0, w3, #0x1
  410310:	str	w0, [x22, #1184]
  410314:	cmp	w0, #0x4, lsl #12
  410318:	ubfx	w2, w2, #8, #8
  41031c:	strb	w2, [x20, w3, uxtw]
  410320:	b.ne	41006c <fchown@plt+0xe2bc>  // b.any
  410324:	b	41020c <fchown@plt+0xe45c>
  410328:	bl	40f9d8 <fchown@plt+0xdc28>
  41032c:	ldr	w2, [x22, #1184]
  410330:	ldr	x1, [x23, #1048]
  410334:	add	w0, w2, #0x1
  410338:	str	w0, [x22, #1184]
  41033c:	cmp	w0, #0x4, lsl #12
  410340:	ubfx	w3, w1, #8, #8
  410344:	strb	w3, [x20, w2, uxtw]
  410348:	b.ne	410044 <fchown@plt+0xe294>  // b.any
  41034c:	b	410240 <fchown@plt+0xe490>
  410350:	bl	40f9d8 <fchown@plt+0xdc28>
  410354:	mov	w23, #0x0                   	// #0
  410358:	ldr	w1, [x22, #1184]
  41035c:	mov	w25, #0x0                   	// #0
  410360:	add	w0, w1, #0x1
  410364:	str	w0, [x22, #1184]
  410368:	cmp	w0, #0x4, lsl #12
  41036c:	strb	wzr, [x20, w1, uxtw]
  410370:	b.ne	40fee0 <fchown@plt+0xe130>  // b.any
  410374:	b	410138 <fchown@plt+0xe388>
  410378:	bl	40f9d8 <fchown@plt+0xdc28>
  41037c:	ldr	w1, [x22, #1184]
  410380:	add	w0, w1, #0x1
  410384:	str	w0, [x22, #1184]
  410388:	cmp	w0, #0x4, lsl #12
  41038c:	strb	w23, [x20, w1, uxtw]
  410390:	b.ne	40ff00 <fchown@plt+0xe150>  // b.any
  410394:	b	410174 <fchown@plt+0xe3c4>
  410398:	mov	w23, #0x0                   	// #0
  41039c:	mov	w25, #0x0                   	// #0
  4103a0:	mov	w2, #0x0                   	// #0
  4103a4:	mov	w1, #0x0                   	// #0
  4103a8:	b	40fed0 <fchown@plt+0xe120>
  4103ac:	nop
  4103b0:	stp	x29, x30, [sp, #-32]!
  4103b4:	adrp	x2, 460000 <stdin@@GLIBC_2.17+0x389c0>
  4103b8:	mov	x29, sp
  4103bc:	stp	x19, x20, [sp, #16]
  4103c0:	mov	x20, x0
  4103c4:	ldr	w0, [x2, #120]
  4103c8:	mov	w2, w1
  4103cc:	mov	x1, x20
  4103d0:	bl	40f318 <fchown@plt+0xd568>
  4103d4:	mov	w19, w0
  4103d8:	cbz	w0, 410408 <fchown@plt+0xe658>
  4103dc:	cmn	w0, #0x1
  4103e0:	b.eq	410418 <fchown@plt+0xe668>  // b.none
  4103e4:	mov	w1, w19
  4103e8:	mov	x0, x20
  4103ec:	bl	40f280 <fchown@plt+0xd4d0>
  4103f0:	adrp	x2, 42b000 <stdin@@GLIBC_2.17+0x39c0>
  4103f4:	adrp	x3, 42b000 <stdin@@GLIBC_2.17+0x39c0>
  4103f8:	ldr	x1, [x2, #2136]
  4103fc:	str	x0, [x3, #1048]
  410400:	add	x1, x1, w19, uxtw
  410404:	str	x1, [x2, #2136]
  410408:	mov	w0, w19
  41040c:	ldp	x19, x20, [sp, #16]
  410410:	ldp	x29, x30, [sp], #32
  410414:	ret
  410418:	bl	40f708 <fchown@plt+0xd958>
  41041c:	nop
  410420:	ldrb	w1, [x0]
  410424:	cmp	w1, #0x2f
  410428:	b.ne	41043c <fchown@plt+0xe68c>  // b.any
  41042c:	nop
  410430:	ldrb	w1, [x0, #1]!
  410434:	cmp	w1, #0x2f
  410438:	b.eq	410430 <fchown@plt+0xe680>  // b.none
  41043c:	cbz	w1, 410474 <fchown@plt+0xe6c4>
  410440:	mov	x2, x0
  410444:	mov	w3, #0x0                   	// #0
  410448:	b	410460 <fchown@plt+0xe6b0>
  41044c:	cbz	w3, 410458 <fchown@plt+0xe6a8>
  410450:	mov	x0, x2
  410454:	mov	w3, #0x0                   	// #0
  410458:	ldrb	w1, [x2, #1]!
  41045c:	cbz	w1, 410474 <fchown@plt+0xe6c4>
  410460:	cmp	w1, #0x2f
  410464:	b.ne	41044c <fchown@plt+0xe69c>  // b.any
  410468:	ldrb	w1, [x2, #1]!
  41046c:	mov	w3, #0x1                   	// #1
  410470:	cbnz	w1, 410460 <fchown@plt+0xe6b0>
  410474:	ret
  410478:	stp	x29, x30, [sp, #-32]!
  41047c:	mov	x29, sp
  410480:	str	x19, [sp, #16]
  410484:	mov	x19, x0
  410488:	bl	401900 <strlen@plt>
  41048c:	subs	x1, x0, #0x1
  410490:	b.ls	4104a0 <fchown@plt+0xe6f0>  // b.plast
  410494:	ldrb	w2, [x19, x1]
  410498:	cmp	w2, #0x2f
  41049c:	b.eq	4104ac <fchown@plt+0xe6fc>  // b.none
  4104a0:	ldr	x19, [sp, #16]
  4104a4:	ldp	x29, x30, [sp], #32
  4104a8:	ret
  4104ac:	mov	x0, x1
  4104b0:	b	41048c <fchown@plt+0xe6dc>
  4104b4:	nop
  4104b8:	stp	x29, x30, [sp, #-64]!
  4104bc:	mov	x29, sp
  4104c0:	str	x2, [sp, #56]
  4104c4:	mov	w2, #0x0                   	// #0
  4104c8:	tbnz	w1, #6, 4104dc <fchown@plt+0xe72c>
  4104cc:	bl	401a70 <open@plt>
  4104d0:	bl	4108e8 <fchown@plt+0xeb38>
  4104d4:	ldp	x29, x30, [sp], #64
  4104d8:	ret
  4104dc:	mov	w2, #0xfffffff8            	// #-8
  4104e0:	stp	w2, wzr, [sp, #40]
  4104e4:	ldr	w2, [sp, #56]
  4104e8:	add	x3, sp, #0x30
  4104ec:	add	x4, sp, #0x40
  4104f0:	stp	x4, x4, [sp, #16]
  4104f4:	str	x3, [sp, #32]
  4104f8:	bl	401a70 <open@plt>
  4104fc:	bl	4108e8 <fchown@plt+0xeb38>
  410500:	ldp	x29, x30, [sp], #64
  410504:	ret
  410508:	stp	x29, x30, [sp, #-64]!
  41050c:	mov	x29, sp
  410510:	str	x3, [sp, #56]
  410514:	mov	w3, #0x0                   	// #0
  410518:	tbnz	w2, #6, 41052c <fchown@plt+0xe77c>
  41051c:	bl	401d50 <openat@plt>
  410520:	bl	4108e8 <fchown@plt+0xeb38>
  410524:	ldp	x29, x30, [sp], #64
  410528:	ret
  41052c:	mov	w3, #0xfffffff8            	// #-8
  410530:	stp	w3, wzr, [sp, #40]
  410534:	ldr	w3, [sp, #56]
  410538:	add	x4, sp, #0x30
  41053c:	add	x5, sp, #0x40
  410540:	stp	x5, x5, [sp, #16]
  410544:	str	x4, [sp, #32]
  410548:	bl	401d50 <openat@plt>
  41054c:	bl	4108e8 <fchown@plt+0xeb38>
  410550:	ldp	x29, x30, [sp], #64
  410554:	ret
  410558:	ldr	x0, [x0]
  41055c:	ldr	x1, [x1]
  410560:	b	401c00 <strcmp@plt>
  410564:	nop
  410568:	stp	x29, x30, [sp, #-112]!
  41056c:	adrp	x2, 414000 <fchown@plt+0x12250>
  410570:	add	x2, x2, #0x3f0
  410574:	mov	x29, sp
  410578:	stp	x23, x24, [sp, #48]
  41057c:	stp	x25, x26, [sp, #64]
  410580:	ldr	x26, [x2, w1, uxtw #3]
  410584:	cbz	x0, 4107f8 <fchown@plt+0xea48>
  410588:	stp	x19, x20, [sp, #16]
  41058c:	mov	x19, x0
  410590:	mov	x24, #0x0                   	// #0
  410594:	stp	x21, x22, [sp, #32]
  410598:	mov	x25, #0x0                   	// #0
  41059c:	mov	x22, #0x0                   	// #0
  4105a0:	stp	x27, x28, [sp, #80]
  4105a4:	bl	401d60 <__errno_location@plt>
  4105a8:	mov	x20, x0
  4105ac:	mov	x21, #0x0                   	// #0
  4105b0:	mov	x23, #0x0                   	// #0
  4105b4:	str	xzr, [sp, #96]
  4105b8:	str	wzr, [x20]
  4105bc:	mov	x0, x19
  4105c0:	bl	401b00 <readdir@plt>
  4105c4:	cbz	x0, 410628 <fchown@plt+0xe878>
  4105c8:	ldrb	w1, [x0, #19]
  4105cc:	add	x27, x0, #0x13
  4105d0:	cmp	w1, #0x2e
  4105d4:	b.eq	410650 <fchown@plt+0xe8a0>  // b.none
  4105d8:	cbz	w1, 4105b8 <fchown@plt+0xe808>
  4105dc:	mov	x0, x27
  4105e0:	bl	401900 <strlen@plt>
  4105e4:	add	x2, x0, #0x1
  4105e8:	cbz	x26, 4106f8 <fchown@plt+0xe948>
  4105ec:	ldr	x0, [sp, #96]
  4105f0:	lsl	x28, x22, #3
  4105f4:	cmp	x22, x0
  4105f8:	add	x22, x22, #0x1
  4105fc:	b.eq	410768 <fchown@plt+0xe9b8>  // b.none
  410600:	mov	x0, x27
  410604:	str	x2, [sp, #104]
  410608:	bl	411820 <fchown@plt+0xfa70>
  41060c:	str	x0, [x25, x28]
  410610:	ldr	x2, [sp, #104]
  410614:	add	x24, x24, x2
  410618:	str	wzr, [x20]
  41061c:	mov	x0, x19
  410620:	bl	401b00 <readdir@plt>
  410624:	cbnz	x0, 4105c8 <fchown@plt+0xe818>
  410628:	ldr	w19, [x20]
  41062c:	cbnz	w19, 4107d0 <fchown@plt+0xea20>
  410630:	cbz	x26, 410758 <fchown@plt+0xe9a8>
  410634:	add	x24, x24, #0x1
  410638:	cbnz	x22, 410668 <fchown@plt+0xe8b8>
  41063c:	mov	x0, x24
  410640:	bl	411698 <fchown@plt+0xf8e8>
  410644:	mov	x23, x0
  410648:	mov	x20, x0
  41064c:	b	4106cc <fchown@plt+0xe91c>
  410650:	ldrb	w1, [x0, #20]
  410654:	cmp	w1, #0x2e
  410658:	b.ne	4105d8 <fchown@plt+0xe828>  // b.any
  41065c:	ldrb	w1, [x0, #21]
  410660:	cbz	w1, 4105b8 <fchown@plt+0xe808>
  410664:	b	4105dc <fchown@plt+0xe82c>
  410668:	mov	x1, x22
  41066c:	mov	x3, x26
  410670:	mov	x2, #0x8                   	// #8
  410674:	mov	x0, x25
  410678:	bl	4019b0 <qsort@plt>
  41067c:	add	x22, x25, x22, lsl #3
  410680:	mov	x0, x24
  410684:	mov	x19, x25
  410688:	bl	411698 <fchown@plt+0xf8e8>
  41068c:	mov	x23, x0
  410690:	mov	x20, #0x0                   	// #0
  410694:	nop
  410698:	ldr	x1, [x19]
  41069c:	add	x21, x23, x20
  4106a0:	mov	x0, x21
  4106a4:	bl	4019e0 <stpcpy@plt>
  4106a8:	mov	x1, x0
  4106ac:	sub	x1, x1, x21
  4106b0:	ldr	x0, [x19], #8
  4106b4:	add	x1, x1, #0x1
  4106b8:	add	x20, x20, x1
  4106bc:	bl	401c40 <free@plt>
  4106c0:	cmp	x22, x19
  4106c4:	b.ne	410698 <fchown@plt+0xe8e8>  // b.any
  4106c8:	add	x20, x23, x20
  4106cc:	mov	x0, x25
  4106d0:	bl	401c40 <free@plt>
  4106d4:	strb	wzr, [x20]
  4106d8:	ldp	x19, x20, [sp, #16]
  4106dc:	ldp	x21, x22, [sp, #32]
  4106e0:	ldp	x27, x28, [sp, #80]
  4106e4:	mov	x0, x23
  4106e8:	ldp	x23, x24, [sp, #48]
  4106ec:	ldp	x25, x26, [sp, #64]
  4106f0:	ldp	x29, x30, [sp], #112
  4106f4:	ret
  4106f8:	adds	x28, x24, x2
  4106fc:	sub	x0, x21, x24
  410700:	cset	x1, cs  // cs = hs, nlast
  410704:	cmp	x0, x2
  410708:	b.hi	410744 <fchown@plt+0xe994>  // b.pmore
  41070c:	cbnz	x1, 410850 <fchown@plt+0xeaa0>
  410710:	cbz	x23, 410800 <fchown@plt+0xea50>
  410714:	mov	x0, #0x5555555555555555    	// #6148914691236517205
  410718:	movk	x0, #0x5553
  41071c:	cmp	x28, x0
  410720:	b.hi	410850 <fchown@plt+0xeaa0>  // b.pmore
  410724:	add	x21, x28, #0x1
  410728:	add	x21, x21, x28, lsr #1
  41072c:	mov	x0, x23
  410730:	mov	x1, x21
  410734:	str	x2, [sp, #104]
  410738:	bl	4116c8 <fchown@plt+0xf918>
  41073c:	ldr	x2, [sp, #104]
  410740:	mov	x23, x0
  410744:	add	x0, x23, x24
  410748:	mov	x1, x27
  41074c:	mov	x24, x28
  410750:	bl	4018d0 <memcpy@plt>
  410754:	b	4105b8 <fchown@plt+0xe808>
  410758:	cmp	x21, x24
  41075c:	b.eq	4107b8 <fchown@plt+0xea08>  // b.none
  410760:	add	x20, x23, x24
  410764:	b	4106d4 <fchown@plt+0xe924>
  410768:	cbz	x25, 41081c <fchown@plt+0xea6c>
  41076c:	mov	x1, #0xaaaaaaaaaaaaaaaa    	// #-6148914691236517206
  410770:	movk	x1, #0xaaa, lsl #48
  410774:	cmp	x0, x1
  410778:	b.cs	410850 <fchown@plt+0xeaa0>  // b.hs, b.nlast
  41077c:	add	x0, x22, x0, lsr #1
  410780:	str	x0, [sp, #96]
  410784:	lsl	x1, x0, #3
  410788:	mov	x0, x25
  41078c:	str	x2, [sp, #104]
  410790:	bl	4116c8 <fchown@plt+0xf918>
  410794:	mov	x25, x0
  410798:	ldr	x2, [sp, #104]
  41079c:	mov	x0, x27
  4107a0:	str	x2, [sp, #104]
  4107a4:	bl	411820 <fchown@plt+0xfa70>
  4107a8:	str	x0, [x25, x28]
  4107ac:	ldr	x2, [sp, #104]
  4107b0:	add	x24, x24, x2
  4107b4:	b	410618 <fchown@plt+0xe868>
  4107b8:	mov	x0, x23
  4107bc:	add	x1, x21, #0x1
  4107c0:	bl	4116c8 <fchown@plt+0xf918>
  4107c4:	mov	x23, x0
  4107c8:	add	x20, x0, x21
  4107cc:	b	4106d4 <fchown@plt+0xe924>
  4107d0:	mov	x0, x25
  4107d4:	bl	401c40 <free@plt>
  4107d8:	mov	x0, x23
  4107dc:	mov	x23, #0x0                   	// #0
  4107e0:	bl	401c40 <free@plt>
  4107e4:	ldp	x21, x22, [sp, #32]
  4107e8:	ldp	x27, x28, [sp, #80]
  4107ec:	str	w19, [x20]
  4107f0:	ldp	x19, x20, [sp, #16]
  4107f4:	b	4106e4 <fchown@plt+0xe934>
  4107f8:	mov	x23, #0x0                   	// #0
  4107fc:	b	4106e4 <fchown@plt+0xe934>
  410800:	cmp	x28, #0x0
  410804:	cbz	x28, 410814 <fchown@plt+0xea64>
  410808:	b.lt	410850 <fchown@plt+0xeaa0>  // b.tstop
  41080c:	mov	x21, x28
  410810:	b	41072c <fchown@plt+0xe97c>
  410814:	mov	x21, #0x80                  	// #128
  410818:	b	41072c <fchown@plt+0xe97c>
  41081c:	cbz	x0, 410838 <fchown@plt+0xea88>
  410820:	cmp	xzr, x0, lsr #61
  410824:	cset	x0, ne  // ne = any
  410828:	tbnz	x28, #63, 410850 <fchown@plt+0xeaa0>
  41082c:	cbnz	x0, 410850 <fchown@plt+0xeaa0>
  410830:	mov	x1, x28
  410834:	b	410788 <fchown@plt+0xe9d8>
  410838:	mov	x0, #0x10                  	// #16
  41083c:	mov	x1, #0x80                  	// #128
  410840:	mov	x28, #0x0                   	// #0
  410844:	mov	x22, #0x1                   	// #1
  410848:	str	x0, [sp, #96]
  41084c:	b	410788 <fchown@plt+0xe9d8>
  410850:	bl	40f660 <fchown@plt+0xd8b0>
  410854:	nop
  410858:	stp	x29, x30, [sp, #-48]!
  41085c:	mov	x29, sp
  410860:	stp	x19, x20, [sp, #16]
  410864:	mov	w20, w1
  410868:	bl	411c88 <fchown@plt+0xfed8>
  41086c:	cbz	x0, 4108a0 <fchown@plt+0xeaf0>
  410870:	mov	w1, w20
  410874:	mov	x19, x0
  410878:	bl	410568 <fchown@plt+0xe7b8>
  41087c:	mov	x1, x0
  410880:	mov	x0, x19
  410884:	mov	x19, x1
  410888:	bl	401b30 <closedir@plt>
  41088c:	cbnz	w0, 4108b4 <fchown@plt+0xeb04>
  410890:	mov	x0, x19
  410894:	ldp	x19, x20, [sp, #16]
  410898:	ldp	x29, x30, [sp], #48
  41089c:	ret
  4108a0:	mov	x19, #0x0                   	// #0
  4108a4:	mov	x0, x19
  4108a8:	ldp	x19, x20, [sp, #16]
  4108ac:	ldp	x29, x30, [sp], #48
  4108b0:	ret
  4108b4:	str	x21, [sp, #32]
  4108b8:	bl	401d60 <__errno_location@plt>
  4108bc:	mov	x20, x0
  4108c0:	mov	x0, x19
  4108c4:	mov	x19, #0x0                   	// #0
  4108c8:	ldr	w21, [x20]
  4108cc:	bl	401c40 <free@plt>
  4108d0:	str	w21, [x20]
  4108d4:	mov	x0, x19
  4108d8:	ldp	x19, x20, [sp, #16]
  4108dc:	ldr	x21, [sp, #32]
  4108e0:	ldp	x29, x30, [sp], #48
  4108e4:	ret
  4108e8:	stp	x29, x30, [sp, #-48]!
  4108ec:	cmp	w0, #0x2
  4108f0:	mov	x29, sp
  4108f4:	stp	x19, x20, [sp, #16]
  4108f8:	mov	w19, w0
  4108fc:	b.ls	410910 <fchown@plt+0xeb60>  // b.plast
  410900:	mov	w0, w19
  410904:	ldp	x19, x20, [sp, #16]
  410908:	ldp	x29, x30, [sp], #48
  41090c:	ret
  410910:	str	x21, [sp, #32]
  410914:	bl	411d60 <fchown@plt+0xffb0>
  410918:	mov	w21, w0
  41091c:	bl	401d60 <__errno_location@plt>
  410920:	mov	x20, x0
  410924:	mov	w0, w19
  410928:	mov	w19, w21
  41092c:	ldr	w21, [x20]
  410930:	bl	401b40 <close@plt>
  410934:	str	w21, [x20]
  410938:	mov	w0, w19
  41093c:	ldp	x19, x20, [sp, #16]
  410940:	ldr	x21, [sp, #32]
  410944:	ldp	x29, x30, [sp], #48
  410948:	ret
  41094c:	nop
  410950:	stp	x29, x30, [sp, #-304]!
  410954:	mov	x29, sp
  410958:	stp	x19, x20, [sp, #16]
  41095c:	mov	x19, x2
  410960:	stp	x21, x22, [sp, #32]
  410964:	mov	w22, w0
  410968:	stp	x23, x24, [sp, #48]
  41096c:	mov	x23, x1
  410970:	cbz	x2, 410bbc <fchown@plt+0xee0c>
  410974:	ldp	x0, x1, [x2]
  410978:	stp	x0, x1, [sp, #80]
  41097c:	mov	x2, #0xffffffffffff0002    	// #-65534
  410980:	ldr	x0, [sp, #88]
  410984:	movk	x2, #0xc000, lsl #16
  410988:	ldp	x6, x7, [x19, #16]
  41098c:	add	x4, x0, x2
  410990:	stp	x6, x7, [sp, #96]
  410994:	cmp	x4, #0x1
  410998:	mov	x1, #0xc9ff                	// #51711
  41099c:	movk	x1, #0x3b9a, lsl #16
  4109a0:	ccmp	x0, x1, #0x0, hi  // hi = pmore
  4109a4:	b.hi	410e08 <fchown@plt+0xf058>  // b.pmore
  4109a8:	ldr	x3, [sp, #104]
  4109ac:	add	x2, x3, x2
  4109b0:	cmp	x2, #0x1
  4109b4:	cset	w20, hi  // hi = pmore
  4109b8:	cmp	x3, x1
  4109bc:	cset	w1, hi  // hi = pmore
  4109c0:	ands	w20, w20, w1
  4109c4:	b.ne	410e08 <fchown@plt+0xf058>  // b.any
  4109c8:	cmp	x4, #0x1
  4109cc:	mov	w1, #0x0                   	// #0
  4109d0:	mov	w4, #0x0                   	// #0
  4109d4:	b.ls	410ac4 <fchown@plt+0xed14>  // b.plast
  4109d8:	cmp	x2, #0x1
  4109dc:	b.ls	410aa8 <fchown@plt+0xecf8>  // b.plast
  4109e0:	add	w20, w20, w1
  4109e4:	add	x19, sp, #0x50
  4109e8:	cmp	w22, #0x0
  4109ec:	ccmp	x23, #0x0, #0x0, lt  // lt = tstop
  4109f0:	b.eq	410e1c <fchown@plt+0xf06c>  // b.none
  4109f4:	adrp	x24, 42b000 <stdin@@GLIBC_2.17+0x39c0>
  4109f8:	str	x25, [sp, #64]
  4109fc:	add	x25, x24, #0x420
  410a00:	ldr	w0, [x24, #1056]
  410a04:	tbnz	w0, #31, 410ae8 <fchown@plt+0xed38>
  410a08:	cmp	w20, #0x2
  410a0c:	b.eq	410c48 <fchown@plt+0xee98>  // b.none
  410a10:	tbnz	w22, #31, 410c98 <fchown@plt+0xeee8>
  410a14:	mov	x1, x19
  410a18:	mov	w0, w22
  410a1c:	bl	401aa0 <futimens@plt>
  410a20:	mov	w21, w0
  410a24:	cmp	w0, #0x0
  410a28:	b.le	410cb8 <fchown@plt+0xef08>
  410a2c:	bl	401d60 <__errno_location@plt>
  410a30:	mov	w1, #0x26                  	// #38
  410a34:	str	w1, [x0]
  410a38:	mov	w0, #0xffffffff            	// #-1
  410a3c:	str	w0, [x24, #1056]
  410a40:	str	w0, [x25, #4]
  410a44:	cbz	w20, 410b24 <fchown@plt+0xed74>
  410a48:	cmp	w20, #0x3
  410a4c:	b.ne	410af8 <fchown@plt+0xed48>  // b.any
  410a50:	cbz	x19, 410c10 <fchown@plt+0xee60>
  410a54:	ldr	x0, [x19, #8]
  410a58:	mov	x1, #0x3ffffffe            	// #1073741822
  410a5c:	ldr	x3, [x19, #24]
  410a60:	cmp	x0, x1
  410a64:	b.eq	410cfc <fchown@plt+0xef4c>  // b.none
  410a68:	mov	x1, #0x3fffffff            	// #1073741823
  410a6c:	cmp	x0, x1
  410a70:	b.ne	410a88 <fchown@plt+0xecd8>  // b.any
  410a74:	cmp	x3, x0
  410a78:	b.eq	410c10 <fchown@plt+0xee60>  // b.none
  410a7c:	mov	x0, x19
  410a80:	bl	411d30 <fchown@plt+0xff80>
  410a84:	ldr	x3, [x19, #24]
  410a88:	mov	x0, #0x3ffffffe            	// #1073741822
  410a8c:	cmp	x3, x0
  410a90:	b.ne	410d10 <fchown@plt+0xef60>  // b.any
  410a94:	add	x0, sp, #0x200
  410a98:	ldp	x1, x3, [sp, #264]
  410a9c:	ldur	q0, [x0, #-248]
  410aa0:	str	q0, [x19, #16]
  410aa4:	b	410b2c <fchown@plt+0xed7c>
  410aa8:	eor	w4, w4, #0x1
  410aac:	mov	x0, #0x3ffffffe            	// #1073741822
  410ab0:	cmp	x3, x0
  410ab4:	mov	w1, #0x1                   	// #1
  410ab8:	csel	w20, w4, w20, eq  // eq = none
  410abc:	str	xzr, [sp, #96]
  410ac0:	b	4109e0 <fchown@plt+0xec30>
  410ac4:	mov	x1, #0x3ffffffe            	// #1073741822
  410ac8:	cmp	x0, x1
  410acc:	str	xzr, [sp, #80]
  410ad0:	cset	w20, eq  // eq = none
  410ad4:	mov	w4, w20
  410ad8:	cmp	x2, #0x1
  410adc:	mov	w1, #0x1                   	// #1
  410ae0:	b.hi	4109e0 <fchown@plt+0xec30>  // b.pmore
  410ae4:	b	410aa8 <fchown@plt+0xecf8>
  410ae8:	mov	w0, #0xffffffff            	// #-1
  410aec:	str	w0, [x24, #1056]
  410af0:	str	w0, [x25, #4]
  410af4:	cbz	w20, 410b24 <fchown@plt+0xed74>
  410af8:	add	x2, sp, #0xb0
  410afc:	tbnz	w22, #31, 410ce0 <fchown@plt+0xef30>
  410b00:	mov	w1, w22
  410b04:	mov	w0, #0x0                   	// #0
  410b08:	bl	401d10 <__fxstat@plt>
  410b0c:	cmp	w0, #0x0
  410b10:	cset	w0, ne  // ne = any
  410b14:	cbz	w0, 410a50 <fchown@plt+0xeca0>
  410b18:	mov	w21, #0xffffffff            	// #-1
  410b1c:	ldr	x25, [sp, #64]
  410b20:	b	410ba4 <fchown@plt+0xedf4>
  410b24:	cbz	x19, 410c10 <fchown@plt+0xee60>
  410b28:	ldp	x1, x3, [x19, #16]
  410b2c:	mov	x2, #0xf7cf                	// #63439
  410b30:	movk	x2, #0xe353, lsl #16
  410b34:	add	x20, sp, #0x70
  410b38:	ldr	x4, [x19, #8]
  410b3c:	movk	x2, #0x9ba5, lsl #32
  410b40:	movk	x2, #0x20c4, lsl #48
  410b44:	smulh	x0, x3, x2
  410b48:	smulh	x2, x4, x2
  410b4c:	asr	x0, x0, #7
  410b50:	asr	x2, x2, #7
  410b54:	sub	x3, x0, x3, asr #63
  410b58:	sub	x2, x2, x4, asr #63
  410b5c:	stp	x2, x1, [sp, #120]
  410b60:	mov	x2, x20
  410b64:	ldr	x1, [x19]
  410b68:	str	x1, [sp, #112]
  410b6c:	str	x3, [sp, #136]
  410b70:	tbnz	w22, #31, 410c1c <fchown@plt+0xee6c>
  410b74:	mov	w0, w22
  410b78:	mov	x1, #0x0                   	// #0
  410b7c:	bl	401a60 <futimesat@plt>
  410b80:	mov	w21, w0
  410b84:	cbz	w0, 410bc4 <fchown@plt+0xee14>
  410b88:	mov	w21, #0xffffffff            	// #-1
  410b8c:	cbz	x23, 410bf4 <fchown@plt+0xee44>
  410b90:	mov	x1, x20
  410b94:	mov	x0, x23
  410b98:	bl	401d00 <utimes@plt>
  410b9c:	mov	w21, w0
  410ba0:	ldr	x25, [sp, #64]
  410ba4:	mov	w0, w21
  410ba8:	ldp	x19, x20, [sp, #16]
  410bac:	ldp	x21, x22, [sp, #32]
  410bb0:	ldp	x23, x24, [sp, #48]
  410bb4:	ldp	x29, x30, [sp], #304
  410bb8:	ret
  410bbc:	mov	w20, #0x0                   	// #0
  410bc0:	b	4109e8 <fchown@plt+0xec38>
  410bc4:	cbz	x20, 410bf4 <fchown@plt+0xee44>
  410bc8:	ldr	x3, [x20, #8]
  410bcc:	mov	x1, #0xa11f                	// #41247
  410bd0:	ldr	x2, [x20, #24]
  410bd4:	movk	x1, #0x7, lsl #16
  410bd8:	cmp	x3, x1
  410bdc:	cset	w23, gt
  410be0:	cmp	x2, x1
  410be4:	cset	w19, gt
  410be8:	cmp	w23, #0x0
  410bec:	ccmp	w19, #0x0, #0x0, eq  // eq = none
  410bf0:	b.ne	410d50 <fchown@plt+0xefa0>  // b.any
  410bf4:	mov	w0, w21
  410bf8:	ldp	x19, x20, [sp, #16]
  410bfc:	ldp	x21, x22, [sp, #32]
  410c00:	ldp	x23, x24, [sp, #48]
  410c04:	ldr	x25, [sp, #64]
  410c08:	ldp	x29, x30, [sp], #304
  410c0c:	ret
  410c10:	mov	x20, #0x0                   	// #0
  410c14:	mov	x2, x20
  410c18:	tbz	w22, #31, 410b74 <fchown@plt+0xedc4>
  410c1c:	mov	x1, x23
  410c20:	mov	w0, #0xffffff9c            	// #-100
  410c24:	bl	401a60 <futimesat@plt>
  410c28:	mov	w21, w0
  410c2c:	mov	w0, w21
  410c30:	ldp	x19, x20, [sp, #16]
  410c34:	ldp	x21, x22, [sp, #32]
  410c38:	ldp	x23, x24, [sp, #48]
  410c3c:	ldr	x25, [sp, #64]
  410c40:	ldp	x29, x30, [sp], #304
  410c44:	ret
  410c48:	add	x2, sp, #0xb0
  410c4c:	tbnz	w22, #31, 410d24 <fchown@plt+0xef74>
  410c50:	mov	w1, w22
  410c54:	mov	w0, #0x0                   	// #0
  410c58:	bl	401d10 <__fxstat@plt>
  410c5c:	cmp	w0, #0x0
  410c60:	cset	w0, ne  // ne = any
  410c64:	cbnz	w0, 410b18 <fchown@plt+0xed68>
  410c68:	ldr	x1, [x19, #8]
  410c6c:	mov	x0, #0x3ffffffe            	// #1073741822
  410c70:	cmp	x1, x0
  410c74:	b.eq	410d3c <fchown@plt+0xef8c>  // b.none
  410c78:	ldr	x1, [x19, #24]
  410c7c:	mov	w20, #0x3                   	// #3
  410c80:	cmp	x1, x0
  410c84:	b.ne	410a10 <fchown@plt+0xec60>  // b.any
  410c88:	add	x0, sp, #0x200
  410c8c:	ldur	q0, [x0, #-248]
  410c90:	str	q0, [x19, #16]
  410c94:	tbz	w22, #31, 410a14 <fchown@plt+0xec64>
  410c98:	mov	x2, x19
  410c9c:	mov	x1, x23
  410ca0:	mov	w3, #0x0                   	// #0
  410ca4:	mov	w0, #0xffffff9c            	// #-100
  410ca8:	bl	401c70 <utimensat@plt>
  410cac:	mov	w21, w0
  410cb0:	cmp	w0, #0x0
  410cb4:	b.gt	410a2c <fchown@plt+0xec7c>
  410cb8:	b.ne	410dd0 <fchown@plt+0xf020>  // b.any
  410cbc:	mov	w0, #0x1                   	// #1
  410cc0:	str	w0, [x24, #1056]
  410cc4:	mov	w0, w21
  410cc8:	ldp	x19, x20, [sp, #16]
  410ccc:	ldp	x21, x22, [sp, #32]
  410cd0:	ldp	x23, x24, [sp, #48]
  410cd4:	ldr	x25, [sp, #64]
  410cd8:	ldp	x29, x30, [sp], #304
  410cdc:	ret
  410ce0:	mov	x1, x23
  410ce4:	mov	w0, #0x0                   	// #0
  410ce8:	bl	401d90 <__xstat@plt>
  410cec:	cmp	w0, #0x0
  410cf0:	cset	w0, ne  // ne = any
  410cf4:	cbz	w0, 410a50 <fchown@plt+0xeca0>
  410cf8:	b	410b18 <fchown@plt+0xed68>
  410cfc:	cmp	x3, x0
  410d00:	mov	w21, #0x0                   	// #0
  410d04:	b.eq	410bf4 <fchown@plt+0xee44>  // b.none
  410d08:	ldur	q0, [sp, #248]
  410d0c:	str	q0, [x19]
  410d10:	mov	x0, #0x3fffffff            	// #1073741823
  410d14:	cmp	x3, x0
  410d18:	b.eq	410de4 <fchown@plt+0xf034>  // b.none
  410d1c:	ldr	x1, [x19, #16]
  410d20:	b	410b2c <fchown@plt+0xed7c>
  410d24:	mov	x1, x23
  410d28:	mov	w0, #0x0                   	// #0
  410d2c:	bl	401d90 <__xstat@plt>
  410d30:	cmp	w0, #0x0
  410d34:	cset	w0, ne  // ne = any
  410d38:	b	410c64 <fchown@plt+0xeeb4>
  410d3c:	ldur	q0, [sp, #248]
  410d40:	mov	w20, #0x3                   	// #3
  410d44:	str	q0, [x19]
  410d48:	tbz	w22, #31, 410a14 <fchown@plt+0xec64>
  410d4c:	b	410c98 <fchown@plt+0xeee8>
  410d50:	add	x2, sp, #0xb0
  410d54:	mov	w1, w22
  410d58:	bl	401d10 <__fxstat@plt>
  410d5c:	cbnz	w0, 410bf4 <fchown@plt+0xee44>
  410d60:	ldr	x2, [x20, #16]
  410d64:	ldr	x1, [sp, #264]
  410d68:	ldp	x4, x5, [x20]
  410d6c:	sub	x1, x1, x2
  410d70:	ldr	x2, [x20]
  410d74:	stp	x4, x5, [sp, #144]
  410d78:	cmp	x1, #0x1
  410d7c:	ldr	x0, [sp, #248]
  410d80:	csel	w19, w19, wzr, eq  // eq = none
  410d84:	ldp	x4, x5, [x20, #16]
  410d88:	stp	x4, x5, [sp, #160]
  410d8c:	cmp	w23, #0x0
  410d90:	sub	x0, x0, x2
  410d94:	ccmp	x0, #0x1, #0x0, ne  // ne = any
  410d98:	b.ne	410df4 <fchown@plt+0xf044>  // b.any
  410d9c:	ldr	x0, [sp, #256]
  410da0:	cbnz	x0, 410df4 <fchown@plt+0xf044>
  410da4:	str	xzr, [sp, #152]
  410da8:	cbz	w19, 410db4 <fchown@plt+0xf004>
  410dac:	ldr	x0, [sp, #272]
  410db0:	cbz	x0, 410e00 <fchown@plt+0xf050>
  410db4:	mov	w0, w22
  410db8:	add	x2, sp, #0x90
  410dbc:	mov	x1, #0x0                   	// #0
  410dc0:	bl	401a60 <futimesat@plt>
  410dc4:	mov	w21, #0x0                   	// #0
  410dc8:	ldr	x25, [sp, #64]
  410dcc:	b	410ba4 <fchown@plt+0xedf4>
  410dd0:	bl	401d60 <__errno_location@plt>
  410dd4:	ldr	w0, [x0]
  410dd8:	cmp	w0, #0x26
  410ddc:	b.ne	410cbc <fchown@plt+0xef0c>  // b.any
  410de0:	b	410a38 <fchown@plt+0xec88>
  410de4:	add	x0, x19, #0x10
  410de8:	bl	411d30 <fchown@plt+0xff80>
  410dec:	ldp	x1, x3, [x19, #16]
  410df0:	b	410b2c <fchown@plt+0xed7c>
  410df4:	cbz	w19, 410dc4 <fchown@plt+0xf014>
  410df8:	ldr	x0, [sp, #272]
  410dfc:	cbnz	x0, 410dc4 <fchown@plt+0xf014>
  410e00:	str	xzr, [sp, #168]
  410e04:	b	410db4 <fchown@plt+0xf004>
  410e08:	bl	401d60 <__errno_location@plt>
  410e0c:	mov	w21, #0xffffffff            	// #-1
  410e10:	mov	w1, #0x16                  	// #22
  410e14:	str	w1, [x0]
  410e18:	b	410ba4 <fchown@plt+0xedf4>
  410e1c:	bl	401d60 <__errno_location@plt>
  410e20:	mov	w21, #0xffffffff            	// #-1
  410e24:	mov	w1, #0x9                   	// #9
  410e28:	str	w1, [x0]
  410e2c:	b	410ba4 <fchown@plt+0xedf4>
  410e30:	stp	x29, x30, [sp, #-256]!
  410e34:	mov	x29, sp
  410e38:	stp	x19, x20, [sp, #16]
  410e3c:	mov	x19, x1
  410e40:	stp	x21, x22, [sp, #32]
  410e44:	stp	x23, x24, [sp, #48]
  410e48:	mov	x23, x0
  410e4c:	cbz	x1, 411034 <fchown@plt+0xf284>
  410e50:	ldp	x0, x1, [x1]
  410e54:	stp	x0, x1, [sp, #64]
  410e58:	mov	x2, #0xffffffffffff0002    	// #-65534
  410e5c:	ldr	x1, [sp, #72]
  410e60:	movk	x2, #0xc000, lsl #16
  410e64:	ldp	x6, x7, [x19, #16]
  410e68:	add	x4, x1, x2
  410e6c:	stp	x6, x7, [sp, #80]
  410e70:	cmp	x4, #0x1
  410e74:	mov	x3, #0xc9ff                	// #51711
  410e78:	movk	x3, #0x3b9a, lsl #16
  410e7c:	ccmp	x1, x3, #0x0, hi  // hi = pmore
  410e80:	b.hi	411194 <fchown@plt+0xf3e4>  // b.pmore
  410e84:	ldr	x0, [sp, #88]
  410e88:	add	x2, x0, x2
  410e8c:	cmp	x2, #0x1
  410e90:	cset	w20, hi  // hi = pmore
  410e94:	cmp	x0, x3
  410e98:	cset	w3, hi  // hi = pmore
  410e9c:	ands	w20, w20, w3
  410ea0:	b.ne	411194 <fchown@plt+0xf3e4>  // b.any
  410ea4:	cmp	x4, #0x1
  410ea8:	mov	w3, #0x0                   	// #0
  410eac:	mov	w4, #0x0                   	// #0
  410eb0:	b.ls	411010 <fchown@plt+0xf260>  // b.plast
  410eb4:	cmp	x2, #0x1
  410eb8:	b.ls	410ff4 <fchown@plt+0xf244>  // b.plast
  410ebc:	add	w20, w20, w3
  410ec0:	cbz	x23, 4111a8 <fchown@plt+0xf3f8>
  410ec4:	adrp	x22, 42b000 <stdin@@GLIBC_2.17+0x39c0>
  410ec8:	add	x24, x22, #0x420
  410ecc:	ldr	w2, [x22, #1056]
  410ed0:	tbnz	w2, #31, 410f8c <fchown@plt+0xf1dc>
  410ed4:	cmp	w20, #0x2
  410ed8:	b.ne	411104 <fchown@plt+0xf354>  // b.any
  410edc:	add	x2, sp, #0x80
  410ee0:	mov	x1, x23
  410ee4:	mov	w0, #0x0                   	// #0
  410ee8:	bl	401d90 <__xstat@plt>
  410eec:	cbnz	w0, 411160 <fchown@plt+0xf3b0>
  410ef0:	ldr	x1, [sp, #72]
  410ef4:	mov	x0, #0x3ffffffe            	// #1073741822
  410ef8:	cmp	x1, x0
  410efc:	b.eq	41110c <fchown@plt+0xf35c>  // b.none
  410f00:	ldr	x1, [sp, #88]
  410f04:	add	x19, sp, #0x40
  410f08:	mov	w20, #0x3                   	// #3
  410f0c:	cmp	x1, x0
  410f10:	b.eq	411120 <fchown@plt+0xf370>  // b.none
  410f14:	nop
  410f18:	mov	x2, x19
  410f1c:	mov	x1, x23
  410f20:	mov	w3, #0x0                   	// #0
  410f24:	mov	w0, #0xffffff9c            	// #-100
  410f28:	bl	401c70 <utimensat@plt>
  410f2c:	mov	w21, w0
  410f30:	cmp	w0, #0x0
  410f34:	b.le	41105c <fchown@plt+0xf2ac>
  410f38:	bl	401d60 <__errno_location@plt>
  410f3c:	mov	w1, #0x26                  	// #38
  410f40:	str	w1, [x0]
  410f44:	mov	w0, #0xffffffff            	// #-1
  410f48:	str	w0, [x22, #1056]
  410f4c:	str	w0, [x24, #4]
  410f50:	cbz	w20, 411080 <fchown@plt+0xf2d0>
  410f54:	cmp	w20, #0x3
  410f58:	b.ne	411148 <fchown@plt+0xf398>  // b.any
  410f5c:	cbnz	x19, 410fb4 <fchown@plt+0xf204>
  410f60:	mov	x2, #0x0                   	// #0
  410f64:	mov	x1, x23
  410f68:	mov	w0, #0xffffff9c            	// #-100
  410f6c:	bl	401a60 <futimesat@plt>
  410f70:	mov	w21, w0
  410f74:	mov	w0, w21
  410f78:	ldp	x19, x20, [sp, #16]
  410f7c:	ldp	x21, x22, [sp, #32]
  410f80:	ldp	x23, x24, [sp, #48]
  410f84:	ldp	x29, x30, [sp], #256
  410f88:	ret
  410f8c:	mov	w2, #0xffffffff            	// #-1
  410f90:	str	w2, [x22, #1056]
  410f94:	str	w2, [x24, #4]
  410f98:	cbz	w20, 411090 <fchown@plt+0xf2e0>
  410f9c:	add	x2, sp, #0x80
  410fa0:	mov	x1, x23
  410fa4:	mov	w0, #0x0                   	// #0
  410fa8:	bl	401d90 <__xstat@plt>
  410fac:	cbnz	w0, 411160 <fchown@plt+0xf3b0>
  410fb0:	add	x19, sp, #0x40
  410fb4:	ldr	x1, [x19, #8]
  410fb8:	mov	x2, #0x3ffffffe            	// #1073741822
  410fbc:	ldr	x0, [x19, #24]
  410fc0:	cmp	x1, x2
  410fc4:	b.eq	4110dc <fchown@plt+0xf32c>  // b.none
  410fc8:	mov	x2, #0x3fffffff            	// #1073741823
  410fcc:	cmp	x1, x2
  410fd0:	b.eq	411168 <fchown@plt+0xf3b8>  // b.none
  410fd4:	mov	x1, #0x3ffffffe            	// #1073741822
  410fd8:	cmp	x0, x1
  410fdc:	b.ne	4110f0 <fchown@plt+0xf340>  // b.any
  410fe0:	ldur	q0, [sp, #216]
  410fe4:	ldr	x1, [x19, #8]
  410fe8:	str	q0, [x19, #16]
  410fec:	ldp	x4, x0, [sp, #216]
  410ff0:	b	411098 <fchown@plt+0xf2e8>
  410ff4:	eor	w4, w4, #0x1
  410ff8:	mov	x2, #0x3ffffffe            	// #1073741822
  410ffc:	cmp	x0, x2
  411000:	mov	w3, #0x1                   	// #1
  411004:	csel	w20, w4, w20, eq  // eq = none
  411008:	str	xzr, [sp, #80]
  41100c:	b	410ebc <fchown@plt+0xf10c>
  411010:	mov	x3, #0x3ffffffe            	// #1073741822
  411014:	cmp	x1, x3
  411018:	str	xzr, [sp, #64]
  41101c:	cset	w20, eq  // eq = none
  411020:	mov	w4, w20
  411024:	cmp	x2, #0x1
  411028:	mov	w3, #0x1                   	// #1
  41102c:	b.hi	410ebc <fchown@plt+0xf10c>  // b.pmore
  411030:	b	410ff4 <fchown@plt+0xf244>
  411034:	cbz	x0, 4111a8 <fchown@plt+0xf3f8>
  411038:	adrp	x22, 42b000 <stdin@@GLIBC_2.17+0x39c0>
  41103c:	mov	w20, #0x0                   	// #0
  411040:	add	x24, x22, #0x420
  411044:	ldr	w0, [x22, #1056]
  411048:	tbz	w0, #31, 410f18 <fchown@plt+0xf168>
  41104c:	mov	w0, #0xffffffff            	// #-1
  411050:	str	w0, [x22, #1056]
  411054:	str	w0, [x24, #4]
  411058:	b	410f60 <fchown@plt+0xf1b0>
  41105c:	b.ne	411134 <fchown@plt+0xf384>  // b.any
  411060:	mov	w0, #0x1                   	// #1
  411064:	str	w0, [x22, #1056]
  411068:	mov	w0, w21
  41106c:	ldp	x19, x20, [sp, #16]
  411070:	ldp	x21, x22, [sp, #32]
  411074:	ldp	x23, x24, [sp, #48]
  411078:	ldp	x29, x30, [sp], #256
  41107c:	ret
  411080:	cbz	x19, 410f60 <fchown@plt+0xf1b0>
  411084:	ldp	x1, x4, [x19, #8]
  411088:	ldr	x0, [x19, #24]
  41108c:	b	411098 <fchown@plt+0xf2e8>
  411090:	ldr	x4, [sp, #80]
  411094:	add	x19, sp, #0x40
  411098:	mov	x3, #0xf7cf                	// #63439
  41109c:	str	x4, [sp, #112]
  4110a0:	movk	x3, #0xe353, lsl #16
  4110a4:	add	x2, sp, #0x60
  4110a8:	movk	x3, #0x9ba5, lsl #32
  4110ac:	movk	x3, #0x20c4, lsl #48
  4110b0:	ldr	x5, [x19]
  4110b4:	smulh	x4, x1, x3
  4110b8:	smulh	x3, x0, x3
  4110bc:	str	x5, [sp, #96]
  4110c0:	asr	x4, x4, #7
  4110c4:	asr	x3, x3, #7
  4110c8:	sub	x4, x4, x1, asr #63
  4110cc:	sub	x3, x3, x0, asr #63
  4110d0:	str	x4, [sp, #104]
  4110d4:	str	x3, [sp, #120]
  4110d8:	b	410f64 <fchown@plt+0xf1b4>
  4110dc:	cmp	x0, x1
  4110e0:	mov	w21, #0x0                   	// #0
  4110e4:	b.eq	411068 <fchown@plt+0xf2b8>  // b.none
  4110e8:	ldur	q0, [sp, #200]
  4110ec:	str	q0, [x19]
  4110f0:	mov	x1, #0x3fffffff            	// #1073741823
  4110f4:	cmp	x0, x1
  4110f8:	b.eq	411180 <fchown@plt+0xf3d0>  // b.none
  4110fc:	ldp	x1, x4, [x19, #8]
  411100:	b	411098 <fchown@plt+0xf2e8>
  411104:	add	x19, sp, #0x40
  411108:	b	410f18 <fchown@plt+0xf168>
  41110c:	ldur	q0, [sp, #200]
  411110:	add	x19, sp, #0x40
  411114:	mov	w20, #0x3                   	// #3
  411118:	str	q0, [sp, #64]
  41111c:	b	410f18 <fchown@plt+0xf168>
  411120:	ldur	q0, [sp, #216]
  411124:	add	x19, sp, #0x40
  411128:	mov	w20, #0x3                   	// #3
  41112c:	str	q0, [sp, #80]
  411130:	b	410f18 <fchown@plt+0xf168>
  411134:	bl	401d60 <__errno_location@plt>
  411138:	ldr	w0, [x0]
  41113c:	cmp	w0, #0x26
  411140:	b.ne	411060 <fchown@plt+0xf2b0>  // b.any
  411144:	b	410f44 <fchown@plt+0xf194>
  411148:	add	x2, sp, #0x80
  41114c:	mov	x1, x23
  411150:	mov	w0, #0x0                   	// #0
  411154:	bl	401d90 <__xstat@plt>
  411158:	cbz	w0, 410f5c <fchown@plt+0xf1ac>
  41115c:	nop
  411160:	mov	w21, #0xffffffff            	// #-1
  411164:	b	411068 <fchown@plt+0xf2b8>
  411168:	cmp	x0, x1
  41116c:	b.eq	410f60 <fchown@plt+0xf1b0>  // b.none
  411170:	mov	x0, x19
  411174:	bl	411d30 <fchown@plt+0xff80>
  411178:	ldr	x0, [x19, #24]
  41117c:	b	410fd4 <fchown@plt+0xf224>
  411180:	add	x0, x19, #0x10
  411184:	bl	411d30 <fchown@plt+0xff80>
  411188:	ldp	x1, x4, [x19, #8]
  41118c:	ldr	x0, [x19, #24]
  411190:	b	411098 <fchown@plt+0xf2e8>
  411194:	bl	401d60 <__errno_location@plt>
  411198:	mov	w21, #0xffffffff            	// #-1
  41119c:	mov	w1, #0x16                  	// #22
  4111a0:	str	w1, [x0]
  4111a4:	b	411068 <fchown@plt+0xf2b8>
  4111a8:	bl	401d60 <__errno_location@plt>
  4111ac:	mov	w21, #0xffffffff            	// #-1
  4111b0:	mov	w1, #0x9                   	// #9
  4111b4:	str	w1, [x0]
  4111b8:	b	411068 <fchown@plt+0xf2b8>
  4111bc:	nop
  4111c0:	stp	x29, x30, [sp, #-224]!
  4111c4:	mov	x29, sp
  4111c8:	stp	x19, x20, [sp, #16]
  4111cc:	mov	x19, x1
  4111d0:	stp	x21, x22, [sp, #32]
  4111d4:	stp	x23, x24, [sp, #48]
  4111d8:	mov	x23, x0
  4111dc:	cbz	x1, 4113a4 <fchown@plt+0xf5f4>
  4111e0:	ldp	x0, x1, [x1]
  4111e4:	stp	x0, x1, [sp, #64]
  4111e8:	mov	x2, #0xffffffffffff0002    	// #-65534
  4111ec:	ldr	x0, [sp, #72]
  4111f0:	movk	x2, #0xc000, lsl #16
  4111f4:	ldp	x6, x7, [x19, #16]
  4111f8:	add	x4, x0, x2
  4111fc:	stp	x6, x7, [sp, #80]
  411200:	cmp	x4, #0x1
  411204:	mov	x1, #0xc9ff                	// #51711
  411208:	movk	x1, #0x3b9a, lsl #16
  41120c:	ccmp	x0, x1, #0x0, hi  // hi = pmore
  411210:	b.hi	4114ec <fchown@plt+0xf73c>  // b.pmore
  411214:	ldr	x3, [sp, #88]
  411218:	add	x2, x3, x2
  41121c:	cmp	x2, #0x1
  411220:	cset	w20, hi  // hi = pmore
  411224:	cmp	x3, x1
  411228:	cset	w1, hi  // hi = pmore
  41122c:	ands	w20, w20, w1
  411230:	b.ne	4114ec <fchown@plt+0xf73c>  // b.any
  411234:	cmp	x4, #0x1
  411238:	mov	w1, #0x0                   	// #0
  41123c:	mov	w4, #0x0                   	// #0
  411240:	b.ls	411378 <fchown@plt+0xf5c8>  // b.plast
  411244:	adrp	x22, 42b000 <stdin@@GLIBC_2.17+0x39c0>
  411248:	cmp	x2, #0x1
  41124c:	add	x24, x22, #0x420
  411250:	b.ls	4112ec <fchown@plt+0xf53c>  // b.plast
  411254:	ldr	w0, [x24, #4]
  411258:	add	w20, w20, w4
  41125c:	tbnz	w0, #31, 411440 <fchown@plt+0xf690>
  411260:	cmp	w20, #0x2
  411264:	b.ne	411438 <fchown@plt+0xf688>  // b.any
  411268:	add	x2, sp, #0x60
  41126c:	mov	x1, x23
  411270:	mov	w0, #0x0                   	// #0
  411274:	bl	401cd0 <__lxstat@plt>
  411278:	cbnz	w0, 4114d0 <fchown@plt+0xf720>
  41127c:	ldr	x1, [sp, #72]
  411280:	mov	x0, #0x3ffffffe            	// #1073741822
  411284:	cmp	x1, x0
  411288:	b.eq	411480 <fchown@plt+0xf6d0>  // b.none
  41128c:	ldr	x1, [sp, #88]
  411290:	add	x19, sp, #0x40
  411294:	mov	w20, #0x3                   	// #3
  411298:	cmp	x1, x0
  41129c:	b.eq	411494 <fchown@plt+0xf6e4>  // b.none
  4112a0:	mov	x2, x19
  4112a4:	mov	x1, x23
  4112a8:	mov	w3, #0x100                 	// #256
  4112ac:	mov	w0, #0xffffff9c            	// #-100
  4112b0:	bl	401c70 <utimensat@plt>
  4112b4:	mov	w21, w0
  4112b8:	cmp	w0, #0x0
  4112bc:	b.le	411410 <fchown@plt+0xf660>
  4112c0:	bl	401d60 <__errno_location@plt>
  4112c4:	mov	w1, #0x26                  	// #38
  4112c8:	str	w1, [x0]
  4112cc:	mov	w0, #0xffffffff            	// #-1
  4112d0:	str	w0, [x24, #4]
  4112d4:	cbz	w20, 4113c0 <fchown@plt+0xf610>
  4112d8:	cmp	w20, #0x3
  4112dc:	b.ne	4114bc <fchown@plt+0xf70c>  // b.any
  4112e0:	cbnz	x19, 41132c <fchown@plt+0xf57c>
  4112e4:	mov	x19, #0x0                   	// #0
  4112e8:	b	4113d4 <fchown@plt+0xf624>
  4112ec:	mov	x0, #0x3ffffffe            	// #1073741822
  4112f0:	cmp	x3, x0
  4112f4:	ldr	w0, [x24, #4]
  4112f8:	eor	w1, w1, #0x1
  4112fc:	str	xzr, [sp, #80]
  411300:	csel	w20, w1, w20, eq  // eq = none
  411304:	add	w20, w20, #0x1
  411308:	tbz	w0, #31, 411260 <fchown@plt+0xf4b0>
  41130c:	mov	w0, #0xffffffff            	// #-1
  411310:	str	w0, [x24, #4]
  411314:	add	x2, sp, #0x60
  411318:	mov	x1, x23
  41131c:	mov	w0, #0x0                   	// #0
  411320:	bl	401cd0 <__lxstat@plt>
  411324:	cbnz	w0, 4114d0 <fchown@plt+0xf720>
  411328:	add	x19, sp, #0x40
  41132c:	ldr	x0, [x19, #8]
  411330:	mov	x2, #0x3ffffffe            	// #1073741822
  411334:	ldr	x1, [x19, #24]
  411338:	cmp	x0, x2
  41133c:	b.eq	411454 <fchown@plt+0xf6a4>  // b.none
  411340:	mov	x2, #0x3fffffff            	// #1073741823
  411344:	cmp	x0, x2
  411348:	b.ne	411360 <fchown@plt+0xf5b0>  // b.any
  41134c:	cmp	x1, x0
  411350:	b.eq	4112e4 <fchown@plt+0xf534>  // b.none
  411354:	mov	x0, x19
  411358:	bl	411d30 <fchown@plt+0xff80>
  41135c:	ldr	x1, [x19, #24]
  411360:	mov	x0, #0x3ffffffe            	// #1073741822
  411364:	cmp	x1, x0
  411368:	b.ne	411468 <fchown@plt+0xf6b8>  // b.any
  41136c:	ldur	q0, [sp, #184]
  411370:	str	q0, [x19, #16]
  411374:	b	4113d4 <fchown@plt+0xf624>
  411378:	mov	x1, #0x3ffffffe            	// #1073741822
  41137c:	cmp	x0, x1
  411380:	str	xzr, [sp, #64]
  411384:	cset	w20, eq  // eq = none
  411388:	adrp	x22, 42b000 <stdin@@GLIBC_2.17+0x39c0>
  41138c:	mov	w1, w20
  411390:	add	x24, x22, #0x420
  411394:	cmp	x2, #0x1
  411398:	mov	w4, #0x1                   	// #1
  41139c:	b.hi	411254 <fchown@plt+0xf4a4>  // b.pmore
  4113a0:	b	4112ec <fchown@plt+0xf53c>
  4113a4:	adrp	x22, 42b000 <stdin@@GLIBC_2.17+0x39c0>
  4113a8:	add	x24, x22, #0x420
  4113ac:	mov	w20, #0x0                   	// #0
  4113b0:	ldr	w0, [x24, #4]
  4113b4:	tbz	w0, #31, 4112a0 <fchown@plt+0xf4f0>
  4113b8:	mov	w0, #0xffffffff            	// #-1
  4113bc:	str	w0, [x24, #4]
  4113c0:	add	x2, sp, #0x60
  4113c4:	mov	x1, x23
  4113c8:	mov	w0, #0x0                   	// #0
  4113cc:	bl	401cd0 <__lxstat@plt>
  4113d0:	cbnz	w0, 4114d0 <fchown@plt+0xf720>
  4113d4:	ldr	w2, [sp, #112]
  4113d8:	and	w2, w2, #0xf000
  4113dc:	cmp	w2, #0xa, lsl #12
  4113e0:	b.eq	4114d8 <fchown@plt+0xf728>  // b.none
  4113e4:	mov	x2, x19
  4113e8:	mov	x1, x23
  4113ec:	mov	w0, #0xffffffff            	// #-1
  4113f0:	bl	410950 <fchown@plt+0xeba0>
  4113f4:	mov	w21, w0
  4113f8:	mov	w0, w21
  4113fc:	ldp	x19, x20, [sp, #16]
  411400:	ldp	x21, x22, [sp, #32]
  411404:	ldp	x23, x24, [sp, #48]
  411408:	ldp	x29, x30, [sp], #224
  41140c:	ret
  411410:	b.ne	4114a8 <fchown@plt+0xf6f8>  // b.any
  411414:	mov	w0, #0x1                   	// #1
  411418:	str	w0, [x22, #1056]
  41141c:	str	w0, [x24, #4]
  411420:	mov	w0, w21
  411424:	ldp	x19, x20, [sp, #16]
  411428:	ldp	x21, x22, [sp, #32]
  41142c:	ldp	x23, x24, [sp, #48]
  411430:	ldp	x29, x30, [sp], #224
  411434:	ret
  411438:	add	x19, sp, #0x40
  41143c:	b	4112a0 <fchown@plt+0xf4f0>
  411440:	mov	w0, #0xffffffff            	// #-1
  411444:	str	w0, [x24, #4]
  411448:	add	x19, sp, #0x40
  41144c:	cbz	w20, 4113c0 <fchown@plt+0xf610>
  411450:	b	411314 <fchown@plt+0xf564>
  411454:	cmp	x1, x0
  411458:	mov	w21, #0x0                   	// #0
  41145c:	b.eq	4113f8 <fchown@plt+0xf648>  // b.none
  411460:	ldur	q0, [sp, #168]
  411464:	str	q0, [x19]
  411468:	mov	x0, #0x3fffffff            	// #1073741823
  41146c:	cmp	x1, x0
  411470:	b.ne	4113d4 <fchown@plt+0xf624>  // b.any
  411474:	add	x0, x19, #0x10
  411478:	bl	411d30 <fchown@plt+0xff80>
  41147c:	b	4113d4 <fchown@plt+0xf624>
  411480:	ldur	q0, [sp, #168]
  411484:	add	x19, sp, #0x40
  411488:	mov	w20, #0x3                   	// #3
  41148c:	str	q0, [sp, #64]
  411490:	b	4112a0 <fchown@plt+0xf4f0>
  411494:	ldur	q0, [sp, #184]
  411498:	add	x19, sp, #0x40
  41149c:	mov	w20, #0x3                   	// #3
  4114a0:	str	q0, [sp, #80]
  4114a4:	b	4112a0 <fchown@plt+0xf4f0>
  4114a8:	bl	401d60 <__errno_location@plt>
  4114ac:	ldr	w0, [x0]
  4114b0:	cmp	w0, #0x26
  4114b4:	b.ne	411414 <fchown@plt+0xf664>  // b.any
  4114b8:	b	4112cc <fchown@plt+0xf51c>
  4114bc:	add	x2, sp, #0x60
  4114c0:	mov	x1, x23
  4114c4:	mov	w0, #0x0                   	// #0
  4114c8:	bl	401cd0 <__lxstat@plt>
  4114cc:	cbz	w0, 4112e0 <fchown@plt+0xf530>
  4114d0:	mov	w21, #0xffffffff            	// #-1
  4114d4:	b	4113f8 <fchown@plt+0xf648>
  4114d8:	bl	401d60 <__errno_location@plt>
  4114dc:	mov	w21, #0xffffffff            	// #-1
  4114e0:	mov	w1, #0x26                  	// #38
  4114e4:	str	w1, [x0]
  4114e8:	b	4113f8 <fchown@plt+0xf648>
  4114ec:	bl	401d60 <__errno_location@plt>
  4114f0:	mov	w21, #0xffffffff            	// #-1
  4114f4:	mov	w1, #0x16                  	// #22
  4114f8:	str	w1, [x0]
  4114fc:	b	4113f8 <fchown@plt+0xf648>
  411500:	stp	x29, x30, [sp, #-32]!
  411504:	umulh	x2, x0, x1
  411508:	mov	x29, sp
  41150c:	str	x19, [sp, #16]
  411510:	mul	x19, x0, x1
  411514:	cmp	x2, #0x0
  411518:	cset	x0, ne  // ne = any
  41151c:	tbnz	x19, #63, 411544 <fchown@plt+0xf794>
  411520:	cbnz	x0, 411544 <fchown@plt+0xf794>
  411524:	mov	x0, x19
  411528:	bl	401a50 <malloc@plt>
  41152c:	cmp	x0, #0x0
  411530:	ccmp	x19, #0x0, #0x4, eq  // eq = none
  411534:	b.ne	411544 <fchown@plt+0xf794>  // b.any
  411538:	ldr	x19, [sp, #16]
  41153c:	ldp	x29, x30, [sp], #32
  411540:	ret
  411544:	bl	40f660 <fchown@plt+0xd8b0>
  411548:	stp	x29, x30, [sp, #-32]!
  41154c:	umulh	x4, x1, x2
  411550:	mov	x29, sp
  411554:	str	x19, [sp, #16]
  411558:	mul	x19, x1, x2
  41155c:	cmp	x4, #0x0
  411560:	cset	x1, ne  // ne = any
  411564:	tbnz	x19, #63, 4115ac <fchown@plt+0xf7fc>
  411568:	cbnz	x1, 4115ac <fchown@plt+0xf7fc>
  41156c:	cmp	x19, #0x0
  411570:	ccmp	x0, #0x0, #0x4, eq  // eq = none
  411574:	b.ne	411598 <fchown@plt+0xf7e8>  // b.any
  411578:	mov	x1, x19
  41157c:	bl	401b10 <realloc@plt>
  411580:	cmp	x0, #0x0
  411584:	ccmp	x19, #0x0, #0x4, eq  // eq = none
  411588:	b.ne	4115ac <fchown@plt+0xf7fc>  // b.any
  41158c:	ldr	x19, [sp, #16]
  411590:	ldp	x29, x30, [sp], #32
  411594:	ret
  411598:	bl	401c40 <free@plt>
  41159c:	mov	x0, #0x0                   	// #0
  4115a0:	ldr	x19, [sp, #16]
  4115a4:	ldp	x29, x30, [sp], #32
  4115a8:	ret
  4115ac:	bl	40f660 <fchown@plt+0xd8b0>
  4115b0:	stp	x29, x30, [sp, #-32]!
  4115b4:	mov	x4, x0
  4115b8:	mov	x29, sp
  4115bc:	ldr	x3, [x1]
  4115c0:	str	x19, [sp, #16]
  4115c4:	cbz	x0, 411614 <fchown@plt+0xf864>
  4115c8:	mov	x5, #0x5555555555555555    	// #6148914691236517205
  4115cc:	movk	x5, #0x5554
  4115d0:	udiv	x5, x5, x2
  4115d4:	cmp	x5, x3
  4115d8:	b.ls	411660 <fchown@plt+0xf8b0>  // b.plast
  4115dc:	add	x19, x3, #0x1
  4115e0:	add	x19, x19, x3, lsr #1
  4115e4:	str	x19, [x1]
  4115e8:	mul	x19, x2, x19
  4115ec:	cbz	x19, 41164c <fchown@plt+0xf89c>
  4115f0:	mov	x0, x4
  4115f4:	mov	x1, x19
  4115f8:	bl	401b10 <realloc@plt>
  4115fc:	cmp	x0, #0x0
  411600:	ccmp	x19, #0x0, #0x4, eq  // eq = none
  411604:	b.ne	411660 <fchown@plt+0xf8b0>  // b.any
  411608:	ldr	x19, [sp, #16]
  41160c:	ldp	x29, x30, [sp], #32
  411610:	ret
  411614:	cbz	x3, 411638 <fchown@plt+0xf888>
  411618:	umulh	x0, x3, x2
  41161c:	mul	x19, x3, x2
  411620:	cmp	x0, #0x0
  411624:	cset	x0, ne  // ne = any
  411628:	tbnz	x19, #63, 411660 <fchown@plt+0xf8b0>
  41162c:	cbnz	x0, 411660 <fchown@plt+0xf8b0>
  411630:	str	x3, [x1]
  411634:	b	4115f0 <fchown@plt+0xf840>
  411638:	mov	x3, #0x80                  	// #128
  41163c:	cmp	x2, x3
  411640:	udiv	x3, x3, x2
  411644:	cinc	x3, x3, hi  // hi = pmore
  411648:	b	411618 <fchown@plt+0xf868>
  41164c:	bl	401c40 <free@plt>
  411650:	mov	x0, #0x0                   	// #0
  411654:	ldr	x19, [sp, #16]
  411658:	ldp	x29, x30, [sp], #32
  41165c:	ret
  411660:	bl	40f660 <fchown@plt+0xd8b0>
  411664:	nop
  411668:	stp	x29, x30, [sp, #-32]!
  41166c:	mov	x29, sp
  411670:	str	x19, [sp, #16]
  411674:	mov	x19, x0
  411678:	bl	401a50 <malloc@plt>
  41167c:	cmp	x0, #0x0
  411680:	ccmp	x19, #0x0, #0x4, eq  // eq = none
  411684:	b.ne	411694 <fchown@plt+0xf8e4>  // b.any
  411688:	ldr	x19, [sp, #16]
  41168c:	ldp	x29, x30, [sp], #32
  411690:	ret
  411694:	bl	40f660 <fchown@plt+0xd8b0>
  411698:	stp	x29, x30, [sp, #-32]!
  41169c:	mov	x29, sp
  4116a0:	str	x19, [sp, #16]
  4116a4:	mov	x19, x0
  4116a8:	bl	401a50 <malloc@plt>
  4116ac:	cmp	x0, #0x0
  4116b0:	ccmp	x19, #0x0, #0x4, eq  // eq = none
  4116b4:	b.ne	4116c4 <fchown@plt+0xf914>  // b.any
  4116b8:	ldr	x19, [sp, #16]
  4116bc:	ldp	x29, x30, [sp], #32
  4116c0:	ret
  4116c4:	bl	40f660 <fchown@plt+0xd8b0>
  4116c8:	stp	x29, x30, [sp, #-32]!
  4116cc:	cmp	x1, #0x0
  4116d0:	ccmp	x0, #0x0, #0x4, eq  // eq = none
  4116d4:	mov	x29, sp
  4116d8:	b.ne	411700 <fchown@plt+0xf950>  // b.any
  4116dc:	str	x19, [sp, #16]
  4116e0:	mov	x19, x1
  4116e4:	bl	401b10 <realloc@plt>
  4116e8:	cmp	x0, #0x0
  4116ec:	ccmp	x19, #0x0, #0x4, eq  // eq = none
  4116f0:	b.ne	411710 <fchown@plt+0xf960>  // b.any
  4116f4:	ldr	x19, [sp, #16]
  4116f8:	ldp	x29, x30, [sp], #32
  4116fc:	ret
  411700:	bl	401c40 <free@plt>
  411704:	mov	x0, #0x0                   	// #0
  411708:	ldp	x29, x30, [sp], #32
  41170c:	ret
  411710:	bl	40f660 <fchown@plt+0xd8b0>
  411714:	nop
  411718:	stp	x29, x30, [sp, #-16]!
  41171c:	mov	x2, x1
  411720:	mov	x29, sp
  411724:	ldr	x1, [x1]
  411728:	cbz	x0, 411758 <fchown@plt+0xf9a8>
  41172c:	mov	x3, #0x5555555555555555    	// #6148914691236517205
  411730:	movk	x3, #0x5553
  411734:	cmp	x1, x3
  411738:	b.hi	41176c <fchown@plt+0xf9bc>  // b.pmore
  41173c:	add	x3, x1, #0x1
  411740:	add	x1, x3, x1, lsr #1
  411744:	str	x1, [x2]
  411748:	bl	401b10 <realloc@plt>
  41174c:	cbz	x0, 41176c <fchown@plt+0xf9bc>
  411750:	ldp	x29, x30, [sp], #16
  411754:	ret
  411758:	cmp	x1, #0x0
  41175c:	cbnz	x1, 411768 <fchown@plt+0xf9b8>
  411760:	mov	x1, #0x80                  	// #128
  411764:	b	411744 <fchown@plt+0xf994>
  411768:	b.ge	411744 <fchown@plt+0xf994>  // b.tcont
  41176c:	bl	40f660 <fchown@plt+0xd8b0>
  411770:	stp	x29, x30, [sp, #-32]!
  411774:	mov	x1, #0x1                   	// #1
  411778:	mov	x29, sp
  41177c:	str	x19, [sp, #16]
  411780:	mov	x19, x0
  411784:	bl	401af0 <calloc@plt>
  411788:	cmp	x0, #0x0
  41178c:	ccmp	x19, #0x0, #0x4, eq  // eq = none
  411790:	b.ne	4117a0 <fchown@plt+0xf9f0>  // b.any
  411794:	ldr	x19, [sp, #16]
  411798:	ldp	x29, x30, [sp], #32
  41179c:	ret
  4117a0:	bl	40f660 <fchown@plt+0xd8b0>
  4117a4:	nop
  4117a8:	umulh	x4, x0, x1
  4117ac:	stp	x29, x30, [sp, #-16]!
  4117b0:	mul	x2, x0, x1
  4117b4:	cmp	x4, #0x0
  4117b8:	mov	x29, sp
  4117bc:	cset	x3, ne  // ne = any
  4117c0:	tbnz	x2, #63, 4117d8 <fchown@plt+0xfa28>
  4117c4:	cbnz	x3, 4117d8 <fchown@plt+0xfa28>
  4117c8:	bl	401af0 <calloc@plt>
  4117cc:	cbz	x0, 4117d8 <fchown@plt+0xfa28>
  4117d0:	ldp	x29, x30, [sp], #16
  4117d4:	ret
  4117d8:	bl	40f660 <fchown@plt+0xd8b0>
  4117dc:	nop
  4117e0:	stp	x29, x30, [sp, #-32]!
  4117e4:	mov	x29, sp
  4117e8:	stp	x19, x20, [sp, #16]
  4117ec:	mov	x19, x1
  4117f0:	mov	x20, x0
  4117f4:	mov	x0, x1
  4117f8:	bl	401a50 <malloc@plt>
  4117fc:	cmp	x0, #0x0
  411800:	ccmp	x19, #0x0, #0x4, eq  // eq = none
  411804:	b.ne	41181c <fchown@plt+0xfa6c>  // b.any
  411808:	mov	x2, x19
  41180c:	mov	x1, x20
  411810:	ldp	x19, x20, [sp, #16]
  411814:	ldp	x29, x30, [sp], #32
  411818:	b	4018d0 <memcpy@plt>
  41181c:	bl	40f660 <fchown@plt+0xd8b0>
  411820:	stp	x29, x30, [sp, #-32]!
  411824:	mov	x29, sp
  411828:	stp	x19, x20, [sp, #16]
  41182c:	mov	x20, x0
  411830:	bl	401900 <strlen@plt>
  411834:	add	x19, x0, #0x1
  411838:	mov	x0, x19
  41183c:	bl	401a50 <malloc@plt>
  411840:	cbz	x0, 411858 <fchown@plt+0xfaa8>
  411844:	mov	x2, x19
  411848:	mov	x1, x20
  41184c:	ldp	x19, x20, [sp, #16]
  411850:	ldp	x29, x30, [sp], #32
  411854:	b	4018d0 <memcpy@plt>
  411858:	bl	40f660 <fchown@plt+0xd8b0>
  41185c:	nop
  411860:	stp	x29, x30, [sp, #-32]!
  411864:	mov	x29, sp
  411868:	stp	x19, x20, [sp, #16]
  41186c:	adrp	x19, 427000 <fchown@plt+0x25250>
  411870:	ldr	x0, [x19, #1600]
  411874:	bl	401b20 <getc@plt>
  411878:	and	w1, w0, #0xffffffdf
  41187c:	cmp	w1, #0x59
  411880:	cset	w20, eq  // eq = none
  411884:	cmp	w0, #0xa
  411888:	ccmn	w0, #0x1, #0x4, ne  // ne = any
  41188c:	b.eq	4118ac <fchown@plt+0xfafc>  // b.none
  411890:	add	x19, x19, #0x640
  411894:	nop
  411898:	ldr	x0, [x19]
  41189c:	bl	401b20 <getc@plt>
  4118a0:	cmp	w0, #0xa
  4118a4:	ccmn	w0, #0x1, #0x4, ne  // ne = any
  4118a8:	b.ne	411898 <fchown@plt+0xfae8>  // b.any
  4118ac:	mov	w0, w20
  4118b0:	ldp	x19, x20, [sp, #16]
  4118b4:	ldp	x29, x30, [sp], #32
  4118b8:	ret
  4118bc:	nop
  4118c0:	stp	x29, x30, [sp, #-32]!
  4118c4:	mov	x29, sp
  4118c8:	stp	x19, x20, [sp, #16]
  4118cc:	mov	x19, x0
  4118d0:	bl	4019f0 <fileno@plt>
  4118d4:	tbnz	w0, #31, 411930 <fchown@plt+0xfb80>
  4118d8:	mov	x0, x19
  4118dc:	bl	401d20 <__freading@plt>
  4118e0:	cbnz	w0, 411914 <fchown@plt+0xfb64>
  4118e4:	mov	x0, x19
  4118e8:	bl	411ba8 <fchown@plt+0xfdf8>
  4118ec:	cbz	w0, 411930 <fchown@plt+0xfb80>
  4118f0:	bl	401d60 <__errno_location@plt>
  4118f4:	mov	x20, x0
  4118f8:	mov	x0, x19
  4118fc:	ldr	w19, [x20]
  411900:	bl	401a30 <fclose@plt>
  411904:	cbnz	w19, 411940 <fchown@plt+0xfb90>
  411908:	ldp	x19, x20, [sp, #16]
  41190c:	ldp	x29, x30, [sp], #32
  411910:	ret
  411914:	mov	x0, x19
  411918:	bl	4019f0 <fileno@plt>
  41191c:	mov	w2, #0x1                   	// #1
  411920:	mov	x1, #0x0                   	// #0
  411924:	bl	4019c0 <lseek@plt>
  411928:	cmn	x0, #0x1
  41192c:	b.ne	4118e4 <fchown@plt+0xfb34>  // b.any
  411930:	mov	x0, x19
  411934:	ldp	x19, x20, [sp, #16]
  411938:	ldp	x29, x30, [sp], #32
  41193c:	b	401a30 <fclose@plt>
  411940:	mov	w0, #0xffffffff            	// #-1
  411944:	str	w19, [x20]
  411948:	b	411908 <fchown@plt+0xfb58>
  41194c:	nop
  411950:	stp	x29, x30, [sp, #-112]!
  411954:	mov	w6, #0xffffffe0            	// #-32
  411958:	mov	x29, sp
  41195c:	add	x7, sp, #0x50
  411960:	stp	x19, x20, [sp, #16]
  411964:	str	x7, [sp, #64]
  411968:	stp	w6, wzr, [sp, #72]
  41196c:	stp	x2, x3, [sp, #80]
  411970:	add	x2, sp, #0x70
  411974:	stp	x2, x2, [sp, #48]
  411978:	stp	x4, x5, [sp, #96]
  41197c:	cbz	w1, 411a3c <fchown@plt+0xfc8c>
  411980:	mov	w20, w0
  411984:	mov	w3, w1
  411988:	cmp	w1, #0x406
  41198c:	b.eq	411a58 <fchown@plt+0xfca8>  // b.none
  411990:	cmp	w1, #0xb
  411994:	b.gt	4119e0 <fchown@plt+0xfc30>
  411998:	cmp	w1, #0x0
  41199c:	b.le	411a0c <fchown@plt+0xfc5c>
  4119a0:	mov	x1, #0x1                   	// #1
  4119a4:	mov	x2, #0x514                 	// #1300
  4119a8:	lsl	x1, x1, x3
  4119ac:	tst	x1, x2
  4119b0:	b.ne	411ad4 <fchown@plt+0xfd24>  // b.any
  4119b4:	mov	x2, #0xa0a                 	// #2570
  4119b8:	tst	x1, x2
  4119bc:	b.eq	411a0c <fchown@plt+0xfc5c>  // b.none
  4119c0:	mov	w1, w3
  4119c4:	mov	w0, w20
  4119c8:	bl	401c90 <fcntl@plt>
  4119cc:	mov	w19, w0
  4119d0:	mov	w0, w19
  4119d4:	ldp	x19, x20, [sp, #16]
  4119d8:	ldp	x29, x30, [sp], #112
  4119dc:	ret
  4119e0:	sub	w0, w1, #0x400
  4119e4:	cmp	w0, #0xa
  4119e8:	b.hi	411a0c <fchown@plt+0xfc5c>  // b.pmore
  4119ec:	mov	x1, #0x1                   	// #1
  4119f0:	mov	x2, #0x2c5                 	// #709
  4119f4:	lsl	x1, x1, x0
  4119f8:	tst	x1, x2
  4119fc:	b.ne	411ad4 <fchown@plt+0xfd24>  // b.any
  411a00:	mov	x2, #0x502                 	// #1282
  411a04:	tst	x1, x2
  411a08:	b.ne	4119c0 <fchown@plt+0xfc10>  // b.any
  411a0c:	ldr	w0, [sp, #72]
  411a10:	ldr	x1, [sp, #48]
  411a14:	tbnz	w0, #31, 411b80 <fchown@plt+0xfdd0>
  411a18:	ldr	x2, [x1]
  411a1c:	mov	w0, w20
  411a20:	mov	w1, w3
  411a24:	bl	401c90 <fcntl@plt>
  411a28:	mov	w19, w0
  411a2c:	mov	w0, w19
  411a30:	ldp	x19, x20, [sp, #16]
  411a34:	ldp	x29, x30, [sp], #112
  411a38:	ret
  411a3c:	ldr	w2, [sp, #80]
  411a40:	bl	401c90 <fcntl@plt>
  411a44:	mov	w19, w0
  411a48:	mov	w0, w19
  411a4c:	ldp	x19, x20, [sp, #16]
  411a50:	ldp	x29, x30, [sp], #112
  411a54:	ret
  411a58:	stp	x21, x22, [sp, #32]
  411a5c:	adrp	x21, 42b000 <stdin@@GLIBC_2.17+0x39c0>
  411a60:	mov	w2, #0xffffffe8            	// #-24
  411a64:	str	w2, [sp, #72]
  411a68:	ldr	w2, [x21, #1064]
  411a6c:	ldr	w22, [sp, #80]
  411a70:	tbnz	w2, #31, 411aa0 <fchown@plt+0xfcf0>
  411a74:	mov	w2, w22
  411a78:	bl	401c90 <fcntl@plt>
  411a7c:	mov	w19, w0
  411a80:	tbnz	w0, #31, 411b04 <fchown@plt+0xfd54>
  411a84:	mov	w0, #0x1                   	// #1
  411a88:	str	w0, [x21, #1064]
  411a8c:	mov	w0, w19
  411a90:	ldp	x19, x20, [sp, #16]
  411a94:	ldp	x21, x22, [sp, #32]
  411a98:	ldp	x29, x30, [sp], #112
  411a9c:	ret
  411aa0:	mov	w2, w22
  411aa4:	mov	w1, #0x0                   	// #0
  411aa8:	bl	401c90 <fcntl@plt>
  411aac:	mov	w19, w0
  411ab0:	tbnz	w0, #31, 411ac0 <fchown@plt+0xfd10>
  411ab4:	ldr	w0, [x21, #1064]
  411ab8:	cmn	w0, #0x1
  411abc:	b.eq	411b34 <fchown@plt+0xfd84>  // b.none
  411ac0:	mov	w0, w19
  411ac4:	ldp	x19, x20, [sp, #16]
  411ac8:	ldp	x21, x22, [sp, #32]
  411acc:	ldp	x29, x30, [sp], #112
  411ad0:	ret
  411ad4:	ldr	w0, [sp, #72]
  411ad8:	ldr	x1, [sp, #48]
  411adc:	tbnz	w0, #31, 411b94 <fchown@plt+0xfde4>
  411ae0:	ldr	w2, [x1]
  411ae4:	mov	w0, w20
  411ae8:	mov	w1, w3
  411aec:	bl	401c90 <fcntl@plt>
  411af0:	mov	w19, w0
  411af4:	mov	w0, w19
  411af8:	ldp	x19, x20, [sp, #16]
  411afc:	ldp	x29, x30, [sp], #112
  411b00:	ret
  411b04:	bl	401d60 <__errno_location@plt>
  411b08:	ldr	w0, [x0]
  411b0c:	cmp	w0, #0x16
  411b10:	b.ne	411a84 <fchown@plt+0xfcd4>  // b.any
  411b14:	mov	w2, w22
  411b18:	mov	w0, w20
  411b1c:	mov	w1, #0x0                   	// #0
  411b20:	bl	401c90 <fcntl@plt>
  411b24:	mov	w19, w0
  411b28:	tbnz	w0, #31, 411ac0 <fchown@plt+0xfd10>
  411b2c:	mov	w0, #0xffffffff            	// #-1
  411b30:	str	w0, [x21, #1064]
  411b34:	mov	w0, w19
  411b38:	mov	w1, #0x1                   	// #1
  411b3c:	bl	401c90 <fcntl@plt>
  411b40:	tbnz	w0, #31, 411b5c <fchown@plt+0xfdac>
  411b44:	orr	w2, w0, #0x1
  411b48:	mov	w1, #0x2                   	// #2
  411b4c:	mov	w0, w19
  411b50:	bl	401c90 <fcntl@plt>
  411b54:	cmn	w0, #0x1
  411b58:	b.ne	411ac0 <fchown@plt+0xfd10>  // b.any
  411b5c:	bl	401d60 <__errno_location@plt>
  411b60:	mov	x20, x0
  411b64:	mov	w0, w19
  411b68:	mov	w19, #0xffffffff            	// #-1
  411b6c:	ldr	w21, [x20]
  411b70:	bl	401b40 <close@plt>
  411b74:	str	w21, [x20]
  411b78:	ldp	x21, x22, [sp, #32]
  411b7c:	b	4119d0 <fchown@plt+0xfc20>
  411b80:	cmn	w0, #0x7
  411b84:	b.ge	411a18 <fchown@plt+0xfc68>  // b.tcont
  411b88:	ldr	x1, [sp, #56]
  411b8c:	add	x1, x1, w0, sxtw
  411b90:	b	411a18 <fchown@plt+0xfc68>
  411b94:	cmn	w0, #0x7
  411b98:	b.ge	411ae0 <fchown@plt+0xfd30>  // b.tcont
  411b9c:	ldr	x1, [sp, #56]
  411ba0:	add	x1, x1, w0, sxtw
  411ba4:	b	411ae0 <fchown@plt+0xfd30>
  411ba8:	stp	x29, x30, [sp, #-32]!
  411bac:	mov	x29, sp
  411bb0:	str	x19, [sp, #16]
  411bb4:	mov	x19, x0
  411bb8:	cbz	x0, 411bcc <fchown@plt+0xfe1c>
  411bbc:	bl	401d20 <__freading@plt>
  411bc0:	cbz	w0, 411bcc <fchown@plt+0xfe1c>
  411bc4:	ldr	w0, [x19]
  411bc8:	tbnz	w0, #8, 411bdc <fchown@plt+0xfe2c>
  411bcc:	mov	x0, x19
  411bd0:	ldr	x19, [sp, #16]
  411bd4:	ldp	x29, x30, [sp], #32
  411bd8:	b	401ca0 <fflush@plt>
  411bdc:	mov	x0, x19
  411be0:	mov	w2, #0x1                   	// #1
  411be4:	mov	x1, #0x0                   	// #0
  411be8:	bl	411c00 <fchown@plt+0xfe50>
  411bec:	mov	x0, x19
  411bf0:	ldr	x19, [sp, #16]
  411bf4:	ldp	x29, x30, [sp], #32
  411bf8:	b	401ca0 <fflush@plt>
  411bfc:	nop
  411c00:	stp	x29, x30, [sp, #-48]!
  411c04:	mov	x29, sp
  411c08:	ldp	x3, x4, [x0, #8]
  411c0c:	str	x19, [sp, #16]
  411c10:	mov	x19, x0
  411c14:	cmp	x4, x3
  411c18:	b.eq	411c2c <fchown@plt+0xfe7c>  // b.none
  411c1c:	mov	x0, x19
  411c20:	ldr	x19, [sp, #16]
  411c24:	ldp	x29, x30, [sp], #48
  411c28:	b	401c30 <fseeko@plt>
  411c2c:	ldp	x3, x4, [x0, #32]
  411c30:	cmp	x4, x3
  411c34:	b.ne	411c1c <fchown@plt+0xfe6c>  // b.any
  411c38:	ldr	x3, [x0, #72]
  411c3c:	cbnz	x3, 411c1c <fchown@plt+0xfe6c>
  411c40:	str	x1, [sp, #32]
  411c44:	str	w2, [sp, #44]
  411c48:	bl	4019f0 <fileno@plt>
  411c4c:	ldr	w2, [sp, #44]
  411c50:	ldr	x1, [sp, #32]
  411c54:	bl	4019c0 <lseek@plt>
  411c58:	mov	x1, x0
  411c5c:	cmn	x0, #0x1
  411c60:	b.eq	411c78 <fchown@plt+0xfec8>  // b.none
  411c64:	ldr	w2, [x19]
  411c68:	mov	w0, #0x0                   	// #0
  411c6c:	str	x1, [x19, #144]
  411c70:	and	w1, w2, #0xffffffef
  411c74:	str	w1, [x19]
  411c78:	ldr	x19, [sp, #16]
  411c7c:	ldp	x29, x30, [sp], #48
  411c80:	ret
  411c84:	nop
  411c88:	stp	x29, x30, [sp, #-64]!
  411c8c:	mov	x29, sp
  411c90:	stp	x19, x20, [sp, #16]
  411c94:	bl	401970 <opendir@plt>
  411c98:	mov	x19, x0
  411c9c:	cbz	x0, 411cac <fchown@plt+0xfefc>
  411ca0:	bl	401cc0 <dirfd@plt>
  411ca4:	cmp	w0, #0x2
  411ca8:	b.ls	411cbc <fchown@plt+0xff0c>  // b.plast
  411cac:	mov	x0, x19
  411cb0:	ldp	x19, x20, [sp, #16]
  411cb4:	ldp	x29, x30, [sp], #64
  411cb8:	ret
  411cbc:	mov	w2, #0x3                   	// #3
  411cc0:	mov	w1, #0x406                 	// #1030
  411cc4:	stp	x21, x22, [sp, #32]
  411cc8:	str	x23, [sp, #48]
  411ccc:	bl	411950 <fchown@plt+0xfba0>
  411cd0:	mov	w21, w0
  411cd4:	bl	401d60 <__errno_location@plt>
  411cd8:	mov	x20, x0
  411cdc:	tbz	w21, #31, 411d10 <fchown@plt+0xff60>
  411ce0:	ldr	w23, [x0]
  411ce4:	mov	x22, #0x0                   	// #0
  411ce8:	mov	x0, x19
  411cec:	mov	x19, x22
  411cf0:	bl	401b30 <closedir@plt>
  411cf4:	ldp	x21, x22, [sp, #32]
  411cf8:	str	w23, [x20]
  411cfc:	mov	x0, x19
  411d00:	ldp	x19, x20, [sp, #16]
  411d04:	ldr	x23, [sp, #48]
  411d08:	ldp	x29, x30, [sp], #64
  411d0c:	ret
  411d10:	mov	w0, w21
  411d14:	bl	401b80 <fdopendir@plt>
  411d18:	ldr	w23, [x20]
  411d1c:	mov	x22, x0
  411d20:	cbnz	x0, 411ce8 <fchown@plt+0xff38>
  411d24:	mov	w0, w21
  411d28:	bl	401b40 <close@plt>
  411d2c:	b	411ce8 <fchown@plt+0xff38>
  411d30:	mov	x1, x0
  411d34:	mov	w0, #0x0                   	// #0
  411d38:	b	4019a0 <clock_gettime@plt>
  411d3c:	nop
  411d40:	stp	x29, x30, [sp, #-32]!
  411d44:	mov	w0, #0x0                   	// #0
  411d48:	mov	x29, sp
  411d4c:	add	x1, sp, #0x10
  411d50:	bl	4019a0 <clock_gettime@plt>
  411d54:	ldp	x0, x1, [sp, #16]
  411d58:	ldp	x29, x30, [sp], #32
  411d5c:	ret
  411d60:	mov	w2, #0x3                   	// #3
  411d64:	mov	w1, #0x0                   	// #0
  411d68:	b	411950 <fchown@plt+0xfba0>
  411d6c:	nop
  411d70:	stp	x29, x30, [sp, #-64]!
  411d74:	mov	x29, sp
  411d78:	stp	x19, x20, [sp, #16]
  411d7c:	adrp	x20, 426000 <fchown@plt+0x24250>
  411d80:	add	x20, x20, #0xdf0
  411d84:	stp	x21, x22, [sp, #32]
  411d88:	adrp	x21, 426000 <fchown@plt+0x24250>
  411d8c:	add	x21, x21, #0xde8
  411d90:	sub	x20, x20, x21
  411d94:	mov	w22, w0
  411d98:	stp	x23, x24, [sp, #48]
  411d9c:	mov	x23, x1
  411da0:	mov	x24, x2
  411da4:	bl	401898 <memcpy@plt-0x38>
  411da8:	cmp	xzr, x20, asr #3
  411dac:	b.eq	411dd8 <fchown@plt+0x10028>  // b.none
  411db0:	asr	x20, x20, #3
  411db4:	mov	x19, #0x0                   	// #0
  411db8:	ldr	x3, [x21, x19, lsl #3]
  411dbc:	mov	x2, x24
  411dc0:	add	x19, x19, #0x1
  411dc4:	mov	x1, x23
  411dc8:	mov	w0, w22
  411dcc:	blr	x3
  411dd0:	cmp	x20, x19
  411dd4:	b.ne	411db8 <fchown@plt+0x10008>  // b.any
  411dd8:	ldp	x19, x20, [sp, #16]
  411ddc:	ldp	x21, x22, [sp, #32]
  411de0:	ldp	x23, x24, [sp, #48]
  411de4:	ldp	x29, x30, [sp], #64
  411de8:	ret
  411dec:	nop
  411df0:	ret

Disassembly of section .fini:

0000000000411df4 <.fini>:
  411df4:	stp	x29, x30, [sp, #-16]!
  411df8:	mov	x29, sp
  411dfc:	ldp	x29, x30, [sp], #16
  411e00:	ret
