# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../P6.2.srcs/sources_1/new/memoriaPrograma.vhd" \
"../../../../P6.2.srcs/sim_1/new/testbench_rom.vhd" \

# Do not sort compile order
nosort
