
sensor-cli.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00006bd0  080001d0  080001d0  000011d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000b0  08006da0  08006da0  00007da0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08006e50  08006e50  0000806c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08006e50  08006e50  00007e50  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08006e58  08006e58  0000806c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08006e58  08006e58  00007e58  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08006e5c  08006e5c  00007e5c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000006c  20000000  08006e60  00008000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000037d8  2000006c  08006ecc  0000806c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20003844  08006ecc  00008844  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000806c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00016d3c  00000000  00000000  0000809c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003894  00000000  00000000  0001edd8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001398  00000000  00000000  00022670  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000f25  00000000  00000000  00023a08  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000250f7  00000000  00000000  0002492d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000167a4  00000000  00000000  00049a24  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000dbfd6  00000000  00000000  000601c8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0013c19e  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005720  00000000  00000000  0013c1e4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000065  00000000  00000000  00141904  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	@ (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	@ (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	@ (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	2000006c 	.word	0x2000006c
 80001ec:	00000000 	.word	0x00000000
 80001f0:	08006d88 	.word	0x08006d88

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	@ (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	@ (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	@ (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	20000070 	.word	0x20000070
 800020c:	08006d88 	.word	0x08006d88

08000210 <__aeabi_uldivmod>:
 8000210:	b953      	cbnz	r3, 8000228 <__aeabi_uldivmod+0x18>
 8000212:	b94a      	cbnz	r2, 8000228 <__aeabi_uldivmod+0x18>
 8000214:	2900      	cmp	r1, #0
 8000216:	bf08      	it	eq
 8000218:	2800      	cmpeq	r0, #0
 800021a:	bf1c      	itt	ne
 800021c:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 8000220:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 8000224:	f000 b988 	b.w	8000538 <__aeabi_idiv0>
 8000228:	f1ad 0c08 	sub.w	ip, sp, #8
 800022c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000230:	f000 f806 	bl	8000240 <__udivmoddi4>
 8000234:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000238:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800023c:	b004      	add	sp, #16
 800023e:	4770      	bx	lr

08000240 <__udivmoddi4>:
 8000240:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000244:	9d08      	ldr	r5, [sp, #32]
 8000246:	468e      	mov	lr, r1
 8000248:	4604      	mov	r4, r0
 800024a:	4688      	mov	r8, r1
 800024c:	2b00      	cmp	r3, #0
 800024e:	d14a      	bne.n	80002e6 <__udivmoddi4+0xa6>
 8000250:	428a      	cmp	r2, r1
 8000252:	4617      	mov	r7, r2
 8000254:	d962      	bls.n	800031c <__udivmoddi4+0xdc>
 8000256:	fab2 f682 	clz	r6, r2
 800025a:	b14e      	cbz	r6, 8000270 <__udivmoddi4+0x30>
 800025c:	f1c6 0320 	rsb	r3, r6, #32
 8000260:	fa01 f806 	lsl.w	r8, r1, r6
 8000264:	fa20 f303 	lsr.w	r3, r0, r3
 8000268:	40b7      	lsls	r7, r6
 800026a:	ea43 0808 	orr.w	r8, r3, r8
 800026e:	40b4      	lsls	r4, r6
 8000270:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000274:	fa1f fc87 	uxth.w	ip, r7
 8000278:	fbb8 f1fe 	udiv	r1, r8, lr
 800027c:	0c23      	lsrs	r3, r4, #16
 800027e:	fb0e 8811 	mls	r8, lr, r1, r8
 8000282:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000286:	fb01 f20c 	mul.w	r2, r1, ip
 800028a:	429a      	cmp	r2, r3
 800028c:	d909      	bls.n	80002a2 <__udivmoddi4+0x62>
 800028e:	18fb      	adds	r3, r7, r3
 8000290:	f101 30ff 	add.w	r0, r1, #4294967295	@ 0xffffffff
 8000294:	f080 80ea 	bcs.w	800046c <__udivmoddi4+0x22c>
 8000298:	429a      	cmp	r2, r3
 800029a:	f240 80e7 	bls.w	800046c <__udivmoddi4+0x22c>
 800029e:	3902      	subs	r1, #2
 80002a0:	443b      	add	r3, r7
 80002a2:	1a9a      	subs	r2, r3, r2
 80002a4:	b2a3      	uxth	r3, r4
 80002a6:	fbb2 f0fe 	udiv	r0, r2, lr
 80002aa:	fb0e 2210 	mls	r2, lr, r0, r2
 80002ae:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80002b2:	fb00 fc0c 	mul.w	ip, r0, ip
 80002b6:	459c      	cmp	ip, r3
 80002b8:	d909      	bls.n	80002ce <__udivmoddi4+0x8e>
 80002ba:	18fb      	adds	r3, r7, r3
 80002bc:	f100 32ff 	add.w	r2, r0, #4294967295	@ 0xffffffff
 80002c0:	f080 80d6 	bcs.w	8000470 <__udivmoddi4+0x230>
 80002c4:	459c      	cmp	ip, r3
 80002c6:	f240 80d3 	bls.w	8000470 <__udivmoddi4+0x230>
 80002ca:	443b      	add	r3, r7
 80002cc:	3802      	subs	r0, #2
 80002ce:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 80002d2:	eba3 030c 	sub.w	r3, r3, ip
 80002d6:	2100      	movs	r1, #0
 80002d8:	b11d      	cbz	r5, 80002e2 <__udivmoddi4+0xa2>
 80002da:	40f3      	lsrs	r3, r6
 80002dc:	2200      	movs	r2, #0
 80002de:	e9c5 3200 	strd	r3, r2, [r5]
 80002e2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002e6:	428b      	cmp	r3, r1
 80002e8:	d905      	bls.n	80002f6 <__udivmoddi4+0xb6>
 80002ea:	b10d      	cbz	r5, 80002f0 <__udivmoddi4+0xb0>
 80002ec:	e9c5 0100 	strd	r0, r1, [r5]
 80002f0:	2100      	movs	r1, #0
 80002f2:	4608      	mov	r0, r1
 80002f4:	e7f5      	b.n	80002e2 <__udivmoddi4+0xa2>
 80002f6:	fab3 f183 	clz	r1, r3
 80002fa:	2900      	cmp	r1, #0
 80002fc:	d146      	bne.n	800038c <__udivmoddi4+0x14c>
 80002fe:	4573      	cmp	r3, lr
 8000300:	d302      	bcc.n	8000308 <__udivmoddi4+0xc8>
 8000302:	4282      	cmp	r2, r0
 8000304:	f200 8105 	bhi.w	8000512 <__udivmoddi4+0x2d2>
 8000308:	1a84      	subs	r4, r0, r2
 800030a:	eb6e 0203 	sbc.w	r2, lr, r3
 800030e:	2001      	movs	r0, #1
 8000310:	4690      	mov	r8, r2
 8000312:	2d00      	cmp	r5, #0
 8000314:	d0e5      	beq.n	80002e2 <__udivmoddi4+0xa2>
 8000316:	e9c5 4800 	strd	r4, r8, [r5]
 800031a:	e7e2      	b.n	80002e2 <__udivmoddi4+0xa2>
 800031c:	2a00      	cmp	r2, #0
 800031e:	f000 8090 	beq.w	8000442 <__udivmoddi4+0x202>
 8000322:	fab2 f682 	clz	r6, r2
 8000326:	2e00      	cmp	r6, #0
 8000328:	f040 80a4 	bne.w	8000474 <__udivmoddi4+0x234>
 800032c:	1a8a      	subs	r2, r1, r2
 800032e:	0c03      	lsrs	r3, r0, #16
 8000330:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000334:	b280      	uxth	r0, r0
 8000336:	b2bc      	uxth	r4, r7
 8000338:	2101      	movs	r1, #1
 800033a:	fbb2 fcfe 	udiv	ip, r2, lr
 800033e:	fb0e 221c 	mls	r2, lr, ip, r2
 8000342:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000346:	fb04 f20c 	mul.w	r2, r4, ip
 800034a:	429a      	cmp	r2, r3
 800034c:	d907      	bls.n	800035e <__udivmoddi4+0x11e>
 800034e:	18fb      	adds	r3, r7, r3
 8000350:	f10c 38ff 	add.w	r8, ip, #4294967295	@ 0xffffffff
 8000354:	d202      	bcs.n	800035c <__udivmoddi4+0x11c>
 8000356:	429a      	cmp	r2, r3
 8000358:	f200 80e0 	bhi.w	800051c <__udivmoddi4+0x2dc>
 800035c:	46c4      	mov	ip, r8
 800035e:	1a9b      	subs	r3, r3, r2
 8000360:	fbb3 f2fe 	udiv	r2, r3, lr
 8000364:	fb0e 3312 	mls	r3, lr, r2, r3
 8000368:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 800036c:	fb02 f404 	mul.w	r4, r2, r4
 8000370:	429c      	cmp	r4, r3
 8000372:	d907      	bls.n	8000384 <__udivmoddi4+0x144>
 8000374:	18fb      	adds	r3, r7, r3
 8000376:	f102 30ff 	add.w	r0, r2, #4294967295	@ 0xffffffff
 800037a:	d202      	bcs.n	8000382 <__udivmoddi4+0x142>
 800037c:	429c      	cmp	r4, r3
 800037e:	f200 80ca 	bhi.w	8000516 <__udivmoddi4+0x2d6>
 8000382:	4602      	mov	r2, r0
 8000384:	1b1b      	subs	r3, r3, r4
 8000386:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800038a:	e7a5      	b.n	80002d8 <__udivmoddi4+0x98>
 800038c:	f1c1 0620 	rsb	r6, r1, #32
 8000390:	408b      	lsls	r3, r1
 8000392:	fa22 f706 	lsr.w	r7, r2, r6
 8000396:	431f      	orrs	r7, r3
 8000398:	fa0e f401 	lsl.w	r4, lr, r1
 800039c:	fa20 f306 	lsr.w	r3, r0, r6
 80003a0:	fa2e fe06 	lsr.w	lr, lr, r6
 80003a4:	ea4f 4917 	mov.w	r9, r7, lsr #16
 80003a8:	4323      	orrs	r3, r4
 80003aa:	fa00 f801 	lsl.w	r8, r0, r1
 80003ae:	fa1f fc87 	uxth.w	ip, r7
 80003b2:	fbbe f0f9 	udiv	r0, lr, r9
 80003b6:	0c1c      	lsrs	r4, r3, #16
 80003b8:	fb09 ee10 	mls	lr, r9, r0, lr
 80003bc:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 80003c0:	fb00 fe0c 	mul.w	lr, r0, ip
 80003c4:	45a6      	cmp	lr, r4
 80003c6:	fa02 f201 	lsl.w	r2, r2, r1
 80003ca:	d909      	bls.n	80003e0 <__udivmoddi4+0x1a0>
 80003cc:	193c      	adds	r4, r7, r4
 80003ce:	f100 3aff 	add.w	sl, r0, #4294967295	@ 0xffffffff
 80003d2:	f080 809c 	bcs.w	800050e <__udivmoddi4+0x2ce>
 80003d6:	45a6      	cmp	lr, r4
 80003d8:	f240 8099 	bls.w	800050e <__udivmoddi4+0x2ce>
 80003dc:	3802      	subs	r0, #2
 80003de:	443c      	add	r4, r7
 80003e0:	eba4 040e 	sub.w	r4, r4, lr
 80003e4:	fa1f fe83 	uxth.w	lr, r3
 80003e8:	fbb4 f3f9 	udiv	r3, r4, r9
 80003ec:	fb09 4413 	mls	r4, r9, r3, r4
 80003f0:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 80003f4:	fb03 fc0c 	mul.w	ip, r3, ip
 80003f8:	45a4      	cmp	ip, r4
 80003fa:	d908      	bls.n	800040e <__udivmoddi4+0x1ce>
 80003fc:	193c      	adds	r4, r7, r4
 80003fe:	f103 3eff 	add.w	lr, r3, #4294967295	@ 0xffffffff
 8000402:	f080 8082 	bcs.w	800050a <__udivmoddi4+0x2ca>
 8000406:	45a4      	cmp	ip, r4
 8000408:	d97f      	bls.n	800050a <__udivmoddi4+0x2ca>
 800040a:	3b02      	subs	r3, #2
 800040c:	443c      	add	r4, r7
 800040e:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000412:	eba4 040c 	sub.w	r4, r4, ip
 8000416:	fba0 ec02 	umull	lr, ip, r0, r2
 800041a:	4564      	cmp	r4, ip
 800041c:	4673      	mov	r3, lr
 800041e:	46e1      	mov	r9, ip
 8000420:	d362      	bcc.n	80004e8 <__udivmoddi4+0x2a8>
 8000422:	d05f      	beq.n	80004e4 <__udivmoddi4+0x2a4>
 8000424:	b15d      	cbz	r5, 800043e <__udivmoddi4+0x1fe>
 8000426:	ebb8 0203 	subs.w	r2, r8, r3
 800042a:	eb64 0409 	sbc.w	r4, r4, r9
 800042e:	fa04 f606 	lsl.w	r6, r4, r6
 8000432:	fa22 f301 	lsr.w	r3, r2, r1
 8000436:	431e      	orrs	r6, r3
 8000438:	40cc      	lsrs	r4, r1
 800043a:	e9c5 6400 	strd	r6, r4, [r5]
 800043e:	2100      	movs	r1, #0
 8000440:	e74f      	b.n	80002e2 <__udivmoddi4+0xa2>
 8000442:	fbb1 fcf2 	udiv	ip, r1, r2
 8000446:	0c01      	lsrs	r1, r0, #16
 8000448:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 800044c:	b280      	uxth	r0, r0
 800044e:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000452:	463b      	mov	r3, r7
 8000454:	4638      	mov	r0, r7
 8000456:	463c      	mov	r4, r7
 8000458:	46b8      	mov	r8, r7
 800045a:	46be      	mov	lr, r7
 800045c:	2620      	movs	r6, #32
 800045e:	fbb1 f1f7 	udiv	r1, r1, r7
 8000462:	eba2 0208 	sub.w	r2, r2, r8
 8000466:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 800046a:	e766      	b.n	800033a <__udivmoddi4+0xfa>
 800046c:	4601      	mov	r1, r0
 800046e:	e718      	b.n	80002a2 <__udivmoddi4+0x62>
 8000470:	4610      	mov	r0, r2
 8000472:	e72c      	b.n	80002ce <__udivmoddi4+0x8e>
 8000474:	f1c6 0220 	rsb	r2, r6, #32
 8000478:	fa2e f302 	lsr.w	r3, lr, r2
 800047c:	40b7      	lsls	r7, r6
 800047e:	40b1      	lsls	r1, r6
 8000480:	fa20 f202 	lsr.w	r2, r0, r2
 8000484:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000488:	430a      	orrs	r2, r1
 800048a:	fbb3 f8fe 	udiv	r8, r3, lr
 800048e:	b2bc      	uxth	r4, r7
 8000490:	fb0e 3318 	mls	r3, lr, r8, r3
 8000494:	0c11      	lsrs	r1, r2, #16
 8000496:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800049a:	fb08 f904 	mul.w	r9, r8, r4
 800049e:	40b0      	lsls	r0, r6
 80004a0:	4589      	cmp	r9, r1
 80004a2:	ea4f 4310 	mov.w	r3, r0, lsr #16
 80004a6:	b280      	uxth	r0, r0
 80004a8:	d93e      	bls.n	8000528 <__udivmoddi4+0x2e8>
 80004aa:	1879      	adds	r1, r7, r1
 80004ac:	f108 3cff 	add.w	ip, r8, #4294967295	@ 0xffffffff
 80004b0:	d201      	bcs.n	80004b6 <__udivmoddi4+0x276>
 80004b2:	4589      	cmp	r9, r1
 80004b4:	d81f      	bhi.n	80004f6 <__udivmoddi4+0x2b6>
 80004b6:	eba1 0109 	sub.w	r1, r1, r9
 80004ba:	fbb1 f9fe 	udiv	r9, r1, lr
 80004be:	fb09 f804 	mul.w	r8, r9, r4
 80004c2:	fb0e 1119 	mls	r1, lr, r9, r1
 80004c6:	b292      	uxth	r2, r2
 80004c8:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 80004cc:	4542      	cmp	r2, r8
 80004ce:	d229      	bcs.n	8000524 <__udivmoddi4+0x2e4>
 80004d0:	18ba      	adds	r2, r7, r2
 80004d2:	f109 31ff 	add.w	r1, r9, #4294967295	@ 0xffffffff
 80004d6:	d2c4      	bcs.n	8000462 <__udivmoddi4+0x222>
 80004d8:	4542      	cmp	r2, r8
 80004da:	d2c2      	bcs.n	8000462 <__udivmoddi4+0x222>
 80004dc:	f1a9 0102 	sub.w	r1, r9, #2
 80004e0:	443a      	add	r2, r7
 80004e2:	e7be      	b.n	8000462 <__udivmoddi4+0x222>
 80004e4:	45f0      	cmp	r8, lr
 80004e6:	d29d      	bcs.n	8000424 <__udivmoddi4+0x1e4>
 80004e8:	ebbe 0302 	subs.w	r3, lr, r2
 80004ec:	eb6c 0c07 	sbc.w	ip, ip, r7
 80004f0:	3801      	subs	r0, #1
 80004f2:	46e1      	mov	r9, ip
 80004f4:	e796      	b.n	8000424 <__udivmoddi4+0x1e4>
 80004f6:	eba7 0909 	sub.w	r9, r7, r9
 80004fa:	4449      	add	r1, r9
 80004fc:	f1a8 0c02 	sub.w	ip, r8, #2
 8000500:	fbb1 f9fe 	udiv	r9, r1, lr
 8000504:	fb09 f804 	mul.w	r8, r9, r4
 8000508:	e7db      	b.n	80004c2 <__udivmoddi4+0x282>
 800050a:	4673      	mov	r3, lr
 800050c:	e77f      	b.n	800040e <__udivmoddi4+0x1ce>
 800050e:	4650      	mov	r0, sl
 8000510:	e766      	b.n	80003e0 <__udivmoddi4+0x1a0>
 8000512:	4608      	mov	r0, r1
 8000514:	e6fd      	b.n	8000312 <__udivmoddi4+0xd2>
 8000516:	443b      	add	r3, r7
 8000518:	3a02      	subs	r2, #2
 800051a:	e733      	b.n	8000384 <__udivmoddi4+0x144>
 800051c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000520:	443b      	add	r3, r7
 8000522:	e71c      	b.n	800035e <__udivmoddi4+0x11e>
 8000524:	4649      	mov	r1, r9
 8000526:	e79c      	b.n	8000462 <__udivmoddi4+0x222>
 8000528:	eba1 0109 	sub.w	r1, r1, r9
 800052c:	46c4      	mov	ip, r8
 800052e:	fbb1 f9fe 	udiv	r9, r1, lr
 8000532:	fb09 f804 	mul.w	r8, r9, r4
 8000536:	e7c4      	b.n	80004c2 <__udivmoddi4+0x282>

08000538 <__aeabi_idiv0>:
 8000538:	4770      	bx	lr
 800053a:	bf00      	nop

0800053c <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];

void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
 800053c:	b480      	push	{r7}
 800053e:	b085      	sub	sp, #20
 8000540:	af00      	add	r7, sp, #0
 8000542:	60f8      	str	r0, [r7, #12]
 8000544:	60b9      	str	r1, [r7, #8]
 8000546:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 8000548:	68fb      	ldr	r3, [r7, #12]
 800054a:	4a07      	ldr	r2, [pc, #28]	@ (8000568 <vApplicationGetIdleTaskMemory+0x2c>)
 800054c:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 800054e:	68bb      	ldr	r3, [r7, #8]
 8000550:	4a06      	ldr	r2, [pc, #24]	@ (800056c <vApplicationGetIdleTaskMemory+0x30>)
 8000552:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 8000554:	687b      	ldr	r3, [r7, #4]
 8000556:	22ff      	movs	r2, #255	@ 0xff
 8000558:	601a      	str	r2, [r3, #0]
  /* place for user code */
}
 800055a:	bf00      	nop
 800055c:	3714      	adds	r7, #20
 800055e:	46bd      	mov	sp, r7
 8000560:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000564:	4770      	bx	lr
 8000566:	bf00      	nop
 8000568:	200000a0 	.word	0x200000a0
 800056c:	20000230 	.word	0x20000230

08000570 <MX_FREERTOS_Init>:
/**
  * @brief  FreeRTOS initialization
  * @param  None
  * @retval None
  */
void MX_FREERTOS_Init(void) {
 8000570:	b5b0      	push	{r4, r5, r7, lr}
 8000572:	b096      	sub	sp, #88	@ 0x58
 8000574:	af00      	add	r7, sp, #0
  /* add mutexes, ... */
  /* USER CODE END RTOS_MUTEX */

  /* Create the semaphores(s) */
  /* definition and creation of CallScanfTask */
  osSemaphoreDef(CallScanfTask);
 8000576:	2300      	movs	r3, #0
 8000578:	653b      	str	r3, [r7, #80]	@ 0x50
 800057a:	2300      	movs	r3, #0
 800057c:	657b      	str	r3, [r7, #84]	@ 0x54
  CallScanfTaskHandle = osSemaphoreCreate(osSemaphore(CallScanfTask), 1);
 800057e:	f107 0350 	add.w	r3, r7, #80	@ 0x50
 8000582:	2101      	movs	r1, #1
 8000584:	4618      	mov	r0, r3
 8000586:	f003 f8de 	bl	8003746 <osSemaphoreCreate>
 800058a:	4603      	mov	r3, r0
 800058c:	4a22      	ldr	r2, [pc, #136]	@ (8000618 <MX_FREERTOS_Init+0xa8>)
 800058e:	6013      	str	r3, [r2, #0]

  /* definition and creation of ReleaseQueue */
  osSemaphoreDef(ReleaseQueue);
 8000590:	2300      	movs	r3, #0
 8000592:	64bb      	str	r3, [r7, #72]	@ 0x48
 8000594:	2300      	movs	r3, #0
 8000596:	64fb      	str	r3, [r7, #76]	@ 0x4c
  ReleaseQueueHandle = osSemaphoreCreate(osSemaphore(ReleaseQueue), 1);
 8000598:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 800059c:	2101      	movs	r1, #1
 800059e:	4618      	mov	r0, r3
 80005a0:	f003 f8d1 	bl	8003746 <osSemaphoreCreate>
 80005a4:	4603      	mov	r3, r0
 80005a6:	4a1d      	ldr	r2, [pc, #116]	@ (800061c <MX_FREERTOS_Init+0xac>)
 80005a8:	6013      	str	r3, [r2, #0]
  /* start timers, add new ones, ... */
  /* USER CODE END RTOS_TIMERS */

  /* Create the queue(s) */
  /* definition and creation of Queue */
  osMessageQDef(Queue, 255, uint8_t);
 80005aa:	4b1d      	ldr	r3, [pc, #116]	@ (8000620 <MX_FREERTOS_Init+0xb0>)
 80005ac:	f107 0438 	add.w	r4, r7, #56	@ 0x38
 80005b0:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80005b2:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  QueueHandle = osMessageCreate(osMessageQ(Queue), NULL);
 80005b6:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 80005ba:	2100      	movs	r1, #0
 80005bc:	4618      	mov	r0, r3
 80005be:	f003 f979 	bl	80038b4 <osMessageCreate>
 80005c2:	4603      	mov	r3, r0
 80005c4:	4a17      	ldr	r2, [pc, #92]	@ (8000624 <MX_FREERTOS_Init+0xb4>)
 80005c6:	6013      	str	r3, [r2, #0]
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* definition and creation of MainTask */
  osThreadDef(MainTask, StartMainTask, osPriorityNormal, 0, 1024);
 80005c8:	4b17      	ldr	r3, [pc, #92]	@ (8000628 <MX_FREERTOS_Init+0xb8>)
 80005ca:	f107 041c 	add.w	r4, r7, #28
 80005ce:	461d      	mov	r5, r3
 80005d0:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80005d2:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80005d4:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80005d8:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  MainTaskHandle = osThreadCreate(osThread(MainTask), NULL);
 80005dc:	f107 031c 	add.w	r3, r7, #28
 80005e0:	2100      	movs	r1, #0
 80005e2:	4618      	mov	r0, r3
 80005e4:	f003 f84f 	bl	8003686 <osThreadCreate>
 80005e8:	4603      	mov	r3, r0
 80005ea:	4a10      	ldr	r2, [pc, #64]	@ (800062c <MX_FREERTOS_Init+0xbc>)
 80005ec:	6013      	str	r3, [r2, #0]

  /* definition and creation of ScanfTask */
  osThreadDef(ScanfTask, StartScanfTask, osPriorityBelowNormal, 0, 1024);
 80005ee:	4b10      	ldr	r3, [pc, #64]	@ (8000630 <MX_FREERTOS_Init+0xc0>)
 80005f0:	463c      	mov	r4, r7
 80005f2:	461d      	mov	r5, r3
 80005f4:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80005f6:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80005f8:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80005fc:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  ScanfTaskHandle = osThreadCreate(osThread(ScanfTask), NULL);
 8000600:	463b      	mov	r3, r7
 8000602:	2100      	movs	r1, #0
 8000604:	4618      	mov	r0, r3
 8000606:	f003 f83e 	bl	8003686 <osThreadCreate>
 800060a:	4603      	mov	r3, r0
 800060c:	4a09      	ldr	r2, [pc, #36]	@ (8000634 <MX_FREERTOS_Init+0xc4>)
 800060e:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_THREADS */
  /* add threads, ... */
  /* USER CODE END RTOS_THREADS */

}
 8000610:	bf00      	nop
 8000612:	3758      	adds	r7, #88	@ 0x58
 8000614:	46bd      	mov	sp, r7
 8000616:	bdb0      	pop	{r4, r5, r7, pc}
 8000618:	20000098 	.word	0x20000098
 800061c:	2000009c 	.word	0x2000009c
 8000620:	08006da0 	.word	0x08006da0
 8000624:	20000094 	.word	0x20000094
 8000628:	08006dbc 	.word	0x08006dbc
 800062c:	2000008c 	.word	0x2000008c
 8000630:	08006de4 	.word	0x08006de4
 8000634:	20000090 	.word	0x20000090

08000638 <StartMainTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartMainTask */
void StartMainTask(void const * argument)
{
 8000638:	b580      	push	{r7, lr}
 800063a:	b082      	sub	sp, #8
 800063c:	af00      	add	r7, sp, #0
 800063e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartMainTask */
	printf("Press User button to start writing\r\n");
 8000640:	480e      	ldr	r0, [pc, #56]	@ (800067c <StartMainTask+0x44>)
 8000642:	f005 ffa1 	bl	8006588 <puts>
	osSemaphoreWait(CallScanfTaskHandle, 0xFFFF);
 8000646:	4b0e      	ldr	r3, [pc, #56]	@ (8000680 <StartMainTask+0x48>)
 8000648:	681b      	ldr	r3, [r3, #0]
 800064a:	f64f 71ff 	movw	r1, #65535	@ 0xffff
 800064e:	4618      	mov	r0, r3
 8000650:	f003 f8ac 	bl	80037ac <osSemaphoreWait>

	/* Infinite loop */
	for(;;)
	{
		osSemaphoreWait(CallScanfTaskHandle, 0xFFFF);
 8000654:	4b0a      	ldr	r3, [pc, #40]	@ (8000680 <StartMainTask+0x48>)
 8000656:	681b      	ldr	r3, [r3, #0]
 8000658:	f64f 71ff 	movw	r1, #65535	@ 0xffff
 800065c:	4618      	mov	r0, r3
 800065e:	f003 f8a5 	bl	80037ac <osSemaphoreWait>
		printf("\r\nInput: \r\n");
 8000662:	4808      	ldr	r0, [pc, #32]	@ (8000684 <StartMainTask+0x4c>)
 8000664:	f005 ff90 	bl	8006588 <puts>
		HAL_UART_Receive_IT(&huart2, ch, 1);
 8000668:	2201      	movs	r2, #1
 800066a:	4907      	ldr	r1, [pc, #28]	@ (8000688 <StartMainTask+0x50>)
 800066c:	4807      	ldr	r0, [pc, #28]	@ (800068c <StartMainTask+0x54>)
 800066e:	f002 f848 	bl	8002702 <HAL_UART_Receive_IT>
		osDelay(1);
 8000672:	2001      	movs	r0, #1
 8000674:	f003 f853 	bl	800371e <osDelay>
		osSemaphoreWait(CallScanfTaskHandle, 0xFFFF);
 8000678:	bf00      	nop
 800067a:	e7eb      	b.n	8000654 <StartMainTask+0x1c>
 800067c:	08006e00 	.word	0x08006e00
 8000680:	20000098 	.word	0x20000098
 8000684:	08006e24 	.word	0x08006e24
 8000688:	20000088 	.word	0x20000088
 800068c:	20000678 	.word	0x20000678

08000690 <StartScanfTask>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartScanfTask */
void StartScanfTask(void const * argument)
{
 8000690:	b580      	push	{r7, lr}
 8000692:	b08c      	sub	sp, #48	@ 0x30
 8000694:	af00      	add	r7, sp, #0
 8000696:	6178      	str	r0, [r7, #20]
  /* USER CODE BEGIN StartScanfTask */
	uint32_t QueueSize = 0;
 8000698:	2300      	movs	r3, #0
 800069a:	62bb      	str	r3, [r7, #40]	@ 0x28
	osEvent QueueData;

	osSemaphoreWait(ReleaseQueueHandle, 0xFFFF);
 800069c:	4b1d      	ldr	r3, [pc, #116]	@ (8000714 <StartScanfTask+0x84>)
 800069e:	681b      	ldr	r3, [r3, #0]
 80006a0:	f64f 71ff 	movw	r1, #65535	@ 0xffff
 80006a4:	4618      	mov	r0, r3
 80006a6:	f003 f881 	bl	80037ac <osSemaphoreWait>

	/* Infinite loop */
	for(;;)
	{
		osSemaphoreWait(ReleaseQueueHandle, 0xFFFF);
 80006aa:	4b1a      	ldr	r3, [pc, #104]	@ (8000714 <StartScanfTask+0x84>)
 80006ac:	681b      	ldr	r3, [r3, #0]
 80006ae:	f64f 71ff 	movw	r1, #65535	@ 0xffff
 80006b2:	4618      	mov	r0, r3
 80006b4:	f003 f87a 	bl	80037ac <osSemaphoreWait>

		QueueSize = osMessageAvailableSpace(QueueHandle);
 80006b8:	4b17      	ldr	r3, [pc, #92]	@ (8000718 <StartScanfTask+0x88>)
 80006ba:	681b      	ldr	r3, [r3, #0]
 80006bc:	4618      	mov	r0, r3
 80006be:	f003 f9d5 	bl	8003a6c <osMessageAvailableSpace>
 80006c2:	62b8      	str	r0, [r7, #40]	@ 0x28


		for(uint8_t i = 0; i<=(255-QueueSize); i++)
 80006c4:	2300      	movs	r3, #0
 80006c6:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 80006ca:	e01a      	b.n	8000702 <StartScanfTask+0x72>
		{
			QueueData = osMessageGet(QueueHandle, 100);
 80006cc:	4b12      	ldr	r3, [pc, #72]	@ (8000718 <StartScanfTask+0x88>)
 80006ce:	6819      	ldr	r1, [r3, #0]
 80006d0:	463b      	mov	r3, r7
 80006d2:	2264      	movs	r2, #100	@ 0x64
 80006d4:	4618      	mov	r0, r3
 80006d6:	f003 f955 	bl	8003984 <osMessageGet>
 80006da:	f107 031c 	add.w	r3, r7, #28
 80006de:	463a      	mov	r2, r7
 80006e0:	ca07      	ldmia	r2, {r0, r1, r2}
 80006e2:	e883 0007 	stmia.w	r3, {r0, r1, r2}
			HAL_UART_Transmit(&huart2, (uint8_t*)&QueueData.value.v, 1, 4000);
 80006e6:	f107 031c 	add.w	r3, r7, #28
 80006ea:	1d19      	adds	r1, r3, #4
 80006ec:	f44f 637a 	mov.w	r3, #4000	@ 0xfa0
 80006f0:	2201      	movs	r2, #1
 80006f2:	480a      	ldr	r0, [pc, #40]	@ (800071c <StartScanfTask+0x8c>)
 80006f4:	f001 ff7a 	bl	80025ec <HAL_UART_Transmit>
		for(uint8_t i = 0; i<=(255-QueueSize); i++)
 80006f8:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80006fc:	3301      	adds	r3, #1
 80006fe:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 8000702:	f897 202f 	ldrb.w	r2, [r7, #47]	@ 0x2f
 8000706:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000708:	f1c3 03ff 	rsb	r3, r3, #255	@ 0xff
 800070c:	429a      	cmp	r2, r3
 800070e:	d9dd      	bls.n	80006cc <StartScanfTask+0x3c>
		osSemaphoreWait(ReleaseQueueHandle, 0xFFFF);
 8000710:	e7cb      	b.n	80006aa <StartScanfTask+0x1a>
 8000712:	bf00      	nop
 8000714:	2000009c 	.word	0x2000009c
 8000718:	20000094 	.word	0x20000094
 800071c:	20000678 	.word	0x20000678

08000720 <__io_putchar>:
}

/* Private application code --------------------------------------------------*/
/* USER CODE BEGIN Application */
int __io_putchar(int ch)
{
 8000720:	b580      	push	{r7, lr}
 8000722:	b082      	sub	sp, #8
 8000724:	af00      	add	r7, sp, #0
 8000726:	6078      	str	r0, [r7, #4]
  HAL_UART_Transmit(&huart2, (uint8_t *)&ch, 1, 0xFFFF);
 8000728:	1d39      	adds	r1, r7, #4
 800072a:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800072e:	2201      	movs	r2, #1
 8000730:	4803      	ldr	r0, [pc, #12]	@ (8000740 <__io_putchar+0x20>)
 8000732:	f001 ff5b 	bl	80025ec <HAL_UART_Transmit>
  return ch;
 8000736:	687b      	ldr	r3, [r7, #4]
}
 8000738:	4618      	mov	r0, r3
 800073a:	3708      	adds	r7, #8
 800073c:	46bd      	mov	sp, r7
 800073e:	bd80      	pop	{r7, pc}
 8000740:	20000678 	.word	0x20000678

08000744 <HAL_GPIO_EXTI_Callback>:
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8000744:	b580      	push	{r7, lr}
 8000746:	b082      	sub	sp, #8
 8000748:	af00      	add	r7, sp, #0
 800074a:	4603      	mov	r3, r0
 800074c:	80fb      	strh	r3, [r7, #6]
	osSemaphoreRelease(CallScanfTaskHandle);
 800074e:	4b04      	ldr	r3, [pc, #16]	@ (8000760 <HAL_GPIO_EXTI_Callback+0x1c>)
 8000750:	681b      	ldr	r3, [r3, #0]
 8000752:	4618      	mov	r0, r3
 8000754:	f003 f878 	bl	8003848 <osSemaphoreRelease>
}
 8000758:	bf00      	nop
 800075a:	3708      	adds	r7, #8
 800075c:	46bd      	mov	sp, r7
 800075e:	bd80      	pop	{r7, pc}
 8000760:	20000098 	.word	0x20000098

08000764 <HAL_UART_RxCpltCallback>:
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8000764:	b580      	push	{r7, lr}
 8000766:	b082      	sub	sp, #8
 8000768:	af00      	add	r7, sp, #0
 800076a:	6078      	str	r0, [r7, #4]
	HAL_UART_Receive_IT(&huart2, ch, 1);
 800076c:	2201      	movs	r2, #1
 800076e:	4910      	ldr	r1, [pc, #64]	@ (80007b0 <HAL_UART_RxCpltCallback+0x4c>)
 8000770:	4810      	ldr	r0, [pc, #64]	@ (80007b4 <HAL_UART_RxCpltCallback+0x50>)
 8000772:	f001 ffc6 	bl	8002702 <HAL_UART_Receive_IT>
	if (ch[0] == '\r' || ch[0] == '\n')
 8000776:	4b0e      	ldr	r3, [pc, #56]	@ (80007b0 <HAL_UART_RxCpltCallback+0x4c>)
 8000778:	781b      	ldrb	r3, [r3, #0]
 800077a:	2b0d      	cmp	r3, #13
 800077c:	d003      	beq.n	8000786 <HAL_UART_RxCpltCallback+0x22>
 800077e:	4b0c      	ldr	r3, [pc, #48]	@ (80007b0 <HAL_UART_RxCpltCallback+0x4c>)
 8000780:	781b      	ldrb	r3, [r3, #0]
 8000782:	2b0a      	cmp	r3, #10
 8000784:	d105      	bne.n	8000792 <HAL_UART_RxCpltCallback+0x2e>
	{
		osSemaphoreRelease(ReleaseQueueHandle);
 8000786:	4b0c      	ldr	r3, [pc, #48]	@ (80007b8 <HAL_UART_RxCpltCallback+0x54>)
 8000788:	681b      	ldr	r3, [r3, #0]
 800078a:	4618      	mov	r0, r3
 800078c:	f003 f85c 	bl	8003848 <osSemaphoreRelease>
 8000790:	e009      	b.n	80007a6 <HAL_UART_RxCpltCallback+0x42>
	}
	else
	{
		osMessagePut(QueueHandle, ch[0], 200);
 8000792:	4b0a      	ldr	r3, [pc, #40]	@ (80007bc <HAL_UART_RxCpltCallback+0x58>)
 8000794:	681b      	ldr	r3, [r3, #0]
 8000796:	4a06      	ldr	r2, [pc, #24]	@ (80007b0 <HAL_UART_RxCpltCallback+0x4c>)
 8000798:	7812      	ldrb	r2, [r2, #0]
 800079a:	4611      	mov	r1, r2
 800079c:	22c8      	movs	r2, #200	@ 0xc8
 800079e:	4618      	mov	r0, r3
 80007a0:	f003 f8b0 	bl	8003904 <osMessagePut>
	}
}
 80007a4:	bf00      	nop
 80007a6:	bf00      	nop
 80007a8:	3708      	adds	r7, #8
 80007aa:	46bd      	mov	sp, r7
 80007ac:	bd80      	pop	{r7, pc}
 80007ae:	bf00      	nop
 80007b0:	20000088 	.word	0x20000088
 80007b4:	20000678 	.word	0x20000678
 80007b8:	2000009c 	.word	0x2000009c
 80007bc:	20000094 	.word	0x20000094

080007c0 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 80007c0:	b580      	push	{r7, lr}
 80007c2:	b088      	sub	sp, #32
 80007c4:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80007c6:	f107 030c 	add.w	r3, r7, #12
 80007ca:	2200      	movs	r2, #0
 80007cc:	601a      	str	r2, [r3, #0]
 80007ce:	605a      	str	r2, [r3, #4]
 80007d0:	609a      	str	r2, [r3, #8]
 80007d2:	60da      	str	r2, [r3, #12]
 80007d4:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80007d6:	2300      	movs	r3, #0
 80007d8:	60bb      	str	r3, [r7, #8]
 80007da:	4b24      	ldr	r3, [pc, #144]	@ (800086c <MX_GPIO_Init+0xac>)
 80007dc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80007de:	4a23      	ldr	r2, [pc, #140]	@ (800086c <MX_GPIO_Init+0xac>)
 80007e0:	f043 0304 	orr.w	r3, r3, #4
 80007e4:	6313      	str	r3, [r2, #48]	@ 0x30
 80007e6:	4b21      	ldr	r3, [pc, #132]	@ (800086c <MX_GPIO_Init+0xac>)
 80007e8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80007ea:	f003 0304 	and.w	r3, r3, #4
 80007ee:	60bb      	str	r3, [r7, #8]
 80007f0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80007f2:	2300      	movs	r3, #0
 80007f4:	607b      	str	r3, [r7, #4]
 80007f6:	4b1d      	ldr	r3, [pc, #116]	@ (800086c <MX_GPIO_Init+0xac>)
 80007f8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80007fa:	4a1c      	ldr	r2, [pc, #112]	@ (800086c <MX_GPIO_Init+0xac>)
 80007fc:	f043 0301 	orr.w	r3, r3, #1
 8000800:	6313      	str	r3, [r2, #48]	@ 0x30
 8000802:	4b1a      	ldr	r3, [pc, #104]	@ (800086c <MX_GPIO_Init+0xac>)
 8000804:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000806:	f003 0301 	and.w	r3, r3, #1
 800080a:	607b      	str	r3, [r7, #4]
 800080c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_9, GPIO_PIN_SET);
 800080e:	2201      	movs	r2, #1
 8000810:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000814:	4816      	ldr	r0, [pc, #88]	@ (8000870 <MX_GPIO_Init+0xb0>)
 8000816:	f000 fe37 	bl	8001488 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : BUTTON_Pin */
  GPIO_InitStruct.Pin = BUTTON_Pin;
 800081a:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800081e:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8000820:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 8000824:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000826:	2300      	movs	r3, #0
 8000828:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(BUTTON_GPIO_Port, &GPIO_InitStruct);
 800082a:	f107 030c 	add.w	r3, r7, #12
 800082e:	4619      	mov	r1, r3
 8000830:	480f      	ldr	r0, [pc, #60]	@ (8000870 <MX_GPIO_Init+0xb0>)
 8000832:	f000 fc95 	bl	8001160 <HAL_GPIO_Init>

  /*Configure GPIO pin : PC9 */
  GPIO_InitStruct.Pin = GPIO_PIN_9;
 8000836:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800083a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD;
 800083c:	2311      	movs	r3, #17
 800083e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000840:	2300      	movs	r3, #0
 8000842:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_MEDIUM;
 8000844:	2301      	movs	r3, #1
 8000846:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000848:	f107 030c 	add.w	r3, r7, #12
 800084c:	4619      	mov	r1, r3
 800084e:	4808      	ldr	r0, [pc, #32]	@ (8000870 <MX_GPIO_Init+0xb0>)
 8000850:	f000 fc86 	bl	8001160 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 5, 0);
 8000854:	2200      	movs	r2, #0
 8000856:	2105      	movs	r1, #5
 8000858:	2028      	movs	r0, #40	@ 0x28
 800085a:	f000 fbc5 	bl	8000fe8 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 800085e:	2028      	movs	r0, #40	@ 0x28
 8000860:	f000 fbde 	bl	8001020 <HAL_NVIC_EnableIRQ>

}
 8000864:	bf00      	nop
 8000866:	3720      	adds	r7, #32
 8000868:	46bd      	mov	sp, r7
 800086a:	bd80      	pop	{r7, pc}
 800086c:	40023800 	.word	0x40023800
 8000870:	40020800 	.word	0x40020800

08000874 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000874:	b580      	push	{r7, lr}
 8000876:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000878:	f000 fabc 	bl	8000df4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800087c:	f000 f80a 	bl	8000894 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000880:	f7ff ff9e 	bl	80007c0 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8000884:	f000 fa12 	bl	8000cac <MX_USART2_UART_Init>
  dht_status_t status = read_dht11(&dht);
*/
  /* USER CODE END 2 */

  /* Call init function for freertos objects (in cmsis_os2.c) */
  MX_FREERTOS_Init();
 8000888:	f7ff fe72 	bl	8000570 <MX_FREERTOS_Init>

  /* Start scheduler */
  osKernelStart();
 800088c:	f002 fef4 	bl	8003678 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000890:	bf00      	nop
 8000892:	e7fd      	b.n	8000890 <main+0x1c>

08000894 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000894:	b580      	push	{r7, lr}
 8000896:	b094      	sub	sp, #80	@ 0x50
 8000898:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800089a:	f107 031c 	add.w	r3, r7, #28
 800089e:	2234      	movs	r2, #52	@ 0x34
 80008a0:	2100      	movs	r1, #0
 80008a2:	4618      	mov	r0, r3
 80008a4:	f005 ff50 	bl	8006748 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80008a8:	f107 0308 	add.w	r3, r7, #8
 80008ac:	2200      	movs	r2, #0
 80008ae:	601a      	str	r2, [r3, #0]
 80008b0:	605a      	str	r2, [r3, #4]
 80008b2:	609a      	str	r2, [r3, #8]
 80008b4:	60da      	str	r2, [r3, #12]
 80008b6:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80008b8:	2300      	movs	r3, #0
 80008ba:	607b      	str	r3, [r7, #4]
 80008bc:	4b23      	ldr	r3, [pc, #140]	@ (800094c <SystemClock_Config+0xb8>)
 80008be:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80008c0:	4a22      	ldr	r2, [pc, #136]	@ (800094c <SystemClock_Config+0xb8>)
 80008c2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80008c6:	6413      	str	r3, [r2, #64]	@ 0x40
 80008c8:	4b20      	ldr	r3, [pc, #128]	@ (800094c <SystemClock_Config+0xb8>)
 80008ca:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80008cc:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80008d0:	607b      	str	r3, [r7, #4]
 80008d2:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 80008d4:	2300      	movs	r3, #0
 80008d6:	603b      	str	r3, [r7, #0]
 80008d8:	4b1d      	ldr	r3, [pc, #116]	@ (8000950 <SystemClock_Config+0xbc>)
 80008da:	681b      	ldr	r3, [r3, #0]
 80008dc:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 80008e0:	4a1b      	ldr	r2, [pc, #108]	@ (8000950 <SystemClock_Config+0xbc>)
 80008e2:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80008e6:	6013      	str	r3, [r2, #0]
 80008e8:	4b19      	ldr	r3, [pc, #100]	@ (8000950 <SystemClock_Config+0xbc>)
 80008ea:	681b      	ldr	r3, [r3, #0]
 80008ec:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 80008f0:	603b      	str	r3, [r7, #0]
 80008f2:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80008f4:	2302      	movs	r3, #2
 80008f6:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80008f8:	2301      	movs	r3, #1
 80008fa:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80008fc:	2310      	movs	r3, #16
 80008fe:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000900:	2300      	movs	r3, #0
 8000902:	637b      	str	r3, [r7, #52]	@ 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000904:	f107 031c 	add.w	r3, r7, #28
 8000908:	4618      	mov	r0, r3
 800090a:	f001 f8e5 	bl	8001ad8 <HAL_RCC_OscConfig>
 800090e:	4603      	mov	r3, r0
 8000910:	2b00      	cmp	r3, #0
 8000912:	d001      	beq.n	8000918 <SystemClock_Config+0x84>
  {
    Error_Handler();
 8000914:	f000 f82d 	bl	8000972 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000918:	230f      	movs	r3, #15
 800091a:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 800091c:	2300      	movs	r3, #0
 800091e:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000920:	2300      	movs	r3, #0
 8000922:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000924:	2300      	movs	r3, #0
 8000926:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000928:	2300      	movs	r3, #0
 800092a:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 800092c:	f107 0308 	add.w	r3, r7, #8
 8000930:	2100      	movs	r1, #0
 8000932:	4618      	mov	r0, r3
 8000934:	f000 fdda 	bl	80014ec <HAL_RCC_ClockConfig>
 8000938:	4603      	mov	r3, r0
 800093a:	2b00      	cmp	r3, #0
 800093c:	d001      	beq.n	8000942 <SystemClock_Config+0xae>
  {
    Error_Handler();
 800093e:	f000 f818 	bl	8000972 <Error_Handler>
  }
}
 8000942:	bf00      	nop
 8000944:	3750      	adds	r7, #80	@ 0x50
 8000946:	46bd      	mov	sp, r7
 8000948:	bd80      	pop	{r7, pc}
 800094a:	bf00      	nop
 800094c:	40023800 	.word	0x40023800
 8000950:	40007000 	.word	0x40007000

08000954 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000954:	b580      	push	{r7, lr}
 8000956:	b082      	sub	sp, #8
 8000958:	af00      	add	r7, sp, #0
 800095a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM2)
 800095c:	687b      	ldr	r3, [r7, #4]
 800095e:	681b      	ldr	r3, [r3, #0]
 8000960:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8000964:	d101      	bne.n	800096a <HAL_TIM_PeriodElapsedCallback+0x16>
  {
    HAL_IncTick();
 8000966:	f000 fa67 	bl	8000e38 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 800096a:	bf00      	nop
 800096c:	3708      	adds	r7, #8
 800096e:	46bd      	mov	sp, r7
 8000970:	bd80      	pop	{r7, pc}

08000972 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000972:	b480      	push	{r7}
 8000974:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000976:	b672      	cpsid	i
}
 8000978:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800097a:	bf00      	nop
 800097c:	e7fd      	b.n	800097a <Error_Handler+0x8>
	...

08000980 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000980:	b580      	push	{r7, lr}
 8000982:	b082      	sub	sp, #8
 8000984:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000986:	2300      	movs	r3, #0
 8000988:	607b      	str	r3, [r7, #4]
 800098a:	4b12      	ldr	r3, [pc, #72]	@ (80009d4 <HAL_MspInit+0x54>)
 800098c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800098e:	4a11      	ldr	r2, [pc, #68]	@ (80009d4 <HAL_MspInit+0x54>)
 8000990:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000994:	6453      	str	r3, [r2, #68]	@ 0x44
 8000996:	4b0f      	ldr	r3, [pc, #60]	@ (80009d4 <HAL_MspInit+0x54>)
 8000998:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800099a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800099e:	607b      	str	r3, [r7, #4]
 80009a0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80009a2:	2300      	movs	r3, #0
 80009a4:	603b      	str	r3, [r7, #0]
 80009a6:	4b0b      	ldr	r3, [pc, #44]	@ (80009d4 <HAL_MspInit+0x54>)
 80009a8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80009aa:	4a0a      	ldr	r2, [pc, #40]	@ (80009d4 <HAL_MspInit+0x54>)
 80009ac:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80009b0:	6413      	str	r3, [r2, #64]	@ 0x40
 80009b2:	4b08      	ldr	r3, [pc, #32]	@ (80009d4 <HAL_MspInit+0x54>)
 80009b4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80009b6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80009ba:	603b      	str	r3, [r7, #0]
 80009bc:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 80009be:	2200      	movs	r2, #0
 80009c0:	210f      	movs	r1, #15
 80009c2:	f06f 0001 	mvn.w	r0, #1
 80009c6:	f000 fb0f 	bl	8000fe8 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80009ca:	bf00      	nop
 80009cc:	3708      	adds	r7, #8
 80009ce:	46bd      	mov	sp, r7
 80009d0:	bd80      	pop	{r7, pc}
 80009d2:	bf00      	nop
 80009d4:	40023800 	.word	0x40023800

080009d8 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80009d8:	b580      	push	{r7, lr}
 80009da:	b08e      	sub	sp, #56	@ 0x38
 80009dc:	af00      	add	r7, sp, #0
 80009de:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler = 0U;
 80009e0:	2300      	movs	r3, #0
 80009e2:	62fb      	str	r3, [r7, #44]	@ 0x2c

  uint32_t              uwPrescalerValue = 0U;
 80009e4:	2300      	movs	r3, #0
 80009e6:	62bb      	str	r3, [r7, #40]	@ 0x28
  uint32_t              pFLatency;

  HAL_StatusTypeDef     status;

  /* Enable TIM2 clock */
  __HAL_RCC_TIM2_CLK_ENABLE();
 80009e8:	2300      	movs	r3, #0
 80009ea:	60fb      	str	r3, [r7, #12]
 80009ec:	4b34      	ldr	r3, [pc, #208]	@ (8000ac0 <HAL_InitTick+0xe8>)
 80009ee:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80009f0:	4a33      	ldr	r2, [pc, #204]	@ (8000ac0 <HAL_InitTick+0xe8>)
 80009f2:	f043 0301 	orr.w	r3, r3, #1
 80009f6:	6413      	str	r3, [r2, #64]	@ 0x40
 80009f8:	4b31      	ldr	r3, [pc, #196]	@ (8000ac0 <HAL_InitTick+0xe8>)
 80009fa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80009fc:	f003 0301 	and.w	r3, r3, #1
 8000a00:	60fb      	str	r3, [r7, #12]
 8000a02:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8000a04:	f107 0210 	add.w	r2, r7, #16
 8000a08:	f107 0314 	add.w	r3, r7, #20
 8000a0c:	4611      	mov	r1, r2
 8000a0e:	4618      	mov	r0, r3
 8000a10:	f000 fe86 	bl	8001720 <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 8000a14:	6a3b      	ldr	r3, [r7, #32]
 8000a16:	62fb      	str	r3, [r7, #44]	@ 0x2c
  /* Compute TIM2 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 8000a18:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000a1a:	2b00      	cmp	r3, #0
 8000a1c:	d103      	bne.n	8000a26 <HAL_InitTick+0x4e>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 8000a1e:	f000 fe57 	bl	80016d0 <HAL_RCC_GetPCLK1Freq>
 8000a22:	6378      	str	r0, [r7, #52]	@ 0x34
 8000a24:	e004      	b.n	8000a30 <HAL_InitTick+0x58>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 8000a26:	f000 fe53 	bl	80016d0 <HAL_RCC_GetPCLK1Freq>
 8000a2a:	4603      	mov	r3, r0
 8000a2c:	005b      	lsls	r3, r3, #1
 8000a2e:	637b      	str	r3, [r7, #52]	@ 0x34
  }

  /* Compute the prescaler value to have TIM2 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8000a30:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8000a32:	4a24      	ldr	r2, [pc, #144]	@ (8000ac4 <HAL_InitTick+0xec>)
 8000a34:	fba2 2303 	umull	r2, r3, r2, r3
 8000a38:	0c9b      	lsrs	r3, r3, #18
 8000a3a:	3b01      	subs	r3, #1
 8000a3c:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Initialize TIM2 */
  htim2.Instance = TIM2;
 8000a3e:	4b22      	ldr	r3, [pc, #136]	@ (8000ac8 <HAL_InitTick+0xf0>)
 8000a40:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8000a44:	601a      	str	r2, [r3, #0]
   * Period = [(TIM2CLK/1000) - 1]. to have a (1/1000) s time base.
   * Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
   * ClockDivision = 0
   * Counter direction = Up
   */
  htim2.Init.Period = (1000000U / 1000U) - 1U;
 8000a46:	4b20      	ldr	r3, [pc, #128]	@ (8000ac8 <HAL_InitTick+0xf0>)
 8000a48:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8000a4c:	60da      	str	r2, [r3, #12]
  htim2.Init.Prescaler = uwPrescalerValue;
 8000a4e:	4a1e      	ldr	r2, [pc, #120]	@ (8000ac8 <HAL_InitTick+0xf0>)
 8000a50:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000a52:	6053      	str	r3, [r2, #4]
  htim2.Init.ClockDivision = 0;
 8000a54:	4b1c      	ldr	r3, [pc, #112]	@ (8000ac8 <HAL_InitTick+0xf0>)
 8000a56:	2200      	movs	r2, #0
 8000a58:	611a      	str	r2, [r3, #16]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000a5a:	4b1b      	ldr	r3, [pc, #108]	@ (8000ac8 <HAL_InitTick+0xf0>)
 8000a5c:	2200      	movs	r2, #0
 8000a5e:	609a      	str	r2, [r3, #8]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000a60:	4b19      	ldr	r3, [pc, #100]	@ (8000ac8 <HAL_InitTick+0xf0>)
 8000a62:	2200      	movs	r2, #0
 8000a64:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim2);
 8000a66:	4818      	ldr	r0, [pc, #96]	@ (8000ac8 <HAL_InitTick+0xf0>)
 8000a68:	f001 fad4 	bl	8002014 <HAL_TIM_Base_Init>
 8000a6c:	4603      	mov	r3, r0
 8000a6e:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
  if (status == HAL_OK)
 8000a72:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8000a76:	2b00      	cmp	r3, #0
 8000a78:	d11b      	bne.n	8000ab2 <HAL_InitTick+0xda>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim2);
 8000a7a:	4813      	ldr	r0, [pc, #76]	@ (8000ac8 <HAL_InitTick+0xf0>)
 8000a7c:	f001 fb24 	bl	80020c8 <HAL_TIM_Base_Start_IT>
 8000a80:	4603      	mov	r3, r0
 8000a82:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
    if (status == HAL_OK)
 8000a86:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8000a8a:	2b00      	cmp	r3, #0
 8000a8c:	d111      	bne.n	8000ab2 <HAL_InitTick+0xda>
    {
    /* Enable the TIM2 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8000a8e:	201c      	movs	r0, #28
 8000a90:	f000 fac6 	bl	8001020 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000a94:	687b      	ldr	r3, [r7, #4]
 8000a96:	2b0f      	cmp	r3, #15
 8000a98:	d808      	bhi.n	8000aac <HAL_InitTick+0xd4>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM2_IRQn, TickPriority, 0U);
 8000a9a:	2200      	movs	r2, #0
 8000a9c:	6879      	ldr	r1, [r7, #4]
 8000a9e:	201c      	movs	r0, #28
 8000aa0:	f000 faa2 	bl	8000fe8 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000aa4:	4a09      	ldr	r2, [pc, #36]	@ (8000acc <HAL_InitTick+0xf4>)
 8000aa6:	687b      	ldr	r3, [r7, #4]
 8000aa8:	6013      	str	r3, [r2, #0]
 8000aaa:	e002      	b.n	8000ab2 <HAL_InitTick+0xda>
      }
      else
      {
        status = HAL_ERROR;
 8000aac:	2301      	movs	r3, #1
 8000aae:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
      }
    }
  }

 /* Return function status */
  return status;
 8000ab2:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
}
 8000ab6:	4618      	mov	r0, r3
 8000ab8:	3738      	adds	r7, #56	@ 0x38
 8000aba:	46bd      	mov	sp, r7
 8000abc:	bd80      	pop	{r7, pc}
 8000abe:	bf00      	nop
 8000ac0:	40023800 	.word	0x40023800
 8000ac4:	431bde83 	.word	0x431bde83
 8000ac8:	2000062c 	.word	0x2000062c
 8000acc:	20000004 	.word	0x20000004

08000ad0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000ad0:	b480      	push	{r7}
 8000ad2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000ad4:	bf00      	nop
 8000ad6:	e7fd      	b.n	8000ad4 <NMI_Handler+0x4>

08000ad8 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000ad8:	b480      	push	{r7}
 8000ada:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000adc:	bf00      	nop
 8000ade:	e7fd      	b.n	8000adc <HardFault_Handler+0x4>

08000ae0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000ae0:	b480      	push	{r7}
 8000ae2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000ae4:	bf00      	nop
 8000ae6:	e7fd      	b.n	8000ae4 <MemManage_Handler+0x4>

08000ae8 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000ae8:	b480      	push	{r7}
 8000aea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000aec:	bf00      	nop
 8000aee:	e7fd      	b.n	8000aec <BusFault_Handler+0x4>

08000af0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000af0:	b480      	push	{r7}
 8000af2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000af4:	bf00      	nop
 8000af6:	e7fd      	b.n	8000af4 <UsageFault_Handler+0x4>

08000af8 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000af8:	b480      	push	{r7}
 8000afa:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000afc:	bf00      	nop
 8000afe:	46bd      	mov	sp, r7
 8000b00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b04:	4770      	bx	lr
	...

08000b08 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8000b08:	b580      	push	{r7, lr}
 8000b0a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8000b0c:	4802      	ldr	r0, [pc, #8]	@ (8000b18 <TIM2_IRQHandler+0x10>)
 8000b0e:	f001 fb4b 	bl	80021a8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8000b12:	bf00      	nop
 8000b14:	bd80      	pop	{r7, pc}
 8000b16:	bf00      	nop
 8000b18:	2000062c 	.word	0x2000062c

08000b1c <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8000b1c:	b580      	push	{r7, lr}
 8000b1e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8000b20:	4802      	ldr	r0, [pc, #8]	@ (8000b2c <USART2_IRQHandler+0x10>)
 8000b22:	f001 fe13 	bl	800274c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8000b26:	bf00      	nop
 8000b28:	bd80      	pop	{r7, pc}
 8000b2a:	bf00      	nop
 8000b2c:	20000678 	.word	0x20000678

08000b30 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8000b30:	b580      	push	{r7, lr}
 8000b32:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(BUTTON_Pin);
 8000b34:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 8000b38:	f000 fcc0 	bl	80014bc <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8000b3c:	bf00      	nop
 8000b3e:	bd80      	pop	{r7, pc}

08000b40 <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000b40:	b580      	push	{r7, lr}
 8000b42:	b086      	sub	sp, #24
 8000b44:	af00      	add	r7, sp, #0
 8000b46:	60f8      	str	r0, [r7, #12]
 8000b48:	60b9      	str	r1, [r7, #8]
 8000b4a:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000b4c:	2300      	movs	r3, #0
 8000b4e:	617b      	str	r3, [r7, #20]
 8000b50:	e00a      	b.n	8000b68 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8000b52:	f3af 8000 	nop.w
 8000b56:	4601      	mov	r1, r0
 8000b58:	68bb      	ldr	r3, [r7, #8]
 8000b5a:	1c5a      	adds	r2, r3, #1
 8000b5c:	60ba      	str	r2, [r7, #8]
 8000b5e:	b2ca      	uxtb	r2, r1
 8000b60:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000b62:	697b      	ldr	r3, [r7, #20]
 8000b64:	3301      	adds	r3, #1
 8000b66:	617b      	str	r3, [r7, #20]
 8000b68:	697a      	ldr	r2, [r7, #20]
 8000b6a:	687b      	ldr	r3, [r7, #4]
 8000b6c:	429a      	cmp	r2, r3
 8000b6e:	dbf0      	blt.n	8000b52 <_read+0x12>
  }

  return len;
 8000b70:	687b      	ldr	r3, [r7, #4]
}
 8000b72:	4618      	mov	r0, r3
 8000b74:	3718      	adds	r7, #24
 8000b76:	46bd      	mov	sp, r7
 8000b78:	bd80      	pop	{r7, pc}

08000b7a <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8000b7a:	b580      	push	{r7, lr}
 8000b7c:	b086      	sub	sp, #24
 8000b7e:	af00      	add	r7, sp, #0
 8000b80:	60f8      	str	r0, [r7, #12]
 8000b82:	60b9      	str	r1, [r7, #8]
 8000b84:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000b86:	2300      	movs	r3, #0
 8000b88:	617b      	str	r3, [r7, #20]
 8000b8a:	e009      	b.n	8000ba0 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8000b8c:	68bb      	ldr	r3, [r7, #8]
 8000b8e:	1c5a      	adds	r2, r3, #1
 8000b90:	60ba      	str	r2, [r7, #8]
 8000b92:	781b      	ldrb	r3, [r3, #0]
 8000b94:	4618      	mov	r0, r3
 8000b96:	f7ff fdc3 	bl	8000720 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000b9a:	697b      	ldr	r3, [r7, #20]
 8000b9c:	3301      	adds	r3, #1
 8000b9e:	617b      	str	r3, [r7, #20]
 8000ba0:	697a      	ldr	r2, [r7, #20]
 8000ba2:	687b      	ldr	r3, [r7, #4]
 8000ba4:	429a      	cmp	r2, r3
 8000ba6:	dbf1      	blt.n	8000b8c <_write+0x12>
  }
  return len;
 8000ba8:	687b      	ldr	r3, [r7, #4]
}
 8000baa:	4618      	mov	r0, r3
 8000bac:	3718      	adds	r7, #24
 8000bae:	46bd      	mov	sp, r7
 8000bb0:	bd80      	pop	{r7, pc}

08000bb2 <_close>:

int _close(int file)
{
 8000bb2:	b480      	push	{r7}
 8000bb4:	b083      	sub	sp, #12
 8000bb6:	af00      	add	r7, sp, #0
 8000bb8:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8000bba:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 8000bbe:	4618      	mov	r0, r3
 8000bc0:	370c      	adds	r7, #12
 8000bc2:	46bd      	mov	sp, r7
 8000bc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bc8:	4770      	bx	lr

08000bca <_fstat>:


int _fstat(int file, struct stat *st)
{
 8000bca:	b480      	push	{r7}
 8000bcc:	b083      	sub	sp, #12
 8000bce:	af00      	add	r7, sp, #0
 8000bd0:	6078      	str	r0, [r7, #4]
 8000bd2:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8000bd4:	683b      	ldr	r3, [r7, #0]
 8000bd6:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8000bda:	605a      	str	r2, [r3, #4]
  return 0;
 8000bdc:	2300      	movs	r3, #0
}
 8000bde:	4618      	mov	r0, r3
 8000be0:	370c      	adds	r7, #12
 8000be2:	46bd      	mov	sp, r7
 8000be4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000be8:	4770      	bx	lr

08000bea <_isatty>:

int _isatty(int file)
{
 8000bea:	b480      	push	{r7}
 8000bec:	b083      	sub	sp, #12
 8000bee:	af00      	add	r7, sp, #0
 8000bf0:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8000bf2:	2301      	movs	r3, #1
}
 8000bf4:	4618      	mov	r0, r3
 8000bf6:	370c      	adds	r7, #12
 8000bf8:	46bd      	mov	sp, r7
 8000bfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bfe:	4770      	bx	lr

08000c00 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8000c00:	b480      	push	{r7}
 8000c02:	b085      	sub	sp, #20
 8000c04:	af00      	add	r7, sp, #0
 8000c06:	60f8      	str	r0, [r7, #12]
 8000c08:	60b9      	str	r1, [r7, #8]
 8000c0a:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8000c0c:	2300      	movs	r3, #0
}
 8000c0e:	4618      	mov	r0, r3
 8000c10:	3714      	adds	r7, #20
 8000c12:	46bd      	mov	sp, r7
 8000c14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c18:	4770      	bx	lr
	...

08000c1c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000c1c:	b580      	push	{r7, lr}
 8000c1e:	b086      	sub	sp, #24
 8000c20:	af00      	add	r7, sp, #0
 8000c22:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000c24:	4a14      	ldr	r2, [pc, #80]	@ (8000c78 <_sbrk+0x5c>)
 8000c26:	4b15      	ldr	r3, [pc, #84]	@ (8000c7c <_sbrk+0x60>)
 8000c28:	1ad3      	subs	r3, r2, r3
 8000c2a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000c2c:	697b      	ldr	r3, [r7, #20]
 8000c2e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000c30:	4b13      	ldr	r3, [pc, #76]	@ (8000c80 <_sbrk+0x64>)
 8000c32:	681b      	ldr	r3, [r3, #0]
 8000c34:	2b00      	cmp	r3, #0
 8000c36:	d102      	bne.n	8000c3e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000c38:	4b11      	ldr	r3, [pc, #68]	@ (8000c80 <_sbrk+0x64>)
 8000c3a:	4a12      	ldr	r2, [pc, #72]	@ (8000c84 <_sbrk+0x68>)
 8000c3c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000c3e:	4b10      	ldr	r3, [pc, #64]	@ (8000c80 <_sbrk+0x64>)
 8000c40:	681a      	ldr	r2, [r3, #0]
 8000c42:	687b      	ldr	r3, [r7, #4]
 8000c44:	4413      	add	r3, r2
 8000c46:	693a      	ldr	r2, [r7, #16]
 8000c48:	429a      	cmp	r2, r3
 8000c4a:	d207      	bcs.n	8000c5c <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000c4c:	f005 fe28 	bl	80068a0 <__errno>
 8000c50:	4603      	mov	r3, r0
 8000c52:	220c      	movs	r2, #12
 8000c54:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000c56:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8000c5a:	e009      	b.n	8000c70 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000c5c:	4b08      	ldr	r3, [pc, #32]	@ (8000c80 <_sbrk+0x64>)
 8000c5e:	681b      	ldr	r3, [r3, #0]
 8000c60:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000c62:	4b07      	ldr	r3, [pc, #28]	@ (8000c80 <_sbrk+0x64>)
 8000c64:	681a      	ldr	r2, [r3, #0]
 8000c66:	687b      	ldr	r3, [r7, #4]
 8000c68:	4413      	add	r3, r2
 8000c6a:	4a05      	ldr	r2, [pc, #20]	@ (8000c80 <_sbrk+0x64>)
 8000c6c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000c6e:	68fb      	ldr	r3, [r7, #12]
}
 8000c70:	4618      	mov	r0, r3
 8000c72:	3718      	adds	r7, #24
 8000c74:	46bd      	mov	sp, r7
 8000c76:	bd80      	pop	{r7, pc}
 8000c78:	20020000 	.word	0x20020000
 8000c7c:	00000400 	.word	0x00000400
 8000c80:	20000674 	.word	0x20000674
 8000c84:	20003848 	.word	0x20003848

08000c88 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000c88:	b480      	push	{r7}
 8000c8a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000c8c:	4b06      	ldr	r3, [pc, #24]	@ (8000ca8 <SystemInit+0x20>)
 8000c8e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000c92:	4a05      	ldr	r2, [pc, #20]	@ (8000ca8 <SystemInit+0x20>)
 8000c94:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000c98:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000c9c:	bf00      	nop
 8000c9e:	46bd      	mov	sp, r7
 8000ca0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ca4:	4770      	bx	lr
 8000ca6:	bf00      	nop
 8000ca8:	e000ed00 	.word	0xe000ed00

08000cac <MX_USART2_UART_Init>:
UART_HandleTypeDef huart2;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8000cac:	b580      	push	{r7, lr}
 8000cae:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000cb0:	4b11      	ldr	r3, [pc, #68]	@ (8000cf8 <MX_USART2_UART_Init+0x4c>)
 8000cb2:	4a12      	ldr	r2, [pc, #72]	@ (8000cfc <MX_USART2_UART_Init+0x50>)
 8000cb4:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8000cb6:	4b10      	ldr	r3, [pc, #64]	@ (8000cf8 <MX_USART2_UART_Init+0x4c>)
 8000cb8:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000cbc:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000cbe:	4b0e      	ldr	r3, [pc, #56]	@ (8000cf8 <MX_USART2_UART_Init+0x4c>)
 8000cc0:	2200      	movs	r2, #0
 8000cc2:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000cc4:	4b0c      	ldr	r3, [pc, #48]	@ (8000cf8 <MX_USART2_UART_Init+0x4c>)
 8000cc6:	2200      	movs	r2, #0
 8000cc8:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000cca:	4b0b      	ldr	r3, [pc, #44]	@ (8000cf8 <MX_USART2_UART_Init+0x4c>)
 8000ccc:	2200      	movs	r2, #0
 8000cce:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000cd0:	4b09      	ldr	r3, [pc, #36]	@ (8000cf8 <MX_USART2_UART_Init+0x4c>)
 8000cd2:	220c      	movs	r2, #12
 8000cd4:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000cd6:	4b08      	ldr	r3, [pc, #32]	@ (8000cf8 <MX_USART2_UART_Init+0x4c>)
 8000cd8:	2200      	movs	r2, #0
 8000cda:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000cdc:	4b06      	ldr	r3, [pc, #24]	@ (8000cf8 <MX_USART2_UART_Init+0x4c>)
 8000cde:	2200      	movs	r2, #0
 8000ce0:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000ce2:	4805      	ldr	r0, [pc, #20]	@ (8000cf8 <MX_USART2_UART_Init+0x4c>)
 8000ce4:	f001 fc32 	bl	800254c <HAL_UART_Init>
 8000ce8:	4603      	mov	r3, r0
 8000cea:	2b00      	cmp	r3, #0
 8000cec:	d001      	beq.n	8000cf2 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8000cee:	f7ff fe40 	bl	8000972 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8000cf2:	bf00      	nop
 8000cf4:	bd80      	pop	{r7, pc}
 8000cf6:	bf00      	nop
 8000cf8:	20000678 	.word	0x20000678
 8000cfc:	40004400 	.word	0x40004400

08000d00 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8000d00:	b580      	push	{r7, lr}
 8000d02:	b08a      	sub	sp, #40	@ 0x28
 8000d04:	af00      	add	r7, sp, #0
 8000d06:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000d08:	f107 0314 	add.w	r3, r7, #20
 8000d0c:	2200      	movs	r2, #0
 8000d0e:	601a      	str	r2, [r3, #0]
 8000d10:	605a      	str	r2, [r3, #4]
 8000d12:	609a      	str	r2, [r3, #8]
 8000d14:	60da      	str	r2, [r3, #12]
 8000d16:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART2)
 8000d18:	687b      	ldr	r3, [r7, #4]
 8000d1a:	681b      	ldr	r3, [r3, #0]
 8000d1c:	4a1d      	ldr	r2, [pc, #116]	@ (8000d94 <HAL_UART_MspInit+0x94>)
 8000d1e:	4293      	cmp	r3, r2
 8000d20:	d133      	bne.n	8000d8a <HAL_UART_MspInit+0x8a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8000d22:	2300      	movs	r3, #0
 8000d24:	613b      	str	r3, [r7, #16]
 8000d26:	4b1c      	ldr	r3, [pc, #112]	@ (8000d98 <HAL_UART_MspInit+0x98>)
 8000d28:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000d2a:	4a1b      	ldr	r2, [pc, #108]	@ (8000d98 <HAL_UART_MspInit+0x98>)
 8000d2c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000d30:	6413      	str	r3, [r2, #64]	@ 0x40
 8000d32:	4b19      	ldr	r3, [pc, #100]	@ (8000d98 <HAL_UART_MspInit+0x98>)
 8000d34:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000d36:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000d3a:	613b      	str	r3, [r7, #16]
 8000d3c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000d3e:	2300      	movs	r3, #0
 8000d40:	60fb      	str	r3, [r7, #12]
 8000d42:	4b15      	ldr	r3, [pc, #84]	@ (8000d98 <HAL_UART_MspInit+0x98>)
 8000d44:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000d46:	4a14      	ldr	r2, [pc, #80]	@ (8000d98 <HAL_UART_MspInit+0x98>)
 8000d48:	f043 0301 	orr.w	r3, r3, #1
 8000d4c:	6313      	str	r3, [r2, #48]	@ 0x30
 8000d4e:	4b12      	ldr	r3, [pc, #72]	@ (8000d98 <HAL_UART_MspInit+0x98>)
 8000d50:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000d52:	f003 0301 	and.w	r3, r3, #1
 8000d56:	60fb      	str	r3, [r7, #12]
 8000d58:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8000d5a:	230c      	movs	r3, #12
 8000d5c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000d5e:	2302      	movs	r3, #2
 8000d60:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d62:	2300      	movs	r3, #0
 8000d64:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000d66:	2303      	movs	r3, #3
 8000d68:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8000d6a:	2307      	movs	r3, #7
 8000d6c:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000d6e:	f107 0314 	add.w	r3, r7, #20
 8000d72:	4619      	mov	r1, r3
 8000d74:	4809      	ldr	r0, [pc, #36]	@ (8000d9c <HAL_UART_MspInit+0x9c>)
 8000d76:	f000 f9f3 	bl	8001160 <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 5, 0);
 8000d7a:	2200      	movs	r2, #0
 8000d7c:	2105      	movs	r1, #5
 8000d7e:	2026      	movs	r0, #38	@ 0x26
 8000d80:	f000 f932 	bl	8000fe8 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8000d84:	2026      	movs	r0, #38	@ 0x26
 8000d86:	f000 f94b 	bl	8001020 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 8000d8a:	bf00      	nop
 8000d8c:	3728      	adds	r7, #40	@ 0x28
 8000d8e:	46bd      	mov	sp, r7
 8000d90:	bd80      	pop	{r7, pc}
 8000d92:	bf00      	nop
 8000d94:	40004400 	.word	0x40004400
 8000d98:	40023800 	.word	0x40023800
 8000d9c:	40020000 	.word	0x40020000

08000da0 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8000da0:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8000dd8 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8000da4:	f7ff ff70 	bl	8000c88 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8000da8:	480c      	ldr	r0, [pc, #48]	@ (8000ddc <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8000daa:	490d      	ldr	r1, [pc, #52]	@ (8000de0 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8000dac:	4a0d      	ldr	r2, [pc, #52]	@ (8000de4 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8000dae:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000db0:	e002      	b.n	8000db8 <LoopCopyDataInit>

08000db2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000db2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000db4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000db6:	3304      	adds	r3, #4

08000db8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000db8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000dba:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000dbc:	d3f9      	bcc.n	8000db2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000dbe:	4a0a      	ldr	r2, [pc, #40]	@ (8000de8 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8000dc0:	4c0a      	ldr	r4, [pc, #40]	@ (8000dec <LoopFillZerobss+0x22>)
  movs r3, #0
 8000dc2:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000dc4:	e001      	b.n	8000dca <LoopFillZerobss>

08000dc6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000dc6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000dc8:	3204      	adds	r2, #4

08000dca <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000dca:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000dcc:	d3fb      	bcc.n	8000dc6 <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 8000dce:	f005 fd6d 	bl	80068ac <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000dd2:	f7ff fd4f 	bl	8000874 <main>
  bx  lr    
 8000dd6:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8000dd8:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8000ddc:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000de0:	2000006c 	.word	0x2000006c
  ldr r2, =_sidata
 8000de4:	08006e60 	.word	0x08006e60
  ldr r2, =_sbss
 8000de8:	2000006c 	.word	0x2000006c
  ldr r4, =_ebss
 8000dec:	20003844 	.word	0x20003844

08000df0 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000df0:	e7fe      	b.n	8000df0 <ADC_IRQHandler>
	...

08000df4 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000df4:	b580      	push	{r7, lr}
 8000df6:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000df8:	4b0e      	ldr	r3, [pc, #56]	@ (8000e34 <HAL_Init+0x40>)
 8000dfa:	681b      	ldr	r3, [r3, #0]
 8000dfc:	4a0d      	ldr	r2, [pc, #52]	@ (8000e34 <HAL_Init+0x40>)
 8000dfe:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8000e02:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8000e04:	4b0b      	ldr	r3, [pc, #44]	@ (8000e34 <HAL_Init+0x40>)
 8000e06:	681b      	ldr	r3, [r3, #0]
 8000e08:	4a0a      	ldr	r2, [pc, #40]	@ (8000e34 <HAL_Init+0x40>)
 8000e0a:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8000e0e:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000e10:	4b08      	ldr	r3, [pc, #32]	@ (8000e34 <HAL_Init+0x40>)
 8000e12:	681b      	ldr	r3, [r3, #0]
 8000e14:	4a07      	ldr	r2, [pc, #28]	@ (8000e34 <HAL_Init+0x40>)
 8000e16:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000e1a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000e1c:	2003      	movs	r0, #3
 8000e1e:	f000 f8d8 	bl	8000fd2 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000e22:	200f      	movs	r0, #15
 8000e24:	f7ff fdd8 	bl	80009d8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000e28:	f7ff fdaa 	bl	8000980 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000e2c:	2300      	movs	r3, #0
}
 8000e2e:	4618      	mov	r0, r3
 8000e30:	bd80      	pop	{r7, pc}
 8000e32:	bf00      	nop
 8000e34:	40023c00 	.word	0x40023c00

08000e38 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000e38:	b480      	push	{r7}
 8000e3a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000e3c:	4b06      	ldr	r3, [pc, #24]	@ (8000e58 <HAL_IncTick+0x20>)
 8000e3e:	781b      	ldrb	r3, [r3, #0]
 8000e40:	461a      	mov	r2, r3
 8000e42:	4b06      	ldr	r3, [pc, #24]	@ (8000e5c <HAL_IncTick+0x24>)
 8000e44:	681b      	ldr	r3, [r3, #0]
 8000e46:	4413      	add	r3, r2
 8000e48:	4a04      	ldr	r2, [pc, #16]	@ (8000e5c <HAL_IncTick+0x24>)
 8000e4a:	6013      	str	r3, [r2, #0]
}
 8000e4c:	bf00      	nop
 8000e4e:	46bd      	mov	sp, r7
 8000e50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e54:	4770      	bx	lr
 8000e56:	bf00      	nop
 8000e58:	20000008 	.word	0x20000008
 8000e5c:	200006c0 	.word	0x200006c0

08000e60 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000e60:	b480      	push	{r7}
 8000e62:	af00      	add	r7, sp, #0
  return uwTick;
 8000e64:	4b03      	ldr	r3, [pc, #12]	@ (8000e74 <HAL_GetTick+0x14>)
 8000e66:	681b      	ldr	r3, [r3, #0]
}
 8000e68:	4618      	mov	r0, r3
 8000e6a:	46bd      	mov	sp, r7
 8000e6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e70:	4770      	bx	lr
 8000e72:	bf00      	nop
 8000e74:	200006c0 	.word	0x200006c0

08000e78 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000e78:	b480      	push	{r7}
 8000e7a:	b085      	sub	sp, #20
 8000e7c:	af00      	add	r7, sp, #0
 8000e7e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000e80:	687b      	ldr	r3, [r7, #4]
 8000e82:	f003 0307 	and.w	r3, r3, #7
 8000e86:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000e88:	4b0c      	ldr	r3, [pc, #48]	@ (8000ebc <__NVIC_SetPriorityGrouping+0x44>)
 8000e8a:	68db      	ldr	r3, [r3, #12]
 8000e8c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000e8e:	68ba      	ldr	r2, [r7, #8]
 8000e90:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8000e94:	4013      	ands	r3, r2
 8000e96:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000e98:	68fb      	ldr	r3, [r7, #12]
 8000e9a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000e9c:	68bb      	ldr	r3, [r7, #8]
 8000e9e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000ea0:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8000ea4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000ea8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000eaa:	4a04      	ldr	r2, [pc, #16]	@ (8000ebc <__NVIC_SetPriorityGrouping+0x44>)
 8000eac:	68bb      	ldr	r3, [r7, #8]
 8000eae:	60d3      	str	r3, [r2, #12]
}
 8000eb0:	bf00      	nop
 8000eb2:	3714      	adds	r7, #20
 8000eb4:	46bd      	mov	sp, r7
 8000eb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000eba:	4770      	bx	lr
 8000ebc:	e000ed00 	.word	0xe000ed00

08000ec0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000ec0:	b480      	push	{r7}
 8000ec2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000ec4:	4b04      	ldr	r3, [pc, #16]	@ (8000ed8 <__NVIC_GetPriorityGrouping+0x18>)
 8000ec6:	68db      	ldr	r3, [r3, #12]
 8000ec8:	0a1b      	lsrs	r3, r3, #8
 8000eca:	f003 0307 	and.w	r3, r3, #7
}
 8000ece:	4618      	mov	r0, r3
 8000ed0:	46bd      	mov	sp, r7
 8000ed2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ed6:	4770      	bx	lr
 8000ed8:	e000ed00 	.word	0xe000ed00

08000edc <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000edc:	b480      	push	{r7}
 8000ede:	b083      	sub	sp, #12
 8000ee0:	af00      	add	r7, sp, #0
 8000ee2:	4603      	mov	r3, r0
 8000ee4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000ee6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000eea:	2b00      	cmp	r3, #0
 8000eec:	db0b      	blt.n	8000f06 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000eee:	79fb      	ldrb	r3, [r7, #7]
 8000ef0:	f003 021f 	and.w	r2, r3, #31
 8000ef4:	4907      	ldr	r1, [pc, #28]	@ (8000f14 <__NVIC_EnableIRQ+0x38>)
 8000ef6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000efa:	095b      	lsrs	r3, r3, #5
 8000efc:	2001      	movs	r0, #1
 8000efe:	fa00 f202 	lsl.w	r2, r0, r2
 8000f02:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8000f06:	bf00      	nop
 8000f08:	370c      	adds	r7, #12
 8000f0a:	46bd      	mov	sp, r7
 8000f0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f10:	4770      	bx	lr
 8000f12:	bf00      	nop
 8000f14:	e000e100 	.word	0xe000e100

08000f18 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000f18:	b480      	push	{r7}
 8000f1a:	b083      	sub	sp, #12
 8000f1c:	af00      	add	r7, sp, #0
 8000f1e:	4603      	mov	r3, r0
 8000f20:	6039      	str	r1, [r7, #0]
 8000f22:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000f24:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000f28:	2b00      	cmp	r3, #0
 8000f2a:	db0a      	blt.n	8000f42 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000f2c:	683b      	ldr	r3, [r7, #0]
 8000f2e:	b2da      	uxtb	r2, r3
 8000f30:	490c      	ldr	r1, [pc, #48]	@ (8000f64 <__NVIC_SetPriority+0x4c>)
 8000f32:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000f36:	0112      	lsls	r2, r2, #4
 8000f38:	b2d2      	uxtb	r2, r2
 8000f3a:	440b      	add	r3, r1
 8000f3c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000f40:	e00a      	b.n	8000f58 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000f42:	683b      	ldr	r3, [r7, #0]
 8000f44:	b2da      	uxtb	r2, r3
 8000f46:	4908      	ldr	r1, [pc, #32]	@ (8000f68 <__NVIC_SetPriority+0x50>)
 8000f48:	79fb      	ldrb	r3, [r7, #7]
 8000f4a:	f003 030f 	and.w	r3, r3, #15
 8000f4e:	3b04      	subs	r3, #4
 8000f50:	0112      	lsls	r2, r2, #4
 8000f52:	b2d2      	uxtb	r2, r2
 8000f54:	440b      	add	r3, r1
 8000f56:	761a      	strb	r2, [r3, #24]
}
 8000f58:	bf00      	nop
 8000f5a:	370c      	adds	r7, #12
 8000f5c:	46bd      	mov	sp, r7
 8000f5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f62:	4770      	bx	lr
 8000f64:	e000e100 	.word	0xe000e100
 8000f68:	e000ed00 	.word	0xe000ed00

08000f6c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000f6c:	b480      	push	{r7}
 8000f6e:	b089      	sub	sp, #36	@ 0x24
 8000f70:	af00      	add	r7, sp, #0
 8000f72:	60f8      	str	r0, [r7, #12]
 8000f74:	60b9      	str	r1, [r7, #8]
 8000f76:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000f78:	68fb      	ldr	r3, [r7, #12]
 8000f7a:	f003 0307 	and.w	r3, r3, #7
 8000f7e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000f80:	69fb      	ldr	r3, [r7, #28]
 8000f82:	f1c3 0307 	rsb	r3, r3, #7
 8000f86:	2b04      	cmp	r3, #4
 8000f88:	bf28      	it	cs
 8000f8a:	2304      	movcs	r3, #4
 8000f8c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000f8e:	69fb      	ldr	r3, [r7, #28]
 8000f90:	3304      	adds	r3, #4
 8000f92:	2b06      	cmp	r3, #6
 8000f94:	d902      	bls.n	8000f9c <NVIC_EncodePriority+0x30>
 8000f96:	69fb      	ldr	r3, [r7, #28]
 8000f98:	3b03      	subs	r3, #3
 8000f9a:	e000      	b.n	8000f9e <NVIC_EncodePriority+0x32>
 8000f9c:	2300      	movs	r3, #0
 8000f9e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000fa0:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8000fa4:	69bb      	ldr	r3, [r7, #24]
 8000fa6:	fa02 f303 	lsl.w	r3, r2, r3
 8000faa:	43da      	mvns	r2, r3
 8000fac:	68bb      	ldr	r3, [r7, #8]
 8000fae:	401a      	ands	r2, r3
 8000fb0:	697b      	ldr	r3, [r7, #20]
 8000fb2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000fb4:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8000fb8:	697b      	ldr	r3, [r7, #20]
 8000fba:	fa01 f303 	lsl.w	r3, r1, r3
 8000fbe:	43d9      	mvns	r1, r3
 8000fc0:	687b      	ldr	r3, [r7, #4]
 8000fc2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000fc4:	4313      	orrs	r3, r2
         );
}
 8000fc6:	4618      	mov	r0, r3
 8000fc8:	3724      	adds	r7, #36	@ 0x24
 8000fca:	46bd      	mov	sp, r7
 8000fcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fd0:	4770      	bx	lr

08000fd2 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000fd2:	b580      	push	{r7, lr}
 8000fd4:	b082      	sub	sp, #8
 8000fd6:	af00      	add	r7, sp, #0
 8000fd8:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000fda:	6878      	ldr	r0, [r7, #4]
 8000fdc:	f7ff ff4c 	bl	8000e78 <__NVIC_SetPriorityGrouping>
}
 8000fe0:	bf00      	nop
 8000fe2:	3708      	adds	r7, #8
 8000fe4:	46bd      	mov	sp, r7
 8000fe6:	bd80      	pop	{r7, pc}

08000fe8 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000fe8:	b580      	push	{r7, lr}
 8000fea:	b086      	sub	sp, #24
 8000fec:	af00      	add	r7, sp, #0
 8000fee:	4603      	mov	r3, r0
 8000ff0:	60b9      	str	r1, [r7, #8]
 8000ff2:	607a      	str	r2, [r7, #4]
 8000ff4:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000ff6:	2300      	movs	r3, #0
 8000ff8:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000ffa:	f7ff ff61 	bl	8000ec0 <__NVIC_GetPriorityGrouping>
 8000ffe:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001000:	687a      	ldr	r2, [r7, #4]
 8001002:	68b9      	ldr	r1, [r7, #8]
 8001004:	6978      	ldr	r0, [r7, #20]
 8001006:	f7ff ffb1 	bl	8000f6c <NVIC_EncodePriority>
 800100a:	4602      	mov	r2, r0
 800100c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001010:	4611      	mov	r1, r2
 8001012:	4618      	mov	r0, r3
 8001014:	f7ff ff80 	bl	8000f18 <__NVIC_SetPriority>
}
 8001018:	bf00      	nop
 800101a:	3718      	adds	r7, #24
 800101c:	46bd      	mov	sp, r7
 800101e:	bd80      	pop	{r7, pc}

08001020 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001020:	b580      	push	{r7, lr}
 8001022:	b082      	sub	sp, #8
 8001024:	af00      	add	r7, sp, #0
 8001026:	4603      	mov	r3, r0
 8001028:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800102a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800102e:	4618      	mov	r0, r3
 8001030:	f7ff ff54 	bl	8000edc <__NVIC_EnableIRQ>
}
 8001034:	bf00      	nop
 8001036:	3708      	adds	r7, #8
 8001038:	46bd      	mov	sp, r7
 800103a:	bd80      	pop	{r7, pc}

0800103c <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 800103c:	b580      	push	{r7, lr}
 800103e:	b084      	sub	sp, #16
 8001040:	af00      	add	r7, sp, #0
 8001042:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8001044:	687b      	ldr	r3, [r7, #4]
 8001046:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001048:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 800104a:	f7ff ff09 	bl	8000e60 <HAL_GetTick>
 800104e:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001050:	687b      	ldr	r3, [r7, #4]
 8001052:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8001056:	b2db      	uxtb	r3, r3
 8001058:	2b02      	cmp	r3, #2
 800105a:	d008      	beq.n	800106e <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800105c:	687b      	ldr	r3, [r7, #4]
 800105e:	2280      	movs	r2, #128	@ 0x80
 8001060:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001062:	687b      	ldr	r3, [r7, #4]
 8001064:	2200      	movs	r2, #0
 8001066:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 800106a:	2301      	movs	r3, #1
 800106c:	e052      	b.n	8001114 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800106e:	687b      	ldr	r3, [r7, #4]
 8001070:	681b      	ldr	r3, [r3, #0]
 8001072:	681a      	ldr	r2, [r3, #0]
 8001074:	687b      	ldr	r3, [r7, #4]
 8001076:	681b      	ldr	r3, [r3, #0]
 8001078:	f022 0216 	bic.w	r2, r2, #22
 800107c:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 800107e:	687b      	ldr	r3, [r7, #4]
 8001080:	681b      	ldr	r3, [r3, #0]
 8001082:	695a      	ldr	r2, [r3, #20]
 8001084:	687b      	ldr	r3, [r7, #4]
 8001086:	681b      	ldr	r3, [r3, #0]
 8001088:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800108c:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800108e:	687b      	ldr	r3, [r7, #4]
 8001090:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001092:	2b00      	cmp	r3, #0
 8001094:	d103      	bne.n	800109e <HAL_DMA_Abort+0x62>
 8001096:	687b      	ldr	r3, [r7, #4]
 8001098:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800109a:	2b00      	cmp	r3, #0
 800109c:	d007      	beq.n	80010ae <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 800109e:	687b      	ldr	r3, [r7, #4]
 80010a0:	681b      	ldr	r3, [r3, #0]
 80010a2:	681a      	ldr	r2, [r3, #0]
 80010a4:	687b      	ldr	r3, [r7, #4]
 80010a6:	681b      	ldr	r3, [r3, #0]
 80010a8:	f022 0208 	bic.w	r2, r2, #8
 80010ac:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80010ae:	687b      	ldr	r3, [r7, #4]
 80010b0:	681b      	ldr	r3, [r3, #0]
 80010b2:	681a      	ldr	r2, [r3, #0]
 80010b4:	687b      	ldr	r3, [r7, #4]
 80010b6:	681b      	ldr	r3, [r3, #0]
 80010b8:	f022 0201 	bic.w	r2, r2, #1
 80010bc:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80010be:	e013      	b.n	80010e8 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80010c0:	f7ff fece 	bl	8000e60 <HAL_GetTick>
 80010c4:	4602      	mov	r2, r0
 80010c6:	68bb      	ldr	r3, [r7, #8]
 80010c8:	1ad3      	subs	r3, r2, r3
 80010ca:	2b05      	cmp	r3, #5
 80010cc:	d90c      	bls.n	80010e8 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80010ce:	687b      	ldr	r3, [r7, #4]
 80010d0:	2220      	movs	r2, #32
 80010d2:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 80010d4:	687b      	ldr	r3, [r7, #4]
 80010d6:	2203      	movs	r2, #3
 80010d8:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80010dc:	687b      	ldr	r3, [r7, #4]
 80010de:	2200      	movs	r2, #0
 80010e0:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        
        return HAL_TIMEOUT;
 80010e4:	2303      	movs	r3, #3
 80010e6:	e015      	b.n	8001114 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80010e8:	687b      	ldr	r3, [r7, #4]
 80010ea:	681b      	ldr	r3, [r3, #0]
 80010ec:	681b      	ldr	r3, [r3, #0]
 80010ee:	f003 0301 	and.w	r3, r3, #1
 80010f2:	2b00      	cmp	r3, #0
 80010f4:	d1e4      	bne.n	80010c0 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80010f6:	687b      	ldr	r3, [r7, #4]
 80010f8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80010fa:	223f      	movs	r2, #63	@ 0x3f
 80010fc:	409a      	lsls	r2, r3
 80010fe:	68fb      	ldr	r3, [r7, #12]
 8001100:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8001102:	687b      	ldr	r3, [r7, #4]
 8001104:	2201      	movs	r2, #1
 8001106:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800110a:	687b      	ldr	r3, [r7, #4]
 800110c:	2200      	movs	r2, #0
 800110e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }
  return HAL_OK;
 8001112:	2300      	movs	r3, #0
}
 8001114:	4618      	mov	r0, r3
 8001116:	3710      	adds	r7, #16
 8001118:	46bd      	mov	sp, r7
 800111a:	bd80      	pop	{r7, pc}

0800111c <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 800111c:	b480      	push	{r7}
 800111e:	b083      	sub	sp, #12
 8001120:	af00      	add	r7, sp, #0
 8001122:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001124:	687b      	ldr	r3, [r7, #4]
 8001126:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 800112a:	b2db      	uxtb	r3, r3
 800112c:	2b02      	cmp	r3, #2
 800112e:	d004      	beq.n	800113a <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001130:	687b      	ldr	r3, [r7, #4]
 8001132:	2280      	movs	r2, #128	@ 0x80
 8001134:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 8001136:	2301      	movs	r3, #1
 8001138:	e00c      	b.n	8001154 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 800113a:	687b      	ldr	r3, [r7, #4]
 800113c:	2205      	movs	r2, #5
 800113e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8001142:	687b      	ldr	r3, [r7, #4]
 8001144:	681b      	ldr	r3, [r3, #0]
 8001146:	681a      	ldr	r2, [r3, #0]
 8001148:	687b      	ldr	r3, [r7, #4]
 800114a:	681b      	ldr	r3, [r3, #0]
 800114c:	f022 0201 	bic.w	r2, r2, #1
 8001150:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8001152:	2300      	movs	r3, #0
}
 8001154:	4618      	mov	r0, r3
 8001156:	370c      	adds	r7, #12
 8001158:	46bd      	mov	sp, r7
 800115a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800115e:	4770      	bx	lr

08001160 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001160:	b480      	push	{r7}
 8001162:	b089      	sub	sp, #36	@ 0x24
 8001164:	af00      	add	r7, sp, #0
 8001166:	6078      	str	r0, [r7, #4]
 8001168:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800116a:	2300      	movs	r3, #0
 800116c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800116e:	2300      	movs	r3, #0
 8001170:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8001172:	2300      	movs	r3, #0
 8001174:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001176:	2300      	movs	r3, #0
 8001178:	61fb      	str	r3, [r7, #28]
 800117a:	e165      	b.n	8001448 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 800117c:	2201      	movs	r2, #1
 800117e:	69fb      	ldr	r3, [r7, #28]
 8001180:	fa02 f303 	lsl.w	r3, r2, r3
 8001184:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001186:	683b      	ldr	r3, [r7, #0]
 8001188:	681b      	ldr	r3, [r3, #0]
 800118a:	697a      	ldr	r2, [r7, #20]
 800118c:	4013      	ands	r3, r2
 800118e:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8001190:	693a      	ldr	r2, [r7, #16]
 8001192:	697b      	ldr	r3, [r7, #20]
 8001194:	429a      	cmp	r2, r3
 8001196:	f040 8154 	bne.w	8001442 <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800119a:	683b      	ldr	r3, [r7, #0]
 800119c:	685b      	ldr	r3, [r3, #4]
 800119e:	f003 0303 	and.w	r3, r3, #3
 80011a2:	2b01      	cmp	r3, #1
 80011a4:	d005      	beq.n	80011b2 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80011a6:	683b      	ldr	r3, [r7, #0]
 80011a8:	685b      	ldr	r3, [r3, #4]
 80011aa:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80011ae:	2b02      	cmp	r3, #2
 80011b0:	d130      	bne.n	8001214 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80011b2:	687b      	ldr	r3, [r7, #4]
 80011b4:	689b      	ldr	r3, [r3, #8]
 80011b6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80011b8:	69fb      	ldr	r3, [r7, #28]
 80011ba:	005b      	lsls	r3, r3, #1
 80011bc:	2203      	movs	r2, #3
 80011be:	fa02 f303 	lsl.w	r3, r2, r3
 80011c2:	43db      	mvns	r3, r3
 80011c4:	69ba      	ldr	r2, [r7, #24]
 80011c6:	4013      	ands	r3, r2
 80011c8:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80011ca:	683b      	ldr	r3, [r7, #0]
 80011cc:	68da      	ldr	r2, [r3, #12]
 80011ce:	69fb      	ldr	r3, [r7, #28]
 80011d0:	005b      	lsls	r3, r3, #1
 80011d2:	fa02 f303 	lsl.w	r3, r2, r3
 80011d6:	69ba      	ldr	r2, [r7, #24]
 80011d8:	4313      	orrs	r3, r2
 80011da:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80011dc:	687b      	ldr	r3, [r7, #4]
 80011de:	69ba      	ldr	r2, [r7, #24]
 80011e0:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80011e2:	687b      	ldr	r3, [r7, #4]
 80011e4:	685b      	ldr	r3, [r3, #4]
 80011e6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80011e8:	2201      	movs	r2, #1
 80011ea:	69fb      	ldr	r3, [r7, #28]
 80011ec:	fa02 f303 	lsl.w	r3, r2, r3
 80011f0:	43db      	mvns	r3, r3
 80011f2:	69ba      	ldr	r2, [r7, #24]
 80011f4:	4013      	ands	r3, r2
 80011f6:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80011f8:	683b      	ldr	r3, [r7, #0]
 80011fa:	685b      	ldr	r3, [r3, #4]
 80011fc:	091b      	lsrs	r3, r3, #4
 80011fe:	f003 0201 	and.w	r2, r3, #1
 8001202:	69fb      	ldr	r3, [r7, #28]
 8001204:	fa02 f303 	lsl.w	r3, r2, r3
 8001208:	69ba      	ldr	r2, [r7, #24]
 800120a:	4313      	orrs	r3, r2
 800120c:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800120e:	687b      	ldr	r3, [r7, #4]
 8001210:	69ba      	ldr	r2, [r7, #24]
 8001212:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001214:	683b      	ldr	r3, [r7, #0]
 8001216:	685b      	ldr	r3, [r3, #4]
 8001218:	f003 0303 	and.w	r3, r3, #3
 800121c:	2b03      	cmp	r3, #3
 800121e:	d017      	beq.n	8001250 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001220:	687b      	ldr	r3, [r7, #4]
 8001222:	68db      	ldr	r3, [r3, #12]
 8001224:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8001226:	69fb      	ldr	r3, [r7, #28]
 8001228:	005b      	lsls	r3, r3, #1
 800122a:	2203      	movs	r2, #3
 800122c:	fa02 f303 	lsl.w	r3, r2, r3
 8001230:	43db      	mvns	r3, r3
 8001232:	69ba      	ldr	r2, [r7, #24]
 8001234:	4013      	ands	r3, r2
 8001236:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001238:	683b      	ldr	r3, [r7, #0]
 800123a:	689a      	ldr	r2, [r3, #8]
 800123c:	69fb      	ldr	r3, [r7, #28]
 800123e:	005b      	lsls	r3, r3, #1
 8001240:	fa02 f303 	lsl.w	r3, r2, r3
 8001244:	69ba      	ldr	r2, [r7, #24]
 8001246:	4313      	orrs	r3, r2
 8001248:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800124a:	687b      	ldr	r3, [r7, #4]
 800124c:	69ba      	ldr	r2, [r7, #24]
 800124e:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001250:	683b      	ldr	r3, [r7, #0]
 8001252:	685b      	ldr	r3, [r3, #4]
 8001254:	f003 0303 	and.w	r3, r3, #3
 8001258:	2b02      	cmp	r3, #2
 800125a:	d123      	bne.n	80012a4 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800125c:	69fb      	ldr	r3, [r7, #28]
 800125e:	08da      	lsrs	r2, r3, #3
 8001260:	687b      	ldr	r3, [r7, #4]
 8001262:	3208      	adds	r2, #8
 8001264:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001268:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800126a:	69fb      	ldr	r3, [r7, #28]
 800126c:	f003 0307 	and.w	r3, r3, #7
 8001270:	009b      	lsls	r3, r3, #2
 8001272:	220f      	movs	r2, #15
 8001274:	fa02 f303 	lsl.w	r3, r2, r3
 8001278:	43db      	mvns	r3, r3
 800127a:	69ba      	ldr	r2, [r7, #24]
 800127c:	4013      	ands	r3, r2
 800127e:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8001280:	683b      	ldr	r3, [r7, #0]
 8001282:	691a      	ldr	r2, [r3, #16]
 8001284:	69fb      	ldr	r3, [r7, #28]
 8001286:	f003 0307 	and.w	r3, r3, #7
 800128a:	009b      	lsls	r3, r3, #2
 800128c:	fa02 f303 	lsl.w	r3, r2, r3
 8001290:	69ba      	ldr	r2, [r7, #24]
 8001292:	4313      	orrs	r3, r2
 8001294:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8001296:	69fb      	ldr	r3, [r7, #28]
 8001298:	08da      	lsrs	r2, r3, #3
 800129a:	687b      	ldr	r3, [r7, #4]
 800129c:	3208      	adds	r2, #8
 800129e:	69b9      	ldr	r1, [r7, #24]
 80012a0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80012a4:	687b      	ldr	r3, [r7, #4]
 80012a6:	681b      	ldr	r3, [r3, #0]
 80012a8:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80012aa:	69fb      	ldr	r3, [r7, #28]
 80012ac:	005b      	lsls	r3, r3, #1
 80012ae:	2203      	movs	r2, #3
 80012b0:	fa02 f303 	lsl.w	r3, r2, r3
 80012b4:	43db      	mvns	r3, r3
 80012b6:	69ba      	ldr	r2, [r7, #24]
 80012b8:	4013      	ands	r3, r2
 80012ba:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80012bc:	683b      	ldr	r3, [r7, #0]
 80012be:	685b      	ldr	r3, [r3, #4]
 80012c0:	f003 0203 	and.w	r2, r3, #3
 80012c4:	69fb      	ldr	r3, [r7, #28]
 80012c6:	005b      	lsls	r3, r3, #1
 80012c8:	fa02 f303 	lsl.w	r3, r2, r3
 80012cc:	69ba      	ldr	r2, [r7, #24]
 80012ce:	4313      	orrs	r3, r2
 80012d0:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80012d2:	687b      	ldr	r3, [r7, #4]
 80012d4:	69ba      	ldr	r2, [r7, #24]
 80012d6:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80012d8:	683b      	ldr	r3, [r7, #0]
 80012da:	685b      	ldr	r3, [r3, #4]
 80012dc:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80012e0:	2b00      	cmp	r3, #0
 80012e2:	f000 80ae 	beq.w	8001442 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80012e6:	2300      	movs	r3, #0
 80012e8:	60fb      	str	r3, [r7, #12]
 80012ea:	4b5d      	ldr	r3, [pc, #372]	@ (8001460 <HAL_GPIO_Init+0x300>)
 80012ec:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80012ee:	4a5c      	ldr	r2, [pc, #368]	@ (8001460 <HAL_GPIO_Init+0x300>)
 80012f0:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80012f4:	6453      	str	r3, [r2, #68]	@ 0x44
 80012f6:	4b5a      	ldr	r3, [pc, #360]	@ (8001460 <HAL_GPIO_Init+0x300>)
 80012f8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80012fa:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80012fe:	60fb      	str	r3, [r7, #12]
 8001300:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8001302:	4a58      	ldr	r2, [pc, #352]	@ (8001464 <HAL_GPIO_Init+0x304>)
 8001304:	69fb      	ldr	r3, [r7, #28]
 8001306:	089b      	lsrs	r3, r3, #2
 8001308:	3302      	adds	r3, #2
 800130a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800130e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8001310:	69fb      	ldr	r3, [r7, #28]
 8001312:	f003 0303 	and.w	r3, r3, #3
 8001316:	009b      	lsls	r3, r3, #2
 8001318:	220f      	movs	r2, #15
 800131a:	fa02 f303 	lsl.w	r3, r2, r3
 800131e:	43db      	mvns	r3, r3
 8001320:	69ba      	ldr	r2, [r7, #24]
 8001322:	4013      	ands	r3, r2
 8001324:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8001326:	687b      	ldr	r3, [r7, #4]
 8001328:	4a4f      	ldr	r2, [pc, #316]	@ (8001468 <HAL_GPIO_Init+0x308>)
 800132a:	4293      	cmp	r3, r2
 800132c:	d025      	beq.n	800137a <HAL_GPIO_Init+0x21a>
 800132e:	687b      	ldr	r3, [r7, #4]
 8001330:	4a4e      	ldr	r2, [pc, #312]	@ (800146c <HAL_GPIO_Init+0x30c>)
 8001332:	4293      	cmp	r3, r2
 8001334:	d01f      	beq.n	8001376 <HAL_GPIO_Init+0x216>
 8001336:	687b      	ldr	r3, [r7, #4]
 8001338:	4a4d      	ldr	r2, [pc, #308]	@ (8001470 <HAL_GPIO_Init+0x310>)
 800133a:	4293      	cmp	r3, r2
 800133c:	d019      	beq.n	8001372 <HAL_GPIO_Init+0x212>
 800133e:	687b      	ldr	r3, [r7, #4]
 8001340:	4a4c      	ldr	r2, [pc, #304]	@ (8001474 <HAL_GPIO_Init+0x314>)
 8001342:	4293      	cmp	r3, r2
 8001344:	d013      	beq.n	800136e <HAL_GPIO_Init+0x20e>
 8001346:	687b      	ldr	r3, [r7, #4]
 8001348:	4a4b      	ldr	r2, [pc, #300]	@ (8001478 <HAL_GPIO_Init+0x318>)
 800134a:	4293      	cmp	r3, r2
 800134c:	d00d      	beq.n	800136a <HAL_GPIO_Init+0x20a>
 800134e:	687b      	ldr	r3, [r7, #4]
 8001350:	4a4a      	ldr	r2, [pc, #296]	@ (800147c <HAL_GPIO_Init+0x31c>)
 8001352:	4293      	cmp	r3, r2
 8001354:	d007      	beq.n	8001366 <HAL_GPIO_Init+0x206>
 8001356:	687b      	ldr	r3, [r7, #4]
 8001358:	4a49      	ldr	r2, [pc, #292]	@ (8001480 <HAL_GPIO_Init+0x320>)
 800135a:	4293      	cmp	r3, r2
 800135c:	d101      	bne.n	8001362 <HAL_GPIO_Init+0x202>
 800135e:	2306      	movs	r3, #6
 8001360:	e00c      	b.n	800137c <HAL_GPIO_Init+0x21c>
 8001362:	2307      	movs	r3, #7
 8001364:	e00a      	b.n	800137c <HAL_GPIO_Init+0x21c>
 8001366:	2305      	movs	r3, #5
 8001368:	e008      	b.n	800137c <HAL_GPIO_Init+0x21c>
 800136a:	2304      	movs	r3, #4
 800136c:	e006      	b.n	800137c <HAL_GPIO_Init+0x21c>
 800136e:	2303      	movs	r3, #3
 8001370:	e004      	b.n	800137c <HAL_GPIO_Init+0x21c>
 8001372:	2302      	movs	r3, #2
 8001374:	e002      	b.n	800137c <HAL_GPIO_Init+0x21c>
 8001376:	2301      	movs	r3, #1
 8001378:	e000      	b.n	800137c <HAL_GPIO_Init+0x21c>
 800137a:	2300      	movs	r3, #0
 800137c:	69fa      	ldr	r2, [r7, #28]
 800137e:	f002 0203 	and.w	r2, r2, #3
 8001382:	0092      	lsls	r2, r2, #2
 8001384:	4093      	lsls	r3, r2
 8001386:	69ba      	ldr	r2, [r7, #24]
 8001388:	4313      	orrs	r3, r2
 800138a:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800138c:	4935      	ldr	r1, [pc, #212]	@ (8001464 <HAL_GPIO_Init+0x304>)
 800138e:	69fb      	ldr	r3, [r7, #28]
 8001390:	089b      	lsrs	r3, r3, #2
 8001392:	3302      	adds	r3, #2
 8001394:	69ba      	ldr	r2, [r7, #24]
 8001396:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800139a:	4b3a      	ldr	r3, [pc, #232]	@ (8001484 <HAL_GPIO_Init+0x324>)
 800139c:	689b      	ldr	r3, [r3, #8]
 800139e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80013a0:	693b      	ldr	r3, [r7, #16]
 80013a2:	43db      	mvns	r3, r3
 80013a4:	69ba      	ldr	r2, [r7, #24]
 80013a6:	4013      	ands	r3, r2
 80013a8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80013aa:	683b      	ldr	r3, [r7, #0]
 80013ac:	685b      	ldr	r3, [r3, #4]
 80013ae:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80013b2:	2b00      	cmp	r3, #0
 80013b4:	d003      	beq.n	80013be <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 80013b6:	69ba      	ldr	r2, [r7, #24]
 80013b8:	693b      	ldr	r3, [r7, #16]
 80013ba:	4313      	orrs	r3, r2
 80013bc:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80013be:	4a31      	ldr	r2, [pc, #196]	@ (8001484 <HAL_GPIO_Init+0x324>)
 80013c0:	69bb      	ldr	r3, [r7, #24]
 80013c2:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80013c4:	4b2f      	ldr	r3, [pc, #188]	@ (8001484 <HAL_GPIO_Init+0x324>)
 80013c6:	68db      	ldr	r3, [r3, #12]
 80013c8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80013ca:	693b      	ldr	r3, [r7, #16]
 80013cc:	43db      	mvns	r3, r3
 80013ce:	69ba      	ldr	r2, [r7, #24]
 80013d0:	4013      	ands	r3, r2
 80013d2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80013d4:	683b      	ldr	r3, [r7, #0]
 80013d6:	685b      	ldr	r3, [r3, #4]
 80013d8:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80013dc:	2b00      	cmp	r3, #0
 80013de:	d003      	beq.n	80013e8 <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 80013e0:	69ba      	ldr	r2, [r7, #24]
 80013e2:	693b      	ldr	r3, [r7, #16]
 80013e4:	4313      	orrs	r3, r2
 80013e6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80013e8:	4a26      	ldr	r2, [pc, #152]	@ (8001484 <HAL_GPIO_Init+0x324>)
 80013ea:	69bb      	ldr	r3, [r7, #24]
 80013ec:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80013ee:	4b25      	ldr	r3, [pc, #148]	@ (8001484 <HAL_GPIO_Init+0x324>)
 80013f0:	685b      	ldr	r3, [r3, #4]
 80013f2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80013f4:	693b      	ldr	r3, [r7, #16]
 80013f6:	43db      	mvns	r3, r3
 80013f8:	69ba      	ldr	r2, [r7, #24]
 80013fa:	4013      	ands	r3, r2
 80013fc:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80013fe:	683b      	ldr	r3, [r7, #0]
 8001400:	685b      	ldr	r3, [r3, #4]
 8001402:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001406:	2b00      	cmp	r3, #0
 8001408:	d003      	beq.n	8001412 <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 800140a:	69ba      	ldr	r2, [r7, #24]
 800140c:	693b      	ldr	r3, [r7, #16]
 800140e:	4313      	orrs	r3, r2
 8001410:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8001412:	4a1c      	ldr	r2, [pc, #112]	@ (8001484 <HAL_GPIO_Init+0x324>)
 8001414:	69bb      	ldr	r3, [r7, #24]
 8001416:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001418:	4b1a      	ldr	r3, [pc, #104]	@ (8001484 <HAL_GPIO_Init+0x324>)
 800141a:	681b      	ldr	r3, [r3, #0]
 800141c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800141e:	693b      	ldr	r3, [r7, #16]
 8001420:	43db      	mvns	r3, r3
 8001422:	69ba      	ldr	r2, [r7, #24]
 8001424:	4013      	ands	r3, r2
 8001426:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001428:	683b      	ldr	r3, [r7, #0]
 800142a:	685b      	ldr	r3, [r3, #4]
 800142c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001430:	2b00      	cmp	r3, #0
 8001432:	d003      	beq.n	800143c <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8001434:	69ba      	ldr	r2, [r7, #24]
 8001436:	693b      	ldr	r3, [r7, #16]
 8001438:	4313      	orrs	r3, r2
 800143a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 800143c:	4a11      	ldr	r2, [pc, #68]	@ (8001484 <HAL_GPIO_Init+0x324>)
 800143e:	69bb      	ldr	r3, [r7, #24]
 8001440:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001442:	69fb      	ldr	r3, [r7, #28]
 8001444:	3301      	adds	r3, #1
 8001446:	61fb      	str	r3, [r7, #28]
 8001448:	69fb      	ldr	r3, [r7, #28]
 800144a:	2b0f      	cmp	r3, #15
 800144c:	f67f ae96 	bls.w	800117c <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8001450:	bf00      	nop
 8001452:	bf00      	nop
 8001454:	3724      	adds	r7, #36	@ 0x24
 8001456:	46bd      	mov	sp, r7
 8001458:	f85d 7b04 	ldr.w	r7, [sp], #4
 800145c:	4770      	bx	lr
 800145e:	bf00      	nop
 8001460:	40023800 	.word	0x40023800
 8001464:	40013800 	.word	0x40013800
 8001468:	40020000 	.word	0x40020000
 800146c:	40020400 	.word	0x40020400
 8001470:	40020800 	.word	0x40020800
 8001474:	40020c00 	.word	0x40020c00
 8001478:	40021000 	.word	0x40021000
 800147c:	40021400 	.word	0x40021400
 8001480:	40021800 	.word	0x40021800
 8001484:	40013c00 	.word	0x40013c00

08001488 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001488:	b480      	push	{r7}
 800148a:	b083      	sub	sp, #12
 800148c:	af00      	add	r7, sp, #0
 800148e:	6078      	str	r0, [r7, #4]
 8001490:	460b      	mov	r3, r1
 8001492:	807b      	strh	r3, [r7, #2]
 8001494:	4613      	mov	r3, r2
 8001496:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001498:	787b      	ldrb	r3, [r7, #1]
 800149a:	2b00      	cmp	r3, #0
 800149c:	d003      	beq.n	80014a6 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800149e:	887a      	ldrh	r2, [r7, #2]
 80014a0:	687b      	ldr	r3, [r7, #4]
 80014a2:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80014a4:	e003      	b.n	80014ae <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80014a6:	887b      	ldrh	r3, [r7, #2]
 80014a8:	041a      	lsls	r2, r3, #16
 80014aa:	687b      	ldr	r3, [r7, #4]
 80014ac:	619a      	str	r2, [r3, #24]
}
 80014ae:	bf00      	nop
 80014b0:	370c      	adds	r7, #12
 80014b2:	46bd      	mov	sp, r7
 80014b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014b8:	4770      	bx	lr
	...

080014bc <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 80014bc:	b580      	push	{r7, lr}
 80014be:	b082      	sub	sp, #8
 80014c0:	af00      	add	r7, sp, #0
 80014c2:	4603      	mov	r3, r0
 80014c4:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 80014c6:	4b08      	ldr	r3, [pc, #32]	@ (80014e8 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80014c8:	695a      	ldr	r2, [r3, #20]
 80014ca:	88fb      	ldrh	r3, [r7, #6]
 80014cc:	4013      	ands	r3, r2
 80014ce:	2b00      	cmp	r3, #0
 80014d0:	d006      	beq.n	80014e0 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 80014d2:	4a05      	ldr	r2, [pc, #20]	@ (80014e8 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80014d4:	88fb      	ldrh	r3, [r7, #6]
 80014d6:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 80014d8:	88fb      	ldrh	r3, [r7, #6]
 80014da:	4618      	mov	r0, r3
 80014dc:	f7ff f932 	bl	8000744 <HAL_GPIO_EXTI_Callback>
  }
}
 80014e0:	bf00      	nop
 80014e2:	3708      	adds	r7, #8
 80014e4:	46bd      	mov	sp, r7
 80014e6:	bd80      	pop	{r7, pc}
 80014e8:	40013c00 	.word	0x40013c00

080014ec <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80014ec:	b580      	push	{r7, lr}
 80014ee:	b084      	sub	sp, #16
 80014f0:	af00      	add	r7, sp, #0
 80014f2:	6078      	str	r0, [r7, #4]
 80014f4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80014f6:	687b      	ldr	r3, [r7, #4]
 80014f8:	2b00      	cmp	r3, #0
 80014fa:	d101      	bne.n	8001500 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80014fc:	2301      	movs	r3, #1
 80014fe:	e0cc      	b.n	800169a <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001500:	4b68      	ldr	r3, [pc, #416]	@ (80016a4 <HAL_RCC_ClockConfig+0x1b8>)
 8001502:	681b      	ldr	r3, [r3, #0]
 8001504:	f003 030f 	and.w	r3, r3, #15
 8001508:	683a      	ldr	r2, [r7, #0]
 800150a:	429a      	cmp	r2, r3
 800150c:	d90c      	bls.n	8001528 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800150e:	4b65      	ldr	r3, [pc, #404]	@ (80016a4 <HAL_RCC_ClockConfig+0x1b8>)
 8001510:	683a      	ldr	r2, [r7, #0]
 8001512:	b2d2      	uxtb	r2, r2
 8001514:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001516:	4b63      	ldr	r3, [pc, #396]	@ (80016a4 <HAL_RCC_ClockConfig+0x1b8>)
 8001518:	681b      	ldr	r3, [r3, #0]
 800151a:	f003 030f 	and.w	r3, r3, #15
 800151e:	683a      	ldr	r2, [r7, #0]
 8001520:	429a      	cmp	r2, r3
 8001522:	d001      	beq.n	8001528 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8001524:	2301      	movs	r3, #1
 8001526:	e0b8      	b.n	800169a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001528:	687b      	ldr	r3, [r7, #4]
 800152a:	681b      	ldr	r3, [r3, #0]
 800152c:	f003 0302 	and.w	r3, r3, #2
 8001530:	2b00      	cmp	r3, #0
 8001532:	d020      	beq.n	8001576 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001534:	687b      	ldr	r3, [r7, #4]
 8001536:	681b      	ldr	r3, [r3, #0]
 8001538:	f003 0304 	and.w	r3, r3, #4
 800153c:	2b00      	cmp	r3, #0
 800153e:	d005      	beq.n	800154c <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001540:	4b59      	ldr	r3, [pc, #356]	@ (80016a8 <HAL_RCC_ClockConfig+0x1bc>)
 8001542:	689b      	ldr	r3, [r3, #8]
 8001544:	4a58      	ldr	r2, [pc, #352]	@ (80016a8 <HAL_RCC_ClockConfig+0x1bc>)
 8001546:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 800154a:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800154c:	687b      	ldr	r3, [r7, #4]
 800154e:	681b      	ldr	r3, [r3, #0]
 8001550:	f003 0308 	and.w	r3, r3, #8
 8001554:	2b00      	cmp	r3, #0
 8001556:	d005      	beq.n	8001564 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001558:	4b53      	ldr	r3, [pc, #332]	@ (80016a8 <HAL_RCC_ClockConfig+0x1bc>)
 800155a:	689b      	ldr	r3, [r3, #8]
 800155c:	4a52      	ldr	r2, [pc, #328]	@ (80016a8 <HAL_RCC_ClockConfig+0x1bc>)
 800155e:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8001562:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001564:	4b50      	ldr	r3, [pc, #320]	@ (80016a8 <HAL_RCC_ClockConfig+0x1bc>)
 8001566:	689b      	ldr	r3, [r3, #8]
 8001568:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800156c:	687b      	ldr	r3, [r7, #4]
 800156e:	689b      	ldr	r3, [r3, #8]
 8001570:	494d      	ldr	r1, [pc, #308]	@ (80016a8 <HAL_RCC_ClockConfig+0x1bc>)
 8001572:	4313      	orrs	r3, r2
 8001574:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001576:	687b      	ldr	r3, [r7, #4]
 8001578:	681b      	ldr	r3, [r3, #0]
 800157a:	f003 0301 	and.w	r3, r3, #1
 800157e:	2b00      	cmp	r3, #0
 8001580:	d044      	beq.n	800160c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001582:	687b      	ldr	r3, [r7, #4]
 8001584:	685b      	ldr	r3, [r3, #4]
 8001586:	2b01      	cmp	r3, #1
 8001588:	d107      	bne.n	800159a <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800158a:	4b47      	ldr	r3, [pc, #284]	@ (80016a8 <HAL_RCC_ClockConfig+0x1bc>)
 800158c:	681b      	ldr	r3, [r3, #0]
 800158e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001592:	2b00      	cmp	r3, #0
 8001594:	d119      	bne.n	80015ca <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001596:	2301      	movs	r3, #1
 8001598:	e07f      	b.n	800169a <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800159a:	687b      	ldr	r3, [r7, #4]
 800159c:	685b      	ldr	r3, [r3, #4]
 800159e:	2b02      	cmp	r3, #2
 80015a0:	d003      	beq.n	80015aa <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80015a2:	687b      	ldr	r3, [r7, #4]
 80015a4:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80015a6:	2b03      	cmp	r3, #3
 80015a8:	d107      	bne.n	80015ba <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80015aa:	4b3f      	ldr	r3, [pc, #252]	@ (80016a8 <HAL_RCC_ClockConfig+0x1bc>)
 80015ac:	681b      	ldr	r3, [r3, #0]
 80015ae:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80015b2:	2b00      	cmp	r3, #0
 80015b4:	d109      	bne.n	80015ca <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80015b6:	2301      	movs	r3, #1
 80015b8:	e06f      	b.n	800169a <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80015ba:	4b3b      	ldr	r3, [pc, #236]	@ (80016a8 <HAL_RCC_ClockConfig+0x1bc>)
 80015bc:	681b      	ldr	r3, [r3, #0]
 80015be:	f003 0302 	and.w	r3, r3, #2
 80015c2:	2b00      	cmp	r3, #0
 80015c4:	d101      	bne.n	80015ca <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80015c6:	2301      	movs	r3, #1
 80015c8:	e067      	b.n	800169a <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80015ca:	4b37      	ldr	r3, [pc, #220]	@ (80016a8 <HAL_RCC_ClockConfig+0x1bc>)
 80015cc:	689b      	ldr	r3, [r3, #8]
 80015ce:	f023 0203 	bic.w	r2, r3, #3
 80015d2:	687b      	ldr	r3, [r7, #4]
 80015d4:	685b      	ldr	r3, [r3, #4]
 80015d6:	4934      	ldr	r1, [pc, #208]	@ (80016a8 <HAL_RCC_ClockConfig+0x1bc>)
 80015d8:	4313      	orrs	r3, r2
 80015da:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80015dc:	f7ff fc40 	bl	8000e60 <HAL_GetTick>
 80015e0:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80015e2:	e00a      	b.n	80015fa <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80015e4:	f7ff fc3c 	bl	8000e60 <HAL_GetTick>
 80015e8:	4602      	mov	r2, r0
 80015ea:	68fb      	ldr	r3, [r7, #12]
 80015ec:	1ad3      	subs	r3, r2, r3
 80015ee:	f241 3288 	movw	r2, #5000	@ 0x1388
 80015f2:	4293      	cmp	r3, r2
 80015f4:	d901      	bls.n	80015fa <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80015f6:	2303      	movs	r3, #3
 80015f8:	e04f      	b.n	800169a <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80015fa:	4b2b      	ldr	r3, [pc, #172]	@ (80016a8 <HAL_RCC_ClockConfig+0x1bc>)
 80015fc:	689b      	ldr	r3, [r3, #8]
 80015fe:	f003 020c 	and.w	r2, r3, #12
 8001602:	687b      	ldr	r3, [r7, #4]
 8001604:	685b      	ldr	r3, [r3, #4]
 8001606:	009b      	lsls	r3, r3, #2
 8001608:	429a      	cmp	r2, r3
 800160a:	d1eb      	bne.n	80015e4 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800160c:	4b25      	ldr	r3, [pc, #148]	@ (80016a4 <HAL_RCC_ClockConfig+0x1b8>)
 800160e:	681b      	ldr	r3, [r3, #0]
 8001610:	f003 030f 	and.w	r3, r3, #15
 8001614:	683a      	ldr	r2, [r7, #0]
 8001616:	429a      	cmp	r2, r3
 8001618:	d20c      	bcs.n	8001634 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800161a:	4b22      	ldr	r3, [pc, #136]	@ (80016a4 <HAL_RCC_ClockConfig+0x1b8>)
 800161c:	683a      	ldr	r2, [r7, #0]
 800161e:	b2d2      	uxtb	r2, r2
 8001620:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001622:	4b20      	ldr	r3, [pc, #128]	@ (80016a4 <HAL_RCC_ClockConfig+0x1b8>)
 8001624:	681b      	ldr	r3, [r3, #0]
 8001626:	f003 030f 	and.w	r3, r3, #15
 800162a:	683a      	ldr	r2, [r7, #0]
 800162c:	429a      	cmp	r2, r3
 800162e:	d001      	beq.n	8001634 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8001630:	2301      	movs	r3, #1
 8001632:	e032      	b.n	800169a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001634:	687b      	ldr	r3, [r7, #4]
 8001636:	681b      	ldr	r3, [r3, #0]
 8001638:	f003 0304 	and.w	r3, r3, #4
 800163c:	2b00      	cmp	r3, #0
 800163e:	d008      	beq.n	8001652 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001640:	4b19      	ldr	r3, [pc, #100]	@ (80016a8 <HAL_RCC_ClockConfig+0x1bc>)
 8001642:	689b      	ldr	r3, [r3, #8]
 8001644:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8001648:	687b      	ldr	r3, [r7, #4]
 800164a:	68db      	ldr	r3, [r3, #12]
 800164c:	4916      	ldr	r1, [pc, #88]	@ (80016a8 <HAL_RCC_ClockConfig+0x1bc>)
 800164e:	4313      	orrs	r3, r2
 8001650:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001652:	687b      	ldr	r3, [r7, #4]
 8001654:	681b      	ldr	r3, [r3, #0]
 8001656:	f003 0308 	and.w	r3, r3, #8
 800165a:	2b00      	cmp	r3, #0
 800165c:	d009      	beq.n	8001672 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800165e:	4b12      	ldr	r3, [pc, #72]	@ (80016a8 <HAL_RCC_ClockConfig+0x1bc>)
 8001660:	689b      	ldr	r3, [r3, #8]
 8001662:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8001666:	687b      	ldr	r3, [r7, #4]
 8001668:	691b      	ldr	r3, [r3, #16]
 800166a:	00db      	lsls	r3, r3, #3
 800166c:	490e      	ldr	r1, [pc, #56]	@ (80016a8 <HAL_RCC_ClockConfig+0x1bc>)
 800166e:	4313      	orrs	r3, r2
 8001670:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8001672:	f000 f887 	bl	8001784 <HAL_RCC_GetSysClockFreq>
 8001676:	4602      	mov	r2, r0
 8001678:	4b0b      	ldr	r3, [pc, #44]	@ (80016a8 <HAL_RCC_ClockConfig+0x1bc>)
 800167a:	689b      	ldr	r3, [r3, #8]
 800167c:	091b      	lsrs	r3, r3, #4
 800167e:	f003 030f 	and.w	r3, r3, #15
 8001682:	490a      	ldr	r1, [pc, #40]	@ (80016ac <HAL_RCC_ClockConfig+0x1c0>)
 8001684:	5ccb      	ldrb	r3, [r1, r3]
 8001686:	fa22 f303 	lsr.w	r3, r2, r3
 800168a:	4a09      	ldr	r2, [pc, #36]	@ (80016b0 <HAL_RCC_ClockConfig+0x1c4>)
 800168c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 800168e:	4b09      	ldr	r3, [pc, #36]	@ (80016b4 <HAL_RCC_ClockConfig+0x1c8>)
 8001690:	681b      	ldr	r3, [r3, #0]
 8001692:	4618      	mov	r0, r3
 8001694:	f7ff f9a0 	bl	80009d8 <HAL_InitTick>

  return HAL_OK;
 8001698:	2300      	movs	r3, #0
}
 800169a:	4618      	mov	r0, r3
 800169c:	3710      	adds	r7, #16
 800169e:	46bd      	mov	sp, r7
 80016a0:	bd80      	pop	{r7, pc}
 80016a2:	bf00      	nop
 80016a4:	40023c00 	.word	0x40023c00
 80016a8:	40023800 	.word	0x40023800
 80016ac:	08006e38 	.word	0x08006e38
 80016b0:	20000000 	.word	0x20000000
 80016b4:	20000004 	.word	0x20000004

080016b8 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80016b8:	b480      	push	{r7}
 80016ba:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80016bc:	4b03      	ldr	r3, [pc, #12]	@ (80016cc <HAL_RCC_GetHCLKFreq+0x14>)
 80016be:	681b      	ldr	r3, [r3, #0]
}
 80016c0:	4618      	mov	r0, r3
 80016c2:	46bd      	mov	sp, r7
 80016c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016c8:	4770      	bx	lr
 80016ca:	bf00      	nop
 80016cc:	20000000 	.word	0x20000000

080016d0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80016d0:	b580      	push	{r7, lr}
 80016d2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80016d4:	f7ff fff0 	bl	80016b8 <HAL_RCC_GetHCLKFreq>
 80016d8:	4602      	mov	r2, r0
 80016da:	4b05      	ldr	r3, [pc, #20]	@ (80016f0 <HAL_RCC_GetPCLK1Freq+0x20>)
 80016dc:	689b      	ldr	r3, [r3, #8]
 80016de:	0a9b      	lsrs	r3, r3, #10
 80016e0:	f003 0307 	and.w	r3, r3, #7
 80016e4:	4903      	ldr	r1, [pc, #12]	@ (80016f4 <HAL_RCC_GetPCLK1Freq+0x24>)
 80016e6:	5ccb      	ldrb	r3, [r1, r3]
 80016e8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80016ec:	4618      	mov	r0, r3
 80016ee:	bd80      	pop	{r7, pc}
 80016f0:	40023800 	.word	0x40023800
 80016f4:	08006e48 	.word	0x08006e48

080016f8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80016f8:	b580      	push	{r7, lr}
 80016fa:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80016fc:	f7ff ffdc 	bl	80016b8 <HAL_RCC_GetHCLKFreq>
 8001700:	4602      	mov	r2, r0
 8001702:	4b05      	ldr	r3, [pc, #20]	@ (8001718 <HAL_RCC_GetPCLK2Freq+0x20>)
 8001704:	689b      	ldr	r3, [r3, #8]
 8001706:	0b5b      	lsrs	r3, r3, #13
 8001708:	f003 0307 	and.w	r3, r3, #7
 800170c:	4903      	ldr	r1, [pc, #12]	@ (800171c <HAL_RCC_GetPCLK2Freq+0x24>)
 800170e:	5ccb      	ldrb	r3, [r1, r3]
 8001710:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001714:	4618      	mov	r0, r3
 8001716:	bd80      	pop	{r7, pc}
 8001718:	40023800 	.word	0x40023800
 800171c:	08006e48 	.word	0x08006e48

08001720 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8001720:	b480      	push	{r7}
 8001722:	b083      	sub	sp, #12
 8001724:	af00      	add	r7, sp, #0
 8001726:	6078      	str	r0, [r7, #4]
 8001728:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 800172a:	687b      	ldr	r3, [r7, #4]
 800172c:	220f      	movs	r2, #15
 800172e:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8001730:	4b12      	ldr	r3, [pc, #72]	@ (800177c <HAL_RCC_GetClockConfig+0x5c>)
 8001732:	689b      	ldr	r3, [r3, #8]
 8001734:	f003 0203 	and.w	r2, r3, #3
 8001738:	687b      	ldr	r3, [r7, #4]
 800173a:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 800173c:	4b0f      	ldr	r3, [pc, #60]	@ (800177c <HAL_RCC_GetClockConfig+0x5c>)
 800173e:	689b      	ldr	r3, [r3, #8]
 8001740:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8001744:	687b      	ldr	r3, [r7, #4]
 8001746:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8001748:	4b0c      	ldr	r3, [pc, #48]	@ (800177c <HAL_RCC_GetClockConfig+0x5c>)
 800174a:	689b      	ldr	r3, [r3, #8]
 800174c:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 8001750:	687b      	ldr	r3, [r7, #4]
 8001752:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8001754:	4b09      	ldr	r3, [pc, #36]	@ (800177c <HAL_RCC_GetClockConfig+0x5c>)
 8001756:	689b      	ldr	r3, [r3, #8]
 8001758:	08db      	lsrs	r3, r3, #3
 800175a:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 800175e:	687b      	ldr	r3, [r7, #4]
 8001760:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8001762:	4b07      	ldr	r3, [pc, #28]	@ (8001780 <HAL_RCC_GetClockConfig+0x60>)
 8001764:	681b      	ldr	r3, [r3, #0]
 8001766:	f003 020f 	and.w	r2, r3, #15
 800176a:	683b      	ldr	r3, [r7, #0]
 800176c:	601a      	str	r2, [r3, #0]
}
 800176e:	bf00      	nop
 8001770:	370c      	adds	r7, #12
 8001772:	46bd      	mov	sp, r7
 8001774:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001778:	4770      	bx	lr
 800177a:	bf00      	nop
 800177c:	40023800 	.word	0x40023800
 8001780:	40023c00 	.word	0x40023c00

08001784 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001784:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8001788:	b0a6      	sub	sp, #152	@ 0x98
 800178a:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 800178c:	2300      	movs	r3, #0
 800178e:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
  uint32_t pllvco = 0U;
 8001792:	2300      	movs	r3, #0
 8001794:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
  uint32_t pllp = 0U;
 8001798:	2300      	movs	r3, #0
 800179a:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
  uint32_t pllr = 0U;
 800179e:	2300      	movs	r3, #0
 80017a0:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  uint32_t sysclockfreq = 0U;
 80017a4:	2300      	movs	r3, #0
 80017a6:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80017aa:	4bc8      	ldr	r3, [pc, #800]	@ (8001acc <HAL_RCC_GetSysClockFreq+0x348>)
 80017ac:	689b      	ldr	r3, [r3, #8]
 80017ae:	f003 030c 	and.w	r3, r3, #12
 80017b2:	2b0c      	cmp	r3, #12
 80017b4:	f200 817e 	bhi.w	8001ab4 <HAL_RCC_GetSysClockFreq+0x330>
 80017b8:	a201      	add	r2, pc, #4	@ (adr r2, 80017c0 <HAL_RCC_GetSysClockFreq+0x3c>)
 80017ba:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80017be:	bf00      	nop
 80017c0:	080017f5 	.word	0x080017f5
 80017c4:	08001ab5 	.word	0x08001ab5
 80017c8:	08001ab5 	.word	0x08001ab5
 80017cc:	08001ab5 	.word	0x08001ab5
 80017d0:	080017fd 	.word	0x080017fd
 80017d4:	08001ab5 	.word	0x08001ab5
 80017d8:	08001ab5 	.word	0x08001ab5
 80017dc:	08001ab5 	.word	0x08001ab5
 80017e0:	08001805 	.word	0x08001805
 80017e4:	08001ab5 	.word	0x08001ab5
 80017e8:	08001ab5 	.word	0x08001ab5
 80017ec:	08001ab5 	.word	0x08001ab5
 80017f0:	0800196f 	.word	0x0800196f
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80017f4:	4bb6      	ldr	r3, [pc, #728]	@ (8001ad0 <HAL_RCC_GetSysClockFreq+0x34c>)
 80017f6:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
      break;
 80017fa:	e15f      	b.n	8001abc <HAL_RCC_GetSysClockFreq+0x338>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80017fc:	4bb5      	ldr	r3, [pc, #724]	@ (8001ad4 <HAL_RCC_GetSysClockFreq+0x350>)
 80017fe:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
      break;
 8001802:	e15b      	b.n	8001abc <HAL_RCC_GetSysClockFreq+0x338>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8001804:	4bb1      	ldr	r3, [pc, #708]	@ (8001acc <HAL_RCC_GetSysClockFreq+0x348>)
 8001806:	685b      	ldr	r3, [r3, #4]
 8001808:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800180c:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8001810:	4bae      	ldr	r3, [pc, #696]	@ (8001acc <HAL_RCC_GetSysClockFreq+0x348>)
 8001812:	685b      	ldr	r3, [r3, #4]
 8001814:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001818:	2b00      	cmp	r3, #0
 800181a:	d031      	beq.n	8001880 <HAL_RCC_GetSysClockFreq+0xfc>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800181c:	4bab      	ldr	r3, [pc, #684]	@ (8001acc <HAL_RCC_GetSysClockFreq+0x348>)
 800181e:	685b      	ldr	r3, [r3, #4]
 8001820:	099b      	lsrs	r3, r3, #6
 8001822:	2200      	movs	r2, #0
 8001824:	66bb      	str	r3, [r7, #104]	@ 0x68
 8001826:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8001828:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800182a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800182e:	663b      	str	r3, [r7, #96]	@ 0x60
 8001830:	2300      	movs	r3, #0
 8001832:	667b      	str	r3, [r7, #100]	@ 0x64
 8001834:	4ba7      	ldr	r3, [pc, #668]	@ (8001ad4 <HAL_RCC_GetSysClockFreq+0x350>)
 8001836:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	@ 0x60
 800183a:	462a      	mov	r2, r5
 800183c:	fb03 f202 	mul.w	r2, r3, r2
 8001840:	2300      	movs	r3, #0
 8001842:	4621      	mov	r1, r4
 8001844:	fb01 f303 	mul.w	r3, r1, r3
 8001848:	4413      	add	r3, r2
 800184a:	4aa2      	ldr	r2, [pc, #648]	@ (8001ad4 <HAL_RCC_GetSysClockFreq+0x350>)
 800184c:	4621      	mov	r1, r4
 800184e:	fba1 1202 	umull	r1, r2, r1, r2
 8001852:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8001854:	460a      	mov	r2, r1
 8001856:	67ba      	str	r2, [r7, #120]	@ 0x78
 8001858:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 800185a:	4413      	add	r3, r2
 800185c:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800185e:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8001862:	2200      	movs	r2, #0
 8001864:	65bb      	str	r3, [r7, #88]	@ 0x58
 8001866:	65fa      	str	r2, [r7, #92]	@ 0x5c
 8001868:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 800186c:	e9d7 011e 	ldrd	r0, r1, [r7, #120]	@ 0x78
 8001870:	f7fe fcce 	bl	8000210 <__aeabi_uldivmod>
 8001874:	4602      	mov	r2, r0
 8001876:	460b      	mov	r3, r1
 8001878:	4613      	mov	r3, r2
 800187a:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800187e:	e064      	b.n	800194a <HAL_RCC_GetSysClockFreq+0x1c6>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001880:	4b92      	ldr	r3, [pc, #584]	@ (8001acc <HAL_RCC_GetSysClockFreq+0x348>)
 8001882:	685b      	ldr	r3, [r3, #4]
 8001884:	099b      	lsrs	r3, r3, #6
 8001886:	2200      	movs	r2, #0
 8001888:	653b      	str	r3, [r7, #80]	@ 0x50
 800188a:	657a      	str	r2, [r7, #84]	@ 0x54
 800188c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800188e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001892:	64bb      	str	r3, [r7, #72]	@ 0x48
 8001894:	2300      	movs	r3, #0
 8001896:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8001898:	e9d7 4512 	ldrd	r4, r5, [r7, #72]	@ 0x48
 800189c:	4622      	mov	r2, r4
 800189e:	462b      	mov	r3, r5
 80018a0:	f04f 0000 	mov.w	r0, #0
 80018a4:	f04f 0100 	mov.w	r1, #0
 80018a8:	0159      	lsls	r1, r3, #5
 80018aa:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80018ae:	0150      	lsls	r0, r2, #5
 80018b0:	4602      	mov	r2, r0
 80018b2:	460b      	mov	r3, r1
 80018b4:	4621      	mov	r1, r4
 80018b6:	1a51      	subs	r1, r2, r1
 80018b8:	6139      	str	r1, [r7, #16]
 80018ba:	4629      	mov	r1, r5
 80018bc:	eb63 0301 	sbc.w	r3, r3, r1
 80018c0:	617b      	str	r3, [r7, #20]
 80018c2:	f04f 0200 	mov.w	r2, #0
 80018c6:	f04f 0300 	mov.w	r3, #0
 80018ca:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80018ce:	4659      	mov	r1, fp
 80018d0:	018b      	lsls	r3, r1, #6
 80018d2:	4651      	mov	r1, sl
 80018d4:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80018d8:	4651      	mov	r1, sl
 80018da:	018a      	lsls	r2, r1, #6
 80018dc:	4651      	mov	r1, sl
 80018de:	ebb2 0801 	subs.w	r8, r2, r1
 80018e2:	4659      	mov	r1, fp
 80018e4:	eb63 0901 	sbc.w	r9, r3, r1
 80018e8:	f04f 0200 	mov.w	r2, #0
 80018ec:	f04f 0300 	mov.w	r3, #0
 80018f0:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80018f4:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80018f8:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80018fc:	4690      	mov	r8, r2
 80018fe:	4699      	mov	r9, r3
 8001900:	4623      	mov	r3, r4
 8001902:	eb18 0303 	adds.w	r3, r8, r3
 8001906:	60bb      	str	r3, [r7, #8]
 8001908:	462b      	mov	r3, r5
 800190a:	eb49 0303 	adc.w	r3, r9, r3
 800190e:	60fb      	str	r3, [r7, #12]
 8001910:	f04f 0200 	mov.w	r2, #0
 8001914:	f04f 0300 	mov.w	r3, #0
 8001918:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 800191c:	4629      	mov	r1, r5
 800191e:	028b      	lsls	r3, r1, #10
 8001920:	4621      	mov	r1, r4
 8001922:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8001926:	4621      	mov	r1, r4
 8001928:	028a      	lsls	r2, r1, #10
 800192a:	4610      	mov	r0, r2
 800192c:	4619      	mov	r1, r3
 800192e:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8001932:	2200      	movs	r2, #0
 8001934:	643b      	str	r3, [r7, #64]	@ 0x40
 8001936:	647a      	str	r2, [r7, #68]	@ 0x44
 8001938:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 800193c:	f7fe fc68 	bl	8000210 <__aeabi_uldivmod>
 8001940:	4602      	mov	r2, r0
 8001942:	460b      	mov	r3, r1
 8001944:	4613      	mov	r3, r2
 8001946:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 800194a:	4b60      	ldr	r3, [pc, #384]	@ (8001acc <HAL_RCC_GetSysClockFreq+0x348>)
 800194c:	685b      	ldr	r3, [r3, #4]
 800194e:	0c1b      	lsrs	r3, r3, #16
 8001950:	f003 0303 	and.w	r3, r3, #3
 8001954:	3301      	adds	r3, #1
 8001956:	005b      	lsls	r3, r3, #1
 8001958:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88

      sysclockfreq = pllvco / pllp;
 800195c:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8001960:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8001964:	fbb2 f3f3 	udiv	r3, r2, r3
 8001968:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
      break;
 800196c:	e0a6      	b.n	8001abc <HAL_RCC_GetSysClockFreq+0x338>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800196e:	4b57      	ldr	r3, [pc, #348]	@ (8001acc <HAL_RCC_GetSysClockFreq+0x348>)
 8001970:	685b      	ldr	r3, [r3, #4]
 8001972:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8001976:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800197a:	4b54      	ldr	r3, [pc, #336]	@ (8001acc <HAL_RCC_GetSysClockFreq+0x348>)
 800197c:	685b      	ldr	r3, [r3, #4]
 800197e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001982:	2b00      	cmp	r3, #0
 8001984:	d02a      	beq.n	80019dc <HAL_RCC_GetSysClockFreq+0x258>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001986:	4b51      	ldr	r3, [pc, #324]	@ (8001acc <HAL_RCC_GetSysClockFreq+0x348>)
 8001988:	685b      	ldr	r3, [r3, #4]
 800198a:	099b      	lsrs	r3, r3, #6
 800198c:	2200      	movs	r2, #0
 800198e:	63bb      	str	r3, [r7, #56]	@ 0x38
 8001990:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8001992:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8001994:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8001998:	2100      	movs	r1, #0
 800199a:	4b4e      	ldr	r3, [pc, #312]	@ (8001ad4 <HAL_RCC_GetSysClockFreq+0x350>)
 800199c:	fb03 f201 	mul.w	r2, r3, r1
 80019a0:	2300      	movs	r3, #0
 80019a2:	fb00 f303 	mul.w	r3, r0, r3
 80019a6:	4413      	add	r3, r2
 80019a8:	4a4a      	ldr	r2, [pc, #296]	@ (8001ad4 <HAL_RCC_GetSysClockFreq+0x350>)
 80019aa:	fba0 1202 	umull	r1, r2, r0, r2
 80019ae:	677a      	str	r2, [r7, #116]	@ 0x74
 80019b0:	460a      	mov	r2, r1
 80019b2:	673a      	str	r2, [r7, #112]	@ 0x70
 80019b4:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 80019b6:	4413      	add	r3, r2
 80019b8:	677b      	str	r3, [r7, #116]	@ 0x74
 80019ba:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80019be:	2200      	movs	r2, #0
 80019c0:	633b      	str	r3, [r7, #48]	@ 0x30
 80019c2:	637a      	str	r2, [r7, #52]	@ 0x34
 80019c4:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	@ 0x30
 80019c8:	e9d7 011c 	ldrd	r0, r1, [r7, #112]	@ 0x70
 80019cc:	f7fe fc20 	bl	8000210 <__aeabi_uldivmod>
 80019d0:	4602      	mov	r2, r0
 80019d2:	460b      	mov	r3, r1
 80019d4:	4613      	mov	r3, r2
 80019d6:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 80019da:	e05b      	b.n	8001a94 <HAL_RCC_GetSysClockFreq+0x310>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80019dc:	4b3b      	ldr	r3, [pc, #236]	@ (8001acc <HAL_RCC_GetSysClockFreq+0x348>)
 80019de:	685b      	ldr	r3, [r3, #4]
 80019e0:	099b      	lsrs	r3, r3, #6
 80019e2:	2200      	movs	r2, #0
 80019e4:	62bb      	str	r3, [r7, #40]	@ 0x28
 80019e6:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80019e8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80019ea:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80019ee:	623b      	str	r3, [r7, #32]
 80019f0:	2300      	movs	r3, #0
 80019f2:	627b      	str	r3, [r7, #36]	@ 0x24
 80019f4:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 80019f8:	4642      	mov	r2, r8
 80019fa:	464b      	mov	r3, r9
 80019fc:	f04f 0000 	mov.w	r0, #0
 8001a00:	f04f 0100 	mov.w	r1, #0
 8001a04:	0159      	lsls	r1, r3, #5
 8001a06:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8001a0a:	0150      	lsls	r0, r2, #5
 8001a0c:	4602      	mov	r2, r0
 8001a0e:	460b      	mov	r3, r1
 8001a10:	4641      	mov	r1, r8
 8001a12:	ebb2 0a01 	subs.w	sl, r2, r1
 8001a16:	4649      	mov	r1, r9
 8001a18:	eb63 0b01 	sbc.w	fp, r3, r1
 8001a1c:	f04f 0200 	mov.w	r2, #0
 8001a20:	f04f 0300 	mov.w	r3, #0
 8001a24:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8001a28:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8001a2c:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8001a30:	ebb2 040a 	subs.w	r4, r2, sl
 8001a34:	eb63 050b 	sbc.w	r5, r3, fp
 8001a38:	f04f 0200 	mov.w	r2, #0
 8001a3c:	f04f 0300 	mov.w	r3, #0
 8001a40:	00eb      	lsls	r3, r5, #3
 8001a42:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8001a46:	00e2      	lsls	r2, r4, #3
 8001a48:	4614      	mov	r4, r2
 8001a4a:	461d      	mov	r5, r3
 8001a4c:	4643      	mov	r3, r8
 8001a4e:	18e3      	adds	r3, r4, r3
 8001a50:	603b      	str	r3, [r7, #0]
 8001a52:	464b      	mov	r3, r9
 8001a54:	eb45 0303 	adc.w	r3, r5, r3
 8001a58:	607b      	str	r3, [r7, #4]
 8001a5a:	f04f 0200 	mov.w	r2, #0
 8001a5e:	f04f 0300 	mov.w	r3, #0
 8001a62:	e9d7 4500 	ldrd	r4, r5, [r7]
 8001a66:	4629      	mov	r1, r5
 8001a68:	028b      	lsls	r3, r1, #10
 8001a6a:	4621      	mov	r1, r4
 8001a6c:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8001a70:	4621      	mov	r1, r4
 8001a72:	028a      	lsls	r2, r1, #10
 8001a74:	4610      	mov	r0, r2
 8001a76:	4619      	mov	r1, r3
 8001a78:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8001a7c:	2200      	movs	r2, #0
 8001a7e:	61bb      	str	r3, [r7, #24]
 8001a80:	61fa      	str	r2, [r7, #28]
 8001a82:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8001a86:	f7fe fbc3 	bl	8000210 <__aeabi_uldivmod>
 8001a8a:	4602      	mov	r2, r0
 8001a8c:	460b      	mov	r3, r1
 8001a8e:	4613      	mov	r3, r2
 8001a90:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 8001a94:	4b0d      	ldr	r3, [pc, #52]	@ (8001acc <HAL_RCC_GetSysClockFreq+0x348>)
 8001a96:	685b      	ldr	r3, [r3, #4]
 8001a98:	0f1b      	lsrs	r3, r3, #28
 8001a9a:	f003 0307 	and.w	r3, r3, #7
 8001a9e:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84

      sysclockfreq = pllvco / pllr;
 8001aa2:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8001aa6:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8001aaa:	fbb2 f3f3 	udiv	r3, r2, r3
 8001aae:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
      break;
 8001ab2:	e003      	b.n	8001abc <HAL_RCC_GetSysClockFreq+0x338>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8001ab4:	4b06      	ldr	r3, [pc, #24]	@ (8001ad0 <HAL_RCC_GetSysClockFreq+0x34c>)
 8001ab6:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
      break;
 8001aba:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001abc:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
}
 8001ac0:	4618      	mov	r0, r3
 8001ac2:	3798      	adds	r7, #152	@ 0x98
 8001ac4:	46bd      	mov	sp, r7
 8001ac6:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8001aca:	bf00      	nop
 8001acc:	40023800 	.word	0x40023800
 8001ad0:	00f42400 	.word	0x00f42400
 8001ad4:	017d7840 	.word	0x017d7840

08001ad8 <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001ad8:	b580      	push	{r7, lr}
 8001ada:	b086      	sub	sp, #24
 8001adc:	af00      	add	r7, sp, #0
 8001ade:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001ae0:	687b      	ldr	r3, [r7, #4]
 8001ae2:	2b00      	cmp	r3, #0
 8001ae4:	d101      	bne.n	8001aea <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001ae6:	2301      	movs	r3, #1
 8001ae8:	e28d      	b.n	8002006 <HAL_RCC_OscConfig+0x52e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001aea:	687b      	ldr	r3, [r7, #4]
 8001aec:	681b      	ldr	r3, [r3, #0]
 8001aee:	f003 0301 	and.w	r3, r3, #1
 8001af2:	2b00      	cmp	r3, #0
 8001af4:	f000 8083 	beq.w	8001bfe <HAL_RCC_OscConfig+0x126>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8001af8:	4b94      	ldr	r3, [pc, #592]	@ (8001d4c <HAL_RCC_OscConfig+0x274>)
 8001afa:	689b      	ldr	r3, [r3, #8]
 8001afc:	f003 030c 	and.w	r3, r3, #12
 8001b00:	2b04      	cmp	r3, #4
 8001b02:	d019      	beq.n	8001b38 <HAL_RCC_OscConfig+0x60>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 8001b04:	4b91      	ldr	r3, [pc, #580]	@ (8001d4c <HAL_RCC_OscConfig+0x274>)
 8001b06:	689b      	ldr	r3, [r3, #8]
 8001b08:	f003 030c 	and.w	r3, r3, #12
        || \
 8001b0c:	2b08      	cmp	r3, #8
 8001b0e:	d106      	bne.n	8001b1e <HAL_RCC_OscConfig+0x46>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 8001b10:	4b8e      	ldr	r3, [pc, #568]	@ (8001d4c <HAL_RCC_OscConfig+0x274>)
 8001b12:	685b      	ldr	r3, [r3, #4]
 8001b14:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001b18:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8001b1c:	d00c      	beq.n	8001b38 <HAL_RCC_OscConfig+0x60>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001b1e:	4b8b      	ldr	r3, [pc, #556]	@ (8001d4c <HAL_RCC_OscConfig+0x274>)
 8001b20:	689b      	ldr	r3, [r3, #8]
 8001b22:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 8001b26:	2b0c      	cmp	r3, #12
 8001b28:	d112      	bne.n	8001b50 <HAL_RCC_OscConfig+0x78>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001b2a:	4b88      	ldr	r3, [pc, #544]	@ (8001d4c <HAL_RCC_OscConfig+0x274>)
 8001b2c:	685b      	ldr	r3, [r3, #4]
 8001b2e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001b32:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8001b36:	d10b      	bne.n	8001b50 <HAL_RCC_OscConfig+0x78>
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001b38:	4b84      	ldr	r3, [pc, #528]	@ (8001d4c <HAL_RCC_OscConfig+0x274>)
 8001b3a:	681b      	ldr	r3, [r3, #0]
 8001b3c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001b40:	2b00      	cmp	r3, #0
 8001b42:	d05b      	beq.n	8001bfc <HAL_RCC_OscConfig+0x124>
 8001b44:	687b      	ldr	r3, [r7, #4]
 8001b46:	685b      	ldr	r3, [r3, #4]
 8001b48:	2b00      	cmp	r3, #0
 8001b4a:	d157      	bne.n	8001bfc <HAL_RCC_OscConfig+0x124>
      {
        return HAL_ERROR;
 8001b4c:	2301      	movs	r3, #1
 8001b4e:	e25a      	b.n	8002006 <HAL_RCC_OscConfig+0x52e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001b50:	687b      	ldr	r3, [r7, #4]
 8001b52:	685b      	ldr	r3, [r3, #4]
 8001b54:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001b58:	d106      	bne.n	8001b68 <HAL_RCC_OscConfig+0x90>
 8001b5a:	4b7c      	ldr	r3, [pc, #496]	@ (8001d4c <HAL_RCC_OscConfig+0x274>)
 8001b5c:	681b      	ldr	r3, [r3, #0]
 8001b5e:	4a7b      	ldr	r2, [pc, #492]	@ (8001d4c <HAL_RCC_OscConfig+0x274>)
 8001b60:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001b64:	6013      	str	r3, [r2, #0]
 8001b66:	e01d      	b.n	8001ba4 <HAL_RCC_OscConfig+0xcc>
 8001b68:	687b      	ldr	r3, [r7, #4]
 8001b6a:	685b      	ldr	r3, [r3, #4]
 8001b6c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8001b70:	d10c      	bne.n	8001b8c <HAL_RCC_OscConfig+0xb4>
 8001b72:	4b76      	ldr	r3, [pc, #472]	@ (8001d4c <HAL_RCC_OscConfig+0x274>)
 8001b74:	681b      	ldr	r3, [r3, #0]
 8001b76:	4a75      	ldr	r2, [pc, #468]	@ (8001d4c <HAL_RCC_OscConfig+0x274>)
 8001b78:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001b7c:	6013      	str	r3, [r2, #0]
 8001b7e:	4b73      	ldr	r3, [pc, #460]	@ (8001d4c <HAL_RCC_OscConfig+0x274>)
 8001b80:	681b      	ldr	r3, [r3, #0]
 8001b82:	4a72      	ldr	r2, [pc, #456]	@ (8001d4c <HAL_RCC_OscConfig+0x274>)
 8001b84:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001b88:	6013      	str	r3, [r2, #0]
 8001b8a:	e00b      	b.n	8001ba4 <HAL_RCC_OscConfig+0xcc>
 8001b8c:	4b6f      	ldr	r3, [pc, #444]	@ (8001d4c <HAL_RCC_OscConfig+0x274>)
 8001b8e:	681b      	ldr	r3, [r3, #0]
 8001b90:	4a6e      	ldr	r2, [pc, #440]	@ (8001d4c <HAL_RCC_OscConfig+0x274>)
 8001b92:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001b96:	6013      	str	r3, [r2, #0]
 8001b98:	4b6c      	ldr	r3, [pc, #432]	@ (8001d4c <HAL_RCC_OscConfig+0x274>)
 8001b9a:	681b      	ldr	r3, [r3, #0]
 8001b9c:	4a6b      	ldr	r2, [pc, #428]	@ (8001d4c <HAL_RCC_OscConfig+0x274>)
 8001b9e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001ba2:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8001ba4:	687b      	ldr	r3, [r7, #4]
 8001ba6:	685b      	ldr	r3, [r3, #4]
 8001ba8:	2b00      	cmp	r3, #0
 8001baa:	d013      	beq.n	8001bd4 <HAL_RCC_OscConfig+0xfc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001bac:	f7ff f958 	bl	8000e60 <HAL_GetTick>
 8001bb0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001bb2:	e008      	b.n	8001bc6 <HAL_RCC_OscConfig+0xee>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001bb4:	f7ff f954 	bl	8000e60 <HAL_GetTick>
 8001bb8:	4602      	mov	r2, r0
 8001bba:	693b      	ldr	r3, [r7, #16]
 8001bbc:	1ad3      	subs	r3, r2, r3
 8001bbe:	2b64      	cmp	r3, #100	@ 0x64
 8001bc0:	d901      	bls.n	8001bc6 <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 8001bc2:	2303      	movs	r3, #3
 8001bc4:	e21f      	b.n	8002006 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001bc6:	4b61      	ldr	r3, [pc, #388]	@ (8001d4c <HAL_RCC_OscConfig+0x274>)
 8001bc8:	681b      	ldr	r3, [r3, #0]
 8001bca:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001bce:	2b00      	cmp	r3, #0
 8001bd0:	d0f0      	beq.n	8001bb4 <HAL_RCC_OscConfig+0xdc>
 8001bd2:	e014      	b.n	8001bfe <HAL_RCC_OscConfig+0x126>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001bd4:	f7ff f944 	bl	8000e60 <HAL_GetTick>
 8001bd8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001bda:	e008      	b.n	8001bee <HAL_RCC_OscConfig+0x116>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001bdc:	f7ff f940 	bl	8000e60 <HAL_GetTick>
 8001be0:	4602      	mov	r2, r0
 8001be2:	693b      	ldr	r3, [r7, #16]
 8001be4:	1ad3      	subs	r3, r2, r3
 8001be6:	2b64      	cmp	r3, #100	@ 0x64
 8001be8:	d901      	bls.n	8001bee <HAL_RCC_OscConfig+0x116>
          {
            return HAL_TIMEOUT;
 8001bea:	2303      	movs	r3, #3
 8001bec:	e20b      	b.n	8002006 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001bee:	4b57      	ldr	r3, [pc, #348]	@ (8001d4c <HAL_RCC_OscConfig+0x274>)
 8001bf0:	681b      	ldr	r3, [r3, #0]
 8001bf2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001bf6:	2b00      	cmp	r3, #0
 8001bf8:	d1f0      	bne.n	8001bdc <HAL_RCC_OscConfig+0x104>
 8001bfa:	e000      	b.n	8001bfe <HAL_RCC_OscConfig+0x126>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001bfc:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001bfe:	687b      	ldr	r3, [r7, #4]
 8001c00:	681b      	ldr	r3, [r3, #0]
 8001c02:	f003 0302 	and.w	r3, r3, #2
 8001c06:	2b00      	cmp	r3, #0
 8001c08:	d06f      	beq.n	8001cea <HAL_RCC_OscConfig+0x212>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 8001c0a:	4b50      	ldr	r3, [pc, #320]	@ (8001d4c <HAL_RCC_OscConfig+0x274>)
 8001c0c:	689b      	ldr	r3, [r3, #8]
 8001c0e:	f003 030c 	and.w	r3, r3, #12
 8001c12:	2b00      	cmp	r3, #0
 8001c14:	d017      	beq.n	8001c46 <HAL_RCC_OscConfig+0x16e>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 8001c16:	4b4d      	ldr	r3, [pc, #308]	@ (8001d4c <HAL_RCC_OscConfig+0x274>)
 8001c18:	689b      	ldr	r3, [r3, #8]
 8001c1a:	f003 030c 	and.w	r3, r3, #12
        || \
 8001c1e:	2b08      	cmp	r3, #8
 8001c20:	d105      	bne.n	8001c2e <HAL_RCC_OscConfig+0x156>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 8001c22:	4b4a      	ldr	r3, [pc, #296]	@ (8001d4c <HAL_RCC_OscConfig+0x274>)
 8001c24:	685b      	ldr	r3, [r3, #4]
 8001c26:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001c2a:	2b00      	cmp	r3, #0
 8001c2c:	d00b      	beq.n	8001c46 <HAL_RCC_OscConfig+0x16e>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001c2e:	4b47      	ldr	r3, [pc, #284]	@ (8001d4c <HAL_RCC_OscConfig+0x274>)
 8001c30:	689b      	ldr	r3, [r3, #8]
 8001c32:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 8001c36:	2b0c      	cmp	r3, #12
 8001c38:	d11c      	bne.n	8001c74 <HAL_RCC_OscConfig+0x19c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001c3a:	4b44      	ldr	r3, [pc, #272]	@ (8001d4c <HAL_RCC_OscConfig+0x274>)
 8001c3c:	685b      	ldr	r3, [r3, #4]
 8001c3e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001c42:	2b00      	cmp	r3, #0
 8001c44:	d116      	bne.n	8001c74 <HAL_RCC_OscConfig+0x19c>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001c46:	4b41      	ldr	r3, [pc, #260]	@ (8001d4c <HAL_RCC_OscConfig+0x274>)
 8001c48:	681b      	ldr	r3, [r3, #0]
 8001c4a:	f003 0302 	and.w	r3, r3, #2
 8001c4e:	2b00      	cmp	r3, #0
 8001c50:	d005      	beq.n	8001c5e <HAL_RCC_OscConfig+0x186>
 8001c52:	687b      	ldr	r3, [r7, #4]
 8001c54:	68db      	ldr	r3, [r3, #12]
 8001c56:	2b01      	cmp	r3, #1
 8001c58:	d001      	beq.n	8001c5e <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 8001c5a:	2301      	movs	r3, #1
 8001c5c:	e1d3      	b.n	8002006 <HAL_RCC_OscConfig+0x52e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001c5e:	4b3b      	ldr	r3, [pc, #236]	@ (8001d4c <HAL_RCC_OscConfig+0x274>)
 8001c60:	681b      	ldr	r3, [r3, #0]
 8001c62:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8001c66:	687b      	ldr	r3, [r7, #4]
 8001c68:	691b      	ldr	r3, [r3, #16]
 8001c6a:	00db      	lsls	r3, r3, #3
 8001c6c:	4937      	ldr	r1, [pc, #220]	@ (8001d4c <HAL_RCC_OscConfig+0x274>)
 8001c6e:	4313      	orrs	r3, r2
 8001c70:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001c72:	e03a      	b.n	8001cea <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8001c74:	687b      	ldr	r3, [r7, #4]
 8001c76:	68db      	ldr	r3, [r3, #12]
 8001c78:	2b00      	cmp	r3, #0
 8001c7a:	d020      	beq.n	8001cbe <HAL_RCC_OscConfig+0x1e6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001c7c:	4b34      	ldr	r3, [pc, #208]	@ (8001d50 <HAL_RCC_OscConfig+0x278>)
 8001c7e:	2201      	movs	r2, #1
 8001c80:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001c82:	f7ff f8ed 	bl	8000e60 <HAL_GetTick>
 8001c86:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001c88:	e008      	b.n	8001c9c <HAL_RCC_OscConfig+0x1c4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001c8a:	f7ff f8e9 	bl	8000e60 <HAL_GetTick>
 8001c8e:	4602      	mov	r2, r0
 8001c90:	693b      	ldr	r3, [r7, #16]
 8001c92:	1ad3      	subs	r3, r2, r3
 8001c94:	2b02      	cmp	r3, #2
 8001c96:	d901      	bls.n	8001c9c <HAL_RCC_OscConfig+0x1c4>
          {
            return HAL_TIMEOUT;
 8001c98:	2303      	movs	r3, #3
 8001c9a:	e1b4      	b.n	8002006 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001c9c:	4b2b      	ldr	r3, [pc, #172]	@ (8001d4c <HAL_RCC_OscConfig+0x274>)
 8001c9e:	681b      	ldr	r3, [r3, #0]
 8001ca0:	f003 0302 	and.w	r3, r3, #2
 8001ca4:	2b00      	cmp	r3, #0
 8001ca6:	d0f0      	beq.n	8001c8a <HAL_RCC_OscConfig+0x1b2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001ca8:	4b28      	ldr	r3, [pc, #160]	@ (8001d4c <HAL_RCC_OscConfig+0x274>)
 8001caa:	681b      	ldr	r3, [r3, #0]
 8001cac:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8001cb0:	687b      	ldr	r3, [r7, #4]
 8001cb2:	691b      	ldr	r3, [r3, #16]
 8001cb4:	00db      	lsls	r3, r3, #3
 8001cb6:	4925      	ldr	r1, [pc, #148]	@ (8001d4c <HAL_RCC_OscConfig+0x274>)
 8001cb8:	4313      	orrs	r3, r2
 8001cba:	600b      	str	r3, [r1, #0]
 8001cbc:	e015      	b.n	8001cea <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001cbe:	4b24      	ldr	r3, [pc, #144]	@ (8001d50 <HAL_RCC_OscConfig+0x278>)
 8001cc0:	2200      	movs	r2, #0
 8001cc2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001cc4:	f7ff f8cc 	bl	8000e60 <HAL_GetTick>
 8001cc8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001cca:	e008      	b.n	8001cde <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001ccc:	f7ff f8c8 	bl	8000e60 <HAL_GetTick>
 8001cd0:	4602      	mov	r2, r0
 8001cd2:	693b      	ldr	r3, [r7, #16]
 8001cd4:	1ad3      	subs	r3, r2, r3
 8001cd6:	2b02      	cmp	r3, #2
 8001cd8:	d901      	bls.n	8001cde <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8001cda:	2303      	movs	r3, #3
 8001cdc:	e193      	b.n	8002006 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001cde:	4b1b      	ldr	r3, [pc, #108]	@ (8001d4c <HAL_RCC_OscConfig+0x274>)
 8001ce0:	681b      	ldr	r3, [r3, #0]
 8001ce2:	f003 0302 	and.w	r3, r3, #2
 8001ce6:	2b00      	cmp	r3, #0
 8001ce8:	d1f0      	bne.n	8001ccc <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001cea:	687b      	ldr	r3, [r7, #4]
 8001cec:	681b      	ldr	r3, [r3, #0]
 8001cee:	f003 0308 	and.w	r3, r3, #8
 8001cf2:	2b00      	cmp	r3, #0
 8001cf4:	d036      	beq.n	8001d64 <HAL_RCC_OscConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8001cf6:	687b      	ldr	r3, [r7, #4]
 8001cf8:	695b      	ldr	r3, [r3, #20]
 8001cfa:	2b00      	cmp	r3, #0
 8001cfc:	d016      	beq.n	8001d2c <HAL_RCC_OscConfig+0x254>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001cfe:	4b15      	ldr	r3, [pc, #84]	@ (8001d54 <HAL_RCC_OscConfig+0x27c>)
 8001d00:	2201      	movs	r2, #1
 8001d02:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001d04:	f7ff f8ac 	bl	8000e60 <HAL_GetTick>
 8001d08:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001d0a:	e008      	b.n	8001d1e <HAL_RCC_OscConfig+0x246>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001d0c:	f7ff f8a8 	bl	8000e60 <HAL_GetTick>
 8001d10:	4602      	mov	r2, r0
 8001d12:	693b      	ldr	r3, [r7, #16]
 8001d14:	1ad3      	subs	r3, r2, r3
 8001d16:	2b02      	cmp	r3, #2
 8001d18:	d901      	bls.n	8001d1e <HAL_RCC_OscConfig+0x246>
        {
          return HAL_TIMEOUT;
 8001d1a:	2303      	movs	r3, #3
 8001d1c:	e173      	b.n	8002006 <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001d1e:	4b0b      	ldr	r3, [pc, #44]	@ (8001d4c <HAL_RCC_OscConfig+0x274>)
 8001d20:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8001d22:	f003 0302 	and.w	r3, r3, #2
 8001d26:	2b00      	cmp	r3, #0
 8001d28:	d0f0      	beq.n	8001d0c <HAL_RCC_OscConfig+0x234>
 8001d2a:	e01b      	b.n	8001d64 <HAL_RCC_OscConfig+0x28c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001d2c:	4b09      	ldr	r3, [pc, #36]	@ (8001d54 <HAL_RCC_OscConfig+0x27c>)
 8001d2e:	2200      	movs	r2, #0
 8001d30:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001d32:	f7ff f895 	bl	8000e60 <HAL_GetTick>
 8001d36:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001d38:	e00e      	b.n	8001d58 <HAL_RCC_OscConfig+0x280>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001d3a:	f7ff f891 	bl	8000e60 <HAL_GetTick>
 8001d3e:	4602      	mov	r2, r0
 8001d40:	693b      	ldr	r3, [r7, #16]
 8001d42:	1ad3      	subs	r3, r2, r3
 8001d44:	2b02      	cmp	r3, #2
 8001d46:	d907      	bls.n	8001d58 <HAL_RCC_OscConfig+0x280>
        {
          return HAL_TIMEOUT;
 8001d48:	2303      	movs	r3, #3
 8001d4a:	e15c      	b.n	8002006 <HAL_RCC_OscConfig+0x52e>
 8001d4c:	40023800 	.word	0x40023800
 8001d50:	42470000 	.word	0x42470000
 8001d54:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001d58:	4b8a      	ldr	r3, [pc, #552]	@ (8001f84 <HAL_RCC_OscConfig+0x4ac>)
 8001d5a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8001d5c:	f003 0302 	and.w	r3, r3, #2
 8001d60:	2b00      	cmp	r3, #0
 8001d62:	d1ea      	bne.n	8001d3a <HAL_RCC_OscConfig+0x262>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001d64:	687b      	ldr	r3, [r7, #4]
 8001d66:	681b      	ldr	r3, [r3, #0]
 8001d68:	f003 0304 	and.w	r3, r3, #4
 8001d6c:	2b00      	cmp	r3, #0
 8001d6e:	f000 8097 	beq.w	8001ea0 <HAL_RCC_OscConfig+0x3c8>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001d72:	2300      	movs	r3, #0
 8001d74:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001d76:	4b83      	ldr	r3, [pc, #524]	@ (8001f84 <HAL_RCC_OscConfig+0x4ac>)
 8001d78:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001d7a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001d7e:	2b00      	cmp	r3, #0
 8001d80:	d10f      	bne.n	8001da2 <HAL_RCC_OscConfig+0x2ca>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001d82:	2300      	movs	r3, #0
 8001d84:	60bb      	str	r3, [r7, #8]
 8001d86:	4b7f      	ldr	r3, [pc, #508]	@ (8001f84 <HAL_RCC_OscConfig+0x4ac>)
 8001d88:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001d8a:	4a7e      	ldr	r2, [pc, #504]	@ (8001f84 <HAL_RCC_OscConfig+0x4ac>)
 8001d8c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001d90:	6413      	str	r3, [r2, #64]	@ 0x40
 8001d92:	4b7c      	ldr	r3, [pc, #496]	@ (8001f84 <HAL_RCC_OscConfig+0x4ac>)
 8001d94:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001d96:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001d9a:	60bb      	str	r3, [r7, #8]
 8001d9c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001d9e:	2301      	movs	r3, #1
 8001da0:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001da2:	4b79      	ldr	r3, [pc, #484]	@ (8001f88 <HAL_RCC_OscConfig+0x4b0>)
 8001da4:	681b      	ldr	r3, [r3, #0]
 8001da6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001daa:	2b00      	cmp	r3, #0
 8001dac:	d118      	bne.n	8001de0 <HAL_RCC_OscConfig+0x308>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001dae:	4b76      	ldr	r3, [pc, #472]	@ (8001f88 <HAL_RCC_OscConfig+0x4b0>)
 8001db0:	681b      	ldr	r3, [r3, #0]
 8001db2:	4a75      	ldr	r2, [pc, #468]	@ (8001f88 <HAL_RCC_OscConfig+0x4b0>)
 8001db4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001db8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001dba:	f7ff f851 	bl	8000e60 <HAL_GetTick>
 8001dbe:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001dc0:	e008      	b.n	8001dd4 <HAL_RCC_OscConfig+0x2fc>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001dc2:	f7ff f84d 	bl	8000e60 <HAL_GetTick>
 8001dc6:	4602      	mov	r2, r0
 8001dc8:	693b      	ldr	r3, [r7, #16]
 8001dca:	1ad3      	subs	r3, r2, r3
 8001dcc:	2b02      	cmp	r3, #2
 8001dce:	d901      	bls.n	8001dd4 <HAL_RCC_OscConfig+0x2fc>
        {
          return HAL_TIMEOUT;
 8001dd0:	2303      	movs	r3, #3
 8001dd2:	e118      	b.n	8002006 <HAL_RCC_OscConfig+0x52e>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001dd4:	4b6c      	ldr	r3, [pc, #432]	@ (8001f88 <HAL_RCC_OscConfig+0x4b0>)
 8001dd6:	681b      	ldr	r3, [r3, #0]
 8001dd8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001ddc:	2b00      	cmp	r3, #0
 8001dde:	d0f0      	beq.n	8001dc2 <HAL_RCC_OscConfig+0x2ea>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001de0:	687b      	ldr	r3, [r7, #4]
 8001de2:	689b      	ldr	r3, [r3, #8]
 8001de4:	2b01      	cmp	r3, #1
 8001de6:	d106      	bne.n	8001df6 <HAL_RCC_OscConfig+0x31e>
 8001de8:	4b66      	ldr	r3, [pc, #408]	@ (8001f84 <HAL_RCC_OscConfig+0x4ac>)
 8001dea:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001dec:	4a65      	ldr	r2, [pc, #404]	@ (8001f84 <HAL_RCC_OscConfig+0x4ac>)
 8001dee:	f043 0301 	orr.w	r3, r3, #1
 8001df2:	6713      	str	r3, [r2, #112]	@ 0x70
 8001df4:	e01c      	b.n	8001e30 <HAL_RCC_OscConfig+0x358>
 8001df6:	687b      	ldr	r3, [r7, #4]
 8001df8:	689b      	ldr	r3, [r3, #8]
 8001dfa:	2b05      	cmp	r3, #5
 8001dfc:	d10c      	bne.n	8001e18 <HAL_RCC_OscConfig+0x340>
 8001dfe:	4b61      	ldr	r3, [pc, #388]	@ (8001f84 <HAL_RCC_OscConfig+0x4ac>)
 8001e00:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001e02:	4a60      	ldr	r2, [pc, #384]	@ (8001f84 <HAL_RCC_OscConfig+0x4ac>)
 8001e04:	f043 0304 	orr.w	r3, r3, #4
 8001e08:	6713      	str	r3, [r2, #112]	@ 0x70
 8001e0a:	4b5e      	ldr	r3, [pc, #376]	@ (8001f84 <HAL_RCC_OscConfig+0x4ac>)
 8001e0c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001e0e:	4a5d      	ldr	r2, [pc, #372]	@ (8001f84 <HAL_RCC_OscConfig+0x4ac>)
 8001e10:	f043 0301 	orr.w	r3, r3, #1
 8001e14:	6713      	str	r3, [r2, #112]	@ 0x70
 8001e16:	e00b      	b.n	8001e30 <HAL_RCC_OscConfig+0x358>
 8001e18:	4b5a      	ldr	r3, [pc, #360]	@ (8001f84 <HAL_RCC_OscConfig+0x4ac>)
 8001e1a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001e1c:	4a59      	ldr	r2, [pc, #356]	@ (8001f84 <HAL_RCC_OscConfig+0x4ac>)
 8001e1e:	f023 0301 	bic.w	r3, r3, #1
 8001e22:	6713      	str	r3, [r2, #112]	@ 0x70
 8001e24:	4b57      	ldr	r3, [pc, #348]	@ (8001f84 <HAL_RCC_OscConfig+0x4ac>)
 8001e26:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001e28:	4a56      	ldr	r2, [pc, #344]	@ (8001f84 <HAL_RCC_OscConfig+0x4ac>)
 8001e2a:	f023 0304 	bic.w	r3, r3, #4
 8001e2e:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8001e30:	687b      	ldr	r3, [r7, #4]
 8001e32:	689b      	ldr	r3, [r3, #8]
 8001e34:	2b00      	cmp	r3, #0
 8001e36:	d015      	beq.n	8001e64 <HAL_RCC_OscConfig+0x38c>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001e38:	f7ff f812 	bl	8000e60 <HAL_GetTick>
 8001e3c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001e3e:	e00a      	b.n	8001e56 <HAL_RCC_OscConfig+0x37e>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001e40:	f7ff f80e 	bl	8000e60 <HAL_GetTick>
 8001e44:	4602      	mov	r2, r0
 8001e46:	693b      	ldr	r3, [r7, #16]
 8001e48:	1ad3      	subs	r3, r2, r3
 8001e4a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001e4e:	4293      	cmp	r3, r2
 8001e50:	d901      	bls.n	8001e56 <HAL_RCC_OscConfig+0x37e>
        {
          return HAL_TIMEOUT;
 8001e52:	2303      	movs	r3, #3
 8001e54:	e0d7      	b.n	8002006 <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001e56:	4b4b      	ldr	r3, [pc, #300]	@ (8001f84 <HAL_RCC_OscConfig+0x4ac>)
 8001e58:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001e5a:	f003 0302 	and.w	r3, r3, #2
 8001e5e:	2b00      	cmp	r3, #0
 8001e60:	d0ee      	beq.n	8001e40 <HAL_RCC_OscConfig+0x368>
 8001e62:	e014      	b.n	8001e8e <HAL_RCC_OscConfig+0x3b6>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001e64:	f7fe fffc 	bl	8000e60 <HAL_GetTick>
 8001e68:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001e6a:	e00a      	b.n	8001e82 <HAL_RCC_OscConfig+0x3aa>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001e6c:	f7fe fff8 	bl	8000e60 <HAL_GetTick>
 8001e70:	4602      	mov	r2, r0
 8001e72:	693b      	ldr	r3, [r7, #16]
 8001e74:	1ad3      	subs	r3, r2, r3
 8001e76:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001e7a:	4293      	cmp	r3, r2
 8001e7c:	d901      	bls.n	8001e82 <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 8001e7e:	2303      	movs	r3, #3
 8001e80:	e0c1      	b.n	8002006 <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001e82:	4b40      	ldr	r3, [pc, #256]	@ (8001f84 <HAL_RCC_OscConfig+0x4ac>)
 8001e84:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001e86:	f003 0302 	and.w	r3, r3, #2
 8001e8a:	2b00      	cmp	r3, #0
 8001e8c:	d1ee      	bne.n	8001e6c <HAL_RCC_OscConfig+0x394>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8001e8e:	7dfb      	ldrb	r3, [r7, #23]
 8001e90:	2b01      	cmp	r3, #1
 8001e92:	d105      	bne.n	8001ea0 <HAL_RCC_OscConfig+0x3c8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001e94:	4b3b      	ldr	r3, [pc, #236]	@ (8001f84 <HAL_RCC_OscConfig+0x4ac>)
 8001e96:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001e98:	4a3a      	ldr	r2, [pc, #232]	@ (8001f84 <HAL_RCC_OscConfig+0x4ac>)
 8001e9a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8001e9e:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001ea0:	687b      	ldr	r3, [r7, #4]
 8001ea2:	699b      	ldr	r3, [r3, #24]
 8001ea4:	2b00      	cmp	r3, #0
 8001ea6:	f000 80ad 	beq.w	8002004 <HAL_RCC_OscConfig+0x52c>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8001eaa:	4b36      	ldr	r3, [pc, #216]	@ (8001f84 <HAL_RCC_OscConfig+0x4ac>)
 8001eac:	689b      	ldr	r3, [r3, #8]
 8001eae:	f003 030c 	and.w	r3, r3, #12
 8001eb2:	2b08      	cmp	r3, #8
 8001eb4:	d060      	beq.n	8001f78 <HAL_RCC_OscConfig+0x4a0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001eb6:	687b      	ldr	r3, [r7, #4]
 8001eb8:	699b      	ldr	r3, [r3, #24]
 8001eba:	2b02      	cmp	r3, #2
 8001ebc:	d145      	bne.n	8001f4a <HAL_RCC_OscConfig+0x472>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001ebe:	4b33      	ldr	r3, [pc, #204]	@ (8001f8c <HAL_RCC_OscConfig+0x4b4>)
 8001ec0:	2200      	movs	r2, #0
 8001ec2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001ec4:	f7fe ffcc 	bl	8000e60 <HAL_GetTick>
 8001ec8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001eca:	e008      	b.n	8001ede <HAL_RCC_OscConfig+0x406>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001ecc:	f7fe ffc8 	bl	8000e60 <HAL_GetTick>
 8001ed0:	4602      	mov	r2, r0
 8001ed2:	693b      	ldr	r3, [r7, #16]
 8001ed4:	1ad3      	subs	r3, r2, r3
 8001ed6:	2b02      	cmp	r3, #2
 8001ed8:	d901      	bls.n	8001ede <HAL_RCC_OscConfig+0x406>
          {
            return HAL_TIMEOUT;
 8001eda:	2303      	movs	r3, #3
 8001edc:	e093      	b.n	8002006 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001ede:	4b29      	ldr	r3, [pc, #164]	@ (8001f84 <HAL_RCC_OscConfig+0x4ac>)
 8001ee0:	681b      	ldr	r3, [r3, #0]
 8001ee2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001ee6:	2b00      	cmp	r3, #0
 8001ee8:	d1f0      	bne.n	8001ecc <HAL_RCC_OscConfig+0x3f4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8001eea:	687b      	ldr	r3, [r7, #4]
 8001eec:	69da      	ldr	r2, [r3, #28]
 8001eee:	687b      	ldr	r3, [r7, #4]
 8001ef0:	6a1b      	ldr	r3, [r3, #32]
 8001ef2:	431a      	orrs	r2, r3
 8001ef4:	687b      	ldr	r3, [r7, #4]
 8001ef6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001ef8:	019b      	lsls	r3, r3, #6
 8001efa:	431a      	orrs	r2, r3
 8001efc:	687b      	ldr	r3, [r7, #4]
 8001efe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001f00:	085b      	lsrs	r3, r3, #1
 8001f02:	3b01      	subs	r3, #1
 8001f04:	041b      	lsls	r3, r3, #16
 8001f06:	431a      	orrs	r2, r3
 8001f08:	687b      	ldr	r3, [r7, #4]
 8001f0a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001f0c:	061b      	lsls	r3, r3, #24
 8001f0e:	431a      	orrs	r2, r3
 8001f10:	687b      	ldr	r3, [r7, #4]
 8001f12:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f14:	071b      	lsls	r3, r3, #28
 8001f16:	491b      	ldr	r1, [pc, #108]	@ (8001f84 <HAL_RCC_OscConfig+0x4ac>)
 8001f18:	4313      	orrs	r3, r2
 8001f1a:	604b      	str	r3, [r1, #4]
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)                       | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)        | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)                       | \
                                 (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001f1c:	4b1b      	ldr	r3, [pc, #108]	@ (8001f8c <HAL_RCC_OscConfig+0x4b4>)
 8001f1e:	2201      	movs	r2, #1
 8001f20:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001f22:	f7fe ff9d 	bl	8000e60 <HAL_GetTick>
 8001f26:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001f28:	e008      	b.n	8001f3c <HAL_RCC_OscConfig+0x464>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001f2a:	f7fe ff99 	bl	8000e60 <HAL_GetTick>
 8001f2e:	4602      	mov	r2, r0
 8001f30:	693b      	ldr	r3, [r7, #16]
 8001f32:	1ad3      	subs	r3, r2, r3
 8001f34:	2b02      	cmp	r3, #2
 8001f36:	d901      	bls.n	8001f3c <HAL_RCC_OscConfig+0x464>
          {
            return HAL_TIMEOUT;
 8001f38:	2303      	movs	r3, #3
 8001f3a:	e064      	b.n	8002006 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001f3c:	4b11      	ldr	r3, [pc, #68]	@ (8001f84 <HAL_RCC_OscConfig+0x4ac>)
 8001f3e:	681b      	ldr	r3, [r3, #0]
 8001f40:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001f44:	2b00      	cmp	r3, #0
 8001f46:	d0f0      	beq.n	8001f2a <HAL_RCC_OscConfig+0x452>
 8001f48:	e05c      	b.n	8002004 <HAL_RCC_OscConfig+0x52c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001f4a:	4b10      	ldr	r3, [pc, #64]	@ (8001f8c <HAL_RCC_OscConfig+0x4b4>)
 8001f4c:	2200      	movs	r2, #0
 8001f4e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001f50:	f7fe ff86 	bl	8000e60 <HAL_GetTick>
 8001f54:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001f56:	e008      	b.n	8001f6a <HAL_RCC_OscConfig+0x492>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001f58:	f7fe ff82 	bl	8000e60 <HAL_GetTick>
 8001f5c:	4602      	mov	r2, r0
 8001f5e:	693b      	ldr	r3, [r7, #16]
 8001f60:	1ad3      	subs	r3, r2, r3
 8001f62:	2b02      	cmp	r3, #2
 8001f64:	d901      	bls.n	8001f6a <HAL_RCC_OscConfig+0x492>
          {
            return HAL_TIMEOUT;
 8001f66:	2303      	movs	r3, #3
 8001f68:	e04d      	b.n	8002006 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001f6a:	4b06      	ldr	r3, [pc, #24]	@ (8001f84 <HAL_RCC_OscConfig+0x4ac>)
 8001f6c:	681b      	ldr	r3, [r3, #0]
 8001f6e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001f72:	2b00      	cmp	r3, #0
 8001f74:	d1f0      	bne.n	8001f58 <HAL_RCC_OscConfig+0x480>
 8001f76:	e045      	b.n	8002004 <HAL_RCC_OscConfig+0x52c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001f78:	687b      	ldr	r3, [r7, #4]
 8001f7a:	699b      	ldr	r3, [r3, #24]
 8001f7c:	2b01      	cmp	r3, #1
 8001f7e:	d107      	bne.n	8001f90 <HAL_RCC_OscConfig+0x4b8>
      {
        return HAL_ERROR;
 8001f80:	2301      	movs	r3, #1
 8001f82:	e040      	b.n	8002006 <HAL_RCC_OscConfig+0x52e>
 8001f84:	40023800 	.word	0x40023800
 8001f88:	40007000 	.word	0x40007000
 8001f8c:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8001f90:	4b1f      	ldr	r3, [pc, #124]	@ (8002010 <HAL_RCC_OscConfig+0x538>)
 8001f92:	685b      	ldr	r3, [r3, #4]
 8001f94:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001f96:	687b      	ldr	r3, [r7, #4]
 8001f98:	699b      	ldr	r3, [r3, #24]
 8001f9a:	2b01      	cmp	r3, #1
 8001f9c:	d030      	beq.n	8002000 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001f9e:	68fb      	ldr	r3, [r7, #12]
 8001fa0:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8001fa4:	687b      	ldr	r3, [r7, #4]
 8001fa6:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001fa8:	429a      	cmp	r2, r3
 8001faa:	d129      	bne.n	8002000 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8001fac:	68fb      	ldr	r3, [r7, #12]
 8001fae:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8001fb2:	687b      	ldr	r3, [r7, #4]
 8001fb4:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001fb6:	429a      	cmp	r2, r3
 8001fb8:	d122      	bne.n	8002000 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8001fba:	68fa      	ldr	r2, [r7, #12]
 8001fbc:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8001fc0:	4013      	ands	r3, r2
 8001fc2:	687a      	ldr	r2, [r7, #4]
 8001fc4:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8001fc6:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8001fc8:	4293      	cmp	r3, r2
 8001fca:	d119      	bne.n	8002000 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8001fcc:	68fb      	ldr	r3, [r7, #12]
 8001fce:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8001fd2:	687b      	ldr	r3, [r7, #4]
 8001fd4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001fd6:	085b      	lsrs	r3, r3, #1
 8001fd8:	3b01      	subs	r3, #1
 8001fda:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8001fdc:	429a      	cmp	r2, r3
 8001fde:	d10f      	bne.n	8002000 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8001fe0:	68fb      	ldr	r3, [r7, #12]
 8001fe2:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8001fe6:	687b      	ldr	r3, [r7, #4]
 8001fe8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001fea:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8001fec:	429a      	cmp	r2, r3
 8001fee:	d107      	bne.n	8002000 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 8001ff0:	68fb      	ldr	r3, [r7, #12]
 8001ff2:	f003 42e0 	and.w	r2, r3, #1879048192	@ 0x70000000
 8001ff6:	687b      	ldr	r3, [r7, #4]
 8001ff8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001ffa:	071b      	lsls	r3, r3, #28
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8001ffc:	429a      	cmp	r2, r3
 8001ffe:	d001      	beq.n	8002004 <HAL_RCC_OscConfig+0x52c>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8002000:	2301      	movs	r3, #1
 8002002:	e000      	b.n	8002006 <HAL_RCC_OscConfig+0x52e>
        }
      }
    }
  }
  return HAL_OK;
 8002004:	2300      	movs	r3, #0
}
 8002006:	4618      	mov	r0, r3
 8002008:	3718      	adds	r7, #24
 800200a:	46bd      	mov	sp, r7
 800200c:	bd80      	pop	{r7, pc}
 800200e:	bf00      	nop
 8002010:	40023800 	.word	0x40023800

08002014 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8002014:	b580      	push	{r7, lr}
 8002016:	b082      	sub	sp, #8
 8002018:	af00      	add	r7, sp, #0
 800201a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800201c:	687b      	ldr	r3, [r7, #4]
 800201e:	2b00      	cmp	r3, #0
 8002020:	d101      	bne.n	8002026 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8002022:	2301      	movs	r3, #1
 8002024:	e041      	b.n	80020aa <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002026:	687b      	ldr	r3, [r7, #4]
 8002028:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800202c:	b2db      	uxtb	r3, r3
 800202e:	2b00      	cmp	r3, #0
 8002030:	d106      	bne.n	8002040 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002032:	687b      	ldr	r3, [r7, #4]
 8002034:	2200      	movs	r2, #0
 8002036:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800203a:	6878      	ldr	r0, [r7, #4]
 800203c:	f000 f839 	bl	80020b2 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002040:	687b      	ldr	r3, [r7, #4]
 8002042:	2202      	movs	r2, #2
 8002044:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002048:	687b      	ldr	r3, [r7, #4]
 800204a:	681a      	ldr	r2, [r3, #0]
 800204c:	687b      	ldr	r3, [r7, #4]
 800204e:	3304      	adds	r3, #4
 8002050:	4619      	mov	r1, r3
 8002052:	4610      	mov	r0, r2
 8002054:	f000 f9c0 	bl	80023d8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002058:	687b      	ldr	r3, [r7, #4]
 800205a:	2201      	movs	r2, #1
 800205c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002060:	687b      	ldr	r3, [r7, #4]
 8002062:	2201      	movs	r2, #1
 8002064:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8002068:	687b      	ldr	r3, [r7, #4]
 800206a:	2201      	movs	r2, #1
 800206c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8002070:	687b      	ldr	r3, [r7, #4]
 8002072:	2201      	movs	r2, #1
 8002074:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8002078:	687b      	ldr	r3, [r7, #4]
 800207a:	2201      	movs	r2, #1
 800207c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002080:	687b      	ldr	r3, [r7, #4]
 8002082:	2201      	movs	r2, #1
 8002084:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8002088:	687b      	ldr	r3, [r7, #4]
 800208a:	2201      	movs	r2, #1
 800208c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8002090:	687b      	ldr	r3, [r7, #4]
 8002092:	2201      	movs	r2, #1
 8002094:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8002098:	687b      	ldr	r3, [r7, #4]
 800209a:	2201      	movs	r2, #1
 800209c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80020a0:	687b      	ldr	r3, [r7, #4]
 80020a2:	2201      	movs	r2, #1
 80020a4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80020a8:	2300      	movs	r3, #0
}
 80020aa:	4618      	mov	r0, r3
 80020ac:	3708      	adds	r7, #8
 80020ae:	46bd      	mov	sp, r7
 80020b0:	bd80      	pop	{r7, pc}

080020b2 <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 80020b2:	b480      	push	{r7}
 80020b4:	b083      	sub	sp, #12
 80020b6:	af00      	add	r7, sp, #0
 80020b8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 80020ba:	bf00      	nop
 80020bc:	370c      	adds	r7, #12
 80020be:	46bd      	mov	sp, r7
 80020c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020c4:	4770      	bx	lr
	...

080020c8 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80020c8:	b480      	push	{r7}
 80020ca:	b085      	sub	sp, #20
 80020cc:	af00      	add	r7, sp, #0
 80020ce:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80020d0:	687b      	ldr	r3, [r7, #4]
 80020d2:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80020d6:	b2db      	uxtb	r3, r3
 80020d8:	2b01      	cmp	r3, #1
 80020da:	d001      	beq.n	80020e0 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80020dc:	2301      	movs	r3, #1
 80020de:	e04e      	b.n	800217e <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80020e0:	687b      	ldr	r3, [r7, #4]
 80020e2:	2202      	movs	r2, #2
 80020e4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80020e8:	687b      	ldr	r3, [r7, #4]
 80020ea:	681b      	ldr	r3, [r3, #0]
 80020ec:	68da      	ldr	r2, [r3, #12]
 80020ee:	687b      	ldr	r3, [r7, #4]
 80020f0:	681b      	ldr	r3, [r3, #0]
 80020f2:	f042 0201 	orr.w	r2, r2, #1
 80020f6:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80020f8:	687b      	ldr	r3, [r7, #4]
 80020fa:	681b      	ldr	r3, [r3, #0]
 80020fc:	4a23      	ldr	r2, [pc, #140]	@ (800218c <HAL_TIM_Base_Start_IT+0xc4>)
 80020fe:	4293      	cmp	r3, r2
 8002100:	d022      	beq.n	8002148 <HAL_TIM_Base_Start_IT+0x80>
 8002102:	687b      	ldr	r3, [r7, #4]
 8002104:	681b      	ldr	r3, [r3, #0]
 8002106:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800210a:	d01d      	beq.n	8002148 <HAL_TIM_Base_Start_IT+0x80>
 800210c:	687b      	ldr	r3, [r7, #4]
 800210e:	681b      	ldr	r3, [r3, #0]
 8002110:	4a1f      	ldr	r2, [pc, #124]	@ (8002190 <HAL_TIM_Base_Start_IT+0xc8>)
 8002112:	4293      	cmp	r3, r2
 8002114:	d018      	beq.n	8002148 <HAL_TIM_Base_Start_IT+0x80>
 8002116:	687b      	ldr	r3, [r7, #4]
 8002118:	681b      	ldr	r3, [r3, #0]
 800211a:	4a1e      	ldr	r2, [pc, #120]	@ (8002194 <HAL_TIM_Base_Start_IT+0xcc>)
 800211c:	4293      	cmp	r3, r2
 800211e:	d013      	beq.n	8002148 <HAL_TIM_Base_Start_IT+0x80>
 8002120:	687b      	ldr	r3, [r7, #4]
 8002122:	681b      	ldr	r3, [r3, #0]
 8002124:	4a1c      	ldr	r2, [pc, #112]	@ (8002198 <HAL_TIM_Base_Start_IT+0xd0>)
 8002126:	4293      	cmp	r3, r2
 8002128:	d00e      	beq.n	8002148 <HAL_TIM_Base_Start_IT+0x80>
 800212a:	687b      	ldr	r3, [r7, #4]
 800212c:	681b      	ldr	r3, [r3, #0]
 800212e:	4a1b      	ldr	r2, [pc, #108]	@ (800219c <HAL_TIM_Base_Start_IT+0xd4>)
 8002130:	4293      	cmp	r3, r2
 8002132:	d009      	beq.n	8002148 <HAL_TIM_Base_Start_IT+0x80>
 8002134:	687b      	ldr	r3, [r7, #4]
 8002136:	681b      	ldr	r3, [r3, #0]
 8002138:	4a19      	ldr	r2, [pc, #100]	@ (80021a0 <HAL_TIM_Base_Start_IT+0xd8>)
 800213a:	4293      	cmp	r3, r2
 800213c:	d004      	beq.n	8002148 <HAL_TIM_Base_Start_IT+0x80>
 800213e:	687b      	ldr	r3, [r7, #4]
 8002140:	681b      	ldr	r3, [r3, #0]
 8002142:	4a18      	ldr	r2, [pc, #96]	@ (80021a4 <HAL_TIM_Base_Start_IT+0xdc>)
 8002144:	4293      	cmp	r3, r2
 8002146:	d111      	bne.n	800216c <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002148:	687b      	ldr	r3, [r7, #4]
 800214a:	681b      	ldr	r3, [r3, #0]
 800214c:	689b      	ldr	r3, [r3, #8]
 800214e:	f003 0307 	and.w	r3, r3, #7
 8002152:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002154:	68fb      	ldr	r3, [r7, #12]
 8002156:	2b06      	cmp	r3, #6
 8002158:	d010      	beq.n	800217c <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 800215a:	687b      	ldr	r3, [r7, #4]
 800215c:	681b      	ldr	r3, [r3, #0]
 800215e:	681a      	ldr	r2, [r3, #0]
 8002160:	687b      	ldr	r3, [r7, #4]
 8002162:	681b      	ldr	r3, [r3, #0]
 8002164:	f042 0201 	orr.w	r2, r2, #1
 8002168:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800216a:	e007      	b.n	800217c <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800216c:	687b      	ldr	r3, [r7, #4]
 800216e:	681b      	ldr	r3, [r3, #0]
 8002170:	681a      	ldr	r2, [r3, #0]
 8002172:	687b      	ldr	r3, [r7, #4]
 8002174:	681b      	ldr	r3, [r3, #0]
 8002176:	f042 0201 	orr.w	r2, r2, #1
 800217a:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800217c:	2300      	movs	r3, #0
}
 800217e:	4618      	mov	r0, r3
 8002180:	3714      	adds	r7, #20
 8002182:	46bd      	mov	sp, r7
 8002184:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002188:	4770      	bx	lr
 800218a:	bf00      	nop
 800218c:	40010000 	.word	0x40010000
 8002190:	40000400 	.word	0x40000400
 8002194:	40000800 	.word	0x40000800
 8002198:	40000c00 	.word	0x40000c00
 800219c:	40010400 	.word	0x40010400
 80021a0:	40014000 	.word	0x40014000
 80021a4:	40001800 	.word	0x40001800

080021a8 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80021a8:	b580      	push	{r7, lr}
 80021aa:	b084      	sub	sp, #16
 80021ac:	af00      	add	r7, sp, #0
 80021ae:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 80021b0:	687b      	ldr	r3, [r7, #4]
 80021b2:	681b      	ldr	r3, [r3, #0]
 80021b4:	68db      	ldr	r3, [r3, #12]
 80021b6:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 80021b8:	687b      	ldr	r3, [r7, #4]
 80021ba:	681b      	ldr	r3, [r3, #0]
 80021bc:	691b      	ldr	r3, [r3, #16]
 80021be:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 80021c0:	68bb      	ldr	r3, [r7, #8]
 80021c2:	f003 0302 	and.w	r3, r3, #2
 80021c6:	2b00      	cmp	r3, #0
 80021c8:	d020      	beq.n	800220c <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 80021ca:	68fb      	ldr	r3, [r7, #12]
 80021cc:	f003 0302 	and.w	r3, r3, #2
 80021d0:	2b00      	cmp	r3, #0
 80021d2:	d01b      	beq.n	800220c <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 80021d4:	687b      	ldr	r3, [r7, #4]
 80021d6:	681b      	ldr	r3, [r3, #0]
 80021d8:	f06f 0202 	mvn.w	r2, #2
 80021dc:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80021de:	687b      	ldr	r3, [r7, #4]
 80021e0:	2201      	movs	r2, #1
 80021e2:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80021e4:	687b      	ldr	r3, [r7, #4]
 80021e6:	681b      	ldr	r3, [r3, #0]
 80021e8:	699b      	ldr	r3, [r3, #24]
 80021ea:	f003 0303 	and.w	r3, r3, #3
 80021ee:	2b00      	cmp	r3, #0
 80021f0:	d003      	beq.n	80021fa <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80021f2:	6878      	ldr	r0, [r7, #4]
 80021f4:	f000 f8d2 	bl	800239c <HAL_TIM_IC_CaptureCallback>
 80021f8:	e005      	b.n	8002206 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80021fa:	6878      	ldr	r0, [r7, #4]
 80021fc:	f000 f8c4 	bl	8002388 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002200:	6878      	ldr	r0, [r7, #4]
 8002202:	f000 f8d5 	bl	80023b0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002206:	687b      	ldr	r3, [r7, #4]
 8002208:	2200      	movs	r2, #0
 800220a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 800220c:	68bb      	ldr	r3, [r7, #8]
 800220e:	f003 0304 	and.w	r3, r3, #4
 8002212:	2b00      	cmp	r3, #0
 8002214:	d020      	beq.n	8002258 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8002216:	68fb      	ldr	r3, [r7, #12]
 8002218:	f003 0304 	and.w	r3, r3, #4
 800221c:	2b00      	cmp	r3, #0
 800221e:	d01b      	beq.n	8002258 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8002220:	687b      	ldr	r3, [r7, #4]
 8002222:	681b      	ldr	r3, [r3, #0]
 8002224:	f06f 0204 	mvn.w	r2, #4
 8002228:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800222a:	687b      	ldr	r3, [r7, #4]
 800222c:	2202      	movs	r2, #2
 800222e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8002230:	687b      	ldr	r3, [r7, #4]
 8002232:	681b      	ldr	r3, [r3, #0]
 8002234:	699b      	ldr	r3, [r3, #24]
 8002236:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800223a:	2b00      	cmp	r3, #0
 800223c:	d003      	beq.n	8002246 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800223e:	6878      	ldr	r0, [r7, #4]
 8002240:	f000 f8ac 	bl	800239c <HAL_TIM_IC_CaptureCallback>
 8002244:	e005      	b.n	8002252 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002246:	6878      	ldr	r0, [r7, #4]
 8002248:	f000 f89e 	bl	8002388 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800224c:	6878      	ldr	r0, [r7, #4]
 800224e:	f000 f8af 	bl	80023b0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002252:	687b      	ldr	r3, [r7, #4]
 8002254:	2200      	movs	r2, #0
 8002256:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8002258:	68bb      	ldr	r3, [r7, #8]
 800225a:	f003 0308 	and.w	r3, r3, #8
 800225e:	2b00      	cmp	r3, #0
 8002260:	d020      	beq.n	80022a4 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8002262:	68fb      	ldr	r3, [r7, #12]
 8002264:	f003 0308 	and.w	r3, r3, #8
 8002268:	2b00      	cmp	r3, #0
 800226a:	d01b      	beq.n	80022a4 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 800226c:	687b      	ldr	r3, [r7, #4]
 800226e:	681b      	ldr	r3, [r3, #0]
 8002270:	f06f 0208 	mvn.w	r2, #8
 8002274:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8002276:	687b      	ldr	r3, [r7, #4]
 8002278:	2204      	movs	r2, #4
 800227a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800227c:	687b      	ldr	r3, [r7, #4]
 800227e:	681b      	ldr	r3, [r3, #0]
 8002280:	69db      	ldr	r3, [r3, #28]
 8002282:	f003 0303 	and.w	r3, r3, #3
 8002286:	2b00      	cmp	r3, #0
 8002288:	d003      	beq.n	8002292 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800228a:	6878      	ldr	r0, [r7, #4]
 800228c:	f000 f886 	bl	800239c <HAL_TIM_IC_CaptureCallback>
 8002290:	e005      	b.n	800229e <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002292:	6878      	ldr	r0, [r7, #4]
 8002294:	f000 f878 	bl	8002388 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002298:	6878      	ldr	r0, [r7, #4]
 800229a:	f000 f889 	bl	80023b0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800229e:	687b      	ldr	r3, [r7, #4]
 80022a0:	2200      	movs	r2, #0
 80022a2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 80022a4:	68bb      	ldr	r3, [r7, #8]
 80022a6:	f003 0310 	and.w	r3, r3, #16
 80022aa:	2b00      	cmp	r3, #0
 80022ac:	d020      	beq.n	80022f0 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 80022ae:	68fb      	ldr	r3, [r7, #12]
 80022b0:	f003 0310 	and.w	r3, r3, #16
 80022b4:	2b00      	cmp	r3, #0
 80022b6:	d01b      	beq.n	80022f0 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 80022b8:	687b      	ldr	r3, [r7, #4]
 80022ba:	681b      	ldr	r3, [r3, #0]
 80022bc:	f06f 0210 	mvn.w	r2, #16
 80022c0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80022c2:	687b      	ldr	r3, [r7, #4]
 80022c4:	2208      	movs	r2, #8
 80022c6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80022c8:	687b      	ldr	r3, [r7, #4]
 80022ca:	681b      	ldr	r3, [r3, #0]
 80022cc:	69db      	ldr	r3, [r3, #28]
 80022ce:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80022d2:	2b00      	cmp	r3, #0
 80022d4:	d003      	beq.n	80022de <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80022d6:	6878      	ldr	r0, [r7, #4]
 80022d8:	f000 f860 	bl	800239c <HAL_TIM_IC_CaptureCallback>
 80022dc:	e005      	b.n	80022ea <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80022de:	6878      	ldr	r0, [r7, #4]
 80022e0:	f000 f852 	bl	8002388 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80022e4:	6878      	ldr	r0, [r7, #4]
 80022e6:	f000 f863 	bl	80023b0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80022ea:	687b      	ldr	r3, [r7, #4]
 80022ec:	2200      	movs	r2, #0
 80022ee:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 80022f0:	68bb      	ldr	r3, [r7, #8]
 80022f2:	f003 0301 	and.w	r3, r3, #1
 80022f6:	2b00      	cmp	r3, #0
 80022f8:	d00c      	beq.n	8002314 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 80022fa:	68fb      	ldr	r3, [r7, #12]
 80022fc:	f003 0301 	and.w	r3, r3, #1
 8002300:	2b00      	cmp	r3, #0
 8002302:	d007      	beq.n	8002314 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8002304:	687b      	ldr	r3, [r7, #4]
 8002306:	681b      	ldr	r3, [r3, #0]
 8002308:	f06f 0201 	mvn.w	r2, #1
 800230c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800230e:	6878      	ldr	r0, [r7, #4]
 8002310:	f7fe fb20 	bl	8000954 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8002314:	68bb      	ldr	r3, [r7, #8]
 8002316:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800231a:	2b00      	cmp	r3, #0
 800231c:	d00c      	beq.n	8002338 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800231e:	68fb      	ldr	r3, [r7, #12]
 8002320:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002324:	2b00      	cmp	r3, #0
 8002326:	d007      	beq.n	8002338 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8002328:	687b      	ldr	r3, [r7, #4]
 800232a:	681b      	ldr	r3, [r3, #0]
 800232c:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8002330:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8002332:	6878      	ldr	r0, [r7, #4]
 8002334:	f000 f900 	bl	8002538 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8002338:	68bb      	ldr	r3, [r7, #8]
 800233a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800233e:	2b00      	cmp	r3, #0
 8002340:	d00c      	beq.n	800235c <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8002342:	68fb      	ldr	r3, [r7, #12]
 8002344:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002348:	2b00      	cmp	r3, #0
 800234a:	d007      	beq.n	800235c <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 800234c:	687b      	ldr	r3, [r7, #4]
 800234e:	681b      	ldr	r3, [r3, #0]
 8002350:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8002354:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8002356:	6878      	ldr	r0, [r7, #4]
 8002358:	f000 f834 	bl	80023c4 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 800235c:	68bb      	ldr	r3, [r7, #8]
 800235e:	f003 0320 	and.w	r3, r3, #32
 8002362:	2b00      	cmp	r3, #0
 8002364:	d00c      	beq.n	8002380 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8002366:	68fb      	ldr	r3, [r7, #12]
 8002368:	f003 0320 	and.w	r3, r3, #32
 800236c:	2b00      	cmp	r3, #0
 800236e:	d007      	beq.n	8002380 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8002370:	687b      	ldr	r3, [r7, #4]
 8002372:	681b      	ldr	r3, [r3, #0]
 8002374:	f06f 0220 	mvn.w	r2, #32
 8002378:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800237a:	6878      	ldr	r0, [r7, #4]
 800237c:	f000 f8d2 	bl	8002524 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8002380:	bf00      	nop
 8002382:	3710      	adds	r7, #16
 8002384:	46bd      	mov	sp, r7
 8002386:	bd80      	pop	{r7, pc}

08002388 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002388:	b480      	push	{r7}
 800238a:	b083      	sub	sp, #12
 800238c:	af00      	add	r7, sp, #0
 800238e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8002390:	bf00      	nop
 8002392:	370c      	adds	r7, #12
 8002394:	46bd      	mov	sp, r7
 8002396:	f85d 7b04 	ldr.w	r7, [sp], #4
 800239a:	4770      	bx	lr

0800239c <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800239c:	b480      	push	{r7}
 800239e:	b083      	sub	sp, #12
 80023a0:	af00      	add	r7, sp, #0
 80023a2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80023a4:	bf00      	nop
 80023a6:	370c      	adds	r7, #12
 80023a8:	46bd      	mov	sp, r7
 80023aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023ae:	4770      	bx	lr

080023b0 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80023b0:	b480      	push	{r7}
 80023b2:	b083      	sub	sp, #12
 80023b4:	af00      	add	r7, sp, #0
 80023b6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80023b8:	bf00      	nop
 80023ba:	370c      	adds	r7, #12
 80023bc:	46bd      	mov	sp, r7
 80023be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023c2:	4770      	bx	lr

080023c4 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80023c4:	b480      	push	{r7}
 80023c6:	b083      	sub	sp, #12
 80023c8:	af00      	add	r7, sp, #0
 80023ca:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80023cc:	bf00      	nop
 80023ce:	370c      	adds	r7, #12
 80023d0:	46bd      	mov	sp, r7
 80023d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023d6:	4770      	bx	lr

080023d8 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80023d8:	b480      	push	{r7}
 80023da:	b085      	sub	sp, #20
 80023dc:	af00      	add	r7, sp, #0
 80023de:	6078      	str	r0, [r7, #4]
 80023e0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80023e2:	687b      	ldr	r3, [r7, #4]
 80023e4:	681b      	ldr	r3, [r3, #0]
 80023e6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80023e8:	687b      	ldr	r3, [r7, #4]
 80023ea:	4a43      	ldr	r2, [pc, #268]	@ (80024f8 <TIM_Base_SetConfig+0x120>)
 80023ec:	4293      	cmp	r3, r2
 80023ee:	d013      	beq.n	8002418 <TIM_Base_SetConfig+0x40>
 80023f0:	687b      	ldr	r3, [r7, #4]
 80023f2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80023f6:	d00f      	beq.n	8002418 <TIM_Base_SetConfig+0x40>
 80023f8:	687b      	ldr	r3, [r7, #4]
 80023fa:	4a40      	ldr	r2, [pc, #256]	@ (80024fc <TIM_Base_SetConfig+0x124>)
 80023fc:	4293      	cmp	r3, r2
 80023fe:	d00b      	beq.n	8002418 <TIM_Base_SetConfig+0x40>
 8002400:	687b      	ldr	r3, [r7, #4]
 8002402:	4a3f      	ldr	r2, [pc, #252]	@ (8002500 <TIM_Base_SetConfig+0x128>)
 8002404:	4293      	cmp	r3, r2
 8002406:	d007      	beq.n	8002418 <TIM_Base_SetConfig+0x40>
 8002408:	687b      	ldr	r3, [r7, #4]
 800240a:	4a3e      	ldr	r2, [pc, #248]	@ (8002504 <TIM_Base_SetConfig+0x12c>)
 800240c:	4293      	cmp	r3, r2
 800240e:	d003      	beq.n	8002418 <TIM_Base_SetConfig+0x40>
 8002410:	687b      	ldr	r3, [r7, #4]
 8002412:	4a3d      	ldr	r2, [pc, #244]	@ (8002508 <TIM_Base_SetConfig+0x130>)
 8002414:	4293      	cmp	r3, r2
 8002416:	d108      	bne.n	800242a <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8002418:	68fb      	ldr	r3, [r7, #12]
 800241a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800241e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8002420:	683b      	ldr	r3, [r7, #0]
 8002422:	685b      	ldr	r3, [r3, #4]
 8002424:	68fa      	ldr	r2, [r7, #12]
 8002426:	4313      	orrs	r3, r2
 8002428:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800242a:	687b      	ldr	r3, [r7, #4]
 800242c:	4a32      	ldr	r2, [pc, #200]	@ (80024f8 <TIM_Base_SetConfig+0x120>)
 800242e:	4293      	cmp	r3, r2
 8002430:	d02b      	beq.n	800248a <TIM_Base_SetConfig+0xb2>
 8002432:	687b      	ldr	r3, [r7, #4]
 8002434:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002438:	d027      	beq.n	800248a <TIM_Base_SetConfig+0xb2>
 800243a:	687b      	ldr	r3, [r7, #4]
 800243c:	4a2f      	ldr	r2, [pc, #188]	@ (80024fc <TIM_Base_SetConfig+0x124>)
 800243e:	4293      	cmp	r3, r2
 8002440:	d023      	beq.n	800248a <TIM_Base_SetConfig+0xb2>
 8002442:	687b      	ldr	r3, [r7, #4]
 8002444:	4a2e      	ldr	r2, [pc, #184]	@ (8002500 <TIM_Base_SetConfig+0x128>)
 8002446:	4293      	cmp	r3, r2
 8002448:	d01f      	beq.n	800248a <TIM_Base_SetConfig+0xb2>
 800244a:	687b      	ldr	r3, [r7, #4]
 800244c:	4a2d      	ldr	r2, [pc, #180]	@ (8002504 <TIM_Base_SetConfig+0x12c>)
 800244e:	4293      	cmp	r3, r2
 8002450:	d01b      	beq.n	800248a <TIM_Base_SetConfig+0xb2>
 8002452:	687b      	ldr	r3, [r7, #4]
 8002454:	4a2c      	ldr	r2, [pc, #176]	@ (8002508 <TIM_Base_SetConfig+0x130>)
 8002456:	4293      	cmp	r3, r2
 8002458:	d017      	beq.n	800248a <TIM_Base_SetConfig+0xb2>
 800245a:	687b      	ldr	r3, [r7, #4]
 800245c:	4a2b      	ldr	r2, [pc, #172]	@ (800250c <TIM_Base_SetConfig+0x134>)
 800245e:	4293      	cmp	r3, r2
 8002460:	d013      	beq.n	800248a <TIM_Base_SetConfig+0xb2>
 8002462:	687b      	ldr	r3, [r7, #4]
 8002464:	4a2a      	ldr	r2, [pc, #168]	@ (8002510 <TIM_Base_SetConfig+0x138>)
 8002466:	4293      	cmp	r3, r2
 8002468:	d00f      	beq.n	800248a <TIM_Base_SetConfig+0xb2>
 800246a:	687b      	ldr	r3, [r7, #4]
 800246c:	4a29      	ldr	r2, [pc, #164]	@ (8002514 <TIM_Base_SetConfig+0x13c>)
 800246e:	4293      	cmp	r3, r2
 8002470:	d00b      	beq.n	800248a <TIM_Base_SetConfig+0xb2>
 8002472:	687b      	ldr	r3, [r7, #4]
 8002474:	4a28      	ldr	r2, [pc, #160]	@ (8002518 <TIM_Base_SetConfig+0x140>)
 8002476:	4293      	cmp	r3, r2
 8002478:	d007      	beq.n	800248a <TIM_Base_SetConfig+0xb2>
 800247a:	687b      	ldr	r3, [r7, #4]
 800247c:	4a27      	ldr	r2, [pc, #156]	@ (800251c <TIM_Base_SetConfig+0x144>)
 800247e:	4293      	cmp	r3, r2
 8002480:	d003      	beq.n	800248a <TIM_Base_SetConfig+0xb2>
 8002482:	687b      	ldr	r3, [r7, #4]
 8002484:	4a26      	ldr	r2, [pc, #152]	@ (8002520 <TIM_Base_SetConfig+0x148>)
 8002486:	4293      	cmp	r3, r2
 8002488:	d108      	bne.n	800249c <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800248a:	68fb      	ldr	r3, [r7, #12]
 800248c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8002490:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002492:	683b      	ldr	r3, [r7, #0]
 8002494:	68db      	ldr	r3, [r3, #12]
 8002496:	68fa      	ldr	r2, [r7, #12]
 8002498:	4313      	orrs	r3, r2
 800249a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800249c:	68fb      	ldr	r3, [r7, #12]
 800249e:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80024a2:	683b      	ldr	r3, [r7, #0]
 80024a4:	695b      	ldr	r3, [r3, #20]
 80024a6:	4313      	orrs	r3, r2
 80024a8:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80024aa:	683b      	ldr	r3, [r7, #0]
 80024ac:	689a      	ldr	r2, [r3, #8]
 80024ae:	687b      	ldr	r3, [r7, #4]
 80024b0:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80024b2:	683b      	ldr	r3, [r7, #0]
 80024b4:	681a      	ldr	r2, [r3, #0]
 80024b6:	687b      	ldr	r3, [r7, #4]
 80024b8:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80024ba:	687b      	ldr	r3, [r7, #4]
 80024bc:	4a0e      	ldr	r2, [pc, #56]	@ (80024f8 <TIM_Base_SetConfig+0x120>)
 80024be:	4293      	cmp	r3, r2
 80024c0:	d003      	beq.n	80024ca <TIM_Base_SetConfig+0xf2>
 80024c2:	687b      	ldr	r3, [r7, #4]
 80024c4:	4a10      	ldr	r2, [pc, #64]	@ (8002508 <TIM_Base_SetConfig+0x130>)
 80024c6:	4293      	cmp	r3, r2
 80024c8:	d103      	bne.n	80024d2 <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80024ca:	683b      	ldr	r3, [r7, #0]
 80024cc:	691a      	ldr	r2, [r3, #16]
 80024ce:	687b      	ldr	r3, [r7, #4]
 80024d0:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 80024d2:	687b      	ldr	r3, [r7, #4]
 80024d4:	681b      	ldr	r3, [r3, #0]
 80024d6:	f043 0204 	orr.w	r2, r3, #4
 80024da:	687b      	ldr	r3, [r7, #4]
 80024dc:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80024de:	687b      	ldr	r3, [r7, #4]
 80024e0:	2201      	movs	r2, #1
 80024e2:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 80024e4:	687b      	ldr	r3, [r7, #4]
 80024e6:	68fa      	ldr	r2, [r7, #12]
 80024e8:	601a      	str	r2, [r3, #0]
}
 80024ea:	bf00      	nop
 80024ec:	3714      	adds	r7, #20
 80024ee:	46bd      	mov	sp, r7
 80024f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024f4:	4770      	bx	lr
 80024f6:	bf00      	nop
 80024f8:	40010000 	.word	0x40010000
 80024fc:	40000400 	.word	0x40000400
 8002500:	40000800 	.word	0x40000800
 8002504:	40000c00 	.word	0x40000c00
 8002508:	40010400 	.word	0x40010400
 800250c:	40014000 	.word	0x40014000
 8002510:	40014400 	.word	0x40014400
 8002514:	40014800 	.word	0x40014800
 8002518:	40001800 	.word	0x40001800
 800251c:	40001c00 	.word	0x40001c00
 8002520:	40002000 	.word	0x40002000

08002524 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8002524:	b480      	push	{r7}
 8002526:	b083      	sub	sp, #12
 8002528:	af00      	add	r7, sp, #0
 800252a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800252c:	bf00      	nop
 800252e:	370c      	adds	r7, #12
 8002530:	46bd      	mov	sp, r7
 8002532:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002536:	4770      	bx	lr

08002538 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8002538:	b480      	push	{r7}
 800253a:	b083      	sub	sp, #12
 800253c:	af00      	add	r7, sp, #0
 800253e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8002540:	bf00      	nop
 8002542:	370c      	adds	r7, #12
 8002544:	46bd      	mov	sp, r7
 8002546:	f85d 7b04 	ldr.w	r7, [sp], #4
 800254a:	4770      	bx	lr

0800254c <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800254c:	b580      	push	{r7, lr}
 800254e:	b082      	sub	sp, #8
 8002550:	af00      	add	r7, sp, #0
 8002552:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002554:	687b      	ldr	r3, [r7, #4]
 8002556:	2b00      	cmp	r3, #0
 8002558:	d101      	bne.n	800255e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800255a:	2301      	movs	r3, #1
 800255c:	e042      	b.n	80025e4 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800255e:	687b      	ldr	r3, [r7, #4]
 8002560:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002564:	b2db      	uxtb	r3, r3
 8002566:	2b00      	cmp	r3, #0
 8002568:	d106      	bne.n	8002578 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800256a:	687b      	ldr	r3, [r7, #4]
 800256c:	2200      	movs	r2, #0
 800256e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8002572:	6878      	ldr	r0, [r7, #4]
 8002574:	f7fe fbc4 	bl	8000d00 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002578:	687b      	ldr	r3, [r7, #4]
 800257a:	2224      	movs	r2, #36	@ 0x24
 800257c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8002580:	687b      	ldr	r3, [r7, #4]
 8002582:	681b      	ldr	r3, [r3, #0]
 8002584:	68da      	ldr	r2, [r3, #12]
 8002586:	687b      	ldr	r3, [r7, #4]
 8002588:	681b      	ldr	r3, [r3, #0]
 800258a:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800258e:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8002590:	6878      	ldr	r0, [r7, #4]
 8002592:	f000 fdd3 	bl	800313c <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002596:	687b      	ldr	r3, [r7, #4]
 8002598:	681b      	ldr	r3, [r3, #0]
 800259a:	691a      	ldr	r2, [r3, #16]
 800259c:	687b      	ldr	r3, [r7, #4]
 800259e:	681b      	ldr	r3, [r3, #0]
 80025a0:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80025a4:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80025a6:	687b      	ldr	r3, [r7, #4]
 80025a8:	681b      	ldr	r3, [r3, #0]
 80025aa:	695a      	ldr	r2, [r3, #20]
 80025ac:	687b      	ldr	r3, [r7, #4]
 80025ae:	681b      	ldr	r3, [r3, #0]
 80025b0:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80025b4:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80025b6:	687b      	ldr	r3, [r7, #4]
 80025b8:	681b      	ldr	r3, [r3, #0]
 80025ba:	68da      	ldr	r2, [r3, #12]
 80025bc:	687b      	ldr	r3, [r7, #4]
 80025be:	681b      	ldr	r3, [r3, #0]
 80025c0:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80025c4:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80025c6:	687b      	ldr	r3, [r7, #4]
 80025c8:	2200      	movs	r2, #0
 80025ca:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 80025cc:	687b      	ldr	r3, [r7, #4]
 80025ce:	2220      	movs	r2, #32
 80025d0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 80025d4:	687b      	ldr	r3, [r7, #4]
 80025d6:	2220      	movs	r2, #32
 80025d8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80025dc:	687b      	ldr	r3, [r7, #4]
 80025de:	2200      	movs	r2, #0
 80025e0:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 80025e2:	2300      	movs	r3, #0
}
 80025e4:	4618      	mov	r0, r3
 80025e6:	3708      	adds	r7, #8
 80025e8:	46bd      	mov	sp, r7
 80025ea:	bd80      	pop	{r7, pc}

080025ec <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80025ec:	b580      	push	{r7, lr}
 80025ee:	b08a      	sub	sp, #40	@ 0x28
 80025f0:	af02      	add	r7, sp, #8
 80025f2:	60f8      	str	r0, [r7, #12]
 80025f4:	60b9      	str	r1, [r7, #8]
 80025f6:	603b      	str	r3, [r7, #0]
 80025f8:	4613      	mov	r3, r2
 80025fa:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 80025fc:	2300      	movs	r3, #0
 80025fe:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8002600:	68fb      	ldr	r3, [r7, #12]
 8002602:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002606:	b2db      	uxtb	r3, r3
 8002608:	2b20      	cmp	r3, #32
 800260a:	d175      	bne.n	80026f8 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 800260c:	68bb      	ldr	r3, [r7, #8]
 800260e:	2b00      	cmp	r3, #0
 8002610:	d002      	beq.n	8002618 <HAL_UART_Transmit+0x2c>
 8002612:	88fb      	ldrh	r3, [r7, #6]
 8002614:	2b00      	cmp	r3, #0
 8002616:	d101      	bne.n	800261c <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8002618:	2301      	movs	r3, #1
 800261a:	e06e      	b.n	80026fa <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800261c:	68fb      	ldr	r3, [r7, #12]
 800261e:	2200      	movs	r2, #0
 8002620:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8002622:	68fb      	ldr	r3, [r7, #12]
 8002624:	2221      	movs	r2, #33	@ 0x21
 8002626:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800262a:	f7fe fc19 	bl	8000e60 <HAL_GetTick>
 800262e:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8002630:	68fb      	ldr	r3, [r7, #12]
 8002632:	88fa      	ldrh	r2, [r7, #6]
 8002634:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8002636:	68fb      	ldr	r3, [r7, #12]
 8002638:	88fa      	ldrh	r2, [r7, #6]
 800263a:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800263c:	68fb      	ldr	r3, [r7, #12]
 800263e:	689b      	ldr	r3, [r3, #8]
 8002640:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002644:	d108      	bne.n	8002658 <HAL_UART_Transmit+0x6c>
 8002646:	68fb      	ldr	r3, [r7, #12]
 8002648:	691b      	ldr	r3, [r3, #16]
 800264a:	2b00      	cmp	r3, #0
 800264c:	d104      	bne.n	8002658 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 800264e:	2300      	movs	r3, #0
 8002650:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8002652:	68bb      	ldr	r3, [r7, #8]
 8002654:	61bb      	str	r3, [r7, #24]
 8002656:	e003      	b.n	8002660 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8002658:	68bb      	ldr	r3, [r7, #8]
 800265a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800265c:	2300      	movs	r3, #0
 800265e:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8002660:	e02e      	b.n	80026c0 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8002662:	683b      	ldr	r3, [r7, #0]
 8002664:	9300      	str	r3, [sp, #0]
 8002666:	697b      	ldr	r3, [r7, #20]
 8002668:	2200      	movs	r2, #0
 800266a:	2180      	movs	r1, #128	@ 0x80
 800266c:	68f8      	ldr	r0, [r7, #12]
 800266e:	f000 fb37 	bl	8002ce0 <UART_WaitOnFlagUntilTimeout>
 8002672:	4603      	mov	r3, r0
 8002674:	2b00      	cmp	r3, #0
 8002676:	d005      	beq.n	8002684 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8002678:	68fb      	ldr	r3, [r7, #12]
 800267a:	2220      	movs	r2, #32
 800267c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8002680:	2303      	movs	r3, #3
 8002682:	e03a      	b.n	80026fa <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8002684:	69fb      	ldr	r3, [r7, #28]
 8002686:	2b00      	cmp	r3, #0
 8002688:	d10b      	bne.n	80026a2 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 800268a:	69bb      	ldr	r3, [r7, #24]
 800268c:	881b      	ldrh	r3, [r3, #0]
 800268e:	461a      	mov	r2, r3
 8002690:	68fb      	ldr	r3, [r7, #12]
 8002692:	681b      	ldr	r3, [r3, #0]
 8002694:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8002698:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 800269a:	69bb      	ldr	r3, [r7, #24]
 800269c:	3302      	adds	r3, #2
 800269e:	61bb      	str	r3, [r7, #24]
 80026a0:	e007      	b.n	80026b2 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 80026a2:	69fb      	ldr	r3, [r7, #28]
 80026a4:	781a      	ldrb	r2, [r3, #0]
 80026a6:	68fb      	ldr	r3, [r7, #12]
 80026a8:	681b      	ldr	r3, [r3, #0]
 80026aa:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 80026ac:	69fb      	ldr	r3, [r7, #28]
 80026ae:	3301      	adds	r3, #1
 80026b0:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80026b2:	68fb      	ldr	r3, [r7, #12]
 80026b4:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80026b6:	b29b      	uxth	r3, r3
 80026b8:	3b01      	subs	r3, #1
 80026ba:	b29a      	uxth	r2, r3
 80026bc:	68fb      	ldr	r3, [r7, #12]
 80026be:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 80026c0:	68fb      	ldr	r3, [r7, #12]
 80026c2:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80026c4:	b29b      	uxth	r3, r3
 80026c6:	2b00      	cmp	r3, #0
 80026c8:	d1cb      	bne.n	8002662 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80026ca:	683b      	ldr	r3, [r7, #0]
 80026cc:	9300      	str	r3, [sp, #0]
 80026ce:	697b      	ldr	r3, [r7, #20]
 80026d0:	2200      	movs	r2, #0
 80026d2:	2140      	movs	r1, #64	@ 0x40
 80026d4:	68f8      	ldr	r0, [r7, #12]
 80026d6:	f000 fb03 	bl	8002ce0 <UART_WaitOnFlagUntilTimeout>
 80026da:	4603      	mov	r3, r0
 80026dc:	2b00      	cmp	r3, #0
 80026de:	d005      	beq.n	80026ec <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 80026e0:	68fb      	ldr	r3, [r7, #12]
 80026e2:	2220      	movs	r2, #32
 80026e4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 80026e8:	2303      	movs	r3, #3
 80026ea:	e006      	b.n	80026fa <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80026ec:	68fb      	ldr	r3, [r7, #12]
 80026ee:	2220      	movs	r2, #32
 80026f0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 80026f4:	2300      	movs	r3, #0
 80026f6:	e000      	b.n	80026fa <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 80026f8:	2302      	movs	r3, #2
  }
}
 80026fa:	4618      	mov	r0, r3
 80026fc:	3720      	adds	r7, #32
 80026fe:	46bd      	mov	sp, r7
 8002700:	bd80      	pop	{r7, pc}

08002702 <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8002702:	b580      	push	{r7, lr}
 8002704:	b084      	sub	sp, #16
 8002706:	af00      	add	r7, sp, #0
 8002708:	60f8      	str	r0, [r7, #12]
 800270a:	60b9      	str	r1, [r7, #8]
 800270c:	4613      	mov	r3, r2
 800270e:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8002710:	68fb      	ldr	r3, [r7, #12]
 8002712:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8002716:	b2db      	uxtb	r3, r3
 8002718:	2b20      	cmp	r3, #32
 800271a:	d112      	bne.n	8002742 <HAL_UART_Receive_IT+0x40>
  {
    if ((pData == NULL) || (Size == 0U))
 800271c:	68bb      	ldr	r3, [r7, #8]
 800271e:	2b00      	cmp	r3, #0
 8002720:	d002      	beq.n	8002728 <HAL_UART_Receive_IT+0x26>
 8002722:	88fb      	ldrh	r3, [r7, #6]
 8002724:	2b00      	cmp	r3, #0
 8002726:	d101      	bne.n	800272c <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8002728:	2301      	movs	r3, #1
 800272a:	e00b      	b.n	8002744 <HAL_UART_Receive_IT+0x42>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800272c:	68fb      	ldr	r3, [r7, #12]
 800272e:	2200      	movs	r2, #0
 8002730:	631a      	str	r2, [r3, #48]	@ 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 8002732:	88fb      	ldrh	r3, [r7, #6]
 8002734:	461a      	mov	r2, r3
 8002736:	68b9      	ldr	r1, [r7, #8]
 8002738:	68f8      	ldr	r0, [r7, #12]
 800273a:	f000 fb2a 	bl	8002d92 <UART_Start_Receive_IT>
 800273e:	4603      	mov	r3, r0
 8002740:	e000      	b.n	8002744 <HAL_UART_Receive_IT+0x42>
  }
  else
  {
    return HAL_BUSY;
 8002742:	2302      	movs	r3, #2
  }
}
 8002744:	4618      	mov	r0, r3
 8002746:	3710      	adds	r7, #16
 8002748:	46bd      	mov	sp, r7
 800274a:	bd80      	pop	{r7, pc}

0800274c <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800274c:	b580      	push	{r7, lr}
 800274e:	b0ba      	sub	sp, #232	@ 0xe8
 8002750:	af00      	add	r7, sp, #0
 8002752:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8002754:	687b      	ldr	r3, [r7, #4]
 8002756:	681b      	ldr	r3, [r3, #0]
 8002758:	681b      	ldr	r3, [r3, #0]
 800275a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800275e:	687b      	ldr	r3, [r7, #4]
 8002760:	681b      	ldr	r3, [r3, #0]
 8002762:	68db      	ldr	r3, [r3, #12]
 8002764:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8002768:	687b      	ldr	r3, [r7, #4]
 800276a:	681b      	ldr	r3, [r3, #0]
 800276c:	695b      	ldr	r3, [r3, #20]
 800276e:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 8002772:	2300      	movs	r3, #0
 8002774:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 8002778:	2300      	movs	r3, #0
 800277a:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 800277e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8002782:	f003 030f 	and.w	r3, r3, #15
 8002786:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 800278a:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800278e:	2b00      	cmp	r3, #0
 8002790:	d10f      	bne.n	80027b2 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8002792:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8002796:	f003 0320 	and.w	r3, r3, #32
 800279a:	2b00      	cmp	r3, #0
 800279c:	d009      	beq.n	80027b2 <HAL_UART_IRQHandler+0x66>
 800279e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80027a2:	f003 0320 	and.w	r3, r3, #32
 80027a6:	2b00      	cmp	r3, #0
 80027a8:	d003      	beq.n	80027b2 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 80027aa:	6878      	ldr	r0, [r7, #4]
 80027ac:	f000 fc07 	bl	8002fbe <UART_Receive_IT>
      return;
 80027b0:	e273      	b.n	8002c9a <HAL_UART_IRQHandler+0x54e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 80027b2:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80027b6:	2b00      	cmp	r3, #0
 80027b8:	f000 80de 	beq.w	8002978 <HAL_UART_IRQHandler+0x22c>
 80027bc:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80027c0:	f003 0301 	and.w	r3, r3, #1
 80027c4:	2b00      	cmp	r3, #0
 80027c6:	d106      	bne.n	80027d6 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 80027c8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80027cc:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 80027d0:	2b00      	cmp	r3, #0
 80027d2:	f000 80d1 	beq.w	8002978 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 80027d6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80027da:	f003 0301 	and.w	r3, r3, #1
 80027de:	2b00      	cmp	r3, #0
 80027e0:	d00b      	beq.n	80027fa <HAL_UART_IRQHandler+0xae>
 80027e2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80027e6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80027ea:	2b00      	cmp	r3, #0
 80027ec:	d005      	beq.n	80027fa <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80027ee:	687b      	ldr	r3, [r7, #4]
 80027f0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80027f2:	f043 0201 	orr.w	r2, r3, #1
 80027f6:	687b      	ldr	r3, [r7, #4]
 80027f8:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80027fa:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80027fe:	f003 0304 	and.w	r3, r3, #4
 8002802:	2b00      	cmp	r3, #0
 8002804:	d00b      	beq.n	800281e <HAL_UART_IRQHandler+0xd2>
 8002806:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800280a:	f003 0301 	and.w	r3, r3, #1
 800280e:	2b00      	cmp	r3, #0
 8002810:	d005      	beq.n	800281e <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8002812:	687b      	ldr	r3, [r7, #4]
 8002814:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002816:	f043 0202 	orr.w	r2, r3, #2
 800281a:	687b      	ldr	r3, [r7, #4]
 800281c:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800281e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8002822:	f003 0302 	and.w	r3, r3, #2
 8002826:	2b00      	cmp	r3, #0
 8002828:	d00b      	beq.n	8002842 <HAL_UART_IRQHandler+0xf6>
 800282a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800282e:	f003 0301 	and.w	r3, r3, #1
 8002832:	2b00      	cmp	r3, #0
 8002834:	d005      	beq.n	8002842 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8002836:	687b      	ldr	r3, [r7, #4]
 8002838:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800283a:	f043 0204 	orr.w	r2, r3, #4
 800283e:	687b      	ldr	r3, [r7, #4]
 8002840:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8002842:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8002846:	f003 0308 	and.w	r3, r3, #8
 800284a:	2b00      	cmp	r3, #0
 800284c:	d011      	beq.n	8002872 <HAL_UART_IRQHandler+0x126>
 800284e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8002852:	f003 0320 	and.w	r3, r3, #32
 8002856:	2b00      	cmp	r3, #0
 8002858:	d105      	bne.n	8002866 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 800285a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800285e:	f003 0301 	and.w	r3, r3, #1
 8002862:	2b00      	cmp	r3, #0
 8002864:	d005      	beq.n	8002872 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8002866:	687b      	ldr	r3, [r7, #4]
 8002868:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800286a:	f043 0208 	orr.w	r2, r3, #8
 800286e:	687b      	ldr	r3, [r7, #4]
 8002870:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8002872:	687b      	ldr	r3, [r7, #4]
 8002874:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002876:	2b00      	cmp	r3, #0
 8002878:	f000 820a 	beq.w	8002c90 <HAL_UART_IRQHandler+0x544>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800287c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8002880:	f003 0320 	and.w	r3, r3, #32
 8002884:	2b00      	cmp	r3, #0
 8002886:	d008      	beq.n	800289a <HAL_UART_IRQHandler+0x14e>
 8002888:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800288c:	f003 0320 	and.w	r3, r3, #32
 8002890:	2b00      	cmp	r3, #0
 8002892:	d002      	beq.n	800289a <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8002894:	6878      	ldr	r0, [r7, #4]
 8002896:	f000 fb92 	bl	8002fbe <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800289a:	687b      	ldr	r3, [r7, #4]
 800289c:	681b      	ldr	r3, [r3, #0]
 800289e:	695b      	ldr	r3, [r3, #20]
 80028a0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80028a4:	2b40      	cmp	r3, #64	@ 0x40
 80028a6:	bf0c      	ite	eq
 80028a8:	2301      	moveq	r3, #1
 80028aa:	2300      	movne	r3, #0
 80028ac:	b2db      	uxtb	r3, r3
 80028ae:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 80028b2:	687b      	ldr	r3, [r7, #4]
 80028b4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80028b6:	f003 0308 	and.w	r3, r3, #8
 80028ba:	2b00      	cmp	r3, #0
 80028bc:	d103      	bne.n	80028c6 <HAL_UART_IRQHandler+0x17a>
 80028be:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80028c2:	2b00      	cmp	r3, #0
 80028c4:	d04f      	beq.n	8002966 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80028c6:	6878      	ldr	r0, [r7, #4]
 80028c8:	f000 fa9d 	bl	8002e06 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80028cc:	687b      	ldr	r3, [r7, #4]
 80028ce:	681b      	ldr	r3, [r3, #0]
 80028d0:	695b      	ldr	r3, [r3, #20]
 80028d2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80028d6:	2b40      	cmp	r3, #64	@ 0x40
 80028d8:	d141      	bne.n	800295e <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80028da:	687b      	ldr	r3, [r7, #4]
 80028dc:	681b      	ldr	r3, [r3, #0]
 80028de:	3314      	adds	r3, #20
 80028e0:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80028e4:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80028e8:	e853 3f00 	ldrex	r3, [r3]
 80028ec:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 80028f0:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80028f4:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80028f8:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80028fc:	687b      	ldr	r3, [r7, #4]
 80028fe:	681b      	ldr	r3, [r3, #0]
 8002900:	3314      	adds	r3, #20
 8002902:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8002906:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 800290a:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800290e:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8002912:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8002916:	e841 2300 	strex	r3, r2, [r1]
 800291a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 800291e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8002922:	2b00      	cmp	r3, #0
 8002924:	d1d9      	bne.n	80028da <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8002926:	687b      	ldr	r3, [r7, #4]
 8002928:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800292a:	2b00      	cmp	r3, #0
 800292c:	d013      	beq.n	8002956 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800292e:	687b      	ldr	r3, [r7, #4]
 8002930:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002932:	4a8a      	ldr	r2, [pc, #552]	@ (8002b5c <HAL_UART_IRQHandler+0x410>)
 8002934:	651a      	str	r2, [r3, #80]	@ 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8002936:	687b      	ldr	r3, [r7, #4]
 8002938:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800293a:	4618      	mov	r0, r3
 800293c:	f7fe fbee 	bl	800111c <HAL_DMA_Abort_IT>
 8002940:	4603      	mov	r3, r0
 8002942:	2b00      	cmp	r3, #0
 8002944:	d016      	beq.n	8002974 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8002946:	687b      	ldr	r3, [r7, #4]
 8002948:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800294a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800294c:	687a      	ldr	r2, [r7, #4]
 800294e:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8002950:	4610      	mov	r0, r2
 8002952:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002954:	e00e      	b.n	8002974 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8002956:	6878      	ldr	r0, [r7, #4]
 8002958:	f000 f9ac 	bl	8002cb4 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800295c:	e00a      	b.n	8002974 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800295e:	6878      	ldr	r0, [r7, #4]
 8002960:	f000 f9a8 	bl	8002cb4 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002964:	e006      	b.n	8002974 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8002966:	6878      	ldr	r0, [r7, #4]
 8002968:	f000 f9a4 	bl	8002cb4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800296c:	687b      	ldr	r3, [r7, #4]
 800296e:	2200      	movs	r2, #0
 8002970:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 8002972:	e18d      	b.n	8002c90 <HAL_UART_IRQHandler+0x544>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002974:	bf00      	nop
    return;
 8002976:	e18b      	b.n	8002c90 <HAL_UART_IRQHandler+0x544>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002978:	687b      	ldr	r3, [r7, #4]
 800297a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800297c:	2b01      	cmp	r3, #1
 800297e:	f040 8167 	bne.w	8002c50 <HAL_UART_IRQHandler+0x504>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8002982:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8002986:	f003 0310 	and.w	r3, r3, #16
 800298a:	2b00      	cmp	r3, #0
 800298c:	f000 8160 	beq.w	8002c50 <HAL_UART_IRQHandler+0x504>
      && ((cr1its & USART_CR1_IDLEIE) != 0U))
 8002990:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8002994:	f003 0310 	and.w	r3, r3, #16
 8002998:	2b00      	cmp	r3, #0
 800299a:	f000 8159 	beq.w	8002c50 <HAL_UART_IRQHandler+0x504>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 800299e:	2300      	movs	r3, #0
 80029a0:	60bb      	str	r3, [r7, #8]
 80029a2:	687b      	ldr	r3, [r7, #4]
 80029a4:	681b      	ldr	r3, [r3, #0]
 80029a6:	681b      	ldr	r3, [r3, #0]
 80029a8:	60bb      	str	r3, [r7, #8]
 80029aa:	687b      	ldr	r3, [r7, #4]
 80029ac:	681b      	ldr	r3, [r3, #0]
 80029ae:	685b      	ldr	r3, [r3, #4]
 80029b0:	60bb      	str	r3, [r7, #8]
 80029b2:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80029b4:	687b      	ldr	r3, [r7, #4]
 80029b6:	681b      	ldr	r3, [r3, #0]
 80029b8:	695b      	ldr	r3, [r3, #20]
 80029ba:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80029be:	2b40      	cmp	r3, #64	@ 0x40
 80029c0:	f040 80ce 	bne.w	8002b60 <HAL_UART_IRQHandler+0x414>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80029c4:	687b      	ldr	r3, [r7, #4]
 80029c6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80029c8:	681b      	ldr	r3, [r3, #0]
 80029ca:	685b      	ldr	r3, [r3, #4]
 80029cc:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 80029d0:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 80029d4:	2b00      	cmp	r3, #0
 80029d6:	f000 80a9 	beq.w	8002b2c <HAL_UART_IRQHandler+0x3e0>
          && (nb_remaining_rx_data < huart->RxXferSize))
 80029da:	687b      	ldr	r3, [r7, #4]
 80029dc:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80029de:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80029e2:	429a      	cmp	r2, r3
 80029e4:	f080 80a2 	bcs.w	8002b2c <HAL_UART_IRQHandler+0x3e0>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80029e8:	687b      	ldr	r3, [r7, #4]
 80029ea:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80029ee:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 80029f0:	687b      	ldr	r3, [r7, #4]
 80029f2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80029f4:	69db      	ldr	r3, [r3, #28]
 80029f6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80029fa:	f000 8088 	beq.w	8002b0e <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80029fe:	687b      	ldr	r3, [r7, #4]
 8002a00:	681b      	ldr	r3, [r3, #0]
 8002a02:	330c      	adds	r3, #12
 8002a04:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002a08:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8002a0c:	e853 3f00 	ldrex	r3, [r3]
 8002a10:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8002a14:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8002a18:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8002a1c:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8002a20:	687b      	ldr	r3, [r7, #4]
 8002a22:	681b      	ldr	r3, [r3, #0]
 8002a24:	330c      	adds	r3, #12
 8002a26:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 8002a2a:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8002a2e:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002a32:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8002a36:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8002a3a:	e841 2300 	strex	r3, r2, [r1]
 8002a3e:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8002a42:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8002a46:	2b00      	cmp	r3, #0
 8002a48:	d1d9      	bne.n	80029fe <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002a4a:	687b      	ldr	r3, [r7, #4]
 8002a4c:	681b      	ldr	r3, [r3, #0]
 8002a4e:	3314      	adds	r3, #20
 8002a50:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002a52:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8002a54:	e853 3f00 	ldrex	r3, [r3]
 8002a58:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8002a5a:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8002a5c:	f023 0301 	bic.w	r3, r3, #1
 8002a60:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8002a64:	687b      	ldr	r3, [r7, #4]
 8002a66:	681b      	ldr	r3, [r3, #0]
 8002a68:	3314      	adds	r3, #20
 8002a6a:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8002a6e:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8002a72:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002a74:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8002a76:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8002a7a:	e841 2300 	strex	r3, r2, [r1]
 8002a7e:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8002a80:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8002a82:	2b00      	cmp	r3, #0
 8002a84:	d1e1      	bne.n	8002a4a <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8002a86:	687b      	ldr	r3, [r7, #4]
 8002a88:	681b      	ldr	r3, [r3, #0]
 8002a8a:	3314      	adds	r3, #20
 8002a8c:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002a8e:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8002a90:	e853 3f00 	ldrex	r3, [r3]
 8002a94:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8002a96:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8002a98:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8002a9c:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8002aa0:	687b      	ldr	r3, [r7, #4]
 8002aa2:	681b      	ldr	r3, [r3, #0]
 8002aa4:	3314      	adds	r3, #20
 8002aa6:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8002aaa:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8002aac:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002aae:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8002ab0:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8002ab2:	e841 2300 	strex	r3, r2, [r1]
 8002ab6:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8002ab8:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8002aba:	2b00      	cmp	r3, #0
 8002abc:	d1e3      	bne.n	8002a86 <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8002abe:	687b      	ldr	r3, [r7, #4]
 8002ac0:	2220      	movs	r2, #32
 8002ac2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002ac6:	687b      	ldr	r3, [r7, #4]
 8002ac8:	2200      	movs	r2, #0
 8002aca:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002acc:	687b      	ldr	r3, [r7, #4]
 8002ace:	681b      	ldr	r3, [r3, #0]
 8002ad0:	330c      	adds	r3, #12
 8002ad2:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002ad4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8002ad6:	e853 3f00 	ldrex	r3, [r3]
 8002ada:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8002adc:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8002ade:	f023 0310 	bic.w	r3, r3, #16
 8002ae2:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8002ae6:	687b      	ldr	r3, [r7, #4]
 8002ae8:	681b      	ldr	r3, [r3, #0]
 8002aea:	330c      	adds	r3, #12
 8002aec:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 8002af0:	65ba      	str	r2, [r7, #88]	@ 0x58
 8002af2:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002af4:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8002af6:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8002af8:	e841 2300 	strex	r3, r2, [r1]
 8002afc:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8002afe:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8002b00:	2b00      	cmp	r3, #0
 8002b02:	d1e3      	bne.n	8002acc <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8002b04:	687b      	ldr	r3, [r7, #4]
 8002b06:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002b08:	4618      	mov	r0, r3
 8002b0a:	f7fe fa97 	bl	800103c <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8002b0e:	687b      	ldr	r3, [r7, #4]
 8002b10:	2202      	movs	r2, #2
 8002b12:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8002b14:	687b      	ldr	r3, [r7, #4]
 8002b16:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8002b18:	687b      	ldr	r3, [r7, #4]
 8002b1a:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8002b1c:	b29b      	uxth	r3, r3
 8002b1e:	1ad3      	subs	r3, r2, r3
 8002b20:	b29b      	uxth	r3, r3
 8002b22:	4619      	mov	r1, r3
 8002b24:	6878      	ldr	r0, [r7, #4]
 8002b26:	f000 f8cf 	bl	8002cc8 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 8002b2a:	e0b3      	b.n	8002c94 <HAL_UART_IRQHandler+0x548>
        if (nb_remaining_rx_data == huart->RxXferSize)
 8002b2c:	687b      	ldr	r3, [r7, #4]
 8002b2e:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8002b30:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8002b34:	429a      	cmp	r2, r3
 8002b36:	f040 80ad 	bne.w	8002c94 <HAL_UART_IRQHandler+0x548>
          if (huart->hdmarx->Init.Mode == DMA_CIRCULAR)
 8002b3a:	687b      	ldr	r3, [r7, #4]
 8002b3c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002b3e:	69db      	ldr	r3, [r3, #28]
 8002b40:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002b44:	f040 80a6 	bne.w	8002c94 <HAL_UART_IRQHandler+0x548>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8002b48:	687b      	ldr	r3, [r7, #4]
 8002b4a:	2202      	movs	r2, #2
 8002b4c:	635a      	str	r2, [r3, #52]	@ 0x34
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8002b4e:	687b      	ldr	r3, [r7, #4]
 8002b50:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8002b52:	4619      	mov	r1, r3
 8002b54:	6878      	ldr	r0, [r7, #4]
 8002b56:	f000 f8b7 	bl	8002cc8 <HAL_UARTEx_RxEventCallback>
      return;
 8002b5a:	e09b      	b.n	8002c94 <HAL_UART_IRQHandler+0x548>
 8002b5c:	08002ecd 	.word	0x08002ecd
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8002b60:	687b      	ldr	r3, [r7, #4]
 8002b62:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8002b64:	687b      	ldr	r3, [r7, #4]
 8002b66:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8002b68:	b29b      	uxth	r3, r3
 8002b6a:	1ad3      	subs	r3, r2, r3
 8002b6c:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8002b70:	687b      	ldr	r3, [r7, #4]
 8002b72:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8002b74:	b29b      	uxth	r3, r3
 8002b76:	2b00      	cmp	r3, #0
 8002b78:	f000 808e 	beq.w	8002c98 <HAL_UART_IRQHandler+0x54c>
          && (nb_rx_data > 0U))
 8002b7c:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8002b80:	2b00      	cmp	r3, #0
 8002b82:	f000 8089 	beq.w	8002c98 <HAL_UART_IRQHandler+0x54c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8002b86:	687b      	ldr	r3, [r7, #4]
 8002b88:	681b      	ldr	r3, [r3, #0]
 8002b8a:	330c      	adds	r3, #12
 8002b8c:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002b8e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002b90:	e853 3f00 	ldrex	r3, [r3]
 8002b94:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8002b96:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002b98:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8002b9c:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8002ba0:	687b      	ldr	r3, [r7, #4]
 8002ba2:	681b      	ldr	r3, [r3, #0]
 8002ba4:	330c      	adds	r3, #12
 8002ba6:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 8002baa:	647a      	str	r2, [r7, #68]	@ 0x44
 8002bac:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002bae:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8002bb0:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8002bb2:	e841 2300 	strex	r3, r2, [r1]
 8002bb6:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8002bb8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002bba:	2b00      	cmp	r3, #0
 8002bbc:	d1e3      	bne.n	8002b86 <HAL_UART_IRQHandler+0x43a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002bbe:	687b      	ldr	r3, [r7, #4]
 8002bc0:	681b      	ldr	r3, [r3, #0]
 8002bc2:	3314      	adds	r3, #20
 8002bc4:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002bc6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002bc8:	e853 3f00 	ldrex	r3, [r3]
 8002bcc:	623b      	str	r3, [r7, #32]
   return(result);
 8002bce:	6a3b      	ldr	r3, [r7, #32]
 8002bd0:	f023 0301 	bic.w	r3, r3, #1
 8002bd4:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8002bd8:	687b      	ldr	r3, [r7, #4]
 8002bda:	681b      	ldr	r3, [r3, #0]
 8002bdc:	3314      	adds	r3, #20
 8002bde:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8002be2:	633a      	str	r2, [r7, #48]	@ 0x30
 8002be4:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002be6:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8002be8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8002bea:	e841 2300 	strex	r3, r2, [r1]
 8002bee:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8002bf0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002bf2:	2b00      	cmp	r3, #0
 8002bf4:	d1e3      	bne.n	8002bbe <HAL_UART_IRQHandler+0x472>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8002bf6:	687b      	ldr	r3, [r7, #4]
 8002bf8:	2220      	movs	r2, #32
 8002bfa:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002bfe:	687b      	ldr	r3, [r7, #4]
 8002c00:	2200      	movs	r2, #0
 8002c02:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002c04:	687b      	ldr	r3, [r7, #4]
 8002c06:	681b      	ldr	r3, [r3, #0]
 8002c08:	330c      	adds	r3, #12
 8002c0a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002c0c:	693b      	ldr	r3, [r7, #16]
 8002c0e:	e853 3f00 	ldrex	r3, [r3]
 8002c12:	60fb      	str	r3, [r7, #12]
   return(result);
 8002c14:	68fb      	ldr	r3, [r7, #12]
 8002c16:	f023 0310 	bic.w	r3, r3, #16
 8002c1a:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8002c1e:	687b      	ldr	r3, [r7, #4]
 8002c20:	681b      	ldr	r3, [r3, #0]
 8002c22:	330c      	adds	r3, #12
 8002c24:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 8002c28:	61fa      	str	r2, [r7, #28]
 8002c2a:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002c2c:	69b9      	ldr	r1, [r7, #24]
 8002c2e:	69fa      	ldr	r2, [r7, #28]
 8002c30:	e841 2300 	strex	r3, r2, [r1]
 8002c34:	617b      	str	r3, [r7, #20]
   return(result);
 8002c36:	697b      	ldr	r3, [r7, #20]
 8002c38:	2b00      	cmp	r3, #0
 8002c3a:	d1e3      	bne.n	8002c04 <HAL_UART_IRQHandler+0x4b8>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8002c3c:	687b      	ldr	r3, [r7, #4]
 8002c3e:	2202      	movs	r2, #2
 8002c40:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8002c42:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8002c46:	4619      	mov	r1, r3
 8002c48:	6878      	ldr	r0, [r7, #4]
 8002c4a:	f000 f83d 	bl	8002cc8 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8002c4e:	e023      	b.n	8002c98 <HAL_UART_IRQHandler+0x54c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8002c50:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8002c54:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002c58:	2b00      	cmp	r3, #0
 8002c5a:	d009      	beq.n	8002c70 <HAL_UART_IRQHandler+0x524>
 8002c5c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8002c60:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002c64:	2b00      	cmp	r3, #0
 8002c66:	d003      	beq.n	8002c70 <HAL_UART_IRQHandler+0x524>
  {
    UART_Transmit_IT(huart);
 8002c68:	6878      	ldr	r0, [r7, #4]
 8002c6a:	f000 f940 	bl	8002eee <UART_Transmit_IT>
    return;
 8002c6e:	e014      	b.n	8002c9a <HAL_UART_IRQHandler+0x54e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8002c70:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8002c74:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002c78:	2b00      	cmp	r3, #0
 8002c7a:	d00e      	beq.n	8002c9a <HAL_UART_IRQHandler+0x54e>
 8002c7c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8002c80:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002c84:	2b00      	cmp	r3, #0
 8002c86:	d008      	beq.n	8002c9a <HAL_UART_IRQHandler+0x54e>
  {
    UART_EndTransmit_IT(huart);
 8002c88:	6878      	ldr	r0, [r7, #4]
 8002c8a:	f000 f980 	bl	8002f8e <UART_EndTransmit_IT>
    return;
 8002c8e:	e004      	b.n	8002c9a <HAL_UART_IRQHandler+0x54e>
    return;
 8002c90:	bf00      	nop
 8002c92:	e002      	b.n	8002c9a <HAL_UART_IRQHandler+0x54e>
      return;
 8002c94:	bf00      	nop
 8002c96:	e000      	b.n	8002c9a <HAL_UART_IRQHandler+0x54e>
      return;
 8002c98:	bf00      	nop
  }
}
 8002c9a:	37e8      	adds	r7, #232	@ 0xe8
 8002c9c:	46bd      	mov	sp, r7
 8002c9e:	bd80      	pop	{r7, pc}

08002ca0 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8002ca0:	b480      	push	{r7}
 8002ca2:	b083      	sub	sp, #12
 8002ca4:	af00      	add	r7, sp, #0
 8002ca6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8002ca8:	bf00      	nop
 8002caa:	370c      	adds	r7, #12
 8002cac:	46bd      	mov	sp, r7
 8002cae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cb2:	4770      	bx	lr

08002cb4 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8002cb4:	b480      	push	{r7}
 8002cb6:	b083      	sub	sp, #12
 8002cb8:	af00      	add	r7, sp, #0
 8002cba:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8002cbc:	bf00      	nop
 8002cbe:	370c      	adds	r7, #12
 8002cc0:	46bd      	mov	sp, r7
 8002cc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cc6:	4770      	bx	lr

08002cc8 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8002cc8:	b480      	push	{r7}
 8002cca:	b083      	sub	sp, #12
 8002ccc:	af00      	add	r7, sp, #0
 8002cce:	6078      	str	r0, [r7, #4]
 8002cd0:	460b      	mov	r3, r1
 8002cd2:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8002cd4:	bf00      	nop
 8002cd6:	370c      	adds	r7, #12
 8002cd8:	46bd      	mov	sp, r7
 8002cda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cde:	4770      	bx	lr

08002ce0 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8002ce0:	b580      	push	{r7, lr}
 8002ce2:	b086      	sub	sp, #24
 8002ce4:	af00      	add	r7, sp, #0
 8002ce6:	60f8      	str	r0, [r7, #12]
 8002ce8:	60b9      	str	r1, [r7, #8]
 8002cea:	603b      	str	r3, [r7, #0]
 8002cec:	4613      	mov	r3, r2
 8002cee:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002cf0:	e03b      	b.n	8002d6a <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002cf2:	6a3b      	ldr	r3, [r7, #32]
 8002cf4:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8002cf8:	d037      	beq.n	8002d6a <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002cfa:	f7fe f8b1 	bl	8000e60 <HAL_GetTick>
 8002cfe:	4602      	mov	r2, r0
 8002d00:	683b      	ldr	r3, [r7, #0]
 8002d02:	1ad3      	subs	r3, r2, r3
 8002d04:	6a3a      	ldr	r2, [r7, #32]
 8002d06:	429a      	cmp	r2, r3
 8002d08:	d302      	bcc.n	8002d10 <UART_WaitOnFlagUntilTimeout+0x30>
 8002d0a:	6a3b      	ldr	r3, [r7, #32]
 8002d0c:	2b00      	cmp	r3, #0
 8002d0e:	d101      	bne.n	8002d14 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8002d10:	2303      	movs	r3, #3
 8002d12:	e03a      	b.n	8002d8a <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8002d14:	68fb      	ldr	r3, [r7, #12]
 8002d16:	681b      	ldr	r3, [r3, #0]
 8002d18:	68db      	ldr	r3, [r3, #12]
 8002d1a:	f003 0304 	and.w	r3, r3, #4
 8002d1e:	2b00      	cmp	r3, #0
 8002d20:	d023      	beq.n	8002d6a <UART_WaitOnFlagUntilTimeout+0x8a>
 8002d22:	68bb      	ldr	r3, [r7, #8]
 8002d24:	2b80      	cmp	r3, #128	@ 0x80
 8002d26:	d020      	beq.n	8002d6a <UART_WaitOnFlagUntilTimeout+0x8a>
 8002d28:	68bb      	ldr	r3, [r7, #8]
 8002d2a:	2b40      	cmp	r3, #64	@ 0x40
 8002d2c:	d01d      	beq.n	8002d6a <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8002d2e:	68fb      	ldr	r3, [r7, #12]
 8002d30:	681b      	ldr	r3, [r3, #0]
 8002d32:	681b      	ldr	r3, [r3, #0]
 8002d34:	f003 0308 	and.w	r3, r3, #8
 8002d38:	2b08      	cmp	r3, #8
 8002d3a:	d116      	bne.n	8002d6a <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8002d3c:	2300      	movs	r3, #0
 8002d3e:	617b      	str	r3, [r7, #20]
 8002d40:	68fb      	ldr	r3, [r7, #12]
 8002d42:	681b      	ldr	r3, [r3, #0]
 8002d44:	681b      	ldr	r3, [r3, #0]
 8002d46:	617b      	str	r3, [r7, #20]
 8002d48:	68fb      	ldr	r3, [r7, #12]
 8002d4a:	681b      	ldr	r3, [r3, #0]
 8002d4c:	685b      	ldr	r3, [r3, #4]
 8002d4e:	617b      	str	r3, [r7, #20]
 8002d50:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8002d52:	68f8      	ldr	r0, [r7, #12]
 8002d54:	f000 f857 	bl	8002e06 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8002d58:	68fb      	ldr	r3, [r7, #12]
 8002d5a:	2208      	movs	r2, #8
 8002d5c:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8002d5e:	68fb      	ldr	r3, [r7, #12]
 8002d60:	2200      	movs	r2, #0
 8002d62:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8002d66:	2301      	movs	r3, #1
 8002d68:	e00f      	b.n	8002d8a <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002d6a:	68fb      	ldr	r3, [r7, #12]
 8002d6c:	681b      	ldr	r3, [r3, #0]
 8002d6e:	681a      	ldr	r2, [r3, #0]
 8002d70:	68bb      	ldr	r3, [r7, #8]
 8002d72:	4013      	ands	r3, r2
 8002d74:	68ba      	ldr	r2, [r7, #8]
 8002d76:	429a      	cmp	r2, r3
 8002d78:	bf0c      	ite	eq
 8002d7a:	2301      	moveq	r3, #1
 8002d7c:	2300      	movne	r3, #0
 8002d7e:	b2db      	uxtb	r3, r3
 8002d80:	461a      	mov	r2, r3
 8002d82:	79fb      	ldrb	r3, [r7, #7]
 8002d84:	429a      	cmp	r2, r3
 8002d86:	d0b4      	beq.n	8002cf2 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8002d88:	2300      	movs	r3, #0
}
 8002d8a:	4618      	mov	r0, r3
 8002d8c:	3718      	adds	r7, #24
 8002d8e:	46bd      	mov	sp, r7
 8002d90:	bd80      	pop	{r7, pc}

08002d92 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8002d92:	b480      	push	{r7}
 8002d94:	b085      	sub	sp, #20
 8002d96:	af00      	add	r7, sp, #0
 8002d98:	60f8      	str	r0, [r7, #12]
 8002d9a:	60b9      	str	r1, [r7, #8]
 8002d9c:	4613      	mov	r3, r2
 8002d9e:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 8002da0:	68fb      	ldr	r3, [r7, #12]
 8002da2:	68ba      	ldr	r2, [r7, #8]
 8002da4:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 8002da6:	68fb      	ldr	r3, [r7, #12]
 8002da8:	88fa      	ldrh	r2, [r7, #6]
 8002daa:	859a      	strh	r2, [r3, #44]	@ 0x2c
  huart->RxXferCount = Size;
 8002dac:	68fb      	ldr	r3, [r7, #12]
 8002dae:	88fa      	ldrh	r2, [r7, #6]
 8002db0:	85da      	strh	r2, [r3, #46]	@ 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002db2:	68fb      	ldr	r3, [r7, #12]
 8002db4:	2200      	movs	r2, #0
 8002db6:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8002db8:	68fb      	ldr	r3, [r7, #12]
 8002dba:	2222      	movs	r2, #34	@ 0x22
 8002dbc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  if (huart->Init.Parity != UART_PARITY_NONE)
 8002dc0:	68fb      	ldr	r3, [r7, #12]
 8002dc2:	691b      	ldr	r3, [r3, #16]
 8002dc4:	2b00      	cmp	r3, #0
 8002dc6:	d007      	beq.n	8002dd8 <UART_Start_Receive_IT+0x46>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8002dc8:	68fb      	ldr	r3, [r7, #12]
 8002dca:	681b      	ldr	r3, [r3, #0]
 8002dcc:	68da      	ldr	r2, [r3, #12]
 8002dce:	68fb      	ldr	r3, [r7, #12]
 8002dd0:	681b      	ldr	r3, [r3, #0]
 8002dd2:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8002dd6:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8002dd8:	68fb      	ldr	r3, [r7, #12]
 8002dda:	681b      	ldr	r3, [r3, #0]
 8002ddc:	695a      	ldr	r2, [r3, #20]
 8002dde:	68fb      	ldr	r3, [r7, #12]
 8002de0:	681b      	ldr	r3, [r3, #0]
 8002de2:	f042 0201 	orr.w	r2, r2, #1
 8002de6:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8002de8:	68fb      	ldr	r3, [r7, #12]
 8002dea:	681b      	ldr	r3, [r3, #0]
 8002dec:	68da      	ldr	r2, [r3, #12]
 8002dee:	68fb      	ldr	r3, [r7, #12]
 8002df0:	681b      	ldr	r3, [r3, #0]
 8002df2:	f042 0220 	orr.w	r2, r2, #32
 8002df6:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8002df8:	2300      	movs	r3, #0
}
 8002dfa:	4618      	mov	r0, r3
 8002dfc:	3714      	adds	r7, #20
 8002dfe:	46bd      	mov	sp, r7
 8002e00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e04:	4770      	bx	lr

08002e06 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8002e06:	b480      	push	{r7}
 8002e08:	b095      	sub	sp, #84	@ 0x54
 8002e0a:	af00      	add	r7, sp, #0
 8002e0c:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8002e0e:	687b      	ldr	r3, [r7, #4]
 8002e10:	681b      	ldr	r3, [r3, #0]
 8002e12:	330c      	adds	r3, #12
 8002e14:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002e16:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002e18:	e853 3f00 	ldrex	r3, [r3]
 8002e1c:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8002e1e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002e20:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8002e24:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8002e26:	687b      	ldr	r3, [r7, #4]
 8002e28:	681b      	ldr	r3, [r3, #0]
 8002e2a:	330c      	adds	r3, #12
 8002e2c:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8002e2e:	643a      	str	r2, [r7, #64]	@ 0x40
 8002e30:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002e32:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8002e34:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8002e36:	e841 2300 	strex	r3, r2, [r1]
 8002e3a:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8002e3c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002e3e:	2b00      	cmp	r3, #0
 8002e40:	d1e5      	bne.n	8002e0e <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002e42:	687b      	ldr	r3, [r7, #4]
 8002e44:	681b      	ldr	r3, [r3, #0]
 8002e46:	3314      	adds	r3, #20
 8002e48:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002e4a:	6a3b      	ldr	r3, [r7, #32]
 8002e4c:	e853 3f00 	ldrex	r3, [r3]
 8002e50:	61fb      	str	r3, [r7, #28]
   return(result);
 8002e52:	69fb      	ldr	r3, [r7, #28]
 8002e54:	f023 0301 	bic.w	r3, r3, #1
 8002e58:	64bb      	str	r3, [r7, #72]	@ 0x48
 8002e5a:	687b      	ldr	r3, [r7, #4]
 8002e5c:	681b      	ldr	r3, [r3, #0]
 8002e5e:	3314      	adds	r3, #20
 8002e60:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8002e62:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8002e64:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002e66:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8002e68:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8002e6a:	e841 2300 	strex	r3, r2, [r1]
 8002e6e:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8002e70:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002e72:	2b00      	cmp	r3, #0
 8002e74:	d1e5      	bne.n	8002e42 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002e76:	687b      	ldr	r3, [r7, #4]
 8002e78:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002e7a:	2b01      	cmp	r3, #1
 8002e7c:	d119      	bne.n	8002eb2 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002e7e:	687b      	ldr	r3, [r7, #4]
 8002e80:	681b      	ldr	r3, [r3, #0]
 8002e82:	330c      	adds	r3, #12
 8002e84:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002e86:	68fb      	ldr	r3, [r7, #12]
 8002e88:	e853 3f00 	ldrex	r3, [r3]
 8002e8c:	60bb      	str	r3, [r7, #8]
   return(result);
 8002e8e:	68bb      	ldr	r3, [r7, #8]
 8002e90:	f023 0310 	bic.w	r3, r3, #16
 8002e94:	647b      	str	r3, [r7, #68]	@ 0x44
 8002e96:	687b      	ldr	r3, [r7, #4]
 8002e98:	681b      	ldr	r3, [r3, #0]
 8002e9a:	330c      	adds	r3, #12
 8002e9c:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8002e9e:	61ba      	str	r2, [r7, #24]
 8002ea0:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002ea2:	6979      	ldr	r1, [r7, #20]
 8002ea4:	69ba      	ldr	r2, [r7, #24]
 8002ea6:	e841 2300 	strex	r3, r2, [r1]
 8002eaa:	613b      	str	r3, [r7, #16]
   return(result);
 8002eac:	693b      	ldr	r3, [r7, #16]
 8002eae:	2b00      	cmp	r3, #0
 8002eb0:	d1e5      	bne.n	8002e7e <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8002eb2:	687b      	ldr	r3, [r7, #4]
 8002eb4:	2220      	movs	r2, #32
 8002eb6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002eba:	687b      	ldr	r3, [r7, #4]
 8002ebc:	2200      	movs	r2, #0
 8002ebe:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8002ec0:	bf00      	nop
 8002ec2:	3754      	adds	r7, #84	@ 0x54
 8002ec4:	46bd      	mov	sp, r7
 8002ec6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002eca:	4770      	bx	lr

08002ecc <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8002ecc:	b580      	push	{r7, lr}
 8002ece:	b084      	sub	sp, #16
 8002ed0:	af00      	add	r7, sp, #0
 8002ed2:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002ed4:	687b      	ldr	r3, [r7, #4]
 8002ed6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002ed8:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8002eda:	68fb      	ldr	r3, [r7, #12]
 8002edc:	2200      	movs	r2, #0
 8002ede:	85da      	strh	r2, [r3, #46]	@ 0x2e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8002ee0:	68f8      	ldr	r0, [r7, #12]
 8002ee2:	f7ff fee7 	bl	8002cb4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8002ee6:	bf00      	nop
 8002ee8:	3710      	adds	r7, #16
 8002eea:	46bd      	mov	sp, r7
 8002eec:	bd80      	pop	{r7, pc}

08002eee <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8002eee:	b480      	push	{r7}
 8002ef0:	b085      	sub	sp, #20
 8002ef2:	af00      	add	r7, sp, #0
 8002ef4:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8002ef6:	687b      	ldr	r3, [r7, #4]
 8002ef8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002efc:	b2db      	uxtb	r3, r3
 8002efe:	2b21      	cmp	r3, #33	@ 0x21
 8002f00:	d13e      	bne.n	8002f80 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002f02:	687b      	ldr	r3, [r7, #4]
 8002f04:	689b      	ldr	r3, [r3, #8]
 8002f06:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002f0a:	d114      	bne.n	8002f36 <UART_Transmit_IT+0x48>
 8002f0c:	687b      	ldr	r3, [r7, #4]
 8002f0e:	691b      	ldr	r3, [r3, #16]
 8002f10:	2b00      	cmp	r3, #0
 8002f12:	d110      	bne.n	8002f36 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8002f14:	687b      	ldr	r3, [r7, #4]
 8002f16:	6a1b      	ldr	r3, [r3, #32]
 8002f18:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8002f1a:	68fb      	ldr	r3, [r7, #12]
 8002f1c:	881b      	ldrh	r3, [r3, #0]
 8002f1e:	461a      	mov	r2, r3
 8002f20:	687b      	ldr	r3, [r7, #4]
 8002f22:	681b      	ldr	r3, [r3, #0]
 8002f24:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8002f28:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8002f2a:	687b      	ldr	r3, [r7, #4]
 8002f2c:	6a1b      	ldr	r3, [r3, #32]
 8002f2e:	1c9a      	adds	r2, r3, #2
 8002f30:	687b      	ldr	r3, [r7, #4]
 8002f32:	621a      	str	r2, [r3, #32]
 8002f34:	e008      	b.n	8002f48 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8002f36:	687b      	ldr	r3, [r7, #4]
 8002f38:	6a1b      	ldr	r3, [r3, #32]
 8002f3a:	1c59      	adds	r1, r3, #1
 8002f3c:	687a      	ldr	r2, [r7, #4]
 8002f3e:	6211      	str	r1, [r2, #32]
 8002f40:	781a      	ldrb	r2, [r3, #0]
 8002f42:	687b      	ldr	r3, [r7, #4]
 8002f44:	681b      	ldr	r3, [r3, #0]
 8002f46:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8002f48:	687b      	ldr	r3, [r7, #4]
 8002f4a:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8002f4c:	b29b      	uxth	r3, r3
 8002f4e:	3b01      	subs	r3, #1
 8002f50:	b29b      	uxth	r3, r3
 8002f52:	687a      	ldr	r2, [r7, #4]
 8002f54:	4619      	mov	r1, r3
 8002f56:	84d1      	strh	r1, [r2, #38]	@ 0x26
 8002f58:	2b00      	cmp	r3, #0
 8002f5a:	d10f      	bne.n	8002f7c <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8002f5c:	687b      	ldr	r3, [r7, #4]
 8002f5e:	681b      	ldr	r3, [r3, #0]
 8002f60:	68da      	ldr	r2, [r3, #12]
 8002f62:	687b      	ldr	r3, [r7, #4]
 8002f64:	681b      	ldr	r3, [r3, #0]
 8002f66:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8002f6a:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8002f6c:	687b      	ldr	r3, [r7, #4]
 8002f6e:	681b      	ldr	r3, [r3, #0]
 8002f70:	68da      	ldr	r2, [r3, #12]
 8002f72:	687b      	ldr	r3, [r7, #4]
 8002f74:	681b      	ldr	r3, [r3, #0]
 8002f76:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8002f7a:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8002f7c:	2300      	movs	r3, #0
 8002f7e:	e000      	b.n	8002f82 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8002f80:	2302      	movs	r3, #2
  }
}
 8002f82:	4618      	mov	r0, r3
 8002f84:	3714      	adds	r7, #20
 8002f86:	46bd      	mov	sp, r7
 8002f88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f8c:	4770      	bx	lr

08002f8e <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8002f8e:	b580      	push	{r7, lr}
 8002f90:	b082      	sub	sp, #8
 8002f92:	af00      	add	r7, sp, #0
 8002f94:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8002f96:	687b      	ldr	r3, [r7, #4]
 8002f98:	681b      	ldr	r3, [r3, #0]
 8002f9a:	68da      	ldr	r2, [r3, #12]
 8002f9c:	687b      	ldr	r3, [r7, #4]
 8002f9e:	681b      	ldr	r3, [r3, #0]
 8002fa0:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8002fa4:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8002fa6:	687b      	ldr	r3, [r7, #4]
 8002fa8:	2220      	movs	r2, #32
 8002faa:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8002fae:	6878      	ldr	r0, [r7, #4]
 8002fb0:	f7ff fe76 	bl	8002ca0 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8002fb4:	2300      	movs	r3, #0
}
 8002fb6:	4618      	mov	r0, r3
 8002fb8:	3708      	adds	r7, #8
 8002fba:	46bd      	mov	sp, r7
 8002fbc:	bd80      	pop	{r7, pc}

08002fbe <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8002fbe:	b580      	push	{r7, lr}
 8002fc0:	b08c      	sub	sp, #48	@ 0x30
 8002fc2:	af00      	add	r7, sp, #0
 8002fc4:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits = NULL;
 8002fc6:	2300      	movs	r3, #0
 8002fc8:	62fb      	str	r3, [r7, #44]	@ 0x2c
  uint16_t *pdata16bits = NULL;
 8002fca:	2300      	movs	r3, #0
 8002fcc:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8002fce:	687b      	ldr	r3, [r7, #4]
 8002fd0:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8002fd4:	b2db      	uxtb	r3, r3
 8002fd6:	2b22      	cmp	r3, #34	@ 0x22
 8002fd8:	f040 80aa 	bne.w	8003130 <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002fdc:	687b      	ldr	r3, [r7, #4]
 8002fde:	689b      	ldr	r3, [r3, #8]
 8002fe0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002fe4:	d115      	bne.n	8003012 <UART_Receive_IT+0x54>
 8002fe6:	687b      	ldr	r3, [r7, #4]
 8002fe8:	691b      	ldr	r3, [r3, #16]
 8002fea:	2b00      	cmp	r3, #0
 8002fec:	d111      	bne.n	8003012 <UART_Receive_IT+0x54>
    {
      /* Unused pdata8bits */
      UNUSED(pdata8bits);
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8002fee:	687b      	ldr	r3, [r7, #4]
 8002ff0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002ff2:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8002ff4:	687b      	ldr	r3, [r7, #4]
 8002ff6:	681b      	ldr	r3, [r3, #0]
 8002ff8:	685b      	ldr	r3, [r3, #4]
 8002ffa:	b29b      	uxth	r3, r3
 8002ffc:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003000:	b29a      	uxth	r2, r3
 8003002:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003004:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8003006:	687b      	ldr	r3, [r7, #4]
 8003008:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800300a:	1c9a      	adds	r2, r3, #2
 800300c:	687b      	ldr	r3, [r7, #4]
 800300e:	629a      	str	r2, [r3, #40]	@ 0x28
 8003010:	e024      	b.n	800305c <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8003012:	687b      	ldr	r3, [r7, #4]
 8003014:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003016:	62fb      	str	r3, [r7, #44]	@ 0x2c
      /* Unused pdata16bits */
      UNUSED(pdata16bits);

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8003018:	687b      	ldr	r3, [r7, #4]
 800301a:	689b      	ldr	r3, [r3, #8]
 800301c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003020:	d007      	beq.n	8003032 <UART_Receive_IT+0x74>
 8003022:	687b      	ldr	r3, [r7, #4]
 8003024:	689b      	ldr	r3, [r3, #8]
 8003026:	2b00      	cmp	r3, #0
 8003028:	d10a      	bne.n	8003040 <UART_Receive_IT+0x82>
 800302a:	687b      	ldr	r3, [r7, #4]
 800302c:	691b      	ldr	r3, [r3, #16]
 800302e:	2b00      	cmp	r3, #0
 8003030:	d106      	bne.n	8003040 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8003032:	687b      	ldr	r3, [r7, #4]
 8003034:	681b      	ldr	r3, [r3, #0]
 8003036:	685b      	ldr	r3, [r3, #4]
 8003038:	b2da      	uxtb	r2, r3
 800303a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800303c:	701a      	strb	r2, [r3, #0]
 800303e:	e008      	b.n	8003052 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8003040:	687b      	ldr	r3, [r7, #4]
 8003042:	681b      	ldr	r3, [r3, #0]
 8003044:	685b      	ldr	r3, [r3, #4]
 8003046:	b2db      	uxtb	r3, r3
 8003048:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800304c:	b2da      	uxtb	r2, r3
 800304e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003050:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8003052:	687b      	ldr	r3, [r7, #4]
 8003054:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003056:	1c5a      	adds	r2, r3, #1
 8003058:	687b      	ldr	r3, [r7, #4]
 800305a:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 800305c:	687b      	ldr	r3, [r7, #4]
 800305e:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8003060:	b29b      	uxth	r3, r3
 8003062:	3b01      	subs	r3, #1
 8003064:	b29b      	uxth	r3, r3
 8003066:	687a      	ldr	r2, [r7, #4]
 8003068:	4619      	mov	r1, r3
 800306a:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 800306c:	2b00      	cmp	r3, #0
 800306e:	d15d      	bne.n	800312c <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8003070:	687b      	ldr	r3, [r7, #4]
 8003072:	681b      	ldr	r3, [r3, #0]
 8003074:	68da      	ldr	r2, [r3, #12]
 8003076:	687b      	ldr	r3, [r7, #4]
 8003078:	681b      	ldr	r3, [r3, #0]
 800307a:	f022 0220 	bic.w	r2, r2, #32
 800307e:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8003080:	687b      	ldr	r3, [r7, #4]
 8003082:	681b      	ldr	r3, [r3, #0]
 8003084:	68da      	ldr	r2, [r3, #12]
 8003086:	687b      	ldr	r3, [r7, #4]
 8003088:	681b      	ldr	r3, [r3, #0]
 800308a:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800308e:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8003090:	687b      	ldr	r3, [r7, #4]
 8003092:	681b      	ldr	r3, [r3, #0]
 8003094:	695a      	ldr	r2, [r3, #20]
 8003096:	687b      	ldr	r3, [r7, #4]
 8003098:	681b      	ldr	r3, [r3, #0]
 800309a:	f022 0201 	bic.w	r2, r2, #1
 800309e:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80030a0:	687b      	ldr	r3, [r7, #4]
 80030a2:	2220      	movs	r2, #32
 80030a4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 80030a8:	687b      	ldr	r3, [r7, #4]
 80030aa:	2200      	movs	r2, #0
 80030ac:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80030ae:	687b      	ldr	r3, [r7, #4]
 80030b0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80030b2:	2b01      	cmp	r3, #1
 80030b4:	d135      	bne.n	8003122 <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80030b6:	687b      	ldr	r3, [r7, #4]
 80030b8:	2200      	movs	r2, #0
 80030ba:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80030bc:	687b      	ldr	r3, [r7, #4]
 80030be:	681b      	ldr	r3, [r3, #0]
 80030c0:	330c      	adds	r3, #12
 80030c2:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80030c4:	697b      	ldr	r3, [r7, #20]
 80030c6:	e853 3f00 	ldrex	r3, [r3]
 80030ca:	613b      	str	r3, [r7, #16]
   return(result);
 80030cc:	693b      	ldr	r3, [r7, #16]
 80030ce:	f023 0310 	bic.w	r3, r3, #16
 80030d2:	627b      	str	r3, [r7, #36]	@ 0x24
 80030d4:	687b      	ldr	r3, [r7, #4]
 80030d6:	681b      	ldr	r3, [r3, #0]
 80030d8:	330c      	adds	r3, #12
 80030da:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80030dc:	623a      	str	r2, [r7, #32]
 80030de:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80030e0:	69f9      	ldr	r1, [r7, #28]
 80030e2:	6a3a      	ldr	r2, [r7, #32]
 80030e4:	e841 2300 	strex	r3, r2, [r1]
 80030e8:	61bb      	str	r3, [r7, #24]
   return(result);
 80030ea:	69bb      	ldr	r3, [r7, #24]
 80030ec:	2b00      	cmp	r3, #0
 80030ee:	d1e5      	bne.n	80030bc <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 80030f0:	687b      	ldr	r3, [r7, #4]
 80030f2:	681b      	ldr	r3, [r3, #0]
 80030f4:	681b      	ldr	r3, [r3, #0]
 80030f6:	f003 0310 	and.w	r3, r3, #16
 80030fa:	2b10      	cmp	r3, #16
 80030fc:	d10a      	bne.n	8003114 <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 80030fe:	2300      	movs	r3, #0
 8003100:	60fb      	str	r3, [r7, #12]
 8003102:	687b      	ldr	r3, [r7, #4]
 8003104:	681b      	ldr	r3, [r3, #0]
 8003106:	681b      	ldr	r3, [r3, #0]
 8003108:	60fb      	str	r3, [r7, #12]
 800310a:	687b      	ldr	r3, [r7, #4]
 800310c:	681b      	ldr	r3, [r3, #0]
 800310e:	685b      	ldr	r3, [r3, #4]
 8003110:	60fb      	str	r3, [r7, #12]
 8003112:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8003114:	687b      	ldr	r3, [r7, #4]
 8003116:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8003118:	4619      	mov	r1, r3
 800311a:	6878      	ldr	r0, [r7, #4]
 800311c:	f7ff fdd4 	bl	8002cc8 <HAL_UARTEx_RxEventCallback>
 8003120:	e002      	b.n	8003128 <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8003122:	6878      	ldr	r0, [r7, #4]
 8003124:	f7fd fb1e 	bl	8000764 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8003128:	2300      	movs	r3, #0
 800312a:	e002      	b.n	8003132 <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 800312c:	2300      	movs	r3, #0
 800312e:	e000      	b.n	8003132 <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 8003130:	2302      	movs	r3, #2
  }
}
 8003132:	4618      	mov	r0, r3
 8003134:	3730      	adds	r7, #48	@ 0x30
 8003136:	46bd      	mov	sp, r7
 8003138:	bd80      	pop	{r7, pc}
	...

0800313c <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800313c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003140:	b0c0      	sub	sp, #256	@ 0x100
 8003142:	af00      	add	r7, sp, #0
 8003144:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003148:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800314c:	681b      	ldr	r3, [r3, #0]
 800314e:	691b      	ldr	r3, [r3, #16]
 8003150:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8003154:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003158:	68d9      	ldr	r1, [r3, #12]
 800315a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800315e:	681a      	ldr	r2, [r3, #0]
 8003160:	ea40 0301 	orr.w	r3, r0, r1
 8003164:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8003166:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800316a:	689a      	ldr	r2, [r3, #8]
 800316c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003170:	691b      	ldr	r3, [r3, #16]
 8003172:	431a      	orrs	r2, r3
 8003174:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003178:	695b      	ldr	r3, [r3, #20]
 800317a:	431a      	orrs	r2, r3
 800317c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003180:	69db      	ldr	r3, [r3, #28]
 8003182:	4313      	orrs	r3, r2
 8003184:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8003188:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800318c:	681b      	ldr	r3, [r3, #0]
 800318e:	68db      	ldr	r3, [r3, #12]
 8003190:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8003194:	f021 010c 	bic.w	r1, r1, #12
 8003198:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800319c:	681a      	ldr	r2, [r3, #0]
 800319e:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 80031a2:	430b      	orrs	r3, r1
 80031a4:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80031a6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80031aa:	681b      	ldr	r3, [r3, #0]
 80031ac:	695b      	ldr	r3, [r3, #20]
 80031ae:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 80031b2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80031b6:	6999      	ldr	r1, [r3, #24]
 80031b8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80031bc:	681a      	ldr	r2, [r3, #0]
 80031be:	ea40 0301 	orr.w	r3, r0, r1
 80031c2:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80031c4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80031c8:	681a      	ldr	r2, [r3, #0]
 80031ca:	4b8f      	ldr	r3, [pc, #572]	@ (8003408 <UART_SetConfig+0x2cc>)
 80031cc:	429a      	cmp	r2, r3
 80031ce:	d005      	beq.n	80031dc <UART_SetConfig+0xa0>
 80031d0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80031d4:	681a      	ldr	r2, [r3, #0]
 80031d6:	4b8d      	ldr	r3, [pc, #564]	@ (800340c <UART_SetConfig+0x2d0>)
 80031d8:	429a      	cmp	r2, r3
 80031da:	d104      	bne.n	80031e6 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 80031dc:	f7fe fa8c 	bl	80016f8 <HAL_RCC_GetPCLK2Freq>
 80031e0:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 80031e4:	e003      	b.n	80031ee <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 80031e6:	f7fe fa73 	bl	80016d0 <HAL_RCC_GetPCLK1Freq>
 80031ea:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80031ee:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80031f2:	69db      	ldr	r3, [r3, #28]
 80031f4:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80031f8:	f040 810c 	bne.w	8003414 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80031fc:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8003200:	2200      	movs	r2, #0
 8003202:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8003206:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 800320a:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 800320e:	4622      	mov	r2, r4
 8003210:	462b      	mov	r3, r5
 8003212:	1891      	adds	r1, r2, r2
 8003214:	65b9      	str	r1, [r7, #88]	@ 0x58
 8003216:	415b      	adcs	r3, r3
 8003218:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800321a:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 800321e:	4621      	mov	r1, r4
 8003220:	eb12 0801 	adds.w	r8, r2, r1
 8003224:	4629      	mov	r1, r5
 8003226:	eb43 0901 	adc.w	r9, r3, r1
 800322a:	f04f 0200 	mov.w	r2, #0
 800322e:	f04f 0300 	mov.w	r3, #0
 8003232:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8003236:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800323a:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800323e:	4690      	mov	r8, r2
 8003240:	4699      	mov	r9, r3
 8003242:	4623      	mov	r3, r4
 8003244:	eb18 0303 	adds.w	r3, r8, r3
 8003248:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 800324c:	462b      	mov	r3, r5
 800324e:	eb49 0303 	adc.w	r3, r9, r3
 8003252:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8003256:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800325a:	685b      	ldr	r3, [r3, #4]
 800325c:	2200      	movs	r2, #0
 800325e:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8003262:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8003266:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 800326a:	460b      	mov	r3, r1
 800326c:	18db      	adds	r3, r3, r3
 800326e:	653b      	str	r3, [r7, #80]	@ 0x50
 8003270:	4613      	mov	r3, r2
 8003272:	eb42 0303 	adc.w	r3, r2, r3
 8003276:	657b      	str	r3, [r7, #84]	@ 0x54
 8003278:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 800327c:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8003280:	f7fc ffc6 	bl	8000210 <__aeabi_uldivmod>
 8003284:	4602      	mov	r2, r0
 8003286:	460b      	mov	r3, r1
 8003288:	4b61      	ldr	r3, [pc, #388]	@ (8003410 <UART_SetConfig+0x2d4>)
 800328a:	fba3 2302 	umull	r2, r3, r3, r2
 800328e:	095b      	lsrs	r3, r3, #5
 8003290:	011c      	lsls	r4, r3, #4
 8003292:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8003296:	2200      	movs	r2, #0
 8003298:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800329c:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 80032a0:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 80032a4:	4642      	mov	r2, r8
 80032a6:	464b      	mov	r3, r9
 80032a8:	1891      	adds	r1, r2, r2
 80032aa:	64b9      	str	r1, [r7, #72]	@ 0x48
 80032ac:	415b      	adcs	r3, r3
 80032ae:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80032b0:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 80032b4:	4641      	mov	r1, r8
 80032b6:	eb12 0a01 	adds.w	sl, r2, r1
 80032ba:	4649      	mov	r1, r9
 80032bc:	eb43 0b01 	adc.w	fp, r3, r1
 80032c0:	f04f 0200 	mov.w	r2, #0
 80032c4:	f04f 0300 	mov.w	r3, #0
 80032c8:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 80032cc:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 80032d0:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80032d4:	4692      	mov	sl, r2
 80032d6:	469b      	mov	fp, r3
 80032d8:	4643      	mov	r3, r8
 80032da:	eb1a 0303 	adds.w	r3, sl, r3
 80032de:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80032e2:	464b      	mov	r3, r9
 80032e4:	eb4b 0303 	adc.w	r3, fp, r3
 80032e8:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 80032ec:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80032f0:	685b      	ldr	r3, [r3, #4]
 80032f2:	2200      	movs	r2, #0
 80032f4:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80032f8:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 80032fc:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8003300:	460b      	mov	r3, r1
 8003302:	18db      	adds	r3, r3, r3
 8003304:	643b      	str	r3, [r7, #64]	@ 0x40
 8003306:	4613      	mov	r3, r2
 8003308:	eb42 0303 	adc.w	r3, r2, r3
 800330c:	647b      	str	r3, [r7, #68]	@ 0x44
 800330e:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8003312:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 8003316:	f7fc ff7b 	bl	8000210 <__aeabi_uldivmod>
 800331a:	4602      	mov	r2, r0
 800331c:	460b      	mov	r3, r1
 800331e:	4611      	mov	r1, r2
 8003320:	4b3b      	ldr	r3, [pc, #236]	@ (8003410 <UART_SetConfig+0x2d4>)
 8003322:	fba3 2301 	umull	r2, r3, r3, r1
 8003326:	095b      	lsrs	r3, r3, #5
 8003328:	2264      	movs	r2, #100	@ 0x64
 800332a:	fb02 f303 	mul.w	r3, r2, r3
 800332e:	1acb      	subs	r3, r1, r3
 8003330:	00db      	lsls	r3, r3, #3
 8003332:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8003336:	4b36      	ldr	r3, [pc, #216]	@ (8003410 <UART_SetConfig+0x2d4>)
 8003338:	fba3 2302 	umull	r2, r3, r3, r2
 800333c:	095b      	lsrs	r3, r3, #5
 800333e:	005b      	lsls	r3, r3, #1
 8003340:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8003344:	441c      	add	r4, r3
 8003346:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800334a:	2200      	movs	r2, #0
 800334c:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8003350:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8003354:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8003358:	4642      	mov	r2, r8
 800335a:	464b      	mov	r3, r9
 800335c:	1891      	adds	r1, r2, r2
 800335e:	63b9      	str	r1, [r7, #56]	@ 0x38
 8003360:	415b      	adcs	r3, r3
 8003362:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8003364:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8003368:	4641      	mov	r1, r8
 800336a:	1851      	adds	r1, r2, r1
 800336c:	6339      	str	r1, [r7, #48]	@ 0x30
 800336e:	4649      	mov	r1, r9
 8003370:	414b      	adcs	r3, r1
 8003372:	637b      	str	r3, [r7, #52]	@ 0x34
 8003374:	f04f 0200 	mov.w	r2, #0
 8003378:	f04f 0300 	mov.w	r3, #0
 800337c:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8003380:	4659      	mov	r1, fp
 8003382:	00cb      	lsls	r3, r1, #3
 8003384:	4651      	mov	r1, sl
 8003386:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800338a:	4651      	mov	r1, sl
 800338c:	00ca      	lsls	r2, r1, #3
 800338e:	4610      	mov	r0, r2
 8003390:	4619      	mov	r1, r3
 8003392:	4603      	mov	r3, r0
 8003394:	4642      	mov	r2, r8
 8003396:	189b      	adds	r3, r3, r2
 8003398:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800339c:	464b      	mov	r3, r9
 800339e:	460a      	mov	r2, r1
 80033a0:	eb42 0303 	adc.w	r3, r2, r3
 80033a4:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80033a8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80033ac:	685b      	ldr	r3, [r3, #4]
 80033ae:	2200      	movs	r2, #0
 80033b0:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 80033b4:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 80033b8:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 80033bc:	460b      	mov	r3, r1
 80033be:	18db      	adds	r3, r3, r3
 80033c0:	62bb      	str	r3, [r7, #40]	@ 0x28
 80033c2:	4613      	mov	r3, r2
 80033c4:	eb42 0303 	adc.w	r3, r2, r3
 80033c8:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80033ca:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 80033ce:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 80033d2:	f7fc ff1d 	bl	8000210 <__aeabi_uldivmod>
 80033d6:	4602      	mov	r2, r0
 80033d8:	460b      	mov	r3, r1
 80033da:	4b0d      	ldr	r3, [pc, #52]	@ (8003410 <UART_SetConfig+0x2d4>)
 80033dc:	fba3 1302 	umull	r1, r3, r3, r2
 80033e0:	095b      	lsrs	r3, r3, #5
 80033e2:	2164      	movs	r1, #100	@ 0x64
 80033e4:	fb01 f303 	mul.w	r3, r1, r3
 80033e8:	1ad3      	subs	r3, r2, r3
 80033ea:	00db      	lsls	r3, r3, #3
 80033ec:	3332      	adds	r3, #50	@ 0x32
 80033ee:	4a08      	ldr	r2, [pc, #32]	@ (8003410 <UART_SetConfig+0x2d4>)
 80033f0:	fba2 2303 	umull	r2, r3, r2, r3
 80033f4:	095b      	lsrs	r3, r3, #5
 80033f6:	f003 0207 	and.w	r2, r3, #7
 80033fa:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80033fe:	681b      	ldr	r3, [r3, #0]
 8003400:	4422      	add	r2, r4
 8003402:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8003404:	e106      	b.n	8003614 <UART_SetConfig+0x4d8>
 8003406:	bf00      	nop
 8003408:	40011000 	.word	0x40011000
 800340c:	40011400 	.word	0x40011400
 8003410:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8003414:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8003418:	2200      	movs	r2, #0
 800341a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800341e:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8003422:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 8003426:	4642      	mov	r2, r8
 8003428:	464b      	mov	r3, r9
 800342a:	1891      	adds	r1, r2, r2
 800342c:	6239      	str	r1, [r7, #32]
 800342e:	415b      	adcs	r3, r3
 8003430:	627b      	str	r3, [r7, #36]	@ 0x24
 8003432:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8003436:	4641      	mov	r1, r8
 8003438:	1854      	adds	r4, r2, r1
 800343a:	4649      	mov	r1, r9
 800343c:	eb43 0501 	adc.w	r5, r3, r1
 8003440:	f04f 0200 	mov.w	r2, #0
 8003444:	f04f 0300 	mov.w	r3, #0
 8003448:	00eb      	lsls	r3, r5, #3
 800344a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800344e:	00e2      	lsls	r2, r4, #3
 8003450:	4614      	mov	r4, r2
 8003452:	461d      	mov	r5, r3
 8003454:	4643      	mov	r3, r8
 8003456:	18e3      	adds	r3, r4, r3
 8003458:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800345c:	464b      	mov	r3, r9
 800345e:	eb45 0303 	adc.w	r3, r5, r3
 8003462:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8003466:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800346a:	685b      	ldr	r3, [r3, #4]
 800346c:	2200      	movs	r2, #0
 800346e:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8003472:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8003476:	f04f 0200 	mov.w	r2, #0
 800347a:	f04f 0300 	mov.w	r3, #0
 800347e:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8003482:	4629      	mov	r1, r5
 8003484:	008b      	lsls	r3, r1, #2
 8003486:	4621      	mov	r1, r4
 8003488:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800348c:	4621      	mov	r1, r4
 800348e:	008a      	lsls	r2, r1, #2
 8003490:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8003494:	f7fc febc 	bl	8000210 <__aeabi_uldivmod>
 8003498:	4602      	mov	r2, r0
 800349a:	460b      	mov	r3, r1
 800349c:	4b60      	ldr	r3, [pc, #384]	@ (8003620 <UART_SetConfig+0x4e4>)
 800349e:	fba3 2302 	umull	r2, r3, r3, r2
 80034a2:	095b      	lsrs	r3, r3, #5
 80034a4:	011c      	lsls	r4, r3, #4
 80034a6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80034aa:	2200      	movs	r2, #0
 80034ac:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 80034b0:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 80034b4:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 80034b8:	4642      	mov	r2, r8
 80034ba:	464b      	mov	r3, r9
 80034bc:	1891      	adds	r1, r2, r2
 80034be:	61b9      	str	r1, [r7, #24]
 80034c0:	415b      	adcs	r3, r3
 80034c2:	61fb      	str	r3, [r7, #28]
 80034c4:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80034c8:	4641      	mov	r1, r8
 80034ca:	1851      	adds	r1, r2, r1
 80034cc:	6139      	str	r1, [r7, #16]
 80034ce:	4649      	mov	r1, r9
 80034d0:	414b      	adcs	r3, r1
 80034d2:	617b      	str	r3, [r7, #20]
 80034d4:	f04f 0200 	mov.w	r2, #0
 80034d8:	f04f 0300 	mov.w	r3, #0
 80034dc:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80034e0:	4659      	mov	r1, fp
 80034e2:	00cb      	lsls	r3, r1, #3
 80034e4:	4651      	mov	r1, sl
 80034e6:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80034ea:	4651      	mov	r1, sl
 80034ec:	00ca      	lsls	r2, r1, #3
 80034ee:	4610      	mov	r0, r2
 80034f0:	4619      	mov	r1, r3
 80034f2:	4603      	mov	r3, r0
 80034f4:	4642      	mov	r2, r8
 80034f6:	189b      	adds	r3, r3, r2
 80034f8:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80034fc:	464b      	mov	r3, r9
 80034fe:	460a      	mov	r2, r1
 8003500:	eb42 0303 	adc.w	r3, r2, r3
 8003504:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8003508:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800350c:	685b      	ldr	r3, [r3, #4]
 800350e:	2200      	movs	r2, #0
 8003510:	67bb      	str	r3, [r7, #120]	@ 0x78
 8003512:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8003514:	f04f 0200 	mov.w	r2, #0
 8003518:	f04f 0300 	mov.w	r3, #0
 800351c:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8003520:	4649      	mov	r1, r9
 8003522:	008b      	lsls	r3, r1, #2
 8003524:	4641      	mov	r1, r8
 8003526:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800352a:	4641      	mov	r1, r8
 800352c:	008a      	lsls	r2, r1, #2
 800352e:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8003532:	f7fc fe6d 	bl	8000210 <__aeabi_uldivmod>
 8003536:	4602      	mov	r2, r0
 8003538:	460b      	mov	r3, r1
 800353a:	4611      	mov	r1, r2
 800353c:	4b38      	ldr	r3, [pc, #224]	@ (8003620 <UART_SetConfig+0x4e4>)
 800353e:	fba3 2301 	umull	r2, r3, r3, r1
 8003542:	095b      	lsrs	r3, r3, #5
 8003544:	2264      	movs	r2, #100	@ 0x64
 8003546:	fb02 f303 	mul.w	r3, r2, r3
 800354a:	1acb      	subs	r3, r1, r3
 800354c:	011b      	lsls	r3, r3, #4
 800354e:	3332      	adds	r3, #50	@ 0x32
 8003550:	4a33      	ldr	r2, [pc, #204]	@ (8003620 <UART_SetConfig+0x4e4>)
 8003552:	fba2 2303 	umull	r2, r3, r2, r3
 8003556:	095b      	lsrs	r3, r3, #5
 8003558:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800355c:	441c      	add	r4, r3
 800355e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8003562:	2200      	movs	r2, #0
 8003564:	673b      	str	r3, [r7, #112]	@ 0x70
 8003566:	677a      	str	r2, [r7, #116]	@ 0x74
 8003568:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 800356c:	4642      	mov	r2, r8
 800356e:	464b      	mov	r3, r9
 8003570:	1891      	adds	r1, r2, r2
 8003572:	60b9      	str	r1, [r7, #8]
 8003574:	415b      	adcs	r3, r3
 8003576:	60fb      	str	r3, [r7, #12]
 8003578:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800357c:	4641      	mov	r1, r8
 800357e:	1851      	adds	r1, r2, r1
 8003580:	6039      	str	r1, [r7, #0]
 8003582:	4649      	mov	r1, r9
 8003584:	414b      	adcs	r3, r1
 8003586:	607b      	str	r3, [r7, #4]
 8003588:	f04f 0200 	mov.w	r2, #0
 800358c:	f04f 0300 	mov.w	r3, #0
 8003590:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8003594:	4659      	mov	r1, fp
 8003596:	00cb      	lsls	r3, r1, #3
 8003598:	4651      	mov	r1, sl
 800359a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800359e:	4651      	mov	r1, sl
 80035a0:	00ca      	lsls	r2, r1, #3
 80035a2:	4610      	mov	r0, r2
 80035a4:	4619      	mov	r1, r3
 80035a6:	4603      	mov	r3, r0
 80035a8:	4642      	mov	r2, r8
 80035aa:	189b      	adds	r3, r3, r2
 80035ac:	66bb      	str	r3, [r7, #104]	@ 0x68
 80035ae:	464b      	mov	r3, r9
 80035b0:	460a      	mov	r2, r1
 80035b2:	eb42 0303 	adc.w	r3, r2, r3
 80035b6:	66fb      	str	r3, [r7, #108]	@ 0x6c
 80035b8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80035bc:	685b      	ldr	r3, [r3, #4]
 80035be:	2200      	movs	r2, #0
 80035c0:	663b      	str	r3, [r7, #96]	@ 0x60
 80035c2:	667a      	str	r2, [r7, #100]	@ 0x64
 80035c4:	f04f 0200 	mov.w	r2, #0
 80035c8:	f04f 0300 	mov.w	r3, #0
 80035cc:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 80035d0:	4649      	mov	r1, r9
 80035d2:	008b      	lsls	r3, r1, #2
 80035d4:	4641      	mov	r1, r8
 80035d6:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80035da:	4641      	mov	r1, r8
 80035dc:	008a      	lsls	r2, r1, #2
 80035de:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 80035e2:	f7fc fe15 	bl	8000210 <__aeabi_uldivmod>
 80035e6:	4602      	mov	r2, r0
 80035e8:	460b      	mov	r3, r1
 80035ea:	4b0d      	ldr	r3, [pc, #52]	@ (8003620 <UART_SetConfig+0x4e4>)
 80035ec:	fba3 1302 	umull	r1, r3, r3, r2
 80035f0:	095b      	lsrs	r3, r3, #5
 80035f2:	2164      	movs	r1, #100	@ 0x64
 80035f4:	fb01 f303 	mul.w	r3, r1, r3
 80035f8:	1ad3      	subs	r3, r2, r3
 80035fa:	011b      	lsls	r3, r3, #4
 80035fc:	3332      	adds	r3, #50	@ 0x32
 80035fe:	4a08      	ldr	r2, [pc, #32]	@ (8003620 <UART_SetConfig+0x4e4>)
 8003600:	fba2 2303 	umull	r2, r3, r2, r3
 8003604:	095b      	lsrs	r3, r3, #5
 8003606:	f003 020f 	and.w	r2, r3, #15
 800360a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800360e:	681b      	ldr	r3, [r3, #0]
 8003610:	4422      	add	r2, r4
 8003612:	609a      	str	r2, [r3, #8]
}
 8003614:	bf00      	nop
 8003616:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 800361a:	46bd      	mov	sp, r7
 800361c:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003620:	51eb851f 	.word	0x51eb851f

08003624 <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 8003624:	b480      	push	{r7}
 8003626:	b085      	sub	sp, #20
 8003628:	af00      	add	r7, sp, #0
 800362a:	4603      	mov	r3, r0
 800362c:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 800362e:	2300      	movs	r3, #0
 8003630:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 8003632:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8003636:	2b84      	cmp	r3, #132	@ 0x84
 8003638:	d005      	beq.n	8003646 <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 800363a:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 800363e:	68fb      	ldr	r3, [r7, #12]
 8003640:	4413      	add	r3, r2
 8003642:	3303      	adds	r3, #3
 8003644:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 8003646:	68fb      	ldr	r3, [r7, #12]
}
 8003648:	4618      	mov	r0, r3
 800364a:	3714      	adds	r7, #20
 800364c:	46bd      	mov	sp, r7
 800364e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003652:	4770      	bx	lr

08003654 <inHandlerMode>:
#endif


/* Determine whether we are in thread mode or handler mode. */
static int inHandlerMode (void)
{
 8003654:	b480      	push	{r7}
 8003656:	b083      	sub	sp, #12
 8003658:	af00      	add	r7, sp, #0
 */
__STATIC_FORCEINLINE uint32_t __get_IPSR(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800365a:	f3ef 8305 	mrs	r3, IPSR
 800365e:	607b      	str	r3, [r7, #4]
  return(result);
 8003660:	687b      	ldr	r3, [r7, #4]
  return __get_IPSR() != 0;
 8003662:	2b00      	cmp	r3, #0
 8003664:	bf14      	ite	ne
 8003666:	2301      	movne	r3, #1
 8003668:	2300      	moveq	r3, #0
 800366a:	b2db      	uxtb	r3, r3
}
 800366c:	4618      	mov	r0, r3
 800366e:	370c      	adds	r7, #12
 8003670:	46bd      	mov	sp, r7
 8003672:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003676:	4770      	bx	lr

08003678 <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 8003678:	b580      	push	{r7, lr}
 800367a:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 800367c:	f001 fbd6 	bl	8004e2c <vTaskStartScheduler>
  
  return osOK;
 8003680:	2300      	movs	r3, #0
}
 8003682:	4618      	mov	r0, r3
 8003684:	bd80      	pop	{r7, pc}

08003686 <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 8003686:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003688:	b089      	sub	sp, #36	@ 0x24
 800368a:	af04      	add	r7, sp, #16
 800368c:	6078      	str	r0, [r7, #4]
 800368e:	6039      	str	r1, [r7, #0]
  TaskHandle_t handle;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) &&  ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
  if((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
 8003690:	687b      	ldr	r3, [r7, #4]
 8003692:	695b      	ldr	r3, [r3, #20]
 8003694:	2b00      	cmp	r3, #0
 8003696:	d020      	beq.n	80036da <osThreadCreate+0x54>
 8003698:	687b      	ldr	r3, [r7, #4]
 800369a:	699b      	ldr	r3, [r3, #24]
 800369c:	2b00      	cmp	r3, #0
 800369e:	d01c      	beq.n	80036da <osThreadCreate+0x54>
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80036a0:	687b      	ldr	r3, [r7, #4]
 80036a2:	685c      	ldr	r4, [r3, #4]
 80036a4:	687b      	ldr	r3, [r7, #4]
 80036a6:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 80036a8:	687b      	ldr	r3, [r7, #4]
 80036aa:	691e      	ldr	r6, [r3, #16]
 80036ac:	687b      	ldr	r3, [r7, #4]
 80036ae:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80036b2:	4618      	mov	r0, r3
 80036b4:	f7ff ffb6 	bl	8003624 <makeFreeRtosPriority>
 80036b8:	4601      	mov	r1, r0
              thread_def->buffer, thread_def->controlblock);
 80036ba:	687b      	ldr	r3, [r7, #4]
 80036bc:	695b      	ldr	r3, [r3, #20]
 80036be:	687a      	ldr	r2, [r7, #4]
 80036c0:	6992      	ldr	r2, [r2, #24]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80036c2:	9202      	str	r2, [sp, #8]
 80036c4:	9301      	str	r3, [sp, #4]
 80036c6:	9100      	str	r1, [sp, #0]
 80036c8:	683b      	ldr	r3, [r7, #0]
 80036ca:	4632      	mov	r2, r6
 80036cc:	4629      	mov	r1, r5
 80036ce:	4620      	mov	r0, r4
 80036d0:	f001 f9be 	bl	8004a50 <xTaskCreateStatic>
 80036d4:	4603      	mov	r3, r0
 80036d6:	60fb      	str	r3, [r7, #12]
 80036d8:	e01c      	b.n	8003714 <osThreadCreate+0x8e>
  }
  else {
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80036da:	687b      	ldr	r3, [r7, #4]
 80036dc:	685c      	ldr	r4, [r3, #4]
 80036de:	687b      	ldr	r3, [r7, #4]
 80036e0:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 80036e2:	687b      	ldr	r3, [r7, #4]
 80036e4:	691b      	ldr	r3, [r3, #16]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80036e6:	b29e      	uxth	r6, r3
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 80036e8:	687b      	ldr	r3, [r7, #4]
 80036ea:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80036ee:	4618      	mov	r0, r3
 80036f0:	f7ff ff98 	bl	8003624 <makeFreeRtosPriority>
 80036f4:	4602      	mov	r2, r0
 80036f6:	f107 030c 	add.w	r3, r7, #12
 80036fa:	9301      	str	r3, [sp, #4]
 80036fc:	9200      	str	r2, [sp, #0]
 80036fe:	683b      	ldr	r3, [r7, #0]
 8003700:	4632      	mov	r2, r6
 8003702:	4629      	mov	r1, r5
 8003704:	4620      	mov	r0, r4
 8003706:	f001 fa05 	bl	8004b14 <xTaskCreate>
 800370a:	4603      	mov	r3, r0
 800370c:	2b01      	cmp	r3, #1
 800370e:	d001      	beq.n	8003714 <osThreadCreate+0x8e>
              &handle) != pdPASS)  {
      return NULL;
 8003710:	2300      	movs	r3, #0
 8003712:	e000      	b.n	8003716 <osThreadCreate+0x90>
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
 8003714:	68fb      	ldr	r3, [r7, #12]
}
 8003716:	4618      	mov	r0, r3
 8003718:	3714      	adds	r7, #20
 800371a:	46bd      	mov	sp, r7
 800371c:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800371e <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 800371e:	b580      	push	{r7, lr}
 8003720:	b084      	sub	sp, #16
 8003722:	af00      	add	r7, sp, #0
 8003724:	6078      	str	r0, [r7, #4]
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 8003726:	687b      	ldr	r3, [r7, #4]
 8003728:	60fb      	str	r3, [r7, #12]
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 800372a:	68fb      	ldr	r3, [r7, #12]
 800372c:	2b00      	cmp	r3, #0
 800372e:	d001      	beq.n	8003734 <osDelay+0x16>
 8003730:	68fb      	ldr	r3, [r7, #12]
 8003732:	e000      	b.n	8003736 <osDelay+0x18>
 8003734:	2301      	movs	r3, #1
 8003736:	4618      	mov	r0, r3
 8003738:	f001 fb42 	bl	8004dc0 <vTaskDelay>
  
  return osOK;
 800373c:	2300      	movs	r3, #0
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 800373e:	4618      	mov	r0, r3
 8003740:	3710      	adds	r7, #16
 8003742:	46bd      	mov	sp, r7
 8003744:	bd80      	pop	{r7, pc}

08003746 <osSemaphoreCreate>:
* @param count         number of available resources.
* @retval  semaphore ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osSemaphoreCreate shall be consistent in every CMSIS-RTOS.
*/
osSemaphoreId osSemaphoreCreate (const osSemaphoreDef_t *semaphore_def, int32_t count)
{ 
 8003746:	b580      	push	{r7, lr}
 8003748:	b086      	sub	sp, #24
 800374a:	af02      	add	r7, sp, #8
 800374c:	6078      	str	r0, [r7, #4]
 800374e:	6039      	str	r1, [r7, #0]
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

  osSemaphoreId sema;
  
  if (semaphore_def->controlblock != NULL){
 8003750:	687b      	ldr	r3, [r7, #4]
 8003752:	685b      	ldr	r3, [r3, #4]
 8003754:	2b00      	cmp	r3, #0
 8003756:	d00f      	beq.n	8003778 <osSemaphoreCreate+0x32>
    if (count == 1) {
 8003758:	683b      	ldr	r3, [r7, #0]
 800375a:	2b01      	cmp	r3, #1
 800375c:	d10a      	bne.n	8003774 <osSemaphoreCreate+0x2e>
      return xSemaphoreCreateBinaryStatic( semaphore_def->controlblock );
 800375e:	687b      	ldr	r3, [r7, #4]
 8003760:	685b      	ldr	r3, [r3, #4]
 8003762:	2203      	movs	r2, #3
 8003764:	9200      	str	r2, [sp, #0]
 8003766:	2200      	movs	r2, #0
 8003768:	2100      	movs	r1, #0
 800376a:	2001      	movs	r0, #1
 800376c:	f000 faa8 	bl	8003cc0 <xQueueGenericCreateStatic>
 8003770:	4603      	mov	r3, r0
 8003772:	e016      	b.n	80037a2 <osSemaphoreCreate+0x5c>
    }
    else {
#if (configUSE_COUNTING_SEMAPHORES == 1 )
      return xSemaphoreCreateCountingStatic( count, count, semaphore_def->controlblock );
#else
      return NULL;
 8003774:	2300      	movs	r3, #0
 8003776:	e014      	b.n	80037a2 <osSemaphoreCreate+0x5c>
#endif
    }
  }
  else {
    if (count == 1) {
 8003778:	683b      	ldr	r3, [r7, #0]
 800377a:	2b01      	cmp	r3, #1
 800377c:	d110      	bne.n	80037a0 <osSemaphoreCreate+0x5a>
      vSemaphoreCreateBinary(sema);
 800377e:	2203      	movs	r2, #3
 8003780:	2100      	movs	r1, #0
 8003782:	2001      	movs	r0, #1
 8003784:	f000 fb19 	bl	8003dba <xQueueGenericCreate>
 8003788:	60f8      	str	r0, [r7, #12]
 800378a:	68fb      	ldr	r3, [r7, #12]
 800378c:	2b00      	cmp	r3, #0
 800378e:	d005      	beq.n	800379c <osSemaphoreCreate+0x56>
 8003790:	2300      	movs	r3, #0
 8003792:	2200      	movs	r2, #0
 8003794:	2100      	movs	r1, #0
 8003796:	68f8      	ldr	r0, [r7, #12]
 8003798:	f000 fb6a 	bl	8003e70 <xQueueGenericSend>
      return sema;
 800379c:	68fb      	ldr	r3, [r7, #12]
 800379e:	e000      	b.n	80037a2 <osSemaphoreCreate+0x5c>
    }
    else {
#if (configUSE_COUNTING_SEMAPHORES == 1 )	
      return xSemaphoreCreateCounting(count, count);
#else
      return NULL;
 80037a0:	2300      	movs	r3, #0
#else
    return NULL;
#endif
  }
#endif
}
 80037a2:	4618      	mov	r0, r3
 80037a4:	3710      	adds	r7, #16
 80037a6:	46bd      	mov	sp, r7
 80037a8:	bd80      	pop	{r7, pc}
	...

080037ac <osSemaphoreWait>:
* @param  millisec      timeout value or 0 in case of no time-out.
* @retval  number of available tokens, or -1 in case of incorrect parameters.
* @note   MUST REMAIN UNCHANGED: \b osSemaphoreWait shall be consistent in every CMSIS-RTOS.
*/
int32_t osSemaphoreWait (osSemaphoreId semaphore_id, uint32_t millisec)
{
 80037ac:	b580      	push	{r7, lr}
 80037ae:	b084      	sub	sp, #16
 80037b0:	af00      	add	r7, sp, #0
 80037b2:	6078      	str	r0, [r7, #4]
 80037b4:	6039      	str	r1, [r7, #0]
  TickType_t ticks;
  portBASE_TYPE taskWoken = pdFALSE;  
 80037b6:	2300      	movs	r3, #0
 80037b8:	60bb      	str	r3, [r7, #8]
  
  
  if (semaphore_id == NULL) {
 80037ba:	687b      	ldr	r3, [r7, #4]
 80037bc:	2b00      	cmp	r3, #0
 80037be:	d101      	bne.n	80037c4 <osSemaphoreWait+0x18>
    return osErrorParameter;
 80037c0:	2380      	movs	r3, #128	@ 0x80
 80037c2:	e03a      	b.n	800383a <osSemaphoreWait+0x8e>
  }
  
  ticks = 0;
 80037c4:	2300      	movs	r3, #0
 80037c6:	60fb      	str	r3, [r7, #12]
  if (millisec == osWaitForever) {
 80037c8:	683b      	ldr	r3, [r7, #0]
 80037ca:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80037ce:	d103      	bne.n	80037d8 <osSemaphoreWait+0x2c>
    ticks = portMAX_DELAY;
 80037d0:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80037d4:	60fb      	str	r3, [r7, #12]
 80037d6:	e009      	b.n	80037ec <osSemaphoreWait+0x40>
  }
  else if (millisec != 0) {
 80037d8:	683b      	ldr	r3, [r7, #0]
 80037da:	2b00      	cmp	r3, #0
 80037dc:	d006      	beq.n	80037ec <osSemaphoreWait+0x40>
    ticks = millisec / portTICK_PERIOD_MS;
 80037de:	683b      	ldr	r3, [r7, #0]
 80037e0:	60fb      	str	r3, [r7, #12]
    if (ticks == 0) {
 80037e2:	68fb      	ldr	r3, [r7, #12]
 80037e4:	2b00      	cmp	r3, #0
 80037e6:	d101      	bne.n	80037ec <osSemaphoreWait+0x40>
      ticks = 1;
 80037e8:	2301      	movs	r3, #1
 80037ea:	60fb      	str	r3, [r7, #12]
    }
  }
  
  if (inHandlerMode()) {
 80037ec:	f7ff ff32 	bl	8003654 <inHandlerMode>
 80037f0:	4603      	mov	r3, r0
 80037f2:	2b00      	cmp	r3, #0
 80037f4:	d017      	beq.n	8003826 <osSemaphoreWait+0x7a>
    if (xSemaphoreTakeFromISR(semaphore_id, &taskWoken) != pdTRUE) {
 80037f6:	f107 0308 	add.w	r3, r7, #8
 80037fa:	461a      	mov	r2, r3
 80037fc:	2100      	movs	r1, #0
 80037fe:	6878      	ldr	r0, [r7, #4]
 8003800:	f000 ff58 	bl	80046b4 <xQueueReceiveFromISR>
 8003804:	4603      	mov	r3, r0
 8003806:	2b01      	cmp	r3, #1
 8003808:	d001      	beq.n	800380e <osSemaphoreWait+0x62>
      return osErrorOS;
 800380a:	23ff      	movs	r3, #255	@ 0xff
 800380c:	e015      	b.n	800383a <osSemaphoreWait+0x8e>
    }
	portEND_SWITCHING_ISR(taskWoken);
 800380e:	68bb      	ldr	r3, [r7, #8]
 8003810:	2b00      	cmp	r3, #0
 8003812:	d011      	beq.n	8003838 <osSemaphoreWait+0x8c>
 8003814:	4b0b      	ldr	r3, [pc, #44]	@ (8003844 <osSemaphoreWait+0x98>)
 8003816:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800381a:	601a      	str	r2, [r3, #0]
 800381c:	f3bf 8f4f 	dsb	sy
 8003820:	f3bf 8f6f 	isb	sy
 8003824:	e008      	b.n	8003838 <osSemaphoreWait+0x8c>
  }  
  else if (xSemaphoreTake(semaphore_id, ticks) != pdTRUE) {
 8003826:	68f9      	ldr	r1, [r7, #12]
 8003828:	6878      	ldr	r0, [r7, #4]
 800382a:	f000 fe33 	bl	8004494 <xQueueSemaphoreTake>
 800382e:	4603      	mov	r3, r0
 8003830:	2b01      	cmp	r3, #1
 8003832:	d001      	beq.n	8003838 <osSemaphoreWait+0x8c>
    return osErrorOS;
 8003834:	23ff      	movs	r3, #255	@ 0xff
 8003836:	e000      	b.n	800383a <osSemaphoreWait+0x8e>
  }
  
  return osOK;
 8003838:	2300      	movs	r3, #0
}
 800383a:	4618      	mov	r0, r3
 800383c:	3710      	adds	r7, #16
 800383e:	46bd      	mov	sp, r7
 8003840:	bd80      	pop	{r7, pc}
 8003842:	bf00      	nop
 8003844:	e000ed04 	.word	0xe000ed04

08003848 <osSemaphoreRelease>:
* @param  semaphore_id  semaphore object referenced with \ref osSemaphore.
* @retval  status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osSemaphoreRelease shall be consistent in every CMSIS-RTOS.
*/
osStatus osSemaphoreRelease (osSemaphoreId semaphore_id)
{
 8003848:	b580      	push	{r7, lr}
 800384a:	b084      	sub	sp, #16
 800384c:	af00      	add	r7, sp, #0
 800384e:	6078      	str	r0, [r7, #4]
  osStatus result = osOK;
 8003850:	2300      	movs	r3, #0
 8003852:	60fb      	str	r3, [r7, #12]
  portBASE_TYPE taskWoken = pdFALSE;
 8003854:	2300      	movs	r3, #0
 8003856:	60bb      	str	r3, [r7, #8]
  
  
  if (inHandlerMode()) {
 8003858:	f7ff fefc 	bl	8003654 <inHandlerMode>
 800385c:	4603      	mov	r3, r0
 800385e:	2b00      	cmp	r3, #0
 8003860:	d016      	beq.n	8003890 <osSemaphoreRelease+0x48>
    if (xSemaphoreGiveFromISR(semaphore_id, &taskWoken) != pdTRUE) {
 8003862:	f107 0308 	add.w	r3, r7, #8
 8003866:	4619      	mov	r1, r3
 8003868:	6878      	ldr	r0, [r7, #4]
 800386a:	f000 fca1 	bl	80041b0 <xQueueGiveFromISR>
 800386e:	4603      	mov	r3, r0
 8003870:	2b01      	cmp	r3, #1
 8003872:	d001      	beq.n	8003878 <osSemaphoreRelease+0x30>
      return osErrorOS;
 8003874:	23ff      	movs	r3, #255	@ 0xff
 8003876:	e017      	b.n	80038a8 <osSemaphoreRelease+0x60>
    }
    portEND_SWITCHING_ISR(taskWoken);
 8003878:	68bb      	ldr	r3, [r7, #8]
 800387a:	2b00      	cmp	r3, #0
 800387c:	d013      	beq.n	80038a6 <osSemaphoreRelease+0x5e>
 800387e:	4b0c      	ldr	r3, [pc, #48]	@ (80038b0 <osSemaphoreRelease+0x68>)
 8003880:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8003884:	601a      	str	r2, [r3, #0]
 8003886:	f3bf 8f4f 	dsb	sy
 800388a:	f3bf 8f6f 	isb	sy
 800388e:	e00a      	b.n	80038a6 <osSemaphoreRelease+0x5e>
  }
  else {
    if (xSemaphoreGive(semaphore_id) != pdTRUE) {
 8003890:	2300      	movs	r3, #0
 8003892:	2200      	movs	r2, #0
 8003894:	2100      	movs	r1, #0
 8003896:	6878      	ldr	r0, [r7, #4]
 8003898:	f000 faea 	bl	8003e70 <xQueueGenericSend>
 800389c:	4603      	mov	r3, r0
 800389e:	2b01      	cmp	r3, #1
 80038a0:	d001      	beq.n	80038a6 <osSemaphoreRelease+0x5e>
      result = osErrorOS;
 80038a2:	23ff      	movs	r3, #255	@ 0xff
 80038a4:	60fb      	str	r3, [r7, #12]
    }
  }
  
  return result;
 80038a6:	68fb      	ldr	r3, [r7, #12]
}
 80038a8:	4618      	mov	r0, r3
 80038aa:	3710      	adds	r7, #16
 80038ac:	46bd      	mov	sp, r7
 80038ae:	bd80      	pop	{r7, pc}
 80038b0:	e000ed04 	.word	0xe000ed04

080038b4 <osMessageCreate>:
* @param  thread_id     thread ID (obtained by \ref osThreadCreate or \ref osThreadGetId) or NULL.
* @retval  message queue ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osMessageCreate shall be consistent in every CMSIS-RTOS.
*/
osMessageQId osMessageCreate (const osMessageQDef_t *queue_def, osThreadId thread_id)
{
 80038b4:	b590      	push	{r4, r7, lr}
 80038b6:	b085      	sub	sp, #20
 80038b8:	af02      	add	r7, sp, #8
 80038ba:	6078      	str	r0, [r7, #4]
 80038bc:	6039      	str	r1, [r7, #0]
  (void) thread_id;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

  if ((queue_def->buffer != NULL) && (queue_def->controlblock != NULL)) {
 80038be:	687b      	ldr	r3, [r7, #4]
 80038c0:	689b      	ldr	r3, [r3, #8]
 80038c2:	2b00      	cmp	r3, #0
 80038c4:	d011      	beq.n	80038ea <osMessageCreate+0x36>
 80038c6:	687b      	ldr	r3, [r7, #4]
 80038c8:	68db      	ldr	r3, [r3, #12]
 80038ca:	2b00      	cmp	r3, #0
 80038cc:	d00d      	beq.n	80038ea <osMessageCreate+0x36>
    return xQueueCreateStatic(queue_def->queue_sz, queue_def->item_sz, queue_def->buffer, queue_def->controlblock);
 80038ce:	687b      	ldr	r3, [r7, #4]
 80038d0:	6818      	ldr	r0, [r3, #0]
 80038d2:	687b      	ldr	r3, [r7, #4]
 80038d4:	6859      	ldr	r1, [r3, #4]
 80038d6:	687b      	ldr	r3, [r7, #4]
 80038d8:	689a      	ldr	r2, [r3, #8]
 80038da:	687b      	ldr	r3, [r7, #4]
 80038dc:	68db      	ldr	r3, [r3, #12]
 80038de:	2400      	movs	r4, #0
 80038e0:	9400      	str	r4, [sp, #0]
 80038e2:	f000 f9ed 	bl	8003cc0 <xQueueGenericCreateStatic>
 80038e6:	4603      	mov	r3, r0
 80038e8:	e008      	b.n	80038fc <osMessageCreate+0x48>
  }
  else {
    return xQueueCreate(queue_def->queue_sz, queue_def->item_sz);
 80038ea:	687b      	ldr	r3, [r7, #4]
 80038ec:	6818      	ldr	r0, [r3, #0]
 80038ee:	687b      	ldr	r3, [r7, #4]
 80038f0:	685b      	ldr	r3, [r3, #4]
 80038f2:	2200      	movs	r2, #0
 80038f4:	4619      	mov	r1, r3
 80038f6:	f000 fa60 	bl	8003dba <xQueueGenericCreate>
 80038fa:	4603      	mov	r3, r0
#elif ( configSUPPORT_STATIC_ALLOCATION == 1 )
  return xQueueCreateStatic(queue_def->queue_sz, queue_def->item_sz, queue_def->buffer, queue_def->controlblock);
#else  
  return xQueueCreate(queue_def->queue_sz, queue_def->item_sz);
#endif
}
 80038fc:	4618      	mov	r0, r3
 80038fe:	370c      	adds	r7, #12
 8003900:	46bd      	mov	sp, r7
 8003902:	bd90      	pop	{r4, r7, pc}

08003904 <osMessagePut>:
* @param  millisec  timeout value or 0 in case of no time-out.
* @retval status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osMessagePut shall be consistent in every CMSIS-RTOS.
*/
osStatus osMessagePut (osMessageQId queue_id, uint32_t info, uint32_t millisec)
{
 8003904:	b580      	push	{r7, lr}
 8003906:	b086      	sub	sp, #24
 8003908:	af00      	add	r7, sp, #0
 800390a:	60f8      	str	r0, [r7, #12]
 800390c:	60b9      	str	r1, [r7, #8]
 800390e:	607a      	str	r2, [r7, #4]
  portBASE_TYPE taskWoken = pdFALSE;
 8003910:	2300      	movs	r3, #0
 8003912:	613b      	str	r3, [r7, #16]
  TickType_t ticks;
  
  ticks = millisec / portTICK_PERIOD_MS;
 8003914:	687b      	ldr	r3, [r7, #4]
 8003916:	617b      	str	r3, [r7, #20]
  if (ticks == 0) {
 8003918:	697b      	ldr	r3, [r7, #20]
 800391a:	2b00      	cmp	r3, #0
 800391c:	d101      	bne.n	8003922 <osMessagePut+0x1e>
    ticks = 1;
 800391e:	2301      	movs	r3, #1
 8003920:	617b      	str	r3, [r7, #20]
  }
  
  if (inHandlerMode()) {
 8003922:	f7ff fe97 	bl	8003654 <inHandlerMode>
 8003926:	4603      	mov	r3, r0
 8003928:	2b00      	cmp	r3, #0
 800392a:	d018      	beq.n	800395e <osMessagePut+0x5a>
    if (xQueueSendFromISR(queue_id, &info, &taskWoken) != pdTRUE) {
 800392c:	f107 0210 	add.w	r2, r7, #16
 8003930:	f107 0108 	add.w	r1, r7, #8
 8003934:	2300      	movs	r3, #0
 8003936:	68f8      	ldr	r0, [r7, #12]
 8003938:	f000 fb9c 	bl	8004074 <xQueueGenericSendFromISR>
 800393c:	4603      	mov	r3, r0
 800393e:	2b01      	cmp	r3, #1
 8003940:	d001      	beq.n	8003946 <osMessagePut+0x42>
      return osErrorOS;
 8003942:	23ff      	movs	r3, #255	@ 0xff
 8003944:	e018      	b.n	8003978 <osMessagePut+0x74>
    }
    portEND_SWITCHING_ISR(taskWoken);
 8003946:	693b      	ldr	r3, [r7, #16]
 8003948:	2b00      	cmp	r3, #0
 800394a:	d014      	beq.n	8003976 <osMessagePut+0x72>
 800394c:	4b0c      	ldr	r3, [pc, #48]	@ (8003980 <osMessagePut+0x7c>)
 800394e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8003952:	601a      	str	r2, [r3, #0]
 8003954:	f3bf 8f4f 	dsb	sy
 8003958:	f3bf 8f6f 	isb	sy
 800395c:	e00b      	b.n	8003976 <osMessagePut+0x72>
  }
  else {
    if (xQueueSend(queue_id, &info, ticks) != pdTRUE) {
 800395e:	f107 0108 	add.w	r1, r7, #8
 8003962:	2300      	movs	r3, #0
 8003964:	697a      	ldr	r2, [r7, #20]
 8003966:	68f8      	ldr	r0, [r7, #12]
 8003968:	f000 fa82 	bl	8003e70 <xQueueGenericSend>
 800396c:	4603      	mov	r3, r0
 800396e:	2b01      	cmp	r3, #1
 8003970:	d001      	beq.n	8003976 <osMessagePut+0x72>
      return osErrorOS;
 8003972:	23ff      	movs	r3, #255	@ 0xff
 8003974:	e000      	b.n	8003978 <osMessagePut+0x74>
    }
  }
  
  return osOK;
 8003976:	2300      	movs	r3, #0
}
 8003978:	4618      	mov	r0, r3
 800397a:	3718      	adds	r7, #24
 800397c:	46bd      	mov	sp, r7
 800397e:	bd80      	pop	{r7, pc}
 8003980:	e000ed04 	.word	0xe000ed04

08003984 <osMessageGet>:
* @param  millisec  timeout value or 0 in case of no time-out.
* @retval event information that includes status code.
* @note   MUST REMAIN UNCHANGED: \b osMessageGet shall be consistent in every CMSIS-RTOS.
*/
osEvent osMessageGet (osMessageQId queue_id, uint32_t millisec)
{
 8003984:	b590      	push	{r4, r7, lr}
 8003986:	b08b      	sub	sp, #44	@ 0x2c
 8003988:	af00      	add	r7, sp, #0
 800398a:	60f8      	str	r0, [r7, #12]
 800398c:	60b9      	str	r1, [r7, #8]
 800398e:	607a      	str	r2, [r7, #4]
  portBASE_TYPE taskWoken;
  TickType_t ticks;
  osEvent event;
  
  event.def.message_id = queue_id;
 8003990:	68bb      	ldr	r3, [r7, #8]
 8003992:	61fb      	str	r3, [r7, #28]
  event.value.v = 0;
 8003994:	2300      	movs	r3, #0
 8003996:	61bb      	str	r3, [r7, #24]
  
  if (queue_id == NULL) {
 8003998:	68bb      	ldr	r3, [r7, #8]
 800399a:	2b00      	cmp	r3, #0
 800399c:	d10a      	bne.n	80039b4 <osMessageGet+0x30>
    event.status = osErrorParameter;
 800399e:	2380      	movs	r3, #128	@ 0x80
 80039a0:	617b      	str	r3, [r7, #20]
    return event;
 80039a2:	68fb      	ldr	r3, [r7, #12]
 80039a4:	461c      	mov	r4, r3
 80039a6:	f107 0314 	add.w	r3, r7, #20
 80039aa:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 80039ae:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 80039b2:	e054      	b.n	8003a5e <osMessageGet+0xda>
  }
  
  taskWoken = pdFALSE;
 80039b4:	2300      	movs	r3, #0
 80039b6:	623b      	str	r3, [r7, #32]
  
  ticks = 0;
 80039b8:	2300      	movs	r3, #0
 80039ba:	627b      	str	r3, [r7, #36]	@ 0x24
  if (millisec == osWaitForever) {
 80039bc:	687b      	ldr	r3, [r7, #4]
 80039be:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80039c2:	d103      	bne.n	80039cc <osMessageGet+0x48>
    ticks = portMAX_DELAY;
 80039c4:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80039c8:	627b      	str	r3, [r7, #36]	@ 0x24
 80039ca:	e009      	b.n	80039e0 <osMessageGet+0x5c>
  }
  else if (millisec != 0) {
 80039cc:	687b      	ldr	r3, [r7, #4]
 80039ce:	2b00      	cmp	r3, #0
 80039d0:	d006      	beq.n	80039e0 <osMessageGet+0x5c>
    ticks = millisec / portTICK_PERIOD_MS;
 80039d2:	687b      	ldr	r3, [r7, #4]
 80039d4:	627b      	str	r3, [r7, #36]	@ 0x24
    if (ticks == 0) {
 80039d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80039d8:	2b00      	cmp	r3, #0
 80039da:	d101      	bne.n	80039e0 <osMessageGet+0x5c>
      ticks = 1;
 80039dc:	2301      	movs	r3, #1
 80039de:	627b      	str	r3, [r7, #36]	@ 0x24
    }
  }
  
  if (inHandlerMode()) {
 80039e0:	f7ff fe38 	bl	8003654 <inHandlerMode>
 80039e4:	4603      	mov	r3, r0
 80039e6:	2b00      	cmp	r3, #0
 80039e8:	d01c      	beq.n	8003a24 <osMessageGet+0xa0>
    if (xQueueReceiveFromISR(queue_id, &event.value.v, &taskWoken) == pdTRUE) {
 80039ea:	f107 0220 	add.w	r2, r7, #32
 80039ee:	f107 0314 	add.w	r3, r7, #20
 80039f2:	3304      	adds	r3, #4
 80039f4:	4619      	mov	r1, r3
 80039f6:	68b8      	ldr	r0, [r7, #8]
 80039f8:	f000 fe5c 	bl	80046b4 <xQueueReceiveFromISR>
 80039fc:	4603      	mov	r3, r0
 80039fe:	2b01      	cmp	r3, #1
 8003a00:	d102      	bne.n	8003a08 <osMessageGet+0x84>
      /* We have mail */
      event.status = osEventMessage;
 8003a02:	2310      	movs	r3, #16
 8003a04:	617b      	str	r3, [r7, #20]
 8003a06:	e001      	b.n	8003a0c <osMessageGet+0x88>
    }
    else {
      event.status = osOK;
 8003a08:	2300      	movs	r3, #0
 8003a0a:	617b      	str	r3, [r7, #20]
    }
    portEND_SWITCHING_ISR(taskWoken);
 8003a0c:	6a3b      	ldr	r3, [r7, #32]
 8003a0e:	2b00      	cmp	r3, #0
 8003a10:	d01d      	beq.n	8003a4e <osMessageGet+0xca>
 8003a12:	4b15      	ldr	r3, [pc, #84]	@ (8003a68 <osMessageGet+0xe4>)
 8003a14:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8003a18:	601a      	str	r2, [r3, #0]
 8003a1a:	f3bf 8f4f 	dsb	sy
 8003a1e:	f3bf 8f6f 	isb	sy
 8003a22:	e014      	b.n	8003a4e <osMessageGet+0xca>
  }
  else {
    if (xQueueReceive(queue_id, &event.value.v, ticks) == pdTRUE) {
 8003a24:	f107 0314 	add.w	r3, r7, #20
 8003a28:	3304      	adds	r3, #4
 8003a2a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003a2c:	4619      	mov	r1, r3
 8003a2e:	68b8      	ldr	r0, [r7, #8]
 8003a30:	f000 fc4e 	bl	80042d0 <xQueueReceive>
 8003a34:	4603      	mov	r3, r0
 8003a36:	2b01      	cmp	r3, #1
 8003a38:	d102      	bne.n	8003a40 <osMessageGet+0xbc>
      /* We have mail */
      event.status = osEventMessage;
 8003a3a:	2310      	movs	r3, #16
 8003a3c:	617b      	str	r3, [r7, #20]
 8003a3e:	e006      	b.n	8003a4e <osMessageGet+0xca>
    }
    else {
      event.status = (ticks == 0) ? osOK : osEventTimeout;
 8003a40:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003a42:	2b00      	cmp	r3, #0
 8003a44:	d101      	bne.n	8003a4a <osMessageGet+0xc6>
 8003a46:	2300      	movs	r3, #0
 8003a48:	e000      	b.n	8003a4c <osMessageGet+0xc8>
 8003a4a:	2340      	movs	r3, #64	@ 0x40
 8003a4c:	617b      	str	r3, [r7, #20]
    }
  }
  
  return event;
 8003a4e:	68fb      	ldr	r3, [r7, #12]
 8003a50:	461c      	mov	r4, r3
 8003a52:	f107 0314 	add.w	r3, r7, #20
 8003a56:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8003a5a:	e884 0007 	stmia.w	r4, {r0, r1, r2}
}
 8003a5e:	68f8      	ldr	r0, [r7, #12]
 8003a60:	372c      	adds	r7, #44	@ 0x2c
 8003a62:	46bd      	mov	sp, r7
 8003a64:	bd90      	pop	{r4, r7, pc}
 8003a66:	bf00      	nop
 8003a68:	e000ed04 	.word	0xe000ed04

08003a6c <osMessageAvailableSpace>:
* @brief  Get the available space in a message queue.
* @param  queue_id  message queue ID obtained with \ref osMessageCreate.
* @retval available space in a message queue.
*/
uint32_t osMessageAvailableSpace(osMessageQId queue_id)  
{
 8003a6c:	b580      	push	{r7, lr}
 8003a6e:	b082      	sub	sp, #8
 8003a70:	af00      	add	r7, sp, #0
 8003a72:	6078      	str	r0, [r7, #4]
  return uxQueueSpacesAvailable(queue_id);
 8003a74:	6878      	ldr	r0, [r7, #4]
 8003a76:	f000 fe9f 	bl	80047b8 <uxQueueSpacesAvailable>
 8003a7a:	4603      	mov	r3, r0
}
 8003a7c:	4618      	mov	r0, r3
 8003a7e:	3708      	adds	r7, #8
 8003a80:	46bd      	mov	sp, r7
 8003a82:	bd80      	pop	{r7, pc}

08003a84 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8003a84:	b480      	push	{r7}
 8003a86:	b083      	sub	sp, #12
 8003a88:	af00      	add	r7, sp, #0
 8003a8a:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8003a8c:	687b      	ldr	r3, [r7, #4]
 8003a8e:	f103 0208 	add.w	r2, r3, #8
 8003a92:	687b      	ldr	r3, [r7, #4]
 8003a94:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8003a96:	687b      	ldr	r3, [r7, #4]
 8003a98:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8003a9c:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8003a9e:	687b      	ldr	r3, [r7, #4]
 8003aa0:	f103 0208 	add.w	r2, r3, #8
 8003aa4:	687b      	ldr	r3, [r7, #4]
 8003aa6:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8003aa8:	687b      	ldr	r3, [r7, #4]
 8003aaa:	f103 0208 	add.w	r2, r3, #8
 8003aae:	687b      	ldr	r3, [r7, #4]
 8003ab0:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8003ab2:	687b      	ldr	r3, [r7, #4]
 8003ab4:	2200      	movs	r2, #0
 8003ab6:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8003ab8:	bf00      	nop
 8003aba:	370c      	adds	r7, #12
 8003abc:	46bd      	mov	sp, r7
 8003abe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ac2:	4770      	bx	lr

08003ac4 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8003ac4:	b480      	push	{r7}
 8003ac6:	b083      	sub	sp, #12
 8003ac8:	af00      	add	r7, sp, #0
 8003aca:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8003acc:	687b      	ldr	r3, [r7, #4]
 8003ace:	2200      	movs	r2, #0
 8003ad0:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8003ad2:	bf00      	nop
 8003ad4:	370c      	adds	r7, #12
 8003ad6:	46bd      	mov	sp, r7
 8003ad8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003adc:	4770      	bx	lr

08003ade <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8003ade:	b480      	push	{r7}
 8003ae0:	b085      	sub	sp, #20
 8003ae2:	af00      	add	r7, sp, #0
 8003ae4:	6078      	str	r0, [r7, #4]
 8003ae6:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8003ae8:	687b      	ldr	r3, [r7, #4]
 8003aea:	685b      	ldr	r3, [r3, #4]
 8003aec:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8003aee:	683b      	ldr	r3, [r7, #0]
 8003af0:	68fa      	ldr	r2, [r7, #12]
 8003af2:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8003af4:	68fb      	ldr	r3, [r7, #12]
 8003af6:	689a      	ldr	r2, [r3, #8]
 8003af8:	683b      	ldr	r3, [r7, #0]
 8003afa:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8003afc:	68fb      	ldr	r3, [r7, #12]
 8003afe:	689b      	ldr	r3, [r3, #8]
 8003b00:	683a      	ldr	r2, [r7, #0]
 8003b02:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8003b04:	68fb      	ldr	r3, [r7, #12]
 8003b06:	683a      	ldr	r2, [r7, #0]
 8003b08:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8003b0a:	683b      	ldr	r3, [r7, #0]
 8003b0c:	687a      	ldr	r2, [r7, #4]
 8003b0e:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8003b10:	687b      	ldr	r3, [r7, #4]
 8003b12:	681b      	ldr	r3, [r3, #0]
 8003b14:	1c5a      	adds	r2, r3, #1
 8003b16:	687b      	ldr	r3, [r7, #4]
 8003b18:	601a      	str	r2, [r3, #0]
}
 8003b1a:	bf00      	nop
 8003b1c:	3714      	adds	r7, #20
 8003b1e:	46bd      	mov	sp, r7
 8003b20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b24:	4770      	bx	lr

08003b26 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8003b26:	b480      	push	{r7}
 8003b28:	b085      	sub	sp, #20
 8003b2a:	af00      	add	r7, sp, #0
 8003b2c:	6078      	str	r0, [r7, #4]
 8003b2e:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8003b30:	683b      	ldr	r3, [r7, #0]
 8003b32:	681b      	ldr	r3, [r3, #0]
 8003b34:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8003b36:	68bb      	ldr	r3, [r7, #8]
 8003b38:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8003b3c:	d103      	bne.n	8003b46 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8003b3e:	687b      	ldr	r3, [r7, #4]
 8003b40:	691b      	ldr	r3, [r3, #16]
 8003b42:	60fb      	str	r3, [r7, #12]
 8003b44:	e00c      	b.n	8003b60 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8003b46:	687b      	ldr	r3, [r7, #4]
 8003b48:	3308      	adds	r3, #8
 8003b4a:	60fb      	str	r3, [r7, #12]
 8003b4c:	e002      	b.n	8003b54 <vListInsert+0x2e>
 8003b4e:	68fb      	ldr	r3, [r7, #12]
 8003b50:	685b      	ldr	r3, [r3, #4]
 8003b52:	60fb      	str	r3, [r7, #12]
 8003b54:	68fb      	ldr	r3, [r7, #12]
 8003b56:	685b      	ldr	r3, [r3, #4]
 8003b58:	681b      	ldr	r3, [r3, #0]
 8003b5a:	68ba      	ldr	r2, [r7, #8]
 8003b5c:	429a      	cmp	r2, r3
 8003b5e:	d2f6      	bcs.n	8003b4e <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8003b60:	68fb      	ldr	r3, [r7, #12]
 8003b62:	685a      	ldr	r2, [r3, #4]
 8003b64:	683b      	ldr	r3, [r7, #0]
 8003b66:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8003b68:	683b      	ldr	r3, [r7, #0]
 8003b6a:	685b      	ldr	r3, [r3, #4]
 8003b6c:	683a      	ldr	r2, [r7, #0]
 8003b6e:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8003b70:	683b      	ldr	r3, [r7, #0]
 8003b72:	68fa      	ldr	r2, [r7, #12]
 8003b74:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8003b76:	68fb      	ldr	r3, [r7, #12]
 8003b78:	683a      	ldr	r2, [r7, #0]
 8003b7a:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8003b7c:	683b      	ldr	r3, [r7, #0]
 8003b7e:	687a      	ldr	r2, [r7, #4]
 8003b80:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8003b82:	687b      	ldr	r3, [r7, #4]
 8003b84:	681b      	ldr	r3, [r3, #0]
 8003b86:	1c5a      	adds	r2, r3, #1
 8003b88:	687b      	ldr	r3, [r7, #4]
 8003b8a:	601a      	str	r2, [r3, #0]
}
 8003b8c:	bf00      	nop
 8003b8e:	3714      	adds	r7, #20
 8003b90:	46bd      	mov	sp, r7
 8003b92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b96:	4770      	bx	lr

08003b98 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8003b98:	b480      	push	{r7}
 8003b9a:	b085      	sub	sp, #20
 8003b9c:	af00      	add	r7, sp, #0
 8003b9e:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8003ba0:	687b      	ldr	r3, [r7, #4]
 8003ba2:	691b      	ldr	r3, [r3, #16]
 8003ba4:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8003ba6:	687b      	ldr	r3, [r7, #4]
 8003ba8:	685b      	ldr	r3, [r3, #4]
 8003baa:	687a      	ldr	r2, [r7, #4]
 8003bac:	6892      	ldr	r2, [r2, #8]
 8003bae:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8003bb0:	687b      	ldr	r3, [r7, #4]
 8003bb2:	689b      	ldr	r3, [r3, #8]
 8003bb4:	687a      	ldr	r2, [r7, #4]
 8003bb6:	6852      	ldr	r2, [r2, #4]
 8003bb8:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8003bba:	68fb      	ldr	r3, [r7, #12]
 8003bbc:	685b      	ldr	r3, [r3, #4]
 8003bbe:	687a      	ldr	r2, [r7, #4]
 8003bc0:	429a      	cmp	r2, r3
 8003bc2:	d103      	bne.n	8003bcc <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8003bc4:	687b      	ldr	r3, [r7, #4]
 8003bc6:	689a      	ldr	r2, [r3, #8]
 8003bc8:	68fb      	ldr	r3, [r7, #12]
 8003bca:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8003bcc:	687b      	ldr	r3, [r7, #4]
 8003bce:	2200      	movs	r2, #0
 8003bd0:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8003bd2:	68fb      	ldr	r3, [r7, #12]
 8003bd4:	681b      	ldr	r3, [r3, #0]
 8003bd6:	1e5a      	subs	r2, r3, #1
 8003bd8:	68fb      	ldr	r3, [r7, #12]
 8003bda:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8003bdc:	68fb      	ldr	r3, [r7, #12]
 8003bde:	681b      	ldr	r3, [r3, #0]
}
 8003be0:	4618      	mov	r0, r3
 8003be2:	3714      	adds	r7, #20
 8003be4:	46bd      	mov	sp, r7
 8003be6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bea:	4770      	bx	lr

08003bec <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8003bec:	b580      	push	{r7, lr}
 8003bee:	b084      	sub	sp, #16
 8003bf0:	af00      	add	r7, sp, #0
 8003bf2:	6078      	str	r0, [r7, #4]
 8003bf4:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8003bf6:	687b      	ldr	r3, [r7, #4]
 8003bf8:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8003bfa:	68fb      	ldr	r3, [r7, #12]
 8003bfc:	2b00      	cmp	r3, #0
 8003bfe:	d10b      	bne.n	8003c18 <xQueueGenericReset+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8003c00:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003c04:	f383 8811 	msr	BASEPRI, r3
 8003c08:	f3bf 8f6f 	isb	sy
 8003c0c:	f3bf 8f4f 	dsb	sy
 8003c10:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8003c12:	bf00      	nop
 8003c14:	bf00      	nop
 8003c16:	e7fd      	b.n	8003c14 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 8003c18:	f002 f88e 	bl	8005d38 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8003c1c:	68fb      	ldr	r3, [r7, #12]
 8003c1e:	681a      	ldr	r2, [r3, #0]
 8003c20:	68fb      	ldr	r3, [r7, #12]
 8003c22:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003c24:	68f9      	ldr	r1, [r7, #12]
 8003c26:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8003c28:	fb01 f303 	mul.w	r3, r1, r3
 8003c2c:	441a      	add	r2, r3
 8003c2e:	68fb      	ldr	r3, [r7, #12]
 8003c30:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8003c32:	68fb      	ldr	r3, [r7, #12]
 8003c34:	2200      	movs	r2, #0
 8003c36:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8003c38:	68fb      	ldr	r3, [r7, #12]
 8003c3a:	681a      	ldr	r2, [r3, #0]
 8003c3c:	68fb      	ldr	r3, [r7, #12]
 8003c3e:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8003c40:	68fb      	ldr	r3, [r7, #12]
 8003c42:	681a      	ldr	r2, [r3, #0]
 8003c44:	68fb      	ldr	r3, [r7, #12]
 8003c46:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003c48:	3b01      	subs	r3, #1
 8003c4a:	68f9      	ldr	r1, [r7, #12]
 8003c4c:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8003c4e:	fb01 f303 	mul.w	r3, r1, r3
 8003c52:	441a      	add	r2, r3
 8003c54:	68fb      	ldr	r3, [r7, #12]
 8003c56:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8003c58:	68fb      	ldr	r3, [r7, #12]
 8003c5a:	22ff      	movs	r2, #255	@ 0xff
 8003c5c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8003c60:	68fb      	ldr	r3, [r7, #12]
 8003c62:	22ff      	movs	r2, #255	@ 0xff
 8003c64:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 8003c68:	683b      	ldr	r3, [r7, #0]
 8003c6a:	2b00      	cmp	r3, #0
 8003c6c:	d114      	bne.n	8003c98 <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8003c6e:	68fb      	ldr	r3, [r7, #12]
 8003c70:	691b      	ldr	r3, [r3, #16]
 8003c72:	2b00      	cmp	r3, #0
 8003c74:	d01a      	beq.n	8003cac <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8003c76:	68fb      	ldr	r3, [r7, #12]
 8003c78:	3310      	adds	r3, #16
 8003c7a:	4618      	mov	r0, r3
 8003c7c:	f001 fb32 	bl	80052e4 <xTaskRemoveFromEventList>
 8003c80:	4603      	mov	r3, r0
 8003c82:	2b00      	cmp	r3, #0
 8003c84:	d012      	beq.n	8003cac <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8003c86:	4b0d      	ldr	r3, [pc, #52]	@ (8003cbc <xQueueGenericReset+0xd0>)
 8003c88:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8003c8c:	601a      	str	r2, [r3, #0]
 8003c8e:	f3bf 8f4f 	dsb	sy
 8003c92:	f3bf 8f6f 	isb	sy
 8003c96:	e009      	b.n	8003cac <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8003c98:	68fb      	ldr	r3, [r7, #12]
 8003c9a:	3310      	adds	r3, #16
 8003c9c:	4618      	mov	r0, r3
 8003c9e:	f7ff fef1 	bl	8003a84 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8003ca2:	68fb      	ldr	r3, [r7, #12]
 8003ca4:	3324      	adds	r3, #36	@ 0x24
 8003ca6:	4618      	mov	r0, r3
 8003ca8:	f7ff feec 	bl	8003a84 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8003cac:	f002 f876 	bl	8005d9c <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8003cb0:	2301      	movs	r3, #1
}
 8003cb2:	4618      	mov	r0, r3
 8003cb4:	3710      	adds	r7, #16
 8003cb6:	46bd      	mov	sp, r7
 8003cb8:	bd80      	pop	{r7, pc}
 8003cba:	bf00      	nop
 8003cbc:	e000ed04 	.word	0xe000ed04

08003cc0 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8003cc0:	b580      	push	{r7, lr}
 8003cc2:	b08e      	sub	sp, #56	@ 0x38
 8003cc4:	af02      	add	r7, sp, #8
 8003cc6:	60f8      	str	r0, [r7, #12]
 8003cc8:	60b9      	str	r1, [r7, #8]
 8003cca:	607a      	str	r2, [r7, #4]
 8003ccc:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8003cce:	68fb      	ldr	r3, [r7, #12]
 8003cd0:	2b00      	cmp	r3, #0
 8003cd2:	d10b      	bne.n	8003cec <xQueueGenericCreateStatic+0x2c>
	__asm volatile
 8003cd4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003cd8:	f383 8811 	msr	BASEPRI, r3
 8003cdc:	f3bf 8f6f 	isb	sy
 8003ce0:	f3bf 8f4f 	dsb	sy
 8003ce4:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8003ce6:	bf00      	nop
 8003ce8:	bf00      	nop
 8003cea:	e7fd      	b.n	8003ce8 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8003cec:	683b      	ldr	r3, [r7, #0]
 8003cee:	2b00      	cmp	r3, #0
 8003cf0:	d10b      	bne.n	8003d0a <xQueueGenericCreateStatic+0x4a>
	__asm volatile
 8003cf2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003cf6:	f383 8811 	msr	BASEPRI, r3
 8003cfa:	f3bf 8f6f 	isb	sy
 8003cfe:	f3bf 8f4f 	dsb	sy
 8003d02:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8003d04:	bf00      	nop
 8003d06:	bf00      	nop
 8003d08:	e7fd      	b.n	8003d06 <xQueueGenericCreateStatic+0x46>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8003d0a:	687b      	ldr	r3, [r7, #4]
 8003d0c:	2b00      	cmp	r3, #0
 8003d0e:	d002      	beq.n	8003d16 <xQueueGenericCreateStatic+0x56>
 8003d10:	68bb      	ldr	r3, [r7, #8]
 8003d12:	2b00      	cmp	r3, #0
 8003d14:	d001      	beq.n	8003d1a <xQueueGenericCreateStatic+0x5a>
 8003d16:	2301      	movs	r3, #1
 8003d18:	e000      	b.n	8003d1c <xQueueGenericCreateStatic+0x5c>
 8003d1a:	2300      	movs	r3, #0
 8003d1c:	2b00      	cmp	r3, #0
 8003d1e:	d10b      	bne.n	8003d38 <xQueueGenericCreateStatic+0x78>
	__asm volatile
 8003d20:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003d24:	f383 8811 	msr	BASEPRI, r3
 8003d28:	f3bf 8f6f 	isb	sy
 8003d2c:	f3bf 8f4f 	dsb	sy
 8003d30:	623b      	str	r3, [r7, #32]
}
 8003d32:	bf00      	nop
 8003d34:	bf00      	nop
 8003d36:	e7fd      	b.n	8003d34 <xQueueGenericCreateStatic+0x74>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8003d38:	687b      	ldr	r3, [r7, #4]
 8003d3a:	2b00      	cmp	r3, #0
 8003d3c:	d102      	bne.n	8003d44 <xQueueGenericCreateStatic+0x84>
 8003d3e:	68bb      	ldr	r3, [r7, #8]
 8003d40:	2b00      	cmp	r3, #0
 8003d42:	d101      	bne.n	8003d48 <xQueueGenericCreateStatic+0x88>
 8003d44:	2301      	movs	r3, #1
 8003d46:	e000      	b.n	8003d4a <xQueueGenericCreateStatic+0x8a>
 8003d48:	2300      	movs	r3, #0
 8003d4a:	2b00      	cmp	r3, #0
 8003d4c:	d10b      	bne.n	8003d66 <xQueueGenericCreateStatic+0xa6>
	__asm volatile
 8003d4e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003d52:	f383 8811 	msr	BASEPRI, r3
 8003d56:	f3bf 8f6f 	isb	sy
 8003d5a:	f3bf 8f4f 	dsb	sy
 8003d5e:	61fb      	str	r3, [r7, #28]
}
 8003d60:	bf00      	nop
 8003d62:	bf00      	nop
 8003d64:	e7fd      	b.n	8003d62 <xQueueGenericCreateStatic+0xa2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 8003d66:	2348      	movs	r3, #72	@ 0x48
 8003d68:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 8003d6a:	697b      	ldr	r3, [r7, #20]
 8003d6c:	2b48      	cmp	r3, #72	@ 0x48
 8003d6e:	d00b      	beq.n	8003d88 <xQueueGenericCreateStatic+0xc8>
	__asm volatile
 8003d70:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003d74:	f383 8811 	msr	BASEPRI, r3
 8003d78:	f3bf 8f6f 	isb	sy
 8003d7c:	f3bf 8f4f 	dsb	sy
 8003d80:	61bb      	str	r3, [r7, #24]
}
 8003d82:	bf00      	nop
 8003d84:	bf00      	nop
 8003d86:	e7fd      	b.n	8003d84 <xQueueGenericCreateStatic+0xc4>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8003d88:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8003d8a:	683b      	ldr	r3, [r7, #0]
 8003d8c:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 8003d8e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003d90:	2b00      	cmp	r3, #0
 8003d92:	d00d      	beq.n	8003db0 <xQueueGenericCreateStatic+0xf0>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8003d94:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003d96:	2201      	movs	r2, #1
 8003d98:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8003d9c:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 8003da0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003da2:	9300      	str	r3, [sp, #0]
 8003da4:	4613      	mov	r3, r2
 8003da6:	687a      	ldr	r2, [r7, #4]
 8003da8:	68b9      	ldr	r1, [r7, #8]
 8003daa:	68f8      	ldr	r0, [r7, #12]
 8003dac:	f000 f840 	bl	8003e30 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8003db0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 8003db2:	4618      	mov	r0, r3
 8003db4:	3730      	adds	r7, #48	@ 0x30
 8003db6:	46bd      	mov	sp, r7
 8003db8:	bd80      	pop	{r7, pc}

08003dba <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 8003dba:	b580      	push	{r7, lr}
 8003dbc:	b08a      	sub	sp, #40	@ 0x28
 8003dbe:	af02      	add	r7, sp, #8
 8003dc0:	60f8      	str	r0, [r7, #12]
 8003dc2:	60b9      	str	r1, [r7, #8]
 8003dc4:	4613      	mov	r3, r2
 8003dc6:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8003dc8:	68fb      	ldr	r3, [r7, #12]
 8003dca:	2b00      	cmp	r3, #0
 8003dcc:	d10b      	bne.n	8003de6 <xQueueGenericCreate+0x2c>
	__asm volatile
 8003dce:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003dd2:	f383 8811 	msr	BASEPRI, r3
 8003dd6:	f3bf 8f6f 	isb	sy
 8003dda:	f3bf 8f4f 	dsb	sy
 8003dde:	613b      	str	r3, [r7, #16]
}
 8003de0:	bf00      	nop
 8003de2:	bf00      	nop
 8003de4:	e7fd      	b.n	8003de2 <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8003de6:	68fb      	ldr	r3, [r7, #12]
 8003de8:	68ba      	ldr	r2, [r7, #8]
 8003dea:	fb02 f303 	mul.w	r3, r2, r3
 8003dee:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 8003df0:	69fb      	ldr	r3, [r7, #28]
 8003df2:	3348      	adds	r3, #72	@ 0x48
 8003df4:	4618      	mov	r0, r3
 8003df6:	f002 f8c1 	bl	8005f7c <pvPortMalloc>
 8003dfa:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 8003dfc:	69bb      	ldr	r3, [r7, #24]
 8003dfe:	2b00      	cmp	r3, #0
 8003e00:	d011      	beq.n	8003e26 <xQueueGenericCreate+0x6c>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 8003e02:	69bb      	ldr	r3, [r7, #24]
 8003e04:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8003e06:	697b      	ldr	r3, [r7, #20]
 8003e08:	3348      	adds	r3, #72	@ 0x48
 8003e0a:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 8003e0c:	69bb      	ldr	r3, [r7, #24]
 8003e0e:	2200      	movs	r2, #0
 8003e10:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8003e14:	79fa      	ldrb	r2, [r7, #7]
 8003e16:	69bb      	ldr	r3, [r7, #24]
 8003e18:	9300      	str	r3, [sp, #0]
 8003e1a:	4613      	mov	r3, r2
 8003e1c:	697a      	ldr	r2, [r7, #20]
 8003e1e:	68b9      	ldr	r1, [r7, #8]
 8003e20:	68f8      	ldr	r0, [r7, #12]
 8003e22:	f000 f805 	bl	8003e30 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8003e26:	69bb      	ldr	r3, [r7, #24]
	}
 8003e28:	4618      	mov	r0, r3
 8003e2a:	3720      	adds	r7, #32
 8003e2c:	46bd      	mov	sp, r7
 8003e2e:	bd80      	pop	{r7, pc}

08003e30 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8003e30:	b580      	push	{r7, lr}
 8003e32:	b084      	sub	sp, #16
 8003e34:	af00      	add	r7, sp, #0
 8003e36:	60f8      	str	r0, [r7, #12]
 8003e38:	60b9      	str	r1, [r7, #8]
 8003e3a:	607a      	str	r2, [r7, #4]
 8003e3c:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8003e3e:	68bb      	ldr	r3, [r7, #8]
 8003e40:	2b00      	cmp	r3, #0
 8003e42:	d103      	bne.n	8003e4c <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8003e44:	69bb      	ldr	r3, [r7, #24]
 8003e46:	69ba      	ldr	r2, [r7, #24]
 8003e48:	601a      	str	r2, [r3, #0]
 8003e4a:	e002      	b.n	8003e52 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8003e4c:	69bb      	ldr	r3, [r7, #24]
 8003e4e:	687a      	ldr	r2, [r7, #4]
 8003e50:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8003e52:	69bb      	ldr	r3, [r7, #24]
 8003e54:	68fa      	ldr	r2, [r7, #12]
 8003e56:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8003e58:	69bb      	ldr	r3, [r7, #24]
 8003e5a:	68ba      	ldr	r2, [r7, #8]
 8003e5c:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8003e5e:	2101      	movs	r1, #1
 8003e60:	69b8      	ldr	r0, [r7, #24]
 8003e62:	f7ff fec3 	bl	8003bec <xQueueGenericReset>
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8003e66:	bf00      	nop
 8003e68:	3710      	adds	r7, #16
 8003e6a:	46bd      	mov	sp, r7
 8003e6c:	bd80      	pop	{r7, pc}
	...

08003e70 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8003e70:	b580      	push	{r7, lr}
 8003e72:	b08e      	sub	sp, #56	@ 0x38
 8003e74:	af00      	add	r7, sp, #0
 8003e76:	60f8      	str	r0, [r7, #12]
 8003e78:	60b9      	str	r1, [r7, #8]
 8003e7a:	607a      	str	r2, [r7, #4]
 8003e7c:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8003e7e:	2300      	movs	r3, #0
 8003e80:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8003e82:	68fb      	ldr	r3, [r7, #12]
 8003e84:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 8003e86:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003e88:	2b00      	cmp	r3, #0
 8003e8a:	d10b      	bne.n	8003ea4 <xQueueGenericSend+0x34>
	__asm volatile
 8003e8c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003e90:	f383 8811 	msr	BASEPRI, r3
 8003e94:	f3bf 8f6f 	isb	sy
 8003e98:	f3bf 8f4f 	dsb	sy
 8003e9c:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8003e9e:	bf00      	nop
 8003ea0:	bf00      	nop
 8003ea2:	e7fd      	b.n	8003ea0 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8003ea4:	68bb      	ldr	r3, [r7, #8]
 8003ea6:	2b00      	cmp	r3, #0
 8003ea8:	d103      	bne.n	8003eb2 <xQueueGenericSend+0x42>
 8003eaa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003eac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003eae:	2b00      	cmp	r3, #0
 8003eb0:	d101      	bne.n	8003eb6 <xQueueGenericSend+0x46>
 8003eb2:	2301      	movs	r3, #1
 8003eb4:	e000      	b.n	8003eb8 <xQueueGenericSend+0x48>
 8003eb6:	2300      	movs	r3, #0
 8003eb8:	2b00      	cmp	r3, #0
 8003eba:	d10b      	bne.n	8003ed4 <xQueueGenericSend+0x64>
	__asm volatile
 8003ebc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003ec0:	f383 8811 	msr	BASEPRI, r3
 8003ec4:	f3bf 8f6f 	isb	sy
 8003ec8:	f3bf 8f4f 	dsb	sy
 8003ecc:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8003ece:	bf00      	nop
 8003ed0:	bf00      	nop
 8003ed2:	e7fd      	b.n	8003ed0 <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8003ed4:	683b      	ldr	r3, [r7, #0]
 8003ed6:	2b02      	cmp	r3, #2
 8003ed8:	d103      	bne.n	8003ee2 <xQueueGenericSend+0x72>
 8003eda:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003edc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003ede:	2b01      	cmp	r3, #1
 8003ee0:	d101      	bne.n	8003ee6 <xQueueGenericSend+0x76>
 8003ee2:	2301      	movs	r3, #1
 8003ee4:	e000      	b.n	8003ee8 <xQueueGenericSend+0x78>
 8003ee6:	2300      	movs	r3, #0
 8003ee8:	2b00      	cmp	r3, #0
 8003eea:	d10b      	bne.n	8003f04 <xQueueGenericSend+0x94>
	__asm volatile
 8003eec:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003ef0:	f383 8811 	msr	BASEPRI, r3
 8003ef4:	f3bf 8f6f 	isb	sy
 8003ef8:	f3bf 8f4f 	dsb	sy
 8003efc:	623b      	str	r3, [r7, #32]
}
 8003efe:	bf00      	nop
 8003f00:	bf00      	nop
 8003f02:	e7fd      	b.n	8003f00 <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8003f04:	f001 fbb4 	bl	8005670 <xTaskGetSchedulerState>
 8003f08:	4603      	mov	r3, r0
 8003f0a:	2b00      	cmp	r3, #0
 8003f0c:	d102      	bne.n	8003f14 <xQueueGenericSend+0xa4>
 8003f0e:	687b      	ldr	r3, [r7, #4]
 8003f10:	2b00      	cmp	r3, #0
 8003f12:	d101      	bne.n	8003f18 <xQueueGenericSend+0xa8>
 8003f14:	2301      	movs	r3, #1
 8003f16:	e000      	b.n	8003f1a <xQueueGenericSend+0xaa>
 8003f18:	2300      	movs	r3, #0
 8003f1a:	2b00      	cmp	r3, #0
 8003f1c:	d10b      	bne.n	8003f36 <xQueueGenericSend+0xc6>
	__asm volatile
 8003f1e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003f22:	f383 8811 	msr	BASEPRI, r3
 8003f26:	f3bf 8f6f 	isb	sy
 8003f2a:	f3bf 8f4f 	dsb	sy
 8003f2e:	61fb      	str	r3, [r7, #28]
}
 8003f30:	bf00      	nop
 8003f32:	bf00      	nop
 8003f34:	e7fd      	b.n	8003f32 <xQueueGenericSend+0xc2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8003f36:	f001 feff 	bl	8005d38 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8003f3a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003f3c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8003f3e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003f40:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003f42:	429a      	cmp	r2, r3
 8003f44:	d302      	bcc.n	8003f4c <xQueueGenericSend+0xdc>
 8003f46:	683b      	ldr	r3, [r7, #0]
 8003f48:	2b02      	cmp	r3, #2
 8003f4a:	d129      	bne.n	8003fa0 <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8003f4c:	683a      	ldr	r2, [r7, #0]
 8003f4e:	68b9      	ldr	r1, [r7, #8]
 8003f50:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8003f52:	f000 fc6d 	bl	8004830 <prvCopyDataToQueue>
 8003f56:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8003f58:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003f5a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003f5c:	2b00      	cmp	r3, #0
 8003f5e:	d010      	beq.n	8003f82 <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8003f60:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003f62:	3324      	adds	r3, #36	@ 0x24
 8003f64:	4618      	mov	r0, r3
 8003f66:	f001 f9bd 	bl	80052e4 <xTaskRemoveFromEventList>
 8003f6a:	4603      	mov	r3, r0
 8003f6c:	2b00      	cmp	r3, #0
 8003f6e:	d013      	beq.n	8003f98 <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8003f70:	4b3f      	ldr	r3, [pc, #252]	@ (8004070 <xQueueGenericSend+0x200>)
 8003f72:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8003f76:	601a      	str	r2, [r3, #0]
 8003f78:	f3bf 8f4f 	dsb	sy
 8003f7c:	f3bf 8f6f 	isb	sy
 8003f80:	e00a      	b.n	8003f98 <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8003f82:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003f84:	2b00      	cmp	r3, #0
 8003f86:	d007      	beq.n	8003f98 <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8003f88:	4b39      	ldr	r3, [pc, #228]	@ (8004070 <xQueueGenericSend+0x200>)
 8003f8a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8003f8e:	601a      	str	r2, [r3, #0]
 8003f90:	f3bf 8f4f 	dsb	sy
 8003f94:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8003f98:	f001 ff00 	bl	8005d9c <vPortExitCritical>
				return pdPASS;
 8003f9c:	2301      	movs	r3, #1
 8003f9e:	e063      	b.n	8004068 <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8003fa0:	687b      	ldr	r3, [r7, #4]
 8003fa2:	2b00      	cmp	r3, #0
 8003fa4:	d103      	bne.n	8003fae <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8003fa6:	f001 fef9 	bl	8005d9c <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8003faa:	2300      	movs	r3, #0
 8003fac:	e05c      	b.n	8004068 <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8003fae:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003fb0:	2b00      	cmp	r3, #0
 8003fb2:	d106      	bne.n	8003fc2 <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8003fb4:	f107 0314 	add.w	r3, r7, #20
 8003fb8:	4618      	mov	r0, r3
 8003fba:	f001 f9f7 	bl	80053ac <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8003fbe:	2301      	movs	r3, #1
 8003fc0:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8003fc2:	f001 feeb 	bl	8005d9c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8003fc6:	f000 ff9d 	bl	8004f04 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8003fca:	f001 feb5 	bl	8005d38 <vPortEnterCritical>
 8003fce:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003fd0:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8003fd4:	b25b      	sxtb	r3, r3
 8003fd6:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8003fda:	d103      	bne.n	8003fe4 <xQueueGenericSend+0x174>
 8003fdc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003fde:	2200      	movs	r2, #0
 8003fe0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8003fe4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003fe6:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8003fea:	b25b      	sxtb	r3, r3
 8003fec:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8003ff0:	d103      	bne.n	8003ffa <xQueueGenericSend+0x18a>
 8003ff2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003ff4:	2200      	movs	r2, #0
 8003ff6:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8003ffa:	f001 fecf 	bl	8005d9c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8003ffe:	1d3a      	adds	r2, r7, #4
 8004000:	f107 0314 	add.w	r3, r7, #20
 8004004:	4611      	mov	r1, r2
 8004006:	4618      	mov	r0, r3
 8004008:	f001 f9e6 	bl	80053d8 <xTaskCheckForTimeOut>
 800400c:	4603      	mov	r3, r0
 800400e:	2b00      	cmp	r3, #0
 8004010:	d124      	bne.n	800405c <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8004012:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8004014:	f000 fd04 	bl	8004a20 <prvIsQueueFull>
 8004018:	4603      	mov	r3, r0
 800401a:	2b00      	cmp	r3, #0
 800401c:	d018      	beq.n	8004050 <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 800401e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004020:	3310      	adds	r3, #16
 8004022:	687a      	ldr	r2, [r7, #4]
 8004024:	4611      	mov	r1, r2
 8004026:	4618      	mov	r0, r3
 8004028:	f001 f936 	bl	8005298 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 800402c:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800402e:	f000 fc8f 	bl	8004950 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8004032:	f000 ff75 	bl	8004f20 <xTaskResumeAll>
 8004036:	4603      	mov	r3, r0
 8004038:	2b00      	cmp	r3, #0
 800403a:	f47f af7c 	bne.w	8003f36 <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 800403e:	4b0c      	ldr	r3, [pc, #48]	@ (8004070 <xQueueGenericSend+0x200>)
 8004040:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004044:	601a      	str	r2, [r3, #0]
 8004046:	f3bf 8f4f 	dsb	sy
 800404a:	f3bf 8f6f 	isb	sy
 800404e:	e772      	b.n	8003f36 <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8004050:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8004052:	f000 fc7d 	bl	8004950 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8004056:	f000 ff63 	bl	8004f20 <xTaskResumeAll>
 800405a:	e76c      	b.n	8003f36 <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 800405c:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800405e:	f000 fc77 	bl	8004950 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8004062:	f000 ff5d 	bl	8004f20 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8004066:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8004068:	4618      	mov	r0, r3
 800406a:	3738      	adds	r7, #56	@ 0x38
 800406c:	46bd      	mov	sp, r7
 800406e:	bd80      	pop	{r7, pc}
 8004070:	e000ed04 	.word	0xe000ed04

08004074 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8004074:	b580      	push	{r7, lr}
 8004076:	b090      	sub	sp, #64	@ 0x40
 8004078:	af00      	add	r7, sp, #0
 800407a:	60f8      	str	r0, [r7, #12]
 800407c:	60b9      	str	r1, [r7, #8]
 800407e:	607a      	str	r2, [r7, #4]
 8004080:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8004082:	68fb      	ldr	r3, [r7, #12]
 8004084:	63bb      	str	r3, [r7, #56]	@ 0x38

	configASSERT( pxQueue );
 8004086:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004088:	2b00      	cmp	r3, #0
 800408a:	d10b      	bne.n	80040a4 <xQueueGenericSendFromISR+0x30>
	__asm volatile
 800408c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004090:	f383 8811 	msr	BASEPRI, r3
 8004094:	f3bf 8f6f 	isb	sy
 8004098:	f3bf 8f4f 	dsb	sy
 800409c:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800409e:	bf00      	nop
 80040a0:	bf00      	nop
 80040a2:	e7fd      	b.n	80040a0 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80040a4:	68bb      	ldr	r3, [r7, #8]
 80040a6:	2b00      	cmp	r3, #0
 80040a8:	d103      	bne.n	80040b2 <xQueueGenericSendFromISR+0x3e>
 80040aa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80040ac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80040ae:	2b00      	cmp	r3, #0
 80040b0:	d101      	bne.n	80040b6 <xQueueGenericSendFromISR+0x42>
 80040b2:	2301      	movs	r3, #1
 80040b4:	e000      	b.n	80040b8 <xQueueGenericSendFromISR+0x44>
 80040b6:	2300      	movs	r3, #0
 80040b8:	2b00      	cmp	r3, #0
 80040ba:	d10b      	bne.n	80040d4 <xQueueGenericSendFromISR+0x60>
	__asm volatile
 80040bc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80040c0:	f383 8811 	msr	BASEPRI, r3
 80040c4:	f3bf 8f6f 	isb	sy
 80040c8:	f3bf 8f4f 	dsb	sy
 80040cc:	627b      	str	r3, [r7, #36]	@ 0x24
}
 80040ce:	bf00      	nop
 80040d0:	bf00      	nop
 80040d2:	e7fd      	b.n	80040d0 <xQueueGenericSendFromISR+0x5c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 80040d4:	683b      	ldr	r3, [r7, #0]
 80040d6:	2b02      	cmp	r3, #2
 80040d8:	d103      	bne.n	80040e2 <xQueueGenericSendFromISR+0x6e>
 80040da:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80040dc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80040de:	2b01      	cmp	r3, #1
 80040e0:	d101      	bne.n	80040e6 <xQueueGenericSendFromISR+0x72>
 80040e2:	2301      	movs	r3, #1
 80040e4:	e000      	b.n	80040e8 <xQueueGenericSendFromISR+0x74>
 80040e6:	2300      	movs	r3, #0
 80040e8:	2b00      	cmp	r3, #0
 80040ea:	d10b      	bne.n	8004104 <xQueueGenericSendFromISR+0x90>
	__asm volatile
 80040ec:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80040f0:	f383 8811 	msr	BASEPRI, r3
 80040f4:	f3bf 8f6f 	isb	sy
 80040f8:	f3bf 8f4f 	dsb	sy
 80040fc:	623b      	str	r3, [r7, #32]
}
 80040fe:	bf00      	nop
 8004100:	bf00      	nop
 8004102:	e7fd      	b.n	8004100 <xQueueGenericSendFromISR+0x8c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8004104:	f001 fef8 	bl	8005ef8 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8004108:	f3ef 8211 	mrs	r2, BASEPRI
 800410c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004110:	f383 8811 	msr	BASEPRI, r3
 8004114:	f3bf 8f6f 	isb	sy
 8004118:	f3bf 8f4f 	dsb	sy
 800411c:	61fa      	str	r2, [r7, #28]
 800411e:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8004120:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8004122:	637b      	str	r3, [r7, #52]	@ 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8004124:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004126:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8004128:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800412a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800412c:	429a      	cmp	r2, r3
 800412e:	d302      	bcc.n	8004136 <xQueueGenericSendFromISR+0xc2>
 8004130:	683b      	ldr	r3, [r7, #0]
 8004132:	2b02      	cmp	r3, #2
 8004134:	d12f      	bne.n	8004196 <xQueueGenericSendFromISR+0x122>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8004136:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004138:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800413c:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 8004140:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004142:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004144:	62fb      	str	r3, [r7, #44]	@ 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8004146:	683a      	ldr	r2, [r7, #0]
 8004148:	68b9      	ldr	r1, [r7, #8]
 800414a:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 800414c:	f000 fb70 	bl	8004830 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8004150:	f997 3033 	ldrsb.w	r3, [r7, #51]	@ 0x33
 8004154:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8004158:	d112      	bne.n	8004180 <xQueueGenericSendFromISR+0x10c>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800415a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800415c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800415e:	2b00      	cmp	r3, #0
 8004160:	d016      	beq.n	8004190 <xQueueGenericSendFromISR+0x11c>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8004162:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004164:	3324      	adds	r3, #36	@ 0x24
 8004166:	4618      	mov	r0, r3
 8004168:	f001 f8bc 	bl	80052e4 <xTaskRemoveFromEventList>
 800416c:	4603      	mov	r3, r0
 800416e:	2b00      	cmp	r3, #0
 8004170:	d00e      	beq.n	8004190 <xQueueGenericSendFromISR+0x11c>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8004172:	687b      	ldr	r3, [r7, #4]
 8004174:	2b00      	cmp	r3, #0
 8004176:	d00b      	beq.n	8004190 <xQueueGenericSendFromISR+0x11c>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8004178:	687b      	ldr	r3, [r7, #4]
 800417a:	2201      	movs	r2, #1
 800417c:	601a      	str	r2, [r3, #0]
 800417e:	e007      	b.n	8004190 <xQueueGenericSendFromISR+0x11c>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8004180:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8004184:	3301      	adds	r3, #1
 8004186:	b2db      	uxtb	r3, r3
 8004188:	b25a      	sxtb	r2, r3
 800418a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800418c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 8004190:	2301      	movs	r3, #1
 8004192:	63fb      	str	r3, [r7, #60]	@ 0x3c
		{
 8004194:	e001      	b.n	800419a <xQueueGenericSendFromISR+0x126>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8004196:	2300      	movs	r3, #0
 8004198:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800419a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800419c:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 800419e:	697b      	ldr	r3, [r7, #20]
 80041a0:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 80041a4:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 80041a6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 80041a8:	4618      	mov	r0, r3
 80041aa:	3740      	adds	r7, #64	@ 0x40
 80041ac:	46bd      	mov	sp, r7
 80041ae:	bd80      	pop	{r7, pc}

080041b0 <xQueueGiveFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGiveFromISR( QueueHandle_t xQueue, BaseType_t * const pxHigherPriorityTaskWoken )
{
 80041b0:	b580      	push	{r7, lr}
 80041b2:	b08e      	sub	sp, #56	@ 0x38
 80041b4:	af00      	add	r7, sp, #0
 80041b6:	6078      	str	r0, [r7, #4]
 80041b8:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 80041ba:	687b      	ldr	r3, [r7, #4]
 80041bc:	633b      	str	r3, [r7, #48]	@ 0x30
	item size is 0.  Don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */

	configASSERT( pxQueue );
 80041be:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80041c0:	2b00      	cmp	r3, #0
 80041c2:	d10b      	bne.n	80041dc <xQueueGiveFromISR+0x2c>
	__asm volatile
 80041c4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80041c8:	f383 8811 	msr	BASEPRI, r3
 80041cc:	f3bf 8f6f 	isb	sy
 80041d0:	f3bf 8f4f 	dsb	sy
 80041d4:	623b      	str	r3, [r7, #32]
}
 80041d6:	bf00      	nop
 80041d8:	bf00      	nop
 80041da:	e7fd      	b.n	80041d8 <xQueueGiveFromISR+0x28>

	/* xQueueGenericSendFromISR() should be used instead of xQueueGiveFromISR()
	if the item size is not 0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 80041dc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80041de:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80041e0:	2b00      	cmp	r3, #0
 80041e2:	d00b      	beq.n	80041fc <xQueueGiveFromISR+0x4c>
	__asm volatile
 80041e4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80041e8:	f383 8811 	msr	BASEPRI, r3
 80041ec:	f3bf 8f6f 	isb	sy
 80041f0:	f3bf 8f4f 	dsb	sy
 80041f4:	61fb      	str	r3, [r7, #28]
}
 80041f6:	bf00      	nop
 80041f8:	bf00      	nop
 80041fa:	e7fd      	b.n	80041f8 <xQueueGiveFromISR+0x48>

	/* Normally a mutex would not be given from an interrupt, especially if
	there is a mutex holder, as priority inheritance makes no sense for an
	interrupts, only tasks. */
	configASSERT( !( ( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX ) && ( pxQueue->u.xSemaphore.xMutexHolder != NULL ) ) );
 80041fc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80041fe:	681b      	ldr	r3, [r3, #0]
 8004200:	2b00      	cmp	r3, #0
 8004202:	d103      	bne.n	800420c <xQueueGiveFromISR+0x5c>
 8004204:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004206:	689b      	ldr	r3, [r3, #8]
 8004208:	2b00      	cmp	r3, #0
 800420a:	d101      	bne.n	8004210 <xQueueGiveFromISR+0x60>
 800420c:	2301      	movs	r3, #1
 800420e:	e000      	b.n	8004212 <xQueueGiveFromISR+0x62>
 8004210:	2300      	movs	r3, #0
 8004212:	2b00      	cmp	r3, #0
 8004214:	d10b      	bne.n	800422e <xQueueGiveFromISR+0x7e>
	__asm volatile
 8004216:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800421a:	f383 8811 	msr	BASEPRI, r3
 800421e:	f3bf 8f6f 	isb	sy
 8004222:	f3bf 8f4f 	dsb	sy
 8004226:	61bb      	str	r3, [r7, #24]
}
 8004228:	bf00      	nop
 800422a:	bf00      	nop
 800422c:	e7fd      	b.n	800422a <xQueueGiveFromISR+0x7a>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800422e:	f001 fe63 	bl	8005ef8 <vPortValidateInterruptPriority>
	__asm volatile
 8004232:	f3ef 8211 	mrs	r2, BASEPRI
 8004236:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800423a:	f383 8811 	msr	BASEPRI, r3
 800423e:	f3bf 8f6f 	isb	sy
 8004242:	f3bf 8f4f 	dsb	sy
 8004246:	617a      	str	r2, [r7, #20]
 8004248:	613b      	str	r3, [r7, #16]
	return ulOriginalBASEPRI;
 800424a:	697b      	ldr	r3, [r7, #20]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800424c:	62fb      	str	r3, [r7, #44]	@ 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800424e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004250:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004252:	62bb      	str	r3, [r7, #40]	@ 0x28

		/* When the queue is used to implement a semaphore no data is ever
		moved through the queue but it is still valid to see if the queue 'has
		space'. */
		if( uxMessagesWaiting < pxQueue->uxLength )
 8004254:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004256:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004258:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800425a:	429a      	cmp	r2, r3
 800425c:	d22b      	bcs.n	80042b6 <xQueueGiveFromISR+0x106>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 800425e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004260:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8004264:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			holder - and if there is a mutex holder then the mutex cannot be
			given from an ISR.  As this is the ISR version of the function it
			can be assumed there is no mutex holder and no need to determine if
			priority disinheritance is needed.  Simply increase the count of
			messages (semaphores) available. */
			pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8004268:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800426a:	1c5a      	adds	r2, r3, #1
 800426c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800426e:	639a      	str	r2, [r3, #56]	@ 0x38

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8004270:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 8004274:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8004278:	d112      	bne.n	80042a0 <xQueueGiveFromISR+0xf0>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800427a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800427c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800427e:	2b00      	cmp	r3, #0
 8004280:	d016      	beq.n	80042b0 <xQueueGiveFromISR+0x100>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8004282:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004284:	3324      	adds	r3, #36	@ 0x24
 8004286:	4618      	mov	r0, r3
 8004288:	f001 f82c 	bl	80052e4 <xTaskRemoveFromEventList>
 800428c:	4603      	mov	r3, r0
 800428e:	2b00      	cmp	r3, #0
 8004290:	d00e      	beq.n	80042b0 <xQueueGiveFromISR+0x100>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8004292:	683b      	ldr	r3, [r7, #0]
 8004294:	2b00      	cmp	r3, #0
 8004296:	d00b      	beq.n	80042b0 <xQueueGiveFromISR+0x100>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8004298:	683b      	ldr	r3, [r7, #0]
 800429a:	2201      	movs	r2, #1
 800429c:	601a      	str	r2, [r3, #0]
 800429e:	e007      	b.n	80042b0 <xQueueGiveFromISR+0x100>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 80042a0:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80042a4:	3301      	adds	r3, #1
 80042a6:	b2db      	uxtb	r3, r3
 80042a8:	b25a      	sxtb	r2, r3
 80042aa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80042ac:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 80042b0:	2301      	movs	r3, #1
 80042b2:	637b      	str	r3, [r7, #52]	@ 0x34
 80042b4:	e001      	b.n	80042ba <xQueueGiveFromISR+0x10a>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 80042b6:	2300      	movs	r3, #0
 80042b8:	637b      	str	r3, [r7, #52]	@ 0x34
 80042ba:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80042bc:	60fb      	str	r3, [r7, #12]
	__asm volatile
 80042be:	68fb      	ldr	r3, [r7, #12]
 80042c0:	f383 8811 	msr	BASEPRI, r3
}
 80042c4:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 80042c6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 80042c8:	4618      	mov	r0, r3
 80042ca:	3738      	adds	r7, #56	@ 0x38
 80042cc:	46bd      	mov	sp, r7
 80042ce:	bd80      	pop	{r7, pc}

080042d0 <xQueueReceive>:
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 80042d0:	b580      	push	{r7, lr}
 80042d2:	b08c      	sub	sp, #48	@ 0x30
 80042d4:	af00      	add	r7, sp, #0
 80042d6:	60f8      	str	r0, [r7, #12]
 80042d8:	60b9      	str	r1, [r7, #8]
 80042da:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 80042dc:	2300      	movs	r3, #0
 80042de:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 80042e0:	68fb      	ldr	r3, [r7, #12]
 80042e2:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 80042e4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80042e6:	2b00      	cmp	r3, #0
 80042e8:	d10b      	bne.n	8004302 <xQueueReceive+0x32>
	__asm volatile
 80042ea:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80042ee:	f383 8811 	msr	BASEPRI, r3
 80042f2:	f3bf 8f6f 	isb	sy
 80042f6:	f3bf 8f4f 	dsb	sy
 80042fa:	623b      	str	r3, [r7, #32]
}
 80042fc:	bf00      	nop
 80042fe:	bf00      	nop
 8004300:	e7fd      	b.n	80042fe <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8004302:	68bb      	ldr	r3, [r7, #8]
 8004304:	2b00      	cmp	r3, #0
 8004306:	d103      	bne.n	8004310 <xQueueReceive+0x40>
 8004308:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800430a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800430c:	2b00      	cmp	r3, #0
 800430e:	d101      	bne.n	8004314 <xQueueReceive+0x44>
 8004310:	2301      	movs	r3, #1
 8004312:	e000      	b.n	8004316 <xQueueReceive+0x46>
 8004314:	2300      	movs	r3, #0
 8004316:	2b00      	cmp	r3, #0
 8004318:	d10b      	bne.n	8004332 <xQueueReceive+0x62>
	__asm volatile
 800431a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800431e:	f383 8811 	msr	BASEPRI, r3
 8004322:	f3bf 8f6f 	isb	sy
 8004326:	f3bf 8f4f 	dsb	sy
 800432a:	61fb      	str	r3, [r7, #28]
}
 800432c:	bf00      	nop
 800432e:	bf00      	nop
 8004330:	e7fd      	b.n	800432e <xQueueReceive+0x5e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8004332:	f001 f99d 	bl	8005670 <xTaskGetSchedulerState>
 8004336:	4603      	mov	r3, r0
 8004338:	2b00      	cmp	r3, #0
 800433a:	d102      	bne.n	8004342 <xQueueReceive+0x72>
 800433c:	687b      	ldr	r3, [r7, #4]
 800433e:	2b00      	cmp	r3, #0
 8004340:	d101      	bne.n	8004346 <xQueueReceive+0x76>
 8004342:	2301      	movs	r3, #1
 8004344:	e000      	b.n	8004348 <xQueueReceive+0x78>
 8004346:	2300      	movs	r3, #0
 8004348:	2b00      	cmp	r3, #0
 800434a:	d10b      	bne.n	8004364 <xQueueReceive+0x94>
	__asm volatile
 800434c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004350:	f383 8811 	msr	BASEPRI, r3
 8004354:	f3bf 8f6f 	isb	sy
 8004358:	f3bf 8f4f 	dsb	sy
 800435c:	61bb      	str	r3, [r7, #24]
}
 800435e:	bf00      	nop
 8004360:	bf00      	nop
 8004362:	e7fd      	b.n	8004360 <xQueueReceive+0x90>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8004364:	f001 fce8 	bl	8005d38 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8004368:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800436a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800436c:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800436e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004370:	2b00      	cmp	r3, #0
 8004372:	d01f      	beq.n	80043b4 <xQueueReceive+0xe4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8004374:	68b9      	ldr	r1, [r7, #8]
 8004376:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8004378:	f000 fac4 	bl	8004904 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800437c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800437e:	1e5a      	subs	r2, r3, #1
 8004380:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004382:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8004384:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004386:	691b      	ldr	r3, [r3, #16]
 8004388:	2b00      	cmp	r3, #0
 800438a:	d00f      	beq.n	80043ac <xQueueReceive+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800438c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800438e:	3310      	adds	r3, #16
 8004390:	4618      	mov	r0, r3
 8004392:	f000 ffa7 	bl	80052e4 <xTaskRemoveFromEventList>
 8004396:	4603      	mov	r3, r0
 8004398:	2b00      	cmp	r3, #0
 800439a:	d007      	beq.n	80043ac <xQueueReceive+0xdc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800439c:	4b3c      	ldr	r3, [pc, #240]	@ (8004490 <xQueueReceive+0x1c0>)
 800439e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80043a2:	601a      	str	r2, [r3, #0]
 80043a4:	f3bf 8f4f 	dsb	sy
 80043a8:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 80043ac:	f001 fcf6 	bl	8005d9c <vPortExitCritical>
				return pdPASS;
 80043b0:	2301      	movs	r3, #1
 80043b2:	e069      	b.n	8004488 <xQueueReceive+0x1b8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80043b4:	687b      	ldr	r3, [r7, #4]
 80043b6:	2b00      	cmp	r3, #0
 80043b8:	d103      	bne.n	80043c2 <xQueueReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 80043ba:	f001 fcef 	bl	8005d9c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 80043be:	2300      	movs	r3, #0
 80043c0:	e062      	b.n	8004488 <xQueueReceive+0x1b8>
				}
				else if( xEntryTimeSet == pdFALSE )
 80043c2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80043c4:	2b00      	cmp	r3, #0
 80043c6:	d106      	bne.n	80043d6 <xQueueReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80043c8:	f107 0310 	add.w	r3, r7, #16
 80043cc:	4618      	mov	r0, r3
 80043ce:	f000 ffed 	bl	80053ac <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80043d2:	2301      	movs	r3, #1
 80043d4:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80043d6:	f001 fce1 	bl	8005d9c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 80043da:	f000 fd93 	bl	8004f04 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80043de:	f001 fcab 	bl	8005d38 <vPortEnterCritical>
 80043e2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80043e4:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80043e8:	b25b      	sxtb	r3, r3
 80043ea:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80043ee:	d103      	bne.n	80043f8 <xQueueReceive+0x128>
 80043f0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80043f2:	2200      	movs	r2, #0
 80043f4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80043f8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80043fa:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80043fe:	b25b      	sxtb	r3, r3
 8004400:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8004404:	d103      	bne.n	800440e <xQueueReceive+0x13e>
 8004406:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004408:	2200      	movs	r2, #0
 800440a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800440e:	f001 fcc5 	bl	8005d9c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8004412:	1d3a      	adds	r2, r7, #4
 8004414:	f107 0310 	add.w	r3, r7, #16
 8004418:	4611      	mov	r1, r2
 800441a:	4618      	mov	r0, r3
 800441c:	f000 ffdc 	bl	80053d8 <xTaskCheckForTimeOut>
 8004420:	4603      	mov	r3, r0
 8004422:	2b00      	cmp	r3, #0
 8004424:	d123      	bne.n	800446e <xQueueReceive+0x19e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8004426:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8004428:	f000 fae4 	bl	80049f4 <prvIsQueueEmpty>
 800442c:	4603      	mov	r3, r0
 800442e:	2b00      	cmp	r3, #0
 8004430:	d017      	beq.n	8004462 <xQueueReceive+0x192>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8004432:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004434:	3324      	adds	r3, #36	@ 0x24
 8004436:	687a      	ldr	r2, [r7, #4]
 8004438:	4611      	mov	r1, r2
 800443a:	4618      	mov	r0, r3
 800443c:	f000 ff2c 	bl	8005298 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8004440:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8004442:	f000 fa85 	bl	8004950 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8004446:	f000 fd6b 	bl	8004f20 <xTaskResumeAll>
 800444a:	4603      	mov	r3, r0
 800444c:	2b00      	cmp	r3, #0
 800444e:	d189      	bne.n	8004364 <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 8004450:	4b0f      	ldr	r3, [pc, #60]	@ (8004490 <xQueueReceive+0x1c0>)
 8004452:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004456:	601a      	str	r2, [r3, #0]
 8004458:	f3bf 8f4f 	dsb	sy
 800445c:	f3bf 8f6f 	isb	sy
 8004460:	e780      	b.n	8004364 <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8004462:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8004464:	f000 fa74 	bl	8004950 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8004468:	f000 fd5a 	bl	8004f20 <xTaskResumeAll>
 800446c:	e77a      	b.n	8004364 <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 800446e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8004470:	f000 fa6e 	bl	8004950 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8004474:	f000 fd54 	bl	8004f20 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8004478:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800447a:	f000 fabb 	bl	80049f4 <prvIsQueueEmpty>
 800447e:	4603      	mov	r3, r0
 8004480:	2b00      	cmp	r3, #0
 8004482:	f43f af6f 	beq.w	8004364 <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8004486:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8004488:	4618      	mov	r0, r3
 800448a:	3730      	adds	r7, #48	@ 0x30
 800448c:	46bd      	mov	sp, r7
 800448e:	bd80      	pop	{r7, pc}
 8004490:	e000ed04 	.word	0xe000ed04

08004494 <xQueueSemaphoreTake>:
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 8004494:	b580      	push	{r7, lr}
 8004496:	b08e      	sub	sp, #56	@ 0x38
 8004498:	af00      	add	r7, sp, #0
 800449a:	6078      	str	r0, [r7, #4]
 800449c:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 800449e:	2300      	movs	r3, #0
 80044a0:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 80044a2:	687b      	ldr	r3, [r7, #4]
 80044a4:	62fb      	str	r3, [r7, #44]	@ 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 80044a6:	2300      	movs	r3, #0
 80044a8:	633b      	str	r3, [r7, #48]	@ 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 80044aa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80044ac:	2b00      	cmp	r3, #0
 80044ae:	d10b      	bne.n	80044c8 <xQueueSemaphoreTake+0x34>
	__asm volatile
 80044b0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80044b4:	f383 8811 	msr	BASEPRI, r3
 80044b8:	f3bf 8f6f 	isb	sy
 80044bc:	f3bf 8f4f 	dsb	sy
 80044c0:	623b      	str	r3, [r7, #32]
}
 80044c2:	bf00      	nop
 80044c4:	bf00      	nop
 80044c6:	e7fd      	b.n	80044c4 <xQueueSemaphoreTake+0x30>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 80044c8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80044ca:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80044cc:	2b00      	cmp	r3, #0
 80044ce:	d00b      	beq.n	80044e8 <xQueueSemaphoreTake+0x54>
	__asm volatile
 80044d0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80044d4:	f383 8811 	msr	BASEPRI, r3
 80044d8:	f3bf 8f6f 	isb	sy
 80044dc:	f3bf 8f4f 	dsb	sy
 80044e0:	61fb      	str	r3, [r7, #28]
}
 80044e2:	bf00      	nop
 80044e4:	bf00      	nop
 80044e6:	e7fd      	b.n	80044e4 <xQueueSemaphoreTake+0x50>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80044e8:	f001 f8c2 	bl	8005670 <xTaskGetSchedulerState>
 80044ec:	4603      	mov	r3, r0
 80044ee:	2b00      	cmp	r3, #0
 80044f0:	d102      	bne.n	80044f8 <xQueueSemaphoreTake+0x64>
 80044f2:	683b      	ldr	r3, [r7, #0]
 80044f4:	2b00      	cmp	r3, #0
 80044f6:	d101      	bne.n	80044fc <xQueueSemaphoreTake+0x68>
 80044f8:	2301      	movs	r3, #1
 80044fa:	e000      	b.n	80044fe <xQueueSemaphoreTake+0x6a>
 80044fc:	2300      	movs	r3, #0
 80044fe:	2b00      	cmp	r3, #0
 8004500:	d10b      	bne.n	800451a <xQueueSemaphoreTake+0x86>
	__asm volatile
 8004502:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004506:	f383 8811 	msr	BASEPRI, r3
 800450a:	f3bf 8f6f 	isb	sy
 800450e:	f3bf 8f4f 	dsb	sy
 8004512:	61bb      	str	r3, [r7, #24]
}
 8004514:	bf00      	nop
 8004516:	bf00      	nop
 8004518:	e7fd      	b.n	8004516 <xQueueSemaphoreTake+0x82>
	/*lint -save -e904 This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800451a:	f001 fc0d 	bl	8005d38 <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 800451e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004520:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004522:	62bb      	str	r3, [r7, #40]	@ 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 8004524:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004526:	2b00      	cmp	r3, #0
 8004528:	d024      	beq.n	8004574 <xQueueSemaphoreTake+0xe0>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 800452a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800452c:	1e5a      	subs	r2, r3, #1
 800452e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004530:	639a      	str	r2, [r3, #56]	@ 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8004532:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004534:	681b      	ldr	r3, [r3, #0]
 8004536:	2b00      	cmp	r3, #0
 8004538:	d104      	bne.n	8004544 <xQueueSemaphoreTake+0xb0>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 800453a:	f001 fa4f 	bl	80059dc <pvTaskIncrementMutexHeldCount>
 800453e:	4602      	mov	r2, r0
 8004540:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004542:	609a      	str	r2, [r3, #8]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8004544:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004546:	691b      	ldr	r3, [r3, #16]
 8004548:	2b00      	cmp	r3, #0
 800454a:	d00f      	beq.n	800456c <xQueueSemaphoreTake+0xd8>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800454c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800454e:	3310      	adds	r3, #16
 8004550:	4618      	mov	r0, r3
 8004552:	f000 fec7 	bl	80052e4 <xTaskRemoveFromEventList>
 8004556:	4603      	mov	r3, r0
 8004558:	2b00      	cmp	r3, #0
 800455a:	d007      	beq.n	800456c <xQueueSemaphoreTake+0xd8>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800455c:	4b54      	ldr	r3, [pc, #336]	@ (80046b0 <xQueueSemaphoreTake+0x21c>)
 800455e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004562:	601a      	str	r2, [r3, #0]
 8004564:	f3bf 8f4f 	dsb	sy
 8004568:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800456c:	f001 fc16 	bl	8005d9c <vPortExitCritical>
				return pdPASS;
 8004570:	2301      	movs	r3, #1
 8004572:	e098      	b.n	80046a6 <xQueueSemaphoreTake+0x212>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8004574:	683b      	ldr	r3, [r7, #0]
 8004576:	2b00      	cmp	r3, #0
 8004578:	d112      	bne.n	80045a0 <xQueueSemaphoreTake+0x10c>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 800457a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800457c:	2b00      	cmp	r3, #0
 800457e:	d00b      	beq.n	8004598 <xQueueSemaphoreTake+0x104>
	__asm volatile
 8004580:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004584:	f383 8811 	msr	BASEPRI, r3
 8004588:	f3bf 8f6f 	isb	sy
 800458c:	f3bf 8f4f 	dsb	sy
 8004590:	617b      	str	r3, [r7, #20]
}
 8004592:	bf00      	nop
 8004594:	bf00      	nop
 8004596:	e7fd      	b.n	8004594 <xQueueSemaphoreTake+0x100>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 8004598:	f001 fc00 	bl	8005d9c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800459c:	2300      	movs	r3, #0
 800459e:	e082      	b.n	80046a6 <xQueueSemaphoreTake+0x212>
				}
				else if( xEntryTimeSet == pdFALSE )
 80045a0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80045a2:	2b00      	cmp	r3, #0
 80045a4:	d106      	bne.n	80045b4 <xQueueSemaphoreTake+0x120>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80045a6:	f107 030c 	add.w	r3, r7, #12
 80045aa:	4618      	mov	r0, r3
 80045ac:	f000 fefe 	bl	80053ac <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80045b0:	2301      	movs	r3, #1
 80045b2:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80045b4:	f001 fbf2 	bl	8005d9c <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 80045b8:	f000 fca4 	bl	8004f04 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80045bc:	f001 fbbc 	bl	8005d38 <vPortEnterCritical>
 80045c0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80045c2:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80045c6:	b25b      	sxtb	r3, r3
 80045c8:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80045cc:	d103      	bne.n	80045d6 <xQueueSemaphoreTake+0x142>
 80045ce:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80045d0:	2200      	movs	r2, #0
 80045d2:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80045d6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80045d8:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80045dc:	b25b      	sxtb	r3, r3
 80045de:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80045e2:	d103      	bne.n	80045ec <xQueueSemaphoreTake+0x158>
 80045e4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80045e6:	2200      	movs	r2, #0
 80045e8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80045ec:	f001 fbd6 	bl	8005d9c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80045f0:	463a      	mov	r2, r7
 80045f2:	f107 030c 	add.w	r3, r7, #12
 80045f6:	4611      	mov	r1, r2
 80045f8:	4618      	mov	r0, r3
 80045fa:	f000 feed 	bl	80053d8 <xTaskCheckForTimeOut>
 80045fe:	4603      	mov	r3, r0
 8004600:	2b00      	cmp	r3, #0
 8004602:	d132      	bne.n	800466a <xQueueSemaphoreTake+0x1d6>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8004604:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8004606:	f000 f9f5 	bl	80049f4 <prvIsQueueEmpty>
 800460a:	4603      	mov	r3, r0
 800460c:	2b00      	cmp	r3, #0
 800460e:	d026      	beq.n	800465e <xQueueSemaphoreTake+0x1ca>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8004610:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004612:	681b      	ldr	r3, [r3, #0]
 8004614:	2b00      	cmp	r3, #0
 8004616:	d109      	bne.n	800462c <xQueueSemaphoreTake+0x198>
					{
						taskENTER_CRITICAL();
 8004618:	f001 fb8e 	bl	8005d38 <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 800461c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800461e:	689b      	ldr	r3, [r3, #8]
 8004620:	4618      	mov	r0, r3
 8004622:	f001 f843 	bl	80056ac <xTaskPriorityInherit>
 8004626:	6338      	str	r0, [r7, #48]	@ 0x30
						}
						taskEXIT_CRITICAL();
 8004628:	f001 fbb8 	bl	8005d9c <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800462c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800462e:	3324      	adds	r3, #36	@ 0x24
 8004630:	683a      	ldr	r2, [r7, #0]
 8004632:	4611      	mov	r1, r2
 8004634:	4618      	mov	r0, r3
 8004636:	f000 fe2f 	bl	8005298 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800463a:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800463c:	f000 f988 	bl	8004950 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8004640:	f000 fc6e 	bl	8004f20 <xTaskResumeAll>
 8004644:	4603      	mov	r3, r0
 8004646:	2b00      	cmp	r3, #0
 8004648:	f47f af67 	bne.w	800451a <xQueueSemaphoreTake+0x86>
				{
					portYIELD_WITHIN_API();
 800464c:	4b18      	ldr	r3, [pc, #96]	@ (80046b0 <xQueueSemaphoreTake+0x21c>)
 800464e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004652:	601a      	str	r2, [r3, #0]
 8004654:	f3bf 8f4f 	dsb	sy
 8004658:	f3bf 8f6f 	isb	sy
 800465c:	e75d      	b.n	800451a <xQueueSemaphoreTake+0x86>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 800465e:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8004660:	f000 f976 	bl	8004950 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8004664:	f000 fc5c 	bl	8004f20 <xTaskResumeAll>
 8004668:	e757      	b.n	800451a <xQueueSemaphoreTake+0x86>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 800466a:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800466c:	f000 f970 	bl	8004950 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8004670:	f000 fc56 	bl	8004f20 <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8004674:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8004676:	f000 f9bd 	bl	80049f4 <prvIsQueueEmpty>
 800467a:	4603      	mov	r3, r0
 800467c:	2b00      	cmp	r3, #0
 800467e:	f43f af4c 	beq.w	800451a <xQueueSemaphoreTake+0x86>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 8004682:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004684:	2b00      	cmp	r3, #0
 8004686:	d00d      	beq.n	80046a4 <xQueueSemaphoreTake+0x210>
					{
						taskENTER_CRITICAL();
 8004688:	f001 fb56 	bl	8005d38 <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 800468c:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800468e:	f000 f8b7 	bl	8004800 <prvGetDisinheritPriorityAfterTimeout>
 8004692:	6278      	str	r0, [r7, #36]	@ 0x24
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 8004694:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004696:	689b      	ldr	r3, [r3, #8]
 8004698:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800469a:	4618      	mov	r0, r3
 800469c:	f001 f90a 	bl	80058b4 <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 80046a0:	f001 fb7c 	bl	8005d9c <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 80046a4:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 80046a6:	4618      	mov	r0, r3
 80046a8:	3738      	adds	r7, #56	@ 0x38
 80046aa:	46bd      	mov	sp, r7
 80046ac:	bd80      	pop	{r7, pc}
 80046ae:	bf00      	nop
 80046b0:	e000ed04 	.word	0xe000ed04

080046b4 <xQueueReceiveFromISR>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
 80046b4:	b580      	push	{r7, lr}
 80046b6:	b08e      	sub	sp, #56	@ 0x38
 80046b8:	af00      	add	r7, sp, #0
 80046ba:	60f8      	str	r0, [r7, #12]
 80046bc:	60b9      	str	r1, [r7, #8]
 80046be:	607a      	str	r2, [r7, #4]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 80046c0:	68fb      	ldr	r3, [r7, #12]
 80046c2:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 80046c4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80046c6:	2b00      	cmp	r3, #0
 80046c8:	d10b      	bne.n	80046e2 <xQueueReceiveFromISR+0x2e>
	__asm volatile
 80046ca:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80046ce:	f383 8811 	msr	BASEPRI, r3
 80046d2:	f3bf 8f6f 	isb	sy
 80046d6:	f3bf 8f4f 	dsb	sy
 80046da:	623b      	str	r3, [r7, #32]
}
 80046dc:	bf00      	nop
 80046de:	bf00      	nop
 80046e0:	e7fd      	b.n	80046de <xQueueReceiveFromISR+0x2a>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80046e2:	68bb      	ldr	r3, [r7, #8]
 80046e4:	2b00      	cmp	r3, #0
 80046e6:	d103      	bne.n	80046f0 <xQueueReceiveFromISR+0x3c>
 80046e8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80046ea:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80046ec:	2b00      	cmp	r3, #0
 80046ee:	d101      	bne.n	80046f4 <xQueueReceiveFromISR+0x40>
 80046f0:	2301      	movs	r3, #1
 80046f2:	e000      	b.n	80046f6 <xQueueReceiveFromISR+0x42>
 80046f4:	2300      	movs	r3, #0
 80046f6:	2b00      	cmp	r3, #0
 80046f8:	d10b      	bne.n	8004712 <xQueueReceiveFromISR+0x5e>
	__asm volatile
 80046fa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80046fe:	f383 8811 	msr	BASEPRI, r3
 8004702:	f3bf 8f6f 	isb	sy
 8004706:	f3bf 8f4f 	dsb	sy
 800470a:	61fb      	str	r3, [r7, #28]
}
 800470c:	bf00      	nop
 800470e:	bf00      	nop
 8004710:	e7fd      	b.n	800470e <xQueueReceiveFromISR+0x5a>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8004712:	f001 fbf1 	bl	8005ef8 <vPortValidateInterruptPriority>
	__asm volatile
 8004716:	f3ef 8211 	mrs	r2, BASEPRI
 800471a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800471e:	f383 8811 	msr	BASEPRI, r3
 8004722:	f3bf 8f6f 	isb	sy
 8004726:	f3bf 8f4f 	dsb	sy
 800472a:	61ba      	str	r2, [r7, #24]
 800472c:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 800472e:	69bb      	ldr	r3, [r7, #24]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8004730:	62fb      	str	r3, [r7, #44]	@ 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8004732:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004734:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004736:	62bb      	str	r3, [r7, #40]	@ 0x28

		/* Cannot block in an ISR, so check there is data available. */
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8004738:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800473a:	2b00      	cmp	r3, #0
 800473c:	d02f      	beq.n	800479e <xQueueReceiveFromISR+0xea>
		{
			const int8_t cRxLock = pxQueue->cRxLock;
 800473e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004740:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8004744:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
 8004748:	68b9      	ldr	r1, [r7, #8]
 800474a:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800474c:	f000 f8da 	bl	8004904 <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8004750:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004752:	1e5a      	subs	r2, r3, #1
 8004754:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004756:	639a      	str	r2, [r3, #56]	@ 0x38

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( cRxLock == queueUNLOCKED )
 8004758:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 800475c:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8004760:	d112      	bne.n	8004788 <xQueueReceiveFromISR+0xd4>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8004762:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004764:	691b      	ldr	r3, [r3, #16]
 8004766:	2b00      	cmp	r3, #0
 8004768:	d016      	beq.n	8004798 <xQueueReceiveFromISR+0xe4>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800476a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800476c:	3310      	adds	r3, #16
 800476e:	4618      	mov	r0, r3
 8004770:	f000 fdb8 	bl	80052e4 <xTaskRemoveFromEventList>
 8004774:	4603      	mov	r3, r0
 8004776:	2b00      	cmp	r3, #0
 8004778:	d00e      	beq.n	8004798 <xQueueReceiveFromISR+0xe4>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
 800477a:	687b      	ldr	r3, [r7, #4]
 800477c:	2b00      	cmp	r3, #0
 800477e:	d00b      	beq.n	8004798 <xQueueReceiveFromISR+0xe4>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
 8004780:	687b      	ldr	r3, [r7, #4]
 8004782:	2201      	movs	r2, #1
 8004784:	601a      	str	r2, [r3, #0]
 8004786:	e007      	b.n	8004798 <xQueueReceiveFromISR+0xe4>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 8004788:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800478c:	3301      	adds	r3, #1
 800478e:	b2db      	uxtb	r3, r3
 8004790:	b25a      	sxtb	r2, r3
 8004792:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004794:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
			}

			xReturn = pdPASS;
 8004798:	2301      	movs	r3, #1
 800479a:	637b      	str	r3, [r7, #52]	@ 0x34
 800479c:	e001      	b.n	80047a2 <xQueueReceiveFromISR+0xee>
		}
		else
		{
			xReturn = pdFAIL;
 800479e:	2300      	movs	r3, #0
 80047a0:	637b      	str	r3, [r7, #52]	@ 0x34
 80047a2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80047a4:	613b      	str	r3, [r7, #16]
	__asm volatile
 80047a6:	693b      	ldr	r3, [r7, #16]
 80047a8:	f383 8811 	msr	BASEPRI, r3
}
 80047ac:	bf00      	nop
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 80047ae:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 80047b0:	4618      	mov	r0, r3
 80047b2:	3738      	adds	r7, #56	@ 0x38
 80047b4:	46bd      	mov	sp, r7
 80047b6:	bd80      	pop	{r7, pc}

080047b8 <uxQueueSpacesAvailable>:
	return uxReturn;
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
/*-----------------------------------------------------------*/

UBaseType_t uxQueueSpacesAvailable( const QueueHandle_t xQueue )
{
 80047b8:	b580      	push	{r7, lr}
 80047ba:	b086      	sub	sp, #24
 80047bc:	af00      	add	r7, sp, #0
 80047be:	6078      	str	r0, [r7, #4]
UBaseType_t uxReturn;
Queue_t * const pxQueue = xQueue;
 80047c0:	687b      	ldr	r3, [r7, #4]
 80047c2:	617b      	str	r3, [r7, #20]

	configASSERT( pxQueue );
 80047c4:	697b      	ldr	r3, [r7, #20]
 80047c6:	2b00      	cmp	r3, #0
 80047c8:	d10b      	bne.n	80047e2 <uxQueueSpacesAvailable+0x2a>
	__asm volatile
 80047ca:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80047ce:	f383 8811 	msr	BASEPRI, r3
 80047d2:	f3bf 8f6f 	isb	sy
 80047d6:	f3bf 8f4f 	dsb	sy
 80047da:	60fb      	str	r3, [r7, #12]
}
 80047dc:	bf00      	nop
 80047de:	bf00      	nop
 80047e0:	e7fd      	b.n	80047de <uxQueueSpacesAvailable+0x26>

	taskENTER_CRITICAL();
 80047e2:	f001 faa9 	bl	8005d38 <vPortEnterCritical>
	{
		uxReturn = pxQueue->uxLength - pxQueue->uxMessagesWaiting;
 80047e6:	697b      	ldr	r3, [r7, #20]
 80047e8:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80047ea:	697b      	ldr	r3, [r7, #20]
 80047ec:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80047ee:	1ad3      	subs	r3, r2, r3
 80047f0:	613b      	str	r3, [r7, #16]
	}
	taskEXIT_CRITICAL();
 80047f2:	f001 fad3 	bl	8005d9c <vPortExitCritical>

	return uxReturn;
 80047f6:	693b      	ldr	r3, [r7, #16]
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
 80047f8:	4618      	mov	r0, r3
 80047fa:	3718      	adds	r7, #24
 80047fc:	46bd      	mov	sp, r7
 80047fe:	bd80      	pop	{r7, pc}

08004800 <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 8004800:	b480      	push	{r7}
 8004802:	b085      	sub	sp, #20
 8004804:	af00      	add	r7, sp, #0
 8004806:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 8004808:	687b      	ldr	r3, [r7, #4]
 800480a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800480c:	2b00      	cmp	r3, #0
 800480e:	d006      	beq.n	800481e <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 8004810:	687b      	ldr	r3, [r7, #4]
 8004812:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004814:	681b      	ldr	r3, [r3, #0]
 8004816:	f1c3 0307 	rsb	r3, r3, #7
 800481a:	60fb      	str	r3, [r7, #12]
 800481c:	e001      	b.n	8004822 <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 800481e:	2300      	movs	r3, #0
 8004820:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 8004822:	68fb      	ldr	r3, [r7, #12]
	}
 8004824:	4618      	mov	r0, r3
 8004826:	3714      	adds	r7, #20
 8004828:	46bd      	mov	sp, r7
 800482a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800482e:	4770      	bx	lr

08004830 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8004830:	b580      	push	{r7, lr}
 8004832:	b086      	sub	sp, #24
 8004834:	af00      	add	r7, sp, #0
 8004836:	60f8      	str	r0, [r7, #12]
 8004838:	60b9      	str	r1, [r7, #8]
 800483a:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 800483c:	2300      	movs	r3, #0
 800483e:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8004840:	68fb      	ldr	r3, [r7, #12]
 8004842:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004844:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8004846:	68fb      	ldr	r3, [r7, #12]
 8004848:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800484a:	2b00      	cmp	r3, #0
 800484c:	d10d      	bne.n	800486a <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800484e:	68fb      	ldr	r3, [r7, #12]
 8004850:	681b      	ldr	r3, [r3, #0]
 8004852:	2b00      	cmp	r3, #0
 8004854:	d14d      	bne.n	80048f2 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8004856:	68fb      	ldr	r3, [r7, #12]
 8004858:	689b      	ldr	r3, [r3, #8]
 800485a:	4618      	mov	r0, r3
 800485c:	f000 ff9c 	bl	8005798 <xTaskPriorityDisinherit>
 8004860:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8004862:	68fb      	ldr	r3, [r7, #12]
 8004864:	2200      	movs	r2, #0
 8004866:	609a      	str	r2, [r3, #8]
 8004868:	e043      	b.n	80048f2 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 800486a:	687b      	ldr	r3, [r7, #4]
 800486c:	2b00      	cmp	r3, #0
 800486e:	d119      	bne.n	80048a4 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8004870:	68fb      	ldr	r3, [r7, #12]
 8004872:	6858      	ldr	r0, [r3, #4]
 8004874:	68fb      	ldr	r3, [r7, #12]
 8004876:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004878:	461a      	mov	r2, r3
 800487a:	68b9      	ldr	r1, [r7, #8]
 800487c:	f002 f83d 	bl	80068fa <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8004880:	68fb      	ldr	r3, [r7, #12]
 8004882:	685a      	ldr	r2, [r3, #4]
 8004884:	68fb      	ldr	r3, [r7, #12]
 8004886:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004888:	441a      	add	r2, r3
 800488a:	68fb      	ldr	r3, [r7, #12]
 800488c:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800488e:	68fb      	ldr	r3, [r7, #12]
 8004890:	685a      	ldr	r2, [r3, #4]
 8004892:	68fb      	ldr	r3, [r7, #12]
 8004894:	689b      	ldr	r3, [r3, #8]
 8004896:	429a      	cmp	r2, r3
 8004898:	d32b      	bcc.n	80048f2 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 800489a:	68fb      	ldr	r3, [r7, #12]
 800489c:	681a      	ldr	r2, [r3, #0]
 800489e:	68fb      	ldr	r3, [r7, #12]
 80048a0:	605a      	str	r2, [r3, #4]
 80048a2:	e026      	b.n	80048f2 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 80048a4:	68fb      	ldr	r3, [r7, #12]
 80048a6:	68d8      	ldr	r0, [r3, #12]
 80048a8:	68fb      	ldr	r3, [r7, #12]
 80048aa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80048ac:	461a      	mov	r2, r3
 80048ae:	68b9      	ldr	r1, [r7, #8]
 80048b0:	f002 f823 	bl	80068fa <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 80048b4:	68fb      	ldr	r3, [r7, #12]
 80048b6:	68da      	ldr	r2, [r3, #12]
 80048b8:	68fb      	ldr	r3, [r7, #12]
 80048ba:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80048bc:	425b      	negs	r3, r3
 80048be:	441a      	add	r2, r3
 80048c0:	68fb      	ldr	r3, [r7, #12]
 80048c2:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80048c4:	68fb      	ldr	r3, [r7, #12]
 80048c6:	68da      	ldr	r2, [r3, #12]
 80048c8:	68fb      	ldr	r3, [r7, #12]
 80048ca:	681b      	ldr	r3, [r3, #0]
 80048cc:	429a      	cmp	r2, r3
 80048ce:	d207      	bcs.n	80048e0 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 80048d0:	68fb      	ldr	r3, [r7, #12]
 80048d2:	689a      	ldr	r2, [r3, #8]
 80048d4:	68fb      	ldr	r3, [r7, #12]
 80048d6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80048d8:	425b      	negs	r3, r3
 80048da:	441a      	add	r2, r3
 80048dc:	68fb      	ldr	r3, [r7, #12]
 80048de:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 80048e0:	687b      	ldr	r3, [r7, #4]
 80048e2:	2b02      	cmp	r3, #2
 80048e4:	d105      	bne.n	80048f2 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80048e6:	693b      	ldr	r3, [r7, #16]
 80048e8:	2b00      	cmp	r3, #0
 80048ea:	d002      	beq.n	80048f2 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 80048ec:	693b      	ldr	r3, [r7, #16]
 80048ee:	3b01      	subs	r3, #1
 80048f0:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 80048f2:	693b      	ldr	r3, [r7, #16]
 80048f4:	1c5a      	adds	r2, r3, #1
 80048f6:	68fb      	ldr	r3, [r7, #12]
 80048f8:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 80048fa:	697b      	ldr	r3, [r7, #20]
}
 80048fc:	4618      	mov	r0, r3
 80048fe:	3718      	adds	r7, #24
 8004900:	46bd      	mov	sp, r7
 8004902:	bd80      	pop	{r7, pc}

08004904 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8004904:	b580      	push	{r7, lr}
 8004906:	b082      	sub	sp, #8
 8004908:	af00      	add	r7, sp, #0
 800490a:	6078      	str	r0, [r7, #4]
 800490c:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 800490e:	687b      	ldr	r3, [r7, #4]
 8004910:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004912:	2b00      	cmp	r3, #0
 8004914:	d018      	beq.n	8004948 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8004916:	687b      	ldr	r3, [r7, #4]
 8004918:	68da      	ldr	r2, [r3, #12]
 800491a:	687b      	ldr	r3, [r7, #4]
 800491c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800491e:	441a      	add	r2, r3
 8004920:	687b      	ldr	r3, [r7, #4]
 8004922:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8004924:	687b      	ldr	r3, [r7, #4]
 8004926:	68da      	ldr	r2, [r3, #12]
 8004928:	687b      	ldr	r3, [r7, #4]
 800492a:	689b      	ldr	r3, [r3, #8]
 800492c:	429a      	cmp	r2, r3
 800492e:	d303      	bcc.n	8004938 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8004930:	687b      	ldr	r3, [r7, #4]
 8004932:	681a      	ldr	r2, [r3, #0]
 8004934:	687b      	ldr	r3, [r7, #4]
 8004936:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8004938:	687b      	ldr	r3, [r7, #4]
 800493a:	68d9      	ldr	r1, [r3, #12]
 800493c:	687b      	ldr	r3, [r7, #4]
 800493e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004940:	461a      	mov	r2, r3
 8004942:	6838      	ldr	r0, [r7, #0]
 8004944:	f001 ffd9 	bl	80068fa <memcpy>
	}
}
 8004948:	bf00      	nop
 800494a:	3708      	adds	r7, #8
 800494c:	46bd      	mov	sp, r7
 800494e:	bd80      	pop	{r7, pc}

08004950 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8004950:	b580      	push	{r7, lr}
 8004952:	b084      	sub	sp, #16
 8004954:	af00      	add	r7, sp, #0
 8004956:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8004958:	f001 f9ee 	bl	8005d38 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 800495c:	687b      	ldr	r3, [r7, #4]
 800495e:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8004962:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8004964:	e011      	b.n	800498a <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8004966:	687b      	ldr	r3, [r7, #4]
 8004968:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800496a:	2b00      	cmp	r3, #0
 800496c:	d012      	beq.n	8004994 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800496e:	687b      	ldr	r3, [r7, #4]
 8004970:	3324      	adds	r3, #36	@ 0x24
 8004972:	4618      	mov	r0, r3
 8004974:	f000 fcb6 	bl	80052e4 <xTaskRemoveFromEventList>
 8004978:	4603      	mov	r3, r0
 800497a:	2b00      	cmp	r3, #0
 800497c:	d001      	beq.n	8004982 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 800497e:	f000 fd8f 	bl	80054a0 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8004982:	7bfb      	ldrb	r3, [r7, #15]
 8004984:	3b01      	subs	r3, #1
 8004986:	b2db      	uxtb	r3, r3
 8004988:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800498a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800498e:	2b00      	cmp	r3, #0
 8004990:	dce9      	bgt.n	8004966 <prvUnlockQueue+0x16>
 8004992:	e000      	b.n	8004996 <prvUnlockQueue+0x46>
					break;
 8004994:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8004996:	687b      	ldr	r3, [r7, #4]
 8004998:	22ff      	movs	r2, #255	@ 0xff
 800499a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 800499e:	f001 f9fd 	bl	8005d9c <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 80049a2:	f001 f9c9 	bl	8005d38 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 80049a6:	687b      	ldr	r3, [r7, #4]
 80049a8:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80049ac:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 80049ae:	e011      	b.n	80049d4 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80049b0:	687b      	ldr	r3, [r7, #4]
 80049b2:	691b      	ldr	r3, [r3, #16]
 80049b4:	2b00      	cmp	r3, #0
 80049b6:	d012      	beq.n	80049de <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80049b8:	687b      	ldr	r3, [r7, #4]
 80049ba:	3310      	adds	r3, #16
 80049bc:	4618      	mov	r0, r3
 80049be:	f000 fc91 	bl	80052e4 <xTaskRemoveFromEventList>
 80049c2:	4603      	mov	r3, r0
 80049c4:	2b00      	cmp	r3, #0
 80049c6:	d001      	beq.n	80049cc <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 80049c8:	f000 fd6a 	bl	80054a0 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 80049cc:	7bbb      	ldrb	r3, [r7, #14]
 80049ce:	3b01      	subs	r3, #1
 80049d0:	b2db      	uxtb	r3, r3
 80049d2:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 80049d4:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80049d8:	2b00      	cmp	r3, #0
 80049da:	dce9      	bgt.n	80049b0 <prvUnlockQueue+0x60>
 80049dc:	e000      	b.n	80049e0 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 80049de:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 80049e0:	687b      	ldr	r3, [r7, #4]
 80049e2:	22ff      	movs	r2, #255	@ 0xff
 80049e4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 80049e8:	f001 f9d8 	bl	8005d9c <vPortExitCritical>
}
 80049ec:	bf00      	nop
 80049ee:	3710      	adds	r7, #16
 80049f0:	46bd      	mov	sp, r7
 80049f2:	bd80      	pop	{r7, pc}

080049f4 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 80049f4:	b580      	push	{r7, lr}
 80049f6:	b084      	sub	sp, #16
 80049f8:	af00      	add	r7, sp, #0
 80049fa:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 80049fc:	f001 f99c 	bl	8005d38 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8004a00:	687b      	ldr	r3, [r7, #4]
 8004a02:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004a04:	2b00      	cmp	r3, #0
 8004a06:	d102      	bne.n	8004a0e <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8004a08:	2301      	movs	r3, #1
 8004a0a:	60fb      	str	r3, [r7, #12]
 8004a0c:	e001      	b.n	8004a12 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8004a0e:	2300      	movs	r3, #0
 8004a10:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8004a12:	f001 f9c3 	bl	8005d9c <vPortExitCritical>

	return xReturn;
 8004a16:	68fb      	ldr	r3, [r7, #12]
}
 8004a18:	4618      	mov	r0, r3
 8004a1a:	3710      	adds	r7, #16
 8004a1c:	46bd      	mov	sp, r7
 8004a1e:	bd80      	pop	{r7, pc}

08004a20 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8004a20:	b580      	push	{r7, lr}
 8004a22:	b084      	sub	sp, #16
 8004a24:	af00      	add	r7, sp, #0
 8004a26:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8004a28:	f001 f986 	bl	8005d38 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8004a2c:	687b      	ldr	r3, [r7, #4]
 8004a2e:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8004a30:	687b      	ldr	r3, [r7, #4]
 8004a32:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004a34:	429a      	cmp	r2, r3
 8004a36:	d102      	bne.n	8004a3e <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8004a38:	2301      	movs	r3, #1
 8004a3a:	60fb      	str	r3, [r7, #12]
 8004a3c:	e001      	b.n	8004a42 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8004a3e:	2300      	movs	r3, #0
 8004a40:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8004a42:	f001 f9ab 	bl	8005d9c <vPortExitCritical>

	return xReturn;
 8004a46:	68fb      	ldr	r3, [r7, #12]
}
 8004a48:	4618      	mov	r0, r3
 8004a4a:	3710      	adds	r7, #16
 8004a4c:	46bd      	mov	sp, r7
 8004a4e:	bd80      	pop	{r7, pc}

08004a50 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8004a50:	b580      	push	{r7, lr}
 8004a52:	b08e      	sub	sp, #56	@ 0x38
 8004a54:	af04      	add	r7, sp, #16
 8004a56:	60f8      	str	r0, [r7, #12]
 8004a58:	60b9      	str	r1, [r7, #8]
 8004a5a:	607a      	str	r2, [r7, #4]
 8004a5c:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8004a5e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004a60:	2b00      	cmp	r3, #0
 8004a62:	d10b      	bne.n	8004a7c <xTaskCreateStatic+0x2c>
	__asm volatile
 8004a64:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004a68:	f383 8811 	msr	BASEPRI, r3
 8004a6c:	f3bf 8f6f 	isb	sy
 8004a70:	f3bf 8f4f 	dsb	sy
 8004a74:	623b      	str	r3, [r7, #32]
}
 8004a76:	bf00      	nop
 8004a78:	bf00      	nop
 8004a7a:	e7fd      	b.n	8004a78 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8004a7c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004a7e:	2b00      	cmp	r3, #0
 8004a80:	d10b      	bne.n	8004a9a <xTaskCreateStatic+0x4a>
	__asm volatile
 8004a82:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004a86:	f383 8811 	msr	BASEPRI, r3
 8004a8a:	f3bf 8f6f 	isb	sy
 8004a8e:	f3bf 8f4f 	dsb	sy
 8004a92:	61fb      	str	r3, [r7, #28]
}
 8004a94:	bf00      	nop
 8004a96:	bf00      	nop
 8004a98:	e7fd      	b.n	8004a96 <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8004a9a:	f44f 73c8 	mov.w	r3, #400	@ 0x190
 8004a9e:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8004aa0:	693b      	ldr	r3, [r7, #16]
 8004aa2:	f5b3 7fc8 	cmp.w	r3, #400	@ 0x190
 8004aa6:	d00b      	beq.n	8004ac0 <xTaskCreateStatic+0x70>
	__asm volatile
 8004aa8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004aac:	f383 8811 	msr	BASEPRI, r3
 8004ab0:	f3bf 8f6f 	isb	sy
 8004ab4:	f3bf 8f4f 	dsb	sy
 8004ab8:	61bb      	str	r3, [r7, #24]
}
 8004aba:	bf00      	nop
 8004abc:	bf00      	nop
 8004abe:	e7fd      	b.n	8004abc <xTaskCreateStatic+0x6c>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8004ac0:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8004ac2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004ac4:	2b00      	cmp	r3, #0
 8004ac6:	d01e      	beq.n	8004b06 <xTaskCreateStatic+0xb6>
 8004ac8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004aca:	2b00      	cmp	r3, #0
 8004acc:	d01b      	beq.n	8004b06 <xTaskCreateStatic+0xb6>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8004ace:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004ad0:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8004ad2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004ad4:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8004ad6:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8004ad8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004ada:	2202      	movs	r2, #2
 8004adc:	f883 218d 	strb.w	r2, [r3, #397]	@ 0x18d
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8004ae0:	2300      	movs	r3, #0
 8004ae2:	9303      	str	r3, [sp, #12]
 8004ae4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004ae6:	9302      	str	r3, [sp, #8]
 8004ae8:	f107 0314 	add.w	r3, r7, #20
 8004aec:	9301      	str	r3, [sp, #4]
 8004aee:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004af0:	9300      	str	r3, [sp, #0]
 8004af2:	683b      	ldr	r3, [r7, #0]
 8004af4:	687a      	ldr	r2, [r7, #4]
 8004af6:	68b9      	ldr	r1, [r7, #8]
 8004af8:	68f8      	ldr	r0, [r7, #12]
 8004afa:	f000 f851 	bl	8004ba0 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8004afe:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8004b00:	f000 f8f4 	bl	8004cec <prvAddNewTaskToReadyList>
 8004b04:	e001      	b.n	8004b0a <xTaskCreateStatic+0xba>
		}
		else
		{
			xReturn = NULL;
 8004b06:	2300      	movs	r3, #0
 8004b08:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8004b0a:	697b      	ldr	r3, [r7, #20]
	}
 8004b0c:	4618      	mov	r0, r3
 8004b0e:	3728      	adds	r7, #40	@ 0x28
 8004b10:	46bd      	mov	sp, r7
 8004b12:	bd80      	pop	{r7, pc}

08004b14 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8004b14:	b580      	push	{r7, lr}
 8004b16:	b08c      	sub	sp, #48	@ 0x30
 8004b18:	af04      	add	r7, sp, #16
 8004b1a:	60f8      	str	r0, [r7, #12]
 8004b1c:	60b9      	str	r1, [r7, #8]
 8004b1e:	603b      	str	r3, [r7, #0]
 8004b20:	4613      	mov	r3, r2
 8004b22:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8004b24:	88fb      	ldrh	r3, [r7, #6]
 8004b26:	009b      	lsls	r3, r3, #2
 8004b28:	4618      	mov	r0, r3
 8004b2a:	f001 fa27 	bl	8005f7c <pvPortMalloc>
 8004b2e:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8004b30:	697b      	ldr	r3, [r7, #20]
 8004b32:	2b00      	cmp	r3, #0
 8004b34:	d00f      	beq.n	8004b56 <xTaskCreate+0x42>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8004b36:	f44f 70c8 	mov.w	r0, #400	@ 0x190
 8004b3a:	f001 fa1f 	bl	8005f7c <pvPortMalloc>
 8004b3e:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8004b40:	69fb      	ldr	r3, [r7, #28]
 8004b42:	2b00      	cmp	r3, #0
 8004b44:	d003      	beq.n	8004b4e <xTaskCreate+0x3a>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8004b46:	69fb      	ldr	r3, [r7, #28]
 8004b48:	697a      	ldr	r2, [r7, #20]
 8004b4a:	631a      	str	r2, [r3, #48]	@ 0x30
 8004b4c:	e005      	b.n	8004b5a <xTaskCreate+0x46>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8004b4e:	6978      	ldr	r0, [r7, #20]
 8004b50:	f001 fae2 	bl	8006118 <vPortFree>
 8004b54:	e001      	b.n	8004b5a <xTaskCreate+0x46>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8004b56:	2300      	movs	r3, #0
 8004b58:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8004b5a:	69fb      	ldr	r3, [r7, #28]
 8004b5c:	2b00      	cmp	r3, #0
 8004b5e:	d017      	beq.n	8004b90 <xTaskCreate+0x7c>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8004b60:	69fb      	ldr	r3, [r7, #28]
 8004b62:	2200      	movs	r2, #0
 8004b64:	f883 218d 	strb.w	r2, [r3, #397]	@ 0x18d
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8004b68:	88fa      	ldrh	r2, [r7, #6]
 8004b6a:	2300      	movs	r3, #0
 8004b6c:	9303      	str	r3, [sp, #12]
 8004b6e:	69fb      	ldr	r3, [r7, #28]
 8004b70:	9302      	str	r3, [sp, #8]
 8004b72:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004b74:	9301      	str	r3, [sp, #4]
 8004b76:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004b78:	9300      	str	r3, [sp, #0]
 8004b7a:	683b      	ldr	r3, [r7, #0]
 8004b7c:	68b9      	ldr	r1, [r7, #8]
 8004b7e:	68f8      	ldr	r0, [r7, #12]
 8004b80:	f000 f80e 	bl	8004ba0 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8004b84:	69f8      	ldr	r0, [r7, #28]
 8004b86:	f000 f8b1 	bl	8004cec <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8004b8a:	2301      	movs	r3, #1
 8004b8c:	61bb      	str	r3, [r7, #24]
 8004b8e:	e002      	b.n	8004b96 <xTaskCreate+0x82>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8004b90:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8004b94:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8004b96:	69bb      	ldr	r3, [r7, #24]
	}
 8004b98:	4618      	mov	r0, r3
 8004b9a:	3720      	adds	r7, #32
 8004b9c:	46bd      	mov	sp, r7
 8004b9e:	bd80      	pop	{r7, pc}

08004ba0 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8004ba0:	b580      	push	{r7, lr}
 8004ba2:	b088      	sub	sp, #32
 8004ba4:	af00      	add	r7, sp, #0
 8004ba6:	60f8      	str	r0, [r7, #12]
 8004ba8:	60b9      	str	r1, [r7, #8]
 8004baa:	607a      	str	r2, [r7, #4]
 8004bac:	603b      	str	r3, [r7, #0]
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8004bae:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004bb0:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8004bb2:	687b      	ldr	r3, [r7, #4]
 8004bb4:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8004bb8:	3b01      	subs	r3, #1
 8004bba:	009b      	lsls	r3, r3, #2
 8004bbc:	4413      	add	r3, r2
 8004bbe:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8004bc0:	69bb      	ldr	r3, [r7, #24]
 8004bc2:	f023 0307 	bic.w	r3, r3, #7
 8004bc6:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8004bc8:	69bb      	ldr	r3, [r7, #24]
 8004bca:	f003 0307 	and.w	r3, r3, #7
 8004bce:	2b00      	cmp	r3, #0
 8004bd0:	d00b      	beq.n	8004bea <prvInitialiseNewTask+0x4a>
	__asm volatile
 8004bd2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004bd6:	f383 8811 	msr	BASEPRI, r3
 8004bda:	f3bf 8f6f 	isb	sy
 8004bde:	f3bf 8f4f 	dsb	sy
 8004be2:	617b      	str	r3, [r7, #20]
}
 8004be4:	bf00      	nop
 8004be6:	bf00      	nop
 8004be8:	e7fd      	b.n	8004be6 <prvInitialiseNewTask+0x46>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8004bea:	68bb      	ldr	r3, [r7, #8]
 8004bec:	2b00      	cmp	r3, #0
 8004bee:	d01f      	beq.n	8004c30 <prvInitialiseNewTask+0x90>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8004bf0:	2300      	movs	r3, #0
 8004bf2:	61fb      	str	r3, [r7, #28]
 8004bf4:	e012      	b.n	8004c1c <prvInitialiseNewTask+0x7c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8004bf6:	68ba      	ldr	r2, [r7, #8]
 8004bf8:	69fb      	ldr	r3, [r7, #28]
 8004bfa:	4413      	add	r3, r2
 8004bfc:	7819      	ldrb	r1, [r3, #0]
 8004bfe:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004c00:	69fb      	ldr	r3, [r7, #28]
 8004c02:	4413      	add	r3, r2
 8004c04:	3334      	adds	r3, #52	@ 0x34
 8004c06:	460a      	mov	r2, r1
 8004c08:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8004c0a:	68ba      	ldr	r2, [r7, #8]
 8004c0c:	69fb      	ldr	r3, [r7, #28]
 8004c0e:	4413      	add	r3, r2
 8004c10:	781b      	ldrb	r3, [r3, #0]
 8004c12:	2b00      	cmp	r3, #0
 8004c14:	d006      	beq.n	8004c24 <prvInitialiseNewTask+0x84>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8004c16:	69fb      	ldr	r3, [r7, #28]
 8004c18:	3301      	adds	r3, #1
 8004c1a:	61fb      	str	r3, [r7, #28]
 8004c1c:	69fb      	ldr	r3, [r7, #28]
 8004c1e:	2bfe      	cmp	r3, #254	@ 0xfe
 8004c20:	d9e9      	bls.n	8004bf6 <prvInitialiseNewTask+0x56>
 8004c22:	e000      	b.n	8004c26 <prvInitialiseNewTask+0x86>
			{
				break;
 8004c24:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8004c26:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004c28:	2200      	movs	r2, #0
 8004c2a:	f883 2132 	strb.w	r2, [r3, #306]	@ 0x132
 8004c2e:	e003      	b.n	8004c38 <prvInitialiseNewTask+0x98>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8004c30:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004c32:	2200      	movs	r2, #0
 8004c34:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8004c38:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004c3a:	2b06      	cmp	r3, #6
 8004c3c:	d901      	bls.n	8004c42 <prvInitialiseNewTask+0xa2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8004c3e:	2306      	movs	r3, #6
 8004c40:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8004c42:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004c44:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8004c46:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8004c48:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004c4a:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8004c4c:	f8c3 2134 	str.w	r2, [r3, #308]	@ 0x134
		pxNewTCB->uxMutexesHeld = 0;
 8004c50:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004c52:	2200      	movs	r2, #0
 8004c54:	f8c3 2138 	str.w	r2, [r3, #312]	@ 0x138
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8004c58:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004c5a:	3304      	adds	r3, #4
 8004c5c:	4618      	mov	r0, r3
 8004c5e:	f7fe ff31 	bl	8003ac4 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8004c62:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004c64:	3318      	adds	r3, #24
 8004c66:	4618      	mov	r0, r3
 8004c68:	f7fe ff2c 	bl	8003ac4 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8004c6c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004c6e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004c70:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8004c72:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004c74:	f1c3 0207 	rsb	r2, r3, #7
 8004c78:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004c7a:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8004c7c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004c7e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004c80:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8004c82:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004c84:	2200      	movs	r2, #0
 8004c86:	f8c3 2188 	str.w	r2, [r3, #392]	@ 0x188
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8004c8a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004c8c:	2200      	movs	r2, #0
 8004c8e:	f883 218c 	strb.w	r2, [r3, #396]	@ 0x18c
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 8004c92:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004c94:	f503 739e 	add.w	r3, r3, #316	@ 0x13c
 8004c98:	224c      	movs	r2, #76	@ 0x4c
 8004c9a:	2100      	movs	r1, #0
 8004c9c:	4618      	mov	r0, r3
 8004c9e:	f001 fd53 	bl	8006748 <memset>
 8004ca2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004ca4:	4a0e      	ldr	r2, [pc, #56]	@ (8004ce0 <prvInitialiseNewTask+0x140>)
 8004ca6:	f8c3 2140 	str.w	r2, [r3, #320]	@ 0x140
 8004caa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004cac:	4a0d      	ldr	r2, [pc, #52]	@ (8004ce4 <prvInitialiseNewTask+0x144>)
 8004cae:	f8c3 2144 	str.w	r2, [r3, #324]	@ 0x144
 8004cb2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004cb4:	4a0c      	ldr	r2, [pc, #48]	@ (8004ce8 <prvInitialiseNewTask+0x148>)
 8004cb6:	f8c3 2148 	str.w	r2, [r3, #328]	@ 0x148
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8004cba:	683a      	ldr	r2, [r7, #0]
 8004cbc:	68f9      	ldr	r1, [r7, #12]
 8004cbe:	69b8      	ldr	r0, [r7, #24]
 8004cc0:	f000 ff08 	bl	8005ad4 <pxPortInitialiseStack>
 8004cc4:	4602      	mov	r2, r0
 8004cc6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004cc8:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8004cca:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004ccc:	2b00      	cmp	r3, #0
 8004cce:	d002      	beq.n	8004cd6 <prvInitialiseNewTask+0x136>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8004cd0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004cd2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004cd4:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8004cd6:	bf00      	nop
 8004cd8:	3720      	adds	r7, #32
 8004cda:	46bd      	mov	sp, r7
 8004cdc:	bd80      	pop	{r7, pc}
 8004cde:	bf00      	nop
 8004ce0:	200036f8 	.word	0x200036f8
 8004ce4:	20003760 	.word	0x20003760
 8004ce8:	200037c8 	.word	0x200037c8

08004cec <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8004cec:	b580      	push	{r7, lr}
 8004cee:	b082      	sub	sp, #8
 8004cf0:	af00      	add	r7, sp, #0
 8004cf2:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8004cf4:	f001 f820 	bl	8005d38 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8004cf8:	4b2a      	ldr	r3, [pc, #168]	@ (8004da4 <prvAddNewTaskToReadyList+0xb8>)
 8004cfa:	681b      	ldr	r3, [r3, #0]
 8004cfc:	3301      	adds	r3, #1
 8004cfe:	4a29      	ldr	r2, [pc, #164]	@ (8004da4 <prvAddNewTaskToReadyList+0xb8>)
 8004d00:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8004d02:	4b29      	ldr	r3, [pc, #164]	@ (8004da8 <prvAddNewTaskToReadyList+0xbc>)
 8004d04:	681b      	ldr	r3, [r3, #0]
 8004d06:	2b00      	cmp	r3, #0
 8004d08:	d109      	bne.n	8004d1e <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8004d0a:	4a27      	ldr	r2, [pc, #156]	@ (8004da8 <prvAddNewTaskToReadyList+0xbc>)
 8004d0c:	687b      	ldr	r3, [r7, #4]
 8004d0e:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8004d10:	4b24      	ldr	r3, [pc, #144]	@ (8004da4 <prvAddNewTaskToReadyList+0xb8>)
 8004d12:	681b      	ldr	r3, [r3, #0]
 8004d14:	2b01      	cmp	r3, #1
 8004d16:	d110      	bne.n	8004d3a <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8004d18:	f000 fbe6 	bl	80054e8 <prvInitialiseTaskLists>
 8004d1c:	e00d      	b.n	8004d3a <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8004d1e:	4b23      	ldr	r3, [pc, #140]	@ (8004dac <prvAddNewTaskToReadyList+0xc0>)
 8004d20:	681b      	ldr	r3, [r3, #0]
 8004d22:	2b00      	cmp	r3, #0
 8004d24:	d109      	bne.n	8004d3a <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8004d26:	4b20      	ldr	r3, [pc, #128]	@ (8004da8 <prvAddNewTaskToReadyList+0xbc>)
 8004d28:	681b      	ldr	r3, [r3, #0]
 8004d2a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004d2c:	687b      	ldr	r3, [r7, #4]
 8004d2e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004d30:	429a      	cmp	r2, r3
 8004d32:	d802      	bhi.n	8004d3a <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8004d34:	4a1c      	ldr	r2, [pc, #112]	@ (8004da8 <prvAddNewTaskToReadyList+0xbc>)
 8004d36:	687b      	ldr	r3, [r7, #4]
 8004d38:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8004d3a:	4b1d      	ldr	r3, [pc, #116]	@ (8004db0 <prvAddNewTaskToReadyList+0xc4>)
 8004d3c:	681b      	ldr	r3, [r3, #0]
 8004d3e:	3301      	adds	r3, #1
 8004d40:	4a1b      	ldr	r2, [pc, #108]	@ (8004db0 <prvAddNewTaskToReadyList+0xc4>)
 8004d42:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8004d44:	687b      	ldr	r3, [r7, #4]
 8004d46:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004d48:	2201      	movs	r2, #1
 8004d4a:	409a      	lsls	r2, r3
 8004d4c:	4b19      	ldr	r3, [pc, #100]	@ (8004db4 <prvAddNewTaskToReadyList+0xc8>)
 8004d4e:	681b      	ldr	r3, [r3, #0]
 8004d50:	4313      	orrs	r3, r2
 8004d52:	4a18      	ldr	r2, [pc, #96]	@ (8004db4 <prvAddNewTaskToReadyList+0xc8>)
 8004d54:	6013      	str	r3, [r2, #0]
 8004d56:	687b      	ldr	r3, [r7, #4]
 8004d58:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004d5a:	4613      	mov	r3, r2
 8004d5c:	009b      	lsls	r3, r3, #2
 8004d5e:	4413      	add	r3, r2
 8004d60:	009b      	lsls	r3, r3, #2
 8004d62:	4a15      	ldr	r2, [pc, #84]	@ (8004db8 <prvAddNewTaskToReadyList+0xcc>)
 8004d64:	441a      	add	r2, r3
 8004d66:	687b      	ldr	r3, [r7, #4]
 8004d68:	3304      	adds	r3, #4
 8004d6a:	4619      	mov	r1, r3
 8004d6c:	4610      	mov	r0, r2
 8004d6e:	f7fe feb6 	bl	8003ade <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8004d72:	f001 f813 	bl	8005d9c <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8004d76:	4b0d      	ldr	r3, [pc, #52]	@ (8004dac <prvAddNewTaskToReadyList+0xc0>)
 8004d78:	681b      	ldr	r3, [r3, #0]
 8004d7a:	2b00      	cmp	r3, #0
 8004d7c:	d00e      	beq.n	8004d9c <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8004d7e:	4b0a      	ldr	r3, [pc, #40]	@ (8004da8 <prvAddNewTaskToReadyList+0xbc>)
 8004d80:	681b      	ldr	r3, [r3, #0]
 8004d82:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004d84:	687b      	ldr	r3, [r7, #4]
 8004d86:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004d88:	429a      	cmp	r2, r3
 8004d8a:	d207      	bcs.n	8004d9c <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8004d8c:	4b0b      	ldr	r3, [pc, #44]	@ (8004dbc <prvAddNewTaskToReadyList+0xd0>)
 8004d8e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004d92:	601a      	str	r2, [r3, #0]
 8004d94:	f3bf 8f4f 	dsb	sy
 8004d98:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8004d9c:	bf00      	nop
 8004d9e:	3708      	adds	r7, #8
 8004da0:	46bd      	mov	sp, r7
 8004da2:	bd80      	pop	{r7, pc}
 8004da4:	200007c4 	.word	0x200007c4
 8004da8:	200006c4 	.word	0x200006c4
 8004dac:	200007d0 	.word	0x200007d0
 8004db0:	200007e0 	.word	0x200007e0
 8004db4:	200007cc 	.word	0x200007cc
 8004db8:	200006c8 	.word	0x200006c8
 8004dbc:	e000ed04 	.word	0xe000ed04

08004dc0 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8004dc0:	b580      	push	{r7, lr}
 8004dc2:	b084      	sub	sp, #16
 8004dc4:	af00      	add	r7, sp, #0
 8004dc6:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8004dc8:	2300      	movs	r3, #0
 8004dca:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8004dcc:	687b      	ldr	r3, [r7, #4]
 8004dce:	2b00      	cmp	r3, #0
 8004dd0:	d018      	beq.n	8004e04 <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8004dd2:	4b14      	ldr	r3, [pc, #80]	@ (8004e24 <vTaskDelay+0x64>)
 8004dd4:	681b      	ldr	r3, [r3, #0]
 8004dd6:	2b00      	cmp	r3, #0
 8004dd8:	d00b      	beq.n	8004df2 <vTaskDelay+0x32>
	__asm volatile
 8004dda:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004dde:	f383 8811 	msr	BASEPRI, r3
 8004de2:	f3bf 8f6f 	isb	sy
 8004de6:	f3bf 8f4f 	dsb	sy
 8004dea:	60bb      	str	r3, [r7, #8]
}
 8004dec:	bf00      	nop
 8004dee:	bf00      	nop
 8004df0:	e7fd      	b.n	8004dee <vTaskDelay+0x2e>
			vTaskSuspendAll();
 8004df2:	f000 f887 	bl	8004f04 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8004df6:	2100      	movs	r1, #0
 8004df8:	6878      	ldr	r0, [r7, #4]
 8004dfa:	f000 fe05 	bl	8005a08 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8004dfe:	f000 f88f 	bl	8004f20 <xTaskResumeAll>
 8004e02:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8004e04:	68fb      	ldr	r3, [r7, #12]
 8004e06:	2b00      	cmp	r3, #0
 8004e08:	d107      	bne.n	8004e1a <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 8004e0a:	4b07      	ldr	r3, [pc, #28]	@ (8004e28 <vTaskDelay+0x68>)
 8004e0c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004e10:	601a      	str	r2, [r3, #0]
 8004e12:	f3bf 8f4f 	dsb	sy
 8004e16:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8004e1a:	bf00      	nop
 8004e1c:	3710      	adds	r7, #16
 8004e1e:	46bd      	mov	sp, r7
 8004e20:	bd80      	pop	{r7, pc}
 8004e22:	bf00      	nop
 8004e24:	200007ec 	.word	0x200007ec
 8004e28:	e000ed04 	.word	0xe000ed04

08004e2c <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8004e2c:	b580      	push	{r7, lr}
 8004e2e:	b08a      	sub	sp, #40	@ 0x28
 8004e30:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8004e32:	2300      	movs	r3, #0
 8004e34:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8004e36:	2300      	movs	r3, #0
 8004e38:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8004e3a:	463a      	mov	r2, r7
 8004e3c:	1d39      	adds	r1, r7, #4
 8004e3e:	f107 0308 	add.w	r3, r7, #8
 8004e42:	4618      	mov	r0, r3
 8004e44:	f7fb fb7a 	bl	800053c <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8004e48:	6839      	ldr	r1, [r7, #0]
 8004e4a:	687b      	ldr	r3, [r7, #4]
 8004e4c:	68ba      	ldr	r2, [r7, #8]
 8004e4e:	9202      	str	r2, [sp, #8]
 8004e50:	9301      	str	r3, [sp, #4]
 8004e52:	2300      	movs	r3, #0
 8004e54:	9300      	str	r3, [sp, #0]
 8004e56:	2300      	movs	r3, #0
 8004e58:	460a      	mov	r2, r1
 8004e5a:	4922      	ldr	r1, [pc, #136]	@ (8004ee4 <vTaskStartScheduler+0xb8>)
 8004e5c:	4822      	ldr	r0, [pc, #136]	@ (8004ee8 <vTaskStartScheduler+0xbc>)
 8004e5e:	f7ff fdf7 	bl	8004a50 <xTaskCreateStatic>
 8004e62:	4603      	mov	r3, r0
 8004e64:	4a21      	ldr	r2, [pc, #132]	@ (8004eec <vTaskStartScheduler+0xc0>)
 8004e66:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8004e68:	4b20      	ldr	r3, [pc, #128]	@ (8004eec <vTaskStartScheduler+0xc0>)
 8004e6a:	681b      	ldr	r3, [r3, #0]
 8004e6c:	2b00      	cmp	r3, #0
 8004e6e:	d002      	beq.n	8004e76 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8004e70:	2301      	movs	r3, #1
 8004e72:	617b      	str	r3, [r7, #20]
 8004e74:	e001      	b.n	8004e7a <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8004e76:	2300      	movs	r3, #0
 8004e78:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8004e7a:	697b      	ldr	r3, [r7, #20]
 8004e7c:	2b01      	cmp	r3, #1
 8004e7e:	d11c      	bne.n	8004eba <vTaskStartScheduler+0x8e>
	__asm volatile
 8004e80:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004e84:	f383 8811 	msr	BASEPRI, r3
 8004e88:	f3bf 8f6f 	isb	sy
 8004e8c:	f3bf 8f4f 	dsb	sy
 8004e90:	613b      	str	r3, [r7, #16]
}
 8004e92:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8004e94:	4b16      	ldr	r3, [pc, #88]	@ (8004ef0 <vTaskStartScheduler+0xc4>)
 8004e96:	681b      	ldr	r3, [r3, #0]
 8004e98:	f503 739e 	add.w	r3, r3, #316	@ 0x13c
 8004e9c:	4a15      	ldr	r2, [pc, #84]	@ (8004ef4 <vTaskStartScheduler+0xc8>)
 8004e9e:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8004ea0:	4b15      	ldr	r3, [pc, #84]	@ (8004ef8 <vTaskStartScheduler+0xcc>)
 8004ea2:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8004ea6:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8004ea8:	4b14      	ldr	r3, [pc, #80]	@ (8004efc <vTaskStartScheduler+0xd0>)
 8004eaa:	2201      	movs	r2, #1
 8004eac:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8004eae:	4b14      	ldr	r3, [pc, #80]	@ (8004f00 <vTaskStartScheduler+0xd4>)
 8004eb0:	2200      	movs	r2, #0
 8004eb2:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8004eb4:	f000 fe9c 	bl	8005bf0 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8004eb8:	e00f      	b.n	8004eda <vTaskStartScheduler+0xae>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8004eba:	697b      	ldr	r3, [r7, #20]
 8004ebc:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8004ec0:	d10b      	bne.n	8004eda <vTaskStartScheduler+0xae>
	__asm volatile
 8004ec2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004ec6:	f383 8811 	msr	BASEPRI, r3
 8004eca:	f3bf 8f6f 	isb	sy
 8004ece:	f3bf 8f4f 	dsb	sy
 8004ed2:	60fb      	str	r3, [r7, #12]
}
 8004ed4:	bf00      	nop
 8004ed6:	bf00      	nop
 8004ed8:	e7fd      	b.n	8004ed6 <vTaskStartScheduler+0xaa>
}
 8004eda:	bf00      	nop
 8004edc:	3718      	adds	r7, #24
 8004ede:	46bd      	mov	sp, r7
 8004ee0:	bd80      	pop	{r7, pc}
 8004ee2:	bf00      	nop
 8004ee4:	08006e30 	.word	0x08006e30
 8004ee8:	080054b9 	.word	0x080054b9
 8004eec:	200007e8 	.word	0x200007e8
 8004ef0:	200006c4 	.word	0x200006c4
 8004ef4:	2000001c 	.word	0x2000001c
 8004ef8:	200007e4 	.word	0x200007e4
 8004efc:	200007d0 	.word	0x200007d0
 8004f00:	200007c8 	.word	0x200007c8

08004f04 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8004f04:	b480      	push	{r7}
 8004f06:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8004f08:	4b04      	ldr	r3, [pc, #16]	@ (8004f1c <vTaskSuspendAll+0x18>)
 8004f0a:	681b      	ldr	r3, [r3, #0]
 8004f0c:	3301      	adds	r3, #1
 8004f0e:	4a03      	ldr	r2, [pc, #12]	@ (8004f1c <vTaskSuspendAll+0x18>)
 8004f10:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 8004f12:	bf00      	nop
 8004f14:	46bd      	mov	sp, r7
 8004f16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f1a:	4770      	bx	lr
 8004f1c:	200007ec 	.word	0x200007ec

08004f20 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8004f20:	b580      	push	{r7, lr}
 8004f22:	b084      	sub	sp, #16
 8004f24:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8004f26:	2300      	movs	r3, #0
 8004f28:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8004f2a:	2300      	movs	r3, #0
 8004f2c:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8004f2e:	4b42      	ldr	r3, [pc, #264]	@ (8005038 <xTaskResumeAll+0x118>)
 8004f30:	681b      	ldr	r3, [r3, #0]
 8004f32:	2b00      	cmp	r3, #0
 8004f34:	d10b      	bne.n	8004f4e <xTaskResumeAll+0x2e>
	__asm volatile
 8004f36:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004f3a:	f383 8811 	msr	BASEPRI, r3
 8004f3e:	f3bf 8f6f 	isb	sy
 8004f42:	f3bf 8f4f 	dsb	sy
 8004f46:	603b      	str	r3, [r7, #0]
}
 8004f48:	bf00      	nop
 8004f4a:	bf00      	nop
 8004f4c:	e7fd      	b.n	8004f4a <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8004f4e:	f000 fef3 	bl	8005d38 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8004f52:	4b39      	ldr	r3, [pc, #228]	@ (8005038 <xTaskResumeAll+0x118>)
 8004f54:	681b      	ldr	r3, [r3, #0]
 8004f56:	3b01      	subs	r3, #1
 8004f58:	4a37      	ldr	r2, [pc, #220]	@ (8005038 <xTaskResumeAll+0x118>)
 8004f5a:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8004f5c:	4b36      	ldr	r3, [pc, #216]	@ (8005038 <xTaskResumeAll+0x118>)
 8004f5e:	681b      	ldr	r3, [r3, #0]
 8004f60:	2b00      	cmp	r3, #0
 8004f62:	d161      	bne.n	8005028 <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8004f64:	4b35      	ldr	r3, [pc, #212]	@ (800503c <xTaskResumeAll+0x11c>)
 8004f66:	681b      	ldr	r3, [r3, #0]
 8004f68:	2b00      	cmp	r3, #0
 8004f6a:	d05d      	beq.n	8005028 <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8004f6c:	e02e      	b.n	8004fcc <xTaskResumeAll+0xac>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8004f6e:	4b34      	ldr	r3, [pc, #208]	@ (8005040 <xTaskResumeAll+0x120>)
 8004f70:	68db      	ldr	r3, [r3, #12]
 8004f72:	68db      	ldr	r3, [r3, #12]
 8004f74:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8004f76:	68fb      	ldr	r3, [r7, #12]
 8004f78:	3318      	adds	r3, #24
 8004f7a:	4618      	mov	r0, r3
 8004f7c:	f7fe fe0c 	bl	8003b98 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8004f80:	68fb      	ldr	r3, [r7, #12]
 8004f82:	3304      	adds	r3, #4
 8004f84:	4618      	mov	r0, r3
 8004f86:	f7fe fe07 	bl	8003b98 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8004f8a:	68fb      	ldr	r3, [r7, #12]
 8004f8c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004f8e:	2201      	movs	r2, #1
 8004f90:	409a      	lsls	r2, r3
 8004f92:	4b2c      	ldr	r3, [pc, #176]	@ (8005044 <xTaskResumeAll+0x124>)
 8004f94:	681b      	ldr	r3, [r3, #0]
 8004f96:	4313      	orrs	r3, r2
 8004f98:	4a2a      	ldr	r2, [pc, #168]	@ (8005044 <xTaskResumeAll+0x124>)
 8004f9a:	6013      	str	r3, [r2, #0]
 8004f9c:	68fb      	ldr	r3, [r7, #12]
 8004f9e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004fa0:	4613      	mov	r3, r2
 8004fa2:	009b      	lsls	r3, r3, #2
 8004fa4:	4413      	add	r3, r2
 8004fa6:	009b      	lsls	r3, r3, #2
 8004fa8:	4a27      	ldr	r2, [pc, #156]	@ (8005048 <xTaskResumeAll+0x128>)
 8004faa:	441a      	add	r2, r3
 8004fac:	68fb      	ldr	r3, [r7, #12]
 8004fae:	3304      	adds	r3, #4
 8004fb0:	4619      	mov	r1, r3
 8004fb2:	4610      	mov	r0, r2
 8004fb4:	f7fe fd93 	bl	8003ade <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8004fb8:	68fb      	ldr	r3, [r7, #12]
 8004fba:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004fbc:	4b23      	ldr	r3, [pc, #140]	@ (800504c <xTaskResumeAll+0x12c>)
 8004fbe:	681b      	ldr	r3, [r3, #0]
 8004fc0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004fc2:	429a      	cmp	r2, r3
 8004fc4:	d302      	bcc.n	8004fcc <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 8004fc6:	4b22      	ldr	r3, [pc, #136]	@ (8005050 <xTaskResumeAll+0x130>)
 8004fc8:	2201      	movs	r2, #1
 8004fca:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8004fcc:	4b1c      	ldr	r3, [pc, #112]	@ (8005040 <xTaskResumeAll+0x120>)
 8004fce:	681b      	ldr	r3, [r3, #0]
 8004fd0:	2b00      	cmp	r3, #0
 8004fd2:	d1cc      	bne.n	8004f6e <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8004fd4:	68fb      	ldr	r3, [r7, #12]
 8004fd6:	2b00      	cmp	r3, #0
 8004fd8:	d001      	beq.n	8004fde <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8004fda:	f000 fb29 	bl	8005630 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8004fde:	4b1d      	ldr	r3, [pc, #116]	@ (8005054 <xTaskResumeAll+0x134>)
 8004fe0:	681b      	ldr	r3, [r3, #0]
 8004fe2:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8004fe4:	687b      	ldr	r3, [r7, #4]
 8004fe6:	2b00      	cmp	r3, #0
 8004fe8:	d010      	beq.n	800500c <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8004fea:	f000 f837 	bl	800505c <xTaskIncrementTick>
 8004fee:	4603      	mov	r3, r0
 8004ff0:	2b00      	cmp	r3, #0
 8004ff2:	d002      	beq.n	8004ffa <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 8004ff4:	4b16      	ldr	r3, [pc, #88]	@ (8005050 <xTaskResumeAll+0x130>)
 8004ff6:	2201      	movs	r2, #1
 8004ff8:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8004ffa:	687b      	ldr	r3, [r7, #4]
 8004ffc:	3b01      	subs	r3, #1
 8004ffe:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8005000:	687b      	ldr	r3, [r7, #4]
 8005002:	2b00      	cmp	r3, #0
 8005004:	d1f1      	bne.n	8004fea <xTaskResumeAll+0xca>

						xPendedTicks = 0;
 8005006:	4b13      	ldr	r3, [pc, #76]	@ (8005054 <xTaskResumeAll+0x134>)
 8005008:	2200      	movs	r2, #0
 800500a:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 800500c:	4b10      	ldr	r3, [pc, #64]	@ (8005050 <xTaskResumeAll+0x130>)
 800500e:	681b      	ldr	r3, [r3, #0]
 8005010:	2b00      	cmp	r3, #0
 8005012:	d009      	beq.n	8005028 <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8005014:	2301      	movs	r3, #1
 8005016:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8005018:	4b0f      	ldr	r3, [pc, #60]	@ (8005058 <xTaskResumeAll+0x138>)
 800501a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800501e:	601a      	str	r2, [r3, #0]
 8005020:	f3bf 8f4f 	dsb	sy
 8005024:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8005028:	f000 feb8 	bl	8005d9c <vPortExitCritical>

	return xAlreadyYielded;
 800502c:	68bb      	ldr	r3, [r7, #8]
}
 800502e:	4618      	mov	r0, r3
 8005030:	3710      	adds	r7, #16
 8005032:	46bd      	mov	sp, r7
 8005034:	bd80      	pop	{r7, pc}
 8005036:	bf00      	nop
 8005038:	200007ec 	.word	0x200007ec
 800503c:	200007c4 	.word	0x200007c4
 8005040:	20000784 	.word	0x20000784
 8005044:	200007cc 	.word	0x200007cc
 8005048:	200006c8 	.word	0x200006c8
 800504c:	200006c4 	.word	0x200006c4
 8005050:	200007d8 	.word	0x200007d8
 8005054:	200007d4 	.word	0x200007d4
 8005058:	e000ed04 	.word	0xe000ed04

0800505c <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 800505c:	b580      	push	{r7, lr}
 800505e:	b086      	sub	sp, #24
 8005060:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8005062:	2300      	movs	r3, #0
 8005064:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8005066:	4b4f      	ldr	r3, [pc, #316]	@ (80051a4 <xTaskIncrementTick+0x148>)
 8005068:	681b      	ldr	r3, [r3, #0]
 800506a:	2b00      	cmp	r3, #0
 800506c:	f040 808f 	bne.w	800518e <xTaskIncrementTick+0x132>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8005070:	4b4d      	ldr	r3, [pc, #308]	@ (80051a8 <xTaskIncrementTick+0x14c>)
 8005072:	681b      	ldr	r3, [r3, #0]
 8005074:	3301      	adds	r3, #1
 8005076:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8005078:	4a4b      	ldr	r2, [pc, #300]	@ (80051a8 <xTaskIncrementTick+0x14c>)
 800507a:	693b      	ldr	r3, [r7, #16]
 800507c:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800507e:	693b      	ldr	r3, [r7, #16]
 8005080:	2b00      	cmp	r3, #0
 8005082:	d121      	bne.n	80050c8 <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 8005084:	4b49      	ldr	r3, [pc, #292]	@ (80051ac <xTaskIncrementTick+0x150>)
 8005086:	681b      	ldr	r3, [r3, #0]
 8005088:	681b      	ldr	r3, [r3, #0]
 800508a:	2b00      	cmp	r3, #0
 800508c:	d00b      	beq.n	80050a6 <xTaskIncrementTick+0x4a>
	__asm volatile
 800508e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005092:	f383 8811 	msr	BASEPRI, r3
 8005096:	f3bf 8f6f 	isb	sy
 800509a:	f3bf 8f4f 	dsb	sy
 800509e:	603b      	str	r3, [r7, #0]
}
 80050a0:	bf00      	nop
 80050a2:	bf00      	nop
 80050a4:	e7fd      	b.n	80050a2 <xTaskIncrementTick+0x46>
 80050a6:	4b41      	ldr	r3, [pc, #260]	@ (80051ac <xTaskIncrementTick+0x150>)
 80050a8:	681b      	ldr	r3, [r3, #0]
 80050aa:	60fb      	str	r3, [r7, #12]
 80050ac:	4b40      	ldr	r3, [pc, #256]	@ (80051b0 <xTaskIncrementTick+0x154>)
 80050ae:	681b      	ldr	r3, [r3, #0]
 80050b0:	4a3e      	ldr	r2, [pc, #248]	@ (80051ac <xTaskIncrementTick+0x150>)
 80050b2:	6013      	str	r3, [r2, #0]
 80050b4:	4a3e      	ldr	r2, [pc, #248]	@ (80051b0 <xTaskIncrementTick+0x154>)
 80050b6:	68fb      	ldr	r3, [r7, #12]
 80050b8:	6013      	str	r3, [r2, #0]
 80050ba:	4b3e      	ldr	r3, [pc, #248]	@ (80051b4 <xTaskIncrementTick+0x158>)
 80050bc:	681b      	ldr	r3, [r3, #0]
 80050be:	3301      	adds	r3, #1
 80050c0:	4a3c      	ldr	r2, [pc, #240]	@ (80051b4 <xTaskIncrementTick+0x158>)
 80050c2:	6013      	str	r3, [r2, #0]
 80050c4:	f000 fab4 	bl	8005630 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 80050c8:	4b3b      	ldr	r3, [pc, #236]	@ (80051b8 <xTaskIncrementTick+0x15c>)
 80050ca:	681b      	ldr	r3, [r3, #0]
 80050cc:	693a      	ldr	r2, [r7, #16]
 80050ce:	429a      	cmp	r2, r3
 80050d0:	d348      	bcc.n	8005164 <xTaskIncrementTick+0x108>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80050d2:	4b36      	ldr	r3, [pc, #216]	@ (80051ac <xTaskIncrementTick+0x150>)
 80050d4:	681b      	ldr	r3, [r3, #0]
 80050d6:	681b      	ldr	r3, [r3, #0]
 80050d8:	2b00      	cmp	r3, #0
 80050da:	d104      	bne.n	80050e6 <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80050dc:	4b36      	ldr	r3, [pc, #216]	@ (80051b8 <xTaskIncrementTick+0x15c>)
 80050de:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80050e2:	601a      	str	r2, [r3, #0]
					break;
 80050e4:	e03e      	b.n	8005164 <xTaskIncrementTick+0x108>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80050e6:	4b31      	ldr	r3, [pc, #196]	@ (80051ac <xTaskIncrementTick+0x150>)
 80050e8:	681b      	ldr	r3, [r3, #0]
 80050ea:	68db      	ldr	r3, [r3, #12]
 80050ec:	68db      	ldr	r3, [r3, #12]
 80050ee:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 80050f0:	68bb      	ldr	r3, [r7, #8]
 80050f2:	685b      	ldr	r3, [r3, #4]
 80050f4:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 80050f6:	693a      	ldr	r2, [r7, #16]
 80050f8:	687b      	ldr	r3, [r7, #4]
 80050fa:	429a      	cmp	r2, r3
 80050fc:	d203      	bcs.n	8005106 <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 80050fe:	4a2e      	ldr	r2, [pc, #184]	@ (80051b8 <xTaskIncrementTick+0x15c>)
 8005100:	687b      	ldr	r3, [r7, #4]
 8005102:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8005104:	e02e      	b.n	8005164 <xTaskIncrementTick+0x108>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8005106:	68bb      	ldr	r3, [r7, #8]
 8005108:	3304      	adds	r3, #4
 800510a:	4618      	mov	r0, r3
 800510c:	f7fe fd44 	bl	8003b98 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8005110:	68bb      	ldr	r3, [r7, #8]
 8005112:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005114:	2b00      	cmp	r3, #0
 8005116:	d004      	beq.n	8005122 <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8005118:	68bb      	ldr	r3, [r7, #8]
 800511a:	3318      	adds	r3, #24
 800511c:	4618      	mov	r0, r3
 800511e:	f7fe fd3b 	bl	8003b98 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8005122:	68bb      	ldr	r3, [r7, #8]
 8005124:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005126:	2201      	movs	r2, #1
 8005128:	409a      	lsls	r2, r3
 800512a:	4b24      	ldr	r3, [pc, #144]	@ (80051bc <xTaskIncrementTick+0x160>)
 800512c:	681b      	ldr	r3, [r3, #0]
 800512e:	4313      	orrs	r3, r2
 8005130:	4a22      	ldr	r2, [pc, #136]	@ (80051bc <xTaskIncrementTick+0x160>)
 8005132:	6013      	str	r3, [r2, #0]
 8005134:	68bb      	ldr	r3, [r7, #8]
 8005136:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005138:	4613      	mov	r3, r2
 800513a:	009b      	lsls	r3, r3, #2
 800513c:	4413      	add	r3, r2
 800513e:	009b      	lsls	r3, r3, #2
 8005140:	4a1f      	ldr	r2, [pc, #124]	@ (80051c0 <xTaskIncrementTick+0x164>)
 8005142:	441a      	add	r2, r3
 8005144:	68bb      	ldr	r3, [r7, #8]
 8005146:	3304      	adds	r3, #4
 8005148:	4619      	mov	r1, r3
 800514a:	4610      	mov	r0, r2
 800514c:	f7fe fcc7 	bl	8003ade <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8005150:	68bb      	ldr	r3, [r7, #8]
 8005152:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005154:	4b1b      	ldr	r3, [pc, #108]	@ (80051c4 <xTaskIncrementTick+0x168>)
 8005156:	681b      	ldr	r3, [r3, #0]
 8005158:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800515a:	429a      	cmp	r2, r3
 800515c:	d3b9      	bcc.n	80050d2 <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 800515e:	2301      	movs	r3, #1
 8005160:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8005162:	e7b6      	b.n	80050d2 <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8005164:	4b17      	ldr	r3, [pc, #92]	@ (80051c4 <xTaskIncrementTick+0x168>)
 8005166:	681b      	ldr	r3, [r3, #0]
 8005168:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800516a:	4915      	ldr	r1, [pc, #84]	@ (80051c0 <xTaskIncrementTick+0x164>)
 800516c:	4613      	mov	r3, r2
 800516e:	009b      	lsls	r3, r3, #2
 8005170:	4413      	add	r3, r2
 8005172:	009b      	lsls	r3, r3, #2
 8005174:	440b      	add	r3, r1
 8005176:	681b      	ldr	r3, [r3, #0]
 8005178:	2b01      	cmp	r3, #1
 800517a:	d901      	bls.n	8005180 <xTaskIncrementTick+0x124>
			{
				xSwitchRequired = pdTRUE;
 800517c:	2301      	movs	r3, #1
 800517e:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8005180:	4b11      	ldr	r3, [pc, #68]	@ (80051c8 <xTaskIncrementTick+0x16c>)
 8005182:	681b      	ldr	r3, [r3, #0]
 8005184:	2b00      	cmp	r3, #0
 8005186:	d007      	beq.n	8005198 <xTaskIncrementTick+0x13c>
			{
				xSwitchRequired = pdTRUE;
 8005188:	2301      	movs	r3, #1
 800518a:	617b      	str	r3, [r7, #20]
 800518c:	e004      	b.n	8005198 <xTaskIncrementTick+0x13c>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 800518e:	4b0f      	ldr	r3, [pc, #60]	@ (80051cc <xTaskIncrementTick+0x170>)
 8005190:	681b      	ldr	r3, [r3, #0]
 8005192:	3301      	adds	r3, #1
 8005194:	4a0d      	ldr	r2, [pc, #52]	@ (80051cc <xTaskIncrementTick+0x170>)
 8005196:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8005198:	697b      	ldr	r3, [r7, #20]
}
 800519a:	4618      	mov	r0, r3
 800519c:	3718      	adds	r7, #24
 800519e:	46bd      	mov	sp, r7
 80051a0:	bd80      	pop	{r7, pc}
 80051a2:	bf00      	nop
 80051a4:	200007ec 	.word	0x200007ec
 80051a8:	200007c8 	.word	0x200007c8
 80051ac:	2000077c 	.word	0x2000077c
 80051b0:	20000780 	.word	0x20000780
 80051b4:	200007dc 	.word	0x200007dc
 80051b8:	200007e4 	.word	0x200007e4
 80051bc:	200007cc 	.word	0x200007cc
 80051c0:	200006c8 	.word	0x200006c8
 80051c4:	200006c4 	.word	0x200006c4
 80051c8:	200007d8 	.word	0x200007d8
 80051cc:	200007d4 	.word	0x200007d4

080051d0 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 80051d0:	b480      	push	{r7}
 80051d2:	b087      	sub	sp, #28
 80051d4:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 80051d6:	4b2a      	ldr	r3, [pc, #168]	@ (8005280 <vTaskSwitchContext+0xb0>)
 80051d8:	681b      	ldr	r3, [r3, #0]
 80051da:	2b00      	cmp	r3, #0
 80051dc:	d003      	beq.n	80051e6 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 80051de:	4b29      	ldr	r3, [pc, #164]	@ (8005284 <vTaskSwitchContext+0xb4>)
 80051e0:	2201      	movs	r2, #1
 80051e2:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 80051e4:	e046      	b.n	8005274 <vTaskSwitchContext+0xa4>
		xYieldPending = pdFALSE;
 80051e6:	4b27      	ldr	r3, [pc, #156]	@ (8005284 <vTaskSwitchContext+0xb4>)
 80051e8:	2200      	movs	r2, #0
 80051ea:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80051ec:	4b26      	ldr	r3, [pc, #152]	@ (8005288 <vTaskSwitchContext+0xb8>)
 80051ee:	681b      	ldr	r3, [r3, #0]
 80051f0:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 80051f2:	68fb      	ldr	r3, [r7, #12]
 80051f4:	fab3 f383 	clz	r3, r3
 80051f8:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 80051fa:	7afb      	ldrb	r3, [r7, #11]
 80051fc:	f1c3 031f 	rsb	r3, r3, #31
 8005200:	617b      	str	r3, [r7, #20]
 8005202:	4922      	ldr	r1, [pc, #136]	@ (800528c <vTaskSwitchContext+0xbc>)
 8005204:	697a      	ldr	r2, [r7, #20]
 8005206:	4613      	mov	r3, r2
 8005208:	009b      	lsls	r3, r3, #2
 800520a:	4413      	add	r3, r2
 800520c:	009b      	lsls	r3, r3, #2
 800520e:	440b      	add	r3, r1
 8005210:	681b      	ldr	r3, [r3, #0]
 8005212:	2b00      	cmp	r3, #0
 8005214:	d10b      	bne.n	800522e <vTaskSwitchContext+0x5e>
	__asm volatile
 8005216:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800521a:	f383 8811 	msr	BASEPRI, r3
 800521e:	f3bf 8f6f 	isb	sy
 8005222:	f3bf 8f4f 	dsb	sy
 8005226:	607b      	str	r3, [r7, #4]
}
 8005228:	bf00      	nop
 800522a:	bf00      	nop
 800522c:	e7fd      	b.n	800522a <vTaskSwitchContext+0x5a>
 800522e:	697a      	ldr	r2, [r7, #20]
 8005230:	4613      	mov	r3, r2
 8005232:	009b      	lsls	r3, r3, #2
 8005234:	4413      	add	r3, r2
 8005236:	009b      	lsls	r3, r3, #2
 8005238:	4a14      	ldr	r2, [pc, #80]	@ (800528c <vTaskSwitchContext+0xbc>)
 800523a:	4413      	add	r3, r2
 800523c:	613b      	str	r3, [r7, #16]
 800523e:	693b      	ldr	r3, [r7, #16]
 8005240:	685b      	ldr	r3, [r3, #4]
 8005242:	685a      	ldr	r2, [r3, #4]
 8005244:	693b      	ldr	r3, [r7, #16]
 8005246:	605a      	str	r2, [r3, #4]
 8005248:	693b      	ldr	r3, [r7, #16]
 800524a:	685a      	ldr	r2, [r3, #4]
 800524c:	693b      	ldr	r3, [r7, #16]
 800524e:	3308      	adds	r3, #8
 8005250:	429a      	cmp	r2, r3
 8005252:	d104      	bne.n	800525e <vTaskSwitchContext+0x8e>
 8005254:	693b      	ldr	r3, [r7, #16]
 8005256:	685b      	ldr	r3, [r3, #4]
 8005258:	685a      	ldr	r2, [r3, #4]
 800525a:	693b      	ldr	r3, [r7, #16]
 800525c:	605a      	str	r2, [r3, #4]
 800525e:	693b      	ldr	r3, [r7, #16]
 8005260:	685b      	ldr	r3, [r3, #4]
 8005262:	68db      	ldr	r3, [r3, #12]
 8005264:	4a0a      	ldr	r2, [pc, #40]	@ (8005290 <vTaskSwitchContext+0xc0>)
 8005266:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8005268:	4b09      	ldr	r3, [pc, #36]	@ (8005290 <vTaskSwitchContext+0xc0>)
 800526a:	681b      	ldr	r3, [r3, #0]
 800526c:	f503 739e 	add.w	r3, r3, #316	@ 0x13c
 8005270:	4a08      	ldr	r2, [pc, #32]	@ (8005294 <vTaskSwitchContext+0xc4>)
 8005272:	6013      	str	r3, [r2, #0]
}
 8005274:	bf00      	nop
 8005276:	371c      	adds	r7, #28
 8005278:	46bd      	mov	sp, r7
 800527a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800527e:	4770      	bx	lr
 8005280:	200007ec 	.word	0x200007ec
 8005284:	200007d8 	.word	0x200007d8
 8005288:	200007cc 	.word	0x200007cc
 800528c:	200006c8 	.word	0x200006c8
 8005290:	200006c4 	.word	0x200006c4
 8005294:	2000001c 	.word	0x2000001c

08005298 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8005298:	b580      	push	{r7, lr}
 800529a:	b084      	sub	sp, #16
 800529c:	af00      	add	r7, sp, #0
 800529e:	6078      	str	r0, [r7, #4]
 80052a0:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 80052a2:	687b      	ldr	r3, [r7, #4]
 80052a4:	2b00      	cmp	r3, #0
 80052a6:	d10b      	bne.n	80052c0 <vTaskPlaceOnEventList+0x28>
	__asm volatile
 80052a8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80052ac:	f383 8811 	msr	BASEPRI, r3
 80052b0:	f3bf 8f6f 	isb	sy
 80052b4:	f3bf 8f4f 	dsb	sy
 80052b8:	60fb      	str	r3, [r7, #12]
}
 80052ba:	bf00      	nop
 80052bc:	bf00      	nop
 80052be:	e7fd      	b.n	80052bc <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 80052c0:	4b07      	ldr	r3, [pc, #28]	@ (80052e0 <vTaskPlaceOnEventList+0x48>)
 80052c2:	681b      	ldr	r3, [r3, #0]
 80052c4:	3318      	adds	r3, #24
 80052c6:	4619      	mov	r1, r3
 80052c8:	6878      	ldr	r0, [r7, #4]
 80052ca:	f7fe fc2c 	bl	8003b26 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 80052ce:	2101      	movs	r1, #1
 80052d0:	6838      	ldr	r0, [r7, #0]
 80052d2:	f000 fb99 	bl	8005a08 <prvAddCurrentTaskToDelayedList>
}
 80052d6:	bf00      	nop
 80052d8:	3710      	adds	r7, #16
 80052da:	46bd      	mov	sp, r7
 80052dc:	bd80      	pop	{r7, pc}
 80052de:	bf00      	nop
 80052e0:	200006c4 	.word	0x200006c4

080052e4 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 80052e4:	b580      	push	{r7, lr}
 80052e6:	b086      	sub	sp, #24
 80052e8:	af00      	add	r7, sp, #0
 80052ea:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80052ec:	687b      	ldr	r3, [r7, #4]
 80052ee:	68db      	ldr	r3, [r3, #12]
 80052f0:	68db      	ldr	r3, [r3, #12]
 80052f2:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 80052f4:	693b      	ldr	r3, [r7, #16]
 80052f6:	2b00      	cmp	r3, #0
 80052f8:	d10b      	bne.n	8005312 <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 80052fa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80052fe:	f383 8811 	msr	BASEPRI, r3
 8005302:	f3bf 8f6f 	isb	sy
 8005306:	f3bf 8f4f 	dsb	sy
 800530a:	60fb      	str	r3, [r7, #12]
}
 800530c:	bf00      	nop
 800530e:	bf00      	nop
 8005310:	e7fd      	b.n	800530e <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8005312:	693b      	ldr	r3, [r7, #16]
 8005314:	3318      	adds	r3, #24
 8005316:	4618      	mov	r0, r3
 8005318:	f7fe fc3e 	bl	8003b98 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800531c:	4b1d      	ldr	r3, [pc, #116]	@ (8005394 <xTaskRemoveFromEventList+0xb0>)
 800531e:	681b      	ldr	r3, [r3, #0]
 8005320:	2b00      	cmp	r3, #0
 8005322:	d11c      	bne.n	800535e <xTaskRemoveFromEventList+0x7a>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8005324:	693b      	ldr	r3, [r7, #16]
 8005326:	3304      	adds	r3, #4
 8005328:	4618      	mov	r0, r3
 800532a:	f7fe fc35 	bl	8003b98 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 800532e:	693b      	ldr	r3, [r7, #16]
 8005330:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005332:	2201      	movs	r2, #1
 8005334:	409a      	lsls	r2, r3
 8005336:	4b18      	ldr	r3, [pc, #96]	@ (8005398 <xTaskRemoveFromEventList+0xb4>)
 8005338:	681b      	ldr	r3, [r3, #0]
 800533a:	4313      	orrs	r3, r2
 800533c:	4a16      	ldr	r2, [pc, #88]	@ (8005398 <xTaskRemoveFromEventList+0xb4>)
 800533e:	6013      	str	r3, [r2, #0]
 8005340:	693b      	ldr	r3, [r7, #16]
 8005342:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005344:	4613      	mov	r3, r2
 8005346:	009b      	lsls	r3, r3, #2
 8005348:	4413      	add	r3, r2
 800534a:	009b      	lsls	r3, r3, #2
 800534c:	4a13      	ldr	r2, [pc, #76]	@ (800539c <xTaskRemoveFromEventList+0xb8>)
 800534e:	441a      	add	r2, r3
 8005350:	693b      	ldr	r3, [r7, #16]
 8005352:	3304      	adds	r3, #4
 8005354:	4619      	mov	r1, r3
 8005356:	4610      	mov	r0, r2
 8005358:	f7fe fbc1 	bl	8003ade <vListInsertEnd>
 800535c:	e005      	b.n	800536a <xTaskRemoveFromEventList+0x86>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 800535e:	693b      	ldr	r3, [r7, #16]
 8005360:	3318      	adds	r3, #24
 8005362:	4619      	mov	r1, r3
 8005364:	480e      	ldr	r0, [pc, #56]	@ (80053a0 <xTaskRemoveFromEventList+0xbc>)
 8005366:	f7fe fbba 	bl	8003ade <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 800536a:	693b      	ldr	r3, [r7, #16]
 800536c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800536e:	4b0d      	ldr	r3, [pc, #52]	@ (80053a4 <xTaskRemoveFromEventList+0xc0>)
 8005370:	681b      	ldr	r3, [r3, #0]
 8005372:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005374:	429a      	cmp	r2, r3
 8005376:	d905      	bls.n	8005384 <xTaskRemoveFromEventList+0xa0>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8005378:	2301      	movs	r3, #1
 800537a:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 800537c:	4b0a      	ldr	r3, [pc, #40]	@ (80053a8 <xTaskRemoveFromEventList+0xc4>)
 800537e:	2201      	movs	r2, #1
 8005380:	601a      	str	r2, [r3, #0]
 8005382:	e001      	b.n	8005388 <xTaskRemoveFromEventList+0xa4>
	}
	else
	{
		xReturn = pdFALSE;
 8005384:	2300      	movs	r3, #0
 8005386:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8005388:	697b      	ldr	r3, [r7, #20]
}
 800538a:	4618      	mov	r0, r3
 800538c:	3718      	adds	r7, #24
 800538e:	46bd      	mov	sp, r7
 8005390:	bd80      	pop	{r7, pc}
 8005392:	bf00      	nop
 8005394:	200007ec 	.word	0x200007ec
 8005398:	200007cc 	.word	0x200007cc
 800539c:	200006c8 	.word	0x200006c8
 80053a0:	20000784 	.word	0x20000784
 80053a4:	200006c4 	.word	0x200006c4
 80053a8:	200007d8 	.word	0x200007d8

080053ac <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 80053ac:	b480      	push	{r7}
 80053ae:	b083      	sub	sp, #12
 80053b0:	af00      	add	r7, sp, #0
 80053b2:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 80053b4:	4b06      	ldr	r3, [pc, #24]	@ (80053d0 <vTaskInternalSetTimeOutState+0x24>)
 80053b6:	681a      	ldr	r2, [r3, #0]
 80053b8:	687b      	ldr	r3, [r7, #4]
 80053ba:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 80053bc:	4b05      	ldr	r3, [pc, #20]	@ (80053d4 <vTaskInternalSetTimeOutState+0x28>)
 80053be:	681a      	ldr	r2, [r3, #0]
 80053c0:	687b      	ldr	r3, [r7, #4]
 80053c2:	605a      	str	r2, [r3, #4]
}
 80053c4:	bf00      	nop
 80053c6:	370c      	adds	r7, #12
 80053c8:	46bd      	mov	sp, r7
 80053ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053ce:	4770      	bx	lr
 80053d0:	200007dc 	.word	0x200007dc
 80053d4:	200007c8 	.word	0x200007c8

080053d8 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 80053d8:	b580      	push	{r7, lr}
 80053da:	b088      	sub	sp, #32
 80053dc:	af00      	add	r7, sp, #0
 80053de:	6078      	str	r0, [r7, #4]
 80053e0:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 80053e2:	687b      	ldr	r3, [r7, #4]
 80053e4:	2b00      	cmp	r3, #0
 80053e6:	d10b      	bne.n	8005400 <xTaskCheckForTimeOut+0x28>
	__asm volatile
 80053e8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80053ec:	f383 8811 	msr	BASEPRI, r3
 80053f0:	f3bf 8f6f 	isb	sy
 80053f4:	f3bf 8f4f 	dsb	sy
 80053f8:	613b      	str	r3, [r7, #16]
}
 80053fa:	bf00      	nop
 80053fc:	bf00      	nop
 80053fe:	e7fd      	b.n	80053fc <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 8005400:	683b      	ldr	r3, [r7, #0]
 8005402:	2b00      	cmp	r3, #0
 8005404:	d10b      	bne.n	800541e <xTaskCheckForTimeOut+0x46>
	__asm volatile
 8005406:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800540a:	f383 8811 	msr	BASEPRI, r3
 800540e:	f3bf 8f6f 	isb	sy
 8005412:	f3bf 8f4f 	dsb	sy
 8005416:	60fb      	str	r3, [r7, #12]
}
 8005418:	bf00      	nop
 800541a:	bf00      	nop
 800541c:	e7fd      	b.n	800541a <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 800541e:	f000 fc8b 	bl	8005d38 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8005422:	4b1d      	ldr	r3, [pc, #116]	@ (8005498 <xTaskCheckForTimeOut+0xc0>)
 8005424:	681b      	ldr	r3, [r3, #0]
 8005426:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8005428:	687b      	ldr	r3, [r7, #4]
 800542a:	685b      	ldr	r3, [r3, #4]
 800542c:	69ba      	ldr	r2, [r7, #24]
 800542e:	1ad3      	subs	r3, r2, r3
 8005430:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8005432:	683b      	ldr	r3, [r7, #0]
 8005434:	681b      	ldr	r3, [r3, #0]
 8005436:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800543a:	d102      	bne.n	8005442 <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 800543c:	2300      	movs	r3, #0
 800543e:	61fb      	str	r3, [r7, #28]
 8005440:	e023      	b.n	800548a <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8005442:	687b      	ldr	r3, [r7, #4]
 8005444:	681a      	ldr	r2, [r3, #0]
 8005446:	4b15      	ldr	r3, [pc, #84]	@ (800549c <xTaskCheckForTimeOut+0xc4>)
 8005448:	681b      	ldr	r3, [r3, #0]
 800544a:	429a      	cmp	r2, r3
 800544c:	d007      	beq.n	800545e <xTaskCheckForTimeOut+0x86>
 800544e:	687b      	ldr	r3, [r7, #4]
 8005450:	685b      	ldr	r3, [r3, #4]
 8005452:	69ba      	ldr	r2, [r7, #24]
 8005454:	429a      	cmp	r2, r3
 8005456:	d302      	bcc.n	800545e <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8005458:	2301      	movs	r3, #1
 800545a:	61fb      	str	r3, [r7, #28]
 800545c:	e015      	b.n	800548a <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 800545e:	683b      	ldr	r3, [r7, #0]
 8005460:	681b      	ldr	r3, [r3, #0]
 8005462:	697a      	ldr	r2, [r7, #20]
 8005464:	429a      	cmp	r2, r3
 8005466:	d20b      	bcs.n	8005480 <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8005468:	683b      	ldr	r3, [r7, #0]
 800546a:	681a      	ldr	r2, [r3, #0]
 800546c:	697b      	ldr	r3, [r7, #20]
 800546e:	1ad2      	subs	r2, r2, r3
 8005470:	683b      	ldr	r3, [r7, #0]
 8005472:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8005474:	6878      	ldr	r0, [r7, #4]
 8005476:	f7ff ff99 	bl	80053ac <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 800547a:	2300      	movs	r3, #0
 800547c:	61fb      	str	r3, [r7, #28]
 800547e:	e004      	b.n	800548a <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 8005480:	683b      	ldr	r3, [r7, #0]
 8005482:	2200      	movs	r2, #0
 8005484:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8005486:	2301      	movs	r3, #1
 8005488:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 800548a:	f000 fc87 	bl	8005d9c <vPortExitCritical>

	return xReturn;
 800548e:	69fb      	ldr	r3, [r7, #28]
}
 8005490:	4618      	mov	r0, r3
 8005492:	3720      	adds	r7, #32
 8005494:	46bd      	mov	sp, r7
 8005496:	bd80      	pop	{r7, pc}
 8005498:	200007c8 	.word	0x200007c8
 800549c:	200007dc 	.word	0x200007dc

080054a0 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 80054a0:	b480      	push	{r7}
 80054a2:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 80054a4:	4b03      	ldr	r3, [pc, #12]	@ (80054b4 <vTaskMissedYield+0x14>)
 80054a6:	2201      	movs	r2, #1
 80054a8:	601a      	str	r2, [r3, #0]
}
 80054aa:	bf00      	nop
 80054ac:	46bd      	mov	sp, r7
 80054ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054b2:	4770      	bx	lr
 80054b4:	200007d8 	.word	0x200007d8

080054b8 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 80054b8:	b580      	push	{r7, lr}
 80054ba:	b082      	sub	sp, #8
 80054bc:	af00      	add	r7, sp, #0
 80054be:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 80054c0:	f000 f852 	bl	8005568 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 80054c4:	4b06      	ldr	r3, [pc, #24]	@ (80054e0 <prvIdleTask+0x28>)
 80054c6:	681b      	ldr	r3, [r3, #0]
 80054c8:	2b01      	cmp	r3, #1
 80054ca:	d9f9      	bls.n	80054c0 <prvIdleTask+0x8>
			{
				taskYIELD();
 80054cc:	4b05      	ldr	r3, [pc, #20]	@ (80054e4 <prvIdleTask+0x2c>)
 80054ce:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80054d2:	601a      	str	r2, [r3, #0]
 80054d4:	f3bf 8f4f 	dsb	sy
 80054d8:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 80054dc:	e7f0      	b.n	80054c0 <prvIdleTask+0x8>
 80054de:	bf00      	nop
 80054e0:	200006c8 	.word	0x200006c8
 80054e4:	e000ed04 	.word	0xe000ed04

080054e8 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 80054e8:	b580      	push	{r7, lr}
 80054ea:	b082      	sub	sp, #8
 80054ec:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80054ee:	2300      	movs	r3, #0
 80054f0:	607b      	str	r3, [r7, #4]
 80054f2:	e00c      	b.n	800550e <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 80054f4:	687a      	ldr	r2, [r7, #4]
 80054f6:	4613      	mov	r3, r2
 80054f8:	009b      	lsls	r3, r3, #2
 80054fa:	4413      	add	r3, r2
 80054fc:	009b      	lsls	r3, r3, #2
 80054fe:	4a12      	ldr	r2, [pc, #72]	@ (8005548 <prvInitialiseTaskLists+0x60>)
 8005500:	4413      	add	r3, r2
 8005502:	4618      	mov	r0, r3
 8005504:	f7fe fabe 	bl	8003a84 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8005508:	687b      	ldr	r3, [r7, #4]
 800550a:	3301      	adds	r3, #1
 800550c:	607b      	str	r3, [r7, #4]
 800550e:	687b      	ldr	r3, [r7, #4]
 8005510:	2b06      	cmp	r3, #6
 8005512:	d9ef      	bls.n	80054f4 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8005514:	480d      	ldr	r0, [pc, #52]	@ (800554c <prvInitialiseTaskLists+0x64>)
 8005516:	f7fe fab5 	bl	8003a84 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800551a:	480d      	ldr	r0, [pc, #52]	@ (8005550 <prvInitialiseTaskLists+0x68>)
 800551c:	f7fe fab2 	bl	8003a84 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8005520:	480c      	ldr	r0, [pc, #48]	@ (8005554 <prvInitialiseTaskLists+0x6c>)
 8005522:	f7fe faaf 	bl	8003a84 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8005526:	480c      	ldr	r0, [pc, #48]	@ (8005558 <prvInitialiseTaskLists+0x70>)
 8005528:	f7fe faac 	bl	8003a84 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 800552c:	480b      	ldr	r0, [pc, #44]	@ (800555c <prvInitialiseTaskLists+0x74>)
 800552e:	f7fe faa9 	bl	8003a84 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8005532:	4b0b      	ldr	r3, [pc, #44]	@ (8005560 <prvInitialiseTaskLists+0x78>)
 8005534:	4a05      	ldr	r2, [pc, #20]	@ (800554c <prvInitialiseTaskLists+0x64>)
 8005536:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8005538:	4b0a      	ldr	r3, [pc, #40]	@ (8005564 <prvInitialiseTaskLists+0x7c>)
 800553a:	4a05      	ldr	r2, [pc, #20]	@ (8005550 <prvInitialiseTaskLists+0x68>)
 800553c:	601a      	str	r2, [r3, #0]
}
 800553e:	bf00      	nop
 8005540:	3708      	adds	r7, #8
 8005542:	46bd      	mov	sp, r7
 8005544:	bd80      	pop	{r7, pc}
 8005546:	bf00      	nop
 8005548:	200006c8 	.word	0x200006c8
 800554c:	20000754 	.word	0x20000754
 8005550:	20000768 	.word	0x20000768
 8005554:	20000784 	.word	0x20000784
 8005558:	20000798 	.word	0x20000798
 800555c:	200007b0 	.word	0x200007b0
 8005560:	2000077c 	.word	0x2000077c
 8005564:	20000780 	.word	0x20000780

08005568 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8005568:	b580      	push	{r7, lr}
 800556a:	b082      	sub	sp, #8
 800556c:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800556e:	e019      	b.n	80055a4 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8005570:	f000 fbe2 	bl	8005d38 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005574:	4b10      	ldr	r3, [pc, #64]	@ (80055b8 <prvCheckTasksWaitingTermination+0x50>)
 8005576:	68db      	ldr	r3, [r3, #12]
 8005578:	68db      	ldr	r3, [r3, #12]
 800557a:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800557c:	687b      	ldr	r3, [r7, #4]
 800557e:	3304      	adds	r3, #4
 8005580:	4618      	mov	r0, r3
 8005582:	f7fe fb09 	bl	8003b98 <uxListRemove>
				--uxCurrentNumberOfTasks;
 8005586:	4b0d      	ldr	r3, [pc, #52]	@ (80055bc <prvCheckTasksWaitingTermination+0x54>)
 8005588:	681b      	ldr	r3, [r3, #0]
 800558a:	3b01      	subs	r3, #1
 800558c:	4a0b      	ldr	r2, [pc, #44]	@ (80055bc <prvCheckTasksWaitingTermination+0x54>)
 800558e:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8005590:	4b0b      	ldr	r3, [pc, #44]	@ (80055c0 <prvCheckTasksWaitingTermination+0x58>)
 8005592:	681b      	ldr	r3, [r3, #0]
 8005594:	3b01      	subs	r3, #1
 8005596:	4a0a      	ldr	r2, [pc, #40]	@ (80055c0 <prvCheckTasksWaitingTermination+0x58>)
 8005598:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800559a:	f000 fbff 	bl	8005d9c <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800559e:	6878      	ldr	r0, [r7, #4]
 80055a0:	f000 f810 	bl	80055c4 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80055a4:	4b06      	ldr	r3, [pc, #24]	@ (80055c0 <prvCheckTasksWaitingTermination+0x58>)
 80055a6:	681b      	ldr	r3, [r3, #0]
 80055a8:	2b00      	cmp	r3, #0
 80055aa:	d1e1      	bne.n	8005570 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 80055ac:	bf00      	nop
 80055ae:	bf00      	nop
 80055b0:	3708      	adds	r7, #8
 80055b2:	46bd      	mov	sp, r7
 80055b4:	bd80      	pop	{r7, pc}
 80055b6:	bf00      	nop
 80055b8:	20000798 	.word	0x20000798
 80055bc:	200007c4 	.word	0x200007c4
 80055c0:	200007ac 	.word	0x200007ac

080055c4 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 80055c4:	b580      	push	{r7, lr}
 80055c6:	b084      	sub	sp, #16
 80055c8:	af00      	add	r7, sp, #0
 80055ca:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 80055cc:	687b      	ldr	r3, [r7, #4]
 80055ce:	f503 739e 	add.w	r3, r3, #316	@ 0x13c
 80055d2:	4618      	mov	r0, r3
 80055d4:	f001 f8d0 	bl	8006778 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 80055d8:	687b      	ldr	r3, [r7, #4]
 80055da:	f893 318d 	ldrb.w	r3, [r3, #397]	@ 0x18d
 80055de:	2b00      	cmp	r3, #0
 80055e0:	d108      	bne.n	80055f4 <prvDeleteTCB+0x30>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 80055e2:	687b      	ldr	r3, [r7, #4]
 80055e4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80055e6:	4618      	mov	r0, r3
 80055e8:	f000 fd96 	bl	8006118 <vPortFree>
				vPortFree( pxTCB );
 80055ec:	6878      	ldr	r0, [r7, #4]
 80055ee:	f000 fd93 	bl	8006118 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 80055f2:	e019      	b.n	8005628 <prvDeleteTCB+0x64>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 80055f4:	687b      	ldr	r3, [r7, #4]
 80055f6:	f893 318d 	ldrb.w	r3, [r3, #397]	@ 0x18d
 80055fa:	2b01      	cmp	r3, #1
 80055fc:	d103      	bne.n	8005606 <prvDeleteTCB+0x42>
				vPortFree( pxTCB );
 80055fe:	6878      	ldr	r0, [r7, #4]
 8005600:	f000 fd8a 	bl	8006118 <vPortFree>
	}
 8005604:	e010      	b.n	8005628 <prvDeleteTCB+0x64>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8005606:	687b      	ldr	r3, [r7, #4]
 8005608:	f893 318d 	ldrb.w	r3, [r3, #397]	@ 0x18d
 800560c:	2b02      	cmp	r3, #2
 800560e:	d00b      	beq.n	8005628 <prvDeleteTCB+0x64>
	__asm volatile
 8005610:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005614:	f383 8811 	msr	BASEPRI, r3
 8005618:	f3bf 8f6f 	isb	sy
 800561c:	f3bf 8f4f 	dsb	sy
 8005620:	60fb      	str	r3, [r7, #12]
}
 8005622:	bf00      	nop
 8005624:	bf00      	nop
 8005626:	e7fd      	b.n	8005624 <prvDeleteTCB+0x60>
	}
 8005628:	bf00      	nop
 800562a:	3710      	adds	r7, #16
 800562c:	46bd      	mov	sp, r7
 800562e:	bd80      	pop	{r7, pc}

08005630 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8005630:	b480      	push	{r7}
 8005632:	b083      	sub	sp, #12
 8005634:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8005636:	4b0c      	ldr	r3, [pc, #48]	@ (8005668 <prvResetNextTaskUnblockTime+0x38>)
 8005638:	681b      	ldr	r3, [r3, #0]
 800563a:	681b      	ldr	r3, [r3, #0]
 800563c:	2b00      	cmp	r3, #0
 800563e:	d104      	bne.n	800564a <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8005640:	4b0a      	ldr	r3, [pc, #40]	@ (800566c <prvResetNextTaskUnblockTime+0x3c>)
 8005642:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8005646:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8005648:	e008      	b.n	800565c <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800564a:	4b07      	ldr	r3, [pc, #28]	@ (8005668 <prvResetNextTaskUnblockTime+0x38>)
 800564c:	681b      	ldr	r3, [r3, #0]
 800564e:	68db      	ldr	r3, [r3, #12]
 8005650:	68db      	ldr	r3, [r3, #12]
 8005652:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8005654:	687b      	ldr	r3, [r7, #4]
 8005656:	685b      	ldr	r3, [r3, #4]
 8005658:	4a04      	ldr	r2, [pc, #16]	@ (800566c <prvResetNextTaskUnblockTime+0x3c>)
 800565a:	6013      	str	r3, [r2, #0]
}
 800565c:	bf00      	nop
 800565e:	370c      	adds	r7, #12
 8005660:	46bd      	mov	sp, r7
 8005662:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005666:	4770      	bx	lr
 8005668:	2000077c 	.word	0x2000077c
 800566c:	200007e4 	.word	0x200007e4

08005670 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8005670:	b480      	push	{r7}
 8005672:	b083      	sub	sp, #12
 8005674:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8005676:	4b0b      	ldr	r3, [pc, #44]	@ (80056a4 <xTaskGetSchedulerState+0x34>)
 8005678:	681b      	ldr	r3, [r3, #0]
 800567a:	2b00      	cmp	r3, #0
 800567c:	d102      	bne.n	8005684 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800567e:	2301      	movs	r3, #1
 8005680:	607b      	str	r3, [r7, #4]
 8005682:	e008      	b.n	8005696 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8005684:	4b08      	ldr	r3, [pc, #32]	@ (80056a8 <xTaskGetSchedulerState+0x38>)
 8005686:	681b      	ldr	r3, [r3, #0]
 8005688:	2b00      	cmp	r3, #0
 800568a:	d102      	bne.n	8005692 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 800568c:	2302      	movs	r3, #2
 800568e:	607b      	str	r3, [r7, #4]
 8005690:	e001      	b.n	8005696 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8005692:	2300      	movs	r3, #0
 8005694:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8005696:	687b      	ldr	r3, [r7, #4]
	}
 8005698:	4618      	mov	r0, r3
 800569a:	370c      	adds	r7, #12
 800569c:	46bd      	mov	sp, r7
 800569e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056a2:	4770      	bx	lr
 80056a4:	200007d0 	.word	0x200007d0
 80056a8:	200007ec 	.word	0x200007ec

080056ac <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 80056ac:	b580      	push	{r7, lr}
 80056ae:	b084      	sub	sp, #16
 80056b0:	af00      	add	r7, sp, #0
 80056b2:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 80056b4:	687b      	ldr	r3, [r7, #4]
 80056b6:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 80056b8:	2300      	movs	r3, #0
 80056ba:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 80056bc:	687b      	ldr	r3, [r7, #4]
 80056be:	2b00      	cmp	r3, #0
 80056c0:	d05f      	beq.n	8005782 <xTaskPriorityInherit+0xd6>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 80056c2:	68bb      	ldr	r3, [r7, #8]
 80056c4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80056c6:	4b31      	ldr	r3, [pc, #196]	@ (800578c <xTaskPriorityInherit+0xe0>)
 80056c8:	681b      	ldr	r3, [r3, #0]
 80056ca:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80056cc:	429a      	cmp	r2, r3
 80056ce:	d24e      	bcs.n	800576e <xTaskPriorityInherit+0xc2>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 80056d0:	68bb      	ldr	r3, [r7, #8]
 80056d2:	699b      	ldr	r3, [r3, #24]
 80056d4:	2b00      	cmp	r3, #0
 80056d6:	db06      	blt.n	80056e6 <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80056d8:	4b2c      	ldr	r3, [pc, #176]	@ (800578c <xTaskPriorityInherit+0xe0>)
 80056da:	681b      	ldr	r3, [r3, #0]
 80056dc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80056de:	f1c3 0207 	rsb	r2, r3, #7
 80056e2:	68bb      	ldr	r3, [r7, #8]
 80056e4:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 80056e6:	68bb      	ldr	r3, [r7, #8]
 80056e8:	6959      	ldr	r1, [r3, #20]
 80056ea:	68bb      	ldr	r3, [r7, #8]
 80056ec:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80056ee:	4613      	mov	r3, r2
 80056f0:	009b      	lsls	r3, r3, #2
 80056f2:	4413      	add	r3, r2
 80056f4:	009b      	lsls	r3, r3, #2
 80056f6:	4a26      	ldr	r2, [pc, #152]	@ (8005790 <xTaskPriorityInherit+0xe4>)
 80056f8:	4413      	add	r3, r2
 80056fa:	4299      	cmp	r1, r3
 80056fc:	d12f      	bne.n	800575e <xTaskPriorityInherit+0xb2>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80056fe:	68bb      	ldr	r3, [r7, #8]
 8005700:	3304      	adds	r3, #4
 8005702:	4618      	mov	r0, r3
 8005704:	f7fe fa48 	bl	8003b98 <uxListRemove>
 8005708:	4603      	mov	r3, r0
 800570a:	2b00      	cmp	r3, #0
 800570c:	d10a      	bne.n	8005724 <xTaskPriorityInherit+0x78>
					{
						/* It is known that the task is in its ready list so
						there is no need to check again and the port level
						reset macro can be called directly. */
						portRESET_READY_PRIORITY( pxMutexHolderTCB->uxPriority, uxTopReadyPriority );
 800570e:	68bb      	ldr	r3, [r7, #8]
 8005710:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005712:	2201      	movs	r2, #1
 8005714:	fa02 f303 	lsl.w	r3, r2, r3
 8005718:	43da      	mvns	r2, r3
 800571a:	4b1e      	ldr	r3, [pc, #120]	@ (8005794 <xTaskPriorityInherit+0xe8>)
 800571c:	681b      	ldr	r3, [r3, #0]
 800571e:	4013      	ands	r3, r2
 8005720:	4a1c      	ldr	r2, [pc, #112]	@ (8005794 <xTaskPriorityInherit+0xe8>)
 8005722:	6013      	str	r3, [r2, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8005724:	4b19      	ldr	r3, [pc, #100]	@ (800578c <xTaskPriorityInherit+0xe0>)
 8005726:	681b      	ldr	r3, [r3, #0]
 8005728:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800572a:	68bb      	ldr	r3, [r7, #8]
 800572c:	62da      	str	r2, [r3, #44]	@ 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 800572e:	68bb      	ldr	r3, [r7, #8]
 8005730:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005732:	2201      	movs	r2, #1
 8005734:	409a      	lsls	r2, r3
 8005736:	4b17      	ldr	r3, [pc, #92]	@ (8005794 <xTaskPriorityInherit+0xe8>)
 8005738:	681b      	ldr	r3, [r3, #0]
 800573a:	4313      	orrs	r3, r2
 800573c:	4a15      	ldr	r2, [pc, #84]	@ (8005794 <xTaskPriorityInherit+0xe8>)
 800573e:	6013      	str	r3, [r2, #0]
 8005740:	68bb      	ldr	r3, [r7, #8]
 8005742:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005744:	4613      	mov	r3, r2
 8005746:	009b      	lsls	r3, r3, #2
 8005748:	4413      	add	r3, r2
 800574a:	009b      	lsls	r3, r3, #2
 800574c:	4a10      	ldr	r2, [pc, #64]	@ (8005790 <xTaskPriorityInherit+0xe4>)
 800574e:	441a      	add	r2, r3
 8005750:	68bb      	ldr	r3, [r7, #8]
 8005752:	3304      	adds	r3, #4
 8005754:	4619      	mov	r1, r3
 8005756:	4610      	mov	r0, r2
 8005758:	f7fe f9c1 	bl	8003ade <vListInsertEnd>
 800575c:	e004      	b.n	8005768 <xTaskPriorityInherit+0xbc>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 800575e:	4b0b      	ldr	r3, [pc, #44]	@ (800578c <xTaskPriorityInherit+0xe0>)
 8005760:	681b      	ldr	r3, [r3, #0]
 8005762:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005764:	68bb      	ldr	r3, [r7, #8]
 8005766:	62da      	str	r2, [r3, #44]	@ 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 8005768:	2301      	movs	r3, #1
 800576a:	60fb      	str	r3, [r7, #12]
 800576c:	e009      	b.n	8005782 <xTaskPriorityInherit+0xd6>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 800576e:	68bb      	ldr	r3, [r7, #8]
 8005770:	f8d3 2134 	ldr.w	r2, [r3, #308]	@ 0x134
 8005774:	4b05      	ldr	r3, [pc, #20]	@ (800578c <xTaskPriorityInherit+0xe0>)
 8005776:	681b      	ldr	r3, [r3, #0]
 8005778:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800577a:	429a      	cmp	r2, r3
 800577c:	d201      	bcs.n	8005782 <xTaskPriorityInherit+0xd6>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 800577e:	2301      	movs	r3, #1
 8005780:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8005782:	68fb      	ldr	r3, [r7, #12]
	}
 8005784:	4618      	mov	r0, r3
 8005786:	3710      	adds	r7, #16
 8005788:	46bd      	mov	sp, r7
 800578a:	bd80      	pop	{r7, pc}
 800578c:	200006c4 	.word	0x200006c4
 8005790:	200006c8 	.word	0x200006c8
 8005794:	200007cc 	.word	0x200007cc

08005798 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8005798:	b580      	push	{r7, lr}
 800579a:	b086      	sub	sp, #24
 800579c:	af00      	add	r7, sp, #0
 800579e:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 80057a0:	687b      	ldr	r3, [r7, #4]
 80057a2:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 80057a4:	2300      	movs	r3, #0
 80057a6:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 80057a8:	687b      	ldr	r3, [r7, #4]
 80057aa:	2b00      	cmp	r3, #0
 80057ac:	d076      	beq.n	800589c <xTaskPriorityDisinherit+0x104>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 80057ae:	4b3e      	ldr	r3, [pc, #248]	@ (80058a8 <xTaskPriorityDisinherit+0x110>)
 80057b0:	681b      	ldr	r3, [r3, #0]
 80057b2:	693a      	ldr	r2, [r7, #16]
 80057b4:	429a      	cmp	r2, r3
 80057b6:	d00b      	beq.n	80057d0 <xTaskPriorityDisinherit+0x38>
	__asm volatile
 80057b8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80057bc:	f383 8811 	msr	BASEPRI, r3
 80057c0:	f3bf 8f6f 	isb	sy
 80057c4:	f3bf 8f4f 	dsb	sy
 80057c8:	60fb      	str	r3, [r7, #12]
}
 80057ca:	bf00      	nop
 80057cc:	bf00      	nop
 80057ce:	e7fd      	b.n	80057cc <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 80057d0:	693b      	ldr	r3, [r7, #16]
 80057d2:	f8d3 3138 	ldr.w	r3, [r3, #312]	@ 0x138
 80057d6:	2b00      	cmp	r3, #0
 80057d8:	d10b      	bne.n	80057f2 <xTaskPriorityDisinherit+0x5a>
	__asm volatile
 80057da:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80057de:	f383 8811 	msr	BASEPRI, r3
 80057e2:	f3bf 8f6f 	isb	sy
 80057e6:	f3bf 8f4f 	dsb	sy
 80057ea:	60bb      	str	r3, [r7, #8]
}
 80057ec:	bf00      	nop
 80057ee:	bf00      	nop
 80057f0:	e7fd      	b.n	80057ee <xTaskPriorityDisinherit+0x56>
			( pxTCB->uxMutexesHeld )--;
 80057f2:	693b      	ldr	r3, [r7, #16]
 80057f4:	f8d3 3138 	ldr.w	r3, [r3, #312]	@ 0x138
 80057f8:	1e5a      	subs	r2, r3, #1
 80057fa:	693b      	ldr	r3, [r7, #16]
 80057fc:	f8c3 2138 	str.w	r2, [r3, #312]	@ 0x138

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8005800:	693b      	ldr	r3, [r7, #16]
 8005802:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005804:	693b      	ldr	r3, [r7, #16]
 8005806:	f8d3 3134 	ldr.w	r3, [r3, #308]	@ 0x134
 800580a:	429a      	cmp	r2, r3
 800580c:	d046      	beq.n	800589c <xTaskPriorityDisinherit+0x104>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800580e:	693b      	ldr	r3, [r7, #16]
 8005810:	f8d3 3138 	ldr.w	r3, [r3, #312]	@ 0x138
 8005814:	2b00      	cmp	r3, #0
 8005816:	d141      	bne.n	800589c <xTaskPriorityDisinherit+0x104>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8005818:	693b      	ldr	r3, [r7, #16]
 800581a:	3304      	adds	r3, #4
 800581c:	4618      	mov	r0, r3
 800581e:	f7fe f9bb 	bl	8003b98 <uxListRemove>
 8005822:	4603      	mov	r3, r0
 8005824:	2b00      	cmp	r3, #0
 8005826:	d115      	bne.n	8005854 <xTaskPriorityDisinherit+0xbc>
					{
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 8005828:	693b      	ldr	r3, [r7, #16]
 800582a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800582c:	491f      	ldr	r1, [pc, #124]	@ (80058ac <xTaskPriorityDisinherit+0x114>)
 800582e:	4613      	mov	r3, r2
 8005830:	009b      	lsls	r3, r3, #2
 8005832:	4413      	add	r3, r2
 8005834:	009b      	lsls	r3, r3, #2
 8005836:	440b      	add	r3, r1
 8005838:	681b      	ldr	r3, [r3, #0]
 800583a:	2b00      	cmp	r3, #0
 800583c:	d10a      	bne.n	8005854 <xTaskPriorityDisinherit+0xbc>
 800583e:	693b      	ldr	r3, [r7, #16]
 8005840:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005842:	2201      	movs	r2, #1
 8005844:	fa02 f303 	lsl.w	r3, r2, r3
 8005848:	43da      	mvns	r2, r3
 800584a:	4b19      	ldr	r3, [pc, #100]	@ (80058b0 <xTaskPriorityDisinherit+0x118>)
 800584c:	681b      	ldr	r3, [r3, #0]
 800584e:	4013      	ands	r3, r2
 8005850:	4a17      	ldr	r2, [pc, #92]	@ (80058b0 <xTaskPriorityDisinherit+0x118>)
 8005852:	6013      	str	r3, [r2, #0]
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8005854:	693b      	ldr	r3, [r7, #16]
 8005856:	f8d3 2134 	ldr.w	r2, [r3, #308]	@ 0x134
 800585a:	693b      	ldr	r3, [r7, #16]
 800585c:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800585e:	693b      	ldr	r3, [r7, #16]
 8005860:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005862:	f1c3 0207 	rsb	r2, r3, #7
 8005866:	693b      	ldr	r3, [r7, #16]
 8005868:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 800586a:	693b      	ldr	r3, [r7, #16]
 800586c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800586e:	2201      	movs	r2, #1
 8005870:	409a      	lsls	r2, r3
 8005872:	4b0f      	ldr	r3, [pc, #60]	@ (80058b0 <xTaskPriorityDisinherit+0x118>)
 8005874:	681b      	ldr	r3, [r3, #0]
 8005876:	4313      	orrs	r3, r2
 8005878:	4a0d      	ldr	r2, [pc, #52]	@ (80058b0 <xTaskPriorityDisinherit+0x118>)
 800587a:	6013      	str	r3, [r2, #0]
 800587c:	693b      	ldr	r3, [r7, #16]
 800587e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005880:	4613      	mov	r3, r2
 8005882:	009b      	lsls	r3, r3, #2
 8005884:	4413      	add	r3, r2
 8005886:	009b      	lsls	r3, r3, #2
 8005888:	4a08      	ldr	r2, [pc, #32]	@ (80058ac <xTaskPriorityDisinherit+0x114>)
 800588a:	441a      	add	r2, r3
 800588c:	693b      	ldr	r3, [r7, #16]
 800588e:	3304      	adds	r3, #4
 8005890:	4619      	mov	r1, r3
 8005892:	4610      	mov	r0, r2
 8005894:	f7fe f923 	bl	8003ade <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8005898:	2301      	movs	r3, #1
 800589a:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800589c:	697b      	ldr	r3, [r7, #20]
	}
 800589e:	4618      	mov	r0, r3
 80058a0:	3718      	adds	r7, #24
 80058a2:	46bd      	mov	sp, r7
 80058a4:	bd80      	pop	{r7, pc}
 80058a6:	bf00      	nop
 80058a8:	200006c4 	.word	0x200006c4
 80058ac:	200006c8 	.word	0x200006c8
 80058b0:	200007cc 	.word	0x200007cc

080058b4 <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 80058b4:	b580      	push	{r7, lr}
 80058b6:	b088      	sub	sp, #32
 80058b8:	af00      	add	r7, sp, #0
 80058ba:	6078      	str	r0, [r7, #4]
 80058bc:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = pxMutexHolder;
 80058be:	687b      	ldr	r3, [r7, #4]
 80058c0:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 80058c2:	2301      	movs	r3, #1
 80058c4:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 80058c6:	687b      	ldr	r3, [r7, #4]
 80058c8:	2b00      	cmp	r3, #0
 80058ca:	d07d      	beq.n	80059c8 <vTaskPriorityDisinheritAfterTimeout+0x114>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 80058cc:	69bb      	ldr	r3, [r7, #24]
 80058ce:	f8d3 3138 	ldr.w	r3, [r3, #312]	@ 0x138
 80058d2:	2b00      	cmp	r3, #0
 80058d4:	d10b      	bne.n	80058ee <vTaskPriorityDisinheritAfterTimeout+0x3a>
	__asm volatile
 80058d6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80058da:	f383 8811 	msr	BASEPRI, r3
 80058de:	f3bf 8f6f 	isb	sy
 80058e2:	f3bf 8f4f 	dsb	sy
 80058e6:	60fb      	str	r3, [r7, #12]
}
 80058e8:	bf00      	nop
 80058ea:	bf00      	nop
 80058ec:	e7fd      	b.n	80058ea <vTaskPriorityDisinheritAfterTimeout+0x36>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 80058ee:	69bb      	ldr	r3, [r7, #24]
 80058f0:	f8d3 3134 	ldr.w	r3, [r3, #308]	@ 0x134
 80058f4:	683a      	ldr	r2, [r7, #0]
 80058f6:	429a      	cmp	r2, r3
 80058f8:	d902      	bls.n	8005900 <vTaskPriorityDisinheritAfterTimeout+0x4c>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 80058fa:	683b      	ldr	r3, [r7, #0]
 80058fc:	61fb      	str	r3, [r7, #28]
 80058fe:	e003      	b.n	8005908 <vTaskPriorityDisinheritAfterTimeout+0x54>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 8005900:	69bb      	ldr	r3, [r7, #24]
 8005902:	f8d3 3134 	ldr.w	r3, [r3, #308]	@ 0x134
 8005906:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 8005908:	69bb      	ldr	r3, [r7, #24]
 800590a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800590c:	69fa      	ldr	r2, [r7, #28]
 800590e:	429a      	cmp	r2, r3
 8005910:	d05a      	beq.n	80059c8 <vTaskPriorityDisinheritAfterTimeout+0x114>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 8005912:	69bb      	ldr	r3, [r7, #24]
 8005914:	f8d3 3138 	ldr.w	r3, [r3, #312]	@ 0x138
 8005918:	697a      	ldr	r2, [r7, #20]
 800591a:	429a      	cmp	r2, r3
 800591c:	d154      	bne.n	80059c8 <vTaskPriorityDisinheritAfterTimeout+0x114>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 800591e:	4b2c      	ldr	r3, [pc, #176]	@ (80059d0 <vTaskPriorityDisinheritAfterTimeout+0x11c>)
 8005920:	681b      	ldr	r3, [r3, #0]
 8005922:	69ba      	ldr	r2, [r7, #24]
 8005924:	429a      	cmp	r2, r3
 8005926:	d10b      	bne.n	8005940 <vTaskPriorityDisinheritAfterTimeout+0x8c>
	__asm volatile
 8005928:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800592c:	f383 8811 	msr	BASEPRI, r3
 8005930:	f3bf 8f6f 	isb	sy
 8005934:	f3bf 8f4f 	dsb	sy
 8005938:	60bb      	str	r3, [r7, #8]
}
 800593a:	bf00      	nop
 800593c:	bf00      	nop
 800593e:	e7fd      	b.n	800593c <vTaskPriorityDisinheritAfterTimeout+0x88>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 8005940:	69bb      	ldr	r3, [r7, #24]
 8005942:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005944:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 8005946:	69bb      	ldr	r3, [r7, #24]
 8005948:	69fa      	ldr	r2, [r7, #28]
 800594a:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 800594c:	69bb      	ldr	r3, [r7, #24]
 800594e:	699b      	ldr	r3, [r3, #24]
 8005950:	2b00      	cmp	r3, #0
 8005952:	db04      	blt.n	800595e <vTaskPriorityDisinheritAfterTimeout+0xaa>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005954:	69fb      	ldr	r3, [r7, #28]
 8005956:	f1c3 0207 	rsb	r2, r3, #7
 800595a:	69bb      	ldr	r3, [r7, #24]
 800595c:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 800595e:	69bb      	ldr	r3, [r7, #24]
 8005960:	6959      	ldr	r1, [r3, #20]
 8005962:	693a      	ldr	r2, [r7, #16]
 8005964:	4613      	mov	r3, r2
 8005966:	009b      	lsls	r3, r3, #2
 8005968:	4413      	add	r3, r2
 800596a:	009b      	lsls	r3, r3, #2
 800596c:	4a19      	ldr	r2, [pc, #100]	@ (80059d4 <vTaskPriorityDisinheritAfterTimeout+0x120>)
 800596e:	4413      	add	r3, r2
 8005970:	4299      	cmp	r1, r3
 8005972:	d129      	bne.n	80059c8 <vTaskPriorityDisinheritAfterTimeout+0x114>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8005974:	69bb      	ldr	r3, [r7, #24]
 8005976:	3304      	adds	r3, #4
 8005978:	4618      	mov	r0, r3
 800597a:	f7fe f90d 	bl	8003b98 <uxListRemove>
 800597e:	4603      	mov	r3, r0
 8005980:	2b00      	cmp	r3, #0
 8005982:	d10a      	bne.n	800599a <vTaskPriorityDisinheritAfterTimeout+0xe6>
						{
							/* It is known that the task is in its ready list so
							there is no need to check again and the port level
							reset macro can be called directly. */
							portRESET_READY_PRIORITY( pxTCB->uxPriority, uxTopReadyPriority );
 8005984:	69bb      	ldr	r3, [r7, #24]
 8005986:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005988:	2201      	movs	r2, #1
 800598a:	fa02 f303 	lsl.w	r3, r2, r3
 800598e:	43da      	mvns	r2, r3
 8005990:	4b11      	ldr	r3, [pc, #68]	@ (80059d8 <vTaskPriorityDisinheritAfterTimeout+0x124>)
 8005992:	681b      	ldr	r3, [r3, #0]
 8005994:	4013      	ands	r3, r2
 8005996:	4a10      	ldr	r2, [pc, #64]	@ (80059d8 <vTaskPriorityDisinheritAfterTimeout+0x124>)
 8005998:	6013      	str	r3, [r2, #0]
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 800599a:	69bb      	ldr	r3, [r7, #24]
 800599c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800599e:	2201      	movs	r2, #1
 80059a0:	409a      	lsls	r2, r3
 80059a2:	4b0d      	ldr	r3, [pc, #52]	@ (80059d8 <vTaskPriorityDisinheritAfterTimeout+0x124>)
 80059a4:	681b      	ldr	r3, [r3, #0]
 80059a6:	4313      	orrs	r3, r2
 80059a8:	4a0b      	ldr	r2, [pc, #44]	@ (80059d8 <vTaskPriorityDisinheritAfterTimeout+0x124>)
 80059aa:	6013      	str	r3, [r2, #0]
 80059ac:	69bb      	ldr	r3, [r7, #24]
 80059ae:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80059b0:	4613      	mov	r3, r2
 80059b2:	009b      	lsls	r3, r3, #2
 80059b4:	4413      	add	r3, r2
 80059b6:	009b      	lsls	r3, r3, #2
 80059b8:	4a06      	ldr	r2, [pc, #24]	@ (80059d4 <vTaskPriorityDisinheritAfterTimeout+0x120>)
 80059ba:	441a      	add	r2, r3
 80059bc:	69bb      	ldr	r3, [r7, #24]
 80059be:	3304      	adds	r3, #4
 80059c0:	4619      	mov	r1, r3
 80059c2:	4610      	mov	r0, r2
 80059c4:	f7fe f88b 	bl	8003ade <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 80059c8:	bf00      	nop
 80059ca:	3720      	adds	r7, #32
 80059cc:	46bd      	mov	sp, r7
 80059ce:	bd80      	pop	{r7, pc}
 80059d0:	200006c4 	.word	0x200006c4
 80059d4:	200006c8 	.word	0x200006c8
 80059d8:	200007cc 	.word	0x200007cc

080059dc <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	TaskHandle_t pvTaskIncrementMutexHeldCount( void )
	{
 80059dc:	b480      	push	{r7}
 80059de:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 80059e0:	4b08      	ldr	r3, [pc, #32]	@ (8005a04 <pvTaskIncrementMutexHeldCount+0x28>)
 80059e2:	681b      	ldr	r3, [r3, #0]
 80059e4:	2b00      	cmp	r3, #0
 80059e6:	d006      	beq.n	80059f6 <pvTaskIncrementMutexHeldCount+0x1a>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 80059e8:	4b06      	ldr	r3, [pc, #24]	@ (8005a04 <pvTaskIncrementMutexHeldCount+0x28>)
 80059ea:	681b      	ldr	r3, [r3, #0]
 80059ec:	f8d3 2138 	ldr.w	r2, [r3, #312]	@ 0x138
 80059f0:	3201      	adds	r2, #1
 80059f2:	f8c3 2138 	str.w	r2, [r3, #312]	@ 0x138
		}

		return pxCurrentTCB;
 80059f6:	4b03      	ldr	r3, [pc, #12]	@ (8005a04 <pvTaskIncrementMutexHeldCount+0x28>)
 80059f8:	681b      	ldr	r3, [r3, #0]
	}
 80059fa:	4618      	mov	r0, r3
 80059fc:	46bd      	mov	sp, r7
 80059fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a02:	4770      	bx	lr
 8005a04:	200006c4 	.word	0x200006c4

08005a08 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8005a08:	b580      	push	{r7, lr}
 8005a0a:	b084      	sub	sp, #16
 8005a0c:	af00      	add	r7, sp, #0
 8005a0e:	6078      	str	r0, [r7, #4]
 8005a10:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8005a12:	4b29      	ldr	r3, [pc, #164]	@ (8005ab8 <prvAddCurrentTaskToDelayedList+0xb0>)
 8005a14:	681b      	ldr	r3, [r3, #0]
 8005a16:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8005a18:	4b28      	ldr	r3, [pc, #160]	@ (8005abc <prvAddCurrentTaskToDelayedList+0xb4>)
 8005a1a:	681b      	ldr	r3, [r3, #0]
 8005a1c:	3304      	adds	r3, #4
 8005a1e:	4618      	mov	r0, r3
 8005a20:	f7fe f8ba 	bl	8003b98 <uxListRemove>
 8005a24:	4603      	mov	r3, r0
 8005a26:	2b00      	cmp	r3, #0
 8005a28:	d10b      	bne.n	8005a42 <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 8005a2a:	4b24      	ldr	r3, [pc, #144]	@ (8005abc <prvAddCurrentTaskToDelayedList+0xb4>)
 8005a2c:	681b      	ldr	r3, [r3, #0]
 8005a2e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005a30:	2201      	movs	r2, #1
 8005a32:	fa02 f303 	lsl.w	r3, r2, r3
 8005a36:	43da      	mvns	r2, r3
 8005a38:	4b21      	ldr	r3, [pc, #132]	@ (8005ac0 <prvAddCurrentTaskToDelayedList+0xb8>)
 8005a3a:	681b      	ldr	r3, [r3, #0]
 8005a3c:	4013      	ands	r3, r2
 8005a3e:	4a20      	ldr	r2, [pc, #128]	@ (8005ac0 <prvAddCurrentTaskToDelayedList+0xb8>)
 8005a40:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8005a42:	687b      	ldr	r3, [r7, #4]
 8005a44:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8005a48:	d10a      	bne.n	8005a60 <prvAddCurrentTaskToDelayedList+0x58>
 8005a4a:	683b      	ldr	r3, [r7, #0]
 8005a4c:	2b00      	cmp	r3, #0
 8005a4e:	d007      	beq.n	8005a60 <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8005a50:	4b1a      	ldr	r3, [pc, #104]	@ (8005abc <prvAddCurrentTaskToDelayedList+0xb4>)
 8005a52:	681b      	ldr	r3, [r3, #0]
 8005a54:	3304      	adds	r3, #4
 8005a56:	4619      	mov	r1, r3
 8005a58:	481a      	ldr	r0, [pc, #104]	@ (8005ac4 <prvAddCurrentTaskToDelayedList+0xbc>)
 8005a5a:	f7fe f840 	bl	8003ade <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8005a5e:	e026      	b.n	8005aae <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8005a60:	68fa      	ldr	r2, [r7, #12]
 8005a62:	687b      	ldr	r3, [r7, #4]
 8005a64:	4413      	add	r3, r2
 8005a66:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8005a68:	4b14      	ldr	r3, [pc, #80]	@ (8005abc <prvAddCurrentTaskToDelayedList+0xb4>)
 8005a6a:	681b      	ldr	r3, [r3, #0]
 8005a6c:	68ba      	ldr	r2, [r7, #8]
 8005a6e:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8005a70:	68ba      	ldr	r2, [r7, #8]
 8005a72:	68fb      	ldr	r3, [r7, #12]
 8005a74:	429a      	cmp	r2, r3
 8005a76:	d209      	bcs.n	8005a8c <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8005a78:	4b13      	ldr	r3, [pc, #76]	@ (8005ac8 <prvAddCurrentTaskToDelayedList+0xc0>)
 8005a7a:	681a      	ldr	r2, [r3, #0]
 8005a7c:	4b0f      	ldr	r3, [pc, #60]	@ (8005abc <prvAddCurrentTaskToDelayedList+0xb4>)
 8005a7e:	681b      	ldr	r3, [r3, #0]
 8005a80:	3304      	adds	r3, #4
 8005a82:	4619      	mov	r1, r3
 8005a84:	4610      	mov	r0, r2
 8005a86:	f7fe f84e 	bl	8003b26 <vListInsert>
}
 8005a8a:	e010      	b.n	8005aae <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8005a8c:	4b0f      	ldr	r3, [pc, #60]	@ (8005acc <prvAddCurrentTaskToDelayedList+0xc4>)
 8005a8e:	681a      	ldr	r2, [r3, #0]
 8005a90:	4b0a      	ldr	r3, [pc, #40]	@ (8005abc <prvAddCurrentTaskToDelayedList+0xb4>)
 8005a92:	681b      	ldr	r3, [r3, #0]
 8005a94:	3304      	adds	r3, #4
 8005a96:	4619      	mov	r1, r3
 8005a98:	4610      	mov	r0, r2
 8005a9a:	f7fe f844 	bl	8003b26 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8005a9e:	4b0c      	ldr	r3, [pc, #48]	@ (8005ad0 <prvAddCurrentTaskToDelayedList+0xc8>)
 8005aa0:	681b      	ldr	r3, [r3, #0]
 8005aa2:	68ba      	ldr	r2, [r7, #8]
 8005aa4:	429a      	cmp	r2, r3
 8005aa6:	d202      	bcs.n	8005aae <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 8005aa8:	4a09      	ldr	r2, [pc, #36]	@ (8005ad0 <prvAddCurrentTaskToDelayedList+0xc8>)
 8005aaa:	68bb      	ldr	r3, [r7, #8]
 8005aac:	6013      	str	r3, [r2, #0]
}
 8005aae:	bf00      	nop
 8005ab0:	3710      	adds	r7, #16
 8005ab2:	46bd      	mov	sp, r7
 8005ab4:	bd80      	pop	{r7, pc}
 8005ab6:	bf00      	nop
 8005ab8:	200007c8 	.word	0x200007c8
 8005abc:	200006c4 	.word	0x200006c4
 8005ac0:	200007cc 	.word	0x200007cc
 8005ac4:	200007b0 	.word	0x200007b0
 8005ac8:	20000780 	.word	0x20000780
 8005acc:	2000077c 	.word	0x2000077c
 8005ad0:	200007e4 	.word	0x200007e4

08005ad4 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8005ad4:	b480      	push	{r7}
 8005ad6:	b085      	sub	sp, #20
 8005ad8:	af00      	add	r7, sp, #0
 8005ada:	60f8      	str	r0, [r7, #12]
 8005adc:	60b9      	str	r1, [r7, #8]
 8005ade:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8005ae0:	68fb      	ldr	r3, [r7, #12]
 8005ae2:	3b04      	subs	r3, #4
 8005ae4:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8005ae6:	68fb      	ldr	r3, [r7, #12]
 8005ae8:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8005aec:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8005aee:	68fb      	ldr	r3, [r7, #12]
 8005af0:	3b04      	subs	r3, #4
 8005af2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8005af4:	68bb      	ldr	r3, [r7, #8]
 8005af6:	f023 0201 	bic.w	r2, r3, #1
 8005afa:	68fb      	ldr	r3, [r7, #12]
 8005afc:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8005afe:	68fb      	ldr	r3, [r7, #12]
 8005b00:	3b04      	subs	r3, #4
 8005b02:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8005b04:	4a0c      	ldr	r2, [pc, #48]	@ (8005b38 <pxPortInitialiseStack+0x64>)
 8005b06:	68fb      	ldr	r3, [r7, #12]
 8005b08:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8005b0a:	68fb      	ldr	r3, [r7, #12]
 8005b0c:	3b14      	subs	r3, #20
 8005b0e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8005b10:	687a      	ldr	r2, [r7, #4]
 8005b12:	68fb      	ldr	r3, [r7, #12]
 8005b14:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 8005b16:	68fb      	ldr	r3, [r7, #12]
 8005b18:	3b04      	subs	r3, #4
 8005b1a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8005b1c:	68fb      	ldr	r3, [r7, #12]
 8005b1e:	f06f 0202 	mvn.w	r2, #2
 8005b22:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8005b24:	68fb      	ldr	r3, [r7, #12]
 8005b26:	3b20      	subs	r3, #32
 8005b28:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8005b2a:	68fb      	ldr	r3, [r7, #12]
}
 8005b2c:	4618      	mov	r0, r3
 8005b2e:	3714      	adds	r7, #20
 8005b30:	46bd      	mov	sp, r7
 8005b32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b36:	4770      	bx	lr
 8005b38:	08005b3d 	.word	0x08005b3d

08005b3c <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8005b3c:	b480      	push	{r7}
 8005b3e:	b085      	sub	sp, #20
 8005b40:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 8005b42:	2300      	movs	r3, #0
 8005b44:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8005b46:	4b13      	ldr	r3, [pc, #76]	@ (8005b94 <prvTaskExitError+0x58>)
 8005b48:	681b      	ldr	r3, [r3, #0]
 8005b4a:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8005b4e:	d00b      	beq.n	8005b68 <prvTaskExitError+0x2c>
	__asm volatile
 8005b50:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005b54:	f383 8811 	msr	BASEPRI, r3
 8005b58:	f3bf 8f6f 	isb	sy
 8005b5c:	f3bf 8f4f 	dsb	sy
 8005b60:	60fb      	str	r3, [r7, #12]
}
 8005b62:	bf00      	nop
 8005b64:	bf00      	nop
 8005b66:	e7fd      	b.n	8005b64 <prvTaskExitError+0x28>
	__asm volatile
 8005b68:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005b6c:	f383 8811 	msr	BASEPRI, r3
 8005b70:	f3bf 8f6f 	isb	sy
 8005b74:	f3bf 8f4f 	dsb	sy
 8005b78:	60bb      	str	r3, [r7, #8]
}
 8005b7a:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8005b7c:	bf00      	nop
 8005b7e:	687b      	ldr	r3, [r7, #4]
 8005b80:	2b00      	cmp	r3, #0
 8005b82:	d0fc      	beq.n	8005b7e <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8005b84:	bf00      	nop
 8005b86:	bf00      	nop
 8005b88:	3714      	adds	r7, #20
 8005b8a:	46bd      	mov	sp, r7
 8005b8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b90:	4770      	bx	lr
 8005b92:	bf00      	nop
 8005b94:	2000000c 	.word	0x2000000c
	...

08005ba0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8005ba0:	4b07      	ldr	r3, [pc, #28]	@ (8005bc0 <pxCurrentTCBConst2>)
 8005ba2:	6819      	ldr	r1, [r3, #0]
 8005ba4:	6808      	ldr	r0, [r1, #0]
 8005ba6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005baa:	f380 8809 	msr	PSP, r0
 8005bae:	f3bf 8f6f 	isb	sy
 8005bb2:	f04f 0000 	mov.w	r0, #0
 8005bb6:	f380 8811 	msr	BASEPRI, r0
 8005bba:	4770      	bx	lr
 8005bbc:	f3af 8000 	nop.w

08005bc0 <pxCurrentTCBConst2>:
 8005bc0:	200006c4 	.word	0x200006c4
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8005bc4:	bf00      	nop
 8005bc6:	bf00      	nop

08005bc8 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8005bc8:	4808      	ldr	r0, [pc, #32]	@ (8005bec <prvPortStartFirstTask+0x24>)
 8005bca:	6800      	ldr	r0, [r0, #0]
 8005bcc:	6800      	ldr	r0, [r0, #0]
 8005bce:	f380 8808 	msr	MSP, r0
 8005bd2:	f04f 0000 	mov.w	r0, #0
 8005bd6:	f380 8814 	msr	CONTROL, r0
 8005bda:	b662      	cpsie	i
 8005bdc:	b661      	cpsie	f
 8005bde:	f3bf 8f4f 	dsb	sy
 8005be2:	f3bf 8f6f 	isb	sy
 8005be6:	df00      	svc	0
 8005be8:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 8005bea:	bf00      	nop
 8005bec:	e000ed08 	.word	0xe000ed08

08005bf0 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8005bf0:	b580      	push	{r7, lr}
 8005bf2:	b086      	sub	sp, #24
 8005bf4:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8005bf6:	4b47      	ldr	r3, [pc, #284]	@ (8005d14 <xPortStartScheduler+0x124>)
 8005bf8:	681b      	ldr	r3, [r3, #0]
 8005bfa:	4a47      	ldr	r2, [pc, #284]	@ (8005d18 <xPortStartScheduler+0x128>)
 8005bfc:	4293      	cmp	r3, r2
 8005bfe:	d10b      	bne.n	8005c18 <xPortStartScheduler+0x28>
	__asm volatile
 8005c00:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005c04:	f383 8811 	msr	BASEPRI, r3
 8005c08:	f3bf 8f6f 	isb	sy
 8005c0c:	f3bf 8f4f 	dsb	sy
 8005c10:	60fb      	str	r3, [r7, #12]
}
 8005c12:	bf00      	nop
 8005c14:	bf00      	nop
 8005c16:	e7fd      	b.n	8005c14 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8005c18:	4b3e      	ldr	r3, [pc, #248]	@ (8005d14 <xPortStartScheduler+0x124>)
 8005c1a:	681b      	ldr	r3, [r3, #0]
 8005c1c:	4a3f      	ldr	r2, [pc, #252]	@ (8005d1c <xPortStartScheduler+0x12c>)
 8005c1e:	4293      	cmp	r3, r2
 8005c20:	d10b      	bne.n	8005c3a <xPortStartScheduler+0x4a>
	__asm volatile
 8005c22:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005c26:	f383 8811 	msr	BASEPRI, r3
 8005c2a:	f3bf 8f6f 	isb	sy
 8005c2e:	f3bf 8f4f 	dsb	sy
 8005c32:	613b      	str	r3, [r7, #16]
}
 8005c34:	bf00      	nop
 8005c36:	bf00      	nop
 8005c38:	e7fd      	b.n	8005c36 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8005c3a:	4b39      	ldr	r3, [pc, #228]	@ (8005d20 <xPortStartScheduler+0x130>)
 8005c3c:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8005c3e:	697b      	ldr	r3, [r7, #20]
 8005c40:	781b      	ldrb	r3, [r3, #0]
 8005c42:	b2db      	uxtb	r3, r3
 8005c44:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8005c46:	697b      	ldr	r3, [r7, #20]
 8005c48:	22ff      	movs	r2, #255	@ 0xff
 8005c4a:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8005c4c:	697b      	ldr	r3, [r7, #20]
 8005c4e:	781b      	ldrb	r3, [r3, #0]
 8005c50:	b2db      	uxtb	r3, r3
 8005c52:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8005c54:	78fb      	ldrb	r3, [r7, #3]
 8005c56:	b2db      	uxtb	r3, r3
 8005c58:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8005c5c:	b2da      	uxtb	r2, r3
 8005c5e:	4b31      	ldr	r3, [pc, #196]	@ (8005d24 <xPortStartScheduler+0x134>)
 8005c60:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8005c62:	4b31      	ldr	r3, [pc, #196]	@ (8005d28 <xPortStartScheduler+0x138>)
 8005c64:	2207      	movs	r2, #7
 8005c66:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8005c68:	e009      	b.n	8005c7e <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 8005c6a:	4b2f      	ldr	r3, [pc, #188]	@ (8005d28 <xPortStartScheduler+0x138>)
 8005c6c:	681b      	ldr	r3, [r3, #0]
 8005c6e:	3b01      	subs	r3, #1
 8005c70:	4a2d      	ldr	r2, [pc, #180]	@ (8005d28 <xPortStartScheduler+0x138>)
 8005c72:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8005c74:	78fb      	ldrb	r3, [r7, #3]
 8005c76:	b2db      	uxtb	r3, r3
 8005c78:	005b      	lsls	r3, r3, #1
 8005c7a:	b2db      	uxtb	r3, r3
 8005c7c:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8005c7e:	78fb      	ldrb	r3, [r7, #3]
 8005c80:	b2db      	uxtb	r3, r3
 8005c82:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005c86:	2b80      	cmp	r3, #128	@ 0x80
 8005c88:	d0ef      	beq.n	8005c6a <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8005c8a:	4b27      	ldr	r3, [pc, #156]	@ (8005d28 <xPortStartScheduler+0x138>)
 8005c8c:	681b      	ldr	r3, [r3, #0]
 8005c8e:	f1c3 0307 	rsb	r3, r3, #7
 8005c92:	2b04      	cmp	r3, #4
 8005c94:	d00b      	beq.n	8005cae <xPortStartScheduler+0xbe>
	__asm volatile
 8005c96:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005c9a:	f383 8811 	msr	BASEPRI, r3
 8005c9e:	f3bf 8f6f 	isb	sy
 8005ca2:	f3bf 8f4f 	dsb	sy
 8005ca6:	60bb      	str	r3, [r7, #8]
}
 8005ca8:	bf00      	nop
 8005caa:	bf00      	nop
 8005cac:	e7fd      	b.n	8005caa <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8005cae:	4b1e      	ldr	r3, [pc, #120]	@ (8005d28 <xPortStartScheduler+0x138>)
 8005cb0:	681b      	ldr	r3, [r3, #0]
 8005cb2:	021b      	lsls	r3, r3, #8
 8005cb4:	4a1c      	ldr	r2, [pc, #112]	@ (8005d28 <xPortStartScheduler+0x138>)
 8005cb6:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8005cb8:	4b1b      	ldr	r3, [pc, #108]	@ (8005d28 <xPortStartScheduler+0x138>)
 8005cba:	681b      	ldr	r3, [r3, #0]
 8005cbc:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8005cc0:	4a19      	ldr	r2, [pc, #100]	@ (8005d28 <xPortStartScheduler+0x138>)
 8005cc2:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8005cc4:	687b      	ldr	r3, [r7, #4]
 8005cc6:	b2da      	uxtb	r2, r3
 8005cc8:	697b      	ldr	r3, [r7, #20]
 8005cca:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8005ccc:	4b17      	ldr	r3, [pc, #92]	@ (8005d2c <xPortStartScheduler+0x13c>)
 8005cce:	681b      	ldr	r3, [r3, #0]
 8005cd0:	4a16      	ldr	r2, [pc, #88]	@ (8005d2c <xPortStartScheduler+0x13c>)
 8005cd2:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8005cd6:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8005cd8:	4b14      	ldr	r3, [pc, #80]	@ (8005d2c <xPortStartScheduler+0x13c>)
 8005cda:	681b      	ldr	r3, [r3, #0]
 8005cdc:	4a13      	ldr	r2, [pc, #76]	@ (8005d2c <xPortStartScheduler+0x13c>)
 8005cde:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 8005ce2:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8005ce4:	f000 f8da 	bl	8005e9c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8005ce8:	4b11      	ldr	r3, [pc, #68]	@ (8005d30 <xPortStartScheduler+0x140>)
 8005cea:	2200      	movs	r2, #0
 8005cec:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 8005cee:	f000 f8f9 	bl	8005ee4 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8005cf2:	4b10      	ldr	r3, [pc, #64]	@ (8005d34 <xPortStartScheduler+0x144>)
 8005cf4:	681b      	ldr	r3, [r3, #0]
 8005cf6:	4a0f      	ldr	r2, [pc, #60]	@ (8005d34 <xPortStartScheduler+0x144>)
 8005cf8:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 8005cfc:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8005cfe:	f7ff ff63 	bl	8005bc8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8005d02:	f7ff fa65 	bl	80051d0 <vTaskSwitchContext>
	prvTaskExitError();
 8005d06:	f7ff ff19 	bl	8005b3c <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8005d0a:	2300      	movs	r3, #0
}
 8005d0c:	4618      	mov	r0, r3
 8005d0e:	3718      	adds	r7, #24
 8005d10:	46bd      	mov	sp, r7
 8005d12:	bd80      	pop	{r7, pc}
 8005d14:	e000ed00 	.word	0xe000ed00
 8005d18:	410fc271 	.word	0x410fc271
 8005d1c:	410fc270 	.word	0x410fc270
 8005d20:	e000e400 	.word	0xe000e400
 8005d24:	200007f0 	.word	0x200007f0
 8005d28:	200007f4 	.word	0x200007f4
 8005d2c:	e000ed20 	.word	0xe000ed20
 8005d30:	2000000c 	.word	0x2000000c
 8005d34:	e000ef34 	.word	0xe000ef34

08005d38 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8005d38:	b480      	push	{r7}
 8005d3a:	b083      	sub	sp, #12
 8005d3c:	af00      	add	r7, sp, #0
	__asm volatile
 8005d3e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005d42:	f383 8811 	msr	BASEPRI, r3
 8005d46:	f3bf 8f6f 	isb	sy
 8005d4a:	f3bf 8f4f 	dsb	sy
 8005d4e:	607b      	str	r3, [r7, #4]
}
 8005d50:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8005d52:	4b10      	ldr	r3, [pc, #64]	@ (8005d94 <vPortEnterCritical+0x5c>)
 8005d54:	681b      	ldr	r3, [r3, #0]
 8005d56:	3301      	adds	r3, #1
 8005d58:	4a0e      	ldr	r2, [pc, #56]	@ (8005d94 <vPortEnterCritical+0x5c>)
 8005d5a:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8005d5c:	4b0d      	ldr	r3, [pc, #52]	@ (8005d94 <vPortEnterCritical+0x5c>)
 8005d5e:	681b      	ldr	r3, [r3, #0]
 8005d60:	2b01      	cmp	r3, #1
 8005d62:	d110      	bne.n	8005d86 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8005d64:	4b0c      	ldr	r3, [pc, #48]	@ (8005d98 <vPortEnterCritical+0x60>)
 8005d66:	681b      	ldr	r3, [r3, #0]
 8005d68:	b2db      	uxtb	r3, r3
 8005d6a:	2b00      	cmp	r3, #0
 8005d6c:	d00b      	beq.n	8005d86 <vPortEnterCritical+0x4e>
	__asm volatile
 8005d6e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005d72:	f383 8811 	msr	BASEPRI, r3
 8005d76:	f3bf 8f6f 	isb	sy
 8005d7a:	f3bf 8f4f 	dsb	sy
 8005d7e:	603b      	str	r3, [r7, #0]
}
 8005d80:	bf00      	nop
 8005d82:	bf00      	nop
 8005d84:	e7fd      	b.n	8005d82 <vPortEnterCritical+0x4a>
	}
}
 8005d86:	bf00      	nop
 8005d88:	370c      	adds	r7, #12
 8005d8a:	46bd      	mov	sp, r7
 8005d8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d90:	4770      	bx	lr
 8005d92:	bf00      	nop
 8005d94:	2000000c 	.word	0x2000000c
 8005d98:	e000ed04 	.word	0xe000ed04

08005d9c <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8005d9c:	b480      	push	{r7}
 8005d9e:	b083      	sub	sp, #12
 8005da0:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8005da2:	4b12      	ldr	r3, [pc, #72]	@ (8005dec <vPortExitCritical+0x50>)
 8005da4:	681b      	ldr	r3, [r3, #0]
 8005da6:	2b00      	cmp	r3, #0
 8005da8:	d10b      	bne.n	8005dc2 <vPortExitCritical+0x26>
	__asm volatile
 8005daa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005dae:	f383 8811 	msr	BASEPRI, r3
 8005db2:	f3bf 8f6f 	isb	sy
 8005db6:	f3bf 8f4f 	dsb	sy
 8005dba:	607b      	str	r3, [r7, #4]
}
 8005dbc:	bf00      	nop
 8005dbe:	bf00      	nop
 8005dc0:	e7fd      	b.n	8005dbe <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8005dc2:	4b0a      	ldr	r3, [pc, #40]	@ (8005dec <vPortExitCritical+0x50>)
 8005dc4:	681b      	ldr	r3, [r3, #0]
 8005dc6:	3b01      	subs	r3, #1
 8005dc8:	4a08      	ldr	r2, [pc, #32]	@ (8005dec <vPortExitCritical+0x50>)
 8005dca:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8005dcc:	4b07      	ldr	r3, [pc, #28]	@ (8005dec <vPortExitCritical+0x50>)
 8005dce:	681b      	ldr	r3, [r3, #0]
 8005dd0:	2b00      	cmp	r3, #0
 8005dd2:	d105      	bne.n	8005de0 <vPortExitCritical+0x44>
 8005dd4:	2300      	movs	r3, #0
 8005dd6:	603b      	str	r3, [r7, #0]
	__asm volatile
 8005dd8:	683b      	ldr	r3, [r7, #0]
 8005dda:	f383 8811 	msr	BASEPRI, r3
}
 8005dde:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8005de0:	bf00      	nop
 8005de2:	370c      	adds	r7, #12
 8005de4:	46bd      	mov	sp, r7
 8005de6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005dea:	4770      	bx	lr
 8005dec:	2000000c 	.word	0x2000000c

08005df0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8005df0:	f3ef 8009 	mrs	r0, PSP
 8005df4:	f3bf 8f6f 	isb	sy
 8005df8:	4b15      	ldr	r3, [pc, #84]	@ (8005e50 <pxCurrentTCBConst>)
 8005dfa:	681a      	ldr	r2, [r3, #0]
 8005dfc:	f01e 0f10 	tst.w	lr, #16
 8005e00:	bf08      	it	eq
 8005e02:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8005e06:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005e0a:	6010      	str	r0, [r2, #0]
 8005e0c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8005e10:	f04f 0050 	mov.w	r0, #80	@ 0x50
 8005e14:	f380 8811 	msr	BASEPRI, r0
 8005e18:	f3bf 8f4f 	dsb	sy
 8005e1c:	f3bf 8f6f 	isb	sy
 8005e20:	f7ff f9d6 	bl	80051d0 <vTaskSwitchContext>
 8005e24:	f04f 0000 	mov.w	r0, #0
 8005e28:	f380 8811 	msr	BASEPRI, r0
 8005e2c:	bc09      	pop	{r0, r3}
 8005e2e:	6819      	ldr	r1, [r3, #0]
 8005e30:	6808      	ldr	r0, [r1, #0]
 8005e32:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005e36:	f01e 0f10 	tst.w	lr, #16
 8005e3a:	bf08      	it	eq
 8005e3c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8005e40:	f380 8809 	msr	PSP, r0
 8005e44:	f3bf 8f6f 	isb	sy
 8005e48:	4770      	bx	lr
 8005e4a:	bf00      	nop
 8005e4c:	f3af 8000 	nop.w

08005e50 <pxCurrentTCBConst>:
 8005e50:	200006c4 	.word	0x200006c4
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8005e54:	bf00      	nop
 8005e56:	bf00      	nop

08005e58 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8005e58:	b580      	push	{r7, lr}
 8005e5a:	b082      	sub	sp, #8
 8005e5c:	af00      	add	r7, sp, #0
	__asm volatile
 8005e5e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005e62:	f383 8811 	msr	BASEPRI, r3
 8005e66:	f3bf 8f6f 	isb	sy
 8005e6a:	f3bf 8f4f 	dsb	sy
 8005e6e:	607b      	str	r3, [r7, #4]
}
 8005e70:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8005e72:	f7ff f8f3 	bl	800505c <xTaskIncrementTick>
 8005e76:	4603      	mov	r3, r0
 8005e78:	2b00      	cmp	r3, #0
 8005e7a:	d003      	beq.n	8005e84 <SysTick_Handler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8005e7c:	4b06      	ldr	r3, [pc, #24]	@ (8005e98 <SysTick_Handler+0x40>)
 8005e7e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005e82:	601a      	str	r2, [r3, #0]
 8005e84:	2300      	movs	r3, #0
 8005e86:	603b      	str	r3, [r7, #0]
	__asm volatile
 8005e88:	683b      	ldr	r3, [r7, #0]
 8005e8a:	f383 8811 	msr	BASEPRI, r3
}
 8005e8e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8005e90:	bf00      	nop
 8005e92:	3708      	adds	r7, #8
 8005e94:	46bd      	mov	sp, r7
 8005e96:	bd80      	pop	{r7, pc}
 8005e98:	e000ed04 	.word	0xe000ed04

08005e9c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 8005e9c:	b480      	push	{r7}
 8005e9e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8005ea0:	4b0b      	ldr	r3, [pc, #44]	@ (8005ed0 <vPortSetupTimerInterrupt+0x34>)
 8005ea2:	2200      	movs	r2, #0
 8005ea4:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8005ea6:	4b0b      	ldr	r3, [pc, #44]	@ (8005ed4 <vPortSetupTimerInterrupt+0x38>)
 8005ea8:	2200      	movs	r2, #0
 8005eaa:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8005eac:	4b0a      	ldr	r3, [pc, #40]	@ (8005ed8 <vPortSetupTimerInterrupt+0x3c>)
 8005eae:	681b      	ldr	r3, [r3, #0]
 8005eb0:	4a0a      	ldr	r2, [pc, #40]	@ (8005edc <vPortSetupTimerInterrupt+0x40>)
 8005eb2:	fba2 2303 	umull	r2, r3, r2, r3
 8005eb6:	099b      	lsrs	r3, r3, #6
 8005eb8:	4a09      	ldr	r2, [pc, #36]	@ (8005ee0 <vPortSetupTimerInterrupt+0x44>)
 8005eba:	3b01      	subs	r3, #1
 8005ebc:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8005ebe:	4b04      	ldr	r3, [pc, #16]	@ (8005ed0 <vPortSetupTimerInterrupt+0x34>)
 8005ec0:	2207      	movs	r2, #7
 8005ec2:	601a      	str	r2, [r3, #0]
}
 8005ec4:	bf00      	nop
 8005ec6:	46bd      	mov	sp, r7
 8005ec8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ecc:	4770      	bx	lr
 8005ece:	bf00      	nop
 8005ed0:	e000e010 	.word	0xe000e010
 8005ed4:	e000e018 	.word	0xe000e018
 8005ed8:	20000000 	.word	0x20000000
 8005edc:	10624dd3 	.word	0x10624dd3
 8005ee0:	e000e014 	.word	0xe000e014

08005ee4 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8005ee4:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 8005ef4 <vPortEnableVFP+0x10>
 8005ee8:	6801      	ldr	r1, [r0, #0]
 8005eea:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8005eee:	6001      	str	r1, [r0, #0]
 8005ef0:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8005ef2:	bf00      	nop
 8005ef4:	e000ed88 	.word	0xe000ed88

08005ef8 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8005ef8:	b480      	push	{r7}
 8005efa:	b085      	sub	sp, #20
 8005efc:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 8005efe:	f3ef 8305 	mrs	r3, IPSR
 8005f02:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8005f04:	68fb      	ldr	r3, [r7, #12]
 8005f06:	2b0f      	cmp	r3, #15
 8005f08:	d915      	bls.n	8005f36 <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 8005f0a:	4a18      	ldr	r2, [pc, #96]	@ (8005f6c <vPortValidateInterruptPriority+0x74>)
 8005f0c:	68fb      	ldr	r3, [r7, #12]
 8005f0e:	4413      	add	r3, r2
 8005f10:	781b      	ldrb	r3, [r3, #0]
 8005f12:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8005f14:	4b16      	ldr	r3, [pc, #88]	@ (8005f70 <vPortValidateInterruptPriority+0x78>)
 8005f16:	781b      	ldrb	r3, [r3, #0]
 8005f18:	7afa      	ldrb	r2, [r7, #11]
 8005f1a:	429a      	cmp	r2, r3
 8005f1c:	d20b      	bcs.n	8005f36 <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 8005f1e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005f22:	f383 8811 	msr	BASEPRI, r3
 8005f26:	f3bf 8f6f 	isb	sy
 8005f2a:	f3bf 8f4f 	dsb	sy
 8005f2e:	607b      	str	r3, [r7, #4]
}
 8005f30:	bf00      	nop
 8005f32:	bf00      	nop
 8005f34:	e7fd      	b.n	8005f32 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8005f36:	4b0f      	ldr	r3, [pc, #60]	@ (8005f74 <vPortValidateInterruptPriority+0x7c>)
 8005f38:	681b      	ldr	r3, [r3, #0]
 8005f3a:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8005f3e:	4b0e      	ldr	r3, [pc, #56]	@ (8005f78 <vPortValidateInterruptPriority+0x80>)
 8005f40:	681b      	ldr	r3, [r3, #0]
 8005f42:	429a      	cmp	r2, r3
 8005f44:	d90b      	bls.n	8005f5e <vPortValidateInterruptPriority+0x66>
	__asm volatile
 8005f46:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005f4a:	f383 8811 	msr	BASEPRI, r3
 8005f4e:	f3bf 8f6f 	isb	sy
 8005f52:	f3bf 8f4f 	dsb	sy
 8005f56:	603b      	str	r3, [r7, #0]
}
 8005f58:	bf00      	nop
 8005f5a:	bf00      	nop
 8005f5c:	e7fd      	b.n	8005f5a <vPortValidateInterruptPriority+0x62>
	}
 8005f5e:	bf00      	nop
 8005f60:	3714      	adds	r7, #20
 8005f62:	46bd      	mov	sp, r7
 8005f64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f68:	4770      	bx	lr
 8005f6a:	bf00      	nop
 8005f6c:	e000e3f0 	.word	0xe000e3f0
 8005f70:	200007f0 	.word	0x200007f0
 8005f74:	e000ed0c 	.word	0xe000ed0c
 8005f78:	200007f4 	.word	0x200007f4

08005f7c <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8005f7c:	b580      	push	{r7, lr}
 8005f7e:	b08a      	sub	sp, #40	@ 0x28
 8005f80:	af00      	add	r7, sp, #0
 8005f82:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8005f84:	2300      	movs	r3, #0
 8005f86:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8005f88:	f7fe ffbc 	bl	8004f04 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8005f8c:	4b5c      	ldr	r3, [pc, #368]	@ (8006100 <pvPortMalloc+0x184>)
 8005f8e:	681b      	ldr	r3, [r3, #0]
 8005f90:	2b00      	cmp	r3, #0
 8005f92:	d101      	bne.n	8005f98 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8005f94:	f000 f924 	bl	80061e0 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8005f98:	4b5a      	ldr	r3, [pc, #360]	@ (8006104 <pvPortMalloc+0x188>)
 8005f9a:	681a      	ldr	r2, [r3, #0]
 8005f9c:	687b      	ldr	r3, [r7, #4]
 8005f9e:	4013      	ands	r3, r2
 8005fa0:	2b00      	cmp	r3, #0
 8005fa2:	f040 8095 	bne.w	80060d0 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8005fa6:	687b      	ldr	r3, [r7, #4]
 8005fa8:	2b00      	cmp	r3, #0
 8005faa:	d01e      	beq.n	8005fea <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 8005fac:	2208      	movs	r2, #8
 8005fae:	687b      	ldr	r3, [r7, #4]
 8005fb0:	4413      	add	r3, r2
 8005fb2:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8005fb4:	687b      	ldr	r3, [r7, #4]
 8005fb6:	f003 0307 	and.w	r3, r3, #7
 8005fba:	2b00      	cmp	r3, #0
 8005fbc:	d015      	beq.n	8005fea <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8005fbe:	687b      	ldr	r3, [r7, #4]
 8005fc0:	f023 0307 	bic.w	r3, r3, #7
 8005fc4:	3308      	adds	r3, #8
 8005fc6:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8005fc8:	687b      	ldr	r3, [r7, #4]
 8005fca:	f003 0307 	and.w	r3, r3, #7
 8005fce:	2b00      	cmp	r3, #0
 8005fd0:	d00b      	beq.n	8005fea <pvPortMalloc+0x6e>
	__asm volatile
 8005fd2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005fd6:	f383 8811 	msr	BASEPRI, r3
 8005fda:	f3bf 8f6f 	isb	sy
 8005fde:	f3bf 8f4f 	dsb	sy
 8005fe2:	617b      	str	r3, [r7, #20]
}
 8005fe4:	bf00      	nop
 8005fe6:	bf00      	nop
 8005fe8:	e7fd      	b.n	8005fe6 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8005fea:	687b      	ldr	r3, [r7, #4]
 8005fec:	2b00      	cmp	r3, #0
 8005fee:	d06f      	beq.n	80060d0 <pvPortMalloc+0x154>
 8005ff0:	4b45      	ldr	r3, [pc, #276]	@ (8006108 <pvPortMalloc+0x18c>)
 8005ff2:	681b      	ldr	r3, [r3, #0]
 8005ff4:	687a      	ldr	r2, [r7, #4]
 8005ff6:	429a      	cmp	r2, r3
 8005ff8:	d86a      	bhi.n	80060d0 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8005ffa:	4b44      	ldr	r3, [pc, #272]	@ (800610c <pvPortMalloc+0x190>)
 8005ffc:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8005ffe:	4b43      	ldr	r3, [pc, #268]	@ (800610c <pvPortMalloc+0x190>)
 8006000:	681b      	ldr	r3, [r3, #0]
 8006002:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8006004:	e004      	b.n	8006010 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 8006006:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006008:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800600a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800600c:	681b      	ldr	r3, [r3, #0]
 800600e:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8006010:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006012:	685b      	ldr	r3, [r3, #4]
 8006014:	687a      	ldr	r2, [r7, #4]
 8006016:	429a      	cmp	r2, r3
 8006018:	d903      	bls.n	8006022 <pvPortMalloc+0xa6>
 800601a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800601c:	681b      	ldr	r3, [r3, #0]
 800601e:	2b00      	cmp	r3, #0
 8006020:	d1f1      	bne.n	8006006 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8006022:	4b37      	ldr	r3, [pc, #220]	@ (8006100 <pvPortMalloc+0x184>)
 8006024:	681b      	ldr	r3, [r3, #0]
 8006026:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006028:	429a      	cmp	r2, r3
 800602a:	d051      	beq.n	80060d0 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800602c:	6a3b      	ldr	r3, [r7, #32]
 800602e:	681b      	ldr	r3, [r3, #0]
 8006030:	2208      	movs	r2, #8
 8006032:	4413      	add	r3, r2
 8006034:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8006036:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006038:	681a      	ldr	r2, [r3, #0]
 800603a:	6a3b      	ldr	r3, [r7, #32]
 800603c:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800603e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006040:	685a      	ldr	r2, [r3, #4]
 8006042:	687b      	ldr	r3, [r7, #4]
 8006044:	1ad2      	subs	r2, r2, r3
 8006046:	2308      	movs	r3, #8
 8006048:	005b      	lsls	r3, r3, #1
 800604a:	429a      	cmp	r2, r3
 800604c:	d920      	bls.n	8006090 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800604e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006050:	687b      	ldr	r3, [r7, #4]
 8006052:	4413      	add	r3, r2
 8006054:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8006056:	69bb      	ldr	r3, [r7, #24]
 8006058:	f003 0307 	and.w	r3, r3, #7
 800605c:	2b00      	cmp	r3, #0
 800605e:	d00b      	beq.n	8006078 <pvPortMalloc+0xfc>
	__asm volatile
 8006060:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006064:	f383 8811 	msr	BASEPRI, r3
 8006068:	f3bf 8f6f 	isb	sy
 800606c:	f3bf 8f4f 	dsb	sy
 8006070:	613b      	str	r3, [r7, #16]
}
 8006072:	bf00      	nop
 8006074:	bf00      	nop
 8006076:	e7fd      	b.n	8006074 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8006078:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800607a:	685a      	ldr	r2, [r3, #4]
 800607c:	687b      	ldr	r3, [r7, #4]
 800607e:	1ad2      	subs	r2, r2, r3
 8006080:	69bb      	ldr	r3, [r7, #24]
 8006082:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8006084:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006086:	687a      	ldr	r2, [r7, #4]
 8006088:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800608a:	69b8      	ldr	r0, [r7, #24]
 800608c:	f000 f90a 	bl	80062a4 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8006090:	4b1d      	ldr	r3, [pc, #116]	@ (8006108 <pvPortMalloc+0x18c>)
 8006092:	681a      	ldr	r2, [r3, #0]
 8006094:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006096:	685b      	ldr	r3, [r3, #4]
 8006098:	1ad3      	subs	r3, r2, r3
 800609a:	4a1b      	ldr	r2, [pc, #108]	@ (8006108 <pvPortMalloc+0x18c>)
 800609c:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800609e:	4b1a      	ldr	r3, [pc, #104]	@ (8006108 <pvPortMalloc+0x18c>)
 80060a0:	681a      	ldr	r2, [r3, #0]
 80060a2:	4b1b      	ldr	r3, [pc, #108]	@ (8006110 <pvPortMalloc+0x194>)
 80060a4:	681b      	ldr	r3, [r3, #0]
 80060a6:	429a      	cmp	r2, r3
 80060a8:	d203      	bcs.n	80060b2 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 80060aa:	4b17      	ldr	r3, [pc, #92]	@ (8006108 <pvPortMalloc+0x18c>)
 80060ac:	681b      	ldr	r3, [r3, #0]
 80060ae:	4a18      	ldr	r2, [pc, #96]	@ (8006110 <pvPortMalloc+0x194>)
 80060b0:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 80060b2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80060b4:	685a      	ldr	r2, [r3, #4]
 80060b6:	4b13      	ldr	r3, [pc, #76]	@ (8006104 <pvPortMalloc+0x188>)
 80060b8:	681b      	ldr	r3, [r3, #0]
 80060ba:	431a      	orrs	r2, r3
 80060bc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80060be:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 80060c0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80060c2:	2200      	movs	r2, #0
 80060c4:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 80060c6:	4b13      	ldr	r3, [pc, #76]	@ (8006114 <pvPortMalloc+0x198>)
 80060c8:	681b      	ldr	r3, [r3, #0]
 80060ca:	3301      	adds	r3, #1
 80060cc:	4a11      	ldr	r2, [pc, #68]	@ (8006114 <pvPortMalloc+0x198>)
 80060ce:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 80060d0:	f7fe ff26 	bl	8004f20 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 80060d4:	69fb      	ldr	r3, [r7, #28]
 80060d6:	f003 0307 	and.w	r3, r3, #7
 80060da:	2b00      	cmp	r3, #0
 80060dc:	d00b      	beq.n	80060f6 <pvPortMalloc+0x17a>
	__asm volatile
 80060de:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80060e2:	f383 8811 	msr	BASEPRI, r3
 80060e6:	f3bf 8f6f 	isb	sy
 80060ea:	f3bf 8f4f 	dsb	sy
 80060ee:	60fb      	str	r3, [r7, #12]
}
 80060f0:	bf00      	nop
 80060f2:	bf00      	nop
 80060f4:	e7fd      	b.n	80060f2 <pvPortMalloc+0x176>
	return pvReturn;
 80060f6:	69fb      	ldr	r3, [r7, #28]
}
 80060f8:	4618      	mov	r0, r3
 80060fa:	3728      	adds	r7, #40	@ 0x28
 80060fc:	46bd      	mov	sp, r7
 80060fe:	bd80      	pop	{r7, pc}
 8006100:	200036e0 	.word	0x200036e0
 8006104:	200036f4 	.word	0x200036f4
 8006108:	200036e4 	.word	0x200036e4
 800610c:	200036d8 	.word	0x200036d8
 8006110:	200036e8 	.word	0x200036e8
 8006114:	200036ec 	.word	0x200036ec

08006118 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8006118:	b580      	push	{r7, lr}
 800611a:	b086      	sub	sp, #24
 800611c:	af00      	add	r7, sp, #0
 800611e:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8006120:	687b      	ldr	r3, [r7, #4]
 8006122:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8006124:	687b      	ldr	r3, [r7, #4]
 8006126:	2b00      	cmp	r3, #0
 8006128:	d04f      	beq.n	80061ca <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800612a:	2308      	movs	r3, #8
 800612c:	425b      	negs	r3, r3
 800612e:	697a      	ldr	r2, [r7, #20]
 8006130:	4413      	add	r3, r2
 8006132:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8006134:	697b      	ldr	r3, [r7, #20]
 8006136:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8006138:	693b      	ldr	r3, [r7, #16]
 800613a:	685a      	ldr	r2, [r3, #4]
 800613c:	4b25      	ldr	r3, [pc, #148]	@ (80061d4 <vPortFree+0xbc>)
 800613e:	681b      	ldr	r3, [r3, #0]
 8006140:	4013      	ands	r3, r2
 8006142:	2b00      	cmp	r3, #0
 8006144:	d10b      	bne.n	800615e <vPortFree+0x46>
	__asm volatile
 8006146:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800614a:	f383 8811 	msr	BASEPRI, r3
 800614e:	f3bf 8f6f 	isb	sy
 8006152:	f3bf 8f4f 	dsb	sy
 8006156:	60fb      	str	r3, [r7, #12]
}
 8006158:	bf00      	nop
 800615a:	bf00      	nop
 800615c:	e7fd      	b.n	800615a <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800615e:	693b      	ldr	r3, [r7, #16]
 8006160:	681b      	ldr	r3, [r3, #0]
 8006162:	2b00      	cmp	r3, #0
 8006164:	d00b      	beq.n	800617e <vPortFree+0x66>
	__asm volatile
 8006166:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800616a:	f383 8811 	msr	BASEPRI, r3
 800616e:	f3bf 8f6f 	isb	sy
 8006172:	f3bf 8f4f 	dsb	sy
 8006176:	60bb      	str	r3, [r7, #8]
}
 8006178:	bf00      	nop
 800617a:	bf00      	nop
 800617c:	e7fd      	b.n	800617a <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800617e:	693b      	ldr	r3, [r7, #16]
 8006180:	685a      	ldr	r2, [r3, #4]
 8006182:	4b14      	ldr	r3, [pc, #80]	@ (80061d4 <vPortFree+0xbc>)
 8006184:	681b      	ldr	r3, [r3, #0]
 8006186:	4013      	ands	r3, r2
 8006188:	2b00      	cmp	r3, #0
 800618a:	d01e      	beq.n	80061ca <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800618c:	693b      	ldr	r3, [r7, #16]
 800618e:	681b      	ldr	r3, [r3, #0]
 8006190:	2b00      	cmp	r3, #0
 8006192:	d11a      	bne.n	80061ca <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8006194:	693b      	ldr	r3, [r7, #16]
 8006196:	685a      	ldr	r2, [r3, #4]
 8006198:	4b0e      	ldr	r3, [pc, #56]	@ (80061d4 <vPortFree+0xbc>)
 800619a:	681b      	ldr	r3, [r3, #0]
 800619c:	43db      	mvns	r3, r3
 800619e:	401a      	ands	r2, r3
 80061a0:	693b      	ldr	r3, [r7, #16]
 80061a2:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 80061a4:	f7fe feae 	bl	8004f04 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 80061a8:	693b      	ldr	r3, [r7, #16]
 80061aa:	685a      	ldr	r2, [r3, #4]
 80061ac:	4b0a      	ldr	r3, [pc, #40]	@ (80061d8 <vPortFree+0xc0>)
 80061ae:	681b      	ldr	r3, [r3, #0]
 80061b0:	4413      	add	r3, r2
 80061b2:	4a09      	ldr	r2, [pc, #36]	@ (80061d8 <vPortFree+0xc0>)
 80061b4:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 80061b6:	6938      	ldr	r0, [r7, #16]
 80061b8:	f000 f874 	bl	80062a4 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 80061bc:	4b07      	ldr	r3, [pc, #28]	@ (80061dc <vPortFree+0xc4>)
 80061be:	681b      	ldr	r3, [r3, #0]
 80061c0:	3301      	adds	r3, #1
 80061c2:	4a06      	ldr	r2, [pc, #24]	@ (80061dc <vPortFree+0xc4>)
 80061c4:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 80061c6:	f7fe feab 	bl	8004f20 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 80061ca:	bf00      	nop
 80061cc:	3718      	adds	r7, #24
 80061ce:	46bd      	mov	sp, r7
 80061d0:	bd80      	pop	{r7, pc}
 80061d2:	bf00      	nop
 80061d4:	200036f4 	.word	0x200036f4
 80061d8:	200036e4 	.word	0x200036e4
 80061dc:	200036f0 	.word	0x200036f0

080061e0 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 80061e0:	b480      	push	{r7}
 80061e2:	b085      	sub	sp, #20
 80061e4:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 80061e6:	f642 63e0 	movw	r3, #12000	@ 0x2ee0
 80061ea:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 80061ec:	4b27      	ldr	r3, [pc, #156]	@ (800628c <prvHeapInit+0xac>)
 80061ee:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 80061f0:	68fb      	ldr	r3, [r7, #12]
 80061f2:	f003 0307 	and.w	r3, r3, #7
 80061f6:	2b00      	cmp	r3, #0
 80061f8:	d00c      	beq.n	8006214 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 80061fa:	68fb      	ldr	r3, [r7, #12]
 80061fc:	3307      	adds	r3, #7
 80061fe:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8006200:	68fb      	ldr	r3, [r7, #12]
 8006202:	f023 0307 	bic.w	r3, r3, #7
 8006206:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8006208:	68ba      	ldr	r2, [r7, #8]
 800620a:	68fb      	ldr	r3, [r7, #12]
 800620c:	1ad3      	subs	r3, r2, r3
 800620e:	4a1f      	ldr	r2, [pc, #124]	@ (800628c <prvHeapInit+0xac>)
 8006210:	4413      	add	r3, r2
 8006212:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8006214:	68fb      	ldr	r3, [r7, #12]
 8006216:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8006218:	4a1d      	ldr	r2, [pc, #116]	@ (8006290 <prvHeapInit+0xb0>)
 800621a:	687b      	ldr	r3, [r7, #4]
 800621c:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800621e:	4b1c      	ldr	r3, [pc, #112]	@ (8006290 <prvHeapInit+0xb0>)
 8006220:	2200      	movs	r2, #0
 8006222:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8006224:	687b      	ldr	r3, [r7, #4]
 8006226:	68ba      	ldr	r2, [r7, #8]
 8006228:	4413      	add	r3, r2
 800622a:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800622c:	2208      	movs	r2, #8
 800622e:	68fb      	ldr	r3, [r7, #12]
 8006230:	1a9b      	subs	r3, r3, r2
 8006232:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8006234:	68fb      	ldr	r3, [r7, #12]
 8006236:	f023 0307 	bic.w	r3, r3, #7
 800623a:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 800623c:	68fb      	ldr	r3, [r7, #12]
 800623e:	4a15      	ldr	r2, [pc, #84]	@ (8006294 <prvHeapInit+0xb4>)
 8006240:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8006242:	4b14      	ldr	r3, [pc, #80]	@ (8006294 <prvHeapInit+0xb4>)
 8006244:	681b      	ldr	r3, [r3, #0]
 8006246:	2200      	movs	r2, #0
 8006248:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800624a:	4b12      	ldr	r3, [pc, #72]	@ (8006294 <prvHeapInit+0xb4>)
 800624c:	681b      	ldr	r3, [r3, #0]
 800624e:	2200      	movs	r2, #0
 8006250:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8006252:	687b      	ldr	r3, [r7, #4]
 8006254:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8006256:	683b      	ldr	r3, [r7, #0]
 8006258:	68fa      	ldr	r2, [r7, #12]
 800625a:	1ad2      	subs	r2, r2, r3
 800625c:	683b      	ldr	r3, [r7, #0]
 800625e:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8006260:	4b0c      	ldr	r3, [pc, #48]	@ (8006294 <prvHeapInit+0xb4>)
 8006262:	681a      	ldr	r2, [r3, #0]
 8006264:	683b      	ldr	r3, [r7, #0]
 8006266:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8006268:	683b      	ldr	r3, [r7, #0]
 800626a:	685b      	ldr	r3, [r3, #4]
 800626c:	4a0a      	ldr	r2, [pc, #40]	@ (8006298 <prvHeapInit+0xb8>)
 800626e:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8006270:	683b      	ldr	r3, [r7, #0]
 8006272:	685b      	ldr	r3, [r3, #4]
 8006274:	4a09      	ldr	r2, [pc, #36]	@ (800629c <prvHeapInit+0xbc>)
 8006276:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8006278:	4b09      	ldr	r3, [pc, #36]	@ (80062a0 <prvHeapInit+0xc0>)
 800627a:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 800627e:	601a      	str	r2, [r3, #0]
}
 8006280:	bf00      	nop
 8006282:	3714      	adds	r7, #20
 8006284:	46bd      	mov	sp, r7
 8006286:	f85d 7b04 	ldr.w	r7, [sp], #4
 800628a:	4770      	bx	lr
 800628c:	200007f8 	.word	0x200007f8
 8006290:	200036d8 	.word	0x200036d8
 8006294:	200036e0 	.word	0x200036e0
 8006298:	200036e8 	.word	0x200036e8
 800629c:	200036e4 	.word	0x200036e4
 80062a0:	200036f4 	.word	0x200036f4

080062a4 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 80062a4:	b480      	push	{r7}
 80062a6:	b085      	sub	sp, #20
 80062a8:	af00      	add	r7, sp, #0
 80062aa:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 80062ac:	4b28      	ldr	r3, [pc, #160]	@ (8006350 <prvInsertBlockIntoFreeList+0xac>)
 80062ae:	60fb      	str	r3, [r7, #12]
 80062b0:	e002      	b.n	80062b8 <prvInsertBlockIntoFreeList+0x14>
 80062b2:	68fb      	ldr	r3, [r7, #12]
 80062b4:	681b      	ldr	r3, [r3, #0]
 80062b6:	60fb      	str	r3, [r7, #12]
 80062b8:	68fb      	ldr	r3, [r7, #12]
 80062ba:	681b      	ldr	r3, [r3, #0]
 80062bc:	687a      	ldr	r2, [r7, #4]
 80062be:	429a      	cmp	r2, r3
 80062c0:	d8f7      	bhi.n	80062b2 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 80062c2:	68fb      	ldr	r3, [r7, #12]
 80062c4:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 80062c6:	68fb      	ldr	r3, [r7, #12]
 80062c8:	685b      	ldr	r3, [r3, #4]
 80062ca:	68ba      	ldr	r2, [r7, #8]
 80062cc:	4413      	add	r3, r2
 80062ce:	687a      	ldr	r2, [r7, #4]
 80062d0:	429a      	cmp	r2, r3
 80062d2:	d108      	bne.n	80062e6 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 80062d4:	68fb      	ldr	r3, [r7, #12]
 80062d6:	685a      	ldr	r2, [r3, #4]
 80062d8:	687b      	ldr	r3, [r7, #4]
 80062da:	685b      	ldr	r3, [r3, #4]
 80062dc:	441a      	add	r2, r3
 80062de:	68fb      	ldr	r3, [r7, #12]
 80062e0:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 80062e2:	68fb      	ldr	r3, [r7, #12]
 80062e4:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 80062e6:	687b      	ldr	r3, [r7, #4]
 80062e8:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 80062ea:	687b      	ldr	r3, [r7, #4]
 80062ec:	685b      	ldr	r3, [r3, #4]
 80062ee:	68ba      	ldr	r2, [r7, #8]
 80062f0:	441a      	add	r2, r3
 80062f2:	68fb      	ldr	r3, [r7, #12]
 80062f4:	681b      	ldr	r3, [r3, #0]
 80062f6:	429a      	cmp	r2, r3
 80062f8:	d118      	bne.n	800632c <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 80062fa:	68fb      	ldr	r3, [r7, #12]
 80062fc:	681a      	ldr	r2, [r3, #0]
 80062fe:	4b15      	ldr	r3, [pc, #84]	@ (8006354 <prvInsertBlockIntoFreeList+0xb0>)
 8006300:	681b      	ldr	r3, [r3, #0]
 8006302:	429a      	cmp	r2, r3
 8006304:	d00d      	beq.n	8006322 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8006306:	687b      	ldr	r3, [r7, #4]
 8006308:	685a      	ldr	r2, [r3, #4]
 800630a:	68fb      	ldr	r3, [r7, #12]
 800630c:	681b      	ldr	r3, [r3, #0]
 800630e:	685b      	ldr	r3, [r3, #4]
 8006310:	441a      	add	r2, r3
 8006312:	687b      	ldr	r3, [r7, #4]
 8006314:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8006316:	68fb      	ldr	r3, [r7, #12]
 8006318:	681b      	ldr	r3, [r3, #0]
 800631a:	681a      	ldr	r2, [r3, #0]
 800631c:	687b      	ldr	r3, [r7, #4]
 800631e:	601a      	str	r2, [r3, #0]
 8006320:	e008      	b.n	8006334 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8006322:	4b0c      	ldr	r3, [pc, #48]	@ (8006354 <prvInsertBlockIntoFreeList+0xb0>)
 8006324:	681a      	ldr	r2, [r3, #0]
 8006326:	687b      	ldr	r3, [r7, #4]
 8006328:	601a      	str	r2, [r3, #0]
 800632a:	e003      	b.n	8006334 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800632c:	68fb      	ldr	r3, [r7, #12]
 800632e:	681a      	ldr	r2, [r3, #0]
 8006330:	687b      	ldr	r3, [r7, #4]
 8006332:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8006334:	68fa      	ldr	r2, [r7, #12]
 8006336:	687b      	ldr	r3, [r7, #4]
 8006338:	429a      	cmp	r2, r3
 800633a:	d002      	beq.n	8006342 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800633c:	68fb      	ldr	r3, [r7, #12]
 800633e:	687a      	ldr	r2, [r7, #4]
 8006340:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8006342:	bf00      	nop
 8006344:	3714      	adds	r7, #20
 8006346:	46bd      	mov	sp, r7
 8006348:	f85d 7b04 	ldr.w	r7, [sp], #4
 800634c:	4770      	bx	lr
 800634e:	bf00      	nop
 8006350:	200036d8 	.word	0x200036d8
 8006354:	200036e0 	.word	0x200036e0

08006358 <std>:
 8006358:	2300      	movs	r3, #0
 800635a:	b510      	push	{r4, lr}
 800635c:	4604      	mov	r4, r0
 800635e:	e9c0 3300 	strd	r3, r3, [r0]
 8006362:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8006366:	6083      	str	r3, [r0, #8]
 8006368:	8181      	strh	r1, [r0, #12]
 800636a:	6643      	str	r3, [r0, #100]	@ 0x64
 800636c:	81c2      	strh	r2, [r0, #14]
 800636e:	6183      	str	r3, [r0, #24]
 8006370:	4619      	mov	r1, r3
 8006372:	2208      	movs	r2, #8
 8006374:	305c      	adds	r0, #92	@ 0x5c
 8006376:	f000 f9e7 	bl	8006748 <memset>
 800637a:	4b0d      	ldr	r3, [pc, #52]	@ (80063b0 <std+0x58>)
 800637c:	6263      	str	r3, [r4, #36]	@ 0x24
 800637e:	4b0d      	ldr	r3, [pc, #52]	@ (80063b4 <std+0x5c>)
 8006380:	62a3      	str	r3, [r4, #40]	@ 0x28
 8006382:	4b0d      	ldr	r3, [pc, #52]	@ (80063b8 <std+0x60>)
 8006384:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8006386:	4b0d      	ldr	r3, [pc, #52]	@ (80063bc <std+0x64>)
 8006388:	6323      	str	r3, [r4, #48]	@ 0x30
 800638a:	4b0d      	ldr	r3, [pc, #52]	@ (80063c0 <std+0x68>)
 800638c:	6224      	str	r4, [r4, #32]
 800638e:	429c      	cmp	r4, r3
 8006390:	d006      	beq.n	80063a0 <std+0x48>
 8006392:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8006396:	4294      	cmp	r4, r2
 8006398:	d002      	beq.n	80063a0 <std+0x48>
 800639a:	33d0      	adds	r3, #208	@ 0xd0
 800639c:	429c      	cmp	r4, r3
 800639e:	d105      	bne.n	80063ac <std+0x54>
 80063a0:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 80063a4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80063a8:	f000 baa4 	b.w	80068f4 <__retarget_lock_init_recursive>
 80063ac:	bd10      	pop	{r4, pc}
 80063ae:	bf00      	nop
 80063b0:	08006599 	.word	0x08006599
 80063b4:	080065bb 	.word	0x080065bb
 80063b8:	080065f3 	.word	0x080065f3
 80063bc:	08006617 	.word	0x08006617
 80063c0:	200036f8 	.word	0x200036f8

080063c4 <stdio_exit_handler>:
 80063c4:	4a02      	ldr	r2, [pc, #8]	@ (80063d0 <stdio_exit_handler+0xc>)
 80063c6:	4903      	ldr	r1, [pc, #12]	@ (80063d4 <stdio_exit_handler+0x10>)
 80063c8:	4803      	ldr	r0, [pc, #12]	@ (80063d8 <stdio_exit_handler+0x14>)
 80063ca:	f000 b869 	b.w	80064a0 <_fwalk_sglue>
 80063ce:	bf00      	nop
 80063d0:	20000010 	.word	0x20000010
 80063d4:	08006c11 	.word	0x08006c11
 80063d8:	20000020 	.word	0x20000020

080063dc <cleanup_stdio>:
 80063dc:	6841      	ldr	r1, [r0, #4]
 80063de:	4b0c      	ldr	r3, [pc, #48]	@ (8006410 <cleanup_stdio+0x34>)
 80063e0:	4299      	cmp	r1, r3
 80063e2:	b510      	push	{r4, lr}
 80063e4:	4604      	mov	r4, r0
 80063e6:	d001      	beq.n	80063ec <cleanup_stdio+0x10>
 80063e8:	f000 fc12 	bl	8006c10 <_fflush_r>
 80063ec:	68a1      	ldr	r1, [r4, #8]
 80063ee:	4b09      	ldr	r3, [pc, #36]	@ (8006414 <cleanup_stdio+0x38>)
 80063f0:	4299      	cmp	r1, r3
 80063f2:	d002      	beq.n	80063fa <cleanup_stdio+0x1e>
 80063f4:	4620      	mov	r0, r4
 80063f6:	f000 fc0b 	bl	8006c10 <_fflush_r>
 80063fa:	68e1      	ldr	r1, [r4, #12]
 80063fc:	4b06      	ldr	r3, [pc, #24]	@ (8006418 <cleanup_stdio+0x3c>)
 80063fe:	4299      	cmp	r1, r3
 8006400:	d004      	beq.n	800640c <cleanup_stdio+0x30>
 8006402:	4620      	mov	r0, r4
 8006404:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006408:	f000 bc02 	b.w	8006c10 <_fflush_r>
 800640c:	bd10      	pop	{r4, pc}
 800640e:	bf00      	nop
 8006410:	200036f8 	.word	0x200036f8
 8006414:	20003760 	.word	0x20003760
 8006418:	200037c8 	.word	0x200037c8

0800641c <global_stdio_init.part.0>:
 800641c:	b510      	push	{r4, lr}
 800641e:	4b0b      	ldr	r3, [pc, #44]	@ (800644c <global_stdio_init.part.0+0x30>)
 8006420:	4c0b      	ldr	r4, [pc, #44]	@ (8006450 <global_stdio_init.part.0+0x34>)
 8006422:	4a0c      	ldr	r2, [pc, #48]	@ (8006454 <global_stdio_init.part.0+0x38>)
 8006424:	601a      	str	r2, [r3, #0]
 8006426:	4620      	mov	r0, r4
 8006428:	2200      	movs	r2, #0
 800642a:	2104      	movs	r1, #4
 800642c:	f7ff ff94 	bl	8006358 <std>
 8006430:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8006434:	2201      	movs	r2, #1
 8006436:	2109      	movs	r1, #9
 8006438:	f7ff ff8e 	bl	8006358 <std>
 800643c:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8006440:	2202      	movs	r2, #2
 8006442:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006446:	2112      	movs	r1, #18
 8006448:	f7ff bf86 	b.w	8006358 <std>
 800644c:	20003830 	.word	0x20003830
 8006450:	200036f8 	.word	0x200036f8
 8006454:	080063c5 	.word	0x080063c5

08006458 <__sfp_lock_acquire>:
 8006458:	4801      	ldr	r0, [pc, #4]	@ (8006460 <__sfp_lock_acquire+0x8>)
 800645a:	f000 ba4c 	b.w	80068f6 <__retarget_lock_acquire_recursive>
 800645e:	bf00      	nop
 8006460:	20003839 	.word	0x20003839

08006464 <__sfp_lock_release>:
 8006464:	4801      	ldr	r0, [pc, #4]	@ (800646c <__sfp_lock_release+0x8>)
 8006466:	f000 ba47 	b.w	80068f8 <__retarget_lock_release_recursive>
 800646a:	bf00      	nop
 800646c:	20003839 	.word	0x20003839

08006470 <__sinit>:
 8006470:	b510      	push	{r4, lr}
 8006472:	4604      	mov	r4, r0
 8006474:	f7ff fff0 	bl	8006458 <__sfp_lock_acquire>
 8006478:	6a23      	ldr	r3, [r4, #32]
 800647a:	b11b      	cbz	r3, 8006484 <__sinit+0x14>
 800647c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006480:	f7ff bff0 	b.w	8006464 <__sfp_lock_release>
 8006484:	4b04      	ldr	r3, [pc, #16]	@ (8006498 <__sinit+0x28>)
 8006486:	6223      	str	r3, [r4, #32]
 8006488:	4b04      	ldr	r3, [pc, #16]	@ (800649c <__sinit+0x2c>)
 800648a:	681b      	ldr	r3, [r3, #0]
 800648c:	2b00      	cmp	r3, #0
 800648e:	d1f5      	bne.n	800647c <__sinit+0xc>
 8006490:	f7ff ffc4 	bl	800641c <global_stdio_init.part.0>
 8006494:	e7f2      	b.n	800647c <__sinit+0xc>
 8006496:	bf00      	nop
 8006498:	080063dd 	.word	0x080063dd
 800649c:	20003830 	.word	0x20003830

080064a0 <_fwalk_sglue>:
 80064a0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80064a4:	4607      	mov	r7, r0
 80064a6:	4688      	mov	r8, r1
 80064a8:	4614      	mov	r4, r2
 80064aa:	2600      	movs	r6, #0
 80064ac:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80064b0:	f1b9 0901 	subs.w	r9, r9, #1
 80064b4:	d505      	bpl.n	80064c2 <_fwalk_sglue+0x22>
 80064b6:	6824      	ldr	r4, [r4, #0]
 80064b8:	2c00      	cmp	r4, #0
 80064ba:	d1f7      	bne.n	80064ac <_fwalk_sglue+0xc>
 80064bc:	4630      	mov	r0, r6
 80064be:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80064c2:	89ab      	ldrh	r3, [r5, #12]
 80064c4:	2b01      	cmp	r3, #1
 80064c6:	d907      	bls.n	80064d8 <_fwalk_sglue+0x38>
 80064c8:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80064cc:	3301      	adds	r3, #1
 80064ce:	d003      	beq.n	80064d8 <_fwalk_sglue+0x38>
 80064d0:	4629      	mov	r1, r5
 80064d2:	4638      	mov	r0, r7
 80064d4:	47c0      	blx	r8
 80064d6:	4306      	orrs	r6, r0
 80064d8:	3568      	adds	r5, #104	@ 0x68
 80064da:	e7e9      	b.n	80064b0 <_fwalk_sglue+0x10>

080064dc <_puts_r>:
 80064dc:	6a03      	ldr	r3, [r0, #32]
 80064de:	b570      	push	{r4, r5, r6, lr}
 80064e0:	6884      	ldr	r4, [r0, #8]
 80064e2:	4605      	mov	r5, r0
 80064e4:	460e      	mov	r6, r1
 80064e6:	b90b      	cbnz	r3, 80064ec <_puts_r+0x10>
 80064e8:	f7ff ffc2 	bl	8006470 <__sinit>
 80064ec:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80064ee:	07db      	lsls	r3, r3, #31
 80064f0:	d405      	bmi.n	80064fe <_puts_r+0x22>
 80064f2:	89a3      	ldrh	r3, [r4, #12]
 80064f4:	0598      	lsls	r0, r3, #22
 80064f6:	d402      	bmi.n	80064fe <_puts_r+0x22>
 80064f8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80064fa:	f000 f9fc 	bl	80068f6 <__retarget_lock_acquire_recursive>
 80064fe:	89a3      	ldrh	r3, [r4, #12]
 8006500:	0719      	lsls	r1, r3, #28
 8006502:	d502      	bpl.n	800650a <_puts_r+0x2e>
 8006504:	6923      	ldr	r3, [r4, #16]
 8006506:	2b00      	cmp	r3, #0
 8006508:	d135      	bne.n	8006576 <_puts_r+0x9a>
 800650a:	4621      	mov	r1, r4
 800650c:	4628      	mov	r0, r5
 800650e:	f000 f8c5 	bl	800669c <__swsetup_r>
 8006512:	b380      	cbz	r0, 8006576 <_puts_r+0x9a>
 8006514:	f04f 35ff 	mov.w	r5, #4294967295	@ 0xffffffff
 8006518:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800651a:	07da      	lsls	r2, r3, #31
 800651c:	d405      	bmi.n	800652a <_puts_r+0x4e>
 800651e:	89a3      	ldrh	r3, [r4, #12]
 8006520:	059b      	lsls	r3, r3, #22
 8006522:	d402      	bmi.n	800652a <_puts_r+0x4e>
 8006524:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8006526:	f000 f9e7 	bl	80068f8 <__retarget_lock_release_recursive>
 800652a:	4628      	mov	r0, r5
 800652c:	bd70      	pop	{r4, r5, r6, pc}
 800652e:	2b00      	cmp	r3, #0
 8006530:	da04      	bge.n	800653c <_puts_r+0x60>
 8006532:	69a2      	ldr	r2, [r4, #24]
 8006534:	429a      	cmp	r2, r3
 8006536:	dc17      	bgt.n	8006568 <_puts_r+0x8c>
 8006538:	290a      	cmp	r1, #10
 800653a:	d015      	beq.n	8006568 <_puts_r+0x8c>
 800653c:	6823      	ldr	r3, [r4, #0]
 800653e:	1c5a      	adds	r2, r3, #1
 8006540:	6022      	str	r2, [r4, #0]
 8006542:	7019      	strb	r1, [r3, #0]
 8006544:	68a3      	ldr	r3, [r4, #8]
 8006546:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 800654a:	3b01      	subs	r3, #1
 800654c:	60a3      	str	r3, [r4, #8]
 800654e:	2900      	cmp	r1, #0
 8006550:	d1ed      	bne.n	800652e <_puts_r+0x52>
 8006552:	2b00      	cmp	r3, #0
 8006554:	da11      	bge.n	800657a <_puts_r+0x9e>
 8006556:	4622      	mov	r2, r4
 8006558:	210a      	movs	r1, #10
 800655a:	4628      	mov	r0, r5
 800655c:	f000 f85f 	bl	800661e <__swbuf_r>
 8006560:	3001      	adds	r0, #1
 8006562:	d0d7      	beq.n	8006514 <_puts_r+0x38>
 8006564:	250a      	movs	r5, #10
 8006566:	e7d7      	b.n	8006518 <_puts_r+0x3c>
 8006568:	4622      	mov	r2, r4
 800656a:	4628      	mov	r0, r5
 800656c:	f000 f857 	bl	800661e <__swbuf_r>
 8006570:	3001      	adds	r0, #1
 8006572:	d1e7      	bne.n	8006544 <_puts_r+0x68>
 8006574:	e7ce      	b.n	8006514 <_puts_r+0x38>
 8006576:	3e01      	subs	r6, #1
 8006578:	e7e4      	b.n	8006544 <_puts_r+0x68>
 800657a:	6823      	ldr	r3, [r4, #0]
 800657c:	1c5a      	adds	r2, r3, #1
 800657e:	6022      	str	r2, [r4, #0]
 8006580:	220a      	movs	r2, #10
 8006582:	701a      	strb	r2, [r3, #0]
 8006584:	e7ee      	b.n	8006564 <_puts_r+0x88>
	...

08006588 <puts>:
 8006588:	4b02      	ldr	r3, [pc, #8]	@ (8006594 <puts+0xc>)
 800658a:	4601      	mov	r1, r0
 800658c:	6818      	ldr	r0, [r3, #0]
 800658e:	f7ff bfa5 	b.w	80064dc <_puts_r>
 8006592:	bf00      	nop
 8006594:	2000001c 	.word	0x2000001c

08006598 <__sread>:
 8006598:	b510      	push	{r4, lr}
 800659a:	460c      	mov	r4, r1
 800659c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80065a0:	f000 f95a 	bl	8006858 <_read_r>
 80065a4:	2800      	cmp	r0, #0
 80065a6:	bfab      	itete	ge
 80065a8:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 80065aa:	89a3      	ldrhlt	r3, [r4, #12]
 80065ac:	181b      	addge	r3, r3, r0
 80065ae:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 80065b2:	bfac      	ite	ge
 80065b4:	6563      	strge	r3, [r4, #84]	@ 0x54
 80065b6:	81a3      	strhlt	r3, [r4, #12]
 80065b8:	bd10      	pop	{r4, pc}

080065ba <__swrite>:
 80065ba:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80065be:	461f      	mov	r7, r3
 80065c0:	898b      	ldrh	r3, [r1, #12]
 80065c2:	05db      	lsls	r3, r3, #23
 80065c4:	4605      	mov	r5, r0
 80065c6:	460c      	mov	r4, r1
 80065c8:	4616      	mov	r6, r2
 80065ca:	d505      	bpl.n	80065d8 <__swrite+0x1e>
 80065cc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80065d0:	2302      	movs	r3, #2
 80065d2:	2200      	movs	r2, #0
 80065d4:	f000 f92e 	bl	8006834 <_lseek_r>
 80065d8:	89a3      	ldrh	r3, [r4, #12]
 80065da:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80065de:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80065e2:	81a3      	strh	r3, [r4, #12]
 80065e4:	4632      	mov	r2, r6
 80065e6:	463b      	mov	r3, r7
 80065e8:	4628      	mov	r0, r5
 80065ea:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80065ee:	f000 b945 	b.w	800687c <_write_r>

080065f2 <__sseek>:
 80065f2:	b510      	push	{r4, lr}
 80065f4:	460c      	mov	r4, r1
 80065f6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80065fa:	f000 f91b 	bl	8006834 <_lseek_r>
 80065fe:	1c43      	adds	r3, r0, #1
 8006600:	89a3      	ldrh	r3, [r4, #12]
 8006602:	bf15      	itete	ne
 8006604:	6560      	strne	r0, [r4, #84]	@ 0x54
 8006606:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800660a:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800660e:	81a3      	strheq	r3, [r4, #12]
 8006610:	bf18      	it	ne
 8006612:	81a3      	strhne	r3, [r4, #12]
 8006614:	bd10      	pop	{r4, pc}

08006616 <__sclose>:
 8006616:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800661a:	f000 b89d 	b.w	8006758 <_close_r>

0800661e <__swbuf_r>:
 800661e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006620:	460e      	mov	r6, r1
 8006622:	4614      	mov	r4, r2
 8006624:	4605      	mov	r5, r0
 8006626:	b118      	cbz	r0, 8006630 <__swbuf_r+0x12>
 8006628:	6a03      	ldr	r3, [r0, #32]
 800662a:	b90b      	cbnz	r3, 8006630 <__swbuf_r+0x12>
 800662c:	f7ff ff20 	bl	8006470 <__sinit>
 8006630:	69a3      	ldr	r3, [r4, #24]
 8006632:	60a3      	str	r3, [r4, #8]
 8006634:	89a3      	ldrh	r3, [r4, #12]
 8006636:	071a      	lsls	r2, r3, #28
 8006638:	d501      	bpl.n	800663e <__swbuf_r+0x20>
 800663a:	6923      	ldr	r3, [r4, #16]
 800663c:	b943      	cbnz	r3, 8006650 <__swbuf_r+0x32>
 800663e:	4621      	mov	r1, r4
 8006640:	4628      	mov	r0, r5
 8006642:	f000 f82b 	bl	800669c <__swsetup_r>
 8006646:	b118      	cbz	r0, 8006650 <__swbuf_r+0x32>
 8006648:	f04f 37ff 	mov.w	r7, #4294967295	@ 0xffffffff
 800664c:	4638      	mov	r0, r7
 800664e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006650:	6823      	ldr	r3, [r4, #0]
 8006652:	6922      	ldr	r2, [r4, #16]
 8006654:	1a98      	subs	r0, r3, r2
 8006656:	6963      	ldr	r3, [r4, #20]
 8006658:	b2f6      	uxtb	r6, r6
 800665a:	4283      	cmp	r3, r0
 800665c:	4637      	mov	r7, r6
 800665e:	dc05      	bgt.n	800666c <__swbuf_r+0x4e>
 8006660:	4621      	mov	r1, r4
 8006662:	4628      	mov	r0, r5
 8006664:	f000 fad4 	bl	8006c10 <_fflush_r>
 8006668:	2800      	cmp	r0, #0
 800666a:	d1ed      	bne.n	8006648 <__swbuf_r+0x2a>
 800666c:	68a3      	ldr	r3, [r4, #8]
 800666e:	3b01      	subs	r3, #1
 8006670:	60a3      	str	r3, [r4, #8]
 8006672:	6823      	ldr	r3, [r4, #0]
 8006674:	1c5a      	adds	r2, r3, #1
 8006676:	6022      	str	r2, [r4, #0]
 8006678:	701e      	strb	r6, [r3, #0]
 800667a:	6962      	ldr	r2, [r4, #20]
 800667c:	1c43      	adds	r3, r0, #1
 800667e:	429a      	cmp	r2, r3
 8006680:	d004      	beq.n	800668c <__swbuf_r+0x6e>
 8006682:	89a3      	ldrh	r3, [r4, #12]
 8006684:	07db      	lsls	r3, r3, #31
 8006686:	d5e1      	bpl.n	800664c <__swbuf_r+0x2e>
 8006688:	2e0a      	cmp	r6, #10
 800668a:	d1df      	bne.n	800664c <__swbuf_r+0x2e>
 800668c:	4621      	mov	r1, r4
 800668e:	4628      	mov	r0, r5
 8006690:	f000 fabe 	bl	8006c10 <_fflush_r>
 8006694:	2800      	cmp	r0, #0
 8006696:	d0d9      	beq.n	800664c <__swbuf_r+0x2e>
 8006698:	e7d6      	b.n	8006648 <__swbuf_r+0x2a>
	...

0800669c <__swsetup_r>:
 800669c:	b538      	push	{r3, r4, r5, lr}
 800669e:	4b29      	ldr	r3, [pc, #164]	@ (8006744 <__swsetup_r+0xa8>)
 80066a0:	4605      	mov	r5, r0
 80066a2:	6818      	ldr	r0, [r3, #0]
 80066a4:	460c      	mov	r4, r1
 80066a6:	b118      	cbz	r0, 80066b0 <__swsetup_r+0x14>
 80066a8:	6a03      	ldr	r3, [r0, #32]
 80066aa:	b90b      	cbnz	r3, 80066b0 <__swsetup_r+0x14>
 80066ac:	f7ff fee0 	bl	8006470 <__sinit>
 80066b0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80066b4:	0719      	lsls	r1, r3, #28
 80066b6:	d422      	bmi.n	80066fe <__swsetup_r+0x62>
 80066b8:	06da      	lsls	r2, r3, #27
 80066ba:	d407      	bmi.n	80066cc <__swsetup_r+0x30>
 80066bc:	2209      	movs	r2, #9
 80066be:	602a      	str	r2, [r5, #0]
 80066c0:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80066c4:	81a3      	strh	r3, [r4, #12]
 80066c6:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80066ca:	e033      	b.n	8006734 <__swsetup_r+0x98>
 80066cc:	0758      	lsls	r0, r3, #29
 80066ce:	d512      	bpl.n	80066f6 <__swsetup_r+0x5a>
 80066d0:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80066d2:	b141      	cbz	r1, 80066e6 <__swsetup_r+0x4a>
 80066d4:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80066d8:	4299      	cmp	r1, r3
 80066da:	d002      	beq.n	80066e2 <__swsetup_r+0x46>
 80066dc:	4628      	mov	r0, r5
 80066de:	f000 f91b 	bl	8006918 <_free_r>
 80066e2:	2300      	movs	r3, #0
 80066e4:	6363      	str	r3, [r4, #52]	@ 0x34
 80066e6:	89a3      	ldrh	r3, [r4, #12]
 80066e8:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 80066ec:	81a3      	strh	r3, [r4, #12]
 80066ee:	2300      	movs	r3, #0
 80066f0:	6063      	str	r3, [r4, #4]
 80066f2:	6923      	ldr	r3, [r4, #16]
 80066f4:	6023      	str	r3, [r4, #0]
 80066f6:	89a3      	ldrh	r3, [r4, #12]
 80066f8:	f043 0308 	orr.w	r3, r3, #8
 80066fc:	81a3      	strh	r3, [r4, #12]
 80066fe:	6923      	ldr	r3, [r4, #16]
 8006700:	b94b      	cbnz	r3, 8006716 <__swsetup_r+0x7a>
 8006702:	89a3      	ldrh	r3, [r4, #12]
 8006704:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8006708:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800670c:	d003      	beq.n	8006716 <__swsetup_r+0x7a>
 800670e:	4621      	mov	r1, r4
 8006710:	4628      	mov	r0, r5
 8006712:	f000 facb 	bl	8006cac <__smakebuf_r>
 8006716:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800671a:	f013 0201 	ands.w	r2, r3, #1
 800671e:	d00a      	beq.n	8006736 <__swsetup_r+0x9a>
 8006720:	2200      	movs	r2, #0
 8006722:	60a2      	str	r2, [r4, #8]
 8006724:	6962      	ldr	r2, [r4, #20]
 8006726:	4252      	negs	r2, r2
 8006728:	61a2      	str	r2, [r4, #24]
 800672a:	6922      	ldr	r2, [r4, #16]
 800672c:	b942      	cbnz	r2, 8006740 <__swsetup_r+0xa4>
 800672e:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8006732:	d1c5      	bne.n	80066c0 <__swsetup_r+0x24>
 8006734:	bd38      	pop	{r3, r4, r5, pc}
 8006736:	0799      	lsls	r1, r3, #30
 8006738:	bf58      	it	pl
 800673a:	6962      	ldrpl	r2, [r4, #20]
 800673c:	60a2      	str	r2, [r4, #8]
 800673e:	e7f4      	b.n	800672a <__swsetup_r+0x8e>
 8006740:	2000      	movs	r0, #0
 8006742:	e7f7      	b.n	8006734 <__swsetup_r+0x98>
 8006744:	2000001c 	.word	0x2000001c

08006748 <memset>:
 8006748:	4402      	add	r2, r0
 800674a:	4603      	mov	r3, r0
 800674c:	4293      	cmp	r3, r2
 800674e:	d100      	bne.n	8006752 <memset+0xa>
 8006750:	4770      	bx	lr
 8006752:	f803 1b01 	strb.w	r1, [r3], #1
 8006756:	e7f9      	b.n	800674c <memset+0x4>

08006758 <_close_r>:
 8006758:	b538      	push	{r3, r4, r5, lr}
 800675a:	4d06      	ldr	r5, [pc, #24]	@ (8006774 <_close_r+0x1c>)
 800675c:	2300      	movs	r3, #0
 800675e:	4604      	mov	r4, r0
 8006760:	4608      	mov	r0, r1
 8006762:	602b      	str	r3, [r5, #0]
 8006764:	f7fa fa25 	bl	8000bb2 <_close>
 8006768:	1c43      	adds	r3, r0, #1
 800676a:	d102      	bne.n	8006772 <_close_r+0x1a>
 800676c:	682b      	ldr	r3, [r5, #0]
 800676e:	b103      	cbz	r3, 8006772 <_close_r+0x1a>
 8006770:	6023      	str	r3, [r4, #0]
 8006772:	bd38      	pop	{r3, r4, r5, pc}
 8006774:	20003834 	.word	0x20003834

08006778 <_reclaim_reent>:
 8006778:	4b2d      	ldr	r3, [pc, #180]	@ (8006830 <_reclaim_reent+0xb8>)
 800677a:	681b      	ldr	r3, [r3, #0]
 800677c:	4283      	cmp	r3, r0
 800677e:	b570      	push	{r4, r5, r6, lr}
 8006780:	4604      	mov	r4, r0
 8006782:	d053      	beq.n	800682c <_reclaim_reent+0xb4>
 8006784:	69c3      	ldr	r3, [r0, #28]
 8006786:	b31b      	cbz	r3, 80067d0 <_reclaim_reent+0x58>
 8006788:	68db      	ldr	r3, [r3, #12]
 800678a:	b163      	cbz	r3, 80067a6 <_reclaim_reent+0x2e>
 800678c:	2500      	movs	r5, #0
 800678e:	69e3      	ldr	r3, [r4, #28]
 8006790:	68db      	ldr	r3, [r3, #12]
 8006792:	5959      	ldr	r1, [r3, r5]
 8006794:	b9b1      	cbnz	r1, 80067c4 <_reclaim_reent+0x4c>
 8006796:	3504      	adds	r5, #4
 8006798:	2d80      	cmp	r5, #128	@ 0x80
 800679a:	d1f8      	bne.n	800678e <_reclaim_reent+0x16>
 800679c:	69e3      	ldr	r3, [r4, #28]
 800679e:	4620      	mov	r0, r4
 80067a0:	68d9      	ldr	r1, [r3, #12]
 80067a2:	f000 f8b9 	bl	8006918 <_free_r>
 80067a6:	69e3      	ldr	r3, [r4, #28]
 80067a8:	6819      	ldr	r1, [r3, #0]
 80067aa:	b111      	cbz	r1, 80067b2 <_reclaim_reent+0x3a>
 80067ac:	4620      	mov	r0, r4
 80067ae:	f000 f8b3 	bl	8006918 <_free_r>
 80067b2:	69e3      	ldr	r3, [r4, #28]
 80067b4:	689d      	ldr	r5, [r3, #8]
 80067b6:	b15d      	cbz	r5, 80067d0 <_reclaim_reent+0x58>
 80067b8:	4629      	mov	r1, r5
 80067ba:	4620      	mov	r0, r4
 80067bc:	682d      	ldr	r5, [r5, #0]
 80067be:	f000 f8ab 	bl	8006918 <_free_r>
 80067c2:	e7f8      	b.n	80067b6 <_reclaim_reent+0x3e>
 80067c4:	680e      	ldr	r6, [r1, #0]
 80067c6:	4620      	mov	r0, r4
 80067c8:	f000 f8a6 	bl	8006918 <_free_r>
 80067cc:	4631      	mov	r1, r6
 80067ce:	e7e1      	b.n	8006794 <_reclaim_reent+0x1c>
 80067d0:	6961      	ldr	r1, [r4, #20]
 80067d2:	b111      	cbz	r1, 80067da <_reclaim_reent+0x62>
 80067d4:	4620      	mov	r0, r4
 80067d6:	f000 f89f 	bl	8006918 <_free_r>
 80067da:	69e1      	ldr	r1, [r4, #28]
 80067dc:	b111      	cbz	r1, 80067e4 <_reclaim_reent+0x6c>
 80067de:	4620      	mov	r0, r4
 80067e0:	f000 f89a 	bl	8006918 <_free_r>
 80067e4:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 80067e6:	b111      	cbz	r1, 80067ee <_reclaim_reent+0x76>
 80067e8:	4620      	mov	r0, r4
 80067ea:	f000 f895 	bl	8006918 <_free_r>
 80067ee:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80067f0:	b111      	cbz	r1, 80067f8 <_reclaim_reent+0x80>
 80067f2:	4620      	mov	r0, r4
 80067f4:	f000 f890 	bl	8006918 <_free_r>
 80067f8:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 80067fa:	b111      	cbz	r1, 8006802 <_reclaim_reent+0x8a>
 80067fc:	4620      	mov	r0, r4
 80067fe:	f000 f88b 	bl	8006918 <_free_r>
 8006802:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 8006804:	b111      	cbz	r1, 800680c <_reclaim_reent+0x94>
 8006806:	4620      	mov	r0, r4
 8006808:	f000 f886 	bl	8006918 <_free_r>
 800680c:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 800680e:	b111      	cbz	r1, 8006816 <_reclaim_reent+0x9e>
 8006810:	4620      	mov	r0, r4
 8006812:	f000 f881 	bl	8006918 <_free_r>
 8006816:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 8006818:	b111      	cbz	r1, 8006820 <_reclaim_reent+0xa8>
 800681a:	4620      	mov	r0, r4
 800681c:	f000 f87c 	bl	8006918 <_free_r>
 8006820:	6a23      	ldr	r3, [r4, #32]
 8006822:	b11b      	cbz	r3, 800682c <_reclaim_reent+0xb4>
 8006824:	4620      	mov	r0, r4
 8006826:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800682a:	4718      	bx	r3
 800682c:	bd70      	pop	{r4, r5, r6, pc}
 800682e:	bf00      	nop
 8006830:	2000001c 	.word	0x2000001c

08006834 <_lseek_r>:
 8006834:	b538      	push	{r3, r4, r5, lr}
 8006836:	4d07      	ldr	r5, [pc, #28]	@ (8006854 <_lseek_r+0x20>)
 8006838:	4604      	mov	r4, r0
 800683a:	4608      	mov	r0, r1
 800683c:	4611      	mov	r1, r2
 800683e:	2200      	movs	r2, #0
 8006840:	602a      	str	r2, [r5, #0]
 8006842:	461a      	mov	r2, r3
 8006844:	f7fa f9dc 	bl	8000c00 <_lseek>
 8006848:	1c43      	adds	r3, r0, #1
 800684a:	d102      	bne.n	8006852 <_lseek_r+0x1e>
 800684c:	682b      	ldr	r3, [r5, #0]
 800684e:	b103      	cbz	r3, 8006852 <_lseek_r+0x1e>
 8006850:	6023      	str	r3, [r4, #0]
 8006852:	bd38      	pop	{r3, r4, r5, pc}
 8006854:	20003834 	.word	0x20003834

08006858 <_read_r>:
 8006858:	b538      	push	{r3, r4, r5, lr}
 800685a:	4d07      	ldr	r5, [pc, #28]	@ (8006878 <_read_r+0x20>)
 800685c:	4604      	mov	r4, r0
 800685e:	4608      	mov	r0, r1
 8006860:	4611      	mov	r1, r2
 8006862:	2200      	movs	r2, #0
 8006864:	602a      	str	r2, [r5, #0]
 8006866:	461a      	mov	r2, r3
 8006868:	f7fa f96a 	bl	8000b40 <_read>
 800686c:	1c43      	adds	r3, r0, #1
 800686e:	d102      	bne.n	8006876 <_read_r+0x1e>
 8006870:	682b      	ldr	r3, [r5, #0]
 8006872:	b103      	cbz	r3, 8006876 <_read_r+0x1e>
 8006874:	6023      	str	r3, [r4, #0]
 8006876:	bd38      	pop	{r3, r4, r5, pc}
 8006878:	20003834 	.word	0x20003834

0800687c <_write_r>:
 800687c:	b538      	push	{r3, r4, r5, lr}
 800687e:	4d07      	ldr	r5, [pc, #28]	@ (800689c <_write_r+0x20>)
 8006880:	4604      	mov	r4, r0
 8006882:	4608      	mov	r0, r1
 8006884:	4611      	mov	r1, r2
 8006886:	2200      	movs	r2, #0
 8006888:	602a      	str	r2, [r5, #0]
 800688a:	461a      	mov	r2, r3
 800688c:	f7fa f975 	bl	8000b7a <_write>
 8006890:	1c43      	adds	r3, r0, #1
 8006892:	d102      	bne.n	800689a <_write_r+0x1e>
 8006894:	682b      	ldr	r3, [r5, #0]
 8006896:	b103      	cbz	r3, 800689a <_write_r+0x1e>
 8006898:	6023      	str	r3, [r4, #0]
 800689a:	bd38      	pop	{r3, r4, r5, pc}
 800689c:	20003834 	.word	0x20003834

080068a0 <__errno>:
 80068a0:	4b01      	ldr	r3, [pc, #4]	@ (80068a8 <__errno+0x8>)
 80068a2:	6818      	ldr	r0, [r3, #0]
 80068a4:	4770      	bx	lr
 80068a6:	bf00      	nop
 80068a8:	2000001c 	.word	0x2000001c

080068ac <__libc_init_array>:
 80068ac:	b570      	push	{r4, r5, r6, lr}
 80068ae:	4d0d      	ldr	r5, [pc, #52]	@ (80068e4 <__libc_init_array+0x38>)
 80068b0:	4c0d      	ldr	r4, [pc, #52]	@ (80068e8 <__libc_init_array+0x3c>)
 80068b2:	1b64      	subs	r4, r4, r5
 80068b4:	10a4      	asrs	r4, r4, #2
 80068b6:	2600      	movs	r6, #0
 80068b8:	42a6      	cmp	r6, r4
 80068ba:	d109      	bne.n	80068d0 <__libc_init_array+0x24>
 80068bc:	4d0b      	ldr	r5, [pc, #44]	@ (80068ec <__libc_init_array+0x40>)
 80068be:	4c0c      	ldr	r4, [pc, #48]	@ (80068f0 <__libc_init_array+0x44>)
 80068c0:	f000 fa62 	bl	8006d88 <_init>
 80068c4:	1b64      	subs	r4, r4, r5
 80068c6:	10a4      	asrs	r4, r4, #2
 80068c8:	2600      	movs	r6, #0
 80068ca:	42a6      	cmp	r6, r4
 80068cc:	d105      	bne.n	80068da <__libc_init_array+0x2e>
 80068ce:	bd70      	pop	{r4, r5, r6, pc}
 80068d0:	f855 3b04 	ldr.w	r3, [r5], #4
 80068d4:	4798      	blx	r3
 80068d6:	3601      	adds	r6, #1
 80068d8:	e7ee      	b.n	80068b8 <__libc_init_array+0xc>
 80068da:	f855 3b04 	ldr.w	r3, [r5], #4
 80068de:	4798      	blx	r3
 80068e0:	3601      	adds	r6, #1
 80068e2:	e7f2      	b.n	80068ca <__libc_init_array+0x1e>
 80068e4:	08006e58 	.word	0x08006e58
 80068e8:	08006e58 	.word	0x08006e58
 80068ec:	08006e58 	.word	0x08006e58
 80068f0:	08006e5c 	.word	0x08006e5c

080068f4 <__retarget_lock_init_recursive>:
 80068f4:	4770      	bx	lr

080068f6 <__retarget_lock_acquire_recursive>:
 80068f6:	4770      	bx	lr

080068f8 <__retarget_lock_release_recursive>:
 80068f8:	4770      	bx	lr

080068fa <memcpy>:
 80068fa:	440a      	add	r2, r1
 80068fc:	4291      	cmp	r1, r2
 80068fe:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 8006902:	d100      	bne.n	8006906 <memcpy+0xc>
 8006904:	4770      	bx	lr
 8006906:	b510      	push	{r4, lr}
 8006908:	f811 4b01 	ldrb.w	r4, [r1], #1
 800690c:	f803 4f01 	strb.w	r4, [r3, #1]!
 8006910:	4291      	cmp	r1, r2
 8006912:	d1f9      	bne.n	8006908 <memcpy+0xe>
 8006914:	bd10      	pop	{r4, pc}
	...

08006918 <_free_r>:
 8006918:	b538      	push	{r3, r4, r5, lr}
 800691a:	4605      	mov	r5, r0
 800691c:	2900      	cmp	r1, #0
 800691e:	d041      	beq.n	80069a4 <_free_r+0x8c>
 8006920:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006924:	1f0c      	subs	r4, r1, #4
 8006926:	2b00      	cmp	r3, #0
 8006928:	bfb8      	it	lt
 800692a:	18e4      	addlt	r4, r4, r3
 800692c:	f000 f8e0 	bl	8006af0 <__malloc_lock>
 8006930:	4a1d      	ldr	r2, [pc, #116]	@ (80069a8 <_free_r+0x90>)
 8006932:	6813      	ldr	r3, [r2, #0]
 8006934:	b933      	cbnz	r3, 8006944 <_free_r+0x2c>
 8006936:	6063      	str	r3, [r4, #4]
 8006938:	6014      	str	r4, [r2, #0]
 800693a:	4628      	mov	r0, r5
 800693c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8006940:	f000 b8dc 	b.w	8006afc <__malloc_unlock>
 8006944:	42a3      	cmp	r3, r4
 8006946:	d908      	bls.n	800695a <_free_r+0x42>
 8006948:	6820      	ldr	r0, [r4, #0]
 800694a:	1821      	adds	r1, r4, r0
 800694c:	428b      	cmp	r3, r1
 800694e:	bf01      	itttt	eq
 8006950:	6819      	ldreq	r1, [r3, #0]
 8006952:	685b      	ldreq	r3, [r3, #4]
 8006954:	1809      	addeq	r1, r1, r0
 8006956:	6021      	streq	r1, [r4, #0]
 8006958:	e7ed      	b.n	8006936 <_free_r+0x1e>
 800695a:	461a      	mov	r2, r3
 800695c:	685b      	ldr	r3, [r3, #4]
 800695e:	b10b      	cbz	r3, 8006964 <_free_r+0x4c>
 8006960:	42a3      	cmp	r3, r4
 8006962:	d9fa      	bls.n	800695a <_free_r+0x42>
 8006964:	6811      	ldr	r1, [r2, #0]
 8006966:	1850      	adds	r0, r2, r1
 8006968:	42a0      	cmp	r0, r4
 800696a:	d10b      	bne.n	8006984 <_free_r+0x6c>
 800696c:	6820      	ldr	r0, [r4, #0]
 800696e:	4401      	add	r1, r0
 8006970:	1850      	adds	r0, r2, r1
 8006972:	4283      	cmp	r3, r0
 8006974:	6011      	str	r1, [r2, #0]
 8006976:	d1e0      	bne.n	800693a <_free_r+0x22>
 8006978:	6818      	ldr	r0, [r3, #0]
 800697a:	685b      	ldr	r3, [r3, #4]
 800697c:	6053      	str	r3, [r2, #4]
 800697e:	4408      	add	r0, r1
 8006980:	6010      	str	r0, [r2, #0]
 8006982:	e7da      	b.n	800693a <_free_r+0x22>
 8006984:	d902      	bls.n	800698c <_free_r+0x74>
 8006986:	230c      	movs	r3, #12
 8006988:	602b      	str	r3, [r5, #0]
 800698a:	e7d6      	b.n	800693a <_free_r+0x22>
 800698c:	6820      	ldr	r0, [r4, #0]
 800698e:	1821      	adds	r1, r4, r0
 8006990:	428b      	cmp	r3, r1
 8006992:	bf04      	itt	eq
 8006994:	6819      	ldreq	r1, [r3, #0]
 8006996:	685b      	ldreq	r3, [r3, #4]
 8006998:	6063      	str	r3, [r4, #4]
 800699a:	bf04      	itt	eq
 800699c:	1809      	addeq	r1, r1, r0
 800699e:	6021      	streq	r1, [r4, #0]
 80069a0:	6054      	str	r4, [r2, #4]
 80069a2:	e7ca      	b.n	800693a <_free_r+0x22>
 80069a4:	bd38      	pop	{r3, r4, r5, pc}
 80069a6:	bf00      	nop
 80069a8:	20003840 	.word	0x20003840

080069ac <sbrk_aligned>:
 80069ac:	b570      	push	{r4, r5, r6, lr}
 80069ae:	4e0f      	ldr	r6, [pc, #60]	@ (80069ec <sbrk_aligned+0x40>)
 80069b0:	460c      	mov	r4, r1
 80069b2:	6831      	ldr	r1, [r6, #0]
 80069b4:	4605      	mov	r5, r0
 80069b6:	b911      	cbnz	r1, 80069be <sbrk_aligned+0x12>
 80069b8:	f000 f9d6 	bl	8006d68 <_sbrk_r>
 80069bc:	6030      	str	r0, [r6, #0]
 80069be:	4621      	mov	r1, r4
 80069c0:	4628      	mov	r0, r5
 80069c2:	f000 f9d1 	bl	8006d68 <_sbrk_r>
 80069c6:	1c43      	adds	r3, r0, #1
 80069c8:	d103      	bne.n	80069d2 <sbrk_aligned+0x26>
 80069ca:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 80069ce:	4620      	mov	r0, r4
 80069d0:	bd70      	pop	{r4, r5, r6, pc}
 80069d2:	1cc4      	adds	r4, r0, #3
 80069d4:	f024 0403 	bic.w	r4, r4, #3
 80069d8:	42a0      	cmp	r0, r4
 80069da:	d0f8      	beq.n	80069ce <sbrk_aligned+0x22>
 80069dc:	1a21      	subs	r1, r4, r0
 80069de:	4628      	mov	r0, r5
 80069e0:	f000 f9c2 	bl	8006d68 <_sbrk_r>
 80069e4:	3001      	adds	r0, #1
 80069e6:	d1f2      	bne.n	80069ce <sbrk_aligned+0x22>
 80069e8:	e7ef      	b.n	80069ca <sbrk_aligned+0x1e>
 80069ea:	bf00      	nop
 80069ec:	2000383c 	.word	0x2000383c

080069f0 <_malloc_r>:
 80069f0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80069f4:	1ccd      	adds	r5, r1, #3
 80069f6:	f025 0503 	bic.w	r5, r5, #3
 80069fa:	3508      	adds	r5, #8
 80069fc:	2d0c      	cmp	r5, #12
 80069fe:	bf38      	it	cc
 8006a00:	250c      	movcc	r5, #12
 8006a02:	2d00      	cmp	r5, #0
 8006a04:	4606      	mov	r6, r0
 8006a06:	db01      	blt.n	8006a0c <_malloc_r+0x1c>
 8006a08:	42a9      	cmp	r1, r5
 8006a0a:	d904      	bls.n	8006a16 <_malloc_r+0x26>
 8006a0c:	230c      	movs	r3, #12
 8006a0e:	6033      	str	r3, [r6, #0]
 8006a10:	2000      	movs	r0, #0
 8006a12:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006a16:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8006aec <_malloc_r+0xfc>
 8006a1a:	f000 f869 	bl	8006af0 <__malloc_lock>
 8006a1e:	f8d8 3000 	ldr.w	r3, [r8]
 8006a22:	461c      	mov	r4, r3
 8006a24:	bb44      	cbnz	r4, 8006a78 <_malloc_r+0x88>
 8006a26:	4629      	mov	r1, r5
 8006a28:	4630      	mov	r0, r6
 8006a2a:	f7ff ffbf 	bl	80069ac <sbrk_aligned>
 8006a2e:	1c43      	adds	r3, r0, #1
 8006a30:	4604      	mov	r4, r0
 8006a32:	d158      	bne.n	8006ae6 <_malloc_r+0xf6>
 8006a34:	f8d8 4000 	ldr.w	r4, [r8]
 8006a38:	4627      	mov	r7, r4
 8006a3a:	2f00      	cmp	r7, #0
 8006a3c:	d143      	bne.n	8006ac6 <_malloc_r+0xd6>
 8006a3e:	2c00      	cmp	r4, #0
 8006a40:	d04b      	beq.n	8006ada <_malloc_r+0xea>
 8006a42:	6823      	ldr	r3, [r4, #0]
 8006a44:	4639      	mov	r1, r7
 8006a46:	4630      	mov	r0, r6
 8006a48:	eb04 0903 	add.w	r9, r4, r3
 8006a4c:	f000 f98c 	bl	8006d68 <_sbrk_r>
 8006a50:	4581      	cmp	r9, r0
 8006a52:	d142      	bne.n	8006ada <_malloc_r+0xea>
 8006a54:	6821      	ldr	r1, [r4, #0]
 8006a56:	1a6d      	subs	r5, r5, r1
 8006a58:	4629      	mov	r1, r5
 8006a5a:	4630      	mov	r0, r6
 8006a5c:	f7ff ffa6 	bl	80069ac <sbrk_aligned>
 8006a60:	3001      	adds	r0, #1
 8006a62:	d03a      	beq.n	8006ada <_malloc_r+0xea>
 8006a64:	6823      	ldr	r3, [r4, #0]
 8006a66:	442b      	add	r3, r5
 8006a68:	6023      	str	r3, [r4, #0]
 8006a6a:	f8d8 3000 	ldr.w	r3, [r8]
 8006a6e:	685a      	ldr	r2, [r3, #4]
 8006a70:	bb62      	cbnz	r2, 8006acc <_malloc_r+0xdc>
 8006a72:	f8c8 7000 	str.w	r7, [r8]
 8006a76:	e00f      	b.n	8006a98 <_malloc_r+0xa8>
 8006a78:	6822      	ldr	r2, [r4, #0]
 8006a7a:	1b52      	subs	r2, r2, r5
 8006a7c:	d420      	bmi.n	8006ac0 <_malloc_r+0xd0>
 8006a7e:	2a0b      	cmp	r2, #11
 8006a80:	d917      	bls.n	8006ab2 <_malloc_r+0xc2>
 8006a82:	1961      	adds	r1, r4, r5
 8006a84:	42a3      	cmp	r3, r4
 8006a86:	6025      	str	r5, [r4, #0]
 8006a88:	bf18      	it	ne
 8006a8a:	6059      	strne	r1, [r3, #4]
 8006a8c:	6863      	ldr	r3, [r4, #4]
 8006a8e:	bf08      	it	eq
 8006a90:	f8c8 1000 	streq.w	r1, [r8]
 8006a94:	5162      	str	r2, [r4, r5]
 8006a96:	604b      	str	r3, [r1, #4]
 8006a98:	4630      	mov	r0, r6
 8006a9a:	f000 f82f 	bl	8006afc <__malloc_unlock>
 8006a9e:	f104 000b 	add.w	r0, r4, #11
 8006aa2:	1d23      	adds	r3, r4, #4
 8006aa4:	f020 0007 	bic.w	r0, r0, #7
 8006aa8:	1ac2      	subs	r2, r0, r3
 8006aaa:	bf1c      	itt	ne
 8006aac:	1a1b      	subne	r3, r3, r0
 8006aae:	50a3      	strne	r3, [r4, r2]
 8006ab0:	e7af      	b.n	8006a12 <_malloc_r+0x22>
 8006ab2:	6862      	ldr	r2, [r4, #4]
 8006ab4:	42a3      	cmp	r3, r4
 8006ab6:	bf0c      	ite	eq
 8006ab8:	f8c8 2000 	streq.w	r2, [r8]
 8006abc:	605a      	strne	r2, [r3, #4]
 8006abe:	e7eb      	b.n	8006a98 <_malloc_r+0xa8>
 8006ac0:	4623      	mov	r3, r4
 8006ac2:	6864      	ldr	r4, [r4, #4]
 8006ac4:	e7ae      	b.n	8006a24 <_malloc_r+0x34>
 8006ac6:	463c      	mov	r4, r7
 8006ac8:	687f      	ldr	r7, [r7, #4]
 8006aca:	e7b6      	b.n	8006a3a <_malloc_r+0x4a>
 8006acc:	461a      	mov	r2, r3
 8006ace:	685b      	ldr	r3, [r3, #4]
 8006ad0:	42a3      	cmp	r3, r4
 8006ad2:	d1fb      	bne.n	8006acc <_malloc_r+0xdc>
 8006ad4:	2300      	movs	r3, #0
 8006ad6:	6053      	str	r3, [r2, #4]
 8006ad8:	e7de      	b.n	8006a98 <_malloc_r+0xa8>
 8006ada:	230c      	movs	r3, #12
 8006adc:	6033      	str	r3, [r6, #0]
 8006ade:	4630      	mov	r0, r6
 8006ae0:	f000 f80c 	bl	8006afc <__malloc_unlock>
 8006ae4:	e794      	b.n	8006a10 <_malloc_r+0x20>
 8006ae6:	6005      	str	r5, [r0, #0]
 8006ae8:	e7d6      	b.n	8006a98 <_malloc_r+0xa8>
 8006aea:	bf00      	nop
 8006aec:	20003840 	.word	0x20003840

08006af0 <__malloc_lock>:
 8006af0:	4801      	ldr	r0, [pc, #4]	@ (8006af8 <__malloc_lock+0x8>)
 8006af2:	f7ff bf00 	b.w	80068f6 <__retarget_lock_acquire_recursive>
 8006af6:	bf00      	nop
 8006af8:	20003838 	.word	0x20003838

08006afc <__malloc_unlock>:
 8006afc:	4801      	ldr	r0, [pc, #4]	@ (8006b04 <__malloc_unlock+0x8>)
 8006afe:	f7ff befb 	b.w	80068f8 <__retarget_lock_release_recursive>
 8006b02:	bf00      	nop
 8006b04:	20003838 	.word	0x20003838

08006b08 <__sflush_r>:
 8006b08:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8006b0c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006b10:	0716      	lsls	r6, r2, #28
 8006b12:	4605      	mov	r5, r0
 8006b14:	460c      	mov	r4, r1
 8006b16:	d454      	bmi.n	8006bc2 <__sflush_r+0xba>
 8006b18:	684b      	ldr	r3, [r1, #4]
 8006b1a:	2b00      	cmp	r3, #0
 8006b1c:	dc02      	bgt.n	8006b24 <__sflush_r+0x1c>
 8006b1e:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8006b20:	2b00      	cmp	r3, #0
 8006b22:	dd48      	ble.n	8006bb6 <__sflush_r+0xae>
 8006b24:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8006b26:	2e00      	cmp	r6, #0
 8006b28:	d045      	beq.n	8006bb6 <__sflush_r+0xae>
 8006b2a:	2300      	movs	r3, #0
 8006b2c:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8006b30:	682f      	ldr	r7, [r5, #0]
 8006b32:	6a21      	ldr	r1, [r4, #32]
 8006b34:	602b      	str	r3, [r5, #0]
 8006b36:	d030      	beq.n	8006b9a <__sflush_r+0x92>
 8006b38:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8006b3a:	89a3      	ldrh	r3, [r4, #12]
 8006b3c:	0759      	lsls	r1, r3, #29
 8006b3e:	d505      	bpl.n	8006b4c <__sflush_r+0x44>
 8006b40:	6863      	ldr	r3, [r4, #4]
 8006b42:	1ad2      	subs	r2, r2, r3
 8006b44:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8006b46:	b10b      	cbz	r3, 8006b4c <__sflush_r+0x44>
 8006b48:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8006b4a:	1ad2      	subs	r2, r2, r3
 8006b4c:	2300      	movs	r3, #0
 8006b4e:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8006b50:	6a21      	ldr	r1, [r4, #32]
 8006b52:	4628      	mov	r0, r5
 8006b54:	47b0      	blx	r6
 8006b56:	1c43      	adds	r3, r0, #1
 8006b58:	89a3      	ldrh	r3, [r4, #12]
 8006b5a:	d106      	bne.n	8006b6a <__sflush_r+0x62>
 8006b5c:	6829      	ldr	r1, [r5, #0]
 8006b5e:	291d      	cmp	r1, #29
 8006b60:	d82b      	bhi.n	8006bba <__sflush_r+0xb2>
 8006b62:	4a2a      	ldr	r2, [pc, #168]	@ (8006c0c <__sflush_r+0x104>)
 8006b64:	40ca      	lsrs	r2, r1
 8006b66:	07d6      	lsls	r6, r2, #31
 8006b68:	d527      	bpl.n	8006bba <__sflush_r+0xb2>
 8006b6a:	2200      	movs	r2, #0
 8006b6c:	6062      	str	r2, [r4, #4]
 8006b6e:	04d9      	lsls	r1, r3, #19
 8006b70:	6922      	ldr	r2, [r4, #16]
 8006b72:	6022      	str	r2, [r4, #0]
 8006b74:	d504      	bpl.n	8006b80 <__sflush_r+0x78>
 8006b76:	1c42      	adds	r2, r0, #1
 8006b78:	d101      	bne.n	8006b7e <__sflush_r+0x76>
 8006b7a:	682b      	ldr	r3, [r5, #0]
 8006b7c:	b903      	cbnz	r3, 8006b80 <__sflush_r+0x78>
 8006b7e:	6560      	str	r0, [r4, #84]	@ 0x54
 8006b80:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8006b82:	602f      	str	r7, [r5, #0]
 8006b84:	b1b9      	cbz	r1, 8006bb6 <__sflush_r+0xae>
 8006b86:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8006b8a:	4299      	cmp	r1, r3
 8006b8c:	d002      	beq.n	8006b94 <__sflush_r+0x8c>
 8006b8e:	4628      	mov	r0, r5
 8006b90:	f7ff fec2 	bl	8006918 <_free_r>
 8006b94:	2300      	movs	r3, #0
 8006b96:	6363      	str	r3, [r4, #52]	@ 0x34
 8006b98:	e00d      	b.n	8006bb6 <__sflush_r+0xae>
 8006b9a:	2301      	movs	r3, #1
 8006b9c:	4628      	mov	r0, r5
 8006b9e:	47b0      	blx	r6
 8006ba0:	4602      	mov	r2, r0
 8006ba2:	1c50      	adds	r0, r2, #1
 8006ba4:	d1c9      	bne.n	8006b3a <__sflush_r+0x32>
 8006ba6:	682b      	ldr	r3, [r5, #0]
 8006ba8:	2b00      	cmp	r3, #0
 8006baa:	d0c6      	beq.n	8006b3a <__sflush_r+0x32>
 8006bac:	2b1d      	cmp	r3, #29
 8006bae:	d001      	beq.n	8006bb4 <__sflush_r+0xac>
 8006bb0:	2b16      	cmp	r3, #22
 8006bb2:	d11e      	bne.n	8006bf2 <__sflush_r+0xea>
 8006bb4:	602f      	str	r7, [r5, #0]
 8006bb6:	2000      	movs	r0, #0
 8006bb8:	e022      	b.n	8006c00 <__sflush_r+0xf8>
 8006bba:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006bbe:	b21b      	sxth	r3, r3
 8006bc0:	e01b      	b.n	8006bfa <__sflush_r+0xf2>
 8006bc2:	690f      	ldr	r7, [r1, #16]
 8006bc4:	2f00      	cmp	r7, #0
 8006bc6:	d0f6      	beq.n	8006bb6 <__sflush_r+0xae>
 8006bc8:	0793      	lsls	r3, r2, #30
 8006bca:	680e      	ldr	r6, [r1, #0]
 8006bcc:	bf08      	it	eq
 8006bce:	694b      	ldreq	r3, [r1, #20]
 8006bd0:	600f      	str	r7, [r1, #0]
 8006bd2:	bf18      	it	ne
 8006bd4:	2300      	movne	r3, #0
 8006bd6:	eba6 0807 	sub.w	r8, r6, r7
 8006bda:	608b      	str	r3, [r1, #8]
 8006bdc:	f1b8 0f00 	cmp.w	r8, #0
 8006be0:	dde9      	ble.n	8006bb6 <__sflush_r+0xae>
 8006be2:	6a21      	ldr	r1, [r4, #32]
 8006be4:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8006be6:	4643      	mov	r3, r8
 8006be8:	463a      	mov	r2, r7
 8006bea:	4628      	mov	r0, r5
 8006bec:	47b0      	blx	r6
 8006bee:	2800      	cmp	r0, #0
 8006bf0:	dc08      	bgt.n	8006c04 <__sflush_r+0xfc>
 8006bf2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006bf6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006bfa:	81a3      	strh	r3, [r4, #12]
 8006bfc:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8006c00:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006c04:	4407      	add	r7, r0
 8006c06:	eba8 0800 	sub.w	r8, r8, r0
 8006c0a:	e7e7      	b.n	8006bdc <__sflush_r+0xd4>
 8006c0c:	20400001 	.word	0x20400001

08006c10 <_fflush_r>:
 8006c10:	b538      	push	{r3, r4, r5, lr}
 8006c12:	690b      	ldr	r3, [r1, #16]
 8006c14:	4605      	mov	r5, r0
 8006c16:	460c      	mov	r4, r1
 8006c18:	b913      	cbnz	r3, 8006c20 <_fflush_r+0x10>
 8006c1a:	2500      	movs	r5, #0
 8006c1c:	4628      	mov	r0, r5
 8006c1e:	bd38      	pop	{r3, r4, r5, pc}
 8006c20:	b118      	cbz	r0, 8006c2a <_fflush_r+0x1a>
 8006c22:	6a03      	ldr	r3, [r0, #32]
 8006c24:	b90b      	cbnz	r3, 8006c2a <_fflush_r+0x1a>
 8006c26:	f7ff fc23 	bl	8006470 <__sinit>
 8006c2a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006c2e:	2b00      	cmp	r3, #0
 8006c30:	d0f3      	beq.n	8006c1a <_fflush_r+0xa>
 8006c32:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8006c34:	07d0      	lsls	r0, r2, #31
 8006c36:	d404      	bmi.n	8006c42 <_fflush_r+0x32>
 8006c38:	0599      	lsls	r1, r3, #22
 8006c3a:	d402      	bmi.n	8006c42 <_fflush_r+0x32>
 8006c3c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8006c3e:	f7ff fe5a 	bl	80068f6 <__retarget_lock_acquire_recursive>
 8006c42:	4628      	mov	r0, r5
 8006c44:	4621      	mov	r1, r4
 8006c46:	f7ff ff5f 	bl	8006b08 <__sflush_r>
 8006c4a:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8006c4c:	07da      	lsls	r2, r3, #31
 8006c4e:	4605      	mov	r5, r0
 8006c50:	d4e4      	bmi.n	8006c1c <_fflush_r+0xc>
 8006c52:	89a3      	ldrh	r3, [r4, #12]
 8006c54:	059b      	lsls	r3, r3, #22
 8006c56:	d4e1      	bmi.n	8006c1c <_fflush_r+0xc>
 8006c58:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8006c5a:	f7ff fe4d 	bl	80068f8 <__retarget_lock_release_recursive>
 8006c5e:	e7dd      	b.n	8006c1c <_fflush_r+0xc>

08006c60 <__swhatbuf_r>:
 8006c60:	b570      	push	{r4, r5, r6, lr}
 8006c62:	460c      	mov	r4, r1
 8006c64:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006c68:	2900      	cmp	r1, #0
 8006c6a:	b096      	sub	sp, #88	@ 0x58
 8006c6c:	4615      	mov	r5, r2
 8006c6e:	461e      	mov	r6, r3
 8006c70:	da0d      	bge.n	8006c8e <__swhatbuf_r+0x2e>
 8006c72:	89a3      	ldrh	r3, [r4, #12]
 8006c74:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8006c78:	f04f 0100 	mov.w	r1, #0
 8006c7c:	bf14      	ite	ne
 8006c7e:	2340      	movne	r3, #64	@ 0x40
 8006c80:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8006c84:	2000      	movs	r0, #0
 8006c86:	6031      	str	r1, [r6, #0]
 8006c88:	602b      	str	r3, [r5, #0]
 8006c8a:	b016      	add	sp, #88	@ 0x58
 8006c8c:	bd70      	pop	{r4, r5, r6, pc}
 8006c8e:	466a      	mov	r2, sp
 8006c90:	f000 f848 	bl	8006d24 <_fstat_r>
 8006c94:	2800      	cmp	r0, #0
 8006c96:	dbec      	blt.n	8006c72 <__swhatbuf_r+0x12>
 8006c98:	9901      	ldr	r1, [sp, #4]
 8006c9a:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8006c9e:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8006ca2:	4259      	negs	r1, r3
 8006ca4:	4159      	adcs	r1, r3
 8006ca6:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8006caa:	e7eb      	b.n	8006c84 <__swhatbuf_r+0x24>

08006cac <__smakebuf_r>:
 8006cac:	898b      	ldrh	r3, [r1, #12]
 8006cae:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8006cb0:	079d      	lsls	r5, r3, #30
 8006cb2:	4606      	mov	r6, r0
 8006cb4:	460c      	mov	r4, r1
 8006cb6:	d507      	bpl.n	8006cc8 <__smakebuf_r+0x1c>
 8006cb8:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8006cbc:	6023      	str	r3, [r4, #0]
 8006cbe:	6123      	str	r3, [r4, #16]
 8006cc0:	2301      	movs	r3, #1
 8006cc2:	6163      	str	r3, [r4, #20]
 8006cc4:	b003      	add	sp, #12
 8006cc6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006cc8:	ab01      	add	r3, sp, #4
 8006cca:	466a      	mov	r2, sp
 8006ccc:	f7ff ffc8 	bl	8006c60 <__swhatbuf_r>
 8006cd0:	9f00      	ldr	r7, [sp, #0]
 8006cd2:	4605      	mov	r5, r0
 8006cd4:	4639      	mov	r1, r7
 8006cd6:	4630      	mov	r0, r6
 8006cd8:	f7ff fe8a 	bl	80069f0 <_malloc_r>
 8006cdc:	b948      	cbnz	r0, 8006cf2 <__smakebuf_r+0x46>
 8006cde:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006ce2:	059a      	lsls	r2, r3, #22
 8006ce4:	d4ee      	bmi.n	8006cc4 <__smakebuf_r+0x18>
 8006ce6:	f023 0303 	bic.w	r3, r3, #3
 8006cea:	f043 0302 	orr.w	r3, r3, #2
 8006cee:	81a3      	strh	r3, [r4, #12]
 8006cf0:	e7e2      	b.n	8006cb8 <__smakebuf_r+0xc>
 8006cf2:	89a3      	ldrh	r3, [r4, #12]
 8006cf4:	6020      	str	r0, [r4, #0]
 8006cf6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006cfa:	81a3      	strh	r3, [r4, #12]
 8006cfc:	9b01      	ldr	r3, [sp, #4]
 8006cfe:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8006d02:	b15b      	cbz	r3, 8006d1c <__smakebuf_r+0x70>
 8006d04:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8006d08:	4630      	mov	r0, r6
 8006d0a:	f000 f81d 	bl	8006d48 <_isatty_r>
 8006d0e:	b128      	cbz	r0, 8006d1c <__smakebuf_r+0x70>
 8006d10:	89a3      	ldrh	r3, [r4, #12]
 8006d12:	f023 0303 	bic.w	r3, r3, #3
 8006d16:	f043 0301 	orr.w	r3, r3, #1
 8006d1a:	81a3      	strh	r3, [r4, #12]
 8006d1c:	89a3      	ldrh	r3, [r4, #12]
 8006d1e:	431d      	orrs	r5, r3
 8006d20:	81a5      	strh	r5, [r4, #12]
 8006d22:	e7cf      	b.n	8006cc4 <__smakebuf_r+0x18>

08006d24 <_fstat_r>:
 8006d24:	b538      	push	{r3, r4, r5, lr}
 8006d26:	4d07      	ldr	r5, [pc, #28]	@ (8006d44 <_fstat_r+0x20>)
 8006d28:	2300      	movs	r3, #0
 8006d2a:	4604      	mov	r4, r0
 8006d2c:	4608      	mov	r0, r1
 8006d2e:	4611      	mov	r1, r2
 8006d30:	602b      	str	r3, [r5, #0]
 8006d32:	f7f9 ff4a 	bl	8000bca <_fstat>
 8006d36:	1c43      	adds	r3, r0, #1
 8006d38:	d102      	bne.n	8006d40 <_fstat_r+0x1c>
 8006d3a:	682b      	ldr	r3, [r5, #0]
 8006d3c:	b103      	cbz	r3, 8006d40 <_fstat_r+0x1c>
 8006d3e:	6023      	str	r3, [r4, #0]
 8006d40:	bd38      	pop	{r3, r4, r5, pc}
 8006d42:	bf00      	nop
 8006d44:	20003834 	.word	0x20003834

08006d48 <_isatty_r>:
 8006d48:	b538      	push	{r3, r4, r5, lr}
 8006d4a:	4d06      	ldr	r5, [pc, #24]	@ (8006d64 <_isatty_r+0x1c>)
 8006d4c:	2300      	movs	r3, #0
 8006d4e:	4604      	mov	r4, r0
 8006d50:	4608      	mov	r0, r1
 8006d52:	602b      	str	r3, [r5, #0]
 8006d54:	f7f9 ff49 	bl	8000bea <_isatty>
 8006d58:	1c43      	adds	r3, r0, #1
 8006d5a:	d102      	bne.n	8006d62 <_isatty_r+0x1a>
 8006d5c:	682b      	ldr	r3, [r5, #0]
 8006d5e:	b103      	cbz	r3, 8006d62 <_isatty_r+0x1a>
 8006d60:	6023      	str	r3, [r4, #0]
 8006d62:	bd38      	pop	{r3, r4, r5, pc}
 8006d64:	20003834 	.word	0x20003834

08006d68 <_sbrk_r>:
 8006d68:	b538      	push	{r3, r4, r5, lr}
 8006d6a:	4d06      	ldr	r5, [pc, #24]	@ (8006d84 <_sbrk_r+0x1c>)
 8006d6c:	2300      	movs	r3, #0
 8006d6e:	4604      	mov	r4, r0
 8006d70:	4608      	mov	r0, r1
 8006d72:	602b      	str	r3, [r5, #0]
 8006d74:	f7f9 ff52 	bl	8000c1c <_sbrk>
 8006d78:	1c43      	adds	r3, r0, #1
 8006d7a:	d102      	bne.n	8006d82 <_sbrk_r+0x1a>
 8006d7c:	682b      	ldr	r3, [r5, #0]
 8006d7e:	b103      	cbz	r3, 8006d82 <_sbrk_r+0x1a>
 8006d80:	6023      	str	r3, [r4, #0]
 8006d82:	bd38      	pop	{r3, r4, r5, pc}
 8006d84:	20003834 	.word	0x20003834

08006d88 <_init>:
 8006d88:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006d8a:	bf00      	nop
 8006d8c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006d8e:	bc08      	pop	{r3}
 8006d90:	469e      	mov	lr, r3
 8006d92:	4770      	bx	lr

08006d94 <_fini>:
 8006d94:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006d96:	bf00      	nop
 8006d98:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006d9a:	bc08      	pop	{r3}
 8006d9c:	469e      	mov	lr, r3
 8006d9e:	4770      	bx	lr
