<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="Lab2.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ALUSTAGE_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="MUX2TO1_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="MUX2TO1_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="PC_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="RAM_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="T_ALUSTAGE_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="T_ALUSTAGE_isim_beh.wdb"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="T_ALU_isim_beh.exe"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="T_MUX2TO1_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1551565017" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1551565017">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1551611201" xil_pn:in_ck="-3127346140210527123" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1551611201">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="../../Lab1/Lab1_ALU/ALU.vhd"/>
      <outfile xil_pn:name="../../Lab1/Lab1_ALU/AND32BIT.vhd"/>
      <outfile xil_pn:name="../../Lab1/Lab1_ALU/Addition32BIT.vhd"/>
      <outfile xil_pn:name="../../Lab1/Lab1_ALU/OR32BIT.vhd"/>
      <outfile xil_pn:name="../../Lab1/Lab1_ALU/ROTL.vhd"/>
      <outfile xil_pn:name="../../Lab1/Lab1_ALU/ROTR.vhd"/>
      <outfile xil_pn:name="../../Lab1/Lab1_ALU/SLLOGIC.vhd"/>
      <outfile xil_pn:name="../../Lab1/Lab1_ALU/SRARITH32BIT.vhd"/>
      <outfile xil_pn:name="../../Lab1/Lab1_ALU/SRLOGIC.vhd"/>
      <outfile xil_pn:name="../../Lab1/Lab1_ALU/Subtraction32BIT.vhd"/>
      <outfile xil_pn:name="../../Lab1/Lab1_ALU/T_ALU.vhd"/>
      <outfile xil_pn:name="ALUSTAGE.vhd"/>
      <outfile xil_pn:name="IFSTAGE.vhd"/>
      <outfile xil_pn:name="MUX2TO1.vhd"/>
      <outfile xil_pn:name="PC.vhd"/>
      <outfile xil_pn:name="RAM.vhd"/>
      <outfile xil_pn:name="T_ALUSTAGE.vhd"/>
      <outfile xil_pn:name="T_MUX2TO1.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1551609618" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-3714070857615204842" xil_pn:start_ts="1551609618">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1551609618" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="-2821937392309332584" xil_pn:start_ts="1551609618">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1551565017" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-816666676784076873" xil_pn:start_ts="1551565017">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1551609618" xil_pn:in_ck="6074362694282505434" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1551609618">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputAdded"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="../../Lab1/Lab1_ALU/ALU.vhd"/>
      <outfile xil_pn:name="../../Lab1/Lab1_ALU/AND32BIT.vhd"/>
      <outfile xil_pn:name="../../Lab1/Lab1_ALU/Addition32BIT.vhd"/>
      <outfile xil_pn:name="../../Lab1/Lab1_ALU/OR32BIT.vhd"/>
      <outfile xil_pn:name="../../Lab1/Lab1_ALU/ROTL.vhd"/>
      <outfile xil_pn:name="../../Lab1/Lab1_ALU/ROTR.vhd"/>
      <outfile xil_pn:name="../../Lab1/Lab1_ALU/SLLOGIC.vhd"/>
      <outfile xil_pn:name="../../Lab1/Lab1_ALU/SRARITH32BIT.vhd"/>
      <outfile xil_pn:name="../../Lab1/Lab1_ALU/SRLOGIC.vhd"/>
      <outfile xil_pn:name="../../Lab1/Lab1_ALU/Subtraction32BIT.vhd"/>
      <outfile xil_pn:name="../../Lab1/Lab1_ALU/T_ALU.vhd"/>
      <outfile xil_pn:name="ALUSTAGE.vhd"/>
      <outfile xil_pn:name="MUX2TO1.vhd"/>
      <outfile xil_pn:name="PC.vhd"/>
      <outfile xil_pn:name="RAM.vhd"/>
      <outfile xil_pn:name="T_ALUSTAGE.vhd"/>
      <outfile xil_pn:name="T_MUX2TO1.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1551609620" xil_pn:in_ck="6074362694282505434" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="-3716770973413676223" xil_pn:start_ts="1551609618">
      <status xil_pn:value="FailedRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="InputChanged"/>
    </transform>
    <transform xil_pn:end_ts="1551569200" xil_pn:in_ck="-2805259104349157267" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="-914930392881464979" xil_pn:start_ts="1551569200">
      <status xil_pn:value="AbortedRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForced"/>
      <outfile xil_pn:name="T_ALUSTAGE_isim_beh.wdb"/>
      <outfile xil_pn:name="isim.cmd"/>
    </transform>
  </transforms>

</generated_project>
