xpm_cdc.sv,systemverilog,xpm,D:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv,incdir="../../../../RISV.gen/sources_1/ip/CLK_SEG"
xpm_memory.sv,systemverilog,xpm,D:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv,incdir="../../../../RISV.gen/sources_1/ip/CLK_SEG"
xpm_VCOMP.vhd,vhdl,xpm,D:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_VCOMP.vhd,incdir="../../../../RISV.gen/sources_1/ip/CLK_SEG"
CLK_SEG_sim_netlist.v,verilog,xil_defaultlib,../../../../RISV.gen/sources_1/ip/CLK_SEG/CLK_SEG_sim_netlist.v,incdir="../../../../RISV.gen/sources_1/ip/CLK_SEG"
glbl.v,Verilog,xil_defaultlib,glbl.v
