// Seed: 1831192200
module module_0 ();
  logic id_1;
  ;
  wire id_2;
  assign id_1 = -1;
  wire  id_3;
  logic id_4;
  ;
  wire id_5, id_6;
endmodule
module module_1 (
    input tri0 id_0
);
  logic id_2;
  logic id_3;
  ;
  module_0 modCall_1 ();
  tri id_4;
  assign id_3 = id_2 * 'b0;
  assign id_4 = -1'b0;
  wire id_5;
  assign id_2 = id_5;
  assign id_3 = 1;
  parameter id_6 = 1;
endmodule
module module_2 #(
    parameter id_15 = 32'd1
) (
    input uwire id_0,
    output tri id_1,
    input tri0 id_2,
    output wand id_3#(.id_21(-1)),
    output tri0 id_4,
    input wand id_5,
    input wire id_6,
    input wor id_7,
    output supply1 id_8,
    output tri id_9,
    input supply1 id_10,
    output supply0 id_11,
    output wor id_12,
    input wire id_13,
    input supply0 id_14,
    input wor _id_15,
    output tri0 id_16,
    input wor id_17,
    input tri0 id_18,
    input supply1 id_19
);
  parameter [1  ==  -1 : id_15] id_22 = 1;
  xor primCall (
      id_1, id_10, id_13, id_14, id_17, id_18, id_19, id_2, id_21, id_22, id_5, id_6, id_7
  );
  module_0 modCall_1 ();
endmodule
