`timescale 1ns / 1ps

module s2_mod_2 (
    input  wire cs_s2_mint_in_1,
    input  wire cs_s2_mint_in_2,
    output reg cs_s2_f_mod_out_1
);

endmodule
