<?xml version="1.0" encoding="UTF-8"?>
<preferences>
 <debug showDebugMenu="0" />
 <systemtable filter="All Interfaces">
  <columns>
   <connections preferredWidth="207" />
   <irq preferredWidth="47" />
  </columns>
 </systemtable>
 <library
   expandedCategories="Library/University Program,Library/Processors and Peripherals/Co-Processors,Library/Processors and Peripherals/Inter-Process Communication,Library/Qsys Interconnect/Memory-Mapped,Library/University Program/Audio &amp; Video/Video,Library/Interface Protocols,Library/Interface Protocols/SerialLite,Library/Processors and Peripherals/Embedded Processors,Library/Qsys Interconnect/Tri-State Components,Library/Processors and Peripherals,Library/Qsys Interconnect,Library/Basic Functions/Simulation; Debug and Verification,Library/Processors and Peripherals/Peripherals,Library/Qsys Interconnect/Memory-Mapped Alpha,Library/Low Power,Library,Project,Library/Basic Functions/Bridges and Adaptors/Clock,Library/University Program/Communications,Library/University Program/Bridges,Library/Qsys Interconnect/Interrupt,Library/Memory Interfaces and Controllers/Memory Interfaces with UniPHY,Library/Interface Protocols/Transceiver PLL,Library/Memory Interfaces and Controllers,Library/Basic Functions/Bridges and Adaptors,Library/Interface Protocols/Serial,Library/Basic Functions,Library/Memory Interfaces and Controllers/SDRAM,Library/Interface Protocols/Transceiver PHY,Library/Basic Functions/On Chip Memory,Library/Tri-State Components,Library/DSP,Library/Processors and Peripherals/Hard Processor Components,Library/DSP/Video and Image Processing,Library/Interface Protocols/Audio &amp; Video,Library/Processors and Peripherals/Hard Processor Systems,Library/Memory Interfaces and Controllers/Memory Interfaces with ALTMEMPHY,Library/University Program/Audio &amp; Video" />
 <window width="1936" height="1056" x="-8" y="-8" />
</preferences>
