## Signal Processing and Embedded Applications: The Digital Signal Processor

> ##信号处理和嵌入式应用程序：数字信号处理器

A digital signal processor (DSP) is a special-purpose processor optimized for executing digital signal processing algorithms. Most of these algorithms, from time-domain filtering (e.g., infinite impulse response and finite impulse response filtering), to convolution, to transforms (e.g., fast Fourier transform, discrete cosine transform), to even forward error correction (FEC) encodings, all have as their kernel the same operation: a multiply-accumulate operation. For example, the discrete Fourier transform has the form:

> 数字信号处理器(DSP)是优化用于执行数字信号处理算法的特殊用途处理器。这些算法中的大多数，从时间域滤波(例如，无限的脉冲响应和有限的脉冲响应过滤)到卷积，转换(例如，快速的傅立叶变换，离散的余弦变换)，甚至转变到转换，甚至到正向误差校正(FEC)编码，编码(FEC)编码(FEC)编码(FEC)所有人都具有相同的操作作为内核：多重收益操作。例如，离散的傅立叶变换具有以下形式：

The discrete cosine transform is often a replacement for this because it does not require complex number operations. Either transform has as its core the _sum_ of a _product_. To accelerate this, DSPs typically feature special-purpose hardware to perform _multiply-accumulate_ (MAC). A MAC instruction of “MAC A,B,C” has the semantics of “A A+B\* C.” In some situations, the performance of this operation is so critical that a DSP is selected for an application based solely upon its MAC operation throughput.

> 离散的余弦变换通常是对此的替代，因为它不需要复杂的数字操作。要么转换为其核心_sum_的_sum_。为了加速这一点，DSP 通常具有特殊用途的硬件来执行_multiply-Accumulate_(Mac)。“ Mac A，B，C”的 Mac 指令具有“ A a+b \* C”的语义。在某些情况下，此操作的性能非常重要，以至于仅根据其 MAC 操作吞吐量选择 DSP。

DSPs often employ _fixed-point_ arithmetic. If you think of integers as having a binary point to the right of the least-significant bit, fixed point has a binary point just to the right of the sign bit. Hence, fixed-point data are fractions between 1 and +1.

> DSP 通常使用_ fixed-point_算术。如果您认为整数在最不重要的位具有二进制点，那么固定点就有一个二进制点位于符号位的右侧。因此，固定点数据是 1 到 +1 之间的分数。

What values do they represent if they are two’s complement integers? Fixedpoint numbers?

> 如果他们是两个人的补充整数，它们代表什么值？固定点号？

Fixed point can be thought of as a low-cost floating point. It doesn’t include an exponent in every word and doesn’t have hardware that automatically aligns and normalizes operands. Instead, fixed point relies on the DSP programmer to keep the exponent in a separate variable and ensure that each result is shifted left or right to keep the answer aligned to that variable. Since this exponent variable is often shared by a set of fixed-point variables, this style of arithmetic is also called _blocked floating point_, since a block of variables has a common exponent.

> 固定点可以被认为是低成本的浮点。它并不包含每个单词中的指数，也没有自动对齐和使操作数正常化的硬件。取而代之的是，固定点依赖于 DSP 程序员将指数保持在单独的变量中，并确保每个结果左右移动以使答案与该变量保持一致。由于此指数变量通常由一组定点变量共享，因此这种算术样式也称为_ blocked floating Point_，因为一个变量块具有公共指数。

To support such manual calculations, DSPs usually have some registers that are wider to guard against round-off error, just as floating-point units internally have extra guard bits. Figure E.2 surveys four generations of DSPs, listing data sizes and width of the accumulating registers. Note that DSP architects are not bound by the powers of 2 for word sizes. Figure E.3 shows the size of data operands for the TI TMS320C55 DSP.

> 为了支持此类手动计算，DSP 通常具有一些更宽的寄存器可以防止圆形错误，就像内部内部具有额外的防护位置一样。图 E.2 调查了四代 DSP，列出了累积寄存器的数据大小和宽度。请注意，DSP 架构师不受单词大小 2 的功率的约束。图 E.3 显示了 TI TM320C55 DSP 的数据操作数的大小。

In addition to MAC operations, DSPs often also have operations to accelerate portions of communications algorithms. An important class of these algorithms revolve around encoding and decoding _forward error correction codes_—codes in which extra information is added to the digital bit stream to guard against errors in transmission. A code of rate _m_/_n_ has _m_ information bits for (_m_ + _n_) check bits. So, for example, a 1/2 rate code would have 1 information bit per every 2 bits. Such codes are often called _trellis codes_ because one popular graphical flow diagram of their encoding resembles a garden trellis. A common algorithm for decoding trellis codes is due to Viterbi. This algorithm requires a sequence of compares and selects in order to recover a transmitted bit’s true value. Thus DSPs often have compare- select operations to support Viterbi decode for FEC codes.

> 除了 MAC 操作外，DSP 还经常还具有加速通信算法的一部分操作。这些算法的重要类别围绕编码和解码_ forward 错误校正代码_-编码_-将额外信息添加到数字位流中以防止传输中的错误。速率代码_m _/_ n _具有_m_的信息位(_m_ + _n_)检查位。因此，例如，1/2 速率代码每 2 位具有 1 个信息位。这样的代码通常称为_trellis 代码_，因为它们编码的一个流行的图形流程图类似于花园格子。用于解码格子代码的常见算法是由于 viterbi 引起的。该算法需要一个比较顺序，并且需要选择以恢复传输的 BIT 的真实值。因此，DSP 通常具有比较选择操作以支持 FEC 代码的 Viterbi 解码。

Figure E.3 Size of data operands for the TMS320C55 DSP. About 90% of operands are 16 bits. This DSP has two 40-bit accumulators. There are no floating-point operations, as is typical of many DSPs, so these data are all fixed-point integers.

> 图 E.3 TMS320C55 DSP 的数据操作数大小。约 90％的操作数为 16 位。该 DSP 具有两个 40 位蓄能器。与许多 DSP 一样，没有浮点操作，因此这些数据都是定点整数。

To explain DSPs better, we will take a detailed look at two DSPs, both pro- duced by Texas Instruments. The TMS320C55 series is a DSP family targeted toward battery-powered embedded applications. In stark contrast to this, the TMS VelociTI 320C6x series is a line of powerful, eight-issue VLIW processors targeted toward a broader range of applications that may be less power sensitive.

> 为了更好地解释 DSP，我们将详细研究两个 DSP，均由 Texas Instruments 提供。TMS320C55 系列是针对电池动力嵌入式应用的 DSP 家族。与此形成鲜明对比的是，TMS Velociti 320C6X 系列是一系列强大的，八个问题的 VLIW 处理器，针对更广泛的应用程序，这些应用程序可能较小。

### The TI 320C55

> ### TI 320C55

At one end of the DSP spectrum is the TI 320C55 architecture. The C55 is opti- mized for low-power, embedded applications. Its overall architecture is shown in [Figure E.4](#_bookmark577). At the heart of it, the C55 is a seven-staged pipelined CPU. The stages are outlined below:

> DSP 频谱的一端是 Ti 320C55 体系结构。C55 用于低功率，嵌入式应用程序。它的整体体系结构如[图 E.4](#_ bookmark577)所示。它的核心，C55 是一个七阶段的管道 CPU。阶段以下概述：

- _Fetch stage_ reads program data from memory into the instruction buffer queue.

> - _fetch stage _将程序数据从内存读取到指令缓冲区队列。

- _Decode stage_ decodes instructions and dispatches tasks to the other primary functional units.

> - _decode stage_解码指令并将任务分配给其他主要功能单元。

- _Address stage_ computes addresses for data accesses and branch addresses for program discontinuities.

> - _address 阶段_计算数据访问和程序不连续性的分支地址的地址。

- _Access 1/Access 2 stages_ send data read addresses to memory.

> - _access 1/访问 2 阶段_将数据读取地址发送到内存。

- _Read stage_ transfers operand data on the B bus, C bus, and D bus.

> - _read stage_在 B 总线，C 总线和 D 总线上传输操作数数据。

- _Execute stage_ executes operation in the A unit and D unit and performs writes on the E bus and F bus.

> - _EXECUTE stage_在 A 单元和 D 单元中执行操作，并在 E 总线和 F 总线上执行写入。

Figure E.4 Architecture of the TMS320C55 DSP. The C55 is a seven-stage pipelined pro- cessor with some unique instruction execution facilities. (Courtesy Texas Instruments.)

> 图 E.4 TMS320C55 DSP 的体系结构。C55 是一个七个阶段的管道专业，具有一些独特的指令执行设施。(德克萨斯州的仪器。)

The C55 pipeline performs pipeline hazard detection and will stall on write after read (WAR) and read after write (RAW) hazards.

> C55 管道执行管道危险检测，并在阅读后写下(战争)并在写入(原始)危险后读取。

The C55 does have a 24 KB instruction cache, but it is configurable to support various workloads. It may be configured to be two-way set associative, direct- mapped, or as a “ramset.” This latter mode is a way to support hard realtime appli- cations. In this mode, blocks in the cache cannot be replaced.

> C55 确实具有 24 KB 的指令缓存，但是可以配置以支持各种工作负载。它可以配置为双向集合的关联，直接映射或为“ ramset”。后一种模式是支持硬实时应用的一种方式。在此模式下，无法更换缓存中的块。

The C55 also has advanced power management. It allows dynamic power man- agement through software-programmable “idle domains.” Blocks of circuitry on the device are organized into these idle domains. Each domain can operate nor- mally or can be placed in a low-power idle state. A programmer-accessible Idle Control Register (ICR) determines which domains will be placed in the idle state when the execution of the next IDLE instruction occurs. The six domains are CPU, direct memory access (DMA), peripherals, clock generator, instruction cache, and external memory interface. When each domain is in the idle state, the functions of that particular domain are not available. However, in the peripheral domain, each peripheral has an Idle Enable bit that controls whether or not the peripheral will respond to the changes in the idle state. Thus, peripherals can be individually con- figured to idle or remain active when the peripheral domain is idled.

> C55 还具有高级电源管理。它允许通过软件可编程的“空闲域”进行动态功率管理。设备上的电路块被组织到这些空闲域中。每个域都可以进行非机动操作，也可以将其放置在低功率空闲状态。程序员可访问的空闲控制寄存器(ICR)确定当执行下一个空闲指令执行时，将哪些域放置在空闲状态。六个域是 CPU，直接内存访问(DMA)，外围设备，时钟生成器，指令缓存和外部内存接口。当每个域处于空闲状态时，该特定域的功能就不可用。但是，在外围域中，每个外围都有一个怠速启用位，可以控制外围的外围是否会响应空闲状态的变化。因此，当外围域闲置时，可以单独发现外围物或保持活跃。

Since the C55 is a DSP, the central feature is its MAC units. The C55 has two MAC units, each comprised of a 17-bit by 17-bit multiplier coupled to a 40-bit dedicated adder. Each MAC unit performs its work in a single cycle; thus, the C55 can execute two MACs per cycle in full pipelined operation. This kind of capability is critical for efficiently performing signal processing applications. The C55 also has a compare, select, and store unit (CSSU) for the add/compare section of the Viterbi decoder.

> 由于 C55 是 DSP，因此中心功能是其 MAC 单位。C55 有两个 MAC 单元，每个单元由 17 位乘以 17 位乘数组成，并耦合到 40 位专用加法器。每个 MAC 单元在单个周期中执行其工作；因此，C55 可以在完整管道的操作中每个周期执行两个 MAC。这种功能对于有效执行信号处理应用至关重要。C55 还具有对 Viterbi 解码器的添加/比较部分的比较，选择和存储单元(CSSU)。

### The TI 320C6x

> ### ti 320c6x

In stark contrast to the C55 DSP family is the high-end Texas Instruments VelociTI 320C6x family of processors. The C6x processors are closer to traditional very long instruction word (VLIW) processors because they seek to exploit the high levels of instruction-level parallelism (ILP) in many signal processing algorithms. Texas Instruments is not alone in selecting VLIW for exploiting ILP in the embed- ded space. Other VLIW DSP vendors include Ceva, StarCore, Philips/TriMedia, and STMicroelectronics. Why do these vendors favor VLIW over superscalar? For the embedded space, code compatibility is less of a problem, and so new applica- tions can be either hand tuned or recompiled for the newest generation of proces- sor. The other reason superscalar excels on the desktop is because the compiler cannot predict memory latencies at compile time. In embedded, however, memory latencies are often much more predictable. In fact, hard real-time constraints force memory latencies to be statically predictable. Of course, a superscalar would also perform well in this environment with these constraints, but the extra hardware to dynamically schedule instructions is both wasteful in terms of precious chip area and in terms of power consumption. Thus VLIW is a natural choice for high- performance embedded.

> 与 C55 DSP 家族形成鲜明对比的是，高端得克萨斯州的工具 320c6x 处理器家族。C6X 处理器更接近传统的非常长的指令词(VLIW)处理器，因为它们试图在许多信号处理算法中利用高水平的指导级并行性(ILP)。在选择嵌入空间中利用 ILP 的 VLIW 时，Texas Instruments 并不是一个人。其他 VLIW DSP 供应商包括 Ceva，StarCore，Philips/Trimedia 和 Stmicroelectronics。为什么这些供应商更喜欢 VLIW 而不是超级标准？对于嵌入式空间，代码兼容性较小，因此可以手工调整或重新编译新的应用程序，以实现最新一代的验证。SuperScalar 在桌面上擅长的另一个原因是，编译器无法在编译时预测内存潜伏期。但是，在嵌入式中，记忆潜伏期通常更容易预测。实际上，硬实时约束迫使记忆潜伏在静态上可预测。当然，在这种环境下，超级标准也可以通过这些约束来表现良好，但是动态安排指令的额外硬件在宝贵的芯片区域和功耗方面都浪费了。因此，VLIW 是高性能嵌入的自然选择。

The C6x family employs different pipeline depths depending on the family member. For the C64x, for example, the pipeline has 11 stages. The first four stages of the pipeline perform instruction fetch, followed by two stages for instruction decode, and finally four stages for instruction execution. The overall architecture of the C64x is shown below in [Figure E.5](#_bookmark578).

> C6X 家族根据家庭成员采用不同的管道深度。例如，对于 C64X，管道有 11 个阶段。管道的前四个阶段执行指令获取，然后进行两个阶段进行指导解码，最后四个阶段进行指导执行。C64X 的整体体系结构如下所示，如[图 E.5](#_ Bookmark578)。

The C6x family’s execution stage is divided into two parts, the left or “1” side and the right or “2” side. The L1 and L2 units perform logical and arithmetic oper- ations. D units in contrast perform a subset of logical and arithmetic operations but also perform memory accesses (loads and stores). The two M units perform multi- plication and related operations (e.g., shifts). Finally the S units perform compari- sons, branches, and some SIMD operations (see the next subsection for a detailed explanation of SIMD operations). Each side has its own 32-entry, 32-bit register file (the A file for the 1 side, the B file for the 2 side). A side may access the other side’s registers, but with a 1- cycle penalty. Thus, an instruction executing on side 1 may access B5, for example, but it will take 1- cycle extra to execute because of this.

> C6X 家族的执行阶段分为两个部分，左或“ 1”，右或“ 2”侧。L1 和 L2 单元执行逻辑和算术操作。D 单位相反，单位执行逻辑和算术操作的子集，但还执行内存访问(负载和商店)。这两个 M 单元执行多种功能和相关操作(例如 Shifts)。最后，S 单元执行比较，分支和一些 SIMD 操作(有关 SIMD 操作的详细说明，请参见下一个小节)。每一侧都有自己的 32 个输入，32 位寄存器文件(1 侧的 A 文件，2 侧的 B 文件)。一方可以访问对方的登记册，但要受到 1 个周期的罚款。因此，例如，在第 1 侧执行的指令可以访问 B5，但是因此，要执行 1 个周期。

VLIWs are traditionally very bad when it comes to code size, which runs con- trary to the needs of embedded systems. However, the C6x family’s approach “compresses” instructions, allowing the VLIW code to achieve the same density as equivalent RISC (reduced instruction set computer) code. To do so, instruction fetch is carried out on an “instruction packet,” shown in [Figure E.6](#_bookmark579). Each instruc- tion has a _p_ bit that specifies whether this instruction is a member of the current

> 传统上，VLIW 在代码尺寸方面非常糟糕，这与嵌入式系统的需求有关。但是，C6X 家族的方法“压缩”说明，允许 VLIW 代码达到与等效 RISC(减少指令集计算机)代码相同的密度。为此，在[图 E.6](#_ bookmark579)中显示的“指令数据包”上进行了指令获取。每种指导都有一个_p_位，该位指定该指令是否是当前的成员

Figure E.5 Architecture of the TMS320C64x family of DSPs. The C6x is an eight-issue traditional VLIW processor. (Courtesy Texas Instruments.)

> 图 E.5 TMS320C64X DSP 家族的体系结构。C6X 是一个八发的传统 VLIW 处理器。(德克萨斯州的仪器。)

Figure E.6 Instruction packet of the TMS320C6x family of DSPs. The _p_ bits determine whether an instruction begins a new VLIW word or not. If the _p_ bit of instruction _i_ is 1, then instruction _i_ + 1 is to be executed in parallel with (in the same cycle as) instruction _i_. If the _p_ bit of instruction _i_ is 0, then instruction _i_ + 1 is executed in the cycle after instruc- tion _i_. (Courtesy Texas Instruments.)

> 图 E.6 TMS320C6X DSP 家族的指令数据包。_p_位确定指令是否开始新的 VLIW 单词。如果指令的_p_位_i_是 1，则指令_i_ + 1 将与(在同一周期中)并行执行_i_。如果_p_指令的位_i_是 0，则指令_i_ + 1 在仪器后的周期中执行_i_。(德克萨斯州的仪器。)

VLIW word or the next VLIW word (see the figure for a detailed explanation). Thus, there are now no NOPs that are needed for VLIW encoding.

> vliw word 或下一个 vliw 单词(有关详细说明，请参见图)。因此，现在不需要 vliw 编码了。

Software pipelining is an important technique for achieving high performance in a VLIW. But software pipelining relies on each iteration of the loop having an identical schedule to all other iterations. Because conditional branch instructions disrupt this pattern, the C6x family provides a means to conditionally execute instructions using _predication._ In predication, the instruction performs its work. But when it is done executing, an additional register, for example A1, is checked. If A1 is zero, the instruction does not write its results. If A1 is nonzero, the instruc- tion proceeds normally. This allows simple if-then and if-then-else structures to be collapsed into straight-line code for software pipelining.

> 软件管道是在 VLIW 中实现高性能的重要技术。但是，管道管道的软件依赖于与所有其他迭代相同的时间表的循环的每次迭代。由于有条件的分支指令破坏了此模式，因此 C6X 家族提供了一种使用_PREDICATION._在 pessectionical 中执行指令的方法，该指令执行其工作。但是，完成执行后，会检查一个附加寄存器，例如 A1。如果 A1 为零，则指令不会写出其结果。如果 A1 是非零的，则该指导正常进行。这允许将简单的话，然后将其结构折叠成直线代码，以进行软件管道。

### Media Extensions

> ###媒体扩展

There is a middle ground between DSPs and microcontrollers: _media extensions._ These extensions add DSP-like capabilities to microcontroller architectures at rela- tively low cost. Because media processing is judged by human perception, the data for multimedia operations are often much narrower than the 64-bit data word of mod- ern desktop and server processors. For example, floating-point operations for graphics are normally in single precision, not double precision, and often at a pre- cision less than is required by IEEE 754. Rather than waste the 64-bit arithmetic- logical units (ALUs) when operating on 32-bit, 16-bit, or even 8-bit integers, mul- timedia instructions can operate on several narrower data items at the same time. Thus, a _partitioned add_ operation on 16-bit data with a 64-bit ALU would perform four 16-bit adds in a single clock cycle. The extra hardware cost is simply to prevent carries between the four 16-bit partitions of the ALU. For example, such instructions might be used for graphical operations on pixels. These operations are commonly called _single-instruction multiple-data_ (SIMD) or _vector_ instructions.

> DSP 和微控制器之间有一个中间立场：_Media 扩展。由于媒体处理是通过人类感知来判断的，因此多媒体操作的数据通常比 Modern 台式机和服务器处理器的 64 位数据词窄得多。例如，图形的浮点操作通常是单一的精度，而不是双重精度，并且通常比 IEEE 754 所要求的要小于 IEEE 754 所要求的。在 32 位，16 位甚至 8 位整数上，Mul-Timedia 说明可以同时对几个较窄的数据项进行操作。因此，用 64 位 alu 对 16 位数据的分数 add_操作将在单个时钟周期中执行四个 16 位。额外的硬件成本仅仅是为了防止在 ALU 的四个 16 位分区之间进行携带。例如，此类说明可以用于像素上的图形操作。这些操作通常称为_single-Instruction 多 DATA_(SIMD)或_VECTOR_指令。

Most graphics multimedia applications use 32-bit floating-point operations. Some computers double peak performance of single-precision, floating-point oper- ations; they allow a single instruction to launch two 32-bit operations on operands found side by side in a double-precision register. The two partitions must be insu- lated to prevent operations on one half from affecting the other. Such floating-point operations are called _paired single operations._ For example, such an operation might be used for graphical transformations of vertices. This doubling in perfor- mance is typically accomplished by doubling the number of floating-point units, making it more expensive than just suppressing carries in integer adders.

> 大多数图形多媒体应用程序都使用 32 位浮点操作。一些计算机双重峰值性能是单精制，浮点运算的；他们允许单个指令在双重精确寄存器中并排发现的操作数进行两个 32 位操作。必须违反两个分区以防止一半的操作影响另一个分区。这样的浮点操作称为_ paired 单一操作。通常，通过将浮点单元的数量加倍来实现，这通常是通过加倍来完成的，这使其比仅仅抑制整数添加器中的携带更昂贵。

Figure E.7 summarizes the SIMD multimedia instructions found in several recent computers.

> 图 E.7 总结了在最近的几台计算机中发现的 SIMD 多媒体指令。

DSPs also provide operations found in the first three rows of Figure E.7, but they change the semantics a bit. First, because they are often used in real-time applications, there is not an option of causing an exception on arithmetic overflow (otherwise it could miss an event); thus, the result will be used no matter what the inputs. To support such an unyielding environment, DSP architectures use _saturat- ing arithmetic_: If the result is too large to be represented, it is set to the largest rep- resentable number, depending on the sign of the result. In contrast, two’s complement arithmetic can add a small positive number to a large positive.

> DSP 还提供了图 E.7 的前三行中发现的操作，但它们会稍微改变语义。首先，由于它们经常用于实时应用程序，因此没有选择在算术溢出上引起例外(否则可能会错过事件)；因此，无论输入如何，结果都将被使用。为了支持这种不屈的环境，DSP 体系结构使用_saturating Arithmetic_：如果结果太大而无法表示，则将其设置为最大的代表数字，具体取决于结果的符号。相比之下，两人的补体算术可以为大阳性增加一个少量的正数。

Figure E.7 Summary of multimedia support for desktop processors. Note the diversity of support, with little in common across the five architectures. All are fixed-width operations, performing multiple narrow operations on either a 64-bit or 128-bit ALU. B stands for byte (8 bits), H for half word (16 bits), and W for word (32 bits). Thus, 8B means an operation on 8 bytes in a single instruction. Note that AltiVec assumes a 128-bit ALU, and the rest assume 64 bits. Pack and unpack use the notation 2\*2W to mean 2 operands each with 2 words. This table is a sim- plification of the full multimedia architectures, leaving out many details. For example, HP MAX2 includes an instruc- tion to calculate averages, and SPARC VIS includes instructions to set registers to constants. Also, this table does not include the memory alignment operation of AltiVec, MAX, and VIS.

> 图 E.7 多媒体支持桌面处理器的摘要。注意支持的多样性，在这五个架构中几乎没有共同点。所有这些都是固定宽度的操作，在 64 位或 128 位 ALU 上执行多次窄操作。b 代表字节(8 位)，h 表示半单词(16 位)，w 表示 Word(32 位)。因此，8B 表示单个指令中 8 个字节的操作。请注意，Altivec 假设一个 128 位 ALU，其余的假设为 64 位。包装和解开包装使用符号 2 \*2W 表示 2 个操作数，每个操作数带有 2 个单词。该表是对完整多媒体体系结构的模拟化，遗漏了许多细节。例如，HP Max2 包括计算平均值的指令，而 SPARC VIS 包括将寄存器设置为常数的说明。另外，该表不包括 Altivec，Max 和 Vis 的内存对齐操作。
