#-----------------------------------------------------------
# Vivado v2020.2.2 (64-bit)
# SW Build 3118627 on Tue Feb  9 05:13:49 MST 2021
# IP Build 3115676 on Tue Feb  9 10:48:11 MST 2021
# Start of session at: Fri May  9 12:25:46 2025
# Process ID: 129789
# Current directory: /home/userfs/t/tb1262/Files/EMBS/embs-assessment/vivado/vivado.runs/impl_1
# Command line: vivado -log zybo_design_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source zybo_design_wrapper.tcl -notrace
# Log file: /home/userfs/t/tb1262/Files/EMBS/embs-assessment/vivado/vivado.runs/impl_1/zybo_design_wrapper.vdi
# Journal file: /home/userfs/t/tb1262/Files/EMBS/embs-assessment/vivado/vivado.runs/impl_1/vivado.jou
#-----------------------------------------------------------
source zybo_design_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/userfs/t/tb1262/Files/EMBS/embs-assessment/zybo-z7-hdmi/hardware/zybo_z7_hdmi_repo'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/userfs/t/tb1262/Files/EMBS/embs-assessment/vitis_hls/assessment'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/york/cs/net/xilinx_vivado-2020.2_ise-14.7_x86-64-1/Vivado/2020.2/data/ip'.
Command: link_design -top zybo_design_wrapper -part xc7z010clg400-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-454] Reading design checkpoint '/home/userfs/t/tb1262/Files/EMBS/embs-assessment/vivado/vivado.gen/sources_1/bd/zybo_design/ip/zybo_design_processing_system7_0_6/zybo_design_processing_system7_0_6.dcp' for cell 'zybo_design_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint '/home/userfs/t/tb1262/Files/EMBS/embs-assessment/vivado/vivado.gen/sources_1/bd/zybo_design/ip/zybo_design_rst_ps7_0_50M_2/zybo_design_rst_ps7_0_50M_2.dcp' for cell 'zybo_design_i/rst_ps7_0_50M'
INFO: [Project 1-454] Reading design checkpoint '/home/userfs/t/tb1262/Files/EMBS/embs-assessment/vivado/vivado.gen/sources_1/bd/zybo_design/ip/zybo_design_toplevel_0_4/zybo_design_toplevel_0_4.dcp' for cell 'zybo_design_i/toplevel_0'
INFO: [Project 1-454] Reading design checkpoint '/home/userfs/t/tb1262/Files/EMBS/embs-assessment/vivado/vivado.gen/sources_1/bd/zybo_design/ip/zybo_design_xbar_8/zybo_design_xbar_8.dcp' for cell 'zybo_design_i/axi_mem_intercon/xbar'
INFO: [Project 1-454] Reading design checkpoint '/home/userfs/t/tb1262/Files/EMBS/embs-assessment/vivado/vivado.gen/sources_1/bd/zybo_design/ip/zybo_design_auto_pc_0/zybo_design_auto_pc_0.dcp' for cell 'zybo_design_i/axi_mem_intercon/m00_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint '/home/userfs/t/tb1262/Files/EMBS/embs-assessment/vivado/vivado.gen/sources_1/bd/zybo_design/ip/zybo_design_auto_pc_1/zybo_design_auto_pc_1.dcp' for cell 'zybo_design_i/axi_mem_intercon/m01_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint '/home/userfs/t/tb1262/Files/EMBS/embs-assessment/vivado/vivado.gen/sources_1/bd/zybo_design/ip/zybo_design_auto_us_0/zybo_design_auto_us_0.dcp' for cell 'zybo_design_i/axi_mem_intercon/s00_couplers/auto_us'
INFO: [Project 1-454] Reading design checkpoint '/home/userfs/t/tb1262/Files/EMBS/embs-assessment/vivado/vivado.gen/sources_1/bd/zybo_design/ip/zybo_design_axi_dynclk_0_3/zybo_design_axi_dynclk_0_3.dcp' for cell 'zybo_design_i/hdmi/axi_dynclk_0'
INFO: [Project 1-454] Reading design checkpoint '/home/userfs/t/tb1262/Files/EMBS/embs-assessment/vivado/vivado.gen/sources_1/bd/zybo_design/ip/zybo_design_axi_vdma_0_3/zybo_design_axi_vdma_0_3.dcp' for cell 'zybo_design_i/hdmi/axi_vdma_0'
INFO: [Project 1-454] Reading design checkpoint '/home/userfs/t/tb1262/Files/EMBS/embs-assessment/vivado/vivado.gen/sources_1/bd/zybo_design/ip/zybo_design_axis_subset_converter_0_3/zybo_design_axis_subset_converter_0_3.dcp' for cell 'zybo_design_i/hdmi/axis_subset_converter_0'
INFO: [Project 1-454] Reading design checkpoint '/home/userfs/t/tb1262/Files/EMBS/embs-assessment/vivado/vivado.gen/sources_1/bd/zybo_design/ip/zybo_design_rgb2dvi_0_3/zybo_design_rgb2dvi_0_3.dcp' for cell 'zybo_design_i/hdmi/rgb2dvi_0'
INFO: [Project 1-454] Reading design checkpoint '/home/userfs/t/tb1262/Files/EMBS/embs-assessment/vivado/vivado.gen/sources_1/bd/zybo_design/ip/zybo_design_v_axi4s_vid_out_0_3/zybo_design_v_axi4s_vid_out_0_3.dcp' for cell 'zybo_design_i/hdmi/v_axi4s_vid_out_0'
INFO: [Project 1-454] Reading design checkpoint '/home/userfs/t/tb1262/Files/EMBS/embs-assessment/vivado/vivado.gen/sources_1/bd/zybo_design/ip/zybo_design_v_tc_0_3/zybo_design_v_tc_0_3.dcp' for cell 'zybo_design_i/hdmi/v_tc_0'
INFO: [Project 1-454] Reading design checkpoint '/home/userfs/t/tb1262/Files/EMBS/embs-assessment/vivado/vivado.gen/sources_1/bd/zybo_design/ip/zybo_design_xbar_7/zybo_design_xbar_7.dcp' for cell 'zybo_design_i/ps7_0_axi_periph/xbar'
INFO: [Project 1-454] Reading design checkpoint '/home/userfs/t/tb1262/Files/EMBS/embs-assessment/vivado/vivado.gen/sources_1/bd/zybo_design/ip/zybo_design_auto_pc_2/zybo_design_auto_pc_2.dcp' for cell 'zybo_design_i/ps7_0_axi_periph/s00_couplers/auto_pc'
Netlist sorting complete. Time (s): cpu = 00:00:00.23 ; elapsed = 00:00:00.22 . Memory (MB): peak = 2412.758 ; gain = 0.000 ; free physical = 4607 ; free virtual = 7380
INFO: [Netlist 29-17] Analyzing 2212 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.2.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/userfs/t/tb1262/Files/EMBS/embs-assessment/vivado/vivado.gen/sources_1/bd/zybo_design/ip/zybo_design_processing_system7_0_6/zybo_design_processing_system7_0_6.xdc] for cell 'zybo_design_i/processing_system7_0/inst'
Finished Parsing XDC File [/home/userfs/t/tb1262/Files/EMBS/embs-assessment/vivado/vivado.gen/sources_1/bd/zybo_design/ip/zybo_design_processing_system7_0_6/zybo_design_processing_system7_0_6.xdc] for cell 'zybo_design_i/processing_system7_0/inst'
Parsing XDC File [/home/userfs/t/tb1262/Files/EMBS/embs-assessment/vivado/vivado.gen/sources_1/bd/zybo_design/ip/zybo_design_rst_ps7_0_50M_2/zybo_design_rst_ps7_0_50M_2_board.xdc] for cell 'zybo_design_i/rst_ps7_0_50M/U0'
Finished Parsing XDC File [/home/userfs/t/tb1262/Files/EMBS/embs-assessment/vivado/vivado.gen/sources_1/bd/zybo_design/ip/zybo_design_rst_ps7_0_50M_2/zybo_design_rst_ps7_0_50M_2_board.xdc] for cell 'zybo_design_i/rst_ps7_0_50M/U0'
Parsing XDC File [/home/userfs/t/tb1262/Files/EMBS/embs-assessment/vivado/vivado.gen/sources_1/bd/zybo_design/ip/zybo_design_rst_ps7_0_50M_2/zybo_design_rst_ps7_0_50M_2.xdc] for cell 'zybo_design_i/rst_ps7_0_50M/U0'
Finished Parsing XDC File [/home/userfs/t/tb1262/Files/EMBS/embs-assessment/vivado/vivado.gen/sources_1/bd/zybo_design/ip/zybo_design_rst_ps7_0_50M_2/zybo_design_rst_ps7_0_50M_2.xdc] for cell 'zybo_design_i/rst_ps7_0_50M/U0'
Parsing XDC File [/home/userfs/t/tb1262/Files/EMBS/embs-assessment/vivado/vivado.gen/sources_1/bd/zybo_design/ip/zybo_design_axi_vdma_0_3/zybo_design_axi_vdma_0_3.xdc] for cell 'zybo_design_i/hdmi/axi_vdma_0/U0'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [/home/userfs/t/tb1262/Files/EMBS/embs-assessment/vivado/vivado.gen/sources_1/bd/zybo_design/ip/zybo_design_axi_vdma_0_3/zybo_design_axi_vdma_0_3.xdc:60]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [/home/userfs/t/tb1262/Files/EMBS/embs-assessment/vivado/vivado.gen/sources_1/bd/zybo_design/ip/zybo_design_axi_vdma_0_3/zybo_design_axi_vdma_0_3.xdc:64]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [/home/userfs/t/tb1262/Files/EMBS/embs-assessment/vivado/vivado.gen/sources_1/bd/zybo_design/ip/zybo_design_axi_vdma_0_3/zybo_design_axi_vdma_0_3.xdc:88]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [/home/userfs/t/tb1262/Files/EMBS/embs-assessment/vivado/vivado.gen/sources_1/bd/zybo_design/ip/zybo_design_axi_vdma_0_3/zybo_design_axi_vdma_0_3.xdc:92]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [/home/userfs/t/tb1262/Files/EMBS/embs-assessment/vivado/vivado.gen/sources_1/bd/zybo_design/ip/zybo_design_axi_vdma_0_3/zybo_design_axi_vdma_0_3.xdc:96]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [/home/userfs/t/tb1262/Files/EMBS/embs-assessment/vivado/vivado.gen/sources_1/bd/zybo_design/ip/zybo_design_axi_vdma_0_3/zybo_design_axi_vdma_0_3.xdc:100]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [/home/userfs/t/tb1262/Files/EMBS/embs-assessment/vivado/vivado.gen/sources_1/bd/zybo_design/ip/zybo_design_axi_vdma_0_3/zybo_design_axi_vdma_0_3.xdc:104]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/userfs/t/tb1262/Files/EMBS/embs-assessment/vivado/vivado.gen/sources_1/bd/zybo_design/ip/zybo_design_axi_vdma_0_3/zybo_design_axi_vdma_0_3.xdc:108]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [/home/userfs/t/tb1262/Files/EMBS/embs-assessment/vivado/vivado.gen/sources_1/bd/zybo_design/ip/zybo_design_axi_vdma_0_3/zybo_design_axi_vdma_0_3.xdc:116]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [/home/userfs/t/tb1262/Files/EMBS/embs-assessment/vivado/vivado.gen/sources_1/bd/zybo_design/ip/zybo_design_axi_vdma_0_3/zybo_design_axi_vdma_0_3.xdc:120]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/userfs/t/tb1262/Files/EMBS/embs-assessment/vivado/vivado.gen/sources_1/bd/zybo_design/ip/zybo_design_axi_vdma_0_3/zybo_design_axi_vdma_0_3.xdc:124]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [/home/userfs/t/tb1262/Files/EMBS/embs-assessment/vivado/vivado.gen/sources_1/bd/zybo_design/ip/zybo_design_axi_vdma_0_3/zybo_design_axi_vdma_0_3.xdc:136]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [/home/userfs/t/tb1262/Files/EMBS/embs-assessment/vivado/vivado.gen/sources_1/bd/zybo_design/ip/zybo_design_axi_vdma_0_3/zybo_design_axi_vdma_0_3.xdc:140]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/userfs/t/tb1262/Files/EMBS/embs-assessment/vivado/vivado.gen/sources_1/bd/zybo_design/ip/zybo_design_axi_vdma_0_3/zybo_design_axi_vdma_0_3.xdc:144]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [/home/userfs/t/tb1262/Files/EMBS/embs-assessment/vivado/vivado.gen/sources_1/bd/zybo_design/ip/zybo_design_axi_vdma_0_3/zybo_design_axi_vdma_0_3.xdc:148]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [/home/userfs/t/tb1262/Files/EMBS/embs-assessment/vivado/vivado.gen/sources_1/bd/zybo_design/ip/zybo_design_axi_vdma_0_3/zybo_design_axi_vdma_0_3.xdc:152]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [/home/userfs/t/tb1262/Files/EMBS/embs-assessment/vivado/vivado.gen/sources_1/bd/zybo_design/ip/zybo_design_axi_vdma_0_3/zybo_design_axi_vdma_0_3.xdc:156]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [/home/userfs/t/tb1262/Files/EMBS/embs-assessment/vivado/vivado.gen/sources_1/bd/zybo_design/ip/zybo_design_axi_vdma_0_3/zybo_design_axi_vdma_0_3.xdc:160]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [/home/userfs/t/tb1262/Files/EMBS/embs-assessment/vivado/vivado.gen/sources_1/bd/zybo_design/ip/zybo_design_axi_vdma_0_3/zybo_design_axi_vdma_0_3.xdc:164]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [/home/userfs/t/tb1262/Files/EMBS/embs-assessment/vivado/vivado.gen/sources_1/bd/zybo_design/ip/zybo_design_axi_vdma_0_3/zybo_design_axi_vdma_0_3.xdc:168]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [/home/userfs/t/tb1262/Files/EMBS/embs-assessment/vivado/vivado.gen/sources_1/bd/zybo_design/ip/zybo_design_axi_vdma_0_3/zybo_design_axi_vdma_0_3.xdc:172]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/userfs/t/tb1262/Files/EMBS/embs-assessment/vivado/vivado.gen/sources_1/bd/zybo_design/ip/zybo_design_axi_vdma_0_3/zybo_design_axi_vdma_0_3.xdc:176]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [/home/userfs/t/tb1262/Files/EMBS/embs-assessment/vivado/vivado.gen/sources_1/bd/zybo_design/ip/zybo_design_axi_vdma_0_3/zybo_design_axi_vdma_0_3.xdc:180]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/userfs/t/tb1262/Files/EMBS/embs-assessment/vivado/vivado.gen/sources_1/bd/zybo_design/ip/zybo_design_axi_vdma_0_3/zybo_design_axi_vdma_0_3.xdc:184]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-6' -to list should not be empty. [/home/userfs/t/tb1262/Files/EMBS/embs-assessment/vivado/vivado.gen/sources_1/bd/zybo_design/ip/zybo_design_axi_vdma_0_3/zybo_design_axi_vdma_0_3.xdc:192]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-6' -to list should not be empty. [/home/userfs/t/tb1262/Files/EMBS/embs-assessment/vivado/vivado.gen/sources_1/bd/zybo_design/ip/zybo_design_axi_vdma_0_3/zybo_design_axi_vdma_0_3.xdc:196]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-6' -to list should not be empty. [/home/userfs/t/tb1262/Files/EMBS/embs-assessment/vivado/vivado.gen/sources_1/bd/zybo_design/ip/zybo_design_axi_vdma_0_3/zybo_design_axi_vdma_0_3.xdc:200]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-6' -to list should not be empty. [/home/userfs/t/tb1262/Files/EMBS/embs-assessment/vivado/vivado.gen/sources_1/bd/zybo_design/ip/zybo_design_axi_vdma_0_3/zybo_design_axi_vdma_0_3.xdc:204]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-6' -to list should not be empty. [/home/userfs/t/tb1262/Files/EMBS/embs-assessment/vivado/vivado.gen/sources_1/bd/zybo_design/ip/zybo_design_axi_vdma_0_3/zybo_design_axi_vdma_0_3.xdc:208]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-6' -to list should not be empty. [/home/userfs/t/tb1262/Files/EMBS/embs-assessment/vivado/vivado.gen/sources_1/bd/zybo_design/ip/zybo_design_axi_vdma_0_3/zybo_design_axi_vdma_0_3.xdc:212]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-6' -to list should not be empty. [/home/userfs/t/tb1262/Files/EMBS/embs-assessment/vivado/vivado.gen/sources_1/bd/zybo_design/ip/zybo_design_axi_vdma_0_3/zybo_design_axi_vdma_0_3.xdc:216]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-6' -to list should not be empty. [/home/userfs/t/tb1262/Files/EMBS/embs-assessment/vivado/vivado.gen/sources_1/bd/zybo_design/ip/zybo_design_axi_vdma_0_3/zybo_design_axi_vdma_0_3.xdc:220]
Finished Parsing XDC File [/home/userfs/t/tb1262/Files/EMBS/embs-assessment/vivado/vivado.gen/sources_1/bd/zybo_design/ip/zybo_design_axi_vdma_0_3/zybo_design_axi_vdma_0_3.xdc] for cell 'zybo_design_i/hdmi/axi_vdma_0/U0'
Parsing XDC File [/home/userfs/t/tb1262/Files/EMBS/embs-assessment/vivado/vivado.gen/sources_1/bd/zybo_design/ip/zybo_design_rgb2dvi_0_3/src/rgb2dvi.xdc] for cell 'zybo_design_i/hdmi/rgb2dvi_0/U0'
Finished Parsing XDC File [/home/userfs/t/tb1262/Files/EMBS/embs-assessment/vivado/vivado.gen/sources_1/bd/zybo_design/ip/zybo_design_rgb2dvi_0_3/src/rgb2dvi.xdc] for cell 'zybo_design_i/hdmi/rgb2dvi_0/U0'
Parsing XDC File [/home/userfs/t/tb1262/Files/EMBS/embs-assessment/vivado/vivado.srcs/constrs_1/imports/hardware/zybo_z7_hdmi.xdc]
Finished Parsing XDC File [/home/userfs/t/tb1262/Files/EMBS/embs-assessment/vivado/vivado.srcs/constrs_1/imports/hardware/zybo_z7_hdmi.xdc]
Parsing XDC File [/home/userfs/t/tb1262/Files/EMBS/embs-assessment/vivado/vivado.gen/sources_1/bd/zybo_design/ip/zybo_design_auto_us_0/zybo_design_auto_us_0_clocks.xdc] for cell 'zybo_design_i/axi_mem_intercon/s00_couplers/auto_us/inst'
Finished Parsing XDC File [/home/userfs/t/tb1262/Files/EMBS/embs-assessment/vivado/vivado.gen/sources_1/bd/zybo_design/ip/zybo_design_auto_us_0/zybo_design_auto_us_0_clocks.xdc] for cell 'zybo_design_i/axi_mem_intercon/s00_couplers/auto_us/inst'
Parsing XDC File [/home/userfs/t/tb1262/Files/EMBS/embs-assessment/vivado/vivado.gen/sources_1/bd/zybo_design/ip/zybo_design_axi_vdma_0_3/zybo_design_axi_vdma_0_3_clocks.xdc] for cell 'zybo_design_i/hdmi/axi_vdma_0/U0'
Finished Parsing XDC File [/home/userfs/t/tb1262/Files/EMBS/embs-assessment/vivado/vivado.gen/sources_1/bd/zybo_design/ip/zybo_design_axi_vdma_0_3/zybo_design_axi_vdma_0_3_clocks.xdc] for cell 'zybo_design_i/hdmi/axi_vdma_0/U0'
Parsing XDC File [/home/userfs/t/tb1262/Files/EMBS/embs-assessment/vivado/vivado.gen/sources_1/bd/zybo_design/ip/zybo_design_v_tc_0_3/zybo_design_v_tc_0_3_clocks.xdc] for cell 'zybo_design_i/hdmi/v_tc_0/U0'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/userfs/t/tb1262/Files/EMBS/embs-assessment/vivado/vivado.gen/sources_1/bd/zybo_design/ip/zybo_design_v_tc_0_3/zybo_design_v_tc_0_3_clocks.xdc:2]
INFO: [Timing 38-2] Deriving generated clocks [/home/userfs/t/tb1262/Files/EMBS/embs-assessment/vivado/vivado.gen/sources_1/bd/zybo_design/ip/zybo_design_v_tc_0_3/zybo_design_v_tc_0_3_clocks.xdc:2]
get_clocks: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2917.844 ; gain = 451.031 ; free physical = 4064 ; free virtual = 6853
Finished Parsing XDC File [/home/userfs/t/tb1262/Files/EMBS/embs-assessment/vivado/vivado.gen/sources_1/bd/zybo_design/ip/zybo_design_v_tc_0_3/zybo_design_v_tc_0_3_clocks.xdc] for cell 'zybo_design_i/hdmi/v_tc_0/U0'
Parsing XDC File [/home/userfs/t/tb1262/Files/EMBS/embs-assessment/vivado/vivado.gen/sources_1/bd/zybo_design/ip/zybo_design_v_axi4s_vid_out_0_3/zybo_design_v_axi4s_vid_out_0_3_clocks.xdc] for cell 'zybo_design_i/hdmi/v_axi4s_vid_out_0/inst'
Finished Parsing XDC File [/home/userfs/t/tb1262/Files/EMBS/embs-assessment/vivado/vivado.gen/sources_1/bd/zybo_design/ip/zybo_design_v_axi4s_vid_out_0_3/zybo_design_v_axi4s_vid_out_0_3_clocks.xdc] for cell 'zybo_design_i/hdmi/v_axi4s_vid_out_0/inst'
Parsing XDC File [/home/userfs/t/tb1262/Files/EMBS/embs-assessment/vivado/vivado.gen/sources_1/bd/zybo_design/ip/zybo_design_rgb2dvi_0_3/src/rgb2dvi_clocks.xdc] for cell 'zybo_design_i/hdmi/rgb2dvi_0/U0'
Finished Parsing XDC File [/home/userfs/t/tb1262/Files/EMBS/embs-assessment/vivado/vivado.gen/sources_1/bd/zybo_design/ip/zybo_design_rgb2dvi_0_3/src/rgb2dvi_clocks.xdc] for cell 'zybo_design_i/hdmi/rgb2dvi_0/U0'
INFO: [Project 1-1715] 6 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3133.949 ; gain = 0.000 ; free physical = 4062 ; free virtual = 6859
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 864 instances were transformed.
  RAM128X1S => RAM128X1S (MUXF7, RAMS64E(x2)): 40 instances
  RAM16X1D => RAM32X1D (RAMD32(x2)): 18 instances
  RAM16X1S => RAM32X1S (RAMS32): 40 instances
  RAM256X1S => RAM256X1S (MUXF7(x2), MUXF8, RAMS64E(x4)): 760 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 4 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 2 instances

29 Infos, 32 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 3133.949 ; gain = 721.191 ; free physical = 4062 ; free virtual = 6859
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.82 . Memory (MB): peak = 3133.949 ; gain = 0.000 ; free physical = 4034 ; free virtual = 6830

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 17f34767d

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.57 . Memory (MB): peak = 3133.949 ; gain = 0.000 ; free physical = 4022 ; free virtual = 6818

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 1 inverter(s) to 2 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 254a62e0f

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 3133.949 ; gain = 0.000 ; free physical = 3883 ; free virtual = 6680
INFO: [Opt 31-389] Phase Retarget created 277 cells and removed 580 cells
INFO: [Opt 31-1021] In phase Retarget, 98 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 3 inverter(s) to 8 load pin(s).
Phase 2 Constant propagation | Checksum: 196e311d6

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3133.949 ; gain = 0.000 ; free physical = 3884 ; free virtual = 6681
INFO: [Opt 31-389] Phase Constant propagation created 406 cells and removed 1406 cells
INFO: [Opt 31-1021] In phase Constant propagation, 468 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Sweep
Phase 3 Sweep | Checksum: 1bb552e3b

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 3133.949 ; gain = 0.000 ; free physical = 3884 ; free virtual = 6681
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 1251 cells
INFO: [Opt 31-1021] In phase Sweep, 224 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 1bb552e3b

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 3133.949 ; gain = 0.000 ; free physical = 3890 ; free virtual = 6688
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 1bb552e3b

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 3133.949 ; gain = 0.000 ; free physical = 3890 ; free virtual = 6687
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 1bb552e3b

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 3133.949 ; gain = 0.000 ; free physical = 3892 ; free virtual = 6688
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 66 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |             277  |             580  |                                             98  |
|  Constant propagation         |             406  |            1406  |                                            468  |
|  Sweep                        |               0  |            1251  |                                            224  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                             66  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3133.949 ; gain = 0.000 ; free physical = 3894 ; free virtual = 6691
Ending Logic Optimization Task | Checksum: 1f569c103

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 3133.949 ; gain = 0.000 ; free physical = 3894 ; free virtual = 6691

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 50 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 22 newly gated: 1 Total Ports: 100
Number of Flops added for Enable Generation: 4

Ending PowerOpt Patch Enables Task | Checksum: e959c1f8

Time (s): cpu = 00:00:00.21 ; elapsed = 00:00:00.20 . Memory (MB): peak = 3608.672 ; gain = 0.000 ; free physical = 3784 ; free virtual = 6585
Ending Power Optimization Task | Checksum: e959c1f8

Time (s): cpu = 00:00:16 ; elapsed = 00:00:10 . Memory (MB): peak = 3608.672 ; gain = 474.723 ; free physical = 3809 ; free virtual = 6611

Starting Final Cleanup Task

Starting Logic Optimization Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Logic Optimization Task | Checksum: 204cbd073

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 3608.672 ; gain = 0.000 ; free physical = 3838 ; free virtual = 6639
Ending Final Cleanup Task | Checksum: 204cbd073

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 3608.672 ; gain = 0.000 ; free physical = 3837 ; free virtual = 6638

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3608.672 ; gain = 0.000 ; free physical = 3837 ; free virtual = 6638
Ending Netlist Obfuscation Task | Checksum: 204cbd073

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3608.672 ; gain = 0.000 ; free physical = 3863 ; free virtual = 6664
INFO: [Common 17-83] Releasing license: Implementation
56 Infos, 32 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:30 ; elapsed = 00:00:20 . Memory (MB): peak = 3608.672 ; gain = 474.723 ; free physical = 3864 ; free virtual = 6665
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3608.672 ; gain = 0.000 ; free physical = 3828 ; free virtual = 6633
INFO: [Common 17-1381] The checkpoint '/home/userfs/t/tb1262/Files/EMBS/embs-assessment/vivado/vivado.runs/impl_1/zybo_design_wrapper_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file zybo_design_wrapper_drc_opted.rpt -pb zybo_design_wrapper_drc_opted.pb -rpx zybo_design_wrapper_drc_opted.rpx
Command: report_drc -file zybo_design_wrapper_drc_opted.rpt -pb zybo_design_wrapper_drc_opted.pb -rpx zybo_design_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/userfs/t/tb1262/Files/EMBS/embs-assessment/vivado/vivado.runs/impl_1/zybo_design_wrapper_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 zybo_design_i/toplevel_0/inst/MAXI_m_axi_U/bus_write/buff_wdata/mem_reg has an input control pin zybo_design_i/toplevel_0/inst/MAXI_m_axi_U/bus_write/buff_wdata/mem_reg/ADDRARDADDR[10] (net: zybo_design_i/toplevel_0/inst/MAXI_m_axi_U/bus_write/buff_wdata/rnext[5]) which is driven by a register (zybo_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 zybo_design_i/toplevel_0/inst/MAXI_m_axi_U/bus_write/buff_wdata/mem_reg has an input control pin zybo_design_i/toplevel_0/inst/MAXI_m_axi_U/bus_write/buff_wdata/mem_reg/ADDRARDADDR[10] (net: zybo_design_i/toplevel_0/inst/MAXI_m_axi_U/bus_write/buff_wdata/rnext[5]) which is driven by a register (zybo_design_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 zybo_design_i/toplevel_0/inst/MAXI_m_axi_U/bus_write/buff_wdata/mem_reg has an input control pin zybo_design_i/toplevel_0/inst/MAXI_m_axi_U/bus_write/buff_wdata/mem_reg/ADDRARDADDR[11] (net: zybo_design_i/toplevel_0/inst/MAXI_m_axi_U/bus_write/buff_wdata/rnext[6]) which is driven by a register (zybo_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 zybo_design_i/toplevel_0/inst/MAXI_m_axi_U/bus_write/buff_wdata/mem_reg has an input control pin zybo_design_i/toplevel_0/inst/MAXI_m_axi_U/bus_write/buff_wdata/mem_reg/ADDRARDADDR[11] (net: zybo_design_i/toplevel_0/inst/MAXI_m_axi_U/bus_write/buff_wdata/rnext[6]) which is driven by a register (zybo_design_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 zybo_design_i/toplevel_0/inst/MAXI_m_axi_U/bus_write/buff_wdata/mem_reg has an input control pin zybo_design_i/toplevel_0/inst/MAXI_m_axi_U/bus_write/buff_wdata/mem_reg/ADDRARDADDR[12] (net: zybo_design_i/toplevel_0/inst/MAXI_m_axi_U/bus_write/buff_wdata/rnext[7]) which is driven by a register (zybo_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 zybo_design_i/toplevel_0/inst/MAXI_m_axi_U/bus_write/buff_wdata/mem_reg has an input control pin zybo_design_i/toplevel_0/inst/MAXI_m_axi_U/bus_write/buff_wdata/mem_reg/ADDRARDADDR[12] (net: zybo_design_i/toplevel_0/inst/MAXI_m_axi_U/bus_write/buff_wdata/rnext[7]) which is driven by a register (zybo_design_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 zybo_design_i/toplevel_0/inst/MAXI_m_axi_U/bus_write/buff_wdata/mem_reg has an input control pin zybo_design_i/toplevel_0/inst/MAXI_m_axi_U/bus_write/buff_wdata/mem_reg/ADDRARDADDR[5] (net: zybo_design_i/toplevel_0/inst/MAXI_m_axi_U/bus_write/buff_wdata/rnext[0]) which is driven by a register (zybo_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 zybo_design_i/toplevel_0/inst/MAXI_m_axi_U/bus_write/buff_wdata/mem_reg has an input control pin zybo_design_i/toplevel_0/inst/MAXI_m_axi_U/bus_write/buff_wdata/mem_reg/ADDRARDADDR[5] (net: zybo_design_i/toplevel_0/inst/MAXI_m_axi_U/bus_write/buff_wdata/rnext[0]) which is driven by a register (zybo_design_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 zybo_design_i/toplevel_0/inst/MAXI_m_axi_U/bus_write/buff_wdata/mem_reg has an input control pin zybo_design_i/toplevel_0/inst/MAXI_m_axi_U/bus_write/buff_wdata/mem_reg/ADDRARDADDR[6] (net: zybo_design_i/toplevel_0/inst/MAXI_m_axi_U/bus_write/buff_wdata/rnext[1]) which is driven by a register (zybo_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 zybo_design_i/toplevel_0/inst/MAXI_m_axi_U/bus_write/buff_wdata/mem_reg has an input control pin zybo_design_i/toplevel_0/inst/MAXI_m_axi_U/bus_write/buff_wdata/mem_reg/ADDRARDADDR[6] (net: zybo_design_i/toplevel_0/inst/MAXI_m_axi_U/bus_write/buff_wdata/rnext[1]) which is driven by a register (zybo_design_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 zybo_design_i/toplevel_0/inst/MAXI_m_axi_U/bus_write/buff_wdata/mem_reg has an input control pin zybo_design_i/toplevel_0/inst/MAXI_m_axi_U/bus_write/buff_wdata/mem_reg/ADDRARDADDR[7] (net: zybo_design_i/toplevel_0/inst/MAXI_m_axi_U/bus_write/buff_wdata/rnext[2]) which is driven by a register (zybo_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 zybo_design_i/toplevel_0/inst/MAXI_m_axi_U/bus_write/buff_wdata/mem_reg has an input control pin zybo_design_i/toplevel_0/inst/MAXI_m_axi_U/bus_write/buff_wdata/mem_reg/ADDRARDADDR[7] (net: zybo_design_i/toplevel_0/inst/MAXI_m_axi_U/bus_write/buff_wdata/rnext[2]) which is driven by a register (zybo_design_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 zybo_design_i/toplevel_0/inst/MAXI_m_axi_U/bus_write/buff_wdata/mem_reg has an input control pin zybo_design_i/toplevel_0/inst/MAXI_m_axi_U/bus_write/buff_wdata/mem_reg/ADDRARDADDR[8] (net: zybo_design_i/toplevel_0/inst/MAXI_m_axi_U/bus_write/buff_wdata/rnext[3]) which is driven by a register (zybo_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 zybo_design_i/toplevel_0/inst/MAXI_m_axi_U/bus_write/buff_wdata/mem_reg has an input control pin zybo_design_i/toplevel_0/inst/MAXI_m_axi_U/bus_write/buff_wdata/mem_reg/ADDRARDADDR[8] (net: zybo_design_i/toplevel_0/inst/MAXI_m_axi_U/bus_write/buff_wdata/rnext[3]) which is driven by a register (zybo_design_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 zybo_design_i/toplevel_0/inst/MAXI_m_axi_U/bus_write/buff_wdata/mem_reg has an input control pin zybo_design_i/toplevel_0/inst/MAXI_m_axi_U/bus_write/buff_wdata/mem_reg/ADDRARDADDR[9] (net: zybo_design_i/toplevel_0/inst/MAXI_m_axi_U/bus_write/buff_wdata/rnext[4]) which is driven by a register (zybo_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 zybo_design_i/toplevel_0/inst/MAXI_m_axi_U/bus_write/buff_wdata/mem_reg has an input control pin zybo_design_i/toplevel_0/inst/MAXI_m_axi_U/bus_write/buff_wdata/mem_reg/ADDRARDADDR[9] (net: zybo_design_i/toplevel_0/inst/MAXI_m_axi_U/bus_write/buff_wdata/rnext[4]) which is driven by a register (zybo_design_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 16 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3608.672 ; gain = 0.000 ; free physical = 3710 ; free virtual = 6523
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 119406b0e

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3608.672 ; gain = 0.000 ; free physical = 3710 ; free virtual = 6523
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3608.672 ; gain = 0.000 ; free physical = 3710 ; free virtual = 6523

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 13b82be4c

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 3608.672 ; gain = 0.000 ; free physical = 3763 ; free virtual = 6579

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 148006b56

Time (s): cpu = 00:00:11 ; elapsed = 00:00:05 . Memory (MB): peak = 3608.672 ; gain = 0.000 ; free physical = 3722 ; free virtual = 6539

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 148006b56

Time (s): cpu = 00:00:11 ; elapsed = 00:00:05 . Memory (MB): peak = 3608.672 ; gain = 0.000 ; free physical = 3721 ; free virtual = 6539
Phase 1 Placer Initialization | Checksum: 148006b56

Time (s): cpu = 00:00:11 ; elapsed = 00:00:05 . Memory (MB): peak = 3608.672 ; gain = 0.000 ; free physical = 3721 ; free virtual = 6539

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 116c1618f

Time (s): cpu = 00:00:14 ; elapsed = 00:00:06 . Memory (MB): peak = 3608.672 ; gain = 0.000 ; free physical = 3737 ; free virtual = 6555

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 12f3e5bdf

Time (s): cpu = 00:00:17 ; elapsed = 00:00:06 . Memory (MB): peak = 3608.672 ; gain = 0.000 ; free physical = 3728 ; free virtual = 6546

Phase 2.3 Global Placement Core

Phase 2.3.1 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 354 LUTNM shape to break, 739 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 84, two critical 270, total 0, new lutff created 0
INFO: [Physopt 32-775] End 1 Pass. Optimized 299 nets or cells. Created 0 new cell, deleted 299 existing cells and moved 0 existing cell
INFO: [Physopt 32-1132] Very high fanout net 'zybo_design_i/toplevel_0/inst/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/trunc_ln1348_3_reg_9981_reg[0][6]' is not considered as a candidate in VHFN optimzation. Its physical fanout number is changed from 1062 to 190. To force replication, set the FORCE_MAX_FANOUT property on the net to a number less than 190.
INFO: [Physopt 32-1132] Very high fanout net 'zybo_design_i/toplevel_0/inst/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/open_set_heap_f_score_V_addr_10_reg_9797_reg[7][6]' is not considered as a candidate in VHFN optimzation. Its physical fanout number is changed from 1298 to 232. To force replication, set the FORCE_MAX_FANOUT property on the net to a number less than 232.
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-117] Net zybo_design_i/toplevel_0/inst/mac_muladd_16ns_9ns_9ns_18_4_1_U13/toplevel_mac_muladd_16ns_9ns_9ns_18_4_1_DSP48_2_U/p_reg_reg_6[0] could not be optimized because driver zybo_design_i/toplevel_0/inst/mac_muladd_16ns_9ns_9ns_18_4_1_U13/toplevel_mac_muladd_16ns_9ns_9ns_18_4_1_DSP48_2_U/ram_reg_6_0_i_2 could not be replicated
INFO: [Physopt 32-117] Net zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_3919/moves_node_f_score_V_U/toplevel_os_sift_up_moves_node_f_score_V_ram_U/ap_CS_fsm_reg[18] could not be optimized because driver zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_3919/moves_node_f_score_V_U/toplevel_os_sift_up_moves_node_f_score_V_ram_U/ram_reg_i_38__1 could not be replicated
INFO: [Physopt 32-117] Net zybo_design_i/toplevel_0/inst/mac_muladd_16ns_9ns_9ns_18_4_1_U13/toplevel_mac_muladd_16ns_9ns_9ns_18_4_1_DSP48_2_U/p_reg_reg_8[1] could not be optimized because driver zybo_design_i/toplevel_0/inst/mac_muladd_16ns_9ns_9ns_18_4_1_U13/toplevel_mac_muladd_16ns_9ns_9ns_18_4_1_DSP48_2_U/ram_reg_4_1_i_1 could not be replicated
INFO: [Physopt 32-117] Net zybo_design_i/toplevel_0/inst/mac_muladd_16ns_9ns_9ns_18_4_1_U13/toplevel_mac_muladd_16ns_9ns_9ns_18_4_1_DSP48_2_U/p_reg_reg_6[1] could not be optimized because driver zybo_design_i/toplevel_0/inst/mac_muladd_16ns_9ns_9ns_18_4_1_U13/toplevel_mac_muladd_16ns_9ns_9ns_18_4_1_DSP48_2_U/ram_reg_6_1_i_17 could not be replicated
INFO: [Physopt 32-117] Net zybo_design_i/toplevel_0/inst/mac_muladd_16ns_9ns_9ns_18_4_1_U13/toplevel_mac_muladd_16ns_9ns_9ns_18_4_1_DSP48_2_U/p_reg_reg_10[0] could not be optimized because driver zybo_design_i/toplevel_0/inst/mac_muladd_16ns_9ns_9ns_18_4_1_U13/toplevel_mac_muladd_16ns_9ns_9ns_18_4_1_DSP48_2_U/ram_reg_2_0_i_2 could not be replicated
INFO: [Physopt 32-117] Net zybo_design_i/toplevel_0/inst/mac_muladd_16ns_9ns_9ns_18_4_1_U13/toplevel_mac_muladd_16ns_9ns_9ns_18_4_1_DSP48_2_U/p_reg_reg_10[1] could not be optimized because driver zybo_design_i/toplevel_0/inst/mac_muladd_16ns_9ns_9ns_18_4_1_U13/toplevel_mac_muladd_16ns_9ns_9ns_18_4_1_DSP48_2_U/ram_reg_2_1_i_1 could not be replicated
INFO: [Physopt 32-117] Net zybo_design_i/toplevel_0/inst/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/WEA[0] could not be optimized because driver zybo_design_i/toplevel_0/inst/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/ram_reg_i_33__5 could not be replicated
INFO: [Physopt 32-117] Net zybo_design_i/toplevel_0/inst/mac_muladd_16ns_9ns_9ns_18_4_1_U13/toplevel_mac_muladd_16ns_9ns_9ns_18_4_1_DSP48_2_U/p_reg_reg_8[0] could not be optimized because driver zybo_design_i/toplevel_0/inst/mac_muladd_16ns_9ns_9ns_18_4_1_U13/toplevel_mac_muladd_16ns_9ns_9ns_18_4_1_DSP48_2_U/ram_reg_4_0_i_2 could not be replicated
INFO: [Physopt 32-117] Net zybo_design_i/toplevel_0/inst/mac_muladd_16ns_9ns_9ns_18_4_1_U13/toplevel_mac_muladd_16ns_9ns_9ns_18_4_1_DSP48_2_U/WEA[0] could not be optimized because driver zybo_design_i/toplevel_0/inst/mac_muladd_16ns_9ns_9ns_18_4_1_U13/toplevel_mac_muladd_16ns_9ns_9ns_18_4_1_DSP48_2_U/ram_reg_0_0_i_19 could not be replicated
INFO: [Physopt 32-117] Net zybo_design_i/toplevel_0/inst/mac_muladd_16ns_9ns_9ns_18_4_1_U13/toplevel_mac_muladd_16ns_9ns_9ns_18_4_1_DSP48_2_U/WEA[1] could not be optimized because driver zybo_design_i/toplevel_0/inst/mac_muladd_16ns_9ns_9ns_18_4_1_U13/toplevel_mac_muladd_16ns_9ns_9ns_18_4_1_DSP48_2_U/ram_reg_0_1_i_2 could not be replicated
INFO: [Physopt 32-117] Net zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_3919/local_world_ce0 could not be optimized because driver zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_3919/ram_reg_0_i_1 could not be replicated
INFO: [Physopt 32-117] Net zybo_design_i/toplevel_0/inst/mac_muladd_16ns_9ns_9ns_18_4_1_U11/toplevel_mac_muladd_16ns_9ns_9ns_18_4_1_DSP48_2_U/ADDRARDADDR[12] could not be optimized because driver zybo_design_i/toplevel_0/inst/mac_muladd_16ns_9ns_9ns_18_4_1_U11/toplevel_mac_muladd_16ns_9ns_9ns_18_4_1_DSP48_2_U/ram_reg_0_i_2 could not be replicated
INFO: [Physopt 32-117] Net zybo_design_i/toplevel_0/inst/mac_muladd_16ns_9ns_9ns_18_4_1_U13/toplevel_mac_muladd_16ns_9ns_9ns_18_4_1_DSP48_2_U/p_reg_reg_3 could not be optimized because driver zybo_design_i/toplevel_0/inst/mac_muladd_16ns_9ns_9ns_18_4_1_U13/toplevel_mac_muladd_16ns_9ns_9ns_18_4_1_DSP48_2_U/ram_reg_6_0_i_1 could not be replicated
INFO: [Physopt 32-117] Net zybo_design_i/toplevel_0/inst/mac_muladd_16ns_9ns_9ns_18_4_1_U13/toplevel_mac_muladd_16ns_9ns_9ns_18_4_1_DSP48_2_U/p_reg_reg_5 could not be optimized because driver zybo_design_i/toplevel_0/inst/mac_muladd_16ns_9ns_9ns_18_4_1_U13/toplevel_mac_muladd_16ns_9ns_9ns_18_4_1_DSP48_2_U/ram_reg_2_0_i_1 could not be replicated
INFO: [Physopt 32-117] Net zybo_design_i/toplevel_0/inst/mac_muladd_16ns_9ns_9ns_18_4_1_U13/toplevel_mac_muladd_16ns_9ns_9ns_18_4_1_DSP48_2_U/p_reg_reg_4 could not be optimized because driver zybo_design_i/toplevel_0/inst/mac_muladd_16ns_9ns_9ns_18_4_1_U13/toplevel_mac_muladd_16ns_9ns_9ns_18_4_1_DSP48_2_U/ram_reg_4_0_i_1 could not be replicated
INFO: [Physopt 32-117] Net zybo_design_i/toplevel_0/inst/mac_muladd_16ns_9ns_9ns_18_4_1_U13/toplevel_mac_muladd_16ns_9ns_9ns_18_4_1_DSP48_2_U/p_reg_reg_2 could not be optimized because driver zybo_design_i/toplevel_0/inst/mac_muladd_16ns_9ns_9ns_18_4_1_U13/toplevel_mac_muladd_16ns_9ns_9ns_18_4_1_DSP48_2_U/ram_reg_0_0_i_1 could not be replicated
INFO: [Physopt 32-117] Net zybo_design_i/toplevel_0/inst/mac_muladd_16ns_9ns_9ns_18_4_1_U11/toplevel_mac_muladd_16ns_9ns_9ns_18_4_1_DSP48_2_U/ADDRARDADDR[8] could not be optimized because driver zybo_design_i/toplevel_0/inst/mac_muladd_16ns_9ns_9ns_18_4_1_U11/toplevel_mac_muladd_16ns_9ns_9ns_18_4_1_DSP48_2_U/ram_reg_0_i_6 could not be replicated
INFO: [Physopt 32-68] No nets found for critical-cell optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3608.672 ; gain = 0.000 ; free physical = 3773 ; free virtual = 6593

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |            299  |                   299  |           0  |           1  |  00:00:01  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Cell                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |            299  |                   299  |           0  |           9  |  00:00:01  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.3.1 Physical Synthesis In Placer | Checksum: 110f47357

Time (s): cpu = 00:01:08 ; elapsed = 00:00:22 . Memory (MB): peak = 3608.672 ; gain = 0.000 ; free physical = 3757 ; free virtual = 6577
Phase 2.3 Global Placement Core | Checksum: 9a0c80ee

Time (s): cpu = 00:01:10 ; elapsed = 00:00:23 . Memory (MB): peak = 3608.672 ; gain = 0.000 ; free physical = 3757 ; free virtual = 6578
Phase 2 Global Placement | Checksum: 9a0c80ee

Time (s): cpu = 00:01:10 ; elapsed = 00:00:23 . Memory (MB): peak = 3608.672 ; gain = 0.000 ; free physical = 3757 ; free virtual = 6578

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 15ad1b31a

Time (s): cpu = 00:01:13 ; elapsed = 00:00:24 . Memory (MB): peak = 3608.672 ; gain = 0.000 ; free physical = 3759 ; free virtual = 6580

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: fe9ceecd

Time (s): cpu = 00:01:22 ; elapsed = 00:00:28 . Memory (MB): peak = 3608.672 ; gain = 0.000 ; free physical = 3750 ; free virtual = 6570

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 10f5dcbf5

Time (s): cpu = 00:01:23 ; elapsed = 00:00:28 . Memory (MB): peak = 3608.672 ; gain = 0.000 ; free physical = 3753 ; free virtual = 6574

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1415c2a98

Time (s): cpu = 00:01:23 ; elapsed = 00:00:28 . Memory (MB): peak = 3608.672 ; gain = 0.000 ; free physical = 3753 ; free virtual = 6574

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: f930a124

Time (s): cpu = 00:01:32 ; elapsed = 00:00:33 . Memory (MB): peak = 3608.672 ; gain = 0.000 ; free physical = 3761 ; free virtual = 6582

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 1ccfbd0fc

Time (s): cpu = 00:01:39 ; elapsed = 00:00:39 . Memory (MB): peak = 3608.672 ; gain = 0.000 ; free physical = 3733 ; free virtual = 6558

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 13679bf30

Time (s): cpu = 00:01:40 ; elapsed = 00:00:40 . Memory (MB): peak = 3608.672 ; gain = 0.000 ; free physical = 3744 ; free virtual = 6565

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: fd0db123

Time (s): cpu = 00:01:40 ; elapsed = 00:00:40 . Memory (MB): peak = 3608.672 ; gain = 0.000 ; free physical = 3743 ; free virtual = 6564

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 157924781

Time (s): cpu = 00:01:52 ; elapsed = 00:00:45 . Memory (MB): peak = 3608.672 ; gain = 0.000 ; free physical = 3725 ; free virtual = 6546
Phase 3 Detail Placement | Checksum: 157924781

Time (s): cpu = 00:01:52 ; elapsed = 00:00:45 . Memory (MB): peak = 3608.672 ; gain = 0.000 ; free physical = 3732 ; free virtual = 6553

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 136d120d1

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.732 | TNS=-69964.881 |
Phase 1 Physical Synthesis Initialization | Checksum: 207938867

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.89 . Memory (MB): peak = 3608.672 ; gain = 0.000 ; free physical = 3250 ; free virtual = 6520
INFO: [Place 46-33] Processed net zybo_design_i/toplevel_0/inst/MAXI_m_axi_U/bus_read/buff_rdata/SR[0], BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net zybo_design_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-56] BUFG insertion identified 2 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 2, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 13323d732

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 3608.672 ; gain = 0.000 ; free physical = 3651 ; free virtual = 6496
Phase 4.1.1.1 BUFG Insertion | Checksum: 136d120d1

Time (s): cpu = 00:02:07 ; elapsed = 00:00:49 . Memory (MB): peak = 3608.672 ; gain = 0.000 ; free physical = 3651 ; free virtual = 6496
INFO: [Place 30-746] Post Placement Timing Summary WNS=-5.215. For the most accurate timing information please run report_timing.

Time (s): cpu = 00:03:27 ; elapsed = 00:01:15 . Memory (MB): peak = 3608.672 ; gain = 0.000 ; free physical = 3718 ; free virtual = 6539
Phase 4.1 Post Commit Optimization | Checksum: 10af1e25e

Time (s): cpu = 00:03:27 ; elapsed = 00:01:15 . Memory (MB): peak = 3608.672 ; gain = 0.000 ; free physical = 3718 ; free virtual = 6539

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 10af1e25e

Time (s): cpu = 00:03:27 ; elapsed = 00:01:15 . Memory (MB): peak = 3608.672 ; gain = 0.000 ; free physical = 3717 ; free virtual = 6539

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                2x2|                4x4|
|___________|___________________|___________________|
|      South|                2x2|                8x8|
|___________|___________________|___________________|
|       East|                4x4|                2x2|
|___________|___________________|___________________|
|       West|                2x2|                8x8|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 10af1e25e

Time (s): cpu = 00:03:28 ; elapsed = 00:01:15 . Memory (MB): peak = 3608.672 ; gain = 0.000 ; free physical = 3717 ; free virtual = 6538
Phase 4.3 Placer Reporting | Checksum: 10af1e25e

Time (s): cpu = 00:03:28 ; elapsed = 00:01:15 . Memory (MB): peak = 3608.672 ; gain = 0.000 ; free physical = 3716 ; free virtual = 6538

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3608.672 ; gain = 0.000 ; free physical = 3716 ; free virtual = 6538

Time (s): cpu = 00:03:28 ; elapsed = 00:01:15 . Memory (MB): peak = 3608.672 ; gain = 0.000 ; free physical = 3716 ; free virtual = 6538
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 10a6d62f1

Time (s): cpu = 00:03:28 ; elapsed = 00:01:15 . Memory (MB): peak = 3608.672 ; gain = 0.000 ; free physical = 3716 ; free virtual = 6538
Ending Placer Task | Checksum: 7227cc6c

Time (s): cpu = 00:03:28 ; elapsed = 00:01:15 . Memory (MB): peak = 3608.672 ; gain = 0.000 ; free physical = 3717 ; free virtual = 6539
INFO: [Common 17-83] Releasing license: Implementation
120 Infos, 48 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:03:30 ; elapsed = 00:01:16 . Memory (MB): peak = 3608.672 ; gain = 0.000 ; free physical = 3742 ; free virtual = 6564
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 3608.672 ; gain = 0.000 ; free physical = 3677 ; free virtual = 6540
INFO: [Common 17-1381] The checkpoint '/home/userfs/t/tb1262/Files/EMBS/embs-assessment/vivado/vivado.runs/impl_1/zybo_design_wrapper_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file zybo_design_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.14 . Memory (MB): peak = 3608.672 ; gain = 0.000 ; free physical = 3686 ; free virtual = 6518
INFO: [runtcl-4] Executing : report_utilization -file zybo_design_wrapper_utilization_placed.rpt -pb zybo_design_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file zybo_design_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.13 . Memory (MB): peak = 3608.672 ; gain = 0.000 ; free physical = 3677 ; free virtual = 6510
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3608.672 ; gain = 0.000 ; free physical = 3649 ; free virtual = 6483

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.209 | TNS=-50001.196 |
Phase 1 Physical Synthesis Initialization | Checksum: 1f6faba52

Time (s): cpu = 00:00:11 ; elapsed = 00:00:02 . Memory (MB): peak = 3608.672 ; gain = 0.000 ; free physical = 3664 ; free virtual = 6498
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.209 | TNS=-50001.196 |

Phase 2 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 2 DSP Register Optimization | Checksum: 1f6faba52

Time (s): cpu = 00:00:12 ; elapsed = 00:00:03 . Memory (MB): peak = 3608.672 ; gain = 0.000 ; free physical = 3665 ; free virtual = 6499

Phase 3 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.209 | TNS=-50001.196 |
INFO: [Physopt 32-702] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/Q[7]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zybo_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/q0[7]_i_4_n_21.  Did not re-place instance zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/q0[7]_i_4
INFO: [Physopt 32-710] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/q00__1[7]. Critical path length was reduced through logic transformation on cell zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/q0[7]_i_1_comp.
INFO: [Physopt 32-735] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/q0[7]_i_4_n_21. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.121 | TNS=-50003.171 |
INFO: [Physopt 32-702] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/Q[6]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/q0[6]_i_3_n_21.  Did not re-place instance zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/q0[6]_i_3
INFO: [Physopt 32-710] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/q00__1[6]. Critical path length was reduced through logic transformation on cell zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/q0[6]_i_1_comp.
INFO: [Physopt 32-735] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/q0[6]_i_3_n_21. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.118 | TNS=-50003.455 |
INFO: [Physopt 32-702] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_y_V_U/toplevel_open_set_heap_x_V_ram_U/q0_reg[8]_1[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net zybo_design_i/toplevel_0/inst/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/q0[1]_i_3__0_n_21.  Did not re-place instance zybo_design_i/toplevel_0/inst/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/q0[1]_i_3__0
INFO: [Physopt 32-702] Processed net zybo_design_i/toplevel_0/inst/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/q0[1]_i_3__0_n_21. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_y_V_U/toplevel_open_set_heap_x_V_ram_U/ap_clk_48.  Did not re-place instance zybo_design_i/toplevel_0/inst/open_set_heap_y_V_U/toplevel_open_set_heap_x_V_ram_U/q0[1]_i_8__0
INFO: [Physopt 32-735] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_y_V_U/toplevel_open_set_heap_x_V_ram_U/ap_clk_48. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.115 | TNS=-50003.433 |
INFO: [Physopt 32-702] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_y_V_U/toplevel_open_set_heap_x_V_ram_U/q0_reg[8]_1[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net zybo_design_i/toplevel_0/inst/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/q0[0]_i_3__0_n_21.  Re-placed instance zybo_design_i/toplevel_0/inst/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/q0[0]_i_3__0
INFO: [Physopt 32-735] Processed net zybo_design_i/toplevel_0/inst/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/q0[0]_i_3__0_n_21. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.105 | TNS=-50003.411 |
INFO: [Physopt 32-702] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_g_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/q0_reg[10]_1[9]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net zybo_design_i/toplevel_0/inst/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/q0[9]_i_2__0_n_21.  Did not re-place instance zybo_design_i/toplevel_0/inst/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/q0[9]_i_2__0
INFO: [Physopt 32-702] Processed net zybo_design_i/toplevel_0/inst/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/q0[9]_i_2__0_n_21. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_g_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/ap_clk_63.  Re-placed instance zybo_design_i/toplevel_0/inst/open_set_heap_g_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/q0[9]_i_7__0
INFO: [Physopt 32-735] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_g_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/ap_clk_63. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.100 | TNS=-50003.342 |
INFO: [Physopt 32-702] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/Q[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/q0[4]_i_3_n_21.  Did not re-place instance zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/q0[4]_i_3
INFO: [Physopt 32-710] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/q00__1[4]. Critical path length was reduced through logic transformation on cell zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/q0[4]_i_1_comp.
INFO: [Physopt 32-735] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/q0[4]_i_3_n_21. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.098 | TNS=-50003.277 |
INFO: [Physopt 32-662] Processed net zybo_design_i/toplevel_0/inst/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/q0[1]_i_2__1_n_21.  Did not re-place instance zybo_design_i/toplevel_0/inst/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/q0[1]_i_2__1
INFO: [Physopt 32-702] Processed net zybo_design_i/toplevel_0/inst/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/q0[1]_i_2__1_n_21. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_y_V_U/toplevel_open_set_heap_x_V_ram_U/ap_clk_61.  Re-placed instance zybo_design_i/toplevel_0/inst/open_set_heap_y_V_U/toplevel_open_set_heap_x_V_ram_U/q0[1]_i_7__1
INFO: [Physopt 32-735] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_y_V_U/toplevel_open_set_heap_x_V_ram_U/ap_clk_61. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.093 | TNS=-50003.222 |
INFO: [Physopt 32-662] Processed net zybo_design_i/toplevel_0/inst/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/q0[0]_i_3__0_n_21.  Did not re-place instance zybo_design_i/toplevel_0/inst/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/q0[0]_i_3__0
INFO: [Physopt 32-702] Processed net zybo_design_i/toplevel_0/inst/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/q0[0]_i_3__0_n_21. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_y_V_U/toplevel_open_set_heap_x_V_ram_U/ap_clk_53.  Did not re-place instance zybo_design_i/toplevel_0/inst/open_set_heap_y_V_U/toplevel_open_set_heap_x_V_ram_U/q0[0]_i_8__0
INFO: [Physopt 32-710] Processed net zybo_design_i/toplevel_0/inst/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/q0[0]_i_3__0_n_21. Critical path length was reduced through logic transformation on cell zybo_design_i/toplevel_0/inst/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/q0[0]_i_3__0_comp.
INFO: [Physopt 32-735] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_y_V_U/toplevel_open_set_heap_x_V_ram_U/ap_clk_53. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.077 | TNS=-50003.313 |
INFO: [Physopt 32-702] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_y_V_U/toplevel_open_set_heap_x_V_ram_U/q0_reg[8]_1[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net zybo_design_i/toplevel_0/inst/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/q0[2]_i_2__0_n_21.  Did not re-place instance zybo_design_i/toplevel_0/inst/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/q0[2]_i_2__0
INFO: [Physopt 32-702] Processed net zybo_design_i/toplevel_0/inst/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/q0[2]_i_2__0_n_21. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net zybo_design_i/toplevel_0/inst/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/q0[2]_i_6__0_n_21.  Did not re-place instance zybo_design_i/toplevel_0/inst/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/q0[2]_i_6__0
INFO: [Physopt 32-710] Processed net zybo_design_i/toplevel_0/inst/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/q0[2]_i_2__0_n_21. Critical path length was reduced through logic transformation on cell zybo_design_i/toplevel_0/inst/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/q0[2]_i_2__0_comp.
INFO: [Physopt 32-735] Processed net zybo_design_i/toplevel_0/inst/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/q0[2]_i_6__0_n_21. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.077 | TNS=-50003.226 |
INFO: [Physopt 32-702] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/Q[9]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_3919/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/ap_clk_3.  Did not re-place instance zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_3919/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/q0[9]_i_2
INFO: [Physopt 32-702] Processed net zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_3919/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/ap_clk_3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_3919/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/q0[9]_i_7_n_21.  Re-placed instance zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_3919/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/q0[9]_i_7
INFO: [Physopt 32-735] Processed net zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_3919/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/q0[9]_i_7_n_21. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.070 | TNS=-50003.164 |
INFO: [Physopt 32-662] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/q0[7]_i_4_n_21.  Did not re-place instance zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/q0[7]_i_4_comp
INFO: [Physopt 32-702] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/q0[7]_i_4_n_21. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/q0[7]_i_11_n_21.  Did not re-place instance zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/q0[7]_i_11
INFO: [Physopt 32-735] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/q0[7]_i_11_n_21. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.069 | TNS=-50003.149 |
INFO: [Physopt 32-702] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_y_V_U/toplevel_open_set_heap_x_V_ram_U/q0_reg[8]_1[5]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net zybo_design_i/toplevel_0/inst/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/q0[5]_i_2__0_n_21.  Did not re-place instance zybo_design_i/toplevel_0/inst/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/q0[5]_i_2__0
INFO: [Physopt 32-702] Processed net zybo_design_i/toplevel_0/inst/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/q0[5]_i_2__0_n_21. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_y_V_U/toplevel_open_set_heap_x_V_ram_U/ap_clk_65.  Re-placed instance zybo_design_i/toplevel_0/inst/open_set_heap_y_V_U/toplevel_open_set_heap_x_V_ram_U/q0[5]_i_7__1
INFO: [Physopt 32-735] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_y_V_U/toplevel_open_set_heap_x_V_ram_U/ap_clk_65. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.065 | TNS=-50002.720 |
INFO: [Physopt 32-702] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_x_V_U/toplevel_open_set_heap_x_V_ram_U/q0_reg[8]_0[8]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_x_V_U/toplevel_open_set_heap_x_V_ram_U/q0[8]_i_9__1_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_x_V_U/toplevel_open_set_heap_x_V_ram_U/q0[8]_i_8__1_n_21. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.056 | TNS=-50002.473 |
INFO: [Physopt 32-662] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/q0[7]_i_10_n_21.  Did not re-place instance zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/q0[7]_i_10
INFO: [Physopt 32-735] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/q0[7]_i_10_n_21. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.053 | TNS=-50002.385 |
INFO: [Physopt 32-662] Processed net zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_3919/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/ap_clk_1.  Did not re-place instance zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_3919/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/q0[6]_i_2
INFO: [Physopt 32-702] Processed net zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_3919/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/ap_clk_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_3919/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/q0[6]_i_7_n_21.  Re-placed instance zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_3919/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/q0[6]_i_7
INFO: [Physopt 32-735] Processed net zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_3919/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/q0[6]_i_7_n_21. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.046 | TNS=-50002.349 |
INFO: [Physopt 32-702] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_g_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/q0_reg[10]_1[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_g_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/ram_reg_0_255_0_0_i_17__1.  Did not re-place instance zybo_design_i/toplevel_0/inst/open_set_heap_g_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/q0[0]_i_3__2
INFO: [Physopt 32-702] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_g_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/ram_reg_0_255_0_0_i_17__1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_g_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/q0[0]_i_8__2_n_21.  Did not re-place instance zybo_design_i/toplevel_0/inst/open_set_heap_g_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/q0[0]_i_8__2
INFO: [Physopt 32-710] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_g_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/ram_reg_0_255_0_0_i_17__1. Critical path length was reduced through logic transformation on cell zybo_design_i/toplevel_0/inst/open_set_heap_g_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/q0[0]_i_3__2_comp.
INFO: [Physopt 32-735] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_g_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/q0[0]_i_8__2_n_21. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.045 | TNS=-50002.312 |
INFO: [Physopt 32-662] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_y_V_U/toplevel_open_set_heap_x_V_ram_U/ap_clk_50.  Did not re-place instance zybo_design_i/toplevel_0/inst/open_set_heap_y_V_U/toplevel_open_set_heap_x_V_ram_U/q0[1]_i_5__0
INFO: [Physopt 32-702] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_y_V_U/toplevel_open_set_heap_x_V_ram_U/ap_clk_50. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_y_V_U/toplevel_open_set_heap_x_V_ram_U/ram_reg_2560_2815_1_1/O. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_y_V_U/toplevel_open_set_heap_x_V_ram_U/ram_reg_2560_2815_1_1/O1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zybo_design_i/toplevel_0/inst/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/D[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net zybo_design_i/toplevel_0/inst/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/trunc_ln1348_3_reg_9981_reg[0][0]. Replicated 2 times.
INFO: [Physopt 32-735] Processed net zybo_design_i/toplevel_0/inst/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/trunc_ln1348_3_reg_9981_reg[0][0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.041 | TNS=-50029.230 |
INFO: [Physopt 32-572] Net zybo_design_i/toplevel_0/inst/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/trunc_ln1348_3_reg_9981_reg[0][0] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-663] Processed net zybo_design_i/toplevel_0/inst/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/trunc_ln1348_3_reg_9981_reg[0][0].  Re-placed instance zybo_design_i/toplevel_0/inst/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/ram_reg_0_255_0_0_i_10
INFO: [Physopt 32-735] Processed net zybo_design_i/toplevel_0/inst/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/trunc_ln1348_3_reg_9981_reg[0][0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.035 | TNS=-50029.179 |
INFO: [Physopt 32-662] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/q0[4]_i_4_n_21.  Did not re-place instance zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/q0[4]_i_4
INFO: [Physopt 32-702] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/q0[4]_i_4_n_21. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/q0[4]_i_9_n_21.  Did not re-place instance zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/q0[4]_i_9
INFO: [Physopt 32-735] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/q0[4]_i_9_n_21. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.034 | TNS=-50029.172 |
INFO: [Physopt 32-662] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_g_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/ram_reg_0_255_0_0_i_17__1_8.  Did not re-place instance zybo_design_i/toplevel_0/inst/open_set_heap_g_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/q0[9]_i_3__0
INFO: [Physopt 32-702] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_g_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/ram_reg_0_255_0_0_i_17__1_8. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_g_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/q0[9]_i_9__0_n_21.  Did not re-place instance zybo_design_i/toplevel_0/inst/open_set_heap_g_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/q0[9]_i_9__0
INFO: [Physopt 32-710] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_g_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/ram_reg_0_255_0_0_i_17__1_8. Critical path length was reduced through logic transformation on cell zybo_design_i/toplevel_0/inst/open_set_heap_g_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/q0[9]_i_3__0_comp.
INFO: [Physopt 32-735] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_g_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/q0[9]_i_9__0_n_21. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.027 | TNS=-50029.063 |
INFO: [Physopt 32-662] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/q0[4]_i_9_n_21.  Did not re-place instance zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/q0[4]_i_9
INFO: [Physopt 32-702] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/q0[4]_i_9_n_21. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/ram_reg_1024_1279_4_4/O. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/ram_reg_1024_1279_4_4/O0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/q00__1[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-572] Net zybo_design_i/toplevel_0/inst/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/open_set_size_2_reg_3464_reg[7]_2[3] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net zybo_design_i/toplevel_0/inst/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/open_set_size_2_reg_3464_reg[7]_2[3].  Did not re-place instance zybo_design_i/toplevel_0/inst/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/ram_reg_0_255_2_2_i_3__2
INFO: [Physopt 32-702] Processed net zybo_design_i/toplevel_0/inst/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/open_set_size_2_reg_3464_reg[7]_2[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_3919/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/ap_CS_fsm_reg[58].  Did not re-place instance zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_3919/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/ram_reg_0_255_0_0_i_45
INFO: [Physopt 32-710] Processed net zybo_design_i/toplevel_0/inst/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/open_set_size_2_reg_3464_reg[7]_2[3]. Critical path length was reduced through logic transformation on cell zybo_design_i/toplevel_0/inst/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/ram_reg_0_255_2_2_i_3__2_comp.
INFO: [Physopt 32-735] Processed net zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_3919/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/ap_CS_fsm_reg[58]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.022 | TNS=-49880.327 |
INFO: [Physopt 32-702] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_y_V_U/toplevel_open_set_heap_x_V_ram_U/q0_reg[8]_1[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net zybo_design_i/toplevel_0/inst/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/q0[3]_i_3__0_n_21.  Did not re-place instance zybo_design_i/toplevel_0/inst/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/q0[3]_i_3__0
INFO: [Physopt 32-735] Processed net zybo_design_i/toplevel_0/inst/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/q0[3]_i_3__0_n_21. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.018 | TNS=-49880.320 |
INFO: [Physopt 32-662] Processed net zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_3919/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/q0[6]_i_7_n_21.  Did not re-place instance zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_3919/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/q0[6]_i_7
INFO: [Physopt 32-702] Processed net zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_3919/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/q0[6]_i_7_n_21. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/ram_reg_4352_4607_6_6/O. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/ram_reg_4352_4607_6_6/O1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-572] Net zybo_design_i/toplevel_0/inst/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/A[6] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net zybo_design_i/toplevel_0/inst/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/A[6].  Did not re-place instance zybo_design_i/toplevel_0/inst/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/ram_reg_0_255_3_3_i_2
INFO: [Physopt 32-702] Processed net zybo_design_i/toplevel_0/inst/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/A[6]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_3919/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/ap_CS_fsm_reg[65]_0.  Did not re-place instance zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_3919/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/ram_reg_0_255_0_0_i_31
INFO: [Physopt 32-710] Processed net zybo_design_i/toplevel_0/inst/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/A[6]. Critical path length was reduced through logic transformation on cell zybo_design_i/toplevel_0/inst/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/ram_reg_0_255_3_3_i_2_comp.
INFO: [Physopt 32-735] Processed net zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_3919/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/ap_CS_fsm_reg[65]_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.017 | TNS=-49814.920 |
INFO: [Physopt 32-662] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/q0[9]_i_3_n_21.  Did not re-place instance zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/q0[9]_i_3
INFO: [Physopt 32-702] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/q0[9]_i_3_n_21. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/q0[9]_i_8_n_21.  Did not re-place instance zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/q0[9]_i_8
INFO: [Physopt 32-710] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/q0[9]_i_3_n_21. Critical path length was reduced through logic transformation on cell zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/q0[9]_i_3_comp.
INFO: [Physopt 32-735] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/q0[9]_i_8_n_21. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.014 | TNS=-49821.712 |
INFO: [Physopt 32-662] Processed net zybo_design_i/toplevel_0/inst/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/q0[3]_i_2__0_n_21.  Did not re-place instance zybo_design_i/toplevel_0/inst/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/q0[3]_i_2__0
INFO: [Physopt 32-702] Processed net zybo_design_i/toplevel_0/inst/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/q0[3]_i_2__0_n_21. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_y_V_U/toplevel_open_set_heap_x_V_ram_U/ap_clk_63.  Re-placed instance zybo_design_i/toplevel_0/inst/open_set_heap_y_V_U/toplevel_open_set_heap_x_V_ram_U/q0[3]_i_7__1
INFO: [Physopt 32-735] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_y_V_U/toplevel_open_set_heap_x_V_ram_U/ap_clk_63. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.011 | TNS=-49821.450 |
INFO: [Physopt 32-662] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_g_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/q0[0]_i_9__2_n_21.  Did not re-place instance zybo_design_i/toplevel_0/inst/open_set_heap_g_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/q0[0]_i_9__2
INFO: [Physopt 32-710] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_g_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/ram_reg_0_255_0_0_i_17__1. Critical path length was reduced through logic transformation on cell zybo_design_i/toplevel_0/inst/open_set_heap_g_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/q0[0]_i_3__2_comp_1.
INFO: [Physopt 32-735] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_g_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/q0[0]_i_9__2_n_21. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.007 | TNS=-49821.298 |
INFO: [Physopt 32-662] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_y_V_U/toplevel_open_set_heap_x_V_ram_U/ap_clk_52.  Did not re-place instance zybo_design_i/toplevel_0/inst/open_set_heap_y_V_U/toplevel_open_set_heap_x_V_ram_U/q0[0]_i_9__0
INFO: [Physopt 32-710] Processed net zybo_design_i/toplevel_0/inst/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/q0[0]_i_3__0_n_21. Critical path length was reduced through logic transformation on cell zybo_design_i/toplevel_0/inst/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/q0[0]_i_3__0_comp_1.
INFO: [Physopt 32-735] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_y_V_U/toplevel_open_set_heap_x_V_ram_U/ap_clk_52. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.992 | TNS=-49821.057 |
INFO: [Physopt 32-662] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_y_V_U/toplevel_open_set_heap_x_V_ram_U/ap_clk_47.  Did not re-place instance zybo_design_i/toplevel_0/inst/open_set_heap_y_V_U/toplevel_open_set_heap_x_V_ram_U/q0[2]_i_4__0
INFO: [Physopt 32-735] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_y_V_U/toplevel_open_set_heap_x_V_ram_U/ap_clk_47. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.984 | TNS=-49821.050 |
INFO: [Physopt 32-663] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_y_V_U/toplevel_open_set_heap_x_V_ram_U/ap_clk_46.  Re-placed instance zybo_design_i/toplevel_0/inst/open_set_heap_y_V_U/toplevel_open_set_heap_x_V_ram_U/q0[2]_i_5__0
INFO: [Physopt 32-735] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_y_V_U/toplevel_open_set_heap_x_V_ram_U/ap_clk_46. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.984 | TNS=-49821.010 |
INFO: [Physopt 32-702] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_y_V_U/toplevel_open_set_heap_x_V_ram_U/ram_reg_2048_2303_1_1/O. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_y_V_U/toplevel_open_set_heap_x_V_ram_U/ram_reg_2048_2303_1_1/O1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net zybo_design_i/toplevel_0/inst/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/trunc_ln1348_3_reg_9981_reg[0][0]_repN.  Re-placed instance zybo_design_i/toplevel_0/inst/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/ram_reg_0_255_0_0_i_10_replica
INFO: [Physopt 32-735] Processed net zybo_design_i/toplevel_0/inst/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/trunc_ln1348_3_reg_9981_reg[0][0]_repN. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.976 | TNS=-49820.967 |
INFO: [Physopt 32-702] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/q00__1[6]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-572] Net zybo_design_i/toplevel_0/inst/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/open_set_size_2_reg_3464_reg[7]_0[3] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net zybo_design_i/toplevel_0/inst/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/open_set_size_2_reg_3464_reg[7]_0[3].  Did not re-place instance zybo_design_i/toplevel_0/inst/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/ram_reg_0_255_5_5_i_2__2
INFO: [Physopt 32-702] Processed net zybo_design_i/toplevel_0/inst/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/open_set_size_2_reg_3464_reg[7]_0[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_3919/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/ap_CS_fsm_reg[58].  Did not re-place instance zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_3919/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/ram_reg_0_255_0_0_i_45
INFO: [Physopt 32-710] Processed net zybo_design_i/toplevel_0/inst/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/open_set_size_2_reg_3464_reg[7]_0[3]. Critical path length was reduced through logic transformation on cell zybo_design_i/toplevel_0/inst/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/ram_reg_0_255_5_5_i_2__2_comp.
INFO: [Physopt 32-735] Processed net zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_3919/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/ap_CS_fsm_reg[58]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.957 | TNS=-49754.552 |
INFO: [Physopt 32-702] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_g_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/q0_reg[10]_1[6]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_g_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/ap_clk_38.  Did not re-place instance zybo_design_i/toplevel_0/inst/open_set_heap_g_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/q0[6]_i_4__1
INFO: [Physopt 32-702] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_g_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/ap_clk_38. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_g_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/ram_reg_3072_3327_6_6/O. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_g_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/ram_reg_3072_3327_6_6/O0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net zybo_design_i/toplevel_0/inst/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/q0[10]_i_7__0_0[6]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.946 | TNS=-49754.122 |
INFO: [Physopt 32-662] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_y_V_U/toplevel_open_set_heap_x_V_ram_U/ap_clk_46.  Did not re-place instance zybo_design_i/toplevel_0/inst/open_set_heap_y_V_U/toplevel_open_set_heap_x_V_ram_U/q0[2]_i_5__0
INFO: [Physopt 32-735] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_y_V_U/toplevel_open_set_heap_x_V_ram_U/ap_clk_46. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.944 | TNS=-49754.020 |
INFO: [Physopt 32-702] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/Q[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/q0[1]_i_4_n_21.  Did not re-place instance zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/q0[1]_i_4
INFO: [Physopt 32-710] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/q00__1[1]. Critical path length was reduced through logic transformation on cell zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/q0[1]_i_1__1_comp.
INFO: [Physopt 32-735] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/q0[1]_i_4_n_21. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.943 | TNS=-49755.246 |
INFO: [Physopt 32-702] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_g_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/q0_reg[10]_1[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_g_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/ram_reg_0_255_0_0_i_17__1_2.  Re-placed instance zybo_design_i/toplevel_0/inst/open_set_heap_g_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/q0[3]_i_3__2
INFO: [Physopt 32-735] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_g_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/ram_reg_0_255_0_0_i_17__1_2. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.940 | TNS=-49755.137 |
INFO: [Physopt 32-702] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_y_V_U/toplevel_open_set_heap_x_V_ram_U/ram_reg_2048_2303_1_1/O0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-572] Net zybo_design_i/toplevel_0/inst/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/trunc_ln1348_3_reg_9981_reg[0][2] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net zybo_design_i/toplevel_0/inst/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/trunc_ln1348_3_reg_9981_reg[0][2].  Did not re-place instance zybo_design_i/toplevel_0/inst/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/ram_reg_0_255_0_0_i_8
INFO: [Physopt 32-702] Processed net zybo_design_i/toplevel_0/inst/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/trunc_ln1348_3_reg_9981_reg[0][2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_3919/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/ap_CS_fsm_reg[44]_17.  Did not re-place instance zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_3919/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/ram_reg_0_255_0_0_i_43
INFO: [Physopt 32-710] Processed net zybo_design_i/toplevel_0/inst/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/trunc_ln1348_3_reg_9981_reg[0][2]. Critical path length was reduced through logic transformation on cell zybo_design_i/toplevel_0/inst/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/ram_reg_0_255_0_0_i_8_comp.
INFO: [Physopt 32-735] Processed net zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_3919/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/ap_CS_fsm_reg[44]_17. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.984 | TNS=-49740.032 |
INFO: [Physopt 32-663] Processed net zybo_design_i/toplevel_0/inst/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/trunc_ln1348_3_reg_9981_reg[0][0]_repN.  Re-placed instance zybo_design_i/toplevel_0/inst/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/ram_reg_0_255_0_0_i_10_replica
INFO: [Physopt 32-735] Processed net zybo_design_i/toplevel_0/inst/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/trunc_ln1348_3_reg_9981_reg[0][0]_repN. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.927 | TNS=-49739.960 |
INFO: [Physopt 32-702] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/Q[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/q0[0]_i_4_n_21.  Did not re-place instance zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/q0[0]_i_4
INFO: [Physopt 32-710] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/q00__1[0]. Critical path length was reduced through logic transformation on cell zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/q0[0]_i_1__1_comp.
INFO: [Physopt 32-735] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/q0[0]_i_4_n_21. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.925 | TNS=-49741.357 |
INFO: [Physopt 32-662] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_g_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/q0[9]_i_8__0_n_21.  Did not re-place instance zybo_design_i/toplevel_0/inst/open_set_heap_g_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/q0[9]_i_8__0
INFO: [Physopt 32-710] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_g_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/ram_reg_0_255_0_0_i_17__1_8. Critical path length was reduced through logic transformation on cell zybo_design_i/toplevel_0/inst/open_set_heap_g_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/q0[9]_i_3__0_comp_1.
INFO: [Physopt 32-735] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_g_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/q0[9]_i_8__0_n_21. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.924 | TNS=-49741.357 |
INFO: [Physopt 32-663] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_g_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/q0[9]_i_9__0_n_21.  Re-placed instance zybo_design_i/toplevel_0/inst/open_set_heap_g_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/q0[9]_i_9__0_comp
INFO: [Physopt 32-735] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_g_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/q0[9]_i_9__0_n_21. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.919 | TNS=-49741.226 |
INFO: [Physopt 32-663] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/q0[0]_i_4_n_21.  Re-placed instance zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/q0[0]_i_4_comp
INFO: [Physopt 32-735] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/q0[0]_i_4_n_21. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.918 | TNS=-49741.164 |
INFO: [Physopt 32-702] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/ram_reg_4352_4607_6_6/O0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-572] Net zybo_design_i/toplevel_0/inst/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/open_set_size_2_reg_3464_reg[7]_0[0] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net zybo_design_i/toplevel_0/inst/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/open_set_size_2_reg_3464_reg[7]_0[0].  Did not re-place instance zybo_design_i/toplevel_0/inst/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/ram_reg_0_255_5_5_i_5__0
INFO: [Physopt 32-735] Processed net zybo_design_i/toplevel_0/inst/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/open_set_size_2_reg_3464_reg[7]_0[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.906 | TNS=-49727.845 |
INFO: [Physopt 32-702] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/Q[8]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/q0[8]_i_5_n_21.  Did not re-place instance zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/q0[8]_i_5
INFO: [Physopt 32-735] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/q0[8]_i_5_n_21. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.903 | TNS=-49727.689 |
INFO: [Physopt 32-702] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_g_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/q0_reg[10]_1[5]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net zybo_design_i/toplevel_0/inst/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/q0[5]_i_2__2_n_21.  Did not re-place instance zybo_design_i/toplevel_0/inst/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/q0[5]_i_2__2
INFO: [Physopt 32-702] Processed net zybo_design_i/toplevel_0/inst/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/q0[5]_i_2__2_n_21. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_g_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/ap_clk_59.  Re-placed instance zybo_design_i/toplevel_0/inst/open_set_heap_g_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/q0[5]_i_7__2
INFO: [Physopt 32-735] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_g_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/ap_clk_59. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.903 | TNS=-49727.423 |
INFO: [Physopt 32-702] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_y_V_U/toplevel_open_set_heap_x_V_ram_U/ram_reg_2560_2815_1_1/O0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net zybo_design_i/toplevel_0/inst/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/trunc_ln1348_3_reg_9981_reg[0][0]. Replicated 1 times.
INFO: [Physopt 32-735] Processed net zybo_design_i/toplevel_0/inst/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/trunc_ln1348_3_reg_9981_reg[0][0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.918 | TNS=-49735.947 |
INFO: [Physopt 32-662] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_y_V_U/toplevel_open_set_heap_x_V_ram_U/ap_clk_51.  Did not re-place instance zybo_design_i/toplevel_0/inst/open_set_heap_y_V_U/toplevel_open_set_heap_x_V_ram_U/q0[1]_i_4__0
INFO: [Physopt 32-735] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_y_V_U/toplevel_open_set_heap_x_V_ram_U/ap_clk_51. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.884 | TNS=-49735.911 |
INFO: [Physopt 32-662] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_y_V_U/toplevel_open_set_heap_x_V_ram_U/ap_clk_51.  Did not re-place instance zybo_design_i/toplevel_0/inst/open_set_heap_y_V_U/toplevel_open_set_heap_x_V_ram_U/q0[1]_i_4__0
INFO: [Physopt 32-702] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_y_V_U/toplevel_open_set_heap_x_V_ram_U/ap_clk_51. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_y_V_U/toplevel_open_set_heap_x_V_ram_U/ram_reg_3072_3327_1_1/O. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_y_V_U/toplevel_open_set_heap_x_V_ram_U/ram_reg_3072_3327_1_1/O1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-572] Net zybo_design_i/toplevel_0/inst/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/trunc_ln1348_3_reg_9981_reg[0][0] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-663] Processed net zybo_design_i/toplevel_0/inst/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/trunc_ln1348_3_reg_9981_reg[0][0].  Re-placed instance zybo_design_i/toplevel_0/inst/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/ram_reg_0_255_0_0_i_10
INFO: [Physopt 32-735] Processed net zybo_design_i/toplevel_0/inst/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/trunc_ln1348_3_reg_9981_reg[0][0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.882 | TNS=-49735.911 |
INFO: [Physopt 32-662] Processed net zybo_design_i/toplevel_0/inst/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/trunc_ln1348_3_reg_9981_reg[0][0]_repN.  Did not re-place instance zybo_design_i/toplevel_0/inst/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/ram_reg_0_255_0_0_i_10_replica
INFO: [Physopt 32-572] Net zybo_design_i/toplevel_0/inst/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/trunc_ln1348_3_reg_9981_reg[0][0]_repN was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net zybo_design_i/toplevel_0/inst/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/trunc_ln1348_3_reg_9981_reg[0][0]_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_3919/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/open_set_size_7_reg_3662_reg[0].  Did not re-place instance zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_3919/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/ram_reg_0_255_0_0_i_38__1
INFO: [Physopt 32-710] Processed net zybo_design_i/toplevel_0/inst/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/trunc_ln1348_3_reg_9981_reg[0][0]_repN. Critical path length was reduced through logic transformation on cell zybo_design_i/toplevel_0/inst/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/ram_reg_0_255_0_0_i_10_replica_comp.
INFO: [Physopt 32-735] Processed net zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_3919/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/open_set_size_7_reg_3662_reg[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.876 | TNS=-49730.239 |
INFO: [Physopt 32-702] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_g_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/q0_reg[10]_1[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_g_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/ap_clk_48.  Did not re-place instance zybo_design_i/toplevel_0/inst/open_set_heap_g_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/q0[1]_i_4__1
INFO: [Physopt 32-735] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_g_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/ap_clk_48. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.871 | TNS=-49730.159 |
INFO: [Physopt 32-662] Processed net zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_3919/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/q0[9]_i_7_n_21.  Did not re-place instance zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_3919/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/q0[9]_i_7
INFO: [Physopt 32-710] Processed net zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_3919/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/ap_clk_3. Critical path length was reduced through logic transformation on cell zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_3919/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/q0[9]_i_2_comp.
INFO: [Physopt 32-735] Processed net zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_3919/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/q0[9]_i_7_n_21. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.868 | TNS=-49730.141 |
INFO: [Physopt 32-572] Net zybo_design_i/toplevel_0/inst/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/open_set_size_2_reg_3464_reg[7]_0[0] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net zybo_design_i/toplevel_0/inst/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/open_set_size_2_reg_3464_reg[7]_0[0].  Did not re-place instance zybo_design_i/toplevel_0/inst/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/ram_reg_0_255_5_5_i_5__0
INFO: [Physopt 32-702] Processed net zybo_design_i/toplevel_0/inst/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/open_set_size_2_reg_3464_reg[7]_0[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_3919/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/ap_CS_fsm_reg[65].  Did not re-place instance zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_3919/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/ram_reg_0_255_0_0_i_60
INFO: [Physopt 32-710] Processed net zybo_design_i/toplevel_0/inst/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/open_set_size_2_reg_3464_reg[7]_0[0]. Critical path length was reduced through logic transformation on cell zybo_design_i/toplevel_0/inst/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/ram_reg_0_255_5_5_i_5__0_comp.
INFO: [Physopt 32-735] Processed net zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_3919/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/ap_CS_fsm_reg[65]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.865 | TNS=-49686.350 |
INFO: [Physopt 32-662] Processed net zybo_design_i/toplevel_0/inst/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/trunc_ln1348_3_reg_9981_reg[0][0]_repN_2.  Did not re-place instance zybo_design_i/toplevel_0/inst/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/ram_reg_0_255_0_0_i_10_replica_2
INFO: [Physopt 32-572] Net zybo_design_i/toplevel_0/inst/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/trunc_ln1348_3_reg_9981_reg[0][0]_repN_2 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net zybo_design_i/toplevel_0/inst/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/trunc_ln1348_3_reg_9981_reg[0][0]_repN_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_3919/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/open_set_size_7_reg_3662_reg[0].  Did not re-place instance zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_3919/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/ram_reg_0_255_0_0_i_38__1
INFO: [Physopt 32-710] Processed net zybo_design_i/toplevel_0/inst/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/trunc_ln1348_3_reg_9981_reg[0][0]_repN_2. Critical path length was reduced through logic transformation on cell zybo_design_i/toplevel_0/inst/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/ram_reg_0_255_0_0_i_10_replica_2_comp.
INFO: [Physopt 32-735] Processed net zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_3919/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/open_set_size_7_reg_3662_reg[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.860 | TNS=-49686.063 |
INFO: [Physopt 32-662] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/q0[0]_i_4_n_21.  Did not re-place instance zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/q0[0]_i_4_comp
INFO: [Physopt 32-710] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/q00__1[0]. Critical path length was reduced through logic transformation on cell zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/q0[0]_i_1__1_comp_1.
INFO: [Physopt 32-735] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/q0[0]_i_4_n_21. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.859 | TNS=-49684.571 |
INFO: [Physopt 32-663] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_g_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/q0[0]_i_8__2_n_21.  Re-placed instance zybo_design_i/toplevel_0/inst/open_set_heap_g_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/q0[0]_i_8__2_comp
INFO: [Physopt 32-735] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_g_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/q0[0]_i_8__2_n_21. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.854 | TNS=-49684.444 |
INFO: [Physopt 32-662] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/q0[9]_i_9_n_21.  Did not re-place instance zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/q0[9]_i_9
INFO: [Physopt 32-735] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/q0[9]_i_9_n_21. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.854 | TNS=-49684.430 |
INFO: [Physopt 32-702] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_y_V_U/toplevel_open_set_heap_x_V_ram_U/ram_reg_3072_3327_1_1/O0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-572] Net zybo_design_i/toplevel_0/inst/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/trunc_ln1348_3_reg_9981_reg[0][0] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-663] Processed net zybo_design_i/toplevel_0/inst/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/trunc_ln1348_3_reg_9981_reg[0][0].  Re-placed instance zybo_design_i/toplevel_0/inst/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/ram_reg_0_255_0_0_i_10
INFO: [Physopt 32-735] Processed net zybo_design_i/toplevel_0/inst/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/trunc_ln1348_3_reg_9981_reg[0][0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.854 | TNS=-49684.430 |
INFO: [Physopt 32-572] Net zybo_design_i/toplevel_0/inst/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/trunc_ln1348_3_reg_9981_reg[0][0] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-663] Processed net zybo_design_i/toplevel_0/inst/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/trunc_ln1348_3_reg_9981_reg[0][0].  Re-placed instance zybo_design_i/toplevel_0/inst/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/ram_reg_0_255_0_0_i_10
INFO: [Physopt 32-735] Processed net zybo_design_i/toplevel_0/inst/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/trunc_ln1348_3_reg_9981_reg[0][0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.854 | TNS=-49684.430 |
INFO: [Physopt 32-572] Net zybo_design_i/toplevel_0/inst/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/trunc_ln1348_3_reg_9981_reg[0][0] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-663] Processed net zybo_design_i/toplevel_0/inst/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/trunc_ln1348_3_reg_9981_reg[0][0].  Re-placed instance zybo_design_i/toplevel_0/inst/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/ram_reg_0_255_0_0_i_10
INFO: [Physopt 32-735] Processed net zybo_design_i/toplevel_0/inst/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/trunc_ln1348_3_reg_9981_reg[0][0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.854 | TNS=-49684.430 |
INFO: [Physopt 32-572] Net zybo_design_i/toplevel_0/inst/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/trunc_ln1348_3_reg_9981_reg[0][0] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-663] Processed net zybo_design_i/toplevel_0/inst/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/trunc_ln1348_3_reg_9981_reg[0][0].  Re-placed instance zybo_design_i/toplevel_0/inst/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/ram_reg_0_255_0_0_i_10
INFO: [Physopt 32-735] Processed net zybo_design_i/toplevel_0/inst/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/trunc_ln1348_3_reg_9981_reg[0][0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.854 | TNS=-49684.430 |
INFO: [Physopt 32-702] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_y_V_U/toplevel_open_set_heap_x_V_ram_U/q0_reg[8]_1[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zybo_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_y_V_U/toplevel_open_set_heap_x_V_ram_U/ap_clk_51.  Did not re-place instance zybo_design_i/toplevel_0/inst/open_set_heap_y_V_U/toplevel_open_set_heap_x_V_ram_U/q0[1]_i_4__0
INFO: [Physopt 32-702] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_y_V_U/toplevel_open_set_heap_x_V_ram_U/ap_clk_51. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_y_V_U/toplevel_open_set_heap_x_V_ram_U/ram_reg_3072_3327_1_1/O. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_y_V_U/toplevel_open_set_heap_x_V_ram_U/ram_reg_3072_3327_1_1/O0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zybo_design_i/toplevel_0/inst/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/D[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net zybo_design_i/toplevel_0/inst/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/trunc_ln1348_3_reg_9981_reg[0][0].  Did not re-place instance zybo_design_i/toplevel_0/inst/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/ram_reg_0_255_0_0_i_10
INFO: [Physopt 32-702] Processed net zybo_design_i/toplevel_0/inst/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/trunc_ln1348_3_reg_9981_reg[0][0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_3919/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/open_set_size_7_reg_3662_reg[0].  Did not re-place instance zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_3919/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/ram_reg_0_255_0_0_i_38__1
INFO: [Physopt 32-702] Processed net zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_3919/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/open_set_size_7_reg_3662_reg[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_y_V_U/toplevel_open_set_heap_x_V_ram_U/ap_CS_fsm_reg[130]_0.  Did not re-place instance zybo_design_i/toplevel_0/inst/open_set_heap_y_V_U/toplevel_open_set_heap_x_V_ram_U/ram_reg_0_255_0_0_i_20__2
INFO: [Physopt 32-702] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_y_V_U/toplevel_open_set_heap_x_V_ram_U/ap_CS_fsm_reg[130]_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_y_V_U/toplevel_open_set_heap_x_V_ram_U/ap_CS_fsm_reg[130].  Did not re-place instance zybo_design_i/toplevel_0/inst/open_set_heap_y_V_U/toplevel_open_set_heap_x_V_ram_U/ram_reg_0_255_0_0_i_37__2
INFO: [Physopt 32-702] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_y_V_U/toplevel_open_set_heap_x_V_ram_U/ap_CS_fsm_reg[130]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_y_V_U/toplevel_open_set_heap_x_V_ram_U/ap_CS_fsm_reg[157].  Did not re-place instance zybo_design_i/toplevel_0/inst/open_set_heap_y_V_U/toplevel_open_set_heap_x_V_ram_U/ram_reg_0_255_0_0_i_69__0
INFO: [Physopt 32-735] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_y_V_U/toplevel_open_set_heap_x_V_ram_U/ap_CS_fsm_reg[157]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.850 | TNS=-49286.951 |
INFO: [Physopt 32-702] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/Q[5]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/q0[5]_i_4_n_21.  Did not re-place instance zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/q0[5]_i_4
INFO: [Physopt 32-735] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/q0[5]_i_4_n_21. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.844 | TNS=-49286.926 |
INFO: [Physopt 32-702] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/Q[6]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_3919/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/ap_clk_1.  Did not re-place instance zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_3919/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/q0[6]_i_2
INFO: [Physopt 32-702] Processed net zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_3919/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/ap_clk_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_3919/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/q0[6]_i_7_n_21.  Did not re-place instance zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_3919/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/q0[6]_i_7
INFO: [Physopt 32-702] Processed net zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_3919/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/q0[6]_i_7_n_21. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/ram_reg_4352_4607_6_6/O. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/ram_reg_4352_4607_6_6/O1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/q00__1[6]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net zybo_design_i/toplevel_0/inst/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/open_set_size_2_reg_3464_reg[7]_0[1].  Did not re-place instance zybo_design_i/toplevel_0/inst/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/ram_reg_0_255_5_5_i_4__1
INFO: [Physopt 32-702] Processed net zybo_design_i/toplevel_0/inst/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/open_set_size_2_reg_3464_reg[7]_0[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_3919/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/ap_CS_fsm_reg[61].  Did not re-place instance zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_3919/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/ram_reg_0_255_0_0_i_55__0
INFO: [Physopt 32-702] Processed net zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_3919/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/ap_CS_fsm_reg[61]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_3919/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/ram_reg_0_255_0_0_i_173_n_21.  Did not re-place instance zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_3919/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/ram_reg_0_255_0_0_i_173
INFO: [Physopt 32-702] Processed net zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_3919/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/ram_reg_0_255_0_0_i_173_n_21. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_3919/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/ram_reg_0_255_0_0_i_310__0_n_21.  Did not re-place instance zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_3919/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/ram_reg_0_255_0_0_i_310__0
INFO: [Physopt 32-702] Processed net zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_3919/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/ram_reg_0_255_0_0_i_310__0_n_21. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_3919/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/grp_os_sift_up_fu_3919_open_set_heap_f_score_V_address0[1].  Did not re-place instance zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_3919/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/ram_reg_0_255_0_0_i_429
INFO: [Physopt 32-702] Processed net zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_3919/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/grp_os_sift_up_fu_3919_open_set_heap_f_score_V_address0[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_3919/ram_reg_0_255_0_0_i_500_n_21.  Did not re-place instance zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_3919/ram_reg_0_255_0_0_i_500
INFO: [Physopt 32-702] Processed net zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_3919/ram_reg_0_255_0_0_i_500_n_21. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_3919/ram_reg_0_255_0_0_i_538_n_21.  Did not re-place instance zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_3919/ram_reg_0_255_0_0_i_538
INFO: [Physopt 32-702] Processed net zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_3919/ram_reg_0_255_0_0_i_538_n_21. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/select_ln209_reg_3502[1]_i_7_0[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/select_ln209_reg_3502[1]_i_7_n_21. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_3919/O[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_3919/select_ln209_reg_3502[0]_i_8_n_21.  Did not re-place instance zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_3919/select_ln209_reg_3502[0]_i_8
INFO: [Physopt 32-702] Processed net zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_3919/select_ln209_reg_3502[0]_i_8_n_21. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/DI[0].  Did not re-place instance zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/empty_reg_3351[1]_i_1
INFO: [Physopt 32-702] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/DI[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_3919/add_ln252_reg_9688_reg[1].  Did not re-place instance zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_3919/empty_reg_3351[1]_i_3
INFO: [Physopt 32-702] Processed net zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_3919/add_ln252_reg_9688_reg[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/icmp_ln878_3_reg_9723_reg[0].  Did not re-place instance zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/empty_reg_3351[12]_i_8
INFO: [Physopt 32-702] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/icmp_ln878_3_reg_9723_reg[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_g_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/or_ln344_reg_9595_reg[0].  Did not re-place instance zybo_design_i/toplevel_0/inst/open_set_heap_g_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/ram_reg_0_i_53
INFO: [Physopt 32-702] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_g_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/or_ln344_reg_9595_reg[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/ram_reg_4352_4607_6_6/OA. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net zybo_design_i/toplevel_0/inst/or_ln344_reg_9595.  Re-placed instance zybo_design_i/toplevel_0/inst/or_ln344_reg_9595_reg[0]
INFO: [Physopt 32-735] Processed net zybo_design_i/toplevel_0/inst/or_ln344_reg_9595. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.844 | TNS=-49210.768 |
INFO: [Physopt 32-702] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_y_V_U/toplevel_open_set_heap_x_V_ram_U/q0_reg[8]_1[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_y_V_U/toplevel_open_set_heap_x_V_ram_U/ap_clk_47.  Did not re-place instance zybo_design_i/toplevel_0/inst/open_set_heap_y_V_U/toplevel_open_set_heap_x_V_ram_U/q0[2]_i_4__0
INFO: [Physopt 32-702] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_y_V_U/toplevel_open_set_heap_x_V_ram_U/ap_clk_47. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_y_V_U/toplevel_open_set_heap_x_V_ram_U/ram_reg_3840_4095_2_2/O. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_y_V_U/toplevel_open_set_heap_x_V_ram_U/ram_reg_3840_4095_2_2/O0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net zybo_design_i/toplevel_0/inst/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/D[2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.836 | TNS=-49210.725 |
INFO: [Physopt 32-702] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_g_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/q0_reg[10]_1[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_g_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/ap_clk_47.  Did not re-place instance zybo_design_i/toplevel_0/inst/open_set_heap_g_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/q0[2]_i_5__2
INFO: [Physopt 32-702] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_g_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/ap_clk_47. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_g_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/ram_reg_2304_2559_2_2/O. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_g_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/ram_reg_2304_2559_2_2/O1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net zybo_design_i/toplevel_0/inst/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/open_set_heap_f_score_V_addr_10_reg_9797_reg[7][6].  Did not re-place instance zybo_design_i/toplevel_0/inst/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/ram_reg_0_255_0_0_i_4__0
INFO: [Physopt 32-735] Processed net zybo_design_i/toplevel_0/inst/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/open_set_heap_f_score_V_addr_10_reg_9797_reg[7][6]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.836 | TNS=-48684.487 |
INFO: [Physopt 32-702] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_g_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/q0_reg[10]_1[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net zybo_design_i/toplevel_0/inst/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/q0[3]_i_2__2_n_21.  Did not re-place instance zybo_design_i/toplevel_0/inst/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/q0[3]_i_2__2
INFO: [Physopt 32-702] Processed net zybo_design_i/toplevel_0/inst/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/q0[3]_i_2__2_n_21. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_g_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/ap_clk_57.  Did not re-place instance zybo_design_i/toplevel_0/inst/open_set_heap_g_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/q0[3]_i_7__2
INFO: [Physopt 32-735] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_g_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/ap_clk_57. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.829 | TNS=-48684.331 |
INFO: [Physopt 32-662] Processed net zybo_design_i/toplevel_0/inst/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/open_set_size_2_reg_3464_reg[12].  Did not re-place instance zybo_design_i/toplevel_0/inst/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/q0[7]_i_6
INFO: [Physopt 32-702] Processed net zybo_design_i/toplevel_0/inst/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/open_set_size_2_reg_3464_reg[12]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_3919/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/zext_ln147_5_reg_8600_reg[9].  Did not re-place instance zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_3919/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/ram_reg_0_255_0_0_i_20
INFO: [Physopt 32-702] Processed net zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_3919/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/zext_ln147_5_reg_8600_reg[9]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_3919/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/ram_reg_0_255_0_0_i_81_n_21.  Did not re-place instance zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_3919/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/ram_reg_0_255_0_0_i_81
INFO: [Physopt 32-702] Processed net zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_3919/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/ram_reg_0_255_0_0_i_81_n_21. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_3919/ram_reg_0_255_0_0_i_229__0_n_21.  Did not re-place instance zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_3919/ram_reg_0_255_0_0_i_229__0
INFO: [Physopt 32-702] Processed net zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_3919/ram_reg_0_255_0_0_i_229__0_n_21. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_3919/ram_reg_0_255_0_0_i_370__0_n_21.  Did not re-place instance zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_3919/ram_reg_0_255_0_0_i_370__0
INFO: [Physopt 32-702] Processed net zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_3919/ram_reg_0_255_0_0_i_370__0_n_21. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/select_ln209_reg_3502_reg[9]_i_2_2.  Re-placed instance zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/select_ln209_reg_3502[10]_i_1
INFO: [Physopt 32-735] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/select_ln209_reg_3502_reg[9]_i_2_2. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.822 | TNS=-48684.247 |
INFO: [Physopt 32-702] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/Q[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/q0[4]_i_4_n_21.  Did not re-place instance zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/q0[4]_i_4
INFO: [Physopt 32-702] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/q0[4]_i_4_n_21. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/q0[4]_i_9_n_21.  Did not re-place instance zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/q0[4]_i_9
INFO: [Physopt 32-702] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/q0[4]_i_9_n_21. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/ram_reg_1792_2047_4_4/O. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/ram_reg_1792_2047_4_4/O1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net zybo_design_i/toplevel_0/inst/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/open_set_heap_f_score_V_addr_7_reg_9679_reg[6][2].  Did not re-place instance zybo_design_i/toplevel_0/inst/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/ram_reg_256_511_2_2_i_1
INFO: [Physopt 32-702] Processed net zybo_design_i/toplevel_0/inst/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/open_set_heap_f_score_V_addr_7_reg_9679_reg[6][2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_3919/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/ap_CS_fsm_reg[65]_0.  Did not re-place instance zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_3919/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/ram_reg_0_255_0_0_i_31
INFO: [Physopt 32-702] Processed net zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_3919/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/ap_CS_fsm_reg[65]_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_3919/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/ram_reg_0_255_0_0_i_113_n_21.  Did not re-place instance zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_3919/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/ram_reg_0_255_0_0_i_113
INFO: [Physopt 32-702] Processed net zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_3919/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/ram_reg_0_255_0_0_i_113_n_21. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_3919/ram_reg_0_255_0_0_i_264_n_21.  Did not re-place instance zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_3919/ram_reg_0_255_0_0_i_264
INFO: [Physopt 32-702] Processed net zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_3919/ram_reg_0_255_0_0_i_264_n_21. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_3919/ram_reg_0_255_0_0_i_393__0_n_21.  Did not re-place instance zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_3919/ram_reg_0_255_0_0_i_393__0
INFO: [Physopt 32-702] Processed net zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_3919/ram_reg_0_255_0_0_i_393__0_n_21. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/select_ln209_reg_3502_reg[5]_i_2_2.  Re-placed instance zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/select_ln209_reg_3502[6]_i_1
INFO: [Physopt 32-735] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/select_ln209_reg_3502_reg[5]_i_2_2. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.820 | TNS=-48673.042 |
INFO: [Physopt 32-702] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_x_V_U/toplevel_open_set_heap_x_V_ram_U/q0_reg[8]_0[8]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_x_V_U/toplevel_open_set_heap_x_V_ram_U/q0[8]_i_9__1_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_x_V_U/toplevel_open_set_heap_x_V_ram_U/q0[8]_i_9__1_n_21. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.812 | TNS=-48673.013 |
INFO: [Physopt 32-702] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_x_V_U/toplevel_open_set_heap_x_V_ram_U/q0_reg[8]_0[6]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_x_V_U/toplevel_open_set_heap_x_V_ram_U/q0[6]_i_8__1_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_x_V_U/toplevel_open_set_heap_x_V_ram_U/q0[6]_i_8__1_n_21. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.809 | TNS=-48672.780 |
INFO: [Physopt 32-662] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/select_ln209_reg_3502_reg[5]_i_2_2.  Did not re-place instance zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/select_ln209_reg_3502[6]_i_1
INFO: [Physopt 32-702] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/select_ln209_reg_3502_reg[5]_i_2_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/grp_os_sift_up_fu_3919/sub_ln209_1_fu_1905_p2[6]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/select_ln209_reg_3502[1]_i_4_n_21. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zybo_design_i/toplevel_0/inst/sub_ln209_fu_1889_p2[5]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/icmp_ln251_1_reg_9802_reg[0].  Did not re-place instance zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/empty_reg_3351[12]_i_9
INFO: [Physopt 32-702] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/icmp_ln251_1_reg_9802_reg[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/trunc_ln1348_1_reg_9742_reg[0]_2.  Did not re-place instance zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/p_reg_reg_i_13
INFO: [Physopt 32-702] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/trunc_ln1348_1_reg_9742_reg[0]_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/q00__1[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net zybo_design_i/toplevel_0/inst/icmp_ln364_1_reg_9780.  Re-placed instance zybo_design_i/toplevel_0/inst/icmp_ln364_1_reg_9780_reg[0]
INFO: [Physopt 32-735] Processed net zybo_design_i/toplevel_0/inst/icmp_ln364_1_reg_9780. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.801 | TNS=-48513.659 |
INFO: [Physopt 32-662] Processed net zybo_design_i/toplevel_0/inst/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/q0[2]_i_3__0_n_21.  Did not re-place instance zybo_design_i/toplevel_0/inst/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/q0[2]_i_3__0
INFO: [Physopt 32-702] Processed net zybo_design_i/toplevel_0/inst/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/q0[2]_i_3__0_n_21. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_y_V_U/toplevel_open_set_heap_x_V_ram_U/ap_clk_44.  Did not re-place instance zybo_design_i/toplevel_0/inst/open_set_heap_y_V_U/toplevel_open_set_heap_x_V_ram_U/q0[2]_i_8__0
INFO: [Physopt 32-735] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_y_V_U/toplevel_open_set_heap_x_V_ram_U/ap_clk_44. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.796 | TNS=-48513.641 |
INFO: [Physopt 32-702] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_g_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/q0_reg[10]_1[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_g_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/ap_clk_43.  Did not re-place instance zybo_design_i/toplevel_0/inst/open_set_heap_g_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/q0[4]_i_5__1
INFO: [Physopt 32-702] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_g_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/ap_clk_43. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_g_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/ram_reg_2304_2559_4_4/O. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_g_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/ram_reg_2304_2559_4_4/O0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zybo_design_i/toplevel_0/inst/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/q0[10]_i_7__0_0[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net zybo_design_i/toplevel_0/inst/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/open_set_heap_f_score_V_addr_10_reg_9797_reg[7]_1[3].  Did not re-place instance zybo_design_i/toplevel_0/inst/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/ram_reg_0_255_3_3_i_3__1
INFO: [Physopt 32-702] Processed net zybo_design_i/toplevel_0/inst/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/open_set_heap_f_score_V_addr_10_reg_9797_reg[7]_1[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_3919/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/ap_CS_fsm_reg[44]_16.  Re-placed instance zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_3919/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/ram_reg_0_255_0_0_i_38__0
INFO: [Physopt 32-735] Processed net zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_3919/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/ap_CS_fsm_reg[44]_16. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.793 | TNS=-48542.013 |
INFO: [Physopt 32-702] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_x_V_U/toplevel_open_set_heap_x_V_ram_U/q0[8]_i_8__1_n_21. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_x_V_U/toplevel_open_set_heap_x_V_ram_U/ram_reg_3072_3327_8_8/O. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_x_V_U/toplevel_open_set_heap_x_V_ram_U/ram_reg_3072_3327_8_8/O1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_3919/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/q0_reg[8]_i_6[6]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.791 | TNS=-48541.911 |
INFO: [Physopt 32-702] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_g_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/q0_reg[10]_1[9]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_g_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/ram_reg_0_255_0_0_i_17__1_8.  Re-placed instance zybo_design_i/toplevel_0/inst/open_set_heap_g_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/q0[9]_i_3__0_comp_1
INFO: [Physopt 32-735] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_g_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/ram_reg_0_255_0_0_i_17__1_8. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.790 | TNS=-48541.911 |
INFO: [Physopt 32-662] Processed net zybo_design_i/toplevel_0/inst/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/q0[9]_i_2__0_n_21.  Did not re-place instance zybo_design_i/toplevel_0/inst/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/q0[9]_i_2__0
INFO: [Physopt 32-735] Processed net zybo_design_i/toplevel_0/inst/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/q0[9]_i_2__0_n_21. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.784 | TNS=-48541.857 |
INFO: [Physopt 32-702] Processed net zybo_design_i/toplevel_0/inst/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/D[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net zybo_design_i/toplevel_0/inst/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/trunc_ln1348_3_reg_9981_reg[0][0]_repN.  Did not re-place instance zybo_design_i/toplevel_0/inst/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/ram_reg_0_255_0_0_i_10_replica_comp
INFO: [Physopt 32-735] Processed net zybo_design_i/toplevel_0/inst/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/trunc_ln1348_3_reg_9981_reg[0][0]_repN. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.783 | TNS=-48527.760 |
INFO: [Physopt 32-662] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/icmp_ln878_4_reg_9831_reg[0]_0.  Did not re-place instance zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/empty_reg_3351[12]_i_10
INFO: [Physopt 32-702] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/icmp_ln878_4_reg_9831_reg[0]_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/icmp_ln878_5_reg_9963_reg[0].  Did not re-place instance zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/empty_reg_3351[9]_i_3
INFO: [Physopt 32-702] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/icmp_ln878_5_reg_9963_reg[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net zybo_design_i/toplevel_0/inst/icmp_ln878_5_reg_9963.  Did not re-place instance zybo_design_i/toplevel_0/inst/icmp_ln878_5_reg_9963_reg[0]
INFO: [Physopt 32-702] Processed net zybo_design_i/toplevel_0/inst/icmp_ln878_5_reg_9963. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.783 | TNS=-48527.760 |
Phase 3 Critical Path Optimization | Checksum: 1f6faba52

Time (s): cpu = 00:02:02 ; elapsed = 00:00:30 . Memory (MB): peak = 3608.672 ; gain = 0.000 ; free physical = 3688 ; free virtual = 6523

Phase 4 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.783 | TNS=-48527.760 |
INFO: [Physopt 32-702] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/Q[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zybo_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/q0[4]_i_4_n_21.  Did not re-place instance zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/q0[4]_i_4
INFO: [Physopt 32-702] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/q0[4]_i_4_n_21. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/q0[4]_i_9_n_21.  Did not re-place instance zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/q0[4]_i_9
INFO: [Physopt 32-702] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/q0[4]_i_9_n_21. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/ram_reg_1792_2047_4_4/O. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/ram_reg_1792_2047_4_4/O1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-572] Net zybo_design_i/toplevel_0/inst/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/open_set_heap_f_score_V_addr_7_reg_9679_reg[6][2] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net zybo_design_i/toplevel_0/inst/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/open_set_heap_f_score_V_addr_7_reg_9679_reg[6][2].  Did not re-place instance zybo_design_i/toplevel_0/inst/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/ram_reg_256_511_2_2_i_1
INFO: [Physopt 32-702] Processed net zybo_design_i/toplevel_0/inst/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/open_set_heap_f_score_V_addr_7_reg_9679_reg[6][2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_3919/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/ap_CS_fsm_reg[65]_0.  Did not re-place instance zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_3919/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/ram_reg_0_255_0_0_i_31
INFO: [Physopt 32-572] Net zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_3919/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/ap_CS_fsm_reg[65]_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_3919/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/ap_CS_fsm_reg[65]_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_3919/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/ram_reg_0_255_0_0_i_113_n_21.  Did not re-place instance zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_3919/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/ram_reg_0_255_0_0_i_113
INFO: [Physopt 32-572] Net zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_3919/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/ram_reg_0_255_0_0_i_113_n_21 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_3919/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/ram_reg_0_255_0_0_i_113_n_21. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_3919/ram_reg_0_255_0_0_i_264_n_21.  Did not re-place instance zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_3919/ram_reg_0_255_0_0_i_264
INFO: [Physopt 32-710] Processed net zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_3919/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/ram_reg_0_255_0_0_i_113_n_21. Critical path length was reduced through logic transformation on cell zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_3919/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/ram_reg_0_255_0_0_i_113_comp.
INFO: [Physopt 32-735] Processed net zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_3919/ram_reg_0_255_0_0_i_264_n_21. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.774 | TNS=-48223.614 |
INFO: [Physopt 32-702] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/Q[6]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_3919/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/ap_clk_1.  Did not re-place instance zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_3919/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/q0[6]_i_2
INFO: [Physopt 32-702] Processed net zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_3919/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/ap_clk_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_3919/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/q0[6]_i_7_n_21.  Did not re-place instance zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_3919/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/q0[6]_i_7
INFO: [Physopt 32-710] Processed net zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_3919/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/ap_clk_1. Critical path length was reduced through logic transformation on cell zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_3919/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/q0[6]_i_2_comp.
INFO: [Physopt 32-735] Processed net zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_3919/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/q0[6]_i_7_n_21. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.773 | TNS=-48223.614 |
INFO: [Physopt 32-663] Processed net zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_3919/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/q0[6]_i_7_n_21.  Re-placed instance zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_3919/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/q0[6]_i_7_comp
INFO: [Physopt 32-735] Processed net zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_3919/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/q0[6]_i_7_n_21. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.773 | TNS=-48223.614 |
INFO: [Physopt 32-663] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/q0[6]_i_3_n_21.  Re-placed instance zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/q0[6]_i_3_comp
INFO: [Physopt 32-735] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/q0[6]_i_3_n_21. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.763 | TNS=-48223.454 |
INFO: [Physopt 32-702] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_y_V_U/toplevel_open_set_heap_x_V_ram_U/q0_reg[8]_1[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_y_V_U/toplevel_open_set_heap_x_V_ram_U/ap_clk_47.  Did not re-place instance zybo_design_i/toplevel_0/inst/open_set_heap_y_V_U/toplevel_open_set_heap_x_V_ram_U/q0[2]_i_4__0
INFO: [Physopt 32-702] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_y_V_U/toplevel_open_set_heap_x_V_ram_U/ap_clk_47. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_y_V_U/toplevel_open_set_heap_x_V_ram_U/ram_reg_3840_4095_2_2/O. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_y_V_U/toplevel_open_set_heap_x_V_ram_U/ram_reg_3840_4095_2_2/O0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zybo_design_i/toplevel_0/inst/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/D[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-572] Net zybo_design_i/toplevel_0/inst/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/trunc_ln1348_3_reg_9981_reg[0][2] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-663] Processed net zybo_design_i/toplevel_0/inst/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/trunc_ln1348_3_reg_9981_reg[0][2].  Re-placed instance zybo_design_i/toplevel_0/inst/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/ram_reg_0_255_0_0_i_8_comp
INFO: [Physopt 32-735] Processed net zybo_design_i/toplevel_0/inst/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/trunc_ln1348_3_reg_9981_reg[0][2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.756 | TNS=-48218.921 |
INFO: [Physopt 32-702] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_g_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/q0_reg[10]_1[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_g_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/ram_reg_0_255_0_0_i_17__1_3.  Did not re-place instance zybo_design_i/toplevel_0/inst/open_set_heap_g_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/q0[4]_i_3__2
INFO: [Physopt 32-735] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_g_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/ram_reg_0_255_0_0_i_17__1_3. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.754 | TNS=-48218.910 |
INFO: [Physopt 32-702] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_y_V_U/toplevel_open_set_heap_x_V_ram_U/q0_reg[8]_1[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net zybo_design_i/toplevel_0/inst/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/q0[4]_i_3__0_n_21.  Re-placed instance zybo_design_i/toplevel_0/inst/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/q0[4]_i_3__0
INFO: [Physopt 32-735] Processed net zybo_design_i/toplevel_0/inst/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/q0[4]_i_3__0_n_21. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.747 | TNS=-48218.888 |
INFO: [Physopt 32-572] Net zybo_design_i/toplevel_0/inst/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/trunc_ln1348_3_reg_9981_reg[0][2] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net zybo_design_i/toplevel_0/inst/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/trunc_ln1348_3_reg_9981_reg[0][2].  Did not re-place instance zybo_design_i/toplevel_0/inst/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/ram_reg_0_255_0_0_i_8_comp
INFO: [Physopt 32-702] Processed net zybo_design_i/toplevel_0/inst/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/trunc_ln1348_3_reg_9981_reg[0][2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_3919/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/ap_CS_fsm_reg[44]_17_repN.  Did not re-place instance zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_3919/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/ram_reg_0_255_0_0_i_43_comp
INFO: [Physopt 32-702] Processed net zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_3919/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/ap_CS_fsm_reg[44]_17_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_g_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/ap_CS_fsm_reg[80]_2.  Did not re-place instance zybo_design_i/toplevel_0/inst/open_set_heap_g_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/ram_reg_0_255_0_0_i_135__2
INFO: [Physopt 32-572] Net zybo_design_i/toplevel_0/inst/open_set_heap_g_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/ap_CS_fsm_reg[80]_2 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-735] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_g_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/ap_CS_fsm_reg[80]_2. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.746 | TNS=-48107.217 |
INFO: [Physopt 32-702] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/Q[9]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_3919/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/ap_clk_3.  Did not re-place instance zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_3919/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/q0[9]_i_2_comp
INFO: [Physopt 32-702] Processed net zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_3919/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/ap_clk_3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_3919/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/q0[9]_i_7_n_21.  Re-placed instance zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_3919/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/q0[9]_i_7_comp
INFO: [Physopt 32-735] Processed net zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_3919/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/q0[9]_i_7_n_21. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.745 | TNS=-48107.209 |
INFO: [Physopt 32-702] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/Q[7]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/q0[7]_i_4_n_21.  Did not re-place instance zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/q0[7]_i_4_comp
INFO: [Physopt 32-710] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/q00__1[7]. Critical path length was reduced through logic transformation on cell zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/q0[7]_i_1_comp_1.
INFO: [Physopt 32-735] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/q0[7]_i_4_n_21. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.744 | TNS=-48107.184 |
INFO: [Physopt 32-702] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/Q[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/q0[2]_i_4_n_21.  Did not re-place instance zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/q0[2]_i_4
INFO: [Physopt 32-710] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/q00__1[2]. Critical path length was reduced through logic transformation on cell zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/q0[2]_i_1_comp.
INFO: [Physopt 32-735] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/q0[2]_i_4_n_21. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.742 | TNS=-48108.199 |
INFO: [Physopt 32-662] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_g_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/ap_clk_43.  Did not re-place instance zybo_design_i/toplevel_0/inst/open_set_heap_g_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/q0[4]_i_5__1
INFO: [Physopt 32-702] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_g_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/ap_clk_43. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_g_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/ram_reg_2304_2559_4_4/O. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_g_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/ram_reg_2304_2559_4_4/O0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net zybo_design_i/toplevel_0/inst/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/q0[10]_i_7__0_0[4]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.741 | TNS=-48108.086 |
INFO: [Physopt 32-702] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/Q[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/q0[0]_i_4_n_21.  Re-placed instance zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/q0[0]_i_4_comp_2
INFO: [Physopt 32-735] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/q0[0]_i_4_n_21. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.739 | TNS=-48108.082 |
INFO: [Physopt 32-662] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/q0[0]_i_4_n_21.  Did not re-place instance zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/q0[0]_i_4_comp_2
INFO: [Physopt 32-702] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/q0[0]_i_4_n_21. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/q0[0]_i_9_n_21.  Did not re-place instance zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/q0[0]_i_9
INFO: [Physopt 32-710] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/q0[0]_i_4_n_21. Critical path length was reduced through logic transformation on cell zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/q0[0]_i_4_comp.
INFO: [Physopt 32-735] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/q0[0]_i_9_n_21. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.738 | TNS=-48108.046 |
INFO: [Physopt 32-662] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/q0[9]_i_3_n_21.  Did not re-place instance zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/q0[9]_i_3_comp
INFO: [Physopt 32-702] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/q0[9]_i_3_n_21. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/q0[9]_i_9_n_21.  Did not re-place instance zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/q0[9]_i_9
INFO: [Physopt 32-702] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/q0[9]_i_9_n_21. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/ram_reg_2048_2303_9_9/O. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/ram_reg_2048_2303_9_9/O0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/q00__1[9]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-572] Net zybo_design_i/toplevel_0/inst/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/A[2] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net zybo_design_i/toplevel_0/inst/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/A[2].  Did not re-place instance zybo_design_i/toplevel_0/inst/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/ram_reg_0_255_8_8_i_7
INFO: [Physopt 32-702] Processed net zybo_design_i/toplevel_0/inst/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/A[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_3919/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/ap_CS_fsm_reg[77].  Did not re-place instance zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_3919/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/ram_reg_0_255_0_0_i_50
INFO: [Physopt 32-710] Processed net zybo_design_i/toplevel_0/inst/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/A[2]. Critical path length was reduced through logic transformation on cell zybo_design_i/toplevel_0/inst/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/ram_reg_0_255_8_8_i_7_comp.
INFO: [Physopt 32-735] Processed net zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_3919/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/ap_CS_fsm_reg[77]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.737 | TNS=-48009.755 |
INFO: [Physopt 32-702] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/ram_reg_2048_2303_9_9/OA. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zybo_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net zybo_design_i/toplevel_0/inst/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/ram_reg_0_255_0_0_i_79_0.  Did not re-place instance zybo_design_i/toplevel_0/inst/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/ram_reg_2048_2303_0_0_i_2
INFO: [Physopt 32-735] Processed net zybo_design_i/toplevel_0/inst/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/ram_reg_0_255_0_0_i_79_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.735 | TNS=-47881.054 |
INFO: [Physopt 32-702] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_g_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/q0_reg[10]_1[9]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_g_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/ap_clk_32.  Did not re-place instance zybo_design_i/toplevel_0/inst/open_set_heap_g_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/q0[9]_i_4__0
INFO: [Physopt 32-735] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_g_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/ap_clk_32. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.732 | TNS=-47881.003 |
INFO: [Physopt 32-702] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_y_V_U/toplevel_open_set_heap_x_V_ram_U/q0_reg[8]_1[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net zybo_design_i/toplevel_0/inst/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/q0[4]_i_3__0_n_21.  Did not re-place instance zybo_design_i/toplevel_0/inst/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/q0[4]_i_3__0
INFO: [Physopt 32-702] Processed net zybo_design_i/toplevel_0/inst/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/q0[4]_i_3__0_n_21. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_y_V_U/toplevel_open_set_heap_x_V_ram_U/ap_clk_37.  Did not re-place instance zybo_design_i/toplevel_0/inst/open_set_heap_y_V_U/toplevel_open_set_heap_x_V_ram_U/q0[4]_i_8__0
INFO: [Physopt 32-735] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_y_V_U/toplevel_open_set_heap_x_V_ram_U/ap_clk_37. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.730 | TNS=-47880.836 |
INFO: [Physopt 32-702] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/Q[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/q0[4]_i_4_n_21.  Did not re-place instance zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/q0[4]_i_4
INFO: [Physopt 32-735] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/q0[4]_i_4_n_21. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.730 | TNS=-47880.814 |
INFO: [Common 17-14] Message 'Physopt 32-619' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Physopt 32-702] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_x_V_U/toplevel_open_set_heap_x_V_ram_U/q0_reg[8]_0[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_x_V_U/toplevel_open_set_heap_x_V_ram_U/ap_clk_18.  Did not re-place instance zybo_design_i/toplevel_0/inst/open_set_heap_x_V_U/toplevel_open_set_heap_x_V_ram_U/q0[3]_i_3__1
INFO: [Physopt 32-735] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_x_V_U/toplevel_open_set_heap_x_V_ram_U/ap_clk_18. Optimization improves timing on the net.
INFO: [Physopt 32-702] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_x_V_U/toplevel_open_set_heap_x_V_ram_U/q0_reg[8]_0[5]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_x_V_U/toplevel_open_set_heap_x_V_ram_U/q0[5]_i_8__1_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_x_V_U/toplevel_open_set_heap_x_V_ram_U/q0[5]_i_7__0_n_21. Optimization improves timing on the net.
INFO: [Physopt 32-702] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/Q[7]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/q0[7]_i_8_n_21.  Did not re-place instance zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/q0[7]_i_8
INFO: [Physopt 32-735] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/q0[7]_i_8_n_21. Optimization improves timing on the net.
INFO: [Physopt 32-702] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/Q[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/q0[1]_i_4_n_21.  Re-placed instance zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/q0[1]_i_4_comp
INFO: [Physopt 32-735] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/q0[1]_i_4_n_21. Optimization improves timing on the net.
INFO: [Physopt 32-662] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/q0[7]_i_3_n_21.  Did not re-place instance zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/q0[7]_i_3
INFO: [Physopt 32-735] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/q0[7]_i_3_n_21. Optimization improves timing on the net.
INFO: [Common 17-14] Message 'Physopt 32-735' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Physopt 32-702] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_x_V_U/toplevel_open_set_heap_x_V_ram_U/q0[3]_i_8__1_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_x_V_U/toplevel_open_set_heap_x_V_ram_U/q0[3]_i_8__1_n_21. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_x_V_U/toplevel_open_set_heap_x_V_ram_U/ram_reg_2816_3071_3_3/O. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_x_V_U/toplevel_open_set_heap_x_V_ram_U/ram_reg_2816_3071_3_3/O0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/q0[4]_i_4_n_21.  Did not re-place instance zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/q0[4]_i_4
INFO: [Physopt 32-702] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/q0[4]_i_4_n_21. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/q0[4]_i_9_n_21.  Did not re-place instance zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/q0[4]_i_9
INFO: [Physopt 32-702] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/q0[4]_i_9_n_21. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/ram_reg_1792_2047_4_4/O. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/ram_reg_1792_2047_4_4/O1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/q00__1[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net zybo_design_i/toplevel_0/inst/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/open_set_size_2_reg_3464_reg[7]_2[1].  Did not re-place instance zybo_design_i/toplevel_0/inst/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/ram_reg_0_255_2_2_i_5__1
INFO: [Physopt 32-702] Processed net zybo_design_i/toplevel_0/inst/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/open_set_size_2_reg_3464_reg[7]_2[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_3919/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/ap_CS_fsm_reg[61].  Did not re-place instance zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_3919/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/ram_reg_0_255_0_0_i_55__0
INFO: [Physopt 32-702] Processed net zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_3919/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/ap_CS_fsm_reg[61]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_3919/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/ram_reg_0_255_0_0_i_173_n_21.  Did not re-place instance zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_3919/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/ram_reg_0_255_0_0_i_173
INFO: [Physopt 32-702] Processed net zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_3919/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/ram_reg_0_255_0_0_i_173_n_21. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_3919/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/ram_reg_0_255_0_0_i_310__0_n_21.  Did not re-place instance zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_3919/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/ram_reg_0_255_0_0_i_310__0
INFO: [Physopt 32-702] Processed net zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_3919/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/ram_reg_0_255_0_0_i_310__0_n_21. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_3919/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/grp_os_sift_up_fu_3919_open_set_heap_f_score_V_address0[1].  Did not re-place instance zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_3919/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/ram_reg_0_255_0_0_i_429
INFO: [Physopt 32-702] Processed net zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_3919/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/grp_os_sift_up_fu_3919_open_set_heap_f_score_V_address0[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_3919/ram_reg_0_255_0_0_i_500_n_21.  Did not re-place instance zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_3919/ram_reg_0_255_0_0_i_500
INFO: [Physopt 32-702] Processed net zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_3919/ram_reg_0_255_0_0_i_500_n_21. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_3919/ram_reg_0_255_0_0_i_538_n_21.  Did not re-place instance zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_3919/ram_reg_0_255_0_0_i_538
INFO: [Physopt 32-702] Processed net zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_3919/ram_reg_0_255_0_0_i_538_n_21. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/select_ln209_reg_3502[1]_i_7_0[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/select_ln209_reg_3502[1]_i_7_n_21. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_3919/O[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_3919/select_ln209_reg_3502[0]_i_8_n_21.  Did not re-place instance zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_3919/select_ln209_reg_3502[0]_i_8
INFO: [Physopt 32-702] Processed net zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_3919/select_ln209_reg_3502[0]_i_8_n_21. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/DI[0].  Did not re-place instance zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/empty_reg_3351[1]_i_1
INFO: [Physopt 32-702] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/DI[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_3919/add_ln252_reg_9688_reg[1].  Did not re-place instance zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_3919/empty_reg_3351[1]_i_3
INFO: [Physopt 32-702] Processed net zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_3919/add_ln252_reg_9688_reg[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/icmp_ln878_4_reg_9831_reg[0]_0.  Did not re-place instance zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/empty_reg_3351[12]_i_10
INFO: [Physopt 32-702] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/icmp_ln878_4_reg_9831_reg[0]_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/icmp_ln878_5_reg_9963_reg[0].  Did not re-place instance zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/empty_reg_3351[9]_i_3
INFO: [Physopt 32-702] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/icmp_ln878_5_reg_9963_reg[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/ram_reg_1792_2047_4_4/OA. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net zybo_design_i/toplevel_0/inst/icmp_ln878_5_reg_9963.  Did not re-place instance zybo_design_i/toplevel_0/inst/icmp_ln878_5_reg_9963_reg[0]
INFO: [Physopt 32-702] Processed net zybo_design_i/toplevel_0/inst/icmp_ln878_5_reg_9963. Optimizations did not improve timing on the net.
Phase 4 Critical Path Optimization | Checksum: 1f6faba52

Time (s): cpu = 00:02:56 ; elapsed = 00:00:41 . Memory (MB): peak = 3608.672 ; gain = 0.000 ; free physical = 3665 ; free virtual = 6501
Netlist sorting complete. Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.06 . Memory (MB): peak = 3608.672 ; gain = 0.000 ; free physical = 3665 ; free virtual = 6500
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=-4.707 | TNS=-47880.305 |

Summary of Physical Synthesis Optimizations
============================================


-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization   |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  DSP Register   |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Path  |          0.502  |       2120.891  |            3  |              0  |                   101  |           0  |           2  |  00:00:38  |
|  Total          |          0.502  |       2120.891  |            3  |              0  |                   101  |           0  |           3  |  00:00:38  |
-------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3608.672 ; gain = 0.000 ; free physical = 3663 ; free virtual = 6498
Ending Physical Synthesis Task | Checksum: 14a0a1dd6

Time (s): cpu = 00:02:57 ; elapsed = 00:00:42 . Memory (MB): peak = 3608.672 ; gain = 0.000 ; free physical = 3662 ; free virtual = 6498
INFO: [Common 17-83] Releasing license: Implementation
798 Infos, 48 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:03:13 ; elapsed = 00:00:46 . Memory (MB): peak = 3608.672 ; gain = 0.000 ; free physical = 3672 ; free virtual = 6507
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 3608.672 ; gain = 0.000 ; free physical = 3614 ; free virtual = 6495
INFO: [Common 17-1381] The checkpoint '/home/userfs/t/tb1262/Files/EMBS/embs-assessment/vivado/vivado.runs/impl_1/zybo_design_wrapper_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: 97a434f4 ConstDB: 0 ShapeSum: 6f535c04 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 12d00769e

Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 3608.672 ; gain = 0.000 ; free physical = 3571 ; free virtual = 6418
Post Restoration Checksum: NetGraph: bf2bf2a3 NumContArr: 6dd483fb Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 12d00769e

Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 3608.672 ; gain = 0.000 ; free physical = 3570 ; free virtual = 6417

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 12d00769e

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 3608.672 ; gain = 0.000 ; free physical = 3547 ; free virtual = 6394

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 12d00769e

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 3608.672 ; gain = 0.000 ; free physical = 3547 ; free virtual = 6394
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 18e7c4f7a

Time (s): cpu = 00:00:23 ; elapsed = 00:00:10 . Memory (MB): peak = 3608.672 ; gain = 0.000 ; free physical = 3504 ; free virtual = 6352
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-4.516 | TNS=-38028.604| WHS=-0.221 | THS=-108.845|


Phase 2.5 Update Timing for Bus Skew

Phase 2.5.1 Update Timing
Phase 2.5.1 Update Timing | Checksum: 15f75ccee

Time (s): cpu = 00:00:38 ; elapsed = 00:00:13 . Memory (MB): peak = 3608.672 ; gain = 0.000 ; free physical = 3491 ; free virtual = 6339
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-4.516 | TNS=-36785.030| WHS=N/A    | THS=N/A    |

Phase 2.5 Update Timing for Bus Skew | Checksum: 17d6aa2d8

Time (s): cpu = 00:00:38 ; elapsed = 00:00:14 . Memory (MB): peak = 3608.672 ; gain = 0.000 ; free physical = 3492 ; free virtual = 6341
Phase 2 Router Initialization | Checksum: 209638b56

Time (s): cpu = 00:00:38 ; elapsed = 00:00:14 . Memory (MB): peak = 3608.672 ; gain = 0.000 ; free physical = 3491 ; free virtual = 6340

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.00591216 %
  Global Horizontal Routing Utilization  = 0.000689338 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 23764
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 23763
  Number of Partially Routed Nets     = 1
  Number of Node Overlaps             = 0


Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 209638b56

Time (s): cpu = 00:00:38 ; elapsed = 00:00:14 . Memory (MB): peak = 3608.672 ; gain = 0.000 ; free physical = 3487 ; free virtual = 6337
Phase 3 Initial Routing | Checksum: 158627d7f

Time (s): cpu = 00:00:57 ; elapsed = 00:00:18 . Memory (MB): peak = 3608.672 ; gain = 0.000 ; free physical = 3457 ; free virtual = 6306

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 4915
 Number of Nodes with overlaps = 786
 Number of Nodes with overlaps = 287
 Number of Nodes with overlaps = 129
 Number of Nodes with overlaps = 44
 Number of Nodes with overlaps = 10
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-6.922 | TNS=-90549.773| WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1708c8169

Time (s): cpu = 00:01:45 ; elapsed = 00:00:43 . Memory (MB): peak = 3608.672 ; gain = 0.000 ; free physical = 3528 ; free virtual = 6377

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 278
 Number of Nodes with overlaps = 231
 Number of Nodes with overlaps = 220
 Number of Nodes with overlaps = 113
 Number of Nodes with overlaps = 71
 Number of Nodes with overlaps = 75
 Number of Nodes with overlaps = 36
 Number of Nodes with overlaps = 35
 Number of Nodes with overlaps = 37
 Number of Nodes with overlaps = 23
 Number of Nodes with overlaps = 18
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 11
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-6.479 | TNS=-82830.578| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: e82b6c3e

Time (s): cpu = 00:02:18 ; elapsed = 00:01:00 . Memory (MB): peak = 3608.672 ; gain = 0.000 ; free physical = 3516 ; free virtual = 6366

Phase 4.3 Global Iteration 2
 Number of Nodes with overlaps = 469
 Number of Nodes with overlaps = 654
 Number of Nodes with overlaps = 363
 Number of Nodes with overlaps = 325
 Number of Nodes with overlaps = 155
 Number of Nodes with overlaps = 100
 Number of Nodes with overlaps = 64
 Number of Nodes with overlaps = 44
 Number of Nodes with overlaps = 28
 Number of Nodes with overlaps = 39
 Number of Nodes with overlaps = 22
 Number of Nodes with overlaps = 15
 Number of Nodes with overlaps = 10
 Number of Nodes with overlaps = 9
 Number of Nodes with overlaps = 11
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-5.935 | TNS=-75515.665| WHS=N/A    | THS=N/A    |

Phase 4.3 Global Iteration 2 | Checksum: 14e3bbd9a

Time (s): cpu = 00:03:09 ; elapsed = 00:01:23 . Memory (MB): peak = 3608.672 ; gain = 0.000 ; free physical = 3509 ; free virtual = 6360

Phase 4.4 Global Iteration 3
 Number of Nodes with overlaps = 965
 Number of Nodes with overlaps = 511
 Number of Nodes with overlaps = 458
 Number of Nodes with overlaps = 221
 Number of Nodes with overlaps = 125
 Number of Nodes with overlaps = 99
 Number of Nodes with overlaps = 68
 Number of Nodes with overlaps = 51
 Number of Nodes with overlaps = 21
 Number of Nodes with overlaps = 11
 Number of Nodes with overlaps = 10
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-5.961 | TNS=-74743.504| WHS=N/A    | THS=N/A    |

Phase 4.4 Global Iteration 3 | Checksum: 15df3dd71

Time (s): cpu = 00:03:56 ; elapsed = 00:01:40 . Memory (MB): peak = 3608.672 ; gain = 0.000 ; free physical = 3521 ; free virtual = 6372
Phase 4 Rip-up And Reroute | Checksum: 15df3dd71

Time (s): cpu = 00:03:56 ; elapsed = 00:01:40 . Memory (MB): peak = 3608.672 ; gain = 0.000 ; free physical = 3521 ; free virtual = 6372

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 1c923cb11

Time (s): cpu = 00:04:01 ; elapsed = 00:01:42 . Memory (MB): peak = 3608.672 ; gain = 0.000 ; free physical = 3526 ; free virtual = 6377
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-5.820 | TNS=-74359.479| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: c9e7bdee

Time (s): cpu = 00:04:03 ; elapsed = 00:01:42 . Memory (MB): peak = 3608.672 ; gain = 0.000 ; free physical = 3492 ; free virtual = 6343

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: c9e7bdee

Time (s): cpu = 00:04:03 ; elapsed = 00:01:42 . Memory (MB): peak = 3608.672 ; gain = 0.000 ; free physical = 3491 ; free virtual = 6342
Phase 5 Delay and Skew Optimization | Checksum: c9e7bdee

Time (s): cpu = 00:04:03 ; elapsed = 00:01:42 . Memory (MB): peak = 3608.672 ; gain = 0.000 ; free physical = 3491 ; free virtual = 6342

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: c4c969d9

Time (s): cpu = 00:04:08 ; elapsed = 00:01:44 . Memory (MB): peak = 3608.672 ; gain = 0.000 ; free physical = 3494 ; free virtual = 6345
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-5.785 | TNS=-74070.282| WHS=0.013  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 158990f13

Time (s): cpu = 00:04:08 ; elapsed = 00:01:44 . Memory (MB): peak = 3608.672 ; gain = 0.000 ; free physical = 3499 ; free virtual = 6350
Phase 6 Post Hold Fix | Checksum: 158990f13

Time (s): cpu = 00:04:08 ; elapsed = 00:01:44 . Memory (MB): peak = 3608.672 ; gain = 0.000 ; free physical = 3499 ; free virtual = 6350

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 34.3644 %
  Global Horizontal Routing Utilization  = 38.1588 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 2x2 Area, Max Cong = 87.8378%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_L_X0Y40 -> INT_R_X1Y41
South Dir 2x2 Area, Max Cong = 85.5856%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_L_X8Y68 -> INT_R_X9Y69
East Dir 1x1 Area, Max Cong = 91.1765%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_R_X11Y48 -> INT_R_X11Y48
   INT_R_X11Y45 -> INT_R_X11Y45
   INT_R_X15Y45 -> INT_R_X15Y45
West Dir 1x1 Area, Max Cong = 95.5882%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_R_X9Y77 -> INT_R_X9Y77
   INT_L_X12Y63 -> INT_L_X12Y63
   INT_R_X11Y61 -> INT_R_X11Y61
   INT_R_X13Y59 -> INT_R_X13Y59
   INT_L_X22Y59 -> INT_L_X22Y59

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 1 Aspect Ratio: 1 Sparse Ratio: 1.25
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 1 Aspect Ratio: 0.666667 Sparse Ratio: 1
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 1 Aspect Ratio: 0.5 Sparse Ratio: 0.5
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 1

Phase 7 Route finalize | Checksum: 1370915b6

Time (s): cpu = 00:04:09 ; elapsed = 00:01:44 . Memory (MB): peak = 3608.672 ; gain = 0.000 ; free physical = 3498 ; free virtual = 6349

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1370915b6

Time (s): cpu = 00:04:09 ; elapsed = 00:01:44 . Memory (MB): peak = 3608.672 ; gain = 0.000 ; free physical = 3497 ; free virtual = 6349

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 17027bcfd

Time (s): cpu = 00:04:10 ; elapsed = 00:01:46 . Memory (MB): peak = 3608.672 ; gain = 0.000 ; free physical = 3502 ; free virtual = 6353

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-5.785 | TNS=-74070.282| WHS=0.013  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 17027bcfd

Time (s): cpu = 00:04:10 ; elapsed = 00:01:46 . Memory (MB): peak = 3608.672 ; gain = 0.000 ; free physical = 3505 ; free virtual = 6357
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:04:10 ; elapsed = 00:01:46 . Memory (MB): peak = 3608.672 ; gain = 0.000 ; free physical = 3575 ; free virtual = 6426

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
819 Infos, 49 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:04:24 ; elapsed = 00:01:49 . Memory (MB): peak = 3608.672 ; gain = 0.000 ; free physical = 3575 ; free virtual = 6426
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 3608.672 ; gain = 0.000 ; free physical = 3488 ; free virtual = 6390
INFO: [Common 17-1381] The checkpoint '/home/userfs/t/tb1262/Files/EMBS/embs-assessment/vivado/vivado.runs/impl_1/zybo_design_wrapper_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file zybo_design_wrapper_drc_routed.rpt -pb zybo_design_wrapper_drc_routed.pb -rpx zybo_design_wrapper_drc_routed.rpx
Command: report_drc -file zybo_design_wrapper_drc_routed.rpt -pb zybo_design_wrapper_drc_routed.pb -rpx zybo_design_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/userfs/t/tb1262/Files/EMBS/embs-assessment/vivado/vivado.runs/impl_1/zybo_design_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file zybo_design_wrapper_methodology_drc_routed.rpt -pb zybo_design_wrapper_methodology_drc_routed.pb -rpx zybo_design_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file zybo_design_wrapper_methodology_drc_routed.rpt -pb zybo_design_wrapper_methodology_drc_routed.pb -rpx zybo_design_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/userfs/t/tb1262/Files/EMBS/embs-assessment/vivado/vivado.runs/impl_1/zybo_design_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:40 ; elapsed = 00:00:07 . Memory (MB): peak = 3651.484 ; gain = 0.000 ; free physical = 3474 ; free virtual = 6341
INFO: [runtcl-4] Executing : report_power -file zybo_design_wrapper_power_routed.rpt -pb zybo_design_wrapper_power_summary_routed.pb -rpx zybo_design_wrapper_power_routed.rpx
Command: report_power -file zybo_design_wrapper_power_routed.rpt -pb zybo_design_wrapper_power_summary_routed.pb -rpx zybo_design_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
831 Infos, 50 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:17 ; elapsed = 00:00:05 . Memory (MB): peak = 3660.125 ; gain = 8.641 ; free physical = 3417 ; free virtual = 6295
INFO: [runtcl-4] Executing : report_route_status -file zybo_design_wrapper_route_status.rpt -pb zybo_design_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file zybo_design_wrapper_timing_summary_routed.rpt -pb zybo_design_wrapper_timing_summary_routed.pb -rpx zybo_design_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
INFO: [runtcl-4] Executing : report_incremental_reuse -file zybo_design_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file zybo_design_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file zybo_design_wrapper_bus_skew_routed.rpt -pb zybo_design_wrapper_bus_skew_routed.pb -rpx zybo_design_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Memdata 28-208] The XPM instance: <zybo_design_i/hdmi/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <zybo_design_i/hdmi/v_axi4s_vid_out_0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <zybo_design_i/hdmi/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <zybo_design_i/hdmi/axi_vdma_0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <zybo_design_i/hdmi/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <zybo_design_i/hdmi/axi_vdma_0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
Command: write_bitstream -force zybo_design_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 zybo_design_i/toplevel_0/inst/MAXI_m_axi_U/bus_write/buff_wdata/mem_reg has an input control pin zybo_design_i/toplevel_0/inst/MAXI_m_axi_U/bus_write/buff_wdata/mem_reg/ADDRARDADDR[10] (net: zybo_design_i/toplevel_0/inst/MAXI_m_axi_U/bus_write/buff_wdata/rnext[5]) which is driven by a register (zybo_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 zybo_design_i/toplevel_0/inst/MAXI_m_axi_U/bus_write/buff_wdata/mem_reg has an input control pin zybo_design_i/toplevel_0/inst/MAXI_m_axi_U/bus_write/buff_wdata/mem_reg/ADDRARDADDR[10] (net: zybo_design_i/toplevel_0/inst/MAXI_m_axi_U/bus_write/buff_wdata/rnext[5]) which is driven by a register (zybo_design_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 zybo_design_i/toplevel_0/inst/MAXI_m_axi_U/bus_write/buff_wdata/mem_reg has an input control pin zybo_design_i/toplevel_0/inst/MAXI_m_axi_U/bus_write/buff_wdata/mem_reg/ADDRARDADDR[11] (net: zybo_design_i/toplevel_0/inst/MAXI_m_axi_U/bus_write/buff_wdata/rnext[6]) which is driven by a register (zybo_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 zybo_design_i/toplevel_0/inst/MAXI_m_axi_U/bus_write/buff_wdata/mem_reg has an input control pin zybo_design_i/toplevel_0/inst/MAXI_m_axi_U/bus_write/buff_wdata/mem_reg/ADDRARDADDR[11] (net: zybo_design_i/toplevel_0/inst/MAXI_m_axi_U/bus_write/buff_wdata/rnext[6]) which is driven by a register (zybo_design_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 zybo_design_i/toplevel_0/inst/MAXI_m_axi_U/bus_write/buff_wdata/mem_reg has an input control pin zybo_design_i/toplevel_0/inst/MAXI_m_axi_U/bus_write/buff_wdata/mem_reg/ADDRARDADDR[12] (net: zybo_design_i/toplevel_0/inst/MAXI_m_axi_U/bus_write/buff_wdata/rnext[7]) which is driven by a register (zybo_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 zybo_design_i/toplevel_0/inst/MAXI_m_axi_U/bus_write/buff_wdata/mem_reg has an input control pin zybo_design_i/toplevel_0/inst/MAXI_m_axi_U/bus_write/buff_wdata/mem_reg/ADDRARDADDR[12] (net: zybo_design_i/toplevel_0/inst/MAXI_m_axi_U/bus_write/buff_wdata/rnext[7]) which is driven by a register (zybo_design_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 zybo_design_i/toplevel_0/inst/MAXI_m_axi_U/bus_write/buff_wdata/mem_reg has an input control pin zybo_design_i/toplevel_0/inst/MAXI_m_axi_U/bus_write/buff_wdata/mem_reg/ADDRARDADDR[5] (net: zybo_design_i/toplevel_0/inst/MAXI_m_axi_U/bus_write/buff_wdata/rnext[0]) which is driven by a register (zybo_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 zybo_design_i/toplevel_0/inst/MAXI_m_axi_U/bus_write/buff_wdata/mem_reg has an input control pin zybo_design_i/toplevel_0/inst/MAXI_m_axi_U/bus_write/buff_wdata/mem_reg/ADDRARDADDR[5] (net: zybo_design_i/toplevel_0/inst/MAXI_m_axi_U/bus_write/buff_wdata/rnext[0]) which is driven by a register (zybo_design_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 zybo_design_i/toplevel_0/inst/MAXI_m_axi_U/bus_write/buff_wdata/mem_reg has an input control pin zybo_design_i/toplevel_0/inst/MAXI_m_axi_U/bus_write/buff_wdata/mem_reg/ADDRARDADDR[6] (net: zybo_design_i/toplevel_0/inst/MAXI_m_axi_U/bus_write/buff_wdata/rnext[1]) which is driven by a register (zybo_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 zybo_design_i/toplevel_0/inst/MAXI_m_axi_U/bus_write/buff_wdata/mem_reg has an input control pin zybo_design_i/toplevel_0/inst/MAXI_m_axi_U/bus_write/buff_wdata/mem_reg/ADDRARDADDR[6] (net: zybo_design_i/toplevel_0/inst/MAXI_m_axi_U/bus_write/buff_wdata/rnext[1]) which is driven by a register (zybo_design_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 zybo_design_i/toplevel_0/inst/MAXI_m_axi_U/bus_write/buff_wdata/mem_reg has an input control pin zybo_design_i/toplevel_0/inst/MAXI_m_axi_U/bus_write/buff_wdata/mem_reg/ADDRARDADDR[7] (net: zybo_design_i/toplevel_0/inst/MAXI_m_axi_U/bus_write/buff_wdata/rnext[2]) which is driven by a register (zybo_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 zybo_design_i/toplevel_0/inst/MAXI_m_axi_U/bus_write/buff_wdata/mem_reg has an input control pin zybo_design_i/toplevel_0/inst/MAXI_m_axi_U/bus_write/buff_wdata/mem_reg/ADDRARDADDR[7] (net: zybo_design_i/toplevel_0/inst/MAXI_m_axi_U/bus_write/buff_wdata/rnext[2]) which is driven by a register (zybo_design_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 zybo_design_i/toplevel_0/inst/MAXI_m_axi_U/bus_write/buff_wdata/mem_reg has an input control pin zybo_design_i/toplevel_0/inst/MAXI_m_axi_U/bus_write/buff_wdata/mem_reg/ADDRARDADDR[8] (net: zybo_design_i/toplevel_0/inst/MAXI_m_axi_U/bus_write/buff_wdata/rnext[3]) which is driven by a register (zybo_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 zybo_design_i/toplevel_0/inst/MAXI_m_axi_U/bus_write/buff_wdata/mem_reg has an input control pin zybo_design_i/toplevel_0/inst/MAXI_m_axi_U/bus_write/buff_wdata/mem_reg/ADDRARDADDR[8] (net: zybo_design_i/toplevel_0/inst/MAXI_m_axi_U/bus_write/buff_wdata/rnext[3]) which is driven by a register (zybo_design_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 zybo_design_i/toplevel_0/inst/MAXI_m_axi_U/bus_write/buff_wdata/mem_reg has an input control pin zybo_design_i/toplevel_0/inst/MAXI_m_axi_U/bus_write/buff_wdata/mem_reg/ADDRARDADDR[9] (net: zybo_design_i/toplevel_0/inst/MAXI_m_axi_U/bus_write/buff_wdata/rnext[4]) which is driven by a register (zybo_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 zybo_design_i/toplevel_0/inst/MAXI_m_axi_U/bus_write/buff_wdata/mem_reg has an input control pin zybo_design_i/toplevel_0/inst/MAXI_m_axi_U/bus_write/buff_wdata/mem_reg/ADDRARDADDR[9] (net: zybo_design_i/toplevel_0/inst/MAXI_m_axi_U/bus_write/buff_wdata/rnext[4]) which is driven by a register (zybo_design_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC RTSTAT-10] No routable loads: 66 net(s) have no routable loads. The problem bus(es) and/or net(s) are zybo_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, zybo_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, zybo_design_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, zybo_design_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, zybo_design_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, zybo_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, zybo_design_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb, zybo_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb, zybo_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb, zybo_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb, zybo_design_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb, zybo_design_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb, zybo_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_i, zybo_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_i, zybo_design_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_i... and (the first 15 of 42 listed).
INFO: [DRC REQP-181] writefirst: Synchronous clocking is detected for BRAM (zybo_design_i/hdmi/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg) in SDP mode with WRITE_FIRST write-mode. This is the preferred mode for best power characteristics, however it may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 17 Warnings, 1 Advisories
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./zybo_design_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Common 17-83] Releasing license: Implementation
15 Infos, 17 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 3917.160 ; gain = 257.035 ; free physical = 3395 ; free virtual = 6281
INFO: [Common 17-206] Exiting Vivado at Fri May  9 12:31:29 2025...
