{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Sep 07 10:34:45 2020 " "Info: Processing started: Mon Sep 07 10:34:45 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off 7seg -c 7seg " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off 7seg -c 7seg" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dec_7seg.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file dec_7seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dec_7seg-arc_dec_7seg " "Info: Found design unit 1: dec_7seg-arc_dec_7seg" {  } { { "dec_7seg.vhd" "" { Text "C:/Users/Etudiant/Desktop/BE VHDL_AOUCI_BONHOURE/TP/7seg/dec_7seg.vhd" 13 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 dec_7seg " "Info: Found entity 1: dec_7seg" {  } { { "dec_7seg.vhd" "" { Text "C:/Users/Etudiant/Desktop/BE VHDL_AOUCI_BONHOURE/TP/7seg/dec_7seg.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 counter-arc_counter " "Info: Found design unit 1: counter-arc_counter" {  } { { "counter.vhd" "" { Text "C:/Users/Etudiant/Desktop/BE VHDL_AOUCI_BONHOURE/TP/7seg/counter.vhd" 46 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 COUNTER " "Info: Found entity 1: COUNTER" {  } { { "counter.vhd" "" { Text "C:/Users/Etudiant/Desktop/BE VHDL_AOUCI_BONHOURE/TP/7seg/counter.vhd" 32 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divider.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file divider.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 divider-arc_divider " "Info: Found design unit 1: divider-arc_divider" {  } { { "divider.vhd" "" { Text "C:/Users/Etudiant/Desktop/BE VHDL_AOUCI_BONHOURE/TP/7seg/divider.vhd" 17 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 DIVIDER " "Info: Found entity 1: DIVIDER" {  } { { "divider.vhd" "" { Text "C:/Users/Etudiant/Desktop/BE VHDL_AOUCI_BONHOURE/TP/7seg/divider.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "disp.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file disp.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 disp-arc_disp " "Info: Found design unit 1: disp-arc_disp" {  } { { "disp.vhd" "" { Text "C:/Users/Etudiant/Desktop/BE VHDL_AOUCI_BONHOURE/TP/7seg/disp.vhd" 13 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 disp " "Info: Found entity 1: disp" {  } { { "disp.vhd" "" { Text "C:/Users/Etudiant/Desktop/BE VHDL_AOUCI_BONHOURE/TP/7seg/disp.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "disp " "Info: Elaborating entity \"disp\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DIVIDER DIVIDER:divider1 " "Info: Elaborating entity \"DIVIDER\" for hierarchy \"DIVIDER:divider1\"" {  } { { "disp.vhd" "divider1" { Text "C:/Users/Etudiant/Desktop/BE VHDL_AOUCI_BONHOURE/TP/7seg/disp.vhd" 17 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "COUNTER DIVIDER:divider1\|COUNTER:counter1 " "Info: Elaborating entity \"COUNTER\" for hierarchy \"DIVIDER:divider1\|COUNTER:counter1\"" {  } { { "divider.vhd" "counter1" { Text "C:/Users/Etudiant/Desktop/BE VHDL_AOUCI_BONHOURE/TP/7seg/divider.vhd" 20 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "direction counter.vhd(51) " "Warning (10492): VHDL Process Statement warning at counter.vhd(51): signal \"direction\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "counter.vhd" "" { Text "C:/Users/Etudiant/Desktop/BE VHDL_AOUCI_BONHOURE/TP/7seg/counter.vhd" 51 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "COUNTER COUNTER:counter1 " "Info: Elaborating entity \"COUNTER\" for hierarchy \"COUNTER:counter1\"" {  } { { "disp.vhd" "counter1" { Text "C:/Users/Etudiant/Desktop/BE VHDL_AOUCI_BONHOURE/TP/7seg/disp.vhd" 23 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "direction counter.vhd(51) " "Warning (10492): VHDL Process Statement warning at counter.vhd(51): signal \"direction\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "counter.vhd" "" { Text "C:/Users/Etudiant/Desktop/BE VHDL_AOUCI_BONHOURE/TP/7seg/counter.vhd" 51 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dec_7seg dec_7seg:decoder1 " "Info: Elaborating entity \"dec_7seg\" for hierarchy \"dec_7seg:decoder1\"" {  } { { "disp.vhd" "decoder1" { Text "C:/Users/Etudiant/Desktop/BE VHDL_AOUCI_BONHOURE/TP/7seg/disp.vhd" 31 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "90 " "Info: Implemented 90 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Info: Implemented 2 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "7 " "Info: Implemented 7 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "81 " "Info: Implemented 81 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 2 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "230 " "Info: Peak virtual memory: 230 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Sep 07 10:34:46 2020 " "Info: Processing ended: Mon Sep 07 10:34:46 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
