Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (win64) Build 6140274 Thu May 22 00:12:29 MDT 2025
| Date         : Fri Oct 17 11:38:01 2025
| Host         : DESKTOP-KB3PEIF running 64-bit major release  (build 9200)
| Command      : report_drc -file fpga_top_drc_routed.rpt -pb fpga_top_drc_routed.pb -rpx fpga_top_drc_routed.rpx
| Design       : fpga_top
| Device       : xc7a200tsbg484-1
| Speed File   : -1
| Design State : Fully Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Report DRC

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
           Ruledeck: default
             Max checks: <unlimited>
             Checks found: 21
+-----------+----------+----------------------------+--------+
| Rule      | Severity | Description                | Checks |
+-----------+----------+----------------------------+--------+
| CHECK-3   | Warning  | Report rule limit reached  | 1      |
| REQP-1839 | Warning  | RAMB36 async control check | 20     |
+-----------+----------+----------------------------+--------+

2. REPORT DETAILS
-----------------
CHECK-3#1 Warning
Report rule limit reached  
REQP-1839 rule limit reached: 20 violations have been found.
Related violations: <none>

REQP-1839#1 Warning
RAMB36 async control check  
The RAMB36E1 memory/mem_reg_0_0_0 has an input control pin memory/mem_reg_0_0_0/ADDRARDADDR[15] (net: memory/ADDRARDADDR[15]) which is driven by a register (core0/core0/EXMEM_preg_rd_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1839#2 Warning
RAMB36 async control check  
The RAMB36E1 memory/mem_reg_0_0_0 has an input control pin memory/mem_reg_0_0_0/ADDRARDADDR[15] (net: memory/ADDRARDADDR[15]) which is driven by a register (core0/core0/LS_UNIT/addr_i_reg_reg[10]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1839#3 Warning
RAMB36 async control check  
The RAMB36E1 memory/mem_reg_0_0_0 has an input control pin memory/mem_reg_0_0_0/ADDRARDADDR[15] (net: memory/ADDRARDADDR[15]) which is driven by a register (core0/core0/LS_UNIT/addr_i_reg_reg[11]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1839#4 Warning
RAMB36 async control check  
The RAMB36E1 memory/mem_reg_0_0_0 has an input control pin memory/mem_reg_0_0_0/ADDRARDADDR[15] (net: memory/ADDRARDADDR[15]) which is driven by a register (core0/core0/LS_UNIT/addr_i_reg_reg[12]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1839#5 Warning
RAMB36 async control check  
The RAMB36E1 memory/mem_reg_0_0_0 has an input control pin memory/mem_reg_0_0_0/ADDRARDADDR[15] (net: memory/ADDRARDADDR[15]) which is driven by a register (core0/core0/LS_UNIT/addr_i_reg_reg[13]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1839#6 Warning
RAMB36 async control check  
The RAMB36E1 memory/mem_reg_0_0_0 has an input control pin memory/mem_reg_0_0_0/ADDRARDADDR[15] (net: memory/ADDRARDADDR[15]) which is driven by a register (core0/core0/LS_UNIT/addr_i_reg_reg[14]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1839#7 Warning
RAMB36 async control check  
The RAMB36E1 memory/mem_reg_0_0_0 has an input control pin memory/mem_reg_0_0_0/ADDRARDADDR[15] (net: memory/ADDRARDADDR[15]) which is driven by a register (core0/core0/LS_UNIT/addr_i_reg_reg[15]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1839#8 Warning
RAMB36 async control check  
The RAMB36E1 memory/mem_reg_0_0_0 has an input control pin memory/mem_reg_0_0_0/ADDRARDADDR[15] (net: memory/ADDRARDADDR[15]) which is driven by a register (core0/core0/LS_UNIT/addr_i_reg_reg[16]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1839#9 Warning
RAMB36 async control check  
The RAMB36E1 memory/mem_reg_0_0_0 has an input control pin memory/mem_reg_0_0_0/ADDRARDADDR[15] (net: memory/ADDRARDADDR[15]) which is driven by a register (core0/core0/LS_UNIT/addr_i_reg_reg[17]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1839#10 Warning
RAMB36 async control check  
The RAMB36E1 memory/mem_reg_0_0_0 has an input control pin memory/mem_reg_0_0_0/ADDRARDADDR[15] (net: memory/ADDRARDADDR[15]) which is driven by a register (core0/core0/LS_UNIT/addr_i_reg_reg[18]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1839#11 Warning
RAMB36 async control check  
The RAMB36E1 memory/mem_reg_0_0_0 has an input control pin memory/mem_reg_0_0_0/ADDRARDADDR[15] (net: memory/ADDRARDADDR[15]) which is driven by a register (core0/core0/LS_UNIT/addr_i_reg_reg[19]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1839#12 Warning
RAMB36 async control check  
The RAMB36E1 memory/mem_reg_0_0_0 has an input control pin memory/mem_reg_0_0_0/ADDRARDADDR[15] (net: memory/ADDRARDADDR[15]) which is driven by a register (core0/core0/LS_UNIT/addr_i_reg_reg[20]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1839#13 Warning
RAMB36 async control check  
The RAMB36E1 memory/mem_reg_0_0_0 has an input control pin memory/mem_reg_0_0_0/ADDRARDADDR[15] (net: memory/ADDRARDADDR[15]) which is driven by a register (core0/core0/LS_UNIT/addr_i_reg_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1839#14 Warning
RAMB36 async control check  
The RAMB36E1 memory/mem_reg_0_0_0 has an input control pin memory/mem_reg_0_0_0/ADDRARDADDR[15] (net: memory/ADDRARDADDR[15]) which is driven by a register (core0/core0/LS_UNIT/addr_i_reg_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1839#15 Warning
RAMB36 async control check  
The RAMB36E1 memory/mem_reg_0_0_0 has an input control pin memory/mem_reg_0_0_0/ADDRARDADDR[15] (net: memory/ADDRARDADDR[15]) which is driven by a register (core0/core0/LS_UNIT/addr_i_reg_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1839#16 Warning
RAMB36 async control check  
The RAMB36E1 memory/mem_reg_0_0_0 has an input control pin memory/mem_reg_0_0_0/ADDRARDADDR[15] (net: memory/ADDRARDADDR[15]) which is driven by a register (core0/core0/LS_UNIT/addr_i_reg_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1839#17 Warning
RAMB36 async control check  
The RAMB36E1 memory/mem_reg_0_0_0 has an input control pin memory/mem_reg_0_0_0/ADDRARDADDR[15] (net: memory/ADDRARDADDR[15]) which is driven by a register (core0/core0/LS_UNIT/addr_i_reg_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1839#18 Warning
RAMB36 async control check  
The RAMB36E1 memory/mem_reg_0_0_0 has an input control pin memory/mem_reg_0_0_0/ADDRARDADDR[15] (net: memory/ADDRARDADDR[15]) which is driven by a register (core0/core0/LS_UNIT/addr_i_reg_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1839#19 Warning
RAMB36 async control check  
The RAMB36E1 memory/mem_reg_0_0_0 has an input control pin memory/mem_reg_0_0_0/ADDRARDADDR[15] (net: memory/ADDRARDADDR[15]) which is driven by a register (core0/core0/LS_UNIT/addr_i_reg_reg[8]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1839#20 Warning
RAMB36 async control check  
The RAMB36E1 memory/mem_reg_0_0_0 has an input control pin memory/mem_reg_0_0_0/ADDRARDADDR[15] (net: memory/ADDRARDADDR[15]) which is driven by a register (core0/core0/LS_UNIT/addr_i_reg_reg[9]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>


