// Seed: 3571566704
module module_0 (
    input wire id_0,
    input wand id_1,
    input supply1 id_2
);
  wire id_4;
  logic [7:0] id_5;
  wire id_6;
  initial begin
    id_5[1'b0] <= 1 == 1'b0;
  end
endmodule
module module_1 (
    input  tri1  id_0,
    input  wire  id_1,
    output wand  id_2,
    input  uwire id_3,
    output wor   id_4
);
  tri0 id_6;
  id_7 :
  assert property (@(posedge 1'b0) id_3 !=? id_6)
  else $display(id_3, 1'h0);
  module_0(
      id_3, id_1, id_0
  );
endmodule
