m255
K4
z2
!s11e vcom 2020.1 2020.02, Feb 28 2020
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dC:/Users/franc/Documents/Quartus/bitwise_not/simulation/modelsim
Ebitwise_not
Z1 w1768967615
Z2 DPx3 std 6 textio 0 22 zE1`LPoLg^DX3Oz^4Fj1K3
Z3 DPx4 ieee 14 std_logic_1164 0 22 cVAk:aDinOX8^VGI1ekP<3
!i122 0
R0
Z4 8C:/Users/franc/Documents/Quartus/bitwise_not/bitwise_not.vhd
Z5 FC:/Users/franc/Documents/Quartus/bitwise_not/bitwise_not.vhd
l0
L4 1
V@c_LF5E_VfcD70aSDSOB52
!s100 7kZRBR=R5XFhCHj[i]_DE3
Z6 OV;C;2020.1;71
31
Z7 !s110 1768967826
!i10b 1
Z8 !s108 1768967826.000000
Z9 !s90 -reportprogress|300|-93|-work|work|C:/Users/franc/Documents/Quartus/bitwise_not/bitwise_not.vhd|
Z10 !s107 C:/Users/franc/Documents/Quartus/bitwise_not/bitwise_not.vhd|
!i113 1
Z11 o-93 -work work
Z12 tExplicit 1 CvgOpt 0
Abehavioral
R2
R3
DEx4 work 11 bitwise_not 0 22 @c_LF5E_VfcD70aSDSOB52
!i122 0
l13
L11 7
V9FdI]I@S8OHe<Wz^Beibm2
!s100 i`J`9E=DZdBC8jP[o0WcC1
R6
31
R7
!i10b 1
R8
R9
R10
!i113 1
R11
R12
Ebitwise_not_vhd_tst
Z13 w1768967793
R2
R3
!i122 1
R0
Z14 8C:/Users/franc/Documents/Quartus/bitwise_not/simulation/modelsim/bitwise_not.vht
Z15 FC:/Users/franc/Documents/Quartus/bitwise_not/simulation/modelsim/bitwise_not.vht
l0
L31 1
VmF?]Vo1ROnME:9^7J3Y972
!s100 @^OZi3UEU`m=TF77f4_Di0
R6
31
Z16 !s110 1768967827
!i10b 1
Z17 !s108 1768967827.000000
Z18 !s90 -reportprogress|300|-93|-work|work|C:/Users/franc/Documents/Quartus/bitwise_not/simulation/modelsim/bitwise_not.vht|
!s107 C:/Users/franc/Documents/Quartus/bitwise_not/simulation/modelsim/bitwise_not.vht|
!i113 1
R11
R12
Abitwise_not_arch
R2
R3
DEx4 work 19 bitwise_not_vhd_tst 0 22 mF?]Vo1ROnME:9^7J3Y972
!i122 1
l44
L33 33
VfE`EngII:nFEO5^d@8c^b1
!s100 J0_FaMbgMjF^edjzZ86_C1
R6
31
R16
!i10b 1
R17
R18
Z19 !s107 C:/Users/franc/Documents/Quartus/bitwise_not/simulation/modelsim/bitwise_not.vht|
!i113 1
R11
R12
