// Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2015.4 (lin64) Build 1412921 Wed Nov 18 09:44:32 MST 2015
// Date        : Wed Apr 13 03:15:51 2016
// Host        : evka-pc running 64-bit Ubuntu 14.04.4 LTS
// Command     : write_verilog -force -mode synth_stub
//               /home/evka/code/tamu_ctp7_v7/ip/registers_1.0/src/ila_axi_regs/ila_axi_regs_stub.v
// Design      : ila_axi_regs
// Purpose     : Stub declaration of top-level module interface
// Device      : xc7vx690tffg1927-2
// --------------------------------------------------------------------------------

// This empty module with port declaration file causes synthesis tools to infer a black box for IP.
// The synthesis directives are for Synopsys Synplify support to prevent IO buffer insertion.
// Please paste the declaration into a Verilog source file or add the file as an additional source.
(* X_CORE_INFO = "ila,Vivado 2015.4" *)
module ila_axi_regs(clk, probe0, probe1, probe2, probe3, probe4, probe5, probe6, probe7, probe8, probe9, probe10, probe11, probe12, probe13, probe14, probe15, probe16, probe17, probe18, probe19, probe20, probe21, probe22, probe23, probe24, probe25, probe26, probe27, probe28)
/* synthesis syn_black_box black_box_pad_pin="clk,probe0[0:0],probe1[31:0],probe2[2:0],probe3[0:0],probe4[31:0],probe5[3:0],probe6[0:0],probe7[0:0],probe8[31:0],probe9[2:0],probe10[0:0],probe11[0:0],probe12[31:0],probe13[0:0],probe14[0:0],probe15[1:0],probe16[0:0],probe17[31:0],probe18[0:0],probe19[31:0],probe20[1:0],probe21[0:0],probe22[31:0],probe23[31:0],probe24[0:0],probe25[0:0],probe26[31:0],probe27[0:0],probe28[0:0]" */;
  input clk;
  input [0:0]probe0;
  input [31:0]probe1;
  input [2:0]probe2;
  input [0:0]probe3;
  input [31:0]probe4;
  input [3:0]probe5;
  input [0:0]probe6;
  input [0:0]probe7;
  input [31:0]probe8;
  input [2:0]probe9;
  input [0:0]probe10;
  input [0:0]probe11;
  input [31:0]probe12;
  input [0:0]probe13;
  input [0:0]probe14;
  input [1:0]probe15;
  input [0:0]probe16;
  input [31:0]probe17;
  input [0:0]probe18;
  input [31:0]probe19;
  input [1:0]probe20;
  input [0:0]probe21;
  input [31:0]probe22;
  input [31:0]probe23;
  input [0:0]probe24;
  input [0:0]probe25;
  input [31:0]probe26;
  input [0:0]probe27;
  input [0:0]probe28;
endmodule
