
---------- Begin Simulation Statistics ----------
final_tick                               2000000000000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 191598                       # Simulator instruction rate (inst/s)
host_mem_usage                              201522328                       # Number of bytes of host memory used
host_op_rate                                   219339                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 51646.27                       # Real time elapsed on the host
host_tick_rate                               20574563                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  9895340456                       # Number of instructions simulated
sim_ops                                   11328049559                       # Number of ops (including micro ops) simulated
sim_seconds                                  1.062599                       # Number of seconds simulated
sim_ticks                                1062599461109                       # Number of ticks simulated
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu0.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu0.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu0.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu0.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walks                        0                       # Table walker walks requested
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu0.num_vec_insts                           0                       # number of vector instructions
system.cpu0.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu0.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu0.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu0.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu0.op_class::IntMult                       0                       # Class of executed instruction
system.cpu0.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu0.op_class::FloatMultAcc                  0                       # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMisc                     0                       # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu0.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu0.op_class::SimdDiv                       0                       # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu0.op_class::SimdReduceAdd                 0                       # Class of executed instruction
system.cpu0.op_class::SimdReduceAlu                 0                       # Class of executed instruction
system.cpu0.op_class::SimdReduceCmp                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.cpu0.op_class::SimdAes                       0                       # Class of executed instruction
system.cpu0.op_class::SimdAesMix                    0                       # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash                  0                       # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash2                 0                       # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash                0                       # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash2               0                       # Class of executed instruction
system.cpu0.op_class::SimdShaSigma2                 0                       # Class of executed instruction
system.cpu0.op_class::SimdShaSigma3                 0                       # Class of executed instruction
system.cpu0.op_class::SimdPredAlu                   0                       # Class of executed instruction
system.cpu0.op_class::MemRead                       0                       # Class of executed instruction
system.cpu0.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMemRead                  0                       # Class of executed instruction
system.cpu0.op_class::FloatMemWrite                 0                       # Class of executed instruction
system.cpu0.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu0.op_class::total                         0                       # Class of executed instruction
system.cpu0.workload.numSyscalls                  244                       # Number of system calls
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu1.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu1.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu1.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu1.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walks                        0                       # Table walker walks requested
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu1.num_vec_insts                           0                       # number of vector instructions
system.cpu1.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu1.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu1.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu1.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu1.op_class::IntMult                       0                       # Class of executed instruction
system.cpu1.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu1.op_class::FloatMultAcc                  0                       # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMisc                     0                       # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu1.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu1.op_class::SimdDiv                       0                       # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu1.op_class::SimdReduceAdd                 0                       # Class of executed instruction
system.cpu1.op_class::SimdReduceAlu                 0                       # Class of executed instruction
system.cpu1.op_class::SimdReduceCmp                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.cpu1.op_class::SimdAes                       0                       # Class of executed instruction
system.cpu1.op_class::SimdAesMix                    0                       # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash                  0                       # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash2                 0                       # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash                0                       # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash2               0                       # Class of executed instruction
system.cpu1.op_class::SimdShaSigma2                 0                       # Class of executed instruction
system.cpu1.op_class::SimdShaSigma3                 0                       # Class of executed instruction
system.cpu1.op_class::SimdPredAlu                   0                       # Class of executed instruction
system.cpu1.op_class::MemRead                       0                       # Class of executed instruction
system.cpu1.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMemRead                  0                       # Class of executed instruction
system.cpu1.op_class::FloatMemWrite                 0                       # Class of executed instruction
system.cpu1.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu1.op_class::total                         0                       # Class of executed instruction
system.cpu1.workload.numSyscalls                  172                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      2605295                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       5210410                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus0.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.branchPred.BTBHitPct    77.913961                       # BTB Hit Percentage
system.switch_cpus0.branchPred.BTBHits      178935853                       # Number of BTB hits
system.switch_cpus0.branchPred.BTBLookups    229658268                       # Number of BTB lookups
system.switch_cpus0.branchPred.RASInCorrect            4                       # Number of incorrect RAS predictions.
system.switch_cpus0.branchPred.condIncorrect      3577338                       # Number of conditional branches incorrect
system.switch_cpus0.branchPred.condPredicted    470047250                       # Number of conditional branches predicted
system.switch_cpus0.branchPred.indirectHits     26906595                       # Number of indirect target hits.
system.switch_cpus0.branchPred.indirectLookups     26913071                       # Number of indirect predictor lookups.
system.switch_cpus0.branchPred.indirectMisses         6476                       # Number of indirect misses.
system.switch_cpus0.branchPred.lookups      594127126                       # Number of BP lookups
system.switch_cpus0.branchPred.usedRAS       35244145                       # Number of times the RAS was used to get a target.
system.switch_cpus0.branchPredindirectMispredicted          121                       # Number of mispredicted indirect branches.
system.switch_cpus0.cc_regfile_reads        883809402                       # number of cc regfile reads
system.switch_cpus0.cc_regfile_writes       855105720                       # number of cc regfile writes
system.switch_cpus0.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus0.commit.branchMispredicts      3575992                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.branches         567580664                       # Number of branches committed
system.switch_cpus0.commit.bw_lim_events    196962473                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.commitNonSpecStalls     36025357                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.commitSquashedInsts    181466932                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.committedInsts   2876666002                       # Number of instructions committed
system.switch_cpus0.commit.committedOps    3266089631                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.committed_per_cycle::samples   2524311468                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.293854                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.401816                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0   1586631909     62.85%     62.85% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1    391178853     15.50%     78.35% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2    110255285      4.37%     82.72% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3     78594993      3.11%     85.83% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4     62782935      2.49%     88.32% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5     28513951      1.13%     89.45% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6     36523533      1.45%     90.90% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7     32867536      1.30%     92.20% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8    196962473      7.80%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total   2524311468                       # Number of insts commited each cycle
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.function_calls     32159711                       # Number of function calls committed.
system.switch_cpus0.commit.int_insts       2640145088                       # Number of committed integer instructions.
system.switch_cpus0.commit.loads            645840267                       # Number of loads committed
system.switch_cpus0.commit.membars           40027497                       # Number of memory barriers committed
system.switch_cpus0.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::IntAlu   1831945276     56.09%     56.09% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::IntMult     12048686      0.37%     56.46% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::IntDiv            0      0.00%     56.46% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatAdd     66567713      2.04%     58.50% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatCmp     44031018      1.35%     59.85% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatCvt     18120999      0.55%     60.40% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatMult     60041824      1.84%     62.24% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatMultAcc     72256693      2.21%     64.45% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatDiv     10111335      0.31%     64.76% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatMisc     62689307      1.92%     66.68% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatSqrt            0      0.00%     66.68% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdAdd            0      0.00%     66.68% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdAddAcc            0      0.00%     66.68% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdAlu      4002628      0.12%     66.80% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdCmp            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdCvt            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdMisc            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdMult            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdMultAcc            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdShift            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdShiftAcc            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdDiv            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdSqrt            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatAdd            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatAlu            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatCmp            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatCvt            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatDiv            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatMisc            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatMult            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatSqrt            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdReduceAdd            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdReduceAlu            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdReduceCmp            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdAes            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdAesMix            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdSha1Hash            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdSha1Hash2            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdSha256Hash            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdSha256Hash2            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdShaSigma2            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdShaSigma3            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdPredAlu            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::MemRead    645840267     19.77%     86.58% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::MemWrite    438433885     13.42%    100.00% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::total   3266089631                       # Class of committed instruction
system.switch_cpus0.commit.refs            1084274152                       # Number of memory references committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.vec_insts        509904118                       # Number of committed Vector instructions.
system.switch_cpus0.committedInsts         2876666002                       # Number of Instructions Simulated
system.switch_cpus0.committedOps           3266089631                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.cpi                      0.885817                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.885817                       # CPI: Total CPI of All Threads
system.switch_cpus0.decode.BlockedCycles   1863122723                       # Number of cycles decode is blocked
system.switch_cpus0.decode.BranchMispred         1357                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.BranchResolved    177765669                       # Number of times decode resolved a branch
system.switch_cpus0.decode.DecodedInsts    3481111687                       # Number of instructions handled by decode
system.switch_cpus0.decode.IdleCycles       170060028                       # Number of cycles decode is idle
system.switch_cpus0.decode.RunCycles        409567626                       # Number of cycles decode is running
system.switch_cpus0.decode.SquashCycles       3589938                       # Number of cycles decode is squashing
system.switch_cpus0.decode.SquashedInsts         4042                       # Number of squashed instructions handled by decode
system.switch_cpus0.decode.UnblockCycles    101859776                       # Number of cycles decode is unblocking
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus0.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.walker.walks                0                       # Table walker walks requested
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.fetch.Branches          594127126                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.CacheLines        379607843                       # Number of cache lines fetched
system.switch_cpus0.fetch.Cycles           2162416835                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.IcacheSquashes       877457                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.IcacheWaitRetryStallCycles           27                       # Number of stall cycles due to full MSHR
system.switch_cpus0.fetch.Insts            3107368649                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.MiscStallCycles          103                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus0.fetch.SquashCycles        7182568                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.branchRate         0.233156                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.icacheStallCycles    382191846                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.predictedBranches    241086593                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.rate               1.219437                       # Number of inst fetches per cycle
system.switch_cpus0.fetch.rateDist::samples   2548200095                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     1.379322                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     2.709179                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0      1893120948     74.29%     74.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1        80258466      3.15%     77.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2        57440162      2.25%     79.70% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3        65509473      2.57%     82.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4        69759233      2.74%     85.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5        30765187      1.21%     86.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6        43781913      1.72%     87.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7        32950111      1.29%     89.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8       274614602     10.78%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total   2548200095                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.idleCycles                     51                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.iew.branchMispredicts      4931007                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.exec_branches       581876392                       # Number of branches executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_rate            1.332391                       # Inst execution rate
system.switch_cpus0.iew.exec_refs          1146426761                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_stores         445547017                       # Number of stores executed
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.iewBlockCycles       20317161                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewDispLoadInsts    674682782                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispNonSpecInsts     36152820                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewDispSquashedInsts        45969                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispStoreInsts    449029765                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispatchedInsts   3447537247                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewExecLoadInsts    700879744                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      7161535                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.iewExecutedInsts   3395198746                       # Number of executed instructions
system.switch_cpus0.iew.iewIQFullEvents           164                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewLSQFullEvents     32934696                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.iewSquashCycles       3589938                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewUnblockCycles     32935657                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.cacheBlocked          285                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.lsq.thread0.forwLoads     16293794                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.ignoredResponses           30                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.memOrderViolation        18797                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads     28503593                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.squashedLoads     28842485                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.squashedStores     10595866                       # Number of stores squashed
system.switch_cpus0.iew.memOrderViolationEvents        18797                       # Number of memory order violations
system.switch_cpus0.iew.predictedNotTakenIncorrect      2086766                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.predictedTakenIncorrect      2844241                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.wb_consumers       3368151649                       # num instructions consuming a value
system.switch_cpus0.iew.wb_count           3365124860                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_fanout            0.590061                       # average fanout of values written-back
system.switch_cpus0.iew.wb_producers       1987415811                       # num instructions producing a value
system.switch_cpus0.iew.wb_rate              1.320589                       # insts written-back per cycle
system.switch_cpus0.iew.wb_sent            3365651760                       # cumulative count of insts sent to commit
system.switch_cpus0.int_regfile_reads      3232456617                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes     2020455562                       # number of integer regfile writes
system.switch_cpus0.ipc                      1.128901                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.128901                       # IPC: Total IPC of All Threads
system.switch_cpus0.iq.FU_type_0::No_OpClass           64      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu   1878804464     55.22%     55.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult     12049129      0.35%     55.57% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     55.57% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd     70602267      2.08%     57.65% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp     44032295      1.29%     58.94% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt     19778355      0.58%     59.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult     61986293      1.82%     61.35% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMultAcc     72256710      2.12%     63.47% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv     12104262      0.36%     63.83% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMisc     77533866      2.28%     66.11% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     66.11% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     66.11% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     66.11% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu      4002628      0.12%     66.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     66.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     66.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            6      0.00%     66.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     66.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     66.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     66.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     66.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdDiv            0      0.00%     66.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     66.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     66.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     66.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     66.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     66.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     66.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc            0      0.00%     66.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     66.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     66.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     66.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdReduceAdd            0      0.00%     66.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdReduceAlu            0      0.00%     66.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdReduceCmp            0      0.00%     66.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     66.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     66.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAes            0      0.00%     66.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAesMix            0      0.00%     66.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha1Hash            0      0.00%     66.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha1Hash2            0      0.00%     66.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha256Hash            0      0.00%     66.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     66.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShaSigma2            0      0.00%     66.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShaSigma3            0      0.00%     66.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdPredAlu            0      0.00%     66.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead    701324121     20.61%     86.84% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite    447885824     13.16%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total    3402360284                       # Type of FU issued
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fu_busy_cnt           66510781                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.019548                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu        4467520      6.72%      6.72% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult            31      0.00%      6.72% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%      6.72% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%      6.72% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%      6.72% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt          173      0.00%      6.72% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult      8509040     12.79%     19.51% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMultAcc      5151938      7.75%     27.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv           16      0.00%     27.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMisc      1978200      2.97%     30.23% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     30.23% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     30.23% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     30.23% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     30.23% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     30.23% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     30.23% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     30.23% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     30.23% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     30.23% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     30.23% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     30.23% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdDiv             0      0.00%     30.23% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     30.23% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     30.23% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     30.23% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     30.23% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     30.23% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     30.23% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     30.23% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     30.23% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     30.23% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     30.23% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdReduceAdd            0      0.00%     30.23% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdReduceAlu            0      0.00%     30.23% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdReduceCmp            0      0.00%     30.23% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     30.23% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     30.23% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAes             0      0.00%     30.23% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAesMix            0      0.00%     30.23% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha1Hash            0      0.00%     30.23% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha1Hash2            0      0.00%     30.23% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha256Hash            0      0.00%     30.23% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha256Hash2            0      0.00%     30.23% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShaSigma2            0      0.00%     30.23% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShaSigma3            0      0.00%     30.23% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdPredAlu            0      0.00%     30.23% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead      19399256     29.17%     59.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite     27004607     40.60%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.int_alu_accesses    2860795861                       # Number of integer alu accesses
system.switch_cpus0.iq.int_inst_queue_reads   8227030930                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses   2808749981                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.int_inst_queue_writes   2890027195                       # Number of integer instruction queue writes
system.switch_cpus0.iq.iqInstsAdded        3411384426                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqInstsIssued       3402360284                       # Number of instructions issued
system.switch_cpus0.iq.iqNonSpecInstsAdded     36152821                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqSquashedInstsExamined    181447508                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedInstsIssued         2628                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedNonSpecRemoved       127464                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.iqSquashedOperandsExamined    364952280                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.issued_per_cycle::samples   2548200095                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.335201                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     2.037396                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0   1430854823     56.15%     56.15% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1    361604944     14.19%     70.34% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2    208677330      8.19%     78.53% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3    139569340      5.48%     84.01% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4    144745791      5.68%     89.69% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5     83995945      3.30%     92.99% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6     88129651      3.46%     96.44% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7     48026303      1.88%     98.33% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8     42595968      1.67%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total   2548200095                       # Number of insts issued each cycle
system.switch_cpus0.iq.rate                  1.335201                       # Inst issue rate
system.switch_cpus0.iq.vec_alu_accesses     608075140                       # Number of vector alu accesses
system.switch_cpus0.iq.vec_inst_queue_reads   1192403139                       # Number of vector instruction queue reads
system.switch_cpus0.iq.vec_inst_queue_wakeup_accesses    556374879                       # Number of vector instruction queue wakeup accesses
system.switch_cpus0.iq.vec_inst_queue_writes    738976074                       # Number of vector instruction queue writes
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus0.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.walker.walks                0                       # Table walker walks requested
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.memDep0.conflictingLoads     16512826                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores     24014977                       # Number of conflicting stores.
system.switch_cpus0.memDep0.insertedLoads    674682782                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores    449029765                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.misc_regfile_reads     5182701116                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes     415230038                       # number of misc regfile writes
system.switch_cpus0.numCycles              2548200146                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.rename.BlockCycles       56973093                       # Number of cycles rename is blocking
system.switch_cpus0.rename.CommittedMaps   3580645416                       # Number of HB maps that are committed
system.switch_cpus0.rename.IQFullEvents      23317621                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.IdleCycles       225279353                       # Number of cycles rename is idle
system.switch_cpus0.rename.LQFullEvents     145903074                       # Number of times rename has blocked due to LQ full
system.switch_cpus0.rename.ROBFullEvents       137830                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.RenameLookups   6599870163                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.RenamedInsts    3459702593                       # Number of instructions processed by rename
system.switch_cpus0.rename.RenamedOperands   3828930444                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RunCycles        456101175                       # Number of cycles rename is running
system.switch_cpus0.rename.SQFullEvents         12430                       # Number of times rename has blocked due to SQ full
system.switch_cpus0.rename.SquashCycles       3589938                       # Number of cycles rename is squashing
system.switch_cpus0.rename.UnblockCycles    252044614                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.UndoneMaps       248284918                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.int_rename_lookups   3233486380                       # Number of integer rename lookups
system.switch_cpus0.rename.serializeStallCycles   1554211918                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.serializingInsts     49379229                       # count of serializing insts renamed
system.switch_cpus0.rename.skidInsts        579144989                       # count of insts added to the skid buffer
system.switch_cpus0.rename.tempSerializingInsts     36152823                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.vec_rename_lookups    858588662                       # Number of vector rename lookups
system.switch_cpus0.rob.rob_reads          5774902386                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes         6919002222                       # The number of ROB writes
system.switch_cpus0.timesIdled                      4                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.vec_regfile_reads       702859964                       # number of vector regfile reads
system.switch_cpus0.vec_regfile_writes      450490950                       # number of vector regfile writes
system.switch_cpus1.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.branchPred.BTBHitPct    90.936483                       # BTB Hit Percentage
system.switch_cpus1.branchPred.BTBHits      235632846                       # Number of BTB hits
system.switch_cpus1.branchPred.BTBLookups    259118056                       # Number of BTB lookups
system.switch_cpus1.branchPred.RASInCorrect            5                       # Number of incorrect RAS predictions.
system.switch_cpus1.branchPred.condIncorrect      2655567                       # Number of conditional branches incorrect
system.switch_cpus1.branchPred.condPredicted    448460233                       # Number of conditional branches predicted
system.switch_cpus1.branchPred.indirectHits     19185078                       # Number of indirect target hits.
system.switch_cpus1.branchPred.indirectLookups     19449286                       # Number of indirect predictor lookups.
system.switch_cpus1.branchPred.indirectMisses       264208                       # Number of indirect misses.
system.switch_cpus1.branchPred.lookups      595747315                       # Number of BP lookups
system.switch_cpus1.branchPred.usedRAS       52974808                       # Number of times the RAS was used to get a target.
system.switch_cpus1.branchPredindirectMispredicted          329                       # Number of mispredicted indirect branches.
system.switch_cpus1.cc_regfile_reads       1014247998                       # number of cc regfile reads
system.switch_cpus1.cc_regfile_writes       994228712                       # number of cc regfile writes
system.switch_cpus1.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus1.commit.branchMispredicts      2567184                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.branches         574986255                       # Number of branches committed
system.switch_cpus1.commit.bw_lim_events    210303106                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.commitNonSpecStalls     25261813                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.commitSquashedInsts    134672086                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.committedInsts   3079327415                       # Number of instructions committed
system.switch_cpus1.commit.committedOps    3566444626                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.committed_per_cycle::samples   2530681474                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.409282                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.475985                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0   1567917309     61.96%     61.96% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1    298707875     11.80%     73.76% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2    193477600      7.65%     81.41% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3     63923178      2.53%     83.93% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4     88525210      3.50%     87.43% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5     31582303      1.25%     88.68% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6     39139437      1.55%     90.22% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7     37105456      1.47%     91.69% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8    210303106      8.31%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total   2530681474                       # Number of insts commited each cycle
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.function_calls     50618980                       # Number of function calls committed.
system.switch_cpus1.commit.int_insts       2992678675                       # Number of committed integer instructions.
system.switch_cpus1.commit.loads            669113663                       # Number of loads committed
system.switch_cpus1.commit.membars           28068199                       # Number of memory barriers committed
system.switch_cpus1.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::IntAlu   2057485206     57.69%     57.69% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::IntMult    106603434      2.99%     60.68% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::IntDiv            0      0.00%     60.68% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatAdd     46677760      1.31%     61.99% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatCmp     30875662      0.87%     62.85% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatCvt     12706969      0.36%     63.21% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatMult     42102806      1.18%     64.39% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatMultAcc     50667528      1.42%     65.81% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatDiv      7090086      0.20%     66.01% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatMisc     43958082      1.23%     67.24% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatSqrt            0      0.00%     67.24% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdAdd            0      0.00%     67.24% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdAddAcc            0      0.00%     67.24% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdAlu      2806730      0.08%     67.32% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdCmp            0      0.00%     67.32% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdCvt            0      0.00%     67.32% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdMisc       175420      0.00%     67.33% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdMult            0      0.00%     67.33% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdMultAcc            0      0.00%     67.33% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdShift            0      0.00%     67.33% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdShiftAcc            0      0.00%     67.33% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdDiv            0      0.00%     67.33% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdSqrt            0      0.00%     67.33% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatAdd            0      0.00%     67.33% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatAlu            0      0.00%     67.33% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatCmp            0      0.00%     67.33% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatCvt            0      0.00%     67.33% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatDiv            0      0.00%     67.33% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatMisc            0      0.00%     67.33% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatMult            0      0.00%     67.33% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     67.33% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatSqrt            0      0.00%     67.33% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdReduceAdd            0      0.00%     67.33% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdReduceAlu            0      0.00%     67.33% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdReduceCmp            0      0.00%     67.33% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     67.33% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     67.33% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdAes            0      0.00%     67.33% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdAesMix            0      0.00%     67.33% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdSha1Hash            0      0.00%     67.33% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdSha1Hash2            0      0.00%     67.33% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdSha256Hash            0      0.00%     67.33% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdSha256Hash2            0      0.00%     67.33% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdShaSigma2            0      0.00%     67.33% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdShaSigma3            0      0.00%     67.33% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdPredAlu            0      0.00%     67.33% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::MemRead    669113663     18.76%     86.09% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::MemWrite    496181280     13.91%    100.00% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::total   3566444626                       # Class of committed instruction
system.switch_cpus1.commit.refs            1165294943                       # Number of memory references committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.vec_insts        417438250                       # Number of committed Vector instructions.
system.switch_cpus1.committedInsts         3079327415                       # Number of Instructions Simulated
system.switch_cpus1.committedOps           3566444626                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.cpi                      0.827518                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.827518                       # CPI: Total CPI of All Threads
system.switch_cpus1.decode.BlockedCycles   1571333720                       # Number of cycles decode is blocked
system.switch_cpus1.decode.BranchMispred        88399                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.BranchResolved    234905658                       # Number of times decode resolved a branch
system.switch_cpus1.decode.DecodedInsts    3726939468                       # Number of instructions handled by decode
system.switch_cpus1.decode.IdleCycles       329850308                       # Number of cycles decode is idle
system.switch_cpus1.decode.RunCycles        561381439                       # Number of cycles decode is running
system.switch_cpus1.decode.SquashCycles       2618068                       # Number of cycles decode is squashing
system.switch_cpus1.decode.SquashedInsts       318423                       # Number of squashed instructions handled by decode
system.switch_cpus1.decode.UnblockCycles     83016076                       # Number of cycles decode is unblocking
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus1.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.walker.walks                0                       # Table walker walks requested
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.fetch.Branches          595747315                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.CacheLines        496225334                       # Number of cache lines fetched
system.switch_cpus1.fetch.Cycles           2047307528                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.IcacheSquashes       614500                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.IcacheWaitRetryStallCycles           47                       # Number of stall cycles due to full MSHR
system.switch_cpus1.fetch.Insts            3254281383                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.MiscStallCycles           54                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus1.fetch.SquashCycles        5412902                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.branchRate         0.233791                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.icacheStallCycles    498185541                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.predictedBranches    307792732                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.rate               1.277090                       # Number of inst fetches per cycle
system.switch_cpus1.fetch.rateDist::samples   2548199621                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     1.474040                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     2.690057                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0      1788969878     70.21%     70.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1        92871878      3.64%     73.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2       108400420      4.25%     78.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3        66105397      2.59%     80.70% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4       109158510      4.28%     84.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5        50479039      1.98%     86.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6        31819451      1.25%     88.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7        34946713      1.37%     89.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8       265448335     10.42%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total   2548199621                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.idleCycles                    525                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.iew.branchMispredicts      3031260                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.exec_branches       584918821                       # Number of branches executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_rate            1.444437                       # Inst execution rate
system.switch_cpus1.iew.exec_refs          1231550069                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_stores         501021011                       # Number of stores executed
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.iewBlockCycles       16108387                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewDispLoadInsts    690563107                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispNonSpecInsts     25351973                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewDispSquashedInsts        21456                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispStoreInsts    504890754                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispatchedInsts   3701092281                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewExecLoadInsts    730529058                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      4155553                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.iewExecutedInsts   3680713547                       # Number of executed instructions
system.switch_cpus1.iew.iewIQFullEvents        978850                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewLSQFullEvents     12330759                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.iewSquashCycles       2618068                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewUnblockCycles     13322485                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.cacheBlocked         1830                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.lsq.thread0.forwLoads     74079646                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.ignoredResponses         2255                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.memOrderViolation        80129                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads     41987979                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.squashedLoads     21449443                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.squashedStores      8709467                       # Number of stores squashed
system.switch_cpus1.iew.memOrderViolationEvents        80129                       # Number of memory order violations
system.switch_cpus1.iew.predictedNotTakenIncorrect      1429125                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.predictedTakenIncorrect      1602135                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.wb_consumers       3551256434                       # num instructions consuming a value
system.switch_cpus1.iew.wb_count           3636915418                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_fanout            0.600196                       # average fanout of values written-back
system.switch_cpus1.iew.wb_producers       2131451295                       # num instructions producing a value
system.switch_cpus1.iew.wb_rate              1.427249                       # insts written-back per cycle
system.switch_cpus1.iew.wb_sent            3637616645                       # cumulative count of insts sent to commit
system.switch_cpus1.int_regfile_reads      4003951164                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes     2365502582                       # number of integer regfile writes
system.switch_cpus1.ipc                      1.208432                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.208432                       # IPC: Total IPC of All Threads
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu   2091103251     56.75%     56.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult    106634040      2.89%     59.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     59.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd     49505622      1.34%     60.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp     30876756      0.84%     61.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt     13378797      0.36%     62.19% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult     43464649      1.18%     63.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMultAcc     50667541      1.38%     64.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv      8486546      0.23%     64.97% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMisc     54358745      1.48%     66.45% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     66.45% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     66.45% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     66.45% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu      2806730      0.08%     66.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     66.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     66.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc       175423      0.00%     66.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     66.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     66.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     66.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     66.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdDiv            0      0.00%     66.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     66.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     66.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     66.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     66.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     66.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     66.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc            0      0.00%     66.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     66.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     66.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     66.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdReduceAdd            0      0.00%     66.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdReduceAlu            0      0.00%     66.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdReduceCmp            0      0.00%     66.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     66.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     66.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAes            0      0.00%     66.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAesMix            0      0.00%     66.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha1Hash            0      0.00%     66.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha1Hash2            0      0.00%     66.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha256Hash            0      0.00%     66.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     66.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShaSigma2            0      0.00%     66.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShaSigma3            0      0.00%     66.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdPredAlu            0      0.00%     66.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead    730718245     19.83%     86.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite    502692756     13.64%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total    3684869101                       # Type of FU issued
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fu_busy_cnt           88624390                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.024051                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu        7077159      7.99%      7.99% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult       5576514      6.29%     14.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     14.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     14.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     14.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt          124      0.00%     14.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult      5192018      5.86%     20.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMultAcc      3271555      3.69%     23.83% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            9      0.00%     23.83% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMisc      1386813      1.56%     25.39% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     25.39% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     25.39% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     25.39% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     25.39% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     25.39% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     25.39% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     25.39% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     25.39% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     25.39% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     25.39% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     25.39% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdDiv             0      0.00%     25.39% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     25.39% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     25.39% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     25.39% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     25.39% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     25.39% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     25.39% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     25.39% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     25.39% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     25.39% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     25.39% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdReduceAdd            0      0.00%     25.39% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdReduceAlu            0      0.00%     25.39% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdReduceCmp            0      0.00%     25.39% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     25.39% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     25.39% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAes             0      0.00%     25.39% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAesMix            0      0.00%     25.39% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha1Hash            0      0.00%     25.39% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha1Hash2            0      0.00%     25.39% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha256Hash            0      0.00%     25.39% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha256Hash2            0      0.00%     25.39% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShaSigma2            0      0.00%     25.39% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShaSigma3            0      0.00%     25.39% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdPredAlu            0      0.00%     25.39% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead      32890778     37.11%     62.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite     33229420     37.49%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.int_alu_accesses    3255606246                       # Number of integer alu accesses
system.switch_cpus1.iq.int_inst_queue_reads   8997611004                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses   3186806296                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.int_inst_queue_writes   3254938215                       # Number of integer instruction queue writes
system.switch_cpus1.iq.iqInstsAdded        3675740307                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqInstsIssued       3684869101                       # Number of instructions issued
system.switch_cpus1.iq.iqNonSpecInstsAdded     25351974                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqSquashedInstsExamined    134647631                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedInstsIssued        17500                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedNonSpecRemoved        90161                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.iqSquashedOperandsExamined    271654992                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.issued_per_cycle::samples   2548199621                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.446068                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.985936                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0   1276188193     50.08%     50.08% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1    394612713     15.49%     65.57% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2    278165038     10.92%     76.48% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3    188370176      7.39%     83.88% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4    162185155      6.36%     90.24% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5     93009655      3.65%     93.89% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6     73876614      2.90%     96.79% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7     42569411      1.67%     98.46% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8     39222666      1.54%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total   2548199621                       # Number of insts issued each cycle
system.switch_cpus1.iq.rate                  1.446067                       # Inst issue rate
system.switch_cpus1.iq.vec_alu_accesses     517887245                       # Number of vector alu accesses
system.switch_cpus1.iq.vec_inst_queue_reads   1008968708                       # Number of vector instruction queue reads
system.switch_cpus1.iq.vec_inst_queue_wakeup_accesses    450109122                       # Number of vector instruction queue wakeup accesses
system.switch_cpus1.iq.vec_inst_queue_writes    580881378                       # Number of vector instruction queue writes
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus1.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.walker.walks                0                       # Table walker walks requested
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.memDep0.conflictingLoads     34254644                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores     21113039                       # Number of conflicting stores.
system.switch_cpus1.memDep0.insertedLoads    690563107                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores    504890754                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.misc_regfile_reads     5192131354                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes     291167382                       # number of misc regfile writes
system.switch_cpus1.numCycles              2548200146                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.rename.BlockCycles       38528617                       # Number of cycles rename is blocking
system.switch_cpus1.rename.CommittedMaps   3873062320                       # Number of HB maps that are committed
system.switch_cpus1.rename.IQFullEvents      28363274                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.IdleCycles       371324940                       # Number of cycles rename is idle
system.switch_cpus1.rename.LQFullEvents     113103710                       # Number of times rename has blocked due to LQ full
system.switch_cpus1.rename.ROBFullEvents        53117                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.RenameLookups   6912250675                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.RenamedInsts    3710757589                       # Number of instructions processed by rename
system.switch_cpus1.rename.RenamedOperands   4056046051                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RunCycles        602342769                       # Number of cycles rename is running
system.switch_cpus1.rename.SQFullEvents     209820798                       # Number of times rename has blocked due to SQ full
system.switch_cpus1.rename.SquashCycles       2618068                       # Number of cycles rename is squashing
system.switch_cpus1.rename.UnblockCycles    409668802                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.UndoneMaps       182983713                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.int_rename_lookups   3990314522                       # Number of integer rename lookups
system.switch_cpus1.rename.serializeStallCycles   1123716415                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.serializingInsts     34543378                       # count of serializing insts renamed
system.switch_cpus1.rename.skidInsts        437772984                       # count of insts added to the skid buffer
system.switch_cpus1.rename.tempSerializingInsts     25352137                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.vec_rename_lookups    643367713                       # Number of vector rename lookups
system.switch_cpus1.rob.rob_reads          6021492844                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes         7419755839                       # The number of ROB writes
system.switch_cpus1.timesIdled                      4                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.vec_regfile_reads       533026469                       # number of vector regfile reads
system.switch_cpus1.vec_regfile_writes      336004995                       # number of vector regfile writes
system.tol2bus.snoop_filter.hit_multi_requests          662                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     17421217                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          908                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     34842435                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            908                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            2581197                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      1584027                       # Transaction distribution
system.membus.trans_dist::CleanEvict          1021095                       # Transaction distribution
system.membus.trans_dist::ReadExReq             24091                       # Transaction distribution
system.membus.trans_dist::ReadExResp            24091                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       2581197                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls0.port      3907077                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls1.port      3908621                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      7815698                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                7815698                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls0.port    267897984                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls1.port    268334336                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total    536232320                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               536232320                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           2605288                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 2605288    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             2605288                       # Request fanout histogram
system.membus.reqLayer0.occupancy         10129717385                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               1.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy         10153702774                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               1.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy        24797984338                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              2.3                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.switch_cpus0.pwrStateResidencyTicks::OFF 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls0.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls0.bytes_read::.switch_cpus0.inst         3456                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus0.data     66989824                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus1.inst         2688                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus1.data     99707648                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::total         166703616                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_inst_read::.switch_cpus0.inst         3456                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::.switch_cpus1.inst         2688                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::total         6144                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_written::.writebacks    101194368                       # Number of bytes written to this memory
system.mem_ctrls0.bytes_written::total      101194368                       # Number of bytes written to this memory
system.mem_ctrls0.num_reads::.switch_cpus0.inst           27                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus0.data       523358                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus1.inst           21                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus1.data       778966                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::total            1302372                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_writes::.writebacks       790581                       # Number of write requests responded to by this memory
system.mem_ctrls0.num_writes::total            790581                       # Number of write requests responded to by this memory
system.mem_ctrls0.bw_read::.switch_cpus0.inst         3252                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus0.data     63043345                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus1.inst         2530                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus1.data     93833708                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::total            156882835                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::.switch_cpus0.inst         3252                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::.switch_cpus1.inst         2530                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::total            5782                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::.writebacks      95232843                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::total            95232843                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_total::.writebacks      95232843                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus0.inst         3252                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus0.data     63043345                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus1.inst         2530                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus1.data     93833708                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::total           252115678                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.avgPriority_.writebacks::samples   1581162.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus0.inst::samples        54.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus0.data::samples   1046312.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus1.inst::samples        42.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus1.data::samples   1557265.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls0.priorityMaxLatency     0.000200764624                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls0.numReadWriteTurnArounds        88316                       # Number of turnarounds from READ to WRITE
system.mem_ctrls0.numWriteReadTurnArounds        88316                       # Number of turnarounds from WRITE to READ
system.mem_ctrls0.numStayReadState            4941899                       # Number of times bus staying in READ state
system.mem_ctrls0.numStayWriteState           1494141                       # Number of times bus staying in WRITE state
system.mem_ctrls0.readReqs                    1302372                       # Number of read requests accepted
system.mem_ctrls0.writeReqs                    790581                       # Number of write requests accepted
system.mem_ctrls0.readBursts                  2604744                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls0.writeBursts                 1581162                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls0.servicedByWrQ                  1071                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls0.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls0.perBankRdBursts::0           168307                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::1           162883                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::2           157418                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::3           165751                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::4           154579                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::5           149992                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::6           168131                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::7           176361                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::8           175695                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::9           162091                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::10          152687                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::11          158614                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::12          166322                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::13          160966                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::14          167289                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::15          156587                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::0           102816                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::1            98044                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::2            95926                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::3           101426                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::4            93760                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::5            90454                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::6           102222                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::7           107040                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::8           109958                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::9            99538                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::10           89456                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::11           93110                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::12           98368                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::13           95671                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::14          105972                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::15           97372                       # Per bank write bursts
system.mem_ctrls0.avgRdQLen                      2.04                       # Average read queue length when enqueuing
system.mem_ctrls0.avgWrQLen                     25.13                       # Average write queue length when enqueuing
system.mem_ctrls0.totQLat                 66811314731                       # Total ticks spent queuing
system.mem_ctrls0.totBusLat               13018365000                       # Total ticks spent in databus transfers
system.mem_ctrls0.totMemAccLat           115630183481                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls0.avgQLat                    25660.41                       # Average queueing delay per DRAM burst
system.mem_ctrls0.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls0.avgMemAccLat               44410.41                       # Average memory access latency per DRAM burst
system.mem_ctrls0.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls0.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls0.readRowHits                 1307290                       # Number of row buffer hits during reads
system.mem_ctrls0.writeRowHits                 718213                       # Number of row buffer hits during writes
system.mem_ctrls0.readRowHitRate                50.21                       # Row buffer hit rate for reads
system.mem_ctrls0.writeRowHitRate               45.42                       # Row buffer hit rate for writes
system.mem_ctrls0.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::6              2604744                       # Read request sizes (log2)
system.mem_ctrls0.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::6             1581162                       # Write request sizes (log2)
system.mem_ctrls0.rdQLenPdf::0                1265884                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::1                1269663                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::2                  35849                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::3                  32031                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::4                    123                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::5                    113                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::6                      5                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::7                      5                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::15                 77846                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::16                 78486                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::17                 88005                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::18                 88290                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::19                 88774                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::20                 88695                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::21                 88744                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::22                 88758                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::23                 88726                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::24                 88699                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::25                 88720                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::26                 88864                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::27                 89664                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::28                 91999                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::29                 91063                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::30                 88416                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::31                 88347                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::32                 88330                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::33                   683                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::34                    34                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::35                     2                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::36                     2                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.bytesPerActivate::samples      2159301                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::mean   124.034272                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::gmean   122.006632                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::stdev    20.623839                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::0-127       164794      7.63%      7.63% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::128-255      1980525     91.72%     99.35% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::256-383        13716      0.64%     99.99% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::384-511          168      0.01%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::512-639           42      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::640-767           22      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::768-895           11      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::896-1023           10      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::1024-1151           13      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::total      2159301                       # Bytes accessed per row activation
system.mem_ctrls0.rdPerTurnAround::samples        88316                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::mean     29.481147                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::gmean    27.953511                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::stdev     9.480476                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::4-7             41      0.05%      0.05% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::8-11           576      0.65%      0.70% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::12-15         2864      3.24%      3.94% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::16-19         7464      8.45%     12.39% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::20-23        12150     13.76%     26.15% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::24-27        15083     17.08%     43.23% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::28-31        15079     17.07%     60.30% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::32-35        12424     14.07%     74.37% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::36-39         8939     10.12%     84.49% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::40-43         6037      6.84%     91.33% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::44-47         3627      4.11%     95.43% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::48-51         1966      2.23%     97.66% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::52-55         1068      1.21%     98.87% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::56-59          537      0.61%     99.48% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::60-63          257      0.29%     99.77% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::64-67          122      0.14%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::68-71           51      0.06%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::72-75           17      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::76-79            7      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::80-83            2      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::84-87            5      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::total        88316                       # Reads before turning the bus around for writes
system.mem_ctrls0.wrPerTurnAround::samples        88316                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::mean     17.903132                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::gmean    17.882841                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::stdev     0.848551                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::16            9843     11.15%     11.15% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::17             491      0.56%     11.70% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::18           72109     81.65%     93.35% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::19             596      0.67%     94.02% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::20            5025      5.69%     99.71% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::21              50      0.06%     99.77% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::22             192      0.22%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::23               2      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::24               8      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::total        88316                       # Writes before turning the bus around for reads
system.mem_ctrls0.bytesReadDRAM             166635072                       # Total number of bytes read from DRAM
system.mem_ctrls0.bytesReadWrQ                  68544                       # Total number of bytes read from write queue
system.mem_ctrls0.bytesWritten              101192512                       # Total number of bytes written to DRAM
system.mem_ctrls0.bytesReadSys              166703616                       # Total read bytes from the system interface side
system.mem_ctrls0.bytesWrittenSys           101194368                       # Total written bytes from the system interface side
system.mem_ctrls0.avgRdBW                      156.82                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBW                       95.23                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls0.avgRdBWSys                   156.88                       # Average system read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBWSys                    95.23                       # Average system write bandwidth in MiByte/s
system.mem_ctrls0.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls0.busUtil                        1.97                       # Data bus utilization in percentage
system.mem_ctrls0.busUtilRead                    1.23                       # Data bus utilization in percentage for reads
system.mem_ctrls0.busUtilWrite                   0.74                       # Data bus utilization in percentage for writes
system.mem_ctrls0.totGap                 1062599377482                       # Total gap between requests
system.mem_ctrls0.avgGap                    507703.41                       # Average gap between requests
system.mem_ctrls0.masterReadBytes::.switch_cpus0.inst         3456                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus0.data     66963968                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus1.inst         2688                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus1.data     99664960                       # Per-master bytes read from memory
system.mem_ctrls0.masterWriteBytes::.writebacks    101192512                       # Per-master bytes write to memory
system.mem_ctrls0.masterReadRate::.switch_cpus0.inst 3252.401423574116                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus0.data 63019011.820420011878                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus1.inst 2529.645551668757                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus1.data 93793535.238558262587                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterWriteRate::.writebacks 95231096.667778015137                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls0.masterReadAccesses::.switch_cpus0.inst           54                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus0.data      1046716                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus1.inst           42                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus1.data      1557932                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterWriteAccesses::.writebacks      1581162                       # Per-master write serviced memory accesses
system.mem_ctrls0.masterReadTotalLat::.switch_cpus0.inst      2402720                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus0.data  46262323154                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus1.inst      1836906                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus1.data  69363620701                       # Per-master read total memory access latency
system.mem_ctrls0.masterWriteTotalLat::.writebacks 24597702172141                       # Per-master write total memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus0.inst     44494.81                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus0.data     44197.59                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus1.inst     43735.86                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus1.data     44522.88                       # Per-master read average memory access latency
system.mem_ctrls0.masterWriteAvgLat::.writebacks  15556724.85                       # Per-master write average memory access latency
system.mem_ctrls0.pageHitRate                   48.40                       # Row buffer hit rate, read and write combined
system.mem_ctrls0.rank1.actEnergy          7700382900                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.rank1.preEnergy          4092842985                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.rank1.readEnergy         9283792140                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.rank1.writeEnergy        4120902900                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.rank1.refreshEnergy    83880535440.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.rank1.actBackEnergy    387621894840                       # Energy for active background per rank (pJ)
system.mem_ctrls0.rank1.preBackEnergy     81619741440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.rank1.totalEnergy      578320092645                       # Total energy per rank (pJ)
system.mem_ctrls0.rank1.averagePower       544.250316                       # Core power per rank (mW)
system.mem_ctrls0.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.rank1.memoryStateTime::IDLE 208662828610                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::REF  35482460000                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::ACT 818454172499                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls0.rank0.actEnergy          7717040520                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.rank0.preEnergy          4101704310                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.rank0.readEnergy         9306433080                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.rank0.writeEnergy        4132611360                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.rank0.refreshEnergy    83880535440.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.rank0.actBackEnergy    386485828410                       # Energy for active background per rank (pJ)
system.mem_ctrls0.rank0.preBackEnergy     82576432320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.rank0.totalEnergy      578200585440                       # Total energy per rank (pJ)
system.mem_ctrls0.rank0.averagePower       544.137849                       # Core power per rank (mW)
system.mem_ctrls0.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.rank0.memoryStateTime::IDLE 211154419726                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::REF  35482460000                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::ACT 815962581383                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls1.bytes_read::.switch_cpus0.inst         2816                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus0.data     66943104                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus1.inst         2816                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus1.data     99824512                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::total         166773248                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_inst_read::.switch_cpus0.inst         2816                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::.switch_cpus1.inst         2816                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::total         5632                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_written::.writebacks    101561088                       # Number of bytes written to this memory
system.mem_ctrls1.bytes_written::total      101561088                       # Number of bytes written to this memory
system.mem_ctrls1.num_reads::.switch_cpus0.inst           22                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus0.data       522993                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus1.inst           22                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus1.data       779879                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::total            1302916                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_writes::.writebacks       793446                       # Number of write requests responded to by this memory
system.mem_ctrls1.num_writes::total            793446                       # Number of write requests responded to by this memory
system.mem_ctrls1.bw_read::.switch_cpus0.inst         2650                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus0.data     62999377                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus1.inst         2650                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus1.data     93943688                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::total            156948365                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::.switch_cpus0.inst         2650                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::.switch_cpus1.inst         2650                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::total            5300                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::.writebacks      95577959                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::total            95577959                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_total::.writebacks      95577959                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus0.inst         2650                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus0.data     62999377                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus1.inst         2650                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus1.data     93943688                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::total           252526324                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.avgPriority_.writebacks::samples   1586892.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus0.inst::samples        44.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus0.data::samples   1045608.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus1.inst::samples        44.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus1.data::samples   1559108.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls1.priorityMaxLatency     0.000200431020                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls1.numReadWriteTurnArounds        88628                       # Number of turnarounds from READ to WRITE
system.mem_ctrls1.numWriteReadTurnArounds        88628                       # Number of turnarounds from WRITE to READ
system.mem_ctrls1.numStayReadState            4946462                       # Number of times bus staying in READ state
system.mem_ctrls1.numStayWriteState           1499566                       # Number of times bus staying in WRITE state
system.mem_ctrls1.readReqs                    1302916                       # Number of read requests accepted
system.mem_ctrls1.writeReqs                    793446                       # Number of write requests accepted
system.mem_ctrls1.readBursts                  2605832                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls1.writeBursts                 1586892                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls1.servicedByWrQ                  1028                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls1.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls1.perBankRdBursts::0           168739                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::1           163402                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::2           157083                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::3           166787                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::4           153138                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::5           150317                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::6           168807                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::7           175786                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::8           176123                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::9           161480                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::10          154435                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::11          158270                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::12          165845                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::13          161377                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::14          167329                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::15          155886                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::0           103502                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::1           100636                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::2            96602                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::3           102838                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::4            92488                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::5            90138                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::6           103262                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::7           106241                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::8           110774                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::9            97764                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::10           90706                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::11           92312                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::12           99158                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::13           96434                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::14          106392                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::15           97620                       # Per bank write bursts
system.mem_ctrls1.avgRdQLen                      2.04                       # Average read queue length when enqueuing
system.mem_ctrls1.avgWrQLen                     25.13                       # Average write queue length when enqueuing
system.mem_ctrls1.totQLat                 66814915922                       # Total ticks spent queuing
system.mem_ctrls1.totBusLat               13024020000                       # Total ticks spent in databus transfers
system.mem_ctrls1.totMemAccLat           115654990922                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls1.avgQLat                    25650.65                       # Average queueing delay per DRAM burst
system.mem_ctrls1.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls1.avgMemAccLat               44400.65                       # Average memory access latency per DRAM burst
system.mem_ctrls1.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls1.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls1.readRowHits                 1308005                       # Number of row buffer hits during reads
system.mem_ctrls1.writeRowHits                 720926                       # Number of row buffer hits during writes
system.mem_ctrls1.readRowHitRate                50.22                       # Row buffer hit rate for reads
system.mem_ctrls1.writeRowHitRate               45.43                       # Row buffer hit rate for writes
system.mem_ctrls1.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::6              2605832                       # Read request sizes (log2)
system.mem_ctrls1.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::6             1586892                       # Write request sizes (log2)
system.mem_ctrls1.rdQLenPdf::0                1266565                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::1                1270370                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::2                  35733                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::3                  31904                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::4                    120                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::5                    104                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::6                      4                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::7                      4                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::15                 78121                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::16                 78773                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::17                 88333                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::18                 88572                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::19                 89003                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::20                 88981                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::21                 89015                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::22                 88992                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::23                 88996                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::24                 88976                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::25                 89032                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::26                 89235                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::27                 90109                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::28                 92516                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::29                 91469                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::30                 88714                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::31                 88649                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::32                 88636                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::33                   712                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::34                    43                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.bytesPerActivate::samples      2162738                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::mean   124.040308                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::gmean   122.005576                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::stdev    20.775270                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::0-127       165214      7.64%      7.64% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::128-255      1983468     91.71%     99.35% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::256-383        13754      0.64%     99.99% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::384-511          215      0.01%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::512-639           17      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::640-767           21      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::768-895            6      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::896-1023           14      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::1024-1151           29      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::total      2162738                       # Bytes accessed per row activation
system.mem_ctrls1.rdPerTurnAround::samples        88628                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::mean     29.390012                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::gmean    27.872855                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::stdev     9.465620                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::4-7             41      0.05%      0.05% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::8-11           535      0.60%      0.65% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::12-15         2927      3.30%      3.95% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::16-19         7443      8.40%     12.35% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::20-23        12564     14.18%     26.53% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::24-27        15329     17.30%     43.82% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::28-31        15096     17.03%     60.86% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::32-35        12413     14.01%     74.86% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::36-39         8903     10.05%     84.91% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::40-43         5776      6.52%     91.42% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::44-47         3529      3.98%     95.41% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::48-51         1984      2.24%     97.64% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::52-55         1076      1.21%     98.86% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::56-59          530      0.60%     99.46% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::60-63          263      0.30%     99.75% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::64-67          125      0.14%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::68-71           54      0.06%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::72-75           26      0.03%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::76-79            7      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::80-83            4      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::84-87            3      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::total        88628                       # Reads before turning the bus around for writes
system.mem_ctrls1.wrPerTurnAround::samples        88628                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::mean     17.904804                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::gmean    17.884531                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::stdev     0.847839                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::16            9860     11.13%     11.13% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::17             510      0.58%     11.70% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::18           72254     81.53%     93.23% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::19             615      0.69%     93.92% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::20            5175      5.84%     99.76% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::21              35      0.04%     99.80% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::22             174      0.20%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::23               3      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::24               2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::total        88628                       # Writes before turning the bus around for reads
system.mem_ctrls1.bytesReadDRAM             166707456                       # Total number of bytes read from DRAM
system.mem_ctrls1.bytesReadWrQ                  65792                       # Total number of bytes read from write queue
system.mem_ctrls1.bytesWritten              101559488                       # Total number of bytes written to DRAM
system.mem_ctrls1.bytesReadSys              166773248                       # Total read bytes from the system interface side
system.mem_ctrls1.bytesWrittenSys           101561088                       # Total written bytes from the system interface side
system.mem_ctrls1.avgRdBW                      156.89                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBW                       95.58                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls1.avgRdBWSys                   156.95                       # Average system read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBWSys                    95.58                       # Average system write bandwidth in MiByte/s
system.mem_ctrls1.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls1.busUtil                        1.97                       # Data bus utilization in percentage
system.mem_ctrls1.busUtilRead                    1.23                       # Data bus utilization in percentage for reads
system.mem_ctrls1.busUtilWrite                   0.75                       # Data bus utilization in percentage for writes
system.mem_ctrls1.totGap                 1062598807026                       # Total gap between requests
system.mem_ctrls1.avgGap                    506877.54                       # Average gap between requests
system.mem_ctrls1.masterReadBytes::.switch_cpus0.inst         2816                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus0.data     66918912                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus1.inst         2816                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus1.data     99782912                       # Per-master bytes read from memory
system.mem_ctrls1.masterWriteBytes::.writebacks    101559488                       # Per-master bytes write to memory
system.mem_ctrls1.masterReadRate::.switch_cpus0.inst 2650.104863652984                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus0.data 62976610.142601564527                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus1.inst 2650.104863652984                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus1.data 93904538.494551718235                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterWriteRate::.writebacks 95576453.515236794949                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls1.masterReadAccesses::.switch_cpus0.inst           44                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus0.data      1045986                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus1.inst           44                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus1.data      1559758                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterWriteAccesses::.writebacks      1586892                       # Per-master write serviced memory accesses
system.mem_ctrls1.masterReadTotalLat::.switch_cpus0.inst      1640738                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus0.data  46237811588                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus1.inst      2101784                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus1.data  69413436812                       # Per-master read total memory access latency
system.mem_ctrls1.masterWriteTotalLat::.writebacks 24606486190635                       # Per-master write total memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus0.inst     37289.50                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus0.data     44205.00                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus1.inst     47767.82                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus1.data     44502.70                       # Per-master read average memory access latency
system.mem_ctrls1.masterWriteAvgLat::.writebacks  15506087.49                       # Per-master write average memory access latency
system.mem_ctrls1.pageHitRate                   48.40                       # Row buffer hit rate, read and write combined
system.mem_ctrls1.rank1.actEnergy          7709957640                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.rank1.preEnergy          4097935875                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.rank1.readEnergy         9287319300                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.rank1.writeEnergy        4129855200                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.rank1.refreshEnergy    83880535440.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.rank1.actBackEnergy    386798010570                       # Energy for active background per rank (pJ)
system.mem_ctrls1.rank1.preBackEnergy     82313524320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.rank1.totalEnergy      578217138345                       # Total energy per rank (pJ)
system.mem_ctrls1.rank1.averagePower       544.153427                       # Core power per rank (mW)
system.mem_ctrls1.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.rank1.memoryStateTime::IDLE 210467879001                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::REF  35482460000                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::ACT 816649122108                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.rank0.actEnergy          7732005960                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.rank0.preEnergy          4109654835                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.rank0.readEnergy         9310981260                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.rank0.writeEnergy        4153590540                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.rank0.refreshEnergy    83880535440.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.rank0.actBackEnergy    386759592000                       # Energy for active background per rank (pJ)
system.mem_ctrls1.rank0.preBackEnergy     82345893120                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.rank0.totalEnergy      578292253155                       # Total energy per rank (pJ)
system.mem_ctrls1.rank0.averagePower       544.224117                       # Core power per rank (mW)
system.mem_ctrls1.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.rank0.memoryStateTime::IDLE 210553149285                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::REF  35482460000                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::ACT 816563851824                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu0.numPwrStateTransitions                  2                       # Number of power state transitions
system.cpu0.pwrStateResidencyTicks::ON   937400538891                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::OFF  1062599461109                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst   2000204420                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::.switch_cpus0.inst    379607771                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total      2379812191                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst   2000204420                       # number of overall hits
system.cpu0.icache.overall_hits::.switch_cpus0.inst    379607771                       # number of overall hits
system.cpu0.icache.overall_hits::total     2379812191                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst          874                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::.switch_cpus0.inst           71                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total           945                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst          874                       # number of overall misses
system.cpu0.icache.overall_misses::.switch_cpus0.inst           71                       # number of overall misses
system.cpu0.icache.overall_misses::total          945                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.switch_cpus0.inst      6298785                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      6298785                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.switch_cpus0.inst      6298785                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      6298785                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst   2000205294                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::.switch_cpus0.inst    379607842                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total   2379813136                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst   2000205294                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::.switch_cpus0.inst    379607842                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total   2379813136                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.000000                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::.switch_cpus0.inst     0.000000                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000000                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.000000                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::.switch_cpus0.inst     0.000000                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000000                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.switch_cpus0.inst 88715.281690                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total  6665.380952                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.switch_cpus0.inst 88715.281690                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total  6665.380952                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs          167                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                2                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    83.500000                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks          299                       # number of writebacks
system.cpu0.icache.writebacks::total              299                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.switch_cpus0.inst           22                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total           22                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.switch_cpus0.inst           22                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total           22                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.switch_cpus0.inst           49                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           49                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.switch_cpus0.inst           49                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           49                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.switch_cpus0.inst      4626198                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      4626198                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.switch_cpus0.inst      4626198                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      4626198                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.switch_cpus0.inst     0.000000                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.switch_cpus0.inst     0.000000                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.switch_cpus0.inst 94412.204082                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 94412.204082                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.switch_cpus0.inst 94412.204082                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 94412.204082                       # average overall mshr miss latency
system.cpu0.icache.replacements                   299                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst   2000204420                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::.switch_cpus0.inst    379607771                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total     2379812191                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst          874                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::.switch_cpus0.inst           71                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total          945                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.switch_cpus0.inst      6298785                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      6298785                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst   2000205294                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::.switch_cpus0.inst    379607842                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total   2379813136                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::.switch_cpus0.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000000                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.switch_cpus0.inst 88715.281690                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total  6665.380952                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.switch_cpus0.inst           22                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total           22                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.switch_cpus0.inst           49                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           49                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.switch_cpus0.inst      4626198                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      4626198                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.switch_cpus0.inst     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus0.inst 94412.204082                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 94412.204082                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse          623.968750                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs         2379813114                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs              923                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs         2578345.735645                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst   598.022794                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_blocks::.switch_cpus0.inst    25.945956                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.958370                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::.switch_cpus0.inst     0.041580                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999950                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          624                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4          624                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses      92812713227                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses     92812713227                       # Number of data accesses
system.cpu0.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu0.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    674389410                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::.switch_cpus0.data   1006044112                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total      1680433522                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    674389410                       # number of overall hits
system.cpu0.dcache.overall_hits::.switch_cpus0.data   1006044112                       # number of overall hits
system.cpu0.dcache.overall_hits::total     1680433522                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data      4691898                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::.switch_cpus0.data     20426620                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      25118518                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data      4691898                       # number of overall misses
system.cpu0.dcache.overall_misses::.switch_cpus0.data     20426620                       # number of overall misses
system.cpu0.dcache.overall_misses::total     25118518                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.switch_cpus0.data 586000209104                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 586000209104                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.switch_cpus0.data 586000209104                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 586000209104                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    679081308                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::.switch_cpus0.data   1026470732                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total   1705552040                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    679081308                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::.switch_cpus0.data   1026470732                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total   1705552040                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.006909                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::.switch_cpus0.data     0.019900                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.014728                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.006909                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::.switch_cpus0.data     0.019900                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.014728                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.switch_cpus0.data 28688.065334                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 23329.410163                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.switch_cpus0.data 28688.065334                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 23329.410163                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs        26940                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets         1855                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs              302                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets             22                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    89.205298                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    84.318182                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks      4692795                       # number of writebacks
system.cpu0.dcache.writebacks::total          4692795                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.switch_cpus0.data     14116394                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     14116394                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.switch_cpus0.data     14116394                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     14116394                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.switch_cpus0.data      6310226                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total      6310226                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.switch_cpus0.data      6310226                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total      6310226                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.switch_cpus0.data 154801688607                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 154801688607                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.switch_cpus0.data 154801688607                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 154801688607                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.switch_cpus0.data     0.006147                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.003700                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.switch_cpus0.data     0.006147                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.003700                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.switch_cpus0.data 24531.877084                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 24531.877084                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.switch_cpus0.data 24531.877084                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 24531.877084                       # average overall mshr miss latency
system.cpu0.dcache.replacements              11002092                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    384346165                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::.switch_cpus0.data    603644725                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      987990890                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data      3939738                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::.switch_cpus0.data     20417235                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     24356973                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.switch_cpus0.data 585601716888                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 585601716888                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    388285903                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::.switch_cpus0.data    624061960                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total   1012347863                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.010146                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::.switch_cpus0.data     0.032717                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.024060                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.switch_cpus0.data 28681.734666                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 24042.466890                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.switch_cpus0.data     14109058                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total     14109058                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.switch_cpus0.data      6308177                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total      6308177                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.switch_cpus0.data 154722772608                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 154722772608                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.switch_cpus0.data     0.010108                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.006231                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus0.data 24527.335331                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 24527.335331                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data    290043245                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::.switch_cpus0.data    402399387                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total     692442632                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data       752160                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::.switch_cpus0.data         9385                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total       761545                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.switch_cpus0.data    398492216                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total    398492216                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data    290795405                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::.switch_cpus0.data    402408772                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total    693204177                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.002587                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::.switch_cpus0.data     0.000023                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.001099                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.switch_cpus0.data 42460.545125                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total   523.268114                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.switch_cpus0.data         7336                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total         7336                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.switch_cpus0.data         2049                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total         2049                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.switch_cpus0.data     78915999                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total     78915999                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.switch_cpus0.data     0.000005                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus0.data 38514.396779                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 38514.396779                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data     22685142                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::.switch_cpus0.data     36025085                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total     58710227                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data           99                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::.switch_cpus0.data          362                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total          461                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.switch_cpus0.data      4851378                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total      4851378                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data     22685241                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::.switch_cpus0.data     36025447                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total     58710688                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.000004                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::.switch_cpus0.data     0.000010                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.000008                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus0.data 13401.596685                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 10523.596529                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.switch_cpus0.data          236                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total          236                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.switch_cpus0.data          126                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total          126                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus0.data      1302291                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      1302291                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus0.data     0.000003                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.000002                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus0.data 10335.642857                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 10335.642857                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data     22685241                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::.switch_cpus0.data     36025113                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total     58710354                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data     22685241                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::.switch_cpus0.data     36025113                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total     58710354                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse          255.999312                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs         1808856451                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         11002348                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs           164.406402                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle             1668                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data   147.887901                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_blocks::.switch_cpus0.data   108.111411                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.577687                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::.switch_cpus0.data     0.422310                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999997                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           56                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1          118                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2           16                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3            6                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::4           60                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses      58346140972                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses     58346140972                       # Number of data accesses
system.cpu1.numPwrStateTransitions                  2                       # Number of power state transitions
system.cpu1.pwrStateResidencyTicks::ON   937400538891                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::OFF  1062599461109                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst   1939551429                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::.switch_cpus1.inst    496225272                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total      2435776701                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst   1939551429                       # number of overall hits
system.cpu1.icache.overall_hits::.switch_cpus1.inst    496225272                       # number of overall hits
system.cpu1.icache.overall_hits::total     2435776701                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst          862                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::.switch_cpus1.inst           61                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total           923                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst          862                       # number of overall misses
system.cpu1.icache.overall_misses::.switch_cpus1.inst           61                       # number of overall misses
system.cpu1.icache.overall_misses::total          923                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.switch_cpus1.inst      5586132                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      5586132                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.switch_cpus1.inst      5586132                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      5586132                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst   1939552291                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::.switch_cpus1.inst    496225333                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total   2435777624                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst   1939552291                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::.switch_cpus1.inst    496225333                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total   2435777624                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.000000                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::.switch_cpus1.inst     0.000000                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000000                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.000000                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::.switch_cpus1.inst     0.000000                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000000                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.switch_cpus1.inst 91575.934426                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total  6052.147346                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.switch_cpus1.inst 91575.934426                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total  6052.147346                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          231                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                4                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    57.750000                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks          282                       # number of writebacks
system.cpu1.icache.writebacks::total              282                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.switch_cpus1.inst           17                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total           17                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.switch_cpus1.inst           17                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total           17                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.switch_cpus1.inst           44                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           44                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.switch_cpus1.inst           44                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           44                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.switch_cpus1.inst      4264659                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      4264659                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.switch_cpus1.inst      4264659                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      4264659                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.switch_cpus1.inst     0.000000                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.switch_cpus1.inst     0.000000                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.switch_cpus1.inst 96924.068182                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 96924.068182                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.switch_cpus1.inst 96924.068182                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 96924.068182                       # average overall mshr miss latency
system.cpu1.icache.replacements                   282                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst   1939551429                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::.switch_cpus1.inst    496225272                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total     2435776701                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst          862                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::.switch_cpus1.inst           61                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total          923                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.switch_cpus1.inst      5586132                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      5586132                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst   1939552291                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::.switch_cpus1.inst    496225333                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total   2435777624                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::.switch_cpus1.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000000                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.switch_cpus1.inst 91575.934426                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total  6052.147346                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.switch_cpus1.inst           17                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total           17                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.switch_cpus1.inst           44                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           44                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.switch_cpus1.inst      4264659                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      4264659                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.switch_cpus1.inst     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus1.inst 96924.068182                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 96924.068182                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse          623.927144                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs         2435777607                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs              906                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs         2688496.254967                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst   601.005474                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_blocks::.switch_cpus1.inst    22.921670                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.963150                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::.switch_cpus1.inst     0.036733                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999883                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          624                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4          624                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses      94995328242                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses     94995328242                       # Number of data accesses
system.cpu1.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu1.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data    696374886                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::.switch_cpus1.data   1026744937                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total      1723119823                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data    696374886                       # number of overall hits
system.cpu1.dcache.overall_hits::.switch_cpus1.data   1026744937                       # number of overall hits
system.cpu1.dcache.overall_hits::total     1723119823                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      7064489                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::.switch_cpus1.data     39427102                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total      46491591                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      7064489                       # number of overall misses
system.cpu1.dcache.overall_misses::.switch_cpus1.data     39427102                       # number of overall misses
system.cpu1.dcache.overall_misses::total     46491591                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.switch_cpus1.data 1165829126773                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 1165829126773                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.switch_cpus1.data 1165829126773                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 1165829126773                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data    703439375                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::.switch_cpus1.data   1066172039                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total   1769611414                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data    703439375                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::.switch_cpus1.data   1066172039                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total   1769611414                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.010043                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::.switch_cpus1.data     0.036980                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.026272                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.010043                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::.switch_cpus1.data     0.036980                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.026272                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.switch_cpus1.data 29569.232016                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 25076.128859                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.switch_cpus1.data 29569.232016                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 25076.128859                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs        54014                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets         3320                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs             1854                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets             31                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    29.133765                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets   107.096774                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks     10323834                       # number of writebacks
system.cpu1.dcache.writebacks::total         10323834                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.switch_cpus1.data     28316455                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total     28316455                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.switch_cpus1.data     28316455                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total     28316455                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.switch_cpus1.data     11110647                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total     11110647                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.switch_cpus1.data     11110647                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total     11110647                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.switch_cpus1.data 250497479876                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 250497479876                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.switch_cpus1.data 250497479876                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 250497479876                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.switch_cpus1.data     0.010421                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.006279                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.switch_cpus1.data     0.010421                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.006279                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.switch_cpus1.data 22545.714923                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 22545.714923                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.switch_cpus1.data 22545.714923                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 22545.714923                       # average overall mshr miss latency
system.cpu1.dcache.replacements              18175102                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data    399402774                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::.switch_cpus1.data    556006040                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total      955408814                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      6617204                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::.switch_cpus1.data     39246360                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total     45863564                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.switch_cpus1.data 1152226297953                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 1152226297953                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data    406019978                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::.switch_cpus1.data    595252400                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total   1001272378                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.016298                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::.switch_cpus1.data     0.065932                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.045805                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.switch_cpus1.data 29358.806726                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 25122.912340                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.switch_cpus1.data     28194631                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total     28194631                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.switch_cpus1.data     11051729                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total     11051729                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.switch_cpus1.data 247851626553                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total 247851626553                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.switch_cpus1.data     0.018566                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.011038                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus1.data 22426.502365                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 22426.502365                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data    296972112                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::.switch_cpus1.data    470738897                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total     767711009                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data       447285                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::.switch_cpus1.data       180742                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       628027                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.switch_cpus1.data  13602828820                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total  13602828820                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data    297419397                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::.switch_cpus1.data    470919639                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total    768339036                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.001504                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::.switch_cpus1.data     0.000384                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000817                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.switch_cpus1.data 75261.028538                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 21659.624220                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.switch_cpus1.data       121824                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       121824                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.switch_cpus1.data        58918                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total        58918                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.switch_cpus1.data   2645853323                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total   2645853323                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.switch_cpus1.data     0.000125                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000077                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus1.data 44907.385230                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 44907.385230                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data     15530544                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::.switch_cpus1.data     25261594                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total     40792138                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data           96                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::.switch_cpus1.data          295                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          391                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.switch_cpus1.data      4438131                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      4438131                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data     15530640                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::.switch_cpus1.data     25261889                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total     40792529                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.000006                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::.switch_cpus1.data     0.000012                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.000010                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus1.data 15044.511864                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 11350.718670                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.switch_cpus1.data          169                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          169                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.switch_cpus1.data          126                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total          126                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus1.data      1317720                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total      1317720                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus1.data     0.000005                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus1.data 10458.095238                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 10458.095238                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data     15530640                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::.switch_cpus1.data     25261641                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total     40792281                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data     15530640                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::.switch_cpus1.data     25261641                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total     40792281                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse          255.999319                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs         1822879600                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs         18175358                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs           100.294013                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle             1668                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data   138.625639                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_blocks::.switch_cpus1.data   117.373681                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.541506                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::.switch_cpus1.data     0.458491                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.999997                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0          116                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           88                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2           11                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4           38                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses      59256454526                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses     59256454526                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus0.data      5264000                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus1.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus1.data      9551928                       # number of demand (read+write) hits
system.l2.demand_hits::total                 14815929                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus0.data      5264000                       # number of overall hits
system.l2.overall_hits::.switch_cpus1.inst            1                       # number of overall hits
system.l2.overall_hits::.switch_cpus1.data      9551928                       # number of overall hits
system.l2.overall_hits::total                14815929                       # number of overall hits
system.l2.demand_misses::.switch_cpus0.inst           49                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus0.data      1046352                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus1.inst           43                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus1.data      1558845                       # number of demand (read+write) misses
system.l2.demand_misses::total                2605289                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus0.inst           49                       # number of overall misses
system.l2.overall_misses::.switch_cpus0.data      1046352                       # number of overall misses
system.l2.overall_misses::.switch_cpus1.inst           43                       # number of overall misses
system.l2.overall_misses::.switch_cpus1.data      1558845                       # number of overall misses
system.l2.overall_misses::total               2605289                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus0.inst      4563648                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus0.data 100044294792                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus1.inst      4200024                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus1.data 150222355569                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     250275414033                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus0.inst      4563648                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus0.data 100044294792                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus1.inst      4200024                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus1.data 150222355569                       # number of overall miss cycles
system.l2.overall_miss_latency::total    250275414033                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus0.inst           49                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus0.data      6310352                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus1.inst           44                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus1.data     11110773                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             17421218                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus0.inst           49                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus0.data      6310352                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus1.inst           44                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus1.data     11110773                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            17421218                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus0.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus0.data     0.165815                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus1.inst     0.977273                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus1.data     0.140300                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.149547                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus0.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus0.data     0.165815                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus1.inst     0.977273                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus1.data     0.140300                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.149547                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus0.inst 93135.673469                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus0.data 95612.465778                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus1.inst 97674.976744                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus1.data 96367.730960                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 96064.357556                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus0.inst 93135.673469                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus0.data 95612.465778                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus1.inst 97674.976744                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus1.data 96367.730960                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 96064.357556                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks             1584027                       # number of writebacks
system.l2.writebacks::total                   1584027                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus0.inst           49                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus0.data      1046352                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus1.inst           43                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus1.data      1558845                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           2605289                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus0.inst           49                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus0.data      1046352                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus1.inst           43                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus1.data      1558845                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          2605289                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus0.inst      4143496                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus0.data  91095136959                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus1.inst      3834217                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus1.data 136893727718                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 227996842390                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus0.inst      4143496                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus0.data  91095136959                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus1.inst      3834217                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus1.data 136893727718                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 227996842390                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus0.data     0.165815                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus1.inst     0.977273                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus1.data     0.140300                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.149547                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus0.data     0.165815                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus1.inst     0.977273                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus1.data     0.140300                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.149547                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus0.inst 84561.142857                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus0.data 87059.743718                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus1.inst 89167.837209                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus1.data 87817.408221                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 87513.071444                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus0.inst 84561.142857                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus0.data 87059.743718                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus1.inst 89167.837209                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus1.data 87817.408221                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 87513.071444                       # average overall mshr miss latency
system.l2.replacements                        2605599                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      8644842                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          8644842                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      8644842                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      8644842                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks           93                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               93                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks           93                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           93                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks          431                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total           431                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.switch_cpus0.data         1324                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.switch_cpus1.data        35565                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 36889                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus0.data          737                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.switch_cpus1.data        23354                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               24091                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus0.data     65063676                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.switch_cpus1.data   2253717366                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    2318781042                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus0.data         2061                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.switch_cpus1.data        58919                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             60980                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus0.data     0.357593                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.switch_cpus1.data     0.396375                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.395064                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus0.data 88281.785617                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.switch_cpus1.data 96502.413548                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 96250.925325                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus0.data          737                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.switch_cpus1.data        23354                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          24091                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus0.data     58763417                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus1.data   2054074748                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   2112838165                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus0.data     0.357593                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus1.data     0.396375                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.395064                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus0.data 79733.265943                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus1.data 87953.872913                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 87702.385331                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus1.inst            1                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                  1                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.switch_cpus0.inst           49                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus1.inst           43                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total               92                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus0.inst      4563648                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.switch_cpus1.inst      4200024                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total      8763672                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus0.inst           49                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus1.inst           44                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total             93                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus0.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus1.inst     0.977273                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.989247                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus0.inst 93135.673469                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus1.inst 97674.976744                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 95257.304348                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus0.inst           49                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.switch_cpus1.inst           43                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total           92                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus0.inst      4143496                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus1.inst      3834217                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total      7977713                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus0.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus1.inst     0.977273                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.989247                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus0.inst 84561.142857                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus1.inst 89167.837209                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 86714.271739                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus0.data      5262676                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.switch_cpus1.data      9516363                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          14779039                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus0.data      1045615                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus1.data      1535491                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         2581106                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus0.data  99979231116                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.switch_cpus1.data 147968638203                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 247947869319                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus0.data      6308291                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus1.data     11051854                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      17360145                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus0.data     0.165752                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus1.data     0.138935                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.148680                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus0.data 95617.632796                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus1.data 96365.682510                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 96062.644974                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus0.data      1045615                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.switch_cpus1.data      1535491                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      2581106                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus0.data  91036373542                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus1.data 134839652970                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 225876026512                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus0.data     0.165752                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus1.data     0.138935                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.148680                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.data 87064.907774                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.data 87815.332666                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 87511.332937                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                        32768                       # Cycle average of tags in use
system.l2.tags.total_refs                    45429905                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   2638367                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     17.218948                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       6.055037                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data     1027.596682                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data     1869.020832                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus0.inst     0.572867                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus0.data 12058.162127                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus1.inst     0.392879                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus1.data 17806.199577                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000185                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.031360                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.057038                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus0.inst     0.000017                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus0.data     0.367986                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus1.inst     0.000012                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus1.data     0.543402                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            1.000000                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           30                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          202                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         2176                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        18624                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        11736                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 560073967                       # Number of tag accesses
system.l2.tags.data_accesses                560073967                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.switch_cpus1.pwrStateResidencyTicks::OFF 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       417                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          17360237                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     10228869                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           93                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         9797854                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            60980                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           60980                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq            93                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     17360145                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side          147                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     18931054                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side          132                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side     33332319                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              52263652                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side        12544                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   1118256000                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side        11264                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side   2218187648                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             3336467456                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         2605599                       # Total snoops (count)
system.tol2bus.snoopTraffic                 202755456                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         20026817                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000078                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.008854                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               20025247     99.99%     99.99% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   1570      0.01%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           20026817                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        28949046975                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.7                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy       23169919113                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             2.2                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy             91740                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       13164776171                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            102581                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
