Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 79b27b1347234129a2af7ff775dc6c0b --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot fib_tb_behav xil_defaultlib.fib_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port default_value [C:/Users/oscar/Coding Projects/CSULB/CECS 361 FALL 2020/Lab Test 4/Lab Test 4.srcs/sources_1/new/fig_str.v:23]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port default_value [C:/Users/oscar/Coding Projects/CSULB/CECS 361 FALL 2020/Lab Test 4/Lab Test 4.srcs/sources_1/new/fig_str.v:22]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.fib_beh
Compiling module xil_defaultlib.dff
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.fig_str
Compiling module xil_defaultlib.fib_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot fib_tb_behav
