<stg><name>_hash</name>


<trans_list>

<trans id="229" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="251" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="252" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="254" from="4" to="6">
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="255" from="4" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="253" from="5" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="238" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="257" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="258" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="259" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="262" from="10" to="13">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="263" from="10" to="11">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="260" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="261" from="12" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %sha256hash_7_read_2 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %sha256hash_7_read)

]]></Node>
<StgValue><ssdm name="sha256hash_7_read_2"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %sha256hash_6_read_2 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %sha256hash_6_read)

]]></Node>
<StgValue><ssdm name="sha256hash_6_read_2"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %sha256hash_5_read_2 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %sha256hash_5_read)

]]></Node>
<StgValue><ssdm name="sha256hash_5_read_2"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %sha256hash_4_read_2 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %sha256hash_4_read)

]]></Node>
<StgValue><ssdm name="sha256hash_4_read_2"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %sha256hash_3_read_2 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %sha256hash_3_read)

]]></Node>
<StgValue><ssdm name="sha256hash_3_read_2"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %sha256hash_2_read71 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %sha256hash_2_read)

]]></Node>
<StgValue><ssdm name="sha256hash_2_read71"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %sha256hash_1_read_2 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %sha256hash_1_read)

]]></Node>
<StgValue><ssdm name="sha256hash_1_read_2"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %sha256hash_0_read_2 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %sha256hash_0_read)

]]></Node>
<StgValue><ssdm name="sha256hash_0_read_2"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="32" op_0_bw="64">
<![CDATA[
:8  %W = alloca [64 x i32], align 16

]]></Node>
<StgValue><ssdm name="W"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0">
<![CDATA[
:9  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="24" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
:8  %x_assign = phi i5 [ 0, %0 ], [ %i, %2 ]

]]></Node>
<StgValue><ssdm name="x_assign"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
:9  %tmp = icmp eq i5 %x_assign, -16

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="4" op_0_bw="5">
<![CDATA[
:3  %tmp_45 = trunc i5 %x_assign to i4

]]></Node>
<StgValue><ssdm name="tmp_45"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="6" op_0_bw="6" op_1_bw="4" op_2_bw="2">
<![CDATA[
:4  %tmp_i = call i6 @_ssdm_op_BitConcatenate.i6.i4.i2(i4 %tmp_45, i2 0)

]]></Node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="64" op_0_bw="6">
<![CDATA[
:5  %tmp_25 = zext i6 %tmp_i to i64

]]></Node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %sha256_buf_addr = getelementptr [64 x i8]* %sha256_buf, i64 0, i64 %tmp_25

]]></Node>
<StgValue><ssdm name="sha256_buf_addr"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="8" op_0_bw="6">
<![CDATA[
:7  %sha256_buf_load = load i8* %sha256_buf_addr, align 1

]]></Node>
<StgValue><ssdm name="sha256_buf_load"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:8  %sum_i = or i6 %tmp_i, 1

]]></Node>
<StgValue><ssdm name="sum_i"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="64" op_0_bw="6">
<![CDATA[
:9  %sum_i_cast = zext i6 %sum_i to i64

]]></Node>
<StgValue><ssdm name="sum_i_cast"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:10  %sha256_buf_addr_11 = getelementptr [64 x i8]* %sha256_buf, i64 0, i64 %sum_i_cast

]]></Node>
<StgValue><ssdm name="sha256_buf_addr_11"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="8" op_0_bw="6">
<![CDATA[
:11  %sha256_buf_load_1 = load i8* %sha256_buf_addr_11, align 1

]]></Node>
<StgValue><ssdm name="sha256_buf_load_1"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="64" op_0_bw="5">
<![CDATA[
:21  %tmp_26 = zext i5 %x_assign to i64

]]></Node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:39  %K_addr = getelementptr inbounds [64 x i32]* @K, i64 0, i64 %tmp_26

]]></Node>
<StgValue><ssdm name="K_addr"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="32" op_0_bw="6">
<![CDATA[
:40  %K_load = load i32* %K_addr, align 4

]]></Node>
<StgValue><ssdm name="K_load"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="38" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:11  %i = add i5 %x_assign, 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="39" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="8" op_0_bw="6">
<![CDATA[
:7  %sha256_buf_load = load i8* %sha256_buf_addr, align 1

]]></Node>
<StgValue><ssdm name="sha256_buf_load"/></StgValue>
</operation>

<operation id="40" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="8" op_0_bw="6">
<![CDATA[
:11  %sha256_buf_load_1 = load i8* %sha256_buf_addr_11, align 1

]]></Node>
<StgValue><ssdm name="sha256_buf_load_1"/></StgValue>
</operation>

<operation id="41" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:12  %sum2_i = or i6 %tmp_i, 2

]]></Node>
<StgValue><ssdm name="sum2_i"/></StgValue>
</operation>

<operation id="42" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="64" op_0_bw="6">
<![CDATA[
:13  %sum2_i_cast = zext i6 %sum2_i to i64

]]></Node>
<StgValue><ssdm name="sum2_i_cast"/></StgValue>
</operation>

<operation id="43" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:14  %sha256_buf_addr_12 = getelementptr [64 x i8]* %sha256_buf, i64 0, i64 %sum2_i_cast

]]></Node>
<StgValue><ssdm name="sha256_buf_addr_12"/></StgValue>
</operation>

<operation id="44" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="8" op_0_bw="6">
<![CDATA[
:15  %sha256_buf_load_2 = load i8* %sha256_buf_addr_12, align 1

]]></Node>
<StgValue><ssdm name="sha256_buf_load_2"/></StgValue>
</operation>

<operation id="45" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:16  %sum4_i = or i6 %tmp_i, 3

]]></Node>
<StgValue><ssdm name="sum4_i"/></StgValue>
</operation>

<operation id="46" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="64" op_0_bw="6">
<![CDATA[
:17  %sum4_i_cast = zext i6 %sum4_i to i64

]]></Node>
<StgValue><ssdm name="sum4_i_cast"/></StgValue>
</operation>

<operation id="47" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:18  %sha256_buf_addr_13 = getelementptr [64 x i8]* %sha256_buf, i64 0, i64 %sum4_i_cast

]]></Node>
<StgValue><ssdm name="sha256_buf_addr_13"/></StgValue>
</operation>

<operation id="48" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="8" op_0_bw="6">
<![CDATA[
:19  %sha256_buf_load_3 = load i8* %sha256_buf_addr_13, align 1

]]></Node>
<StgValue><ssdm name="sha256_buf_load_3"/></StgValue>
</operation>

<operation id="49" st_id="3" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="32" op_0_bw="6">
<![CDATA[
:40  %K_load = load i32* %K_addr, align 4

]]></Node>
<StgValue><ssdm name="K_load"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="50" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:0  %h = phi i32 [ %sha256hash_6_read_2, %0 ], [ %g, %2 ]

]]></Node>
<StgValue><ssdm name="h"/></StgValue>
</operation>

<operation id="51" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:1  %g = phi i32 [ %sha256hash_5_read_2, %0 ], [ %f, %2 ]

]]></Node>
<StgValue><ssdm name="g"/></StgValue>
</operation>

<operation id="52" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:2  %f = phi i32 [ %sha256hash_4_read_2, %0 ], [ %e, %2 ]

]]></Node>
<StgValue><ssdm name="f"/></StgValue>
</operation>

<operation id="53" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:3  %d1 = phi i32 [ %sha256hash_3_read_2, %0 ], [ %d, %2 ]

]]></Node>
<StgValue><ssdm name="d1"/></StgValue>
</operation>

<operation id="54" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:4  %d = phi i32 [ %sha256hash_2_read71, %0 ], [ %c, %2 ]

]]></Node>
<StgValue><ssdm name="d"/></StgValue>
</operation>

<operation id="55" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:5  %c = phi i32 [ %sha256hash_1_read_2, %0 ], [ %b, %2 ]

]]></Node>
<StgValue><ssdm name="c"/></StgValue>
</operation>

<operation id="56" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:6  %b = phi i32 [ %sha256hash_0_read_2, %0 ], [ %a, %2 ]

]]></Node>
<StgValue><ssdm name="b"/></StgValue>
</operation>

<operation id="57" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:7  %h1 = phi i32 [ %sha256hash_7_read_2, %0 ], [ %h, %2 ]

]]></Node>
<StgValue><ssdm name="h1"/></StgValue>
</operation>

<operation id="58" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:10  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="59" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:12  br i1 %tmp, label %.preheader.preheader, label %2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="60" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="8" op_0_bw="6">
<![CDATA[
:15  %sha256_buf_load_2 = load i8* %sha256_buf_addr_12, align 1

]]></Node>
<StgValue><ssdm name="sha256_buf_load_2"/></StgValue>
</operation>

<operation id="61" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="8" op_0_bw="6">
<![CDATA[
:19  %sha256_buf_load_3 = load i8* %sha256_buf_addr_13, align 1

]]></Node>
<StgValue><ssdm name="sha256_buf_load_3"/></StgValue>
</operation>

<operation id="62" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8">
<![CDATA[
:20  %tmp_47_i = call i32 @_ssdm_op_BitConcatenate.i32.i8.i8.i8.i8(i8 %sha256_buf_load, i8 %sha256_buf_load_1, i8 %sha256_buf_load_2, i8 %sha256_buf_load_3)

]]></Node>
<StgValue><ssdm name="tmp_47_i"/></StgValue>
</operation>

<operation id="63" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:22  %W_addr = getelementptr inbounds [64 x i32]* %W, i64 0, i64 %tmp_26

]]></Node>
<StgValue><ssdm name="W_addr"/></StgValue>
</operation>

<operation id="64" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
:23  store i32 %tmp_47_i, i32* %W_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="65" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="26" op_0_bw="26" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:24  %tmp_i_i1 = call i26 @_ssdm_op_PartSelect.i26.i32.i32.i32(i32 %f, i32 6, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_i_i1"/></StgValue>
</operation>

<operation id="66" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="6" op_0_bw="32">
<![CDATA[
:25  %tmp_46 = trunc i32 %f to i6

]]></Node>
<StgValue><ssdm name="tmp_46"/></StgValue>
</operation>

<operation id="67" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="26">
<![CDATA[
:26  %tmp_51_i_i = call i32 @_ssdm_op_BitConcatenate.i32.i6.i26(i6 %tmp_46, i26 %tmp_i_i1)

]]></Node>
<StgValue><ssdm name="tmp_51_i_i"/></StgValue>
</operation>

<operation id="68" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="21" op_0_bw="21" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:27  %tmp_i1_i = call i21 @_ssdm_op_PartSelect.i21.i32.i32.i32(i32 %f, i32 11, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_i1_i"/></StgValue>
</operation>

<operation id="69" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="11" op_0_bw="32">
<![CDATA[
:28  %tmp_47 = trunc i32 %f to i11

]]></Node>
<StgValue><ssdm name="tmp_47"/></StgValue>
</operation>

<operation id="70" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="32" op_0_bw="32" op_1_bw="11" op_2_bw="21">
<![CDATA[
:29  %tmp_51_i3_i = call i32 @_ssdm_op_BitConcatenate.i32.i11.i21(i11 %tmp_47, i21 %tmp_i1_i)

]]></Node>
<StgValue><ssdm name="tmp_51_i3_i"/></StgValue>
</operation>

<operation id="71" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="7" op_0_bw="7" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:30  %tmp_i4_i = call i7 @_ssdm_op_PartSelect.i7.i32.i32.i32(i32 %f, i32 25, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_i4_i"/></StgValue>
</operation>

<operation id="72" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="25" op_0_bw="32">
<![CDATA[
:31  %tmp_48 = trunc i32 %f to i25

]]></Node>
<StgValue><ssdm name="tmp_48"/></StgValue>
</operation>

<operation id="73" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="32" op_0_bw="32" op_1_bw="25" op_2_bw="7">
<![CDATA[
:32  %tmp_51_i6_i = call i32 @_ssdm_op_BitConcatenate.i32.i25.i7(i25 %tmp_48, i7 %tmp_i4_i)

]]></Node>
<StgValue><ssdm name="tmp_51_i6_i"/></StgValue>
</operation>

<operation id="74" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:33  %tmp2 = xor i32 %tmp_51_i_i, %tmp_51_i6_i

]]></Node>
<StgValue><ssdm name="tmp2"/></StgValue>
</operation>

<operation id="75" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:34  %tmp_92_i = xor i32 %tmp2, %tmp_51_i3_i

]]></Node>
<StgValue><ssdm name="tmp_92_i"/></StgValue>
</operation>

<operation id="76" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:35  %tmp_i2 = and i32 %g, %f

]]></Node>
<StgValue><ssdm name="tmp_i2"/></StgValue>
</operation>

<operation id="77" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:36  %tmp_i3 = xor i32 %f, -1

]]></Node>
<StgValue><ssdm name="tmp_i3"/></StgValue>
</operation>

<operation id="78" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:37  %tmp_104_i = and i32 %h, %tmp_i3

]]></Node>
<StgValue><ssdm name="tmp_104_i"/></StgValue>
</operation>

<operation id="79" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:38  %tmp_105_i = xor i32 %tmp_104_i, %tmp_i2

]]></Node>
<StgValue><ssdm name="tmp_105_i"/></StgValue>
</operation>

<operation id="80" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:41  %tmp5 = add i32 %tmp_92_i, %K_load

]]></Node>
<StgValue><ssdm name="tmp5"/></StgValue>
</operation>

<operation id="81" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:42  %tmp7 = add i32 %tmp_47_i, %h1

]]></Node>
<StgValue><ssdm name="tmp7"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="82" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([13 x i8]* @p_str12) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="83" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:1  %tmp_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str12)

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="84" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="85" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:43  %tmp6 = add i32 %tmp_105_i, %tmp7

]]></Node>
<StgValue><ssdm name="tmp6"/></StgValue>
</operation>

<operation id="86" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:44  %tmp_30 = add i32 %tmp5, %tmp6

]]></Node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>

<operation id="87" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="30" op_0_bw="30" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:45  %tmp_i_i4 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %b, i32 2, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_i_i4"/></StgValue>
</operation>

<operation id="88" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="2" op_0_bw="32">
<![CDATA[
:46  %tmp_49 = trunc i32 %b to i2

]]></Node>
<StgValue><ssdm name="tmp_49"/></StgValue>
</operation>

<operation id="89" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="32" op_0_bw="32" op_1_bw="2" op_2_bw="30">
<![CDATA[
:47  %tmp_51_i_i6 = call i32 @_ssdm_op_BitConcatenate.i32.i2.i30(i2 %tmp_49, i30 %tmp_i_i4)

]]></Node>
<StgValue><ssdm name="tmp_51_i_i6"/></StgValue>
</operation>

<operation id="90" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="19" op_0_bw="19" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:48  %tmp_i1_i7 = call i19 @_ssdm_op_PartSelect.i19.i32.i32.i32(i32 %b, i32 13, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_i1_i7"/></StgValue>
</operation>

<operation id="91" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="13" op_0_bw="32">
<![CDATA[
:49  %tmp_50 = trunc i32 %b to i13

]]></Node>
<StgValue><ssdm name="tmp_50"/></StgValue>
</operation>

<operation id="92" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="32" op_0_bw="32" op_1_bw="13" op_2_bw="19">
<![CDATA[
:50  %tmp_51_i3_i9 = call i32 @_ssdm_op_BitConcatenate.i32.i13.i19(i13 %tmp_50, i19 %tmp_i1_i7)

]]></Node>
<StgValue><ssdm name="tmp_51_i3_i9"/></StgValue>
</operation>

<operation id="93" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="10" op_0_bw="10" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:51  %tmp_i4_i1 = call i10 @_ssdm_op_PartSelect.i10.i32.i32.i32(i32 %b, i32 22, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_i4_i1"/></StgValue>
</operation>

<operation id="94" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="22" op_0_bw="32">
<![CDATA[
:52  %tmp_51 = trunc i32 %b to i22

]]></Node>
<StgValue><ssdm name="tmp_51"/></StgValue>
</operation>

<operation id="95" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="32" op_0_bw="32" op_1_bw="22" op_2_bw="10">
<![CDATA[
:53  %tmp_51_i6_i1 = call i32 @_ssdm_op_BitConcatenate.i32.i22.i10(i22 %tmp_51, i10 %tmp_i4_i1)

]]></Node>
<StgValue><ssdm name="tmp_51_i6_i1"/></StgValue>
</operation>

<operation id="96" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:54  %tmp8 = xor i32 %tmp_51_i_i6, %tmp_51_i6_i1

]]></Node>
<StgValue><ssdm name="tmp8"/></StgValue>
</operation>

<operation id="97" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:55  %tmp_95_i = xor i32 %tmp8, %tmp_51_i3_i9

]]></Node>
<StgValue><ssdm name="tmp_95_i"/></StgValue>
</operation>

<operation id="98" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:56  %tmp_i_85 = xor i32 %d, %c

]]></Node>
<StgValue><ssdm name="tmp_i_85"/></StgValue>
</operation>

<operation id="99" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:57  %tmp_i6 = and i32 %tmp_i_85, %b

]]></Node>
<StgValue><ssdm name="tmp_i6"/></StgValue>
</operation>

<operation id="100" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:58  %tmp_96_i = and i32 %d, %c

]]></Node>
<StgValue><ssdm name="tmp_96_i"/></StgValue>
</operation>

<operation id="101" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:59  %tmp_97_i = xor i32 %tmp_i6, %tmp_96_i

]]></Node>
<StgValue><ssdm name="tmp_97_i"/></StgValue>
</operation>

<operation id="102" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:60  %e = add i32 %d1, %tmp_30

]]></Node>
<StgValue><ssdm name="e"/></StgValue>
</operation>

<operation id="103" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:61  %tmp9 = add i32 %tmp_30, %tmp_95_i

]]></Node>
<StgValue><ssdm name="tmp9"/></StgValue>
</operation>

<operation id="104" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:62  %a = add i32 %tmp_97_i, %tmp9

]]></Node>
<StgValue><ssdm name="a"/></StgValue>
</operation>

<operation id="105" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:63  %empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str12, i32 %tmp_s)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="106" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="0" op_0_bw="0">
<![CDATA[
:64  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="107" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader:0  br label %.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="108" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader:2  %f_1 = phi i32 [ %e_1, %3 ], [ %f, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="f_1"/></StgValue>
</operation>

<operation id="109" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
.preheader:8  %i_1 = phi i7 [ %i_5, %3 ], [ 16, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="110" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader:9  %exitcond = icmp eq i7 %i_1, -64

]]></Node>
<StgValue><ssdm name="exitcond"/></StgValue>
</operation>

<operation id="111" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:3  %tmp_32 = add i7 -2, %i_1

]]></Node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>

<operation id="112" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="64" op_0_bw="7">
<![CDATA[
:4  %tmp_33 = zext i7 %tmp_32 to i64

]]></Node>
<StgValue><ssdm name="tmp_33"/></StgValue>
</operation>

<operation id="113" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %W_addr_1 = getelementptr inbounds [64 x i32]* %W, i64 0, i64 %tmp_33

]]></Node>
<StgValue><ssdm name="W_addr_1"/></StgValue>
</operation>

<operation id="114" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="32" op_0_bw="6">
<![CDATA[
:6  %W_load_1 = load i32* %W_addr_1, align 4

]]></Node>
<StgValue><ssdm name="W_load_1"/></StgValue>
</operation>

<operation id="115" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:17  %tmp_34 = add i7 -7, %i_1

]]></Node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>

<operation id="116" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="64" op_0_bw="7">
<![CDATA[
:18  %tmp_35 = zext i7 %tmp_34 to i64

]]></Node>
<StgValue><ssdm name="tmp_35"/></StgValue>
</operation>

<operation id="117" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:19  %W_addr_2 = getelementptr inbounds [64 x i32]* %W, i64 0, i64 %tmp_35

]]></Node>
<StgValue><ssdm name="W_addr_2"/></StgValue>
</operation>

<operation id="118" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="32" op_0_bw="6">
<![CDATA[
:20  %W_load = load i32* %W_addr_2, align 4

]]></Node>
<StgValue><ssdm name="W_load"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="119" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader:6  %b_1 = phi i32 [ %a_1, %3 ], [ %b, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="b_1"/></StgValue>
</operation>

<operation id="120" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="32" op_0_bw="6">
<![CDATA[
:6  %W_load_1 = load i32* %W_addr_1, align 4

]]></Node>
<StgValue><ssdm name="W_load_1"/></StgValue>
</operation>

<operation id="121" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="32" op_0_bw="6">
<![CDATA[
:20  %W_load = load i32* %W_addr_2, align 4

]]></Node>
<StgValue><ssdm name="W_load"/></StgValue>
</operation>

<operation id="122" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:21  %tmp_36 = add i7 -15, %i_1

]]></Node>
<StgValue><ssdm name="tmp_36"/></StgValue>
</operation>

<operation id="123" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="64" op_0_bw="7">
<![CDATA[
:22  %tmp_37 = zext i7 %tmp_36 to i64

]]></Node>
<StgValue><ssdm name="tmp_37"/></StgValue>
</operation>

<operation id="124" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:23  %W_addr_3 = getelementptr inbounds [64 x i32]* %W, i64 0, i64 %tmp_37

]]></Node>
<StgValue><ssdm name="W_addr_3"/></StgValue>
</operation>

<operation id="125" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="32" op_0_bw="6">
<![CDATA[
:24  %W_load_3 = load i32* %W_addr_3, align 4

]]></Node>
<StgValue><ssdm name="W_load_3"/></StgValue>
</operation>

<operation id="126" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:35  %tmp_38 = add i7 -16, %i_1

]]></Node>
<StgValue><ssdm name="tmp_38"/></StgValue>
</operation>

<operation id="127" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="64" op_0_bw="7">
<![CDATA[
:36  %tmp_39 = zext i7 %tmp_38 to i64

]]></Node>
<StgValue><ssdm name="tmp_39"/></StgValue>
</operation>

<operation id="128" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:37  %W_addr_4 = getelementptr inbounds [64 x i32]* %W, i64 0, i64 %tmp_39

]]></Node>
<StgValue><ssdm name="W_addr_4"/></StgValue>
</operation>

<operation id="129" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="32" op_0_bw="6">
<![CDATA[
:38  %W_load_2 = load i32* %W_addr_4, align 4

]]></Node>
<StgValue><ssdm name="W_load_2"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="130" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="15" op_0_bw="15" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:7  %tmp_i_i2 = call i15 @_ssdm_op_PartSelect.i15.i32.i32.i32(i32 %W_load_1, i32 17, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_i_i2"/></StgValue>
</operation>

<operation id="131" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="17" op_0_bw="32">
<![CDATA[
:8  %tmp_53 = trunc i32 %W_load_1 to i17

]]></Node>
<StgValue><ssdm name="tmp_53"/></StgValue>
</operation>

<operation id="132" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="32" op_0_bw="32" op_1_bw="17" op_2_bw="15">
<![CDATA[
:9  %tmp_51_i_i1 = call i32 @_ssdm_op_BitConcatenate.i32.i17.i15(i17 %tmp_53, i15 %tmp_i_i2)

]]></Node>
<StgValue><ssdm name="tmp_51_i_i1"/></StgValue>
</operation>

<operation id="133" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="13" op_0_bw="13" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:10  %tmp_i1_i1 = call i13 @_ssdm_op_PartSelect.i13.i32.i32.i32(i32 %W_load_1, i32 19, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_i1_i1"/></StgValue>
</operation>

<operation id="134" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="19" op_0_bw="32">
<![CDATA[
:11  %tmp_54 = trunc i32 %W_load_1 to i19

]]></Node>
<StgValue><ssdm name="tmp_54"/></StgValue>
</operation>

<operation id="135" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="32" op_0_bw="32" op_1_bw="19" op_2_bw="13">
<![CDATA[
:12  %tmp_51_i3_i1 = call i32 @_ssdm_op_BitConcatenate.i32.i19.i13(i19 %tmp_54, i13 %tmp_i1_i1)

]]></Node>
<StgValue><ssdm name="tmp_51_i3_i1"/></StgValue>
</operation>

<operation id="136" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="22" op_0_bw="22" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:13  %tmp_98_i = call i22 @_ssdm_op_PartSelect.i22.i32.i32.i32(i32 %W_load_1, i32 10, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_98_i"/></StgValue>
</operation>

<operation id="137" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="32" op_0_bw="22">
<![CDATA[
:14  %tmp_41 = zext i22 %tmp_98_i to i32

]]></Node>
<StgValue><ssdm name="tmp_41"/></StgValue>
</operation>

<operation id="138" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:15  %tmp10 = xor i32 %tmp_41, %tmp_51_i3_i1

]]></Node>
<StgValue><ssdm name="tmp10"/></StgValue>
</operation>

<operation id="139" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:16  %tmp_100_i = xor i32 %tmp10, %tmp_51_i_i1

]]></Node>
<StgValue><ssdm name="tmp_100_i"/></StgValue>
</operation>

<operation id="140" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="32" op_0_bw="6">
<![CDATA[
:24  %W_load_3 = load i32* %W_addr_3, align 4

]]></Node>
<StgValue><ssdm name="W_load_3"/></StgValue>
</operation>

<operation id="141" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="25" op_0_bw="25" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:25  %tmp_i_i3 = call i25 @_ssdm_op_PartSelect.i25.i32.i32.i32(i32 %W_load_3, i32 7, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_i_i3"/></StgValue>
</operation>

<operation id="142" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="7" op_0_bw="32">
<![CDATA[
:26  %tmp_56 = trunc i32 %W_load_3 to i7

]]></Node>
<StgValue><ssdm name="tmp_56"/></StgValue>
</operation>

<operation id="143" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="32" op_0_bw="32" op_1_bw="7" op_2_bw="25">
<![CDATA[
:27  %tmp_51_i_i2 = call i32 @_ssdm_op_BitConcatenate.i32.i7.i25(i7 %tmp_56, i25 %tmp_i_i3)

]]></Node>
<StgValue><ssdm name="tmp_51_i_i2"/></StgValue>
</operation>

<operation id="144" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="14" op_0_bw="14" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:28  %tmp_i1_i2 = call i14 @_ssdm_op_PartSelect.i14.i32.i32.i32(i32 %W_load_3, i32 18, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_i1_i2"/></StgValue>
</operation>

<operation id="145" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="18" op_0_bw="32">
<![CDATA[
:29  %tmp_57 = trunc i32 %W_load_3 to i18

]]></Node>
<StgValue><ssdm name="tmp_57"/></StgValue>
</operation>

<operation id="146" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="32" op_0_bw="32" op_1_bw="18" op_2_bw="14">
<![CDATA[
:30  %tmp_51_i3_i2 = call i32 @_ssdm_op_BitConcatenate.i32.i18.i14(i18 %tmp_57, i14 %tmp_i1_i2)

]]></Node>
<StgValue><ssdm name="tmp_51_i3_i2"/></StgValue>
</operation>

<operation id="147" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="29" op_0_bw="29" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:31  %tmp_101_i = call i29 @_ssdm_op_PartSelect.i29.i32.i32.i32(i32 %W_load_3, i32 3, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_101_i"/></StgValue>
</operation>

<operation id="148" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="32" op_0_bw="29">
<![CDATA[
:32  %tmp_42 = zext i29 %tmp_101_i to i32

]]></Node>
<StgValue><ssdm name="tmp_42"/></StgValue>
</operation>

<operation id="149" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:33  %tmp11 = xor i32 %tmp_42, %tmp_51_i3_i2

]]></Node>
<StgValue><ssdm name="tmp11"/></StgValue>
</operation>

<operation id="150" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:34  %tmp_103_i = xor i32 %tmp11, %tmp_51_i_i2

]]></Node>
<StgValue><ssdm name="tmp_103_i"/></StgValue>
</operation>

<operation id="151" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="32" op_0_bw="6">
<![CDATA[
:38  %W_load_2 = load i32* %W_addr_4, align 4

]]></Node>
<StgValue><ssdm name="W_load_2"/></StgValue>
</operation>

<operation id="152" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:40  %tmp14 = add i32 %tmp_100_i, %tmp_103_i

]]></Node>
<StgValue><ssdm name="tmp14"/></StgValue>
</operation>

<operation id="153" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:85  %i_5 = add i7 1, %i_1

]]></Node>
<StgValue><ssdm name="i_5"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="154" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader:0  %h_2 = phi i32 [ %g_1, %3 ], [ %h, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="h_2"/></StgValue>
</operation>

<operation id="155" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader:1  %g_1 = phi i32 [ %f_1, %3 ], [ %g, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="g_1"/></StgValue>
</operation>

<operation id="156" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader:3  %d_1 = phi i32 [ %d_2, %3 ], [ %d1, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="d_1"/></StgValue>
</operation>

<operation id="157" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader:4  %d_2 = phi i32 [ %c_1, %3 ], [ %d, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="d_2"/></StgValue>
</operation>

<operation id="158" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader:5  %c_1 = phi i32 [ %b_1, %3 ], [ %c, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="c_1"/></StgValue>
</operation>

<operation id="159" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader:7  %h_1 = phi i32 [ %h_2, %3 ], [ %h1, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="h_1"/></StgValue>
</operation>

<operation id="160" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader:10  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 48, i64 48, i64 48)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="161" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:11  br i1 %exitcond, label %4, label %3

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="162" st_id="10" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:39  %tmp13 = add i32 %W_load, %W_load_2

]]></Node>
<StgValue><ssdm name="tmp13"/></StgValue>
</operation>

<operation id="163" st_id="10" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:41  %tmp_40 = add i32 %tmp14, %tmp13

]]></Node>
<StgValue><ssdm name="tmp_40"/></StgValue>
</operation>

<operation id="164" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="64" op_0_bw="7">
<![CDATA[
:42  %tmp_43 = zext i7 %i_1 to i64

]]></Node>
<StgValue><ssdm name="tmp_43"/></StgValue>
</operation>

<operation id="165" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:56  %tmp_i3_86 = and i32 %g_1, %f_1

]]></Node>
<StgValue><ssdm name="tmp_i3_86"/></StgValue>
</operation>

<operation id="166" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:57  %tmp_i7 = xor i32 %f_1, -1

]]></Node>
<StgValue><ssdm name="tmp_i7"/></StgValue>
</operation>

<operation id="167" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:58  %tmp_104_i1 = and i32 %h_2, %tmp_i7

]]></Node>
<StgValue><ssdm name="tmp_104_i1"/></StgValue>
</operation>

<operation id="168" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:59  %tmp_105_i1 = xor i32 %tmp_104_i1, %tmp_i3_86

]]></Node>
<StgValue><ssdm name="tmp_105_i1"/></StgValue>
</operation>

<operation id="169" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:60  %K_addr_1 = getelementptr inbounds [64 x i32]* @K, i64 0, i64 %tmp_43

]]></Node>
<StgValue><ssdm name="K_addr_1"/></StgValue>
</operation>

<operation id="170" st_id="10" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="32" op_0_bw="6">
<![CDATA[
:61  %K_load_1 = load i32* %K_addr_1, align 4

]]></Node>
<StgValue><ssdm name="K_load_1"/></StgValue>
</operation>

<operation id="171" st_id="10" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:63  %tmp20 = add i32 %h_1, %tmp_40

]]></Node>
<StgValue><ssdm name="tmp20"/></StgValue>
</operation>

<operation id="172" st_id="10" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:64  %tmp19 = add i32 %tmp20, %tmp_105_i1

]]></Node>
<StgValue><ssdm name="tmp19"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="173" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="26" op_0_bw="26" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:45  %tmp_i_i5 = call i26 @_ssdm_op_PartSelect.i26.i32.i32.i32(i32 %f_1, i32 6, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_i_i5"/></StgValue>
</operation>

<operation id="174" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="6" op_0_bw="32">
<![CDATA[
:46  %tmp_58 = trunc i32 %f_1 to i6

]]></Node>
<StgValue><ssdm name="tmp_58"/></StgValue>
</operation>

<operation id="175" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="26">
<![CDATA[
:47  %tmp_51_i_i3 = call i32 @_ssdm_op_BitConcatenate.i32.i6.i26(i6 %tmp_58, i26 %tmp_i_i5)

]]></Node>
<StgValue><ssdm name="tmp_51_i_i3"/></StgValue>
</operation>

<operation id="176" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="21" op_0_bw="21" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:48  %tmp_i1_i3 = call i21 @_ssdm_op_PartSelect.i21.i32.i32.i32(i32 %f_1, i32 11, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_i1_i3"/></StgValue>
</operation>

<operation id="177" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="11" op_0_bw="32">
<![CDATA[
:49  %tmp_59 = trunc i32 %f_1 to i11

]]></Node>
<StgValue><ssdm name="tmp_59"/></StgValue>
</operation>

<operation id="178" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="32" op_0_bw="32" op_1_bw="11" op_2_bw="21">
<![CDATA[
:50  %tmp_51_i3_i3 = call i32 @_ssdm_op_BitConcatenate.i32.i11.i21(i11 %tmp_59, i21 %tmp_i1_i3)

]]></Node>
<StgValue><ssdm name="tmp_51_i3_i3"/></StgValue>
</operation>

<operation id="179" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="7" op_0_bw="7" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:51  %tmp_i4_i2 = call i7 @_ssdm_op_PartSelect.i7.i32.i32.i32(i32 %f_1, i32 25, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_i4_i2"/></StgValue>
</operation>

<operation id="180" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="25" op_0_bw="32">
<![CDATA[
:52  %tmp_60 = trunc i32 %f_1 to i25

]]></Node>
<StgValue><ssdm name="tmp_60"/></StgValue>
</operation>

<operation id="181" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="32" op_0_bw="32" op_1_bw="25" op_2_bw="7">
<![CDATA[
:53  %tmp_51_i6_i2 = call i32 @_ssdm_op_BitConcatenate.i32.i25.i7(i25 %tmp_60, i7 %tmp_i4_i2)

]]></Node>
<StgValue><ssdm name="tmp_51_i6_i2"/></StgValue>
</operation>

<operation id="182" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:54  %tmp15 = xor i32 %tmp_51_i_i3, %tmp_51_i6_i2

]]></Node>
<StgValue><ssdm name="tmp15"/></StgValue>
</operation>

<operation id="183" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:55  %tmp_92_i1 = xor i32 %tmp15, %tmp_51_i3_i3

]]></Node>
<StgValue><ssdm name="tmp_92_i1"/></StgValue>
</operation>

<operation id="184" st_id="11" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="32" op_0_bw="6">
<![CDATA[
:61  %K_load_1 = load i32* %K_addr_1, align 4

]]></Node>
<StgValue><ssdm name="K_load_1"/></StgValue>
</operation>

<operation id="185" st_id="11" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:62  %tmp18 = add i32 %K_load_1, %tmp_92_i1

]]></Node>
<StgValue><ssdm name="tmp18"/></StgValue>
</operation>

<operation id="186" st_id="11" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:65  %tmp_44 = add i32 %tmp19, %tmp18

]]></Node>
<StgValue><ssdm name="tmp_44"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="187" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([13 x i8]* @p_str13) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="188" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:1  %tmp_31 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str13)

]]></Node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="189" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="190" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:43  %W_addr_5 = getelementptr inbounds [64 x i32]* %W, i64 0, i64 %tmp_43

]]></Node>
<StgValue><ssdm name="W_addr_5"/></StgValue>
</operation>

<operation id="191" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
:44  store i32 %tmp_40, i32* %W_addr_5, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="192" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="30" op_0_bw="30" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:66  %tmp_i_i6 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %b_1, i32 2, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_i_i6"/></StgValue>
</operation>

<operation id="193" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="2" op_0_bw="32">
<![CDATA[
:67  %tmp_61 = trunc i32 %b_1 to i2

]]></Node>
<StgValue><ssdm name="tmp_61"/></StgValue>
</operation>

<operation id="194" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="32" op_0_bw="32" op_1_bw="2" op_2_bw="30">
<![CDATA[
:68  %tmp_51_i_i4 = call i32 @_ssdm_op_BitConcatenate.i32.i2.i30(i2 %tmp_61, i30 %tmp_i_i6)

]]></Node>
<StgValue><ssdm name="tmp_51_i_i4"/></StgValue>
</operation>

<operation id="195" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="19" op_0_bw="19" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:69  %tmp_i1_i4 = call i19 @_ssdm_op_PartSelect.i19.i32.i32.i32(i32 %b_1, i32 13, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_i1_i4"/></StgValue>
</operation>

<operation id="196" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="13" op_0_bw="32">
<![CDATA[
:70  %tmp_62 = trunc i32 %b_1 to i13

]]></Node>
<StgValue><ssdm name="tmp_62"/></StgValue>
</operation>

<operation id="197" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="32" op_0_bw="32" op_1_bw="13" op_2_bw="19">
<![CDATA[
:71  %tmp_51_i3_i4 = call i32 @_ssdm_op_BitConcatenate.i32.i13.i19(i13 %tmp_62, i19 %tmp_i1_i4)

]]></Node>
<StgValue><ssdm name="tmp_51_i3_i4"/></StgValue>
</operation>

<operation id="198" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="10" op_0_bw="10" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:72  %tmp_i4_i3 = call i10 @_ssdm_op_PartSelect.i10.i32.i32.i32(i32 %b_1, i32 22, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_i4_i3"/></StgValue>
</operation>

<operation id="199" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="22" op_0_bw="32">
<![CDATA[
:73  %tmp_63 = trunc i32 %b_1 to i22

]]></Node>
<StgValue><ssdm name="tmp_63"/></StgValue>
</operation>

<operation id="200" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="32" op_0_bw="32" op_1_bw="22" op_2_bw="10">
<![CDATA[
:74  %tmp_51_i6_i3 = call i32 @_ssdm_op_BitConcatenate.i32.i22.i10(i22 %tmp_63, i10 %tmp_i4_i3)

]]></Node>
<StgValue><ssdm name="tmp_51_i6_i3"/></StgValue>
</operation>

<operation id="201" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:75  %tmp21 = xor i32 %tmp_51_i_i4, %tmp_51_i6_i3

]]></Node>
<StgValue><ssdm name="tmp21"/></StgValue>
</operation>

<operation id="202" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:76  %tmp_95_i1 = xor i32 %tmp21, %tmp_51_i3_i4

]]></Node>
<StgValue><ssdm name="tmp_95_i1"/></StgValue>
</operation>

<operation id="203" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:77  %tmp_i4 = xor i32 %d_2, %c_1

]]></Node>
<StgValue><ssdm name="tmp_i4"/></StgValue>
</operation>

<operation id="204" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:78  %tmp_i8 = and i32 %tmp_i4, %b_1

]]></Node>
<StgValue><ssdm name="tmp_i8"/></StgValue>
</operation>

<operation id="205" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:79  %tmp_96_i1 = and i32 %d_2, %c_1

]]></Node>
<StgValue><ssdm name="tmp_96_i1"/></StgValue>
</operation>

<operation id="206" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:80  %tmp_97_i1 = xor i32 %tmp_i8, %tmp_96_i1

]]></Node>
<StgValue><ssdm name="tmp_97_i1"/></StgValue>
</operation>

<operation id="207" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:81  %e_1 = add i32 %tmp_44, %d_1

]]></Node>
<StgValue><ssdm name="e_1"/></StgValue>
</operation>

<operation id="208" st_id="12" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:82  %tmp22 = add i32 %tmp_95_i1, %tmp_44

]]></Node>
<StgValue><ssdm name="tmp22"/></StgValue>
</operation>

<operation id="209" st_id="12" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:83  %a_1 = add i32 %tmp22, %tmp_97_i1

]]></Node>
<StgValue><ssdm name="a_1"/></StgValue>
</operation>

<operation id="210" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:84  %empty_87 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str13, i32 %tmp_31)

]]></Node>
<StgValue><ssdm name="empty_87"/></StgValue>
</operation>

<operation id="211" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="0" op_0_bw="0">
<![CDATA[
:86  br label %.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="212" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %sha256hash_0_write_s = add i32 %b_1, %sha256hash_0_read_2

]]></Node>
<StgValue><ssdm name="sha256hash_0_write_s"/></StgValue>
</operation>

<operation id="213" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %sha256hash_1_write_s = add i32 %c_1, %sha256hash_1_read_2

]]></Node>
<StgValue><ssdm name="sha256hash_1_write_s"/></StgValue>
</operation>

<operation id="214" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %sha256hash_2_write_s = add i32 %d_2, %sha256hash_2_read71

]]></Node>
<StgValue><ssdm name="sha256hash_2_write_s"/></StgValue>
</operation>

<operation id="215" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %sha256hash_3_write_s = add i32 %d_1, %sha256hash_3_read_2

]]></Node>
<StgValue><ssdm name="sha256hash_3_write_s"/></StgValue>
</operation>

<operation id="216" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %sha256hash_4_write_s = add i32 %f_1, %sha256hash_4_read_2

]]></Node>
<StgValue><ssdm name="sha256hash_4_write_s"/></StgValue>
</operation>

<operation id="217" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %sha256hash_5_write_s = add i32 %g_1, %sha256hash_5_read_2

]]></Node>
<StgValue><ssdm name="sha256hash_5_write_s"/></StgValue>
</operation>

<operation id="218" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %sha256hash_6_write_s = add i32 %h_2, %sha256hash_6_read_2

]]></Node>
<StgValue><ssdm name="sha256hash_6_write_s"/></StgValue>
</operation>

<operation id="219" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %sha256hash_7_write_s = add i32 %h_1, %sha256hash_7_read_2

]]></Node>
<StgValue><ssdm name="sha256hash_7_write_s"/></StgValue>
</operation>

<operation id="220" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="256" op_0_bw="256" op_1_bw="32">
<![CDATA[
:8  %mrv = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32 } undef, i32 %sha256hash_0_write_s, 0

]]></Node>
<StgValue><ssdm name="mrv"/></StgValue>
</operation>

<operation id="221" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="256" op_0_bw="256" op_1_bw="32">
<![CDATA[
:9  %mrv_1 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32 } %mrv, i32 %sha256hash_1_write_s, 1

]]></Node>
<StgValue><ssdm name="mrv_1"/></StgValue>
</operation>

<operation id="222" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="256" op_0_bw="256" op_1_bw="32">
<![CDATA[
:10  %mrv_2 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_1, i32 %sha256hash_2_write_s, 2

]]></Node>
<StgValue><ssdm name="mrv_2"/></StgValue>
</operation>

<operation id="223" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="256" op_0_bw="256" op_1_bw="32">
<![CDATA[
:11  %mrv_3 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_2, i32 %sha256hash_3_write_s, 3

]]></Node>
<StgValue><ssdm name="mrv_3"/></StgValue>
</operation>

<operation id="224" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="256" op_0_bw="256" op_1_bw="32">
<![CDATA[
:12  %mrv_4 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_3, i32 %sha256hash_4_write_s, 4

]]></Node>
<StgValue><ssdm name="mrv_4"/></StgValue>
</operation>

<operation id="225" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="256" op_0_bw="256" op_1_bw="32">
<![CDATA[
:13  %mrv_5 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_4, i32 %sha256hash_5_write_s, 5

]]></Node>
<StgValue><ssdm name="mrv_5"/></StgValue>
</operation>

<operation id="226" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="256" op_0_bw="256" op_1_bw="32">
<![CDATA[
:14  %mrv_6 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_5, i32 %sha256hash_6_write_s, 6

]]></Node>
<StgValue><ssdm name="mrv_6"/></StgValue>
</operation>

<operation id="227" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="256" op_0_bw="256" op_1_bw="32">
<![CDATA[
:15  %mrv_7 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_6, i32 %sha256hash_7_write_s, 7

]]></Node>
<StgValue><ssdm name="mrv_7"/></StgValue>
</operation>

<operation id="228" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="0" op_0_bw="256">
<![CDATA[
:16  ret { i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_7

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
