<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<EDKSYSTEM EDWVERSION="1.2" TIMESTAMP="Fri Dec 20 09:22:52 2019" VIVADOVERSION="2019.1">

  <SYSTEMINFO ARCH="zynq" BOARD="www.proyecto-ciaa.com.ar:ciaa-acc:part0:1.0" DEVICE="7z030" NAME="ADC_control" PACKAGE="fbg676" SPEEDGRADE="-2"/>

  <EXTERNALPORTS>
    <PORT CLKFREQUENCY="100000000" DIR="I" NAME="S_AXI_ACLK_0" SIGIS="clk" SIGNAME="External_Ports_S_AXI_ACLK_0">
      <CONNECTIONS>
        <CONNECTION INSTANCE="adc_control_saxi_0" PORT="S_AXI_ACLK"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="S_AXI_ARESETN_0" SIGIS="rst" SIGNAME="External_Ports_S_AXI_ARESETN_0">
      <CONNECTIONS>
        <CONNECTION INSTANCE="adc_control_saxi_0" PORT="S_AXI_ARESETN"/>
      </CONNECTIONS>
    </PORT>
    <PORT CLKFREQUENCY="100000000" DIR="I" NAME="adc_DCO_i" SIGIS="clk" SIGNAME="External_Ports_adc_DCO_i">
      <CONNECTIONS>
        <CONNECTION INSTANCE="DDR_frame" PORT="clk_in"/>
        <CONNECTION INSTANCE="DDR_data" PORT="clk_in"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="0" NAME="adc_FCO_i" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_adc_FCO_i">
      <CONNECTIONS>
        <CONNECTION INSTANCE="DDR_data" PORT="data_in_from_pins"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="0" NAME="adc_d_i" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_adc_d_i">
      <CONNECTIONS>
        <CONNECTION INSTANCE="DDR_frame" PORT="data_in_from_pins"/>
      </CONNECTIONS>
    </PORT>
    <PORT CLKFREQUENCY="100000000" DIR="I" NAME="fifo_clk_rd_i" SIGIS="clk" SIGNAME="External_Ports_fifo_clk_rd_i">
      <CONNECTIONS>
        <CONNECTION INSTANCE="fifo_generator_0" PORT="rd_clk"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="rst_i" SIGIS="rst" SIGNAME="External_Ports_rst_i">
      <CONNECTIONS>
        <CONNECTION INSTANCE="DDR_data" PORT="io_reset"/>
        <CONNECTION INSTANCE="DDR_frame" PORT="io_reset"/>
        <CONNECTION INSTANCE="fifo_generator_0" PORT="rst"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="3" NAME="S_AXI_0_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="adc_control_saxi_0_S_AXI_AWADDR">
      <CONNECTIONS>
        <CONNECTION INSTANCE="adc_control_saxi_0" PORT="S_AXI_AWADDR"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="2" NAME="S_AXI_0_awprot" RIGHT="0" SIGIS="undef" SIGNAME="adc_control_saxi_0_S_AXI_AWPROT">
      <CONNECTIONS>
        <CONNECTION INSTANCE="adc_control_saxi_0" PORT="S_AXI_AWPROT"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="S_AXI_0_awvalid" SIGIS="undef" SIGNAME="adc_control_saxi_0_S_AXI_AWVALID">
      <CONNECTIONS>
        <CONNECTION INSTANCE="adc_control_saxi_0" PORT="S_AXI_AWVALID"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="S_AXI_0_awready" SIGIS="undef" SIGNAME="adc_control_saxi_0_S_AXI_AWREADY">
      <CONNECTIONS>
        <CONNECTION INSTANCE="adc_control_saxi_0" PORT="S_AXI_AWREADY"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="31" NAME="S_AXI_0_wdata" RIGHT="0" SIGIS="undef" SIGNAME="adc_control_saxi_0_S_AXI_WDATA">
      <CONNECTIONS>
        <CONNECTION INSTANCE="adc_control_saxi_0" PORT="S_AXI_WDATA"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="3" NAME="S_AXI_0_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="adc_control_saxi_0_S_AXI_WSTRB">
      <CONNECTIONS>
        <CONNECTION INSTANCE="adc_control_saxi_0" PORT="S_AXI_WSTRB"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="S_AXI_0_wvalid" SIGIS="undef" SIGNAME="adc_control_saxi_0_S_AXI_WVALID">
      <CONNECTIONS>
        <CONNECTION INSTANCE="adc_control_saxi_0" PORT="S_AXI_WVALID"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="S_AXI_0_wready" SIGIS="undef" SIGNAME="adc_control_saxi_0_S_AXI_WREADY">
      <CONNECTIONS>
        <CONNECTION INSTANCE="adc_control_saxi_0" PORT="S_AXI_WREADY"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="1" NAME="S_AXI_0_bresp" RIGHT="0" SIGIS="undef" SIGNAME="adc_control_saxi_0_S_AXI_BRESP">
      <CONNECTIONS>
        <CONNECTION INSTANCE="adc_control_saxi_0" PORT="S_AXI_BRESP"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="S_AXI_0_bvalid" SIGIS="undef" SIGNAME="adc_control_saxi_0_S_AXI_BVALID">
      <CONNECTIONS>
        <CONNECTION INSTANCE="adc_control_saxi_0" PORT="S_AXI_BVALID"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="S_AXI_0_bready" SIGIS="undef" SIGNAME="adc_control_saxi_0_S_AXI_BREADY">
      <CONNECTIONS>
        <CONNECTION INSTANCE="adc_control_saxi_0" PORT="S_AXI_BREADY"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="3" NAME="S_AXI_0_araddr" RIGHT="0" SIGIS="undef" SIGNAME="adc_control_saxi_0_S_AXI_ARADDR">
      <CONNECTIONS>
        <CONNECTION INSTANCE="adc_control_saxi_0" PORT="S_AXI_ARADDR"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="2" NAME="S_AXI_0_arprot" RIGHT="0" SIGIS="undef" SIGNAME="adc_control_saxi_0_S_AXI_ARPROT">
      <CONNECTIONS>
        <CONNECTION INSTANCE="adc_control_saxi_0" PORT="S_AXI_ARPROT"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="S_AXI_0_arvalid" SIGIS="undef" SIGNAME="adc_control_saxi_0_S_AXI_ARVALID">
      <CONNECTIONS>
        <CONNECTION INSTANCE="adc_control_saxi_0" PORT="S_AXI_ARVALID"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="S_AXI_0_arready" SIGIS="undef" SIGNAME="adc_control_saxi_0_S_AXI_ARREADY">
      <CONNECTIONS>
        <CONNECTION INSTANCE="adc_control_saxi_0" PORT="S_AXI_ARREADY"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="31" NAME="S_AXI_0_rdata" RIGHT="0" SIGIS="undef" SIGNAME="adc_control_saxi_0_S_AXI_RDATA">
      <CONNECTIONS>
        <CONNECTION INSTANCE="adc_control_saxi_0" PORT="S_AXI_RDATA"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="1" NAME="S_AXI_0_rresp" RIGHT="0" SIGIS="undef" SIGNAME="adc_control_saxi_0_S_AXI_RRESP">
      <CONNECTIONS>
        <CONNECTION INSTANCE="adc_control_saxi_0" PORT="S_AXI_RRESP"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="S_AXI_0_rvalid" SIGIS="undef" SIGNAME="adc_control_saxi_0_S_AXI_RVALID">
      <CONNECTIONS>
        <CONNECTION INSTANCE="adc_control_saxi_0" PORT="S_AXI_RVALID"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="S_AXI_0_rready" SIGIS="undef" SIGNAME="adc_control_saxi_0_S_AXI_RREADY">
      <CONNECTIONS>
        <CONNECTION INSTANCE="adc_control_saxi_0" PORT="S_AXI_RREADY"/>
      </CONNECTIONS>
    </PORT>
  </EXTERNALPORTS>

  <EXTERNALINTERFACES>
    <BUSINTERFACE BUSNAME="External_Interface_S_AXI_0" DATAWIDTH="32" NAME="S_AXI_0" TYPE="SLAVE">
      <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
      <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
      <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
      <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
      <PARAMETER NAME="ADDR_WIDTH" VALUE="12"/>
      <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
      <PARAMETER NAME="HAS_BURST" VALUE="0"/>
      <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
      <PARAMETER NAME="HAS_PROT" VALUE="1"/>
      <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
      <PARAMETER NAME="HAS_QOS" VALUE="0"/>
      <PARAMETER NAME="HAS_REGION" VALUE="0"/>
      <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
      <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
      <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
      <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
      <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="1"/>
      <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="1"/>
      <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
      <PARAMETER NAME="PHASE" VALUE="0.000"/>
      <PARAMETER NAME="CLK_DOMAIN" VALUE="ADC_control_S_AXI_ACLK_0"/>
      <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
      <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
      <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
      <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
      <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
      <PORTMAPS>
        <PORTMAP LOGICAL="AWADDR" PHYSICAL="S_AXI_0_awaddr"/>
        <PORTMAP LOGICAL="AWPROT" PHYSICAL="S_AXI_0_awprot"/>
        <PORTMAP LOGICAL="AWVALID" PHYSICAL="S_AXI_0_awvalid"/>
        <PORTMAP LOGICAL="AWREADY" PHYSICAL="S_AXI_0_awready"/>
        <PORTMAP LOGICAL="WDATA" PHYSICAL="S_AXI_0_wdata"/>
        <PORTMAP LOGICAL="WSTRB" PHYSICAL="S_AXI_0_wstrb"/>
        <PORTMAP LOGICAL="WVALID" PHYSICAL="S_AXI_0_wvalid"/>
        <PORTMAP LOGICAL="WREADY" PHYSICAL="S_AXI_0_wready"/>
        <PORTMAP LOGICAL="BRESP" PHYSICAL="S_AXI_0_bresp"/>
        <PORTMAP LOGICAL="BVALID" PHYSICAL="S_AXI_0_bvalid"/>
        <PORTMAP LOGICAL="BREADY" PHYSICAL="S_AXI_0_bready"/>
        <PORTMAP LOGICAL="ARADDR" PHYSICAL="S_AXI_0_araddr"/>
        <PORTMAP LOGICAL="ARPROT" PHYSICAL="S_AXI_0_arprot"/>
        <PORTMAP LOGICAL="ARVALID" PHYSICAL="S_AXI_0_arvalid"/>
        <PORTMAP LOGICAL="ARREADY" PHYSICAL="S_AXI_0_arready"/>
        <PORTMAP LOGICAL="RDATA" PHYSICAL="S_AXI_0_rdata"/>
        <PORTMAP LOGICAL="RRESP" PHYSICAL="S_AXI_0_rresp"/>
        <PORTMAP LOGICAL="RVALID" PHYSICAL="S_AXI_0_rvalid"/>
        <PORTMAP LOGICAL="RREADY" PHYSICAL="S_AXI_0_rready"/>
      </PORTMAPS>
      <MEMORYMAP>
        <MEMRANGE ADDRESSBLOCK="reg0" BASENAME="C_BASEADDR" BASEVALUE="0x00000000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x00000FFF" INSTANCE="adc_control_saxi_0" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="S_AXI_0" MEMTYPE="REGISTER" SLAVEBUSINTERFACE="S_AXI"/>
      </MEMORYMAP>
      <PERIPHERALS>
        <PERIPHERAL INSTANCE="adc_control_saxi_0"/>
      </PERIPHERALS>
    </BUSINTERFACE>
  </EXTERNALINTERFACES>

  <MODULES>
    <MODULE COREREVISION="13" FULLNAME="/DDR_data" HWVERSION="5.1" INSTANCE="DDR_data" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="selectio_wiz" VLNV="xilinx.com:ip:selectio_wiz:5.1">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=selectio_wiz;v=v5_1;d=pg070-selectio-wiz.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="c_component_name" VALUE="ADC_control_DDR_data_0"/>
        <PARAMETER NAME="C_INCLUDE_IDELAYCTRL" VALUE="1"/>
        <PARAMETER NAME="C_INCLUDE_IDELAYCTRL_BUFG" VALUE="1"/>
        <PARAMETER NAME="C_DEVICE_FAMILY" VALUE="zynq"/>
        <PARAMETER NAME="C_NOTES" VALUE="None"/>
        <PARAMETER NAME="C_BUS_DIR" VALUE="INPUTS"/>
        <PARAMETER NAME="C_BUS_SIG_TYPE" VALUE="SINGLE"/>
        <PARAMETER NAME="C_BUS_IO_STD" VALUE="LVCMOS18"/>
        <PARAMETER NAME="C_USE_SERIALIZATION" VALUE="false"/>
        <PARAMETER NAME="C_SERIALIZATION_FACTOR" VALUE="4"/>
        <PARAMETER NAME="C_USE_PHASE_DETECTOR" VALUE="false"/>
        <PARAMETER NAME="C_ENABLE_BITSLIP" VALUE="false"/>
        <PARAMETER NAME="C_ENABLE_TRAIN" VALUE="false"/>
        <PARAMETER NAME="C_TRAIN_CONSTANT" VALUE="0"/>
        <PARAMETER NAME="C_SYSTEM_DATA_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_BUS_IN_DELAY" VALUE="NONE"/>
        <PARAMETER NAME="C_SELIO_BUS_IN_DELAY" VALUE="NONE"/>
        <PARAMETER NAME="C_BUS_IN_TAP" VALUE="0"/>
        <PARAMETER NAME="C_SELIO_BUS_IN_TAP" VALUE="0"/>
        <PARAMETER NAME="C_BUS_TAP_RESET" VALUE="FROM_ZERO"/>
        <PARAMETER NAME="C_BUS_TAP_WRAP" VALUE="STAY_AT_LIMIT"/>
        <PARAMETER NAME="C_BUS_OUT_DELAY" VALUE="NONE"/>
        <PARAMETER NAME="C_SELIO_BUS_OUT_DELAY" VALUE="NONE"/>
        <PARAMETER NAME="C_BUS_OUT_TAP" VALUE="0"/>
        <PARAMETER NAME="C_SELIO_BUS_OUT_TAP" VALUE="0"/>
        <PARAMETER NAME="C_CLK_SIG_TYPE" VALUE="SINGLE"/>
        <PARAMETER NAME="C_CLK_IO_STD" VALUE="LVCMOS18"/>
        <PARAMETER NAME="C_SELIO_CLK_SIG_TYPE" VALUE="SINGLE"/>
        <PARAMETER NAME="C_SELIO_CLK_IO_STD" VALUE="LVCMOS18"/>
        <PARAMETER NAME="C_CLK_BUF" VALUE="BUFIO2"/>
        <PARAMETER NAME="C_SELIO_CLK_BUF" VALUE="MMCM"/>
        <PARAMETER NAME="C_ACTIVE_EDGE" VALUE="RISING"/>
        <PARAMETER NAME="C_SELIO_ACTIVE_EDGE" VALUE="DDR"/>
        <PARAMETER NAME="C_INTERFACE_TYPE" VALUE="NETWORKING"/>
        <PARAMETER NAME="C_SELIO_INTERFACE_TYPE" VALUE="NETWORKING"/>
        <PARAMETER NAME="C_DDR_ALIGNMENT" VALUE="C0"/>
        <PARAMETER NAME="C_SELIO_DDR_ALIGNMENT" VALUE="SAME_EDGE_PIPELINED"/>
        <PARAMETER NAME="C_SELIO_ODDR_ALIGNMENT" VALUE="SAME_EDGE"/>
        <PARAMETER NAME="C_CLK_DELAY" VALUE="NONE"/>
        <PARAMETER NAME="C_CLK_TAP" VALUE="0"/>
        <PARAMETER NAME="C_CLK_TAP_reset" VALUE="FROM_ZERO"/>
        <PARAMETER NAME="C_CLK_TAP_wrap" VALUE="STAY_AT_LIMIT"/>
        <PARAMETER NAME="C_CLK_FWD" VALUE="false"/>
        <PARAMETER NAME="C_USE_TEMPLATE" VALUE="Custom"/>
        <PARAMETER NAME="C_DATA_RATE_STRING" VALUE="2"/>
        <PARAMETER NAME="C_DEVICE" VALUE="2"/>
        <PARAMETER NAME="C_IDDR_RST_TYPE" VALUE="ASYNC"/>
        <PARAMETER NAME="C_SELIO_IDDR_RST_TYPE" VALUE="ASYNC"/>
        <PARAMETER NAME="C_CLK_EN" VALUE="false"/>
        <PARAMETER NAME="C_CLK_FWD_SIG_TYPE" VALUE="SINGLE"/>
        <PARAMETER NAME="C_CLK_FWD_IO_STD" VALUE="LVCMOS18"/>
        <PARAMETER NAME="C_CONFIG_CLK_FWD" VALUE="false"/>
        <PARAMETER NAME="C_DDR_CLK_BUF" VALUE="BUFR"/>
        <PARAMETER NAME="C_IDELAY_HIGH_PERF_MODE" VALUE="0"/>
        <PARAMETER NAME="Component_Name" VALUE="ADC_control_DDR_data_0"/>
        <PARAMETER NAME="NOTES" VALUE="None"/>
        <PARAMETER NAME="USE_TEMPLATE" VALUE="Custom"/>
        <PARAMETER NAME="BUS_DIR" VALUE="INPUTS"/>
        <PARAMETER NAME="BUS_SIG_TYPE" VALUE="SINGLE"/>
        <PARAMETER NAME="BUS_IO_STD" VALUE="LVCMOS18"/>
        <PARAMETER NAME="USE_PHASE_DETECTOR" VALUE="false"/>
        <PARAMETER NAME="SELIO_ACTIVE_EDGE" VALUE="DDR"/>
        <PARAMETER NAME="USE_SERIALIZATION" VALUE="false"/>
        <PARAMETER NAME="SERIALIZATION_FACTOR" VALUE="4"/>
        <PARAMETER NAME="ENABLE_BITSLIP" VALUE="false"/>
        <PARAMETER NAME="ENABLE_TRAIN" VALUE="false"/>
        <PARAMETER NAME="TRAIN_CONSTANT" VALUE="0"/>
        <PARAMETER NAME="SYSTEM_DATA_WIDTH" VALUE="1"/>
        <PARAMETER NAME="INTERFACE_TYPE" VALUE="NETWORKING"/>
        <PARAMETER NAME="SELIO_INTERFACE_TYPE" VALUE="NETWORKING"/>
        <PARAMETER NAME="BUS_IN_DELAY" VALUE="NONE"/>
        <PARAMETER NAME="SELIO_BUS_IN_DELAY" VALUE="NONE"/>
        <PARAMETER NAME="BUS_IN_TAP" VALUE="0"/>
        <PARAMETER NAME="SELIO_BUS_IN_TAP" VALUE="0"/>
        <PARAMETER NAME="BUS_TAP_RESET" VALUE="NOT_APP"/>
        <PARAMETER NAME="BUS_TAP_WRAP" VALUE="NOT_APP"/>
        <PARAMETER NAME="BUS_OUT_DELAY" VALUE="NONE"/>
        <PARAMETER NAME="SELIO_BUS_OUT_DELAY" VALUE="NONE"/>
        <PARAMETER NAME="BUS_OUT_TAP" VALUE="0"/>
        <PARAMETER NAME="SELIO_BUS_OUT_TAP" VALUE="0"/>
        <PARAMETER NAME="CLK_SIG_TYPE" VALUE="SINGLE"/>
        <PARAMETER NAME="SELIO_CLK_SIG_TYPE" VALUE="SINGLE"/>
        <PARAMETER NAME="CLK_IO_STD" VALUE="LVCMOS18"/>
        <PARAMETER NAME="SELIO_CLK_IO_STD" VALUE="LVCMOS18"/>
        <PARAMETER NAME="CLK_BUF" VALUE="BUFIO2"/>
        <PARAMETER NAME="SELIO_CLK_BUF" VALUE="MMCM"/>
        <PARAMETER NAME="ACTIVE_EDGE" VALUE="RISING"/>
        <PARAMETER NAME="DDR_ALIGNMENT" VALUE="C0"/>
        <PARAMETER NAME="SELIO_DDR_ALIGNMENT" VALUE="SAME_EDGE_PIPELINED"/>
        <PARAMETER NAME="SELIO_ODDR_ALIGNMENT" VALUE="SAME_EDGE"/>
        <PARAMETER NAME="CLK_DELAY" VALUE="NONE"/>
        <PARAMETER NAME="CLK_TAP" VALUE="0"/>
        <PARAMETER NAME="CLK_FWD" VALUE="false"/>
        <PARAMETER NAME="CLK_FWD_SER" VALUE="false"/>
        <PARAMETER NAME="IDDR_RST_TYPE" VALUE="ASYNC"/>
        <PARAMETER NAME="SELIO_IDDR_RST_TYPE" VALUE="ASYNC"/>
        <PARAMETER NAME="CLK_EN" VALUE="false"/>
        <PARAMETER NAME="CONFIG_CLK_FWD" VALUE="false"/>
        <PARAMETER NAME="CLK_FWD_SIG_TYPE" VALUE="SINGLE"/>
        <PARAMETER NAME="CLK_FWD_IO_STD" VALUE="LVCMOS18"/>
        <PARAMETER NAME="DDR_CLK_BUF" VALUE="BUFR"/>
        <PARAMETER NAME="INCLUDE_IDELAYCTRL" VALUE="true"/>
        <PARAMETER NAME="INCLUDE_IDELAYCTRL_BUFG" VALUE="true"/>
        <PARAMETER NAME="IDELAY_HIGH_PERF_MODE" VALUE="false"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="0" NAME="data_in_from_pins" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_adc_FCO_i">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="adc_FCO_i"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk_in" SIGIS="clk" SIGNAME="External_Ports_adc_DCO_i">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="adc_DCO_i"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="io_reset" SIGIS="rst" SIGNAME="External_Ports_rst_i">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="rst_i"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="data_in_to_device" RIGHT="0" SIGIS="data" SIGNAME="DDR_data_data_in_to_device">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlslice_0" PORT="Din"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="13" FULLNAME="/DDR_frame" HWVERSION="5.1" INSTANCE="DDR_frame" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="selectio_wiz" VLNV="xilinx.com:ip:selectio_wiz:5.1">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=selectio_wiz;v=v5_1;d=pg070-selectio-wiz.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="c_component_name" VALUE="ADC_control_DDR_frame_0"/>
        <PARAMETER NAME="C_INCLUDE_IDELAYCTRL" VALUE="1"/>
        <PARAMETER NAME="C_INCLUDE_IDELAYCTRL_BUFG" VALUE="1"/>
        <PARAMETER NAME="C_DEVICE_FAMILY" VALUE="zynq"/>
        <PARAMETER NAME="C_NOTES" VALUE="None"/>
        <PARAMETER NAME="C_BUS_DIR" VALUE="INPUTS"/>
        <PARAMETER NAME="C_BUS_SIG_TYPE" VALUE="SINGLE"/>
        <PARAMETER NAME="C_BUS_IO_STD" VALUE="LVCMOS18"/>
        <PARAMETER NAME="C_USE_SERIALIZATION" VALUE="false"/>
        <PARAMETER NAME="C_SERIALIZATION_FACTOR" VALUE="4"/>
        <PARAMETER NAME="C_USE_PHASE_DETECTOR" VALUE="false"/>
        <PARAMETER NAME="C_ENABLE_BITSLIP" VALUE="false"/>
        <PARAMETER NAME="C_ENABLE_TRAIN" VALUE="false"/>
        <PARAMETER NAME="C_TRAIN_CONSTANT" VALUE="0"/>
        <PARAMETER NAME="C_SYSTEM_DATA_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_BUS_IN_DELAY" VALUE="NONE"/>
        <PARAMETER NAME="C_SELIO_BUS_IN_DELAY" VALUE="NONE"/>
        <PARAMETER NAME="C_BUS_IN_TAP" VALUE="0"/>
        <PARAMETER NAME="C_SELIO_BUS_IN_TAP" VALUE="0"/>
        <PARAMETER NAME="C_BUS_TAP_RESET" VALUE="FROM_ZERO"/>
        <PARAMETER NAME="C_BUS_TAP_WRAP" VALUE="STAY_AT_LIMIT"/>
        <PARAMETER NAME="C_BUS_OUT_DELAY" VALUE="NONE"/>
        <PARAMETER NAME="C_SELIO_BUS_OUT_DELAY" VALUE="NONE"/>
        <PARAMETER NAME="C_BUS_OUT_TAP" VALUE="0"/>
        <PARAMETER NAME="C_SELIO_BUS_OUT_TAP" VALUE="0"/>
        <PARAMETER NAME="C_CLK_SIG_TYPE" VALUE="SINGLE"/>
        <PARAMETER NAME="C_CLK_IO_STD" VALUE="LVCMOS18"/>
        <PARAMETER NAME="C_SELIO_CLK_SIG_TYPE" VALUE="SINGLE"/>
        <PARAMETER NAME="C_SELIO_CLK_IO_STD" VALUE="LVCMOS18"/>
        <PARAMETER NAME="C_CLK_BUF" VALUE="BUFIO2"/>
        <PARAMETER NAME="C_SELIO_CLK_BUF" VALUE="BUFIO"/>
        <PARAMETER NAME="C_ACTIVE_EDGE" VALUE="RISING"/>
        <PARAMETER NAME="C_SELIO_ACTIVE_EDGE" VALUE="DDR"/>
        <PARAMETER NAME="C_INTERFACE_TYPE" VALUE="NETWORKING"/>
        <PARAMETER NAME="C_SELIO_INTERFACE_TYPE" VALUE="NETWORKING"/>
        <PARAMETER NAME="C_DDR_ALIGNMENT" VALUE="C0"/>
        <PARAMETER NAME="C_SELIO_DDR_ALIGNMENT" VALUE="SAME_EDGE_PIPELINED"/>
        <PARAMETER NAME="C_SELIO_ODDR_ALIGNMENT" VALUE="SAME_EDGE"/>
        <PARAMETER NAME="C_CLK_DELAY" VALUE="NONE"/>
        <PARAMETER NAME="C_CLK_TAP" VALUE="0"/>
        <PARAMETER NAME="C_CLK_TAP_reset" VALUE="FROM_ZERO"/>
        <PARAMETER NAME="C_CLK_TAP_wrap" VALUE="STAY_AT_LIMIT"/>
        <PARAMETER NAME="C_CLK_FWD" VALUE="false"/>
        <PARAMETER NAME="C_USE_TEMPLATE" VALUE="Custom"/>
        <PARAMETER NAME="C_DATA_RATE_STRING" VALUE="2"/>
        <PARAMETER NAME="C_DEVICE" VALUE="2"/>
        <PARAMETER NAME="C_IDDR_RST_TYPE" VALUE="ASYNC"/>
        <PARAMETER NAME="C_SELIO_IDDR_RST_TYPE" VALUE="ASYNC"/>
        <PARAMETER NAME="C_CLK_EN" VALUE="false"/>
        <PARAMETER NAME="C_CLK_FWD_SIG_TYPE" VALUE="SINGLE"/>
        <PARAMETER NAME="C_CLK_FWD_IO_STD" VALUE="LVCMOS18"/>
        <PARAMETER NAME="C_CONFIG_CLK_FWD" VALUE="false"/>
        <PARAMETER NAME="C_DDR_CLK_BUF" VALUE="BUFR"/>
        <PARAMETER NAME="C_IDELAY_HIGH_PERF_MODE" VALUE="0"/>
        <PARAMETER NAME="Component_Name" VALUE="ADC_control_DDR_frame_0"/>
        <PARAMETER NAME="NOTES" VALUE="None"/>
        <PARAMETER NAME="USE_TEMPLATE" VALUE="Custom"/>
        <PARAMETER NAME="BUS_DIR" VALUE="INPUTS"/>
        <PARAMETER NAME="BUS_SIG_TYPE" VALUE="SINGLE"/>
        <PARAMETER NAME="BUS_IO_STD" VALUE="LVCMOS18"/>
        <PARAMETER NAME="USE_PHASE_DETECTOR" VALUE="false"/>
        <PARAMETER NAME="SELIO_ACTIVE_EDGE" VALUE="DDR"/>
        <PARAMETER NAME="USE_SERIALIZATION" VALUE="false"/>
        <PARAMETER NAME="SERIALIZATION_FACTOR" VALUE="4"/>
        <PARAMETER NAME="ENABLE_BITSLIP" VALUE="false"/>
        <PARAMETER NAME="ENABLE_TRAIN" VALUE="false"/>
        <PARAMETER NAME="TRAIN_CONSTANT" VALUE="0"/>
        <PARAMETER NAME="SYSTEM_DATA_WIDTH" VALUE="1"/>
        <PARAMETER NAME="INTERFACE_TYPE" VALUE="NETWORKING"/>
        <PARAMETER NAME="SELIO_INTERFACE_TYPE" VALUE="NETWORKING"/>
        <PARAMETER NAME="BUS_IN_DELAY" VALUE="NONE"/>
        <PARAMETER NAME="SELIO_BUS_IN_DELAY" VALUE="NONE"/>
        <PARAMETER NAME="BUS_IN_TAP" VALUE="0"/>
        <PARAMETER NAME="SELIO_BUS_IN_TAP" VALUE="0"/>
        <PARAMETER NAME="BUS_TAP_RESET" VALUE="NOT_APP"/>
        <PARAMETER NAME="BUS_TAP_WRAP" VALUE="NOT_APP"/>
        <PARAMETER NAME="BUS_OUT_DELAY" VALUE="NONE"/>
        <PARAMETER NAME="SELIO_BUS_OUT_DELAY" VALUE="NONE"/>
        <PARAMETER NAME="BUS_OUT_TAP" VALUE="0"/>
        <PARAMETER NAME="SELIO_BUS_OUT_TAP" VALUE="0"/>
        <PARAMETER NAME="CLK_SIG_TYPE" VALUE="SINGLE"/>
        <PARAMETER NAME="SELIO_CLK_SIG_TYPE" VALUE="SINGLE"/>
        <PARAMETER NAME="CLK_IO_STD" VALUE="LVCMOS18"/>
        <PARAMETER NAME="SELIO_CLK_IO_STD" VALUE="LVCMOS18"/>
        <PARAMETER NAME="CLK_BUF" VALUE="BUFIO2"/>
        <PARAMETER NAME="SELIO_CLK_BUF" VALUE="BUFIO"/>
        <PARAMETER NAME="ACTIVE_EDGE" VALUE="RISING"/>
        <PARAMETER NAME="DDR_ALIGNMENT" VALUE="C0"/>
        <PARAMETER NAME="SELIO_DDR_ALIGNMENT" VALUE="SAME_EDGE_PIPELINED"/>
        <PARAMETER NAME="SELIO_ODDR_ALIGNMENT" VALUE="SAME_EDGE"/>
        <PARAMETER NAME="CLK_DELAY" VALUE="NONE"/>
        <PARAMETER NAME="CLK_TAP" VALUE="0"/>
        <PARAMETER NAME="CLK_FWD" VALUE="false"/>
        <PARAMETER NAME="CLK_FWD_SER" VALUE="false"/>
        <PARAMETER NAME="IDDR_RST_TYPE" VALUE="ASYNC"/>
        <PARAMETER NAME="SELIO_IDDR_RST_TYPE" VALUE="ASYNC"/>
        <PARAMETER NAME="CLK_EN" VALUE="false"/>
        <PARAMETER NAME="CONFIG_CLK_FWD" VALUE="false"/>
        <PARAMETER NAME="CLK_FWD_SIG_TYPE" VALUE="SINGLE"/>
        <PARAMETER NAME="CLK_FWD_IO_STD" VALUE="LVCMOS18"/>
        <PARAMETER NAME="DDR_CLK_BUF" VALUE="BUFR"/>
        <PARAMETER NAME="INCLUDE_IDELAYCTRL" VALUE="true"/>
        <PARAMETER NAME="INCLUDE_IDELAYCTRL_BUFG" VALUE="true"/>
        <PARAMETER NAME="IDELAY_HIGH_PERF_MODE" VALUE="false"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="0" NAME="data_in_from_pins" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_adc_d_i">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="adc_d_i"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk_in" SIGIS="clk" SIGNAME="External_Ports_adc_DCO_i">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="adc_DCO_i"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="io_reset" SIGIS="rst" SIGNAME="External_Ports_rst_i">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="rst_i"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="O" NAME="clk_out" SIGIS="clk" SIGNAME="DDR_frame_clk_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="deserializer_0" PORT="d_clk_in"/>
            <CONNECTION INSTANCE="fifo_generator_0" PORT="wr_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="data_in_to_device" RIGHT="0" SIGIS="data" SIGNAME="DDR_frame_data_in_to_device">
          <CONNECTIONS>
            <CONNECTION INSTANCE="deserializer_0" PORT="d_in"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/adc_control_saxi_0" HWVERSION="1.0" INSTANCE="adc_control_saxi_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="adc_control_saxi" VLNV="xilinx.com:module_ref:adc_control_saxi:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="C_S_AXI_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_S_AXI_ADDR_WIDTH" VALUE="4"/>
        <PARAMETER NAME="USER_CORE_ID_VER" VALUE="0x00020003"/>
        <PARAMETER NAME="MAX_COUNT_1MS" VALUE="99999"/>
        <PARAMETER NAME="Component_Name" VALUE="ADC_control_adc_control_saxi_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
        <PARAMETER NAME="C_BASEADDR" VALUE="0x00000000"/>
        <PARAMETER NAME="C_HIGHADDR" VALUE="0x00000FFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="S_AXI_ACLK" SIGIS="clk" SIGNAME="External_Ports_S_AXI_ACLK_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="S_AXI_ACLK_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_ARESETN" SIGIS="rst" SIGNAME="External_Ports_S_AXI_ARESETN_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="S_AXI_ARESETN_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S_AXI_AWADDR" RIGHT="0" SIGIS="undef" SIGNAME="adc_control_saxi_0_S_AXI_AWADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ADC_control_imp" PORT="S_AXI_0_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S_AXI_AWPROT" RIGHT="0" SIGIS="undef" SIGNAME="adc_control_saxi_0_S_AXI_AWPROT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ADC_control_imp" PORT="S_AXI_0_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_AWVALID" SIGIS="undef" SIGNAME="adc_control_saxi_0_S_AXI_AWVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ADC_control_imp" PORT="S_AXI_0_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_AWREADY" SIGIS="undef" SIGNAME="adc_control_saxi_0_S_AXI_AWREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ADC_control_imp" PORT="S_AXI_0_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="S_AXI_WDATA" RIGHT="0" SIGIS="undef" SIGNAME="adc_control_saxi_0_S_AXI_WDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ADC_control_imp" PORT="S_AXI_0_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S_AXI_WSTRB" RIGHT="0" SIGIS="undef" SIGNAME="adc_control_saxi_0_S_AXI_WSTRB">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ADC_control_imp" PORT="S_AXI_0_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_WVALID" SIGIS="undef" SIGNAME="adc_control_saxi_0_S_AXI_WVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ADC_control_imp" PORT="S_AXI_0_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_WREADY" SIGIS="undef" SIGNAME="adc_control_saxi_0_S_AXI_WREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ADC_control_imp" PORT="S_AXI_0_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S_AXI_BRESP" RIGHT="0" SIGIS="undef" SIGNAME="adc_control_saxi_0_S_AXI_BRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ADC_control_imp" PORT="S_AXI_0_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_BVALID" SIGIS="undef" SIGNAME="adc_control_saxi_0_S_AXI_BVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ADC_control_imp" PORT="S_AXI_0_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_BREADY" SIGIS="undef" SIGNAME="adc_control_saxi_0_S_AXI_BREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ADC_control_imp" PORT="S_AXI_0_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S_AXI_ARADDR" RIGHT="0" SIGIS="undef" SIGNAME="adc_control_saxi_0_S_AXI_ARADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ADC_control_imp" PORT="S_AXI_0_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S_AXI_ARPROT" RIGHT="0" SIGIS="undef" SIGNAME="adc_control_saxi_0_S_AXI_ARPROT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ADC_control_imp" PORT="S_AXI_0_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_ARVALID" SIGIS="undef" SIGNAME="adc_control_saxi_0_S_AXI_ARVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ADC_control_imp" PORT="S_AXI_0_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_ARREADY" SIGIS="undef" SIGNAME="adc_control_saxi_0_S_AXI_ARREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ADC_control_imp" PORT="S_AXI_0_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="S_AXI_RDATA" RIGHT="0" SIGIS="undef" SIGNAME="adc_control_saxi_0_S_AXI_RDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ADC_control_imp" PORT="S_AXI_0_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S_AXI_RRESP" RIGHT="0" SIGIS="undef" SIGNAME="adc_control_saxi_0_S_AXI_RRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ADC_control_imp" PORT="S_AXI_0_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_RVALID" SIGIS="undef" SIGNAME="adc_control_saxi_0_S_AXI_RVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ADC_control_imp" PORT="S_AXI_0_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_RREADY" SIGIS="undef" SIGNAME="adc_control_saxi_0_S_AXI_RREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ADC_control_imp" PORT="S_AXI_0_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="13" NAME="fifo_dout_i" RIGHT="0" SIGIS="undef" SIGNAME="fifo_generator_0_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fifo_generator_0" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="fifo_empty_i" SIGIS="undef" SIGNAME="fifo_generator_0_empty">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fifo_generator_0" PORT="empty"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="fifo_full_i" SIGIS="undef" SIGNAME="fifo_generator_0_full">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fifo_generator_0" PORT="full"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="fifo_ov_i" SIGIS="undef" SIGNAME="fifo_generator_0_overflow">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fifo_generator_0" PORT="overflow"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="fifo_rd_rst_busy_i" SIGIS="undef" SIGNAME="fifo_generator_0_rd_rst_busy">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fifo_generator_0" PORT="rd_rst_busy"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="fifo_wr_rst_busy_i" SIGIS="undef" SIGNAME="fifo_generator_0_wr_rst_busy">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fifo_generator_0" PORT="wr_rst_busy"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="fifo_rd_en_o" SIGIS="undef" SIGNAME="adc_control_saxi_0_fifo_rd_en_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fifo_generator_0" PORT="rd_en"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="External_Interface_S_AXI_0" DATAWIDTH="32" NAME="S_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="4"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="ADC_control_S_AXI_ACLK_0"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="S_AXI_AWADDR"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="S_AXI_AWPROT"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="S_AXI_AWVALID"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="S_AXI_AWREADY"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="S_AXI_WDATA"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="S_AXI_WSTRB"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="S_AXI_WVALID"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="S_AXI_WREADY"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="S_AXI_BRESP"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="S_AXI_BVALID"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="S_AXI_BREADY"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="S_AXI_ARADDR"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="S_AXI_ARPROT"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="S_AXI_ARVALID"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="S_AXI_ARREADY"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="S_AXI_RDATA"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="S_AXI_RRESP"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="S_AXI_RVALID"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="S_AXI_RREADY"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/deserializer_0" HWVERSION="1.0" INSTANCE="deserializer_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="deserializer" VLNV="xilinx.com:module_ref:deserializer:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="N" VALUE="14"/>
        <PARAMETER NAME="Component_Name" VALUE="ADC_control_deserializer_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="1" NAME="d_in" RIGHT="0" SIGIS="undef" SIGNAME="DDR_frame_data_in_to_device">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR_frame" PORT="data_in_to_device"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="d_clk_in" SIGIS="undef" SIGNAME="DDR_frame_clk_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR_frame" PORT="clk_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="d_frame" SIGIS="undef" SIGNAME="xlslice_0_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlslice_0" PORT="Dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="13" NAME="d_out" RIGHT="0" SIGIS="undef" SIGNAME="deserializer_0_d_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fifo_generator_0" PORT="din"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="d_valid" SIGIS="undef" SIGNAME="deserializer_0_d_valid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fifo_generator_0" PORT="wr_en"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="4" FULLNAME="/fifo_generator_0" HWVERSION="13.2" INSTANCE="fifo_generator_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="fifo_generator" VLNV="xilinx.com:ip:fifo_generator:13.2">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=fifo_generator;v=v13_2;d=pg057-fifo-generator.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_COMMON_CLOCK" VALUE="0"/>
        <PARAMETER NAME="C_SELECT_XPM" VALUE="0"/>
        <PARAMETER NAME="C_COUNT_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_DATA_COUNT_WIDTH" VALUE="10"/>
        <PARAMETER NAME="C_DEFAULT_VALUE" VALUE="BlankString"/>
        <PARAMETER NAME="C_DIN_WIDTH" VALUE="14"/>
        <PARAMETER NAME="C_DOUT_RST_VAL" VALUE="0"/>
        <PARAMETER NAME="C_DOUT_WIDTH" VALUE="14"/>
        <PARAMETER NAME="C_ENABLE_RLOCS" VALUE="0"/>
        <PARAMETER NAME="C_FAMILY" VALUE="zynq"/>
        <PARAMETER NAME="C_FULL_FLAGS_RST_VAL" VALUE="1"/>
        <PARAMETER NAME="C_HAS_ALMOST_EMPTY" VALUE="0"/>
        <PARAMETER NAME="C_HAS_ALMOST_FULL" VALUE="0"/>
        <PARAMETER NAME="C_HAS_BACKUP" VALUE="0"/>
        <PARAMETER NAME="C_HAS_DATA_COUNT" VALUE="0"/>
        <PARAMETER NAME="C_HAS_INT_CLK" VALUE="0"/>
        <PARAMETER NAME="C_HAS_MEMINIT_FILE" VALUE="0"/>
        <PARAMETER NAME="C_HAS_OVERFLOW" VALUE="1"/>
        <PARAMETER NAME="C_HAS_RD_DATA_COUNT" VALUE="0"/>
        <PARAMETER NAME="C_HAS_RD_RST" VALUE="0"/>
        <PARAMETER NAME="C_HAS_RST" VALUE="1"/>
        <PARAMETER NAME="C_HAS_SRST" VALUE="0"/>
        <PARAMETER NAME="C_HAS_UNDERFLOW" VALUE="0"/>
        <PARAMETER NAME="C_HAS_VALID" VALUE="0"/>
        <PARAMETER NAME="C_HAS_WR_ACK" VALUE="0"/>
        <PARAMETER NAME="C_HAS_WR_DATA_COUNT" VALUE="0"/>
        <PARAMETER NAME="C_HAS_WR_RST" VALUE="0"/>
        <PARAMETER NAME="C_IMPLEMENTATION_TYPE" VALUE="2"/>
        <PARAMETER NAME="C_INIT_WR_PNTR_VAL" VALUE="0"/>
        <PARAMETER NAME="C_MEMORY_TYPE" VALUE="1"/>
        <PARAMETER NAME="C_MIF_FILE_NAME" VALUE="BlankString"/>
        <PARAMETER NAME="C_OPTIMIZATION_MODE" VALUE="0"/>
        <PARAMETER NAME="C_OVERFLOW_LOW" VALUE="0"/>
        <PARAMETER NAME="C_PRELOAD_LATENCY" VALUE="0"/>
        <PARAMETER NAME="C_PRELOAD_REGS" VALUE="1"/>
        <PARAMETER NAME="C_PRIM_FIFO_TYPE" VALUE="1kx18"/>
        <PARAMETER NAME="C_PROG_EMPTY_THRESH_ASSERT_VAL" VALUE="4"/>
        <PARAMETER NAME="C_PROG_EMPTY_THRESH_NEGATE_VAL" VALUE="5"/>
        <PARAMETER NAME="C_PROG_EMPTY_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROG_FULL_THRESH_ASSERT_VAL" VALUE="1023"/>
        <PARAMETER NAME="C_PROG_FULL_THRESH_NEGATE_VAL" VALUE="1022"/>
        <PARAMETER NAME="C_PROG_FULL_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_RD_DATA_COUNT_WIDTH" VALUE="10"/>
        <PARAMETER NAME="C_RD_DEPTH" VALUE="1024"/>
        <PARAMETER NAME="C_RD_FREQ" VALUE="1"/>
        <PARAMETER NAME="C_RD_PNTR_WIDTH" VALUE="10"/>
        <PARAMETER NAME="C_UNDERFLOW_LOW" VALUE="0"/>
        <PARAMETER NAME="C_USE_DOUT_RST" VALUE="1"/>
        <PARAMETER NAME="C_USE_ECC" VALUE="0"/>
        <PARAMETER NAME="C_USE_EMBEDDED_REG" VALUE="0"/>
        <PARAMETER NAME="C_USE_PIPELINE_REG" VALUE="0"/>
        <PARAMETER NAME="C_POWER_SAVING_MODE" VALUE="0"/>
        <PARAMETER NAME="C_USE_FIFO16_FLAGS" VALUE="0"/>
        <PARAMETER NAME="C_USE_FWFT_DATA_COUNT" VALUE="0"/>
        <PARAMETER NAME="C_VALID_LOW" VALUE="0"/>
        <PARAMETER NAME="C_WR_ACK_LOW" VALUE="0"/>
        <PARAMETER NAME="C_WR_DATA_COUNT_WIDTH" VALUE="10"/>
        <PARAMETER NAME="C_WR_DEPTH" VALUE="1024"/>
        <PARAMETER NAME="C_WR_FREQ" VALUE="1"/>
        <PARAMETER NAME="C_WR_PNTR_WIDTH" VALUE="10"/>
        <PARAMETER NAME="C_WR_RESPONSE_LATENCY" VALUE="1"/>
        <PARAMETER NAME="C_MSGON_VAL" VALUE="1"/>
        <PARAMETER NAME="C_ENABLE_RST_SYNC" VALUE="1"/>
        <PARAMETER NAME="C_EN_SAFETY_CKT" VALUE="1"/>
        <PARAMETER NAME="C_ERROR_INJECTION_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_SYNCHRONIZER_STAGE" VALUE="2"/>
        <PARAMETER NAME="C_INTERFACE_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_AXI_TYPE" VALUE="1"/>
        <PARAMETER NAME="C_HAS_AXI_WR_CHANNEL" VALUE="1"/>
        <PARAMETER NAME="C_HAS_AXI_RD_CHANNEL" VALUE="1"/>
        <PARAMETER NAME="C_HAS_SLAVE_CE" VALUE="0"/>
        <PARAMETER NAME="C_HAS_MASTER_CE" VALUE="0"/>
        <PARAMETER NAME="C_ADD_NGC_CONSTRAINT" VALUE="0"/>
        <PARAMETER NAME="C_USE_COMMON_OVERFLOW" VALUE="0"/>
        <PARAMETER NAME="C_USE_COMMON_UNDERFLOW" VALUE="0"/>
        <PARAMETER NAME="C_USE_DEFAULT_SETTINGS" VALUE="0"/>
        <PARAMETER NAME="C_AXI_ID_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXI_ADDR_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_AXI_DATA_WIDTH" VALUE="64"/>
        <PARAMETER NAME="C_AXI_LEN_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C_AXI_LOCK_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_HAS_AXI_ID" VALUE="0"/>
        <PARAMETER NAME="C_HAS_AXI_AWUSER" VALUE="0"/>
        <PARAMETER NAME="C_HAS_AXI_WUSER" VALUE="0"/>
        <PARAMETER NAME="C_HAS_AXI_BUSER" VALUE="0"/>
        <PARAMETER NAME="C_HAS_AXI_ARUSER" VALUE="0"/>
        <PARAMETER NAME="C_HAS_AXI_RUSER" VALUE="0"/>
        <PARAMETER NAME="C_AXI_ARUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXI_AWUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXI_WUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXI_BUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXI_RUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_HAS_AXIS_TDATA" VALUE="1"/>
        <PARAMETER NAME="C_HAS_AXIS_TID" VALUE="0"/>
        <PARAMETER NAME="C_HAS_AXIS_TDEST" VALUE="0"/>
        <PARAMETER NAME="C_HAS_AXIS_TUSER" VALUE="1"/>
        <PARAMETER NAME="C_HAS_AXIS_TREADY" VALUE="1"/>
        <PARAMETER NAME="C_HAS_AXIS_TLAST" VALUE="0"/>
        <PARAMETER NAME="C_HAS_AXIS_TSTRB" VALUE="0"/>
        <PARAMETER NAME="C_HAS_AXIS_TKEEP" VALUE="0"/>
        <PARAMETER NAME="C_AXIS_TDATA_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C_AXIS_TID_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXIS_TDEST_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXIS_TUSER_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C_AXIS_TSTRB_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXIS_TKEEP_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_WACH_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_WDCH_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_WRCH_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_RACH_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_RDCH_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_AXIS_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_IMPLEMENTATION_TYPE_WACH" VALUE="1"/>
        <PARAMETER NAME="C_IMPLEMENTATION_TYPE_WDCH" VALUE="1"/>
        <PARAMETER NAME="C_IMPLEMENTATION_TYPE_WRCH" VALUE="1"/>
        <PARAMETER NAME="C_IMPLEMENTATION_TYPE_RACH" VALUE="1"/>
        <PARAMETER NAME="C_IMPLEMENTATION_TYPE_RDCH" VALUE="1"/>
        <PARAMETER NAME="C_IMPLEMENTATION_TYPE_AXIS" VALUE="1"/>
        <PARAMETER NAME="C_APPLICATION_TYPE_WACH" VALUE="0"/>
        <PARAMETER NAME="C_APPLICATION_TYPE_WDCH" VALUE="0"/>
        <PARAMETER NAME="C_APPLICATION_TYPE_WRCH" VALUE="0"/>
        <PARAMETER NAME="C_APPLICATION_TYPE_RACH" VALUE="0"/>
        <PARAMETER NAME="C_APPLICATION_TYPE_RDCH" VALUE="0"/>
        <PARAMETER NAME="C_APPLICATION_TYPE_AXIS" VALUE="0"/>
        <PARAMETER NAME="C_PRIM_FIFO_TYPE_WACH" VALUE="512x36"/>
        <PARAMETER NAME="C_PRIM_FIFO_TYPE_WDCH" VALUE="1kx36"/>
        <PARAMETER NAME="C_PRIM_FIFO_TYPE_WRCH" VALUE="512x36"/>
        <PARAMETER NAME="C_PRIM_FIFO_TYPE_RACH" VALUE="512x36"/>
        <PARAMETER NAME="C_PRIM_FIFO_TYPE_RDCH" VALUE="1kx36"/>
        <PARAMETER NAME="C_PRIM_FIFO_TYPE_AXIS" VALUE="1kx18"/>
        <PARAMETER NAME="C_USE_ECC_WACH" VALUE="0"/>
        <PARAMETER NAME="C_USE_ECC_WDCH" VALUE="0"/>
        <PARAMETER NAME="C_USE_ECC_WRCH" VALUE="0"/>
        <PARAMETER NAME="C_USE_ECC_RACH" VALUE="0"/>
        <PARAMETER NAME="C_USE_ECC_RDCH" VALUE="0"/>
        <PARAMETER NAME="C_USE_ECC_AXIS" VALUE="0"/>
        <PARAMETER NAME="C_ERROR_INJECTION_TYPE_WACH" VALUE="0"/>
        <PARAMETER NAME="C_ERROR_INJECTION_TYPE_WDCH" VALUE="0"/>
        <PARAMETER NAME="C_ERROR_INJECTION_TYPE_WRCH" VALUE="0"/>
        <PARAMETER NAME="C_ERROR_INJECTION_TYPE_RACH" VALUE="0"/>
        <PARAMETER NAME="C_ERROR_INJECTION_TYPE_RDCH" VALUE="0"/>
        <PARAMETER NAME="C_ERROR_INJECTION_TYPE_AXIS" VALUE="0"/>
        <PARAMETER NAME="C_DIN_WIDTH_WACH" VALUE="1"/>
        <PARAMETER NAME="C_DIN_WIDTH_WDCH" VALUE="64"/>
        <PARAMETER NAME="C_DIN_WIDTH_WRCH" VALUE="2"/>
        <PARAMETER NAME="C_DIN_WIDTH_RACH" VALUE="32"/>
        <PARAMETER NAME="C_DIN_WIDTH_RDCH" VALUE="64"/>
        <PARAMETER NAME="C_DIN_WIDTH_AXIS" VALUE="1"/>
        <PARAMETER NAME="C_WR_DEPTH_WACH" VALUE="16"/>
        <PARAMETER NAME="C_WR_DEPTH_WDCH" VALUE="1024"/>
        <PARAMETER NAME="C_WR_DEPTH_WRCH" VALUE="16"/>
        <PARAMETER NAME="C_WR_DEPTH_RACH" VALUE="16"/>
        <PARAMETER NAME="C_WR_DEPTH_RDCH" VALUE="1024"/>
        <PARAMETER NAME="C_WR_DEPTH_AXIS" VALUE="1024"/>
        <PARAMETER NAME="C_WR_PNTR_WIDTH_WACH" VALUE="4"/>
        <PARAMETER NAME="C_WR_PNTR_WIDTH_WDCH" VALUE="10"/>
        <PARAMETER NAME="C_WR_PNTR_WIDTH_WRCH" VALUE="4"/>
        <PARAMETER NAME="C_WR_PNTR_WIDTH_RACH" VALUE="4"/>
        <PARAMETER NAME="C_WR_PNTR_WIDTH_RDCH" VALUE="10"/>
        <PARAMETER NAME="C_WR_PNTR_WIDTH_AXIS" VALUE="10"/>
        <PARAMETER NAME="C_HAS_DATA_COUNTS_WACH" VALUE="0"/>
        <PARAMETER NAME="C_HAS_DATA_COUNTS_WDCH" VALUE="0"/>
        <PARAMETER NAME="C_HAS_DATA_COUNTS_WRCH" VALUE="0"/>
        <PARAMETER NAME="C_HAS_DATA_COUNTS_RACH" VALUE="0"/>
        <PARAMETER NAME="C_HAS_DATA_COUNTS_RDCH" VALUE="0"/>
        <PARAMETER NAME="C_HAS_DATA_COUNTS_AXIS" VALUE="0"/>
        <PARAMETER NAME="C_HAS_PROG_FLAGS_WACH" VALUE="0"/>
        <PARAMETER NAME="C_HAS_PROG_FLAGS_WDCH" VALUE="0"/>
        <PARAMETER NAME="C_HAS_PROG_FLAGS_WRCH" VALUE="0"/>
        <PARAMETER NAME="C_HAS_PROG_FLAGS_RACH" VALUE="0"/>
        <PARAMETER NAME="C_HAS_PROG_FLAGS_RDCH" VALUE="0"/>
        <PARAMETER NAME="C_HAS_PROG_FLAGS_AXIS" VALUE="0"/>
        <PARAMETER NAME="C_PROG_FULL_TYPE_WACH" VALUE="0"/>
        <PARAMETER NAME="C_PROG_FULL_TYPE_WDCH" VALUE="0"/>
        <PARAMETER NAME="C_PROG_FULL_TYPE_WRCH" VALUE="0"/>
        <PARAMETER NAME="C_PROG_FULL_TYPE_RACH" VALUE="0"/>
        <PARAMETER NAME="C_PROG_FULL_TYPE_RDCH" VALUE="0"/>
        <PARAMETER NAME="C_PROG_FULL_TYPE_AXIS" VALUE="0"/>
        <PARAMETER NAME="C_PROG_FULL_THRESH_ASSERT_VAL_WACH" VALUE="1023"/>
        <PARAMETER NAME="C_PROG_FULL_THRESH_ASSERT_VAL_WDCH" VALUE="1023"/>
        <PARAMETER NAME="C_PROG_FULL_THRESH_ASSERT_VAL_WRCH" VALUE="1023"/>
        <PARAMETER NAME="C_PROG_FULL_THRESH_ASSERT_VAL_RACH" VALUE="1023"/>
        <PARAMETER NAME="C_PROG_FULL_THRESH_ASSERT_VAL_RDCH" VALUE="1023"/>
        <PARAMETER NAME="C_PROG_FULL_THRESH_ASSERT_VAL_AXIS" VALUE="1023"/>
        <PARAMETER NAME="C_PROG_EMPTY_TYPE_WACH" VALUE="0"/>
        <PARAMETER NAME="C_PROG_EMPTY_TYPE_WDCH" VALUE="0"/>
        <PARAMETER NAME="C_PROG_EMPTY_TYPE_WRCH" VALUE="0"/>
        <PARAMETER NAME="C_PROG_EMPTY_TYPE_RACH" VALUE="0"/>
        <PARAMETER NAME="C_PROG_EMPTY_TYPE_RDCH" VALUE="0"/>
        <PARAMETER NAME="C_PROG_EMPTY_TYPE_AXIS" VALUE="0"/>
        <PARAMETER NAME="C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH" VALUE="1022"/>
        <PARAMETER NAME="C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH" VALUE="1022"/>
        <PARAMETER NAME="C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH" VALUE="1022"/>
        <PARAMETER NAME="C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH" VALUE="1022"/>
        <PARAMETER NAME="C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH" VALUE="1022"/>
        <PARAMETER NAME="C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS" VALUE="1022"/>
        <PARAMETER NAME="C_REG_SLICE_MODE_WACH" VALUE="0"/>
        <PARAMETER NAME="C_REG_SLICE_MODE_WDCH" VALUE="0"/>
        <PARAMETER NAME="C_REG_SLICE_MODE_WRCH" VALUE="0"/>
        <PARAMETER NAME="C_REG_SLICE_MODE_RACH" VALUE="0"/>
        <PARAMETER NAME="C_REG_SLICE_MODE_RDCH" VALUE="0"/>
        <PARAMETER NAME="C_REG_SLICE_MODE_AXIS" VALUE="0"/>
        <PARAMETER NAME="Component_Name" VALUE="ADC_control_fifo_generator_0_0"/>
        <PARAMETER NAME="Fifo_Implementation" VALUE="Independent_Clocks_Block_RAM"/>
        <PARAMETER NAME="synchronization_stages" VALUE="2"/>
        <PARAMETER NAME="synchronization_stages_axi" VALUE="2"/>
        <PARAMETER NAME="INTERFACE_TYPE" VALUE="Native"/>
        <PARAMETER NAME="Performance_Options" VALUE="First_Word_Fall_Through"/>
        <PARAMETER NAME="asymmetric_port_width" VALUE="false"/>
        <PARAMETER NAME="Input_Data_Width" VALUE="14"/>
        <PARAMETER NAME="Input_Depth" VALUE="1024"/>
        <PARAMETER NAME="Output_Data_Width" VALUE="14"/>
        <PARAMETER NAME="Output_Depth" VALUE="1024"/>
        <PARAMETER NAME="Enable_ECC" VALUE="false"/>
        <PARAMETER NAME="Use_Embedded_Registers" VALUE="false"/>
        <PARAMETER NAME="Reset_Pin" VALUE="true"/>
        <PARAMETER NAME="Enable_Reset_Synchronization" VALUE="true"/>
        <PARAMETER NAME="Reset_Type" VALUE="Asynchronous_Reset"/>
        <PARAMETER NAME="Full_Flags_Reset_Value" VALUE="1"/>
        <PARAMETER NAME="Use_Dout_Reset" VALUE="true"/>
        <PARAMETER NAME="Dout_Reset_Value" VALUE="0"/>
        <PARAMETER NAME="dynamic_power_saving" VALUE="false"/>
        <PARAMETER NAME="Almost_Full_Flag" VALUE="false"/>
        <PARAMETER NAME="Almost_Empty_Flag" VALUE="false"/>
        <PARAMETER NAME="Valid_Flag" VALUE="false"/>
        <PARAMETER NAME="Valid_Sense" VALUE="Active_High"/>
        <PARAMETER NAME="Underflow_Flag" VALUE="false"/>
        <PARAMETER NAME="Underflow_Sense" VALUE="Active_High"/>
        <PARAMETER NAME="Write_Acknowledge_Flag" VALUE="false"/>
        <PARAMETER NAME="Write_Acknowledge_Sense" VALUE="Active_High"/>
        <PARAMETER NAME="Overflow_Flag" VALUE="true"/>
        <PARAMETER NAME="Overflow_Sense" VALUE="Active_High"/>
        <PARAMETER NAME="Inject_Sbit_Error" VALUE="false"/>
        <PARAMETER NAME="Inject_Dbit_Error" VALUE="false"/>
        <PARAMETER NAME="ecc_pipeline_reg" VALUE="false"/>
        <PARAMETER NAME="Use_Extra_Logic" VALUE="false"/>
        <PARAMETER NAME="Data_Count" VALUE="false"/>
        <PARAMETER NAME="Data_Count_Width" VALUE="10"/>
        <PARAMETER NAME="Write_Data_Count" VALUE="false"/>
        <PARAMETER NAME="Write_Data_Count_Width" VALUE="10"/>
        <PARAMETER NAME="Read_Data_Count" VALUE="false"/>
        <PARAMETER NAME="Read_Data_Count_Width" VALUE="10"/>
        <PARAMETER NAME="Disable_Timing_Violations" VALUE="false"/>
        <PARAMETER NAME="Read_Clock_Frequency" VALUE="1"/>
        <PARAMETER NAME="Write_Clock_Frequency" VALUE="1"/>
        <PARAMETER NAME="Programmable_Full_Type" VALUE="No_Programmable_Full_Threshold"/>
        <PARAMETER NAME="Full_Threshold_Assert_Value" VALUE="1023"/>
        <PARAMETER NAME="Full_Threshold_Negate_Value" VALUE="1022"/>
        <PARAMETER NAME="Programmable_Empty_Type" VALUE="No_Programmable_Empty_Threshold"/>
        <PARAMETER NAME="Empty_Threshold_Assert_Value" VALUE="4"/>
        <PARAMETER NAME="Empty_Threshold_Negate_Value" VALUE="5"/>
        <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
        <PARAMETER NAME="Clock_Type_AXI" VALUE="Common_Clock"/>
        <PARAMETER NAME="HAS_ACLKEN" VALUE="false"/>
        <PARAMETER NAME="Clock_Enable_Type" VALUE="Slave_Interface_Clock_Enable"/>
        <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
        <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
        <PARAMETER NAME="ADDRESS_WIDTH" VALUE="32"/>
        <PARAMETER NAME="DATA_WIDTH" VALUE="64"/>
        <PARAMETER NAME="AWUSER_Width" VALUE="0"/>
        <PARAMETER NAME="WUSER_Width" VALUE="0"/>
        <PARAMETER NAME="BUSER_Width" VALUE="0"/>
        <PARAMETER NAME="ARUSER_Width" VALUE="0"/>
        <PARAMETER NAME="RUSER_Width" VALUE="0"/>
        <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="1"/>
        <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
        <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
        <PARAMETER NAME="TUSER_WIDTH" VALUE="4"/>
        <PARAMETER NAME="Enable_TREADY" VALUE="true"/>
        <PARAMETER NAME="Enable_TLAST" VALUE="false"/>
        <PARAMETER NAME="HAS_TSTRB" VALUE="false"/>
        <PARAMETER NAME="TSTRB_WIDTH" VALUE="1"/>
        <PARAMETER NAME="HAS_TKEEP" VALUE="false"/>
        <PARAMETER NAME="TKEEP_WIDTH" VALUE="1"/>
        <PARAMETER NAME="wach_type" VALUE="FIFO"/>
        <PARAMETER NAME="FIFO_Implementation_wach" VALUE="Common_Clock_Block_RAM"/>
        <PARAMETER NAME="FIFO_Application_Type_wach" VALUE="Data_FIFO"/>
        <PARAMETER NAME="Enable_ECC_wach" VALUE="false"/>
        <PARAMETER NAME="Inject_Sbit_Error_wach" VALUE="false"/>
        <PARAMETER NAME="Inject_Dbit_Error_wach" VALUE="false"/>
        <PARAMETER NAME="Input_Depth_wach" VALUE="16"/>
        <PARAMETER NAME="Enable_Data_Counts_wach" VALUE="false"/>
        <PARAMETER NAME="Programmable_Full_Type_wach" VALUE="No_Programmable_Full_Threshold"/>
        <PARAMETER NAME="Full_Threshold_Assert_Value_wach" VALUE="1023"/>
        <PARAMETER NAME="Programmable_Empty_Type_wach" VALUE="No_Programmable_Empty_Threshold"/>
        <PARAMETER NAME="Empty_Threshold_Assert_Value_wach" VALUE="1022"/>
        <PARAMETER NAME="wdch_type" VALUE="FIFO"/>
        <PARAMETER NAME="FIFO_Implementation_wdch" VALUE="Common_Clock_Block_RAM"/>
        <PARAMETER NAME="FIFO_Application_Type_wdch" VALUE="Data_FIFO"/>
        <PARAMETER NAME="Enable_ECC_wdch" VALUE="false"/>
        <PARAMETER NAME="Inject_Sbit_Error_wdch" VALUE="false"/>
        <PARAMETER NAME="Inject_Dbit_Error_wdch" VALUE="false"/>
        <PARAMETER NAME="Input_Depth_wdch" VALUE="1024"/>
        <PARAMETER NAME="Enable_Data_Counts_wdch" VALUE="false"/>
        <PARAMETER NAME="Programmable_Full_Type_wdch" VALUE="No_Programmable_Full_Threshold"/>
        <PARAMETER NAME="Full_Threshold_Assert_Value_wdch" VALUE="1023"/>
        <PARAMETER NAME="Programmable_Empty_Type_wdch" VALUE="No_Programmable_Empty_Threshold"/>
        <PARAMETER NAME="Empty_Threshold_Assert_Value_wdch" VALUE="1022"/>
        <PARAMETER NAME="wrch_type" VALUE="FIFO"/>
        <PARAMETER NAME="FIFO_Implementation_wrch" VALUE="Common_Clock_Block_RAM"/>
        <PARAMETER NAME="FIFO_Application_Type_wrch" VALUE="Data_FIFO"/>
        <PARAMETER NAME="Enable_ECC_wrch" VALUE="false"/>
        <PARAMETER NAME="Inject_Sbit_Error_wrch" VALUE="false"/>
        <PARAMETER NAME="Inject_Dbit_Error_wrch" VALUE="false"/>
        <PARAMETER NAME="Input_Depth_wrch" VALUE="16"/>
        <PARAMETER NAME="Enable_Data_Counts_wrch" VALUE="false"/>
        <PARAMETER NAME="Programmable_Full_Type_wrch" VALUE="No_Programmable_Full_Threshold"/>
        <PARAMETER NAME="Full_Threshold_Assert_Value_wrch" VALUE="1023"/>
        <PARAMETER NAME="Programmable_Empty_Type_wrch" VALUE="No_Programmable_Empty_Threshold"/>
        <PARAMETER NAME="Empty_Threshold_Assert_Value_wrch" VALUE="1022"/>
        <PARAMETER NAME="rach_type" VALUE="FIFO"/>
        <PARAMETER NAME="FIFO_Implementation_rach" VALUE="Common_Clock_Block_RAM"/>
        <PARAMETER NAME="FIFO_Application_Type_rach" VALUE="Data_FIFO"/>
        <PARAMETER NAME="Enable_ECC_rach" VALUE="false"/>
        <PARAMETER NAME="Inject_Sbit_Error_rach" VALUE="false"/>
        <PARAMETER NAME="Inject_Dbit_Error_rach" VALUE="false"/>
        <PARAMETER NAME="Input_Depth_rach" VALUE="16"/>
        <PARAMETER NAME="Enable_Data_Counts_rach" VALUE="false"/>
        <PARAMETER NAME="Programmable_Full_Type_rach" VALUE="No_Programmable_Full_Threshold"/>
        <PARAMETER NAME="Full_Threshold_Assert_Value_rach" VALUE="1023"/>
        <PARAMETER NAME="Programmable_Empty_Type_rach" VALUE="No_Programmable_Empty_Threshold"/>
        <PARAMETER NAME="Empty_Threshold_Assert_Value_rach" VALUE="1022"/>
        <PARAMETER NAME="rdch_type" VALUE="FIFO"/>
        <PARAMETER NAME="FIFO_Implementation_rdch" VALUE="Common_Clock_Block_RAM"/>
        <PARAMETER NAME="FIFO_Application_Type_rdch" VALUE="Data_FIFO"/>
        <PARAMETER NAME="Enable_ECC_rdch" VALUE="false"/>
        <PARAMETER NAME="Inject_Sbit_Error_rdch" VALUE="false"/>
        <PARAMETER NAME="Inject_Dbit_Error_rdch" VALUE="false"/>
        <PARAMETER NAME="Input_Depth_rdch" VALUE="1024"/>
        <PARAMETER NAME="Enable_Data_Counts_rdch" VALUE="false"/>
        <PARAMETER NAME="Programmable_Full_Type_rdch" VALUE="No_Programmable_Full_Threshold"/>
        <PARAMETER NAME="Full_Threshold_Assert_Value_rdch" VALUE="1023"/>
        <PARAMETER NAME="Programmable_Empty_Type_rdch" VALUE="No_Programmable_Empty_Threshold"/>
        <PARAMETER NAME="Empty_Threshold_Assert_Value_rdch" VALUE="1022"/>
        <PARAMETER NAME="axis_type" VALUE="FIFO"/>
        <PARAMETER NAME="FIFO_Implementation_axis" VALUE="Common_Clock_Block_RAM"/>
        <PARAMETER NAME="FIFO_Application_Type_axis" VALUE="Data_FIFO"/>
        <PARAMETER NAME="Enable_ECC_axis" VALUE="false"/>
        <PARAMETER NAME="Inject_Sbit_Error_axis" VALUE="false"/>
        <PARAMETER NAME="Inject_Dbit_Error_axis" VALUE="false"/>
        <PARAMETER NAME="Input_Depth_axis" VALUE="1024"/>
        <PARAMETER NAME="Enable_Data_Counts_axis" VALUE="false"/>
        <PARAMETER NAME="Programmable_Full_Type_axis" VALUE="No_Programmable_Full_Threshold"/>
        <PARAMETER NAME="Full_Threshold_Assert_Value_axis" VALUE="1023"/>
        <PARAMETER NAME="Programmable_Empty_Type_axis" VALUE="No_Programmable_Empty_Threshold"/>
        <PARAMETER NAME="Empty_Threshold_Assert_Value_axis" VALUE="1022"/>
        <PARAMETER NAME="Register_Slice_Mode_wach" VALUE="Fully_Registered"/>
        <PARAMETER NAME="Register_Slice_Mode_wdch" VALUE="Fully_Registered"/>
        <PARAMETER NAME="Register_Slice_Mode_wrch" VALUE="Fully_Registered"/>
        <PARAMETER NAME="Register_Slice_Mode_rach" VALUE="Fully_Registered"/>
        <PARAMETER NAME="Register_Slice_Mode_rdch" VALUE="Fully_Registered"/>
        <PARAMETER NAME="Register_Slice_Mode_axis" VALUE="Fully_Registered"/>
        <PARAMETER NAME="Underflow_Flag_AXI" VALUE="false"/>
        <PARAMETER NAME="Underflow_Sense_AXI" VALUE="Active_High"/>
        <PARAMETER NAME="Overflow_Flag_AXI" VALUE="false"/>
        <PARAMETER NAME="Overflow_Sense_AXI" VALUE="Active_High"/>
        <PARAMETER NAME="Disable_Timing_Violations_AXI" VALUE="false"/>
        <PARAMETER NAME="Add_NGC_Constraint_AXI" VALUE="false"/>
        <PARAMETER NAME="Enable_Common_Underflow" VALUE="false"/>
        <PARAMETER NAME="Enable_Common_Overflow" VALUE="false"/>
        <PARAMETER NAME="enable_read_pointer_increment_by2" VALUE="false"/>
        <PARAMETER NAME="Use_Embedded_Registers_axis" VALUE="false"/>
        <PARAMETER NAME="enable_low_latency" VALUE="false"/>
        <PARAMETER NAME="use_dout_register" VALUE="false"/>
        <PARAMETER NAME="Master_interface_Clock_enable_memory_mapped" VALUE="false"/>
        <PARAMETER NAME="Slave_interface_Clock_enable_memory_mapped" VALUE="false"/>
        <PARAMETER NAME="Output_Register_Type" VALUE="Embedded_Reg"/>
        <PARAMETER NAME="Enable_Safety_Circuit" VALUE="true"/>
        <PARAMETER NAME="Enable_ECC_Type" VALUE="Hard_ECC"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="rst" SIGIS="undef" SIGNAME="External_Ports_rst_i">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="rst_i"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="wr_clk" SIGIS="clk" SIGNAME="DDR_frame_clk_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR_frame" PORT="clk_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="rd_clk" SIGIS="clk" SIGNAME="External_Ports_fifo_clk_rd_i">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="fifo_clk_rd_i"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="13" NAME="din" RIGHT="0" SIGIS="undef" SIGNAME="deserializer_0_d_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="deserializer_0" PORT="d_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="wr_en" SIGIS="undef" SIGNAME="deserializer_0_d_valid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="deserializer_0" PORT="d_valid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="rd_en" SIGIS="undef" SIGNAME="adc_control_saxi_0_fifo_rd_en_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="adc_control_saxi_0" PORT="fifo_rd_en_o"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="13" NAME="dout" RIGHT="0" SIGIS="undef" SIGNAME="fifo_generator_0_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="adc_control_saxi_0" PORT="fifo_dout_i"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="full" SIGIS="undef" SIGNAME="fifo_generator_0_full">
          <CONNECTIONS>
            <CONNECTION INSTANCE="adc_control_saxi_0" PORT="fifo_full_i"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="overflow" SIGIS="undef" SIGNAME="fifo_generator_0_overflow">
          <CONNECTIONS>
            <CONNECTION INSTANCE="adc_control_saxi_0" PORT="fifo_ov_i"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="empty" SIGIS="undef" SIGNAME="fifo_generator_0_empty">
          <CONNECTIONS>
            <CONNECTION INSTANCE="adc_control_saxi_0" PORT="fifo_empty_i"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="wr_rst_busy" SIGIS="undef" SIGNAME="fifo_generator_0_wr_rst_busy">
          <CONNECTIONS>
            <CONNECTION INSTANCE="adc_control_saxi_0" PORT="fifo_wr_rst_busy_i"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="rd_rst_busy" SIGIS="undef" SIGNAME="fifo_generator_0_rd_rst_busy">
          <CONNECTIONS>
            <CONNECTION INSTANCE="adc_control_saxi_0" PORT="fifo_rd_rst_busy_i"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="FIFO_WRITE" TYPE="TARGET" VLNV="xilinx.com:interface:fifo_write:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="FULL" PHYSICAL="full"/>
            <PORTMAP LOGICAL="WR_DATA" PHYSICAL="din"/>
            <PORTMAP LOGICAL="WR_EN" PHYSICAL="wr_en"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="FIFO_READ" TYPE="TARGET" VLNV="xilinx.com:interface:fifo_read:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="EMPTY" PHYSICAL="empty"/>
            <PORTMAP LOGICAL="RD_DATA" PHYSICAL="dout"/>
            <PORTMAP LOGICAL="RD_EN" PHYSICAL="rd_en"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="2" FULLNAME="/xlslice_0" HWVERSION="1.0" INSTANCE="xlslice_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlslice" VLNV="xilinx.com:ip:xlslice:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="DIN_WIDTH" VALUE="2"/>
        <PARAMETER NAME="DIN_FROM" VALUE="0"/>
        <PARAMETER NAME="DIN_TO" VALUE="0"/>
        <PARAMETER NAME="Component_Name" VALUE="ADC_control_xlslice_0_0"/>
        <PARAMETER NAME="DOUT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="1" NAME="Din" RIGHT="0" SIGIS="undef" SIGNAME="DDR_data_data_in_to_device">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR_data" PORT="data_in_to_device"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="Dout" RIGHT="0" SIGIS="undef" SIGNAME="xlslice_0_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="deserializer_0" PORT="d_frame"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
  </MODULES>

</EDKSYSTEM>
