ls
# bullsCows.sv
# bullsCows_tb.sv
# bullsCows_top.sv
# display_manager.sv
# dspl_drv_NexysA7.v
# Nexys-A7-100T-TP2.xdc
# README.md
# sim.do
# transcript
do sim.do
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:08:32 on May 20,2025
# vlog -reportprogress 300 bullsCows.sv 
# -- Compiling module bullsCows
# ** Error: (vlog-13069) bullsCows.sv(24): near "input": syntax error, unexpected input, expecting IDENTIFIER or TYPE_IDENTIFIER or NETTYPE_IDENTIFIER or '='.
# ** Error: (vlog-13069) bullsCows.sv(38): near "input": syntax error, unexpected input.
# ** Error: (vlog-13069) bullsCows.sv(46): near "input": syntax error, unexpected input.
# ** Error: (vlog-13069) bullsCows.sv(57): near "input": syntax error, unexpected input.
# ** Error: (vlog-13069) bullsCows.sv(60): near "input": syntax error, unexpected input.
# ** Error: (vlog-13069) bullsCows.sv(66): near "input": syntax error, unexpected input.
# ** Error: (vlog-13069) bullsCows.sv(70): near "<=": syntax error, unexpected <=.
# ** Error: bullsCows.sv(70): (vlog-13205) Syntax error found in the scope following 'cows'. Is there a missing '::'?
# End time: 14:08:32 on May 20,2025, Elapsed time: 0:00:00
# Errors: 8, Warnings: 0
# ** Error: /home/lucas/intelFPGA/20.1/modelsim_ase/linuxaloem/vlog failed.
# Error in macro ./sim.do line 9
# /home/lucas/intelFPGA/20.1/modelsim_ase/linuxaloem/vlog failed.
#     while executing
# "vlog -reportprogress 300 bullsCows.sv"
do sim.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:09:56 on May 20,2025
# vlog -reportprogress 300 bullsCows.sv 
# -- Compiling module bullsCows
# ** Error (suppressible): bullsCows.sv(177): (vlog-7061) Variable 'confirmed' driven in an always_ff block, may not be driven by any other process. See bullsCows.sv(39).
# End time: 14:09:56 on May 20,2025, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: /home/lucas/intelFPGA/20.1/modelsim_ase/linuxaloem/vlog failed.
# Error in macro ./sim.do line 9
# /home/lucas/intelFPGA/20.1/modelsim_ase/linuxaloem/vlog failed.
#     while executing
# "vlog -reportprogress 300 bullsCows.sv"
do sim.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:13:07 on May 20,2025
# vlog -reportprogress 300 bullsCows.sv 
# -- Compiling module bullsCows
# 
# Top level modules:
# 	bullsCows
# End time: 14:13:07 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:13:07 on May 20,2025
# vlog -reportprogress 300 bullsCows_tb.sv 
# ** Error: (vlog-13069) bullsCows_tb.sv(3): near "parameter": syntax error, unexpected parameter.
# End time: 14:13:07 on May 20,2025, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: /home/lucas/intelFPGA/20.1/modelsim_ase/linuxaloem/vlog failed.
# Error in macro ./sim.do line 10
# /home/lucas/intelFPGA/20.1/modelsim_ase/linuxaloem/vlog failed.
#     while executing
# "vlog -reportprogress 300 bullsCows_tb.sv"
do sim.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:14:10 on May 20,2025
# vlog -reportprogress 300 bullsCows.sv 
# -- Compiling module bullsCows
# 
# Top level modules:
# 	bullsCows
# End time: 14:14:10 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:14:10 on May 20,2025
# vlog -reportprogress 300 bullsCows_tb.sv 
# -- Compiling module bullsCows_tb
# ** Error: bullsCows_tb.sv(26): (vlog-13161) unexpected '$display', expecting elaboration system task $fatal/$error/$warning/$info.
# ** Error: (vlog-13069) bullsCows_tb.sv(27): near "@": syntax error, unexpected '@'.
# End time: 14:14:10 on May 20,2025, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
# ** Error: /home/lucas/intelFPGA/20.1/modelsim_ase/linuxaloem/vlog failed.
# Error in macro ./sim.do line 10
# /home/lucas/intelFPGA/20.1/modelsim_ase/linuxaloem/vlog failed.
#     while executing
# "vlog -reportprogress 300 bullsCows_tb.sv"
do sim.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:14:29 on May 20,2025
# vlog -reportprogress 300 bullsCows.sv 
# -- Compiling module bullsCows
# 
# Top level modules:
# 	bullsCows
# End time: 14:14:29 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:14:29 on May 20,2025
# vlog -reportprogress 300 bullsCows_tb.sv 
# -- Compiling module bullsCows_tb
# ** Error: (vlog-13069) bullsCows_tb.sv(27): near "@": syntax error, unexpected '@'.
# End time: 14:14:29 on May 20,2025, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: /home/lucas/intelFPGA/20.1/modelsim_ase/linuxaloem/vlog failed.
# Error in macro ./sim.do line 10
# /home/lucas/intelFPGA/20.1/modelsim_ase/linuxaloem/vlog failed.
#     while executing
# "vlog -reportprogress 300 bullsCows_tb.sv"
do sim.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:16:19 on May 20,2025
# vlog -reportprogress 300 bullsCows.sv 
# -- Compiling module bullsCows
# 
# Top level modules:
# 	bullsCows
# End time: 14:16:19 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:16:19 on May 20,2025
# vlog -reportprogress 300 bullsCows_tb.sv 
# -- Compiling module bullsCows_tb
# ** Warning: bullsCows_tb.sv(30): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# 
# Top level modules:
# 	bullsCows_tb
# End time: 14:16:19 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# vsim work.calculadora_top_tb 
# Start time: 14:16:20 on May 20,2025
# ** Error: (vsim-3170) Could not find 'calculadora_top_tb'.
#         Searched libraries:
#             /home/lucas/Desktop/facul/a2025_1/SD_sistemas-digitais/Bull-Cows/work
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./sim.do PAUSED at line 13
