
*** Running vivado
    with args -log design_1_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source design_1_wrapper.tcl -notrace


****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:54:30 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source design_1_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/paprika/Desktop/mkjpeg/ip_apb2opb'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/paprika/Desktop/mkjpeg/trunk/design'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/paprika/Xishit/Vivado/2017.4/data/ip'.
Command: link_design -top design_1_wrapper -part xc7z020clg400-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint '/home/paprika/Desktop/CovaDalamas/Vivado/Interco_APB-2OPBJPEG/Interco_APB-2OPBJPEG.srcs/sources_1/bd/design_1/ip/design_1_Ground_3_0/design_1_Ground_3_0.dcp' for cell 'design_1_i/Ground_1'
INFO: [Project 1-454] Reading design checkpoint '/home/paprika/Desktop/CovaDalamas/Vivado/Interco_APB-2OPBJPEG/Interco_APB-2OPBJPEG.srcs/sources_1/bd/design_1/ip/design_1_xlconstant_0_1/design_1_xlconstant_0_1.dcp' for cell 'design_1_i/Ground_24'
INFO: [Project 1-454] Reading design checkpoint '/home/paprika/Desktop/CovaDalamas/Vivado/Interco_APB-2OPBJPEG/Interco_APB-2OPBJPEG.srcs/sources_1/bd/design_1/ip/design_1_xlconstant_0_0/design_1_xlconstant_0_0.dcp' for cell 'design_1_i/Ground_3'
INFO: [Project 1-454] Reading design checkpoint '/home/paprika/Desktop/CovaDalamas/Vivado/Interco_APB-2OPBJPEG/Interco_APB-2OPBJPEG.srcs/sources_1/bd/design_1/ip/design_1_Ground_24_0/design_1_Ground_24_0.dcp' for cell 'design_1_i/Ground_8'
INFO: [Project 1-454] Reading design checkpoint '/home/paprika/Desktop/CovaDalamas/Vivado/Interco_APB-2OPBJPEG/Interco_APB-2OPBJPEG.srcs/sources_1/bd/design_1/ip/design_1_JpegEnc_0_0/design_1_JpegEnc_0_0.dcp' for cell 'design_1_i/JpegEnc_0'
INFO: [Project 1-454] Reading design checkpoint '/home/paprika/Desktop/CovaDalamas/Vivado/Interco_APB-2OPBJPEG/Interco_APB-2OPBJPEG.srcs/sources_1/bd/design_1/ip/design_1_xlconcat_0_1/design_1_xlconcat_0_1.dcp' for cell 'design_1_i/adress_24'
INFO: [Project 1-454] Reading design checkpoint '/home/paprika/Desktop/CovaDalamas/Vivado/Interco_APB-2OPBJPEG/Interco_APB-2OPBJPEG.srcs/sources_1/bd/design_1/ip/design_1_always_only_1_word_0/design_1_always_only_1_word_0.dcp' for cell 'design_1_i/always_only_1_byte'
INFO: [Project 1-454] Reading design checkpoint '/home/paprika/Desktop/CovaDalamas/Vivado/Interco_APB-2OPBJPEG/Interco_APB-2OPBJPEG.srcs/sources_1/bd/design_1/ip/design_1_xlconcat_0_0/design_1_xlconcat_0_0.dcp' for cell 'design_1_i/always_only_1_word'
INFO: [Project 1-454] Reading design checkpoint '/home/paprika/Desktop/CovaDalamas/Vivado/Interco_APB-2OPBJPEG/Interco_APB-2OPBJPEG.srcs/sources_1/bd/design_1/ip/design_1_apb2opb_0_0/design_1_apb2opb_0_0.dcp' for cell 'design_1_i/apb2opb_0'
INFO: [Project 1-454] Reading design checkpoint '/home/paprika/Desktop/CovaDalamas/Vivado/Interco_APB-2OPBJPEG/Interco_APB-2OPBJPEG.srcs/sources_1/bd/design_1/ip/design_1_axi_apb_bridge_0_0/design_1_axi_apb_bridge_0_0.dcp' for cell 'design_1_i/axi_apb_bridge_0'
INFO: [Project 1-454] Reading design checkpoint '/home/paprika/Desktop/CovaDalamas/Vivado/Interco_APB-2OPBJPEG/Interco_APB-2OPBJPEG.srcs/sources_1/bd/design_1/ip/design_1_axi_fifo_mm_s_0_0/design_1_axi_fifo_mm_s_0_0.dcp' for cell 'design_1_i/axi_fifo_mm_s_0'
INFO: [Project 1-454] Reading design checkpoint '/home/paprika/Desktop/CovaDalamas/Vivado/Interco_APB-2OPBJPEG/Interco_APB-2OPBJPEG.srcs/sources_1/bd/design_1/ip/design_1_blk_mem_gen_0_0/design_1_blk_mem_gen_0_0.dcp' for cell 'design_1_i/blk_mem_gen_0'
INFO: [Project 1-454] Reading design checkpoint '/home/paprika/Desktop/CovaDalamas/Vivado/Interco_APB-2OPBJPEG/Interco_APB-2OPBJPEG.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.dcp' for cell 'design_1_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint '/home/paprika/Desktop/CovaDalamas/Vivado/Interco_APB-2OPBJPEG/Interco_APB-2OPBJPEG.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_50M_0/design_1_rst_ps7_0_50M_0.dcp' for cell 'design_1_i/rst_ps7_0_50M'
INFO: [Project 1-454] Reading design checkpoint '/home/paprika/Desktop/CovaDalamas/Vivado/Interco_APB-2OPBJPEG/Interco_APB-2OPBJPEG.srcs/sources_1/bd/design_1/ip/design_1_xlslice_0_0/design_1_xlslice_0_0.dcp' for cell 'design_1_i/xlslice_0'
INFO: [Project 1-454] Reading design checkpoint '/home/paprika/Desktop/CovaDalamas/Vivado/Interco_APB-2OPBJPEG/Interco_APB-2OPBJPEG.srcs/sources_1/bd/design_1/ip/design_1_xbar_0/design_1_xbar_0.dcp' for cell 'design_1_i/axi_interconnect_0/xbar'
INFO: [Project 1-454] Reading design checkpoint '/home/paprika/Desktop/CovaDalamas/Vivado/Interco_APB-2OPBJPEG/Interco_APB-2OPBJPEG.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0.dcp' for cell 'design_1_i/axi_interconnect_0/s00_couplers/auto_pc'
INFO: [Netlist 29-17] Analyzing 712 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.4
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/paprika/Desktop/CovaDalamas/Vivado/Interco_APB-2OPBJPEG/Interco_APB-2OPBJPEG.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Finished Parsing XDC File [/home/paprika/Desktop/CovaDalamas/Vivado/Interco_APB-2OPBJPEG/Interco_APB-2OPBJPEG.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Parsing XDC File [/home/paprika/Desktop/CovaDalamas/Vivado/Interco_APB-2OPBJPEG/Interco_APB-2OPBJPEG.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_50M_0/design_1_rst_ps7_0_50M_0_board.xdc] for cell 'design_1_i/rst_ps7_0_50M/U0'
Finished Parsing XDC File [/home/paprika/Desktop/CovaDalamas/Vivado/Interco_APB-2OPBJPEG/Interco_APB-2OPBJPEG.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_50M_0/design_1_rst_ps7_0_50M_0_board.xdc] for cell 'design_1_i/rst_ps7_0_50M/U0'
Parsing XDC File [/home/paprika/Desktop/CovaDalamas/Vivado/Interco_APB-2OPBJPEG/Interco_APB-2OPBJPEG.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_50M_0/design_1_rst_ps7_0_50M_0.xdc] for cell 'design_1_i/rst_ps7_0_50M/U0'
Finished Parsing XDC File [/home/paprika/Desktop/CovaDalamas/Vivado/Interco_APB-2OPBJPEG/Interco_APB-2OPBJPEG.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_50M_0/design_1_rst_ps7_0_50M_0.xdc] for cell 'design_1_i/rst_ps7_0_50M/U0'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/paprika/Desktop/CovaDalamas/Vivado/Interco_APB-2OPBJPEG/Interco_APB-2OPBJPEG.srcs/sources_1/bd/design_1/ip/design_1_axi_fifo_mm_s_0_0/design_1_axi_fifo_mm_s_0_0.dcp'
Sourcing Tcl File [/home/paprika/Xishit/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/reset_gen_cc.rstblk_cc/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/paprika/Xishit/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl:2]
all_registers: Time (s): cpu = 00:00:08 ; elapsed = 00:00:13 . Memory (MB): peak = 2110.281 ; gain = 522.523 ; free physical = 56332 ; free virtual = 61371
Finished Sourcing Tcl File [/home/paprika/Xishit/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/reset_gen_cc.rstblk_cc/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/home/paprika/Xishit/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
Finished Sourcing Tcl File [/home/paprika/Xishit/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
Sourcing Tcl File [/home/paprika/Xishit/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
Finished Sourcing Tcl File [/home/paprika/Xishit/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 28 instances were transformed.
  RAM64M => RAM64M (RAMD64E, RAMD64E, RAMD64E, RAMD64E): 26 instances
  RAM64X1D => RAM64X1D (RAMD64E, RAMD64E): 2 instances

30 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:31 . Memory (MB): peak = 2111.289 ; gain = 913.922 ; free physical = 56362 ; free virtual = 61381
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.78 . Memory (MB): peak = 2175.312 ; gain = 64.023 ; free physical = 56355 ; free virtual = 61375
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1d445219e

Time (s): cpu = 00:00:00.96 ; elapsed = 00:00:00.52 . Memory (MB): peak = 2175.312 ; gain = 0.000 ; free physical = 56356 ; free virtual = 61376
INFO: [Opt 31-389] Phase Retarget created 72 cells and removed 157 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 23403effb

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.69 . Memory (MB): peak = 2175.312 ; gain = 0.000 ; free physical = 56356 ; free virtual = 61376
INFO: [Opt 31-389] Phase Constant propagation created 7 cells and removed 13 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 1c0e0a927

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2175.312 ; gain = 0.000 ; free physical = 56356 ; free virtual = 61376
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 476 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 1c0e0a927

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2175.312 ; gain = 0.000 ; free physical = 56356 ; free virtual = 61376
INFO: [Opt 31-389] Phase BUFG optimization created 0 cells and removed 0 cells

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 1c0e0a927

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2175.312 ; gain = 0.000 ; free physical = 56356 ; free virtual = 61376
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2175.312 ; gain = 0.000 ; free physical = 56355 ; free virtual = 61375
Ending Logic Optimization Task | Checksum: 1dfc5fa03

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2175.312 ; gain = 0.000 ; free physical = 56355 ; free virtual = 61375

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=11.064 | TNS=0.000 |
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 21 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 2 newly gated: 20 Total Ports: 42
Number of Flops added for Enable Generation: 2

Ending PowerOpt Patch Enables Task | Checksum: 1b8266e71

Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.10 . Memory (MB): peak = 2571.723 ; gain = 0.000 ; free physical = 56314 ; free virtual = 61334
Ending Power Optimization Task | Checksum: 1b8266e71

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2571.723 ; gain = 396.410 ; free physical = 56325 ; free virtual = 61345

Starting Logic Optimization Task
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 1 Remap
Phase 1 Remap | Checksum: 27711923e

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.54 . Memory (MB): peak = 2571.723 ; gain = 0.000 ; free physical = 56329 ; free virtual = 61349
INFO: [Opt 31-389] Phase Remap created 9 cells and removed 35 cells
Ending Logic Optimization Task | Checksum: 27711923e

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.55 . Memory (MB): peak = 2571.723 ; gain = 0.000 ; free physical = 56329 ; free virtual = 61349
INFO: [Common 17-83] Releasing license: Implementation
53 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:06 . Memory (MB): peak = 2571.723 ; gain = 460.434 ; free physical = 56329 ; free virtual = 61349
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2571.723 ; gain = 0.000 ; free physical = 56327 ; free virtual = 61349
INFO: [Common 17-1381] The checkpoint '/home/paprika/Desktop/CovaDalamas/Vivado/Interco_APB-2OPBJPEG/Interco_APB-2OPBJPEG.runs/impl_1/design_1_wrapper_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file design_1_wrapper_drc_opted.rpt -pb design_1_wrapper_drc_opted.pb -rpx design_1_wrapper_drc_opted.rpx
Command: report_drc -file design_1_wrapper_drc_opted.rpt -pb design_1_wrapper_drc_opted.pb -rpx design_1_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/paprika/Desktop/CovaDalamas/Vivado/Interco_APB-2OPBJPEG/Interco_APB-2OPBJPEG.runs/impl_1/design_1_wrapper_drc_opted.rpt.
report_drc completed successfully
INFO: [Chipscope 16-241] No debug cores found in the current design.
Before running the implement_debug_core command, either use the Set Up Debug wizard (GUI mode)
or use the create_debug_core and connect_debug_core Tcl commands to insert debug cores into the design.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC CHECK-3] Report rule limit reached: REQP-1839 rule limit reached: 20 violations have been found.
WARNING: [DRC CHECK-3] Report rule limit reached: REQP-1840 rule limit reached: 20 violations have been found.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 design_1_i/JpegEnc_0/U0/U_BUF_FIFO/U_SUB_RAMZ/mem_reg_0 has an input control pin design_1_i/JpegEnc_0/U0/U_BUF_FIFO/U_SUB_RAMZ/mem_reg_0/ADDRARDADDR[10] (net: design_1_i/JpegEnc_0/U0/U_BUF_FIFO/U_SUB_RAMZ/Q[8]) which is driven by a register (design_1_i/JpegEnc_0/U0/U_BUF_FIFO/wr_ptr_reg[8]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 design_1_i/JpegEnc_0/U0/U_BUF_FIFO/U_SUB_RAMZ/mem_reg_0 has an input control pin design_1_i/JpegEnc_0/U0/U_BUF_FIFO/U_SUB_RAMZ/mem_reg_0/ADDRARDADDR[11] (net: design_1_i/JpegEnc_0/U0/U_BUF_FIFO/U_SUB_RAMZ/Q[9]) which is driven by a register (design_1_i/JpegEnc_0/U0/U_BUF_FIFO/wr_ptr_reg[9]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 design_1_i/JpegEnc_0/U0/U_BUF_FIFO/U_SUB_RAMZ/mem_reg_0 has an input control pin design_1_i/JpegEnc_0/U0/U_BUF_FIFO/U_SUB_RAMZ/mem_reg_0/ADDRARDADDR[12] (net: design_1_i/JpegEnc_0/U0/U_BUF_FIFO/U_SUB_RAMZ/Q[10]) which is driven by a register (design_1_i/JpegEnc_0/U0/U_BUF_FIFO/wr_ptr_reg[10]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 design_1_i/JpegEnc_0/U0/U_BUF_FIFO/U_SUB_RAMZ/mem_reg_0 has an input control pin design_1_i/JpegEnc_0/U0/U_BUF_FIFO/U_SUB_RAMZ/mem_reg_0/ADDRARDADDR[13] (net: design_1_i/JpegEnc_0/U0/U_BUF_FIFO/U_SUB_RAMZ/Q[11]) which is driven by a register (design_1_i/JpegEnc_0/U0/U_BUF_FIFO/wr_ptr_reg[11]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 design_1_i/JpegEnc_0/U0/U_BUF_FIFO/U_SUB_RAMZ/mem_reg_0 has an input control pin design_1_i/JpegEnc_0/U0/U_BUF_FIFO/U_SUB_RAMZ/mem_reg_0/ADDRARDADDR[14] (net: design_1_i/JpegEnc_0/U0/U_BUF_FIFO/U_SUB_RAMZ/Q[12]) which is driven by a register (design_1_i/JpegEnc_0/U0/U_BUF_FIFO/wr_ptr_reg[12]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 design_1_i/JpegEnc_0/U0/U_BUF_FIFO/U_SUB_RAMZ/mem_reg_0 has an input control pin design_1_i/JpegEnc_0/U0/U_BUF_FIFO/U_SUB_RAMZ/mem_reg_0/ADDRARDADDR[2] (net: design_1_i/JpegEnc_0/U0/U_BUF_FIFO/U_SUB_RAMZ/Q[0]) which is driven by a register (design_1_i/JpegEnc_0/U0/U_BUF_FIFO/wr_ptr_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 design_1_i/JpegEnc_0/U0/U_BUF_FIFO/U_SUB_RAMZ/mem_reg_0 has an input control pin design_1_i/JpegEnc_0/U0/U_BUF_FIFO/U_SUB_RAMZ/mem_reg_0/ADDRARDADDR[3] (net: design_1_i/JpegEnc_0/U0/U_BUF_FIFO/U_SUB_RAMZ/Q[1]) which is driven by a register (design_1_i/JpegEnc_0/U0/U_BUF_FIFO/wr_ptr_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 design_1_i/JpegEnc_0/U0/U_BUF_FIFO/U_SUB_RAMZ/mem_reg_0 has an input control pin design_1_i/JpegEnc_0/U0/U_BUF_FIFO/U_SUB_RAMZ/mem_reg_0/ADDRARDADDR[4] (net: design_1_i/JpegEnc_0/U0/U_BUF_FIFO/U_SUB_RAMZ/Q[2]) which is driven by a register (design_1_i/JpegEnc_0/U0/U_BUF_FIFO/wr_ptr_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 design_1_i/JpegEnc_0/U0/U_BUF_FIFO/U_SUB_RAMZ/mem_reg_0 has an input control pin design_1_i/JpegEnc_0/U0/U_BUF_FIFO/U_SUB_RAMZ/mem_reg_0/ADDRARDADDR[5] (net: design_1_i/JpegEnc_0/U0/U_BUF_FIFO/U_SUB_RAMZ/Q[3]) which is driven by a register (design_1_i/JpegEnc_0/U0/U_BUF_FIFO/wr_ptr_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 design_1_i/JpegEnc_0/U0/U_BUF_FIFO/U_SUB_RAMZ/mem_reg_0 has an input control pin design_1_i/JpegEnc_0/U0/U_BUF_FIFO/U_SUB_RAMZ/mem_reg_0/ADDRARDADDR[6] (net: design_1_i/JpegEnc_0/U0/U_BUF_FIFO/U_SUB_RAMZ/Q[4]) which is driven by a register (design_1_i/JpegEnc_0/U0/U_BUF_FIFO/wr_ptr_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 design_1_i/JpegEnc_0/U0/U_BUF_FIFO/U_SUB_RAMZ/mem_reg_0 has an input control pin design_1_i/JpegEnc_0/U0/U_BUF_FIFO/U_SUB_RAMZ/mem_reg_0/ADDRARDADDR[7] (net: design_1_i/JpegEnc_0/U0/U_BUF_FIFO/U_SUB_RAMZ/Q[5]) which is driven by a register (design_1_i/JpegEnc_0/U0/U_BUF_FIFO/wr_ptr_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 design_1_i/JpegEnc_0/U0/U_BUF_FIFO/U_SUB_RAMZ/mem_reg_0 has an input control pin design_1_i/JpegEnc_0/U0/U_BUF_FIFO/U_SUB_RAMZ/mem_reg_0/ADDRARDADDR[8] (net: design_1_i/JpegEnc_0/U0/U_BUF_FIFO/U_SUB_RAMZ/Q[6]) which is driven by a register (design_1_i/JpegEnc_0/U0/U_BUF_FIFO/wr_ptr_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 design_1_i/JpegEnc_0/U0/U_BUF_FIFO/U_SUB_RAMZ/mem_reg_0 has an input control pin design_1_i/JpegEnc_0/U0/U_BUF_FIFO/U_SUB_RAMZ/mem_reg_0/ADDRARDADDR[9] (net: design_1_i/JpegEnc_0/U0/U_BUF_FIFO/U_SUB_RAMZ/Q[7]) which is driven by a register (design_1_i/JpegEnc_0/U0/U_BUF_FIFO/wr_ptr_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 design_1_i/JpegEnc_0/U0/U_BUF_FIFO/U_SUB_RAMZ/mem_reg_0 has an input control pin design_1_i/JpegEnc_0/U0/U_BUF_FIFO/U_SUB_RAMZ/mem_reg_0/ADDRBWRADDR[10] (net: design_1_i/JpegEnc_0/U0/U_BUF_FIFO/U_SUB_RAMZ/rd_ptr_reg[12][8]) which is driven by a register (design_1_i/JpegEnc_0/U0/U_BUF_FIFO/rd_ptr_reg[8]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 design_1_i/JpegEnc_0/U0/U_BUF_FIFO/U_SUB_RAMZ/mem_reg_0 has an input control pin design_1_i/JpegEnc_0/U0/U_BUF_FIFO/U_SUB_RAMZ/mem_reg_0/ADDRBWRADDR[11] (net: design_1_i/JpegEnc_0/U0/U_BUF_FIFO/U_SUB_RAMZ/rd_ptr_reg[12][9]) which is driven by a register (design_1_i/JpegEnc_0/U0/U_BUF_FIFO/rd_ptr_reg[9]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 design_1_i/JpegEnc_0/U0/U_BUF_FIFO/U_SUB_RAMZ/mem_reg_0 has an input control pin design_1_i/JpegEnc_0/U0/U_BUF_FIFO/U_SUB_RAMZ/mem_reg_0/ADDRBWRADDR[12] (net: design_1_i/JpegEnc_0/U0/U_BUF_FIFO/U_SUB_RAMZ/rd_ptr_reg[12][10]) which is driven by a register (design_1_i/JpegEnc_0/U0/U_BUF_FIFO/rd_ptr_reg[10]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 design_1_i/JpegEnc_0/U0/U_BUF_FIFO/U_SUB_RAMZ/mem_reg_0 has an input control pin design_1_i/JpegEnc_0/U0/U_BUF_FIFO/U_SUB_RAMZ/mem_reg_0/ADDRBWRADDR[13] (net: design_1_i/JpegEnc_0/U0/U_BUF_FIFO/U_SUB_RAMZ/rd_ptr_reg[12][11]) which is driven by a register (design_1_i/JpegEnc_0/U0/U_BUF_FIFO/rd_ptr_reg[11]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 design_1_i/JpegEnc_0/U0/U_BUF_FIFO/U_SUB_RAMZ/mem_reg_0 has an input control pin design_1_i/JpegEnc_0/U0/U_BUF_FIFO/U_SUB_RAMZ/mem_reg_0/ADDRBWRADDR[14] (net: design_1_i/JpegEnc_0/U0/U_BUF_FIFO/U_SUB_RAMZ/rd_ptr_reg[12][12]) which is driven by a register (design_1_i/JpegEnc_0/U0/U_BUF_FIFO/rd_ptr_reg[12]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 design_1_i/JpegEnc_0/U0/U_BUF_FIFO/U_SUB_RAMZ/mem_reg_0 has an input control pin design_1_i/JpegEnc_0/U0/U_BUF_FIFO/U_SUB_RAMZ/mem_reg_0/ADDRBWRADDR[8] (net: design_1_i/JpegEnc_0/U0/U_BUF_FIFO/U_SUB_RAMZ/rd_ptr_reg[12][6]) which is driven by a register (design_1_i/JpegEnc_0/U0/U_BUF_FIFO/rd_ptr_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 design_1_i/JpegEnc_0/U0/U_BUF_FIFO/U_SUB_RAMZ/mem_reg_0 has an input control pin design_1_i/JpegEnc_0/U0/U_BUF_FIFO/U_SUB_RAMZ/mem_reg_0/ADDRBWRADDR[9] (net: design_1_i/JpegEnc_0/U0/U_BUF_FIFO/U_SUB_RAMZ/rd_ptr_reg[12][7]) which is driven by a register (design_1_i/JpegEnc_0/U0/U_BUF_FIFO/rd_ptr_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 design_1_i/JpegEnc_0/U0/U_BUF_FIFO/U_SUB_RAMZ_RD_ADRESS_LUT/mem_reg has an input control pin design_1_i/JpegEnc_0/U0/U_BUF_FIFO/U_SUB_RAMZ_RD_ADRESS_LUT/mem_reg/ADDRARDADDR[10] (net: design_1_i/JpegEnc_0/U0/U_BUF_FIFO/U_SUB_RAMZ_RD_ADRESS_LUT/Q[6]) which is driven by a register (design_1_i/JpegEnc_0/U0/U_BUF_FIFO/wr_addr2_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 design_1_i/JpegEnc_0/U0/U_BUF_FIFO/U_SUB_RAMZ_RD_ADRESS_LUT/mem_reg has an input control pin design_1_i/JpegEnc_0/U0/U_BUF_FIFO/U_SUB_RAMZ_RD_ADRESS_LUT/mem_reg/ADDRARDADDR[11] (net: design_1_i/JpegEnc_0/U0/U_BUF_FIFO/U_SUB_RAMZ_RD_ADRESS_LUT/Q[7]) which is driven by a register (design_1_i/JpegEnc_0/U0/U_BUF_FIFO/wr_addr2_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 design_1_i/JpegEnc_0/U0/U_BUF_FIFO/U_SUB_RAMZ_RD_ADRESS_LUT/mem_reg has an input control pin design_1_i/JpegEnc_0/U0/U_BUF_FIFO/U_SUB_RAMZ_RD_ADRESS_LUT/mem_reg/ADDRARDADDR[12] (net: design_1_i/JpegEnc_0/U0/U_BUF_FIFO/U_SUB_RAMZ_RD_ADRESS_LUT/Q[8]) which is driven by a register (design_1_i/JpegEnc_0/U0/U_BUF_FIFO/wr_addr2_reg[8]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 design_1_i/JpegEnc_0/U0/U_BUF_FIFO/U_SUB_RAMZ_RD_ADRESS_LUT/mem_reg has an input control pin design_1_i/JpegEnc_0/U0/U_BUF_FIFO/U_SUB_RAMZ_RD_ADRESS_LUT/mem_reg/ADDRARDADDR[13] (net: design_1_i/JpegEnc_0/U0/U_BUF_FIFO/U_SUB_RAMZ_RD_ADRESS_LUT/Q[9]) which is driven by a register (design_1_i/JpegEnc_0/U0/U_BUF_FIFO/wr_addr2_reg[9]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 design_1_i/JpegEnc_0/U0/U_BUF_FIFO/U_SUB_RAMZ_RD_ADRESS_LUT/mem_reg has an input control pin design_1_i/JpegEnc_0/U0/U_BUF_FIFO/U_SUB_RAMZ_RD_ADRESS_LUT/mem_reg/ADDRARDADDR[4] (net: design_1_i/JpegEnc_0/U0/U_BUF_FIFO/U_SUB_RAMZ_RD_ADRESS_LUT/Q[0]) which is driven by a register (design_1_i/JpegEnc_0/U0/U_BUF_FIFO/wr_addr2_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 design_1_i/JpegEnc_0/U0/U_BUF_FIFO/U_SUB_RAMZ_RD_ADRESS_LUT/mem_reg has an input control pin design_1_i/JpegEnc_0/U0/U_BUF_FIFO/U_SUB_RAMZ_RD_ADRESS_LUT/mem_reg/ADDRARDADDR[5] (net: design_1_i/JpegEnc_0/U0/U_BUF_FIFO/U_SUB_RAMZ_RD_ADRESS_LUT/Q[1]) which is driven by a register (design_1_i/JpegEnc_0/U0/U_BUF_FIFO/wr_addr2_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 design_1_i/JpegEnc_0/U0/U_BUF_FIFO/U_SUB_RAMZ_RD_ADRESS_LUT/mem_reg has an input control pin design_1_i/JpegEnc_0/U0/U_BUF_FIFO/U_SUB_RAMZ_RD_ADRESS_LUT/mem_reg/ADDRARDADDR[6] (net: design_1_i/JpegEnc_0/U0/U_BUF_FIFO/U_SUB_RAMZ_RD_ADRESS_LUT/Q[2]) which is driven by a register (design_1_i/JpegEnc_0/U0/U_BUF_FIFO/wr_addr2_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 design_1_i/JpegEnc_0/U0/U_BUF_FIFO/U_SUB_RAMZ_RD_ADRESS_LUT/mem_reg has an input control pin design_1_i/JpegEnc_0/U0/U_BUF_FIFO/U_SUB_RAMZ_RD_ADRESS_LUT/mem_reg/ADDRARDADDR[7] (net: design_1_i/JpegEnc_0/U0/U_BUF_FIFO/U_SUB_RAMZ_RD_ADRESS_LUT/Q[3]) which is driven by a register (design_1_i/JpegEnc_0/U0/U_BUF_FIFO/wr_addr2_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 design_1_i/JpegEnc_0/U0/U_BUF_FIFO/U_SUB_RAMZ_RD_ADRESS_LUT/mem_reg has an input control pin design_1_i/JpegEnc_0/U0/U_BUF_FIFO/U_SUB_RAMZ_RD_ADRESS_LUT/mem_reg/ADDRARDADDR[8] (net: design_1_i/JpegEnc_0/U0/U_BUF_FIFO/U_SUB_RAMZ_RD_ADRESS_LUT/Q[4]) which is driven by a register (design_1_i/JpegEnc_0/U0/U_BUF_FIFO/wr_addr2_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 design_1_i/JpegEnc_0/U0/U_BUF_FIFO/U_SUB_RAMZ_RD_ADRESS_LUT/mem_reg has an input control pin design_1_i/JpegEnc_0/U0/U_BUF_FIFO/U_SUB_RAMZ_RD_ADRESS_LUT/mem_reg/ADDRARDADDR[9] (net: design_1_i/JpegEnc_0/U0/U_BUF_FIFO/U_SUB_RAMZ_RD_ADRESS_LUT/Q[5]) which is driven by a register (design_1_i/JpegEnc_0/U0/U_BUF_FIFO/wr_addr2_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 design_1_i/JpegEnc_0/U0/U_BUF_FIFO/U_SUB_RAMZ_RD_ADRESS_LUT/mem_reg has an input control pin design_1_i/JpegEnc_0/U0/U_BUF_FIFO/U_SUB_RAMZ_RD_ADRESS_LUT/mem_reg/ADDRBWRADDR[10] (net: design_1_i/JpegEnc_0/U0/U_BUF_FIFO/U_SUB_RAMZ_RD_ADRESS_LUT/rd_addr2_reg[9][6]) which is driven by a register (design_1_i/JpegEnc_0/U0/U_BUF_FIFO/rd_addr2_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 design_1_i/JpegEnc_0/U0/U_BUF_FIFO/U_SUB_RAMZ_RD_ADRESS_LUT/mem_reg has an input control pin design_1_i/JpegEnc_0/U0/U_BUF_FIFO/U_SUB_RAMZ_RD_ADRESS_LUT/mem_reg/ADDRBWRADDR[11] (net: design_1_i/JpegEnc_0/U0/U_BUF_FIFO/U_SUB_RAMZ_RD_ADRESS_LUT/rd_addr2_reg[9][7]) which is driven by a register (design_1_i/JpegEnc_0/U0/U_BUF_FIFO/rd_addr2_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 design_1_i/JpegEnc_0/U0/U_BUF_FIFO/U_SUB_RAMZ_RD_ADRESS_LUT/mem_reg has an input control pin design_1_i/JpegEnc_0/U0/U_BUF_FIFO/U_SUB_RAMZ_RD_ADRESS_LUT/mem_reg/ADDRBWRADDR[12] (net: design_1_i/JpegEnc_0/U0/U_BUF_FIFO/U_SUB_RAMZ_RD_ADRESS_LUT/rd_addr2_reg[9][8]) which is driven by a register (design_1_i/JpegEnc_0/U0/U_BUF_FIFO/rd_addr2_reg[8]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 design_1_i/JpegEnc_0/U0/U_BUF_FIFO/U_SUB_RAMZ_RD_ADRESS_LUT/mem_reg has an input control pin design_1_i/JpegEnc_0/U0/U_BUF_FIFO/U_SUB_RAMZ_RD_ADRESS_LUT/mem_reg/ADDRBWRADDR[13] (net: design_1_i/JpegEnc_0/U0/U_BUF_FIFO/U_SUB_RAMZ_RD_ADRESS_LUT/rd_addr2_reg[9][9]) which is driven by a register (design_1_i/JpegEnc_0/U0/U_BUF_FIFO/rd_addr2_reg[9]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 design_1_i/JpegEnc_0/U0/U_BUF_FIFO/U_SUB_RAMZ_RD_ADRESS_LUT/mem_reg has an input control pin design_1_i/JpegEnc_0/U0/U_BUF_FIFO/U_SUB_RAMZ_RD_ADRESS_LUT/mem_reg/ADDRBWRADDR[4] (net: design_1_i/JpegEnc_0/U0/U_BUF_FIFO/U_SUB_RAMZ_RD_ADRESS_LUT/rd_addr2_reg[9][0]) which is driven by a register (design_1_i/JpegEnc_0/U0/U_BUF_FIFO/rd_addr2_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 design_1_i/JpegEnc_0/U0/U_BUF_FIFO/U_SUB_RAMZ_RD_ADRESS_LUT/mem_reg has an input control pin design_1_i/JpegEnc_0/U0/U_BUF_FIFO/U_SUB_RAMZ_RD_ADRESS_LUT/mem_reg/ADDRBWRADDR[5] (net: design_1_i/JpegEnc_0/U0/U_BUF_FIFO/U_SUB_RAMZ_RD_ADRESS_LUT/rd_addr2_reg[9][1]) which is driven by a register (design_1_i/JpegEnc_0/U0/U_BUF_FIFO/rd_addr2_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 design_1_i/JpegEnc_0/U0/U_BUF_FIFO/U_SUB_RAMZ_RD_ADRESS_LUT/mem_reg has an input control pin design_1_i/JpegEnc_0/U0/U_BUF_FIFO/U_SUB_RAMZ_RD_ADRESS_LUT/mem_reg/ADDRBWRADDR[6] (net: design_1_i/JpegEnc_0/U0/U_BUF_FIFO/U_SUB_RAMZ_RD_ADRESS_LUT/rd_addr2_reg[9][2]) which is driven by a register (design_1_i/JpegEnc_0/U0/U_BUF_FIFO/rd_addr2_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 design_1_i/JpegEnc_0/U0/U_BUF_FIFO/U_SUB_RAMZ_RD_ADRESS_LUT/mem_reg has an input control pin design_1_i/JpegEnc_0/U0/U_BUF_FIFO/U_SUB_RAMZ_RD_ADRESS_LUT/mem_reg/ADDRBWRADDR[7] (net: design_1_i/JpegEnc_0/U0/U_BUF_FIFO/U_SUB_RAMZ_RD_ADRESS_LUT/rd_addr2_reg[9][3]) which is driven by a register (design_1_i/JpegEnc_0/U0/U_BUF_FIFO/rd_addr2_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 design_1_i/JpegEnc_0/U0/U_BUF_FIFO/U_SUB_RAMZ_RD_ADRESS_LUT/mem_reg has an input control pin design_1_i/JpegEnc_0/U0/U_BUF_FIFO/U_SUB_RAMZ_RD_ADRESS_LUT/mem_reg/ADDRBWRADDR[8] (net: design_1_i/JpegEnc_0/U0/U_BUF_FIFO/U_SUB_RAMZ_RD_ADRESS_LUT/rd_addr2_reg[9][4]) which is driven by a register (design_1_i/JpegEnc_0/U0/U_BUF_FIFO/rd_addr2_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 design_1_i/JpegEnc_0/U0/U_BUF_FIFO/U_SUB_RAMZ_RD_ADRESS_LUT/mem_reg has an input control pin design_1_i/JpegEnc_0/U0/U_BUF_FIFO/U_SUB_RAMZ_RD_ADRESS_LUT/mem_reg/ADDRBWRADDR[9] (net: design_1_i/JpegEnc_0/U0/U_BUF_FIFO/U_SUB_RAMZ_RD_ADRESS_LUT/rd_addr2_reg[9][5]) which is driven by a register (design_1_i/JpegEnc_0/U0/U_BUF_FIFO/rd_addr2_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 42 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2571.723 ; gain = 0.000 ; free physical = 56310 ; free virtual = 61333
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 114a010f2

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2571.723 ; gain = 0.000 ; free physical = 56310 ; free virtual = 61333
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2571.723 ; gain = 0.000 ; free physical = 56316 ; free virtual = 61339

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 58dd5ae0

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2571.723 ; gain = 0.000 ; free physical = 56309 ; free virtual = 61331

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: ea99cca9

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 2571.723 ; gain = 0.000 ; free physical = 56288 ; free virtual = 61311

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: ea99cca9

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 2571.723 ; gain = 0.000 ; free physical = 56288 ; free virtual = 61311
Phase 1 Placer Initialization | Checksum: ea99cca9

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 2571.723 ; gain = 0.000 ; free physical = 56288 ; free virtual = 61311

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 16730832a

Time (s): cpu = 00:00:21 ; elapsed = 00:00:08 . Memory (MB): peak = 2571.723 ; gain = 0.000 ; free physical = 56258 ; free virtual = 61281

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 16730832a

Time (s): cpu = 00:00:21 ; elapsed = 00:00:08 . Memory (MB): peak = 2571.723 ; gain = 0.000 ; free physical = 56258 ; free virtual = 61281

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 10e3b9ec7

Time (s): cpu = 00:00:23 ; elapsed = 00:00:09 . Memory (MB): peak = 2571.723 ; gain = 0.000 ; free physical = 56256 ; free virtual = 61278

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 12b00af88

Time (s): cpu = 00:00:23 ; elapsed = 00:00:09 . Memory (MB): peak = 2571.723 ; gain = 0.000 ; free physical = 56257 ; free virtual = 61279

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 14eaa8b8c

Time (s): cpu = 00:00:23 ; elapsed = 00:00:09 . Memory (MB): peak = 2571.723 ; gain = 0.000 ; free physical = 56257 ; free virtual = 61279

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 12cd61952

Time (s): cpu = 00:00:25 ; elapsed = 00:00:10 . Memory (MB): peak = 2571.723 ; gain = 0.000 ; free physical = 56250 ; free virtual = 61273

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: c82c7b90

Time (s): cpu = 00:00:25 ; elapsed = 00:00:11 . Memory (MB): peak = 2571.723 ; gain = 0.000 ; free physical = 56250 ; free virtual = 61273

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 1a0e278c5

Time (s): cpu = 00:00:25 ; elapsed = 00:00:11 . Memory (MB): peak = 2571.723 ; gain = 0.000 ; free physical = 56250 ; free virtual = 61273
Phase 3 Detail Placement | Checksum: 1a0e278c5

Time (s): cpu = 00:00:25 ; elapsed = 00:00:11 . Memory (MB): peak = 2571.723 ; gain = 0.000 ; free physical = 56250 ; free virtual = 61273

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 12f86fe43

Phase 4.1.1.1 BUFG Insertion
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Place 46-33] Processed net design_1_i/rst_ps7_0_50M/U0/peripheral_aresetn[0], BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-31] BUFG insertion identified 1 candidate nets, 0 success, 1 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.
Phase 4.1.1.1 BUFG Insertion | Checksum: 12f86fe43

Time (s): cpu = 00:00:28 ; elapsed = 00:00:12 . Memory (MB): peak = 2571.723 ; gain = 0.000 ; free physical = 56256 ; free virtual = 61279
INFO: [Place 30-746] Post Placement Timing Summary WNS=9.092. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 11a47abca

Time (s): cpu = 00:00:28 ; elapsed = 00:00:12 . Memory (MB): peak = 2571.723 ; gain = 0.000 ; free physical = 56256 ; free virtual = 61279
Phase 4.1 Post Commit Optimization | Checksum: 11a47abca

Time (s): cpu = 00:00:29 ; elapsed = 00:00:12 . Memory (MB): peak = 2571.723 ; gain = 0.000 ; free physical = 56256 ; free virtual = 61279

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 11a47abca

Time (s): cpu = 00:00:29 ; elapsed = 00:00:12 . Memory (MB): peak = 2571.723 ; gain = 0.000 ; free physical = 56256 ; free virtual = 61279

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 11a47abca

Time (s): cpu = 00:00:29 ; elapsed = 00:00:12 . Memory (MB): peak = 2571.723 ; gain = 0.000 ; free physical = 56256 ; free virtual = 61279

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: dd57ec8e

Time (s): cpu = 00:00:29 ; elapsed = 00:00:12 . Memory (MB): peak = 2571.723 ; gain = 0.000 ; free physical = 56256 ; free virtual = 61279
Phase 4 Post Placement Optimization and Clean-Up | Checksum: dd57ec8e

Time (s): cpu = 00:00:29 ; elapsed = 00:00:12 . Memory (MB): peak = 2571.723 ; gain = 0.000 ; free physical = 56256 ; free virtual = 61279
Ending Placer Task | Checksum: cf990f83

Time (s): cpu = 00:00:29 ; elapsed = 00:00:12 . Memory (MB): peak = 2571.723 ; gain = 0.000 ; free physical = 56278 ; free virtual = 61301
INFO: [Common 17-83] Releasing license: Implementation
76 Infos, 42 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:31 ; elapsed = 00:00:13 . Memory (MB): peak = 2571.723 ; gain = 0.000 ; free physical = 56278 ; free virtual = 61301
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.49 . Memory (MB): peak = 2571.723 ; gain = 0.000 ; free physical = 56261 ; free virtual = 61299
INFO: [Common 17-1381] The checkpoint '/home/paprika/Desktop/CovaDalamas/Vivado/Interco_APB-2OPBJPEG/Interco_APB-2OPBJPEG.runs/impl_1/design_1_wrapper_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file design_1_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.13 . Memory (MB): peak = 2571.723 ; gain = 0.000 ; free physical = 56263 ; free virtual = 61290
INFO: [runtcl-4] Executing : report_utilization -file design_1_wrapper_utilization_placed.rpt -pb design_1_wrapper_utilization_placed.pb
report_utilization: Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.14 . Memory (MB): peak = 2571.723 ; gain = 0.000 ; free physical = 56271 ; free virtual = 61298
INFO: [runtcl-4] Executing : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2571.723 ; gain = 0.000 ; free physical = 56269 ; free virtual = 61295
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: ad18b717 ConstDB: 0 ShapeSum: 2280586c RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 13c6b1920

Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 2571.723 ; gain = 0.000 ; free physical = 56135 ; free virtual = 61162
Post Restoration Checksum: NetGraph: 9ceef1f1 NumContArr: 9f7c272f Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 13c6b1920

Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 2571.723 ; gain = 0.000 ; free physical = 56134 ; free virtual = 61161

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 13c6b1920

Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 2571.723 ; gain = 0.000 ; free physical = 56103 ; free virtual = 61130

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 13c6b1920

Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 2571.723 ; gain = 0.000 ; free physical = 56103 ; free virtual = 61130
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 16e918ddf

Time (s): cpu = 00:00:19 ; elapsed = 00:00:13 . Memory (MB): peak = 2571.723 ; gain = 0.000 ; free physical = 56085 ; free virtual = 61112
INFO: [Route 35-416] Intermediate Timing Summary | WNS=9.289  | TNS=0.000  | WHS=-0.236 | THS=-183.798|

Phase 2 Router Initialization | Checksum: 17a5cb69e

Time (s): cpu = 00:00:21 ; elapsed = 00:00:14 . Memory (MB): peak = 2571.723 ; gain = 0.000 ; free physical = 56085 ; free virtual = 61112

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 152e7d93b

Time (s): cpu = 00:00:24 ; elapsed = 00:00:14 . Memory (MB): peak = 2571.723 ; gain = 0.000 ; free physical = 56083 ; free virtual = 61110

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 1231
 Number of Nodes with overlaps = 54
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=6.563  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 19caf2188

Time (s): cpu = 00:00:34 ; elapsed = 00:00:16 . Memory (MB): peak = 2571.723 ; gain = 0.000 ; free physical = 56080 ; free virtual = 61106

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=6.563  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 14826881d

Time (s): cpu = 00:00:35 ; elapsed = 00:00:16 . Memory (MB): peak = 2571.723 ; gain = 0.000 ; free physical = 56080 ; free virtual = 61107
Phase 4 Rip-up And Reroute | Checksum: 14826881d

Time (s): cpu = 00:00:35 ; elapsed = 00:00:16 . Memory (MB): peak = 2571.723 ; gain = 0.000 ; free physical = 56080 ; free virtual = 61107

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 1163d6325

Time (s): cpu = 00:00:35 ; elapsed = 00:00:16 . Memory (MB): peak = 2571.723 ; gain = 0.000 ; free physical = 56080 ; free virtual = 61107
INFO: [Route 35-416] Intermediate Timing Summary | WNS=6.678  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: 1163d6325

Time (s): cpu = 00:00:35 ; elapsed = 00:00:16 . Memory (MB): peak = 2571.723 ; gain = 0.000 ; free physical = 56080 ; free virtual = 61107

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1163d6325

Time (s): cpu = 00:00:35 ; elapsed = 00:00:16 . Memory (MB): peak = 2571.723 ; gain = 0.000 ; free physical = 56080 ; free virtual = 61107
Phase 5 Delay and Skew Optimization | Checksum: 1163d6325

Time (s): cpu = 00:00:35 ; elapsed = 00:00:16 . Memory (MB): peak = 2571.723 ; gain = 0.000 ; free physical = 56080 ; free virtual = 61107

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1840b7852

Time (s): cpu = 00:00:36 ; elapsed = 00:00:17 . Memory (MB): peak = 2571.723 ; gain = 0.000 ; free physical = 56080 ; free virtual = 61107
INFO: [Route 35-416] Intermediate Timing Summary | WNS=6.678  | TNS=0.000  | WHS=0.016  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1003f596c

Time (s): cpu = 00:00:36 ; elapsed = 00:00:17 . Memory (MB): peak = 2571.723 ; gain = 0.000 ; free physical = 56080 ; free virtual = 61107
Phase 6 Post Hold Fix | Checksum: 1003f596c

Time (s): cpu = 00:00:36 ; elapsed = 00:00:17 . Memory (MB): peak = 2571.723 ; gain = 0.000 ; free physical = 56080 ; free virtual = 61107

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 1.76934 %
  Global Horizontal Routing Utilization  = 2.26251 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 1d881be7d

Time (s): cpu = 00:00:37 ; elapsed = 00:00:17 . Memory (MB): peak = 2571.723 ; gain = 0.000 ; free physical = 56080 ; free virtual = 61107

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1d881be7d

Time (s): cpu = 00:00:37 ; elapsed = 00:00:17 . Memory (MB): peak = 2571.723 ; gain = 0.000 ; free physical = 56080 ; free virtual = 61107

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1b4b656a9

Time (s): cpu = 00:00:37 ; elapsed = 00:00:17 . Memory (MB): peak = 2571.723 ; gain = 0.000 ; free physical = 56080 ; free virtual = 61107

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=6.678  | TNS=0.000  | WHS=0.016  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 1b4b656a9

Time (s): cpu = 00:00:37 ; elapsed = 00:00:17 . Memory (MB): peak = 2571.723 ; gain = 0.000 ; free physical = 56081 ; free virtual = 61108
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:37 ; elapsed = 00:00:17 . Memory (MB): peak = 2571.723 ; gain = 0.000 ; free physical = 56118 ; free virtual = 61145

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
94 Infos, 42 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:40 ; elapsed = 00:00:18 . Memory (MB): peak = 2571.723 ; gain = 0.000 ; free physical = 56118 ; free virtual = 61145
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.53 . Memory (MB): peak = 2571.723 ; gain = 0.000 ; free physical = 56096 ; free virtual = 61141
INFO: [Common 17-1381] The checkpoint '/home/paprika/Desktop/CovaDalamas/Vivado/Interco_APB-2OPBJPEG/Interco_APB-2OPBJPEG.runs/impl_1/design_1_wrapper_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx
Command: report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/paprika/Desktop/CovaDalamas/Vivado/Interco_APB-2OPBJPEG/Interco_APB-2OPBJPEG.runs/impl_1/design_1_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/paprika/Desktop/CovaDalamas/Vivado/Interco_APB-2OPBJPEG/Interco_APB-2OPBJPEG.runs/impl_1/design_1_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
Command: report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
106 Infos, 43 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file design_1_wrapper_route_status.rpt -pb design_1_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file design_1_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-545] No incremental reuse to report, no incremental placement and routing data was found.
INFO: [runtcl-4] Executing : report_clock_utilization -file design_1_wrapper_clock_utilization_routed.rpt
Command: write_bitstream -force design_1_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC CHECK-3] Report rule limit reached: REQP-1839 rule limit reached: 20 violations have been found.
WARNING: [DRC CHECK-3] Report rule limit reached: REQP-1840 rule limit reached: 20 violations have been found.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/JpegEnc_0/U0/U_BUF_FIFO/MULTIPLIER/multOp input design_1_i/JpegEnc_0/U0/U_BUF_FIFO/MULTIPLIER/multOp/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/JpegEnc_0/U0/U_BUF_FIFO/MULTIPLIER/multOp input design_1_i/JpegEnc_0/U0/U_BUF_FIFO/MULTIPLIER/multOp/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/JpegEnc_0/U0/U_FDCT/Cb_reg_10 input design_1_i/JpegEnc_0/U0/U_FDCT/Cb_reg_10/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/JpegEnc_0/U0/U_FDCT/Cb_reg_20 input design_1_i/JpegEnc_0/U0/U_FDCT/Cb_reg_20/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/JpegEnc_0/U0/U_FDCT/Cr_reg_20 input design_1_i/JpegEnc_0/U0/U_FDCT/Cr_reg_20/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/JpegEnc_0/U0/U_FDCT/Cr_reg_30 input design_1_i/JpegEnc_0/U0/U_FDCT/Cr_reg_30/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/JpegEnc_0/U0/U_FDCT/Y_reg_10 input design_1_i/JpegEnc_0/U0/U_FDCT/Y_reg_10/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/JpegEnc_0/U0/U_FDCT/Y_reg_20 input design_1_i/JpegEnc_0/U0/U_FDCT/Y_reg_20/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/JpegEnc_0/U0/U_FDCT/Y_reg_30 input design_1_i/JpegEnc_0/U0/U_FDCT/Y_reg_30/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/JpegEnc_0/U0/U_Huffman/image_area_size0 input design_1_i/JpegEnc_0/U0/U_Huffman/image_area_size0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/JpegEnc_0/U0/U_Huffman/image_area_size0 input design_1_i/JpegEnc_0/U0/U_Huffman/image_area_size0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/JpegEnc_0/U0/U_QUANT_TOP/U_quantizer/r_divider/mult_out0 input design_1_i/JpegEnc_0/U0/U_QUANT_TOP/U_quantizer/r_divider/mult_out0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/JpegEnc_0/U0/U_QUANT_TOP/U_quantizer/r_divider/mult_out0 input design_1_i/JpegEnc_0/U0/U_QUANT_TOP/U_quantizer/r_divider/mult_out0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/JpegEnc_0/U0/U_BUF_FIFO/MULTIPLIER/multOp multiplier stage design_1_i/JpegEnc_0/U0/U_BUF_FIFO/MULTIPLIER/multOp/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/JpegEnc_0/U0/U_FDCT/Cb_reg_10 multiplier stage design_1_i/JpegEnc_0/U0/U_FDCT/Cb_reg_10/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/JpegEnc_0/U0/U_FDCT/Cb_reg_20 multiplier stage design_1_i/JpegEnc_0/U0/U_FDCT/Cb_reg_20/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/JpegEnc_0/U0/U_FDCT/Cr_reg_20 multiplier stage design_1_i/JpegEnc_0/U0/U_FDCT/Cr_reg_20/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/JpegEnc_0/U0/U_FDCT/Cr_reg_30 multiplier stage design_1_i/JpegEnc_0/U0/U_FDCT/Cr_reg_30/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/JpegEnc_0/U0/U_FDCT/Y_reg_10 multiplier stage design_1_i/JpegEnc_0/U0/U_FDCT/Y_reg_10/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/JpegEnc_0/U0/U_FDCT/Y_reg_20 multiplier stage design_1_i/JpegEnc_0/U0/U_FDCT/Y_reg_20/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/JpegEnc_0/U0/U_FDCT/Y_reg_30 multiplier stage design_1_i/JpegEnc_0/U0/U_FDCT/Y_reg_30/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/JpegEnc_0/U0/U_Huffman/image_area_size0 multiplier stage design_1_i/JpegEnc_0/U0/U_Huffman/image_area_size0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/JpegEnc_0/U0/U_QUANT_TOP/U_quantizer/r_divider/mult_out0 multiplier stage design_1_i/JpegEnc_0/U0/U_QUANT_TOP/U_quantizer/r_divider/mult_out0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 design_1_i/JpegEnc_0/U0/U_BUF_FIFO/U_SUB_RAMZ/mem_reg_0 has an input control pin design_1_i/JpegEnc_0/U0/U_BUF_FIFO/U_SUB_RAMZ/mem_reg_0/ADDRARDADDR[10] (net: design_1_i/JpegEnc_0/U0/U_BUF_FIFO/U_SUB_RAMZ/Q[8]) which is driven by a register (design_1_i/JpegEnc_0/U0/U_BUF_FIFO/wr_ptr_reg[8]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 design_1_i/JpegEnc_0/U0/U_BUF_FIFO/U_SUB_RAMZ/mem_reg_0 has an input control pin design_1_i/JpegEnc_0/U0/U_BUF_FIFO/U_SUB_RAMZ/mem_reg_0/ADDRARDADDR[11] (net: design_1_i/JpegEnc_0/U0/U_BUF_FIFO/U_SUB_RAMZ/Q[9]) which is driven by a register (design_1_i/JpegEnc_0/U0/U_BUF_FIFO/wr_ptr_reg[9]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 design_1_i/JpegEnc_0/U0/U_BUF_FIFO/U_SUB_RAMZ/mem_reg_0 has an input control pin design_1_i/JpegEnc_0/U0/U_BUF_FIFO/U_SUB_RAMZ/mem_reg_0/ADDRARDADDR[12] (net: design_1_i/JpegEnc_0/U0/U_BUF_FIFO/U_SUB_RAMZ/Q[10]) which is driven by a register (design_1_i/JpegEnc_0/U0/U_BUF_FIFO/wr_ptr_reg[10]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 design_1_i/JpegEnc_0/U0/U_BUF_FIFO/U_SUB_RAMZ/mem_reg_0 has an input control pin design_1_i/JpegEnc_0/U0/U_BUF_FIFO/U_SUB_RAMZ/mem_reg_0/ADDRARDADDR[13] (net: design_1_i/JpegEnc_0/U0/U_BUF_FIFO/U_SUB_RAMZ/Q[11]) which is driven by a register (design_1_i/JpegEnc_0/U0/U_BUF_FIFO/wr_ptr_reg[11]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 design_1_i/JpegEnc_0/U0/U_BUF_FIFO/U_SUB_RAMZ/mem_reg_0 has an input control pin design_1_i/JpegEnc_0/U0/U_BUF_FIFO/U_SUB_RAMZ/mem_reg_0/ADDRARDADDR[14] (net: design_1_i/JpegEnc_0/U0/U_BUF_FIFO/U_SUB_RAMZ/Q[12]) which is driven by a register (design_1_i/JpegEnc_0/U0/U_BUF_FIFO/wr_ptr_reg[12]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 design_1_i/JpegEnc_0/U0/U_BUF_FIFO/U_SUB_RAMZ/mem_reg_0 has an input control pin design_1_i/JpegEnc_0/U0/U_BUF_FIFO/U_SUB_RAMZ/mem_reg_0/ADDRARDADDR[2] (net: design_1_i/JpegEnc_0/U0/U_BUF_FIFO/U_SUB_RAMZ/Q[0]) which is driven by a register (design_1_i/JpegEnc_0/U0/U_BUF_FIFO/wr_ptr_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 design_1_i/JpegEnc_0/U0/U_BUF_FIFO/U_SUB_RAMZ/mem_reg_0 has an input control pin design_1_i/JpegEnc_0/U0/U_BUF_FIFO/U_SUB_RAMZ/mem_reg_0/ADDRARDADDR[3] (net: design_1_i/JpegEnc_0/U0/U_BUF_FIFO/U_SUB_RAMZ/Q[1]) which is driven by a register (design_1_i/JpegEnc_0/U0/U_BUF_FIFO/wr_ptr_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 design_1_i/JpegEnc_0/U0/U_BUF_FIFO/U_SUB_RAMZ/mem_reg_0 has an input control pin design_1_i/JpegEnc_0/U0/U_BUF_FIFO/U_SUB_RAMZ/mem_reg_0/ADDRARDADDR[4] (net: design_1_i/JpegEnc_0/U0/U_BUF_FIFO/U_SUB_RAMZ/Q[2]) which is driven by a register (design_1_i/JpegEnc_0/U0/U_BUF_FIFO/wr_ptr_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 design_1_i/JpegEnc_0/U0/U_BUF_FIFO/U_SUB_RAMZ/mem_reg_0 has an input control pin design_1_i/JpegEnc_0/U0/U_BUF_FIFO/U_SUB_RAMZ/mem_reg_0/ADDRARDADDR[5] (net: design_1_i/JpegEnc_0/U0/U_BUF_FIFO/U_SUB_RAMZ/Q[3]) which is driven by a register (design_1_i/JpegEnc_0/U0/U_BUF_FIFO/wr_ptr_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 design_1_i/JpegEnc_0/U0/U_BUF_FIFO/U_SUB_RAMZ/mem_reg_0 has an input control pin design_1_i/JpegEnc_0/U0/U_BUF_FIFO/U_SUB_RAMZ/mem_reg_0/ADDRARDADDR[6] (net: design_1_i/JpegEnc_0/U0/U_BUF_FIFO/U_SUB_RAMZ/Q[4]) which is driven by a register (design_1_i/JpegEnc_0/U0/U_BUF_FIFO/wr_ptr_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 design_1_i/JpegEnc_0/U0/U_BUF_FIFO/U_SUB_RAMZ/mem_reg_0 has an input control pin design_1_i/JpegEnc_0/U0/U_BUF_FIFO/U_SUB_RAMZ/mem_reg_0/ADDRARDADDR[7] (net: design_1_i/JpegEnc_0/U0/U_BUF_FIFO/U_SUB_RAMZ/Q[5]) which is driven by a register (design_1_i/JpegEnc_0/U0/U_BUF_FIFO/wr_ptr_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 design_1_i/JpegEnc_0/U0/U_BUF_FIFO/U_SUB_RAMZ/mem_reg_0 has an input control pin design_1_i/JpegEnc_0/U0/U_BUF_FIFO/U_SUB_RAMZ/mem_reg_0/ADDRARDADDR[8] (net: design_1_i/JpegEnc_0/U0/U_BUF_FIFO/U_SUB_RAMZ/Q[6]) which is driven by a register (design_1_i/JpegEnc_0/U0/U_BUF_FIFO/wr_ptr_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 design_1_i/JpegEnc_0/U0/U_BUF_FIFO/U_SUB_RAMZ/mem_reg_0 has an input control pin design_1_i/JpegEnc_0/U0/U_BUF_FIFO/U_SUB_RAMZ/mem_reg_0/ADDRARDADDR[9] (net: design_1_i/JpegEnc_0/U0/U_BUF_FIFO/U_SUB_RAMZ/Q[7]) which is driven by a register (design_1_i/JpegEnc_0/U0/U_BUF_FIFO/wr_ptr_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 design_1_i/JpegEnc_0/U0/U_BUF_FIFO/U_SUB_RAMZ/mem_reg_0 has an input control pin design_1_i/JpegEnc_0/U0/U_BUF_FIFO/U_SUB_RAMZ/mem_reg_0/ADDRBWRADDR[10] (net: design_1_i/JpegEnc_0/U0/U_BUF_FIFO/U_SUB_RAMZ/rd_ptr_reg[12][8]) which is driven by a register (design_1_i/JpegEnc_0/U0/U_BUF_FIFO/rd_ptr_reg[8]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 design_1_i/JpegEnc_0/U0/U_BUF_FIFO/U_SUB_RAMZ/mem_reg_0 has an input control pin design_1_i/JpegEnc_0/U0/U_BUF_FIFO/U_SUB_RAMZ/mem_reg_0/ADDRBWRADDR[11] (net: design_1_i/JpegEnc_0/U0/U_BUF_FIFO/U_SUB_RAMZ/rd_ptr_reg[12][9]) which is driven by a register (design_1_i/JpegEnc_0/U0/U_BUF_FIFO/rd_ptr_reg[9]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 design_1_i/JpegEnc_0/U0/U_BUF_FIFO/U_SUB_RAMZ/mem_reg_0 has an input control pin design_1_i/JpegEnc_0/U0/U_BUF_FIFO/U_SUB_RAMZ/mem_reg_0/ADDRBWRADDR[12] (net: design_1_i/JpegEnc_0/U0/U_BUF_FIFO/U_SUB_RAMZ/rd_ptr_reg[12][10]) which is driven by a register (design_1_i/JpegEnc_0/U0/U_BUF_FIFO/rd_ptr_reg[10]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 design_1_i/JpegEnc_0/U0/U_BUF_FIFO/U_SUB_RAMZ/mem_reg_0 has an input control pin design_1_i/JpegEnc_0/U0/U_BUF_FIFO/U_SUB_RAMZ/mem_reg_0/ADDRBWRADDR[13] (net: design_1_i/JpegEnc_0/U0/U_BUF_FIFO/U_SUB_RAMZ/rd_ptr_reg[12][11]) which is driven by a register (design_1_i/JpegEnc_0/U0/U_BUF_FIFO/rd_ptr_reg[11]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 design_1_i/JpegEnc_0/U0/U_BUF_FIFO/U_SUB_RAMZ/mem_reg_0 has an input control pin design_1_i/JpegEnc_0/U0/U_BUF_FIFO/U_SUB_RAMZ/mem_reg_0/ADDRBWRADDR[14] (net: design_1_i/JpegEnc_0/U0/U_BUF_FIFO/U_SUB_RAMZ/rd_ptr_reg[12][12]) which is driven by a register (design_1_i/JpegEnc_0/U0/U_BUF_FIFO/rd_ptr_reg[12]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 design_1_i/JpegEnc_0/U0/U_BUF_FIFO/U_SUB_RAMZ/mem_reg_0 has an input control pin design_1_i/JpegEnc_0/U0/U_BUF_FIFO/U_SUB_RAMZ/mem_reg_0/ADDRBWRADDR[8] (net: design_1_i/JpegEnc_0/U0/U_BUF_FIFO/U_SUB_RAMZ/rd_ptr_reg[12][6]) which is driven by a register (design_1_i/JpegEnc_0/U0/U_BUF_FIFO/rd_ptr_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 design_1_i/JpegEnc_0/U0/U_BUF_FIFO/U_SUB_RAMZ/mem_reg_0 has an input control pin design_1_i/JpegEnc_0/U0/U_BUF_FIFO/U_SUB_RAMZ/mem_reg_0/ADDRBWRADDR[9] (net: design_1_i/JpegEnc_0/U0/U_BUF_FIFO/U_SUB_RAMZ/rd_ptr_reg[12][7]) which is driven by a register (design_1_i/JpegEnc_0/U0/U_BUF_FIFO/rd_ptr_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 design_1_i/JpegEnc_0/U0/U_BUF_FIFO/U_SUB_RAMZ_RD_ADRESS_LUT/mem_reg has an input control pin design_1_i/JpegEnc_0/U0/U_BUF_FIFO/U_SUB_RAMZ_RD_ADRESS_LUT/mem_reg/ADDRARDADDR[10] (net: design_1_i/JpegEnc_0/U0/U_BUF_FIFO/U_SUB_RAMZ_RD_ADRESS_LUT/Q[6]) which is driven by a register (design_1_i/JpegEnc_0/U0/U_BUF_FIFO/wr_addr2_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 design_1_i/JpegEnc_0/U0/U_BUF_FIFO/U_SUB_RAMZ_RD_ADRESS_LUT/mem_reg has an input control pin design_1_i/JpegEnc_0/U0/U_BUF_FIFO/U_SUB_RAMZ_RD_ADRESS_LUT/mem_reg/ADDRARDADDR[11] (net: design_1_i/JpegEnc_0/U0/U_BUF_FIFO/U_SUB_RAMZ_RD_ADRESS_LUT/Q[7]) which is driven by a register (design_1_i/JpegEnc_0/U0/U_BUF_FIFO/wr_addr2_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 design_1_i/JpegEnc_0/U0/U_BUF_FIFO/U_SUB_RAMZ_RD_ADRESS_LUT/mem_reg has an input control pin design_1_i/JpegEnc_0/U0/U_BUF_FIFO/U_SUB_RAMZ_RD_ADRESS_LUT/mem_reg/ADDRARDADDR[12] (net: design_1_i/JpegEnc_0/U0/U_BUF_FIFO/U_SUB_RAMZ_RD_ADRESS_LUT/Q[8]) which is driven by a register (design_1_i/JpegEnc_0/U0/U_BUF_FIFO/wr_addr2_reg[8]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 design_1_i/JpegEnc_0/U0/U_BUF_FIFO/U_SUB_RAMZ_RD_ADRESS_LUT/mem_reg has an input control pin design_1_i/JpegEnc_0/U0/U_BUF_FIFO/U_SUB_RAMZ_RD_ADRESS_LUT/mem_reg/ADDRARDADDR[13] (net: design_1_i/JpegEnc_0/U0/U_BUF_FIFO/U_SUB_RAMZ_RD_ADRESS_LUT/Q[9]) which is driven by a register (design_1_i/JpegEnc_0/U0/U_BUF_FIFO/wr_addr2_reg[9]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 design_1_i/JpegEnc_0/U0/U_BUF_FIFO/U_SUB_RAMZ_RD_ADRESS_LUT/mem_reg has an input control pin design_1_i/JpegEnc_0/U0/U_BUF_FIFO/U_SUB_RAMZ_RD_ADRESS_LUT/mem_reg/ADDRARDADDR[4] (net: design_1_i/JpegEnc_0/U0/U_BUF_FIFO/U_SUB_RAMZ_RD_ADRESS_LUT/Q[0]) which is driven by a register (design_1_i/JpegEnc_0/U0/U_BUF_FIFO/wr_addr2_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 design_1_i/JpegEnc_0/U0/U_BUF_FIFO/U_SUB_RAMZ_RD_ADRESS_LUT/mem_reg has an input control pin design_1_i/JpegEnc_0/U0/U_BUF_FIFO/U_SUB_RAMZ_RD_ADRESS_LUT/mem_reg/ADDRARDADDR[5] (net: design_1_i/JpegEnc_0/U0/U_BUF_FIFO/U_SUB_RAMZ_RD_ADRESS_LUT/Q[1]) which is driven by a register (design_1_i/JpegEnc_0/U0/U_BUF_FIFO/wr_addr2_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 design_1_i/JpegEnc_0/U0/U_BUF_FIFO/U_SUB_RAMZ_RD_ADRESS_LUT/mem_reg has an input control pin design_1_i/JpegEnc_0/U0/U_BUF_FIFO/U_SUB_RAMZ_RD_ADRESS_LUT/mem_reg/ADDRARDADDR[6] (net: design_1_i/JpegEnc_0/U0/U_BUF_FIFO/U_SUB_RAMZ_RD_ADRESS_LUT/Q[2]) which is driven by a register (design_1_i/JpegEnc_0/U0/U_BUF_FIFO/wr_addr2_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 design_1_i/JpegEnc_0/U0/U_BUF_FIFO/U_SUB_RAMZ_RD_ADRESS_LUT/mem_reg has an input control pin design_1_i/JpegEnc_0/U0/U_BUF_FIFO/U_SUB_RAMZ_RD_ADRESS_LUT/mem_reg/ADDRARDADDR[7] (net: design_1_i/JpegEnc_0/U0/U_BUF_FIFO/U_SUB_RAMZ_RD_ADRESS_LUT/Q[3]) which is driven by a register (design_1_i/JpegEnc_0/U0/U_BUF_FIFO/wr_addr2_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 design_1_i/JpegEnc_0/U0/U_BUF_FIFO/U_SUB_RAMZ_RD_ADRESS_LUT/mem_reg has an input control pin design_1_i/JpegEnc_0/U0/U_BUF_FIFO/U_SUB_RAMZ_RD_ADRESS_LUT/mem_reg/ADDRARDADDR[8] (net: design_1_i/JpegEnc_0/U0/U_BUF_FIFO/U_SUB_RAMZ_RD_ADRESS_LUT/Q[4]) which is driven by a register (design_1_i/JpegEnc_0/U0/U_BUF_FIFO/wr_addr2_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 design_1_i/JpegEnc_0/U0/U_BUF_FIFO/U_SUB_RAMZ_RD_ADRESS_LUT/mem_reg has an input control pin design_1_i/JpegEnc_0/U0/U_BUF_FIFO/U_SUB_RAMZ_RD_ADRESS_LUT/mem_reg/ADDRARDADDR[9] (net: design_1_i/JpegEnc_0/U0/U_BUF_FIFO/U_SUB_RAMZ_RD_ADRESS_LUT/Q[5]) which is driven by a register (design_1_i/JpegEnc_0/U0/U_BUF_FIFO/wr_addr2_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 design_1_i/JpegEnc_0/U0/U_BUF_FIFO/U_SUB_RAMZ_RD_ADRESS_LUT/mem_reg has an input control pin design_1_i/JpegEnc_0/U0/U_BUF_FIFO/U_SUB_RAMZ_RD_ADRESS_LUT/mem_reg/ADDRBWRADDR[10] (net: design_1_i/JpegEnc_0/U0/U_BUF_FIFO/U_SUB_RAMZ_RD_ADRESS_LUT/rd_addr2_reg[9][6]) which is driven by a register (design_1_i/JpegEnc_0/U0/U_BUF_FIFO/rd_addr2_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 design_1_i/JpegEnc_0/U0/U_BUF_FIFO/U_SUB_RAMZ_RD_ADRESS_LUT/mem_reg has an input control pin design_1_i/JpegEnc_0/U0/U_BUF_FIFO/U_SUB_RAMZ_RD_ADRESS_LUT/mem_reg/ADDRBWRADDR[11] (net: design_1_i/JpegEnc_0/U0/U_BUF_FIFO/U_SUB_RAMZ_RD_ADRESS_LUT/rd_addr2_reg[9][7]) which is driven by a register (design_1_i/JpegEnc_0/U0/U_BUF_FIFO/rd_addr2_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 design_1_i/JpegEnc_0/U0/U_BUF_FIFO/U_SUB_RAMZ_RD_ADRESS_LUT/mem_reg has an input control pin design_1_i/JpegEnc_0/U0/U_BUF_FIFO/U_SUB_RAMZ_RD_ADRESS_LUT/mem_reg/ADDRBWRADDR[12] (net: design_1_i/JpegEnc_0/U0/U_BUF_FIFO/U_SUB_RAMZ_RD_ADRESS_LUT/rd_addr2_reg[9][8]) which is driven by a register (design_1_i/JpegEnc_0/U0/U_BUF_FIFO/rd_addr2_reg[8]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 design_1_i/JpegEnc_0/U0/U_BUF_FIFO/U_SUB_RAMZ_RD_ADRESS_LUT/mem_reg has an input control pin design_1_i/JpegEnc_0/U0/U_BUF_FIFO/U_SUB_RAMZ_RD_ADRESS_LUT/mem_reg/ADDRBWRADDR[13] (net: design_1_i/JpegEnc_0/U0/U_BUF_FIFO/U_SUB_RAMZ_RD_ADRESS_LUT/rd_addr2_reg[9][9]) which is driven by a register (design_1_i/JpegEnc_0/U0/U_BUF_FIFO/rd_addr2_reg[9]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 design_1_i/JpegEnc_0/U0/U_BUF_FIFO/U_SUB_RAMZ_RD_ADRESS_LUT/mem_reg has an input control pin design_1_i/JpegEnc_0/U0/U_BUF_FIFO/U_SUB_RAMZ_RD_ADRESS_LUT/mem_reg/ADDRBWRADDR[4] (net: design_1_i/JpegEnc_0/U0/U_BUF_FIFO/U_SUB_RAMZ_RD_ADRESS_LUT/rd_addr2_reg[9][0]) which is driven by a register (design_1_i/JpegEnc_0/U0/U_BUF_FIFO/rd_addr2_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 design_1_i/JpegEnc_0/U0/U_BUF_FIFO/U_SUB_RAMZ_RD_ADRESS_LUT/mem_reg has an input control pin design_1_i/JpegEnc_0/U0/U_BUF_FIFO/U_SUB_RAMZ_RD_ADRESS_LUT/mem_reg/ADDRBWRADDR[5] (net: design_1_i/JpegEnc_0/U0/U_BUF_FIFO/U_SUB_RAMZ_RD_ADRESS_LUT/rd_addr2_reg[9][1]) which is driven by a register (design_1_i/JpegEnc_0/U0/U_BUF_FIFO/rd_addr2_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 design_1_i/JpegEnc_0/U0/U_BUF_FIFO/U_SUB_RAMZ_RD_ADRESS_LUT/mem_reg has an input control pin design_1_i/JpegEnc_0/U0/U_BUF_FIFO/U_SUB_RAMZ_RD_ADRESS_LUT/mem_reg/ADDRBWRADDR[6] (net: design_1_i/JpegEnc_0/U0/U_BUF_FIFO/U_SUB_RAMZ_RD_ADRESS_LUT/rd_addr2_reg[9][2]) which is driven by a register (design_1_i/JpegEnc_0/U0/U_BUF_FIFO/rd_addr2_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 design_1_i/JpegEnc_0/U0/U_BUF_FIFO/U_SUB_RAMZ_RD_ADRESS_LUT/mem_reg has an input control pin design_1_i/JpegEnc_0/U0/U_BUF_FIFO/U_SUB_RAMZ_RD_ADRESS_LUT/mem_reg/ADDRBWRADDR[7] (net: design_1_i/JpegEnc_0/U0/U_BUF_FIFO/U_SUB_RAMZ_RD_ADRESS_LUT/rd_addr2_reg[9][3]) which is driven by a register (design_1_i/JpegEnc_0/U0/U_BUF_FIFO/rd_addr2_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 design_1_i/JpegEnc_0/U0/U_BUF_FIFO/U_SUB_RAMZ_RD_ADRESS_LUT/mem_reg has an input control pin design_1_i/JpegEnc_0/U0/U_BUF_FIFO/U_SUB_RAMZ_RD_ADRESS_LUT/mem_reg/ADDRBWRADDR[8] (net: design_1_i/JpegEnc_0/U0/U_BUF_FIFO/U_SUB_RAMZ_RD_ADRESS_LUT/rd_addr2_reg[9][4]) which is driven by a register (design_1_i/JpegEnc_0/U0/U_BUF_FIFO/rd_addr2_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 design_1_i/JpegEnc_0/U0/U_BUF_FIFO/U_SUB_RAMZ_RD_ADRESS_LUT/mem_reg has an input control pin design_1_i/JpegEnc_0/U0/U_BUF_FIFO/U_SUB_RAMZ_RD_ADRESS_LUT/mem_reg/ADDRBWRADDR[9] (net: design_1_i/JpegEnc_0/U0/U_BUF_FIFO/U_SUB_RAMZ_RD_ADRESS_LUT/rd_addr2_reg[9][5]) which is driven by a register (design_1_i/JpegEnc_0/U0/U_BUF_FIFO/rd_addr2_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC RTSTAT-10] No routable loads: 16 net(s) have no routable loads. The problem bus(es) and/or net(s) are design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/legacy_fifo_instance.FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i, design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb, design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/legacy_fifo_instance.FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb, design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb, design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_i, design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/legacy_fifo_instance.FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_i, design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i, design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/legacy_fifo_instance.FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i, design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i, design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/legacy_fifo_instance.FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i, design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i, design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/legacy_fifo_instance.FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/user_valid... and (the first 15 of 16 listed).
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 66 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Project 1-821] Please set project.enableDesignId to be 'true'.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./design_1_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
123 Infos, 109 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak = 2790.965 ; gain = 219.242 ; free physical = 56008 ; free virtual = 61050
INFO: [Common 17-206] Exiting Vivado at Mon Mar 29 18:42:47 2021...
