<interfaceDefinition version='1.2' language='verilog' kind='module' name='clk_to_ADC'>
    <portList>

      <port name='clk_200MHz_i' direction='input' type='' kind=''> </port>
      <port name='clk_5MHz_i' direction='input' type='' kind=''> </port>
      <port name='clock_to_ADC_req' direction='input' type='' kind=''> </port>
      <port name='reset' direction='input' type='' kind=''> </port>
      <port name='reset_ADC_signal' direction='input' type='' kind=''> </port>
      <port name='clk_5MHz_o' direction='output' type='' kind=''> </port>

    </portList>
</interfaceDefinition>
