// Seed: 3019280496
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  inout wire id_7;
  inout wire id_6;
  output wire id_5;
  inout wire id_4;
  output wire id_3;
  input wire id_2;
  inout wire id_1;
  assign id_6 = id_1;
endmodule
module module_1 (
    output wor   id_0,
    input  uwire id_1,
    input  uwire id_2,
    output uwire id_3
);
  wire id_5;
  assign id_0 = id_2;
  module_0 modCall_1 (
      id_5,
      id_5,
      id_5,
      id_5,
      id_5,
      id_5,
      id_5
  );
  wire id_6;
  wire id_7;
endmodule
