$date
	Mon Jan 15 01:30:27 2018
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module test $end
$var wire 32 ! value [31:0] $end
$var wire 1 " resolved $end
$var wire 1 # dependency $end
$var reg 2 $ addr [1:0] $end
$var reg 76 % available [75:0] $end
$var reg 2 & tail [1:0] $end
$var reg 12 ' unavailable [11:0] $end
$scope module dep $end
$var wire 2 ( addr [1:0] $end
$var wire 76 ) available [75:0] $end
$var wire 2 * tail [1:0] $end
$var wire 12 + unavailable [11:0] $end
$var wire 32 , value [31:0] $end
$var wire 1 " resolved $end
$var wire 1 # dependency $end
$scope function closer_to_tail $end
$var reg 1 - closer_to_tail $end
$var reg 2 . id1 [1:0] $end
$var reg 2 / id2 [1:0] $end
$var reg 2 0 tail [1:0] $end
$upscope $end
$scope begin genblk1[0] $end
$upscope $end
$scope begin genblk1[1] $end
$upscope $end
$scope begin genblk2[0] $end
$upscope $end
$scope begin genblk3[0] $end
$upscope $end
$scope begin genblk3[1] $end
$upscope $end
$scope begin genblk4[0] $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 0
b11 /
b10 .
0-
b0 ,
b1011001001 +
b0 *
b1000110100000000000000000000000000000001001111 )
b0 (
b1011001001 '
b0 &
b1000110100000000000000000000000000000001001111 %
b0 $
1#
0"
b0 !
$end
#1
0#
0"
b0 !
b0 ,
b0 /
b0 .
b1 $
b1 (
#2
1-
b10 .
b1001010100000000000000000000000000000001001111 %
b1001010100000000000000000000000000000001001111 )
#3
1#
1"
b10 !
b10 ,
b1001110100000000000000000000000000000001001111 %
b1001110100000000000000000000000000000001001111 )
#4
b11 !
b11 ,
0-
b11 /
b1001110100000000000000000000000000000011011111 %
b1001110100000000000000000000000000000011011111 )
#24
