0.6
2017.3
Oct  4 2017
20:11:37
C:/Users/99486/Desktop/architecture/risc-v/risc-v/risc-v.sim/sim_1/behav/xsim/glbl.v,1507081072,verilog,,,,,,,,,,,,
C:/Users/99486/Desktop/architecture/risc-v/risc-v/risc-v.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_sim_netlist.v,1515699476,verilog,,C:/Users/99486/Desktop/architecture/risc-v/risc-v/risc-v.srcs/sources_1/new/cache.v,,clk_wiz_0;clk_wiz_0_clk_wiz_0_clk_wiz;glbl,,,../../../../risc-v.srcs/sources_1/ip/clk_wiz_0;../../../../risc-v.srcs/sources_1/new,,,,,
C:/Users/99486/Desktop/architecture/risc-v/risc-v/risc-v.srcs/sources_1/new/cache.v,1515694677,verilog,,C:/Users/99486/Desktop/architecture/risc-v/risc-v/risc-v.srcs/sources_1/new/cpu.v,C:/Users/99486/Desktop/architecture/risc-v/risc-v/risc-v.srcs/sources_1/new/defines.vh,cache,,,../../../../risc-v.srcs/sources_1/ip/clk_wiz_0;../../../../risc-v.srcs/sources_1/new,,,,,
C:/Users/99486/Desktop/architecture/risc-v/risc-v/risc-v.srcs/sources_1/new/cpu.v,1515688409,verilog,,C:/Users/99486/Desktop/architecture/risc-v/risc-v/risc-v.srcs/sources_1/new/ctrl.v,C:/Users/99486/Desktop/architecture/risc-v/risc-v/risc-v.srcs/sources_1/new/defines.vh,cpu,,,../../../../risc-v.srcs/sources_1/ip/clk_wiz_0;../../../../risc-v.srcs/sources_1/new,,,,,
C:/Users/99486/Desktop/architecture/risc-v/risc-v/risc-v.srcs/sources_1/new/ctrl.v,1515599475,verilog,,C:/Users/99486/Desktop/architecture/risc-v/risc-v/risc-v.srcs/sources_1/new/ex.v,C:/Users/99486/Desktop/architecture/risc-v/risc-v/risc-v.srcs/sources_1/new/defines.vh,ctrl,,,../../../../risc-v.srcs/sources_1/ip/clk_wiz_0;../../../../risc-v.srcs/sources_1/new,,,,,
C:/Users/99486/Desktop/architecture/risc-v/risc-v/risc-v.srcs/sources_1/new/defines.vh,1515688777,verilog,,,C:/Users/99486/Desktop/architecture/risc-v/risc-v/risc-v.srcs/sources_1/new/opcode.vh,,,,,,,,,
C:/Users/99486/Desktop/architecture/risc-v/risc-v/risc-v.srcs/sources_1/new/ex.v,1515598894,verilog,,C:/Users/99486/Desktop/architecture/risc-v/risc-v/risc-v.srcs/sources_1/new/fifo.v,C:/Users/99486/Desktop/architecture/risc-v/risc-v/risc-v.srcs/sources_1/new/defines.vh,ex,,,../../../../risc-v.srcs/sources_1/ip/clk_wiz_0;../../../../risc-v.srcs/sources_1/new,,,,,
C:/Users/99486/Desktop/architecture/risc-v/risc-v/risc-v.srcs/sources_1/new/fifo.v,1515699066,verilog,,C:/Users/99486/Desktop/architecture/risc-v/risc-v/risc-v.srcs/sources_1/new/id.v,,fifo,,,../../../../risc-v.srcs/sources_1/ip/clk_wiz_0;../../../../risc-v.srcs/sources_1/new,,,,,
C:/Users/99486/Desktop/architecture/risc-v/risc-v/risc-v.srcs/sources_1/new/id.v,1515598354,verilog,,C:/Users/99486/Desktop/architecture/risc-v/risc-v/risc-v.srcs/sources_1/new/mem.v,C:/Users/99486/Desktop/architecture/risc-v/risc-v/risc-v.srcs/sources_1/new/defines.vh,id,,,../../../../risc-v.srcs/sources_1/ip/clk_wiz_0;../../../../risc-v.srcs/sources_1/new,,,,,
C:/Users/99486/Desktop/architecture/risc-v/risc-v/risc-v.srcs/sources_1/new/mem.v,1515317258,verilog,,C:/Users/99486/Desktop/architecture/risc-v/risc-v/risc-v.srcs/sources_1/new/memory_sim.v,C:/Users/99486/Desktop/architecture/risc-v/risc-v/risc-v.srcs/sources_1/new/defines.vh,mem,,,../../../../risc-v.srcs/sources_1/ip/clk_wiz_0;../../../../risc-v.srcs/sources_1/new,,,,,
C:/Users/99486/Desktop/architecture/risc-v/risc-v/risc-v.srcs/sources_1/new/memory_sim.v,1515691222,verilog,,C:/Users/99486/Desktop/architecture/risc-v/risc-v/risc-v.srcs/sources_1/new/midbuf.v,C:/Users/99486/Desktop/architecture/risc-v/risc-v/risc-v.srcs/sources_1/new/defines.vh,memory_sim,,,../../../../risc-v.srcs/sources_1/ip/clk_wiz_0;../../../../risc-v.srcs/sources_1/new,,,,,
C:/Users/99486/Desktop/architecture/risc-v/risc-v/risc-v.srcs/sources_1/new/midbuf.v,1515599866,verilog,,C:/Users/99486/Desktop/architecture/risc-v/risc-v/risc-v.srcs/sources_1/new/pc_reg.v,C:/Users/99486/Desktop/architecture/risc-v/risc-v/risc-v.srcs/sources_1/new/defines.vh,ex_mem;id_ex;if_id;mem_wb,,,../../../../risc-v.srcs/sources_1/ip/clk_wiz_0;../../../../risc-v.srcs/sources_1/new,,,,,
C:/Users/99486/Desktop/architecture/risc-v/risc-v/risc-v.srcs/sources_1/new/opcode.vh,1515317258,verilog,,,,,,,,,,,,
C:/Users/99486/Desktop/architecture/risc-v/risc-v/risc-v.srcs/sources_1/new/pc_reg.v,1515317258,verilog,,C:/Users/99486/Desktop/architecture/risc-v/risc-v/risc-v.srcs/sources_1/new/regfile.v,C:/Users/99486/Desktop/architecture/risc-v/risc-v/risc-v.srcs/sources_1/new/defines.vh,pc_reg,,,../../../../risc-v.srcs/sources_1/ip/clk_wiz_0;../../../../risc-v.srcs/sources_1/new,,,,,
C:/Users/99486/Desktop/architecture/risc-v/risc-v/risc-v.srcs/sources_1/new/regfile.v,1515317258,verilog,,C:/Users/99486/Desktop/architecture/risc-v/risc-v/risc-v.srcs/sources_1/new/risc32i.v,C:/Users/99486/Desktop/architecture/risc-v/risc-v/risc-v.srcs/sources_1/new/defines.vh,regfile,,,../../../../risc-v.srcs/sources_1/ip/clk_wiz_0;../../../../risc-v.srcs/sources_1/new,,,,,
C:/Users/99486/Desktop/architecture/risc-v/risc-v/risc-v.srcs/sources_1/new/risc32i.v,1515605191,verilog,,C:/Users/99486/Desktop/architecture/risc-v/risc-v/risc-v.srcs/sources_1/new/uart_comm.v,C:/Users/99486/Desktop/architecture/risc-v/risc-v/risc-v.srcs/sources_1/new/defines.vh,risc32i,,,../../../../risc-v.srcs/sources_1/ip/clk_wiz_0;../../../../risc-v.srcs/sources_1/new,,,,,
C:/Users/99486/Desktop/architecture/risc-v/risc-v/risc-v.srcs/sources_1/new/sim.v,1515687041,verilog,,,C:/Users/99486/Desktop/architecture/risc-v/risc-v/risc-v.srcs/sources_1/new/defines.vh,sim,,,../../../../risc-v.srcs/sources_1/ip/clk_wiz_0;../../../../risc-v.srcs/sources_1/new,,,,,
C:/Users/99486/Desktop/architecture/risc-v/risc-v/risc-v.srcs/sources_1/new/sopc_tb.v,1513605450,verilog,,,C:/Users/99486/Desktop/architecture/risc-v/risc-v/risc-v.srcs/sources_1/new/defines.vh,sopc_tb,,,../../../../risc-v.srcs/sources_1/new,,,,,
C:/Users/99486/Desktop/architecture/risc-v/risc-v/risc-v.srcs/sources_1/new/uart_comm.v,1515686840,verilog,,C:/Users/99486/Desktop/architecture/risc-v/risc-v/risc-v.srcs/sources_1/new/sim.v,,uart_comm,,,../../../../risc-v.srcs/sources_1/ip/clk_wiz_0;../../../../risc-v.srcs/sources_1/new,,,,,
