<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>bcma_driver_pcie2.h source code [linux-4.18.y/include/linux/bcma/bcma_driver_pcie2.h] - Woboq Code Browser</title>
<meta name="woboq:interestingDefinitions" content="bcma_drv_pcie2 "/>
<link rel="stylesheet" href="../../../../../data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../../data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../../data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../../data/jquery/jquery-ui.min.js"></script>
<script>var file = 'linux-4.18.y/include/linux/bcma/bcma_driver_pcie2.h'; var root_path = '../../../..'; var data_path = '../../../../../data';</script>
<script src='../../../../../data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../..'>linux-4.18.y</a>/<a href='../..'>include</a>/<a href='..'>linux</a>/<a href='./'>bcma</a>/<a href='bcma_driver_pcie2.h.html'>bcma_driver_pcie2.h</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>/* SPDX-License-Identifier: GPL-2.0 */</i></td></tr>
<tr><th id="2">2</th><td><u>#<span data-ppcond="2">ifndef</span> <span class="macro" data-ref="_M/LINUX_BCMA_DRIVER_PCIE2_H_">LINUX_BCMA_DRIVER_PCIE2_H_</span></u></td></tr>
<tr><th id="3">3</th><td><u>#define <dfn class="macro" id="_M/LINUX_BCMA_DRIVER_PCIE2_H_" data-ref="_M/LINUX_BCMA_DRIVER_PCIE2_H_">LINUX_BCMA_DRIVER_PCIE2_H_</dfn></u></td></tr>
<tr><th id="4">4</th><td></td></tr>
<tr><th id="5">5</th><td><u>#define <dfn class="macro" id="_M/BCMA_CORE_PCIE2_CLK_CONTROL" data-ref="_M/BCMA_CORE_PCIE2_CLK_CONTROL">BCMA_CORE_PCIE2_CLK_CONTROL</dfn>		0x0000</u></td></tr>
<tr><th id="6">6</th><td><u>#define  <dfn class="macro" id="_M/PCIE2_CLKC_RST_OE" data-ref="_M/PCIE2_CLKC_RST_OE">PCIE2_CLKC_RST_OE</dfn>			0x0001 /* When set, drives PCI_RESET out to pin */</u></td></tr>
<tr><th id="7">7</th><td><u>#define  <dfn class="macro" id="_M/PCIE2_CLKC_RST" data-ref="_M/PCIE2_CLKC_RST">PCIE2_CLKC_RST</dfn>				0x0002 /* Value driven out to pin */</u></td></tr>
<tr><th id="8">8</th><td><u>#define  <dfn class="macro" id="_M/PCIE2_CLKC_SPERST" data-ref="_M/PCIE2_CLKC_SPERST">PCIE2_CLKC_SPERST</dfn>			0x0004 /* SurvivePeRst */</u></td></tr>
<tr><th id="9">9</th><td><u>#define  <dfn class="macro" id="_M/PCIE2_CLKC_DISABLE_L1CLK_GATING" data-ref="_M/PCIE2_CLKC_DISABLE_L1CLK_GATING">PCIE2_CLKC_DISABLE_L1CLK_GATING</dfn>	0x0010</u></td></tr>
<tr><th id="10">10</th><td><u>#define  <dfn class="macro" id="_M/PCIE2_CLKC_DLYPERST" data-ref="_M/PCIE2_CLKC_DLYPERST">PCIE2_CLKC_DLYPERST</dfn>			0x0100 /* Delay PeRst to CoE Core */</u></td></tr>
<tr><th id="11">11</th><td><u>#define  <dfn class="macro" id="_M/PCIE2_CLKC_DISSPROMLD" data-ref="_M/PCIE2_CLKC_DISSPROMLD">PCIE2_CLKC_DISSPROMLD</dfn>			0x0200 /* DisableSpromLoadOnPerst */</u></td></tr>
<tr><th id="12">12</th><td><u>#define  <dfn class="macro" id="_M/PCIE2_CLKC_WAKE_MODE_L2" data-ref="_M/PCIE2_CLKC_WAKE_MODE_L2">PCIE2_CLKC_WAKE_MODE_L2</dfn>		0x1000 /* Wake on L2 */</u></td></tr>
<tr><th id="13">13</th><td><u>#define <dfn class="macro" id="_M/BCMA_CORE_PCIE2_RC_PM_CONTROL" data-ref="_M/BCMA_CORE_PCIE2_RC_PM_CONTROL">BCMA_CORE_PCIE2_RC_PM_CONTROL</dfn>		0x0004</u></td></tr>
<tr><th id="14">14</th><td><u>#define <dfn class="macro" id="_M/BCMA_CORE_PCIE2_RC_PM_STATUS" data-ref="_M/BCMA_CORE_PCIE2_RC_PM_STATUS">BCMA_CORE_PCIE2_RC_PM_STATUS</dfn>		0x0008</u></td></tr>
<tr><th id="15">15</th><td><u>#define <dfn class="macro" id="_M/BCMA_CORE_PCIE2_EP_PM_CONTROL" data-ref="_M/BCMA_CORE_PCIE2_EP_PM_CONTROL">BCMA_CORE_PCIE2_EP_PM_CONTROL</dfn>		0x000C</u></td></tr>
<tr><th id="16">16</th><td><u>#define <dfn class="macro" id="_M/BCMA_CORE_PCIE2_EP_PM_STATUS" data-ref="_M/BCMA_CORE_PCIE2_EP_PM_STATUS">BCMA_CORE_PCIE2_EP_PM_STATUS</dfn>		0x0010</u></td></tr>
<tr><th id="17">17</th><td><u>#define <dfn class="macro" id="_M/BCMA_CORE_PCIE2_EP_LTR_CONTROL" data-ref="_M/BCMA_CORE_PCIE2_EP_LTR_CONTROL">BCMA_CORE_PCIE2_EP_LTR_CONTROL</dfn>		0x0014</u></td></tr>
<tr><th id="18">18</th><td><u>#define <dfn class="macro" id="_M/BCMA_CORE_PCIE2_EP_LTR_STATUS" data-ref="_M/BCMA_CORE_PCIE2_EP_LTR_STATUS">BCMA_CORE_PCIE2_EP_LTR_STATUS</dfn>		0x0018</u></td></tr>
<tr><th id="19">19</th><td><u>#define <dfn class="macro" id="_M/BCMA_CORE_PCIE2_EP_OBFF_STATUS" data-ref="_M/BCMA_CORE_PCIE2_EP_OBFF_STATUS">BCMA_CORE_PCIE2_EP_OBFF_STATUS</dfn>		0x001C</u></td></tr>
<tr><th id="20">20</th><td><u>#define <dfn class="macro" id="_M/BCMA_CORE_PCIE2_PCIE_ERR_STATUS" data-ref="_M/BCMA_CORE_PCIE2_PCIE_ERR_STATUS">BCMA_CORE_PCIE2_PCIE_ERR_STATUS</dfn>		0x0020</u></td></tr>
<tr><th id="21">21</th><td><u>#define <dfn class="macro" id="_M/BCMA_CORE_PCIE2_RC_AXI_CONFIG" data-ref="_M/BCMA_CORE_PCIE2_RC_AXI_CONFIG">BCMA_CORE_PCIE2_RC_AXI_CONFIG</dfn>		0x0100</u></td></tr>
<tr><th id="22">22</th><td><u>#define <dfn class="macro" id="_M/BCMA_CORE_PCIE2_EP_AXI_CONFIG" data-ref="_M/BCMA_CORE_PCIE2_EP_AXI_CONFIG">BCMA_CORE_PCIE2_EP_AXI_CONFIG</dfn>		0x0104</u></td></tr>
<tr><th id="23">23</th><td><u>#define <dfn class="macro" id="_M/BCMA_CORE_PCIE2_RXDEBUG_STATUS0" data-ref="_M/BCMA_CORE_PCIE2_RXDEBUG_STATUS0">BCMA_CORE_PCIE2_RXDEBUG_STATUS0</dfn>		0x0108</u></td></tr>
<tr><th id="24">24</th><td><u>#define <dfn class="macro" id="_M/BCMA_CORE_PCIE2_RXDEBUG_CONTROL0" data-ref="_M/BCMA_CORE_PCIE2_RXDEBUG_CONTROL0">BCMA_CORE_PCIE2_RXDEBUG_CONTROL0</dfn>	0x010C</u></td></tr>
<tr><th id="25">25</th><td><u>#define <dfn class="macro" id="_M/BCMA_CORE_PCIE2_CONFIGINDADDR" data-ref="_M/BCMA_CORE_PCIE2_CONFIGINDADDR">BCMA_CORE_PCIE2_CONFIGINDADDR</dfn>		0x0120</u></td></tr>
<tr><th id="26">26</th><td><u>#define <dfn class="macro" id="_M/BCMA_CORE_PCIE2_CONFIGINDDATA" data-ref="_M/BCMA_CORE_PCIE2_CONFIGINDDATA">BCMA_CORE_PCIE2_CONFIGINDDATA</dfn>		0x0124</u></td></tr>
<tr><th id="27">27</th><td><u>#define <dfn class="macro" id="_M/BCMA_CORE_PCIE2_MDIOCONTROL" data-ref="_M/BCMA_CORE_PCIE2_MDIOCONTROL">BCMA_CORE_PCIE2_MDIOCONTROL</dfn>		0x0128</u></td></tr>
<tr><th id="28">28</th><td><u>#define <dfn class="macro" id="_M/BCMA_CORE_PCIE2_MDIOWRDATA" data-ref="_M/BCMA_CORE_PCIE2_MDIOWRDATA">BCMA_CORE_PCIE2_MDIOWRDATA</dfn>		0x012C</u></td></tr>
<tr><th id="29">29</th><td><u>#define <dfn class="macro" id="_M/BCMA_CORE_PCIE2_MDIORDDATA" data-ref="_M/BCMA_CORE_PCIE2_MDIORDDATA">BCMA_CORE_PCIE2_MDIORDDATA</dfn>		0x0130</u></td></tr>
<tr><th id="30">30</th><td><u>#define <dfn class="macro" id="_M/BCMA_CORE_PCIE2_DATAINTF" data-ref="_M/BCMA_CORE_PCIE2_DATAINTF">BCMA_CORE_PCIE2_DATAINTF</dfn>		0x0180</u></td></tr>
<tr><th id="31">31</th><td><u>#define <dfn class="macro" id="_M/BCMA_CORE_PCIE2_D2H_INTRLAZY_0" data-ref="_M/BCMA_CORE_PCIE2_D2H_INTRLAZY_0">BCMA_CORE_PCIE2_D2H_INTRLAZY_0</dfn>		0x0188</u></td></tr>
<tr><th id="32">32</th><td><u>#define <dfn class="macro" id="_M/BCMA_CORE_PCIE2_H2D_INTRLAZY_0" data-ref="_M/BCMA_CORE_PCIE2_H2D_INTRLAZY_0">BCMA_CORE_PCIE2_H2D_INTRLAZY_0</dfn>		0x018c</u></td></tr>
<tr><th id="33">33</th><td><u>#define <dfn class="macro" id="_M/BCMA_CORE_PCIE2_H2D_INTSTAT_0" data-ref="_M/BCMA_CORE_PCIE2_H2D_INTSTAT_0">BCMA_CORE_PCIE2_H2D_INTSTAT_0</dfn>		0x0190</u></td></tr>
<tr><th id="34">34</th><td><u>#define <dfn class="macro" id="_M/BCMA_CORE_PCIE2_H2D_INTMASK_0" data-ref="_M/BCMA_CORE_PCIE2_H2D_INTMASK_0">BCMA_CORE_PCIE2_H2D_INTMASK_0</dfn>		0x0194</u></td></tr>
<tr><th id="35">35</th><td><u>#define <dfn class="macro" id="_M/BCMA_CORE_PCIE2_D2H_INTSTAT_0" data-ref="_M/BCMA_CORE_PCIE2_D2H_INTSTAT_0">BCMA_CORE_PCIE2_D2H_INTSTAT_0</dfn>		0x0198</u></td></tr>
<tr><th id="36">36</th><td><u>#define <dfn class="macro" id="_M/BCMA_CORE_PCIE2_D2H_INTMASK_0" data-ref="_M/BCMA_CORE_PCIE2_D2H_INTMASK_0">BCMA_CORE_PCIE2_D2H_INTMASK_0</dfn>		0x019c</u></td></tr>
<tr><th id="37">37</th><td><u>#define <dfn class="macro" id="_M/BCMA_CORE_PCIE2_LTR_STATE" data-ref="_M/BCMA_CORE_PCIE2_LTR_STATE">BCMA_CORE_PCIE2_LTR_STATE</dfn>		0x01A0 /* Latency Tolerance Reporting */</u></td></tr>
<tr><th id="38">38</th><td><u>#define  <dfn class="macro" id="_M/PCIE2_LTR_ACTIVE" data-ref="_M/PCIE2_LTR_ACTIVE">PCIE2_LTR_ACTIVE</dfn>			2</u></td></tr>
<tr><th id="39">39</th><td><u>#define  <dfn class="macro" id="_M/PCIE2_LTR_ACTIVE_IDLE" data-ref="_M/PCIE2_LTR_ACTIVE_IDLE">PCIE2_LTR_ACTIVE_IDLE</dfn>			1</u></td></tr>
<tr><th id="40">40</th><td><u>#define  <dfn class="macro" id="_M/PCIE2_LTR_SLEEP" data-ref="_M/PCIE2_LTR_SLEEP">PCIE2_LTR_SLEEP</dfn>			0</u></td></tr>
<tr><th id="41">41</th><td><u>#define  <dfn class="macro" id="_M/PCIE2_LTR_FINAL_MASK" data-ref="_M/PCIE2_LTR_FINAL_MASK">PCIE2_LTR_FINAL_MASK</dfn>			0x300</u></td></tr>
<tr><th id="42">42</th><td><u>#define  <dfn class="macro" id="_M/PCIE2_LTR_FINAL_SHIFT" data-ref="_M/PCIE2_LTR_FINAL_SHIFT">PCIE2_LTR_FINAL_SHIFT</dfn>			8</u></td></tr>
<tr><th id="43">43</th><td><u>#define <dfn class="macro" id="_M/BCMA_CORE_PCIE2_PWR_INT_STATUS" data-ref="_M/BCMA_CORE_PCIE2_PWR_INT_STATUS">BCMA_CORE_PCIE2_PWR_INT_STATUS</dfn>		0x01A4</u></td></tr>
<tr><th id="44">44</th><td><u>#define <dfn class="macro" id="_M/BCMA_CORE_PCIE2_PWR_INT_MASK" data-ref="_M/BCMA_CORE_PCIE2_PWR_INT_MASK">BCMA_CORE_PCIE2_PWR_INT_MASK</dfn>		0x01A8</u></td></tr>
<tr><th id="45">45</th><td><u>#define <dfn class="macro" id="_M/BCMA_CORE_PCIE2_CFG_ADDR" data-ref="_M/BCMA_CORE_PCIE2_CFG_ADDR">BCMA_CORE_PCIE2_CFG_ADDR</dfn>		0x01F8</u></td></tr>
<tr><th id="46">46</th><td><u>#define <dfn class="macro" id="_M/BCMA_CORE_PCIE2_CFG_DATA" data-ref="_M/BCMA_CORE_PCIE2_CFG_DATA">BCMA_CORE_PCIE2_CFG_DATA</dfn>		0x01FC</u></td></tr>
<tr><th id="47">47</th><td><u>#define <dfn class="macro" id="_M/BCMA_CORE_PCIE2_SYS_EQ_PAGE" data-ref="_M/BCMA_CORE_PCIE2_SYS_EQ_PAGE">BCMA_CORE_PCIE2_SYS_EQ_PAGE</dfn>		0x0200</u></td></tr>
<tr><th id="48">48</th><td><u>#define <dfn class="macro" id="_M/BCMA_CORE_PCIE2_SYS_MSI_PAGE" data-ref="_M/BCMA_CORE_PCIE2_SYS_MSI_PAGE">BCMA_CORE_PCIE2_SYS_MSI_PAGE</dfn>		0x0204</u></td></tr>
<tr><th id="49">49</th><td><u>#define <dfn class="macro" id="_M/BCMA_CORE_PCIE2_SYS_MSI_INTREN" data-ref="_M/BCMA_CORE_PCIE2_SYS_MSI_INTREN">BCMA_CORE_PCIE2_SYS_MSI_INTREN</dfn>		0x0208</u></td></tr>
<tr><th id="50">50</th><td><u>#define <dfn class="macro" id="_M/BCMA_CORE_PCIE2_SYS_MSI_CTRL0" data-ref="_M/BCMA_CORE_PCIE2_SYS_MSI_CTRL0">BCMA_CORE_PCIE2_SYS_MSI_CTRL0</dfn>		0x0210</u></td></tr>
<tr><th id="51">51</th><td><u>#define <dfn class="macro" id="_M/BCMA_CORE_PCIE2_SYS_MSI_CTRL1" data-ref="_M/BCMA_CORE_PCIE2_SYS_MSI_CTRL1">BCMA_CORE_PCIE2_SYS_MSI_CTRL1</dfn>		0x0214</u></td></tr>
<tr><th id="52">52</th><td><u>#define <dfn class="macro" id="_M/BCMA_CORE_PCIE2_SYS_MSI_CTRL2" data-ref="_M/BCMA_CORE_PCIE2_SYS_MSI_CTRL2">BCMA_CORE_PCIE2_SYS_MSI_CTRL2</dfn>		0x0218</u></td></tr>
<tr><th id="53">53</th><td><u>#define <dfn class="macro" id="_M/BCMA_CORE_PCIE2_SYS_MSI_CTRL3" data-ref="_M/BCMA_CORE_PCIE2_SYS_MSI_CTRL3">BCMA_CORE_PCIE2_SYS_MSI_CTRL3</dfn>		0x021C</u></td></tr>
<tr><th id="54">54</th><td><u>#define <dfn class="macro" id="_M/BCMA_CORE_PCIE2_SYS_MSI_CTRL4" data-ref="_M/BCMA_CORE_PCIE2_SYS_MSI_CTRL4">BCMA_CORE_PCIE2_SYS_MSI_CTRL4</dfn>		0x0220</u></td></tr>
<tr><th id="55">55</th><td><u>#define <dfn class="macro" id="_M/BCMA_CORE_PCIE2_SYS_MSI_CTRL5" data-ref="_M/BCMA_CORE_PCIE2_SYS_MSI_CTRL5">BCMA_CORE_PCIE2_SYS_MSI_CTRL5</dfn>		0x0224</u></td></tr>
<tr><th id="56">56</th><td><u>#define <dfn class="macro" id="_M/BCMA_CORE_PCIE2_SYS_EQ_HEAD0" data-ref="_M/BCMA_CORE_PCIE2_SYS_EQ_HEAD0">BCMA_CORE_PCIE2_SYS_EQ_HEAD0</dfn>		0x0250</u></td></tr>
<tr><th id="57">57</th><td><u>#define <dfn class="macro" id="_M/BCMA_CORE_PCIE2_SYS_EQ_TAIL0" data-ref="_M/BCMA_CORE_PCIE2_SYS_EQ_TAIL0">BCMA_CORE_PCIE2_SYS_EQ_TAIL0</dfn>		0x0254</u></td></tr>
<tr><th id="58">58</th><td><u>#define <dfn class="macro" id="_M/BCMA_CORE_PCIE2_SYS_EQ_HEAD1" data-ref="_M/BCMA_CORE_PCIE2_SYS_EQ_HEAD1">BCMA_CORE_PCIE2_SYS_EQ_HEAD1</dfn>		0x0258</u></td></tr>
<tr><th id="59">59</th><td><u>#define <dfn class="macro" id="_M/BCMA_CORE_PCIE2_SYS_EQ_TAIL1" data-ref="_M/BCMA_CORE_PCIE2_SYS_EQ_TAIL1">BCMA_CORE_PCIE2_SYS_EQ_TAIL1</dfn>		0x025C</u></td></tr>
<tr><th id="60">60</th><td><u>#define <dfn class="macro" id="_M/BCMA_CORE_PCIE2_SYS_EQ_HEAD2" data-ref="_M/BCMA_CORE_PCIE2_SYS_EQ_HEAD2">BCMA_CORE_PCIE2_SYS_EQ_HEAD2</dfn>		0x0260</u></td></tr>
<tr><th id="61">61</th><td><u>#define <dfn class="macro" id="_M/BCMA_CORE_PCIE2_SYS_EQ_TAIL2" data-ref="_M/BCMA_CORE_PCIE2_SYS_EQ_TAIL2">BCMA_CORE_PCIE2_SYS_EQ_TAIL2</dfn>		0x0264</u></td></tr>
<tr><th id="62">62</th><td><u>#define <dfn class="macro" id="_M/BCMA_CORE_PCIE2_SYS_EQ_HEAD3" data-ref="_M/BCMA_CORE_PCIE2_SYS_EQ_HEAD3">BCMA_CORE_PCIE2_SYS_EQ_HEAD3</dfn>		0x0268</u></td></tr>
<tr><th id="63">63</th><td><u>#define <dfn class="macro" id="_M/BCMA_CORE_PCIE2_SYS_EQ_TAIL3" data-ref="_M/BCMA_CORE_PCIE2_SYS_EQ_TAIL3">BCMA_CORE_PCIE2_SYS_EQ_TAIL3</dfn>		0x026C</u></td></tr>
<tr><th id="64">64</th><td><u>#define <dfn class="macro" id="_M/BCMA_CORE_PCIE2_SYS_EQ_HEAD4" data-ref="_M/BCMA_CORE_PCIE2_SYS_EQ_HEAD4">BCMA_CORE_PCIE2_SYS_EQ_HEAD4</dfn>		0x0270</u></td></tr>
<tr><th id="65">65</th><td><u>#define <dfn class="macro" id="_M/BCMA_CORE_PCIE2_SYS_EQ_TAIL4" data-ref="_M/BCMA_CORE_PCIE2_SYS_EQ_TAIL4">BCMA_CORE_PCIE2_SYS_EQ_TAIL4</dfn>		0x0274</u></td></tr>
<tr><th id="66">66</th><td><u>#define <dfn class="macro" id="_M/BCMA_CORE_PCIE2_SYS_EQ_HEAD5" data-ref="_M/BCMA_CORE_PCIE2_SYS_EQ_HEAD5">BCMA_CORE_PCIE2_SYS_EQ_HEAD5</dfn>		0x0278</u></td></tr>
<tr><th id="67">67</th><td><u>#define <dfn class="macro" id="_M/BCMA_CORE_PCIE2_SYS_EQ_TAIL5" data-ref="_M/BCMA_CORE_PCIE2_SYS_EQ_TAIL5">BCMA_CORE_PCIE2_SYS_EQ_TAIL5</dfn>		0x027C</u></td></tr>
<tr><th id="68">68</th><td><u>#define <dfn class="macro" id="_M/BCMA_CORE_PCIE2_SYS_RC_INTX_EN" data-ref="_M/BCMA_CORE_PCIE2_SYS_RC_INTX_EN">BCMA_CORE_PCIE2_SYS_RC_INTX_EN</dfn>		0x0330</u></td></tr>
<tr><th id="69">69</th><td><u>#define <dfn class="macro" id="_M/BCMA_CORE_PCIE2_SYS_RC_INTX_CSR" data-ref="_M/BCMA_CORE_PCIE2_SYS_RC_INTX_CSR">BCMA_CORE_PCIE2_SYS_RC_INTX_CSR</dfn>		0x0334</u></td></tr>
<tr><th id="70">70</th><td><u>#define <dfn class="macro" id="_M/BCMA_CORE_PCIE2_SYS_MSI_REQ" data-ref="_M/BCMA_CORE_PCIE2_SYS_MSI_REQ">BCMA_CORE_PCIE2_SYS_MSI_REQ</dfn>		0x0340</u></td></tr>
<tr><th id="71">71</th><td><u>#define <dfn class="macro" id="_M/BCMA_CORE_PCIE2_SYS_HOST_INTR_EN" data-ref="_M/BCMA_CORE_PCIE2_SYS_HOST_INTR_EN">BCMA_CORE_PCIE2_SYS_HOST_INTR_EN</dfn>	0x0344</u></td></tr>
<tr><th id="72">72</th><td><u>#define <dfn class="macro" id="_M/BCMA_CORE_PCIE2_SYS_HOST_INTR_CSR" data-ref="_M/BCMA_CORE_PCIE2_SYS_HOST_INTR_CSR">BCMA_CORE_PCIE2_SYS_HOST_INTR_CSR</dfn>	0x0348</u></td></tr>
<tr><th id="73">73</th><td><u>#define <dfn class="macro" id="_M/BCMA_CORE_PCIE2_SYS_HOST_INTR0" data-ref="_M/BCMA_CORE_PCIE2_SYS_HOST_INTR0">BCMA_CORE_PCIE2_SYS_HOST_INTR0</dfn>		0x0350</u></td></tr>
<tr><th id="74">74</th><td><u>#define <dfn class="macro" id="_M/BCMA_CORE_PCIE2_SYS_HOST_INTR1" data-ref="_M/BCMA_CORE_PCIE2_SYS_HOST_INTR1">BCMA_CORE_PCIE2_SYS_HOST_INTR1</dfn>		0x0354</u></td></tr>
<tr><th id="75">75</th><td><u>#define <dfn class="macro" id="_M/BCMA_CORE_PCIE2_SYS_HOST_INTR2" data-ref="_M/BCMA_CORE_PCIE2_SYS_HOST_INTR2">BCMA_CORE_PCIE2_SYS_HOST_INTR2</dfn>		0x0358</u></td></tr>
<tr><th id="76">76</th><td><u>#define <dfn class="macro" id="_M/BCMA_CORE_PCIE2_SYS_HOST_INTR3" data-ref="_M/BCMA_CORE_PCIE2_SYS_HOST_INTR3">BCMA_CORE_PCIE2_SYS_HOST_INTR3</dfn>		0x035C</u></td></tr>
<tr><th id="77">77</th><td><u>#define <dfn class="macro" id="_M/BCMA_CORE_PCIE2_SYS_EP_INT_EN0" data-ref="_M/BCMA_CORE_PCIE2_SYS_EP_INT_EN0">BCMA_CORE_PCIE2_SYS_EP_INT_EN0</dfn>		0x0360</u></td></tr>
<tr><th id="78">78</th><td><u>#define <dfn class="macro" id="_M/BCMA_CORE_PCIE2_SYS_EP_INT_EN1" data-ref="_M/BCMA_CORE_PCIE2_SYS_EP_INT_EN1">BCMA_CORE_PCIE2_SYS_EP_INT_EN1</dfn>		0x0364</u></td></tr>
<tr><th id="79">79</th><td><u>#define <dfn class="macro" id="_M/BCMA_CORE_PCIE2_SYS_EP_INT_CSR0" data-ref="_M/BCMA_CORE_PCIE2_SYS_EP_INT_CSR0">BCMA_CORE_PCIE2_SYS_EP_INT_CSR0</dfn>		0x0370</u></td></tr>
<tr><th id="80">80</th><td><u>#define <dfn class="macro" id="_M/BCMA_CORE_PCIE2_SYS_EP_INT_CSR1" data-ref="_M/BCMA_CORE_PCIE2_SYS_EP_INT_CSR1">BCMA_CORE_PCIE2_SYS_EP_INT_CSR1</dfn>		0x0374</u></td></tr>
<tr><th id="81">81</th><td><u>#define <dfn class="macro" id="_M/BCMA_CORE_PCIE2_SPROM" data-ref="_M/BCMA_CORE_PCIE2_SPROM">BCMA_CORE_PCIE2_SPROM</dfn>(wordoffset)	(0x0800 + ((wordoffset) * 2))</u></td></tr>
<tr><th id="82">82</th><td><u>#define <dfn class="macro" id="_M/BCMA_CORE_PCIE2_FUNC0_IMAP0_0" data-ref="_M/BCMA_CORE_PCIE2_FUNC0_IMAP0_0">BCMA_CORE_PCIE2_FUNC0_IMAP0_0</dfn>		0x0C00</u></td></tr>
<tr><th id="83">83</th><td><u>#define <dfn class="macro" id="_M/BCMA_CORE_PCIE2_FUNC0_IMAP0_1" data-ref="_M/BCMA_CORE_PCIE2_FUNC0_IMAP0_1">BCMA_CORE_PCIE2_FUNC0_IMAP0_1</dfn>		0x0C04</u></td></tr>
<tr><th id="84">84</th><td><u>#define <dfn class="macro" id="_M/BCMA_CORE_PCIE2_FUNC0_IMAP0_2" data-ref="_M/BCMA_CORE_PCIE2_FUNC0_IMAP0_2">BCMA_CORE_PCIE2_FUNC0_IMAP0_2</dfn>		0x0C08</u></td></tr>
<tr><th id="85">85</th><td><u>#define <dfn class="macro" id="_M/BCMA_CORE_PCIE2_FUNC0_IMAP0_3" data-ref="_M/BCMA_CORE_PCIE2_FUNC0_IMAP0_3">BCMA_CORE_PCIE2_FUNC0_IMAP0_3</dfn>		0x0C0C</u></td></tr>
<tr><th id="86">86</th><td><u>#define <dfn class="macro" id="_M/BCMA_CORE_PCIE2_FUNC0_IMAP0_4" data-ref="_M/BCMA_CORE_PCIE2_FUNC0_IMAP0_4">BCMA_CORE_PCIE2_FUNC0_IMAP0_4</dfn>		0x0C10</u></td></tr>
<tr><th id="87">87</th><td><u>#define <dfn class="macro" id="_M/BCMA_CORE_PCIE2_FUNC0_IMAP0_5" data-ref="_M/BCMA_CORE_PCIE2_FUNC0_IMAP0_5">BCMA_CORE_PCIE2_FUNC0_IMAP0_5</dfn>		0x0C14</u></td></tr>
<tr><th id="88">88</th><td><u>#define <dfn class="macro" id="_M/BCMA_CORE_PCIE2_FUNC0_IMAP0_6" data-ref="_M/BCMA_CORE_PCIE2_FUNC0_IMAP0_6">BCMA_CORE_PCIE2_FUNC0_IMAP0_6</dfn>		0x0C18</u></td></tr>
<tr><th id="89">89</th><td><u>#define <dfn class="macro" id="_M/BCMA_CORE_PCIE2_FUNC0_IMAP0_7" data-ref="_M/BCMA_CORE_PCIE2_FUNC0_IMAP0_7">BCMA_CORE_PCIE2_FUNC0_IMAP0_7</dfn>		0x0C1C</u></td></tr>
<tr><th id="90">90</th><td><u>#define <dfn class="macro" id="_M/BCMA_CORE_PCIE2_FUNC1_IMAP0_0" data-ref="_M/BCMA_CORE_PCIE2_FUNC1_IMAP0_0">BCMA_CORE_PCIE2_FUNC1_IMAP0_0</dfn>		0x0C20</u></td></tr>
<tr><th id="91">91</th><td><u>#define <dfn class="macro" id="_M/BCMA_CORE_PCIE2_FUNC1_IMAP0_1" data-ref="_M/BCMA_CORE_PCIE2_FUNC1_IMAP0_1">BCMA_CORE_PCIE2_FUNC1_IMAP0_1</dfn>		0x0C24</u></td></tr>
<tr><th id="92">92</th><td><u>#define <dfn class="macro" id="_M/BCMA_CORE_PCIE2_FUNC1_IMAP0_2" data-ref="_M/BCMA_CORE_PCIE2_FUNC1_IMAP0_2">BCMA_CORE_PCIE2_FUNC1_IMAP0_2</dfn>		0x0C28</u></td></tr>
<tr><th id="93">93</th><td><u>#define <dfn class="macro" id="_M/BCMA_CORE_PCIE2_FUNC1_IMAP0_3" data-ref="_M/BCMA_CORE_PCIE2_FUNC1_IMAP0_3">BCMA_CORE_PCIE2_FUNC1_IMAP0_3</dfn>		0x0C2C</u></td></tr>
<tr><th id="94">94</th><td><u>#define <dfn class="macro" id="_M/BCMA_CORE_PCIE2_FUNC1_IMAP0_4" data-ref="_M/BCMA_CORE_PCIE2_FUNC1_IMAP0_4">BCMA_CORE_PCIE2_FUNC1_IMAP0_4</dfn>		0x0C30</u></td></tr>
<tr><th id="95">95</th><td><u>#define <dfn class="macro" id="_M/BCMA_CORE_PCIE2_FUNC1_IMAP0_5" data-ref="_M/BCMA_CORE_PCIE2_FUNC1_IMAP0_5">BCMA_CORE_PCIE2_FUNC1_IMAP0_5</dfn>		0x0C34</u></td></tr>
<tr><th id="96">96</th><td><u>#define <dfn class="macro" id="_M/BCMA_CORE_PCIE2_FUNC1_IMAP0_6" data-ref="_M/BCMA_CORE_PCIE2_FUNC1_IMAP0_6">BCMA_CORE_PCIE2_FUNC1_IMAP0_6</dfn>		0x0C38</u></td></tr>
<tr><th id="97">97</th><td><u>#define <dfn class="macro" id="_M/BCMA_CORE_PCIE2_FUNC1_IMAP0_7" data-ref="_M/BCMA_CORE_PCIE2_FUNC1_IMAP0_7">BCMA_CORE_PCIE2_FUNC1_IMAP0_7</dfn>		0x0C3C</u></td></tr>
<tr><th id="98">98</th><td><u>#define <dfn class="macro" id="_M/BCMA_CORE_PCIE2_FUNC0_IMAP1" data-ref="_M/BCMA_CORE_PCIE2_FUNC0_IMAP1">BCMA_CORE_PCIE2_FUNC0_IMAP1</dfn>		0x0C80</u></td></tr>
<tr><th id="99">99</th><td><u>#define <dfn class="macro" id="_M/BCMA_CORE_PCIE2_FUNC1_IMAP1" data-ref="_M/BCMA_CORE_PCIE2_FUNC1_IMAP1">BCMA_CORE_PCIE2_FUNC1_IMAP1</dfn>		0x0C88</u></td></tr>
<tr><th id="100">100</th><td><u>#define <dfn class="macro" id="_M/BCMA_CORE_PCIE2_FUNC0_IMAP2" data-ref="_M/BCMA_CORE_PCIE2_FUNC0_IMAP2">BCMA_CORE_PCIE2_FUNC0_IMAP2</dfn>		0x0CC0</u></td></tr>
<tr><th id="101">101</th><td><u>#define <dfn class="macro" id="_M/BCMA_CORE_PCIE2_FUNC1_IMAP2" data-ref="_M/BCMA_CORE_PCIE2_FUNC1_IMAP2">BCMA_CORE_PCIE2_FUNC1_IMAP2</dfn>		0x0CC8</u></td></tr>
<tr><th id="102">102</th><td><u>#define <dfn class="macro" id="_M/BCMA_CORE_PCIE2_IARR0_LOWER" data-ref="_M/BCMA_CORE_PCIE2_IARR0_LOWER">BCMA_CORE_PCIE2_IARR0_LOWER</dfn>		0x0D00</u></td></tr>
<tr><th id="103">103</th><td><u>#define <dfn class="macro" id="_M/BCMA_CORE_PCIE2_IARR0_UPPER" data-ref="_M/BCMA_CORE_PCIE2_IARR0_UPPER">BCMA_CORE_PCIE2_IARR0_UPPER</dfn>		0x0D04</u></td></tr>
<tr><th id="104">104</th><td><u>#define <dfn class="macro" id="_M/BCMA_CORE_PCIE2_IARR1_LOWER" data-ref="_M/BCMA_CORE_PCIE2_IARR1_LOWER">BCMA_CORE_PCIE2_IARR1_LOWER</dfn>		0x0D08</u></td></tr>
<tr><th id="105">105</th><td><u>#define <dfn class="macro" id="_M/BCMA_CORE_PCIE2_IARR1_UPPER" data-ref="_M/BCMA_CORE_PCIE2_IARR1_UPPER">BCMA_CORE_PCIE2_IARR1_UPPER</dfn>		0x0D0C</u></td></tr>
<tr><th id="106">106</th><td><u>#define <dfn class="macro" id="_M/BCMA_CORE_PCIE2_IARR2_LOWER" data-ref="_M/BCMA_CORE_PCIE2_IARR2_LOWER">BCMA_CORE_PCIE2_IARR2_LOWER</dfn>		0x0D10</u></td></tr>
<tr><th id="107">107</th><td><u>#define <dfn class="macro" id="_M/BCMA_CORE_PCIE2_IARR2_UPPER" data-ref="_M/BCMA_CORE_PCIE2_IARR2_UPPER">BCMA_CORE_PCIE2_IARR2_UPPER</dfn>		0x0D14</u></td></tr>
<tr><th id="108">108</th><td><u>#define <dfn class="macro" id="_M/BCMA_CORE_PCIE2_OARR0" data-ref="_M/BCMA_CORE_PCIE2_OARR0">BCMA_CORE_PCIE2_OARR0</dfn>			0x0D20</u></td></tr>
<tr><th id="109">109</th><td><u>#define <dfn class="macro" id="_M/BCMA_CORE_PCIE2_OARR1" data-ref="_M/BCMA_CORE_PCIE2_OARR1">BCMA_CORE_PCIE2_OARR1</dfn>			0x0D28</u></td></tr>
<tr><th id="110">110</th><td><u>#define <dfn class="macro" id="_M/BCMA_CORE_PCIE2_OARR2" data-ref="_M/BCMA_CORE_PCIE2_OARR2">BCMA_CORE_PCIE2_OARR2</dfn>			0x0D30</u></td></tr>
<tr><th id="111">111</th><td><u>#define <dfn class="macro" id="_M/BCMA_CORE_PCIE2_OMAP0_LOWER" data-ref="_M/BCMA_CORE_PCIE2_OMAP0_LOWER">BCMA_CORE_PCIE2_OMAP0_LOWER</dfn>		0x0D40</u></td></tr>
<tr><th id="112">112</th><td><u>#define <dfn class="macro" id="_M/BCMA_CORE_PCIE2_OMAP0_UPPER" data-ref="_M/BCMA_CORE_PCIE2_OMAP0_UPPER">BCMA_CORE_PCIE2_OMAP0_UPPER</dfn>		0x0D44</u></td></tr>
<tr><th id="113">113</th><td><u>#define <dfn class="macro" id="_M/BCMA_CORE_PCIE2_OMAP1_LOWER" data-ref="_M/BCMA_CORE_PCIE2_OMAP1_LOWER">BCMA_CORE_PCIE2_OMAP1_LOWER</dfn>		0x0D48</u></td></tr>
<tr><th id="114">114</th><td><u>#define <dfn class="macro" id="_M/BCMA_CORE_PCIE2_OMAP1_UPPER" data-ref="_M/BCMA_CORE_PCIE2_OMAP1_UPPER">BCMA_CORE_PCIE2_OMAP1_UPPER</dfn>		0x0D4C</u></td></tr>
<tr><th id="115">115</th><td><u>#define <dfn class="macro" id="_M/BCMA_CORE_PCIE2_OMAP2_LOWER" data-ref="_M/BCMA_CORE_PCIE2_OMAP2_LOWER">BCMA_CORE_PCIE2_OMAP2_LOWER</dfn>		0x0D50</u></td></tr>
<tr><th id="116">116</th><td><u>#define <dfn class="macro" id="_M/BCMA_CORE_PCIE2_OMAP2_UPPER" data-ref="_M/BCMA_CORE_PCIE2_OMAP2_UPPER">BCMA_CORE_PCIE2_OMAP2_UPPER</dfn>		0x0D54</u></td></tr>
<tr><th id="117">117</th><td><u>#define <dfn class="macro" id="_M/BCMA_CORE_PCIE2_FUNC1_IARR1_SIZE" data-ref="_M/BCMA_CORE_PCIE2_FUNC1_IARR1_SIZE">BCMA_CORE_PCIE2_FUNC1_IARR1_SIZE</dfn>	0x0D58</u></td></tr>
<tr><th id="118">118</th><td><u>#define <dfn class="macro" id="_M/BCMA_CORE_PCIE2_FUNC1_IARR2_SIZE" data-ref="_M/BCMA_CORE_PCIE2_FUNC1_IARR2_SIZE">BCMA_CORE_PCIE2_FUNC1_IARR2_SIZE</dfn>	0x0D5C</u></td></tr>
<tr><th id="119">119</th><td><u>#define <dfn class="macro" id="_M/BCMA_CORE_PCIE2_MEM_CONTROL" data-ref="_M/BCMA_CORE_PCIE2_MEM_CONTROL">BCMA_CORE_PCIE2_MEM_CONTROL</dfn>		0x0F00</u></td></tr>
<tr><th id="120">120</th><td><u>#define <dfn class="macro" id="_M/BCMA_CORE_PCIE2_MEM_ECC_ERRLOG0" data-ref="_M/BCMA_CORE_PCIE2_MEM_ECC_ERRLOG0">BCMA_CORE_PCIE2_MEM_ECC_ERRLOG0</dfn>		0x0F04</u></td></tr>
<tr><th id="121">121</th><td><u>#define <dfn class="macro" id="_M/BCMA_CORE_PCIE2_MEM_ECC_ERRLOG1" data-ref="_M/BCMA_CORE_PCIE2_MEM_ECC_ERRLOG1">BCMA_CORE_PCIE2_MEM_ECC_ERRLOG1</dfn>		0x0F08</u></td></tr>
<tr><th id="122">122</th><td><u>#define <dfn class="macro" id="_M/BCMA_CORE_PCIE2_LINK_STATUS" data-ref="_M/BCMA_CORE_PCIE2_LINK_STATUS">BCMA_CORE_PCIE2_LINK_STATUS</dfn>		0x0F0C</u></td></tr>
<tr><th id="123">123</th><td><u>#define <dfn class="macro" id="_M/BCMA_CORE_PCIE2_STRAP_STATUS" data-ref="_M/BCMA_CORE_PCIE2_STRAP_STATUS">BCMA_CORE_PCIE2_STRAP_STATUS</dfn>		0x0F10</u></td></tr>
<tr><th id="124">124</th><td><u>#define <dfn class="macro" id="_M/BCMA_CORE_PCIE2_RESET_STATUS" data-ref="_M/BCMA_CORE_PCIE2_RESET_STATUS">BCMA_CORE_PCIE2_RESET_STATUS</dfn>		0x0F14</u></td></tr>
<tr><th id="125">125</th><td><u>#define <dfn class="macro" id="_M/BCMA_CORE_PCIE2_RESETEN_IN_LINKDOWN" data-ref="_M/BCMA_CORE_PCIE2_RESETEN_IN_LINKDOWN">BCMA_CORE_PCIE2_RESETEN_IN_LINKDOWN</dfn>	0x0F18</u></td></tr>
<tr><th id="126">126</th><td><u>#define <dfn class="macro" id="_M/BCMA_CORE_PCIE2_MISC_INTR_EN" data-ref="_M/BCMA_CORE_PCIE2_MISC_INTR_EN">BCMA_CORE_PCIE2_MISC_INTR_EN</dfn>		0x0F1C</u></td></tr>
<tr><th id="127">127</th><td><u>#define <dfn class="macro" id="_M/BCMA_CORE_PCIE2_TX_DEBUG_CFG" data-ref="_M/BCMA_CORE_PCIE2_TX_DEBUG_CFG">BCMA_CORE_PCIE2_TX_DEBUG_CFG</dfn>		0x0F20</u></td></tr>
<tr><th id="128">128</th><td><u>#define <dfn class="macro" id="_M/BCMA_CORE_PCIE2_MISC_CONFIG" data-ref="_M/BCMA_CORE_PCIE2_MISC_CONFIG">BCMA_CORE_PCIE2_MISC_CONFIG</dfn>		0x0F24</u></td></tr>
<tr><th id="129">129</th><td><u>#define <dfn class="macro" id="_M/BCMA_CORE_PCIE2_MISC_STATUS" data-ref="_M/BCMA_CORE_PCIE2_MISC_STATUS">BCMA_CORE_PCIE2_MISC_STATUS</dfn>		0x0F28</u></td></tr>
<tr><th id="130">130</th><td><u>#define <dfn class="macro" id="_M/BCMA_CORE_PCIE2_INTR_EN" data-ref="_M/BCMA_CORE_PCIE2_INTR_EN">BCMA_CORE_PCIE2_INTR_EN</dfn>			0x0F30</u></td></tr>
<tr><th id="131">131</th><td><u>#define <dfn class="macro" id="_M/BCMA_CORE_PCIE2_INTR_CLEAR" data-ref="_M/BCMA_CORE_PCIE2_INTR_CLEAR">BCMA_CORE_PCIE2_INTR_CLEAR</dfn>		0x0F34</u></td></tr>
<tr><th id="132">132</th><td><u>#define <dfn class="macro" id="_M/BCMA_CORE_PCIE2_INTR_STATUS" data-ref="_M/BCMA_CORE_PCIE2_INTR_STATUS">BCMA_CORE_PCIE2_INTR_STATUS</dfn>		0x0F38</u></td></tr>
<tr><th id="133">133</th><td></td></tr>
<tr><th id="134">134</th><td><i>/* PCIE gen2 config regs */</i></td></tr>
<tr><th id="135">135</th><td><u>#define <dfn class="macro" id="_M/PCIE2_INTSTATUS" data-ref="_M/PCIE2_INTSTATUS">PCIE2_INTSTATUS</dfn>				0x090</u></td></tr>
<tr><th id="136">136</th><td><u>#define <dfn class="macro" id="_M/PCIE2_INTMASK" data-ref="_M/PCIE2_INTMASK">PCIE2_INTMASK</dfn>				0x094</u></td></tr>
<tr><th id="137">137</th><td><u>#define <dfn class="macro" id="_M/PCIE2_SBMBX" data-ref="_M/PCIE2_SBMBX">PCIE2_SBMBX</dfn>				0x098</u></td></tr>
<tr><th id="138">138</th><td></td></tr>
<tr><th id="139">139</th><td><u>#define <dfn class="macro" id="_M/PCIE2_PMCR_REFUP" data-ref="_M/PCIE2_PMCR_REFUP">PCIE2_PMCR_REFUP</dfn>			0x1814 /* Trefup time */</u></td></tr>
<tr><th id="140">140</th><td></td></tr>
<tr><th id="141">141</th><td><u>#define <dfn class="macro" id="_M/PCIE2_CAP_DEVSTSCTRL2_OFFSET" data-ref="_M/PCIE2_CAP_DEVSTSCTRL2_OFFSET">PCIE2_CAP_DEVSTSCTRL2_OFFSET</dfn>		0xD4</u></td></tr>
<tr><th id="142">142</th><td><u>#define <dfn class="macro" id="_M/PCIE2_CAP_DEVSTSCTRL2_LTRENAB" data-ref="_M/PCIE2_CAP_DEVSTSCTRL2_LTRENAB">PCIE2_CAP_DEVSTSCTRL2_LTRENAB</dfn>		0x400</u></td></tr>
<tr><th id="143">143</th><td><u>#define <dfn class="macro" id="_M/PCIE2_PVT_REG_PM_CLK_PERIOD" data-ref="_M/PCIE2_PVT_REG_PM_CLK_PERIOD">PCIE2_PVT_REG_PM_CLK_PERIOD</dfn>		0x184c</u></td></tr>
<tr><th id="144">144</th><td></td></tr>
<tr><th id="145">145</th><td><b>struct</b> <dfn class="type def" id="bcma_drv_pcie2" title='bcma_drv_pcie2' data-ref="bcma_drv_pcie2">bcma_drv_pcie2</dfn> {</td></tr>
<tr><th id="146">146</th><td>	<b>struct</b> <a class="type" href="bcma.h.html#bcma_device" title='bcma_device' data-ref="bcma_device">bcma_device</a> *<dfn class="decl field" id="bcma_drv_pcie2::core" title='bcma_drv_pcie2::core' data-ref="bcma_drv_pcie2::core">core</dfn>;</td></tr>
<tr><th id="147">147</th><td></td></tr>
<tr><th id="148">148</th><td>	<a class="typedef" href="../../asm-generic/int-ll64.h.html#u16" title='u16' data-type='__u16' data-ref="u16">u16</a> <dfn class="decl field" id="bcma_drv_pcie2::reqsize" title='bcma_drv_pcie2::reqsize' data-ref="bcma_drv_pcie2::reqsize">reqsize</dfn>;</td></tr>
<tr><th id="149">149</th><td>};</td></tr>
<tr><th id="150">150</th><td></td></tr>
<tr><th id="151">151</th><td><u>#define <dfn class="macro" id="_M/pcie2_read16" data-ref="_M/pcie2_read16">pcie2_read16</dfn>(pcie2, offset)		bcma_read16((pcie2)-&gt;core, offset)</u></td></tr>
<tr><th id="152">152</th><td><u>#define <dfn class="macro" id="_M/pcie2_read32" data-ref="_M/pcie2_read32">pcie2_read32</dfn>(pcie2, offset)		bcma_read32((pcie2)-&gt;core, offset)</u></td></tr>
<tr><th id="153">153</th><td><u>#define <dfn class="macro" id="_M/pcie2_write16" data-ref="_M/pcie2_write16">pcie2_write16</dfn>(pcie2, offset, val)	bcma_write16((pcie2)-&gt;core, offset, val)</u></td></tr>
<tr><th id="154">154</th><td><u>#define <dfn class="macro" id="_M/pcie2_write32" data-ref="_M/pcie2_write32">pcie2_write32</dfn>(pcie2, offset, val)	bcma_write32((pcie2)-&gt;core, offset, val)</u></td></tr>
<tr><th id="155">155</th><td></td></tr>
<tr><th id="156">156</th><td><u>#define <dfn class="macro" id="_M/pcie2_set32" data-ref="_M/pcie2_set32">pcie2_set32</dfn>(pcie2, offset, set)		bcma_set32((pcie2)-&gt;core, offset, set)</u></td></tr>
<tr><th id="157">157</th><td><u>#define <dfn class="macro" id="_M/pcie2_mask32" data-ref="_M/pcie2_mask32">pcie2_mask32</dfn>(pcie2, offset, mask)	bcma_mask32((pcie2)-&gt;core, offset, mask)</u></td></tr>
<tr><th id="158">158</th><td></td></tr>
<tr><th id="159">159</th><td><u>#<span data-ppcond="2">endif</span> /* LINUX_BCMA_DRIVER_PCIE2_H_ */</u></td></tr>
<tr><th id="160">160</th><td></td></tr>
</table><hr/><p id='footer'>
Generated while processing <a href='../../../arch/x86/kernel/early-quirks.c.html'>linux-4.18.y/arch/x86/kernel/early-quirks.c</a><br/>Generated on <em>2018-Oct-01</em> from project linux-4.18.y revision <em>linux-4.18.y</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
