-- ==============================================================
-- Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
-- Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-- ==============================================================
library ieee; 
use ieee.std_logic_1164.all; 
use ieee.std_logic_unsigned.all;

entity nn_inference_hwmm_layer1_Pipeline_prod18_layer1_weights_15 is 
    generic(
             DataWidth     : integer := 32; 
             AddressWidth     : integer := 7; 
             AddressRange    : integer := 100
    ); 
    port (
          address0      : in std_logic_vector(AddressWidth-1 downto 0); 
          ce0       : in std_logic; 
          q0         : out std_logic_vector(DataWidth-1 downto 0);
          reset     : in std_logic;
          clk       : in std_logic
    ); 
end entity; 


architecture rtl of nn_inference_hwmm_layer1_Pipeline_prod18_layer1_weights_15 is 

signal address0_tmp : std_logic_vector(AddressWidth-1 downto 0); 
type mem_array is array (0 to AddressRange-1) of std_logic_vector (DataWidth-1 downto 0); 
signal mem : mem_array := (
    0 => "00111110100011010110010110010110", 
    1 => "00111111010011101010011000011110", 
    2 => "00111111110000001101100101111001", 
    3 => "10111111100010101110000111010100", 
    4 => "10111111101011010101111010001100", 
    5 => "10111111101001111011100000010000", 
    6 => "00111111000011111011111000101110", 
    7 => "10111100000000010110010000101100", 
    8 => "00111110011000010000011001011101", 
    9 => "00111111001001101101001000111110", 
    10 => "10111110110001011101011100101101", 
    11 => "00111111001101111100111011100100", 
    12 => "10111110010101111000111011111100", 
    13 => "10111111000001110011011001000011", 
    14 => "10111111000111000110000000011001", 
    15 => "10111110001110111110100101101011", 
    16 => "00111100111011001000001101000100", 
    17 => "10111110101010011100000100110101", 
    18 => "00111111110001001111100001010110", 
    19 => "01000000000010010101010110001001", 
    20 => "10111110110001101000000100101100", 
    21 => "00111111000011100101110111001110", 
    22 => "10111100100100100111110000011011", 
    23 => "00111101100100100101001000001000", 
    24 => "10111110000001111000011110110000", 
    25 => "10111111001011000001101001110000", 
    26 => "10111110100110010000011000100010", 
    27 => "00111110010001100110110010010011", 
    28 => "00111110100011110011110011001110", 
    29 => "10111110111101000100110000001101", 
    30 => "00111111101110011010110011101111", 
    31 => "00111110110011000001011000010101", 
    32 => "00111110000011111010000100110000", 
    33 => "00111110000010110001100101001010", 
    34 => "00111111001010001101100011001110", 
    35 => "10111101010011110111100101111110", 
    36 => "00111110001011000000010101101001", 
    37 => "00111101111100011001100100000010", 
    38 => "00111100111100011110011001000010", 
    39 => "10111100110110100100100110010010", 
    40 => "00111111011010110100100011100011", 
    41 => "00111110101000100110100001011100", 
    42 => "00111111001111010110000111000000", 
    43 => "00111110011001110011001101101010", 
    44 => "10111111010101010011010010010011", 
    45 => "10111110111001011101000101111011", 
    46 => "10111100111011100000010011011011", 
    47 => "00111100011100111011010010111011", 
    48 => "10111110101110001011101010011110", 
    49 => "00111101000011100100111000001011", 
    50 => "00111111100101100111100000000111", 
    51 => "10111111110100010010100010111010", 
    52 => "10111111110100011011010110000110", 
    53 => "10111111101011011111110000000001", 
    54 => "10111101100000100111111101101110", 
    55 => "00111110100110110001100000111011", 
    56 => "10111110100000101110000000101110", 
    57 => "10111101100100011101001001000011", 
    58 => "00111110010101011101001110000101", 
    59 => "10111111100100011110111000110011", 
    60 => "10111111101011110011100111001011", 
    61 => "10111111000010001010111000101110", 
    62 => "10111101110100110010001001000000", 
    63 => "00111110101011111011001110100000", 
    64 => "00111111010011011001011001101000", 
    65 => "00111110111000000100011110100001", 
    66 => "00111101101001010011110100110011", 
    67 => "10111101010010011100110100111100", 
    68 => "10111110010100001101100011001110", 
    69 => "00111111101111111110110000000011", 
    70 => "10111101110111011110010011011111", 
    71 => "10111110100011101001011010101110", 
    72 => "00111111000000001111100101000101", 
    73 => "00111110011110100101110000111101", 
    74 => "00111110101010110111001010001100", 
    75 => "00111101110101111101010101001100", 
    76 => "00111110101111010101000101100001", 
    77 => "00111101000101111100111101011110", 
    78 => "10111110111010111001110001000011", 
    79 => "00111110110101010110000010000001", 
    80 => "10111111101010010100110001000011", 
    81 => "00111110101110010011010001110110", 
    82 => "10111101101100000111111000110000", 
    83 => "10111110001100100111101101011001", 
    84 => "00111110110011011100101011010001", 
    85 => "00111110110110000100011001111001", 
    86 => "00111110101111000010101101111111", 
    87 => "00111110110111101010101011001011", 
    88 => "00111111110000101110001010100001", 
    89 => "00111111001000010000011111011011", 
    90 => "11000000010100011111001010001010", 
    91 => "10111111111010101100010110000101", 
    92 => "10111110111000001101110011010010", 
    93 => "10111111011011110001100010001100", 
    94 => "10111111010101011010010110001010", 
    95 => "10111110111101001111110000010100", 
    96 => "10111110001000100111100001001100", 
    97 => "10111110101001110010110100100011", 
    98 => "10111110111111110010111111000110", 
    99 => "10111110000110101001101011100110" );


begin 


memory_access_guard_0: process (address0) 
begin
      address0_tmp <= address0;
--synthesis translate_off
      if (CONV_INTEGER(address0) > AddressRange-1) then
           address0_tmp <= (others => '0');
      else 
           address0_tmp <= address0;
      end if;
--synthesis translate_on
end process;

p_rom_access: process (clk)  
begin 
    if (clk'event and clk = '1') then
        if (ce0 = '1') then 
            q0 <= mem(CONV_INTEGER(address0_tmp)); 
        end if;
    end if;
end process;

end rtl;

