Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -o C:/Users/ydz/Desktop/cod/mips_one_cycle_cpu/test_isim_beh.exe -prj C:/Users/ydz/Desktop/cod/mips_one_cycle_cpu/test_beh.prj work.test work.glbl 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Analyzing Verilog file "C:/Users/ydz/Desktop/cod/mips_one_cycle_cpu/reg_file.v" into library work
Analyzing Verilog file "C:/Users/ydz/Desktop/cod/mips_one_cycle_cpu/pc.v" into library work
Analyzing Verilog file "C:/Users/ydz/Desktop/cod/mips_one_cycle_cpu/ipcore_dir/mem_instr.v" into library work
Analyzing Verilog file "C:/Users/ydz/Desktop/cod/mips_one_cycle_cpu/ipcore_dir/mem_data.v" into library work
Analyzing Verilog file "C:/Users/ydz/Desktop/cod/mips_one_cycle_cpu/cu.v" into library work
Analyzing Verilog file "C:/Users/ydz/Desktop/cod/mips_one_cycle_cpu/alu.v" into library work
Analyzing Verilog file "C:/Users/ydz/Desktop/cod/mips_one_cycle_cpu/top.v" into library work
Analyzing Verilog file "C:/Users/ydz/Desktop/cod/mips_one_cycle_cpu/test.v" into library work
Analyzing Verilog file "C:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
WARNING:HDLCompiler:189 - "C:/Users/ydz/Desktop/cod/mips_one_cycle_cpu/top.v" Line 61: Size mismatch in connection of port <a>. Formal port size is 6-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "C:/Users/ydz/Desktop/cod/mips_one_cycle_cpu/top.v" Line 72: Size mismatch in connection of port <offset>. Formal port size is 17-bit while actual signal size is 18-bit.
Completed static elaboration
Compiling module reg_file
Compiling module DIST_MEM_GEN_V7_2(C_FAMILY="spar...
Compiling module mem_data
Compiling module DIST_MEM_GEN_V7_2(C_FAMILY="spar...
Compiling module mem_instr
Compiling module alu
Compiling module pc
Compiling module cu
Compiling module top
Compiling module test
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 4 sub-compilation(s) to finish...
Compiled 11 Verilog Units
Built simulation executable C:/Users/ydz/Desktop/cod/mips_one_cycle_cpu/test_isim_beh.exe
Fuse Memory Usage: 29924 KB
Fuse CPU Usage: 640 ms
