#-----------------------------------------------------------
# Vivado v2023.1 (64-bit)
# SW Build 3865809 on Sun May  7 15:05:29 MDT 2023
# IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
# SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
# Start of session at: Thu Nov  2 18:51:03 2023
# Process ID: 14980
# Current directory: C:/Users/Miles/Desktop/Verilog
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent5724 C:\Users\Miles\Desktop\Verilog\project_2.xpr
# Log file: C:/Users/Miles/Desktop/Verilog/vivado.log
# Journal file: C:/Users/Miles/Desktop/Verilog\vivado.jou
# Running On: Chenxuan-RazerBlade, OS: Windows, CPU Frequency: 3294 MHz, CPU Physical cores: 16, Host memory: 16540 MB
#-----------------------------------------------------------
start_gui
open_project C:/Users/Miles/Desktop/Verilog/project_2.xpr
update_compile_order -fileset sources_1
open_bd_design {C:/Users/Miles/Desktop/Verilog/project_2.srcs/sources_1/bd/swerv_soc/swerv_soc.bd}
delete_bd_objs [get_bd_nets xlconstant_0_dout] [get_bd_nets sin_0_1] [get_bd_nets axi_uart16550_0_sout] [get_bd_intf_nets axi_interconnect_0_M01_AXI] [get_bd_cells axi_uart16550_0]
delete_bd_objs [get_bd_cells xlconstant_0]
add_files -scan_for_includes {C:/Users/Miles/Desktop/Interface_Technology/lab_src/uart/uart_tfifo.v C:/Users/Miles/Desktop/Interface_Technology/lab_src/uart/uart_regs.v C:/Users/Miles/Desktop/Interface_Technology/lab_src/uart/uart_sync_flops.v C:/Users/Miles/Desktop/Interface_Technology/lab_src/uart/uart_receiver.v C:/Users/Miles/Desktop/Interface_Technology/lab_src/uart/raminfr.v C:/Users/Miles/Desktop/Interface_Technology/lab_src/uart/uart_wb.v C:/Users/Miles/Desktop/Interface_Technology/lab_src/uart/uart_defines.v C:/Users/Miles/Desktop/Interface_Technology/lab_src/uart/wb_uart_wrapper.v C:/Users/Miles/Desktop/Interface_Technology/lab_src/uart/uart_rfifo.v C:/Users/Miles/Desktop/Interface_Technology/lab_src/uart/uart_transmitter.v C:/Users/Miles/Desktop/Interface_Technology/lab_src/uart/uart_top.v}
update_compile_order -fileset sources_1
set_property location {2 394 412} [get_bd_cells axi_interconnect_0]
startgroup
set_property CONFIG.NUM_MI {1} [get_bd_cells axi_interconnect_0]
endgroup
create_bd_cell -type module -reference wb_uart_wrapper wb_uart_wrapper_0
set_property location {2 234 691} [get_bd_cells wb_uart_wrapper_0]
set_property location {2.5 1297 462} [get_bd_cells wb_uart_wrapper_0]
set_property location {4 1725 475} [get_bd_cells wb_uart_wrapper_0]
set_property location {2.5 1118 8} [get_bd_cells axi2wb_intcon_wrapper_0]
set_property location {1.5 909 153} [get_bd_cells axi2wb_intcon_wrapper_0]
set_property location {2 1055 205} [get_bd_cells axi2wb_intcon_wrapper_0]
connect_bd_net [get_bd_pins axi2wb_intcon_wrapper_0/wb_uart_adr_o] [get_bd_pins wb_uart_wrapper_0/wb_adr_i]
connect_bd_net [get_bd_pins axi2wb_intcon_wrapper_0/wb_uart_dat_o] [get_bd_pins wb_uart_wrapper_0/wb_dat_i]
connect_bd_net [get_bd_pins wb_uart_wrapper_0/wb_we_i] [get_bd_pins axi2wb_intcon_wrapper_0/wb_uart_we_o]
connect_bd_net [get_bd_pins axi2wb_intcon_wrapper_0/wb_uart_sel_o] [get_bd_pins wb_uart_wrapper_0/wb_sel_i]
connect_bd_net [get_bd_pins wb_uart_wrapper_0/wb_stb_i] [get_bd_pins axi2wb_intcon_wrapper_0/wb_uart_stb_o]
connect_bd_net [get_bd_pins axi2wb_intcon_wrapper_0/wb_uart_cyc_o] [get_bd_pins wb_uart_wrapper_0/wb_cyc_i]
connect_bd_net [get_bd_pins axi2wb_intcon_wrapper_0/wb_uart_dat_i] [get_bd_pins wb_uart_wrapper_0/wb_dat_o]
connect_bd_net [get_bd_pins wb_uart_wrapper_0/wb_ack_o] [get_bd_pins axi2wb_intcon_wrapper_0/wb_uart_ack_i]
connect_bd_net [get_bd_ports clk_0] [get_bd_pins wb_uart_wrapper_0/wb_clk_i]
connect_bd_net [get_bd_ports rst_0] [get_bd_pins wb_uart_wrapper_0/wb_rst_i]
startgroup
make_bd_pins_external  [get_bd_pins wb_uart_wrapper_0/i_uart_rx]
endgroup
startgroup
make_bd_pins_external  [get_bd_pins wb_uart_wrapper_0/o_uart_tx]
endgroup
save_bd_design
validate_bd_design
update_compile_order -fileset sources_1
generate_target all [get_files  C:/Users/Miles/Desktop/Verilog/project_2.srcs/sources_1/bd/swerv_soc/swerv_soc.bd]
catch { config_ip_cache -export [get_ips -all swerv_soc_wb_uart_wrapper_0_0] }
catch { config_ip_cache -export [get_ips -all swerv_soc_auto_ds_0] }
catch { config_ip_cache -export [get_ips -all swerv_soc_auto_pc_0] }
export_ip_user_files -of_objects [get_files C:/Users/Miles/Desktop/Verilog/project_2.srcs/sources_1/bd/swerv_soc/swerv_soc.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/Miles/Desktop/Verilog/project_2.srcs/sources_1/bd/swerv_soc/swerv_soc.bd]
launch_runs swerv_soc_auto_ds_0_synth_1 swerv_soc_auto_pc_0_synth_1 swerv_soc_wb_uart_wrapper_0_0_synth_1 -jobs 16
wait_on_run swerv_soc_auto_ds_0_synth_1
wait_on_run swerv_soc_auto_pc_0_synth_1
wait_on_run swerv_soc_wb_uart_wrapper_0_0_synth_1
export_simulation -of_objects [get_files C:/Users/Miles/Desktop/Verilog/project_2.srcs/sources_1/bd/swerv_soc/swerv_soc.bd] -directory C:/Users/Miles/Desktop/Verilog/project_2.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/Miles/Desktop/Verilog/project_2.ip_user_files -ipstatic_source_dir C:/Users/Miles/Desktop/Verilog/project_2.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/Miles/Desktop/Verilog/project_2.cache/compile_simlib/modelsim} {questa=C:/Users/Miles/Desktop/Verilog/project_2.cache/compile_simlib/questa} {riviera=C:/Users/Miles/Desktop/Verilog/project_2.cache/compile_simlib/riviera} {activehdl=C:/Users/Miles/Desktop/Verilog/project_2.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
wait_on_run impl_1
