EXCNO_CUR_SP0_SYNC,EXCNO_CUR_SP0_SYNC
EXCNO_CUR_SP0_IRQ,EXCNO_CUR_SP0_IRQ
EXCNO_CUR_SP0_FIQ,EXCNO_CUR_SP0_FIQ
EXCNO_CUR_SP0_SERR,EXCNO_CUR_SP0_SERR
EXCNO_CUR_SPX_SYNC,EXCNO_CUR_SPX_SYNC
EXCNO_CUR_SPX_IRQ,EXCNO_CUR_SPX_IRQ
EXCNO_CUR_SPX_FIQ,EXCNO_CUR_SPX_FIQ
EXCNO_CUR_SPX_SERR,EXCNO_CUR_SPX_SERR
EXCNO_L64_SYNC,EXCNO_L64_SYNC
EXCNO_L64_IRQ,EXCNO_L64_IRQ
EXCNO_L64_FIQ,EXCNO_L64_FIQ
EXCNO_L64_SERR,EXCNO_L64_SERR
EXCNO_L32_SYNC,EXCNO_L32_SYNC
EXCNO_L32_IRQ,EXCNO_L32_IRQ
EXCNO_L32_FIQ,EXCNO_L32_FIQ
EXCNO_L32_SERR,EXCNO_L32_SERR
USE_INTCFG_TABLE,true,bool,defined(USE_INTCFG_TABLE),false
TA_FPU
sizeof_TCB,sizeof(TCB)
offsetof_TCB_p_tinib,"offsetof(TCB,p_tinib)"
offsetof_TCB_sp,"offsetof(TCB,tskctxb.sp)"
offsetof_TCB_pc,"offsetof(TCB,tskctxb.pc)"
offsetof_T_EXCINF_pstate,"offsetof(T_EXCINF,pstate)"
sizeof_PCB,sizeof(PCB)
offsetof_PCB_p_runtsk,"offsetof(PCB,p_runtsk)"
offsetof_PCB_p_schedtsk,"offsetof(PCB,p_schedtsk)"
offsetof_PCB_excpt_nest_count,"offsetof(PCB,target_pcb.excpt_nest_count)"
offsetof_PCB_istkpt,"offsetof(PCB,target_pcb.istkpt)"
offsetof_PCB_idstkpt,"offsetof(PCB,target_pcb.idstkpt)"
offsetof_PCB_p_exc_tbl,"offsetof(PCB,target_pcb.p_exc_tbl)"
offsetof_PCB_p_inh_tbl,"offsetof(PCB,target_pcb.p_inh_tbl)"
offsetof_EXC_FRAME_pstate,"offsetof(T_EXCINF,pstate)"
sizeof_EXC_FRAME,sizeof(T_EXCINF)
offsetof_PCB_p_exc_tbl,"offsetof(PCB,target_pcb.p_exc_tbl)"
offsetof_PCB_p_locspn,"offsetof(PCB,p_locspn)"
offsetof_PCB_dspflg,"offsetof(PCB,dspflg)"
USE_ARM64_FPU,true,bool,defined(USE_ARM64_FPU),false
