

================================================================
== Vivado HLS Report for 'bigint_math_bigint_zero'
================================================================
* Date:           Sun Mar 19 09:53:19 2017

* Version:        2016.2 (Build 1577090 on Thu Jun 02 16:59:10 MDT 2016)
* Project:        BigInt
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  50.00|      2.39|        6.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  258|  258|  258|  258|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |  256|  256|         1|          -|          -|   256|    no    |
        +----------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|     13|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|     10|
|Register         |        -|      -|      11|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|      11|     23|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------+----------+-------+---+----+------------+------------+
    |   Variable Name   | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------+----------+-------+---+----+------------+------------+
    |i_1_fu_54_p2       |     +    |      0|  0|   9|           9|           1|
    |exitcond_fu_48_p2  |   icmp   |      0|  0|   4|           9|          10|
    +-------------------+----------+-------+---+----+------------+------------+
    |Total              |          |      0|  0|  13|          18|          11|
    +-------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------+----+-----------+-----+-----------+
    |    Name   | LUT| Input Size| Bits| Total Bits|
    +-----------+----+-----------+-----+-----------+
    |ap_NS_fsm  |   1|          3|    1|          3|
    |i_reg_37   |   9|          2|    9|         18|
    +-----------+----+-----------+-----+-----------+
    |Total      |  10|          5|   10|         21|
    +-----------+----+-----------+-----+-----------+

    * Register: 
    +-----------+---+----+-----+-----------+
    |    Name   | FF| LUT| Bits| Const Bits|
    +-----------+---+----+-----+-----------+
    |ap_CS_fsm  |  2|   0|    2|          0|
    |i_reg_37   |  9|   0|    9|          0|
    +-----------+---+----+-----+-----------+
    |Total      | 11|   0|   11|          0|
    +-----------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------+-----+-----+------------+-------------------------+--------------+
|   RTL Ports   | Dir | Bits|  Protocol  |      Source Object      |    C Type    |
+---------------+-----+-----+------------+-------------------------+--------------+
|ap_clk         |  in |    1| ap_ctrl_hs | bigint_math_bigint_zero | return value |
|ap_rst         |  in |    1| ap_ctrl_hs | bigint_math_bigint_zero | return value |
|ap_start       |  in |    1| ap_ctrl_hs | bigint_math_bigint_zero | return value |
|ap_done        | out |    1| ap_ctrl_hs | bigint_math_bigint_zero | return value |
|ap_idle        | out |    1| ap_ctrl_hs | bigint_math_bigint_zero | return value |
|ap_ready       | out |    1| ap_ctrl_hs | bigint_math_bigint_zero | return value |
|in_r_address0  | out |    8|  ap_memory |           in_r          |     array    |
|in_r_ce0       | out |    1|  ap_memory |           in_r          |     array    |
|in_r_we0       | out |    1|  ap_memory |           in_r          |     array    |
|in_r_d0        | out |    8|  ap_memory |           in_r          |     array    |
+---------------+-----+-----+------------+-------------------------+--------------+

