// Seed: 1857389450
module module_0;
  logic [-1 : 1] id_1;
  ;
  module_2 modCall_1 ();
  assign id_1 = id_1 * -1;
  assign id_1 = 1'b0;
  final $clog2(38);
  ;
endmodule
module module_1 (
    input  wor   id_0,
    output wor   id_1
    , id_5,
    input  uwire id_2,
    output wand  id_3
);
  logic id_6;
  module_0 modCall_1 ();
endmodule
module module_2;
endmodule
module module_3 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  inout wire id_4;
  inout wire id_3;
  inout wire id_2;
  module_2 modCall_1 ();
  output wire id_1;
  localparam id_6 = (1);
endmodule
