$date
	Mon Sep 21 08:19:11 2020
$end
$version
	Icarus Verilog
$end
$timescale
	10ps
$end
$scope module rslatch_tb $end
$var wire 1 ! q $end
$var wire 1 " nq $end
$var reg 1 # rst $end
$var reg 1 $ set $end
$scope module uut $end
$var wire 1 # r $end
$var wire 1 $ s $end
$var reg 1 " nq $end
$var reg 1 ! q $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x$
x#
x"
x!
$end
#100
0#
0$
#1000
1$
#1110
0"
#1210
1!
#2000
0$
#3000
1#
#3100
0!
#3210
1"
#4000
0#
#5000
1#
1$
#5110
0"
#6000
0#
0$
#6100
1!
#6110
1"
#6210
0!
0"
#6310
1!
#6320
1"
#6420
0!
0"
#6520
1!
#6530
1"
#6630
0!
0"
#6730
1!
#6740
1"
#6840
0!
0"
#6940
1!
#6950
1"
#7000
