Timing Analyzer report for GCD
Sun Jul 28 14:35:19 2019
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'clk'
 13. Slow 1200mV 85C Model Hold: 'clk'
 14. Slow 1200mV 85C Model Metastability Summary
 15. Slow 1200mV 0C Model Fmax Summary
 16. Slow 1200mV 0C Model Setup Summary
 17. Slow 1200mV 0C Model Hold Summary
 18. Slow 1200mV 0C Model Recovery Summary
 19. Slow 1200mV 0C Model Removal Summary
 20. Slow 1200mV 0C Model Minimum Pulse Width Summary
 21. Slow 1200mV 0C Model Setup: 'clk'
 22. Slow 1200mV 0C Model Hold: 'clk'
 23. Slow 1200mV 0C Model Metastability Summary
 24. Fast 1200mV 0C Model Setup Summary
 25. Fast 1200mV 0C Model Hold Summary
 26. Fast 1200mV 0C Model Recovery Summary
 27. Fast 1200mV 0C Model Removal Summary
 28. Fast 1200mV 0C Model Minimum Pulse Width Summary
 29. Fast 1200mV 0C Model Setup: 'clk'
 30. Fast 1200mV 0C Model Hold: 'clk'
 31. Fast 1200mV 0C Model Metastability Summary
 32. Multicorner Timing Analysis Summary
 33. Board Trace Model Assignments
 34. Input Transition Times
 35. Signal Integrity Metrics (Slow 1200mv 0c Model)
 36. Signal Integrity Metrics (Slow 1200mv 85c Model)
 37. Signal Integrity Metrics (Fast 1200mv 0c Model)
 38. Setup Transfers
 39. Hold Transfers
 40. Report TCCS
 41. Report RSKM
 42. Unconstrained Paths Summary
 43. Clock Status Summary
 44. Unconstrained Input Ports
 45. Unconstrained Output Ports
 46. Unconstrained Input Ports
 47. Unconstrained Output Ports
 48. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-----------------------------------------------------------------------------+
; Timing Analyzer Summary                                                     ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                              ;
; Revision Name         ; GCD                                                 ;
; Device Family         ; Cyclone IV E                                        ;
; Device Name           ; EP4CE22F17C6                                        ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.01        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.5%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                          ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------+
; Clock Name ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------+
; clk        ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk } ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------+


+-----------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                                        ;
+------------+-----------------+------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note                                                          ;
+------------+-----------------+------------+---------------------------------------------------------------+
; 428.45 MHz ; 250.0 MHz       ; clk        ; limit due to minimum period restriction (max I/O toggle rate) ;
+------------+-----------------+------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-------------------------------------+
; Slow 1200mV 85C Model Setup Summary ;
+-------+--------+--------------------+
; Clock ; Slack  ; End Point TNS      ;
+-------+--------+--------------------+
; clk   ; -1.334 ; -24.888            ;
+-------+--------+--------------------+


+------------------------------------+
; Slow 1200mV 85C Model Hold Summary ;
+-------+-------+--------------------+
; Clock ; Slack ; End Point TNS      ;
+-------+-------+--------------------+
; clk   ; 0.354 ; 0.000              ;
+-------+-------+--------------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+---------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary ;
+-------+--------+----------------------------------+
; Clock ; Slack  ; End Point TNS                    ;
+-------+--------+----------------------------------+
; clk   ; -3.000 ; -38.000                          ;
+-------+--------+----------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clk'                                                                                                                                 ;
+--------+------------------------------------------+------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                ; To Node                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------+------------------------------------------+--------------+-------------+--------------+------------+------------+
; -1.334 ; gcd_dp:f|reg_par_8bit_load:d2|reg_out[0] ; gcd_fsm:f1|current_state.s7              ; clk          ; clk         ; 1.000        ; 0.288      ; 2.617      ;
; -1.327 ; gcd_dp:f|reg_par_8bit_load:d2|reg_out[0] ; gcd_fsm:f1|current_state.s6              ; clk          ; clk         ; 1.000        ; 0.288      ; 2.610      ;
; -1.258 ; gcd_dp:f|reg_par_8bit_load:d3|reg_out[1] ; gcd_fsm:f1|current_state.s6              ; clk          ; clk         ; 1.000        ; 0.289      ; 2.542      ;
; -1.251 ; gcd_dp:f|reg_par_8bit_load:d3|reg_out[0] ; gcd_dp:f|reg_par_8bit_load:d2|reg_out[7] ; clk          ; clk         ; 1.000        ; -0.061     ; 2.185      ;
; -1.238 ; gcd_dp:f|reg_par_8bit_load:d2|reg_out[2] ; gcd_fsm:f1|current_state.s7              ; clk          ; clk         ; 1.000        ; 0.288      ; 2.521      ;
; -1.231 ; gcd_dp:f|reg_par_8bit_load:d2|reg_out[2] ; gcd_fsm:f1|current_state.s6              ; clk          ; clk         ; 1.000        ; 0.288      ; 2.514      ;
; -1.222 ; gcd_dp:f|reg_par_8bit_load:d3|reg_out[1] ; gcd_fsm:f1|current_state.s7              ; clk          ; clk         ; 1.000        ; 0.289      ; 2.506      ;
; -1.185 ; gcd_fsm:f1|current_state.s7              ; gcd_dp:f|reg_par_8bit_load:d2|reg_out[3] ; clk          ; clk         ; 1.000        ; -0.427     ; 1.753      ;
; -1.185 ; gcd_fsm:f1|current_state.s7              ; gcd_dp:f|reg_par_8bit_load:d2|reg_out[4] ; clk          ; clk         ; 1.000        ; -0.427     ; 1.753      ;
; -1.185 ; gcd_fsm:f1|current_state.s7              ; gcd_dp:f|reg_par_8bit_load:d2|reg_out[5] ; clk          ; clk         ; 1.000        ; -0.427     ; 1.753      ;
; -1.185 ; gcd_fsm:f1|current_state.s7              ; gcd_dp:f|reg_par_8bit_load:d2|reg_out[6] ; clk          ; clk         ; 1.000        ; -0.427     ; 1.753      ;
; -1.185 ; gcd_fsm:f1|current_state.s7              ; gcd_dp:f|reg_par_8bit_load:d2|reg_out[7] ; clk          ; clk         ; 1.000        ; -0.427     ; 1.753      ;
; -1.185 ; gcd_fsm:f1|current_state.s7              ; gcd_dp:f|reg_par_8bit_load:d2|reg_out[2] ; clk          ; clk         ; 1.000        ; -0.427     ; 1.753      ;
; -1.185 ; gcd_fsm:f1|current_state.s7              ; gcd_dp:f|reg_par_8bit_load:d2|reg_out[1] ; clk          ; clk         ; 1.000        ; -0.427     ; 1.753      ;
; -1.185 ; gcd_fsm:f1|current_state.s7              ; gcd_dp:f|reg_par_8bit_load:d2|reg_out[0] ; clk          ; clk         ; 1.000        ; -0.427     ; 1.753      ;
; -1.163 ; gcd_dp:f|reg_par_8bit_load:d2|reg_out[1] ; gcd_fsm:f1|current_state.s7              ; clk          ; clk         ; 1.000        ; 0.288      ; 2.446      ;
; -1.156 ; gcd_dp:f|reg_par_8bit_load:d2|reg_out[1] ; gcd_fsm:f1|current_state.s6              ; clk          ; clk         ; 1.000        ; 0.288      ; 2.439      ;
; -1.151 ; gcd_dp:f|reg_par_8bit_load:d3|reg_out[4] ; gcd_fsm:f1|current_state.s5              ; clk          ; clk         ; 1.000        ; -0.061     ; 2.085      ;
; -1.150 ; gcd_dp:f|reg_par_8bit_load:d3|reg_out[4] ; gcd_fsm:f1|current_state.s9              ; clk          ; clk         ; 1.000        ; -0.061     ; 2.084      ;
; -1.136 ; gcd_dp:f|reg_par_8bit_load:d2|reg_out[4] ; gcd_fsm:f1|current_state.s7              ; clk          ; clk         ; 1.000        ; 0.288      ; 2.419      ;
; -1.135 ; gcd_dp:f|reg_par_8bit_load:d3|reg_out[0] ; gcd_dp:f|reg_par_8bit_load:d2|reg_out[5] ; clk          ; clk         ; 1.000        ; -0.061     ; 2.069      ;
; -1.129 ; gcd_dp:f|reg_par_8bit_load:d3|reg_out[0] ; gcd_dp:f|reg_par_8bit_load:d2|reg_out[6] ; clk          ; clk         ; 1.000        ; -0.061     ; 2.063      ;
; -1.129 ; gcd_dp:f|reg_par_8bit_load:d2|reg_out[4] ; gcd_fsm:f1|current_state.s6              ; clk          ; clk         ; 1.000        ; 0.288      ; 2.412      ;
; -1.106 ; gcd_dp:f|reg_par_8bit_load:d3|reg_out[7] ; gcd_fsm:f1|current_state.s5              ; clk          ; clk         ; 1.000        ; -0.061     ; 2.040      ;
; -1.105 ; gcd_dp:f|reg_par_8bit_load:d3|reg_out[7] ; gcd_fsm:f1|current_state.s9              ; clk          ; clk         ; 1.000        ; -0.061     ; 2.039      ;
; -1.099 ; gcd_dp:f|reg_par_8bit_load:d3|reg_out[0] ; gcd_fsm:f1|current_state.s7              ; clk          ; clk         ; 1.000        ; 0.289      ; 2.383      ;
; -1.092 ; gcd_dp:f|reg_par_8bit_load:d3|reg_out[0] ; gcd_fsm:f1|current_state.s6              ; clk          ; clk         ; 1.000        ; 0.289      ; 2.376      ;
; -1.087 ; gcd_dp:f|reg_par_8bit_load:d3|reg_out[2] ; gcd_fsm:f1|current_state.s7              ; clk          ; clk         ; 1.000        ; 0.289      ; 2.371      ;
; -1.080 ; gcd_dp:f|reg_par_8bit_load:d3|reg_out[2] ; gcd_fsm:f1|current_state.s6              ; clk          ; clk         ; 1.000        ; 0.289      ; 2.364      ;
; -1.078 ; gcd_dp:f|reg_par_8bit_load:d2|reg_out[0] ; gcd_dp:f|reg_par_8bit_load:d3|reg_out[7] ; clk          ; clk         ; 1.000        ; -0.063     ; 2.010      ;
; -1.072 ; gcd_dp:f|reg_par_8bit_load:d3|reg_out[0] ; gcd_fsm:f1|current_state.s5              ; clk          ; clk         ; 1.000        ; -0.061     ; 2.006      ;
; -1.071 ; gcd_dp:f|reg_par_8bit_load:d3|reg_out[0] ; gcd_fsm:f1|current_state.s9              ; clk          ; clk         ; 1.000        ; -0.061     ; 2.005      ;
; -1.066 ; gcd_dp:f|reg_par_8bit_load:d2|reg_out[3] ; gcd_fsm:f1|current_state.s7              ; clk          ; clk         ; 1.000        ; 0.288      ; 2.349      ;
; -1.063 ; gcd_dp:f|reg_par_8bit_load:d2|reg_out[3] ; gcd_fsm:f1|current_state.s6              ; clk          ; clk         ; 1.000        ; 0.288      ; 2.346      ;
; -1.053 ; gcd_dp:f|reg_par_8bit_load:d2|reg_out[0] ; gcd_fsm:f1|current_state.s5              ; clk          ; clk         ; 1.000        ; -0.062     ; 1.986      ;
; -1.052 ; gcd_dp:f|reg_par_8bit_load:d2|reg_out[0] ; gcd_fsm:f1|current_state.s9              ; clk          ; clk         ; 1.000        ; -0.062     ; 1.985      ;
; -1.034 ; gcd_dp:f|reg_par_8bit_load:d2|reg_out[5] ; gcd_fsm:f1|current_state.s5              ; clk          ; clk         ; 1.000        ; -0.062     ; 1.967      ;
; -1.033 ; gcd_dp:f|reg_par_8bit_load:d2|reg_out[5] ; gcd_fsm:f1|current_state.s9              ; clk          ; clk         ; 1.000        ; -0.062     ; 1.966      ;
; -1.033 ; gcd_dp:f|reg_par_8bit_load:d2|reg_out[1] ; gcd_fsm:f1|current_state.s5              ; clk          ; clk         ; 1.000        ; -0.062     ; 1.966      ;
; -1.032 ; gcd_dp:f|reg_par_8bit_load:d2|reg_out[1] ; gcd_fsm:f1|current_state.s9              ; clk          ; clk         ; 1.000        ; -0.062     ; 1.965      ;
; -1.030 ; gcd_dp:f|reg_par_8bit_load:d2|reg_out[6] ; gcd_fsm:f1|current_state.s7              ; clk          ; clk         ; 1.000        ; 0.288      ; 2.313      ;
; -1.023 ; gcd_dp:f|reg_par_8bit_load:d2|reg_out[6] ; gcd_fsm:f1|current_state.s6              ; clk          ; clk         ; 1.000        ; 0.288      ; 2.306      ;
; -1.019 ; gcd_dp:f|reg_par_8bit_load:d3|reg_out[0] ; gcd_dp:f|reg_par_8bit_load:d2|reg_out[3] ; clk          ; clk         ; 1.000        ; -0.061     ; 1.953      ;
; -1.013 ; gcd_dp:f|reg_par_8bit_load:d3|reg_out[0] ; gcd_dp:f|reg_par_8bit_load:d2|reg_out[4] ; clk          ; clk         ; 1.000        ; -0.061     ; 1.947      ;
; -1.001 ; gcd_dp:f|reg_par_8bit_load:d3|reg_out[3] ; gcd_fsm:f1|current_state.s5              ; clk          ; clk         ; 1.000        ; -0.061     ; 1.935      ;
; -1.000 ; gcd_dp:f|reg_par_8bit_load:d3|reg_out[3] ; gcd_fsm:f1|current_state.s9              ; clk          ; clk         ; 1.000        ; -0.061     ; 1.934      ;
; -0.998 ; gcd_dp:f|reg_par_8bit_load:d2|reg_out[7] ; gcd_fsm:f1|current_state.s5              ; clk          ; clk         ; 1.000        ; -0.062     ; 1.931      ;
; -0.997 ; gcd_dp:f|reg_par_8bit_load:d2|reg_out[7] ; gcd_fsm:f1|current_state.s9              ; clk          ; clk         ; 1.000        ; -0.062     ; 1.930      ;
; -0.990 ; gcd_fsm:f1|current_state.s6              ; gcd_dp:f|reg_par_8bit_load:d3|reg_out[1] ; clk          ; clk         ; 1.000        ; -0.428     ; 1.557      ;
; -0.990 ; gcd_fsm:f1|current_state.s6              ; gcd_dp:f|reg_par_8bit_load:d3|reg_out[2] ; clk          ; clk         ; 1.000        ; -0.428     ; 1.557      ;
; -0.990 ; gcd_fsm:f1|current_state.s6              ; gcd_dp:f|reg_par_8bit_load:d3|reg_out[3] ; clk          ; clk         ; 1.000        ; -0.428     ; 1.557      ;
; -0.990 ; gcd_fsm:f1|current_state.s6              ; gcd_dp:f|reg_par_8bit_load:d3|reg_out[4] ; clk          ; clk         ; 1.000        ; -0.428     ; 1.557      ;
; -0.990 ; gcd_fsm:f1|current_state.s6              ; gcd_dp:f|reg_par_8bit_load:d3|reg_out[5] ; clk          ; clk         ; 1.000        ; -0.428     ; 1.557      ;
; -0.990 ; gcd_fsm:f1|current_state.s6              ; gcd_dp:f|reg_par_8bit_load:d3|reg_out[6] ; clk          ; clk         ; 1.000        ; -0.428     ; 1.557      ;
; -0.990 ; gcd_fsm:f1|current_state.s6              ; gcd_dp:f|reg_par_8bit_load:d3|reg_out[7] ; clk          ; clk         ; 1.000        ; -0.428     ; 1.557      ;
; -0.990 ; gcd_fsm:f1|current_state.s6              ; gcd_dp:f|reg_par_8bit_load:d3|reg_out[0] ; clk          ; clk         ; 1.000        ; -0.428     ; 1.557      ;
; -0.987 ; gcd_dp:f|reg_par_8bit_load:d3|reg_out[1] ; gcd_dp:f|reg_par_8bit_load:d3|reg_out[6] ; clk          ; clk         ; 1.000        ; -0.062     ; 1.920      ;
; -0.987 ; gcd_dp:f|reg_par_8bit_load:d3|reg_out[4] ; gcd_fsm:f1|current_state.s7              ; clk          ; clk         ; 1.000        ; 0.289      ; 2.271      ;
; -0.981 ; gcd_dp:f|reg_par_8bit_load:d2|reg_out[2] ; gcd_dp:f|reg_par_8bit_load:d3|reg_out[7] ; clk          ; clk         ; 1.000        ; -0.063     ; 1.913      ;
; -0.981 ; gcd_dp:f|reg_par_8bit_load:d3|reg_out[1] ; gcd_dp:f|reg_par_8bit_load:d3|reg_out[7] ; clk          ; clk         ; 1.000        ; -0.062     ; 1.914      ;
; -0.980 ; gcd_dp:f|reg_par_8bit_load:d3|reg_out[4] ; gcd_fsm:f1|current_state.s6              ; clk          ; clk         ; 1.000        ; 0.289      ; 2.264      ;
; -0.978 ; gcd_dp:f|reg_par_8bit_load:d3|reg_out[3] ; gcd_fsm:f1|current_state.s6              ; clk          ; clk         ; 1.000        ; 0.289      ; 2.262      ;
; -0.963 ; gcd_dp:f|reg_par_8bit_load:d2|reg_out[6] ; gcd_fsm:f1|current_state.s5              ; clk          ; clk         ; 1.000        ; -0.062     ; 1.896      ;
; -0.962 ; gcd_dp:f|reg_par_8bit_load:d2|reg_out[0] ; gcd_dp:f|reg_par_8bit_load:d3|reg_out[5] ; clk          ; clk         ; 1.000        ; -0.063     ; 1.894      ;
; -0.962 ; gcd_dp:f|reg_par_8bit_load:d2|reg_out[6] ; gcd_fsm:f1|current_state.s9              ; clk          ; clk         ; 1.000        ; -0.062     ; 1.895      ;
; -0.956 ; gcd_dp:f|reg_par_8bit_load:d2|reg_out[0] ; gcd_dp:f|reg_par_8bit_load:d3|reg_out[6] ; clk          ; clk         ; 1.000        ; -0.063     ; 1.888      ;
; -0.953 ; gcd_dp:f|reg_par_8bit_load:d3|reg_out[2] ; gcd_fsm:f1|current_state.s5              ; clk          ; clk         ; 1.000        ; -0.061     ; 1.887      ;
; -0.952 ; gcd_dp:f|reg_par_8bit_load:d3|reg_out[2] ; gcd_fsm:f1|current_state.s9              ; clk          ; clk         ; 1.000        ; -0.061     ; 1.886      ;
; -0.950 ; gcd_dp:f|reg_par_8bit_load:d3|reg_out[3] ; gcd_dp:f|reg_par_8bit_load:d2|reg_out[7] ; clk          ; clk         ; 1.000        ; -0.061     ; 1.884      ;
; -0.946 ; gcd_dp:f|reg_par_8bit_load:d3|reg_out[3] ; gcd_dp:f|reg_par_8bit_load:d2|reg_out[6] ; clk          ; clk         ; 1.000        ; -0.061     ; 1.880      ;
; -0.942 ; gcd_dp:f|reg_par_8bit_load:d3|reg_out[3] ; gcd_fsm:f1|current_state.s7              ; clk          ; clk         ; 1.000        ; 0.289      ; 2.226      ;
; -0.941 ; gcd_dp:f|reg_par_8bit_load:d3|reg_out[2] ; gcd_dp:f|reg_par_8bit_load:d2|reg_out[7] ; clk          ; clk         ; 1.000        ; -0.061     ; 1.875      ;
; -0.929 ; gcd_fsm:f1|current_state.s3              ; gcd_dp:f|reg_par_8bit_load:d2|reg_out[3] ; clk          ; clk         ; 1.000        ; -0.061     ; 1.863      ;
; -0.929 ; gcd_fsm:f1|current_state.s3              ; gcd_dp:f|reg_par_8bit_load:d2|reg_out[4] ; clk          ; clk         ; 1.000        ; -0.061     ; 1.863      ;
; -0.929 ; gcd_fsm:f1|current_state.s3              ; gcd_dp:f|reg_par_8bit_load:d2|reg_out[5] ; clk          ; clk         ; 1.000        ; -0.061     ; 1.863      ;
; -0.929 ; gcd_fsm:f1|current_state.s3              ; gcd_dp:f|reg_par_8bit_load:d2|reg_out[6] ; clk          ; clk         ; 1.000        ; -0.061     ; 1.863      ;
; -0.929 ; gcd_fsm:f1|current_state.s3              ; gcd_dp:f|reg_par_8bit_load:d2|reg_out[7] ; clk          ; clk         ; 1.000        ; -0.061     ; 1.863      ;
; -0.929 ; gcd_fsm:f1|current_state.s3              ; gcd_dp:f|reg_par_8bit_load:d2|reg_out[2] ; clk          ; clk         ; 1.000        ; -0.061     ; 1.863      ;
; -0.929 ; gcd_fsm:f1|current_state.s3              ; gcd_dp:f|reg_par_8bit_load:d2|reg_out[1] ; clk          ; clk         ; 1.000        ; -0.061     ; 1.863      ;
; -0.929 ; gcd_fsm:f1|current_state.s3              ; gcd_dp:f|reg_par_8bit_load:d2|reg_out[0] ; clk          ; clk         ; 1.000        ; -0.061     ; 1.863      ;
; -0.929 ; gcd_dp:f|reg_par_8bit_load:d3|reg_out[1] ; gcd_fsm:f1|current_state.s5              ; clk          ; clk         ; 1.000        ; -0.061     ; 1.863      ;
; -0.928 ; gcd_dp:f|reg_par_8bit_load:d3|reg_out[1] ; gcd_fsm:f1|current_state.s9              ; clk          ; clk         ; 1.000        ; -0.061     ; 1.862      ;
; -0.920 ; gcd_dp:f|reg_par_8bit_load:d3|reg_out[5] ; gcd_fsm:f1|current_state.s5              ; clk          ; clk         ; 1.000        ; -0.061     ; 1.854      ;
; -0.919 ; gcd_dp:f|reg_par_8bit_load:d3|reg_out[5] ; gcd_fsm:f1|current_state.s9              ; clk          ; clk         ; 1.000        ; -0.061     ; 1.853      ;
; -0.918 ; gcd_dp:f|reg_par_8bit_load:d2|reg_out[5] ; gcd_fsm:f1|current_state.s7              ; clk          ; clk         ; 1.000        ; 0.288      ; 2.201      ;
; -0.916 ; gcd_dp:f|reg_par_8bit_load:d2|reg_out[4] ; gcd_fsm:f1|current_state.s5              ; clk          ; clk         ; 1.000        ; -0.062     ; 1.849      ;
; -0.915 ; gcd_dp:f|reg_par_8bit_load:d2|reg_out[4] ; gcd_fsm:f1|current_state.s9              ; clk          ; clk         ; 1.000        ; -0.062     ; 1.848      ;
; -0.911 ; gcd_dp:f|reg_par_8bit_load:d2|reg_out[5] ; gcd_fsm:f1|current_state.s6              ; clk          ; clk         ; 1.000        ; 0.288      ; 2.194      ;
; -0.907 ; gcd_dp:f|reg_par_8bit_load:d2|reg_out[1] ; gcd_dp:f|reg_par_8bit_load:d3|reg_out[7] ; clk          ; clk         ; 1.000        ; -0.063     ; 1.839      ;
; -0.903 ; gcd_dp:f|reg_par_8bit_load:d3|reg_out[0] ; gcd_dp:f|reg_par_8bit_load:d2|reg_out[1] ; clk          ; clk         ; 1.000        ; -0.061     ; 1.837      ;
; -0.897 ; gcd_dp:f|reg_par_8bit_load:d3|reg_out[0] ; gcd_dp:f|reg_par_8bit_load:d2|reg_out[2] ; clk          ; clk         ; 1.000        ; -0.061     ; 1.831      ;
; -0.892 ; gcd_dp:f|reg_par_8bit_load:d3|reg_out[1] ; gcd_dp:f|reg_par_8bit_load:d2|reg_out[7] ; clk          ; clk         ; 1.000        ; -0.061     ; 1.826      ;
; -0.888 ; gcd_dp:f|reg_par_8bit_load:d2|reg_out[1] ; gcd_dp:f|reg_par_8bit_load:d3|reg_out[6] ; clk          ; clk         ; 1.000        ; -0.063     ; 1.820      ;
; -0.883 ; gcd_dp:f|reg_par_8bit_load:d2|reg_out[4] ; gcd_dp:f|reg_par_8bit_load:d3|reg_out[7] ; clk          ; clk         ; 1.000        ; -0.063     ; 1.815      ;
; -0.876 ; gcd_dp:f|reg_par_8bit_load:d3|reg_out[1] ; gcd_dp:f|reg_par_8bit_load:d2|reg_out[6] ; clk          ; clk         ; 1.000        ; -0.061     ; 1.810      ;
; -0.871 ; gcd_dp:f|reg_par_8bit_load:d3|reg_out[1] ; gcd_dp:f|reg_par_8bit_load:d3|reg_out[4] ; clk          ; clk         ; 1.000        ; -0.062     ; 1.804      ;
; -0.869 ; gcd_dp:f|reg_par_8bit_load:d2|reg_out[2] ; gcd_fsm:f1|current_state.s5              ; clk          ; clk         ; 1.000        ; -0.062     ; 1.802      ;
; -0.868 ; gcd_dp:f|reg_par_8bit_load:d2|reg_out[2] ; gcd_fsm:f1|current_state.s9              ; clk          ; clk         ; 1.000        ; -0.062     ; 1.801      ;
; -0.865 ; gcd_dp:f|reg_par_8bit_load:d2|reg_out[2] ; gcd_dp:f|reg_par_8bit_load:d3|reg_out[5] ; clk          ; clk         ; 1.000        ; -0.063     ; 1.797      ;
; -0.865 ; gcd_dp:f|reg_par_8bit_load:d3|reg_out[1] ; gcd_dp:f|reg_par_8bit_load:d3|reg_out[5] ; clk          ; clk         ; 1.000        ; -0.062     ; 1.798      ;
+--------+------------------------------------------+------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clk'                                                                                                                                 ;
+-------+------------------------------------------+------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                ; To Node                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------+------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.354 ; gcd_fsm:f1|current_state.s5              ; gcd_fsm:f1|current_state.s6              ; clk          ; clk         ; 0.000        ; 0.427      ; 0.938      ;
; 0.355 ; gcd_fsm:f1|current_state.s5              ; gcd_fsm:f1|current_state.s7              ; clk          ; clk         ; 0.000        ; 0.427      ; 0.939      ;
; 0.369 ; gcd_fsm:f1|current_state.s0              ; gcd_fsm:f1|current_state.s1              ; clk          ; clk         ; 0.000        ; 0.062      ; 0.588      ;
; 0.374 ; gcd_fsm:f1|current_state.s8              ; gcd_fsm:f1|current_state.s4              ; clk          ; clk         ; 0.000        ; 0.062      ; 0.593      ;
; 0.408 ; gcd_dp:f|reg_par_8bit_load:d2|reg_out[0] ; gcd_dp:f|reg_par_8bit_load:d4|reg_out[0] ; clk          ; clk         ; 0.000        ; 0.062      ; 0.627      ;
; 0.417 ; gcd_dp:f|reg_par_8bit_load:d2|reg_out[7] ; gcd_dp:f|reg_par_8bit_load:d2|reg_out[7] ; clk          ; clk         ; 0.000        ; 0.062      ; 0.636      ;
; 0.485 ; gcd_fsm:f1|current_state.s1              ; gcd_fsm:f1|current_state.s3              ; clk          ; clk         ; 0.000        ; 0.062      ; 0.704      ;
; 0.488 ; gcd_fsm:f1|current_state.s1              ; gcd_fsm:f1|current_state.s2              ; clk          ; clk         ; 0.000        ; 0.062      ; 0.707      ;
; 0.507 ; gcd_fsm:f1|current_state.s3              ; gcd_fsm:f1|current_state.s4              ; clk          ; clk         ; 0.000        ; 0.062      ; 0.726      ;
; 0.516 ; gcd_dp:f|reg_par_8bit_load:d2|reg_out[1] ; gcd_dp:f|reg_par_8bit_load:d4|reg_out[1] ; clk          ; clk         ; 0.000        ; 0.062      ; 0.735      ;
; 0.545 ; gcd_fsm:f1|current_state.s9              ; gcd_fsm:f1|current_state.s10             ; clk          ; clk         ; 0.000        ; 0.062      ; 0.764      ;
; 0.550 ; gcd_dp:f|reg_par_8bit_load:d2|reg_out[6] ; gcd_dp:f|reg_par_8bit_load:d4|reg_out[6] ; clk          ; clk         ; 0.000        ; 0.062      ; 0.769      ;
; 0.554 ; gcd_fsm:f1|current_state.s2              ; gcd_fsm:f1|current_state.s1              ; clk          ; clk         ; 0.000        ; 0.062      ; 0.773      ;
; 0.561 ; gcd_dp:f|reg_par_8bit_load:d2|reg_out[3] ; gcd_dp:f|reg_par_8bit_load:d4|reg_out[3] ; clk          ; clk         ; 0.000        ; 0.062      ; 0.780      ;
; 0.561 ; gcd_dp:f|reg_par_8bit_load:d2|reg_out[2] ; gcd_dp:f|reg_par_8bit_load:d4|reg_out[2] ; clk          ; clk         ; 0.000        ; 0.062      ; 0.780      ;
; 0.565 ; gcd_dp:f|reg_par_8bit_load:d2|reg_out[7] ; gcd_dp:f|reg_par_8bit_load:d4|reg_out[7] ; clk          ; clk         ; 0.000        ; 0.062      ; 0.784      ;
; 0.576 ; gcd_dp:f|reg_par_8bit_load:d3|reg_out[3] ; gcd_dp:f|reg_par_8bit_load:d3|reg_out[3] ; clk          ; clk         ; 0.000        ; 0.062      ; 0.795      ;
; 0.578 ; gcd_dp:f|reg_par_8bit_load:d3|reg_out[5] ; gcd_dp:f|reg_par_8bit_load:d3|reg_out[5] ; clk          ; clk         ; 0.000        ; 0.062      ; 0.797      ;
; 0.579 ; gcd_dp:f|reg_par_8bit_load:d3|reg_out[6] ; gcd_dp:f|reg_par_8bit_load:d3|reg_out[6] ; clk          ; clk         ; 0.000        ; 0.062      ; 0.798      ;
; 0.582 ; gcd_dp:f|reg_par_8bit_load:d3|reg_out[7] ; gcd_dp:f|reg_par_8bit_load:d3|reg_out[7] ; clk          ; clk         ; 0.000        ; 0.062      ; 0.801      ;
; 0.583 ; gcd_dp:f|reg_par_8bit_load:d2|reg_out[4] ; gcd_dp:f|reg_par_8bit_load:d2|reg_out[4] ; clk          ; clk         ; 0.000        ; 0.062      ; 0.802      ;
; 0.587 ; gcd_dp:f|reg_par_8bit_load:d2|reg_out[1] ; gcd_dp:f|reg_par_8bit_load:d2|reg_out[1] ; clk          ; clk         ; 0.000        ; 0.062      ; 0.806      ;
; 0.594 ; gcd_dp:f|reg_par_8bit_load:d2|reg_out[6] ; gcd_dp:f|reg_par_8bit_load:d2|reg_out[6] ; clk          ; clk         ; 0.000        ; 0.062      ; 0.813      ;
; 0.597 ; gcd_dp:f|reg_par_8bit_load:d2|reg_out[3] ; gcd_dp:f|reg_par_8bit_load:d2|reg_out[3] ; clk          ; clk         ; 0.000        ; 0.062      ; 0.816      ;
; 0.598 ; gcd_dp:f|reg_par_8bit_load:d2|reg_out[2] ; gcd_dp:f|reg_par_8bit_load:d2|reg_out[2] ; clk          ; clk         ; 0.000        ; 0.062      ; 0.817      ;
; 0.598 ; gcd_dp:f|reg_par_8bit_load:d2|reg_out[0] ; gcd_dp:f|reg_par_8bit_load:d2|reg_out[0] ; clk          ; clk         ; 0.000        ; 0.062      ; 0.817      ;
; 0.600 ; gcd_dp:f|reg_par_8bit_load:d2|reg_out[5] ; gcd_dp:f|reg_par_8bit_load:d2|reg_out[5] ; clk          ; clk         ; 0.000        ; 0.062      ; 0.819      ;
; 0.607 ; gcd_dp:f|reg_par_8bit_load:d3|reg_out[0] ; gcd_dp:f|reg_par_8bit_load:d3|reg_out[0] ; clk          ; clk         ; 0.000        ; 0.062      ; 0.826      ;
; 0.654 ; gcd_dp:f|reg_par_8bit_load:d2|reg_out[5] ; gcd_dp:f|reg_par_8bit_load:d4|reg_out[5] ; clk          ; clk         ; 0.000        ; 0.062      ; 0.873      ;
; 0.698 ; gcd_dp:f|reg_par_8bit_load:d3|reg_out[2] ; gcd_dp:f|reg_par_8bit_load:d3|reg_out[2] ; clk          ; clk         ; 0.000        ; 0.062      ; 0.917      ;
; 0.699 ; gcd_dp:f|reg_par_8bit_load:d3|reg_out[2] ; gcd_dp:f|reg_par_8bit_load:d2|reg_out[2] ; clk          ; clk         ; 0.000        ; 0.063      ; 0.919      ;
; 0.708 ; gcd_dp:f|reg_par_8bit_load:d3|reg_out[4] ; gcd_dp:f|reg_par_8bit_load:d2|reg_out[4] ; clk          ; clk         ; 0.000        ; 0.063      ; 0.928      ;
; 0.714 ; gcd_dp:f|reg_par_8bit_load:d3|reg_out[4] ; gcd_dp:f|reg_par_8bit_load:d3|reg_out[4] ; clk          ; clk         ; 0.000        ; 0.062      ; 0.933      ;
; 0.714 ; gcd_dp:f|reg_par_8bit_load:d2|reg_out[4] ; gcd_dp:f|reg_par_8bit_load:d4|reg_out[4] ; clk          ; clk         ; 0.000        ; 0.062      ; 0.933      ;
; 0.715 ; gcd_dp:f|reg_par_8bit_load:d3|reg_out[7] ; gcd_dp:f|reg_par_8bit_load:d2|reg_out[7] ; clk          ; clk         ; 0.000        ; 0.063      ; 0.935      ;
; 0.733 ; gcd_dp:f|reg_par_8bit_load:d2|reg_out[0] ; gcd_dp:f|reg_par_8bit_load:d3|reg_out[0] ; clk          ; clk         ; 0.000        ; 0.061      ; 0.951      ;
; 0.736 ; gcd_dp:f|reg_par_8bit_load:d2|reg_out[5] ; gcd_dp:f|reg_par_8bit_load:d3|reg_out[5] ; clk          ; clk         ; 0.000        ; 0.061      ; 0.954      ;
; 0.736 ; gcd_dp:f|reg_par_8bit_load:d2|reg_out[7] ; gcd_dp:f|reg_par_8bit_load:d3|reg_out[7] ; clk          ; clk         ; 0.000        ; 0.061      ; 0.954      ;
; 0.738 ; gcd_fsm:f1|current_state.s10             ; gcd_fsm:f1|current_state.s0              ; clk          ; clk         ; 0.000        ; 0.061      ; 0.956      ;
; 0.741 ; gcd_dp:f|reg_par_8bit_load:d3|reg_out[1] ; gcd_dp:f|reg_par_8bit_load:d2|reg_out[1] ; clk          ; clk         ; 0.000        ; 0.063      ; 0.961      ;
; 0.741 ; gcd_dp:f|reg_par_8bit_load:d2|reg_out[2] ; gcd_dp:f|reg_par_8bit_load:d3|reg_out[2] ; clk          ; clk         ; 0.000        ; 0.061      ; 0.959      ;
; 0.743 ; gcd_dp:f|reg_par_8bit_load:d3|reg_out[5] ; gcd_dp:f|reg_par_8bit_load:d2|reg_out[5] ; clk          ; clk         ; 0.000        ; 0.063      ; 0.963      ;
; 0.744 ; gcd_dp:f|reg_par_8bit_load:d3|reg_out[6] ; gcd_dp:f|reg_par_8bit_load:d2|reg_out[6] ; clk          ; clk         ; 0.000        ; 0.063      ; 0.964      ;
; 0.752 ; gcd_dp:f|reg_par_8bit_load:d2|reg_out[1] ; gcd_dp:f|reg_par_8bit_load:d3|reg_out[1] ; clk          ; clk         ; 0.000        ; 0.061      ; 0.970      ;
; 0.752 ; gcd_fsm:f1|current_state.s6              ; gcd_fsm:f1|current_state.s8              ; clk          ; clk         ; 0.000        ; -0.289     ; 0.620      ;
; 0.756 ; gcd_dp:f|reg_par_8bit_load:d3|reg_out[1] ; gcd_dp:f|reg_par_8bit_load:d3|reg_out[1] ; clk          ; clk         ; 0.000        ; 0.062      ; 0.975      ;
; 0.759 ; gcd_dp:f|reg_par_8bit_load:d2|reg_out[4] ; gcd_dp:f|reg_par_8bit_load:d3|reg_out[4] ; clk          ; clk         ; 0.000        ; 0.061      ; 0.977      ;
; 0.773 ; gcd_dp:f|reg_par_8bit_load:d2|reg_out[6] ; gcd_dp:f|reg_par_8bit_load:d3|reg_out[6] ; clk          ; clk         ; 0.000        ; 0.061      ; 0.991      ;
; 0.774 ; gcd_dp:f|reg_par_8bit_load:d2|reg_out[3] ; gcd_dp:f|reg_par_8bit_load:d3|reg_out[3] ; clk          ; clk         ; 0.000        ; 0.061      ; 0.992      ;
; 0.790 ; gcd_dp:f|reg_par_8bit_load:d3|reg_out[7] ; gcd_fsm:f1|current_state.s7              ; clk          ; clk         ; 0.000        ; 0.428      ; 1.375      ;
; 0.791 ; gcd_dp:f|reg_par_8bit_load:d3|reg_out[7] ; gcd_fsm:f1|current_state.s6              ; clk          ; clk         ; 0.000        ; 0.428      ; 1.376      ;
; 0.827 ; gcd_fsm:f1|current_state.s4              ; gcd_fsm:f1|current_state.s5              ; clk          ; clk         ; 0.000        ; 0.063      ; 1.047      ;
; 0.828 ; gcd_fsm:f1|current_state.s4              ; gcd_fsm:f1|current_state.s9              ; clk          ; clk         ; 0.000        ; 0.063      ; 1.048      ;
; 0.851 ; gcd_dp:f|reg_par_8bit_load:d3|reg_out[3] ; gcd_dp:f|reg_par_8bit_load:d3|reg_out[4] ; clk          ; clk         ; 0.000        ; 0.062      ; 1.070      ;
; 0.853 ; gcd_dp:f|reg_par_8bit_load:d3|reg_out[5] ; gcd_dp:f|reg_par_8bit_load:d3|reg_out[6] ; clk          ; clk         ; 0.000        ; 0.062      ; 1.072      ;
; 0.861 ; gcd_dp:f|reg_par_8bit_load:d2|reg_out[1] ; gcd_dp:f|reg_par_8bit_load:d2|reg_out[2] ; clk          ; clk         ; 0.000        ; 0.062      ; 1.080      ;
; 0.867 ; gcd_dp:f|reg_par_8bit_load:d3|reg_out[6] ; gcd_dp:f|reg_par_8bit_load:d3|reg_out[7] ; clk          ; clk         ; 0.000        ; 0.062      ; 1.086      ;
; 0.870 ; gcd_dp:f|reg_par_8bit_load:d2|reg_out[4] ; gcd_dp:f|reg_par_8bit_load:d2|reg_out[5] ; clk          ; clk         ; 0.000        ; 0.062      ; 1.089      ;
; 0.872 ; gcd_dp:f|reg_par_8bit_load:d2|reg_out[3] ; gcd_dp:f|reg_par_8bit_load:d2|reg_out[4] ; clk          ; clk         ; 0.000        ; 0.062      ; 1.091      ;
; 0.872 ; gcd_dp:f|reg_par_8bit_load:d2|reg_out[4] ; gcd_dp:f|reg_par_8bit_load:d2|reg_out[6] ; clk          ; clk         ; 0.000        ; 0.062      ; 1.091      ;
; 0.872 ; gcd_dp:f|reg_par_8bit_load:d2|reg_out[0] ; gcd_dp:f|reg_par_8bit_load:d2|reg_out[1] ; clk          ; clk         ; 0.000        ; 0.062      ; 1.091      ;
; 0.874 ; gcd_dp:f|reg_par_8bit_load:d2|reg_out[0] ; gcd_dp:f|reg_par_8bit_load:d2|reg_out[2] ; clk          ; clk         ; 0.000        ; 0.062      ; 1.093      ;
; 0.874 ; gcd_dp:f|reg_par_8bit_load:d2|reg_out[5] ; gcd_dp:f|reg_par_8bit_load:d2|reg_out[6] ; clk          ; clk         ; 0.000        ; 0.062      ; 1.093      ;
; 0.881 ; gcd_dp:f|reg_par_8bit_load:d2|reg_out[6] ; gcd_dp:f|reg_par_8bit_load:d2|reg_out[7] ; clk          ; clk         ; 0.000        ; 0.062      ; 1.100      ;
; 0.885 ; gcd_dp:f|reg_par_8bit_load:d3|reg_out[0] ; gcd_dp:f|reg_par_8bit_load:d3|reg_out[1] ; clk          ; clk         ; 0.000        ; 0.062      ; 1.104      ;
; 0.886 ; gcd_dp:f|reg_par_8bit_load:d2|reg_out[2] ; gcd_dp:f|reg_par_8bit_load:d2|reg_out[3] ; clk          ; clk         ; 0.000        ; 0.062      ; 1.105      ;
; 0.887 ; gcd_dp:f|reg_par_8bit_load:d3|reg_out[0] ; gcd_dp:f|reg_par_8bit_load:d3|reg_out[2] ; clk          ; clk         ; 0.000        ; 0.062      ; 1.106      ;
; 0.888 ; gcd_dp:f|reg_par_8bit_load:d2|reg_out[2] ; gcd_dp:f|reg_par_8bit_load:d2|reg_out[4] ; clk          ; clk         ; 0.000        ; 0.062      ; 1.107      ;
; 0.917 ; gcd_dp:f|reg_par_8bit_load:d3|reg_out[0] ; gcd_dp:f|reg_par_8bit_load:d2|reg_out[0] ; clk          ; clk         ; 0.000        ; 0.063      ; 1.137      ;
; 0.919 ; gcd_dp:f|reg_par_8bit_load:d3|reg_out[3] ; gcd_dp:f|reg_par_8bit_load:d2|reg_out[3] ; clk          ; clk         ; 0.000        ; 0.063      ; 1.139      ;
; 0.922 ; gcd_fsm:f1|current_state.s9              ; gcd_dp:f|reg_par_8bit_load:d4|reg_out[3] ; clk          ; clk         ; 0.000        ; 0.062      ; 1.141      ;
; 0.922 ; gcd_fsm:f1|current_state.s9              ; gcd_dp:f|reg_par_8bit_load:d4|reg_out[7] ; clk          ; clk         ; 0.000        ; 0.062      ; 1.141      ;
; 0.922 ; gcd_fsm:f1|current_state.s9              ; gcd_dp:f|reg_par_8bit_load:d4|reg_out[6] ; clk          ; clk         ; 0.000        ; 0.062      ; 1.141      ;
; 0.922 ; gcd_fsm:f1|current_state.s9              ; gcd_dp:f|reg_par_8bit_load:d4|reg_out[5] ; clk          ; clk         ; 0.000        ; 0.062      ; 1.141      ;
; 0.922 ; gcd_fsm:f1|current_state.s9              ; gcd_dp:f|reg_par_8bit_load:d4|reg_out[4] ; clk          ; clk         ; 0.000        ; 0.062      ; 1.141      ;
; 0.922 ; gcd_fsm:f1|current_state.s9              ; gcd_dp:f|reg_par_8bit_load:d4|reg_out[2] ; clk          ; clk         ; 0.000        ; 0.062      ; 1.141      ;
; 0.961 ; gcd_dp:f|reg_par_8bit_load:d3|reg_out[3] ; gcd_dp:f|reg_par_8bit_load:d3|reg_out[5] ; clk          ; clk         ; 0.000        ; 0.062      ; 1.180      ;
; 0.963 ; gcd_dp:f|reg_par_8bit_load:d3|reg_out[3] ; gcd_dp:f|reg_par_8bit_load:d3|reg_out[6] ; clk          ; clk         ; 0.000        ; 0.062      ; 1.182      ;
; 0.963 ; gcd_dp:f|reg_par_8bit_load:d3|reg_out[5] ; gcd_dp:f|reg_par_8bit_load:d3|reg_out[7] ; clk          ; clk         ; 0.000        ; 0.062      ; 1.182      ;
; 0.963 ; gcd_dp:f|reg_par_8bit_load:d2|reg_out[7] ; gcd_fsm:f1|current_state.s7              ; clk          ; clk         ; 0.000        ; 0.427      ; 1.547      ;
; 0.964 ; gcd_fsm:f1|current_state.s7              ; gcd_fsm:f1|current_state.s8              ; clk          ; clk         ; 0.000        ; -0.289     ; 0.832      ;
; 0.971 ; gcd_dp:f|reg_par_8bit_load:d2|reg_out[1] ; gcd_dp:f|reg_par_8bit_load:d2|reg_out[3] ; clk          ; clk         ; 0.000        ; 0.062      ; 1.190      ;
; 0.971 ; gcd_dp:f|reg_par_8bit_load:d3|reg_out[2] ; gcd_dp:f|reg_par_8bit_load:d2|reg_out[3] ; clk          ; clk         ; 0.000        ; 0.063      ; 1.191      ;
; 0.973 ; gcd_dp:f|reg_par_8bit_load:d2|reg_out[1] ; gcd_dp:f|reg_par_8bit_load:d2|reg_out[4] ; clk          ; clk         ; 0.000        ; 0.062      ; 1.192      ;
; 0.982 ; gcd_dp:f|reg_par_8bit_load:d2|reg_out[3] ; gcd_dp:f|reg_par_8bit_load:d2|reg_out[5] ; clk          ; clk         ; 0.000        ; 0.062      ; 1.201      ;
; 0.982 ; gcd_dp:f|reg_par_8bit_load:d2|reg_out[4] ; gcd_dp:f|reg_par_8bit_load:d2|reg_out[7] ; clk          ; clk         ; 0.000        ; 0.062      ; 1.201      ;
; 0.982 ; gcd_dp:f|reg_par_8bit_load:d3|reg_out[4] ; gcd_dp:f|reg_par_8bit_load:d2|reg_out[5] ; clk          ; clk         ; 0.000        ; 0.063      ; 1.202      ;
; 0.984 ; gcd_dp:f|reg_par_8bit_load:d2|reg_out[3] ; gcd_dp:f|reg_par_8bit_load:d2|reg_out[6] ; clk          ; clk         ; 0.000        ; 0.062      ; 1.203      ;
; 0.984 ; gcd_dp:f|reg_par_8bit_load:d2|reg_out[0] ; gcd_dp:f|reg_par_8bit_load:d2|reg_out[3] ; clk          ; clk         ; 0.000        ; 0.062      ; 1.203      ;
; 0.984 ; gcd_dp:f|reg_par_8bit_load:d2|reg_out[5] ; gcd_dp:f|reg_par_8bit_load:d2|reg_out[7] ; clk          ; clk         ; 0.000        ; 0.062      ; 1.203      ;
; 0.986 ; gcd_dp:f|reg_par_8bit_load:d3|reg_out[2] ; gcd_dp:f|reg_par_8bit_load:d3|reg_out[3] ; clk          ; clk         ; 0.000        ; 0.062      ; 1.205      ;
; 0.986 ; gcd_dp:f|reg_par_8bit_load:d2|reg_out[0] ; gcd_dp:f|reg_par_8bit_load:d2|reg_out[4] ; clk          ; clk         ; 0.000        ; 0.062      ; 1.205      ;
; 0.987 ; gcd_dp:f|reg_par_8bit_load:d2|reg_out[7] ; gcd_fsm:f1|current_state.s6              ; clk          ; clk         ; 0.000        ; 0.427      ; 1.571      ;
; 0.988 ; gcd_dp:f|reg_par_8bit_load:d3|reg_out[2] ; gcd_dp:f|reg_par_8bit_load:d3|reg_out[4] ; clk          ; clk         ; 0.000        ; 0.062      ; 1.207      ;
; 0.993 ; gcd_dp:f|reg_par_8bit_load:d2|reg_out[0] ; gcd_dp:f|reg_par_8bit_load:d3|reg_out[1] ; clk          ; clk         ; 0.000        ; 0.061      ; 1.211      ;
; 0.997 ; gcd_dp:f|reg_par_8bit_load:d3|reg_out[0] ; gcd_dp:f|reg_par_8bit_load:d3|reg_out[3] ; clk          ; clk         ; 0.000        ; 0.062      ; 1.216      ;
; 0.998 ; gcd_dp:f|reg_par_8bit_load:d2|reg_out[2] ; gcd_dp:f|reg_par_8bit_load:d2|reg_out[5] ; clk          ; clk         ; 0.000        ; 0.062      ; 1.217      ;
; 0.999 ; gcd_dp:f|reg_par_8bit_load:d3|reg_out[0] ; gcd_dp:f|reg_par_8bit_load:d3|reg_out[4] ; clk          ; clk         ; 0.000        ; 0.062      ; 1.218      ;
; 1.000 ; gcd_dp:f|reg_par_8bit_load:d2|reg_out[2] ; gcd_dp:f|reg_par_8bit_load:d2|reg_out[6] ; clk          ; clk         ; 0.000        ; 0.062      ; 1.219      ;
; 1.002 ; gcd_dp:f|reg_par_8bit_load:d3|reg_out[4] ; gcd_dp:f|reg_par_8bit_load:d3|reg_out[5] ; clk          ; clk         ; 0.000        ; 0.062      ; 1.221      ;
+-------+------------------------------------------+------------------------------------------+--------------+-------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
No synchronizer chains to report.


+-----------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                         ;
+------------+-----------------+------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note                                                          ;
+------------+-----------------+------------+---------------------------------------------------------------+
; 483.56 MHz ; 250.0 MHz       ; clk        ; limit due to minimum period restriction (max I/O toggle rate) ;
+------------+-----------------+------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------+
; Slow 1200mV 0C Model Setup Summary ;
+-------+--------+-------------------+
; Clock ; Slack  ; End Point TNS     ;
+-------+--------+-------------------+
; clk   ; -1.068 ; -19.267           ;
+-------+--------+-------------------+


+-----------------------------------+
; Slow 1200mV 0C Model Hold Summary ;
+-------+-------+-------------------+
; Clock ; Slack ; End Point TNS     ;
+-------+-------+-------------------+
; clk   ; 0.329 ; 0.000             ;
+-------+-------+-------------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary ;
+-------+--------+---------------------------------+
; Clock ; Slack  ; End Point TNS                   ;
+-------+--------+---------------------------------+
; clk   ; -3.000 ; -38.000                         ;
+-------+--------+---------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clk'                                                                                                                                  ;
+--------+------------------------------------------+------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                ; To Node                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------+------------------------------------------+--------------+-------------+--------------+------------+------------+
; -1.068 ; gcd_dp:f|reg_par_8bit_load:d2|reg_out[0] ; gcd_fsm:f1|current_state.s6              ; clk          ; clk         ; 1.000        ; 0.260      ; 2.323      ;
; -1.066 ; gcd_dp:f|reg_par_8bit_load:d2|reg_out[0] ; gcd_fsm:f1|current_state.s7              ; clk          ; clk         ; 1.000        ; 0.260      ; 2.321      ;
; -0.987 ; gcd_dp:f|reg_par_8bit_load:d2|reg_out[2] ; gcd_fsm:f1|current_state.s6              ; clk          ; clk         ; 1.000        ; 0.260      ; 2.242      ;
; -0.986 ; gcd_dp:f|reg_par_8bit_load:d3|reg_out[0] ; gcd_dp:f|reg_par_8bit_load:d2|reg_out[7] ; clk          ; clk         ; 1.000        ; -0.054     ; 1.927      ;
; -0.985 ; gcd_dp:f|reg_par_8bit_load:d2|reg_out[2] ; gcd_fsm:f1|current_state.s7              ; clk          ; clk         ; 1.000        ; 0.260      ; 2.240      ;
; -0.978 ; gcd_dp:f|reg_par_8bit_load:d3|reg_out[1] ; gcd_fsm:f1|current_state.s6              ; clk          ; clk         ; 1.000        ; 0.260      ; 2.233      ;
; -0.970 ; gcd_fsm:f1|current_state.s7              ; gcd_dp:f|reg_par_8bit_load:d2|reg_out[3] ; clk          ; clk         ; 1.000        ; -0.381     ; 1.584      ;
; -0.970 ; gcd_fsm:f1|current_state.s7              ; gcd_dp:f|reg_par_8bit_load:d2|reg_out[4] ; clk          ; clk         ; 1.000        ; -0.381     ; 1.584      ;
; -0.970 ; gcd_fsm:f1|current_state.s7              ; gcd_dp:f|reg_par_8bit_load:d2|reg_out[5] ; clk          ; clk         ; 1.000        ; -0.381     ; 1.584      ;
; -0.970 ; gcd_fsm:f1|current_state.s7              ; gcd_dp:f|reg_par_8bit_load:d2|reg_out[6] ; clk          ; clk         ; 1.000        ; -0.381     ; 1.584      ;
; -0.970 ; gcd_fsm:f1|current_state.s7              ; gcd_dp:f|reg_par_8bit_load:d2|reg_out[7] ; clk          ; clk         ; 1.000        ; -0.381     ; 1.584      ;
; -0.970 ; gcd_fsm:f1|current_state.s7              ; gcd_dp:f|reg_par_8bit_load:d2|reg_out[2] ; clk          ; clk         ; 1.000        ; -0.381     ; 1.584      ;
; -0.970 ; gcd_fsm:f1|current_state.s7              ; gcd_dp:f|reg_par_8bit_load:d2|reg_out[1] ; clk          ; clk         ; 1.000        ; -0.381     ; 1.584      ;
; -0.970 ; gcd_fsm:f1|current_state.s7              ; gcd_dp:f|reg_par_8bit_load:d2|reg_out[0] ; clk          ; clk         ; 1.000        ; -0.381     ; 1.584      ;
; -0.953 ; gcd_dp:f|reg_par_8bit_load:d3|reg_out[1] ; gcd_fsm:f1|current_state.s7              ; clk          ; clk         ; 1.000        ; 0.260      ; 2.208      ;
; -0.923 ; gcd_dp:f|reg_par_8bit_load:d3|reg_out[4] ; gcd_fsm:f1|current_state.s5              ; clk          ; clk         ; 1.000        ; -0.054     ; 1.864      ;
; -0.921 ; gcd_dp:f|reg_par_8bit_load:d2|reg_out[1] ; gcd_fsm:f1|current_state.s6              ; clk          ; clk         ; 1.000        ; 0.260      ; 2.176      ;
; -0.919 ; gcd_dp:f|reg_par_8bit_load:d2|reg_out[1] ; gcd_fsm:f1|current_state.s7              ; clk          ; clk         ; 1.000        ; 0.260      ; 2.174      ;
; -0.914 ; gcd_dp:f|reg_par_8bit_load:d3|reg_out[4] ; gcd_fsm:f1|current_state.s9              ; clk          ; clk         ; 1.000        ; -0.054     ; 1.855      ;
; -0.896 ; gcd_dp:f|reg_par_8bit_load:d2|reg_out[4] ; gcd_fsm:f1|current_state.s6              ; clk          ; clk         ; 1.000        ; 0.260      ; 2.151      ;
; -0.894 ; gcd_dp:f|reg_par_8bit_load:d2|reg_out[4] ; gcd_fsm:f1|current_state.s7              ; clk          ; clk         ; 1.000        ; 0.260      ; 2.149      ;
; -0.887 ; gcd_dp:f|reg_par_8bit_load:d3|reg_out[7] ; gcd_fsm:f1|current_state.s5              ; clk          ; clk         ; 1.000        ; -0.054     ; 1.828      ;
; -0.886 ; gcd_dp:f|reg_par_8bit_load:d3|reg_out[0] ; gcd_dp:f|reg_par_8bit_load:d2|reg_out[5] ; clk          ; clk         ; 1.000        ; -0.054     ; 1.827      ;
; -0.878 ; gcd_dp:f|reg_par_8bit_load:d3|reg_out[7] ; gcd_fsm:f1|current_state.s9              ; clk          ; clk         ; 1.000        ; -0.054     ; 1.819      ;
; -0.876 ; gcd_dp:f|reg_par_8bit_load:d3|reg_out[2] ; gcd_fsm:f1|current_state.s6              ; clk          ; clk         ; 1.000        ; 0.260      ; 2.131      ;
; -0.874 ; gcd_dp:f|reg_par_8bit_load:d3|reg_out[2] ; gcd_fsm:f1|current_state.s7              ; clk          ; clk         ; 1.000        ; 0.260      ; 2.129      ;
; -0.870 ; gcd_dp:f|reg_par_8bit_load:d3|reg_out[0] ; gcd_fsm:f1|current_state.s6              ; clk          ; clk         ; 1.000        ; 0.260      ; 2.125      ;
; -0.868 ; gcd_dp:f|reg_par_8bit_load:d3|reg_out[0] ; gcd_dp:f|reg_par_8bit_load:d2|reg_out[6] ; clk          ; clk         ; 1.000        ; -0.054     ; 1.809      ;
; -0.868 ; gcd_dp:f|reg_par_8bit_load:d3|reg_out[0] ; gcd_fsm:f1|current_state.s7              ; clk          ; clk         ; 1.000        ; 0.260      ; 2.123      ;
; -0.859 ; gcd_dp:f|reg_par_8bit_load:d3|reg_out[0] ; gcd_fsm:f1|current_state.s5              ; clk          ; clk         ; 1.000        ; -0.054     ; 1.800      ;
; -0.850 ; gcd_dp:f|reg_par_8bit_load:d3|reg_out[0] ; gcd_fsm:f1|current_state.s9              ; clk          ; clk         ; 1.000        ; -0.054     ; 1.791      ;
; -0.839 ; gcd_dp:f|reg_par_8bit_load:d2|reg_out[3] ; gcd_fsm:f1|current_state.s6              ; clk          ; clk         ; 1.000        ; 0.260      ; 2.094      ;
; -0.837 ; gcd_dp:f|reg_par_8bit_load:d2|reg_out[3] ; gcd_fsm:f1|current_state.s7              ; clk          ; clk         ; 1.000        ; 0.260      ; 2.092      ;
; -0.835 ; gcd_dp:f|reg_par_8bit_load:d2|reg_out[5] ; gcd_fsm:f1|current_state.s9              ; clk          ; clk         ; 1.000        ; -0.054     ; 1.776      ;
; -0.833 ; gcd_dp:f|reg_par_8bit_load:d2|reg_out[0] ; gcd_fsm:f1|current_state.s5              ; clk          ; clk         ; 1.000        ; -0.054     ; 1.774      ;
; -0.830 ; gcd_dp:f|reg_par_8bit_load:d2|reg_out[0] ; gcd_dp:f|reg_par_8bit_load:d3|reg_out[7] ; clk          ; clk         ; 1.000        ; -0.055     ; 1.770      ;
; -0.829 ; gcd_dp:f|reg_par_8bit_load:d2|reg_out[5] ; gcd_fsm:f1|current_state.s5              ; clk          ; clk         ; 1.000        ; -0.054     ; 1.770      ;
; -0.824 ; gcd_dp:f|reg_par_8bit_load:d2|reg_out[0] ; gcd_fsm:f1|current_state.s9              ; clk          ; clk         ; 1.000        ; -0.054     ; 1.765      ;
; -0.822 ; gcd_dp:f|reg_par_8bit_load:d2|reg_out[1] ; gcd_fsm:f1|current_state.s9              ; clk          ; clk         ; 1.000        ; -0.054     ; 1.763      ;
; -0.816 ; gcd_dp:f|reg_par_8bit_load:d2|reg_out[1] ; gcd_fsm:f1|current_state.s5              ; clk          ; clk         ; 1.000        ; -0.054     ; 1.757      ;
; -0.807 ; gcd_dp:f|reg_par_8bit_load:d2|reg_out[6] ; gcd_fsm:f1|current_state.s6              ; clk          ; clk         ; 1.000        ; 0.260      ; 2.062      ;
; -0.805 ; gcd_dp:f|reg_par_8bit_load:d2|reg_out[6] ; gcd_fsm:f1|current_state.s7              ; clk          ; clk         ; 1.000        ; 0.260      ; 2.060      ;
; -0.794 ; gcd_dp:f|reg_par_8bit_load:d3|reg_out[3] ; gcd_fsm:f1|current_state.s5              ; clk          ; clk         ; 1.000        ; -0.054     ; 1.735      ;
; -0.792 ; gcd_fsm:f1|current_state.s6              ; gcd_dp:f|reg_par_8bit_load:d3|reg_out[1] ; clk          ; clk         ; 1.000        ; -0.382     ; 1.405      ;
; -0.792 ; gcd_fsm:f1|current_state.s6              ; gcd_dp:f|reg_par_8bit_load:d3|reg_out[2] ; clk          ; clk         ; 1.000        ; -0.382     ; 1.405      ;
; -0.792 ; gcd_fsm:f1|current_state.s6              ; gcd_dp:f|reg_par_8bit_load:d3|reg_out[3] ; clk          ; clk         ; 1.000        ; -0.382     ; 1.405      ;
; -0.792 ; gcd_fsm:f1|current_state.s6              ; gcd_dp:f|reg_par_8bit_load:d3|reg_out[4] ; clk          ; clk         ; 1.000        ; -0.382     ; 1.405      ;
; -0.792 ; gcd_fsm:f1|current_state.s6              ; gcd_dp:f|reg_par_8bit_load:d3|reg_out[5] ; clk          ; clk         ; 1.000        ; -0.382     ; 1.405      ;
; -0.792 ; gcd_fsm:f1|current_state.s6              ; gcd_dp:f|reg_par_8bit_load:d3|reg_out[6] ; clk          ; clk         ; 1.000        ; -0.382     ; 1.405      ;
; -0.792 ; gcd_fsm:f1|current_state.s6              ; gcd_dp:f|reg_par_8bit_load:d3|reg_out[7] ; clk          ; clk         ; 1.000        ; -0.382     ; 1.405      ;
; -0.792 ; gcd_fsm:f1|current_state.s6              ; gcd_dp:f|reg_par_8bit_load:d3|reg_out[0] ; clk          ; clk         ; 1.000        ; -0.382     ; 1.405      ;
; -0.791 ; gcd_dp:f|reg_par_8bit_load:d2|reg_out[7] ; gcd_fsm:f1|current_state.s5              ; clk          ; clk         ; 1.000        ; -0.054     ; 1.732      ;
; -0.786 ; gcd_dp:f|reg_par_8bit_load:d3|reg_out[0] ; gcd_dp:f|reg_par_8bit_load:d2|reg_out[3] ; clk          ; clk         ; 1.000        ; -0.054     ; 1.727      ;
; -0.785 ; gcd_dp:f|reg_par_8bit_load:d3|reg_out[3] ; gcd_fsm:f1|current_state.s9              ; clk          ; clk         ; 1.000        ; -0.054     ; 1.726      ;
; -0.784 ; gcd_dp:f|reg_par_8bit_load:d3|reg_out[4] ; gcd_fsm:f1|current_state.s6              ; clk          ; clk         ; 1.000        ; 0.260      ; 2.039      ;
; -0.782 ; gcd_dp:f|reg_par_8bit_load:d3|reg_out[4] ; gcd_fsm:f1|current_state.s7              ; clk          ; clk         ; 1.000        ; 0.260      ; 2.037      ;
; -0.782 ; gcd_dp:f|reg_par_8bit_load:d2|reg_out[7] ; gcd_fsm:f1|current_state.s9              ; clk          ; clk         ; 1.000        ; -0.054     ; 1.723      ;
; -0.768 ; gcd_dp:f|reg_par_8bit_load:d3|reg_out[0] ; gcd_dp:f|reg_par_8bit_load:d2|reg_out[4] ; clk          ; clk         ; 1.000        ; -0.054     ; 1.709      ;
; -0.765 ; gcd_dp:f|reg_par_8bit_load:d2|reg_out[6] ; gcd_fsm:f1|current_state.s5              ; clk          ; clk         ; 1.000        ; -0.054     ; 1.706      ;
; -0.756 ; gcd_dp:f|reg_par_8bit_load:d2|reg_out[6] ; gcd_fsm:f1|current_state.s9              ; clk          ; clk         ; 1.000        ; -0.054     ; 1.697      ;
; -0.754 ; gcd_dp:f|reg_par_8bit_load:d3|reg_out[1] ; gcd_dp:f|reg_par_8bit_load:d3|reg_out[6] ; clk          ; clk         ; 1.000        ; -0.055     ; 1.694      ;
; -0.748 ; gcd_dp:f|reg_par_8bit_load:d2|reg_out[2] ; gcd_dp:f|reg_par_8bit_load:d3|reg_out[7] ; clk          ; clk         ; 1.000        ; -0.055     ; 1.688      ;
; -0.746 ; gcd_dp:f|reg_par_8bit_load:d3|reg_out[2] ; gcd_fsm:f1|current_state.s5              ; clk          ; clk         ; 1.000        ; -0.054     ; 1.687      ;
; -0.745 ; gcd_dp:f|reg_par_8bit_load:d3|reg_out[3] ; gcd_dp:f|reg_par_8bit_load:d2|reg_out[6] ; clk          ; clk         ; 1.000        ; -0.054     ; 1.686      ;
; -0.737 ; gcd_dp:f|reg_par_8bit_load:d3|reg_out[3] ; gcd_fsm:f1|current_state.s6              ; clk          ; clk         ; 1.000        ; 0.260      ; 1.992      ;
; -0.737 ; gcd_dp:f|reg_par_8bit_load:d3|reg_out[2] ; gcd_fsm:f1|current_state.s9              ; clk          ; clk         ; 1.000        ; -0.054     ; 1.678      ;
; -0.736 ; gcd_fsm:f1|current_state.s3              ; gcd_dp:f|reg_par_8bit_load:d2|reg_out[3] ; clk          ; clk         ; 1.000        ; -0.054     ; 1.677      ;
; -0.736 ; gcd_fsm:f1|current_state.s3              ; gcd_dp:f|reg_par_8bit_load:d2|reg_out[4] ; clk          ; clk         ; 1.000        ; -0.054     ; 1.677      ;
; -0.736 ; gcd_fsm:f1|current_state.s3              ; gcd_dp:f|reg_par_8bit_load:d2|reg_out[5] ; clk          ; clk         ; 1.000        ; -0.054     ; 1.677      ;
; -0.736 ; gcd_fsm:f1|current_state.s3              ; gcd_dp:f|reg_par_8bit_load:d2|reg_out[6] ; clk          ; clk         ; 1.000        ; -0.054     ; 1.677      ;
; -0.736 ; gcd_fsm:f1|current_state.s3              ; gcd_dp:f|reg_par_8bit_load:d2|reg_out[7] ; clk          ; clk         ; 1.000        ; -0.054     ; 1.677      ;
; -0.736 ; gcd_fsm:f1|current_state.s3              ; gcd_dp:f|reg_par_8bit_load:d2|reg_out[2] ; clk          ; clk         ; 1.000        ; -0.054     ; 1.677      ;
; -0.736 ; gcd_fsm:f1|current_state.s3              ; gcd_dp:f|reg_par_8bit_load:d2|reg_out[1] ; clk          ; clk         ; 1.000        ; -0.054     ; 1.677      ;
; -0.736 ; gcd_fsm:f1|current_state.s3              ; gcd_dp:f|reg_par_8bit_load:d2|reg_out[0] ; clk          ; clk         ; 1.000        ; -0.054     ; 1.677      ;
; -0.736 ; gcd_dp:f|reg_par_8bit_load:d3|reg_out[1] ; gcd_dp:f|reg_par_8bit_load:d3|reg_out[7] ; clk          ; clk         ; 1.000        ; -0.055     ; 1.676      ;
; -0.732 ; gcd_dp:f|reg_par_8bit_load:d3|reg_out[3] ; gcd_dp:f|reg_par_8bit_load:d2|reg_out[7] ; clk          ; clk         ; 1.000        ; -0.054     ; 1.673      ;
; -0.730 ; gcd_dp:f|reg_par_8bit_load:d2|reg_out[0] ; gcd_dp:f|reg_par_8bit_load:d3|reg_out[5] ; clk          ; clk         ; 1.000        ; -0.055     ; 1.670      ;
; -0.725 ; gcd_dp:f|reg_par_8bit_load:d3|reg_out[1] ; gcd_fsm:f1|current_state.s5              ; clk          ; clk         ; 1.000        ; -0.054     ; 1.666      ;
; -0.717 ; gcd_dp:f|reg_par_8bit_load:d3|reg_out[2] ; gcd_dp:f|reg_par_8bit_load:d2|reg_out[7] ; clk          ; clk         ; 1.000        ; -0.054     ; 1.658      ;
; -0.717 ; gcd_dp:f|reg_par_8bit_load:d3|reg_out[5] ; gcd_fsm:f1|current_state.s5              ; clk          ; clk         ; 1.000        ; -0.054     ; 1.658      ;
; -0.716 ; gcd_dp:f|reg_par_8bit_load:d2|reg_out[4] ; gcd_fsm:f1|current_state.s5              ; clk          ; clk         ; 1.000        ; -0.054     ; 1.657      ;
; -0.716 ; gcd_dp:f|reg_par_8bit_load:d3|reg_out[1] ; gcd_fsm:f1|current_state.s9              ; clk          ; clk         ; 1.000        ; -0.054     ; 1.657      ;
; -0.713 ; gcd_dp:f|reg_par_8bit_load:d2|reg_out[5] ; gcd_fsm:f1|current_state.s6              ; clk          ; clk         ; 1.000        ; 0.260      ; 1.968      ;
; -0.712 ; gcd_dp:f|reg_par_8bit_load:d3|reg_out[3] ; gcd_fsm:f1|current_state.s7              ; clk          ; clk         ; 1.000        ; 0.260      ; 1.967      ;
; -0.712 ; gcd_dp:f|reg_par_8bit_load:d2|reg_out[0] ; gcd_dp:f|reg_par_8bit_load:d3|reg_out[6] ; clk          ; clk         ; 1.000        ; -0.055     ; 1.652      ;
; -0.711 ; gcd_dp:f|reg_par_8bit_load:d2|reg_out[5] ; gcd_fsm:f1|current_state.s7              ; clk          ; clk         ; 1.000        ; 0.260      ; 1.966      ;
; -0.708 ; gcd_dp:f|reg_par_8bit_load:d3|reg_out[5] ; gcd_fsm:f1|current_state.s9              ; clk          ; clk         ; 1.000        ; -0.054     ; 1.649      ;
; -0.707 ; gcd_dp:f|reg_par_8bit_load:d2|reg_out[4] ; gcd_fsm:f1|current_state.s9              ; clk          ; clk         ; 1.000        ; -0.054     ; 1.648      ;
; -0.690 ; gcd_dp:f|reg_par_8bit_load:d2|reg_out[1] ; gcd_dp:f|reg_par_8bit_load:d3|reg_out[6] ; clk          ; clk         ; 1.000        ; -0.055     ; 1.630      ;
; -0.686 ; gcd_dp:f|reg_par_8bit_load:d3|reg_out[0] ; gcd_dp:f|reg_par_8bit_load:d2|reg_out[1] ; clk          ; clk         ; 1.000        ; -0.054     ; 1.627      ;
; -0.683 ; gcd_dp:f|reg_par_8bit_load:d3|reg_out[1] ; gcd_dp:f|reg_par_8bit_load:d2|reg_out[7] ; clk          ; clk         ; 1.000        ; -0.054     ; 1.624      ;
; -0.683 ; gcd_dp:f|reg_par_8bit_load:d2|reg_out[1] ; gcd_dp:f|reg_par_8bit_load:d3|reg_out[7] ; clk          ; clk         ; 1.000        ; -0.055     ; 1.623      ;
; -0.678 ; gcd_dp:f|reg_par_8bit_load:d3|reg_out[1] ; gcd_dp:f|reg_par_8bit_load:d2|reg_out[6] ; clk          ; clk         ; 1.000        ; -0.054     ; 1.619      ;
; -0.671 ; gcd_dp:f|reg_par_8bit_load:d2|reg_out[2] ; gcd_fsm:f1|current_state.s5              ; clk          ; clk         ; 1.000        ; -0.054     ; 1.612      ;
; -0.668 ; gcd_dp:f|reg_par_8bit_load:d3|reg_out[0] ; gcd_dp:f|reg_par_8bit_load:d2|reg_out[2] ; clk          ; clk         ; 1.000        ; -0.054     ; 1.609      ;
; -0.662 ; gcd_dp:f|reg_par_8bit_load:d2|reg_out[2] ; gcd_fsm:f1|current_state.s9              ; clk          ; clk         ; 1.000        ; -0.054     ; 1.603      ;
; -0.660 ; gcd_dp:f|reg_par_8bit_load:d2|reg_out[4] ; gcd_dp:f|reg_par_8bit_load:d3|reg_out[7] ; clk          ; clk         ; 1.000        ; -0.055     ; 1.600      ;
; -0.654 ; gcd_dp:f|reg_par_8bit_load:d3|reg_out[1] ; gcd_dp:f|reg_par_8bit_load:d3|reg_out[4] ; clk          ; clk         ; 1.000        ; -0.055     ; 1.594      ;
; -0.648 ; gcd_dp:f|reg_par_8bit_load:d2|reg_out[2] ; gcd_dp:f|reg_par_8bit_load:d3|reg_out[5] ; clk          ; clk         ; 1.000        ; -0.055     ; 1.588      ;
; -0.645 ; gcd_dp:f|reg_par_8bit_load:d3|reg_out[3] ; gcd_dp:f|reg_par_8bit_load:d2|reg_out[4] ; clk          ; clk         ; 1.000        ; -0.054     ; 1.586      ;
+--------+------------------------------------------+------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clk'                                                                                                                                  ;
+-------+------------------------------------------+------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                ; To Node                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------+------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.329 ; gcd_fsm:f1|current_state.s0              ; gcd_fsm:f1|current_state.s1              ; clk          ; clk         ; 0.000        ; 0.055      ; 0.528      ;
; 0.339 ; gcd_fsm:f1|current_state.s8              ; gcd_fsm:f1|current_state.s4              ; clk          ; clk         ; 0.000        ; 0.055      ; 0.538      ;
; 0.342 ; gcd_fsm:f1|current_state.s5              ; gcd_fsm:f1|current_state.s6              ; clk          ; clk         ; 0.000        ; 0.381      ; 0.867      ;
; 0.344 ; gcd_fsm:f1|current_state.s5              ; gcd_fsm:f1|current_state.s7              ; clk          ; clk         ; 0.000        ; 0.381      ; 0.869      ;
; 0.372 ; gcd_dp:f|reg_par_8bit_load:d2|reg_out[0] ; gcd_dp:f|reg_par_8bit_load:d4|reg_out[0] ; clk          ; clk         ; 0.000        ; 0.054      ; 0.570      ;
; 0.372 ; gcd_dp:f|reg_par_8bit_load:d2|reg_out[7] ; gcd_dp:f|reg_par_8bit_load:d2|reg_out[7] ; clk          ; clk         ; 0.000        ; 0.054      ; 0.570      ;
; 0.437 ; gcd_fsm:f1|current_state.s1              ; gcd_fsm:f1|current_state.s3              ; clk          ; clk         ; 0.000        ; 0.055      ; 0.636      ;
; 0.440 ; gcd_fsm:f1|current_state.s1              ; gcd_fsm:f1|current_state.s2              ; clk          ; clk         ; 0.000        ; 0.055      ; 0.639      ;
; 0.457 ; gcd_fsm:f1|current_state.s3              ; gcd_fsm:f1|current_state.s4              ; clk          ; clk         ; 0.000        ; 0.055      ; 0.656      ;
; 0.463 ; gcd_dp:f|reg_par_8bit_load:d2|reg_out[1] ; gcd_dp:f|reg_par_8bit_load:d4|reg_out[1] ; clk          ; clk         ; 0.000        ; 0.054      ; 0.661      ;
; 0.491 ; gcd_fsm:f1|current_state.s9              ; gcd_fsm:f1|current_state.s10             ; clk          ; clk         ; 0.000        ; 0.055      ; 0.690      ;
; 0.498 ; gcd_fsm:f1|current_state.s2              ; gcd_fsm:f1|current_state.s1              ; clk          ; clk         ; 0.000        ; 0.055      ; 0.697      ;
; 0.507 ; gcd_dp:f|reg_par_8bit_load:d2|reg_out[6] ; gcd_dp:f|reg_par_8bit_load:d4|reg_out[6] ; clk          ; clk         ; 0.000        ; 0.055      ; 0.706      ;
; 0.515 ; gcd_dp:f|reg_par_8bit_load:d2|reg_out[3] ; gcd_dp:f|reg_par_8bit_load:d4|reg_out[3] ; clk          ; clk         ; 0.000        ; 0.055      ; 0.714      ;
; 0.515 ; gcd_dp:f|reg_par_8bit_load:d2|reg_out[2] ; gcd_dp:f|reg_par_8bit_load:d4|reg_out[2] ; clk          ; clk         ; 0.000        ; 0.055      ; 0.714      ;
; 0.518 ; gcd_dp:f|reg_par_8bit_load:d3|reg_out[3] ; gcd_dp:f|reg_par_8bit_load:d3|reg_out[3] ; clk          ; clk         ; 0.000        ; 0.055      ; 0.717      ;
; 0.518 ; gcd_dp:f|reg_par_8bit_load:d2|reg_out[7] ; gcd_dp:f|reg_par_8bit_load:d4|reg_out[7] ; clk          ; clk         ; 0.000        ; 0.055      ; 0.717      ;
; 0.520 ; gcd_dp:f|reg_par_8bit_load:d3|reg_out[5] ; gcd_dp:f|reg_par_8bit_load:d3|reg_out[5] ; clk          ; clk         ; 0.000        ; 0.055      ; 0.719      ;
; 0.521 ; gcd_dp:f|reg_par_8bit_load:d3|reg_out[6] ; gcd_dp:f|reg_par_8bit_load:d3|reg_out[6] ; clk          ; clk         ; 0.000        ; 0.055      ; 0.720      ;
; 0.522 ; gcd_dp:f|reg_par_8bit_load:d3|reg_out[7] ; gcd_dp:f|reg_par_8bit_load:d3|reg_out[7] ; clk          ; clk         ; 0.000        ; 0.055      ; 0.721      ;
; 0.525 ; gcd_dp:f|reg_par_8bit_load:d2|reg_out[4] ; gcd_dp:f|reg_par_8bit_load:d2|reg_out[4] ; clk          ; clk         ; 0.000        ; 0.054      ; 0.723      ;
; 0.526 ; gcd_dp:f|reg_par_8bit_load:d2|reg_out[1] ; gcd_dp:f|reg_par_8bit_load:d2|reg_out[1] ; clk          ; clk         ; 0.000        ; 0.054      ; 0.724      ;
; 0.535 ; gcd_dp:f|reg_par_8bit_load:d2|reg_out[6] ; gcd_dp:f|reg_par_8bit_load:d2|reg_out[6] ; clk          ; clk         ; 0.000        ; 0.054      ; 0.733      ;
; 0.537 ; gcd_dp:f|reg_par_8bit_load:d2|reg_out[3] ; gcd_dp:f|reg_par_8bit_load:d2|reg_out[3] ; clk          ; clk         ; 0.000        ; 0.054      ; 0.735      ;
; 0.539 ; gcd_dp:f|reg_par_8bit_load:d2|reg_out[5] ; gcd_dp:f|reg_par_8bit_load:d2|reg_out[5] ; clk          ; clk         ; 0.000        ; 0.054      ; 0.737      ;
; 0.539 ; gcd_dp:f|reg_par_8bit_load:d2|reg_out[2] ; gcd_dp:f|reg_par_8bit_load:d2|reg_out[2] ; clk          ; clk         ; 0.000        ; 0.054      ; 0.737      ;
; 0.540 ; gcd_dp:f|reg_par_8bit_load:d2|reg_out[0] ; gcd_dp:f|reg_par_8bit_load:d2|reg_out[0] ; clk          ; clk         ; 0.000        ; 0.054      ; 0.738      ;
; 0.547 ; gcd_dp:f|reg_par_8bit_load:d3|reg_out[0] ; gcd_dp:f|reg_par_8bit_load:d3|reg_out[0] ; clk          ; clk         ; 0.000        ; 0.055      ; 0.746      ;
; 0.602 ; gcd_dp:f|reg_par_8bit_load:d2|reg_out[5] ; gcd_dp:f|reg_par_8bit_load:d4|reg_out[5] ; clk          ; clk         ; 0.000        ; 0.055      ; 0.801      ;
; 0.635 ; gcd_dp:f|reg_par_8bit_load:d3|reg_out[2] ; gcd_dp:f|reg_par_8bit_load:d2|reg_out[2] ; clk          ; clk         ; 0.000        ; 0.055      ; 0.834      ;
; 0.640 ; gcd_dp:f|reg_par_8bit_load:d3|reg_out[2] ; gcd_dp:f|reg_par_8bit_load:d3|reg_out[2] ; clk          ; clk         ; 0.000        ; 0.055      ; 0.839      ;
; 0.645 ; gcd_dp:f|reg_par_8bit_load:d3|reg_out[4] ; gcd_dp:f|reg_par_8bit_load:d2|reg_out[4] ; clk          ; clk         ; 0.000        ; 0.055      ; 0.844      ;
; 0.647 ; gcd_dp:f|reg_par_8bit_load:d3|reg_out[4] ; gcd_dp:f|reg_par_8bit_load:d3|reg_out[4] ; clk          ; clk         ; 0.000        ; 0.055      ; 0.846      ;
; 0.655 ; gcd_dp:f|reg_par_8bit_load:d3|reg_out[7] ; gcd_dp:f|reg_par_8bit_load:d2|reg_out[7] ; clk          ; clk         ; 0.000        ; 0.055      ; 0.854      ;
; 0.658 ; gcd_dp:f|reg_par_8bit_load:d2|reg_out[4] ; gcd_dp:f|reg_par_8bit_load:d4|reg_out[4] ; clk          ; clk         ; 0.000        ; 0.055      ; 0.857      ;
; 0.671 ; gcd_dp:f|reg_par_8bit_load:d2|reg_out[5] ; gcd_dp:f|reg_par_8bit_load:d3|reg_out[5] ; clk          ; clk         ; 0.000        ; 0.054      ; 0.869      ;
; 0.671 ; gcd_dp:f|reg_par_8bit_load:d2|reg_out[0] ; gcd_dp:f|reg_par_8bit_load:d3|reg_out[0] ; clk          ; clk         ; 0.000        ; 0.054      ; 0.869      ;
; 0.673 ; gcd_dp:f|reg_par_8bit_load:d2|reg_out[7] ; gcd_dp:f|reg_par_8bit_load:d3|reg_out[7] ; clk          ; clk         ; 0.000        ; 0.054      ; 0.871      ;
; 0.675 ; gcd_dp:f|reg_par_8bit_load:d2|reg_out[2] ; gcd_dp:f|reg_par_8bit_load:d3|reg_out[2] ; clk          ; clk         ; 0.000        ; 0.054      ; 0.873      ;
; 0.678 ; gcd_fsm:f1|current_state.s10             ; gcd_fsm:f1|current_state.s0              ; clk          ; clk         ; 0.000        ; 0.054      ; 0.876      ;
; 0.678 ; gcd_dp:f|reg_par_8bit_load:d3|reg_out[1] ; gcd_dp:f|reg_par_8bit_load:d2|reg_out[1] ; clk          ; clk         ; 0.000        ; 0.055      ; 0.877      ;
; 0.679 ; gcd_fsm:f1|current_state.s6              ; gcd_fsm:f1|current_state.s8              ; clk          ; clk         ; 0.000        ; -0.260     ; 0.563      ;
; 0.680 ; gcd_dp:f|reg_par_8bit_load:d3|reg_out[5] ; gcd_dp:f|reg_par_8bit_load:d2|reg_out[5] ; clk          ; clk         ; 0.000        ; 0.055      ; 0.879      ;
; 0.681 ; gcd_dp:f|reg_par_8bit_load:d3|reg_out[6] ; gcd_dp:f|reg_par_8bit_load:d2|reg_out[6] ; clk          ; clk         ; 0.000        ; 0.055      ; 0.880      ;
; 0.684 ; gcd_dp:f|reg_par_8bit_load:d3|reg_out[1] ; gcd_dp:f|reg_par_8bit_load:d3|reg_out[1] ; clk          ; clk         ; 0.000        ; 0.055      ; 0.883      ;
; 0.689 ; gcd_dp:f|reg_par_8bit_load:d2|reg_out[1] ; gcd_dp:f|reg_par_8bit_load:d3|reg_out[1] ; clk          ; clk         ; 0.000        ; 0.054      ; 0.887      ;
; 0.695 ; gcd_dp:f|reg_par_8bit_load:d2|reg_out[4] ; gcd_dp:f|reg_par_8bit_load:d3|reg_out[4] ; clk          ; clk         ; 0.000        ; 0.054      ; 0.893      ;
; 0.707 ; gcd_dp:f|reg_par_8bit_load:d2|reg_out[6] ; gcd_dp:f|reg_par_8bit_load:d3|reg_out[6] ; clk          ; clk         ; 0.000        ; 0.054      ; 0.905      ;
; 0.708 ; gcd_dp:f|reg_par_8bit_load:d2|reg_out[3] ; gcd_dp:f|reg_par_8bit_load:d3|reg_out[3] ; clk          ; clk         ; 0.000        ; 0.054      ; 0.906      ;
; 0.717 ; gcd_dp:f|reg_par_8bit_load:d3|reg_out[7] ; gcd_fsm:f1|current_state.s7              ; clk          ; clk         ; 0.000        ; 0.382      ; 1.243      ;
; 0.725 ; gcd_dp:f|reg_par_8bit_load:d3|reg_out[7] ; gcd_fsm:f1|current_state.s6              ; clk          ; clk         ; 0.000        ; 0.382      ; 1.251      ;
; 0.754 ; gcd_fsm:f1|current_state.s4              ; gcd_fsm:f1|current_state.s5              ; clk          ; clk         ; 0.000        ; 0.056      ; 0.954      ;
; 0.755 ; gcd_fsm:f1|current_state.s4              ; gcd_fsm:f1|current_state.s9              ; clk          ; clk         ; 0.000        ; 0.056      ; 0.955      ;
; 0.762 ; gcd_dp:f|reg_par_8bit_load:d3|reg_out[3] ; gcd_dp:f|reg_par_8bit_load:d3|reg_out[4] ; clk          ; clk         ; 0.000        ; 0.055      ; 0.961      ;
; 0.764 ; gcd_dp:f|reg_par_8bit_load:d3|reg_out[5] ; gcd_dp:f|reg_par_8bit_load:d3|reg_out[6] ; clk          ; clk         ; 0.000        ; 0.055      ; 0.963      ;
; 0.770 ; gcd_dp:f|reg_par_8bit_load:d3|reg_out[6] ; gcd_dp:f|reg_par_8bit_load:d3|reg_out[7] ; clk          ; clk         ; 0.000        ; 0.055      ; 0.969      ;
; 0.771 ; gcd_dp:f|reg_par_8bit_load:d2|reg_out[1] ; gcd_dp:f|reg_par_8bit_load:d2|reg_out[2] ; clk          ; clk         ; 0.000        ; 0.054      ; 0.969      ;
; 0.774 ; gcd_dp:f|reg_par_8bit_load:d2|reg_out[4] ; gcd_dp:f|reg_par_8bit_load:d2|reg_out[5] ; clk          ; clk         ; 0.000        ; 0.054      ; 0.972      ;
; 0.775 ; gcd_dp:f|reg_par_8bit_load:d2|reg_out[0] ; gcd_dp:f|reg_par_8bit_load:d2|reg_out[1] ; clk          ; clk         ; 0.000        ; 0.054      ; 0.973      ;
; 0.781 ; gcd_dp:f|reg_par_8bit_load:d2|reg_out[3] ; gcd_dp:f|reg_par_8bit_load:d2|reg_out[4] ; clk          ; clk         ; 0.000        ; 0.054      ; 0.979      ;
; 0.781 ; gcd_dp:f|reg_par_8bit_load:d2|reg_out[4] ; gcd_dp:f|reg_par_8bit_load:d2|reg_out[6] ; clk          ; clk         ; 0.000        ; 0.054      ; 0.979      ;
; 0.782 ; gcd_dp:f|reg_par_8bit_load:d2|reg_out[0] ; gcd_dp:f|reg_par_8bit_load:d2|reg_out[2] ; clk          ; clk         ; 0.000        ; 0.054      ; 0.980      ;
; 0.784 ; gcd_dp:f|reg_par_8bit_load:d2|reg_out[6] ; gcd_dp:f|reg_par_8bit_load:d2|reg_out[7] ; clk          ; clk         ; 0.000        ; 0.054      ; 0.982      ;
; 0.784 ; gcd_dp:f|reg_par_8bit_load:d2|reg_out[5] ; gcd_dp:f|reg_par_8bit_load:d2|reg_out[6] ; clk          ; clk         ; 0.000        ; 0.054      ; 0.982      ;
; 0.786 ; gcd_dp:f|reg_par_8bit_load:d3|reg_out[0] ; gcd_dp:f|reg_par_8bit_load:d3|reg_out[1] ; clk          ; clk         ; 0.000        ; 0.055      ; 0.985      ;
; 0.788 ; gcd_dp:f|reg_par_8bit_load:d2|reg_out[2] ; gcd_dp:f|reg_par_8bit_load:d2|reg_out[3] ; clk          ; clk         ; 0.000        ; 0.054      ; 0.986      ;
; 0.793 ; gcd_dp:f|reg_par_8bit_load:d3|reg_out[0] ; gcd_dp:f|reg_par_8bit_load:d3|reg_out[2] ; clk          ; clk         ; 0.000        ; 0.055      ; 0.992      ;
; 0.795 ; gcd_dp:f|reg_par_8bit_load:d2|reg_out[2] ; gcd_dp:f|reg_par_8bit_load:d2|reg_out[4] ; clk          ; clk         ; 0.000        ; 0.054      ; 0.993      ;
; 0.830 ; gcd_fsm:f1|current_state.s9              ; gcd_dp:f|reg_par_8bit_load:d4|reg_out[3] ; clk          ; clk         ; 0.000        ; 0.055      ; 1.029      ;
; 0.830 ; gcd_fsm:f1|current_state.s9              ; gcd_dp:f|reg_par_8bit_load:d4|reg_out[7] ; clk          ; clk         ; 0.000        ; 0.055      ; 1.029      ;
; 0.830 ; gcd_fsm:f1|current_state.s9              ; gcd_dp:f|reg_par_8bit_load:d4|reg_out[6] ; clk          ; clk         ; 0.000        ; 0.055      ; 1.029      ;
; 0.830 ; gcd_fsm:f1|current_state.s9              ; gcd_dp:f|reg_par_8bit_load:d4|reg_out[5] ; clk          ; clk         ; 0.000        ; 0.055      ; 1.029      ;
; 0.830 ; gcd_fsm:f1|current_state.s9              ; gcd_dp:f|reg_par_8bit_load:d4|reg_out[4] ; clk          ; clk         ; 0.000        ; 0.055      ; 1.029      ;
; 0.830 ; gcd_fsm:f1|current_state.s9              ; gcd_dp:f|reg_par_8bit_load:d4|reg_out[2] ; clk          ; clk         ; 0.000        ; 0.055      ; 1.029      ;
; 0.838 ; gcd_dp:f|reg_par_8bit_load:d3|reg_out[3] ; gcd_dp:f|reg_par_8bit_load:d2|reg_out[3] ; clk          ; clk         ; 0.000        ; 0.055      ; 1.037      ;
; 0.838 ; gcd_dp:f|reg_par_8bit_load:d3|reg_out[0] ; gcd_dp:f|reg_par_8bit_load:d2|reg_out[0] ; clk          ; clk         ; 0.000        ; 0.055      ; 1.037      ;
; 0.851 ; gcd_dp:f|reg_par_8bit_load:d3|reg_out[3] ; gcd_dp:f|reg_par_8bit_load:d3|reg_out[5] ; clk          ; clk         ; 0.000        ; 0.055      ; 1.050      ;
; 0.853 ; gcd_dp:f|reg_par_8bit_load:d3|reg_out[5] ; gcd_dp:f|reg_par_8bit_load:d3|reg_out[7] ; clk          ; clk         ; 0.000        ; 0.055      ; 1.052      ;
; 0.858 ; gcd_dp:f|reg_par_8bit_load:d3|reg_out[3] ; gcd_dp:f|reg_par_8bit_load:d3|reg_out[6] ; clk          ; clk         ; 0.000        ; 0.055      ; 1.057      ;
; 0.860 ; gcd_dp:f|reg_par_8bit_load:d2|reg_out[1] ; gcd_dp:f|reg_par_8bit_load:d2|reg_out[3] ; clk          ; clk         ; 0.000        ; 0.054      ; 1.058      ;
; 0.866 ; gcd_fsm:f1|current_state.s7              ; gcd_fsm:f1|current_state.s8              ; clk          ; clk         ; 0.000        ; -0.260     ; 0.750      ;
; 0.867 ; gcd_dp:f|reg_par_8bit_load:d2|reg_out[1] ; gcd_dp:f|reg_par_8bit_load:d2|reg_out[4] ; clk          ; clk         ; 0.000        ; 0.054      ; 1.065      ;
; 0.870 ; gcd_dp:f|reg_par_8bit_load:d2|reg_out[3] ; gcd_dp:f|reg_par_8bit_load:d2|reg_out[5] ; clk          ; clk         ; 0.000        ; 0.054      ; 1.068      ;
; 0.870 ; gcd_dp:f|reg_par_8bit_load:d2|reg_out[4] ; gcd_dp:f|reg_par_8bit_load:d2|reg_out[7] ; clk          ; clk         ; 0.000        ; 0.054      ; 1.068      ;
; 0.871 ; gcd_dp:f|reg_par_8bit_load:d2|reg_out[0] ; gcd_dp:f|reg_par_8bit_load:d2|reg_out[3] ; clk          ; clk         ; 0.000        ; 0.054      ; 1.069      ;
; 0.873 ; gcd_dp:f|reg_par_8bit_load:d2|reg_out[5] ; gcd_dp:f|reg_par_8bit_load:d2|reg_out[7] ; clk          ; clk         ; 0.000        ; 0.054      ; 1.071      ;
; 0.876 ; gcd_dp:f|reg_par_8bit_load:d2|reg_out[7] ; gcd_fsm:f1|current_state.s7              ; clk          ; clk         ; 0.000        ; 0.381      ; 1.401      ;
; 0.877 ; gcd_dp:f|reg_par_8bit_load:d2|reg_out[3] ; gcd_dp:f|reg_par_8bit_load:d2|reg_out[6] ; clk          ; clk         ; 0.000        ; 0.054      ; 1.075      ;
; 0.878 ; gcd_dp:f|reg_par_8bit_load:d3|reg_out[2] ; gcd_dp:f|reg_par_8bit_load:d2|reg_out[3] ; clk          ; clk         ; 0.000        ; 0.055      ; 1.077      ;
; 0.878 ; gcd_dp:f|reg_par_8bit_load:d2|reg_out[0] ; gcd_dp:f|reg_par_8bit_load:d2|reg_out[4] ; clk          ; clk         ; 0.000        ; 0.054      ; 1.076      ;
; 0.882 ; gcd_dp:f|reg_par_8bit_load:d3|reg_out[0] ; gcd_dp:f|reg_par_8bit_load:d3|reg_out[3] ; clk          ; clk         ; 0.000        ; 0.055      ; 1.081      ;
; 0.884 ; gcd_dp:f|reg_par_8bit_load:d2|reg_out[2] ; gcd_dp:f|reg_par_8bit_load:d2|reg_out[5] ; clk          ; clk         ; 0.000        ; 0.054      ; 1.082      ;
; 0.888 ; gcd_dp:f|reg_par_8bit_load:d3|reg_out[4] ; gcd_dp:f|reg_par_8bit_load:d2|reg_out[5] ; clk          ; clk         ; 0.000        ; 0.055      ; 1.087      ;
; 0.889 ; gcd_dp:f|reg_par_8bit_load:d3|reg_out[0] ; gcd_dp:f|reg_par_8bit_load:d3|reg_out[4] ; clk          ; clk         ; 0.000        ; 0.055      ; 1.088      ;
; 0.889 ; gcd_dp:f|reg_par_8bit_load:d3|reg_out[2] ; gcd_dp:f|reg_par_8bit_load:d3|reg_out[3] ; clk          ; clk         ; 0.000        ; 0.055      ; 1.088      ;
; 0.891 ; gcd_dp:f|reg_par_8bit_load:d2|reg_out[7] ; gcd_fsm:f1|current_state.s6              ; clk          ; clk         ; 0.000        ; 0.381      ; 1.416      ;
; 0.891 ; gcd_dp:f|reg_par_8bit_load:d2|reg_out[2] ; gcd_dp:f|reg_par_8bit_load:d2|reg_out[6] ; clk          ; clk         ; 0.000        ; 0.054      ; 1.089      ;
; 0.896 ; gcd_dp:f|reg_par_8bit_load:d3|reg_out[4] ; gcd_dp:f|reg_par_8bit_load:d3|reg_out[5] ; clk          ; clk         ; 0.000        ; 0.055      ; 1.095      ;
; 0.896 ; gcd_dp:f|reg_par_8bit_load:d3|reg_out[2] ; gcd_dp:f|reg_par_8bit_load:d3|reg_out[4] ; clk          ; clk         ; 0.000        ; 0.055      ; 1.095      ;
; 0.900 ; gcd_dp:f|reg_par_8bit_load:d2|reg_out[0] ; gcd_dp:f|reg_par_8bit_load:d3|reg_out[1] ; clk          ; clk         ; 0.000        ; 0.054      ; 1.098      ;
+-------+------------------------------------------+------------------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+------------------------------------+
; Fast 1200mV 0C Model Setup Summary ;
+-------+--------+-------------------+
; Clock ; Slack  ; End Point TNS     ;
+-------+--------+-------------------+
; clk   ; -0.303 ; -3.795            ;
+-------+--------+-------------------+


+-----------------------------------+
; Fast 1200mV 0C Model Hold Summary ;
+-------+-------+-------------------+
; Clock ; Slack ; End Point TNS     ;
+-------+-------+-------------------+
; clk   ; 0.177 ; 0.000             ;
+-------+-------+-------------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary ;
+-------+--------+---------------------------------+
; Clock ; Slack  ; End Point TNS                   ;
+-------+--------+---------------------------------+
; clk   ; -3.000 ; -40.029                         ;
+-------+--------+---------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clk'                                                                                                                                  ;
+--------+------------------------------------------+------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                ; To Node                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------+------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.303 ; gcd_dp:f|reg_par_8bit_load:d2|reg_out[0] ; gcd_fsm:f1|current_state.s7              ; clk          ; clk         ; 1.000        ; 0.153      ; 1.443      ;
; -0.293 ; gcd_dp:f|reg_par_8bit_load:d2|reg_out[0] ; gcd_fsm:f1|current_state.s6              ; clk          ; clk         ; 1.000        ; 0.153      ; 1.433      ;
; -0.291 ; gcd_dp:f|reg_par_8bit_load:d3|reg_out[1] ; gcd_fsm:f1|current_state.s6              ; clk          ; clk         ; 1.000        ; 0.153      ; 1.431      ;
; -0.279 ; gcd_dp:f|reg_par_8bit_load:d3|reg_out[0] ; gcd_dp:f|reg_par_8bit_load:d2|reg_out[7] ; clk          ; clk         ; 1.000        ; -0.036     ; 1.230      ;
; -0.266 ; gcd_dp:f|reg_par_8bit_load:d3|reg_out[1] ; gcd_fsm:f1|current_state.s7              ; clk          ; clk         ; 1.000        ; 0.153      ; 1.406      ;
; -0.249 ; gcd_dp:f|reg_par_8bit_load:d2|reg_out[2] ; gcd_fsm:f1|current_state.s7              ; clk          ; clk         ; 1.000        ; 0.153      ; 1.389      ;
; -0.239 ; gcd_dp:f|reg_par_8bit_load:d2|reg_out[2] ; gcd_fsm:f1|current_state.s6              ; clk          ; clk         ; 1.000        ; 0.153      ; 1.379      ;
; -0.224 ; gcd_fsm:f1|current_state.s7              ; gcd_dp:f|reg_par_8bit_load:d2|reg_out[3] ; clk          ; clk         ; 1.000        ; -0.233     ; 0.978      ;
; -0.224 ; gcd_fsm:f1|current_state.s7              ; gcd_dp:f|reg_par_8bit_load:d2|reg_out[4] ; clk          ; clk         ; 1.000        ; -0.233     ; 0.978      ;
; -0.224 ; gcd_fsm:f1|current_state.s7              ; gcd_dp:f|reg_par_8bit_load:d2|reg_out[5] ; clk          ; clk         ; 1.000        ; -0.233     ; 0.978      ;
; -0.224 ; gcd_fsm:f1|current_state.s7              ; gcd_dp:f|reg_par_8bit_load:d2|reg_out[6] ; clk          ; clk         ; 1.000        ; -0.233     ; 0.978      ;
; -0.224 ; gcd_fsm:f1|current_state.s7              ; gcd_dp:f|reg_par_8bit_load:d2|reg_out[7] ; clk          ; clk         ; 1.000        ; -0.233     ; 0.978      ;
; -0.224 ; gcd_fsm:f1|current_state.s7              ; gcd_dp:f|reg_par_8bit_load:d2|reg_out[2] ; clk          ; clk         ; 1.000        ; -0.233     ; 0.978      ;
; -0.224 ; gcd_fsm:f1|current_state.s7              ; gcd_dp:f|reg_par_8bit_load:d2|reg_out[1] ; clk          ; clk         ; 1.000        ; -0.233     ; 0.978      ;
; -0.224 ; gcd_fsm:f1|current_state.s7              ; gcd_dp:f|reg_par_8bit_load:d2|reg_out[0] ; clk          ; clk         ; 1.000        ; -0.233     ; 0.978      ;
; -0.221 ; gcd_dp:f|reg_par_8bit_load:d3|reg_out[4] ; gcd_fsm:f1|current_state.s9              ; clk          ; clk         ; 1.000        ; -0.036     ; 1.172      ;
; -0.215 ; gcd_dp:f|reg_par_8bit_load:d3|reg_out[4] ; gcd_fsm:f1|current_state.s5              ; clk          ; clk         ; 1.000        ; -0.036     ; 1.166      ;
; -0.215 ; gcd_dp:f|reg_par_8bit_load:d3|reg_out[0] ; gcd_dp:f|reg_par_8bit_load:d2|reg_out[6] ; clk          ; clk         ; 1.000        ; -0.036     ; 1.166      ;
; -0.211 ; gcd_dp:f|reg_par_8bit_load:d3|reg_out[0] ; gcd_dp:f|reg_par_8bit_load:d2|reg_out[5] ; clk          ; clk         ; 1.000        ; -0.036     ; 1.162      ;
; -0.206 ; gcd_dp:f|reg_par_8bit_load:d2|reg_out[1] ; gcd_fsm:f1|current_state.s6              ; clk          ; clk         ; 1.000        ; 0.153      ; 1.346      ;
; -0.204 ; gcd_dp:f|reg_par_8bit_load:d2|reg_out[1] ; gcd_fsm:f1|current_state.s7              ; clk          ; clk         ; 1.000        ; 0.153      ; 1.344      ;
; -0.189 ; gcd_dp:f|reg_par_8bit_load:d2|reg_out[4] ; gcd_fsm:f1|current_state.s7              ; clk          ; clk         ; 1.000        ; 0.153      ; 1.329      ;
; -0.185 ; gcd_dp:f|reg_par_8bit_load:d3|reg_out[7] ; gcd_fsm:f1|current_state.s9              ; clk          ; clk         ; 1.000        ; -0.036     ; 1.136      ;
; -0.179 ; gcd_dp:f|reg_par_8bit_load:d2|reg_out[4] ; gcd_fsm:f1|current_state.s6              ; clk          ; clk         ; 1.000        ; 0.153      ; 1.319      ;
; -0.179 ; gcd_dp:f|reg_par_8bit_load:d3|reg_out[7] ; gcd_fsm:f1|current_state.s5              ; clk          ; clk         ; 1.000        ; -0.036     ; 1.130      ;
; -0.173 ; gcd_dp:f|reg_par_8bit_load:d2|reg_out[0] ; gcd_dp:f|reg_par_8bit_load:d3|reg_out[7] ; clk          ; clk         ; 1.000        ; -0.036     ; 1.124      ;
; -0.171 ; gcd_dp:f|reg_par_8bit_load:d3|reg_out[0] ; gcd_fsm:f1|current_state.s9              ; clk          ; clk         ; 1.000        ; -0.036     ; 1.122      ;
; -0.165 ; gcd_dp:f|reg_par_8bit_load:d3|reg_out[0] ; gcd_fsm:f1|current_state.s5              ; clk          ; clk         ; 1.000        ; -0.036     ; 1.116      ;
; -0.164 ; gcd_dp:f|reg_par_8bit_load:d3|reg_out[0] ; gcd_fsm:f1|current_state.s6              ; clk          ; clk         ; 1.000        ; 0.153      ; 1.304      ;
; -0.159 ; gcd_dp:f|reg_par_8bit_load:d3|reg_out[0] ; gcd_fsm:f1|current_state.s7              ; clk          ; clk         ; 1.000        ; 0.153      ; 1.299      ;
; -0.158 ; gcd_dp:f|reg_par_8bit_load:d2|reg_out[0] ; gcd_fsm:f1|current_state.s9              ; clk          ; clk         ; 1.000        ; -0.036     ; 1.109      ;
; -0.157 ; gcd_dp:f|reg_par_8bit_load:d3|reg_out[2] ; gcd_fsm:f1|current_state.s6              ; clk          ; clk         ; 1.000        ; 0.153      ; 1.297      ;
; -0.152 ; gcd_dp:f|reg_par_8bit_load:d2|reg_out[5] ; gcd_fsm:f1|current_state.s9              ; clk          ; clk         ; 1.000        ; -0.036     ; 1.103      ;
; -0.152 ; gcd_dp:f|reg_par_8bit_load:d2|reg_out[0] ; gcd_fsm:f1|current_state.s5              ; clk          ; clk         ; 1.000        ; -0.036     ; 1.103      ;
; -0.151 ; gcd_dp:f|reg_par_8bit_load:d2|reg_out[3] ; gcd_fsm:f1|current_state.s6              ; clk          ; clk         ; 1.000        ; 0.153      ; 1.291      ;
; -0.150 ; gcd_dp:f|reg_par_8bit_load:d2|reg_out[1] ; gcd_fsm:f1|current_state.s9              ; clk          ; clk         ; 1.000        ; -0.036     ; 1.101      ;
; -0.149 ; gcd_dp:f|reg_par_8bit_load:d2|reg_out[3] ; gcd_fsm:f1|current_state.s7              ; clk          ; clk         ; 1.000        ; 0.153      ; 1.289      ;
; -0.147 ; gcd_dp:f|reg_par_8bit_load:d3|reg_out[0] ; gcd_dp:f|reg_par_8bit_load:d2|reg_out[4] ; clk          ; clk         ; 1.000        ; -0.036     ; 1.098      ;
; -0.146 ; gcd_dp:f|reg_par_8bit_load:d2|reg_out[5] ; gcd_fsm:f1|current_state.s5              ; clk          ; clk         ; 1.000        ; -0.036     ; 1.097      ;
; -0.144 ; gcd_dp:f|reg_par_8bit_load:d2|reg_out[1] ; gcd_fsm:f1|current_state.s5              ; clk          ; clk         ; 1.000        ; -0.036     ; 1.095      ;
; -0.143 ; gcd_dp:f|reg_par_8bit_load:d3|reg_out[0] ; gcd_dp:f|reg_par_8bit_load:d2|reg_out[3] ; clk          ; clk         ; 1.000        ; -0.036     ; 1.094      ;
; -0.140 ; gcd_dp:f|reg_par_8bit_load:d3|reg_out[2] ; gcd_fsm:f1|current_state.s7              ; clk          ; clk         ; 1.000        ; 0.153      ; 1.280      ;
; -0.131 ; gcd_dp:f|reg_par_8bit_load:d3|reg_out[3] ; gcd_fsm:f1|current_state.s9              ; clk          ; clk         ; 1.000        ; -0.036     ; 1.082      ;
; -0.129 ; gcd_dp:f|reg_par_8bit_load:d3|reg_out[3] ; gcd_fsm:f1|current_state.s6              ; clk          ; clk         ; 1.000        ; 0.153      ; 1.269      ;
; -0.126 ; gcd_dp:f|reg_par_8bit_load:d2|reg_out[6] ; gcd_fsm:f1|current_state.s7              ; clk          ; clk         ; 1.000        ; 0.153      ; 1.266      ;
; -0.125 ; gcd_dp:f|reg_par_8bit_load:d3|reg_out[3] ; gcd_fsm:f1|current_state.s5              ; clk          ; clk         ; 1.000        ; -0.036     ; 1.076      ;
; -0.123 ; gcd_dp:f|reg_par_8bit_load:d2|reg_out[7] ; gcd_fsm:f1|current_state.s9              ; clk          ; clk         ; 1.000        ; -0.036     ; 1.074      ;
; -0.122 ; gcd_dp:f|reg_par_8bit_load:d3|reg_out[1] ; gcd_dp:f|reg_par_8bit_load:d3|reg_out[7] ; clk          ; clk         ; 1.000        ; -0.036     ; 1.073      ;
; -0.119 ; gcd_dp:f|reg_par_8bit_load:d2|reg_out[2] ; gcd_dp:f|reg_par_8bit_load:d3|reg_out[7] ; clk          ; clk         ; 1.000        ; -0.036     ; 1.070      ;
; -0.118 ; gcd_dp:f|reg_par_8bit_load:d3|reg_out[1] ; gcd_dp:f|reg_par_8bit_load:d3|reg_out[6] ; clk          ; clk         ; 1.000        ; -0.036     ; 1.069      ;
; -0.117 ; gcd_dp:f|reg_par_8bit_load:d2|reg_out[7] ; gcd_fsm:f1|current_state.s5              ; clk          ; clk         ; 1.000        ; -0.036     ; 1.068      ;
; -0.116 ; gcd_dp:f|reg_par_8bit_load:d2|reg_out[6] ; gcd_fsm:f1|current_state.s6              ; clk          ; clk         ; 1.000        ; 0.153      ; 1.256      ;
; -0.109 ; gcd_dp:f|reg_par_8bit_load:d2|reg_out[0] ; gcd_dp:f|reg_par_8bit_load:d3|reg_out[6] ; clk          ; clk         ; 1.000        ; -0.036     ; 1.060      ;
; -0.106 ; gcd_dp:f|reg_par_8bit_load:d3|reg_out[2] ; gcd_fsm:f1|current_state.s9              ; clk          ; clk         ; 1.000        ; -0.036     ; 1.057      ;
; -0.105 ; gcd_dp:f|reg_par_8bit_load:d2|reg_out[0] ; gcd_dp:f|reg_par_8bit_load:d3|reg_out[5] ; clk          ; clk         ; 1.000        ; -0.036     ; 1.056      ;
; -0.105 ; gcd_dp:f|reg_par_8bit_load:d2|reg_out[6] ; gcd_fsm:f1|current_state.s9              ; clk          ; clk         ; 1.000        ; -0.036     ; 1.056      ;
; -0.104 ; gcd_fsm:f1|current_state.s6              ; gcd_dp:f|reg_par_8bit_load:d3|reg_out[1] ; clk          ; clk         ; 1.000        ; -0.233     ; 0.858      ;
; -0.104 ; gcd_fsm:f1|current_state.s6              ; gcd_dp:f|reg_par_8bit_load:d3|reg_out[2] ; clk          ; clk         ; 1.000        ; -0.233     ; 0.858      ;
; -0.104 ; gcd_fsm:f1|current_state.s6              ; gcd_dp:f|reg_par_8bit_load:d3|reg_out[3] ; clk          ; clk         ; 1.000        ; -0.233     ; 0.858      ;
; -0.104 ; gcd_fsm:f1|current_state.s6              ; gcd_dp:f|reg_par_8bit_load:d3|reg_out[4] ; clk          ; clk         ; 1.000        ; -0.233     ; 0.858      ;
; -0.104 ; gcd_fsm:f1|current_state.s6              ; gcd_dp:f|reg_par_8bit_load:d3|reg_out[5] ; clk          ; clk         ; 1.000        ; -0.233     ; 0.858      ;
; -0.104 ; gcd_fsm:f1|current_state.s6              ; gcd_dp:f|reg_par_8bit_load:d3|reg_out[6] ; clk          ; clk         ; 1.000        ; -0.233     ; 0.858      ;
; -0.104 ; gcd_fsm:f1|current_state.s6              ; gcd_dp:f|reg_par_8bit_load:d3|reg_out[7] ; clk          ; clk         ; 1.000        ; -0.233     ; 0.858      ;
; -0.104 ; gcd_fsm:f1|current_state.s6              ; gcd_dp:f|reg_par_8bit_load:d3|reg_out[0] ; clk          ; clk         ; 1.000        ; -0.233     ; 0.858      ;
; -0.104 ; gcd_dp:f|reg_par_8bit_load:d3|reg_out[3] ; gcd_fsm:f1|current_state.s7              ; clk          ; clk         ; 1.000        ; 0.153      ; 1.244      ;
; -0.101 ; gcd_dp:f|reg_par_8bit_load:d3|reg_out[3] ; gcd_dp:f|reg_par_8bit_load:d2|reg_out[7] ; clk          ; clk         ; 1.000        ; -0.036     ; 1.052      ;
; -0.100 ; gcd_dp:f|reg_par_8bit_load:d3|reg_out[2] ; gcd_fsm:f1|current_state.s5              ; clk          ; clk         ; 1.000        ; -0.036     ; 1.051      ;
; -0.099 ; gcd_dp:f|reg_par_8bit_load:d2|reg_out[6] ; gcd_fsm:f1|current_state.s5              ; clk          ; clk         ; 1.000        ; -0.036     ; 1.050      ;
; -0.098 ; gcd_dp:f|reg_par_8bit_load:d3|reg_out[2] ; gcd_dp:f|reg_par_8bit_load:d2|reg_out[7] ; clk          ; clk         ; 1.000        ; -0.036     ; 1.049      ;
; -0.092 ; gcd_dp:f|reg_par_8bit_load:d3|reg_out[1] ; gcd_fsm:f1|current_state.s9              ; clk          ; clk         ; 1.000        ; -0.036     ; 1.043      ;
; -0.091 ; gcd_dp:f|reg_par_8bit_load:d3|reg_out[4] ; gcd_fsm:f1|current_state.s6              ; clk          ; clk         ; 1.000        ; 0.153      ; 1.231      ;
; -0.090 ; gcd_dp:f|reg_par_8bit_load:d3|reg_out[5] ; gcd_fsm:f1|current_state.s9              ; clk          ; clk         ; 1.000        ; -0.036     ; 1.041      ;
; -0.086 ; gcd_dp:f|reg_par_8bit_load:d3|reg_out[1] ; gcd_fsm:f1|current_state.s5              ; clk          ; clk         ; 1.000        ; -0.036     ; 1.037      ;
; -0.084 ; gcd_dp:f|reg_par_8bit_load:d3|reg_out[5] ; gcd_fsm:f1|current_state.s5              ; clk          ; clk         ; 1.000        ; -0.036     ; 1.035      ;
; -0.081 ; gcd_dp:f|reg_par_8bit_load:d3|reg_out[4] ; gcd_fsm:f1|current_state.s7              ; clk          ; clk         ; 1.000        ; 0.153      ; 1.221      ;
; -0.081 ; gcd_fsm:f1|current_state.s3              ; gcd_dp:f|reg_par_8bit_load:d2|reg_out[3] ; clk          ; clk         ; 1.000        ; -0.036     ; 1.032      ;
; -0.081 ; gcd_fsm:f1|current_state.s3              ; gcd_dp:f|reg_par_8bit_load:d2|reg_out[4] ; clk          ; clk         ; 1.000        ; -0.036     ; 1.032      ;
; -0.081 ; gcd_fsm:f1|current_state.s3              ; gcd_dp:f|reg_par_8bit_load:d2|reg_out[5] ; clk          ; clk         ; 1.000        ; -0.036     ; 1.032      ;
; -0.081 ; gcd_fsm:f1|current_state.s3              ; gcd_dp:f|reg_par_8bit_load:d2|reg_out[6] ; clk          ; clk         ; 1.000        ; -0.036     ; 1.032      ;
; -0.081 ; gcd_fsm:f1|current_state.s3              ; gcd_dp:f|reg_par_8bit_load:d2|reg_out[7] ; clk          ; clk         ; 1.000        ; -0.036     ; 1.032      ;
; -0.081 ; gcd_fsm:f1|current_state.s3              ; gcd_dp:f|reg_par_8bit_load:d2|reg_out[2] ; clk          ; clk         ; 1.000        ; -0.036     ; 1.032      ;
; -0.081 ; gcd_fsm:f1|current_state.s3              ; gcd_dp:f|reg_par_8bit_load:d2|reg_out[1] ; clk          ; clk         ; 1.000        ; -0.036     ; 1.032      ;
; -0.081 ; gcd_fsm:f1|current_state.s3              ; gcd_dp:f|reg_par_8bit_load:d2|reg_out[0] ; clk          ; clk         ; 1.000        ; -0.036     ; 1.032      ;
; -0.079 ; gcd_dp:f|reg_par_8bit_load:d3|reg_out[0] ; gcd_dp:f|reg_par_8bit_load:d2|reg_out[2] ; clk          ; clk         ; 1.000        ; -0.036     ; 1.030      ;
; -0.078 ; gcd_dp:f|reg_par_8bit_load:d2|reg_out[4] ; gcd_fsm:f1|current_state.s9              ; clk          ; clk         ; 1.000        ; -0.036     ; 1.029      ;
; -0.075 ; gcd_dp:f|reg_par_8bit_load:d3|reg_out[0] ; gcd_dp:f|reg_par_8bit_load:d2|reg_out[1] ; clk          ; clk         ; 1.000        ; -0.036     ; 1.026      ;
; -0.074 ; gcd_dp:f|reg_par_8bit_load:d2|reg_out[1] ; gcd_dp:f|reg_par_8bit_load:d3|reg_out[7] ; clk          ; clk         ; 1.000        ; -0.036     ; 1.025      ;
; -0.072 ; gcd_dp:f|reg_par_8bit_load:d2|reg_out[4] ; gcd_fsm:f1|current_state.s5              ; clk          ; clk         ; 1.000        ; -0.036     ; 1.023      ;
; -0.065 ; gcd_dp:f|reg_par_8bit_load:d3|reg_out[1] ; gcd_dp:f|reg_par_8bit_load:d2|reg_out[7] ; clk          ; clk         ; 1.000        ; -0.036     ; 1.016      ;
; -0.064 ; gcd_dp:f|reg_par_8bit_load:d2|reg_out[5] ; gcd_fsm:f1|current_state.s6              ; clk          ; clk         ; 1.000        ; 0.153      ; 1.204      ;
; -0.063 ; gcd_dp:f|reg_par_8bit_load:d2|reg_out[5] ; gcd_fsm:f1|current_state.s7              ; clk          ; clk         ; 1.000        ; 0.153      ; 1.203      ;
; -0.061 ; gcd_dp:f|reg_par_8bit_load:d3|reg_out[5] ; gcd_fsm:f1|current_state.s6              ; clk          ; clk         ; 1.000        ; 0.153      ; 1.201      ;
; -0.060 ; gcd_dp:f|reg_par_8bit_load:d2|reg_out[4] ; gcd_dp:f|reg_par_8bit_load:d3|reg_out[7] ; clk          ; clk         ; 1.000        ; -0.036     ; 1.011      ;
; -0.059 ; gcd_dp:f|reg_par_8bit_load:d3|reg_out[3] ; gcd_dp:f|reg_par_8bit_load:d2|reg_out[6] ; clk          ; clk         ; 1.000        ; -0.036     ; 1.010      ;
; -0.055 ; gcd_dp:f|reg_par_8bit_load:d2|reg_out[2] ; gcd_dp:f|reg_par_8bit_load:d3|reg_out[6] ; clk          ; clk         ; 1.000        ; -0.036     ; 1.006      ;
; -0.054 ; gcd_dp:f|reg_par_8bit_load:d3|reg_out[1] ; gcd_dp:f|reg_par_8bit_load:d3|reg_out[5] ; clk          ; clk         ; 1.000        ; -0.036     ; 1.005      ;
; -0.051 ; gcd_dp:f|reg_par_8bit_load:d2|reg_out[2] ; gcd_fsm:f1|current_state.s9              ; clk          ; clk         ; 1.000        ; -0.036     ; 1.002      ;
; -0.051 ; gcd_dp:f|reg_par_8bit_load:d2|reg_out[2] ; gcd_dp:f|reg_par_8bit_load:d3|reg_out[5] ; clk          ; clk         ; 1.000        ; -0.036     ; 1.002      ;
; -0.050 ; gcd_dp:f|reg_par_8bit_load:d3|reg_out[1] ; gcd_dp:f|reg_par_8bit_load:d3|reg_out[4] ; clk          ; clk         ; 1.000        ; -0.036     ; 1.001      ;
; -0.045 ; gcd_dp:f|reg_par_8bit_load:d2|reg_out[2] ; gcd_fsm:f1|current_state.s5              ; clk          ; clk         ; 1.000        ; -0.036     ; 0.996      ;
+--------+------------------------------------------+------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clk'                                                                                                                                  ;
+-------+------------------------------------------+------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                ; To Node                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------+------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.177 ; gcd_fsm:f1|current_state.s5              ; gcd_fsm:f1|current_state.s6              ; clk          ; clk         ; 0.000        ; 0.233      ; 0.494      ;
; 0.178 ; gcd_fsm:f1|current_state.s5              ; gcd_fsm:f1|current_state.s7              ; clk          ; clk         ; 0.000        ; 0.233      ; 0.495      ;
; 0.193 ; gcd_fsm:f1|current_state.s8              ; gcd_fsm:f1|current_state.s4              ; clk          ; clk         ; 0.000        ; 0.037      ; 0.314      ;
; 0.196 ; gcd_fsm:f1|current_state.s0              ; gcd_fsm:f1|current_state.s1              ; clk          ; clk         ; 0.000        ; 0.037      ; 0.317      ;
; 0.217 ; gcd_dp:f|reg_par_8bit_load:d2|reg_out[0] ; gcd_dp:f|reg_par_8bit_load:d4|reg_out[0] ; clk          ; clk         ; 0.000        ; 0.036      ; 0.337      ;
; 0.221 ; gcd_dp:f|reg_par_8bit_load:d2|reg_out[7] ; gcd_dp:f|reg_par_8bit_load:d2|reg_out[7] ; clk          ; clk         ; 0.000        ; 0.036      ; 0.341      ;
; 0.256 ; gcd_fsm:f1|current_state.s1              ; gcd_fsm:f1|current_state.s3              ; clk          ; clk         ; 0.000        ; 0.037      ; 0.377      ;
; 0.257 ; gcd_fsm:f1|current_state.s1              ; gcd_fsm:f1|current_state.s2              ; clk          ; clk         ; 0.000        ; 0.037      ; 0.378      ;
; 0.268 ; gcd_fsm:f1|current_state.s3              ; gcd_fsm:f1|current_state.s4              ; clk          ; clk         ; 0.000        ; 0.037      ; 0.389      ;
; 0.276 ; gcd_dp:f|reg_par_8bit_load:d2|reg_out[1] ; gcd_dp:f|reg_par_8bit_load:d4|reg_out[1] ; clk          ; clk         ; 0.000        ; 0.036      ; 0.396      ;
; 0.285 ; gcd_fsm:f1|current_state.s9              ; gcd_fsm:f1|current_state.s10             ; clk          ; clk         ; 0.000        ; 0.036      ; 0.405      ;
; 0.286 ; gcd_dp:f|reg_par_8bit_load:d2|reg_out[6] ; gcd_dp:f|reg_par_8bit_load:d4|reg_out[6] ; clk          ; clk         ; 0.000        ; 0.036      ; 0.406      ;
; 0.290 ; gcd_dp:f|reg_par_8bit_load:d2|reg_out[3] ; gcd_dp:f|reg_par_8bit_load:d4|reg_out[3] ; clk          ; clk         ; 0.000        ; 0.036      ; 0.410      ;
; 0.290 ; gcd_dp:f|reg_par_8bit_load:d2|reg_out[2] ; gcd_dp:f|reg_par_8bit_load:d4|reg_out[2] ; clk          ; clk         ; 0.000        ; 0.036      ; 0.410      ;
; 0.291 ; gcd_dp:f|reg_par_8bit_load:d2|reg_out[7] ; gcd_dp:f|reg_par_8bit_load:d4|reg_out[7] ; clk          ; clk         ; 0.000        ; 0.036      ; 0.411      ;
; 0.295 ; gcd_fsm:f1|current_state.s2              ; gcd_fsm:f1|current_state.s1              ; clk          ; clk         ; 0.000        ; 0.037      ; 0.416      ;
; 0.310 ; gcd_dp:f|reg_par_8bit_load:d3|reg_out[3] ; gcd_dp:f|reg_par_8bit_load:d3|reg_out[3] ; clk          ; clk         ; 0.000        ; 0.036      ; 0.430      ;
; 0.310 ; gcd_dp:f|reg_par_8bit_load:d3|reg_out[5] ; gcd_dp:f|reg_par_8bit_load:d3|reg_out[5] ; clk          ; clk         ; 0.000        ; 0.036      ; 0.430      ;
; 0.311 ; gcd_dp:f|reg_par_8bit_load:d3|reg_out[6] ; gcd_dp:f|reg_par_8bit_load:d3|reg_out[6] ; clk          ; clk         ; 0.000        ; 0.036      ; 0.431      ;
; 0.311 ; gcd_dp:f|reg_par_8bit_load:d3|reg_out[7] ; gcd_dp:f|reg_par_8bit_load:d3|reg_out[7] ; clk          ; clk         ; 0.000        ; 0.036      ; 0.431      ;
; 0.312 ; gcd_dp:f|reg_par_8bit_load:d2|reg_out[4] ; gcd_dp:f|reg_par_8bit_load:d2|reg_out[4] ; clk          ; clk         ; 0.000        ; 0.036      ; 0.432      ;
; 0.316 ; gcd_dp:f|reg_par_8bit_load:d2|reg_out[1] ; gcd_dp:f|reg_par_8bit_load:d2|reg_out[1] ; clk          ; clk         ; 0.000        ; 0.036      ; 0.436      ;
; 0.319 ; gcd_dp:f|reg_par_8bit_load:d2|reg_out[6] ; gcd_dp:f|reg_par_8bit_load:d2|reg_out[6] ; clk          ; clk         ; 0.000        ; 0.036      ; 0.439      ;
; 0.321 ; gcd_dp:f|reg_par_8bit_load:d2|reg_out[3] ; gcd_dp:f|reg_par_8bit_load:d2|reg_out[3] ; clk          ; clk         ; 0.000        ; 0.036      ; 0.441      ;
; 0.321 ; gcd_dp:f|reg_par_8bit_load:d2|reg_out[0] ; gcd_dp:f|reg_par_8bit_load:d2|reg_out[0] ; clk          ; clk         ; 0.000        ; 0.036      ; 0.441      ;
; 0.322 ; gcd_dp:f|reg_par_8bit_load:d2|reg_out[5] ; gcd_dp:f|reg_par_8bit_load:d2|reg_out[5] ; clk          ; clk         ; 0.000        ; 0.036      ; 0.442      ;
; 0.323 ; gcd_dp:f|reg_par_8bit_load:d2|reg_out[2] ; gcd_dp:f|reg_par_8bit_load:d2|reg_out[2] ; clk          ; clk         ; 0.000        ; 0.036      ; 0.443      ;
; 0.327 ; gcd_dp:f|reg_par_8bit_load:d3|reg_out[0] ; gcd_dp:f|reg_par_8bit_load:d3|reg_out[0] ; clk          ; clk         ; 0.000        ; 0.036      ; 0.447      ;
; 0.344 ; gcd_dp:f|reg_par_8bit_load:d2|reg_out[5] ; gcd_dp:f|reg_par_8bit_load:d4|reg_out[5] ; clk          ; clk         ; 0.000        ; 0.036      ; 0.464      ;
; 0.369 ; gcd_dp:f|reg_par_8bit_load:d3|reg_out[2] ; gcd_dp:f|reg_par_8bit_load:d3|reg_out[2] ; clk          ; clk         ; 0.000        ; 0.036      ; 0.489      ;
; 0.370 ; gcd_dp:f|reg_par_8bit_load:d3|reg_out[2] ; gcd_dp:f|reg_par_8bit_load:d2|reg_out[2] ; clk          ; clk         ; 0.000        ; 0.036      ; 0.490      ;
; 0.371 ; gcd_dp:f|reg_par_8bit_load:d2|reg_out[4] ; gcd_dp:f|reg_par_8bit_load:d4|reg_out[4] ; clk          ; clk         ; 0.000        ; 0.036      ; 0.491      ;
; 0.377 ; gcd_dp:f|reg_par_8bit_load:d3|reg_out[4] ; gcd_dp:f|reg_par_8bit_load:d2|reg_out[4] ; clk          ; clk         ; 0.000        ; 0.036      ; 0.497      ;
; 0.378 ; gcd_dp:f|reg_par_8bit_load:d3|reg_out[7] ; gcd_dp:f|reg_par_8bit_load:d2|reg_out[7] ; clk          ; clk         ; 0.000        ; 0.036      ; 0.498      ;
; 0.379 ; gcd_dp:f|reg_par_8bit_load:d3|reg_out[4] ; gcd_dp:f|reg_par_8bit_load:d3|reg_out[4] ; clk          ; clk         ; 0.000        ; 0.036      ; 0.499      ;
; 0.381 ; gcd_fsm:f1|current_state.s10             ; gcd_fsm:f1|current_state.s0              ; clk          ; clk         ; 0.000        ; 0.036      ; 0.501      ;
; 0.386 ; gcd_dp:f|reg_par_8bit_load:d2|reg_out[0] ; gcd_dp:f|reg_par_8bit_load:d3|reg_out[0] ; clk          ; clk         ; 0.000        ; 0.036      ; 0.506      ;
; 0.390 ; gcd_dp:f|reg_par_8bit_load:d3|reg_out[1] ; gcd_dp:f|reg_par_8bit_load:d2|reg_out[1] ; clk          ; clk         ; 0.000        ; 0.036      ; 0.510      ;
; 0.391 ; gcd_dp:f|reg_par_8bit_load:d2|reg_out[5] ; gcd_dp:f|reg_par_8bit_load:d3|reg_out[5] ; clk          ; clk         ; 0.000        ; 0.036      ; 0.511      ;
; 0.392 ; gcd_dp:f|reg_par_8bit_load:d2|reg_out[7] ; gcd_dp:f|reg_par_8bit_load:d3|reg_out[7] ; clk          ; clk         ; 0.000        ; 0.036      ; 0.512      ;
; 0.392 ; gcd_dp:f|reg_par_8bit_load:d2|reg_out[2] ; gcd_dp:f|reg_par_8bit_load:d3|reg_out[2] ; clk          ; clk         ; 0.000        ; 0.036      ; 0.512      ;
; 0.393 ; gcd_dp:f|reg_par_8bit_load:d3|reg_out[5] ; gcd_dp:f|reg_par_8bit_load:d2|reg_out[5] ; clk          ; clk         ; 0.000        ; 0.036      ; 0.513      ;
; 0.394 ; gcd_dp:f|reg_par_8bit_load:d2|reg_out[1] ; gcd_dp:f|reg_par_8bit_load:d3|reg_out[1] ; clk          ; clk         ; 0.000        ; 0.036      ; 0.514      ;
; 0.394 ; gcd_dp:f|reg_par_8bit_load:d3|reg_out[6] ; gcd_dp:f|reg_par_8bit_load:d2|reg_out[6] ; clk          ; clk         ; 0.000        ; 0.036      ; 0.514      ;
; 0.395 ; gcd_dp:f|reg_par_8bit_load:d3|reg_out[1] ; gcd_dp:f|reg_par_8bit_load:d3|reg_out[1] ; clk          ; clk         ; 0.000        ; 0.036      ; 0.515      ;
; 0.399 ; gcd_fsm:f1|current_state.s6              ; gcd_fsm:f1|current_state.s8              ; clk          ; clk         ; 0.000        ; -0.153     ; 0.330      ;
; 0.399 ; gcd_dp:f|reg_par_8bit_load:d2|reg_out[4] ; gcd_dp:f|reg_par_8bit_load:d3|reg_out[4] ; clk          ; clk         ; 0.000        ; 0.036      ; 0.519      ;
; 0.407 ; gcd_dp:f|reg_par_8bit_load:d2|reg_out[3] ; gcd_dp:f|reg_par_8bit_load:d3|reg_out[3] ; clk          ; clk         ; 0.000        ; 0.036      ; 0.527      ;
; 0.408 ; gcd_dp:f|reg_par_8bit_load:d2|reg_out[6] ; gcd_dp:f|reg_par_8bit_load:d3|reg_out[6] ; clk          ; clk         ; 0.000        ; 0.036      ; 0.528      ;
; 0.418 ; gcd_dp:f|reg_par_8bit_load:d3|reg_out[7] ; gcd_fsm:f1|current_state.s6              ; clk          ; clk         ; 0.000        ; 0.233      ; 0.735      ;
; 0.420 ; gcd_dp:f|reg_par_8bit_load:d3|reg_out[7] ; gcd_fsm:f1|current_state.s7              ; clk          ; clk         ; 0.000        ; 0.233      ; 0.737      ;
; 0.430 ; gcd_fsm:f1|current_state.s4              ; gcd_fsm:f1|current_state.s5              ; clk          ; clk         ; 0.000        ; 0.037      ; 0.551      ;
; 0.432 ; gcd_fsm:f1|current_state.s4              ; gcd_fsm:f1|current_state.s9              ; clk          ; clk         ; 0.000        ; 0.037      ; 0.553      ;
; 0.459 ; gcd_dp:f|reg_par_8bit_load:d3|reg_out[5] ; gcd_dp:f|reg_par_8bit_load:d3|reg_out[6] ; clk          ; clk         ; 0.000        ; 0.036      ; 0.579      ;
; 0.459 ; gcd_dp:f|reg_par_8bit_load:d3|reg_out[3] ; gcd_dp:f|reg_par_8bit_load:d3|reg_out[4] ; clk          ; clk         ; 0.000        ; 0.036      ; 0.579      ;
; 0.465 ; gcd_dp:f|reg_par_8bit_load:d2|reg_out[1] ; gcd_dp:f|reg_par_8bit_load:d2|reg_out[2] ; clk          ; clk         ; 0.000        ; 0.036      ; 0.585      ;
; 0.469 ; gcd_dp:f|reg_par_8bit_load:d3|reg_out[6] ; gcd_dp:f|reg_par_8bit_load:d3|reg_out[7] ; clk          ; clk         ; 0.000        ; 0.036      ; 0.589      ;
; 0.470 ; gcd_dp:f|reg_par_8bit_load:d2|reg_out[3] ; gcd_dp:f|reg_par_8bit_load:d2|reg_out[4] ; clk          ; clk         ; 0.000        ; 0.036      ; 0.590      ;
; 0.470 ; gcd_dp:f|reg_par_8bit_load:d2|reg_out[4] ; gcd_dp:f|reg_par_8bit_load:d2|reg_out[5] ; clk          ; clk         ; 0.000        ; 0.036      ; 0.590      ;
; 0.471 ; gcd_dp:f|reg_par_8bit_load:d2|reg_out[5] ; gcd_dp:f|reg_par_8bit_load:d2|reg_out[6] ; clk          ; clk         ; 0.000        ; 0.036      ; 0.591      ;
; 0.473 ; gcd_dp:f|reg_par_8bit_load:d2|reg_out[0] ; gcd_dp:f|reg_par_8bit_load:d2|reg_out[1] ; clk          ; clk         ; 0.000        ; 0.036      ; 0.593      ;
; 0.473 ; gcd_dp:f|reg_par_8bit_load:d2|reg_out[4] ; gcd_dp:f|reg_par_8bit_load:d2|reg_out[6] ; clk          ; clk         ; 0.000        ; 0.036      ; 0.593      ;
; 0.476 ; gcd_dp:f|reg_par_8bit_load:d2|reg_out[0] ; gcd_dp:f|reg_par_8bit_load:d2|reg_out[2] ; clk          ; clk         ; 0.000        ; 0.036      ; 0.596      ;
; 0.477 ; gcd_dp:f|reg_par_8bit_load:d2|reg_out[6] ; gcd_dp:f|reg_par_8bit_load:d2|reg_out[7] ; clk          ; clk         ; 0.000        ; 0.036      ; 0.597      ;
; 0.480 ; gcd_dp:f|reg_par_8bit_load:d3|reg_out[0] ; gcd_dp:f|reg_par_8bit_load:d3|reg_out[1] ; clk          ; clk         ; 0.000        ; 0.036      ; 0.600      ;
; 0.481 ; gcd_dp:f|reg_par_8bit_load:d2|reg_out[2] ; gcd_dp:f|reg_par_8bit_load:d2|reg_out[3] ; clk          ; clk         ; 0.000        ; 0.036      ; 0.601      ;
; 0.483 ; gcd_dp:f|reg_par_8bit_load:d3|reg_out[3] ; gcd_dp:f|reg_par_8bit_load:d2|reg_out[3] ; clk          ; clk         ; 0.000        ; 0.036      ; 0.603      ;
; 0.483 ; gcd_dp:f|reg_par_8bit_load:d3|reg_out[0] ; gcd_dp:f|reg_par_8bit_load:d3|reg_out[2] ; clk          ; clk         ; 0.000        ; 0.036      ; 0.603      ;
; 0.484 ; gcd_dp:f|reg_par_8bit_load:d2|reg_out[2] ; gcd_dp:f|reg_par_8bit_load:d2|reg_out[4] ; clk          ; clk         ; 0.000        ; 0.036      ; 0.604      ;
; 0.485 ; gcd_dp:f|reg_par_8bit_load:d3|reg_out[0] ; gcd_dp:f|reg_par_8bit_load:d2|reg_out[0] ; clk          ; clk         ; 0.000        ; 0.036      ; 0.605      ;
; 0.499 ; gcd_fsm:f1|current_state.s9              ; gcd_dp:f|reg_par_8bit_load:d4|reg_out[3] ; clk          ; clk         ; 0.000        ; 0.036      ; 0.619      ;
; 0.499 ; gcd_fsm:f1|current_state.s9              ; gcd_dp:f|reg_par_8bit_load:d4|reg_out[7] ; clk          ; clk         ; 0.000        ; 0.036      ; 0.619      ;
; 0.499 ; gcd_fsm:f1|current_state.s9              ; gcd_dp:f|reg_par_8bit_load:d4|reg_out[6] ; clk          ; clk         ; 0.000        ; 0.036      ; 0.619      ;
; 0.499 ; gcd_fsm:f1|current_state.s9              ; gcd_dp:f|reg_par_8bit_load:d4|reg_out[5] ; clk          ; clk         ; 0.000        ; 0.036      ; 0.619      ;
; 0.499 ; gcd_fsm:f1|current_state.s9              ; gcd_dp:f|reg_par_8bit_load:d4|reg_out[4] ; clk          ; clk         ; 0.000        ; 0.036      ; 0.619      ;
; 0.499 ; gcd_fsm:f1|current_state.s9              ; gcd_dp:f|reg_par_8bit_load:d4|reg_out[2] ; clk          ; clk         ; 0.000        ; 0.036      ; 0.619      ;
; 0.518 ; gcd_fsm:f1|current_state.s7              ; gcd_fsm:f1|current_state.s8              ; clk          ; clk         ; 0.000        ; -0.153     ; 0.449      ;
; 0.518 ; gcd_dp:f|reg_par_8bit_load:d3|reg_out[2] ; gcd_dp:f|reg_par_8bit_load:d2|reg_out[3] ; clk          ; clk         ; 0.000        ; 0.036      ; 0.638      ;
; 0.522 ; gcd_dp:f|reg_par_8bit_load:d3|reg_out[3] ; gcd_dp:f|reg_par_8bit_load:d3|reg_out[5] ; clk          ; clk         ; 0.000        ; 0.036      ; 0.642      ;
; 0.522 ; gcd_dp:f|reg_par_8bit_load:d3|reg_out[5] ; gcd_dp:f|reg_par_8bit_load:d3|reg_out[7] ; clk          ; clk         ; 0.000        ; 0.036      ; 0.642      ;
; 0.525 ; gcd_dp:f|reg_par_8bit_load:d3|reg_out[3] ; gcd_dp:f|reg_par_8bit_load:d3|reg_out[6] ; clk          ; clk         ; 0.000        ; 0.036      ; 0.645      ;
; 0.525 ; gcd_dp:f|reg_par_8bit_load:d3|reg_out[4] ; gcd_dp:f|reg_par_8bit_load:d2|reg_out[5] ; clk          ; clk         ; 0.000        ; 0.036      ; 0.645      ;
; 0.527 ; gcd_dp:f|reg_par_8bit_load:d3|reg_out[2] ; gcd_dp:f|reg_par_8bit_load:d3|reg_out[3] ; clk          ; clk         ; 0.000        ; 0.036      ; 0.647      ;
; 0.528 ; gcd_dp:f|reg_par_8bit_load:d2|reg_out[1] ; gcd_dp:f|reg_par_8bit_load:d2|reg_out[3] ; clk          ; clk         ; 0.000        ; 0.036      ; 0.648      ;
; 0.528 ; gcd_dp:f|reg_par_8bit_load:d2|reg_out[7] ; gcd_fsm:f1|current_state.s7              ; clk          ; clk         ; 0.000        ; 0.233      ; 0.845      ;
; 0.528 ; gcd_dp:f|reg_par_8bit_load:d2|reg_out[0] ; gcd_dp:f|reg_par_8bit_load:d3|reg_out[1] ; clk          ; clk         ; 0.000        ; 0.036      ; 0.648      ;
; 0.530 ; gcd_dp:f|reg_par_8bit_load:d3|reg_out[2] ; gcd_dp:f|reg_par_8bit_load:d3|reg_out[4] ; clk          ; clk         ; 0.000        ; 0.036      ; 0.650      ;
; 0.531 ; gcd_dp:f|reg_par_8bit_load:d2|reg_out[1] ; gcd_dp:f|reg_par_8bit_load:d2|reg_out[4] ; clk          ; clk         ; 0.000        ; 0.036      ; 0.651      ;
; 0.533 ; gcd_dp:f|reg_par_8bit_load:d2|reg_out[3] ; gcd_dp:f|reg_par_8bit_load:d2|reg_out[5] ; clk          ; clk         ; 0.000        ; 0.036      ; 0.653      ;
; 0.534 ; gcd_dp:f|reg_par_8bit_load:d2|reg_out[5] ; gcd_dp:f|reg_par_8bit_load:d2|reg_out[7] ; clk          ; clk         ; 0.000        ; 0.036      ; 0.654      ;
; 0.536 ; gcd_dp:f|reg_par_8bit_load:d2|reg_out[3] ; gcd_dp:f|reg_par_8bit_load:d2|reg_out[6] ; clk          ; clk         ; 0.000        ; 0.036      ; 0.656      ;
; 0.536 ; gcd_dp:f|reg_par_8bit_load:d2|reg_out[4] ; gcd_dp:f|reg_par_8bit_load:d2|reg_out[7] ; clk          ; clk         ; 0.000        ; 0.036      ; 0.656      ;
; 0.537 ; gcd_dp:f|reg_par_8bit_load:d3|reg_out[4] ; gcd_dp:f|reg_par_8bit_load:d3|reg_out[5] ; clk          ; clk         ; 0.000        ; 0.036      ; 0.657      ;
; 0.539 ; gcd_dp:f|reg_par_8bit_load:d2|reg_out[0] ; gcd_dp:f|reg_par_8bit_load:d2|reg_out[3] ; clk          ; clk         ; 0.000        ; 0.036      ; 0.659      ;
; 0.540 ; gcd_dp:f|reg_par_8bit_load:d2|reg_out[2] ; gcd_dp:f|reg_par_8bit_load:d3|reg_out[3] ; clk          ; clk         ; 0.000        ; 0.036      ; 0.660      ;
; 0.540 ; gcd_dp:f|reg_par_8bit_load:d3|reg_out[4] ; gcd_dp:f|reg_par_8bit_load:d3|reg_out[6] ; clk          ; clk         ; 0.000        ; 0.036      ; 0.660      ;
; 0.542 ; gcd_dp:f|reg_par_8bit_load:d3|reg_out[6] ; gcd_dp:f|reg_par_8bit_load:d2|reg_out[7] ; clk          ; clk         ; 0.000        ; 0.036      ; 0.662      ;
; 0.542 ; gcd_dp:f|reg_par_8bit_load:d2|reg_out[0] ; gcd_dp:f|reg_par_8bit_load:d2|reg_out[4] ; clk          ; clk         ; 0.000        ; 0.036      ; 0.662      ;
; 0.544 ; gcd_dp:f|reg_par_8bit_load:d3|reg_out[1] ; gcd_dp:f|reg_par_8bit_load:d3|reg_out[2] ; clk          ; clk         ; 0.000        ; 0.036      ; 0.664      ;
; 0.546 ; gcd_dp:f|reg_par_8bit_load:d2|reg_out[7] ; gcd_fsm:f1|current_state.s6              ; clk          ; clk         ; 0.000        ; 0.233      ; 0.863      ;
+-------+------------------------------------------+------------------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+-------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                           ;
+------------------+---------+-------+----------+---------+---------------------+
; Clock            ; Setup   ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+---------+-------+----------+---------+---------------------+
; Worst-case Slack ; -1.334  ; 0.177 ; N/A      ; N/A     ; -3.000              ;
;  clk             ; -1.334  ; 0.177 ; N/A      ; N/A     ; -3.000              ;
; Design-wide TNS  ; -24.888 ; 0.0   ; 0.0      ; 0.0     ; -40.029             ;
;  clk             ; -24.888 ; 0.000 ; N/A      ; N/A     ; -40.029             ;
+------------------+---------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; d[0]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; d[1]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; d[2]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; d[3]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; d[4]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; d[5]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; d[6]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; d[7]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; clk                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; rst                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; x[0]                    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; x[1]                    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; x[2]                    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; x[3]                    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; x[4]                    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; x[5]                    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; x[6]                    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; x[7]                    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; y[0]                    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; go                      ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; y[1]                    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; y[3]                    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; y[2]                    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; y[5]                    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; y[4]                    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; y[7]                    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; y[6]                    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; d[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; d[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; d[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.39 V              ; -0.0265 V           ; 0.2 V                                ; 0.033 V                              ; 2.94e-10 s                  ; 3.12e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.39 V             ; -0.0265 V          ; 0.2 V                               ; 0.033 V                             ; 2.94e-10 s                 ; 3.12e-10 s                 ; Yes                       ; Yes                       ;
; d[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; d[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; d[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; d[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.39 V              ; -0.0265 V           ; 0.2 V                                ; 0.033 V                              ; 2.94e-10 s                  ; 3.12e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.39 V             ; -0.0265 V          ; 0.2 V                               ; 0.033 V                             ; 2.94e-10 s                 ; 3.12e-10 s                 ; Yes                       ; Yes                       ;
; d[7]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.45e-09 V                   ; 2.38 V              ; -0.0609 V           ; 0.148 V                              ; 0.095 V                              ; 2.82e-10 s                  ; 2.59e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.45e-09 V                  ; 2.38 V             ; -0.0609 V          ; 0.148 V                             ; 0.095 V                             ; 2.82e-10 s                 ; 2.59e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.61e-09 V                   ; 2.38 V              ; -0.00274 V          ; 0.141 V                              ; 0.006 V                              ; 4.7e-10 s                   ; 6.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 5.61e-09 V                  ; 2.38 V             ; -0.00274 V         ; 0.141 V                             ; 0.006 V                             ; 4.7e-10 s                  ; 6.02e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; d[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; d[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; d[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.36 V              ; -0.00476 V          ; 0.096 V                              ; 0.013 V                              ; 4.39e-10 s                  ; 4.15e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.36 V             ; -0.00476 V         ; 0.096 V                             ; 0.013 V                             ; 4.39e-10 s                 ; 4.15e-10 s                 ; Yes                       ; Yes                       ;
; d[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; d[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; d[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; d[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.36 V              ; -0.00476 V          ; 0.096 V                              ; 0.013 V                              ; 4.39e-10 s                  ; 4.15e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.36 V             ; -0.00476 V         ; 0.096 V                             ; 0.013 V                             ; 4.39e-10 s                 ; 4.15e-10 s                 ; Yes                       ; Yes                       ;
; d[7]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.74e-07 V                   ; 2.36 V              ; -0.0201 V           ; 0.072 V                              ; 0.033 V                              ; 4.04e-10 s                  ; 3.29e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 5.74e-07 V                  ; 2.36 V             ; -0.0201 V          ; 0.072 V                             ; 0.033 V                             ; 4.04e-10 s                 ; 3.29e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 9.45e-07 V                   ; 2.35 V              ; -0.00643 V          ; 0.081 V                              ; 0.031 V                              ; 5.31e-10 s                  ; 7.59e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 9.45e-07 V                  ; 2.35 V             ; -0.00643 V         ; 0.081 V                             ; 0.031 V                             ; 5.31e-10 s                 ; 7.59e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; d[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; d[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; d[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; d[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; d[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; d[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; d[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; d[7]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------+
; Setup Transfers                                                   ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; clk        ; clk      ; 286      ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Hold Transfers                                                    ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; clk        ; clk      ; 286      ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 18    ; 18   ;
; Unconstrained Input Port Paths  ; 53    ; 53   ;
; Unconstrained Output Ports      ; 8     ; 8    ;
; Unconstrained Output Port Paths ; 8     ; 8    ;
+---------------------------------+-------+------+


+-------------------------------------+
; Clock Status Summary                ;
+--------+-------+------+-------------+
; Target ; Clock ; Type ; Status      ;
+--------+-------+------+-------------+
; clk    ; clk   ; Base ; Constrained ;
+--------+-------+------+-------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; go         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rst        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; x[0]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; x[1]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; x[2]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; x[3]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; x[4]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; x[5]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; x[6]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; x[7]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; y[0]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; y[1]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; y[2]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; y[3]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; y[4]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; y[5]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; y[6]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; y[7]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; d[0]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; d[1]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; d[2]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; d[3]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; d[4]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; d[5]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; d[6]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; d[7]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; go         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rst        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; x[0]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; x[1]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; x[2]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; x[3]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; x[4]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; x[5]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; x[6]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; x[7]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; y[0]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; y[1]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; y[2]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; y[3]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; y[4]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; y[5]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; y[6]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; y[7]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; d[0]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; d[1]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; d[2]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; d[3]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; d[4]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; d[5]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; d[6]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; d[7]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Sun Jul 28 14:35:16 2019
Info: Command: quartus_sta GCD -c GCD
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'GCD.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name clk clk
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -1.334
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.334             -24.888 clk 
Info (332146): Worst-case hold slack is 0.354
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.354               0.000 clk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -38.000 clk 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -1.068
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.068             -19.267 clk 
Info (332146): Worst-case hold slack is 0.329
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.329               0.000 clk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -38.000 clk 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -0.303
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.303              -3.795 clk 
Info (332146): Worst-case hold slack is 0.177
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.177               0.000 clk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -40.029 clk 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 4773 megabytes
    Info: Processing ended: Sun Jul 28 14:35:19 2019
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:03


