Model Technology ModelSim DE vlog 10.7c Compiler 2018.08 Aug 17 2018
Start time: 20:44:18 on May 01,2020
vlog "+define+RANDSEED=3" -work __work alu.v and2.v and3.v branch_jump.v btr.v cache.v cache_controller.v cla_16b.v cla_4b.v clkrst.v control.v decode.v decode_forward.v dff.v execute.v extend.v fetch.v fetch_tb.v final_memory.v forward_unit.v four_bank_mem.v fullAdder_1b.v hazard_det.v l_rotate.v l_shift_log.v mem_system.v mem_system_hier.v mem_system_ins.v mem_system_perfbench.v mem_system_randbench.v mem_system_ref.v memc.v memory.v memory2c.v memory2c_align.v memv.v mux2_1.v mux2_1_N.v mux4_1.v mux4_1_16b.v nand2.v nand3.v nor2.v nor3.v not1.v or2.v or3.v pipe_EX_MEM.v pipe_ID_EX.v pipe_IF_ID.v pipe_MEM_WB.v proc.v proc_hier.v proc_hier_pbench.v r_rotate.v r_shift_arith.v r_shift_log.v regFile.v regFile_bypass.v reg_16b.v reg_8_16b.v shifter.v stallmem.v wb.v xor2.v xor3.v 
-- Compiling module alu
-- Compiling module and2
-- Compiling module and3
-- Compiling module branch_jump
-- Compiling module btr
-- Compiling module cache
-- Compiling module cache_controller
-- Compiling module cla_16b
-- Compiling module cla_4b
-- Compiling module clkrst
-- Compiling module control
-- Compiling module decode
-- Compiling module decode_forward
-- Compiling module dff
-- Compiling module execute
-- Compiling module extend
-- Compiling module fetch
-- Compiling module fetch_tb
-- Compiling module final_memory
-- Compiling module forward_unit
-- Compiling module four_bank_mem
-- Compiling module fullAdder_1b
-- Compiling module hazard_det
-- Compiling module l_rotate
-- Compiling module l_shift_log
-- Compiling module mem_system
-- Compiling module mem_system_hier
-- Compiling module mem_system_ins
-- Compiling module mem_system_perfbench
-- Compiling module mem_system_randbench
-- Compiling module mem_system_ref
-- Compiling module memc
-- Compiling module memory
-- Compiling module memory2c
-- Compiling module memory2c_align
-- Compiling module memv
-- Compiling module mux2_1
-- Compiling module mux2_1_N
-- Compiling module mux4_1
-- Compiling module mux4_1_16b
-- Compiling module nand2
-- Compiling module nand3
-- Compiling module nor2
-- Compiling module nor3
-- Compiling module not1
-- Compiling module or2
-- Compiling module or3
-- Compiling module pipe_EX_MEM
-- Compiling module pipe_ID_EX
-- Compiling module pipe_IF_ID
-- Compiling module pipe_MEM_WB
-- Compiling module proc
-- Compiling module proc_hier
-- Compiling module proc_hier_pbench
-- Compiling module r_rotate
-- Compiling module r_shift_arith
-- Compiling module r_shift_log
-- Compiling module regFile
-- Compiling module regFile_bypass
-- Compiling module reg_16b
-- Compiling module reg_8_16b
-- Compiling module shifter
-- Compiling module stallmem
-- Compiling module wb
-- Compiling module xor2
-- Compiling module xor3

Top level modules:
	fetch_tb
	mem_system_perfbench
	mem_system_randbench
	memory2c
	memory2c_align
	nand3
	proc_hier_pbench
	r_shift_arith
	stallmem
	xor2
End time: 20:44:18 on May 01,2020, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work 
# Start time: 20:44:19 on May 01,2020
# //  ModelSim DE 10.7c Aug 17 2018Linux 4.15.0-96-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.fetch
# Loading __work.cla_16b
# Loading __work.cla_4b
# Loading __work.nand2
# Loading __work.not1
# Loading __work.nor2
# Loading __work.and2
# Loading __work.or2
# Loading __work.and3
# Loading __work.or3
# Loading __work.fullAdder_1b
# Loading __work.xor3
# Loading __work.nor3
# Loading __work.mux2_1_N
# Loading __work.mux4_1_16b
# Loading __work.mux4_1
# Loading __work.mux2_1
# Loading __work.mem_system_ins
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.dff
# Loading __work.cache_controller
# Loading __work.pipe_IF_ID
# Loading __work.decode
# Loading __work.control
# Loading __work.regFile_bypass
# Loading __work.regFile
# Loading __work.reg_8_16b
# Loading __work.reg_16b
# Loading __work.decode_forward
# Loading __work.extend
# Loading __work.branch_jump
# Loading __work.hazard_det
# Loading __work.pipe_ID_EX
# Loading __work.execute
# Loading __work.alu
# Loading __work.shifter
# Loading __work.r_shift_log
# Loading __work.r_rotate
# Loading __work.l_shift_log
# Loading __work.l_rotate
# Loading __work.btr
# Loading __work.forward_unit
# Loading __work.pipe_EX_MEM
# Loading __work.memory
# Loading __work.mem_system
# Loading __work.pipe_MEM_WB
# Loading __work.wb
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 5405 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 20:44:19 on May 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2020/handouts/testprograms/public/inst_tests/add_1.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work 
# Start time: 20:44:21 on May 01,2020
# //  ModelSim DE 10.7c Aug 17 2018Linux 4.15.0-96-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.fetch
# Loading __work.cla_16b
# Loading __work.cla_4b
# Loading __work.nand2
# Loading __work.not1
# Loading __work.nor2
# Loading __work.and2
# Loading __work.or2
# Loading __work.and3
# Loading __work.or3
# Loading __work.fullAdder_1b
# Loading __work.xor3
# Loading __work.nor3
# Loading __work.mux2_1_N
# Loading __work.mux4_1_16b
# Loading __work.mux4_1
# Loading __work.mux2_1
# Loading __work.mem_system_ins
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.dff
# Loading __work.cache_controller
# Loading __work.pipe_IF_ID
# Loading __work.decode
# Loading __work.control
# Loading __work.regFile_bypass
# Loading __work.regFile
# Loading __work.reg_8_16b
# Loading __work.reg_16b
# Loading __work.decode_forward
# Loading __work.extend
# Loading __work.branch_jump
# Loading __work.hazard_det
# Loading __work.pipe_ID_EX
# Loading __work.execute
# Loading __work.alu
# Loading __work.shifter
# Loading __work.r_shift_log
# Loading __work.r_rotate
# Loading __work.l_shift_log
# Loading __work.l_rotate
# Loading __work.btr
# Loading __work.forward_unit
# Loading __work.pipe_EX_MEM
# Loading __work.memory
# Loading __work.mem_system
# Loading __work.pipe_MEM_WB
# Loading __work.wb
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 2505 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 20:44:21 on May 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2020/handouts/testprograms/public/inst_tests/add_2.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work 
# Start time: 20:44:23 on May 01,2020
# //  ModelSim DE 10.7c Aug 17 2018Linux 4.15.0-96-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.fetch
# Loading __work.cla_16b
# Loading __work.cla_4b
# Loading __work.nand2
# Loading __work.not1
# Loading __work.nor2
# Loading __work.and2
# Loading __work.or2
# Loading __work.and3
# Loading __work.or3
# Loading __work.fullAdder_1b
# Loading __work.xor3
# Loading __work.nor3
# Loading __work.mux2_1_N
# Loading __work.mux4_1_16b
# Loading __work.mux4_1
# Loading __work.mux2_1
# Loading __work.mem_system_ins
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.dff
# Loading __work.cache_controller
# Loading __work.pipe_IF_ID
# Loading __work.decode
# Loading __work.control
# Loading __work.regFile_bypass
# Loading __work.regFile
# Loading __work.reg_8_16b
# Loading __work.reg_16b
# Loading __work.decode_forward
# Loading __work.extend
# Loading __work.branch_jump
# Loading __work.hazard_det
# Loading __work.pipe_ID_EX
# Loading __work.execute
# Loading __work.alu
# Loading __work.shifter
# Loading __work.r_shift_log
# Loading __work.r_rotate
# Loading __work.l_shift_log
# Loading __work.l_rotate
# Loading __work.btr
# Loading __work.forward_unit
# Loading __work.pipe_EX_MEM
# Loading __work.memory
# Loading __work.mem_system
# Loading __work.pipe_MEM_WB
# Loading __work.wb
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 2505 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 20:44:23 on May 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2020/handouts/testprograms/public/inst_tests/addi_0.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work 
# Start time: 20:44:24 on May 01,2020
# //  ModelSim DE 10.7c Aug 17 2018Linux 4.15.0-96-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.fetch
# Loading __work.cla_16b
# Loading __work.cla_4b
# Loading __work.nand2
# Loading __work.not1
# Loading __work.nor2
# Loading __work.and2
# Loading __work.or2
# Loading __work.and3
# Loading __work.or3
# Loading __work.fullAdder_1b
# Loading __work.xor3
# Loading __work.nor3
# Loading __work.mux2_1_N
# Loading __work.mux4_1_16b
# Loading __work.mux4_1
# Loading __work.mux2_1
# Loading __work.mem_system_ins
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.dff
# Loading __work.cache_controller
# Loading __work.pipe_IF_ID
# Loading __work.decode
# Loading __work.control
# Loading __work.regFile_bypass
# Loading __work.regFile
# Loading __work.reg_8_16b
# Loading __work.reg_16b
# Loading __work.decode_forward
# Loading __work.extend
# Loading __work.branch_jump
# Loading __work.hazard_det
# Loading __work.pipe_ID_EX
# Loading __work.execute
# Loading __work.alu
# Loading __work.shifter
# Loading __work.r_shift_log
# Loading __work.r_rotate
# Loading __work.l_shift_log
# Loading __work.l_rotate
# Loading __work.btr
# Loading __work.forward_unit
# Loading __work.pipe_EX_MEM
# Loading __work.memory
# Loading __work.mem_system
# Loading __work.pipe_MEM_WB
# Loading __work.wb
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 2205 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 20:44:25 on May 01,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2020/handouts/testprograms/public/inst_tests/addi_1.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work 
# Start time: 20:44:26 on May 01,2020
# //  ModelSim DE 10.7c Aug 17 2018Linux 4.15.0-96-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.fetch
# Loading __work.cla_16b
# Loading __work.cla_4b
# Loading __work.nand2
# Loading __work.not1
# Loading __work.nor2
# Loading __work.and2
# Loading __work.or2
# Loading __work.and3
# Loading __work.or3
# Loading __work.fullAdder_1b
# Loading __work.xor3
# Loading __work.nor3
# Loading __work.mux2_1_N
# Loading __work.mux4_1_16b
# Loading __work.mux4_1
# Loading __work.mux2_1
# Loading __work.mem_system_ins
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.dff
# Loading __work.cache_controller
# Loading __work.pipe_IF_ID
# Loading __work.decode
# Loading __work.control
# Loading __work.regFile_bypass
# Loading __work.regFile
# Loading __work.reg_8_16b
# Loading __work.reg_16b
# Loading __work.decode_forward
# Loading __work.extend
# Loading __work.branch_jump
# Loading __work.hazard_det
# Loading __work.pipe_ID_EX
# Loading __work.execute
# Loading __work.alu
# Loading __work.shifter
# Loading __work.r_shift_log
# Loading __work.r_rotate
# Loading __work.l_shift_log
# Loading __work.l_rotate
# Loading __work.btr
# Loading __work.forward_unit
# Loading __work.pipe_EX_MEM
# Loading __work.memory
# Loading __work.mem_system
# Loading __work.pipe_MEM_WB
# Loading __work.wb
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 2205 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 20:44:27 on May 01,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2020/handouts/testprograms/public/inst_tests/addi_2.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work 
# Start time: 20:44:28 on May 01,2020
# //  ModelSim DE 10.7c Aug 17 2018Linux 4.15.0-96-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.fetch
# Loading __work.cla_16b
# Loading __work.cla_4b
# Loading __work.nand2
# Loading __work.not1
# Loading __work.nor2
# Loading __work.and2
# Loading __work.or2
# Loading __work.and3
# Loading __work.or3
# Loading __work.fullAdder_1b
# Loading __work.xor3
# Loading __work.nor3
# Loading __work.mux2_1_N
# Loading __work.mux4_1_16b
# Loading __work.mux4_1
# Loading __work.mux2_1
# Loading __work.mem_system_ins
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.dff
# Loading __work.cache_controller
# Loading __work.pipe_IF_ID
# Loading __work.decode
# Loading __work.control
# Loading __work.regFile_bypass
# Loading __work.regFile
# Loading __work.reg_8_16b
# Loading __work.reg_16b
# Loading __work.decode_forward
# Loading __work.extend
# Loading __work.branch_jump
# Loading __work.hazard_det
# Loading __work.pipe_ID_EX
# Loading __work.execute
# Loading __work.alu
# Loading __work.shifter
# Loading __work.r_shift_log
# Loading __work.r_rotate
# Loading __work.l_shift_log
# Loading __work.l_rotate
# Loading __work.btr
# Loading __work.forward_unit
# Loading __work.pipe_EX_MEM
# Loading __work.memory
# Loading __work.mem_system
# Loading __work.pipe_MEM_WB
# Loading __work.wb
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 2205 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 20:44:28 on May 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2020/handouts/testprograms/public/inst_tests/addi_3.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work 
# Start time: 20:44:30 on May 01,2020
# //  ModelSim DE 10.7c Aug 17 2018Linux 4.15.0-96-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.fetch
# Loading __work.cla_16b
# Loading __work.cla_4b
# Loading __work.nand2
# Loading __work.not1
# Loading __work.nor2
# Loading __work.and2
# Loading __work.or2
# Loading __work.and3
# Loading __work.or3
# Loading __work.fullAdder_1b
# Loading __work.xor3
# Loading __work.nor3
# Loading __work.mux2_1_N
# Loading __work.mux4_1_16b
# Loading __work.mux4_1
# Loading __work.mux2_1
# Loading __work.mem_system_ins
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.dff
# Loading __work.cache_controller
# Loading __work.pipe_IF_ID
# Loading __work.decode
# Loading __work.control
# Loading __work.regFile_bypass
# Loading __work.regFile
# Loading __work.reg_8_16b
# Loading __work.reg_16b
# Loading __work.decode_forward
# Loading __work.extend
# Loading __work.branch_jump
# Loading __work.hazard_det
# Loading __work.pipe_ID_EX
# Loading __work.execute
# Loading __work.alu
# Loading __work.shifter
# Loading __work.r_shift_log
# Loading __work.r_rotate
# Loading __work.l_shift_log
# Loading __work.l_rotate
# Loading __work.btr
# Loading __work.forward_unit
# Loading __work.pipe_EX_MEM
# Loading __work.memory
# Loading __work.mem_system
# Loading __work.pipe_MEM_WB
# Loading __work.wb
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 2505 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 20:44:30 on May 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2020/handouts/testprograms/public/inst_tests/andn_0.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work 
# Start time: 20:44:32 on May 01,2020
# //  ModelSim DE 10.7c Aug 17 2018Linux 4.15.0-96-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.fetch
# Loading __work.cla_16b
# Loading __work.cla_4b
# Loading __work.nand2
# Loading __work.not1
# Loading __work.nor2
# Loading __work.and2
# Loading __work.or2
# Loading __work.and3
# Loading __work.or3
# Loading __work.fullAdder_1b
# Loading __work.xor3
# Loading __work.nor3
# Loading __work.mux2_1_N
# Loading __work.mux4_1_16b
# Loading __work.mux4_1
# Loading __work.mux2_1
# Loading __work.mem_system_ins
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.dff
# Loading __work.cache_controller
# Loading __work.pipe_IF_ID
# Loading __work.decode
# Loading __work.control
# Loading __work.regFile_bypass
# Loading __work.regFile
# Loading __work.reg_8_16b
# Loading __work.reg_16b
# Loading __work.decode_forward
# Loading __work.extend
# Loading __work.branch_jump
# Loading __work.hazard_det
# Loading __work.pipe_ID_EX
# Loading __work.execute
# Loading __work.alu
# Loading __work.shifter
# Loading __work.r_shift_log
# Loading __work.r_rotate
# Loading __work.l_shift_log
# Loading __work.l_rotate
# Loading __work.btr
# Loading __work.forward_unit
# Loading __work.pipe_EX_MEM
# Loading __work.memory
# Loading __work.mem_system
# Loading __work.pipe_MEM_WB
# Loading __work.wb
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 3805 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 20:44:32 on May 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2020/handouts/testprograms/public/inst_tests/andn_1.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work 
# Start time: 20:44:33 on May 01,2020
# //  ModelSim DE 10.7c Aug 17 2018Linux 4.15.0-96-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.fetch
# Loading __work.cla_16b
# Loading __work.cla_4b
# Loading __work.nand2
# Loading __work.not1
# Loading __work.nor2
# Loading __work.and2
# Loading __work.or2
# Loading __work.and3
# Loading __work.or3
# Loading __work.fullAdder_1b
# Loading __work.xor3
# Loading __work.nor3
# Loading __work.mux2_1_N
# Loading __work.mux4_1_16b
# Loading __work.mux4_1
# Loading __work.mux2_1
# Loading __work.mem_system_ins
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.dff
# Loading __work.cache_controller
# Loading __work.pipe_IF_ID
# Loading __work.decode
# Loading __work.control
# Loading __work.regFile_bypass
# Loading __work.regFile
# Loading __work.reg_8_16b
# Loading __work.reg_16b
# Loading __work.decode_forward
# Loading __work.extend
# Loading __work.branch_jump
# Loading __work.hazard_det
# Loading __work.pipe_ID_EX
# Loading __work.execute
# Loading __work.alu
# Loading __work.shifter
# Loading __work.r_shift_log
# Loading __work.r_rotate
# Loading __work.l_shift_log
# Loading __work.l_rotate
# Loading __work.btr
# Loading __work.forward_unit
# Loading __work.pipe_EX_MEM
# Loading __work.memory
# Loading __work.mem_system
# Loading __work.pipe_MEM_WB
# Loading __work.wb
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 3805 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 20:44:34 on May 01,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2020/handouts/testprograms/public/inst_tests/andn_2.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work 
# Start time: 20:44:35 on May 01,2020
# //  ModelSim DE 10.7c Aug 17 2018Linux 4.15.0-96-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.fetch
# Loading __work.cla_16b
# Loading __work.cla_4b
# Loading __work.nand2
# Loading __work.not1
# Loading __work.nor2
# Loading __work.and2
# Loading __work.or2
# Loading __work.and3
# Loading __work.or3
# Loading __work.fullAdder_1b
# Loading __work.xor3
# Loading __work.nor3
# Loading __work.mux2_1_N
# Loading __work.mux4_1_16b
# Loading __work.mux4_1
# Loading __work.mux2_1
# Loading __work.mem_system_ins
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.dff
# Loading __work.cache_controller
# Loading __work.pipe_IF_ID
# Loading __work.decode
# Loading __work.control
# Loading __work.regFile_bypass
# Loading __work.regFile
# Loading __work.reg_8_16b
# Loading __work.reg_16b
# Loading __work.decode_forward
# Loading __work.extend
# Loading __work.branch_jump
# Loading __work.hazard_det
# Loading __work.pipe_ID_EX
# Loading __work.execute
# Loading __work.alu
# Loading __work.shifter
# Loading __work.r_shift_log
# Loading __work.r_rotate
# Loading __work.l_shift_log
# Loading __work.l_rotate
# Loading __work.btr
# Loading __work.forward_unit
# Loading __work.pipe_EX_MEM
# Loading __work.memory
# Loading __work.mem_system
# Loading __work.pipe_MEM_WB
# Loading __work.wb
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 2205 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 20:44:36 on May 01,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2020/handouts/testprograms/public/inst_tests/andni_0.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work 
# Start time: 20:44:37 on May 01,2020
# //  ModelSim DE 10.7c Aug 17 2018Linux 4.15.0-96-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.fetch
# Loading __work.cla_16b
# Loading __work.cla_4b
# Loading __work.nand2
# Loading __work.not1
# Loading __work.nor2
# Loading __work.and2
# Loading __work.or2
# Loading __work.and3
# Loading __work.or3
# Loading __work.fullAdder_1b
# Loading __work.xor3
# Loading __work.nor3
# Loading __work.mux2_1_N
# Loading __work.mux4_1_16b
# Loading __work.mux4_1
# Loading __work.mux2_1
# Loading __work.mem_system_ins
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.dff
# Loading __work.cache_controller
# Loading __work.pipe_IF_ID
# Loading __work.decode
# Loading __work.control
# Loading __work.regFile_bypass
# Loading __work.regFile
# Loading __work.reg_8_16b
# Loading __work.reg_16b
# Loading __work.decode_forward
# Loading __work.extend
# Loading __work.branch_jump
# Loading __work.hazard_det
# Loading __work.pipe_ID_EX
# Loading __work.execute
# Loading __work.alu
# Loading __work.shifter
# Loading __work.r_shift_log
# Loading __work.r_rotate
# Loading __work.l_shift_log
# Loading __work.l_rotate
# Loading __work.btr
# Loading __work.forward_unit
# Loading __work.pipe_EX_MEM
# Loading __work.memory
# Loading __work.mem_system
# Loading __work.pipe_MEM_WB
# Loading __work.wb
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 2205 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 20:44:38 on May 01,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2020/handouts/testprograms/public/inst_tests/andni_1.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work 
# Start time: 20:44:39 on May 01,2020
# //  ModelSim DE 10.7c Aug 17 2018Linux 4.15.0-96-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.fetch
# Loading __work.cla_16b
# Loading __work.cla_4b
# Loading __work.nand2
# Loading __work.not1
# Loading __work.nor2
# Loading __work.and2
# Loading __work.or2
# Loading __work.and3
# Loading __work.or3
# Loading __work.fullAdder_1b
# Loading __work.xor3
# Loading __work.nor3
# Loading __work.mux2_1_N
# Loading __work.mux4_1_16b
# Loading __work.mux4_1
# Loading __work.mux2_1
# Loading __work.mem_system_ins
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.dff
# Loading __work.cache_controller
# Loading __work.pipe_IF_ID
# Loading __work.decode
# Loading __work.control
# Loading __work.regFile_bypass
# Loading __work.regFile
# Loading __work.reg_8_16b
# Loading __work.reg_16b
# Loading __work.decode_forward
# Loading __work.extend
# Loading __work.branch_jump
# Loading __work.hazard_det
# Loading __work.pipe_ID_EX
# Loading __work.execute
# Loading __work.alu
# Loading __work.shifter
# Loading __work.r_shift_log
# Loading __work.r_rotate
# Loading __work.l_shift_log
# Loading __work.l_rotate
# Loading __work.btr
# Loading __work.forward_unit
# Loading __work.pipe_EX_MEM
# Loading __work.memory
# Loading __work.mem_system
# Loading __work.pipe_MEM_WB
# Loading __work.wb
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 2205 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 20:44:39 on May 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2020/handouts/testprograms/public/inst_tests/andni_2.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work 
# Start time: 20:44:41 on May 01,2020
# //  ModelSim DE 10.7c Aug 17 2018Linux 4.15.0-96-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.fetch
# Loading __work.cla_16b
# Loading __work.cla_4b
# Loading __work.nand2
# Loading __work.not1
# Loading __work.nor2
# Loading __work.and2
# Loading __work.or2
# Loading __work.and3
# Loading __work.or3
# Loading __work.fullAdder_1b
# Loading __work.xor3
# Loading __work.nor3
# Loading __work.mux2_1_N
# Loading __work.mux4_1_16b
# Loading __work.mux4_1
# Loading __work.mux2_1
# Loading __work.mem_system_ins
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.dff
# Loading __work.cache_controller
# Loading __work.pipe_IF_ID
# Loading __work.decode
# Loading __work.control
# Loading __work.regFile_bypass
# Loading __work.regFile
# Loading __work.reg_8_16b
# Loading __work.reg_16b
# Loading __work.decode_forward
# Loading __work.extend
# Loading __work.branch_jump
# Loading __work.hazard_det
# Loading __work.pipe_ID_EX
# Loading __work.execute
# Loading __work.alu
# Loading __work.shifter
# Loading __work.r_shift_log
# Loading __work.r_rotate
# Loading __work.l_shift_log
# Loading __work.l_rotate
# Loading __work.btr
# Loading __work.forward_unit
# Loading __work.pipe_EX_MEM
# Loading __work.memory
# Loading __work.mem_system
# Loading __work.pipe_MEM_WB
# Loading __work.wb
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 2205 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 20:44:41 on May 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2020/handouts/testprograms/public/inst_tests/andni_3.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work 
# Start time: 20:44:43 on May 01,2020
# //  ModelSim DE 10.7c Aug 17 2018Linux 4.15.0-96-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.fetch
# Loading __work.cla_16b
# Loading __work.cla_4b
# Loading __work.nand2
# Loading __work.not1
# Loading __work.nor2
# Loading __work.and2
# Loading __work.or2
# Loading __work.and3
# Loading __work.or3
# Loading __work.fullAdder_1b
# Loading __work.xor3
# Loading __work.nor3
# Loading __work.mux2_1_N
# Loading __work.mux4_1_16b
# Loading __work.mux4_1
# Loading __work.mux2_1
# Loading __work.mem_system_ins
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.dff
# Loading __work.cache_controller
# Loading __work.pipe_IF_ID
# Loading __work.decode
# Loading __work.control
# Loading __work.regFile_bypass
# Loading __work.regFile
# Loading __work.reg_8_16b
# Loading __work.reg_16b
# Loading __work.decode_forward
# Loading __work.extend
# Loading __work.branch_jump
# Loading __work.hazard_det
# Loading __work.pipe_ID_EX
# Loading __work.execute
# Loading __work.alu
# Loading __work.shifter
# Loading __work.r_shift_log
# Loading __work.r_rotate
# Loading __work.l_shift_log
# Loading __work.l_rotate
# Loading __work.btr
# Loading __work.forward_unit
# Loading __work.pipe_EX_MEM
# Loading __work.memory
# Loading __work.mem_system
# Loading __work.pipe_MEM_WB
# Loading __work.wb
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 2205 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 20:44:43 on May 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2020/handouts/testprograms/public/inst_tests/andni_4.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work 
# Start time: 20:44:44 on May 01,2020
# //  ModelSim DE 10.7c Aug 17 2018Linux 4.15.0-96-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.fetch
# Loading __work.cla_16b
# Loading __work.cla_4b
# Loading __work.nand2
# Loading __work.not1
# Loading __work.nor2
# Loading __work.and2
# Loading __work.or2
# Loading __work.and3
# Loading __work.or3
# Loading __work.fullAdder_1b
# Loading __work.xor3
# Loading __work.nor3
# Loading __work.mux2_1_N
# Loading __work.mux4_1_16b
# Loading __work.mux4_1
# Loading __work.mux2_1
# Loading __work.mem_system_ins
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.dff
# Loading __work.cache_controller
# Loading __work.pipe_IF_ID
# Loading __work.decode
# Loading __work.control
# Loading __work.regFile_bypass
# Loading __work.regFile
# Loading __work.reg_8_16b
# Loading __work.reg_16b
# Loading __work.decode_forward
# Loading __work.extend
# Loading __work.branch_jump
# Loading __work.hazard_det
# Loading __work.pipe_ID_EX
# Loading __work.execute
# Loading __work.alu
# Loading __work.shifter
# Loading __work.r_shift_log
# Loading __work.r_rotate
# Loading __work.l_shift_log
# Loading __work.l_rotate
# Loading __work.btr
# Loading __work.forward_unit
# Loading __work.pipe_EX_MEM
# Loading __work.memory
# Loading __work.mem_system
# Loading __work.pipe_MEM_WB
# Loading __work.wb
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 2205 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 20:44:45 on May 01,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2020/handouts/testprograms/public/inst_tests/beqz_0.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work 
# Start time: 20:44:46 on May 01,2020
# //  ModelSim DE 10.7c Aug 17 2018Linux 4.15.0-96-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.fetch
# Loading __work.cla_16b
# Loading __work.cla_4b
# Loading __work.nand2
# Loading __work.not1
# Loading __work.nor2
# Loading __work.and2
# Loading __work.or2
# Loading __work.and3
# Loading __work.or3
# Loading __work.fullAdder_1b
# Loading __work.xor3
# Loading __work.nor3
# Loading __work.mux2_1_N
# Loading __work.mux4_1_16b
# Loading __work.mux4_1
# Loading __work.mux2_1
# Loading __work.mem_system_ins
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.dff
# Loading __work.cache_controller
# Loading __work.pipe_IF_ID
# Loading __work.decode
# Loading __work.control
# Loading __work.regFile_bypass
# Loading __work.regFile
# Loading __work.reg_8_16b
# Loading __work.reg_16b
# Loading __work.decode_forward
# Loading __work.extend
# Loading __work.branch_jump
# Loading __work.hazard_det
# Loading __work.pipe_ID_EX
# Loading __work.execute
# Loading __work.alu
# Loading __work.shifter
# Loading __work.r_shift_log
# Loading __work.r_rotate
# Loading __work.l_shift_log
# Loading __work.l_rotate
# Loading __work.btr
# Loading __work.forward_unit
# Loading __work.pipe_EX_MEM
# Loading __work.memory
# Loading __work.mem_system
# Loading __work.pipe_MEM_WB
# Loading __work.wb
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 7305 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 20:44:47 on May 01,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2020/handouts/testprograms/public/inst_tests/bltz_0.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work 
# Start time: 20:44:48 on May 01,2020
# //  ModelSim DE 10.7c Aug 17 2018Linux 4.15.0-96-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.fetch
# Loading __work.cla_16b
# Loading __work.cla_4b
# Loading __work.nand2
# Loading __work.not1
# Loading __work.nor2
# Loading __work.and2
# Loading __work.or2
# Loading __work.and3
# Loading __work.or3
# Loading __work.fullAdder_1b
# Loading __work.xor3
# Loading __work.nor3
# Loading __work.mux2_1_N
# Loading __work.mux4_1_16b
# Loading __work.mux4_1
# Loading __work.mux2_1
# Loading __work.mem_system_ins
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.dff
# Loading __work.cache_controller
# Loading __work.pipe_IF_ID
# Loading __work.decode
# Loading __work.control
# Loading __work.regFile_bypass
# Loading __work.regFile
# Loading __work.reg_8_16b
# Loading __work.reg_16b
# Loading __work.decode_forward
# Loading __work.extend
# Loading __work.branch_jump
# Loading __work.hazard_det
# Loading __work.pipe_ID_EX
# Loading __work.execute
# Loading __work.alu
# Loading __work.shifter
# Loading __work.r_shift_log
# Loading __work.r_rotate
# Loading __work.l_shift_log
# Loading __work.l_rotate
# Loading __work.btr
# Loading __work.forward_unit
# Loading __work.pipe_EX_MEM
# Loading __work.memory
# Loading __work.mem_system
# Loading __work.pipe_MEM_WB
# Loading __work.wb
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 3505 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 20:44:49 on May 01,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2020/handouts/testprograms/public/inst_tests/bltz_1.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work 
# Start time: 20:44:50 on May 01,2020
# //  ModelSim DE 10.7c Aug 17 2018Linux 4.15.0-96-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.fetch
# Loading __work.cla_16b
# Loading __work.cla_4b
# Loading __work.nand2
# Loading __work.not1
# Loading __work.nor2
# Loading __work.and2
# Loading __work.or2
# Loading __work.and3
# Loading __work.or3
# Loading __work.fullAdder_1b
# Loading __work.xor3
# Loading __work.nor3
# Loading __work.mux2_1_N
# Loading __work.mux4_1_16b
# Loading __work.mux4_1
# Loading __work.mux2_1
# Loading __work.mem_system_ins
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.dff
# Loading __work.cache_controller
# Loading __work.pipe_IF_ID
# Loading __work.decode
# Loading __work.control
# Loading __work.regFile_bypass
# Loading __work.regFile
# Loading __work.reg_8_16b
# Loading __work.reg_16b
# Loading __work.decode_forward
# Loading __work.extend
# Loading __work.branch_jump
# Loading __work.hazard_det
# Loading __work.pipe_ID_EX
# Loading __work.execute
# Loading __work.alu
# Loading __work.shifter
# Loading __work.r_shift_log
# Loading __work.r_rotate
# Loading __work.l_shift_log
# Loading __work.l_rotate
# Loading __work.btr
# Loading __work.forward_unit
# Loading __work.pipe_EX_MEM
# Loading __work.memory
# Loading __work.mem_system
# Loading __work.pipe_MEM_WB
# Loading __work.wb
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 3505 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 20:44:50 on May 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2020/handouts/testprograms/public/inst_tests/bltz_2.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work 
# Start time: 20:44:52 on May 01,2020
# //  ModelSim DE 10.7c Aug 17 2018Linux 4.15.0-96-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.fetch
# Loading __work.cla_16b
# Loading __work.cla_4b
# Loading __work.nand2
# Loading __work.not1
# Loading __work.nor2
# Loading __work.and2
# Loading __work.or2
# Loading __work.and3
# Loading __work.or3
# Loading __work.fullAdder_1b
# Loading __work.xor3
# Loading __work.nor3
# Loading __work.mux2_1_N
# Loading __work.mux4_1_16b
# Loading __work.mux4_1
# Loading __work.mux2_1
# Loading __work.mem_system_ins
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.dff
# Loading __work.cache_controller
# Loading __work.pipe_IF_ID
# Loading __work.decode
# Loading __work.control
# Loading __work.regFile_bypass
# Loading __work.regFile
# Loading __work.reg_8_16b
# Loading __work.reg_16b
# Loading __work.decode_forward
# Loading __work.extend
# Loading __work.branch_jump
# Loading __work.hazard_det
# Loading __work.pipe_ID_EX
# Loading __work.execute
# Loading __work.alu
# Loading __work.shifter
# Loading __work.r_shift_log
# Loading __work.r_rotate
# Loading __work.l_shift_log
# Loading __work.l_rotate
# Loading __work.btr
# Loading __work.forward_unit
# Loading __work.pipe_EX_MEM
# Loading __work.memory
# Loading __work.mem_system
# Loading __work.pipe_MEM_WB
# Loading __work.wb
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 3505 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 20:44:52 on May 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2020/handouts/testprograms/public/inst_tests/bltz_3.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work 
# Start time: 20:44:54 on May 01,2020
# //  ModelSim DE 10.7c Aug 17 2018Linux 4.15.0-96-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.fetch
# Loading __work.cla_16b
# Loading __work.cla_4b
# Loading __work.nand2
# Loading __work.not1
# Loading __work.nor2
# Loading __work.and2
# Loading __work.or2
# Loading __work.and3
# Loading __work.or3
# Loading __work.fullAdder_1b
# Loading __work.xor3
# Loading __work.nor3
# Loading __work.mux2_1_N
# Loading __work.mux4_1_16b
# Loading __work.mux4_1
# Loading __work.mux2_1
# Loading __work.mem_system_ins
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.dff
# Loading __work.cache_controller
# Loading __work.pipe_IF_ID
# Loading __work.decode
# Loading __work.control
# Loading __work.regFile_bypass
# Loading __work.regFile
# Loading __work.reg_8_16b
# Loading __work.reg_16b
# Loading __work.decode_forward
# Loading __work.extend
# Loading __work.branch_jump
# Loading __work.hazard_det
# Loading __work.pipe_ID_EX
# Loading __work.execute
# Loading __work.alu
# Loading __work.shifter
# Loading __work.r_shift_log
# Loading __work.r_rotate
# Loading __work.l_shift_log
# Loading __work.l_rotate
# Loading __work.btr
# Loading __work.forward_unit
# Loading __work.pipe_EX_MEM
# Loading __work.memory
# Loading __work.mem_system
# Loading __work.pipe_MEM_WB
# Loading __work.wb
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 4105 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 20:44:54 on May 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2020/handouts/testprograms/public/inst_tests/bnez_0.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work 
# Start time: 20:44:55 on May 01,2020
# //  ModelSim DE 10.7c Aug 17 2018Linux 4.15.0-96-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.fetch
# Loading __work.cla_16b
# Loading __work.cla_4b
# Loading __work.nand2
# Loading __work.not1
# Loading __work.nor2
# Loading __work.and2
# Loading __work.or2
# Loading __work.and3
# Loading __work.or3
# Loading __work.fullAdder_1b
# Loading __work.xor3
# Loading __work.nor3
# Loading __work.mux2_1_N
# Loading __work.mux4_1_16b
# Loading __work.mux4_1
# Loading __work.mux2_1
# Loading __work.mem_system_ins
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.dff
# Loading __work.cache_controller
# Loading __work.pipe_IF_ID
# Loading __work.decode
# Loading __work.control
# Loading __work.regFile_bypass
# Loading __work.regFile
# Loading __work.reg_8_16b
# Loading __work.reg_16b
# Loading __work.decode_forward
# Loading __work.extend
# Loading __work.branch_jump
# Loading __work.hazard_det
# Loading __work.pipe_ID_EX
# Loading __work.execute
# Loading __work.alu
# Loading __work.shifter
# Loading __work.r_shift_log
# Loading __work.r_rotate
# Loading __work.l_shift_log
# Loading __work.l_rotate
# Loading __work.btr
# Loading __work.forward_unit
# Loading __work.pipe_EX_MEM
# Loading __work.memory
# Loading __work.mem_system
# Loading __work.pipe_MEM_WB
# Loading __work.wb
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 2205 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 20:44:56 on May 01,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2020/handouts/testprograms/public/inst_tests/bnez_2.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work 
# Start time: 20:44:57 on May 01,2020
# //  ModelSim DE 10.7c Aug 17 2018Linux 4.15.0-96-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.fetch
# Loading __work.cla_16b
# Loading __work.cla_4b
# Loading __work.nand2
# Loading __work.not1
# Loading __work.nor2
# Loading __work.and2
# Loading __work.or2
# Loading __work.and3
# Loading __work.or3
# Loading __work.fullAdder_1b
# Loading __work.xor3
# Loading __work.nor3
# Loading __work.mux2_1_N
# Loading __work.mux4_1_16b
# Loading __work.mux4_1
# Loading __work.mux2_1
# Loading __work.mem_system_ins
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.dff
# Loading __work.cache_controller
# Loading __work.pipe_IF_ID
# Loading __work.decode
# Loading __work.control
# Loading __work.regFile_bypass
# Loading __work.regFile
# Loading __work.reg_8_16b
# Loading __work.reg_16b
# Loading __work.decode_forward
# Loading __work.extend
# Loading __work.branch_jump
# Loading __work.hazard_det
# Loading __work.pipe_ID_EX
# Loading __work.execute
# Loading __work.alu
# Loading __work.shifter
# Loading __work.r_shift_log
# Loading __work.r_rotate
# Loading __work.l_shift_log
# Loading __work.l_rotate
# Loading __work.btr
# Loading __work.forward_unit
# Loading __work.pipe_EX_MEM
# Loading __work.memory
# Loading __work.mem_system
# Loading __work.pipe_MEM_WB
# Loading __work.wb
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 2505 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 20:44:58 on May 01,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2020/handouts/testprograms/public/inst_tests/bnez_3.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work 
# Start time: 20:44:59 on May 01,2020
# //  ModelSim DE 10.7c Aug 17 2018Linux 4.15.0-96-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.fetch
# Loading __work.cla_16b
# Loading __work.cla_4b
# Loading __work.nand2
# Loading __work.not1
# Loading __work.nor2
# Loading __work.and2
# Loading __work.or2
# Loading __work.and3
# Loading __work.or3
# Loading __work.fullAdder_1b
# Loading __work.xor3
# Loading __work.nor3
# Loading __work.mux2_1_N
# Loading __work.mux4_1_16b
# Loading __work.mux4_1
# Loading __work.mux2_1
# Loading __work.mem_system_ins
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.dff
# Loading __work.cache_controller
# Loading __work.pipe_IF_ID
# Loading __work.decode
# Loading __work.control
# Loading __work.regFile_bypass
# Loading __work.regFile
# Loading __work.reg_8_16b
# Loading __work.reg_16b
# Loading __work.decode_forward
# Loading __work.extend
# Loading __work.branch_jump
# Loading __work.hazard_det
# Loading __work.pipe_ID_EX
# Loading __work.execute
# Loading __work.alu
# Loading __work.shifter
# Loading __work.r_shift_log
# Loading __work.r_rotate
# Loading __work.l_shift_log
# Loading __work.l_rotate
# Loading __work.btr
# Loading __work.forward_unit
# Loading __work.pipe_EX_MEM
# Loading __work.memory
# Loading __work.mem_system
# Loading __work.pipe_MEM_WB
# Loading __work.wb
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 3205 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 20:45:00 on May 01,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2020/handouts/testprograms/public/inst_tests/bnez_4.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work 
# Start time: 20:45:01 on May 01,2020
# //  ModelSim DE 10.7c Aug 17 2018Linux 4.15.0-96-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.fetch
# Loading __work.cla_16b
# Loading __work.cla_4b
# Loading __work.nand2
# Loading __work.not1
# Loading __work.nor2
# Loading __work.and2
# Loading __work.or2
# Loading __work.and3
# Loading __work.or3
# Loading __work.fullAdder_1b
# Loading __work.xor3
# Loading __work.nor3
# Loading __work.mux2_1_N
# Loading __work.mux4_1_16b
# Loading __work.mux4_1
# Loading __work.mux2_1
# Loading __work.mem_system_ins
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.dff
# Loading __work.cache_controller
# Loading __work.pipe_IF_ID
# Loading __work.decode
# Loading __work.control
# Loading __work.regFile_bypass
# Loading __work.regFile
# Loading __work.reg_8_16b
# Loading __work.reg_16b
# Loading __work.decode_forward
# Loading __work.extend
# Loading __work.branch_jump
# Loading __work.hazard_det
# Loading __work.pipe_ID_EX
# Loading __work.execute
# Loading __work.alu
# Loading __work.shifter
# Loading __work.r_shift_log
# Loading __work.r_rotate
# Loading __work.l_shift_log
# Loading __work.l_rotate
# Loading __work.btr
# Loading __work.forward_unit
# Loading __work.pipe_EX_MEM
# Loading __work.memory
# Loading __work.mem_system
# Loading __work.pipe_MEM_WB
# Loading __work.wb
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 3205 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 20:45:01 on May 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2020/handouts/testprograms/public/inst_tests/bnez_5.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work 
# Start time: 20:45:03 on May 01,2020
# //  ModelSim DE 10.7c Aug 17 2018Linux 4.15.0-96-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.fetch
# Loading __work.cla_16b
# Loading __work.cla_4b
# Loading __work.nand2
# Loading __work.not1
# Loading __work.nor2
# Loading __work.and2
# Loading __work.or2
# Loading __work.and3
# Loading __work.or3
# Loading __work.fullAdder_1b
# Loading __work.xor3
# Loading __work.nor3
# Loading __work.mux2_1_N
# Loading __work.mux4_1_16b
# Loading __work.mux4_1
# Loading __work.mux2_1
# Loading __work.mem_system_ins
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.dff
# Loading __work.cache_controller
# Loading __work.pipe_IF_ID
# Loading __work.decode
# Loading __work.control
# Loading __work.regFile_bypass
# Loading __work.regFile
# Loading __work.reg_8_16b
# Loading __work.reg_16b
# Loading __work.decode_forward
# Loading __work.extend
# Loading __work.branch_jump
# Loading __work.hazard_det
# Loading __work.pipe_ID_EX
# Loading __work.execute
# Loading __work.alu
# Loading __work.shifter
# Loading __work.r_shift_log
# Loading __work.r_rotate
# Loading __work.l_shift_log
# Loading __work.l_rotate
# Loading __work.btr
# Loading __work.forward_unit
# Loading __work.pipe_EX_MEM
# Loading __work.memory
# Loading __work.mem_system
# Loading __work.pipe_MEM_WB
# Loading __work.wb
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 3805 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 20:45:03 on May 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2020/handouts/testprograms/public/inst_tests/bnez_6.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work 
# Start time: 20:45:05 on May 01,2020
# //  ModelSim DE 10.7c Aug 17 2018Linux 4.15.0-96-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.fetch
# Loading __work.cla_16b
# Loading __work.cla_4b
# Loading __work.nand2
# Loading __work.not1
# Loading __work.nor2
# Loading __work.and2
# Loading __work.or2
# Loading __work.and3
# Loading __work.or3
# Loading __work.fullAdder_1b
# Loading __work.xor3
# Loading __work.nor3
# Loading __work.mux2_1_N
# Loading __work.mux4_1_16b
# Loading __work.mux4_1
# Loading __work.mux2_1
# Loading __work.mem_system_ins
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.dff
# Loading __work.cache_controller
# Loading __work.pipe_IF_ID
# Loading __work.decode
# Loading __work.control
# Loading __work.regFile_bypass
# Loading __work.regFile
# Loading __work.reg_8_16b
# Loading __work.reg_16b
# Loading __work.decode_forward
# Loading __work.extend
# Loading __work.branch_jump
# Loading __work.hazard_det
# Loading __work.pipe_ID_EX
# Loading __work.execute
# Loading __work.alu
# Loading __work.shifter
# Loading __work.r_shift_log
# Loading __work.r_rotate
# Loading __work.l_shift_log
# Loading __work.l_rotate
# Loading __work.btr
# Loading __work.forward_unit
# Loading __work.pipe_EX_MEM
# Loading __work.memory
# Loading __work.mem_system
# Loading __work.pipe_MEM_WB
# Loading __work.wb
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 3505 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 20:45:05 on May 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2020/handouts/testprograms/public/inst_tests/btr_0.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work 
# Start time: 20:45:06 on May 01,2020
# //  ModelSim DE 10.7c Aug 17 2018Linux 4.15.0-96-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.fetch
# Loading __work.cla_16b
# Loading __work.cla_4b
# Loading __work.nand2
# Loading __work.not1
# Loading __work.nor2
# Loading __work.and2
# Loading __work.or2
# Loading __work.and3
# Loading __work.or3
# Loading __work.fullAdder_1b
# Loading __work.xor3
# Loading __work.nor3
# Loading __work.mux2_1_N
# Loading __work.mux4_1_16b
# Loading __work.mux4_1
# Loading __work.mux2_1
# Loading __work.mem_system_ins
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.dff
# Loading __work.cache_controller
# Loading __work.pipe_IF_ID
# Loading __work.decode
# Loading __work.control
# Loading __work.regFile_bypass
# Loading __work.regFile
# Loading __work.reg_8_16b
# Loading __work.reg_16b
# Loading __work.decode_forward
# Loading __work.extend
# Loading __work.branch_jump
# Loading __work.hazard_det
# Loading __work.pipe_ID_EX
# Loading __work.execute
# Loading __work.alu
# Loading __work.shifter
# Loading __work.r_shift_log
# Loading __work.r_rotate
# Loading __work.l_shift_log
# Loading __work.l_rotate
# Loading __work.btr
# Loading __work.forward_unit
# Loading __work.pipe_EX_MEM
# Loading __work.memory
# Loading __work.mem_system
# Loading __work.pipe_MEM_WB
# Loading __work.wb
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 2505 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 20:45:07 on May 01,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2020/handouts/testprograms/public/inst_tests/btr_1.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work 
# Start time: 20:45:08 on May 01,2020
# //  ModelSim DE 10.7c Aug 17 2018Linux 4.15.0-96-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.fetch
# Loading __work.cla_16b
# Loading __work.cla_4b
# Loading __work.nand2
# Loading __work.not1
# Loading __work.nor2
# Loading __work.and2
# Loading __work.or2
# Loading __work.and3
# Loading __work.or3
# Loading __work.fullAdder_1b
# Loading __work.xor3
# Loading __work.nor3
# Loading __work.mux2_1_N
# Loading __work.mux4_1_16b
# Loading __work.mux4_1
# Loading __work.mux2_1
# Loading __work.mem_system_ins
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.dff
# Loading __work.cache_controller
# Loading __work.pipe_IF_ID
# Loading __work.decode
# Loading __work.control
# Loading __work.regFile_bypass
# Loading __work.regFile
# Loading __work.reg_8_16b
# Loading __work.reg_16b
# Loading __work.decode_forward
# Loading __work.extend
# Loading __work.branch_jump
# Loading __work.hazard_det
# Loading __work.pipe_ID_EX
# Loading __work.execute
# Loading __work.alu
# Loading __work.shifter
# Loading __work.r_shift_log
# Loading __work.r_rotate
# Loading __work.l_shift_log
# Loading __work.l_rotate
# Loading __work.btr
# Loading __work.forward_unit
# Loading __work.pipe_EX_MEM
# Loading __work.memory
# Loading __work.mem_system
# Loading __work.pipe_MEM_WB
# Loading __work.wb
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 2505 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 20:45:09 on May 01,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2020/handouts/testprograms/public/inst_tests/btr_2.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work 
# Start time: 20:45:10 on May 01,2020
# //  ModelSim DE 10.7c Aug 17 2018Linux 4.15.0-96-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.fetch
# Loading __work.cla_16b
# Loading __work.cla_4b
# Loading __work.nand2
# Loading __work.not1
# Loading __work.nor2
# Loading __work.and2
# Loading __work.or2
# Loading __work.and3
# Loading __work.or3
# Loading __work.fullAdder_1b
# Loading __work.xor3
# Loading __work.nor3
# Loading __work.mux2_1_N
# Loading __work.mux4_1_16b
# Loading __work.mux4_1
# Loading __work.mux2_1
# Loading __work.mem_system_ins
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.dff
# Loading __work.cache_controller
# Loading __work.pipe_IF_ID
# Loading __work.decode
# Loading __work.control
# Loading __work.regFile_bypass
# Loading __work.regFile
# Loading __work.reg_8_16b
# Loading __work.reg_16b
# Loading __work.decode_forward
# Loading __work.extend
# Loading __work.branch_jump
# Loading __work.hazard_det
# Loading __work.pipe_ID_EX
# Loading __work.execute
# Loading __work.alu
# Loading __work.shifter
# Loading __work.r_shift_log
# Loading __work.r_rotate
# Loading __work.l_shift_log
# Loading __work.l_rotate
# Loading __work.btr
# Loading __work.forward_unit
# Loading __work.pipe_EX_MEM
# Loading __work.memory
# Loading __work.mem_system
# Loading __work.pipe_MEM_WB
# Loading __work.wb
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 2505 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 20:45:11 on May 01,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2020/handouts/testprograms/public/inst_tests/btr_3.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work 
# Start time: 20:45:12 on May 01,2020
# //  ModelSim DE 10.7c Aug 17 2018Linux 4.15.0-96-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.fetch
# Loading __work.cla_16b
# Loading __work.cla_4b
# Loading __work.nand2
# Loading __work.not1
# Loading __work.nor2
# Loading __work.and2
# Loading __work.or2
# Loading __work.and3
# Loading __work.or3
# Loading __work.fullAdder_1b
# Loading __work.xor3
# Loading __work.nor3
# Loading __work.mux2_1_N
# Loading __work.mux4_1_16b
# Loading __work.mux4_1
# Loading __work.mux2_1
# Loading __work.mem_system_ins
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.dff
# Loading __work.cache_controller
# Loading __work.pipe_IF_ID
# Loading __work.decode
# Loading __work.control
# Loading __work.regFile_bypass
# Loading __work.regFile
# Loading __work.reg_8_16b
# Loading __work.reg_16b
# Loading __work.decode_forward
# Loading __work.extend
# Loading __work.branch_jump
# Loading __work.hazard_det
# Loading __work.pipe_ID_EX
# Loading __work.execute
# Loading __work.alu
# Loading __work.shifter
# Loading __work.r_shift_log
# Loading __work.r_rotate
# Loading __work.l_shift_log
# Loading __work.l_rotate
# Loading __work.btr
# Loading __work.forward_unit
# Loading __work.pipe_EX_MEM
# Loading __work.memory
# Loading __work.mem_system
# Loading __work.pipe_MEM_WB
# Loading __work.wb
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 2505 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 20:45:12 on May 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2020/handouts/testprograms/public/inst_tests/btr_4.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work 
# Start time: 20:45:14 on May 01,2020
# //  ModelSim DE 10.7c Aug 17 2018Linux 4.15.0-96-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.fetch
# Loading __work.cla_16b
# Loading __work.cla_4b
# Loading __work.nand2
# Loading __work.not1
# Loading __work.nor2
# Loading __work.and2
# Loading __work.or2
# Loading __work.and3
# Loading __work.or3
# Loading __work.fullAdder_1b
# Loading __work.xor3
# Loading __work.nor3
# Loading __work.mux2_1_N
# Loading __work.mux4_1_16b
# Loading __work.mux4_1
# Loading __work.mux2_1
# Loading __work.mem_system_ins
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.dff
# Loading __work.cache_controller
# Loading __work.pipe_IF_ID
# Loading __work.decode
# Loading __work.control
# Loading __work.regFile_bypass
# Loading __work.regFile
# Loading __work.reg_8_16b
# Loading __work.reg_16b
# Loading __work.decode_forward
# Loading __work.extend
# Loading __work.branch_jump
# Loading __work.hazard_det
# Loading __work.pipe_ID_EX
# Loading __work.execute
# Loading __work.alu
# Loading __work.shifter
# Loading __work.r_shift_log
# Loading __work.r_rotate
# Loading __work.l_shift_log
# Loading __work.l_rotate
# Loading __work.btr
# Loading __work.forward_unit
# Loading __work.pipe_EX_MEM
# Loading __work.memory
# Loading __work.mem_system
# Loading __work.pipe_MEM_WB
# Loading __work.wb
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 2505 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 20:45:14 on May 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2020/handouts/testprograms/public/inst_tests/btr_5.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work 
# Start time: 20:45:16 on May 01,2020
# //  ModelSim DE 10.7c Aug 17 2018Linux 4.15.0-96-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.fetch
# Loading __work.cla_16b
# Loading __work.cla_4b
# Loading __work.nand2
# Loading __work.not1
# Loading __work.nor2
# Loading __work.and2
# Loading __work.or2
# Loading __work.and3
# Loading __work.or3
# Loading __work.fullAdder_1b
# Loading __work.xor3
# Loading __work.nor3
# Loading __work.mux2_1_N
# Loading __work.mux4_1_16b
# Loading __work.mux4_1
# Loading __work.mux2_1
# Loading __work.mem_system_ins
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.dff
# Loading __work.cache_controller
# Loading __work.pipe_IF_ID
# Loading __work.decode
# Loading __work.control
# Loading __work.regFile_bypass
# Loading __work.regFile
# Loading __work.reg_8_16b
# Loading __work.reg_16b
# Loading __work.decode_forward
# Loading __work.extend
# Loading __work.branch_jump
# Loading __work.hazard_det
# Loading __work.pipe_ID_EX
# Loading __work.execute
# Loading __work.alu
# Loading __work.shifter
# Loading __work.r_shift_log
# Loading __work.r_rotate
# Loading __work.l_shift_log
# Loading __work.l_rotate
# Loading __work.btr
# Loading __work.forward_unit
# Loading __work.pipe_EX_MEM
# Loading __work.memory
# Loading __work.mem_system
# Loading __work.pipe_MEM_WB
# Loading __work.wb
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 2505 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 20:45:16 on May 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2020/handouts/testprograms/public/inst_tests/btr_6.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work 
# Start time: 20:45:17 on May 01,2020
# //  ModelSim DE 10.7c Aug 17 2018Linux 4.15.0-96-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.fetch
# Loading __work.cla_16b
# Loading __work.cla_4b
# Loading __work.nand2
# Loading __work.not1
# Loading __work.nor2
# Loading __work.and2
# Loading __work.or2
# Loading __work.and3
# Loading __work.or3
# Loading __work.fullAdder_1b
# Loading __work.xor3
# Loading __work.nor3
# Loading __work.mux2_1_N
# Loading __work.mux4_1_16b
# Loading __work.mux4_1
# Loading __work.mux2_1
# Loading __work.mem_system_ins
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.dff
# Loading __work.cache_controller
# Loading __work.pipe_IF_ID
# Loading __work.decode
# Loading __work.control
# Loading __work.regFile_bypass
# Loading __work.regFile
# Loading __work.reg_8_16b
# Loading __work.reg_16b
# Loading __work.decode_forward
# Loading __work.extend
# Loading __work.branch_jump
# Loading __work.hazard_det
# Loading __work.pipe_ID_EX
# Loading __work.execute
# Loading __work.alu
# Loading __work.shifter
# Loading __work.r_shift_log
# Loading __work.r_rotate
# Loading __work.l_shift_log
# Loading __work.l_rotate
# Loading __work.btr
# Loading __work.forward_unit
# Loading __work.pipe_EX_MEM
# Loading __work.memory
# Loading __work.mem_system
# Loading __work.pipe_MEM_WB
# Loading __work.wb
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 2505 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 20:45:18 on May 01,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2020/handouts/testprograms/public/inst_tests/btr_7.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work 
# Start time: 20:45:20 on May 01,2020
# //  ModelSim DE 10.7c Aug 17 2018Linux 4.15.0-96-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.fetch
# Loading __work.cla_16b
# Loading __work.cla_4b
# Loading __work.nand2
# Loading __work.not1
# Loading __work.nor2
# Loading __work.and2
# Loading __work.or2
# Loading __work.and3
# Loading __work.or3
# Loading __work.fullAdder_1b
# Loading __work.xor3
# Loading __work.nor3
# Loading __work.mux2_1_N
# Loading __work.mux4_1_16b
# Loading __work.mux4_1
# Loading __work.mux2_1
# Loading __work.mem_system_ins
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.dff
# Loading __work.cache_controller
# Loading __work.pipe_IF_ID
# Loading __work.decode
# Loading __work.control
# Loading __work.regFile_bypass
# Loading __work.regFile
# Loading __work.reg_8_16b
# Loading __work.reg_16b
# Loading __work.decode_forward
# Loading __work.extend
# Loading __work.branch_jump
# Loading __work.hazard_det
# Loading __work.pipe_ID_EX
# Loading __work.execute
# Loading __work.alu
# Loading __work.shifter
# Loading __work.r_shift_log
# Loading __work.r_rotate
# Loading __work.l_shift_log
# Loading __work.l_rotate
# Loading __work.btr
# Loading __work.forward_unit
# Loading __work.pipe_EX_MEM
# Loading __work.memory
# Loading __work.mem_system
# Loading __work.pipe_MEM_WB
# Loading __work.wb
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 2505 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 20:45:20 on May 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2020/handouts/testprograms/public/inst_tests/btr_8.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work 
# Start time: 20:45:21 on May 01,2020
# //  ModelSim DE 10.7c Aug 17 2018Linux 4.15.0-96-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.fetch
# Loading __work.cla_16b
# Loading __work.cla_4b
# Loading __work.nand2
# Loading __work.not1
# Loading __work.nor2
# Loading __work.and2
# Loading __work.or2
# Loading __work.and3
# Loading __work.or3
# Loading __work.fullAdder_1b
# Loading __work.xor3
# Loading __work.nor3
# Loading __work.mux2_1_N
# Loading __work.mux4_1_16b
# Loading __work.mux4_1
# Loading __work.mux2_1
# Loading __work.mem_system_ins
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.dff
# Loading __work.cache_controller
# Loading __work.pipe_IF_ID
# Loading __work.decode
# Loading __work.control
# Loading __work.regFile_bypass
# Loading __work.regFile
# Loading __work.reg_8_16b
# Loading __work.reg_16b
# Loading __work.decode_forward
# Loading __work.extend
# Loading __work.branch_jump
# Loading __work.hazard_det
# Loading __work.pipe_ID_EX
# Loading __work.execute
# Loading __work.alu
# Loading __work.shifter
# Loading __work.r_shift_log
# Loading __work.r_rotate
# Loading __work.l_shift_log
# Loading __work.l_rotate
# Loading __work.btr
# Loading __work.forward_unit
# Loading __work.pipe_EX_MEM
# Loading __work.memory
# Loading __work.mem_system
# Loading __work.pipe_MEM_WB
# Loading __work.wb
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 2505 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 20:45:22 on May 01,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2020/handouts/testprograms/public/inst_tests/j_0.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work 
# Start time: 20:45:23 on May 01,2020
# //  ModelSim DE 10.7c Aug 17 2018Linux 4.15.0-96-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.fetch
# Loading __work.cla_16b
# Loading __work.cla_4b
# Loading __work.nand2
# Loading __work.not1
# Loading __work.nor2
# Loading __work.and2
# Loading __work.or2
# Loading __work.and3
# Loading __work.or3
# Loading __work.fullAdder_1b
# Loading __work.xor3
# Loading __work.nor3
# Loading __work.mux2_1_N
# Loading __work.mux4_1_16b
# Loading __work.mux4_1
# Loading __work.mux2_1
# Loading __work.mem_system_ins
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.dff
# Loading __work.cache_controller
# Loading __work.pipe_IF_ID
# Loading __work.decode
# Loading __work.control
# Loading __work.regFile_bypass
# Loading __work.regFile
# Loading __work.reg_8_16b
# Loading __work.reg_16b
# Loading __work.decode_forward
# Loading __work.extend
# Loading __work.branch_jump
# Loading __work.hazard_det
# Loading __work.pipe_ID_EX
# Loading __work.execute
# Loading __work.alu
# Loading __work.shifter
# Loading __work.r_shift_log
# Loading __work.r_rotate
# Loading __work.l_shift_log
# Loading __work.l_rotate
# Loading __work.btr
# Loading __work.forward_unit
# Loading __work.pipe_EX_MEM
# Loading __work.memory
# Loading __work.mem_system
# Loading __work.pipe_MEM_WB
# Loading __work.wb
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 4405 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 20:45:24 on May 01,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2020/handouts/testprograms/public/inst_tests/j_1.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work 
# Start time: 20:45:25 on May 01,2020
# //  ModelSim DE 10.7c Aug 17 2018Linux 4.15.0-96-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.fetch
# Loading __work.cla_16b
# Loading __work.cla_4b
# Loading __work.nand2
# Loading __work.not1
# Loading __work.nor2
# Loading __work.and2
# Loading __work.or2
# Loading __work.and3
# Loading __work.or3
# Loading __work.fullAdder_1b
# Loading __work.xor3
# Loading __work.nor3
# Loading __work.mux2_1_N
# Loading __work.mux4_1_16b
# Loading __work.mux4_1
# Loading __work.mux2_1
# Loading __work.mem_system_ins
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.dff
# Loading __work.cache_controller
# Loading __work.pipe_IF_ID
# Loading __work.decode
# Loading __work.control
# Loading __work.regFile_bypass
# Loading __work.regFile
# Loading __work.reg_8_16b
# Loading __work.reg_16b
# Loading __work.decode_forward
# Loading __work.extend
# Loading __work.branch_jump
# Loading __work.hazard_det
# Loading __work.pipe_ID_EX
# Loading __work.execute
# Loading __work.alu
# Loading __work.shifter
# Loading __work.r_shift_log
# Loading __work.r_rotate
# Loading __work.l_shift_log
# Loading __work.l_rotate
# Loading __work.btr
# Loading __work.forward_unit
# Loading __work.pipe_EX_MEM
# Loading __work.memory
# Loading __work.mem_system
# Loading __work.pipe_MEM_WB
# Loading __work.wb
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 4405 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 20:45:25 on May 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2020/handouts/testprograms/public/inst_tests/j_2.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work 
# Start time: 20:45:27 on May 01,2020
# //  ModelSim DE 10.7c Aug 17 2018Linux 4.15.0-96-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.fetch
# Loading __work.cla_16b
# Loading __work.cla_4b
# Loading __work.nand2
# Loading __work.not1
# Loading __work.nor2
# Loading __work.and2
# Loading __work.or2
# Loading __work.and3
# Loading __work.or3
# Loading __work.fullAdder_1b
# Loading __work.xor3
# Loading __work.nor3
# Loading __work.mux2_1_N
# Loading __work.mux4_1_16b
# Loading __work.mux4_1
# Loading __work.mux2_1
# Loading __work.mem_system_ins
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.dff
# Loading __work.cache_controller
# Loading __work.pipe_IF_ID
# Loading __work.decode
# Loading __work.control
# Loading __work.regFile_bypass
# Loading __work.regFile
# Loading __work.reg_8_16b
# Loading __work.reg_16b
# Loading __work.decode_forward
# Loading __work.extend
# Loading __work.branch_jump
# Loading __work.hazard_det
# Loading __work.pipe_ID_EX
# Loading __work.execute
# Loading __work.alu
# Loading __work.shifter
# Loading __work.r_shift_log
# Loading __work.r_rotate
# Loading __work.l_shift_log
# Loading __work.l_rotate
# Loading __work.btr
# Loading __work.forward_unit
# Loading __work.pipe_EX_MEM
# Loading __work.memory
# Loading __work.mem_system
# Loading __work.pipe_MEM_WB
# Loading __work.wb
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 2505 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 20:45:27 on May 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2020/handouts/testprograms/public/inst_tests/j_3.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work 
# Start time: 20:45:29 on May 01,2020
# //  ModelSim DE 10.7c Aug 17 2018Linux 4.15.0-96-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.fetch
# Loading __work.cla_16b
# Loading __work.cla_4b
# Loading __work.nand2
# Loading __work.not1
# Loading __work.nor2
# Loading __work.and2
# Loading __work.or2
# Loading __work.and3
# Loading __work.or3
# Loading __work.fullAdder_1b
# Loading __work.xor3
# Loading __work.nor3
# Loading __work.mux2_1_N
# Loading __work.mux4_1_16b
# Loading __work.mux4_1
# Loading __work.mux2_1
# Loading __work.mem_system_ins
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.dff
# Loading __work.cache_controller
# Loading __work.pipe_IF_ID
# Loading __work.decode
# Loading __work.control
# Loading __work.regFile_bypass
# Loading __work.regFile
# Loading __work.reg_8_16b
# Loading __work.reg_16b
# Loading __work.decode_forward
# Loading __work.extend
# Loading __work.branch_jump
# Loading __work.hazard_det
# Loading __work.pipe_ID_EX
# Loading __work.execute
# Loading __work.alu
# Loading __work.shifter
# Loading __work.r_shift_log
# Loading __work.r_rotate
# Loading __work.l_shift_log
# Loading __work.l_rotate
# Loading __work.btr
# Loading __work.forward_unit
# Loading __work.pipe_EX_MEM
# Loading __work.memory
# Loading __work.mem_system
# Loading __work.pipe_MEM_WB
# Loading __work.wb
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 2205 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 20:45:29 on May 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2020/handouts/testprograms/public/inst_tests/j_4.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work 
# Start time: 20:45:31 on May 01,2020
# //  ModelSim DE 10.7c Aug 17 2018Linux 4.15.0-96-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.fetch
# Loading __work.cla_16b
# Loading __work.cla_4b
# Loading __work.nand2
# Loading __work.not1
# Loading __work.nor2
# Loading __work.and2
# Loading __work.or2
# Loading __work.and3
# Loading __work.or3
# Loading __work.fullAdder_1b
# Loading __work.xor3
# Loading __work.nor3
# Loading __work.mux2_1_N
# Loading __work.mux4_1_16b
# Loading __work.mux4_1
# Loading __work.mux2_1
# Loading __work.mem_system_ins
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.dff
# Loading __work.cache_controller
# Loading __work.pipe_IF_ID
# Loading __work.decode
# Loading __work.control
# Loading __work.regFile_bypass
# Loading __work.regFile
# Loading __work.reg_8_16b
# Loading __work.reg_16b
# Loading __work.decode_forward
# Loading __work.extend
# Loading __work.branch_jump
# Loading __work.hazard_det
# Loading __work.pipe_ID_EX
# Loading __work.execute
# Loading __work.alu
# Loading __work.shifter
# Loading __work.r_shift_log
# Loading __work.r_rotate
# Loading __work.l_shift_log
# Loading __work.l_rotate
# Loading __work.btr
# Loading __work.forward_unit
# Loading __work.pipe_EX_MEM
# Loading __work.memory
# Loading __work.mem_system
# Loading __work.pipe_MEM_WB
# Loading __work.wb
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 5905 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 20:45:31 on May 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2020/handouts/testprograms/public/inst_tests/jal_0.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work 
# Start time: 20:45:32 on May 01,2020
# //  ModelSim DE 10.7c Aug 17 2018Linux 4.15.0-96-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.fetch
# Loading __work.cla_16b
# Loading __work.cla_4b
# Loading __work.nand2
# Loading __work.not1
# Loading __work.nor2
# Loading __work.and2
# Loading __work.or2
# Loading __work.and3
# Loading __work.or3
# Loading __work.fullAdder_1b
# Loading __work.xor3
# Loading __work.nor3
# Loading __work.mux2_1_N
# Loading __work.mux4_1_16b
# Loading __work.mux4_1
# Loading __work.mux2_1
# Loading __work.mem_system_ins
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.dff
# Loading __work.cache_controller
# Loading __work.pipe_IF_ID
# Loading __work.decode
# Loading __work.control
# Loading __work.regFile_bypass
# Loading __work.regFile
# Loading __work.reg_8_16b
# Loading __work.reg_16b
# Loading __work.decode_forward
# Loading __work.extend
# Loading __work.branch_jump
# Loading __work.hazard_det
# Loading __work.pipe_ID_EX
# Loading __work.execute
# Loading __work.alu
# Loading __work.shifter
# Loading __work.r_shift_log
# Loading __work.r_rotate
# Loading __work.l_shift_log
# Loading __work.l_rotate
# Loading __work.btr
# Loading __work.forward_unit
# Loading __work.pipe_EX_MEM
# Loading __work.memory
# Loading __work.mem_system
# Loading __work.pipe_MEM_WB
# Loading __work.wb
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 2505 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 20:45:33 on May 01,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2020/handouts/testprograms/public/inst_tests/jal_10.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work 
# Start time: 20:45:34 on May 01,2020
# //  ModelSim DE 10.7c Aug 17 2018Linux 4.15.0-96-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.fetch
# Loading __work.cla_16b
# Loading __work.cla_4b
# Loading __work.nand2
# Loading __work.not1
# Loading __work.nor2
# Loading __work.and2
# Loading __work.or2
# Loading __work.and3
# Loading __work.or3
# Loading __work.fullAdder_1b
# Loading __work.xor3
# Loading __work.nor3
# Loading __work.mux2_1_N
# Loading __work.mux4_1_16b
# Loading __work.mux4_1
# Loading __work.mux2_1
# Loading __work.mem_system_ins
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.dff
# Loading __work.cache_controller
# Loading __work.pipe_IF_ID
# Loading __work.decode
# Loading __work.control
# Loading __work.regFile_bypass
# Loading __work.regFile
# Loading __work.reg_8_16b
# Loading __work.reg_16b
# Loading __work.decode_forward
# Loading __work.extend
# Loading __work.branch_jump
# Loading __work.hazard_det
# Loading __work.pipe_ID_EX
# Loading __work.execute
# Loading __work.alu
# Loading __work.shifter
# Loading __work.r_shift_log
# Loading __work.r_rotate
# Loading __work.l_shift_log
# Loading __work.l_rotate
# Loading __work.btr
# Loading __work.forward_unit
# Loading __work.pipe_EX_MEM
# Loading __work.memory
# Loading __work.mem_system
# Loading __work.pipe_MEM_WB
# Loading __work.wb
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 2905 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 20:45:35 on May 01,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2020/handouts/testprograms/public/inst_tests/jal_11.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work 
# Start time: 20:45:36 on May 01,2020
# //  ModelSim DE 10.7c Aug 17 2018Linux 4.15.0-96-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.fetch
# Loading __work.cla_16b
# Loading __work.cla_4b
# Loading __work.nand2
# Loading __work.not1
# Loading __work.nor2
# Loading __work.and2
# Loading __work.or2
# Loading __work.and3
# Loading __work.or3
# Loading __work.fullAdder_1b
# Loading __work.xor3
# Loading __work.nor3
# Loading __work.mux2_1_N
# Loading __work.mux4_1_16b
# Loading __work.mux4_1
# Loading __work.mux2_1
# Loading __work.mem_system_ins
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.dff
# Loading __work.cache_controller
# Loading __work.pipe_IF_ID
# Loading __work.decode
# Loading __work.control
# Loading __work.regFile_bypass
# Loading __work.regFile
# Loading __work.reg_8_16b
# Loading __work.reg_16b
# Loading __work.decode_forward
# Loading __work.extend
# Loading __work.branch_jump
# Loading __work.hazard_det
# Loading __work.pipe_ID_EX
# Loading __work.execute
# Loading __work.alu
# Loading __work.shifter
# Loading __work.r_shift_log
# Loading __work.r_rotate
# Loading __work.l_shift_log
# Loading __work.l_rotate
# Loading __work.btr
# Loading __work.forward_unit
# Loading __work.pipe_EX_MEM
# Loading __work.memory
# Loading __work.mem_system
# Loading __work.pipe_MEM_WB
# Loading __work.wb
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 4405 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 20:45:37 on May 01,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2020/handouts/testprograms/public/inst_tests/jal_12.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work 
# Start time: 20:45:38 on May 01,2020
# //  ModelSim DE 10.7c Aug 17 2018Linux 4.15.0-96-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.fetch
# Loading __work.cla_16b
# Loading __work.cla_4b
# Loading __work.nand2
# Loading __work.not1
# Loading __work.nor2
# Loading __work.and2
# Loading __work.or2
# Loading __work.and3
# Loading __work.or3
# Loading __work.fullAdder_1b
# Loading __work.xor3
# Loading __work.nor3
# Loading __work.mux2_1_N
# Loading __work.mux4_1_16b
# Loading __work.mux4_1
# Loading __work.mux2_1
# Loading __work.mem_system_ins
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.dff
# Loading __work.cache_controller
# Loading __work.pipe_IF_ID
# Loading __work.decode
# Loading __work.control
# Loading __work.regFile_bypass
# Loading __work.regFile
# Loading __work.reg_8_16b
# Loading __work.reg_16b
# Loading __work.decode_forward
# Loading __work.extend
# Loading __work.branch_jump
# Loading __work.hazard_det
# Loading __work.pipe_ID_EX
# Loading __work.execute
# Loading __work.alu
# Loading __work.shifter
# Loading __work.r_shift_log
# Loading __work.r_rotate
# Loading __work.l_shift_log
# Loading __work.l_rotate
# Loading __work.btr
# Loading __work.forward_unit
# Loading __work.pipe_EX_MEM
# Loading __work.memory
# Loading __work.mem_system
# Loading __work.pipe_MEM_WB
# Loading __work.wb
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 4105 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 20:45:38 on May 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2020/handouts/testprograms/public/inst_tests/jal_15.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work 
# Start time: 20:45:40 on May 01,2020
# //  ModelSim DE 10.7c Aug 17 2018Linux 4.15.0-96-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.fetch
# Loading __work.cla_16b
# Loading __work.cla_4b
# Loading __work.nand2
# Loading __work.not1
# Loading __work.nor2
# Loading __work.and2
# Loading __work.or2
# Loading __work.and3
# Loading __work.or3
# Loading __work.fullAdder_1b
# Loading __work.xor3
# Loading __work.nor3
# Loading __work.mux2_1_N
# Loading __work.mux4_1_16b
# Loading __work.mux4_1
# Loading __work.mux2_1
# Loading __work.mem_system_ins
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.dff
# Loading __work.cache_controller
# Loading __work.pipe_IF_ID
# Loading __work.decode
# Loading __work.control
# Loading __work.regFile_bypass
# Loading __work.regFile
# Loading __work.reg_8_16b
# Loading __work.reg_16b
# Loading __work.decode_forward
# Loading __work.extend
# Loading __work.branch_jump
# Loading __work.hazard_det
# Loading __work.pipe_ID_EX
# Loading __work.execute
# Loading __work.alu
# Loading __work.shifter
# Loading __work.r_shift_log
# Loading __work.r_rotate
# Loading __work.l_shift_log
# Loading __work.l_rotate
# Loading __work.btr
# Loading __work.forward_unit
# Loading __work.pipe_EX_MEM
# Loading __work.memory
# Loading __work.mem_system
# Loading __work.pipe_MEM_WB
# Loading __work.wb
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 2205 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 20:45:40 on May 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2020/handouts/testprograms/public/inst_tests/jal_16.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work 
# Start time: 20:45:42 on May 01,2020
# //  ModelSim DE 10.7c Aug 17 2018Linux 4.15.0-96-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.fetch
# Loading __work.cla_16b
# Loading __work.cla_4b
# Loading __work.nand2
# Loading __work.not1
# Loading __work.nor2
# Loading __work.and2
# Loading __work.or2
# Loading __work.and3
# Loading __work.or3
# Loading __work.fullAdder_1b
# Loading __work.xor3
# Loading __work.nor3
# Loading __work.mux2_1_N
# Loading __work.mux4_1_16b
# Loading __work.mux4_1
# Loading __work.mux2_1
# Loading __work.mem_system_ins
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.dff
# Loading __work.cache_controller
# Loading __work.pipe_IF_ID
# Loading __work.decode
# Loading __work.control
# Loading __work.regFile_bypass
# Loading __work.regFile
# Loading __work.reg_8_16b
# Loading __work.reg_16b
# Loading __work.decode_forward
# Loading __work.extend
# Loading __work.branch_jump
# Loading __work.hazard_det
# Loading __work.pipe_ID_EX
# Loading __work.execute
# Loading __work.alu
# Loading __work.shifter
# Loading __work.r_shift_log
# Loading __work.r_rotate
# Loading __work.l_shift_log
# Loading __work.l_rotate
# Loading __work.btr
# Loading __work.forward_unit
# Loading __work.pipe_EX_MEM
# Loading __work.memory
# Loading __work.mem_system
# Loading __work.pipe_MEM_WB
# Loading __work.wb
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 2905 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 20:45:42 on May 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2020/handouts/testprograms/public/inst_tests/jal_17.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work 
# Start time: 20:45:44 on May 01,2020
# //  ModelSim DE 10.7c Aug 17 2018Linux 4.15.0-96-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.fetch
# Loading __work.cla_16b
# Loading __work.cla_4b
# Loading __work.nand2
# Loading __work.not1
# Loading __work.nor2
# Loading __work.and2
# Loading __work.or2
# Loading __work.and3
# Loading __work.or3
# Loading __work.fullAdder_1b
# Loading __work.xor3
# Loading __work.nor3
# Loading __work.mux2_1_N
# Loading __work.mux4_1_16b
# Loading __work.mux4_1
# Loading __work.mux2_1
# Loading __work.mem_system_ins
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.dff
# Loading __work.cache_controller
# Loading __work.pipe_IF_ID
# Loading __work.decode
# Loading __work.control
# Loading __work.regFile_bypass
# Loading __work.regFile
# Loading __work.reg_8_16b
# Loading __work.reg_16b
# Loading __work.decode_forward
# Loading __work.extend
# Loading __work.branch_jump
# Loading __work.hazard_det
# Loading __work.pipe_ID_EX
# Loading __work.execute
# Loading __work.alu
# Loading __work.shifter
# Loading __work.r_shift_log
# Loading __work.r_rotate
# Loading __work.l_shift_log
# Loading __work.l_rotate
# Loading __work.btr
# Loading __work.forward_unit
# Loading __work.pipe_EX_MEM
# Loading __work.memory
# Loading __work.mem_system
# Loading __work.pipe_MEM_WB
# Loading __work.wb
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 3505 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 20:45:44 on May 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2020/handouts/testprograms/public/inst_tests/jal_19.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work 
# Start time: 20:45:46 on May 01,2020
# //  ModelSim DE 10.7c Aug 17 2018Linux 4.15.0-96-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.fetch
# Loading __work.cla_16b
# Loading __work.cla_4b
# Loading __work.nand2
# Loading __work.not1
# Loading __work.nor2
# Loading __work.and2
# Loading __work.or2
# Loading __work.and3
# Loading __work.or3
# Loading __work.fullAdder_1b
# Loading __work.xor3
# Loading __work.nor3
# Loading __work.mux2_1_N
# Loading __work.mux4_1_16b
# Loading __work.mux4_1
# Loading __work.mux2_1
# Loading __work.mem_system_ins
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.dff
# Loading __work.cache_controller
# Loading __work.pipe_IF_ID
# Loading __work.decode
# Loading __work.control
# Loading __work.regFile_bypass
# Loading __work.regFile
# Loading __work.reg_8_16b
# Loading __work.reg_16b
# Loading __work.decode_forward
# Loading __work.extend
# Loading __work.branch_jump
# Loading __work.hazard_det
# Loading __work.pipe_ID_EX
# Loading __work.execute
# Loading __work.alu
# Loading __work.shifter
# Loading __work.r_shift_log
# Loading __work.r_rotate
# Loading __work.l_shift_log
# Loading __work.l_rotate
# Loading __work.btr
# Loading __work.forward_unit
# Loading __work.pipe_EX_MEM
# Loading __work.memory
# Loading __work.mem_system
# Loading __work.pipe_MEM_WB
# Loading __work.wb
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 4105 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 20:45:46 on May 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2020/handouts/testprograms/public/inst_tests/jal_1.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work 
# Start time: 20:45:48 on May 01,2020
# //  ModelSim DE 10.7c Aug 17 2018Linux 4.15.0-96-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.fetch
# Loading __work.cla_16b
# Loading __work.cla_4b
# Loading __work.nand2
# Loading __work.not1
# Loading __work.nor2
# Loading __work.and2
# Loading __work.or2
# Loading __work.and3
# Loading __work.or3
# Loading __work.fullAdder_1b
# Loading __work.xor3
# Loading __work.nor3
# Loading __work.mux2_1_N
# Loading __work.mux4_1_16b
# Loading __work.mux4_1
# Loading __work.mux2_1
# Loading __work.mem_system_ins
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.dff
# Loading __work.cache_controller
# Loading __work.pipe_IF_ID
# Loading __work.decode
# Loading __work.control
# Loading __work.regFile_bypass
# Loading __work.regFile
# Loading __work.reg_8_16b
# Loading __work.reg_16b
# Loading __work.decode_forward
# Loading __work.extend
# Loading __work.branch_jump
# Loading __work.hazard_det
# Loading __work.pipe_ID_EX
# Loading __work.execute
# Loading __work.alu
# Loading __work.shifter
# Loading __work.r_shift_log
# Loading __work.r_rotate
# Loading __work.l_shift_log
# Loading __work.l_rotate
# Loading __work.btr
# Loading __work.forward_unit
# Loading __work.pipe_EX_MEM
# Loading __work.memory
# Loading __work.mem_system
# Loading __work.pipe_MEM_WB
# Loading __work.wb
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 5105 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 20:45:48 on May 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2020/handouts/testprograms/public/inst_tests/jal_22.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work 
# Start time: 20:45:49 on May 01,2020
# //  ModelSim DE 10.7c Aug 17 2018Linux 4.15.0-96-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.fetch
# Loading __work.cla_16b
# Loading __work.cla_4b
# Loading __work.nand2
# Loading __work.not1
# Loading __work.nor2
# Loading __work.and2
# Loading __work.or2
# Loading __work.and3
# Loading __work.or3
# Loading __work.fullAdder_1b
# Loading __work.xor3
# Loading __work.nor3
# Loading __work.mux2_1_N
# Loading __work.mux4_1_16b
# Loading __work.mux4_1
# Loading __work.mux2_1
# Loading __work.mem_system_ins
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.dff
# Loading __work.cache_controller
# Loading __work.pipe_IF_ID
# Loading __work.decode
# Loading __work.control
# Loading __work.regFile_bypass
# Loading __work.regFile
# Loading __work.reg_8_16b
# Loading __work.reg_16b
# Loading __work.decode_forward
# Loading __work.extend
# Loading __work.branch_jump
# Loading __work.hazard_det
# Loading __work.pipe_ID_EX
# Loading __work.execute
# Loading __work.alu
# Loading __work.shifter
# Loading __work.r_shift_log
# Loading __work.r_rotate
# Loading __work.l_shift_log
# Loading __work.l_rotate
# Loading __work.btr
# Loading __work.forward_unit
# Loading __work.pipe_EX_MEM
# Loading __work.memory
# Loading __work.mem_system
# Loading __work.pipe_MEM_WB
# Loading __work.wb
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 2205 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 20:45:50 on May 01,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2020/handouts/testprograms/public/inst_tests/jal_24.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work 
# Start time: 20:45:51 on May 01,2020
# //  ModelSim DE 10.7c Aug 17 2018Linux 4.15.0-96-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.fetch
# Loading __work.cla_16b
# Loading __work.cla_4b
# Loading __work.nand2
# Loading __work.not1
# Loading __work.nor2
# Loading __work.and2
# Loading __work.or2
# Loading __work.and3
# Loading __work.or3
# Loading __work.fullAdder_1b
# Loading __work.xor3
# Loading __work.nor3
# Loading __work.mux2_1_N
# Loading __work.mux4_1_16b
# Loading __work.mux4_1
# Loading __work.mux2_1
# Loading __work.mem_system_ins
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.dff
# Loading __work.cache_controller
# Loading __work.pipe_IF_ID
# Loading __work.decode
# Loading __work.control
# Loading __work.regFile_bypass
# Loading __work.regFile
# Loading __work.reg_8_16b
# Loading __work.reg_16b
# Loading __work.decode_forward
# Loading __work.extend
# Loading __work.branch_jump
# Loading __work.hazard_det
# Loading __work.pipe_ID_EX
# Loading __work.execute
# Loading __work.alu
# Loading __work.shifter
# Loading __work.r_shift_log
# Loading __work.r_rotate
# Loading __work.l_shift_log
# Loading __work.l_rotate
# Loading __work.btr
# Loading __work.forward_unit
# Loading __work.pipe_EX_MEM
# Loading __work.memory
# Loading __work.mem_system
# Loading __work.pipe_MEM_WB
# Loading __work.wb
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 2905 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 20:45:52 on May 01,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2020/handouts/testprograms/public/inst_tests/jal_25.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work 
# Start time: 20:45:53 on May 01,2020
# //  ModelSim DE 10.7c Aug 17 2018Linux 4.15.0-96-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.fetch
# Loading __work.cla_16b
# Loading __work.cla_4b
# Loading __work.nand2
# Loading __work.not1
# Loading __work.nor2
# Loading __work.and2
# Loading __work.or2
# Loading __work.and3
# Loading __work.or3
# Loading __work.fullAdder_1b
# Loading __work.xor3
# Loading __work.nor3
# Loading __work.mux2_1_N
# Loading __work.mux4_1_16b
# Loading __work.mux4_1
# Loading __work.mux2_1
# Loading __work.mem_system_ins
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.dff
# Loading __work.cache_controller
# Loading __work.pipe_IF_ID
# Loading __work.decode
# Loading __work.control
# Loading __work.regFile_bypass
# Loading __work.regFile
# Loading __work.reg_8_16b
# Loading __work.reg_16b
# Loading __work.decode_forward
# Loading __work.extend
# Loading __work.branch_jump
# Loading __work.hazard_det
# Loading __work.pipe_ID_EX
# Loading __work.execute
# Loading __work.alu
# Loading __work.shifter
# Loading __work.r_shift_log
# Loading __work.r_rotate
# Loading __work.l_shift_log
# Loading __work.l_rotate
# Loading __work.btr
# Loading __work.forward_unit
# Loading __work.pipe_EX_MEM
# Loading __work.memory
# Loading __work.mem_system
# Loading __work.pipe_MEM_WB
# Loading __work.wb
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 2905 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 20:45:53 on May 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2020/handouts/testprograms/public/inst_tests/jal_26.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work 
# Start time: 20:45:55 on May 01,2020
# //  ModelSim DE 10.7c Aug 17 2018Linux 4.15.0-96-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.fetch
# Loading __work.cla_16b
# Loading __work.cla_4b
# Loading __work.nand2
# Loading __work.not1
# Loading __work.nor2
# Loading __work.and2
# Loading __work.or2
# Loading __work.and3
# Loading __work.or3
# Loading __work.fullAdder_1b
# Loading __work.xor3
# Loading __work.nor3
# Loading __work.mux2_1_N
# Loading __work.mux4_1_16b
# Loading __work.mux4_1
# Loading __work.mux2_1
# Loading __work.mem_system_ins
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.dff
# Loading __work.cache_controller
# Loading __work.pipe_IF_ID
# Loading __work.decode
# Loading __work.control
# Loading __work.regFile_bypass
# Loading __work.regFile
# Loading __work.reg_8_16b
# Loading __work.reg_16b
# Loading __work.decode_forward
# Loading __work.extend
# Loading __work.branch_jump
# Loading __work.hazard_det
# Loading __work.pipe_ID_EX
# Loading __work.execute
# Loading __work.alu
# Loading __work.shifter
# Loading __work.r_shift_log
# Loading __work.r_rotate
# Loading __work.l_shift_log
# Loading __work.l_rotate
# Loading __work.btr
# Loading __work.forward_unit
# Loading __work.pipe_EX_MEM
# Loading __work.memory
# Loading __work.mem_system
# Loading __work.pipe_MEM_WB
# Loading __work.wb
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 6605 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 20:45:55 on May 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2020/handouts/testprograms/public/inst_tests/jal_27.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work 
# Start time: 20:45:57 on May 01,2020
# //  ModelSim DE 10.7c Aug 17 2018Linux 4.15.0-96-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.fetch
# Loading __work.cla_16b
# Loading __work.cla_4b
# Loading __work.nand2
# Loading __work.not1
# Loading __work.nor2
# Loading __work.and2
# Loading __work.or2
# Loading __work.and3
# Loading __work.or3
# Loading __work.fullAdder_1b
# Loading __work.xor3
# Loading __work.nor3
# Loading __work.mux2_1_N
# Loading __work.mux4_1_16b
# Loading __work.mux4_1
# Loading __work.mux2_1
# Loading __work.mem_system_ins
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.dff
# Loading __work.cache_controller
# Loading __work.pipe_IF_ID
# Loading __work.decode
# Loading __work.control
# Loading __work.regFile_bypass
# Loading __work.regFile
# Loading __work.reg_8_16b
# Loading __work.reg_16b
# Loading __work.decode_forward
# Loading __work.extend
# Loading __work.branch_jump
# Loading __work.hazard_det
# Loading __work.pipe_ID_EX
# Loading __work.execute
# Loading __work.alu
# Loading __work.shifter
# Loading __work.r_shift_log
# Loading __work.r_rotate
# Loading __work.l_shift_log
# Loading __work.l_rotate
# Loading __work.btr
# Loading __work.forward_unit
# Loading __work.pipe_EX_MEM
# Loading __work.memory
# Loading __work.mem_system
# Loading __work.pipe_MEM_WB
# Loading __work.wb
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 4105 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 20:45:57 on May 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2020/handouts/testprograms/public/inst_tests/jal_28.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work 
# Start time: 20:45:59 on May 01,2020
# //  ModelSim DE 10.7c Aug 17 2018Linux 4.15.0-96-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.fetch
# Loading __work.cla_16b
# Loading __work.cla_4b
# Loading __work.nand2
# Loading __work.not1
# Loading __work.nor2
# Loading __work.and2
# Loading __work.or2
# Loading __work.and3
# Loading __work.or3
# Loading __work.fullAdder_1b
# Loading __work.xor3
# Loading __work.nor3
# Loading __work.mux2_1_N
# Loading __work.mux4_1_16b
# Loading __work.mux4_1
# Loading __work.mux2_1
# Loading __work.mem_system_ins
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.dff
# Loading __work.cache_controller
# Loading __work.pipe_IF_ID
# Loading __work.decode
# Loading __work.control
# Loading __work.regFile_bypass
# Loading __work.regFile
# Loading __work.reg_8_16b
# Loading __work.reg_16b
# Loading __work.decode_forward
# Loading __work.extend
# Loading __work.branch_jump
# Loading __work.hazard_det
# Loading __work.pipe_ID_EX
# Loading __work.execute
# Loading __work.alu
# Loading __work.shifter
# Loading __work.r_shift_log
# Loading __work.r_rotate
# Loading __work.l_shift_log
# Loading __work.l_rotate
# Loading __work.btr
# Loading __work.forward_unit
# Loading __work.pipe_EX_MEM
# Loading __work.memory
# Loading __work.mem_system
# Loading __work.pipe_MEM_WB
# Loading __work.wb
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 2205 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 20:45:59 on May 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2020/handouts/testprograms/public/inst_tests/jal_29.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work 
# Start time: 20:46:00 on May 01,2020
# //  ModelSim DE 10.7c Aug 17 2018Linux 4.15.0-96-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.fetch
# Loading __work.cla_16b
# Loading __work.cla_4b
# Loading __work.nand2
# Loading __work.not1
# Loading __work.nor2
# Loading __work.and2
# Loading __work.or2
# Loading __work.and3
# Loading __work.or3
# Loading __work.fullAdder_1b
# Loading __work.xor3
# Loading __work.nor3
# Loading __work.mux2_1_N
# Loading __work.mux4_1_16b
# Loading __work.mux4_1
# Loading __work.mux2_1
# Loading __work.mem_system_ins
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.dff
# Loading __work.cache_controller
# Loading __work.pipe_IF_ID
# Loading __work.decode
# Loading __work.control
# Loading __work.regFile_bypass
# Loading __work.regFile
# Loading __work.reg_8_16b
# Loading __work.reg_16b
# Loading __work.decode_forward
# Loading __work.extend
# Loading __work.branch_jump
# Loading __work.hazard_det
# Loading __work.pipe_ID_EX
# Loading __work.execute
# Loading __work.alu
# Loading __work.shifter
# Loading __work.r_shift_log
# Loading __work.r_rotate
# Loading __work.l_shift_log
# Loading __work.l_rotate
# Loading __work.btr
# Loading __work.forward_unit
# Loading __work.pipe_EX_MEM
# Loading __work.memory
# Loading __work.mem_system
# Loading __work.pipe_MEM_WB
# Loading __work.wb
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 2205 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 20:46:01 on May 01,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2020/handouts/testprograms/public/inst_tests/jal_2.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work 
# Start time: 20:46:02 on May 01,2020
# //  ModelSim DE 10.7c Aug 17 2018Linux 4.15.0-96-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.fetch
# Loading __work.cla_16b
# Loading __work.cla_4b
# Loading __work.nand2
# Loading __work.not1
# Loading __work.nor2
# Loading __work.and2
# Loading __work.or2
# Loading __work.and3
# Loading __work.or3
# Loading __work.fullAdder_1b
# Loading __work.xor3
# Loading __work.nor3
# Loading __work.mux2_1_N
# Loading __work.mux4_1_16b
# Loading __work.mux4_1
# Loading __work.mux2_1
# Loading __work.mem_system_ins
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.dff
# Loading __work.cache_controller
# Loading __work.pipe_IF_ID
# Loading __work.decode
# Loading __work.control
# Loading __work.regFile_bypass
# Loading __work.regFile
# Loading __work.reg_8_16b
# Loading __work.reg_16b
# Loading __work.decode_forward
# Loading __work.extend
# Loading __work.branch_jump
# Loading __work.hazard_det
# Loading __work.pipe_ID_EX
# Loading __work.execute
# Loading __work.alu
# Loading __work.shifter
# Loading __work.r_shift_log
# Loading __work.r_rotate
# Loading __work.l_shift_log
# Loading __work.l_rotate
# Loading __work.btr
# Loading __work.forward_unit
# Loading __work.pipe_EX_MEM
# Loading __work.memory
# Loading __work.mem_system
# Loading __work.pipe_MEM_WB
# Loading __work.wb
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 2505 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 20:46:03 on May 01,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2020/handouts/testprograms/public/inst_tests/jal_30.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work 
# Start time: 20:46:04 on May 01,2020
# //  ModelSim DE 10.7c Aug 17 2018Linux 4.15.0-96-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.fetch
# Loading __work.cla_16b
# Loading __work.cla_4b
# Loading __work.nand2
# Loading __work.not1
# Loading __work.nor2
# Loading __work.and2
# Loading __work.or2
# Loading __work.and3
# Loading __work.or3
# Loading __work.fullAdder_1b
# Loading __work.xor3
# Loading __work.nor3
# Loading __work.mux2_1_N
# Loading __work.mux4_1_16b
# Loading __work.mux4_1
# Loading __work.mux2_1
# Loading __work.mem_system_ins
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.dff
# Loading __work.cache_controller
# Loading __work.pipe_IF_ID
# Loading __work.decode
# Loading __work.control
# Loading __work.regFile_bypass
# Loading __work.regFile
# Loading __work.reg_8_16b
# Loading __work.reg_16b
# Loading __work.decode_forward
# Loading __work.extend
# Loading __work.branch_jump
# Loading __work.hazard_det
# Loading __work.pipe_ID_EX
# Loading __work.execute
# Loading __work.alu
# Loading __work.shifter
# Loading __work.r_shift_log
# Loading __work.r_rotate
# Loading __work.l_shift_log
# Loading __work.l_rotate
# Loading __work.btr
# Loading __work.forward_unit
# Loading __work.pipe_EX_MEM
# Loading __work.memory
# Loading __work.mem_system
# Loading __work.pipe_MEM_WB
# Loading __work.wb
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 5905 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 20:46:05 on May 01,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2020/handouts/testprograms/public/inst_tests/jal_31.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work 
# Start time: 20:46:06 on May 01,2020
# //  ModelSim DE 10.7c Aug 17 2018Linux 4.15.0-96-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.fetch
# Loading __work.cla_16b
# Loading __work.cla_4b
# Loading __work.nand2
# Loading __work.not1
# Loading __work.nor2
# Loading __work.and2
# Loading __work.or2
# Loading __work.and3
# Loading __work.or3
# Loading __work.fullAdder_1b
# Loading __work.xor3
# Loading __work.nor3
# Loading __work.mux2_1_N
# Loading __work.mux4_1_16b
# Loading __work.mux4_1
# Loading __work.mux2_1
# Loading __work.mem_system_ins
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.dff
# Loading __work.cache_controller
# Loading __work.pipe_IF_ID
# Loading __work.decode
# Loading __work.control
# Loading __work.regFile_bypass
# Loading __work.regFile
# Loading __work.reg_8_16b
# Loading __work.reg_16b
# Loading __work.decode_forward
# Loading __work.extend
# Loading __work.branch_jump
# Loading __work.hazard_det
# Loading __work.pipe_ID_EX
# Loading __work.execute
# Loading __work.alu
# Loading __work.shifter
# Loading __work.r_shift_log
# Loading __work.r_rotate
# Loading __work.l_shift_log
# Loading __work.l_rotate
# Loading __work.btr
# Loading __work.forward_unit
# Loading __work.pipe_EX_MEM
# Loading __work.memory
# Loading __work.mem_system
# Loading __work.pipe_MEM_WB
# Loading __work.wb
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 4805 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 20:46:06 on May 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2020/handouts/testprograms/public/inst_tests/jal_32.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work 
# Start time: 20:46:08 on May 01,2020
# //  ModelSim DE 10.7c Aug 17 2018Linux 4.15.0-96-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.fetch
# Loading __work.cla_16b
# Loading __work.cla_4b
# Loading __work.nand2
# Loading __work.not1
# Loading __work.nor2
# Loading __work.and2
# Loading __work.or2
# Loading __work.and3
# Loading __work.or3
# Loading __work.fullAdder_1b
# Loading __work.xor3
# Loading __work.nor3
# Loading __work.mux2_1_N
# Loading __work.mux4_1_16b
# Loading __work.mux4_1
# Loading __work.mux2_1
# Loading __work.mem_system_ins
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.dff
# Loading __work.cache_controller
# Loading __work.pipe_IF_ID
# Loading __work.decode
# Loading __work.control
# Loading __work.regFile_bypass
# Loading __work.regFile
# Loading __work.reg_8_16b
# Loading __work.reg_16b
# Loading __work.decode_forward
# Loading __work.extend
# Loading __work.branch_jump
# Loading __work.hazard_det
# Loading __work.pipe_ID_EX
# Loading __work.execute
# Loading __work.alu
# Loading __work.shifter
# Loading __work.r_shift_log
# Loading __work.r_rotate
# Loading __work.l_shift_log
# Loading __work.l_rotate
# Loading __work.btr
# Loading __work.forward_unit
# Loading __work.pipe_EX_MEM
# Loading __work.memory
# Loading __work.mem_system
# Loading __work.pipe_MEM_WB
# Loading __work.wb
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 2905 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 20:46:08 on May 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2020/handouts/testprograms/public/inst_tests/jal_33.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work 
# Start time: 20:46:10 on May 01,2020
# //  ModelSim DE 10.7c Aug 17 2018Linux 4.15.0-96-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.fetch
# Loading __work.cla_16b
# Loading __work.cla_4b
# Loading __work.nand2
# Loading __work.not1
# Loading __work.nor2
# Loading __work.and2
# Loading __work.or2
# Loading __work.and3
# Loading __work.or3
# Loading __work.fullAdder_1b
# Loading __work.xor3
# Loading __work.nor3
# Loading __work.mux2_1_N
# Loading __work.mux4_1_16b
# Loading __work.mux4_1
# Loading __work.mux2_1
# Loading __work.mem_system_ins
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.dff
# Loading __work.cache_controller
# Loading __work.pipe_IF_ID
# Loading __work.decode
# Loading __work.control
# Loading __work.regFile_bypass
# Loading __work.regFile
# Loading __work.reg_8_16b
# Loading __work.reg_16b
# Loading __work.decode_forward
# Loading __work.extend
# Loading __work.branch_jump
# Loading __work.hazard_det
# Loading __work.pipe_ID_EX
# Loading __work.execute
# Loading __work.alu
# Loading __work.shifter
# Loading __work.r_shift_log
# Loading __work.r_rotate
# Loading __work.l_shift_log
# Loading __work.l_rotate
# Loading __work.btr
# Loading __work.forward_unit
# Loading __work.pipe_EX_MEM
# Loading __work.memory
# Loading __work.mem_system
# Loading __work.pipe_MEM_WB
# Loading __work.wb
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 2905 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 20:46:10 on May 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2020/handouts/testprograms/public/inst_tests/jal_35.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work 
# Start time: 20:46:11 on May 01,2020
# //  ModelSim DE 10.7c Aug 17 2018Linux 4.15.0-96-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.fetch
# Loading __work.cla_16b
# Loading __work.cla_4b
# Loading __work.nand2
# Loading __work.not1
# Loading __work.nor2
# Loading __work.and2
# Loading __work.or2
# Loading __work.and3
# Loading __work.or3
# Loading __work.fullAdder_1b
# Loading __work.xor3
# Loading __work.nor3
# Loading __work.mux2_1_N
# Loading __work.mux4_1_16b
# Loading __work.mux4_1
# Loading __work.mux2_1
# Loading __work.mem_system_ins
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.dff
# Loading __work.cache_controller
# Loading __work.pipe_IF_ID
# Loading __work.decode
# Loading __work.control
# Loading __work.regFile_bypass
# Loading __work.regFile
# Loading __work.reg_8_16b
# Loading __work.reg_16b
# Loading __work.decode_forward
# Loading __work.extend
# Loading __work.branch_jump
# Loading __work.hazard_det
# Loading __work.pipe_ID_EX
# Loading __work.execute
# Loading __work.alu
# Loading __work.shifter
# Loading __work.r_shift_log
# Loading __work.r_rotate
# Loading __work.l_shift_log
# Loading __work.l_rotate
# Loading __work.btr
# Loading __work.forward_unit
# Loading __work.pipe_EX_MEM
# Loading __work.memory
# Loading __work.mem_system
# Loading __work.pipe_MEM_WB
# Loading __work.wb
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 3805 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 20:46:12 on May 01,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2020/handouts/testprograms/public/inst_tests/jal_36.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work 
# Start time: 20:46:13 on May 01,2020
# //  ModelSim DE 10.7c Aug 17 2018Linux 4.15.0-96-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.fetch
# Loading __work.cla_16b
# Loading __work.cla_4b
# Loading __work.nand2
# Loading __work.not1
# Loading __work.nor2
# Loading __work.and2
# Loading __work.or2
# Loading __work.and3
# Loading __work.or3
# Loading __work.fullAdder_1b
# Loading __work.xor3
# Loading __work.nor3
# Loading __work.mux2_1_N
# Loading __work.mux4_1_16b
# Loading __work.mux4_1
# Loading __work.mux2_1
# Loading __work.mem_system_ins
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.dff
# Loading __work.cache_controller
# Loading __work.pipe_IF_ID
# Loading __work.decode
# Loading __work.control
# Loading __work.regFile_bypass
# Loading __work.regFile
# Loading __work.reg_8_16b
# Loading __work.reg_16b
# Loading __work.decode_forward
# Loading __work.extend
# Loading __work.branch_jump
# Loading __work.hazard_det
# Loading __work.pipe_ID_EX
# Loading __work.execute
# Loading __work.alu
# Loading __work.shifter
# Loading __work.r_shift_log
# Loading __work.r_rotate
# Loading __work.l_shift_log
# Loading __work.l_rotate
# Loading __work.btr
# Loading __work.forward_unit
# Loading __work.pipe_EX_MEM
# Loading __work.memory
# Loading __work.mem_system
# Loading __work.pipe_MEM_WB
# Loading __work.wb
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 5305 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 20:46:14 on May 01,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2020/handouts/testprograms/public/inst_tests/jal_3.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work 
# Start time: 20:46:15 on May 01,2020
# //  ModelSim DE 10.7c Aug 17 2018Linux 4.15.0-96-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.fetch
# Loading __work.cla_16b
# Loading __work.cla_4b
# Loading __work.nand2
# Loading __work.not1
# Loading __work.nor2
# Loading __work.and2
# Loading __work.or2
# Loading __work.and3
# Loading __work.or3
# Loading __work.fullAdder_1b
# Loading __work.xor3
# Loading __work.nor3
# Loading __work.mux2_1_N
# Loading __work.mux4_1_16b
# Loading __work.mux4_1
# Loading __work.mux2_1
# Loading __work.mem_system_ins
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.dff
# Loading __work.cache_controller
# Loading __work.pipe_IF_ID
# Loading __work.decode
# Loading __work.control
# Loading __work.regFile_bypass
# Loading __work.regFile
# Loading __work.reg_8_16b
# Loading __work.reg_16b
# Loading __work.decode_forward
# Loading __work.extend
# Loading __work.branch_jump
# Loading __work.hazard_det
# Loading __work.pipe_ID_EX
# Loading __work.execute
# Loading __work.alu
# Loading __work.shifter
# Loading __work.r_shift_log
# Loading __work.r_rotate
# Loading __work.l_shift_log
# Loading __work.l_rotate
# Loading __work.btr
# Loading __work.forward_unit
# Loading __work.pipe_EX_MEM
# Loading __work.memory
# Loading __work.mem_system
# Loading __work.pipe_MEM_WB
# Loading __work.wb
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 2505 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 20:46:16 on May 01,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2020/handouts/testprograms/public/inst_tests/jal_4.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work 
# Start time: 20:46:17 on May 01,2020
# //  ModelSim DE 10.7c Aug 17 2018Linux 4.15.0-96-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.fetch
# Loading __work.cla_16b
# Loading __work.cla_4b
# Loading __work.nand2
# Loading __work.not1
# Loading __work.nor2
# Loading __work.and2
# Loading __work.or2
# Loading __work.and3
# Loading __work.or3
# Loading __work.fullAdder_1b
# Loading __work.xor3
# Loading __work.nor3
# Loading __work.mux2_1_N
# Loading __work.mux4_1_16b
# Loading __work.mux4_1
# Loading __work.mux2_1
# Loading __work.mem_system_ins
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.dff
# Loading __work.cache_controller
# Loading __work.pipe_IF_ID
# Loading __work.decode
# Loading __work.control
# Loading __work.regFile_bypass
# Loading __work.regFile
# Loading __work.reg_8_16b
# Loading __work.reg_16b
# Loading __work.decode_forward
# Loading __work.extend
# Loading __work.branch_jump
# Loading __work.hazard_det
# Loading __work.pipe_ID_EX
# Loading __work.execute
# Loading __work.alu
# Loading __work.shifter
# Loading __work.r_shift_log
# Loading __work.r_rotate
# Loading __work.l_shift_log
# Loading __work.l_rotate
# Loading __work.btr
# Loading __work.forward_unit
# Loading __work.pipe_EX_MEM
# Loading __work.memory
# Loading __work.mem_system
# Loading __work.pipe_MEM_WB
# Loading __work.wb
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 3505 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 20:46:17 on May 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2020/handouts/testprograms/public/inst_tests/jal_5.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work 
# Start time: 20:46:19 on May 01,2020
# //  ModelSim DE 10.7c Aug 17 2018Linux 4.15.0-96-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.fetch
# Loading __work.cla_16b
# Loading __work.cla_4b
# Loading __work.nand2
# Loading __work.not1
# Loading __work.nor2
# Loading __work.and2
# Loading __work.or2
# Loading __work.and3
# Loading __work.or3
# Loading __work.fullAdder_1b
# Loading __work.xor3
# Loading __work.nor3
# Loading __work.mux2_1_N
# Loading __work.mux4_1_16b
# Loading __work.mux4_1
# Loading __work.mux2_1
# Loading __work.mem_system_ins
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.dff
# Loading __work.cache_controller
# Loading __work.pipe_IF_ID
# Loading __work.decode
# Loading __work.control
# Loading __work.regFile_bypass
# Loading __work.regFile
# Loading __work.reg_8_16b
# Loading __work.reg_16b
# Loading __work.decode_forward
# Loading __work.extend
# Loading __work.branch_jump
# Loading __work.hazard_det
# Loading __work.pipe_ID_EX
# Loading __work.execute
# Loading __work.alu
# Loading __work.shifter
# Loading __work.r_shift_log
# Loading __work.r_rotate
# Loading __work.l_shift_log
# Loading __work.l_rotate
# Loading __work.btr
# Loading __work.forward_unit
# Loading __work.pipe_EX_MEM
# Loading __work.memory
# Loading __work.mem_system
# Loading __work.pipe_MEM_WB
# Loading __work.wb
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 5005 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 20:46:19 on May 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2020/handouts/testprograms/public/inst_tests/jal_6.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work 
# Start time: 20:46:21 on May 01,2020
# //  ModelSim DE 10.7c Aug 17 2018Linux 4.15.0-96-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.fetch
# Loading __work.cla_16b
# Loading __work.cla_4b
# Loading __work.nand2
# Loading __work.not1
# Loading __work.nor2
# Loading __work.and2
# Loading __work.or2
# Loading __work.and3
# Loading __work.or3
# Loading __work.fullAdder_1b
# Loading __work.xor3
# Loading __work.nor3
# Loading __work.mux2_1_N
# Loading __work.mux4_1_16b
# Loading __work.mux4_1
# Loading __work.mux2_1
# Loading __work.mem_system_ins
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.dff
# Loading __work.cache_controller
# Loading __work.pipe_IF_ID
# Loading __work.decode
# Loading __work.control
# Loading __work.regFile_bypass
# Loading __work.regFile
# Loading __work.reg_8_16b
# Loading __work.reg_16b
# Loading __work.decode_forward
# Loading __work.extend
# Loading __work.branch_jump
# Loading __work.hazard_det
# Loading __work.pipe_ID_EX
# Loading __work.execute
# Loading __work.alu
# Loading __work.shifter
# Loading __work.r_shift_log
# Loading __work.r_rotate
# Loading __work.l_shift_log
# Loading __work.l_rotate
# Loading __work.btr
# Loading __work.forward_unit
# Loading __work.pipe_EX_MEM
# Loading __work.memory
# Loading __work.mem_system
# Loading __work.pipe_MEM_WB
# Loading __work.wb
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 4405 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 20:46:21 on May 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2020/handouts/testprograms/public/inst_tests/jal_8.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work 
# Start time: 20:46:23 on May 01,2020
# //  ModelSim DE 10.7c Aug 17 2018Linux 4.15.0-96-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.fetch
# Loading __work.cla_16b
# Loading __work.cla_4b
# Loading __work.nand2
# Loading __work.not1
# Loading __work.nor2
# Loading __work.and2
# Loading __work.or2
# Loading __work.and3
# Loading __work.or3
# Loading __work.fullAdder_1b
# Loading __work.xor3
# Loading __work.nor3
# Loading __work.mux2_1_N
# Loading __work.mux4_1_16b
# Loading __work.mux4_1
# Loading __work.mux2_1
# Loading __work.mem_system_ins
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.dff
# Loading __work.cache_controller
# Loading __work.pipe_IF_ID
# Loading __work.decode
# Loading __work.control
# Loading __work.regFile_bypass
# Loading __work.regFile
# Loading __work.reg_8_16b
# Loading __work.reg_16b
# Loading __work.decode_forward
# Loading __work.extend
# Loading __work.branch_jump
# Loading __work.hazard_det
# Loading __work.pipe_ID_EX
# Loading __work.execute
# Loading __work.alu
# Loading __work.shifter
# Loading __work.r_shift_log
# Loading __work.r_rotate
# Loading __work.l_shift_log
# Loading __work.l_rotate
# Loading __work.btr
# Loading __work.forward_unit
# Loading __work.pipe_EX_MEM
# Loading __work.memory
# Loading __work.mem_system
# Loading __work.pipe_MEM_WB
# Loading __work.wb
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 2505 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 20:46:23 on May 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2020/handouts/testprograms/public/inst_tests/jalr_0.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work 
# Start time: 20:46:24 on May 01,2020
# //  ModelSim DE 10.7c Aug 17 2018Linux 4.15.0-96-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.fetch
# Loading __work.cla_16b
# Loading __work.cla_4b
# Loading __work.nand2
# Loading __work.not1
# Loading __work.nor2
# Loading __work.and2
# Loading __work.or2
# Loading __work.and3
# Loading __work.or3
# Loading __work.fullAdder_1b
# Loading __work.xor3
# Loading __work.nor3
# Loading __work.mux2_1_N
# Loading __work.mux4_1_16b
# Loading __work.mux4_1
# Loading __work.mux2_1
# Loading __work.mem_system_ins
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.dff
# Loading __work.cache_controller
# Loading __work.pipe_IF_ID
# Loading __work.decode
# Loading __work.control
# Loading __work.regFile_bypass
# Loading __work.regFile
# Loading __work.reg_8_16b
# Loading __work.reg_16b
# Loading __work.decode_forward
# Loading __work.extend
# Loading __work.branch_jump
# Loading __work.hazard_det
# Loading __work.pipe_ID_EX
# Loading __work.execute
# Loading __work.alu
# Loading __work.shifter
# Loading __work.r_shift_log
# Loading __work.r_rotate
# Loading __work.l_shift_log
# Loading __work.l_rotate
# Loading __work.btr
# Loading __work.forward_unit
# Loading __work.pipe_EX_MEM
# Loading __work.memory
# Loading __work.mem_system
# Loading __work.pipe_MEM_WB
# Loading __work.wb
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 5105 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 20:46:25 on May 01,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2020/handouts/testprograms/public/inst_tests/jalr_11.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work 
# Start time: 20:46:26 on May 01,2020
# //  ModelSim DE 10.7c Aug 17 2018Linux 4.15.0-96-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.fetch
# Loading __work.cla_16b
# Loading __work.cla_4b
# Loading __work.nand2
# Loading __work.not1
# Loading __work.nor2
# Loading __work.and2
# Loading __work.or2
# Loading __work.and3
# Loading __work.or3
# Loading __work.fullAdder_1b
# Loading __work.xor3
# Loading __work.nor3
# Loading __work.mux2_1_N
# Loading __work.mux4_1_16b
# Loading __work.mux4_1
# Loading __work.mux2_1
# Loading __work.mem_system_ins
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.dff
# Loading __work.cache_controller
# Loading __work.pipe_IF_ID
# Loading __work.decode
# Loading __work.control
# Loading __work.regFile_bypass
# Loading __work.regFile
# Loading __work.reg_8_16b
# Loading __work.reg_16b
# Loading __work.decode_forward
# Loading __work.extend
# Loading __work.branch_jump
# Loading __work.hazard_det
# Loading __work.pipe_ID_EX
# Loading __work.execute
# Loading __work.alu
# Loading __work.shifter
# Loading __work.r_shift_log
# Loading __work.r_rotate
# Loading __work.l_shift_log
# Loading __work.l_rotate
# Loading __work.btr
# Loading __work.forward_unit
# Loading __work.pipe_EX_MEM
# Loading __work.memory
# Loading __work.mem_system
# Loading __work.pipe_MEM_WB
# Loading __work.wb
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 5705 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 20:46:27 on May 01,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2020/handouts/testprograms/public/inst_tests/jalr_12.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work 
# Start time: 20:46:28 on May 01,2020
# //  ModelSim DE 10.7c Aug 17 2018Linux 4.15.0-96-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.fetch
# Loading __work.cla_16b
# Loading __work.cla_4b
# Loading __work.nand2
# Loading __work.not1
# Loading __work.nor2
# Loading __work.and2
# Loading __work.or2
# Loading __work.and3
# Loading __work.or3
# Loading __work.fullAdder_1b
# Loading __work.xor3
# Loading __work.nor3
# Loading __work.mux2_1_N
# Loading __work.mux4_1_16b
# Loading __work.mux4_1
# Loading __work.mux2_1
# Loading __work.mem_system_ins
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.dff
# Loading __work.cache_controller
# Loading __work.pipe_IF_ID
# Loading __work.decode
# Loading __work.control
# Loading __work.regFile_bypass
# Loading __work.regFile
# Loading __work.reg_8_16b
# Loading __work.reg_16b
# Loading __work.decode_forward
# Loading __work.extend
# Loading __work.branch_jump
# Loading __work.hazard_det
# Loading __work.pipe_ID_EX
# Loading __work.execute
# Loading __work.alu
# Loading __work.shifter
# Loading __work.r_shift_log
# Loading __work.r_rotate
# Loading __work.l_shift_log
# Loading __work.l_rotate
# Loading __work.btr
# Loading __work.forward_unit
# Loading __work.pipe_EX_MEM
# Loading __work.memory
# Loading __work.mem_system
# Loading __work.pipe_MEM_WB
# Loading __work.wb
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 4105 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 20:46:29 on May 01,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2020/handouts/testprograms/public/inst_tests/jalr_13.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work 
# Start time: 20:46:30 on May 01,2020
# //  ModelSim DE 10.7c Aug 17 2018Linux 4.15.0-96-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.fetch
# Loading __work.cla_16b
# Loading __work.cla_4b
# Loading __work.nand2
# Loading __work.not1
# Loading __work.nor2
# Loading __work.and2
# Loading __work.or2
# Loading __work.and3
# Loading __work.or3
# Loading __work.fullAdder_1b
# Loading __work.xor3
# Loading __work.nor3
# Loading __work.mux2_1_N
# Loading __work.mux4_1_16b
# Loading __work.mux4_1
# Loading __work.mux2_1
# Loading __work.mem_system_ins
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.dff
# Loading __work.cache_controller
# Loading __work.pipe_IF_ID
# Loading __work.decode
# Loading __work.control
# Loading __work.regFile_bypass
# Loading __work.regFile
# Loading __work.reg_8_16b
# Loading __work.reg_16b
# Loading __work.decode_forward
# Loading __work.extend
# Loading __work.branch_jump
# Loading __work.hazard_det
# Loading __work.pipe_ID_EX
# Loading __work.execute
# Loading __work.alu
# Loading __work.shifter
# Loading __work.r_shift_log
# Loading __work.r_rotate
# Loading __work.l_shift_log
# Loading __work.l_rotate
# Loading __work.btr
# Loading __work.forward_unit
# Loading __work.pipe_EX_MEM
# Loading __work.memory
# Loading __work.mem_system
# Loading __work.pipe_MEM_WB
# Loading __work.wb
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 4105 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 20:46:31 on May 01,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2020/handouts/testprograms/public/inst_tests/jalr_14.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work 
# Start time: 20:46:32 on May 01,2020
# //  ModelSim DE 10.7c Aug 17 2018Linux 4.15.0-96-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.fetch
# Loading __work.cla_16b
# Loading __work.cla_4b
# Loading __work.nand2
# Loading __work.not1
# Loading __work.nor2
# Loading __work.and2
# Loading __work.or2
# Loading __work.and3
# Loading __work.or3
# Loading __work.fullAdder_1b
# Loading __work.xor3
# Loading __work.nor3
# Loading __work.mux2_1_N
# Loading __work.mux4_1_16b
# Loading __work.mux4_1
# Loading __work.mux2_1
# Loading __work.mem_system_ins
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.dff
# Loading __work.cache_controller
# Loading __work.pipe_IF_ID
# Loading __work.decode
# Loading __work.control
# Loading __work.regFile_bypass
# Loading __work.regFile
# Loading __work.reg_8_16b
# Loading __work.reg_16b
# Loading __work.decode_forward
# Loading __work.extend
# Loading __work.branch_jump
# Loading __work.hazard_det
# Loading __work.pipe_ID_EX
# Loading __work.execute
# Loading __work.alu
# Loading __work.shifter
# Loading __work.r_shift_log
# Loading __work.r_rotate
# Loading __work.l_shift_log
# Loading __work.l_rotate
# Loading __work.btr
# Loading __work.forward_unit
# Loading __work.pipe_EX_MEM
# Loading __work.memory
# Loading __work.mem_system
# Loading __work.pipe_MEM_WB
# Loading __work.wb
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 4105 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 20:46:32 on May 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2020/handouts/testprograms/public/inst_tests/jalr_15.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work 
# Start time: 20:46:34 on May 01,2020
# //  ModelSim DE 10.7c Aug 17 2018Linux 4.15.0-96-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.fetch
# Loading __work.cla_16b
# Loading __work.cla_4b
# Loading __work.nand2
# Loading __work.not1
# Loading __work.nor2
# Loading __work.and2
# Loading __work.or2
# Loading __work.and3
# Loading __work.or3
# Loading __work.fullAdder_1b
# Loading __work.xor3
# Loading __work.nor3
# Loading __work.mux2_1_N
# Loading __work.mux4_1_16b
# Loading __work.mux4_1
# Loading __work.mux2_1
# Loading __work.mem_system_ins
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.dff
# Loading __work.cache_controller
# Loading __work.pipe_IF_ID
# Loading __work.decode
# Loading __work.control
# Loading __work.regFile_bypass
# Loading __work.regFile
# Loading __work.reg_8_16b
# Loading __work.reg_16b
# Loading __work.decode_forward
# Loading __work.extend
# Loading __work.branch_jump
# Loading __work.hazard_det
# Loading __work.pipe_ID_EX
# Loading __work.execute
# Loading __work.alu
# Loading __work.shifter
# Loading __work.r_shift_log
# Loading __work.r_rotate
# Loading __work.l_shift_log
# Loading __work.l_rotate
# Loading __work.btr
# Loading __work.forward_unit
# Loading __work.pipe_EX_MEM
# Loading __work.memory
# Loading __work.mem_system
# Loading __work.pipe_MEM_WB
# Loading __work.wb
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 3805 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 20:46:34 on May 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2020/handouts/testprograms/public/inst_tests/jalr_16.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work 
# Start time: 20:46:36 on May 01,2020
# //  ModelSim DE 10.7c Aug 17 2018Linux 4.15.0-96-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.fetch
# Loading __work.cla_16b
# Loading __work.cla_4b
# Loading __work.nand2
# Loading __work.not1
# Loading __work.nor2
# Loading __work.and2
# Loading __work.or2
# Loading __work.and3
# Loading __work.or3
# Loading __work.fullAdder_1b
# Loading __work.xor3
# Loading __work.nor3
# Loading __work.mux2_1_N
# Loading __work.mux4_1_16b
# Loading __work.mux4_1
# Loading __work.mux2_1
# Loading __work.mem_system_ins
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.dff
# Loading __work.cache_controller
# Loading __work.pipe_IF_ID
# Loading __work.decode
# Loading __work.control
# Loading __work.regFile_bypass
# Loading __work.regFile
# Loading __work.reg_8_16b
# Loading __work.reg_16b
# Loading __work.decode_forward
# Loading __work.extend
# Loading __work.branch_jump
# Loading __work.hazard_det
# Loading __work.pipe_ID_EX
# Loading __work.execute
# Loading __work.alu
# Loading __work.shifter
# Loading __work.r_shift_log
# Loading __work.r_rotate
# Loading __work.l_shift_log
# Loading __work.l_rotate
# Loading __work.btr
# Loading __work.forward_unit
# Loading __work.pipe_EX_MEM
# Loading __work.memory
# Loading __work.mem_system
# Loading __work.pipe_MEM_WB
# Loading __work.wb
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 3805 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 20:46:36 on May 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2020/handouts/testprograms/public/inst_tests/jalr_17.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work 
# Start time: 20:46:37 on May 01,2020
# //  ModelSim DE 10.7c Aug 17 2018Linux 4.15.0-96-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.fetch
# Loading __work.cla_16b
# Loading __work.cla_4b
# Loading __work.nand2
# Loading __work.not1
# Loading __work.nor2
# Loading __work.and2
# Loading __work.or2
# Loading __work.and3
# Loading __work.or3
# Loading __work.fullAdder_1b
# Loading __work.xor3
# Loading __work.nor3
# Loading __work.mux2_1_N
# Loading __work.mux4_1_16b
# Loading __work.mux4_1
# Loading __work.mux2_1
# Loading __work.mem_system_ins
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.dff
# Loading __work.cache_controller
# Loading __work.pipe_IF_ID
# Loading __work.decode
# Loading __work.control
# Loading __work.regFile_bypass
# Loading __work.regFile
# Loading __work.reg_8_16b
# Loading __work.reg_16b
# Loading __work.decode_forward
# Loading __work.extend
# Loading __work.branch_jump
# Loading __work.hazard_det
# Loading __work.pipe_ID_EX
# Loading __work.execute
# Loading __work.alu
# Loading __work.shifter
# Loading __work.r_shift_log
# Loading __work.r_rotate
# Loading __work.l_shift_log
# Loading __work.l_rotate
# Loading __work.btr
# Loading __work.forward_unit
# Loading __work.pipe_EX_MEM
# Loading __work.memory
# Loading __work.mem_system
# Loading __work.pipe_MEM_WB
# Loading __work.wb
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 5405 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 20:46:38 on May 01,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2020/handouts/testprograms/public/inst_tests/jalr_18.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work 
# Start time: 20:46:39 on May 01,2020
# //  ModelSim DE 10.7c Aug 17 2018Linux 4.15.0-96-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.fetch
# Loading __work.cla_16b
# Loading __work.cla_4b
# Loading __work.nand2
# Loading __work.not1
# Loading __work.nor2
# Loading __work.and2
# Loading __work.or2
# Loading __work.and3
# Loading __work.or3
# Loading __work.fullAdder_1b
# Loading __work.xor3
# Loading __work.nor3
# Loading __work.mux2_1_N
# Loading __work.mux4_1_16b
# Loading __work.mux4_1
# Loading __work.mux2_1
# Loading __work.mem_system_ins
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.dff
# Loading __work.cache_controller
# Loading __work.pipe_IF_ID
# Loading __work.decode
# Loading __work.control
# Loading __work.regFile_bypass
# Loading __work.regFile
# Loading __work.reg_8_16b
# Loading __work.reg_16b
# Loading __work.decode_forward
# Loading __work.extend
# Loading __work.branch_jump
# Loading __work.hazard_det
# Loading __work.pipe_ID_EX
# Loading __work.execute
# Loading __work.alu
# Loading __work.shifter
# Loading __work.r_shift_log
# Loading __work.r_rotate
# Loading __work.l_shift_log
# Loading __work.l_rotate
# Loading __work.btr
# Loading __work.forward_unit
# Loading __work.pipe_EX_MEM
# Loading __work.memory
# Loading __work.mem_system
# Loading __work.pipe_MEM_WB
# Loading __work.wb
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 3805 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 20:46:40 on May 01,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2020/handouts/testprograms/public/inst_tests/jalr_19.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work 
# Start time: 20:46:41 on May 01,2020
# //  ModelSim DE 10.7c Aug 17 2018Linux 4.15.0-96-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.fetch
# Loading __work.cla_16b
# Loading __work.cla_4b
# Loading __work.nand2
# Loading __work.not1
# Loading __work.nor2
# Loading __work.and2
# Loading __work.or2
# Loading __work.and3
# Loading __work.or3
# Loading __work.fullAdder_1b
# Loading __work.xor3
# Loading __work.nor3
# Loading __work.mux2_1_N
# Loading __work.mux4_1_16b
# Loading __work.mux4_1
# Loading __work.mux2_1
# Loading __work.mem_system_ins
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.dff
# Loading __work.cache_controller
# Loading __work.pipe_IF_ID
# Loading __work.decode
# Loading __work.control
# Loading __work.regFile_bypass
# Loading __work.regFile
# Loading __work.reg_8_16b
# Loading __work.reg_16b
# Loading __work.decode_forward
# Loading __work.extend
# Loading __work.branch_jump
# Loading __work.hazard_det
# Loading __work.pipe_ID_EX
# Loading __work.execute
# Loading __work.alu
# Loading __work.shifter
# Loading __work.r_shift_log
# Loading __work.r_rotate
# Loading __work.l_shift_log
# Loading __work.l_rotate
# Loading __work.btr
# Loading __work.forward_unit
# Loading __work.pipe_EX_MEM
# Loading __work.memory
# Loading __work.mem_system
# Loading __work.pipe_MEM_WB
# Loading __work.wb
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 5705 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 20:46:42 on May 01,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2020/handouts/testprograms/public/inst_tests/jalr_1.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work 
# Start time: 20:46:43 on May 01,2020
# //  ModelSim DE 10.7c Aug 17 2018Linux 4.15.0-96-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.fetch
# Loading __work.cla_16b
# Loading __work.cla_4b
# Loading __work.nand2
# Loading __work.not1
# Loading __work.nor2
# Loading __work.and2
# Loading __work.or2
# Loading __work.and3
# Loading __work.or3
# Loading __work.fullAdder_1b
# Loading __work.xor3
# Loading __work.nor3
# Loading __work.mux2_1_N
# Loading __work.mux4_1_16b
# Loading __work.mux4_1
# Loading __work.mux2_1
# Loading __work.mem_system_ins
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.dff
# Loading __work.cache_controller
# Loading __work.pipe_IF_ID
# Loading __work.decode
# Loading __work.control
# Loading __work.regFile_bypass
# Loading __work.regFile
# Loading __work.reg_8_16b
# Loading __work.reg_16b
# Loading __work.decode_forward
# Loading __work.extend
# Loading __work.branch_jump
# Loading __work.hazard_det
# Loading __work.pipe_ID_EX
# Loading __work.execute
# Loading __work.alu
# Loading __work.shifter
# Loading __work.r_shift_log
# Loading __work.r_rotate
# Loading __work.l_shift_log
# Loading __work.l_rotate
# Loading __work.btr
# Loading __work.forward_unit
# Loading __work.pipe_EX_MEM
# Loading __work.memory
# Loading __work.mem_system
# Loading __work.pipe_MEM_WB
# Loading __work.wb
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 5105 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 20:46:43 on May 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2020/handouts/testprograms/public/inst_tests/jalr_27.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work 
# Start time: 20:46:45 on May 01,2020
# //  ModelSim DE 10.7c Aug 17 2018Linux 4.15.0-96-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.fetch
# Loading __work.cla_16b
# Loading __work.cla_4b
# Loading __work.nand2
# Loading __work.not1
# Loading __work.nor2
# Loading __work.and2
# Loading __work.or2
# Loading __work.and3
# Loading __work.or3
# Loading __work.fullAdder_1b
# Loading __work.xor3
# Loading __work.nor3
# Loading __work.mux2_1_N
# Loading __work.mux4_1_16b
# Loading __work.mux4_1
# Loading __work.mux2_1
# Loading __work.mem_system_ins
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.dff
# Loading __work.cache_controller
# Loading __work.pipe_IF_ID
# Loading __work.decode
# Loading __work.control
# Loading __work.regFile_bypass
# Loading __work.regFile
# Loading __work.reg_8_16b
# Loading __work.reg_16b
# Loading __work.decode_forward
# Loading __work.extend
# Loading __work.branch_jump
# Loading __work.hazard_det
# Loading __work.pipe_ID_EX
# Loading __work.execute
# Loading __work.alu
# Loading __work.shifter
# Loading __work.r_shift_log
# Loading __work.r_rotate
# Loading __work.l_shift_log
# Loading __work.l_rotate
# Loading __work.btr
# Loading __work.forward_unit
# Loading __work.pipe_EX_MEM
# Loading __work.memory
# Loading __work.mem_system
# Loading __work.pipe_MEM_WB
# Loading __work.wb
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 8905 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 20:46:45 on May 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2020/handouts/testprograms/public/inst_tests/jalr_28.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work 
# Start time: 20:46:47 on May 01,2020
# //  ModelSim DE 10.7c Aug 17 2018Linux 4.15.0-96-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.fetch
# Loading __work.cla_16b
# Loading __work.cla_4b
# Loading __work.nand2
# Loading __work.not1
# Loading __work.nor2
# Loading __work.and2
# Loading __work.or2
# Loading __work.and3
# Loading __work.or3
# Loading __work.fullAdder_1b
# Loading __work.xor3
# Loading __work.nor3
# Loading __work.mux2_1_N
# Loading __work.mux4_1_16b
# Loading __work.mux4_1
# Loading __work.mux2_1
# Loading __work.mem_system_ins
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.dff
# Loading __work.cache_controller
# Loading __work.pipe_IF_ID
# Loading __work.decode
# Loading __work.control
# Loading __work.regFile_bypass
# Loading __work.regFile
# Loading __work.reg_8_16b
# Loading __work.reg_16b
# Loading __work.decode_forward
# Loading __work.extend
# Loading __work.branch_jump
# Loading __work.hazard_det
# Loading __work.pipe_ID_EX
# Loading __work.execute
# Loading __work.alu
# Loading __work.shifter
# Loading __work.r_shift_log
# Loading __work.r_rotate
# Loading __work.l_shift_log
# Loading __work.l_rotate
# Loading __work.btr
# Loading __work.forward_unit
# Loading __work.pipe_EX_MEM
# Loading __work.memory
# Loading __work.mem_system
# Loading __work.pipe_MEM_WB
# Loading __work.wb
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 4805 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 20:46:47 on May 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2020/handouts/testprograms/public/inst_tests/jalr_29.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work 
# Start time: 20:46:49 on May 01,2020
# //  ModelSim DE 10.7c Aug 17 2018Linux 4.15.0-96-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.fetch
# Loading __work.cla_16b
# Loading __work.cla_4b
# Loading __work.nand2
# Loading __work.not1
# Loading __work.nor2
# Loading __work.and2
# Loading __work.or2
# Loading __work.and3
# Loading __work.or3
# Loading __work.fullAdder_1b
# Loading __work.xor3
# Loading __work.nor3
# Loading __work.mux2_1_N
# Loading __work.mux4_1_16b
# Loading __work.mux4_1
# Loading __work.mux2_1
# Loading __work.mem_system_ins
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.dff
# Loading __work.cache_controller
# Loading __work.pipe_IF_ID
# Loading __work.decode
# Loading __work.control
# Loading __work.regFile_bypass
# Loading __work.regFile
# Loading __work.reg_8_16b
# Loading __work.reg_16b
# Loading __work.decode_forward
# Loading __work.extend
# Loading __work.branch_jump
# Loading __work.hazard_det
# Loading __work.pipe_ID_EX
# Loading __work.execute
# Loading __work.alu
# Loading __work.shifter
# Loading __work.r_shift_log
# Loading __work.r_rotate
# Loading __work.l_shift_log
# Loading __work.l_rotate
# Loading __work.btr
# Loading __work.forward_unit
# Loading __work.pipe_EX_MEM
# Loading __work.memory
# Loading __work.mem_system
# Loading __work.pipe_MEM_WB
# Loading __work.wb
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 2505 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 20:46:50 on May 01,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2020/handouts/testprograms/public/inst_tests/jalr_2.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work 
# Start time: 20:46:51 on May 01,2020
# //  ModelSim DE 10.7c Aug 17 2018Linux 4.15.0-96-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.fetch
# Loading __work.cla_16b
# Loading __work.cla_4b
# Loading __work.nand2
# Loading __work.not1
# Loading __work.nor2
# Loading __work.and2
# Loading __work.or2
# Loading __work.and3
# Loading __work.or3
# Loading __work.fullAdder_1b
# Loading __work.xor3
# Loading __work.nor3
# Loading __work.mux2_1_N
# Loading __work.mux4_1_16b
# Loading __work.mux4_1
# Loading __work.mux2_1
# Loading __work.mem_system_ins
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.dff
# Loading __work.cache_controller
# Loading __work.pipe_IF_ID
# Loading __work.decode
# Loading __work.control
# Loading __work.regFile_bypass
# Loading __work.regFile
# Loading __work.reg_8_16b
# Loading __work.reg_16b
# Loading __work.decode_forward
# Loading __work.extend
# Loading __work.branch_jump
# Loading __work.hazard_det
# Loading __work.pipe_ID_EX
# Loading __work.execute
# Loading __work.alu
# Loading __work.shifter
# Loading __work.r_shift_log
# Loading __work.r_rotate
# Loading __work.l_shift_log
# Loading __work.l_rotate
# Loading __work.btr
# Loading __work.forward_unit
# Loading __work.pipe_EX_MEM
# Loading __work.memory
# Loading __work.mem_system
# Loading __work.pipe_MEM_WB
# Loading __work.wb
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 4805 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 20:46:51 on May 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2020/handouts/testprograms/public/inst_tests/jalr_30.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work 
# Start time: 20:46:53 on May 01,2020
# //  ModelSim DE 10.7c Aug 17 2018Linux 4.15.0-96-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.fetch
# Loading __work.cla_16b
# Loading __work.cla_4b
# Loading __work.nand2
# Loading __work.not1
# Loading __work.nor2
# Loading __work.and2
# Loading __work.or2
# Loading __work.and3
# Loading __work.or3
# Loading __work.fullAdder_1b
# Loading __work.xor3
# Loading __work.nor3
# Loading __work.mux2_1_N
# Loading __work.mux4_1_16b
# Loading __work.mux4_1
# Loading __work.mux2_1
# Loading __work.mem_system_ins
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.dff
# Loading __work.cache_controller
# Loading __work.pipe_IF_ID
# Loading __work.decode
# Loading __work.control
# Loading __work.regFile_bypass
# Loading __work.regFile
# Loading __work.reg_8_16b
# Loading __work.reg_16b
# Loading __work.decode_forward
# Loading __work.extend
# Loading __work.branch_jump
# Loading __work.hazard_det
# Loading __work.pipe_ID_EX
# Loading __work.execute
# Loading __work.alu
# Loading __work.shifter
# Loading __work.r_shift_log
# Loading __work.r_rotate
# Loading __work.l_shift_log
# Loading __work.l_rotate
# Loading __work.btr
# Loading __work.forward_unit
# Loading __work.pipe_EX_MEM
# Loading __work.memory
# Loading __work.mem_system
# Loading __work.pipe_MEM_WB
# Loading __work.wb
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 3205 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 20:46:53 on May 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2020/handouts/testprograms/public/inst_tests/jalr_31.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work 
# Start time: 20:46:55 on May 01,2020
# //  ModelSim DE 10.7c Aug 17 2018Linux 4.15.0-96-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.fetch
# Loading __work.cla_16b
# Loading __work.cla_4b
# Loading __work.nand2
# Loading __work.not1
# Loading __work.nor2
# Loading __work.and2
# Loading __work.or2
# Loading __work.and3
# Loading __work.or3
# Loading __work.fullAdder_1b
# Loading __work.xor3
# Loading __work.nor3
# Loading __work.mux2_1_N
# Loading __work.mux4_1_16b
# Loading __work.mux4_1
# Loading __work.mux2_1
# Loading __work.mem_system_ins
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.dff
# Loading __work.cache_controller
# Loading __work.pipe_IF_ID
# Loading __work.decode
# Loading __work.control
# Loading __work.regFile_bypass
# Loading __work.regFile
# Loading __work.reg_8_16b
# Loading __work.reg_16b
# Loading __work.decode_forward
# Loading __work.extend
# Loading __work.branch_jump
# Loading __work.hazard_det
# Loading __work.pipe_ID_EX
# Loading __work.execute
# Loading __work.alu
# Loading __work.shifter
# Loading __work.r_shift_log
# Loading __work.r_rotate
# Loading __work.l_shift_log
# Loading __work.l_rotate
# Loading __work.btr
# Loading __work.forward_unit
# Loading __work.pipe_EX_MEM
# Loading __work.memory
# Loading __work.mem_system
# Loading __work.pipe_MEM_WB
# Loading __work.wb
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 6205 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 20:46:55 on May 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2020/handouts/testprograms/public/inst_tests/jalr_32.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work 
# Start time: 20:46:56 on May 01,2020
# //  ModelSim DE 10.7c Aug 17 2018Linux 4.15.0-96-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.fetch
# Loading __work.cla_16b
# Loading __work.cla_4b
# Loading __work.nand2
# Loading __work.not1
# Loading __work.nor2
# Loading __work.and2
# Loading __work.or2
# Loading __work.and3
# Loading __work.or3
# Loading __work.fullAdder_1b
# Loading __work.xor3
# Loading __work.nor3
# Loading __work.mux2_1_N
# Loading __work.mux4_1_16b
# Loading __work.mux4_1
# Loading __work.mux2_1
# Loading __work.mem_system_ins
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.dff
# Loading __work.cache_controller
# Loading __work.pipe_IF_ID
# Loading __work.decode
# Loading __work.control
# Loading __work.regFile_bypass
# Loading __work.regFile
# Loading __work.reg_8_16b
# Loading __work.reg_16b
# Loading __work.decode_forward
# Loading __work.extend
# Loading __work.branch_jump
# Loading __work.hazard_det
# Loading __work.pipe_ID_EX
# Loading __work.execute
# Loading __work.alu
# Loading __work.shifter
# Loading __work.r_shift_log
# Loading __work.r_rotate
# Loading __work.l_shift_log
# Loading __work.l_rotate
# Loading __work.btr
# Loading __work.forward_unit
# Loading __work.pipe_EX_MEM
# Loading __work.memory
# Loading __work.mem_system
# Loading __work.pipe_MEM_WB
# Loading __work.wb
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 4705 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 20:46:57 on May 01,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2020/handouts/testprograms/public/inst_tests/jalr_33.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work 
# Start time: 20:46:58 on May 01,2020
# //  ModelSim DE 10.7c Aug 17 2018Linux 4.15.0-96-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.fetch
# Loading __work.cla_16b
# Loading __work.cla_4b
# Loading __work.nand2
# Loading __work.not1
# Loading __work.nor2
# Loading __work.and2
# Loading __work.or2
# Loading __work.and3
# Loading __work.or3
# Loading __work.fullAdder_1b
# Loading __work.xor3
# Loading __work.nor3
# Loading __work.mux2_1_N
# Loading __work.mux4_1_16b
# Loading __work.mux4_1
# Loading __work.mux2_1
# Loading __work.mem_system_ins
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.dff
# Loading __work.cache_controller
# Loading __work.pipe_IF_ID
# Loading __work.decode
# Loading __work.control
# Loading __work.regFile_bypass
# Loading __work.regFile
# Loading __work.reg_8_16b
# Loading __work.reg_16b
# Loading __work.decode_forward
# Loading __work.extend
# Loading __work.branch_jump
# Loading __work.hazard_det
# Loading __work.pipe_ID_EX
# Loading __work.execute
# Loading __work.alu
# Loading __work.shifter
# Loading __work.r_shift_log
# Loading __work.r_rotate
# Loading __work.l_shift_log
# Loading __work.l_rotate
# Loading __work.btr
# Loading __work.forward_unit
# Loading __work.pipe_EX_MEM
# Loading __work.memory
# Loading __work.mem_system
# Loading __work.pipe_MEM_WB
# Loading __work.wb
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 3205 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 20:46:59 on May 01,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2020/handouts/testprograms/public/inst_tests/jalr_34.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work 
# Start time: 20:47:00 on May 01,2020
# //  ModelSim DE 10.7c Aug 17 2018Linux 4.15.0-96-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.fetch
# Loading __work.cla_16b
# Loading __work.cla_4b
# Loading __work.nand2
# Loading __work.not1
# Loading __work.nor2
# Loading __work.and2
# Loading __work.or2
# Loading __work.and3
# Loading __work.or3
# Loading __work.fullAdder_1b
# Loading __work.xor3
# Loading __work.nor3
# Loading __work.mux2_1_N
# Loading __work.mux4_1_16b
# Loading __work.mux4_1
# Loading __work.mux2_1
# Loading __work.mem_system_ins
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.dff
# Loading __work.cache_controller
# Loading __work.pipe_IF_ID
# Loading __work.decode
# Loading __work.control
# Loading __work.regFile_bypass
# Loading __work.regFile
# Loading __work.reg_8_16b
# Loading __work.reg_16b
# Loading __work.decode_forward
# Loading __work.extend
# Loading __work.branch_jump
# Loading __work.hazard_det
# Loading __work.pipe_ID_EX
# Loading __work.execute
# Loading __work.alu
# Loading __work.shifter
# Loading __work.r_shift_log
# Loading __work.r_rotate
# Loading __work.l_shift_log
# Loading __work.l_rotate
# Loading __work.btr
# Loading __work.forward_unit
# Loading __work.pipe_EX_MEM
# Loading __work.memory
# Loading __work.mem_system
# Loading __work.pipe_MEM_WB
# Loading __work.wb
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 3205 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 20:47:01 on May 01,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2020/handouts/testprograms/public/inst_tests/jalr_36.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work 
# Start time: 20:47:02 on May 01,2020
# //  ModelSim DE 10.7c Aug 17 2018Linux 4.15.0-96-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.fetch
# Loading __work.cla_16b
# Loading __work.cla_4b
# Loading __work.nand2
# Loading __work.not1
# Loading __work.nor2
# Loading __work.and2
# Loading __work.or2
# Loading __work.and3
# Loading __work.or3
# Loading __work.fullAdder_1b
# Loading __work.xor3
# Loading __work.nor3
# Loading __work.mux2_1_N
# Loading __work.mux4_1_16b
# Loading __work.mux4_1
# Loading __work.mux2_1
# Loading __work.mem_system_ins
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.dff
# Loading __work.cache_controller
# Loading __work.pipe_IF_ID
# Loading __work.decode
# Loading __work.control
# Loading __work.regFile_bypass
# Loading __work.regFile
# Loading __work.reg_8_16b
# Loading __work.reg_16b
# Loading __work.decode_forward
# Loading __work.extend
# Loading __work.branch_jump
# Loading __work.hazard_det
# Loading __work.pipe_ID_EX
# Loading __work.execute
# Loading __work.alu
# Loading __work.shifter
# Loading __work.r_shift_log
# Loading __work.r_rotate
# Loading __work.l_shift_log
# Loading __work.l_rotate
# Loading __work.btr
# Loading __work.forward_unit
# Loading __work.pipe_EX_MEM
# Loading __work.memory
# Loading __work.mem_system
# Loading __work.pipe_MEM_WB
# Loading __work.wb
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 3205 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 20:47:02 on May 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2020/handouts/testprograms/public/inst_tests/jalr_3.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work 
# Start time: 20:47:04 on May 01,2020
# //  ModelSim DE 10.7c Aug 17 2018Linux 4.15.0-96-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.fetch
# Loading __work.cla_16b
# Loading __work.cla_4b
# Loading __work.nand2
# Loading __work.not1
# Loading __work.nor2
# Loading __work.and2
# Loading __work.or2
# Loading __work.and3
# Loading __work.or3
# Loading __work.fullAdder_1b
# Loading __work.xor3
# Loading __work.nor3
# Loading __work.mux2_1_N
# Loading __work.mux4_1_16b
# Loading __work.mux4_1
# Loading __work.mux2_1
# Loading __work.mem_system_ins
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.dff
# Loading __work.cache_controller
# Loading __work.pipe_IF_ID
# Loading __work.decode
# Loading __work.control
# Loading __work.regFile_bypass
# Loading __work.regFile
# Loading __work.reg_8_16b
# Loading __work.reg_16b
# Loading __work.decode_forward
# Loading __work.extend
# Loading __work.branch_jump
# Loading __work.hazard_det
# Loading __work.pipe_ID_EX
# Loading __work.execute
# Loading __work.alu
# Loading __work.shifter
# Loading __work.r_shift_log
# Loading __work.r_rotate
# Loading __work.l_shift_log
# Loading __work.l_rotate
# Loading __work.btr
# Loading __work.forward_unit
# Loading __work.pipe_EX_MEM
# Loading __work.memory
# Loading __work.mem_system
# Loading __work.pipe_MEM_WB
# Loading __work.wb
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 7105 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 20:47:05 on May 01,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2020/handouts/testprograms/public/inst_tests/jalr_4.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work 
# Start time: 20:47:07 on May 01,2020
# //  ModelSim DE 10.7c Aug 17 2018Linux 4.15.0-96-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.fetch
# Loading __work.cla_16b
# Loading __work.cla_4b
# Loading __work.nand2
# Loading __work.not1
# Loading __work.nor2
# Loading __work.and2
# Loading __work.or2
# Loading __work.and3
# Loading __work.or3
# Loading __work.fullAdder_1b
# Loading __work.xor3
# Loading __work.nor3
# Loading __work.mux2_1_N
# Loading __work.mux4_1_16b
# Loading __work.mux4_1
# Loading __work.mux2_1
# Loading __work.mem_system_ins
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.dff
# Loading __work.cache_controller
# Loading __work.pipe_IF_ID
# Loading __work.decode
# Loading __work.control
# Loading __work.regFile_bypass
# Loading __work.regFile
# Loading __work.reg_8_16b
# Loading __work.reg_16b
# Loading __work.decode_forward
# Loading __work.extend
# Loading __work.branch_jump
# Loading __work.hazard_det
# Loading __work.pipe_ID_EX
# Loading __work.execute
# Loading __work.alu
# Loading __work.shifter
# Loading __work.r_shift_log
# Loading __work.r_rotate
# Loading __work.l_shift_log
# Loading __work.l_rotate
# Loading __work.btr
# Loading __work.forward_unit
# Loading __work.pipe_EX_MEM
# Loading __work.memory
# Loading __work.mem_system
# Loading __work.pipe_MEM_WB
# Loading __work.wb
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 6305 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 20:47:07 on May 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2020/handouts/testprograms/public/inst_tests/jalr_5.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work 
# Start time: 20:47:09 on May 01,2020
# //  ModelSim DE 10.7c Aug 17 2018Linux 4.15.0-96-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.fetch
# Loading __work.cla_16b
# Loading __work.cla_4b
# Loading __work.nand2
# Loading __work.not1
# Loading __work.nor2
# Loading __work.and2
# Loading __work.or2
# Loading __work.and3
# Loading __work.or3
# Loading __work.fullAdder_1b
# Loading __work.xor3
# Loading __work.nor3
# Loading __work.mux2_1_N
# Loading __work.mux4_1_16b
# Loading __work.mux4_1
# Loading __work.mux2_1
# Loading __work.mem_system_ins
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.dff
# Loading __work.cache_controller
# Loading __work.pipe_IF_ID
# Loading __work.decode
# Loading __work.control
# Loading __work.regFile_bypass
# Loading __work.regFile
# Loading __work.reg_8_16b
# Loading __work.reg_16b
# Loading __work.decode_forward
# Loading __work.extend
# Loading __work.branch_jump
# Loading __work.hazard_det
# Loading __work.pipe_ID_EX
# Loading __work.execute
# Loading __work.alu
# Loading __work.shifter
# Loading __work.r_shift_log
# Loading __work.r_rotate
# Loading __work.l_shift_log
# Loading __work.l_rotate
# Loading __work.btr
# Loading __work.forward_unit
# Loading __work.pipe_EX_MEM
# Loading __work.memory
# Loading __work.mem_system
# Loading __work.pipe_MEM_WB
# Loading __work.wb
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 4705 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 20:47:09 on May 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2020/handouts/testprograms/public/inst_tests/jalr_6.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work 
# Start time: 20:47:11 on May 01,2020
# //  ModelSim DE 10.7c Aug 17 2018Linux 4.15.0-96-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.fetch
# Loading __work.cla_16b
# Loading __work.cla_4b
# Loading __work.nand2
# Loading __work.not1
# Loading __work.nor2
# Loading __work.and2
# Loading __work.or2
# Loading __work.and3
# Loading __work.or3
# Loading __work.fullAdder_1b
# Loading __work.xor3
# Loading __work.nor3
# Loading __work.mux2_1_N
# Loading __work.mux4_1_16b
# Loading __work.mux4_1
# Loading __work.mux2_1
# Loading __work.mem_system_ins
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.dff
# Loading __work.cache_controller
# Loading __work.pipe_IF_ID
# Loading __work.decode
# Loading __work.control
# Loading __work.regFile_bypass
# Loading __work.regFile
# Loading __work.reg_8_16b
# Loading __work.reg_16b
# Loading __work.decode_forward
# Loading __work.extend
# Loading __work.branch_jump
# Loading __work.hazard_det
# Loading __work.pipe_ID_EX
# Loading __work.execute
# Loading __work.alu
# Loading __work.shifter
# Loading __work.r_shift_log
# Loading __work.r_rotate
# Loading __work.l_shift_log
# Loading __work.l_rotate
# Loading __work.btr
# Loading __work.forward_unit
# Loading __work.pipe_EX_MEM
# Loading __work.memory
# Loading __work.mem_system
# Loading __work.pipe_MEM_WB
# Loading __work.wb
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 4105 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 20:47:11 on May 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2020/handouts/testprograms/public/inst_tests/jalr_7.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work 
# Start time: 20:47:12 on May 01,2020
# //  ModelSim DE 10.7c Aug 17 2018Linux 4.15.0-96-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.fetch
# Loading __work.cla_16b
# Loading __work.cla_4b
# Loading __work.nand2
# Loading __work.not1
# Loading __work.nor2
# Loading __work.and2
# Loading __work.or2
# Loading __work.and3
# Loading __work.or3
# Loading __work.fullAdder_1b
# Loading __work.xor3
# Loading __work.nor3
# Loading __work.mux2_1_N
# Loading __work.mux4_1_16b
# Loading __work.mux4_1
# Loading __work.mux2_1
# Loading __work.mem_system_ins
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.dff
# Loading __work.cache_controller
# Loading __work.pipe_IF_ID
# Loading __work.decode
# Loading __work.control
# Loading __work.regFile_bypass
# Loading __work.regFile
# Loading __work.reg_8_16b
# Loading __work.reg_16b
# Loading __work.decode_forward
# Loading __work.extend
# Loading __work.branch_jump
# Loading __work.hazard_det
# Loading __work.pipe_ID_EX
# Loading __work.execute
# Loading __work.alu
# Loading __work.shifter
# Loading __work.r_shift_log
# Loading __work.r_rotate
# Loading __work.l_shift_log
# Loading __work.l_rotate
# Loading __work.btr
# Loading __work.forward_unit
# Loading __work.pipe_EX_MEM
# Loading __work.memory
# Loading __work.mem_system
# Loading __work.pipe_MEM_WB
# Loading __work.wb
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 5605 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 20:47:13 on May 01,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2020/handouts/testprograms/public/inst_tests/jr_0.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work 
# Start time: 20:47:14 on May 01,2020
# //  ModelSim DE 10.7c Aug 17 2018Linux 4.15.0-96-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.fetch
# Loading __work.cla_16b
# Loading __work.cla_4b
# Loading __work.nand2
# Loading __work.not1
# Loading __work.nor2
# Loading __work.and2
# Loading __work.or2
# Loading __work.and3
# Loading __work.or3
# Loading __work.fullAdder_1b
# Loading __work.xor3
# Loading __work.nor3
# Loading __work.mux2_1_N
# Loading __work.mux4_1_16b
# Loading __work.mux4_1
# Loading __work.mux2_1
# Loading __work.mem_system_ins
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.dff
# Loading __work.cache_controller
# Loading __work.pipe_IF_ID
# Loading __work.decode
# Loading __work.control
# Loading __work.regFile_bypass
# Loading __work.regFile
# Loading __work.reg_8_16b
# Loading __work.reg_16b
# Loading __work.decode_forward
# Loading __work.extend
# Loading __work.branch_jump
# Loading __work.hazard_det
# Loading __work.pipe_ID_EX
# Loading __work.execute
# Loading __work.alu
# Loading __work.shifter
# Loading __work.r_shift_log
# Loading __work.r_rotate
# Loading __work.l_shift_log
# Loading __work.l_rotate
# Loading __work.btr
# Loading __work.forward_unit
# Loading __work.pipe_EX_MEM
# Loading __work.memory
# Loading __work.mem_system
# Loading __work.pipe_MEM_WB
# Loading __work.wb
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 3505 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 20:47:15 on May 01,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2020/handouts/testprograms/public/inst_tests/lbi_0.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work 
# Start time: 20:47:16 on May 01,2020
# //  ModelSim DE 10.7c Aug 17 2018Linux 4.15.0-96-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.fetch
# Loading __work.cla_16b
# Loading __work.cla_4b
# Loading __work.nand2
# Loading __work.not1
# Loading __work.nor2
# Loading __work.and2
# Loading __work.or2
# Loading __work.and3
# Loading __work.or3
# Loading __work.fullAdder_1b
# Loading __work.xor3
# Loading __work.nor3
# Loading __work.mux2_1_N
# Loading __work.mux4_1_16b
# Loading __work.mux4_1
# Loading __work.mux2_1
# Loading __work.mem_system_ins
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.dff
# Loading __work.cache_controller
# Loading __work.pipe_IF_ID
# Loading __work.decode
# Loading __work.control
# Loading __work.regFile_bypass
# Loading __work.regFile
# Loading __work.reg_8_16b
# Loading __work.reg_16b
# Loading __work.decode_forward
# Loading __work.extend
# Loading __work.branch_jump
# Loading __work.hazard_det
# Loading __work.pipe_ID_EX
# Loading __work.execute
# Loading __work.alu
# Loading __work.shifter
# Loading __work.r_shift_log
# Loading __work.r_rotate
# Loading __work.l_shift_log
# Loading __work.l_rotate
# Loading __work.btr
# Loading __work.forward_unit
# Loading __work.pipe_EX_MEM
# Loading __work.memory
# Loading __work.mem_system
# Loading __work.pipe_MEM_WB
# Loading __work.wb
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 3805 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 20:47:17 on May 01,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2020/handouts/testprograms/public/inst_tests/lbi_1.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work 
# Start time: 20:47:18 on May 01,2020
# //  ModelSim DE 10.7c Aug 17 2018Linux 4.15.0-96-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.fetch
# Loading __work.cla_16b
# Loading __work.cla_4b
# Loading __work.nand2
# Loading __work.not1
# Loading __work.nor2
# Loading __work.and2
# Loading __work.or2
# Loading __work.and3
# Loading __work.or3
# Loading __work.fullAdder_1b
# Loading __work.xor3
# Loading __work.nor3
# Loading __work.mux2_1_N
# Loading __work.mux4_1_16b
# Loading __work.mux4_1
# Loading __work.mux2_1
# Loading __work.mem_system_ins
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.dff
# Loading __work.cache_controller
# Loading __work.pipe_IF_ID
# Loading __work.decode
# Loading __work.control
# Loading __work.regFile_bypass
# Loading __work.regFile
# Loading __work.reg_8_16b
# Loading __work.reg_16b
# Loading __work.decode_forward
# Loading __work.extend
# Loading __work.branch_jump
# Loading __work.hazard_det
# Loading __work.pipe_ID_EX
# Loading __work.execute
# Loading __work.alu
# Loading __work.shifter
# Loading __work.r_shift_log
# Loading __work.r_rotate
# Loading __work.l_shift_log
# Loading __work.l_rotate
# Loading __work.btr
# Loading __work.forward_unit
# Loading __work.pipe_EX_MEM
# Loading __work.memory
# Loading __work.mem_system
# Loading __work.pipe_MEM_WB
# Loading __work.wb
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 5405 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 20:47:18 on May 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2020/handouts/testprograms/public/inst_tests/ld_0.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work 
# Start time: 20:47:20 on May 01,2020
# //  ModelSim DE 10.7c Aug 17 2018Linux 4.15.0-96-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.fetch
# Loading __work.cla_16b
# Loading __work.cla_4b
# Loading __work.nand2
# Loading __work.not1
# Loading __work.nor2
# Loading __work.and2
# Loading __work.or2
# Loading __work.and3
# Loading __work.or3
# Loading __work.fullAdder_1b
# Loading __work.xor3
# Loading __work.nor3
# Loading __work.mux2_1_N
# Loading __work.mux4_1_16b
# Loading __work.mux4_1
# Loading __work.mux2_1
# Loading __work.mem_system_ins
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.dff
# Loading __work.cache_controller
# Loading __work.pipe_IF_ID
# Loading __work.decode
# Loading __work.control
# Loading __work.regFile_bypass
# Loading __work.regFile
# Loading __work.reg_8_16b
# Loading __work.reg_16b
# Loading __work.decode_forward
# Loading __work.extend
# Loading __work.branch_jump
# Loading __work.hazard_det
# Loading __work.pipe_ID_EX
# Loading __work.execute
# Loading __work.alu
# Loading __work.shifter
# Loading __work.r_shift_log
# Loading __work.r_rotate
# Loading __work.l_shift_log
# Loading __work.l_rotate
# Loading __work.btr
# Loading __work.forward_unit
# Loading __work.pipe_EX_MEM
# Loading __work.memory
# Loading __work.mem_system
# Loading __work.pipe_MEM_WB
# Loading __work.wb
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 4405 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 20:47:20 on May 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2020/handouts/testprograms/public/inst_tests/ld_1.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work 
# Start time: 20:47:22 on May 01,2020
# //  ModelSim DE 10.7c Aug 17 2018Linux 4.15.0-96-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.fetch
# Loading __work.cla_16b
# Loading __work.cla_4b
# Loading __work.nand2
# Loading __work.not1
# Loading __work.nor2
# Loading __work.and2
# Loading __work.or2
# Loading __work.and3
# Loading __work.or3
# Loading __work.fullAdder_1b
# Loading __work.xor3
# Loading __work.nor3
# Loading __work.mux2_1_N
# Loading __work.mux4_1_16b
# Loading __work.mux4_1
# Loading __work.mux2_1
# Loading __work.mem_system_ins
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.dff
# Loading __work.cache_controller
# Loading __work.pipe_IF_ID
# Loading __work.decode
# Loading __work.control
# Loading __work.regFile_bypass
# Loading __work.regFile
# Loading __work.reg_8_16b
# Loading __work.reg_16b
# Loading __work.decode_forward
# Loading __work.extend
# Loading __work.branch_jump
# Loading __work.hazard_det
# Loading __work.pipe_ID_EX
# Loading __work.execute
# Loading __work.alu
# Loading __work.shifter
# Loading __work.r_shift_log
# Loading __work.r_rotate
# Loading __work.l_shift_log
# Loading __work.l_rotate
# Loading __work.btr
# Loading __work.forward_unit
# Loading __work.pipe_EX_MEM
# Loading __work.memory
# Loading __work.mem_system
# Loading __work.pipe_MEM_WB
# Loading __work.wb
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 4405 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 20:47:22 on May 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2020/handouts/testprograms/public/inst_tests/ld_2.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work 
# Start time: 20:47:24 on May 01,2020
# //  ModelSim DE 10.7c Aug 17 2018Linux 4.15.0-96-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.fetch
# Loading __work.cla_16b
# Loading __work.cla_4b
# Loading __work.nand2
# Loading __work.not1
# Loading __work.nor2
# Loading __work.and2
# Loading __work.or2
# Loading __work.and3
# Loading __work.or3
# Loading __work.fullAdder_1b
# Loading __work.xor3
# Loading __work.nor3
# Loading __work.mux2_1_N
# Loading __work.mux4_1_16b
# Loading __work.mux4_1
# Loading __work.mux2_1
# Loading __work.mem_system_ins
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.dff
# Loading __work.cache_controller
# Loading __work.pipe_IF_ID
# Loading __work.decode
# Loading __work.control
# Loading __work.regFile_bypass
# Loading __work.regFile
# Loading __work.reg_8_16b
# Loading __work.reg_16b
# Loading __work.decode_forward
# Loading __work.extend
# Loading __work.branch_jump
# Loading __work.hazard_det
# Loading __work.pipe_ID_EX
# Loading __work.execute
# Loading __work.alu
# Loading __work.shifter
# Loading __work.r_shift_log
# Loading __work.r_rotate
# Loading __work.l_shift_log
# Loading __work.l_rotate
# Loading __work.btr
# Loading __work.forward_unit
# Loading __work.pipe_EX_MEM
# Loading __work.memory
# Loading __work.mem_system
# Loading __work.pipe_MEM_WB
# Loading __work.wb
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 4405 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 20:47:24 on May 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2020/handouts/testprograms/public/inst_tests/ld_3.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work 
# Start time: 20:47:26 on May 01,2020
# //  ModelSim DE 10.7c Aug 17 2018Linux 4.15.0-96-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.fetch
# Loading __work.cla_16b
# Loading __work.cla_4b
# Loading __work.nand2
# Loading __work.not1
# Loading __work.nor2
# Loading __work.and2
# Loading __work.or2
# Loading __work.and3
# Loading __work.or3
# Loading __work.fullAdder_1b
# Loading __work.xor3
# Loading __work.nor3
# Loading __work.mux2_1_N
# Loading __work.mux4_1_16b
# Loading __work.mux4_1
# Loading __work.mux2_1
# Loading __work.mem_system_ins
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.dff
# Loading __work.cache_controller
# Loading __work.pipe_IF_ID
# Loading __work.decode
# Loading __work.control
# Loading __work.regFile_bypass
# Loading __work.regFile
# Loading __work.reg_8_16b
# Loading __work.reg_16b
# Loading __work.decode_forward
# Loading __work.extend
# Loading __work.branch_jump
# Loading __work.hazard_det
# Loading __work.pipe_ID_EX
# Loading __work.execute
# Loading __work.alu
# Loading __work.shifter
# Loading __work.r_shift_log
# Loading __work.r_rotate
# Loading __work.l_shift_log
# Loading __work.l_rotate
# Loading __work.btr
# Loading __work.forward_unit
# Loading __work.pipe_EX_MEM
# Loading __work.memory
# Loading __work.mem_system
# Loading __work.pipe_MEM_WB
# Loading __work.wb
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 10205 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 20:47:26 on May 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2020/handouts/testprograms/public/inst_tests/rol_0.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work 
# Start time: 20:47:27 on May 01,2020
# //  ModelSim DE 10.7c Aug 17 2018Linux 4.15.0-96-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.fetch
# Loading __work.cla_16b
# Loading __work.cla_4b
# Loading __work.nand2
# Loading __work.not1
# Loading __work.nor2
# Loading __work.and2
# Loading __work.or2
# Loading __work.and3
# Loading __work.or3
# Loading __work.fullAdder_1b
# Loading __work.xor3
# Loading __work.nor3
# Loading __work.mux2_1_N
# Loading __work.mux4_1_16b
# Loading __work.mux4_1
# Loading __work.mux2_1
# Loading __work.mem_system_ins
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.dff
# Loading __work.cache_controller
# Loading __work.pipe_IF_ID
# Loading __work.decode
# Loading __work.control
# Loading __work.regFile_bypass
# Loading __work.regFile
# Loading __work.reg_8_16b
# Loading __work.reg_16b
# Loading __work.decode_forward
# Loading __work.extend
# Loading __work.branch_jump
# Loading __work.hazard_det
# Loading __work.pipe_ID_EX
# Loading __work.execute
# Loading __work.alu
# Loading __work.shifter
# Loading __work.r_shift_log
# Loading __work.r_rotate
# Loading __work.l_shift_log
# Loading __work.l_rotate
# Loading __work.btr
# Loading __work.forward_unit
# Loading __work.pipe_EX_MEM
# Loading __work.memory
# Loading __work.mem_system
# Loading __work.pipe_MEM_WB
# Loading __work.wb
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 6005 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 20:47:28 on May 01,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2020/handouts/testprograms/public/inst_tests/rol_1.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work 
# Start time: 20:47:29 on May 01,2020
# //  ModelSim DE 10.7c Aug 17 2018Linux 4.15.0-96-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.fetch
# Loading __work.cla_16b
# Loading __work.cla_4b
# Loading __work.nand2
# Loading __work.not1
# Loading __work.nor2
# Loading __work.and2
# Loading __work.or2
# Loading __work.and3
# Loading __work.or3
# Loading __work.fullAdder_1b
# Loading __work.xor3
# Loading __work.nor3
# Loading __work.mux2_1_N
# Loading __work.mux4_1_16b
# Loading __work.mux4_1
# Loading __work.mux2_1
# Loading __work.mem_system_ins
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.dff
# Loading __work.cache_controller
# Loading __work.pipe_IF_ID
# Loading __work.decode
# Loading __work.control
# Loading __work.regFile_bypass
# Loading __work.regFile
# Loading __work.reg_8_16b
# Loading __work.reg_16b
# Loading __work.decode_forward
# Loading __work.extend
# Loading __work.branch_jump
# Loading __work.hazard_det
# Loading __work.pipe_ID_EX
# Loading __work.execute
# Loading __work.alu
# Loading __work.shifter
# Loading __work.r_shift_log
# Loading __work.r_rotate
# Loading __work.l_shift_log
# Loading __work.l_rotate
# Loading __work.btr
# Loading __work.forward_unit
# Loading __work.pipe_EX_MEM
# Loading __work.memory
# Loading __work.mem_system
# Loading __work.pipe_MEM_WB
# Loading __work.wb
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 17405 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 20:47:30 on May 01,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2020/handouts/testprograms/public/inst_tests/roli_0.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work 
# Start time: 20:47:31 on May 01,2020
# //  ModelSim DE 10.7c Aug 17 2018Linux 4.15.0-96-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.fetch
# Loading __work.cla_16b
# Loading __work.cla_4b
# Loading __work.nand2
# Loading __work.not1
# Loading __work.nor2
# Loading __work.and2
# Loading __work.or2
# Loading __work.and3
# Loading __work.or3
# Loading __work.fullAdder_1b
# Loading __work.xor3
# Loading __work.nor3
# Loading __work.mux2_1_N
# Loading __work.mux4_1_16b
# Loading __work.mux4_1
# Loading __work.mux2_1
# Loading __work.mem_system_ins
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.dff
# Loading __work.cache_controller
# Loading __work.pipe_IF_ID
# Loading __work.decode
# Loading __work.control
# Loading __work.regFile_bypass
# Loading __work.regFile
# Loading __work.reg_8_16b
# Loading __work.reg_16b
# Loading __work.decode_forward
# Loading __work.extend
# Loading __work.branch_jump
# Loading __work.hazard_det
# Loading __work.pipe_ID_EX
# Loading __work.execute
# Loading __work.alu
# Loading __work.shifter
# Loading __work.r_shift_log
# Loading __work.r_rotate
# Loading __work.l_shift_log
# Loading __work.l_rotate
# Loading __work.btr
# Loading __work.forward_unit
# Loading __work.pipe_EX_MEM
# Loading __work.memory
# Loading __work.mem_system
# Loading __work.pipe_MEM_WB
# Loading __work.wb
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 2205 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 20:47:32 on May 01,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2020/handouts/testprograms/public/inst_tests/roli_1.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work 
# Start time: 20:47:33 on May 01,2020
# //  ModelSim DE 10.7c Aug 17 2018Linux 4.15.0-96-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.fetch
# Loading __work.cla_16b
# Loading __work.cla_4b
# Loading __work.nand2
# Loading __work.not1
# Loading __work.nor2
# Loading __work.and2
# Loading __work.or2
# Loading __work.and3
# Loading __work.or3
# Loading __work.fullAdder_1b
# Loading __work.xor3
# Loading __work.nor3
# Loading __work.mux2_1_N
# Loading __work.mux4_1_16b
# Loading __work.mux4_1
# Loading __work.mux2_1
# Loading __work.mem_system_ins
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.dff
# Loading __work.cache_controller
# Loading __work.pipe_IF_ID
# Loading __work.decode
# Loading __work.control
# Loading __work.regFile_bypass
# Loading __work.regFile
# Loading __work.reg_8_16b
# Loading __work.reg_16b
# Loading __work.decode_forward
# Loading __work.extend
# Loading __work.branch_jump
# Loading __work.hazard_det
# Loading __work.pipe_ID_EX
# Loading __work.execute
# Loading __work.alu
# Loading __work.shifter
# Loading __work.r_shift_log
# Loading __work.r_rotate
# Loading __work.l_shift_log
# Loading __work.l_rotate
# Loading __work.btr
# Loading __work.forward_unit
# Loading __work.pipe_EX_MEM
# Loading __work.memory
# Loading __work.mem_system
# Loading __work.pipe_MEM_WB
# Loading __work.wb
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 2205 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 20:47:34 on May 01,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2020/handouts/testprograms/public/inst_tests/roli_2.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work 
# Start time: 20:47:35 on May 01,2020
# //  ModelSim DE 10.7c Aug 17 2018Linux 4.15.0-96-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.fetch
# Loading __work.cla_16b
# Loading __work.cla_4b
# Loading __work.nand2
# Loading __work.not1
# Loading __work.nor2
# Loading __work.and2
# Loading __work.or2
# Loading __work.and3
# Loading __work.or3
# Loading __work.fullAdder_1b
# Loading __work.xor3
# Loading __work.nor3
# Loading __work.mux2_1_N
# Loading __work.mux4_1_16b
# Loading __work.mux4_1
# Loading __work.mux2_1
# Loading __work.mem_system_ins
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.dff
# Loading __work.cache_controller
# Loading __work.pipe_IF_ID
# Loading __work.decode
# Loading __work.control
# Loading __work.regFile_bypass
# Loading __work.regFile
# Loading __work.reg_8_16b
# Loading __work.reg_16b
# Loading __work.decode_forward
# Loading __work.extend
# Loading __work.branch_jump
# Loading __work.hazard_det
# Loading __work.pipe_ID_EX
# Loading __work.execute
# Loading __work.alu
# Loading __work.shifter
# Loading __work.r_shift_log
# Loading __work.r_rotate
# Loading __work.l_shift_log
# Loading __work.l_rotate
# Loading __work.btr
# Loading __work.forward_unit
# Loading __work.pipe_EX_MEM
# Loading __work.memory
# Loading __work.mem_system
# Loading __work.pipe_MEM_WB
# Loading __work.wb
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 2205 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 20:47:35 on May 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2020/handouts/testprograms/public/inst_tests/roli_3.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work 
# Start time: 20:47:37 on May 01,2020
# //  ModelSim DE 10.7c Aug 17 2018Linux 4.15.0-96-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.fetch
# Loading __work.cla_16b
# Loading __work.cla_4b
# Loading __work.nand2
# Loading __work.not1
# Loading __work.nor2
# Loading __work.and2
# Loading __work.or2
# Loading __work.and3
# Loading __work.or3
# Loading __work.fullAdder_1b
# Loading __work.xor3
# Loading __work.nor3
# Loading __work.mux2_1_N
# Loading __work.mux4_1_16b
# Loading __work.mux4_1
# Loading __work.mux2_1
# Loading __work.mem_system_ins
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.dff
# Loading __work.cache_controller
# Loading __work.pipe_IF_ID
# Loading __work.decode
# Loading __work.control
# Loading __work.regFile_bypass
# Loading __work.regFile
# Loading __work.reg_8_16b
# Loading __work.reg_16b
# Loading __work.decode_forward
# Loading __work.extend
# Loading __work.branch_jump
# Loading __work.hazard_det
# Loading __work.pipe_ID_EX
# Loading __work.execute
# Loading __work.alu
# Loading __work.shifter
# Loading __work.r_shift_log
# Loading __work.r_rotate
# Loading __work.l_shift_log
# Loading __work.l_rotate
# Loading __work.btr
# Loading __work.forward_unit
# Loading __work.pipe_EX_MEM
# Loading __work.memory
# Loading __work.mem_system
# Loading __work.pipe_MEM_WB
# Loading __work.wb
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 2205 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 20:47:37 on May 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2020/handouts/testprograms/public/inst_tests/roli_4.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work 
# Start time: 20:47:39 on May 01,2020
# //  ModelSim DE 10.7c Aug 17 2018Linux 4.15.0-96-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.fetch
# Loading __work.cla_16b
# Loading __work.cla_4b
# Loading __work.nand2
# Loading __work.not1
# Loading __work.nor2
# Loading __work.and2
# Loading __work.or2
# Loading __work.and3
# Loading __work.or3
# Loading __work.fullAdder_1b
# Loading __work.xor3
# Loading __work.nor3
# Loading __work.mux2_1_N
# Loading __work.mux4_1_16b
# Loading __work.mux4_1
# Loading __work.mux2_1
# Loading __work.mem_system_ins
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.dff
# Loading __work.cache_controller
# Loading __work.pipe_IF_ID
# Loading __work.decode
# Loading __work.control
# Loading __work.regFile_bypass
# Loading __work.regFile
# Loading __work.reg_8_16b
# Loading __work.reg_16b
# Loading __work.decode_forward
# Loading __work.extend
# Loading __work.branch_jump
# Loading __work.hazard_det
# Loading __work.pipe_ID_EX
# Loading __work.execute
# Loading __work.alu
# Loading __work.shifter
# Loading __work.r_shift_log
# Loading __work.r_rotate
# Loading __work.l_shift_log
# Loading __work.l_rotate
# Loading __work.btr
# Loading __work.forward_unit
# Loading __work.pipe_EX_MEM
# Loading __work.memory
# Loading __work.mem_system
# Loading __work.pipe_MEM_WB
# Loading __work.wb
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 2205 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 20:47:39 on May 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2020/handouts/testprograms/public/inst_tests/ror_0.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work 
# Start time: 20:47:41 on May 01,2020
# //  ModelSim DE 10.7c Aug 17 2018Linux 4.15.0-96-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.fetch
# Loading __work.cla_16b
# Loading __work.cla_4b
# Loading __work.nand2
# Loading __work.not1
# Loading __work.nor2
# Loading __work.and2
# Loading __work.or2
# Loading __work.and3
# Loading __work.or3
# Loading __work.fullAdder_1b
# Loading __work.xor3
# Loading __work.nor3
# Loading __work.mux2_1_N
# Loading __work.mux4_1_16b
# Loading __work.mux4_1
# Loading __work.mux2_1
# Loading __work.mem_system_ins
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.dff
# Loading __work.cache_controller
# Loading __work.pipe_IF_ID
# Loading __work.decode
# Loading __work.control
# Loading __work.regFile_bypass
# Loading __work.regFile
# Loading __work.reg_8_16b
# Loading __work.reg_16b
# Loading __work.decode_forward
# Loading __work.extend
# Loading __work.branch_jump
# Loading __work.hazard_det
# Loading __work.pipe_ID_EX
# Loading __work.execute
# Loading __work.alu
# Loading __work.shifter
# Loading __work.r_shift_log
# Loading __work.r_rotate
# Loading __work.l_shift_log
# Loading __work.l_rotate
# Loading __work.btr
# Loading __work.forward_unit
# Loading __work.pipe_EX_MEM
# Loading __work.memory
# Loading __work.mem_system
# Loading __work.pipe_MEM_WB
# Loading __work.wb
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 2505 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 20:47:41 on May 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2020/handouts/testprograms/public/inst_tests/ror_1.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work 
# Start time: 20:47:42 on May 01,2020
# //  ModelSim DE 10.7c Aug 17 2018Linux 4.15.0-96-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.fetch
# Loading __work.cla_16b
# Loading __work.cla_4b
# Loading __work.nand2
# Loading __work.not1
# Loading __work.nor2
# Loading __work.and2
# Loading __work.or2
# Loading __work.and3
# Loading __work.or3
# Loading __work.fullAdder_1b
# Loading __work.xor3
# Loading __work.nor3
# Loading __work.mux2_1_N
# Loading __work.mux4_1_16b
# Loading __work.mux4_1
# Loading __work.mux2_1
# Loading __work.mem_system_ins
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.dff
# Loading __work.cache_controller
# Loading __work.pipe_IF_ID
# Loading __work.decode
# Loading __work.control
# Loading __work.regFile_bypass
# Loading __work.regFile
# Loading __work.reg_8_16b
# Loading __work.reg_16b
# Loading __work.decode_forward
# Loading __work.extend
# Loading __work.branch_jump
# Loading __work.hazard_det
# Loading __work.pipe_ID_EX
# Loading __work.execute
# Loading __work.alu
# Loading __work.shifter
# Loading __work.r_shift_log
# Loading __work.r_rotate
# Loading __work.l_shift_log
# Loading __work.l_rotate
# Loading __work.btr
# Loading __work.forward_unit
# Loading __work.pipe_EX_MEM
# Loading __work.memory
# Loading __work.mem_system
# Loading __work.pipe_MEM_WB
# Loading __work.wb
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 2505 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 20:47:43 on May 01,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2020/handouts/testprograms/public/inst_tests/ror_2.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work 
# Start time: 20:47:44 on May 01,2020
# //  ModelSim DE 10.7c Aug 17 2018Linux 4.15.0-96-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.fetch
# Loading __work.cla_16b
# Loading __work.cla_4b
# Loading __work.nand2
# Loading __work.not1
# Loading __work.nor2
# Loading __work.and2
# Loading __work.or2
# Loading __work.and3
# Loading __work.or3
# Loading __work.fullAdder_1b
# Loading __work.xor3
# Loading __work.nor3
# Loading __work.mux2_1_N
# Loading __work.mux4_1_16b
# Loading __work.mux4_1
# Loading __work.mux2_1
# Loading __work.mem_system_ins
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.dff
# Loading __work.cache_controller
# Loading __work.pipe_IF_ID
# Loading __work.decode
# Loading __work.control
# Loading __work.regFile_bypass
# Loading __work.regFile
# Loading __work.reg_8_16b
# Loading __work.reg_16b
# Loading __work.decode_forward
# Loading __work.extend
# Loading __work.branch_jump
# Loading __work.hazard_det
# Loading __work.pipe_ID_EX
# Loading __work.execute
# Loading __work.alu
# Loading __work.shifter
# Loading __work.r_shift_log
# Loading __work.r_rotate
# Loading __work.l_shift_log
# Loading __work.l_rotate
# Loading __work.btr
# Loading __work.forward_unit
# Loading __work.pipe_EX_MEM
# Loading __work.memory
# Loading __work.mem_system
# Loading __work.pipe_MEM_WB
# Loading __work.wb
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 2505 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 20:47:45 on May 01,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2020/handouts/testprograms/public/inst_tests/ror_3.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work 
# Start time: 20:47:46 on May 01,2020
# //  ModelSim DE 10.7c Aug 17 2018Linux 4.15.0-96-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.fetch
# Loading __work.cla_16b
# Loading __work.cla_4b
# Loading __work.nand2
# Loading __work.not1
# Loading __work.nor2
# Loading __work.and2
# Loading __work.or2
# Loading __work.and3
# Loading __work.or3
# Loading __work.fullAdder_1b
# Loading __work.xor3
# Loading __work.nor3
# Loading __work.mux2_1_N
# Loading __work.mux4_1_16b
# Loading __work.mux4_1
# Loading __work.mux2_1
# Loading __work.mem_system_ins
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.dff
# Loading __work.cache_controller
# Loading __work.pipe_IF_ID
# Loading __work.decode
# Loading __work.control
# Loading __work.regFile_bypass
# Loading __work.regFile
# Loading __work.reg_8_16b
# Loading __work.reg_16b
# Loading __work.decode_forward
# Loading __work.extend
# Loading __work.branch_jump
# Loading __work.hazard_det
# Loading __work.pipe_ID_EX
# Loading __work.execute
# Loading __work.alu
# Loading __work.shifter
# Loading __work.r_shift_log
# Loading __work.r_rotate
# Loading __work.l_shift_log
# Loading __work.l_rotate
# Loading __work.btr
# Loading __work.forward_unit
# Loading __work.pipe_EX_MEM
# Loading __work.memory
# Loading __work.mem_system
# Loading __work.pipe_MEM_WB
# Loading __work.wb
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 2505 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 20:47:47 on May 01,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2020/handouts/testprograms/public/inst_tests/ror_4.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work 
# Start time: 20:47:48 on May 01,2020
# //  ModelSim DE 10.7c Aug 17 2018Linux 4.15.0-96-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.fetch
# Loading __work.cla_16b
# Loading __work.cla_4b
# Loading __work.nand2
# Loading __work.not1
# Loading __work.nor2
# Loading __work.and2
# Loading __work.or2
# Loading __work.and3
# Loading __work.or3
# Loading __work.fullAdder_1b
# Loading __work.xor3
# Loading __work.nor3
# Loading __work.mux2_1_N
# Loading __work.mux4_1_16b
# Loading __work.mux4_1
# Loading __work.mux2_1
# Loading __work.mem_system_ins
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.dff
# Loading __work.cache_controller
# Loading __work.pipe_IF_ID
# Loading __work.decode
# Loading __work.control
# Loading __work.regFile_bypass
# Loading __work.regFile
# Loading __work.reg_8_16b
# Loading __work.reg_16b
# Loading __work.decode_forward
# Loading __work.extend
# Loading __work.branch_jump
# Loading __work.hazard_det
# Loading __work.pipe_ID_EX
# Loading __work.execute
# Loading __work.alu
# Loading __work.shifter
# Loading __work.r_shift_log
# Loading __work.r_rotate
# Loading __work.l_shift_log
# Loading __work.l_rotate
# Loading __work.btr
# Loading __work.forward_unit
# Loading __work.pipe_EX_MEM
# Loading __work.memory
# Loading __work.mem_system
# Loading __work.pipe_MEM_WB
# Loading __work.wb
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 2505 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 20:47:48 on May 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2020/handouts/testprograms/public/inst_tests/ror_6.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work 
# Start time: 20:47:50 on May 01,2020
# //  ModelSim DE 10.7c Aug 17 2018Linux 4.15.0-96-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.fetch
# Loading __work.cla_16b
# Loading __work.cla_4b
# Loading __work.nand2
# Loading __work.not1
# Loading __work.nor2
# Loading __work.and2
# Loading __work.or2
# Loading __work.and3
# Loading __work.or3
# Loading __work.fullAdder_1b
# Loading __work.xor3
# Loading __work.nor3
# Loading __work.mux2_1_N
# Loading __work.mux4_1_16b
# Loading __work.mux4_1
# Loading __work.mux2_1
# Loading __work.mem_system_ins
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.dff
# Loading __work.cache_controller
# Loading __work.pipe_IF_ID
# Loading __work.decode
# Loading __work.control
# Loading __work.regFile_bypass
# Loading __work.regFile
# Loading __work.reg_8_16b
# Loading __work.reg_16b
# Loading __work.decode_forward
# Loading __work.extend
# Loading __work.branch_jump
# Loading __work.hazard_det
# Loading __work.pipe_ID_EX
# Loading __work.execute
# Loading __work.alu
# Loading __work.shifter
# Loading __work.r_shift_log
# Loading __work.r_rotate
# Loading __work.l_shift_log
# Loading __work.l_rotate
# Loading __work.btr
# Loading __work.forward_unit
# Loading __work.pipe_EX_MEM
# Loading __work.memory
# Loading __work.mem_system
# Loading __work.pipe_MEM_WB
# Loading __work.wb
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 2505 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 20:47:50 on May 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2020/handouts/testprograms/public/inst_tests/rori_0.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work 
# Start time: 20:47:52 on May 01,2020
# //  ModelSim DE 10.7c Aug 17 2018Linux 4.15.0-96-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.fetch
# Loading __work.cla_16b
# Loading __work.cla_4b
# Loading __work.nand2
# Loading __work.not1
# Loading __work.nor2
# Loading __work.and2
# Loading __work.or2
# Loading __work.and3
# Loading __work.or3
# Loading __work.fullAdder_1b
# Loading __work.xor3
# Loading __work.nor3
# Loading __work.mux2_1_N
# Loading __work.mux4_1_16b
# Loading __work.mux4_1
# Loading __work.mux2_1
# Loading __work.mem_system_ins
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.dff
# Loading __work.cache_controller
# Loading __work.pipe_IF_ID
# Loading __work.decode
# Loading __work.control
# Loading __work.regFile_bypass
# Loading __work.regFile
# Loading __work.reg_8_16b
# Loading __work.reg_16b
# Loading __work.decode_forward
# Loading __work.extend
# Loading __work.branch_jump
# Loading __work.hazard_det
# Loading __work.pipe_ID_EX
# Loading __work.execute
# Loading __work.alu
# Loading __work.shifter
# Loading __work.r_shift_log
# Loading __work.r_rotate
# Loading __work.l_shift_log
# Loading __work.l_rotate
# Loading __work.btr
# Loading __work.forward_unit
# Loading __work.pipe_EX_MEM
# Loading __work.memory
# Loading __work.mem_system
# Loading __work.pipe_MEM_WB
# Loading __work.wb
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 17405 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 20:47:52 on May 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2020/handouts/testprograms/public/inst_tests/sco_0.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work 
# Start time: 20:47:54 on May 01,2020
# //  ModelSim DE 10.7c Aug 17 2018Linux 4.15.0-96-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.fetch
# Loading __work.cla_16b
# Loading __work.cla_4b
# Loading __work.nand2
# Loading __work.not1
# Loading __work.nor2
# Loading __work.and2
# Loading __work.or2
# Loading __work.and3
# Loading __work.or3
# Loading __work.fullAdder_1b
# Loading __work.xor3
# Loading __work.nor3
# Loading __work.mux2_1_N
# Loading __work.mux4_1_16b
# Loading __work.mux4_1
# Loading __work.mux2_1
# Loading __work.mem_system_ins
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.dff
# Loading __work.cache_controller
# Loading __work.pipe_IF_ID
# Loading __work.decode
# Loading __work.control
# Loading __work.regFile_bypass
# Loading __work.regFile
# Loading __work.reg_8_16b
# Loading __work.reg_16b
# Loading __work.decode_forward
# Loading __work.extend
# Loading __work.branch_jump
# Loading __work.hazard_det
# Loading __work.pipe_ID_EX
# Loading __work.execute
# Loading __work.alu
# Loading __work.shifter
# Loading __work.r_shift_log
# Loading __work.r_rotate
# Loading __work.l_shift_log
# Loading __work.l_rotate
# Loading __work.btr
# Loading __work.forward_unit
# Loading __work.pipe_EX_MEM
# Loading __work.memory
# Loading __work.mem_system
# Loading __work.pipe_MEM_WB
# Loading __work.wb
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 2505 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 20:47:54 on May 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2020/handouts/testprograms/public/inst_tests/sco_1.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work 
# Start time: 20:47:56 on May 01,2020
# //  ModelSim DE 10.7c Aug 17 2018Linux 4.15.0-96-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.fetch
# Loading __work.cla_16b
# Loading __work.cla_4b
# Loading __work.nand2
# Loading __work.not1
# Loading __work.nor2
# Loading __work.and2
# Loading __work.or2
# Loading __work.and3
# Loading __work.or3
# Loading __work.fullAdder_1b
# Loading __work.xor3
# Loading __work.nor3
# Loading __work.mux2_1_N
# Loading __work.mux4_1_16b
# Loading __work.mux4_1
# Loading __work.mux2_1
# Loading __work.mem_system_ins
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.dff
# Loading __work.cache_controller
# Loading __work.pipe_IF_ID
# Loading __work.decode
# Loading __work.control
# Loading __work.regFile_bypass
# Loading __work.regFile
# Loading __work.reg_8_16b
# Loading __work.reg_16b
# Loading __work.decode_forward
# Loading __work.extend
# Loading __work.branch_jump
# Loading __work.hazard_det
# Loading __work.pipe_ID_EX
# Loading __work.execute
# Loading __work.alu
# Loading __work.shifter
# Loading __work.r_shift_log
# Loading __work.r_rotate
# Loading __work.l_shift_log
# Loading __work.l_rotate
# Loading __work.btr
# Loading __work.forward_unit
# Loading __work.pipe_EX_MEM
# Loading __work.memory
# Loading __work.mem_system
# Loading __work.pipe_MEM_WB
# Loading __work.wb
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 2505 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 20:47:56 on May 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2020/handouts/testprograms/public/inst_tests/sco_2.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work 
# Start time: 20:47:58 on May 01,2020
# //  ModelSim DE 10.7c Aug 17 2018Linux 4.15.0-96-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.fetch
# Loading __work.cla_16b
# Loading __work.cla_4b
# Loading __work.nand2
# Loading __work.not1
# Loading __work.nor2
# Loading __work.and2
# Loading __work.or2
# Loading __work.and3
# Loading __work.or3
# Loading __work.fullAdder_1b
# Loading __work.xor3
# Loading __work.nor3
# Loading __work.mux2_1_N
# Loading __work.mux4_1_16b
# Loading __work.mux4_1
# Loading __work.mux2_1
# Loading __work.mem_system_ins
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.dff
# Loading __work.cache_controller
# Loading __work.pipe_IF_ID
# Loading __work.decode
# Loading __work.control
# Loading __work.regFile_bypass
# Loading __work.regFile
# Loading __work.reg_8_16b
# Loading __work.reg_16b
# Loading __work.decode_forward
# Loading __work.extend
# Loading __work.branch_jump
# Loading __work.hazard_det
# Loading __work.pipe_ID_EX
# Loading __work.execute
# Loading __work.alu
# Loading __work.shifter
# Loading __work.r_shift_log
# Loading __work.r_rotate
# Loading __work.l_shift_log
# Loading __work.l_rotate
# Loading __work.btr
# Loading __work.forward_unit
# Loading __work.pipe_EX_MEM
# Loading __work.memory
# Loading __work.mem_system
# Loading __work.pipe_MEM_WB
# Loading __work.wb
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 3805 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 20:47:58 on May 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2020/handouts/testprograms/public/inst_tests/seq_0.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work 
# Start time: 20:48:00 on May 01,2020
# //  ModelSim DE 10.7c Aug 17 2018Linux 4.15.0-96-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.fetch
# Loading __work.cla_16b
# Loading __work.cla_4b
# Loading __work.nand2
# Loading __work.not1
# Loading __work.nor2
# Loading __work.and2
# Loading __work.or2
# Loading __work.and3
# Loading __work.or3
# Loading __work.fullAdder_1b
# Loading __work.xor3
# Loading __work.nor3
# Loading __work.mux2_1_N
# Loading __work.mux4_1_16b
# Loading __work.mux4_1
# Loading __work.mux2_1
# Loading __work.mem_system_ins
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.dff
# Loading __work.cache_controller
# Loading __work.pipe_IF_ID
# Loading __work.decode
# Loading __work.control
# Loading __work.regFile_bypass
# Loading __work.regFile
# Loading __work.reg_8_16b
# Loading __work.reg_16b
# Loading __work.decode_forward
# Loading __work.extend
# Loading __work.branch_jump
# Loading __work.hazard_det
# Loading __work.pipe_ID_EX
# Loading __work.execute
# Loading __work.alu
# Loading __work.shifter
# Loading __work.r_shift_log
# Loading __work.r_rotate
# Loading __work.l_shift_log
# Loading __work.l_rotate
# Loading __work.btr
# Loading __work.forward_unit
# Loading __work.pipe_EX_MEM
# Loading __work.memory
# Loading __work.mem_system
# Loading __work.pipe_MEM_WB
# Loading __work.wb
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 38505 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 20:48:00 on May 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2020/handouts/testprograms/public/inst_tests/seq_1.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work 
# Start time: 20:48:02 on May 01,2020
# //  ModelSim DE 10.7c Aug 17 2018Linux 4.15.0-96-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.fetch
# Loading __work.cla_16b
# Loading __work.cla_4b
# Loading __work.nand2
# Loading __work.not1
# Loading __work.nor2
# Loading __work.and2
# Loading __work.or2
# Loading __work.and3
# Loading __work.or3
# Loading __work.fullAdder_1b
# Loading __work.xor3
# Loading __work.nor3
# Loading __work.mux2_1_N
# Loading __work.mux4_1_16b
# Loading __work.mux4_1
# Loading __work.mux2_1
# Loading __work.mem_system_ins
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.dff
# Loading __work.cache_controller
# Loading __work.pipe_IF_ID
# Loading __work.decode
# Loading __work.control
# Loading __work.regFile_bypass
# Loading __work.regFile
# Loading __work.reg_8_16b
# Loading __work.reg_16b
# Loading __work.decode_forward
# Loading __work.extend
# Loading __work.branch_jump
# Loading __work.hazard_det
# Loading __work.pipe_ID_EX
# Loading __work.execute
# Loading __work.alu
# Loading __work.shifter
# Loading __work.r_shift_log
# Loading __work.r_rotate
# Loading __work.l_shift_log
# Loading __work.l_rotate
# Loading __work.btr
# Loading __work.forward_unit
# Loading __work.pipe_EX_MEM
# Loading __work.memory
# Loading __work.mem_system
# Loading __work.pipe_MEM_WB
# Loading __work.wb
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 2505 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 20:48:02 on May 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2020/handouts/testprograms/public/inst_tests/seq_2.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work 
# Start time: 20:48:04 on May 01,2020
# //  ModelSim DE 10.7c Aug 17 2018Linux 4.15.0-96-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.fetch
# Loading __work.cla_16b
# Loading __work.cla_4b
# Loading __work.nand2
# Loading __work.not1
# Loading __work.nor2
# Loading __work.and2
# Loading __work.or2
# Loading __work.and3
# Loading __work.or3
# Loading __work.fullAdder_1b
# Loading __work.xor3
# Loading __work.nor3
# Loading __work.mux2_1_N
# Loading __work.mux4_1_16b
# Loading __work.mux4_1
# Loading __work.mux2_1
# Loading __work.mem_system_ins
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.dff
# Loading __work.cache_controller
# Loading __work.pipe_IF_ID
# Loading __work.decode
# Loading __work.control
# Loading __work.regFile_bypass
# Loading __work.regFile
# Loading __work.reg_8_16b
# Loading __work.reg_16b
# Loading __work.decode_forward
# Loading __work.extend
# Loading __work.branch_jump
# Loading __work.hazard_det
# Loading __work.pipe_ID_EX
# Loading __work.execute
# Loading __work.alu
# Loading __work.shifter
# Loading __work.r_shift_log
# Loading __work.r_rotate
# Loading __work.l_shift_log
# Loading __work.l_rotate
# Loading __work.btr
# Loading __work.forward_unit
# Loading __work.pipe_EX_MEM
# Loading __work.memory
# Loading __work.mem_system
# Loading __work.pipe_MEM_WB
# Loading __work.wb
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 2505 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 20:48:04 on May 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2020/handouts/testprograms/public/inst_tests/seq_3.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work 
# Start time: 20:48:06 on May 01,2020
# //  ModelSim DE 10.7c Aug 17 2018Linux 4.15.0-96-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.fetch
# Loading __work.cla_16b
# Loading __work.cla_4b
# Loading __work.nand2
# Loading __work.not1
# Loading __work.nor2
# Loading __work.and2
# Loading __work.or2
# Loading __work.and3
# Loading __work.or3
# Loading __work.fullAdder_1b
# Loading __work.xor3
# Loading __work.nor3
# Loading __work.mux2_1_N
# Loading __work.mux4_1_16b
# Loading __work.mux4_1
# Loading __work.mux2_1
# Loading __work.mem_system_ins
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.dff
# Loading __work.cache_controller
# Loading __work.pipe_IF_ID
# Loading __work.decode
# Loading __work.control
# Loading __work.regFile_bypass
# Loading __work.regFile
# Loading __work.reg_8_16b
# Loading __work.reg_16b
# Loading __work.decode_forward
# Loading __work.extend
# Loading __work.branch_jump
# Loading __work.hazard_det
# Loading __work.pipe_ID_EX
# Loading __work.execute
# Loading __work.alu
# Loading __work.shifter
# Loading __work.r_shift_log
# Loading __work.r_rotate
# Loading __work.l_shift_log
# Loading __work.l_rotate
# Loading __work.btr
# Loading __work.forward_unit
# Loading __work.pipe_EX_MEM
# Loading __work.memory
# Loading __work.mem_system
# Loading __work.pipe_MEM_WB
# Loading __work.wb
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 2505 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 20:48:06 on May 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2020/handouts/testprograms/public/inst_tests/seq_4.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work 
# Start time: 20:48:08 on May 01,2020
# //  ModelSim DE 10.7c Aug 17 2018Linux 4.15.0-96-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.fetch
# Loading __work.cla_16b
# Loading __work.cla_4b
# Loading __work.nand2
# Loading __work.not1
# Loading __work.nor2
# Loading __work.and2
# Loading __work.or2
# Loading __work.and3
# Loading __work.or3
# Loading __work.fullAdder_1b
# Loading __work.xor3
# Loading __work.nor3
# Loading __work.mux2_1_N
# Loading __work.mux4_1_16b
# Loading __work.mux4_1
# Loading __work.mux2_1
# Loading __work.mem_system_ins
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.dff
# Loading __work.cache_controller
# Loading __work.pipe_IF_ID
# Loading __work.decode
# Loading __work.control
# Loading __work.regFile_bypass
# Loading __work.regFile
# Loading __work.reg_8_16b
# Loading __work.reg_16b
# Loading __work.decode_forward
# Loading __work.extend
# Loading __work.branch_jump
# Loading __work.hazard_det
# Loading __work.pipe_ID_EX
# Loading __work.execute
# Loading __work.alu
# Loading __work.shifter
# Loading __work.r_shift_log
# Loading __work.r_rotate
# Loading __work.l_shift_log
# Loading __work.l_rotate
# Loading __work.btr
# Loading __work.forward_unit
# Loading __work.pipe_EX_MEM
# Loading __work.memory
# Loading __work.mem_system
# Loading __work.pipe_MEM_WB
# Loading __work.wb
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 2505 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 20:48:08 on May 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2020/handouts/testprograms/public/inst_tests/seq_5.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work 
# Start time: 20:48:10 on May 01,2020
# //  ModelSim DE 10.7c Aug 17 2018Linux 4.15.0-96-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.fetch
# Loading __work.cla_16b
# Loading __work.cla_4b
# Loading __work.nand2
# Loading __work.not1
# Loading __work.nor2
# Loading __work.and2
# Loading __work.or2
# Loading __work.and3
# Loading __work.or3
# Loading __work.fullAdder_1b
# Loading __work.xor3
# Loading __work.nor3
# Loading __work.mux2_1_N
# Loading __work.mux4_1_16b
# Loading __work.mux4_1
# Loading __work.mux2_1
# Loading __work.mem_system_ins
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.dff
# Loading __work.cache_controller
# Loading __work.pipe_IF_ID
# Loading __work.decode
# Loading __work.control
# Loading __work.regFile_bypass
# Loading __work.regFile
# Loading __work.reg_8_16b
# Loading __work.reg_16b
# Loading __work.decode_forward
# Loading __work.extend
# Loading __work.branch_jump
# Loading __work.hazard_det
# Loading __work.pipe_ID_EX
# Loading __work.execute
# Loading __work.alu
# Loading __work.shifter
# Loading __work.r_shift_log
# Loading __work.r_rotate
# Loading __work.l_shift_log
# Loading __work.l_rotate
# Loading __work.btr
# Loading __work.forward_unit
# Loading __work.pipe_EX_MEM
# Loading __work.memory
# Loading __work.mem_system
# Loading __work.pipe_MEM_WB
# Loading __work.wb
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 2505 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 20:48:10 on May 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2020/handouts/testprograms/public/inst_tests/seq_6.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work 
# Start time: 20:48:12 on May 01,2020
# //  ModelSim DE 10.7c Aug 17 2018Linux 4.15.0-96-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.fetch
# Loading __work.cla_16b
# Loading __work.cla_4b
# Loading __work.nand2
# Loading __work.not1
# Loading __work.nor2
# Loading __work.and2
# Loading __work.or2
# Loading __work.and3
# Loading __work.or3
# Loading __work.fullAdder_1b
# Loading __work.xor3
# Loading __work.nor3
# Loading __work.mux2_1_N
# Loading __work.mux4_1_16b
# Loading __work.mux4_1
# Loading __work.mux2_1
# Loading __work.mem_system_ins
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.dff
# Loading __work.cache_controller
# Loading __work.pipe_IF_ID
# Loading __work.decode
# Loading __work.control
# Loading __work.regFile_bypass
# Loading __work.regFile
# Loading __work.reg_8_16b
# Loading __work.reg_16b
# Loading __work.decode_forward
# Loading __work.extend
# Loading __work.branch_jump
# Loading __work.hazard_det
# Loading __work.pipe_ID_EX
# Loading __work.execute
# Loading __work.alu
# Loading __work.shifter
# Loading __work.r_shift_log
# Loading __work.r_rotate
# Loading __work.l_shift_log
# Loading __work.l_rotate
# Loading __work.btr
# Loading __work.forward_unit
# Loading __work.pipe_EX_MEM
# Loading __work.memory
# Loading __work.mem_system
# Loading __work.pipe_MEM_WB
# Loading __work.wb
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 2505 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 20:48:12 on May 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2020/handouts/testprograms/public/inst_tests/seq_7.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work 
# Start time: 20:48:14 on May 01,2020
# //  ModelSim DE 10.7c Aug 17 2018Linux 4.15.0-96-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.fetch
# Loading __work.cla_16b
# Loading __work.cla_4b
# Loading __work.nand2
# Loading __work.not1
# Loading __work.nor2
# Loading __work.and2
# Loading __work.or2
# Loading __work.and3
# Loading __work.or3
# Loading __work.fullAdder_1b
# Loading __work.xor3
# Loading __work.nor3
# Loading __work.mux2_1_N
# Loading __work.mux4_1_16b
# Loading __work.mux4_1
# Loading __work.mux2_1
# Loading __work.mem_system_ins
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.dff
# Loading __work.cache_controller
# Loading __work.pipe_IF_ID
# Loading __work.decode
# Loading __work.control
# Loading __work.regFile_bypass
# Loading __work.regFile
# Loading __work.reg_8_16b
# Loading __work.reg_16b
# Loading __work.decode_forward
# Loading __work.extend
# Loading __work.branch_jump
# Loading __work.hazard_det
# Loading __work.pipe_ID_EX
# Loading __work.execute
# Loading __work.alu
# Loading __work.shifter
# Loading __work.r_shift_log
# Loading __work.r_rotate
# Loading __work.l_shift_log
# Loading __work.l_rotate
# Loading __work.btr
# Loading __work.forward_unit
# Loading __work.pipe_EX_MEM
# Loading __work.memory
# Loading __work.mem_system
# Loading __work.pipe_MEM_WB
# Loading __work.wb
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 2505 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 20:48:14 on May 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2020/handouts/testprograms/public/inst_tests/seq_8.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work 
# Start time: 20:48:16 on May 01,2020
# //  ModelSim DE 10.7c Aug 17 2018Linux 4.15.0-96-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.fetch
# Loading __work.cla_16b
# Loading __work.cla_4b
# Loading __work.nand2
# Loading __work.not1
# Loading __work.nor2
# Loading __work.and2
# Loading __work.or2
# Loading __work.and3
# Loading __work.or3
# Loading __work.fullAdder_1b
# Loading __work.xor3
# Loading __work.nor3
# Loading __work.mux2_1_N
# Loading __work.mux4_1_16b
# Loading __work.mux4_1
# Loading __work.mux2_1
# Loading __work.mem_system_ins
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.dff
# Loading __work.cache_controller
# Loading __work.pipe_IF_ID
# Loading __work.decode
# Loading __work.control
# Loading __work.regFile_bypass
# Loading __work.regFile
# Loading __work.reg_8_16b
# Loading __work.reg_16b
# Loading __work.decode_forward
# Loading __work.extend
# Loading __work.branch_jump
# Loading __work.hazard_det
# Loading __work.pipe_ID_EX
# Loading __work.execute
# Loading __work.alu
# Loading __work.shifter
# Loading __work.r_shift_log
# Loading __work.r_rotate
# Loading __work.l_shift_log
# Loading __work.l_rotate
# Loading __work.btr
# Loading __work.forward_unit
# Loading __work.pipe_EX_MEM
# Loading __work.memory
# Loading __work.mem_system
# Loading __work.pipe_MEM_WB
# Loading __work.wb
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 2505 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 20:48:16 on May 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2020/handouts/testprograms/public/inst_tests/seq_9.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work 
# Start time: 20:48:17 on May 01,2020
# //  ModelSim DE 10.7c Aug 17 2018Linux 4.15.0-96-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.fetch
# Loading __work.cla_16b
# Loading __work.cla_4b
# Loading __work.nand2
# Loading __work.not1
# Loading __work.nor2
# Loading __work.and2
# Loading __work.or2
# Loading __work.and3
# Loading __work.or3
# Loading __work.fullAdder_1b
# Loading __work.xor3
# Loading __work.nor3
# Loading __work.mux2_1_N
# Loading __work.mux4_1_16b
# Loading __work.mux4_1
# Loading __work.mux2_1
# Loading __work.mem_system_ins
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.dff
# Loading __work.cache_controller
# Loading __work.pipe_IF_ID
# Loading __work.decode
# Loading __work.control
# Loading __work.regFile_bypass
# Loading __work.regFile
# Loading __work.reg_8_16b
# Loading __work.reg_16b
# Loading __work.decode_forward
# Loading __work.extend
# Loading __work.branch_jump
# Loading __work.hazard_det
# Loading __work.pipe_ID_EX
# Loading __work.execute
# Loading __work.alu
# Loading __work.shifter
# Loading __work.r_shift_log
# Loading __work.r_rotate
# Loading __work.l_shift_log
# Loading __work.l_rotate
# Loading __work.btr
# Loading __work.forward_unit
# Loading __work.pipe_EX_MEM
# Loading __work.memory
# Loading __work.mem_system
# Loading __work.pipe_MEM_WB
# Loading __work.wb
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 2505 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 20:48:18 on May 01,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2020/handouts/testprograms/public/inst_tests/siic_0.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work 
# Start time: 20:48:19 on May 01,2020
# //  ModelSim DE 10.7c Aug 17 2018Linux 4.15.0-96-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.fetch
# Loading __work.cla_16b
# Loading __work.cla_4b
# Loading __work.nand2
# Loading __work.not1
# Loading __work.nor2
# Loading __work.and2
# Loading __work.or2
# Loading __work.and3
# Loading __work.or3
# Loading __work.fullAdder_1b
# Loading __work.xor3
# Loading __work.nor3
# Loading __work.mux2_1_N
# Loading __work.mux4_1_16b
# Loading __work.mux4_1
# Loading __work.mux2_1
# Loading __work.mem_system_ins
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.dff
# Loading __work.cache_controller
# Loading __work.pipe_IF_ID
# Loading __work.decode
# Loading __work.control
# Loading __work.regFile_bypass
# Loading __work.regFile
# Loading __work.reg_8_16b
# Loading __work.reg_16b
# Loading __work.decode_forward
# Loading __work.extend
# Loading __work.branch_jump
# Loading __work.hazard_det
# Loading __work.pipe_ID_EX
# Loading __work.execute
# Loading __work.alu
# Loading __work.shifter
# Loading __work.r_shift_log
# Loading __work.r_rotate
# Loading __work.l_shift_log
# Loading __work.l_rotate
# Loading __work.btr
# Loading __work.forward_unit
# Loading __work.pipe_EX_MEM
# Loading __work.memory
# Loading __work.mem_system
# Loading __work.pipe_MEM_WB
# Loading __work.wb
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 6005 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 20:48:20 on May 01,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2020/handouts/testprograms/public/inst_tests/slbi_0.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work 
# Start time: 20:48:21 on May 01,2020
# //  ModelSim DE 10.7c Aug 17 2018Linux 4.15.0-96-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.fetch
# Loading __work.cla_16b
# Loading __work.cla_4b
# Loading __work.nand2
# Loading __work.not1
# Loading __work.nor2
# Loading __work.and2
# Loading __work.or2
# Loading __work.and3
# Loading __work.or3
# Loading __work.fullAdder_1b
# Loading __work.xor3
# Loading __work.nor3
# Loading __work.mux2_1_N
# Loading __work.mux4_1_16b
# Loading __work.mux4_1
# Loading __work.mux2_1
# Loading __work.mem_system_ins
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.dff
# Loading __work.cache_controller
# Loading __work.pipe_IF_ID
# Loading __work.decode
# Loading __work.control
# Loading __work.regFile_bypass
# Loading __work.regFile
# Loading __work.reg_8_16b
# Loading __work.reg_16b
# Loading __work.decode_forward
# Loading __work.extend
# Loading __work.branch_jump
# Loading __work.hazard_det
# Loading __work.pipe_ID_EX
# Loading __work.execute
# Loading __work.alu
# Loading __work.shifter
# Loading __work.r_shift_log
# Loading __work.r_rotate
# Loading __work.l_shift_log
# Loading __work.l_rotate
# Loading __work.btr
# Loading __work.forward_unit
# Loading __work.pipe_EX_MEM
# Loading __work.memory
# Loading __work.mem_system
# Loading __work.pipe_MEM_WB
# Loading __work.wb
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 2205 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 20:48:22 on May 01,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2020/handouts/testprograms/public/inst_tests/slbi_1.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work 
# Start time: 20:48:23 on May 01,2020
# //  ModelSim DE 10.7c Aug 17 2018Linux 4.15.0-96-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.fetch
# Loading __work.cla_16b
# Loading __work.cla_4b
# Loading __work.nand2
# Loading __work.not1
# Loading __work.nor2
# Loading __work.and2
# Loading __work.or2
# Loading __work.and3
# Loading __work.or3
# Loading __work.fullAdder_1b
# Loading __work.xor3
# Loading __work.nor3
# Loading __work.mux2_1_N
# Loading __work.mux4_1_16b
# Loading __work.mux4_1
# Loading __work.mux2_1
# Loading __work.mem_system_ins
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.dff
# Loading __work.cache_controller
# Loading __work.pipe_IF_ID
# Loading __work.decode
# Loading __work.control
# Loading __work.regFile_bypass
# Loading __work.regFile
# Loading __work.reg_8_16b
# Loading __work.reg_16b
# Loading __work.decode_forward
# Loading __work.extend
# Loading __work.branch_jump
# Loading __work.hazard_det
# Loading __work.pipe_ID_EX
# Loading __work.execute
# Loading __work.alu
# Loading __work.shifter
# Loading __work.r_shift_log
# Loading __work.r_rotate
# Loading __work.l_shift_log
# Loading __work.l_rotate
# Loading __work.btr
# Loading __work.forward_unit
# Loading __work.pipe_EX_MEM
# Loading __work.memory
# Loading __work.mem_system
# Loading __work.pipe_MEM_WB
# Loading __work.wb
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 2205 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 20:48:24 on May 01,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2020/handouts/testprograms/public/inst_tests/slbi_2.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work 
# Start time: 20:48:25 on May 01,2020
# //  ModelSim DE 10.7c Aug 17 2018Linux 4.15.0-96-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.fetch
# Loading __work.cla_16b
# Loading __work.cla_4b
# Loading __work.nand2
# Loading __work.not1
# Loading __work.nor2
# Loading __work.and2
# Loading __work.or2
# Loading __work.and3
# Loading __work.or3
# Loading __work.fullAdder_1b
# Loading __work.xor3
# Loading __work.nor3
# Loading __work.mux2_1_N
# Loading __work.mux4_1_16b
# Loading __work.mux4_1
# Loading __work.mux2_1
# Loading __work.mem_system_ins
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.dff
# Loading __work.cache_controller
# Loading __work.pipe_IF_ID
# Loading __work.decode
# Loading __work.control
# Loading __work.regFile_bypass
# Loading __work.regFile
# Loading __work.reg_8_16b
# Loading __work.reg_16b
# Loading __work.decode_forward
# Loading __work.extend
# Loading __work.branch_jump
# Loading __work.hazard_det
# Loading __work.pipe_ID_EX
# Loading __work.execute
# Loading __work.alu
# Loading __work.shifter
# Loading __work.r_shift_log
# Loading __work.r_rotate
# Loading __work.l_shift_log
# Loading __work.l_rotate
# Loading __work.btr
# Loading __work.forward_unit
# Loading __work.pipe_EX_MEM
# Loading __work.memory
# Loading __work.mem_system
# Loading __work.pipe_MEM_WB
# Loading __work.wb
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 2205 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 20:48:25 on May 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2020/handouts/testprograms/public/inst_tests/sle_0.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work 
# Start time: 20:48:27 on May 01,2020
# //  ModelSim DE 10.7c Aug 17 2018Linux 4.15.0-96-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.fetch
# Loading __work.cla_16b
# Loading __work.cla_4b
# Loading __work.nand2
# Loading __work.not1
# Loading __work.nor2
# Loading __work.and2
# Loading __work.or2
# Loading __work.and3
# Loading __work.or3
# Loading __work.fullAdder_1b
# Loading __work.xor3
# Loading __work.nor3
# Loading __work.mux2_1_N
# Loading __work.mux4_1_16b
# Loading __work.mux4_1
# Loading __work.mux2_1
# Loading __work.mem_system_ins
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.dff
# Loading __work.cache_controller
# Loading __work.pipe_IF_ID
# Loading __work.decode
# Loading __work.control
# Loading __work.regFile_bypass
# Loading __work.regFile
# Loading __work.reg_8_16b
# Loading __work.reg_16b
# Loading __work.decode_forward
# Loading __work.extend
# Loading __work.branch_jump
# Loading __work.hazard_det
# Loading __work.pipe_ID_EX
# Loading __work.execute
# Loading __work.alu
# Loading __work.shifter
# Loading __work.r_shift_log
# Loading __work.r_rotate
# Loading __work.l_shift_log
# Loading __work.l_rotate
# Loading __work.btr
# Loading __work.forward_unit
# Loading __work.pipe_EX_MEM
# Loading __work.memory
# Loading __work.mem_system
# Loading __work.pipe_MEM_WB
# Loading __work.wb
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 18705 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 20:48:27 on May 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2020/handouts/testprograms/public/inst_tests/sle_1.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work 
# Start time: 20:48:29 on May 01,2020
# //  ModelSim DE 10.7c Aug 17 2018Linux 4.15.0-96-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.fetch
# Loading __work.cla_16b
# Loading __work.cla_4b
# Loading __work.nand2
# Loading __work.not1
# Loading __work.nor2
# Loading __work.and2
# Loading __work.or2
# Loading __work.and3
# Loading __work.or3
# Loading __work.fullAdder_1b
# Loading __work.xor3
# Loading __work.nor3
# Loading __work.mux2_1_N
# Loading __work.mux4_1_16b
# Loading __work.mux4_1
# Loading __work.mux2_1
# Loading __work.mem_system_ins
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.dff
# Loading __work.cache_controller
# Loading __work.pipe_IF_ID
# Loading __work.decode
# Loading __work.control
# Loading __work.regFile_bypass
# Loading __work.regFile
# Loading __work.reg_8_16b
# Loading __work.reg_16b
# Loading __work.decode_forward
# Loading __work.extend
# Loading __work.branch_jump
# Loading __work.hazard_det
# Loading __work.pipe_ID_EX
# Loading __work.execute
# Loading __work.alu
# Loading __work.shifter
# Loading __work.r_shift_log
# Loading __work.r_rotate
# Loading __work.l_shift_log
# Loading __work.l_rotate
# Loading __work.btr
# Loading __work.forward_unit
# Loading __work.pipe_EX_MEM
# Loading __work.memory
# Loading __work.mem_system
# Loading __work.pipe_MEM_WB
# Loading __work.wb
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 3505 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 20:48:29 on May 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2020/handouts/testprograms/public/inst_tests/sle_2.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work 
# Start time: 20:48:31 on May 01,2020
# //  ModelSim DE 10.7c Aug 17 2018Linux 4.15.0-96-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.fetch
# Loading __work.cla_16b
# Loading __work.cla_4b
# Loading __work.nand2
# Loading __work.not1
# Loading __work.nor2
# Loading __work.and2
# Loading __work.or2
# Loading __work.and3
# Loading __work.or3
# Loading __work.fullAdder_1b
# Loading __work.xor3
# Loading __work.nor3
# Loading __work.mux2_1_N
# Loading __work.mux4_1_16b
# Loading __work.mux4_1
# Loading __work.mux2_1
# Loading __work.mem_system_ins
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.dff
# Loading __work.cache_controller
# Loading __work.pipe_IF_ID
# Loading __work.decode
# Loading __work.control
# Loading __work.regFile_bypass
# Loading __work.regFile
# Loading __work.reg_8_16b
# Loading __work.reg_16b
# Loading __work.decode_forward
# Loading __work.extend
# Loading __work.branch_jump
# Loading __work.hazard_det
# Loading __work.pipe_ID_EX
# Loading __work.execute
# Loading __work.alu
# Loading __work.shifter
# Loading __work.r_shift_log
# Loading __work.r_rotate
# Loading __work.l_shift_log
# Loading __work.l_rotate
# Loading __work.btr
# Loading __work.forward_unit
# Loading __work.pipe_EX_MEM
# Loading __work.memory
# Loading __work.mem_system
# Loading __work.pipe_MEM_WB
# Loading __work.wb
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 3505 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 20:48:31 on May 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2020/handouts/testprograms/public/inst_tests/sle_3.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work 
# Start time: 20:48:33 on May 01,2020
# //  ModelSim DE 10.7c Aug 17 2018Linux 4.15.0-96-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.fetch
# Loading __work.cla_16b
# Loading __work.cla_4b
# Loading __work.nand2
# Loading __work.not1
# Loading __work.nor2
# Loading __work.and2
# Loading __work.or2
# Loading __work.and3
# Loading __work.or3
# Loading __work.fullAdder_1b
# Loading __work.xor3
# Loading __work.nor3
# Loading __work.mux2_1_N
# Loading __work.mux4_1_16b
# Loading __work.mux4_1
# Loading __work.mux2_1
# Loading __work.mem_system_ins
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.dff
# Loading __work.cache_controller
# Loading __work.pipe_IF_ID
# Loading __work.decode
# Loading __work.control
# Loading __work.regFile_bypass
# Loading __work.regFile
# Loading __work.reg_8_16b
# Loading __work.reg_16b
# Loading __work.decode_forward
# Loading __work.extend
# Loading __work.branch_jump
# Loading __work.hazard_det
# Loading __work.pipe_ID_EX
# Loading __work.execute
# Loading __work.alu
# Loading __work.shifter
# Loading __work.r_shift_log
# Loading __work.r_rotate
# Loading __work.l_shift_log
# Loading __work.l_rotate
# Loading __work.btr
# Loading __work.forward_unit
# Loading __work.pipe_EX_MEM
# Loading __work.memory
# Loading __work.mem_system
# Loading __work.pipe_MEM_WB
# Loading __work.wb
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 3505 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 20:48:33 on May 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2020/handouts/testprograms/public/inst_tests/sle_4.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work 
# Start time: 20:48:35 on May 01,2020
# //  ModelSim DE 10.7c Aug 17 2018Linux 4.15.0-96-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.fetch
# Loading __work.cla_16b
# Loading __work.cla_4b
# Loading __work.nand2
# Loading __work.not1
# Loading __work.nor2
# Loading __work.and2
# Loading __work.or2
# Loading __work.and3
# Loading __work.or3
# Loading __work.fullAdder_1b
# Loading __work.xor3
# Loading __work.nor3
# Loading __work.mux2_1_N
# Loading __work.mux4_1_16b
# Loading __work.mux4_1
# Loading __work.mux2_1
# Loading __work.mem_system_ins
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.dff
# Loading __work.cache_controller
# Loading __work.pipe_IF_ID
# Loading __work.decode
# Loading __work.control
# Loading __work.regFile_bypass
# Loading __work.regFile
# Loading __work.reg_8_16b
# Loading __work.reg_16b
# Loading __work.decode_forward
# Loading __work.extend
# Loading __work.branch_jump
# Loading __work.hazard_det
# Loading __work.pipe_ID_EX
# Loading __work.execute
# Loading __work.alu
# Loading __work.shifter
# Loading __work.r_shift_log
# Loading __work.r_rotate
# Loading __work.l_shift_log
# Loading __work.l_rotate
# Loading __work.btr
# Loading __work.forward_unit
# Loading __work.pipe_EX_MEM
# Loading __work.memory
# Loading __work.mem_system
# Loading __work.pipe_MEM_WB
# Loading __work.wb
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 3505 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 20:48:35 on May 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2020/handouts/testprograms/public/inst_tests/sle_5.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work 
# Start time: 20:48:37 on May 01,2020
# //  ModelSim DE 10.7c Aug 17 2018Linux 4.15.0-96-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.fetch
# Loading __work.cla_16b
# Loading __work.cla_4b
# Loading __work.nand2
# Loading __work.not1
# Loading __work.nor2
# Loading __work.and2
# Loading __work.or2
# Loading __work.and3
# Loading __work.or3
# Loading __work.fullAdder_1b
# Loading __work.xor3
# Loading __work.nor3
# Loading __work.mux2_1_N
# Loading __work.mux4_1_16b
# Loading __work.mux4_1
# Loading __work.mux2_1
# Loading __work.mem_system_ins
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.dff
# Loading __work.cache_controller
# Loading __work.pipe_IF_ID
# Loading __work.decode
# Loading __work.control
# Loading __work.regFile_bypass
# Loading __work.regFile
# Loading __work.reg_8_16b
# Loading __work.reg_16b
# Loading __work.decode_forward
# Loading __work.extend
# Loading __work.branch_jump
# Loading __work.hazard_det
# Loading __work.pipe_ID_EX
# Loading __work.execute
# Loading __work.alu
# Loading __work.shifter
# Loading __work.r_shift_log
# Loading __work.r_rotate
# Loading __work.l_shift_log
# Loading __work.l_rotate
# Loading __work.btr
# Loading __work.forward_unit
# Loading __work.pipe_EX_MEM
# Loading __work.memory
# Loading __work.mem_system
# Loading __work.pipe_MEM_WB
# Loading __work.wb
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 3505 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 20:48:37 on May 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2020/handouts/testprograms/public/inst_tests/sle_6.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work 
# Start time: 20:48:39 on May 01,2020
# //  ModelSim DE 10.7c Aug 17 2018Linux 4.15.0-96-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.fetch
# Loading __work.cla_16b
# Loading __work.cla_4b
# Loading __work.nand2
# Loading __work.not1
# Loading __work.nor2
# Loading __work.and2
# Loading __work.or2
# Loading __work.and3
# Loading __work.or3
# Loading __work.fullAdder_1b
# Loading __work.xor3
# Loading __work.nor3
# Loading __work.mux2_1_N
# Loading __work.mux4_1_16b
# Loading __work.mux4_1
# Loading __work.mux2_1
# Loading __work.mem_system_ins
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.dff
# Loading __work.cache_controller
# Loading __work.pipe_IF_ID
# Loading __work.decode
# Loading __work.control
# Loading __work.regFile_bypass
# Loading __work.regFile
# Loading __work.reg_8_16b
# Loading __work.reg_16b
# Loading __work.decode_forward
# Loading __work.extend
# Loading __work.branch_jump
# Loading __work.hazard_det
# Loading __work.pipe_ID_EX
# Loading __work.execute
# Loading __work.alu
# Loading __work.shifter
# Loading __work.r_shift_log
# Loading __work.r_rotate
# Loading __work.l_shift_log
# Loading __work.l_rotate
# Loading __work.btr
# Loading __work.forward_unit
# Loading __work.pipe_EX_MEM
# Loading __work.memory
# Loading __work.mem_system
# Loading __work.pipe_MEM_WB
# Loading __work.wb
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 3505 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 20:48:39 on May 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2020/handouts/testprograms/public/inst_tests/sll_0.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work 
# Start time: 20:48:41 on May 01,2020
# //  ModelSim DE 10.7c Aug 17 2018Linux 4.15.0-96-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.fetch
# Loading __work.cla_16b
# Loading __work.cla_4b
# Loading __work.nand2
# Loading __work.not1
# Loading __work.nor2
# Loading __work.and2
# Loading __work.or2
# Loading __work.and3
# Loading __work.or3
# Loading __work.fullAdder_1b
# Loading __work.xor3
# Loading __work.nor3
# Loading __work.mux2_1_N
# Loading __work.mux4_1_16b
# Loading __work.mux4_1
# Loading __work.mux2_1
# Loading __work.mem_system_ins
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.dff
# Loading __work.cache_controller
# Loading __work.pipe_IF_ID
# Loading __work.decode
# Loading __work.control
# Loading __work.regFile_bypass
# Loading __work.regFile
# Loading __work.reg_8_16b
# Loading __work.reg_16b
# Loading __work.decode_forward
# Loading __work.extend
# Loading __work.branch_jump
# Loading __work.hazard_det
# Loading __work.pipe_ID_EX
# Loading __work.execute
# Loading __work.alu
# Loading __work.shifter
# Loading __work.r_shift_log
# Loading __work.r_rotate
# Loading __work.l_shift_log
# Loading __work.l_rotate
# Loading __work.btr
# Loading __work.forward_unit
# Loading __work.pipe_EX_MEM
# Loading __work.memory
# Loading __work.mem_system
# Loading __work.pipe_MEM_WB
# Loading __work.wb
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 2505 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 20:48:41 on May 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2020/handouts/testprograms/public/inst_tests/sll_1.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work 
# Start time: 20:48:43 on May 01,2020
# //  ModelSim DE 10.7c Aug 17 2018Linux 4.15.0-96-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.fetch
# Loading __work.cla_16b
# Loading __work.cla_4b
# Loading __work.nand2
# Loading __work.not1
# Loading __work.nor2
# Loading __work.and2
# Loading __work.or2
# Loading __work.and3
# Loading __work.or3
# Loading __work.fullAdder_1b
# Loading __work.xor3
# Loading __work.nor3
# Loading __work.mux2_1_N
# Loading __work.mux4_1_16b
# Loading __work.mux4_1
# Loading __work.mux2_1
# Loading __work.mem_system_ins
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.dff
# Loading __work.cache_controller
# Loading __work.pipe_IF_ID
# Loading __work.decode
# Loading __work.control
# Loading __work.regFile_bypass
# Loading __work.regFile
# Loading __work.reg_8_16b
# Loading __work.reg_16b
# Loading __work.decode_forward
# Loading __work.extend
# Loading __work.branch_jump
# Loading __work.hazard_det
# Loading __work.pipe_ID_EX
# Loading __work.execute
# Loading __work.alu
# Loading __work.shifter
# Loading __work.r_shift_log
# Loading __work.r_rotate
# Loading __work.l_shift_log
# Loading __work.l_rotate
# Loading __work.btr
# Loading __work.forward_unit
# Loading __work.pipe_EX_MEM
# Loading __work.memory
# Loading __work.mem_system
# Loading __work.pipe_MEM_WB
# Loading __work.wb
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 2505 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 20:48:43 on May 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2020/handouts/testprograms/public/inst_tests/sll_2.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work 
# Start time: 20:48:45 on May 01,2020
# //  ModelSim DE 10.7c Aug 17 2018Linux 4.15.0-96-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.fetch
# Loading __work.cla_16b
# Loading __work.cla_4b
# Loading __work.nand2
# Loading __work.not1
# Loading __work.nor2
# Loading __work.and2
# Loading __work.or2
# Loading __work.and3
# Loading __work.or3
# Loading __work.fullAdder_1b
# Loading __work.xor3
# Loading __work.nor3
# Loading __work.mux2_1_N
# Loading __work.mux4_1_16b
# Loading __work.mux4_1
# Loading __work.mux2_1
# Loading __work.mem_system_ins
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.dff
# Loading __work.cache_controller
# Loading __work.pipe_IF_ID
# Loading __work.decode
# Loading __work.control
# Loading __work.regFile_bypass
# Loading __work.regFile
# Loading __work.reg_8_16b
# Loading __work.reg_16b
# Loading __work.decode_forward
# Loading __work.extend
# Loading __work.branch_jump
# Loading __work.hazard_det
# Loading __work.pipe_ID_EX
# Loading __work.execute
# Loading __work.alu
# Loading __work.shifter
# Loading __work.r_shift_log
# Loading __work.r_rotate
# Loading __work.l_shift_log
# Loading __work.l_rotate
# Loading __work.btr
# Loading __work.forward_unit
# Loading __work.pipe_EX_MEM
# Loading __work.memory
# Loading __work.mem_system
# Loading __work.pipe_MEM_WB
# Loading __work.wb
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 2505 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 20:48:45 on May 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2020/handouts/testprograms/public/inst_tests/sll_3.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work 
# Start time: 20:48:47 on May 01,2020
# //  ModelSim DE 10.7c Aug 17 2018Linux 4.15.0-96-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.fetch
# Loading __work.cla_16b
# Loading __work.cla_4b
# Loading __work.nand2
# Loading __work.not1
# Loading __work.nor2
# Loading __work.and2
# Loading __work.or2
# Loading __work.and3
# Loading __work.or3
# Loading __work.fullAdder_1b
# Loading __work.xor3
# Loading __work.nor3
# Loading __work.mux2_1_N
# Loading __work.mux4_1_16b
# Loading __work.mux4_1
# Loading __work.mux2_1
# Loading __work.mem_system_ins
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.dff
# Loading __work.cache_controller
# Loading __work.pipe_IF_ID
# Loading __work.decode
# Loading __work.control
# Loading __work.regFile_bypass
# Loading __work.regFile
# Loading __work.reg_8_16b
# Loading __work.reg_16b
# Loading __work.decode_forward
# Loading __work.extend
# Loading __work.branch_jump
# Loading __work.hazard_det
# Loading __work.pipe_ID_EX
# Loading __work.execute
# Loading __work.alu
# Loading __work.shifter
# Loading __work.r_shift_log
# Loading __work.r_rotate
# Loading __work.l_shift_log
# Loading __work.l_rotate
# Loading __work.btr
# Loading __work.forward_unit
# Loading __work.pipe_EX_MEM
# Loading __work.memory
# Loading __work.mem_system
# Loading __work.pipe_MEM_WB
# Loading __work.wb
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 2505 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 20:48:47 on May 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2020/handouts/testprograms/public/inst_tests/sll_4.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work 
# Start time: 20:48:48 on May 01,2020
# //  ModelSim DE 10.7c Aug 17 2018Linux 4.15.0-96-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.fetch
# Loading __work.cla_16b
# Loading __work.cla_4b
# Loading __work.nand2
# Loading __work.not1
# Loading __work.nor2
# Loading __work.and2
# Loading __work.or2
# Loading __work.and3
# Loading __work.or3
# Loading __work.fullAdder_1b
# Loading __work.xor3
# Loading __work.nor3
# Loading __work.mux2_1_N
# Loading __work.mux4_1_16b
# Loading __work.mux4_1
# Loading __work.mux2_1
# Loading __work.mem_system_ins
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.dff
# Loading __work.cache_controller
# Loading __work.pipe_IF_ID
# Loading __work.decode
# Loading __work.control
# Loading __work.regFile_bypass
# Loading __work.regFile
# Loading __work.reg_8_16b
# Loading __work.reg_16b
# Loading __work.decode_forward
# Loading __work.extend
# Loading __work.branch_jump
# Loading __work.hazard_det
# Loading __work.pipe_ID_EX
# Loading __work.execute
# Loading __work.alu
# Loading __work.shifter
# Loading __work.r_shift_log
# Loading __work.r_rotate
# Loading __work.l_shift_log
# Loading __work.l_rotate
# Loading __work.btr
# Loading __work.forward_unit
# Loading __work.pipe_EX_MEM
# Loading __work.memory
# Loading __work.mem_system
# Loading __work.pipe_MEM_WB
# Loading __work.wb
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 2505 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 20:48:49 on May 01,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2020/handouts/testprograms/public/inst_tests/slli_0.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work 
# Start time: 20:48:50 on May 01,2020
# //  ModelSim DE 10.7c Aug 17 2018Linux 4.15.0-96-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.fetch
# Loading __work.cla_16b
# Loading __work.cla_4b
# Loading __work.nand2
# Loading __work.not1
# Loading __work.nor2
# Loading __work.and2
# Loading __work.or2
# Loading __work.and3
# Loading __work.or3
# Loading __work.fullAdder_1b
# Loading __work.xor3
# Loading __work.nor3
# Loading __work.mux2_1_N
# Loading __work.mux4_1_16b
# Loading __work.mux4_1
# Loading __work.mux2_1
# Loading __work.mem_system_ins
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.dff
# Loading __work.cache_controller
# Loading __work.pipe_IF_ID
# Loading __work.decode
# Loading __work.control
# Loading __work.regFile_bypass
# Loading __work.regFile
# Loading __work.reg_8_16b
# Loading __work.reg_16b
# Loading __work.decode_forward
# Loading __work.extend
# Loading __work.branch_jump
# Loading __work.hazard_det
# Loading __work.pipe_ID_EX
# Loading __work.execute
# Loading __work.alu
# Loading __work.shifter
# Loading __work.r_shift_log
# Loading __work.r_rotate
# Loading __work.l_shift_log
# Loading __work.l_rotate
# Loading __work.btr
# Loading __work.forward_unit
# Loading __work.pipe_EX_MEM
# Loading __work.memory
# Loading __work.mem_system
# Loading __work.pipe_MEM_WB
# Loading __work.wb
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 5405 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 20:48:51 on May 01,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2020/handouts/testprograms/public/inst_tests/slli_1.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work 
# Start time: 20:48:52 on May 01,2020
# //  ModelSim DE 10.7c Aug 17 2018Linux 4.15.0-96-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.fetch
# Loading __work.cla_16b
# Loading __work.cla_4b
# Loading __work.nand2
# Loading __work.not1
# Loading __work.nor2
# Loading __work.and2
# Loading __work.or2
# Loading __work.and3
# Loading __work.or3
# Loading __work.fullAdder_1b
# Loading __work.xor3
# Loading __work.nor3
# Loading __work.mux2_1_N
# Loading __work.mux4_1_16b
# Loading __work.mux4_1
# Loading __work.mux2_1
# Loading __work.mem_system_ins
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.dff
# Loading __work.cache_controller
# Loading __work.pipe_IF_ID
# Loading __work.decode
# Loading __work.control
# Loading __work.regFile_bypass
# Loading __work.regFile
# Loading __work.reg_8_16b
# Loading __work.reg_16b
# Loading __work.decode_forward
# Loading __work.extend
# Loading __work.branch_jump
# Loading __work.hazard_det
# Loading __work.pipe_ID_EX
# Loading __work.execute
# Loading __work.alu
# Loading __work.shifter
# Loading __work.r_shift_log
# Loading __work.r_rotate
# Loading __work.l_shift_log
# Loading __work.l_rotate
# Loading __work.btr
# Loading __work.forward_unit
# Loading __work.pipe_EX_MEM
# Loading __work.memory
# Loading __work.mem_system
# Loading __work.pipe_MEM_WB
# Loading __work.wb
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 3805 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 20:48:53 on May 01,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2020/handouts/testprograms/public/inst_tests/slli_2.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work 
# Start time: 20:48:54 on May 01,2020
# //  ModelSim DE 10.7c Aug 17 2018Linux 4.15.0-96-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.fetch
# Loading __work.cla_16b
# Loading __work.cla_4b
# Loading __work.nand2
# Loading __work.not1
# Loading __work.nor2
# Loading __work.and2
# Loading __work.or2
# Loading __work.and3
# Loading __work.or3
# Loading __work.fullAdder_1b
# Loading __work.xor3
# Loading __work.nor3
# Loading __work.mux2_1_N
# Loading __work.mux4_1_16b
# Loading __work.mux4_1
# Loading __work.mux2_1
# Loading __work.mem_system_ins
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.dff
# Loading __work.cache_controller
# Loading __work.pipe_IF_ID
# Loading __work.decode
# Loading __work.control
# Loading __work.regFile_bypass
# Loading __work.regFile
# Loading __work.reg_8_16b
# Loading __work.reg_16b
# Loading __work.decode_forward
# Loading __work.extend
# Loading __work.branch_jump
# Loading __work.hazard_det
# Loading __work.pipe_ID_EX
# Loading __work.execute
# Loading __work.alu
# Loading __work.shifter
# Loading __work.r_shift_log
# Loading __work.r_rotate
# Loading __work.l_shift_log
# Loading __work.l_rotate
# Loading __work.btr
# Loading __work.forward_unit
# Loading __work.pipe_EX_MEM
# Loading __work.memory
# Loading __work.mem_system
# Loading __work.pipe_MEM_WB
# Loading __work.wb
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 3505 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 20:48:55 on May 01,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2020/handouts/testprograms/public/inst_tests/slt_0.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work 
# Start time: 20:48:56 on May 01,2020
# //  ModelSim DE 10.7c Aug 17 2018Linux 4.15.0-96-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.fetch
# Loading __work.cla_16b
# Loading __work.cla_4b
# Loading __work.nand2
# Loading __work.not1
# Loading __work.nor2
# Loading __work.and2
# Loading __work.or2
# Loading __work.and3
# Loading __work.or3
# Loading __work.fullAdder_1b
# Loading __work.xor3
# Loading __work.nor3
# Loading __work.mux2_1_N
# Loading __work.mux4_1_16b
# Loading __work.mux4_1
# Loading __work.mux2_1
# Loading __work.mem_system_ins
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.dff
# Loading __work.cache_controller
# Loading __work.pipe_IF_ID
# Loading __work.decode
# Loading __work.control
# Loading __work.regFile_bypass
# Loading __work.regFile
# Loading __work.reg_8_16b
# Loading __work.reg_16b
# Loading __work.decode_forward
# Loading __work.extend
# Loading __work.branch_jump
# Loading __work.hazard_det
# Loading __work.pipe_ID_EX
# Loading __work.execute
# Loading __work.alu
# Loading __work.shifter
# Loading __work.r_shift_log
# Loading __work.r_rotate
# Loading __work.l_shift_log
# Loading __work.l_rotate
# Loading __work.btr
# Loading __work.forward_unit
# Loading __work.pipe_EX_MEM
# Loading __work.memory
# Loading __work.mem_system
# Loading __work.pipe_MEM_WB
# Loading __work.wb
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 2505 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 20:48:56 on May 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2020/handouts/testprograms/public/inst_tests/slt_1.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work 
# Start time: 20:48:58 on May 01,2020
# //  ModelSim DE 10.7c Aug 17 2018Linux 4.15.0-96-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.fetch
# Loading __work.cla_16b
# Loading __work.cla_4b
# Loading __work.nand2
# Loading __work.not1
# Loading __work.nor2
# Loading __work.and2
# Loading __work.or2
# Loading __work.and3
# Loading __work.or3
# Loading __work.fullAdder_1b
# Loading __work.xor3
# Loading __work.nor3
# Loading __work.mux2_1_N
# Loading __work.mux4_1_16b
# Loading __work.mux4_1
# Loading __work.mux2_1
# Loading __work.mem_system_ins
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.dff
# Loading __work.cache_controller
# Loading __work.pipe_IF_ID
# Loading __work.decode
# Loading __work.control
# Loading __work.regFile_bypass
# Loading __work.regFile
# Loading __work.reg_8_16b
# Loading __work.reg_16b
# Loading __work.decode_forward
# Loading __work.extend
# Loading __work.branch_jump
# Loading __work.hazard_det
# Loading __work.pipe_ID_EX
# Loading __work.execute
# Loading __work.alu
# Loading __work.shifter
# Loading __work.r_shift_log
# Loading __work.r_rotate
# Loading __work.l_shift_log
# Loading __work.l_rotate
# Loading __work.btr
# Loading __work.forward_unit
# Loading __work.pipe_EX_MEM
# Loading __work.memory
# Loading __work.mem_system
# Loading __work.pipe_MEM_WB
# Loading __work.wb
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 2505 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 20:48:58 on May 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2020/handouts/testprograms/public/inst_tests/slt_2.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work 
# Start time: 20:49:00 on May 01,2020
# //  ModelSim DE 10.7c Aug 17 2018Linux 4.15.0-96-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.fetch
# Loading __work.cla_16b
# Loading __work.cla_4b
# Loading __work.nand2
# Loading __work.not1
# Loading __work.nor2
# Loading __work.and2
# Loading __work.or2
# Loading __work.and3
# Loading __work.or3
# Loading __work.fullAdder_1b
# Loading __work.xor3
# Loading __work.nor3
# Loading __work.mux2_1_N
# Loading __work.mux4_1_16b
# Loading __work.mux4_1
# Loading __work.mux2_1
# Loading __work.mem_system_ins
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.dff
# Loading __work.cache_controller
# Loading __work.pipe_IF_ID
# Loading __work.decode
# Loading __work.control
# Loading __work.regFile_bypass
# Loading __work.regFile
# Loading __work.reg_8_16b
# Loading __work.reg_16b
# Loading __work.decode_forward
# Loading __work.extend
# Loading __work.branch_jump
# Loading __work.hazard_det
# Loading __work.pipe_ID_EX
# Loading __work.execute
# Loading __work.alu
# Loading __work.shifter
# Loading __work.r_shift_log
# Loading __work.r_rotate
# Loading __work.l_shift_log
# Loading __work.l_rotate
# Loading __work.btr
# Loading __work.forward_unit
# Loading __work.pipe_EX_MEM
# Loading __work.memory
# Loading __work.mem_system
# Loading __work.pipe_MEM_WB
# Loading __work.wb
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 2205 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 20:49:00 on May 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2020/handouts/testprograms/public/inst_tests/slt_5.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work 
# Start time: 20:49:02 on May 01,2020
# //  ModelSim DE 10.7c Aug 17 2018Linux 4.15.0-96-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.fetch
# Loading __work.cla_16b
# Loading __work.cla_4b
# Loading __work.nand2
# Loading __work.not1
# Loading __work.nor2
# Loading __work.and2
# Loading __work.or2
# Loading __work.and3
# Loading __work.or3
# Loading __work.fullAdder_1b
# Loading __work.xor3
# Loading __work.nor3
# Loading __work.mux2_1_N
# Loading __work.mux4_1_16b
# Loading __work.mux4_1
# Loading __work.mux2_1
# Loading __work.mem_system_ins
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.dff
# Loading __work.cache_controller
# Loading __work.pipe_IF_ID
# Loading __work.decode
# Loading __work.control
# Loading __work.regFile_bypass
# Loading __work.regFile
# Loading __work.reg_8_16b
# Loading __work.reg_16b
# Loading __work.decode_forward
# Loading __work.extend
# Loading __work.branch_jump
# Loading __work.hazard_det
# Loading __work.pipe_ID_EX
# Loading __work.execute
# Loading __work.alu
# Loading __work.shifter
# Loading __work.r_shift_log
# Loading __work.r_rotate
# Loading __work.l_shift_log
# Loading __work.l_rotate
# Loading __work.btr
# Loading __work.forward_unit
# Loading __work.pipe_EX_MEM
# Loading __work.memory
# Loading __work.mem_system
# Loading __work.pipe_MEM_WB
# Loading __work.wb
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 5705 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 20:49:02 on May 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2020/handouts/testprograms/public/inst_tests/srli_0.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work 
# Start time: 20:49:04 on May 01,2020
# //  ModelSim DE 10.7c Aug 17 2018Linux 4.15.0-96-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.fetch
# Loading __work.cla_16b
# Loading __work.cla_4b
# Loading __work.nand2
# Loading __work.not1
# Loading __work.nor2
# Loading __work.and2
# Loading __work.or2
# Loading __work.and3
# Loading __work.or3
# Loading __work.fullAdder_1b
# Loading __work.xor3
# Loading __work.nor3
# Loading __work.mux2_1_N
# Loading __work.mux4_1_16b
# Loading __work.mux4_1
# Loading __work.mux2_1
# Loading __work.mem_system_ins
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.dff
# Loading __work.cache_controller
# Loading __work.pipe_IF_ID
# Loading __work.decode
# Loading __work.control
# Loading __work.regFile_bypass
# Loading __work.regFile
# Loading __work.reg_8_16b
# Loading __work.reg_16b
# Loading __work.decode_forward
# Loading __work.extend
# Loading __work.branch_jump
# Loading __work.hazard_det
# Loading __work.pipe_ID_EX
# Loading __work.execute
# Loading __work.alu
# Loading __work.shifter
# Loading __work.r_shift_log
# Loading __work.r_rotate
# Loading __work.l_shift_log
# Loading __work.l_rotate
# Loading __work.btr
# Loading __work.forward_unit
# Loading __work.pipe_EX_MEM
# Loading __work.memory
# Loading __work.mem_system
# Loading __work.pipe_MEM_WB
# Loading __work.wb
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 2205 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 20:49:04 on May 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2020/handouts/testprograms/public/inst_tests/srli_1.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work 
# Start time: 20:49:06 on May 01,2020
# //  ModelSim DE 10.7c Aug 17 2018Linux 4.15.0-96-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.fetch
# Loading __work.cla_16b
# Loading __work.cla_4b
# Loading __work.nand2
# Loading __work.not1
# Loading __work.nor2
# Loading __work.and2
# Loading __work.or2
# Loading __work.and3
# Loading __work.or3
# Loading __work.fullAdder_1b
# Loading __work.xor3
# Loading __work.nor3
# Loading __work.mux2_1_N
# Loading __work.mux4_1_16b
# Loading __work.mux4_1
# Loading __work.mux2_1
# Loading __work.mem_system_ins
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.dff
# Loading __work.cache_controller
# Loading __work.pipe_IF_ID
# Loading __work.decode
# Loading __work.control
# Loading __work.regFile_bypass
# Loading __work.regFile
# Loading __work.reg_8_16b
# Loading __work.reg_16b
# Loading __work.decode_forward
# Loading __work.extend
# Loading __work.branch_jump
# Loading __work.hazard_det
# Loading __work.pipe_ID_EX
# Loading __work.execute
# Loading __work.alu
# Loading __work.shifter
# Loading __work.r_shift_log
# Loading __work.r_rotate
# Loading __work.l_shift_log
# Loading __work.l_rotate
# Loading __work.btr
# Loading __work.forward_unit
# Loading __work.pipe_EX_MEM
# Loading __work.memory
# Loading __work.mem_system
# Loading __work.pipe_MEM_WB
# Loading __work.wb
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 2205 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 20:49:06 on May 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2020/handouts/testprograms/public/inst_tests/srli_2.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work 
# Start time: 20:49:08 on May 01,2020
# //  ModelSim DE 10.7c Aug 17 2018Linux 4.15.0-96-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.fetch
# Loading __work.cla_16b
# Loading __work.cla_4b
# Loading __work.nand2
# Loading __work.not1
# Loading __work.nor2
# Loading __work.and2
# Loading __work.or2
# Loading __work.and3
# Loading __work.or3
# Loading __work.fullAdder_1b
# Loading __work.xor3
# Loading __work.nor3
# Loading __work.mux2_1_N
# Loading __work.mux4_1_16b
# Loading __work.mux4_1
# Loading __work.mux2_1
# Loading __work.mem_system_ins
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.dff
# Loading __work.cache_controller
# Loading __work.pipe_IF_ID
# Loading __work.decode
# Loading __work.control
# Loading __work.regFile_bypass
# Loading __work.regFile
# Loading __work.reg_8_16b
# Loading __work.reg_16b
# Loading __work.decode_forward
# Loading __work.extend
# Loading __work.branch_jump
# Loading __work.hazard_det
# Loading __work.pipe_ID_EX
# Loading __work.execute
# Loading __work.alu
# Loading __work.shifter
# Loading __work.r_shift_log
# Loading __work.r_rotate
# Loading __work.l_shift_log
# Loading __work.l_rotate
# Loading __work.btr
# Loading __work.forward_unit
# Loading __work.pipe_EX_MEM
# Loading __work.memory
# Loading __work.mem_system
# Loading __work.pipe_MEM_WB
# Loading __work.wb
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 2205 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 20:49:08 on May 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2020/handouts/testprograms/public/inst_tests/st_0.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work 
# Start time: 20:49:10 on May 01,2020
# //  ModelSim DE 10.7c Aug 17 2018Linux 4.15.0-96-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.fetch
# Loading __work.cla_16b
# Loading __work.cla_4b
# Loading __work.nand2
# Loading __work.not1
# Loading __work.nor2
# Loading __work.and2
# Loading __work.or2
# Loading __work.and3
# Loading __work.or3
# Loading __work.fullAdder_1b
# Loading __work.xor3
# Loading __work.nor3
# Loading __work.mux2_1_N
# Loading __work.mux4_1_16b
# Loading __work.mux4_1
# Loading __work.mux2_1
# Loading __work.mem_system_ins
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.dff
# Loading __work.cache_controller
# Loading __work.pipe_IF_ID
# Loading __work.decode
# Loading __work.control
# Loading __work.regFile_bypass
# Loading __work.regFile
# Loading __work.reg_8_16b
# Loading __work.reg_16b
# Loading __work.decode_forward
# Loading __work.extend
# Loading __work.branch_jump
# Loading __work.hazard_det
# Loading __work.pipe_ID_EX
# Loading __work.execute
# Loading __work.alu
# Loading __work.shifter
# Loading __work.r_shift_log
# Loading __work.r_rotate
# Loading __work.l_shift_log
# Loading __work.l_rotate
# Loading __work.btr
# Loading __work.forward_unit
# Loading __work.pipe_EX_MEM
# Loading __work.memory
# Loading __work.mem_system
# Loading __work.pipe_MEM_WB
# Loading __work.wb
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 4405 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 20:49:10 on May 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2020/handouts/testprograms/public/inst_tests/st_10.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work 
# Start time: 20:49:12 on May 01,2020
# //  ModelSim DE 10.7c Aug 17 2018Linux 4.15.0-96-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.fetch
# Loading __work.cla_16b
# Loading __work.cla_4b
# Loading __work.nand2
# Loading __work.not1
# Loading __work.nor2
# Loading __work.and2
# Loading __work.or2
# Loading __work.and3
# Loading __work.or3
# Loading __work.fullAdder_1b
# Loading __work.xor3
# Loading __work.nor3
# Loading __work.mux2_1_N
# Loading __work.mux4_1_16b
# Loading __work.mux4_1
# Loading __work.mux2_1
# Loading __work.mem_system_ins
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.dff
# Loading __work.cache_controller
# Loading __work.pipe_IF_ID
# Loading __work.decode
# Loading __work.control
# Loading __work.regFile_bypass
# Loading __work.regFile
# Loading __work.reg_8_16b
# Loading __work.reg_16b
# Loading __work.decode_forward
# Loading __work.extend
# Loading __work.branch_jump
# Loading __work.hazard_det
# Loading __work.pipe_ID_EX
# Loading __work.execute
# Loading __work.alu
# Loading __work.shifter
# Loading __work.r_shift_log
# Loading __work.r_rotate
# Loading __work.l_shift_log
# Loading __work.l_rotate
# Loading __work.btr
# Loading __work.forward_unit
# Loading __work.pipe_EX_MEM
# Loading __work.memory
# Loading __work.mem_system
# Loading __work.pipe_MEM_WB
# Loading __work.wb
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 3705 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 20:49:12 on May 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2020/handouts/testprograms/public/inst_tests/st_1.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work 
# Start time: 20:49:14 on May 01,2020
# //  ModelSim DE 10.7c Aug 17 2018Linux 4.15.0-96-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.fetch
# Loading __work.cla_16b
# Loading __work.cla_4b
# Loading __work.nand2
# Loading __work.not1
# Loading __work.nor2
# Loading __work.and2
# Loading __work.or2
# Loading __work.and3
# Loading __work.or3
# Loading __work.fullAdder_1b
# Loading __work.xor3
# Loading __work.nor3
# Loading __work.mux2_1_N
# Loading __work.mux4_1_16b
# Loading __work.mux4_1
# Loading __work.mux2_1
# Loading __work.mem_system_ins
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.dff
# Loading __work.cache_controller
# Loading __work.pipe_IF_ID
# Loading __work.decode
# Loading __work.control
# Loading __work.regFile_bypass
# Loading __work.regFile
# Loading __work.reg_8_16b
# Loading __work.reg_16b
# Loading __work.decode_forward
# Loading __work.extend
# Loading __work.branch_jump
# Loading __work.hazard_det
# Loading __work.pipe_ID_EX
# Loading __work.execute
# Loading __work.alu
# Loading __work.shifter
# Loading __work.r_shift_log
# Loading __work.r_rotate
# Loading __work.l_shift_log
# Loading __work.l_rotate
# Loading __work.btr
# Loading __work.forward_unit
# Loading __work.pipe_EX_MEM
# Loading __work.memory
# Loading __work.mem_system
# Loading __work.pipe_MEM_WB
# Loading __work.wb
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 4405 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 20:49:15 on May 01,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2020/handouts/testprograms/public/inst_tests/st_2.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work 
# Start time: 20:49:16 on May 01,2020
# //  ModelSim DE 10.7c Aug 17 2018Linux 4.15.0-96-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.fetch
# Loading __work.cla_16b
# Loading __work.cla_4b
# Loading __work.nand2
# Loading __work.not1
# Loading __work.nor2
# Loading __work.and2
# Loading __work.or2
# Loading __work.and3
# Loading __work.or3
# Loading __work.fullAdder_1b
# Loading __work.xor3
# Loading __work.nor3
# Loading __work.mux2_1_N
# Loading __work.mux4_1_16b
# Loading __work.mux4_1
# Loading __work.mux2_1
# Loading __work.mem_system_ins
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.dff
# Loading __work.cache_controller
# Loading __work.pipe_IF_ID
# Loading __work.decode
# Loading __work.control
# Loading __work.regFile_bypass
# Loading __work.regFile
# Loading __work.reg_8_16b
# Loading __work.reg_16b
# Loading __work.decode_forward
# Loading __work.extend
# Loading __work.branch_jump
# Loading __work.hazard_det
# Loading __work.pipe_ID_EX
# Loading __work.execute
# Loading __work.alu
# Loading __work.shifter
# Loading __work.r_shift_log
# Loading __work.r_rotate
# Loading __work.l_shift_log
# Loading __work.l_rotate
# Loading __work.btr
# Loading __work.forward_unit
# Loading __work.pipe_EX_MEM
# Loading __work.memory
# Loading __work.mem_system
# Loading __work.pipe_MEM_WB
# Loading __work.wb
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 4405 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 20:49:17 on May 01,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2020/handouts/testprograms/public/inst_tests/st_3.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work 
# Start time: 20:49:18 on May 01,2020
# //  ModelSim DE 10.7c Aug 17 2018Linux 4.15.0-96-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.fetch
# Loading __work.cla_16b
# Loading __work.cla_4b
# Loading __work.nand2
# Loading __work.not1
# Loading __work.nor2
# Loading __work.and2
# Loading __work.or2
# Loading __work.and3
# Loading __work.or3
# Loading __work.fullAdder_1b
# Loading __work.xor3
# Loading __work.nor3
# Loading __work.mux2_1_N
# Loading __work.mux4_1_16b
# Loading __work.mux4_1
# Loading __work.mux2_1
# Loading __work.mem_system_ins
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.dff
# Loading __work.cache_controller
# Loading __work.pipe_IF_ID
# Loading __work.decode
# Loading __work.control
# Loading __work.regFile_bypass
# Loading __work.regFile
# Loading __work.reg_8_16b
# Loading __work.reg_16b
# Loading __work.decode_forward
# Loading __work.extend
# Loading __work.branch_jump
# Loading __work.hazard_det
# Loading __work.pipe_ID_EX
# Loading __work.execute
# Loading __work.alu
# Loading __work.shifter
# Loading __work.r_shift_log
# Loading __work.r_rotate
# Loading __work.l_shift_log
# Loading __work.l_rotate
# Loading __work.btr
# Loading __work.forward_unit
# Loading __work.pipe_EX_MEM
# Loading __work.memory
# Loading __work.mem_system
# Loading __work.pipe_MEM_WB
# Loading __work.wb
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 4705 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 20:49:19 on May 01,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2020/handouts/testprograms/public/inst_tests/st_4.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work 
# Start time: 20:49:20 on May 01,2020
# //  ModelSim DE 10.7c Aug 17 2018Linux 4.15.0-96-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.fetch
# Loading __work.cla_16b
# Loading __work.cla_4b
# Loading __work.nand2
# Loading __work.not1
# Loading __work.nor2
# Loading __work.and2
# Loading __work.or2
# Loading __work.and3
# Loading __work.or3
# Loading __work.fullAdder_1b
# Loading __work.xor3
# Loading __work.nor3
# Loading __work.mux2_1_N
# Loading __work.mux4_1_16b
# Loading __work.mux4_1
# Loading __work.mux2_1
# Loading __work.mem_system_ins
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.dff
# Loading __work.cache_controller
# Loading __work.pipe_IF_ID
# Loading __work.decode
# Loading __work.control
# Loading __work.regFile_bypass
# Loading __work.regFile
# Loading __work.reg_8_16b
# Loading __work.reg_16b
# Loading __work.decode_forward
# Loading __work.extend
# Loading __work.branch_jump
# Loading __work.hazard_det
# Loading __work.pipe_ID_EX
# Loading __work.execute
# Loading __work.alu
# Loading __work.shifter
# Loading __work.r_shift_log
# Loading __work.r_rotate
# Loading __work.l_shift_log
# Loading __work.l_rotate
# Loading __work.btr
# Loading __work.forward_unit
# Loading __work.pipe_EX_MEM
# Loading __work.memory
# Loading __work.mem_system
# Loading __work.pipe_MEM_WB
# Loading __work.wb
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 3705 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 20:49:21 on May 01,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2020/handouts/testprograms/public/inst_tests/st_5.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work 
# Start time: 20:49:22 on May 01,2020
# //  ModelSim DE 10.7c Aug 17 2018Linux 4.15.0-96-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.fetch
# Loading __work.cla_16b
# Loading __work.cla_4b
# Loading __work.nand2
# Loading __work.not1
# Loading __work.nor2
# Loading __work.and2
# Loading __work.or2
# Loading __work.and3
# Loading __work.or3
# Loading __work.fullAdder_1b
# Loading __work.xor3
# Loading __work.nor3
# Loading __work.mux2_1_N
# Loading __work.mux4_1_16b
# Loading __work.mux4_1
# Loading __work.mux2_1
# Loading __work.mem_system_ins
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.dff
# Loading __work.cache_controller
# Loading __work.pipe_IF_ID
# Loading __work.decode
# Loading __work.control
# Loading __work.regFile_bypass
# Loading __work.regFile
# Loading __work.reg_8_16b
# Loading __work.reg_16b
# Loading __work.decode_forward
# Loading __work.extend
# Loading __work.branch_jump
# Loading __work.hazard_det
# Loading __work.pipe_ID_EX
# Loading __work.execute
# Loading __work.alu
# Loading __work.shifter
# Loading __work.r_shift_log
# Loading __work.r_rotate
# Loading __work.l_shift_log
# Loading __work.l_rotate
# Loading __work.btr
# Loading __work.forward_unit
# Loading __work.pipe_EX_MEM
# Loading __work.memory
# Loading __work.mem_system
# Loading __work.pipe_MEM_WB
# Loading __work.wb
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 3705 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 20:49:22 on May 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2020/handouts/testprograms/public/inst_tests/st_6.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work 
# Start time: 20:49:24 on May 01,2020
# //  ModelSim DE 10.7c Aug 17 2018Linux 4.15.0-96-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.fetch
# Loading __work.cla_16b
# Loading __work.cla_4b
# Loading __work.nand2
# Loading __work.not1
# Loading __work.nor2
# Loading __work.and2
# Loading __work.or2
# Loading __work.and3
# Loading __work.or3
# Loading __work.fullAdder_1b
# Loading __work.xor3
# Loading __work.nor3
# Loading __work.mux2_1_N
# Loading __work.mux4_1_16b
# Loading __work.mux4_1
# Loading __work.mux2_1
# Loading __work.mem_system_ins
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.dff
# Loading __work.cache_controller
# Loading __work.pipe_IF_ID
# Loading __work.decode
# Loading __work.control
# Loading __work.regFile_bypass
# Loading __work.regFile
# Loading __work.reg_8_16b
# Loading __work.reg_16b
# Loading __work.decode_forward
# Loading __work.extend
# Loading __work.branch_jump
# Loading __work.hazard_det
# Loading __work.pipe_ID_EX
# Loading __work.execute
# Loading __work.alu
# Loading __work.shifter
# Loading __work.r_shift_log
# Loading __work.r_rotate
# Loading __work.l_shift_log
# Loading __work.l_rotate
# Loading __work.btr
# Loading __work.forward_unit
# Loading __work.pipe_EX_MEM
# Loading __work.memory
# Loading __work.mem_system
# Loading __work.pipe_MEM_WB
# Loading __work.wb
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 3705 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 20:49:25 on May 01,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2020/handouts/testprograms/public/inst_tests/st_7.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work 
# Start time: 20:49:26 on May 01,2020
# //  ModelSim DE 10.7c Aug 17 2018Linux 4.15.0-96-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.fetch
# Loading __work.cla_16b
# Loading __work.cla_4b
# Loading __work.nand2
# Loading __work.not1
# Loading __work.nor2
# Loading __work.and2
# Loading __work.or2
# Loading __work.and3
# Loading __work.or3
# Loading __work.fullAdder_1b
# Loading __work.xor3
# Loading __work.nor3
# Loading __work.mux2_1_N
# Loading __work.mux4_1_16b
# Loading __work.mux4_1
# Loading __work.mux2_1
# Loading __work.mem_system_ins
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.dff
# Loading __work.cache_controller
# Loading __work.pipe_IF_ID
# Loading __work.decode
# Loading __work.control
# Loading __work.regFile_bypass
# Loading __work.regFile
# Loading __work.reg_8_16b
# Loading __work.reg_16b
# Loading __work.decode_forward
# Loading __work.extend
# Loading __work.branch_jump
# Loading __work.hazard_det
# Loading __work.pipe_ID_EX
# Loading __work.execute
# Loading __work.alu
# Loading __work.shifter
# Loading __work.r_shift_log
# Loading __work.r_rotate
# Loading __work.l_shift_log
# Loading __work.l_rotate
# Loading __work.btr
# Loading __work.forward_unit
# Loading __work.pipe_EX_MEM
# Loading __work.memory
# Loading __work.mem_system
# Loading __work.pipe_MEM_WB
# Loading __work.wb
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 3705 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 20:49:27 on May 01,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2020/handouts/testprograms/public/inst_tests/st_8.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work 
# Start time: 20:49:28 on May 01,2020
# //  ModelSim DE 10.7c Aug 17 2018Linux 4.15.0-96-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.fetch
# Loading __work.cla_16b
# Loading __work.cla_4b
# Loading __work.nand2
# Loading __work.not1
# Loading __work.nor2
# Loading __work.and2
# Loading __work.or2
# Loading __work.and3
# Loading __work.or3
# Loading __work.fullAdder_1b
# Loading __work.xor3
# Loading __work.nor3
# Loading __work.mux2_1_N
# Loading __work.mux4_1_16b
# Loading __work.mux4_1
# Loading __work.mux2_1
# Loading __work.mem_system_ins
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.dff
# Loading __work.cache_controller
# Loading __work.pipe_IF_ID
# Loading __work.decode
# Loading __work.control
# Loading __work.regFile_bypass
# Loading __work.regFile
# Loading __work.reg_8_16b
# Loading __work.reg_16b
# Loading __work.decode_forward
# Loading __work.extend
# Loading __work.branch_jump
# Loading __work.hazard_det
# Loading __work.pipe_ID_EX
# Loading __work.execute
# Loading __work.alu
# Loading __work.shifter
# Loading __work.r_shift_log
# Loading __work.r_rotate
# Loading __work.l_shift_log
# Loading __work.l_rotate
# Loading __work.btr
# Loading __work.forward_unit
# Loading __work.pipe_EX_MEM
# Loading __work.memory
# Loading __work.mem_system
# Loading __work.pipe_MEM_WB
# Loading __work.wb
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 3705 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 20:49:29 on May 01,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2020/handouts/testprograms/public/inst_tests/st_9.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work 
# Start time: 20:49:30 on May 01,2020
# //  ModelSim DE 10.7c Aug 17 2018Linux 4.15.0-96-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.fetch
# Loading __work.cla_16b
# Loading __work.cla_4b
# Loading __work.nand2
# Loading __work.not1
# Loading __work.nor2
# Loading __work.and2
# Loading __work.or2
# Loading __work.and3
# Loading __work.or3
# Loading __work.fullAdder_1b
# Loading __work.xor3
# Loading __work.nor3
# Loading __work.mux2_1_N
# Loading __work.mux4_1_16b
# Loading __work.mux4_1
# Loading __work.mux2_1
# Loading __work.mem_system_ins
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.dff
# Loading __work.cache_controller
# Loading __work.pipe_IF_ID
# Loading __work.decode
# Loading __work.control
# Loading __work.regFile_bypass
# Loading __work.regFile
# Loading __work.reg_8_16b
# Loading __work.reg_16b
# Loading __work.decode_forward
# Loading __work.extend
# Loading __work.branch_jump
# Loading __work.hazard_det
# Loading __work.pipe_ID_EX
# Loading __work.execute
# Loading __work.alu
# Loading __work.shifter
# Loading __work.r_shift_log
# Loading __work.r_rotate
# Loading __work.l_shift_log
# Loading __work.l_rotate
# Loading __work.btr
# Loading __work.forward_unit
# Loading __work.pipe_EX_MEM
# Loading __work.memory
# Loading __work.mem_system
# Loading __work.pipe_MEM_WB
# Loading __work.wb
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 3705 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 20:49:30 on May 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2020/handouts/testprograms/public/inst_tests/stu_0.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work 
# Start time: 20:49:32 on May 01,2020
# //  ModelSim DE 10.7c Aug 17 2018Linux 4.15.0-96-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.fetch
# Loading __work.cla_16b
# Loading __work.cla_4b
# Loading __work.nand2
# Loading __work.not1
# Loading __work.nor2
# Loading __work.and2
# Loading __work.or2
# Loading __work.and3
# Loading __work.or3
# Loading __work.fullAdder_1b
# Loading __work.xor3
# Loading __work.nor3
# Loading __work.mux2_1_N
# Loading __work.mux4_1_16b
# Loading __work.mux4_1
# Loading __work.mux2_1
# Loading __work.mem_system_ins
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.dff
# Loading __work.cache_controller
# Loading __work.pipe_IF_ID
# Loading __work.decode
# Loading __work.control
# Loading __work.regFile_bypass
# Loading __work.regFile
# Loading __work.reg_8_16b
# Loading __work.reg_16b
# Loading __work.decode_forward
# Loading __work.extend
# Loading __work.branch_jump
# Loading __work.hazard_det
# Loading __work.pipe_ID_EX
# Loading __work.execute
# Loading __work.alu
# Loading __work.shifter
# Loading __work.r_shift_log
# Loading __work.r_rotate
# Loading __work.l_shift_log
# Loading __work.l_rotate
# Loading __work.btr
# Loading __work.forward_unit
# Loading __work.pipe_EX_MEM
# Loading __work.memory
# Loading __work.mem_system
# Loading __work.pipe_MEM_WB
# Loading __work.wb
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 4705 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 20:49:32 on May 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2020/handouts/testprograms/public/inst_tests/stu_1.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work 
# Start time: 20:49:34 on May 01,2020
# //  ModelSim DE 10.7c Aug 17 2018Linux 4.15.0-96-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.fetch
# Loading __work.cla_16b
# Loading __work.cla_4b
# Loading __work.nand2
# Loading __work.not1
# Loading __work.nor2
# Loading __work.and2
# Loading __work.or2
# Loading __work.and3
# Loading __work.or3
# Loading __work.fullAdder_1b
# Loading __work.xor3
# Loading __work.nor3
# Loading __work.mux2_1_N
# Loading __work.mux4_1_16b
# Loading __work.mux4_1
# Loading __work.mux2_1
# Loading __work.mem_system_ins
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.dff
# Loading __work.cache_controller
# Loading __work.pipe_IF_ID
# Loading __work.decode
# Loading __work.control
# Loading __work.regFile_bypass
# Loading __work.regFile
# Loading __work.reg_8_16b
# Loading __work.reg_16b
# Loading __work.decode_forward
# Loading __work.extend
# Loading __work.branch_jump
# Loading __work.hazard_det
# Loading __work.pipe_ID_EX
# Loading __work.execute
# Loading __work.alu
# Loading __work.shifter
# Loading __work.r_shift_log
# Loading __work.r_rotate
# Loading __work.l_shift_log
# Loading __work.l_rotate
# Loading __work.btr
# Loading __work.forward_unit
# Loading __work.pipe_EX_MEM
# Loading __work.memory
# Loading __work.mem_system
# Loading __work.pipe_MEM_WB
# Loading __work.wb
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 4705 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 20:49:34 on May 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2020/handouts/testprograms/public/inst_tests/stu_2.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work 
# Start time: 20:49:36 on May 01,2020
# //  ModelSim DE 10.7c Aug 17 2018Linux 4.15.0-96-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.fetch
# Loading __work.cla_16b
# Loading __work.cla_4b
# Loading __work.nand2
# Loading __work.not1
# Loading __work.nor2
# Loading __work.and2
# Loading __work.or2
# Loading __work.and3
# Loading __work.or3
# Loading __work.fullAdder_1b
# Loading __work.xor3
# Loading __work.nor3
# Loading __work.mux2_1_N
# Loading __work.mux4_1_16b
# Loading __work.mux4_1
# Loading __work.mux2_1
# Loading __work.mem_system_ins
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.dff
# Loading __work.cache_controller
# Loading __work.pipe_IF_ID
# Loading __work.decode
# Loading __work.control
# Loading __work.regFile_bypass
# Loading __work.regFile
# Loading __work.reg_8_16b
# Loading __work.reg_16b
# Loading __work.decode_forward
# Loading __work.extend
# Loading __work.branch_jump
# Loading __work.hazard_det
# Loading __work.pipe_ID_EX
# Loading __work.execute
# Loading __work.alu
# Loading __work.shifter
# Loading __work.r_shift_log
# Loading __work.r_rotate
# Loading __work.l_shift_log
# Loading __work.l_rotate
# Loading __work.btr
# Loading __work.forward_unit
# Loading __work.pipe_EX_MEM
# Loading __work.memory
# Loading __work.mem_system
# Loading __work.pipe_MEM_WB
# Loading __work.wb
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 4705 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 20:49:36 on May 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2020/handouts/testprograms/public/inst_tests/sub_0.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work 
# Start time: 20:49:38 on May 01,2020
# //  ModelSim DE 10.7c Aug 17 2018Linux 4.15.0-96-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.fetch
# Loading __work.cla_16b
# Loading __work.cla_4b
# Loading __work.nand2
# Loading __work.not1
# Loading __work.nor2
# Loading __work.and2
# Loading __work.or2
# Loading __work.and3
# Loading __work.or3
# Loading __work.fullAdder_1b
# Loading __work.xor3
# Loading __work.nor3
# Loading __work.mux2_1_N
# Loading __work.mux4_1_16b
# Loading __work.mux4_1
# Loading __work.mux2_1
# Loading __work.mem_system_ins
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.dff
# Loading __work.cache_controller
# Loading __work.pipe_IF_ID
# Loading __work.decode
# Loading __work.control
# Loading __work.regFile_bypass
# Loading __work.regFile
# Loading __work.reg_8_16b
# Loading __work.reg_16b
# Loading __work.decode_forward
# Loading __work.extend
# Loading __work.branch_jump
# Loading __work.hazard_det
# Loading __work.pipe_ID_EX
# Loading __work.execute
# Loading __work.alu
# Loading __work.shifter
# Loading __work.r_shift_log
# Loading __work.r_rotate
# Loading __work.l_shift_log
# Loading __work.l_rotate
# Loading __work.btr
# Loading __work.forward_unit
# Loading __work.pipe_EX_MEM
# Loading __work.memory
# Loading __work.mem_system
# Loading __work.pipe_MEM_WB
# Loading __work.wb
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 3505 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 20:49:38 on May 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2020/handouts/testprograms/public/inst_tests/sub_1.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work 
# Start time: 20:49:40 on May 01,2020
# //  ModelSim DE 10.7c Aug 17 2018Linux 4.15.0-96-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.fetch
# Loading __work.cla_16b
# Loading __work.cla_4b
# Loading __work.nand2
# Loading __work.not1
# Loading __work.nor2
# Loading __work.and2
# Loading __work.or2
# Loading __work.and3
# Loading __work.or3
# Loading __work.fullAdder_1b
# Loading __work.xor3
# Loading __work.nor3
# Loading __work.mux2_1_N
# Loading __work.mux4_1_16b
# Loading __work.mux4_1
# Loading __work.mux2_1
# Loading __work.mem_system_ins
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.dff
# Loading __work.cache_controller
# Loading __work.pipe_IF_ID
# Loading __work.decode
# Loading __work.control
# Loading __work.regFile_bypass
# Loading __work.regFile
# Loading __work.reg_8_16b
# Loading __work.reg_16b
# Loading __work.decode_forward
# Loading __work.extend
# Loading __work.branch_jump
# Loading __work.hazard_det
# Loading __work.pipe_ID_EX
# Loading __work.execute
# Loading __work.alu
# Loading __work.shifter
# Loading __work.r_shift_log
# Loading __work.r_rotate
# Loading __work.l_shift_log
# Loading __work.l_rotate
# Loading __work.btr
# Loading __work.forward_unit
# Loading __work.pipe_EX_MEM
# Loading __work.memory
# Loading __work.mem_system
# Loading __work.pipe_MEM_WB
# Loading __work.wb
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 3805 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 20:49:40 on May 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2020/handouts/testprograms/public/inst_tests/sub_2.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work 
# Start time: 20:49:42 on May 01,2020
# //  ModelSim DE 10.7c Aug 17 2018Linux 4.15.0-96-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.fetch
# Loading __work.cla_16b
# Loading __work.cla_4b
# Loading __work.nand2
# Loading __work.not1
# Loading __work.nor2
# Loading __work.and2
# Loading __work.or2
# Loading __work.and3
# Loading __work.or3
# Loading __work.fullAdder_1b
# Loading __work.xor3
# Loading __work.nor3
# Loading __work.mux2_1_N
# Loading __work.mux4_1_16b
# Loading __work.mux4_1
# Loading __work.mux2_1
# Loading __work.mem_system_ins
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.dff
# Loading __work.cache_controller
# Loading __work.pipe_IF_ID
# Loading __work.decode
# Loading __work.control
# Loading __work.regFile_bypass
# Loading __work.regFile
# Loading __work.reg_8_16b
# Loading __work.reg_16b
# Loading __work.decode_forward
# Loading __work.extend
# Loading __work.branch_jump
# Loading __work.hazard_det
# Loading __work.pipe_ID_EX
# Loading __work.execute
# Loading __work.alu
# Loading __work.shifter
# Loading __work.r_shift_log
# Loading __work.r_rotate
# Loading __work.l_shift_log
# Loading __work.l_rotate
# Loading __work.btr
# Loading __work.forward_unit
# Loading __work.pipe_EX_MEM
# Loading __work.memory
# Loading __work.mem_system
# Loading __work.pipe_MEM_WB
# Loading __work.wb
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 2505 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 20:49:42 on May 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2020/handouts/testprograms/public/inst_tests/sub_3.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work 
# Start time: 20:49:44 on May 01,2020
# //  ModelSim DE 10.7c Aug 17 2018Linux 4.15.0-96-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.fetch
# Loading __work.cla_16b
# Loading __work.cla_4b
# Loading __work.nand2
# Loading __work.not1
# Loading __work.nor2
# Loading __work.and2
# Loading __work.or2
# Loading __work.and3
# Loading __work.or3
# Loading __work.fullAdder_1b
# Loading __work.xor3
# Loading __work.nor3
# Loading __work.mux2_1_N
# Loading __work.mux4_1_16b
# Loading __work.mux4_1
# Loading __work.mux2_1
# Loading __work.mem_system_ins
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.dff
# Loading __work.cache_controller
# Loading __work.pipe_IF_ID
# Loading __work.decode
# Loading __work.control
# Loading __work.regFile_bypass
# Loading __work.regFile
# Loading __work.reg_8_16b
# Loading __work.reg_16b
# Loading __work.decode_forward
# Loading __work.extend
# Loading __work.branch_jump
# Loading __work.hazard_det
# Loading __work.pipe_ID_EX
# Loading __work.execute
# Loading __work.alu
# Loading __work.shifter
# Loading __work.r_shift_log
# Loading __work.r_rotate
# Loading __work.l_shift_log
# Loading __work.l_rotate
# Loading __work.btr
# Loading __work.forward_unit
# Loading __work.pipe_EX_MEM
# Loading __work.memory
# Loading __work.mem_system
# Loading __work.pipe_MEM_WB
# Loading __work.wb
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 2505 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 20:49:44 on May 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2020/handouts/testprograms/public/inst_tests/sub_4.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work 
# Start time: 20:49:46 on May 01,2020
# //  ModelSim DE 10.7c Aug 17 2018Linux 4.15.0-96-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.fetch
# Loading __work.cla_16b
# Loading __work.cla_4b
# Loading __work.nand2
# Loading __work.not1
# Loading __work.nor2
# Loading __work.and2
# Loading __work.or2
# Loading __work.and3
# Loading __work.or3
# Loading __work.fullAdder_1b
# Loading __work.xor3
# Loading __work.nor3
# Loading __work.mux2_1_N
# Loading __work.mux4_1_16b
# Loading __work.mux4_1
# Loading __work.mux2_1
# Loading __work.mem_system_ins
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.dff
# Loading __work.cache_controller
# Loading __work.pipe_IF_ID
# Loading __work.decode
# Loading __work.control
# Loading __work.regFile_bypass
# Loading __work.regFile
# Loading __work.reg_8_16b
# Loading __work.reg_16b
# Loading __work.decode_forward
# Loading __work.extend
# Loading __work.branch_jump
# Loading __work.hazard_det
# Loading __work.pipe_ID_EX
# Loading __work.execute
# Loading __work.alu
# Loading __work.shifter
# Loading __work.r_shift_log
# Loading __work.r_rotate
# Loading __work.l_shift_log
# Loading __work.l_rotate
# Loading __work.btr
# Loading __work.forward_unit
# Loading __work.pipe_EX_MEM
# Loading __work.memory
# Loading __work.mem_system
# Loading __work.pipe_MEM_WB
# Loading __work.wb
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 2505 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 20:49:46 on May 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2020/handouts/testprograms/public/inst_tests/sub_5.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work 
# Start time: 20:49:47 on May 01,2020
# //  ModelSim DE 10.7c Aug 17 2018Linux 4.15.0-96-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.fetch
# Loading __work.cla_16b
# Loading __work.cla_4b
# Loading __work.nand2
# Loading __work.not1
# Loading __work.nor2
# Loading __work.and2
# Loading __work.or2
# Loading __work.and3
# Loading __work.or3
# Loading __work.fullAdder_1b
# Loading __work.xor3
# Loading __work.nor3
# Loading __work.mux2_1_N
# Loading __work.mux4_1_16b
# Loading __work.mux4_1
# Loading __work.mux2_1
# Loading __work.mem_system_ins
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.dff
# Loading __work.cache_controller
# Loading __work.pipe_IF_ID
# Loading __work.decode
# Loading __work.control
# Loading __work.regFile_bypass
# Loading __work.regFile
# Loading __work.reg_8_16b
# Loading __work.reg_16b
# Loading __work.decode_forward
# Loading __work.extend
# Loading __work.branch_jump
# Loading __work.hazard_det
# Loading __work.pipe_ID_EX
# Loading __work.execute
# Loading __work.alu
# Loading __work.shifter
# Loading __work.r_shift_log
# Loading __work.r_rotate
# Loading __work.l_shift_log
# Loading __work.l_rotate
# Loading __work.btr
# Loading __work.forward_unit
# Loading __work.pipe_EX_MEM
# Loading __work.memory
# Loading __work.mem_system
# Loading __work.pipe_MEM_WB
# Loading __work.wb
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 2505 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 20:49:48 on May 01,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2020/handouts/testprograms/public/inst_tests/sub_6.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work 
# Start time: 20:49:49 on May 01,2020
# //  ModelSim DE 10.7c Aug 17 2018Linux 4.15.0-96-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.fetch
# Loading __work.cla_16b
# Loading __work.cla_4b
# Loading __work.nand2
# Loading __work.not1
# Loading __work.nor2
# Loading __work.and2
# Loading __work.or2
# Loading __work.and3
# Loading __work.or3
# Loading __work.fullAdder_1b
# Loading __work.xor3
# Loading __work.nor3
# Loading __work.mux2_1_N
# Loading __work.mux4_1_16b
# Loading __work.mux4_1
# Loading __work.mux2_1
# Loading __work.mem_system_ins
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.dff
# Loading __work.cache_controller
# Loading __work.pipe_IF_ID
# Loading __work.decode
# Loading __work.control
# Loading __work.regFile_bypass
# Loading __work.regFile
# Loading __work.reg_8_16b
# Loading __work.reg_16b
# Loading __work.decode_forward
# Loading __work.extend
# Loading __work.branch_jump
# Loading __work.hazard_det
# Loading __work.pipe_ID_EX
# Loading __work.execute
# Loading __work.alu
# Loading __work.shifter
# Loading __work.r_shift_log
# Loading __work.r_rotate
# Loading __work.l_shift_log
# Loading __work.l_rotate
# Loading __work.btr
# Loading __work.forward_unit
# Loading __work.pipe_EX_MEM
# Loading __work.memory
# Loading __work.mem_system
# Loading __work.pipe_MEM_WB
# Loading __work.wb
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 2205 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 20:49:50 on May 01,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2020/handouts/testprograms/public/inst_tests/sub_7.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work 
# Start time: 20:49:51 on May 01,2020
# //  ModelSim DE 10.7c Aug 17 2018Linux 4.15.0-96-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.fetch
# Loading __work.cla_16b
# Loading __work.cla_4b
# Loading __work.nand2
# Loading __work.not1
# Loading __work.nor2
# Loading __work.and2
# Loading __work.or2
# Loading __work.and3
# Loading __work.or3
# Loading __work.fullAdder_1b
# Loading __work.xor3
# Loading __work.nor3
# Loading __work.mux2_1_N
# Loading __work.mux4_1_16b
# Loading __work.mux4_1
# Loading __work.mux2_1
# Loading __work.mem_system_ins
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.dff
# Loading __work.cache_controller
# Loading __work.pipe_IF_ID
# Loading __work.decode
# Loading __work.control
# Loading __work.regFile_bypass
# Loading __work.regFile
# Loading __work.reg_8_16b
# Loading __work.reg_16b
# Loading __work.decode_forward
# Loading __work.extend
# Loading __work.branch_jump
# Loading __work.hazard_det
# Loading __work.pipe_ID_EX
# Loading __work.execute
# Loading __work.alu
# Loading __work.shifter
# Loading __work.r_shift_log
# Loading __work.r_rotate
# Loading __work.l_shift_log
# Loading __work.l_rotate
# Loading __work.btr
# Loading __work.forward_unit
# Loading __work.pipe_EX_MEM
# Loading __work.memory
# Loading __work.mem_system
# Loading __work.pipe_MEM_WB
# Loading __work.wb
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 2205 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 20:49:52 on May 01,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2020/handouts/testprograms/public/inst_tests/subi_0.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work 
# Start time: 20:49:53 on May 01,2020
# //  ModelSim DE 10.7c Aug 17 2018Linux 4.15.0-96-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.fetch
# Loading __work.cla_16b
# Loading __work.cla_4b
# Loading __work.nand2
# Loading __work.not1
# Loading __work.nor2
# Loading __work.and2
# Loading __work.or2
# Loading __work.and3
# Loading __work.or3
# Loading __work.fullAdder_1b
# Loading __work.xor3
# Loading __work.nor3
# Loading __work.mux2_1_N
# Loading __work.mux4_1_16b
# Loading __work.mux4_1
# Loading __work.mux2_1
# Loading __work.mem_system_ins
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.dff
# Loading __work.cache_controller
# Loading __work.pipe_IF_ID
# Loading __work.decode
# Loading __work.control
# Loading __work.regFile_bypass
# Loading __work.regFile
# Loading __work.reg_8_16b
# Loading __work.reg_16b
# Loading __work.decode_forward
# Loading __work.extend
# Loading __work.branch_jump
# Loading __work.hazard_det
# Loading __work.pipe_ID_EX
# Loading __work.execute
# Loading __work.alu
# Loading __work.shifter
# Loading __work.r_shift_log
# Loading __work.r_rotate
# Loading __work.l_shift_log
# Loading __work.l_rotate
# Loading __work.btr
# Loading __work.forward_unit
# Loading __work.pipe_EX_MEM
# Loading __work.memory
# Loading __work.mem_system
# Loading __work.pipe_MEM_WB
# Loading __work.wb
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 2205 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 20:49:54 on May 01,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2020/handouts/testprograms/public/inst_tests/subi_1.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work 
# Start time: 20:49:55 on May 01,2020
# //  ModelSim DE 10.7c Aug 17 2018Linux 4.15.0-96-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.fetch
# Loading __work.cla_16b
# Loading __work.cla_4b
# Loading __work.nand2
# Loading __work.not1
# Loading __work.nor2
# Loading __work.and2
# Loading __work.or2
# Loading __work.and3
# Loading __work.or3
# Loading __work.fullAdder_1b
# Loading __work.xor3
# Loading __work.nor3
# Loading __work.mux2_1_N
# Loading __work.mux4_1_16b
# Loading __work.mux4_1
# Loading __work.mux2_1
# Loading __work.mem_system_ins
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.dff
# Loading __work.cache_controller
# Loading __work.pipe_IF_ID
# Loading __work.decode
# Loading __work.control
# Loading __work.regFile_bypass
# Loading __work.regFile
# Loading __work.reg_8_16b
# Loading __work.reg_16b
# Loading __work.decode_forward
# Loading __work.extend
# Loading __work.branch_jump
# Loading __work.hazard_det
# Loading __work.pipe_ID_EX
# Loading __work.execute
# Loading __work.alu
# Loading __work.shifter
# Loading __work.r_shift_log
# Loading __work.r_rotate
# Loading __work.l_shift_log
# Loading __work.l_rotate
# Loading __work.btr
# Loading __work.forward_unit
# Loading __work.pipe_EX_MEM
# Loading __work.memory
# Loading __work.mem_system
# Loading __work.pipe_MEM_WB
# Loading __work.wb
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 2205 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 20:49:56 on May 01,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2020/handouts/testprograms/public/inst_tests/subi_2.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work 
# Start time: 20:49:57 on May 01,2020
# //  ModelSim DE 10.7c Aug 17 2018Linux 4.15.0-96-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.fetch
# Loading __work.cla_16b
# Loading __work.cla_4b
# Loading __work.nand2
# Loading __work.not1
# Loading __work.nor2
# Loading __work.and2
# Loading __work.or2
# Loading __work.and3
# Loading __work.or3
# Loading __work.fullAdder_1b
# Loading __work.xor3
# Loading __work.nor3
# Loading __work.mux2_1_N
# Loading __work.mux4_1_16b
# Loading __work.mux4_1
# Loading __work.mux2_1
# Loading __work.mem_system_ins
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.dff
# Loading __work.cache_controller
# Loading __work.pipe_IF_ID
# Loading __work.decode
# Loading __work.control
# Loading __work.regFile_bypass
# Loading __work.regFile
# Loading __work.reg_8_16b
# Loading __work.reg_16b
# Loading __work.decode_forward
# Loading __work.extend
# Loading __work.branch_jump
# Loading __work.hazard_det
# Loading __work.pipe_ID_EX
# Loading __work.execute
# Loading __work.alu
# Loading __work.shifter
# Loading __work.r_shift_log
# Loading __work.r_rotate
# Loading __work.l_shift_log
# Loading __work.l_rotate
# Loading __work.btr
# Loading __work.forward_unit
# Loading __work.pipe_EX_MEM
# Loading __work.memory
# Loading __work.mem_system
# Loading __work.pipe_MEM_WB
# Loading __work.wb
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 2205 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 20:49:58 on May 01,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2020/handouts/testprograms/public/inst_tests/xor_0.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work 
# Start time: 20:49:59 on May 01,2020
# //  ModelSim DE 10.7c Aug 17 2018Linux 4.15.0-96-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.fetch
# Loading __work.cla_16b
# Loading __work.cla_4b
# Loading __work.nand2
# Loading __work.not1
# Loading __work.nor2
# Loading __work.and2
# Loading __work.or2
# Loading __work.and3
# Loading __work.or3
# Loading __work.fullAdder_1b
# Loading __work.xor3
# Loading __work.nor3
# Loading __work.mux2_1_N
# Loading __work.mux4_1_16b
# Loading __work.mux4_1
# Loading __work.mux2_1
# Loading __work.mem_system_ins
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.dff
# Loading __work.cache_controller
# Loading __work.pipe_IF_ID
# Loading __work.decode
# Loading __work.control
# Loading __work.regFile_bypass
# Loading __work.regFile
# Loading __work.reg_8_16b
# Loading __work.reg_16b
# Loading __work.decode_forward
# Loading __work.extend
# Loading __work.branch_jump
# Loading __work.hazard_det
# Loading __work.pipe_ID_EX
# Loading __work.execute
# Loading __work.alu
# Loading __work.shifter
# Loading __work.r_shift_log
# Loading __work.r_rotate
# Loading __work.l_shift_log
# Loading __work.l_rotate
# Loading __work.btr
# Loading __work.forward_unit
# Loading __work.pipe_EX_MEM
# Loading __work.memory
# Loading __work.mem_system
# Loading __work.pipe_MEM_WB
# Loading __work.wb
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 2205 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 20:49:59 on May 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2020/handouts/testprograms/public/inst_tests/xor_1.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work 
# Start time: 20:50:01 on May 01,2020
# //  ModelSim DE 10.7c Aug 17 2018Linux 4.15.0-96-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.fetch
# Loading __work.cla_16b
# Loading __work.cla_4b
# Loading __work.nand2
# Loading __work.not1
# Loading __work.nor2
# Loading __work.and2
# Loading __work.or2
# Loading __work.and3
# Loading __work.or3
# Loading __work.fullAdder_1b
# Loading __work.xor3
# Loading __work.nor3
# Loading __work.mux2_1_N
# Loading __work.mux4_1_16b
# Loading __work.mux4_1
# Loading __work.mux2_1
# Loading __work.mem_system_ins
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.dff
# Loading __work.cache_controller
# Loading __work.pipe_IF_ID
# Loading __work.decode
# Loading __work.control
# Loading __work.regFile_bypass
# Loading __work.regFile
# Loading __work.reg_8_16b
# Loading __work.reg_16b
# Loading __work.decode_forward
# Loading __work.extend
# Loading __work.branch_jump
# Loading __work.hazard_det
# Loading __work.pipe_ID_EX
# Loading __work.execute
# Loading __work.alu
# Loading __work.shifter
# Loading __work.r_shift_log
# Loading __work.r_rotate
# Loading __work.l_shift_log
# Loading __work.l_rotate
# Loading __work.btr
# Loading __work.forward_unit
# Loading __work.pipe_EX_MEM
# Loading __work.memory
# Loading __work.mem_system
# Loading __work.pipe_MEM_WB
# Loading __work.wb
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 2505 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 20:50:01 on May 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2020/handouts/testprograms/public/inst_tests/xor_2.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work 
# Start time: 20:50:03 on May 01,2020
# //  ModelSim DE 10.7c Aug 17 2018Linux 4.15.0-96-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.fetch
# Loading __work.cla_16b
# Loading __work.cla_4b
# Loading __work.nand2
# Loading __work.not1
# Loading __work.nor2
# Loading __work.and2
# Loading __work.or2
# Loading __work.and3
# Loading __work.or3
# Loading __work.fullAdder_1b
# Loading __work.xor3
# Loading __work.nor3
# Loading __work.mux2_1_N
# Loading __work.mux4_1_16b
# Loading __work.mux4_1
# Loading __work.mux2_1
# Loading __work.mem_system_ins
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.dff
# Loading __work.cache_controller
# Loading __work.pipe_IF_ID
# Loading __work.decode
# Loading __work.control
# Loading __work.regFile_bypass
# Loading __work.regFile
# Loading __work.reg_8_16b
# Loading __work.reg_16b
# Loading __work.decode_forward
# Loading __work.extend
# Loading __work.branch_jump
# Loading __work.hazard_det
# Loading __work.pipe_ID_EX
# Loading __work.execute
# Loading __work.alu
# Loading __work.shifter
# Loading __work.r_shift_log
# Loading __work.r_rotate
# Loading __work.l_shift_log
# Loading __work.l_rotate
# Loading __work.btr
# Loading __work.forward_unit
# Loading __work.pipe_EX_MEM
# Loading __work.memory
# Loading __work.mem_system
# Loading __work.pipe_MEM_WB
# Loading __work.wb
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 2505 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 20:50:03 on May 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2020/handouts/testprograms/public/inst_tests/xor_3.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work 
# Start time: 20:50:05 on May 01,2020
# //  ModelSim DE 10.7c Aug 17 2018Linux 4.15.0-96-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.fetch
# Loading __work.cla_16b
# Loading __work.cla_4b
# Loading __work.nand2
# Loading __work.not1
# Loading __work.nor2
# Loading __work.and2
# Loading __work.or2
# Loading __work.and3
# Loading __work.or3
# Loading __work.fullAdder_1b
# Loading __work.xor3
# Loading __work.nor3
# Loading __work.mux2_1_N
# Loading __work.mux4_1_16b
# Loading __work.mux4_1
# Loading __work.mux2_1
# Loading __work.mem_system_ins
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.dff
# Loading __work.cache_controller
# Loading __work.pipe_IF_ID
# Loading __work.decode
# Loading __work.control
# Loading __work.regFile_bypass
# Loading __work.regFile
# Loading __work.reg_8_16b
# Loading __work.reg_16b
# Loading __work.decode_forward
# Loading __work.extend
# Loading __work.branch_jump
# Loading __work.hazard_det
# Loading __work.pipe_ID_EX
# Loading __work.execute
# Loading __work.alu
# Loading __work.shifter
# Loading __work.r_shift_log
# Loading __work.r_rotate
# Loading __work.l_shift_log
# Loading __work.l_rotate
# Loading __work.btr
# Loading __work.forward_unit
# Loading __work.pipe_EX_MEM
# Loading __work.memory
# Loading __work.mem_system
# Loading __work.pipe_MEM_WB
# Loading __work.wb
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 2505 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 20:50:05 on May 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2020/handouts/testprograms/public/inst_tests/xor_4.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work 
# Start time: 20:50:07 on May 01,2020
# //  ModelSim DE 10.7c Aug 17 2018Linux 4.15.0-96-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.fetch
# Loading __work.cla_16b
# Loading __work.cla_4b
# Loading __work.nand2
# Loading __work.not1
# Loading __work.nor2
# Loading __work.and2
# Loading __work.or2
# Loading __work.and3
# Loading __work.or3
# Loading __work.fullAdder_1b
# Loading __work.xor3
# Loading __work.nor3
# Loading __work.mux2_1_N
# Loading __work.mux4_1_16b
# Loading __work.mux4_1
# Loading __work.mux2_1
# Loading __work.mem_system_ins
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.dff
# Loading __work.cache_controller
# Loading __work.pipe_IF_ID
# Loading __work.decode
# Loading __work.control
# Loading __work.regFile_bypass
# Loading __work.regFile
# Loading __work.reg_8_16b
# Loading __work.reg_16b
# Loading __work.decode_forward
# Loading __work.extend
# Loading __work.branch_jump
# Loading __work.hazard_det
# Loading __work.pipe_ID_EX
# Loading __work.execute
# Loading __work.alu
# Loading __work.shifter
# Loading __work.r_shift_log
# Loading __work.r_rotate
# Loading __work.l_shift_log
# Loading __work.l_rotate
# Loading __work.btr
# Loading __work.forward_unit
# Loading __work.pipe_EX_MEM
# Loading __work.memory
# Loading __work.mem_system
# Loading __work.pipe_MEM_WB
# Loading __work.wb
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 2505 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 20:50:07 on May 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2020/handouts/testprograms/public/inst_tests/xor_5.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work 
# Start time: 20:50:09 on May 01,2020
# //  ModelSim DE 10.7c Aug 17 2018Linux 4.15.0-96-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.fetch
# Loading __work.cla_16b
# Loading __work.cla_4b
# Loading __work.nand2
# Loading __work.not1
# Loading __work.nor2
# Loading __work.and2
# Loading __work.or2
# Loading __work.and3
# Loading __work.or3
# Loading __work.fullAdder_1b
# Loading __work.xor3
# Loading __work.nor3
# Loading __work.mux2_1_N
# Loading __work.mux4_1_16b
# Loading __work.mux4_1
# Loading __work.mux2_1
# Loading __work.mem_system_ins
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.dff
# Loading __work.cache_controller
# Loading __work.pipe_IF_ID
# Loading __work.decode
# Loading __work.control
# Loading __work.regFile_bypass
# Loading __work.regFile
# Loading __work.reg_8_16b
# Loading __work.reg_16b
# Loading __work.decode_forward
# Loading __work.extend
# Loading __work.branch_jump
# Loading __work.hazard_det
# Loading __work.pipe_ID_EX
# Loading __work.execute
# Loading __work.alu
# Loading __work.shifter
# Loading __work.r_shift_log
# Loading __work.r_rotate
# Loading __work.l_shift_log
# Loading __work.l_rotate
# Loading __work.btr
# Loading __work.forward_unit
# Loading __work.pipe_EX_MEM
# Loading __work.memory
# Loading __work.mem_system
# Loading __work.pipe_MEM_WB
# Loading __work.wb
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 2205 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 20:50:09 on May 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2020/handouts/testprograms/public/inst_tests/xor_6.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work 
# Start time: 20:50:11 on May 01,2020
# //  ModelSim DE 10.7c Aug 17 2018Linux 4.15.0-96-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.fetch
# Loading __work.cla_16b
# Loading __work.cla_4b
# Loading __work.nand2
# Loading __work.not1
# Loading __work.nor2
# Loading __work.and2
# Loading __work.or2
# Loading __work.and3
# Loading __work.or3
# Loading __work.fullAdder_1b
# Loading __work.xor3
# Loading __work.nor3
# Loading __work.mux2_1_N
# Loading __work.mux4_1_16b
# Loading __work.mux4_1
# Loading __work.mux2_1
# Loading __work.mem_system_ins
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.dff
# Loading __work.cache_controller
# Loading __work.pipe_IF_ID
# Loading __work.decode
# Loading __work.control
# Loading __work.regFile_bypass
# Loading __work.regFile
# Loading __work.reg_8_16b
# Loading __work.reg_16b
# Loading __work.decode_forward
# Loading __work.extend
# Loading __work.branch_jump
# Loading __work.hazard_det
# Loading __work.pipe_ID_EX
# Loading __work.execute
# Loading __work.alu
# Loading __work.shifter
# Loading __work.r_shift_log
# Loading __work.r_rotate
# Loading __work.l_shift_log
# Loading __work.l_rotate
# Loading __work.btr
# Loading __work.forward_unit
# Loading __work.pipe_EX_MEM
# Loading __work.memory
# Loading __work.mem_system
# Loading __work.pipe_MEM_WB
# Loading __work.wb
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 3505 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 20:50:11 on May 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2020/handouts/testprograms/public/inst_tests/xori_0.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work 
# Start time: 20:50:12 on May 01,2020
# //  ModelSim DE 10.7c Aug 17 2018Linux 4.15.0-96-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.fetch
# Loading __work.cla_16b
# Loading __work.cla_4b
# Loading __work.nand2
# Loading __work.not1
# Loading __work.nor2
# Loading __work.and2
# Loading __work.or2
# Loading __work.and3
# Loading __work.or3
# Loading __work.fullAdder_1b
# Loading __work.xor3
# Loading __work.nor3
# Loading __work.mux2_1_N
# Loading __work.mux4_1_16b
# Loading __work.mux4_1
# Loading __work.mux2_1
# Loading __work.mem_system_ins
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.dff
# Loading __work.cache_controller
# Loading __work.pipe_IF_ID
# Loading __work.decode
# Loading __work.control
# Loading __work.regFile_bypass
# Loading __work.regFile
# Loading __work.reg_8_16b
# Loading __work.reg_16b
# Loading __work.decode_forward
# Loading __work.extend
# Loading __work.branch_jump
# Loading __work.hazard_det
# Loading __work.pipe_ID_EX
# Loading __work.execute
# Loading __work.alu
# Loading __work.shifter
# Loading __work.r_shift_log
# Loading __work.r_rotate
# Loading __work.l_shift_log
# Loading __work.l_rotate
# Loading __work.btr
# Loading __work.forward_unit
# Loading __work.pipe_EX_MEM
# Loading __work.memory
# Loading __work.mem_system
# Loading __work.pipe_MEM_WB
# Loading __work.wb
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 2205 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 20:50:13 on May 01,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2020/handouts/testprograms/public/inst_tests/xori_10.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work 
# Start time: 20:50:14 on May 01,2020
# //  ModelSim DE 10.7c Aug 17 2018Linux 4.15.0-96-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.fetch
# Loading __work.cla_16b
# Loading __work.cla_4b
# Loading __work.nand2
# Loading __work.not1
# Loading __work.nor2
# Loading __work.and2
# Loading __work.or2
# Loading __work.and3
# Loading __work.or3
# Loading __work.fullAdder_1b
# Loading __work.xor3
# Loading __work.nor3
# Loading __work.mux2_1_N
# Loading __work.mux4_1_16b
# Loading __work.mux4_1
# Loading __work.mux2_1
# Loading __work.mem_system_ins
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.dff
# Loading __work.cache_controller
# Loading __work.pipe_IF_ID
# Loading __work.decode
# Loading __work.control
# Loading __work.regFile_bypass
# Loading __work.regFile
# Loading __work.reg_8_16b
# Loading __work.reg_16b
# Loading __work.decode_forward
# Loading __work.extend
# Loading __work.branch_jump
# Loading __work.hazard_det
# Loading __work.pipe_ID_EX
# Loading __work.execute
# Loading __work.alu
# Loading __work.shifter
# Loading __work.r_shift_log
# Loading __work.r_rotate
# Loading __work.l_shift_log
# Loading __work.l_rotate
# Loading __work.btr
# Loading __work.forward_unit
# Loading __work.pipe_EX_MEM
# Loading __work.memory
# Loading __work.mem_system
# Loading __work.pipe_MEM_WB
# Loading __work.wb
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 2205 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 20:50:15 on May 01,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2020/handouts/testprograms/public/inst_tests/xori_11.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work 
# Start time: 20:50:16 on May 01,2020
# //  ModelSim DE 10.7c Aug 17 2018Linux 4.15.0-96-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.fetch
# Loading __work.cla_16b
# Loading __work.cla_4b
# Loading __work.nand2
# Loading __work.not1
# Loading __work.nor2
# Loading __work.and2
# Loading __work.or2
# Loading __work.and3
# Loading __work.or3
# Loading __work.fullAdder_1b
# Loading __work.xor3
# Loading __work.nor3
# Loading __work.mux2_1_N
# Loading __work.mux4_1_16b
# Loading __work.mux4_1
# Loading __work.mux2_1
# Loading __work.mem_system_ins
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.dff
# Loading __work.cache_controller
# Loading __work.pipe_IF_ID
# Loading __work.decode
# Loading __work.control
# Loading __work.regFile_bypass
# Loading __work.regFile
# Loading __work.reg_8_16b
# Loading __work.reg_16b
# Loading __work.decode_forward
# Loading __work.extend
# Loading __work.branch_jump
# Loading __work.hazard_det
# Loading __work.pipe_ID_EX
# Loading __work.execute
# Loading __work.alu
# Loading __work.shifter
# Loading __work.r_shift_log
# Loading __work.r_rotate
# Loading __work.l_shift_log
# Loading __work.l_rotate
# Loading __work.btr
# Loading __work.forward_unit
# Loading __work.pipe_EX_MEM
# Loading __work.memory
# Loading __work.mem_system
# Loading __work.pipe_MEM_WB
# Loading __work.wb
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 2205 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 20:50:17 on May 01,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2020/handouts/testprograms/public/inst_tests/xori_12.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work 
# Start time: 20:50:18 on May 01,2020
# //  ModelSim DE 10.7c Aug 17 2018Linux 4.15.0-96-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.fetch
# Loading __work.cla_16b
# Loading __work.cla_4b
# Loading __work.nand2
# Loading __work.not1
# Loading __work.nor2
# Loading __work.and2
# Loading __work.or2
# Loading __work.and3
# Loading __work.or3
# Loading __work.fullAdder_1b
# Loading __work.xor3
# Loading __work.nor3
# Loading __work.mux2_1_N
# Loading __work.mux4_1_16b
# Loading __work.mux4_1
# Loading __work.mux2_1
# Loading __work.mem_system_ins
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.dff
# Loading __work.cache_controller
# Loading __work.pipe_IF_ID
# Loading __work.decode
# Loading __work.control
# Loading __work.regFile_bypass
# Loading __work.regFile
# Loading __work.reg_8_16b
# Loading __work.reg_16b
# Loading __work.decode_forward
# Loading __work.extend
# Loading __work.branch_jump
# Loading __work.hazard_det
# Loading __work.pipe_ID_EX
# Loading __work.execute
# Loading __work.alu
# Loading __work.shifter
# Loading __work.r_shift_log
# Loading __work.r_rotate
# Loading __work.l_shift_log
# Loading __work.l_rotate
# Loading __work.btr
# Loading __work.forward_unit
# Loading __work.pipe_EX_MEM
# Loading __work.memory
# Loading __work.mem_system
# Loading __work.pipe_MEM_WB
# Loading __work.wb
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 2205 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 20:50:19 on May 01,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2020/handouts/testprograms/public/inst_tests/xori_13.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work 
# Start time: 20:50:20 on May 01,2020
# //  ModelSim DE 10.7c Aug 17 2018Linux 4.15.0-96-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.fetch
# Loading __work.cla_16b
# Loading __work.cla_4b
# Loading __work.nand2
# Loading __work.not1
# Loading __work.nor2
# Loading __work.and2
# Loading __work.or2
# Loading __work.and3
# Loading __work.or3
# Loading __work.fullAdder_1b
# Loading __work.xor3
# Loading __work.nor3
# Loading __work.mux2_1_N
# Loading __work.mux4_1_16b
# Loading __work.mux4_1
# Loading __work.mux2_1
# Loading __work.mem_system_ins
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.dff
# Loading __work.cache_controller
# Loading __work.pipe_IF_ID
# Loading __work.decode
# Loading __work.control
# Loading __work.regFile_bypass
# Loading __work.regFile
# Loading __work.reg_8_16b
# Loading __work.reg_16b
# Loading __work.decode_forward
# Loading __work.extend
# Loading __work.branch_jump
# Loading __work.hazard_det
# Loading __work.pipe_ID_EX
# Loading __work.execute
# Loading __work.alu
# Loading __work.shifter
# Loading __work.r_shift_log
# Loading __work.r_rotate
# Loading __work.l_shift_log
# Loading __work.l_rotate
# Loading __work.btr
# Loading __work.forward_unit
# Loading __work.pipe_EX_MEM
# Loading __work.memory
# Loading __work.mem_system
# Loading __work.pipe_MEM_WB
# Loading __work.wb
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 2205 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 20:50:21 on May 01,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2020/handouts/testprograms/public/inst_tests/xori_1.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work 
# Start time: 20:50:22 on May 01,2020
# //  ModelSim DE 10.7c Aug 17 2018Linux 4.15.0-96-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.fetch
# Loading __work.cla_16b
# Loading __work.cla_4b
# Loading __work.nand2
# Loading __work.not1
# Loading __work.nor2
# Loading __work.and2
# Loading __work.or2
# Loading __work.and3
# Loading __work.or3
# Loading __work.fullAdder_1b
# Loading __work.xor3
# Loading __work.nor3
# Loading __work.mux2_1_N
# Loading __work.mux4_1_16b
# Loading __work.mux4_1
# Loading __work.mux2_1
# Loading __work.mem_system_ins
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.dff
# Loading __work.cache_controller
# Loading __work.pipe_IF_ID
# Loading __work.decode
# Loading __work.control
# Loading __work.regFile_bypass
# Loading __work.regFile
# Loading __work.reg_8_16b
# Loading __work.reg_16b
# Loading __work.decode_forward
# Loading __work.extend
# Loading __work.branch_jump
# Loading __work.hazard_det
# Loading __work.pipe_ID_EX
# Loading __work.execute
# Loading __work.alu
# Loading __work.shifter
# Loading __work.r_shift_log
# Loading __work.r_rotate
# Loading __work.l_shift_log
# Loading __work.l_rotate
# Loading __work.btr
# Loading __work.forward_unit
# Loading __work.pipe_EX_MEM
# Loading __work.memory
# Loading __work.mem_system
# Loading __work.pipe_MEM_WB
# Loading __work.wb
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 2205 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 20:50:22 on May 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2020/handouts/testprograms/public/inst_tests/xori_2.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work 
# Start time: 20:50:25 on May 01,2020
# //  ModelSim DE 10.7c Aug 17 2018Linux 4.15.0-96-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.fetch
# Loading __work.cla_16b
# Loading __work.cla_4b
# Loading __work.nand2
# Loading __work.not1
# Loading __work.nor2
# Loading __work.and2
# Loading __work.or2
# Loading __work.and3
# Loading __work.or3
# Loading __work.fullAdder_1b
# Loading __work.xor3
# Loading __work.nor3
# Loading __work.mux2_1_N
# Loading __work.mux4_1_16b
# Loading __work.mux4_1
# Loading __work.mux2_1
# Loading __work.mem_system_ins
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.dff
# Loading __work.cache_controller
# Loading __work.pipe_IF_ID
# Loading __work.decode
# Loading __work.control
# Loading __work.regFile_bypass
# Loading __work.regFile
# Loading __work.reg_8_16b
# Loading __work.reg_16b
# Loading __work.decode_forward
# Loading __work.extend
# Loading __work.branch_jump
# Loading __work.hazard_det
# Loading __work.pipe_ID_EX
# Loading __work.execute
# Loading __work.alu
# Loading __work.shifter
# Loading __work.r_shift_log
# Loading __work.r_rotate
# Loading __work.l_shift_log
# Loading __work.l_rotate
# Loading __work.btr
# Loading __work.forward_unit
# Loading __work.pipe_EX_MEM
# Loading __work.memory
# Loading __work.mem_system
# Loading __work.pipe_MEM_WB
# Loading __work.wb
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 2205 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 20:50:25 on May 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2020/handouts/testprograms/public/inst_tests/xori_3.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work 
# Start time: 20:50:27 on May 01,2020
# //  ModelSim DE 10.7c Aug 17 2018Linux 4.15.0-96-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.fetch
# Loading __work.cla_16b
# Loading __work.cla_4b
# Loading __work.nand2
# Loading __work.not1
# Loading __work.nor2
# Loading __work.and2
# Loading __work.or2
# Loading __work.and3
# Loading __work.or3
# Loading __work.fullAdder_1b
# Loading __work.xor3
# Loading __work.nor3
# Loading __work.mux2_1_N
# Loading __work.mux4_1_16b
# Loading __work.mux4_1
# Loading __work.mux2_1
# Loading __work.mem_system_ins
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.dff
# Loading __work.cache_controller
# Loading __work.pipe_IF_ID
# Loading __work.decode
# Loading __work.control
# Loading __work.regFile_bypass
# Loading __work.regFile
# Loading __work.reg_8_16b
# Loading __work.reg_16b
# Loading __work.decode_forward
# Loading __work.extend
# Loading __work.branch_jump
# Loading __work.hazard_det
# Loading __work.pipe_ID_EX
# Loading __work.execute
# Loading __work.alu
# Loading __work.shifter
# Loading __work.r_shift_log
# Loading __work.r_rotate
# Loading __work.l_shift_log
# Loading __work.l_rotate
# Loading __work.btr
# Loading __work.forward_unit
# Loading __work.pipe_EX_MEM
# Loading __work.memory
# Loading __work.mem_system
# Loading __work.pipe_MEM_WB
# Loading __work.wb
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 2205 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 20:50:27 on May 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2020/handouts/testprograms/public/inst_tests/xori_4.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work 
# Start time: 20:50:28 on May 01,2020
# //  ModelSim DE 10.7c Aug 17 2018Linux 4.15.0-96-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.fetch
# Loading __work.cla_16b
# Loading __work.cla_4b
# Loading __work.nand2
# Loading __work.not1
# Loading __work.nor2
# Loading __work.and2
# Loading __work.or2
# Loading __work.and3
# Loading __work.or3
# Loading __work.fullAdder_1b
# Loading __work.xor3
# Loading __work.nor3
# Loading __work.mux2_1_N
# Loading __work.mux4_1_16b
# Loading __work.mux4_1
# Loading __work.mux2_1
# Loading __work.mem_system_ins
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.dff
# Loading __work.cache_controller
# Loading __work.pipe_IF_ID
# Loading __work.decode
# Loading __work.control
# Loading __work.regFile_bypass
# Loading __work.regFile
# Loading __work.reg_8_16b
# Loading __work.reg_16b
# Loading __work.decode_forward
# Loading __work.extend
# Loading __work.branch_jump
# Loading __work.hazard_det
# Loading __work.pipe_ID_EX
# Loading __work.execute
# Loading __work.alu
# Loading __work.shifter
# Loading __work.r_shift_log
# Loading __work.r_rotate
# Loading __work.l_shift_log
# Loading __work.l_rotate
# Loading __work.btr
# Loading __work.forward_unit
# Loading __work.pipe_EX_MEM
# Loading __work.memory
# Loading __work.mem_system
# Loading __work.pipe_MEM_WB
# Loading __work.wb
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 2205 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 20:50:29 on May 01,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2020/handouts/testprograms/public/inst_tests/xori_5.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work 
# Start time: 20:50:30 on May 01,2020
# //  ModelSim DE 10.7c Aug 17 2018Linux 4.15.0-96-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.fetch
# Loading __work.cla_16b
# Loading __work.cla_4b
# Loading __work.nand2
# Loading __work.not1
# Loading __work.nor2
# Loading __work.and2
# Loading __work.or2
# Loading __work.and3
# Loading __work.or3
# Loading __work.fullAdder_1b
# Loading __work.xor3
# Loading __work.nor3
# Loading __work.mux2_1_N
# Loading __work.mux4_1_16b
# Loading __work.mux4_1
# Loading __work.mux2_1
# Loading __work.mem_system_ins
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.dff
# Loading __work.cache_controller
# Loading __work.pipe_IF_ID
# Loading __work.decode
# Loading __work.control
# Loading __work.regFile_bypass
# Loading __work.regFile
# Loading __work.reg_8_16b
# Loading __work.reg_16b
# Loading __work.decode_forward
# Loading __work.extend
# Loading __work.branch_jump
# Loading __work.hazard_det
# Loading __work.pipe_ID_EX
# Loading __work.execute
# Loading __work.alu
# Loading __work.shifter
# Loading __work.r_shift_log
# Loading __work.r_rotate
# Loading __work.l_shift_log
# Loading __work.l_rotate
# Loading __work.btr
# Loading __work.forward_unit
# Loading __work.pipe_EX_MEM
# Loading __work.memory
# Loading __work.mem_system
# Loading __work.pipe_MEM_WB
# Loading __work.wb
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 2205 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 20:50:31 on May 01,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2020/handouts/testprograms/public/inst_tests/xori_6.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work 
# Start time: 20:50:32 on May 01,2020
# //  ModelSim DE 10.7c Aug 17 2018Linux 4.15.0-96-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.fetch
# Loading __work.cla_16b
# Loading __work.cla_4b
# Loading __work.nand2
# Loading __work.not1
# Loading __work.nor2
# Loading __work.and2
# Loading __work.or2
# Loading __work.and3
# Loading __work.or3
# Loading __work.fullAdder_1b
# Loading __work.xor3
# Loading __work.nor3
# Loading __work.mux2_1_N
# Loading __work.mux4_1_16b
# Loading __work.mux4_1
# Loading __work.mux2_1
# Loading __work.mem_system_ins
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.dff
# Loading __work.cache_controller
# Loading __work.pipe_IF_ID
# Loading __work.decode
# Loading __work.control
# Loading __work.regFile_bypass
# Loading __work.regFile
# Loading __work.reg_8_16b
# Loading __work.reg_16b
# Loading __work.decode_forward
# Loading __work.extend
# Loading __work.branch_jump
# Loading __work.hazard_det
# Loading __work.pipe_ID_EX
# Loading __work.execute
# Loading __work.alu
# Loading __work.shifter
# Loading __work.r_shift_log
# Loading __work.r_rotate
# Loading __work.l_shift_log
# Loading __work.l_rotate
# Loading __work.btr
# Loading __work.forward_unit
# Loading __work.pipe_EX_MEM
# Loading __work.memory
# Loading __work.mem_system
# Loading __work.pipe_MEM_WB
# Loading __work.wb
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 2205 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 20:50:33 on May 01,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2020/handouts/testprograms/public/inst_tests/xori_7.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work 
# Start time: 20:50:34 on May 01,2020
# //  ModelSim DE 10.7c Aug 17 2018Linux 4.15.0-96-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.fetch
# Loading __work.cla_16b
# Loading __work.cla_4b
# Loading __work.nand2
# Loading __work.not1
# Loading __work.nor2
# Loading __work.and2
# Loading __work.or2
# Loading __work.and3
# Loading __work.or3
# Loading __work.fullAdder_1b
# Loading __work.xor3
# Loading __work.nor3
# Loading __work.mux2_1_N
# Loading __work.mux4_1_16b
# Loading __work.mux4_1
# Loading __work.mux2_1
# Loading __work.mem_system_ins
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.dff
# Loading __work.cache_controller
# Loading __work.pipe_IF_ID
# Loading __work.decode
# Loading __work.control
# Loading __work.regFile_bypass
# Loading __work.regFile
# Loading __work.reg_8_16b
# Loading __work.reg_16b
# Loading __work.decode_forward
# Loading __work.extend
# Loading __work.branch_jump
# Loading __work.hazard_det
# Loading __work.pipe_ID_EX
# Loading __work.execute
# Loading __work.alu
# Loading __work.shifter
# Loading __work.r_shift_log
# Loading __work.r_rotate
# Loading __work.l_shift_log
# Loading __work.l_rotate
# Loading __work.btr
# Loading __work.forward_unit
# Loading __work.pipe_EX_MEM
# Loading __work.memory
# Loading __work.mem_system
# Loading __work.pipe_MEM_WB
# Loading __work.wb
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 2205 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 20:50:35 on May 01,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2020/handouts/testprograms/public/inst_tests/xori_8.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work 
# Start time: 20:50:36 on May 01,2020
# //  ModelSim DE 10.7c Aug 17 2018Linux 4.15.0-96-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.fetch
# Loading __work.cla_16b
# Loading __work.cla_4b
# Loading __work.nand2
# Loading __work.not1
# Loading __work.nor2
# Loading __work.and2
# Loading __work.or2
# Loading __work.and3
# Loading __work.or3
# Loading __work.fullAdder_1b
# Loading __work.xor3
# Loading __work.nor3
# Loading __work.mux2_1_N
# Loading __work.mux4_1_16b
# Loading __work.mux4_1
# Loading __work.mux2_1
# Loading __work.mem_system_ins
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.dff
# Loading __work.cache_controller
# Loading __work.pipe_IF_ID
# Loading __work.decode
# Loading __work.control
# Loading __work.regFile_bypass
# Loading __work.regFile
# Loading __work.reg_8_16b
# Loading __work.reg_16b
# Loading __work.decode_forward
# Loading __work.extend
# Loading __work.branch_jump
# Loading __work.hazard_det
# Loading __work.pipe_ID_EX
# Loading __work.execute
# Loading __work.alu
# Loading __work.shifter
# Loading __work.r_shift_log
# Loading __work.r_rotate
# Loading __work.l_shift_log
# Loading __work.l_rotate
# Loading __work.btr
# Loading __work.forward_unit
# Loading __work.pipe_EX_MEM
# Loading __work.memory
# Loading __work.mem_system
# Loading __work.pipe_MEM_WB
# Loading __work.wb
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 2205 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 20:50:37 on May 01,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2020/handouts/testprograms/public/inst_tests/xori_9.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work 
# Start time: 20:50:38 on May 01,2020
# //  ModelSim DE 10.7c Aug 17 2018Linux 4.15.0-96-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.fetch
# Loading __work.cla_16b
# Loading __work.cla_4b
# Loading __work.nand2
# Loading __work.not1
# Loading __work.nor2
# Loading __work.and2
# Loading __work.or2
# Loading __work.and3
# Loading __work.or3
# Loading __work.fullAdder_1b
# Loading __work.xor3
# Loading __work.nor3
# Loading __work.mux2_1_N
# Loading __work.mux4_1_16b
# Loading __work.mux4_1
# Loading __work.mux2_1
# Loading __work.mem_system_ins
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.dff
# Loading __work.cache_controller
# Loading __work.pipe_IF_ID
# Loading __work.decode
# Loading __work.control
# Loading __work.regFile_bypass
# Loading __work.regFile
# Loading __work.reg_8_16b
# Loading __work.reg_16b
# Loading __work.decode_forward
# Loading __work.extend
# Loading __work.branch_jump
# Loading __work.hazard_det
# Loading __work.pipe_ID_EX
# Loading __work.execute
# Loading __work.alu
# Loading __work.shifter
# Loading __work.r_shift_log
# Loading __work.r_rotate
# Loading __work.l_shift_log
# Loading __work.l_rotate
# Loading __work.btr
# Loading __work.forward_unit
# Loading __work.pipe_EX_MEM
# Loading __work.memory
# Loading __work.mem_system
# Loading __work.pipe_MEM_WB
# Loading __work.wb
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 2205 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 20:50:38 on May 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
