$date
2019-09-30T19:59+0000
$end
$version
0.2
$end
$comment

$end
$timescale 1ns  $end
$scope module SignedAdder $end
 $var wire 16 ! io_out $end
 $var wire 16 " io_in0 $end
 $var wire 1 # clock $end
 $var wire 1 $ reset $end
 $var wire 16 % io_in1 $end
$upscope $end
$enddefinitions $end
$dumpvars
b0000000000000000 %
0#
b0000000000000000 !
b0000000000000000 "
0$
$end
#0
b0000000000000011 !
b0000000000000010 %
b0000000000000001 "
#1
1#
#6
b0000000000000101 !
b0000000000000011 %
b0000000000000010 "
0#
#11
1#
#16
b0000000000000111 !
b0000000000000100 %
b0000000000000011 "
0#
#21
1#
#26
b0000000000001001 !
b0000000000000101 %
b0000000000000100 "
0#
#31
1#
#36
b0000000000001011 !
b0000000000000110 %
b0000000000000101 "
0#
#41
1#
#46
0#
