# verilog-project
Verilog implementation of a simple Arithmetic Logic Unit (ALU) with basic operations such as addition, subtraction, AND, OR, and XOR. Includes testbench files for simulation and waveform analysis.
