{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1540110364252 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1540110364257 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Oct 21 16:26:03 2018 " "Processing started: Sun Oct 21 16:26:03 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1540110364257 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1540110364257 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MidtermProject -c MidtermProject " "Command: quartus_map --read_settings_files=on --write_settings_files=off MidtermProject -c MidtermProject" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1540110364257 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1540110365112 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "problem4_18.v 1 1 " "Found 1 design units, including 1 entities, in source file problem4_18.v" { { "Info" "ISGN_ENTITY_NAME" "1 problem4_18 " "Found entity 1: problem4_18" {  } { { "problem4_18.v" "" { Text "C:/++++++/Academics (do not delete)/4th Year/Advanced Logic Circuit/MIDTERM PROJECT/problem4_18.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1540110365203 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1540110365203 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "priority_encoder83_forloop.v(9) " "Verilog HDL warning at priority_encoder83_forloop.v(9): extended using \"x\" or \"z\"" {  } { { "priority_encoder83_forloop.v" "" { Text "C:/++++++/Academics (do not delete)/4th Year/Advanced Logic Circuit/MIDTERM PROJECT/priority_encoder83_forloop.v" 9 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1540110365219 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "priority_encoder83_forloop.v 1 1 " "Found 1 design units, including 1 entities, in source file priority_encoder83_forloop.v" { { "Info" "ISGN_ENTITY_NAME" "1 priority_encoder83_forloop " "Found entity 1: priority_encoder83_forloop" {  } { { "priority_encoder83_forloop.v" "" { Text "C:/++++++/Academics (do not delete)/4th Year/Advanced Logic Circuit/MIDTERM PROJECT/priority_encoder83_forloop.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1540110365220 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1540110365220 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "priority_encoder83_casex_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file priority_encoder83_casex_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 priority_encoder83_casex_tb " "Found entity 1: priority_encoder83_casex_tb" {  } { { "priority_encoder83_casex_tb.v" "" { Text "C:/++++++/Academics (do not delete)/4th Year/Advanced Logic Circuit/MIDTERM PROJECT/priority_encoder83_casex_tb.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1540110365234 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1540110365234 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "priority_encoder83_casex.v 1 1 " "Found 1 design units, including 1 entities, in source file priority_encoder83_casex.v" { { "Info" "ISGN_ENTITY_NAME" "1 priority_encoder83_casex " "Found entity 1: priority_encoder83_casex" {  } { { "priority_encoder83_casex.v" "" { Text "C:/++++++/Academics (do not delete)/4th Year/Advanced Logic Circuit/MIDTERM PROJECT/priority_encoder83_casex.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1540110365249 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1540110365249 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "priority_ecoder83_forloop_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file priority_ecoder83_forloop_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 priority_encoder83_forloop_tb " "Found entity 1: priority_encoder83_forloop_tb" {  } { { "priority_ecoder83_forloop_tb.v" "" { Text "C:/++++++/Academics (do not delete)/4th Year/Advanced Logic Circuit/MIDTERM PROJECT/priority_ecoder83_forloop_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1540110365264 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1540110365264 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux41_case_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file mux41_case_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux41_case_tb " "Found entity 1: mux41_case_tb" {  } { { "mux41_case_tb.v" "" { Text "C:/++++++/Academics (do not delete)/4th Year/Advanced Logic Circuit/MIDTERM PROJECT/mux41_case_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1540110365279 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1540110365279 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux41_case.v 1 1 " "Found 1 design units, including 1 entities, in source file mux41_case.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux41_case " "Found entity 1: mux41_case" {  } { { "mux41_case.v" "" { Text "C:/++++++/Academics (do not delete)/4th Year/Advanced Logic Circuit/MIDTERM PROJECT/mux41_case.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1540110365292 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1540110365292 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4to1.v 1 1 " "Found 1 design units, including 1 entities, in source file mux4to1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux4to1 " "Found entity 1: mux4to1" {  } { { "mux4to1.v" "" { Text "C:/++++++/Academics (do not delete)/4th Year/Advanced Logic Circuit/MIDTERM PROJECT/mux4to1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1540110365305 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1540110365305 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "if2to4_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file if2to4_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 if2to4_tb " "Found entity 1: if2to4_tb" {  } { { "if2to4_tb.v" "" { Text "C:/++++++/Academics (do not delete)/4th Year/Advanced Logic Circuit/MIDTERM PROJECT/if2to4_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1540110365317 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1540110365317 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "if2to4.v 1 1 " "Found 1 design units, including 1 entities, in source file if2to4.v" { { "Info" "ISGN_ENTITY_NAME" "1 if2to4 " "Found entity 1: if2to4" {  } { { "if2to4.v" "" { Text "C:/++++++/Academics (do not delete)/4th Year/Advanced Logic Circuit/MIDTERM PROJECT/if2to4.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1540110365329 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1540110365329 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "h6to64_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file h6to64_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 h6to64_tb " "Found entity 1: h6to64_tb" {  } { { "h6to64_tb.v" "" { Text "C:/++++++/Academics (do not delete)/4th Year/Advanced Logic Circuit/MIDTERM PROJECT/h6to64_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1540110365345 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1540110365345 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "h6to64.v 1 1 " "Found 1 design units, including 1 entities, in source file h6to64.v" { { "Info" "ISGN_ENTITY_NAME" "1 h6to64 " "Found entity 1: h6to64" {  } { { "h6to64.v" "" { Text "C:/++++++/Academics (do not delete)/4th Year/Advanced Logic Circuit/MIDTERM PROJECT/h6to64.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1540110365359 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1540110365359 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "h3to8_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file h3to8_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 h3to8_tb " "Found entity 1: h3to8_tb" {  } { { "h3to8_tb.v" "" { Text "C:/++++++/Academics (do not delete)/4th Year/Advanced Logic Circuit/MIDTERM PROJECT/h3to8_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1540110365374 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1540110365374 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "h3to8.v 1 1 " "Found 1 design units, including 1 entities, in source file h3to8.v" { { "Info" "ISGN_ENTITY_NAME" "1 h3to8 " "Found entity 1: h3to8" {  } { { "h3to8.v" "" { Text "C:/++++++/Academics (do not delete)/4th Year/Advanced Logic Circuit/MIDTERM PROJECT/h3to8.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1540110365389 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1540110365389 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dec2to4_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file dec2to4_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 dec2to4_tb " "Found entity 1: dec2to4_tb" {  } { { "dec2to4_tb.v" "" { Text "C:/++++++/Academics (do not delete)/4th Year/Advanced Logic Circuit/MIDTERM PROJECT/dec2to4_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1540110365404 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1540110365404 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dec2to4.v 1 1 " "Found 1 design units, including 1 entities, in source file dec2to4.v" { { "Info" "ISGN_ENTITY_NAME" "1 dec2to4 " "Found entity 1: dec2to4" {  } { { "dec2to4.v" "" { Text "C:/++++++/Academics (do not delete)/4th Year/Advanced Logic Circuit/MIDTERM PROJECT/dec2to4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1540110365418 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1540110365418 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "binary_encoder83_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file binary_encoder83_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 binary_encoder83_tb " "Found entity 1: binary_encoder83_tb" {  } { { "binary_encoder83_tb.v" "" { Text "C:/++++++/Academics (do not delete)/4th Year/Advanced Logic Circuit/MIDTERM PROJECT/binary_encoder83_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1540110365433 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1540110365433 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "binary_encoder83.v 1 1 " "Found 1 design units, including 1 entities, in source file binary_encoder83.v" { { "Info" "ISGN_ENTITY_NAME" "1 binary_encoder83 " "Found entity 1: binary_encoder83" {  } { { "binary_encoder83.v" "" { Text "C:/++++++/Academics (do not delete)/4th Year/Advanced Logic Circuit/MIDTERM PROJECT/binary_encoder83.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1540110365447 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1540110365447 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "binary_encoder42.v 1 1 " "Found 1 design units, including 1 entities, in source file binary_encoder42.v" { { "Info" "ISGN_ENTITY_NAME" "1 binary_encoder42 " "Found entity 1: binary_encoder42" {  } { { "binary_encoder42.v" "" { Text "C:/++++++/Academics (do not delete)/4th Year/Advanced Logic Circuit/MIDTERM PROJECT/binary_encoder42.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1540110365459 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1540110365459 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "binary encoder42_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file binary encoder42_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 binary_encoder42_tb " "Found entity 1: binary_encoder42_tb" {  } { { "binary encoder42_tb.v" "" { Text "C:/++++++/Academics (do not delete)/4th Year/Advanced Logic Circuit/MIDTERM PROJECT/binary encoder42_tb.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1540110365471 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1540110365471 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "priority encoder 83.bdf 1 1 " "Found 1 design units, including 1 entities, in source file priority encoder 83.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Priority Encoder 83 " "Found entity 1: Priority Encoder 83" {  } { { "Priority Encoder 83.bdf" "" { Schematic "C:/++++++/Academics (do not delete)/4th Year/Advanced Logic Circuit/MIDTERM PROJECT/Priority Encoder 83.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1540110365483 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1540110365483 ""}
{ "Error" "ESGN_TOP_ENTITY_IS_MISSING" "MidtermProject " "Top-level design entity \"MidtermProject\" is undefined" {  } {  } 0 12007 "Top-level design entity \"%1!s!\" is undefined" 0 0 "Quartus II" 0 -1 1540110365565 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/++++++/Academics (do not delete)/4th Year/Advanced Logic Circuit/MIDTERM PROJECT/output_files/MidtermProject.map.smsg " "Generated suppressed messages file C:/++++++/Academics (do not delete)/4th Year/Advanced Logic Circuit/MIDTERM PROJECT/output_files/MidtermProject.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1540110365654 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  1  Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 1 error, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4598 " "Peak virtual memory: 4598 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1540110365976 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun Oct 21 16:26:05 2018 " "Processing ended: Sun Oct 21 16:26:05 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1540110365976 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1540110365976 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1540110365976 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1540110365976 ""}
