# SOME DESCRIPTIVE TITLE.
# Copyright (C) The kernel development community
# This file is distributed under the same license as the The Linux Kernel package.
# FIRST AUTHOR <EMAIL@ADDRESS>, YEAR.
#
#, fuzzy
msgid ""
msgstr ""
"Project-Id-Version: The Linux Kernel master\n"
"Report-Msgid-Bugs-To: \n"
"POT-Creation-Date: 2025-09-27 13:53+0000\n"
"PO-Revision-Date: YEAR-MO-DA HO:MI+ZONE\n"
"Last-Translator: FULL NAME <EMAIL@ADDRESS>\n"
"Language-Team: LANGUAGE <LL@li.org>\n"
"Language: zh_TW\n"
"MIME-Version: 1.0\n"
"Content-Type: text/plain; charset=UTF-8\n"
"Content-Transfer-Encoding: 8bit\n"

#: ../../../arch/openrisc/openrisc_port.rst:3
msgid "OpenRISC Linux"
msgstr ""

#: ../../../arch/openrisc/openrisc_port.rst:5
msgid ""
"This is a port of Linux to the OpenRISC class of microprocessors; the "
"initial target architecture, specifically, is the 32-bit OpenRISC 1000 "
"family (or1k)."
msgstr ""

#: ../../../arch/openrisc/openrisc_port.rst:8
msgid "For information about OpenRISC processors and ongoing development:"
msgstr ""

#: ../../../arch/openrisc/openrisc_port.rst:11
msgid "website"
msgstr ""

#: ../../../arch/openrisc/openrisc_port.rst:11
msgid "https://openrisc.io"
msgstr ""

#: ../../../arch/openrisc/openrisc_port.rst:12
msgid "email"
msgstr ""

#: ../../../arch/openrisc/openrisc_port.rst:12
msgid "linux-openrisc@vger.kernel.org"
msgstr ""

#: ../../../arch/openrisc/openrisc_port.rst:18
msgid "Build instructions for OpenRISC toolchain and Linux"
msgstr ""

#: ../../../arch/openrisc/openrisc_port.rst:20
msgid ""
"In order to build and run Linux for OpenRISC, you'll need at least a basic "
"toolchain and, perhaps, the architectural simulator.  Steps to get these "
"bits in place are outlined here."
msgstr ""

#: ../../../arch/openrisc/openrisc_port.rst:24
msgid "Toolchain"
msgstr ""

#: ../../../arch/openrisc/openrisc_port.rst:26
msgid ""
"Toolchain binaries can be obtained from openrisc.io or our github releases "
"page. Instructions for building the different toolchains can be found on "
"openrisc.io or Stafford's toolchain build and release scripts."
msgstr ""

#: ../../../arch/openrisc/openrisc_port.rst:31
msgid "binaries"
msgstr ""

#: ../../../arch/openrisc/openrisc_port.rst:31
msgid "https://github.com/stffrdhrn/or1k-toolchain-build/releases"
msgstr ""

#: ../../../arch/openrisc/openrisc_port.rst:32
msgid "toolchains"
msgstr ""

#: ../../../arch/openrisc/openrisc_port.rst:32
msgid "https://openrisc.io/software"
msgstr ""

#: ../../../arch/openrisc/openrisc_port.rst:33
msgid "building"
msgstr ""

#: ../../../arch/openrisc/openrisc_port.rst:33
msgid "https://github.com/stffrdhrn/or1k-toolchain-build"
msgstr ""

#: ../../../arch/openrisc/openrisc_port.rst:36
msgid "Building"
msgstr ""

#: ../../../arch/openrisc/openrisc_port.rst:38
msgid "Build the Linux kernel as usual::"
msgstr ""

#: ../../../arch/openrisc/openrisc_port.rst:43
msgid ""
"If you want to embed initramfs in the kernel, also pass "
"``CONFIG_INITRAMFS_SOURCE``. For example::"
msgstr ""

#: ../../../arch/openrisc/openrisc_port.rst:47
msgid ""
"For more information on this, please check Documentation/filesystems/ramfs-"
"rootfs-initramfs.rst."
msgstr ""

#: ../../../arch/openrisc/openrisc_port.rst:49
msgid "Running on FPGA (optional)"
msgstr ""

#: ../../../arch/openrisc/openrisc_port.rst:51
msgid ""
"The OpenRISC community typically uses FuseSoC to manage building and "
"programming an SoC into an FPGA.  The below is an example of programming a "
"De0 Nano development board with the OpenRISC SoC.  During the build FPGA RTL "
"is code downloaded from the FuseSoC IP cores repository and built using the "
"FPGA vendor tools.  Binaries are loaded onto the board with openocd."
msgstr ""

#: ../../../arch/openrisc/openrisc_port.rst:74
msgid "Running on a Simulator (optional)"
msgstr ""

#: ../../../arch/openrisc/openrisc_port.rst:76
msgid ""
"QEMU is a processor emulator which we recommend for simulating the OpenRISC "
"platform.  Please follow the OpenRISC instructions on the QEMU website to "
"get Linux running on QEMU.  You can build QEMU yourself, but your Linux "
"distribution likely provides binary packages to support OpenRISC."
msgstr ""

#: ../../../arch/openrisc/openrisc_port.rst:82
msgid "qemu openrisc"
msgstr ""

#: ../../../arch/openrisc/openrisc_port.rst:82
msgid "https://wiki.qemu.org/Documentation/Platforms/OpenRISC"
msgstr ""

#: ../../../arch/openrisc/openrisc_port.rst:88
msgid "Terminology"
msgstr ""

#: ../../../arch/openrisc/openrisc_port.rst:90
msgid ""
"In the code, the following particles are used on symbols to limit the scope "
"to more or less specific processor implementations:"
msgstr ""

#: ../../../arch/openrisc/openrisc_port.rst:94
msgid "openrisc:"
msgstr ""

#: ../../../arch/openrisc/openrisc_port.rst:94
msgid "the OpenRISC class of processors"
msgstr ""

#: ../../../arch/openrisc/openrisc_port.rst:95
msgid "or1k:"
msgstr ""

#: ../../../arch/openrisc/openrisc_port.rst:95
msgid "the OpenRISC 1000 family of processors"
msgstr ""

#: ../../../arch/openrisc/openrisc_port.rst:96
msgid "or1200:"
msgstr ""

#: ../../../arch/openrisc/openrisc_port.rst:96
msgid "the OpenRISC 1200 processor"
msgstr ""

#: ../../../arch/openrisc/openrisc_port.rst:102
msgid "History"
msgstr ""

#: ../../../arch/openrisc/openrisc_port.rst:104
msgid "18-11-2003      Matjaz Breskvar (phoenix@bsemi.com)"
msgstr ""

#: ../../../arch/openrisc/openrisc_port.rst:105
msgid ""
"initial port of linux to OpenRISC/or32 architecture. all the core stuff is "
"implemented and seams usable."
msgstr ""

#: ../../../arch/openrisc/openrisc_port.rst:108
msgid "08-12-2003      Matjaz Breskvar (phoenix@bsemi.com)"
msgstr ""

#: ../../../arch/openrisc/openrisc_port.rst:109
msgid ""
"complete change of TLB miss handling. rewrite of exceptions handling. fully "
"functional sash-3.6 in default initrd. a much improved version with changes "
"all around."
msgstr ""

#: ../../../arch/openrisc/openrisc_port.rst:114
msgid "10-04-2004      Matjaz Breskvar (phoenix@bsemi.com)"
msgstr ""

#: ../../../arch/openrisc/openrisc_port.rst:115
msgid ""
"a lot of bugfixes all over. ethernet support, functional http and telnet "
"servers. running many standard linux apps."
msgstr ""

#: ../../../arch/openrisc/openrisc_port.rst:119
msgid "26-06-2004      Matjaz Breskvar (phoenix@bsemi.com)"
msgstr ""

#: ../../../arch/openrisc/openrisc_port.rst:120
msgid "port to 2.6.x"
msgstr ""

#: ../../../arch/openrisc/openrisc_port.rst:122
msgid "30-11-2004      Matjaz Breskvar (phoenix@bsemi.com)"
msgstr ""

#: ../../../arch/openrisc/openrisc_port.rst:123
msgid "lots of bugfixes and enhancements. added opencores framebuffer driver."
msgstr ""

#: ../../../arch/openrisc/openrisc_port.rst:126
msgid "09-10-2010    Jonas Bonn (jonas@southpole.se)"
msgstr ""

#: ../../../arch/openrisc/openrisc_port.rst:127
msgid "major rewrite to bring up to par with upstream Linux 2.6.36"
msgstr ""
