

================================================================
== Vitis HLS Report for 'forward_2_Pipeline_VITIS_LOOP_32_2'
================================================================
* Date:           Wed Feb 25 16:06:10 2026

* Version:        2025.1 (Build 6135595 on May 21 2025)
* Project:        unet_pvm_top
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.686 ns|     0.50 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |       35|       35|  0.175 us|  0.175 us|   33|   33|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_32_2  |       33|       33|         3|          1|          1|    32|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|     205|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     1|       0|      14|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       0|      45|    -|
|Register         |        -|     -|      69|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     1|      69|     264|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      288|  1248|  234240|  117120|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|    ~0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +---------------------------+----------------------+---------+----+---+----+-----+
    |          Instance         |        Module        | BRAM_18K| DSP| FF| LUT| URAM|
    +---------------------------+----------------------+---------+----+---+----+-----+
    |mul_18s_18s_36_1_1_U166    |mul_18s_18s_36_1_1    |        0|   1|  0|   5|    0|
    |sparsemux_7_2_18_1_1_U167  |sparsemux_7_2_18_1_1  |        0|   0|  0|   9|    0|
    +---------------------------+----------------------+---------+----+---+----+-----+
    |Total                      |                      |        0|   1|  0|  14|    0|
    +---------------------------+----------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+----+------------+------------+
    |add_ln32_fu_139_p2       |         +|   0|  0|  13|           6|           1|
    |add_ln35_fu_204_p2       |         +|   0|  0|  43|          36|          36|
    |sum_sq_2_fu_238_p2       |         +|   0|  0|  25|          18|          18|
    |and_ln35_1_fu_324_p2     |       and|   0|  0|   2|           1|           1|
    |and_ln35_2_fu_338_p2     |       and|   0|  0|   2|           1|           1|
    |and_ln35_3_fu_362_p2     |       and|   0|  0|   2|           1|           1|
    |and_ln35_4_fu_368_p2     |       and|   0|  0|   2|           1|           1|
    |and_ln35_5_fu_386_p2     |       and|   0|  0|   2|           1|           1|
    |and_ln35_6_fu_406_p2     |       and|   0|  0|   2|           1|           1|
    |and_ln35_fu_258_p2       |       and|   0|  0|   2|           1|           1|
    |icmp_ln32_fu_133_p2      |      icmp|   0|  0|  14|           6|           7|
    |icmp_ln35_1_fu_282_p2    |      icmp|   0|  0|  14|           7|           2|
    |icmp_ln35_2_fu_298_p2    |      icmp|   0|  0|  15|           8|           2|
    |icmp_ln35_3_fu_304_p2    |      icmp|   0|  0|  15|           8|           1|
    |icmp_ln35_fu_160_p2      |      icmp|   0|  0|  10|           3|           1|
    |or_ln35_1_fu_374_p2      |        or|   0|  0|   2|           1|           1|
    |or_ln35_2_fu_392_p2      |        or|   0|  0|   2|           1|           1|
    |or_ln35_fu_350_p2        |        or|   0|  0|   2|           1|           1|
    |select_ln35_1_fu_330_p3  |    select|   0|  0|   2|           1|           1|
    |select_ln35_fu_310_p3    |    select|   0|  0|   2|           1|           1|
    |sum_sq_3_fu_424_p2       |    select|   0|  0|  18|           1|          17|
    |ap_enable_pp0            |       xor|   0|  0|   2|           1|           2|
    |xor_ln35_1_fu_318_p2     |       xor|   0|  0|   2|           1|           2|
    |xor_ln35_2_fu_344_p2     |       xor|   0|  0|   2|           1|           2|
    |xor_ln35_3_fu_356_p2     |       xor|   0|  0|   2|           1|           2|
    |xor_ln35_4_fu_380_p2     |       xor|   0|  0|   2|           1|           2|
    |xor_ln35_5_fu_411_p2     |       xor|   0|  0|   2|           1|           2|
    |xor_ln35_fu_252_p2       |       xor|   0|  0|   2|           1|           2|
    +-------------------------+----------+----+---+----+------------+------------+
    |Total                    |          |   0|  0| 205|         112|         111|
    +-------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_d_2     |   9|          2|    6|         12|
    |d_fu_96                  |   9|          2|    6|         12|
    |sum_sq_fu_92             |   9|          2|   18|         36|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  45|         10|   32|         64|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |d_fu_96                           |   6|   0|    6|          0|
    |icmp_ln32_reg_468                 |   1|   0|    1|          0|
    |icmp_ln35_reg_472                 |   1|   0|    1|          0|
    |icmp_ln35_reg_472_pp0_iter1_reg   |   1|   0|    1|          0|
    |mul_ln35_reg_483                  |  36|   0|   36|          0|
    |sum_sq_fu_92                      |  18|   0|   18|          0|
    |tmp_404_reg_488                   |   1|   0|    1|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             |  69|   0|   69|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+------------------------------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  |            Source Object           |    C Type    |
+-------------------+-----+-----+------------+------------------------------------+--------------+
|ap_clk             |   in|    1|  ap_ctrl_hs|  forward.2_Pipeline_VITIS_LOOP_32_2|  return value|
|ap_rst             |   in|    1|  ap_ctrl_hs|  forward.2_Pipeline_VITIS_LOOP_32_2|  return value|
|ap_start           |   in|    1|  ap_ctrl_hs|  forward.2_Pipeline_VITIS_LOOP_32_2|  return value|
|ap_done            |  out|    1|  ap_ctrl_hs|  forward.2_Pipeline_VITIS_LOOP_32_2|  return value|
|ap_idle            |  out|    1|  ap_ctrl_hs|  forward.2_Pipeline_VITIS_LOOP_32_2|  return value|
|ap_ready           |  out|    1|  ap_ctrl_hs|  forward.2_Pipeline_VITIS_LOOP_32_2|  return value|
|in_vec_address0    |  out|    5|   ap_memory|                              in_vec|         array|
|in_vec_ce0         |  out|    1|   ap_memory|                              in_vec|         array|
|in_vec_q0          |   in|   18|   ap_memory|                              in_vec|         array|
|sum_sq_out         |  out|   18|      ap_vld|                          sum_sq_out|       pointer|
|sum_sq_out_ap_vld  |  out|    1|      ap_vld|                          sum_sq_out|       pointer|
+-------------------+-----+-----+------------+------------------------------------+--------------+

