$date
	Sun Sep 07 20:10:31 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module xnor_from_nor_tb $end
$var wire 1 ! y $end
$var reg 1 " a $end
$var reg 1 # b $end
$scope module uut $end
$var wire 1 " a $end
$var wire 1 # b $end
$var wire 1 $ nor1 $end
$var wire 1 % nor2 $end
$var wire 1 & nor3 $end
$var wire 1 ! y $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0&
0%
1$
0#
0"
1!
$end
#10
0!
1%
0$
1#
#20
1&
0%
0#
1"
#30
1!
0&
1#
#40
