(edif U712_TOP
  (edifVersion 2 0 0)
  (edifLevel 0)
  (keywordMap (keywordLevel 0))
  (status 
    (written
      (timeStamp 2025 0 8 22 54 41)
      (author "Lattice Semiconductor Corp.")
      (program "SBT" (version "2020.12.27943"))
    ) 
  ) 
  (library SBT_DESIGN
    (edifLevel 0)
    (technology (numberDefinition ))
    (cell (rename ICE_CARRY_IN_MUX "ICE_CARRY_IN_MUX")  (cellType GENERIC )
      (view INTERFACE (viewType NETLIST )
        (interface 
          (port carryinitin (direction INPUT) )
          (port carryinitout (direction OUTPUT) )
        )
        (contents
          (net (rename carryinitin "carryinitin") 
            (joined 
              (portRef carryinitin)
            )
          )
          (net (rename carryinitout "carryinitout") 
            (joined 
              (portRef carryinitout)
            )
          )
        )
      )
    )
    (cell (rename SB_LUT4 "SB_LUT4")  (cellType GENERIC )
      (view INTERFACE (viewType NETLIST )
        (interface 
          (port I3 (direction INPUT) )
          (port I1 (direction INPUT) )
          (port O (direction OUTPUT) )
          (port I2 (direction INPUT) )
          (port I0 (direction INPUT) )
        )
      )
    )
    (cell (rename SB_DFFSR "SB_DFFSR")  (cellType GENERIC )
      (view INTERFACE (viewType NETLIST )
        (interface 
          (port R (direction INPUT) )
          (port Q (direction OUTPUT) )
          (port D (direction INPUT) )
          (port C (direction INPUT) )
        )
      )
    )
    (cell (rename ICE_IO "ICE_IO")  (cellType GENERIC )
      (view INTERFACE (viewType NETLIST )
        (interface 
          (port OUTPUTCLK (direction INPUT) )
          (port DIN1 (direction OUTPUT) )
          (port PACKAGEPIN (direction INOUT) )
          (port LATCHINPUTVALUE (direction INPUT) )
          (port INPUTCLK (direction INPUT) )
          (port DOUT0 (direction INPUT) )
          (port DIN0 (direction OUTPUT) )
          (port OUTPUTENABLE (direction INPUT) )
          (port DOUT1 (direction INPUT) )
          (port CLOCKENABLE (direction INPUT) )
        )
      )
    )
    (cell (rename SB_CARRY "SB_CARRY")  (cellType GENERIC )
      (view INTERFACE (viewType NETLIST )
        (interface 
          (port I1 (direction INPUT) )
          (port I0 (direction INPUT) )
          (port CO (direction OUTPUT) )
          (port CI (direction INPUT) )
        )
      )
    )
    (cell (rename SB_DFF "SB_DFF")  (cellType GENERIC )
      (view INTERFACE (viewType NETLIST )
        (interface 
          (port Q (direction OUTPUT) )
          (port D (direction INPUT) )
          (port C (direction INPUT) )
        )
      )
    )
    (cell (rename SB_DFFESR "SB_DFFESR")  (cellType GENERIC )
      (view INTERFACE (viewType NETLIST )
        (interface 
          (port R (direction INPUT) )
          (port D (direction INPUT) )
          (port Q (direction OUTPUT) )
          (port E (direction INPUT) )
          (port C (direction INPUT) )
        )
      )
    )
    (cell (rename SB_DFFSS "SB_DFFSS")  (cellType GENERIC )
      (view INTERFACE (viewType NETLIST )
        (interface 
          (port S (direction INPUT) )
          (port Q (direction OUTPUT) )
          (port D (direction INPUT) )
          (port C (direction INPUT) )
        )
      )
    )
    (cell (rename SB_DFFE "SB_DFFE")  (cellType GENERIC )
      (view INTERFACE (viewType NETLIST )
        (interface 
          (port Q (direction OUTPUT) )
          (port E (direction INPUT) )
          (port D (direction INPUT) )
          (port C (direction INPUT) )
        )
      )
    )
    (cell (rename SB_DFFR "SB_DFFR")  (cellType GENERIC )
      (view INTERFACE (viewType NETLIST )
        (interface 
          (port R (direction INPUT) )
          (port Q (direction OUTPUT) )
          (port D (direction INPUT) )
          (port C (direction INPUT) )
        )
      )
    )
    (cell (rename SB_DFFNESR "SB_DFFNESR")  (cellType GENERIC )
      (view INTERFACE (viewType NETLIST )
        (interface 
          (port R (direction INPUT) )
          (port D (direction INPUT) )
          (port Q (direction OUTPUT) )
          (port E (direction INPUT) )
          (port C (direction INPUT) )
        )
      )
    )
    (cell (rename ICE_GB "ICE_GB")  (cellType GENERIC )
      (view INTERFACE (viewType NETLIST )
        (interface 
          (port USERSIGNALTOGLOBALBUFFER (direction INPUT) )
          (port GLOBALBUFFEROUTPUT (direction OUTPUT) )
        )
      )
    )
    (cell (rename SB_PLL40_2F_CORE "SB_PLL40_2F_CORE")  (cellType GENERIC )
      (view INTERFACE (viewType NETLIST )
        (interface 
          (port SCLK (direction INPUT) )
          (port PLLOUTGLOBALA (direction OUTPUT) )
          (port LATCHINPUTVALUE (direction INPUT) )
          (port (rename DYNAMICDELAY_0 "DYNAMICDELAY[0]")  (direction INPUT) 
                (property Define (string "DYNAMICDELAY[7:0]")))
          (port PLLOUTGLOBALB (direction OUTPUT) )
          (port (rename DYNAMICDELAY_1 "DYNAMICDELAY[1]")  (direction INPUT) 
                (property Define (string "DYNAMICDELAY[7:0]")))
          (port SDI (direction INPUT) )
          (port PLLOUTCOREA (direction OUTPUT) )
          (port (rename DYNAMICDELAY_6 "DYNAMICDELAY[6]")  (direction INPUT) 
                (property Define (string "DYNAMICDELAY[7:0]")))
          (port (rename DYNAMICDELAY_2 "DYNAMICDELAY[2]")  (direction INPUT) 
                (property Define (string "DYNAMICDELAY[7:0]")))
          (port BYPASS (direction INPUT) )
          (port RESETB (direction INPUT) )
          (port REFERENCECLK (direction INPUT) )
          (port PLLOUTCOREB (direction OUTPUT) )
          (port LOCK (direction OUTPUT) )
          (port (rename DYNAMICDELAY_7 "DYNAMICDELAY[7]")  (direction INPUT) 
                (property Define (string "DYNAMICDELAY[7:0]")))
          (port (rename DYNAMICDELAY_3 "DYNAMICDELAY[3]")  (direction INPUT) 
                (property Define (string "DYNAMICDELAY[7:0]")))
          (port SDO (direction OUTPUT) )
          (port EXTFEEDBACK (direction INPUT) )
          (port (rename DYNAMICDELAY_4 "DYNAMICDELAY[4]")  (direction INPUT) 
                (property Define (string "DYNAMICDELAY[7:0]")))
          (port (rename DYNAMICDELAY_5 "DYNAMICDELAY[5]")  (direction INPUT) 
                (property Define (string "DYNAMICDELAY[7:0]")))
        )
      (property DIVF (string "7'b0000000"))
      (property DIVR (string "4'b0000"))
      (property ENABLE_ICEGATE_PORTA (string "1'b0"))
      (property FDA_FEEDBACK (string "4'b0000"))
      (property DELAY_ADJUSTMENT_MODE_FEEDBACK (string "FIXED"))
      (property DIVQ (string "3'b000"))
      (property ENABLE_ICEGATE_PORTB (string "1'b0"))
      (property FEEDBACK_PATH (string "SIMPLE"))
      (property PLLOUT_SELECT_PORTB (string "GENCLK"))
      (property SHIFTREG_DIV_MODE (string "2'b00"))
      (property DELAY_ADJUSTMENT_MODE_RELATIVE (string "FIXED"))
      (property PLLOUT_SELECT_PORTA (string "GENCLK"))
      (property EXTERNAL_DIVIDE_FACTOR (string "4'b0001"))
      (property FDA_RELATIVE (string "4'b0000"))
      (property FILTER_RANGE (string "3'b000"))
      (property TEST_MODE (string "1'b0"))
      )
    )
    (cell (rename SB_DFFESS "SB_DFFESS")  (cellType GENERIC )
      (view INTERFACE (viewType NETLIST )
        (interface 
          (port D (direction INPUT) )
          (port S (direction INPUT) )
          (port Q (direction OUTPUT) )
          (port E (direction INPUT) )
          (port C (direction INPUT) )
        )
      )
    )
    (cell (rename GND "GND")  (cellType GENERIC )
      (view INTERFACE (viewType NETLIST )
        (interface 
          (port Y (direction OUTPUT) )
        )
      )
    )
    (cell (rename VCC "VCC")  (cellType GENERIC )
      (view INTERFACE (viewType NETLIST )
        (interface 
          (port Y (direction OUTPUT) )
        )
      )
    )
)
  (library worklib
    (edifLevel 0)
    (technology (numberDefinition ))
    (cell (rename U712_TOP "U712_TOP")  (cellType GENERIC )
      (view INTERFACE (viewType NETLIST )
        (interface 
          (port TSn (direction INPUT) )
          (port (rename DRA_2 "DRA[2]")  (direction INPUT) 
                (property Define (string "DRA[9:0]")))
          (port (rename A_13 "A[13]")  (direction INPUT) 
                (property Define (string "A[20:0]")))
          (port CLMBEn (direction OUTPUT) )
          (port AWEn (direction INPUT) )
          (port RESETn (direction INPUT) )
          (port (rename CMA_1 "CMA[1]")  (direction OUTPUT) 
                (property Define (string "CMA[10:0]")))
          (port CLK_EN (direction OUTPUT) )
          (port CASn (direction OUTPUT) )
          (port BANK0 (direction OUTPUT) )
          (port (rename A_20 "A[20]")  (direction INPUT) 
                (property Define (string "A[20:0]")))
          (port (rename SIZ_0 "SIZ[0]")  (direction INPUT) 
                (property Define (string "SIZ[1:0]")))
          (port (rename DRA_7 "DRA[7]")  (direction INPUT) 
                (property Define (string "DRA[9:0]")))
          (port (rename CMA_8 "CMA[8]")  (direction OUTPUT) 
                (property Define (string "CMA[10:0]")))
          (port (rename A_1 "A[1]")  (direction INPUT) 
                (property Define (string "A[20:0]")))
          (port (rename A_17 "A[17]")  (direction INPUT) 
                (property Define (string "A[20:0]")))
          (port VBENn (direction OUTPUT) )
          (port (rename DRA_1 "DRA[1]")  (direction INPUT) 
                (property Define (string "DRA[9:0]")))
          (port CUMBEn (direction OUTPUT) )
          (port CLKRAM (direction OUTPUT) )
          (port C3 (direction INPUT) )
          (port ASn (direction OUTPUT) )
          (port LDSn (direction OUTPUT) )
          (port (rename DRA_8 "DRA[8]")  (direction INPUT) 
                (property Define (string "DRA[9:0]")))
          (port (rename CMA_5 "CMA[5]")  (direction OUTPUT) 
                (property Define (string "CMA[10:0]")))
          (port CASUn (direction INPUT) )
          (port (rename A_6 "A[6]")  (direction INPUT) 
                (property Define (string "A[20:0]")))
          (port (rename A_15 "A[15]")  (direction INPUT) 
                (property Define (string "A[20:0]")))
          (port RAS1n (direction INPUT) )
          (port DRDDIR (direction OUTPUT) )
          (port (rename DRA_3 "DRA[3]")  (direction INPUT) 
                (property Define (string "DRA[9:0]")))
          (port DBDIR (direction OUTPUT) )
          (port (rename A_12 "A[12]")  (direction INPUT) 
                (property Define (string "A[20:0]")))
          (port UDSn (direction OUTPUT) )
          (port RnW (direction INPUT) )
          (port DRDENn (direction OUTPUT) )
          (port (rename A_4 "A[4]")  (direction INPUT) 
                (property Define (string "A[20:0]")))
          (port DBENn (direction OUTPUT) )
          (port (rename CMA_2 "CMA[2]")  (direction OUTPUT) 
                (property Define (string "CMA[10:0]")))
          (port (rename CMA_10 "CMA[10]")  (direction OUTPUT) 
                (property Define (string "CMA[10:0]")))
          (port BANK1 (direction OUTPUT) )
          (port (rename A_10 "A[10]")  (direction INPUT) 
                (property Define (string "A[20:0]")))
          (port RAS0n (direction INPUT) )
          (port (rename DRA_4 "DRA[4]")  (direction INPUT) 
                (property Define (string "DRA[9:0]")))
          (port (rename CMA_9 "CMA[9]")  (direction OUTPUT) 
                (property Define (string "CMA[10:0]")))
          (port (rename A_2 "A[2]")  (direction INPUT) 
                (property Define (string "A[20:0]")))
          (port (rename A_19 "A[19]")  (direction INPUT) 
                (property Define (string "A[20:0]")))
          (port CUUBEn (direction OUTPUT) )
          (port CRCSn (direction OUTPUT) )
          (port (rename CMA_0 "CMA[0]")  (direction OUTPUT) 
                (property Define (string "CMA[10:0]")))
          (port CLLBEn (direction OUTPUT) )
          (port CLK40_OUT (direction OUTPUT) )
          (port CASLn (direction INPUT) )
          (port (rename A_9 "A[9]")  (direction INPUT) 
                (property Define (string "A[20:0]")))
          (port (rename A_16 "A[16]")  (direction INPUT) 
                (property Define (string "A[20:0]")))
          (port (rename SIZ_1 "SIZ[1]")  (direction INPUT) 
                (property Define (string "SIZ[1:0]")))
          (port RAMSPACEn (direction INPUT) )
          (port (rename DRA_6 "DRA[6]")  (direction INPUT) 
                (property Define (string "DRA[9:0]")))
          (port (rename A_0 "A[0]")  (direction INPUT) 
                (property Define (string "A[20:0]")))
          (port WEn (direction OUTPUT) )
          (port REGENn (direction OUTPUT) )
          (port (rename DRA_9 "DRA[9]")  (direction INPUT) 
                (property Define (string "DRA[9:0]")))
          (port DBRn (direction INPUT) )
          (port (rename CMA_6 "CMA[6]")  (direction OUTPUT) 
                (property Define (string "CMA[10:0]")))
          (port (rename A_7 "A[7]")  (direction INPUT) 
                (property Define (string "A[20:0]")))
          (port (rename A_14 "A[14]")  (direction INPUT) 
                (property Define (string "A[20:0]")))
          (port (rename DRA_0 "DRA[0]")  (direction INPUT) 
                (property Define (string "DRA[9:0]")))
          (port CLK40_IN (direction INPUT) )
          (port REGSPACEn (direction INPUT) )
          (port (rename CMA_4 "CMA[4]")  (direction OUTPUT) 
                (property Define (string "CMA[10:0]")))
          (port (rename A_5 "A[5]")  (direction INPUT) 
                (property Define (string "A[20:0]")))
          (port (rename CMA_3 "CMA[3]")  (direction OUTPUT) 
                (property Define (string "CMA[10:0]")))
          (port RASn (direction OUTPUT) )
          (port (rename DRA_5 "DRA[5]")  (direction INPUT) 
                (property Define (string "DRA[9:0]")))
          (port (rename A_3 "A[3]")  (direction INPUT) 
                (property Define (string "A[20:0]")))
          (port (rename A_18 "A[18]")  (direction INPUT) 
                (property Define (string "A[20:0]")))
          (port (rename A_11 "A[11]")  (direction INPUT) 
                (property Define (string "A[20:0]")))
          (port TACKn (direction OUTPUT) )
          (port C1 (direction INPUT) )
          (port (rename CMA_7 "CMA[7]")  (direction OUTPUT) 
                (property Define (string "CMA[10:0]")))
          (port (rename A_8 "A[8]")  (direction INPUT) 
                (property Define (string "A[20:0]")))
        )
        (contents
          (instance (rename IN_MUX_bfv_12_8_0_ "IN_MUX_bfv_12_8_0_") 
             (viewRef INTERFACE (cellRef ICE_CARRY_IN_MUX (libraryRef SBT_DESIGN))) 
            (property C_INIT (string "01"))
            (property LOCATION (string "12,8,0"))
          )
          (instance (rename IN_MUX_bfv_8_8_0_ "IN_MUX_bfv_8_8_0_") 
             (viewRef INTERFACE (cellRef ICE_CARRY_IN_MUX (libraryRef SBT_DESIGN))) 
            (property C_INIT (string "01"))
            (property LOCATION (string "8,8,0"))
          )
          (instance (rename CONSTANT_ONE_LUT4 "CONSTANT_ONE_LUT4") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "1111111111111111"))
            (property LOCATION (string "11,2,5"))
          )
          (instance (rename U712_REG_SM.C3_SYNC_2_THRU_LUT4_0 "U712_REG_SM.C3_SYNC_2_THRU_LUT4_0") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "1111111100000000"))
            (property LOCATION (string "7,9,4"))
          )
          (instance (rename U712_REG_SM.C3_SYNC_1_THRU_LUT4_0 "U712_REG_SM.C3_SYNC_1_THRU_LUT4_0") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "1111111100000000"))
            (property LOCATION (string "7,9,3"))
          )
          (instance (rename U712_REG_SM.C3_SYNC_0_THRU_LUT4_0 "U712_REG_SM.C3_SYNC_0_THRU_LUT4_0") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "1111111100000000"))
            (property LOCATION (string "7,9,2"))
          )
          (instance (rename U712_REG_SM.C1_SYNC_2_THRU_LUT4_0 "U712_REG_SM.C1_SYNC_2_THRU_LUT4_0") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "1111111100000000"))
            (property LOCATION (string "8,10,2"))
          )
          (instance (rename U712_REG_SM.C1_SYNC_1_THRU_LUT4_0 "U712_REG_SM.C1_SYNC_1_THRU_LUT4_0") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "1111111100000000"))
            (property LOCATION (string "8,10,1"))
          )
          (instance (rename U712_REG_SM.C1_SYNC_0_THRU_LUT4_0 "U712_REG_SM.C1_SYNC_0_THRU_LUT4_0") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "1111111100000000"))
            (property LOCATION (string "8,10,0"))
          )
          (instance (rename U712_CYCLE_TERM.TACK_STATE_4_THRU_LUT4_0 "U712_CYCLE_TERM.TACK_STATE_4_THRU_LUT4_0") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "1111111100000000"))
            (property LOCATION (string "11,9,7"))
          )
          (instance (rename U712_CYCLE_TERM.TACK_STATE_3_THRU_LUT4_0 "U712_CYCLE_TERM.TACK_STATE_3_THRU_LUT4_0") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "1111111100000000"))
            (property LOCATION (string "11,9,0"))
          )
          (instance (rename U712_CHIP_RAM.WEn_THRU_LUT4_0 "U712_CHIP_RAM.WEn_THRU_LUT4_0") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "1111111100000000"))
            (property LOCATION (string "12,2,5"))
          )
          (instance (rename U712_CHIP_RAM.SDRAM_COUNTER_RNIQTMR1_1_U712_CHIP_RAM.CLK_EN_ess_REP_LUT4_0 "U712_CHIP_RAM.SDRAM_COUNTER_RNIQTMR1_1_U712_CHIP_RAM.CLK_EN_ess_REP_LUT4_0") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "1000000010000000"))
            (property LOCATION (string "10,6,0"))
          )
          (instance (rename U712_CHIP_RAM.REFRESH_SYNC_1_THRU_LUT4_0 "U712_CHIP_RAM.REFRESH_SYNC_1_THRU_LUT4_0") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "1111111100000000"))
            (property LOCATION (string "10,8,0"))
          )
          (instance (rename U712_CHIP_RAM.RASn_THRU_LUT4_0 "U712_CHIP_RAM.RASn_THRU_LUT4_0") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "1111111100000000"))
            (property LOCATION (string "13,1,0"))
          )
          (instance (rename U712_CHIP_RAM.DMA_ROW_ADDRESS_esr_9_THRU_LUT4_0 "U712_CHIP_RAM.DMA_ROW_ADDRESS_esr_9_THRU_LUT4_0") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "1111111100000000"))
            (property LOCATION (string "13,6,3"))
          )
          (instance (rename U712_CHIP_RAM.DMA_ROW_ADDRESS_esr_8_THRU_LUT4_0 "U712_CHIP_RAM.DMA_ROW_ADDRESS_esr_8_THRU_LUT4_0") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "1111111100000000"))
            (property LOCATION (string "14,6,7"))
          )
          (instance (rename U712_CHIP_RAM.DMA_ROW_ADDRESS_esr_7_THRU_LUT4_0 "U712_CHIP_RAM.DMA_ROW_ADDRESS_esr_7_THRU_LUT4_0") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "1111111100000000"))
            (property LOCATION (string "15,5,0"))
          )
          (instance (rename U712_CHIP_RAM.DMA_ROW_ADDRESS_esr_6_THRU_LUT4_0 "U712_CHIP_RAM.DMA_ROW_ADDRESS_esr_6_THRU_LUT4_0") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "1111111100000000"))
            (property LOCATION (string "15,5,6"))
          )
          (instance (rename U712_CHIP_RAM.DMA_ROW_ADDRESS_esr_5_THRU_LUT4_0 "U712_CHIP_RAM.DMA_ROW_ADDRESS_esr_5_THRU_LUT4_0") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "1111111100000000"))
            (property LOCATION (string "13,6,7"))
          )
          (instance (rename U712_CHIP_RAM.DMA_ROW_ADDRESS_esr_4_THRU_LUT4_0 "U712_CHIP_RAM.DMA_ROW_ADDRESS_esr_4_THRU_LUT4_0") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "1111111100000000"))
            (property LOCATION (string "15,4,4"))
          )
          (instance (rename U712_CHIP_RAM.DMA_ROW_ADDRESS_esr_3_THRU_LUT4_0 "U712_CHIP_RAM.DMA_ROW_ADDRESS_esr_3_THRU_LUT4_0") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "1111111100000000"))
            (property LOCATION (string "14,6,5"))
          )
          (instance (rename U712_CHIP_RAM.DMA_ROW_ADDRESS_esr_2_THRU_LUT4_0 "U712_CHIP_RAM.DMA_ROW_ADDRESS_esr_2_THRU_LUT4_0") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "1111111100000000"))
            (property LOCATION (string "14,3,5"))
          )
          (instance (rename U712_CHIP_RAM.DMA_ROW_ADDRESS_esr_1_THRU_LUT4_0 "U712_CHIP_RAM.DMA_ROW_ADDRESS_esr_1_THRU_LUT4_0") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "1111111100000000"))
            (property LOCATION (string "13,3,6"))
          )
          (instance (rename U712_CHIP_RAM.DMA_ROW_ADDRESS_esr_0_THRU_LUT4_0 "U712_CHIP_RAM.DMA_ROW_ADDRESS_esr_0_THRU_LUT4_0") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "1111111100000000"))
            (property LOCATION (string "14,3,0"))
          )
          (instance (rename U712_CHIP_RAM.DMA_COL_ADDRESS_nesr_7_THRU_LUT4_0 "U712_CHIP_RAM.DMA_COL_ADDRESS_nesr_7_THRU_LUT4_0") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "1111111100000000"))
            (property LOCATION (string "14,7,3"))
          )
          (instance (rename U712_CHIP_RAM.DMA_COL_ADDRESS_nesr_6_THRU_LUT4_0 "U712_CHIP_RAM.DMA_COL_ADDRESS_nesr_6_THRU_LUT4_0") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "1111111100000000"))
            (property LOCATION (string "14,5,6"))
          )
          (instance (rename U712_CHIP_RAM.DMA_COL_ADDRESS_nesr_5_THRU_LUT4_0 "U712_CHIP_RAM.DMA_COL_ADDRESS_nesr_5_THRU_LUT4_0") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "1111111100000000"))
            (property LOCATION (string "14,5,3"))
          )
          (instance (rename U712_CHIP_RAM.DMA_COL_ADDRESS_nesr_4_THRU_LUT4_0 "U712_CHIP_RAM.DMA_COL_ADDRESS_nesr_4_THRU_LUT4_0") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "1111111100000000"))
            (property LOCATION (string "13,5,5"))
          )
          (instance (rename U712_CHIP_RAM.DMA_COL_ADDRESS_nesr_3_THRU_LUT4_0 "U712_CHIP_RAM.DMA_COL_ADDRESS_nesr_3_THRU_LUT4_0") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "1111111100000000"))
            (property LOCATION (string "14,4,5"))
          )
          (instance (rename U712_CHIP_RAM.DMA_COL_ADDRESS_nesr_2_THRU_LUT4_0 "U712_CHIP_RAM.DMA_COL_ADDRESS_nesr_2_THRU_LUT4_0") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "1111111100000000"))
            (property LOCATION (string "13,5,7"))
          )
          (instance (rename U712_CHIP_RAM.DMA_COL_ADDRESS_nesr_1_THRU_LUT4_0 "U712_CHIP_RAM.DMA_COL_ADDRESS_nesr_1_THRU_LUT4_0") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "1111111100000000"))
            (property LOCATION (string "14,4,1"))
          )
          (instance (rename U712_CHIP_RAM.DMA_COL_ADDRESS_nesr_0_THRU_LUT4_0 "U712_CHIP_RAM.DMA_COL_ADDRESS_nesr_0_THRU_LUT4_0") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "1111111100000000"))
            (property LOCATION (string "13,5,1"))
          )
          (instance (rename U712_CHIP_RAM.DMA_A1_nesr_THRU_LUT4_0 "U712_CHIP_RAM.DMA_A1_nesr_THRU_LUT4_0") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "1111111100000000"))
            (property LOCATION (string "14,8,4"))
          )
          (instance (rename U712_CHIP_RAM.CRCSn_THRU_LUT4_0 "U712_CHIP_RAM.CRCSn_THRU_LUT4_0") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "1111111100000000"))
            (property LOCATION (string "13,1,7"))
          )
          (instance (rename U712_CHIP_RAM.CASn_THRU_LUT4_0 "U712_CHIP_RAM.CASn_THRU_LUT4_0") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "1111111100000000"))
            (property LOCATION (string "13,1,1"))
          )
          (instance (rename U712_CHIP_RAM.CAS_SYNC_2_THRU_LUT4_0 "U712_CHIP_RAM.CAS_SYNC_2_THRU_LUT4_0") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "1111111100000000"))
            (property LOCATION (string "11,9,6"))
          )
          (instance (rename U712_CHIP_RAM.CAS_SYNC_1_THRU_LUT4_0 "U712_CHIP_RAM.CAS_SYNC_1_THRU_LUT4_0") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "1111111100000000"))
            (property LOCATION (string "11,9,5"))
          )
          (instance (rename DBR_SYNC_1_THRU_LUT4_0 "DBR_SYNC_1_THRU_LUT4_0") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "1111111100000000"))
            (property LOCATION (string "9,8,5"))
          )
          (instance (rename DBR_SYNC_0_THRU_LUT4_0 "DBR_SYNC_0_THRU_LUT4_0") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "1111111100000000"))
            (property LOCATION (string "9,11,2"))
          )
          (instance (rename U712_REG_SM.C1_SYNC_RNIFFTG1_2 "U712_REG_SM.C1_SYNC_RNIFFTG1[2]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property CASCADING (string "TRUE"))
            (property LUT_INIT (string "0000000000000001"))
            (property LOCATION (string "8,10,5"))
          )
          (instance (rename U712_CHIP_RAM.SDRAM_COUNTER_RNO_0_0 "U712_CHIP_RAM.SDRAM_COUNTER_RNO_0[0]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "0010000010101010"))
            (property LOCATION (string "7,6,7"))
          )
          (instance (rename U712_CHIP_RAM.SDRAM_CONFIGURED_RNO "U712_CHIP_RAM.SDRAM_CONFIGURED_RNO") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "1111100011111000"))
            (property LOCATION (string "7,5,5"))
          )
          (instance (rename U712_CHIP_RAM.CMA_esr_RNO_1_1 "U712_CHIP_RAM.CMA_esr_RNO_1[1]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "0001000011001100"))
            (property LOCATION (string "9,4,6"))
          )
          (instance (rename U712_BYTE_ENABLE.un1_CUUBEn_i_a3 "U712_BYTE_ENABLE.un1_CUUBEn_i_a3") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "1000001010000010"))
            (property LOCATION (string "10,10,7"))
          )
          (instance (rename U712_CHIP_RAM.WRITE_CYCLE "U712_CHIP_RAM.WRITE_CYCLE") 
             (viewRef INTERFACE (cellRef SB_DFFSR (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "7,8,1"))
          )
          (instance (rename U712_CHIP_RAM.CPU_CYCLE_esr_RNO_0 "U712_CHIP_RAM.CPU_CYCLE_esr_RNO_0") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "1111110011111100"))
            (property LOCATION (string "7,7,4"))
          )
          (instance (rename U712_CHIP_RAM.SDRAM_COUNTER_RNI9NL8E_3 "U712_CHIP_RAM.SDRAM_COUNTER_RNI9NL8E[3]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "1111111011111111"))
            (property LOCATION (string "8,7,2"))
          )
          (instance (rename U712_CHIP_RAM.REFRESH_COUNTER_RNO_5 "U712_CHIP_RAM.REFRESH_COUNTER_RNO[5]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "1001100101100110"))
            (property LOCATION (string "12,8,5"))
          )
          (instance (rename UDSn_obuf "UDSn_obuf") 
             (viewRef INTERFACE (cellRef ICE_IO (libraryRef SBT_DESIGN))) 
            (property NEG_TRIGGER (string "0"))
            (property PIN_TYPE (string "011001"))
            (property LOCATION (string "20,21,0"))
          )
          (instance (rename U712_REG_SM.STATE_COUNT_RNO_6 "U712_REG_SM.STATE_COUNT_RNO[6]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "0011001100010000"))
            (property LOCATION (string "8,10,7"))
          )
          (instance (rename U712_CHIP_RAM.SDRAM_COUNTER_cry_c_1 "U712_CHIP_RAM.SDRAM_COUNTER_cry_c[1]") 
             (viewRef INTERFACE (cellRef SB_CARRY (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "8,8,1"))
          )
          (instance (rename U712_CHIP_RAM.SDRAM_CMD_2 "U712_CHIP_RAM.SDRAM_CMD[2]") 
             (viewRef INTERFACE (cellRef SB_DFF (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "9,5,2"))
          )
          (instance (rename U712_CHIP_RAM.DMA_ROW_ADDRESS_esr_4 "U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[4]") 
             (viewRef INTERFACE (cellRef SB_DFFESR (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "15,4,4"))
          )
          (instance (rename U712_CHIP_RAM.CMA_esr_RNO_0_3 "U712_CHIP_RAM.CMA_esr_RNO_0[3]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "1100110011011000"))
            (property LOCATION (string "8,4,1"))
          )
          (instance (rename U712_CHIP_RAM.SDRAM_CONFIGURED_RNI5V372 "U712_CHIP_RAM.SDRAM_CONFIGURED_RNI5V372") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property CASCADING (string "TRUE"))
            (property LUT_INIT (string "1011101110111011"))
            (property LOCATION (string "8,6,1"))
          )
          (instance (rename U712_REG_SM.STATE_COUNT_4 "U712_REG_SM.STATE_COUNT[4]") 
             (viewRef INTERFACE (cellRef SB_DFFSR (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "10,8,1"))
          )
          (instance (rename DBR_SYNC_0 "DBR_SYNC[0]") 
             (viewRef INTERFACE (cellRef SB_DFFSS (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "9,11,2"))
          )
          (instance (rename CMA_obuf_5 "CMA_obuf[5]") 
             (viewRef INTERFACE (cellRef ICE_IO (libraryRef SBT_DESIGN))) 
            (property NEG_TRIGGER (string "0"))
            (property PIN_TYPE (string "011001"))
            (property LOCATION (string "25,4,0"))
          )
          (instance (rename U712_CHIP_RAM.CMA_esr_10 "U712_CHIP_RAM.CMA_esr[10]") 
             (viewRef INTERFACE (cellRef SB_DFFESR (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "10,2,5"))
          )
          (instance (rename CLKRAM_obuf_RNO "CLKRAM_obuf_RNO") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "0101010101010101"))
            (property LOCATION (string "7,1,5"))
          )
          (instance (rename A_ibuf_1 "A_ibuf[1]") 
             (viewRef INTERFACE (cellRef ICE_IO (libraryRef SBT_DESIGN))) 
            (property NEG_TRIGGER (string "0"))
            (property PIN_TYPE (string "000001"))
            (property LOCATION (string "0,17,0"))
          )
          (instance (rename U712_CYCLE_TERM.TACK_STATE_0 "U712_CYCLE_TERM.TACK_STATE[0]") 
             (viewRef INTERFACE (cellRef SB_DFFSS (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "10,9,5"))
          )
          (instance (rename U712_CHIP_RAM.CPU_TACK_RNO_3 "U712_CHIP_RAM.CPU_TACK_RNO_3") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property CASCADING (string "TRUE"))
            (property LUT_INIT (string "1111101011111011"))
            (property LOCATION (string "9,7,4"))
          )
          (instance (rename U712_CHIP_RAM.CMA_esr_3 "U712_CHIP_RAM.CMA_esr[3]") 
             (viewRef INTERFACE (cellRef SB_DFFESR (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "12,4,1"))
          )
          (instance (rename U712_CHIP_RAM.CPU_TACK_RNO "U712_CHIP_RAM.CPU_TACK_RNO") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "1010101010100011"))
            (property LOCATION (string "9,7,6"))
          )
          (instance (rename A_ibuf_17 "A_ibuf[17]") 
             (viewRef INTERFACE (cellRef ICE_IO (libraryRef SBT_DESIGN))) 
            (property NEG_TRIGGER (string "0"))
            (property PIN_TYPE (string "000001"))
            (property LOCATION (string "0,2,0"))
          )
          (instance (rename U712_CHIP_RAM.SDRAM_COUNTER_RNIQTMR1_3 "U712_CHIP_RAM.SDRAM_COUNTER_RNIQTMR1[3]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property CASCADING (string "TRUE"))
            (property LUT_INIT (string "0000000000000001"))
            (property LOCATION (string "7,7,6"))
          )
          (instance (rename U712_CHIP_RAM.SDRAM_COUNTER_RNILJN86_2 "U712_CHIP_RAM.SDRAM_COUNTER_RNILJN86[2]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property CASCADING (string "TRUE"))
            (property LUT_INIT (string "0010000000000000"))
            (property LOCATION (string "8,6,4"))
          )
          (instance (rename U712_CHIP_RAM.CAS_SYNC_RNO_0 "U712_CHIP_RAM.CAS_SYNC_RNO[0]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "1000100010001000"))
            (property LOCATION (string "11,11,4"))
          )
          (instance (rename U712_BYTE_ENABLE.N_171_i "U712_BYTE_ENABLE.N_171_i") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "0000001000000011"))
            (property LOCATION (string "11,10,3"))
          )
          (instance (rename U712_CHIP_RAM.SDRAM_COUNTER_0 "U712_CHIP_RAM.SDRAM_COUNTER[0]") 
             (viewRef INTERFACE (cellRef SB_DFFE (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "8,7,7"))
          )
          (instance (rename U712_CHIP_RAM.SDRAM_CMD_RNO_0 "U712_CHIP_RAM.SDRAM_CMD_RNO[0]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "1100111111001010"))
            (property LOCATION (string "8,6,7"))
          )
          (instance (rename U712_CHIP_RAM.REFRESH_COUNTER_3 "U712_CHIP_RAM.REFRESH_COUNTER[3]") 
             (viewRef INTERFACE (cellRef SB_DFFR (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "12,8,3"))
          )
          (instance (rename U712_CHIP_RAM.DMA_COL_ADDRESS_nesr_6 "U712_CHIP_RAM.DMA_COL_ADDRESS_nesr[6]") 
             (viewRef INTERFACE (cellRef SB_DFFNESR (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "14,5,6"))
          )
          (instance (rename U712_CHIP_RAM.CASn "U712_CHIP_RAM.CASn") 
             (viewRef INTERFACE (cellRef SB_DFFSS (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "13,1,1"))
          )
          (instance (rename RESETn_ibuf_RNIM9SF_0 "RESETn_ibuf_RNIM9SF_0") 
             (viewRef INTERFACE (cellRef ICE_GB (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "12,21,1"))
          )
          (instance (rename DRA_ibuf_1 "DRA_ibuf[1]") 
             (viewRef INTERFACE (cellRef ICE_IO (libraryRef SBT_DESIGN))) 
            (property NEG_TRIGGER (string "0"))
            (property PIN_TYPE (string "000001"))
            (property LOCATION (string "25,16,1"))
          )
          (instance (rename U712_REG_SM.REG_TACK "U712_REG_SM.REG_TACK") 
             (viewRef INTERFACE (cellRef SB_DFFSR (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "10,7,7"))
          )
          (instance (rename U712_CHIP_RAM.CMA_esr_RNO_1_6 "U712_CHIP_RAM.CMA_esr_RNO_1[6]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "1100101011001010"))
            (property LOCATION (string "9,5,0"))
          )
          (instance (rename U712_CHIP_RAM.SDRAM_COUNTER_RNO_2 "U712_CHIP_RAM.SDRAM_COUNTER_RNO[2]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "1101010110000000"))
            (property LOCATION (string "8,7,0"))
          )
          (instance (rename U712_CHIP_RAM.SDRAM_CMD_sbtinv_1 "U712_CHIP_RAM.SDRAM_CMD_sbtinv[1]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "0101010101010101"))
            (property LOCATION (string "8,6,6"))
          )
          (instance (rename U712_CHIP_RAM.REFRESH_COUNTER_RNO_6 "U712_CHIP_RAM.REFRESH_COUNTER_RNO[6]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "1001100101100110"))
            (property LOCATION (string "12,8,6"))
          )
          (instance (rename TACKn_obuft_RNO "TACKn_obuft_RNO") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "0101010101010101"))
            (property LOCATION (string "2,17,0"))
          )
          (instance (rename U712_CHIP_RAM.SDRAM_COUNTER_cry_c_4 "U712_CHIP_RAM.SDRAM_COUNTER_cry_c[4]") 
             (viewRef INTERFACE (cellRef SB_CARRY (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "8,8,4"))
          )
          (instance (rename U712_CHIP_RAM.REFRESH_SYNC_RNI5J861_1 "U712_CHIP_RAM.REFRESH_SYNC_RNI5J861[1]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "0011011101110111"))
            (property LOCATION (string "9,8,1"))
          )
          (instance (rename U712_CHIP_RAM.DMA_ROW_ADDRESS_esr_3 "U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[3]") 
             (viewRef INTERFACE (cellRef SB_DFFESR (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "14,6,5"))
          )
          (instance (rename U712_CHIP_RAM.CMA_esr_RNO_1 "U712_CHIP_RAM.CMA_esr_RNO[1]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "1110010011100100"))
            (property LOCATION (string "10,4,4"))
          )
          (instance (rename U712_CHIP_RAM.CMA_esr_RNO_0_6 "U712_CHIP_RAM.CMA_esr_RNO_0[6]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "1100110011011000"))
            (property LOCATION (string "11,5,0"))
          )
          (instance (rename AWEn_ibuf "AWEn_ibuf") 
             (viewRef INTERFACE (cellRef ICE_IO (libraryRef SBT_DESIGN))) 
            (property NEG_TRIGGER (string "0"))
            (property PIN_TYPE (string "000001"))
            (property LOCATION (string "7,21,0"))
          )
          (instance (rename U712_CHIP_RAM.DBDIR "U712_CHIP_RAM.DBDIR") 
             (viewRef INTERFACE (cellRef SB_DFFSS (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "11,6,1"))
          )
          (instance (rename U712_CHIP_RAM.REFRESH_COUNTER_cry_c_2 "U712_CHIP_RAM.REFRESH_COUNTER_cry_c[2]") 
             (viewRef INTERFACE (cellRef SB_CARRY (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "12,8,2"))
          )
          (instance (rename CMA_obuf_8 "CMA_obuf[8]") 
             (viewRef INTERFACE (cellRef ICE_IO (libraryRef SBT_DESIGN))) 
            (property NEG_TRIGGER (string "0"))
            (property PIN_TYPE (string "011001"))
            (property LOCATION (string "25,5,1"))
          )
          (instance (rename U712_CHIP_RAM.CPU_CYCLE_esr_RNO "U712_CHIP_RAM.CPU_CYCLE_esr_RNO") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "0100000001000000"))
            (property LOCATION (string "7,7,0"))
          )
          (instance (rename U712_BYTE_ENABLE.N_172_i "U712_BYTE_ENABLE.N_172_i") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "0000001000000011"))
            (property LOCATION (string "11,10,7"))
          )
          (instance (rename U712_CHIP_RAM.CPU_TACK_RNO_0 "U712_CHIP_RAM.CPU_TACK_RNO_0") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property CASCADING (string "TRUE"))
            (property LUT_INIT (string "1111111111111101"))
            (property LOCATION (string "9,7,5"))
          )
          (instance (rename U712_CHIP_RAM.CMA_esr_4 "U712_CHIP_RAM.CMA_esr[4]") 
             (viewRef INTERFACE (cellRef SB_DFFESR (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "13,4,2"))
          )
          (instance (rename A_ibuf_14 "A_ibuf[14]") 
             (viewRef INTERFACE (cellRef ICE_IO (libraryRef SBT_DESIGN))) 
            (property NEG_TRIGGER (string "0"))
            (property PIN_TYPE (string "000001"))
            (property LOCATION (string "0,3,1"))
          )
          (instance (rename U712_CHIP_RAM.SDRAM_COUNTER_5 "U712_CHIP_RAM.SDRAM_COUNTER[5]") 
             (viewRef INTERFACE (cellRef SB_DFFE (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "8,8,5"))
          )
          (instance (rename U712_CHIP_RAM.SDRAM_CMD_RNO_0_2 "U712_CHIP_RAM.SDRAM_CMD_RNO_0[2]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property CASCADING (string "TRUE"))
            (property LUT_INIT (string "1000101110001000"))
            (property LOCATION (string "9,5,1"))
          )
          (instance (rename U712_CHIP_RAM.REFRESH_COUNTER_0 "U712_CHIP_RAM.REFRESH_COUNTER[0]") 
             (viewRef INTERFACE (cellRef SB_DFFR (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "12,8,0"))
          )
          (instance (rename U712_CHIP_RAM.DMA_COL_ADDRESS_nesr_1 "U712_CHIP_RAM.DMA_COL_ADDRESS_nesr[1]") 
             (viewRef INTERFACE (cellRef SB_DFFNESR (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "14,4,1"))
          )
          (instance (rename DRA_ibuf_4 "DRA_ibuf[4]") 
             (viewRef INTERFACE (cellRef ICE_IO (libraryRef SBT_DESIGN))) 
            (property NEG_TRIGGER (string "0"))
            (property PIN_TYPE (string "000001"))
            (property LOCATION (string "25,14,0"))
          )
          (instance (rename CMA_obuf_2 "CMA_obuf[2]") 
             (viewRef INTERFACE (cellRef ICE_IO (libraryRef SBT_DESIGN))) 
            (property NEG_TRIGGER (string "0"))
            (property PIN_TYPE (string "011001"))
            (property LOCATION (string "11,0,1"))
          )
          (instance (rename U712_CYCLE_TERM.TACK_OUTn "U712_CYCLE_TERM.TACK_OUTn") 
             (viewRef INTERFACE (cellRef SB_DFFSS (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "10,9,4"))
          )
          (instance (rename U712_CHIP_RAM.SDRAM_COUNTER_RNO_7 "U712_CHIP_RAM.SDRAM_COUNTER_RNO[7]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "0000010100001010"))
            (property LOCATION (string "8,8,7"))
          )
          (instance (rename U712_CHIP_RAM.SDRAM_COUNTER_RNITERT_2 "U712_CHIP_RAM.SDRAM_COUNTER_RNITERT[2]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "0110011001100110"))
            (property LOCATION (string "9,6,5"))
          )
          (instance (rename U712_CHIP_RAM.SDRAM_CONFIGURED_RNIP7AQ "U712_CHIP_RAM.SDRAM_CONFIGURED_RNIP7AQ") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "1000100010001000"))
            (property LOCATION (string "7,6,3"))
          )
          (instance (rename U712_CHIP_RAM.REFRESH_COUNTER_RNO_3 "U712_CHIP_RAM.REFRESH_COUNTER_RNO[3]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "1001100101100110"))
            (property LOCATION (string "12,8,3"))
          )
          (instance (rename U712_CHIP_RAM.CPU_CYCLE_START_RNO "U712_CHIP_RAM.CPU_CYCLE_START_RNO") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "0101011100000011"))
            (property LOCATION (string "9,8,4"))
          )
          (instance (rename U712_CHIP_RAM.CMA_esr_RNO_6 "U712_CHIP_RAM.CMA_esr_RNO[6]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "0000111000000100"))
            (property LOCATION (string "12,4,0"))
          )
          (instance (rename U712_CHIP_RAM.CMA_esr_RNO_0_5 "U712_CHIP_RAM.CMA_esr_RNO_0[5]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "0010111000101110"))
            (property LOCATION (string "10,5,7"))
          )
          (instance (rename U712_REG_SM.C3_SYNC_1 "U712_REG_SM.C3_SYNC[1]") 
             (viewRef INTERFACE (cellRef SB_DFFSS (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "7,9,3"))
          )
          (instance (rename U712_CHIP_RAM.SDRAM_CMD_e_0_RNO_2_1 "U712_CHIP_RAM.SDRAM_CMD_e_0_RNO_2[1]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "0000101000001011"))
            (property LOCATION (string "7,6,6"))
          )
          (instance (rename U712_CHIP_RAM.DMA_A1_nesr "U712_CHIP_RAM.DMA_A1_nesr") 
             (viewRef INTERFACE (cellRef SB_DFFNESR (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "14,8,4"))
          )
          (instance (rename U712_REG_SM.REG_CYCLE "U712_REG_SM.REG_CYCLE") 
             (viewRef INTERFACE (cellRef SB_DFFSR (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "10,8,5"))
          )
          (instance (rename U712_CHIP_RAM.REFRESH_RNIV2P76 "U712_CHIP_RAM.REFRESH_RNIV2P76") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property CASCADING (string "TRUE"))
            (property LUT_INIT (string "1100000011000100"))
            (property LOCATION (string "7,8,0"))
          )
          (instance (rename U712_CHIP_RAM.REFRESH_COUNTER_cry_c_5 "U712_CHIP_RAM.REFRESH_COUNTER_cry_c[5]") 
             (viewRef INTERFACE (cellRef SB_CARRY (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "12,8,5"))
          )
          (instance (rename U712_CHIP_RAM.CMA_esr_9 "U712_CHIP_RAM.CMA_esr[9]") 
             (viewRef INTERFACE (cellRef SB_DFFESR (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "12,6,0"))
          )
          (instance (rename U712_BUFFERS.DRDDIR_i_m2_i_m2 "U712_BUFFERS.DRDDIR_i_m2_i_m2") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "1000101110001011"))
            (property LOCATION (string "10,18,3"))
          )
          (instance (rename TACKn_obuft "TACKn_obuft") 
             (viewRef INTERFACE (cellRef ICE_IO (libraryRef SBT_DESIGN))) 
            (property NEG_TRIGGER (string "0"))
            (property PIN_TYPE (string "101001"))
            (property LOCATION (string "0,18,1"))
          )
          (instance (rename CUUBEn_obuf "CUUBEn_obuf") 
             (viewRef INTERFACE (cellRef ICE_IO (libraryRef SBT_DESIGN))) 
            (property NEG_TRIGGER (string "0"))
            (property PIN_TYPE (string "011001"))
            (property LOCATION (string "25,7,1"))
          )
          (instance (rename A_ibuf_11 "A_ibuf[11]") 
             (viewRef INTERFACE (cellRef ICE_IO (libraryRef SBT_DESIGN))) 
            (property NEG_TRIGGER (string "0"))
            (property PIN_TYPE (string "000001"))
            (property LOCATION (string "0,7,0"))
          )
          (instance (rename U712_REG_SM.STATE_COUNT_RNO_2 "U712_REG_SM.STATE_COUNT_RNO[2]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "1010001010100010"))
            (property LOCATION (string "9,10,1"))
          )
          (instance (rename U712_CHIP_RAM.SDRAM_CMD_RNIJNI41_3 "U712_CHIP_RAM.SDRAM_CMD_RNIJNI41[3]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "1111110011111100"))
            (property LOCATION (string "9,4,1"))
          )
          (instance (rename U712_CHIP_RAM.DMA_ROW_ADDRESS_esr_8 "U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[8]") 
             (viewRef INTERFACE (cellRef SB_DFFESR (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "14,6,7"))
          )
          (instance (rename U712_REG_SM.REG_CYCLE_RNO "U712_REG_SM.REG_CYCLE_RNO") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "1111000011011100"))
            (property LOCATION (string "10,8,5"))
          )
          (instance (rename U712_CYCLE_TERM.TACK_STATE_RNO_2 "U712_CYCLE_TERM.TACK_STATE_RNO[2]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "0100010001000100"))
            (property LOCATION (string "11,9,2"))
          )
          (instance (rename U712_CHIP_RAM.SDRAM_COUNTER_6 "U712_CHIP_RAM.SDRAM_COUNTER[6]") 
             (viewRef INTERFACE (cellRef SB_DFFE (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "8,8,6"))
          )
          (instance (rename U712_CHIP_RAM.REFRESH_COUNTER_5 "U712_CHIP_RAM.REFRESH_COUNTER[5]") 
             (viewRef INTERFACE (cellRef SB_DFFR (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "12,8,5"))
          )
          (instance (rename U712_BYTE_ENABLE.un1_CLMBEn_i_a3 "U712_BYTE_ENABLE.un1_CLMBEn_i_a3") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "0100000001000000"))
            (property LOCATION (string "7,10,5"))
          )
          (instance (rename U712_REG_SM.STATE_COUNT_0 "U712_REG_SM.STATE_COUNT[0]") 
             (viewRef INTERFACE (cellRef SB_DFFSS (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "9,10,6"))
          )
          (instance (rename U712_CHIP_RAM.SDRAM_CMD_e_0_RNO_1 "U712_CHIP_RAM.SDRAM_CMD_e_0_RNO[1]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "1111111111111110"))
            (property LOCATION (string "8,5,2"))
          )
          (instance (rename U712_CHIP_RAM.REFRESH_RNO_0 "U712_CHIP_RAM.REFRESH_RNO_0") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "0000011111111111"))
            (property LOCATION (string "11,8,4"))
          )
          (instance (rename CMA_obuf_1 "CMA_obuf[1]") 
             (viewRef INTERFACE (cellRef ICE_IO (libraryRef SBT_DESIGN))) 
            (property NEG_TRIGGER (string "0"))
            (property PIN_TYPE (string "011001"))
            (property LOCATION (string "12,0,0"))
          )
          (instance (rename A_ibuf_16 "A_ibuf[16]") 
             (viewRef INTERFACE (cellRef ICE_IO (libraryRef SBT_DESIGN))) 
            (property NEG_TRIGGER (string "0"))
            (property PIN_TYPE (string "000001"))
            (property LOCATION (string "0,2,1"))
          )
          (instance (rename U712_CYCLE_TERM.TACK_EN_i_ess_RNO "U712_CYCLE_TERM.TACK_EN_i_ess_RNO") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "1101111111011111"))
            (property LOCATION (string "8,9,2"))
          )
          (instance (rename U712_CHIP_RAM.SDRAM_COUNTER_RNO_4 "U712_CHIP_RAM.SDRAM_COUNTER_RNO[4]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "0001000101000100"))
            (property LOCATION (string "8,8,4"))
          )
          (instance (rename U712_CHIP_RAM.SDRAM_COUNTER_RNIAENR1_7 "U712_CHIP_RAM.SDRAM_COUNTER_RNIAENR1[7]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property CASCADING (string "TRUE"))
            (property LUT_INIT (string "1111111111111110"))
            (property LOCATION (string "9,7,1"))
          )
          (instance (rename U712_CHIP_RAM.REFRESH "U712_CHIP_RAM.REFRESH") 
             (viewRef INTERFACE (cellRef SB_DFFSR (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "10,8,7"))
          )
          (instance (rename U712_BYTE_ENABLE.un1_CUUBEn_i_a3_0 "U712_BYTE_ENABLE.un1_CUUBEn_i_a3_0") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "0001000000010000"))
            (property LOCATION (string "10,10,2"))
          )
          (instance (rename RnW_ibuf "RnW_ibuf") 
             (viewRef INTERFACE (cellRef ICE_IO (libraryRef SBT_DESIGN))) 
            (property NEG_TRIGGER (string "0"))
            (property PIN_TYPE (string "000001"))
            (property LOCATION (string "2,21,1"))
          )
          (instance (rename A_ibuf_5 "A_ibuf[5]") 
             (viewRef INTERFACE (cellRef ICE_IO (libraryRef SBT_DESIGN))) 
            (property NEG_TRIGGER (string "0"))
            (property PIN_TYPE (string "000001"))
            (property LOCATION (string "0,13,0"))
          )
          (instance (rename U712_REG_SM.C1_SYNC_0 "U712_REG_SM.C1_SYNC[0]") 
             (viewRef INTERFACE (cellRef SB_DFFSS (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "8,10,0"))
          )
          (instance (rename U712_CHIP_RAM.SDRAM_COUNTER_3 "U712_CHIP_RAM.SDRAM_COUNTER[3]") 
             (viewRef INTERFACE (cellRef SB_DFFE (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "8,8,3"))
          )
          (instance (rename U712_CHIP_RAM.REFRESH_COUNTER_2 "U712_CHIP_RAM.REFRESH_COUNTER[2]") 
             (viewRef INTERFACE (cellRef SB_DFFR (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "12,8,2"))
          )
          (instance (rename U712_CHIP_RAM.DMA_COL_ADDRESS_nesr_7 "U712_CHIP_RAM.DMA_COL_ADDRESS_nesr[7]") 
             (viewRef INTERFACE (cellRef SB_DFFNESR (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "14,7,3"))
          )
          (instance (rename DRA_ibuf_6 "DRA_ibuf[6]") 
             (viewRef INTERFACE (cellRef ICE_IO (libraryRef SBT_DESIGN))) 
            (property NEG_TRIGGER (string "0"))
            (property PIN_TYPE (string "000001"))
            (property LOCATION (string "25,12,1"))
          )
          (instance (rename CUMBEn_obuf "CUMBEn_obuf") 
             (viewRef INTERFACE (cellRef ICE_IO (libraryRef SBT_DESIGN))) 
            (property NEG_TRIGGER (string "0"))
            (property PIN_TYPE (string "011001"))
            (property LOCATION (string "25,1,1"))
          )
          (instance (rename CLK40_OUT_obuf "CLK40_OUT_obuf") 
             (viewRef INTERFACE (cellRef ICE_IO (libraryRef SBT_DESIGN))) 
            (property NEG_TRIGGER (string "0"))
            (property PIN_TYPE (string "011001"))
            (property LOCATION (string "0,10,1"))
          )
          (instance (rename U712_REG_SM.REG_CYCLE_START_RNO "U712_REG_SM.REG_CYCLE_START_RNO") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "0001111100010001"))
            (property LOCATION (string "9,10,2"))
          )
          (instance (rename U712_CHIP_RAM.SDRAM_COUNTER_RNINB8M4_0 "U712_CHIP_RAM.SDRAM_COUNTER_RNINB8M4[0]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property CASCADING (string "TRUE"))
            (property LUT_INIT (string "1111110111111100"))
            (property LOCATION (string "8,5,6"))
          )
          (instance (rename U712_CHIP_RAM.CMA_esr_RNO_1_5 "U712_CHIP_RAM.CMA_esr_RNO_1[5]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "1011000010000000"))
            (property LOCATION (string "9,4,4"))
          )
          (instance (rename U712_BYTE_ENABLE.un1_CUMBEn_i_a3_0_0 "U712_BYTE_ENABLE.un1_CUMBEn_i_a3_0_0") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property CASCADING (string "TRUE"))
            (property LUT_INIT (string "1000100010001000"))
            (property LOCATION (string "11,10,2"))
          )
          (instance (rename DBDIR_obuf "DBDIR_obuf") 
             (viewRef INTERFACE (cellRef ICE_IO (libraryRef SBT_DESIGN))) 
            (property NEG_TRIGGER (string "0"))
            (property PIN_TYPE (string "011001"))
            (property LOCATION (string "7,0,1"))
          )
          (instance (rename WEn_obuf "WEn_obuf") 
             (viewRef INTERFACE (cellRef ICE_IO (libraryRef SBT_DESIGN))) 
            (property NEG_TRIGGER (string "0"))
            (property PIN_TYPE (string "011001"))
            (property LOCATION (string "25,1,0"))
          )
          (instance (rename U712_REG_SM.REG_CYCLE_GO "U712_REG_SM.REG_CYCLE_GO") 
             (viewRef INTERFACE (cellRef SB_DFFSR (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "9,10,0"))
          )
          (instance (rename U712_REG_SM.C3_SYNC_2 "U712_REG_SM.C3_SYNC[2]") 
             (viewRef INTERFACE (cellRef SB_DFFSS (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "7,9,4"))
          )
          (instance (rename U712_CHIP_RAM.SDRAM_COUNTER_RNO_1 "U712_CHIP_RAM.SDRAM_COUNTER_RNO[1]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "0001000101000100"))
            (property LOCATION (string "8,8,1"))
          )
          (instance (rename U712_CHIP_RAM.REFRESH_RNIRILU "U712_CHIP_RAM.REFRESH_RNIRILU") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "0001000100010001"))
            (property LOCATION (string "11,7,5"))
          )
          (instance (rename CLMBEn_obuf "CLMBEn_obuf") 
             (viewRef INTERFACE (cellRef ICE_IO (libraryRef SBT_DESIGN))) 
            (property NEG_TRIGGER (string "0"))
            (property PIN_TYPE (string "011001"))
            (property LOCATION (string "25,2,0"))
          )
          (instance (rename A_ibuf_8 "A_ibuf[8]") 
             (viewRef INTERFACE (cellRef ICE_IO (libraryRef SBT_DESIGN))) 
            (property NEG_TRIGGER (string "0"))
            (property PIN_TYPE (string "000001"))
            (property LOCATION (string "0,11,1"))
          )
          (instance (rename U712_CHIP_RAM.REFRESH_COUNTER_RNO_1 "U712_CHIP_RAM.REFRESH_COUNTER_RNO[1]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "1001100101100110"))
            (property LOCATION (string "12,8,1"))
          )
          (instance (rename U712_CHIP_RAM.CAS_SYNC_1 "U712_CHIP_RAM.CAS_SYNC[1]") 
             (viewRef INTERFACE (cellRef SB_DFFSS (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "11,9,5"))
          )
          (instance (rename A_ibuf_19 "A_ibuf[19]") 
             (viewRef INTERFACE (cellRef ICE_IO (libraryRef SBT_DESIGN))) 
            (property NEG_TRIGGER (string "0"))
            (property PIN_TYPE (string "000001"))
            (property LOCATION (string "0,1,0"))
          )
          (instance (rename U712_CHIP_RAM.SDRAM_COUNTER_cry_c_5 "U712_CHIP_RAM.SDRAM_COUNTER_cry_c[5]") 
             (viewRef INTERFACE (cellRef SB_CARRY (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "8,8,5"))
          )
          (instance (rename U712_CHIP_RAM.SDRAM_COUNTER_RNIVGRT_0_3 "U712_CHIP_RAM.SDRAM_COUNTER_RNIVGRT_0[3]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "1000100010001000"))
            (property LOCATION (string "8,7,5"))
          )
          (instance (rename U712_CHIP_RAM.DMA_ROW_ADDRESS_esr_ctle_9 "U712_CHIP_RAM.DMA_ROW_ADDRESS_esr_ctle[9]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "1111001011110010"))
            (property LOCATION (string "13,7,4"))
          )
          (instance (rename U712_CHIP_RAM.DMA_ROW_ADDRESS_esr_0 "U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[0]") 
             (viewRef INTERFACE (cellRef SB_DFFESR (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "14,3,0"))
          )
          (instance (rename U712_CHIP_RAM.CMA_esr_RNO_1_2 "U712_CHIP_RAM.CMA_esr_RNO_1[2]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "1100101011001010"))
            (property LOCATION (string "10,5,5"))
          )
          (instance (rename U712_CHIP_RAM.CMA_esr_RNO_0_7 "U712_CHIP_RAM.CMA_esr_RNO_0[7]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property CASCADING (string "TRUE"))
            (property LUT_INIT (string "1100110011011000"))
            (property LOCATION (string "13,4,5"))
          )
          (instance (rename U712_CHIP_RAM.CMA_esr_RNO_0 "U712_CHIP_RAM.CMA_esr_RNO[0]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "0000111000000100"))
            (property LOCATION (string "13,2,2"))
          )
          (instance (rename U712_CHIP_RAM.CPU_CYCLE_esr_RNO_1 "U712_CHIP_RAM.CPU_CYCLE_esr_RNO_1") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property CASCADING (string "TRUE"))
            (property LUT_INIT (string "1101110011001100"))
            (property LOCATION (string "7,7,3"))
          )
          (instance (rename REGENn_obuf "REGENn_obuf") 
             (viewRef INTERFACE (cellRef ICE_IO (libraryRef SBT_DESIGN))) 
            (property NEG_TRIGGER (string "0"))
            (property PIN_TYPE (string "011001"))
            (property LOCATION (string "4,21,0"))
          )
          (instance (rename U712_CHIP_RAM.SDRAM_COUNTER_RNIQ3ENG_3 "U712_CHIP_RAM.SDRAM_COUNTER_RNIQ3ENG[3]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property CASCADING (string "TRUE"))
            (property LUT_INIT (string "1111111011101110"))
            (property LOCATION (string "8,6,5"))
          )
          (instance (rename U712_CHIP_RAM.SDRAM_COUNTER_RNIOBA64_0_3 "U712_CHIP_RAM.SDRAM_COUNTER_RNIOBA64_0[3]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property CASCADING (string "TRUE"))
            (property LUT_INIT (string "0000001000000000"))
            (property LOCATION (string "7,7,2"))
          )
          (instance (rename U712_CHIP_RAM.SDRAM_CMD_RNO_1_0 "U712_CHIP_RAM.SDRAM_CMD_RNO_1[0]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "1111111011111010"))
            (property LOCATION (string "7,6,5"))
          )
          (instance (rename U712_CHIP_RAM.REFRESH_COUNTER_cry_c_3 "U712_CHIP_RAM.REFRESH_COUNTER_cry_c[3]") 
             (viewRef INTERFACE (cellRef SB_CARRY (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "12,8,3"))
          )
          (instance (rename U712_CHIP_RAM.DBENn_RNO_0 "U712_CHIP_RAM.DBENn_RNO_0") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "0010001000100010"))
            (property LOCATION (string "8,8,0"))
          )
          (instance (rename U712_CHIP_RAM.DBDIR_RNO "U712_CHIP_RAM.DBDIR_RNO") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "0101110001011100"))
            (property LOCATION (string "11,6,1"))
          )
          (instance (rename CMA_obuf_9 "CMA_obuf[9]") 
             (viewRef INTERFACE (cellRef ICE_IO (libraryRef SBT_DESIGN))) 
            (property NEG_TRIGGER (string "0"))
            (property PIN_TYPE (string "011001"))
            (property LOCATION (string "25,6,0"))
          )
          (instance (rename CLLBEn_obuf "CLLBEn_obuf") 
             (viewRef INTERFACE (cellRef ICE_IO (libraryRef SBT_DESIGN))) 
            (property NEG_TRIGGER (string "0"))
            (property PIN_TYPE (string "011001"))
            (property LOCATION (string "8,0,1"))
          )
          (instance (rename pll "pll") 
             (viewRef INTERFACE (cellRef SB_PLL40_2F_CORE (libraryRef SBT_DESIGN))) 
            (property DIVF (string "01"))
            (property DIVR (string "0"))
            (property ENABLE_ICEGATE_PORTA (string "0"))
            (property FDA_FEEDBACK (string "0000"))
            (property DELAY_ADJUSTMENT_MODE_FEEDBACK (string "FIXED"))
            (property DIVQ (string "3"))
            (property ENABLE_ICEGATE_PORTB (string "0"))
            (property FEEDBACK_PATH (string "DELAY"))
            (property PLLOUT_SELECT_PORTB (string "GENCLK_HALF"))
            (property SHIFTREG_DIV_MODE (string "00"))
            (property DELAY_ADJUSTMENT_MODE_RELATIVE (string "FIXED"))
            (property PLLOUT_SELECT_PORTA (string "GENCLK"))
            (property EXTERNAL_DIVIDE_FACTOR (string "1"))
            (property FDA_RELATIVE (string "0000"))
            (property FILTER_RANGE (string "011"))
            (property TEST_MODE (string "0"))
            (property LOCATION (string "12,0,1"))
          )
          (instance (rename U712_REG_SM.STATE_COUNT_RNO_5 "U712_REG_SM.STATE_COUNT_RNO[5]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "1100110001000000"))
            (property LOCATION (string "9,10,3"))
          )
          (instance (rename U712_REG_SM.STATE_COUNT_RNI20MC2_6 "U712_REG_SM.STATE_COUNT_RNI20MC2[6]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property CASCADING (string "TRUE"))
            (property LUT_INIT (string "1000000000000000"))
            (property LOCATION (string "8,10,6"))
          )
          (instance (rename U712_REG_SM.C1_SYNC_RNI9DCD1_2 "U712_REG_SM.C1_SYNC_RNI9DCD1[2]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property CASCADING (string "TRUE"))
            (property LUT_INIT (string "1111111111111110"))
            (property LOCATION (string "8,10,3"))
          )
          (instance (rename U712_CYCLE_TERM.TACK_EN6 "U712_CYCLE_TERM.TACK_EN6") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "0001000100010001"))
            (property LOCATION (string "9,7,7"))
          )
          (instance (rename U712_CHIP_RAM.SDRAM_COUNTER_cry_c_0 "U712_CHIP_RAM.SDRAM_COUNTER_cry_c[0]") 
             (viewRef INTERFACE (cellRef SB_CARRY (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "8,8,0"))
          )
          (instance (rename U712_CHIP_RAM.SDRAM_COUNTER_RNIHMND1_1 "U712_CHIP_RAM.SDRAM_COUNTER_RNIHMND1[1]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property CASCADING (string "TRUE"))
            (property LUT_INIT (string "1101010111010101"))
            (property LOCATION (string "7,6,4"))
          )
          (instance (rename U712_CHIP_RAM.SDRAM_CMD_3 "U712_CHIP_RAM.SDRAM_CMD[3]") 
             (viewRef INTERFACE (cellRef SB_DFF (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "9,5,3"))
          )
          (instance (rename U712_CHIP_RAM.DMA_ROW_ADDRESS_esr_7 "U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[7]") 
             (viewRef INTERFACE (cellRef SB_DFFESR (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "15,5,0"))
          )
          (instance (rename U712_CHIP_RAM.CMA_esr_RNO_3_1 "U712_CHIP_RAM.CMA_esr_RNO_3[1]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "1100101011001010"))
            (property LOCATION (string "8,4,4"))
          )
          (instance (rename U712_CHIP_RAM.CMA_esr_RNO_0_2 "U712_CHIP_RAM.CMA_esr_RNO_0[2]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "1100110011011000"))
            (property LOCATION (string "11,4,4"))
          )
          (instance (rename DRDENn_obuf "DRDENn_obuf") 
             (viewRef INTERFACE (cellRef ICE_IO (libraryRef SBT_DESIGN))) 
            (property NEG_TRIGGER (string "0"))
            (property PIN_TYPE (string "011001"))
            (property LOCATION (string "24,21,1"))
          )
          (instance (rename U712_CYCLE_TERM.TACK_STATE_4 "U712_CYCLE_TERM.TACK_STATE[4]") 
             (viewRef INTERFACE (cellRef SB_DFFSR (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "11,9,7"))
          )
          (instance (rename U712_CHIP_RAM.SDRAM_COUNTER_RNIOBA64_3 "U712_CHIP_RAM.SDRAM_COUNTER_RNIOBA64[3]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property CASCADING (string "TRUE"))
            (property LUT_INIT (string "0010000000000000"))
            (property LOCATION (string "8,7,1"))
          )
          (instance (rename U712_CHIP_RAM.SDRAM_CONFIGURED_RNIOO5O1 "U712_CHIP_RAM.SDRAM_CONFIGURED_RNIOO5O1") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property CASCADING (string "TRUE"))
            (property LUT_INIT (string "0000001000000010"))
            (property LOCATION (string "8,7,3"))
          )
          (instance (rename U712_CHIP_RAM.CMA_esr_7 "U712_CHIP_RAM.CMA_esr[7]") 
             (viewRef INTERFACE (cellRef SB_DFFESR (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "13,4,6"))
          )
          (instance (rename U712_CHIP_RAM.WRITE_CYCLE_RNO "U712_CHIP_RAM.WRITE_CYCLE_RNO") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "0111010001110100"))
            (property LOCATION (string "7,8,1"))
          )
          (instance (rename CMA_obuf_4 "CMA_obuf[4]") 
             (viewRef INTERFACE (cellRef ICE_IO (libraryRef SBT_DESIGN))) 
            (property NEG_TRIGGER (string "0"))
            (property PIN_TYPE (string "011001"))
            (property LOCATION (string "25,3,1"))
          )
          (instance (rename A_ibuf_13 "A_ibuf[13]") 
             (viewRef INTERFACE (cellRef ICE_IO (libraryRef SBT_DESIGN))) 
            (property NEG_TRIGGER (string "0"))
            (property PIN_TYPE (string "000001"))
            (property LOCATION (string "0,6,0"))
          )
          (instance (rename U712_REG_SM.STATE_COUNT_RNO_0 "U712_REG_SM.STATE_COUNT_RNO[0]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "1011101010111010"))
            (property LOCATION (string "9,10,6"))
          )
          (instance (rename U712_REG_SM.C1_SYNC_RNI9DCD1_0_2 "U712_REG_SM.C1_SYNC_RNI9DCD1_0[2]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property CASCADING (string "TRUE"))
            (property LUT_INIT (string "0111111111111111"))
            (property LOCATION (string "8,9,6"))
          )
          (instance (rename U712_CHIP_RAM.SDRAM_COUNTER_RNIGELS1_2 "U712_CHIP_RAM.SDRAM_COUNTER_RNIGELS1[2]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property CASCADING (string "TRUE"))
            (property LUT_INIT (string "0000000000000010"))
            (property LOCATION (string "8,6,3"))
          )
          (instance (rename U712_CHIP_RAM.SDRAM_COUNTER_RNI63MN7_2 "U712_CHIP_RAM.SDRAM_COUNTER_RNI63MN7[2]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "1110111011111110"))
            (property LOCATION (string "8,5,7"))
          )
          (instance (rename U712_CHIP_RAM.DMA_CYCLE_START_RNICLGI4 "U712_CHIP_RAM.DMA_CYCLE_START_RNICLGI4") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "0010000000000000"))
            (property LOCATION (string "11,7,0"))
          )
          (instance (rename RESETn_ibuf_RNIM9SF "RESETn_ibuf_RNIM9SF") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "0101010101010101"))
            (property LOCATION (string "12,11,0"))
          )
          (instance (rename CMA_obuf_10 "CMA_obuf[10]") 
             (viewRef INTERFACE (cellRef ICE_IO (libraryRef SBT_DESIGN))) 
            (property NEG_TRIGGER (string "0"))
            (property PIN_TYPE (string "011001"))
            (property LOCATION (string "18,0,0"))
          )
          (instance (rename A_ibuf_0 "A_ibuf[0]") 
             (viewRef INTERFACE (cellRef ICE_IO (libraryRef SBT_DESIGN))) 
            (property NEG_TRIGGER (string "0"))
            (property PIN_TYPE (string "000001"))
            (property PULLUP (string "1"))
            (property LOCATION (string "0,15,0"))
          )
          (instance (rename U712_CYCLE_TERM.TACK_STATE_RNO_0 "U712_CYCLE_TERM.TACK_STATE_RNO[0]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "0011001000110000"))
            (property LOCATION (string "10,9,5"))
          )
          (instance (rename U712_CYCLE_TERM.TACK_STATE_3 "U712_CYCLE_TERM.TACK_STATE[3]") 
             (viewRef INTERFACE (cellRef SB_DFFSR (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "11,9,0"))
          )
          (instance (rename U712_CHIP_RAM.SDRAM_COUNTER_4 "U712_CHIP_RAM.SDRAM_COUNTER[4]") 
             (viewRef INTERFACE (cellRef SB_DFFE (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "8,8,4"))
          )
          (instance (rename U712_CHIP_RAM.SDRAM_CMD_RNO_0_3 "U712_CHIP_RAM.SDRAM_CMD_RNO_0[3]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "1010101110101010"))
            (property LOCATION (string "9,6,1"))
          )
          (instance (rename U712_CHIP_RAM.SDRAM_CMD_RNI4VDC_0 "U712_CHIP_RAM.SDRAM_CMD_RNI4VDC[0]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "0001000100010001"))
            (property LOCATION (string "9,5,6"))
          )
          (instance (rename U712_CHIP_RAM.REFRESH_COUNTER_7 "U712_CHIP_RAM.REFRESH_COUNTER[7]") 
             (viewRef INTERFACE (cellRef SB_DFFR (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "12,8,7"))
          )
          (instance (rename U712_CHIP_RAM.DMA_COL_ADDRESS_nesr_2 "U712_CHIP_RAM.DMA_COL_ADDRESS_nesr[2]") 
             (viewRef INTERFACE (cellRef SB_DFFNESR (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "13,5,7"))
          )
          (instance (rename U712_CHIP_RAM.CMA_esr_0 "U712_CHIP_RAM.CMA_esr[0]") 
             (viewRef INTERFACE (cellRef SB_DFFESR (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "13,2,2"))
          )
          (instance (rename DRA_ibuf_5 "DRA_ibuf[5]") 
             (viewRef INTERFACE (cellRef ICE_IO (libraryRef SBT_DESIGN))) 
            (property NEG_TRIGGER (string "0"))
            (property PIN_TYPE (string "000001"))
            (property LOCATION (string "25,13,1"))
          )
          (instance (rename C3_ibuf "C3_ibuf") 
             (viewRef INTERFACE (cellRef ICE_IO (libraryRef SBT_DESIGN))) 
            (property NEG_TRIGGER (string "0"))
            (property PIN_TYPE (string "000001"))
            (property LOCATION (string "3,21,0"))
          )
          (instance (rename U712_REG_SM.STATE_COUNT_2 "U712_REG_SM.STATE_COUNT[2]") 
             (viewRef INTERFACE (cellRef SB_DFFSR (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "9,10,1"))
          )
          (instance (rename U712_REG_SM.C3_SYNC_RNIIDN62_2 "U712_REG_SM.C3_SYNC_RNIIDN62[2]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property CASCADING (string "TRUE"))
            (property LUT_INIT (string "1111111011111110"))
            (property LOCATION (string "9,9,4"))
          )
          (instance (rename U712_CHIP_RAM.CMA_esr_RNO_8 "U712_CHIP_RAM.CMA_esr_RNO[8]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "1011000010000000"))
            (property LOCATION (string "12,4,6"))
          )
          (instance (rename CMA_obuf_3 "CMA_obuf[3]") 
             (viewRef INTERFACE (cellRef ICE_IO (libraryRef SBT_DESIGN))) 
            (property NEG_TRIGGER (string "0"))
            (property PIN_TYPE (string "011001"))
            (property LOCATION (string "25,2,1"))
          )
          (instance (rename U712_CHIP_RAM.SDRAM_COUNTER_RNO_6 "U712_CHIP_RAM.SDRAM_COUNTER_RNO[6]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "0001000101000100"))
            (property LOCATION (string "8,8,6"))
          )
          (instance (rename U712_CHIP_RAM.CLK_EN_ess_RNO "U712_CHIP_RAM.CLK_EN_ess_RNO") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "1111110011111100"))
            (property LOCATION (string "9,6,4"))
          )
          (instance (rename ASn_obuf "ASn_obuf") 
             (viewRef INTERFACE (cellRef ICE_IO (libraryRef SBT_DESIGN))) 
            (property NEG_TRIGGER (string "0"))
            (property PIN_TYPE (string "011001"))
            (property LOCATION (string "22,21,0"))
          )
          (instance (rename U712_REG_SM.C1_SYNC_2 "U712_REG_SM.C1_SYNC[2]") 
             (viewRef INTERFACE (cellRef SB_DFFSS (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "8,10,2"))
          )
          (instance (rename U712_CHIP_RAM.SDRAM_COUNTER_1 "U712_CHIP_RAM.SDRAM_COUNTER[1]") 
             (viewRef INTERFACE (cellRef SB_DFFE (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "8,8,1"))
          )
          (instance (rename U712_CHIP_RAM.REFRESH_COUNTER_RNO_2 "U712_CHIP_RAM.REFRESH_COUNTER_RNO[2]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "1001100101100110"))
            (property LOCATION (string "12,8,2"))
          )
          (instance (rename U712_CHIP_RAM.DMA_CYCLE "U712_CHIP_RAM.DMA_CYCLE") 
             (viewRef INTERFACE (cellRef SB_DFFSR (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "10,7,4"))
          )
          (instance (rename U712_CHIP_RAM.DMA_COL_ADDRESS_nesr_5 "U712_CHIP_RAM.DMA_COL_ADDRESS_nesr[5]") 
             (viewRef INTERFACE (cellRef SB_DFFNESR (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "14,5,3"))
          )
          (instance (rename U712_CHIP_RAM.CMA_esr_RNO_2_5 "U712_CHIP_RAM.CMA_esr_RNO_2[5]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "1011111110001111"))
            (property LOCATION (string "9,4,2"))
          )
          (instance (rename U712_CHIP_RAM.SDRAM_CMD_e_0_RNO_1_1 "U712_CHIP_RAM.SDRAM_CMD_e_0_RNO_1[1]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property CASCADING (string "TRUE"))
            (property LUT_INIT (string "1110111011101110"))
            (property LOCATION (string "8,5,1"))
          )
          (instance (rename U712_CHIP_RAM.CPU_TACK "U712_CHIP_RAM.CPU_TACK") 
             (viewRef INTERFACE (cellRef SB_DFFSR (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "9,7,6"))
          )
          (instance (rename U712_CHIP_RAM.CMA_esr_RNO_5 "U712_CHIP_RAM.CMA_esr_RNO[5]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "1110010011100100"))
            (property LOCATION (string "10,4,7"))
          )
          (instance (rename U712_CHIP_RAM.CMA_esr_RNO_1_7 "U712_CHIP_RAM.CMA_esr_RNO_1[7]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "1010110010101100"))
            (property LOCATION (string "8,4,3"))
          )
          (instance (rename CLKRAM_obuf "CLKRAM_obuf") 
             (viewRef INTERFACE (cellRef ICE_IO (libraryRef SBT_DESIGN))) 
            (property NEG_TRIGGER (string "0"))
            (property PIN_TYPE (string "011001"))
            (property LOCATION (string "2,0,1"))
          )
          (instance (rename U712_REG_SM.C3_SYNC_0 "U712_REG_SM.C3_SYNC[0]") 
             (viewRef INTERFACE (cellRef SB_DFFSS (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "7,9,2"))
          )
          (instance (rename U712_CHIP_RAM.SDRAM_COUNTER_RNO_3 "U712_CHIP_RAM.SDRAM_COUNTER_RNO[3]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "0001000101000100"))
            (property LOCATION (string "8,8,3"))
          )
          (instance (rename U712_CHIP_RAM.DMA_CYCLE_START "U712_CHIP_RAM.DMA_CYCLE_START") 
             (viewRef INTERFACE (cellRef SB_DFFSR (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "11,7,4"))
          )
          (instance (rename CLK40_OUT_obuf_RNO "CLK40_OUT_obuf_RNO") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "0101010101010101"))
            (property LOCATION (string "1,9,5"))
          )
          (instance (rename C1_ibuf_RNIPA2A "C1_ibuf_RNIPA2A") 
             (viewRef INTERFACE (cellRef ICE_GB (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "0,11,0"))
          )
          (instance (rename BANK0_obuf "BANK0_obuf") 
             (viewRef INTERFACE (cellRef ICE_IO (libraryRef SBT_DESIGN))) 
            (property NEG_TRIGGER (string "0"))
            (property PIN_TYPE (string "011001"))
            (property LOCATION (string "13,0,0"))
          )
          (instance (rename U712_CHIP_RAM.REFRESH_COUNTER_cry_c_6 "U712_CHIP_RAM.REFRESH_COUNTER_cry_c[6]") 
             (viewRef INTERFACE (cellRef SB_CARRY (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "12,8,6"))
          )
          (instance (rename U712_CHIP_RAM.REFRESH_COUNTER_RNO_7 "U712_CHIP_RAM.REFRESH_COUNTER_RNO[7]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "0101010110101010"))
            (property LOCATION (string "12,8,7"))
          )
          (instance (rename U712_BUFFERS.un1_DRDENn_0_a2_0_a3 "U712_BUFFERS.un1_DRDENn_0_a2_0_a3") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "0001000100010001"))
            (property LOCATION (string "10,15,7"))
          )
          (instance (rename SIZ_ibuf_1 "SIZ_ibuf[1]") 
             (viewRef INTERFACE (cellRef ICE_IO (libraryRef SBT_DESIGN))) 
            (property NEG_TRIGGER (string "0"))
            (property PIN_TYPE (string "000001"))
            (property LOCATION (string "0,20,1"))
          )
          (instance (rename RASn_obuf "RASn_obuf") 
             (viewRef INTERFACE (cellRef ICE_IO (libraryRef SBT_DESIGN))) 
            (property NEG_TRIGGER (string "0"))
            (property PIN_TYPE (string "011001"))
            (property LOCATION (string "19,0,0"))
          )
          (instance (rename U712_REG_SM.STATE_COUNT_RNITQLC2_1 "U712_REG_SM.STATE_COUNT_RNITQLC2[1]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property CASCADING (string "TRUE"))
            (property LUT_INIT (string "1011111111111111"))
            (property LOCATION (string "9,9,2"))
          )
          (instance (rename U712_CYCLE_TERM.TACK_EN_i_ess_RNO_0 "U712_CYCLE_TERM.TACK_EN_i_ess_RNO_0") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "1111110011111100"))
            (property LOCATION (string "8,9,1"))
          )
          (instance (rename U712_CHIP_RAM.SDRAM_COUNTER_RNI74LA2_0 "U712_CHIP_RAM.SDRAM_COUNTER_RNI74LA2[0]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "0100010001000100"))
            (property LOCATION (string "9,7,2"))
          )
          (instance (rename U712_CHIP_RAM.DMA_ROW_ADDRESS_esr_2 "U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[2]") 
             (viewRef INTERFACE (cellRef SB_DFFESR (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "14,3,5"))
          )
          (instance (rename U712_CHIP_RAM.CRCSn "U712_CHIP_RAM.CRCSn") 
             (viewRef INTERFACE (cellRef SB_DFFSS (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "13,1,7"))
          )
          (instance (rename U712_CHIP_RAM.CMA_esr_RNO_2 "U712_CHIP_RAM.CMA_esr_RNO[2]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "0000111000000100"))
            (property LOCATION (string "11,3,6"))
          )
          (instance (rename U712_CHIP_RAM.CMA_esr_RNO_0_1 "U712_CHIP_RAM.CMA_esr_RNO_0[1]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "1100110011011000"))
            (property LOCATION (string "9,4,5"))
          )
          (instance (rename CLK40_IN_ibuf "CLK40_IN_ibuf") 
             (viewRef INTERFACE (cellRef ICE_IO (libraryRef SBT_DESIGN))) 
            (property NEG_TRIGGER (string "0"))
            (property PIN_TYPE (string "000001"))
            (property LOCATION (string "0,11,0"))
          )
          (instance (rename U712_REG_SM.DS_EN "U712_REG_SM.DS_EN") 
             (viewRef INTERFACE (cellRef SB_DFFSR (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "9,9,5"))
          )
          (instance (rename U712_CYCLE_TERM.TACK_STATE_RNO_0_0 "U712_CYCLE_TERM.TACK_STATE_RNO_0[0]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "0001000100010001"))
            (property LOCATION (string "11,10,1"))
          )
          (instance (rename U712_CHIP_RAM.DMA_CYCLE_RNO "U712_CHIP_RAM.DMA_CYCLE_RNO") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "1101110011011100"))
            (property LOCATION (string "10,7,4"))
          )
          (instance (rename U712_CHIP_RAM.CPU_TACK_RNO_4 "U712_CHIP_RAM.CPU_TACK_RNO_4") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "1100100011001000"))
            (property LOCATION (string "9,7,3"))
          )
          (instance (rename U712_CHIP_RAM.CMA_esr_8 "U712_CHIP_RAM.CMA_esr[8]") 
             (viewRef INTERFACE (cellRef SB_DFFESR (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "12,4,6"))
          )
          (instance (rename U712_CHIP_RAM.SDRAM_CONFIGURED "U712_CHIP_RAM.SDRAM_CONFIGURED") 
             (viewRef INTERFACE (cellRef SB_DFFSR (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "7,5,5"))
          )
          (instance (rename U712_CHIP_RAM.REFRESH_COUNTER_cry_c_1 "U712_CHIP_RAM.REFRESH_COUNTER_cry_c[1]") 
             (viewRef INTERFACE (cellRef SB_CARRY (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "12,8,1"))
          )
          (instance (rename U712_CHIP_RAM.CLK_EN_ess_RNO_1 "U712_CHIP_RAM.CLK_EN_ess_RNO_1") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "0000000000000001"))
            (property LOCATION (string "8,7,6"))
          )
          (instance (rename LDSn_obuf "LDSn_obuf") 
             (viewRef INTERFACE (cellRef ICE_IO (libraryRef SBT_DESIGN))) 
            (property NEG_TRIGGER (string "0"))
            (property PIN_TYPE (string "011001"))
            (property LOCATION (string "21,21,1"))
          )
          (instance (rename A_ibuf_10 "A_ibuf[10]") 
             (viewRef INTERFACE (cellRef ICE_IO (libraryRef SBT_DESIGN))) 
            (property NEG_TRIGGER (string "0"))
            (property PIN_TYPE (string "000001"))
            (property LOCATION (string "0,7,1"))
          )
          (instance (rename U712_REG_SM.STATE_COUNT_RNO_3 "U712_REG_SM.STATE_COUNT_RNO[3]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "0010101000100000"))
            (property LOCATION (string "9,9,7"))
          )
          (instance (rename U712_CYCLE_TERM.TACK_EN_i_ess "U712_CYCLE_TERM.TACK_EN_i_ess") 
             (viewRef INTERFACE (cellRef SB_DFFESS (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "8,9,2"))
          )
          (instance (rename U712_CHIP_RAM.SDRAM_COUNTER_cry_c_2 "U712_CHIP_RAM.SDRAM_COUNTER_cry_c[2]") 
             (viewRef INTERFACE (cellRef SB_CARRY (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "8,8,2"))
          )
          (instance (rename U712_CHIP_RAM.DMA_ROW_ADDRESS_esr_9 "U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[9]") 
             (viewRef INTERFACE (cellRef SB_DFFESR (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "13,6,3"))
          )
          (instance (rename A_ibuf_3 "A_ibuf[3]") 
             (viewRef INTERFACE (cellRef ICE_IO (libraryRef SBT_DESIGN))) 
            (property NEG_TRIGGER (string "0"))
            (property PIN_TYPE (string "000001"))
            (property LOCATION (string "0,17,1"))
          )
          (instance (rename U712_REG_SM.C3_SYNC_RNIBM0G2_2 "U712_REG_SM.C3_SYNC_RNIBM0G2[2]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "1111011111110111"))
            (property LOCATION (string "9,8,6"))
          )
          (instance (rename U712_CHIP_RAM.REFRESH_COUNTER_4 "U712_CHIP_RAM.REFRESH_COUNTER[4]") 
             (viewRef INTERFACE (cellRef SB_DFFR (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "12,8,4"))
          )
          (instance (rename U712_CHIP_RAM.CPU_TACK_RNO_1 "U712_CHIP_RAM.CPU_TACK_RNO_1") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "1110001011100010"))
            (property LOCATION (string "7,8,7"))
          )
          (instance (rename U712_CHIP_RAM.CMA_esr_5 "U712_CHIP_RAM.CMA_esr[5]") 
             (viewRef INTERFACE (cellRef SB_DFFESR (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "10,4,7"))
          )
          (instance (rename U712_BYTE_ENABLE.N_150_i "U712_BYTE_ENABLE.N_150_i") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "0000001000000011"))
            (property LOCATION (string "11,10,5"))
          )
          (instance (rename RESETn_ibuf "RESETn_ibuf") 
             (viewRef INTERFACE (cellRef ICE_IO (libraryRef SBT_DESIGN))) 
            (property NEG_TRIGGER (string "0"))
            (property PIN_TYPE (string "000001"))
            (property LOCATION (string "25,11,0"))
          )
          (instance (rename DRA_ibuf_8 "DRA_ibuf[8]") 
             (viewRef INTERFACE (cellRef ICE_IO (libraryRef SBT_DESIGN))) 
            (property NEG_TRIGGER (string "0"))
            (property PIN_TYPE (string "000001"))
            (property LOCATION (string "25,9,1"))
          )
          (instance (rename U712_REG_SM.STATE_COUNT_1 "U712_REG_SM.STATE_COUNT[1]") 
             (viewRef INTERFACE (cellRef SB_DFFSR (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "9,9,1"))
          )
          (instance (rename U712_REG_SM.REGENn_1 "U712_REG_SM.REGENn_1") 
             (viewRef INTERFACE (cellRef SB_DFFSS (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "9,9,3"))
          )
          (instance (rename U712_REG_SM.C3_SYNC_RNIIDN62_1_2 "U712_REG_SM.C3_SYNC_RNIIDN62_1[2]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "1011111110111111"))
            (property LOCATION (string "8,9,7"))
          )
          (instance (rename U712_CHIP_RAM.REFRESH_RNO_1 "U712_CHIP_RAM.REFRESH_RNO_1") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "0001000100010001"))
            (property LOCATION (string "11,8,1"))
          )
          (instance (rename CMA_obuf_6 "CMA_obuf[6]") 
             (viewRef INTERFACE (cellRef ICE_IO (libraryRef SBT_DESIGN))) 
            (property NEG_TRIGGER (string "0"))
            (property PIN_TYPE (string "011001"))
            (property LOCATION (string "25,4,1"))
          )
          (instance (rename A_ibuf_15 "A_ibuf[15]") 
             (viewRef INTERFACE (cellRef ICE_IO (libraryRef SBT_DESIGN))) 
            (property NEG_TRIGGER (string "0"))
            (property PIN_TYPE (string "000001"))
            (property LOCATION (string "0,3,0"))
          )
          (instance (rename U712_CHIP_RAM.SDRAM_COUNTER_RNIQTMR1_1 "U712_CHIP_RAM.SDRAM_COUNTER_RNIQTMR1[1]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property CASCADING (string "TRUE"))
            (property LUT_INIT (string "1000000010000000"))
            (property LOCATION (string "9,6,2"))
          )
          (instance (rename A_ibuf_6 "A_ibuf[6]") 
             (viewRef INTERFACE (cellRef ICE_IO (libraryRef SBT_DESIGN))) 
            (property NEG_TRIGGER (string "0"))
            (property PIN_TYPE (string "000001"))
            (property LOCATION (string "0,12,1"))
          )
          (instance (rename U712_REG_SM.REG_CYCLE_START "U712_REG_SM.REG_CYCLE_START") 
             (viewRef INTERFACE (cellRef SB_DFFSR (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "9,10,2"))
          )
          (instance (rename U712_CHIP_RAM.SDRAM_COUNTER_2 "U712_CHIP_RAM.SDRAM_COUNTER[2]") 
             (viewRef INTERFACE (cellRef SB_DFFE (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "8,7,0"))
          )
          (instance (rename U712_CHIP_RAM.SDRAM_CONFIGURED_RNINL0R5 "U712_CHIP_RAM.SDRAM_CONFIGURED_RNINL0R5") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "1111010000000000"))
            (property LOCATION (string "8,7,4"))
          )
          (instance (rename U712_CHIP_RAM.REFRESH_SYNC_RNO_0 "U712_CHIP_RAM.REFRESH_SYNC_RNO[0]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "0001000100010001"))
            (property LOCATION (string "10,8,3"))
          )
          (instance (rename U712_CHIP_RAM.REFRESH_SYNC_0 "U712_CHIP_RAM.REFRESH_SYNC[0]") 
             (viewRef INTERFACE (cellRef SB_DFFSR (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "10,8,3"))
          )
          (instance (rename U712_CHIP_RAM.REFRESH_COUNTER_1 "U712_CHIP_RAM.REFRESH_COUNTER[1]") 
             (viewRef INTERFACE (cellRef SB_DFFR (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "12,8,1"))
          )
          (instance (rename U712_CHIP_RAM.DMA_COL_ADDRESS_nesr_0 "U712_CHIP_RAM.DMA_COL_ADDRESS_nesr[0]") 
             (viewRef INTERFACE (cellRef SB_DFFNESR (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "13,5,1"))
          )
          (instance (rename DRA_ibuf_7 "DRA_ibuf[7]") 
             (viewRef INTERFACE (cellRef ICE_IO (libraryRef SBT_DESIGN))) 
            (property NEG_TRIGGER (string "0"))
            (property PIN_TYPE (string "000001"))
            (property LOCATION (string "25,10,0"))
          )
          (instance (rename U712_REG_SM.DS_EN_RNO "U712_REG_SM.DS_EN_RNO") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "0000101100001010"))
            (property LOCATION (string "9,9,5"))
          )
          (instance (rename U712_CHIP_RAM.DMA_CYCLE_START_RNO_0 "U712_CHIP_RAM.DMA_CYCLE_START_RNO_0") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "0100010001000100"))
            (property LOCATION (string "11,8,3"))
          )
          (instance (rename U712_CHIP_RAM.CMA_esr_RNO_1_4 "U712_CHIP_RAM.CMA_esr_RNO_1[4]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property CASCADING (string "TRUE"))
            (property LUT_INIT (string "1100101011001010"))
            (property LOCATION (string "10,5,1"))
          )
          (instance (rename U712_BYTE_ENABLE.N_148_i "U712_BYTE_ENABLE.N_148_i") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "0000001000000011"))
            (property LOCATION (string "11,10,0"))
          )
          (instance (rename U712_CHIP_RAM.WRITE_CYCLE_RNILL8G1 "U712_CHIP_RAM.WRITE_CYCLE_RNILL8G1") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "1010001110101111"))
            (property LOCATION (string "7,6,0"))
          )
          (instance (rename U712_CHIP_RAM.SDRAM_COUNTER_RNO_0 "U712_CHIP_RAM.SDRAM_COUNTER_RNO[0]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "1101010110000000"))
            (property LOCATION (string "8,7,7"))
          )
          (instance (rename A_ibuf_9 "A_ibuf[9]") 
             (viewRef INTERFACE (cellRef ICE_IO (libraryRef SBT_DESIGN))) 
            (property NEG_TRIGGER (string "0"))
            (property PIN_TYPE (string "000001"))
            (property LOCATION (string "0,10,0"))
          )
          (instance (rename U712_CHIP_RAM.SDRAM_CMD_RNO_3 "U712_CHIP_RAM.SDRAM_CMD_RNO[3]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "1100111111001010"))
            (property LOCATION (string "9,5,3"))
          )
          (instance (rename U712_CHIP_RAM.REFRESH_COUNTER_RNO_0 "U712_CHIP_RAM.REFRESH_COUNTER_RNO[0]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "1001100101100110"))
            (property LOCATION (string "12,8,0"))
          )
          (instance (rename U712_CHIP_RAM.CAS_SYNC_2 "U712_CHIP_RAM.CAS_SYNC[2]") 
             (viewRef INTERFACE (cellRef SB_DFFSS (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "11,9,6"))
          )
          (instance (rename DRA_ibuf_2 "DRA_ibuf[2]") 
             (viewRef INTERFACE (cellRef ICE_IO (libraryRef SBT_DESIGN))) 
            (property NEG_TRIGGER (string "0"))
            (property PIN_TYPE (string "000001"))
            (property LOCATION (string "25,15,1"))
          )
          (instance (rename CLK_EN_obuf "CLK_EN_obuf") 
             (viewRef INTERFACE (cellRef ICE_IO (libraryRef SBT_DESIGN))) 
            (property NEG_TRIGGER (string "0"))
            (property PIN_TYPE (string "011001"))
            (property LOCATION (string "25,6,1"))
          )
          (instance (rename A_ibuf_18 "A_ibuf[18]") 
             (viewRef INTERFACE (cellRef ICE_IO (libraryRef SBT_DESIGN))) 
            (property NEG_TRIGGER (string "0"))
            (property PIN_TYPE (string "000001"))
            (property LOCATION (string "0,1,1"))
          )
          (instance (rename U712_CHIP_RAM.DMA_ROW_ADDRESS_esr_1 "U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[1]") 
             (viewRef INTERFACE (cellRef SB_DFFESR (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "13,3,6"))
          )
          (instance (rename U712_CHIP_RAM.DMA_A1_nesr_ctle "U712_CHIP_RAM.DMA_A1_nesr_ctle") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "1111001011110010"))
            (property LOCATION (string "13,8,1"))
          )
          (instance (rename U712_CHIP_RAM.CMA_esr_RNO_7 "U712_CHIP_RAM.CMA_esr_RNO[7]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "0000111000000100"))
            (property LOCATION (string "13,4,6"))
          )
          (instance (rename U712_CHIP_RAM.CMA_esr_RNO_0_4 "U712_CHIP_RAM.CMA_esr_RNO_0[4]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "1100110011011000"))
            (property LOCATION (string "10,5,2"))
          )
          (instance (rename RAMSPACEn_ibuf "RAMSPACEn_ibuf") 
             (viewRef INTERFACE (cellRef ICE_IO (libraryRef SBT_DESIGN))) 
            (property NEG_TRIGGER (string "0"))
            (property PIN_TYPE (string "000001"))
            (property LOCATION (string "9,21,1"))
          )
          (instance (rename U712_CHIP_RAM.SDRAM_CMD_e_0_RNO_0_1 "U712_CHIP_RAM.SDRAM_CMD_e_0_RNO_0[1]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "0000000010110000"))
            (property LOCATION (string "9,5,7"))
          )
          (instance (rename U712_CHIP_RAM.REFRESH_COUNTER_cry_c_4 "U712_CHIP_RAM.REFRESH_COUNTER_cry_c[4]") 
             (viewRef INTERFACE (cellRef SB_CARRY (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "12,8,4"))
          )
          (instance (rename U712_CHIP_RAM.SDRAM_CONFIGURED_RNIVSQ24 "U712_CHIP_RAM.SDRAM_CONFIGURED_RNIVSQ24") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "0000100000001000"))
            (property LOCATION (string "7,7,7"))
          )
          (instance (rename TSn_ibuf "TSn_ibuf") 
             (viewRef INTERFACE (cellRef ICE_IO (libraryRef SBT_DESIGN))) 
            (property NEG_TRIGGER (string "0"))
            (property PIN_TYPE (string "000001"))
            (property LOCATION (string "6,21,1"))
          )
          (instance (rename U712_CHIP_RAM.SDRAM_COUNTER_RNI4CEN3_3 "U712_CHIP_RAM.SDRAM_COUNTER_RNI4CEN3[3]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "0010001000100010"))
            (property LOCATION (string "8,6,0"))
          )
          (instance (rename U712_CHIP_RAM.CMA_esr_6 "U712_CHIP_RAM.CMA_esr[6]") 
             (viewRef INTERFACE (cellRef SB_DFFESR (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "12,4,0"))
          )
          (instance (rename U712_BUFFERS.un1_VBENn_0_a2_0_a3 "U712_BUFFERS.un1_VBENn_0_a2_0_a3") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "0001000100010001"))
            (property LOCATION (string "8,3,7"))
          )
          (instance (rename CASLn_ibuf "CASLn_ibuf") 
             (viewRef INTERFACE (cellRef ICE_IO (libraryRef SBT_DESIGN))) 
            (property NEG_TRIGGER (string "0"))
            (property PIN_TYPE (string "000001"))
            (property LOCATION (string "25,19,0"))
          )
          (instance (rename U712_BYTE_ENABLE.un1_CLLBEn_i_a3 "U712_BYTE_ENABLE.un1_CLLBEn_i_a3") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "1100000010000000"))
            (property LOCATION (string "10,10,3"))
          )
          (instance (rename A_ibuf_12 "A_ibuf[12]") 
             (viewRef INTERFACE (cellRef ICE_IO (libraryRef SBT_DESIGN))) 
            (property NEG_TRIGGER (string "0"))
            (property PIN_TYPE (string "000001"))
            (property LOCATION (string "0,6,1"))
          )
          (instance (rename U712_REG_SM.STATE_COUNT_RNO_1 "U712_REG_SM.STATE_COUNT_RNO[1]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "1100100010001000"))
            (property LOCATION (string "9,9,1"))
          )
          (instance (rename U712_CHIP_RAM.SDRAM_CMD_e_0_1 "U712_CHIP_RAM.SDRAM_CMD_e_0[1]") 
             (viewRef INTERFACE (cellRef SB_DFFE (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "8,5,2"))
          )
          (instance (rename U712_CHIP_RAM.REFRESH_RNO "U712_CHIP_RAM.REFRESH_RNO") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "1111111101110011"))
            (property LOCATION (string "10,8,7"))
          )
          (instance (rename U712_CHIP_RAM.CMA_esr_RNO_3_5 "U712_CHIP_RAM.CMA_esr_RNO_3[5]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property CASCADING (string "TRUE"))
            (property LUT_INIT (string "1011100010111000"))
            (property LOCATION (string "10,5,6"))
          )
          (instance (rename U712_REG_SM.REG_TACK_RNO "U712_REG_SM.REG_TACK_RNO") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "1111000011011100"))
            (property LOCATION (string "10,7,7"))
          )
          (instance (rename U712_CYCLE_TERM.TACK_STATE_RNO_1 "U712_CYCLE_TERM.TACK_STATE_RNO[1]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "1111101000110000"))
            (property LOCATION (string "10,9,3"))
          )
          (instance (rename U712_CHIP_RAM.SDRAM_COUNTER_7 "U712_CHIP_RAM.SDRAM_COUNTER[7]") 
             (viewRef INTERFACE (cellRef SB_DFFE (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "8,8,7"))
          )
          (instance (rename U712_CHIP_RAM.SDRAM_CMD_RNO_0_0 "U712_CHIP_RAM.SDRAM_CMD_RNO_0[0]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "1100101011001010"))
            (property LOCATION (string "7,8,5"))
          )
          (instance (rename U712_CHIP_RAM.REFRESH_COUNTER_6 "U712_CHIP_RAM.REFRESH_COUNTER[6]") 
             (viewRef INTERFACE (cellRef SB_DFFR (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "12,8,6"))
          )
          (instance (rename U712_CHIP_RAM.DMA_COL_ADDRESS_nesr_3 "U712_CHIP_RAM.DMA_COL_ADDRESS_nesr[3]") 
             (viewRef INTERFACE (cellRef SB_DFFNESR (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "14,4,5"))
          )
          (instance (rename CRCSn_obuf "CRCSn_obuf") 
             (viewRef INTERFACE (cellRef ICE_IO (libraryRef SBT_DESIGN))) 
            (property NEG_TRIGGER (string "0"))
            (property PIN_TYPE (string "011001"))
            (property LOCATION (string "18,0,1"))
          )
          (instance (rename U712_REG_SM.STATE_COUNT_3 "U712_REG_SM.STATE_COUNT[3]") 
             (viewRef INTERFACE (cellRef SB_DFFSR (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "9,9,7"))
          )
          (instance (rename U712_CYCLE_TERM.TACK_OUTn_RNO "U712_CYCLE_TERM.TACK_OUTn_RNO") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "1111111110001100"))
            (property LOCATION (string "10,9,4"))
          )
          (instance (rename U712_CHIP_RAM.SDRAM_COUNTER_RNIQ4PC1_2 "U712_CHIP_RAM.SDRAM_COUNTER_RNIQ4PC1[2]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property CASCADING (string "TRUE"))
            (property LUT_INIT (string "0001111100011111"))
            (property LOCATION (string "7,8,6"))
          )
          (instance (rename U712_CHIP_RAM.CLK_EN_ess "U712_CHIP_RAM.CLK_EN_ess") 
             (viewRef INTERFACE (cellRef SB_DFFESS (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "10,6,0"))
          )
          (instance (rename DBRn_ibuf "DBRn_ibuf") 
             (viewRef INTERFACE (cellRef ICE_IO (libraryRef SBT_DESIGN))) 
            (property NEG_TRIGGER (string "0"))
            (property PIN_TYPE (string "000001"))
            (property LOCATION (string "5,21,1"))
          )
          (instance (rename CMA_obuf_0 "CMA_obuf[0]") 
             (viewRef INTERFACE (cellRef ICE_IO (libraryRef SBT_DESIGN))) 
            (property NEG_TRIGGER (string "0"))
            (property PIN_TYPE (string "011001"))
            (property LOCATION (string "17,0,1"))
          )
          (instance (rename U712_CHIP_RAM.SDRAM_COUNTER_RNO_5 "U712_CHIP_RAM.SDRAM_COUNTER_RNO[5]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "0001000101000100"))
            (property LOCATION (string "8,8,5"))
          )
          (instance (rename A_ibuf_4 "A_ibuf[4]") 
             (viewRef INTERFACE (cellRef ICE_IO (libraryRef SBT_DESIGN))) 
            (property NEG_TRIGGER (string "0"))
            (property PIN_TYPE (string "000001"))
            (property LOCATION (string "0,13,1"))
          )
          (instance (rename U712_REG_SM.C1_SYNC_1 "U712_REG_SM.C1_SYNC[1]") 
             (viewRef INTERFACE (cellRef SB_DFFSS (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "8,10,1"))
          )
          (instance (rename U712_CHIP_RAM.SDRAM_CMD_RNI9CFE_0 "U712_CHIP_RAM.SDRAM_CMD_RNI9CFE[0]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "1010100010101000"))
            (property LOCATION (string "9,5,5"))
          )
          (instance (rename GND "GND") 
             (viewRef INTERFACE (cellRef GND (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "-1,-1,-1"))
          )
          (instance (rename CASUn_ibuf "CASUn_ibuf") 
             (viewRef INTERFACE (cellRef ICE_IO (libraryRef SBT_DESIGN))) 
            (property NEG_TRIGGER (string "0"))
            (property PIN_TYPE (string "000001"))
            (property LOCATION (string "25,18,1"))
          )
          (instance (rename VBENn_obuf "VBENn_obuf") 
             (viewRef INTERFACE (cellRef ICE_IO (libraryRef SBT_DESIGN))) 
            (property NEG_TRIGGER (string "0"))
            (property PIN_TYPE (string "011001"))
            (property LOCATION (string "8,0,0"))
          )
          (instance (rename U712_CHIP_RAM.CMA_esr_RNO_4 "U712_CHIP_RAM.CMA_esr_RNO[4]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "0000111000000100"))
            (property LOCATION (string "13,4,2"))
          )
          (instance (rename U712_BYTE_ENABLE.un1_UDSn_i_0 "U712_BYTE_ENABLE.un1_UDSn_i_0") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "1011001110110011"))
            (property LOCATION (string "10,17,7"))
          )
          (instance (rename U712_CHIP_RAM.WEn "U712_CHIP_RAM.WEn") 
             (viewRef INTERFACE (cellRef SB_DFFSS (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "12,2,5"))
          )
          (instance (rename U712_CHIP_RAM.CAS_SYNC_0 "U712_CHIP_RAM.CAS_SYNC[0]") 
             (viewRef INTERFACE (cellRef SB_DFFSS (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "11,11,4"))
          )
          (instance (rename SIZ_ibuf_0 "SIZ_ibuf[0]") 
             (viewRef INTERFACE (cellRef ICE_IO (libraryRef SBT_DESIGN))) 
            (property NEG_TRIGGER (string "0"))
            (property PIN_TYPE (string "000001"))
            (property LOCATION (string "0,20,0"))
          )
          (instance (rename U712_REG_SM.REGENn_1_RNO "U712_REG_SM.REGENn_1_RNO") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "1111100011111000"))
            (property LOCATION (string "9,9,3"))
          )
          (instance (rename U712_CYCLE_TERM.TACK_EN_i_ess_RNO_1 "U712_CYCLE_TERM.TACK_EN_i_ess_RNO_1") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property CASCADING (string "TRUE"))
            (property LUT_INIT (string "1111111100100000"))
            (property LOCATION (string "8,9,0"))
          )
          (instance (rename U712_CHIP_RAM.SDRAM_COUNTER_RNO_0_2 "U712_CHIP_RAM.SDRAM_COUNTER_RNO_0[2]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "1001100101100110"))
            (property LOCATION (string "8,8,2"))
          )
          (instance (rename U712_CHIP_RAM.SDRAM_CMD_RNITDMK_0_3 "U712_CHIP_RAM.SDRAM_CMD_RNITDMK_0[3]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "0000000000000010"))
            (property LOCATION (string "12,5,2"))
          )
          (instance (rename U712_CHIP_RAM.CPU_CYCLE_esr "U712_CHIP_RAM.CPU_CYCLE_esr") 
             (viewRef INTERFACE (cellRef SB_DFFESR (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "7,7,0"))
          )
          (instance (rename U712_CHIP_RAM.CMA_esr_RNO_1_3 "U712_CHIP_RAM.CMA_esr_RNO_1[3]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property CASCADING (string "TRUE"))
            (property LUT_INIT (string "1100101011001010"))
            (property LOCATION (string "8,4,0"))
          )
          (instance (rename U712_REG_SM.C3_SYNC_RNIIDN62_0_2 "U712_REG_SM.C3_SYNC_RNIIDN62_0[2]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "1111111011111110"))
            (property LOCATION (string "8,10,4"))
          )
          (instance (rename U712_CHIP_RAM.WRITE_CYCLE_RNO_0 "U712_CHIP_RAM.WRITE_CYCLE_RNO_0") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "1010110010101100"))
            (property LOCATION (string "7,10,7"))
          )
          (instance (rename U712_CHIP_RAM.CLK_EN_ess_RNO_0 "U712_CHIP_RAM.CLK_EN_ess_RNO_0") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property CASCADING (string "TRUE"))
            (property LUT_INIT (string "0101010001010000"))
            (property LOCATION (string "9,6,3"))
          )
          (instance (rename U712_REG_SM.STATE_COUNT_RNO_4 "U712_REG_SM.STATE_COUNT_RNO[4]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "1010101000110000"))
            (property LOCATION (string "10,8,1"))
          )
          (instance (rename U712_CHIP_RAM.SDRAM_COUNTER_cry_c_3 "U712_CHIP_RAM.SDRAM_COUNTER_cry_c[3]") 
             (viewRef INTERFACE (cellRef SB_CARRY (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "8,8,3"))
          )
          (instance (rename U712_CHIP_RAM.SDRAM_CMD_0 "U712_CHIP_RAM.SDRAM_CMD[0]") 
             (viewRef INTERFACE (cellRef SB_DFF (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "8,6,7"))
          )
          (instance (rename U712_CHIP_RAM.DMA_ROW_ADDRESS_esr_6 "U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[6]") 
             (viewRef INTERFACE (cellRef SB_DFFESR (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "15,5,6"))
          )
          (instance (rename REGSPACEn_ibuf "REGSPACEn_ibuf") 
             (viewRef INTERFACE (cellRef ICE_IO (libraryRef SBT_DESIGN))) 
            (property NEG_TRIGGER (string "0"))
            (property PIN_TYPE (string "000001"))
            (property LOCATION (string "4,0,1"))
          )
          (instance (rename U712_CHIP_RAM.SDRAM_CONFIGURED_RNILCLN6 "U712_CHIP_RAM.SDRAM_CONFIGURED_RNILCLN6") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "0111111111111111"))
            (property LOCATION (string "7,8,3"))
          )
          (instance (rename DRA_ibuf_9 "DRA_ibuf[9]") 
             (viewRef INTERFACE (cellRef ICE_IO (libraryRef SBT_DESIGN))) 
            (property NEG_TRIGGER (string "0"))
            (property PIN_TYPE (string "000001"))
            (property LOCATION (string "25,19,1"))
          )
          (instance (rename U712_REG_SM.STATE_COUNT_6 "U712_REG_SM.STATE_COUNT[6]") 
             (viewRef INTERFACE (cellRef SB_DFFSR (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "8,10,7"))
          )
          (instance (rename U712_CHIP_RAM.RASn "U712_CHIP_RAM.RASn") 
             (viewRef INTERFACE (cellRef SB_DFFSS (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "13,1,0"))
          )
          (instance (rename U712_CHIP_RAM.DMA_CYCLE_START_RNO "U712_CHIP_RAM.DMA_CYCLE_START_RNO") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "1101110001010000"))
            (property LOCATION (string "11,7,4"))
          )
          (instance (rename CMA_obuf_7 "CMA_obuf[7]") 
             (viewRef INTERFACE (cellRef ICE_IO (libraryRef SBT_DESIGN))) 
            (property NEG_TRIGGER (string "0"))
            (property PIN_TYPE (string "011001"))
            (property LOCATION (string "25,5,0"))
          )
          (instance (rename U712_CHIP_RAM.CPU_CYCLE_START "U712_CHIP_RAM.CPU_CYCLE_START") 
             (viewRef INTERFACE (cellRef SB_DFFSR (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "9,8,4"))
          )
          (instance (rename U712_BYTE_ENABLE.un1_CLLBEn_i_a3_0_0 "U712_BYTE_ENABLE.un1_CLLBEn_i_a3_0_0") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property CASCADING (string "TRUE"))
            (property LUT_INIT (string "0100010001000100"))
            (property LOCATION (string "11,10,4"))
          )
          (instance (rename A_ibuf_7 "A_ibuf[7]") 
             (viewRef INTERFACE (cellRef ICE_IO (libraryRef SBT_DESIGN))) 
            (property NEG_TRIGGER (string "0"))
            (property PIN_TYPE (string "000001"))
            (property LOCATION (string "0,12,0"))
          )
          (instance (rename U712_CYCLE_TERM.TACK_STATE_2 "U712_CYCLE_TERM.TACK_STATE[2]") 
             (viewRef INTERFACE (cellRef SB_DFFSR (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "11,9,2"))
          )
          (instance (rename U712_CHIP_RAM.SDRAM_COUNTER_RNIVGRT_3 "U712_CHIP_RAM.SDRAM_COUNTER_RNIVGRT[3]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property CASCADING (string "TRUE"))
            (property LUT_INIT (string "1110111011101110"))
            (property LOCATION (string "8,5,5"))
          )
          (instance (rename U712_CHIP_RAM.REFRESH_SYNC_1 "U712_CHIP_RAM.REFRESH_SYNC[1]") 
             (viewRef INTERFACE (cellRef SB_DFFSR (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "10,8,0"))
          )
          (instance (rename U712_CHIP_RAM.CMA_esr_RNO_2_1 "U712_CHIP_RAM.CMA_esr_RNO_2[1]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "0011001011111111"))
            (property LOCATION (string "9,4,7"))
          )
          (instance (rename U712_CHIP_RAM.CMA_esr_1 "U712_CHIP_RAM.CMA_esr[1]") 
             (viewRef INTERFACE (cellRef SB_DFFESR (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "10,4,4"))
          )
          (instance (rename U712_CHIP_RAM.WRITE_CYCLE_RNIMTA11 "U712_CHIP_RAM.WRITE_CYCLE_RNIMTA11") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property CASCADING (string "TRUE"))
            (property LUT_INIT (string "1001100010011000"))
            (property LOCATION (string "7,7,1"))
          )
          (instance (rename U712_CHIP_RAM.CMA_esr_RNO_9 "U712_CHIP_RAM.CMA_esr_RNO[9]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "1011000010000000"))
            (property LOCATION (string "12,6,0"))
          )
          (instance (rename RAS1n_ibuf "RAS1n_ibuf") 
             (viewRef INTERFACE (cellRef ICE_IO (libraryRef SBT_DESIGN))) 
            (property NEG_TRIGGER (string "0"))
            (property PIN_TYPE (string "000001"))
            (property LOCATION (string "25,9,0"))
          )
          (instance (rename RAS0n_ibuf "RAS0n_ibuf") 
             (viewRef INTERFACE (cellRef ICE_IO (libraryRef SBT_DESIGN))) 
            (property NEG_TRIGGER (string "0"))
            (property PIN_TYPE (string "000001"))
            (property LOCATION (string "25,8,1"))
          )
          (instance (rename U712_CHIP_RAM.SDRAM_COUNTER_RNIOGP34_3 "U712_CHIP_RAM.SDRAM_COUNTER_RNIOGP34[3]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "0001000000000000"))
            (property LOCATION (string "8,6,2"))
          )
          (instance (rename U712_CHIP_RAM.DBENn_RNO "U712_CHIP_RAM.DBENn_RNO") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "0000001011111110"))
            (property LOCATION (string "10,7,1"))
          )
          (instance (rename U712_REG_SM.REG_CYCLE_GO_RNO "U712_REG_SM.REG_CYCLE_GO_RNO") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "1111100010001000"))
            (property LOCATION (string "9,10,0"))
          )
          (instance (rename U712_CHIP_RAM.SDRAM_CMD_RNO_2 "U712_CHIP_RAM.SDRAM_CMD_RNO[2]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "1100111111001010"))
            (property LOCATION (string "9,5,2"))
          )
          (instance (rename U712_CHIP_RAM.DMA_COL_ADDRESS_nesr_4 "U712_CHIP_RAM.DMA_COL_ADDRESS_nesr[4]") 
             (viewRef INTERFACE (cellRef SB_DFFNESR (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "13,5,5"))
          )
          (instance (rename U712_BYTE_ENABLE.un1_LDSn_i_0 "U712_BYTE_ENABLE.un1_LDSn_i_0") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "0111001101110011"))
            (property LOCATION (string "10,17,0"))
          )
          (instance (rename DRA_ibuf_3 "DRA_ibuf[3]") 
             (viewRef INTERFACE (cellRef ICE_IO (libraryRef SBT_DESIGN))) 
            (property NEG_TRIGGER (string "0"))
            (property PIN_TYPE (string "000001"))
            (property LOCATION (string "25,14,1"))
          )
          (instance (rename U712_CHIP_RAM.SDRAM_CMD_RNITDMK_3 "U712_CHIP_RAM.SDRAM_CMD_RNITDMK[3]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property CASCADING (string "TRUE"))
            (property LUT_INIT (string "0000000000111101"))
            (property LOCATION (string "9,4,0"))
          )
          (instance (rename U712_CHIP_RAM.CMA_esr_RNO_1_0 "U712_CHIP_RAM.CMA_esr_RNO_1[0]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "1100101011001010"))
            (property LOCATION (string "8,4,6"))
          )
          (instance (rename VCC "VCC") 
             (viewRef INTERFACE (cellRef VCC (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "-1,-1,-1"))
          )
          (instance (rename U712_CHIP_RAM.SDRAM_CMD_e_0_RNI4496_1 "U712_CHIP_RAM.SDRAM_CMD_e_0_RNI4496[1]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "0100010001000100"))
            (property LOCATION (string "12,3,6"))
          )
          (instance (rename U712_CHIP_RAM.REFRESH_COUNTER_RNO_4 "U712_CHIP_RAM.REFRESH_COUNTER_RNO[4]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "1001100101100110"))
            (property LOCATION (string "12,8,4"))
          )
          (instance (rename BANK1_obuf "BANK1_obuf") 
             (viewRef INTERFACE (cellRef ICE_IO (libraryRef SBT_DESIGN))) 
            (property NEG_TRIGGER (string "0"))
            (property PIN_TYPE (string "011001"))
            (property LOCATION (string "12,0,1"))
          )
          (instance (rename U712_CHIP_RAM.SDRAM_COUNTER_cry_c_6 "U712_CHIP_RAM.SDRAM_COUNTER_cry_c[6]") 
             (viewRef INTERFACE (cellRef SB_CARRY (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "8,8,6"))
          )
          (instance (rename U712_CHIP_RAM.SDRAM_COUNTER_RNO_1_0 "U712_CHIP_RAM.SDRAM_COUNTER_RNO_1[0]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "1001100101100110"))
            (property LOCATION (string "9,6,0"))
          )
          (instance (rename U712_CHIP_RAM.SDRAM_CONFIGURED_RNINN5O1 "U712_CHIP_RAM.SDRAM_CONFIGURED_RNINN5O1") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "0000001000000010"))
            (property LOCATION (string "8,5,4"))
          )
          (instance (rename U712_CHIP_RAM.DMA_ROW_ADDRESS_esr_5 "U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[5]") 
             (viewRef INTERFACE (cellRef SB_DFFESR (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "13,6,7"))
          )
          (instance (rename U712_CHIP_RAM.CMA_esr_RNO_3 "U712_CHIP_RAM.CMA_esr_RNO[3]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "0000111000000100"))
            (property LOCATION (string "12,4,1"))
          )
          (instance (rename U712_CHIP_RAM.CMA_esr_RNO_0_0 "U712_CHIP_RAM.CMA_esr_RNO_0[0]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "1100110011011000"))
            (property LOCATION (string "12,3,1"))
          )
          (instance (rename C3_ibuf_RNIRKME "C3_ibuf_RNIRKME") 
             (viewRef INTERFACE (cellRef ICE_GB (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "13,21,0"))
          )
          (instance (rename C1_ibuf "C1_ibuf") 
             (viewRef INTERFACE (cellRef ICE_IO (libraryRef SBT_DESIGN))) 
            (property NEG_TRIGGER (string "0"))
            (property PIN_TYPE (string "000001"))
            (property LOCATION (string "3,21,1"))
          )
          (instance (rename U712_CHIP_RAM.DBENn "U712_CHIP_RAM.DBENn") 
             (viewRef INTERFACE (cellRef SB_DFFSS (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "10,7,1"))
          )
          (instance (rename U712_REG_SM.STATE_COUNT_5 "U712_REG_SM.STATE_COUNT[5]") 
             (viewRef INTERFACE (cellRef SB_DFFSR (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "9,10,3"))
          )
          (instance (rename U712_CHIP_RAM.REFRESH_COUNTER_cry_c_0 "U712_CHIP_RAM.REFRESH_COUNTER_cry_c[0]") 
             (viewRef INTERFACE (cellRef SB_CARRY (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "12,8,0"))
          )
          (instance (rename DRDDIR_obuf "DRDDIR_obuf") 
             (viewRef INTERFACE (cellRef ICE_IO (libraryRef SBT_DESIGN))) 
            (property NEG_TRIGGER (string "0"))
            (property PIN_TYPE (string "011001"))
            (property LOCATION (string "25,20,0"))
          )
          (instance (rename DBR_SYNC_1 "DBR_SYNC[1]") 
             (viewRef INTERFACE (cellRef SB_DFFSS (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "9,8,5"))
          )
          (instance (rename CASn_obuf "CASn_obuf") 
             (viewRef INTERFACE (cellRef ICE_IO (libraryRef SBT_DESIGN))) 
            (property NEG_TRIGGER (string "0"))
            (property PIN_TYPE (string "011001"))
            (property LOCATION (string "21,0,0"))
          )
          (instance (rename U712_CHIP_RAM.CMA_esr_RNO_10 "U712_CHIP_RAM.CMA_esr_RNO[10]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "0000000000000100"))
            (property LOCATION (string "10,2,5"))
          )
          (instance (rename A_ibuf_2 "A_ibuf[2]") 
             (viewRef INTERFACE (cellRef ICE_IO (libraryRef SBT_DESIGN))) 
            (property NEG_TRIGGER (string "0"))
            (property PIN_TYPE (string "000001"))
            (property LOCATION (string "0,18,0"))
          )
          (instance (rename U712_CYCLE_TERM.TACK_STATE_1 "U712_CYCLE_TERM.TACK_STATE[1]") 
             (viewRef INTERFACE (cellRef SB_DFFSR (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "10,9,3"))
          )
          (instance (rename U712_CHIP_RAM.CPU_TACK_RNO_2 "U712_CHIP_RAM.CPU_TACK_RNO_2") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "1111111011111110"))
            (property LOCATION (string "9,7,0"))
          )
          (instance (rename U712_CHIP_RAM.CMA_esr_2 "U712_CHIP_RAM.CMA_esr[2]") 
             (viewRef INTERFACE (cellRef SB_DFFESR (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "11,3,6"))
          )
          (instance (rename U712_BYTE_ENABLE.un1_CUMBEn_i_a3 "U712_BYTE_ENABLE.un1_CUMBEn_i_a3") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "0011000000100000"))
            (property LOCATION (string "10,10,5"))
          )
          (instance (rename DBENn_obuf "DBENn_obuf") 
             (viewRef INTERFACE (cellRef ICE_IO (libraryRef SBT_DESIGN))) 
            (property NEG_TRIGGER (string "0"))
            (property PIN_TYPE (string "011001"))
            (property LOCATION (string "5,0,0"))
          )
          (net (rename bfn_12_8_0_ "bfn_12_8_0_") 
            (joined 
              (portRef carryinitout (instanceRef IN_MUX_bfv_12_8_0_))
              (portRef CI (instanceRef U712_CHIP_RAM.REFRESH_COUNTER_cry_c_0))
              (portRef I3 (instanceRef U712_CHIP_RAM.REFRESH_COUNTER_RNO_0))
            )
          )
          (net (rename bfn_8_8_0_ "bfn_8_8_0_") 
            (joined 
              (portRef carryinitout (instanceRef IN_MUX_bfv_8_8_0_))
              (portRef CI (instanceRef U712_CHIP_RAM.SDRAM_COUNTER_cry_c_0))
            )
          )
          (net (rename CONSTANT_ONE_NET "CONSTANT_ONE_NET") 
            (joined 
              (portRef O (instanceRef CONSTANT_ONE_LUT4))
              (portRef RESETB (instanceRef pll))
              (portRef I3 (instanceRef U712_CHIP_RAM.SDRAM_COUNTER_RNO_1_0))
            )
          )
          (net (rename U712_REG_SM.C3_SYNC_2_THRU_CO "U712_REG_SM.C3_SYNC_2_THRU_CO") 
            (joined 
              (portRef O (instanceRef U712_REG_SM.C3_SYNC_2_THRU_LUT4_0))
              (portRef D (instanceRef U712_REG_SM.C3_SYNC_2))
            )
          )
          (net (rename U712_REG_SM.C3_SYNC_1_THRU_CO "U712_REG_SM.C3_SYNC_1_THRU_CO") 
            (joined 
              (portRef O (instanceRef U712_REG_SM.C3_SYNC_1_THRU_LUT4_0))
              (portRef D (instanceRef U712_REG_SM.C3_SYNC_1))
            )
          )
          (net (rename U712_REG_SM.C3_SYNC_0_THRU_CO "U712_REG_SM.C3_SYNC_0_THRU_CO") 
            (joined 
              (portRef O (instanceRef U712_REG_SM.C3_SYNC_0_THRU_LUT4_0))
              (portRef D (instanceRef U712_REG_SM.C3_SYNC_0))
            )
          )
          (net (rename U712_REG_SM.C1_SYNC_2_THRU_CO "U712_REG_SM.C1_SYNC_2_THRU_CO") 
            (joined 
              (portRef O (instanceRef U712_REG_SM.C1_SYNC_2_THRU_LUT4_0))
              (portRef D (instanceRef U712_REG_SM.C1_SYNC_2))
            )
          )
          (net (rename U712_REG_SM.C1_SYNC_1_THRU_CO "U712_REG_SM.C1_SYNC_1_THRU_CO") 
            (joined 
              (portRef O (instanceRef U712_REG_SM.C1_SYNC_1_THRU_LUT4_0))
              (portRef D (instanceRef U712_REG_SM.C1_SYNC_1))
            )
          )
          (net (rename U712_REG_SM.C1_SYNC_0_THRU_CO "U712_REG_SM.C1_SYNC_0_THRU_CO") 
            (joined 
              (portRef O (instanceRef U712_REG_SM.C1_SYNC_0_THRU_LUT4_0))
              (portRef D (instanceRef U712_REG_SM.C1_SYNC_0))
            )
          )
          (net (rename U712_CYCLE_TERM.TACK_STATE_4_THRU_CO "U712_CYCLE_TERM.TACK_STATE_4_THRU_CO") 
            (joined 
              (portRef O (instanceRef U712_CYCLE_TERM.TACK_STATE_4_THRU_LUT4_0))
              (portRef D (instanceRef U712_CYCLE_TERM.TACK_STATE_4))
            )
          )
          (net (rename U712_CYCLE_TERM.TACK_STATE_3_THRU_CO "U712_CYCLE_TERM.TACK_STATE_3_THRU_CO") 
            (joined 
              (portRef O (instanceRef U712_CYCLE_TERM.TACK_STATE_3_THRU_LUT4_0))
              (portRef D (instanceRef U712_CYCLE_TERM.TACK_STATE_3))
            )
          )
          (net (rename U712_CHIP_RAM.WEn_THRU_CO "U712_CHIP_RAM.WEn_THRU_CO") 
            (joined 
              (portRef O (instanceRef U712_CHIP_RAM.WEn_THRU_LUT4_0))
              (portRef D (instanceRef U712_CHIP_RAM.WEn))
            )
          )
          (net (rename U712_CHIP_RAM.un1_SDRAM_COUNTER44_0_0_a3_0_U712_CHIP_RAM.CLK_EN_ess_rep "U712_CHIP_RAM.un1_SDRAM_COUNTER44_0_0_a3_0_U712_CHIP_RAM.CLK_EN_ess_rep") 
            (joined 
              (portRef O (instanceRef U712_CHIP_RAM.SDRAM_COUNTER_RNIQTMR1_1_U712_CHIP_RAM.CLK_EN_ess_REP_LUT4_0))
              (portRef D (instanceRef U712_CHIP_RAM.CLK_EN_ess))
            )
          )
          (net (rename U712_CHIP_RAM.REFRESH_SYNC_1_THRU_CO "U712_CHIP_RAM.REFRESH_SYNC_1_THRU_CO") 
            (joined 
              (portRef O (instanceRef U712_CHIP_RAM.REFRESH_SYNC_1_THRU_LUT4_0))
              (portRef D (instanceRef U712_CHIP_RAM.REFRESH_SYNC_1))
            )
          )
          (net (rename U712_CHIP_RAM.RASn_THRU_CO "U712_CHIP_RAM.RASn_THRU_CO") 
            (joined 
              (portRef O (instanceRef U712_CHIP_RAM.RASn_THRU_LUT4_0))
              (portRef D (instanceRef U712_CHIP_RAM.RASn))
            )
          )
          (net (rename U712_CHIP_RAM.DMA_ROW_ADDRESS_esr_9_THRU_CO "U712_CHIP_RAM.DMA_ROW_ADDRESS_esr_9_THRU_CO") 
            (joined 
              (portRef O (instanceRef U712_CHIP_RAM.DMA_ROW_ADDRESS_esr_9_THRU_LUT4_0))
              (portRef D (instanceRef U712_CHIP_RAM.DMA_ROW_ADDRESS_esr_9))
            )
          )
          (net (rename U712_CHIP_RAM.DMA_ROW_ADDRESS_esr_8_THRU_CO "U712_CHIP_RAM.DMA_ROW_ADDRESS_esr_8_THRU_CO") 
            (joined 
              (portRef O (instanceRef U712_CHIP_RAM.DMA_ROW_ADDRESS_esr_8_THRU_LUT4_0))
              (portRef D (instanceRef U712_CHIP_RAM.DMA_ROW_ADDRESS_esr_8))
            )
          )
          (net (rename U712_CHIP_RAM.DMA_ROW_ADDRESS_esr_7_THRU_CO "U712_CHIP_RAM.DMA_ROW_ADDRESS_esr_7_THRU_CO") 
            (joined 
              (portRef O (instanceRef U712_CHIP_RAM.DMA_ROW_ADDRESS_esr_7_THRU_LUT4_0))
              (portRef D (instanceRef U712_CHIP_RAM.DMA_ROW_ADDRESS_esr_7))
            )
          )
          (net (rename U712_CHIP_RAM.DMA_ROW_ADDRESS_esr_6_THRU_CO "U712_CHIP_RAM.DMA_ROW_ADDRESS_esr_6_THRU_CO") 
            (joined 
              (portRef O (instanceRef U712_CHIP_RAM.DMA_ROW_ADDRESS_esr_6_THRU_LUT4_0))
              (portRef D (instanceRef U712_CHIP_RAM.DMA_ROW_ADDRESS_esr_6))
            )
          )
          (net (rename U712_CHIP_RAM.DMA_ROW_ADDRESS_esr_5_THRU_CO "U712_CHIP_RAM.DMA_ROW_ADDRESS_esr_5_THRU_CO") 
            (joined 
              (portRef O (instanceRef U712_CHIP_RAM.DMA_ROW_ADDRESS_esr_5_THRU_LUT4_0))
              (portRef D (instanceRef U712_CHIP_RAM.DMA_ROW_ADDRESS_esr_5))
            )
          )
          (net (rename U712_CHIP_RAM.DMA_ROW_ADDRESS_esr_4_THRU_CO "U712_CHIP_RAM.DMA_ROW_ADDRESS_esr_4_THRU_CO") 
            (joined 
              (portRef O (instanceRef U712_CHIP_RAM.DMA_ROW_ADDRESS_esr_4_THRU_LUT4_0))
              (portRef D (instanceRef U712_CHIP_RAM.DMA_ROW_ADDRESS_esr_4))
            )
          )
          (net (rename U712_CHIP_RAM.DMA_ROW_ADDRESS_esr_3_THRU_CO "U712_CHIP_RAM.DMA_ROW_ADDRESS_esr_3_THRU_CO") 
            (joined 
              (portRef O (instanceRef U712_CHIP_RAM.DMA_ROW_ADDRESS_esr_3_THRU_LUT4_0))
              (portRef D (instanceRef U712_CHIP_RAM.DMA_ROW_ADDRESS_esr_3))
            )
          )
          (net (rename U712_CHIP_RAM.DMA_ROW_ADDRESS_esr_2_THRU_CO "U712_CHIP_RAM.DMA_ROW_ADDRESS_esr_2_THRU_CO") 
            (joined 
              (portRef O (instanceRef U712_CHIP_RAM.DMA_ROW_ADDRESS_esr_2_THRU_LUT4_0))
              (portRef D (instanceRef U712_CHIP_RAM.DMA_ROW_ADDRESS_esr_2))
            )
          )
          (net (rename U712_CHIP_RAM.DMA_ROW_ADDRESS_esr_1_THRU_CO "U712_CHIP_RAM.DMA_ROW_ADDRESS_esr_1_THRU_CO") 
            (joined 
              (portRef O (instanceRef U712_CHIP_RAM.DMA_ROW_ADDRESS_esr_1_THRU_LUT4_0))
              (portRef D (instanceRef U712_CHIP_RAM.DMA_ROW_ADDRESS_esr_1))
            )
          )
          (net (rename U712_CHIP_RAM.DMA_ROW_ADDRESS_esr_0_THRU_CO "U712_CHIP_RAM.DMA_ROW_ADDRESS_esr_0_THRU_CO") 
            (joined 
              (portRef O (instanceRef U712_CHIP_RAM.DMA_ROW_ADDRESS_esr_0_THRU_LUT4_0))
              (portRef D (instanceRef U712_CHIP_RAM.DMA_ROW_ADDRESS_esr_0))
            )
          )
          (net (rename U712_CHIP_RAM.DMA_COL_ADDRESS_nesr_7_THRU_CO "U712_CHIP_RAM.DMA_COL_ADDRESS_nesr_7_THRU_CO") 
            (joined 
              (portRef O (instanceRef U712_CHIP_RAM.DMA_COL_ADDRESS_nesr_7_THRU_LUT4_0))
              (portRef D (instanceRef U712_CHIP_RAM.DMA_COL_ADDRESS_nesr_7))
            )
          )
          (net (rename U712_CHIP_RAM.DMA_COL_ADDRESS_nesr_6_THRU_CO "U712_CHIP_RAM.DMA_COL_ADDRESS_nesr_6_THRU_CO") 
            (joined 
              (portRef O (instanceRef U712_CHIP_RAM.DMA_COL_ADDRESS_nesr_6_THRU_LUT4_0))
              (portRef D (instanceRef U712_CHIP_RAM.DMA_COL_ADDRESS_nesr_6))
            )
          )
          (net (rename U712_CHIP_RAM.DMA_COL_ADDRESS_nesr_5_THRU_CO "U712_CHIP_RAM.DMA_COL_ADDRESS_nesr_5_THRU_CO") 
            (joined 
              (portRef O (instanceRef U712_CHIP_RAM.DMA_COL_ADDRESS_nesr_5_THRU_LUT4_0))
              (portRef D (instanceRef U712_CHIP_RAM.DMA_COL_ADDRESS_nesr_5))
            )
          )
          (net (rename U712_CHIP_RAM.DMA_COL_ADDRESS_nesr_4_THRU_CO "U712_CHIP_RAM.DMA_COL_ADDRESS_nesr_4_THRU_CO") 
            (joined 
              (portRef O (instanceRef U712_CHIP_RAM.DMA_COL_ADDRESS_nesr_4_THRU_LUT4_0))
              (portRef D (instanceRef U712_CHIP_RAM.DMA_COL_ADDRESS_nesr_4))
            )
          )
          (net (rename U712_CHIP_RAM.DMA_COL_ADDRESS_nesr_3_THRU_CO "U712_CHIP_RAM.DMA_COL_ADDRESS_nesr_3_THRU_CO") 
            (joined 
              (portRef O (instanceRef U712_CHIP_RAM.DMA_COL_ADDRESS_nesr_3_THRU_LUT4_0))
              (portRef D (instanceRef U712_CHIP_RAM.DMA_COL_ADDRESS_nesr_3))
            )
          )
          (net (rename U712_CHIP_RAM.DMA_COL_ADDRESS_nesr_2_THRU_CO "U712_CHIP_RAM.DMA_COL_ADDRESS_nesr_2_THRU_CO") 
            (joined 
              (portRef O (instanceRef U712_CHIP_RAM.DMA_COL_ADDRESS_nesr_2_THRU_LUT4_0))
              (portRef D (instanceRef U712_CHIP_RAM.DMA_COL_ADDRESS_nesr_2))
            )
          )
          (net (rename U712_CHIP_RAM.DMA_COL_ADDRESS_nesr_1_THRU_CO "U712_CHIP_RAM.DMA_COL_ADDRESS_nesr_1_THRU_CO") 
            (joined 
              (portRef O (instanceRef U712_CHIP_RAM.DMA_COL_ADDRESS_nesr_1_THRU_LUT4_0))
              (portRef D (instanceRef U712_CHIP_RAM.DMA_COL_ADDRESS_nesr_1))
            )
          )
          (net (rename U712_CHIP_RAM.DMA_COL_ADDRESS_nesr_0_THRU_CO "U712_CHIP_RAM.DMA_COL_ADDRESS_nesr_0_THRU_CO") 
            (joined 
              (portRef O (instanceRef U712_CHIP_RAM.DMA_COL_ADDRESS_nesr_0_THRU_LUT4_0))
              (portRef D (instanceRef U712_CHIP_RAM.DMA_COL_ADDRESS_nesr_0))
            )
          )
          (net (rename U712_CHIP_RAM.DMA_A1_nesr_THRU_CO "U712_CHIP_RAM.DMA_A1_nesr_THRU_CO") 
            (joined 
              (portRef O (instanceRef U712_CHIP_RAM.DMA_A1_nesr_THRU_LUT4_0))
              (portRef D (instanceRef U712_CHIP_RAM.DMA_A1_nesr))
            )
          )
          (net (rename U712_CHIP_RAM.CRCSn_THRU_CO "U712_CHIP_RAM.CRCSn_THRU_CO") 
            (joined 
              (portRef O (instanceRef U712_CHIP_RAM.CRCSn_THRU_LUT4_0))
              (portRef D (instanceRef U712_CHIP_RAM.CRCSn))
            )
          )
          (net (rename U712_CHIP_RAM.CASn_THRU_CO "U712_CHIP_RAM.CASn_THRU_CO") 
            (joined 
              (portRef O (instanceRef U712_CHIP_RAM.CASn_THRU_LUT4_0))
              (portRef D (instanceRef U712_CHIP_RAM.CASn))
            )
          )
          (net (rename U712_CHIP_RAM.CAS_SYNC_2_THRU_CO "U712_CHIP_RAM.CAS_SYNC_2_THRU_CO") 
            (joined 
              (portRef O (instanceRef U712_CHIP_RAM.CAS_SYNC_2_THRU_LUT4_0))
              (portRef D (instanceRef U712_CHIP_RAM.CAS_SYNC_2))
            )
          )
          (net (rename U712_CHIP_RAM.CAS_SYNC_1_THRU_CO "U712_CHIP_RAM.CAS_SYNC_1_THRU_CO") 
            (joined 
              (portRef O (instanceRef U712_CHIP_RAM.CAS_SYNC_1_THRU_LUT4_0))
              (portRef D (instanceRef U712_CHIP_RAM.CAS_SYNC_1))
            )
          )
          (net (rename DBR_SYNC_1_THRU_CO "DBR_SYNC_1_THRU_CO") 
            (joined 
              (portRef O (instanceRef DBR_SYNC_1_THRU_LUT4_0))
              (portRef D (instanceRef DBR_SYNC_1))
            )
          )
          (net (rename DBR_SYNC_0_THRU_CO "DBR_SYNC_0_THRU_CO") 
            (joined 
              (portRef O (instanceRef DBR_SYNC_0_THRU_LUT4_0))
              (portRef D (instanceRef DBR_SYNC_0))
            )
          )
          (net (rename U712_CHIP_RAM.REFRESH_RNOZ0Z_1 "U712_CHIP_RAM.REFRESH_RNO_1") 
            (joined 
              (portRef O (instanceRef U712_CHIP_RAM.REFRESH_RNO_1))
              (portRef I1 (instanceRef U712_CHIP_RAM.REFRESH_RNO))
            )
          )
          (net (rename DBDIR_c "DBDIR_c") 
            (joined 
              (portRef Q (instanceRef U712_CHIP_RAM.DBDIR))
              (portRef DOUT0 (instanceRef DBDIR_obuf))
              (portRef I1 (instanceRef U712_CHIP_RAM.DBDIR_RNO))
            )
          )
          (net (rename c1 "C1") 
            (joined 
              (portRef PACKAGEPIN (instanceRef C1_ibuf))
              (portRef C1)
            )
          )
          (net (rename U712_CHIP_RAM.DMA_COL_ADDRESSZ0Z_3 "U712_CHIP_RAM.DMA_COL_ADDRESS[3]") 
            (joined 
              (portRef Q (instanceRef U712_CHIP_RAM.DMA_COL_ADDRESS_nesr_3))
              (portRef I2 (instanceRef U712_CHIP_RAM.CMA_esr_RNO_0_3))
            )
          )
          (net (rename REG_TACK "REG_TACK") 
            (joined 
              (portRef Q (instanceRef U712_REG_SM.REG_TACK))
              (portRef I1 (instanceRef U712_CYCLE_TERM.TACK_EN6))
              (portRef I1 (instanceRef U712_REG_SM.REG_TACK_RNO))
            )
          )
          (net (rename DRA_c_4 "DRA_c[4]") 
            (joined 
              (portRef DIN0 (instanceRef DRA_ibuf_4))
              (portRef I3 (instanceRef U712_CHIP_RAM.DMA_ROW_ADDRESS_esr_3_THRU_LUT4_0))
              (portRef I3 (instanceRef U712_CHIP_RAM.DMA_COL_ADDRESS_nesr_2_THRU_LUT4_0))
            )
          )
          (net (rename C3_c "C3_c") 
            (joined 
              (portRef DIN0 (instanceRef C3_ibuf))
              (portRef I3 (instanceRef U712_REG_SM.C3_SYNC_0_THRU_LUT4_0))
              (portRef USERSIGNALTOGLOBALBUFFER (instanceRef C3_ibuf_RNIRKME))
            )
          )
          (net (rename dbrn "DBRn") 
            (joined 
              (portRef PACKAGEPIN (instanceRef DBRn_ibuf))
              (portRef DBRn)
            )
          )
          (net (rename bank1 "BANK1") 
            (joined 
              (portRef PACKAGEPIN (instanceRef BANK1_obuf))
              (portRef BANK1)
            )
          )
          (net (rename U712_CHIP_RAM.SDRAM_COUNTER_cry_6 "U712_CHIP_RAM.SDRAM_COUNTER_cry[6]") 
            (joined 
              (portRef CO (instanceRef U712_CHIP_RAM.SDRAM_COUNTER_cry_c_6))
              (portRef I3 (instanceRef U712_CHIP_RAM.SDRAM_COUNTER_RNO_7))
            )
          )
          (net (rename CLK40_IN_c "CLK40_IN_c") 
            (joined 
              (portRef DIN0 (instanceRef CLK40_IN_ibuf))
              (portRef REFERENCECLK (instanceRef pll))
            )
          )
          (net (rename U712_CHIP_RAM.REFRESH_COUNTER_s_2 "U712_CHIP_RAM.REFRESH_COUNTER_s[2]") 
            (joined 
              (portRef O (instanceRef U712_CHIP_RAM.REFRESH_COUNTER_RNO_2))
              (portRef D (instanceRef U712_CHIP_RAM.REFRESH_COUNTER_2))
            )
          )
          (net (rename U712_CHIP_RAM.REFRESH_COUNTER_cry_2 "U712_CHIP_RAM.REFRESH_COUNTER_cry[2]") 
            (joined 
              (portRef CO (instanceRef U712_CHIP_RAM.REFRESH_COUNTER_cry_c_2))
              (portRef I3 (instanceRef U712_CHIP_RAM.REFRESH_COUNTER_RNO_3))
              (portRef CI (instanceRef U712_CHIP_RAM.REFRESH_COUNTER_cry_c_3))
            )
          )
          (net (rename dbenn "DBENn") 
            (joined 
              (portRef PACKAGEPIN (instanceRef DBENn_obuf))
              (portRef DBENn)
            )
          )
          (net (rename clk40_out "CLK40_OUT") 
            (joined 
              (portRef PACKAGEPIN (instanceRef CLK40_OUT_obuf))
              (portRef CLK40_OUT)
            )
          )
          (net (rename U712_REG_SM.STATE_COUNTZ0Z_0 "U712_REG_SM.STATE_COUNT[0]") 
            (joined 
              (portRef Q (instanceRef U712_REG_SM.STATE_COUNT_0))
              (portRef I2 (instanceRef U712_REG_SM.STATE_COUNT_RNO_0))
              (portRef I2 (instanceRef U712_REG_SM.REG_CYCLE_GO_RNO))
              (portRef I2 (instanceRef U712_REG_SM.STATE_COUNT_RNO_1))
            )
          )
          (net (rename U712_CYCLE_TERM.TACK_STATEZ0Z_0 "U712_CYCLE_TERM.TACK_STATE[0]") 
            (joined 
              (portRef Q (instanceRef U712_CYCLE_TERM.TACK_STATE_0))
              (portRef I2 (instanceRef U712_CYCLE_TERM.TACK_STATE_RNO_1))
              (portRef I2 (instanceRef U712_CYCLE_TERM.TACK_EN_i_ess_RNO))
              (portRef I2 (instanceRef U712_CYCLE_TERM.TACK_EN_i_ess_RNO_1))
            )
          )
          (net (rename U712_CHIP_RAM.un1_CMA28_0_i_0 "U712_CHIP_RAM.un1_CMA28_0_i_0") 
            (joined 
              (portRef O (instanceRef U712_CHIP_RAM.SDRAM_CMD_RNIJNI41_3))
              (portRef E (instanceRef U712_CHIP_RAM.CMA_esr_0))
              (portRef E (instanceRef U712_CHIP_RAM.CMA_esr_1))
              (portRef E (instanceRef U712_CHIP_RAM.CMA_esr_2))
              (portRef E (instanceRef U712_CHIP_RAM.CMA_esr_3))
              (portRef E (instanceRef U712_CHIP_RAM.CMA_esr_4))
              (portRef E (instanceRef U712_CHIP_RAM.CMA_esr_5))
              (portRef E (instanceRef U712_CHIP_RAM.CMA_esr_6))
              (portRef E (instanceRef U712_CHIP_RAM.CMA_esr_7))
              (portRef E (instanceRef U712_CHIP_RAM.CMA_esr_8))
              (portRef E (instanceRef U712_CHIP_RAM.CMA_esr_9))
              (portRef E (instanceRef U712_CHIP_RAM.CMA_esr_10))
            )
          )
          (net (rename U712_CHIP_RAM.SDRAM_CMD "U712_CHIP_RAM.SDRAM_CMD") 
            (joined 
              (portRef O (instanceRef U712_CHIP_RAM.SDRAM_CMD_RNO_0))
              (portRef D (instanceRef U712_CHIP_RAM.SDRAM_CMD_0))
            )
          )
          (net (rename U712_CHIP_RAM.CMA_5_4 "U712_CHIP_RAM.CMA_5[4]") 
            (joined 
              (portRef O (instanceRef U712_CHIP_RAM.CMA_esr_RNO_4))
              (portRef D (instanceRef U712_CHIP_RAM.CMA_esr_4))
            )
          )
          (net (rename U712_CHIP_RAM.N_321 "U712_CHIP_RAM.N_321") 
            (joined 
              (portRef O (instanceRef U712_CHIP_RAM.SDRAM_COUNTER_RNI74LA2_0))
              (portRef I1 (instanceRef U712_CHIP_RAM.SDRAM_CONFIGURED_RNO))
              (portRef I3 (instanceRef U712_CHIP_RAM.SDRAM_CONFIGURED_RNINL0R5))
            )
          )
          (net (rename A_c_17 "A_c[17]") 
            (joined 
              (portRef DIN0 (instanceRef A_ibuf_17))
              (portRef I0 (instanceRef U712_CHIP_RAM.CMA_esr_RNO_8))
            )
          )
          (net (rename ras0n "RAS0n") 
            (joined 
              (portRef PACKAGEPIN (instanceRef RAS0n_ibuf))
              (portRef RAS0n)
            )
          )
          (net (rename U712_CHIP_RAM.N_117 "U712_CHIP_RAM.N_117") 
            (joined 
              (portRef O (instanceRef U712_CHIP_RAM.CPU_TACK_RNO_0))
              (portRef I1 (instanceRef U712_CHIP_RAM.CPU_TACK_RNO))
            )
          )
          (net (rename CLK40_PLL_i "CLK40_PLL_i") 
            (joined 
              (portRef PLLOUTCOREB (instanceRef pll))
              (portRef I0 (instanceRef CLK40_OUT_obuf_RNO))
              (portRef I0 (instanceRef U712_CYCLE_TERM.TACK_STATE_RNO_1))
              (portRef I0 (instanceRef U712_CYCLE_TERM.TACK_STATE_RNO_2))
              (portRef I0 (instanceRef U712_CYCLE_TERM.TACK_OUTn_RNO))
            )
          )
          (net (rename rnw "RnW") 
            (joined 
              (portRef PACKAGEPIN (instanceRef RnW_ibuf))
              (portRef RnW)
            )
          )
          (net (rename drddir "DRDDIR") 
            (joined 
              (portRef PACKAGEPIN (instanceRef DRDDIR_obuf))
              (portRef DRDDIR)
            )
          )
          (net (rename a_10 "A[10]") 
            (joined 
              (portRef PACKAGEPIN (instanceRef A_ibuf_10))
              (portRef A_10)
            )
          )
          (net (rename cma_9 "CMA[9]") 
            (joined 
              (portRef PACKAGEPIN (instanceRef CMA_obuf_9))
              (portRef CMA_9)
            )
          )
          (net (rename U712_CHIP_RAM.REFRESH_SYNCZ0Z_0 "U712_CHIP_RAM.REFRESH_SYNC[0]") 
            (joined 
              (portRef Q (instanceRef U712_CHIP_RAM.REFRESH_SYNC_0))
              (portRef I3 (instanceRef U712_CHIP_RAM.REFRESH_SYNC_1_THRU_LUT4_0))
              (portRef I2 (instanceRef U712_CHIP_RAM.REFRESH_SYNC_RNI5J861_1))
            )
          )
          (net (rename REGSPACEn_c "REGSPACEn_c") 
            (joined 
              (portRef DIN0 (instanceRef REGSPACEn_ibuf))
              (portRef I0 (instanceRef U712_REG_SM.REG_CYCLE_START_RNO))
            )
          )
          (net (rename dra_3 "DRA[3]") 
            (joined 
              (portRef PACKAGEPIN (instanceRef DRA_ibuf_3))
              (portRef DRA_3)
            )
          )
          (net (rename U712_CHIP_RAM.REFRESHZ0 "U712_CHIP_RAM.REFRESH") 
            (joined 
              (portRef Q (instanceRef U712_CHIP_RAM.REFRESH))
              (portRef I3 (instanceRef U712_CHIP_RAM.REFRESH_RNIV2P76))
              (portRef I1 (instanceRef U712_CHIP_RAM.SDRAM_CMD_e_0_RNO_0_1))
              (portRef I2 (instanceRef U712_CHIP_RAM.SDRAM_COUNTER_RNO_0_0))
              (portRef I1 (instanceRef U712_CHIP_RAM.REFRESH_RNIRILU))
            )
          )
          (net (rename U712_CHIP_RAM.CMA_esr_RNO_1Z0Z_7 "U712_CHIP_RAM.CMA_esr_RNO_1[7]") 
            (joined 
              (portRef O (instanceRef U712_CHIP_RAM.CMA_esr_RNO_1_7))
              (portRef I1 (instanceRef U712_CHIP_RAM.CMA_esr_RNO_0_7))
            )
          )
          (net (rename un1_UDSn_i_0 "un1_UDSn_i_0") 
            (joined 
              (portRef O (instanceRef U712_BYTE_ENABLE.un1_UDSn_i_0))
              (portRef DOUT0 (instanceRef UDSn_obuf))
            )
          )
          (net (rename U712_REG_SM.STATE_COUNTc_3_i "U712_REG_SM.STATE_COUNTc_3_i") 
            (joined 
              (portRef O (instanceRef U712_REG_SM.STATE_COUNT_RNO_3))
              (portRef D (instanceRef U712_REG_SM.STATE_COUNT_3))
            )
          )
          (net (rename U712_CHIP_RAM.REFRESH_COUNTERZ0Z_5 "U712_CHIP_RAM.REFRESH_COUNTER[5]") 
            (joined 
              (portRef Q (instanceRef U712_CHIP_RAM.REFRESH_COUNTER_5))
              (portRef I0 (instanceRef U712_CHIP_RAM.REFRESH_RNO_1))
              (portRef I1 (instanceRef U712_CHIP_RAM.REFRESH_COUNTER_RNO_5))
              (portRef I0 (instanceRef U712_CHIP_RAM.REFRESH_COUNTER_cry_c_5))
            )
          )
          (net (rename A_c_0 "A_c[0]") 
            (joined 
              (portRef DIN0 (instanceRef A_ibuf_0))
              (portRef I0 (instanceRef U712_BYTE_ENABLE.un1_UDSn_i_0))
              (portRef I0 (instanceRef U712_BYTE_ENABLE.un1_CUMBEn_i_a3))
              (portRef I0 (instanceRef U712_BYTE_ENABLE.un1_LDSn_i_0))
              (portRef I0 (instanceRef U712_BYTE_ENABLE.un1_CLMBEn_i_a3))
              (portRef I0 (instanceRef U712_BYTE_ENABLE.un1_CLLBEn_i_a3))
              (portRef I0 (instanceRef U712_BYTE_ENABLE.un1_CUUBEn_i_a3_0))
            )
          )
          (net (rename tackn "TACKn") 
            (joined 
              (portRef PACKAGEPIN (instanceRef TACKn_obuft))
              (portRef TACKn)
            )
          )
          (net (rename SIZ_c_1 "SIZ_c[1]") 
            (joined 
              (portRef DIN0 (instanceRef SIZ_ibuf_1))
              (portRef I3 (instanceRef U712_BYTE_ENABLE.un1_CUMBEn_i_a3))
              (portRef I3 (instanceRef U712_BYTE_ENABLE.un1_CLLBEn_i_a3))
              (portRef I2 (instanceRef U712_BYTE_ENABLE.un1_CUUBEn_i_a3))
            )
          )
          (net (rename U712_REG_SM.N_185 "U712_REG_SM.N_185") 
            (joined 
              (portRef O (instanceRef U712_REG_SM.C1_SYNC_RNI9DCD1_0_2))
              (portRef I0 (instanceRef U712_REG_SM.C3_SYNC_RNIIDN62_2))
              (portRef I0 (instanceRef U712_REG_SM.C3_SYNC_RNIIDN62_1_2))
            )
          )
          (net (rename U712_CHIP_RAM.DMA_COL_ADDRESSZ0Z_0 "U712_CHIP_RAM.DMA_COL_ADDRESS[0]") 
            (joined 
              (portRef Q (instanceRef U712_CHIP_RAM.DMA_COL_ADDRESS_nesr_0))
              (portRef I2 (instanceRef U712_CHIP_RAM.CMA_esr_RNO_0_0))
            )
          )
          (net (rename DRA_c_1 "DRA_c[1]") 
            (joined 
              (portRef DIN0 (instanceRef DRA_ibuf_1))
              (portRef I3 (instanceRef U712_CHIP_RAM.DMA_ROW_ADDRESS_esr_0_THRU_LUT4_0))
              (portRef I3 (instanceRef U712_CHIP_RAM.DMA_A1_nesr_THRU_LUT4_0))
            )
          )
          (net (rename U712_CHIP_RAM.SDRAM_CMDZ0Z_3 "U712_CHIP_RAM.SDRAM_CMDZ0Z_3") 
            (joined 
              (portRef Q (instanceRef U712_CHIP_RAM.SDRAM_CMD_3))
              (portRef I3 (instanceRef U712_CHIP_RAM.CRCSn_THRU_LUT4_0))
              (portRef I1 (instanceRef U712_CHIP_RAM.SDRAM_CMD_RNO_3))
              (portRef I3 (instanceRef U712_CHIP_RAM.SDRAM_CMD_RNITDMK_3))
              (portRef I3 (instanceRef U712_CHIP_RAM.SDRAM_CMD_RNITDMK_0_3))
              (portRef I3 (instanceRef U712_CHIP_RAM.CMA_esr_RNO_10))
            )
          )
          (net (rename U712_CHIP_RAM.CMA_esr_RNO_2Z0Z_5 "U712_CHIP_RAM.CMA_esr_RNO_2[5]") 
            (joined 
              (portRef O (instanceRef U712_CHIP_RAM.CMA_esr_RNO_2_5))
              (portRef I2 (instanceRef U712_CHIP_RAM.CMA_esr_RNO_5))
            )
          )
          (net (rename cma_3 "CMA[3]") 
            (joined 
              (portRef PACKAGEPIN (instanceRef CMA_obuf_3))
              (portRef CMA_3)
            )
          )
          (net (rename asn "ASn") 
            (joined 
              (portRef PACKAGEPIN (instanceRef ASn_obuf))
              (portRef ASn)
            )
          )
          (net (rename U712_CHIP_RAM.SDRAM_CMDZ1Z_2 "U712_CHIP_RAM.SDRAM_CMD_2") 
            (joined 
              (portRef O (instanceRef U712_CHIP_RAM.SDRAM_CMD_RNO_3))
              (portRef D (instanceRef U712_CHIP_RAM.SDRAM_CMD_3))
            )
          )
          (net (rename U712_CHIP_RAM.REFRESH_COUNTER_cry_1 "U712_CHIP_RAM.REFRESH_COUNTER_cry[1]") 
            (joined 
              (portRef CO (instanceRef U712_CHIP_RAM.REFRESH_COUNTER_cry_c_1))
              (portRef I3 (instanceRef U712_CHIP_RAM.REFRESH_COUNTER_RNO_2))
              (portRef CI (instanceRef U712_CHIP_RAM.REFRESH_COUNTER_cry_c_2))
            )
          )
          (net (rename U712_CHIP_RAM.CMA_esr_RNO_0Z0Z_6 "U712_CHIP_RAM.CMA_esr_RNO_0[6]") 
            (joined 
              (portRef O (instanceRef U712_CHIP_RAM.CMA_esr_RNO_0_6))
              (portRef I1 (instanceRef U712_CHIP_RAM.CMA_esr_RNO_6))
            )
          )
          (net (rename DBENn_c "DBENn_c") 
            (joined 
              (portRef Q (instanceRef U712_CHIP_RAM.DBENn))
              (portRef DOUT0 (instanceRef DBENn_obuf))
              (portRef I0 (instanceRef U712_BYTE_ENABLE.un1_CLLBEn_i_a3_0_0))
              (portRef I0 (instanceRef U712_BYTE_ENABLE.un1_CUMBEn_i_a3_0_0))
              (portRef I0 (instanceRef U712_CHIP_RAM.DBENn_RNO))
            )
          )
          (net (rename clmben "CLMBEn") 
            (joined 
              (portRef PACKAGEPIN (instanceRef CLMBEn_obuf))
              (portRef CLMBEn)
            )
          )
          (net (rename a_20 "A[20]") 
            (joined 
              (portRef A_20)
            )
          )
          (net (rename U712_REG_SM.STATE_COUNTZ0Z_3 "U712_REG_SM.STATE_COUNT[3]") 
            (joined 
              (portRef Q (instanceRef U712_REG_SM.STATE_COUNT_3))
              (portRef I2 (instanceRef U712_REG_SM.STATE_COUNT_RNO_4))
              (portRef I2 (instanceRef U712_REG_SM.REG_CYCLE_RNO))
              (portRef I3 (instanceRef U712_REG_SM.STATE_COUNT_RNO_3))
            )
          )
          (net (rename U712_CYCLE_TERM.TACK_STATEZ0Z_3 "U712_CYCLE_TERM.TACK_STATE[3]") 
            (joined 
              (portRef Q (instanceRef U712_CYCLE_TERM.TACK_STATE_3))
              (portRef I3 (instanceRef U712_CYCLE_TERM.TACK_STATE_4_THRU_LUT4_0))
              (portRef I3 (instanceRef U712_CYCLE_TERM.TACK_OUTn_RNO))
              (portRef I1 (instanceRef U712_CYCLE_TERM.TACK_STATE_RNO_0_0))
            )
          )
          (net (rename U712_CYCLE_TERM.TACK_EN6_0 "U712_CYCLE_TERM.TACK_EN6_0") 
            (joined 
              (portRef O (instanceRef U712_CYCLE_TERM.TACK_EN6))
              (portRef I1 (instanceRef U712_CYCLE_TERM.TACK_STATE_RNO_1))
              (portRef I0 (instanceRef U712_CYCLE_TERM.TACK_STATE_RNO_0))
              (portRef I1 (instanceRef U712_CYCLE_TERM.TACK_EN_i_ess_RNO))
              (portRef I1 (instanceRef U712_CYCLE_TERM.TACK_EN_i_ess_RNO_1))
            )
          )
          (net (rename U712_CHIP_RAM.N_256_i "U712_CHIP_RAM.N_256_i") 
            (joined 
              (portRef O (instanceRef U712_CHIP_RAM.SDRAM_CONFIGURED_RNILCLN6))
              (portRef E (instanceRef U712_CHIP_RAM.SDRAM_COUNTER_0))
              (portRef E (instanceRef U712_CHIP_RAM.SDRAM_COUNTER_1))
              (portRef E (instanceRef U712_CHIP_RAM.SDRAM_COUNTER_2))
              (portRef E (instanceRef U712_CHIP_RAM.SDRAM_COUNTER_3))
              (portRef E (instanceRef U712_CHIP_RAM.SDRAM_COUNTER_4))
              (portRef E (instanceRef U712_CHIP_RAM.SDRAM_COUNTER_5))
              (portRef E (instanceRef U712_CHIP_RAM.SDRAM_COUNTER_6))
              (portRef E (instanceRef U712_CHIP_RAM.SDRAM_COUNTER_7))
            )
          )
          (net (rename a_7 "A[7]") 
            (joined 
              (portRef PACKAGEPIN (instanceRef A_ibuf_7))
              (portRef A_7)
            )
          )
          (net (rename U712_CHIP_RAM.N_324 "U712_CHIP_RAM.N_324") 
            (joined 
              (portRef O (instanceRef U712_CHIP_RAM.CMA_esr_RNO_3_5))
              (portRef I0 (instanceRef U712_CHIP_RAM.CMA_esr_RNO_0_5))
            )
          )
          (net (rename U712_CHIP_RAM.DMA_ROW_ADDRESSZ0Z_1 "U712_CHIP_RAM.DMA_ROW_ADDRESS[1]") 
            (joined 
              (portRef Q (instanceRef U712_CHIP_RAM.DMA_ROW_ADDRESS_esr_1))
              (portRef I2 (instanceRef U712_CHIP_RAM.CMA_esr_RNO_1_1))
              (portRef I2 (instanceRef U712_CHIP_RAM.CMA_esr_RNO_2_1))
            )
          )
          (net (rename RESETn_c "RESETn_c") 
            (joined 
              (portRef DIN0 (instanceRef RESETn_ibuf))
              (portRef I0 (instanceRef RESETn_ibuf_RNIM9SF))
              (portRef I0 (instanceRef U712_CYCLE_TERM.TACK_EN_i_ess_RNO_1))
              (portRef I0 (instanceRef U712_CYCLE_TERM.TACK_EN_i_ess_RNO))
              (portRef I3 (instanceRef U712_CHIP_RAM.SDRAM_COUNTER_RNI9NL8E_3))
              (portRef I2 (instanceRef U712_CHIP_RAM.SDRAM_COUNTER_RNO_2))
              (portRef I3 (instanceRef U712_CHIP_RAM.SDRAM_COUNTER_RNIQ3ENG_3))
              (portRef I3 (instanceRef U712_CHIP_RAM.SDRAM_CONFIGURED_RNILCLN6))
              (portRef I2 (instanceRef U712_CHIP_RAM.SDRAM_COUNTER_RNIOGP34_3))
              (portRef I0 (instanceRef U712_CHIP_RAM.SDRAM_COUNTER_RNIGELS1_2))
              (portRef I0 (instanceRef U712_CHIP_RAM.SDRAM_COUNTER_RNO_0_0))
              (portRef I0 (instanceRef U712_CHIP_RAM.SDRAM_COUNTER_RNIHMND1_1))
            )
          )
          (net (rename U712_CHIP_RAM.N_305 "U712_CHIP_RAM.N_305") 
            (joined 
              (portRef O (instanceRef U712_CHIP_RAM.REFRESH_RNIRILU))
              (portRef I3 (instanceRef U712_CHIP_RAM.CPU_CYCLE_esr_RNO_1))
              (portRef I2 (instanceRef U712_CHIP_RAM.SDRAM_CONFIGURED_RNILCLN6))
              (portRef I1 (instanceRef U712_CHIP_RAM.CPU_CYCLE_esr_RNO))
              (portRef I2 (instanceRef U712_CHIP_RAM.SDRAM_COUNTER_RNILJN86_2))
            )
          )
          (net (rename U712_CHIP_RAM.N_168_i "U712_CHIP_RAM.N_168_i") 
            (joined 
              (portRef O (instanceRef U712_CHIP_RAM.CAS_SYNC_RNO_0))
              (portRef D (instanceRef U712_CHIP_RAM.CAS_SYNC_0))
            )
          )
          (net (rename N_897_i "N_897_i") 
            (joined 
              (portRef O (instanceRef TACKn_obuft_RNO))
              (portRef OUTPUTENABLE (instanceRef TACKn_obuft))
            )
          )
          (net (rename ras1n "RAS1n") 
            (joined 
              (portRef PACKAGEPIN (instanceRef RAS1n_ibuf))
              (portRef RAS1n)
            )
          )
          (net (rename a_17 "A[17]") 
            (joined 
              (portRef PACKAGEPIN (instanceRef A_ibuf_17))
              (portRef A_17)
            )
          )
          (net (rename U712_CYCLE_TERM.N_207_i_0_i "U712_CYCLE_TERM.N_207_i_0_i") 
            (joined 
              (portRef O (instanceRef U712_CYCLE_TERM.TACK_EN_i_ess_RNO))
              (portRef D (instanceRef U712_CYCLE_TERM.TACK_EN_i_ess))
            )
          )
          (net (rename U712_CHIP_RAM.SDRAM_COUNTER_lm_2 "U712_CHIP_RAM.SDRAM_COUNTER_lm[2]") 
            (joined 
              (portRef O (instanceRef U712_CHIP_RAM.SDRAM_COUNTER_RNO_2))
              (portRef D (instanceRef U712_CHIP_RAM.SDRAM_COUNTER_2))
            )
          )
          (net (rename CMA_c_4 "CMA_c[4]") 
            (joined 
              (portRef Q (instanceRef U712_CHIP_RAM.CMA_esr_4))
              (portRef DOUT0 (instanceRef CMA_obuf_4))
            )
          )
          (net (rename U712_CHIP_RAM.SDRAM_COUNTERZ0Z_0 "U712_CHIP_RAM.SDRAM_COUNTER[0]") 
            (joined 
              (portRef Q (instanceRef U712_CHIP_RAM.SDRAM_COUNTER_0))
              (portRef I1 (instanceRef U712_CHIP_RAM.SDRAM_COUNTER_RNIQTMR1_1_U712_CHIP_RAM.CLK_EN_ess_REP_LUT4_0))
              (portRef I2 (instanceRef U712_CHIP_RAM.SDRAM_COUNTER_RNIOBA64_0_3))
              (portRef I2 (instanceRef U712_CHIP_RAM.SDRAM_COUNTER_RNIOBA64_3))
              (portRef I3 (instanceRef U712_CHIP_RAM.SDRAM_CMD_RNO_1_0))
              (portRef I3 (instanceRef U712_CHIP_RAM.SDRAM_COUNTER_RNINB8M4_0))
              (portRef I2 (instanceRef U712_CHIP_RAM.SDRAM_CONFIGURED_RNINN5O1))
              (portRef I1 (instanceRef U712_CHIP_RAM.SDRAM_COUNTER_RNI74LA2_0))
              (portRef I3 (instanceRef U712_CHIP_RAM.SDRAM_CMD_e_0_RNO_0_1))
              (portRef I1 (instanceRef U712_CHIP_RAM.CPU_TACK_RNO_3))
              (portRef I2 (instanceRef U712_CHIP_RAM.SDRAM_CMD_e_0_RNO_2_1))
              (portRef I1 (instanceRef U712_CHIP_RAM.SDRAM_CMD_RNO_0_2))
              (portRef I1 (instanceRef U712_CHIP_RAM.SDRAM_CMD_RNO_0_3))
              (portRef I0 (instanceRef U712_CHIP_RAM.WRITE_CYCLE_RNILL8G1))
              (portRef I0 (instanceRef U712_CHIP_RAM.CPU_TACK_RNO_4))
              (portRef I1 (instanceRef U712_CHIP_RAM.SDRAM_COUNTER_RNIHMND1_1))
              (portRef I0 (instanceRef U712_CHIP_RAM.SDRAM_COUNTER_RNIQ4PC1_2))
              (portRef I1 (instanceRef U712_CHIP_RAM.SDRAM_COUNTER_RNIQTMR1_1))
              (portRef I0 (instanceRef U712_CHIP_RAM.CLK_EN_ess_RNO_1))
              (portRef I1 (instanceRef U712_CHIP_RAM.SDRAM_COUNTER_RNIGELS1_2))
              (portRef I1 (instanceRef U712_CHIP_RAM.DBENn_RNO_0))
              (portRef I1 (instanceRef U712_CHIP_RAM.SDRAM_COUNTER_RNIQTMR1_3))
              (portRef I1 (instanceRef U712_CHIP_RAM.SDRAM_COUNTER_RNO_1_0))
              (portRef I0 (instanceRef U712_CHIP_RAM.SDRAM_COUNTER_cry_c_0))
            )
          )
          (net (rename U712_CHIP_RAM.REFRESH_COUNTER_s_5 "U712_CHIP_RAM.REFRESH_COUNTER_s[5]") 
            (joined 
              (portRef O (instanceRef U712_CHIP_RAM.REFRESH_COUNTER_RNO_5))
              (portRef D (instanceRef U712_CHIP_RAM.REFRESH_COUNTER_5))
            )
          )
          (net (rename U712_CHIP_RAM.REFRESH5_0_i "U712_CHIP_RAM.REFRESH5_0_i") 
            (joined 
              (portRef O (instanceRef U712_CHIP_RAM.REFRESH_RNO))
              (portRef D (instanceRef U712_CHIP_RAM.REFRESH))
            )
          )
          (net (rename U712_CHIP_RAM.CMA_esr_RNO_1Z0Z_4 "U712_CHIP_RAM.CMA_esr_RNO_1[4]") 
            (joined 
              (portRef O (instanceRef U712_CHIP_RAM.CMA_esr_RNO_1_4))
              (portRef I1 (instanceRef U712_CHIP_RAM.CMA_esr_RNO_0_4))
            )
          )
          (net (rename U712_CYCLE_TERM.TACK_STATE_srsts_0_i_a3_0_0_0 "U712_CYCLE_TERM.TACK_STATE_srsts_0_i_a3_0_0[0]") 
            (joined 
              (portRef O (instanceRef U712_CYCLE_TERM.TACK_STATE_RNO_0_0))
              (portRef I3 (instanceRef U712_CYCLE_TERM.TACK_STATE_RNO_0))
            )
          )
          (net (rename U712_CHIP_RAM.N_46 "U712_CHIP_RAM.N_46") 
            (joined 
              (portRef O (instanceRef U712_CHIP_RAM.SDRAM_COUNTER_RNI9NL8E_3))
              (portRef I2 (instanceRef U712_CHIP_RAM.SDRAM_COUNTER_RNO_7))
              (portRef I0 (instanceRef U712_CHIP_RAM.SDRAM_COUNTER_RNO_2))
              (portRef I0 (instanceRef U712_CHIP_RAM.SDRAM_COUNTER_RNO_0))
              (portRef I0 (instanceRef U712_CHIP_RAM.SDRAM_COUNTER_RNO_1))
              (portRef I0 (instanceRef U712_CHIP_RAM.SDRAM_COUNTER_RNO_3))
              (portRef I0 (instanceRef U712_CHIP_RAM.SDRAM_COUNTER_RNO_4))
              (portRef I0 (instanceRef U712_CHIP_RAM.SDRAM_COUNTER_RNO_5))
              (portRef I0 (instanceRef U712_CHIP_RAM.SDRAM_COUNTER_RNO_6))
            )
          )
          (net (rename U712_CHIP_RAM.N_355 "U712_CHIP_RAM.N_355") 
            (joined 
              (portRef O (instanceRef U712_CHIP_RAM.SDRAM_COUNTER_RNIAENR1_7))
              (portRef I2 (instanceRef U712_CHIP_RAM.SDRAM_CMD_RNO_1_0))
              (portRef I2 (instanceRef U712_CHIP_RAM.SDRAM_COUNTER_RNINB8M4_0))
              (portRef I0 (instanceRef U712_CHIP_RAM.SDRAM_COUNTER_RNI74LA2_0))
              (portRef I0 (instanceRef U712_CHIP_RAM.SDRAM_CONFIGURED_RNI5V372))
              (portRef I1 (instanceRef U712_CHIP_RAM.SDRAM_COUNTER_RNI4CEN3_3))
              (portRef I0 (instanceRef U712_CHIP_RAM.CPU_TACK_RNO_3))
              (portRef I2 (instanceRef U712_CHIP_RAM.SDRAM_CONFIGURED_RNIVSQ24))
              (portRef I1 (instanceRef U712_CHIP_RAM.DMA_CYCLE_START_RNICLGI4))
            )
          )
          (net (rename U712_CHIP_RAM.DMA_AZ0Z1 "U712_CHIP_RAM.DMA_A1") 
            (joined 
              (portRef Q (instanceRef U712_CHIP_RAM.DMA_A1_nesr))
              (portRef I0 (instanceRef U712_CHIP_RAM.DBENn_RNO_0))
            )
          )
          (net (rename A_c_5 "A_c[5]") 
            (joined 
              (portRef DIN0 (instanceRef A_ibuf_5))
              (portRef I0 (instanceRef U712_CHIP_RAM.CMA_esr_RNO_1_3))
            )
          )
          (net (rename U712_REG_SM.STATE_COUNTc_2_i "U712_REG_SM.STATE_COUNTc_2_i") 
            (joined 
              (portRef O (instanceRef U712_REG_SM.STATE_COUNT_RNO_2))
              (portRef D (instanceRef U712_REG_SM.STATE_COUNT_2))
            )
          )
          (net (rename U712_REG_SM.DS_EN_0_sqmuxa "U712_REG_SM.DS_EN_0_sqmuxa") 
            (joined 
              (portRef O (instanceRef U712_REG_SM.STATE_COUNT_RNI20MC2_6))
              (portRef I1 (instanceRef U712_REG_SM.STATE_COUNT_RNO_6))
              (portRef I2 (instanceRef U712_REG_SM.REGENn_1_RNO))
              (portRef I0 (instanceRef U712_REG_SM.STATE_COUNT_RNO_0))
              (portRef I2 (instanceRef U712_REG_SM.DS_EN_RNO))
            )
          )
          (net (rename A_c_10 "A_c[10]") 
            (joined 
              (portRef DIN0 (instanceRef A_ibuf_10))
              (portRef I1 (instanceRef U712_CHIP_RAM.CMA_esr_RNO_3_1))
            )
          )
          (net (rename U712_REG_SM.N_188 "U712_REG_SM.N_188") 
            (joined 
              (portRef O (instanceRef U712_REG_SM.C3_SYNC_RNIIDN62_1_2))
              (portRef I0 (instanceRef U712_REG_SM.STATE_COUNT_RNO_4))
              (portRef I0 (instanceRef U712_REG_SM.STATE_COUNT_RNO_5))
              (portRef I0 (instanceRef U712_REG_SM.REG_TACK_RNO))
              (portRef I2 (instanceRef U712_REG_SM.C3_SYNC_RNIBM0G2_2))
            )
          )
          (net (rename U712_CHIP_RAM.N_242 "U712_CHIP_RAM.N_242") 
            (joined 
              (portRef O (instanceRef U712_CHIP_RAM.SDRAM_COUNTER_RNIOBA64_3))
              (portRef I1 (instanceRef U712_CHIP_RAM.DBENn_RNO))
              (portRef I0 (instanceRef U712_CHIP_RAM.SDRAM_COUNTER_RNI9NL8E_3))
            )
          )
          (net (rename U712_CHIP_RAM.DMA_COL_ADDRESSZ0Z_5 "U712_CHIP_RAM.DMA_COL_ADDRESS[5]") 
            (joined 
              (portRef Q (instanceRef U712_CHIP_RAM.DMA_COL_ADDRESS_nesr_5))
              (portRef I2 (instanceRef U712_CHIP_RAM.CMA_esr_RNO_3_5))
            )
          )
          (net (rename a_19 "A[19]") 
            (joined 
              (portRef PACKAGEPIN (instanceRef A_ibuf_19))
              (portRef A_19)
            )
          )
          (net (rename cma_0 "CMA[0]") 
            (joined 
              (portRef PACKAGEPIN (instanceRef CMA_obuf_0))
              (portRef CMA_0)
            )
          )
          (net (rename U712_CHIP_RAM.SDRAM_CMDZ1Z_1 "U712_CHIP_RAM.SDRAM_CMD_1") 
            (joined 
              (portRef O (instanceRef U712_CHIP_RAM.SDRAM_CMD_RNO_2))
              (portRef D (instanceRef U712_CHIP_RAM.SDRAM_CMD_2))
            )
          )
          (net (rename U712_CHIP_RAM.CMA_esr_RNO_0Z0Z_1 "U712_CHIP_RAM.CMA_esr_RNO_0[1]") 
            (joined 
              (portRef O (instanceRef U712_CHIP_RAM.CMA_esr_RNO_0_1))
              (portRef I0 (instanceRef U712_CHIP_RAM.CMA_esr_RNO_1))
            )
          )
          (net (rename U712_CHIP_RAM.N_311 "U712_CHIP_RAM.N_311") 
            (joined 
              (portRef O (instanceRef U712_CHIP_RAM.SDRAM_COUNTER_RNI4CEN3_3))
              (portRef I1 (instanceRef U712_CHIP_RAM.SDRAM_COUNTER_RNI9NL8E_3))
              (portRef I1 (instanceRef U712_CHIP_RAM.SDRAM_COUNTER_RNO_0))
              (portRef I2 (instanceRef U712_CHIP_RAM.CPU_CYCLE_esr_RNO))
            )
          )
          (net (rename a_4 "A[4]") 
            (joined 
              (portRef PACKAGEPIN (instanceRef A_ibuf_4))
              (portRef A_4)
            )
          )
          (net (rename U712_CHIP_RAM.N_213 "U712_CHIP_RAM.N_213") 
            (joined 
              (portRef O (instanceRef U712_CHIP_RAM.WRITE_CYCLE_RNO_0))
              (portRef I0 (instanceRef U712_CHIP_RAM.WRITE_CYCLE_RNO))
            )
          )
          (net (rename U712_CHIP_RAM.N_176 "U712_CHIP_RAM.N_176") 
            (joined 
              (portRef O (instanceRef U712_CHIP_RAM.WRITE_CYCLE_RNIMTA11))
              (portRef I0 (instanceRef U712_CHIP_RAM.SDRAM_COUNTER_RNIOBA64_0_3))
              (portRef I0 (instanceRef U712_CHIP_RAM.SDRAM_COUNTER_RNIOBA64_3))
            )
          )
          (net (rename U712_CHIP_RAM.DMA_ROW_ADDRESSZ0Z_2 "U712_CHIP_RAM.DMA_ROW_ADDRESS[2]") 
            (joined 
              (portRef Q (instanceRef U712_CHIP_RAM.DMA_ROW_ADDRESS_esr_2))
              (portRef I3 (instanceRef U712_CHIP_RAM.CMA_esr_RNO_2))
            )
          )
          (net (rename N_171_i "N_171_i") 
            (joined 
              (portRef O (instanceRef U712_BYTE_ENABLE.N_171_i))
              (portRef DOUT0 (instanceRef CUUBEn_obuf))
            )
          )
          (net (rename U712_CHIP_RAM.N_300 "U712_CHIP_RAM.N_300") 
            (joined 
              (portRef O (instanceRef U712_CHIP_RAM.SDRAM_CONFIGURED_RNINN5O1))
              (portRef I1 (instanceRef U712_CHIP_RAM.SDRAM_COUNTER_RNI63MN7_2))
            )
          )
          (net (rename U712_CHIP_RAM.CMA_5_0_8 "U712_CHIP_RAM.CMA_5_0[8]") 
            (joined 
              (portRef O (instanceRef U712_CHIP_RAM.SDRAM_CMD_RNI9CFE_0))
              (portRef I2 (instanceRef U712_CHIP_RAM.CMA_esr_RNO_9))
              (portRef I2 (instanceRef U712_CHIP_RAM.CMA_esr_RNO_8))
              (portRef I2 (instanceRef U712_CHIP_RAM.CMA_esr_RNO_1_5))
              (portRef I2 (instanceRef U712_CHIP_RAM.CMA_esr_RNO_2_5))
            )
          )
          (net (rename U712_CYCLE_TERM.TACK_STATEc_i "U712_CYCLE_TERM.TACK_STATEc_i") 
            (joined 
              (portRef O (instanceRef U712_CYCLE_TERM.TACK_STATE_RNO_1))
              (portRef D (instanceRef U712_CYCLE_TERM.TACK_STATE_1))
            )
          )
          (net (rename U712_CHIP_RAM.SDRAM_COUNTER_lm_7 "U712_CHIP_RAM.SDRAM_COUNTER_lm[7]") 
            (joined 
              (portRef O (instanceRef U712_CHIP_RAM.SDRAM_COUNTER_RNO_7))
              (portRef D (instanceRef U712_CHIP_RAM.SDRAM_COUNTER_7))
            )
          )
          (net (rename U712_CHIP_RAM.CAS_SYNCZ0Z_2 "U712_CHIP_RAM.CAS_SYNC[2]") 
            (joined 
              (portRef Q (instanceRef U712_CHIP_RAM.CAS_SYNC_2))
              (portRef I1 (instanceRef U712_CHIP_RAM.DMA_CYCLE_START_RNO))
            )
          )
          (net (rename REG_CYCLEm "REG_CYCLEm") 
            (joined 
              (portRef Q (instanceRef U712_REG_SM.REG_CYCLE))
              (portRef I1 (instanceRef U712_BUFFERS.un1_DRDENn_0_a2_0_a3))
              (portRef I1 (instanceRef U712_BUFFERS.un1_VBENn_0_a2_0_a3))
              (portRef I1 (instanceRef U712_REG_SM.REG_CYCLE_RNO))
            )
          )
          (net (rename CMA_c_1 "CMA_c[1]") 
            (joined 
              (portRef Q (instanceRef U712_CHIP_RAM.CMA_esr_1))
              (portRef DOUT0 (instanceRef CMA_obuf_1))
            )
          )
          (net (rename U712_CHIP_RAM.SDRAM_COUNTER_cry_2 "U712_CHIP_RAM.SDRAM_COUNTER_cry[2]") 
            (joined 
              (portRef CO (instanceRef U712_CHIP_RAM.SDRAM_COUNTER_cry_c_2))
              (portRef I3 (instanceRef U712_CHIP_RAM.SDRAM_COUNTER_RNO_3))
              (portRef CI (instanceRef U712_CHIP_RAM.SDRAM_COUNTER_cry_c_3))
            )
          )
          (net (rename dra_9 "DRA[9]") 
            (joined 
              (portRef PACKAGEPIN (instanceRef DRA_ibuf_9))
              (portRef DRA_9)
            )
          )
          (net (rename U712_CHIP_RAM.SDRAM_COUNTERZ0Z_5 "U712_CHIP_RAM.SDRAM_COUNTER[5]") 
            (joined 
              (portRef Q (instanceRef U712_CHIP_RAM.SDRAM_COUNTER_5))
              (portRef I1 (instanceRef U712_CHIP_RAM.SDRAM_COUNTER_RNIAENR1_7))
              (portRef I1 (instanceRef U712_CHIP_RAM.SDRAM_COUNTER_RNO_5))
              (portRef I0 (instanceRef U712_CHIP_RAM.SDRAM_COUNTER_cry_c_5))
            )
          )
          (net (rename U712_CHIP_RAM.SDRAM_CMD_cnst_0_1_62_i_a2_i_0_1 "U712_CHIP_RAM.SDRAM_CMD_cnst_0_1_62_i_a2_i_0_1") 
            (joined 
              (portRef O (instanceRef U712_CHIP_RAM.SDRAM_CMD_e_0_RNO_2_1))
              (portRef I3 (instanceRef U712_CHIP_RAM.SDRAM_CMD_e_0_RNO_1))
            )
          )
          (net (rename U712_CHIP_RAM.REFRESH_COUNTER_s_6 "U712_CHIP_RAM.REFRESH_COUNTER_s[6]") 
            (joined 
              (portRef O (instanceRef U712_CHIP_RAM.REFRESH_COUNTER_RNO_6))
              (portRef D (instanceRef U712_CHIP_RAM.REFRESH_COUNTER_6))
            )
          )
          (net (rename U712_CHIP_RAM.REFRESH_COUNTER_cry_6 "U712_CHIP_RAM.REFRESH_COUNTER_cry[6]") 
            (joined 
              (portRef CO (instanceRef U712_CHIP_RAM.REFRESH_COUNTER_cry_c_6))
              (portRef I3 (instanceRef U712_CHIP_RAM.REFRESH_COUNTER_RNO_7))
            )
          )
          (net (rename U712_CHIP_RAM.CMA_esr_RNO_1Z0Z_1 "U712_CHIP_RAM.CMA_esr_RNO_1[1]") 
            (joined 
              (portRef O (instanceRef U712_CHIP_RAM.CMA_esr_RNO_1_1))
              (portRef I1 (instanceRef U712_CHIP_RAM.CMA_esr_RNO_1))
            )
          )
          (net (rename U712_REG_SM.STATE_COUNTZ0Z_4 "U712_REG_SM.STATE_COUNT[4]") 
            (joined 
              (portRef Q (instanceRef U712_REG_SM.STATE_COUNT_4))
              (portRef I3 (instanceRef U712_REG_SM.STATE_COUNT_RNO_4))
              (portRef I2 (instanceRef U712_REG_SM.STATE_COUNT_RNO_5))
              (portRef I2 (instanceRef U712_REG_SM.REG_TACK_RNO))
            )
          )
          (net (rename U712_CYCLE_TERM.TACK_STATEZ0Z_4 "U712_CYCLE_TERM.TACK_STATE[4]") 
            (joined 
              (portRef Q (instanceRef U712_CYCLE_TERM.TACK_STATE_4))
              (portRef I2 (instanceRef U712_CYCLE_TERM.TACK_STATE_RNO_0))
              (portRef I3 (instanceRef U712_CYCLE_TERM.TACK_EN_i_ess_RNO_1))
            )
          )
          (net (rename U712_CHIP_RAM.CMA_5_0 "U712_CHIP_RAM.CMA_5[0]") 
            (joined 
              (portRef O (instanceRef U712_CHIP_RAM.CMA_esr_RNO_0))
              (portRef D (instanceRef U712_CHIP_RAM.CMA_esr_0))
            )
          )
          (net (rename DBR_SYNCZ0Z_0 "DBR_SYNC[0]") 
            (joined 
              (portRef Q (instanceRef DBR_SYNC_0))
              (portRef I3 (instanceRef DBR_SYNC_1_THRU_LUT4_0))
              (portRef I0 (instanceRef U712_REG_SM.C3_SYNC_RNIBM0G2_2))
            )
          )
          (net (rename A_c_6 "A_c[6]") 
            (joined 
              (portRef DIN0 (instanceRef A_ibuf_6))
              (portRef I0 (instanceRef U712_CHIP_RAM.CMA_esr_RNO_1_4))
            )
          )
          (net (rename U712_CHIP_RAM.N_187 "U712_CHIP_RAM.N_187") 
            (joined 
              (portRef O (instanceRef U712_CHIP_RAM.SDRAM_CONFIGURED_RNI5V372))
              (portRef I0 (instanceRef U712_CHIP_RAM.CLK_EN_ess_RNO_0))
              (portRef I1 (instanceRef U712_CHIP_RAM.SDRAM_COUNTER_RNIOBA64_0_3))
              (portRef I1 (instanceRef U712_CHIP_RAM.SDRAM_COUNTER_RNIOBA64_3))
              (portRef I0 (instanceRef U712_CHIP_RAM.SDRAM_COUNTER_RNIOGP34_3))
              (portRef I1 (instanceRef U712_CHIP_RAM.SDRAM_COUNTER_RNILJN86_2))
              (portRef I0 (instanceRef U712_CHIP_RAM.CPU_TACK_RNO_2))
            )
          )
          (net (rename A_c_13 "A_c[13]") 
            (joined 
              (portRef DIN0 (instanceRef A_ibuf_13))
              (portRef I1 (instanceRef U712_CHIP_RAM.CMA_esr_RNO_1_4))
            )
          )
          (net (rename U712_CHIP_RAM.REFRESH5lto1 "U712_CHIP_RAM.REFRESH5lto1") 
            (joined 
              (portRef Q (instanceRef U712_CHIP_RAM.REFRESH_COUNTER_1))
              (portRef I1 (instanceRef U712_CHIP_RAM.REFRESH_RNO_0))
              (portRef I1 (instanceRef U712_CHIP_RAM.REFRESH_COUNTER_RNO_1))
              (portRef I0 (instanceRef U712_CHIP_RAM.REFRESH_COUNTER_cry_c_1))
            )
          )
          (net (rename U712_CHIP_RAM.DMA_ROW_ADDRESS9_0 "U712_CHIP_RAM.DMA_ROW_ADDRESS9_0") 
            (joined 
              (portRef O (instanceRef U712_CHIP_RAM.DMA_ROW_ADDRESS_esr_ctle_9))
              (portRef E (instanceRef U712_CHIP_RAM.DMA_ROW_ADDRESS_esr_0))
              (portRef E (instanceRef U712_CHIP_RAM.DMA_ROW_ADDRESS_esr_1))
              (portRef E (instanceRef U712_CHIP_RAM.DMA_ROW_ADDRESS_esr_2))
              (portRef E (instanceRef U712_CHIP_RAM.DMA_ROW_ADDRESS_esr_3))
              (portRef E (instanceRef U712_CHIP_RAM.DMA_ROW_ADDRESS_esr_4))
              (portRef E (instanceRef U712_CHIP_RAM.DMA_ROW_ADDRESS_esr_5))
              (portRef E (instanceRef U712_CHIP_RAM.DMA_ROW_ADDRESS_esr_6))
              (portRef E (instanceRef U712_CHIP_RAM.DMA_ROW_ADDRESS_esr_7))
              (portRef E (instanceRef U712_CHIP_RAM.DMA_ROW_ADDRESS_esr_8))
              (portRef E (instanceRef U712_CHIP_RAM.DMA_ROW_ADDRESS_esr_9))
            )
          )
          (net (rename CLK80_PLL "CLK80_PLL") 
            (joined 
              (portRef PLLOUTGLOBALA (instanceRef pll))
              (portRef I0 (instanceRef CLKRAM_obuf_RNO))
              (portRef C (instanceRef DBR_SYNC_0))
              (portRef C (instanceRef DBR_SYNC_1))
              (portRef C (instanceRef U712_REG_SM.DS_EN))
              (portRef C (instanceRef U712_REG_SM.C3_SYNC_0))
              (portRef C (instanceRef U712_REG_SM.C3_SYNC_1))
              (portRef C (instanceRef U712_REG_SM.C1_SYNC_1))
              (portRef C (instanceRef U712_REG_SM.C1_SYNC_2))
              (portRef C (instanceRef U712_REG_SM.STATE_COUNT_4))
              (portRef C (instanceRef U712_REG_SM.STATE_COUNT_0))
              (portRef C (instanceRef U712_REG_SM.STATE_COUNT_6))
              (portRef C (instanceRef U712_REG_SM.STATE_COUNT_3))
              (portRef C (instanceRef U712_REG_SM.REG_CYCLE))
              (portRef C (instanceRef U712_REG_SM.REG_TACK))
              (portRef C (instanceRef U712_REG_SM.REG_CYCLE_START))
              (portRef C (instanceRef U712_REG_SM.REG_CYCLE_GO))
              (portRef C (instanceRef U712_REG_SM.C3_SYNC_2))
              (portRef C (instanceRef U712_REG_SM.STATE_COUNT_5))
              (portRef C (instanceRef U712_REG_SM.STATE_COUNT_1))
              (portRef C (instanceRef U712_REG_SM.C1_SYNC_0))
              (portRef C (instanceRef U712_REG_SM.STATE_COUNT_2))
              (portRef C (instanceRef U712_REG_SM.REGENn_1))
              (portRef C (instanceRef U712_CYCLE_TERM.TACK_STATE_2))
              (portRef C (instanceRef U712_CYCLE_TERM.TACK_OUTn))
              (portRef C (instanceRef U712_CYCLE_TERM.TACK_EN_i_ess))
              (portRef C (instanceRef U712_CYCLE_TERM.TACK_STATE_3))
              (portRef C (instanceRef U712_CYCLE_TERM.TACK_STATE_0))
              (portRef C (instanceRef U712_CYCLE_TERM.TACK_STATE_1))
              (portRef C (instanceRef U712_CYCLE_TERM.TACK_STATE_4))
              (portRef C (instanceRef U712_CHIP_RAM.CMA_esr_2))
              (portRef C (instanceRef U712_CHIP_RAM.CMA_esr_7))
              (portRef C (instanceRef U712_CHIP_RAM.CMA_esr_6))
              (portRef C (instanceRef U712_CHIP_RAM.CMA_esr_5))
              (portRef C (instanceRef U712_CHIP_RAM.CMA_esr_10))
              (portRef C (instanceRef U712_CHIP_RAM.CPU_CYCLE_esr))
              (portRef C (instanceRef U712_CHIP_RAM.CMA_esr_3))
              (portRef C (instanceRef U712_CHIP_RAM.SDRAM_CMD_e_0_1))
              (portRef C (instanceRef U712_CHIP_RAM.CMA_esr_0))
              (portRef C (instanceRef U712_CHIP_RAM.CLK_EN_ess))
              (portRef C (instanceRef U712_CHIP_RAM.RASn))
              (portRef C (instanceRef U712_CHIP_RAM.CMA_esr_4))
              (portRef C (instanceRef U712_CHIP_RAM.CMA_esr_1))
              (portRef C (instanceRef U712_CHIP_RAM.CMA_esr_9))
              (portRef C (instanceRef U712_CHIP_RAM.CMA_esr_8))
              (portRef C (instanceRef U712_CHIP_RAM.WEn))
              (portRef C (instanceRef U712_CHIP_RAM.SDRAM_COUNTER_0))
              (portRef C (instanceRef U712_CHIP_RAM.SDRAM_COUNTER_7))
              (portRef C (instanceRef U712_CHIP_RAM.CASn))
              (portRef C (instanceRef U712_CHIP_RAM.SDRAM_CMD_2))
              (portRef C (instanceRef U712_CHIP_RAM.REFRESH))
              (portRef C (instanceRef U712_CHIP_RAM.SDRAM_COUNTER_2))
              (portRef C (instanceRef U712_CHIP_RAM.CAS_SYNC_0))
              (portRef C (instanceRef U712_CHIP_RAM.REFRESH_SYNC_0))
              (portRef C (instanceRef U712_CHIP_RAM.SDRAM_CONFIGURED))
              (portRef C (instanceRef U712_CHIP_RAM.DMA_CYCLE))
              (portRef C (instanceRef U712_CHIP_RAM.WRITE_CYCLE))
              (portRef C (instanceRef U712_CHIP_RAM.DMA_CYCLE_START))
              (portRef C (instanceRef U712_CHIP_RAM.SDRAM_COUNTER_4))
              (portRef C (instanceRef U712_CHIP_RAM.SDRAM_COUNTER_6))
              (portRef C (instanceRef U712_CHIP_RAM.SDRAM_COUNTER_1))
              (portRef C (instanceRef U712_CHIP_RAM.DBENn))
              (portRef C (instanceRef U712_CHIP_RAM.CAS_SYNC_1))
              (portRef C (instanceRef U712_CHIP_RAM.REFRESH_SYNC_1))
              (portRef C (instanceRef U712_CHIP_RAM.SDRAM_COUNTER_5))
              (portRef C (instanceRef U712_CHIP_RAM.CPU_CYCLE_START))
              (portRef C (instanceRef U712_CHIP_RAM.DBDIR))
              (portRef C (instanceRef U712_CHIP_RAM.CRCSn))
              (portRef C (instanceRef U712_CHIP_RAM.SDRAM_CMD_0))
              (portRef C (instanceRef U712_CHIP_RAM.SDRAM_COUNTER_3))
              (portRef C (instanceRef U712_CHIP_RAM.SDRAM_CMD_3))
              (portRef C (instanceRef U712_CHIP_RAM.CPU_TACK))
              (portRef C (instanceRef U712_CHIP_RAM.CAS_SYNC_2))
            )
          )
          (net (rename cma_5 "CMA[5]") 
            (joined 
              (portRef PACKAGEPIN (instanceRef CMA_obuf_5))
              (portRef CMA_5)
            )
          )
          (net (rename rasn "RASn") 
            (joined 
              (portRef PACKAGEPIN (instanceRef RASn_obuf))
              (portRef RASn)
            )
          )
          (net (rename dra_7 "DRA[7]") 
            (joined 
              (portRef PACKAGEPIN (instanceRef DRA_ibuf_7))
              (portRef DRA_7)
            )
          )
          (net (rename U712_REG_SM.C1_SYNCZ0Z_1 "U712_REG_SM.C1_SYNC[1]") 
            (joined 
              (portRef Q (instanceRef U712_REG_SM.C1_SYNC_1))
              (portRef I3 (instanceRef U712_REG_SM.C1_SYNC_2_THRU_LUT4_0))
              (portRef I1 (instanceRef U712_REG_SM.STATE_COUNT_RNI20MC2_6))
              (portRef I1 (instanceRef U712_REG_SM.C1_SYNC_RNI9DCD1_2))
              (portRef I1 (instanceRef U712_REG_SM.C1_SYNC_RNI9DCD1_0_2))
            )
          )
          (net (rename RASn_c "RASn_c") 
            (joined 
              (portRef Q (instanceRef U712_CHIP_RAM.RASn))
              (portRef DOUT0 (instanceRef RASn_obuf))
            )
          )
          (net (rename a_1 "A[1]") 
            (joined 
              (portRef PACKAGEPIN (instanceRef A_ibuf_1))
              (portRef A_1)
            )
          )
          (net (rename U712_REG_SM.STATE_COUNTc_0_i "U712_REG_SM.STATE_COUNTc_0_i") 
            (joined 
              (portRef O (instanceRef U712_REG_SM.STATE_COUNT_RNO_6))
              (portRef D (instanceRef U712_REG_SM.STATE_COUNT_6))
            )
          )
          (net (rename U712_CYCLE_TERM.TACK_OUTn_0 "U712_CYCLE_TERM.TACK_OUTn_0") 
            (joined 
              (portRef O (instanceRef U712_CYCLE_TERM.TACK_OUTn_RNO))
              (portRef D (instanceRef U712_CYCLE_TERM.TACK_OUTn))
            )
          )
          (net (rename U712_CHIP_RAM.DMA_ROW_ADDRESSZ0Z_7 "U712_CHIP_RAM.DMA_ROW_ADDRESS[7]") 
            (joined 
              (portRef Q (instanceRef U712_CHIP_RAM.DMA_ROW_ADDRESS_esr_7))
              (portRef I3 (instanceRef U712_CHIP_RAM.CMA_esr_RNO_7))
            )
          )
          (net (rename U712_BYTE_ENABLE.N_273 "U712_BYTE_ENABLE.N_273") 
            (joined 
              (portRef O (instanceRef U712_BYTE_ENABLE.un1_CUMBEn_i_a3))
              (portRef I2 (instanceRef U712_BYTE_ENABLE.N_172_i))
            )
          )
          (net (rename U712_CYCLE_TERM.N_207_i_0_en_0 "U712_CYCLE_TERM.N_207_i_0_en_0") 
            (joined 
              (portRef O (instanceRef U712_CYCLE_TERM.TACK_EN_i_ess_RNO_0))
              (portRef E (instanceRef U712_CYCLE_TERM.TACK_EN_i_ess))
            )
          )
          (net (rename U712_CHIP_RAM.REFRESH_RNOZ0Z_0 "U712_CHIP_RAM.REFRESH_RNO_0") 
            (joined 
              (portRef O (instanceRef U712_CHIP_RAM.REFRESH_RNO_0))
              (portRef I0 (instanceRef U712_CHIP_RAM.REFRESH_RNO))
            )
          )
          (net (rename U712_CHIP_RAM.SDRAM_COUNTER_lm_4 "U712_CHIP_RAM.SDRAM_COUNTER_lm[4]") 
            (joined 
              (portRef O (instanceRef U712_CHIP_RAM.SDRAM_COUNTER_RNO_4))
              (portRef D (instanceRef U712_CHIP_RAM.SDRAM_COUNTER_4))
            )
          )
          (net (rename U712_CHIP_RAM.CAS_SYNCZ0Z_1 "U712_CHIP_RAM.CAS_SYNC[1]") 
            (joined 
              (portRef Q (instanceRef U712_CHIP_RAM.CAS_SYNC_1))
              (portRef I3 (instanceRef U712_CHIP_RAM.CAS_SYNC_2_THRU_LUT4_0))
              (portRef I1 (instanceRef U712_CHIP_RAM.DMA_CYCLE_START_RNO_0))
            )
          )
          (net (rename DRA_c_5 "DRA_c[5]") 
            (joined 
              (portRef DIN0 (instanceRef DRA_ibuf_5))
              (portRef I3 (instanceRef U712_CHIP_RAM.DMA_ROW_ADDRESS_esr_4_THRU_LUT4_0))
              (portRef I3 (instanceRef U712_CHIP_RAM.DMA_COL_ADDRESS_nesr_3_THRU_LUT4_0))
            )
          )
          (net (rename CMA_c_2 "CMA_c[2]") 
            (joined 
              (portRef Q (instanceRef U712_CHIP_RAM.CMA_esr_2))
              (portRef DOUT0 (instanceRef CMA_obuf_2))
            )
          )
          (net (rename U712_CHIP_RAM.SDRAM_COUNTER_cry_5 "U712_CHIP_RAM.SDRAM_COUNTER_cry[5]") 
            (joined 
              (portRef CO (instanceRef U712_CHIP_RAM.SDRAM_COUNTER_cry_c_5))
              (portRef I3 (instanceRef U712_CHIP_RAM.SDRAM_COUNTER_RNO_6))
              (portRef CI (instanceRef U712_CHIP_RAM.SDRAM_COUNTER_cry_c_6))
            )
          )
          (net (rename U712_CHIP_RAM.CMA_esr_RNO_2Z0Z_1 "U712_CHIP_RAM.CMA_esr_RNO_2[1]") 
            (joined 
              (portRef O (instanceRef U712_CHIP_RAM.CMA_esr_RNO_2_1))
              (portRef I2 (instanceRef U712_CHIP_RAM.CMA_esr_RNO_1))
            )
          )
          (net (rename U712_CHIP_RAM.SDRAM_COUNTERZ0Z_6 "U712_CHIP_RAM.SDRAM_COUNTER[6]") 
            (joined 
              (portRef Q (instanceRef U712_CHIP_RAM.SDRAM_COUNTER_6))
              (portRef I2 (instanceRef U712_CHIP_RAM.SDRAM_COUNTER_RNIAENR1_7))
              (portRef I1 (instanceRef U712_CHIP_RAM.SDRAM_COUNTER_RNO_6))
              (portRef I0 (instanceRef U712_CHIP_RAM.SDRAM_COUNTER_cry_c_6))
            )
          )
          (net (rename U712_CHIP_RAM.SDRAM_CONFIGURED_0 "U712_CHIP_RAM.SDRAM_CONFIGURED_0") 
            (joined 
              (portRef O (instanceRef U712_CHIP_RAM.SDRAM_CONFIGURED_RNO))
              (portRef D (instanceRef U712_CHIP_RAM.SDRAM_CONFIGURED))
            )
          )
          (net (rename U712_CHIP_RAM.REFRESH_COUNTER_s_3 "U712_CHIP_RAM.REFRESH_COUNTER_s[3]") 
            (joined 
              (portRef O (instanceRef U712_CHIP_RAM.REFRESH_COUNTER_RNO_3))
              (portRef D (instanceRef U712_CHIP_RAM.REFRESH_COUNTER_3))
            )
          )
          (net (rename U712_CHIP_RAM.REFRESH_COUNTER_cry_5 "U712_CHIP_RAM.REFRESH_COUNTER_cry[5]") 
            (joined 
              (portRef CO (instanceRef U712_CHIP_RAM.REFRESH_COUNTER_cry_c_5))
              (portRef I3 (instanceRef U712_CHIP_RAM.REFRESH_COUNTER_RNO_6))
              (portRef CI (instanceRef U712_CHIP_RAM.REFRESH_COUNTER_cry_c_6))
            )
          )
          (net (rename CLK_EN_c "CLK_EN_c") 
            (joined 
              (portRef Q (instanceRef U712_CHIP_RAM.CLK_EN_ess))
              (portRef DOUT0 (instanceRef CLK_EN_obuf))
            )
          )
          (net (rename C1_c "C1_c") 
            (joined 
              (portRef DIN0 (instanceRef C1_ibuf))
              (portRef I3 (instanceRef U712_REG_SM.C1_SYNC_0_THRU_LUT4_0))
              (portRef USERSIGNALTOGLOBALBUFFER (instanceRef C1_ibuf_RNIPA2A))
            )
          )
          (net (rename U712_CHIP_RAM.un1_SDRAM_COUNTER44_4_i_0_1 "U712_CHIP_RAM.un1_SDRAM_COUNTER44_4_i_0_1") 
            (joined 
              (portRef O (instanceRef U712_CHIP_RAM.CPU_TACK_RNO_2))
              (portRef I3 (instanceRef U712_CHIP_RAM.CPU_TACK_RNO))
            )
          )
          (net (rename U712_CHIP_RAM.CMA_5_7 "U712_CHIP_RAM.CMA_5[7]") 
            (joined 
              (portRef O (instanceRef U712_CHIP_RAM.CMA_esr_RNO_7))
              (portRef D (instanceRef U712_CHIP_RAM.CMA_esr_7))
            )
          )
          (net (rename U712_REG_SM.STATE_COUNTc_i "U712_REG_SM.STATE_COUNTc_i") 
            (joined 
              (portRef O (instanceRef U712_REG_SM.STATE_COUNT_RNO_5))
              (portRef D (instanceRef U712_REG_SM.STATE_COUNT_5))
            )
          )
          (net (rename A_c_16 "A_c[16]") 
            (joined 
              (portRef DIN0 (instanceRef A_ibuf_16))
              (portRef I0 (instanceRef U712_CHIP_RAM.CMA_esr_RNO_1_7))
            )
          )
          (net (rename vbenn "VBENn") 
            (joined 
              (portRef PACKAGEPIN (instanceRef VBENn_obuf))
              (portRef VBENn)
            )
          )
          (net (rename U712_REG_SM.C3_SYNCZ0Z_0 "U712_REG_SM.C3_SYNC[0]") 
            (joined 
              (portRef Q (instanceRef U712_REG_SM.C3_SYNC_0))
              (portRef I3 (instanceRef U712_REG_SM.C3_SYNC_1_THRU_LUT4_0))
              (portRef I3 (instanceRef U712_REG_SM.C1_SYNC_RNI9DCD1_2))
              (portRef I3 (instanceRef U712_REG_SM.C1_SYNC_RNI9DCD1_0_2))
              (portRef I1 (instanceRef U712_REG_SM.C1_SYNC_RNIFFTG1_2))
            )
          )
          (net (rename U712_CHIP_RAM.SDRAM_COUNTERZ0Z_3 "U712_CHIP_RAM.SDRAM_COUNTER[3]") 
            (joined 
              (portRef Q (instanceRef U712_CHIP_RAM.SDRAM_COUNTER_3))
              (portRef I1 (instanceRef U712_CHIP_RAM.CLK_EN_ess_RNO_0))
              (portRef I3 (instanceRef U712_CHIP_RAM.SDRAM_COUNTER_RNIOBA64_0_3))
              (portRef I3 (instanceRef U712_CHIP_RAM.SDRAM_COUNTER_RNIOBA64_3))
              (portRef I3 (instanceRef U712_CHIP_RAM.SDRAM_COUNTER_RNIOGP34_3))
              (portRef I1 (instanceRef U712_CHIP_RAM.CPU_TACK_RNO_1))
              (portRef I3 (instanceRef U712_CHIP_RAM.CPU_TACK_RNO_3))
              (portRef I2 (instanceRef U712_CHIP_RAM.WRITE_CYCLE_RNILL8G1))
              (portRef I2 (instanceRef U712_CHIP_RAM.CPU_TACK_RNO_4))
              (portRef I1 (instanceRef U712_CHIP_RAM.SDRAM_COUNTER_RNIVGRT_0_3))
              (portRef I1 (instanceRef U712_CHIP_RAM.SDRAM_COUNTER_RNIVGRT_3))
              (portRef I2 (instanceRef U712_CHIP_RAM.SDRAM_COUNTER_RNIQTMR1_3))
              (portRef I1 (instanceRef U712_CHIP_RAM.SDRAM_COUNTER_RNO_3))
              (portRef I0 (instanceRef U712_CHIP_RAM.SDRAM_COUNTER_cry_c_3))
            )
          )
          (net (rename U712_CHIP_RAM.REFRESH_COUNTER_s_4 "U712_CHIP_RAM.REFRESH_COUNTER_s[4]") 
            (joined 
              (portRef O (instanceRef U712_CHIP_RAM.REFRESH_COUNTER_RNO_4))
              (portRef D (instanceRef U712_CHIP_RAM.REFRESH_COUNTER_4))
            )
          )
          (net (rename U712_CHIP_RAM.REFRESH5lto2 "U712_CHIP_RAM.REFRESH5lto2") 
            (joined 
              (portRef Q (instanceRef U712_CHIP_RAM.REFRESH_COUNTER_2))
              (portRef I2 (instanceRef U712_CHIP_RAM.REFRESH_RNO_0))
              (portRef I1 (instanceRef U712_CHIP_RAM.REFRESH_COUNTER_RNO_2))
              (portRef I0 (instanceRef U712_CHIP_RAM.REFRESH_COUNTER_cry_c_2))
            )
          )
          (net (rename U712_CHIP_RAM.DMA_COL_ADDRESS10_0 "U712_CHIP_RAM.DMA_COL_ADDRESS10_0") 
            (joined 
              (portRef O (instanceRef U712_CHIP_RAM.DMA_A1_nesr_ctle))
              (portRef E (instanceRef U712_CHIP_RAM.DMA_COL_ADDRESS_nesr_0))
              (portRef E (instanceRef U712_CHIP_RAM.DMA_COL_ADDRESS_nesr_1))
              (portRef E (instanceRef U712_CHIP_RAM.DMA_COL_ADDRESS_nesr_2))
              (portRef E (instanceRef U712_CHIP_RAM.DMA_COL_ADDRESS_nesr_3))
              (portRef E (instanceRef U712_CHIP_RAM.DMA_COL_ADDRESS_nesr_4))
              (portRef E (instanceRef U712_CHIP_RAM.DMA_COL_ADDRESS_nesr_5))
              (portRef E (instanceRef U712_CHIP_RAM.DMA_COL_ADDRESS_nesr_6))
              (portRef E (instanceRef U712_CHIP_RAM.DMA_COL_ADDRESS_nesr_7))
              (portRef E (instanceRef U712_CHIP_RAM.DMA_A1_nesr))
            )
          )
          (net (rename U712_CHIP_RAM.CMA_esr_RNO_1Z0Z_3 "U712_CHIP_RAM.CMA_esr_RNO_1[3]") 
            (joined 
              (portRef O (instanceRef U712_CHIP_RAM.CMA_esr_RNO_1_3))
              (portRef I1 (instanceRef U712_CHIP_RAM.CMA_esr_RNO_0_3))
            )
          )
          (net (rename DRA_c_8 "DRA_c[8]") 
            (joined 
              (portRef DIN0 (instanceRef DRA_ibuf_8))
              (portRef I3 (instanceRef U712_CHIP_RAM.DMA_ROW_ADDRESS_esr_7_THRU_LUT4_0))
              (portRef I3 (instanceRef U712_CHIP_RAM.DMA_COL_ADDRESS_nesr_6_THRU_LUT4_0))
            )
          )
          (net (rename CRCSn_c "CRCSn_c") 
            (joined 
              (portRef Q (instanceRef U712_CHIP_RAM.CRCSn))
              (portRef DOUT0 (instanceRef CRCSn_obuf))
            )
          )
          (net (rename dbdir "DBDIR") 
            (joined 
              (portRef PACKAGEPIN (instanceRef DBDIR_obuf))
              (portRef DBDIR)
            )
          )
          (net (rename a_13 "A[13]") 
            (joined 
              (portRef PACKAGEPIN (instanceRef A_ibuf_13))
              (portRef A_13)
            )
          )
          (net (rename U712_CYCLE_TERM.N_227_i "U712_CYCLE_TERM.N_227_i") 
            (joined 
              (portRef O (instanceRef U712_CYCLE_TERM.TACK_STATE_RNO_2))
              (portRef D (instanceRef U712_CYCLE_TERM.TACK_STATE_2))
            )
          )
          (net (rename U712_CHIP_RAM.un1_SDRAM_COUNTER44_8_0 "U712_CHIP_RAM.un1_SDRAM_COUNTER44_8_0") 
            (joined 
              (portRef O (instanceRef U712_CHIP_RAM.CPU_CYCLE_esr_RNO_1))
              (portRef I1 (instanceRef U712_CHIP_RAM.CPU_CYCLE_esr_RNO_0))
            )
          )
          (net (rename U712_CHIP_RAM.WRITE_CYCLE_0 "U712_CHIP_RAM.WRITE_CYCLE_0") 
            (joined 
              (portRef O (instanceRef U712_CHIP_RAM.WRITE_CYCLE_RNO))
              (portRef D (instanceRef U712_CHIP_RAM.WRITE_CYCLE))
            )
          )
          (net (rename U712_CHIP_RAM.CMA_5_2 "U712_CHIP_RAM.CMA_5[2]") 
            (joined 
              (portRef O (instanceRef U712_CHIP_RAM.CMA_esr_RNO_2))
              (portRef D (instanceRef U712_CHIP_RAM.CMA_esr_2))
            )
          )
          (net (rename U712_BYTE_ENABLE.un1_CUMBEn_i_a3_0Z0Z_0 "U712_BYTE_ENABLE.un1_CUMBEn_i_a3_0_0") 
            (joined 
              (portRef O (instanceRef U712_BYTE_ENABLE.un1_CUMBEn_i_a3_0_0))
              (portRef I3 (instanceRef U712_BYTE_ENABLE.N_172_i))
              (portRef I3 (instanceRef U712_BYTE_ENABLE.N_171_i))
            )
          )
          (net (rename N_150_i "N_150_i") 
            (joined 
              (portRef O (instanceRef U712_BYTE_ENABLE.N_150_i))
              (portRef DOUT0 (instanceRef CLLBEn_obuf))
            )
          )
          (net (rename CMA_c_8 "CMA_c[8]") 
            (joined 
              (portRef Q (instanceRef U712_CHIP_RAM.CMA_esr_8))
              (portRef DOUT0 (instanceRef CMA_obuf_8))
            )
          )
          (net (rename A_c_4 "A_c[4]") 
            (joined 
              (portRef DIN0 (instanceRef A_ibuf_4))
              (portRef I0 (instanceRef U712_CHIP_RAM.CMA_esr_RNO_1_2))
            )
          )
          (net (rename U712_CHIP_RAM.DBENn_7_0 "U712_CHIP_RAM.DBENn_7_0") 
            (joined 
              (portRef O (instanceRef U712_CHIP_RAM.DBENn_RNO_0))
              (portRef I3 (instanceRef U712_CHIP_RAM.DBENn_RNO))
            )
          )
          (net (rename A_c_11 "A_c[11]") 
            (joined 
              (portRef DIN0 (instanceRef A_ibuf_11))
              (portRef I1 (instanceRef U712_CHIP_RAM.CMA_esr_RNO_1_2))
            )
          )
          (net (rename dra_0 "DRA[0]") 
            (joined 
              (portRef DRA_0)
            )
          )
          (net (rename VBENn_c "VBENn_c") 
            (joined 
              (portRef O (instanceRef U712_BUFFERS.un1_VBENn_0_a2_0_a3))
              (portRef DOUT0 (instanceRef VBENn_obuf))
            )
          )
          (net (rename U712_CHIP_RAM.SDRAM_CMD_cnst_0_141_i_a2_i_0_0 "U712_CHIP_RAM.SDRAM_CMD_cnst_0_141_i_a2_i_0_0") 
            (joined 
              (portRef O (instanceRef U712_CHIP_RAM.SDRAM_CMD_RNO_0_3))
              (portRef I3 (instanceRef U712_CHIP_RAM.SDRAM_CMD_RNO_3))
            )
          )
          (net (rename U712_CHIP_RAM.DMA_COL_ADDRESSZ0Z_4 "U712_CHIP_RAM.DMA_COL_ADDRESS[4]") 
            (joined 
              (portRef Q (instanceRef U712_CHIP_RAM.DMA_COL_ADDRESS_nesr_4))
              (portRef I2 (instanceRef U712_CHIP_RAM.CMA_esr_RNO_0_4))
            )
          )
          (net (rename RAS0n_c "RAS0n_c") 
            (joined 
              (portRef DIN0 (instanceRef RAS0n_ibuf))
              (portRef I3 (instanceRef U712_CHIP_RAM.DMA_ROW_ADDRESS_esr_9_THRU_LUT4_0))
              (portRef I0 (instanceRef U712_CHIP_RAM.REFRESH_SYNC_RNO_0))
            )
          )
          (net (rename DMA_CYCLEm "DMA_CYCLEm") 
            (joined 
              (portRef Q (instanceRef U712_CHIP_RAM.DMA_CYCLE))
              (portRef I1 (instanceRef U712_BYTE_ENABLE.un1_CLLBEn_i_a3_0_0))
              (portRef I1 (instanceRef U712_BYTE_ENABLE.un1_CUMBEn_i_a3_0_0))
              (portRef I2 (instanceRef U712_CHIP_RAM.DMA_CYCLE_RNO))
              (portRef I0 (instanceRef U712_CHIP_RAM.DMA_CYCLE_START_RNO))
              (portRef I0 (instanceRef U712_BUFFERS.un1_DRDENn_0_a2_0_a3))
              (portRef I1 (instanceRef U712_BUFFERS.DRDDIR_i_m2_i_m2))
            )
          )
          (net (rename un1_LDSn_i_0 "un1_LDSn_i_0") 
            (joined 
              (portRef O (instanceRef U712_BYTE_ENABLE.un1_LDSn_i_0))
              (portRef DOUT0 (instanceRef LDSn_obuf))
            )
          )
          (net (rename U712_REG_SM.DS_ENZ0 "U712_REG_SM.DS_EN") 
            (joined 
              (portRef O (instanceRef U712_REG_SM.DS_EN_RNO))
              (portRef D (instanceRef U712_REG_SM.DS_EN))
            )
          )
          (net (rename U712_CHIP_RAM.REFRESH_COUNTERZ0Z_6 "U712_CHIP_RAM.REFRESH_COUNTER[6]") 
            (joined 
              (portRef Q (instanceRef U712_CHIP_RAM.REFRESH_COUNTER_6))
              (portRef I1 (instanceRef U712_CHIP_RAM.REFRESH_RNO_1))
              (portRef I1 (instanceRef U712_CHIP_RAM.REFRESH_COUNTER_RNO_6))
              (portRef I0 (instanceRef U712_CHIP_RAM.REFRESH_COUNTER_cry_c_6))
            )
          )
          (net (rename U712_CHIP_RAM.N_236 "U712_CHIP_RAM.N_236") 
            (joined 
              (portRef O (instanceRef U712_CHIP_RAM.SDRAM_CMD_e_0_RNO_0_1))
              (portRef I1 (instanceRef U712_CHIP_RAM.SDRAM_CMD_e_0_RNO_1))
            )
          )
          (net (rename U712_CHIP_RAM.N_219 "U712_CHIP_RAM.N_219") 
            (joined 
              (portRef O (instanceRef U712_CHIP_RAM.CPU_TACK_RNO_1))
              (portRef I2 (instanceRef U712_CHIP_RAM.CPU_TACK_RNO))
            )
          )
          (net (rename U712_CHIP_RAM.DMA_ROW_ADDRESSZ0Z_8 "U712_CHIP_RAM.DMA_ROW_ADDRESS[8]") 
            (joined 
              (portRef Q (instanceRef U712_CHIP_RAM.DMA_ROW_ADDRESS_esr_8))
              (portRef I3 (instanceRef U712_CHIP_RAM.CMA_esr_RNO_8))
            )
          )
          (net (rename U712_CHIP_RAM.DMA_CYCLE_en "U712_CHIP_RAM.DMA_CYCLE_en") 
            (joined 
              (portRef O (instanceRef U712_CHIP_RAM.DMA_CYCLE_RNO))
              (portRef D (instanceRef U712_CHIP_RAM.DMA_CYCLE))
            )
          )
          (net (rename U712_BYTE_ENABLE.N_270 "U712_BYTE_ENABLE.N_270") 
            (joined 
              (portRef O (instanceRef U712_BYTE_ENABLE.un1_CUUBEn_i_a3))
              (portRef I1 (instanceRef U712_BYTE_ENABLE.N_150_i))
              (portRef I1 (instanceRef U712_BYTE_ENABLE.N_172_i))
              (portRef I1 (instanceRef U712_BYTE_ENABLE.N_148_i))
              (portRef I1 (instanceRef U712_BYTE_ENABLE.N_171_i))
            )
          )
          (net (rename RESETn_c_i "RESETn_c_i") 
            (joined 
              (portRef O (instanceRef RESETn_ibuf_RNIM9SF))
              (portRef USERSIGNALTOGLOBALBUFFER (instanceRef RESETn_ibuf_RNIM9SF_0))
            )
          )
          (net (rename DRDENn_c "DRDENn_c") 
            (joined 
              (portRef O (instanceRef U712_BUFFERS.un1_DRDENn_0_a2_0_a3))
              (portRef DOUT0 (instanceRef DRDENn_obuf))
            )
          )
          (net (rename A_c_1 "A_c[1]") 
            (joined 
              (portRef DIN0 (instanceRef A_ibuf_1))
              (portRef I1 (instanceRef U712_BYTE_ENABLE.un1_CUMBEn_i_a3))
              (portRef I1 (instanceRef U712_BYTE_ENABLE.un1_CLMBEn_i_a3))
              (portRef I1 (instanceRef U712_BYTE_ENABLE.un1_CUUBEn_i_a3_0))
              (portRef I1 (instanceRef U712_BYTE_ENABLE.un1_CLLBEn_i_a3))
            )
          )
          (net (rename wen "WEn") 
            (joined 
              (portRef PACKAGEPIN (instanceRef WEn_obuf))
              (portRef WEn)
            )
          )
          (net (rename siz_1 "SIZ[1]") 
            (joined 
              (portRef PACKAGEPIN (instanceRef SIZ_ibuf_1))
              (portRef SIZ_1)
            )
          )
          (net (rename resetn "RESETn") 
            (joined 
              (portRef PACKAGEPIN (instanceRef RESETn_ibuf))
              (portRef RESETn)
            )
          )
          (net (rename cma_7 "CMA[7]") 
            (joined 
              (portRef PACKAGEPIN (instanceRef CMA_obuf_7))
              (portRef CMA_7)
            )
          )
          (net (rename U712_REG_SM.STATE_COUNTc_1_i "U712_REG_SM.STATE_COUNTc_1_i") 
            (joined 
              (portRef O (instanceRef U712_REG_SM.STATE_COUNT_RNO_1))
              (portRef D (instanceRef U712_REG_SM.STATE_COUNT_1))
            )
          )
          (net (rename U712_CHIP_RAM.CMA_esr_RNO_0Z0Z_2 "U712_CHIP_RAM.CMA_esr_RNO_0[2]") 
            (joined 
              (portRef O (instanceRef U712_CHIP_RAM.CMA_esr_RNO_0_2))
              (portRef I1 (instanceRef U712_CHIP_RAM.CMA_esr_RNO_2))
            )
          )
          (net (rename SIZ_c_0 "SIZ_c[0]") 
            (joined 
              (portRef DIN0 (instanceRef SIZ_ibuf_0))
              (portRef I2 (instanceRef U712_BYTE_ENABLE.un1_LDSn_i_0))
              (portRef I1 (instanceRef U712_BYTE_ENABLE.un1_CUUBEn_i_a3))
              (portRef I2 (instanceRef U712_BYTE_ENABLE.un1_UDSn_i_0))
            )
          )
          (net (rename dra_5 "DRA[5]") 
            (joined 
              (portRef PACKAGEPIN (instanceRef DRA_ibuf_5))
              (portRef DRA_5)
            )
          )
          (net (rename cumben "CUMBEn") 
            (joined 
              (portRef PACKAGEPIN (instanceRef CUMBEn_obuf))
              (portRef CUMBEn)
            )
          )
          (net (rename clkram "CLKRAM") 
            (joined 
              (portRef PACKAGEPIN (instanceRef CLKRAM_obuf))
              (portRef CLKRAM)
            )
          )
          (net (rename clk40_in "CLK40_IN") 
            (joined 
              (portRef PACKAGEPIN (instanceRef CLK40_IN_ibuf))
              (portRef CLK40_IN)
            )
          )
          (net (rename casn "CASn") 
            (joined 
              (portRef PACKAGEPIN (instanceRef CASn_obuf))
              (portRef CASn)
            )
          )
          (net (rename c3 "C3") 
            (joined 
              (portRef PACKAGEPIN (instanceRef C3_ibuf))
              (portRef C3)
            )
          )
          (net (rename U712_CHIP_RAM.un1_SDRAM_COUNTER44_0 "U712_CHIP_RAM.un1_SDRAM_COUNTER44_0") 
            (joined 
              (portRef O (instanceRef U712_CHIP_RAM.CLK_EN_ess_RNO_0))
              (portRef I1 (instanceRef U712_CHIP_RAM.CLK_EN_ess_RNO))
            )
          )
          (net (rename U712_CHIP_RAM.DMA_CYCLE_STARTZ0 "U712_CHIP_RAM.DMA_CYCLE_START") 
            (joined 
              (portRef Q (instanceRef U712_CHIP_RAM.DMA_CYCLE_START))
              (portRef I2 (instanceRef U712_CHIP_RAM.REFRESH_RNIV2P76))
              (portRef I2 (instanceRef U712_CHIP_RAM.DMA_CYCLE_START_RNO))
              (portRef I0 (instanceRef U712_CHIP_RAM.SDRAM_CMD_e_0_RNO_0_1))
              (portRef I1 (instanceRef U712_CHIP_RAM.SDRAM_COUNTER_RNO_0_0))
              (portRef I2 (instanceRef U712_CHIP_RAM.WRITE_CYCLE_RNO_0))
              (portRef I0 (instanceRef U712_CHIP_RAM.REFRESH_RNIRILU))
              (portRef I0 (instanceRef U712_CHIP_RAM.DMA_CYCLE_START_RNICLGI4))
            )
          )
          (net (rename U712_CHIP_RAM.DMA_COL_ADDRESSZ0Z_1 "U712_CHIP_RAM.DMA_COL_ADDRESS[1]") 
            (joined 
              (portRef Q (instanceRef U712_CHIP_RAM.DMA_COL_ADDRESS_nesr_1))
              (portRef I2 (instanceRef U712_CHIP_RAM.CMA_esr_RNO_0_1))
            )
          )
          (net (rename U712_CHIP_RAM.CMA25 "U712_CHIP_RAM.CMA25") 
            (joined 
              (portRef O (instanceRef U712_CHIP_RAM.CMA_esr_RNO_10))
              (portRef D (instanceRef U712_CHIP_RAM.CMA_esr_10))
            )
          )
          (net (rename DRA_c_2 "DRA_c[2]") 
            (joined 
              (portRef DIN0 (instanceRef DRA_ibuf_2))
              (portRef I3 (instanceRef U712_CHIP_RAM.DMA_ROW_ADDRESS_esr_1_THRU_LUT4_0))
              (portRef I3 (instanceRef U712_CHIP_RAM.DMA_COL_ADDRESS_nesr_0_THRU_LUT4_0))
            )
          )
          (net (rename a_3 "A[3]") 
            (joined 
              (portRef PACKAGEPIN (instanceRef A_ibuf_3))
              (portRef A_3)
            )
          )
          (net (rename U712_CHIP_RAM.SDRAM_CONFIGUREDZ0 "U712_CHIP_RAM.SDRAM_CONFIGURED") 
            (joined 
              (portRef Q (instanceRef U712_CHIP_RAM.SDRAM_CONFIGURED))
              (portRef I2 (instanceRef U712_CHIP_RAM.SDRAM_CONFIGURED_RNO))
              (portRef I2 (instanceRef U712_CHIP_RAM.SDRAM_CMD_RNO_0_0))
              (portRef I1 (instanceRef U712_CHIP_RAM.SDRAM_CONFIGURED_RNINN5O1))
              (portRef I1 (instanceRef U712_CHIP_RAM.SDRAM_CONFIGURED_RNI5V372))
              (portRef I2 (instanceRef U712_CHIP_RAM.SDRAM_CMD_e_0_RNO_0_1))
              (portRef I3 (instanceRef U712_CHIP_RAM.SDRAM_COUNTER_RNO_0_0))
              (portRef I1 (instanceRef U712_CHIP_RAM.SDRAM_CMD_e_0_RNO_2_1))
              (portRef I0 (instanceRef U712_CHIP_RAM.SDRAM_CMD_RNO_0_2))
              (portRef I1 (instanceRef U712_CHIP_RAM.SDRAM_CONFIGURED_RNIOO5O1))
              (portRef I0 (instanceRef U712_CHIP_RAM.SDRAM_CONFIGURED_RNIP7AQ))
              (portRef I1 (instanceRef U712_CHIP_RAM.SDRAM_CONFIGURED_RNIVSQ24))
              (portRef I2 (instanceRef U712_CHIP_RAM.DMA_CYCLE_START_RNICLGI4))
            )
          )
          (net (rename U712_CHIP_RAM.SDRAM_CMDZ0Z_0 "U712_CHIP_RAM.SDRAM_CMD[0]") 
            (joined 
              (portRef Q (instanceRef U712_CHIP_RAM.SDRAM_CMD_0))
              (portRef I3 (instanceRef U712_CHIP_RAM.WEn_THRU_LUT4_0))
              (portRef I1 (instanceRef U712_CHIP_RAM.SDRAM_CMD_RNO_0))
              (portRef I0 (instanceRef U712_CHIP_RAM.SDRAM_CMD_RNITDMK_3))
              (portRef I0 (instanceRef U712_CHIP_RAM.SDRAM_CMD_RNITDMK_0_3))
              (portRef I0 (instanceRef U712_CHIP_RAM.CMA_esr_RNO_10))
              (portRef I0 (instanceRef U712_CHIP_RAM.SDRAM_CMD_RNI4VDC_0))
              (portRef I2 (instanceRef U712_CHIP_RAM.SDRAM_CMD_RNI9CFE_0))
            )
          )
          (net (rename U712_CHIP_RAM.DMA_ROW_ADDRESSZ0Z_5 "U712_CHIP_RAM.DMA_ROW_ADDRESS[5]") 
            (joined 
              (portRef Q (instanceRef U712_CHIP_RAM.DMA_ROW_ADDRESS_esr_5))
              (portRef I3 (instanceRef U712_CHIP_RAM.CMA_esr_RNO_1_5))
              (portRef I3 (instanceRef U712_CHIP_RAM.CMA_esr_RNO_2_5))
            )
          )
          (net (rename U712_BYTE_ENABLE.N_275 "U712_BYTE_ENABLE.N_275") 
            (joined 
              (portRef O (instanceRef U712_BYTE_ENABLE.un1_CLMBEn_i_a3))
              (portRef I2 (instanceRef U712_BYTE_ENABLE.N_148_i))
            )
          )
          (net (rename cllben "CLLBEn") 
            (joined 
              (portRef PACKAGEPIN (instanceRef CLLBEn_obuf))
              (portRef CLLBEn)
            )
          )
          (net (rename U712_CYCLE_TERM.N_207_i_0_en "U712_CYCLE_TERM.N_207_i_0_en") 
            (joined 
              (portRef O (instanceRef U712_CYCLE_TERM.TACK_EN_i_ess_RNO_1))
              (portRef I1 (instanceRef U712_CYCLE_TERM.TACK_EN_i_ess_RNO_0))
            )
          )
          (net (rename U712_CHIP_RAM.WRITE_CYCLEZ0 "U712_CHIP_RAM.WRITE_CYCLE") 
            (joined 
              (portRef Q (instanceRef U712_CHIP_RAM.WRITE_CYCLE))
              (portRef I2 (instanceRef U712_CHIP_RAM.WRITE_CYCLE_RNO))
              (portRef I2 (instanceRef U712_CHIP_RAM.CPU_TACK_RNO_1))
              (portRef I2 (instanceRef U712_CHIP_RAM.WRITE_CYCLE_RNIMTA11))
              (portRef I3 (instanceRef U712_CHIP_RAM.WRITE_CYCLE_RNILL8G1))
              (portRef I3 (instanceRef U712_CHIP_RAM.CLK_EN_ess_RNO_1))
            )
          )
          (net (rename U712_CHIP_RAM.REFRESH_COUNTER_cry_0 "U712_CHIP_RAM.REFRESH_COUNTER_cry[0]") 
            (joined 
              (portRef CO (instanceRef U712_CHIP_RAM.REFRESH_COUNTER_cry_c_0))
              (portRef I3 (instanceRef U712_CHIP_RAM.REFRESH_COUNTER_RNO_1))
              (portRef CI (instanceRef U712_CHIP_RAM.REFRESH_COUNTER_cry_c_1))
            )
          )
          (net (rename U712_CHIP_RAM.N_301 "U712_CHIP_RAM.N_301") 
            (joined 
              (portRef O (instanceRef U712_CHIP_RAM.SDRAM_COUNTER_RNIVGRT_0_3))
              (portRef I0 (instanceRef U712_CHIP_RAM.SDRAM_COUNTER_RNIQTMR1_1_U712_CHIP_RAM.CLK_EN_ess_REP_LUT4_0))
              (portRef I2 (instanceRef U712_CHIP_RAM.CPU_TACK_RNO_0))
              (portRef I2 (instanceRef U712_CHIP_RAM.CPU_TACK_RNO_2))
              (portRef I0 (instanceRef U712_CHIP_RAM.SDRAM_CMD_RNO_0_3))
              (portRef I0 (instanceRef U712_CHIP_RAM.SDRAM_COUNTER_RNIQTMR1_1))
              (portRef I0 (instanceRef U712_CHIP_RAM.SDRAM_CONFIGURED_RNIOO5O1))
              (portRef I0 (instanceRef U712_CHIP_RAM.SDRAM_CMD_e_0_RNO_1_1))
            )
          )
          (net (rename U712_CHIP_RAM.CMA_esr_RNO_0Z0Z_5 "U712_CHIP_RAM.CMA_esr_RNO_0[5]") 
            (joined 
              (portRef O (instanceRef U712_CHIP_RAM.CMA_esr_RNO_0_5))
              (portRef I0 (instanceRef U712_CHIP_RAM.CMA_esr_RNO_5))
            )
          )
          (net (rename CASLn_c "CASLn_c") 
            (joined 
              (portRef DIN0 (instanceRef CASLn_ibuf))
              (portRef I0 (instanceRef U712_BYTE_ENABLE.N_172_i))
              (portRef I0 (instanceRef U712_BYTE_ENABLE.N_150_i))
              (portRef I0 (instanceRef U712_CHIP_RAM.CAS_SYNC_RNO_0))
            )
          )
          (net (rename U712_REG_SM.STATE_COUNTZ0Z_2 "U712_REG_SM.STATE_COUNT[2]") 
            (joined 
              (portRef Q (instanceRef U712_REG_SM.STATE_COUNT_2))
              (portRef I2 (instanceRef U712_REG_SM.STATE_COUNT_RNO_3))
              (portRef I2 (instanceRef U712_REG_SM.STATE_COUNT_RNO_2))
              (portRef I3 (instanceRef U712_REG_SM.DS_EN_RNO))
            )
          )
          (net (rename U712_CYCLE_TERM.TACK_STATEs "U712_CYCLE_TERM.TACK_STATEs") 
            (joined 
              (portRef O (instanceRef U712_CYCLE_TERM.TACK_STATE_RNO_0))
              (portRef D (instanceRef U712_CYCLE_TERM.TACK_STATE_0))
            )
          )
          (net (rename U712_CYCLE_TERM.TACK_STATEZ0Z_2 "U712_CYCLE_TERM.TACK_STATE[2]") 
            (joined 
              (portRef Q (instanceRef U712_CYCLE_TERM.TACK_STATE_2))
              (portRef I3 (instanceRef U712_CYCLE_TERM.TACK_STATE_3_THRU_LUT4_0))
              (portRef I0 (instanceRef U712_CYCLE_TERM.TACK_STATE_RNO_0_0))
            )
          )
          (net (rename U712_CHIP_RAM.un1_SDRAM_COUNTER44_0_0 "U712_CHIP_RAM.un1_SDRAM_COUNTER44_0_0") 
            (joined 
              (portRef O (instanceRef U712_CHIP_RAM.CLK_EN_ess_RNO))
              (portRef E (instanceRef U712_CHIP_RAM.CLK_EN_ess))
            )
          )
          (net (rename U712_CHIP_RAM.SDRAM_COUNTER_s_2 "U712_CHIP_RAM.SDRAM_COUNTER_s[2]") 
            (joined 
              (portRef O (instanceRef U712_CHIP_RAM.SDRAM_COUNTER_RNO_0_2))
              (portRef I3 (instanceRef U712_CHIP_RAM.SDRAM_COUNTER_RNO_2))
            )
          )
          (net (rename U712_CHIP_RAM.SDRAM_COUNTER_lm_6 "U712_CHIP_RAM.SDRAM_COUNTER_lm[6]") 
            (joined 
              (portRef O (instanceRef U712_CHIP_RAM.SDRAM_COUNTER_RNO_6))
              (portRef D (instanceRef U712_CHIP_RAM.SDRAM_COUNTER_6))
            )
          )
          (net (rename U712_CHIP_RAM.CPU_TACK_8_iv_i_i_2 "U712_CHIP_RAM.CPU_TACK_8_iv_i_i_2") 
            (joined 
              (portRef O (instanceRef U712_CHIP_RAM.CPU_TACK_RNO_3))
              (portRef I3 (instanceRef U712_CHIP_RAM.CPU_TACK_RNO_0))
            )
          )
          (net (rename N_172_i "N_172_i") 
            (joined 
              (portRef O (instanceRef U712_BYTE_ENABLE.N_172_i))
              (portRef DOUT0 (instanceRef CUMBEn_obuf))
            )
          )
          (net (rename DS_ENm "DS_ENm") 
            (joined 
              (portRef Q (instanceRef U712_REG_SM.DS_EN))
              (portRef I1 (instanceRef U712_BYTE_ENABLE.un1_UDSn_i_0))
              (portRef I1 (instanceRef U712_BYTE_ENABLE.un1_LDSn_i_0))
              (portRef I0 (instanceRef U712_REG_SM.DS_EN_RNO))
            )
          )
          (net (rename DRA_c_7 "DRA_c[7]") 
            (joined 
              (portRef DIN0 (instanceRef DRA_ibuf_7))
              (portRef I3 (instanceRef U712_CHIP_RAM.DMA_ROW_ADDRESS_esr_6_THRU_LUT4_0))
              (portRef I3 (instanceRef U712_CHIP_RAM.DMA_COL_ADDRESS_nesr_5_THRU_LUT4_0))
            )
          )
          (net (rename CMA_c_0 "CMA_c[0]") 
            (joined 
              (portRef Q (instanceRef U712_CHIP_RAM.CMA_esr_0))
              (portRef DOUT0 (instanceRef CMA_obuf_0))
            )
          )
          (net (rename ramspacen "RAMSPACEn") 
            (joined 
              (portRef PACKAGEPIN (instanceRef RAMSPACEn_ibuf))
              (portRef RAMSPACEn)
            )
          )
          (net (rename a_8 "A[8]") 
            (joined 
              (portRef PACKAGEPIN (instanceRef A_ibuf_8))
              (portRef A_8)
            )
          )
          (net (rename U712_CHIP_RAM.SDRAM_COUNTER_cry_3 "U712_CHIP_RAM.SDRAM_COUNTER_cry[3]") 
            (joined 
              (portRef CO (instanceRef U712_CHIP_RAM.SDRAM_COUNTER_cry_c_3))
              (portRef I3 (instanceRef U712_CHIP_RAM.SDRAM_COUNTER_RNO_4))
              (portRef CI (instanceRef U712_CHIP_RAM.SDRAM_COUNTER_cry_c_4))
            )
          )
          (net (rename U712_CHIP_RAM.N_323 "U712_CHIP_RAM.N_323") 
            (joined 
              (portRef O (instanceRef U712_CHIP_RAM.REFRESH_RNIV2P76))
              (portRef I1 (instanceRef U712_CHIP_RAM.SDRAM_COUNTER_RNO_2))
              (portRef I1 (instanceRef U712_CHIP_RAM.WRITE_CYCLE_RNO))
            )
          )
          (net (rename U712_CHIP_RAM.N_220 "U712_CHIP_RAM.N_220") 
            (joined 
              (portRef O (instanceRef U712_CHIP_RAM.SDRAM_CMD_RNO_0_0))
              (portRef I0 (instanceRef U712_CHIP_RAM.SDRAM_CMD_RNO_0))
            )
          )
          (net (rename U712_CHIP_RAM.N_217 "U712_CHIP_RAM.N_217") 
            (joined 
              (portRef O (instanceRef U712_CHIP_RAM.WRITE_CYCLE_RNILL8G1))
              (portRef I1 (instanceRef U712_CHIP_RAM.CPU_TACK_RNO_0))
              (portRef I1 (instanceRef U712_CHIP_RAM.SDRAM_CMD_RNO_1_0))
            )
          )
          (net (rename A_c_19 "A_c[19]") 
            (joined 
              (portRef DIN0 (instanceRef A_ibuf_19))
              (portRef I0 (instanceRef U712_CHIP_RAM.CMA_esr_RNO_9))
            )
          )
          (net (rename ldsn "LDSn") 
            (joined 
              (portRef PACKAGEPIN (instanceRef LDSn_obuf))
              (portRef LDSn)
            )
          )
          (net (rename dra_8 "DRA[8]") 
            (joined 
              (portRef PACKAGEPIN (instanceRef DRA_ibuf_8))
              (portRef DRA_8)
            )
          )
          (net (rename U712_CHIP_RAM.SDRAM_COUNTERZ0Z_4 "U712_CHIP_RAM.SDRAM_COUNTER[4]") 
            (joined 
              (portRef Q (instanceRef U712_CHIP_RAM.SDRAM_COUNTER_4))
              (portRef I0 (instanceRef U712_CHIP_RAM.SDRAM_COUNTER_RNIAENR1_7))
              (portRef I1 (instanceRef U712_CHIP_RAM.SDRAM_COUNTER_RNO_4))
              (portRef I0 (instanceRef U712_CHIP_RAM.SDRAM_COUNTER_cry_c_4))
            )
          )
          (net (rename U712_CHIP_RAM.SDRAM_CMD_cnst_0_1_62_i_a2_i_0_0 "U712_CHIP_RAM.SDRAM_CMD_cnst_0_1_62_i_a2_i_0_0") 
            (joined 
              (portRef O (instanceRef U712_CHIP_RAM.SDRAM_CMD_e_0_RNO_1_1))
              (portRef I2 (instanceRef U712_CHIP_RAM.SDRAM_CMD_e_0_RNO_1))
            )
          )
          (net (rename U712_CHIP_RAM.REFRESH_COUNTER_s_1 "U712_CHIP_RAM.REFRESH_COUNTER_s[1]") 
            (joined 
              (portRef O (instanceRef U712_CHIP_RAM.REFRESH_COUNTER_RNO_1))
              (portRef D (instanceRef U712_CHIP_RAM.REFRESH_COUNTER_1))
            )
          )
          (net (rename U712_CHIP_RAM.N_304 "U712_CHIP_RAM.N_304") 
            (joined 
              (portRef O (instanceRef U712_CHIP_RAM.SDRAM_CONFIGURED_RNIVSQ24))
              (portRef I2 (instanceRef U712_CHIP_RAM.CPU_CYCLE_esr_RNO_1))
              (portRef I1 (instanceRef U712_CHIP_RAM.SDRAM_CONFIGURED_RNILCLN6))
              (portRef I1 (instanceRef U712_CHIP_RAM.REFRESH_RNIV2P76))
            )
          )
          (net (rename U712_CHIP_RAM.CMA_esr_RNO_3Z0Z_1 "U712_CHIP_RAM.CMA_esr_RNO_3[1]") 
            (joined 
              (portRef O (instanceRef U712_CHIP_RAM.CMA_esr_RNO_3_1))
              (portRef I1 (instanceRef U712_CHIP_RAM.CMA_esr_RNO_0_1))
            )
          )
          (net (rename U712_CHIP_RAM.CMA_esr_RNO_1Z0Z_0 "U712_CHIP_RAM.CMA_esr_RNO_1[0]") 
            (joined 
              (portRef O (instanceRef U712_CHIP_RAM.CMA_esr_RNO_1_0))
              (portRef I1 (instanceRef U712_CHIP_RAM.CMA_esr_RNO_0_0))
            )
          )
          (net (rename N_212 "N_212") 
            (joined 
              (portRef O (instanceRef U712_BUFFERS.DRDDIR_i_m2_i_m2))
              (portRef DOUT0 (instanceRef DRDDIR_obuf))
            )
          )
          (net (rename a_16 "A[16]") 
            (joined 
              (portRef PACKAGEPIN (instanceRef A_ibuf_16))
              (portRef A_16)
            )
          )
          (net (rename U712_REG_SM.STATE_COUNTZ0Z_5 "U712_REG_SM.STATE_COUNT[5]") 
            (joined 
              (portRef Q (instanceRef U712_REG_SM.STATE_COUNT_5))
              (portRef I3 (instanceRef U712_REG_SM.REG_CYCLE_RNO))
              (portRef I2 (instanceRef U712_REG_SM.STATE_COUNT_RNO_6))
              (portRef I3 (instanceRef U712_REG_SM.STATE_COUNT_RNO_5))
              (portRef I3 (instanceRef U712_REG_SM.REG_TACK_RNO))
            )
          )
          (net (rename U712_CHIP_RAM.SDRAM_COUNTER_lm_3 "U712_CHIP_RAM.SDRAM_COUNTER_lm[3]") 
            (joined 
              (portRef O (instanceRef U712_CHIP_RAM.SDRAM_COUNTER_RNO_3))
              (portRef D (instanceRef U712_CHIP_RAM.SDRAM_COUNTER_3))
            )
          )
          (net (rename U712_CHIP_RAM.CMA_5_1 "U712_CHIP_RAM.CMA_5[1]") 
            (joined 
              (portRef O (instanceRef U712_CHIP_RAM.CMA_esr_RNO_1))
              (portRef D (instanceRef U712_CHIP_RAM.CMA_esr_1))
            )
          )
          (net (rename DBR_SYNCZ0Z_1 "DBR_SYNC[1]") 
            (joined 
              (portRef Q (instanceRef DBR_SYNC_1))
              (portRef I0 (instanceRef U712_CHIP_RAM.REFRESH_SYNC_RNI5J861_1))
              (portRef I1 (instanceRef U712_REG_SM.C3_SYNC_RNIBM0G2_2))
            )
          )
          (net (rename CMA_c_5 "CMA_c[5]") 
            (joined 
              (portRef Q (instanceRef U712_CHIP_RAM.CMA_esr_5))
              (portRef DOUT0 (instanceRef CMA_obuf_5))
            )
          )
          (net (rename C3_c_g "C3_c_g") 
            (joined 
              (portRef GLOBALBUFFEROUTPUT (instanceRef C3_ibuf_RNIRKME))
              (portRef C (instanceRef U712_CHIP_RAM.DMA_ROW_ADDRESS_esr_0))
              (portRef C (instanceRef U712_CHIP_RAM.DMA_ROW_ADDRESS_esr_1))
              (portRef C (instanceRef U712_CHIP_RAM.DMA_ROW_ADDRESS_esr_2))
              (portRef C (instanceRef U712_CHIP_RAM.DMA_ROW_ADDRESS_esr_3))
              (portRef C (instanceRef U712_CHIP_RAM.DMA_ROW_ADDRESS_esr_5))
              (portRef C (instanceRef U712_CHIP_RAM.DMA_ROW_ADDRESS_esr_4))
              (portRef C (instanceRef U712_CHIP_RAM.DMA_ROW_ADDRESS_esr_8))
              (portRef C (instanceRef U712_CHIP_RAM.DMA_ROW_ADDRESS_esr_9))
              (portRef C (instanceRef U712_CHIP_RAM.DMA_ROW_ADDRESS_esr_6))
              (portRef C (instanceRef U712_CHIP_RAM.DMA_ROW_ADDRESS_esr_7))
              (portRef I0 (instanceRef U712_CHIP_RAM.DMA_A1_nesr_ctle))
            )
          )
          (net (rename A_c_9 "A_c[9]") 
            (joined 
              (portRef DIN0 (instanceRef A_ibuf_9))
              (portRef I1 (instanceRef U712_CHIP_RAM.CMA_esr_RNO_1_0))
            )
          )
          (net (rename U712_CHIP_RAM.SDRAM_CMD_cnst_0_0_102_i_a2_i_0_0 "U712_CHIP_RAM.SDRAM_CMD_cnst_0_0_102_i_a2_i_0_0") 
            (joined 
              (portRef O (instanceRef U712_CHIP_RAM.SDRAM_CMD_RNO_0_2))
              (portRef I3 (instanceRef U712_CHIP_RAM.SDRAM_CMD_RNO_2))
            )
          )
          (net (rename U712_CHIP_RAM.SDRAM_CMD_3_sqmuxa_1 "U712_CHIP_RAM.SDRAM_CMD_3_sqmuxa_1") 
            (joined 
              (portRef O (instanceRef U712_CHIP_RAM.SDRAM_COUNTER_RNIQ3ENG_3))
              (portRef I0 (instanceRef U712_CHIP_RAM.SDRAM_CMD_sbtinv_1))
              (portRef I2 (instanceRef U712_CHIP_RAM.SDRAM_CMD_RNO_0))
              (portRef I2 (instanceRef U712_CHIP_RAM.SDRAM_CMD_RNO_2))
              (portRef I2 (instanceRef U712_CHIP_RAM.SDRAM_CMD_RNO_3))
            )
          )
          (net (rename A_c_14 "A_c[14]") 
            (joined 
              (portRef DIN0 (instanceRef A_ibuf_14))
              (portRef I0 (instanceRef U712_CHIP_RAM.CMA_esr_RNO_1_5))
              (portRef I0 (instanceRef U712_CHIP_RAM.CMA_esr_RNO_2_5))
            )
          )
          (net (rename U712_CHIP_RAM.un1_SDRAM_COUNTER44_8_0_0 "U712_CHIP_RAM.un1_SDRAM_COUNTER44_8_0_0") 
            (joined 
              (portRef O (instanceRef U712_CHIP_RAM.CPU_CYCLE_esr_RNO_0))
              (portRef E (instanceRef U712_CHIP_RAM.CPU_CYCLE_esr))
            )
          )
          (net (rename U712_CHIP_RAM.SDRAM_COUNTERZ0Z_1 "U712_CHIP_RAM.SDRAM_COUNTER[1]") 
            (joined 
              (portRef Q (instanceRef U712_CHIP_RAM.SDRAM_COUNTER_1))
              (portRef I2 (instanceRef U712_CHIP_RAM.SDRAM_COUNTER_RNIQTMR1_1_U712_CHIP_RAM.CLK_EN_ess_REP_LUT4_0))
              (portRef I0 (instanceRef U712_CHIP_RAM.WRITE_CYCLE_RNIMTA11))
              (portRef I2 (instanceRef U712_CHIP_RAM.CPU_TACK_RNO_3))
              (portRef I3 (instanceRef U712_CHIP_RAM.SDRAM_CMD_e_0_RNO_2_1))
              (portRef I2 (instanceRef U712_CHIP_RAM.SDRAM_CMD_RNO_0_2))
              (portRef I2 (instanceRef U712_CHIP_RAM.SDRAM_CMD_RNO_0_3))
              (portRef I1 (instanceRef U712_CHIP_RAM.CPU_TACK_RNO_4))
              (portRef I2 (instanceRef U712_CHIP_RAM.SDRAM_COUNTER_RNIHMND1_1))
              (portRef I1 (instanceRef U712_CHIP_RAM.SDRAM_COUNTER_RNIQ4PC1_2))
              (portRef I2 (instanceRef U712_CHIP_RAM.SDRAM_COUNTER_RNIQTMR1_1))
              (portRef I2 (instanceRef U712_CHIP_RAM.SDRAM_CONFIGURED_RNIOO5O1))
              (portRef I1 (instanceRef U712_CHIP_RAM.CLK_EN_ess_RNO_1))
              (portRef I2 (instanceRef U712_CHIP_RAM.SDRAM_COUNTER_RNIGELS1_2))
              (portRef I1 (instanceRef U712_CHIP_RAM.SDRAM_CONFIGURED_RNIP7AQ))
              (portRef I0 (instanceRef U712_CHIP_RAM.SDRAM_COUNTER_RNITERT_2))
              (portRef I0 (instanceRef U712_CHIP_RAM.SDRAM_COUNTER_RNIQTMR1_3))
              (portRef I1 (instanceRef U712_CHIP_RAM.SDRAM_COUNTER_RNO_1))
              (portRef I0 (instanceRef U712_CHIP_RAM.SDRAM_COUNTER_cry_c_1))
            )
          )
          (net (rename U712_CHIP_RAM.REFRESH5lto0 "U712_CHIP_RAM.REFRESH5lto0") 
            (joined 
              (portRef Q (instanceRef U712_CHIP_RAM.REFRESH_COUNTER_0))
              (portRef I0 (instanceRef U712_CHIP_RAM.REFRESH_RNO_0))
              (portRef I1 (instanceRef U712_CHIP_RAM.REFRESH_COUNTER_RNO_0))
              (portRef I0 (instanceRef U712_CHIP_RAM.REFRESH_COUNTER_cry_c_0))
            )
          )
          (net (rename U712_CHIP_RAM.CMA_esr_RNO_1Z0Z_5 "U712_CHIP_RAM.CMA_esr_RNO_1[5]") 
            (joined 
              (portRef O (instanceRef U712_CHIP_RAM.CMA_esr_RNO_1_5))
              (portRef I1 (instanceRef U712_CHIP_RAM.CMA_esr_RNO_5))
            )
          )
          (net (rename udsn "UDSn") 
            (joined 
              (portRef PACKAGEPIN (instanceRef UDSn_obuf))
              (portRef UDSn)
            )
          )
          (net (rename U712_REG_SM.N_197 "U712_REG_SM.N_197") 
            (joined 
              (portRef O (instanceRef U712_REG_SM.C1_SYNC_RNI9DCD1_2))
              (portRef I0 (instanceRef U712_REG_SM.C3_SYNC_RNIIDN62_0_2))
              (portRef I0 (instanceRef U712_REG_SM.STATE_COUNT_RNITQLC2_1))
            )
          )
          (net (rename U712_CHIP_RAM.REFRESH_COUNTERZ0Z_3 "U712_CHIP_RAM.REFRESH_COUNTER[3]") 
            (joined 
              (portRef Q (instanceRef U712_CHIP_RAM.REFRESH_COUNTER_3))
              (portRef I2 (instanceRef U712_CHIP_RAM.REFRESH_RNO))
              (portRef I1 (instanceRef U712_CHIP_RAM.REFRESH_COUNTER_RNO_3))
              (portRef I0 (instanceRef U712_CHIP_RAM.REFRESH_COUNTER_cry_c_3))
            )
          )
          (net (rename U712_CHIP_RAM.N_264 "U712_CHIP_RAM.N_264") 
            (joined 
              (portRef O (instanceRef U712_CHIP_RAM.SDRAM_COUNTER_RNILJN86_2))
              (portRef I1 (instanceRef U712_CHIP_RAM.SDRAM_COUNTER_RNIQ3ENG_3))
            )
          )
          (net (rename U712_CHIP_RAM.N_235 "U712_CHIP_RAM.N_235") 
            (joined 
              (portRef O (instanceRef U712_CHIP_RAM.CPU_TACK_RNO_4))
              (portRef I1 (instanceRef U712_CHIP_RAM.CPU_TACK_RNO_2))
            )
          )
          (net (rename A_c_2 "A_c[2]") 
            (joined 
              (portRef DIN0 (instanceRef A_ibuf_2))
              (portRef I0 (instanceRef U712_CHIP_RAM.CMA_esr_RNO_1_0))
            )
          )
          (net (rename regenn "REGENn") 
            (joined 
              (portRef PACKAGEPIN (instanceRef REGENn_obuf))
              (portRef REGENn)
            )
          )
          (net (rename cma_4 "CMA[4]") 
            (joined 
              (portRef PACKAGEPIN (instanceRef CMA_obuf_4))
              (portRef CMA_4)
            )
          )
          (net (rename U712_CHIP_RAM.SDRAM_COUNTER_0_sqmuxa_i_i_a3_0 "U712_CHIP_RAM.SDRAM_COUNTER_0_sqmuxa_i_i_a3_0") 
            (joined 
              (portRef O (instanceRef U712_CHIP_RAM.SDRAM_COUNTER_RNO_0_0))
              (portRef I2 (instanceRef U712_CHIP_RAM.SDRAM_COUNTER_RNO_0))
            )
          )
          (net (rename dra_6 "DRA[6]") 
            (joined 
              (portRef PACKAGEPIN (instanceRef DRA_ibuf_6))
              (portRef DRA_6)
            )
          )
          (net (rename U712_REG_SM.REG_CYCLEZ0 "U712_REG_SM.REG_CYCLE") 
            (joined 
              (portRef O (instanceRef U712_REG_SM.REG_CYCLE_RNO))
              (portRef D (instanceRef U712_REG_SM.REG_CYCLE))
            )
          )
          (net (rename U712_REG_SM.N_215 "U712_REG_SM.N_215") 
            (joined 
              (portRef O (instanceRef U712_REG_SM.STATE_COUNT_RNITQLC2_1))
              (portRef I1 (instanceRef U712_REG_SM.STATE_COUNT_RNO_2))
              (portRef I1 (instanceRef U712_REG_SM.REGENn_1_RNO))
              (portRef I1 (instanceRef U712_REG_SM.REG_CYCLE_GO_RNO))
              (portRef I1 (instanceRef U712_REG_SM.STATE_COUNT_RNO_1))
            )
          )
          (net (rename U712_REG_SM.C1_SYNCZ0Z_0 "U712_REG_SM.C1_SYNC[0]") 
            (joined 
              (portRef Q (instanceRef U712_REG_SM.C1_SYNC_0))
              (portRef I3 (instanceRef U712_REG_SM.C1_SYNC_1_THRU_LUT4_0))
              (portRef I0 (instanceRef U712_REG_SM.STATE_COUNT_RNI20MC2_6))
              (portRef I0 (instanceRef U712_REG_SM.C1_SYNC_RNI9DCD1_2))
              (portRef I0 (instanceRef U712_REG_SM.C1_SYNC_RNI9DCD1_0_2))
            )
          )
          (net (rename U712_CHIP_RAM.DMA_COL_ADDRESSZ0Z_6 "U712_CHIP_RAM.DMA_COL_ADDRESS[6]") 
            (joined 
              (portRef Q (instanceRef U712_CHIP_RAM.DMA_COL_ADDRESS_nesr_6))
              (portRef I2 (instanceRef U712_CHIP_RAM.CMA_esr_RNO_0_6))
            )
          )
          (net (rename CPU_CYCLEm "CPU_CYCLEm") 
            (joined 
              (portRef Q (instanceRef U712_CHIP_RAM.CPU_CYCLE_esr))
              (portRef I2 (instanceRef U712_BYTE_ENABLE.un1_CUMBEn_i_a3))
              (portRef I2 (instanceRef U712_BYTE_ENABLE.un1_CUUBEn_i_a3_0))
              (portRef I2 (instanceRef U712_BYTE_ENABLE.un1_CLLBEn_i_a3))
              (portRef I0 (instanceRef U712_BYTE_ENABLE.un1_CUUBEn_i_a3))
              (portRef I2 (instanceRef U712_BYTE_ENABLE.un1_CLMBEn_i_a3))
              (portRef I0 (instanceRef U712_CHIP_RAM.CMA_esr_RNO_0_7))
              (portRef I0 (instanceRef U712_CHIP_RAM.CMA_esr_RNO_0_2))
              (portRef I0 (instanceRef U712_CHIP_RAM.CMA_esr_RNO_0_3))
              (portRef I0 (instanceRef U712_CHIP_RAM.CPU_CYCLE_START_RNO))
              (portRef I0 (instanceRef U712_CHIP_RAM.CMA_esr_RNO_0_0))
              (portRef I0 (instanceRef U712_CHIP_RAM.CPU_TACK_RNO_0))
              (portRef I0 (instanceRef U712_CHIP_RAM.SDRAM_CMD_e_0_RNI4496_1))
              (portRef I0 (instanceRef U712_CHIP_RAM.CMA_esr_RNO_0_6))
              (portRef I0 (instanceRef U712_CHIP_RAM.CMA_esr_RNO_0_1))
              (portRef I1 (instanceRef U712_CHIP_RAM.CMA_esr_RNO_3_5))
              (portRef I1 (instanceRef U712_CHIP_RAM.CMA_esr_RNO_9))
              (portRef I1 (instanceRef U712_CHIP_RAM.CMA_esr_RNO_8))
              (portRef I1 (instanceRef U712_CHIP_RAM.CMA_esr_RNO_2_5))
              (portRef I0 (instanceRef U712_CHIP_RAM.CMA_esr_RNO_0_4))
              (portRef I0 (instanceRef U712_CHIP_RAM.CMA_esr_RNO_1_1))
              (portRef I0 (instanceRef U712_CHIP_RAM.CMA_esr_RNO_2_1))
              (portRef I1 (instanceRef U712_CHIP_RAM.CMA_esr_RNO_1_5))
              (portRef I0 (instanceRef U712_BUFFERS.un1_VBENn_0_a2_0_a3))
            )
          )
          (net (rename CLK80_PLL_i_i "CLK80_PLL_i_i") 
            (joined 
              (portRef O (instanceRef CLKRAM_obuf_RNO))
              (portRef DOUT0 (instanceRef CLKRAM_obuf))
            )
          )
          (net (rename a_18 "A[18]") 
            (joined 
              (portRef PACKAGEPIN (instanceRef A_ibuf_18))
              (portRef A_18)
            )
          )
          (net (rename a_0 "A[0]") 
            (joined 
              (portRef PACKAGEPIN (instanceRef A_ibuf_0))
              (portRef A_0)
            )
          )
          (net (rename U712_REG_SM.REG_CYCLE_STARTZ0 "U712_REG_SM.REG_CYCLE_START") 
            (joined 
              (portRef Q (instanceRef U712_REG_SM.REG_CYCLE_START))
              (portRef I1 (instanceRef U712_REG_SM.STATE_COUNT_RNO_0))
              (portRef I3 (instanceRef U712_REG_SM.REG_CYCLE_START_RNO))
              (portRef I3 (instanceRef U712_REG_SM.REG_CYCLE_GO_RNO))
              (portRef I3 (instanceRef U712_REG_SM.STATE_COUNT_RNO_1))
            )
          )
          (net (rename U712_CHIP_RAM.DMA_ROW_ADDRESSZ0Z_6 "U712_CHIP_RAM.DMA_ROW_ADDRESS[6]") 
            (joined 
              (portRef Q (instanceRef U712_CHIP_RAM.DMA_ROW_ADDRESS_esr_6))
              (portRef I3 (instanceRef U712_CHIP_RAM.CMA_esr_RNO_6))
            )
          )
          (net (rename U712_CHIP_RAM.BANK0_0_sqmuxa_1 "U712_CHIP_RAM.BANK0_0_sqmuxa_1") 
            (joined 
              (portRef O (instanceRef U712_CHIP_RAM.DMA_CYCLE_START_RNICLGI4))
              (portRef I2 (instanceRef U712_CHIP_RAM.DBENn_RNO))
              (portRef I2 (instanceRef U712_CHIP_RAM.DBDIR_RNO))
              (portRef I1 (instanceRef U712_CHIP_RAM.DMA_CYCLE_RNO))
            )
          )
          (net (rename cma_1 "CMA[1]") 
            (joined 
              (portRef PACKAGEPIN (instanceRef CMA_obuf_1))
              (portRef CMA_1)
            )
          )
          (net (rename U712_CHIP_RAM.CMA_esr_RNO_0Z0Z_0 "U712_CHIP_RAM.CMA_esr_RNO_0[0]") 
            (joined 
              (portRef O (instanceRef U712_CHIP_RAM.CMA_esr_RNO_0_0))
              (portRef I1 (instanceRef U712_CHIP_RAM.CMA_esr_RNO_0))
            )
          )
          (net (rename drdenn "DRDENn") 
            (joined 
              (portRef PACKAGEPIN (instanceRef DRDENn_obuf))
              (portRef DRDENn)
            )
          )
          (net (rename U712_REG_SM.DS_EN_0_sqmuxa_0_a2_0_a3_1 "U712_REG_SM.DS_EN_0_sqmuxa_0_a2_0_a3_1") 
            (joined 
              (portRef O (instanceRef U712_REG_SM.C1_SYNC_RNIFFTG1_2))
              (portRef I2 (instanceRef U712_REG_SM.STATE_COUNT_RNI20MC2_6))
            )
          )
          (net (rename U712_CHIP_RAM.REFRESH_RST "U712_CHIP_RAM.REFRESH_RST") 
            (joined 
              (portRef O (instanceRef U712_CHIP_RAM.SDRAM_CMD_RNITDMK_0_3))
              (portRef R (instanceRef U712_CHIP_RAM.REFRESH_COUNTER_0))
              (portRef R (instanceRef U712_CHIP_RAM.REFRESH_COUNTER_1))
              (portRef R (instanceRef U712_CHIP_RAM.REFRESH_COUNTER_2))
              (portRef R (instanceRef U712_CHIP_RAM.REFRESH_COUNTER_3))
              (portRef R (instanceRef U712_CHIP_RAM.REFRESH_COUNTER_4))
              (portRef R (instanceRef U712_CHIP_RAM.REFRESH_COUNTER_5))
              (portRef R (instanceRef U712_CHIP_RAM.REFRESH_COUNTER_6))
              (portRef R (instanceRef U712_CHIP_RAM.REFRESH_COUNTER_7))
            )
          )
          (net (rename U712_CHIP_RAM.CMA_5_9 "U712_CHIP_RAM.CMA_5[9]") 
            (joined 
              (portRef O (instanceRef U712_CHIP_RAM.CMA_esr_RNO_9))
              (portRef D (instanceRef U712_CHIP_RAM.CMA_esr_9))
            )
          )
          (net (rename RAS1n_c "RAS1n_c") 
            (joined 
              (portRef DIN0 (instanceRef RAS1n_ibuf))
              (portRef I1 (instanceRef U712_CHIP_RAM.REFRESH_SYNC_RNO_0))
            )
          )
          (net (rename CMA_c_10 "CMA_c[10]") 
            (joined 
              (portRef Q (instanceRef U712_CHIP_RAM.CMA_esr_10))
              (portRef DOUT0 (instanceRef CMA_obuf_10))
            )
          )
          (net (rename a_5 "A[5]") 
            (joined 
              (portRef PACKAGEPIN (instanceRef A_ibuf_5))
              (portRef A_5)
            )
          )
          (net (rename U712_CHIP_RAM.N_177 "U712_CHIP_RAM.N_177") 
            (joined 
              (portRef O (instanceRef U712_CHIP_RAM.SDRAM_COUNTER_RNIVGRT_3))
              (portRef I0 (instanceRef U712_CHIP_RAM.SDRAM_COUNTER_RNINB8M4_0))
              (portRef I0 (instanceRef U712_CHIP_RAM.SDRAM_CMD_RNO_0_0))
              (portRef I0 (instanceRef U712_CHIP_RAM.SDRAM_CONFIGURED_RNINN5O1))
              (portRef I0 (instanceRef U712_CHIP_RAM.SDRAM_CMD_e_0_RNO_2_1))
              (portRef I0 (instanceRef U712_CHIP_RAM.SDRAM_CONFIGURED_RNINL0R5))
            )
          )
          (net (rename U712_CHIP_RAM.DMA_ROW_ADDRESSZ0Z_3 "U712_CHIP_RAM.DMA_ROW_ADDRESS[3]") 
            (joined 
              (portRef Q (instanceRef U712_CHIP_RAM.DMA_ROW_ADDRESS_esr_3))
              (portRef I3 (instanceRef U712_CHIP_RAM.CMA_esr_RNO_3))
            )
          )
          (net (rename U712_CHIP_RAM.DBENnZ0 "U712_CHIP_RAM.DBENn") 
            (joined 
              (portRef O (instanceRef U712_CHIP_RAM.DBENn_RNO))
              (portRef D (instanceRef U712_CHIP_RAM.DBENn))
            )
          )
          (net (rename U712_BYTE_ENABLE.N_277 "U712_BYTE_ENABLE.N_277") 
            (joined 
              (portRef O (instanceRef U712_BYTE_ENABLE.un1_CLLBEn_i_a3))
              (portRef I2 (instanceRef U712_BYTE_ENABLE.N_150_i))
            )
          )
          (net (rename awen "AWEn") 
            (joined 
              (portRef PACKAGEPIN (instanceRef AWEn_ibuf))
              (portRef AWEn)
            )
          )
          (net (rename U712_CHIP_RAM.un1_CMA28_0_i "U712_CHIP_RAM.un1_CMA28_0_i") 
            (joined 
              (portRef O (instanceRef U712_CHIP_RAM.SDRAM_CMD_RNITDMK_3))
              (portRef I1 (instanceRef U712_CHIP_RAM.SDRAM_CMD_RNIJNI41_3))
            )
          )
          (net (rename a_15 "A[15]") 
            (joined 
              (portRef PACKAGEPIN (instanceRef A_ibuf_15))
              (portRef A_15)
            )
          )
          (net (rename U712_REG_SM.N_204 "U712_REG_SM.N_204") 
            (joined 
              (portRef O (instanceRef U712_REG_SM.C3_SYNC_RNIIDN62_2))
              (portRef I1 (instanceRef U712_REG_SM.STATE_COUNT_RNO_3))
              (portRef I0 (instanceRef U712_REG_SM.STATE_COUNT_RNO_2))
              (portRef I1 (instanceRef U712_REG_SM.DS_EN_RNO))
            )
          )
          (net (rename U712_CHIP_RAM.SDRAM_COUNTER_lm_0 "U712_CHIP_RAM.SDRAM_COUNTER_lm[0]") 
            (joined 
              (portRef O (instanceRef U712_CHIP_RAM.SDRAM_COUNTER_RNO_0))
              (portRef D (instanceRef U712_CHIP_RAM.SDRAM_COUNTER_0))
            )
          )
          (net (rename CMA_c_6 "CMA_c[6]") 
            (joined 
              (portRef Q (instanceRef U712_CHIP_RAM.CMA_esr_6))
              (portRef DOUT0 (instanceRef CMA_obuf_6))
            )
          )
          (net (rename U712_CHIP_RAM.SDRAM_COUNTER_cry_1 "U712_CHIP_RAM.SDRAM_COUNTER_cry[1]") 
            (joined 
              (portRef CO (instanceRef U712_CHIP_RAM.SDRAM_COUNTER_cry_c_1))
              (portRef I3 (instanceRef U712_CHIP_RAM.SDRAM_COUNTER_RNO_0_2))
              (portRef CI (instanceRef U712_CHIP_RAM.SDRAM_COUNTER_cry_c_2))
            )
          )
          (net (rename U712_CHIP_RAM.DBDIRZ0 "U712_CHIP_RAM.DBDIR") 
            (joined 
              (portRef O (instanceRef U712_CHIP_RAM.DBDIR_RNO))
              (portRef D (instanceRef U712_CHIP_RAM.DBDIR))
            )
          )
          (net (rename C1_c_g "C1_c_g") 
            (joined 
              (portRef GLOBALBUFFEROUTPUT (instanceRef C1_ibuf_RNIPA2A))
              (portRef I0 (instanceRef U712_CHIP_RAM.DMA_ROW_ADDRESS_esr_ctle_9))
              (portRef C (instanceRef U712_CHIP_RAM.DMA_COL_ADDRESS_nesr_2))
              (portRef C (instanceRef U712_CHIP_RAM.DMA_COL_ADDRESS_nesr_6))
              (portRef C (instanceRef U712_CHIP_RAM.REFRESH_COUNTER_3))
              (portRef C (instanceRef U712_CHIP_RAM.DMA_COL_ADDRESS_nesr_5))
              (portRef C (instanceRef U712_CHIP_RAM.REFRESH_COUNTER_7))
              (portRef C (instanceRef U712_CHIP_RAM.DMA_COL_ADDRESS_nesr_1))
              (portRef C (instanceRef U712_CHIP_RAM.DMA_COL_ADDRESS_nesr_4))
              (portRef C (instanceRef U712_CHIP_RAM.REFRESH_COUNTER_4))
              (portRef C (instanceRef U712_CHIP_RAM.DMA_A1_nesr))
              (portRef C (instanceRef U712_CHIP_RAM.REFRESH_COUNTER_0))
              (portRef C (instanceRef U712_CHIP_RAM.REFRESH_COUNTER_6))
              (portRef C (instanceRef U712_CHIP_RAM.REFRESH_COUNTER_2))
              (portRef C (instanceRef U712_CHIP_RAM.DMA_COL_ADDRESS_nesr_7))
              (portRef C (instanceRef U712_CHIP_RAM.DMA_COL_ADDRESS_nesr_3))
              (portRef C (instanceRef U712_CHIP_RAM.REFRESH_COUNTER_5))
              (portRef C (instanceRef U712_CHIP_RAM.REFRESH_COUNTER_1))
              (portRef C (instanceRef U712_CHIP_RAM.DMA_COL_ADDRESS_nesr_0))
            )
          )
          (net (rename tsn "TSn") 
            (joined 
              (portRef PACKAGEPIN (instanceRef TSn_ibuf))
              (portRef TSn)
            )
          )
          (net (rename U712_CHIP_RAM.un1_SDRAM_COUNTER44_0_0_a3_0_1 "U712_CHIP_RAM.un1_SDRAM_COUNTER44_0_0_a3_0_1") 
            (joined 
              (portRef O (instanceRef U712_CHIP_RAM.CLK_EN_ess_RNO_1))
              (portRef I3 (instanceRef U712_CHIP_RAM.CLK_EN_ess_RNO_0))
            )
          )
          (net (rename U712_CHIP_RAM.SDRAM_COUNTERZ0Z_2 "U712_CHIP_RAM.SDRAM_COUNTER[2]") 
            (joined 
              (portRef Q (instanceRef U712_CHIP_RAM.SDRAM_COUNTER_2))
              (portRef I3 (instanceRef U712_CHIP_RAM.SDRAM_COUNTER_RNI63MN7_2))
              (portRef I1 (instanceRef U712_CHIP_RAM.WRITE_CYCLE_RNIMTA11))
              (portRef I3 (instanceRef U712_CHIP_RAM.SDRAM_CMD_RNO_0_2))
              (portRef I3 (instanceRef U712_CHIP_RAM.SDRAM_CMD_RNO_0_3))
              (portRef I1 (instanceRef U712_CHIP_RAM.WRITE_CYCLE_RNILL8G1))
              (portRef I2 (instanceRef U712_CHIP_RAM.SDRAM_COUNTER_RNIQ4PC1_2))
              (portRef I2 (instanceRef U712_CHIP_RAM.CLK_EN_ess_RNO_1))
              (portRef I3 (instanceRef U712_CHIP_RAM.SDRAM_COUNTER_RNIGELS1_2))
              (portRef I0 (instanceRef U712_CHIP_RAM.SDRAM_COUNTER_RNIVGRT_0_3))
              (portRef I0 (instanceRef U712_CHIP_RAM.SDRAM_COUNTER_RNIVGRT_3))
              (portRef I1 (instanceRef U712_CHIP_RAM.SDRAM_COUNTER_RNITERT_2))
              (portRef I3 (instanceRef U712_CHIP_RAM.SDRAM_COUNTER_RNIQTMR1_3))
              (portRef I1 (instanceRef U712_CHIP_RAM.SDRAM_COUNTER_RNO_0_2))
              (portRef I0 (instanceRef U712_CHIP_RAM.SDRAM_COUNTER_cry_c_2))
            )
          )
          (net (rename U712_CHIP_RAM.REFRESH_COUNTER_s_7 "U712_CHIP_RAM.REFRESH_COUNTER_s[7]") 
            (joined 
              (portRef O (instanceRef U712_CHIP_RAM.REFRESH_COUNTER_RNO_7))
              (portRef D (instanceRef U712_CHIP_RAM.REFRESH_COUNTER_7))
            )
          )
          (net (rename U712_CHIP_RAM.CMA_esr_RNO_1Z0Z_2 "U712_CHIP_RAM.CMA_esr_RNO_1[2]") 
            (joined 
              (portRef O (instanceRef U712_CHIP_RAM.CMA_esr_RNO_1_2))
              (portRef I1 (instanceRef U712_CHIP_RAM.CMA_esr_RNO_0_2))
            )
          )
          (net (rename U712_CHIP_RAM.CMA_5_3 "U712_CHIP_RAM.CMA_5[3]") 
            (joined 
              (portRef O (instanceRef U712_CHIP_RAM.CMA_esr_RNO_3))
              (portRef D (instanceRef U712_CHIP_RAM.CMA_esr_3))
            )
          )
          (net (rename A_c_7 "A_c[7]") 
            (joined 
              (portRef DIN0 (instanceRef A_ibuf_7))
              (portRef I0 (instanceRef U712_CHIP_RAM.CMA_esr_RNO_3_5))
            )
          )
          (net (rename U712_CHIP_RAM.un5_DMA_CYCLE_START_0 "U712_CHIP_RAM.un5_DMA_CYCLE_START_0") 
            (joined 
              (portRef O (instanceRef U712_CHIP_RAM.DMA_CYCLE_START_RNO_0))
              (portRef I3 (instanceRef U712_CHIP_RAM.DMA_CYCLE_START_RNO))
            )
          )
          (net (rename A_c_12 "A_c[12]") 
            (joined 
              (portRef DIN0 (instanceRef A_ibuf_12))
              (portRef I1 (instanceRef U712_CHIP_RAM.CMA_esr_RNO_1_3))
            )
          )
          (net (rename cuuben "CUUBEn") 
            (joined 
              (portRef PACKAGEPIN (instanceRef CUUBEn_obuf))
              (portRef CUUBEn)
            )
          )
          (net (rename U712_CHIP_RAM.CPU_CYCLE_STARTZ0 "U712_CHIP_RAM.CPU_CYCLE_START") 
            (joined 
              (portRef Q (instanceRef U712_CHIP_RAM.CPU_CYCLE_START))
              (portRef I1 (instanceRef U712_CHIP_RAM.REFRESH_SYNC_RNI5J861_1))
              (portRef I3 (instanceRef U712_CHIP_RAM.CPU_CYCLE_START_RNO))
            )
          )
          (net (rename U712_BYTE_ENABLE.un1_CLLBEn_i_a3_0Z0Z_0 "U712_BYTE_ENABLE.un1_CLLBEn_i_a3_0_0") 
            (joined 
              (portRef O (instanceRef U712_BYTE_ENABLE.un1_CLLBEn_i_a3_0_0))
              (portRef I3 (instanceRef U712_BYTE_ENABLE.N_150_i))
              (portRef I3 (instanceRef U712_BYTE_ENABLE.N_148_i))
            )
          )
          (net (rename U712_CHIP_RAM.N_298 "U712_CHIP_RAM.N_298") 
            (joined 
              (portRef O (instanceRef U712_CHIP_RAM.SDRAM_COUNTER_RNIQTMR1_3))
              (portRef I0 (instanceRef U712_CHIP_RAM.SDRAM_COUNTER_RNI4CEN3_3))
              (portRef I0 (instanceRef U712_CHIP_RAM.SDRAM_CONFIGURED_RNIVSQ24))
              (portRef I3 (instanceRef U712_CHIP_RAM.DMA_CYCLE_START_RNICLGI4))
            )
          )
          (net (rename U712_CHIP_RAM.N_262 "U712_CHIP_RAM.N_262") 
            (joined 
              (portRef O (instanceRef U712_CHIP_RAM.SDRAM_COUNTER_RNIOGP34_3))
              (portRef I0 (instanceRef U712_CHIP_RAM.SDRAM_COUNTER_RNIQ3ENG_3))
            )
          )
          (net (rename U712_CHIP_RAM.CPU_CYCLE_START_RNOZ0 "U712_CHIP_RAM.CPU_CYCLE_START_RNO") 
            (joined 
              (portRef O (instanceRef U712_CHIP_RAM.CPU_CYCLE_START_RNO))
              (portRef D (instanceRef U712_CHIP_RAM.CPU_CYCLE_START))
            )
          )
          (net (rename TSn_c "TSn_c") 
            (joined 
              (portRef DIN0 (instanceRef TSn_ibuf))
              (portRef I2 (instanceRef U712_CHIP_RAM.CPU_CYCLE_START_RNO))
              (portRef I1 (instanceRef U712_REG_SM.REG_CYCLE_START_RNO))
            )
          )
          (net (rename regspacen "REGSPACEn") 
            (joined 
              (portRef PACKAGEPIN (instanceRef REGSPACEn_ibuf))
              (portRef REGSPACEn)
            )
          )
          (net (rename cma_6 "CMA[6]") 
            (joined 
              (portRef PACKAGEPIN (instanceRef CMA_obuf_6))
              (portRef CMA_6)
            )
          )
          (net (rename U712_CHIP_RAM.CMA_esr_RNO_0Z0Z_3 "U712_CHIP_RAM.CMA_esr_RNO_0[3]") 
            (joined 
              (portRef O (instanceRef U712_CHIP_RAM.CMA_esr_RNO_0_3))
              (portRef I1 (instanceRef U712_CHIP_RAM.CMA_esr_RNO_3))
            )
          )
          (net (rename TACK_EN_i_ess "TACK_EN_i_ess") 
            (joined 
              (portRef Q (instanceRef U712_CYCLE_TERM.TACK_EN_i_ess))
              (portRef I0 (instanceRef TACKn_obuft_RNO))
            )
          )
          (net (rename dra_4 "DRA[4]") 
            (joined 
              (portRef PACKAGEPIN (instanceRef DRA_ibuf_4))
              (portRef DRA_4)
            )
          )
          (net (rename U712_REG_SM.STATE_COUNTs "U712_REG_SM.STATE_COUNTs") 
            (joined 
              (portRef O (instanceRef U712_REG_SM.STATE_COUNT_RNO_0))
              (portRef D (instanceRef U712_REG_SM.STATE_COUNT_0))
            )
          )
          (net (rename U712_REG_SM.C1_SYNCZ0Z_2 "U712_REG_SM.C1_SYNC[2]") 
            (joined 
              (portRef Q (instanceRef U712_REG_SM.C1_SYNC_2))
              (portRef I2 (instanceRef U712_REG_SM.C1_SYNC_RNI9DCD1_2))
              (portRef I2 (instanceRef U712_REG_SM.C1_SYNC_RNI9DCD1_0_2))
              (portRef I0 (instanceRef U712_REG_SM.C1_SYNC_RNIFFTG1_2))
            )
          )
          (net (rename a_2 "A[2]") 
            (joined 
              (portRef PACKAGEPIN (instanceRef A_ibuf_2))
              (portRef A_2)
            )
          )
          (net (rename U712_CHIP_RAM.DMA_ROW_ADDRESSZ0Z_4 "U712_CHIP_RAM.DMA_ROW_ADDRESS[4]") 
            (joined 
              (portRef Q (instanceRef U712_CHIP_RAM.DMA_ROW_ADDRESS_esr_4))
              (portRef I3 (instanceRef U712_CHIP_RAM.CMA_esr_RNO_4))
            )
          )
          (net (rename CPU_TACKm "CPU_TACKm") 
            (joined 
              (portRef Q (instanceRef U712_CHIP_RAM.CPU_TACK))
              (portRef I0 (instanceRef U712_CYCLE_TERM.TACK_EN6))
              (portRef I0 (instanceRef U712_CHIP_RAM.CPU_TACK_RNO))
            )
          )
          (net (rename U712_REG_SM.N_209 "U712_REG_SM.N_209") 
            (joined 
              (portRef O (instanceRef U712_REG_SM.C3_SYNC_RNIIDN62_0_2))
              (portRef I0 (instanceRef U712_REG_SM.STATE_COUNT_RNO_6))
              (portRef I1 (instanceRef U712_REG_SM.STATE_COUNT_RNO_5))
            )
          )
          (net (rename U712_CHIP_RAM.SDRAM_COUNTER_lm_5 "U712_CHIP_RAM.SDRAM_COUNTER_lm[5]") 
            (joined 
              (portRef O (instanceRef U712_CHIP_RAM.SDRAM_COUNTER_RNO_5))
              (portRef D (instanceRef U712_CHIP_RAM.SDRAM_COUNTER_5))
            )
          )
          (net (rename U712_CHIP_RAM.CAS_SYNCZ0Z_0 "U712_CHIP_RAM.CAS_SYNC[0]") 
            (joined 
              (portRef Q (instanceRef U712_CHIP_RAM.CAS_SYNC_0))
              (portRef I3 (instanceRef U712_CHIP_RAM.CAS_SYNC_1_THRU_LUT4_0))
              (portRef I0 (instanceRef U712_CHIP_RAM.DMA_CYCLE_START_RNO_0))
            )
          )
          (net (rename DRA_c_6 "DRA_c[6]") 
            (joined 
              (portRef DIN0 (instanceRef DRA_ibuf_6))
              (portRef I3 (instanceRef U712_CHIP_RAM.DMA_ROW_ADDRESS_esr_5_THRU_LUT4_0))
              (portRef I3 (instanceRef U712_CHIP_RAM.DMA_COL_ADDRESS_nesr_4_THRU_LUT4_0))
            )
          )
          (net (rename CMA_c_3 "CMA_c[3]") 
            (joined 
              (portRef Q (instanceRef U712_CHIP_RAM.CMA_esr_3))
              (portRef DOUT0 (instanceRef CMA_obuf_3))
            )
          )
          (net (rename crcsn "CRCSn") 
            (joined 
              (portRef PACKAGEPIN (instanceRef CRCSn_obuf))
              (portRef CRCSn)
            )
          )
          (net (rename U712_CHIP_RAM.SDRAM_COUNTER_cry_4 "U712_CHIP_RAM.SDRAM_COUNTER_cry[4]") 
            (joined 
              (portRef CO (instanceRef U712_CHIP_RAM.SDRAM_COUNTER_cry_c_4))
              (portRef I3 (instanceRef U712_CHIP_RAM.SDRAM_COUNTER_RNO_5))
              (portRef CI (instanceRef U712_CHIP_RAM.SDRAM_COUNTER_cry_c_5))
            )
          )
          (net (rename U712_CHIP_RAM.N_223 "U712_CHIP_RAM.N_223") 
            (joined 
              (portRef O (instanceRef U712_CHIP_RAM.SDRAM_COUNTER_RNINB8M4_0))
              (portRef I0 (instanceRef U712_CHIP_RAM.SDRAM_CMD_e_0_RNO_1))
              (portRef I0 (instanceRef U712_CHIP_RAM.SDRAM_COUNTER_RNI63MN7_2))
            )
          )
          (net (rename TACK_OUTn "TACK_OUTn") 
            (joined 
              (portRef Q (instanceRef U712_CYCLE_TERM.TACK_OUTn))
              (portRef DOUT0 (instanceRef TACKn_obuft))
              (portRef I1 (instanceRef U712_CYCLE_TERM.TACK_OUTn_RNO))
            )
          )
          (net (rename cma_10 "CMA[10]") 
            (joined 
              (portRef PACKAGEPIN (instanceRef CMA_obuf_10))
              (portRef CMA_10)
            )
          )
          (net (rename U712_CHIP_RAM.WRITE_CYCLE_2_sqmuxa "U712_CHIP_RAM.WRITE_CYCLE_2_sqmuxa") 
            (joined 
              (portRef O (instanceRef U712_CHIP_RAM.CPU_CYCLE_esr_RNO))
              (portRef D (instanceRef U712_CHIP_RAM.CPU_CYCLE_esr))
            )
          )
          (net (rename U712_CHIP_RAM.SDRAM_COUNTERZ0Z_7 "U712_CHIP_RAM.SDRAM_COUNTER[7]") 
            (joined 
              (portRef Q (instanceRef U712_CHIP_RAM.SDRAM_COUNTER_7))
              (portRef I0 (instanceRef U712_CHIP_RAM.SDRAM_COUNTER_RNO_7))
              (portRef I3 (instanceRef U712_CHIP_RAM.SDRAM_COUNTER_RNIAENR1_7))
            )
          )
          (net (rename U712_CHIP_RAM.REFRESH_COUNTER_s_0 "U712_CHIP_RAM.REFRESH_COUNTER_s[0]") 
            (joined 
              (portRef O (instanceRef U712_CHIP_RAM.REFRESH_COUNTER_RNO_0))
              (portRef D (instanceRef U712_CHIP_RAM.REFRESH_COUNTER_0))
            )
          )
          (net (rename U712_CHIP_RAM.REFRESH_COUNTER_cry_4 "U712_CHIP_RAM.REFRESH_COUNTER_cry[4]") 
            (joined 
              (portRef CO (instanceRef U712_CHIP_RAM.REFRESH_COUNTER_cry_c_4))
              (portRef I3 (instanceRef U712_CHIP_RAM.REFRESH_COUNTER_RNO_5))
              (portRef CI (instanceRef U712_CHIP_RAM.REFRESH_COUNTER_cry_c_5))
            )
          )
          (net (rename U712_REG_SM.STATE_COUNTZ0Z_6 "U712_REG_SM.STATE_COUNT[6]") 
            (joined 
              (portRef Q (instanceRef U712_REG_SM.STATE_COUNT_6))
              (portRef I3 (instanceRef U712_REG_SM.STATE_COUNT_RNO_6))
              (portRef I3 (instanceRef U712_REG_SM.STATE_COUNT_RNI20MC2_6))
            )
          )
          (net (rename U712_CHIP_RAM.N_38 "U712_CHIP_RAM.N_38") 
            (joined 
              (portRef O (instanceRef U712_CHIP_RAM.SDRAM_CMD_e_0_RNO_1))
              (portRef D (instanceRef U712_CHIP_RAM.SDRAM_CMD_e_0_1))
            )
          )
          (net (rename U712_CHIP_RAM.CMA_5_6 "U712_CHIP_RAM.CMA_5[6]") 
            (joined 
              (portRef O (instanceRef U712_CHIP_RAM.CMA_esr_RNO_6))
              (portRef D (instanceRef U712_CHIP_RAM.CMA_esr_6))
            )
          )
          (net (rename A_c_8 "A_c[8]") 
            (joined 
              (portRef DIN0 (instanceRef A_ibuf_8))
              (portRef I0 (instanceRef U712_CHIP_RAM.CMA_esr_RNO_1_6))
            )
          )
          (net (rename U712_REG_SM.REG_TACK_0 "U712_REG_SM.REG_TACK_0") 
            (joined 
              (portRef O (instanceRef U712_REG_SM.REG_TACK_RNO))
              (portRef D (instanceRef U712_REG_SM.REG_TACK))
            )
          )
          (net (rename DBRn_c "DBRn_c") 
            (joined 
              (portRef DIN0 (instanceRef DBRn_ibuf))
              (portRef I3 (instanceRef DBR_SYNC_0_THRU_LUT4_0))
              (portRef I1 (instanceRef U712_CHIP_RAM.DMA_ROW_ADDRESS_esr_ctle_9))
              (portRef I1 (instanceRef U712_CHIP_RAM.DMA_A1_nesr_ctle))
            )
          )
          (net (rename A_c_15 "A_c[15]") 
            (joined 
              (portRef DIN0 (instanceRef A_ibuf_15))
              (portRef I1 (instanceRef U712_CHIP_RAM.CMA_esr_RNO_1_6))
            )
          )
          (net (rename U712_REG_SM.C3_SYNCZ0Z_1 "U712_REG_SM.C3_SYNC[1]") 
            (joined 
              (portRef Q (instanceRef U712_REG_SM.C3_SYNC_1))
              (portRef I3 (instanceRef U712_REG_SM.C3_SYNC_2_THRU_LUT4_0))
              (portRef I1 (instanceRef U712_REG_SM.C3_SYNC_RNIIDN62_0_2))
              (portRef I1 (instanceRef U712_REG_SM.C3_SYNC_RNIIDN62_2))
              (portRef I1 (instanceRef U712_REG_SM.C3_SYNC_RNIIDN62_1_2))
              (portRef I1 (instanceRef U712_REG_SM.STATE_COUNT_RNITQLC2_1))
              (portRef I2 (instanceRef U712_REG_SM.C1_SYNC_RNIFFTG1_2))
            )
          )
          (net (rename RnW_c "RnW_c") 
            (joined 
              (portRef DIN0 (instanceRef RnW_ibuf))
              (portRef I1 (instanceRef U712_CHIP_RAM.WRITE_CYCLE_RNO_0))
              (portRef I2 (instanceRef U712_BUFFERS.DRDDIR_i_m2_i_m2))
            )
          )
          (net (rename DRA_c_9 "DRA_c[9]") 
            (joined 
              (portRef DIN0 (instanceRef DRA_ibuf_9))
              (portRef I3 (instanceRef U712_CHIP_RAM.DMA_ROW_ADDRESS_esr_8_THRU_LUT4_0))
              (portRef I3 (instanceRef U712_CHIP_RAM.DMA_COL_ADDRESS_nesr_7_THRU_LUT4_0))
            )
          )
          (net (rename a_12 "A[12]") 
            (joined 
              (portRef PACKAGEPIN (instanceRef A_ibuf_12))
              (portRef A_12)
            )
          )
          (net (rename U712_REG_SM.REGENnZ0Z_1 "U712_REG_SM.REGENn_1") 
            (joined 
              (portRef O (instanceRef U712_REG_SM.REGENn_1_RNO))
              (portRef D (instanceRef U712_REG_SM.REGENn_1))
            )
          )
          (net (rename CMA_c_9 "CMA_c[9]") 
            (joined 
              (portRef Q (instanceRef U712_CHIP_RAM.CMA_esr_9))
              (portRef DOUT0 (instanceRef CMA_obuf_9))
            )
          )
          (net (rename clk_en "CLK_EN") 
            (joined 
              (portRef PACKAGEPIN (instanceRef CLK_EN_obuf))
              (portRef CLK_EN)
            )
          )
          (net (rename U712_CHIP_RAM.SDRAM_CMD_cnst_0_2_29_i_a2_i_0_1 "U712_CHIP_RAM.SDRAM_CMD_cnst_0_2_29_i_a2_i_0_1") 
            (joined 
              (portRef O (instanceRef U712_CHIP_RAM.SDRAM_CMD_RNO_1_0))
              (portRef I3 (instanceRef U712_CHIP_RAM.SDRAM_CMD_RNO_0))
            )
          )
          (net (rename dra_1 "DRA[1]") 
            (joined 
              (portRef PACKAGEPIN (instanceRef DRA_ibuf_1))
              (portRef DRA_1)
            )
          )
          (net (rename U712_CHIP_RAM.SDRAM_CMD_e_0_RNI4496Z0Z_1 "U712_CHIP_RAM.SDRAM_CMD_e_0_RNI4496[1]") 
            (joined 
              (portRef O (instanceRef U712_CHIP_RAM.SDRAM_CMD_e_0_RNI4496_1))
              (portRef I0 (instanceRef U712_CHIP_RAM.CMA_esr_RNO_7))
              (portRef I0 (instanceRef U712_CHIP_RAM.CMA_esr_RNO_6))
              (portRef I0 (instanceRef U712_CHIP_RAM.CMA_esr_RNO_4))
              (portRef I0 (instanceRef U712_CHIP_RAM.CMA_esr_RNO_2))
              (portRef I0 (instanceRef U712_CHIP_RAM.CMA_esr_RNO_0))
              (portRef I0 (instanceRef U712_CHIP_RAM.CMA_esr_RNO_3))
            )
          )
          (net (rename U712_REG_SM.REG_CYCLE_START_RNOZ0 "U712_REG_SM.REG_CYCLE_START_RNO") 
            (joined 
              (portRef O (instanceRef U712_REG_SM.REG_CYCLE_START_RNO))
              (portRef D (instanceRef U712_REG_SM.REG_CYCLE_START))
            )
          )
          (net (rename U712_CHIP_RAM.REFRESH_COUNTERZ0Z_7 "U712_CHIP_RAM.REFRESH_COUNTER[7]") 
            (joined 
              (portRef Q (instanceRef U712_CHIP_RAM.REFRESH_COUNTER_7))
              (portRef I3 (instanceRef U712_CHIP_RAM.REFRESH_RNO))
              (portRef I0 (instanceRef U712_CHIP_RAM.REFRESH_COUNTER_RNO_7))
            )
          )
          (net (rename U712_CHIP_RAM.DMA_ROW_ADDRESSZ0Z_9 "U712_CHIP_RAM.DMA_ROW_ADDRESS[9]") 
            (joined 
              (portRef Q (instanceRef U712_CHIP_RAM.DMA_ROW_ADDRESS_esr_9))
              (portRef I3 (instanceRef U712_CHIP_RAM.CMA_esr_RNO_9))
            )
          )
          (net (rename U712_BYTE_ENABLE.N_271 "U712_BYTE_ENABLE.N_271") 
            (joined 
              (portRef O (instanceRef U712_BYTE_ENABLE.un1_CUUBEn_i_a3_0))
              (portRef I2 (instanceRef U712_BYTE_ENABLE.N_171_i))
            )
          )
          (net (rename siz_0 "SIZ[0]") 
            (joined 
              (portRef PACKAGEPIN (instanceRef SIZ_ibuf_0))
              (portRef SIZ_0)
            )
          )
          (net (rename CLK40_PLL_i_i "CLK40_PLL_i_i") 
            (joined 
              (portRef O (instanceRef CLK40_OUT_obuf_RNO))
              (portRef DOUT0 (instanceRef CLK40_OUT_obuf))
            )
          )
          (net (rename U712_REG_SM.REG_CYCLE_GO_1 "U712_REG_SM.REG_CYCLE_GO_1") 
            (joined 
              (portRef O (instanceRef U712_REG_SM.REG_CYCLE_GO_RNO))
              (portRef D (instanceRef U712_REG_SM.REG_CYCLE_GO))
            )
          )
          (net (rename U712_CHIP_RAM.DMA_COL_ADDRESSZ0Z_2 "U712_CHIP_RAM.DMA_COL_ADDRESS[2]") 
            (joined 
              (portRef Q (instanceRef U712_CHIP_RAM.DMA_COL_ADDRESS_nesr_2))
              (portRef I2 (instanceRef U712_CHIP_RAM.CMA_esr_RNO_0_2))
            )
          )
          (net (rename DRA_c_3 "DRA_c[3]") 
            (joined 
              (portRef DIN0 (instanceRef DRA_ibuf_3))
              (portRef I3 (instanceRef U712_CHIP_RAM.DMA_ROW_ADDRESS_esr_2_THRU_LUT4_0))
              (portRef I3 (instanceRef U712_CHIP_RAM.DMA_COL_ADDRESS_nesr_1_THRU_LUT4_0))
            )
          )
          (net (rename bank0 "BANK0") 
            (joined 
              (portRef PACKAGEPIN (instanceRef BANK0_obuf))
              (portRef BANK0)
            )
          )
          (net (rename WEn_c "WEn_c") 
            (joined 
              (portRef Q (instanceRef U712_CHIP_RAM.WEn))
              (portRef DOUT0 (instanceRef WEn_obuf))
            )
          )
          (net (rename U712_CHIP_RAM.SDRAM_CMDZ0Z_1 "U712_CHIP_RAM.SDRAM_CMDZ0Z_1") 
            (joined 
              (portRef Q (instanceRef U712_CHIP_RAM.SDRAM_CMD_e_0_1))
              (portRef I3 (instanceRef U712_CHIP_RAM.CASn_THRU_LUT4_0))
              (portRef I1 (instanceRef U712_CHIP_RAM.SDRAM_CMD_RNITDMK_3))
              (portRef I2 (instanceRef U712_CHIP_RAM.CMA_esr_RNO_0_5))
              (portRef I3 (instanceRef U712_CHIP_RAM.CMA_esr_RNO_0_1))
              (portRef I3 (instanceRef U712_CHIP_RAM.CMA_esr_RNO_0_4))
              (portRef I3 (instanceRef U712_CHIP_RAM.CMA_esr_RNO_0_0))
              (portRef I3 (instanceRef U712_CHIP_RAM.CMA_esr_RNO_0_7))
              (portRef I3 (instanceRef U712_CHIP_RAM.CMA_esr_RNO_0_2))
              (portRef I3 (instanceRef U712_CHIP_RAM.CMA_esr_RNO_0_6))
              (portRef I3 (instanceRef U712_CHIP_RAM.CMA_esr_RNO_0_3))
              (portRef I1 (instanceRef U712_CHIP_RAM.SDRAM_CMD_RNITDMK_0_3))
              (portRef I1 (instanceRef U712_CHIP_RAM.CMA_esr_RNO_10))
              (portRef I2 (instanceRef U712_CHIP_RAM.CMA_esr_RNO_3_1))
              (portRef I2 (instanceRef U712_CHIP_RAM.CMA_esr_RNO_1_4))
              (portRef I2 (instanceRef U712_CHIP_RAM.CMA_esr_RNO_1_0))
              (portRef I2 (instanceRef U712_CHIP_RAM.CMA_esr_RNO_1_7))
              (portRef I2 (instanceRef U712_CHIP_RAM.CMA_esr_RNO_1_2))
              (portRef I2 (instanceRef U712_CHIP_RAM.CMA_esr_RNO_1_6))
              (portRef I2 (instanceRef U712_CHIP_RAM.CMA_esr_RNO_1_3))
              (portRef I1 (instanceRef U712_CHIP_RAM.SDRAM_CMD_e_0_RNI4496_1))
              (portRef I3 (instanceRef U712_CHIP_RAM.CMA_esr_RNO_1_1))
              (portRef I3 (instanceRef U712_CHIP_RAM.CMA_esr_RNO_2_1))
              (portRef I0 (instanceRef U712_CHIP_RAM.SDRAM_CMD_RNI9CFE_0))
            )
          )
          (net (rename RAMSPACEn_c "RAMSPACEn_c") 
            (joined 
              (portRef DIN0 (instanceRef RAMSPACEn_ibuf))
              (portRef I1 (instanceRef U712_CHIP_RAM.CPU_CYCLE_START_RNO))
            )
          )
          (net (rename AWEn_c "AWEn_c") 
            (joined 
              (portRef DIN0 (instanceRef AWEn_ibuf))
              (portRef I0 (instanceRef U712_CHIP_RAM.WRITE_CYCLE_RNO_0))
              (portRef I0 (instanceRef U712_CHIP_RAM.DBDIR_RNO))
              (portRef I0 (instanceRef U712_BUFFERS.DRDDIR_i_m2_i_m2))
            )
          )
          (net (rename U712_REG_SM.REG_CYCLE_GOZ0 "U712_REG_SM.REG_CYCLE_GO") 
            (joined 
              (portRef Q (instanceRef U712_REG_SM.REG_CYCLE_GO))
              (portRef I2 (instanceRef U712_REG_SM.REG_CYCLE_START_RNO))
              (portRef I0 (instanceRef U712_REG_SM.REG_CYCLE_GO_RNO))
            )
          )
          (net (rename U712_CHIP_RAM.REFRESH_COUNTER_cry_3 "U712_CHIP_RAM.REFRESH_COUNTER_cry[3]") 
            (joined 
              (portRef CO (instanceRef U712_CHIP_RAM.REFRESH_COUNTER_cry_c_3))
              (portRef I3 (instanceRef U712_CHIP_RAM.REFRESH_COUNTER_RNO_4))
              (portRef CI (instanceRef U712_CHIP_RAM.REFRESH_COUNTER_cry_c_4))
            )
          )
          (net (rename U712_CHIP_RAM.N_253 "U712_CHIP_RAM.N_253") 
            (joined 
              (portRef O (instanceRef U712_CHIP_RAM.SDRAM_COUNTER_RNIOBA64_0_3))
              (portRef I1 (instanceRef U712_CHIP_RAM.CPU_CYCLE_esr_RNO_1))
              (portRef I0 (instanceRef U712_CHIP_RAM.DMA_CYCLE_RNO))
            )
          )
          (net (rename U712_CHIP_RAM.DMA_CYCLE_START_2_0_i "U712_CHIP_RAM.DMA_CYCLE_START_2_0_i") 
            (joined 
              (portRef O (instanceRef U712_CHIP_RAM.DMA_CYCLE_START_RNO))
              (portRef D (instanceRef U712_CHIP_RAM.DMA_CYCLE_START))
            )
          )
          (net (rename U712_CHIP_RAM.CMA_esr_RNO_0Z0Z_4 "U712_CHIP_RAM.CMA_esr_RNO_0[4]") 
            (joined 
              (portRef O (instanceRef U712_CHIP_RAM.CMA_esr_RNO_0_4))
              (portRef I1 (instanceRef U712_CHIP_RAM.CMA_esr_RNO_4))
            )
          )
          (net (rename U712_CHIP_RAM.CMA_5_sn_N_5_mux "U712_CHIP_RAM.CMA_5_sn_N_5_mux") 
            (joined 
              (portRef O (instanceRef U712_CHIP_RAM.SDRAM_CMD_RNI4VDC_0))
              (portRef I2 (instanceRef U712_CHIP_RAM.CMA_esr_RNO_7))
              (portRef I2 (instanceRef U712_CHIP_RAM.CMA_esr_RNO_6))
              (portRef I2 (instanceRef U712_CHIP_RAM.CMA_esr_RNO_4))
              (portRef I2 (instanceRef U712_CHIP_RAM.CMA_esr_RNO_2))
              (portRef I2 (instanceRef U712_CHIP_RAM.CMA_esr_RNO_0))
              (portRef I2 (instanceRef U712_CHIP_RAM.CMA_esr_RNO_3))
              (portRef I1 (instanceRef U712_CHIP_RAM.CMA_esr_RNO_0_5))
              (portRef I1 (instanceRef U712_CHIP_RAM.CMA_esr_RNO_1_1))
              (portRef I1 (instanceRef U712_CHIP_RAM.CMA_esr_RNO_2_1))
            )
          )
          (net (rename N_148_i "N_148_i") 
            (joined 
              (portRef O (instanceRef U712_BYTE_ENABLE.N_148_i))
              (portRef DOUT0 (instanceRef CLMBEn_obuf))
            )
          )
          (net (rename CASn_c "CASn_c") 
            (joined 
              (portRef Q (instanceRef U712_CHIP_RAM.CASn))
              (portRef DOUT0 (instanceRef CASn_obuf))
            )
          )
          (net (rename U712_REG_SM.STATE_COUNTZ0Z_1 "U712_REG_SM.STATE_COUNT[1]") 
            (joined 
              (portRef Q (instanceRef U712_REG_SM.STATE_COUNT_1))
              (portRef I3 (instanceRef U712_REG_SM.STATE_COUNT_RNITQLC2_1))
              (portRef I0 (instanceRef U712_REG_SM.STATE_COUNT_RNO_1))
            )
          )
          (net (rename U712_CYCLE_TERM.TACK_STATEZ0Z_1 "U712_CYCLE_TERM.TACK_STATE[1]") 
            (joined 
              (portRef Q (instanceRef U712_CYCLE_TERM.TACK_STATE_1))
              (portRef I3 (instanceRef U712_CYCLE_TERM.TACK_STATE_RNO_1))
              (portRef I1 (instanceRef U712_CYCLE_TERM.TACK_STATE_RNO_0))
              (portRef I2 (instanceRef U712_CYCLE_TERM.TACK_OUTn_RNO))
              (portRef I1 (instanceRef U712_CYCLE_TERM.TACK_STATE_RNO_2))
            )
          )
          (net (rename U712_CHIP_RAM.N_42_1 "U712_CHIP_RAM.N_42_1") 
            (joined 
              (portRef O (instanceRef U712_CHIP_RAM.SDRAM_COUNTER_RNI63MN7_2))
              (portRef I0 (instanceRef U712_CHIP_RAM.SDRAM_CMD_RNO_2))
              (portRef I0 (instanceRef U712_CHIP_RAM.SDRAM_CMD_RNO_3))
            )
          )
          (net (rename U712_CHIP_RAM.CMA_5_5 "U712_CHIP_RAM.CMA_5[5]") 
            (joined 
              (portRef O (instanceRef U712_CHIP_RAM.CMA_esr_RNO_5))
              (portRef D (instanceRef U712_CHIP_RAM.CMA_esr_5))
            )
          )
          (net (rename a_9 "A[9]") 
            (joined 
              (portRef PACKAGEPIN (instanceRef A_ibuf_9))
              (portRef A_9)
            )
          )
          (net (rename U712_CHIP_RAM.N_322 "U712_CHIP_RAM.N_322") 
            (joined 
              (portRef O (instanceRef U712_CHIP_RAM.SDRAM_CONFIGURED_RNINL0R5))
              (portRef I2 (instanceRef U712_CHIP_RAM.SDRAM_COUNTER_RNIQ3ENG_3))
              (portRef I2 (instanceRef U712_CHIP_RAM.SDRAM_COUNTER_RNI9NL8E_3))
            )
          )
          (net (rename U712_CHIP_RAM.N_216 "U712_CHIP_RAM.N_216") 
            (joined 
              (portRef O (instanceRef U712_CHIP_RAM.SDRAM_COUNTER_RNIQ4PC1_2))
              (portRef I0 (instanceRef U712_CHIP_RAM.CPU_TACK_RNO_1))
              (portRef I1 (instanceRef U712_CHIP_RAM.SDRAM_CMD_RNO_0_0))
            )
          )
          (net (rename A_c_18 "A_c[18]") 
            (joined 
              (portRef DIN0 (instanceRef A_ibuf_18))
              (portRef I1 (instanceRef U712_CHIP_RAM.CMA_esr_RNO_1_7))
            )
          )
          (net (rename U712_REG_SM.C3_SYNCZ0Z_2 "U712_REG_SM.C3_SYNC[2]") 
            (joined 
              (portRef Q (instanceRef U712_REG_SM.C3_SYNC_2))
              (portRef I2 (instanceRef U712_REG_SM.C3_SYNC_RNIIDN62_0_2))
              (portRef I2 (instanceRef U712_REG_SM.C3_SYNC_RNIIDN62_2))
              (portRef I2 (instanceRef U712_REG_SM.C3_SYNC_RNIIDN62_1_2))
              (portRef I2 (instanceRef U712_REG_SM.STATE_COUNT_RNITQLC2_1))
              (portRef I3 (instanceRef U712_REG_SM.C1_SYNC_RNIFFTG1_2))
            )
          )
          (net (rename U712_CHIP_RAM.N_307 "U712_CHIP_RAM.N_307") 
            (joined 
              (portRef O (instanceRef U712_CHIP_RAM.SDRAM_CONFIGURED_RNIP7AQ))
              (portRef I2 (instanceRef U712_CHIP_RAM.SDRAM_COUNTER_RNI63MN7_2))
              (portRef I1 (instanceRef U712_CHIP_RAM.SDRAM_CMD_e_0_RNO_1_1))
              (portRef I1 (instanceRef U712_CHIP_RAM.SDRAM_CONFIGURED_RNINL0R5))
            )
          )
          (net (rename a_11 "A[11]") 
            (joined 
              (portRef PACKAGEPIN (instanceRef A_ibuf_11))
              (portRef A_11)
            )
          )
          (net (rename VCCG0 "VCCG0") 
            (joined 
              (portRef Y (instanceRef VCC))
            )
          )
          (net (rename U712_REG_SM.N_200 "U712_REG_SM.N_200") 
            (joined 
              (portRef O (instanceRef U712_REG_SM.C3_SYNC_RNIBM0G2_2))
              (portRef I1 (instanceRef U712_REG_SM.STATE_COUNT_RNO_4))
              (portRef I0 (instanceRef U712_REG_SM.REG_CYCLE_RNO))
              (portRef I0 (instanceRef U712_REG_SM.STATE_COUNT_RNO_3))
            )
          )
          (net (rename RESETn_c_i_g "RESETn_c_i_g") 
            (joined 
              (portRef GLOBALBUFFEROUTPUT (instanceRef RESETn_ibuf_RNIM9SF_0))
              (portRef S (instanceRef DBR_SYNC_0))
              (portRef S (instanceRef DBR_SYNC_1))
              (portRef S (instanceRef U712_REG_SM.C1_SYNC_0))
              (portRef S (instanceRef U712_REG_SM.REGENn_1))
              (portRef S (instanceRef U712_REG_SM.C3_SYNC_0))
              (portRef S (instanceRef U712_REG_SM.C1_SYNC_1))
              (portRef R (instanceRef U712_REG_SM.STATE_COUNT_5))
              (portRef R (instanceRef U712_REG_SM.STATE_COUNT_6))
              (portRef R (instanceRef U712_REG_SM.REG_CYCLE))
              (portRef R (instanceRef U712_REG_SM.REG_TACK))
              (portRef R (instanceRef U712_REG_SM.DS_EN))
              (portRef S (instanceRef U712_REG_SM.C3_SYNC_1))
              (portRef R (instanceRef U712_REG_SM.REG_CYCLE_START))
              (portRef R (instanceRef U712_REG_SM.REG_CYCLE_GO))
              (portRef S (instanceRef U712_REG_SM.C3_SYNC_2))
              (portRef R (instanceRef U712_REG_SM.STATE_COUNT_1))
              (portRef R (instanceRef U712_REG_SM.STATE_COUNT_4))
              (portRef S (instanceRef U712_REG_SM.C1_SYNC_2))
              (portRef R (instanceRef U712_REG_SM.STATE_COUNT_3))
              (portRef R (instanceRef U712_REG_SM.STATE_COUNT_2))
              (portRef S (instanceRef U712_REG_SM.STATE_COUNT_0))
              (portRef R (instanceRef U712_CYCLE_TERM.TACK_STATE_1))
              (portRef S (instanceRef U712_CYCLE_TERM.TACK_EN_i_ess))
              (portRef I2 (instanceRef U712_CYCLE_TERM.TACK_EN_i_ess_RNO_0))
              (portRef R (instanceRef U712_CYCLE_TERM.TACK_STATE_2))
              (portRef S (instanceRef U712_CYCLE_TERM.TACK_OUTn))
              (portRef R (instanceRef U712_CYCLE_TERM.TACK_STATE_4))
              (portRef R (instanceRef U712_CYCLE_TERM.TACK_STATE_3))
              (portRef S (instanceRef U712_CYCLE_TERM.TACK_STATE_0))
              (portRef R (instanceRef U712_CHIP_RAM.CMA_esr_3))
              (portRef I2 (instanceRef U712_CHIP_RAM.CPU_CYCLE_esr_RNO_0))
              (portRef I2 (instanceRef U712_CHIP_RAM.DMA_ROW_ADDRESS_esr_ctle_9))
              (portRef R (instanceRef U712_CHIP_RAM.CPU_CYCLE_esr))
              (portRef R (instanceRef U712_CHIP_RAM.CMA_esr_0))
              (portRef R (instanceRef U712_CHIP_RAM.CMA_esr_2))
              (portRef R (instanceRef U712_CHIP_RAM.CMA_esr_5))
              (portRef R (instanceRef U712_CHIP_RAM.CMA_esr_4))
              (portRef R (instanceRef U712_CHIP_RAM.CMA_esr_1))
              (portRef I2 (instanceRef U712_CHIP_RAM.DMA_A1_nesr_ctle))
              (portRef R (instanceRef U712_CHIP_RAM.CMA_esr_6))
              (portRef R (instanceRef U712_CHIP_RAM.DMA_COL_ADDRESS_nesr_2))
              (portRef R (instanceRef U712_CHIP_RAM.DMA_COL_ADDRESS_nesr_6))
              (portRef R (instanceRef U712_CHIP_RAM.DMA_ROW_ADDRESS_esr_9))
              (portRef I2 (instanceRef U712_CHIP_RAM.CLK_EN_ess_RNO))
              (portRef R (instanceRef U712_CHIP_RAM.DMA_ROW_ADDRESS_esr_3))
              (portRef R (instanceRef U712_CHIP_RAM.DMA_ROW_ADDRESS_esr_6))
              (portRef S (instanceRef U712_CHIP_RAM.CRCSn))
              (portRef R (instanceRef U712_CHIP_RAM.DMA_ROW_ADDRESS_esr_8))
              (portRef S (instanceRef U712_CHIP_RAM.WEn))
              (portRef R (instanceRef U712_CHIP_RAM.CMA_esr_7))
              (portRef R (instanceRef U712_CHIP_RAM.CMA_esr_8))
              (portRef R (instanceRef U712_CHIP_RAM.DMA_COL_ADDRESS_nesr_5))
              (portRef R (instanceRef U712_CHIP_RAM.DMA_A1_nesr))
              (portRef R (instanceRef U712_CHIP_RAM.CMA_esr_9))
              (portRef I2 (instanceRef U712_CHIP_RAM.SDRAM_CMD_RNIJNI41_3))
              (portRef R (instanceRef U712_CHIP_RAM.DMA_COL_ADDRESS_nesr_4))
              (portRef R (instanceRef U712_CHIP_RAM.DMA_ROW_ADDRESS_esr_4))
              (portRef R (instanceRef U712_CHIP_RAM.CMA_esr_10))
              (portRef R (instanceRef U712_CHIP_RAM.DMA_COL_ADDRESS_nesr_0))
              (portRef R (instanceRef U712_CHIP_RAM.DMA_ROW_ADDRESS_esr_5))
              (portRef R (instanceRef U712_CHIP_RAM.DMA_ROW_ADDRESS_esr_7))
              (portRef R (instanceRef U712_CHIP_RAM.DMA_COL_ADDRESS_nesr_1))
              (portRef R (instanceRef U712_CHIP_RAM.DMA_ROW_ADDRESS_esr_2))
              (portRef R (instanceRef U712_CHIP_RAM.DMA_ROW_ADDRESS_esr_0))
              (portRef S (instanceRef U712_CHIP_RAM.RASn))
              (portRef R (instanceRef U712_CHIP_RAM.DMA_COL_ADDRESS_nesr_3))
              (portRef R (instanceRef U712_CHIP_RAM.DMA_COL_ADDRESS_nesr_7))
              (portRef S (instanceRef U712_CHIP_RAM.CLK_EN_ess))
              (portRef R (instanceRef U712_CHIP_RAM.DMA_ROW_ADDRESS_esr_1))
              (portRef S (instanceRef U712_CHIP_RAM.DBDIR))
              (portRef R (instanceRef U712_CHIP_RAM.CPU_TACK))
              (portRef S (instanceRef U712_CHIP_RAM.DBENn))
              (portRef R (instanceRef U712_CHIP_RAM.DMA_CYCLE_START))
              (portRef R (instanceRef U712_CHIP_RAM.REFRESH_SYNC_1))
              (portRef S (instanceRef U712_CHIP_RAM.CASn))
              (portRef S (instanceRef U712_CHIP_RAM.CAS_SYNC_2))
              (portRef R (instanceRef U712_CHIP_RAM.DMA_CYCLE))
              (portRef R (instanceRef U712_CHIP_RAM.WRITE_CYCLE))
              (portRef S (instanceRef U712_CHIP_RAM.CAS_SYNC_1))
              (portRef R (instanceRef U712_CHIP_RAM.CPU_CYCLE_START))
              (portRef R (instanceRef U712_CHIP_RAM.REFRESH))
              (portRef R (instanceRef U712_CHIP_RAM.SDRAM_CONFIGURED))
              (portRef S (instanceRef U712_CHIP_RAM.CAS_SYNC_0))
              (portRef R (instanceRef U712_CHIP_RAM.REFRESH_SYNC_0))
            )
          )
          (net (rename cma_8 "CMA[8]") 
            (joined 
              (portRef PACKAGEPIN (instanceRef CMA_obuf_8))
              (portRef CMA_8)
            )
          )
          (net (rename casln "CASLn") 
            (joined 
              (portRef PACKAGEPIN (instanceRef CASLn_ibuf))
              (portRef CASLn)
            )
          )
          (net (rename U712_CHIP_RAM.REFRESH_SYNCZ0Z_1 "U712_CHIP_RAM.REFRESH_SYNC[1]") 
            (joined 
              (portRef Q (instanceRef U712_CHIP_RAM.REFRESH_SYNC_1))
              (portRef I3 (instanceRef U712_CHIP_RAM.REFRESH_SYNC_RNI5J861_1))
            )
          )
          (net (rename dra_2 "DRA[2]") 
            (joined 
              (portRef PACKAGEPIN (instanceRef DRA_ibuf_2))
              (portRef DRA_2)
            )
          )
          (net (rename U712_CHIP_RAM.N_319 "U712_CHIP_RAM.N_319") 
            (joined 
              (portRef O (instanceRef U712_CHIP_RAM.SDRAM_CONFIGURED_RNIOO5O1))
              (portRef I0 (instanceRef U712_CHIP_RAM.SDRAM_CONFIGURED_RNO))
              (portRef I2 (instanceRef U712_CHIP_RAM.SDRAM_CONFIGURED_RNINL0R5))
            )
          )
          (net (rename U712_CHIP_RAM.CMA_esr_RNO_1Z0Z_6 "U712_CHIP_RAM.CMA_esr_RNO_1[6]") 
            (joined 
              (portRef O (instanceRef U712_CHIP_RAM.CMA_esr_RNO_1_6))
              (portRef I1 (instanceRef U712_CHIP_RAM.CMA_esr_RNO_0_6))
            )
          )
          (net (rename U712_CHIP_RAM.AGNUS_REFRESH "U712_CHIP_RAM.AGNUS_REFRESH") 
            (joined 
              (portRef O (instanceRef U712_CHIP_RAM.REFRESH_SYNC_RNO_0))
              (portRef D (instanceRef U712_CHIP_RAM.REFRESH_SYNC_0))
            )
          )
          (net (rename U712_CHIP_RAM.REFRESH_COUNTERZ0Z_4 "U712_CHIP_RAM.REFRESH_COUNTER[4]") 
            (joined 
              (portRef Q (instanceRef U712_CHIP_RAM.REFRESH_COUNTER_4))
              (portRef I3 (instanceRef U712_CHIP_RAM.REFRESH_RNO_0))
              (portRef I1 (instanceRef U712_CHIP_RAM.REFRESH_COUNTER_RNO_4))
              (portRef I0 (instanceRef U712_CHIP_RAM.REFRESH_COUNTER_cry_c_4))
            )
          )
          (net (rename A_c_3 "A_c[3]") 
            (joined 
              (portRef DIN0 (instanceRef A_ibuf_3))
              (portRef I0 (instanceRef U712_CHIP_RAM.CMA_esr_RNO_3_1))
            )
          )
          (net (rename U712_CHIP_RAM.un1_SDRAM_COUNTER44_0_0_a3_0 "U712_CHIP_RAM.un1_SDRAM_COUNTER44_0_0_a3_0") 
            (joined 
              (portRef O (instanceRef U712_CHIP_RAM.SDRAM_COUNTER_RNIQTMR1_1))
              (portRef I2 (instanceRef U712_CHIP_RAM.CLK_EN_ess_RNO_0))
            )
          )
          (net (rename U712_CHIP_RAM.DMA_COL_ADDRESSZ0Z_7 "U712_CHIP_RAM.DMA_COL_ADDRESS[7]") 
            (joined 
              (portRef Q (instanceRef U712_CHIP_RAM.DMA_COL_ADDRESS_nesr_7))
              (portRef I2 (instanceRef U712_CHIP_RAM.CMA_esr_RNO_0_7))
            )
          )
          (net (rename U712_CHIP_RAM.SDRAM_CMD_3_sqmuxa_1_0_a3_1_1 "U712_CHIP_RAM.SDRAM_CMD_3_sqmuxa_1_0_a3_1_1") 
            (joined 
              (portRef O (instanceRef U712_CHIP_RAM.SDRAM_COUNTER_RNIGELS1_2))
              (portRef I3 (instanceRef U712_CHIP_RAM.SDRAM_COUNTER_RNILJN86_2))
            )
          )
          (net (rename U712_CHIP_RAM.SDRAM_CMDZ0Z_2 "U712_CHIP_RAM.SDRAM_CMDZ0Z_2") 
            (joined 
              (portRef Q (instanceRef U712_CHIP_RAM.SDRAM_CMD_2))
              (portRef I3 (instanceRef U712_CHIP_RAM.RASn_THRU_LUT4_0))
              (portRef I1 (instanceRef U712_CHIP_RAM.SDRAM_CMD_RNO_2))
              (portRef I2 (instanceRef U712_CHIP_RAM.SDRAM_CMD_RNITDMK_3))
              (portRef I2 (instanceRef U712_CHIP_RAM.SDRAM_CMD_RNITDMK_0_3))
              (portRef I2 (instanceRef U712_CHIP_RAM.CMA_esr_RNO_10))
              (portRef I1 (instanceRef U712_CHIP_RAM.SDRAM_CMD_RNI4VDC_0))
              (portRef I1 (instanceRef U712_CHIP_RAM.SDRAM_CMD_RNI9CFE_0))
            )
          )
          (net (rename U712_CHIP_RAM.REFRESH_SYNC_RNI5J861Z0Z_1 "U712_CHIP_RAM.REFRESH_SYNC_RNI5J861[1]") 
            (joined 
              (portRef O (instanceRef U712_CHIP_RAM.REFRESH_SYNC_RNI5J861_1))
              (portRef I0 (instanceRef U712_CHIP_RAM.CPU_CYCLE_esr_RNO_1))
              (portRef I0 (instanceRef U712_CHIP_RAM.SDRAM_CONFIGURED_RNILCLN6))
              (portRef I0 (instanceRef U712_CHIP_RAM.REFRESH_RNIV2P76))
              (portRef I0 (instanceRef U712_CHIP_RAM.CPU_CYCLE_esr_RNO))
              (portRef I0 (instanceRef U712_CHIP_RAM.SDRAM_COUNTER_RNILJN86_2))
            )
          )
          (net (rename cma_2 "CMA[2]") 
            (joined 
              (portRef PACKAGEPIN (instanceRef CMA_obuf_2))
              (portRef CMA_2)
            )
          )
          (net (rename U712_CHIP_RAM.N_193 "U712_CHIP_RAM.N_193") 
            (joined 
              (portRef O (instanceRef U712_CHIP_RAM.SDRAM_COUNTER_RNIHMND1_1))
              (portRef I0 (instanceRef U712_CHIP_RAM.SDRAM_CMD_RNO_1_0))
              (portRef I1 (instanceRef U712_CHIP_RAM.SDRAM_COUNTER_RNINB8M4_0))
            )
          )
          (net (rename U712_CHIP_RAM.CPU_TACKZ0 "U712_CHIP_RAM.CPU_TACK") 
            (joined 
              (portRef O (instanceRef U712_CHIP_RAM.CPU_TACK_RNO))
              (portRef D (instanceRef U712_CHIP_RAM.CPU_TACK))
            )
          )
          (net (rename U712_CHIP_RAM.CMA_esr_RNO_0Z0Z_7 "U712_CHIP_RAM.CMA_esr_RNO_0[7]") 
            (joined 
              (portRef O (instanceRef U712_CHIP_RAM.CMA_esr_RNO_0_7))
              (portRef I1 (instanceRef U712_CHIP_RAM.CMA_esr_RNO_7))
            )
          )
          (net (rename U712_CHIP_RAM.SDRAM_COUNTER_s_0 "U712_CHIP_RAM.SDRAM_COUNTER_s[0]") 
            (joined 
              (portRef O (instanceRef U712_CHIP_RAM.SDRAM_COUNTER_RNO_1_0))
              (portRef I3 (instanceRef U712_CHIP_RAM.SDRAM_COUNTER_RNO_0))
            )
          )
          (net (rename U712_CHIP_RAM.CMA_5_8 "U712_CHIP_RAM.CMA_5[8]") 
            (joined 
              (portRef O (instanceRef U712_CHIP_RAM.CMA_esr_RNO_8))
              (portRef D (instanceRef U712_CHIP_RAM.CMA_esr_8))
            )
          )
          (net (rename CASUn_c "CASUn_c") 
            (joined 
              (portRef DIN0 (instanceRef CASUn_ibuf))
              (portRef I0 (instanceRef U712_BYTE_ENABLE.N_148_i))
              (portRef I0 (instanceRef U712_BYTE_ENABLE.N_171_i))
              (portRef I1 (instanceRef U712_CHIP_RAM.CAS_SYNC_RNO_0))
            )
          )
          (net (rename a_6 "A[6]") 
            (joined 
              (portRef PACKAGEPIN (instanceRef A_ibuf_6))
              (portRef A_6)
            )
          )
          (net (rename U712_CHIP_RAM.DMA_ROW_ADDRESSZ0Z_0 "U712_CHIP_RAM.DMA_ROW_ADDRESS[0]") 
            (joined 
              (portRef Q (instanceRef U712_CHIP_RAM.DMA_ROW_ADDRESS_esr_0))
              (portRef I3 (instanceRef U712_CHIP_RAM.CMA_esr_RNO_0))
            )
          )
          (net (rename GNDG0 "GNDG0") 
            (joined 
              (portRef Y (instanceRef GND))
              (portRef DOUT0 (instanceRef BANK1_obuf))
              (portRef DOUT0 (instanceRef BANK0_obuf))
              (portRef DYNAMICDELAY_0 (instanceRef pll))
              (portRef DYNAMICDELAY_1 (instanceRef pll))
              (portRef DYNAMICDELAY_2 (instanceRef pll))
              (portRef DYNAMICDELAY_3 (instanceRef pll))
              (portRef DYNAMICDELAY_4 (instanceRef pll))
              (portRef DYNAMICDELAY_5 (instanceRef pll))
              (portRef DYNAMICDELAY_6 (instanceRef pll))
              (portRef DYNAMICDELAY_7 (instanceRef pll))
            )
          )
          (net (rename a_14 "A[14]") 
            (joined 
              (portRef PACKAGEPIN (instanceRef A_ibuf_14))
              (portRef A_14)
            )
          )
          (net (rename U712_CHIP_RAM.SDRAM_COUNTER_lm_1 "U712_CHIP_RAM.SDRAM_COUNTER_lm[1]") 
            (joined 
              (portRef O (instanceRef U712_CHIP_RAM.SDRAM_COUNTER_RNO_1))
              (portRef D (instanceRef U712_CHIP_RAM.SDRAM_COUNTER_1))
            )
          )
          (net (rename U712_CHIP_RAM.SDRAM_CMD_3_sqmuxa_1_0 "U712_CHIP_RAM.SDRAM_CMD_3_sqmuxa_1_0") 
            (joined 
              (portRef O (instanceRef U712_CHIP_RAM.SDRAM_CMD_sbtinv_1))
              (portRef E (instanceRef U712_CHIP_RAM.SDRAM_CMD_e_0_1))
            )
          )
          (net (rename U712_CHIP_RAM.N_198_i "U712_CHIP_RAM.N_198_i") 
            (joined 
              (portRef O (instanceRef U712_CHIP_RAM.SDRAM_COUNTER_RNITERT_2))
              (portRef I1 (instanceRef U712_CHIP_RAM.SDRAM_COUNTER_RNIOGP34_3))
            )
          )
          (net (rename CMA_c_7 "CMA_c[7]") 
            (joined 
              (portRef Q (instanceRef U712_CHIP_RAM.CMA_esr_7))
              (portRef DOUT0 (instanceRef CMA_obuf_7))
            )
          )
          (net (rename ASn_c "ASn_c") 
            (joined 
              (portRef Q (instanceRef U712_REG_SM.REGENn_1))
              (portRef DOUT0 (instanceRef ASn_obuf))
              (portRef DOUT0 (instanceRef REGENn_obuf))
              (portRef I0 (instanceRef U712_REG_SM.REGENn_1_RNO))
            )
          )
          (net (rename casun "CASUn") 
            (joined 
              (portRef PACKAGEPIN (instanceRef CASUn_ibuf))
              (portRef CASUn)
            )
          )
          (net (rename U712_REG_SM.STATE_COUNTc_4_i "U712_REG_SM.STATE_COUNTc_4_i") 
            (joined 
              (portRef O (instanceRef U712_REG_SM.STATE_COUNT_RNO_4))
              (portRef D (instanceRef U712_REG_SM.STATE_COUNT_4))
            )
          )
          (net (rename U712_CHIP_RAM.SDRAM_COUNTER_cry_0 "U712_CHIP_RAM.SDRAM_COUNTER_cry[0]") 
            (joined 
              (portRef CO (instanceRef U712_CHIP_RAM.SDRAM_COUNTER_cry_c_0))
              (portRef I3 (instanceRef U712_CHIP_RAM.SDRAM_COUNTER_RNO_1))
              (portRef CI (instanceRef U712_CHIP_RAM.SDRAM_COUNTER_cry_c_1))
            )
          )
        )
      )
    )
  )
  (design (rename U712_TOP "U712_TOP") 
    (cellRef (rename U712_TOP "U712_TOP")  (libraryRef worklib))
    (property PART (string "ice40hx4ktq144"))
    (property OANETLISTVERSION (string "2020.12"))
  )
)
