-- Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
-- Date        : Sun Jan 05 00:14:21 2025
-- Host        : Nicolas-ainski running 64-bit major release  (build 9200)
-- Command     : write_vhdl -force -mode funcsim
--               E:/model/my_bighw/my_bighw.srcs/sources_1/ip/vga_ram_1/vga_ram_sim_netlist.vhdl
-- Design      : vga_ram
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7a100tcsg324-1
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vga_ram_blk_mem_gen_mux__parameterized0\ is
  port (
    doutb : out STD_LOGIC_VECTOR ( 8 downto 0 );
    enb : in STD_LOGIC;
    addrb : in STD_LOGIC_VECTOR ( 6 downto 0 );
    clkb : in STD_LOGIC;
    doutb_array : in STD_LOGIC_VECTOR ( 1151 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vga_ram_blk_mem_gen_mux__parameterized0\ : entity is "blk_mem_gen_mux";
end \vga_ram_blk_mem_gen_mux__parameterized0\;

architecture STRUCTURE of \vga_ram_blk_mem_gen_mux__parameterized0\ is
  signal \doutb[0]_INST_0_i_10_n_0\ : STD_LOGIC;
  signal \doutb[0]_INST_0_i_11_n_0\ : STD_LOGIC;
  signal \doutb[0]_INST_0_i_12_n_0\ : STD_LOGIC;
  signal \doutb[0]_INST_0_i_13_n_0\ : STD_LOGIC;
  signal \doutb[0]_INST_0_i_14_n_0\ : STD_LOGIC;
  signal \doutb[0]_INST_0_i_15_n_0\ : STD_LOGIC;
  signal \doutb[0]_INST_0_i_16_n_0\ : STD_LOGIC;
  signal \doutb[0]_INST_0_i_17_n_0\ : STD_LOGIC;
  signal \doutb[0]_INST_0_i_18_n_0\ : STD_LOGIC;
  signal \doutb[0]_INST_0_i_19_n_0\ : STD_LOGIC;
  signal \doutb[0]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \doutb[0]_INST_0_i_20_n_0\ : STD_LOGIC;
  signal \doutb[0]_INST_0_i_21_n_0\ : STD_LOGIC;
  signal \doutb[0]_INST_0_i_22_n_0\ : STD_LOGIC;
  signal \doutb[0]_INST_0_i_23_n_0\ : STD_LOGIC;
  signal \doutb[0]_INST_0_i_24_n_0\ : STD_LOGIC;
  signal \doutb[0]_INST_0_i_25_n_0\ : STD_LOGIC;
  signal \doutb[0]_INST_0_i_26_n_0\ : STD_LOGIC;
  signal \doutb[0]_INST_0_i_27_n_0\ : STD_LOGIC;
  signal \doutb[0]_INST_0_i_28_n_0\ : STD_LOGIC;
  signal \doutb[0]_INST_0_i_29_n_0\ : STD_LOGIC;
  signal \doutb[0]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \doutb[0]_INST_0_i_30_n_0\ : STD_LOGIC;
  signal \doutb[0]_INST_0_i_31_n_0\ : STD_LOGIC;
  signal \doutb[0]_INST_0_i_32_n_0\ : STD_LOGIC;
  signal \doutb[0]_INST_0_i_33_n_0\ : STD_LOGIC;
  signal \doutb[0]_INST_0_i_34_n_0\ : STD_LOGIC;
  signal \doutb[0]_INST_0_i_35_n_0\ : STD_LOGIC;
  signal \doutb[0]_INST_0_i_36_n_0\ : STD_LOGIC;
  signal \doutb[0]_INST_0_i_37_n_0\ : STD_LOGIC;
  signal \doutb[0]_INST_0_i_38_n_0\ : STD_LOGIC;
  signal \doutb[0]_INST_0_i_39_n_0\ : STD_LOGIC;
  signal \doutb[0]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \doutb[0]_INST_0_i_40_n_0\ : STD_LOGIC;
  signal \doutb[0]_INST_0_i_41_n_0\ : STD_LOGIC;
  signal \doutb[0]_INST_0_i_42_n_0\ : STD_LOGIC;
  signal \doutb[0]_INST_0_i_43_n_0\ : STD_LOGIC;
  signal \doutb[0]_INST_0_i_44_n_0\ : STD_LOGIC;
  signal \doutb[0]_INST_0_i_45_n_0\ : STD_LOGIC;
  signal \doutb[0]_INST_0_i_46_n_0\ : STD_LOGIC;
  signal \doutb[0]_INST_0_i_47_n_0\ : STD_LOGIC;
  signal \doutb[0]_INST_0_i_48_n_0\ : STD_LOGIC;
  signal \doutb[0]_INST_0_i_49_n_0\ : STD_LOGIC;
  signal \doutb[0]_INST_0_i_4_n_0\ : STD_LOGIC;
  signal \doutb[0]_INST_0_i_50_n_0\ : STD_LOGIC;
  signal \doutb[0]_INST_0_i_51_n_0\ : STD_LOGIC;
  signal \doutb[0]_INST_0_i_52_n_0\ : STD_LOGIC;
  signal \doutb[0]_INST_0_i_53_n_0\ : STD_LOGIC;
  signal \doutb[0]_INST_0_i_54_n_0\ : STD_LOGIC;
  signal \doutb[0]_INST_0_i_55_n_0\ : STD_LOGIC;
  signal \doutb[0]_INST_0_i_56_n_0\ : STD_LOGIC;
  signal \doutb[0]_INST_0_i_57_n_0\ : STD_LOGIC;
  signal \doutb[0]_INST_0_i_58_n_0\ : STD_LOGIC;
  signal \doutb[0]_INST_0_i_5_n_0\ : STD_LOGIC;
  signal \doutb[0]_INST_0_i_6_n_0\ : STD_LOGIC;
  signal \doutb[0]_INST_0_i_7_n_0\ : STD_LOGIC;
  signal \doutb[0]_INST_0_i_8_n_0\ : STD_LOGIC;
  signal \doutb[0]_INST_0_i_9_n_0\ : STD_LOGIC;
  signal \doutb[1]_INST_0_i_10_n_0\ : STD_LOGIC;
  signal \doutb[1]_INST_0_i_11_n_0\ : STD_LOGIC;
  signal \doutb[1]_INST_0_i_12_n_0\ : STD_LOGIC;
  signal \doutb[1]_INST_0_i_13_n_0\ : STD_LOGIC;
  signal \doutb[1]_INST_0_i_14_n_0\ : STD_LOGIC;
  signal \doutb[1]_INST_0_i_15_n_0\ : STD_LOGIC;
  signal \doutb[1]_INST_0_i_16_n_0\ : STD_LOGIC;
  signal \doutb[1]_INST_0_i_17_n_0\ : STD_LOGIC;
  signal \doutb[1]_INST_0_i_18_n_0\ : STD_LOGIC;
  signal \doutb[1]_INST_0_i_19_n_0\ : STD_LOGIC;
  signal \doutb[1]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \doutb[1]_INST_0_i_20_n_0\ : STD_LOGIC;
  signal \doutb[1]_INST_0_i_21_n_0\ : STD_LOGIC;
  signal \doutb[1]_INST_0_i_22_n_0\ : STD_LOGIC;
  signal \doutb[1]_INST_0_i_23_n_0\ : STD_LOGIC;
  signal \doutb[1]_INST_0_i_24_n_0\ : STD_LOGIC;
  signal \doutb[1]_INST_0_i_25_n_0\ : STD_LOGIC;
  signal \doutb[1]_INST_0_i_26_n_0\ : STD_LOGIC;
  signal \doutb[1]_INST_0_i_27_n_0\ : STD_LOGIC;
  signal \doutb[1]_INST_0_i_28_n_0\ : STD_LOGIC;
  signal \doutb[1]_INST_0_i_29_n_0\ : STD_LOGIC;
  signal \doutb[1]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \doutb[1]_INST_0_i_30_n_0\ : STD_LOGIC;
  signal \doutb[1]_INST_0_i_31_n_0\ : STD_LOGIC;
  signal \doutb[1]_INST_0_i_32_n_0\ : STD_LOGIC;
  signal \doutb[1]_INST_0_i_33_n_0\ : STD_LOGIC;
  signal \doutb[1]_INST_0_i_34_n_0\ : STD_LOGIC;
  signal \doutb[1]_INST_0_i_35_n_0\ : STD_LOGIC;
  signal \doutb[1]_INST_0_i_36_n_0\ : STD_LOGIC;
  signal \doutb[1]_INST_0_i_37_n_0\ : STD_LOGIC;
  signal \doutb[1]_INST_0_i_38_n_0\ : STD_LOGIC;
  signal \doutb[1]_INST_0_i_39_n_0\ : STD_LOGIC;
  signal \doutb[1]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \doutb[1]_INST_0_i_40_n_0\ : STD_LOGIC;
  signal \doutb[1]_INST_0_i_41_n_0\ : STD_LOGIC;
  signal \doutb[1]_INST_0_i_42_n_0\ : STD_LOGIC;
  signal \doutb[1]_INST_0_i_43_n_0\ : STD_LOGIC;
  signal \doutb[1]_INST_0_i_44_n_0\ : STD_LOGIC;
  signal \doutb[1]_INST_0_i_45_n_0\ : STD_LOGIC;
  signal \doutb[1]_INST_0_i_46_n_0\ : STD_LOGIC;
  signal \doutb[1]_INST_0_i_47_n_0\ : STD_LOGIC;
  signal \doutb[1]_INST_0_i_48_n_0\ : STD_LOGIC;
  signal \doutb[1]_INST_0_i_49_n_0\ : STD_LOGIC;
  signal \doutb[1]_INST_0_i_4_n_0\ : STD_LOGIC;
  signal \doutb[1]_INST_0_i_50_n_0\ : STD_LOGIC;
  signal \doutb[1]_INST_0_i_51_n_0\ : STD_LOGIC;
  signal \doutb[1]_INST_0_i_52_n_0\ : STD_LOGIC;
  signal \doutb[1]_INST_0_i_53_n_0\ : STD_LOGIC;
  signal \doutb[1]_INST_0_i_54_n_0\ : STD_LOGIC;
  signal \doutb[1]_INST_0_i_55_n_0\ : STD_LOGIC;
  signal \doutb[1]_INST_0_i_56_n_0\ : STD_LOGIC;
  signal \doutb[1]_INST_0_i_57_n_0\ : STD_LOGIC;
  signal \doutb[1]_INST_0_i_58_n_0\ : STD_LOGIC;
  signal \doutb[1]_INST_0_i_5_n_0\ : STD_LOGIC;
  signal \doutb[1]_INST_0_i_6_n_0\ : STD_LOGIC;
  signal \doutb[1]_INST_0_i_7_n_0\ : STD_LOGIC;
  signal \doutb[1]_INST_0_i_8_n_0\ : STD_LOGIC;
  signal \doutb[1]_INST_0_i_9_n_0\ : STD_LOGIC;
  signal \doutb[2]_INST_0_i_10_n_0\ : STD_LOGIC;
  signal \doutb[2]_INST_0_i_11_n_0\ : STD_LOGIC;
  signal \doutb[2]_INST_0_i_12_n_0\ : STD_LOGIC;
  signal \doutb[2]_INST_0_i_13_n_0\ : STD_LOGIC;
  signal \doutb[2]_INST_0_i_14_n_0\ : STD_LOGIC;
  signal \doutb[2]_INST_0_i_15_n_0\ : STD_LOGIC;
  signal \doutb[2]_INST_0_i_16_n_0\ : STD_LOGIC;
  signal \doutb[2]_INST_0_i_17_n_0\ : STD_LOGIC;
  signal \doutb[2]_INST_0_i_18_n_0\ : STD_LOGIC;
  signal \doutb[2]_INST_0_i_19_n_0\ : STD_LOGIC;
  signal \doutb[2]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \doutb[2]_INST_0_i_20_n_0\ : STD_LOGIC;
  signal \doutb[2]_INST_0_i_21_n_0\ : STD_LOGIC;
  signal \doutb[2]_INST_0_i_22_n_0\ : STD_LOGIC;
  signal \doutb[2]_INST_0_i_23_n_0\ : STD_LOGIC;
  signal \doutb[2]_INST_0_i_24_n_0\ : STD_LOGIC;
  signal \doutb[2]_INST_0_i_25_n_0\ : STD_LOGIC;
  signal \doutb[2]_INST_0_i_26_n_0\ : STD_LOGIC;
  signal \doutb[2]_INST_0_i_27_n_0\ : STD_LOGIC;
  signal \doutb[2]_INST_0_i_28_n_0\ : STD_LOGIC;
  signal \doutb[2]_INST_0_i_29_n_0\ : STD_LOGIC;
  signal \doutb[2]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \doutb[2]_INST_0_i_30_n_0\ : STD_LOGIC;
  signal \doutb[2]_INST_0_i_31_n_0\ : STD_LOGIC;
  signal \doutb[2]_INST_0_i_32_n_0\ : STD_LOGIC;
  signal \doutb[2]_INST_0_i_33_n_0\ : STD_LOGIC;
  signal \doutb[2]_INST_0_i_34_n_0\ : STD_LOGIC;
  signal \doutb[2]_INST_0_i_35_n_0\ : STD_LOGIC;
  signal \doutb[2]_INST_0_i_36_n_0\ : STD_LOGIC;
  signal \doutb[2]_INST_0_i_37_n_0\ : STD_LOGIC;
  signal \doutb[2]_INST_0_i_38_n_0\ : STD_LOGIC;
  signal \doutb[2]_INST_0_i_39_n_0\ : STD_LOGIC;
  signal \doutb[2]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \doutb[2]_INST_0_i_40_n_0\ : STD_LOGIC;
  signal \doutb[2]_INST_0_i_41_n_0\ : STD_LOGIC;
  signal \doutb[2]_INST_0_i_42_n_0\ : STD_LOGIC;
  signal \doutb[2]_INST_0_i_43_n_0\ : STD_LOGIC;
  signal \doutb[2]_INST_0_i_44_n_0\ : STD_LOGIC;
  signal \doutb[2]_INST_0_i_45_n_0\ : STD_LOGIC;
  signal \doutb[2]_INST_0_i_46_n_0\ : STD_LOGIC;
  signal \doutb[2]_INST_0_i_47_n_0\ : STD_LOGIC;
  signal \doutb[2]_INST_0_i_48_n_0\ : STD_LOGIC;
  signal \doutb[2]_INST_0_i_49_n_0\ : STD_LOGIC;
  signal \doutb[2]_INST_0_i_4_n_0\ : STD_LOGIC;
  signal \doutb[2]_INST_0_i_50_n_0\ : STD_LOGIC;
  signal \doutb[2]_INST_0_i_51_n_0\ : STD_LOGIC;
  signal \doutb[2]_INST_0_i_52_n_0\ : STD_LOGIC;
  signal \doutb[2]_INST_0_i_53_n_0\ : STD_LOGIC;
  signal \doutb[2]_INST_0_i_54_n_0\ : STD_LOGIC;
  signal \doutb[2]_INST_0_i_55_n_0\ : STD_LOGIC;
  signal \doutb[2]_INST_0_i_56_n_0\ : STD_LOGIC;
  signal \doutb[2]_INST_0_i_57_n_0\ : STD_LOGIC;
  signal \doutb[2]_INST_0_i_58_n_0\ : STD_LOGIC;
  signal \doutb[2]_INST_0_i_5_n_0\ : STD_LOGIC;
  signal \doutb[2]_INST_0_i_6_n_0\ : STD_LOGIC;
  signal \doutb[2]_INST_0_i_7_n_0\ : STD_LOGIC;
  signal \doutb[2]_INST_0_i_8_n_0\ : STD_LOGIC;
  signal \doutb[2]_INST_0_i_9_n_0\ : STD_LOGIC;
  signal \doutb[3]_INST_0_i_10_n_0\ : STD_LOGIC;
  signal \doutb[3]_INST_0_i_11_n_0\ : STD_LOGIC;
  signal \doutb[3]_INST_0_i_12_n_0\ : STD_LOGIC;
  signal \doutb[3]_INST_0_i_13_n_0\ : STD_LOGIC;
  signal \doutb[3]_INST_0_i_14_n_0\ : STD_LOGIC;
  signal \doutb[3]_INST_0_i_15_n_0\ : STD_LOGIC;
  signal \doutb[3]_INST_0_i_16_n_0\ : STD_LOGIC;
  signal \doutb[3]_INST_0_i_17_n_0\ : STD_LOGIC;
  signal \doutb[3]_INST_0_i_18_n_0\ : STD_LOGIC;
  signal \doutb[3]_INST_0_i_19_n_0\ : STD_LOGIC;
  signal \doutb[3]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \doutb[3]_INST_0_i_20_n_0\ : STD_LOGIC;
  signal \doutb[3]_INST_0_i_21_n_0\ : STD_LOGIC;
  signal \doutb[3]_INST_0_i_22_n_0\ : STD_LOGIC;
  signal \doutb[3]_INST_0_i_23_n_0\ : STD_LOGIC;
  signal \doutb[3]_INST_0_i_24_n_0\ : STD_LOGIC;
  signal \doutb[3]_INST_0_i_25_n_0\ : STD_LOGIC;
  signal \doutb[3]_INST_0_i_26_n_0\ : STD_LOGIC;
  signal \doutb[3]_INST_0_i_27_n_0\ : STD_LOGIC;
  signal \doutb[3]_INST_0_i_28_n_0\ : STD_LOGIC;
  signal \doutb[3]_INST_0_i_29_n_0\ : STD_LOGIC;
  signal \doutb[3]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \doutb[3]_INST_0_i_30_n_0\ : STD_LOGIC;
  signal \doutb[3]_INST_0_i_31_n_0\ : STD_LOGIC;
  signal \doutb[3]_INST_0_i_32_n_0\ : STD_LOGIC;
  signal \doutb[3]_INST_0_i_33_n_0\ : STD_LOGIC;
  signal \doutb[3]_INST_0_i_34_n_0\ : STD_LOGIC;
  signal \doutb[3]_INST_0_i_35_n_0\ : STD_LOGIC;
  signal \doutb[3]_INST_0_i_36_n_0\ : STD_LOGIC;
  signal \doutb[3]_INST_0_i_37_n_0\ : STD_LOGIC;
  signal \doutb[3]_INST_0_i_38_n_0\ : STD_LOGIC;
  signal \doutb[3]_INST_0_i_39_n_0\ : STD_LOGIC;
  signal \doutb[3]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \doutb[3]_INST_0_i_40_n_0\ : STD_LOGIC;
  signal \doutb[3]_INST_0_i_41_n_0\ : STD_LOGIC;
  signal \doutb[3]_INST_0_i_42_n_0\ : STD_LOGIC;
  signal \doutb[3]_INST_0_i_43_n_0\ : STD_LOGIC;
  signal \doutb[3]_INST_0_i_44_n_0\ : STD_LOGIC;
  signal \doutb[3]_INST_0_i_45_n_0\ : STD_LOGIC;
  signal \doutb[3]_INST_0_i_46_n_0\ : STD_LOGIC;
  signal \doutb[3]_INST_0_i_47_n_0\ : STD_LOGIC;
  signal \doutb[3]_INST_0_i_48_n_0\ : STD_LOGIC;
  signal \doutb[3]_INST_0_i_49_n_0\ : STD_LOGIC;
  signal \doutb[3]_INST_0_i_4_n_0\ : STD_LOGIC;
  signal \doutb[3]_INST_0_i_50_n_0\ : STD_LOGIC;
  signal \doutb[3]_INST_0_i_51_n_0\ : STD_LOGIC;
  signal \doutb[3]_INST_0_i_52_n_0\ : STD_LOGIC;
  signal \doutb[3]_INST_0_i_53_n_0\ : STD_LOGIC;
  signal \doutb[3]_INST_0_i_54_n_0\ : STD_LOGIC;
  signal \doutb[3]_INST_0_i_55_n_0\ : STD_LOGIC;
  signal \doutb[3]_INST_0_i_56_n_0\ : STD_LOGIC;
  signal \doutb[3]_INST_0_i_57_n_0\ : STD_LOGIC;
  signal \doutb[3]_INST_0_i_58_n_0\ : STD_LOGIC;
  signal \doutb[3]_INST_0_i_5_n_0\ : STD_LOGIC;
  signal \doutb[3]_INST_0_i_6_n_0\ : STD_LOGIC;
  signal \doutb[3]_INST_0_i_7_n_0\ : STD_LOGIC;
  signal \doutb[3]_INST_0_i_8_n_0\ : STD_LOGIC;
  signal \doutb[3]_INST_0_i_9_n_0\ : STD_LOGIC;
  signal \doutb[4]_INST_0_i_10_n_0\ : STD_LOGIC;
  signal \doutb[4]_INST_0_i_11_n_0\ : STD_LOGIC;
  signal \doutb[4]_INST_0_i_12_n_0\ : STD_LOGIC;
  signal \doutb[4]_INST_0_i_13_n_0\ : STD_LOGIC;
  signal \doutb[4]_INST_0_i_14_n_0\ : STD_LOGIC;
  signal \doutb[4]_INST_0_i_15_n_0\ : STD_LOGIC;
  signal \doutb[4]_INST_0_i_16_n_0\ : STD_LOGIC;
  signal \doutb[4]_INST_0_i_17_n_0\ : STD_LOGIC;
  signal \doutb[4]_INST_0_i_18_n_0\ : STD_LOGIC;
  signal \doutb[4]_INST_0_i_19_n_0\ : STD_LOGIC;
  signal \doutb[4]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \doutb[4]_INST_0_i_20_n_0\ : STD_LOGIC;
  signal \doutb[4]_INST_0_i_21_n_0\ : STD_LOGIC;
  signal \doutb[4]_INST_0_i_22_n_0\ : STD_LOGIC;
  signal \doutb[4]_INST_0_i_23_n_0\ : STD_LOGIC;
  signal \doutb[4]_INST_0_i_24_n_0\ : STD_LOGIC;
  signal \doutb[4]_INST_0_i_25_n_0\ : STD_LOGIC;
  signal \doutb[4]_INST_0_i_26_n_0\ : STD_LOGIC;
  signal \doutb[4]_INST_0_i_27_n_0\ : STD_LOGIC;
  signal \doutb[4]_INST_0_i_28_n_0\ : STD_LOGIC;
  signal \doutb[4]_INST_0_i_29_n_0\ : STD_LOGIC;
  signal \doutb[4]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \doutb[4]_INST_0_i_30_n_0\ : STD_LOGIC;
  signal \doutb[4]_INST_0_i_31_n_0\ : STD_LOGIC;
  signal \doutb[4]_INST_0_i_32_n_0\ : STD_LOGIC;
  signal \doutb[4]_INST_0_i_33_n_0\ : STD_LOGIC;
  signal \doutb[4]_INST_0_i_34_n_0\ : STD_LOGIC;
  signal \doutb[4]_INST_0_i_35_n_0\ : STD_LOGIC;
  signal \doutb[4]_INST_0_i_36_n_0\ : STD_LOGIC;
  signal \doutb[4]_INST_0_i_37_n_0\ : STD_LOGIC;
  signal \doutb[4]_INST_0_i_38_n_0\ : STD_LOGIC;
  signal \doutb[4]_INST_0_i_39_n_0\ : STD_LOGIC;
  signal \doutb[4]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \doutb[4]_INST_0_i_40_n_0\ : STD_LOGIC;
  signal \doutb[4]_INST_0_i_41_n_0\ : STD_LOGIC;
  signal \doutb[4]_INST_0_i_42_n_0\ : STD_LOGIC;
  signal \doutb[4]_INST_0_i_43_n_0\ : STD_LOGIC;
  signal \doutb[4]_INST_0_i_44_n_0\ : STD_LOGIC;
  signal \doutb[4]_INST_0_i_45_n_0\ : STD_LOGIC;
  signal \doutb[4]_INST_0_i_46_n_0\ : STD_LOGIC;
  signal \doutb[4]_INST_0_i_47_n_0\ : STD_LOGIC;
  signal \doutb[4]_INST_0_i_48_n_0\ : STD_LOGIC;
  signal \doutb[4]_INST_0_i_49_n_0\ : STD_LOGIC;
  signal \doutb[4]_INST_0_i_4_n_0\ : STD_LOGIC;
  signal \doutb[4]_INST_0_i_50_n_0\ : STD_LOGIC;
  signal \doutb[4]_INST_0_i_51_n_0\ : STD_LOGIC;
  signal \doutb[4]_INST_0_i_52_n_0\ : STD_LOGIC;
  signal \doutb[4]_INST_0_i_53_n_0\ : STD_LOGIC;
  signal \doutb[4]_INST_0_i_54_n_0\ : STD_LOGIC;
  signal \doutb[4]_INST_0_i_55_n_0\ : STD_LOGIC;
  signal \doutb[4]_INST_0_i_56_n_0\ : STD_LOGIC;
  signal \doutb[4]_INST_0_i_57_n_0\ : STD_LOGIC;
  signal \doutb[4]_INST_0_i_58_n_0\ : STD_LOGIC;
  signal \doutb[4]_INST_0_i_5_n_0\ : STD_LOGIC;
  signal \doutb[4]_INST_0_i_6_n_0\ : STD_LOGIC;
  signal \doutb[4]_INST_0_i_7_n_0\ : STD_LOGIC;
  signal \doutb[4]_INST_0_i_8_n_0\ : STD_LOGIC;
  signal \doutb[4]_INST_0_i_9_n_0\ : STD_LOGIC;
  signal \doutb[5]_INST_0_i_10_n_0\ : STD_LOGIC;
  signal \doutb[5]_INST_0_i_11_n_0\ : STD_LOGIC;
  signal \doutb[5]_INST_0_i_12_n_0\ : STD_LOGIC;
  signal \doutb[5]_INST_0_i_13_n_0\ : STD_LOGIC;
  signal \doutb[5]_INST_0_i_14_n_0\ : STD_LOGIC;
  signal \doutb[5]_INST_0_i_15_n_0\ : STD_LOGIC;
  signal \doutb[5]_INST_0_i_16_n_0\ : STD_LOGIC;
  signal \doutb[5]_INST_0_i_17_n_0\ : STD_LOGIC;
  signal \doutb[5]_INST_0_i_18_n_0\ : STD_LOGIC;
  signal \doutb[5]_INST_0_i_19_n_0\ : STD_LOGIC;
  signal \doutb[5]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \doutb[5]_INST_0_i_20_n_0\ : STD_LOGIC;
  signal \doutb[5]_INST_0_i_21_n_0\ : STD_LOGIC;
  signal \doutb[5]_INST_0_i_22_n_0\ : STD_LOGIC;
  signal \doutb[5]_INST_0_i_23_n_0\ : STD_LOGIC;
  signal \doutb[5]_INST_0_i_24_n_0\ : STD_LOGIC;
  signal \doutb[5]_INST_0_i_25_n_0\ : STD_LOGIC;
  signal \doutb[5]_INST_0_i_26_n_0\ : STD_LOGIC;
  signal \doutb[5]_INST_0_i_27_n_0\ : STD_LOGIC;
  signal \doutb[5]_INST_0_i_28_n_0\ : STD_LOGIC;
  signal \doutb[5]_INST_0_i_29_n_0\ : STD_LOGIC;
  signal \doutb[5]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \doutb[5]_INST_0_i_30_n_0\ : STD_LOGIC;
  signal \doutb[5]_INST_0_i_31_n_0\ : STD_LOGIC;
  signal \doutb[5]_INST_0_i_32_n_0\ : STD_LOGIC;
  signal \doutb[5]_INST_0_i_33_n_0\ : STD_LOGIC;
  signal \doutb[5]_INST_0_i_34_n_0\ : STD_LOGIC;
  signal \doutb[5]_INST_0_i_35_n_0\ : STD_LOGIC;
  signal \doutb[5]_INST_0_i_36_n_0\ : STD_LOGIC;
  signal \doutb[5]_INST_0_i_37_n_0\ : STD_LOGIC;
  signal \doutb[5]_INST_0_i_38_n_0\ : STD_LOGIC;
  signal \doutb[5]_INST_0_i_39_n_0\ : STD_LOGIC;
  signal \doutb[5]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \doutb[5]_INST_0_i_40_n_0\ : STD_LOGIC;
  signal \doutb[5]_INST_0_i_41_n_0\ : STD_LOGIC;
  signal \doutb[5]_INST_0_i_42_n_0\ : STD_LOGIC;
  signal \doutb[5]_INST_0_i_43_n_0\ : STD_LOGIC;
  signal \doutb[5]_INST_0_i_44_n_0\ : STD_LOGIC;
  signal \doutb[5]_INST_0_i_45_n_0\ : STD_LOGIC;
  signal \doutb[5]_INST_0_i_46_n_0\ : STD_LOGIC;
  signal \doutb[5]_INST_0_i_47_n_0\ : STD_LOGIC;
  signal \doutb[5]_INST_0_i_48_n_0\ : STD_LOGIC;
  signal \doutb[5]_INST_0_i_49_n_0\ : STD_LOGIC;
  signal \doutb[5]_INST_0_i_4_n_0\ : STD_LOGIC;
  signal \doutb[5]_INST_0_i_50_n_0\ : STD_LOGIC;
  signal \doutb[5]_INST_0_i_51_n_0\ : STD_LOGIC;
  signal \doutb[5]_INST_0_i_52_n_0\ : STD_LOGIC;
  signal \doutb[5]_INST_0_i_53_n_0\ : STD_LOGIC;
  signal \doutb[5]_INST_0_i_54_n_0\ : STD_LOGIC;
  signal \doutb[5]_INST_0_i_55_n_0\ : STD_LOGIC;
  signal \doutb[5]_INST_0_i_56_n_0\ : STD_LOGIC;
  signal \doutb[5]_INST_0_i_57_n_0\ : STD_LOGIC;
  signal \doutb[5]_INST_0_i_58_n_0\ : STD_LOGIC;
  signal \doutb[5]_INST_0_i_5_n_0\ : STD_LOGIC;
  signal \doutb[5]_INST_0_i_6_n_0\ : STD_LOGIC;
  signal \doutb[5]_INST_0_i_7_n_0\ : STD_LOGIC;
  signal \doutb[5]_INST_0_i_8_n_0\ : STD_LOGIC;
  signal \doutb[5]_INST_0_i_9_n_0\ : STD_LOGIC;
  signal \doutb[6]_INST_0_i_10_n_0\ : STD_LOGIC;
  signal \doutb[6]_INST_0_i_11_n_0\ : STD_LOGIC;
  signal \doutb[6]_INST_0_i_12_n_0\ : STD_LOGIC;
  signal \doutb[6]_INST_0_i_13_n_0\ : STD_LOGIC;
  signal \doutb[6]_INST_0_i_14_n_0\ : STD_LOGIC;
  signal \doutb[6]_INST_0_i_15_n_0\ : STD_LOGIC;
  signal \doutb[6]_INST_0_i_16_n_0\ : STD_LOGIC;
  signal \doutb[6]_INST_0_i_17_n_0\ : STD_LOGIC;
  signal \doutb[6]_INST_0_i_18_n_0\ : STD_LOGIC;
  signal \doutb[6]_INST_0_i_19_n_0\ : STD_LOGIC;
  signal \doutb[6]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \doutb[6]_INST_0_i_20_n_0\ : STD_LOGIC;
  signal \doutb[6]_INST_0_i_21_n_0\ : STD_LOGIC;
  signal \doutb[6]_INST_0_i_22_n_0\ : STD_LOGIC;
  signal \doutb[6]_INST_0_i_23_n_0\ : STD_LOGIC;
  signal \doutb[6]_INST_0_i_24_n_0\ : STD_LOGIC;
  signal \doutb[6]_INST_0_i_25_n_0\ : STD_LOGIC;
  signal \doutb[6]_INST_0_i_26_n_0\ : STD_LOGIC;
  signal \doutb[6]_INST_0_i_27_n_0\ : STD_LOGIC;
  signal \doutb[6]_INST_0_i_28_n_0\ : STD_LOGIC;
  signal \doutb[6]_INST_0_i_29_n_0\ : STD_LOGIC;
  signal \doutb[6]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \doutb[6]_INST_0_i_30_n_0\ : STD_LOGIC;
  signal \doutb[6]_INST_0_i_31_n_0\ : STD_LOGIC;
  signal \doutb[6]_INST_0_i_32_n_0\ : STD_LOGIC;
  signal \doutb[6]_INST_0_i_33_n_0\ : STD_LOGIC;
  signal \doutb[6]_INST_0_i_34_n_0\ : STD_LOGIC;
  signal \doutb[6]_INST_0_i_35_n_0\ : STD_LOGIC;
  signal \doutb[6]_INST_0_i_36_n_0\ : STD_LOGIC;
  signal \doutb[6]_INST_0_i_37_n_0\ : STD_LOGIC;
  signal \doutb[6]_INST_0_i_38_n_0\ : STD_LOGIC;
  signal \doutb[6]_INST_0_i_39_n_0\ : STD_LOGIC;
  signal \doutb[6]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \doutb[6]_INST_0_i_40_n_0\ : STD_LOGIC;
  signal \doutb[6]_INST_0_i_41_n_0\ : STD_LOGIC;
  signal \doutb[6]_INST_0_i_42_n_0\ : STD_LOGIC;
  signal \doutb[6]_INST_0_i_43_n_0\ : STD_LOGIC;
  signal \doutb[6]_INST_0_i_44_n_0\ : STD_LOGIC;
  signal \doutb[6]_INST_0_i_45_n_0\ : STD_LOGIC;
  signal \doutb[6]_INST_0_i_46_n_0\ : STD_LOGIC;
  signal \doutb[6]_INST_0_i_47_n_0\ : STD_LOGIC;
  signal \doutb[6]_INST_0_i_48_n_0\ : STD_LOGIC;
  signal \doutb[6]_INST_0_i_49_n_0\ : STD_LOGIC;
  signal \doutb[6]_INST_0_i_4_n_0\ : STD_LOGIC;
  signal \doutb[6]_INST_0_i_50_n_0\ : STD_LOGIC;
  signal \doutb[6]_INST_0_i_51_n_0\ : STD_LOGIC;
  signal \doutb[6]_INST_0_i_52_n_0\ : STD_LOGIC;
  signal \doutb[6]_INST_0_i_53_n_0\ : STD_LOGIC;
  signal \doutb[6]_INST_0_i_54_n_0\ : STD_LOGIC;
  signal \doutb[6]_INST_0_i_55_n_0\ : STD_LOGIC;
  signal \doutb[6]_INST_0_i_56_n_0\ : STD_LOGIC;
  signal \doutb[6]_INST_0_i_57_n_0\ : STD_LOGIC;
  signal \doutb[6]_INST_0_i_58_n_0\ : STD_LOGIC;
  signal \doutb[6]_INST_0_i_5_n_0\ : STD_LOGIC;
  signal \doutb[6]_INST_0_i_6_n_0\ : STD_LOGIC;
  signal \doutb[6]_INST_0_i_7_n_0\ : STD_LOGIC;
  signal \doutb[6]_INST_0_i_8_n_0\ : STD_LOGIC;
  signal \doutb[6]_INST_0_i_9_n_0\ : STD_LOGIC;
  signal \doutb[7]_INST_0_i_10_n_0\ : STD_LOGIC;
  signal \doutb[7]_INST_0_i_11_n_0\ : STD_LOGIC;
  signal \doutb[7]_INST_0_i_12_n_0\ : STD_LOGIC;
  signal \doutb[7]_INST_0_i_13_n_0\ : STD_LOGIC;
  signal \doutb[7]_INST_0_i_14_n_0\ : STD_LOGIC;
  signal \doutb[7]_INST_0_i_15_n_0\ : STD_LOGIC;
  signal \doutb[7]_INST_0_i_16_n_0\ : STD_LOGIC;
  signal \doutb[7]_INST_0_i_17_n_0\ : STD_LOGIC;
  signal \doutb[7]_INST_0_i_18_n_0\ : STD_LOGIC;
  signal \doutb[7]_INST_0_i_19_n_0\ : STD_LOGIC;
  signal \doutb[7]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \doutb[7]_INST_0_i_20_n_0\ : STD_LOGIC;
  signal \doutb[7]_INST_0_i_21_n_0\ : STD_LOGIC;
  signal \doutb[7]_INST_0_i_22_n_0\ : STD_LOGIC;
  signal \doutb[7]_INST_0_i_23_n_0\ : STD_LOGIC;
  signal \doutb[7]_INST_0_i_24_n_0\ : STD_LOGIC;
  signal \doutb[7]_INST_0_i_25_n_0\ : STD_LOGIC;
  signal \doutb[7]_INST_0_i_26_n_0\ : STD_LOGIC;
  signal \doutb[7]_INST_0_i_27_n_0\ : STD_LOGIC;
  signal \doutb[7]_INST_0_i_28_n_0\ : STD_LOGIC;
  signal \doutb[7]_INST_0_i_29_n_0\ : STD_LOGIC;
  signal \doutb[7]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \doutb[7]_INST_0_i_30_n_0\ : STD_LOGIC;
  signal \doutb[7]_INST_0_i_31_n_0\ : STD_LOGIC;
  signal \doutb[7]_INST_0_i_32_n_0\ : STD_LOGIC;
  signal \doutb[7]_INST_0_i_33_n_0\ : STD_LOGIC;
  signal \doutb[7]_INST_0_i_34_n_0\ : STD_LOGIC;
  signal \doutb[7]_INST_0_i_35_n_0\ : STD_LOGIC;
  signal \doutb[7]_INST_0_i_36_n_0\ : STD_LOGIC;
  signal \doutb[7]_INST_0_i_37_n_0\ : STD_LOGIC;
  signal \doutb[7]_INST_0_i_38_n_0\ : STD_LOGIC;
  signal \doutb[7]_INST_0_i_39_n_0\ : STD_LOGIC;
  signal \doutb[7]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \doutb[7]_INST_0_i_40_n_0\ : STD_LOGIC;
  signal \doutb[7]_INST_0_i_41_n_0\ : STD_LOGIC;
  signal \doutb[7]_INST_0_i_42_n_0\ : STD_LOGIC;
  signal \doutb[7]_INST_0_i_43_n_0\ : STD_LOGIC;
  signal \doutb[7]_INST_0_i_44_n_0\ : STD_LOGIC;
  signal \doutb[7]_INST_0_i_45_n_0\ : STD_LOGIC;
  signal \doutb[7]_INST_0_i_46_n_0\ : STD_LOGIC;
  signal \doutb[7]_INST_0_i_47_n_0\ : STD_LOGIC;
  signal \doutb[7]_INST_0_i_48_n_0\ : STD_LOGIC;
  signal \doutb[7]_INST_0_i_49_n_0\ : STD_LOGIC;
  signal \doutb[7]_INST_0_i_4_n_0\ : STD_LOGIC;
  signal \doutb[7]_INST_0_i_50_n_0\ : STD_LOGIC;
  signal \doutb[7]_INST_0_i_51_n_0\ : STD_LOGIC;
  signal \doutb[7]_INST_0_i_52_n_0\ : STD_LOGIC;
  signal \doutb[7]_INST_0_i_53_n_0\ : STD_LOGIC;
  signal \doutb[7]_INST_0_i_54_n_0\ : STD_LOGIC;
  signal \doutb[7]_INST_0_i_55_n_0\ : STD_LOGIC;
  signal \doutb[7]_INST_0_i_56_n_0\ : STD_LOGIC;
  signal \doutb[7]_INST_0_i_57_n_0\ : STD_LOGIC;
  signal \doutb[7]_INST_0_i_58_n_0\ : STD_LOGIC;
  signal \doutb[7]_INST_0_i_5_n_0\ : STD_LOGIC;
  signal \doutb[7]_INST_0_i_6_n_0\ : STD_LOGIC;
  signal \doutb[7]_INST_0_i_7_n_0\ : STD_LOGIC;
  signal \doutb[7]_INST_0_i_8_n_0\ : STD_LOGIC;
  signal \doutb[7]_INST_0_i_9_n_0\ : STD_LOGIC;
  signal \doutb[8]_INST_0_i_10_n_0\ : STD_LOGIC;
  signal \doutb[8]_INST_0_i_11_n_0\ : STD_LOGIC;
  signal \doutb[8]_INST_0_i_12_n_0\ : STD_LOGIC;
  signal \doutb[8]_INST_0_i_13_n_0\ : STD_LOGIC;
  signal \doutb[8]_INST_0_i_14_n_0\ : STD_LOGIC;
  signal \doutb[8]_INST_0_i_15_n_0\ : STD_LOGIC;
  signal \doutb[8]_INST_0_i_16_n_0\ : STD_LOGIC;
  signal \doutb[8]_INST_0_i_17_n_0\ : STD_LOGIC;
  signal \doutb[8]_INST_0_i_18_n_0\ : STD_LOGIC;
  signal \doutb[8]_INST_0_i_19_n_0\ : STD_LOGIC;
  signal \doutb[8]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \doutb[8]_INST_0_i_20_n_0\ : STD_LOGIC;
  signal \doutb[8]_INST_0_i_21_n_0\ : STD_LOGIC;
  signal \doutb[8]_INST_0_i_22_n_0\ : STD_LOGIC;
  signal \doutb[8]_INST_0_i_23_n_0\ : STD_LOGIC;
  signal \doutb[8]_INST_0_i_24_n_0\ : STD_LOGIC;
  signal \doutb[8]_INST_0_i_25_n_0\ : STD_LOGIC;
  signal \doutb[8]_INST_0_i_26_n_0\ : STD_LOGIC;
  signal \doutb[8]_INST_0_i_27_n_0\ : STD_LOGIC;
  signal \doutb[8]_INST_0_i_28_n_0\ : STD_LOGIC;
  signal \doutb[8]_INST_0_i_29_n_0\ : STD_LOGIC;
  signal \doutb[8]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \doutb[8]_INST_0_i_30_n_0\ : STD_LOGIC;
  signal \doutb[8]_INST_0_i_31_n_0\ : STD_LOGIC;
  signal \doutb[8]_INST_0_i_32_n_0\ : STD_LOGIC;
  signal \doutb[8]_INST_0_i_33_n_0\ : STD_LOGIC;
  signal \doutb[8]_INST_0_i_34_n_0\ : STD_LOGIC;
  signal \doutb[8]_INST_0_i_35_n_0\ : STD_LOGIC;
  signal \doutb[8]_INST_0_i_36_n_0\ : STD_LOGIC;
  signal \doutb[8]_INST_0_i_37_n_0\ : STD_LOGIC;
  signal \doutb[8]_INST_0_i_38_n_0\ : STD_LOGIC;
  signal \doutb[8]_INST_0_i_39_n_0\ : STD_LOGIC;
  signal \doutb[8]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \doutb[8]_INST_0_i_40_n_0\ : STD_LOGIC;
  signal \doutb[8]_INST_0_i_41_n_0\ : STD_LOGIC;
  signal \doutb[8]_INST_0_i_42_n_0\ : STD_LOGIC;
  signal \doutb[8]_INST_0_i_43_n_0\ : STD_LOGIC;
  signal \doutb[8]_INST_0_i_44_n_0\ : STD_LOGIC;
  signal \doutb[8]_INST_0_i_45_n_0\ : STD_LOGIC;
  signal \doutb[8]_INST_0_i_46_n_0\ : STD_LOGIC;
  signal \doutb[8]_INST_0_i_47_n_0\ : STD_LOGIC;
  signal \doutb[8]_INST_0_i_48_n_0\ : STD_LOGIC;
  signal \doutb[8]_INST_0_i_49_n_0\ : STD_LOGIC;
  signal \doutb[8]_INST_0_i_4_n_0\ : STD_LOGIC;
  signal \doutb[8]_INST_0_i_50_n_0\ : STD_LOGIC;
  signal \doutb[8]_INST_0_i_51_n_0\ : STD_LOGIC;
  signal \doutb[8]_INST_0_i_52_n_0\ : STD_LOGIC;
  signal \doutb[8]_INST_0_i_53_n_0\ : STD_LOGIC;
  signal \doutb[8]_INST_0_i_54_n_0\ : STD_LOGIC;
  signal \doutb[8]_INST_0_i_55_n_0\ : STD_LOGIC;
  signal \doutb[8]_INST_0_i_56_n_0\ : STD_LOGIC;
  signal \doutb[8]_INST_0_i_57_n_0\ : STD_LOGIC;
  signal \doutb[8]_INST_0_i_58_n_0\ : STD_LOGIC;
  signal \doutb[8]_INST_0_i_5_n_0\ : STD_LOGIC;
  signal \doutb[8]_INST_0_i_6_n_0\ : STD_LOGIC;
  signal \doutb[8]_INST_0_i_7_n_0\ : STD_LOGIC;
  signal \doutb[8]_INST_0_i_8_n_0\ : STD_LOGIC;
  signal \doutb[8]_INST_0_i_9_n_0\ : STD_LOGIC;
  signal \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]_rep__0_n_0\ : STD_LOGIC;
  signal \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]_rep_n_0\ : STD_LOGIC;
  signal \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]_rep__0_n_0\ : STD_LOGIC;
  signal \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]_rep_n_0\ : STD_LOGIC;
  signal sel_pipe : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal sel_pipe_d1 : STD_LOGIC_VECTOR ( 6 downto 0 );
  attribute ORIG_CELL_NAME : string;
  attribute ORIG_CELL_NAME of \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]\ : label is "no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]";
  attribute ORIG_CELL_NAME of \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]_rep\ : label is "no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]";
  attribute ORIG_CELL_NAME of \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]_rep__0\ : label is "no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]";
  attribute ORIG_CELL_NAME of \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]\ : label is "no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]";
  attribute ORIG_CELL_NAME of \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]_rep\ : label is "no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]";
  attribute ORIG_CELL_NAME of \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]_rep__0\ : label is "no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]";
begin
\doutb[0]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[0]_INST_0_i_1_n_0\,
      I1 => \doutb[0]_INST_0_i_2_n_0\,
      O => doutb(0),
      S => sel_pipe_d1(6)
    );
\doutb[0]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[0]_INST_0_i_3_n_0\,
      I1 => \doutb[0]_INST_0_i_4_n_0\,
      I2 => sel_pipe_d1(5),
      I3 => \doutb[0]_INST_0_i_5_n_0\,
      I4 => sel_pipe_d1(4),
      I5 => \doutb[0]_INST_0_i_6_n_0\,
      O => \doutb[0]_INST_0_i_1_n_0\
    );
\doutb[0]_INST_0_i_10\: unisim.vcomponents.MUXF8
     port map (
      I0 => \doutb[0]_INST_0_i_25_n_0\,
      I1 => \doutb[0]_INST_0_i_26_n_0\,
      O => \doutb[0]_INST_0_i_10_n_0\,
      S => sel_pipe_d1(3)
    );
\doutb[0]_INST_0_i_11\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[0]_INST_0_i_27_n_0\,
      I1 => \doutb[0]_INST_0_i_28_n_0\,
      O => \doutb[0]_INST_0_i_11_n_0\,
      S => sel_pipe_d1(2)
    );
\doutb[0]_INST_0_i_12\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[0]_INST_0_i_29_n_0\,
      I1 => \doutb[0]_INST_0_i_30_n_0\,
      O => \doutb[0]_INST_0_i_12_n_0\,
      S => sel_pipe_d1(2)
    );
\doutb[0]_INST_0_i_13\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[0]_INST_0_i_31_n_0\,
      I1 => \doutb[0]_INST_0_i_32_n_0\,
      O => \doutb[0]_INST_0_i_13_n_0\,
      S => sel_pipe_d1(2)
    );
\doutb[0]_INST_0_i_14\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[0]_INST_0_i_33_n_0\,
      I1 => \doutb[0]_INST_0_i_34_n_0\,
      O => \doutb[0]_INST_0_i_14_n_0\,
      S => sel_pipe_d1(2)
    );
\doutb[0]_INST_0_i_15\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[0]_INST_0_i_35_n_0\,
      I1 => \doutb[0]_INST_0_i_36_n_0\,
      O => \doutb[0]_INST_0_i_15_n_0\,
      S => sel_pipe_d1(2)
    );
\doutb[0]_INST_0_i_16\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[0]_INST_0_i_37_n_0\,
      I1 => \doutb[0]_INST_0_i_38_n_0\,
      O => \doutb[0]_INST_0_i_16_n_0\,
      S => sel_pipe_d1(2)
    );
\doutb[0]_INST_0_i_17\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[0]_INST_0_i_39_n_0\,
      I1 => \doutb[0]_INST_0_i_40_n_0\,
      O => \doutb[0]_INST_0_i_17_n_0\,
      S => sel_pipe_d1(2)
    );
\doutb[0]_INST_0_i_18\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[0]_INST_0_i_41_n_0\,
      I1 => \doutb[0]_INST_0_i_42_n_0\,
      O => \doutb[0]_INST_0_i_18_n_0\,
      S => sel_pipe_d1(2)
    );
\doutb[0]_INST_0_i_19\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[0]_INST_0_i_43_n_0\,
      I1 => \doutb[0]_INST_0_i_44_n_0\,
      O => \doutb[0]_INST_0_i_19_n_0\,
      S => sel_pipe_d1(2)
    );
\doutb[0]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[0]_INST_0_i_7_n_0\,
      I1 => \doutb[0]_INST_0_i_8_n_0\,
      I2 => sel_pipe_d1(5),
      I3 => \doutb[0]_INST_0_i_9_n_0\,
      I4 => sel_pipe_d1(4),
      I5 => \doutb[0]_INST_0_i_10_n_0\,
      O => \doutb[0]_INST_0_i_2_n_0\
    );
\doutb[0]_INST_0_i_20\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[0]_INST_0_i_45_n_0\,
      I1 => \doutb[0]_INST_0_i_46_n_0\,
      O => \doutb[0]_INST_0_i_20_n_0\,
      S => sel_pipe_d1(2)
    );
\doutb[0]_INST_0_i_21\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[0]_INST_0_i_47_n_0\,
      I1 => \doutb[0]_INST_0_i_48_n_0\,
      O => \doutb[0]_INST_0_i_21_n_0\,
      S => sel_pipe_d1(2)
    );
\doutb[0]_INST_0_i_22\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[0]_INST_0_i_49_n_0\,
      I1 => \doutb[0]_INST_0_i_50_n_0\,
      O => \doutb[0]_INST_0_i_22_n_0\,
      S => sel_pipe_d1(2)
    );
\doutb[0]_INST_0_i_23\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[0]_INST_0_i_51_n_0\,
      I1 => \doutb[0]_INST_0_i_52_n_0\,
      O => \doutb[0]_INST_0_i_23_n_0\,
      S => sel_pipe_d1(2)
    );
\doutb[0]_INST_0_i_24\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[0]_INST_0_i_53_n_0\,
      I1 => \doutb[0]_INST_0_i_54_n_0\,
      O => \doutb[0]_INST_0_i_24_n_0\,
      S => sel_pipe_d1(2)
    );
\doutb[0]_INST_0_i_25\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[0]_INST_0_i_55_n_0\,
      I1 => \doutb[0]_INST_0_i_56_n_0\,
      O => \doutb[0]_INST_0_i_25_n_0\,
      S => sel_pipe_d1(2)
    );
\doutb[0]_INST_0_i_26\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[0]_INST_0_i_57_n_0\,
      I1 => \doutb[0]_INST_0_i_58_n_0\,
      O => \doutb[0]_INST_0_i_26_n_0\,
      S => sel_pipe_d1(2)
    );
\doutb[0]_INST_0_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => doutb_array(459),
      I1 => doutb_array(450),
      I2 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]_rep__0_n_0\,
      I3 => doutb_array(441),
      I4 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]_rep__0_n_0\,
      I5 => doutb_array(432),
      O => \doutb[0]_INST_0_i_27_n_0\
    );
\doutb[0]_INST_0_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => doutb_array(495),
      I1 => doutb_array(486),
      I2 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]_rep__0_n_0\,
      I3 => doutb_array(477),
      I4 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]_rep__0_n_0\,
      I5 => doutb_array(468),
      O => \doutb[0]_INST_0_i_28_n_0\
    );
\doutb[0]_INST_0_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => doutb_array(531),
      I1 => doutb_array(522),
      I2 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]_rep__0_n_0\,
      I3 => doutb_array(513),
      I4 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]_rep__0_n_0\,
      I5 => doutb_array(504),
      O => \doutb[0]_INST_0_i_29_n_0\
    );
\doutb[0]_INST_0_i_3\: unisim.vcomponents.MUXF8
     port map (
      I0 => \doutb[0]_INST_0_i_11_n_0\,
      I1 => \doutb[0]_INST_0_i_12_n_0\,
      O => \doutb[0]_INST_0_i_3_n_0\,
      S => sel_pipe_d1(3)
    );
\doutb[0]_INST_0_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => doutb_array(567),
      I1 => doutb_array(558),
      I2 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]_rep__0_n_0\,
      I3 => doutb_array(549),
      I4 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]_rep__0_n_0\,
      I5 => doutb_array(540),
      O => \doutb[0]_INST_0_i_30_n_0\
    );
\doutb[0]_INST_0_i_31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => doutb_array(315),
      I1 => doutb_array(306),
      I2 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]_rep__0_n_0\,
      I3 => doutb_array(297),
      I4 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]_rep__0_n_0\,
      I5 => doutb_array(288),
      O => \doutb[0]_INST_0_i_31_n_0\
    );
\doutb[0]_INST_0_i_32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => doutb_array(351),
      I1 => doutb_array(342),
      I2 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]_rep__0_n_0\,
      I3 => doutb_array(333),
      I4 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]_rep__0_n_0\,
      I5 => doutb_array(324),
      O => \doutb[0]_INST_0_i_32_n_0\
    );
\doutb[0]_INST_0_i_33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => doutb_array(387),
      I1 => doutb_array(378),
      I2 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]_rep__0_n_0\,
      I3 => doutb_array(369),
      I4 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]_rep__0_n_0\,
      I5 => doutb_array(360),
      O => \doutb[0]_INST_0_i_33_n_0\
    );
\doutb[0]_INST_0_i_34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => doutb_array(423),
      I1 => doutb_array(414),
      I2 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]_rep__0_n_0\,
      I3 => doutb_array(405),
      I4 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]_rep__0_n_0\,
      I5 => doutb_array(396),
      O => \doutb[0]_INST_0_i_34_n_0\
    );
\doutb[0]_INST_0_i_35\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => doutb_array(171),
      I1 => doutb_array(162),
      I2 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]_rep__0_n_0\,
      I3 => doutb_array(153),
      I4 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]_rep__0_n_0\,
      I5 => doutb_array(144),
      O => \doutb[0]_INST_0_i_35_n_0\
    );
\doutb[0]_INST_0_i_36\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => doutb_array(207),
      I1 => doutb_array(198),
      I2 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]_rep__0_n_0\,
      I3 => doutb_array(189),
      I4 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]_rep__0_n_0\,
      I5 => doutb_array(180),
      O => \doutb[0]_INST_0_i_36_n_0\
    );
\doutb[0]_INST_0_i_37\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => doutb_array(243),
      I1 => doutb_array(234),
      I2 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]_rep__0_n_0\,
      I3 => doutb_array(225),
      I4 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]_rep__0_n_0\,
      I5 => doutb_array(216),
      O => \doutb[0]_INST_0_i_37_n_0\
    );
\doutb[0]_INST_0_i_38\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => doutb_array(279),
      I1 => doutb_array(270),
      I2 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]_rep__0_n_0\,
      I3 => doutb_array(261),
      I4 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]_rep__0_n_0\,
      I5 => doutb_array(252),
      O => \doutb[0]_INST_0_i_38_n_0\
    );
\doutb[0]_INST_0_i_39\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => doutb_array(27),
      I1 => doutb_array(18),
      I2 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]_rep__0_n_0\,
      I3 => doutb_array(9),
      I4 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]_rep__0_n_0\,
      I5 => doutb_array(0),
      O => \doutb[0]_INST_0_i_39_n_0\
    );
\doutb[0]_INST_0_i_4\: unisim.vcomponents.MUXF8
     port map (
      I0 => \doutb[0]_INST_0_i_13_n_0\,
      I1 => \doutb[0]_INST_0_i_14_n_0\,
      O => \doutb[0]_INST_0_i_4_n_0\,
      S => sel_pipe_d1(3)
    );
\doutb[0]_INST_0_i_40\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => doutb_array(63),
      I1 => doutb_array(54),
      I2 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]_rep__0_n_0\,
      I3 => doutb_array(45),
      I4 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]_rep__0_n_0\,
      I5 => doutb_array(36),
      O => \doutb[0]_INST_0_i_40_n_0\
    );
\doutb[0]_INST_0_i_41\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => doutb_array(99),
      I1 => doutb_array(90),
      I2 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]_rep__0_n_0\,
      I3 => doutb_array(81),
      I4 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]_rep__0_n_0\,
      I5 => doutb_array(72),
      O => \doutb[0]_INST_0_i_41_n_0\
    );
\doutb[0]_INST_0_i_42\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => doutb_array(135),
      I1 => doutb_array(126),
      I2 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]_rep__0_n_0\,
      I3 => doutb_array(117),
      I4 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]_rep__0_n_0\,
      I5 => doutb_array(108),
      O => \doutb[0]_INST_0_i_42_n_0\
    );
\doutb[0]_INST_0_i_43\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => doutb_array(1035),
      I1 => doutb_array(1026),
      I2 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]_rep__0_n_0\,
      I3 => doutb_array(1017),
      I4 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]_rep__0_n_0\,
      I5 => doutb_array(1008),
      O => \doutb[0]_INST_0_i_43_n_0\
    );
\doutb[0]_INST_0_i_44\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => doutb_array(1071),
      I1 => doutb_array(1062),
      I2 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]_rep__0_n_0\,
      I3 => doutb_array(1053),
      I4 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]_rep__0_n_0\,
      I5 => doutb_array(1044),
      O => \doutb[0]_INST_0_i_44_n_0\
    );
\doutb[0]_INST_0_i_45\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => doutb_array(1107),
      I1 => doutb_array(1098),
      I2 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]_rep__0_n_0\,
      I3 => doutb_array(1089),
      I4 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]_rep__0_n_0\,
      I5 => doutb_array(1080),
      O => \doutb[0]_INST_0_i_45_n_0\
    );
\doutb[0]_INST_0_i_46\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => doutb_array(1143),
      I1 => doutb_array(1134),
      I2 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]_rep__0_n_0\,
      I3 => doutb_array(1125),
      I4 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]_rep__0_n_0\,
      I5 => doutb_array(1116),
      O => \doutb[0]_INST_0_i_46_n_0\
    );
\doutb[0]_INST_0_i_47\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => doutb_array(891),
      I1 => doutb_array(882),
      I2 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]_rep__0_n_0\,
      I3 => doutb_array(873),
      I4 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]_rep__0_n_0\,
      I5 => doutb_array(864),
      O => \doutb[0]_INST_0_i_47_n_0\
    );
\doutb[0]_INST_0_i_48\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => doutb_array(927),
      I1 => doutb_array(918),
      I2 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]_rep__0_n_0\,
      I3 => doutb_array(909),
      I4 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]_rep__0_n_0\,
      I5 => doutb_array(900),
      O => \doutb[0]_INST_0_i_48_n_0\
    );
\doutb[0]_INST_0_i_49\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => doutb_array(963),
      I1 => doutb_array(954),
      I2 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]_rep__0_n_0\,
      I3 => doutb_array(945),
      I4 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]_rep__0_n_0\,
      I5 => doutb_array(936),
      O => \doutb[0]_INST_0_i_49_n_0\
    );
\doutb[0]_INST_0_i_5\: unisim.vcomponents.MUXF8
     port map (
      I0 => \doutb[0]_INST_0_i_15_n_0\,
      I1 => \doutb[0]_INST_0_i_16_n_0\,
      O => \doutb[0]_INST_0_i_5_n_0\,
      S => sel_pipe_d1(3)
    );
\doutb[0]_INST_0_i_50\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => doutb_array(999),
      I1 => doutb_array(990),
      I2 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]_rep__0_n_0\,
      I3 => doutb_array(981),
      I4 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]_rep__0_n_0\,
      I5 => doutb_array(972),
      O => \doutb[0]_INST_0_i_50_n_0\
    );
\doutb[0]_INST_0_i_51\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => doutb_array(747),
      I1 => doutb_array(738),
      I2 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]_rep__0_n_0\,
      I3 => doutb_array(729),
      I4 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]_rep__0_n_0\,
      I5 => doutb_array(720),
      O => \doutb[0]_INST_0_i_51_n_0\
    );
\doutb[0]_INST_0_i_52\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => doutb_array(783),
      I1 => doutb_array(774),
      I2 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]_rep__0_n_0\,
      I3 => doutb_array(765),
      I4 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]_rep__0_n_0\,
      I5 => doutb_array(756),
      O => \doutb[0]_INST_0_i_52_n_0\
    );
\doutb[0]_INST_0_i_53\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => doutb_array(819),
      I1 => doutb_array(810),
      I2 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]_rep__0_n_0\,
      I3 => doutb_array(801),
      I4 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]_rep__0_n_0\,
      I5 => doutb_array(792),
      O => \doutb[0]_INST_0_i_53_n_0\
    );
\doutb[0]_INST_0_i_54\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => doutb_array(855),
      I1 => doutb_array(846),
      I2 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]_rep__0_n_0\,
      I3 => doutb_array(837),
      I4 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]_rep__0_n_0\,
      I5 => doutb_array(828),
      O => \doutb[0]_INST_0_i_54_n_0\
    );
\doutb[0]_INST_0_i_55\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => doutb_array(603),
      I1 => doutb_array(594),
      I2 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]_rep__0_n_0\,
      I3 => doutb_array(585),
      I4 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]_rep__0_n_0\,
      I5 => doutb_array(576),
      O => \doutb[0]_INST_0_i_55_n_0\
    );
\doutb[0]_INST_0_i_56\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => doutb_array(639),
      I1 => doutb_array(630),
      I2 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]_rep__0_n_0\,
      I3 => doutb_array(621),
      I4 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]_rep__0_n_0\,
      I5 => doutb_array(612),
      O => \doutb[0]_INST_0_i_56_n_0\
    );
\doutb[0]_INST_0_i_57\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => doutb_array(675),
      I1 => doutb_array(666),
      I2 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]_rep__0_n_0\,
      I3 => doutb_array(657),
      I4 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]_rep__0_n_0\,
      I5 => doutb_array(648),
      O => \doutb[0]_INST_0_i_57_n_0\
    );
\doutb[0]_INST_0_i_58\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => doutb_array(711),
      I1 => doutb_array(702),
      I2 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]_rep__0_n_0\,
      I3 => doutb_array(693),
      I4 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]_rep__0_n_0\,
      I5 => doutb_array(684),
      O => \doutb[0]_INST_0_i_58_n_0\
    );
\doutb[0]_INST_0_i_6\: unisim.vcomponents.MUXF8
     port map (
      I0 => \doutb[0]_INST_0_i_17_n_0\,
      I1 => \doutb[0]_INST_0_i_18_n_0\,
      O => \doutb[0]_INST_0_i_6_n_0\,
      S => sel_pipe_d1(3)
    );
\doutb[0]_INST_0_i_7\: unisim.vcomponents.MUXF8
     port map (
      I0 => \doutb[0]_INST_0_i_19_n_0\,
      I1 => \doutb[0]_INST_0_i_20_n_0\,
      O => \doutb[0]_INST_0_i_7_n_0\,
      S => sel_pipe_d1(3)
    );
\doutb[0]_INST_0_i_8\: unisim.vcomponents.MUXF8
     port map (
      I0 => \doutb[0]_INST_0_i_21_n_0\,
      I1 => \doutb[0]_INST_0_i_22_n_0\,
      O => \doutb[0]_INST_0_i_8_n_0\,
      S => sel_pipe_d1(3)
    );
\doutb[0]_INST_0_i_9\: unisim.vcomponents.MUXF8
     port map (
      I0 => \doutb[0]_INST_0_i_23_n_0\,
      I1 => \doutb[0]_INST_0_i_24_n_0\,
      O => \doutb[0]_INST_0_i_9_n_0\,
      S => sel_pipe_d1(3)
    );
\doutb[1]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[1]_INST_0_i_1_n_0\,
      I1 => \doutb[1]_INST_0_i_2_n_0\,
      O => doutb(1),
      S => sel_pipe_d1(6)
    );
\doutb[1]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[1]_INST_0_i_3_n_0\,
      I1 => \doutb[1]_INST_0_i_4_n_0\,
      I2 => sel_pipe_d1(5),
      I3 => \doutb[1]_INST_0_i_5_n_0\,
      I4 => sel_pipe_d1(4),
      I5 => \doutb[1]_INST_0_i_6_n_0\,
      O => \doutb[1]_INST_0_i_1_n_0\
    );
\doutb[1]_INST_0_i_10\: unisim.vcomponents.MUXF8
     port map (
      I0 => \doutb[1]_INST_0_i_25_n_0\,
      I1 => \doutb[1]_INST_0_i_26_n_0\,
      O => \doutb[1]_INST_0_i_10_n_0\,
      S => sel_pipe_d1(3)
    );
\doutb[1]_INST_0_i_11\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[1]_INST_0_i_27_n_0\,
      I1 => \doutb[1]_INST_0_i_28_n_0\,
      O => \doutb[1]_INST_0_i_11_n_0\,
      S => sel_pipe_d1(2)
    );
\doutb[1]_INST_0_i_12\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[1]_INST_0_i_29_n_0\,
      I1 => \doutb[1]_INST_0_i_30_n_0\,
      O => \doutb[1]_INST_0_i_12_n_0\,
      S => sel_pipe_d1(2)
    );
\doutb[1]_INST_0_i_13\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[1]_INST_0_i_31_n_0\,
      I1 => \doutb[1]_INST_0_i_32_n_0\,
      O => \doutb[1]_INST_0_i_13_n_0\,
      S => sel_pipe_d1(2)
    );
\doutb[1]_INST_0_i_14\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[1]_INST_0_i_33_n_0\,
      I1 => \doutb[1]_INST_0_i_34_n_0\,
      O => \doutb[1]_INST_0_i_14_n_0\,
      S => sel_pipe_d1(2)
    );
\doutb[1]_INST_0_i_15\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[1]_INST_0_i_35_n_0\,
      I1 => \doutb[1]_INST_0_i_36_n_0\,
      O => \doutb[1]_INST_0_i_15_n_0\,
      S => sel_pipe_d1(2)
    );
\doutb[1]_INST_0_i_16\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[1]_INST_0_i_37_n_0\,
      I1 => \doutb[1]_INST_0_i_38_n_0\,
      O => \doutb[1]_INST_0_i_16_n_0\,
      S => sel_pipe_d1(2)
    );
\doutb[1]_INST_0_i_17\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[1]_INST_0_i_39_n_0\,
      I1 => \doutb[1]_INST_0_i_40_n_0\,
      O => \doutb[1]_INST_0_i_17_n_0\,
      S => sel_pipe_d1(2)
    );
\doutb[1]_INST_0_i_18\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[1]_INST_0_i_41_n_0\,
      I1 => \doutb[1]_INST_0_i_42_n_0\,
      O => \doutb[1]_INST_0_i_18_n_0\,
      S => sel_pipe_d1(2)
    );
\doutb[1]_INST_0_i_19\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[1]_INST_0_i_43_n_0\,
      I1 => \doutb[1]_INST_0_i_44_n_0\,
      O => \doutb[1]_INST_0_i_19_n_0\,
      S => sel_pipe_d1(2)
    );
\doutb[1]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[1]_INST_0_i_7_n_0\,
      I1 => \doutb[1]_INST_0_i_8_n_0\,
      I2 => sel_pipe_d1(5),
      I3 => \doutb[1]_INST_0_i_9_n_0\,
      I4 => sel_pipe_d1(4),
      I5 => \doutb[1]_INST_0_i_10_n_0\,
      O => \doutb[1]_INST_0_i_2_n_0\
    );
\doutb[1]_INST_0_i_20\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[1]_INST_0_i_45_n_0\,
      I1 => \doutb[1]_INST_0_i_46_n_0\,
      O => \doutb[1]_INST_0_i_20_n_0\,
      S => sel_pipe_d1(2)
    );
\doutb[1]_INST_0_i_21\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[1]_INST_0_i_47_n_0\,
      I1 => \doutb[1]_INST_0_i_48_n_0\,
      O => \doutb[1]_INST_0_i_21_n_0\,
      S => sel_pipe_d1(2)
    );
\doutb[1]_INST_0_i_22\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[1]_INST_0_i_49_n_0\,
      I1 => \doutb[1]_INST_0_i_50_n_0\,
      O => \doutb[1]_INST_0_i_22_n_0\,
      S => sel_pipe_d1(2)
    );
\doutb[1]_INST_0_i_23\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[1]_INST_0_i_51_n_0\,
      I1 => \doutb[1]_INST_0_i_52_n_0\,
      O => \doutb[1]_INST_0_i_23_n_0\,
      S => sel_pipe_d1(2)
    );
\doutb[1]_INST_0_i_24\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[1]_INST_0_i_53_n_0\,
      I1 => \doutb[1]_INST_0_i_54_n_0\,
      O => \doutb[1]_INST_0_i_24_n_0\,
      S => sel_pipe_d1(2)
    );
\doutb[1]_INST_0_i_25\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[1]_INST_0_i_55_n_0\,
      I1 => \doutb[1]_INST_0_i_56_n_0\,
      O => \doutb[1]_INST_0_i_25_n_0\,
      S => sel_pipe_d1(2)
    );
\doutb[1]_INST_0_i_26\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[1]_INST_0_i_57_n_0\,
      I1 => \doutb[1]_INST_0_i_58_n_0\,
      O => \doutb[1]_INST_0_i_26_n_0\,
      S => sel_pipe_d1(2)
    );
\doutb[1]_INST_0_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => doutb_array(460),
      I1 => doutb_array(451),
      I2 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]_rep_n_0\,
      I3 => doutb_array(442),
      I4 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]_rep_n_0\,
      I5 => doutb_array(433),
      O => \doutb[1]_INST_0_i_27_n_0\
    );
\doutb[1]_INST_0_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => doutb_array(496),
      I1 => doutb_array(487),
      I2 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]_rep_n_0\,
      I3 => doutb_array(478),
      I4 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]_rep_n_0\,
      I5 => doutb_array(469),
      O => \doutb[1]_INST_0_i_28_n_0\
    );
\doutb[1]_INST_0_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => doutb_array(532),
      I1 => doutb_array(523),
      I2 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]_rep_n_0\,
      I3 => doutb_array(514),
      I4 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]_rep_n_0\,
      I5 => doutb_array(505),
      O => \doutb[1]_INST_0_i_29_n_0\
    );
\doutb[1]_INST_0_i_3\: unisim.vcomponents.MUXF8
     port map (
      I0 => \doutb[1]_INST_0_i_11_n_0\,
      I1 => \doutb[1]_INST_0_i_12_n_0\,
      O => \doutb[1]_INST_0_i_3_n_0\,
      S => sel_pipe_d1(3)
    );
\doutb[1]_INST_0_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => doutb_array(568),
      I1 => doutb_array(559),
      I2 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]_rep_n_0\,
      I3 => doutb_array(550),
      I4 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]_rep_n_0\,
      I5 => doutb_array(541),
      O => \doutb[1]_INST_0_i_30_n_0\
    );
\doutb[1]_INST_0_i_31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => doutb_array(316),
      I1 => doutb_array(307),
      I2 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]_rep_n_0\,
      I3 => doutb_array(298),
      I4 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]_rep_n_0\,
      I5 => doutb_array(289),
      O => \doutb[1]_INST_0_i_31_n_0\
    );
\doutb[1]_INST_0_i_32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => doutb_array(352),
      I1 => doutb_array(343),
      I2 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]_rep_n_0\,
      I3 => doutb_array(334),
      I4 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]_rep_n_0\,
      I5 => doutb_array(325),
      O => \doutb[1]_INST_0_i_32_n_0\
    );
\doutb[1]_INST_0_i_33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => doutb_array(388),
      I1 => doutb_array(379),
      I2 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]_rep_n_0\,
      I3 => doutb_array(370),
      I4 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]_rep_n_0\,
      I5 => doutb_array(361),
      O => \doutb[1]_INST_0_i_33_n_0\
    );
\doutb[1]_INST_0_i_34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => doutb_array(424),
      I1 => doutb_array(415),
      I2 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]_rep_n_0\,
      I3 => doutb_array(406),
      I4 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]_rep_n_0\,
      I5 => doutb_array(397),
      O => \doutb[1]_INST_0_i_34_n_0\
    );
\doutb[1]_INST_0_i_35\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => doutb_array(172),
      I1 => doutb_array(163),
      I2 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]_rep_n_0\,
      I3 => doutb_array(154),
      I4 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]_rep_n_0\,
      I5 => doutb_array(145),
      O => \doutb[1]_INST_0_i_35_n_0\
    );
\doutb[1]_INST_0_i_36\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => doutb_array(208),
      I1 => doutb_array(199),
      I2 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]_rep_n_0\,
      I3 => doutb_array(190),
      I4 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]_rep_n_0\,
      I5 => doutb_array(181),
      O => \doutb[1]_INST_0_i_36_n_0\
    );
\doutb[1]_INST_0_i_37\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => doutb_array(244),
      I1 => doutb_array(235),
      I2 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]_rep_n_0\,
      I3 => doutb_array(226),
      I4 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]_rep_n_0\,
      I5 => doutb_array(217),
      O => \doutb[1]_INST_0_i_37_n_0\
    );
\doutb[1]_INST_0_i_38\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => doutb_array(280),
      I1 => doutb_array(271),
      I2 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]_rep_n_0\,
      I3 => doutb_array(262),
      I4 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]_rep_n_0\,
      I5 => doutb_array(253),
      O => \doutb[1]_INST_0_i_38_n_0\
    );
\doutb[1]_INST_0_i_39\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => doutb_array(28),
      I1 => doutb_array(19),
      I2 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]_rep_n_0\,
      I3 => doutb_array(10),
      I4 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]_rep_n_0\,
      I5 => doutb_array(1),
      O => \doutb[1]_INST_0_i_39_n_0\
    );
\doutb[1]_INST_0_i_4\: unisim.vcomponents.MUXF8
     port map (
      I0 => \doutb[1]_INST_0_i_13_n_0\,
      I1 => \doutb[1]_INST_0_i_14_n_0\,
      O => \doutb[1]_INST_0_i_4_n_0\,
      S => sel_pipe_d1(3)
    );
\doutb[1]_INST_0_i_40\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => doutb_array(64),
      I1 => doutb_array(55),
      I2 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]_rep_n_0\,
      I3 => doutb_array(46),
      I4 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]_rep_n_0\,
      I5 => doutb_array(37),
      O => \doutb[1]_INST_0_i_40_n_0\
    );
\doutb[1]_INST_0_i_41\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => doutb_array(100),
      I1 => doutb_array(91),
      I2 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]_rep_n_0\,
      I3 => doutb_array(82),
      I4 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]_rep_n_0\,
      I5 => doutb_array(73),
      O => \doutb[1]_INST_0_i_41_n_0\
    );
\doutb[1]_INST_0_i_42\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => doutb_array(136),
      I1 => doutb_array(127),
      I2 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]_rep_n_0\,
      I3 => doutb_array(118),
      I4 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]_rep_n_0\,
      I5 => doutb_array(109),
      O => \doutb[1]_INST_0_i_42_n_0\
    );
\doutb[1]_INST_0_i_43\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => doutb_array(1036),
      I1 => doutb_array(1027),
      I2 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]_rep_n_0\,
      I3 => doutb_array(1018),
      I4 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]_rep_n_0\,
      I5 => doutb_array(1009),
      O => \doutb[1]_INST_0_i_43_n_0\
    );
\doutb[1]_INST_0_i_44\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => doutb_array(1072),
      I1 => doutb_array(1063),
      I2 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]_rep_n_0\,
      I3 => doutb_array(1054),
      I4 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]_rep_n_0\,
      I5 => doutb_array(1045),
      O => \doutb[1]_INST_0_i_44_n_0\
    );
\doutb[1]_INST_0_i_45\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => doutb_array(1108),
      I1 => doutb_array(1099),
      I2 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]_rep_n_0\,
      I3 => doutb_array(1090),
      I4 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]_rep_n_0\,
      I5 => doutb_array(1081),
      O => \doutb[1]_INST_0_i_45_n_0\
    );
\doutb[1]_INST_0_i_46\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => doutb_array(1144),
      I1 => doutb_array(1135),
      I2 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]_rep_n_0\,
      I3 => doutb_array(1126),
      I4 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]_rep_n_0\,
      I5 => doutb_array(1117),
      O => \doutb[1]_INST_0_i_46_n_0\
    );
\doutb[1]_INST_0_i_47\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => doutb_array(892),
      I1 => doutb_array(883),
      I2 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]_rep_n_0\,
      I3 => doutb_array(874),
      I4 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]_rep_n_0\,
      I5 => doutb_array(865),
      O => \doutb[1]_INST_0_i_47_n_0\
    );
\doutb[1]_INST_0_i_48\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => doutb_array(928),
      I1 => doutb_array(919),
      I2 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]_rep_n_0\,
      I3 => doutb_array(910),
      I4 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]_rep_n_0\,
      I5 => doutb_array(901),
      O => \doutb[1]_INST_0_i_48_n_0\
    );
\doutb[1]_INST_0_i_49\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => doutb_array(964),
      I1 => doutb_array(955),
      I2 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]_rep_n_0\,
      I3 => doutb_array(946),
      I4 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]_rep_n_0\,
      I5 => doutb_array(937),
      O => \doutb[1]_INST_0_i_49_n_0\
    );
\doutb[1]_INST_0_i_5\: unisim.vcomponents.MUXF8
     port map (
      I0 => \doutb[1]_INST_0_i_15_n_0\,
      I1 => \doutb[1]_INST_0_i_16_n_0\,
      O => \doutb[1]_INST_0_i_5_n_0\,
      S => sel_pipe_d1(3)
    );
\doutb[1]_INST_0_i_50\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => doutb_array(1000),
      I1 => doutb_array(991),
      I2 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]_rep_n_0\,
      I3 => doutb_array(982),
      I4 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]_rep_n_0\,
      I5 => doutb_array(973),
      O => \doutb[1]_INST_0_i_50_n_0\
    );
\doutb[1]_INST_0_i_51\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => doutb_array(748),
      I1 => doutb_array(739),
      I2 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]_rep_n_0\,
      I3 => doutb_array(730),
      I4 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]_rep_n_0\,
      I5 => doutb_array(721),
      O => \doutb[1]_INST_0_i_51_n_0\
    );
\doutb[1]_INST_0_i_52\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => doutb_array(784),
      I1 => doutb_array(775),
      I2 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]_rep_n_0\,
      I3 => doutb_array(766),
      I4 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]_rep_n_0\,
      I5 => doutb_array(757),
      O => \doutb[1]_INST_0_i_52_n_0\
    );
\doutb[1]_INST_0_i_53\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => doutb_array(820),
      I1 => doutb_array(811),
      I2 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]_rep_n_0\,
      I3 => doutb_array(802),
      I4 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]_rep_n_0\,
      I5 => doutb_array(793),
      O => \doutb[1]_INST_0_i_53_n_0\
    );
\doutb[1]_INST_0_i_54\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => doutb_array(856),
      I1 => doutb_array(847),
      I2 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]_rep_n_0\,
      I3 => doutb_array(838),
      I4 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]_rep_n_0\,
      I5 => doutb_array(829),
      O => \doutb[1]_INST_0_i_54_n_0\
    );
\doutb[1]_INST_0_i_55\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => doutb_array(604),
      I1 => doutb_array(595),
      I2 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]_rep_n_0\,
      I3 => doutb_array(586),
      I4 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]_rep_n_0\,
      I5 => doutb_array(577),
      O => \doutb[1]_INST_0_i_55_n_0\
    );
\doutb[1]_INST_0_i_56\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => doutb_array(640),
      I1 => doutb_array(631),
      I2 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]_rep_n_0\,
      I3 => doutb_array(622),
      I4 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]_rep_n_0\,
      I5 => doutb_array(613),
      O => \doutb[1]_INST_0_i_56_n_0\
    );
\doutb[1]_INST_0_i_57\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => doutb_array(676),
      I1 => doutb_array(667),
      I2 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]_rep_n_0\,
      I3 => doutb_array(658),
      I4 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]_rep_n_0\,
      I5 => doutb_array(649),
      O => \doutb[1]_INST_0_i_57_n_0\
    );
\doutb[1]_INST_0_i_58\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => doutb_array(712),
      I1 => doutb_array(703),
      I2 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]_rep_n_0\,
      I3 => doutb_array(694),
      I4 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]_rep_n_0\,
      I5 => doutb_array(685),
      O => \doutb[1]_INST_0_i_58_n_0\
    );
\doutb[1]_INST_0_i_6\: unisim.vcomponents.MUXF8
     port map (
      I0 => \doutb[1]_INST_0_i_17_n_0\,
      I1 => \doutb[1]_INST_0_i_18_n_0\,
      O => \doutb[1]_INST_0_i_6_n_0\,
      S => sel_pipe_d1(3)
    );
\doutb[1]_INST_0_i_7\: unisim.vcomponents.MUXF8
     port map (
      I0 => \doutb[1]_INST_0_i_19_n_0\,
      I1 => \doutb[1]_INST_0_i_20_n_0\,
      O => \doutb[1]_INST_0_i_7_n_0\,
      S => sel_pipe_d1(3)
    );
\doutb[1]_INST_0_i_8\: unisim.vcomponents.MUXF8
     port map (
      I0 => \doutb[1]_INST_0_i_21_n_0\,
      I1 => \doutb[1]_INST_0_i_22_n_0\,
      O => \doutb[1]_INST_0_i_8_n_0\,
      S => sel_pipe_d1(3)
    );
\doutb[1]_INST_0_i_9\: unisim.vcomponents.MUXF8
     port map (
      I0 => \doutb[1]_INST_0_i_23_n_0\,
      I1 => \doutb[1]_INST_0_i_24_n_0\,
      O => \doutb[1]_INST_0_i_9_n_0\,
      S => sel_pipe_d1(3)
    );
\doutb[2]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[2]_INST_0_i_1_n_0\,
      I1 => \doutb[2]_INST_0_i_2_n_0\,
      O => doutb(2),
      S => sel_pipe_d1(6)
    );
\doutb[2]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[2]_INST_0_i_3_n_0\,
      I1 => \doutb[2]_INST_0_i_4_n_0\,
      I2 => sel_pipe_d1(5),
      I3 => \doutb[2]_INST_0_i_5_n_0\,
      I4 => sel_pipe_d1(4),
      I5 => \doutb[2]_INST_0_i_6_n_0\,
      O => \doutb[2]_INST_0_i_1_n_0\
    );
\doutb[2]_INST_0_i_10\: unisim.vcomponents.MUXF8
     port map (
      I0 => \doutb[2]_INST_0_i_25_n_0\,
      I1 => \doutb[2]_INST_0_i_26_n_0\,
      O => \doutb[2]_INST_0_i_10_n_0\,
      S => sel_pipe_d1(3)
    );
\doutb[2]_INST_0_i_11\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[2]_INST_0_i_27_n_0\,
      I1 => \doutb[2]_INST_0_i_28_n_0\,
      O => \doutb[2]_INST_0_i_11_n_0\,
      S => sel_pipe_d1(2)
    );
\doutb[2]_INST_0_i_12\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[2]_INST_0_i_29_n_0\,
      I1 => \doutb[2]_INST_0_i_30_n_0\,
      O => \doutb[2]_INST_0_i_12_n_0\,
      S => sel_pipe_d1(2)
    );
\doutb[2]_INST_0_i_13\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[2]_INST_0_i_31_n_0\,
      I1 => \doutb[2]_INST_0_i_32_n_0\,
      O => \doutb[2]_INST_0_i_13_n_0\,
      S => sel_pipe_d1(2)
    );
\doutb[2]_INST_0_i_14\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[2]_INST_0_i_33_n_0\,
      I1 => \doutb[2]_INST_0_i_34_n_0\,
      O => \doutb[2]_INST_0_i_14_n_0\,
      S => sel_pipe_d1(2)
    );
\doutb[2]_INST_0_i_15\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[2]_INST_0_i_35_n_0\,
      I1 => \doutb[2]_INST_0_i_36_n_0\,
      O => \doutb[2]_INST_0_i_15_n_0\,
      S => sel_pipe_d1(2)
    );
\doutb[2]_INST_0_i_16\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[2]_INST_0_i_37_n_0\,
      I1 => \doutb[2]_INST_0_i_38_n_0\,
      O => \doutb[2]_INST_0_i_16_n_0\,
      S => sel_pipe_d1(2)
    );
\doutb[2]_INST_0_i_17\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[2]_INST_0_i_39_n_0\,
      I1 => \doutb[2]_INST_0_i_40_n_0\,
      O => \doutb[2]_INST_0_i_17_n_0\,
      S => sel_pipe_d1(2)
    );
\doutb[2]_INST_0_i_18\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[2]_INST_0_i_41_n_0\,
      I1 => \doutb[2]_INST_0_i_42_n_0\,
      O => \doutb[2]_INST_0_i_18_n_0\,
      S => sel_pipe_d1(2)
    );
\doutb[2]_INST_0_i_19\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[2]_INST_0_i_43_n_0\,
      I1 => \doutb[2]_INST_0_i_44_n_0\,
      O => \doutb[2]_INST_0_i_19_n_0\,
      S => sel_pipe_d1(2)
    );
\doutb[2]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[2]_INST_0_i_7_n_0\,
      I1 => \doutb[2]_INST_0_i_8_n_0\,
      I2 => sel_pipe_d1(5),
      I3 => \doutb[2]_INST_0_i_9_n_0\,
      I4 => sel_pipe_d1(4),
      I5 => \doutb[2]_INST_0_i_10_n_0\,
      O => \doutb[2]_INST_0_i_2_n_0\
    );
\doutb[2]_INST_0_i_20\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[2]_INST_0_i_45_n_0\,
      I1 => \doutb[2]_INST_0_i_46_n_0\,
      O => \doutb[2]_INST_0_i_20_n_0\,
      S => sel_pipe_d1(2)
    );
\doutb[2]_INST_0_i_21\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[2]_INST_0_i_47_n_0\,
      I1 => \doutb[2]_INST_0_i_48_n_0\,
      O => \doutb[2]_INST_0_i_21_n_0\,
      S => sel_pipe_d1(2)
    );
\doutb[2]_INST_0_i_22\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[2]_INST_0_i_49_n_0\,
      I1 => \doutb[2]_INST_0_i_50_n_0\,
      O => \doutb[2]_INST_0_i_22_n_0\,
      S => sel_pipe_d1(2)
    );
\doutb[2]_INST_0_i_23\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[2]_INST_0_i_51_n_0\,
      I1 => \doutb[2]_INST_0_i_52_n_0\,
      O => \doutb[2]_INST_0_i_23_n_0\,
      S => sel_pipe_d1(2)
    );
\doutb[2]_INST_0_i_24\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[2]_INST_0_i_53_n_0\,
      I1 => \doutb[2]_INST_0_i_54_n_0\,
      O => \doutb[2]_INST_0_i_24_n_0\,
      S => sel_pipe_d1(2)
    );
\doutb[2]_INST_0_i_25\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[2]_INST_0_i_55_n_0\,
      I1 => \doutb[2]_INST_0_i_56_n_0\,
      O => \doutb[2]_INST_0_i_25_n_0\,
      S => sel_pipe_d1(2)
    );
\doutb[2]_INST_0_i_26\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[2]_INST_0_i_57_n_0\,
      I1 => \doutb[2]_INST_0_i_58_n_0\,
      O => \doutb[2]_INST_0_i_26_n_0\,
      S => sel_pipe_d1(2)
    );
\doutb[2]_INST_0_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => doutb_array(461),
      I1 => doutb_array(452),
      I2 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]_rep_n_0\,
      I3 => doutb_array(443),
      I4 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]_rep_n_0\,
      I5 => doutb_array(434),
      O => \doutb[2]_INST_0_i_27_n_0\
    );
\doutb[2]_INST_0_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => doutb_array(497),
      I1 => doutb_array(488),
      I2 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]_rep_n_0\,
      I3 => doutb_array(479),
      I4 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]_rep_n_0\,
      I5 => doutb_array(470),
      O => \doutb[2]_INST_0_i_28_n_0\
    );
\doutb[2]_INST_0_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => doutb_array(533),
      I1 => doutb_array(524),
      I2 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]_rep_n_0\,
      I3 => doutb_array(515),
      I4 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]_rep_n_0\,
      I5 => doutb_array(506),
      O => \doutb[2]_INST_0_i_29_n_0\
    );
\doutb[2]_INST_0_i_3\: unisim.vcomponents.MUXF8
     port map (
      I0 => \doutb[2]_INST_0_i_11_n_0\,
      I1 => \doutb[2]_INST_0_i_12_n_0\,
      O => \doutb[2]_INST_0_i_3_n_0\,
      S => sel_pipe_d1(3)
    );
\doutb[2]_INST_0_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => doutb_array(569),
      I1 => doutb_array(560),
      I2 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]_rep_n_0\,
      I3 => doutb_array(551),
      I4 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]_rep_n_0\,
      I5 => doutb_array(542),
      O => \doutb[2]_INST_0_i_30_n_0\
    );
\doutb[2]_INST_0_i_31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => doutb_array(317),
      I1 => doutb_array(308),
      I2 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]_rep_n_0\,
      I3 => doutb_array(299),
      I4 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]_rep_n_0\,
      I5 => doutb_array(290),
      O => \doutb[2]_INST_0_i_31_n_0\
    );
\doutb[2]_INST_0_i_32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => doutb_array(353),
      I1 => doutb_array(344),
      I2 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]_rep_n_0\,
      I3 => doutb_array(335),
      I4 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]_rep_n_0\,
      I5 => doutb_array(326),
      O => \doutb[2]_INST_0_i_32_n_0\
    );
\doutb[2]_INST_0_i_33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => doutb_array(389),
      I1 => doutb_array(380),
      I2 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]_rep_n_0\,
      I3 => doutb_array(371),
      I4 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]_rep_n_0\,
      I5 => doutb_array(362),
      O => \doutb[2]_INST_0_i_33_n_0\
    );
\doutb[2]_INST_0_i_34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => doutb_array(425),
      I1 => doutb_array(416),
      I2 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]_rep_n_0\,
      I3 => doutb_array(407),
      I4 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]_rep_n_0\,
      I5 => doutb_array(398),
      O => \doutb[2]_INST_0_i_34_n_0\
    );
\doutb[2]_INST_0_i_35\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => doutb_array(173),
      I1 => doutb_array(164),
      I2 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]_rep_n_0\,
      I3 => doutb_array(155),
      I4 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]_rep_n_0\,
      I5 => doutb_array(146),
      O => \doutb[2]_INST_0_i_35_n_0\
    );
\doutb[2]_INST_0_i_36\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => doutb_array(209),
      I1 => doutb_array(200),
      I2 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]_rep_n_0\,
      I3 => doutb_array(191),
      I4 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]_rep_n_0\,
      I5 => doutb_array(182),
      O => \doutb[2]_INST_0_i_36_n_0\
    );
\doutb[2]_INST_0_i_37\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => doutb_array(245),
      I1 => doutb_array(236),
      I2 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]_rep_n_0\,
      I3 => doutb_array(227),
      I4 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]_rep_n_0\,
      I5 => doutb_array(218),
      O => \doutb[2]_INST_0_i_37_n_0\
    );
\doutb[2]_INST_0_i_38\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => doutb_array(281),
      I1 => doutb_array(272),
      I2 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]_rep_n_0\,
      I3 => doutb_array(263),
      I4 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]_rep_n_0\,
      I5 => doutb_array(254),
      O => \doutb[2]_INST_0_i_38_n_0\
    );
\doutb[2]_INST_0_i_39\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => doutb_array(29),
      I1 => doutb_array(20),
      I2 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]_rep_n_0\,
      I3 => doutb_array(11),
      I4 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]_rep_n_0\,
      I5 => doutb_array(2),
      O => \doutb[2]_INST_0_i_39_n_0\
    );
\doutb[2]_INST_0_i_4\: unisim.vcomponents.MUXF8
     port map (
      I0 => \doutb[2]_INST_0_i_13_n_0\,
      I1 => \doutb[2]_INST_0_i_14_n_0\,
      O => \doutb[2]_INST_0_i_4_n_0\,
      S => sel_pipe_d1(3)
    );
\doutb[2]_INST_0_i_40\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => doutb_array(65),
      I1 => doutb_array(56),
      I2 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]_rep_n_0\,
      I3 => doutb_array(47),
      I4 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]_rep_n_0\,
      I5 => doutb_array(38),
      O => \doutb[2]_INST_0_i_40_n_0\
    );
\doutb[2]_INST_0_i_41\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => doutb_array(101),
      I1 => doutb_array(92),
      I2 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]_rep_n_0\,
      I3 => doutb_array(83),
      I4 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]_rep_n_0\,
      I5 => doutb_array(74),
      O => \doutb[2]_INST_0_i_41_n_0\
    );
\doutb[2]_INST_0_i_42\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => doutb_array(137),
      I1 => doutb_array(128),
      I2 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]_rep_n_0\,
      I3 => doutb_array(119),
      I4 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]_rep_n_0\,
      I5 => doutb_array(110),
      O => \doutb[2]_INST_0_i_42_n_0\
    );
\doutb[2]_INST_0_i_43\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => doutb_array(1037),
      I1 => doutb_array(1028),
      I2 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]_rep_n_0\,
      I3 => doutb_array(1019),
      I4 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]_rep_n_0\,
      I5 => doutb_array(1010),
      O => \doutb[2]_INST_0_i_43_n_0\
    );
\doutb[2]_INST_0_i_44\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => doutb_array(1073),
      I1 => doutb_array(1064),
      I2 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]_rep_n_0\,
      I3 => doutb_array(1055),
      I4 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]_rep_n_0\,
      I5 => doutb_array(1046),
      O => \doutb[2]_INST_0_i_44_n_0\
    );
\doutb[2]_INST_0_i_45\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => doutb_array(1109),
      I1 => doutb_array(1100),
      I2 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]_rep_n_0\,
      I3 => doutb_array(1091),
      I4 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]_rep_n_0\,
      I5 => doutb_array(1082),
      O => \doutb[2]_INST_0_i_45_n_0\
    );
\doutb[2]_INST_0_i_46\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => doutb_array(1145),
      I1 => doutb_array(1136),
      I2 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]_rep_n_0\,
      I3 => doutb_array(1127),
      I4 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]_rep_n_0\,
      I5 => doutb_array(1118),
      O => \doutb[2]_INST_0_i_46_n_0\
    );
\doutb[2]_INST_0_i_47\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => doutb_array(893),
      I1 => doutb_array(884),
      I2 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]_rep_n_0\,
      I3 => doutb_array(875),
      I4 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]_rep_n_0\,
      I5 => doutb_array(866),
      O => \doutb[2]_INST_0_i_47_n_0\
    );
\doutb[2]_INST_0_i_48\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => doutb_array(929),
      I1 => doutb_array(920),
      I2 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]_rep_n_0\,
      I3 => doutb_array(911),
      I4 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]_rep_n_0\,
      I5 => doutb_array(902),
      O => \doutb[2]_INST_0_i_48_n_0\
    );
\doutb[2]_INST_0_i_49\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => doutb_array(965),
      I1 => doutb_array(956),
      I2 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]_rep_n_0\,
      I3 => doutb_array(947),
      I4 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]_rep_n_0\,
      I5 => doutb_array(938),
      O => \doutb[2]_INST_0_i_49_n_0\
    );
\doutb[2]_INST_0_i_5\: unisim.vcomponents.MUXF8
     port map (
      I0 => \doutb[2]_INST_0_i_15_n_0\,
      I1 => \doutb[2]_INST_0_i_16_n_0\,
      O => \doutb[2]_INST_0_i_5_n_0\,
      S => sel_pipe_d1(3)
    );
\doutb[2]_INST_0_i_50\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => doutb_array(1001),
      I1 => doutb_array(992),
      I2 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]_rep_n_0\,
      I3 => doutb_array(983),
      I4 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]_rep_n_0\,
      I5 => doutb_array(974),
      O => \doutb[2]_INST_0_i_50_n_0\
    );
\doutb[2]_INST_0_i_51\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => doutb_array(749),
      I1 => doutb_array(740),
      I2 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]_rep_n_0\,
      I3 => doutb_array(731),
      I4 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]_rep_n_0\,
      I5 => doutb_array(722),
      O => \doutb[2]_INST_0_i_51_n_0\
    );
\doutb[2]_INST_0_i_52\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => doutb_array(785),
      I1 => doutb_array(776),
      I2 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]_rep_n_0\,
      I3 => doutb_array(767),
      I4 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]_rep_n_0\,
      I5 => doutb_array(758),
      O => \doutb[2]_INST_0_i_52_n_0\
    );
\doutb[2]_INST_0_i_53\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => doutb_array(821),
      I1 => doutb_array(812),
      I2 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]_rep_n_0\,
      I3 => doutb_array(803),
      I4 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]_rep_n_0\,
      I5 => doutb_array(794),
      O => \doutb[2]_INST_0_i_53_n_0\
    );
\doutb[2]_INST_0_i_54\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => doutb_array(857),
      I1 => doutb_array(848),
      I2 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]_rep_n_0\,
      I3 => doutb_array(839),
      I4 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]_rep_n_0\,
      I5 => doutb_array(830),
      O => \doutb[2]_INST_0_i_54_n_0\
    );
\doutb[2]_INST_0_i_55\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => doutb_array(605),
      I1 => doutb_array(596),
      I2 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]_rep_n_0\,
      I3 => doutb_array(587),
      I4 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]_rep_n_0\,
      I5 => doutb_array(578),
      O => \doutb[2]_INST_0_i_55_n_0\
    );
\doutb[2]_INST_0_i_56\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => doutb_array(641),
      I1 => doutb_array(632),
      I2 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]_rep_n_0\,
      I3 => doutb_array(623),
      I4 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]_rep_n_0\,
      I5 => doutb_array(614),
      O => \doutb[2]_INST_0_i_56_n_0\
    );
\doutb[2]_INST_0_i_57\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => doutb_array(677),
      I1 => doutb_array(668),
      I2 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]_rep_n_0\,
      I3 => doutb_array(659),
      I4 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]_rep_n_0\,
      I5 => doutb_array(650),
      O => \doutb[2]_INST_0_i_57_n_0\
    );
\doutb[2]_INST_0_i_58\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => doutb_array(713),
      I1 => doutb_array(704),
      I2 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]_rep_n_0\,
      I3 => doutb_array(695),
      I4 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]_rep_n_0\,
      I5 => doutb_array(686),
      O => \doutb[2]_INST_0_i_58_n_0\
    );
\doutb[2]_INST_0_i_6\: unisim.vcomponents.MUXF8
     port map (
      I0 => \doutb[2]_INST_0_i_17_n_0\,
      I1 => \doutb[2]_INST_0_i_18_n_0\,
      O => \doutb[2]_INST_0_i_6_n_0\,
      S => sel_pipe_d1(3)
    );
\doutb[2]_INST_0_i_7\: unisim.vcomponents.MUXF8
     port map (
      I0 => \doutb[2]_INST_0_i_19_n_0\,
      I1 => \doutb[2]_INST_0_i_20_n_0\,
      O => \doutb[2]_INST_0_i_7_n_0\,
      S => sel_pipe_d1(3)
    );
\doutb[2]_INST_0_i_8\: unisim.vcomponents.MUXF8
     port map (
      I0 => \doutb[2]_INST_0_i_21_n_0\,
      I1 => \doutb[2]_INST_0_i_22_n_0\,
      O => \doutb[2]_INST_0_i_8_n_0\,
      S => sel_pipe_d1(3)
    );
\doutb[2]_INST_0_i_9\: unisim.vcomponents.MUXF8
     port map (
      I0 => \doutb[2]_INST_0_i_23_n_0\,
      I1 => \doutb[2]_INST_0_i_24_n_0\,
      O => \doutb[2]_INST_0_i_9_n_0\,
      S => sel_pipe_d1(3)
    );
\doutb[3]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[3]_INST_0_i_1_n_0\,
      I1 => \doutb[3]_INST_0_i_2_n_0\,
      O => doutb(3),
      S => sel_pipe_d1(6)
    );
\doutb[3]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[3]_INST_0_i_3_n_0\,
      I1 => \doutb[3]_INST_0_i_4_n_0\,
      I2 => sel_pipe_d1(5),
      I3 => \doutb[3]_INST_0_i_5_n_0\,
      I4 => sel_pipe_d1(4),
      I5 => \doutb[3]_INST_0_i_6_n_0\,
      O => \doutb[3]_INST_0_i_1_n_0\
    );
\doutb[3]_INST_0_i_10\: unisim.vcomponents.MUXF8
     port map (
      I0 => \doutb[3]_INST_0_i_25_n_0\,
      I1 => \doutb[3]_INST_0_i_26_n_0\,
      O => \doutb[3]_INST_0_i_10_n_0\,
      S => sel_pipe_d1(3)
    );
\doutb[3]_INST_0_i_11\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[3]_INST_0_i_27_n_0\,
      I1 => \doutb[3]_INST_0_i_28_n_0\,
      O => \doutb[3]_INST_0_i_11_n_0\,
      S => sel_pipe_d1(2)
    );
\doutb[3]_INST_0_i_12\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[3]_INST_0_i_29_n_0\,
      I1 => \doutb[3]_INST_0_i_30_n_0\,
      O => \doutb[3]_INST_0_i_12_n_0\,
      S => sel_pipe_d1(2)
    );
\doutb[3]_INST_0_i_13\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[3]_INST_0_i_31_n_0\,
      I1 => \doutb[3]_INST_0_i_32_n_0\,
      O => \doutb[3]_INST_0_i_13_n_0\,
      S => sel_pipe_d1(2)
    );
\doutb[3]_INST_0_i_14\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[3]_INST_0_i_33_n_0\,
      I1 => \doutb[3]_INST_0_i_34_n_0\,
      O => \doutb[3]_INST_0_i_14_n_0\,
      S => sel_pipe_d1(2)
    );
\doutb[3]_INST_0_i_15\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[3]_INST_0_i_35_n_0\,
      I1 => \doutb[3]_INST_0_i_36_n_0\,
      O => \doutb[3]_INST_0_i_15_n_0\,
      S => sel_pipe_d1(2)
    );
\doutb[3]_INST_0_i_16\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[3]_INST_0_i_37_n_0\,
      I1 => \doutb[3]_INST_0_i_38_n_0\,
      O => \doutb[3]_INST_0_i_16_n_0\,
      S => sel_pipe_d1(2)
    );
\doutb[3]_INST_0_i_17\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[3]_INST_0_i_39_n_0\,
      I1 => \doutb[3]_INST_0_i_40_n_0\,
      O => \doutb[3]_INST_0_i_17_n_0\,
      S => sel_pipe_d1(2)
    );
\doutb[3]_INST_0_i_18\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[3]_INST_0_i_41_n_0\,
      I1 => \doutb[3]_INST_0_i_42_n_0\,
      O => \doutb[3]_INST_0_i_18_n_0\,
      S => sel_pipe_d1(2)
    );
\doutb[3]_INST_0_i_19\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[3]_INST_0_i_43_n_0\,
      I1 => \doutb[3]_INST_0_i_44_n_0\,
      O => \doutb[3]_INST_0_i_19_n_0\,
      S => sel_pipe_d1(2)
    );
\doutb[3]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[3]_INST_0_i_7_n_0\,
      I1 => \doutb[3]_INST_0_i_8_n_0\,
      I2 => sel_pipe_d1(5),
      I3 => \doutb[3]_INST_0_i_9_n_0\,
      I4 => sel_pipe_d1(4),
      I5 => \doutb[3]_INST_0_i_10_n_0\,
      O => \doutb[3]_INST_0_i_2_n_0\
    );
\doutb[3]_INST_0_i_20\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[3]_INST_0_i_45_n_0\,
      I1 => \doutb[3]_INST_0_i_46_n_0\,
      O => \doutb[3]_INST_0_i_20_n_0\,
      S => sel_pipe_d1(2)
    );
\doutb[3]_INST_0_i_21\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[3]_INST_0_i_47_n_0\,
      I1 => \doutb[3]_INST_0_i_48_n_0\,
      O => \doutb[3]_INST_0_i_21_n_0\,
      S => sel_pipe_d1(2)
    );
\doutb[3]_INST_0_i_22\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[3]_INST_0_i_49_n_0\,
      I1 => \doutb[3]_INST_0_i_50_n_0\,
      O => \doutb[3]_INST_0_i_22_n_0\,
      S => sel_pipe_d1(2)
    );
\doutb[3]_INST_0_i_23\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[3]_INST_0_i_51_n_0\,
      I1 => \doutb[3]_INST_0_i_52_n_0\,
      O => \doutb[3]_INST_0_i_23_n_0\,
      S => sel_pipe_d1(2)
    );
\doutb[3]_INST_0_i_24\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[3]_INST_0_i_53_n_0\,
      I1 => \doutb[3]_INST_0_i_54_n_0\,
      O => \doutb[3]_INST_0_i_24_n_0\,
      S => sel_pipe_d1(2)
    );
\doutb[3]_INST_0_i_25\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[3]_INST_0_i_55_n_0\,
      I1 => \doutb[3]_INST_0_i_56_n_0\,
      O => \doutb[3]_INST_0_i_25_n_0\,
      S => sel_pipe_d1(2)
    );
\doutb[3]_INST_0_i_26\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[3]_INST_0_i_57_n_0\,
      I1 => \doutb[3]_INST_0_i_58_n_0\,
      O => \doutb[3]_INST_0_i_26_n_0\,
      S => sel_pipe_d1(2)
    );
\doutb[3]_INST_0_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => doutb_array(462),
      I1 => doutb_array(453),
      I2 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]_rep_n_0\,
      I3 => doutb_array(444),
      I4 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]_rep_n_0\,
      I5 => doutb_array(435),
      O => \doutb[3]_INST_0_i_27_n_0\
    );
\doutb[3]_INST_0_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => doutb_array(498),
      I1 => doutb_array(489),
      I2 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]_rep_n_0\,
      I3 => doutb_array(480),
      I4 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]_rep_n_0\,
      I5 => doutb_array(471),
      O => \doutb[3]_INST_0_i_28_n_0\
    );
\doutb[3]_INST_0_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => doutb_array(534),
      I1 => doutb_array(525),
      I2 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]_rep_n_0\,
      I3 => doutb_array(516),
      I4 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]_rep_n_0\,
      I5 => doutb_array(507),
      O => \doutb[3]_INST_0_i_29_n_0\
    );
\doutb[3]_INST_0_i_3\: unisim.vcomponents.MUXF8
     port map (
      I0 => \doutb[3]_INST_0_i_11_n_0\,
      I1 => \doutb[3]_INST_0_i_12_n_0\,
      O => \doutb[3]_INST_0_i_3_n_0\,
      S => sel_pipe_d1(3)
    );
\doutb[3]_INST_0_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => doutb_array(570),
      I1 => doutb_array(561),
      I2 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]_rep_n_0\,
      I3 => doutb_array(552),
      I4 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]_rep_n_0\,
      I5 => doutb_array(543),
      O => \doutb[3]_INST_0_i_30_n_0\
    );
\doutb[3]_INST_0_i_31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => doutb_array(318),
      I1 => doutb_array(309),
      I2 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]_rep_n_0\,
      I3 => doutb_array(300),
      I4 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]_rep_n_0\,
      I5 => doutb_array(291),
      O => \doutb[3]_INST_0_i_31_n_0\
    );
\doutb[3]_INST_0_i_32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => doutb_array(354),
      I1 => doutb_array(345),
      I2 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]_rep_n_0\,
      I3 => doutb_array(336),
      I4 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]_rep_n_0\,
      I5 => doutb_array(327),
      O => \doutb[3]_INST_0_i_32_n_0\
    );
\doutb[3]_INST_0_i_33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => doutb_array(390),
      I1 => doutb_array(381),
      I2 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]_rep_n_0\,
      I3 => doutb_array(372),
      I4 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]_rep_n_0\,
      I5 => doutb_array(363),
      O => \doutb[3]_INST_0_i_33_n_0\
    );
\doutb[3]_INST_0_i_34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => doutb_array(426),
      I1 => doutb_array(417),
      I2 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]_rep_n_0\,
      I3 => doutb_array(408),
      I4 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]_rep_n_0\,
      I5 => doutb_array(399),
      O => \doutb[3]_INST_0_i_34_n_0\
    );
\doutb[3]_INST_0_i_35\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => doutb_array(174),
      I1 => doutb_array(165),
      I2 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]_rep_n_0\,
      I3 => doutb_array(156),
      I4 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]_rep_n_0\,
      I5 => doutb_array(147),
      O => \doutb[3]_INST_0_i_35_n_0\
    );
\doutb[3]_INST_0_i_36\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => doutb_array(210),
      I1 => doutb_array(201),
      I2 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]_rep_n_0\,
      I3 => doutb_array(192),
      I4 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]_rep_n_0\,
      I5 => doutb_array(183),
      O => \doutb[3]_INST_0_i_36_n_0\
    );
\doutb[3]_INST_0_i_37\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => doutb_array(246),
      I1 => doutb_array(237),
      I2 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]_rep_n_0\,
      I3 => doutb_array(228),
      I4 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]_rep_n_0\,
      I5 => doutb_array(219),
      O => \doutb[3]_INST_0_i_37_n_0\
    );
\doutb[3]_INST_0_i_38\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => doutb_array(282),
      I1 => doutb_array(273),
      I2 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]_rep_n_0\,
      I3 => doutb_array(264),
      I4 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]_rep_n_0\,
      I5 => doutb_array(255),
      O => \doutb[3]_INST_0_i_38_n_0\
    );
\doutb[3]_INST_0_i_39\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => doutb_array(30),
      I1 => doutb_array(21),
      I2 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]_rep_n_0\,
      I3 => doutb_array(12),
      I4 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]_rep_n_0\,
      I5 => doutb_array(3),
      O => \doutb[3]_INST_0_i_39_n_0\
    );
\doutb[3]_INST_0_i_4\: unisim.vcomponents.MUXF8
     port map (
      I0 => \doutb[3]_INST_0_i_13_n_0\,
      I1 => \doutb[3]_INST_0_i_14_n_0\,
      O => \doutb[3]_INST_0_i_4_n_0\,
      S => sel_pipe_d1(3)
    );
\doutb[3]_INST_0_i_40\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => doutb_array(66),
      I1 => doutb_array(57),
      I2 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]_rep_n_0\,
      I3 => doutb_array(48),
      I4 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]_rep_n_0\,
      I5 => doutb_array(39),
      O => \doutb[3]_INST_0_i_40_n_0\
    );
\doutb[3]_INST_0_i_41\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => doutb_array(102),
      I1 => doutb_array(93),
      I2 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]_rep_n_0\,
      I3 => doutb_array(84),
      I4 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]_rep_n_0\,
      I5 => doutb_array(75),
      O => \doutb[3]_INST_0_i_41_n_0\
    );
\doutb[3]_INST_0_i_42\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => doutb_array(138),
      I1 => doutb_array(129),
      I2 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]_rep_n_0\,
      I3 => doutb_array(120),
      I4 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]_rep_n_0\,
      I5 => doutb_array(111),
      O => \doutb[3]_INST_0_i_42_n_0\
    );
\doutb[3]_INST_0_i_43\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => doutb_array(1038),
      I1 => doutb_array(1029),
      I2 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]_rep_n_0\,
      I3 => doutb_array(1020),
      I4 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]_rep_n_0\,
      I5 => doutb_array(1011),
      O => \doutb[3]_INST_0_i_43_n_0\
    );
\doutb[3]_INST_0_i_44\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => doutb_array(1074),
      I1 => doutb_array(1065),
      I2 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]_rep_n_0\,
      I3 => doutb_array(1056),
      I4 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]_rep_n_0\,
      I5 => doutb_array(1047),
      O => \doutb[3]_INST_0_i_44_n_0\
    );
\doutb[3]_INST_0_i_45\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => doutb_array(1110),
      I1 => doutb_array(1101),
      I2 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]_rep_n_0\,
      I3 => doutb_array(1092),
      I4 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]_rep_n_0\,
      I5 => doutb_array(1083),
      O => \doutb[3]_INST_0_i_45_n_0\
    );
\doutb[3]_INST_0_i_46\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => doutb_array(1146),
      I1 => doutb_array(1137),
      I2 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]_rep_n_0\,
      I3 => doutb_array(1128),
      I4 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]_rep_n_0\,
      I5 => doutb_array(1119),
      O => \doutb[3]_INST_0_i_46_n_0\
    );
\doutb[3]_INST_0_i_47\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => doutb_array(894),
      I1 => doutb_array(885),
      I2 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]_rep_n_0\,
      I3 => doutb_array(876),
      I4 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]_rep_n_0\,
      I5 => doutb_array(867),
      O => \doutb[3]_INST_0_i_47_n_0\
    );
\doutb[3]_INST_0_i_48\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => doutb_array(930),
      I1 => doutb_array(921),
      I2 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]_rep_n_0\,
      I3 => doutb_array(912),
      I4 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]_rep_n_0\,
      I5 => doutb_array(903),
      O => \doutb[3]_INST_0_i_48_n_0\
    );
\doutb[3]_INST_0_i_49\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => doutb_array(966),
      I1 => doutb_array(957),
      I2 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]_rep_n_0\,
      I3 => doutb_array(948),
      I4 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]_rep_n_0\,
      I5 => doutb_array(939),
      O => \doutb[3]_INST_0_i_49_n_0\
    );
\doutb[3]_INST_0_i_5\: unisim.vcomponents.MUXF8
     port map (
      I0 => \doutb[3]_INST_0_i_15_n_0\,
      I1 => \doutb[3]_INST_0_i_16_n_0\,
      O => \doutb[3]_INST_0_i_5_n_0\,
      S => sel_pipe_d1(3)
    );
\doutb[3]_INST_0_i_50\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => doutb_array(1002),
      I1 => doutb_array(993),
      I2 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]_rep_n_0\,
      I3 => doutb_array(984),
      I4 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]_rep_n_0\,
      I5 => doutb_array(975),
      O => \doutb[3]_INST_0_i_50_n_0\
    );
\doutb[3]_INST_0_i_51\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => doutb_array(750),
      I1 => doutb_array(741),
      I2 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]_rep_n_0\,
      I3 => doutb_array(732),
      I4 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]_rep_n_0\,
      I5 => doutb_array(723),
      O => \doutb[3]_INST_0_i_51_n_0\
    );
\doutb[3]_INST_0_i_52\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => doutb_array(786),
      I1 => doutb_array(777),
      I2 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]_rep_n_0\,
      I3 => doutb_array(768),
      I4 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]_rep_n_0\,
      I5 => doutb_array(759),
      O => \doutb[3]_INST_0_i_52_n_0\
    );
\doutb[3]_INST_0_i_53\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => doutb_array(822),
      I1 => doutb_array(813),
      I2 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]_rep_n_0\,
      I3 => doutb_array(804),
      I4 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]_rep_n_0\,
      I5 => doutb_array(795),
      O => \doutb[3]_INST_0_i_53_n_0\
    );
\doutb[3]_INST_0_i_54\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => doutb_array(858),
      I1 => doutb_array(849),
      I2 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]_rep_n_0\,
      I3 => doutb_array(840),
      I4 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]_rep_n_0\,
      I5 => doutb_array(831),
      O => \doutb[3]_INST_0_i_54_n_0\
    );
\doutb[3]_INST_0_i_55\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => doutb_array(606),
      I1 => doutb_array(597),
      I2 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]_rep_n_0\,
      I3 => doutb_array(588),
      I4 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]_rep_n_0\,
      I5 => doutb_array(579),
      O => \doutb[3]_INST_0_i_55_n_0\
    );
\doutb[3]_INST_0_i_56\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => doutb_array(642),
      I1 => doutb_array(633),
      I2 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]_rep_n_0\,
      I3 => doutb_array(624),
      I4 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]_rep_n_0\,
      I5 => doutb_array(615),
      O => \doutb[3]_INST_0_i_56_n_0\
    );
\doutb[3]_INST_0_i_57\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => doutb_array(678),
      I1 => doutb_array(669),
      I2 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]_rep_n_0\,
      I3 => doutb_array(660),
      I4 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]_rep_n_0\,
      I5 => doutb_array(651),
      O => \doutb[3]_INST_0_i_57_n_0\
    );
\doutb[3]_INST_0_i_58\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => doutb_array(714),
      I1 => doutb_array(705),
      I2 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]_rep_n_0\,
      I3 => doutb_array(696),
      I4 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]_rep_n_0\,
      I5 => doutb_array(687),
      O => \doutb[3]_INST_0_i_58_n_0\
    );
\doutb[3]_INST_0_i_6\: unisim.vcomponents.MUXF8
     port map (
      I0 => \doutb[3]_INST_0_i_17_n_0\,
      I1 => \doutb[3]_INST_0_i_18_n_0\,
      O => \doutb[3]_INST_0_i_6_n_0\,
      S => sel_pipe_d1(3)
    );
\doutb[3]_INST_0_i_7\: unisim.vcomponents.MUXF8
     port map (
      I0 => \doutb[3]_INST_0_i_19_n_0\,
      I1 => \doutb[3]_INST_0_i_20_n_0\,
      O => \doutb[3]_INST_0_i_7_n_0\,
      S => sel_pipe_d1(3)
    );
\doutb[3]_INST_0_i_8\: unisim.vcomponents.MUXF8
     port map (
      I0 => \doutb[3]_INST_0_i_21_n_0\,
      I1 => \doutb[3]_INST_0_i_22_n_0\,
      O => \doutb[3]_INST_0_i_8_n_0\,
      S => sel_pipe_d1(3)
    );
\doutb[3]_INST_0_i_9\: unisim.vcomponents.MUXF8
     port map (
      I0 => \doutb[3]_INST_0_i_23_n_0\,
      I1 => \doutb[3]_INST_0_i_24_n_0\,
      O => \doutb[3]_INST_0_i_9_n_0\,
      S => sel_pipe_d1(3)
    );
\doutb[4]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[4]_INST_0_i_1_n_0\,
      I1 => \doutb[4]_INST_0_i_2_n_0\,
      O => doutb(4),
      S => sel_pipe_d1(6)
    );
\doutb[4]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[4]_INST_0_i_3_n_0\,
      I1 => \doutb[4]_INST_0_i_4_n_0\,
      I2 => sel_pipe_d1(5),
      I3 => \doutb[4]_INST_0_i_5_n_0\,
      I4 => sel_pipe_d1(4),
      I5 => \doutb[4]_INST_0_i_6_n_0\,
      O => \doutb[4]_INST_0_i_1_n_0\
    );
\doutb[4]_INST_0_i_10\: unisim.vcomponents.MUXF8
     port map (
      I0 => \doutb[4]_INST_0_i_25_n_0\,
      I1 => \doutb[4]_INST_0_i_26_n_0\,
      O => \doutb[4]_INST_0_i_10_n_0\,
      S => sel_pipe_d1(3)
    );
\doutb[4]_INST_0_i_11\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[4]_INST_0_i_27_n_0\,
      I1 => \doutb[4]_INST_0_i_28_n_0\,
      O => \doutb[4]_INST_0_i_11_n_0\,
      S => sel_pipe_d1(2)
    );
\doutb[4]_INST_0_i_12\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[4]_INST_0_i_29_n_0\,
      I1 => \doutb[4]_INST_0_i_30_n_0\,
      O => \doutb[4]_INST_0_i_12_n_0\,
      S => sel_pipe_d1(2)
    );
\doutb[4]_INST_0_i_13\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[4]_INST_0_i_31_n_0\,
      I1 => \doutb[4]_INST_0_i_32_n_0\,
      O => \doutb[4]_INST_0_i_13_n_0\,
      S => sel_pipe_d1(2)
    );
\doutb[4]_INST_0_i_14\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[4]_INST_0_i_33_n_0\,
      I1 => \doutb[4]_INST_0_i_34_n_0\,
      O => \doutb[4]_INST_0_i_14_n_0\,
      S => sel_pipe_d1(2)
    );
\doutb[4]_INST_0_i_15\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[4]_INST_0_i_35_n_0\,
      I1 => \doutb[4]_INST_0_i_36_n_0\,
      O => \doutb[4]_INST_0_i_15_n_0\,
      S => sel_pipe_d1(2)
    );
\doutb[4]_INST_0_i_16\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[4]_INST_0_i_37_n_0\,
      I1 => \doutb[4]_INST_0_i_38_n_0\,
      O => \doutb[4]_INST_0_i_16_n_0\,
      S => sel_pipe_d1(2)
    );
\doutb[4]_INST_0_i_17\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[4]_INST_0_i_39_n_0\,
      I1 => \doutb[4]_INST_0_i_40_n_0\,
      O => \doutb[4]_INST_0_i_17_n_0\,
      S => sel_pipe_d1(2)
    );
\doutb[4]_INST_0_i_18\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[4]_INST_0_i_41_n_0\,
      I1 => \doutb[4]_INST_0_i_42_n_0\,
      O => \doutb[4]_INST_0_i_18_n_0\,
      S => sel_pipe_d1(2)
    );
\doutb[4]_INST_0_i_19\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[4]_INST_0_i_43_n_0\,
      I1 => \doutb[4]_INST_0_i_44_n_0\,
      O => \doutb[4]_INST_0_i_19_n_0\,
      S => sel_pipe_d1(2)
    );
\doutb[4]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[4]_INST_0_i_7_n_0\,
      I1 => \doutb[4]_INST_0_i_8_n_0\,
      I2 => sel_pipe_d1(5),
      I3 => \doutb[4]_INST_0_i_9_n_0\,
      I4 => sel_pipe_d1(4),
      I5 => \doutb[4]_INST_0_i_10_n_0\,
      O => \doutb[4]_INST_0_i_2_n_0\
    );
\doutb[4]_INST_0_i_20\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[4]_INST_0_i_45_n_0\,
      I1 => \doutb[4]_INST_0_i_46_n_0\,
      O => \doutb[4]_INST_0_i_20_n_0\,
      S => sel_pipe_d1(2)
    );
\doutb[4]_INST_0_i_21\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[4]_INST_0_i_47_n_0\,
      I1 => \doutb[4]_INST_0_i_48_n_0\,
      O => \doutb[4]_INST_0_i_21_n_0\,
      S => sel_pipe_d1(2)
    );
\doutb[4]_INST_0_i_22\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[4]_INST_0_i_49_n_0\,
      I1 => \doutb[4]_INST_0_i_50_n_0\,
      O => \doutb[4]_INST_0_i_22_n_0\,
      S => sel_pipe_d1(2)
    );
\doutb[4]_INST_0_i_23\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[4]_INST_0_i_51_n_0\,
      I1 => \doutb[4]_INST_0_i_52_n_0\,
      O => \doutb[4]_INST_0_i_23_n_0\,
      S => sel_pipe_d1(2)
    );
\doutb[4]_INST_0_i_24\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[4]_INST_0_i_53_n_0\,
      I1 => \doutb[4]_INST_0_i_54_n_0\,
      O => \doutb[4]_INST_0_i_24_n_0\,
      S => sel_pipe_d1(2)
    );
\doutb[4]_INST_0_i_25\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[4]_INST_0_i_55_n_0\,
      I1 => \doutb[4]_INST_0_i_56_n_0\,
      O => \doutb[4]_INST_0_i_25_n_0\,
      S => sel_pipe_d1(2)
    );
\doutb[4]_INST_0_i_26\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[4]_INST_0_i_57_n_0\,
      I1 => \doutb[4]_INST_0_i_58_n_0\,
      O => \doutb[4]_INST_0_i_26_n_0\,
      S => sel_pipe_d1(2)
    );
\doutb[4]_INST_0_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => doutb_array(463),
      I1 => doutb_array(454),
      I2 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]_rep_n_0\,
      I3 => doutb_array(445),
      I4 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]_rep_n_0\,
      I5 => doutb_array(436),
      O => \doutb[4]_INST_0_i_27_n_0\
    );
\doutb[4]_INST_0_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => doutb_array(499),
      I1 => doutb_array(490),
      I2 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]_rep_n_0\,
      I3 => doutb_array(481),
      I4 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]_rep_n_0\,
      I5 => doutb_array(472),
      O => \doutb[4]_INST_0_i_28_n_0\
    );
\doutb[4]_INST_0_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => doutb_array(535),
      I1 => doutb_array(526),
      I2 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]_rep_n_0\,
      I3 => doutb_array(517),
      I4 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]_rep_n_0\,
      I5 => doutb_array(508),
      O => \doutb[4]_INST_0_i_29_n_0\
    );
\doutb[4]_INST_0_i_3\: unisim.vcomponents.MUXF8
     port map (
      I0 => \doutb[4]_INST_0_i_11_n_0\,
      I1 => \doutb[4]_INST_0_i_12_n_0\,
      O => \doutb[4]_INST_0_i_3_n_0\,
      S => sel_pipe_d1(3)
    );
\doutb[4]_INST_0_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => doutb_array(571),
      I1 => doutb_array(562),
      I2 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]_rep_n_0\,
      I3 => doutb_array(553),
      I4 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]_rep_n_0\,
      I5 => doutb_array(544),
      O => \doutb[4]_INST_0_i_30_n_0\
    );
\doutb[4]_INST_0_i_31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => doutb_array(319),
      I1 => doutb_array(310),
      I2 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]_rep_n_0\,
      I3 => doutb_array(301),
      I4 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]_rep_n_0\,
      I5 => doutb_array(292),
      O => \doutb[4]_INST_0_i_31_n_0\
    );
\doutb[4]_INST_0_i_32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => doutb_array(355),
      I1 => doutb_array(346),
      I2 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]_rep_n_0\,
      I3 => doutb_array(337),
      I4 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]_rep_n_0\,
      I5 => doutb_array(328),
      O => \doutb[4]_INST_0_i_32_n_0\
    );
\doutb[4]_INST_0_i_33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => doutb_array(391),
      I1 => doutb_array(382),
      I2 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]_rep_n_0\,
      I3 => doutb_array(373),
      I4 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]_rep_n_0\,
      I5 => doutb_array(364),
      O => \doutb[4]_INST_0_i_33_n_0\
    );
\doutb[4]_INST_0_i_34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => doutb_array(427),
      I1 => doutb_array(418),
      I2 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]_rep_n_0\,
      I3 => doutb_array(409),
      I4 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]_rep_n_0\,
      I5 => doutb_array(400),
      O => \doutb[4]_INST_0_i_34_n_0\
    );
\doutb[4]_INST_0_i_35\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => doutb_array(175),
      I1 => doutb_array(166),
      I2 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]_rep_n_0\,
      I3 => doutb_array(157),
      I4 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]_rep_n_0\,
      I5 => doutb_array(148),
      O => \doutb[4]_INST_0_i_35_n_0\
    );
\doutb[4]_INST_0_i_36\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => doutb_array(211),
      I1 => doutb_array(202),
      I2 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]_rep_n_0\,
      I3 => doutb_array(193),
      I4 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]_rep_n_0\,
      I5 => doutb_array(184),
      O => \doutb[4]_INST_0_i_36_n_0\
    );
\doutb[4]_INST_0_i_37\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => doutb_array(247),
      I1 => doutb_array(238),
      I2 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]_rep_n_0\,
      I3 => doutb_array(229),
      I4 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]_rep_n_0\,
      I5 => doutb_array(220),
      O => \doutb[4]_INST_0_i_37_n_0\
    );
\doutb[4]_INST_0_i_38\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => doutb_array(283),
      I1 => doutb_array(274),
      I2 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]_rep_n_0\,
      I3 => doutb_array(265),
      I4 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]_rep_n_0\,
      I5 => doutb_array(256),
      O => \doutb[4]_INST_0_i_38_n_0\
    );
\doutb[4]_INST_0_i_39\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => doutb_array(31),
      I1 => doutb_array(22),
      I2 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]_rep_n_0\,
      I3 => doutb_array(13),
      I4 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]_rep_n_0\,
      I5 => doutb_array(4),
      O => \doutb[4]_INST_0_i_39_n_0\
    );
\doutb[4]_INST_0_i_4\: unisim.vcomponents.MUXF8
     port map (
      I0 => \doutb[4]_INST_0_i_13_n_0\,
      I1 => \doutb[4]_INST_0_i_14_n_0\,
      O => \doutb[4]_INST_0_i_4_n_0\,
      S => sel_pipe_d1(3)
    );
\doutb[4]_INST_0_i_40\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => doutb_array(67),
      I1 => doutb_array(58),
      I2 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]_rep_n_0\,
      I3 => doutb_array(49),
      I4 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]_rep_n_0\,
      I5 => doutb_array(40),
      O => \doutb[4]_INST_0_i_40_n_0\
    );
\doutb[4]_INST_0_i_41\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => doutb_array(103),
      I1 => doutb_array(94),
      I2 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]_rep_n_0\,
      I3 => doutb_array(85),
      I4 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]_rep_n_0\,
      I5 => doutb_array(76),
      O => \doutb[4]_INST_0_i_41_n_0\
    );
\doutb[4]_INST_0_i_42\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => doutb_array(139),
      I1 => doutb_array(130),
      I2 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]_rep_n_0\,
      I3 => doutb_array(121),
      I4 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]_rep_n_0\,
      I5 => doutb_array(112),
      O => \doutb[4]_INST_0_i_42_n_0\
    );
\doutb[4]_INST_0_i_43\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => doutb_array(1039),
      I1 => doutb_array(1030),
      I2 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]_rep_n_0\,
      I3 => doutb_array(1021),
      I4 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]_rep_n_0\,
      I5 => doutb_array(1012),
      O => \doutb[4]_INST_0_i_43_n_0\
    );
\doutb[4]_INST_0_i_44\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => doutb_array(1075),
      I1 => doutb_array(1066),
      I2 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]_rep_n_0\,
      I3 => doutb_array(1057),
      I4 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]_rep_n_0\,
      I5 => doutb_array(1048),
      O => \doutb[4]_INST_0_i_44_n_0\
    );
\doutb[4]_INST_0_i_45\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => doutb_array(1111),
      I1 => doutb_array(1102),
      I2 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]_rep_n_0\,
      I3 => doutb_array(1093),
      I4 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]_rep_n_0\,
      I5 => doutb_array(1084),
      O => \doutb[4]_INST_0_i_45_n_0\
    );
\doutb[4]_INST_0_i_46\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => doutb_array(1147),
      I1 => doutb_array(1138),
      I2 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]_rep_n_0\,
      I3 => doutb_array(1129),
      I4 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]_rep_n_0\,
      I5 => doutb_array(1120),
      O => \doutb[4]_INST_0_i_46_n_0\
    );
\doutb[4]_INST_0_i_47\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => doutb_array(895),
      I1 => doutb_array(886),
      I2 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]_rep_n_0\,
      I3 => doutb_array(877),
      I4 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]_rep_n_0\,
      I5 => doutb_array(868),
      O => \doutb[4]_INST_0_i_47_n_0\
    );
\doutb[4]_INST_0_i_48\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => doutb_array(931),
      I1 => doutb_array(922),
      I2 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]_rep_n_0\,
      I3 => doutb_array(913),
      I4 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]_rep_n_0\,
      I5 => doutb_array(904),
      O => \doutb[4]_INST_0_i_48_n_0\
    );
\doutb[4]_INST_0_i_49\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => doutb_array(967),
      I1 => doutb_array(958),
      I2 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]_rep_n_0\,
      I3 => doutb_array(949),
      I4 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]_rep_n_0\,
      I5 => doutb_array(940),
      O => \doutb[4]_INST_0_i_49_n_0\
    );
\doutb[4]_INST_0_i_5\: unisim.vcomponents.MUXF8
     port map (
      I0 => \doutb[4]_INST_0_i_15_n_0\,
      I1 => \doutb[4]_INST_0_i_16_n_0\,
      O => \doutb[4]_INST_0_i_5_n_0\,
      S => sel_pipe_d1(3)
    );
\doutb[4]_INST_0_i_50\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => doutb_array(1003),
      I1 => doutb_array(994),
      I2 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]_rep_n_0\,
      I3 => doutb_array(985),
      I4 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]_rep_n_0\,
      I5 => doutb_array(976),
      O => \doutb[4]_INST_0_i_50_n_0\
    );
\doutb[4]_INST_0_i_51\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => doutb_array(751),
      I1 => doutb_array(742),
      I2 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]_rep_n_0\,
      I3 => doutb_array(733),
      I4 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]_rep_n_0\,
      I5 => doutb_array(724),
      O => \doutb[4]_INST_0_i_51_n_0\
    );
\doutb[4]_INST_0_i_52\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => doutb_array(787),
      I1 => doutb_array(778),
      I2 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]_rep_n_0\,
      I3 => doutb_array(769),
      I4 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]_rep_n_0\,
      I5 => doutb_array(760),
      O => \doutb[4]_INST_0_i_52_n_0\
    );
\doutb[4]_INST_0_i_53\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => doutb_array(823),
      I1 => doutb_array(814),
      I2 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]_rep_n_0\,
      I3 => doutb_array(805),
      I4 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]_rep_n_0\,
      I5 => doutb_array(796),
      O => \doutb[4]_INST_0_i_53_n_0\
    );
\doutb[4]_INST_0_i_54\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => doutb_array(859),
      I1 => doutb_array(850),
      I2 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]_rep_n_0\,
      I3 => doutb_array(841),
      I4 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]_rep_n_0\,
      I5 => doutb_array(832),
      O => \doutb[4]_INST_0_i_54_n_0\
    );
\doutb[4]_INST_0_i_55\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => doutb_array(607),
      I1 => doutb_array(598),
      I2 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]_rep_n_0\,
      I3 => doutb_array(589),
      I4 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]_rep_n_0\,
      I5 => doutb_array(580),
      O => \doutb[4]_INST_0_i_55_n_0\
    );
\doutb[4]_INST_0_i_56\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => doutb_array(643),
      I1 => doutb_array(634),
      I2 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]_rep_n_0\,
      I3 => doutb_array(625),
      I4 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]_rep_n_0\,
      I5 => doutb_array(616),
      O => \doutb[4]_INST_0_i_56_n_0\
    );
\doutb[4]_INST_0_i_57\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => doutb_array(679),
      I1 => doutb_array(670),
      I2 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]_rep_n_0\,
      I3 => doutb_array(661),
      I4 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]_rep_n_0\,
      I5 => doutb_array(652),
      O => \doutb[4]_INST_0_i_57_n_0\
    );
\doutb[4]_INST_0_i_58\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => doutb_array(715),
      I1 => doutb_array(706),
      I2 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]_rep_n_0\,
      I3 => doutb_array(697),
      I4 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]_rep_n_0\,
      I5 => doutb_array(688),
      O => \doutb[4]_INST_0_i_58_n_0\
    );
\doutb[4]_INST_0_i_6\: unisim.vcomponents.MUXF8
     port map (
      I0 => \doutb[4]_INST_0_i_17_n_0\,
      I1 => \doutb[4]_INST_0_i_18_n_0\,
      O => \doutb[4]_INST_0_i_6_n_0\,
      S => sel_pipe_d1(3)
    );
\doutb[4]_INST_0_i_7\: unisim.vcomponents.MUXF8
     port map (
      I0 => \doutb[4]_INST_0_i_19_n_0\,
      I1 => \doutb[4]_INST_0_i_20_n_0\,
      O => \doutb[4]_INST_0_i_7_n_0\,
      S => sel_pipe_d1(3)
    );
\doutb[4]_INST_0_i_8\: unisim.vcomponents.MUXF8
     port map (
      I0 => \doutb[4]_INST_0_i_21_n_0\,
      I1 => \doutb[4]_INST_0_i_22_n_0\,
      O => \doutb[4]_INST_0_i_8_n_0\,
      S => sel_pipe_d1(3)
    );
\doutb[4]_INST_0_i_9\: unisim.vcomponents.MUXF8
     port map (
      I0 => \doutb[4]_INST_0_i_23_n_0\,
      I1 => \doutb[4]_INST_0_i_24_n_0\,
      O => \doutb[4]_INST_0_i_9_n_0\,
      S => sel_pipe_d1(3)
    );
\doutb[5]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[5]_INST_0_i_1_n_0\,
      I1 => \doutb[5]_INST_0_i_2_n_0\,
      O => doutb(5),
      S => sel_pipe_d1(6)
    );
\doutb[5]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[5]_INST_0_i_3_n_0\,
      I1 => \doutb[5]_INST_0_i_4_n_0\,
      I2 => sel_pipe_d1(5),
      I3 => \doutb[5]_INST_0_i_5_n_0\,
      I4 => sel_pipe_d1(4),
      I5 => \doutb[5]_INST_0_i_6_n_0\,
      O => \doutb[5]_INST_0_i_1_n_0\
    );
\doutb[5]_INST_0_i_10\: unisim.vcomponents.MUXF8
     port map (
      I0 => \doutb[5]_INST_0_i_25_n_0\,
      I1 => \doutb[5]_INST_0_i_26_n_0\,
      O => \doutb[5]_INST_0_i_10_n_0\,
      S => sel_pipe_d1(3)
    );
\doutb[5]_INST_0_i_11\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[5]_INST_0_i_27_n_0\,
      I1 => \doutb[5]_INST_0_i_28_n_0\,
      O => \doutb[5]_INST_0_i_11_n_0\,
      S => sel_pipe_d1(2)
    );
\doutb[5]_INST_0_i_12\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[5]_INST_0_i_29_n_0\,
      I1 => \doutb[5]_INST_0_i_30_n_0\,
      O => \doutb[5]_INST_0_i_12_n_0\,
      S => sel_pipe_d1(2)
    );
\doutb[5]_INST_0_i_13\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[5]_INST_0_i_31_n_0\,
      I1 => \doutb[5]_INST_0_i_32_n_0\,
      O => \doutb[5]_INST_0_i_13_n_0\,
      S => sel_pipe_d1(2)
    );
\doutb[5]_INST_0_i_14\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[5]_INST_0_i_33_n_0\,
      I1 => \doutb[5]_INST_0_i_34_n_0\,
      O => \doutb[5]_INST_0_i_14_n_0\,
      S => sel_pipe_d1(2)
    );
\doutb[5]_INST_0_i_15\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[5]_INST_0_i_35_n_0\,
      I1 => \doutb[5]_INST_0_i_36_n_0\,
      O => \doutb[5]_INST_0_i_15_n_0\,
      S => sel_pipe_d1(2)
    );
\doutb[5]_INST_0_i_16\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[5]_INST_0_i_37_n_0\,
      I1 => \doutb[5]_INST_0_i_38_n_0\,
      O => \doutb[5]_INST_0_i_16_n_0\,
      S => sel_pipe_d1(2)
    );
\doutb[5]_INST_0_i_17\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[5]_INST_0_i_39_n_0\,
      I1 => \doutb[5]_INST_0_i_40_n_0\,
      O => \doutb[5]_INST_0_i_17_n_0\,
      S => sel_pipe_d1(2)
    );
\doutb[5]_INST_0_i_18\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[5]_INST_0_i_41_n_0\,
      I1 => \doutb[5]_INST_0_i_42_n_0\,
      O => \doutb[5]_INST_0_i_18_n_0\,
      S => sel_pipe_d1(2)
    );
\doutb[5]_INST_0_i_19\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[5]_INST_0_i_43_n_0\,
      I1 => \doutb[5]_INST_0_i_44_n_0\,
      O => \doutb[5]_INST_0_i_19_n_0\,
      S => sel_pipe_d1(2)
    );
\doutb[5]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[5]_INST_0_i_7_n_0\,
      I1 => \doutb[5]_INST_0_i_8_n_0\,
      I2 => sel_pipe_d1(5),
      I3 => \doutb[5]_INST_0_i_9_n_0\,
      I4 => sel_pipe_d1(4),
      I5 => \doutb[5]_INST_0_i_10_n_0\,
      O => \doutb[5]_INST_0_i_2_n_0\
    );
\doutb[5]_INST_0_i_20\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[5]_INST_0_i_45_n_0\,
      I1 => \doutb[5]_INST_0_i_46_n_0\,
      O => \doutb[5]_INST_0_i_20_n_0\,
      S => sel_pipe_d1(2)
    );
\doutb[5]_INST_0_i_21\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[5]_INST_0_i_47_n_0\,
      I1 => \doutb[5]_INST_0_i_48_n_0\,
      O => \doutb[5]_INST_0_i_21_n_0\,
      S => sel_pipe_d1(2)
    );
\doutb[5]_INST_0_i_22\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[5]_INST_0_i_49_n_0\,
      I1 => \doutb[5]_INST_0_i_50_n_0\,
      O => \doutb[5]_INST_0_i_22_n_0\,
      S => sel_pipe_d1(2)
    );
\doutb[5]_INST_0_i_23\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[5]_INST_0_i_51_n_0\,
      I1 => \doutb[5]_INST_0_i_52_n_0\,
      O => \doutb[5]_INST_0_i_23_n_0\,
      S => sel_pipe_d1(2)
    );
\doutb[5]_INST_0_i_24\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[5]_INST_0_i_53_n_0\,
      I1 => \doutb[5]_INST_0_i_54_n_0\,
      O => \doutb[5]_INST_0_i_24_n_0\,
      S => sel_pipe_d1(2)
    );
\doutb[5]_INST_0_i_25\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[5]_INST_0_i_55_n_0\,
      I1 => \doutb[5]_INST_0_i_56_n_0\,
      O => \doutb[5]_INST_0_i_25_n_0\,
      S => sel_pipe_d1(2)
    );
\doutb[5]_INST_0_i_26\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[5]_INST_0_i_57_n_0\,
      I1 => \doutb[5]_INST_0_i_58_n_0\,
      O => \doutb[5]_INST_0_i_26_n_0\,
      S => sel_pipe_d1(2)
    );
\doutb[5]_INST_0_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => doutb_array(464),
      I1 => doutb_array(455),
      I2 => sel_pipe_d1(1),
      I3 => doutb_array(446),
      I4 => sel_pipe_d1(0),
      I5 => doutb_array(437),
      O => \doutb[5]_INST_0_i_27_n_0\
    );
\doutb[5]_INST_0_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => doutb_array(500),
      I1 => doutb_array(491),
      I2 => sel_pipe_d1(1),
      I3 => doutb_array(482),
      I4 => sel_pipe_d1(0),
      I5 => doutb_array(473),
      O => \doutb[5]_INST_0_i_28_n_0\
    );
\doutb[5]_INST_0_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => doutb_array(536),
      I1 => doutb_array(527),
      I2 => sel_pipe_d1(1),
      I3 => doutb_array(518),
      I4 => sel_pipe_d1(0),
      I5 => doutb_array(509),
      O => \doutb[5]_INST_0_i_29_n_0\
    );
\doutb[5]_INST_0_i_3\: unisim.vcomponents.MUXF8
     port map (
      I0 => \doutb[5]_INST_0_i_11_n_0\,
      I1 => \doutb[5]_INST_0_i_12_n_0\,
      O => \doutb[5]_INST_0_i_3_n_0\,
      S => sel_pipe_d1(3)
    );
\doutb[5]_INST_0_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => doutb_array(572),
      I1 => doutb_array(563),
      I2 => sel_pipe_d1(1),
      I3 => doutb_array(554),
      I4 => sel_pipe_d1(0),
      I5 => doutb_array(545),
      O => \doutb[5]_INST_0_i_30_n_0\
    );
\doutb[5]_INST_0_i_31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => doutb_array(320),
      I1 => doutb_array(311),
      I2 => sel_pipe_d1(1),
      I3 => doutb_array(302),
      I4 => sel_pipe_d1(0),
      I5 => doutb_array(293),
      O => \doutb[5]_INST_0_i_31_n_0\
    );
\doutb[5]_INST_0_i_32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => doutb_array(356),
      I1 => doutb_array(347),
      I2 => sel_pipe_d1(1),
      I3 => doutb_array(338),
      I4 => sel_pipe_d1(0),
      I5 => doutb_array(329),
      O => \doutb[5]_INST_0_i_32_n_0\
    );
\doutb[5]_INST_0_i_33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => doutb_array(392),
      I1 => doutb_array(383),
      I2 => sel_pipe_d1(1),
      I3 => doutb_array(374),
      I4 => sel_pipe_d1(0),
      I5 => doutb_array(365),
      O => \doutb[5]_INST_0_i_33_n_0\
    );
\doutb[5]_INST_0_i_34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => doutb_array(428),
      I1 => doutb_array(419),
      I2 => sel_pipe_d1(1),
      I3 => doutb_array(410),
      I4 => sel_pipe_d1(0),
      I5 => doutb_array(401),
      O => \doutb[5]_INST_0_i_34_n_0\
    );
\doutb[5]_INST_0_i_35\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => doutb_array(176),
      I1 => doutb_array(167),
      I2 => sel_pipe_d1(1),
      I3 => doutb_array(158),
      I4 => sel_pipe_d1(0),
      I5 => doutb_array(149),
      O => \doutb[5]_INST_0_i_35_n_0\
    );
\doutb[5]_INST_0_i_36\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => doutb_array(212),
      I1 => doutb_array(203),
      I2 => sel_pipe_d1(1),
      I3 => doutb_array(194),
      I4 => sel_pipe_d1(0),
      I5 => doutb_array(185),
      O => \doutb[5]_INST_0_i_36_n_0\
    );
\doutb[5]_INST_0_i_37\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => doutb_array(248),
      I1 => doutb_array(239),
      I2 => sel_pipe_d1(1),
      I3 => doutb_array(230),
      I4 => sel_pipe_d1(0),
      I5 => doutb_array(221),
      O => \doutb[5]_INST_0_i_37_n_0\
    );
\doutb[5]_INST_0_i_38\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => doutb_array(284),
      I1 => doutb_array(275),
      I2 => sel_pipe_d1(1),
      I3 => doutb_array(266),
      I4 => sel_pipe_d1(0),
      I5 => doutb_array(257),
      O => \doutb[5]_INST_0_i_38_n_0\
    );
\doutb[5]_INST_0_i_39\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => doutb_array(32),
      I1 => doutb_array(23),
      I2 => sel_pipe_d1(1),
      I3 => doutb_array(14),
      I4 => sel_pipe_d1(0),
      I5 => doutb_array(5),
      O => \doutb[5]_INST_0_i_39_n_0\
    );
\doutb[5]_INST_0_i_4\: unisim.vcomponents.MUXF8
     port map (
      I0 => \doutb[5]_INST_0_i_13_n_0\,
      I1 => \doutb[5]_INST_0_i_14_n_0\,
      O => \doutb[5]_INST_0_i_4_n_0\,
      S => sel_pipe_d1(3)
    );
\doutb[5]_INST_0_i_40\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => doutb_array(68),
      I1 => doutb_array(59),
      I2 => sel_pipe_d1(1),
      I3 => doutb_array(50),
      I4 => sel_pipe_d1(0),
      I5 => doutb_array(41),
      O => \doutb[5]_INST_0_i_40_n_0\
    );
\doutb[5]_INST_0_i_41\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => doutb_array(104),
      I1 => doutb_array(95),
      I2 => sel_pipe_d1(1),
      I3 => doutb_array(86),
      I4 => sel_pipe_d1(0),
      I5 => doutb_array(77),
      O => \doutb[5]_INST_0_i_41_n_0\
    );
\doutb[5]_INST_0_i_42\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => doutb_array(140),
      I1 => doutb_array(131),
      I2 => sel_pipe_d1(1),
      I3 => doutb_array(122),
      I4 => sel_pipe_d1(0),
      I5 => doutb_array(113),
      O => \doutb[5]_INST_0_i_42_n_0\
    );
\doutb[5]_INST_0_i_43\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => doutb_array(1040),
      I1 => doutb_array(1031),
      I2 => sel_pipe_d1(1),
      I3 => doutb_array(1022),
      I4 => sel_pipe_d1(0),
      I5 => doutb_array(1013),
      O => \doutb[5]_INST_0_i_43_n_0\
    );
\doutb[5]_INST_0_i_44\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => doutb_array(1076),
      I1 => doutb_array(1067),
      I2 => sel_pipe_d1(1),
      I3 => doutb_array(1058),
      I4 => sel_pipe_d1(0),
      I5 => doutb_array(1049),
      O => \doutb[5]_INST_0_i_44_n_0\
    );
\doutb[5]_INST_0_i_45\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => doutb_array(1112),
      I1 => doutb_array(1103),
      I2 => sel_pipe_d1(1),
      I3 => doutb_array(1094),
      I4 => sel_pipe_d1(0),
      I5 => doutb_array(1085),
      O => \doutb[5]_INST_0_i_45_n_0\
    );
\doutb[5]_INST_0_i_46\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => doutb_array(1148),
      I1 => doutb_array(1139),
      I2 => sel_pipe_d1(1),
      I3 => doutb_array(1130),
      I4 => sel_pipe_d1(0),
      I5 => doutb_array(1121),
      O => \doutb[5]_INST_0_i_46_n_0\
    );
\doutb[5]_INST_0_i_47\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => doutb_array(896),
      I1 => doutb_array(887),
      I2 => sel_pipe_d1(1),
      I3 => doutb_array(878),
      I4 => sel_pipe_d1(0),
      I5 => doutb_array(869),
      O => \doutb[5]_INST_0_i_47_n_0\
    );
\doutb[5]_INST_0_i_48\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => doutb_array(932),
      I1 => doutb_array(923),
      I2 => sel_pipe_d1(1),
      I3 => doutb_array(914),
      I4 => sel_pipe_d1(0),
      I5 => doutb_array(905),
      O => \doutb[5]_INST_0_i_48_n_0\
    );
\doutb[5]_INST_0_i_49\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => doutb_array(968),
      I1 => doutb_array(959),
      I2 => sel_pipe_d1(1),
      I3 => doutb_array(950),
      I4 => sel_pipe_d1(0),
      I5 => doutb_array(941),
      O => \doutb[5]_INST_0_i_49_n_0\
    );
\doutb[5]_INST_0_i_5\: unisim.vcomponents.MUXF8
     port map (
      I0 => \doutb[5]_INST_0_i_15_n_0\,
      I1 => \doutb[5]_INST_0_i_16_n_0\,
      O => \doutb[5]_INST_0_i_5_n_0\,
      S => sel_pipe_d1(3)
    );
\doutb[5]_INST_0_i_50\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => doutb_array(1004),
      I1 => doutb_array(995),
      I2 => sel_pipe_d1(1),
      I3 => doutb_array(986),
      I4 => sel_pipe_d1(0),
      I5 => doutb_array(977),
      O => \doutb[5]_INST_0_i_50_n_0\
    );
\doutb[5]_INST_0_i_51\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => doutb_array(752),
      I1 => doutb_array(743),
      I2 => sel_pipe_d1(1),
      I3 => doutb_array(734),
      I4 => sel_pipe_d1(0),
      I5 => doutb_array(725),
      O => \doutb[5]_INST_0_i_51_n_0\
    );
\doutb[5]_INST_0_i_52\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => doutb_array(788),
      I1 => doutb_array(779),
      I2 => sel_pipe_d1(1),
      I3 => doutb_array(770),
      I4 => sel_pipe_d1(0),
      I5 => doutb_array(761),
      O => \doutb[5]_INST_0_i_52_n_0\
    );
\doutb[5]_INST_0_i_53\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => doutb_array(824),
      I1 => doutb_array(815),
      I2 => sel_pipe_d1(1),
      I3 => doutb_array(806),
      I4 => sel_pipe_d1(0),
      I5 => doutb_array(797),
      O => \doutb[5]_INST_0_i_53_n_0\
    );
\doutb[5]_INST_0_i_54\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => doutb_array(860),
      I1 => doutb_array(851),
      I2 => sel_pipe_d1(1),
      I3 => doutb_array(842),
      I4 => sel_pipe_d1(0),
      I5 => doutb_array(833),
      O => \doutb[5]_INST_0_i_54_n_0\
    );
\doutb[5]_INST_0_i_55\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => doutb_array(608),
      I1 => doutb_array(599),
      I2 => sel_pipe_d1(1),
      I3 => doutb_array(590),
      I4 => sel_pipe_d1(0),
      I5 => doutb_array(581),
      O => \doutb[5]_INST_0_i_55_n_0\
    );
\doutb[5]_INST_0_i_56\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => doutb_array(644),
      I1 => doutb_array(635),
      I2 => sel_pipe_d1(1),
      I3 => doutb_array(626),
      I4 => sel_pipe_d1(0),
      I5 => doutb_array(617),
      O => \doutb[5]_INST_0_i_56_n_0\
    );
\doutb[5]_INST_0_i_57\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => doutb_array(680),
      I1 => doutb_array(671),
      I2 => sel_pipe_d1(1),
      I3 => doutb_array(662),
      I4 => sel_pipe_d1(0),
      I5 => doutb_array(653),
      O => \doutb[5]_INST_0_i_57_n_0\
    );
\doutb[5]_INST_0_i_58\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => doutb_array(716),
      I1 => doutb_array(707),
      I2 => sel_pipe_d1(1),
      I3 => doutb_array(698),
      I4 => sel_pipe_d1(0),
      I5 => doutb_array(689),
      O => \doutb[5]_INST_0_i_58_n_0\
    );
\doutb[5]_INST_0_i_6\: unisim.vcomponents.MUXF8
     port map (
      I0 => \doutb[5]_INST_0_i_17_n_0\,
      I1 => \doutb[5]_INST_0_i_18_n_0\,
      O => \doutb[5]_INST_0_i_6_n_0\,
      S => sel_pipe_d1(3)
    );
\doutb[5]_INST_0_i_7\: unisim.vcomponents.MUXF8
     port map (
      I0 => \doutb[5]_INST_0_i_19_n_0\,
      I1 => \doutb[5]_INST_0_i_20_n_0\,
      O => \doutb[5]_INST_0_i_7_n_0\,
      S => sel_pipe_d1(3)
    );
\doutb[5]_INST_0_i_8\: unisim.vcomponents.MUXF8
     port map (
      I0 => \doutb[5]_INST_0_i_21_n_0\,
      I1 => \doutb[5]_INST_0_i_22_n_0\,
      O => \doutb[5]_INST_0_i_8_n_0\,
      S => sel_pipe_d1(3)
    );
\doutb[5]_INST_0_i_9\: unisim.vcomponents.MUXF8
     port map (
      I0 => \doutb[5]_INST_0_i_23_n_0\,
      I1 => \doutb[5]_INST_0_i_24_n_0\,
      O => \doutb[5]_INST_0_i_9_n_0\,
      S => sel_pipe_d1(3)
    );
\doutb[6]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[6]_INST_0_i_1_n_0\,
      I1 => \doutb[6]_INST_0_i_2_n_0\,
      O => doutb(6),
      S => sel_pipe_d1(6)
    );
\doutb[6]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[6]_INST_0_i_3_n_0\,
      I1 => \doutb[6]_INST_0_i_4_n_0\,
      I2 => sel_pipe_d1(5),
      I3 => \doutb[6]_INST_0_i_5_n_0\,
      I4 => sel_pipe_d1(4),
      I5 => \doutb[6]_INST_0_i_6_n_0\,
      O => \doutb[6]_INST_0_i_1_n_0\
    );
\doutb[6]_INST_0_i_10\: unisim.vcomponents.MUXF8
     port map (
      I0 => \doutb[6]_INST_0_i_25_n_0\,
      I1 => \doutb[6]_INST_0_i_26_n_0\,
      O => \doutb[6]_INST_0_i_10_n_0\,
      S => sel_pipe_d1(3)
    );
\doutb[6]_INST_0_i_11\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[6]_INST_0_i_27_n_0\,
      I1 => \doutb[6]_INST_0_i_28_n_0\,
      O => \doutb[6]_INST_0_i_11_n_0\,
      S => sel_pipe_d1(2)
    );
\doutb[6]_INST_0_i_12\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[6]_INST_0_i_29_n_0\,
      I1 => \doutb[6]_INST_0_i_30_n_0\,
      O => \doutb[6]_INST_0_i_12_n_0\,
      S => sel_pipe_d1(2)
    );
\doutb[6]_INST_0_i_13\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[6]_INST_0_i_31_n_0\,
      I1 => \doutb[6]_INST_0_i_32_n_0\,
      O => \doutb[6]_INST_0_i_13_n_0\,
      S => sel_pipe_d1(2)
    );
\doutb[6]_INST_0_i_14\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[6]_INST_0_i_33_n_0\,
      I1 => \doutb[6]_INST_0_i_34_n_0\,
      O => \doutb[6]_INST_0_i_14_n_0\,
      S => sel_pipe_d1(2)
    );
\doutb[6]_INST_0_i_15\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[6]_INST_0_i_35_n_0\,
      I1 => \doutb[6]_INST_0_i_36_n_0\,
      O => \doutb[6]_INST_0_i_15_n_0\,
      S => sel_pipe_d1(2)
    );
\doutb[6]_INST_0_i_16\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[6]_INST_0_i_37_n_0\,
      I1 => \doutb[6]_INST_0_i_38_n_0\,
      O => \doutb[6]_INST_0_i_16_n_0\,
      S => sel_pipe_d1(2)
    );
\doutb[6]_INST_0_i_17\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[6]_INST_0_i_39_n_0\,
      I1 => \doutb[6]_INST_0_i_40_n_0\,
      O => \doutb[6]_INST_0_i_17_n_0\,
      S => sel_pipe_d1(2)
    );
\doutb[6]_INST_0_i_18\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[6]_INST_0_i_41_n_0\,
      I1 => \doutb[6]_INST_0_i_42_n_0\,
      O => \doutb[6]_INST_0_i_18_n_0\,
      S => sel_pipe_d1(2)
    );
\doutb[6]_INST_0_i_19\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[6]_INST_0_i_43_n_0\,
      I1 => \doutb[6]_INST_0_i_44_n_0\,
      O => \doutb[6]_INST_0_i_19_n_0\,
      S => sel_pipe_d1(2)
    );
\doutb[6]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[6]_INST_0_i_7_n_0\,
      I1 => \doutb[6]_INST_0_i_8_n_0\,
      I2 => sel_pipe_d1(5),
      I3 => \doutb[6]_INST_0_i_9_n_0\,
      I4 => sel_pipe_d1(4),
      I5 => \doutb[6]_INST_0_i_10_n_0\,
      O => \doutb[6]_INST_0_i_2_n_0\
    );
\doutb[6]_INST_0_i_20\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[6]_INST_0_i_45_n_0\,
      I1 => \doutb[6]_INST_0_i_46_n_0\,
      O => \doutb[6]_INST_0_i_20_n_0\,
      S => sel_pipe_d1(2)
    );
\doutb[6]_INST_0_i_21\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[6]_INST_0_i_47_n_0\,
      I1 => \doutb[6]_INST_0_i_48_n_0\,
      O => \doutb[6]_INST_0_i_21_n_0\,
      S => sel_pipe_d1(2)
    );
\doutb[6]_INST_0_i_22\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[6]_INST_0_i_49_n_0\,
      I1 => \doutb[6]_INST_0_i_50_n_0\,
      O => \doutb[6]_INST_0_i_22_n_0\,
      S => sel_pipe_d1(2)
    );
\doutb[6]_INST_0_i_23\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[6]_INST_0_i_51_n_0\,
      I1 => \doutb[6]_INST_0_i_52_n_0\,
      O => \doutb[6]_INST_0_i_23_n_0\,
      S => sel_pipe_d1(2)
    );
\doutb[6]_INST_0_i_24\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[6]_INST_0_i_53_n_0\,
      I1 => \doutb[6]_INST_0_i_54_n_0\,
      O => \doutb[6]_INST_0_i_24_n_0\,
      S => sel_pipe_d1(2)
    );
\doutb[6]_INST_0_i_25\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[6]_INST_0_i_55_n_0\,
      I1 => \doutb[6]_INST_0_i_56_n_0\,
      O => \doutb[6]_INST_0_i_25_n_0\,
      S => sel_pipe_d1(2)
    );
\doutb[6]_INST_0_i_26\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[6]_INST_0_i_57_n_0\,
      I1 => \doutb[6]_INST_0_i_58_n_0\,
      O => \doutb[6]_INST_0_i_26_n_0\,
      S => sel_pipe_d1(2)
    );
\doutb[6]_INST_0_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => doutb_array(465),
      I1 => doutb_array(456),
      I2 => sel_pipe_d1(1),
      I3 => doutb_array(447),
      I4 => sel_pipe_d1(0),
      I5 => doutb_array(438),
      O => \doutb[6]_INST_0_i_27_n_0\
    );
\doutb[6]_INST_0_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => doutb_array(501),
      I1 => doutb_array(492),
      I2 => sel_pipe_d1(1),
      I3 => doutb_array(483),
      I4 => sel_pipe_d1(0),
      I5 => doutb_array(474),
      O => \doutb[6]_INST_0_i_28_n_0\
    );
\doutb[6]_INST_0_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => doutb_array(537),
      I1 => doutb_array(528),
      I2 => sel_pipe_d1(1),
      I3 => doutb_array(519),
      I4 => sel_pipe_d1(0),
      I5 => doutb_array(510),
      O => \doutb[6]_INST_0_i_29_n_0\
    );
\doutb[6]_INST_0_i_3\: unisim.vcomponents.MUXF8
     port map (
      I0 => \doutb[6]_INST_0_i_11_n_0\,
      I1 => \doutb[6]_INST_0_i_12_n_0\,
      O => \doutb[6]_INST_0_i_3_n_0\,
      S => sel_pipe_d1(3)
    );
\doutb[6]_INST_0_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => doutb_array(573),
      I1 => doutb_array(564),
      I2 => sel_pipe_d1(1),
      I3 => doutb_array(555),
      I4 => sel_pipe_d1(0),
      I5 => doutb_array(546),
      O => \doutb[6]_INST_0_i_30_n_0\
    );
\doutb[6]_INST_0_i_31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => doutb_array(321),
      I1 => doutb_array(312),
      I2 => sel_pipe_d1(1),
      I3 => doutb_array(303),
      I4 => sel_pipe_d1(0),
      I5 => doutb_array(294),
      O => \doutb[6]_INST_0_i_31_n_0\
    );
\doutb[6]_INST_0_i_32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => doutb_array(357),
      I1 => doutb_array(348),
      I2 => sel_pipe_d1(1),
      I3 => doutb_array(339),
      I4 => sel_pipe_d1(0),
      I5 => doutb_array(330),
      O => \doutb[6]_INST_0_i_32_n_0\
    );
\doutb[6]_INST_0_i_33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => doutb_array(393),
      I1 => doutb_array(384),
      I2 => sel_pipe_d1(1),
      I3 => doutb_array(375),
      I4 => sel_pipe_d1(0),
      I5 => doutb_array(366),
      O => \doutb[6]_INST_0_i_33_n_0\
    );
\doutb[6]_INST_0_i_34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => doutb_array(429),
      I1 => doutb_array(420),
      I2 => sel_pipe_d1(1),
      I3 => doutb_array(411),
      I4 => sel_pipe_d1(0),
      I5 => doutb_array(402),
      O => \doutb[6]_INST_0_i_34_n_0\
    );
\doutb[6]_INST_0_i_35\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => doutb_array(177),
      I1 => doutb_array(168),
      I2 => sel_pipe_d1(1),
      I3 => doutb_array(159),
      I4 => sel_pipe_d1(0),
      I5 => doutb_array(150),
      O => \doutb[6]_INST_0_i_35_n_0\
    );
\doutb[6]_INST_0_i_36\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => doutb_array(213),
      I1 => doutb_array(204),
      I2 => sel_pipe_d1(1),
      I3 => doutb_array(195),
      I4 => sel_pipe_d1(0),
      I5 => doutb_array(186),
      O => \doutb[6]_INST_0_i_36_n_0\
    );
\doutb[6]_INST_0_i_37\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => doutb_array(249),
      I1 => doutb_array(240),
      I2 => sel_pipe_d1(1),
      I3 => doutb_array(231),
      I4 => sel_pipe_d1(0),
      I5 => doutb_array(222),
      O => \doutb[6]_INST_0_i_37_n_0\
    );
\doutb[6]_INST_0_i_38\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => doutb_array(285),
      I1 => doutb_array(276),
      I2 => sel_pipe_d1(1),
      I3 => doutb_array(267),
      I4 => sel_pipe_d1(0),
      I5 => doutb_array(258),
      O => \doutb[6]_INST_0_i_38_n_0\
    );
\doutb[6]_INST_0_i_39\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => doutb_array(33),
      I1 => doutb_array(24),
      I2 => sel_pipe_d1(1),
      I3 => doutb_array(15),
      I4 => sel_pipe_d1(0),
      I5 => doutb_array(6),
      O => \doutb[6]_INST_0_i_39_n_0\
    );
\doutb[6]_INST_0_i_4\: unisim.vcomponents.MUXF8
     port map (
      I0 => \doutb[6]_INST_0_i_13_n_0\,
      I1 => \doutb[6]_INST_0_i_14_n_0\,
      O => \doutb[6]_INST_0_i_4_n_0\,
      S => sel_pipe_d1(3)
    );
\doutb[6]_INST_0_i_40\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => doutb_array(69),
      I1 => doutb_array(60),
      I2 => sel_pipe_d1(1),
      I3 => doutb_array(51),
      I4 => sel_pipe_d1(0),
      I5 => doutb_array(42),
      O => \doutb[6]_INST_0_i_40_n_0\
    );
\doutb[6]_INST_0_i_41\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => doutb_array(105),
      I1 => doutb_array(96),
      I2 => sel_pipe_d1(1),
      I3 => doutb_array(87),
      I4 => sel_pipe_d1(0),
      I5 => doutb_array(78),
      O => \doutb[6]_INST_0_i_41_n_0\
    );
\doutb[6]_INST_0_i_42\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => doutb_array(141),
      I1 => doutb_array(132),
      I2 => sel_pipe_d1(1),
      I3 => doutb_array(123),
      I4 => sel_pipe_d1(0),
      I5 => doutb_array(114),
      O => \doutb[6]_INST_0_i_42_n_0\
    );
\doutb[6]_INST_0_i_43\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => doutb_array(1041),
      I1 => doutb_array(1032),
      I2 => sel_pipe_d1(1),
      I3 => doutb_array(1023),
      I4 => sel_pipe_d1(0),
      I5 => doutb_array(1014),
      O => \doutb[6]_INST_0_i_43_n_0\
    );
\doutb[6]_INST_0_i_44\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => doutb_array(1077),
      I1 => doutb_array(1068),
      I2 => sel_pipe_d1(1),
      I3 => doutb_array(1059),
      I4 => sel_pipe_d1(0),
      I5 => doutb_array(1050),
      O => \doutb[6]_INST_0_i_44_n_0\
    );
\doutb[6]_INST_0_i_45\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => doutb_array(1113),
      I1 => doutb_array(1104),
      I2 => sel_pipe_d1(1),
      I3 => doutb_array(1095),
      I4 => sel_pipe_d1(0),
      I5 => doutb_array(1086),
      O => \doutb[6]_INST_0_i_45_n_0\
    );
\doutb[6]_INST_0_i_46\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => doutb_array(1149),
      I1 => doutb_array(1140),
      I2 => sel_pipe_d1(1),
      I3 => doutb_array(1131),
      I4 => sel_pipe_d1(0),
      I5 => doutb_array(1122),
      O => \doutb[6]_INST_0_i_46_n_0\
    );
\doutb[6]_INST_0_i_47\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => doutb_array(897),
      I1 => doutb_array(888),
      I2 => sel_pipe_d1(1),
      I3 => doutb_array(879),
      I4 => sel_pipe_d1(0),
      I5 => doutb_array(870),
      O => \doutb[6]_INST_0_i_47_n_0\
    );
\doutb[6]_INST_0_i_48\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => doutb_array(933),
      I1 => doutb_array(924),
      I2 => sel_pipe_d1(1),
      I3 => doutb_array(915),
      I4 => sel_pipe_d1(0),
      I5 => doutb_array(906),
      O => \doutb[6]_INST_0_i_48_n_0\
    );
\doutb[6]_INST_0_i_49\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => doutb_array(969),
      I1 => doutb_array(960),
      I2 => sel_pipe_d1(1),
      I3 => doutb_array(951),
      I4 => sel_pipe_d1(0),
      I5 => doutb_array(942),
      O => \doutb[6]_INST_0_i_49_n_0\
    );
\doutb[6]_INST_0_i_5\: unisim.vcomponents.MUXF8
     port map (
      I0 => \doutb[6]_INST_0_i_15_n_0\,
      I1 => \doutb[6]_INST_0_i_16_n_0\,
      O => \doutb[6]_INST_0_i_5_n_0\,
      S => sel_pipe_d1(3)
    );
\doutb[6]_INST_0_i_50\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => doutb_array(1005),
      I1 => doutb_array(996),
      I2 => sel_pipe_d1(1),
      I3 => doutb_array(987),
      I4 => sel_pipe_d1(0),
      I5 => doutb_array(978),
      O => \doutb[6]_INST_0_i_50_n_0\
    );
\doutb[6]_INST_0_i_51\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => doutb_array(753),
      I1 => doutb_array(744),
      I2 => sel_pipe_d1(1),
      I3 => doutb_array(735),
      I4 => sel_pipe_d1(0),
      I5 => doutb_array(726),
      O => \doutb[6]_INST_0_i_51_n_0\
    );
\doutb[6]_INST_0_i_52\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => doutb_array(789),
      I1 => doutb_array(780),
      I2 => sel_pipe_d1(1),
      I3 => doutb_array(771),
      I4 => sel_pipe_d1(0),
      I5 => doutb_array(762),
      O => \doutb[6]_INST_0_i_52_n_0\
    );
\doutb[6]_INST_0_i_53\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => doutb_array(825),
      I1 => doutb_array(816),
      I2 => sel_pipe_d1(1),
      I3 => doutb_array(807),
      I4 => sel_pipe_d1(0),
      I5 => doutb_array(798),
      O => \doutb[6]_INST_0_i_53_n_0\
    );
\doutb[6]_INST_0_i_54\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => doutb_array(861),
      I1 => doutb_array(852),
      I2 => sel_pipe_d1(1),
      I3 => doutb_array(843),
      I4 => sel_pipe_d1(0),
      I5 => doutb_array(834),
      O => \doutb[6]_INST_0_i_54_n_0\
    );
\doutb[6]_INST_0_i_55\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => doutb_array(609),
      I1 => doutb_array(600),
      I2 => sel_pipe_d1(1),
      I3 => doutb_array(591),
      I4 => sel_pipe_d1(0),
      I5 => doutb_array(582),
      O => \doutb[6]_INST_0_i_55_n_0\
    );
\doutb[6]_INST_0_i_56\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => doutb_array(645),
      I1 => doutb_array(636),
      I2 => sel_pipe_d1(1),
      I3 => doutb_array(627),
      I4 => sel_pipe_d1(0),
      I5 => doutb_array(618),
      O => \doutb[6]_INST_0_i_56_n_0\
    );
\doutb[6]_INST_0_i_57\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => doutb_array(681),
      I1 => doutb_array(672),
      I2 => sel_pipe_d1(1),
      I3 => doutb_array(663),
      I4 => sel_pipe_d1(0),
      I5 => doutb_array(654),
      O => \doutb[6]_INST_0_i_57_n_0\
    );
\doutb[6]_INST_0_i_58\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => doutb_array(717),
      I1 => doutb_array(708),
      I2 => sel_pipe_d1(1),
      I3 => doutb_array(699),
      I4 => sel_pipe_d1(0),
      I5 => doutb_array(690),
      O => \doutb[6]_INST_0_i_58_n_0\
    );
\doutb[6]_INST_0_i_6\: unisim.vcomponents.MUXF8
     port map (
      I0 => \doutb[6]_INST_0_i_17_n_0\,
      I1 => \doutb[6]_INST_0_i_18_n_0\,
      O => \doutb[6]_INST_0_i_6_n_0\,
      S => sel_pipe_d1(3)
    );
\doutb[6]_INST_0_i_7\: unisim.vcomponents.MUXF8
     port map (
      I0 => \doutb[6]_INST_0_i_19_n_0\,
      I1 => \doutb[6]_INST_0_i_20_n_0\,
      O => \doutb[6]_INST_0_i_7_n_0\,
      S => sel_pipe_d1(3)
    );
\doutb[6]_INST_0_i_8\: unisim.vcomponents.MUXF8
     port map (
      I0 => \doutb[6]_INST_0_i_21_n_0\,
      I1 => \doutb[6]_INST_0_i_22_n_0\,
      O => \doutb[6]_INST_0_i_8_n_0\,
      S => sel_pipe_d1(3)
    );
\doutb[6]_INST_0_i_9\: unisim.vcomponents.MUXF8
     port map (
      I0 => \doutb[6]_INST_0_i_23_n_0\,
      I1 => \doutb[6]_INST_0_i_24_n_0\,
      O => \doutb[6]_INST_0_i_9_n_0\,
      S => sel_pipe_d1(3)
    );
\doutb[7]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[7]_INST_0_i_1_n_0\,
      I1 => \doutb[7]_INST_0_i_2_n_0\,
      O => doutb(7),
      S => sel_pipe_d1(6)
    );
\doutb[7]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[7]_INST_0_i_3_n_0\,
      I1 => \doutb[7]_INST_0_i_4_n_0\,
      I2 => sel_pipe_d1(5),
      I3 => \doutb[7]_INST_0_i_5_n_0\,
      I4 => sel_pipe_d1(4),
      I5 => \doutb[7]_INST_0_i_6_n_0\,
      O => \doutb[7]_INST_0_i_1_n_0\
    );
\doutb[7]_INST_0_i_10\: unisim.vcomponents.MUXF8
     port map (
      I0 => \doutb[7]_INST_0_i_25_n_0\,
      I1 => \doutb[7]_INST_0_i_26_n_0\,
      O => \doutb[7]_INST_0_i_10_n_0\,
      S => sel_pipe_d1(3)
    );
\doutb[7]_INST_0_i_11\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[7]_INST_0_i_27_n_0\,
      I1 => \doutb[7]_INST_0_i_28_n_0\,
      O => \doutb[7]_INST_0_i_11_n_0\,
      S => sel_pipe_d1(2)
    );
\doutb[7]_INST_0_i_12\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[7]_INST_0_i_29_n_0\,
      I1 => \doutb[7]_INST_0_i_30_n_0\,
      O => \doutb[7]_INST_0_i_12_n_0\,
      S => sel_pipe_d1(2)
    );
\doutb[7]_INST_0_i_13\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[7]_INST_0_i_31_n_0\,
      I1 => \doutb[7]_INST_0_i_32_n_0\,
      O => \doutb[7]_INST_0_i_13_n_0\,
      S => sel_pipe_d1(2)
    );
\doutb[7]_INST_0_i_14\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[7]_INST_0_i_33_n_0\,
      I1 => \doutb[7]_INST_0_i_34_n_0\,
      O => \doutb[7]_INST_0_i_14_n_0\,
      S => sel_pipe_d1(2)
    );
\doutb[7]_INST_0_i_15\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[7]_INST_0_i_35_n_0\,
      I1 => \doutb[7]_INST_0_i_36_n_0\,
      O => \doutb[7]_INST_0_i_15_n_0\,
      S => sel_pipe_d1(2)
    );
\doutb[7]_INST_0_i_16\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[7]_INST_0_i_37_n_0\,
      I1 => \doutb[7]_INST_0_i_38_n_0\,
      O => \doutb[7]_INST_0_i_16_n_0\,
      S => sel_pipe_d1(2)
    );
\doutb[7]_INST_0_i_17\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[7]_INST_0_i_39_n_0\,
      I1 => \doutb[7]_INST_0_i_40_n_0\,
      O => \doutb[7]_INST_0_i_17_n_0\,
      S => sel_pipe_d1(2)
    );
\doutb[7]_INST_0_i_18\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[7]_INST_0_i_41_n_0\,
      I1 => \doutb[7]_INST_0_i_42_n_0\,
      O => \doutb[7]_INST_0_i_18_n_0\,
      S => sel_pipe_d1(2)
    );
\doutb[7]_INST_0_i_19\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[7]_INST_0_i_43_n_0\,
      I1 => \doutb[7]_INST_0_i_44_n_0\,
      O => \doutb[7]_INST_0_i_19_n_0\,
      S => sel_pipe_d1(2)
    );
\doutb[7]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[7]_INST_0_i_7_n_0\,
      I1 => \doutb[7]_INST_0_i_8_n_0\,
      I2 => sel_pipe_d1(5),
      I3 => \doutb[7]_INST_0_i_9_n_0\,
      I4 => sel_pipe_d1(4),
      I5 => \doutb[7]_INST_0_i_10_n_0\,
      O => \doutb[7]_INST_0_i_2_n_0\
    );
\doutb[7]_INST_0_i_20\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[7]_INST_0_i_45_n_0\,
      I1 => \doutb[7]_INST_0_i_46_n_0\,
      O => \doutb[7]_INST_0_i_20_n_0\,
      S => sel_pipe_d1(2)
    );
\doutb[7]_INST_0_i_21\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[7]_INST_0_i_47_n_0\,
      I1 => \doutb[7]_INST_0_i_48_n_0\,
      O => \doutb[7]_INST_0_i_21_n_0\,
      S => sel_pipe_d1(2)
    );
\doutb[7]_INST_0_i_22\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[7]_INST_0_i_49_n_0\,
      I1 => \doutb[7]_INST_0_i_50_n_0\,
      O => \doutb[7]_INST_0_i_22_n_0\,
      S => sel_pipe_d1(2)
    );
\doutb[7]_INST_0_i_23\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[7]_INST_0_i_51_n_0\,
      I1 => \doutb[7]_INST_0_i_52_n_0\,
      O => \doutb[7]_INST_0_i_23_n_0\,
      S => sel_pipe_d1(2)
    );
\doutb[7]_INST_0_i_24\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[7]_INST_0_i_53_n_0\,
      I1 => \doutb[7]_INST_0_i_54_n_0\,
      O => \doutb[7]_INST_0_i_24_n_0\,
      S => sel_pipe_d1(2)
    );
\doutb[7]_INST_0_i_25\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[7]_INST_0_i_55_n_0\,
      I1 => \doutb[7]_INST_0_i_56_n_0\,
      O => \doutb[7]_INST_0_i_25_n_0\,
      S => sel_pipe_d1(2)
    );
\doutb[7]_INST_0_i_26\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[7]_INST_0_i_57_n_0\,
      I1 => \doutb[7]_INST_0_i_58_n_0\,
      O => \doutb[7]_INST_0_i_26_n_0\,
      S => sel_pipe_d1(2)
    );
\doutb[7]_INST_0_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => doutb_array(466),
      I1 => doutb_array(457),
      I2 => sel_pipe_d1(1),
      I3 => doutb_array(448),
      I4 => sel_pipe_d1(0),
      I5 => doutb_array(439),
      O => \doutb[7]_INST_0_i_27_n_0\
    );
\doutb[7]_INST_0_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => doutb_array(502),
      I1 => doutb_array(493),
      I2 => sel_pipe_d1(1),
      I3 => doutb_array(484),
      I4 => sel_pipe_d1(0),
      I5 => doutb_array(475),
      O => \doutb[7]_INST_0_i_28_n_0\
    );
\doutb[7]_INST_0_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => doutb_array(538),
      I1 => doutb_array(529),
      I2 => sel_pipe_d1(1),
      I3 => doutb_array(520),
      I4 => sel_pipe_d1(0),
      I5 => doutb_array(511),
      O => \doutb[7]_INST_0_i_29_n_0\
    );
\doutb[7]_INST_0_i_3\: unisim.vcomponents.MUXF8
     port map (
      I0 => \doutb[7]_INST_0_i_11_n_0\,
      I1 => \doutb[7]_INST_0_i_12_n_0\,
      O => \doutb[7]_INST_0_i_3_n_0\,
      S => sel_pipe_d1(3)
    );
\doutb[7]_INST_0_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => doutb_array(574),
      I1 => doutb_array(565),
      I2 => sel_pipe_d1(1),
      I3 => doutb_array(556),
      I4 => sel_pipe_d1(0),
      I5 => doutb_array(547),
      O => \doutb[7]_INST_0_i_30_n_0\
    );
\doutb[7]_INST_0_i_31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => doutb_array(322),
      I1 => doutb_array(313),
      I2 => sel_pipe_d1(1),
      I3 => doutb_array(304),
      I4 => sel_pipe_d1(0),
      I5 => doutb_array(295),
      O => \doutb[7]_INST_0_i_31_n_0\
    );
\doutb[7]_INST_0_i_32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => doutb_array(358),
      I1 => doutb_array(349),
      I2 => sel_pipe_d1(1),
      I3 => doutb_array(340),
      I4 => sel_pipe_d1(0),
      I5 => doutb_array(331),
      O => \doutb[7]_INST_0_i_32_n_0\
    );
\doutb[7]_INST_0_i_33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => doutb_array(394),
      I1 => doutb_array(385),
      I2 => sel_pipe_d1(1),
      I3 => doutb_array(376),
      I4 => sel_pipe_d1(0),
      I5 => doutb_array(367),
      O => \doutb[7]_INST_0_i_33_n_0\
    );
\doutb[7]_INST_0_i_34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => doutb_array(430),
      I1 => doutb_array(421),
      I2 => sel_pipe_d1(1),
      I3 => doutb_array(412),
      I4 => sel_pipe_d1(0),
      I5 => doutb_array(403),
      O => \doutb[7]_INST_0_i_34_n_0\
    );
\doutb[7]_INST_0_i_35\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => doutb_array(178),
      I1 => doutb_array(169),
      I2 => sel_pipe_d1(1),
      I3 => doutb_array(160),
      I4 => sel_pipe_d1(0),
      I5 => doutb_array(151),
      O => \doutb[7]_INST_0_i_35_n_0\
    );
\doutb[7]_INST_0_i_36\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => doutb_array(214),
      I1 => doutb_array(205),
      I2 => sel_pipe_d1(1),
      I3 => doutb_array(196),
      I4 => sel_pipe_d1(0),
      I5 => doutb_array(187),
      O => \doutb[7]_INST_0_i_36_n_0\
    );
\doutb[7]_INST_0_i_37\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => doutb_array(250),
      I1 => doutb_array(241),
      I2 => sel_pipe_d1(1),
      I3 => doutb_array(232),
      I4 => sel_pipe_d1(0),
      I5 => doutb_array(223),
      O => \doutb[7]_INST_0_i_37_n_0\
    );
\doutb[7]_INST_0_i_38\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => doutb_array(286),
      I1 => doutb_array(277),
      I2 => sel_pipe_d1(1),
      I3 => doutb_array(268),
      I4 => sel_pipe_d1(0),
      I5 => doutb_array(259),
      O => \doutb[7]_INST_0_i_38_n_0\
    );
\doutb[7]_INST_0_i_39\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => doutb_array(34),
      I1 => doutb_array(25),
      I2 => sel_pipe_d1(1),
      I3 => doutb_array(16),
      I4 => sel_pipe_d1(0),
      I5 => doutb_array(7),
      O => \doutb[7]_INST_0_i_39_n_0\
    );
\doutb[7]_INST_0_i_4\: unisim.vcomponents.MUXF8
     port map (
      I0 => \doutb[7]_INST_0_i_13_n_0\,
      I1 => \doutb[7]_INST_0_i_14_n_0\,
      O => \doutb[7]_INST_0_i_4_n_0\,
      S => sel_pipe_d1(3)
    );
\doutb[7]_INST_0_i_40\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => doutb_array(70),
      I1 => doutb_array(61),
      I2 => sel_pipe_d1(1),
      I3 => doutb_array(52),
      I4 => sel_pipe_d1(0),
      I5 => doutb_array(43),
      O => \doutb[7]_INST_0_i_40_n_0\
    );
\doutb[7]_INST_0_i_41\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => doutb_array(106),
      I1 => doutb_array(97),
      I2 => sel_pipe_d1(1),
      I3 => doutb_array(88),
      I4 => sel_pipe_d1(0),
      I5 => doutb_array(79),
      O => \doutb[7]_INST_0_i_41_n_0\
    );
\doutb[7]_INST_0_i_42\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => doutb_array(142),
      I1 => doutb_array(133),
      I2 => sel_pipe_d1(1),
      I3 => doutb_array(124),
      I4 => sel_pipe_d1(0),
      I5 => doutb_array(115),
      O => \doutb[7]_INST_0_i_42_n_0\
    );
\doutb[7]_INST_0_i_43\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => doutb_array(1042),
      I1 => doutb_array(1033),
      I2 => sel_pipe_d1(1),
      I3 => doutb_array(1024),
      I4 => sel_pipe_d1(0),
      I5 => doutb_array(1015),
      O => \doutb[7]_INST_0_i_43_n_0\
    );
\doutb[7]_INST_0_i_44\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => doutb_array(1078),
      I1 => doutb_array(1069),
      I2 => sel_pipe_d1(1),
      I3 => doutb_array(1060),
      I4 => sel_pipe_d1(0),
      I5 => doutb_array(1051),
      O => \doutb[7]_INST_0_i_44_n_0\
    );
\doutb[7]_INST_0_i_45\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => doutb_array(1114),
      I1 => doutb_array(1105),
      I2 => sel_pipe_d1(1),
      I3 => doutb_array(1096),
      I4 => sel_pipe_d1(0),
      I5 => doutb_array(1087),
      O => \doutb[7]_INST_0_i_45_n_0\
    );
\doutb[7]_INST_0_i_46\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => doutb_array(1150),
      I1 => doutb_array(1141),
      I2 => sel_pipe_d1(1),
      I3 => doutb_array(1132),
      I4 => sel_pipe_d1(0),
      I5 => doutb_array(1123),
      O => \doutb[7]_INST_0_i_46_n_0\
    );
\doutb[7]_INST_0_i_47\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => doutb_array(898),
      I1 => doutb_array(889),
      I2 => sel_pipe_d1(1),
      I3 => doutb_array(880),
      I4 => sel_pipe_d1(0),
      I5 => doutb_array(871),
      O => \doutb[7]_INST_0_i_47_n_0\
    );
\doutb[7]_INST_0_i_48\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => doutb_array(934),
      I1 => doutb_array(925),
      I2 => sel_pipe_d1(1),
      I3 => doutb_array(916),
      I4 => sel_pipe_d1(0),
      I5 => doutb_array(907),
      O => \doutb[7]_INST_0_i_48_n_0\
    );
\doutb[7]_INST_0_i_49\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => doutb_array(970),
      I1 => doutb_array(961),
      I2 => sel_pipe_d1(1),
      I3 => doutb_array(952),
      I4 => sel_pipe_d1(0),
      I5 => doutb_array(943),
      O => \doutb[7]_INST_0_i_49_n_0\
    );
\doutb[7]_INST_0_i_5\: unisim.vcomponents.MUXF8
     port map (
      I0 => \doutb[7]_INST_0_i_15_n_0\,
      I1 => \doutb[7]_INST_0_i_16_n_0\,
      O => \doutb[7]_INST_0_i_5_n_0\,
      S => sel_pipe_d1(3)
    );
\doutb[7]_INST_0_i_50\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => doutb_array(1006),
      I1 => doutb_array(997),
      I2 => sel_pipe_d1(1),
      I3 => doutb_array(988),
      I4 => sel_pipe_d1(0),
      I5 => doutb_array(979),
      O => \doutb[7]_INST_0_i_50_n_0\
    );
\doutb[7]_INST_0_i_51\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => doutb_array(754),
      I1 => doutb_array(745),
      I2 => sel_pipe_d1(1),
      I3 => doutb_array(736),
      I4 => sel_pipe_d1(0),
      I5 => doutb_array(727),
      O => \doutb[7]_INST_0_i_51_n_0\
    );
\doutb[7]_INST_0_i_52\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => doutb_array(790),
      I1 => doutb_array(781),
      I2 => sel_pipe_d1(1),
      I3 => doutb_array(772),
      I4 => sel_pipe_d1(0),
      I5 => doutb_array(763),
      O => \doutb[7]_INST_0_i_52_n_0\
    );
\doutb[7]_INST_0_i_53\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => doutb_array(826),
      I1 => doutb_array(817),
      I2 => sel_pipe_d1(1),
      I3 => doutb_array(808),
      I4 => sel_pipe_d1(0),
      I5 => doutb_array(799),
      O => \doutb[7]_INST_0_i_53_n_0\
    );
\doutb[7]_INST_0_i_54\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => doutb_array(862),
      I1 => doutb_array(853),
      I2 => sel_pipe_d1(1),
      I3 => doutb_array(844),
      I4 => sel_pipe_d1(0),
      I5 => doutb_array(835),
      O => \doutb[7]_INST_0_i_54_n_0\
    );
\doutb[7]_INST_0_i_55\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => doutb_array(610),
      I1 => doutb_array(601),
      I2 => sel_pipe_d1(1),
      I3 => doutb_array(592),
      I4 => sel_pipe_d1(0),
      I5 => doutb_array(583),
      O => \doutb[7]_INST_0_i_55_n_0\
    );
\doutb[7]_INST_0_i_56\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => doutb_array(646),
      I1 => doutb_array(637),
      I2 => sel_pipe_d1(1),
      I3 => doutb_array(628),
      I4 => sel_pipe_d1(0),
      I5 => doutb_array(619),
      O => \doutb[7]_INST_0_i_56_n_0\
    );
\doutb[7]_INST_0_i_57\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => doutb_array(682),
      I1 => doutb_array(673),
      I2 => sel_pipe_d1(1),
      I3 => doutb_array(664),
      I4 => sel_pipe_d1(0),
      I5 => doutb_array(655),
      O => \doutb[7]_INST_0_i_57_n_0\
    );
\doutb[7]_INST_0_i_58\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => doutb_array(718),
      I1 => doutb_array(709),
      I2 => sel_pipe_d1(1),
      I3 => doutb_array(700),
      I4 => sel_pipe_d1(0),
      I5 => doutb_array(691),
      O => \doutb[7]_INST_0_i_58_n_0\
    );
\doutb[7]_INST_0_i_6\: unisim.vcomponents.MUXF8
     port map (
      I0 => \doutb[7]_INST_0_i_17_n_0\,
      I1 => \doutb[7]_INST_0_i_18_n_0\,
      O => \doutb[7]_INST_0_i_6_n_0\,
      S => sel_pipe_d1(3)
    );
\doutb[7]_INST_0_i_7\: unisim.vcomponents.MUXF8
     port map (
      I0 => \doutb[7]_INST_0_i_19_n_0\,
      I1 => \doutb[7]_INST_0_i_20_n_0\,
      O => \doutb[7]_INST_0_i_7_n_0\,
      S => sel_pipe_d1(3)
    );
\doutb[7]_INST_0_i_8\: unisim.vcomponents.MUXF8
     port map (
      I0 => \doutb[7]_INST_0_i_21_n_0\,
      I1 => \doutb[7]_INST_0_i_22_n_0\,
      O => \doutb[7]_INST_0_i_8_n_0\,
      S => sel_pipe_d1(3)
    );
\doutb[7]_INST_0_i_9\: unisim.vcomponents.MUXF8
     port map (
      I0 => \doutb[7]_INST_0_i_23_n_0\,
      I1 => \doutb[7]_INST_0_i_24_n_0\,
      O => \doutb[7]_INST_0_i_9_n_0\,
      S => sel_pipe_d1(3)
    );
\doutb[8]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[8]_INST_0_i_1_n_0\,
      I1 => \doutb[8]_INST_0_i_2_n_0\,
      O => doutb(8),
      S => sel_pipe_d1(6)
    );
\doutb[8]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[8]_INST_0_i_3_n_0\,
      I1 => \doutb[8]_INST_0_i_4_n_0\,
      I2 => sel_pipe_d1(5),
      I3 => \doutb[8]_INST_0_i_5_n_0\,
      I4 => sel_pipe_d1(4),
      I5 => \doutb[8]_INST_0_i_6_n_0\,
      O => \doutb[8]_INST_0_i_1_n_0\
    );
\doutb[8]_INST_0_i_10\: unisim.vcomponents.MUXF8
     port map (
      I0 => \doutb[8]_INST_0_i_25_n_0\,
      I1 => \doutb[8]_INST_0_i_26_n_0\,
      O => \doutb[8]_INST_0_i_10_n_0\,
      S => sel_pipe_d1(3)
    );
\doutb[8]_INST_0_i_11\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[8]_INST_0_i_27_n_0\,
      I1 => \doutb[8]_INST_0_i_28_n_0\,
      O => \doutb[8]_INST_0_i_11_n_0\,
      S => sel_pipe_d1(2)
    );
\doutb[8]_INST_0_i_12\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[8]_INST_0_i_29_n_0\,
      I1 => \doutb[8]_INST_0_i_30_n_0\,
      O => \doutb[8]_INST_0_i_12_n_0\,
      S => sel_pipe_d1(2)
    );
\doutb[8]_INST_0_i_13\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[8]_INST_0_i_31_n_0\,
      I1 => \doutb[8]_INST_0_i_32_n_0\,
      O => \doutb[8]_INST_0_i_13_n_0\,
      S => sel_pipe_d1(2)
    );
\doutb[8]_INST_0_i_14\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[8]_INST_0_i_33_n_0\,
      I1 => \doutb[8]_INST_0_i_34_n_0\,
      O => \doutb[8]_INST_0_i_14_n_0\,
      S => sel_pipe_d1(2)
    );
\doutb[8]_INST_0_i_15\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[8]_INST_0_i_35_n_0\,
      I1 => \doutb[8]_INST_0_i_36_n_0\,
      O => \doutb[8]_INST_0_i_15_n_0\,
      S => sel_pipe_d1(2)
    );
\doutb[8]_INST_0_i_16\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[8]_INST_0_i_37_n_0\,
      I1 => \doutb[8]_INST_0_i_38_n_0\,
      O => \doutb[8]_INST_0_i_16_n_0\,
      S => sel_pipe_d1(2)
    );
\doutb[8]_INST_0_i_17\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[8]_INST_0_i_39_n_0\,
      I1 => \doutb[8]_INST_0_i_40_n_0\,
      O => \doutb[8]_INST_0_i_17_n_0\,
      S => sel_pipe_d1(2)
    );
\doutb[8]_INST_0_i_18\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[8]_INST_0_i_41_n_0\,
      I1 => \doutb[8]_INST_0_i_42_n_0\,
      O => \doutb[8]_INST_0_i_18_n_0\,
      S => sel_pipe_d1(2)
    );
\doutb[8]_INST_0_i_19\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[8]_INST_0_i_43_n_0\,
      I1 => \doutb[8]_INST_0_i_44_n_0\,
      O => \doutb[8]_INST_0_i_19_n_0\,
      S => sel_pipe_d1(2)
    );
\doutb[8]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[8]_INST_0_i_7_n_0\,
      I1 => \doutb[8]_INST_0_i_8_n_0\,
      I2 => sel_pipe_d1(5),
      I3 => \doutb[8]_INST_0_i_9_n_0\,
      I4 => sel_pipe_d1(4),
      I5 => \doutb[8]_INST_0_i_10_n_0\,
      O => \doutb[8]_INST_0_i_2_n_0\
    );
\doutb[8]_INST_0_i_20\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[8]_INST_0_i_45_n_0\,
      I1 => \doutb[8]_INST_0_i_46_n_0\,
      O => \doutb[8]_INST_0_i_20_n_0\,
      S => sel_pipe_d1(2)
    );
\doutb[8]_INST_0_i_21\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[8]_INST_0_i_47_n_0\,
      I1 => \doutb[8]_INST_0_i_48_n_0\,
      O => \doutb[8]_INST_0_i_21_n_0\,
      S => sel_pipe_d1(2)
    );
\doutb[8]_INST_0_i_22\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[8]_INST_0_i_49_n_0\,
      I1 => \doutb[8]_INST_0_i_50_n_0\,
      O => \doutb[8]_INST_0_i_22_n_0\,
      S => sel_pipe_d1(2)
    );
\doutb[8]_INST_0_i_23\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[8]_INST_0_i_51_n_0\,
      I1 => \doutb[8]_INST_0_i_52_n_0\,
      O => \doutb[8]_INST_0_i_23_n_0\,
      S => sel_pipe_d1(2)
    );
\doutb[8]_INST_0_i_24\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[8]_INST_0_i_53_n_0\,
      I1 => \doutb[8]_INST_0_i_54_n_0\,
      O => \doutb[8]_INST_0_i_24_n_0\,
      S => sel_pipe_d1(2)
    );
\doutb[8]_INST_0_i_25\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[8]_INST_0_i_55_n_0\,
      I1 => \doutb[8]_INST_0_i_56_n_0\,
      O => \doutb[8]_INST_0_i_25_n_0\,
      S => sel_pipe_d1(2)
    );
\doutb[8]_INST_0_i_26\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[8]_INST_0_i_57_n_0\,
      I1 => \doutb[8]_INST_0_i_58_n_0\,
      O => \doutb[8]_INST_0_i_26_n_0\,
      S => sel_pipe_d1(2)
    );
\doutb[8]_INST_0_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => doutb_array(467),
      I1 => doutb_array(458),
      I2 => sel_pipe_d1(1),
      I3 => doutb_array(449),
      I4 => sel_pipe_d1(0),
      I5 => doutb_array(440),
      O => \doutb[8]_INST_0_i_27_n_0\
    );
\doutb[8]_INST_0_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => doutb_array(503),
      I1 => doutb_array(494),
      I2 => sel_pipe_d1(1),
      I3 => doutb_array(485),
      I4 => sel_pipe_d1(0),
      I5 => doutb_array(476),
      O => \doutb[8]_INST_0_i_28_n_0\
    );
\doutb[8]_INST_0_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => doutb_array(539),
      I1 => doutb_array(530),
      I2 => sel_pipe_d1(1),
      I3 => doutb_array(521),
      I4 => sel_pipe_d1(0),
      I5 => doutb_array(512),
      O => \doutb[8]_INST_0_i_29_n_0\
    );
\doutb[8]_INST_0_i_3\: unisim.vcomponents.MUXF8
     port map (
      I0 => \doutb[8]_INST_0_i_11_n_0\,
      I1 => \doutb[8]_INST_0_i_12_n_0\,
      O => \doutb[8]_INST_0_i_3_n_0\,
      S => sel_pipe_d1(3)
    );
\doutb[8]_INST_0_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => doutb_array(575),
      I1 => doutb_array(566),
      I2 => sel_pipe_d1(1),
      I3 => doutb_array(557),
      I4 => sel_pipe_d1(0),
      I5 => doutb_array(548),
      O => \doutb[8]_INST_0_i_30_n_0\
    );
\doutb[8]_INST_0_i_31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => doutb_array(323),
      I1 => doutb_array(314),
      I2 => sel_pipe_d1(1),
      I3 => doutb_array(305),
      I4 => sel_pipe_d1(0),
      I5 => doutb_array(296),
      O => \doutb[8]_INST_0_i_31_n_0\
    );
\doutb[8]_INST_0_i_32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => doutb_array(359),
      I1 => doutb_array(350),
      I2 => sel_pipe_d1(1),
      I3 => doutb_array(341),
      I4 => sel_pipe_d1(0),
      I5 => doutb_array(332),
      O => \doutb[8]_INST_0_i_32_n_0\
    );
\doutb[8]_INST_0_i_33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => doutb_array(395),
      I1 => doutb_array(386),
      I2 => sel_pipe_d1(1),
      I3 => doutb_array(377),
      I4 => sel_pipe_d1(0),
      I5 => doutb_array(368),
      O => \doutb[8]_INST_0_i_33_n_0\
    );
\doutb[8]_INST_0_i_34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => doutb_array(431),
      I1 => doutb_array(422),
      I2 => sel_pipe_d1(1),
      I3 => doutb_array(413),
      I4 => sel_pipe_d1(0),
      I5 => doutb_array(404),
      O => \doutb[8]_INST_0_i_34_n_0\
    );
\doutb[8]_INST_0_i_35\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => doutb_array(179),
      I1 => doutb_array(170),
      I2 => sel_pipe_d1(1),
      I3 => doutb_array(161),
      I4 => sel_pipe_d1(0),
      I5 => doutb_array(152),
      O => \doutb[8]_INST_0_i_35_n_0\
    );
\doutb[8]_INST_0_i_36\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => doutb_array(215),
      I1 => doutb_array(206),
      I2 => sel_pipe_d1(1),
      I3 => doutb_array(197),
      I4 => sel_pipe_d1(0),
      I5 => doutb_array(188),
      O => \doutb[8]_INST_0_i_36_n_0\
    );
\doutb[8]_INST_0_i_37\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => doutb_array(251),
      I1 => doutb_array(242),
      I2 => sel_pipe_d1(1),
      I3 => doutb_array(233),
      I4 => sel_pipe_d1(0),
      I5 => doutb_array(224),
      O => \doutb[8]_INST_0_i_37_n_0\
    );
\doutb[8]_INST_0_i_38\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => doutb_array(287),
      I1 => doutb_array(278),
      I2 => sel_pipe_d1(1),
      I3 => doutb_array(269),
      I4 => sel_pipe_d1(0),
      I5 => doutb_array(260),
      O => \doutb[8]_INST_0_i_38_n_0\
    );
\doutb[8]_INST_0_i_39\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => doutb_array(35),
      I1 => doutb_array(26),
      I2 => sel_pipe_d1(1),
      I3 => doutb_array(17),
      I4 => sel_pipe_d1(0),
      I5 => doutb_array(8),
      O => \doutb[8]_INST_0_i_39_n_0\
    );
\doutb[8]_INST_0_i_4\: unisim.vcomponents.MUXF8
     port map (
      I0 => \doutb[8]_INST_0_i_13_n_0\,
      I1 => \doutb[8]_INST_0_i_14_n_0\,
      O => \doutb[8]_INST_0_i_4_n_0\,
      S => sel_pipe_d1(3)
    );
\doutb[8]_INST_0_i_40\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => doutb_array(71),
      I1 => doutb_array(62),
      I2 => sel_pipe_d1(1),
      I3 => doutb_array(53),
      I4 => sel_pipe_d1(0),
      I5 => doutb_array(44),
      O => \doutb[8]_INST_0_i_40_n_0\
    );
\doutb[8]_INST_0_i_41\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => doutb_array(107),
      I1 => doutb_array(98),
      I2 => sel_pipe_d1(1),
      I3 => doutb_array(89),
      I4 => sel_pipe_d1(0),
      I5 => doutb_array(80),
      O => \doutb[8]_INST_0_i_41_n_0\
    );
\doutb[8]_INST_0_i_42\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => doutb_array(143),
      I1 => doutb_array(134),
      I2 => sel_pipe_d1(1),
      I3 => doutb_array(125),
      I4 => sel_pipe_d1(0),
      I5 => doutb_array(116),
      O => \doutb[8]_INST_0_i_42_n_0\
    );
\doutb[8]_INST_0_i_43\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => doutb_array(1043),
      I1 => doutb_array(1034),
      I2 => sel_pipe_d1(1),
      I3 => doutb_array(1025),
      I4 => sel_pipe_d1(0),
      I5 => doutb_array(1016),
      O => \doutb[8]_INST_0_i_43_n_0\
    );
\doutb[8]_INST_0_i_44\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => doutb_array(1079),
      I1 => doutb_array(1070),
      I2 => sel_pipe_d1(1),
      I3 => doutb_array(1061),
      I4 => sel_pipe_d1(0),
      I5 => doutb_array(1052),
      O => \doutb[8]_INST_0_i_44_n_0\
    );
\doutb[8]_INST_0_i_45\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => doutb_array(1115),
      I1 => doutb_array(1106),
      I2 => sel_pipe_d1(1),
      I3 => doutb_array(1097),
      I4 => sel_pipe_d1(0),
      I5 => doutb_array(1088),
      O => \doutb[8]_INST_0_i_45_n_0\
    );
\doutb[8]_INST_0_i_46\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => doutb_array(1151),
      I1 => doutb_array(1142),
      I2 => sel_pipe_d1(1),
      I3 => doutb_array(1133),
      I4 => sel_pipe_d1(0),
      I5 => doutb_array(1124),
      O => \doutb[8]_INST_0_i_46_n_0\
    );
\doutb[8]_INST_0_i_47\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => doutb_array(899),
      I1 => doutb_array(890),
      I2 => sel_pipe_d1(1),
      I3 => doutb_array(881),
      I4 => sel_pipe_d1(0),
      I5 => doutb_array(872),
      O => \doutb[8]_INST_0_i_47_n_0\
    );
\doutb[8]_INST_0_i_48\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => doutb_array(935),
      I1 => doutb_array(926),
      I2 => sel_pipe_d1(1),
      I3 => doutb_array(917),
      I4 => sel_pipe_d1(0),
      I5 => doutb_array(908),
      O => \doutb[8]_INST_0_i_48_n_0\
    );
\doutb[8]_INST_0_i_49\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => doutb_array(971),
      I1 => doutb_array(962),
      I2 => sel_pipe_d1(1),
      I3 => doutb_array(953),
      I4 => sel_pipe_d1(0),
      I5 => doutb_array(944),
      O => \doutb[8]_INST_0_i_49_n_0\
    );
\doutb[8]_INST_0_i_5\: unisim.vcomponents.MUXF8
     port map (
      I0 => \doutb[8]_INST_0_i_15_n_0\,
      I1 => \doutb[8]_INST_0_i_16_n_0\,
      O => \doutb[8]_INST_0_i_5_n_0\,
      S => sel_pipe_d1(3)
    );
\doutb[8]_INST_0_i_50\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => doutb_array(1007),
      I1 => doutb_array(998),
      I2 => sel_pipe_d1(1),
      I3 => doutb_array(989),
      I4 => sel_pipe_d1(0),
      I5 => doutb_array(980),
      O => \doutb[8]_INST_0_i_50_n_0\
    );
\doutb[8]_INST_0_i_51\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => doutb_array(755),
      I1 => doutb_array(746),
      I2 => sel_pipe_d1(1),
      I3 => doutb_array(737),
      I4 => sel_pipe_d1(0),
      I5 => doutb_array(728),
      O => \doutb[8]_INST_0_i_51_n_0\
    );
\doutb[8]_INST_0_i_52\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => doutb_array(791),
      I1 => doutb_array(782),
      I2 => sel_pipe_d1(1),
      I3 => doutb_array(773),
      I4 => sel_pipe_d1(0),
      I5 => doutb_array(764),
      O => \doutb[8]_INST_0_i_52_n_0\
    );
\doutb[8]_INST_0_i_53\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => doutb_array(827),
      I1 => doutb_array(818),
      I2 => sel_pipe_d1(1),
      I3 => doutb_array(809),
      I4 => sel_pipe_d1(0),
      I5 => doutb_array(800),
      O => \doutb[8]_INST_0_i_53_n_0\
    );
\doutb[8]_INST_0_i_54\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => doutb_array(863),
      I1 => doutb_array(854),
      I2 => sel_pipe_d1(1),
      I3 => doutb_array(845),
      I4 => sel_pipe_d1(0),
      I5 => doutb_array(836),
      O => \doutb[8]_INST_0_i_54_n_0\
    );
\doutb[8]_INST_0_i_55\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => doutb_array(611),
      I1 => doutb_array(602),
      I2 => sel_pipe_d1(1),
      I3 => doutb_array(593),
      I4 => sel_pipe_d1(0),
      I5 => doutb_array(584),
      O => \doutb[8]_INST_0_i_55_n_0\
    );
\doutb[8]_INST_0_i_56\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => doutb_array(647),
      I1 => doutb_array(638),
      I2 => sel_pipe_d1(1),
      I3 => doutb_array(629),
      I4 => sel_pipe_d1(0),
      I5 => doutb_array(620),
      O => \doutb[8]_INST_0_i_56_n_0\
    );
\doutb[8]_INST_0_i_57\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => doutb_array(683),
      I1 => doutb_array(674),
      I2 => sel_pipe_d1(1),
      I3 => doutb_array(665),
      I4 => sel_pipe_d1(0),
      I5 => doutb_array(656),
      O => \doutb[8]_INST_0_i_57_n_0\
    );
\doutb[8]_INST_0_i_58\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => doutb_array(719),
      I1 => doutb_array(710),
      I2 => sel_pipe_d1(1),
      I3 => doutb_array(701),
      I4 => sel_pipe_d1(0),
      I5 => doutb_array(692),
      O => \doutb[8]_INST_0_i_58_n_0\
    );
\doutb[8]_INST_0_i_6\: unisim.vcomponents.MUXF8
     port map (
      I0 => \doutb[8]_INST_0_i_17_n_0\,
      I1 => \doutb[8]_INST_0_i_18_n_0\,
      O => \doutb[8]_INST_0_i_6_n_0\,
      S => sel_pipe_d1(3)
    );
\doutb[8]_INST_0_i_7\: unisim.vcomponents.MUXF8
     port map (
      I0 => \doutb[8]_INST_0_i_19_n_0\,
      I1 => \doutb[8]_INST_0_i_20_n_0\,
      O => \doutb[8]_INST_0_i_7_n_0\,
      S => sel_pipe_d1(3)
    );
\doutb[8]_INST_0_i_8\: unisim.vcomponents.MUXF8
     port map (
      I0 => \doutb[8]_INST_0_i_21_n_0\,
      I1 => \doutb[8]_INST_0_i_22_n_0\,
      O => \doutb[8]_INST_0_i_8_n_0\,
      S => sel_pipe_d1(3)
    );
\doutb[8]_INST_0_i_9\: unisim.vcomponents.MUXF8
     port map (
      I0 => \doutb[8]_INST_0_i_23_n_0\,
      I1 => \doutb[8]_INST_0_i_24_n_0\,
      O => \doutb[8]_INST_0_i_9_n_0\,
      S => sel_pipe_d1(3)
    );
\no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => enb,
      D => sel_pipe(0),
      Q => sel_pipe_d1(0),
      R => '0'
    );
\no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]_rep\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => enb,
      D => sel_pipe(0),
      Q => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]_rep_n_0\,
      R => '0'
    );
\no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]_rep__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => enb,
      D => sel_pipe(0),
      Q => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]_rep__0_n_0\,
      R => '0'
    );
\no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => enb,
      D => sel_pipe(1),
      Q => sel_pipe_d1(1),
      R => '0'
    );
\no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]_rep\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => enb,
      D => sel_pipe(1),
      Q => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]_rep_n_0\,
      R => '0'
    );
\no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]_rep__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => enb,
      D => sel_pipe(1),
      Q => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]_rep__0_n_0\,
      R => '0'
    );
\no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => enb,
      D => sel_pipe(2),
      Q => sel_pipe_d1(2),
      R => '0'
    );
\no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => enb,
      D => sel_pipe(3),
      Q => sel_pipe_d1(3),
      R => '0'
    );
\no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => enb,
      D => sel_pipe(4),
      Q => sel_pipe_d1(4),
      R => '0'
    );
\no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => enb,
      D => sel_pipe(5),
      Q => sel_pipe_d1(5),
      R => '0'
    );
\no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => enb,
      D => sel_pipe(6),
      Q => sel_pipe_d1(6),
      R => '0'
    );
\no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => enb,
      D => addrb(0),
      Q => sel_pipe(0),
      R => '0'
    );
\no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => enb,
      D => addrb(1),
      Q => sel_pipe(1),
      R => '0'
    );
\no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => enb,
      D => addrb(2),
      Q => sel_pipe(2),
      R => '0'
    );
\no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => enb,
      D => addrb(3),
      Q => sel_pipe(3),
      R => '0'
    );
\no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => enb,
      D => addrb(4),
      Q => sel_pipe(4),
      R => '0'
    );
\no_softecc_sel_reg.ce_pri.sel_pipe_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => enb,
      D => addrb(5),
      Q => sel_pipe(5),
      R => '0'
    );
\no_softecc_sel_reg.ce_pri.sel_pipe_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => enb,
      D => addrb(6),
      Q => sel_pipe(6),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity vga_ram_blk_mem_gen_prim_wrapper_init is
  port (
    doutb_array : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC;
    enb_0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of vga_ram_blk_mem_gen_prim_wrapper_init : entity is "blk_mem_gen_prim_wrapper_init";
end vga_ram_blk_mem_gen_prim_wrapper_init;

architecture STRUCTURE of vga_ram_blk_mem_gen_prim_wrapper_init is
  signal ena_array : STD_LOGIC_VECTOR ( 0 to 0 );
  signal enb_array : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "INDEPENDENT";
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0C1FC00F00007F1FE071E008FFF8403FFF800001E00303C0007BFFFFDFF00021",
      INITP_01 => X"F8003FFFFFF83400FFF001FFFC730000FFFC01FFFFF7FFF07C3988600003FFF0",
      INITP_02 => X"00000000000000000000000000000000FA3FFFFFFF703C1FFFFFF003FC07FFFF",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"1E1FC0030000CE12F871C31EFFF0001FFFFE0201E00003C001E1FE0DFFF00004",
      INITP_05 => X"FC000FFFFFF07FF9FFF80009F1F3307EFFC07FFFFF8007F87C3A81800003FFF0",
      INITP_06 => X"0000000000000000000000000000000000000000FFF81C3FFFFF80003C3FFFFF",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"3E0F80031C038E00F0618200FFC10C00FFFE0003F0000FE061098F81F9F86000",
      INITP_09 => X"FC0003FFFFC0FFF9FFFC000013300FF9FFF04FFFFFC01FF07C35C5000003FFF0",
      INITP_0A => X"0000000000000000000000000000000000000000FFF0387FFFFEC000007E01FF",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"3E000007FE071000F011C0007E1F1F807FFE00EFC0001FFFE2F10F83F0F8E03F",
      INITP_0D => X"0F0001FFFFC3FCF87FF8000003180FF0FF70E3FFFFE0FF00F83C24000003FFF0",
      INITP_0E => X"0000000000000000000000000000000000000000FFC0707FFC000000007000FE",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"B5B53EF5B56C6C6C6CB5F6F63E47CFD0C8C88F8FCFD0C8CF8F46B5DB52129BB6",
      INIT_01 => X"874787878747463E3EB56D2D24E42425B5FEFEF6FEB5F6B524242C6CB56C24B5",
      INIT_02 => X"6C2424DBDB9B939393939393939B2424E39B935293DB246C6CF6474747878F8F",
      INIT_03 => X"8ACACACACACACACACA0A121313535353539B9C9B53530A0A0A0A0A0A529BE424",
      INIT_04 => X"CACACA8A81417979794182CACA5312120ACA0A12125B535B5313CACACA81818A",
      INIT_05 => X"76BEFF0707478888D0111919D08847FEBE6D25E49B5B5313135B1313D2131313",
      INIT_06 => X"D0888888888888884F4747474807004807BFB7BEBFBFBFFF074807FFC7FFFFBE",
      INIT_07 => X"48470707FFFF07074788C811195962625919D0D0D0D0888888C8D0D011191119",
      INIT_08 => X"074048484888C8D1D0C88888D1D11919595A62591959591919191111D1D08848",
      INIT_09 => X"E52D3676BFFF0048D0D1196219D191BF4B8382830B1CEEEEEE2EBF0788884848",
      INIT_0A => X"4282828282828A4141393939F93939390101424242424A8B8BD3D3D3145C5CA5",
      INIT_0B => X"FE756D6D766D75B6F6FEB66D2D2DE45312131312135313CA8A8A824241828282",
      INIT_0C => X"625A59595919880707BFB6B6073FFEFE07474747474F888847473E47063E063F",
      INIT_0D => X"FE756E76BEFEBEB6B67676B63F074788D0D0D0888888D0111959595A19195A59",
      INIT_0E => X"6262626262626262625A191919D188884007C7FF07FF3F074707070707070707",
      INIT_0F => X"FEFEFFFFFF07474888D1D1D1D1D188C8C9D11919595A59595A59591919195962",
      INIT_10 => X"1A195A191919D9904840484800FFFFFFFFBFBEBFB6B6B6B7B6B6767676B6B6BE",
      INIT_11 => X"EBEBEBECECABABABA3626262A262625A19191111D1D090D1D1D1D1D9D1D11919",
      INIT_12 => X"4B4B4B8B9393D3D41CD4D4D4141C5C64A5AD2E76BFFF00484890D919626262AB",
      INIT_13 => X"4B02020202C202C2C2C20202020202430202434B4B4A02424242424B4B4B4B4A",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"B5F5F56C242424242C6D6CB53E4687CFCFCFCFCFCFCFCFCFCF7E464646FD3D3D",
      INIT_21 => X"463E3E7E46467EF56C2424DC9B5BDB246DADF5F5B56D6CE3DBDB9BDB2423DB24",
      INIT_22 => X"AC2424DBDB939292925252525292DBDBDB92529292DB246C6CF53E3E46874646",
      INIT_23 => X"8181818181818181818181CACACACA0A52525252120AC909525209095293DB64",
      INIT_24 => X"CA81414178383038787841C90A525B5253120A52539B9B9B52120ACACACAC9CA",
      INIT_25 => X"FFB6B5F6FE47478FD0101910CF8F46FE6D249C9B5312CACA0A1313CACACACA0A",
      INIT_26 => X"D08F8F8F888F888F4707060707070707BE76A5ED76BFBF07884F07C74707FE3F",
      INIT_27 => X"07073EFEBEFEFE3F474FC810195959591910D08F8F8F8F8F8F8F8F88D0D01010",
      INIT_28 => X"07484F473F4747884F47478888D01019595959595959595959591910D0884747",
      INIT_29 => X"A52D2D76B6FE0748D0D119191148FF4836823232821CEE76BE0788D0D0D1D048",
      INIT_2A => X"393939397939417938F8F0F0B0F0F0F0F0F0F9F9F93901424A8B8BD3D3135CA4",
      INIT_2B => X"F66D2C242C24246D2C24E4E4E49C9B520ACACACACAC981794141417939797979",
      INIT_2C => X"19111919D18807FF2D2D6EBE3F07FEFE3E06FEFE3E073E3E3EF5B5FEFEFEFE3E",
      INIT_2D => X"B6756D76B6FEB6B66D6D6D75B63E478F909088878F8F8F88D0D0D0D119D1D119",
      INIT_2E => X"595959595959596259591911D088884707FEB6B6B6B6FEFEFEFEB6FEFE063EFE",
      INIT_2F => X"766D6E6EB6FE078F88D0D0D0D1D088874788D0D1111919195959595959595959",
      INIT_30 => X"88D01919191AD9900707FFB676766E6E6D766E6E2D2D2D6E766E6E6E756E766E",
      INIT_31 => X"EBABABABA3A3625A1A19195A5A19191919D0D0D1D0D088888888D0D088909090",
      INIT_32 => X"3A020242424A8BD3D38B8B93D314141C5CA5ED76BEC7074F88D1191962A2ABEB",
      INIT_33 => X"FAB9B9B1B1B1B1B1B1B9B9F9F9FAFAFAF9F9FAF9FAFAFAFAFAF9F9F9F9FAF9F9",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"ADF5AD2424DBE3246C6C6CB5F53E87CFCF1010CFCFCFCFCFCF86CFCFCFCFCECF",
      INIT_41 => X"3EFDF53E46473DADDB535353CA0ADB6CF53E3E3EF524232424DB929B9B9BDB2C",
      INIT_42 => X"AD242323DBDBDB9B9292929393DBDBDADB9B9BDB24646CACADF5F53D3E7E3E3E",
      INIT_43 => X"CA8A8ACA89818181818181818181CA0A1252525212525293DBDB9A929BDB236C",
      INIT_44 => X"CA818181818178B981C9129B9BA3E323DC93529B2424E3DB929B53520A0A0A0A",
      INIT_45 => X"C7B66DB63E474788D01010D0D08F06F56CE4E49B1213CA13131212130A12120A",
      INIT_46 => X"D0D0D0101010D08F474707070707FFFF2EEDA5EE76FFC70788D04007474F0747",
      INIT_47 => X"073FFEFEBEFEFE3F478F88D01110101911D08847478F4F4F47478F88D0D01010",
      INIT_48 => X"07884F473E3F47474F478F8FC8D11919595959595962626259591910D08F4706",
      INIT_49 => X"ED7676BEFFFF074890D11919D1FFA52E379CBA7A7A945CB6000788D0D0888807",
      INIT_4A => X"41793979794141413939F9F0F0F0F9F0F9F9F9390141428ACBD3D3D31B1C5CA4",
      INIT_4B => X"B5752C246C2C2D2C24242C6DE49C9B520ACA0A0ACACA81818181814141417979",
      INIT_4C => X"D088D011D040FE76EDE52DFE074747060647063EFEB6B5B5B5B5B5FEFD3E3EFE",
      INIT_4D => X"BEB675B5B6FEFEB6B6756DB6FEFE474F88888F888F8F47474F88D0D0D0D1D0D1",
      INIT_4E => X"59595959595959595959D08888884807FFB6B6B6B6B6FEFEFEB6B6FEFF073FFE",
      INIT_4F => X"2D2E2D2D76BE07478F88C8C88888888F47478FD0D1D0101919595A6259595959",
      INIT_50 => X"474788D0D1D1D19007FF766E2D2D2DE5E5E5E5E5E4A4E42D7676B67676766E2E",
      INIT_51 => X"EBABA262621A191111191919191911D11111D1D1D0C8888888888888884F4747",
      INIT_52 => X"020202424A8AD3D38BD3D3D313145C5CA5ED76B6FF074F88D0111962A2ABABEB",
      INIT_53 => X"C2B1B1B1B1B1B1B1B9B9F9FAFAFAF9FAF9F9F9F9F9F9F9F9F9F9F9F9B9B9F9F9",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"6DB56C23DCDBDBE46C6C6CADF53E47CF101010CFCFCFCFCFCFCF0F1010171710",
      INIT_61 => X"6CB5F63E3E3EAD53CACACA8A0B53DCF58787467EF524242323DB9B5393DB246C",
      INIT_62 => X"6C23DBDBDBDBDB92939B9B9393DBDBDBDBDBDB646C6DAD6C6CADB5F5F5ADF5B5",
      INIT_63 => X"12CACACA818181818141418181C9CA0A1212525252529BDB242C23DB23232324",
      INIT_64 => X"0ACAC9C9C1C1CA0A09529B6CADAD6C6CDBDBDB24246C6C2424DB9B9352525252",
      INIT_65 => X"FEB56DB63F478F88D0D0D010C88F3EB56D24E49B521313135352535353535312",
      INIT_66 => X"101019101010108F8F47074707FFB676A4A4EDB6074707488888070707474807",
      INIT_67 => X"4707FEFEFEFEFE07478F88D0D0D0D0D0C88F474747474747478F88D0D0101010",
      INIT_68 => X"884F07070707474F4F478F8888D01019595959596262A26262625910908F4747",
      INIT_69 => X"2D76B6BEC707404890D0195A19FFEEA5651D0B837A03EE400707074890884707",
      INIT_6A => X"8141414141414241413939F8F8F9F0F93939397942428ACB1313135C5CA5A5E5",
      INIT_6B => X"F5F5B5B5B5B56D24E46D6D6DE4E49B12CACACA0A0A0ACACACACACA8ACA828181",
      INIT_6C => X"888888884800BE2EA55CE5B6FE3E3E3E0747473EF6B56C6C6D6DB5FD3E3E3E3E",
      INIT_6D => X"07FEBEFEFEFEFEFEFEB5B5FEFE06474F8888888888884707478F90D0D0C8D088",
      INIT_6E => X"62595959595959626259D0888747FEFEFEBEB5B6B6FE3F3FFEB6B6FEFE064707",
      INIT_6F => X"E5E5E5E52DB6FFFE0647888888884F474707478FC8D0D0191959625A59595959",
      INIT_70 => X"06078F8888D0908807B66D2DE5EDE59C9C9C5C9C5C5C5CA42D7676762D2D2EED",
      INIT_71 => X"EBABA2621A19D1D0D0D1D1D1D1D1D0D0D0D1D0D0D08888888F4F4F4F4707073F",
      INIT_72 => X"0202424A8B8BD3D3D3D31414135C5CA5ED2EB6FE074F8890D0196262A2ABABEB",
      INIT_73 => X"F9B1B1B170B1B1B9F9F9F9FAFAF9FAF9F9F9F9F9F9F9F9F9F9B1B1B1B1B9F9FA",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => dina(8),
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => doutb_array(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => doutb_array(8),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(0),
      ENBWREN => enb_array(0),
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => enb,
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__100\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010000"
    )
        port map (
      I0 => addra(12),
      I1 => addra(13),
      I2 => addra(14),
      I3 => addra(15),
      I4 => ena,
      O => ena_array(0)
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__100\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010000"
    )
        port map (
      I0 => addrb(12),
      I1 => addrb(13),
      I2 => addrb(14),
      I3 => addrb(15),
      I4 => enb_0,
      O => enb_array(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vga_ram_blk_mem_gen_prim_wrapper_init__parameterized0\ is
  port (
    doutb_array : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    \addra_12__s_port_\ : in STD_LOGIC;
    \addrb_12__s_port_\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vga_ram_blk_mem_gen_prim_wrapper_init__parameterized0\ : entity is "blk_mem_gen_prim_wrapper_init";
end \vga_ram_blk_mem_gen_prim_wrapper_init__parameterized0\;

architecture STRUCTURE of \vga_ram_blk_mem_gen_prim_wrapper_init__parameterized0\ is
  signal \addra_12__s_net_1\ : STD_LOGIC;
  signal \addrb_12__s_net_1\ : STD_LOGIC;
  signal ena_array : STD_LOGIC_VECTOR ( 1 to 1 );
  signal enb_array : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "INDEPENDENT";
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
  \addra_12__s_net_1\ <= \addra_12__s_port_\;
  \addrb_12__s_net_1\ <= \addrb_12__s_port_\;
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"3C000007FE07E038F003E000003FFFC01FFE01FFC0001FFFFBCE0FC3E0F806FF",
      INITP_01 => X"07C061FFFFE0F87860E000001C9F1FFC3F002003FFFFFF01F03906424001FFF0",
      INITP_02 => X"0000000000000000000000000000000000600000FE00E0FFF000000200E00060",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"7C00F00FFE6F00300003E00A007FCFFC1FFE07FFE0019FEFE6143F83C0F801F7",
      INITP_05 => X"01FFF0FFFFF000FC00406000E1BFBFFC3E000001FFFFF83FE03B17C2C001FFF8",
      INITP_06 => X"0000000000000000000000000000000000180000FC03E1FFE000007C01E00000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"7C00FC0FFE7E01C80002607F00FC03FE1FF01C3FFD8FEFEFE214E70C007E07E1",
      INITP_09 => X"0007F81FFFF800FC0000F8010FBFFFFC7C00078003FFE0FFEC3A1FC38000FFFC",
      INITP_0A => X"00000000000000000000000000000000800C0003F87FE1FFE009C1F801F00F80",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"3CC0001FFE00031FE00FCCF903E000300800781FFFFFBFF1E207800E007E0381",
      INITP_0D => X"0000F80FFFF800300001FC05F73F9FE01E000F8001FFC3F0FC3A0FC0000EFFFF",
      INITP_0E => X"0000000000000000000000000000000080E40003F0FFC1FF803FFFF000F807FC",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"6C6D24DBDCDB9BDB246D6DADF53E468FCFCFC8CFCF100FC81010101010101010",
      INIT_01 => X"B5B5B5AD249BCA790202F9F9CA24F54687467E3EAC6C6C6C2324DB9B9BE32424",
      INIT_02 => X"241BDBDBDBDBDBDBDB9B939393DBDBDBDBDBDB246C6D6C246CADADF5B5ADB5B5",
      INIT_03 => X"52120ACA818181818181818181CACA12120A1252539BDB246CB56C6C64242424",
      INIT_04 => X"520A0A0A0A0A5252539B24B5FEF5B56C24236DB5B5B5B56C6C24DBDB9B9B9B53",
      INIT_05 => X"FEB56DB63F07478F8888C8C88847FEB5B56D249B53131353539B9B9B9B939C5B",
      INIT_06 => X"19595919191910D08807074807FFFFFFC7C7C748D18847888848FEB6FE070707",
      INIT_07 => X"4707FEFEFEFE0707478F90D0D0C8888847073E0606474747478F88D0D0101010",
      INIT_08 => X"07FF0747484F8F88888F8F888888D019195962A2A2A2A26262625919D0888F47",
      INIT_09 => X"76B6BEFF07070748D0D119625907EDD4CBCB837AC294764007FF3F488847FF40",
      INIT_0A => X"8A828A82818181414179393939393939393939428A8ACBD35C9CA4A4E5EDED2D",
      INIT_0B => X"463EFEFEFEB56D24DBE4E4E4DC9B5B53120ACA0A5253521212120A0A0A0ACAC2",
      INIT_0C => X"074007FFBF76E55DD45CE576B6B6B6FE3E073EFEB56D6D6D6D6DB5FEF6B63E3E",
      INIT_0D => X"07FEFE0707060606FEBEFE0647478F88D0D0D0D09088470747478F88D0D0D048",
      INIT_0E => X"6262626259626262626259D18F47073FFEFEFEFEFE07073E3FFEFEF6FE3E4747",
      INIT_0F => X"E5A45C9CA476B676B6FF07070707070707FFFE478F88D0105959591919596262",
      INIT_10 => X"474F4F4848484847FF766DEDA5A4A45C5C541313131C1C5CE52D2EEDEDEDEDE5",
      INIT_11 => X"AB635A19D1D1D1D1908890908888474F888888C8888888888847073F0707FE07",
      INIT_12 => X"02424A4A8BD3D314145C645C5C5CA5ED2D76BE07074F88D019216262A2ABABAB",
      INIT_13 => X"FAB1B1B1B1B1B9FAF93A3AF9FAF9F9F9F9F9B9B1B1B1B1B9B1B9B1B9B9F9F9FA",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"2424DB9B9B9B93DB246C6DB5F53E7E4787CFCFCFCFCFCF1010101010CF101010",
      INIT_21 => X"ADAD249B138142F9F9B1713A53F63E46473EF6AD6C6C646C24DBDBE4E4E32424",
      INIT_22 => X"242423DBDBDBDBDBDBDB9ADBDBDBDB2323E3DB24242424246CB5F53DF5B5ADB5",
      INIT_23 => X"52120ACA8AC98A828A8181C9CACACA1252525393DB236CF5FDF5F5B4AC6C6C6C",
      INIT_24 => X"9B93525293539B539B6DB5B5B5B5B5B5B5F5063EFDF5F5B4B56D24242424DC9B",
      INIT_25 => X"4747063E47474747474747478F47FEFEFEB62D9C5B1313539BDCE4E324E424DB",
      INIT_26 => X"19595959191919D048FFFF07FFB6B6FF48488FD0D08888474007B6FE88880607",
      INIT_27 => X"07FEFEFEB6FE0707478FC8D0C8C88847FEFEFEFE3E0647478F8888D010101010",
      INIT_28 => X"B6B648888888D09090888888D088D019195962A2A2A262A2A262615919D08847",
      INIT_29 => X"BEFFFF070707074090D1191A1188BFDCC2C3C354A576FFFFFEB63F4F8800FF07",
      INIT_2A => X"CACACACACACA8A82414241013939010142428ACBCB13135CA4E52D2E76767676",
      INIT_2B => X"473EFEF6B56C24DC9B9B9B9B53535353531212535B9BE4E49B5B5353121213CA",
      INIT_2C => X"BFB7B7EE1D1D1C934BA5B6766D766DB5FE3EFEFEB56DB5B56D6DB5B5B5B63E46",
      INIT_2D => X"063E07478F4747073EFE06478F888FD0D01010D0D08847074747888888888848",
      INIT_2E => X"62626262626262A26262625AD08F888F4847073F0747473EFEFEB6B6B6FE3E07",
      INIT_2F => X"E49C5C5C9CE5ED2D2D767676B6BEFEFEFEB6B6FE074F88D01111111919626262",
      INIT_30 => X"8888884F474040FFB66D2DE5E5A49C5C5C131313131313135CA4A4A4A5A4E5E4",
      INIT_31 => X"A25A1AD1D1D1D0D088888848470707070707474F47474F4707FFFEFEFEFE074F",
      INIT_32 => X"0242428ACBD31C5CA4EDEDEDEDED2E2E76BEFF074F88D019191962A2AAABABAB",
      INIT_33 => X"FAB1B1B1B1B1F9F9FAFAF90202FAF9F9F9F9B1B1B1B1B1B1B0B1B9F9F9FAFAFA",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"DBDB9B9B52539BDBE4246CADF5F5FE3E4687CFCFCF081010101010CFCFCFCF10",
      INIT_41 => X"6C6C6CDC5B1342B9B97171029CF63E3EFEAD6DDCE4242424DBDBDBE32424DBE3",
      INIT_42 => X"6C6C6C242323DB2323DBDBDB23246C23242423DB246C6CADB5F5F63DF5F5F5F5",
      INIT_43 => X"5B1212CACACACACACACACACA121252529BDBDB236CB53D3E3E3EF5F5B4ACACAC",
      INIT_44 => X"DB9B9BDBDB9B9B9B24B5B5B5B5FE3E3E464647463E3EF5F5FDF5756D2C24249B",
      INIT_45 => X"88D0D0884747474707070707073FFE3F3FB62D9C9C131353DC6D6D6DFEB5B56C",
      INIT_46 => X"59595959191919D007BFFFBEBEB6FE0788D0D1D1884807FFFFFF3FD111D0D088",
      INIT_47 => X"07FFB6B6FEFF07470747888888888F06FEFEFEFEFEFE064F8888C8D010191010",
      INIT_48 => X"BE078888D0D19088D0D0D0D1D1D0D0D0195962A2A2A2A2A2A2A262625910888F",
      INIT_49 => X"FFFFFF07C7C7004048D019191190FFEE1D65EE373676BFFFFFBE48888847FEFF",
      INIT_4A => X"0A131353120ACA81828A8242417942428ACBD313135CA4E52D76B6BEFEFFFFBF",
      INIT_4B => X"3EFEF5B56D6CDBDC9B5B5B5B535253531212529B9B242D24249B5B5353121312",
      INIT_4C => X"EEA5EE1D4B4B94940B1C2D25766D6DB5F6FEFEF6B5B5B5B5B5B5F5F5F5FE3E46",
      INIT_4D => X"0647478888884F470707474F8888D0D01119591911D0884747888888480048C7",
      INIT_4E => X"A26262A2A2A262626262625910D0D0C888884707478F4747FEFEB6F6FEFE3E3E",
      INIT_4F => X"9C5C13135C9CA5E5E5E5E5E5E52D767676757575FE074F8888C8D019195962A2",
      INIT_50 => X"88888848074707FFBE6D6D2DE5E49C5C5C1B1313D3D3D3CBD2135C14141C5C9C",
      INIT_51 => X"621919D1D1D1888848484007FF3F3FFFFEFF3F073F073FFEFEFEFEFEFE074788",
      INIT_52 => X"02424A8BD31C5CA4ED2E767636762E76BEFFC70788D0D119191962A2ABABABA3",
      INIT_53 => X"02B1B1B1B9F9F9F9F9F9FAFA3A3AF9F9FAF9B1B1B1B1B1B1B1B9B9F9F9F93A02",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"9B9353535253939BDB2424246C6DB53E7E468FCFCFCF10100FCFCFCF8F878710",
      INIT_61 => X"B5B56DE45B1342B1B17171F9132D6DB56DE4E49B9C9BE4E4DBDBDBE3242424DB",
      INIT_62 => X"B5ADAD6C64246C2424232323246C6C6D23E364246CB5F5FDF5F5F5FD3E3E3EF5",
      INIT_63 => X"9B535312CA0A131212120A1352535B9BDB246CB4F53E7E7E3E3E3DF5F5B5B5B5",
      INIT_64 => X"DB9393DCDBDB23246DF5FD3E464646468787463E3E464647463E7524E4E4DC9C",
      INIT_65 => X"111011C88F8F88473E474707FEFEB6B6B66DA413D3D313E475B62D2CF6463E6C",
      INIT_66 => X"59595959191919D007070707070788D0D1D088880707FFFF0707881119191910",
      INIT_67 => X"9007FFFEFFFF0707FFFF074F8F878F073E3E3E3E3E3E478F8888D01010191959",
      INIT_68 => X"4890D1D1D1D1D1D0D0D0D1D1111911D01119596262A2A2A2A2A2A2A2A2621911",
      INIT_69 => X"FFFFC7FFFFFF004888D119191190BF6565AEA5652EB7BFFFB7FF488888074047",
      INIT_6A => X"53539C9C5B5313CACACA8A82828282CACBD31B5CA4E53576B6FEFFC707070707",
      INIT_6B => X"3E3E3EF5B5756CDB9B9B535B539BE49B9B5B9BE4242D6D6D25E49C5B5B535353",
      INIT_6C => X"DD54944CCB0C544CC31C76B62D2D75B6FE073EB5B5B5F6FEF5FDFE3E3E3E467E",
      INIT_6D => X"478F88C8D0D0D0884F474F8888D0D019595962625919D1888888474807C70036",
      INIT_6E => X"A2A2AAABABA262625959591910D0D0888F4706474F888F473E3EFEFE3E3E0607",
      INIT_6F => X"5C1B13135C5C5C5C5C5C1C5C5CA4A4ED2D6E7676B63E0747478FD0D01961A2A2",
      INIT_70 => X"8F88480707074707FEBEB6762DE4A45C5C13131313CBCBCACBCBD3CBD3D31353",
      INIT_71 => X"19D1D1D1D1888847073FFFFEB6B6B6BEFEFEFEFEFEFEFEFEFEFEFEFE3F07474F",
      INIT_72 => X"424A8ACB135CA5ED2D2D767676B676B6FFFF074888D0D9191A6262A2A2A3A262",
      INIT_73 => X"02F9F9F9F9F9F9F939393AF9F93AFAFAF9F9B1B0B1B1B1B1B1B9B9F9FAF90202",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => dina(8),
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => doutb_array(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => doutb_array(8),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(1),
      ENBWREN => enb_array(1),
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => enb,
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010000"
    )
        port map (
      I0 => addra(12),
      I1 => addra(13),
      I2 => addra(14),
      I3 => addra(15),
      I4 => \addra_12__s_net_1\,
      O => ena_array(1)
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010000"
    )
        port map (
      I0 => addrb(12),
      I1 => addrb(13),
      I2 => addrb(14),
      I3 => addrb(15),
      I4 => \addrb_12__s_net_1\,
      O => enb_array(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vga_ram_blk_mem_gen_prim_wrapper_init__parameterized1\ is
  port (
    doutb_array : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC;
    enb_0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vga_ram_blk_mem_gen_prim_wrapper_init__parameterized1\ : entity is "blk_mem_gen_prim_wrapper_init";
end \vga_ram_blk_mem_gen_prim_wrapper_init__parameterized1\;

architecture STRUCTURE of \vga_ram_blk_mem_gen_prim_wrapper_init__parameterized1\ is
  signal ena_array : STD_LOGIC_VECTOR ( 2 to 2 );
  signal enb_array : STD_LOGIC_VECTOR ( 2 to 2 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "INDEPENDENT";
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"1FC0000FFE000E0FF60F9DC9070018E00001E01FDFFFFFE1F600001E00070000",
      INITP_01 => X"00F07F0FFFFC00000003FE1E045F3E800F070FE0003F0F00186A0FC0001EFFFF",
      INITP_02 => X"0000000000000000000000000000000083FC0007F0FF03FF01FFC0F0003C0FF8",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"A1E0C01FFE00FF1FFFE1BFFB1F003F7DF801F80FDFFFFBC18C1820FE00070000",
      INITP_05 => X"07FC1F8FFFFE00000007FF1D008F3F80078F0FFA70001E0000036FC0011FFFFF",
      INITP_06 => X"0000000000000000000000000000000083FC000FF0FE03FE03FFC040381C1FFE",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"D023E03FFE016B1FFFE063EF3C0075FFFC00FF83FBFDFFF67038F0FF1F070000",
      INITP_09 => X"0FFF078FFFFF00000007C11E04BFFFE003FFFFFFFC0038181006A60C03BFFFFF",
      INITP_0A => X"0000000000000000000000000000000081FE000FF0FE03FC0FFFC00018F83FFE",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"801FC07FFE86023FFFE042FFE001E7F83FFC007E197DFFF88237F07F9FC70000",
      INITP_0D => X"07FF078FFFFFFC00070F803801ACF8E001FFFFFFFF007078186227FC03BFFFFF",
      INITP_0E => X"0000000000000000000000000000000087F7800FF0F800103FFFC00000F83FFE",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"9B5352520A5252939B939BDBDB24ADF63E3E4686868FCFCFCF86467E477E46C8",
      INIT_01 => X"ADB56D249CCA01B1713071FA139C5C9C9C5B1353535BDBDCE3E3DB24242424DB",
      INIT_02 => X"F5F53EF56C6C6C6C2424246C6C6C6D6D6C2C6C6DB5F5F5F5F5F5F53E46473EB5",
      INIT_03 => X"1313130A0A13535353531353539B9B2424ADF53D3D3E7E463E463EF5F5F5B4F5",
      INIT_04 => X"DB939BDBE36CADF53E3E46478F8F4747878746F6F63E4747FEB52C9C9C5B5C5B",
      INIT_05 => X"19191910D01819D0D0D0D088FFB6B66D2DA4138BCBD35BB6FFB5DCE4FE473E6C",
      INIT_06 => X"59625919195919D0474000488888908888884807FFC7FF07474788D059595919",
      INIT_07 => X"D18847B676B6BFFFB6BF3F478F874747063F07060647478F88C8D0D010195959",
      INIT_08 => X"90D0D1D1D1D1D1D1D1D1D119115919D0111919625A62A2A2626262A2A2A2625A",
      INIT_09 => X"484800C7FF074890D11119D119D1BF5D1D66652536BFB7B72EFF488888884848",
      INIT_0A => X"DCDCE4E4E49B5B531313CACA8A8ACACA135B5CA42D76BEC707474F4F88888848",
      INIT_0B => X"3E06063EFEB56D24E49B9B9B9B246C24DC9CE4E46C756D6D6D7524DC9B9B9CDC",
      INIT_0C => X"C38B8383CB0C837ABA4BE52D2D2DB6FE0707FEB6B5B5FE3EFE3E06467E3E7E3E",
      INIT_0D => X"8F88C8D0D0D1C88F4F8F8F8888D0105962A262A2621919D0908800FFBFBF7F66",
      INIT_0E => X"A2A2AAABABA3A262591819191910D0888F4747478F88888F47063E3E3E064747",
      INIT_0F => X"13131C5C1B141313D3D3CBCB13135C9CE52D2D6E76BEFEFE06478FD01962A2A2",
      INIT_10 => X"4747073F3F4747070707FFBE6D2DA49C5B131313CBCBCBCBCB8B8A8ACB131313",
      INIT_11 => X"D1D0D088888840FFFEFEB6B67575B5B6BEFE07073E073E3FFEFEFEFF07070747",
      INIT_12 => X"4A8A8BD31C64A5ED2D2E76B6B6FFB6FE07074F4888D119196262626262625A19",
      INIT_13 => X"02F9F9F9F9F93939393902393A3AF9F9F9F9B1B1B1B1B1B1B9B9FAF9F9024242",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"9B52120A0A0A0A5212125293DB64ADF63E3E06464687CF87477E3E3E7E7E468F",
      INIT_21 => X"6DE49C538A02C271717171028A13535C5C13CA13539C9BE424242424242424DB",
      INIT_22 => X"F5F53DF56C24246C246D6D6DB5B5B5B5B5B56DB5F53EFEB5B5F63E3E46463EB5",
      INIT_23 => X"CBCBCACACA13535B5B5B53535B9B9C246CB5B5FEFD3E3E3E46467E3EF5F5F5F5",
      INIT_24 => X"DB9BDB246DB5F5FD3E46878F8F8F87474706FE75252D762D5CD3D3CBD3D313D3",
      INIT_25 => X"19595959596162A2A262188F474706FEFEE58B4A4B4AD36DB66D2D6DFE3EB524",
      INIT_26 => X"62595959625959D08807078888888807FFFFFFFFBF76B7FF0747881059591959",
      INIT_27 => X"1988BEA5A5EDED2E76B6FF474747073FFEFE3E060707478FC8D0D01010595959",
      INIT_28 => X"4F88D1D1D1D1D111D1D1D119595919191119191919626262595962A262626262",
      INIT_29 => X"90880007084888D1D1D1D1D1D191C02EAE5494A6367676BF76FF004848484848",
      INIT_2A => X"E4242424E4E49C9B535B5313131313135CA4E42D75FEFF0748888890D1D9D190",
      INIT_2B => X"464747463EFDB56D24E4DCDC2C6D6C24DC9BDBDB24B5BEB5B5B66D2C24E424E4",
      INIT_2C => X"43434383CCCB7A7A4B1CA5E5766DB6FE3E3FFEBEB6F6FEFEFE3E3E06477E3E3E",
      INIT_2D => X"88D0D0D0D0D0C88F8F8F8F88D0101961A2A2591959591919D1D040FFFF77A654",
      INIT_2E => X"A2ABAAABABABA26259195959595911D08F4F064F8FD0D08F4747474747474F8F",
      INIT_2F => X"131C5C5C13CB8B8A8A8A8A8A8BD3135B9CE5E52D2D75B5B6FE478FD01962A2A2",
      INIT_30 => X"073FFEFEFE074747070707FF6E25A45C531313CBCBCACBCBCB8A8A8A8ACBCB13",
      INIT_31 => X"D08888804707FFFEB6B6766D6D6D7575B6FE47470747070707FF073E3E3F0607",
      INIT_32 => X"4A8BD3D35CA4E5ED2D76B6BEFFBEFE07074F488890D119195A625A5A5A5A19D0",
      INIT_33 => X"02F9F9F9F9F93939020239020202F9F9F9F9B9B9B1F9B1B9B9F9F9F901024242",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"DB5312CACACACACA0A0A129BE464B5FE3E467E467E46477E3E3E3E46467E3E47",
      INIT_41 => X"13424202FAB9B9B9B9F9028B8A131313CBCA82CA13539BDC242424246C6D6C24",
      INIT_42 => X"B56C6DB56CDB246C246D6D6DF5FD3EFDB5B5B5B5FEFEFEB5B56DB5FE3EB524E4",
      INIT_43 => X"4242428A8ACA135B535353535B9B9CDC2424246DB5B5B5B5F63E3E3E3E35F5F5",
      INIT_44 => X"DBDB2CB5FEFD3E7E87878FCF8F8747063EFEFE6D5CD313D34202020202020242",
      INIT_45 => X"19596262A2A2A2A2A2A219888888884F07B64AC2C2C2D325B6B5B53EFEF56D24",
      INIT_46 => X"626261626262198F88484888884800B7EE2E2EEE36EE76FF40D1D01959591919",
      INIT_47 => X"19BF1CDC1D6565ADAEED7607473FFFFEB6FEFE4747478788C8D0101019595962",
      INIT_48 => X"884888D1D1D1191111D119195A62591919195A1919195A19191A5A6262625A5A",
      INIT_49 => X"884800C70048D1D1D100484800F8776694C394A5EE76760700070707C7FF4888",
      INIT_4A => X"6D6D6D6D2D2DE4E49C9C5C5B13135B5CA4E46DB6FE074F4888D0D11919D9D1D1",
      INIT_4B => X"4747474F477EFDB56D6D6D6D6D75B5B52C242C7575B5FEB6B5B6B6752D242424",
      INIT_4C => X"43838343CB547A7A0B652E2EB6B6B6B6FEBEBEB6B66E6DB5B6FEFE06467E3E46",
      INIT_4D => X"C8D0D0D0D0D0D0D088888FC8D0195962A262D1C8D0D1D119D18800FFFF379543",
      INIT_4E => X"A2A2ABABABABA2A262625962A2A26259D0CFCFD0D0D0D08F8F888F8F8F8F8F8F",
      INIT_4F => X"5C1C131BD38A4242424242424A8A8AD35CA4A4A4E42D6DB6FE074FD0196262A2",
      INIT_50 => X"47073FFEFE074707FFC7FFB66EE49C5B5B13D3CACA8ACAD38A8A4A4A8A8AD313",
      INIT_51 => X"88884707FEFEB6B6766D2D2D6D6D7675B5FE474F47484807070707073F070707",
      INIT_52 => X"4A8BD3D31B5CA5ED2D76B6FFFFFFC7004848488890D11919191919591919D1D0",
      INIT_53 => X"02F9F9F9F9F9F9393939023A3A023AF9F9F9B1B1B1B1F9F9F9F9FAF90202424A",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"245B12CACAC9CACACACA0A9BE4246CB53E3E3E3E3E3E3E3D3E3E4647463D3E47",
      INIT_61 => X"CAC1B9B9B1B902149C148BCB13D3CB8A828282CA135353DBE42424246DB5B5AD",
      INIT_62 => X"53539C6D6DDBE42453242D2DB5FE3EFEB5AD6DB5FEB5F6FEB56D6DB6B5E4A49C",
      INIT_63 => X"FAF90202428ACBCBCBCB8A8A8BCB5313535B9BDCE4E49C9CDC6DB5B5ADB56DDC",
      INIT_64 => X"246CF53E3E3E4647878FC8C88F463EFEFEB675E41CD3D3934A4B4A4202C2C2C2",
      INIT_65 => X"62A2A2A2A2625959595959D0888888473FFE5CC2BAB982E4B6B6B6FEB56D2C24",
      INIT_66 => X"6262A262A2A2628FFF00484000FF77AEA6AE65A5ADEEC048C8D1191919195962",
      INIT_67 => X"19071C1C1C1D1D1D2565EEB6BFB6B6B6B6FE070647888888D010101059626262",
      INIT_68 => X"88404888D0D1191111D119195A625A1919191919191919191919191A625A1919",
      INIT_69 => X"000007B7B70790D1487737EEA61D55827A839CAEEE77BFFFB7BFFFFFB7BF4888",
      INIT_6A => X"B5B5B5B56D6D2D2DE4A49C5C5C5C5CA4ED6DB6FE47488890D019191919D04800",
      INIT_6B => X"4746064747463EFEFDFEFEF5B5F6F6F6B5B5B5F5FEF5FDFEB5FEFEB52D6D6D6D",
      INIT_6C => X"83433B3B7A833AF2B1BA43EDFF6EE4E5767675762D9C9CE46DB5FE3E3E46478F",
      INIT_6D => X"C8D0D0D0D010191088888FD0595962A262D18888884888D0D148BF373725CC43",
      INIT_6E => X"A2AAAAABABABA2A2A26262A2A2ABABABA26161591919D0CFC8D08888888F8FC8",
      INIT_6F => X"1B13135C138A42424242424242428ACA131B5B5C9C2D6DB6FE064FD0105959A2",
      INIT_70 => X"4707070707070707FEFEBE762DA45C5C5B13D3CB8A8ACB8A4A4A428A8ACAD313",
      INIT_71 => X"4707FFFEB6B66D6D2D2D2D2D2D6D76B6FEC747878F4747070707070707074747",
      INIT_72 => X"4A8BCBD31B5CA4ED2D76B6FEFF070707484848888888D0D0D1D1D111D1D08888",
      INIT_73 => X"02F9F9F9F939023A3A393939F93A02393AF9B9B9B1B9F9F9F9F9F9FA02020242",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => dina(8),
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => doutb_array(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => doutb_array(8),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(2),
      ENBWREN => enb_array(2),
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => enb,
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__101\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00020000"
    )
        port map (
      I0 => addra(12),
      I1 => addra(13),
      I2 => addra(14),
      I3 => addra(15),
      I4 => ena,
      O => ena_array(2)
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__101\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00020000"
    )
        port map (
      I0 => addrb(12),
      I1 => addrb(13),
      I2 => addrb(14),
      I3 => addrb(15),
      I4 => enb_0,
      O => enb_array(2)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vga_ram_blk_mem_gen_prim_wrapper_init__parameterized10\ is
  port (
    doutb_array : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    \addra_12__s_port_\ : in STD_LOGIC;
    \addrb_12__s_port_\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vga_ram_blk_mem_gen_prim_wrapper_init__parameterized10\ : entity is "blk_mem_gen_prim_wrapper_init";
end \vga_ram_blk_mem_gen_prim_wrapper_init__parameterized10\;

architecture STRUCTURE of \vga_ram_blk_mem_gen_prim_wrapper_init__parameterized10\ is
  signal \addra_12__s_net_1\ : STD_LOGIC;
  signal \addrb_12__s_net_1\ : STD_LOGIC;
  signal ena_array : STD_LOGIC_VECTOR ( 11 to 11 );
  signal enb_array : STD_LOGIC_VECTOR ( 11 to 11 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "INDEPENDENT";
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
  \addra_12__s_net_1\ <= \addra_12__s_port_\;
  \addrb_12__s_net_1\ <= \addrb_12__s_port_\;
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0D60000001000000007200000000000000003C6302EFE0F00783FFFFFFFFFFC3",
      INITP_01 => X"207F1B1E6F8380FB80E09C7872FC03C40717000001FF8000FE0E20000000304F",
      INITP_02 => X"00000000000000000000000000000000CF0000007C01FFFFC7E3FFFD08FFFC1E",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"E3E0000027FE0000003F00C00000000000001E64270006300D8FFFFFFFFFFFF0",
      INITP_05 => X"247BCFCE7FE000FBF0E8BB7C18F8002440FF000001FE00007E04F800000078FF",
      INITP_06 => X"00000000000000000000000000000000C0000000F807FFFFE0F0FFFC007FFCF8",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"FFC000044FFC0000001FF0600000000000000E280F400070010FFFFFFFFFFFF8",
      INITP_09 => X"A03B816C3FF800F9F9D0D8183D580004C1E3000000600000380DF8000000FFFF",
      INITP_0A => X"00000000000000000000000000000000E0000003F01E0FFFE0F83FFF007FFDFC",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"FE00001CDFFFFE87981FF87800000000000003983C87827A001FFFFFFFFFFFFE",
      INITP_0D => X"D014829C7BFC00FCC6D4CC080C3709380013800000000000007BF0000000BFFF",
      INITP_0E => X"00000000000000000000000000000000E4040066063C05BFF0781FFFC07FF082",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"A2A2AAA2A1A15961A161A2A2A2A2A1A1A0595958581710171010CF8F867EF5B5",
      INIT_01 => X"88D1888807B6FF767707D088478810195959595959A1A2EAA2AAA2A2A25959A2",
      INIT_02 => X"CCCCD4CC8CCB9D663777FF89191919195A1919D1D0D1D04FFFBFBEBF07074048",
      INIT_03 => X"030303434C4B4C4C4C4C43034C4C8C8C8CCC145595DDAEAEEEBF7FEE6E255D15",
      INIT_04 => X"03030404044C0404040303040404040404044C4C4C4C4C444403030304030303",
      INIT_05 => X"44444403030303033BFBFBFB3B3BFB4383CC8C4343CCD48C8C43030303030303",
      INIT_06 => X"04040304040403C3030303030304040404040404040403044444444444444C4B",
      INIT_07 => X"04030404C3FB04C304C4C40404040C0C0C0C04040C044C040404040C040C0C04",
      INIT_08 => X"0C0D0D0C0C0C0C0C0C0C0C0C040C04040404C4C40403040403C30303C3C3C3C3",
      INIT_09 => X"1919191A1A1919D991898991C03738F76F2FE7D5954D0D0D0D0D0C0D4D4D0D0C",
      INIT_0A => X"484848888890D11A6262626262625A1A1AD1884991919088888848889091D1D1",
      INIT_0B => X"AEAEAE6E25DCDCDD65EEEE36EE2E77FF070740484F47474F8888884848484848",
      INIT_0C => X"D1191119D190C7AE9D149D9D9D5DD44C4B4C4C8CD5D4145D155DD48CD455256E",
      INIT_0D => X"FF00484848909008C08080EF8C038C4C14AF6E37C077666EAE77377777004848",
      INIT_0E => X"471159D01859595959D0C8C84F07FEBEFE0707478F90D0D01962ABAB6288BF76",
      INIT_0F => X"AEEE3648D1D0D0D188C7BFFFBF3677BF07904876BF00FF76EEA5EEBFBF76FF47",
      INIT_10 => X"D0888F8811D08F881959596161596262591959595919D088484000B7777737AE",
      INIT_11 => X"93941CA5EE362E76B6B6FF0788D01159625962A2A2ABEBEBEBEBEBAA6219D010",
      INIT_12 => X"07FFFFB6762EEDEDE5E5A5E5A45C148B4A03434B4B4B4B4B4B0B0B4B0B0B0B4B",
      INIT_13 => X"A219D03F2DFEFEFE474747478FD0C88F8F8F8F8888888F47474787474F4F4707",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"AAAAA2A2A1A2A2A2A2A1A2A2A2A2A1A1A15959585858101058581017CF867E3E",
      INIT_21 => X"48908840FFFF0776FF48D1D0101010191959A2A2A2A2EAEBEAEAAAA2A15959A2",
      INIT_22 => X"8CCC14D4CC55DDDD25A600D1D088D0D1D1884090D11919900707FFBF00074048",
      INIT_23 => X"030304034C4C444C4C040444444C4C4C8C8CCC145D5DDD26AE3737F72554D4CC",
      INIT_24 => X"0304040404040404040403030304044C4C040404044444440403040303030303",
      INIT_25 => X"44440303033B0303033BFBFBFBFAFBFB0343033B034443CC559D8C0303030303",
      INIT_26 => X"0404C30403C3C3C3C3C3C3FBC3C3C30403040304040304040303030403030303",
      INIT_27 => X"C3C3C3040403C4C3C4C4C404040C04040C0C0C0C0C0C0C0C0C040C0C0C040404",
      INIT_28 => X"0C0C0C0C0C0C0C0C0C0C040C0C04040404C4C4C4C4040403C3C3C3C3C3C3C3C3",
      INIT_29 => X"D119191A1A1A1AD19191499108376F2FE7A6A6A61E95550D0D0D0D0D0D0C0C0D",
      INIT_2A => X"908888889090D1191A62621A1A1A1AD1D1D191489191884888480048889190D1",
      INIT_2B => X"25DD2525661D25A677777737367776FF004848484F4F4F888888888888889090",
      INIT_2C => X"D0D1D1195AD1D189779C549D9DD48C4C03034C4C8CD4CCD5D4D515D48C5D6E66",
      INIT_2D => X"BFC7FFC048909008BF3680EF158CD4D455F7377FC008BFBF07C7FF3777C74888",
      INIT_2E => X"8810595919195959625910D0D08F07070707474F88D0D0D11962AAAB6348C7BF",
      INIT_2F => X"25AE7648D111D1D190C7BFFFBFEEBFFFB6BF4807C7FFBF7737DC1CEE76BEFF47",
      INIT_30 => X"88888F8F8FD08F4FD01959596162A2A2191119595959D040BFB7773637EEEE65",
      INIT_31 => X"9393D41CADEDEDED7676BEBE078890D11919196162A2A2AAABABABABAB59D0D0",
      INIT_32 => X"FFBEB6762DE5A5A5A56464641CD48B0B030202020202030B0B0B0B030B0B0B4B",
      INIT_33 => X"6219D0883E474F478F473E468FD0C88F8FC8C8D0D0C888878887470707074707",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"EAA2A2A2A2A2EAA2A1A1A2A2A2A2A1A1A19999A1A15858589999585817CFCF86",
      INIT_41 => X"0048889048D147BE4888D1D1115959191959A2A2AAA2A2EAEAEAA2A2A15959A2",
      INIT_42 => X"8C8CCCCC145494DD65BFD1D14800484848000048D191480000FFFFC000484848",
      INIT_43 => X"030303030C0403040403040444444444444CCCCC14159D2566EE77F654CC8C8C",
      INIT_44 => X"0304040404040404040404040304040404040404044444040403030404030303",
      INIT_45 => X"0303030303033B0303033BFBFBFBFBFBFBFBC3C303038C8C8CDD9DD443030403",
      INIT_46 => X"04C40404C4C3C3C3FBFBC3C3C3C3030303040403030304030404030303030303",
      INIT_47 => X"C3C3C3C3C3C4C4C4C4C4040C0C0C0C0C04040C0C0C0C0C0C0C0C0C0404C30404",
      INIT_48 => X"0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C04C4C4C4C4C4C4C3C4C4C3C3C3C3FBC3C3",
      INIT_49 => X"D1D1191919D1D1D191919109C8786FA71E1E1D5E5EDE550D0D0D0D0D0D0C0C0C",
      INIT_4A => X"D0909088884889D1D11A19D9D1D19190909189484848084848484808004890D1",
      INIT_4B => X"DDDD1D252566AE37773637EEEEEE36BF00488888888888888890908888D1D1D1",
      INIT_4C => X"D1D111115A19D119D17FAEE614D58C4C0303030C8C8C8C8C8C8CD4D48C9D6E26",
      INIT_4D => X"BFB87FBFC70000C08078669DCCCC8CD455DDEE37BF48908948070736760788D1",
      INIT_4E => X"C8D05959191011595962595911D0884F47478890D0D0D0D01962A3AB62D148C0",
      INIT_4F => X"DD66360788D1D1D19100FFFF76EE777FC0074F90484800BFEEDDDCA52EB60747",
      INIT_50 => X"8F8FC8888F884F4FD019595962A2A2A259111911191988FF36BFFFFFC0376565",
      INIT_51 => X"4B93D41C65A5EDED2D367676C74F8888D0D110195962616162A2AAEBEBA21911",
      INIT_52 => X"B676762DE55C5C5C65641CD4D34B03C2FAC2C2C20203030B030B0B030B0B0B4B",
      INIT_53 => X"191810D0D0D0C8888F474747D0D0C8CFC8D0D0D0D088888847473F3F0707FFFF",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"A2A2A2A2A2EAEAAAA2A1A2A2A2A2A1A1A1A1A1A1A159585899A1A158581717D7",
      INIT_61 => X"0700484888D1D0484FD0D11119A2A26161A2A2AAAAA2A2EAEBAAA262595959A2",
      INIT_62 => X"4B8C559DE6DD25AE3748909108C0FFC0C0000008480036AEEE777776BF00C707",
      INIT_63 => X"03030303040303030304030404040403444C8C8C8CD4159DDD25269D148C8C4C",
      INIT_64 => X"04040404040404040404040404040404040C0C04040404040303030303030303",
      INIT_65 => X"FB0303FBFB030344430303FBFBFBFBFBFBFBFBFBFB03448CCC14159D558C4C04",
      INIT_66 => X"C4C404C3C3C3C3C3FBFBFBC3C3C3C3FBC3C3C3C3C3C3C303C303030303C3FBFB",
      INIT_67 => X"C3C3C4C3C4C3C40404040C0C0C0C0C040C0C0C0C0C0C0C0C0C0C04C4C3C30C04",
      INIT_68 => X"0C0D0C0C0C0C0C0C0C0C0C0C040C0C04C404C4C4C4C4C4C3C3C3C3C3C3C4C3C3",
      INIT_69 => X"919191D1D1D1919108C0787878F7A61E1E1D1E1E954D55150D0D0D0C0D0D0D0C",
      INIT_6A => X"D19190898848499191D1D191494889D191914800000000484800000700489191",
      INIT_6B => X"2626662566AEAEAEEEEEEE37F6EE3636FF888888D08888888890909090D1D1D1",
      INIT_6C => X"D1D0D1D11911D0D1D190BFDDCC5D5D148C03048CA52E2615D4D49EE6DD262526",
      INIT_6D => X"C03766AEF67F7FEF37782555CC148CCC9D9D26AE37C790D1D9D9D148C70788D1",
      INIT_6E => X"8810195911D010115961A2615919D0D088D0D0D1D1D0D0D01962A2A25A118840",
      INIT_6F => X"DD546EBF07489008000000BFAEDD65EEBF0748909007C7EE36A5A53676FF4888",
      INIT_70 => X"1910D088D08FD088D019115962A2AAAA62111011C8884807FF078848480077AE",
      INIT_71 => X"4B8B93D31C5CA5A5ED2D3676FE07074F8888D010196159595962ABEBEBAAA262",
      INIT_72 => X"E5EDEDED5CD4D41C5C5CD38B4A02C2FAFAC2FAFAC203C20303C2020303020B0B",
      INIT_73 => X"191919D0D019D08F8F878F8FD010D0D0D0D0D0C888888F473FFEFE3F07B62EED",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => dina(8),
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => doutb_array(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => doutb_array(8),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(11),
      ENBWREN => enb_array(11),
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => enb,
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00200000"
    )
        port map (
      I0 => addra(12),
      I1 => addra(13),
      I2 => addra(14),
      I3 => addra(15),
      I4 => \addra_12__s_net_1\,
      O => ena_array(11)
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00200000"
    )
        port map (
      I0 => addrb(12),
      I1 => addrb(13),
      I2 => addrb(14),
      I3 => addrb(15),
      I4 => \addrb_12__s_net_1\,
      O => enb_array(11)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vga_ram_blk_mem_gen_prim_wrapper_init__parameterized100\ is
  port (
    doutb_array : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    \addra_12__s_port_\ : in STD_LOGIC;
    \addrb_12__s_port_\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vga_ram_blk_mem_gen_prim_wrapper_init__parameterized100\ : entity is "blk_mem_gen_prim_wrapper_init";
end \vga_ram_blk_mem_gen_prim_wrapper_init__parameterized100\;

architecture STRUCTURE of \vga_ram_blk_mem_gen_prim_wrapper_init__parameterized100\ is
  signal \addra_12__s_net_1\ : STD_LOGIC;
  signal \addrb_12__s_net_1\ : STD_LOGIC;
  signal ena_array : STD_LOGIC_VECTOR ( 101 to 101 );
  signal enb_array : STD_LOGIC_VECTOR ( 101 to 101 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "INDEPENDENT";
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
  \addra_12__s_net_1\ <= \addra_12__s_port_\;
  \addrb_12__s_net_1\ <= \addrb_12__s_port_\;
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_01 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_02 => X"00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_05 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_06 => X"00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_09 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_0A => X"00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_0D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_0E => X"00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_01 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_02 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_03 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_04 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_05 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_06 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_07 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_08 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_09 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_10 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_11 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_12 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_13 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_21 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_22 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_23 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_24 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_25 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_26 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_27 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_28 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_29 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_30 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_31 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_32 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_33 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_41 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_42 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_43 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_44 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_45 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_46 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_47 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_48 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_49 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_50 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_51 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_52 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_53 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_61 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_62 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_63 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_64 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_65 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_66 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_67 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_68 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_69 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_70 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_71 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_72 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_73 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => dina(8),
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => doutb_array(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => doutb_array(8),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(101),
      ENBWREN => enb_array(101),
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => enb,
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__49\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00020000"
    )
        port map (
      I0 => addra(13),
      I1 => addra(12),
      I2 => addra(14),
      I3 => addra(15),
      I4 => \addra_12__s_net_1\,
      O => ena_array(101)
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__49\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00020000"
    )
        port map (
      I0 => addrb(13),
      I1 => addrb(12),
      I2 => addrb(14),
      I3 => addrb(15),
      I4 => \addrb_12__s_net_1\,
      O => enb_array(101)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vga_ram_blk_mem_gen_prim_wrapper_init__parameterized101\ is
  port (
    doutb_array : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC;
    enb_0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vga_ram_blk_mem_gen_prim_wrapper_init__parameterized101\ : entity is "blk_mem_gen_prim_wrapper_init";
end \vga_ram_blk_mem_gen_prim_wrapper_init__parameterized101\;

architecture STRUCTURE of \vga_ram_blk_mem_gen_prim_wrapper_init__parameterized101\ is
  signal ena_array : STD_LOGIC_VECTOR ( 102 to 102 );
  signal enb_array : STD_LOGIC_VECTOR ( 102 to 102 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "INDEPENDENT";
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_01 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_02 => X"00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_05 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_06 => X"00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_09 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_0A => X"00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_0D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_0E => X"00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_01 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_02 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_03 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_04 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_05 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_06 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_07 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_08 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_09 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_10 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_11 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_12 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_13 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_21 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_22 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_23 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_24 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_25 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_26 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_27 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_28 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_29 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_30 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_31 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_32 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_33 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_41 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_42 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_43 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_44 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_45 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_46 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_47 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_48 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_49 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_50 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_51 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_52 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_53 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_61 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_62 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_63 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_64 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_65 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_66 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_67 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_68 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_69 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_70 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_71 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_72 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_73 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => dina(8),
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => doutb_array(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => doutb_array(8),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(102),
      ENBWREN => enb_array(102),
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => enb,
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__66\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00080000"
    )
        port map (
      I0 => addra(12),
      I1 => addra(13),
      I2 => addra(14),
      I3 => addra(15),
      I4 => ena,
      O => ena_array(102)
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__66\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00080000"
    )
        port map (
      I0 => addrb(12),
      I1 => addrb(13),
      I2 => addrb(14),
      I3 => addrb(15),
      I4 => enb_0,
      O => enb_array(102)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vga_ram_blk_mem_gen_prim_wrapper_init__parameterized102\ is
  port (
    doutb_array : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    \addra_12__s_port_\ : in STD_LOGIC;
    \addrb_12__s_port_\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vga_ram_blk_mem_gen_prim_wrapper_init__parameterized102\ : entity is "blk_mem_gen_prim_wrapper_init";
end \vga_ram_blk_mem_gen_prim_wrapper_init__parameterized102\;

architecture STRUCTURE of \vga_ram_blk_mem_gen_prim_wrapper_init__parameterized102\ is
  signal \addra_12__s_net_1\ : STD_LOGIC;
  signal \addrb_12__s_net_1\ : STD_LOGIC;
  signal ena_array : STD_LOGIC_VECTOR ( 103 to 103 );
  signal enb_array : STD_LOGIC_VECTOR ( 103 to 103 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "INDEPENDENT";
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
  \addra_12__s_net_1\ <= \addra_12__s_port_\;
  \addrb_12__s_net_1\ <= \addrb_12__s_port_\;
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_01 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_02 => X"00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_05 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_06 => X"00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_09 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_0A => X"00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_0D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_0E => X"00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_01 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_02 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_03 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_04 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_05 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_06 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_07 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_08 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_09 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_10 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_11 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_12 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_13 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_21 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_22 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_23 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_24 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_25 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_26 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_27 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_28 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_29 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_30 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_31 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_32 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_33 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_41 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_42 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_43 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_44 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_45 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_46 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_47 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_48 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_49 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_50 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_51 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_52 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_53 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_61 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_62 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_63 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_64 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_65 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_66 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_67 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_68 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_69 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_70 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_71 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_72 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_73 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => dina(8),
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => doutb_array(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => doutb_array(8),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(103),
      ENBWREN => enb_array(103),
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => enb,
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__50\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00080000"
    )
        port map (
      I0 => addra(12),
      I1 => addra(13),
      I2 => addra(14),
      I3 => addra(15),
      I4 => \addra_12__s_net_1\,
      O => ena_array(103)
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__50\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00080000"
    )
        port map (
      I0 => addrb(12),
      I1 => addrb(13),
      I2 => addrb(14),
      I3 => addrb(15),
      I4 => \addrb_12__s_net_1\,
      O => enb_array(103)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vga_ram_blk_mem_gen_prim_wrapper_init__parameterized103\ is
  port (
    doutb_array : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC;
    enb_0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vga_ram_blk_mem_gen_prim_wrapper_init__parameterized103\ : entity is "blk_mem_gen_prim_wrapper_init";
end \vga_ram_blk_mem_gen_prim_wrapper_init__parameterized103\;

architecture STRUCTURE of \vga_ram_blk_mem_gen_prim_wrapper_init__parameterized103\ is
  signal ena_array : STD_LOGIC_VECTOR ( 104 to 104 );
  signal enb_array : STD_LOGIC_VECTOR ( 104 to 104 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "INDEPENDENT";
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_01 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_02 => X"00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_05 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_06 => X"00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_09 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_0A => X"00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_0D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_0E => X"00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_01 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_02 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_03 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_04 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_05 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_06 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_07 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_08 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_09 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_10 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_11 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_12 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_13 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_21 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_22 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_23 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_24 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_25 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_26 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_27 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_28 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_29 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_30 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_31 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_32 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_33 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_41 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_42 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_43 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_44 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_45 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_46 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_47 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_48 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_49 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_50 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_51 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_52 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_53 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_61 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_62 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_63 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_64 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_65 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_66 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_67 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_68 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_69 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_70 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_71 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_72 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_73 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => dina(8),
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => doutb_array(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => doutb_array(8),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(104),
      ENBWREN => enb_array(104),
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => enb,
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__67\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00100000"
    )
        port map (
      I0 => addra(12),
      I1 => addra(13),
      I2 => addra(14),
      I3 => addra(15),
      I4 => ena,
      O => ena_array(104)
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__67\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00100000"
    )
        port map (
      I0 => addrb(12),
      I1 => addrb(13),
      I2 => addrb(14),
      I3 => addrb(15),
      I4 => enb_0,
      O => enb_array(104)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vga_ram_blk_mem_gen_prim_wrapper_init__parameterized104\ is
  port (
    doutb_array : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    \addra_12__s_port_\ : in STD_LOGIC;
    \addrb_12__s_port_\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vga_ram_blk_mem_gen_prim_wrapper_init__parameterized104\ : entity is "blk_mem_gen_prim_wrapper_init";
end \vga_ram_blk_mem_gen_prim_wrapper_init__parameterized104\;

architecture STRUCTURE of \vga_ram_blk_mem_gen_prim_wrapper_init__parameterized104\ is
  signal \addra_12__s_net_1\ : STD_LOGIC;
  signal \addrb_12__s_net_1\ : STD_LOGIC;
  signal ena_array : STD_LOGIC_VECTOR ( 105 to 105 );
  signal enb_array : STD_LOGIC_VECTOR ( 105 to 105 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "INDEPENDENT";
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
  \addra_12__s_net_1\ <= \addra_12__s_port_\;
  \addrb_12__s_net_1\ <= \addrb_12__s_port_\;
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_01 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_02 => X"00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_05 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_06 => X"00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_09 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_0A => X"00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_0D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_0E => X"00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_01 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_02 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_03 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_04 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_05 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_06 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_07 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_08 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_09 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_10 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_11 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_12 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_13 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_21 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_22 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_23 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_24 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_25 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_26 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_27 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_28 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_29 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_30 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_31 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_32 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_33 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_41 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_42 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_43 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_44 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_45 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_46 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_47 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_48 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_49 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_50 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_51 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_52 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_53 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_61 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_62 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_63 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_64 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_65 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_66 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_67 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_68 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_69 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_70 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_71 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_72 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_73 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => dina(8),
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => doutb_array(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => doutb_array(8),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(105),
      ENBWREN => enb_array(105),
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => enb,
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__51\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00100000"
    )
        port map (
      I0 => addra(12),
      I1 => addra(13),
      I2 => addra(14),
      I3 => addra(15),
      I4 => \addra_12__s_net_1\,
      O => ena_array(105)
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__51\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00100000"
    )
        port map (
      I0 => addrb(12),
      I1 => addrb(13),
      I2 => addrb(14),
      I3 => addrb(15),
      I4 => \addrb_12__s_net_1\,
      O => enb_array(105)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vga_ram_blk_mem_gen_prim_wrapper_init__parameterized105\ is
  port (
    doutb_array : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC;
    enb_0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vga_ram_blk_mem_gen_prim_wrapper_init__parameterized105\ : entity is "blk_mem_gen_prim_wrapper_init";
end \vga_ram_blk_mem_gen_prim_wrapper_init__parameterized105\;

architecture STRUCTURE of \vga_ram_blk_mem_gen_prim_wrapper_init__parameterized105\ is
  signal ena_array : STD_LOGIC_VECTOR ( 106 to 106 );
  signal enb_array : STD_LOGIC_VECTOR ( 106 to 106 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "INDEPENDENT";
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_01 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_02 => X"00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_05 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_06 => X"00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_09 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_0A => X"00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_0D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_0E => X"00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_01 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_02 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_03 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_04 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_05 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_06 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_07 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_08 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_09 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_10 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_11 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_12 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_13 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_21 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_22 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_23 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_24 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_25 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_26 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_27 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_28 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_29 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_30 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_31 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_32 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_33 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_41 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_42 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_43 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_44 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_45 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_46 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_47 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_48 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_49 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_50 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_51 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_52 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_53 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_61 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_62 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_63 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_64 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_65 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_66 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_67 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_68 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_69 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_70 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_71 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_72 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_73 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => dina(8),
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => doutb_array(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => doutb_array(8),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(106),
      ENBWREN => enb_array(106),
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => enb,
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__68\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00200000"
    )
        port map (
      I0 => addra(12),
      I1 => addra(13),
      I2 => addra(14),
      I3 => addra(15),
      I4 => ena,
      O => ena_array(106)
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__68\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00200000"
    )
        port map (
      I0 => addrb(12),
      I1 => addrb(13),
      I2 => addrb(14),
      I3 => addrb(15),
      I4 => enb_0,
      O => enb_array(106)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vga_ram_blk_mem_gen_prim_wrapper_init__parameterized106\ is
  port (
    doutb_array : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    \addra_12__s_port_\ : in STD_LOGIC;
    \addrb_12__s_port_\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vga_ram_blk_mem_gen_prim_wrapper_init__parameterized106\ : entity is "blk_mem_gen_prim_wrapper_init";
end \vga_ram_blk_mem_gen_prim_wrapper_init__parameterized106\;

architecture STRUCTURE of \vga_ram_blk_mem_gen_prim_wrapper_init__parameterized106\ is
  signal \addra_12__s_net_1\ : STD_LOGIC;
  signal \addrb_12__s_net_1\ : STD_LOGIC;
  signal ena_array : STD_LOGIC_VECTOR ( 107 to 107 );
  signal enb_array : STD_LOGIC_VECTOR ( 107 to 107 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "INDEPENDENT";
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
  \addra_12__s_net_1\ <= \addra_12__s_port_\;
  \addrb_12__s_net_1\ <= \addrb_12__s_port_\;
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_01 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_02 => X"00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_05 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_06 => X"00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_09 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_0A => X"00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_0D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_0E => X"00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_01 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_02 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_03 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_04 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_05 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_06 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_07 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_08 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_09 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_10 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_11 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_12 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_13 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_21 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_22 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_23 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_24 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_25 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_26 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_27 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_28 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_29 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_30 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_31 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_32 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_33 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_41 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_42 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_43 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_44 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_45 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_46 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_47 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_48 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_49 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_50 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_51 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_52 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_53 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_61 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_62 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_63 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_64 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_65 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_66 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_67 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_68 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_69 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_70 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_71 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_72 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_73 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => dina(8),
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => doutb_array(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => doutb_array(8),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(107),
      ENBWREN => enb_array(107),
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => enb,
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__52\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00200000"
    )
        port map (
      I0 => addra(12),
      I1 => addra(13),
      I2 => addra(14),
      I3 => addra(15),
      I4 => \addra_12__s_net_1\,
      O => ena_array(107)
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__52\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00200000"
    )
        port map (
      I0 => addrb(12),
      I1 => addrb(13),
      I2 => addrb(14),
      I3 => addrb(15),
      I4 => \addrb_12__s_net_1\,
      O => enb_array(107)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vga_ram_blk_mem_gen_prim_wrapper_init__parameterized107\ is
  port (
    doutb_array : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC;
    enb_0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vga_ram_blk_mem_gen_prim_wrapper_init__parameterized107\ : entity is "blk_mem_gen_prim_wrapper_init";
end \vga_ram_blk_mem_gen_prim_wrapper_init__parameterized107\;

architecture STRUCTURE of \vga_ram_blk_mem_gen_prim_wrapper_init__parameterized107\ is
  signal ena_array : STD_LOGIC_VECTOR ( 108 to 108 );
  signal enb_array : STD_LOGIC_VECTOR ( 108 to 108 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "INDEPENDENT";
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_01 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_02 => X"00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_05 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_06 => X"00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_09 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_0A => X"00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_0D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_0E => X"00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_01 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_02 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_03 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_04 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_05 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_06 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_07 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_08 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_09 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_10 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_11 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_12 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_13 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_21 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_22 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_23 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_24 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_25 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_26 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_27 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_28 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_29 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_30 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_31 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_32 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_33 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_41 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_42 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_43 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_44 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_45 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_46 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_47 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_48 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_49 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_50 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_51 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_52 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_53 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_61 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_62 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_63 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_64 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_65 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_66 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_67 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_68 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_69 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_70 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_71 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_72 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_73 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => dina(8),
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => doutb_array(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => doutb_array(8),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(108),
      ENBWREN => enb_array(108),
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => enb,
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__69\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00200000"
    )
        port map (
      I0 => addra(13),
      I1 => addra(12),
      I2 => addra(14),
      I3 => addra(15),
      I4 => ena,
      O => ena_array(108)
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__69\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00200000"
    )
        port map (
      I0 => addrb(13),
      I1 => addrb(12),
      I2 => addrb(14),
      I3 => addrb(15),
      I4 => enb_0,
      O => enb_array(108)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vga_ram_blk_mem_gen_prim_wrapper_init__parameterized108\ is
  port (
    doutb_array : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    \addra_12__s_port_\ : in STD_LOGIC;
    \addrb_12__s_port_\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vga_ram_blk_mem_gen_prim_wrapper_init__parameterized108\ : entity is "blk_mem_gen_prim_wrapper_init";
end \vga_ram_blk_mem_gen_prim_wrapper_init__parameterized108\;

architecture STRUCTURE of \vga_ram_blk_mem_gen_prim_wrapper_init__parameterized108\ is
  signal \addra_12__s_net_1\ : STD_LOGIC;
  signal \addrb_12__s_net_1\ : STD_LOGIC;
  signal ena_array : STD_LOGIC_VECTOR ( 109 to 109 );
  signal enb_array : STD_LOGIC_VECTOR ( 109 to 109 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "INDEPENDENT";
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
  \addra_12__s_net_1\ <= \addra_12__s_port_\;
  \addrb_12__s_net_1\ <= \addrb_12__s_port_\;
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_01 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_02 => X"00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_05 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_06 => X"00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_09 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_0A => X"00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_0D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_0E => X"00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_01 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_02 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_03 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_04 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_05 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_06 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_07 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_08 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_09 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_10 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_11 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_12 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_13 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_21 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_22 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_23 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_24 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_25 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_26 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_27 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_28 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_29 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_30 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_31 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_32 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_33 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_41 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_42 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_43 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_44 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_45 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_46 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_47 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_48 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_49 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_50 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_51 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_52 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_53 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_61 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_62 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_63 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_64 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_65 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_66 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_67 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_68 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_69 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_70 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_71 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_72 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_73 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => dina(8),
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => doutb_array(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => doutb_array(8),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(109),
      ENBWREN => enb_array(109),
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => enb,
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__53\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00200000"
    )
        port map (
      I0 => addra(13),
      I1 => addra(12),
      I2 => addra(14),
      I3 => addra(15),
      I4 => \addra_12__s_net_1\,
      O => ena_array(109)
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__53\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00200000"
    )
        port map (
      I0 => addrb(13),
      I1 => addrb(12),
      I2 => addrb(14),
      I3 => addrb(15),
      I4 => \addrb_12__s_net_1\,
      O => enb_array(109)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vga_ram_blk_mem_gen_prim_wrapper_init__parameterized109\ is
  port (
    doutb_array : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC;
    enb_0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vga_ram_blk_mem_gen_prim_wrapper_init__parameterized109\ : entity is "blk_mem_gen_prim_wrapper_init";
end \vga_ram_blk_mem_gen_prim_wrapper_init__parameterized109\;

architecture STRUCTURE of \vga_ram_blk_mem_gen_prim_wrapper_init__parameterized109\ is
  signal ena_array : STD_LOGIC_VECTOR ( 110 to 110 );
  signal enb_array : STD_LOGIC_VECTOR ( 110 to 110 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "INDEPENDENT";
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_01 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_02 => X"00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_05 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_06 => X"00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_09 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_0A => X"00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_0D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_0E => X"00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_01 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_02 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_03 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_04 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_05 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_06 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_07 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_08 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_09 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_10 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_11 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_12 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_13 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_21 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_22 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_23 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_24 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_25 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_26 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_27 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_28 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_29 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_30 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_31 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_32 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_33 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_41 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_42 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_43 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_44 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_45 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_46 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_47 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_48 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_49 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_50 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_51 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_52 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_53 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_61 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_62 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_63 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_64 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_65 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_66 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_67 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_68 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_69 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_70 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_71 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_72 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_73 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => dina(8),
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => doutb_array(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => doutb_array(8),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(110),
      ENBWREN => enb_array(110),
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => enb,
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__70\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00800000"
    )
        port map (
      I0 => addra(12),
      I1 => addra(13),
      I2 => addra(14),
      I3 => addra(15),
      I4 => ena,
      O => ena_array(110)
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__70\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00800000"
    )
        port map (
      I0 => addrb(12),
      I1 => addrb(13),
      I2 => addrb(14),
      I3 => addrb(15),
      I4 => enb_0,
      O => enb_array(110)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vga_ram_blk_mem_gen_prim_wrapper_init__parameterized11\ is
  port (
    doutb_array : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC;
    enb_0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vga_ram_blk_mem_gen_prim_wrapper_init__parameterized11\ : entity is "blk_mem_gen_prim_wrapper_init";
end \vga_ram_blk_mem_gen_prim_wrapper_init__parameterized11\;

architecture STRUCTURE of \vga_ram_blk_mem_gen_prim_wrapper_init__parameterized11\ is
  signal ena_array : STD_LOGIC_VECTOR ( 12 to 12 );
  signal enb_array : STD_LOGIC_VECTOR ( 12 to 12 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "INDEPENDENT";
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"FC0000287FFFFEFFFC3FF02600000198000001F8639FCDBE001FFFFFFFFFFFFF",
      INITP_01 => X"65FA03B87FFFFDFCB017E420001290BFF907800000001EE0018710000001BFFF",
      INITP_02 => X"000000000000000000000000000000000E0F80FC07FC001FF07E0FFFE03FC3C0",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"FC0000003FFFFFFFFDBFF816B00003E000000000738087BC087FFFFFFFFFFFFF",
      INITP_05 => X"3B9DE7C33FFFFE7C8F13F21C188EF087FF07C20000011FF0F8FF000000030FFF",
      INITP_06 => X"000000000000000000000000000000001E0701F803FC001FF01F03FFFA3FC7A2",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"FC000034FFFE7FFFFFEFFF003C00000000000000607C3FB60837FE3FFFFFFFFF",
      INITP_09 => X"2000F003FFFFFE0080AFFA1F18C18DE003E1C200001FFBFFC7FF800000137FFF",
      INITP_0A => X"000000000000000000000000000000001F8F03F801FC003FF007C3FFFF3FCF13",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"C00000FFFFE07FFFFFFF9F900C000000000001983BFF0F8EE007F81FFFFFFCC7",
      INITP_0D => X"BE18FF03EFFFFFD120C89B0E1C80FF1003E0600001F033123CFC0000003BFFFF",
      INITP_0E => X"000000000000000000000000000000007FDF07FE00FE00FFF803E1FFFE1FCF19",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"A2A2A2A1A2EAEBEBA2A2A2A2A1A2A1A1A1A159A1A159595859A1A19958595858",
      INIT_01 => X"084888480088D1D190D9D11959A2A2A2A2A2A2A2A2A2A2A2A2A2615959599AA2",
      INIT_02 => X"8C15DD26252637C0C00000C0BF373737377F0000C0376EDDDD6E37367777C748",
      INIT_03 => X"030303040303030303040404040304044443444C4C8CCC151514151515CC8C8C",
      INIT_04 => X"4CD54C4C04040C0C0404040404040404040C0404040403C3C30303C3FB030303",
      INIT_05 => X"FBFBFBFBFBFB03440303FBFBFBFBC3FBFBFBFBFB030303434CCD5566AF9D158C",
      INIT_06 => X"04C3C4C4C3C3C3C3C3C3FBC3C3C3C3FBC3C3C3C3C3C3C303C3C3C3C3FBFBFBC3",
      INIT_07 => X"C4C4C4C4C4C404040C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0CC404C4040404",
      INIT_08 => X"0C0C0C0C0C0C0C0C0C0C040C0C0C04C4C404C4C4C4C4C3C3C3C3C3C3C3C3C4C4",
      INIT_09 => X"00000049090809B8376F6F6F6FE6661EDEDEDE1E95550D150D0D0D0D0C0D0D0D",
      INIT_0A => X"D19191889089499191919149484991D1D19148C0F8F8C000C0C0C00048914848",
      INIT_0B => X"DDDDDDDDDD6E26DDAEF7EEAEEE77BF76BF088888D1D1D088888890D190D1D1D1",
      INIT_0C => X"C8D0D0D1D1884888D190917F1D653F66158C8C9D2E266E6F15D41D5DE6DD9DDD",
      INIT_0D => X"BFAE555D26F7AE65AEEE265DD4159D5D9D559526AE360890D1D119D188909088",
      INIT_0E => X"8F101959621959195962A2A262591919101819195919D019195AA25A1911C848",
      INIT_0F => X"EE549D6DEEBF07C0BF77367F36EEBF0F484F88480748C036BF00C7367688D088",
      INIT_10 => X"62611088C8D0D088C8D0101962A2ABA25A1988D18807FFC7FF7648904848D100",
      INIT_11 => X"4B93D3D31C1C5C65E52E362E76BEFF07474F88D0191959595962AAEBEBEBA2A2",
      INIT_12 => X"A5E5E5A55CD4D3D4D4D38B4B0202C2FABABABAFAC2C2C2C2C2C2C2030B0B020B",
      INIT_13 => X"88D0D0D0191919D08F8FD0D01010101010C888888F474707FEFEFEFEB62DA5A5",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"A2A2A2A2A2AAEAEAA1A1A1A1A1A1A1A1A1595858585850105899A1A199585959",
      INIT_21 => X"48484807BF88D9D1D91919195959A1A2A259A2A2A2A2A259191919595961A2A2",
      INIT_22 => X"D4559DE66EAF78C07FF6AE6625266EEE37F7AE6626E654555D6EB8B8BFBF0848",
      INIT_23 => X"040404040303030303040C0C0C030303040404044C4C8CCCD4D4D5D4D4D48C8C",
      INIT_24 => X"15CC5515D5954C0C0C0C4C0C04040C4C4C0C0C0C0404C3C3C3C3C30303030303",
      INIT_25 => X"C3C3FBFBFBC303C3FB03FBFBFBC3FBC3C3C3C3C3C30303040444D5E626E65DD4",
      INIT_26 => X"0404C4C3C3C3C3C3C3C3C3C3C3C3C3C4C4C3C3C3C3C3C3C3C3C3FBFBC3FBC3C3",
      INIT_27 => X"C3C3C4C4C4C4040C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C040404040404",
      INIT_28 => X"0D0C0D0C0C0C0C0C0C0C040C0C04C4C404040404C3C3C4C4C3C3C4C4C3C3C4C4",
      INIT_29 => X"C0F8787837F7F7AFE7A6E6E7A65E5E1EDED5959555555555150D0D0D0C0D0C0C",
      INIT_2A => X"D191D1919191484949494849494900C0000800C0BF3777B8C0C0C0C008000000",
      INIT_2B => X"1415151515555DE62525666EAE3677BFBFC04890D0D111D1909090D1D1D1D1D1",
      INIT_2C => X"88D0D01919D1489019D19091C0C080F7DE9D5D9D6E256EAF5D8CCC8CCC151514",
      INIT_2D => X"7766D44C15DD9DE62666250CD4CC9DE6E69D9DDD2565BF488888D1191919D1D0",
      INIT_2E => X"D0D019195961615961A2A2A2625959595962A2A2A26219D1D01919111111C848",
      INIT_2F => X"00AE0C549DAE37777FAE257FC7C7D1196261194800FFFFC7FFFF484807D05910",
      INIT_30 => X"A2A2611911D019D0C8D0191961A2ABA26219D18800FF363736AEBF884800C749",
      INIT_31 => X"4B9393D41C1C1C5C64E5ED2D3676BEFE0707478FCFD019596262A2ABEBABA2A2",
      INIT_32 => X"A5A5EDA55C14D3D4D38B4B4B0202C2FABAB9B9FAC2C2C2C2C2C2C20B0B03030B",
      INIT_33 => X"0747D719101010D0D08FD0CFD0191010D088888F4F4707FEBEBEBEB66EE5A5A5",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"A2A2A2A2A2A2A2A1A19999A19959A1A159581017171010101058595910585859",
      INIT_41 => X"9090D148FF91900048901919D119616259595959595910D0D0D01019595962A2",
      INIT_42 => X"D4155526AFAEAE66269D9D5D559E26AFB726DD9D5D5D15155D267FC000C0C088",
      INIT_43 => X"04030304030304040404040C03040303040C040C4C4C8C8CD4D48CCCD4D5D48C",
      INIT_44 => X"CCD515155D15D58C0C0C0C0C0C0C0C4C4C4C0C0C040404040304040303040404",
      INIT_45 => X"FBFBFBFBFBFBFBC3FBFBC303C3C3C3C3C3C3C3C3C3C3C3C30404048CD4D4D4D4",
      INIT_46 => X"C4C4C4C4C3C4C3C3C3C4C3C4C4C4C40404C3C4C3C3C3C3C3C3C3C3C3C3C3C3C3",
      INIT_47 => X"C4C4C4C4C4C40C0C0C0D0C0C0C0C0C0C0C0D0D0D0D0C0C0C0C04C4C40CC40404",
      INIT_48 => X"0C0D0D0C0D0D0C0C0C0C0CC40404C4C404C4C4C4C3C3C3C4C4C4C4C3C4C4C4C4",
      INIT_49 => X"B8386E6F2EA69E9EA666A6661E1E1E1E1EDE959555965555150D0D150C0D0D0C",
      INIT_4A => X"9191919191494948484900C0C1B878377FC0C07F3FEE37B8B87FB88080B880B8",
      INIT_4B => X"8C94D5948CCC159D9D9DDD26AEEEAE3777FF4890D0D111D191919091D1D1D1D9",
      INIT_4C => X"8888D11911D190D11A1AD9D0D18948C0376E66EE3F37F7379D5DE6D48C8C8C8C",
      INIT_4D => X"BF1DD54C8C8C8CD5152580AE14145D9D555D9DE6DD66770088D1C81159595911",
      INIT_4E => X"191010191959615962A2A2A2A2A26262A2A2AAABABA262D0D1D1D0D1D1904848",
      INIT_4F => X"48009C26AF2625EFAE6625EE488988D159A2A219D990489188484888D1D06262",
      INIT_50 => X"A2A2626259191019D088111962AAABA2A25AD188C7767737EE65653607077636",
      INIT_51 => X"4B9393D3141C1C1C64A5A5EDEE36B6FEFFC7074F8FD010596262A2A2AAAAA2A2",
      INIT_52 => X"A5A5A55C5C5C13D3938B4B4B0B02C2C2BABABAFAFAC2C2C2C2C2034B4B0A4B4B",
      INIT_53 => X"4747D0101010101010C8C8CF10591910D0884F474707FFB6B6BEB6766EEDA5A5",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"A2A2A2A2A1A2A2A1595999A1595958585810170F0F17CFCF1710D0C8C8105861",
      INIT_61 => X"1A1A1A88484908000048D1D1901919191010191010D08F8F88D0D010105959A1",
      INIT_62 => X"8CD5149DE626E6E6E65D5D1415555EE626262626E55D15555D2666F7C07FC088",
      INIT_63 => X"040404040C040C4C4C4C0C0404040404044C0C448C4CD5159DAF269D5DD48C8C",
      INIT_64 => X"4C8C8C8C151DD4D4D58C0C0C0C0C044C4C4C0404040404040404040404040C04",
      INIT_65 => X"FBFBFBFBFBFBFBC3C3C3C3C3C3C3C4C4C30404C3C3C3C3C3C40404C4040C0C0C",
      INIT_66 => X"C4C4C3C4C4C4C4C3C4C4C4040404040404C4C4C3C3C3FBC3C3C3C3FBFBFBFBFB",
      INIT_67 => X"C4C404040C0C0C0C0D0C559595550D0D0C0C0C0D0D0C0C0CC4CCC4C4CCCCC4C4",
      INIT_68 => X"0D0D0D0D0D0D0C0C0C0CCCC4C404C4CCC4C4C4C4C4C3C4C3C3C4C483C4C4C4C4",
      INIT_69 => X"F76FA6A65E1EDEDE665E5E1E1E1EDEDEDEDE965555555555150D15150D0D0D0C",
      INIT_6A => X"49094991490000C0C0C0B83FF7B76F266FF73737F7F73830F7AFF738F7F737F7",
      INIT_6B => X"8C8CD4D4D4D45DDE9D9DE626AEF7AEAEEE77C0489191D191899149488891D191",
      INIT_6C => X"8888D1191119D1D119D9D1D9D1914800BF7F37373F7F37786E266F5D944C0B4C",
      INIT_6D => X"F72655D54C4CD58C553F4908BFAE666655D4D4145D2577FF079088D1191919D1",
      INIT_6E => X"625910D0191959596262A2A2A2A2A2A2A2A2AAABEBABAA191911D111D18807BF",
      INIT_6F => X"B791379DDD9DDD2625256E37C04890D11962A2625919191AD188D19088881962",
      INIT_70 => X"625962A2A25910D090D0D059A2A2ABABA25AD048BF77BF36A5AE1D2EBE4800B7",
      INIT_71 => X"93D3D3D4D41C141C5C6565A5EDED7676B6BEFE074FD0D019596262A2A2AAA262",
      INIT_72 => X"EDEDA45C645C1C14D38B4B4B0B0202C2C2BABAFAFAFAFAC202024B4B8B4B4B4B",
      INIT_73 => X"D0101010191010101010D010101019118847070707C7FEB6B6B6B67676362EED",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => dina(8),
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => doutb_array(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => doutb_array(8),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(12),
      ENBWREN => enb_array(12),
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => enb,
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__105\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00200000"
    )
        port map (
      I0 => addra(13),
      I1 => addra(12),
      I2 => addra(14),
      I3 => addra(15),
      I4 => ena,
      O => ena_array(12)
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__105\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00200000"
    )
        port map (
      I0 => addrb(13),
      I1 => addrb(12),
      I2 => addrb(14),
      I3 => addrb(15),
      I4 => enb_0,
      O => enb_array(12)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vga_ram_blk_mem_gen_prim_wrapper_init__parameterized110\ is
  port (
    doutb_array : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    \addra_12__s_port_\ : in STD_LOGIC;
    \addrb_12__s_port_\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vga_ram_blk_mem_gen_prim_wrapper_init__parameterized110\ : entity is "blk_mem_gen_prim_wrapper_init";
end \vga_ram_blk_mem_gen_prim_wrapper_init__parameterized110\;

architecture STRUCTURE of \vga_ram_blk_mem_gen_prim_wrapper_init__parameterized110\ is
  signal \addra_12__s_net_1\ : STD_LOGIC;
  signal \addrb_12__s_net_1\ : STD_LOGIC;
  signal ena_array : STD_LOGIC_VECTOR ( 111 to 111 );
  signal enb_array : STD_LOGIC_VECTOR ( 111 to 111 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "INDEPENDENT";
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
  \addra_12__s_net_1\ <= \addra_12__s_port_\;
  \addrb_12__s_net_1\ <= \addrb_12__s_port_\;
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_01 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_02 => X"00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_05 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_06 => X"00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_09 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_0A => X"00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_0D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_0E => X"00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_01 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_02 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_03 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_04 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_05 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_06 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_07 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_08 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_09 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_10 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_11 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_12 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_13 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_21 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_22 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_23 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_24 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_25 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_26 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_27 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_28 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_29 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_30 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_31 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_32 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_33 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_41 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_42 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_43 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_44 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_45 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_46 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_47 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_48 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_49 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_50 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_51 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_52 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_53 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_61 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_62 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_63 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_64 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_65 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_66 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_67 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_68 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_69 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_70 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_71 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_72 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_73 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => dina(8),
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => doutb_array(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => doutb_array(8),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(111),
      ENBWREN => enb_array(111),
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => enb,
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__54\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00800000"
    )
        port map (
      I0 => addra(12),
      I1 => addra(13),
      I2 => addra(14),
      I3 => addra(15),
      I4 => \addra_12__s_net_1\,
      O => ena_array(111)
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__54\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00800000"
    )
        port map (
      I0 => addrb(12),
      I1 => addrb(13),
      I2 => addrb(14),
      I3 => addrb(15),
      I4 => \addrb_12__s_net_1\,
      O => enb_array(111)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vga_ram_blk_mem_gen_prim_wrapper_init__parameterized111\ is
  port (
    doutb_array : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC;
    enb_0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vga_ram_blk_mem_gen_prim_wrapper_init__parameterized111\ : entity is "blk_mem_gen_prim_wrapper_init";
end \vga_ram_blk_mem_gen_prim_wrapper_init__parameterized111\;

architecture STRUCTURE of \vga_ram_blk_mem_gen_prim_wrapper_init__parameterized111\ is
  signal ena_array : STD_LOGIC_VECTOR ( 112 to 112 );
  signal enb_array : STD_LOGIC_VECTOR ( 112 to 112 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "INDEPENDENT";
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_01 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_02 => X"00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_05 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_06 => X"00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_09 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_0A => X"00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_0D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_0E => X"00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_01 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_02 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_03 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_04 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_05 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_06 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_07 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_08 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_09 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_10 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_11 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_12 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_13 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_21 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_22 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_23 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_24 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_25 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_26 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_27 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_28 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_29 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_30 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_31 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_32 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_33 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_41 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_42 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_43 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_44 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_45 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_46 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_47 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_48 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_49 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_50 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_51 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_52 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_53 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_61 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_62 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_63 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_64 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_65 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_66 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_67 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_68 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_69 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_70 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_71 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_72 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_73 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => dina(8),
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => doutb_array(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => doutb_array(8),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(112),
      ENBWREN => enb_array(112),
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => enb,
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__71\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00100000"
    )
        port map (
      I0 => addra(12),
      I1 => addra(13),
      I2 => addra(15),
      I3 => addra(14),
      I4 => ena,
      O => ena_array(112)
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__71\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00100000"
    )
        port map (
      I0 => addrb(12),
      I1 => addrb(13),
      I2 => addrb(15),
      I3 => addrb(14),
      I4 => enb_0,
      O => enb_array(112)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vga_ram_blk_mem_gen_prim_wrapper_init__parameterized112\ is
  port (
    doutb_array : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    \addra_12__s_port_\ : in STD_LOGIC;
    \addrb_12__s_port_\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vga_ram_blk_mem_gen_prim_wrapper_init__parameterized112\ : entity is "blk_mem_gen_prim_wrapper_init";
end \vga_ram_blk_mem_gen_prim_wrapper_init__parameterized112\;

architecture STRUCTURE of \vga_ram_blk_mem_gen_prim_wrapper_init__parameterized112\ is
  signal \addra_12__s_net_1\ : STD_LOGIC;
  signal \addrb_12__s_net_1\ : STD_LOGIC;
  signal ena_array : STD_LOGIC_VECTOR ( 113 to 113 );
  signal enb_array : STD_LOGIC_VECTOR ( 113 to 113 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "INDEPENDENT";
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
  \addra_12__s_net_1\ <= \addra_12__s_port_\;
  \addrb_12__s_net_1\ <= \addrb_12__s_port_\;
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_01 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_02 => X"00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_05 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_06 => X"00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_09 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_0A => X"00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_0D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_0E => X"00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_01 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_02 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_03 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_04 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_05 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_06 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_07 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_08 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_09 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_10 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_11 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_12 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_13 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_21 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_22 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_23 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_24 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_25 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_26 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_27 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_28 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_29 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_30 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_31 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_32 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_33 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_41 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_42 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_43 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_44 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_45 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_46 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_47 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_48 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_49 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_50 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_51 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_52 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_53 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_61 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_62 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_63 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_64 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_65 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_66 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_67 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_68 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_69 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_70 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_71 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_72 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_73 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => dina(8),
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => doutb_array(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => doutb_array(8),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(113),
      ENBWREN => enb_array(113),
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => enb,
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__55\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00100000"
    )
        port map (
      I0 => addra(12),
      I1 => addra(13),
      I2 => addra(15),
      I3 => addra(14),
      I4 => \addra_12__s_net_1\,
      O => ena_array(113)
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__55\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00100000"
    )
        port map (
      I0 => addrb(12),
      I1 => addrb(13),
      I2 => addrb(15),
      I3 => addrb(14),
      I4 => \addrb_12__s_net_1\,
      O => enb_array(113)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vga_ram_blk_mem_gen_prim_wrapper_init__parameterized113\ is
  port (
    doutb_array : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC;
    enb_0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vga_ram_blk_mem_gen_prim_wrapper_init__parameterized113\ : entity is "blk_mem_gen_prim_wrapper_init";
end \vga_ram_blk_mem_gen_prim_wrapper_init__parameterized113\;

architecture STRUCTURE of \vga_ram_blk_mem_gen_prim_wrapper_init__parameterized113\ is
  signal ena_array : STD_LOGIC_VECTOR ( 114 to 114 );
  signal enb_array : STD_LOGIC_VECTOR ( 114 to 114 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "INDEPENDENT";
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_01 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_02 => X"00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_05 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_06 => X"00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_09 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_0A => X"00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_0D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_0E => X"00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_01 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_02 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_03 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_04 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_05 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_06 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_07 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_08 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_09 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_10 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_11 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_12 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_13 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_21 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_22 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_23 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_24 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_25 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_26 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_27 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_28 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_29 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_30 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_31 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_32 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_33 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_41 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_42 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_43 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_44 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_45 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_46 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_47 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_48 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_49 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_50 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_51 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_52 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_53 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_61 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_62 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_63 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_64 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_65 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_66 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_67 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_68 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_69 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_70 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_71 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_72 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_73 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => dina(8),
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => doutb_array(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => doutb_array(8),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(114),
      ENBWREN => enb_array(114),
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => enb,
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__72\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00200000"
    )
        port map (
      I0 => addra(12),
      I1 => addra(13),
      I2 => addra(15),
      I3 => addra(14),
      I4 => ena,
      O => ena_array(114)
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__72\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00200000"
    )
        port map (
      I0 => addrb(12),
      I1 => addrb(13),
      I2 => addrb(15),
      I3 => addrb(14),
      I4 => enb_0,
      O => enb_array(114)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vga_ram_blk_mem_gen_prim_wrapper_init__parameterized114\ is
  port (
    doutb_array : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    \addra_12__s_port_\ : in STD_LOGIC;
    \addrb_12__s_port_\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vga_ram_blk_mem_gen_prim_wrapper_init__parameterized114\ : entity is "blk_mem_gen_prim_wrapper_init";
end \vga_ram_blk_mem_gen_prim_wrapper_init__parameterized114\;

architecture STRUCTURE of \vga_ram_blk_mem_gen_prim_wrapper_init__parameterized114\ is
  signal \addra_12__s_net_1\ : STD_LOGIC;
  signal \addrb_12__s_net_1\ : STD_LOGIC;
  signal ena_array : STD_LOGIC_VECTOR ( 115 to 115 );
  signal enb_array : STD_LOGIC_VECTOR ( 115 to 115 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "INDEPENDENT";
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
  \addra_12__s_net_1\ <= \addra_12__s_port_\;
  \addrb_12__s_net_1\ <= \addrb_12__s_port_\;
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_01 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_02 => X"00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_05 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_06 => X"00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_09 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_0A => X"00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_0D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_0E => X"00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_01 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_02 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_03 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_04 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_05 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_06 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_07 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_08 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_09 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_10 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_11 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_12 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_13 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_21 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_22 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_23 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_24 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_25 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_26 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_27 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_28 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_29 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_30 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_31 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_32 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_33 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_41 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_42 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_43 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_44 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_45 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_46 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_47 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_48 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_49 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_50 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_51 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_52 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_53 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_61 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_62 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_63 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_64 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_65 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_66 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_67 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_68 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_69 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_70 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_71 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_72 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_73 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => dina(8),
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => doutb_array(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => doutb_array(8),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(115),
      ENBWREN => enb_array(115),
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => enb,
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__56\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00200000"
    )
        port map (
      I0 => addra(12),
      I1 => addra(13),
      I2 => addra(15),
      I3 => addra(14),
      I4 => \addra_12__s_net_1\,
      O => ena_array(115)
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__56\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00200000"
    )
        port map (
      I0 => addrb(12),
      I1 => addrb(13),
      I2 => addrb(15),
      I3 => addrb(14),
      I4 => \addrb_12__s_net_1\,
      O => enb_array(115)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vga_ram_blk_mem_gen_prim_wrapper_init__parameterized115\ is
  port (
    doutb_array : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC;
    enb_0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vga_ram_blk_mem_gen_prim_wrapper_init__parameterized115\ : entity is "blk_mem_gen_prim_wrapper_init";
end \vga_ram_blk_mem_gen_prim_wrapper_init__parameterized115\;

architecture STRUCTURE of \vga_ram_blk_mem_gen_prim_wrapper_init__parameterized115\ is
  signal ena_array : STD_LOGIC_VECTOR ( 116 to 116 );
  signal enb_array : STD_LOGIC_VECTOR ( 116 to 116 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "INDEPENDENT";
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_01 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_02 => X"00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_05 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_06 => X"00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_09 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_0A => X"00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_0D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_0E => X"00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_01 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_02 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_03 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_04 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_05 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_06 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_07 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_08 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_09 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_10 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_11 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_12 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_13 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_21 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_22 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_23 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_24 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_25 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_26 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_27 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_28 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_29 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_30 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_31 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_32 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_33 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_41 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_42 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_43 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_44 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_45 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_46 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_47 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_48 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_49 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_50 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_51 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_52 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_53 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_61 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_62 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_63 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_64 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_65 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_66 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_67 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_68 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_69 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_70 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_71 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_72 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_73 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => dina(8),
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => doutb_array(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => doutb_array(8),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(116),
      ENBWREN => enb_array(116),
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => enb,
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__73\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00200000"
    )
        port map (
      I0 => addra(13),
      I1 => addra(12),
      I2 => addra(15),
      I3 => addra(14),
      I4 => ena,
      O => ena_array(116)
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__73\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00200000"
    )
        port map (
      I0 => addrb(13),
      I1 => addrb(12),
      I2 => addrb(15),
      I3 => addrb(14),
      I4 => enb_0,
      O => enb_array(116)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vga_ram_blk_mem_gen_prim_wrapper_init__parameterized116\ is
  port (
    doutb_array : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    \addra_12__s_port_\ : in STD_LOGIC;
    \addrb_12__s_port_\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vga_ram_blk_mem_gen_prim_wrapper_init__parameterized116\ : entity is "blk_mem_gen_prim_wrapper_init";
end \vga_ram_blk_mem_gen_prim_wrapper_init__parameterized116\;

architecture STRUCTURE of \vga_ram_blk_mem_gen_prim_wrapper_init__parameterized116\ is
  signal \addra_12__s_net_1\ : STD_LOGIC;
  signal \addrb_12__s_net_1\ : STD_LOGIC;
  signal ena_array : STD_LOGIC_VECTOR ( 117 to 117 );
  signal enb_array : STD_LOGIC_VECTOR ( 117 to 117 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "INDEPENDENT";
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
  \addra_12__s_net_1\ <= \addra_12__s_port_\;
  \addrb_12__s_net_1\ <= \addrb_12__s_port_\;
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_01 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_02 => X"00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_05 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_06 => X"00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_09 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_0A => X"00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_0D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_0E => X"00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_01 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_02 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_03 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_04 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_05 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_06 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_07 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_08 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_09 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_10 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_11 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_12 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_13 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_21 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_22 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_23 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_24 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_25 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_26 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_27 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_28 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_29 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_30 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_31 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_32 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_33 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_41 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_42 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_43 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_44 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_45 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_46 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_47 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_48 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_49 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_50 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_51 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_52 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_53 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_61 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_62 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_63 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_64 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_65 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_66 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_67 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_68 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_69 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_70 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_71 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_72 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_73 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => dina(8),
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => doutb_array(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => doutb_array(8),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(117),
      ENBWREN => enb_array(117),
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => enb,
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__57\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00200000"
    )
        port map (
      I0 => addra(13),
      I1 => addra(12),
      I2 => addra(15),
      I3 => addra(14),
      I4 => \addra_12__s_net_1\,
      O => ena_array(117)
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__57\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00200000"
    )
        port map (
      I0 => addrb(13),
      I1 => addrb(12),
      I2 => addrb(15),
      I3 => addrb(14),
      I4 => \addrb_12__s_net_1\,
      O => enb_array(117)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vga_ram_blk_mem_gen_prim_wrapper_init__parameterized117\ is
  port (
    doutb_array : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC;
    enb_0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vga_ram_blk_mem_gen_prim_wrapper_init__parameterized117\ : entity is "blk_mem_gen_prim_wrapper_init";
end \vga_ram_blk_mem_gen_prim_wrapper_init__parameterized117\;

architecture STRUCTURE of \vga_ram_blk_mem_gen_prim_wrapper_init__parameterized117\ is
  signal ena_array : STD_LOGIC_VECTOR ( 118 to 118 );
  signal enb_array : STD_LOGIC_VECTOR ( 118 to 118 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "INDEPENDENT";
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_01 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_02 => X"00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_05 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_06 => X"00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_09 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_0A => X"00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_0D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_0E => X"00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_01 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_02 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_03 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_04 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_05 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_06 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_07 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_08 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_09 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_10 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_11 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_12 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_13 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_21 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_22 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_23 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_24 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_25 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_26 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_27 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_28 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_29 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_30 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_31 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_32 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_33 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_41 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_42 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_43 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_44 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_45 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_46 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_47 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_48 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_49 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_50 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_51 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_52 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_53 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_61 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_62 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_63 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_64 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_65 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_66 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_67 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_68 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_69 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_70 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_71 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_72 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_73 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => dina(8),
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => doutb_array(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => doutb_array(8),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(118),
      ENBWREN => enb_array(118),
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => enb,
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__74\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00800000"
    )
        port map (
      I0 => addra(12),
      I1 => addra(13),
      I2 => addra(15),
      I3 => addra(14),
      I4 => ena,
      O => ena_array(118)
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__74\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00800000"
    )
        port map (
      I0 => addrb(12),
      I1 => addrb(13),
      I2 => addrb(15),
      I3 => addrb(14),
      I4 => enb_0,
      O => enb_array(118)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vga_ram_blk_mem_gen_prim_wrapper_init__parameterized118\ is
  port (
    doutb_array : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    \addra_12__s_port_\ : in STD_LOGIC;
    \addrb_12__s_port_\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vga_ram_blk_mem_gen_prim_wrapper_init__parameterized118\ : entity is "blk_mem_gen_prim_wrapper_init";
end \vga_ram_blk_mem_gen_prim_wrapper_init__parameterized118\;

architecture STRUCTURE of \vga_ram_blk_mem_gen_prim_wrapper_init__parameterized118\ is
  signal \addra_12__s_net_1\ : STD_LOGIC;
  signal \addrb_12__s_net_1\ : STD_LOGIC;
  signal ena_array : STD_LOGIC_VECTOR ( 119 to 119 );
  signal enb_array : STD_LOGIC_VECTOR ( 119 to 119 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "INDEPENDENT";
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
  \addra_12__s_net_1\ <= \addra_12__s_port_\;
  \addrb_12__s_net_1\ <= \addrb_12__s_port_\;
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_01 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_02 => X"00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_05 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_06 => X"00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_09 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_0A => X"00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_0D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_0E => X"00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_01 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_02 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_03 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_04 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_05 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_06 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_07 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_08 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_09 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_10 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_11 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_12 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_13 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_21 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_22 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_23 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_24 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_25 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_26 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_27 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_28 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_29 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_30 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_31 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_32 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_33 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_41 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_42 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_43 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_44 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_45 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_46 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_47 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_48 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_49 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_50 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_51 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_52 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_53 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_61 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_62 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_63 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_64 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_65 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_66 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_67 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_68 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_69 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_70 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_71 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_72 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_73 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => dina(8),
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => doutb_array(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => doutb_array(8),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(119),
      ENBWREN => enb_array(119),
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => enb,
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__58\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00800000"
    )
        port map (
      I0 => addra(12),
      I1 => addra(13),
      I2 => addra(15),
      I3 => addra(14),
      I4 => \addra_12__s_net_1\,
      O => ena_array(119)
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__58\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00800000"
    )
        port map (
      I0 => addrb(12),
      I1 => addrb(13),
      I2 => addrb(15),
      I3 => addrb(14),
      I4 => \addrb_12__s_net_1\,
      O => enb_array(119)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vga_ram_blk_mem_gen_prim_wrapper_init__parameterized119\ is
  port (
    doutb_array : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC;
    enb_0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vga_ram_blk_mem_gen_prim_wrapper_init__parameterized119\ : entity is "blk_mem_gen_prim_wrapper_init";
end \vga_ram_blk_mem_gen_prim_wrapper_init__parameterized119\;

architecture STRUCTURE of \vga_ram_blk_mem_gen_prim_wrapper_init__parameterized119\ is
  signal ena_array : STD_LOGIC_VECTOR ( 120 to 120 );
  signal enb_array : STD_LOGIC_VECTOR ( 120 to 120 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "INDEPENDENT";
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => dina(8),
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => doutb_array(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => doutb_array(8),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(120),
      ENBWREN => enb_array(120),
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => enb,
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__75\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10000000"
    )
        port map (
      I0 => addra(12),
      I1 => addra(13),
      I2 => addra(14),
      I3 => addra(15),
      I4 => ena,
      O => ena_array(120)
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__75\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10000000"
    )
        port map (
      I0 => addrb(12),
      I1 => addrb(13),
      I2 => addrb(14),
      I3 => addrb(15),
      I4 => enb_0,
      O => enb_array(120)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vga_ram_blk_mem_gen_prim_wrapper_init__parameterized12\ is
  port (
    doutb_array : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    \addra_12__s_port_\ : in STD_LOGIC;
    \addrb_12__s_port_\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vga_ram_blk_mem_gen_prim_wrapper_init__parameterized12\ : entity is "blk_mem_gen_prim_wrapper_init";
end \vga_ram_blk_mem_gen_prim_wrapper_init__parameterized12\;

architecture STRUCTURE of \vga_ram_blk_mem_gen_prim_wrapper_init__parameterized12\ is
  signal \addra_12__s_net_1\ : STD_LOGIC;
  signal \addrb_12__s_net_1\ : STD_LOGIC;
  signal ena_array : STD_LOGIC_VECTOR ( 13 to 13 );
  signal enb_array : STD_LOGIC_VECTOR ( 13 to 13 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "INDEPENDENT";
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
  \addra_12__s_net_1\ <= \addra_12__s_port_\;
  \addrb_12__s_net_1\ <= \addrb_12__s_port_\;
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"400001FFFFC01FFFFFFFFFF000000000000001761FFEDFEDC720200FFFFFFC07",
      INITP_01 => X"F3C7B801FFFFFFF061431B0E1F00F81010606000CF8FE0E0F0E00000000FFFFF",
      INITP_02 => X"00000000000000000000000000000000FFE01FFFC07E00FFA001F0FFFF3FC32C",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"800007FFFFC003FFFFFFFFA40003E000000002F99F7C29ACC4300007FFFFFEE7",
      INITP_05 => X"A2D1C100FFFFFFFAA1806A060108FB10E7833FFFF01F3FFF0000000000F7FFFF",
      INITP_06 => X"00000000000000000000000000000000F0803FFFC01F00FE0001F01FFFBFF0C1",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"F044FFFFFFC003FFFFFF3FF00002580002060DEEF83D18FC0338000FFFFFFDA7",
      INITP_09 => X"F2018241FFFFFFFEB0C63B04001BF38E064E1C1C00F204000000000001FFFFFF",
      INITP_0A => X"00000000000000000000000000000000F8007FFFCC1FFFFC0001F81FFFFFFEE0",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"F0317FFFFFC001FFFFFF2FD00008F4000B81125C507F08EF81B0001FFFFFF0E1",
      INITP_0D => X"360F00B09FFFFFFF5F9F5B80001087867E63180001E000000000000007FFFFFF",
      INITP_0E => X"00000000000000000000000000000000FC0E7FFFF81FFFF80001F01FFF9FFEFF",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"A1A2A2A2A1A1A1A15959995959585858501010101010CF868F8F3E47D0181959",
      INIT_01 => X"6259D19007BFB8B80007FF074888D1D0D0D010D0C888474788D0D0D010515959",
      INIT_02 => X"4C8CD45DA6E6E69D5D151555555DA626E5E6F780379D9D5414559D6EBFF84819",
      INIT_03 => X"040C0C0C0C040C4C4C4C4C0C030404040C040C4C4C4C8C5DF77F3F376E9D148C",
      INIT_04 => X"0C4C4D4C4C8C8CD5D5D44C0C0C0C4C4C8CD4CD4C4C4C040C040404040C0C040C",
      INIT_05 => X"FBFBFBFBFBFBC3C3C3C3C3C3C3C3C4C4C3C4C3C3C3C3C3C4C4C4C4C404040404",
      INIT_06 => X"C4C4C4C4C4C4C4C4C4C404040C0C0C0C0C0404C4C3C3C3C3C3C3C3FBC3FBFBFB",
      INIT_07 => X"0CC40C0C0C0C0D0D0D0D0D0D550C0C0C0C0D0C0C0C0C0CCCCCC4C4CCCCC4C4CC",
      INIT_08 => X"0D0D0D0D0C0C0D0D0C0C040CCCCCC4CCC4C3C4C4C4C4C4C4C4C4C4C4C4C4C4C4",
      INIT_09 => X"E65E1E1EDDD695961E1E1EDE9E969696969E965555555515154D554D0D0D150D",
      INIT_0A => X"C0C00900C0783F7838FFAF2FE6A6A6A65E5DE62E2E6E6F2EE6E6E6262E266F6F",
      INIT_0B => X"0B4CD4E62E2E6EAE6EA6E62EAEF76E6E2637C008914848490800080000484900",
      INIT_0C => X"4848D11911191919D148489088914800B83778783FF766F7AF2626A6940C0C4C",
      INIT_0D => X"65E655D54C4CD59EAF8700484848C036F626CC149DAE7FC7488888D0191919D1",
      INIT_0E => X"62A262181019596262A2A2A2A2A2AAABA2AAA2EBEBEBABA259191919D188D148",
      INIT_0F => X"7F7780DD8BCCE69D5DDD66EEEEBFC7FF7688595A19D1D0888848488848078F19",
      INIT_10 => X"625962ABA2625959D0D01962A2AAABEBAB6288470000BEBFAEEE7F48FFC70700",
      INIT_11 => X"D41CD41C141C1C1C1C1C5C64A4E4ED3575B6BEFE074F88D0101959A2A2AAABA2",
      INIT_12 => X"2E2DEDA5A5A5A5655CD4938B4B0B03C2BABABAC2BAC2C2C202024B8B938B8B93",
      INIT_13 => X"5910101010101010101010D0D0D0D0884F0707C7FEFEB6B6B6B67676B6B67676",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"A1A16159A2A1A1A1A1A1A1A1595958581010101058581046FEB67647D1191919",
      INIT_21 => X"625AD14808BFEEAE0000BFBF07478888C8D0D0888F4747474788C8D0D0595961",
      INIT_22 => X"5DD5D55D5D5E5D14D5151D5D5D9E266E6EF780083F2626DD5DD4DEEFBFBF00D1",
      INIT_23 => X"0C4C4C4C4C4C8C8CD58C8CD4D5D48C4C0C044C4C4C4C1466377FBFBF80F66E9D",
      INIT_24 => X"040C0C0C0C4C0C0C0C0C0C0C0C955D5D14E5158C8C8C4C4C4C0304040C4C4C0C",
      INIT_25 => X"C3FBFBC3FBFBFBFBC3C3C3C3C3C4C4C4C4C4C4C4C3C3C3C4C404C40404C40404",
      INIT_26 => X"C4C4C4C4C4C4C4C4C4C4040C0C4C0C0C0C4C0C040404C4C4C3C3C3C3FBFBC3C3",
      INIT_27 => X"CC0C0C0C0C0C0C0D0D0C0D0D0C0C0D0D0D0C0D0C0CCCCCCCCCC4CCCCCCC4C4C4",
      INIT_28 => X"0D0D0D0D0D0D0D0DCCCCCCCC0CCCCCC4CCC4C4C4C4C4C4C3C484C4C4C4C4C4CC",
      INIT_29 => X"9595D69595955555559E9E9696969696969E9E5555151515154D550D15150D0D",
      INIT_2A => X"3878B878F7B7B7B76F2F2FE65E5D5E1ED5D51D1D5E5E9E5E1E1D155D9E1D5E5D",
      INIT_2B => X"1565E66EF77FC0C080B72E2E6E26E6E66EF77FC0C0BFB8B87F78B8B8B8B87878",
      INIT_2C => X"484888D1D1D1D119D1480000C7004800BF7F777837259D9E6E2626558C8C94D5",
      INIT_2D => X"376EE6D48C4D4C553F4848914890D90000379DD49D657F0740484890D1191190",
      INIT_2E => X"59A2A26259595962A2A2A2A2AAABEBABABABA2ABEBABABAB6219195A19D919D9",
      INIT_2F => X"BFAD3666CC439D260CDDF737666EEEBF76FF4888D1D100BF00884848489090D0",
      INIT_30 => X"A26262A2A262626219D1195962ABABEBEBAB6219D0D18848C7C79048400700BF",
      INIT_31 => X"1414141C1C1C1C14141C5C5CA4E5ED2D3676B6FE07074F88D0D0D01961A2A2A2",
      INIT_32 => X"2D2DEDEDEDEDEDA5645C1C93934B0B02C2C2C2C2C2C2C2C2024B8B939393D414",
      INIT_33 => X"A2591010D0D0D0D010D0D0C8888848470707FEFEB6B6B6B6B676B6B6B6BEBF76",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"59595959A2A2A2A2A2A1A1A1A1595958585858101010D0FE35ED3640C8101010",
      INIT_41 => X"D1D1D1488800773700007676FF48888888D0C8884747474747878FD011595959",
      INIT_42 => X"3F55151D15D5D5D5D5D51D9E5DA626780849497E7FF7AF2E5D15DD377FBF0088",
      INIT_43 => X"4C4C044C4CD515D4D5D5D4D5D4155DD54C4C4CD45D5D2E80807F8708C080C708",
      INIT_44 => X"04040C0C0C0C0C0C0C0C0C0C0CD5A66EF777EFDD158C8D8C8C4C0C0C0C4D954C",
      INIT_45 => X"C3C3C3FBFBC3FBC3C4C3C3C3C3C3C3C40404C4C4C4C3C3C4C4C4C4C404040404",
      INIT_46 => X"C4C4C4CCC4C4C4C4CCCC0C0C0C4C4D954CD5954C0C04C4C4C3C3C4C3C38383C3",
      INIT_47 => X"CCCCCCCC0D0C0C0D0DCC0C0C0DCC0D0DCCCCCCCCCCCCCCC4CCCCCCC4C4C4CCC4",
      INIT_48 => X"0D0D0D0D0D0C0DCCCCCCCCCCCCC4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4CC",
      INIT_49 => X"55155555555555555555559696959695555555551515151515151515150D0D0D",
      INIT_4A => X"B7F7F0F02F2F2F2FA7A7A61EDED51ED59595DEDDD51EDED5D595959595959595",
      INIT_4B => X"2E256EB7F7378008087FF726E6E69E2E6FAFF7787837F7B7F7F7F73F3F38F7F7",
      INIT_4C => X"48484888D19190D1D14848F837F67F807F373737AE26E6145D6EF76E9D5D5D2E",
      INIT_4D => X"BFEE3FE6D54C444CE6C74888D11962D149EEDD55DDAE36BF00488890D111D190",
      INIT_4E => X"191962A25919596162A2A2A2A2EBEBEBEBEBABABABABABABA2A2621919191A91",
      INIT_4F => X"FF7777BF258B55252525F7EE65256576FF4807478888C7EEEEC740000748D019",
      INIT_50 => X"6262A2A2A25962625919191961A2ABABABABAB5A191919D0191919D0D0D08800",
      INIT_51 => X"1C5C1C1C5C5C1C131C1C5C64A4EDED2D3676B6FEC6074F88D0D0D01019615959",
      INIT_52 => X"2D2DEDED2D2DA56564645CD4D4934B0B0202020202020202024B8BD3D4D41C1C",
      INIT_53 => X"A259591910D0D0D0D0C8888F4707070707FFFEBEB676767676767676B6B6B636",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"5959199AA2AAE2A2E2E2A2A1A1A15958581010108747884FBE76B6078FC8C810",
      INIT_61 => X"C000000089D10077BF0076B7074888C8D0C88888470747478F8F8F1059595959",
      INIT_62 => X"517F6E15D5D5D5D5D5155DA6A65DE6C191919191C7F62626E65DDEAE377F7880",
      INIT_63 => X"954C4CD5E626E65D5DD48C8C8C94D55D954C95556EF77F4908C008C0BFC0D191",
      INIT_64 => X"040C0C0C0C0C0C0C0C0C0C04C4048C267FB8BF77F79D8C8C8C8C0C0C0C4C4C95",
      INIT_65 => X"C4FBC3FBC3C3C3C4C4C4C3C4C4C4C4C40404C404C4C4C4C4CCC404C404040404",
      INIT_66 => X"C4C4CCCCCCCCCCCCCCCC0C0C0C0C95D59595954D0C0404C4C4C4C4C4C3C4C4C3",
      INIT_67 => X"CCCCCDCC0D0D0D0D0D0DCCCD0D0D0DCD0DCDCCCCCCCCCCCCCCCCCCC4CCC4C4C4",
      INIT_68 => X"0D0D0D0D0DCCCCC4C4CCC4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4CCCCCC",
      INIT_69 => X"1515151515151515151555555555565555551515151515150D0D15150D0D0D0D",
      INIT_6A => X"7777B0776F6F2FEF66661E9596959595955595DEDE9595959555555555555555",
      INIT_6B => X"6E80BFC0C080BF0849C03FB7772FE6E626B7F73037B76F6F77B7B7F0F0B7B7B7",
      INIT_6C => X"4800000088918848484808C0EE2526F737AFF7F76EE6E65D5D6FF76E6F9D9D6E",
      INIT_6D => X"483726E6155D145D55EE881919626219D0B866DD9DEE77B7FF48888890D1D190",
      INIT_6E => X"19D1D059591919195962A2A2A2ABEBEBEBEBEBEBABA2A2A2A2ABA25A19626219",
      INIT_6F => X"8807FFC0F79D54256E2525F6BFBFC7C70788D088888807EE9465BFC7074888D1",
      INIT_70 => X"596262616262626219D1D0195962A2A2A2A2A259191919D11119626262626219",
      INIT_71 => X"64645C5C5C5C5C5C1C141C5CA4E4E52D7676BEFE07074F8888D0D01919595959",
      INIT_72 => X"2D2D2D2D2DEDA56564641CD4D4D3934B4B0B0A020A0202020B4B8B93D4145C5C",
      INIT_73 => X"A29A59595911D0D0888F473FFFFEFE3F07FFFEBEB6766E2E6E2E76767676762E",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => dina(8),
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => doutb_array(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => doutb_array(8),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(13),
      ENBWREN => enb_array(13),
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => enb,
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00200000"
    )
        port map (
      I0 => addra(13),
      I1 => addra(12),
      I2 => addra(14),
      I3 => addra(15),
      I4 => \addra_12__s_net_1\,
      O => ena_array(13)
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00200000"
    )
        port map (
      I0 => addrb(13),
      I1 => addrb(12),
      I2 => addrb(14),
      I3 => addrb(15),
      I4 => \addrb_12__s_net_1\,
      O => enb_array(13)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vga_ram_blk_mem_gen_prim_wrapper_init__parameterized120\ is
  port (
    doutb_array : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    \addra_12__s_port_\ : in STD_LOGIC;
    \addrb_12__s_port_\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vga_ram_blk_mem_gen_prim_wrapper_init__parameterized120\ : entity is "blk_mem_gen_prim_wrapper_init";
end \vga_ram_blk_mem_gen_prim_wrapper_init__parameterized120\;

architecture STRUCTURE of \vga_ram_blk_mem_gen_prim_wrapper_init__parameterized120\ is
  signal \addra_12__s_net_1\ : STD_LOGIC;
  signal \addrb_12__s_net_1\ : STD_LOGIC;
  signal ena_array : STD_LOGIC_VECTOR ( 121 to 121 );
  signal enb_array : STD_LOGIC_VECTOR ( 121 to 121 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "INDEPENDENT";
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
  \addra_12__s_net_1\ <= \addra_12__s_port_\;
  \addrb_12__s_net_1\ <= \addrb_12__s_port_\;
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => dina(8),
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => doutb_array(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => doutb_array(8),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(121),
      ENBWREN => enb_array(121),
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => enb,
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__59\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10000000"
    )
        port map (
      I0 => addra(12),
      I1 => addra(13),
      I2 => addra(14),
      I3 => addra(15),
      I4 => \addra_12__s_net_1\,
      O => ena_array(121)
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__59\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10000000"
    )
        port map (
      I0 => addrb(12),
      I1 => addrb(13),
      I2 => addrb(14),
      I3 => addrb(15),
      I4 => \addrb_12__s_net_1\,
      O => enb_array(121)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vga_ram_blk_mem_gen_prim_wrapper_init__parameterized121\ is
  port (
    doutb_array : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC;
    enb_0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vga_ram_blk_mem_gen_prim_wrapper_init__parameterized121\ : entity is "blk_mem_gen_prim_wrapper_init";
end \vga_ram_blk_mem_gen_prim_wrapper_init__parameterized121\;

architecture STRUCTURE of \vga_ram_blk_mem_gen_prim_wrapper_init__parameterized121\ is
  signal ena_array : STD_LOGIC_VECTOR ( 122 to 122 );
  signal enb_array : STD_LOGIC_VECTOR ( 122 to 122 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "INDEPENDENT";
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => dina(8),
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => doutb_array(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => doutb_array(8),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(122),
      ENBWREN => enb_array(122),
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => enb,
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__76\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20000000"
    )
        port map (
      I0 => addra(12),
      I1 => addra(13),
      I2 => addra(14),
      I3 => addra(15),
      I4 => ena,
      O => ena_array(122)
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__76\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20000000"
    )
        port map (
      I0 => addrb(12),
      I1 => addrb(13),
      I2 => addrb(14),
      I3 => addrb(15),
      I4 => enb_0,
      O => enb_array(122)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vga_ram_blk_mem_gen_prim_wrapper_init__parameterized122\ is
  port (
    doutb_array : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    \addra_12__s_port_\ : in STD_LOGIC;
    \addrb_12__s_port_\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vga_ram_blk_mem_gen_prim_wrapper_init__parameterized122\ : entity is "blk_mem_gen_prim_wrapper_init";
end \vga_ram_blk_mem_gen_prim_wrapper_init__parameterized122\;

architecture STRUCTURE of \vga_ram_blk_mem_gen_prim_wrapper_init__parameterized122\ is
  signal \addra_12__s_net_1\ : STD_LOGIC;
  signal \addrb_12__s_net_1\ : STD_LOGIC;
  signal ena_array : STD_LOGIC_VECTOR ( 123 to 123 );
  signal enb_array : STD_LOGIC_VECTOR ( 123 to 123 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "INDEPENDENT";
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
  \addra_12__s_net_1\ <= \addra_12__s_port_\;
  \addrb_12__s_net_1\ <= \addrb_12__s_port_\;
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => dina(8),
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => doutb_array(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => doutb_array(8),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(123),
      ENBWREN => enb_array(123),
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => enb,
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__60\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20000000"
    )
        port map (
      I0 => addra(12),
      I1 => addra(13),
      I2 => addra(14),
      I3 => addra(15),
      I4 => \addra_12__s_net_1\,
      O => ena_array(123)
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__60\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20000000"
    )
        port map (
      I0 => addrb(12),
      I1 => addrb(13),
      I2 => addrb(14),
      I3 => addrb(15),
      I4 => \addrb_12__s_net_1\,
      O => enb_array(123)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vga_ram_blk_mem_gen_prim_wrapper_init__parameterized123\ is
  port (
    doutb_array : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC;
    enb_0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vga_ram_blk_mem_gen_prim_wrapper_init__parameterized123\ : entity is "blk_mem_gen_prim_wrapper_init";
end \vga_ram_blk_mem_gen_prim_wrapper_init__parameterized123\;

architecture STRUCTURE of \vga_ram_blk_mem_gen_prim_wrapper_init__parameterized123\ is
  signal ena_array : STD_LOGIC_VECTOR ( 124 to 124 );
  signal enb_array : STD_LOGIC_VECTOR ( 124 to 124 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "INDEPENDENT";
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => dina(8),
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => doutb_array(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => doutb_array(8),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(124),
      ENBWREN => enb_array(124),
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => enb,
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__77\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20000000"
    )
        port map (
      I0 => addra(13),
      I1 => addra(12),
      I2 => addra(14),
      I3 => addra(15),
      I4 => ena,
      O => ena_array(124)
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__77\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20000000"
    )
        port map (
      I0 => addrb(13),
      I1 => addrb(12),
      I2 => addrb(14),
      I3 => addrb(15),
      I4 => enb_0,
      O => enb_array(124)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vga_ram_blk_mem_gen_prim_wrapper_init__parameterized124\ is
  port (
    doutb_array : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    \addra_12__s_port_\ : in STD_LOGIC;
    \addrb_12__s_port_\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vga_ram_blk_mem_gen_prim_wrapper_init__parameterized124\ : entity is "blk_mem_gen_prim_wrapper_init";
end \vga_ram_blk_mem_gen_prim_wrapper_init__parameterized124\;

architecture STRUCTURE of \vga_ram_blk_mem_gen_prim_wrapper_init__parameterized124\ is
  signal \addra_12__s_net_1\ : STD_LOGIC;
  signal \addrb_12__s_net_1\ : STD_LOGIC;
  signal ena_array : STD_LOGIC_VECTOR ( 125 to 125 );
  signal enb_array : STD_LOGIC_VECTOR ( 125 to 125 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "INDEPENDENT";
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
  \addra_12__s_net_1\ <= \addra_12__s_port_\;
  \addrb_12__s_net_1\ <= \addrb_12__s_port_\;
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => dina(8),
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => doutb_array(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => doutb_array(8),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(125),
      ENBWREN => enb_array(125),
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => enb,
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__61\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20000000"
    )
        port map (
      I0 => addra(13),
      I1 => addra(12),
      I2 => addra(14),
      I3 => addra(15),
      I4 => \addra_12__s_net_1\,
      O => ena_array(125)
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__61\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20000000"
    )
        port map (
      I0 => addrb(13),
      I1 => addrb(12),
      I2 => addrb(14),
      I3 => addrb(15),
      I4 => \addrb_12__s_net_1\,
      O => enb_array(125)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vga_ram_blk_mem_gen_prim_wrapper_init__parameterized125\ is
  port (
    doutb_array : out STD_LOGIC_VECTOR ( 8 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ : out STD_LOGIC;
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 18 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 18 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vga_ram_blk_mem_gen_prim_wrapper_init__parameterized125\ : entity is "blk_mem_gen_prim_wrapper_init";
end \vga_ram_blk_mem_gen_prim_wrapper_init__parameterized125\;

architecture STRUCTURE of \vga_ram_blk_mem_gen_prim_wrapper_init__parameterized125\ is
  signal \^device_7series.no_bmm_info.sdp.simple_prim36.ram_0\ : STD_LOGIC;
  signal \^device_7series.no_bmm_info.sdp.simple_prim36.ram_1\ : STD_LOGIC;
  signal ena_array : STD_LOGIC_VECTOR ( 126 to 126 );
  signal enb_array : STD_LOGIC_VECTOR ( 126 to 126 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "INDEPENDENT";
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
  \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ <= \^device_7series.no_bmm_info.sdp.simple_prim36.ram_0\;
  \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ <= \^device_7series.no_bmm_info.sdp.simple_prim36.ram_1\;
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => dina(8),
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => doutb_array(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => doutb_array(8),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(126),
      ENBWREN => enb_array(126),
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => enb,
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__78\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => addra(13),
      I1 => addra(14),
      I2 => addra(15),
      I3 => addra(16),
      I4 => \^device_7series.no_bmm_info.sdp.simple_prim36.ram_0\,
      O => ena_array(126)
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__78\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => addrb(13),
      I1 => addrb(14),
      I2 => addrb(15),
      I3 => addrb(16),
      I4 => \^device_7series.no_bmm_info.sdp.simple_prim36.ram_1\,
      O => enb_array(126)
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_3__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => addra(18),
      I1 => addra(17),
      I2 => addra(12),
      I3 => ena,
      O => \^device_7series.no_bmm_info.sdp.simple_prim36.ram_0\
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_4__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => addrb(18),
      I1 => addrb(17),
      I2 => addrb(12),
      I3 => enb,
      O => \^device_7series.no_bmm_info.sdp.simple_prim36.ram_1\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vga_ram_blk_mem_gen_prim_wrapper_init__parameterized126\ is
  port (
    doutb_array : out STD_LOGIC_VECTOR ( 8 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ : out STD_LOGIC;
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 18 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 18 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vga_ram_blk_mem_gen_prim_wrapper_init__parameterized126\ : entity is "blk_mem_gen_prim_wrapper_init";
end \vga_ram_blk_mem_gen_prim_wrapper_init__parameterized126\;

architecture STRUCTURE of \vga_ram_blk_mem_gen_prim_wrapper_init__parameterized126\ is
  signal \^device_7series.no_bmm_info.sdp.simple_prim36.ram_0\ : STD_LOGIC;
  signal \^device_7series.no_bmm_info.sdp.simple_prim36.ram_1\ : STD_LOGIC;
  signal ram_ena : STD_LOGIC;
  signal ram_enb : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "INDEPENDENT";
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
  \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ <= \^device_7series.no_bmm_info.sdp.simple_prim36.ram_0\;
  \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ <= \^device_7series.no_bmm_info.sdp.simple_prim36.ram_1\;
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => dina(8),
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => doutb_array(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => doutb_array(8),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ram_ena,
      ENBWREN => ram_enb,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => enb,
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__62\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => addra(13),
      I1 => addra(14),
      I2 => addra(15),
      I3 => addra(16),
      I4 => \^device_7series.no_bmm_info.sdp.simple_prim36.ram_0\,
      O => ram_ena
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__62\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => addrb(13),
      I1 => addrb(14),
      I2 => addrb(15),
      I3 => addrb(16),
      I4 => \^device_7series.no_bmm_info.sdp.simple_prim36.ram_1\,
      O => ram_enb
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_3__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => addra(18),
      I1 => addra(17),
      I2 => ena,
      I3 => addra(12),
      O => \^device_7series.no_bmm_info.sdp.simple_prim36.ram_0\
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_4__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => addrb(18),
      I1 => addrb(17),
      I2 => enb,
      I3 => addrb(12),
      O => \^device_7series.no_bmm_info.sdp.simple_prim36.ram_1\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vga_ram_blk_mem_gen_prim_wrapper_init__parameterized13\ is
  port (
    doutb_array : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC;
    enb_0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vga_ram_blk_mem_gen_prim_wrapper_init__parameterized13\ : entity is "blk_mem_gen_prim_wrapper_init";
end \vga_ram_blk_mem_gen_prim_wrapper_init__parameterized13\;

architecture STRUCTURE of \vga_ram_blk_mem_gen_prim_wrapper_init__parameterized13\ is
  signal ena_array : STD_LOGIC_VECTOR ( 14 to 14 );
  signal enb_array : STD_LOGIC_VECTOR ( 14 to 14 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "INDEPENDENT";
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"C9C7FFFFFF80067FFFFFD3A0160DFA00078118004FFD081065F0000FFFFFE663",
      INITP_01 => X"9B6420900FFFFFFF905FB38001F70FC08021000001C00000000000002FFFFFFF",
      INITP_02 => X"00000000000000000000000000000000FC187FFF001FFFF80003F03FFF9FFFFF",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"F007FF78E027001FFFFFF717D70D768001F237E0BE38E22F91B00207FFFF8F07",
      INITP_05 => X"D729169B07FFFFFF980F9FC00C7BFFE181F1003001C000000000080007FFFFFF",
      INITP_06 => X"00000000000000000000000000000000F8001FF0001FFFF00003E07FFF9FFFFF",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"76C7FF10008F001FFFFFFF67FF80EF60007BEFFF21C0F20FC4080E07FFFF999F",
      INITP_09 => X"E10017E783DFFFFFE48F1FA0063BFFF1C0777CFFFBC000400D803E002FFFFFFE",
      INITP_0A => X"00000000000000000000000000000000C0001FC0001FFFC0E707E0FFF3FFFFFF",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"FFFBFFC000E6000FFFFFFFCE700413D8007FFFFF37EFF017FFF1FE07FFFF90C0",
      INITP_0D => X"C1901773800FFFFFE79F01F78707FE7CE077FFFFFE3038000D09FF000FFFFFFD",
      INITP_0E => X"00000000000000000000000000000000C0003F80003FF807FFFFE0FFD9FFFFFF",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"6159A1A2A1A2A2EAA2A2A1A1A1A1585858100FCF3EB6FF4F47FEB63F47CF1059",
      INIT_01 => X"F73FB800891990C7363636BF0088C888C8C8888F4747474788C8C8D019595961",
      INIT_02 => X"00C7AE269D151D5E1D5D669D9EE6AFB851484848BF6EAEEEF7AE25DE266F266E",
      INIT_03 => X"8D954CD526E6E6E65DD5D4948C4CD515D595D59D3748D1910748914848888848",
      INIT_04 => X"0C040CCC0CCCCC0C040C0404C4C4049D37B8BFC0BFB7DE8D8C4C0C0C0C0C4C95",
      INIT_05 => X"C4C4C3C3C3C483C4C4C4C3C4C4C4C4C4C4C404C40C0CCCCCCC0CC40C0C040404",
      INIT_06 => X"CCCCCCCCCCCCC4C4CC0C0C0C0C0C0D0C4C4D8D8D4CC4C40404C4C4C4C3C3C4C4",
      INIT_07 => X"CDCD0D0DCD0D0DCDCDCD0D0D0DCCCDCDCCCCCCCCCCCCCCCCCCCCCCCCCCC4C4CC",
      INIT_08 => X"0D0DCC0DCDCDCDCCCCC4C4C4CCCCC4C4C4C4C4C4C4C4C4C4C4C4C4CCCCCDCDCD",
      INIT_09 => X"151515151515151515151555565656555515151515150D15150D15150D0D0D0D",
      INIT_0A => X"776F77376F702FEFA766DE969696555555959EDD95555555550D0D0D0D0D0D0D",
      INIT_0B => X"78499191D1490000000080F7B7B76FE62FB7B7776F2F2F2F77B7B7777777776F",
      INIT_0C => X"88480700004848C7FFBFBF7FAEDD9DE626262E2EE69DA6A6A6E66F6E6F266EF7",
      INIT_0D => X"5A48AE9D26F06E262677881A5962A25A1900BF3665F6367FFF4888888888D088",
      INIT_0E => X"90D1D1D0195919191919596262A2ABEBEBEBEBEBABA2A2A2A2A262625A626262",
      INIT_0F => X"62D100BF77669DE566DD94AE4819D1D1904F19D18840484837AEF6BE48884848",
      INIT_10 => X"591919595959626219D0D0191961A2A2A2ABA2591959191A19625962A2A2A2A2",
      INIT_11 => X"A4A5A5A4646465645C5C5CA4A5E52D3676BEFFC707474F88D0D0191959596259",
      INIT_12 => X"EDE5EDEDEDA5A5A5655C14D4D4D3938B4B4B4B8B4B4B02024B4B8BD3D3135CA5",
      INIT_13 => X"A2A2A2595911D0C88F473FFEFE3E070707C7FFB6762E2D2D2D2D76762D2D2E2D",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"A1A2A2A2A2A1A2A2A1A1A1A1A1A1A1A158CF863EB6B62EFF474747888F1059A1",
      INIT_21 => X"E6AFF7C0084891FF37F637FF0088D0D08FC8C8880707FF4788C8D0C8C81059A1",
      INIT_22 => X"C70087BF7FE5E66F2E6FE6E6E6AFB7F780C0C00008F677004848BF26555D5D5D",
      INIT_23 => X"4D4D558CD5D5D51D5D15155DD58C1DD5D5959E7F91621919191919D1D1D1D088",
      INIT_24 => X"CCC40CCC0CCCCCCC0C0C0C0CC4CC4D5DAF3737C000C03F251D948D4C4C040C4D",
      INIT_25 => X"C4C4C4C4C483C4C4C3C4C4C4CCCCC4C4CCC4C4C40CC4CCCC0C0C0CCC0CCCCCCC",
      INIT_26 => X"CCCCCC0C0C0C4D954D0CCC0C0CCCCCCC0C0C4C95954C0C0C0C0404C4C3C3C4C4",
      INIT_27 => X"CDCDCDCD0D0D0D0D0D0D0D0D0DCCCDCDCCCDCDCDCCCCCCCC0DCCC4CCCC0C0D0C",
      INIT_28 => X"0D0D0D0D0DCDCDCCCCCCC4C4CCC4C4C4C4CCC4C4CCC4C4C4C4CCCCCCCDCDCDCD",
      INIT_29 => X"151515151515150D1516161515151515150D1515CD0D0D150D0D1515150D0D0D",
      INIT_2A => X"702F2F2F2F772FE66666DE96555555555596969695551515150D0D0D0D0D0D0D",
      INIT_2B => X"784991D1D19149C0C0C08037B76F2FEF2F2F2F2F2F2F2F776F6FEFEF2F2F776F",
      INIT_2C => X"48884048C7C0000000BF777F37269EE6E65D9E9E5D5D5E5D5D1D9E2E6E6EB737",
      INIT_2D => X"628848C07FF76E26EE0888D11962A25A19D048C0367F36BF7777004848004848",
      INIT_2E => X"4888D0D0D1191919191919595962A2ABEBF3F3EBABA2A2A2A2A262595A625A62",
      INIT_2F => X"A262D1FF087FDDDD66269D66BF88D111D148D01988C7C700BFA6F637C700C7C7",
      INIT_30 => X"591919191019626219D1D1191959A2A2ABEBA25962A26119195A5959A2A2A262",
      INIT_31 => X"EDEDEDE5A4A4A4A5A5A4649CA4ED2D7676BEFE07074F88D0D019595959626161",
      INIT_32 => X"E5EDEDEDEDEDADA5655C1CD4D38B8B8B4B4B4B8B938B4B4B4B8BD4D31C1C5CA5",
      INIT_33 => X"A2A2591910D088884747070707474747470707FE762D2D2D2D2D2E2DEDE5E5ED",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"A1A2A2A2A259A1A15959A1A1A1A1A2A158D746BE2EEDEE2EFF48C81010595959",
      INIT_41 => X"9DDE2666AE37F6AE661D65AE7700404047404707762EB648888888CFCF105959",
      INIT_42 => X"4F8819D948F7F77F3837B76E6EB7F7F7377F7FBF4800C000489008AE5D15155D",
      INIT_43 => X"954C55959595D5D5D415E6E65DD51D1D155E37D91962626262616119115A6219",
      INIT_44 => X"CCCCCCCCCCCCCCCCCC0C0C0C040C4C8D155DE66F78C0C07FB7A615D58D4D4C95",
      INIT_45 => X"C4C4C4C4C4C4C4C4C4C4C4CCCCCCC4C4CCC4CCCCCCCCCCCC0CCCCC0C0DCCCCCC",
      INIT_46 => X"0C0C4DD5DE5595DD1ED54D0CCCCCCCCC0C0C4D5595D5954C4D0C04C4C3C4C4C4",
      INIT_47 => X"0DCDCDCD0DCDCD0DCDCD0D0D0DCDCDCDCCCDCCCCCCCDCDCC0D0D0DCC0C95550C",
      INIT_48 => X"0D0DCC0DCDCDCDCDCCCCCCCCCCC4C4C4CCC4CCCCCCC4CCC4C4C4CCCCCDCDCD0D",
      INIT_49 => X"150D1515CDCD0DCDCD1516151515150D150DCDCDCDCDCD150D0D15550D15150D",
      INIT_4A => X"EFEFEFEFEF2FEFA7EFA7DE959555555555969596965515150DCD0D0D0D150D15",
      INIT_4B => X"7FC04991D1D2914900C0C0786FEEEEEF2FEFEFEFEFEF2F2FEFEFA7A7EFEFEFEF",
      INIT_4C => X"004891D100BFBF085191C07FC0F7E6E6A65D5E5E1D1D1E1D1D155DA62626AF3F",
      INIT_4D => X"625A19D1007FAE66360088D15962625AD18848FF7FBF77BF77EE760748070700",
      INIT_4E => X"C748D0D1D1D019191119D011195962A2EBEBEBEBEBABA2A2A262595959625A62",
      INIT_4F => X"A2621AD19048EF9465656665EE88D1D1D190D01988BF36BFB87F37AEAE77BFBF",
      INIT_50 => X"59191911D1D11959191919595962A2A2ABEB625A595959591919596262A2A262",
      INIT_51 => X"2D2D2DEDED2D2D2DEDEDEDE5ED2D3576B6BEFF074F8890D01959595962626262",
      INIT_52 => X"A5E5EDEDEDA5A55C5C1C1CD4938B8B4B8B8B8B93D3D3D3D3D3D31C5C64A4A5ED",
      INIT_53 => X"6210D0C8D0C888888F8F8F8888878F8F4F4F07FE762D2D2D2D2DE5E5A59DA5E5",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"A2A1A159595959581810585999A1A2A298D746BE65A5EEEE77FF0788D0C8C8D0",
      INIT_61 => X"5D5D9D9D9DE69D5D5514149DAEEEEE36367777767676C7888FC8C8D0D01159A2",
      INIT_62 => X"D1D11919D1C0B87F37C080F73F78B8B87FB8807F089148484888487F2555155D",
      INIT_63 => X"95955555959595D5D51DA6A65E1D5E5E9EE6C01A1A62A2A25919195A59A2A219",
      INIT_64 => X"0DCCCCCC0C0C0D0C0C0C0C0C04CC0C0C0C0C8C5E6FF77FB87837B7E61D959595",
      INIT_65 => X"C4C4CCCCC4C4C4C4CCC4CDCCCCC4CCCCCCCCCCCCCCCCCCCCCCCC0D0DCCCCCC0D",
      INIT_66 => X"4D5595D6959595D5A65E5E950CCCCC0C0C0D4C0C0C4D954D4C0C0C04C4C4C4C4",
      INIT_67 => X"CDCDCDCDCDCDCDCDCDCDCDCDCD0DCDCDCDCDCCCDCCCDCDCCCCCC0D1555959555",
      INIT_68 => X"0D0D0D0DCDCDCCCDCCCCCCC4C4C4C4C4C484CCCCC4CCC4CCC4CCCCCCCDCD0DCD",
      INIT_69 => X"15151615D5D516CD15151515CD150DCDCDCDCDCDCDCDCDCD151515151515150D",
      INIT_6A => X"EFEFAFAFAFA7EFB0B7F0E61E5555565556951EE766955515150D151515150D15",
      INIT_6B => X"37B8C0494948919101C0C0382FA6EFA6A6AFA7AFAFAFAFEFEFA76766A7EFA6A7",
      INIT_6C => X"BF0748D9D1C777BF0091910091C09D5D5E5E1E1D1D1D1DD5D51DA6A6A6E6266F",
      INIT_6D => X"62625AD191C0BF7F7F48901962625A19D1884807000000FFFF7EBFC700F8BFBF",
      INIT_6E => X"FF4888888888D1D1D1D0D0D0191959A2AAEBEBEBEBEBABA26262595959595A62",
      INIT_6F => X"6219D1D09048F6DCBF0848FF084890D090D0D11191BF3677EEDD9D5526EE7FBF",
      INIT_70 => X"5919D01919D0D0191911195962A2A3ABAB621919191919191919595962A2A2A2",
      INIT_71 => X"76B6766E76B6B6767676767676767676B6FEFE074F88D0D0111919596262A2A2",
      INIT_72 => X"A5A5E5EDA5A55C1C1C14D4D3938B8B8B4B8B93D3D3141C1C5C5CA4A5ED2D7676",
      INIT_73 => X"5910D088908888888F8FD0D0D08888888847FFFEBEB676762DEDA5645C5CA5A5",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => dina(8),
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => doutb_array(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => doutb_array(8),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(14),
      ENBWREN => enb_array(14),
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => enb,
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__82\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00800000"
    )
        port map (
      I0 => addra(12),
      I1 => addra(13),
      I2 => addra(14),
      I3 => addra(15),
      I4 => ena,
      O => ena_array(14)
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__82\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00800000"
    )
        port map (
      I0 => addrb(12),
      I1 => addrb(13),
      I2 => addrb(14),
      I3 => addrb(15),
      I4 => enb_0,
      O => enb_array(14)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vga_ram_blk_mem_gen_prim_wrapper_init__parameterized14\ is
  port (
    doutb_array : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    \addra_12__s_port_\ : in STD_LOGIC;
    \addrb_12__s_port_\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vga_ram_blk_mem_gen_prim_wrapper_init__parameterized14\ : entity is "blk_mem_gen_prim_wrapper_init";
end \vga_ram_blk_mem_gen_prim_wrapper_init__parameterized14\;

architecture STRUCTURE of \vga_ram_blk_mem_gen_prim_wrapper_init__parameterized14\ is
  signal \addra_12__s_net_1\ : STD_LOGIC;
  signal \addrb_12__s_net_1\ : STD_LOGIC;
  signal ena_array : STD_LOGIC_VECTOR ( 15 to 15 );
  signal enb_array : STD_LOGIC_VECTOR ( 15 to 15 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "INDEPENDENT";
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
  \addra_12__s_net_1\ <= \addra_12__s_port_\;
  \addrb_12__s_net_1\ <= \addrb_12__s_port_\;
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"FFF8FFE000F9801FFFFFFF48C00013E8007F9FFFFA3FF80FFF1C3C1FFF1F8810",
      INITP_01 => X"F10204E98007FFFFF39E047F0181E07EE0EFFFF8F97024000C07FF8007FFFFFF",
      INITP_02 => X"0000000000000000000000000000000080000F8001FFE03FFFFFC0FFF01FFFFF",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"FFFCFFF003DC381FE7FBFE700100F6F803E30FFFF87FF003073D9D3FFC0F8F87",
      INITP_05 => X"F80703640007FFFFF51F066F8079E01CE1DFFFF82003E4000087FF007FFFFFFF",
      INITP_06 => X"0000000000000000000000000000000080000F0001FF00FFE03F80FFFE0FFFFF",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"DFFFFFF8060E1F3FA171FA2801C783E801C683FFF0C1826793F19BFFFC0FAFF7",
      INITP_09 => X"C013B4E59C03FFFFF61F06EFC03C4008E3380DB1B800C700005FFF0FFFFFFFFE",
      INITP_0A => X"0000000000000000000000000000000000001F0001F003FF0000003FFE07FFFF",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"8FF7FFE307061FFFF000DF0000D309EC00F4C7FF80C306E7FFE421FFFC0FBFF9",
      INITP_0D => X"802CBA95FE07FFFFF21FF0F9E010C00DFC700031F0028180000E9F9FFFFFFFFF",
      INITP_0E => X"0000000000000000000000000000000000001F0000003FFE0000003FFC031FFF",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"A159591010101010D0CFCF1059A1A1A158D746EDDC251D65AEAEEEBF07074748",
      INIT_01 => X"1515151D155D5D14CC8CCC149D94256566EE377676B70788C8D0C810195959A2",
      INIT_02 => X"621919191948C7084948C07F80807F7F7FC0BFBFC74848484991900837E69D15",
      INIT_03 => X"554D555595D5D595D51D5E5D5E1D1D15E6F7491A195A621919191A6262A2AAA2",
      INIT_04 => X"CCCC0C0C0C0D4D0D554D4D4D4C0C0C0C4C040C15AFF7787F7F78382E5DD59595",
      INIT_05 => X"C4C4C4C4CCC4C4CCCCC4CCCCCCCCCCCCCCCCCCCCCCC4CCCC0DCC0C0DCC0D0D0D",
      INIT_06 => X"55959595559595D51D5D5DE75E4C0CCCCC0C0C0C0C0C4D954D040CCCCCC4C4C4",
      INIT_07 => X"CDCDCDD5CDCDCDCDCDCDCDCDCD0D0D0DCDCCC4CCCDCDCDCCCDCDCD0D0D559595",
      INIT_08 => X"0D0D0D0D0DCDCDCDCCC4CCCCC484C4C4C4C4C4CC84CCC4CCCCCCCDCCCDCDCDCD",
      INIT_09 => X"15151515D5CD15150D0D151515CDD5CDCDCDCDCDCDCDCDCDCD1515151515150D",
      INIT_0A => X"EFEFEFA7A72FB78009807878FF6FDD15559EA72F771E96565615151516151515",
      INIT_0B => X"3078800008494949808078B7E6EFA766676767666667AFAFAF676666672FB02F",
      INIT_0C => X"00484891D18800FFC700919191492E5D5E5E1E9595D5D5D5D51D5DA6A65E9D6E",
      INIT_0D => X"5AA2A219910076BFFF48D0195A6259D18848404007FF074048C7FFC0C0BF7FBF",
      INIT_0E => X"C74888D0D088D0D0D0D0D0D0D0195962A2AAEBEBEBEBABA2625962595919591A",
      INIT_0F => X"A21A1919D1D108C748D9D0918800BF004790488848BFEEEE3794558C5466F636",
      INIT_10 => X"59191119D0D0D0D9D9D1D01962A2ABAB62191919625A191919596262626259A2",
      INIT_11 => X"FEFEBEFEFFFFFFFEFEFEBEBEBEB6B6B6BEFE06474F88D0D01919191961A2A262",
      INIT_12 => X"65A5A5A5655D1CD4D3D4D3D3938B8B8B93D3D31C1C5C6465A5ED2D2D7676BEFE",
      INIT_13 => X"59D0D0D0D0D0888888D0D0D0D0D0D0904F070707FFFEBE762DE5A55C5C5C5C5C",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"595910101010C8CFCF8FC7CF1059599959D7065C54949C94DD1D1D65EE76BEC7",
      INIT_21 => X"D4D5D5D5D5151515CCCC1414DDDD25DDDD25F6BF7FFF8811D0C810595999A259",
      INIT_22 => X"6262591919D9919148C0C080787F7F37BFC0BFBF0048080048D1D1D100AEE514",
      INIT_23 => X"554D555595D51DA6A6151DDDDDD515A7F74991D1191A1919191919595962A2A2",
      INIT_24 => X"0C0D0D0D0C0D0CCC0C0C4D9595959594151D155DAFB8C008C07838EE5EDE9595",
      INIT_25 => X"C4CCC40D0CCCCCCCCCC4CCCCCC0CCCCCC4CCCCCCCCCCCC0D0DCDCCCC0D0D0D0D",
      INIT_26 => X"0D0D554D4DD51E1E5DE626E6A6159555550CCCCCCC0C0C4D954D0CC4CCCCC4C4",
      INIT_27 => X"CDD5D5CDCDCDCDCDCDCDCDCDCDCD0D0DCDCCCCCDCDCCCCCCCCCDCCCD0D559696",
      INIT_28 => X"0DCDCDCDCDCDCDCCCCCDCCC48484CCC4CCCC8484848CCDCCCCCDCDCDCDCDCDCD",
      INIT_29 => X"1616151515161515CD15150D15CDCDCDCDCDCDCDCDCDCDCD0D151515150D0D0D",
      INIT_2A => X"77F838772E090909919249499192C1E66666A62F77A6DE9E9E55151516161616",
      INIT_2B => X"3F788009495109C07878B7EFA7661E262626262626266767672626676670F877",
      INIT_2C => X"FF4049898991484800FFBF80C0006EA65E5E1D9555555595DED5DD1D5EE66FB7",
      INIT_2D => X"59A262199177EEC00040D0195A626211D088884807B6FF4800BFC707C77F7FB8",
      INIT_2E => X"0090D18848488888D0D0D0D0D011196162A2ABEBABABABABA262626262191911",
      INIT_2F => X"621A191919D14888D1D1D14800BF2EFF0788000700EE94DD66DE9E4B8C9D1DEE",
      INIT_30 => X"62621919191919D0D1D0D0D11962A2625A5A1959595919195962626262595959",
      INIT_31 => X"FEFFC707070707070707FFFFFFFEFEFEFE06074F8890D0D01919191961626262",
      INIT_32 => X"5C5C5C5C1C1C1CD4D3D4D3D3D3D3D3D3131C5C5CA5A5A5ED2E3676B6BEBEBEFE",
      INIT_33 => X"11D0C8D0D0D08888D0D1D0D0D0C8888F47070707FFFEB66EEDA5A55C5C5C5C5C",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"581810101010CFCF8F8686CF10585958108FBE1C1414145454949CDC652E76FF",
      INIT_41 => X"14D4D515D5D51514149D9D9DAEAEAEDDDD65F67FBF8811595999595999A1A158",
      INIT_42 => X"59621919D1919148BF37F7F7B7F7F77FC00000070000FF07D15A19D148C736E5",
      INIT_43 => X"954D55955595DD5EEF9ED5D5D51DA62680490888D1D119191919191919616261",
      INIT_44 => X"0D0D0D0D0D0C0CCCCCCC0C55951E5EE6E6F7F76F6EF737C0C980786F5ED59595",
      INIT_45 => X"CC0DCC0D4D0D0CCC0DCDCCCC0C0D0CCCCCCCCCCCCC0DCC0D0D0DCC0DCC0D0D0D",
      INIT_46 => X"0D0D15154D1EA72F6FF0F02FA65E1D95550C0CCCCCCCCCCC0C0CCCCCCCCCC4C4",
      INIT_47 => X"CDCD15CDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCCCCCCCCCCCDCDCDCD0D0D0D",
      INIT_48 => X"CDCDCDCDCDCDCCCDCCCCCCC48C8C84C48CCC84848CCCCDCCCCCDCDCDCDCDCD15",
      INIT_49 => X"161616161515151515D515D5D5D5D5D5D5CDCDCDCDCDD5D515151515CDCDCDCD",
      INIT_4A => X"C909C138784991514991DA9191DADA5141EF2FB02F66AF1E965E5E5656161616",
      INIT_4B => X"3F7880098951C078F777A6261EDEDEDEDEDEDEDE2627DF271FDE26EF2F2FF840",
      INIT_4C => X"BFC008488891D0484808BF773F78B7262F5ED59555555555959596D51E2EB7F7",
      INIT_4D => X"1962621A88BF7F484848D15962626219D0D1D04007B6B600FF77BF00BF773677",
      INIT_4E => X"BF0048C7C7C7074888D0D1D0D1D119195962A2A2AAAAA2A2A262A2A2A2595911",
      INIT_4F => X"1A19D190D990488890880077EEF67777C748BFBF48BF6E669D15158C8C9D6636",
      INIT_50 => X"62A26259591911D090888890D119621919191959596259626262A2A262621919",
      INIT_51 => X"0707474707074F8F88474707070707070707478890D0D0D0D0D1191959595961",
      INIT_52 => X"5C1C1C1C1C1414D3D4D3D4D31314141C5C9CA5A5EDED2D7676B6FEBEBEFEFEC7",
      INIT_53 => X"D0C8D0D0D0888888D0D0D0D0D088884F4F4707FFFEB6762EEDA55C5C5C5C1C5C",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"101810101010CFCF8F8F8FCF10595810104776DC0C0B0B14140B0B94941DA577",
      INIT_61 => X"9D9D9D9D151515559DDEDD25AE37F72566F776004088D059A2A29959A1995910",
      INIT_62 => X"19D1884891480000803FB7B7AFF77FC04891504807C7FF891A5959D048FFBF37",
      INIT_63 => X"95959595559555955EE6A61DDD5E6FF778800891D11919195959625959191919",
      INIT_64 => X"0D0D150D150C0D0DCCCD0CCC0C4D1DE6266F6EF740AEAFC0808080F7E61D9595",
      INIT_65 => X"CCCCCCCC0C0C55550D0D0D4CD5D54D0CCCCD0DCCCCCCCCCD0D0D0D0D0D0D0D0D",
      INIT_66 => X"15150D56961EA6EFB0F7B76EB7EF5ED555954DCCCCCDCCC4CCCCCCC4CCCCCCCC",
      INIT_67 => X"CD151515D5D5CDD5D5CDCDCD0DCDCDCDCDCDCDCDCDCDCDCDCCCDCD0D1515CDCD",
      INIT_68 => X"CDCDCDCDCDCDCDCDCDCD84CCCC8C8CCC8C848C8CCCCDCDCDCDCDCDCDCDD5CDD5",
      INIT_69 => X"161616161616161616151515CDCDCD15CD1515CDD5CDD5D5D51516CDCDCDD5CD",
      INIT_6A => X"81C18181094951494951DADADADA2292406F70B7B06FB8EF269E5E565E5E1616",
      INIT_6B => X"78787880C0C0F76F2FE6661EDE9E9E9EDEDEDEDEDEDFDFDEDEDEA7EF2F77B738",
      INIT_6C => X"BFBFC7004890D19090904878F7AFB72FE6A6D59595550C0C555595D55EE6B738",
      INIT_6D => X"1962625AD100BF488890D119191959191119191990484000BFBFF8BF77F6EE7F",
      INIT_6E => X"367777377FFFFF404888D0D0D1191919195A5AA2A26262596262A2A2A2626219",
      INIT_6F => X"11D048079090484848007726DDDDEEA5BF00B877C7007F66DD8C8C15D49DF777",
      INIT_70 => X"A2A2A2625919D09088484F88D0D11919D1D0D11919195962A2A2A2A36262621A",
      INIT_71 => X"074747474F4F8888888F4F470707070707474F88D0D0D1D0D0D1191919595962",
      INIT_72 => X"14131414131C13141413131C5C5C64A5E5ED2D2D2D7676BEBEFEFEFEFEFFFF07",
      INIT_73 => X"D088D088888888888888889090888888884707FFBE762E2DE5A45C1C1C1C1C1C",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => dina(8),
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => doutb_array(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => doutb_array(8),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(15),
      ENBWREN => enb_array(15),
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => enb,
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00800000"
    )
        port map (
      I0 => addra(12),
      I1 => addra(13),
      I2 => addra(14),
      I3 => addra(15),
      I4 => \addra_12__s_net_1\,
      O => ena_array(15)
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00800000"
    )
        port map (
      I0 => addrb(12),
      I1 => addrb(13),
      I2 => addrb(14),
      I3 => addrb(15),
      I4 => \addrb_12__s_net_1\,
      O => enb_array(15)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vga_ram_blk_mem_gen_prim_wrapper_init__parameterized15\ is
  port (
    doutb_array : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC;
    enb_0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vga_ram_blk_mem_gen_prim_wrapper_init__parameterized15\ : entity is "blk_mem_gen_prim_wrapper_init";
end \vga_ram_blk_mem_gen_prim_wrapper_init__parameterized15\;

architecture STRUCTURE of \vga_ram_blk_mem_gen_prim_wrapper_init__parameterized15\ is
  signal ena_array : STD_LOGIC_VECTOR ( 16 to 16 );
  signal enb_array : STD_LOGIC_VECTOR ( 16 to 16 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "INDEPENDENT";
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0DFFFCC3C3C40FFFE01800000001EF6C007C43FC03E8C0E39FEC41FFFE1F501E",
      INITP_01 => X"83C44CF50603FFFFF20BF8E1F018F00D19F80067F01A8CC000FC1C3FFFFFFFFC",
      INITP_02 => X"0000000000000000000000000000000000000E000001FFFE0000047FF80707FF",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"00FFFC04005C0603E0384E000000283F81FBC07C7E71B0E08DCC80FFFF1F6803",
      INITP_05 => X"824207F84300BFFE000FFC83E01A700C62F80077F9858C4000BC046FFFFFFFC0",
      INITP_06 => X"0000000000000000000000000000000000000E03000FFFFF00000FFFF03307FF",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"807BFC0F00600058043DFF000000382FC3877000FBC1A04481BFC07FFF1C3401",
      INITP_09 => X"9DC02804E3800FFC238FFE59DFC7E017FFF8003BFBC1C0F0001C007FFFFFFFE0",
      INITP_0A => X"0000000000000000000000000000000000000F00003FC03F00001FFFE13003FF",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"003FF00F0000022082063F0000043B67DF803F0FE7F0001B8038F0DFBE001801",
      INITP_0D => X"1984370713CE001C07BFFF80FFF9E030F3FC00193203CFF000F80041FFFFFBA0",
      INITP_0E => X"0000000000000000000000000000000000000F800078000001C07FFF020003FE",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"10581010101010D7CFCFD01010595910CFFEED93CBCBCCCBCBCBCB0C0B0C94A5",
      INIT_01 => X"376E269D9D5D9D9D9DDEDD253737AEAEF67F00D0D08F8859A1A1595959591010",
      INIT_02 => X"884848484808C0C0C0B83FF6370091DA19199190484848D1595919D99007C7C0",
      INIT_03 => X"9595959595959595951DE7A61EA6AFF0AF3749D1D1D919191962A2625919D1D9",
      INIT_04 => X"0D0D0D0D0D0D0D0D0D0D0D0C0C0C955E5E159EB7C8807FC0097F382FA666DE95",
      INIT_05 => X"CCCCCC0D0C0D5555554D555EA6D59555559595550D0C0D0D0D0D0D0D0D0D0D15",
      INIT_06 => X"CDCD0D1555DE1E1EA6E66F6FB7E6DD954D4D0C0DCCCCCCCCCCCCCCCCCCCDCCC4",
      INIT_07 => X"15151515D5D515D5CDCDCDCDCDCDCDCDCDCDCDCDCDCD0D0DCDCD0D0D5555CDCD",
      INIT_08 => X"CDCDCDCDCDCD8CCDCDCDCCCDCD8C84CDCD848C8C84CDCDCDCDCDCDCDD5CD1515",
      INIT_09 => X"5616161616161616D5D5D5D5CDCD15150D1515D5D5D515151615CDCDD5D5D5CD",
      INIT_0A => X"408178800949919191DAD91A22DA1A5178772FF88181B070E8675E5E565E5656",
      INIT_0B => X"F7F7F73878F72FE6E76666671EDE9E96DEDE9E9E9E9E9E9E9E26EFB0F8403838",
      INIT_0C => X"7FBFBFC7089191D1919148803F6E2EB7EE5EA71E9555150C151555955EE6F778",
      INIT_0D => X"191A5A19D148C7074890D0D111D119191919195A19D19007BF7737AE656EAE36",
      INIT_0E => X"AE66AE66AE36BF07484888D0D1D11919191919595A5919191962626262625A11",
      INIT_0F => X"19D948488848FFBFC0B826CC8B1426A6EE77A66636B8AE25E6149D9D26DDAE37",
      INIT_10 => X"A2A2625919D08848070748D1D111195AD1D0D0D0D1195959A2A2A2ABA2A26262",
      INIT_11 => X"074747478888888888884F4707070707478F88D0D010D0D0D010181919596162",
      INIT_12 => X"14131414141C14141B5C5CA5A4E5ED2D2E7676B676BEFEFEFEFFFEFEFFFFFF07",
      INIT_13 => X"C88888888F884F47478F8888888888C888884707FEB62EEDA5655C1C1C141C1C",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"1018101010181010C8D0D010101010108FFE2DADDCCBCBC383C3CBCBCBCB0BDD",
      INIT_21 => X"80F7AE26E6E626E69D546EF6367FAEEEC00790D0D0904FD05959595959581010",
      INIT_22 => X"00C0C0C07F7FC00700C77F800048D91919D91919D9D190D0195A19D191909148",
      INIT_23 => X"1E95959696DEDD1E1D66A6A6E62E40783780899189D1D9D1D119191919199188",
      INIT_24 => X"150D55150D0D0D0D1515555595554D5555955E6FC092919992093FE61E661E1E",
      INIT_25 => X"CCCCCC0C55550D1555961EA6A6DD9595DE1EDEDE1E661EDE5515150D0D0D1515",
      INIT_26 => X"15151515555596559E662FE6A65E550D0D0D0D0D0DCCCC0D0C959595550DCDCC",
      INIT_27 => X"1515150D15151515CDD5CDCDCDCDCDCDCDCDCDCDCDCD0D15150D5555951E9555",
      INIT_28 => X"CDCDCDCDCDCD8C8CCDCDCDCDCC8C8CCDCDCD8D8D8DCDCDCDCDCD151515151515",
      INIT_29 => X"5616161616161616D515D5D5D5D515151516151515D50D1515CDD515CDCDCDCD",
      INIT_2A => X"80783838C109DA6322DADADADA1A92C978B72FB03878F87028AFE79E5E5E5E5E",
      INIT_2B => X"6FA6A66FB02FA62FE7A6A7A767DEDEDEDEDE9E9E9E9E9E9E9E26A7A7B0383840",
      INIT_2C => X"777FBF084888D1D1909048C03F2FEE2F2FA6661E95555555555595DD1D5E6FF0",
      INIT_2D => X"D0D14888D18848070090909019191919191919191911D048C7F6AEAEF7F7377F",
      INIT_2E => X"AEE56E2566AE77C7000000488888D1D111D111191919191919195A5A625A1AD1",
      INIT_2F => X"19D188484800B8AEF7E68C4C4C8CE5AEAEEE6E25269D0C559E159D5D552566AE",
      INIT_30 => X"62626219D090480707881919D1D01919D1D0D0D0D119195962A2A2A2AAA2A262",
      INIT_31 => X"0707074F8888D0D0D0884F47074747474F8F90D0101919195959195919596262",
      INIT_32 => X"14141C131C5C5C5C5CA4A5ED2D767676B6B6FEFEFEFFFFFFFFFFFEFEFEFFFFFE",
      INIT_33 => X"8888884747474747474F8F888890888888888800FFB62EEDA55C5C1C1C14D3D4",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"1010105818581010CFCFD0101010CF8F8F07FFFFEE948383838383838383CB54",
      INIT_41 => X"87B6AEF7B7AF26E5DD2638BFC7BFBFFFC7C70748D1D14747D019595058595910",
      INIT_42 => X"C0BFBF8087081A2262194F000048911919D919D1D1909088D019904800C70048",
      INIT_43 => X"A71ED59595DD1E66A6B76FB0F838383FF780C0C00949494848489091D1910000",
      INIT_44 => X"1555561515555515155555959595551555951EA6384992DADA51802F6666A766",
      INIT_45 => X"DDD59595DE1EDE9595DE1E5E661EDE1E1E1E66EFEFA6EF669555551515151515",
      INIT_46 => X"9E56555655155555961E1EDE9555555555550D0D550C0D0D551DD55E1DD5D5DD",
      INIT_47 => X"D51515161616151515D5D5CDD515CDCDCDCDCDD5CDD515150D1555DE6666A666",
      INIT_48 => X"CDCDCDCDCD8C8D8DCDCDCDCD8C8D8DCDCD8C8C8CCDCDD5CDD5D5D51515161615",
      INIT_49 => X"5656161616161616161615D5D5D51616151615151616151516CDD5CDCDCDCD8D",
      INIT_4A => X"7878403878491A22621ADAD1DA9209404081B870B070372FAF676727E79E5E5E",
      INIT_4B => X"E7A65EA6A76666A7A766A76726DEDEDE9E9E9E9E5E5E9E5E9EDE2667A7F87838",
      INIT_4C => X"BFC74819216262191919D100AEE6A6A6E6A61EDD955595555555DE1DD51EA6E6",
      INIT_4D => X"D147FF489148C7FFFF90D1D11919191919191919625A199048BFF637C70708C7",
      INIT_4E => X"DD5DE525AEEE77C0C707004800074891D1D1D1D119111919191919195A1AD190",
      INIT_4F => X"19D148C7C07FAE9D5D148C4C4CD425AE656537F7DE8C8CCC8C4CCC8C8CE62626",
      INIT_50 => X"595959D1070707FF48D11919D1D0D0D1D090D0D0D0D1195962A2A2A2AAA2625A",
      INIT_51 => X"0606074F88D0D0D0D0D08847474F4F8F88C8D01959596262A262595919195959",
      INIT_52 => X"14141C135C5CA4A4A4E52D76B6BEFFFEFFC70707070707070706C7FEFFFFFFFE",
      INIT_53 => X"888F474747070707074747888888888888888840FFB6762DE5A55C5C1C1C1C13",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"10D01010595110CF8F8F478FC88F8F88D08847FF7665CB43838342438383830C",
      INIT_61 => X"7FF7F7F7F7B76E6EAFF737BFC7004808BFBFFFC7888847481910D01059595810",
      INIT_62 => X"B8BF8008D162A2A2ABEBAB59D19088D1D190D19048484848909048C07FF77F80",
      INIT_63 => X"1EE770A61E1E66A6E7776F6F6FB7B76F6FF73F7878C0C0C000080000C7BFC0C0",
      INIT_64 => X"969E95969E969E9655555555DD66D55596DE1E1E666F388049C078B72FEFA666",
      INIT_65 => X"5E95959595DE1E9695969696DE261EDEDED566A76666EF5EDE9E969655555555",
      INIT_66 => X"9595959595969EDEDE9E9E965555555555555555550DCC0C4DD55EB7F0B7B72F",
      INIT_67 => X"16161616161515151515D5CDD5CDCDCDD5D5CDD515151515151556961EA7E71E",
      INIT_68 => X"D5CDCDCDCDCD8DCDCDCDCDCDCDCDCD8DCDCDCDCDCD15D5D5D515D51516161616",
      INIT_69 => X"5E16161616161516D6D5D5D5D5161616161615161615161615CD1515150D15D5",
      INIT_6A => X"0909C98009921ADADADA9191DA49C1414138B070EFAF6F6F27676767E79E9E5E",
      INIT_6B => X"5EA61E1EDDDE1E266767AFAF6727DEDE9E9E9E5E5E5E5E5E5E9EE627AF70F840",
      INIT_6C => X"196162A3A2ABABAAAAA2AB62C0B66FEFA6661EDD9595969555956766D595DDDE",
      INIT_6D => X"88000700007F76BFBF0019191119111919195A59626219191A9007074F90D1D1",
      INIT_6E => X"8C4C8C141D2677C0FFBF0048C77FC00048918848D1D1D0D1D1D1D1111919D190",
      INIT_6F => X"914807BF7FAE269D9DD48C8C945D66F7EEF67FBF66559D5DD48C8C8C8C155514",
      INIT_70 => X"D9D0D1480707FF0790D1D9D1D0D09090888890D0D0D91962A2A2A2A2A2A25AD1",
      INIT_71 => X"0707474F88D0D0101911D088888F8F8FD01059A2A26262A26261591919191919",
      INIT_72 => X"5C5C5C5CA4E5EDEDED2D75B6FE0707474F4F8F8F4F4F4F4F4707070707070707",
      INIT_73 => X"484707070707073F07074747478F8888884F4F07FFFEB6762DE5E5A5A5A4645C",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => dina(8),
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => doutb_array(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => doutb_array(8),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(16),
      ENBWREN => enb_array(16),
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => enb,
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__106\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00100000"
    )
        port map (
      I0 => addra(12),
      I1 => addra(13),
      I2 => addra(15),
      I3 => addra(14),
      I4 => ena,
      O => ena_array(16)
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__106\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00100000"
    )
        port map (
      I0 => addrb(12),
      I1 => addrb(13),
      I2 => addrb(15),
      I3 => addrb(14),
      I4 => enb_0,
      O => enb_array(16)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vga_ram_blk_mem_gen_prim_wrapper_init__parameterized16\ is
  port (
    doutb_array : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    \addra_12__s_port_\ : in STD_LOGIC;
    \addrb_12__s_port_\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vga_ram_blk_mem_gen_prim_wrapper_init__parameterized16\ : entity is "blk_mem_gen_prim_wrapper_init";
end \vga_ram_blk_mem_gen_prim_wrapper_init__parameterized16\;

architecture STRUCTURE of \vga_ram_blk_mem_gen_prim_wrapper_init__parameterized16\ is
  signal \addra_12__s_net_1\ : STD_LOGIC;
  signal \addrb_12__s_net_1\ : STD_LOGIC;
  signal ena_array : STD_LOGIC_VECTOR ( 17 to 17 );
  signal enb_array : STD_LOGIC_VECTOR ( 17 to 17 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "INDEPENDENT";
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
  \addra_12__s_net_1\ <= \addra_12__s_port_\;
  \addrb_12__s_net_1\ <= \addrb_12__s_port_\;
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0003F08FF00000428E063F7000083EC3EF8003ECEFFC0A3000D0F07FDC300A01",
      INITP_01 => X"F3C4F5020DBBB0080FBFFFFFFFFAE038F1FE001D00030FF8001000003FFF2000",
      INITP_02 => X"00000000000000000000000000000000038003FC1FE0000003E0FFF0000007FC",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0009A07E380001877C3C7F3001D07E59F78380F06FFFC7F001F0E03F80E72802",
      INITP_05 => X"7084D2400C19980C021FFFFFFFFD103AF9FF000A00023FF0000040000F8F0000",
      INITP_06 => X"00000000000000000000000000000000E78001FFFFE0300003EFFFF0000007FD",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"000800FFF001FF8782B83E0001E7FC40E38B79F00FFFF8D3C1E1FC34071F802C",
      INITP_09 => X"7805E600087E1E1E1C1FFFFE0FFF823DFDFE101B009F3FC00000900005040000",
      INITP_0A => X"00000000000000000000000000000000C200003C01C0F01801FFFFE000007FF8",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"000B607EF007A79CCD203E3C03E7FEC09D1F07E07FFFFFF0109FFE31F87D679E",
      INITP_0D => X"E804EE00053A5F0E3FBFFFFC07FE1C0037BE303B80107F801F817E0000000030",
      INITP_0E => X"00000000000000000000000000000000000000000001F06FE0DFFFE00C007FE1",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"1010D0101010CF87473EFEFE07474F8807474F07FFED94C38343427A8283830C",
      INIT_01 => X"F7F7F7F7AF6E6FF737C000C000489148FFFFC7C748888888D010105959595910",
      INIT_02 => X"C0BF7F081A62A2ABABABEBAB1919D1D0D9904F07C700C7000848FF7FF72E77F7",
      INIT_03 => X"2626EF2FEFA7EFEFEF2F6F2F6F77B7F72E2F6E77AFF778788080C000C0C00808",
      INIT_04 => X"DEDEDEDEDE9EDEDE9EDEDEDEEFB07795DEDE1E26261E66778080F877B070EFEF",
      INIT_05 => X"A6D5D5DD1E1E1EDE96959696961E1EDEDEDE266626676666DE272726DE9E9E96",
      INIT_06 => X"A6AFEFAFDE9EDEDE9E9E9E55555555555555555555150D4D951E2EF8F0B738B7",
      INIT_07 => X"1616161616165656565E15151515D5CDCDCDCDD515151515D556DEDE1EA6A6A6",
      INIT_08 => X"1515D5D5CDCDCDCDCDCDCDCDCDCDCDCD0D0DCD150D0D15151515161616161616",
      INIT_09 => X"5E5E161616161616161616D51616161616151616161616161616151616151515",
      INIT_0A => X"09515151DADADADADA92919291528138F8B07070AF27272727272727279E9E5E",
      INIT_0B => X"1E66261EDEDEDE1E6667EFA7676726DFDF9E9E5E5E5E5E5E5EDFDE27AFEF2F80",
      INIT_0C => X"ABAB636262A2A2A2A2A2ABEBAB917F77E6A61EDE9E9E96555595665E66DD9695",
      INIT_0D => X"88080007C777BFC7BF0719591919191919195A595A626262A2A26219196262A2",
      INIT_0E => X"0C040C8C559DF63737EE37B837F77FBFBF00C7BF489190909088D1D111D0D190",
      INIT_0F => X"C0BFC07FAE6EE59D5D15D58C8C1566AE3736FFC0AEDD2615D5CC8C8C8CCC1595",
      INIT_10 => X"8848D0884F4F4F88D0D1D1D0D1D088484F8890D0D01959616262A2A2625A8848",
      INIT_11 => X"474F4F8888D01019595910D0D0D0D0D01959A2A2A2A2A2A261591911D1D088D0",
      INIT_12 => X"A4A4E4767576762D7676BE06474F888888D0D0D0D088884F4F4F474F4F4F4707",
      INIT_13 => X"003E3F07073FFFFFFE063E07474F4F4F4F4747470707FEB6767676362E2DE5E4",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"10D0CFC88F8F473EBE762DA5E576FF76EEEEBF07BFEE65CB4342C3CB82C39465",
      INIT_21 => X"B7B7B76F6E6EB73878BFC0C700484800BFBFBF004848888888D0595959595918",
      INIT_22 => X"0080BF891A62A2EBEBABABEBA2A262191A19D04F07C7777FBFC0C07FB72E6FB7",
      INIT_23 => X"A66626E777EFEFEFEF2F77B7B7B7388138B72E6FB7B7F7FF783780C049919148",
      INIT_24 => X"DEDFDEDEDEDEDE1E261EDE6668B02FDEDE1E1E1E6766A62FF84077A6EF772FEF",
      INIT_25 => X"77EF66661E1EDEDE9E9E26661E1EDEDEDE1E26261E266727DEDE1F26DE9E9E9E",
      INIT_26 => X"702FA7A726DE9E969E9E9E56565655959E9E95DEDEDEDE66A62FB7B76FE6A6E6",
      INIT_27 => X"16161616165656561556569E269E55D5D515CD1516151556DEA7666667E7A62F",
      INIT_28 => X"16161515CDCDCDCDCD0D0D0DCDCDCDCD0D161556155556565E9E5E5E56561616",
      INIT_29 => X"5E5E5E5616161616161616151616169EDE269E56565616561616161616161516",
      INIT_2A => X"929A9292DA9191DADA915151924941F8B030AFEFA86F272727272727E7E79E9E",
      INIT_2B => X"1E1E66661EDEDE1E67EFA76666676727DF9E9E5E5E5E5E5E9EDEDEDE67704109",
      INIT_2C => X"1A1A1A1A1A6262A262A3A2ABABAB9137F7096F66DD95555555DE1E1EA62F5EDE",
      INIT_2D => X"D18848919107FF00084FD1196162596159596262A2A2A2A2A2A2A2A26262625A",
      INIT_2E => X"0C044C8C14DD6E6EAEF6EE377FF7AE377F0000377F00084890D1D1D11919D1D0",
      INIT_2F => X"A636C036EE6E6E2615D48C8C8C1425F6377F00C0F76E9D8C8C15D4CD8C8CD54C",
      INIT_30 => X"904F90D1484F88D0D1D1D0D1D1D1884F8890D0D0D8195959595962621919002E",
      INIT_31 => X"8F88888888D01019591919D1191111195961626262A2ABA26259191988470788",
      INIT_32 => X"7676BEFEFEFEBEB6B6BEFE478F8888C8D0D01010D0D0908F888888D0D0888847",
      INIT_33 => X"C7FEFE073FFEFFFFFF060607474F47478F4F4F4F47073FFEFEBEBEBEB6767676",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"8F8F474707FFFE76EEE5A5D44C54DDDCDC251CA565651D8382824C6593DCAEEE",
      INIT_41 => X"7F37AE26262EB7377FBFC000480000C7BFBFBFBFC7C70788D0C81010C810C8CF",
      INIT_42 => X"004948D15A62A2ABEBEBF4F3EBA2ABABAAABABEBA2D80800C7FF0887F6F63778",
      INIT_43 => X"AFAFA677F8B7EFEFEF2F77F878F83F8009C0807F3FF7F7383F3FBFC000489148",
      INIT_44 => X"E6E6E6DEDEDFDEA7EFAF672F70EF661E6626666666EF302FB738B02F2FB0B02F",
      INIT_45 => X"E7702F2F77701EDE26DE67EF67DEDEDEDEDE261E1E1E26DEDEDEDEDE9E9E9EDE",
      INIT_46 => X"EFAFA767DE9E5E555E9E56969EDEDD26661E6666A6E7EFEFEF2FB72F2FE75E5E",
      INIT_47 => X"56161616165656151615569EE8707737DE555E56555E9EDE67661E1E1E66EFE7",
      INIT_48 => X"1516151515D515CD1515150D15D5151516165656565E5E5E9E9E9E5E5E565616",
      INIT_49 => X"9F5E5E5E5E5E5E5E5E565656565656DEA77070A7DE9E5E5656565656569E5656",
      INIT_4A => X"51919191929192DA1ADA49C1C9814139B830AFAFAF6727272727E7E7E7A79F9F",
      INIT_4B => X"5E5E1E1E1E1EDE26A7EFAF67276F67DF9E9EE7279E5E5E5E9E9EDE26AF7780C1",
      INIT_4C => X"D1D1D9D9191A626262626263ABAC63BF7F4909F7B72F1E9595DD5E5EA6EF2FA6",
      INIT_4D => X"90D1D1195A198890D190D0196262A26262626262A2A2A2A2A2A2A2A2621919D9",
      INIT_4E => X"0C0C4C8C1D6EAE6E66377FBFC07F376EEE00087F377FC74888D1D019196219D1",
      INIT_4F => X"6677C7F87F6E6E6FD58C4C94D415253FBF7F36EF6EDD148C8CD4948CD4D5D504",
      INIT_50 => X"488888D0D1D1D0D0D0D1D9D1D0908888D0191919191919595959611919D100AE",
      INIT_51 => X"C8D0D0C888D0D01011191919191919195961626262A2A2AAA25919D08F884707",
      INIT_52 => X"070607474F073FFEFEFE074F8888C8D010101010D0D0C888C8D0D01010D0D0D0",
      INIT_53 => X"FFFF0707073FFF070607478F888888888888884F4F4707470707FFFFFFFF3F3F",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"FEB676762DEDA56565DC944C0C0CCB0BCB54D4A5EE94540B941DEEBFFFC7B607",
      INIT_61 => X"D148087EF6AEF6F77F4808C7FFBF7F7FBFBF7F36BFBFFF074747C7FE3F473FFE",
      INIT_62 => X"D11A2262ABABEBF3F4F4F4F4F4F3F4F4F4F3F3EBEBA2616262622119D9904848",
      INIT_63 => X"E677B73880782FA72F70F0388180788051D9DAD950C0BF7F7F80874991919191",
      INIT_64 => X"E6E7DEDFDEDE67AFEF67AFB077EFA7666767676667AFEFB0383877B87770772F",
      INIT_65 => X"1EA7706F38382F1EDEDE27DE9E9E9E9EDEDE2626271E26DEDEE727272727E7E7",
      INIT_66 => X"AF2726279E5E5E5E569E9E9EDE67661E66DDA62F2FE6EFE6E62F77A65E1EDEDE",
      INIT_67 => X"5E5E565E5556161516561656666F00C9F8EF26DE9E9EDEDEDEA7A7666666EF2F",
      INIT_68 => X"5616161615161616561616161616161616565E5E5E9E5E5E5EDE6727DE9E5E5E",
      INIT_69 => X"9F9E9E272767676727DE9E5E569E9E1E2F788138EFAF1E9E56565696569E9656",
      INIT_6A => X"C909094991919ADADA924981F8B0B0B070AF6F272727272727E7E7E7A6A79F9F",
      INIT_6B => X"F777A71EDE262667EF28EFAF676727DFDF9FA867E7E7DF9EDEE667EFEFF881C0",
      INIT_6C => X"D9D1D1D1D1191A5A62626263A3ABAB91499108C88038F7B7B7772E6F6F2F6FF8",
      INIT_6D => X"88D1195962625A1919D91919625A626262626262626262A2626262621919D9D9",
      INIT_6E => X"0404044C8C5D2EA626AE7F377F007F266EBF08C07F7FFFC70090D0D1191919D1",
      INIT_6F => X"37BFC000C0F7AEAFCC4C4C8CD45D26AEB87F78AFE65D158C958C4C4CD58C4C0C",
      INIT_70 => X"4F4F88D01919D1D1D0D0D1D1D1D0D0D1D119191919195959626259D1D19048BF",
      INIT_71 => X"101011D0C8D0D0D01011D01119191919195959626262A2A2A25A11D0D1D14847",
      INIT_72 => X"478F88D08847070707074F8888D0D01119101010D0D0D0D0D01010D010101010",
      INIT_73 => X"0707070707070707074F4F888890908888908890884707074747070747474F47",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => dina(8),
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => doutb_array(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => doutb_array(8),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(17),
      ENBWREN => enb_array(17),
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => enb,
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00100000"
    )
        port map (
      I0 => addra(12),
      I1 => addra(13),
      I2 => addra(15),
      I3 => addra(14),
      I4 => \addra_12__s_net_1\,
      O => ena_array(17)
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00100000"
    )
        port map (
      I0 => addrb(12),
      I1 => addrb(13),
      I2 => addrb(15),
      I3 => addrb(14),
      I4 => \addrb_12__s_net_1\,
      O => enb_array(17)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vga_ram_blk_mem_gen_prim_wrapper_init__parameterized17\ is
  port (
    doutb_array : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC;
    enb_0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vga_ram_blk_mem_gen_prim_wrapper_init__parameterized17\ : entity is "blk_mem_gen_prim_wrapper_init";
end \vga_ram_blk_mem_gen_prim_wrapper_init__parameterized17\;

architecture STRUCTURE of \vga_ram_blk_mem_gen_prim_wrapper_init__parameterized17\ is
  signal ena_array : STD_LOGIC_VECTOR ( 18 to 18 );
  signal enb_array : STD_LOGIC_VECTOR ( 18 to 18 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "INDEPENDENT";
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0005C624C007D7F025802E1F87E3FE01F93E3C03FFFFFFFFF80EFFFF80FBDF40",
      INITP_01 => X"EE8F180003BA4F7F7FFFFFFE41FFC23E5F7E93E8C030FF0039C69B3C0000005E",
      INITP_02 => X"00000000000000000000000000000000000000000007F5CFE01F7E00001E7FF1",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"F4051FE0600173C015802EF90061FE33102C7FFFFFFFFFFFFFF3001008706980",
      INITP_05 => X"8900D00001B8C07FFFFFFFFE40FFFD8C407D8331FFF0FE0079B303CA06400F39",
      INITP_06 => X"0000000000000000000000000000000000006000001FFF23E01E380041FFDFF1",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"9209BD8061E3378011E00FF201F830B3F0403FFFFFFFFFFFFFFCC09A5066F0B0",
      INITP_09 => X"0E00700022B0007FFE7FFFFFE07FFFC008BD434BC00030487B91FE8BDFCF8E45",
      INITP_0A => X"0000000000000000000000000000000000000000001FFC20C0001000C3FF8FF0",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"42D08C7862E3C80013F01FF7F3F8003BE3603FFFFFFFFFFFFFFFA01FBEF6001E",
      INITP_0D => X"080000002DB0007FF03FFFFFF07FFFEF3033CF3C800038AB8FC3FF19F883BD42",
      INITP_0E => X"0000000000000000000000000000000000000000003E98000000106443FC0FF0",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"76ADA5EEEE65651C9454544C941D535494DCEE777EDCDC541DBF07074888D0D0",
      INIT_01 => X"EBEBEBA21990484890D1D048BFBF37F7373736363777363636363676BFBF7676",
      INIT_02 => X"6262A2ABACF4F4F4F4F4F4F4F4F4F4F4F4F4F4F4F4F3EBF4F4F4F4F4F4F4F3EB",
      INIT_03 => X"40C1817878F82FEF2FB038787880800808DA1A626262D990D9D1D9D9D9D91A19",
      INIT_04 => X"27E6DEDEDE26271E272766707037EF6767AF67676FAFEF70F8F0702F7077F841",
      INIT_05 => X"96DDA72FF038772626DFDE9E9E9E9EE7DFE727DF272727E7E7DFE76FAFAFE867",
      INIT_06 => X"EF279E9E5E55565E559E9E9E9E1E6666A6EF6F38B0EFA6A7E6EFE71E965596DE",
      INIT_07 => X"9E9E9F9E5E5E56161656565E9666B0788038B0B8B0EF66DEDEDE672F2FEF7070",
      INIT_08 => X"565656165E5656969E5655151616565656569EDFE7E6DFDEDE67B0EFAFE8AFDE",
      INIT_09 => X"9EE72767677070EFEF67DE9E9E1E1E27809249C9382FE7269E5E1EA7A767DE9E",
      INIT_0A => X"C1C10949514949925209C141B87028286727272727272727E7E7E79EA69F9F9F",
      INIT_0B => X"093877661EA6EFEF30EFAF672667279E27E7E727DEE66FAF6766EF7740090909",
      INIT_0C => X"D919D191D1D1D91A1A1A626262ABEBABA31A91919108C0915109C0C9C9408009",
      INIT_0D => X"D1191962621A1A191A1A196262626262625A626262625A62621A1A1A191A19D9",
      INIT_0E => X"0C0C040C4C4C155DA5AE3F377F00BFF7F7C00800C0C7C0BF0011191A62625919",
      INIT_0F => X"BFC7C700C07F7FF7154C4C941D5D9D9D66B76EDD1D8C8D4C4C4C0C0C4C4C0C0C",
      INIT_10 => X"4F0788D0D1D1D0D0D0D0D019191919D1D11919191919595962A26219D088487F",
      INIT_11 => X"595919D1888F8FD0D0D0D01019191910D0115959595919D1D1884848D0D1D188",
      INIT_12 => X"888888D0888F474747478FD0D010101911101010D010D0101010D0C810101018",
      INIT_13 => X"88474707070747478F8F88888F8890D0D0D8D0D0908847474F4F4F4F8F88888F",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"EE251DAE36EEEEA5655494DD65EE65656536FF40FFEEA59494EE07070788C8D1",
      INIT_21 => X"F4F4F4F4F4EBEBEAEAEAA2198807FF36F6AE6EAEAEAE6E666666F736F66565AE",
      INIT_22 => X"A2ABABABEBEBEBEBEBEBF4F4F4F4F4F4F4F4F4F4F4F4F4F4F4F4F4F4F4F4F4F4",
      INIT_23 => X"09510940F8777077B7F88009C0C04991911A1A62A3ABAB626262ABABA2626262",
      INIT_24 => X"DEE7E7DFDFE7DEDFDE2667282F7070EFEFEFAFAFEFAFEF70B0B0EFEF30B838C9",
      INIT_25 => X"56DEDEEFF838776726DEDEDEDF9E9E9EDFE727E7272727E7272767AFAFF93027",
      INIT_26 => X"30A7679E56565655969E9E965556DEA6B0387880F837E75E6666DE5E56555656",
      INIT_27 => X"1E2767EF2FAF9E16165E569E9EA7F8810A0909C1818138EF67A7662F70702F70",
      INIT_28 => X"569E9E569E5EA6702FA62F2FDD9E9E9E5E5E5E9E67AFA7EF2FF8818140B028AF",
      INIT_29 => X"A767AFA8AF2FF838792F66EF2FB778C049D1D991490981E666662FB739701E55",
      INIT_2A => X"C1818180C178784181818141F870702FAF672727272727E7E79FE7E7A7A79F9F",
      INIT_2B => X"4978F76F2F7077B070EFAF672767DF2767E7E7DEE7E727AFB0F838C1929209C9",
      INIT_2C => X"D919D9D1D1D1D1D11A1A226262ABABABABAB621A1A1AD11A1A915108C0805191",
      INIT_2D => X"62625A6262191A191A191A62626262625A5A1A1A196262625A191919191919D9",
      INIT_2E => X"0C044C8C8C8C8C1D9DF77F3FC0080001C0C7000848909188D119191962A26262",
      INIT_2F => X"FF918908BFF7AFDED48C8D8CD5D58CD55DE626154C4C4C04040C040C0C0C4C04",
      INIT_30 => X"07C748889090D11919626262625A19191919D11119195961A2A26219D18807BF",
      INIT_31 => X"595910C888888888D0D0D010111911D0D0D1191919D1D0884848484748909048",
      INIT_32 => X"D088C888888888888F88D010191919191010101010101010D0D019D0C8D01010",
      INIT_33 => X"884747070707478F88888890888FC8D0D81919D9D090888F888888888888C8D0",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"25DC6577EEADAE25259CDC25A57F36A536BF7676AD65AD65DD652EFF404088D0",
      INIT_41 => X"F4F4F4F4F4F4F4F4EBEBF3AA6219D04FC7376E2626252525DD1D25DDE525DD25",
      INIT_42 => X"EBEBEBABEBEBEBEBABEBEBEBEBEBABABA2A2ABEBEBF4F4EBEBEBEBEBEBF3F4F4",
      INIT_43 => X"C0C98078F0B07777B08109DA49089191D1DA226262ABEBEBA2A3EBEBEBABABEB",
      INIT_44 => X"DFE7DEDEDEE7DF1F2727676FAF70B0B83730EFAF3070707739B8EFA730B838C1",
      INIT_45 => X"569E9EAFF9F82FAF672727DFDE9E9EDF9EDFDFE72727272767AFAFAF283027E6",
      INIT_46 => X"37EFAFDE55569667A71E1EDE56561EE76FB038382F66666666DE965656561556",
      INIT_47 => X"EF77F8C95209EFDE5E569EDEAFB0B738C109C9C178C051C9387777B0F8702FB0",
      INIT_48 => X"1EEF2F66E73881C980C192923867A7AF66DE9E9E67AFEF702F40529292786FEF",
      INIT_49 => X"DF6767AFEF70388178B7B7800951DA1A1A1A1A5A1A1A1A0978F8F8F7382FA766",
      INIT_4A => X"4038F8B0F8B0B777B0B0B0B0B8F8F9703030A82FE7E7E7E7E7683030279F5E9F",
      INIT_4B => X"5109510938B070F838376F2667E8E6E83027DFE7E7E72767B0810909C0097840",
      INIT_4C => X"19191AD9D1D9D1D1D1191A62626263ABABAB6363636322191A1A9191DA919191",
      INIT_4D => X"6262625A1A1919D1D119195A625A6262626262621962195A5A1A191919191919",
      INIT_4E => X"0C949DAEF66615D49D6E7F7F0048000000089191D1D1D1D1D119191962626262",
      INIT_4F => X"48919191BF309D8C95958D8D8C8D4C8CD5149E5D8D4C0C0C0C040C0C0C0C040C",
      INIT_50 => X"C7FF070748D0195962A2A2626219191919D1D0D1111959A2A2A25911D1D19148",
      INIT_51 => X"1911D08888888F47C8D0D0D1D0D0D0D0D0D0D019D1D090908807079088484848",
      INIT_52 => X"D0D0888888D0D0D088D0D01119595910101010101010D08F3E4710D08888C8D0",
      INIT_53 => X"C88747070707474747888888884F88D0D0D1D9D1D090888888D0D0D0D0D0D0D0",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"DD6577FFBFBEBF659454549CAEBF36AEA6AEAE652565AEAE65251D36BF76FF00",
      INIT_61 => X"EBEBEBEBEBF4F4F4F4F3F4F3EBAAAA621908376E25252625252525DD9D9D9D9D",
      INIT_62 => X"EBEBEBEBEBEBEBABABEBEBEBABA262621A5A6262A3ABA26262A2A2A2A2A2ABAB",
      INIT_63 => X"C98038FFF8B0EFEF7780C0519191919191911A6263A3ABEBABABECECECF4F4EB",
      INIT_64 => X"27266726E7DE266767672767AF70B0B0703070703037B8F9B8B0EFAFEF7038C9",
      INIT_65 => X"565E9E677030A7AFAFAF6727E79EDEDF9EDFE72727276767AFAFE8E830AF2727",
      INIT_66 => X"77EFA7DE56151E30A72667DEDEDE1E66E7A72F2F1EDE55959EDE565656161656",
      INIT_67 => X"B0805292DADAC9776726DE1E2FF0F8F7C1510909C1C1099109C9813838F877F8",
      INIT_68 => X"78807880C1499191C00949DA51B73889C9F86F27AFEFB841F88192929292C1B0",
      INIT_69 => X"672F777738C1C9C080C091DAD9D11A62A36262A362626262DA51518038B7B038",
      INIT_6A => X"38B7377070B8B8B87030303070B8B8B0B8B8F06827E7E7E7677039B826E76767",
      INIT_6B => X"D9DA1A2209F02F37F87067AFB8B867E8E827E7E7272767EFB0F840813838F0F8",
      INIT_6C => X"19191919D9D1D1D1D919226262626263A36362626363621A22621ADA2262221A",
      INIT_6D => X"5A5A621AD1D9D18848D1191A621A62626262626219191919191A1A191919191A",
      INIT_6E => X"D4263700C037269D9D663FBF00080008484891D1D190D190D019191A195A5A5A",
      INIT_6F => X"91889149B8B7D44C8C8D8C4D4C4C4C4C4C4C8CD58C4C040C0C0C0C4C4C4C4C8C",
      INIT_70 => X"07C707074FD01962A2A262621A19D1D1D9D148D01159A2A2A2A25919D0D1D148",
      INIT_71 => X"D0D08888C8D08F0688D0D1C8D0D1D088D0D1D119D1D1884800FFFF4848C70748",
      INIT_72 => X"D0D0888888D0D0D0D0D01019595919D010D0D01010D088063E474748474747C8",
      INIT_73 => X"C88847470707474747474F4F47474F8888D0D0D088888FD0D0D0D0D0D0D0D0D0",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => dina(8),
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => doutb_array(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => doutb_array(8),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(18),
      ENBWREN => enb_array(18),
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => enb,
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__107\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00200000"
    )
        port map (
      I0 => addra(12),
      I1 => addra(13),
      I2 => addra(15),
      I3 => addra(14),
      I4 => ena,
      O => ena_array(18)
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__107\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00200000"
    )
        port map (
      I0 => addrb(12),
      I1 => addrb(13),
      I2 => addrb(15),
      I3 => addrb(14),
      I4 => enb_0,
      O => enb_array(18)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vga_ram_blk_mem_gen_prim_wrapper_init__parameterized18\ is
  port (
    doutb_array : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    \addra_12__s_port_\ : in STD_LOGIC;
    \addrb_12__s_port_\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vga_ram_blk_mem_gen_prim_wrapper_init__parameterized18\ : entity is "blk_mem_gen_prim_wrapper_init";
end \vga_ram_blk_mem_gen_prim_wrapper_init__parameterized18\;

architecture STRUCTURE of \vga_ram_blk_mem_gen_prim_wrapper_init__parameterized18\ is
  signal \addra_12__s_net_1\ : STD_LOGIC;
  signal \addrb_12__s_net_1\ : STD_LOGIC;
  signal ena_array : STD_LOGIC_VECTOR ( 19 to 19 );
  signal enb_array : STD_LOGIC_VECTOR ( 19 to 19 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "INDEPENDENT";
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
  \addra_12__s_net_1\ <= \addra_12__s_port_\;
  \addrb_12__s_net_1\ <= \addrb_12__s_port_\;
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"8107001FA101FC000FF03F8FFFF00E3B63600FFFFFFFF83FFFFFA00FB970E0C1",
      INITP_01 => X"200000043708007FF01FFFFFF8FFFFFFF6B9C6B880003F21803FFFDD81098601",
      INITP_02 => X"0000000000000000000000000000000000000000003E003E000400E087FC0FE0",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"E2FC060F3001F203BFFC77F7FCFC3F3BB340C7FFFFFFF0001FFFC4E31CB19BC2",
      INITP_05 => X"DE0003F3E70FE000001FFFFFFFFFFFFFE00DFDEE81001F7A7FFFFFE63FFFDC01",
      INITP_06 => X"00000000000000000000000000000000001F0000001C003E000000FC07FE0F03",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"F43C027F1CF91E34A02EFC0BFDFE7F91CE6813FFFFFFF00007FFE8FB200AC1F9",
      INITP_09 => X"3C001F1FF709E000003FFFFFFFFFFFFFFC078387078C5860FFFFFFFFBFFFFC13",
      INITP_0A => X"0000000000000000000000000000000070FC0000000CC7E68380043E07FFC40D",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"08BD003E8DBBC3FBC11FEF45FFFFFFC0814E13FFFFFFF80001FFE9EE405CC7FC",
      INITP_0D => X"F80031BFC3000000003FFFFFFFFFF8FFF8202831F3DD6C20FFFFFFFFFFFFEC1C",
      INITP_0E => X"00000000000000000000000000000000FFFE60000401FFFF8FC0060E07FFC07D",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"DDEE3636C70707C7ED9C94DD6EEEEE65DDDCDD2525652525949465EEA5ADA536",
      INIT_01 => X"62A2A2A2A2EBEBEBEBEBF3F4F4F3F3EBA2D07EF76E266EEEF7F7AE26E59D5D5D",
      INIT_02 => X"EBEBEBEBEBEBEBEBABABABABA262621A1A19191919D1D1D1D1D9191919191959",
      INIT_03 => X"09C940B72F2FAFEFF038804991D1D949094991DA6262ABABABABABEBF4F4F4F4",
      INIT_04 => X"6767E8EF672767AFAFAF67AF28B07070B0703030EFAFEF707070F7AFAF2F38C1",
      INIT_05 => X"565E9EDEA767272767AF6727E7DEDFE7E7E72727AFEFAFAFEF70B870EFAF6F67",
      INIT_06 => X"382FA79E15169E679E96DEDE9E9EDE1E675EA6EFEFA7DE96559E555556165656",
      INIT_07 => X"890A929191DA92C8B0B070B7B03881800992494992925151515251C978784181",
      INIT_08 => X"C14991D2DAD1D11ADA9191DA2291D2222291B72FF838C9525252929192DA0940",
      INIT_09 => X"8109519192DA4908519162636262A3ABABABABEBABABABABA362D9C08038F078",
      INIT_0A => X"38B0707030B8F870307070B0B07070B0B0B8E86F686F67A870F801702FB0F841",
      INIT_0B => X"1A621A1ADAC938B738F8EE00C9F83067AF27E7DFE727AFF838F8408038F8F0F8",
      INIT_0C => X"1A19191A1AD9D1D91A1A22626262626262626363636362221A62622222636363",
      INIT_0D => X"19191A1AD19191004888D1191A1A196262A2A2A262621A1A1A1A1A1A1A5A1A1A",
      INIT_0E => X"26F73737F637373FAFB7AFF7C000000000004890D1D1D191D119111119191919",
      INIT_0F => X"484980AEF72E8C4C4C4C4C4C4C4C4C0C4C4C4C4C4C4C4C8C4C0C040CD4E62626",
      INIT_10 => X"FF07084890195962A2A2A2625919D18888D148881962A262591919D191914848",
      INIT_11 => X"88C888C8D0D1884F8F888888D111D1D0D0D1D1D1D1D19000C7BFFF0700004807",
      INIT_12 => X"D088888888D0D0D0D0D010595959108FC8C88888C88F47884707BEB6BE76FE8F",
      INIT_13 => X"C84747474707474707474747073F3F3E478F88888F8F8890D0D0D0D0D0D0D0D0",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"2665EE36FFC70748BE6EDDDD656625DC37AEEE7777ED363636BF91D188073666",
      INIT_21 => X"D1D1D1195A62A2ABAAABEBEBF4F3F3F3EAA14FAE26E5AEF7377F37AEAE255454",
      INIT_22 => X"EBF4EBEBEBEBEBEBABABABABA262621919191919D19048888890904848888888",
      INIT_23 => X"C109C9407777EFEFB0380991DADA9108C0C00048DA5A62626262A2ABEBEBEBEB",
      INIT_24 => X"6F6FAFA8AFEF3028AF67AFEFE8EF30B8F830EFAFEFE8EFEF3030EFEFEF704180",
      INIT_25 => X"269E266727276767676767672727E7E7E72727EFF84101418981814170EFE8A8",
      INIT_26 => X"F82FA767DE569EDE9E969E9E559EDE1E1E2667A72F2F66DE9E9E9E969E9667A7",
      INIT_27 => X"4040C10951DA1A9AC938388181815252519292DADA1A22DA510909098078C1C9",
      INIT_28 => X"00911A6363626263621A1A1A636363ABABABDA7881C9094A4A529251929209C9",
      INIT_29 => X"DA1A62ABABAB63226262ABABA3ABABABABABABEBEBEBECECACAB63DA48B8B809",
      INIT_2A => X"38B87070303030E8307070B8F8B8B8B8703070E86FAFA8E8F9414141C909C109",
      INIT_2B => X"A36362DADADA929251090952C141B0A7AFEF6F67672737897840C909C13838F8",
      INIT_2C => X"1A191A221A1A1A1A22221A6262626262626262636263621A1A22226262636363",
      INIT_2D => X"D1D1D1D1D19191484848D119191A6262A2A2A2A36262625A1A626262625A5A62",
      INIT_2E => X"7F7F78F7F77880386F262626377FB8B8C0C0C00091919090D1D1D1D1D9D1D1D1",
      INIT_2F => X"C0B8AF559DE615954C4C4C4C4C0C0C0C0C4C4C8C948C159D9D55559D2EAE3737",
      INIT_30 => X"07074890D119616262A2AA62625A19D1D1D9D09011191919D1D191480000B8C0",
      INIT_31 => X"4788D0D08888070707474F88D190888888909090D0D19100FFFFFFFFFFC70707",
      INIT_32 => X"D0888F88888F8F88C890D0195919C84F47474747404748400707FFFEFEB6FE4F",
      INIT_33 => X"48473E474747473F3F0707FFFEFEFEFE07474747474788888888D0D0D0D0C8D0",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"66F6BF4F9088888848ED25AE2EEEDD667FC0004848C8D1115A9A9A9A59C80736",
      INIT_41 => X"00004890D1195A6262A2AAABEBF4F3F3EBEA18F5E5266EF63777BF7F36F7DD54",
      INIT_42 => X"EBEBEBEBEBEBEBEBABA2A2ABA2A2625919191919D18848909090908848070707",
      INIT_43 => X"81C10151C98138776F38C0911AD1D991080900C049D15A626262A2ABEBEBEBEB",
      INIT_44 => X"AFAF6FAFF0EF28E86727676767AFAF3030E8E8AFA8E8EFAFE8302FE870B8F838",
      INIT_45 => X"EF7741F82F2F77B077F84130272727E72727AF41C9810A1252090992C9F8E8A8",
      INIT_46 => X"702F3766671FDE9E26A7E7AF66DEDE1EDEDEDE26261E1EDEDEDE2626DE26B0B8",
      INIT_47 => X"41413841921ADADA9249807881C109094992DAD2D9DA1ADA92C9C0C140788138",
      INIT_48 => X"1AD15AABAB6262A36262631A226363ABABAB63C138C14951490949810909C981",
      INIT_49 => X"226BABABACABABA3A3ABABABABABABABABABABF4B4ABEBECF4F4ECAB62621A22",
      INIT_4A => X"F8F8B87028AFAFAFE870B8B83939B07030E830EFAF303070B038815152519291",
      INIT_4B => X"6363631A1A1ADADA9291DADA5139EFE8AF70B8B070B040818009525151C98140",
      INIT_4C => X"1A1A1A622262622262626222626262621A22626362621A1A2262636363636363",
      INIT_4D => X"909190919091919188901A621A1A621A626262626262621A6262A3A362626262",
      INIT_4E => X"B87F3737F73FC037B7262E6F37F7F7387F7880004890D1D19090484891914848",
      INIT_4F => X"6EAFE55DE65DD58C4C4C4C4C4C0C0C0C0C0C8C5D5D9DE6DE26AEB73737377FC0",
      INIT_50 => X"48488890D119196262AAA2A2A262191A6219D1D1D111D99090914800C0B86EE6",
      INIT_51 => X"C707884F4707FFFFFF074F4F884F4F484F4F4890D11AD1484808C7BFBFBFFF00",
      INIT_52 => X"88888F884F3F47888888D0D019198807FEFE070707FFFFFEFEC7FF0707FFFF07",
      INIT_53 => X"3FFEFEFE3E3E3F3FFFFEFEFEB6FE3F3F073E474747478F88888F888888D0D088",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"663640D1D0D08888C8FFEE3676BFEEAE37BF488888111010515959A29958CF40",
      INIT_61 => X"0707004888D0D119596262A2ABEBEBEBEBEBEAD7362E6E37BFFFC000C7BF3665",
      INIT_62 => X"EBABABEBEBEBEBEBAB62A2ABABA262215A5A1A1919D190D0D1D1D19048080800",
      INIT_63 => X"8109519151910940F77808D11A1A1A91515148C000891A62ABABA3ABABABEBEB",
      INIT_64 => X"AF6F6FAFF0AFAF672727276727676FE8E8AFAF6FAFE8F0AFAFEF30283770B0F8",
      INIT_65 => X"388851490951DA1ADA52F86F272727272727AFB8818141C909C909520A4178E8",
      INIT_66 => X"EF77F0F8EF1EDE1EEFF0383838B7661E261EDEDE9EDE1E661F2667AFE8B0C940",
      INIT_67 => X"B8B0B0F8C99A5109C909C98181C909C9099192DAD1DA919192498138388040B0",
      INIT_68 => X"AB6262A3A3626263AB63A3A3AB636363ABABAB9280805292929292C94138772F",
      INIT_69 => X"63A3ABA3ABACABABABACACABECF4ABABABECF4F4F4F4EBECF4F4F4F4EBF4ABAB",
      INIT_6A => X"418941387030EFAFE8E870394139B0F030F0AF30EFE870F8B0F8C9929292DADA",
      INIT_6B => X"636363631ADA92DA92921A9252F830702FB041F8400951519A9A1A1ADA5209C9",
      INIT_6C => X"1A1A62626262626262626262626262221A1A226222DAD9DA1A1A636362226263",
      INIT_6D => X"4848914848508891D1D11A62625A5A1A191A1A5A63625A626262A3ABA3626262",
      INIT_6E => X"B87F6E6EB7F77838B76E266EAFF7AF6F2626F7009190D1D14800484848480000",
      INIT_6F => X"E65D5D5D5DD58C4C4C4C4C4C4C4C0C044C945D37F76E669D9DAE3FB87F7FBFBF",
      INIT_70 => X"40484888D019195962A2A2A2A2625A5A1919D1D088D191080080373F783726E6",
      INIT_71 => X"FF004007FFFFFFFFFFFF4F8888488888484848D0D91919D090484007C7C7C707",
      INIT_72 => X"8888470707FE3F888847478888D1D1FF76B6B6BFBE76B6FFFEFEFFFFC7B676BF",
      INIT_73 => X"6E2D6E6E76767676B6B676762DB6FE3E3FFEFE3E3E478FC8C88F8F8F88C8D088",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => dina(8),
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => doutb_array(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => doutb_array(8),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(19),
      ENBWREN => enb_array(19),
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => enb,
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00200000"
    )
        port map (
      I0 => addra(12),
      I1 => addra(13),
      I2 => addra(15),
      I3 => addra(14),
      I4 => \addra_12__s_net_1\,
      O => ena_array(19)
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00200000"
    )
        port map (
      I0 => addrb(12),
      I1 => addrb(13),
      I2 => addrb(15),
      I3 => addrb(14),
      I4 => \addrb_12__s_net_1\,
      O => enb_array(19)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vga_ram_blk_mem_gen_prim_wrapper_init__parameterized19\ is
  port (
    doutb_array : out STD_LOGIC_VECTOR ( 8 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ : out STD_LOGIC;
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 18 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 18 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vga_ram_blk_mem_gen_prim_wrapper_init__parameterized19\ : entity is "blk_mem_gen_prim_wrapper_init";
end \vga_ram_blk_mem_gen_prim_wrapper_init__parameterized19\;

architecture STRUCTURE of \vga_ram_blk_mem_gen_prim_wrapper_init__parameterized19\ is
  signal \^device_7series.no_bmm_info.sdp.simple_prim36.ram_0\ : STD_LOGIC;
  signal \^device_7series.no_bmm_info.sdp.simple_prim36.ram_1\ : STD_LOGIC;
  signal ena_array : STD_LOGIC_VECTOR ( 20 to 20 );
  signal enb_array : STD_LOGIC_VECTOR ( 20 to 20 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "INDEPENDENT";
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
  \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ <= \^device_7series.no_bmm_info.sdp.simple_prim36.ram_0\;
  \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ <= \^device_7series.no_bmm_info.sdp.simple_prim36.ram_1\;
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"A77D0E17AC845CF80F3FF5F8FFFFFBC080DF1BFFFFFFF9E060FFF480E27F43FE",
      INITP_01 => X"E001DE1FC40FD0E0C01FFFFFFFFFFAF7F8EDF831FC4CE1C7FFFFFFFFFFFFF019",
      INITP_02 => X"000000000000000000000000000000000003FC003E40BFF99F00180407FF0180",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"C1190E006A87F380749FE0C8FFFFFFC6803F03FFFFFFE1E0200FF080FF7F43FF",
      INITP_05 => X"C065E7FDC03FC9ECE007FEFFFFFFC773FFE0F80198672183FFFFFFFFFFFFFC61",
      INITP_06 => X"000000000000000000000000000000003DFCFEE0EFE70079FF007C0003F80780",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"C80987000D72EF41C7CF03C85FFFFFE7803F03FFFFFFC1E01007F3C00FE587FF",
      INITP_09 => X"8B74009FC43CC7B3F003BFFFFFFF83D07FFB013885DF8783FFFFFFFFF8BFFE6F",
      INITP_0A => X"00000000000000000000000000000000FF079FBE303CE001FF81FFC007FB7E78",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"F037C01386F7DF373F8C0FF01FFFFFE3C00007FF3FFFE0C00007FFC00FC61FFC",
      INITP_0D => X"F9017E007E07C3BF2001FFFFFFFE83C07FFF3BFC6771FFC0FFDFFFFFFC3FFFC5",
      INITP_0E => X"000000000000000000000000000000008000E703FE00FF01FFE3FFE607FBF9E3",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"7F37BF004F07C7074FC7377F7F7FBF3FF677004840D010105959599999A159C8",
      INIT_01 => X"07C7C700484890D11919191962A2A2ABEBEBEBA190366EF7BF07070740404807",
      INIT_02 => X"ABA2A2A2ABABABEBABA262A2A2A25A19191A191919D1D119191919D188484848",
      INIT_03 => X"819191919191510980C0DA626262621A919191C0C0911A62A3ABA3A3A3ABABAB",
      INIT_04 => X"F0E8A86FAF6767272727676F6F676767AFAFAFAFA830E8AFA8E830B070B0B8F8",
      INIT_05 => X"DADADADA6363A32252FF672727272767676F6FEFF839F8018181408140F8B930",
      INIT_06 => X"38B0780900269EDEA72FB0B7F840F02EB0382F261EA6F877EFEFEFA7EFB05291",
      INIT_07 => X"EF28EF2FB0797938F838414180C909C1099191921A221A91929209C109C9C181",
      INIT_08 => X"ABA362626362626263ABA3ABABAB636363ABEC63914952929192098138F82FEF",
      INIT_09 => X"63A3A363A3ACACABACACACABABF4F4ABABECF4ACEBF4F4F4F4F4F4F4F4F4F4EB",
      INIT_0A => X"813841CA8181F97070E830F80139F870F7E8A830B837B03841C15192DA1A1A22",
      INIT_0B => X"2263636322DA92DA23231A92C040F83800408181C149519ADADA1A22DA920981",
      INIT_0C => X"1A6262626363636363626262626262622262221A1ADA1ADA1A1A2222DA1A6262",
      INIT_0D => X"BFC00889918848489090D11A62625A1A191A19196262191A1A1A626262626262",
      INIT_0E => X"3778F7AFF737AE6E6EAF2626E6E6E69D5DA66E7F48919108C0BFC00000080800",
      INIT_0F => X"E69E1DD494948D4C4C8C4C4C4C0C8C5D9DDD2637B87F376E25AEF77F7F7F3F3F",
      INIT_10 => X"07004F88D11962596262A2A262621A19D1909148000000B87FF7262EAFAFB76F",
      INIT_11 => X"BF0707BEB6BFB6FF0707074F4F8890888890D11919D1D1D19088884807C70707",
      INIT_12 => X"4747FFBEB6B6B60707FF3F478F4F88072EED2E36767676B6B6BFBEB6B6EEE536",
      INIT_13 => X"EDA59C9C9CA59C9C9CA4141C5CA56DB6FEFEFEFEB5FE0788473E478F8F888888",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"C7BFFFBFC7BFC7C707BF3FC08080BF3FF780404788D0101959595959A159A159",
      INIT_21 => X"4807C70700488890D1D1D1D1196262A2AAABA261D007F6AE7700484890488F88",
      INIT_22 => X"62626262A2A2A2ABAB62626262625A5A211919D9D1D1D119191919D190488890",
      INIT_23 => X"405192919191925191911A63A363635AD9D9D90800921A5A62A3AB62A3A36262",
      INIT_24 => X"E8F0F0AF6F6767676F6F6F6F672767676F67AFAFAFAFAF6FAFF03070F83800F8",
      INIT_25 => X"DA1A2322DA1ADA51C1F870AF2727676F6FE8E830B8B8B8B841C90A1281B87028",
      INIT_26 => X"51C9C10989371EDE1E6FF8F0F881C98078C9C93877F881C981F8B02F287709DA",
      INIT_27 => X"AFEF70F8F0702FEF2870B038C90909C1099192DA2222229191DA929292DA9292",
      INIT_28 => X"ABABAB63621A1A22626263AB6363636363ABECAB6363914909C13870307030EF",
      INIT_29 => X"63ABABAB63ABACACABACABA3ABACACABABABABABABABECF4F4F4F4F4F4F4F4F4",
      INIT_2A => X"38F8B03838F8F9F870AFE8B8F83841017030EF70B8B0B0388152DADADAD92222",
      INIT_2B => X"1A63636363631A1A63AB63DA49495209C9C9C1C9C909519ADA91DADADA925280",
      INIT_2C => X"626262626263636262626222226362221A1ADADAD922221ADA1A2222DAD11A1A",
      INIT_2D => X"BF7FC00091D19088484890D1D11A62621A19191A626219D9191A626262626362",
      INIT_2E => X"3F37B7AEF7F7F76E6F6FE6A65D5D5D5E5DE6B7F7804848C77F3737F67F800008",
      INIT_2F => X"5D15D48C4C8C8D4C8C9DA5D48C156EBFBF7FBF0000C0C07F377F77377FB8F737",
      INIT_30 => X"480748D0D1D1196262A2A26219D191484848484900B8BFB83F6E26266E6FAF6F",
      INIT_31 => X"76BFFFB676BFBFBE07074F0F488890D0D11919621A19D1D1D1D1D19048000707",
      INIT_32 => X"FEB62EE52D762D757676FE0647FF762E5D65A5ADEDA5A5A5ED76767676EDA52E",
      INIT_33 => X"A514D34A8BD313D38B4303424A4A13E42D75B5B5B6B5B63FFEB6B607073F3F3F",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"90484807C7BFC7C7FFBFC00800BF0087BF08D1D1D11959595959A19959191859",
      INIT_41 => X"904F07C70700484890D1D0D0D1195AA2A2A2A2A2D0077F37BFC0484850909090",
      INIT_42 => X"1A191A1A5A6262626262626262625A626119D9D1D1D1D119191919D1909090D1",
      INIT_43 => X"8009514909494991DADA1A1A6263621AD9D1914848911A6262626263AB62621A",
      INIT_44 => X"30F030A8AFAFAF676FAFAF67676727672767676F676767676FAFEF30B8014041",
      INIT_45 => X"1A1A925209C1C9C14139F8306F6FAFE83070B97070B8013889C9091241F9B8B8",
      INIT_46 => X"51515149C13877EF2F388038F8F88109C980C109383878C99240B7B06FF09222",
      INIT_47 => X"AFA770F939B0702F30B070F881090980810992DADA1A221ADADA929191924909",
      INIT_48 => X"ABABABAB63DA91921ADA63AB636262626363ABABAB632291918038B0A767AFE8",
      INIT_49 => X"63ABABAB63ABA3A3ABAB626363A3A363ABABABA362A3ABABF4F4F4F4ECF4F4EC",
      INIT_4A => X"40F8B0B030EF30E86FEF3000CAC9894139F8F8B8F8393838815192DA91922222",
      INIT_4B => X"DA63636BABABABABABACAC6322DA1A229291919191DADA22DADA222222DADA09",
      INIT_4C => X"6262636363636362626262626263221A1ADAD191D1DA221A1A1ADA1ADA9192DA",
      INIT_4D => X"80B880BF0891D1D19191919090D11A621AD9196262625A1A1962626262626262",
      INIT_4E => X"807FF7AEF73FB7AF6F26E6A6A61594D45DE66E26F778C0C03FF73737AEF73F7F",
      INIT_4F => X"1DD5D5D515D4159D6E3F783FAE3708918891D1D090D19100C00808C7C7C0777F",
      INIT_50 => X"4F4F8888D019196262A2A2621907BFC000C0BF80C0803FB76FE6A6E6E62E6E6F",
      INIT_51 => X"76FFC7BFB6BFBFBFC70707004F88D1191A6262626219191A1919D1D9D1909048",
      INIT_52 => X"9C14D38B145C5CA5A5A52EBEBE76A55CDCDCDC1C5D5D1D1C65ADEDEDEEEEEE36",
      INIT_53 => X"8C030B0302020303C2C2C2FAFA024B8BD39CA42DBEFE6E2D2DE52D6D6D7625E5",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"D1909048C7BFBFBF77BF48D148C7C7484890D1111119595959A2A2A11918D091",
      INIT_61 => X"D04F0707070707074890D0D0D1195962A2A2A2A219C7BFFFBFC0074848919191",
      INIT_62 => X"D9D11919191A191919191A625A591919195A19D9D1D1D1D11919D1D1D1D1D9D9",
      INIT_63 => X"81C9094909095191DADAD9DADADADAD191914951D11A1A625A62626262621A19",
      INIT_64 => X"303030EFA8A8AFAF6F6F6F676767272767676767676767676F6FAF3070F94181",
      INIT_65 => X"DA92C8818140808139B8B030F0E830B8B8B0B8F90101014141818981F8B83070",
      INIT_66 => X"C109099209C138F878C1C938F83878C1C981FF78403881C951097841F8C12262",
      INIT_67 => X"672727EF702870282828E8AFF0C980383881499291499192DADA51C909098040",
      INIT_68 => X"ABABABABAB1A914951926363221A1A1A1A236363636363222223DA51F866DE67",
      INIT_69 => X"1A63636263636363221ADA22636362626263A3A3A3ABABABABACF4ABABF4F4F4",
      INIT_6A => X"094041F837F0AFAF703941C909520981814141414039784080C991DA9A92DADA",
      INIT_6B => X"921A636BABACABABACACACACAB636322DADA222223DA1A63221A23636363DA92",
      INIT_6C => X"63636363636363636362626363621ADA1AD1DA91D9DA1A22221A914992925149",
      INIT_6D => X"F7F77F08080091D1D9D1D190D1D1D9191A1A1A5A6262621A1A62626262626262",
      INIT_6E => X"00C0BFB8BF807FB76E26266E269E155D9EA56E266EF737783FF737C0C03F783F",
      INIT_6F => X"5E9E5D5D9D266E7F084800080000D019D1196262191911890048918989480000",
      INIT_70 => X"4888D0D0D11959596262A2621948BFBFB8807F3F38AF2E9E5E5DE62F2E2FE65D",
      INIT_71 => X"76BFBFBFBF77777FBFFFFF074F901921625A62626262625A1A1919D1D11919D1",
      INIT_72 => X"8B8B4B4B4B8BD31C1C1C65A5A5A5651CD4949494D4DCDCDC1D1D65651CA5EE36",
      INIT_73 => X"0BBAC2C2C2C2C282BABABABABA82C2C2028BD31CED762D25E4E49C539C5CD34B",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => dina(8),
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => doutb_array(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => doutb_array(8),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(20),
      ENBWREN => enb_array(20),
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => enb,
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__108\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00200000"
    )
        port map (
      I0 => addra(14),
      I1 => addra(13),
      I2 => addra(16),
      I3 => addra(15),
      I4 => \^device_7series.no_bmm_info.sdp.simple_prim36.ram_0\,
      O => ena_array(20)
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__108\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00200000"
    )
        port map (
      I0 => addrb(14),
      I1 => addrb(13),
      I2 => addrb(16),
      I3 => addrb(15),
      I4 => \^device_7series.no_bmm_info.sdp.simple_prim36.ram_1\,
      O => enb_array(20)
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_3__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0100"
    )
        port map (
      I0 => addra(18),
      I1 => addra(17),
      I2 => addra(12),
      I3 => ena,
      O => \^device_7series.no_bmm_info.sdp.simple_prim36.ram_0\
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_4__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0100"
    )
        port map (
      I0 => addrb(18),
      I1 => addrb(17),
      I2 => addrb(12),
      I3 => enb,
      O => \^device_7series.no_bmm_info.sdp.simple_prim36.ram_1\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vga_ram_blk_mem_gen_prim_wrapper_init__parameterized2\ is
  port (
    doutb_array : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    \addra_12__s_port_\ : in STD_LOGIC;
    \addrb_12__s_port_\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vga_ram_blk_mem_gen_prim_wrapper_init__parameterized2\ : entity is "blk_mem_gen_prim_wrapper_init";
end \vga_ram_blk_mem_gen_prim_wrapper_init__parameterized2\;

architecture STRUCTURE of \vga_ram_blk_mem_gen_prim_wrapper_init__parameterized2\ is
  signal \addra_12__s_net_1\ : STD_LOGIC;
  signal \addrb_12__s_net_1\ : STD_LOGIC;
  signal ena_array : STD_LOGIC_VECTOR ( 3 to 3 );
  signal enb_array : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "INDEPENDENT";
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
  \addra_12__s_net_1\ <= \addra_12__s_port_\;
  \addrb_12__s_net_1\ <= \addrb_12__s_port_\;
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"2EC3C05FFEF9C43FFDFC61CFC003E7E80FC3F3C0E09DFFF8DEFFE0FF9FCFF800",
      INITP_01 => X"07FFC787FFFFFC003F1F801C3FD000F4001FFC1FFF81E0F9F8B8207E007FFE0F",
      INITP_02 => X"0000000000000000000000000000000083978007F0F800007FFF810000F81FFC",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0C38000FFE87F47FF9FE0A83C0030FE80000063F0FA3FFC4DBFFE0FF1FCFFC00",
      INITP_05 => X"07FFC3C7FFFFFE007F1F8210FFD4619C001FF00FFFE7C7FC79706F2E00FCF80F",
      INITP_06 => X"000000000000000000000000000000008FFF0007E1F800007FFFFFC000F80FFC",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"2DB00007FC4FF47F01FFC09380031F380018000000E018107E3FE07F0F8FFC00",
      INITP_09 => X"07FFC3C3FFFFFE007FDFC049FFD07FCC0009F00037FF9FFD3CF0FFB920E1F80F",
      INITP_0A => X"00000000000000000000000000000000FFFE000FE1F0000031FFFFC000FC0FF0",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"AD21D803F07FF5FE01FFF1FF8003B338007E00000083E3FFFFFFF07F831F9000",
      INITP_0D => X"0FFFE1E3FFFFFE007FDFC04DFFAFFFC40003F00000FE1FFE1C202BC0C5A1F80F",
      INITP_0E => X"00000000000000000000000000000000FFFE000FE1F000E001FFFF8000FE07E0",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"24530ACAC9C1C181C1C9529B246DB5B5F5FDFEFDF5363E3E3E7E4647463E8788",
      INIT_01 => X"8A02C2028BD3D314D38A8A8BCB8A8BCB8282CA130A5393DC242424246DB5F5AD",
      INIT_02 => X"CBCBCB139C5B5C5BD35BE4242DB53EFEB5B6F6FEFEB5B5B6B66D6D6D2DDCE413",
      INIT_03 => X"79BABAFA024242020202B9B1B9FA0202428A8ACB1313CB428BCB549C9CE45B13",
      INIT_04 => X"B5F53E4646474687878FCFCF8F47FEB6B66E2D5C13D38B4A938BD41CD3C2B9B9",
      INIT_05 => X"6262625A5919D119596119101110C88847FE2D1BF9F9136DB6249BE46D24246D",
      INIT_06 => X"A2A2A2A2A26262D0BF36367777EE1D949CDD1D66652E0088D0D11919191962A2",
      INIT_07 => X"D088BFAEDCDCDC1DD4DC1D1D1CA5B6B6B6FE078F88D0D0D0D010D010596262A2",
      INIT_08 => X"88484088D0D0D1D1D1191919195A19111111195A191919D9D1D1D1D119591919",
      INIT_09 => X"77BFF8F8FF484800C066959D0C8B838383CBDDAE65A6AEEEEE2EFFBFBFBFFF40",
      INIT_0A => X"B6B5B6B5B5B56D6D2DE5E49C9CA4E42D76B6FF478890D0D11959621919D10776",
      INIT_0B => X"8F47463E474706063E3E3EFEFEFEFEF6F6F5F6FEFEFE3E3E3E063EB575B5B5B5",
      INIT_0C => X"3B3BFAF2FAB2B1B1A9A9318BEDE55C5CE4E5EDED9C1313E42D2DB5F63EFE478F",
      INIT_0D => X"88D0101010181911D0D0D0196162A2A26288479088070748D191EEDD540C847B",
      INIT_0E => X"A2ABABABABEBABA262A2A2A2ABABEBEBABA2A2A26219D0D0D0D0C8888F8F8888",
      INIT_0F => X"1313131B14CB8A4A4242424201428A8ACBD3135CA42D6EB6FE3F4788D01961A2",
      INIT_10 => X"4747474F47474707FEB6B66E2DA49C9C5C5B13CBCB8A82824142424A8AD31313",
      INIT_11 => X"07FEFEBEB6B6766D2D2D2D2D6D6DB6FEFF07074707073FFF0707070707474F47",
      INIT_12 => X"4A8B8BD31B5CA4ED7676B6FEFF07074747484F4F4F8888C8D0D0D0D0D0888847",
      INIT_13 => X"42F9F9F9F9FA023939F9F939F901020202FAB9B1B9B9F9F9F9FAF9F9C2020242",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"DB520ACA8181C18181CA52DB6DB5FEB5ADF5F5F5F5FD3E3E464646474686CFD0",
      INIT_21 => X"8B4BB902D314D38B8B8A8AD38ACBCB8A8ACACA1313539BE4256D6D6D24F5F5AD",
      INIT_22 => X"F9B9B9B9024B424A8BE42DE5A4E4756D2D6DF6FEF6B6B62D6D2D9C9CE42DE413",
      INIT_23 => X"31317179BABABABAB971713131313171BAFAFAC2FA0202FAC2F9428B8A8A8B8A",
      INIT_24 => X"F5F53E868F8F878F8F8F8FC8CF47FEB5E4A4E513D3D38B020A028B1CD4B97979",
      INIT_25 => X"1919191111D0D11962A2A259591910D0C847063E6DA4B547AD9B9C9B9BDB6CB5",
      INIT_26 => X"62A2A26262625A88361D256525DD5454959D94DD257F4888D011191159596259",
      INIT_27 => X"88000065949465EEAE254C4B0BED48884F4788D0C888C8D0D0D0D0D0195962A2",
      INIT_28 => X"0000078890888888111919111111D1D11919191A19D1D9D9D190D1D11A626211",
      INIT_29 => X"A5BF77BFC00889C0AEDD550CCCCC8383CC549D26DDDD94DC5DEEFF00772EB700",
      INIT_2A => X"FEFEFEFEFEFEB67575762DE4E42D6DB5BEC64790D019191962A2A3625A1A48EE",
      INIT_2B => X"8F47473E7E474747463E3EFEFEFEFEFEFEF5F5F53E3E478F8747063EFEFEFDFD",
      INIT_2C => X"FAB2B2B2B2B1B1B169F2C38BA52D9C149C2D2DE5E59C9C6D6DE4E46EF6FE3E47",
      INIT_2D => X"8F19191919191919D0D0D1196262A2A2A2D14F480707FF07D148AE94CB83843B",
      INIT_2E => X"AAABABEBEBEBEBA2A2A2A2ABEBEBEBEBEBEBABABA21910D0D0C8888F8F8F888F",
      INIT_2F => X"5C5C141313D38B8A824242424242428A8ACB135CA4ED2DB6BEFE0747881861A2",
      INIT_30 => X"4747478F4F474F07FEBE766E2DE5E5E49C5C5313CA8A42424242428A8AD3135C",
      INIT_31 => X"07FEFEFEFEFEB6766D6D2D6D6D76B6B6FEFEFEFEFEFEFFFEFEFF0706474F4747",
      INIT_32 => X"4A8BD3131C64E52D76B6BEFEC70707474F4F4F4F888888D0D0D0D0D088884747",
      INIT_33 => X"42F9F9F939393901393939393A020202FAB9B1B1B1F9F9F9F9F9F9FAF9020242",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"DB535212C981C181C90A53DC6DB5F5ADADF5F5F5F5FD3E46474646468787CFC8",
      INIT_41 => X"14D3020293D38B14141CD38B028ACBCACACBCA135B9B9C9CE46D6D6DB6B5B56C",
      INIT_42 => X"7131313171B9BAFA426DB6E55C5CA4A41B5CE56D2DE59C13145C13CB135C5C5C",
      INIT_43 => X"3131313179317939313131F0E83028317171B9717179FAFAB9B9B9B9B171FAB9",
      INIT_44 => X"F53E46878FCF8F8F8F8F8FC8C87EFEB6E413144202028B02B9BA029393C23131",
      INIT_45 => X"D0C8D0888888D01962A2A262615910101910D087874747476D9CE425DCDC6DB5",
      INIT_46 => X"A2A2A2191919D100AEDD251D9554145454959DDD257740C8D111191919195919",
      INIT_47 => X"D048FF654CDDEE7F36659393A548D18F8F8F88D0C8888888888888D0D0195A62",
      INIT_48 => X"F6A52E48D0D1D1D1111119D1D1D0D1191919191911D1D9D19090D1D11A62A25A",
      INIT_49 => X"EE00BF7F7FBF00487F9C1414CCCC8CCB0C0B545454540C0B94EE37773665EE77",
      INIT_4A => X"3E3EFEFE3EFEFEFEB6756D6D6DB6B6FEFF078811196262A2A2A2ABABA3629076",
      INIT_4B => X"4747474646474747477E3E3EFE3E3EFEFEB5B5B53E468F8F8F8F474747464606",
      INIT_4C => X"B2B1B1B2B2B1B1B1A9F1834B5CA55C5CE575762D2D6D2DB6762DA4A46DFE3E47",
      INIT_4D => X"C8191919195959191011D159626262A2AA5A88470748484848C7EE1D54CC43FA",
      INIT_4E => X"A2AAABEBEBABABABABABA2ABEBEBEBEBEBEBABA2591910D088884747478F888F",
      INIT_4F => X"A4A55C1313CB8A8A8A8A8A424242428A8ACB131C5CE42D6DB6B63E4788D01962",
      INIT_50 => X"8F88874747484F3FFEB6B66E6E2DE5A49C5C5C53D38A4A4242428AD31313135C",
      INIT_51 => X"073EFEFE060707B6756D2D2D6E6D6EB6B6B676B6B6B6B6BEFEFE3E07474F4747",
      INIT_52 => X"4A8BD3131CA4E52D76B6FEFF0707474F4F488888D0D0D0D1D1D0D0D0D0884F47",
      INIT_53 => X"4B02023A0242010139393902020202F9FAB9B1B1B1B9B9B9B9FAFAF902020242",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"24DBDB9A120ACACA0A5293246C6CB5F5FD3D3EF53D3E4646463E7E87878787C8",
      INIT_61 => X"934B4B8B8B8B02438B8B8A8A8B428ACBCBCBCBCB53535C9CDC2425256D6D6D6C",
      INIT_62 => X"71713171713179BA035DE5ED5C1CD4938B4A931C145CD302024B8B4A0202028B",
      INIT_63 => X"313131313131313131F1E9E9E8E8F13131317A7171717979797131313131317A",
      INIT_64 => X"FE3E4787CFCFD0D0CFCF8FCFCF87FEB62D5CD302FAC2934BC2C24A8B4BC23131",
      INIT_65 => X"884F884F4F88D011191919195959591910101010D08847F66D24246D6D6C6DB5",
      INIT_66 => X"59626219D1D18807AE95DD9D0C140C1454559DDDAE77401119195919191111D1",
      INIT_67 => X"19D1C7F65494AEBF00072DED48D0D1181910D01010D0D0884F4F474788D15A59",
      INIT_68 => X"DC94EE88D119D11911D119D99088D1191919111911D9D9D19088D0D11962A262",
      INIT_69 => X"004848BFBFC0000048EE14CCCCCCCC25AE25DD1D94CB0C0C14DD1D1D651D1D65",
      INIT_6A => X"4747464747474707FEBEB6B6FEFEFE07078FD15962A2A2ABA2A2A2ABAAA21990",
      INIT_6B => X"4747474647474747474647073E3EFEF5B5B5F5FD3E478F8FD088874747478F8F",
      INIT_6C => X"FAFAFAB2B2B1B1B1B23AF1BA93D3D3D32DFEFEB66D6E76B6B66DE413E5FE3E47",
      INIT_6D => X"D0191919595962191919D059626262626262D1889088888800BFEE66DD0C43FA",
      INIT_6E => X"A2A2ABABABABABEBEBEBABABABEBEBEBEBEBAAA2591919D088884747474F88D0",
      INIT_6F => X"EDE55C13D38B8A8A8A8A8A8A8242428A8ACAD2135BA4E52D6EB6FE3F4FD01059",
      INIT_70 => X"888847474748473FBEB6766D2D2D2DE5A4A49C5C13CB8B8A8A8AD3135C5C5CA4",
      INIT_71 => X"47470606470607FFB62D2D2D2D2D2D6D6D2D2D2D6DB5B5B6FE3E474F4F4F4F88",
      INIT_72 => X"4A8BD31C5C65E52D75B6FEFE074747888890D0D0D0D0D0D1191919D0D0D08847",
      INIT_73 => X"8A4242424242420202020202020202F9FAB9B9B9B9B9B9B9F9F9F9F90202024A",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => dina(8),
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => doutb_array(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => doutb_array(8),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(3),
      ENBWREN => enb_array(3),
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => enb,
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00020000"
    )
        port map (
      I0 => addra(12),
      I1 => addra(13),
      I2 => addra(14),
      I3 => addra(15),
      I4 => \addra_12__s_net_1\,
      O => ena_array(3)
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00020000"
    )
        port map (
      I0 => addrb(12),
      I1 => addrb(13),
      I2 => addrb(14),
      I3 => addrb(15),
      I4 => \addrb_12__s_net_1\,
      O => enb_array(3)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vga_ram_blk_mem_gen_prim_wrapper_init__parameterized20\ is
  port (
    doutb_array : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    \addra_12__s_port_\ : in STD_LOGIC;
    \addrb_12__s_port_\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vga_ram_blk_mem_gen_prim_wrapper_init__parameterized20\ : entity is "blk_mem_gen_prim_wrapper_init";
end \vga_ram_blk_mem_gen_prim_wrapper_init__parameterized20\;

architecture STRUCTURE of \vga_ram_blk_mem_gen_prim_wrapper_init__parameterized20\ is
  signal \addra_12__s_net_1\ : STD_LOGIC;
  signal \addrb_12__s_net_1\ : STD_LOGIC;
  signal ena_array : STD_LOGIC_VECTOR ( 21 to 21 );
  signal enb_array : STD_LOGIC_VECTOR ( 21 to 21 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "INDEPENDENT";
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
  \addra_12__s_net_1\ <= \addra_12__s_port_\;
  \addrb_12__s_net_1\ <= \addrb_12__s_port_\;
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"DFB1713CE6E1F7BB1E400E200FFFFFF3C0000FFE07FFF8000C07F8000FB203FC",
      INITP_01 => X"F901FE000F20001F3C04FFFFFFFCAFDF3FFFFFFC1B616FC0781FFFFFFC3E3FE3",
      INITP_02 => X"000000000000000000000000000000000000703EDFF7FE81FFE3FF9F3FF0C7F3",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"EF88F986286031F8FE000000CFFFFFF0FC11067E067FFF80000FFC0E0F9801FF",
      INITP_05 => X"E1C1FF0003CFF0033F80FFFFFFFBFFCE07FFFFFE07E3FFF3C01FFFFFF81E1F07",
      INITP_06 => X"0000000000000000000000000000000000001CFC3FFFFDFFDF03FF3F7FF137FF",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"B7E401BF4C40E0F1FE000003C3FFFEF07E03807F0EFFFF80000FFF0F0F9E00FF",
      INITP_09 => X"DBF00FF001EF0BFF0FC07FFFFFFFFFF123FFFFFF08FFE7F3F87FFFFFFB9C007C",
      INITP_0A => X"00000000000000000000000000000000000004E03FBE31C07E7FFF3FFFF9A7FF",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"DFF601BFF347DF81FFE006E161FFFE601E1DD87F9FFFFFC8000FFE0D839F00FF",
      INITP_0D => X"3FF0007031E11EE4CEE03FFFFFFFFFF803FFFFFF043FC1EFFFFFFFFFF3C88074",
      INITP_0E => X"0000000000000000000000000000000000000780003E0F78047FFFFFFFF9807E",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"91884808FF7F3737BF401219D9007F008888D1D1D1D01959595959A15918D090",
      INIT_01 => X"904F0707C7FF0707488888D0D11959A2A2A2A2A259D007484848480000004091",
      INIT_02 => X"D1D1D1D9D919191919191919191919191962611919D1D1D1D1D1D1D1D1D1D1D1",
      INIT_03 => X"81C949090909519AD991914949519191514849911A621A191A6262621A1919D9",
      INIT_04 => X"70F8F830AFAFAFAFAFAFAF6F6767676767676F676767676F676FAFEF70F83941",
      INIT_05 => X"51490981414039F8F839F9B87070B9B97870B8F8014139F8B8F800B070303030",
      INIT_06 => X"38788051098041F8388078B7B7F8F838384140800980C1C0C90980408192621A",
      INIT_07 => X"AF67DE27A7AFEFAFEF70EFA7B0490938F83841C909090980094A40383838F8F8",
      INIT_08 => X"ABABABABAB1ADA92094922221A221ADADADA1A1A6263631A232222DA51B86766",
      INIT_09 => X"DA1A1A1A1ADADADAD991D91A6262622262626263ABABABABABABABABECF4F4F4",
      INIT_0A => X"0A5109C941F83939F8388152520909810981C90A81784081408009929192DAD1",
      INIT_0B => X"099A226363636B6B6BABABACABABAB636322222262626363622262636363DA51",
      INIT_0C => X"63636363ABABA3A3AB636363621AD1DA1AD91ADA1A2263AB631A51C1C9C180C9",
      INIT_0D => X"F7F73FC080C000089191D1D1D919D9D91A1A5A626262621A1A62626262626263",
      INIT_0E => X"91484848C0C0C07FF76EE66E6E6E6EAF2666AE266EAFF7F7AE266E3F80787F37",
      INIT_0F => X"66A6E6A65D6EF77F480000488891D919191A5A62621919D14848489191484891",
      INIT_10 => X"D0D1191919196262A2A26219D14808003F3FF726269E1D5E1D5EA6E62E2FA61D",
      INIT_11 => X"767677767776767FBFBFFF0748D0191A62626262A262625A1AD1D11919191919",
      INIT_12 => X"0B02C202024B93D4D4D3D4D41CDCD494949494949494D4AD365C1C1C64A5ED36",
      INIT_13 => X"CBBABABABABABA7A7A7A7A7A7ABABA82C2024B8B1CA4A4E4A45CCB8BD38B4BC2",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"89884007BF7F7777C048D11919D107008890D1D18890D0195959595959595919",
      INIT_21 => X"9048070707070707488890D0115959A2EBEBEAAAA2A1D0888890D007FFFFFF00",
      INIT_22 => X"D1D1D1D9D91919D9D919191919191A1A196262191919191911D1D1D1D1D1D1D0",
      INIT_23 => X"4181C0C9C9C90949515108C00009911AD9484991D91A1AD9D11A1A1A1A1919D9",
      INIT_24 => X"0038F870F0AFAFAFA8AFAFAF6F6F676767676F676767676767AFAFEF70B0F8F8",
      INIT_25 => X"80388181817841F870B8F8C17870307078B8B9F8F8F9F8F8F8B8F870303070F8",
      INIT_26 => X"F8F8780AC1F7F06F6F3880F7B7B7B7B76FFF40819151098080C18181C092DA92",
      INIT_27 => X"81CAA7DF272767AFEF70707038529209C1803840C149094078F8707070EFEF70",
      INIT_28 => X"ABABACAB639108090949DA2263631ADA9291921A1A1A1A1ADA91514952C981C9",
      INIT_29 => X"221ADADADAD9999191DADA1A6262626262626263ABABABABABABABABF4F4F4AB",
      INIT_2A => X"0909929A52818181013881099209C94181C981C9C940C9814080C1C009DA2222",
      INIT_2B => X"090951DADA1A62636363ABABABABABAB63636B6363A3AB636322226363631A92",
      INIT_2C => X"62A3A3636362A36363636BAB63DA1A2222636363636363ABAB62DA49C1C1C009",
      INIT_2D => X"F7F73FB87FB8BFBFC00891D1D1D190D1191A1A1A62625A226262626262636363",
      INIT_2E => X"D19191484808C0B8C078AEF63F3F3F378080877FF7AEF7F7AF6E6EAEF7F77F37",
      INIT_2F => X"155DE66F26AEF737BFC0000091D1D119191919191A621A19D191D1D188899091",
      INIT_30 => X"D019196262595962A2A26219D19148B8F76EE6E6279E1D1D5D5D5D5EA6A6A61D",
      INIT_31 => X"7636EE3636367FBF0707474890D1191A5A62626262621A19D1D119195A191919",
      INIT_32 => X"C2C20B4B94934B53544C4B5394DCDCD4D4DC9494DCDCADBEBF7676767676FFFF",
      INIT_33 => X"C37A7A7A7A7A7A7A7A7A7A7A7ABABABABABAC2034BD3A49CD48B0A0B0303C2C2",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"48888840C7777777F840881162A259D088D1D0D04F4888D119595961A2A1A2A2",
      INIT_41 => X"90484F070707074F488890D111595962ABEBEBEBEAA2A11190488800BF7777BF",
      INIT_42 => X"D9D9D1D9191919D9191919191919195962625A625919191919D1D1D1D1D1D1D0",
      INIT_43 => X"B03881808080C1099191515191911A6262DA91914891DA91D1191A1A621A1919",
      INIT_44 => X"4140F8B8B830E8AFEFEFAFAFAF6F67676767676F67676730AFEFEFEF28707070",
      INIT_45 => X"40404181404100F8B070B8B8787030707878B8B8B8B8B8B8B0B8B07070B03881",
      INIT_46 => X"2FEF30F84038B077B73851920908515180808008DAD9DA91C078788009490980",
      INIT_47 => X"8152C9A7DF67AFE8AFAFE837F8814A4992494951929251817877AF6767A7AFAF",
      INIT_48 => X"ABABACA36249C0808009921A6323DA9209495292DADA929151C9C94038C14909",
      INIT_49 => X"221A1A1A1ADADAD9D91A1A22226263621A1A226262A3ABABABABABABF4F4ECAB",
      INIT_4A => X"925251DB2391920941418181C9C981383841890952C9C9C9818140C151DA6263",
      INIT_4B => X"0909C9919ADA1A22636363ABACABABAB63ABABABABABAB6322226322636B2322",
      INIT_4C => X"63A3A3A3A3ABABA363A3A3ABAB6B63ABA3ABAB636362ABABACABAB1A490909C0",
      INIT_4D => X"F66E6EF737B8B8377FBF088888914848D119191A5A6262626262626263636362",
      INIT_4E => X"D1D1D1D1914908C0C0808000C0BFBF87489191097FF737373737377F78377F80",
      INIT_4F => X"A5E6B73737F73737B8BFB8C04889889091D1D1D11919191A1A19191AD188D1D1",
      INIT_50 => X"1AA262A2A2A262626262625A1A910880376FE626265D5D5D5D5E5D5E9E9E5D5D",
      INIT_51 => X"07FF767776BFC70790191919191919196262625919191919D1D1111962626262",
      INIT_52 => X"BAC20B4B4B0B030B03CB0B0B54DCDC1D1D1D93DCEEADA576BFFF004807078848",
      INIT_53 => X"827A797A7A7A7A3A7A7A7A79797A7ABABABABAC2C202645C8B0B03C2BA8282BA",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"BF4848480000C07F7700D11119A2A219D0D0D0D04848478811195961A2AAAAA2",
      INIT_61 => X"90884848070747484888D0D119595962ABEBEBEBA2A2A1D007070740FF77F737",
      INIT_62 => X"19D9D91919191919191919191919626262626262626219191919D1D119D1D1D0",
      INIT_63 => X"70B0F8404078800951DADA1A1A1AD11A621A51C0C0495149D11A1A5A62626219",
      INIT_64 => X"F83839F8703028EFEFEFEFAFAF67676FAFAF6767676FAF70B781C9F830373770",
      INIT_65 => X"40818181C9814089C9C938B0B9B8B9787870B8F8F83800F8384138B8B0B0F838",
      INIT_66 => X"A76767662FB0A6EFF0C19191911A63AB621ADA1A636262ABABDA085191910978",
      INIT_67 => X"78C99281EF272767A8EFEFEF7078C95292DADA925151097838B0A727272767A7",
      INIT_68 => X"AB63631AD2098140818109DA22DA92098109524951DA9A5292C93841F8380909",
      INIT_69 => X"63636362632222222262626263621A1A1A1A1A1A62636363A3ABABABABECACAB",
      INIT_6A => X"DADA9191DB1BDA920912C9818181C18141800992929252C98040785122636363",
      INIT_6B => X"4951919291921A636363ABABABABABABABABABABABAB6B63221A2263636B6322",
      INIT_6C => X"63A3ABABABABABACABABACECABABACABABABABABAB63ABABACACF4AC1A495152",
      INIT_6D => X"8037AE6E378037F77F80C0489191480048D1191A1A6262626262626262ABA363",
      INIT_6E => X"D1D9191AD14800C0BFBFC000000000C7004848BF377FB800C0BFC00008C00000",
      INIT_6F => X"6F6E3778787FBFBFBF7F7FC000484848919191D1D19191D1D1191A19D1D1D191",
      INIT_70 => X"62A2A2A2A2A2A25959625A621AD148C0B8F7262EB76EF7F76FE65E5DA6A69E26",
      INIT_71 => X"4807070800C70790D91961626262626162A2A2A26262626219191A6262622262",
      INIT_72 => X"BA82C3C2C2C3C3C3C2CB0B5393D4DC1C65AD24EE767676BE07FFC7C7C7074888",
      INIT_73 => X"82313931317A7A7A7232317A7931397A7A7A7A82C20B8B4B03C3C382BABABABA",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => dina(8),
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => doutb_array(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => doutb_array(8),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(21),
      ENBWREN => enb_array(21),
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => enb,
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00200000"
    )
        port map (
      I0 => addra(13),
      I1 => addra(12),
      I2 => addra(15),
      I3 => addra(14),
      I4 => \addra_12__s_net_1\,
      O => ena_array(21)
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00200000"
    )
        port map (
      I0 => addrb(13),
      I1 => addrb(12),
      I2 => addrb(15),
      I3 => addrb(14),
      I4 => \addrb_12__s_net_1\,
      O => enb_array(21)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vga_ram_blk_mem_gen_prim_wrapper_init__parameterized21\ is
  port (
    doutb_array : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC;
    enb_0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vga_ram_blk_mem_gen_prim_wrapper_init__parameterized21\ : entity is "blk_mem_gen_prim_wrapper_init";
end \vga_ram_blk_mem_gen_prim_wrapper_init__parameterized21\;

architecture STRUCTURE of \vga_ram_blk_mem_gen_prim_wrapper_init__parameterized21\ is
  signal ena_array : STD_LOGIC_VECTOR ( 22 to 22 );
  signal enb_array : STD_LOGIC_VECTOR ( 22 to 22 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "INDEPENDENT";
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0BF907DFFD87FFFE20107C08001FFE91C70C18FFFFFFFFCC001FFE3C60CF807F",
      INITP_01 => X"1CF8003030F03E003F801FFFFFFFFFFD03FFFFFF8403001FFFFE1FFFE4C0D872",
      INITP_02 => X"00000000000000000000000000000000000000000031F00001FFFFFFFFFCCF7F",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"033910AFC71FFFFE07E74808000FFDA3C7EC00FFFFFFFFF4003FFF391CC603FF",
      INITP_05 => X"DEFFFC1000E1F71E0FE11FFFFFFFFFFFF7FFFFFFC40007FFFFFF39FFE702FFFC",
      INITP_06 => X"00000000000000000000000000000000000000000077EFFFC1FFFFFFFFFCC3B3",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"E0440011B87FFFFF07FC0066000000A1E3E503FFFBFFFFFF80FFFF71C20007FF",
      INITP_09 => X"CF00140000E7C39FDF3B1FFFFFFFFFFFFFFFFFFFE000FFFF9FFFF1FFC2301FF9",
      INITP_0A => X"000000000000000000000000000000000000000000EF8FFFF9FFFFFFFFFE41C3",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"1022C00C37FFFFFFFFFFC001000000E1E6E79FFFF07FFFFFFFFFF9C0E3001FFF",
      INITP_0D => X"DD7ED40080C1867FE0193FFFFFFFFFFFFFFFFFFFFF007FFFFFFFF1FFC07C4FFE",
      INITP_0E => X"000000000000000000000000000000000000000000DF1FFFFFFFFFFFFFFF01E7",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"F6C0C000004890007F7F48D0116262591188D088484748D1D0181962A2A2A261",
      INIT_01 => X"D0D090884848484888D0D11119595962A2ABABAAA25919884F00FFBFFF77AE26",
      INIT_02 => X"191919191919191919191A1A1A6262A26262A26261595A191919D1D11919D1D0",
      INIT_03 => X"E8EFB8F8F8387880095191DA1A1AD9D9D9D149C0C00908911A62626262626262",
      INIT_04 => X"B8B0B0B87030302F2F2F28EFEFAFA7AFAFAFAFAFAFAFEFB839525238703037EF",
      INIT_05 => X"0951C8099A9A51519ADA9278F8C1F9F8F938414081C909514992920938B0B8B8",
      INIT_06 => X"67676767A7EF2F38C15191919163ABECEBABAB62A3ABABABABAB6363AB6B1A09",
      INIT_07 => X"09094A52C9376767E8EFEFAFAF2FB0819292DADA09C1C98140816F2627272667",
      INIT_08 => X"ABAB22DA0878F8B04180094992DADA0940C90981C152920909813841F8F8C909",
      INIT_09 => X"636363636363636363636363221A19D9D9D9D91A1A1A626263ABABABABA3A3AB",
      INIT_0A => X"23DA9292DA23DADA520909090909C1C909529A519292DA5109519A2363636B6B",
      INIT_0B => X"DA92DADA9ADA63636363ABABABABABABABABABABABABAB6363221A2263636363",
      INIT_0C => X"63ABABABABA3ABEBACECF4ECACACABACABABACACABABABABABACACECAB22DA22",
      INIT_0D => X"4848C07F377FBF7F80000848914800000891D91A1A1A62626262626262ABABA3",
      INIT_0E => X"90D11919D14848007F7FC0C0004800000049C0377FB8C0484900484891480008",
      INIT_0F => X"6F6FF77FC0BF0808C0807FC0C000480848000008494991D1D1D91919D9D1D190",
      INIT_10 => X"62A2ABABABABA2626262626262199100B878B7AE87C0C037F7E65EA6A69DE6E6",
      INIT_11 => X"909048074890D119596262ABABABABAAA2A2ABABA2A26262626262626262195A",
      INIT_12 => X"BA828282C3C2C3C3C3C30B9465EEED3636362EFF48484748484F4F4F478F90D0",
      INIT_13 => X"BA32313131317231327232723131317A7A7A7ABA82C2C2C2C382827A7A7A82BA",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"6EF7F7377FB80848C7BF4848911919C8D14888C888D119625A5959626162A2AA",
      INIT_21 => X"D1D1D09090889090D0D0111919595962A2A2ABAA626159194807BF7F37F72EE6",
      INIT_22 => X"1A19191919191919191A1A195A62A2A2A2A2A2A26262595959191919D919D1D1",
      INIT_23 => X"AFEF2FB0B038404080C0C0511A1AD19191914948084848D162ABABA262626262",
      INIT_24 => X"70B0B0707070303030303030EFEFEFEFEFEFEFEFEFEF2F39810940B87030E8EF",
      INIT_25 => X"09519251DA23636363232251F80141C909C90A09C00992DADADADA92C1F87070",
      INIT_26 => X"67EF2F2FB07880C00991DA6262ABECF4F4F4F4F4ECF4ECECF4B3ABABACECABD9",
      INIT_27 => X"5209099AD2098138F8B8EFA7AF70F88192DADA1ADA914909C909C17767672667",
      INIT_28 => X"AB6322DA51C940380909521209DA239AC978408181C9C1C1C980407881810992",
      INIT_29 => X"63221A1A62636362636363636362221AD9DA1A1A1ADADA2263ABABABECAB63AB",
      INIT_2A => X"6363DADADA1ADADA9251929251924909929A9A91DA226363636BAB6362636363",
      INIT_2B => X"631A221ADA22232222636B6BABABABABABABABABABABABABAB63632263636363",
      INIT_2C => X"ABABABABA3ABABABABABABACACACACABA3ABACACABACACACACACF4F4B4ABABAB",
      INIT_2D => X"D9D148007F3780C0C0C0C000494900BF0048D11A1A1A1A6262626262636362AB",
      INIT_2E => X"D0D1D1D9919191007F37BF00080000C0C0C07F37AF3FC0C708484819626222D1",
      INIT_2F => X"E6E6AF788080C000803737B8BFBFC0B8B8B87F37BFC748D1D1D1D919D99191D0",
      INIT_30 => X"62A2A2ABABABABA2626262A2A262D149C080000048897F37372E9EE62E26E6E6",
      INIT_31 => X"1919D1888890D119596262AAABABEBEBABABABABABABA2A26262A2A262621959",
      INIT_32 => X"BA82838382C2C2C3C30B0BDC65BFFFC77676BE4F191919596262615962626159",
      INIT_33 => X"8331313131323A31323272713131313979797A7ABABA7ABABABABA7A7A7ABABA",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"9EA66FB7F7F737005148510848888847400088D1D019A2A2595959626262ABAB",
      INIT_41 => X"19D9D1D1D1D1D0D11919191919596262A2A2A2A2595959190787373FF7B7269D",
      INIT_42 => X"6262191A19D11919191A191A6262A2A2ABABABABA26259626259191919191919",
      INIT_43 => X"EFEFEF2870F8383878788049DA1AD91AD951494991D962ABABEBEBAB62626262",
      INIT_44 => X"B0B0B0707070707070703030302F2F2F30303070703770F8411241F8703030EF",
      INIT_45 => X"91094951DA63ACACABA36B1A808109DADA92099251929192DA221ADA92C938B0",
      INIT_46 => X"EF773F383F0091919163ABACECF4F4F4F4F5F5F5F4F4F4F4F4F4ECABACECF4AB",
      INIT_47 => X"8140810951DADA520938B0B0B0810949514991DADA92919149090980B0372FEF",
      INIT_48 => X"AC63DADA9111C9099212C9800992DADADA91524138784081C9818081C94A0AC9",
      INIT_49 => X"1AD9DA1A626263626363ABAB63ABA363621A1A1ADA91D11A6263ABACEBACABAB",
      INIT_4A => X"A36322DAD2DADADADA92D2DADADADADA1B1A1A63ABACA3ACABAB636B63636363",
      INIT_4B => X"AB636B632223232223636B6BABABABABABABABABABABABACACABABABAB636363",
      INIT_4C => X"ABABABA3A3ABABABABABABABACACABABABABABABABACACACACACF4F4F4F4ACAC",
      INIT_4D => X"62A2D1C07F3777C00800C0BFC000C07F0088D1191A62626262626262626363AB",
      INIT_4E => X"D1D1D1918891D189C037874808C0F8BFBF37AFAE6EB67F7FC790D1626262A3A2",
      INIT_4F => X"E6A626F7BFC0C0B8F72666AEF7F7F7F7AEF7F7E66EC00008488991D1D19191D1",
      INIT_50 => X"62A2A2ABABABABAB6262A2AAAAA25AD100FF4891D1D100807837B76F2E26E6E6",
      INIT_51 => X"6262625A19D1D119195AA2A2A2ABABABEBEBEBEBEBEBABA26262A26262626262",
      INIT_52 => X"828282838382C3CB0B4BDCED76BFC7FFC7074FD859596162A2A2AAABABEBABA2",
      INIT_53 => X"BB3232323131313131313132323131797A397A7A7A7A7A7A7A7A7A7A7A7A7ABA",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"A69EA6B7F7F7378000489190489047074848D1626259A2A261596262626262AB",
      INIT_61 => X"191919191919191919195959596262626262591919D190C7BF37F7AEAEB7F726",
      INIT_62 => X"6262621AD1D1D1D1D119191A626262A2ABABABABAA6262A2A2A2626219191919",
      INIT_63 => X"EFEFEF28F84078F77880C009911A62AB62D1D11A63ABF4F4EBEBABA262626262",
      INIT_64 => X"70B0B0B8B0B070707070707070707070707070B07030B8F8388141F8707028EF",
      INIT_65 => X"AB621A2363ABACACACACACAC222363ABA31AD9DA924909094992DADADADA9A38",
      INIT_66 => X"91921A1AD91AA3ABABABACECABABACF4ECECF4F4F4F4ACECF4F5F4F4ECECF4F4",
      INIT_67 => X"F8F8B081094992DA920A38B0F0F0410981C14A9292515151DA91510980400909",
      INIT_68 => X"AC6391095292090952817881817809529223DA11817838384038388181C1C1B7",
      INIT_69 => X"636263636363636363ABABABABABABABA3626262DAD1DA626263A3ABABABABAB",
      INIT_6A => X"636362232222221ADA92DADADADADAD2DA2263ABACF4ECACACABABAB63A3ACAC",
      INIT_6B => X"ACACAB63222223222363636BABABABABABABABABACACACACACACACACACACABAB",
      INIT_6C => X"ABABABA3A3ABABA3A3636363ABABABABAB6BABABABABABACACACF4F4F4F4ACAC",
      INIT_6D => X"62A262D148000008494908BFC05100C04891191A5A62626262626262626363AB",
      INIT_6E => X"19D9908848489191C0B800084800481A6291656EF637BF49D962626262626262",
      INIT_6F => X"E6E62E7F80C000786EA6A69DA6A6E626E6E66FA62E80080000004848919090D9",
      INIT_70 => X"6262A2AAABABABA2A26262A2A2A26262D148D1D1D9D100C0807837B726E6E6E6",
      INIT_71 => X"ABA2A2621A1919191959A2A2A2A2AAABEBEBEBEBEBEBABABA2A2625A19616262",
      INIT_72 => X"C3828383C3C3CBCB0B4B1C76B7BFB6B60748D019595919596162A2AAABEBEBEB",
      INIT_73 => X"7A3232323131313131313131313131317A727A7A797A7A7A7A7A7A7A7A7ABA82",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => dina(8),
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => doutb_array(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => doutb_array(8),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(22),
      ENBWREN => enb_array(22),
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => enb,
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__85\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00800000"
    )
        port map (
      I0 => addra(12),
      I1 => addra(13),
      I2 => addra(15),
      I3 => addra(14),
      I4 => ena,
      O => ena_array(22)
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__85\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00800000"
    )
        port map (
      I0 => addrb(12),
      I1 => addrb(13),
      I2 => addrb(15),
      I3 => addrb(14),
      I4 => enb_0,
      O => enb_array(22)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vga_ram_blk_mem_gen_prim_wrapper_init__parameterized22\ is
  port (
    doutb_array : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    \addra_12__s_port_\ : in STD_LOGIC;
    \addrb_12__s_port_\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vga_ram_blk_mem_gen_prim_wrapper_init__parameterized22\ : entity is "blk_mem_gen_prim_wrapper_init";
end \vga_ram_blk_mem_gen_prim_wrapper_init__parameterized22\;

architecture STRUCTURE of \vga_ram_blk_mem_gen_prim_wrapper_init__parameterized22\ is
  signal \addra_12__s_net_1\ : STD_LOGIC;
  signal \addrb_12__s_net_1\ : STD_LOGIC;
  signal ena_array : STD_LOGIC_VECTOR ( 23 to 23 );
  signal enb_array : STD_LOGIC_VECTOR ( 23 to 23 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "INDEPENDENT";
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
  \addra_12__s_net_1\ <= \addra_12__s_port_\;
  \addrb_12__s_net_1\ <= \addrb_12__s_port_\;
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0E05F003FFFFFFFFFFFFF200800000E00F03FFFFF03FFFFFFFFFE200E0C009FF",
      INITP_01 => X"3B7FFBC08046C3FFFE103FFFFFFFFFFFFFFFFFFFFF80FFFFFFFFFFFFD07F8E3E",
      INITP_02 => X"000000000000000000000000000000000000000006EF8FFFFFFFFFFFFFFFF4C0",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"07F04883FFFFFFFFFFFFF800800033EC39FFFFFFE01FFFFFFFFFF2F07E3831FF",
      INITP_05 => X"FF5FE061603C7FFFFF0FFFFFFFFC0FFFFFFFFFFFFFF1FFFFFFFFFFFFC07EC5FC",
      INITP_06 => X"00000000000000000000000000000000000000007FCC0FFFF9FFFFFFFFFFFC80",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"27FA33FFFFFFFFFFFFFFFE00C00061FFCFFFFFFF800FFFFFFFFFF2C0FF9838BF",
      INITP_09 => X"2FFF3ECFFE7E3FFFFFFFFFFFFF8001FFFFFFFFFFFFE0FFFFFFFFFFFFF00FBE70",
      INITP_0A => X"0000000000000000000000000000000000000000FFD80E0FF81FFFFFFFFFF848",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"11FF0FFFFFFFFFFFFFFFFF007800E3FFBFFFFFFE000FFFFFFFFFF2807F90300F",
      INITP_0D => X"076FAFFFFFFFFE4FFFFFFFFFFF00C07FFFFFFFFFFFE0FFFFFFFFFFFFF003B730",
      INITP_0E => X"000000000000000000000000000000000000000186A00600E007FFFFFFFFFB8C",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"E6A65D2E6F6F6FB737B8484888909088909088D119D0D1596259626259591962",
      INIT_01 => X"62626262626262626262625961626262625919D09007C7F72E262E2E26AFB7AF",
      INIT_02 => X"62621919D1D19090D1D11119626262A2ABABABABA2A2A2ABABA2A2A262626262",
      INIT_03 => X"B0B077F040C1C0C00808494990DA62ABABABABABEBEBEBEBABAA626262626262",
      INIT_04 => X"38B8F8B8B8B0B0B0707070707070B0B0B0B0B8B87770B8F8384038B0B0B070B0",
      INIT_05 => X"F5F5F4F4F4F5F5F5F4F4ECF4F4F4F4F4F4ABAB62DA49C909494951DA9ADA9109",
      INIT_06 => X"ABECABABECECECECF4F4ABABA3A3ABACACACACECF4ABABABF4F4F4F4F4F4F4F5",
      INIT_07 => X"707070F83840C04949919A510940F838387881C151925151DADA490909491A62",
      INIT_08 => X"AC63098052DA9251098141413838814181519252C94138F8F8F8404040403870",
      INIT_09 => X"ACABABAB636363636363ABABABABABABACACABA363221A626363A3ABACACABAB",
      INIT_0A => X"AC636363636363231ADADADA929A9ADA23ABABABABACACACABABACABABABACF4",
      INIT_0B => X"ACACABAB6363636322636363ABABABABA3ABABABACACACACF4F4ECF4F4F4ACAC",
      INIT_0C => X"ABABABA3A3636363636362626363636363636363636BA3ABACACB4ECF4F4F4EC",
      INIT_0D => X"6262ABAB621A1A88484848C00091D1D1D1D9626262A3ABA363626262626363A3",
      INIT_0E => X"19D1D1889088889048FF07D1D91A19D11AAB910090D11A62626262625A5A6262",
      INIT_0F => X"F7F778C08000C07F261D151D1D1E5DA69EE6E6E6E5B7C0C0BFC00800489190D1",
      INIT_10 => X"A2A262A2A2ABABA262596162A2ABABA262195A19D919D1003737F76E6F6F6E6E",
      INIT_11 => X"ABA2A26219191A195A5A5A5A5A5A62A2A2EBABABABABEBABABA2A26259596262",
      INIT_12 => X"C3C382C3C30B0BCB0B94D46476FFB6FFFF4F88D01919191959595962A2ABEBAB",
      INIT_13 => X"7A31313131313131313131313131313131797A797A7A7A7A7A7A7A7A7A7A7ABA",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"269E659EA6E6E62F6FF7C0B8C0919191D148BFC74848481961195A6262626262",
      INIT_21 => X"ABAAAAA262A2A26262A2626262626262625911119007366EA6A69DA66EAEAEB7",
      INIT_22 => X"621A19D1908848888890D1191962A2A2A2AAAAAAA2ABABA2AAA2A2A2A2A2A2A2",
      INIT_23 => X"F8B73880C848DA22ABABA3631A191962ABABABABEBEBABAB6262625A5A1A5A62",
      INIT_24 => X"81F8F8F8B8B0B0B0707070B070B0B0B0B0B83838F8F87841380040F80041F8B8",
      INIT_25 => X"F5F5F5F4F5F5F5F5F5F5F4F4F4F4F4F4F4F4F4AB62DA09495251929292919191",
      INIT_26 => X"ABABABF4F4F4F4F4F4F4ABABABA3ABABABABABF4F4F4ABABABECF4F4F4F4F5F5",
      INIT_27 => X"F870F8B0F040B6ADB6B6FFFF3FDA92090940F8F8C05149DA1A914991DADA6263",
      INIT_28 => X"6363920992DA92DA52C9C98140CA89F841C9090A09810AC9417840783838F8F8",
      INIT_29 => X"ABAB63636362626363636B63A3ABABABECECACABAB6363ABAB63ABACABAB6363",
      INIT_2A => X"AC63636363636B632323221BDA9ADA63636BAB6BABABABA3ABACACABABABABAB",
      INIT_2B => X"F4ABABAB6363636363636363ABABACABABABABACACACACACACACACF4F4F4F4F4",
      INIT_2C => X"ABABA3A363636222221A1A1A1A1ADADADADADADA1A1A6263ABACACF4F4F4F4F4",
      INIT_2D => X"62A3A3ABABA2A31AD1D9D1D11A6262A3ABABABABABABABAB6363626262626263",
      INIT_2E => X"D91919D1D1918848004F19636262D1404819A2ABABAB62626262625A1A1A6262",
      INIT_2F => X"3F78C0C0BFB8C0806F1DDD1D1D1D66A65DE57F4951F76EF6EE7FFF0707489019",
      INIT_30 => X"A2A2A2A2A2AAA2A262191959A2ABABAAA25A62191919D191B8F7F7AFAFAFAFAF",
      INIT_31 => X"A2AA62621AD1D1191919191959595962A2A2ABABABABABABABABABABA2A2A2A2",
      INIT_32 => X"C20B0B0B54140B0B54DC1C6476FF070707484890191919191919191961A2A2A2",
      INIT_33 => X"7A3131313132313131313131717131313131317A7A7A7A7A7A7A7A7A7A7A8282",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"E65EA69E5E5EA6E6EFAFF737C048904890007FBFC788D0D119D011115AA2A2A3",
      INIT_41 => X"EBEBABAAAAA2A2A2A2AAA2A26262626259191919D0487F2E65A62F6EB7F7B76E",
      INIT_42 => X"19D9D19088484848484890D11A626262A2A2A262A2A262626262A2ABABABABAB",
      INIT_43 => X"38C109DA62ABABEBEBEBEBF3EBAB626262ABABABABAB636262191A1A1A1A1A1A",
      INIT_44 => X"8038F8F8B8B0B0B0B0B0B0B0B0B0B0B0B000C909090952413838003840814138",
      INIT_45 => X"F5F5F5F4F4F4F4F4F5F5F5F5F5F5F4F4F4F4F5F4AB221A91519A910949514951",
      INIT_46 => X"ABACECECF4F4F4B3ABABABABABAB63ABAB63ABABF4F4F4ECACACABF4F4F4F5F5",
      INIT_47 => X"F8F801F0F8C9C06D6DB66E6D6D48ACDA5109783809921AABAB63636BABABACAB",
      INIT_48 => X"1A1A231ADA92919292095292C9814041C909C9414141C99292817840F8B8F8F8",
      INIT_49 => X"AB63636362636362626362226363ABABACACECECABA36363ABABABACECACAC63",
      INIT_4A => X"AC63636323236363232322DADADADADA22626BABABABABABABACAB6363ABABAB",
      INIT_4B => X"F4ACAB636B6B6B6B63636363636BABABACABABACACACACACABABABACACACACF4",
      INIT_4C => X"636363636363621A1ADAD29291919191515151919291DA1A63ABACACECF4F4F4",
      INIT_4D => X"A2A3626262A3ABAB1A62A2ABABABABABABABABABABABAB6B6363626262626263",
      INIT_4E => X"62626219191919D18819A26262621AD148D119626262631A1A625A1A191A6262",
      INIT_4F => X"F7F73FF77F7FB8C030A61E1D1D1D1D5D6E50AAEBEC1AC791C0C748D91A2262A2",
      INIT_50 => X"ABAAA2A2A2A2AAA2625A191A626262A2A262A21A19D0D1D1D1C0F7AFE62E6EF7",
      INIT_51 => X"6262625919D19090D1D1D1191919195A626262AAABABEBEBEBABEBEBABABABAB",
      INIT_52 => X"0B5394D4540B0B549494A5BFFF0748888890889019191AD1D1D1D0D119192162",
      INIT_53 => X"7A313131313131313131317931793131313131797A7A7A7A7A7A7A7A7A4282C3",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"6FE65D5E5E5E5EA6E627B7B80848D1D19007C0FF00889188D0D0D0D15A9AA2A3",
      INIT_61 => X"EBEBABAAA2ABABEBABABABAAA262626259191919D1083726A62F6F77B7B7AEB7",
      INIT_62 => X"D190904848080008484890D11919195A62A26262625A1919196162A2A2ABABEB",
      INIT_63 => X"405163F4F4F4F4EBEBEBEBECEBABABABA2A3ABABAA62626262221A19191919D9",
      INIT_64 => X"92C8408940F8B0B0B0B0B0B0F0F8B8F83838C9525149C9404040414078383838",
      INIT_65 => X"F5F5F4F4F4ECECABACF4F4F4F5F5F5F4F4F5F5F5F4ABAB62D9DADA9149514991",
      INIT_66 => X"ECACECECACECABABA3A3A3ABABABABAB6363ABABABF4F4ECF4F4ECECF4F4F4F4",
      INIT_67 => X"B8F8F840095291B6B6B6B6B66DB6AB639151090922ABACF4F4F4F4F4ABACACAC",
      INIT_68 => X"1A1A23239251519ADA92DADA9209C9C9C90AC941F8394181520A4038B8B07070",
      INIT_69 => X"AB6B63636363636363631A1A1A6363A3ABABAB6363636362636363ACACACAB63",
      INIT_6A => X"AC6323232322221A1A221A9A92925151222263ABABABABABAB63636263ABABAB",
      INIT_6B => X"F4F4ACABABAB636363636363636BABABABABABABACACACAB636BABABACACF4F4",
      INIT_6C => X"6262626222221A1ADA91514909090909C9C9090909499191DA226BABABACECEC",
      INIT_6D => X"62625A62A2ABABEBABABABABABEBABABAB6262626262626262621A1A1A1A1A1A",
      INIT_6E => X"A2A2A2625A62A2A262625A6262A2A2621919191A1A1919D0D119D1D11A626262",
      INIT_6F => X"F7B76F26AE783F78F7A61EDD1D151D7F1A49C790ABABA2AB6262621A19196262",
      INIT_70 => X"ABABAAAAAAAAAAABA2A262625A195A626262A2621AD9111A19D100F7E6E66FB7",
      INIT_71 => X"191919D190884888909090D1D119191919191962A2ABEBABABEBEBEBEBABABAB",
      INIT_72 => X"DC1C65651C93941CDCA52E074848488888888888D11919D19048488890D1D1D9",
      INIT_73 => X"7A313131323131313131313131317A71313131317A7A7A7ABABA7A7A7A82824B",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => dina(8),
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => doutb_array(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => doutb_array(8),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(23),
      ENBWREN => enb_array(23),
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => enb,
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00800000"
    )
        port map (
      I0 => addra(12),
      I1 => addra(13),
      I2 => addra(15),
      I3 => addra(14),
      I4 => \addra_12__s_net_1\,
      O => ena_array(23)
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00800000"
    )
        port map (
      I0 => addrb(12),
      I1 => addrb(13),
      I2 => addrb(15),
      I3 => addrb(14),
      I4 => \addrb_12__s_net_1\,
      O => enb_array(23)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vga_ram_blk_mem_gen_prim_wrapper_init__parameterized23\ is
  port (
    doutb_array : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC;
    enb_0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vga_ram_blk_mem_gen_prim_wrapper_init__parameterized23\ : entity is "blk_mem_gen_prim_wrapper_init";
end \vga_ram_blk_mem_gen_prim_wrapper_init__parameterized23\;

architecture STRUCTURE of \vga_ram_blk_mem_gen_prim_wrapper_init__parameterized23\ is
  signal ena_array : STD_LOGIC_VECTOR ( 24 to 24 );
  signal enb_array : STD_LOGIC_VECTOR ( 24 to 24 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "INDEPENDENT";
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"19FDFFFFFFFFFFFFFFFFFFF00403FFFF7FFFFFF00001FFFFFFFFF0F1DF93807F",
      INITP_01 => X"1072F004FFFFF88FFFFFFFC0003FFC3FFFFFFFFFF3E0FFFFFFFFFFFF0071F3F6",
      INITP_02 => X"00000000000000000000000000000000000000013FE0000000003FFFFFFFFF90",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"9FFFFFFFFFFFFFFFFFFFFFFC0FFFDFFF7FFFFFF80001F01FFFFFE2E5D79BF33F",
      INITP_05 => X"90C5FF2CFFFFFFFFFFFF8000007FFE0FFFFFFFFFFB81FFFFFFFFFFFE806400FC",
      INITP_06 => X"0000000000000000000000000000000000000000A107807C0C003FFFFFFFFF99",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"6F01FFFFFFFC3FFFFFFFFFFE4603FFF8FFFFFFF80011A01FFFFFEEE8280BF39F",
      INITP_09 => X"971E0507FFFFFFFFFFFC0003F1E07F87FFFFFFFFFC01FFFFFFFFFFF9807FFF5C",
      INITP_0A => X"0000000000000000000000000000000002000003607F80FE7C001FFFFFFFE785",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"E78FFFFFFF8003FE01FFFFFFE0E71FF8FFFFFFF8007B003FFFFFFD0F72F7E6CF",
      INITP_0D => X"3297D207FFFFFFFFFFE0003FFFC007C3FFFFFFFFFE81FFFFFFFFFFF878FFFFFF",
      INITP_0E => X"0000000000000000000000000000000000800005C0FFE7FFFE001E007FFFC388",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"C0786EA6A6A6A6EFE62FB7C04848196219D091D190884848D1111111599AA2A2",
      INIT_01 => X"EBEBABABABABEBEBEBEBEBEBA26262A2A26219198800F72EA6E6E6E66EF7F780",
      INIT_02 => X"4848484848000848488891D1D9D9D9191A6262621A1919191919195962A2ABAB",
      INIT_03 => X"491AABEBABABECF4ABABABEBF3ABABECECEBECABA3626262621A1919D9D9D990",
      INIT_04 => X"DA9A09491138F8F8F8F8F8F8F8F8383800384040818181C98181818181403878",
      INIT_05 => X"F4F4ECECF4F4ABABABABABABACF4F4F4F4F4F5F5F5F4ABABAB63621AD9DA9291",
      INIT_06 => X"ECACECACACACAB6363636363ABABABAB6363ABABABACF4ABF4F4F4ECECF4ECF4",
      INIT_07 => X"B0B0F838804951FF6EB6B6B6B66DD1EC6B2222ABECF4ECF4F4F4F4F4F4F4F4EC",
      INIT_08 => X"9292929A4A094951DA1A631ADADA92C98181C978F0F8414040C9C938F80138F8",
      INIT_09 => X"ABAB636362221A2263621A1A1A2263636363636263636262636363ABAC63631A",
      INIT_0A => X"F46B2222DADA1A23232323DA929292DA236363ABABABAB6B6363636363636363",
      INIT_0B => X"ECECACABAB6363626363636363636363ABABABABABAB6B6B63636BABABACF4F4",
      INIT_0C => X"D9D9D9DADAD9D9DA9149C9C0808080808080808080C9095192DA226363ABACAC",
      INIT_0D => X"62A2A262A3EBABEBEBEBEBEBABABA36262221A1A1A1A1A1A1A1ADADADAD1D9DA",
      INIT_0E => X"1962A2A2A2A2A2A262625A62A2A2A2A2615A626219D1D1D111D1D1D1195A6261",
      INIT_0F => X"6F6F26E626F7F7F76FA65DE525F780517F3677C789D1914948D190489019D1D0",
      INIT_10 => X"ABEBABAAABABABEBABABA26219191962626262626219191A19D1007826262626",
      INIT_11 => X"919088480008484848484890D0D0D1D1D1D9195962ABABABABABABABABABABAB",
      INIT_12 => X"1CED36767636362E76FFC7484F0707074848484890D1D1914800000008484890",
      INIT_13 => X"7A3131313131313131313131317A7131313131317A7A7A7A7ABA7A427ABA830B",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"788009402EA6A6EFEF6FF778C04919A2A2A26259D988C0C048D959591959A1A2",
      INIT_21 => X"EBEBEBEBEBEBABABABEBEBE2A26262626262199048907F2EA6A6A62EF73FF77F",
      INIT_22 => X"48484848484848484890D1D1D9D1D11919191A19D9D1D1D9D9D9D9195AA2A3AB",
      INIT_23 => X"DAABA36262ABABEBABABEBECF4F4F4F4F4F4EBABABA262626222191919D19090",
      INIT_24 => X"91D99109C140387880C9C9C9804078783838F8384140384040414080C9C9C0C9",
      INIT_25 => X"ACACABABABF4F3ACABAB6B6363A3ACF4F4F4F4F4F4F4F4F4F4ABAB632222DA91",
      INIT_26 => X"ACABABABABABAB6362626263636362632262636363ABABABABACACACACACACEC",
      INIT_27 => X"00F8FF3F7FBFFFC7B66D6D6D6D6DFEF4F5F5F4F4F4F4ECECECECF4F4F4F4ECAC",
      INIT_28 => X"C909495151495249912322DA911ADA9A51499292090909094040C18080811209",
      INIT_29 => X"AB636322621A1A2263221A1A1A2263636363636263636363226263636B221B52",
      INIT_2A => X"F4F4AB6322DA232323DADADADADADA1A636363ABABAB63636B636263ABAB6363",
      INIT_2B => X"ACACACAB63636262636363636363636363636B6B6B6B636363636BABABACACF4",
      INIT_2C => X"494949519191915109C1783838383838387838784080C9094992DADA1A2263AB",
      INIT_2D => X"A2A2A2A2ABEBABEBEBEBEBABA362621A1ADAD9D9D991D1919191919151495149",
      INIT_2E => X"19626262A26262A2626262A2A2A2A2A26259625A621A19191919191919196262",
      INIT_2F => X"E62E2EE6266EAF2E9EE6EE91D91A89BFBFC7BFBFBFF87F7607D119D9191A88D0",
      INIT_30 => X"A262A2A2ABABEBEBEBEBABA2626219191A1A191A1A1A211919D1497837F72EE6",
      INIT_31 => X"48070007C7C70700080000484888889090D1111962A2A2A262626262A2A2A2A2",
      INIT_32 => X"93EDFF07070707FF0707000007C7C7FFFF0748488890884800C7FFFFC7C70708",
      INIT_33 => X"7A3131313131313131313131313131323231317A7A7A7A7ABABA7A838283C2C2",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"F7F7C009C0AF2F2F6FB7F7F7F8D162A2A2A26119D1487F37BF49D11961595962",
      INIT_41 => X"EBEBEBEBABABABA2EBEBABAAA2A2A26262A219D91919C7AEA6A6A6B73FB7F7B6",
      INIT_42 => X"909090884848489091D1D919D9D9D91919D119D9D19190D1D1D1D11962A2A2AB",
      INIT_43 => X"1A63A36262A3ABABABABABEBECF4F4F4F4EBEBEBEBABA3A36262191919D19090",
      INIT_44 => X"D11ADA4909C9C909929A91925109C080783838788140383838387881C1095191",
      INIT_45 => X"6363636363636BABABABAB636363ABABABECF4F4F4F4F4F4F4F4ACABA3631AD9",
      INIT_46 => X"AB6362ABABABAB6362626222221ADADADADA1A1A2262626363636363ABA363AB",
      INIT_47 => X"49C0C007FE7676BE3F474888919191ABF5F5F5F4ECECECECACECECF4F4F4ABAB",
      INIT_48 => X"7852925292499292DA63631B23636363ABABABAB6363231A09800923231ADA91",
      INIT_49 => X"63636263221A1A63621A1A1A226263ABABABAB63ABAB6B636363636322DA5278",
      INIT_4A => X"F4F4F5F4AC63DADA9ADADADBDBDADA1A6363636363AB63636B631A6363636363",
      INIT_4B => X"ACACABAB6363636363636BAB6B63636262636B6B6363226363636BABA3ACACF4",
      INIT_4C => X"C0C0C0C9090909C0807838F8F0F0F0F8F838383838404080C9099192DA1A63AB",
      INIT_4D => X"A2A2A2ABABEBABABABABAB621A1ADAD9D191915151515151494949080901C0C0",
      INIT_4E => X"62A26262626262A2A26262A2A2A2A2A2A262626262626262621A191A626262A2",
      INIT_4F => X"A6262EE66E7F873FF7AE081A1A6222D1074891484877EE360088D1D1D15A5959",
      INIT_50 => X"191962A2ABABABABEBEBEBEBABAA6219195A1990911962621AD19048093026E6",
      INIT_51 => X"07C7C7FFFFC70700080707070748488888D0D11961625A591919195919191919",
      INIT_52 => X"6435FF404048070707C7C7FFBFBEFFFFFF00080848484800BFBFBFBFBFFFC707",
      INIT_53 => X"7A3131313131F13131313131313131313171797A7A7ABA7ABA82828283830293",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"00C0808008087FFF3FB8B8C0D11A62A2A26219D148C737F77FBF08D119191962",
      INIT_61 => X"ABABABABABABABA2A2ABABEBABA262A2A2A2A2A26262D9BF6F2E2EF73F3780C0",
      INIT_62 => X"D1D1D9D1909090D1D919191A19D91919D9D1D1919090888888D0191A62A2ABAB",
      INIT_63 => X"226BABABABABABABABABABEBECF4F4F4F4EBEBEBEBEBABA362621A1A19D9D1D1",
      INIT_64 => X"221A1ADA910951DA1A2222DADA1A231A9A5109808040383838387881C90991D1",
      INIT_65 => X"DADADADADADADA22226363A3636363A363ABACACACECABF4F4F4ABABA3A3AB63",
      INIT_66 => X"AB6363A3ABABA3621ADADA91919191919192DADADADA1A221A222222221A1ADA",
      INIT_67 => X"6B62198806B56CB5F5068FD01963ABACACECECF4ECACACACACECABABABABABAB",
      INIT_68 => X"DAACAB23239A51DA236BABABACACACACF4ECECECACACACAB636363ECF4F4ACAB",
      INIT_69 => X"636363631A1A1A1A1A1A1A226363ABABACACACABACACACACACABAB6B1ADA4909",
      INIT_6A => X"F4F4F4F5F5AC23DA23DA92DADADADA1B636363636363636B632222626363631A",
      INIT_6B => X"ABABAB6B6363636B6BABABABABAB636363636B6B6B636362636BABABABACACAC",
      INIT_6C => X"78787840804040783838F8F0F0B0B7B7B0F0F8F8F838384081C9095191DA62AB",
      INIT_6D => X"ABA2A2A2ABABABA262621AD19191919151484949494949490909C8C080404078",
      INIT_6E => X"626262626262A2A2626262A2A2A2A2A2A262A2626262A2626262626262A2A2A2",
      INIT_6F => X"6EF7378748D919D91AD1D11AD11962621A19D919D948C748D190D0D1D9626262",
      INIT_70 => X"D9191962A2A2A2A2ABEBEBEBEBEBAB621A1AD19148D1221919D99090C0EF6E26",
      INIT_71 => X"BFBFBFBFFFFFC7070707070707074F4F88D0D111191911D0D0D0D0C8D0D0D1D1",
      INIT_72 => X"BEFF004800070707BF76B6BEBEFFFFFFBFBFC70707C7C7FF7F77767677BFBFBF",
      INIT_73 => X"7A31313131313131F131313131313131397ABA7A7A7A7A7ABA8382828293E576",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => dina(8),
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => doutb_array(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => doutb_array(8),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(24),
      ENBWREN => enb_array(24),
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => enb,
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__91\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10000000"
    )
        port map (
      I0 => addra(12),
      I1 => addra(13),
      I2 => addra(14),
      I3 => addra(15),
      I4 => ena,
      O => ena_array(24)
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__91\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10000000"
    )
        port map (
      I0 => addrb(12),
      I1 => addrb(13),
      I2 => addrb(14),
      I3 => addrb(15),
      I4 => enb_0,
      O => enb_array(24)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vga_ram_blk_mem_gen_prim_wrapper_init__parameterized24\ is
  port (
    doutb_array : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    \addra_12__s_port_\ : in STD_LOGIC;
    \addrb_12__s_port_\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vga_ram_blk_mem_gen_prim_wrapper_init__parameterized24\ : entity is "blk_mem_gen_prim_wrapper_init";
end \vga_ram_blk_mem_gen_prim_wrapper_init__parameterized24\;

architecture STRUCTURE of \vga_ram_blk_mem_gen_prim_wrapper_init__parameterized24\ is
  signal \addra_12__s_net_1\ : STD_LOGIC;
  signal \addrb_12__s_net_1\ : STD_LOGIC;
  signal ena_array : STD_LOGIC_VECTOR ( 25 to 25 );
  signal enb_array : STD_LOGIC_VECTOR ( 25 to 25 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "INDEPENDENT";
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
  \addra_12__s_net_1\ <= \addra_12__s_port_\;
  \addrb_12__s_net_1\ <= \addrb_12__s_port_\;
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"E7C7FFFFFE000000001FFFFFFCFFF7F1FFFFFFF861FF803FFFFFFE8C3389C3C1",
      INITP_01 => X"3FFFFFFFFFFFFFFFFF8000FFFFE003C3FFFFFFFFFFC3FFFFFFFFFFFFFDFFFFFF",
      INITP_02 => X"000000000000000000000000000000000000000303FFFFFFFE0000003FFFC200",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"E7E7FFFFE1FFF001E001FFFFFFFFFBF7FFFFFFF803FF00FFFFFFFF501F01E1F0",
      INITP_05 => X"FFFFE0FFFFFFFFFFFC0F81FE00E001E3FFFFFFFFFFF3807FFFFFFFFFFFFFFF78",
      INITP_06 => X"000000000000000000000000000000000000300B8FC7FFFFFF7000003FFFE37F",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"F7F3FFFF1FFFFFFFFE001FFFFFFFFE4FFFFFFFF8000F67FFFFFFFF211F7060FE",
      INITP_09 => X"FFFFCE1C3FFFFFFE701FC3FC004001E3FFFFFFFFFFFF800FFFFFFFFFFFFFFFFF",
      INITP_0A => X"0000000000000000000000000000000000007C0BFF8FFF9FFFF000003FFFFFF9",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"D3F3FFFC7C3F8FFFFFFC0FFFFFFFFFFFFFFFFFF8000E7FFFFFFFFF9F0240401E",
      INITP_0D => X"1FE01E003FFFFFC000FFC3F0003001E3FFFFFFFFFFFFC007FFFFFFFFFFFFFFFF",
      INITP_0E => X"0000000000000000000000000000000002007E09FF1FFD0FFF001000FFFFFE00",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"4808C0C04951C0B8800949D91AD1D9196219D1480000C07F377F004891D1D11A",
      INIT_01 => X"ABEBEBABABABA2A2A2A2A2A2A2A262A2A2A2A26262A2A2903F6E6FF77F804991",
      INIT_02 => X"D11919D9D1D1D1191A1A1A1A1919191919D9D1D19190888888D11A62A2ABEBAB",
      INIT_03 => X"ABABABABABABEBECEBEBEBECF4F4F4F4F4F4F4F4F4ABABAA6262621A19D9D1D1",
      INIT_04 => X"ABAB62636362DADA226363636BABABABABABAB2248800038383841810949DA62",
      INIT_05 => X"4951515191929292DADADA22221A1A631A62ABACACABABACF4F4ECABABABABAB",
      INIT_06 => X"ABA3636363631A915149090909090909090909495191D2DADADADADADA929149",
      INIT_07 => X"F5AB1A883EAC636CACF43E47D01A63ABACF4ECABABABABABABABABABABABABAB",
      INIT_08 => X"ACF4F4ACAC6BDA23ABACACACACECF4F4F4F4F4F4F4F4F4F41A6263ACF4F5F5F5",
      INIT_09 => X"6263ABAB1A1A1A1A636222636363ABACACF4F4ACACACF4F4F4F4F4F5F4B4AC6B",
      INIT_0A => X"F4F4F4F4F5F5AC63AC63DADADADA1A23636322232323222322222263ABAB6363",
      INIT_0B => X"ABABAB63636B6B6BABABABABACACAB6B63ABABABACAC636363ABABABABACACF4",
      INIT_0C => X"3838383838383838383838F8F0B7B7B0B7B7B0F8F8F838384080094991D963AB",
      INIT_0D => X"A2A262626262621A1AD99149484808080809090909090909C8C0808078783838",
      INIT_0E => X"626262595959A2A2A26262A2A2A2A2A2A2A2A2A2A262626262626262626262A2",
      INIT_0F => X"91D919622262621A6262621A19195A591A1A1A1A195A62625A5A191962626262",
      INIT_10 => X"D0D11959596262A2A2ABABEBEBEBABA3621AD19190D119D991D0D9D948485191",
      INIT_11 => X"BFBF7FBEBFFFC7070707070707070748488888908888888848484F4F4F4888D0",
      INIT_12 => X"070040480707FFBF76BFC7C7C7C7FFBF7E7EBFFFFFBFBFBF7636363676767676",
      INIT_13 => X"7A3131313131313131313131313131717A82C3C282BABA8383838382C2A5BEFF",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"484800C0808080C0494991D1D1D1D11919191988000008C03F7FBFC0084848D1",
      INIT_21 => X"EBEBEBEBABA2A2A2A2A2A2A2625A5A5A5A62625A5A6262190F3FF73700919191",
      INIT_22 => X"D1D9D9D9D9D91919191919191A1A1919D9D9D9D1D191D1D1191962ABEBEBEBAB",
      INIT_23 => X"ABEBECECEBEBECECF4F4F4F4F4F4F4F4F4F4F5F4ECEBA36262621A1A19D1D1D1",
      INIT_24 => X"ABABABABABAB631A1A63ABABECF4F4F4F4F4F4EB6A99C040404081C9511A63AB",
      INIT_25 => X"C1C1C0090909525151515192DADADA1A1A1A63636363ABACF4F4F4F4F4F4ABAB",
      INIT_26 => X"AB631ADA914909C9C080808080808080808180C10909494951495151515109C9",
      INIT_27 => X"236362D146AC636363ACB43E881963ABABF4ECABABAB63A3ABABA3ABABABABAB",
      INIT_28 => X"F4F4F5F4ACB4ACACACB4ACF4F5F4F4F4F4F4F4F4F4F5F4F507246DB5FE0788D9",
      INIT_29 => X"1A62AB63621A1A63636363626363ABACACACACACACF4F4F5F5F4F5F5F5F5F5F5",
      INIT_2A => X"F4F4F4F4F5F5F5ACACACAB23DADA1A2323DA9A929ADADADADA2222626363ACAB",
      INIT_2B => X"ABAB636B6B6B6B6B6B6B6BACACACACABABACACACACACABABAB63ABABABACACF4",
      INIT_2C => X"F0F0F0F8F7F0F0F0383838F8F0B7B7B0B0B0B0F0F0F8F8384080C90991D9226B",
      INIT_2D => X"1A62625A221AD1D1D1914908C0C0C0C0C8090908090909C180804078783838F7",
      INIT_2E => X"595959191959A262A2A262A2A2A2A2A2A2A262A262625A626262625A625A6262",
      INIT_2F => X"AB626A62626262626262625A1A1A626262621AD9D19188901919191959615959",
      INIT_30 => X"D0D1191919195A6262A2A2ABABEBEBEBA26262D990D91919D9196262626262AB",
      INIT_31 => X"76777FBEBFFFFFC707FFFFC707070707070F4F4F4807070707070707074F88D0",
      INIT_32 => X"FF070707FFFFFFBFFFC7000007C7FFBF7E76BFBF7F77763636362E2E36763676",
      INIT_33 => X"7A31313131313131313131313132727A82C2030BCBC3C382828283C38BE576B6",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"D1880887807F7FC048191A1AD9D1D1D1D11919D191484808BFBFBFBFBFC7C748",
      INIT_41 => X"ABEBEBEBAAABABA2A2A2A26259191A1A625A5A5A5A59595AD048C00088D0D111",
      INIT_42 => X"D1D1D1D1D1D1D9D9D1D1D1D919191919D91919D9D9191962A2A2EBEBEBEBEBAB",
      INIT_43 => X"ABABECF4F4F4F4F4F4F4F4F4F4F4F4F4F4F4F4F4EBABA262621A1A1919D191D1",
      INIT_44 => X"ECECF4F4F4ECACACABABACF4ECF4F4F4F4F4F4F4F4F46B9909C009921AABABAB",
      INIT_45 => X"41418181C1C9C9090909090949495192DA9ADA1A226263ABACECF4F4F4F4F4F4",
      INIT_46 => X"DA9251C9808078787838387878784040783838798181818181C180C9C9C98180",
      INIT_47 => X"24B6621A4FF5AC636363ACF547D162ABABABABABABAB6263A3636BABABA36362",
      INIT_48 => X"F4F4F4F4B4F4F4ACACECACACACACACACACACACF4F4F4F5F51A24242424242424",
      INIT_49 => X"6363636363626363636B63626363ABACACACF4ACACF4F4F5F5F4F4F5F5F5F4F4",
      INIT_4A => X"ACACACF4F4F5F4F4ACABAC63221A222323DA9249099192DA91D2DADA1A63ABAB",
      INIT_4B => X"63ABABAB6B6BAB6B6363ABABABABABABABABABACACACABABAB6BABABABACACAC",
      INIT_4C => X"F0F7B7F8B0B7B7F0F838F8F8F8F0B0F0B0B0B7F0F0F0F8383840C90991DA1A63",
      INIT_4D => X"D1191919D1D19191494800C080808080C0C009090909C980804078783838FFB7",
      INIT_4E => X"C8D1191919596262A2A2A2A2A2A2A2A26262626262621A191A1A1A1A191919D9",
      INIT_4F => X"625A62626262625A1A62621A1919191A221AD148C0BFBF008888D1195919D1D0",
      INIT_50 => X"D1D919191919196262626262A2ABEBF3ABABA262196262626262621A1AD9D91A",
      INIT_51 => X"7777BFBFFFC7FFFFFFFFC7C707070707070707070707070707070747488890D0",
      INIT_52 => X"FEFFFFFFFFFFFFFFFF070007C7FFBFBF7E7676767636362E2EEEEE2E2E2E3676",
      INIT_53 => X"7A313131313131313131313131327ABA820B4B4B0B0BC382828382C34B642D6E",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"D19148080800C0089119D9D991489091D119914991D19048004800BFBFC0C700",
      INIT_61 => X"EBEBEBEBA2ABABABABA2625919195A5AA2A2A29AA2A262A262D1D11119195A11",
      INIT_62 => X"D19191919091D1D1919191D11A1919D9D91919191A1A62A3EBEBEBEBF4EBEBEB",
      INIT_63 => X"B3ABF4F4F4F4F4F4F4F4F4F4F4F4F3ABEBEBEBEBABA262625A191A1919D1D1D1",
      INIT_64 => X"F4F4F4F4F4F4F4F4F4F4F4ECACABABECF4F4F4F4F4F4F4F4AB6322ABACECF4F4",
      INIT_65 => X"40784141818181C9C9C9C180C1C90949519191DA1A1A236BABACF4F4F4F4F4F4",
      INIT_66 => X"09C1B8383838F8F8F8F838383838383838F8F8F8383838383838787878787878",
      INIT_67 => X"65244863D146F5ACACACACF5468822ABABABABABABABAB6363626263621A9249",
      INIT_68 => X"ACACF4F5F4F4F4F4ACACAB63A3A3ABACACACACACACECACABABFE2424246D6D6D",
      INIT_69 => X"ABACABABACABAB6B6B6B6363636BABACACACACACACACACF4F4ACACACACACACAB",
      INIT_6A => X"ACABABACF4F5F5F5F4ACACACACAC63631A1ADA9209525191929291DADA1A63A3",
      INIT_6B => X"63ABABABAB6B6B6363636B6B6B6B63636B63ABACACABABABABAB6BABABACACAC",
      INIT_6C => X"B7B7B7B7F8F8F0F0F8F83838F8F8F8F8F0F0F0F0F8F8F8387880C909519A1A22",
      INIT_6D => X"91D1919191914848C0C0808080808080C0C109090909C98078783838F8F8B7B7",
      INIT_6E => X"88D111191919596262626262626262A2626262625A1A19191919D9D1D1D19191",
      INIT_6F => X"91D1D91A62621A1A195A1AD1919191D1D1910077377F7F48D1D1D1D1D1D0D088",
      INIT_70 => X"191919191919195A5A19626262A2ABEBEBABABABAA6262D1D9D1D19191480848",
      INIT_71 => X"BFBFBFFFFFC7C7C70707070707070707000707C707070707070F48889088D0D0",
      INIT_72 => X"B6FEFEFFFFFFFFFF070707FFBFBFBFBFBFBE76763636EE2EEEEEEEEE2E367676",
      INIT_73 => X"7A3131313131F131313131313A7A7A7A824B94DC944C0BC3838282824BA4E525",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => dina(8),
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => doutb_array(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => doutb_array(8),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(25),
      ENBWREN => enb_array(25),
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => enb,
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10000000"
    )
        port map (
      I0 => addra(12),
      I1 => addra(13),
      I2 => addra(14),
      I3 => addra(15),
      I4 => \addra_12__s_net_1\,
      O => ena_array(25)
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10000000"
    )
        port map (
      I0 => addrb(12),
      I1 => addrb(13),
      I2 => addrb(14),
      I3 => addrb(15),
      I4 => \addrb_12__s_net_1\,
      O => enb_array(25)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vga_ram_blk_mem_gen_prim_wrapper_init__parameterized25\ is
  port (
    doutb_array : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC;
    enb_0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vga_ram_blk_mem_gen_prim_wrapper_init__parameterized25\ : entity is "blk_mem_gen_prim_wrapper_init";
end \vga_ram_blk_mem_gen_prim_wrapper_init__parameterized25\;

architecture STRUCTURE of \vga_ram_blk_mem_gen_prim_wrapper_init__parameterized25\ is
  signal ena_array : STD_LOGIC_VECTOR ( 26 to 26 );
  signal enb_array : STD_LOGIC_VECTOR ( 26 to 26 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "INDEPENDENT";
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"F8E3FFE3C0000017FFFF03FFFFFFFFFFFFFFFFF0000C7FFFFFFFFFFFC0000000",
      INITP_01 => X"01C07C4FE3FFF80001FBE1E000380FE1FFFFFFFFFFFFC003FFFFFFFFFFFFFFBF",
      INITP_02 => X"0000000000000000000000000000000000007F0BFF7FFFCFF0000000FFFFFE03",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"EC03FC0E00000001FFFF81FFFFFFFFFFFFFFFFF00008FFFFFFFFFFFFE6000000",
      INITP_05 => X"800FF0FEE7E7F80003F07BE00038FFE1FFFFFFFFFFFFC007FFFFFFDFFFFFFC3F",
      INITP_06 => X"0000000000000000000000000000000000003F0827FF7FFFC00000007FFFFE79",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"FF80F03800000001FFFF81FFFFFFFFFFFFFFFFC00001FFFFFFFFFFFFFC000000",
      INITP_09 => X"F81013FE6783F80FFFFFFFC00009FFE0FCFFFFFFFFFFC007FFFFC001FFFFF83F",
      INITP_0A => X"000000000000000000000000000000000200070DD9FBFFFF800001E007FFFE7F",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"F7C007E000000001FFFE01FFFFF87FFFFFFF00000000FFFFFFFFFFFFFC000000",
      INITP_0D => X"FC3F13FFFF81E10FFC07FF800003FFC0FC1F9FFFFFFFF0CFFFFD8000FFFFF1FF",
      INITP_0E => X"000000000000000000000000000000005200000FFE00FFF0000001F001FFFF3F",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"5919D9918991D1D99148889148889191D1D9480848D1D9919150510800000008",
      INIT_01 => X"EBEBEBEBEBEBEBABABABA26262A2A2EBEBEAA2A2A2A2A2A2A259595A6259625A",
      INIT_02 => X"D190909190919191909191D91A19D9D9D919191A1A62A2EBEBEBEBF3EBEBEBEB",
      INIT_03 => X"F4EBF4F4F4F4F4F4F4F4F4EBEBABABABABABABA3626262621A1A1A19D1D1D1D1",
      INIT_04 => X"F4F4F4F4F4ECF4F4F4F4ACABABA3A3ABABABACECF4F4F5F4F4F4F4F4F4F4F4F4",
      INIT_05 => X"3838784041818181818181808181C9C909495191D2DA2263ABABECF4F4F4F4F4",
      INIT_06 => X"7838F0F0B0F0B0F0F8F8F8F0F8F0F0F0F0F0F0F8F8F8F0F8F8F8F838F8383838",
      INIT_07 => X"6D24B6631A883E35F5F5F53D47D01A62ABABABABABAB636262221ADA9108C078",
      INIT_08 => X"63ACF4F4F4F4F4F4ACAB6363636363ABABACABABAB6362226388242424246D6D",
      INIT_09 => X"ACACECF4F4ECAB63636363636BABABABABABA3636363ACACAB6B6BAB63636363",
      INIT_0A => X"6B6363ABACF4F5F5F5F4F4ACACACACACAB22DA92094949499ADA9192DADA22AB",
      INIT_0B => X"626BABABAB6322226363636363636363636363ABABABABABABAB6BAB6B636BAB",
      INIT_0C => X"B7B7B7B7B8F8F8F8F8F8383838F8F8F8F8F8F8F8383838384080C9095192DA1A",
      INIT_0D => X"91494808484808C080B8C080C009C0C1C9C0C00809090980403838F8F8F7B7B7",
      INIT_0E => X"191919D090D05959615919191A6162626262615A19D9D1D19191919189919149",
      INIT_0F => X"0048D1D9D9D9D9191919D1494848480800B837367FBF08D1D119D1D119111919",
      INIT_10 => X"1919191A5A1919195A5A1A5962A2ABEBEBEBABEBAB621AD1490800000800C0C7",
      INIT_11 => X"FFFFFFC7070707074F0F0F4848484F0F0707070707070707074848908888D0D1",
      INIT_12 => X"B6B6B6B6B6BEFFFF07FFFFB7B7BFB6BFFFBFBFBF763636363636EEEE2E3676B6",
      INIT_13 => X"7A31313131313131323231323A7A7A7A824B4B9494944C4CCB8382C393ED2D2D",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"626219D1D11919D1484849514891919191914808088991D99191489050000848",
      INIT_21 => X"EBF3F3EBEBEBEBEBABABA2A2A2A2EBEBEBEBA2A2A2ABAAAAA2A2A26259596262",
      INIT_22 => X"9091D19191908890889091D91AD9D9D919191A6262A2EBEBEBEBEBEBEBEBEBEB",
      INIT_23 => X"F4EBF4F4F4F4F4F4F4F4ABABABA363636262626262621A1A1A1A1A19D1D1D1D1",
      INIT_24 => X"F4F4F4F4F4F4F4F4ABABAB6262636363636363ABACECF4F5F5F5F5F4F4F4F4F4",
      INIT_25 => X"3838787840404181818181808081C0C9C90909499191DA2263ACACACACECF4F4",
      INIT_26 => X"F7B0B7B7B7B0B7B0B0B0B7B0B0B0B0B0B777B0B0B0B0B0B7B7B0F8F8F8F8F838",
      INIT_27 => X"246D24D1AB19D0888F8747478FD0196262636363621AD9D1D9914909C0783FF8",
      INIT_28 => X"63ABACF4F4F4F4F4ACAB63232363636BAB6B6363621AD1D1D9D96D2424242424",
      INIT_29 => X"ABACECF4ECACABABAB636363ABABA363636362621A232363231ADA231A222223",
      INIT_2A => X"6322636BACACF4F5F5F4ACACACF4F4ECAC6BDA9292929ADADA9A5192DA1A2363",
      INIT_2B => X"226BA36363631A1A226322232322222322232363636363636363636363222363",
      INIT_2C => X"B7B7B7B0F8F8F8F8F8F8383838F8F8F838383838787840784080C9095191DA1A",
      INIT_2D => X"080800000000C080B88080C009494949098080C0C909C980783838F8F8B7B7B7",
      INIT_2E => X"1919118848195A5A191919D1D91919626262195A11D191494948480808080808",
      INIT_2F => X"C0084949484891D1D9D19100C7BF7F7F7736377F0788C8D011595A5A621A19D1",
      INIT_30 => X"D11111191919196262625A5A6262A2EBABEBEBEBABAB62D148C0C0C0C00000C0",
      INIT_31 => X"FFC70707404848484F484888888848484F4847070707070707074F4F484890D0",
      INIT_32 => X"E5E52DE5ED2E76FEFFB6B676767676FF07FFFFBFBF77767636363676767676BE",
      INIT_33 => X"7A313131313131323232323A3A7A7A7A82C30B0B5494540BC38282CB93A5E5E5",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"62621A19191A9190515151919191D19191D14848484849918890489190484849",
      INIT_41 => X"F4F4F4F3F3F3EBEBABABA2A2ABABABEBABEBA2ABEBABEBABABAAA259591A1A1A",
      INIT_42 => X"909091D191909090889191D1D9D1D91919196262AAABEBEBEBEBEBEBEBEBEBF3",
      INIT_43 => X"EBABF4F4F4F4F4EBABAB636362626262221A1A1A1A191A191A1AD9D9D9D1D191",
      INIT_44 => X"F4F4ECECECECF4ABABAB6262221A1A1A1A1A222263ABECF4F4F4F4F4F4ABECAB",
      INIT_45 => X"3838383878404040808081818080C9C9C90909095191DA1A63ABABABACECF4F4",
      INIT_46 => X"77777777B7B0B7B7777777777777707077B0B0B0B0B0B0B7B0F8F8F8F8F8F838",
      INIT_47 => X"242424FEAC621A1919D1D1D1D0D0D1D91A1A1A1AD95149494909804038F7B7B7",
      INIT_48 => X"2363ABACACF4F4F4AC6B6363636363636322221A19D188474788FE2424242424",
      INIT_49 => X"ABABACECABABA3A3A363636363632262631AD2DAD29292DADA92929ADADBDA23",
      INIT_4A => X"232222636363ACB4ACACACACACACACACACACDA9A929A9292DADA9292DA222363",
      INIT_4B => X"22636363631ADADA1A22222223222223231A1A221A2323636363232222222223",
      INIT_4C => X"B7B7B7F8F8F0F8F8F8F8F8F838F8F83840404040404080408080C9094991DADA",
      INIT_4D => X"C0C0C0C0C080787878783F788080C1C1C1804080C1C180403838F8F8F0B7B7B7",
      INIT_4E => X"D01919D0D11A625A19D1904888D919626262625A1991080848000000C0C0C0C0",
      INIT_4F => X"80808080C00890919149007FF6AEF7F7AEAEAE3607D011595962625A621919D1",
      INIT_50 => X"90909090D1111919191919596262A2ABABABEBABABAB62D148C0BFC087BFBF80",
      INIT_51 => X"C7070707484848488888889088888888484F4707070707C7C7C7C70707074888",
      INIT_52 => X"D4D414D3D41C65367676362E36ED2DBFC7FFBFBFBFBFBE767676B7BEBEBFFFFF",
      INIT_53 => X"7A3131313231F13232323A7A3A7A7A42838382C3C30B0B0CCB8382CB93D414D4",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"6262621A1A1AD191919191919191D1D191D19191484851889191894890485191",
      INIT_61 => X"F4F4F4F4F4F4F3EBEBEBABABEBEBEBEBEBEBEBEBEBEBEBEBEBABA2A262626262",
      INIT_62 => X"91909191919191919091D1D1D1D1D1D11A1A6262A2ABEBEBEBEBEBEBEBEBF4F4",
      INIT_63 => X"ABABABEBF4EBABAB63636262621A1A1ADAD1D1D9D1D1D1D1D9D1D1D1D1D1D1D1",
      INIT_64 => X"F4ECECACACACABAB6363221A1ADAD9DADA1A1A1A1A63ABACECECECABABABABAB",
      INIT_65 => X"38383838787840408080818181C9C909090909495192DA1A6363ABABABACACEC",
      INIT_66 => X"6F776F77777777777770706F2F2F6F777070707077B0B0B7B0B0F8F8F8F8F838",
      INIT_67 => X"24242424D1621A1A1919D191499191515149490909C0C080B87838F7F0B7772F",
      INIT_68 => X"23636BACACACACACAC636363636363221A1A221AD98806FDF5F5F52424242424",
      INIT_69 => X"63ABABECECABA3A3A3AB63626322DA1A1ADA5109490909515252525292929ADA",
      INIT_6A => X"1A221A23221A63ACABABACAB6B6363ABACACAC63921109511A1ADADA22222263",
      INIT_6B => X"1A636363221ADADADADADA22232222221ADADA221A222363636363231A222322",
      INIT_6C => X"B7B7B7B7F8F8F8F8F8F8F8F8F8F838004041818180808180C8C909094991DADA",
      INIT_6D => X"B88078783F38F0F7F7F7F7F7F7383838383838784080403838F8F8B7B0B7B7B7",
      INIT_6E => X"191919191962625A19D1909190D1D919191A19D1480800C000080900C0808080",
      INIT_6F => X"373F373F7F8008490808FF7F37367F7FEEAEAE7707D111195962595962191919",
      INIT_70 => X"48484F488890D1191919195962A2A2ABABABABABABA362199100C0C0C0807F37",
      INIT_71 => X"07474F4748484848888888909090888888484F47070707C7FFFFC7C707070748",
      INIT_72 => X"0B0302030B4B9465A5A5A5A5A5A5A5EDBFB776BFFFFFFFBFBFBFFFC707070707",
      INIT_73 => X"7AF131F13131F1323A3A3A3A7A7A7A7A42838383C3C3C3C3C38382820B0B0B0B",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => dina(8),
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => doutb_array(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => doutb_array(8),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(26),
      ENBWREN => enb_array(26),
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => enb,
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__94\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20000000"
    )
        port map (
      I0 => addra(12),
      I1 => addra(13),
      I2 => addra(14),
      I3 => addra(15),
      I4 => ena,
      O => ena_array(26)
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__94\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20000000"
    )
        port map (
      I0 => addrb(12),
      I1 => addrb(13),
      I2 => addrb(14),
      I3 => addrb(15),
      I4 => enb_0,
      O => enb_array(26)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vga_ram_blk_mem_gen_prim_wrapper_init__parameterized26\ is
  port (
    doutb_array : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    \addra_12__s_port_\ : in STD_LOGIC;
    \addrb_12__s_port_\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vga_ram_blk_mem_gen_prim_wrapper_init__parameterized26\ : entity is "blk_mem_gen_prim_wrapper_init";
end \vga_ram_blk_mem_gen_prim_wrapper_init__parameterized26\;

architecture STRUCTURE of \vga_ram_blk_mem_gen_prim_wrapper_init__parameterized26\ is
  signal \addra_12__s_net_1\ : STD_LOGIC;
  signal \addrb_12__s_net_1\ : STD_LOGIC;
  signal ena_array : STD_LOGIC_VECTOR ( 27 to 27 );
  signal enb_array : STD_LOGIC_VECTOR ( 27 to 27 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "INDEPENDENT";
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
  \addra_12__s_net_1\ <= \addra_12__s_port_\;
  \addrb_12__s_net_1\ <= \addrb_12__s_port_\;
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"F81FFF0000000001FFFC00FFFFE873FFFFFC000000007FFFFFFFFFFFFC020000",
      INITP_01 => X"079221FFFFC00FFFC0001E000003FF81FFCFFFFF81FFF2FFFFFC8E007FFF03FF",
      INITP_02 => X"000000000000000000000000000000002800000003F0FFC000000098007FFF0C",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"F8F0000F00180001FFFC00FFFF81F1F0FFFC000000003FFFFFFFFFFFFF838000",
      INITP_05 => X"0101F1FFFFC7DFF807FF00000003FF81FFFC5BFE01FFF8FFFFF80F807FFE038C",
      INITP_06 => X"000000000000000000000000000000002400000001FEFFC000000000803FFF3C",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"1F8011FFE0380001FFFC00FFFE03E0007F3C000000007FFFFFFFFFFFFFFFF7F7",
      INITP_09 => X"010431FE000E60000FFFC0300003FF01FFFC01FE000FFCFFFFE00FF07FFE0300",
      INITP_0A => X"0000000000000000000000000000000000000000017EFDC000003800003FFF38",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"800FFFFFE0780001FFFC00FFFE07C0007E3C003E00807FFFFFFFFFFFFFFFFFFF",
      INITP_0D => X"03C7E00003FC0007FFFFFFFF8000FF03F3FC001F0006FFFFFF81FFF87FFF0303",
      INITP_0E => X"0000000000000000000000000000000040000000007E01800002FF00007FFF38",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"A2626262621AD9DAD1D1D1D1D1D119D9D9D1D191909191919190919190909191",
      INIT_01 => X"F4F4F4F4F4F4F4F4EBF3EBEBEBEBEBEBF3F3EBABEBEBEBEBEBAAEBEBEBABABA3",
      INIT_02 => X"90909090919191D1D1D1D191909091D1D1196262A2ABABEBEBABABEBEBEBF3F4",
      INIT_03 => X"6263ABABABABA362621A1A62221ADAD999919191919151919191919191919091",
      INIT_04 => X"ACABABABABABAB63221A1ADA1ADADADADA1A1A1ADADA2263A3ABAB6362626362",
      INIT_05 => X"38383878784041818081818081C80909090909519292DADA2363636BABABACAC",
      INIT_06 => X"2F6F7777777777776F2F2F2F2F2F2F2F2F7070B07070B0B0B0B0B0F8F8F8F838",
      INIT_07 => X"6D6D6C24F6DADA91915109C0808081C18080808081783838F0B7B7776F2F2F2F",
      INIT_08 => X"DA236BACACACACACACABAB6B6B63231ADADADADAD14FFDAC6C636C636464646C",
      INIT_09 => X"63ABABABABA3A3A36363621A1A1ADADA1ADA9209C9C9C90909090912525192DA",
      INIT_0A => X"1BDADADADADADA236363632323222263ACACACECDA09C9522363232262636363",
      INIT_0B => X"22636B63221A1A1A1A1ADADA221A1A1A1A1A1A1A1A1A23236363636363231A1A",
      INIT_0C => X"7777B7B7B0F0F8F8F8F8F8F8F8F838384081818180808181C90909495192DA1A",
      INIT_0D => X"3837F7F7B7B76F6F2F2F2F6F777777B7B7B0F838383838F8F8B0B76F77777770",
      INIT_0E => X"62626221195A625A191AD1D1914848884889910080C0C0807F80808080783838",
      INIT_0F => X"B7B7B7F7F77F7F7FC74800C00000BFF6AEF636004890D019191119595A626262",
      INIT_10 => X"070707084888D1D1D119191962A2A2ABABABABABABA3621A91000008C07FF7B7",
      INIT_11 => X"4F4F4F4F48484888888890909090909090888888484F0707C70707C7C7070707",
      INIT_12 => X"C2C2C2C3C3C30B949494D4D41D5D1DA5767676FFFFFFFFFFFFC7070707000747",
      INIT_13 => X"7A31F131F1313232313A3A3A7A7A7A7A7A4282838383838383838283C2C2C3C2",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"EBA26262621A1A1A19D9D9D9D9D91A1A1AD9D9D1D1D1D1D1D1D1D1D1D1D1D1D9",
      INIT_21 => X"F4F4F4F4F4F4F4F4F4F4F4F4EBEBEBEBECF4F3EBABEBEBEBEBEBEBEBEBEBEBEB",
      INIT_22 => X"484848919191D1D1D1D1D1919188489090D91A62A2ABEBABA2A2A2ABABEBEBEB",
      INIT_23 => X"1A626363636262221A1A1A62221ADA9191919151494948484848494848484848",
      INIT_24 => X"ABABABABAB6363221ADADADADADADA1A6262621ADA99DA1A2262221AD9DAD9DA",
      INIT_25 => X"3838404040404181818181C1C9C909090909495192DADADA22226363ABABABAB",
      INIT_26 => X"2F2F2F2F372F302F2F2F2FEFEF2F2F2F2F3077707070707077B0B0F8F8F8F838",
      INIT_27 => X"2D76BFBFBF090909C9803838F8F7F7F7B7B7F8B0F0F0B7776F2F2F2FEFEFEFEF",
      INIT_28 => X"DA1A63ABABACABABABACABAB6B6363DADADADADA9147B5641BDADADA1B1BDBE3",
      INIT_29 => X"ACABAB63636363636362221A1ADADAD2DA925209C9C9C9C9C909090A52525292",
      INIT_2A => X"DADA9292929ADA1A23231A22222323236BACACACAB49099A2363636363ABABAB",
      INIT_2B => X"22636322221A1A221A1A1A1A231ADADADA1ADA1A1ADA1A232363236363631ADA",
      INIT_2C => X"77777770B0B0B0B0B0B0F8F8F8F83838408181818180C1C1C909519192DADA1A",
      INIT_2D => X"B7B7F7AF6FEEEFE6A6A6E7EFEFE7E6EF2F2F77B7B7F8F0B77777682F2F2F3777",
      INIT_2E => X"19191919191919191919918800BF80B877800080783F373F3F783F3F37F7F7B7",
      INIT_2F => X"6F6F6FB7F7F7B63700494991000001BF7FBFC7C0074FD119191919595962625A",
      INIT_30 => X"C70707074890D0D0D1D1191962A2A2A2AAAAABABA2625A19D148C0C0B83FB76F",
      INIT_31 => X"88888888888888D0D0D0D0D0D0D1D0D0D0D0D1D1D19088484807070707000707",
      INIT_32 => X"8282828382C3CB0B0B0B4C4B9494946476B6B6BFFFBFBFFFFFFF074888484888",
      INIT_33 => X"7A31F13131F13232323A3A7A7A7A7A7A7A7A82837A7A838383838382BA838282",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"EBEBA2A262621A1A1A1A1A1A1A1A1A1A1A1A1A19D9191A1A19191919D9191A1A",
      INIT_41 => X"EBEBF4F4F4F4F4F4F4F4F4EBEBEBEBEBF4F4F4EBABABEBEBEBEBEBEBEBEBEBEB",
      INIT_42 => X"0808485091D1D1D1D9D1D19148489090D1191A62A2A2ABA2626262A2A2A2ABAB",
      INIT_43 => X"DA1A1A6262621A1AD9D91A22221AD99191915148484848480808080808084848",
      INIT_44 => X"ABAB6B6B636222DADADADADADADA1A62636322DA919191DADADA919191919191",
      INIT_45 => X"38387840414040414081818181C909090949515192DADADA1A222263ABABABAB",
      INIT_46 => X"EFEFEF2F2F2F2F2F2F2FEFEFEF2F2F2F2F2F377770707770B0B0B0B0F8F8F838",
      INIT_47 => X"5BA5F6384078407838F8B070B0B5EB6B6B2C2CE4EE2F2FEFEFEFEFE7E7EFE6EF",
      INIT_48 => X"DB2363AB6B6B6BABABACACAB636363DADA9ADADA9100B523DA91499191914952",
      INIT_49 => X"AB6B626222626363631A1ADA9151525109490909C9C9C9C9C9C9C9C9095252DA",
      INIT_4A => X"9A9A9251519192DADADADADA1A231A1A2363ABACAC2392DA2262636363ABACAB",
      INIT_4B => X"22622222221A1A1A1A1A1A236322DADADADADADADADADA2322232323231A22DA",
      INIT_4C => X"377030707070707070B0B0B0F8F838387841818181C1C1C909495191DADADA22",
      INIT_4D => X"6F6F6F2FEFA6A6A6A6A666666666666667EF2F2F7770772F2F2FEFEF2F2F2F37",
      INIT_4E => X"D190D1D1D1D1888888914000807F37F7F73F3FF7F7B7B7B7F7F7B7AF6F6F6F2E",
      INIT_4F => X"6E6E6E6EB7B7B7B80048484800C0004908087E760790D11919191911191911D1",
      INIT_50 => X"0707074F9090D0D0D1D119196262A2A2A262A2A262625A1AD108C0C0B8F7B76E",
      INIT_51 => X"D0D08888D0D0D0D1D0D0D0D0D0D1D1D1D0D1111919D1D1908848000008480007",
      INIT_52 => X"8382828283C3CB0BCB0B0B4B544B531C767736367636EE3676FE478888888888",
      INIT_53 => X"7A323131323232323A3A3A7A7A7A7A7A7A7A7A7A7A7A428383838383BABA8282",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"EBEBEBABABA262621A1A62621A1A1A1A19191A1A5A6262621A1962626262621A",
      INIT_61 => X"ABABEBF4F4F4F4F4F4F4F4ECEBEBEBEBF4F4F4EBEBEBEBEBEBABABEBEBEBEBEB",
      INIT_62 => X"0000484991D1D1D119D9D190909191D1D91A1A62A2A2A2A262626262626262A2",
      INIT_63 => X"DA1A1A1A1A1A1AD9D9DA1A1A1A1AD99191514908084908080000C0C0C0C0C000",
      INIT_64 => X"ABAB6363221A1ADADADADADAD91A22636322D991919191919191514949499191",
      INIT_65 => X"00404041404040814040818081C9090909494951929ADADA1A2263636BA3ABAB",
      INIT_66 => X"E7EFEF2F2F2F2F2F2FEFEFEFEF2F2F2F2F2F307070777770B0B0B0F0F0F0F838",
      INIT_67 => X"CA1CAEF7F7FFF8B077372F2FEFB7C5FDFDFDFDFCECA7A6A6A6A7A6A7EFEFE7E7",
      INIT_68 => X"DA236363636363ABABABABABABAB6B23DA9ADA9A9100B624924909490909C1C9",
      INIT_69 => X"63221A1A1A221A1A1ADADA92514A09C9C9C9C9C9C9C9898989C9C9C9C9095292",
      INIT_6A => X"DA92925151919192DADA92DADA2323DA222263ABACACAB636363636363ABABAB",
      INIT_6B => X"1A1A1A1ADADA1A22221A22226322DADA9A9ADADADA9ADADADADADA231B1A231A",
      INIT_6C => X"EF2F373737302F2F30707070B0B0F8F838387841418081C109499192DADA1A1A",
      INIT_6D => X"E6E6E6A6A7A666A6666666661E1E1E261E67A7EFE7E7EFE7EFAFA7AFEFEFEFEF",
      INIT_6E => X"000000000000C0BFBFB8B87F3F37AF26262E2E266FAFF7B76F2F262E26E6E6E6",
      INIT_6F => X"6E6E6E6FB7B73FC0C0C0000008C0FFC7C7FFC00008004890D1D1D1D1D1D19088",
      INIT_70 => X"484888D1D1D1D1D1D119191962A2A2A2A2626262621A1A19D949C08078F7AF6F",
      INIT_71 => X"D0D0D0D0D0D1D1D0D0C8D0D1D1D111D11111111111191919D188484848888888",
      INIT_72 => X"827A7A8283C3CBCBCB0B0B0B544C9465A565655D1D1D6436FF478F8888888888",
      INIT_73 => X"7AF13132313232323A3A3A7A7A7A437A7A7A7A7A7A437A7A838383837A828382",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => dina(8),
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => doutb_array(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => doutb_array(8),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(27),
      ENBWREN => enb_array(27),
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => enb,
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20000000"
    )
        port map (
      I0 => addra(12),
      I1 => addra(13),
      I2 => addra(14),
      I3 => addra(15),
      I4 => \addra_12__s_net_1\,
      O => ena_array(27)
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20000000"
    )
        port map (
      I0 => addrb(12),
      I1 => addrb(13),
      I2 => addrb(14),
      I3 => addrb(15),
      I4 => \addrb_12__s_net_1\,
      O => enb_array(27)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vga_ram_blk_mem_gen_prim_wrapper_init__parameterized27\ is
  port (
    doutb_array : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC;
    enb_0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vga_ram_blk_mem_gen_prim_wrapper_init__parameterized27\ : entity is "blk_mem_gen_prim_wrapper_init";
end \vga_ram_blk_mem_gen_prim_wrapper_init__parameterized27\;

architecture STRUCTURE of \vga_ram_blk_mem_gen_prim_wrapper_init__parameterized27\ is
  signal ena_array : STD_LOGIC_VECTOR ( 28 to 28 );
  signal enb_array : STD_LOGIC_VECTOR ( 28 to 28 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "INDEPENDENT";
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"C0FFFBFFE0380001FFFC01FFFC07E0007078003FC080FFFFFFFFFFFFFFFFFFFF",
      INITP_01 => X"03E6FE00FC03F9FFFFE4FFFFFF803F8341FC00078007FFFF9E03FFF83FBF861F",
      INITP_02 => X"0000000000000000000000000000000000000000001EFD000003C7801FFFF078",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"E3FFFFFFF0180003FFFE017FFC3FC00030FC007F8007FFFFFFFFFFFFFFFFFFFF",
      INITP_05 => X"003FF3DE007FFEFFFFC0FFFFFFE003C000E00007C003FFFF3E03FFF80FC0023F",
      INITP_06 => X"0000000000000000000000000000000000000000001FFDFF000083FE3FFFC0F0",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"F7FFFBFF8000000BFFFE007FFF9F000070FC01FF8007FFFFFFFFFFFFFFFFFFFF",
      INITP_09 => X"00706C30047FFE3C0000011FFFFE00E000000007F001FFFFFE03FFFC0FE0011F",
      INITP_0A => X"000000000000000000000000000000000000000000070E03006000FF7FFC01E0",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"FFF905FF90000007FFFF007FFFFC000070FC03FF800FFEFFFFFFFFFFFFFFFFFF",
      INITP_0D => X"735A1F0FFFE2A021F8000007BFFFF03000000003F8007FFFFF01FFFC0000001F",
      INITP_0E => X"000000000000000000000000000000000000000000000FC1FFFC01FFFF1007C0",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"ABABEBEBEBAB6262626262625A1A1A621A1A1A1A626262626262626262626262",
      INIT_01 => X"A2A2EBF4F4F4F4F4F4EBEBF4F3EBEBEBF4F4F3F3EBEBEBEBEBEBABEBEBEBEBEB",
      INIT_02 => X"C0C048919191D1D119D9D19191D1D9D91A1A62A2A2A2626262626262626262AA",
      INIT_03 => X"DA1A1A1ADADADAD9D91A1A1A1ADA919191494908080808080000C0C08780C0C0",
      INIT_04 => X"6B6B6363221ADADADADADADADA1A1A6262631A91919191494949494949499191",
      INIT_05 => X"38004040404041814040808081C9090949494951929ADA1A1A1A2363636363AB",
      INIT_06 => X"E7EFEF2F2F2F2F2F2F2FEFEFEF2F2F2F2F2F2F2F70707070B0B0F8F8F8F8F838",
      INIT_07 => X"8AD3256EB770302FEFEFEFAFAFEF46FDFDFDFDFD742666A6A6A6A6A6A6A7A7A7",
      INIT_08 => X"92DB232223636BABACD124ADB6FEFEFFFF07000800C077E4530A09C9C9808081",
      INIT_09 => X"1ADADA1A1A1A1ADADA9292515109C9C9C18181818181818181C9C9C9C9095252",
      INIT_0A => X"1A9A9292519291919ADADADADA1A231A1A222263ABACACACABABAB6B6B636363",
      INIT_0B => X"DA1ADADADADADA1A1A22221A2222DADA9292929A9A9A9A9A9ADADADBDB1A2363",
      INIT_0C => X"EFEFEFEFEFEFEFEFEF2F30707070B0B0F0F8383838784180C94991919ADA1A1A",
      INIT_0D => X"A6665E66666666665E6626DEDE1EDEDE1E26676666676767675E6666A7A7A7AF",
      INIT_0E => X"BF777F373737F7AEAEAEAEAE6E26A6A6A6A6A69EE6262EE6A6A6E6A6A65E665E",
      INIT_0F => X"6E6E6EB7F7F73F3F7F80C00000C7C000C0F8C0C0BFBFBF004891884848480800",
      INIT_10 => X"D090D1191919191919191919626262626262191AD9D9D19148C0807F3FF7B76F",
      INIT_11 => X"88C8D0D0D0D0D0D0D088D0D1D1D011111911D1D1D119191A19D1909090D0D1D1",
      INIT_12 => X"7A7A7A8383CBCBCBCBCBCB0B0B54D41D949494944B9365BF0747478888484748",
      INIT_13 => X"7A31313232323A323A7A7A7A3A7A7A7A7A7A7A7A7A7A437A83838382827A7A7A",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"EBEBEBEBEBABA2A2A2A2ABA26262A2A262625A1A2262A2A26262A262A2626262",
      INIT_21 => X"62A2ABEBEBEBF4F4F4F4EBF4F4F3EBF4F4F3F3EBEBEBEBEBF4EBEBEBEBEBEBEB",
      INIT_22 => X"80004849919191D1D9D1D1D1D1191A1A1A6262A262621A1A1A225A6262626362",
      INIT_23 => X"DADA1A1ADAD9DADA1A1A1A1A1A1AD191914908080808000000C0C0808787BFBF",
      INIT_24 => X"6363636B631ADADADADA1A1A1A221A622222DA51494909494909090949499191",
      INIT_25 => X"3838407840408181408080808081C9090949519192DADA1ADA1A1A222363636B",
      INIT_26 => X"EFEFEFEF2F2F3070302F2FEFEF2F2F2F2F2F2F2F6F7770B0B0F0F8F8F8F83838",
      INIT_27 => X"818ADC266F2FEFEFA7AFA7A6A61EB6C5FDFDFDFDFC641E666666A6A6A6A7A7A7",
      INIT_28 => X"529ADADA2363636BAB62DB4992929292929292DBDBDB76EE5C12C9C981404081",
      INIT_29 => X"DADA1A1A1A1A1ADADADA92515209C9C981818189818181818189C9C9C9091212",
      INIT_2A => X"6322DADA92DADADADADADADA9ADA1A1A1A22236363ACACAB6363636363221A1A",
      INIT_2B => X"DADADADADADADADA1A1A1ADADADADA9292929292929A929292DADADADA232363",
      INIT_2C => X"6767AFAFAFAFAFA7AFEFEF2F2F30307070B0B0F8F0F8384081C94951929ADADA",
      INIT_2D => X"1E1E1E1E1E1E1E1E1E1EDEDEDEDEDEDE1E1E1E27261E26261E1E266667676767",
      INIT_2E => X"F7B7AE26262666F76EE6E6A69E5E5D5EA6A6A65E5E5DA5269D5E5E5E5E1D1D1E",
      INIT_2F => X"6E6EB7F7F7F7F7F7F7F77FC07FBFBFBF7F3F3737F7F63777BFC000C0B87F37F7",
      INIT_30 => X"D1D1191962621A191919191A626262622219D1D190919109C080783FF7F7B76E",
      INIT_31 => X"47888888888888888847889090C8D1D111D1D1D1D1D1191911191919191919D1",
      INIT_32 => X"7A7A8383C3CBCBCBCBCBCB0B0B0B4C545454540B0B941D2E7676BFC7FFBFBFBF",
      INIT_33 => X"7A3132323A323A3A3A7A3A3A7A7A7A7A7A7A7A427A7A437A4283838382427A7A",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"F4F3F3EBEBEBEBABABABEBEBEBEBEBABEBAB626262A2A2A2A2A2A2626262626A",
      INIT_41 => X"62A2ABABEBEBEBEBF4F4EBF4F4F4F4F4F4F3F3EBEBEBEBF4F3F4EBEBF4EBEBF4",
      INIT_42 => X"C008084891919191D1D1D9D1D91A1A1A1A62626262191A1A1A1A5A6262AB6B6B",
      INIT_43 => X"DA1A1A1ADAD9DADA1A1A1A1A1A1AD99191510808080800C0C08080BFBFBFBF80",
      INIT_44 => X"ABABABAB63221A1A1ADADA1A221A221ADADA5149090909495149510909495191",
      INIT_45 => X"3838004040418141818181808080C9090951519292DADADADA1A222222636363",
      INIT_46 => X"EF2F2F2F2F2F2F302F2F2F2F2F2F2F2F706F2F777070B0B0F8F8F8F838F83838",
      INIT_47 => X"8A8A94E526EFAFA7A6665D5D5D15DDC6C5C5C5FDC5EC9E66666666A6A6A7AFEF",
      INIT_48 => X"52929ADA1A636363636BFE4992929292929292929292E436A41B138A8A894141",
      INIT_49 => X"1A1A1A1A221A1ADADADA92510909C9C9C9898181818181818189C9C9C9C90912",
      INIT_4A => X"6363231ADADADADA9A92929292DADA1A1A22222263ABACAB63222262221A1A1A",
      INIT_4B => X"919191929ADADADADADADADADADA9A919292929292929292929292DADA232363",
      INIT_4C => X"27272667676767A7A7AFEFEFEFEFEF2F2F2F2F7070B0B0F83841C10951919292",
      INIT_4D => X"DEDDDEDEDDDEDEDEDEDEDEDEDEDEDEDEDEDEDEDEDEDEDE1FDEDEDE2727272727",
      INIT_4E => X"6626262626E52626269E5D5D1D1D151DA6E65D5D5DE6C09109261D5E1D1DDDDD",
      INIT_4F => X"6F6E6FB7B7B7B76EAE87C037AEAEAEAE25DDE526E6E6266EEEF6373FAE6E2626",
      INIT_50 => X"D9195A626262621A1919191A1A19D9D9D9D1D1914949098078383FF7F7B7B76E",
      INIT_51 => X"070007070707074707FFFF074F488890D0D1D1D1D1D1D1D1191962625A1A1A19",
      INIT_52 => X"83838383CBCBC383C3CBCBCBCB0B0B0BCBCBCBCB1454941C1C65EDEEEEED2EB6",
      INIT_53 => X"7A323A32323A3A7A7A3A3A3A7A3A3A7A7A3A7A7A7A437B434342838383428383",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"F4F4EBF4F4F4F4F4EBEBEBEBEBEBEBEBEBEBABA2626262A262A2A26262AAABAB",
      INIT_61 => X"62A2A3ABABEBEBF4F4EBEBF4F4F4F4F4F4F4F4F4EBEBEBF4F4F4F4F4F4F4F4F4",
      INIT_62 => X"C00008484848489191D9D9D9191A1A1A626262221A1A19D919191A6262A3A36B",
      INIT_63 => X"DA1A1A1ADADADADA1A1A1A1A1A1AD9D1919149490808C0C0C0807F7F7FBFB8C0",
      INIT_64 => X"ABABABAB63636362221A1A1A1A1ADA9A919191915151515151519149495191DA",
      INIT_65 => X"383838004040418181818140818080C9094952919ADADADADA1A1A2262636BAB",
      INIT_66 => X"EF2F30EF2F282F2F2F2F2F2F2F2F2F2F707070707070B0F8F8F8F8F8F8383838",
      INIT_67 => X"4A53949DE6EFA667665E151414CBCB6D7676BEFEFE3EAE266667A7A7A7A7A7EF",
      INIT_68 => X"529292929A9ADADADADA489292929292929292929292DBF6AE651CD393938B4A",
      INIT_69 => X"2222222222221A1ADA9A9209090909C9C989818181818181818189C9C9C9090A",
      INIT_6A => X"636363221ADADADA929291929ADADADADA22222262636B636362226262626363",
      INIT_6B => X"51094951919192DADADADA9ADA9292515251515252929252929292929ADA1A23",
      INIT_6C => X"27E62627276767676767AFA7A7AFA7EFEFEFEFEF2F3070B0B0F878C109519251",
      INIT_6D => X"1D1E5E1E1EDEDEDEDEDEDE9EDEDE9E9EDEDE9E9EDEDEDEDEDEDEDEDEDE262727",
      INIT_6E => X"5D5D9DE6A65D5D1D5D5D15D5D5D515D4E6F0E66EF7F70909495240F7B76F2F5E",
      INIT_6F => X"B67F807FF6AE3687911AD1BFC008C0EEADF6259D9D9D9D9D266E262EE69D9D5D",
      INIT_70 => X"1A626262A2A2621AD1D1D919D1D191919191914908C0C0B8783FF7F7B7B76F6F",
      INIT_71 => X"76B676B6BFBF77777F7F76BFC7C70707074890D1D1D1D119196262191A21191A",
      INIT_72 => X"838383838383CB8383C3C3CBCBCBCBCBCBCBCBCB0B0B549494DC1D1D5D65EE36",
      INIT_73 => X"7A3A3A3A3A3A3A3A7A3A3A3A3A3A7A3A7A7A7A7A7A7A7B7A4242838383838383",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => dina(8),
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => doutb_array(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => doutb_array(8),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(28),
      ENBWREN => enb_array(28),
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => enb,
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__97\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20000000"
    )
        port map (
      I0 => addra(13),
      I1 => addra(12),
      I2 => addra(14),
      I3 => addra(15),
      I4 => ena,
      O => ena_array(28)
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__97\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20000000"
    )
        port map (
      I0 => addrb(13),
      I1 => addrb(12),
      I2 => addrb(14),
      I3 => addrb(15),
      I4 => enb_0,
      O => enb_array(28)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vga_ram_blk_mem_gen_prim_wrapper_init__parameterized28\ is
  port (
    doutb_array : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    \addra_12__s_port_\ : in STD_LOGIC;
    \addrb_12__s_port_\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vga_ram_blk_mem_gen_prim_wrapper_init__parameterized28\ : entity is "blk_mem_gen_prim_wrapper_init";
end \vga_ram_blk_mem_gen_prim_wrapper_init__parameterized28\;

architecture STRUCTURE of \vga_ram_blk_mem_gen_prim_wrapper_init__parameterized28\ is
  signal \addra_12__s_net_1\ : STD_LOGIC;
  signal \addrb_12__s_net_1\ : STD_LOGIC;
  signal ena_array : STD_LOGIC_VECTOR ( 29 to 29 );
  signal enb_array : STD_LOGIC_VECTOR ( 29 to 29 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "INDEPENDENT";
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
  \addra_12__s_net_1\ <= \addra_12__s_port_\;
  \addrb_12__s_net_1\ <= \addrb_12__s_port_\;
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"FFC00FFFE0000003FFFF00FFFFF80000FFF400FF801FFC3FFFFFFFFFFFFFFFFF",
      INITP_01 => X"F9E7DFFF1C7FD1CE0C0000001FFFFC1860000001F800FFFFFF00FFF800100007",
      INITP_02 => X"000000000000000000000000000000000000000000000FF8401F81FFFF801FC0",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"7FC007FFF8000001FFFF80FFFFE00001FFFF807F003FF81FFFFFFFFFFFFFFFFF",
      INITP_05 => X"DCC1FFFE00658F072E00000007FFFE0FF80000007807FFFFFF00FF01FBF00082",
      INITP_06 => X"000000000000000000000000000000000000000000000FF8000F81FFFF807FC0",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"93C007FFFE0000003FFF80FFFF800000FFFFF87E007FF80FFFFFFFFFFFFFFFFF",
      INITP_09 => X"00041D82C0A360606700000001BFFF0FFC0000007F87FFFFFF01FF4001E000E1",
      INITP_0A => X"0000000000000000000000000000000000000000000003FF001FC1FFFFE1FFE2",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"FCC007FFFE0000001FFF801FFF800F00FFFFFC0000FFF807FFFFFFFFFFFFFFFF",
      INITP_0D => X"03C007808007CF3F038000000001FFC01F0000007F87FFFFFE01FF4000800070",
      INITP_0E => X"00000000000000000000000000000000000000000000057FE01FC1FFFFF1F88C",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"F4F4F4F4F4F4F4F4F4F4F4F4F4F4F4EBEBEBEBABA2A26262A2A262A2ABEBF4F4",
      INIT_01 => X"A3A2A3A3ABABEBEBEBABEBEBF4F4F4F4F4F4F4F4F3EBEBF4F4F4F4F4F4F4F4F4",
      INIT_02 => X"C00008080808499191D9D91A1A1A1A62621A1A1A1A1AD1D1D1D9191A62A3A3AB",
      INIT_03 => X"1A1A2222221A2222221A1A1ADA1AD9D9D991919148080800C0C0B87F7FB880C0",
      INIT_04 => X"ABABAB6363636363221A1A1A1ADADA929151915151919191519191519191D9DA",
      INIT_05 => X"383838383840404041814040404180C9094A515192DADADA221A2263636B63AB",
      INIT_06 => X"EFEFEF2F2F2F2F2F2F7070302F2F30707077707070B0B0B0F8F8F8F8F8F83838",
      INIT_07 => X"549D9DA6E6EFA6A75E1DCCCB82B9B9794282CBD41D5E66666667A7A6A7A7AFEF",
      INIT_08 => X"52929A9A9A929149490808244992929292929292929292EDF7AE6E2525DD9C94",
      INIT_09 => X"6222221A1A1A1A1ADA9A514911091209C989818181818181408089C9C90A1252",
      INIT_0A => X"226363221ADADADA92929292DADADADA1A222262626363636363636362636363",
      INIT_0B => X"09C9C9090949919ADA9A9A929292925152515151529251524951525292DADA1A",
      INIT_0C => X"E7E7E7272727272767676767676767A7A7A7AFEFEFEF2F7070B0F87880091109",
      INIT_0D => X"77B0F82FE766959E9EDEDE9E9E9E9E9E9E9E9E9E9EDEDEDEDEDEDEDEE7DEE6E6",
      INIT_0E => X"D5D5D5151D15D5D4D51DE6E59DDDC878C0806EC09209098080C10909C98178F8",
      INIT_0F => X"3719626B1A91D96262621A91481A636262629176379D5D5D9DE6E69D5D151515",
      INIT_10 => X"62A2A2A2A2A2AA621AD1D9D9D9914848494909C0808780807878F7B7AF6F6F6F",
      INIT_11 => X"EE36EEEEEEAEADAEAEEEEE367F7F7FBFC707489088D0D119195A19195A626262",
      INIT_12 => X"83838383838383838383C3CBCBCBCBCBCBCBCBCB0B0C0C4C9494D4D4DD65A5A5",
      INIT_13 => X"8332323A3A3A3A3A3A3A3A3A3A3A3A7A7A7A7A7A7A7A4342434343437A838383",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"F4F4F4F4F4F4F4F4F4F4F4EBEBF4F3EBEBEBEBEBABA2A2A2A2A2A2EBF4F4EBAB",
      INIT_21 => X"A3A3A3A3A2A2ABABABAAABEBEBEBEBEBF4F4F4F4F4F4F4F4F4F4F4EBEBEBEBF4",
      INIT_22 => X"0808080808084991D9D91A1A1A62621A1A1A1A1919D991909091D1192262A2A3",
      INIT_23 => X"1A22626262626262621A1A1A1A1A1A1A1AD9D9D99191490808C087BFBF80C0C0",
      INIT_24 => X"6363636363226263221A1ADADADADA9A5151515151515149519191519191D91A",
      INIT_25 => X"383838383840784040404040404180C1C9094951929ADADA2222226263636363",
      INIT_26 => X"EFEFEFEFEF2F2F2F3070707037307070707070707070B0F8F8F8F8F8F8F8F838",
      INIT_27 => X"5DDDA6A7A7AFAFA75E15CB8279707070707982CBD41D1E66666667A7A7AFAFAF",
      INIT_28 => X"6D76B6FFC707C7C7FFBEBF6D4992929292929292929292DB38F7F7B76F2EE6A5",
      INIT_29 => X"626222222222221ADA92514952090909C98981818181897F094952929BDBE424",
      INIT_2A => X"DA2322221ADADADADA929292DA1A221A1A226263636B63636363631A1A636363",
      INIT_2B => X"C98181818909529292929252525251515151515152515249515252529292DADA",
      INIT_2C => X"E7E7E7E7E627272727262627276726666767A7A7AFEFEF2F7070B8F83881C9C9",
      INIT_2D => X"F0F03877E6A666DE9EDEDE9E9E9E9E9E9E9E9E9E9E9E9EDEDEDEDEDEE6DEDFE7",
      INIT_2E => X"D5D5D5D5D4D5959594E63F4951C0911A22DA5109C0783F3FF7B0B7FFF0383838",
      INIT_2F => X"C71AD91A621AD1D1191AD9DA4948911A6262AB621A809D5D5D151D1D15151DD5",
      INIT_30 => X"A2A2A2A2A262626362D9D9D1D991080808C0C180787F78787F3FF7B7B76FB6F6",
      INIT_31 => X"6565656565652565ADEEEEF6373737BFC70748484890D119191A626262626262",
      INIT_32 => X"4383838383838383838383C3C3C3CBCBCBCBC3CB0B0B0C0C54545494DD1D1D1D",
      INIT_33 => X"833A3A3A3A323A3A3A3A3A3A3A3A3A3A3A7A7A7A43437A437A43424283438383",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"EBEBEBF4EBF4EBEBEBEBF4F4F4F4F4F4F3EBEBABABA2ABABABEBEBF4F3ABAAAB",
      INIT_41 => X"A3A2A2A2626262626262A2A2A2ABABABABEBF4F4F4F4F4F4F4F4F4F4EBEBEBF4",
      INIT_42 => X"08094949494991D1D922625A5A6262621A19191919919148909191D11A1A62A2",
      INIT_43 => X"1A226263636363621A1A1A1A221A22621A1A1A1A1AD1915148C0C0C0C0C0C808",
      INIT_44 => X"636363632322222322DADADADADA92915151514909090909495191919191DADA",
      INIT_45 => X"F8F83838383838407878387840418080C90909515192DADA1A22622222222262",
      INIT_46 => X"AFAFAFEFEFEFEF2F2F3070707037703777707770B0B0B0B8F8F8B0F0F8F8F8F8",
      INIT_47 => X"74A32364A465E6661E15CB8270706F6F37707982D41D26666667A7A7A7AFA7A7",
      INIT_48 => X"00000000004949756D2D2DEC924992929292929292929292364138F0B0772F76",
      INIT_49 => X"22621A1A1A221A1ADA915112521209C9C9898141414181814AFF003F00000000",
      INIT_4A => X"DA222322636323221ADA92DADA22636B6362626363636363636322221A1A1A22",
      INIT_4B => X"384038404181090952525249495149090952525252090A515152494952929A9A",
      INIT_4C => X"DEE7E7DEDEDFDF2726DE1E261E27262666676767A7AFEFEF302F70B838404140",
      INIT_4D => X"F83838F82FEFAF669E9E9E9E9E9E9E9E9E9E9E9E9E9E9E9E9EDEDEDEDEDEDFDE",
      INIT_4E => X"1D1DD5D5D5D494945DB7C0914949C0C009C178FFAF6F2F2F2FE7EF2F2F77B7B0",
      INIT_4F => X"915191D9914891D1D191494908C0089191D1D91A62AB4A9D15DDD5D5D5D515D5",
      INIT_50 => X"A262626262626262621A1AD9D19108C0C0C0C080403FBF803F7F78F7B7F77808",
      INIT_51 => X"1D1D252525252565AEEEF63637377FBFC7C7004888D1D919191A6262626262A2",
      INIT_52 => X"4383838343438383838383838383838383CBCBCBCBCB0C140B54545494DD9CDC",
      INIT_53 => X"823A7A3A3A3A3A323A3A3A3A3A3A3A3A7A7A7A7A437A43424343437A43834343",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"EBEBEBEBEBEBEBEBEBEBF4F3F3F4F4F4F3F4F3EBA2A2ABEBEBF4F4EBA26262A2",
      INIT_61 => X"6262626262221A19191A1A1A625A626262A3EBEBF4F4EBEBF4F4F4F4EBEBEBEB",
      INIT_62 => X"49519191919191D91A626262626262221A19196222D1909090909191D91A6262",
      INIT_63 => X"1A1A2263636363621A1A1A22222222221A1A22221A19D9914908000808080849",
      INIT_64 => X"236363632222232322DADA9A9ADA929151494909C9C1C9C9094949519191DADA",
      INIT_65 => X"F8F8F801383838003838387840408080C90909495292DADADADADA1A22222222",
      INIT_66 => X"AFEFAFEFEFEFEF2F2F307037373770373770777070B0B0B0B0F8F8F8F8F8F8F8",
      INIT_67 => X"46C5FDFCB474EB6BE39CD48279702F2F2F377082CC1D266666666767A7A7A7A7",
      INIT_68 => X"00000049494900DB2CDB9B9B924949499292929292929292E4814038F8B07070",
      INIT_69 => X"1A221A1A1A1A1ADADA925211121209C98981414141414189EDFF000000000000",
      INIT_6A => X"DA1A2263636363631ADADADADA1A62636B6B63636362626222221A1A1A1A1A1A",
      INIT_6B => X"F8F8F838384189C9090909090A09090909125152120909090909094952919192",
      INIT_6C => X"DEDEDFDFE7DFDFDEDEDFDEDEDEDEE727276767666767AFAFEFEF3077B0F8F8F8",
      INIT_6D => X"2F2F77B0F8B0EFAF679E9E9E9E9E9E9E9E9E9E9E9E9E9E9E9E9EDFDEDEDEDFDE",
      INIT_6E => X"1DD5D5D5D5D5D5D56E0891510880783F3838F777EFE6E6E62F77E6A6A7EFE7EF",
      INIT_6F => X"D9919191919162A3631A91480800004848484848911AA3C09DD5D5D5D5D5D5DD",
      INIT_70 => X"6262626262626262621A1A1AD19108C0C0C08080C00891DAC00891087F8049D9",
      INIT_71 => X"DCDDDD2525252566AEF6F637377FBFBFBFC7004890D1D91919196262626262A2",
      INIT_72 => X"83424342424343838383C38383838383CBCBCCCBCB0CCB0CCB0B0B5454545494",
      INIT_73 => X"833A3A327A3A3A3A3A3A3A3A3A7A7A7A3A7A7A7A7A7A7A437A43434243434383",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => dina(8),
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => doutb_array(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => doutb_array(8),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(29),
      ENBWREN => enb_array(29),
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => enb,
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20000000"
    )
        port map (
      I0 => addra(13),
      I1 => addra(12),
      I2 => addra(14),
      I3 => addra(15),
      I4 => \addra_12__s_net_1\,
      O => ena_array(29)
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20000000"
    )
        port map (
      I0 => addrb(13),
      I1 => addrb(12),
      I2 => addrb(14),
      I3 => addrb(15),
      I4 => \addrb_12__s_net_1\,
      O => enb_array(29)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vga_ram_blk_mem_gen_prim_wrapper_init__parameterized29\ is
  port (
    doutb_array : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC;
    enb_0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vga_ram_blk_mem_gen_prim_wrapper_init__parameterized29\ : entity is "blk_mem_gen_prim_wrapper_init";
end \vga_ram_blk_mem_gen_prim_wrapper_init__parameterized29\;

architecture STRUCTURE of \vga_ram_blk_mem_gen_prim_wrapper_init__parameterized29\ is
  signal ena_array : STD_LOGIC_VECTOR ( 30 to 30 );
  signal enb_array : STD_LOGIC_VECTOR ( 30 to 30 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "INDEPENDENT";
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"FFC007FFFE0000000FFFC000F7800F007FFFFE0001FEF803F803FFFFFFFFFFFF",
      INITP_01 => X"C8E002400187061FC18000000000FFF007F200001F83FF3FE003FFA000800070",
      INITP_02 => X"00000000000000000000000000000000000000000000405FF83FC07FFFE1F033",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"7FA007FFFC00000000FFC00007800F807FFFFF00FFFDFE01F8003FFFFFFFFFFF",
      INITP_05 => X"078202C001863FFFF0E0000000003FF803FF0E0007FFFC1C0003FEB000000378",
      INITP_06 => X"00000000000000000000000000000000000000000000001FF83FC03FFFF0C060",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"BFC007FFF8000000003FE00007000F802FFFFF83FFF1FC0000001FFFFFFFFFFF",
      INITP_09 => X"F87803201AECFFFFF860000000001FFE03FFFFE003F1F0000401F038000003F8",
      INITP_0A => X"00000000000000000000000000000000000000000000007FF83F801FFFF00322",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"BFD003FFF0000000001FF00000000780003EDDC3FFF1FE0000000FFFFFFFFFFE",
      INITP_0D => X"F00C012E1E78FFCFFF700000000003FF03FFFFE00000800007C1F01E000003F1",
      INITP_0E => X"00000000000000000000000000000000000000000000003FF07F000FE3FE7F03",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"EBABABABEBEBEBEBEBEBEBF3F3F3EBEBEBEBEBEBABA2ABECECEBEBA262595962",
      INIT_01 => X"62625A5A1AD9D991909091D1D9D9191A1A5AA3EBABEBEBEBEBEBF4F4EBABABAB",
      INIT_02 => X"91D9D9D9D9D9D91A62ABA362621A19D11919626219D9919091919191D1D91A1A",
      INIT_03 => X"DA1A1A22626262221A1A1A1A2222221A1A1A1A1A1A1A19D99191494849519191",
      INIT_04 => X"1A22221ADA22222322DADADADADA9A9151514909C9C9C9C909094951919191DA",
      INIT_05 => X"F8F8F8F8383838383838387840408081C9C909495192929ADADADADADADADADA",
      INIT_06 => X"EFEFEFEFEFEFEF2F303070707070703077707070B0B0B8B0B0B8B8B0B8F8F8F8",
      INIT_07 => X"FFC5FDFDFDFDC5C5FC64D5CBB970302F2F3070B9CB1D1E6666666666A7A7AFAF",
      INIT_08 => X"0000000000004949249A5252524949494949929292929292927F4139F8B0B030",
      INIT_09 => X"1A1A1ADADADADADA9A925152120AC9C981814140404038787800FF0000000000",
      INIT_0A => X"DADADA232222632322DADADADADA2222636363631A1A1A1ADADA1A1A1A1A1A1A",
      INIT_0B => X"70B0B0B8F8384181C9C9C9C90909C90909090909090909090909114949515192",
      INIT_0C => X"9E9E9EDEDEDEDEDEDEDEDEDEDEDEDEDE2626262627676767A7AFEFEF2F70B870",
      INIT_0D => X"A6EF2F6FB7B877EFA7DE9E9E9E9E9E9E9E9E9E9E9E9E9E9E9E9E9E9E9E9EDEDE",
      INIT_0E => X"D5D5D5D5D5D5D5153FDADADA91C97838B7B7B72F2FE6E62F77B777E6A666A6A6",
      INIT_0F => X"622251D922DAD1D91A626349080000000808080848D91908F75DD5D5D5D5D4D5",
      INIT_10 => X"62626262626262221A191AD9DA4900C0C0C0C8C091DAD1D9D1911A2291912262",
      INIT_11 => X"9C9CDCDDDD252566AEF636377F7FB8BFBFC0004891D1D1D1D119196262626262",
      INIT_12 => X"83437A4383838343838B838383838383CC0CCBCBCBCBCBCBCB0CCB0C54545454",
      INIT_13 => X"833A3A3A3A3A3A3A3A3A3A3A3A7A7A7A3A7A7A7A7A7A7A434343434342424383",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"ABA2A2A3ABABABABABEBEBEBEBEBEBABABEBEBABAAABEBEBEBEBA3A262595A59",
      INIT_21 => X"1A1A1A1A1AD99151484848484991919191D91A62A2ABEBEBEBEBEBEBEBABABAB",
      INIT_22 => X"1A1A1A1A1A1A1AA3EBEBA21A1A19D11A1A62621A1A191AD19191919191D1D919",
      INIT_23 => X"DA1A1A221A1A22221A1A1A1A222222221A1A1A1A1A1A1A19D9D191919191D1D9",
      INIT_24 => X"DADADADADA22222222DADADADADADA9251510909C9C0C9C9C9090949519191D2",
      INIT_25 => X"F8F8F8F8F8F8F8F83838387840818181C1C9095251529292929ADADADADADADA",
      INIT_26 => X"AFEFEFEFEFEF30303030307070707070707070B0B0B0F8B0B0B8B0B0B0B8B8F0",
      INIT_27 => X"B786FDFDFDFDFDFDFDEC54CC8279707070707982CB151E666767666667A7A7AF",
      INIT_28 => X"0000000000004900DBDA510909090909090952529BDC2424DC2E817838F0B76F",
      INIT_29 => X"DADADADADADBDB9A9A9252521209C98981814138383F37F7389BFFFF00000000",
      INIT_2A => X"9292DADADA1A226322221A1A1A1A221A1A2222221A1ADADADADADA1A1A1ADADA",
      INIT_2B => X"7070B0B0F8F801418181C9C9C9C9C9C909090909C9C9C9090909095149495191",
      INIT_2C => X"9E9E9E9E9E9E9E9E9E9E9E9E9E9EDEDEDEDE2627266767266767AFEFE8283030",
      INIT_2D => X"6666EFEF2F77B070EF261F9E9E9E9E9E9E9E9E9E9E9F9E9EE79EA7DF9E9E9E9E",
      INIT_2E => X"D5D5D5D5D5D5D51D8091499151C078F86F2FE6E6E6A6A6A6A6A6E6A766666666",
      INIT_2F => X"DA51084949C0B87FBF0000494908C0000008084991D91AD1785DD5D5D5D5D5D5",
      INIT_30 => X"626262626263A3621A1A221A91915008C0C0499191D9D1D1D91A62DA915191D1",
      INIT_31 => X"9C9DDCDDDD252566AEF6377FBFBFBF87C7C0004891D1D19090D1196262626262",
      INIT_32 => X"83838383838383838383838383838383CBCBCCCBCBCBCBCBCCCCCB0B14545494",
      INIT_33 => X"837A3A3A3A3A3A7A7A3A3A3A7A7A7A3A7A7A7B3A7A7A42434343434383428342",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"A2626262A2A2A2A2AAABA2ABABABA2A2A2ABEBABABEBEBEBA2A2A25959595919",
      INIT_41 => X"D9D9D9D9D9D1514848480800000848499191D91A6262A3A2A2AAABABEBABA2A2",
      INIT_42 => X"1A5A1A1A5A62ABABEBEBAA19D9D1D91A1A62621A1A1AD9D191919191919191D9",
      INIT_43 => X"DADA1ADA1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1AD9D9D1D9D91A1A",
      INIT_44 => X"DADADADADA1B2322DADADADADADA9A9251514909C9C1C9C9C909094949919192",
      INIT_45 => X"B8B8B0B8B0B8F8F8F8F838784081818181C9C90952515151529292929ADADADA",
      INIT_46 => X"AFEFEFEFEF2F3030303030303070707070707070B0F8F8B8F8F8F8F8F8F8F8F8",
      INIT_47 => X"EE3EFDBDFDFDFDFDFDBC9C95CC838279BA7A8283CC151E666667666666A7A7AF",
      INIT_48 => X"000000000000000092DB9249494909090909090A9BED7FC0C981817830B76E6E",
      INIT_49 => X"DADA9ADA49FE07084952525252120ACA89814138F7F6AEAEAEA5FFFFFF000000",
      INIT_4A => X"9292DADADADA1A2323231A1ADADADA1A1A1A1A1ADADADADADADADADADADADADA",
      INIT_4B => X"3070B0B8B8F83941418189C9C9C9C9C9C9C9C9C9C9C9C9C9C9C9C90909515251",
      INIT_4C => X"9E9F9E9E9E9E9E9E9E9E9E9E9E9E9E9EDEDEDE2727262627262767AFAFAFEF30",
      INIT_4D => X"2666A7A7A72F307030EFA6DE9E9E9E9E9E9E9E9E9EE79E9E9E9E9E9E9E9E9E9F",
      INIT_4E => X"9495D55E1DD51D2678B8C009C078F7B7EFA6A6A65E1E1E1E1E1E5E661E1E2626",
      INIT_4F => X"C0C0C08037F7AEAEF7377F80C00008084808499191D11A1A49AF5DD5D5D5D595",
      INIT_50 => X"6262621A1A1A6262621A1A22D9D9D9914991D1D150D11A22D9D11AD14900C008",
      INIT_51 => X"949DDDDDDD252566AEF73FBFB8BFBFC0C0000048909090919090D11A62626262",
      INIT_52 => X"83838383838383CBCB8383838383838383CCCBCBCBCCCCCCCB0C0C0C14545494",
      INIT_53 => X"837A3A3A3A3A3A3A7A7A3A3A7A3A3A3A3A7A3A3A3A7A7A434343434342434383",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"626262626262626262A2A2A2A2A2625962EBEBEBEBEBEAA2A2A2A259111110D1",
      INIT_61 => X"D9D9D1D1919148080848080000000000484891D11A626262626262A2ABA26262",
      INIT_62 => X"2262626262ABABABABEBAB22D190D91A5A62621A1A1A1AD991919191919191D9",
      INIT_63 => X"919ADADADADADADAD9DA1A1A1A1A1ADA1A1AD91A1919D91A1A1AD9D9D9DA1A1A",
      INIT_64 => X"DADA9ADADADADADADADADADADA9A92915151490909C9C9C0C909094949499191",
      INIT_65 => X"F8B8B0B0B0B0B0F0F8F8F838404040818181C9C9090909495251929292929ADA",
      INIT_66 => X"AFAFEFEF303730303030303030707070707070B0F8F8F8F8F8F8F8F8F8F8F8B8",
      INIT_67 => X"9DA5FDBDBDBDFDFDFDFD6C1DD5CCCC8B8B8B8CD4D5DD1E26666666676667A7A7",
      INIT_68 => X"000000000000000000DB9A514949090909090909529C36BFC0C14038B76625DD",
      INIT_69 => X"9291929A49FE6DB6FFFF00499BE4ED2E36373F37F6A55C1C1B5C01FFFFFFFF00",
      INIT_6A => X"92DADA929ADADADADADADADADADADADA23DADADADADADADADADADA92DA9A9A92",
      INIT_6B => X"303070B0B8F8393800404181818189C9C9C1C9C1C1C1C9C9C9C9C91212525252",
      INIT_6C => X"9E9E9F9E9E9E9E9E9E9E9E9E9E9E9E9E9EDEDFDFE7E6272727276767AFA8AFF0",
      INIT_6D => X"1E1E266666A7EFEF2FEFEF6F9E9E9E9E9E9E9E9E9E9E9E9E9F9E9E9E9E9E9F9F",
      INIT_6E => X"D5D5D51D1D1DE62EF73F78783FB7B72F5E1E5E1E1E1E1E1E1E1EDEDD1E1E1E1E",
      INIT_6F => X"78787F37AF2626266E6EB7F77FC0489191919191D1D9D91AD2493F2E151D1DD4",
      INIT_70 => X"62621AD1D1D11A1A6262621A626262D9D962621A22221A19D19191D15100C0BF",
      INIT_71 => X"949CDDE525252566AE377F7F7FBFC0C000000008484891D1D191D1D91A626262",
      INIT_72 => X"83838383838383CBCBC38383838B83838383CBCBCBCBCBCCCCCC0C1414545454",
      INIT_73 => X"833A3A7A3A3A3A3A7A3A3A3A3A3A3A3A3A3A7A3A3A7A43434343434343438343",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => dina(8),
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => doutb_array(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => doutb_array(8),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(30),
      ENBWREN => enb_array(30),
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => enb,
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__88\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => addra(12),
      I1 => addra(13),
      I2 => addra(14),
      I3 => addra(15),
      I4 => ena,
      O => ena_array(30)
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__88\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => addrb(12),
      I1 => addrb(13),
      I2 => addrb(14),
      I3 => addrb(15),
      I4 => enb_0,
      O => enb_array(30)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vga_ram_blk_mem_gen_prim_wrapper_init__parameterized3\ is
  port (
    doutb_array : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC;
    enb_0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vga_ram_blk_mem_gen_prim_wrapper_init__parameterized3\ : entity is "blk_mem_gen_prim_wrapper_init";
end \vga_ram_blk_mem_gen_prim_wrapper_init__parameterized3\;

architecture STRUCTURE of \vga_ram_blk_mem_gen_prim_wrapper_init__parameterized3\ is
  signal ena_array : STD_LOGIC_VECTOR ( 4 to 4 );
  signal enb_array : STD_LOGIC_VECTOR ( 4 to 4 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "INDEPENDENT";
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"8D17FF01F0F0FDE00007F3FF830333D001FF8000004F1E709C3FF00FF01E0000",
      INITP_01 => X"07FFE1F1FFFFFF007FDFC050FFC88FE60003E00000443FFF1C55F7FF8C018C0F",
      INITP_02 => X"00000000000000000000000000000000FFFE000FE1F00FF803FFFF8001FF0FC0",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0E07FF30F720F8000003E13C83823AD107FF8000002806480400FF0CF030FF00",
      INITP_05 => X"01FFF0F1FFFFFFFB1DFFC4C1FE02061F8007C00380007FFF000FBD0644080006",
      INITP_06 => X"00000000000000000000000000000000FFFF801FE0F01FFE01FFFE0001FFC000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"1F03FE38EDC018000001C13CC3C50FC807FF800000300628000007CE78F07FE0",
      INITP_09 => X"80FFF071FFFFFFFFC07FE4A7F0CD801BC00F00078000FFFFC1921E1A4C038006",
      INITP_0A => X"00000000000000000000000000000000FFFFC00FE0F03FFE01FFFC0001FFC01F",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"7903FC38EA400A00000001BE4013C38803FF800000000420000002EF7DE07F80",
      INITP_0D => X"FC0FE070FFFFFFFFC03FF4CFF1CF801FE006000D800BFFFFF8CC02B0C60F8000",
      INITP_0E => X"00000000000000000000000000000000FFFFE00FF0F03FFF801FF80007FFF8FF",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"F56C24249B5352535293DC6CADF5F646CF8746878FCF8F86864686CFCF8786CF",
      INIT_01 => X"0BC2C2030B4BC2BABAFA02424202428A8B8A828A13131313535B5B9C6DB5F6F6",
      INIT_02 => X"713131717171717AC28C1C5D944B4B03C282C24B4BD34BFAFA020202C2FAC2C2",
      INIT_03 => X"31313131313131F1F1F1F1E8E9F1F1F1F131797171313131313131313131797A",
      INIT_04 => X"F63E478F8FD01010D0CF8F87878FFE6DE5138B4BC2C28BD39393148BC2BABA79",
      INIT_05 => X"47474F4F478F8888888888D0D119591919101910C847FEB62D246DB6B6B5B5F6",
      INIT_06 => X"19626219D048884836949D0CCCCCCCCC14549D54DD778811191919D1D1D1D088",
      INIT_07 => X"19D148F6540CAEFF408807BE881919195959616162595919904F07074788D111",
      INIT_08 => X"94A500D01919D0D1D1D0D1900000891919D1D0D11919D1D1908890D1195A625A",
      INIT_09 => X"D14848BF77F8484848802655CC1425BFC07F7F7FF6DD0C140C0C0C14540C5494",
      INIT_0A => X"C88F8F8F8F4707073EFF07073FFE074788D01962A2A2A2A2A2ABAAA2ABA36219",
      INIT_0B => X"4747474747474747464747473F3EFEF5B5F6FE3E06478F8FD0C88F8F8F8FD0D0",
      INIT_0C => X"FAFAFAF2B2B2B1B2B2F27AC3D41CA4E5BE07473F7576756DFEFE76A4A4FFFE3E",
      INIT_0D => X"D0111919595959191919D01962626262A262D1889190884800C0EF548B834303",
      INIT_0E => X"A2A2AAAAA2AAA2ABABA2A2A2AAABEBEBEBEBABA261591919D0D088D088478FD0",
      INIT_0F => X"E4A45C5C13D3CB8B8A8A8A8A8B8A8A8A8ACAD313135CE42D6D75B6FE478FD059",
      INIT_10 => X"88884F47474707FEB6B676766D6E2D2DE4E4A45CD3CBCB8ACAD31B5C5CA4E4E4",
      INIT_11 => X"8888474F4706FEFE6E6D2D2D6D2D2D2D2D2D2D2D6D6DB6FEFE078F88888F8888",
      INIT_12 => X"4A8BD3131C5CE52D3676BEFF07478F8890D0D0D0191919191919191911D1D088",
      INIT_13 => X"D38A4242424242424242020202023AF9FAF9F9F9F9F9F9FAF9F9F9FA02020242",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"F5B56D64E39B9B9BDBE424B53E4686870F100F101010100FCFCFCFCFCF8787CF",
      INIT_21 => X"C3838283820BC27979BAFAC2FAFAFAFA020202028BCBCBD31313139C6DF5363E",
      INIT_22 => X"7971713171317A797AC2941C4BC3C383BABA82BAFA930BBABA03C2C202C2C2C2",
      INIT_23 => X"7A31313131F1F1F1F1F1F1F1E8E8F1F1F13131797A3131313131313131317131",
      INIT_24 => X"F53E8788CFD0101010D0CF8F877F6DA4A513024B03C2931493D45C8BC27AC20B",
      INIT_25 => X"48474F4F4F4F4F4F4707478888D01919191910C887473E6DE4A4B6B5B6FE3E3E",
      INIT_26 => X"1962191988C7BFB8F62514CC8CCCCCCC1414141454A640488890888888884F47",
      INIT_27 => X"908800AE0B94BF0007888847881119195962A2A262626219D007FFFF074788D1",
      INIT_28 => X"1D370090D119884888888848FF000048888890D1D1D19090888888D0D11A1AD1",
      INIT_29 => X"D1900F00004890D1D148EE6594E57FC0C700C07F36366654CBCC8B83CB54DD66",
      INIT_2A => X"10D0C8888F4707060647474747474888D0111A62A2A2A2A2A2A2A2A3ABA2621A",
      INIT_2B => X"FE3E06474747473E3E47473E3EFEF5F5FEFE3E0647478FC8D08F8F8FCFD01010",
      INIT_2C => X"B2BAFAFAF2F2FA3A3A3A7AC31DA5760747074F4F07FEFE07070707B62DB6B6B6",
      INIT_2D => X"D0D0D0191919D0191919191959596262A262D190D1198807BFB866CB3B0303FB",
      INIT_2E => X"62A2ABA2A2A2A26262625962A2AAABABABABA2A2615962615919101119D01919",
      INIT_2F => X"E4A49CA49C5C13CB8B8A8A8A8B8A8A8A8ACBD3D3135CA4ED2D6DB5FE068FD059",
      INIT_30 => X"884F474707073FFEBEBEFEB6B6B676766D2DE45313131313135C5CA4A4E5EDED",
      INIT_31 => X"8888888F47473EFEB66D6D6D766D6D2D2D2D2D2D6DB6FE06074F888888889090",
      INIT_32 => X"4A8BD3131C5CA4E53676FFC7074F8888D0D0D0191959596262625919191911D0",
      INIT_33 => X"D38A8A4242424A4242424242420202023AFAF9F9F9F9F9F9F9FAFA020202424A",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"3DF5B5AD64DBDBDB232CACF57E868687CF1010505858501017170FCF86CFCFCF",
      INIT_41 => X"83C3C3C382C2C2797A7A7A797179717AB9BABABAFA8B8B8B8BCB139C6DF5F635",
      INIT_42 => X"7A717A79393131797A824B0BC3828383BABA7A7AC24B02BA71C203FA03827982",
      INIT_43 => X"7A7A317A39F1F1F1F1E9E8E9E9F1F1F1F131313131313131313131313131317A",
      INIT_44 => X"F5FE4787C8C810101010C847072D1CD35C14C2BA030394934AD3A51C0279C2C3",
      INIT_45 => X"88484F4747470707070707478FC8D0101019D0884788476DE55B6DB6B5B63E3E",
      INIT_46 => X"19621988BF37AEDDDD54CC8CCC8CCCCCCCCCCC0C546500074788884F4F4F4F48",
      INIT_47 => X"4800A6DD4CDDC0FF4088888F88C8111959A2A2A2626219D08807FEFEFF0748D0",
      INIT_48 => X"A67700D119198848884848480007FFBFFF00484848484888889090D0D1111990",
      INIT_49 => X"1111D190D1D9D11A1AD907BFF6F6C708484800C7BF7F3625CB83CB0C9DF737AE",
      INIT_4A => X"10D088888F8F4706478F8888D0D0D0D01019596262A2A2A2ABA2A2A3A2A2621A",
      INIT_4B => X"B5FE0646474747474747063EFEFEFEFE3E06064647878FC8C8C8CFC8D0101011",
      INIT_4C => X"B2B2F2F23A3A3A3AF2F23A8293D3A5BEFF4788889088C8888F4707FF2DE42D6D",
      INIT_4D => X"1819D0D1D1D090D0D1111959596262A2A26219D0D119D04077660C433BFBFBF2",
      INIT_4E => X"596262616159591919191959A2A2A2A2ABAAA2A262A2A2A2A262595959625919",
      INIT_4F => X"2DE4E5E4E4A45C13D3CACACBCB8A8A8ACBCBD3D3135B5CE4E56DB5FE0788D019",
      INIT_50 => X"88884707073F3FFEFEFEFFFEFEFEB6B6766DE59C9C5C535C9CA4E42D2D6D6D2D",
      INIT_51 => X"D0D0888F8F4706C6FEB6B5B6B6757675766D6D6DB6FE074F88C8888888888888",
      INIT_52 => X"4A8AD3131C5CA4E42D76FEFF074F8890D0D011196162A2A2ABA2A262625A19D0",
      INIT_53 => X"D38A42424A4A4A4A4A424A42424242020202F9F9F9F9F9C2F9F9F9FA0202424A",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"36F5F5F5AD24DC2424ACF53E46C7CFCFCF0F10105058501717CFCF8686878647",
      INIT_61 => X"838382C3C382BABA7A7A31313131313131717171BAC202C202028A9C6DB5B5F5",
      INIT_62 => X"827A7A7A31313179BA83C38242BA8283BA7A797AC243C27A7AC34BC2C2BABA82",
      INIT_63 => X"7A827A7A7A3AF1E9F1E9F1F1F1F1F1F1F131313131313131313131313131317A",
      INIT_64 => X"3EFE3E474747888FC8C880765C5CD3024B4B82BABAC203034B1C5C5C4BBA7979",
      INIT_65 => X"88884F4747470707070707474F88C8D0D0D08F88C88707F66EE46DB6B6B5FE46",
      INIT_66 => X"19621988BF25DD6DADDCCC8C8C8C8C8C8C8CCCCB5465FF4F90888848484F8F88",
      INIT_67 => X"07779454DD25EEB648C8C8D1C8D01011195962595919D0D08807FFFEFF4088D1",
      INIT_68 => X"37C048D0D11919D190909048BFBFBFBFC7000048000048488888909090D1D188",
      INIT_69 => X"1A5A5A1A19D9D9D91A1A9100BFC04800489108004808C0F714CB94DD2565EEAE",
      INIT_6A => X"10C8888F8F8F8F4F8F8888D011D1111919595A5A6262A2A2A3A2A2A26262621A",
      INIT_6B => X"75B6FE06464647474F4746063EFEFE3E474747478F8FD0D0D0D0C8D01010D010",
      INIT_6C => X"B2B2B2FA3B3B3AF2F2F17ABA0B4B942EB607408888D0D088888807B6762D6D75",
      INIT_6D => X"1919D1D0D0888888D0D11919595962A262626211D119D1487795433BFABAB2B2",
      INIT_6E => X"101111111111111110101119595962A2A2A2A2A2A262A2A2A2A2A26262625919",
      INIT_6F => X"75766D2D2D2DA45C5B131313D3CB8B8ACBD3D31313545CA4E42DB5FE078888D0",
      INIT_70 => X"884F470707FFFEFEFEFFFFFEFEFEFEFEB6766D2D25E4E4E52D2D6D75B6BEB6B6",
      INIT_71 => X"10D0D0D08F888F4F070706FEFEFEFEFEBEB6B6B6FE478FD0D0D1D0D0D0888888",
      INIT_72 => X"8A8BD3D31B5C64E52D76BEFF074F8888D0D0101959A2A2A2A2ABABA2A2625911",
      INIT_73 => X"D38A8A4A4A8A4A8A8B8B8B4A4A424242020202C2F9F9F9F9F9F9F9FA02024242",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => dina(8),
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => doutb_array(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => doutb_array(8),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(4),
      ENBWREN => enb_array(4),
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => enb,
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__102\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00020000"
    )
        port map (
      I0 => addra(13),
      I1 => addra(12),
      I2 => addra(14),
      I3 => addra(15),
      I4 => ena,
      O => ena_array(4)
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__102\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00020000"
    )
        port map (
      I0 => addrb(13),
      I1 => addrb(12),
      I2 => addrb(14),
      I3 => addrb(15),
      I4 => enb_0,
      O => enb_array(4)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vga_ram_blk_mem_gen_prim_wrapper_init__parameterized30\ is
  port (
    doutb_array : out STD_LOGIC_VECTOR ( 8 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ : out STD_LOGIC;
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 18 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 18 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vga_ram_blk_mem_gen_prim_wrapper_init__parameterized30\ : entity is "blk_mem_gen_prim_wrapper_init";
end \vga_ram_blk_mem_gen_prim_wrapper_init__parameterized30\;

architecture STRUCTURE of \vga_ram_blk_mem_gen_prim_wrapper_init__parameterized30\ is
  signal \^device_7series.no_bmm_info.sdp.simple_prim36.ram_0\ : STD_LOGIC;
  signal \^device_7series.no_bmm_info.sdp.simple_prim36.ram_1\ : STD_LOGIC;
  signal ena_array : STD_LOGIC_VECTOR ( 31 to 31 );
  signal enb_array : STD_LOGIC_VECTOR ( 31 to 31 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "INDEPENDENT";
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
  \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ <= \^device_7series.no_bmm_info.sdp.simple_prim36.ram_0\;
  \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ <= \^device_7series.no_bmm_info.sdp.simple_prim36.ram_1\;
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"DFE00FFFF8000000001FFC00000007C0000000C3FFFBE702000F87FFFFFFFFFC",
      INITP_01 => X"C3C4040AFA61E0007FFC00000000007F80FFFFF07FF97C0003FFFFFF800001E3",
      INITP_02 => X"00000000000000000000000000000000000000000000007FE07F000FE3FFFF03",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"87EFD3FFF8000000000FFE0000000FC000000001FFFFAFF8018F807FFFFFFFFF",
      INITP_05 => X"03F204023E01E0001FFE00000000007FC00FE300000003F063FFFFFFC00001E7",
      INITP_06 => X"00000000000000000000000000000000000000000000007FE07F018FF3FFFE3E",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"836B97FFF80000800007FF8000000FFE000000007FFF9FF80FFFE0000207FFFF",
      INITP_09 => X"07F300048E07C0000FFC00000000000FFA0180000005800081FFFFFFF00001E7",
      INITP_0A => X"0000000000000000000000000000000000000000001F00FFC03E038FFFFBFEE4",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"001F070FFE0000400001FFC000007FFE000000007FF80BF01FFFF800000FFFFF",
      INITP_0D => X"3FF1E004CC1FC00007FE00000000000FFFF10000000000FFFFFFFFFFFC1001E7",
      INITP_0E => X"0000000000000000000000000000000000000000003FFFFFC3FC007FFFE03EC1",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"5A5A5A5A5A5A5A1A1A5A5A6262625959A2ECF4F4EBEAA2A2A26262591910D0D1",
      INIT_01 => X"D19191914908080000080800C0C0C0C0C0084891D11A1A1A1A1A626262625A5A",
      INIT_02 => X"22226262ABABABABABABAB6219D11A1A1A1A1AD1D1191A1AD9D9D9D9D1D11AD9",
      INIT_03 => X"9191919ADAD9D9D1D9D9D9DAD9D9D9D9D9D9D1D1D1D1D1D1191AD9D9D9DA1A1A",
      INIT_04 => X"9292929ADADADADA9ADA9ADA929191515151490909C9C8C0C0C9094949494951",
      INIT_05 => X"B0B07070B0B0B0B0B0F8F83840414181818189C9C9C909095151525292929292",
      INIT_06 => X"AFAFEFEFEF2F303030307030307070707070B0B8F8F8F8F8F8F8F8F8F8F8B0B0",
      INIT_07 => X"4B4BB5C5FDFDFDFDFDFDB41DDDD5D5D5D5D5D5D51D1E1E666666676767A7A7A7",
      INIT_08 => X"FF000000000000000092DB524949090909090909529BED77808140F76E1C9393",
      INIT_09 => X"9A9A92529AE3246D6D6D6D6D6D6D6DB6B6B7FFFFC0C0C0D2CACAC9FFFFFFFFFF",
      INIT_0A => X"00C7FFFEB6B6B6B6B6B6B6B6FEDA92239A236C75B6FF07484991919ADADADA9A",
      INIT_0B => X"F0307070B0B0F8F8380000414141818181818989C9CACAC981B87F2DE49B5249",
      INIT_0C => X"9E9E9E9E9E9E5E5E5E9E9E9E9E9E9E9E9E9EDEDFE7E7DFE7E72727676F6FAFAF",
      INIT_0D => X"DE1E1E1E1E2667A7EFEFEFEF661EDE9E9E9E9E9E9EDFDE9E9F9E9E9E9E9F9E9E",
      INIT_0E => X"A6151D5D15D5A62EF7383FB76F6FB7E65E1E1EDEDED5DEDEDEDDDEDEDEDEDEDE",
      INIT_0F => X"7837F7B7B726E5E6E6E62666AE7F49D1D9D1D1D1D91AD9D9D191919180B7E62E",
      INIT_10 => X"626262D991911A6262AB62626262631A1A62626262221A1AD2510808000980B8",
      INIT_11 => X"949DE5252525256EAE377F7F7FBFC0C7070000084891D1D1D9D1D1D1191A6262",
      INIT_12 => X"8383838383838383CBCBCBC3838383838383C3CBCBCBCBCCCC0C0C1414545494",
      INIT_13 => X"833A7A3A7A7A3A7A7A3A7A3A3A3A3A3A3A3A7A3A3B3A7A7A4343424343434343",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"1A1A1A1919191A1A191919191A5A62ABEBF4F4F4EBEAAAA2A261595919191959",
      INIT_21 => X"91919151080000C0C0000000C0C0C0C0C000004891D9D9D9D91A1A1A1A1A1A1A",
      INIT_22 => X"1A1A1A62ABABABABABA2A21A191A1A1A19D919D9191A621A1A62626219D9D991",
      INIT_23 => X"5191919191D1919191919291919191919191919191919191D9D9D1D1D9D9D919",
      INIT_24 => X"9292929292929292929292929191515151494909C9C0C08080C1090909090949",
      INIT_25 => X"B0B070707070B0B0B0F8F8F8384040404040818189C9C9090952515151525292",
      INIT_26 => X"A7AFEFEFEF2F3030303070707070707070B8B8B0B8F8F8F8F8F8F8F8F8B8B8B0",
      INIT_27 => X"01C1536DB53DBD85C5C5C52C1E1E1D1E1E1EDD1EDEE6272726276767676767A7",
      INIT_28 => X"FFFF0000000000000000DB9252524909090909090A53E4367F8078F76EDC8B42",
      INIT_29 => X"DB24FF525200B66D6D6D6D6DB6B6B6B6B6B6B6B6B6B6B6C0898181FFFFFFFFFF",
      INIT_2A => X"49494949499292929292924900DADA92499292DBDBDB24246D6DB6FF0048929A",
      INIT_2B => X"E8E83030307070B0F8F8F8F83901418A898178EE9C12B86EE4924A4949494949",
      INIT_2C => X"9E9E9E9E9E5E5E5E5E5E9E9E9E9E9E9E9E9EDEDFDFDEDFDEE727272727676FAF",
      INIT_2D => X"DEDEDE1E1E1E2667A7AFEFEFEFA7279E9E9E9E9E9EDF9E9E9E9E9E9E9E9E9E9E",
      INIT_2E => X"6E6EE65D5E1D5EB7F7F0F76F2E2F2FE65E1E1EDDD59696DE9EDE959EDEDEDEDE",
      INIT_2F => X"F7B7B66E6E26E6DDDDDEE6E66EF7B8489191D1D9D91AD9D191D1D1D1DA097FF7",
      INIT_30 => X"6262621AD9D1191A626262626262621A6262621A1A221AD14909C0B8B8C037F7",
      INIT_31 => X"9DDDE52525256EEEF63737777FBFC0C70848494890D1D91919D9D1D11A1A6262",
      INIT_32 => X"4383838383C383C3CBC3CBCBCBCBCBCBCBC3CBCCCBCBCCCCCC0C0C1454545494",
      INIT_33 => X"833A7A7A7A7A7A7A7A7A7A3A3A3A3A3A3A7A7A3A7B7B424343437A7A43434343",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"D9D9D1D1D9D919D1D1D1D1D1D162EBF4F4F4F4F4EBEAAAAAA2626161616262AB",
      INIT_41 => X"51514908C0C0C0C0C0C0C0C0C080C0C0C0C0C00008499191D1D9D9D9D9D1D1D9",
      INIT_42 => X"D91A6262A3ABABABA262A2621A19191A1AD1D91922621A1A1A63ABAA19D19148",
      INIT_43 => X"51519191919191919191919191915151514949495149519191919191D191D1D9",
      INIT_44 => X"5191925251515191919192515151514909090909C9C08080808080C0C9C9C909",
      INIT_45 => X"707070707070B0B0F8B8B0F8F838383838404041818181C9C909515111515152",
      INIT_46 => X"A7AFEFEFEF2F303030303070707070B8B0B8B8B8F8F8F8F839F8F8F8B8B0B870",
      INIT_47 => X"39F8B8B8B9C14AD3642DF636A6DE1E1E1EDEDE1E1DDD9DA5A6A6A667676767A7",
      INIT_48 => X"FFFFFFFF00000000000092E39B925252525252525253A42D7F4078FF6EDC4A01",
      INIT_49 => X"24DB0009090949246D6D6D6D6DB6B6B6B6B6B6B6B6B6B6BF81818180FFFFFFFF",
      INIT_4A => X"929292929292929292929292DBC092C724DBDBDBDBDBDBDBDBDBDBDBDBDBDBDB",
      INIT_4B => X"6FAFE8E8E828E83070B9B9F9B8AF65C176E45249000000000049494949494991",
      INIT_4C => X"9E9E9E9E5E5E565E5E5E9E9E9E9E5E9E9E9E9EDEDEDFDEE7E7E7DFE72727676F",
      INIT_4D => X"DEDEDEDE1E1E1F2666A7A7AFEFAFDE9E9E9F9E9E9E9E9E9E9E9E9E9E9E9E9E9E",
      INIT_4E => X"80F7F02FA61DA6B7B7AF6F2E2FE6E6A6661DDDDD959695969596959E9E9EDEDE",
      INIT_4F => X"6EB76E2626E69DE6E6DEDEE66EAF37C04908489191D1D19191D19191D91AD151",
      INIT_50 => X"6262A3AB621A2262626262221AD91A1A221A1A221A1A1A89BF7F37F7AE37F7AE",
      INIT_51 => X"9DDD256666AEF7F7EEF6377FBFB8C0004891918891D1191A19D9D9D919191A62",
      INIT_52 => X"8343838383C3CBCBC3CBCB0C14140B0CCBCBCBCBCBCBCCCC0C0C0C1454545D9D",
      INIT_53 => X"837A7A7A7A7A7A7A7A7A7A3A3A3A3A7A7A7A7A42427B4343437A437A7A434343",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"9191919191919190909090D119ABF4F4F4F4F4F4F3EBEBAAA2A2A2A2A262AAF3",
      INIT_61 => X"084808C08080BFBFB8C0C7C080BFB8B880C0C0C0C00848519191D19191919190",
      INIT_62 => X"D91A22226262626262625A1A1AD9D1919191D1D919D9191A1A1A1A62D9484808",
      INIT_63 => X"0949494949494949494951515149494949084848494849495151919191919191",
      INIT_64 => X"0951515149515151515151515149090909C9C9C1C18080808180808080C1C109",
      INIT_65 => X"707070707070B0B0B0B0B0B8F8F8F838383800404041414181C9090909090909",
      INIT_66 => X"67AFEFEFEFEFEF303030707070B0B8B8B8B0B8B8F8F8F8F8F938F8F0B0707070",
      INIT_67 => X"F8F8B0B7707070798394DD1E1E261E1EDEDEDEDE35B42B2BEBEBEB652767676F",
      INIT_68 => X"FFFFFFFFFFFF00000000492DE4DC9C9B9B9B9B9B9B9BE42D7F7838F86EDD8B01",
      INIT_69 => X"2424243680802D6D6D6D6D6D6D6D6DB6B6B6B6B6B6B6B6B680818180FFFFFFFF",
      INIT_6A => X"929292929292929292929292929252090092DBDBDBDBDBDB2424242424242424",
      INIT_6B => X"276FAFAFA8A8B0F1E8E64A379B4900FF3F000000494949494949494949494949",
      INIT_6C => X"9E9E5E9E9E5E5E5E5E9E9E9E9E9E9E9E9E9EDEDEDEDFDFDFDFDFE7E727272727",
      INIT_6D => X"DEDEDEDEDE1E1E266667A7AFAFAF279F9E9E9E9E9E9E9E9E9E9E9E9E9E9E9E9E",
      INIT_6E => X"C037B76FE6A62EB76F2E26EFE6A65E5E1E1EDDDD9595959E969E96969E969E9E",
      INIT_6F => X"AE6EE69D9D9D9DE6A69D9EE6266EF77FC0C0C0084949919148494948911ADA91",
      INIT_70 => X"626262ABA362AB6262621AD9D1D1D9D191D92262626262D1C078F76F6E6EF73F",
      INIT_71 => X"DDDD25AEEEF6373737373787C0C0484891919191D1D1D1D9D91A1A191A1A6262",
      INIT_72 => X"434383838383CBCBCBCC0C14541414140C0C54540B0C140C0C14141454545D9D",
      INIT_73 => X"837A7A7A7A7A7A7A7A7A7A3A3A3A3A7A7A7A7A438343437B437A434343434343",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => dina(8),
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => doutb_array(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => doutb_array(8),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(31),
      ENBWREN => enb_array(31),
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => enb,
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => addra(13),
      I1 => addra(14),
      I2 => addra(15),
      I3 => addra(16),
      I4 => \^device_7series.no_bmm_info.sdp.simple_prim36.ram_0\,
      O => ena_array(31)
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => addrb(13),
      I1 => addrb(14),
      I2 => addrb(15),
      I3 => addrb(16),
      I4 => \^device_7series.no_bmm_info.sdp.simple_prim36.ram_1\,
      O => enb_array(31)
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => addra(18),
      I1 => addra(17),
      I2 => ena,
      I3 => addra(12),
      O => \^device_7series.no_bmm_info.sdp.simple_prim36.ram_0\
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => addrb(18),
      I1 => addrb(17),
      I2 => enb,
      I3 => addrb(12),
      O => \^device_7series.no_bmm_info.sdp.simple_prim36.ram_1\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vga_ram_blk_mem_gen_prim_wrapper_init__parameterized31\ is
  port (
    doutb_array : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC;
    enb_0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vga_ram_blk_mem_gen_prim_wrapper_init__parameterized31\ : entity is "blk_mem_gen_prim_wrapper_init";
end \vga_ram_blk_mem_gen_prim_wrapper_init__parameterized31\;

architecture STRUCTURE of \vga_ram_blk_mem_gen_prim_wrapper_init__parameterized31\ is
  signal ena_array : STD_LOGIC_VECTOR ( 32 to 32 );
  signal enb_array : STD_LOGIC_VECTOR ( 32 to 32 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "INDEPENDENT";
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"801507EFFC00000000001FFFC003FFFF80000000040003803FFFF800000FFFFF",
      INITP_01 => X"3FF8F0148CFF800003FE000000000005FC7800000007003FFDFFFFFFFFFF83E3",
      INITP_02 => X"0000000000000000000000000000000000000000003FFFFF87F0007FFFE03EC0",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"800D03F3FF000000500003FFE03FFFFFFFC0F800000002013FFFFC00001FFFFF",
      INITP_05 => X"FFF80C313FF8000003FC000000000007E7F000000001C01FF1FFFFFFF00FBFE3",
      INITP_06 => X"00000000000000000000000000000000000000000027FFFF8FE0001FFFC03C87",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"800603FBFF000000F00000FFFFFFFFFFFFEFFC1FE01F04813E1FF80000FFFFFF",
      INITP_09 => X"FFF807823FF0000003FC0000000000063FF8000000024007FFFFFFFFF0FFB805",
      INITP_0A => X"00000000000000000000000000000000000000000007FFFF0FE0001FFF803C0F",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"C00407FFFF800001F800007FFFFFFA1FFF31FD0FEF9F0CC03707F8009BFFFFFF",
      INITP_0D => X"FFE807833FF0000003FC000000000013FFFE00000001C003FFFFFFFFFC7FBFF9",
      INITP_0E => X"0000000000000000000000000000000000000000001FFFFF0FC0001FF8003C4F",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"4948484848484848888888D162EBF4F4F4F4F4F4F4F3EBABABABABABA2A2EBF3",
      INIT_01 => X"0008C080B87F7F7FBFBFC7BFBFB8B88080B887BF800008494991919149485150",
      INIT_02 => X"919191D9D919D1D1D1D1D191884849484849D1D1D1D11A1A19D1D1D191490808",
      INIT_03 => X"C909090909090909090909480809090908000000000809084949484849494948",
      INIT_04 => X"C9C9090909090909090909090909C9C9C9C081808080404078404040408080C9",
      INIT_05 => X"30302F307070B0B0B7B0B8B0B8F8F8F8F8F8F838383841414081C9C989C9C981",
      INIT_06 => X"AFAFAFEFEFEF30303030307070B0B8B8B8B8B8B8F8F8F8F8F8F8B8B070707030",
      INIT_07 => X"38F8B7B7777070B982CCDD1EDE1EDE1EDEDEDEDE2EC6FDFDFDFDFD6C26676767",
      INIT_08 => X"FFFFFFFFFFFFFFFFFFFFFF2D762E2D2D2DEDEDEDEDED3637387800F8B725D442",
      INIT_09 => X"242424C0362DEEBF2C6D6D6D6D6D6D6D6DB6B6B6B6B6B6B6BF814041B8FFFFFF",
      INIT_0A => X"4949499292929292929292929224BFC0E592DBDBDBDBDBDBDBDB242424242424",
      INIT_0B => X"27676868681DCAAE52C0FFFFFF3F000000000000000000494949494949494949",
      INIT_0C => X"9E9E5E5E9E5E565E5E5E9E9E9E9E9E9E9E9E9EDEDEDEDFDEE7E7E7E7E727E727",
      INIT_0D => X"DEDEDEDEDEDE1E26676767A7AFA727E79E9E9E9E9E9E9E9E9F9E9E9E9E9E9E9E",
      INIT_0E => X"B8F76F26E6E62F2FEFE6E6A65E1E1E1E1EDD95959595559696959E9E9E9E9EDE",
      INIT_0F => X"2E26E69D5D5D5D9D9D5D9DDEE66EB7F737B880B800484948914949C0491ADA49",
      INIT_10 => X"626262A3A363626262621AD1D1D1914949D11A62A3621A91BF37AF2E2626262E",
      INIT_11 => X"DD2565AEF737377F7FBF87C0084891919191919191D19191D91A1A1A1A1A6262",
      INIT_12 => X"43838383C383CB83CBCB0C145414140B54549D9414140C0C1414141454545D9D",
      INIT_13 => X"C37A7A7A7A7A7A7A7A7A7A3A7A3A3A7A7A7B7A4283838343437A437A43434343",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"48484848484848488890D15AA2EBF4F4F3F4F4F4F4F4EBEBEBEBEBABAAABEBEB",
      INIT_21 => X"084980807F7FC0C0C0C0C0BFBFC0808087BFBFBFC0C000084849494948484848",
      INIT_22 => X"080848514949484808080848080808000048919189D119D9D1D1D191480000C0",
      INIT_23 => X"80C0C0C0C0C0C0C0C0C1090909090900C0C0C0C0C00000080900080800080808",
      INIT_24 => X"81C9C909090909090909C9C9C1C1C08080804040404040787878787840418080",
      INIT_25 => X"2FEF2FEF2F3770B8B0B0B0B0B0B0B0B0B8B8F8F8F8F838383840818181818181",
      INIT_26 => X"676FAFAFAFEFF0EF2F30307070B0B8B8B8B8B8B8B8B8B8F8F8B8B07070703030",
      INIT_27 => X"01F8B0B777777770798BD5DD1E1EDE1EDEDEDEDEDEBEC5FDFDFDFD7425E76766",
      INIT_28 => X"C0C0C0C00000090949090092B87F7F7FB61A999A9BA3646D76773FF8B72EDC8B",
      INIT_29 => X"2424246D5B5C5CC1246D6D6D6D6D6D6D6D6D6DB6B6B6B6B6B681414080808080",
      INIT_2A => X"49494949499292929292929292925277366D92DBDBDBDBDBDBDBDB2424242424",
      INIT_2B => X"282815B05CC0FFF6FFFFFFFF0000000000000000000000000049494949494949",
      INIT_2C => X"9E5E5E5E56565E5E5E5E9E9E9E9E9E9E9E9E9EDF9EDFE79EE7E7E7E7E7272720",
      INIT_2D => X"DEDEDEDEDEDE1E1E67676FA7AFA7E69E9E9E9E9E9E9F9E9E9E9F9E9E9E9E9E9E",
      INIT_2E => X"F7AFE6E6E6A6E6A6A6A6A6A61EDDDEDED5D59596959595959595969E9E969E9E",
      INIT_2F => X"9D9D9D9D5D5D5D5D5D5D9D9DE6262E6F6EF7F7F77FC008004949C0C049910978",
      INIT_30 => X"6262A363626262626222DA919151494848911A626362D14980B6262626E6DDA5",
      INIT_31 => X"DD666EAE377F7FBFBFC0C008509191919191919191914890D1D1D91A62626262",
      INIT_32 => X"434383838383CB83CBCB0CCCCB1414145494945454140C14140C1414545D9D9D",
      INIT_33 => X"837A7A7A7A7A7A7A7A7A7A7A7A3A3A7A7A7A7A838383427A434343437A434343",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"00000000000088881AA3EBEBEBEBEBEBABEBEBF4F4F4EBEBEBEBEBABAAABEBEB",
      INIT_41 => X"0848BF7F80808708000000C7C7C0C080808087C0C00000080848484848080800",
      INIT_42 => X"C0C0C00848488991904800C0C0C0C0C000484949911AD1D119D19051484848C0",
      INIT_43 => X"80808080808080808080C000C0C0C0C0C0C080C0C0C00808494900C0C080C0C0",
      INIT_44 => X"818181C1C9C9C9C9C9C981818181814040787878787878383838383838784040",
      INIT_45 => X"EFEFEFEF2F3070707730777070707070B0B0B0B8F8F8F8F83838404041818181",
      INIT_46 => X"676F67AFAFAFEFEF3037307070B8B8B8B8B8B8B0B0B0B0B0B07070707030302F",
      INIT_47 => X"02F8B8B0777777707982D4D5DE1E1EDEDEDEDDDD95AEC6FDFDFDFDFDA4E72727",
      INIT_48 => X"C1C1C9C9090A53A4367F78784080808080EB101010D0D09090905059195B2593",
      INIT_49 => X"24242424B8D2CA896D646D6D6D6D6D6D6D6D6DB66DB6B6B6B67F417841818181",
      INIT_4A => X"49494949494992929292929292922DA4A5C192DBDBDBDBDBDBDBDBDBDB242424",
      INIT_4B => X"7012FFB6F6FFFFFFFFFFFFFFFF00000000000000000000000000004949494949",
      INIT_4C => X"9E9E5E5E5E5E5E5E5E9E5E9E9E9E9E9E9E9EDF9FA7DFE7E7E7E7E7E7E72827D4",
      INIT_4D => X"DEDEDEDEDEDE2727676767AFAF6FDE9E9E9E9E9E9E9E9E9E9E9E9E9E9E9E9E9E",
      INIT_4E => X"AF6FE7E6A69EA6A65EA69E1EDDDEDDDEDED69696969595559695969E9E9E9E9E",
      INIT_4F => X"5D5D5D5D5D5D5D5D5D5D9DDDE62626262626266EF77F7FB8C009080949007FAF",
      INIT_50 => X"ABA36363621A1A1A1AD991514848914848911A626262D14800F72626E69D9D5D",
      INIT_51 => X"2566AEEE377F7FBFC0C0C04891D19148484991514948489191D1D91A6262ABAB",
      INIT_52 => X"434383838B83CBCBCBCBCCCCCC0C545454545454545414141414545454559DDD",
      INIT_53 => X"837A7A7A7A7A7A7A7A7A3A7A7A7A7B7B7A7A4342437A7A7B7B434343437A4343",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"C00000C7C7001A62A3ECF4F4EBEBABA2A2EBEBEBEBEBEBEBEBEBEBEBEBEBF3EC",
      INIT_61 => X"0851877F08C080C70849484800C0C0C0C0C087C0C00000000048484800000800",
      INIT_62 => X"8080C0916262ABAB62D991C07F7F80C0000808911A19D1D16219504849915108",
      INIT_63 => X"4040407878B880C05151C0C0489108C08080808080C0911ADAD94851C080C080",
      INIT_64 => X"818181818181C1C1C1C18140404040787838383838FF38F8F8F8F83838383878",
      INIT_65 => X"EFAFAFEFEF2F2F2F2F303030303030307070B0B8F8F8F8F8F838404140818181",
      INIT_66 => X"67676FAFAFAFE8EFF030303070B0B8B8B8B870707070707070703030372F30EF",
      INIT_67 => X"4B02F9B8B070707079828CDDDE1EDEDEDDDD949494147EC6C5C6C5C574A62727",
      INIT_68 => X"80C1C9C1C1C9125BAD37784181818181897F19181919216161616161619965DC",
      INIT_69 => X"242424242D8981417624246D6D6D6D6D6D6D6D6D6DB6B6B6B6B6787840408181",
      INIT_6A => X"49494949494949499292929292929281D3CADB9293DBDBDBDBDBDBDBDBDB2424",
      INIT_6B => X"B5B6B6FFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000004949494949",
      INIT_6C => X"5E5E5E5E5E9E9E9E5E9E9E9E9E9E9E9E9E9F9EDFE7E7E7E7E7E7E020DE70CABF",
      INIT_6D => X"9EDEDEDEDEDE2727676FAFAFAF26DE9E9E9E9E9E9E9E9E9E9E9E9E9E9E9E9E9E",
      INIT_6E => X"F76FE6E6665E5E5E5E5E5E1DDDDEDE9EDE9E96969595959596969E969E969E9E",
      INIT_6F => X"5D5D5D5D5D5D5D5D5D5D9DF778AEAFF7AE2E6E6EB7377F80C00808080909C078",
      INIT_70 => X"AB63621A1AD9D1D191915151D191499191D91A1A1A1AD19100786626E69D5D5D",
      INIT_71 => X"26666EEE377F7F80C0C0004891D191484849494848514990D1D9D9191A626262",
      INIT_72 => X"4343838383CB83CBCBCBCC0C0C14545454545454545454545454555454559DDD",
      INIT_73 => X"837A7A7A7A3A3A3A7A7A7A7A7A7A7B7B7B3A7A43424243434343424342434343",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => dina(8),
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => doutb_array(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => doutb_array(8),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(32),
      ENBWREN => enb_array(32),
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => enb,
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__109\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010000"
    )
        port map (
      I0 => addra(12),
      I1 => addra(13),
      I2 => addra(14),
      I3 => addra(15),
      I4 => ena,
      O => ena_array(32)
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__109\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010000"
    )
        port map (
      I0 => addrb(12),
      I1 => addrb(13),
      I2 => addrb(14),
      I3 => addrb(15),
      I4 => enb_0,
      O => enb_array(32)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vga_ram_blk_mem_gen_prim_wrapper_init__parameterized32\ is
  port (
    doutb_array : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    \addra_12__s_port_\ : in STD_LOGIC;
    \addrb_12__s_port_\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vga_ram_blk_mem_gen_prim_wrapper_init__parameterized32\ : entity is "blk_mem_gen_prim_wrapper_init";
end \vga_ram_blk_mem_gen_prim_wrapper_init__parameterized32\;

architecture STRUCTURE of \vga_ram_blk_mem_gen_prim_wrapper_init__parameterized32\ is
  signal \addra_12__s_net_1\ : STD_LOGIC;
  signal \addrb_12__s_net_1\ : STD_LOGIC;
  signal ena_array : STD_LOGIC_VECTOR ( 33 to 33 );
  signal enb_array : STD_LOGIC_VECTOR ( 33 to 33 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "INDEPENDENT";
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
  \addra_12__s_net_1\ <= \addra_12__s_port_\;
  \addrb_12__s_net_1\ <= \addrb_12__s_port_\;
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"E000021BFF800007FFF803FFFFFFE007FEFCFD83FF7F80C02001380023FFFFFF",
      INITP_01 => X"FFF7E71C5FF8000003FC00000000000FFFFF80000000C000FFFFFFFFFE3FDFFF",
      INITP_02 => X"0000000000000000000000000000000000000000001FFFFF0F8000070004705F",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"7C020107FFC000FFFFFE017FFFFC4001EFFEFFCBBF7F8000081E026F07FFFFFF",
      INITP_05 => X"FFE7FFBFEFC4000001FFC0000000067FFFFFC0000000C0003FFFFFFFFF1FDFFC",
      INITP_06 => X"0000000000000000000000000000000000000000003FFFFF078000000005F81F",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"7CC00007FFFC03FFFFFE0670FFF860003FFEF9F87F6B860C099E0FFFCFFFFFFF",
      INITP_09 => X"FF97FC78678E000001FFE180000009FFFFFFF000000000000FFFFFFF03002FFC",
      INITP_0A => X"0000000000000000000000000000000000000000003FFFFF07C818F00003E01F",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"3D190007FFFFFFFFFFFF0E700FF007003FFDE3FFFE718E00011E3FFFDFFFFFFF",
      INITP_0D => X"FF03FFF8771F000003FE35E0000027FFFFFFFC000000000007FFFFFE007C0BFF",
      INITP_0E => X"0000000000000000000000000000000000000000003FFFFF03FC08FC0001405F",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"4800C00848D1A3EBEBF4F4F4EBEBA2A2EBEBEBEBEBEBEBEBEBEBEBEBF4F4F4F4",
      INIT_01 => X"519187519100084848485100000000C04908B8C0C00008484848480808890000",
      INIT_02 => X"7FC062EBF4EBEBA2D1C7C080787880C0C0000849919148911A1A490808915149",
      INIT_03 => X"4078787880BFC0DAABAB1A1AA26291087878787880B8DA6362D9500891088080",
      INIT_04 => X"81814140418181818181804078383838383838F8F8F8F0F0F8F0F0F8F8383838",
      INIT_05 => X"AFAFAFEFEFEFEFEFEFEFEFEFEF282F3030707070B0F801798181414141404041",
      INIT_06 => X"276767AFAFAFE8E8E83030303078707070707070703070303037302F2FEFEFEF",
      INIT_07 => X"9C530BC2C2B9B9B979828CD5DEDEDEDEDD948C8B8B43945C65A5EE36762E2727",
      INIT_08 => X"80818181C1C1C9135CEE3F40414141818181E3181818181919192121611924E6",
      INIT_09 => X"24242424247F4140382424246D6D6D6D6D6D6D6D6D6D6DB6B6B6784178788181",
      INIT_0A => X"494949494949494949499292929291E54141ED92DBDBDBDBDBDBDBDBDBDBDBDB",
      INIT_0B => X"B6B6B6FFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000494949",
      INIT_0C => X"9E5E5E9E5E5E9E9E9E9E9E9E9E9E9E9E9E9FE7E7E7E7E7E7E0E7821CBFADB5B6",
      INIT_0D => X"9E9EDEDEDEDE26276767AFEFEFA7DF9F9F9F9E9E9E9E9E9E9E9E9E9E9E5E5E9E",
      INIT_0E => X"0980F7E65E5E5E5EA6A6E6A61D9D9E9E969E959695969695559E969E9E9EDEDE",
      INIT_0F => X"5D5D5D5D5D5D5D555D9DE53F08C9B8807F373FF7F77F80C0090901C080800949",
      INIT_10 => X"DAD9D19191919191D1914849D91A9191D91A1A1AD9D1919149806FE6E69D5D5D",
      INIT_11 => X"266EAEAE37377FBFC0000848919151480848484848484991D9D9D9D1D91A6222",
      INIT_12 => X"438383838383CBCBCBCCCC141414545454545455545454555454555454549DDD",
      INIT_13 => X"837A7A7A7A7A3A3A7A3A3A7A7A7B7B3A7B7A7A7A7A4243434343424343424343",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"D1888888481AE3EBF4F4F4F3F3EBA2A2EBA2EAEAAAEAEBEBEBF4EBF3F4F4F4F4",
      INIT_21 => X"91480048C7004800000808C7C0C0C00048070000D9D919D9D1195AD11AA21919",
      INIT_22 => X"C0DAF4F3EBAB6219487F3F7878787878800849919100090891D9514900494991",
      INIT_23 => X"38383809222222ABF4F4EBECA21922497878787878C11A62631AD991224880C0",
      INIT_24 => X"4140000040404181818181403838F8F8F838F8F8F8F8F0B7B7B7B0F8F8F8F838",
      INIT_25 => X"AFAFAFAFEFEFEFEFEFEFE8EFEFEFEF3030307070B8B8F88152C9810000383801",
      INIT_26 => X"67676FAFAFAFA8E8EFEF303030307030303030303030302FEFEFEFEFEFEFEFEF",
      INIT_27 => X"26DD9C54140B8B838B8CD4D5DEE626DED58C427A797939F93A43559E9E272727",
      INIT_28 => X"41414141418181CA1BA5F738004138387838351810181818181919192161196F",
      INIT_29 => X"DBDB2424232D0139382D2424246D6D6D6D6D6D6D6D6D6D6D6DAD770139404041",
      INIT_2A => X"494949494949494949499292929291923838F792929292DBDBDBDBDBDBDBDBDB",
      INIT_2B => X"B6B6B6B6B6FFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000049",
      INIT_2C => X"5E5E5E5E5E5E9E5E9E9E9F9E9E9E9E9E9EE7E79EE72828DE70C9B5ADB6B6B6B6",
      INIT_2D => X"9EDEDEDEDEDFDE276767AFAFE8EF67272727DF9E9E9E9E9E9E9E9E5E5E5E9E5E",
      INIT_2E => X"40C0382F9E5E1E5E5EEE6FB06F5EDE9E959E9E969596959E969E969E9E9EDE9E",
      INIT_2F => X"5D5D5D555D5D5D5D9DDEE526F778808080807F7878C0C0C0C001C0403F3F7840",
      INIT_30 => X"4949519151494891D1914848D91AD919221A1A1A19D191514909B7E6E69E5D5D",
      INIT_31 => X"266EAEAEF6377FBFC00008484851514808080808084848D1D9D9D9D9D1D1D991",
      INIT_32 => X"438383838383CCCCCCCC141454545455555454545D5455545455555D5D5D9DDD",
      INIT_33 => X"C37A7A7A7A7A3A7A3A7A3A427A7B7B7B7B7A7A3A7B437B434343434343438343",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"191990D15AA2A2EBEBF3EBEBEBEBA2EAAAA2A2A2A2A2A2EBEBEBEBEBF3F4F4F4",
      INIT_41 => X"00484800C04848C0C0480887BF80B808489191D162A26262A2ABEBEBEBEBAB59",
      INIT_42 => X"D1ABEBABEBA26219488778F73FF73F3F7808519148C0C00891910800C0C00000",
      INIT_43 => X"F8F78063F4F5F4F4F4F4F4F3A2191A083F3F3F7FB800D11A6263621A1AD1D191",
      INIT_44 => X"38383838384181414040417838F8F8F8F8383FF7F0F8F7F0B7B7B7B7F8F8F8F8",
      INIT_45 => X"AFAFAFEFEFAFEFEFEFEFEFEFEFEFEF3030303070B839815292808141F8F8F8F8",
      INIT_46 => X"27676F6FAFAFAFA8A8A8E8E8E8E83030303030302F2FEFEFEFEFEFEFEFAFAFA7",
      INIT_47 => X"2FE6E6A69D1D1C528B14D5DEE6E7E7DED58B42393030303079428CDDDE272727",
      INIT_48 => X"F5FDBE7E3F3FF8C00A5CAEFFF8F8F7F6EEEE2ED917101018181818191919D0E5",
      INIT_49 => X"DBDBDBDB1B24383939372424242424246D6D6D6D6D6D6D6D6D6D6E410201817D",
      INIT_4A => X"00494949494949494949494949929289A5F8B0A4929292929292DBDBDBDBDBDB",
      INIT_4B => X"B6B6B6B6B6B6B6FFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000",
      INIT_4C => X"5E9E5E5E9E9E9E9E9E9E9E9E9E9E9E9E9EE7E7E028DD26BF6D6DB6B6B6B6B6B6",
      INIT_4D => X"DEDEDEDEDEDFDF2767676FAFE8E8E8A7A7E8679EDE9E9E27279E5E5E5E9E5E5E",
      INIT_4E => X"FF8040F82E5E5E5EA62FB0F04038E7DE95959D969E95969E9E9E9E9E969E9E9E",
      INIT_4F => X"5D151555555DE6E6DE2E6EE5253780808080808080C0090901C080783FF7F8F7",
      INIT_50 => X"49494951914948499149914891DA1A1A1A1A1AD9D9D991514909AFDEE69D5D5D",
      INIT_51 => X"266EAEAEF7377FBFC0C00000C0084949000000C0C00848D91A191A1AD9D99191",
      INIT_52 => X"838383838B8BCCCCCBCC140C14145454545454559D9D5D5D5D9D9D9D9D9D9DE5",
      INIT_53 => X"837A437A7A7A7A3A7A3A7A437A7B7A7B3A7A7A7B3A7B43434343434343438343",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"A25AD062ABABEBEBEBEBEBEBEBEBEBEBA261615961A2A2AAEBEAEAA2EAEAEBF4",
      INIT_61 => X"D9D99091514800C0089148C0BF7FC04891D91AA2A2A2ABEBF4F4F4F4F4F4F3A2",
      INIT_62 => X"ABABEBABEBAA62D94880783FF7F7F73780094949C0C0800991489091489191D9",
      INIT_63 => X"F70963F4F4F4ABABF4F4F3F4AB19483F3F7FC04991D11A6363ABF4ABA3ABABAB",
      INIT_64 => X"B8F8F8F83841814040003838F8F8F8F0FF11920909804040F8B7B7B7B7B0B0B0",
      INIT_65 => X"AFAFAFAFAFAFAFEFAFAFEFEFEFEFEFEF2F3070B03840C99209384041F8B8F8F8",
      INIT_66 => X"276767AFAFAFAFAFAFAFAFA8E8E8EFE8E8E8EFEFEFEFEFEFEFAFAFAFAFAFAFA7",
      INIT_67 => X"302FEFEFA766A561D89911911A9B1C94D58C4279302F2F3030798BD4DE272727",
      INIT_68 => X"FCBCBCBCBC7C7C3C3CFDC5C6CF8FE465645C1C1A17D7171010181818181918DA",
      INIT_69 => X"DBDBDBDBDB1B3601383825242424242424646D6D6D6D6D6D6D6D6D784B4B4A0F",
      INIT_6A => X"000000494949494949494949494949899BB0B0AE92929292929292DBDBDBDBDB",
      INIT_6B => X"B6B6B6B6B6B6B6B6FFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000",
      INIT_6C => X"DF9E9E9E9E9E9E9E9E9E9E9E9E9E9EA79EE768D42576646D6D6D6DB6B6B6B6B6",
      INIT_6D => X"DEDE9EDEDEDE272727676FAFE8EFE83030B0EFEF70A7DE1EAFAF67DE565E5E9E",
      INIT_6E => X"F7387840F8E6A6E6276FF738788140A6969E9D9E96969E969E969E9E9E9E9EDE",
      INIT_6F => X"5D55155D5D559DE626B6AE6EB6F77F80B88080808080C1C08080783F3FFFF0F0",
      INIT_70 => X"9191514908484800084991919091D919D119D1D19191495149C0AEE6A69D5D5D",
      INIT_71 => X"266E6EAEF7F73F7FBFC0C0C0C0C0004908080800C04891D91A1A1A1A2222D991",
      INIT_72 => X"8383838B8BCCCCCCCCCC141414141454545414545D9D9D9D9D9D9D9DDD9D9DE5",
      INIT_73 => X"837A7A7A7A7A3A7A7A7A7A7A7B7B7B7A7B7A7A7B7B43437A4343434343434343",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => dina(8),
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => doutb_array(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => doutb_array(8),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(33),
      ENBWREN => enb_array(33),
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => enb,
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010000"
    )
        port map (
      I0 => addra(12),
      I1 => addra(13),
      I2 => addra(14),
      I3 => addra(15),
      I4 => \addra_12__s_net_1\,
      O => ena_array(33)
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010000"
    )
        port map (
      I0 => addrb(12),
      I1 => addrb(13),
      I2 => addrb(14),
      I3 => addrb(15),
      I4 => \addrb_12__s_net_1\,
      O => enb_array(33)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vga_ram_blk_mem_gen_prim_wrapper_init__parameterized33\ is
  port (
    doutb_array : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC;
    enb_0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vga_ram_blk_mem_gen_prim_wrapper_init__parameterized33\ : entity is "blk_mem_gen_prim_wrapper_init";
end \vga_ram_blk_mem_gen_prim_wrapper_init__parameterized33\;

architecture STRUCTURE of \vga_ram_blk_mem_gen_prim_wrapper_init__parameterized33\ is
  signal ena_array : STD_LOGIC_VECTOR ( 34 to 34 );
  signal enb_array : STD_LOGIC_VECTOR ( 34 to 34 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "INDEPENDENT";
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"3EFE000FFFFFFFFFFFE131D007C080C07FFC7FFFFE613E3F811EFFFFFFFFFFFF",
      INITP_01 => X"FF79FFE01B9DE00003F87D08C0001FFFFFFFFD0000000000031FFFFE0002E9FE",
      INITP_02 => X"000000000000000000000000000000000000000000FFFFFF01FE007F0980006F",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"FEFF8007FFFFFFFFFFE0620E00394182FFFFFFFFFEC1447F803CFFFFFFFFFFFF",
      INITP_05 => X"807FF7C01C38C30001F89F37201EFFFFFFFFFF8000000000000007FF0000F7FF",
      INITP_06 => X"000000000000000000000000000000000000000001FFF5F000FE2000E7801073",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"3F7F6007FFFFFFFFFFE1F8060059E105FFFFFFFFFD82467F841DFFFFFFFFFFFF",
      INITP_09 => X"276FF7C00C185D8001F985FF8821FFFFFFFFFFE000000000000000FF8000FBC1",
      INITP_0A => X"000000000000000000000000000000000000000001FFF0B03C7F800003D8F82E",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"7FFFF00FFFFFFFFFFFF00000001DE6FBC1FFFFFFFD04EC041C03FFFFFFFFFFE4",
      INITP_0D => X"7BCFF3C006186782E1E183FFFDAFFFFFFFFFFFF0000000000000107F0001FA38",
      INITP_0E => X"000000000000000000000000000000000000000001FFE0003FCFC1C00199F800",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"EBF3F4F4F4F3F3EBEBEBEBEBF4F4F3F3AA61595961A2A2AAAAAAA2626262A2EB",
      INIT_01 => X"19914848489100C0004948C07F7FB8891A626262ABABEBF4F4F4F4F4F4F4F4F3",
      INIT_02 => X"F3EBEBABABEB199008783FF7F7B7B73F0900C0C0C080C00891DA226262626262",
      INIT_03 => X"49ACF4ACABABAB63ABABF4F4F4AB4800D162ABABA3ABECF4F4F4F4F5F4F4F4F4",
      INIT_04 => X"B0B8B0B8F83838383838F8F8F8F0B0B738519991495151498038B077B0B7B7B7",
      INIT_05 => X"A7AFAFAFAFAFAFAFAFAFAF2F703730EF2FB040C9525252817839F800F8F8F8B8",
      INIT_06 => X"676F6F6F6F6F6F6FAF6FAFAFAFA8E8AFEFEFE8E8EFAFAFAFAFAFAFAF676FAFA7",
      INIT_07 => X"AE30EFAFA7AF67ACA26A6A62626262D91395827930372F2F307842941E266727",
      INIT_08 => X"C4BCBCBC85C5C5C5C5C5C5C5C5C58F1CD3CA8A5210D7D7171710101818181890",
      INIT_09 => X"DBDBDBDBDBDB2438F8F9F7252524242424246464646C6C6D6D6D6D6E949C54D2",
      INIT_0A => X"00000049494949494949494949494949496E70779B92929292929292DBDBDBDB",
      INIT_0B => X"B6B6B6B6B6B6B6B6B6B6FFFFFFFFFFFFFFFFFFFFFFFF00FF0000000000000000",
      INIT_0C => X"A766DE9E9E9E9E9E9E9E9E9E9E9E9FA7E8941C76646D6D6D6D6D6D6DB6B6B6B6",
      INIT_0D => X"DEDEDEDEDEE7272727666FAFEF2F30B8F87838380141B0A730B0B028279E5EDE",
      INIT_0E => X"F8F0F74078B7E6E7E7B7F87880C90941EF666696969E96969E9E9E9E9E9E9EDE",
      INIT_0F => X"5D5D9D9E9D9D9DE66E3FB87F3FF7F77F78808078383F4080787837F7F7F7F7F7",
      INIT_10 => X"D9D1D108C00008C0C0084991919190D1D19191494891494991C037B6A59D5D5D",
      INIT_11 => X"26666EAEAEEEF73F7FB8B880B880C000080808000891D9D9D91A1A1A221A1A1A",
      INIT_12 => X"838383838B8BCCCC14141414141454545454545D9D9D9D9D9D9D9DDDDDDDDDE5",
      INIT_13 => X"837A7A7A7A7A7A437A7A7A42437B7B437B437A3A7B4343437A43434343434343",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"F4F4F4F4F4F4F4F3F3EBEBABF3F4EBEBA261615962A2A2ABAAA2625962591962",
      INIT_21 => X"1A91084891D908084800C087BFBF00D162ABA262ABEBF4F4F4F3F4F4F4F4F4F4",
      INIT_22 => X"ABEBEBEBEBAB1908BF78F7B7B76FAF7F08C0084949C00851DA636262626B6262",
      INIT_23 => X"ACF4A36222636263ABABF4F5F4F4EBEBF4F4F4F4F4F4F4F4F4F4F4F4F4F4F4F4",
      INIT_24 => X"F8B8B0B8B8F8F8F8F8F8388138B0B77849C00949090908C038F8B07777F07851",
      INIT_25 => X"A7AFAFAFAFAFA7A7AFAFAF30F8B87070F881C909090941B0B0B8B8B8384138B8",
      INIT_26 => X"676F6F6F67676F6F6F6FAFAFAFAFAFAFAFAFE8AFAFAFAFAF6FAFAFA76767A7A7",
      INIT_27 => X"1BF0EFAFA7A767ED62216262626A6AAADADDCC82793030303079428CDD262767",
      INIT_28 => X"4EBBBCBCBCBC84848585C585C5C57D128A414141115F17171717171717181817",
      INIT_29 => X"DBDBDBDBDBDBDBF7F9F8F8F8F8F8F0F7F7F7F7EEF62E36367676766D8AE6E6E5",
      INIT_2A => X"00000000004949494949494949494949495B70706592929292929292929292DB",
      INIT_2B => X"B6B6B6B6B6B6B6B6B6B6B6B6B6FFFFFFFFFFFFFFFFFFFFFFFF00000000000000",
      INIT_2C => X"377067DE9E9E9E9E9E9EE66767272895DD6D236D6D6D6D6D6D6D6D6D6D6D6DB6",
      INIT_2D => X"DEDEDEDFDEE7E72727676FAFEF70B0F8411112808181C938B0B03838376626EF",
      INIT_2E => X"F0F8F0384038772F2FB03840C909090989382F9E9EDEA766DE9E9E9E9E9E9EDE",
      INIT_2F => X"E6266E6E6EF7AF6EAF37C0C07F7878B88080783FF73F38787838F0F7B7B7B7F0",
      INIT_30 => X"191A1AD148C0373FBF00000048484848484800C00048495148C07F7FB7269D5D",
      INIT_31 => X"266EAEAEB6AEF6F73F78787FBF80C0000000C0004991919191D1D1D9D9D9D9D9",
      INIT_32 => X"8383838383CCCB0C1454555414145454549D9D9D26E526E5DDDDDDDD25262626",
      INIT_33 => X"847B7A7A7A4343437A7A7A7A7B7B434342437A7B7A7A3A7A7A43434343434343",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"F4F4F4F4F4F4F4F4F4F3EBEAEBEBEBEBA2A2A262A2A2A2A2A2A2621959191919",
      INIT_41 => X"1A9189D1D91A9190910808C0BFC0D162ABEBEBABEBEBEBEBEBEBEBF4F4F4F4F4",
      INIT_42 => X"ABEBEBEBABAAD9C87FF7F76F6F6E7F4908C009910880C0D1DA1A1A1A62626262",
      INIT_43 => X"ACA3621A1A1A1A6363A3ECF4F4F4F4F4F4F4ECF4F4ABECF4F4F4F4ECF4F4F4F3",
      INIT_44 => X"F8F8B0B8B0B8B8B8F83809C938B7B780C9C8C049919191C0F7F0B777F88049AB",
      INIT_45 => X"A7AFAFAFAFAFAFAFAFAFAF2FF8F8F8014140404138B87030303070B8F80001F8",
      INIT_46 => X"6F6F6F6F676F6F6F6F6F6F6F6FAFAFAFAFAFAFAFAFAFAFAFAF67A7AF676767A7",
      INIT_47 => X"502FAFA7665E5EA6E36121626262626AD9DC1DCB82827979798283D4DD1E2767",
      INIT_48 => X"12FBBBBCBCBCBCBCBC84858585C5C5C74A413838C1C9095191D1195999E1E119",
      INIT_49 => X"DADBDBDBDBDBDBE5F8F8B8B8B0B8B8B8B0B8B0B0B0B8B9C20B5DA5A59DE6E6A6",
      INIT_4A => X"0000000000000000494949494949494949496F706F5292929292929292929292",
      INIT_4B => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6FFFFFFFFFFFFFFFFFFFFFFFFFF0000000000",
      INIT_4C => X"01F8702FA7DE9E9E9F9E6730B9706E6E23646D6D6D6D6D6D6D6D6D6D6D6D6D6D",
      INIT_4D => X"DEDFDEDFDEE7E727276767AFEF3770388952525212C909C94101818141413801",
      INIT_4E => X"F8F0F7F83840F8B0B0F0F878C009520909C9F8666666B0EF26569E5E9E9EDEDE",
      INIT_4F => X"F7F737F7AE3F7838F737C009C08080B8B8787F3FF73F3878783FF7B7B7B7F7F0",
      INIT_50 => X"D1D1D1D9D149B87F7FC000F8C0000000C0C0C0C0C00049484808C008C0C037F7",
      INIT_51 => X"266E377F3F37F7F7F737373F7F80C0C0C000084949494949080849919191D191",
      INIT_52 => X"838383838BCCCC14145454545455559D9DDDDDE526266626E525E5E526262626",
      INIT_53 => X"CB7A7A437A434343437A4342437B7B4343437A7B7A7A7A7A4343434343434343",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"F4F4F4F4F4F4F3F3F3EBEBEBEBEBEBEBA2A2AAA2A2EBEBA2591919D1D119D148",
      INIT_61 => X"9191D1191A1AD990D191084849911A62AAABA2ABABABA2ABABABABEBF4F4F4F4",
      INIT_62 => X"ABF3EBEBAB614847F7F7B7B7F7785191C078804980804991D1D9D991D11AD091",
      INIT_63 => X"A31ADAD1DADADA1A2263ACF4F4F5F4F4ABABABABABABABABABABABA3F4F4F4B3",
      INIT_64 => X"F8B8B0B8B8B0B0B0F0095180408109B878783809DA6362D1C0384081C19162F4",
      INIT_65 => X"AF676FAF67AFAFAFAFAFAFEFB0F8F8B87070B0B07030303030307070B8F8F8F8",
      INIT_66 => X"6F6F6F6F6F6F6F6F6F6FAF676F6FAFAFAFAFAFAFAFAFAF6FAFA7A7AF6F6767AF",
      INIT_67 => X"AEE7A7665D5D1D1D6461192121216262615A261DD48B8B8B8BCBD4DD1E272767",
      INIT_68 => X"1C85B3BBBBBCBCBCBCBCBC848585C5FD8A01383838F838F8F8F838428B1C666E",
      INIT_69 => X"9B92D2D2D2D2DBDAF7F8B8B0F8F8B0707070F901B8B8B881CB1466A6A6A69D5D",
      INIT_6A => X"0000000000000001010909090909090909491C30706F6E6E6E6565A4A49C9B9B",
      INIT_6B => X"6D6DB6B6B6B6B6B6B6B6B6B6B6B6B6FFFFFFFFFFFFFFFFFFFFFFFFFF3F000000",
      INIT_6C => X"814138810167DE2727E6AF7042FF1B24256D24246D6D6D6D6D6D6D6D6D6D6D6D",
      INIT_6D => X"272727E7E7E7DE2727276F3070377038810952525212C9C98981818189C98940",
      INIT_6E => X"F0F0F7F0F83838F0B7B7F8408109090909C981F877A7A7671E9E5E5E9EDE67DE",
      INIT_6F => X"49C0B8B838F73780B8800009C080B87878373F3FF7FF3F787838F7F7B7B7B7B7",
      INIT_70 => X"9191D1D1918908C0BF0000C0C00000C0C0C0C0C0C00000004849499148514949",
      INIT_71 => X"AEF7BFC0C0C0B880B83FF7F73778808080C00008484908C0C0C0089191919191",
      INIT_72 => X"83838383CBCCCC0C1414145454559D9D9DDDE52626266E6E666E656E6E6E6EAE",
      INIT_73 => X"8B7A7A7A7A437A437A7B7B437A7A437B43437B7B7B7A7A7A7A43434343438343",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => dina(8),
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => doutb_array(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => doutb_array(8),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(34),
      ENBWREN => enb_array(34),
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => enb,
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__110\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00020000"
    )
        port map (
      I0 => addra(12),
      I1 => addra(13),
      I2 => addra(14),
      I3 => addra(15),
      I4 => ena,
      O => ena_array(34)
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__110\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00020000"
    )
        port map (
      I0 => addrb(12),
      I1 => addrb(13),
      I2 => addrb(14),
      I3 => addrb(15),
      I4 => enb_0,
      O => enb_array(34)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vga_ram_blk_mem_gen_prim_wrapper_init__parameterized34\ is
  port (
    doutb_array : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    \addra_12__s_port_\ : in STD_LOGIC;
    \addrb_12__s_port_\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vga_ram_blk_mem_gen_prim_wrapper_init__parameterized34\ : entity is "blk_mem_gen_prim_wrapper_init";
end \vga_ram_blk_mem_gen_prim_wrapper_init__parameterized34\;

architecture STRUCTURE of \vga_ram_blk_mem_gen_prim_wrapper_init__parameterized34\ is
  signal \addra_12__s_net_1\ : STD_LOGIC;
  signal \addrb_12__s_net_1\ : STD_LOGIC;
  signal ena_array : STD_LOGIC_VECTOR ( 35 to 35 );
  signal enb_array : STD_LOGIC_VECTOR ( 35 to 35 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "INDEPENDENT";
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
  \addra_12__s_net_1\ <= \addra_12__s_port_\;
  \addrb_12__s_net_1\ <= \addrb_12__s_port_\;
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"FEFFBFFFFFFFFFFFFFF0000000822FD700FFFFFFFDFFFC64078FFFFFFFFFFF81",
      INITP_01 => X"39C7F180001E33C7FFE9EFFFF843FFFFFFFFFFFF07FFE0000FBC0FFFC00077FF",
      INITP_02 => X"000000000000000000000000000000000000000001FFF8007167C1C00013F000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"F07FDFFFFFFFFFFFFFF00000018FFF8700FFFFFFF81E45FC4E0FC01FFFFFFC3F",
      INITP_05 => X"60636180000F1CDFFF0FFC1C06EFFFFFFFFFFFCCE00018001E1807E24000E01F",
      INITP_06 => X"000000000000000000000000000000000000000001FFF80070E7FDF0001FBF00",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"F058DFFFFFFFFFFFFFF00000033FFFFE00FFFEFFF633FBFF1801C01FFFFFF07D",
      INITP_09 => X"E37E01800003FFB98007FC1C001FFFFFFFFFFB40000010000600000020004007",
      INITP_0A => X"000000000000000000000000000000000000000001FFFC0070EFFE7F9F3F0F0C",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"F0032FFFFFFFFFFFFFFC0000157FFFFC00FFFEFFF7FC0FFFF80F000000610039",
      INITP_0D => X"C3081F040000FFC00FE0FC0C037FFFFFFFFFC9C0000008000074000300003807",
      INITP_0E => X"000000000000000000000000000000000000000001FFFF80F83FFFFF9FFFE781",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"F4F4F4F4F3EBAAEBEBEBEBF3EBEBEAEAEAEBEAA2A2A2A25910904848074808C0",
      INIT_01 => X"49480888D9196262199191D11A191AA2A2A2625A625A5A625A19195AABEBF4F4",
      INIT_02 => X"EBEBEBEBAB1948C03F3F78C0C0C0C0783F377878383F0091D11919D1D1629148",
      INIT_03 => X"DADA91919191DADA1A63ABF4F4F4ABABAB63A362626B626262A3A2A3F4F4EBAB",
      INIT_04 => X"B8B8B870B8B8B8B73849920849D91A919149C0911A63A36322C009C00163F4AB",
      INIT_05 => X"AF6F67AF67AF6FAFAFAFAFAF30B870703070F9B83030377070B8B8B0B8F8B8F8",
      INIT_06 => X"6F6FAF6F6FAFAF6FAF6FAF6F6F6FAFAFAFAFAFAFAF6F6F676FAF6F67676F6767",
      INIT_07 => X"AFAF661D14140BCCD4211819192121626299E6665E151D1D1D1D1E6666676F6F",
      INIT_08 => X"144FF3B3B3B3BBBBBBBCBCBCBC8485BC40023838F8383838383838014A549DA6",
      INIT_09 => X"B7B7B7F737372E6DB71241382B61E2A2632C3535B676373802545D5E5D151413",
      INIT_0A => X"07074787C707074747878F8FCFCFCFCF8F8F486F3030307070797879787870B0",
      INIT_0B => X"6D6D6DB6B6B6B6B6B6B6B6B6B6B6B6B6B6B6FFFFFFFFFFFFFFFFFFFFB8B8BFC0",
      INIT_0C => X"81C981C9C9B070B0F842AE52DBDB242424246D246D6D6D6D6D6D6D6D6D6D6D6D",
      INIT_0D => X"27AFAF67272727272767AFB039F8B83881C9C909818141413901414181C9C981",
      INIT_0E => X"F0B7B0B7B7B7B0B7B7B0F83840C1C9095249C181F82FAFAFEF275E5E9E1EE867",
      INIT_0F => X"91007F3737AFAF3F80C0000809C0808078383838F7F7F73F38F7FFF8B7B7B7F7",
      INIT_10 => X"494991D191914808084900C00000C0C0C0C0C0C0000000004849494949519191",
      INIT_11 => X"F737BFC0484800C000B878F7F73F7F7F80C000080808088080B8004851494849",
      INIT_12 => X"838B8B8CCCCCCC0C1414145554555D9D9DDDDDE5E5266E6EAEAFAEF7B76E6EAE",
      INIT_13 => X"837B7B7B7B7B7A7A7A7A7B7B7B7A7A3B7B437B7B7B7A7A4343437A4343434383",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"EBABEBEBEBEBEAEBEBEBF3EBEBA2A2A2A2A2A2595919D0884F07C7C7BF877F7F",
      INIT_21 => X"088700D2191919D9D10891D1191A6262A362D9D9D1D1D1D991919119A2ABEBEB",
      INIT_22 => X"ABEBEBA21A910848490909C078B880F7FF38F7F7FF80DA1A1AA3625A62629049",
      INIT_23 => X"91915151519199D91A63ABABABABABA3626263AB6262626262A3A2ABECEBEBEB",
      INIT_24 => X"B8B8B8B8B0B8B800C992D1D21A63A362626363ABABECEBAB22004900DAACAB1A",
      INIT_25 => X"6FAFAFAF67AFAFAFAFA7AFEF3030303030B0F93030307070B8F8B8B8B8B8B8B8",
      INIT_26 => X"AFAFAFAFAFAFAFAFAFAFAFAF6FAFAFAFAFAF6F6F6767676767AFAF6F67676F67",
      INIT_27 => X"A7A75E14CBC2C2C282DAA161616161616158DB6867676767676667676F6FAFAF",
      INIT_28 => X"82C1BCB3B3B3B3BBBBBBBCBCBCBCBCFCBD0A01F8F8F8F8F8F8F8F839014B549E",
      INIT_29 => X"B8B9B90B94DDDD64DB9209CA47A0A0A06060602020E1E1A1616A2CF4B57641C2",
      INIT_2A => X"4D8DCD0D4D5555959595959595959555965655A3F030655B6565666EAFB0B0B0",
      INIT_2B => X"6D6D6D6D6DB6B6B6B6B6B6B6B6B6B6B6B6B6FFFFBFBFBFBFBFFF3FBE7EC685C5",
      INIT_2C => X"0909095292C9811381776DDB242424242424242424246D6D6D6D6D6D6D6D6D6D",
      INIT_2D => X"A7EFE8EFE8A767AF2F3030B039818141418141817838F8F8F8B8F84081C90A11",
      INIT_2E => X"F7B7B7B7B76F6F2F6F77B0F0383881C9095109898138B0B03966962767A7EFEF",
      INIT_2F => X"49C037B7AF6E266EF680C0094909C038F73778B76EB7B7373FF7F7F8F8B7F7F0",
      INIT_30 => X"0800484849080008494900C0C0C0C0C0C000C0C0C0C0C0C00848490800084849",
      INIT_31 => X"F737BFC008495148F8B837F7F73F7F7FB880C0C0C0C009C0B87FC0C008080808",
      INIT_32 => X"838B8C8CCCCCCC14141414545455559D9D9DDDDDDD266EAEAEB7F7F7F7B7AFAF",
      INIT_33 => X"837A7B7B7B7B7B3A3A3A7B7B7B7B7B7B7B7B7B3A7B3A7A7A4343434343434383",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"191962595AA2A2A262A2EAA21911599959191911D048074808BF7F7F7F37F738",
      INIT_41 => X"4848DA1A1A908891500008484989DA221A1A91499191D9915191D11A1A196262",
      INIT_42 => X"ABABAB5990C08009490980800009C03F3F807880B8D1A2A3195AA36262AB6219",
      INIT_43 => X"494949495191DADA1A63ABABABABA3A36363ABAB62AB62D91A6262A2ABEBEBEB",
      INIT_44 => X"B8B8B8B8B077008109D162ABABABABABACF4F5F4F4F4EBAB221A22ABF4AB2291",
      INIT_45 => X"AFAF6F6F67AFAFAFAFAFEFE83030303070703030303070707078B8B8B8B8B8B8",
      INIT_46 => X"AFA8A8A8A8A8A8A8A8A8AFAFAF6FAFAF6F676F67676F6767676F6767676F6F6F",
      INIT_47 => X"A6A75E14CB82B9B9B94192125A2363E22A6259EFA8AFAFAFAFAFAF6FA8A8A8A8",
      INIT_48 => X"B9B9FDB2B37373B3B3BBB3BBBBBCBCBC73C0C2F8F8F8F8F8F8F8F8F8F902135D",
      INIT_49 => X"9B9CA4EDF678810952529B9B92736060606060616161A9A96969A96161A0EBB9",
      INIT_4A => X"D5D5D5D59595959595969596969696969696965730306549494989919292929B",
      INIT_4B => X"6D6D6D6D6D6DB6B6B6B6B6B6B6B6B6B6B6B6B677B67E3EC585450D8DD5D5D5D5",
      INIT_4C => X"5292525292925BE40092DB2424242424242424242424246D6D6D6D6D6D6D6D6D",
      INIT_4D => X"AF2F7070F8F8F8B0F8B8B0B8F8380139014140410038B0B070B0B83881C91252",
      INIT_4E => X"F0B7B7B0B0B76F2F2F6F6FB0F0F8384081818181C98181814170A7EFEF3028EF",
      INIT_4F => X"C0803FF76E26E6DD2E7F8080C08078AF2EB7F7B72E6EF73738F8F7F8F8F7F0F0",
      INIT_50 => X"C00000C0C0BFC0C00009C0BF7FBFB8C000080000C0C0C0C000000808C0C00800",
      INIT_51 => X"F77FBF8000084848C08078F7373F787F7FB880C0C0C0C00909783F78B880C0C0",
      INIT_52 => X"8B8B8CCCCCCCCC14141414145D5D5D9D9DDDDE9D9DDD26666E6EAEB7B7AEB7F7",
      INIT_53 => X"837B7B7B3A7B433A7B7B7B3A7B7B7A3A7B7B3A7A7B3A43434343434343438383",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"4949D9D14890D1D0D01119D08888D111D0D0D0D0484891D1D107BF3F37F7F73F",
      INIT_61 => X"625A626219D9D19108080900C080C0C04991510809490909084991D148084991",
      INIT_62 => X"EBAB6219487F80C0C07840C9C0C0919091D991D962EBEBEBA2A3ABABA2EBF4EB",
      INIT_63 => X"090909499191DADA6263A3ABABA362A3A3ABAB62626219DA1A626262A3EBEBEB",
      INIT_64 => X"B8B8F88952C909C05162ABABABABF4F4F4F4F4F5F4F4ABABAB62ABF4F4639149",
      INIT_65 => X"AFAFAF6FAFAFAFE8EFE8EFE8F0E82F307030303030307070707078B8B8B8B8B8",
      INIT_66 => X"A8A8A8A8F0A8A8A8A8A8A8A8AF6FAF6F6F6F67676F67676F676F676F6FAFAF6F",
      INIT_67 => X"A6A6661DCBC2B9B8B0707079B9C20B9D26AF2E2FA8A8A8A8AFAFA8AFAFAFAFA8",
      INIT_68 => X"F8B87FF3B2B2B373B3B3B3B3BBBBBBBCBBFE0A3939F9F8F8F8F8F8F8F8020B5D",
      INIT_69 => X"919292929292929292246C64E48FA06060606060606060616169696969A9E178",
      INIT_6A => X"95959595959595959595959595959696969696556D3170524949494992929291",
      INIT_6B => X"6D6D6D6D6D6D6DB6B6B6B6B6B6B6B6B6B6B63E45444C8D151515D5D5D5D59595",
      INIT_6C => X"92925292E3DAFF1CD22424242424242424242424242424246D6D246D6D6D6D6D",
      INIT_6D => X"30B0B0F800818181410038F8F8F8F8F8380038380138F8B070B0B0F840C90952",
      INIT_6E => X"B7B7B0F8F0B0B06F2F6F7777B0B0F0F838383838404141404101F8F870707030",
      INIT_6F => X"7F37AF6E2E26E6E62EF7F7F737F7B76EB7AEB67838387837F8B7B7B7F038F7F7",
      INIT_70 => X"C00800B87F373778BFBFBF7F7F7FBFBFC0C0C00000C0C0C0C0000848080000C0",
      INIT_71 => X"37377F80C008084808008037383878B8787F807878C0C0C0C0C08080C0BFB8BF",
      INIT_72 => X"838C8C8CCCCCCC1414141415555D555D9D9D9D9D9D9E9D9DE626266EAFAFF6F7",
      INIT_73 => X"837B7B7B3A3B033A3A7B7B7A7A7B7A7A7B7B437A437A7A434343434343838383",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => dina(8),
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => doutb_array(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => doutb_array(8),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(35),
      ENBWREN => enb_array(35),
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => enb,
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00020000"
    )
        port map (
      I0 => addra(12),
      I1 => addra(13),
      I2 => addra(14),
      I3 => addra(15),
      I4 => \addra_12__s_net_1\,
      O => ena_array(35)
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00020000"
    )
        port map (
      I0 => addrb(12),
      I1 => addrb(13),
      I2 => addrb(14),
      I3 => addrb(15),
      I4 => \addrb_12__s_net_1\,
      O => enb_array(35)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vga_ram_blk_mem_gen_prim_wrapper_init__parameterized35\ is
  port (
    doutb_array : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC;
    enb_0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vga_ram_blk_mem_gen_prim_wrapper_init__parameterized35\ : entity is "blk_mem_gen_prim_wrapper_init";
end \vga_ram_blk_mem_gen_prim_wrapper_init__parameterized35\;

architecture STRUCTURE of \vga_ram_blk_mem_gen_prim_wrapper_init__parameterized35\ is
  signal ena_array : STD_LOGIC_VECTOR ( 36 to 36 );
  signal enb_array : STD_LOGIC_VECTOR ( 36 to 36 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "INDEPENDENT";
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"F803FFE01FFFFFFFFFFC000060FFFFF803FFE00FCF83FFFFFC0BFFCFFC1C0788",
      INITP_01 => X"8700EC0000001FF03FF0E00E087FFFFFFFFFEC0000000000001C0000A0003807",
      INITP_02 => X"000000000000000000000000000000000000000001FFFFE03C1FFFFFF8FFF9FF",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"FC01FFF01FFFFFFFFFFC0001EBFFFFF007FFC3A00397FFFFFFC87CCEE7FFBFF8",
      INITP_05 => X"C71862000000033C7FF8E01FE81FFFFFFFFFE8000000000000200001C0001FFF",
      INITP_06 => X"000000000000000000000000000000000000000001FFFFF80E1FFFFFD87FFFDF",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0E01FFF00FFFFFFFFFFE0001E7FFFFE00FFF8FFFF87FFFFFFFB834DC00017FF0",
      INITP_09 => X"E31E1800000000007F00601FC00FFFFFFFFFE40000000000001400001F003E7C",
      INITP_0A => X"000000000000000000000000000000000000000001FFFFFF833FCFF8047FFFCF",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0F01FFF007FFFFFFFFFFC000EFFFFFE0FFF21908707FFFFFFFA005FC0003FFFB",
      INITP_0D => X"E1077C0000004000700000014000FFFFF1FFF70000000400000E0000803C6F00",
      INITP_0E => X"0000000000000000000000000000000000000000007FFFFFC3FE00FE07FFFFFF",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"80C0C087BFC00808484848C7FFC00007080788D1D062ABA262D948077FF7B7F7",
      INIT_01 => X"195A6259191A9190D9D148087FF8383F788080807878C08080804951C8808080",
      INIT_02 => X"621AD991C078C0C93FB7F8F8F749ABABEBEBABEBF4F4F4F4F4F4EBEBABEBEBAB",
      INIT_03 => X"4949495192DA1A1A62A3ABA3636262ABABAB1AD1DADAD9D1DAD9D1D91A5A6262",
      INIT_04 => X"F901410992DADADA22ABACABABABF4F4ECECECECECABECF4ABACF4F46BDA5109",
      INIT_05 => X"AFAFAFAFAFAFAFAFE8E8EFEFF0F037303030303030303070707070707078B8B8",
      INIT_06 => X"5B5C25F0F0E8A8A8A8A8B0A8A8A8AF6F676FAF6F6767676767676F676F6FAF67",
      INIT_07 => X"A6A6A75E14CBB9B8B0B0B0B0B8B902145EAFA8F0A8F0A8A8A8A8A8258952535B",
      INIT_08 => X"01F8383CAA7272B2B2B3B3B3B3B3B3BBBB338A0B02C1C1C1C2F9F9C1C1020B5D",
      INIT_09 => X"9292929292929292929292762D63695F606060606060606061616169696960B5",
      INIT_0A => X"D5D5959595959595959595959595959596969695D93979654849494949494992",
      INIT_0B => X"6D6D6D6D6D6D6D6D6D6D6DB6B6B6B6B6B6B6F65E5515D5D5D5D5D5D5D5D5D5D5",
      INIT_0C => X"520A129BBF4892DBDB242424242424242424242424242424246D6D246D6D6D6D",
      INIT_0D => X"F8F939383841818181814141F8B8B8F8380138F8F8F8F8F8F8F8F8F80081C911",
      INIT_0E => X"B7B7B7B0F8F8B0B777777777776F77B0B0F8F8383838404138383938F9F8B0B0",
      INIT_0F => X"B8F76E2E26E6E6E6266E6E2E2E2E26AE408038F73837F7B7B7B76FB7B7B7B7B7",
      INIT_10 => X"78B8B87837AEAEF7377F7F37377FBF87C0C0C0C0C0000080B880B8C0C0C0C0C0",
      INIT_11 => X"F7EF377FB8C0085191510878383F78787F8040387F80C0C0C0C0C0C080787F7F",
      INIT_12 => X"8B8C8B8CCCCCCC14141415555554555D5D9D9D5D9D9E9D9DA6E6E62666AFF7F7",
      INIT_13 => X"837B7A3A7B3A3A3A7B7B7B7A7B7B7A7A7B7B7A3A7A7A43434343434343838B8B",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"387838FFF73F7F7F7F7F7F3F3F7F7F7FFF401AABEBF3EBEBEBABA259C76E6EF7",
      INIT_21 => X"A262A25A5A191962AB6191003FF7F7F0F738784138780908C0C84909784078FF",
      INIT_22 => X"914848490908C07F3FF7F7374963ABF4F3F4F4F4F5F5F5F5F4F4F4EBEBEBABAB",
      INIT_23 => X"51519191DA1A1A2263A3A3625A62ABABAB62D9915109C180C909C90909080949",
      INIT_24 => X"4141C909C8DA6262ABACACACABABABABA363ABABABABECF4F4F4F4ABDA910951",
      INIT_25 => X"6FAFAFAFAFAFAFAFA8EFE8E8E8EF30303030303030303030303030303070B801",
      INIT_26 => X"929192F0F0F0F0F0E8A8A8A8A8A8AFAF6F6F6F6F6F6F676767676767676F6767",
      INIT_27 => X"67A8A8675D0BC2B8B0B0B0B0B0F8C10B5DA6EFF0F0F0F0F0E8F0F0EF52898991",
      INIT_28 => X"3839B9FEF2AAB2B2B2B2B2B2B3B3B3B3B3B28754540B0B4A4102020A0B0B145E",
      INIT_29 => X"499292929292929292922DA5E4ED3D9F5860606060606060606060616169A9A1",
      INIT_2A => X"D5D5D5D5D595959595959595959595959595969615F779704949494949494949",
      INIT_2B => X"6D6D6D6D6D656D6D6D6D6D6DB6B6B6B6B6B6360F5DD5D5D5D5D5D5D5D5D5D5D5",
      INIT_2C => X"C9CAD2092492DBDBDBDBDB24242424242424242424242424242424246D6D6D6D",
      INIT_2D => X"F8380138383841414139384139F8F8F8390139B8B0F8F8F8F8F8F801004181C9",
      INIT_2E => X"B76F77B7F8F8F0B0B07777776F7770707070B0F8F8F83839F8F839393938F8F8",
      INIT_2F => X"C038AF2E2EE6E6E62E2E26E6E62627AFF7C1406E6E26E6262E6F2E6F2F2F6F77",
      INIT_30 => X"3737F73F37AE266EF7373737377FBF87C0C0C0C0BFC0C0C0807FF63F7FB8B8C0",
      INIT_31 => X"AFAEF7F73F7F87485191098078383F78787F3F7878787F808080B880783F3737",
      INIT_32 => X"8B8B8B8CCCCCCC14141415555555555D5D5D5D9D9D9D9D9E9D9D9D9DE6262626",
      INIT_33 => X"847A7A3A3A3A3A7B7B7B7B7B7B7A7A7A3A3A7B3A7B437B7A4343434243838383",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"B7B7B7B7B7B7F7F7B7B7B7B7B7AEAE7F88A2EBEBEBEBEBEBEBEBA2104FF6F649",
      INIT_41 => X"ABAAA2595A5962EBEBD1877F40B7B0B7B7F87838FF800951C8C909803F38B7B7",
      INIT_42 => X"40808080C04849080978C062ABF4F4F4F4FCFCF4F4F4F4F4F4F4F4F3EBEBEBEB",
      INIT_43 => X"92DADADA1A6262626263A3631A62636319D15109804038384038387840383840",
      INIT_44 => X"0081C909512263ABABABABABABAB626262222263ABABACF4F4EC6BDA91514951",
      INIT_45 => X"6FAFAFAFAFAFAFA8A8AFE8E8E8E8E8303030303030303030303030303070B939",
      INIT_46 => X"92929126F0F0E8A8A8A8A8A8A8A8AFAFAF6F6F6F6F676F67676767676F67676F",
      INIT_47 => X"899252139C140AF9F8B8B8B0B8F8F90A54A6EFEFE8F0F0E8E8F0E8F01C894992",
      INIT_48 => X"35F9F8783E46BEC53D457DBDBCBCBCBBBBF3F4DD9D9D5D133CF4B4B4753DFEC7",
      INIT_49 => X"4949494989929292929292891BDCC9A05F585858606060606060606060616160",
      INIT_4A => X"D5D5D5D5D5D5D5959595959595959595959595958D6342825C40494949494949",
      INIT_4B => X"6D65656D7D9EFF866D6D6D6D6D6DB6B6B6B6763EDE15D5D5D5D5D5D5D5D5D5D5",
      INIT_4C => X"8A009B9292DBDBDBDBDBDBDB24242424242424242424242424242424246D2C6D",
      INIT_4D => X"B038410138013801F8B0B8F8F8F8F8B8F83839F8B0B070B0B8F8F83901380041",
      INIT_4E => X"77B7B7B7F0F8F8F8B07070776F6F70702F2F2FB0B0B0F8F0B0B0F8F8F8F8F8B8",
      INIT_4F => X"C08078AF6E26E6E6262626E6E69D9E26AFF726E6E62E26262F2F2F6F2F2F2F2F",
      INIT_50 => X"F7B7AEF7F737AE6EAE373F377F7FBF80808080B8BF808080BF7FF6EE7F7F7F80",
      INIT_51 => X"E626AEAFF7F67FC0000880787838373F3F37F7F7383F373778807F3F3FF7EFF7",
      INIT_52 => X"8B8C8C8CCCCCD41414145455555D555555555D5D9D9D9D9D9D9D9E9DE6E69D9D",
      INIT_53 => X"833A7B3A3A3A3A3A7B7B7B7A7A7A7A3A7A7A7A7B434343434343434343838B83",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"6F6F7777776F6F6F2E2E6F2F2EF7BF5AEBEBA2A2A2A2A2A2EBEBEBA2598811EB",
      INIT_61 => X"EBABEBABAB62A2ABA2917FB7B7B7B7B7B7B7F7F7FFC949803F3878808038776F",
      INIT_62 => X"F87838404991515149C01AF4F4F4F4F4F4F4F4ABA2ABEBF4F4F4ECF3F4F4F4F4",
      INIT_63 => X"1A2262626262621A1A62621ADADA1AD9DA9108C100F8F838F8B8B7F838F8F0F8",
      INIT_64 => X"C9C9C9521A6363A3ABABA36363222222221A1A626363ABAB63621A91494991DA",
      INIT_65 => X"6FAFAFAFAFAFA8AFA8E8EFE8F0F0E8F0F0F0303030303030303030303070B0F8",
      INIT_66 => X"9249895B30F0F0F0F0E8A8A8A8AFAFAFAF6F6FAF6F676F6767676F6F6F676FAF",
      INIT_67 => X"BCBCBCBB465D1302F9F9F9F8F8F8F90254A6EFEFF0F0F0E8F0EFEFF026494949",
      INIT_68 => X"22B9F8B8B8B8B8B8B8F83838B8C10992DB5B5125AFA6A66610FBBCBCFCBCBCBC",
      INIT_69 => X"4949494949898992929289ED8A4202339F5F5F5F6060586060606060606061A0",
      INIT_6A => X"D5D5D5D5D5D5D5D595959595959595959595959595D6F982B749494949494949",
      INIT_6B => X"247596F7102121F7656D6D6D6D6D6D6DB6B6B62ED75D1515D5D5D5D5D5D5D5D5",
      INIT_6C => X"65F889DBDBDBDBDBDBDBDBDBDBDBDBDB24242424242424242424242424242424",
      INIT_6D => X"F8010138F8B8B0B8B0707070B0B07070B0B0B0B07070703070B0B0F8F8F8F801",
      INIT_6E => X"77777777B7F0F0B0B0707070702F302F2FEF2F2F2F3070707070B0B0F8F8F8F8",
      INIT_6F => X"80807FF7F76F26E62E6F6E6F6E9E9EE66FE65D5D5EE66F6F272F2F2F2F2F2F2F",
      INIT_70 => X"F7B6AEF7F6377F37377F7FBFBFBFBFBFBFBFBF7FB8807F78B8B8B87F7F7F7F80",
      INIT_71 => X"9DDE2E6E6E6E78787837373F3F7837F7F7F7AEB7F7F7F7F73F783F37373F37F7",
      INIT_72 => X"43848C8BCCCCD4CCCC14145555555514555515555D5D9D9D9D9DA6E6E6A69D9D",
      INIT_73 => X"837B7A3A3A7B3A3A3A7B3A3A7A7A7A3A3A7A3A437B7B42424343434343438383",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => dina(8),
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => doutb_array(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => doutb_array(8),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(36),
      ENBWREN => enb_array(36),
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => enb,
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__111\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00020000"
    )
        port map (
      I0 => addra(13),
      I1 => addra(12),
      I2 => addra(14),
      I3 => addra(15),
      I4 => ena,
      O => ena_array(36)
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__111\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00020000"
    )
        port map (
      I0 => addrb(13),
      I1 => addrb(12),
      I2 => addrb(14),
      I3 => addrb(15),
      I4 => enb_0,
      O => enb_array(36)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vga_ram_blk_mem_gen_prim_wrapper_init__parameterized36\ is
  port (
    doutb_array : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    \addra_12__s_port_\ : in STD_LOGIC;
    \addrb_12__s_port_\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vga_ram_blk_mem_gen_prim_wrapper_init__parameterized36\ : entity is "blk_mem_gen_prim_wrapper_init";
end \vga_ram_blk_mem_gen_prim_wrapper_init__parameterized36\;

architecture STRUCTURE of \vga_ram_blk_mem_gen_prim_wrapper_init__parameterized36\ is
  signal \addra_12__s_net_1\ : STD_LOGIC;
  signal \addrb_12__s_net_1\ : STD_LOGIC;
  signal ena_array : STD_LOGIC_VECTOR ( 37 to 37 );
  signal enb_array : STD_LOGIC_VECTOR ( 37 to 37 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "INDEPENDENT";
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
  \addra_12__s_net_1\ <= \addra_12__s_port_\;
  \addrb_12__s_net_1\ <= \addrb_12__s_port_\;
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"07F1F3F803FFFFFFFFFFFFE08FFC3F00FDC030007DBFFFFFFFC008F80057FFFF",
      INITP_01 => X"F8127CFD8002FF400040010180007FFF80FFF7C000000000000C00004000FF00",
      INITP_02 => X"0000000000000000000000000000000000000000003FFFFFC20001FE07FFFFFF",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"07FFE3FF03FFFFFFFFFFFFE0F1FC24000083E000777FC7FFFFFFFFC783F3FFFF",
      INITP_05 => X"FFF83E7FC3FFFFF8EFFFFFF800003FFE00FFFFF800000280000500000000FF80",
      INITP_06 => X"00000000000000000000000000000000000000000007FFFFC000007EEFFFFFFF",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"03FFE3FFF0FFFFFFFFFFFFF0F83020003C0F3C60077F83FFFFFFFFF9E317FFFF",
      INITP_09 => X"FFF827DFFFFFFFFFFFFFFFFC00000FF800FFFFFE000001000000800042007FC0",
      INITP_0A => X"000000000000000000000000000000000000000000003FFFC00000387F1FFBFF",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"01FFEFF1F3FFFFFFFFFFFFF01C00003E36FC4C780EFF01FFFFFFFFFCE73FFFFF",
      INITP_0D => X"FFF301FFFFFFFFFFFFFFBFF8000004C0007FFDFF800000000000800003E0BFC0",
      INITP_0E => X"0000000000000000000000000000000000000000000003FFFE7FFC007E33FFD7",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"2F2F77776F2F2F2F2FE62EE62E371AEBEBAA6261A26259A2A2EBEBA2A2A2F3F4",
      INIT_01 => X"F3F4F4F4F3F3EBABAA22990808DADA9151090851C048D94887BF7F7F7F6F2F2F",
      INIT_02 => X"F8408080C1C109C0C0DAABF4F4F4F4F4EBAB621A1A62ABEBEBEBEBEBF4F4F4EB",
      INIT_03 => X"1A626363621AD9191A22D191919109495108C040F8F8F8B8B07777B0B077B0B0",
      INIT_04 => X"C91109922363636262626263221ADADADADA1A2263636222D9D99151494991DA",
      INIT_05 => X"6FAFAFAFAFAFA8A8A8E8E8E8E8F0F0E8F0F0F0F0F0F0F0F0F0F0E8303070B8F8",
      INIT_06 => X"898989892E31F0F0F0B0A8A8A8AFAFAF6F6F6F6F6F676767676F6F6F6F6F6F6F",
      INIT_07 => X"8585C5C57CDC5D130A020202C1C1C20A54A5EFEF3030F0EFEFEFE6E7EF538949",
      INIT_08 => X"187778B0F8F8B8B0B8B0707070B982D45EAFA8EFEFEFAF6FA4FCBBBCBCBCBC84",
      INIT_09 => X"4949494949494949899292923841C1BEA75F5F5F5F5F5F5F6060606060606060",
      INIT_0A => X"D5D5D5D5D5D5D5D5D5D5D5959595959595959595958D2C82C152404949494949",
      INIT_0B => X"AF102121216121107D6D6D6D6D6D6D6DB6B6B66EBE1E15151515D5D5D5D5D5D5",
      INIT_0C => X"2492DBDBDBDBDBDBDBDBDBDBDBDBDBDBDB2424242424242424242424241C2445",
      INIT_0D => X"7070B8F9B0302F2828EF2F2F2F30303030282F30303028E83030707070B8C14A",
      INIT_0E => X"EF2F2F2F2F77707077372F282F2FEF2FEFEFEFE7EFEFEFE828E8303070B8F8B8",
      INIT_0F => X"B880803F37F7F7AFAFF7F737B72FE66E2EE65D5D1E5D266FE6E6E7EFEFEF2FEF",
      INIT_10 => X"F7F7F7B6EE377F7F7F7FB8C0C0807F777FBFBF7F7F7F787F787F78B8787F7F7F",
      INIT_11 => X"A69E262626AF37F7F7F7F7F7F7F7F7F7F7AF6E6E6FAFF7373778787F807F37F7",
      INIT_12 => X"438C8B8C8C8CCCCCD4CC151414155D15151515155D55555D9D9D9DA69DE6A59D",
      INIT_13 => X"837A7B7B7B7B3A3A3A3A3A3A7A7A7A7B7B3A7B43437A7A434343434343434343",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"EE2F2F2F2F2EE6E6E6E6E6E6AE89F3EBA2A26262A2A262A2A2EBEBEBEBF4F4F4",
      INIT_21 => X"EBEBEBF4F3F3EBEBEBABEBF4ABAB62ABECF4F3ABABABF3F4AB22D991513FE6E6",
      INIT_22 => X"F0387838FF3880C0091AEBF3EBEBEBAB62199191D11A63A3ABABABEBF4F4EBEB",
      INIT_23 => X"D9D9DADAD19191DA1A9191919109C980804000FFF8F8707070373770707770B8",
      INIT_24 => X"41C9C9C152DADA221A226362221ADA9292DA1ADADA1ADA919151494951919291",
      INIT_25 => X"676F67AFAFAFAFAFAFAFA8E8E8E8F0E8F0F0F0F0F0F0E8F0F0F0E830303070B8",
      INIT_26 => X"1C1C1D5C2E30F0F0F0F0A8A8A8A8AFAFAF6F6F676F6F6F6F6F6F6F6F6F6F6F6F",
      INIT_27 => X"BCBCBC85BC08669D545454530B0B0B535CA6EF373030F0EFA69D5D9D5D9CD4DC",
      INIT_28 => X"A0A379B0B0B0B0B0B870B07070B8B9CB54A6EFAFAFAFA7AFA70EB3BBBCBCBCBC",
      INIT_29 => X"494141494141494949498989ED39F978695E5F5F5F5F5F5F5F58586060606060",
      INIT_2A => X"D5D5D5D5D5D5D5D5D5D5D5D59595D59595959595959558C101AE004949494949",
      INIT_2B => X"2121212121192121A7656D6D6D6D6D6D6D6D6D76769755151515151515D5D5D5",
      INIT_2C => X"92DBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDB24242424242424241C1C2C96C019",
      INIT_2D => X"EFAFEF30EFEFEFAFAFE8E8E8AFAFAFEFEFEFEFEFEFEFE8AFAFEFE8EFE831F792",
      INIT_2E => X"E7EF2F2F2F2FEFEFEFEFEFEFEFEFEFEFEFEFA7A76767A7A7A7AFE8E8EF283037",
      INIT_2F => X"78B8B8B87F373737377878783F6F266F6F2E9E5E5D5DE62F2FE7E6E6E6E6A6A6",
      INIT_30 => X"377F37F7377FBF808787C0C0C0C07F377FB8B87F7F3F7F787F3F3F787F37787F",
      INIT_31 => X"E6E62E6EAEAEAFAEAFAE6F6E6E6E6E6E6F6F6E6F6E6FF7F7F737B87F787F37F7",
      INIT_32 => X"834B8B8C8C8C8CCCCCCCD4D4D414141415151515151515155D5D5D9D9DA6A5E6",
      INIT_33 => X"833A7B7B7A3A3A3A3A3A3A7A7A7B7A7B7B7B3B3B7B7B7A434343434343434343",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"EFE6EE2F2F2FE69D6EB6F7BF89EBEBEBEAAAA2AAAAAAA2A2ABEBEBF4F4F4F4FC",
      INIT_41 => X"A3A262A2EBEBEBF4F4F4F4EBABAB6263ABABABEBF4ABABABABF4F4621AD9B6A6",
      INIT_42 => X"B7F8F8F8FF3878C14963EBA362AB6A621991515191D91A626262ABEBEBF4EBEB",
      INIT_43 => X"5109C9C0C0C149DA91490909C1404038F8F840414038B77030EFEF2F37377777",
      INIT_44 => X"01383841C949919191DA221ADADADADA9ADA1ADA929291490949090909515191",
      INIT_45 => X"AFAFAFAFAFAFAFAFAFAFA8A8A8E8E8E8F0E8F0E8F0E8E8E8F0F0F0F03030B8F9",
      INIT_46 => X"5DA6EFF030303030F0B0B0B0A8A8AFAFAFAFAF6F6F6F6F67676F6F6F6F676F6F",
      INIT_47 => X"BCBCBCBCFC3CE6AFA69D9D9D5D5D5D5D9DA6EF303030EFEF9D54130B0B0B1454",
      INIT_48 => X"60D8F77070B036F7B7B0707070797983D466AFAFAFA666666612F3B3B3BBBBBB",
      INIT_49 => X"0000000000000040414949499BF8F8B8349F5F5F5F5F5F5F5F5F5F5860606060",
      INIT_4A => X"D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D59595959595954DB6C1F8490040004000",
      INIT_4B => X"2119196121212121C86D6D6D6D6D6D6D6D6D6D6D2D875E1515151515151515D5",
      INIT_4C => X"DBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDB242424241C1C349EC8212121",
      INIT_4D => X"676767AFAFAFAFAFA7A7AFAF676767676767AF67676767676767676FA8D48992",
      INIT_4E => X"A6A7A6E7E7EFA7A7A7A7A7A7A7EFA7A7A7A7A76727272767276767AFAFAFAF6F",
      INIT_4F => X"7F7F808080787878787F3F3F376E2E266E2EE62F26E6E7E6EFEF2FEFE6A6A6A6",
      INIT_50 => X"F77F7F7FBF80C0C0080000C0C0C07F37BFC0C0BF3FF7373F37373F3F37377878",
      INIT_51 => X"E6E6266EAF6E6EAF6E6E2626262E2626262E2E2E2626AFAFB7F73F3737F7F7F7",
      INIT_52 => X"4343438B8C8C8CCC8C8C8C8CD4D4D4D4D4D5151515151515155D5D5D5D5D9DE6",
      INIT_53 => X"837B7B7B7B3A3A7B3A7B3A7B7B7B7B7B3A7A437B7B4343434343434343434343",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"A6E6EF6FF7787F8748481AA2EBEBEAEBF3F3AAAAABABABABABEBF4F4F4F4F4F4",
      INIT_61 => X"1A195AA3EBECF4F4F4EBABABF4EBEBABABABABAB63A3ABA3ABABABAB621ADAB6",
      INIT_62 => X"77B8B0F0387880091AABA3626262621AD99191919191D9191A62A3ABEBEB6219",
      INIT_63 => X"51094038F838C109C8C981814000B7B0F8400909C940F8702FEFEFEFEF373770",
      INIT_64 => X"B8B8B80081C95251919A92929A91491192DADA9A925151090909818080408009",
      INIT_65 => X"6FAFAFA8A8A8AFA8AFAFA8A8E8E8E8E8E8F0F0F0F0F0E8E8F0F0E8F030307070",
      INIT_66 => X"549DA6EF3030F0F0F0F0F0A8A8A8A8AFAF6F6F6F6F6F6F6F6F6F6F6F676F6F6F",
      INIT_67 => X"BBBCBCBCBCB392A8EFEFAFAFA79D9CA5A6EFF030F0F0F0EF9D540A02C2C1C20B",
      INIT_68 => X"605F2D3970F8EAD8986121E1A263242DFF01D3D3945D14141494BDB3B3B3B3BB",
      INIT_69 => X"0000383F3F3F38380000494949AEB8707FA05E5F5F5F5F5F5F5F5F5F5F5F5858",
      INIT_6A => X"15D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D59595CCD981C19C0000000000",
      INIT_6B => X"21192119612121211996656D6D6D6D6D6D6D6D6D6DB69F551515151515151515",
      INIT_6C => X"92DBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDB23DBDB2CA7102121212121",
      INIT_6D => X"2727272767676767676767272726272727DF2727272727272727202781899292",
      INIT_6E => X"66666666A7A6A7A7A766A7A7A7A6A7A7A7676767272727272727676767672727",
      INIT_6F => X"373F3F3F80B878C078373737F76EE6E66E6E6FB7AF6F2FE6E6E6E6A6A6A6A666",
      INIT_70 => X"F77FBFBF8080C0004848C0C00000807FC0C0C0BF7F3737373737F737F7373737",
      INIT_71 => X"9D9D9DE5E6E6E62626E6A6E6E6E6E6A6E6E6E6E6E6E6262EAEF7F7AEB7AF6EAE",
      INIT_72 => X"43438C8C8C8C8C8C8C8C8C8C8CCCD4D4D4D5D4D4D4D515151515155D5D555D9D",
      INIT_73 => X"837B7B7B7B3A3A7B3A3A3A7B7B7B3A437B7A4343434343434343434343434343",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => dina(8),
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => doutb_array(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => doutb_array(8),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(37),
      ENBWREN => enb_array(37),
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => enb,
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__17\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00020000"
    )
        port map (
      I0 => addra(13),
      I1 => addra(12),
      I2 => addra(14),
      I3 => addra(15),
      I4 => \addra_12__s_net_1\,
      O => ena_array(37)
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__17\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00020000"
    )
        port map (
      I0 => addrb(13),
      I1 => addrb(12),
      I2 => addrb(14),
      I3 => addrb(15),
      I4 => \addrb_12__s_net_1\,
      O => enb_array(37)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vga_ram_blk_mem_gen_prim_wrapper_init__parameterized37\ is
  port (
    doutb_array : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC;
    enb_0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vga_ram_blk_mem_gen_prim_wrapper_init__parameterized37\ : entity is "blk_mem_gen_prim_wrapper_init";
end \vga_ram_blk_mem_gen_prim_wrapper_init__parameterized37\;

architecture STRUCTURE of \vga_ram_blk_mem_gen_prim_wrapper_init__parameterized37\ is
  signal ena_array : STD_LOGIC_VECTOR ( 38 to 38 );
  signal enb_array : STD_LOGIC_VECTOR ( 38 to 38 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "INDEPENDENT";
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"03FFEBE0FFFFFFFFFFFFFFF61C0783C3E7F978FC0CFFC3FC7FFFFFFE77FFFFFF",
      INITP_01 => X"DFF300FFFFFFFFFFBFE0001000000300007FFDFFE00000803F00400020000C20",
      INITP_02 => X"0000000000000000000000000000000000000000000003FFFFFFFE007F03BFE0",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"00FFC1E0FDFFFFFFFFFFFFE7381FCF11E0E001FC083FFFF87FFFFFFF5FFFFFFF",
      INITP_05 => X"1F7803FFFFFFFFC90000002000000600003FFDFFFC000000FF80400012000420",
      INITP_06 => X"0000000000000000000000000000000000000000000000BFFFFFFFFF81E1FFE0",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"01FFF0FFF83FFFFE7FFFFFFF383FFE78000003FE703FFF467FFFF7FFFFFFFFFF",
      INITP_09 => X"3F01FFFA0042FFE00000000000001800003FFFFFFF800081FFC01E7011000210",
      INITP_0A => X"00000000000000000000000000000000000000000000000BFFFFFFFFBDF3FFE0",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"8F7FFC187003FFFD3E7FFFFE601CF1FFFC7FFFFE7C1FFC1EFFFFFFFFFFFFFFFF",
      INITP_0D => X"3001FFC000007FC70000000000002000001FFEFFFFE00047FFE007C339000003",
      INITP_0E => X"000000000000000000000000000000000000000000000005FD0FFEFFBC9FBEE0",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"2EE6E678491AA3AAA262EBF4EBA2EBF3F4F3EBA2A2AAABEBEBF3F4F4F4EBEBEB",
      INIT_01 => X"4819ABF4F4F4ECF4F4ABABEBF4F4EBABABABAB626263A3A362626262621AA290",
      INIT_02 => X"70B0777738C849911A62622222626262621AD9D1D1D919191A6262A2AAA2D989",
      INIT_03 => X"C9C040F8B83840808081404038F8F838F838404038F87770EFAFAFEFEFEF282F",
      INIT_04 => X"3070F8014081519A92DA920951C94041C90952519251C9818040F8F0F8F03880",
      INIT_05 => X"6FAFAFAFAFAFAFA8A8A8AFA8A8F0E8F0F0F0F0F0F0F0F0F0E8E8E8F030F0E830",
      INIT_06 => X"0A54A6EFF0F0F0F0F0F0B0F0A8AFAFAFAFAFAFAFAFAFAF6FAF6F6F676F6F6FAF",
      INIT_07 => X"B3BBBBBBBCBBBDF0F0E8E8E8E8E6FFC0C0C9D214DC26E6E7A6540AC1F9F8F9C1",
      INIT_08 => X"589F59B9793ABEE060A0A0A0A060606060202021E1C0CBC2C28347F2B3B3B3B3",
      INIT_09 => X"383FFFF7F7F7F7FF3F380049495BB07078AB96565E5E5E5F5F5F5F5F5F5F5F5F",
      INIT_0A => X"151515D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D595D50D77C1F70000000000",
      INIT_0B => X"212121191919216121FF246D6D6D6D6D6D6D6D6D6D2D4F9D1515151515151515",
      INIT_0C => X"929292DBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBD32C9E1021212119191921",
      INIT_0D => X"27E727262727272627271EDEDEDEDFDFDFDFDFDFDFDFDFDFDFE7DE7889929292",
      INIT_0E => X"5E1E26666666666666665E666766666767676727272727272727272727272727",
      INIT_0F => X"3737F73F787837B8C0783F3FF76EE6E66E6F6F6FB76F2F2FE6E6A6A66666A65E",
      INIT_10 => X"AE37373F377FB8C0484800000808C0C0C000C0B87FB87F3F7F3F37F7F7F7F7F7",
      INIT_11 => X"5D5D5D5D5D5D9DA69E9E9D9D9E9D9D5D9D9D5D9DA69EE62666AF6E262E262626",
      INIT_12 => X"4343438B8C8C8C8C8C8C8C8C8C8C8CD4CCCCD4D4D5D4151515151515155D5D5D",
      INIT_13 => X"8C7B3A3A7B7B3A7B3A7B7B3A3A7B3A3B3A434343434343434343434343434343",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"08E6AFC0A3EBEBEBEBEBF3F3EBEBEBF3F3F4EBEBABAAEBEBF4F4F4F3EBAAABEB",
      INIT_21 => X"915AEBF4F4EBEBEBF3F3F4F4F4F4F4EBAB6262621A626362A3A2621A626262EB",
      INIT_22 => X"77B0B07778094991D1D91A626262A2621A1A1A191A1A5A1A1A62626219480848",
      INIT_23 => X"383838F8B8B0B0F8383838F8B0B0B0B0B0B0B0B0B8B037EFEFAFAFAFEFEF2F30",
      INIT_24 => X"30B801384109DADADB9209C9C980383881C95111C9804038F8B02FEF2F37B038",
      INIT_25 => X"6FAFA8AFAFAFAFAFAFAFAFA8A8A8A8E8E8A8B0F0E8F0E8A8B0E8E83030EFEFF0",
      INIT_26 => X"02535DEFE8F030F0F0F0F0F0A8A8AFA8A8A8AFAFAFAFAFAFAF6F6F6F6F67AFA8",
      INIT_27 => X"B3B3B3B3BBBB735CB1F0F0F0F0F0CAFFFFFF3F3F3F0000D3A65C0BC1F9B8F8F9",
      INIT_28 => X"5F5F5FB78B83026A6060606060616161696969A9A92B82B9B97940BBB2B2B2B3",
      INIT_29 => X"FFF7F6EEAEAEEEF6F73F00004949AFB070F66A61A0A0A79F9F9F9F9F9F5F5F5F",
      INIT_2A => X"151515151515D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5CC63B9F9533F00003F",
      INIT_2B => X"616121192121212121197D246D6D6D6D6D6D6D6D6D2D361E5515151515151515",
      INIT_2C => X"92929292DBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDB4DC8216121192121196119",
      INIT_2D => X"E7E7E7DFDEDEDEDEE7DEDEDEDEDE9E9F9E9E9E9E9EDF9EDFE795378992929292",
      INIT_2E => X"1E1E1E1E1E26261E66261E1E1E26262626272727272727272727E7E727E7E727",
      INIT_2F => X"F7F7F7373F38383FF737383F38AF2F2F2F2E2E2F2F2FE7E7E7E6A6665E1E1E1E",
      INIT_30 => X"E56E6E6E6666F7BFC0C0C008484808C0C0C0C0B87FB8BFB8B8B83FF7AFB7F7F7",
      INIT_31 => X"1D1D151D1D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D9DE6E59DE69DDDE5DEDEDE",
      INIT_32 => X"4343438C8C8C8C8C8C8C8C8C8C8C8C8C8CD4D4CCD4D4D4D515D515151515151D",
      INIT_33 => X"837B3A3A7B7B7B3A3A3A3A3A7B7B3B43437A4343434343434343434343444444",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"62BFB81AEBEBF4F4F4F4EBEBEBEBF3EBEBF3F3EBEBEBEBF4F4F4EBEBAAA2A2EB",
      INIT_41 => X"D9A3EBEBEBEBF4F4F4F4F4F4F4F4F4EBAB621A1AD11A6262A262626262626262",
      INIT_42 => X"B83838780949090991911A1A5AA3AB621A19626262595A19D919D1D908BFC048",
      INIT_43 => X"777077707037377070B070773737303030707070702FAFAFAFA76767A7EFEF2F",
      INIT_44 => X"30F83881C99292929A51C981C9C9C9C989818181818138702FEFEFEFEF377070",
      INIT_45 => X"70AFAFAFAFAFAFAFAFA8A8A8A8A8A8A8A8A8F0E8A8A8A8A8F0F0F0F0EFEFE8E8",
      INIT_46 => X"D3539DE6E83030303030F0F0E8A8A8A8A8A8A8AFAFAFAFF0E86FAF6F676FF078",
      INIT_47 => X"FCFCFBFBFBF3F246B0B0A8A8F0F0E6FFFFFFFFFF00070700EEA6944A4A8ACACA",
      INIT_48 => X"A0A7DF62D4CC947EA06060606060606161616169692178B97070707E7D7C7CBC",
      INIT_49 => X"F7F6AEADA5A5A5AEF6F73F004040A4F8B0B8F8387FB7F636B53474F32A6AA9A0",
      INIT_4A => X"151515151515151515D5D5D5D5D5D5D5D5D5D5D5D5D5D5D597B8B9AE3F383FFF",
      INIT_4B => X"21212121212119192121AF24656D6D6D6D6D6D6D6D6D2D569D15151515151515",
      INIT_4C => X"929292929292DBDBDBDBDBDBDBDBDBDBDBDBD334FF2161212121191921192121",
      INIT_4D => X"E7E7E7DEDEDE9E9E9EDE9E9E9E9E9E9E5E5E9E9E9E9E9EE754EE499292929292",
      INIT_4E => X"DEDEDEDEDEDEDEDEDE1EDEDEDEDE27E62627272727272726272727E7E7E7E7E7",
      INIT_4F => X"AFF73F3737373737B7F7F7F7F7F76FE6E69E9EA6A65E5E5E5E5E5E1E1EDE1EDE",
      INIT_50 => X"DD26DDDDE6DD6E7F7F377FC00008C0BFB87F787F377F787F7F787FF7AEAFB7B7",
      INIT_51 => X"151515151D1D15151515151D15555D5D1D1D1D5D5D5D5D5D5D555D5D9D9D9D9D",
      INIT_52 => X"8B8C438C8C8C8C8C8C8C8C8C8C8C8C8CCCCCCCCCD4CCD5D4D4D4D4D515D51515",
      INIT_53 => X"837B3A7B7B3A3A3A3A3B3A7B3B7B3B437B43434343434343434343434C8C438C",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"621A62A3EBF4F4F4F4EBEBEBEAEAEAA2EBEBEBEBEAEAEBEBF4EBEBAAA2A2A2EB",
      INIT_61 => X"1AEBEBABF4F4F4F4F4F4F4F4F4F4F4F4EBEBABAB6262ABA36262621A621A1A62",
      INIT_62 => X"77384080C0C009084991D1191A62621A6262626262199008484808807FBF8000",
      INIT_63 => X"EFEFEFEFEFEF373037EFEFEFEFEFEFEFEFEFEFEFEFAF676767676667AFAFEF30",
      INIT_64 => X"B838C9090949499ADA91098181810952C9814138F8F877EFA7AFAFAFAFEFEFAF",
      INIT_65 => X"5270AFAFE8E8E83030F0E8A8A8A8A8A8A8A8A8A8A8A8A8F0F0F0F0F0E8E8E830",
      INIT_66 => X"139CDDEF2F703078F9F970707030A8A8A8AFA8A8A8A8A8F0E8A8AF6FAFF07081",
      INIT_67 => X"B80040890951D1C82FA8AFAFAFAFAFC1FFFFFFFFFFFF003F1C6F66DCD3135B5B",
      INIT_68 => X"0989073E4BD595CAA058606060606060606060616960AC4270707070B0F83878",
      INIT_69 => X"F6AEA5A5645C65A5AEF6FF3800404AF0B8B8B07939F1F1F0F0F0307070B83881",
      INIT_6A => X"1515151515151515151515D5D5D5D5D5D5D5D5D5D5D5D5D58CAD79B009FFFFF6",
      INIT_6B => X"192121212121192119211075246D6D6D6D6D6D6D6D6D2DFE9E55155515151515",
      INIT_6C => X"929292929292929292DBDBDBDBDBDBDBD3DB5E11212121212119211921191921",
      INIT_6D => X"E7E7E7DE9E9E9E9E9E9E9E9E9E9E9E5E5E9E9E9E9E9EA74CE549929292929292",
      INIT_6E => X"DEDEDEDE9EDEDEDEDEDE9EDEDEDEDFDEDF272727272727272727E7E7E7272727",
      INIT_6F => X"B7AE373FF7F7F7F7B7B7B76FB7AF26A6665E5E1E1D1D1D1D1D1EDEDEDEDEDED6",
      INIT_70 => X"9D26E69D9DDD6EAE37AEAE37C0C0C07F37F7377F373737F7373737F7F7F7F7B7",
      INIT_71 => X"15151515151DD515D5D5D5D51515151515151515151515D5151514155D55555D",
      INIT_72 => X"8B8B8B8C8C8C8C8C8C8C8C8C8C8C8C8C8C8CCCCCCCD4CCD5CCD5D5D5D515D515",
      INIT_73 => X"837B3A3A3A3A3A7B3B3A7B3A3B3A434343434343434343434343434343444343",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => dina(8),
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => doutb_array(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => doutb_array(8),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(38),
      ENBWREN => enb_array(38),
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => enb,
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__80\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00080000"
    )
        port map (
      I0 => addra(12),
      I1 => addra(13),
      I2 => addra(14),
      I3 => addra(15),
      I4 => ena,
      O => ena_array(38)
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__80\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00080000"
    )
        port map (
      I0 => addrb(12),
      I1 => addrb(13),
      I2 => addrb(14),
      I3 => addrb(15),
      I4 => enb_0,
      O => enb_array(38)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vga_ram_blk_mem_gen_prim_wrapper_init__parameterized38\ is
  port (
    doutb_array : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    \addra_12__s_port_\ : in STD_LOGIC;
    \addrb_12__s_port_\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vga_ram_blk_mem_gen_prim_wrapper_init__parameterized38\ : entity is "blk_mem_gen_prim_wrapper_init";
end \vga_ram_blk_mem_gen_prim_wrapper_init__parameterized38\;

architecture STRUCTURE of \vga_ram_blk_mem_gen_prim_wrapper_init__parameterized38\ is
  signal \addra_12__s_net_1\ : STD_LOGIC;
  signal \addrb_12__s_net_1\ : STD_LOGIC;
  signal ena_array : STD_LOGIC_VECTOR ( 39 to 39 );
  signal enb_array : STD_LOGIC_VECTOR ( 39 to 39 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "INDEPENDENT";
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
  \addra_12__s_net_1\ <= \addra_12__s_port_\;
  \addrb_12__s_net_1\ <= \addrb_12__s_port_\;
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"07FFFF236079FFF9583FFFFC501FC7FFFFFFFFFF3F01F9F8FFFFFFFFFFFFFFFF",
      INITP_01 => X"3803C00000003FF00000000000004000001FFF7FFFFC0040FFE00C0600800200",
      INITP_02 => X"000000000000000000000000000000000000000000000001B806A80FCE2A001F",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"07FFFFBF8018FFCDFECFFFFED07F3FFFFFFFFFFF3FF0F92FFFFFFFFFFFFFFFBF",
      INITP_05 => X"F027800000001FF00000020000018000001FFEFFFFFF00207FC011E1F8000000",
      INITP_06 => X"00000000000000000000000000000000000000000000000030000003EE64C01F",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"07F0FFBC0011FF00C00FFFFF31F83FFFFFFFFFF38FF83BBFFFFFFFFFE7FFDF9F",
      INITP_09 => X"E03C000000001B7C0000020000020000000FFFBFFFFFE000FF8E100008000100",
      INITP_0A => X"000000000000000000000000000000000000000000000000000000007EF08103",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"07F07FC0000030000005FFFFB600FF7FFFFFFB0B007E13FFFF821F9FE71FC9FF",
      INITP_0D => X"00BC0000000021BE0000000000040000000FFF3FFFFFF023FFC3080004800080",
      INITP_0E => X"000000000000000000000000000000000000000000000000000000007FF34180",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"ABA3A2ABEBEBEBEBA2A2EBEBEAAAAAA2EAEBEAEAA2A2A2EAABA2AA62A2EBAAAB",
      INIT_01 => X"ABEBEBF4F4EBEBEBF4F4F4F4F4F4F4F4EBABABABEBABAB62626262191A1A1962",
      INIT_02 => X"77F878804080C0C00809494991D1D91A5A62626262D108B87F3F3F3FC0510848",
      INIT_03 => X"6767AFAFAFEFEFEFEFAFAFAFAFAFAFAFAFAFAFA7A767666666666667AFA7AFEF",
      INIT_04 => X"F8C952C909515151929149C9C98181C98941B8302FEF6F676767676666676F67",
      INIT_05 => X"9238703938F8B8B8F9F9F0A8E8E8E8A8A8A8A8A8A8E8F0F0F0F0F0F0F0E83070",
      INIT_06 => X"A5E5E677707879B9B901010101B830F0B0A8A8A8A8B0E8E8F0E8A8E8F030B081",
      INIT_07 => X"70707983D4266FA8AFA8AF6666666693FEFFFFFFFFFFFFFF09F878AE25A52D2D",
      INIT_08 => X"555E9E9E948C8C8CB49F6060606060606060606061A0E1F97970707070707070",
      INIT_09 => X"F8AEA5645C5C5C65A5AEF63F384040A5F9B8B02CE364EDEEAF6F703030F0F903",
      INIT_0A => X"1515151515151515151515151515D5D5D5D5D5D5D5D5D5D5CC1879B06E5C1301",
      INIT_0B => X"19211921192121212121219E2424246D6D6D6D6D6D6D6D2D179D555555151515",
      INIT_0C => X"92929292929292929292DBDBDBDBDB92ECFF2121211921212121192121191921",
      INIT_0D => X"E7E79E9E9E9E9E9E9E9E9E9E9E9E9E9E9E9E9E9E9E9F4CEE4992929292929292",
      INIT_0E => X"9696969EDE9E9E9E9EDE9E9EDEDEDEDEDFDF27272727272727272727E7E7E7E7",
      INIT_0F => X"F7F73F3F37F7AF6F6F6E2E2F2E26E65E1D1DDDD595D5D59595DDDE96969E9696",
      INIT_10 => X"5DE62625E59DDD6EEF66DD6E7F0078AF6F26AFF7F7AFAEAE6EAFF73F373F3F37",
      INIT_11 => X"15D5151515D5D5D5D5D5D5D5D51515D515D515D515D5D4D4D5CCD4D415151555",
      INIT_12 => X"8C438C8C8C8C8C8C8C8C8C8C8C8C8C8C8CCC8CD4D4D4D4D4D4D4D5D5D5D5D515",
      INIT_13 => X"837B3A7B7A3A3A3A7B3A3A7B7B7B434343434343434343434343434343434384",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"62625A1A62A2ABA2626262ABEBEBEBEBEBEBA259EAA2A2A219D01A62ABAAA2A2",
      INIT_21 => X"F4F4EBEBEBABABF4F4EBABABABABABEBAB62ABABABA2621A1A62621A1A1A6262",
      INIT_22 => X"2FF8383838404080808080C0488991D1191A5A6262910878FFB680916262A2EB",
      INIT_23 => X"6767A7AFAFAFAFAF6FAF676767676F676767676726261E66666767A7A7A7A6A6",
      INIT_24 => X"01C909C90992519152C9C9C9C9814101B870F0EFAF6766676767662726266767",
      INIT_25 => X"C9814181818139F83800F930F0F0E8A8A8A8A8E8E8A8F0F0F0F0E8F0E8E8E830",
      INIT_26 => X"3FAF777078B979B9F9B8F90101F97030F0A8A8E8E8E8F0F0F0F03070F0F0B041",
      INIT_27 => X"7070B982CB1D66AFAFAF665D15141454FFFFFFFFFFFFFFFFFFEE41787F7FBFB8",
      INIT_28 => X"EDB7B841018242433FA05F5F58586060606060606060603579707070707070B0",
      INIT_29 => X"0BF9B7A55C5C5CA5AEFF000149494052F8B07062954D0DD6965657D098991AE3",
      INIT_2A => X"55551515151515151515151515151515D5D5D5D5D5D5D5D5D54D2E70776F6E1D",
      INIT_2B => X"2121212119211919192161C0242424246D6D6D6D6D6D6DE5869E555555555555",
      INIT_2C => X"92929292929292929292DB929AD39204C8212161216121191921211921211919",
      INIT_2D => X"E7E7DF9E9E9E9E9E9E9E9E9E9E5E5E9E9E5E9E9E9E5E37409292929292929292",
      INIT_2E => X"9E969E9EDE9E9EDEDEDE9E9E9E9EDEDFDEDFDF272727272727272727E7E7E7E7",
      INIT_2F => X"3F38783FF7F76E2E2F2FE62626A65E1D1ED5959595959595559595959596969E",
      INIT_30 => X"149DE626E655DD666EE6E526AE7FEE26E6E5AFB76E6E66AE6E66B73F3F3F7F78",
      INIT_31 => X"D5D51515D5D5D5D5D5D4D5D5D4D5D5D5D5D5D4D4D5D4D5D4CCCCD4CCD4D41515",
      INIT_32 => X"438C8C8C8C8C8C8C8C8C8C8C8C8C8C8CCCCCCCD4D4D4D4D4D5D4D5D5D5D5D5D5",
      INIT_33 => X"833A3A3A7B7B3A3A3A7B7B7B7B434343434343434343434343434343448C4C84",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"191919D1D962621A19191A62ABEBEBAAAB59D059A2595959104FD1A2ABAAABAB",
      INIT_41 => X"EBABA262ABABEBEBAB6222626262A3AB621962636262221A1A1A1A6262636262",
      INIT_42 => X"A6B7F8F83838387878787840C0090949D1D91A621A91C07F7F4963AB62A3ABEB",
      INIT_43 => X"676766676767676767676667676767676767662626261E1EA7AFAFEF7037EF66",
      INIT_44 => X"30F881C9525109C94038384101F8F8B83030EFAF6767662626262626261E6667",
      INIT_45 => X"3939B870B0F8F8B8C1F9B830E8F0F0A8A8A8E8E8F0E8F0F0F0F0F0AFA8E8A8EF",
      INIT_46 => X"F8F8F8B878B8B9B9B9B9F901F9F9B9F0F0F0F0F0F0F0F0F0303030797879F9F9",
      INIT_47 => X"7070B8B9C21466AFAFA75D14CBC2CACB41F6FFFFFFFFFFFFFF5301383838F8F8",
      INIT_48 => X"55561616D6233939B92A5F5F5F5F5860606060606060A061B970703770707070",
      INIT_49 => X"CAF8B7A5655C65AEF80A9DF7390139F7B8B03077DF9696969696969696969656",
      INIT_4A => X"55555515151515151515151515151515151515D5D5D5D5D5D5CC5A306F261413",
      INIT_4B => X"1919191919191919192161194D1C24242424246D6D6D6D2DADDE955555555555",
      INIT_4C => X"9292929292929292929292929292551921191921192121191919192119191919",
      INIT_4D => X"E7E7DEDFDE9E9E9E9E9E9E9E9E5E9E9E9E9E9E9E9E9E41499292929292929292",
      INIT_4E => X"DEDE9E9696969E9EDEDE9E9EDEDEDEDFE7E7E72727E72727DF2727272727DEE6",
      INIT_4F => X"3F3F3FF7B76F6E2E2E26E6E6A65EDDD5D5959595959595959595959595959696",
      INIT_50 => X"D45D9D9D5D159D26E69D9DE66E6E2626DD25AFAE6EAEAFDD266F6EAEAFF73F78",
      INIT_51 => X"D5D5D5D5D5D5D5D5D5D5D4D5D5D5D4D5D5D4D4D5D48CD58C8C8C8C8C8C8CCCCC",
      INIT_52 => X"438C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8CD5D4D4D4D4D4D4D5D5D4D5D5D5D5D5",
      INIT_53 => X"8C3B3A3A3A3A3A3A3B3B3B7B43434343434343434343438B4343438C84438C8C",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"621919D1D11A6219D1D1D91AA2EBEBA2A21988D119D1D15962196262ABEBEBF4",
      INIT_61 => X"ABA2621AABF4F4AA22D9D9DAD9D91ADA9191DA1A1A6222221AD9D91A1A63A3A2",
      INIT_62 => X"2FB7B7F8F8B7F7FFF83878788080C9499191DA22D90880C01AEBABA2AAABEBEB",
      INIT_63 => X"666666676667676766262626666667666666262626DE1EEFB077B7F840B8A7A6",
      INIT_64 => X"AF7039C9098138F8F8F8B8B878787030F0E8AF6766662726DE1E1E2627262666",
      INIT_65 => X"70783030307078303070B878B84978F0E8A8F0F0F0F0F0F0F0F0A8B0A8AFAFA8",
      INIT_66 => X"B8B8F9B9B9B9B9B878B8B9B9707070303030F0F0303030303030307070787870",
      INIT_67 => X"707078B9820B5D67AF675D14C282B981C138407880C0FFFFFFFF6FF9C1B8B8B8",
      INIT_68 => X"56569E9E9E977030F0B59F5F5F5F5F5F585858606060605F777A707070707070",
      INIT_69 => X"B6AEADA56565A5AEF7F84AA5EFF90202C1B97939AA9596969696565656565656",
      INIT_6A => X"5555555515151515151515151515151515151515D5D5D5D5D5D5D6B77025F7F6",
      INIT_6B => X"212119212121211921212121FF1C24242424246D6D6D6D6DE58EDD5555555555",
      INIT_6C => X"929292929292929292929292925E212119192121191921192121192119211921",
      INIT_6D => X"DEDEE7DF9E9E9E9E9E9E9E9E9E9E9E9E9E9E9E9E5E5631924992929292929292",
      INIT_6E => X"9EDEDE9E9E9EDEDEDEDE9E9E9E9EDFDFDFDF27DFDFE7E72727E72727272727DE",
      INIT_6F => X"AF6EAFB76F6E2E26E626E6A65E1ED5959595959595959596969595959596969E",
      INIT_70 => X"8C1415151515E6DD5555155D266E9DE526E5AE6E26AF26555D266E6F6E2E6EB7",
      INIT_71 => X"D5D5D5D5D5D5D5D5D5D5D5D5D5D4D5D4D5CCD48C8C8C8C8C8C8C8C8C8C8C8C8C",
      INIT_72 => X"8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8CCC8CD4D4D4D4D4D5D5D5D5D5D5D5D5D5",
      INIT_73 => X"833A3A3B3A3A3B3A3B434343434343434343434343434343434343434383438C",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => dina(8),
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => doutb_array(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => doutb_array(8),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(39),
      ENBWREN => enb_array(39),
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => enb,
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__18\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00080000"
    )
        port map (
      I0 => addra(12),
      I1 => addra(13),
      I2 => addra(14),
      I3 => addra(15),
      I4 => \addra_12__s_net_1\,
      O => ena_array(39)
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__18\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00080000"
    )
        port map (
      I0 => addrb(12),
      I1 => addrb(13),
      I2 => addrb(14),
      I3 => addrb(15),
      I4 => \addrb_12__s_net_1\,
      O => enb_array(39)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vga_ram_blk_mem_gen_prim_wrapper_init__parameterized39\ is
  port (
    doutb_array : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC;
    enb_0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vga_ram_blk_mem_gen_prim_wrapper_init__parameterized39\ : entity is "blk_mem_gen_prim_wrapper_init";
end \vga_ram_blk_mem_gen_prim_wrapper_init__parameterized39\;

architecture STRUCTURE of \vga_ram_blk_mem_gen_prim_wrapper_init__parameterized39\ is
  signal ena_array : STD_LOGIC_VECTOR ( 40 to 40 );
  signal enb_array : STD_LOGIC_VECTOR ( 40 to 40 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "INDEPENDENT";
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"07F00F00000030000005FFFFDC01FC01FFFFFE98003E3AFFFF000F8FFC1FFBFF",
      INITP_01 => X"00F800000000004840000100000800000007FFBFFFFFFE13FFF0080003800000",
      INITP_02 => X"000000000000000000000000000000000000000000000080000000000F7A01F2",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"03F00F0023C0100000007FFFE01FF8007FFD9DFD803E78FFFE7F8F8FFF0FFFFF",
      INITP_05 => X"C1F800000000002000000100000000000007FFFFFFFFFF71FFE00000026000C0",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000180DF1",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"FFF807800020000000007FFFF1FFC0000F1F138F803C09FF9C7F807FFF1FFFFF",
      INITP_09 => X"E7F800000000000000000100000000000007FFBFFFFFFFE9FFE0000000E00001",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000181DFF",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"FFF803C01020000000001FFFFFFF800003E0001F003063FF1867003FFF9FFFFF",
      INITP_0D => X"FFE800000000000000000080000800000003FFEFFFFFFFF8FFE00000008E3E7F",
      INITP_0E => X"00000000000000000000000000000000000000000000000000000000001C01FF",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"A2A2A2621A1AD9D19191D11A62A2EBABA2A2A26259D062EBEBF4F3EBABEBF3F4",
      INIT_01 => X"EB62621AA3F4AB629148494908094949084991DA626262221AD1D1D91A1A5AA2",
      INIT_02 => X"F8F8F8B0B77777B7B7F838787880C00991DA1A621A08809162A2A2EBEBEBEBEB",
      INIT_03 => X"26666666666726272726262626262626266667261E26AFF841F8F83838F82FB0",
      INIT_04 => X"A8EFB0394141F8B8B8707030303030F0E8AF67672626DEDEDEDEDEDEDEDEDE1E",
      INIT_05 => X"303030303030783030707978F941B9F0E8E8F0F0F0F0F0F0B0A8A8A8A8AFA8A8",
      INIT_06 => X"79797979B9B9B981B9B97930303030303030F0F0303030707030797870783030",
      INIT_07 => X"78B9B9B9C20B5D67AFAF5E14C2B978B8B9B9B9C20A539DE5251C2E7979797979",
      INIT_08 => X"565656565E56A4F0E8F7605F5F5F5F5F5F5F5F586060605FE342B9B9B9797978",
      INIT_09 => X"B6AEADA5A5A5A5ADAEF6F6FF3800494952B98139F6DE95969696969656565656",
      INIT_0A => X"5555555555555555151515151515151515151515151515D5D5D5CCE3306FC1F6",
      INIT_0B => X"212119212121211921211921117D1C24242424242424246D25355E5555555555",
      INIT_0C => X"929292929292929292929292A621211919211961612119212121211921192121",
      INIT_0D => X"E727E7DE9E9E9E9E9E9E9E9F9E9E9E9E9E9E9E9E554C4B374949519292929292",
      INIT_0E => X"DE9EDEDEDEDEDEDEDEDF9E9E9E9EDEDFDFDFE7E7DFE7E7E7E727E7E727E7E7E7",
      INIT_0F => X"262EAF6E2E6F2F26E6E6A65E1ED595959595959595959596959595959696969E",
      INIT_10 => X"8C8CCCD415155D5DD414155DE525E56E6E6E6E6E26B7265E55A5A5E62626E626",
      INIT_11 => X"D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D4D48C8C8C8C8C8C8C8C8C8C8C8C8C8C8C",
      INIT_12 => X"8B8C8C8C8C8C8C8C8C8C8C8C8C8C8CCC8CCDD5D4D4D4D4D515D5D5D5D5D5D5D5",
      INIT_13 => X"833A3A3A3A3A3B3A3B4343434343434343434343434343434343438B8383838C",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"62A3A3A3A3AB62199091D1D11A62A3EBEBEBEBEBEBEBF4EBF4F3F4EBABABABAB",
      INIT_21 => X"AB1A1A1A62621AD148C080808080C0C0C00851DA626222191AD9D9D91A1A1A62",
      INIT_22 => X"38F8F8B8776F7777B7F738788080C949911A6262229108D162ABF3F3EBEBEBEB",
      INIT_23 => X"DE1E266667272626261E26262626DE26672F2FA7A7EFB040407838383838F838",
      INIT_24 => X"AFAFEF70B8F87030303030F0F0EFE8AFAF67262626DEDEDFDEDEDEDE9E9EDEDE",
      INIT_25 => X"78303030307870787070787878F9B87930F0F0F0F0F0F0F0E8A8F0A8A8AFAFAF",
      INIT_26 => X"7979F0D6CDD6161E5EA7303830303030303030F0303078797879797978783030",
      INIT_27 => X"828282C2CACB1D66AFAF6614CB81B8B8B0B8B8F8010A5CA63031397979797979",
      INIT_28 => X"56565656569618302FF02B9E5E5E5F5F5F5F5F5F5F586060DF418B8282828282",
      INIT_29 => X"F6B6AEAEADADAEAEF6F7FF3F0000000000658242B96195959696969696969696",
      INIT_2A => X"555555555555551515551515151515151515151515151515D5151457707025F6",
      INIT_2B => X"21212121192121191919216121A61C24242424242424246D6D25969D55555555",
      INIT_2C => X"9292929292929292929292E36261211921191921211921191921211919192121",
      INIT_2D => X"E7E7DFDE9E9E9E9E9E9E9E9E9E9E9E9E9E9E9E954C4302944949924992929292",
      INIT_2E => X"9E9EDEDEDEDEDEDEDEDEDF9E9E9EDFDFDEDFDFDFDFDFE7DFE7E727DEDEDFDFE7",
      INIT_2F => X"E6E626262E6F27E6E6A6A65E1DD5D5D69555969595DE96969696969E9E9E9E9E",
      INIT_30 => X"8C4C8C8C8CD4D4D58C8CD49DE626AFF7AEAFAEAE3F376E9E5D155DDE262626E6",
      INIT_31 => X"D5D5D5D5D4D5D5D5D5D5D5D4D4D58C8C8C8C948C8C8C8C8C8C8C8C8C8C8C8C8C",
      INIT_32 => X"8C8C8C8C8C8C8C8C8C8C8C8C8C8C8CCCD4CCCCD4D4D4D5D5D5D5D5D5D5D5D5D5",
      INIT_33 => X"833A3A3A3B3A3A3A3B43434343434343434343434343434343438C438383838B",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"1A62A3ABEBEBEBEBD190D11A5A62A2EBF3F3F4F4F4EBEBF4F4F4F4F4F4F3ABAB",
      INIT_41 => X"1991DA1A6219D19108C03F3F3F3F78B8C0085191D9D9D991D91A1A1919191A1A",
      INIT_42 => X"38F8F7776F2F77B7F0F73880C1C0095191D9D9D11AD9D11AABF4EBEBEBABABA2",
      INIT_43 => X"DEDEDEDE271E261EDEDEDE2667A7EFAF37702FEF2FF0383838F8F8F838787840",
      INIT_44 => X"AFAFAFEF307030E8E8F0E8AFA8AFAF6F6726DEDEDEDEDE9E9E9E9E9E9E9EDEDE",
      INIT_45 => X"3030303030707030307830787879B97930F0F0F0F0F0F0F0AFF0F0A8A8A8AFAF",
      INIT_46 => X"383839D84F4F4F4F4F05E8783030387830383030303070797879797979787030",
      INIT_47 => X"15141414141D666FA8A8675D14C2B9B8B8B8B8F8F902539DEF30797838783838",
      INIT_48 => X"96965656569E16EEF0E876E9A0A0E0E7E79FA79F9F9F9F5F9EB5D5D4D4D4D414",
      INIT_49 => X"F6F6B6AEAEAEB6F6F7FFFF3800000000004A427A3AF5D5959595969696969696",
      INIT_4A => X"5555555555555555555555551515151515151515151515151515158C6E7977C0",
      INIT_4B => X"21211919191921212121211921C82C24242424242424242424E43EA655555555",
      INIT_4C => X"92929292929292929292928A306A191919211921212119191921212121191919",
      INIT_4D => X"DEDFDE9E9E9E9E9E9E9E9E9E9E9E9E9F9E9E9E94433A31F09C49494992924992",
      INIT_4E => X"9E9E9E9E9EDEDEDEDE9EDEDEDE9E9EDFDF9EDFDFDFDFDFDFDFDEDEDFDEDFDFDF",
      INIT_4F => X"DE9D9E272EE6E6A6A69E5E1D1ED5DE9595959595959596959696959E9E969E9E",
      INIT_50 => X"8C8C8C8C8C8C8C8C8C8CD55D9D26AFB7AFF7F7377F3FAF9E15155D9D9DDEE6E6",
      INIT_51 => X"D5D5D5D5D5D5D4D4D4D5D5D4D4D5D48C8C948C8C8C8C8C8C8C8C8C8C8C8C8C8C",
      INIT_52 => X"8C8C8C8C8C8C8C8C8C8C8C8C8C948C8CD4D4CDD5D4D4D5D5D4D4D4D5D5D5D5D5",
      INIT_53 => X"833A3B3A3A3B3B434343434343434343434343434343438C4B8C8C8C8C8B8C8C",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"191A6262A2A3EBEB19D1D91A62A2ABEBF3F4F4F4F3EBEBF3F4EBEBF3F3F3F3EB",
      INIT_61 => X"9049D26222D1484808C038F7F73778800948919191915191D9D91A1A1A191919",
      INIT_62 => X"F8F0B76F2F6F77B7B7F778C809094991D91A1AD191D91AABF3ABEBF4EBABAB19",
      INIT_63 => X"DEDEDEDEDEDE1E67EF66AF70B777706FB0702F2FB0F8F7B7F8B0B03878787838",
      INIT_64 => X"6F67AFAFA8F7AFA8A8E8E8A8A8676F2726DEDE9E9E9E9E9E9E969E9E969EDEDE",
      INIT_65 => X"30303030303030303030303030303030303030F0F0F0F0F0F0F0A8A8A8AFAF6F",
      INIT_66 => X"313038A990505050904F16793838387979303030313130387938797970793030",
      INIT_67 => X"7F78414A4A54549DA6A7A7665DCBC2B9B8B8B8B8F8C10B54A6EF303030303130",
      INIT_68 => X"565696565656955AF13030F73776F63675F53575B4F4FC3473F35D1E1E666678",
      INIT_69 => X"F6F7F6F6F6F6F6F7FFFFFF380000000000006E3A39F89F959595959696969696",
      INIT_6A => X"5555555555555555555555555515551515151515151515151515150C197AB91C",
      INIT_6B => X"1919211919212119192119212121561C242424242424242424242D5F9D555555",
      INIT_6C => X"92929292929292929292928934AB211919211921612121212121191921211919",
      INIT_6D => X"DE9E9E9E9E9E9E9E9E9E9E9E9E9E9E9E9E9E954C3A3930304148494949499292",
      INIT_6E => X"9E9E9E9E9E9E9EDEE6DFDFE7DFDFDFDEDFDF9FDF9F9FE7DFDE9EDFDF9EE79EDE",
      INIT_6F => X"5D15155E9EA65E9E5E1E1EDD1EDED595959595959596969E9E969E9E96969E9E",
      INIT_70 => X"4C4C4C8C8C8C8C8C8C8CD5155D9D256EAFB7AEAFAE6F6EDE15159E559D9D5D5D",
      INIT_71 => X"D5D5D5D5D4D5D5D4D5D4D4D58C8C8C8C8C8C8C4C8C8C8C4C4C8C8C8C8C8C8C4C",
      INIT_72 => X"8C8C8C8C8C8C8C8C8C8C8C8C8C948C8CD4D5D5D5D4D5D5D5D5D5D5D5D5D5D5D5",
      INIT_73 => X"8B3A3A3B3B434343434343434343434343434343434C434C8C8C43838B8C8C8C",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => dina(8),
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => doutb_array(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => doutb_array(8),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(40),
      ENBWREN => enb_array(40),
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => enb,
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__112\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00100000"
    )
        port map (
      I0 => addra(12),
      I1 => addra(13),
      I2 => addra(14),
      I3 => addra(15),
      I4 => ena,
      O => ena_array(40)
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__112\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00100000"
    )
        port map (
      I0 => addrb(12),
      I1 => addrb(13),
      I2 => addrb(14),
      I3 => addrb(15),
      I4 => enb_0,
      O => enb_array(40)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vga_ram_blk_mem_gen_prim_wrapper_init__parameterized4\ is
  port (
    doutb_array : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    \addra_12__s_port_\ : in STD_LOGIC;
    \addrb_12__s_port_\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vga_ram_blk_mem_gen_prim_wrapper_init__parameterized4\ : entity is "blk_mem_gen_prim_wrapper_init";
end \vga_ram_blk_mem_gen_prim_wrapper_init__parameterized4\;

architecture STRUCTURE of \vga_ram_blk_mem_gen_prim_wrapper_init__parameterized4\ is
  signal \addra_12__s_net_1\ : STD_LOGIC;
  signal \addrb_12__s_net_1\ : STD_LOGIC;
  signal ena_array : STD_LOGIC_VECTOR ( 5 to 5 );
  signal enb_array : STD_LOGIC_VECTOR ( 5 to 5 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "INDEPENDENT";
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
  \addra_12__s_net_1\ <= \addra_12__s_port_\;
  \addrb_12__s_net_1\ <= \addrb_12__s_port_\;
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"530EFC30EA600C000000011FFED90049C3FF0000000004380000002FFFC0FF00",
      INITP_01 => X"FF018070003FFFFFC07FF0CFE061601FF000071E001FFFFFF84803C08D9F0000",
      INITP_02 => X"00000000000000000000000000000000FFFFF00FF0F03FFFD800606003FFFFFD",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"340E3C00E1A03000000007C9F007807FD7FFA000000000080000002FFFC07800",
      INITP_05 => X"07E001F00007FFFFC07F994CC091A007F0001F98007FFFFFFC0182B88F9F2000",
      INITP_06 => X"00000000000000000000000000000000FFFFF81FF0783FFFFC00001003F8FFE8",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0C04300097005000000005403F5E020C07FFF000000000000000000F3F80FE00",
      INITP_09 => X"03F007F00007FFFFC07FD15B0071F00FC0007F8001FFF3FCFC601D7CC1C70000",
      INITP_0A => X"00000000000000000000000000000000FFFFFC3FF0783FFFFFF1801803007E00",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"000000003001660000003874C140900807F77C00000180000000002E3E03FE00",
      INITP_0D => X"00FF7FFE0003FFFFC03FE31B8000B0000000FFC000FFC0D838E0137F80800000",
      INITP_0E => X"00000000000000000000000000000000FE073FFFF0383FFFFFFFC81E00000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"F5F5F5F5B56C24246CB53D3E4686CFD71717101717101717CFCFCF8686464646",
      INIT_01 => X"8383838282BA7A7A7A31313131313131313131717A7ABABA7AFA8A9C65ADADF5",
      INIT_02 => X"83BABA7A7A7A7A7A838282828242427A7A3A313AC2027A7A71C34B4B03C28282",
      INIT_03 => X"030BC2C3837AF1F1F1F1F1F1F1E9F1F1313131313131313131323A3A39397A83",
      INIT_04 => X"FEFEFEFEFEFFFE3FFFFFEDD38A645C02C2C2BA7A7A7A7A7AC3D45C144BC2C203",
      INIT_05 => X"88884F474F4F4F474747474F88C888C8D0D0D0C8883FE52DA49CE42D2D2DB6FE",
      INIT_06 => X"19226290BFAE3650908754838C8C8B838383CBCB94BF48D0D1D0884F47478888",
      INIT_07 => X"0776659465EE36BF88D0D0D1101110D0101919191911D1D08807C7FF074890D1",
      INIT_08 => X"BF0048D11919D11919D148C77776BFFF00480000484848488888888890D19048",
      INIT_09 => X"1A625A621AD9D1D1D9198908C700489090D188484848C7379D5425AE661D6565",
      INIT_0A => X"908F88888F8F888890D0D01019191919195A59595A626262A3A262626262621A",
      INIT_0B => X"75B6FEFE3E064747474F47474606064747478F8FD0101010D0D0D010191010D0",
      INIT_0C => X"B1BAFA3A437B3A3A83945482C3CBC3D4EDB6FF478F88D0C8884F07FFFEB66DB6",
      INIT_0D => X"6219D188888888D0D0111959595962A259195A19D1D148487795433BFAFAFAB2",
      INIT_0E => X"88888888C8C8D0D0D0D0101011596262A2A2A2626262A2A2A2ABABA2A2A26262",
      INIT_0F => X"FEFEFEB6B6B66D6DEDA49C5B135B13D3CA13131B5B5C9CA4ED6DB6FE06478888",
      INIT_10 => X"90884847073FFEFEFEFEFEFEFEFEFFFEFEB6B6756D6D6D6DB5B6B6FEFEFE06FE",
      INIT_11 => X"1111D01010D0C8888F8F884F4F47070706FEFE074F88D0D0D01111D0D1D08888",
      INIT_12 => X"428AD3D3135C64A42D76B6FE07474F88D0D0195962A2A2A2A2ABABABA2A26219",
      INIT_13 => X"D48B8B8A8A4A4A4A4A8B4B424242420202020202F9F9F9F9FAFAFAFA02024242",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"F5F5F5B4B4B4ADB5B5F53E464E8FCFD7D010101717D0D7CFCFCFCF8646464647",
      INIT_21 => X"83BA82BA7A7A7A713131313131313131313171797A7171717AFACBDC6DADB5F5",
      INIT_22 => X"BA82BA8283827A7A7A427A4282837A7A3A3A313ABABA31797A82C3C30BC3C382",
      INIT_23 => X"0B0BC20B7AF1F1F1F1F1F1F1F1F1F1F1F131F131313131313131313A3A3A7A82",
      INIT_24 => X"6E6D6D2DE5EDA49C5C1C5CA4A52D2ED393C2C27A7A7A3232834B4B944B0B4B0B",
      INIT_25 => X"4747474F4F88889088888F88D0D088D0D0D0C888472CD3D34AD35CED2DA4E42D",
      INIT_26 => X"1A195A00ED07D9191948DC838383838343839C94A540888888884F474788884F",
      INIT_27 => X"9140BE2EEE7607488888D0D1191919D0D0D010191911D0884F070707074888D1",
      INIT_28 => X"370048D0191A11115AD948C7BF77FFC70707C707484848488890908888884888",
      INIT_29 => X"1A1A5A626219D1D1D18800004848901911D191480008C0AE9465777736EEA666",
      INIT_2A => X"8F8F8888888FC8D0D010195959195919191959191919195A62621A1A19621A1A",
      INIT_2B => X"2D6DF6FE3E46474747474747474747478FCFD0101919595910D0D01119D0D088",
      INIT_2C => X"FAFA437A83837A830C25AE94837A7A4BD4A576078F88D0884707074707FF6D2D",
      INIT_2D => X"6219D087478888D0D91919195959626259D1D11119D100BFEE957B3BFBFA0343",
      INIT_2E => X"4747474F8F8F88D0D0D0D0D0D0195961A2A2A26262A2626262A2A262626262A2",
      INIT_2F => X"06073F3F07FEBEB6756D2DA49C5C531313135B5B9BA4E42C2D75FEFE06474747",
      INIT_30 => X"88884747473FFEFEFEFEFEFEFE070706FEFEB6B6B6B6B6BEFEFEFF3FFE3E0647",
      INIT_31 => X"191818195919D1D0D0D0D0D0D088888F8F8F88888888D0D0D1D1D111D1D1D088",
      INIT_32 => X"428B93D3131C5CA4E42D76FEC707478FD0D01962A2A2A2A2AAABABABA2A26259",
      INIT_33 => X"D38B8A4A4A42424242424A420242020202023A3A02F9F9F9C2F9F9020202424A",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"3535F5F5ADACB5F5FD3E478E8FD7D7D010101010181010D78FCF8F4686864646",
      INIT_41 => X"7A7A7A7A7A7A7A313131313131313131313131797A71313171FA13DC6CB5F5F5",
      INIT_42 => X"7A7A7A7A7A7A7A7A7A7A7A7A7A7A7A7A7A7A3A3A727A7A7A7A7A8282C3C3C382",
      INIT_43 => X"C2C2BA827AF1F1F1F1F1F1F1F1E9A8A8F1F1F1F13131313131323A3A3A3A7A7A",
      INIT_44 => X"1C14D3948BD4D4D41CD45C2E2E76765C1C5C1CBA3A7AF1317AC3C282030BC3C3",
      INIT_45 => X"0707474F8F88D0D1D0888888D0C8C8C88847074747765C02FA4B1C5C5C5C5C5C",
      INIT_46 => X"11D989B6001A1919D8906DCB838383437A94EE3600D0D08888888F4F4F884847",
      INIT_47 => X"89888848C7C74890888F88D1D119D1D088D01019D1D04F47470747474F488888",
      INIT_48 => X"2EC748D1D1D1D1191A19918848C7FFC707000700484848488891D14807084848",
      INIT_49 => X"1A191A625A1A904800C0BF08918891D1D1D189FF7F37AEDD66BFC07F7637EEA5",
      INIT_4A => X"8F8F88888F88D010195959595919191919191919D1D11119191A191A1A19D1D9",
      INIT_4B => X"24B63E064747474747474747478F8F8FCF1019595959595910D0C8888787478F",
      INIT_4C => X"8343838C83837ACBCC0C949DC37A7A4BD42E76BE47888888473F3F07FEB62D24",
      INIT_4D => X"6219D047478F88D0D1191919595962626219D111D1D1007766543BFBFB43549D",
      INIT_4E => X"060647478F888888D0D0D0D0D010195962A2626259595959595959626262A2A2",
      INIT_4F => X"4F4747474707FFB6BEB6B62DE5A49C5C5C5C5CA4E42D6D6D75B6B6FE07070706",
      INIT_50 => X"888888474707FEFF3F0706060706070707C7FEFEFEFEFE3E0606070707474747",
      INIT_51 => X"191919195959191919191919D0D0D01010D0D1D1D0D0D0D0D0D0D01919D1D1C8",
      INIT_52 => X"4A8B8BD3131C5CA4E42D75BEFF07478FD0D0195962A2A2ABABABAAA2A2A2A259",
      INIT_53 => X"934242424242020202020202020202020202023A023AFAF9F9FA02024242424A",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"3E3EFDB5B5F5FE3E06478F8FD0D0101010585859595858D08F8F8F4686864646",
      INIT_61 => X"7A427A7A3A32313A3131313131313131723131727A79793131B1D3E46DB5F53D",
      INIT_62 => X"7A3A3A7A7A7A3A7A7A3A3A3A3A7AC3D40B7A3A327A3A3A7A7A7A7A7A82838383",
      INIT_63 => X"BA823A3231F1F1F1F1F1F1F1BA8BD3D3B9F1F2F1F2F1313131313A3A3A3A3A7A",
      INIT_64 => X"930382BAC2BABAD4A52EA4EDEDA5A5EE36EEA54B7A3A31317A837A7A03C37A7A",
      INIT_65 => X"4F4707074888D0D0D0D0888888888888473FFEBE76ED13FAB9020202F98BED1C",
      INIT_66 => X"9148FFFFD1D9D9D9D0D10865CB838354ADBFC648D11919D0D088908888484F48",
      INIT_67 => X"000048908890D0D0908F47888888888F8F88D08888470707474F488888480748",
      INIT_68 => X"BF004891914848D119D1889088484848909088888888884891D1D14800484800",
      INIT_69 => X"91D1191A19D1D140FF76770048888888908848BFEEAE9DDDEEF8FFC7C0BF7F77",
      INIT_6A => X"8F888F888888D0D019616259191919191911D1D1D1D1D1D11919D91911D19188",
      INIT_6B => X"3E0747884F4747478F8F8F8F8FCFCFD010195959596162595910888847474788",
      INIT_6C => X"14CBCB433A8343433A7ACBCC827ABAC3DCED76B63F4F888888473F474707473E",
      INIT_6D => X"62598847478F8888D0D01919595962625A5911D1D0D1C07725CB3BFBFB030C54",
      INIT_6E => X"0606478F88D0D0D0D0D0D088C8D011596259595959191959595959626262A262",
      INIT_6F => X"D08F888887474707FEFEFEB6752D2D2DE4252D6D75B6BEFEB6B6B6BEFEFEFE3E",
      INIT_70 => X"C88888884F8F4706064F888888884F474F470707070647474F4F8F88888F8F90",
      INIT_71 => X"595959595959595959595959191919191910D1D119D088D0D1C8D018191919D1",
      INIT_72 => X"8B8B8BD3131B5C9CE5ED6DB6FE3E478F90D010195962A2ABABABAAA2A2A2A262",
      INIT_73 => X"8B420202020202FAFAFAFAFAFA3A3A02F9FA3A0202020202020202424A4A4A8A",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => dina(8),
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => doutb_array(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => doutb_array(8),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(5),
      ENBWREN => enb_array(5),
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => enb,
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00020000"
    )
        port map (
      I0 => addra(13),
      I1 => addra(12),
      I2 => addra(14),
      I3 => addra(15),
      I4 => \addra_12__s_net_1\,
      O => ena_array(5)
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00020000"
    )
        port map (
      I0 => addrb(13),
      I1 => addrb(12),
      I2 => addrb(14),
      I3 => addrb(15),
      I4 => \addrb_12__s_net_1\,
      O => enb_array(5)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vga_ram_blk_mem_gen_prim_wrapper_init__parameterized40\ is
  port (
    doutb_array : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    \addra_12__s_port_\ : in STD_LOGIC;
    \addrb_12__s_port_\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vga_ram_blk_mem_gen_prim_wrapper_init__parameterized40\ : entity is "blk_mem_gen_prim_wrapper_init";
end \vga_ram_blk_mem_gen_prim_wrapper_init__parameterized40\;

architecture STRUCTURE of \vga_ram_blk_mem_gen_prim_wrapper_init__parameterized40\ is
  signal \addra_12__s_net_1\ : STD_LOGIC;
  signal \addrb_12__s_net_1\ : STD_LOGIC;
  signal ena_array : STD_LOGIC_VECTOR ( 41 to 41 );
  signal enb_array : STD_LOGIC_VECTOR ( 41 to 41 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "INDEPENDENT";
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
  \addra_12__s_net_1\ <= \addra_12__s_port_\;
  \addrb_12__s_net_1\ <= \addrb_12__s_port_\;
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"FFFC03C0D0100000000000FFFFFF00000600001E00607BFE30E300077F7FFFFF",
      INITP_01 => X"0F8000000000000000000380000000000003FFDFFFFFFFF4FFE00600015FC3FF",
      INITP_02 => X"00000000000000000000000000000000000000000000000000000000000E07FC",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"FFFE03C3F81000000000007FFFFE000089E0000400607FFFF0E3BE070FFFFFFF",
      INITP_05 => X"000000000000000000000340000400000001FFF7FFFFFFF87FE0060000C001FF",
      INITP_06 => X"000000000000000000000000000000000000000000000000000000000003FFE0",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"FFFFFFC1FFF000000000001FFFFC0003CBE0000001E03FFFF8E3FE0701FFFFFF",
      INITP_09 => X"0000000000000000000000400000000000013FE7FFFFFFFC7FE0040000B001FF",
      INITP_0A => X"000000000000000000000000000000000000000000000000000000000000F8C0",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"FFFFFF81FFD000000000001FFFF0023FFBF0000003C07FFBFCC3FE0701FFFFFF",
      INITP_0D => X"000000000000000000000000000200000000BFE7FFFFFFFE7FF80280007001FF",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"D919191A62A2AA62D1191962AAEBEBEBF3EBEBEBEBF4F4F4F4F4EBEBEBEBEBF4",
      INIT_01 => X"D1D91A19D9914800C0803FF7F7F7388009490849080000499191D9D9D9191919",
      INIT_02 => X"B7B76F2F2F6FB7B7B738800809094991D91A1A1A1AD962EBABA2EBF3EBA21AD9",
      INIT_03 => X"DEDEDEDEDE67EF70B0B0B0F8F8F0B7B0B07777F0F8B7B7B7B7B7B038387840F8",
      INIT_04 => X"67676FAFAFAFA8A8A8AFAF6F67672727DEDE9E969E9E9696969696969E9EDEDE",
      INIT_05 => X"303030303030303030303030303030303030303030303030F0F0A8A8AF6FAF6F",
      INIT_06 => X"F0F030F0D850505050504EE83838303070303030303030303030783030787030",
      INIT_07 => X"1B242464646D6D6D6E7676785D14CBC1F9B9B9F9F9C10A54A5EF303030303030",
      INIT_08 => X"96969696969696D6AFF030F0F0E8E8E8F0F0303079CB145DA6E5666F67AFF041",
      INIT_09 => X"F8F6F7F6F7F7F7FFFFFFFF00000000000000123930F96BD59595959595959596",
      INIT_0A => X"5D5555555555555555555555555555551555151515151515151515154D3742B0",
      INIT_0B => X"1919211919196119192119192161F82424242424242424242424E4C6DE555D55",
      INIT_0C => X"92929292929292929292929292416A1921212121191921212119211919611921",
      INIT_0D => X"9E9E9E9E9E9E9E9E9E9F9E9E9F9E9E9F9E9E954B3A30F0F0E692494949494992",
      INIT_0E => X"9E9E9E9E9E9E9EDEDFDFDFDFDFDFDFDFE79FA7DFE7E79E9E9E9E9E9E9E9E9E9E",
      INIT_0F => X"D5958CD5151D1D1D1DDED5D6D5DDD595959595959596969696969E9E96969E9E",
      INIT_10 => X"4C4C4C8C8C8C8C4C8C8C8CD4151DDD262E26262E26DE9D9D9E5D5D155D158DD5",
      INIT_11 => X"D5D4D4D5D5D4D4D4D58C8C8C8C8C8C8C8C8C8C4C8C8C8C4C4C8C8C4C4C4C4C4C",
      INIT_12 => X"8C8C8C8C8C8C8C8C8C8C8C8C8C8C8CD5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5",
      INIT_13 => X"8C3A3B3B3B43434343434343434343434343434343434C4B438C438B8C8C4C8C",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"D190D1D119191962191919A2EBEBEBEBEBABAAAAEBEBEBEBF3F3EBABEBEBABAB",
      INIT_21 => X"1A62621AD9914900807F3FF7F7F73880C008C0C0C0C0C008489191D1D91A1919",
      INIT_22 => X"776F2F2F2F77B7B7F878C00909494991D91A621A1A62ABA2EBEBF4F3AB191919",
      INIT_23 => X"1EDEDEDE672FF038383838F8F0B0B0B7B7B7B0F8B777B7B7B7B7F8F8F838F8B7",
      INIT_24 => X"676F67AFAFAFAFAFAF6F6F67672727DEDE9E9E9E959E9E96969E969E9E9E9EDE",
      INIT_25 => X"30303030303030303030303030303030303030303030303030F0E8AFAFAFAF67",
      INIT_26 => X"EFEFEFEF6090505050504F1F3838303078393130303030303030303030303030",
      INIT_27 => X"2524242424246C6D6D6D6D6D545D14CBC2C2C2C2C1C20A549DEF30793030F0F0",
      INIT_28 => X"9596969696969695E3F02F373730303030307070B982CB1D266FAFA8A8A8F0A6",
      INIT_29 => X"13F6F7F7FFFFFFFFFFFFFF3F3F0000000000002F30F076DE9595959595959595",
      INIT_2A => X"555555555D55555555555555555555555555551515151515151515150C6279B9",
      INIT_2B => X"2119212121212119212119211961197D1B24242424242424242424EDDE9D555D",
      INIT_2C => X"499292929292929292929292498EAB2119211919192121192121212119192121",
      INIT_2D => X"9E9E9E9E9E9E5E9E9E9E9E9F9F9FA79F9E9E954C3A31F0EF3037484949494949",
      INIT_2E => X"9E9E9E9E9E9EDEDEDFDFDEDEDFDFDFE79F9E9F9F9F9F9E9E9E9E9E9E9E9E9E9E",
      INIT_2F => X"4C4C954D95959595959595959596965595959595969E9E9596969EDE9E9E9E9E",
      INIT_30 => X"4C4C4C4C4C4C4C4C8C4C4C8C8C945D9D9D5D9D9E9E5D145DA69E5DD495959595",
      INIT_31 => X"D5D594D4D48CD5D48D8C948C948C8C8C8C8C8C8C8C8C4C4B434C4C4C4C4C4C4C",
      INIT_32 => X"8C8C8C8C8C8C8C8C8C8C8C8C8C8CD5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D4",
      INIT_33 => X"837B3A3A43434343434343434343434343434343444C4C8C43438C8C8C8C8C8C",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"D18848484848D11A191962A3EBEBABAAAAAAA2A2AAABABABABABA262A2A2A2AB",
      INIT_41 => X"62A362621AD15100783F37F7F7F77878B8B8787F7880C0084991D1D9D91A1919",
      INIT_42 => X"6F2F2F2F6FB7F0383880C90909494991D1DA626262EB62A3ECF4EBAB62191A1A",
      INIT_43 => X"261EDEDEE7B77880814178F8B0F8F8B0B7B7F8F07777B0B7B7B0F8F8FFB0B76F",
      INIT_44 => X"67676F6F676FAF6F6F6F67272726DEDE9E9E9E9E969EDEDE9595DEDEDEDE1E66",
      INIT_45 => X"303030303030303030303030303030303030303030303030303030AFAFAFAF67",
      INIT_46 => X"A6A69D5D66606060606020183079303030793930303030303030303030303030",
      INIT_47 => X"782324242424246D6D6D6D6478A75D14140B0B0B0B0B1354A5EF7079793030EF",
      INIT_48 => X"95959596969696955737EFEF2F3030302F307070B8B9CB1466AFAFA8A8A8A8B0",
      INIT_49 => X"6FFFFFFFFFFFFFFFFFFFFF3F3F0000000000001C30F03021D595959595959595",
      INIT_4A => X"55555D5555555555555555555555555555555555551515151515151514D6B079",
      INIT_4B => X"211919211919192121192119196121AFDBDC242424242424242424E4CEDD555D",
      INIT_4C => X"4949499292929292929292928A9A5A6121191919192121212121211921211919",
      INIT_4D => X"9E9E9E9E9E9E5E9E9E9E9E9E9E9F9FA7A79E9E4C42393028309C494949494949",
      INIT_4E => X"9E9E9E9E9E9EDEDFDFDFDFDFDE9EDF9E9E9FE7DF9F9F9E9E9E9E9E9E9E9E9E9E",
      INIT_4F => X"55554C4D4D4D95554D559595959595959595959596969696969E9E9E9E9E9E9E",
      INIT_50 => X"4C4C4C4C4C4C4C4C4C4C4C4C4C8CD4D51D1D15151DD5D4D41515D58C4C4C4D55",
      INIT_51 => X"D5D5949494D5D594948C8C4C8C8C8C8C4C8C8C4C8C8C4C4C444C4C4C4C4C4C4C",
      INIT_52 => X"8C8C8C8C8C8C8C8C8C8C8C8CCC8CD5D5CCD5D5D5D5D5D5D5D5D5D5D5D5D4D5D4",
      INIT_53 => X"8C3A4343434343434343434343434444434343434C4C8C8C8C8B8C8C8C8C8C8C",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"D991480000089119191962A2A2A2626262A2A2A2A2ABA2A2625A5A19195A62A2",
      INIT_61 => X"62A3A2626219D1088078F7B7B7F7387878783F3F3F7FC0094991D1D9D11A1919",
      INIT_62 => X"6F6F2F6FB7FF383878C0094949494949911A63ABABAA6262A3AB625A19D91A1A",
      INIT_63 => X"66666626EFB0388080804000F8F0F0F8B7B7F0B0777770B7F0F0F8F8F8B0776F",
      INIT_64 => X"AF67676F676F6F6F6F676727E7E6DE9E9E9E9E9E96DE1EDEDE9D1E66661E6666",
      INIT_65 => X"303030303030303031303030313030303038303030703030303030F0A8A8A8AF",
      INIT_66 => X"9D54141414545C9DA6EF30F03078303030313130303030303030303030303030",
      INIT_67 => X"532324242424242424246D6D6DA6AFA65E5D5D5D5D5D5D9DA6373030787830EE",
      INIT_68 => X"95959595959596965525B0EF302F2F373070707078B9C31466AFA8A8AFAFAF6F",
      INIT_69 => X"78C9F6FFFFFFFFFFFFFFFFFFFF000000000000002830B02D1595959595959595",
      INIT_6A => X"5555555D555D5D5D5D55555555555555555555555555151515151515150CEC79",
      INIT_6B => X"192121191921211921192119192121102CDB242424242424242424E475A69555",
      INIT_6C => X"4949494992929292929292929249E7AA19192161192119191921191919212121",
      INIT_6D => X"9E9E9E9E9E9E9E9E9E9E9E9E9E9F9FA7E7E79E954B7A31303030E54849494949",
      INIT_6E => X"9E9E9E9EDEDFDEDFDFDFE7DFDFDFDFE79F9FDFDF9E9F9E9E9E9E9E9E5E5E9E9E",
      INIT_6F => X"4D4C4C4D555555554D4D554D5555955555555555559695969E96969E9E9E9E9E",
      INIT_70 => X"4C8C8C4C4C4C4C4C4C4C4C4C4C4C8C8C94D5D5D5D494954C4C4D4C4C0C4C4D4C",
      INIT_71 => X"D4D59495959595958C8C8C8C8C4C8C8C8C8C8C4C4C4C4C4C4C4C4C4C4C4C4C4C",
      INIT_72 => X"8C8C8C8C8C8C8C8C948CCC8CD48CD4D5D5D5D5D5D5D5D5D5D4D5D5D5D5D4D4D4",
      INIT_73 => X"8C3B4343434343434343434343434C4343434343438C8C8C8C8C8C8C8C8C8C8C",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => dina(8),
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => doutb_array(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => doutb_array(8),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(41),
      ENBWREN => enb_array(41),
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => enb,
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__19\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00100000"
    )
        port map (
      I0 => addra(12),
      I1 => addra(13),
      I2 => addra(14),
      I3 => addra(15),
      I4 => \addra_12__s_net_1\,
      O => ena_array(41)
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__19\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00100000"
    )
        port map (
      I0 => addrb(12),
      I1 => addrb(13),
      I2 => addrb(14),
      I3 => addrb(15),
      I4 => \addrb_12__s_net_1\,
      O => enb_array(41)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vga_ram_blk_mem_gen_prim_wrapper_init__parameterized41\ is
  port (
    doutb_array : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC;
    enb_0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vga_ram_blk_mem_gen_prim_wrapper_init__parameterized41\ : entity is "blk_mem_gen_prim_wrapper_init";
end \vga_ram_blk_mem_gen_prim_wrapper_init__parameterized41\;

architecture STRUCTURE of \vga_ram_blk_mem_gen_prim_wrapper_init__parameterized41\ is
  signal ena_array : STD_LOGIC_VECTOR ( 42 to 42 );
  signal enb_array : STD_LOGIC_VECTOR ( 42 to 42 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "INDEPENDENT";
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"FFFFFF01E3F000000000003FFFF007FFC3F8000003807DEFFE63CF1F80FFFF67",
      INITP_01 => X"0000000000000000000000200000000000009FF7FFFFFFFE3FFE0200002000FF",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"3FFFF8F1C1F00000000001FFFFF81FCE01FC0060078039FFFE22039F00FFEE03",
      INITP_05 => X"000000000000000000000000000000000000C7F7FFFFFFFD3FFF83700000000E",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"1FFFFC03E0F80000000807FFFFBC170000F801E01FC03BFFFC3F039E007C01FC",
      INITP_09 => X"00000000000000000000201000010000000043FDFFFFFFFEBFFFE53800000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0FFFFC01E0F8000000101FFFFF99F40000F003F83E4387FFF01F038638703383",
      INITP_0D => X"00000000000000000000301000000000000041F9FFFFFFFE7FFFFBFC39A00000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"19D14800000048D919195A6262626261195962616262625AD9191AD9D91A62A3",
      INIT_01 => X"62A2A2A262621A9108803FF7AFF73F3F3F37F7F7373F80C00049D1191A1A1A1A",
      INIT_02 => X"2F6F6FB7B7F838788008494909090951D11A63EBEB62D9191A1A19D91919191A",
      INIT_03 => X"EFEF2F3777B038408180404038F0F0F0B7F0F0B7777777B7F0F8F8F8F7B76F2F",
      INIT_04 => X"6F676F6767676F6F6F6F2727E7DEDE9E9E969ED6DE5EA7665E1EA7E7E7A6A6E7",
      INIT_05 => X"3030313030303030303079303030303038303030303030303030F0E8E8A8AFAF",
      INIT_06 => X"5D530AC2C2C20B145DA6EFF03030307839303030313030303030303030303030",
      INIT_07 => X"1D2E232424242424246D6D6D648AF0E8AFAFAFAFAFA6AEEF37303030393030E6",
      INIT_08 => X"959595959595959595D8F130305B929B9B9CA4A5A5AEF0C10B5C666666665D1D",
      INIT_09 => X"7025F6FFFFFFFFFFFFFFFFFFFFFFFF000000003F1C30EF7760D5D59595959595",
      INIT_0A => X"555D555D555D5555555555555555555555555555555555555555155515549770",
      INIT_0B => X"1921192121212121191919191921612156DBDB242424242424242424E496DD55",
      INIT_0C => X"4949494992499249929292929249E3A221192121211921191919212119211919",
      INIT_0D => X"9E9E9E9E9E9E9E9E9E9F9E9E9F9F9FA7E7E7DE958C4239303030934049494949",
      INIT_0E => X"9E9E9E9EDEDFDFDFE7DFE7DFDFE7E7E7A7E79F9E9E9E9E9E9E9E9E9E9E9E9E9E",
      INIT_0F => X"4C4D4C4D5595555555554D55555555555555555596559695969E969E969E9E9E",
      INIT_10 => X"4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C8D958C95954C4D4C4C0C0C0C4C4C4D",
      INIT_11 => X"8C9495948C8C8C8C8C8C4C4C4C4C8C8C8C4C8C8C8C8C4C4C4C444C4C4C4C4C4C",
      INIT_12 => X"8C8C8C8C8C8C8C8C8C8CCC8CD5D4D5D5D5D5D5D5D5D5D5D5D5D5D5D595D5D594",
      INIT_13 => X"8B434343434343434343434343434C4343444C4B8C8C8C8C8C8C8C8C8C8C8C8C",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"D1D14848484848D11919595A595A5A19191919D1191A19914848480049DA6263",
      INIT_21 => X"62626262A26219D9910978F7B7F73FF7F7B7B7B7F7F77880C049911A625A1A19",
      INIT_22 => X"2F6FF7F7F7383878800949490809084892DA1AABA3D9911A191A1A1A1A1A191A",
      INIT_23 => X"77707777B7F0F838788140784038F8F8F8F8B7B7776FB7B7F83838F8F7B76F6F",
      INIT_24 => X"6F672767676767676FAF672727DE9E9E9E96551EE6EFEFEFA6EF2F2FEFEFEF70",
      INIT_25 => X"3179793930303038B9B9B9B9B8B9793830303030303030F0F0F0E8A8AFAFAF67",
      INIT_26 => X"5C0BC2C1F9C1C20A145DAFF03030307979303030303030303030303030303030",
      INIT_27 => X"D4F81B24242424242424246D2476E8F0F0F0E8E8E8DF8DD51E5EA7E8707830E6",
      INIT_28 => X"9595959595959595954DF73A3A6F92929292929292D2D2D2DBDBE4E4371D0BCB",
      INIT_29 => X"3030C0B6FFFFFFFFFFFFFFFFFFFFFFFFFF00003F0930F0B0EB551515D5D5D5D5",
      INIT_2A => X"55555D5D5D5D5D5555555D5D5D5555555555555555555555555555551555D42D",
      INIT_2B => X"19212121191919211921212121212121C023DBDBDB242424242424249C3DA655",
      INIT_2C => X"494949494949494949929292929249396A192121211921191919192121212121",
      INIT_2D => X"5E9E9E5E9E9EA79E9F9F9E9E9F9F9F9FE7E7E7DE954B7A3030302F9B49494949",
      INIT_2E => X"9E9EA79EDFDEDEDFE7E7E7E7E7E7E7E7E7A7E79F9E9E9E9E9E9E9E5E9E9E9E9E",
      INIT_2F => X"4D4D4D4D554D4D555555555555555555555555555655559696969E9EDE9E9E9E",
      INIT_30 => X"4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4D4C4D4C0C4C0C0C0C4C4C4C4D",
      INIT_31 => X"94948C8C8C8C8C8C8C4C4C4C4C4C8C8C8C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C",
      INIT_32 => X"8C8C8C8CD58C8C8C8CD4CCD5D5D5D5D5D5D5D5D5D595D5D5D5D5D5D595959595",
      INIT_33 => X"8C434343434343434343434343444C4344434B4C8C8C8C8C8C8C8C8C8C8C8C8C",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"D190000000484891D11919191919D1D1D1D1904890D148C0C0BF37377FC091D9",
      INIT_41 => X"A362625A5A1AD1919149C03F37383F37F7B7AFB7B7F73878C049911A5A1A11D1",
      INIT_42 => X"6FB7F73878788080C0C149490809080849D21A621AD11962621A1A1A62621A62",
      INIT_43 => X"777777B0F0F8F8F83840407838F8F8F0B7B7B7776F77F738787838F8F7B7776F",
      INIT_44 => X"6727676F6F6F6767AF30EF672726DE9E969E96662FEFE6EF2F2F6F2F2F2F2F6F",
      INIT_45 => X"3038383130313030B9F9F9C101C1F9B97930303030F0F0F0E8A8AFAFAFAF6F67",
      INIT_46 => X"9D5302F9F8F8B9C10B5CA6EFF030313079797930307939303030303030303030",
      INIT_47 => X"82B9E41B2424242424242424242494F9F0F0F0F1F1A8574F4E4645458D8D1EEF",
      INIT_48 => X"A7DFDEDEDED5D5D5D5CCA20C4342939192929292929292D2DBDBDBDADBCACB82",
      INIT_49 => X"F030D3B6B6B6FFFFFFFFFFFFFFFFFFFFFFFFFF3F3FE630E8B7EC2B6BEA2161A0",
      INIT_4A => X"5555555D5555555555555D555555555D55555555555555555555555515555499",
      INIT_4B => X"212121192121211921212121192121211945D3DBDBDB24242424242424649E9D",
      INIT_4C => X"4949494949494949929249929292497DAB196121191921212121212119212121",
      INIT_4D => X"9E9E9E9E9E9F9E9E9E9E9F9EA7A7A7A7E7E727DEDD8C42793030303840494949",
      INIT_4E => X"9E9FE7E7DFDEE7E7E7E7E7E7E7E7E7E79F9F9E9E9E9E9E9E9E9E9E9E9E9E9E9E",
      INIT_4F => X"4C4D4D5555555555555555555555555555565556969696969E9E9E9E9E9E9E9E",
      INIT_50 => X"4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C0C4C4C4C4C4C4C4C",
      INIT_51 => X"948C958C8C4C4C8C8C4C4C4C4C4C4C4C4C4C4C4B4C4B4C4C4C4C4C4C4C4C4C4C",
      INIT_52 => X"8C8C8C8DD58C8C8CD4D4D5D5D5D5D5D5D5D4D5D5D5D5D5D5D595D59595958C95",
      INIT_53 => X"8C434343434343434343434344444C8C4443438C8C8C8C8C8C8C8C8C8C8C8C8C",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"9000F8FFC000004890191919D19090488848C0C00808C0B838F7B7B7F7F77F80",
      INIT_61 => X"62621919D99149080849098078383F38FFB76FB7B7F73F78C04991D9D11919D0",
      INIT_62 => X"B7F73F7880C0C00909C009080800C0C0C0D1DAD1D91A1A625A62626262625A1A",
      INIT_63 => X"2F2F77B0F8F8F8F838383838F8F0B7776F2F6F6FB7F878407840383838F8B7B7",
      INIT_64 => X"2727676767676F6FEF2F30AF26DEDE1EA7A7A7E72FEF2F2F6F776F2F2F2F2F2F",
      INIT_65 => X"303939313139303079F9F901F9F9F9F9B97930F0F0F0E8B0A8AFAF6F6F676767",
      INIT_66 => X"A6540AC1C1F9C1C10A54A6EFF030303038397979313131393030303030303030",
      INIT_67 => X"B9B9EDDB1B1B1B2324242424241B76F0F1F0F0F0F0F0D85050909090505746A6",
      INIT_68 => X"AFF76EAEF575F575F42AEACB4C556E899292929292929292DBDBDBDBD2F782B9",
      INIT_69 => X"6FF0EFBFB6B6FFFFFFFFFFFFFFFFFFFFFFFFFFF8FF0AF0E8EFA8A8B0EFEF3777",
      INIT_6A => X"555D5D555555555D5D555D5555555555555D5D55555555555555555555555555",
      INIT_6B => X"2121211921211919212119212121192161B7DBDBDBDBDB2424242424249C06DE",
      INIT_6C => X"49494949494949494949499292928A8A49621921212121192121211921211921",
      INIT_6D => X"9E9E9F9E9F9E9E9E9F9EA7E7E7E7E7E7E7E72727DED58B79303030E649494949",
      INIT_6E => X"9E9EE7DFDFE7DFDFDFE7DFDEE7E7E7E79EA79F9E9E9E5E9E9E9E9E9E9E9E5E9E",
      INIT_6F => X"4D4D4D4D4D5555555555555555555555555656565696969E9E9E9E9E9E9E9E9E",
      INIT_70 => X"4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4D4C",
      INIT_71 => X"95958C8C8C8C8C4C4C4C4C4C4C4C4C4C4C4C434C4C4C4C4C4C4C4C4C4C4C4C4C",
      INIT_72 => X"8C8C8C8C8C948CCC8CD5D5D5D5D5D5D5D5D5D5D5D59595959595958C8C8C8C8C",
      INIT_73 => X"8C43434343434343434343434444448C8C44434C8C4C8C8C8C8C8C8C8C8C8C95",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => dina(8),
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => doutb_array(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => doutb_array(8),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(42),
      ENBWREN => enb_array(42),
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => enb,
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__113\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00200000"
    )
        port map (
      I0 => addra(12),
      I1 => addra(13),
      I2 => addra(14),
      I3 => addra(15),
      I4 => ena,
      O => ena_array(42)
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__113\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00200000"
    )
        port map (
      I0 => addrb(12),
      I1 => addrb(13),
      I2 => addrb(14),
      I3 => addrb(15),
      I4 => enb_0,
      O => enb_array(42)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vga_ram_blk_mem_gen_prim_wrapper_init__parameterized42\ is
  port (
    doutb_array : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    \addra_12__s_port_\ : in STD_LOGIC;
    \addrb_12__s_port_\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vga_ram_blk_mem_gen_prim_wrapper_init__parameterized42\ : entity is "blk_mem_gen_prim_wrapper_init";
end \vga_ram_blk_mem_gen_prim_wrapper_init__parameterized42\;

architecture STRUCTURE of \vga_ram_blk_mem_gen_prim_wrapper_init__parameterized42\ is
  signal \addra_12__s_net_1\ : STD_LOGIC;
  signal \addrb_12__s_net_1\ : STD_LOGIC;
  signal ena_array : STD_LOGIC_VECTOR ( 43 to 43 );
  signal enb_array : STD_LOGIC_VECTOR ( 43 to 43 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "INDEPENDENT";
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
  \addra_12__s_net_1\ <= \addra_12__s_port_\;
  \addrb_12__s_net_1\ <= \addrb_12__s_port_\;
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"003FFE00F1FC000000000FFFFF991C00000007FDF0418FFFC11FC1807E70FF00",
      INITP_01 => X"000000000000000000007808000080000000207BFFFFFFFF7FFFFBFFFF000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"001FFE00FFF00000040603FFFF8B7807000007FFE081E7FF01F7E1FFBE03FE00",
      INITP_05 => X"00000000000000000001FC08000000000000201DFFFFFFFFFFFFFFFFFE000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"000FFF00FFE00000000201FFF38E3BFFC0000FFD8180F7F803FE71FFFE0E0800",
      INITP_09 => X"00000000000000000007FC000000400000002004FFFFFFFFFFFFFFE00C000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"000FFF007F800000000001FFEB000FFFE0001FF80F807FF0EFFE7FFFFF7C0000",
      INITP_0D => X"0000000000000000001FFE0400000000000010007FFFFFFFFFFFC1F000060000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"07C0F8FFC7C0FF009119191990904800C0C0BF8080B87838F7F7B7AF6F6FB7F0",
      INIT_01 => X"1922D991914909C0080909C0C9807F78783FB7B7B7B7F7788008494848909148",
      INIT_02 => X"383F78800908090909C9084949490887804991D11A1A1A1962A26222191A1A19",
      INIT_03 => X"2F2F70B0B0F8F8F8F8F8F8F8B7B76F2F2F2F2F77B7384040787838383838F738",
      INIT_04 => X"2767676767676767A72F70EF1EDE96672F2F2FEFEFEF2F2F2F2F2F2F2F2F2F2F",
      INIT_05 => X"303130303030303879B9B9F9F9F8F9F9B8B87830E8E8A8A8AFAF6F6767676767",
      INIT_06 => X"EF5D540AC2C2C20A0B5CA6EFF0F0303030307830313030313030303030303030",
      INIT_07 => X"B07070AEAEAEAEEEEEEE37373F7F7FA6F1F0F0F0F0F060905050905050904FD6",
      INIT_08 => X"AFA8A86FA8B1FACC5555D494545543929192929292929292929292DBDADC81B9",
      INIT_09 => X"22B0F0CAADB6B6B6B6B6F6FFFFFFFFFFFFFFFFFFFF00EEF0EFEFE8F0E8A8A8AF",
      INIT_0A => X"9D5555555D555D555555555D5D5D5D55555555555D5555555555555555555554",
      INIT_0B => X"21211919212119212119212121212121611134DBDBDBDBDBDB24242424E4EC1E",
      INIT_0C => X"494949494949494949494949494992414EAB1919191919212119191921211919",
      INIT_0D => X"9E9E9E9E9F9E9E9FA79FE7E7E7E7E7E7E727272727DE8C427930307936004949",
      INIT_0E => X"9EDEDFE7E7DFDFDFDFDFDEDFE7E7DFE7A79F9E9E9E9E5E9E9E9E9E9E9E9E9E9E",
      INIT_0F => X"4D4D4D555555555555555555555555559E56555556559E9E9E9E9E9E9E9E9EE7",
      INIT_10 => X"4C4C4C4C4C4C4C4C4C4C4C4C4D4C4C4C4C4C4C4C4C4C4C0C4C4C4C4D4D4C4D4D",
      INIT_11 => X"8C8C8C8C8C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C",
      INIT_12 => X"8C8C8C8C8C95D48C8CD4D5D5D5D5D5D5D5D5D5D595959595958C8C8C8C8C8C95",
      INIT_13 => X"8C434343434343434343434C444444848C8C8C4C4C4C8C8C8C8C8C8C8C8C8C8C",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"C700C0C0BFBFC70088D1D1914808C0B87F373F7F783F3FF7B7B76F6E6F6F77B7",
      INIT_21 => X"D9919191510808C0C0C9C0C809C0C0C0807F3FF7B7B7F73F78C0C0C0C0C0C0C7",
      INIT_22 => X"4080C009090949098009919291DADAC078C0C049D1191A62A2626222191A1A1A",
      INIT_23 => X"2F2F6F7077B0F8F0F8F0F0B7776F2F2F6F2F2F77F04040784038383F38784078",
      INIT_24 => X"6767676767AF6F676730282F67DE1EEF2FEFEFEFEF2F2F2F2F2F2F2F2FEFEFEF",
      INIT_25 => X"3030793030F03079797978B9C10101F9B9B9B8303070F0A8AFAF6F6767676767",
      INIT_26 => X"EFA65D5454141353549DA6EF3030303030787931303079303030303030303030",
      INIT_27 => X"B87070787878787079BACB1466A8F0B0F0E8E8EFEFEFA8D0505090505050508E",
      INIT_28 => X"EFEFE8AFE8F1F9034C55554C4B4B4C6589929292929292929292929292D2F782",
      INIT_29 => X"D6F7F0EFDCD3CA898180FFFFFFFFF6F6FEFFFFFFFFFFD3F0EFE8E6DDE6E6EEEF",
      INIT_2A => X"DD55555555555555555555555555555D55555555555555555555555555555554",
      INIT_2B => X"212119212119212121192161192121216121A6D3DBDBDBDBDBDBDB2424249C0E",
      INIT_2C => X"49494949494949494949494949494949DB5A2119612119212121212119191919",
      INIT_2D => X"9E9E9E9E9E9E9FDFE7E7E7E7E7E7E72020272728271ED48379303079DC484949",
      INIT_2E => X"E7DEE7E7E7DFDFE7DF9EDFDFE7DFE79FE79F9E9E9E9F9E9E9E9E9E9E9E9E9E9F",
      INIT_2F => X"4D4D55555555555555555555555555559E5655555E9E9E9E9E9E9E9E9E9E9EE7",
      INIT_30 => X"4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4D4D4D4D4D4D",
      INIT_31 => X"8C8C4C8C4C4C4C4C4C4C4C4C4C4C4C4C4C44444C4C4C4C4C4C4C4C4C4C4C4C4C",
      INIT_32 => X"8C8C8C94949494D4D4D4D5D5D5D5D5D4D5D59495D59595958C8C8C8C8C8C958C",
      INIT_33 => X"8C434443434443444343448C4C434C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"C0C7FFBF7FBFC00048918808C0BF3FF7F7F7F7F737F7F7B7B7B76E6F6F6F6FB7",
      INIT_41 => X"080849914908C0C0C0C0C0C0C0C0C00000C0B838F7F7F7373F7F7F7FBF80C0C7",
      INIT_42 => X"C0094909090809C0C009519191D9D991C08078C0491A6263A262626219D9D9D1",
      INIT_43 => X"EFEF2F2F6F77B7B0F0F0B0B7776F6F6F2F2F2FB0387878783838383880C009C0",
      INIT_44 => X"676727AF7870E867AF70702FA7A7EF2F6F2FEFEFE62FEFEFEFEFEFEFEFE7EFEF",
      INIT_45 => X"7939793030303079797979B9B9F901C1F9B8F9B8707030EFA86F6F6F67672767",
      INIT_46 => X"5EEFA6A69D9D9DA5A6E6EF303030303979793130313930307031303030303030",
      INIT_47 => X"B8B0B0B8B0B8B070B0B982CB5DAFB0F0E8A8A6A6A6A6A618509050909050504F",
      INIT_48 => X"090A1313DCDD26307A434B03023A02374949499292929292929292929292E582",
      INIT_49 => X"1424A8EFF0F0F0F0F0EFEFE6E6DDDCD4D3D2CAC1C0FFC0EFE8F0DC3F00000009",
      INIT_4A => X"A6555555555555555D55555D5D5D555D55555D55555555555555555555555555",
      INIT_4B => X"192119192121216121216119611919212161C8E3DBDBDBDBDBDBDBDBDB249BB5",
      INIT_4C => X"4949494949494949494949494949494941E8AB19192121191919211919212119",
      INIT_4D => X"9E9E9E9E9E9F9FE7E7E7E7E7E7272727282F6F6F2726DD8C4279303030A44049",
      INIT_4E => X"E7E7DFE7E7DFDFDFDFE7E7E7E79F9F9E9F9E9E9E9E9E5E5E5E9F9E9E9E9E9F9E",
      INIT_4F => X"55555555555555555555555555555656555655569E9E9E9E9E9E9E9E9EDEDFDE",
      INIT_50 => X"4C4C4C4C4C4C4C4C4C4C4C4D4C4C4D4C4C4C4C4C4C4C0C4C4C4C4D4D4D4D5555",
      INIT_51 => X"8C8C8C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C",
      INIT_52 => X"8C8C94D5D594D5D5D5D5D5D5D5D5D5D4D5D5D5D595D5958C8C8C8C8C8C8C8C8C",
      INIT_53 => X"8C43434344434343434C4C4C4C4C448C8C8C8C8C8C8C8C8C8C8C8C8C8C958C95",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"7F7FBFBF7F3737B800C0C0C0B837F7B7F7B7F7F7F7F7B7B7B7B7B76FAFB7B7F8",
      INIT_61 => X"C0C9C008C0C0C0C08080C0C0C0C0C00808C080787F3F3F3F3F3F373F7FBF80BF",
      INIT_62 => X"08090908C0C08078C951DADADAD9D9D94940783FC01A2262625A6262DA91D151",
      INIT_63 => X"EFEFEF2F2F2F77B0F0B0B7B7772F2F6F6F2FB7387878783838383840C9494908",
      INIT_64 => X"6767AFF93977AFEF7077B06F2F772F2F6F2F2F2FEFEFEFE7A7EFEFA7A7E7E7EF",
      INIT_65 => X"38393830717071797979B9B9B9F9C1F9B8B8B8B8B97030EFAFAFAFAFAF67676F",
      INIT_66 => X"8EF0EFEFEFAFEFEFEF2F30303030313130703031317879B9F9F9B9B979303030",
      INIT_67 => X"B9B07070B0B8B8B8B8B8C1CB14A6A8F0E8AF665D5454545E9050505050505050",
      INIT_68 => X"00000000000000000949525226F9F9315349494949929292929292929292D2B8",
      INIT_69 => X"9458B0E8EFE5E6E6EFEFEFF0F0F0F1F1F9FA030302392FF0F0F0E8C13F000000",
      INIT_6A => X"169D555555555555555555555555555555555555555D55555D55555555555555",
      INIT_6B => X"1919212121212121212121191919211921612155D3DBDBDBDBDBDBDBDBDBDBDC",
      INIT_6C => X"4949494949494949494949494949494949EBA321192121211921212119212121",
      INIT_6D => X"9E9E9F9E9F9F9FE7E7E7E72727272727282868686F271ED483793030794A0049",
      INIT_6E => X"DFE7DFDFE7E7E7DFE7E7E79FE79F9E9F9F9E9E9E9E9E9E5E9E9E9E9E9E9E9F9E",
      INIT_6F => X"4D55555555555555555555555555569E555E56569E9E9E9E9E9E9E9E9EDEE7DF",
      INIT_70 => X"4C4C4C4C4C4C4C4C4C4C4C4D4D4D4D4C4C4C4C4C4C4C4C4C4C4D554D4D55554D",
      INIT_71 => X"4C4C4C4C4C4C4C4C4C444C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C",
      INIT_72 => X"94948CD5D5D5D5D5D5D5D5D5D5D5D5D5D5D595D59595958C8C8C8C8C8C8C4C4C",
      INIT_73 => X"8C4343434343434444434C434C8C8C4C8C8C8C8C8C8C8C8C8C8C8C8C8C8D9594",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => dina(8),
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => doutb_array(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => doutb_array(8),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(43),
      ENBWREN => enb_array(43),
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => enb,
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__20\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00200000"
    )
        port map (
      I0 => addra(12),
      I1 => addra(13),
      I2 => addra(14),
      I3 => addra(15),
      I4 => \addra_12__s_net_1\,
      O => ena_array(43)
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__20\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00200000"
    )
        port map (
      I0 => addrb(12),
      I1 => addrb(13),
      I2 => addrb(14),
      I3 => addrb(15),
      I4 => \addrb_12__s_net_1\,
      O => enb_array(43)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vga_ram_blk_mem_gen_prim_wrapper_init__parameterized43\ is
  port (
    doutb_array : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC;
    enb_0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vga_ram_blk_mem_gen_prim_wrapper_init__parameterized43\ : entity is "blk_mem_gen_prim_wrapper_init";
end \vga_ram_blk_mem_gen_prim_wrapper_init__parameterized43\;

architecture STRUCTURE of \vga_ram_blk_mem_gen_prim_wrapper_init__parameterized43\ is
  signal ena_array : STD_LOGIC_VECTOR ( 44 to 44 );
  signal enb_array : STD_LOGIC_VECTOR ( 44 to 44 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "INDEPENDENT";
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"000FFFC0570000F80000007E58800FFFF0001FF07F80C9F07FC07FFFF0F80001",
      INITP_01 => X"0000000000000000003FFE000000000000001000FFFFFFFF9FFFE0F000070000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"000FF83FC03C001E0000003D9F000FFFF0003FF07C80C9FC0F80FFFFE000000F",
      INITP_05 => X"0000000000000000017FFE020000200000000800BFFFFFFFDFFFFF0E00038000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"000FF00F0F4000060000001C00000FFFE01E29F0C0C031F81F80FCFFCF8000FF",
      INITP_09 => X"000000000000000003FFFF0200000000000008003FFF8F01FFFFFF0E00038000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"001FF807D0204007000003FF00000FFFE01E09E186C000207F01FE7E0F8001F0",
      INITP_0D => X"00000000000000000FFFFF0000001000000000007FD4F807FFFFFF8FC003C000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"7F7F7F7FF76EAEF73737373F37F7B7AFB7B7B7F7B7B7B7B7F7F7B7B7B7B7F738",
      INIT_01 => X"08C0C0C0C0C0C0C0808000090849080800C0C0807878783F3F3737377FBFBF7F",
      INIT_02 => X"49807880808078387849DADAD9DA9151C03FF8B778D1D96262626219D1D1D191",
      INIT_03 => X"AFAFEFEF2F2F2F77B7B0B0776F6F6F776F6FF03838383838383F78C009919151",
      INIT_04 => X"30EF700141F8B8F838B0706F2F2F2F6F77772F2FEFE6A7E7E7A7E7E7EFE7E7E7",
      INIT_05 => X"313130787979797979797979B9B9F9F9B8B8B8B8B878703030E8EFE8AFAFEF70",
      INIT_06 => X"4EA730F030F0F0F030303031313030313938303071B9C1C10101014201C17979",
      INIT_07 => X"8278707070B8B0B8B8B9B9C214A6AFE8E8A75D140B0A0A0B1F18D8D8D8909050",
      INIT_08 => X"00000000000000000000404049E8F0F0254949494949929292929292929292A5",
      INIT_09 => X"55D5A5B0E6B6B6B6BFBF8080C1CAD3D3DCE5EF303A42023AF9F1F9DC3F000000",
      INIT_0A => X"7DDE555D55555D555D555D555555555D55555555555555555555555555555555",
      INIT_0B => X"21212121192121612119191919192121212121FFDBDBDBDBDBDBDBDBDBDBDB9B",
      INIT_0C => X"494949494949494949494949494949494949396A191919192121211961212119",
      INIT_0D => X"9FA7E7E7E7E7E7E7E7E727272720272728282F682F2726DD8B7A7070302F9340",
      INIT_0E => X"E7E7E7E7E7E7DFDFDFE7E79EE7E79E9E9E9E9E9E9E9E9E9E9E9E9E9E9E9E9F9E",
      INIT_0F => X"5555555555555555555555555555559E56565E9E9E9E9E9E9E9E9EE7DFDEE7E7",
      INIT_10 => X"4C4C4C4C4D4C4C4C4C4C4C4C4C4D4D4D4C4C4D4D4D4D4C4D4D4D554D554D5555",
      INIT_11 => X"4C4C4C4C4C4C4C4C4C444C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C",
      INIT_12 => X"94D4D5D5D5D5D5D5D5D5D5D5D5D5D5D595959595958D958C8C8C8C8C4C4C4C4C",
      INIT_13 => X"8C43434343444C444C4C434C4C4C4C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8CD594",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"787F7FAF2626266E6EAFB7AFB7AFAFB7B7B7B7B7B7AFB7F7F7F7F7F7383F3F40",
      INIT_21 => X"48084909C9C0C0C0C00991D1D1D15009C0808080C0C0C0C080B8BF7F7F80BF7F",
      INIT_22 => X"494038383878F8B03809515191914909C03FB76F8091D11A62621A1A1A1ADA91",
      INIT_23 => X"A7AFEFEF2F2F2F6F7777776F2F2F2F6FB7F0383838383838387840C049D1D191",
      INIT_24 => X"39B8B80101013938F8B02F2F7777707777776F2FEFA6A6A6A6A7E7E7A7A7E7EF",
      INIT_25 => X"30313930797979797979797870B9F9F9B9B8B8B8707030307030EFAFAFE8B801",
      INIT_26 => X"20603130313131303030EFE8E8F03030797871B9B9C1F9F9F9C1C101014201B9",
      INIT_27 => X"B9B9B979B9B9B9B9B8B9B9C2135DA7A8A8A75D130AC1C1C1C1C20B145D5F6060",
      INIT_28 => X"0000000000000000000000494025E8EFEF4A494949494992929292929292929B",
      INIT_29 => X"DDDCD9A8F08AADB6B6B6B6B6B6B6B6B6B6B6F6FFFFC0C0C9303A3A30C0FFC000",
      INIT_2A => X"649E9D5D5D5555555D5D555555555595959D9D9DDDDDDEDDDEDEDEDEDEDEDEDD",
      INIT_2B => X"21192119212121212119191919212119212121193C93DBDBDBDBDBDBDBDBDBDB",
      INIT_2C => X"49494949494949494949494949494949494145AB192121212121211921212119",
      INIT_2D => X"9FE7E7E7E7E7E727E72727272768272068286F2F682F27DD9482793030713800",
      INIT_2E => X"E7E7DFDFE7E7E7DFDFE79F9E9E9E9E9E9E9E9E9E9E9E9E9E9E9E9E9E9F9F9F9F",
      INIT_2F => X"55555555555555555555555655565556569E9E569E9E9E9E9E9E9EDEE7E7DFE7",
      INIT_30 => X"4C4C4D4C4C4C4C4C4C4C4C4C4C4C4C4D4C4C4C4D4D4D4D4D4D4D4D4D4D555555",
      INIT_31 => X"4C4C4C4C4C4C4C4C4C444C4C4C444C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C",
      INIT_32 => X"D5D5CCD5D4D5D5D5D5D5D5D5D5D5959595958C958C8C8D8D958D8D4C4C4C4C4C",
      INIT_33 => X"8C434343444C4444444C8C8C4C4C4C4C8C8C8C8C8C8C8C8C8C8C8C8C8C8CD5D4",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"7F37F7269DE6E6E6E66E6EAFAFAFAF6F6F6FAFAF6FB7F7F73838387880808080",
      INIT_41 => X"910949C980808080C051D1D9D1D1510080787880C0C00009C0C0C0BFBF7F7F7F",
      INIT_42 => X"C040F7B7F8F86F6F38C049094949490949098040095191191A191A5A1AD99191",
      INIT_43 => X"A7EFEF2F2F2F2F2F6F6F2FEFEFA7EF6F6FF038F838F7F738784040C049D19151",
      INIT_44 => X"B0B8B0B8F8F8F8B8B06F7070B0B0B0B7B0776F2FEFE6A6A6A6E7EFE7E7EFEFE7",
      INIT_45 => X"7979797979707979797979797879B8B9B9B8B0B070703030303028AFAFAF70B8",
      INIT_46 => X"30313030F0F0F0F030F08F454D458D8DCD79B9F9C1F9F9B9F9C1F9C1F90101C1",
      INIT_47 => X"B78B828282828282828182CA145DA7A8E8AF6614CAC1B8B8B9B9F9C10A54A5EF",
      INIT_48 => X"0000000000000000000000004012E8EFE81C4949494949494992929292929292",
      INIT_49 => X"579F17E8F1E6B6B6B6B6B6B6B6B6B6B6B6B6B6FEFFF6FEF61C033A02D3FFFF00",
      INIT_4A => X"9B8EDE555D55555555959DDDDEE6A66727DF5F1FDF575717D78F8F4F9797D717",
      INIT_4B => X"1919192121212121191921211921191919212121AF93DBDBDBDBDBDBDBDBDBDB",
      INIT_4C => X"4949494949494949494949494949494949499252621921192121191921192121",
      INIT_4D => X"E7E7E7E7E7E727272727272F2F68686868686F682F68271ED58B7A703030DD49",
      INIT_4E => X"E7E7DEE7DFDFE7DFDFDF9FE79F9E9E9E9E9E9E9E9E9E5E9E5E9E9E9E9E9EDFE7",
      INIT_4F => X"5555555555555555555555565655569E9E9E9E9E9E9E9E9E9E9E9EDFDFE7E7E7",
      INIT_50 => X"4D4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4D4C4D554D4D4D5555555555555555",
      INIT_51 => X"4C4C4C044C4C4C4C4444444C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C",
      INIT_52 => X"8CD5D4D5D4D5D5D5D595D595D5D5D595958C8C958D8D8D8C8C8C4C4C4C4C4C4C",
      INIT_53 => X"8C444C434C434C4C8C4C8C8C4C4C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8CD58C",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"AFB7AE269D9D9D9DE62E6FB76F6E6F2E2E6F6E6E6E6EF7788080B8C008080809",
      INIT_61 => X"08C08080408080C00149919148480080783F787880C0C00808C080BF7F3737F7",
      INIT_62 => X"78B72F2F2FEFA72F38C909090908094949915151515191D9D1D91AD9D1915149",
      INIT_63 => X"EFEFEF2F2F772F6F6F772FEFA6A6A62F6FB7F0F038FFF7787878800049490880",
      INIT_64 => X"30707070B0B8B07777707770B07777777777772FEFA6A6A6A6EFEFE7EFEFEFEF",
      INIT_65 => X"C1797979797979797979797170307070787070703030EFEFEFEFEFEFAF67AFE8",
      INIT_66 => X"E8F031F030303031313160905050505006A7C1B9F9F9B9B9B9B9B9B9C1010101",
      INIT_67 => X"9CD4CCCBCBCCCBCBCBCBCB14155EAFB0F0A8A6540BC1B9B8B8B8B8B9C20B5DA7",
      INIT_68 => X"FFFF000000000000000000000040E6F0E8EE4949494949494949898989929291",
      INIT_69 => X"2D2D6DDDF9F180ADB6B6B6B6B6B6B6B6B6B6B6B6B6F7FFFFFF393A3AEFFFFFFF",
      INIT_6A => X"9BEC6695959DDDE6A7271F174E46FD75EDAD6D2524E4E4E4E4E5E5E5E52D2D2D",
      INIT_6B => X"192119192119212119192119192121212121192110ECD3DBDBDBDBDBDBDBDBDB",
      INIT_6C => X"0049494949494949494949494949494949494196AB1919191919192121211921",
      INIT_6D => X"E7E7E7E72727272727272027686868686868686868282027DE8C8279303031ED",
      INIT_6E => X"E7E7E7E7DFE7DFDFE79F9F9E9F9E9E9E9E9E9E9E9E9E9E9E9E9E9F9FDFE7E7E7",
      INIT_6F => X"5555555555559655965E56569E56569E9E9E9E9E9E9E9E9EDEDEE7DFDFE7DEE7",
      INIT_70 => X"4C4C4D4C4C4C4C4C4C4C4C4C4C4C4C4D4C4D4D4D4D4D4D4D5555555555555555",
      INIT_71 => X"4C4C4C4C044C444C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C",
      INIT_72 => X"D4D5D5D5D5D5D5D5D5D595D5D595958C9595958C8D8C8D8C4C4C4C4C4C4C4C4C",
      INIT_73 => X"8C43434C434C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8CD48C8C8C",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => dina(8),
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => doutb_array(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => doutb_array(8),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(44),
      ENBWREN => enb_array(44),
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => enb,
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__114\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00200000"
    )
        port map (
      I0 => addra(13),
      I1 => addra(12),
      I2 => addra(14),
      I3 => addra(15),
      I4 => ena,
      O => ena_array(44)
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__114\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00200000"
    )
        port map (
      I0 => addrb(13),
      I1 => addrb(12),
      I2 => addrb(14),
      I3 => addrb(15),
      I4 => enb_0,
      O => enb_array(44)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vga_ram_blk_mem_gen_prim_wrapper_init__parameterized44\ is
  port (
    doutb_array : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    \addra_12__s_port_\ : in STD_LOGIC;
    \addrb_12__s_port_\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vga_ram_blk_mem_gen_prim_wrapper_init__parameterized44\ : entity is "blk_mem_gen_prim_wrapper_init";
end \vga_ram_blk_mem_gen_prim_wrapper_init__parameterized44\;

architecture STRUCTURE of \vga_ram_blk_mem_gen_prim_wrapper_init__parameterized44\ is
  signal \addra_12__s_net_1\ : STD_LOGIC;
  signal \addrb_12__s_net_1\ : STD_LOGIC;
  signal ena_array : STD_LOGIC_VECTOR ( 45 to 45 );
  signal enb_array : STD_LOGIC_VECTOR ( 45 to 45 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "INDEPENDENT";
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
  \addra_12__s_net_1\ <= \addra_12__s_port_\;
  \addrb_12__s_net_1\ <= \addrb_12__s_port_\;
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"3C1FF803FFE0000380007FFF00000FE0001800E13EE00000FF073E781F8001E0",
      INITP_01 => X"00000000000000001FFFFF8100000000000004003B407FFFF7FFFFFFC001C000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"FDF81803FDD02001C001FFFF87FFFF8000100465BEF80003FFFC0EF0FF8FF1C0",
      INITP_05 => X"00000000000000001FFFFF810000080000000400040FFFFFFBFFFFFFFE01FE80",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"FEFFE801F8F00000F003FFFFFFFFFE00018003FCDEF8000E07E3C7E0FFFFFA03",
      INITP_09 => X"00000000000000003FFFFF808000080000000200000FFFFFFFFFFFFFFE00FA00",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"FFFFAC03C1FFE7C0F803FFFFFFFF31C0C7C00379CEE00038000FE323CFFFF909",
      INITP_0D => X"0000001000000001BFFFFFC080000000000002000007FFFFFFFFFFFFFF00E400",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"262626DD9D9D9D9EE6266E6F262626262E2E2F6E6E6EF7B8C080800891914949",
      INIT_01 => X"80404078787880C00908080800C07F37F7F737387880C00848C0BF7F37F7AE6E",
      INIT_02 => X"F72FAFA766A7AF7780C0C9090909080949915149494991D1D1D1D1D191514908",
      INIT_03 => X"6F706F6F77776F2F6F6F2FE7A62F2F77B7B77777B7F0F0F73840C0494908013F",
      INIT_04 => X"287078707070707070776F702F2F2F2F2F2F2F2FEFA666A7EFEFEF2F2F2F2F2F",
      INIT_05 => X"01C1797978717879797979793030303030F0F0F0E8E8E8E8EFEFEFE8E8AFAFAF",
      INIT_06 => X"AFF0F0F0F0F0F0F0F0F0E8D050505050508EB9B9B9B9B9797979787979B90101",
      INIT_07 => X"89C21E1D1D1DD58C8CD4D5151D66AFB0F0F0AF5D0BC2B9B8B8B8B8B9F9C21466",
      INIT_08 => X"FFFF00000000000000000000000013F0EFE82F262625251C5C5C5B5B5B9B9392",
      INIT_09 => X"6D6D6CB839FADD6DAD6DB6B6B6B6B6B6B6B6B6B6B6B6B6FFF6DDFAF9F9C9FFFF",
      INIT_0A => X"DB9B56E65E5F17867564E49B9B9BDCE4E424242424242424246D6D6D6D6D6D6D",
      INIT_0B => X"1921211921212121212119192121212119212161215E92DBDBDBDBDBDBDBDBDB",
      INIT_0C => X"004949494949494949494949494949494949499A9A6119216121211961212121",
      INIT_0D => X"E7E7E727202727272720682F68686F2F68686868682828271ED5837930303194",
      INIT_0E => X"E7E7E7E7E7DFE7DF9FDFDF9F9E9E9E9E9E9E9E9E9E9E9E9E9E9FDFE7E7A7E7E7",
      INIT_0F => X"5555555555559655565E5E5E5E9E9E9E9E9E9E9E9E9E9EDFE7E7DFDFE7E7DFE7",
      INIT_10 => X"4C4C4C4C4C4D4C4C4C4C4C4C4C4C4C4D4D4D4D4D55554D4D5555555555555555",
      INIT_11 => X"4C444C044C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C",
      INIT_12 => X"D5D5D5D5D5D5D5D5D5D595959595958C958C958C8D8D8D4C4C4C4C4C4C4C4C0C",
      INIT_13 => X"8C434C4C4C4C4C8C8C8C8C4C8C8C8C8C8C8C8C8C8C8C8C8C958C959594D5D5D4",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"E5E6E65D5D5D5D5DA6262E26E6E6E6E6E6E6EEEE266FF080C0C00949D1914809",
      INIT_21 => X"383838383878B8C0C0C0B8B8B83FAF6E6F6EB7F73F78C009C07F7F37F6AE6E66",
      INIT_22 => X"38F7EFEFAFA7EFF880C8C9C0C00909094991914949494991D191919149098078",
      INIT_23 => X"B7F8B0B0B0B0B0B7776F2FEF2F777777B76F2F77B038F7B7F778C04901C049C0",
      INIT_24 => X"EF37303028EFA7EFEFEFEFEFE6A7A6A6AFA7A7A6A666A7A7A72FB0B077777777",
      INIT_25 => X"0101F9797979797979797978303030E8E8E8AFA8A8AFAFEFAFE8A8AFAFAFAFAF",
      INIT_26 => X"A7E8F0F0F0F030F0E8E8302050505050504EEFB9B97979303870307179B9F901",
      INIT_27 => X"0C1D27272767DFFDFDFDFDFCFC040404454D8C1D14CA81B9B9B8B8B8B9C20B5D",
      INIT_28 => X"FFFFFFFFFFFFFF0000000000000000EFE8EFF0F0F0F0F030F0303039418BCCD4",
      INIT_29 => X"6D6D6D6DE63AF1BF6D6DB66DB6B6B6B6B6B6B6B6B6B6B6FFF6C0F0F0F1DDF6FF",
      INIT_2A => X"DB9B754E2D249B9B9BDBE4E32424242424242424242424242424246D6D6D6D6D",
      INIT_2B => X"191921192121191921212119192121192121211921C8DB92DBDBDBDBDBDBDBDB",
      INIT_2C => X"9B00494949494949494949494949494949494941F06A19212121212121212121",
      INIT_2D => X"E7E7E7272727272720206F6868686868686868686828682726DD8B7A313030EF",
      INIT_2E => X"E7DFE7DFDFE7E7E79FDFDE9F9E9E9E9E9E9E9E9E9E9E9F9E9F9EE7E7E7E7E7E7",
      INIT_2F => X"55555555555555565E9E569E9E9E9E9E9E9E9E9E9EDEDEDFE7E7DFE7E7E7E7E7",
      INIT_30 => X"4C4C4C4D4C4C4C4C4C4C4C4C4C0C4D4C4D4D4D4D4D4D4D555555555555555555",
      INIT_31 => X"4C4C4C04044C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4D4C4C4D4C4C4C4C4C4C4C4C",
      INIT_32 => X"D5D5D5D5D5D5D5D5D595D5959595958C958C958C958D4C4C4C4C4C4C4C4C4C4C",
      INIT_33 => X"D5444C4C4C4C4C8C8C8C4C4C8C8C8C8C8C8C8C8C8C8C8C8CD5959594D5D5D5D5",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"E69D5D151515155E9EE6E6A6A69EA6A6A6A6E6E6E66E380148494989910880C0",
      INIT_41 => X"B7B7B7B7F73878787F7F37F7B76EE6E6E6E62E6FF737B8807F3737F7AE6E2666",
      INIT_42 => X"C18077EFA6A7EFB77880C080C9090909499191515109489191919149C0783FF0",
      INIT_43 => X"F8F8F8B0F8F8F83878F02F2F77B0B07777777777B7F0383878783FC1B8C05151",
      INIT_44 => X"AFEFAFAF66666767A7A6A6A7A6A6666626261E666666EF2F2FB0F8B077B0F0F8",
      INIT_45 => X"01414201B9797979797978303030F0E8EFA8A8AFAFAFAFAFAFAFAFAF6F67676F",
      INIT_46 => X"A6EFF0F0F0707037EFA7EEA7D89090909057D779793930303030317979B9F9C1",
      INIT_47 => X"28686F6F68686F57C6C6C7C6C6C6C6C6C6C6FD8D5DCBCA82B9B9B9B9B981CB14",
      INIT_48 => X"FFFFFFFFFFFFFF00000000000000001CF0EFF0E8F030F028302F3030798BD5E6",
      INIT_49 => X"6D6D6D6489F9F9936D6D6D6DB6B6B6B6B6B6B6B6B6B6B6B6B6B6E5B0A8AFC0FF",
      INIT_4A => X"DBDB9B9B9BDBDBDBDBDBDCDB242424242424242424242424242424246D246D6D",
      INIT_4B => X"211921211919192119191921211921212121192121210D92DBDBDBDBDBDBDBDB",
      INIT_4C => X"010049494949494949494949494949494949494134AB21192119191921192121",
      INIT_4D => X"E7E727272727272828276868686868686F68686F6868282727DE944239303030",
      INIT_4E => X"E7E7E7DFE7E7E7E7DFDFDFDF9E9E9E9E9E9E9E9E9E9E9FE79FDFE7E7E7E7E7E7",
      INIT_4F => X"5555565555569E9E9E9E9E9E9E9E9E9E9E9E9EDEDFDFDFDFDFE7E7E7E7E7DFE7",
      INIT_50 => X"4C4C4C4D4C4C4C4C4C4D4C4C0C0C4D4C4D4D4D4D4D5555555555555555555555",
      INIT_51 => X"044C040C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4D4C4C4C4C4C4C4C",
      INIT_52 => X"D5D5D5D5D5D5D5D5D5D5959595958C958D8D8D8C8D8D4C4C4C4C4C4C4C4C4C04",
      INIT_53 => X"8C4C8C4C4C4B4C4C8C8C8C4C8C8C8C8C8C8C8C8C8C8C8C8C95959595959595D5",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"9D1DD4D5151515155D9E5E5D5D5EA6E6E6A6A6A6E626B7800949080878F7F738",
      INIT_61 => X"2F2F2F6F77F7F7F7F7AF6F2EE6A6A65D5EA6E626AFF77837F7F737AF6E6E9D9D",
      INIT_62 => X"8080B72FAFAFEFB0787880090909090991919191490849494909C88078B7776F",
      INIT_63 => X"3838F8F0F83838408140F86F2F77F8F8B7B0B7B7B7F7388008807880C00949C0",
      INIT_64 => X"6F67676726261E66A766EFEFEFEF661EDEDE1EEFB077F8414038B87770B0F8F8",
      INIT_65 => X"0101014101F97979797030303030F0E8A8AFAFAFAF6FAFAFAFAFAF6F676F6767",
      INIT_66 => X"A6EF3030B8F92FA69D9D9D9DA7A7E0E8E8E8A03030F0F0F0F0F0307979B9B9C1",
      INIT_67 => X"276868686868701FC6C6C6C6C6C6C6C6C606C7051E1DD4CBCAC2C282C2C20B14",
      INIT_68 => X"FFFFFFFFFFFFFFFF0000000000000009EFE8E83030EF30282830303039428CDE",
      INIT_69 => X"6D6D6D6D6DEFF1EF766D6D6D6DB6B6B6B6B6B6B6B6B6B6B6B6B689B0AFA893F6",
      INIT_6A => X"DBDBDBDBDBDBDBDBDBDBDBDBDB24242424242424242424242424242424246D6D",
      INIT_6B => X"19216121212121212119211919212121211921192121FFDA9292DBDBDBDBDBDB",
      INIT_6C => X"E65200494949494949494949494949494949494941016A192121212121191919",
      INIT_6D => X"27E727272727272820686868686868686868686868282828271ED58339303030",
      INIT_6E => X"DFE7E7E7E7A7E79F9EE7E7DF9E9E9F9F9E9E9F9E9E9EDFE7E7DFDFE7E7E7E727",
      INIT_6F => X"5555555555569E9E9E9E9E9E9E9E9E9EDF9EDFDFDFDFDFE7E7E7E727E7E7E7E7",
      INIT_70 => X"4D4C4C4C4C4D4C4C4D4C4D4D4D4C4C4D4C4D4D55555555555555555555555555",
      INIT_71 => X"0C4C0C044C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4D4C4C4C4C4C",
      INIT_72 => X"D5D5D5D5D5D5D5D5D59595959595948C8D8C8C8C8C4C4C4C4C4C0C4C4C044C0C",
      INIT_73 => X"CC4C4C4C4C4C8C4C8C8C8C8C8C8C8C8C8C8C8C8C8C95959595D5D5D5D595D5D5",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => dina(8),
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => doutb_array(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => doutb_array(8),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(45),
      ENBWREN => enb_array(45),
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => enb,
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__21\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00200000"
    )
        port map (
      I0 => addra(13),
      I1 => addra(12),
      I2 => addra(14),
      I3 => addra(15),
      I4 => \addra_12__s_net_1\,
      O => ena_array(45)
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__21\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00200000"
    )
        port map (
      I0 => addrb(13),
      I1 => addrb(12),
      I2 => addrb(14),
      I3 => addrb(15),
      I4 => \addrb_12__s_net_1\,
      O => enb_array(45)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vga_ram_blk_mem_gen_prim_wrapper_init__parameterized45\ is
  port (
    doutb_array : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC;
    enb_0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vga_ram_blk_mem_gen_prim_wrapper_init__parameterized45\ : entity is "blk_mem_gen_prim_wrapper_init";
end \vga_ram_blk_mem_gen_prim_wrapper_init__parameterized45\;

architecture STRUCTURE of \vga_ram_blk_mem_gen_prim_wrapper_init__parameterized45\ is
  signal ena_array : STD_LOGIC_VECTOR ( 46 to 46 );
  signal enb_array : STD_LOGIC_VECTOR ( 46 to 46 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "INDEPENDENT";
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"FF7FF7FFC5FF9FE01C0FFFFFFBC18F8007E003BBCEF003E3F07FF04380FFFCC0",
      INITP_01 => X"0000000000000000FFFFFF8300000400000001000003FFFFFFFFFFFFFFF07000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"FF7FF7F788FFFFE00807FFFFC7C01E000060031FEE700F0FFFFFF83E003FFE7F",
      INITP_05 => X"0000004800000001FFFFFF81C00000000000060000007FFFFFFFFFFFFFF06FF0",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"CF7FFFF030FBFFF00003FFFDCFC00600000003FFDFB008FFFFE01FE0000FFFFF",
      INITP_09 => X"000000C00000000FFFFFFF81C00002000000300000001FFFFFFFFFFFFFFC07FF",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"F03FFBF838F1FFF80001FF003FE00000000000FF9FD319FF80000FC0000FFFFF",
      INITP_0D => X"000001E00000001FFFFFFF81E00000000001800000000FFFFFFFFFFFFFFF87FF",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"15D5D4D5D5D5D5D5151D1D5D5D5E5E5E9E9E5D5E9EA626B73F3FF7AE2E26266F",
      INIT_01 => X"E6A6A6E62F6F6F6F26E6E6E6A65E1D1D1D5EA6E62EB7F7F7B737AF2626269D1D",
      INIT_02 => X"8080F72FAFA7EFF8383840C10909095192D991914900C0C0807878F7772FEFE7",
      INIT_03 => X"F8F8F8F0F8383838387838F0776FB7B7B7F8F0F0F0F77880C009C080C109C0B8",
      INIT_04 => X"2727262727DE1E67A7E72F70B0682FEF66DE2FF83840404178F7B0B0B0B0F8F8",
      INIT_05 => X"F9F9F9010101B93070303030F0E8E8A8A8AFAFAFAF6F6F67676FAFAF676F6727",
      INIT_06 => X"A6EF3078F938B7E59493939393949DE6EF3030F0F0B0B0F0F0F0F0307079B9B9",
      INIT_07 => X"2667686F6F6FAF6F0EC6C6C6C6C6C6C6C6C6C7FDD6661D1D141414141414545D",
      INIT_08 => X"FFFFFFFFFFFFFFFFFFFFFFFF0000000725F0EFE8303737303730303030428BD5",
      INIT_09 => X"6D6D6D6D6493F0F081646D6D6D6D6DB6B6B6B6B6B6B6B6B6B6B6B7A6AFAFA6FF",
      INIT_0A => X"DBDBDBDBDBDBDBDBDBDBDBDBDBDB24242424242424242424242424242424246D",
      INIT_0B => X"211919212121191921192121212119192119192162AB623492DB92DBDBDBDBDB",
      INIT_0C => X"30F70049494949494949494949494949494949494045AB212121212119212121",
      INIT_0D => X"27272727282027272060206868686868686868686828202827E7D58C7A31F0F0",
      INIT_0E => X"E7E7DFE7E7E79FE79E9FE79E9EDF9E9E9E9E9E9F9FE7DFE7E7E7E7E7E7E7E7E7",
      INIT_0F => X"5555555555559E55559E9E9E9E9EDE9EDEDFDFDFE7DFE7E7E7E7E7E7E7E7E7E7",
      INIT_10 => X"4C4C4C4C4C4C4C4C4D4D4D0C4C4D4D4D55555555555555555555555555555555",
      INIT_11 => X"4C4C0C044C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C",
      INIT_12 => X"D5D5D5D5D5D5D5D5959595959595958D8C8C8C8C4C4C4C4C4C4C044C044C440C",
      INIT_13 => X"D44C4C4C4C8C8C8C8C8C8C8C8C8C8C8C8D8C948C8CD5D5D5958C95D595D5D5D5",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"D48C8C8C8D9595D5D5D515151D1D5E5E1D5E5E5E9E9EE62E2FEFEEE6A6A6A6EF",
      INIT_21 => X"5E5E5EA6A6A6A6A65E5E5D1D1E1E15151D1D1D5EA62E6E6EAF2E9E5D5D5D15D5",
      INIT_22 => X"C940382FAF67A777F03840C109000891D9D99149C078383FF76F2F2FE6E6A6A6",
      INIT_23 => X"B0B0B0B0B0B7B7B7F83838F8F0B7B07777B7B7B0B0F878C0000949C080C0C0C1",
      INIT_24 => X"2626E7DEDE1E66A7A7EF2F77B7B7F8F87777F838383838F8F8B0B0777770B7B0",
      INIT_25 => X"B9B9B9F901C1B9703070703030E8E8A8A8AFAFAF6FAF6F6F6767676F6F676F67",
      INIT_26 => X"EF30B9C101F86F25DC934A42020A539DA6EFF0F0B0B0A8B0B0F0F030317079B9",
      INIT_27 => X"262F6F6F6666666696C6C6C6C6C6C6C6C6C6C6C6456F6766665E5E5ECD145DA6",
      INIT_28 => X"F6FFFFFFFFFFFFFFFFFFFFFF000000070AF1F030F1A9A9A8A8E8E8F0307982D4",
      INIT_29 => X"24246D6D6477E8F09D6D6D6D6D6D6D6DB6B6B6B6B6B6B6B6B6B6B68BA8AFAF81",
      INIT_2A => X"DBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDB242424242424242424242424242424",
      INIT_2B => X"61212119191921192121192119191919196AABA342E7349B929292DBDBDBDBDB",
      INIT_2C => X"F09D000000004949494949494949494949494949499252621921211919192161",
      INIT_2D => X"27272F2827282768686868686868686F686868682828282820E7DE95433930F0",
      INIT_2E => X"E7E7E7DFE7A7A79FE79F9E9E9E9E9EE7E79E9EE7E7E7E7E7E7E7E7E7E7E7E727",
      INIT_2F => X"5556569E9E9E9E9E9E9E5E9E9E9EDEDFDFDFDFE7E7E7E7E7E727E7E727E7E7E7",
      INIT_30 => X"4C4D4C4C4C4D4D4C4C4D4D0D4D4D4D4D4D554D55555555555555555555555556",
      INIT_31 => X"040C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4D4C4D4D4C4D",
      INIT_32 => X"95D5D5D5D5D5D5D5959595959595958D8D4C8C8C4C4C4C4C4C4C4C4C4C4C440C",
      INIT_33 => X"D58C8C4C4C8C8C8C8C8C8C8C8C948C8C8D958C9595D5D5D5D5D595D5D5D5D5D5",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"944C4C4C8C8C8C9595D5D5D515151D1D1D1D5D5E5EA6A6E6E6A6A6A6A6A69EE6",
      INIT_41 => X"5E1E1E1E1D1E1E1D1D1D1DD5DDD5D5D5DDDDDD1D5D9EA6E6A65D15D5D5D5D495",
      INIT_42 => X"C978F8EF676667AFEFB038400991DAD9DAD1510880F76F2FE65E5EA65E66665E",
      INIT_43 => X"777077777777B7B7B0B0B7B0B7B777B7B7B7B0B7B7F030788080C880387840C1",
      INIT_44 => X"EF67DEDE26AFAFAFAFEF2F6FB7F0F0B0B7F8F8F8F83838B07070702F68777777",
      INIT_45 => X"7979B9F9C1C1F9B978B9B9B87030E8AFAFAFAFAFAFAF6767AF6F67AFE8E830E8",
      INIT_46 => X"458D16E72FB0B725D34A410101C102539DEFEFB0B0B0A8A8A8B0F0F030303071",
      INIT_47 => X"F3FB044C1D151414D5C6BEC6C6C6C6C6C6C6C6C6FD1E6F6F6F6F67AF97050505",
      INIT_48 => X"F6F6F6F7FFFFFFFFFFFFFFFFFFC7380007303A393A752C2C2C2B2B6B6B6B6BB3",
      INIT_49 => X"24246D6D6D649DF0E87F6C6D6D6D6D6D6D6D6DB6B6B6B6B6B6B6B6BFAFAFA89D",
      INIT_4A => X"DBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDB24242424242424242424242424",
      INIT_4B => X"212121211919211921212119191962ABAB4A972C92498A929292929292DBDBDB",
      INIT_4C => X"EFF0A400090049494949494949494949494949494900A7AB1919211919211921",
      INIT_4D => X"2F272727272828686828686F6F686868686868686828282027E7DF954B3A30E8",
      INIT_4E => X"E7E7E7E7E7E79F9E9F9E9E9F9E9E9F9E9F9F9EE79FE7E7E7DFE7E7E727272727",
      INIT_4F => X"569E9E9E9E9E9E9E9E9E9E9E9E9E9EDFDFDFE7E7E7E7E7E72727E7E7E7E7E7E7",
      INIT_50 => X"4D4D4C4C4C4D4D4D4D4C4D4D4D4D555555555555555555555555555555555555",
      INIT_51 => X"4C0C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4D4D4D4C4C4C4C4C4C4C4D",
      INIT_52 => X"D5D5D5D5D5D59595959595959595958D8D8D8C8C4C4C4C4C044C044C4C04044C",
      INIT_53 => X"D48C8C8C8C4C8C8C8C8C8C8C8C958C8C8C8CD49495D5D5D5D5D59595D5D5D5D5",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"8C4C4C4C4C8C8C959595D5D51515155E1E1D5D5E9EA6E6A6A6A65E5E5EA69EE6",
      INIT_61 => X"1DDDDDDDD5DDD5D5D5D5D5959595959595D5D5D51D1D1D1D1D15D5D4D494D595",
      INIT_62 => X"78F877A7676767AF66EFB07851DA621AD9D949C040FF6FE6A65E1E1D1E1E1E1D",
      INIT_63 => X"2F70776F776F7777B7B7B7B0777777777777777777B7B7B73838387838783878",
      INIT_64 => X"7070EFAFEFEFA7A7AFAFEF6FB0B7B7B0F8F0F0F0B7B7B72F282F2F2F282F2F2F",
      INIT_65 => X"7979B9F9F9F9C1B9B9B8B8B9703030E8AFEFAFAFA8AFAFAF28303070B0B87870",
      INIT_66 => X"0F06C6C5FD8D7725DC4A4201F9F9C10A54A6EFF0B0A8A8A8A8A8F0F0F0313031",
      INIT_67 => X"7574746B8CCBCBCACB4DBEBE86C6C6C6C6C6C6C6FE4DA8686FA86FA8604F0F0F",
      INIT_68 => X"8B898180B8FFFFFFFFFFFEFFFFFFFFFFFF1C4C4B4BC535353535757575757575",
      INIT_69 => X"24242424242478F0F093646D6D6D6D6D6D6D6DB6B6B6B6B6B6B6B6B59CA8AFAF",
      INIT_6A => X"92DBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDB242424242424242424242424",
      INIT_6B => X"2121211921212121212119216AAB52E7348A498A92929292929292929292DB92",
      INIT_6C => X"EFF04B000000494949494949494949494949494949419AA32119212119191921",
      INIT_6D => X"27282827282828206868686868686868686868682F272F2727E7E79E4C4239F0",
      INIT_6E => X"E7E7E7E79F9F9F9FE79F9E9F9E9EDFDF9E9E9FE7E7E7E7E7E7E7E72727272727",
      INIT_6F => X"5E569E9E9E9E9E9E9E9E9E9E9E9EDEDFDFE7E7E7E7E7E727272727E7E7E7E7E7",
      INIT_70 => X"4D4C4D4C4C4C4C4D554D4D4D4D4D4D4D55555555555555555555555555969696",
      INIT_71 => X"4C4C4C4C4C4C4C444C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4D4C4C4C4D4C4C4D",
      INIT_72 => X"D5D5D5D5D595959595959595948D958C4C8C4C4C4C4C4C4C0C04044C04044C4C",
      INIT_73 => X"D58C8C8C8C4C8C8C8C8C8C8C8C8C8D8CD595D5D5D5D5D5D5D5D595D595D5D5D5",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => dina(8),
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => doutb_array(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => doutb_array(8),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(46),
      ENBWREN => enb_array(46),
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => enb,
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__83\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00800000"
    )
        port map (
      I0 => addra(12),
      I1 => addra(13),
      I2 => addra(14),
      I3 => addra(15),
      I4 => ena,
      O => ena_array(46)
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__83\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00800000"
    )
        port map (
      I0 => addrb(12),
      I1 => addrb(13),
      I2 => addrb(14),
      I3 => addrb(15),
      I4 => enb_0,
      O => enb_array(46)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vga_ram_blk_mem_gen_prim_wrapper_init__parameterized46\ is
  port (
    doutb_array : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    \addra_12__s_port_\ : in STD_LOGIC;
    \addrb_12__s_port_\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vga_ram_blk_mem_gen_prim_wrapper_init__parameterized46\ : entity is "blk_mem_gen_prim_wrapper_init";
end \vga_ram_blk_mem_gen_prim_wrapper_init__parameterized46\;

architecture STRUCTURE of \vga_ram_blk_mem_gen_prim_wrapper_init__parameterized46\ is
  signal \addra_12__s_net_1\ : STD_LOGIC;
  signal \addrb_12__s_net_1\ : STD_LOGIC;
  signal ena_array : STD_LOGIC_VECTOR ( 47 to 47 );
  signal enb_array : STD_LOGIC_VECTOR ( 47 to 47 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "INDEPENDENT";
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
  \addra_12__s_net_1\ <= \addra_12__s_port_\;
  \addrb_12__s_net_1\ <= \addrb_12__s_port_\;
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"F83FFFF802F9FFFE00003C0003E001C0000000041E279BC0000000000003FFFF",
      INITP_01 => X"000000080000002FFFFFFF81E000010000040000000003FFFFFFFFFFFFFE03FF",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"F80001FC00F9FFFF0000398003E007E0000000019DC727C00000000000007FFF",
      INITP_05 => X"000000000000001FFFFFFF00F00001000020000000001FE003FFFFFFFFF803FF",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"F8001FFD01FFFFFF0000010401C00FF80000000FC3814F800000000000007FFF",
      INITP_09 => X"000000000000005FFFFFFF00F0000000008000000000000000FFFFFFFFF801FF",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"FC000FDD82FFFFFF0000017E03801FF8000E3E0FCB80BF000000000000003FFF",
      INITP_0D => X"000000000000007FFFFFFF00F0000080020000000000000000FFFFFFC3FC017F",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"4C4C4C4C4C8C959595959595D5D5151D1D1D5D5DA6E6E6A6A65E5E5E5EA69EE7",
      INIT_01 => X"D6DE959595959595959595959595959595D5D5D5D5D5D5D5D5D5D4D58C8C9595",
      INIT_02 => X"B0F86FA76766EFB02F6F4009911A62621AD949803877E6A6A65EDDDEDEDEDEDE",
      INIT_03 => X"2F2F2F2F2F2F6F777777777777772F2F2F2F6F77777777B7B7B0F7F7F738B777",
      INIT_04 => X"B0B0B0B0B02FEF66A7A7EF6FB7B76FB7B7B7B7776F2F2FEFEFEF2F2F68302F2F",
      INIT_05 => X"307079B9F9F9F9F9B9B9B870703030303028EFEFAFEF30283030707070B0F8F8",
      INIT_06 => X"0F0F0F0F0F05A62FDD934A0101C1C10B149EAFA8B0A8A8A8A8A8B0F0F0F0F130",
      INIT_07 => X"757D7D75FBCB81B9B983C6868686868686C6C6C6C6FD27686FA8A8F0F097070F",
      INIT_08 => X"AFAFAFAFAFA6A6E5DDD4D3D3CACAC90900004B95944D75343434343475757575",
      INIT_09 => X"24242424646464A5F0EF766D6D6D6D6D6D6D6D6D6D6E6DB6B6B6B6B580A8AFAF",
      INIT_0A => X"9292DBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDB24242424242424232424",
      INIT_0B => X"21211921191921211961AAA30145924949929292929292929292929292929292",
      INIT_0C => X"E8E8EF5300494900494949494949494949494949494900F06A19211921212119",
      INIT_0D => X"2F272820282828202868686868686868686868682828282027E7E7DE954B3AF0",
      INIT_0E => X"E7A79FDFDF9E9F9F9F9E9E9E9E9E9E9E9F9F9FE7E7E7E7E7E7E727E727272F2F",
      INIT_0F => X"9696969E9E9E9E9E9E9E9EDEDEDEDFE7E7E7E7E7E7E7E7E7E7E7E7E727E7E7E7",
      INIT_10 => X"4D4D4D4C4D4D4D4D554D4D4D4D4D554D55555555555555555596559696559696",
      INIT_11 => X"044C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4D4D4C4C4C4C4D4C4C4D",
      INIT_12 => X"D5D5D595959595959595958D94958D8D4C4C4C4C4C4C4C4C0C0C4C4C040C4C04",
      INIT_13 => X"D58C8C8C8C8C8C8C8C8C8C8C8C8C958CD5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"4C4C4C4C4C8D95958D959595D5D5D5D5D51D5D5E5EA6A6A6A6665E5E5E5EA6E7",
      INIT_21 => X"95959595959595959595959555559595959595D5D5D595D5D5D4948C8C8C8D4D",
      INIT_22 => X"EF2F2FEFA7E7F83838C14991911A1A62D90878F777E6A6665E1DDDDEDDD59595",
      INIT_23 => X"2F2F2F2F2F2F2F6F7777776F77772F2F2F2F2F2F2F2F77B77777777777772FEF",
      INIT_24 => X"F8F0F8F8B0B0EF5E66A6EFB0B0F0B7B77777776F2FEFA7A7A7A6EF2F2F2F2F30",
      INIT_25 => X"307078B8B9B9F9B9B9B8B870703030303730EFEFEF3030EFEF3030707070B8F8",
      INIT_26 => X"0F0F0F0F0F06D62FE69C4B0A0ACACA0B1466A7A8A8A8A8A8A8A8B0B0F0F0F0F0",
      INIT_27 => X"757575757342B97870798445454D4D4E4E4E4F4F4F06DF686F6FAFAFEF200707",
      INIT_28 => X"AFAFAFAFAFAFA8E8E8E8F0F0F13A434C4C43949D9D9DFD2C3434343434357575",
      INIT_29 => X"EFEFEFEFEEEE254AF0F08A636464646D6D6D6D6D6D6D6DB6B6B6B6B6B69DA8AF",
      INIT_2A => X"9292DBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDB1B1B1B1B1B1B2424E5E5EEEEEF",
      INIT_2B => X"2121192121211962AAA3E8EC49498A9292929292929292929292929292929292",
      INIT_2C => X"F0EFF0380000000000000049494949494949494949490034AB21211919212121",
      INIT_2D => X"282828282820682728282868686828686868682828282027E7E7E7DF954C3A31",
      INIT_2E => X"E7E79E9F9E9E9E9E9E9E9E9E9F9E9E9EE7E7E7E7E7E7E7E7E7E7E72727272F2F",
      INIT_2F => X"96569E9E9E9E9E9E9E9E9EDEDEDEDFDFDFE7E7E7E7E7E7E7E7E7E7E7E7DFE7E7",
      INIT_30 => X"4C4C4D4C4D4D4D4D4D554D554D5555555555555555555556555596969696969E",
      INIT_31 => X"4C4C0C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4D4C4C4C4D4D4D4D4D",
      INIT_32 => X"D5D595959595959595959595958C4C4C4C4C4C4C4C4C4C4C0C0C0C4C4C040C4C",
      INIT_33 => X"D54C8C8C4C8C8C8C8C8C8C8C95D5D58CD5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"4C4C4C4C4C8D8D959595959595D5D5D5D5151D5E5EA6A6A6A6A6A69E5E9EA6E6",
      INIT_41 => X"959595955555555595559555555595954D9595958D8D8C9594948C8D958C4C4C",
      INIT_42 => X"AFA72FB0B8B03840C992DA9291D1DA62903F6F2FE6A6A65E1EDDDD9696969596",
      INIT_43 => X"2F2F2F2F2F2F2F2F6F6F6F2F2F2F2F2F2F2F2F2F2F2F2F77776F2F2FEFEFEFEF",
      INIT_44 => X"F8F8F8B0F8F82F675EE76FB7B7B0B0B06F6F6F2FEFAF676666A7A7EFEF2F2F2F",
      INIT_45 => X"30307979B9B9B9B8B8B8B8707030303030303030303030EF2830303030E830B0",
      INIT_46 => X"070F0F0F0F0F05A7E6A55D5C141414141D6667AF6F686868A8A8A8B0B0F0F0F0",
      INIT_47 => X"757575757432817870707070707070787982CC1D6768276767266666A6674FC7",
      INIT_48 => X"AFAFAFAFAFAFEFEFEFEFEFE8F03903549E9E959595954D353434343434343575",
      INIT_49 => X"1A1A1A1A1A1A1150E8E8A68A41407F77766D6D6D6D6D6D6D6D6DADB5AD8AB0AF",
      INIT_4A => X"92929292DBDBDB9BDBDBDBDBDADADADADBE4A6AFB17B7C4E4F0F10111A1A1A1A",
      INIT_4B => X"191919212121AAA3EFE341494992519292929292929292929292929292929292",
      INIT_4C => X"F0EFF0A649000000000049490049004949494949494949494962212119612121",
      INIT_4D => X"272828282828282828682728686868282827282F28202020E7E7E7E7DE944339",
      INIT_4E => X"A79F9E9E9E9E9E9E9E9E9E9E9E9E9EE7E7E7E7E7E7E7E7E7E727E7272020282F",
      INIT_4F => X"9E9E9E9E9E9E9E9E9E9E9EDEE7E7DFE7E7DFE7E7E7E7E7E7E7E7E7E7E7E7E79F",
      INIT_50 => X"4C4C4D4D4D4D4D554D555555555595555555555555555555555596969696969E",
      INIT_51 => X"0C4C4C4C4C4C4C4C4C4C4C4C4C4C4D4C4C4D4C4D4C4D4C4C4C4C4D4D4C4C4D4D",
      INIT_52 => X"D59595959595959595959595958C4C4C4C4C4C4C4C4C4C0C0C4C0C4C4C4C4C4C",
      INIT_53 => X"D58C8C8C8C8C8C8C8C8C95959595D5D4D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"4C4C4C4D4C8D95959595959595D5D5D5DDDD1D1D5D5E5EA65EA6A65E9EA69EEE",
      INIT_61 => X"555555554D55554D555555554D559595559595554D9595954C948C4D4C4D4C4C",
      INIT_62 => X"A7A777F838F838808092D991914949514077E6A65E5E1E1EDD95959596969595",
      INIT_63 => X"2F2F2F2F2F2F2F2F2F2F2F2FEFEFEF2F2F2FEFEFEFEFEF2F2F2F2F2FEFEFEFEF",
      INIT_64 => X"B0B0B077B0B0EF66A62F6F776F77B0776F2F2FEFA7676626666667AFEF2F2F2F",
      INIT_65 => X"307078787878787878B8B8707030303030303030283028E828F0E8AFAFAFEF70",
      INIT_66 => X"C60707070F0FC6D6F0A7A6A6A6A65E6666676F6868686868A8A8A8A8F0F0F0F0",
      INIT_67 => X"3475757575B37979707070707070707030798BD41E676827261DD514145DD7C6",
      INIT_68 => X"AFA8E299D8D818206067A7AFE8F13A4B54958C4B4B4B4C7DEC34343434343435",
      INIT_69 => X"232424242423241B20EFE8F0F0B0B0AFAFA6A59C948B8180BFB7B676ADADA6A8",
      INIT_6A => X"9292929292DB92DAD2D2D2DBA4AF7A450F111A1B242424242424242424232424",
      INIT_6B => X"211919196AABF0E3414949494949499292929292929292929292929292929292",
      INIT_6C => X"F0E8F0F0EE000000000000004900004949494949494949004DAB212121211921",
      INIT_6D => X"272827282828282827682828682828682827682728202027E7E7E7E7DE954B02",
      INIT_6E => X"9E9E9E9E9E9E9E9F9E9E9E9E9F9EE7E7E7E7E7E7E7E7E7E7E727272727202F28",
      INIT_6F => X"9E969E9E9E9E9EDFDEDEE7E7E7E7DFE7E7E7DFE7E7E7E7E7E7E7E7E7E7E7A79E",
      INIT_70 => X"4D4D4D4D4D4D555555555555555555555555965596559655959696969E9E9E9E",
      INIT_71 => X"4C4C4C4C4C4C4C4C4D4C4C4C4D4C4C4C4C4C4C4C4C4C4D4C4D4D4C4D4C4C4D4D",
      INIT_72 => X"D59595959595959595959595958D4C4C4C4C4C4C4C0C0C0C4C4C4C4C4C4C4C4C",
      INIT_73 => X"D58C8C8D8C8C8C8C95958DD5D5D5D5D4D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => dina(8),
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => doutb_array(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => doutb_array(8),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(47),
      ENBWREN => enb_array(47),
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => enb,
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__22\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00800000"
    )
        port map (
      I0 => addra(12),
      I1 => addra(13),
      I2 => addra(14),
      I3 => addra(15),
      I4 => \addra_12__s_net_1\,
      O => ena_array(47)
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__22\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00800000"
    )
        port map (
      I0 => addrb(12),
      I1 => addrb(13),
      I2 => addrb(14),
      I3 => addrb(15),
      I4 => \addrb_12__s_net_1\,
      O => enb_array(47)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vga_ram_blk_mem_gen_prim_wrapper_init__parameterized47\ is
  port (
    doutb_array : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC;
    enb_0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vga_ram_blk_mem_gen_prim_wrapper_init__parameterized47\ : entity is "blk_mem_gen_prim_wrapper_init";
end \vga_ram_blk_mem_gen_prim_wrapper_init__parameterized47\;

architecture STRUCTURE of \vga_ram_blk_mem_gen_prim_wrapper_init__parameterized47\ is
  signal ena_array : STD_LOGIC_VECTOR ( 48 to 48 );
  signal enb_array : STD_LOGIC_VECTOR ( 48 to 48 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "INDEPENDENT";
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"FC0007861AF7FFFF0000007F81007FF8031FFF0FCD8F78000000000000001FFE",
      INITP_01 => X"000000000000007FFFFFFF00780000000400000000000000007FFFFFE001F1BF",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"FE00078000FFFFFF078040FFC0007FF0007FFFDF8190C0000000000000000FFF",
      INITP_05 => X"000000000000007FFFFFF800780000401000000000000000007FFFFFE000088F",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"FE0007800FFFFFFEFF8040FFC0003FE000FFFFFF81E7C00000000000000007FF",
      INITP_09 => X"00060000000003FFFFFFF8007C0000000000000000000000003FFFFFF0000883",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"FF00038003FFFFFFFF8000FF80F03FE003FF9FFFD01F000000000000000007FF",
      INITP_0D => X"004F6000000003FFFFFFE0003C0000008000002800000000003FFFFF500004C0",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"4C4C4C8D4C8D9595959595959595D5D5D5D5D5151E5E5E5E5EA6A6A6A6A6A626",
      INIT_01 => X"555555554D55555555554C55555555959595954C4D4D4C4D4C4C4C4C4C4D4C4C",
      INIT_02 => X"A7EF77F83838F838C14991498078403F6FE6A65E1DDDDDDD9595959555559595",
      INIT_03 => X"2F2F2F2F2F2FEFEF2F2F2FEFEFA6A6EFE6E6E6E6E6EFEEEE2F2F2F2FEFEFEFEF",
      INIT_04 => X"EF28707070772FEF2F70776F6F706F6F2FEFEFA767666626662666EFEF2F2F2F",
      INIT_05 => X"3030303030303030303070707070303030303030372F303030E8AFAFAFAFAFEF",
      INIT_06 => X"0F0F07C6C607C705AFA8EFEF30EFAFAF6F6F6F6F686F6868A8A8A8A8B0B0F0F0",
      INIT_07 => X"34343535752C3A7970707070707070703079828CDD276F271ED58BCBCB0B144F",
      INIT_08 => X"A8AF73A4A3A3A3A3A3A29AA2A2E1E1226A72B2F17A3A79FC34EC2C2C34343435",
      INIT_09 => X"1B1B2323231B231B59EFEFAF939C9DA6A6AFAFA8B0B0B1B1B1F9F9F1EFE5AFB0",
      INIT_0A => X"929292929292929BA570440F1A24242424242424242423231B1B1B1B1B1B1B1B",
      INIT_0B => X"212161AB01344149494949494949494992929292929292929292929292929292",
      INIT_0C => X"39F0EFF05400000000000000490000494949494949494941525A622121192161",
      INIT_0D => X"282F28282828282828282868272828282828272828202727E7E7E7E7E79E8C02",
      INIT_0E => X"9E9E9E9E9EA79E9E9E9E9E9E9E9EA79F9FE7E7E7E7E7E7E7E727272027202F27",
      INIT_0F => X"969E9E9E9EDEDFDE9EE7E7E7E7E7E7E7E7E7E7E7E7E7E7E7E7E7E7E7E79FE7E7",
      INIT_10 => X"4D5555554D4D5555555555554D55955555555555555596969696969E9E9E9E9E",
      INIT_11 => X"4C4C4C4C4C4C4C4C4D4C4C4C4C4C4D4D4D4C4D4C4D4D4D4D4D4D4D4D4D4C4D4D",
      INIT_12 => X"D595959595959595959595958C4C4C4C4C4C4C4C4C0C0C0C4C4C4C4C4C4C4C4C",
      INIT_13 => X"D58C8C8C8C8C958C8C8DD58DD5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"4C4C4C8C4C8D8D958D959595959595D5D5D5D5DD1D1D5E5E5EA65E5EA6A6A6E6",
      INIT_21 => X"55555555554D55554D4D4D55555555959595954D4C4C4C4C4C4C4C4C4C4C4C4C",
      INIT_22 => X"A62FB0B7B7B7B738C9490940F0B76F2FA65EDDDDDD9595959555555555555555",
      INIT_23 => X"2F2F2F2F2F2F2F2F2FEFEFE6EFA6A6A6A6A6A6A6A6E6A6E7E7EF2FEFEFEFEFAF",
      INIT_24 => X"EFEF2F70B0B0B070776F6F2F6F2F2F2F2FEFEFA767661E262626A7EF3770706F",
      INIT_25 => X"3030303030F0F0F0E83030707070303030EF2F302F303030E8E8AFAFAFAFA7AF",
      INIT_26 => X"CDD5D697974F4F061FF0F0F0F0F0F0A8AF68A8686F6868A8A8A8A8A8B0F0E8F0",
      INIT_27 => X"343434343434B281797030303030303070707A8BD52627271ED4838281C1C2CC",
      INIT_28 => X"F0F0B2ECA3A3A3A3A4A3A3A4A4ACACA4A3A3A3A2F130303A75ECECEC342C2C34",
      INIT_29 => X"1B1B1B231B1B23231A60E8AF7624242D6D76777F78418A8B9CA6E8F9FAFAFAF1",
      INIT_2A => X"92929292929292AF1B2425242424241C24242424242424241B231B1B1B1B1B1B",
      INIT_2B => X"216AA25649414949494949494949494949499292499292929292929292929292",
      INIT_2C => X"3AF0E8EFEF9C00000000004900000049494949004949494900EFAB1921211919",
      INIT_2D => X"282728282828272728282828282828282F27202020E7E7E7E7E7E7E7E79E9543",
      INIT_2E => X"9F9E9E9E9E9EA79E9F9E9E9E9E9EA7A7E7A7E7E7E7E7E7E7E727272720282828",
      INIT_2F => X"9E9E9E9E9EDEDFDFDFE7E7E7E7E7E7E7E7E7E7E7E7E7E7E7E7E7E7E7DFE79FE7",
      INIT_30 => X"554D4D554D554D55555555959555555555555555965596969696969E9E9E9E9E",
      INIT_31 => X"4C4C4C4C4C4D4C4C4C4C4C4D4C4D4D4C4D4D4D4D4D4D4C4D4D4D4D4D4C4D4D4D",
      INIT_32 => X"D5959595959595958D95958D4C4C4C4C4C4C4C4C4C4C0C4C4C4C4C444C4C4C4C",
      INIT_33 => X"D58C8C8D8C8C948CD5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"4C4C4C8D959595959595959595959595959595D5D51D1D5E5E5E5E5E5EA69EE6",
      INIT_41 => X"55554D55554D5555554D4D4D5595955555954D4D4D4C4C4C4C4C4C4C4C4C4C4C",
      INIT_42 => X"AF2F772F2F77B738808038772FE6A65E5E1EDD95959595555555555555555555",
      INIT_43 => X"776F2F2F2F2F2F2FEFEFA6A6A6A7A6661E1E1E666666A666A6EFEFEFEFAFEFAF",
      INIT_44 => X"EFEF7070B7B0B0772F2F2F2F2F2F2F2F702FE7A7666626262667EF3770707070",
      INIT_45 => X"F0F0F0F0F0F0E8E8F03030303030303028EF30302F30302FEFE8A8AFAFA7A7AF",
      INIT_46 => X"F8F9C2CB141E672760B0B0B0A8B0B0A8AF66AF6F6868B0B0A8A8A8A8B0F0F030",
      INIT_47 => X"3434343434342B7AB97970703030303030787982D41E26271ED48381B9B9B9B8",
      INIT_48 => X"C2F9F97463A3A3A3A3A3A3A3A3A3ACACACECECA461303037B4ECECECECEC3434",
      INIT_49 => X"1B1B1B1B1B1B1B1B1B99EFF04B24242424246464646464646D6D6D6D767FBFDD",
      INIT_4A => X"92929292929292DBA225242424242424241C241B1B242424241B1B23231B1B1B",
      INIT_4B => X"AB01A300494949494949494949494949494992494A92929292924A4A92929292",
      INIT_4C => X"3AF1F0EFF00100000000000000000000494949490049494900E3AB2119211921",
      INIT_4D => X"272828282828272828282868282F28282727202727E7E7E7E7E7E7E7E7DE9E4C",
      INIT_4E => X"9E9E9E9E9E9E9E9E9E9E9E9E9E9FE7E7E7E7E7E7E7E727272727272720282727",
      INIT_4F => X"9E9E9E9E9EDFDFDFDFE7E7E7E72727E7E7E7E7E7E7E7E7E7E7E7E7E7DFE7E79F",
      INIT_50 => X"554D4D555555555555555555955596959555969E969E969E9696969E9E9E9E9E",
      INIT_51 => X"4C4C4C4C4C4D4C4D4C4C4D4D4D4D4D4D4D4D4C4D4D4C554D4D4D4D4D4D4D4D4D",
      INIT_52 => X"D59595959595959595958D4D4C4C4C4C4C4C4C4C0C4C4C4C4C4C4C4C4C4C4C4C",
      INIT_53 => X"D58C8C8C8C8C8C8CD5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"4C4C4D8D958D959595959595959595959595D5D5D51D1D1D1D1D5E5E5E5E5DE6",
      INIT_61 => X"555555555555554D4D4D4D559595554D954C4D4D4D4C4C4C4D4C4C4C4C4C4C4C",
      INIT_62 => X"EFEF2FEF2F2FB7F8FF772EE7A6661E1DDD959595555555555555555555555555",
      INIT_63 => X"772F2F2F2F2FEFE7E6A7A65E1E665E1E1EDDDD1E1E1E66666666A6A6A6A7A7AF",
      INIT_64 => X"A72FB07077B0706FEFEFEFEF2F282F2F702FEF66661E266666AFEF2F6F707077",
      INIT_65 => X"F0F0F0E8F0F0F0E8E8303030302F2F302F2F30302F303030E8AFAFAF6F676767",
      INIT_66 => X"B8B8B982CBD5266FA8A868A8A86868A8A837242E37784141A6B0B0B0B0F0F0F0",
      INIT_67 => X"3434343434352CF2824279797979797979797A83D4DE272726D58B82B9B8B070",
      INIT_68 => X"3AC202BBAC63A3A3A3A3A3A3A3A3A3A3ACACECACE2F03037F235ECECECECECEC",
      INIT_69 => X"1B1B1B1B1B1B1B1B231AA8F0AF2D242424246D6D6D6D6D6D6D6D6D6D6D6D64B7",
      INIT_6A => X"9292929292929289C32D2424242424241C1C1C1B2424241B1B2424242324231B",
      INIT_6B => X"9F49004949494949494949494949494949494949498A4A4A024A19791A929292",
      INIT_6C => X"4339F0E8E8A75200000000000000000049490000494949494900386A191962AB",
      INIT_6D => X"272828282828282828202828272F2720272727E7E7E7E7E7E7E7E7E7E7E79E55",
      INIT_6E => X"E79F9E9E9E9E9E9F9F9F9E9FA79EE7E7E7E7E7E7E7E7272727272F2727272727",
      INIT_6F => X"9E9E9E9E9EE7E7E7E727E7E727272727E72727E7E7E7E7E7E7DFE7DFE7E79F9F",
      INIT_70 => X"4D4D4D5555555555555555555555559695969696569E9E969E9E9E9E9E9E9E9E",
      INIT_71 => X"4C4C4C4D4C4C4C4D4D4D4C4C4C4C4C4C4D554D4D4D4D4D4D4D4D4D4D4D554D4D",
      INIT_72 => X"D595959595959595954C4C4C4D4C4C4C4C4C4C4C0C0C4C4C4C4C4C4C4C4C4C4C",
      INIT_73 => X"D58C8C8C8C8C8D9595D5D5D5D5D5D5D5D5D5D5D5DED5D5D5D5D5D5D5D5D59595",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => dina(8),
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => doutb_array(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => doutb_array(8),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(48),
      ENBWREN => enb_array(48),
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => enb,
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__115\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00100000"
    )
        port map (
      I0 => addra(12),
      I1 => addra(13),
      I2 => addra(15),
      I3 => addra(14),
      I4 => ena,
      O => ena_array(48)
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__115\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00100000"
    )
        port map (
      I0 => addrb(12),
      I1 => addrb(13),
      I2 => addrb(15),
      I3 => addrb(14),
      I4 => enb_0,
      O => enb_array(48)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vga_ram_blk_mem_gen_prim_wrapper_init__parameterized48\ is
  port (
    doutb_array : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    \addra_12__s_port_\ : in STD_LOGIC;
    \addrb_12__s_port_\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vga_ram_blk_mem_gen_prim_wrapper_init__parameterized48\ : entity is "blk_mem_gen_prim_wrapper_init";
end \vga_ram_blk_mem_gen_prim_wrapper_init__parameterized48\;

architecture STRUCTURE of \vga_ram_blk_mem_gen_prim_wrapper_init__parameterized48\ is
  signal \addra_12__s_net_1\ : STD_LOGIC;
  signal \addrb_12__s_net_1\ : STD_LOGIC;
  signal ena_array : STD_LOGIC_VECTOR ( 49 to 49 );
  signal enb_array : STD_LOGIC_VECTOR ( 49 to 49 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "INDEPENDENT";
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
  \addra_12__s_net_1\ <= \addra_12__s_port_\;
  \addrb_12__s_net_1\ <= \addrb_12__s_port_\;
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"1F0007C003FFFFFFFFC600FF80F07FF00FFF4FFFF87C000000000000000005FF",
      INITP_01 => X"00AFA000000003FFFFFFC0003C000021000001D800000000001FFFFFA8000440",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"FE03E00003FFFFFFFFC401FF80F1FFFBBFFF06FFFFF0000000000000000003FF",
      INITP_05 => X"01078000000003FFFFFB00003E00000000000FF800000000001FFFFFE800003F",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"006BFFC001FFEFFFFFE003FF81F1FFFFFFFE00DFBF800000000000000000731F",
      INITP_09 => X"0207C000000007FFFFFF00003E00001000000FF800000000001FFFFFF8000200",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"03FDFFF001FFEFFFFFF007FFC1E1FFFFFFFE00F8180000000000000000007C0F",
      INITP_0D => X"0FC38000000007FFFFFC00001F0000000001BFF800000000000FFFFFFC000200",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"4D4C4C8D95959595959595958D4D95959595D5D5D51DD51D1D1D1D1E5E5D5DA6",
      INIT_01 => X"555555554D4D4D4D4D4D55555555555555554D4C4D4D4D4D4D4C4D4C4C4C4C4C",
      INIT_02 => X"66EFEFEFEF2F2F2F2FA666665E1DDDDD95555555555555555555555555555555",
      INIT_03 => X"2F2F2F2FEFEFEFA6A6A666661E1E1E1EDE1EDEDE1E1E1E1E1E1E262667A7A766",
      INIT_04 => X"A72F70777070776FEFEFA7EF2F2F2F2F2FEFA7676626266667AFEFEF2F2F2F2F",
      INIT_05 => X"F0F0E8E8F0F0E8E8E8E8303030EFEF303030307030303728E8AF6F6766676767",
      INIT_06 => X"707078B982D41E676F6F68686F686868B04B1B1B2423241B78B0A8B0A8F0F0F0",
      INIT_07 => X"ECECEC2C3434342B8B8B8B8B83838B8B8B838B8CD51E272F271ED483B9787070",
      INIT_08 => X"E603C2022C6363A3A3A3A3A3A3A3A3A3A3A3ACACA369303030B4ECECECECECEC",
      INIT_09 => X"1B1B1B1B1B1B1B1B231BE1F0F1412324242424246D6D6D6D6D6D6D6D6D6D6D6C",
      INIT_0A => X"9292929292929292DCA424242424242424242424241C1B242424241B24242323",
      INIT_0B => X"0041494949494949494949494949494949494949490949210978D8B0090A9292",
      INIT_0C => X"4C3AF0E8AFF0F0000000000000000000000000494949004949003CAB196A623C",
      INIT_0D => X"2027282828282F2828282820202020272720E7E7E7E7E7E7E7E7E7E7E7E79F95",
      INIT_0E => X"E79E9E9E9F9F9F9E9EA79F9F9E9EE7E7E7E7E7E7E7E7272727282F27272F2828",
      INIT_0F => X"DE9E9EDFE7DFE7E727E727E72727272727E727E7E7E7E7E7E7E7E7E7E7E79F9F",
      INIT_10 => X"5595555555555555555555555555569596969E9E9E9E9E9E9E9E9E9E9E9E9E9E",
      INIT_11 => X"4C4D4C4C4D4D4D4D4D4D4C4D4C4C4D4D4D4D4D4D4D4D4D4D4D4D4D4D4D55554D",
      INIT_12 => X"9595959595958D958D4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4D",
      INIT_13 => X"D58C8C958C9595D5D5D5D5D5D5D5D5D5D5D5D5DED5D5D5D5D595D5D5D5D5D5D5",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"4C4C8C959595959595959595954D9595D5D5D5D5D5D51D1D1D1D1D1D1D1D1DA6",
      INIT_21 => X"5555550D55554D554D4D4C5595554D554D4D4D4D4C4C4D4C4C4C4C4D4D4C4C4C",
      INIT_22 => X"2666A6A7A7A7A6A666261E1DDDDD955555555555555555555555555555555555",
      INIT_23 => X"EF2FEFEFA6A6A6A6A6A666661E1E1E1EDEDDDEDEDE1E1EDE1E1E1E2666666626",
      INIT_24 => X"EF2F777770706F2FEFEFEFEF2F2F2FEFEFAFA7676766666667AFAFAFEF2FEFEF",
      INIT_25 => X"E8F0E8F0A8A8A8A8E8E8302F30EF30303030303030302FEFA86F676767A7A7A7",
      INIT_26 => X"7070707982CB1D266F6868686868686F68672D1B242424242DAFB0B0B0F0F0F0",
      INIT_27 => X"7D7D7D75353435EC04DDD5D5D54CB3F2FAFAFB3B444C8D9595D5D5CB82797870",
      INIT_28 => X"80FAF939B36463636363A3A3A3A4A3A3A3A3A3A3A4E230303732FCFCFCBCBCBD",
      INIT_29 => X"1B231B1B1B1B1B1B1B1B59F0F1A62424242424242424246D6D6D6D6D6D6D6D6D",
      INIT_2A => X"9292929292929292898E2D2424242424242424241C242424241B1B1B24242424",
      INIT_2B => X"494949494949494949494949494949494949010961097820F0F8F8F8C04A9292",
      INIT_2C => X"4C02F9F0EFE89D090000000000000000000000000049494901004952B351A300",
      INIT_2D => X"20282828282828282020272028E72727E7E7E7E7E7E7E7E7E7E7E7E7E7E79F9E",
      INIT_2E => X"9E9F9F9F9F9F9EDF9E9E9E9F9FA7E7E7E7E7E7E7E7E727272020202F2F2F2F20",
      INIT_2F => X"DEDFDFDFDFDFE727E7E7E7E7E727272727E7E7E7E7E7E7E7E7E79E9F9FE79FE7",
      INIT_30 => X"5595959595555595959555965596969695969E969E9E9E9E9E9E9E9E9EDE9EDE",
      INIT_31 => X"4D4C4C4C4D4C4D4C4D4D4D4D554C4D4D4D4D4D4D4D4D4D4D4D4D4D4D4D555555",
      INIT_32 => X"95959595959595954D4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4D4C",
      INIT_33 => X"D58D8C9595959595D5D5D5D5D5D5D5D5D5D5D5D5DEDED5D5D5D5D5D5D5D59595",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"4C4C8D95959595959595959595959595D51D5E15D5DD1D1DDDDDDD1D151D1D66",
      INIT_41 => X"55550D1555554D554D4D4D4D55554D4C4D4D4D4C4C4D4C4C4C4C4C4C4C4C4C4D",
      INIT_42 => X"1EDE1E5E66661E1E1EDDD5D5959555555555555555555555555555555555550D",
      INIT_43 => X"A6A6A7665E5E66A6665E665E661E1EDDD5D5DEDEDDDEDEDE1E1EDE1E2626261E",
      INIT_44 => X"EF28B070706F2FEFA7A6A6EF2F7070EFAFA7A76767261E6767676667A7EFEFE7",
      INIT_45 => X"E8F0A8A8A8A8A8A8E8E8E837302F3030303070303030EFA8AFAFAFAFAFA7A7A7",
      INIT_46 => X"787070797983D41E6F68686868686F676F6839DB242424241B4AB1B0B0F0B0F0",
      INIT_47 => X"31397A434C4D4E0E052726E626DE75343434343434747474746B4CD483B97979",
      INIT_48 => X"6DEFF9F0F1EC6363636363A363A3A3A3A3A3A3A3ACA3A8303037303030303030",
      INIT_49 => X"2424231B1B1B1B1B1B1B1B69F0F07F2324242424242424246D6D6D6D6D6D6D6D",
      INIT_4A => X"929292929292929291AE6D242424242424242424241C2424241B1B2424242424",
      INIT_4B => X"49494949494949494949494949494909019179F020F0F8F8F0F0F0F0B0310A92",
      INIT_4C => X"5503F9F0E8EFE8A5000000000000000000000000000000414949009E4A510049",
      INIT_4D => X"20282828282820202028202028272720E7E7E7E0E7E7E7E7E7E7E0E7E7E7A79E",
      INIT_4E => X"9E9E9E9F9E9F9FDFA7A79E9FE7E7E7E7E7E7E7E7E72020202020202F2F282828",
      INIT_4F => X"DFDFDFE7E7E727E7E7E7E7E7E72727272727E7E7E7E7E7E7E79FE7A79FA79FA7",
      INIT_50 => X"55959555955555959595559695969696969E9E9E9E9E9E9E9E9E9E9EDEDEDEDF",
      INIT_51 => X"4C4C4C4C4D4C4C4D554D4C4C4C4D4D4D4D4D4D4D4D4D4D4D4D55554D4D555555",
      INIT_52 => X"9595958D8D958D4C4D4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4D4C4C",
      INIT_53 => X"D5958D959595D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D59595959595D5",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"4D4D8D8D954D95959595959595959595D51EE6E65D1DD5D5D5D5D5DD1D1D1D66",
      INIT_61 => X"150C5555554D554D4D55554D5555554D4C4C4C4C4D4D4C4C4D4D4C4C4C4C4C4D",
      INIT_62 => X"DEDEDE1E1EDEDE9DD6959595954D4D5555555555555555555555555555555555",
      INIT_63 => X"6666665E1E5E5E66661E1E1D1E1E1ED59595959696DEDEDE1E66261E1EDEDEDE",
      INIT_64 => X"A7EF707770702FEFA6EFEF2F286F2FEFA7A7666667261E2666666666A7E7A7A6",
      INIT_65 => X"F0F0E8A8AFAFAFAFAFA8EFEF2F3030303030303030E8AFA767AFA8AF67A7A7AF",
      INIT_66 => X"797979797983D41E276868682F272726266614DB1B1B1B1B1B2DAFB0B0B0B0A8",
      INIT_67 => X"303030798BD41E272727272727270E3535357575757D7D7D7D75FC1DCC8282B9",
      INIT_68 => X"6481F1F0F0736363636363636363A3A3A3A3A3A3A3A321303030303030303030",
      INIT_69 => X"242424242423231B1B1B1B59F0F1541B242424242424242424246D6D6D6D6D6D",
      INIT_6A => X"9292929292929292929299252424242424242424242424242424242424242424",
      INIT_6B => X"494949494949494949494949490101199950F0F8F0F0F0F0F0F0F0F0F8F00A92",
      INIT_6C => X"554C02F1E8AFF053000000000000000000000000000000000049005151004949",
      INIT_6D => X"2828202020282020282820272020E7E7E7E7E7E0E7E7E7E7E7E7A7E7E7A7A79F",
      INIT_6E => X"9E9E9E9E9E9E9FE7E7E7E7E7E7E7E7E7E7E7E7E7E72027272720202828282820",
      INIT_6F => X"DFDFDFE7272727272727E7E7E7E7272727E7E7E7E7E7E7E7E7E7E7A79E9E9E9E",
      INIT_70 => X"55955555959595959595965595969696969E9E9E9E9E9EDEDEDE9E9E9EDFDEDE",
      INIT_71 => X"4D4C4C4D4C4D4C4D4D4D4C4D4D4D4D4D4D4D5555555555554D4D555555555595",
      INIT_72 => X"9595958D8D8D4D4C4C4C4C4D4C4C4C4C4C4C4C4C4C4C4C4C4C4D4D4C4C4C4C4D",
      INIT_73 => X"D59595959595D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D595D5D5D5959595",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => dina(8),
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => doutb_array(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => doutb_array(8),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(49),
      ENBWREN => enb_array(49),
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => enb,
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__23\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00100000"
    )
        port map (
      I0 => addra(12),
      I1 => addra(13),
      I2 => addra(15),
      I3 => addra(14),
      I4 => \addra_12__s_net_1\,
      O => ena_array(49)
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__23\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00100000"
    )
        port map (
      I0 => addrb(12),
      I1 => addrb(13),
      I2 => addrb(15),
      I3 => addrb(14),
      I4 => \addrb_12__s_net_1\,
      O => enb_array(49)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vga_ram_blk_mem_gen_prim_wrapper_init__parameterized49\ is
  port (
    doutb_array : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC;
    enb_0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vga_ram_blk_mem_gen_prim_wrapper_init__parameterized49\ : entity is "blk_mem_gen_prim_wrapper_init";
end \vga_ram_blk_mem_gen_prim_wrapper_init__parameterized49\;

architecture STRUCTURE of \vga_ram_blk_mem_gen_prim_wrapper_init__parameterized49\ is
  signal ena_array : STD_LOGIC_VECTOR ( 50 to 50 );
  signal enb_array : STD_LOGIC_VECTOR ( 50 to 50 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "INDEPENDENT";
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"01EDFFE801FE6FFFFFFBCFFFE003FFFFFF8000F8000000000000000000007C07",
      INITP_01 => X"0F1B800000000FFFFFF000001F0000000005FFFE00000000000FFFFFFC000100",
      INITP_02 => X"0000000000000000000000000000000080000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"00E5FFEE01FC07FFFFFFDFFFE07FFFFFC6000000000000000000000000001C01",
      INITP_05 => X"5FEC00000000BFFFFFE000000F8000000017FFFE000000000007FFFFFE00011F",
      INITP_06 => X"0000000000000000000000000000000080000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"3F00FFFFEFFC01FFFFFFFFFFFF7FA00000000000000000000000000000000401",
      INITP_09 => X"1FEF800000006FFFFF8000000F800000003FFFFC000000000007FFFFFE000010",
      INITP_0A => X"0000000000000000000000000000000080000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0020FFF7E0FC01FFFFFFFFFF3FFFC00000000000000000000000000000000001",
      INITP_0D => X"FF1100000000BFFFFE8000000F800000003FFFFE000000000003BFFFFE000088",
      INITP_0E => X"0000000000000000000000000000000080000000000000000000000000000001",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"4C4C4D8D954D95959595959595959595D51DA6A65E1DDDD5D5D5D5D5DD1D1D9E",
      INIT_01 => X"0D0D4C4D4D55554D4D4D4D4D4D554D4D4C4C4C4C4C4C4D4C4C4C4C4C4C4C4C4C",
      INIT_02 => X"9E9E9EDEDEDEDE959595959555550D0D0D55555555555595559595555555550D",
      INIT_03 => X"1E261E1E1E1E1E1E1EDEDEDEDEDED6959595959596DE95DE1E1E1E1E1EDEDE9E",
      INIT_04 => X"A7A7EF77702F2F2F2F2F2F2F2F2FEFA766666666661E262626261E6667A7665E",
      INIT_05 => X"A8E8A8AFAFAFAFAFAFAFAFEFEF30EFEFE8EF3030EFE8AF676FAF67676767A7A7",
      INIT_06 => X"8B828282828BD41E272F686827261EDDD5151DF9383838383878A6B0B0B0B0A8",
      INIT_07 => X"30303038428CDD272F282FE7272FDF753434357575757575757D74D51DD4CCCB",
      INIT_08 => X"6D6DA7E8EFA9A4636363636363636363A3A3A3A4A3A3A2E83030303030303030",
      INIT_09 => X"1B2424242424241B1B1B1B1A60F0AF2D2324242424242424242424246D6D6D6D",
      INIT_0A => X"4A929292929292929289B16D2424242424242424242424242424242424231B24",
      INIT_0B => X"49494949494949494949490101616020F8F8F0F0F0F0F0F0F0F0F0F0F820614A",
      INIT_0C => X"5E5503F9F0AFAFAF5B0000000000000000000000000000000000490000494949",
      INIT_0D => X"202020202720282820202027E7E0E7E7E7E7E7E7E7E7E7E7E7E7A7A7A7A7A7A7",
      INIT_0E => X"9F9F9E9E9EE7E79FE7E7E7E7E7E7E7E7E7E7E7E7272727272020282828282828",
      INIT_0F => X"DFE7E7E727272727E7E7E72727E7272727E7E7E7E7E7E7E7E79F9E9E9E9E9E9E",
      INIT_10 => X"55959595959595959696969696969E9E9E9E9E9E9E9EDE9EDEDEDEDEDEDFDEDE",
      INIT_11 => X"4D4D4D4D4C4D554D554D4D4D554D4D4D4D554D5555554D554D55555555555555",
      INIT_12 => X"95958D8D8D8C4C4C4C4C4C4D4C4C4C4C4C4C4C4C4C4C4C4C4C4C4D4C4C4C4C4D",
      INIT_13 => X"1D95959595D5D5D5D5D5D5D5D5D5D5D5D5D5DED5D5D5D5D595D5D5D5D5959595",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"4C4C4D4D9555955595959595959595959595D5155E1ED59595D5D5D5D5D5D55E",
      INIT_21 => X"55554D4D4D550D4D4D4D4D4D4D4D4D4C0C4C0C4C4D4C4C4C4D4C4C4C4C4C4C4C",
      INIT_22 => X"9E959D9EDE959E96969555555555150D15555555559595959595959555555555",
      INIT_23 => X"1E1EDEDEDE1E1EDE969695969696969555959695959595DEDEDEDEDEDEDEDE95",
      INIT_24 => X"2626A72F2F2F2F2F2FEFEFEFEFEFA766261E2626261E26261E26262626661E1E",
      INIT_25 => X"A8A8A8A8AFAFAF67AFAFAFAFA8EFEFE8E8EF30EFE8AFAF676767676767676627",
      INIT_26 => X"D5D5D4D4D4D4DD26272F6F6F271ED5CCCB83CBCBD4151D67AFB0B0A8A8A8A8A8",
      INIT_27 => X"30373030798BD5E62F2F27E7E726E6C53434353475757575757D3404671E1DD5",
      INIT_28 => X"6D6493F0EFEF2B63636363636363636363A3A3A3A3A36361303030E8A8E8E8E8",
      INIT_29 => X"24242424241B242424241B1B99EFF04A1B2424242424242424242424246D6D6D",
      INIT_2A => X"899292929292929292929BA22524242424242424242424242424242424242424",
      INIT_2B => X"494949494949494949010161A820F8F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0D902",
      INIT_2C => X"9E55043AF0E8AFF0010000000000000000000000000000000000000000004949",
      INIT_2D => X"2020202027272020202727E7E7E7E7E7E7E7E7E7E7E7E7E7E7E7E7A7A7A7A7A7",
      INIT_2E => X"9FE79E9E9E9FE7E7E7E7E7E7E7E7E7E727E72720272027202820282728282820",
      INIT_2F => X"E727E72727272727272727E72727E7E7E7E7E7E7E7E7E7E79E9F9E9E9F9E9E9F",
      INIT_30 => X"5595959595959595969E969E9E9E969E9E9EDEDEDE9EDEDEDEDEDEDEDEE7DFE7",
      INIT_31 => X"4D4D4D4D4D4D95554D4D554D4D4D4D554D554D4D555555555555555555555595",
      INIT_32 => X"9595958D4D4C4C4D4C4C4C4C4C4C4C4C4D4C4C4C4C4C4C4C4D4C4C4C4C4C4C4C",
      INIT_33 => X"1D959595D5D5D5D5D5D5D5DDD5D5DDD5D5D5D5D5D5D5D5D595D5959595959595",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"4C4D4D4D4D4D4D4D4C55959595959595D5D5D595D51D9595959595D5D5D5D55E",
      INIT_41 => X"4D0D0D55554D4D4D4D4D4D4D0C0C0C0C0C4C0C0C4C4C4C4C4C4C4C0C0C0C4C4C",
      INIT_42 => X"95969E9E9E959595955555554D55550D55555555959595959595959555554D4D",
      INIT_43 => X"DE9E9696DEDEDE969696955595555555959595959695969E9EDEDEDEDEDE9E95",
      INIT_44 => X"1E2666A7EFEFEFEF2FA7A6A767261E261EDE26DEDEDEDEDEDEDEDEDEDEDEDEDE",
      INIT_45 => X"A8A8A8A8AFAFAF676FAFAFAFAFAFAFAFAFAFE8A8AFAFAF6F6767676767272626",
      INIT_46 => X"1E1E1ED51D26272868686868271ED48B82B9B9818282CC1D67AFA8B0B0A8A8A8",
      INIT_47 => X"E1E1212169A9B2FB0C4C95DED5D5DD4D35343434343434757575757326676726",
      INIT_48 => X"6D6476F0E8EFB26463636363636363636363A3A3A3A3A39A313030B2A39A9AE1",
      INIT_49 => X"24242424241B1B24242423241AAFE8A624242424242424242424242424246D24",
      INIT_4A => X"4A49929292929292929289842E24242424242424242424242424242424242424",
      INIT_4B => X"004949494949494901D1D820F8F8F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F850D1",
      INIT_4C => X"9F564C03F1E8AFAFA60900000000000000000000000000000000000000000000",
      INIT_4D => X"282020202828202820E7E7E7E7E7E7E7E7E7E7E7E7E7E7E7E7E7A7A7A7A7A7A7",
      INIT_4E => X"E7E7A7A7A7A7E7E7E7E7E7E7E7E7E7E7E72727E7272027282028202028282828",
      INIT_4F => X"E7E7E72727272727272727E72727272727E7E7E7E7E7E7A7A79E9E9E9EA79F9F",
      INIT_50 => X"9595959595969595969E9E9E969EDE9E9E9EDEDEDE9EDEDEDEDFDFDFE7DFE7E7",
      INIT_51 => X"4D4D4D4D4D55555555554D4D4D4D554D55555555555555555555555555559595",
      INIT_52 => X"958D8D8D4C4C4C4C4C4C4C4C4D4C4C4C4C4C4C4C4D4C4C4C4C4C4D4C4C4D4C4D",
      INIT_53 => X"1ED5D5D5D5D5D5D5D5D5DDD5D5DEDDDDDDD5D5D5D5D5D5D5D595D59595959595",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"4C4D4C4C4D4D4D4D4C5595959595D5D5D5959595959595954C959595D5D5D55E",
      INIT_61 => X"550D55150D4D0C0C4D0C4D4D0C0C0C0C4C4C4C0C0C4C4C0C0C4C040404044C4C",
      INIT_62 => X"9E9E9E9596555555554D4D5555550D555555559555959E969596959595554D4D",
      INIT_63 => X"95555555955596559595555555151555555595969555959E95DEDE96DE9E9E9E",
      INIT_64 => X"DEDE1EA7A7A7A7EFA7A7676626261E1E1E1EDEDEDEDE9E9E9E9E9E9E96969655",
      INIT_65 => X"A8A8AFAFAFAF6F6F6F6F6F6767676F6FAFAFAFAFAFAF6727272727272726261E",
      INIT_66 => X"27272FF892A5F7C10B1D266F671ED48BB9797870B9B9CB145E67A8A8A8A8A8A8",
      INIT_67 => X"ACACA4ACA3A3A3A3E3A222948B8B8B8BBD343434343434357575752C4D686F2F",
      INIT_68 => X"246D649CF0E8E8EC1B636363636363636363636363A3A35BA979397A74A4A4AC",
      INIT_69 => X"1C24242424242424242424241BE0EFE878DB2424242424242424242424242424",
      INIT_6A => X"02494992929292929292899C6D24242424242424242424242424242424242424",
      INIT_6B => X"0049004949490101C098F8F8F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0C1",
      INIT_6C => X"9F5E5503F9F0A8AFF0F700000000000000000000000000000000000000000000",
      INIT_6D => X"27202020202027E727E7E7E7E7E7E7E7E7E7E7E7E7E7E7E7E7A7A7A7A7A79F9F",
      INIT_6E => X"9FE7E7A7E7E7E7E7E7E7E7E7E7E7E7E727E72027202020282028202020282828",
      INIT_6F => X"2727272727272727E7E7E727E7E7E727E7E7E7E7E7E7E79EA7E7E7E79FE7DF9F",
      INIT_70 => X"9595959595959596969E9E9E9E9E9E9EDEDEDEDEDE9EDEDFDFDFE7E7E7E7E727",
      INIT_71 => X"4C4D4D4D4D555555554D4D55554D5555554D5555555555559555555595959595",
      INIT_72 => X"958D4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4D4C4C4D4D4D4D4D4D4C4D4D4D",
      INIT_73 => X"1ED5D5D5D5D5D5D5D5D5D5D5DDDEDDD5D5D5D5D5D59595959595959595959595",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => dina(8),
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => doutb_array(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => doutb_array(8),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(50),
      ENBWREN => enb_array(50),
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => enb,
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__116\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00200000"
    )
        port map (
      I0 => addra(12),
      I1 => addra(13),
      I2 => addra(15),
      I3 => addra(14),
      I4 => ena,
      O => ena_array(50)
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__116\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00200000"
    )
        port map (
      I0 => addrb(12),
      I1 => addrb(13),
      I2 => addrb(15),
      I3 => addrb(14),
      I4 => enb_0,
      O => enb_array(50)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vga_ram_blk_mem_gen_prim_wrapper_init__parameterized5\ is
  port (
    doutb_array : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC;
    enb_0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vga_ram_blk_mem_gen_prim_wrapper_init__parameterized5\ : entity is "blk_mem_gen_prim_wrapper_init";
end \vga_ram_blk_mem_gen_prim_wrapper_init__parameterized5\;

architecture STRUCTURE of \vga_ram_blk_mem_gen_prim_wrapper_init__parameterized5\ is
  signal ena_array : STD_LOGIC_VECTOR ( 6 to 6 );
  signal enb_array : STD_LOGIC_VECTOR ( 6 to 6 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "INDEPENDENT";
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"00000000039B1E001000114D1B53D0003FE6FC00000280000000004C180FFE00",
      INITP_01 => X"807FFCFF0301FFFFC01FF288000138000001FFE000FFEC00020018C30600C000",
      INITP_02 => X"00000000000000000000000000000000FA009FFFE0383FFFFFFFFC0F00000001",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"00000C1DC7C51F00000198157E743000FFDBC400000B80000000004C001FFC00",
      INITP_05 => X"F00000FE0F00DFFFC01FE28000017800001FFFF70073F80303F03E8347E1C018",
      INITP_06 => X"00000000000000000000000000000000FC001FF800703FFFFFFFFE0FC0F8005F",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0003F83FFFDB7FE10FFFE21001E80103DFBE3400000C000000000058087FFF80",
      INITP_09 => X"F80000300F0001FFF00B0D0000013800001FFFFFC023E00307FC7E83EFF8000E",
      INITP_0A => X"00000000000000000000000000000000FD8003E01FE03FFFFFFFFE1FFBF8003F",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"E007E0FBF80E3FE1FF3BC47F8320038BFAE82000000000000000005B0CFFFF00",
      INITP_0D => X"FC003C000707E07FF80013C19C023800003FFFFFF001C7C21FFF7047FC1C0002",
      INITP_0E => X"00000000000000000000000000000000FF8003E0FFC07FFFFFFFFE3FE3FE007F",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"06063EFEFE3E0646478F88D01010585858595958101010CF8E8F8F4646463E3E",
      INIT_01 => X"7A7A7A7A3A3A3A32313132313131313131723232317A3131310214E46DFE3E3E",
      INIT_02 => X"7A3A3A3A3A3A3A3A7A3A3A7A7A3A4B654B7A31313A323A3A7A7A7A427A834242",
      INIT_03 => X"3A3AF2F1F1F1F1F1F1F1F1BAEDFEB6E502F1F1F1F1F13132323A3A3A3A7A3A7A",
      INIT_04 => X"8279BA0B4BC20BD4A5BF07BFA41CD4D48C931C948231317A837A397A827A7A7A",
      INIT_05 => X"484707FF0747888888D0888888884F4F474747B65C5C1B42FA02FA719336A40A",
      INIT_06 => X"48480748D1D9191919D190C7DC839C7F48908819191919D0D0D0D190884F4748",
      INIT_07 => X"0740488888D0D1D088884F8F8F4F47474F884F47470707074F889090D0884848",
      INIT_08 => X"0000484848FFC04888404848489190D11919D1D19088889091D1880008484800",
      INIT_09 => X"00484891D1D119D10807484890484848484800F877EE25AEBFF849914807FFBF",
      INIT_0A => X"8F88C88888D0D0D01959591911111119191919D11919D191D1D0D1D191480000",
      INIT_0B => X"884F4F88463E4F888F888FD7D0D0D010595959595962A2A2A25911D08F8FD08F",
      INIT_0C => X"CCCBCC434383433A437B43838383834B1CEDBFB6FF8F88C8884F47074747D0D0",
      INIT_0D => X"5A19D088884F4F8F8FD0D11919596262625A1919D189F865958B033BFA3B3B43",
      INIT_0E => X"06064F8FD0D01010D0D0C8888888D01959591959595919591919596262626262",
      INIT_0F => X"10D0D0D0908F8F4F07FEFEFEFEB6B5B6B5B5FEFEFEFE3F07B6B6B6BEFEFEFEFE",
      INIT_10 => X"D1D08890888F474F88D0D0D0D0D0888F8847470747478F8F90D0D0D0D0D0D019",
      INIT_11 => X"626262626262A2626261625959191959591910191919D0D0D1D0D0D019191919",
      INIT_12 => X"CBD3D313131C5CA4E5ED2DB6FE064F8888D0101961A2A2A2A2A2626162626262",
      INIT_13 => X"8B02020202FA02F9F9FAF9F9F9FAFAF93AF9FA3A0202020202424A8A8B8A8BCB",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"4646463E3E3E47478F8FD010595959A1A1A1A2995850CFCFCFCF86467E7E3E46",
      INIT_21 => X"7A7A7A3A3A3232323232323131313131323232323A3231317A94A4E4B6FE3E3E",
      INIT_22 => X"7A7A3A7A3A3A3A3A7A3A3AC30BC34C944CC37A313A32323A7A7A7A7A7A7A7A7A",
      INIT_23 => X"F2F1F1F1F1F1F1F1F1F131D3B63EFE2DD30AC28231F23132323A3A3A3A7A7A7A",
      INIT_24 => X"C20294D48BD4D3EEE52EFFBFA58CC38382BA03037A3A3ABA823A3A3A3A3A3A3A",
      INIT_25 => X"074707070707070748404748070707FFFE3F07FE36A4E51CBA797A02A5BEA402",
      INIT_26 => X"1919D0D1D91919621919D107EEDCEEBE88D1D11959191910D0D0D0D090470707",
      INIT_27 => X"4848884848D0D090888F8F8F4747073F0707073FFFC7074F88D0D0191919D919",
      INIT_28 => X"07C0000000BFBFC0FFB8FF004888D1191A19D1D188488888919191FFFF070000",
      INIT_29 => X"00070788D1D11A621A62621AD98848480800BFB880BF37F7F84991919100FFC0",
      INIT_2A => X"D0C8D088D0D088D0D0111919D1D111191A191A1919D189484888D1908800C7C0",
      INIT_2B => X"D04F47473E064F888888C81010101019596262626261A2A2A2595919D0101919",
      INIT_2C => X"CC83CC8343438343833B43834283CB941C2EBE76FE4788D0888F4F3F3F4788D0",
      INIT_2D => X"1919D1D0888F474F88D0D119191959595A5A19D14800C0650C8C438C84433B43",
      INIT_2E => X"064788D010101910D0D088888F88D0D01011D0101919591918195962A2626259",
      INIT_2F => X"19191910D0D1D088473E3E06063E3E060707474747474707FFB6B6BEFFFFFE3E",
      INIT_30 => X"5919D1D0D1888FD01010191911D0C88888884F4F478888D0D010D01010195959",
      INIT_31 => X"A2A2A2A2A2A2A2A2A2A2A2591919195959595919191919D1D0D1D0D019191919",
      INIT_32 => X"1B1C5C5C5CA4A4E4E52D75FE074F88C8C8D010196162A2A2A26262A2A2A2A2A2",
      INIT_33 => X"8B020202023AF9FAFAFAFAF9F9F9F9F9FAFAFA3A02020202424A8AD3D3131313",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"4647463EF53E7F87CF1059A1A1A1A1A1A2E2EAEAE1A1571717CF864646463E46",
      INIT_41 => X"7A3A3A3A3A3A32323232313232313131313132313A727232BACCA52EB63E3E3E",
      INIT_42 => X"3A3A7A3A3A3A3A3A3A3A3AC30B0BC3BA828382313232323A7A7A7A7A4343437A",
      INIT_43 => X"F1F132F2F1F1F2F1B131422DFEB62DE5E5A5940B39F13131323A3A3A3A7A7A7A",
      INIT_44 => X"1C1C5D5DA55CA53676BEBF5C4B827A7A7A7ACBCB837AC394C33A3A3A3A3AF1F2",
      INIT_45 => X"07070007FFFFC7FFBF762E362E76B676B6FFB6EDED1C4BFABABABA9365EEA565",
      INIT_46 => X"6262221A19191919191990FF2EED77FF9019191919191919191911D0884F07FF",
      INIT_47 => X"07070707488888884F4F4F47073FFFFFFFFFFEFEFF074F88D1D9191919196262",
      INIT_48 => X"77BFF800C0B87737373737BFC00088D1D1D190484888888888889000FFFFC707",
      INIT_49 => X"48480790D9191962626262636219D99007F87F37373737AE7F0848898900FFBF",
      INIT_4A => X"5919D0D1D0D08888D0D119D1D1D11119191919D190480000000048889148C0BF",
      INIT_4B => X"D1070648474747478888D01919191959626262A26262A2AAA259595919191919",
      INIT_4C => X"CBCCCC433B038C8B8B4343CC8383C34B1DA52E76FF478FD04F4747073F478F88",
      INIT_4D => X"19195919C888478890D0D1D111D11911D1D1D10077BF0037C343434383434383",
      INIT_4E => X"074F8FD010191910D088888F88888F473F07478F8888D01110105962A2A26259",
      INIT_4F => X"6159591910D0D08F47474747474F4F8F8F8FD0D0D0D0D0884707FEFE07070707",
      INIT_50 => X"5959191111D019191959595918D0D0D0C8884F4F8888D0D0D0D010195962A2A2",
      INIT_51 => X"AAABABABABAAA2AAABAAABA25A59595919626259595919D0D0D1D11919595959",
      INIT_52 => X"A4E5ED2D2D2D2D2D6DB6FE474F8890D0D0D01019596162626162A2A2A2A2ABAB",
      INIT_53 => X"8B4242020202FA3A3AFAF9FAFAFAFAFAF9FAFAFAF9FA0202428ACB13135C5CA4",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"3E46463EB5F67FCF105999A1A2E2EAEAEAEAEAEAEAE15858CFCF8F8E86467E46",
      INIT_61 => X"7A3A3A3A3A323A323231323231323232323A3A317A717232718B9C6DF63EFEF6",
      INIT_62 => X"3A3A3A3A3A3A3A3A3A3A7ACBC3827A3A3A313A3A7A7A7A3A3A7A7B7B7B43437B",
      INIT_63 => X"FAFAF2F1F132F131022DC747FEE51C1CA55C02C33931313A3131397A7A7A7A7A",
      INIT_64 => X"D41C1D1C1C6536FF0707BE64C27A7A7A7A7A83827A8394DC94833A3AF23AF2F2",
      INIT_65 => X"FFFFFFB67676B776EE1DDDD4D4652E2E3676EDA55C4BBA31820B4B94944B9393",
      INIT_66 => X"1919191919D1D1D19090883FB6BFFF0088D1191959191959595911D0888807FF",
      INIT_67 => X"C7FFFF0748484747474F470707FFFEFEFEFFFE3F474F88D01919191911D11921",
      INIT_68 => X"373777BFB877EFAEEEEEF737BFFF07404848480040488888888848480700C707",
      INIT_69 => X"D1D1D1191A1A1A62621A1A1A62A3626290BFBF77EEEEAE66EEF8000000B87F37",
      INIT_6A => X"59591911D088888888D1D1D0D1D1D1191919D18800BF7F7777BF07489048FF00",
      INIT_6B => X"D1884788D04F478F88D010195959595962626262621962A2A262595919191119",
      INIT_6C => X"14CC83FBFBFB034343433A8383820B1CADEE3676FF47478847073F07074788D0",
      INIT_6D => X"6262626219D09088D0D0D0D1D1889191484800BFEE653737DD95CB834383CC54",
      INIT_6E => X"478F88D0D0101010D047470707FEFEFEB6B6FE3E47474788D010596262A26259",
      INIT_6F => X"A25919181110D08888888F8F88D0D08888D010191911904F0707474747474747",
      INIT_70 => X"595919D0D0D0595959616259191011D1888847478F8888C8D010195961A2A2A2",
      INIT_71 => X"EBABEBEBEBEBABABABA2ABA25A595A591959A2A262A25AD0D0D1111919596262",
      INIT_72 => X"2D75B6B6B5B5B6B6FEFE064F9088D0D8D01019191959595962A2A2A2AAAAABAB",
      INIT_73 => X"8B4A42424242020202FAF9F9FAFAFAB9B9F9F9F9F9F9020242428B135C9CE4ED",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => dina(8),
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => doutb_array(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => doutb_array(8),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(6),
      ENBWREN => enb_array(6),
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => enb,
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__79\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00080000"
    )
        port map (
      I0 => addra(12),
      I1 => addra(13),
      I2 => addra(14),
      I3 => addra(15),
      I4 => ena,
      O => ena_array(6)
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__79\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00080000"
    )
        port map (
      I0 => addrb(12),
      I1 => addrb(13),
      I2 => addrb(14),
      I3 => addrb(15),
      I4 => enb_0,
      O => enb_array(6)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vga_ram_blk_mem_gen_prim_wrapper_init__parameterized50\ is
  port (
    doutb_array : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    \addra_12__s_port_\ : in STD_LOGIC;
    \addrb_12__s_port_\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vga_ram_blk_mem_gen_prim_wrapper_init__parameterized50\ : entity is "blk_mem_gen_prim_wrapper_init";
end \vga_ram_blk_mem_gen_prim_wrapper_init__parameterized50\;

architecture STRUCTURE of \vga_ram_blk_mem_gen_prim_wrapper_init__parameterized50\ is
  signal \addra_12__s_net_1\ : STD_LOGIC;
  signal \addrb_12__s_net_1\ : STD_LOGIC;
  signal ena_array : STD_LOGIC_VECTOR ( 51 to 51 );
  signal enb_array : STD_LOGIC_VECTOR ( 51 to 51 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "INDEPENDENT";
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
  \addra_12__s_net_1\ <= \addra_12__s_port_\;
  \addrb_12__s_net_1\ <= \addrb_12__s_port_\;
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0010DFFFF00600FFFFFFFFDE3FE7000000000000000000000000000000000001",
      INITP_01 => X"FFC7000000013FFFF000000007C0000003FFFFFF000000000003BFFFFF800008",
      INITP_02 => X"0000000000000000000000000000000080200000000000000000000000000007",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"00107FFBF00600FFFFFFFF802000000000000000000000000000000000000001",
      INITP_05 => X"FF0E0000000BFFFFF800000007C0000003FFFFFF800000000003DFFFFFFFF844",
      INITP_06 => X"000000000000000000000000000000008080000000000000000000000000003F",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"00000003F80301FFFFFFFE000000000000000000000000000000000000000001",
      INITP_09 => X"FFC000000073FFFFE000000003E0000007FFFFFF000000000001C3FFFFFC8004",
      INITP_0A => X"000000000000000000000000000000008000000000000000000000000000007F",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0008003FF803C3FFFFFFFE000000000000000000000000000000000000000000",
      INITP_0D => X"FFF00000003BFFFFF000000003E000002FFFFFFF400000000001FFFFFDFC0000",
      INITP_0E => X"00000000000000000000000000000000800000000000000000000000000000FF",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0C4C4C4C4C4C4C4D4D4D4C959595D5D5D595959595954D55559595959595D51D",
      INIT_01 => X"4D55550C0C0C0D0D0C0C4D0C0C0C0C0C0C0C0C0C0C0C0C0C0C040C0C040C0C0C",
      INIT_02 => X"9E9696955555555555554D4D550D0C555555959595969695959595959595554D",
      INIT_03 => X"5555555515555555555555155555155555555555555596969E9EDE9E9E9E969E",
      INIT_04 => X"DEDE2667262626261E1E1EDEDE1E1E1EDEDEDEDEDEDE9E9E9E9E565555555555",
      INIT_05 => X"AFAFAFAFAFAF6F676767676F6767676F6FAF6F6F6F6727272727E626262627E6",
      INIT_06 => X"686868154949494989929BA4EE1E1DCB8279787070B982CB1D67AFA8A8A8A8A8",
      INIT_07 => X"A3ACACECECECECECECECA3FA827A7979FC34EC2C3434343434347535B4686868",
      INIT_08 => X"246D2478F0EFEFB234ECECACACA464646363636363636363E2434382FCACA3A3",
      INIT_09 => X"2424242424242424242424241C5AAFF09DDB1C24242424242424242424242424",
      INIT_0A => X"0949494992499292929292898E2D242424242424242424242424242424242424",
      INIT_0B => X"0000000000016078F0F8F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F880",
      INIT_0C => X"9F9E550C3AF1A8AFE85C00000000000000000000000000000000000000000000",
      INIT_0D => X"20202028E7E8E0E7E7E0E7E7E7E7E7E7E7E7E7E7E7E7E7A7E7A7A7A7A7A7A79F",
      INIT_0E => X"E7DFE7E7E7E7E7E7E7E7E7E7E7E7E727E7E72727202020202820202827202820",
      INIT_0F => X"27272727272727272727E7E7E7272727E7E7E7E7DFDFE7E79EE79F9FE79FE7E7",
      INIT_10 => X"95969595969E969E96969E9E9E9EDE9E9EDEDEDFDEDEDFDFE7DFE7E7E7272727",
      INIT_11 => X"4D4D554D4D554D554D5555554D4D4D5555555555955555555555959595959695",
      INIT_12 => X"4C4C4C4D4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4D4C4D4D4D4C4D4D4D4D",
      INIT_13 => X"1ED5D5D5D5D5D5D5D5D51DDDD5D5D5DED5D5D5D595D5D5D59595959595958D4C",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0C4C4C4D4C4C4C4D4D4D4C4D9595959595955555555555954D8D95959595D51D",
      INIT_21 => X"4D55550D0D0C0D4D4C0C0C0C0C0C0D0C0C0C0C0C0C0C0C0C0404040C0C0C0C0C",
      INIT_22 => X"96969595555555555555550D0D0D555555959595959E9595959595959595554D",
      INIT_23 => X"55555555555515555555551515155515555555555555559696959E9E96959596",
      INIT_24 => X"DEDE1FDEDEDEDEDE9E9EDEDEDEDEDEDEDEDEDEDE9E9E9E9E9696565655555555",
      INIT_25 => X"6F6F6F6F6F6F676767672767676F6F67676F6F6F2727272727DEDEE6DEDEDEDE",
      INIT_26 => X"6F686868AE49494992918989890A26D4CB82B97978B982CB14666FA8A86F6F6F",
      INIT_27 => X"A3A3A3A3ACECECECECECAC2A427930303ABD757575757D75757575752B96686F",
      INIT_28 => X"2424242DE6F0EFE8F0F1F1F1F2F2B3B3737434342CECECAC5AFB948C4C2CA3A3",
      INIT_29 => X"2424241C1C24242424242424241B20EFAF36DB24242424242424242424242424",
      INIT_2A => X"E90191494992929249929289AF6D2424242424242424242424241C242424241C",
      INIT_2B => X"0000480001C020F8F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0A8",
      INIT_2C => X"9F9F564D03F9B0AFAFAFA4000000000000000000000000000000000000000000",
      INIT_2D => X"2820202020E7E7E0E0E7E7E7E7E7E7E7E7E7E7E7E7A7A7E7A7A7A79F9F9FA79F",
      INIT_2E => X"E7E7E7E7E7E7E7E7E7E7E7E727E7202027282027282827282828202828202820",
      INIT_2F => X"2727272727272727E7E7E7E7272727E7E7E7E79F9FE7E7A7E79EE7E79F9FDFE7",
      INIT_30 => X"969695959E969E9E9EDEDEDE9E9EDEDEDEDEDEDEDEDEDFE7E7DE272727272727",
      INIT_31 => X"4D555555554D4D554D5555555555555555555555559555555595959595969696",
      INIT_32 => X"4C4C4D4C4C4C4C4C4C4C4C4C4C4C4C4C4C4D4C4C4D4D4D4C4C4D4D4C4D4D4D55",
      INIT_33 => X"1ED5D5D5D5D5D5D51DD5D5D5D5D5DED5D5D5D595D595959595959595954C4D4C",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0C4C4C4D4D4D4D4C4D0C4C4C4D5555559595554D5555555595959595948D951D",
      INIT_41 => X"4D55550C0D0D0C0C4D0C0C0D0C0C0C040C0C0C0C0C0C0C0C0C04040C0C0C0C0C",
      INIT_42 => X"95959595555555555555550D0D55555555959595969595969595959595959555",
      INIT_43 => X"5555155555551515155555151515151555555555555555969595959555559595",
      INIT_44 => X"DEDE9E9E9E9E9E9E9E9E9E9EDEDEDEDE9E9E9E9E9E9E9E9E9E56565555551515",
      INIT_45 => X"6F6F6F6767672727272727276727272F676F6767672727E7DFDEDEDEDEDE9E9E",
      INIT_46 => X"686F68680B4949494949929289ED671DD4CBC2828282C20B1D66AFA868686F6F",
      INIT_47 => X"A3A3A3A3A3A3ACECECECECE33978303030393A3A3A3A7B7B448D96964E96686F",
      INIT_48 => X"2424242489F0EFEFEFF7EFF7EFEF3737F73030393A4C4D4D0504949494BCA4A3",
      INIT_49 => X"242424241C24242424242424241B99EFF04BD2DBDBDB1B1B2424242424242424",
      INIT_4A => X"A801494949494949499292899299252424242424242424242424242424242424",
      INIT_4B => X"00000088A8F0F8F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F8",
      INIT_4C => X"9F9F5E550C3AF0E8AFB00A000000000000000000000000000000000000000000",
      INIT_4D => X"272020E7E7E0E0E0E7E7E7E7E7A7E7A7E7E7A7E7E7A7E7A7A7A7A7A7A79F9F9F",
      INIT_4E => X"E7E7E7E7E7E7E7E7E7272727E7E7202028282028282828202028282028282027",
      INIT_4F => X"27272727272727272727E7E7E7E7E7E7E7E7E7E7E79F9FA7E7E79F9F9FE7E7E7",
      INIT_50 => X"96969696DE9E9E9E9EDE9E9E9E9E9E9E9EDEDFDFDEDFDFDFE727272727272727",
      INIT_51 => X"554D559595555595959555555555955555555555555595559595959595959595",
      INIT_52 => X"4D4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4D4D4D4D4D4D4D4D4D4D4D",
      INIT_53 => X"5ED5D5D5DDDDD5D5D5D5D5D5DED5DED5D5D5D5959595959595959595554C4C4C",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0C0C4C4C4D4D4D4C4C0C4C4C4D4C4D559595955555554D4D4C95958C95958CD5",
      INIT_61 => X"5555550D0D0C0C0C0D0D0C0C0C0C04040C0C0C0C0C0C0C040C04040C0C0C040C",
      INIT_62 => X"559595555555555555550D150C55555555959595959696959695959595959555",
      INIT_63 => X"5515151515155515150D151515150D1555555555555555559E559E5555559595",
      INIT_64 => X"9E9E5E9E9E9E9E9E9E9E9E9E9E9E9E9E9E9E9E9E9E9E565E5555551615555515",
      INIT_65 => X"6767672727272727272727272727272767672727272727E7DFDFDEDEDEDE9E9E",
      INIT_66 => X"27262626269B494949499249929214671D14D4CBCBCB14145E666F68686F6F67",
      INIT_67 => X"A3A3A3A3A3A3A3ACACECECA36A7930303030373737373070798B1D266F686F27",
      INIT_68 => X"242424246DEF30EFA860AFEFEFF72F3737303030798BD4DDDDD58C8C8B04EC63",
      INIT_69 => X"242424242424241C1C1C241B24241A60EFAF4138372E2D24241B1B1B1B1B1B1B",
      INIT_6A => X"E0194949494949494949929248BA2E2424242424242424242424242424242424",
      INIT_6B => X"00001808F8F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F8",
      INIT_6C => X"9F9F9E554C02F1F0AFAFAF520000000000000000000000000000000000000000",
      INIT_6D => X"28282720E7E0E0E0E7E7E7E7E7E7E7E7E7E7E7A7E7A7A7A7A7A7A79F9F9F9F9F",
      INIT_6E => X"E7E7E7E7E7E7E7E7E7E7272027E7272028202020282820282820282820282020",
      INIT_6F => X"272727272727202727272727E7E7E7E7E7E7E7E7E7E7A7A7E79E9E9FE7E7E7E7",
      INIT_70 => X"969696969E9E9E9E9E9E9EDEDE9E9E9E9EDEDEDFDFDFE7E72727272727272727",
      INIT_71 => X"554D555555555555555555555555555555555555959595959595959595969596",
      INIT_72 => X"4C4C4C4C4C4C4C4C4C4C4C4C4C4D4D4D4C4D4D4C4C4C4D4D4D4D4D4D4D4D4D55",
      INIT_73 => X"5ED5D5D5DDDDD5D5D5D5D5D5DED5D5D5D5D5D59595959595959595954D4C4C4C",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => dina(8),
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => doutb_array(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => doutb_array(8),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(51),
      ENBWREN => enb_array(51),
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => enb,
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__24\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00200000"
    )
        port map (
      I0 => addra(12),
      I1 => addra(13),
      I2 => addra(15),
      I3 => addra(14),
      I4 => \addra_12__s_net_1\,
      O => ena_array(51)
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__24\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00200000"
    )
        port map (
      I0 => addrb(12),
      I1 => addrb(13),
      I2 => addrb(15),
      I3 => addrb(14),
      I4 => \addrb_12__s_net_1\,
      O => enb_array(51)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vga_ram_blk_mem_gen_prim_wrapper_init__parameterized51\ is
  port (
    doutb_array : out STD_LOGIC_VECTOR ( 8 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ : out STD_LOGIC;
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 18 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 18 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vga_ram_blk_mem_gen_prim_wrapper_init__parameterized51\ : entity is "blk_mem_gen_prim_wrapper_init";
end \vga_ram_blk_mem_gen_prim_wrapper_init__parameterized51\;

architecture STRUCTURE of \vga_ram_blk_mem_gen_prim_wrapper_init__parameterized51\ is
  signal \^device_7series.no_bmm_info.sdp.simple_prim36.ram_0\ : STD_LOGIC;
  signal \^device_7series.no_bmm_info.sdp.simple_prim36.ram_1\ : STD_LOGIC;
  signal ena_array : STD_LOGIC_VECTOR ( 52 to 52 );
  signal enb_array : STD_LOGIC_VECTOR ( 52 to 52 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "INDEPENDENT";
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
  \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ <= \^device_7series.no_bmm_info.sdp.simple_prim36.ram_0\;
  \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ <= \^device_7series.no_bmm_info.sdp.simple_prim36.ram_1\;
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000001FC801FFFFFFFFFC000000000000000000000000000000000000000000",
      INITP_01 => X"FF000000005FFFFFC800000003F000005FFFFFFFC00000000000FFFFFC807C02",
      INITP_02 => X"00000000000000000000000000000000E00000000000000000000000000001FF",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0004000F8001FFFFFFFFF0000000000000000000000000000000000000000000",
      INITP_05 => X"FE000000001FFFFE6000000001F000007FFFFFFF800000000000FFFF0C400022",
      INITP_06 => X"00000000000000000000000000000000800000000000000000000000000003FF",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000F0000FFFFFFFFF0000000000000000000000000000000000000000000",
      INITP_09 => X"FE00000000DFFFFF9000000001F00000FFFFFFFFC00000000000FFFF80400011",
      INITP_0A => X"00000000000000000000000000000000800000000000000000000000000003FF",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0002000F8004FFFFFFDF80000000000000000000000000000000000000000000",
      INITP_0D => X"FE80000000FFFFFFC000000000F800007FFFFFFFE00000000000700FFE200001",
      INITP_0E => X"0000000000000000000000000000000080000000000000000000000000001FFF",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0C0C4D4C4C4C4C4D4C4C4D4D4D4D55554D555555954D55554C95958D959595D5",
      INIT_01 => X"55550D0C0D0D0C0C0D0D0D0C0C0C0C0C0C0C0C0C0C0C0C040404040C0C0C0C0C",
      INIT_02 => X"9555959555555555150D0D0D5555555555559595959595959595959595959595",
      INIT_03 => X"55151515551515150D0D0D151515151515551555555555555655555555555555",
      INIT_04 => X"5E5E5E5E555E5E565656565E5E5E5E5E9E9E5E9E5E5656565655151515151515",
      INIT_05 => X"27272727272727272727272727272727672727272727DFDFDEDEDE9EDE9E9E9E",
      INIT_06 => X"261DDDDD1EB04049494949494949F76F661E1D1D1D1D1D5E666F6F6F6F6F6F6F",
      INIT_07 => X"A3A3A3A3A3A3A3A3A3ACACACE239783030303030303030307982D41E27686F27",
      INIT_08 => X"766E2D24238B3030E8631959599998D8D82060A0E9FA438C8C8B8B4242427463",
      INIT_09 => X"2424241C242424241C24241C24241B98EFEFA8E8E8AFAFA6A69D945341417877",
      INIT_0A => X"F051014949494949494949494992A32524242424242424242424242424242424",
      INIT_0B => X"00E8D8F8F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0",
      INIT_0C => X"9F9F9F5E550BF9F0A8AFF0390000000000000000000000000000000000000000",
      INIT_0D => X"2720E0E728E0E7E7E7E7E7E7E7E7A7E7E7A7A7A7A7A7A7A7A7A79FA79F9F9F9F",
      INIT_0E => X"E7E7E7E7E7E7E7E7E727E7202020202020202828282020202020202028202827",
      INIT_0F => X"2727272727272727E7E7E7E7E7E7E7E7E7E7E7E7A79F9E9E9E9E9F9E9EE7A7E7",
      INIT_10 => X"9696969E9E9E9E9E9E9EDEDEDE9EDEDEDEDEDFDFE7E7E7272727272727272727",
      INIT_11 => X"55554D5555555555559595555555559555555555959595959696959596969696",
      INIT_12 => X"4C4C4C4C4C4C4C4C4C4C4C4C4C4C4D4C4D4C4D4D4D4D5555554D4D4D954D4D55",
      INIT_13 => X"1E1D1DD5D5D5DDD5DDDDD5D5D5D5D5D5D5D5D5959595959595954D4D4D4C4C4C",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0C4C4C0C4C4C4D4D4C4C4C4D4D4D554D4D4D4D55554D554D9595959595954DD5",
      INIT_21 => X"4D554D0C0D0D0C0D0D0D0C0C0C0C0C0C0C0C0C0C0C0C0C0C0404040C0C0C0C0C",
      INIT_22 => X"55555555555555550D550C0D5555555555559595959595555555959595955555",
      INIT_23 => X"151515151515151515150D0D0D151515554D1555555555555555565555559555",
      INIT_24 => X"5E565E5E56565E56565E56565E5E5E5E5E5E5E5E5E5656561515551515151515",
      INIT_25 => X"2727272727272727272727272727272727272727E7E7E7DFDEDEDE9E9E9E9E9E",
      INIT_26 => X"1DD4CB8B8B8B494049494949494992666F676767676767676F6F6F6F6F2F2727",
      INIT_27 => X"63A3A3A3A3A3A3A3A3A3A3ACA3B27930303030303030303070798BDD26276F26",
      INIT_28 => X"39393930E6EE30303033242423231B1B1B1B1B1A1A5A599999E121397979F3A4",
      INIT_29 => X"24242424242424242424242424231C1AAFEFAFAFF0F0F0F0F0F0F0F0F0F0F0F1",
      INIT_2A => X"F808494949494949494949499248842E24242424242424242424242424242424",
      INIT_2B => X"7868F8F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0",
      INIT_2C => X"9F9F9F5E554C02F1A8AFE8A60900000000000000000000000000000000000000",
      INIT_2D => X"E72028E0E0E0E7E7E7E7E7E7E7E7E7E7A7A7E7A7A7A7A79F9FA7A75F9F9E9F9F",
      INIT_2E => X"E7E7E7E7E7E7E7E7E7E7E72720272720202028202020202020202728202828E7",
      INIT_2F => X"27272727272727E7E7E7E7E7E7E7E7E7E7E7A7E79F9F9E9E9E9E9F9FA7E7A7E7",
      INIT_30 => X"9E9E9EDE9E9EDEDEDEDEDE9E9E9E9EDEDFDFDFDFE7E727272727272727272727",
      INIT_31 => X"5555555555559595959555955555955555955555959596959696969596969E9E",
      INIT_32 => X"4C4C4C4C4C4C4C4C4C4C4C4C4C4C4D4C4D4D4D4C4D4D4D4D554D4C55554D5555",
      INIT_33 => X"5ED5D5DDD5DDD5DDDDD5D5D5D5D5D5D5D5D5959595958D95954D954D4C4C4C4C",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0C4C4C4C4C4D4C4C4C4C4D4C4D4D4D554D4D5555554D555595954D954C9595D5",
      INIT_41 => X"55554D4D4D0D0C0D0C0C0C0C0C0C0C0C0C0C0C0C040C0C0404040C0C0C0C0C0C",
      INIT_42 => X"5555555555555555155555555555555555559595959595555555559555555555",
      INIT_43 => X"1515151515151515151515150D15150D55551555555555555555555555555555",
      INIT_44 => X"5E5E5E56565656565E5E5E5E5E5E5E565E5E5E5E5E5E565555551515150D0D15",
      INIT_45 => X"2727272727272727272727272727272727272727E7DFDFDFDEDE9E9E9E9E9E9E",
      INIT_46 => X"DDCC8282818277655C5B5252494940F8B16F6F6F6F6F6F6F6F6F6F6F6F272727",
      INIT_47 => X"63636363A3A3A4A3A3A3A3ACA3E27A70303030303030303070798BD41E276726",
      INIT_48 => X"F9024B4C4C433A3130F2641B23232363632363636363636363635AA93030312C",
      INIT_49 => X"2424242424242424242424241C24241B20EFA84B37414A4B93949D9DA6EEEFF0",
      INIT_4A => X"F0F0B90149494949494949494949A56D24242424242424242424242424242424",
      INIT_4B => X"E1C9F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0",
      INIT_4C => X"9F9F9F9F554D03F9F0E8AFF0AE00000000000000000000000000000000000000",
      INIT_4D => X"27E7E728E7E7E7E7E7E7E7E7E7A7A7A7E7A7A7E7A7A7A7A7A79FA75E9E9F9E9F",
      INIT_4E => X"E7E7E7E7E7E7E7E72727E7272720202820202028202828282028202027202727",
      INIT_4F => X"27272727272727E7E7E7E7E7E7E7E7E7E7E7E7E7A79FE79E9F9FE7A7E7E79FE7",
      INIT_50 => X"9E9E9EDEDE9E9E9EDEDEDE9EDEDEDEDEDFDFDFE7E7E727272727272727272727",
      INIT_51 => X"555555555555955555559555555595959595555595959696959696969696969E",
      INIT_52 => X"4C4C4D4C4C4D4C4C4D4C4C4C4C4C4D4C4D4D4D4D4D4D4C4C4D4D4D554D554D55",
      INIT_53 => X"5ED5D5DDDDD5DDD5DDD5D5D5D5D5959595D5959595959595954D4D4D4D4C4C4C",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"4C4C4C4C4C4D4C4D0C0C4C4D4D554D554D554D554D4D5595955595958D8D95D5",
      INIT_61 => X"4D4D4D4D0C0C0D0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C040C04040C0C0C0C0C4C",
      INIT_62 => X"555555555555551515555555555555555555959595555555555555554D554D4D",
      INIT_63 => X"1515151515151515150D0D151515155555555515555555555555555596555555",
      INIT_64 => X"5E56565E5E56565E565E56969E9E5E5E56565E5E5E5656155615561515151515",
      INIT_65 => X"27272727272727272727E7272727272727E7E7E7DFDFDEDEDEDEDE9E9E9E9E9E",
      INIT_66 => X"1DCB82797979797979B982CBCA02F8F8A8A8A8A868A868686F6F6F2727272727",
      INIT_67 => X"A463636363A3A3A3A3A3A3A3A3A3F27A7979707979797870797983D41E676767",
      INIT_68 => X"367F418A9394E53A39392B1B232323232363232363636363636363D9303030B3",
      INIT_69 => X"2424242424242424242424241C1C241C59AFA85CD2DAD2DADBDBDBDC24242D2E",
      INIT_6A => X"F0F878094949494949494949494949972D242424242424242424242424242424",
      INIT_6B => X"D172F8F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0",
      INIT_6C => X"5E5F5F5E5E550C3AF1E8AFF05400000000000000000000000000000000000000",
      INIT_6D => X"2728E7E7E0E7E7E7E7E7E7E7E7A7A7A7A7A7A7A7A79F9F9F9F5F9F675F5F9F9F",
      INIT_6E => X"E7E7E7E7E7E7E7E7202020202720202820282820202828282820282727272727",
      INIT_6F => X"27272727272727E727E7E7E7E7E7E7E7E7E7E7E79EE7E7E7E7E7E7E7E7E7E7E7",
      INIT_70 => X"9E9E9EDEDEDE9EDEDEDFDEDEDEDEDEE7E7E7E727272727272727272727272727",
      INIT_71 => X"559555555555955555559595959595959595559595959696969E96969E9E9EDE",
      INIT_72 => X"4C4C4C4C4C4C4C4C4C4C4C4D4D4D4D4D554D4D4D554D4D4D4D4C4D5595555555",
      INIT_73 => X"5ED5DDDDDDDEDDD5D5D5D5D5D5D5D5D595D595959595958D4C4C4D4D4C4C4D4C",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => dina(8),
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => doutb_array(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => doutb_array(8),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(52),
      ENBWREN => enb_array(52),
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => enb,
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__117\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00200000"
    )
        port map (
      I0 => addra(14),
      I1 => addra(13),
      I2 => addra(16),
      I3 => addra(15),
      I4 => \^device_7series.no_bmm_info.sdp.simple_prim36.ram_0\,
      O => ena_array(52)
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__117\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00200000"
    )
        port map (
      I0 => addrb(14),
      I1 => addrb(13),
      I2 => addrb(16),
      I3 => addrb(15),
      I4 => \^device_7series.no_bmm_info.sdp.simple_prim36.ram_1\,
      O => enb_array(52)
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_3__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => addra(18),
      I1 => addra(17),
      I2 => addra(12),
      I3 => ena,
      O => \^device_7series.no_bmm_info.sdp.simple_prim36.ram_0\
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_4__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => addrb(18),
      I1 => addrb(17),
      I2 => addrb(12),
      I3 => enb,
      O => \^device_7series.no_bmm_info.sdp.simple_prim36.ram_1\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vga_ram_blk_mem_gen_prim_wrapper_init__parameterized52\ is
  port (
    doutb_array : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    \addra_12__s_port_\ : in STD_LOGIC;
    \addrb_12__s_port_\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vga_ram_blk_mem_gen_prim_wrapper_init__parameterized52\ : entity is "blk_mem_gen_prim_wrapper_init";
end \vga_ram_blk_mem_gen_prim_wrapper_init__parameterized52\;

architecture STRUCTURE of \vga_ram_blk_mem_gen_prim_wrapper_init__parameterized52\ is
  signal \addra_12__s_net_1\ : STD_LOGIC;
  signal \addrb_12__s_net_1\ : STD_LOGIC;
  signal ena_array : STD_LOGIC_VECTOR ( 53 to 53 );
  signal enb_array : STD_LOGIC_VECTOR ( 53 to 53 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "INDEPENDENT";
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
  \addra_12__s_net_1\ <= \addra_12__s_port_\;
  \addrb_12__s_net_1\ <= \addrb_12__s_port_\;
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0002000F800FFFFF303FC0000000000000000000000000000000000000000000",
      INITP_01 => X"FE00000006FFFFFD8000000000F800003FFFFFFFF00000000000780086200009",
      INITP_02 => X"0000000000000000000000000000000080000000000000000000000000006FFF",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"C000001F8007FFFE003F80000000000000000000000000000000000000000000",
      INITP_05 => X"FE00000023FFFFEF00000000007C00007FFFFFFFE000000000003800FF000008",
      INITP_06 => X"000000000000000000000000000000008000000000000000000000000000AFFF",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"07FD8007C007FFFA061C00000000000000000000000000000000000000000000",
      INITP_09 => X"F40000001FFFFFF800000000007C00003FFFFFFFE0000000000028005F100004",
      INITP_0A => X"000000000000000000000000000000008000000000000000000000000000BFFF",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000F7FC0003FFFE001C00000000000000000000000000000000000000000000",
      INITP_0D => X"FC0000003FFFFFF000000000003800001FFFFFFFF80000000000240006900004",
      INITP_0E => X"000000000000000000000000000000008000000000000000000000000003FFFF",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"4C4C4C4C4C4C4D4C4C4D4D4D4D554D4D554D4D4D554D5595954D4D4C95958CD5",
      INIT_01 => X"4D4D4D4D0D4D4D4D0D4D0C0C0C0C0C0C0C0C0C0C0C0C04040C0C0C0C0C0C4C4C",
      INIT_02 => X"555555555555555555555555555555555555959555555555555555554D55554D",
      INIT_03 => X"1515151515151515150D0D151515151515151515555555555555555555555555",
      INIT_04 => X"5E5E5E5656565E5E565E56969E56565E5E5E5E5E5E5656161516151515151515",
      INIT_05 => X"E7E72727E7E7E7E7E7E72727272727272727E6E7DFDEDEDEDE9E9E9E9E9E9E9E",
      INIT_06 => X"1ECC827978707070707982CB1D6768A8A8A868686868686F6F6F272727272727",
      INIT_07 => X"EC5B636363636363A3A3A3A3A3A32A8382424242427A797982828BD41E276F27",
      INIT_08 => X"1BDBDBDBDB1B1B2F4242BB641B232323231B2363636363636363635AA83030F1",
      INIT_09 => X"242424242424242424242424242424241B20F0F036D2DBDBDBDBDBDBDBDBDBDB",
      INIT_0A => X"F0F060A10149494949494949494948AF6D242424242424242424242424242424",
      INIT_0B => X"00B2C1F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0",
      INIT_0C => X"5F5E5F5F5E560C03F1A8E8EFF09C000000000000000000000000000000000000",
      INIT_0D => X"28E7E7E7E7E7E7E7E7E7E7E7E7A7A7A7A7A7A7A79F9F9F9F9F5F5F5F5E5F5F5F",
      INIT_0E => X"E7E7E7E7E72720E727202727272820202028282820282828282020202828E720",
      INIT_0F => X"27272727272727E7E7E7E7E7E7E7E7E79E9F9FE7E79EE7E7E7E7E7E7E7E7A7E7",
      INIT_10 => X"9E9E9E9EDEDEDEDEDEDEDEDFDEDFDFDFE72727E7272727272727272727272727",
      INIT_11 => X"559555555555959595959595959595959595959695969E9E9E96969E9E9E96DE",
      INIT_12 => X"4C4C4C4C4C4C4C4C4C4C4C4D4C4D4D554D4C4D4D4D4D4C4D4D55555555555555",
      INIT_13 => X"66D5DDDDD5DEDDD5D5D5D5D5959595959595959595958D954D4C4D4C4D4D4C4C",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"4D4C4D4C4D4C4C4D4D4D4C4C4C4D4D4D55554D4D5555554D954D4C4C8D958CD5",
      INIT_21 => X"4D4D554D4D4D4D4D0C4D0C0C0C0C0C0C0C040C0C0C0C04040C0C0C0C0C0C4C4C",
      INIT_22 => X"5555555555554D555555555555555555555555555555555555554D5555555555",
      INIT_23 => X"151515151515150D0D150D15150D0D1515151555555655555555555555555555",
      INIT_24 => X"5E5E5E56565656565E5E569E9E565E5E5E5E5E5E561515161515151515151515",
      INIT_25 => X"E7E7E7E7E7E7E7E7E7E727272727272727E7E7DFDE9E9E9E9E9E9E9E9E9E9E9E",
      INIT_26 => X"26D48BB97870707070707982D41D676F686868686F68686868272727272727E7",
      INIT_27 => X"B32CECECACACA4A4A4A46363A3A39A43D48C8C8C8C94D4D4D4D4D51E676F686F",
      INIT_28 => X"2324242424241B8A43423AEC1B23232323232323236363636363631B21303030",
      INIT_29 => X"242424242424242424242424242424241CA1F0F194D2DBDBDBDBDBDBDBDBDBDB",
      INIT_2A => X"F0F0F82001494949494949494949498A9A252424242424242424242424242424",
      INIT_2B => X"00E9FAF0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0",
      INIT_2C => X"5F5F5E5F5F5E550C3AF0E8E8F002000000000000000000000000000000000000",
      INIT_2D => X"E7E7E7E7E7E7E7E7E7E7E7A7E7E7A7A7A7A7A79FA79F9F9F9F5F5F5F5F5E5F5E",
      INIT_2E => X"E7E727E7E7E7272027272028282828202028282028282020282720E020282828",
      INIT_2F => X"27272727272727E7E7E7E7E7E7E7E7A79F9E9EA7E79FE7E7E7E7E7E7E7E7A7E7",
      INIT_30 => X"DE9E9EDEDEDEDE9EDEDFDFDFDFDFDFE727E727E7272727272727272727272727",
      INIT_31 => X"9555555555559595959595959595959595959596969E96969696969E9E9E9E9E",
      INIT_32 => X"4C4C4C4C4C4C4C4C4C4C4C4D4D4D554D4D554D4D4D4C4C4C4D554D55554D5555",
      INIT_33 => X"66DEDED5D5D5DED5D5D5D59595959595959595958D954C4D4D4D4C4C4C4C4C4C",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"4C4C4C4D4D0C4D4D4C4D4D4D4D4D9595554D4C554D55554D55554D4C8D9595D5",
      INIT_41 => X"4D4D4D4D4D4D4D4D4D0C0C0C0C0C0C0C4C0C0C040C040C040C0C0C0C4C4C4C4C",
      INIT_42 => X"55555555555555554D0D555555555555555555555555555555555555554D5555",
      INIT_43 => X"151515151515150D0D150D0D150D151515551555555555555555555555555555",
      INIT_44 => X"96969696965E9E5E5E55969E9E5E5E5E565E5E56551515151515151515151515",
      INIT_45 => X"E7E7E7E7E72727E7E7E7E7272727E7E7E7E7DFDE9EDE9E9E9E9E9E9E9E9E9E9E",
      INIT_46 => X"261DCB827970707070707981CB1D666F68686868686F68682727272727E727E7",
      INIT_47 => X"3031313132F2F2F3B3BCBCBD7574ECBC1EDDDDDE7013656E6FB7B9C2CB151E67",
      INIT_48 => X"DB24E32424242324303A7973241B231B1B1B232323232363632363235AF03030",
      INIT_49 => X"24242424242424242424242424242424241AF139F0E5DBDBDBDBDBDBDBDBDBDB",
      INIT_4A => X"F0F0F8D8D10949494949494949494948BB2E2424242424242424242424242424",
      INIT_4B => X"0000D2F8F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0",
      INIT_4C => X"5F5F5F5E5F5E564C03F9F0E8F0EF4A0000000000000000000000000000000000",
      INIT_4D => X"E7E7E7E7E7E7E7E7E7E7E7A7A7A7A7A79F9FA7A7A7A79F9F9F5F5F5F5F5EA75F",
      INIT_4E => X"E7E7E727272727202F282020202020202020282020282820282827282FE7E0E0",
      INIT_4F => X"27272727E727E7E7DFE7E7E7E7E7A7A79EA7A79FA7A7E7E7E7E7E7E7E7E7E7E7",
      INIT_50 => X"DEDEDEDEDEDEDE9EDEDEDFDFDFDFDFE727E72727272727272727272727272727",
      INIT_51 => X"554D559595555595959595959595959695969696969E9E9E9E9E9E9E9EDEDEDE",
      INIT_52 => X"4C4C4C4C4C4C4C4C4D4D4D4D4D4D4D4C4C4D4D55554D4D5555554D5555955555",
      INIT_53 => X"1EDEDED5D5D5DED5D595D5959595959595959595958D8C4C4D4C4D4D4C4C4C4C",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"4C4C4C554C0D4D4D4D4D4D555555559555554D4D55554D4D4C554C4C8D8D8DDE",
      INIT_61 => X"4D4D4D554D554D4D4D4C0C0C0C0C4C4C0C0C0C0C0C04040C4C044C4C4C4C4C4C",
      INIT_62 => X"1555555555555555555555555555555555555555555555555555555555554D4D",
      INIT_63 => X"1515151515150D150D0D15150D15151515151555555555555555555555555515",
      INIT_64 => X"96569E9E9E5E9E5E565E9E9E9E5E565E56565656561515151515151515151515",
      INIT_65 => X"E7E7E7E7E7E7E7E7E7E7E7272727E7E7E7DFDFDE9E9E9E9E9E9E9E9E9E9E9E9E",
      INIT_66 => X"01B8DD8BB9797079707071B982D426676F6868686868676727272727272727E7",
      INIT_67 => X"303030303037373730707A8BD5DEDFDF27272727CBB5F6F6F6F6FEFFFFFF0009",
      INIT_68 => X"DBDBDBDBDB2424DB8B3939F1AC1B231B23231B23232323231B6363231B607030",
      INIT_69 => X"24242424242424242424242424242424241B21393A4AD2DBDBDBDBDBDBDBDBDB",
      INIT_6A => X"F0F0F0F008014949494949494949494993A42524242424242424242424242424",
      INIT_6B => X"000081C1F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0",
      INIT_6C => X"5F5F5F5F5F5E5E15033AF0F0EF31F00000000000000000000000000000000000",
      INIT_6D => X"E7E7E7E7E7E7E7E7E7E7A7A7E7A7A7A7A7A79F5F9F5F5F9F9F5F5F5E5E5E5E5E",
      INIT_6E => X"E7E72727272020202727282020282820282020202828282820272828E7E7E7E7",
      INIT_6F => X"272727272727E7E7E7E7E7E7E7E79E9F9FA7E7E7E7E7E7E7E7E7E7E7E7E7E7E7",
      INIT_70 => X"DEDEDEDEDEDEDE9EDFDFDFE7E7E7272727272727272727272727272727272727",
      INIT_71 => X"55555595959595959595959695959695969696969E9E9E9E9E9E9E9E9EDEDEDE",
      INIT_72 => X"4C4C4C4C4C4C4C4D4C4D4D554D554D4D554D5555554D55555595555555959555",
      INIT_73 => X"5ED5DED5D5DEDED5D59595959595954C5595954D4D4D4C4D4C4C4C4C4C4C4C4C",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => dina(8),
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => doutb_array(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => doutb_array(8),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(53),
      ENBWREN => enb_array(53),
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => enb,
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__25\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00200000"
    )
        port map (
      I0 => addra(13),
      I1 => addra(12),
      I2 => addra(15),
      I3 => addra(14),
      I4 => \addra_12__s_net_1\,
      O => ena_array(53)
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__25\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00200000"
    )
        port map (
      I0 => addrb(13),
      I1 => addrb(12),
      I2 => addrb(15),
      I3 => addrb(14),
      I4 => \addrb_12__s_net_1\,
      O => enb_array(53)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vga_ram_blk_mem_gen_prim_wrapper_init__parameterized53\ is
  port (
    doutb_array : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC;
    enb_0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vga_ram_blk_mem_gen_prim_wrapper_init__parameterized53\ : entity is "blk_mem_gen_prim_wrapper_init";
end \vga_ram_blk_mem_gen_prim_wrapper_init__parameterized53\;

architecture STRUCTURE of \vga_ram_blk_mem_gen_prim_wrapper_init__parameterized53\ is
  signal ena_array : STD_LOGIC_VECTOR ( 54 to 54 );
  signal enb_array : STD_LOGIC_VECTOR ( 54 to 54 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "INDEPENDENT";
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0007FBFFA003FFF8041C00000000000000000000000000000000000000000000",
      INITP_01 => X"F0000000FFFFFFD800000000001E00000FFFFFFFF80000000000140006880000",
      INITP_02 => X"000000000000000000000000000000008000000000000000000000000007FFFF",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0003FBFFD003FFF40DFE00000000000000000000000000000000000000000000",
      INITP_05 => X"E0000000FFFFFFF000000000001C00000FFFFFFFF800000000001E0000C80002",
      INITP_06 => X"00000000000000000000000000000000800000000000000000000000000BFFFF",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0001FFFFDE07FFF007F000000000000000000000000000000000000000000000",
      INITP_09 => X"C0000007FFFFFFC000000000000900001FFFFFFFFC00000000000E0000400000",
      INITP_0A => X"000000000000000000000000000000008000000000000000000000000027FFFF",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"3FE0C5FFFFFFFFE0039000000000000000000000000000000000000000000000",
      INITP_0D => X"C0000007FFFFFFEC00000000000000000FFFFFFFFE00000000000E0000240001",
      INITP_0E => X"00000000000000000000000000000000800000000000000000000000002FFFFF",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"4C4C4D4D4D4D4D4D4D5595555555555555554D55559595954C4C4C4C4C4C4CD5",
      INIT_01 => X"55554D5555554D4D4D4C4C0C0C4C4C4C0C0C0C0C0C0C0C0C0C4C4C0C4C4C4C4C",
      INIT_02 => X"5555555555555555555555555555555555555555555555555555554D554D5555",
      INIT_03 => X"151515151515150D0D0D15151515151555555555555555551555555555155515",
      INIT_04 => X"56969E9E9E5E9E5E5E565E9E9E5E5E5E565E5E5E151515151515151515151515",
      INIT_05 => X"E7E7E7E7E727DFE7E7E7E7272727E7E7E7DF9E9E9E9E9E9E9E9E9E9E9E9E9E96",
      INIT_06 => X"FE121DD4CB8279797979B9B982D41D676F686868686F6F6F2727272727E7E7E7",
      INIT_07 => X"303030303030303030307942D41E272F282827286813B6FFFFFFFFFFFFFFFFFF",
      INIT_08 => X"DBDBDBDBDB2424DB2E3030302B1C1B1B1B231B232323231B232323631B993030",
      INIT_09 => X"2424242424242424242424242424242424245AF13AEFDBDBDBDBDBDBDBDBDBDB",
      INIT_0A => X"F0F0F0F8C04949494949494949494949408D2E24242424242424242424242424",
      INIT_0B => X"000049E1F8F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0",
      INIT_0C => X"5F5F5E5E5F5E5E550C0239F0E8F0A60900000000000000000000000000000000",
      INIT_0D => X"E7E7E7E7E7E7E7E7E7E7E7A7A7A79F9F9F9F5F9F9F5F5F9F5F5F5F5F5F5E5F5E",
      INIT_0E => X"27272020202020272F2F28282828282828282828282828272020E72828E0E0E7",
      INIT_0F => X"27272727E7E7E7E7E7E7E7E7E7E7E7E79FA7E7E7E7E7E7E7E7E7E7E7E7E7E7E7",
      INIT_10 => X"DEDEDFDEDEDEDFDEDEE7E7E7E727272727272727272727272727272727272727",
      INIT_11 => X"555555559595959596959595969695969696969E969EDE9E9E9E969E9EDEDEDE",
      INIT_12 => X"4C4C4C4D4C4C4C4D4D4D4D4D4D4D5555554D5555555555959555555555959555",
      INIT_13 => X"66DED5D5D5D5D5D5D5D5959595959595954D4D4D4D4C4C4D4C4C4C4D4D4C4C4C",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"4D4C4D4D4D4D4D4D554D95959595955595955595555555554D4D4C4C4D4C4C95",
      INIT_21 => X"95554D4D4D95554D4D4C0C4C4D4C0C4C4C0C0C0C0C0C0C4C4C4C4C4C4C4C4C4C",
      INIT_22 => X"55555555555555555555555555555555555555555555555555554D4D55555595",
      INIT_23 => X"1515150D15150D0D0D0D0D0D0D15151555555555555555555555555555155555",
      INIT_24 => X"56569E9E9E5E5E5E5E5E5E5E9E5E5E565E5E5E56551515151615151515151515",
      INIT_25 => X"E7E7E7E72727E72727272727272727E7E79F9E9E9E9E9E9E9E9E9E9E9E9E569E",
      INIT_26 => X"FFFFC21ED4CC8B8B8A8282828BD41D666F686F68686F272727272727E727E7E7",
      INIT_27 => X"3730303030303030303030428BDD272728282F276982B6FFFFFFFFFFFFFFFFFF",
      INIT_28 => X"DBDBDBDBDBDBDBDB1BDC3037F2641B1B1B1B23232323231B23232323231AA830",
      INIT_29 => X"2424242424242424242424242424242424241B69F0F93892DBDBDBDBDBDBDBDB",
      INIT_2A => X"F0F0F0F0B0300149494949494949494948A56D24242424242424242424242424",
      INIT_2B => X"0000002AC0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0",
      INIT_2C => X"5F5F5F5E5E5F5E5E55433AF0F0F031EE00000000000000000000000000000000",
      INIT_2D => X"E7E7E7E7E7A7E7E7E7E7A7A7A7A7A79F9F9FA79F9F9F9F5F5F5F5F5F5F5F5F5E",
      INIT_2E => X"272720272820272F2828282828282828282828282028272028282828E0E0E7E7",
      INIT_2F => X"272727E7E7E7E7E7E7E7E7E7DFE7E7E7E7E7E7E7E7E7E7E7E7E7E7E7E7E7E7E7",
      INIT_30 => X"DFDEDEDEDEDFDEE7DEDFE7E727E7272727272727272727272727272727272727",
      INIT_31 => X"555595959595959595959595969695969E9E969E9E9EDE9EDE9EDEDEDEDEDEDE",
      INIT_32 => X"4C4D4D4D4C4C4D4D4D4D4D4D4D554D5555555555559555555595955555559555",
      INIT_33 => X"5ED5D5D5DED5D5D5959595959595954D4C554D4D4C4C4C4D4C4C4C4C4D4C4C4C",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"4D4D4D4D555555554D4D9595959595959595959555954D4D4D4D4C4C4C4C4CD5",
      INIT_41 => X"5555555555554D4D4D4C4D4C4C4C4C4C4C0C0C0C0C0C0C0C0C4C4C4C4C4C4C4C",
      INIT_42 => X"55555555554D555555555555555555555555555555555555554D555555555595",
      INIT_43 => X"15150D1515150D0D150D0D151515151555555555555555555555555555555555",
      INIT_44 => X"5E5E9E9E9E569E5E5E9E9E9E5E9E5E5E5E565515151515151515151515151515",
      INIT_45 => X"DFE7E7DFE727272727272727E7E7E7E7E79E9E9E9E9E9E9E9E9E9E9E565E9E5E",
      INIT_46 => X"FFFE5C271E1D1DD5D4D4D4CCD41D1D676F68682F6F27272727272727E7E7E7E7",
      INIT_47 => X"3030282F30303030313939428BD5E62727272727271EC1B6FFFFFFFFFFFFFFFF",
      INIT_48 => X"DBDBDBDBDBDBDBDBDB77313030EC1C1B1B1B1B1B1B1B231B23232323231BE130",
      INIT_49 => X"2424242424242424242424242424242424241C99F0F19D92DBDBDBDBDBDBDBDB",
      INIT_4A => X"F0F0F0F0F8300149494949494949494949499825242424242424242424242424",
      INIT_4B => X"00000062B2F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0",
      INIT_4C => X"5F5F5F5F5F5F9F9E554C0239F030319400000000000000000000000000000000",
      INIT_4D => X"E7E7A7E7E7E7E7E7E7E7A7A7A7A79F9FA75F675F9F5F5F9F5F5F5F5F5E5E5F5E",
      INIT_4E => X"2027202828282828282828282828282828282820202028282020E7E7E0E7E7E7",
      INIT_4F => X"2727E7E7E7E7E7E7E7DFDFE7E7E7E7DF9FE7E7E7E7E7E7E7E7E7E7E7E7272727",
      INIT_50 => X"DFDEDEDEDFDFDEE6E7E727E7E727272727272727272727272727272727272727",
      INIT_51 => X"559555959695955595959696969696969E9E9EDEDE9E9EDEDEDEDEDEDEDEDEDE",
      INIT_52 => X"4D4D4C554D4C4C4C554D4D554D554D5555555555559595959595555555559555",
      INIT_53 => X"1ED5D5D5D5D59595959595959595954C4D554D4D4D4C4C4C4C4C4C4C4C4C4C4C",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"4D4D555555559555559595959595959595959595559595954C8D4C4C4C4C4CD5",
      INIT_61 => X"4D9595554D554D4D4D4C4C4C4C4C0C0C4C0C0C0C0C0C0C0C4C4C4C4C4C4D4D55",
      INIT_62 => X"5555555555555555554D55555555555555555555555555554D5555554D554D55",
      INIT_63 => X"15151515150D150D0D0D15151515155555555555555655555555555555555555",
      INIT_64 => X"5E9E9E9E9E9E9E9E5E9E9E9E5E5E5E5E5E5E5555151515151515151515151515",
      INIT_65 => X"DFE7DFDFDFE7272727E7E727E7E7E7E79E9E9E9E9E9E9E9E9E9E9E565E5E5E5E",
      INIT_66 => X"FFFFFF146F2726261E1E1E1E1E1E27676F68272727272727272727E7E7E7E7DF",
      INIT_67 => X"7939E676BFB8818ACAD3DC256F82D4DD2727DEDDDD2666B5B6FFFFFFFFFFFFFF",
      INIT_68 => X"DBDBDBDBDBDBDBDBDBDBE63037B2241B1B1B1B1B1B2323231B1B232323231AF1",
      INIT_69 => X"242424242424242424242424242424242424241BA8EFF0ED92DBDBDBDBDBDBDB",
      INIT_6A => X"F0F0F0F0F020610149494949494949494940B06E242424242424242424242424",
      INIT_6B => X"000000003AC0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0",
      INIT_6C => X"5F5E5F5F675F9F9F9E554339313030309C000000000000000000000000000000",
      INIT_6D => X"E7E7E7E7E7E7E7E7A7A7A7A7A7A7A7A79F9F5F5F5F9F5F5F5F5F5E5E5E5F5F5E",
      INIT_6E => X"272828282F2F282828282828282828282828282828282020282727E72828E7E7",
      INIT_6F => X"2727E7E7E7E7E7E7E7E7A7E7E7E79FE7E7E7E7E7E7E7E7E7E7E7E7E7E7272027",
      INIT_70 => X"DEDEDFDEDFDFDEDEE6E727E72727272727272727272727272727272727272727",
      INIT_71 => X"9595959595959595959596959696969696969EDE9EDEDEDEDEDEDEDEDEDEDEDE",
      INIT_72 => X"4D4C4D4D4D4D4D4D554D5555555555554D559595555555959555959595955555",
      INIT_73 => X"1ED5D5D5D5D5D595959595958D4D4D4D4D4D4C4C4C4D4C4C4C4C4C4C4C4D4C4C",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => dina(8),
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => doutb_array(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => doutb_array(8),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(54),
      ENBWREN => enb_array(54),
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => enb,
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__86\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00800000"
    )
        port map (
      I0 => addra(12),
      I1 => addra(13),
      I2 => addra(15),
      I3 => addra(14),
      I4 => ena,
      O => ena_array(54)
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__86\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00800000"
    )
        port map (
      I0 => addrb(12),
      I1 => addrb(13),
      I2 => addrb(15),
      I3 => addrb(14),
      I4 => enb_0,
      O => enb_array(54)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vga_ram_blk_mem_gen_prim_wrapper_init__parameterized54\ is
  port (
    doutb_array : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    \addra_12__s_port_\ : in STD_LOGIC;
    \addrb_12__s_port_\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vga_ram_blk_mem_gen_prim_wrapper_init__parameterized54\ : entity is "blk_mem_gen_prim_wrapper_init";
end \vga_ram_blk_mem_gen_prim_wrapper_init__parameterized54\;

architecture STRUCTURE of \vga_ram_blk_mem_gen_prim_wrapper_init__parameterized54\ is
  signal \addra_12__s_net_1\ : STD_LOGIC;
  signal \addrb_12__s_net_1\ : STD_LOGIC;
  signal ena_array : STD_LOGIC_VECTOR ( 55 to 55 );
  signal enb_array : STD_LOGIC_VECTOR ( 55 to 55 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "INDEPENDENT";
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
  \addra_12__s_net_1\ <= \addra_12__s_port_\;
  \addrb_12__s_net_1\ <= \addrb_12__s_port_\;
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"1FFFC1FFEFFFFFE000B000000000000000000000000000000000000000000000",
      INITP_01 => X"4000001FFFFFFFF000000000000080000FFFFFFFFE0000000000070000200001",
      INITP_02 => X"00000000000000000000000000000000800000000000000000000000007FFFFE",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"1FFFE1FFEFFFFF80000000000000000000000000000000000000000000000000",
      INITP_05 => X"C000081FFFFFFFA1000000000000000003FFFFFFFC0000000000070000238000",
      INITP_06 => X"0000000000000000000000000000000080000000000000000000000003FFFFFE",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"8FFFE0FFF7FFFF00000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000103FFFFFFE80000000000000400007FFFFFFFE0000000000078000100FF8",
      INITP_0A => X"0000000000000000000000000000000080000000000000000000000005FFFFFC",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0FFFE0FFF7FFFE80000000000000000000000000000000000000000000000000",
      INITP_0D => X"00000C7FFFFFFE80000000000000400001FFFFFFFF0000000000038000100000",
      INITP_0E => X"0000000000000000000000000000000080000000000000000000000009FFFFFC",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"5555555555559595959595959595955595959595959595958D8D8D4C4C4C4DD5",
      INIT_01 => X"5555555595554D4D4C4C4C4C4C4C0C0C4C4C0C0C0C0C4C4C4C4D4D4D4D55554D",
      INIT_02 => X"555555555555555555555555555555555555555555555555555555554D555555",
      INIT_03 => X"1515151515151515151515155555155555565555555555555555555555555555",
      INIT_04 => X"5E5E5E9E9E9E9E9E5E5E5E9E9E5E5E5E56565515151515151515151515151515",
      INIT_05 => X"E7E7E7E7E7E7E7E727E72727E7E7E79E9E9E9E9E9E9E9E9E9E5E5E5E5E9E5E5E",
      INIT_06 => X"FFFFF6AF716F276F672767272727676F6F682F2F27272727272727E7E7E7E7E7",
      INIT_07 => X"82427A77646C6D6D6D6D6D6D6DB6B6BF80C182948B8C82BFB6B6B6FFFFFFFFFF",
      INIT_08 => X"DBDBDBDBDBDBDBDBDBDB41393030AC1C1B1B1B1B1B1B1B1B1B2323231B231B29",
      INIT_09 => X"242424242424242424242424242424242424241CD9EFF04B929ADBDBDBDBDBDB",
      INIT_0A => X"F0F0F0F0F0F8D801494949494949494949494AA2252424242424242424242424",
      INIT_0B => X"00000000F1FAF0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0",
      INIT_0C => X"5F5F5F9F9FA7A7A79E9E4C02393030794A000000000000000000000000000000",
      INIT_0D => X"E7E7E7E7E7E7A7E7A7A7A79F9FA7A79FA79F9F9F9F9F5F5F5F5F5F5E5E5F5E5E",
      INIT_0E => X"272828282828282828282F2828282828282828282028202828272027E7E7E0E7",
      INIT_0F => X"E727E7E7DFE7E7DFDFE7A7E7E7E7E7E7E7E7E7E7E7E7E7E7E7E7E72727202027",
      INIT_10 => X"DFDFDFDEDEDEE7E7E727272727272727276727272727272727272727272727E7",
      INIT_11 => X"959595959596959595969595959E9E969E96DEDEDEDEDE9EDEDEDEDEDEDFDEDF",
      INIT_12 => X"4C4C4D4D4D554D4D4D4D4D4D55555555554D5595959555959595959595955595",
      INIT_13 => X"1ED5D5D5D5959595959595958D4C4D4D4D4D4C4C4C4C4C4C4C4C4C4C4C4C4C4D",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"4D4D4C5555559595959595959595959555959595959595958D8D8D4C4D4C4DD5",
      INIT_21 => X"5555554D55554D4D4C4C4C4C4C4D4C0C4C4C4C4C4C4C4C4C4C4D4D4D4D4D4D4D",
      INIT_22 => X"555555555555555555555555555555555555555555555555555555555555554D",
      INIT_23 => X"0D15151515150D15151515151555555555555555555555555555555555555555",
      INIT_24 => X"5E5E5E9E9E9E9E5E9E9E9E5E5E5E5E5E56555515151515151515151515155615",
      INIT_25 => X"E7DFE7E7E7E7E7E7E7E7DFE7DFE7E7DE9E9E9E9E9E5E5E9E565E5E5E5E5E5E5E",
      INIT_26 => X"FFFFFE01276868686868682F686868686F682F272727272727E7E7E7E7E7E7E7",
      INIT_27 => X"438C94DD646D6D6D6D6D6D6D6D6D6D6D6D64D38B798282D2B6B6B6B6B6B6FFFF",
      INIT_28 => X"DBDBDBDBDBDBDBDBDBDB252F3030B27434ECECACAC6464242424241B1B1B1B5A",
      INIT_29 => X"24242424242424242424242424242424242424241AA8F0EFE492DBDBDBDBDBDB",
      INIT_2A => X"F0F0F0F0F0F890910149494949494949494940BB2E2424242424242424242424",
      INIT_2B => X"00000000001AF8F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0",
      INIT_2C => X"5E5F9F9FA7A7A7A7A79E954B7A3030302F4A0000000000000000000000000000",
      INIT_2D => X"E7E7E7E7E7A7A7A7A7A7A7A79F9FA79F9F9F9F9F9F9F5F5F5F5E5E5E5F5E5F5E",
      INIT_2E => X"27272827282728282728282828282828272828202027202728E720E7E7E7E720",
      INIT_2F => X"2727E7E7E7DFE7DFE7E7A7A7E7E7E7E7E7E7E7E727E7E7E7E7E7E72727202720",
      INIT_30 => X"DEDFDFDFE7E727272727272727272727272727272727272727272727272727E7",
      INIT_31 => X"95959595969596959695959596969E9E9EDEDE9EDEDEDEDEDEDEDEDEDEDEDEDF",
      INIT_32 => X"4C4D4D4D4D4D4D55555555955555555595555555555555559595959595955555",
      INIT_33 => X"1ED59595959595959595954C954C4D4D4D4D4C4C4C4C4C4C4C4C4C4C4D4C4C4C",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"4D554D555555959595959595959595955595558D959595958D4C4C4C4C4D4DD5",
      INIT_41 => X"4D55554D4D554D4D4D4D4C4D4C4C4C4C0C0C4C4C4C0C4C4C4C4C4C4D554D4D4D",
      INIT_42 => X"555555555555555555555555555555555555551515155555555555555555554D",
      INIT_43 => X"1515151515151515151515155555555555559655555555555555555555555555",
      INIT_44 => X"5E9E569E9E9E9E5E9E9E9E5E5E5E5E5E5E565615161515151515151515151515",
      INIT_45 => X"E7E7E7E7E7E7E7E7E7E7E7E7E7E79FDF9E9E9E9E9E5E5E5E5E5E5E5E5E5E5E5E",
      INIT_46 => X"F6F6F6B6B8716868686868686868686F686F272727272727E7E7E7E7E7E7E7DF",
      INIT_47 => X"BCDDDD8B6D646D6D6D6D6D6D6D6D6D6DB66DB7797970792EB5B5B6B6B6B6B6B6",
      INIT_48 => X"DBDBDBDBDBDBDBDBDBDBDA933930303030303131F2F2F2B3B373743434ECAC5B",
      INIT_49 => X"24242424242424242424242424242424242424241C20EFF038929292929292DB",
      INIT_4A => X"F0F0F0F0F0F0F0C001494949494949494949489C6C2424242424242424242424",
      INIT_4B => X"000000000012C1F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0",
      INIT_4C => X"5F5FA7A7A7A7A7E7E7A79E8C4279303079370000000000000000000000000000",
      INIT_4D => X"E7E7E7E7E7A7A7A7A7A79F9F9F9F9FA79F5F9F9F5F5F5F5F5E5E5F5E5E5E5F5E",
      INIT_4E => X"6820282828282828682868282828682828282028202820E720E7E0E7E7E7E7E7",
      INIT_4F => X"E7E7E7E7E7DFDFDFE7E7E7E79FE7E7E7E7E7E727E7E7E7E7E7E7272027272F28",
      INIT_50 => X"DEDEDEE7E727E72727272727272727272727272727272727272727272727E7E7",
      INIT_51 => X"9595559595969595969695969696969EDE9EDEDEDEDEDEDEDEDEDEDEDEDEDEDE",
      INIT_52 => X"4D4D4D4D4D4D554D4D554D555595555555959555559595559595959595959595",
      INIT_53 => X"1E95D595959595959595958C4D4D4C4C4C4C4D4C4C4C4C4C4C4C4C4C4C4D4C4D",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"4D55554D4D555555959595959595955595555595959595958C4C4C4C4D4D4C95",
      INIT_61 => X"555555554D554D4D4D4D4D4C4C0C4C4C4C4C0C040C0C4C4C4D4C4D4D4D4D4D55",
      INIT_62 => X"555555555555555555555555555555555555550D1515550D15150D0D4D4D554D",
      INIT_63 => X"15151556150D1515155555555555555555555555555555565555555555555555",
      INIT_64 => X"5E9E5E9E9E9E9E5E9E9E9E9E5E5E5E5E56565615151515151515151515151515",
      INIT_65 => X"E7E7E7E7E7E7E7E7E7E7E7E7E7E79E9F9E9E9E9E9E5E5E5E5E565E5E5E5E5E56",
      INIT_66 => X"C0C0C0FF136F6868686868686868686F27282727272727E727E7DFE7E7E7E7E7",
      INIT_67 => X"4DDDD5DED3246D6D6D6D6D6D6D6D6D6D6DB66D1C7A303070D3CACAC9C1C1C1C0",
      INIT_68 => X"DBDBDBDBDBDBDBDBDBDBDB2D303030303030303730303037303031428B959555",
      INIT_69 => X"2424242424242424242424242424242424242424245AEFF0A59292929292DBDB",
      INIT_6A => X"F0F0F0F0F0F0F8800909494949494949494949408E2D24242424242424242424",
      INIT_6B => X"000000000048EAF8F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0",
      INIT_6C => X"5FA79FA7A7A7E7E7E7E7DE954B7A793079E60000000000000000000000000000",
      INIT_6D => X"E7E7E7E7A7A7A7A7A7A79FA7A79F9F9F9F5F9F5F5E5F5F5F5F5F5E5E5F5F5F5F",
      INIT_6E => X"2828682828282828276828282828282827282020202827E727E7E0E7E7E7E7E7",
      INIT_6F => X"E7E7E7DFDFDFE7DFE7E7E7E7E7E7E7E7E7E7E7E72727E7E7E72727272F282727",
      INIT_70 => X"DEDEDEE727E7DE2727272727272727272727272727272727272727272727E7E7",
      INIT_71 => X"9595959596969696969E969696969E9EDE9EDEDEDEDEDEDEDEDEDEDEDEDEDEDE",
      INIT_72 => X"4C4C4D4D4D4D4D4D555555555595959595555555559595559595959595959595",
      INIT_73 => X"1E95959595959595958D4C4C4D4D4C4C4C4C4D4C4C4C4D4C4C4C4C4C4C4D4D4D",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => dina(8),
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => doutb_array(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => doutb_array(8),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(55),
      ENBWREN => enb_array(55),
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => enb,
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__26\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00800000"
    )
        port map (
      I0 => addra(12),
      I1 => addra(13),
      I2 => addra(15),
      I3 => addra(14),
      I4 => \addra_12__s_net_1\,
      O => ena_array(55)
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__26\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00800000"
    )
        port map (
      I0 => addrb(12),
      I1 => addrb(13),
      I2 => addrb(15),
      I3 => addrb(14),
      I4 => \addrb_12__s_net_1\,
      O => enb_array(55)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vga_ram_blk_mem_gen_prim_wrapper_init__parameterized55\ is
  port (
    doutb_array : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC;
    enb_0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vga_ram_blk_mem_gen_prim_wrapper_init__parameterized55\ : entity is "blk_mem_gen_prim_wrapper_init";
end \vga_ram_blk_mem_gen_prim_wrapper_init__parameterized55\;

architecture STRUCTURE of \vga_ram_blk_mem_gen_prim_wrapper_init__parameterized55\ is
  signal ena_array : STD_LOGIC_VECTOR ( 56 to 56 );
  signal enb_array : STD_LOGIC_VECTOR ( 56 to 56 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "INDEPENDENT";
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"07FFF0001FFFF800000000000000000000000000000000000000000000000000",
      INITP_01 => X"00000C3FFFFFFF00000000000000000001FFFFFFFF8000000000034000080000",
      INITP_02 => X"0000000000000000000000000000000080000000000000000000000013FFFFD8",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"07FFF0003FFFF800000000000000000000000000000000000000000000000000",
      INITP_05 => X"00000C7FFFFFFC000000000000E0200003FFFFFFFF0000000000017FC008FFE0",
      INITP_06 => X"0000000000000000000000000000000080000000000000000000000007FFFFC0",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"C7FFF8001FFFF800000000000000000000000000000000000000000000000000",
      INITP_09 => X"00000FFFFFFFFC000000000001F0000001FFFFFFFFC00000000001401FF8807F",
      INITP_0A => X"000000000000000000000000000000008000000000000000000000001FFFFF80",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"A3FFF8001FFFF000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000FFFFFFFFFA000000000001F8100000FFFFFFFFC000000000013FC00001FF",
      INITP_0E => X"000000000000000000000000000000008000000000000000000000003FFFFFC0",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"4C4D4D4D4D4D4D4D4D559595959595955555954D55558D8D8D4C4D4D4D4D4C95",
      INIT_01 => X"555555554D554D4C4C4D4D4C0C4C0C0C4C4C4C0C0C4C4C4C4C4D4D4D4C4D4D4D",
      INIT_02 => X"555555555555555555555555555555555555550D0D0D0D0D0D0D0D0D0D4D4D55",
      INIT_03 => X"1515150D0D151515151555555555559695555555555596555555555555555555",
      INIT_04 => X"5E9E5E9E9E9E9E9E5E5E5E5E5E5E5E5656155615151515151515151515151515",
      INIT_05 => X"E7E7DFE79FE7E7E7E7E7E7E7E79F9E9E9E9E9E9E5E5E5E565656565E5E5E565E",
      INIT_06 => X"82CBD51D1D276868686868682F686F6F2727272727E7E7E7E7E7E7E7E7DFE7E7",
      INIT_07 => X"DDD594D5796D646D6D6D6D6D6D6D6D6D6D6D6DB8797030303870703070707079",
      INIT_08 => X"9292D2D2DBDBDBDBDBDBDBDBDD3030302F303030303931313030397A8B94DDDE",
      INIT_09 => X"2424242424242424242424242424242424242424241B60EF3037919292929292",
      INIT_0A => X"F0F0F0F0F0F0F0A8A80149494949494949494940A66D24242424242424242424",
      INIT_0B => X"0000000000002AC1F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0",
      INIT_0C => X"5FA79FA7E7A7E7E7E7E7E7DD8C4279707079ED00000000000000000000000000",
      INIT_0D => X"E7E7E7E7A7A7A7A7A75EA7A7A79F9F9F9F9F9F9F5F5F5F5F5E5F5F5F5FA75F5F",
      INIT_0E => X"272827282828282828282828282828282828202020272027E7E7E7E7E7E7E7E7",
      INIT_0F => X"E7E7E7E7DFDFDFE7E7E7E7E7E7E7E7E7E7E7E7E72727E7E7E7E727272F272728",
      INIT_10 => X"DEDEE727E7E72727272727272727272727272727272727272727E72727E7E7E7",
      INIT_11 => X"959595959595969695969696DE969E9E9E9EDEDEDEDEDEDFDEDEDFDEDEDEDEDE",
      INIT_12 => X"4D4D5555554D4D55555555955555559555959555955595959595959595555596",
      INIT_13 => X"1E95959595959595954D4C4C4D4C4C4D4C4C4C4C4C4C4C4C4D4C4D4D4D4D4D55",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"4D4C4C4D4D4D4D4D555555955595555555954D4C55954D4D4D4D4C4C4C4C4C95",
      INIT_21 => X"554D4D554D4D4C4C4C4C4C4D4C4C0C0C0C0C4C0C4C4C4C4C4C4D4C4D4C4D4D4D",
      INIT_22 => X"55555555555555555555555555555555151515150D150D0D150D4D4D0D55554D",
      INIT_23 => X"0D15151515151555555555565556969696559696959555555555555555555555",
      INIT_24 => X"9E9E9E5E5E9E5E5E9E5E5E5E5E5E565656161616151515151516151515151515",
      INIT_25 => X"E7E7E7E7E7E7E7E7E7E7E7E7DF9E9E9E9E9E5E5E5E5E56565656565E5E565E5E",
      INIT_26 => X"82D41E27686868686868686868682F682F2F272727E7E7E7E7E7E7E7DFE7E7E7",
      INIT_27 => X"948C8B438B80246D6D6D6D6D6D6D6D6D6D6D6D6D2E7930303070303030303079",
      INIT_28 => X"372EE5E4DBDBDBD2929292913738302F362D767F78418A939CDDE52F31428C95",
      INIT_29 => X"2424242424242425252525252D2D2E2E2E2E2E2E2E25A2EF30EF9D9C93424138",
      INIT_2A => X"F0F0F0F0F0F0F0F8A80149494949494949494949499925242424242424242424",
      INIT_2B => X"00000000000061BAF0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0",
      INIT_2C => X"5F9FA7A7E7E7E7E7272727DED58B797970799400000000000000000000000000",
      INIT_2D => X"E7E7E7E7A7A7A7A7A79FA79FA7A79F9F9F9F5F5F5E5F9F9F5F5E5F5F9F9F9F9F",
      INIT_2E => X"27282828282F2828282828282F282028282020202720E7E7E7E7E7E7E7E7E7E7",
      INIT_2F => X"E7E7E7DFDFDFDFE7E7E7E7E7E7E7E7E7E7E7E7E72727E7E7E7272F2728272727",
      INIT_30 => X"E7E7E7E7E7272727272727272727272727272727272727272727E7E7E7E7E7E7",
      INIT_31 => X"95959695969596969E969E9EDE9E9EDEDE9EDEDEDEDEDEDFDEDFDFDEDEDEDEDE",
      INIT_32 => X"554D4D554C55554D559555555555959595955595959595959595959595959595",
      INIT_33 => X"1E9595959595959595958C8C4D4D4C4C4C4C4C4C4D4C4C4C4C4D4C4D4D4D4D55",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"4D4D4C4D4C4D4D5555554D5555554D554D9595555595554D4D4D4D4C4D4C4C95",
      INIT_41 => X"554D4C4D4D4C4C4D4C4C0C4C0C0C0C0C0C0C4C4C4C4C4C4C4C4C4D4D4C4C4C4D",
      INIT_42 => X"1515151555555555555555555555555515151515150D0D0D0D150D0D55554D55",
      INIT_43 => X"1515151515555515155555555656569696555596555555555555555555555515",
      INIT_44 => X"9E9E5E5E5E9E5E5E9E9E5E5E5E5E565656151515151515151556151516151515",
      INIT_45 => X"E7E7E7E7E7E7E7E7E7E7E7E7E79E9E9E9E5E9E5E5E5E565656565E5E5E5E5E9E",
      INIT_46 => X"798BD5266F6868686F686868686F6F272727272727E7E7E7E7E7DFE7E7DFE7E7",
      INIT_47 => X"8081307942DD246D6D246D6D6D6D6D6D6D6D6D6DC97A70303030303070303070",
      INIT_48 => X"313030EFEEE6DDDDD493817F362F30318AD2DBDBDBDBDBDBDB2424242D6E7778",
      INIT_49 => X"2E2E6E6EADADACACE3E2E2D9D8D7D7D7D6D6D7D7D7D890AF30E8303939393939",
      INIT_4A => X"F0F0F0F0F0F0F0F820180141494949494949494940B16E24242424242425252D",
      INIT_4B => X"0000000000000042C0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0",
      INIT_4C => X"9F9FA7E7E7E7E02720282027DD8C827978797053000000000000000000000000",
      INIT_4D => X"E7E7E7A7A7A79FA7A79F9F9F9FA79F9F9F9F5F5F5F5F9F9F5F9F9F9F9F9F9FA7",
      INIT_4E => X"28272828282828282828282828202020272020272020E7E7E7E7E7E7E7E0E7E7",
      INIT_4F => X"DFE7E79FE7DFE7E7E7E7E7E7E7E7E7E7E7E7E7E72727272727272F2727272727",
      INIT_50 => X"E7E7E727272727272727272727272727272727272727272727E7E7E7E7E7E7E7",
      INIT_51 => X"959596959695969E9E96969E9EDEDE9EDE9EDEDEDEDEDEDFDEDFDEDEDEE7DEE7",
      INIT_52 => X"5555554D4D554D4D559555555555959595555555959595959595959595959555",
      INIT_53 => X"1E959595959595958D8D8D8D8D4C4C4C4D4C4C4C4C4C4D4C4D4D4D4D4D4C4D4D",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"4C4D4D4D4D4D4D554D5555554D555555554D5555554D554D4D4D4C4D4D4D4C95",
      INIT_61 => X"4D4D4D4D4D0C4D4D4D4C0C4C0C0C0C0C4C0C0C0C4C4C4C4C4C4C4C4D4C4C4D4D",
      INIT_62 => X"15150D15555555555555555555555555151515150D1515150D150D554D555555",
      INIT_63 => X"15151515151515555555555555559E5696559555555555555555555515551515",
      INIT_64 => X"5E9E9E9E9E9E9E9E9E5E5E5E5E56565656161515155616161516151556151615",
      INIT_65 => X"DFE7E7E7E7E7E7E7E7E7E7E79E9E9E5E5E9E5E5E565656565E5E565E5E5E9E9E",
      INIT_66 => X"7982D41E276F6868686868682F6F6F2727272727E7E7E7E7E7E7E7E7E7E7E7DF",
      INIT_67 => X"1BDB93793030762424246D6D6D6D6D6D6D6D6D6D6D3779303070703070303070",
      INIT_68 => X"E6EF2F30303179428C95D5948B4279792FE4DBDBDBDBDB1B241C24241B1B1B1B",
      INIT_69 => X"CEC4FAF0A6A59C93929189898989898989888989899189413030E5418B949CDD",
      INIT_6A => X"F0F0F0F0F0F0F0F0F890010049494949494949494852A32525252E6EADACA2D0",
      INIT_6B => X"0000000000000039C1F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0",
      INIT_6C => X"E7E7A7E7E7E7E720202828271ED58B8179708241000000000000000000000000",
      INIT_6D => X"E7E7A7A7A7A7A79FA7A79F9F9F9F9F9F9F9F5F5F9F5F9F9F5F5F5F9F9F9F9F9F",
      INIT_6E => X"2828282828682828282F2F2F282828282720272827E727E7E7E7E7E7E7E7E7E7",
      INIT_6F => X"E7E7E7DFDFE7E7E7A7E7DFE7E7E7E7E727272727272727272727282827272828",
      INIT_70 => X"E7E7272727272727272727272727272727272727272727272727E7E7E7E7DFE7",
      INIT_71 => X"969695969696969E9696969E9EDEDEDEDEDEDEDEDEDEDEDFDEDEE6E6DEDEDEDF",
      INIT_72 => X"554D4D5555555595959595955595959595959595959595959595959595559595",
      INIT_73 => X"1E9595959595958D8D8D8D4C4C4C4C4C4C4C4C4C4C4C4C4D4D4D4D4D4D4D5555",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => dina(8),
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => doutb_array(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => doutb_array(8),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(56),
      ENBWREN => enb_array(56),
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => enb,
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__92\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10000000"
    )
        port map (
      I0 => addra(12),
      I1 => addra(13),
      I2 => addra(14),
      I3 => addra(15),
      I4 => ena,
      O => ena_array(56)
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__92\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10000000"
    )
        port map (
      I0 => addrb(12),
      I1 => addrb(13),
      I2 => addrb(14),
      I3 => addrb(15),
      I4 => enb_0,
      O => enb_array(56)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vga_ram_blk_mem_gen_prim_wrapper_init__parameterized56\ is
  port (
    doutb_array : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    \addra_12__s_port_\ : in STD_LOGIC;
    \addrb_12__s_port_\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vga_ram_blk_mem_gen_prim_wrapper_init__parameterized56\ : entity is "blk_mem_gen_prim_wrapper_init";
end \vga_ram_blk_mem_gen_prim_wrapper_init__parameterized56\;

architecture STRUCTURE of \vga_ram_blk_mem_gen_prim_wrapper_init__parameterized56\ is
  signal \addra_12__s_net_1\ : STD_LOGIC;
  signal \addrb_12__s_net_1\ : STD_LOGIC;
  signal ena_array : STD_LOGIC_VECTOR ( 57 to 57 );
  signal enb_array : STD_LOGIC_VECTOR ( 57 to 57 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "INDEPENDENT";
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
  \addra_12__s_net_1\ <= \addra_12__s_port_\;
  \addrb_12__s_net_1\ <= \addrb_12__s_port_\;
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"E3FFFC001FFFF000000000000000000000000000000000000000000000000000",
      INITP_01 => X"00017FFFFFFFEA000000000003FC0000007FFFFFFF800000000000A007F0404F",
      INITP_02 => X"000000000000000000000000000000000000000000000000000000013FFFFF80",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"F3FFFC000FFFC000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000BFFFFFFFF200000000000FFC080000FFFFFFFFC00000000000900000000F",
      INITP_06 => X"00000000000000000000000000000000000000000000000000000003FFFFFF00",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"D1FFFC000FFFE000000000000000000000000000000000000000000000000000",
      INITP_09 => X"00027FFFFFFE7700000000000FFE0800007FFFFFFFE000000000001000022001",
      INITP_0A => X"00000000000000000000000000000000000000000000000000000003FFFFFF00",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"F8FFFE001FFFC000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0003FFFFFFFE4000000000001FFE0000003FFFFFFFF000000000004000002000",
      INITP_0E => X"00000000000000000000000000000000000000000000000000000003FFFFFE00",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"4D4D4C4D4D4D4D4D554D4D554D4D555555555555554D4D4D4C4C4D4C4D4D4DD5",
      INIT_01 => X"4D4D4D4D4C4C4C4C4C4C4C0C0C0C0C0C044C040C4C4C4C4C4C4C4C4C4C4D4D4D",
      INIT_02 => X"15151515151555555555555555555555151515150D0D0D0D0D0D0D0D0D0D5555",
      INIT_03 => X"5515151555155555555555555655559655959555959655555515151555150D55",
      INIT_04 => X"9E9E9E9E9E5E5E5E5E5E5E9E5E565E5656565656155615165555555515551515",
      INIT_05 => X"E7E7E7E7DFE7E7E7E7E79F9E9E9E5E5E5E5E5E5E565656565E5E5E5E5E5E9E9E",
      INIT_06 => X"79828B1D262F686F686868682F682F2727272727E7E7E7E7E7E7E7E7E7E7E7DF",
      INIT_07 => X"24246E3730318A23242424246D6D6D6D6D6D6D6D64D342787070707070307078",
      INIT_08 => X"9BDBDCE4ED2E37788193DDE62E3042424378D2DBDBDBDBDBDB24DBDB24242424",
      INIT_09 => X"40404040484849494949494949494A9292929191929289DCEF30E69289929292",
      INIT_0A => X"F0F0F0F0F0F0F0F0F80848010049004949494949494084B6A3D0C4B0A5934948",
      INIT_0B => X"00000000000000405AF8F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0",
      INIT_0C => X"A7E7E7E7E7E0282828682828271ED482B979B92F490000000000000000000000",
      INIT_0D => X"E7E7A7A7A7A7A7A79FA79E9F9F9E5F9F9F9F9F9F5F5F9F9F5F5F9F9F9FA7A7A7",
      INIT_0E => X"27282828282828282F28282828282828202027E727E727E7E7E7E7E7E7E7E7E7",
      INIT_0F => X"DFDFE7E7DFE7E7E7E7E7E7E7E7E7E727E727272727272727272F282027272728",
      INIT_10 => X"E7E72727272727272727272727272727272727272727272727E7E7E7E7E7DFDF",
      INIT_11 => X"9596969E969E9E969E969EDEDEDEDEDEDEDEDEDEDFDEDEDEDFE7E6DEDEE7DF1F",
      INIT_12 => X"55554D4D95555555955595555555959595955595959555559595955595959595",
      INIT_13 => X"DE95959595958C958D8D8C4C4C4D4D4C4C4C4D4D4C4C4D4D4D4D4D4D55554D55",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"4D4D4D4D4D4D4D4D4D4D4D4D4D555555959555554D4D4D4D4C0C4C4C4D4D4D95",
      INIT_21 => X"4D4D4D4C4C4D4C4D4C4C0C0C0C0C0C0C0C0C0C0C4C4C4D4D4C4C4C4D4C4C4C4C",
      INIT_22 => X"0D0D0D1515155555555555555555555555151515150D0D0D15154D0D0D554D4D",
      INIT_23 => X"5555155515555555555555559E9E965555969555565556555515555515151515",
      INIT_24 => X"9E9E9E9E5E9E9E5E9E5E5E5E5E56565656565656565616565555565655555555",
      INIT_25 => X"E7E7E7E7E7E7E7E7A79F9F9F9E5E5E5E5E5E565656565E565E5E5E565E5E9E9E",
      INIT_26 => X"79828BDD266F686F6F686868682F2727272FE7E7E7E7E7E7E7E7E7E7E7E7E7E7",
      INIT_27 => X"24241BDC3030E62524242424246D6D6D6D6D6D6D6DB77A827979797979797979",
      INIT_28 => X"92929292929292929292929292DB708C8B2FDBDBDBDBDBDBDBDBDBDB24242424",
      INIT_29 => X"4949494949494949494949494949494949929292929292499331303889929292",
      INIT_2A => X"F0F0F0F0F0F0F0F0F0F078014949000049494949494853A55240404040484949",
      INIT_2B => X"0000000000000000E2C1F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0",
      INIT_2C => X"A7E7E7E728282828286868686F26D5CBB97978B9370000000000000000000000",
      INIT_2D => X"E7A7A7A7A7A7A79FA79F9F9F9F5E5F9F9F9F9F9F9F5F9F9F9F9F9F9F9F9FA7E7",
      INIT_2E => X"28202827286828202F2828282028202720272720E7E727E7E7E7E7E7E7E7E7E7",
      INIT_2F => X"E7DFE7E7DFE7E7E7E7E7E7E7E7E7E7E727E72727272727272F2F282827282828",
      INIT_30 => X"272727272727272727272027272727272727272727272727E7E7E7DFE7DFE7DF",
      INIT_31 => X"95959696969E96DE969EDEDEDEDEDEDEDEDEDEDEDEDEDFDFDFE7E6E6E7DE2727",
      INIT_32 => X"5595555555559555959595959555959595959595959595959595959595969696",
      INIT_33 => X"DE9595958D8C8C8D8D4C4C8D4C4C4C4C4D4D4C4C4D4D4C4C4D55554D5555554D",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"4D4C4D4C4D4D554D4D554D4D55554D5595554D4D550C0C0C0C0C0C0C0C4D4C95",
      INIT_41 => X"4D4D4D4D4C4C4D4D4C4C0C0C0C0C040C0C0C0C0C0C4C4C4C4D4C4C4C4C4D4D4D",
      INIT_42 => X"15151515551515555596555555555555150D1515150D0D0D4D4D55551555554D",
      INIT_43 => X"1515151555555555555555569E965655965555569655555515150D1515151515",
      INIT_44 => X"5E9E9E9E9E9F9E9E9E5E9E5E5E565E5656565656565656565656565656555555",
      INIT_45 => X"E7DFE7E7E7E7E7E79F9E9E9E5E5E5E5E5E5E565E565E5E5656565E5E5E5E9E9E",
      INIT_46 => X"838BD4DD276F686F6868682F6F272727272727E7E7E7E7E7E7E7E7E7E7E7E7DF",
      INIT_47 => X"2424DB7F303030401B2324242424242424646D6D6D642ED48B8B8B8B83838282",
      INIT_48 => X"92929292929292929292DBDBDB918A944B8B37D2DBDBDBDBDBDBDBDBDBDBDB24",
      INIT_49 => X"494949494949494949494949494949494949929292929249EE3939E592929292",
      INIT_4A => X"F0F0F0F0F0F0F0F0F0F878010000004900494949494940404049494949494949",
      INIT_4B => X"0000000000000000D972F8F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0",
      INIT_4C => X"E7E7E7E7202828686868686868671DCB82B979B9E50000000000000000000000",
      INIT_4D => X"E7E79FA7A79FA79F9F9F9F9F9F9F5E9F9F9F9F9F9F9F9F9F9F9FA7A7A7A7A7E7",
      INIT_4E => X"282028272828282828282828282828E7E7202727E7272727E7E7E7E7E7E7E7E7",
      INIT_4F => X"DFDFE7E7DFE7E7E7E7E7E7E7E7E727E7E7272727272827272827276828282828",
      INIT_50 => X"272727272727272727272727272727272727272727272727E7E7E7E7E7E7E7DF",
      INIT_51 => X"969696969E9EDEDEDE9EDEDEDEDEDEDEDEDEDEDEDEDEDEDEE7E7E7E7DEDF2727",
      INIT_52 => X"4D5555554D555555559595559595959595959595959595959595959595969596",
      INIT_53 => X"DD95958D4C4C8D4D4C4D4C4C4D4C4C4D4D4D4C4D4D4D4D4C4D954D4D4D55554D",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0C4D4D4D4D4D55554D4D4D959555954D5555554C4D0C0C0C0C0C0C0C0C0C4C95",
      INIT_61 => X"4D4C4D4D4D4C4D4C4C0C0C4C4C0C0C0C0C0C0C0C0C4C4C4C4C4C4C4D4C4D4D0C",
      INIT_62 => X"0D0D15151515555555965555555555551515150D0D15154D4D55555555555555",
      INIT_63 => X"15155555555555555656569E565555969655965555555555551555151515150D",
      INIT_64 => X"9E9E9E9E9E9E9E9E5E5E5E5E5E5E565656555656565656565556565556555555",
      INIT_65 => X"E7E7E7E7E7E7E7A79F9F9F9E5E5E5E5E5E56565E565656565656565E5E5E9E9E",
      INIT_66 => X"D4D5DD1E276F686F6868686F272727272727E7E7E7E7E7E7E7E7E7E7E7E7E7E7",
      INIT_67 => X"24242424E630302FDCD48B8A81B87F76766D6D652423BFD5DDD5D5D5D4D4D4D4",
      INIT_68 => X"9292929292929292929292DBDB92DB794383DCD2DBDBDBDBDBDBDBDBDBDBDBDB",
      INIT_69 => X"49494949494949494949494949494949494992929292929249E63939EE899292",
      INIT_6A => X"F0F0F0F0F0F0F0F0F0F068E80000000049000049494949494949494949494949",
      INIT_6B => X"000000000000000000F2C0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0",
      INIT_6C => X"E7E7E7202028686868686868686F26D48279797079A500000000000000000000",
      INIT_6D => X"A7A79FA7A7A79F9FA79F9F9F9F9F5F9F5F9F5F9F9F5F9F9F9F9F9FA7A7A7E7A7",
      INIT_6E => X"282868272828282828282F28282020E7E720E7E7E7E7E7E7E7E7E7E7E7E7E7E7",
      INIT_6F => X"E7DFE7E7E7E7E7E7E7E7E7E7E7E7272727272F27272728272727276828682828",
      INIT_70 => X"2727272727272727272727272727272727272727272727E7E7E7DFDFDFE7DFDF",
      INIT_71 => X"969E9E9E969EDE9EDEDEDEDEDEDEDEDEDFDEDEDFDEDEDEDFE7E7DEE7DEE72727",
      INIT_72 => X"555595554D555555559595959595959595969595959595959695959696969595",
      INIT_73 => X"DE958D954D4D4C4D4C4C4C4C4C4D4C4D4C4D4C4D4D4D4D4D4D4D4D4D95955555",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => dina(8),
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => doutb_array(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => doutb_array(8),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(57),
      ENBWREN => enb_array(57),
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => enb,
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__27\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10000000"
    )
        port map (
      I0 => addra(12),
      I1 => addra(13),
      I2 => addra(14),
      I3 => addra(15),
      I4 => \addra_12__s_net_1\,
      O => ena_array(57)
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__27\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10000000"
    )
        port map (
      I0 => addrb(12),
      I1 => addrb(13),
      I2 => addrb(14),
      I3 => addrb(15),
      I4 => \addrb_12__s_net_1\,
      O => enb_array(57)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vga_ram_blk_mem_gen_prim_wrapper_init__parameterized57\ is
  port (
    doutb_array : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC;
    enb_0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vga_ram_blk_mem_gen_prim_wrapper_init__parameterized57\ : entity is "blk_mem_gen_prim_wrapper_init";
end \vga_ram_blk_mem_gen_prim_wrapper_init__parameterized57\;

architecture STRUCTURE of \vga_ram_blk_mem_gen_prim_wrapper_init__parameterized57\ is
  signal ena_array : STD_LOGIC_VECTOR ( 58 to 58 );
  signal enb_array : STD_LOGIC_VECTOR ( 58 to 58 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "INDEPENDENT";
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"280001FFFFFF8000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0007FFFFFFFE0800000000003FFF0400007FFFFFFFF000000000004800010000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000FFFFFFC00",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"48000FFFFFFF0000000000000000000000000000000000000000000000000000",
      INITP_05 => X"005FFFFFFFFE8000000000003FFF0000001FFFFFFF2000000000000000011000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000FFFFFF000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"040007FFFFFF0000000000000000000000000000000000000000000000000000",
      INITP_09 => X"005FFFFFFFFE0000000000007FFF0200001FFFFFFC0000000000002400009000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000002FFFFFC800",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"040007FFFFF80000000000000000000000000000000000000000000000000000",
      INITP_0D => X"00FFFFFFFFFF000000000001FFFF8000000FFFFFEC0000000000000400008800",
      INITP_0E => X"000000000000000000000000000000000000000000000000000000FFFFFFE000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"4D4C4D4D554D4D9555959555559555555555554D0C0C0C0C0C0C0C0C0C0C0C95",
      INIT_01 => X"554D4D4D4C4D4D4C0C4C4C0C0C0C040C040C0C0C0C0C4C4D4D4C4D4D4D4D4C0C",
      INIT_02 => X"1515151515555555555555555555555515150D15151515550D4D55550D555555",
      INIT_03 => X"5555555555555555555656969696969555555555555555555555150D15151515",
      INIT_04 => X"9E5E9E5E9E9E9E9E5E5E5E5E565E5E5656565656565656565656565656555655",
      INIT_05 => X"E7E7E7E7E7E7E79F9F5E9E5E5E5E5656565E5656565656565E5E565E5E5E9E9E",
      INIT_06 => X"1E1E2627272F686F686F2F272727272727E7E7E7E7E7E7E7E7DFE7DFDFDFE7E7",
      INIT_07 => X"DBDB24DB41313030303031793070303030707979B9706F1D272626261E1E1E1E",
      INIT_08 => X"929292929292929292929292DBDB9293427930E4D2DBDBDBDBDBDBDBDBDBDBDB",
      INIT_09 => X"494949494949494949494949494949494949494949499292493F427A9C899292",
      INIT_0A => X"F0F0F0F0F0F0F0F0F8C1C1980000000000000049004949494949494949494949",
      INIT_0B => X"000000000000000000F1F9F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0",
      INIT_0C => X"E7E728202828686868686868686F671DCB827970799300000000000000000000",
      INIT_0D => X"E79FA7A7A7A7A79F9F9F9F9F5E5F5F5F5F5F9F9F9FA7A79F5F9FA7A7A7A7E7E7",
      INIT_0E => X"682828282828282827272828272027E7E7E7E7E720E7E7E7E7E7E7E7E7E7E7E7",
      INIT_0F => X"DFDEE7E7E7E7E7E7E7E7E7E7E727272727272F272F2F282F2828282828286828",
      INIT_10 => X"27272727272727272727272727272727272727272727E7E7E7E7E7DFDFDFE7E7",
      INIT_11 => X"9E969E9E9E9E9EDEDEDEDEDEDEDEDEDEDEDEDEDEDEDEDFDFE7E6E7E727272727",
      INIT_12 => X"4D5555554D555555559595959595959595959595959595959596959596969695",
      INIT_13 => X"D6958D8D4D4D4D4D4D4C4C4C4C8C4C4D4D4D4D4D4D4D4D4D4D4D954D4D555595",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"4D4D4D4D55554D555555555555554D55554D4D0C0C0C0C0C0C0C0C0C0C0C0C95",
      INIT_21 => X"554D4D4C0C4D4C4C0C4C0C0C0C0C0C040C0C0C4C4C4C4C4C4C4C4D4D4D4D4D4C",
      INIT_22 => X"15151515555555555555555555151555151515150D1515550D55555555555555",
      INIT_23 => X"5555555555555555559696969696969556555556555515151555555515151515",
      INIT_24 => X"9E9E9E9E9E9E9E9E9E9E5E5E5E55555656565656565656565655555656555555",
      INIT_25 => X"E7E7E7E7E7E79E9E9E9E5E5E5E5E5656565656565656565E5E5E5E5E5E5E9E9E",
      INIT_26 => X"2767676F686F6868682F2F2827272727E7E7E7E7E7E7E7DEE7E7E7E7DFE7DFE7",
      INIT_27 => X"DB24DBDB242F30303030303030303030707982D41E28682F2027272727272727",
      INIT_28 => X"9292929292929292929292929292922D3130794192DBDBDBDBDBDBDBDBDBDBDB",
      INIT_29 => X"494949494949494949494949494949494949494949499292499B307A39E48992",
      INIT_2A => X"F0F0F0F0F0F0C0C2A36AF1480000000000000049004949494949494949494949",
      INIT_2B => X"0000000000000000000012F8F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0",
      INIT_2C => X"E7E0282828686868686868686868671ED4827970793052000000000000000000",
      INIT_2D => X"A7A7A7A7A7A7A79F9F9F9E9F9F5F5F5F5F5F5E5F5F5F5E9F9F9F9FA7E7A7E7E7",
      INIT_2E => X"282828282828282828272720272727E720E7E7E7E7E7E7E7E7E7E7E7E7A7A7A7",
      INIT_2F => X"E7DFE7E7E7E7E7E7E727E727272727272727272F2F2728282868286820206828",
      INIT_30 => X"2727272727272727272727272727272727272727E7E7E7E7E7DFE7E7DEDFE7E7",
      INIT_31 => X"9EDE9E9E9E96DEDEDEDEDEDEDEDEDEDEDEDEDEDEDEDEDFE7E7E7E7E727272727",
      INIT_32 => X"95559595959595955555959595959595959595959595959695959596969E9696",
      INIT_33 => X"D5954C4D4D4D4D4D4C4C4D4D4C4C4C4C4C4D4D954D4D4D4D4D4D4D4D95555555",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"4D4D4D554D55555555554D55555555550C55550C0C0C0C0C0C0C0C0C0C0C0C95",
      INIT_41 => X"554D4D4C4C4D0C4C0C0C0C0C0C0C0C0C0C0C0C4C4C4C4C4C4C4C4D4D4D4D4D4D",
      INIT_42 => X"1515155555555555555555555555155515151515150D15554D0D4D4D55555555",
      INIT_43 => X"55555555555555555596559696555555969E56555555151555555555150D150D",
      INIT_44 => X"969E9E9E9E9E9E9E5E5E5E5E5656565656555555555656565656565555555555",
      INIT_45 => X"E7E7E7E7E7E79E9E9E9E5E5E5E5E56565E5E5656565E565E5E5E5E5E5E5E5E9E",
      INIT_46 => X"2F6868686F6868272727272827272727E7E7E7E7E7E7E7E7E7E7E7E7E7E7E7E7",
      INIT_47 => X"DBDBDBDBDB93393030303030303030307070798BD51E272F686F6F686F6F686F",
      INIT_48 => X"92929292929292929292929292929292DC3930E6DBDADBDBDBDBDBDBDBDBDBDB",
      INIT_49 => X"49494949494949494949494949494949494949494949494951494A7A7A414992",
      INIT_4A => X"F0F0F0F8C172FA79480000000000000000000000000000494949494949494949",
      INIT_4B => X"00000000000000000000C9C1F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0",
      INIT_4C => X"E0282828282868686868686868686826D58B7979707938000000000000000000",
      INIT_4D => X"A7A79FA7A7A7A79F5F5F5F5F5F5F5F5F5FA79F5F5F5F5E9FA7A7A7E7E7E7E7E7",
      INIT_4E => X"282868282828282028202020272727E7E7E7E7E7E7E7E7E7E7E7E7E7A7E7A7A7",
      INIT_4F => X"E7E7E7E7E7E7E7E7E727E7272727272727272F28282728272828206868682868",
      INIT_50 => X"272727272727272727272727272727272727E7E727E7DFE7E7E7E7E7DFE7DFE7",
      INIT_51 => X"969EDE9E9E9EDE9EDEDEDEDEDEDEDEDEDEDEDEDEDEDEE7E7E7E727E727272727",
      INIT_52 => X"955595959555555555559595959595959595959595959695969596959696969E",
      INIT_53 => X"DE8D4C4C4D4D4D4D4C4C4D4D4C4C4C4C4C4D4D4D4C954D4D4D4D4D5595959555",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"4D4D55554D5555555555555555554D5555554D0C0C0C0C0C0C0C0C0C0C0C0C95",
      INIT_61 => X"4D4D4D0C0C0D0C4D0C0C0C0C0C0C0C0C0C0C0C4C0C0C0C4C4D4D0D4D4D4D4D4D",
      INIT_62 => X"0D0D15555555555555555555555515151515150D1515150D4D4D4D4D55554D55",
      INIT_63 => X"5555555555555555555555969696555595555555555515555555555555551515",
      INIT_64 => X"9E9E9E9E9E9E5E5E5E5E5E5E56565656565655555656565E55555E5E55555655",
      INIT_65 => X"E7E7E7E7E7E79E9E9E5E5E5E5E5656565E565656565656565E5E5E5E9E5E5E9E",
      INIT_66 => X"2F6F6F68682F6F2F27272F2727E7E7E7E7E7E7E7E7E7E7E7E7E7DFE7E7E7E7E7",
      INIT_67 => X"DBDBDBDBDB2E3030303030303030303030707982D41E272F6F6F6F6868686F6F",
      INIT_68 => X"92929292929292929292929292929292363130303792DBDBDBDBDBDBDBDBDBDB",
      INIT_69 => X"4949494949494949494949494949494949494949494949494949DC3039EF9289",
      INIT_6A => X"F0C0C2A2E2190000000000000000000000000000000000004900000049494900",
      INIT_6B => X"0000000000000000000048E2F8F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0",
      INIT_6C => X"282828286868686868686868686868671DCC827970792F090000000000000000",
      INIT_6D => X"A7A7A7A79F9F9F9F9F9FA75F5F5F5F9F9F9F9F5F5FA79F9FA7A7A7E7E7E7E728",
      INIT_6E => X"28286828282828202020202720272027E7E7E7E7E7E7E7E7E7E7E7E7A7A7A7A7",
      INIT_6F => X"E7E7E7E7E7E7E7E72727272727272727272F2F282F2828282868686868282828",
      INIT_70 => X"27272767272727272727272727272727272727E7E7E7DFE7DFDFE7E7E7E7E7E7",
      INIT_71 => X"9EDEDE9EDE9E9EDEDEDE9EDEDEDEDEDEDEDEDEDEDEE7E7E72727272727272727",
      INIT_72 => X"5555959595959595955595959595959595959595959596959695969596969E9E",
      INIT_73 => X"D54C4C4C4D4D4C4D4D4D4D4D4D4C4C4C4C4C4C4C4D954D959555955555555595",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => dina(8),
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => doutb_array(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => doutb_array(8),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(58),
      ENBWREN => enb_array(58),
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => enb,
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__95\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20000000"
    )
        port map (
      I0 => addra(12),
      I1 => addra(13),
      I2 => addra(14),
      I3 => addra(15),
      I4 => ena,
      O => ena_array(58)
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__95\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20000000"
    )
        port map (
      I0 => addrb(12),
      I1 => addrb(13),
      I2 => addrb(14),
      I3 => addrb(15),
      I4 => enb_0,
      O => enb_array(58)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vga_ram_blk_mem_gen_prim_wrapper_init__parameterized58\ is
  port (
    doutb_array : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    \addra_12__s_port_\ : in STD_LOGIC;
    \addrb_12__s_port_\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vga_ram_blk_mem_gen_prim_wrapper_init__parameterized58\ : entity is "blk_mem_gen_prim_wrapper_init";
end \vga_ram_blk_mem_gen_prim_wrapper_init__parameterized58\;

architecture STRUCTURE of \vga_ram_blk_mem_gen_prim_wrapper_init__parameterized58\ is
  signal \addra_12__s_net_1\ : STD_LOGIC;
  signal \addrb_12__s_net_1\ : STD_LOGIC;
  signal ena_array : STD_LOGIC_VECTOR ( 59 to 59 );
  signal enb_array : STD_LOGIC_VECTOR ( 59 to 59 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "INDEPENDENT";
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
  \addra_12__s_net_1\ <= \addra_12__s_port_\;
  \addrb_12__s_net_1\ <= \addrb_12__s_port_\;
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"020003FFFFE60000000000000000000000000000000000000000000000000000",
      INITP_01 => X"031FFFFFFFFF900000000003FFFF8000000FFFFFC00000000000001200004800",
      INITP_02 => X"000000000000000000000000000000000000000000000000000001FFFFFFE000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"020003FFFFC40000000000000000000000000000000000000000000000000000",
      INITP_05 => X"03FFFFFFFFEF800000000003FFFF8100001FFFFF800000000000000200004000",
      INITP_06 => X"000000000000000000000000000000000000000000000000000003FFFFFF8000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"000003FFFFCC0000000000000000000000000000000000000000000000000000",
      INITP_09 => X"26FFFFFFFFFC000000000007FFFFC000000FFFFE000000000000000800000400",
      INITP_0A => X"000000000000000000000000000000000000000000000000000007FFFFFFA000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"E10003FFFFE40000000000000000000000000000000000000000000000000000",
      INITP_0D => X"2FFFFFFFFFF800000000000FFFFFC0800007FFF80000000000000009000020FF",
      INITP_0E => X"00000000000000000000000000000000000000000000000000000FFFFFFE0000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"4D4D5555554D4D559555555555554D55550D0C0C0C0C0D0C0C0C0C0C0C0C0C95",
      INIT_01 => X"0D0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C4C0C4C4C4C4D4C4D4D4D4D4D4D4D4D",
      INIT_02 => X"1515155555555555555555555555151515150D150D151515150D0D5555555555",
      INIT_03 => X"555556565555555555969E9E565556555556555555551555555555150D151555",
      INIT_04 => X"9E5E9E9E9E9E5E5E5E5E5E5E5656565656565656565E56565556565655555555",
      INIT_05 => X"E7E7E7E7DF9F9E9E9E9E5E5E5E5E5E565E565656565E5E5E5E5E569E5E5E5E5E",
      INIT_06 => X"68686F2F276F2F20272F27E7E72727E7E7E7E7E7DE9FDEE7E7DFE7E7E7E7E7E7",
      INIT_07 => X"DBDBDBDBDBDBE5793070303030303030307079828BDD26276F2F6F686F686F68",
      INIT_08 => X"9292929292929292929292929292929293E630309492DBDBDBDBDBDBDBDBDBDB",
      INIT_09 => X"4949494949494949494949494949494949494949494949494949499430313749",
      INIT_0A => X"C2D2814800000000000000000000000000000000000049000000004949494949",
      INIT_0B => X"000000000000000000000022C1F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0C0",
      INIT_0C => X"2028282868686868686868696868686826D48379797079EE0000000000000000",
      INIT_0D => X"A79F9F9F9F9FA79F9F5F5F5F9F5F5F5F9F9E9F9E9F9FA7A7A7E7E7E7E7E72720",
      INIT_0E => X"2828282828282828202020202727272727E7E720E7E7E7E7E7E7E7E7A7A7A7A7",
      INIT_0F => X"E7E7E7E7E7E72727E7E7E7272727272727282768282F28286828682828682828",
      INIT_10 => X"27276727272727272727272727272727272727E7E7DFDFE7DFE7E7E7DFDFE7E7",
      INIT_11 => X"9E9EDE9EDEDEDEDEDEDEDEDEDEDEDEDEDEDEDEDEDFE7E7272727272727272727",
      INIT_12 => X"5595959595959595959595959595959595959595969595959696969E96969E9E",
      INIT_13 => X"D54C4C4C4D4D4D4D4D4D4D4D4D4C4C4C4C4D4D4D4D4D554D55554D9595959595",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"4D4D4D5555555555555555554D5555554D4D0C0C0C0C0C0C0C0C0C0C0C0C0C95",
      INIT_21 => X"554D0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C4C4D4D4C4C4D4D4D4D4D4D4D4D",
      INIT_22 => X"151555555555555555565555555515151515151515150D15150D150D0C0D0D0C",
      INIT_23 => X"55565556555555565556565655555555559E55551555551555551515150D1515",
      INIT_24 => X"9E9E5E5E9E9E5E5E565E5E565656555656565656565656565656555655555555",
      INIT_25 => X"E7E7E7E7DF9F9E9E9E5E5E5E5E5E5E5656565E5E5E5E5E5E5E5E9E5E5E5E5E5E",
      INIT_26 => X"2F2F2F272F682F272727E7E7E727E7E7E7E7DFE7E7DFE7E7DFE7E7DFE7E7E7DF",
      INIT_27 => X"DBDBDBDBDBDA7842797A797979797979797979428BD51E276F6F6F6F686F6868",
      INIT_28 => X"899292929292929292929292929292928941393030E5919292D2DBDBDBDBDBDB",
      INIT_29 => X"494949494949494949494949494949494949494949494949494949EE30309C49",
      INIT_2A => X"F100000000000000000000000000000000000000000000000049490049494949",
      INIT_2B => X"000000000000000000000061BAF0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0C0FA3A",
      INIT_2C => X"2868686868686868686868686868686827DD8B827930799C0000000000000000",
      INIT_2D => X"9FA7A79F9F9F9F9F9F9F5F5F9F9F9E9F9F9F9FA7A79FA7A7A7E7E7E7E0E02028",
      INIT_2E => X"282828282828282F202027E72720272727E7E7E7E7E7E7E7E7E7E7A7A7A7A7A7",
      INIT_2F => X"E7E7E7E7E7E727272727272727272F2727202727282828682728682828282828",
      INIT_30 => X"2727272727272727272727272727272727E7E7E7E7E7E7DFE7E7E7DFDFE7E7E7",
      INIT_31 => X"9EDE9E9EDEDEDEDEDEDEDEDEDEDEDEDEDEDEDEDEDEE727272727272727272727",
      INIT_32 => X"9595959595959595959595959595959595959595959596959696969E9E9E969E",
      INIT_33 => X"D54C4D4C4D4D8D4D4D4D4D4D4D4C4D4C4D95954D4D554C4D55559595954D9595",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"4D4D55555555555555555555555555554D0C0D0C0C0C0C0C0C0D0D0C0C0C0C95",
      INIT_41 => X"0D0C0C0C4D0C0C0C0C0C0C0C0C0C0C0C0C0C4C4C4D4D4D4D4D0C4D4D4D4D4D4D",
      INIT_42 => X"1555555555555556555555551515551515151515151515150D0D0D150D4D4D0D",
      INIT_43 => X"555555555555559E9E9E565555565555559E5555555555555515151515151515",
      INIT_44 => X"9E5E9E5E9E9E5E5E5E5E56565655565655565655565E565E5656565555555555",
      INIT_45 => X"E7E7A7E79F9E9E5E9E5E5E5E5E5E5E5E56565E5E5E5E5E5E5E9E5E5E5E5E5E9E",
      INIT_46 => X"2F2F2F2F272F27272727E7E72727E7E7E7E7E7E7E7E7E7E7E7E7DEDFE7E7E7E7",
      INIT_47 => X"D2D2DBDBDBDBE3798C8B8B8383838282828242838BDD2627272F686F6868686F",
      INIT_48 => X"4992929292929292929292929292929292DC2F303093E4E4DBDB92D2929292D2",
      INIT_49 => X"49494949494949494949494949494949494949494949494949494952E53030E5",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000494949",
      INIT_4B => X"00000000000000000000000042C0F0F0F0F0F0F0F0F0F0F0F0F0F0C0FA02A900",
      INIT_4C => X"28686868686868686868686868706868271ED482793030309B00000000000000",
      INIT_4D => X"A7A79E9F9F9F9F9F5F5F9F9F9F9F9F9F9F9E9F9FA7A7A7A7A7E7E7E7E7202828",
      INIT_4E => X"282828282F282828282020202827E7E7E7E7E7E7E7E7E7E7E7E7E7E7A7A7A79F",
      INIT_4F => X"E7E727E7E72727E7272727272727272728282728282868686828202868282828",
      INIT_50 => X"2727272727276027272727272727272727E727E7E7E7E7E7DFDFE7E7E7E7E7E7",
      INIT_51 => X"9EDE9EDEDEDE9EDEDEDEDEDEDEDEDEDEDEDFDEDEDE2727272727272727272727",
      INIT_52 => X"95959595959595959695959595959695959696959595969E9696969EDE9E9E9E",
      INIT_53 => X"D54C4D4C4D4D4D4D4D4D4D4D4D4D4D4C9595954D4C9555554D95559595959595",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"55555555555555954D4D5555554D55554C0C0C0C0C0C0C0C0C0C0C0C0C0C0C96",
      INIT_61 => X"0D0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C4D4C4D4D4D4D4D4D5555554D4D",
      INIT_62 => X"555556565655555555555555551515150D150D1515150D0D0D150D0D0D4D0D0D",
      INIT_63 => X"5555561555555596965656565555555555555555555555551555151515151555",
      INIT_64 => X"9E5E9E9E9E9E5E5E5E5656565555555655565556565655555556565555555555",
      INIT_65 => X"E7E7A7E79E9E5E5E9E5E5E5E5E5E5E5E56565E5E5E5E5E5E5E5E5E5E5E5E5E5E",
      INIT_66 => X"2F272F2F2F272727272727E7E727E7E7E7E7E7E7E7E7E7A7E7DFE7E7E7E7E7E7",
      INIT_67 => X"362D24E4DBDB898ADED5D5D5D5D4D4D4D4D48C94D5DD2727272F2F6F6F2F6868",
      INIT_68 => X"494A499292929292929292929292929292898B793030302FEFE6DD9493427837",
      INIT_69 => X"494949494949494949494949494949494949494949494949494949483831314A",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000049490000",
      INIT_6B => X"00000000000000000000000031C2F0F0F0F0F0F0F0F0F0F0F0F8C28AE9000000",
      INIT_6C => X"286868686868686868686870686868686827D583797930794A00000000000000",
      INIT_6D => X"9F9F9F9F9F9F5E9FA7A79F9F9F9FA79F9FA7A7A7A7A7A7E7E7E7E0E020282828",
      INIT_6E => X"28282828282F2F282727272027E7E7E7E7E7E7E7E7E7E7E7A7A7E7E7E7A7A7A7",
      INIT_6F => X"E7E727E727272727272727272727272828282828686828682028282828282828",
      INIT_70 => X"272727272727272727272727272727E7E7E7E7E7DFE7E7E7E7E7E7E7E7E7DFE7",
      INIT_71 => X"DEDE9E9EDEDEDEDEDEDEDEDEDEDEDEDFDEDFE7E7272727272727272727272727",
      INIT_72 => X"959595959595959595959595959595959595969696969696969E9E969E9E9EDE",
      INIT_73 => X"D54C4C4C4D4D4D4D4D4D4D554D954C8D4D959595955555959595559595959595",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => dina(8),
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => doutb_array(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => doutb_array(8),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(59),
      ENBWREN => enb_array(59),
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => enb,
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__28\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20000000"
    )
        port map (
      I0 => addra(12),
      I1 => addra(13),
      I2 => addra(14),
      I3 => addra(15),
      I4 => \addra_12__s_net_1\,
      O => ena_array(59)
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__28\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20000000"
    )
        port map (
      I0 => addrb(12),
      I1 => addrb(13),
      I2 => addrb(14),
      I3 => addrb(15),
      I4 => \addrb_12__s_net_1\,
      O => enb_array(59)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vga_ram_blk_mem_gen_prim_wrapper_init__parameterized59\ is
  port (
    doutb_array : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC;
    enb_0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vga_ram_blk_mem_gen_prim_wrapper_init__parameterized59\ : entity is "blk_mem_gen_prim_wrapper_init";
end \vga_ram_blk_mem_gen_prim_wrapper_init__parameterized59\;

architecture STRUCTURE of \vga_ram_blk_mem_gen_prim_wrapper_init__parameterized59\ is
  signal ena_array : STD_LOGIC_VECTOR ( 60 to 60 );
  signal enb_array : STD_LOGIC_VECTOR ( 60 to 60 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "INDEPENDENT";
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"00F447FFFFC40000000000000000000000000000000000000000000000000000",
      INITP_01 => X"FFFFFFFFFFF000000000001FFFFFC0000003FF80000000000000000400000000",
      INITP_02 => X"00000000000000000000000000000000000000000000000000009FFFFFFE0001",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"07FFFFFFFFF00000000000000000000000000000000000000000000000000000",
      INITP_05 => X"7FFFFFFFFEB400000000001FFFFFE0400007FF80000000000000000480001000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000FFFFFFFC0002",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"03FFFFFFFFE00000000000000000000000000000000000000000000000000000",
      INITP_09 => X"FFFFFFFFFE3200000000007FFFFFE0400003FF0000000000000FC000F8001000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000001FFFFFFFF003F",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"01FFFFFFFFF00000000000000000000000000000000000000000000000000000",
      INITP_0D => X"FFFFFFFFFE1000000000007FFFFFF0000001FC00000000003F8000FA007F8800",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000FFFFFF86001F",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"55555555955555555555555555554D4D4D4D4C4C0C0C0C0C0C0C0C0C0C150C95",
      INIT_01 => X"0D0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C4D4D4D4D4D4D4D4D4D4D0C4D554D",
      INIT_02 => X"555555555555555555555555551515151515151515150D150D150D150D550C0C",
      INIT_03 => X"5555555555555656565655555555555555555555555515551515151515151515",
      INIT_04 => X"9E5E5E5E9E96565E565655555555565656565E56565556555656555555155555",
      INIT_05 => X"E7E79F9E9E9E9E9E5E5E5E5E5E5E56565E565E5E5E5E5E5E5E5E5E5E5E5E5E5E",
      INIT_06 => X"2F2F27272F2F27272727E7E7E727E7E7E7E7E7E7E79FE7A79FDFE7E7E7E7DFE7",
      INIT_07 => X"3030797979792F772626261EDE1EDEDEDE1EDDDDDE262720282F2F6F272F682F",
      INIT_08 => X"9B4949499292929292929292929292929291ED30303030303030303030313030",
      INIT_09 => X"0000494949494949494949494949494949494949494949494949494993EF302F",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000049000000",
      INIT_0B => X"000000000000000000000000005AF8F0F0F0F0F0F0F0F0F8C15A790000000000",
      INIT_0C => X"686868686868686868686870686868686827DD8C427930302F52000000000000",
      INIT_0D => X"A7A79F9F9EA79F9FA75F9F9F9F9F9F9FA7A7A7A7A7E7A7E7E7E7E72728286868",
      INIT_0E => X"28282828282F272720272027E7E7E7E7E7E7E7E7E7E7E7E7A7A7A7A7A7A7A7A7",
      INIT_0F => X"27272727272727272727272727282F2F2F2F2F2F2F2828286868686820282828",
      INIT_10 => X"272727272727272727272727272727E7E7E7E7E7E7DFE7E7E7E7E7DFE7E7E727",
      INIT_11 => X"9EDE9EDEDEDEDEDEDEDEDEDEDEDEE7E727DFDE2727272727272727676F272727",
      INIT_12 => X"959595959595959595959596959595959695969696969696969E9E9EDE9EDEDE",
      INIT_13 => X"D54C4C4D4D4D954D4D4D4D954C4D554C4D9595954D9595959595959595959595",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"559595555555555555555555555555554D4C4C0C0C0C0C0C0C0C0D0C0C0C0D95",
      INIT_21 => X"0D0D0C0C0C4C4C0C0C0C0C0C0C0C0C0C0C0C4D4D4C0C4D554D55555555555555",
      INIT_22 => X"5555555555555555555515155555151515150D15150D150D0D0D0D0D4D0C550D",
      INIT_23 => X"55555555555556565656565555555555555555555555555515151515150D1555",
      INIT_24 => X"5E9E5E5E9E965E5E5E5656555556555656565656565555565555555555555655",
      INIT_25 => X"E7E79E9F9E9E5E5E5E5E5E5E5E5656565E5E565656569E5E5E5E9E5E9E5E5E5E",
      INIT_26 => X"2F2F272F2727272727272727E7E7E7E7E7E79FA7E7E79FE7E7E7E7E7E7E7DFE7",
      INIT_27 => X"30307983D52628282727272727272727272727272727272F2F272F2F2F2F2F2F",
      INIT_28 => X"38404949494949494989929292929292929292DD303030303030303030303030",
      INIT_29 => X"01004949000000000000000000000000004040404040484949494949484A3930",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000052C1F0F0F0F0F0F0F0C0729A48000000000000",
      INIT_2C => X"6868686868686868686868706868686868271ED4837930307930000000000000",
      INIT_2D => X"A79FA7A79F9F9F9E9E9F9F9F9F9F9EA79FA7A7A7A7A7E7E7E7E7E72028286828",
      INIT_2E => X"2868282F2F2820E720E72720E720E7E7E7E7E7E7E7E7E7E7E7A7A7A7A7A7A7A7",
      INIT_2F => X"E727272727272727272728272F2F2F6828286868682F28286868282868282828",
      INIT_30 => X"2F27672727272727272727272727E7E7E7E7E7E7E7E7E7E7DFE7E7E7E7E727E7",
      INIT_31 => X"DEDEDE9EDEDEDEDEDEDFDEDEE7E7E7DF27272727272727272727276767672727",
      INIT_32 => X"95959595959595959595959595959595969E969696969E96DEDE9E9EDE9EDE9E",
      INIT_33 => X"D5954D4D954D4D4D9595958D4D95955555959595959595959595959595959595",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"55555555555555554D5555555555554D4D0C0C0C0C0C0C0C0C0C0D0D0D0D0D95",
      INIT_41 => X"0C0C0C0C0C0C0C0C0C0C0D0C0C0C0C0C0C0C4D0C4D4D0C4D4D4D4D4D4D4D5555",
      INIT_42 => X"555555555555555555551555555515151515151515551515150D0D5555550D0C",
      INIT_43 => X"5555555556559E9E555555555555555555555555555555551515151515151555",
      INIT_44 => X"5E5E5E5E969E5656565555565555565656555656555555555555151555555555",
      INIT_45 => X"9E9E9F9E9E9E9E5E5E5E5E5E5E5E5E56565E5E5E569E965E5E9E5E5E5E9E5E5E",
      INIT_46 => X"2F27272727272727272727E7E7E7E7E7E7E7A79FE7E7E7E7E7E7E7E7E7E7E7DF",
      INIT_47 => X"3030787A8BDD262728272728282727272827272F2F2827272F272F2F2F2F2F2F",
      INIT_48 => X"EF4B417837EEE5E49B9251494949494989914937393030303030303030303030",
      INIT_49 => X"00000000494A529BA4EDEEF6373738383737F7EEEEE59C9B92494940009B3030",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"00000000000000000000000000902AF8F0F0F0F0F8C142610000000000000000",
      INIT_4C => X"68686868686868686868686868686868686827D58B7A713031E6000000000000",
      INIT_4D => X"A7A7A7A79FA79F9FA79F9F9F9F9F9FA7A7A7A7E7E7E7E7E7E728202828686868",
      INIT_4E => X"282F28282F2F27E7E7E72727E7E727E7E7E7E7E7E7E7E7E7E7A7A7A7A7A7A79F",
      INIT_4F => X"2727272727272727202727202F6F6868686868686F6868282868682868282828",
      INIT_50 => X"27272F27272727272727272727272727E7E7E7E7E7E7E7E7E7E7272727272727",
      INIT_51 => X"DEDE9EDEDEDEDEDEDEDEDEE7E7E7E7271F272727272727272727676F67272727",
      INIT_52 => X"959595959595959695969595959596969696969696969E9E9EDEDE9E9E9E9E9E",
      INIT_53 => X"D54C4D4D4C4C4C4D4D4D4D8D9595555555959595959595959595959595959596",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"5555555555555555555555555555554D0C0D0C0C0C0C0C0C0C0C0D0C0C0D0D95",
      INIT_61 => X"0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C4D4D4D4D4D4D4D4D4D4D55555555",
      INIT_62 => X"55555555969E55555555555555155515151555151555150D150D0D4D55550C4D",
      INIT_63 => X"5555555555565555555555555555555555555555555555551555550D15155555",
      INIT_64 => X"5E5E5E5E56565656565555555656565655565656555555555555151555555555",
      INIT_65 => X"DF9F9E9E9E9E5E5E5E565E5E555E565E5E5E565E5E569E5E5E5E9E5E9E9E5E9E",
      INIT_66 => X"272F2F272727272727272727E7E7E7E7E7E7E7E7E7E7E79FE7DFE7E7DFE7DEDF",
      INIT_67 => X"3030307983D4DE27272F2F2828272828272720282F27272727272F272F2F2F2F",
      INIT_68 => X"303130303030302F2FE6DD948A4178372EE5DB9BE63030303030303030303030",
      INIT_69 => X"A4F701539DE6EFEFE830303030303030303030303030302FEFEFE69338EDDD30",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000953",
      INIT_6B => X"00000000000000000000000000006AC1F0F0F0F8721100000000000000000000",
      INIT_6C => X"686868706868686868686868686868686868271E8C4239303039ED0000000000",
      INIT_6D => X"A7A7A79F9FA7A7A79F9F9FA79FA7A79FA7A7A7E7E7E7E7E7E828282868686868",
      INIT_6E => X"28272728282727E7E7E7E727E7E7E7E7E7E7E7E7E7E7E7E7E7A7A7A7A7A7A7A7",
      INIT_6F => X"2727272727272727206868686868686F2F686868686868686868286868286827",
      INIT_70 => X"272727272727272727E7E7E7E72727E7E7E7E7E7E7E7E7E7E7E7E72727272727",
      INIT_71 => X"DEDEDEDEDEDEDFDEDEDFE7E7E7E7E7E7272727272727272727276F6727272727",
      INIT_72 => X"9595959595959595969695959696959596969E9E9E9E9EDE9E9EDEDE9E9E9EDE",
      INIT_73 => X"D54D4D4C4D4D95954D954D959595555555959595959595959595959595959595",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => dina(8),
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => doutb_array(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => doutb_array(8),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(60),
      ENBWREN => enb_array(60),
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => enb,
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__98\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20000000"
    )
        port map (
      I0 => addra(13),
      I1 => addra(12),
      I2 => addra(14),
      I3 => addra(15),
      I4 => ena,
      O => ena_array(60)
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__98\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20000000"
    )
        port map (
      I0 => addrb(13),
      I1 => addrb(12),
      I2 => addrb(14),
      I3 => addrb(15),
      I4 => enb_0,
      O => enb_array(60)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vga_ram_blk_mem_gen_prim_wrapper_init__parameterized6\ is
  port (
    doutb_array : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    \addra_12__s_port_\ : in STD_LOGIC;
    \addrb_12__s_port_\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vga_ram_blk_mem_gen_prim_wrapper_init__parameterized6\ : entity is "blk_mem_gen_prim_wrapper_init";
end \vga_ram_blk_mem_gen_prim_wrapper_init__parameterized6\;

architecture STRUCTURE of \vga_ram_blk_mem_gen_prim_wrapper_init__parameterized6\ is
  signal \addra_12__s_net_1\ : STD_LOGIC;
  signal \addrb_12__s_net_1\ : STD_LOGIC;
  signal ena_array : STD_LOGIC_VECTOR ( 7 to 7 );
  signal enb_array : STD_LOGIC_VECTOR ( 7 to 7 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "INDEPENDENT";
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
  \addra_12__s_net_1\ <= \addra_12__s_port_\;
  \addrb_12__s_net_1\ <= \addrb_12__s_port_\;
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"E00F80F3F80F3FC1E47E09FBFBF8879B65982208C00000000000007F9CFFFF00",
      INITP_01 => X"FF8E31000E3FF07FFC022767BF0DF839801FFFFFE001E4C37FFFBBF8067E0001",
      INITP_02 => X"00000000000000000000000000000000FFC001E1FF01FFFFFFFFFF03E7FE003F",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"F07F0060003A3FE3EBC1FB1F986FBB9DC1F4957AA14040000000006075FFFF07",
      INITP_05 => X"FFFE01E9847FF0FFFC3CD08C1F8BF033E03FFFFFE003E5187FFBDFE037CFE003",
      INITP_06 => X"000000000000000000000000000000007FF80070FE00FFFFFFFFFF81FFFC001F",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"F7DE0020002E9FC21C00001F1F61EDC3F1B879A2401478000008047F5DFFFE0F",
      INITP_09 => X"FFF207FFC0FC30FFFEC7E0840FE8F001F83FE1FFC007C4987FFBE8307ACFE233",
      INITP_0A => X"000000000000000000000000000000003FF8007C7C00FFFFFFFCFFC1FFE0000F",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"FFF80000101C93C430000407FD0E6CFD83D0F45026477000000012075DFFFE1E",
      INITP_0D => X"FFF00FFFC1C020DFFD06000303EE7E00FC1F807F000FE1107FDFF001D70DE27F",
      INITP_0E => X"0000000000000000000000000000000001FC001F1E007FFFFFF8FFE07FC00003",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"B64746AD2D6D7FD05859A199A1A1A2EAEAEAEAEAEAA1A158CFCFCFCF863E3D3D",
      INIT_01 => X"3A3232323A3A32323232313131323232323A3A3A3A7A7A7A7A03D42DB66D2D2D",
      INIT_02 => X"4B0B397A7A3A3A42C37A83CBC3837A317A837A3A7A82833A3A7A7A7B7B43437A",
      INIT_03 => X"3AF2F131820BBAD4FF0747FE2D5C141CED5C4BBA31C24BC231C21C6502BABA39",
      INIT_04 => X"9494D4944B1C2E7676B7BF36DCC382834BC3BA7AC294DCD403833AF1F23AF2F2",
      INIT_05 => X"B7FF76A5EE37AE6525940B4C4C4CDCA55C5C651C4BC3C20B0B94540B0BC2038C",
      INIT_06 => X"1919191919D1D1D1884F8848C7BF2E2E00D11119591919191919D188888F0776",
      INIT_07 => X"FFFFFF074847070707070707FFFEFEFEFF073F474888D0D119191919D1D01919",
      INIT_08 => X"AE66AEAEAEDDDD25AE3737373737BF00070000400048484848489048000000FF",
      INIT_09 => X"D1191919195A5A625A1A1919191A62A36248BF7F37F7373777BFF8BF7FEEAEEE",
      INIT_0A => X"591919D18888888888888888D0D1D119191919D1087FEEF67FC048D1D148BFC7",
      INIT_0B => X"19D0C88F888890D0D0D0D01019195962A2A2626259191962A2A2A25959595959",
      INIT_0C => X"5483FABAB2B2FAFB43433B835494657676767676C70707474848FEB6FE47D011",
      INIT_0D => X"6262A2A26219D088909048004808C00000087FAF260C0CDD66DD0CCCCC0C1455",
      INIT_0E => X"074788D0111910D08807FEFEB67676B6767675B63E478F8FD010626262596262",
      INIT_0F => X"625919181919191910D0D0D0101111D0D0D01919D18847FF0707474F47474F07",
      INIT_10 => X"595A11C8D019595959A2A261191910D0C88847474F8F8F88D0D010195962A2A2",
      INIT_11 => X"EBEBEBEBEBEBABABA2AAABA26259595A6262ABABABABAB59D1D0D1D1D1D01962",
      INIT_12 => X"6DB6FEFEFEBEFEFE070747888888D119191919195959596162A2A2A2A2ABABAB",
      INIT_13 => X"D48B4A8B8A4A42424202C2F9F9F9F9B9B9B1B9B9B9F9F93A02428A1353A4E42D",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"9C6EF62CE4B64710585958105959A1A2A2A2A2A2A2A158178F8F8F463EF5ADAD",
      INIT_21 => X"3A3A3A3A3A3A32323232323132323232323A3A3A3A82837A7A02935C9C135C9C",
      INIT_22 => X"C7A40BC2827A794BA50A828282BA317AC30B8282BA827A3A3A3A7B7B7B7B3A3A",
      INIT_23 => X"F2B1795DED655C2DFEFFF62DE52DA51CD3E564DB642EA54BBAD476762DEDD31C",
      INIT_24 => X"93651D944B1CE5EEED76B6A5D4544BD4365D4B94DC65940B0C833AF2F2F23AF2",
      INIT_25 => X"76BF3665D41D944C4C0BCBCB83BA830B0B54940B0B830B0BC3C3C20B540B4C94",
      INIT_26 => X"D1D1D1D9D99088888848C776366594A507D0111919191919591911C88888FF36",
      INIT_27 => X"BFFFFFFF0707073F3FFFFFFFFEFEFEFE0707474F8888D0D1D11919D19088D0D9",
      INIT_28 => X"AE66E6E626DD55E53737EEEE7737777FBFBFFF0848000048480048480000FFBF",
      INIT_29 => X"D1221A19191A5A1A1A1A191919D11963621990FF3737B8BF7F7F37F6EE6566AE",
      INIT_2A => X"191911D1D088888888488888D0D11119191919D1497FAE7F0048D1191AD10000",
      INIT_2B => X"591919D0D0D0C8C8D0D011191919596262595919101010596162626262626259",
      INIT_2C => X"CC8B03B2BABABAFBFB3B3A3A54EEBFC7BF362DB607074F484847FFFF07881119",
      INIT_2D => X"626262A2A262884F4848FF777F37AEEF7F772655CC8C4CCC14CC8B8B1414CC83",
      INIT_2E => X"BE074FD0D019D08847B6767676766E76B6756DB63E068FD01819596259195961",
      INIT_2F => X"626259595961625959181819111011D0D0D0D1C8470707BEFEFEFF07FE0707FE",
      INIT_30 => X"5919101019595962A2A262591911D0888F47474F4F478F8FD0D0D01019595962",
      INIT_31 => X"ABABABABABEBEBABABABABA2625A59595962A2A2ABEBEBAB19888888888FD059",
      INIT_32 => X"6DB6B6FEFEFEC60747474F8888D0D0D0191919195959595961A2A2A2A2AAABAB",
      INIT_33 => X"1CCB8A8BCB8B4A4A4202020202F9B9B9B9B1B9B9B9F9F9F9F942428B135BA4E5",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"13253EB56D6D3F105858505859599999A1A1A1A1A1A117CF8F86463DF5AC6424",
      INIT_41 => X"3A3A32323A3A3A3232323232F13232323A327AC3CB0BC2BAC24B4B4B4B4B8BD3",
      INIT_42 => X"4FBEA4EDEDEDA5ED071CB94B1CDCCB83820394940B827A3A3A3A3A3A7A7B3A3A",
      INIT_43 => X"F2F14B76EDE5ED2EB63FFFB675EDA55CA5BEFFFF36A4A5930265C7479007B607",
      INIT_44 => X"1CAE259494DDD4D4A5BFBFEEAEADA5BFBF362E65DC4BCB0B544CCB7A7A7AFAF2",
      INIT_45 => X"EDEEA5945454C38383CB427A7A3A3A3A7A8383BB7A7A7A7ABA83CB0B0B54D4D4",
      INIT_46 => X"91D1D1D1D19088884807FFEEDC0B4C1CFF88D010191919191919D1D0880776EE",
      INIT_47 => X"BFFFFFFF07FFFFFFFEFE3FFEBEFEFF074788889088888888D0D119D9D0884888",
      INIT_48 => X"269D155DDD2655253737AEAE77BF773677BFFF004800FF484800C0C000007776",
      INIT_49 => X"D96262625A1A1A1A1A19191919D1196263621AD1C0F6F7EEEEF73737EF666666",
      INIT_4A => X"1111D1D18888884848488890D11919591A19D98800C0EEEEC04891191AD19148",
      INIT_4B => X"1959595959D0C8D0D0D0191959595959591111D0C8D0D01959625962A2A2A259",
      INIT_4C => X"CC838B83BAB2BABAFAFAFA3A0C65A6EE363636BF074748484047484748D0D111",
      INIT_4D => X"59596262A2A31948C07FEEEEAEDDE69DDDDE148C4C4C04CC9DCCCC8C8B5DCCCB",
      INIT_4E => X"76FE4F8FD0D08807FF762D2D7676EDA4E4ED75FE8F8F8FD01959595959591919",
      INIT_4F => X"A2A2626162A2A2A2A2625911D0D011D0C8C88F073FFFB6B6B6B6BEFEFFFFFE76",
      INIT_50 => X"1119111959625962625919D1D1C888474706474F4F8F8F8FD088C8D010191959",
      INIT_51 => X"ABEBABABABABEBEBEBABA2625A19D1D1196262A2AAABABAB6211C84F8888C811",
      INIT_52 => X"E46DB5B6B6FE064747474F9090D0D0D0181810191959195961A2A2A2A2A2A2AB",
      INIT_53 => X"5C13D3D3D3CB8B8B4A4A424202FAF9F9F9B9B1B9B1B1B9B9F93A02428AD3139C",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"5CB687FE6D6E3F10105958595999A199A1A1A1A1A15817CFCF463DF5B56C23DB",
      INIT_61 => X"3A3A3A3A3A3A3A32323132323A32323A3A31BA94651C4BC3C2C2C3C2C2034BD3",
      INIT_62 => X"8847C70707BFB60790C6A4A5A5534B0BC3039454C3423A3A3A3A3A3A3A3A3A3A",
      INIT_63 => X"F2BA5DA5A5ED2E76FFFF07BEE5A4A5EE76BEFEB6ED2EED1C5CBE9010D08F4788",
      INIT_64 => X"94DC940B0C14CB0B65EEA5A536BFBF0048FF361D940BCBCB0C54540B540B3AF1",
      INIT_65 => X"6565DD0BCCCB427A7B7A3A3A3A3A3A3A3A7A7A7A3AF2327A83838282CB949453",
      INIT_66 => X"90D1D119D1D1D1D0D1070736940B5DA5BF48C810D1D111191119D08847FFED65",
      INIT_67 => X"767776B7FEFEFEFFFEFFFEFEFF070747888888C8D0904888D1D1D1D9D1884888",
      INIT_68 => X"5D15D49D66E69DE6AFEFAEEF7737EE37BFFFC7484800FF0008FFBFBFC0C07736",
      INIT_69 => X"D119625A1A1A19191919D1191919191A1A1A1A1A91EE26262526B7AF662626DD",
      INIT_6A => X"D0D1D1D0D0888F474F4F88D011196262195A1AD9914800BF0048D11AD1908890",
      INIT_6B => X"111119616219D0D0D0D0D0195959615911D088884F4F88C8D059596262626219",
      INIT_6C => X"8B8BCCCC4403FAB2BAFAFA030C4C9465EE367677BFFFFF07074707074790D0D0",
      INIT_6D => X"1159596162A2D1BFEE6625F7AEDD9DD58CCC8C4C0403034CCCCCCCCCCBCC5555",
      INIT_6E => X"2DB60748904F07FF762EEDE5E5E5A45C9CE4750688D08FD01911D01119591911",
      INIT_6F => X"A2A2A2A262A2A2A2A2A26259D1D0D088D0880707FFB66E76B6FEFFFEFFFFBE76",
      INIT_70 => X"D0115959191959591911D0C88F8747470706074F888888D0D0C8C888D0D01059",
      INIT_71 => X"EBEBEBEBEBEBEBEBEBEBAB1A19D090D1195959A2AAABABA2A26259D18888C8D0",
      INIT_72 => X"5CE5E56DB5B6FE06474F8F888888D0D0D01010101919191959A2A2A2A2A2A2AB",
      INIT_73 => X"A55C1B13131313D3CB8B8B4B4202FAFAB9B9B9B1B1B1B1B1B9F9F93901428BD3",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => dina(8),
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => doutb_array(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => doutb_array(8),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(7),
      ENBWREN => enb_array(7),
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => enb,
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00080000"
    )
        port map (
      I0 => addra(12),
      I1 => addra(13),
      I2 => addra(14),
      I3 => addra(15),
      I4 => \addra_12__s_net_1\,
      O => ena_array(7)
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00080000"
    )
        port map (
      I0 => addrb(12),
      I1 => addrb(13),
      I2 => addrb(14),
      I3 => addrb(15),
      I4 => \addrb_12__s_net_1\,
      O => enb_array(7)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vga_ram_blk_mem_gen_prim_wrapper_init__parameterized60\ is
  port (
    doutb_array : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    \addra_12__s_port_\ : in STD_LOGIC;
    \addrb_12__s_port_\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vga_ram_blk_mem_gen_prim_wrapper_init__parameterized60\ : entity is "blk_mem_gen_prim_wrapper_init";
end \vga_ram_blk_mem_gen_prim_wrapper_init__parameterized60\;

architecture STRUCTURE of \vga_ram_blk_mem_gen_prim_wrapper_init__parameterized60\ is
  signal \addra_12__s_net_1\ : STD_LOGIC;
  signal \addrb_12__s_net_1\ : STD_LOGIC;
  signal ena_array : STD_LOGIC_VECTOR ( 61 to 61 );
  signal enb_array : STD_LOGIC_VECTOR ( 61 to 61 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "INDEPENDENT";
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
  \addra_12__s_net_1\ <= \addra_12__s_port_\;
  \addrb_12__s_net_1\ <= \addrb_12__s_port_\;
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"01FFFFFFFFC80000000000000000000000000000000000000000000000000000",
      INITP_01 => X"FFFFFFFFFFE30000000003FFFFFFF0200003E8000000000F03E3000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000009FFFFFFC4005F",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"01FFFFFFFFC00000000000000000000000000000000000000000000000000000",
      INITP_05 => X"FFFFFFFFFFE4000000000BFFFFFFF0000001C00000000071FF83000000000000",
      INITP_06 => X"000000000000000000000000000000000000000000000000000FFFFFFFFA0E1F",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"01FFFFFFFF800000000000000000000000000000000000000000000000000000",
      INITP_09 => X"FFFFFFFFFFFC400000000FFFFFFFF0100000C000000007FFFFB0100000000000",
      INITP_0A => X"000000000000000000000000000000000000000000000000001FFFFFFFFB57FF",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"01FFFFFFFF000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"FFFFFFFFFFDC000000000FFFFFFFF0100000000000003FFF0000000000000000",
      INITP_0E => X"000000000000000000000000000000000000000000000000011FFFFFFFDAFFFF",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"55555555554D55555555959555550D0D4D0C0C0C0C0C0C0D0D0C0C0C0C0D0D95",
      INIT_01 => X"0C0C0D0C0C0C0C0C0C0C0C0C0C0C0C0C0C4D0C4D4D4D4D4D4D4D4D5555555555",
      INIT_02 => X"5555555556565555555555151515155515555555550D155555550D4D550D0D0D",
      INIT_03 => X"55555555565555555555555555555555555555555555555555550D1515155555",
      INIT_04 => X"5E5E5E5E96565656555656555655565656555656565555555555555555155555",
      INIT_05 => X"9E9E9E9E9E9E5E5E5E5E5E5E5E5E5E5E5E5E5E9E9E5E5E5E5E569E9E9E9E9E5E",
      INIT_06 => X"27272727272727272727E7E727E7E7E7E7E7E79FE7E6E7E7E7DFE7DFE7E7DFDF",
      INIT_07 => X"30303079428CDD272768282F282F2728282820282F686F2F272F2F686F2F2F2F",
      INIT_08 => X"283030303030303030303030317942838B834230307939713030303030303030",
      INIT_09 => X"303030303030EFF0F0EFE8283030EFEF3030303030303030397A4343437A3030",
      INIT_0A => X"00000000000000000000000000000000000000000000000000004AA4384B9DEF",
      INIT_0B => X"0000000000000000000000000000A9BAF0F0C112600000000000000000000000",
      INIT_0C => X"6868686868706870686868686868686868686826D58B79303031940000000000",
      INIT_0D => X"A7A7A7A7A79F9F9F9F9E9FA7A7A7A7E7A7A7E7E7E7E72F2F2828282868686868",
      INIT_0E => X"2828282727202027272727E7E7E72727E7E7E7E7E7E7E7E7E7E7A79FA7A7A7A7",
      INIT_0F => X"272727272727282F686868686F68686F2F2F6868682F68686868286820682827",
      INIT_10 => X"27272727272727272727E7E7E727E7E7E7E7E7E7E7E7E7E7E727E72727272727",
      INIT_11 => X"DEDEDEDEDEDEDEDEE7E7E7E727E7E7272727272727272F276F276F67272F2F27",
      INIT_12 => X"9595959595959595959595969695969595969E969E9E9E9E9E9EDE9EDEDEDEDE",
      INIT_13 => X"D54D4C4D4D959595954D95959595959595959595959595959595959595959595",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"55555595555555554D5595555555550D0D0C0C0C0C0C0C0C0C0D0C0D0C0D0D95",
      INIT_21 => X"0D0C0D0D0D0C0C0C0C0C0C0C0C0C0C0C0C4C4D4D4D4D55554D4D555555555555",
      INIT_22 => X"55565555965555555555555555555555555555555555555555554D4D550C550D",
      INIT_23 => X"55555555565655555555555655555555555555555555555555150D5515555555",
      INIT_24 => X"5E5E5E5E56565655555656555655565656555556565555551555555555555556",
      INIT_25 => X"9E9E9E9E9E9E9E5E5E5E5E56565E565E5E5E5E9E9E9E5E9E9E9E9E9E9E9E9E9E",
      INIT_26 => X"2F272727272727272727E7E7E7E7E7E7E7E7E7E7E7E7E7E7E7E7DFE7E7DEDFDF",
      INIT_27 => X"79397979428CDD26272828272F2F2828686F20272F2F6F6F2F272F686F2F272F",
      INIT_28 => X"30303030303030303030303030303079438C8C8B434242427A79797979797979",
      INIT_29 => X"F7EFEFF7EFEFEFF0EF2828282830F7EF282828303028303030797A4242793130",
      INIT_2A => X"00000000000000000000000000000000000000000000099CF853A6F0303030EF",
      INIT_2B => X"0000000000000000000000000000008AC0C1B148000000000000000000000000",
      INIT_2C => X"6868686868706868686868686868686868682827DD8C42393030305300000000",
      INIT_2D => X"9FA7A7A7A79FA79F9FA7A7A7A7A7A7A7E7E7E7E727E727282828686868686868",
      INIT_2E => X"2828272727202720272020E7E727E7E7E7E7E7E7E7E7E7E7E7E7A7A7A7A7A7A7",
      INIT_2F => X"27282F2F2727686F28686F6868686868686F2F68682F68686828686828282828",
      INIT_30 => X"27272727272727272727272727E727E7E7E7E7E7272727E7E7E7E72727272727",
      INIT_31 => X"DEDFDEDEDEDEDEE7E6E7E7E7272727272727272727272727272767272F2F2727",
      INIT_32 => X"959596959595959596969E9E969E9E959E969E9E9E9E9EDEDE9E9E9EDEDEDEDE",
      INIT_33 => X"D54D4C4D4D954D954C4D95954D95959595959595959595959595959695959595",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"55555555959555555555555555550C0D0D0D0C0C0C0C0C0C0C0C0D0D0C0D0C95",
      INIT_41 => X"0D0C0C4C0C0C0C0C0C0C0C0C0C0C0C0D0C0C4D4D4D4D0C0C4D0D555555555555",
      INIT_42 => X"55555555555555555555555555555555555555555555555555550D0D550C0C0D",
      INIT_43 => X"5555555555555655565555969555555555555555555555555515555515555555",
      INIT_44 => X"9E9E5E9E56565656565656565556555555555655565555551555555555555555",
      INIT_45 => X"9E9E9E9E9E9E9E5E5E5E5656565E5E5E5E5E9E9E9E9E9E9E9E9E9E9E9E9E9E9E",
      INIT_46 => X"272727272727272727E7E7E7E7E7E7DFDEE79EE7E7DFE7DFE7E7E7DFDFDFE7DF",
      INIT_47 => X"4242424283D4DD26272F2F2F2F2F28272F2F27272F2F686F27682F686F2F2F27",
      INIT_48 => X"30303030303030303030303030303079428B949494948C8C8C8B4B8B83834342",
      INIT_49 => X"EFEFEFEFE8EFEFEFE828E8E828282828283030EF283030303031794242797930",
      INIT_4A => X"0000000000000000000000000000000000000009EE4BA6E8F0F0E8EFEFEFEFEF",
      INIT_4B => X"000000000000000000000000000000B9CBD90000000000000000000000000000",
      INIT_4C => X"6868686868706868686868686868686868682827DE9443793030390100000000",
      INIT_4D => X"A7A7A7A79FA7A79FA7A7A7A7A7A7E7E7E7E7E7E7202028282868686868686868",
      INIT_4E => X"272828272F202727202027272727E7E7E727E7E7E7E7A7A7A7A7A7A7A7A7A79F",
      INIT_4F => X"27272F2828202068686868686F68686868682F68686868686828286868286828",
      INIT_50 => X"27272727272727272727272727E72727E727E727E72727272727272727272727",
      INIT_51 => X"DEDEDEDEDEDFE7E7E7E7E727272727272727272727272727272F276727272727",
      INIT_52 => X"9596959595959595959696969E9E9E9E9E9E9E9E9E9E9E9E9EDEDEDEDEDEDEDE",
      INIT_53 => X"D5954D4C4D954D9595959595954D959595959595959595959595969595959595",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"5555555595554D555555555555550D0D0D0C0C0C0C0C0C0C0C0C0D0D0D0D0D95",
      INIT_61 => X"0D0D0D0C0C0C0C0C0C0C0C0C0C0C0C0C4D4C4D4D4D554D55554D55554D4D5555",
      INIT_62 => X"55565555555596555555555555555555555555555555555555150D0D0D0C0C0D",
      INIT_63 => X"55555555559E5555565555555555555555555555555555555515555555555555",
      INIT_64 => X"9E5E9E9656565656555655565556565655555555565555551515155555155555",
      INIT_65 => X"9E9E9E9E9E5E5E5E5E9E5E5E969E9E5E9E9E9E9E5E9E9E9E9E9E9E9E9E9E9E9E",
      INIT_66 => X"2727272727272727E7E7E7E7DFE7DFE7E7E7E7E7E7DFE7E7E7DFE7DFDEDFDFDF",
      INIT_67 => X"8C8C8C8CD4D5DE27276F2F2F272F6F2F6F686F2F6868682F2F6F6F6F686F2F27",
      INIT_68 => X"70307030303030303030303030303030798B94DDDEDEDEDDDDD5D5D594D4D4D4",
      INIT_69 => X"2828303030303030303030303030303030303030303030303030394242427979",
      INIT_6A => X"0000000000000000000000000000000009AD4AA6F0F0E8EFEFEFEFE8EFEFEFEF",
      INIT_6B => X"00000000000000000000000000000088C1000000000000000000000000000000",
      INIT_6C => X"6868707068687068686868686868686868282827E7D58B42303030EF49000000",
      INIT_6D => X"9FA7A7A79FA79FA7A7A7A7A7A7E7E7E7E7E7E7E7202068686868686868686868",
      INIT_6E => X"28272F282F2027272727E7272727E7E7E7E7E7E7E7E7E7A79F9FA7A7A7A7A79E",
      INIT_6F => X"2727682828286F6F686868686868686868282768686828686828282828272728",
      INIT_70 => X"27272727272727272727E72727E727E727272727272727272727272727272027",
      INIT_71 => X"DEDEDEDEE7E7E727DEE7E7272727272727272767272727276F6F676F2727272F",
      INIT_72 => X"95959595959595969E9E969E9E96969E9E9EDE9E9E9EDE9EDEDEDEDEDEDEDEDE",
      INIT_73 => X"D54C4D4C4D959595959595959595959595959595959595959595959595959595",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => dina(8),
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => doutb_array(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => doutb_array(8),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(61),
      ENBWREN => enb_array(61),
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => enb,
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__29\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20000000"
    )
        port map (
      I0 => addra(13),
      I1 => addra(12),
      I2 => addra(14),
      I3 => addra(15),
      I4 => \addra_12__s_net_1\,
      O => ena_array(61)
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__29\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20000000"
    )
        port map (
      I0 => addrb(13),
      I1 => addrb(12),
      I2 => addrb(14),
      I3 => addrb(15),
      I4 => \addrb_12__s_net_1\,
      O => enb_array(61)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vga_ram_blk_mem_gen_prim_wrapper_init__parameterized61\ is
  port (
    doutb_array : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC;
    enb_0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vga_ram_blk_mem_gen_prim_wrapper_init__parameterized61\ : entity is "blk_mem_gen_prim_wrapper_init";
end \vga_ram_blk_mem_gen_prim_wrapper_init__parameterized61\;

architecture STRUCTURE of \vga_ram_blk_mem_gen_prim_wrapper_init__parameterized61\ is
  signal ena_array : STD_LOGIC_VECTOR ( 62 to 62 );
  signal enb_array : STD_LOGIC_VECTOR ( 62 to 62 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "INDEPENDENT";
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"03FFFFFFFE000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"FFFFFFFFFFA0000000001FFFFFFFF000000000000001DFF80000000000000150",
      INITP_02 => X"00000000000000000000000000000000000000000000000001BFFFFFFFC3FFFF",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"FFFFFFFFF8000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"FFFFFFFFFFA0000000003FFFFFFFF808000000000007FFC000000000000007FF",
      INITP_06 => X"00000000000000000000000000000000000000000000000001FFFFFFFFE7FFFF",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"FFFFFFFFF8000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"FFFFFFFFFFE0000000007FFFFFFFF800000000000017FC000000000000000FFF",
      INITP_0A => X"0000000000000000000000000000000000000000000000000FFFFFFFFFC7FFFF",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"FFFFFFFFF8000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"FFFFFFFFFFE000000000FFFFFFFFFC040000000000DFF00000000003E0000FFF",
      INITP_0E => X"00000000000000000000000000000000000000000000000007FFFFFFFFFFFFFF",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"55555555555555555555555555554D0D0C0C0C0C0C0C0C0C0C0C0C0C0D0D0D95",
      INIT_01 => X"0D0C0D0C0C0C0C0C0C0C0C0C0C0C0C0C0D4D0C4D4D4D554D4D4D554D554D5555",
      INIT_02 => X"55555595555555555555555555555555555555555555555555550D0D0D0C0C0C",
      INIT_03 => X"5555555556555655555555969655555555555555555555551555555555555556",
      INIT_04 => X"9E9E9E5656565655555656565555565655555555555555551515155555555555",
      INIT_05 => X"9E9E9E9E9E5E5656569E5E569E9E9E9E9E9E9E9E5E9E9E9E9E9E9E9E9E9E9E9E",
      INIT_06 => X"27282827272727E7E7DFE7E7E7E7DFE7E7DE9EDFDFDEE7E7E7E7DFE7E7E79E9F",
      INIT_07 => X"DEDEDDDEDEDE2627272F2F2F272F2F6F2F6F6F6F6F2F6F2F68686F686F686F27",
      INIT_08 => X"7A797979797979313171307030303030794394DDDEE7E627E626DE1EDEDEDEDE",
      INIT_09 => X"303031313131393939393979797979797979797939393930303979428B8B8342",
      INIT_0A => X"00000000000000000000000000005B01A6F030F0EFEFEFEFEFE8F0F0F0303030",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"6870687068686868686868686868686868682828E7DE944239303039F7000000",
      INIT_0D => X"A7A7A7A7A79F9FA7A7A7A7A7A7A7E7E7E7E7E720202868686868686868687068",
      INIT_0E => X"27272F2F2020202727E720E7E7E7E7E7E7E7E7E7E7E7E7A7A7A7A7A7A7A7A79E",
      INIT_0F => X"2F2F2F2F682068686868686868686868686868686868682868686828282F2727",
      INIT_10 => X"27272727272727272727E7E7E7E7272727272727272727272727272727272727",
      INIT_11 => X"E7DEDEE7DFE7E72727DF272727272727672767676727272F2767676F27272727",
      INIT_12 => X"9596969596969696969E9E9E969E9E9E9E9E9E9EDEDEDEDEDEDEDEDEDEDEDEDE",
      INIT_13 => X"D595959595958D95959595959595959595959595959595959595959595969596",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"95559595959555555595554D4D4D550C0C0C0C0C0C0C0C0C0C0C0C0C0D0C0D95",
      INIT_21 => X"0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C4D0C0C0C4D554D55554D0D555555559555",
      INIT_22 => X"565596959555555555555555555555555555555555555555554D4D0D0D0C0D0D",
      INIT_23 => X"5555555555555596559695559595555555555555555555551555555555555555",
      INIT_24 => X"9E9E9E5656555555565556565555555555555555555515151515155555555555",
      INIT_25 => X"9E9E9E9E96965656565E5E56569E9E9E9E9E9E9E9E9E9E9E9E9E9E9E9E9E9E9E",
      INIT_26 => X"2727272727E7E7E7E7E7E7E79EE7DFDFE7E79EE7E7E7E7E7E7E7DEDEE79E9E9E",
      INIT_27 => X"27272727272727272768682F2F2F2F2F68686F6F686868272F682F68682F2727",
      INIT_28 => X"8B8B8383834242427A427A7979797979428394DEE72727272727272727272727",
      INIT_29 => X"393A7A424242424343434383438B8B8383434243424242427A4242438B948C8C",
      INIT_2A => X"000000000000000000000000EE54EFF0F0EFEFEFEFEFEFE8F0F0303031313939",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"687068707068686868686868686868686828282F27DE95437A3030309D000000",
      INIT_2D => X"A79F9FA7A7A7A7A7A7A7A7E7A7E7E7E7E7E72020286868686868686868686868",
      INIT_2E => X"2727272F2720272727E727E7E7E7E7E7E7E7E7E7E7A7A7A7A79FA7A7A79FA7A7",
      INIT_2F => X"682F2F2F68686868686868686868686868686868686868686828286828282727",
      INIT_30 => X"2727272727272727272727E7E7272727272727272727272727272727272F276F",
      INIT_31 => X"DEE7DEE7DFDFE7272727272727272727276767676727272F6F2F272727202727",
      INIT_32 => X"96969696969696969E9E9EDE9E9EDE9EDEDEDEDEDEDEDEDEDEDEDEDEDEDEDEDE",
      INIT_33 => X"D595959595959595959595959595959595959595959595959595959695969696",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"55555555955555559555554D4D0D0D0C0C0C0C0C0D0C0C0D0C0C0C0D0C0D0D95",
      INIT_41 => X"0D0D0C0C0C0C0C0C0C0C0C0C0C0C0C4D4D0C4D4D4D4D4D4D550C5555554D9595",
      INIT_42 => X"9E9E5555555555555555555555555555555555555555555555554D0D0D0D0D0D",
      INIT_43 => X"5556555555955596969595959555555555555555555555555555555555555556",
      INIT_44 => X"9E9E9E5655555556565556555555555555555655555515155515155555555555",
      INIT_45 => X"9E9E9E569696969656565656569E9E9E9E9E9E9E9E9E9E9E9E9E9E9E9E9E9E9E",
      INIT_46 => X"2727272727E7E7E7E7E7E7E7E7E7DEE7E79EE7E7E7E7E7E7E7A6E79E9E9E9E9E",
      INIT_47 => X"28272727276F6F2F6F6F682F2F6F6868686F68686868682F2F6F6F67686F2727",
      INIT_48 => X"DDD5D5D5D58C8C8C8C8C8B8B83434242438CD4DE272727272727272727272727",
      INIT_49 => X"4B8B8C8C8C8C9495959595D5D5D5D5D5D5D5D5D494948C8C8B8B8B94D4D5DDDD",
      INIT_4A => X"00000000000000000049F79D30F0EFEFEFEFEFE8F0F030303139393A7A424343",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"686870686870686868686868686868686828282820E7DD8C4239303030A40000",
      INIT_4D => X"A7A79FA79F9FA7A7A7A7A7E7E7E7E7E7E7272828686868686868686868686868",
      INIT_4E => X"272727272F202727272027E7E7E7E7E7E7E7E7E7E7A7A79F9E9FA79F9FA7A79F",
      INIT_4F => X"6868682F68686868686868686868686868686868686868686868282828282827",
      INIT_50 => X"27272727272727272727E7E7E7272727272727272727272727272727272F2F68",
      INIT_51 => X"DEE7E7E727271F272727272727272767276767676727272F6827202727272727",
      INIT_52 => X"96969E9696969E969696DEDEDE9EDEDEDEDEDEDEDEDEDEDEDEDEE7DEDEDEDEDE",
      INIT_53 => X"D595959595959595959595959555959595959595959595959595959696959696",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"959555555555955555555555554D4D0C0D0C0C0C0D0C0C0C0C0C0D0D0D0D0C95",
      INIT_61 => X"0D0C0C0C0C0C0C0C0C0C0C0C0C0C0C4D4D4D554D4D4D4D55550D555555555595",
      INIT_62 => X"9696969696965555555555555555555555554D5555555555554D4D0D0D0D0D0D",
      INIT_63 => X"5555555555955555969596959595555555555555555555555555555555559596",
      INIT_64 => X"9E9E565656555655565555555555565555555555555555155515551555555555",
      INIT_65 => X"9E9E9E9E9E9E9E9656565E56969E9E9E9E9E9E9E9E9E9E9E9E9E9E9E9E9E9E9E",
      INIT_66 => X"272F272727E7E7E7E7E7E7E7DFDFDEDFE7E7E79EE7A7E7E7DEDFDF9F9E9E9E9E",
      INIT_67 => X"272F2F2F276F2F2F6F2F6F2F686F686F2F2F6F6F68686F682F686F6F2F272F27",
      INIT_68 => X"272626DEDEDEDEDDDDDDD5DDD5D5949494D5DDE6272727272727272728272727",
      INIT_69 => X"D5D5D59EDEDEDEDEDEDEDEDEDEDEE6DEDEDEDEDEDEDEDEDDDDDDDDDDDEDE2627",
      INIT_6A => X"000000000000004938EF30F0EFEFEFEFEFF0F0F03031393A0242434B8C8C9495",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"68687068686868686868686868686868682828282827DED48379303079930000",
      INIT_6D => X"A7A7A7A7A7A7A7A7A7A7A7E7E7E7E7E7272828682868286868686868686868A8",
      INIT_6E => X"2728272F20202727272727E7E7E7E7E7E7E7E7E7E7A7A7A7A7A7A7A7A7A7A79F",
      INIT_6F => X"6F682F686868686868686868686868686868686F68682868282827282F282827",
      INIT_70 => X"2727272727272727272727272727272727272727272727272727276F6F2F6F68",
      INIT_71 => X"E7DEE7E7DF2727272727272767676767676F6767672F27276F20276F2F272727",
      INIT_72 => X"9696959696969696DE9E9EDE9E9E9EDEDEDEDEDEDEDEDEDEDEDEDEDEDEDEDEDE",
      INIT_73 => X"D595959595959595959595959595959595959595959595959595969595969696",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => dina(8),
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => doutb_array(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => doutb_array(8),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(62),
      ENBWREN => enb_array(62),
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => enb,
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__89\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => addra(12),
      I1 => addra(13),
      I2 => addra(14),
      I3 => addra(15),
      I4 => ena,
      O => ena_array(62)
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__89\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => addrb(12),
      I1 => addrb(13),
      I2 => addrb(14),
      I3 => addrb(15),
      I4 => enb_0,
      O => enb_array(62)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vga_ram_blk_mem_gen_prim_wrapper_init__parameterized62\ is
  port (
    doutb_array : out STD_LOGIC_VECTOR ( 8 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ : out STD_LOGIC;
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 18 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 18 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vga_ram_blk_mem_gen_prim_wrapper_init__parameterized62\ : entity is "blk_mem_gen_prim_wrapper_init";
end \vga_ram_blk_mem_gen_prim_wrapper_init__parameterized62\;

architecture STRUCTURE of \vga_ram_blk_mem_gen_prim_wrapper_init__parameterized62\ is
  signal \^device_7series.no_bmm_info.sdp.simple_prim36.ram_0\ : STD_LOGIC;
  signal \^device_7series.no_bmm_info.sdp.simple_prim36.ram_1\ : STD_LOGIC;
  signal ena_array : STD_LOGIC_VECTOR ( 63 to 63 );
  signal enb_array : STD_LOGIC_VECTOR ( 63 to 63 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "INDEPENDENT";
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
  \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ <= \^device_7series.no_bmm_info.sdp.simple_prim36.ram_0\;
  \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ <= \^device_7series.no_bmm_info.sdp.simple_prim36.ram_1\;
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"FFFFFFFFFC000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"FFFFFFFFFF8000000001FFFFFFFFFE0000000000037E0000107FFFFFFFF01FFF",
      INITP_02 => X"0000000000000000000000000000000000000000000000003FFFFFFFFFFFFFFF",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"FFFFFFFFF4000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"FFFFFFFFFF0000000007FFFFFFFFFE020000000005FC0000F37FFFFFFFFBFFFF",
      INITP_06 => X"0000000000000000000000000000000000000000000000007FFFFFFFFFFFFFFF",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"FFFFFFFFF0000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"FFFFFFFFFF8000000017FFFFFFFFFE020000000013E0003BFFFFFFFFFFFFFFFF",
      INITP_0A => X"000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFF",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"FFFFFFFFF0000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"FFFFFFFFFF800000001FFFFFFFFFFF00000000004000003FFFFFFFFFFFFFFFFF",
      INITP_0E => X"000000000000000000000000000000000000000000000043FFFFFFFFFFFFFFFF",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"955555555555555555554D4D550C0C0C0C0C0C0C0C0C0C0C0C0C0D0C0C0C0C95",
      INIT_01 => X"0C0C0C0C0C0C0C0C0C0C0C0C0C0D0C0C0C0C4D4D55554D554D554D554D955595",
      INIT_02 => X"9696959696965555555555555555555555555555555555554D4C4D0C0D0D0D0C",
      INIT_03 => X"5555969655559696959595959595955555555555555555555555555555959596",
      INIT_04 => X"9E56565556565656565655555555565656555555555555555555555555555555",
      INIT_05 => X"9E9E55569E569E5E565656569E9E9E9E9E9E9E9E9E9E9E9E9E9E9E9E9E9E9E9E",
      INIT_06 => X"272727272727E7E7E7E7E7DEE7DFE7E79E9EE7DFE7E7E7DFDFDFDE9E9F9E9E9E",
      INIT_07 => X"272F2F2F272F276F6F6F6F6F2F6F686868686F676F686F6F6F6F6F682F2F2727",
      INIT_08 => X"27272727272727272727271EE6DEDEDEDEDEE6272727272027272727272F2F2F",
      INIT_09 => X"DEDFE727E7E7E7E7E72727272727272727272727272727272626262727272727",
      INIT_0A => X"00000000004938E631E8EFEFEFEFF0303031393A3A42434B4C94959595DEDEDE",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"6868686868686868686868686868686868286828282F27D58C423130302F5300",
      INIT_0D => X"A7A7A7A7A79EA7A7A7E7E7E7E7E7E7272028282828682868686868686870A8A8",
      INIT_0E => X"272727282720202727E7E7E7E7E7E7E7E7E7E7E7E79F9F9F9E9FA79FA79FA79F",
      INIT_0F => X"6F68686868686868686868686868686F68686868686868682828282727282727",
      INIT_10 => X"2727272727272727272727272727272727272727272727272767676F686F6F68",
      INIT_11 => X"E7E727272727272727272727272F6767676767676F676F27272727272F202727",
      INIT_12 => X"9696969E9E9E9E9EDEDE9EDEDEDE9EDEDEDEDEDEDEDEDEDEDEDEDEDEDEDEDEE7",
      INIT_13 => X"DE95959595959595959595959595959595959595959595959595959695969696",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"55555555555555555555554D4D0C0C0C0C0C0C0C0C0C0C0C0C0C0D0C0C0C0D95",
      INIT_21 => X"0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C4D4D4D4D4D4D0C4D554D55555555555595",
      INIT_22 => X"96969695969595559555555555555555555555555555554D554D0C0C0D0D0D0C",
      INIT_23 => X"5555559655555555969696959595955555555555555555555555555596559596",
      INIT_24 => X"9E9E565656555556555555555555555555555555555555555555555555555555",
      INIT_25 => X"9E9E565E9E9655565656569E9E569E9E9E9E9E9E9E9E9E9E9E9E9E9E9E9E9E9E",
      INIT_26 => X"27272727E727E7E7DFE7DFDFDEDFDFDEDEE7E7DFE7E7E7DFE79E9EE69E9E9E9E",
      INIT_27 => X"2F2F2F2F27272F6F686F6F6F6F6868686F2F686868686F6F6868686F6F272727",
      INIT_28 => X"282F2820282727272027272727E727272727272727272727272727272F2F272F",
      INIT_29 => X"27272727E7E72720E72727272828272827272727272727272727272727282827",
      INIT_2A => X"00000009F7E730F0E8EFEFF0F0F03139393A424B4C949595959EDEDEDFE7E7E7",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"A868686868706868686868686868686828282828282F27DED442393030793800",
      INIT_2D => X"A79F9F9E9F9FA7A7E7E7E7E7E72720202028286868686868686868686868A8B0",
      INIT_2E => X"2027272F27272720E7E7E7E7E7E7E7E7E7E7E7E7E79F9FA79FA79EA79F9FA79E",
      INIT_2F => X"6868686868686868686868686868686868686868686868286828282828282827",
      INIT_30 => X"2727272727272727272727272727272727272F27272727272F6F676F68686868",
      INIT_31 => X"E72727272727272727272727276F6F6F676767676767672F2F272F2727272727",
      INIT_32 => X"9E9E9E9E96DEDE9EDEDEDEDEDEDEDEDEDEDEDEDEDEDEDEDEE6DEDEE7DEE7E7DF",
      INIT_33 => X"DE4D959595959595959595959595959595959595959595959695959595959695",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"95559555555555555595554D4C4D4C0C0D0C0C0D0C0C040C0C0C0D0D0D0D0C95",
      INIT_41 => X"0C0C0C0C0C0C0C0C0C0C0C4D4D4C0C4D4D4D4D554D4D4D555555555555559595",
      INIT_42 => X"9695969595959555555555555555555555555555555555554D554D550D0C0D0D",
      INIT_43 => X"5595965555969655559595959555955555555555555555555555559596959696",
      INIT_44 => X"9E9E555555555555555556565556555555555555555555555555555555555596",
      INIT_45 => X"9E96565E9E56555656569E9E9E9E9E9E9E9E9E9E9E9E9E9E9E9E9E9E9E9E9E9E",
      INIT_46 => X"27272727E7E7E7E7DFDFE7DEDFDEDEDF9EE7DEDFE7E7DFE7DF9E9E9E9E9E9E9E",
      INIT_47 => X"2F2F2F2F2F2F68686868686F6F686F686F68686868686868686F6F6F2F2F2727",
      INIT_48 => X"282828682F2727282827272727272727272727282720272727272F2727272F2F",
      INIT_49 => X"202027272727272F2F27272F282F282727272727272727272728282828282727",
      INIT_4A => X"0000EEE63030EFE8F0F0F030313A42434B4C94959D9EDEDEDFE7272727E72727",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"A8A8687070686868686868686868686868286828282F27E6D58B7A313030E609",
      INIT_4D => X"9EA79FA7A7E7E7E7E7E7E727E72828282868686868686868686868686868A8B0",
      INIT_4E => X"272727272727272727E7E7E7E7E7E7E7E7E7E7E7A79FA79F9F9F9EA7A7A7A79E",
      INIT_4F => X"6868686868686868686868686868686868686868686868686827282728272727",
      INIT_50 => X"272727272727272727272727272727272727272727272727276F686868686868",
      INIT_51 => X"272727272727272767676767676F67676F676F67676767272727272727272727",
      INIT_52 => X"96969E9E96959E9EDEDEDEDEDEDEDEDEDEDEDEDEDEDEDEDEE7DEDEE7DEDEDEE7",
      INIT_53 => X"DE95959595959595959595959595959595959595959595959695959595959596",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"959555955595555555554D4D4D4D0C0C0C0C0C0C0D0C0C0C0C0C0D0D0D0C0D95",
      INIT_61 => X"0C0C0C0C0C0C0C0C0C0C4C4C4C4C4C4C4D4D4D4D4D4D4D55554D555555559595",
      INIT_62 => X"959595959595959595959595559555555555555555555555554D0D0C0C0D0C0C",
      INIT_63 => X"9595969555959696955555955555555595955555555555555555555596969696",
      INIT_64 => X"9E56555555555555555555555556565555555555555555555555555555555555",
      INIT_65 => X"5556565656565656565E565E9E9E9E9E9E9E9E9E9E9E9E9E9E9E9E9E9E9E969E",
      INIT_66 => X"27272727E7E7E7DFDFE7E7DFDFE7DEE7DFE7E7E7DFDFDFE7DE9E9E9E9E9E9E9E",
      INIT_67 => X"2F686F2F6F6F2F2F6F68686868686F6F2F686F6868686F6F6F686F2727272727",
      INIT_68 => X"2828272728272728272727272720272727272F272727282727272727272F2F2F",
      INIT_69 => X"27272727272727272F272F282F27202727272827272728282827282728202728",
      INIT_6A => X"9B943030283030303031393A424B4C94959DDEDEE6E7E7E7E7E7272727272727",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"A868A8686868686868686868686868282828282828282727DE8C4279303039EE",
      INIT_6D => X"9E9FE7E7E7E7E7E7E7E7E7272F28282868686868686868706870B070686870B0",
      INIT_6E => X"27272F272727272727E7E7E7E7E7E7E7E7E7E7E7A7A7A79F9F9F9E9EA79FA79F",
      INIT_6F => X"68686868686868686868686868686868686868686F6828282827282728272727",
      INIT_70 => X"272727272727272727272727272727272727272727272F6F68686F6868686868",
      INIT_71 => X"27272727272727676767276F676767676767676F67676F276F27272727272727",
      INIT_72 => X"969E9E9E9E9E9EDE9EDEDEDEDEDEDEDEDEDEDEDEDEDEDEDEDE1FDEDEE7DF2727",
      INIT_73 => X"DE95959595959595959595959595959595959595959595959595959595959595",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => dina(8),
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => doutb_array(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => doutb_array(8),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(63),
      ENBWREN => enb_array(63),
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => enb,
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__30\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => addra(13),
      I1 => addra(14),
      I2 => addra(15),
      I3 => addra(16),
      I4 => \^device_7series.no_bmm_info.sdp.simple_prim36.ram_0\,
      O => ena_array(63)
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__30\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => addrb(13),
      I1 => addrb(14),
      I2 => addrb(15),
      I3 => addrb(16),
      I4 => \^device_7series.no_bmm_info.sdp.simple_prim36.ram_1\,
      O => enb_array(63)
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => addra(18),
      I1 => addra(17),
      I2 => ena,
      I3 => addra(12),
      O => \^device_7series.no_bmm_info.sdp.simple_prim36.ram_0\
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_4__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => addrb(18),
      I1 => addrb(17),
      I2 => enb,
      I3 => addrb(12),
      O => \^device_7series.no_bmm_info.sdp.simple_prim36.ram_1\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vga_ram_blk_mem_gen_prim_wrapper_init__parameterized63\ is
  port (
    doutb_array : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC;
    enb_0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vga_ram_blk_mem_gen_prim_wrapper_init__parameterized63\ : entity is "blk_mem_gen_prim_wrapper_init";
end \vga_ram_blk_mem_gen_prim_wrapper_init__parameterized63\;

architecture STRUCTURE of \vga_ram_blk_mem_gen_prim_wrapper_init__parameterized63\ is
  signal ena_array : STD_LOGIC_VECTOR ( 64 to 64 );
  signal enb_array : STD_LOGIC_VECTOR ( 64 to 64 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "INDEPENDENT";
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"FFFFFFFFF8000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"FFFFFFFFFD000000007FFFFFFFFFFF0100000001000000BFFFFFFFFFFFFFFFFF",
      INITP_02 => X"000000000000000000000000000000000000000000000017FFFFFFFFFFFFFFFF",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"FFFFFFFFC0000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"FFFFFFFFF400000000FFFFFFFFFFFF8000000002000001FFFFFFFFFFFFFFFFFF",
      INITP_06 => X"00000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFF",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"FFFFFFFFC0000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"FFFFFFFFF000000001FFFFFFFFFFFF8080000008000001BFFFFFFFFFFFFFFFFF",
      INITP_0A => X"00000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFF",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"FFFFFFFFA0000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"FFFFFFFF8000000003FFFFFFFFFFFF800000001000000BFFFFFFFFFFFFFFFFFF",
      INITP_0E => X"0000000000000000000000000000000000000000000001DFFFFFFFFFFFFFFFFF",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"95555595955595554D55554D4D0C0C0C0C0C0C0C0C0C0C0C0C0C0C0D0C0C0C95",
      INIT_01 => X"0C0C0C0C0C0C0C0C0C0C0C4D4C4D4D4C4D4D55554D5555555555555595559595",
      INIT_02 => X"9696969595969595555555555555555555555555554D4D554D4C0D0C0C0D0D0C",
      INIT_03 => X"5555965555555555959595959555555595955555555555555555959695959696",
      INIT_04 => X"9E565655555555555556565656559E5555555515555555555555555555555555",
      INIT_05 => X"5E565E565656565656565E5E9E9E9E9E9E9E9E9E9E9E9E9E9E9E9E9E9E9E9E96",
      INIT_06 => X"2727272727E7DFDFDFE7DEDEDFE7DFDEE7E7DFDFDFDFDFE79E9E5E9E9E9E9E9E",
      INIT_07 => X"2F6F2F6F6F682F2F6F6F6F68682F6F6F68686F6F6F6F6F68686F68272F272727",
      INIT_08 => X"28282F27272F2827272727272728272728272727272827272727272F2F2F682F",
      INIT_09 => X"272727272728272727272F282827272768272827272828282827282868686F28",
      INIT_0A => X"30313030303030313942434B8C959D9EDEDFE7E7E7E7E7E727E7272727272727",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000901",
      INIT_0C => X"A8B0A8686868686868686868686868282828282828282827DE9483793030319C",
      INIT_0D => X"A7A7E7E7E7E7E7E7E727202728286868686868686868687068B0B06868A8A8A8",
      INIT_0E => X"27282F272727E727E7E7E7E7E7E7E7E7E7E7E7E7E7A7A79E9E9E9E9EA7A7A79F",
      INIT_0F => X"686868686868A86868686868686868686868686F682828682728272827282727",
      INIT_10 => X"2727272727272727272727272727272727272727282F2F6F6868686868686868",
      INIT_11 => X"27272727272727676767672767676F6867676F68676F67272727272727272727",
      INIT_12 => X"959E9E9EDEDEDEDEDEDEDEDEDEDEDEDEDEDEDEDEDEDEE7DEDEDEDF27DE272727",
      INIT_13 => X"D5959595959595959595959595959595959595959595959595959595959595D6",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"959555955555559555554D4D4D0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C95",
      INIT_21 => X"0C0C0C0C0C0C0C0C0C0C0C4C4C4D4D4D4D555555554D4D554D55555595559595",
      INIT_22 => X"9695959595955555559595955555555555555555554D554D0D4D0C0D0C0C0C0C",
      INIT_23 => X"5555969555559555969595959555555555955555555555555555959695969696",
      INIT_24 => X"5655555555555555555555555555555555555555555555555555555555555555",
      INIT_25 => X"565656565656565656565E569E9E9E9E9E9E9E9E9E9E9E9E9E9E9E9E9E9E9696",
      INIT_26 => X"2727E7E7E7E7E7DFE7E7DEDFDFDFE7DEDFDFDFDFDFDFDFDE9E9E9E9E9E9E9E56",
      INIT_27 => X"2F6F6F6F2F2F2F276F6F68686F6F6F6F686F6F6F6F6F68686F2F6F2F27272727",
      INIT_28 => X"272F6F6F6F6F28272F27272720202727272F2F2727272727272F2F6F2F2F2F2F",
      INIT_29 => X"27272727272F27272F27202020282828282828282728282F2820206868206868",
      INIT_2A => X"3030303030393942434C94959EDEDEDFE7E7E7E7E7E7E7272727272727272727",
      INIT_2B => X"9C00000000000000000000000000000000000000000000000000000000E5E631",
      INIT_2C => X"A868A868686868686868686868686868682828282828282827DD8B4279303030",
      INIT_2D => X"A7A7E7E7E7E7E7E72727272F28286868686868686868B0686870B06868A8A8B0",
      INIT_2E => X"27272727E727E7E7E7E7E7E7E7E7E7E7E7A7E7A7A7A7A79F9F9FA79FA7A79F9E",
      INIT_2F => X"686868A8A868A8686868686F68686868686868682F2F28282827272727272727",
      INIT_30 => X"27272727272727272727272727272727272827276F686F6F6867686868686868",
      INIT_31 => X"27272727276767676767686767676F6F67676F67676767272727272727272727",
      INIT_32 => X"DEDEDEDEDEDEDEDEDEDEDEDEDEDEDEDEDEDEDEDEDEDEE7DEDEDEDFE727272727",
      INIT_33 => X"DE959595959595959595959595959595959595959595959595959595DE9595DE",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"555555555555955555554D4D0C0C0C0C0C0C0C040C0C0C0C0C0D0D0C0C0D0C95",
      INIT_41 => X"0C0C0C0C0C0C0C0C0C0C0C0C4C4D4D4D4D4D4D4D4D4D554D5555955555959555",
      INIT_42 => X"9695959595965595555555555555555555555555554D4D4D4D0C0C0C0C0C0C0C",
      INIT_43 => X"9595959595955555959596559555555555555555555555555595959595969696",
      INIT_44 => X"9655555555555555555555555555555555555555555555555555555595955595",
      INIT_45 => X"5656555555555556565E565E9E9E9E9E9E9E9E9E9E9E9E9E9E9E9E9E9E969655",
      INIT_46 => X"2727E7E7E7E7E7E7E7DFE7E7DEDEDEDFE7DFDFDFE7E7E7DFDE9E9E9E965E9E56",
      INIT_47 => X"686F68686868686F686F2F68686868686F6F6F6F6F686F68682F2F6F27272727",
      INIT_48 => X"2F276F2F6F6F27272727272720272F2F6F2F68272F272F2F2768686F6F6F2F68",
      INIT_49 => X"272727272727282F2F282060282827282828282020202828682020282828272F",
      INIT_4A => X"3030303139424B8C9595DEDFDFDFE7E7E7E7E7E7E7E7E72727E727272727272F",
      INIT_4B => X"4A0000000000000000000000000000000000000000000000000000094A303030",
      INIT_4C => X"B0687068686868686868686868686828682828282F28282827DE948379303039",
      INIT_4D => X"A7E7E7E7E7E7E727272728282868686868686868686870707070B06868B0A8A8",
      INIT_4E => X"272F2727E7E7E7E7E7E7E7E7E7E7E7E7E7E7E79F9F9F9F9FA79F9F9F9FA7A79E",
      INIT_4F => X"68686868686868A8686868686868686868686868682F20202727272727272F27",
      INIT_50 => X"272727272727272727272727272727272820272F686F6F686868686868686868",
      INIT_51 => X"2727672727676767676F68686F686F6F67676F67672F27272727272727272727",
      INIT_52 => X"DEDED6DEDEDEDEDEDEDEDEDEDEDEDEDEDEDEDEDEDFDFDFDFDFDFDEE727272727",
      INIT_53 => X"DE95959595959595959595959595959595959595959595959595959E9595DE95",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"95559595559555955555554D4D0C0C0C0C0C0C0C0C0C0C0C0D0D0D0D0C0C0D95",
      INIT_61 => X"0C0C0C0C0C0C0C0C0C0C0C4C4C4C4C4D4D4D4D4D4D4D4D4D5555555555959555",
      INIT_62 => X"9695959595955595555555555555555555555555554D4D4D4D0D0C0C0C0C0C0C",
      INIT_63 => X"9555959595559555969595959555555555555555555555555555969695959695",
      INIT_64 => X"9655555656555555559655555696555555555555555555555555559595955595",
      INIT_65 => X"5656565555555E5E9E9E569E9E9E9E9E9EDE9E9E9E9E9E9E9E9E9E9E9E969E96",
      INIT_66 => X"27E727E7E7E7E7DFDFDFE7E7E7E7DFE7DFE7E7DFDFDEDF9E9E9E9E9E9E5E5E56",
      INIT_67 => X"68686F6F6F686868686868686F6868686F6F6F686F686F6868682F2F27272727",
      INIT_68 => X"2F2F6F2F2F6F272727272827272F2F202F2F2F6F2F2F2F6F68276F6F6F686868",
      INIT_69 => X"272727272728272727682F272F2F272F2827272F2F682820686868686F2F6868",
      INIT_6A => X"30313942438C959DDEDEE7E7E7E7E7E7E7E7E7E727E727272727272727272727",
      INIT_6B => X"2852000000000000000000000000000000000000000000000000A5E631303030",
      INIT_6C => X"B0686868686868686868686828682868682828282828282F27E7D58B7A313030",
      INIT_6D => X"A7A7A7E7E7E727272F2F28686868686868686868A8A8B070B17070B068686870",
      INIT_6E => X"27E7E7E7E7E7E7E7E7E7E7E7A7E7E7E7E7E7E7E7A79F9EA7E79EA79FE7E7A7A7",
      INIT_6F => X"A868A8A868686868686868686868686868686F6868686F28282727272727272F",
      INIT_70 => X"2727272727272727272727272727272F2720276F6F6F68686868686868686868",
      INIT_71 => X"272727676767676767676F686F6F676767276767672F27272727272727272727",
      INIT_72 => X"DE96DEDEDEDEDEDEDEDEDEDEDEDEDEDEDEDEE6DEDEDEDE272727E62727272727",
      INIT_73 => X"DE959595959595959595959695959595959595959595959595969596969696DE",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => dina(8),
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => doutb_array(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => doutb_array(8),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(64),
      ENBWREN => enb_array(64),
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => enb,
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__118\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010000"
    )
        port map (
      I0 => addra(12),
      I1 => addra(13),
      I2 => addra(14),
      I3 => addra(15),
      I4 => ena,
      O => ena_array(64)
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__118\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010000"
    )
        port map (
      I0 => addrb(12),
      I1 => addrb(13),
      I2 => addrb(14),
      I3 => addrb(15),
      I4 => enb_0,
      O => enb_array(64)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vga_ram_blk_mem_gen_prim_wrapper_init__parameterized64\ is
  port (
    doutb_array : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    \addra_12__s_port_\ : in STD_LOGIC;
    \addrb_12__s_port_\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vga_ram_blk_mem_gen_prim_wrapper_init__parameterized64\ : entity is "blk_mem_gen_prim_wrapper_init";
end \vga_ram_blk_mem_gen_prim_wrapper_init__parameterized64\;

architecture STRUCTURE of \vga_ram_blk_mem_gen_prim_wrapper_init__parameterized64\ is
  signal \addra_12__s_net_1\ : STD_LOGIC;
  signal \addrb_12__s_net_1\ : STD_LOGIC;
  signal ena_array : STD_LOGIC_VECTOR ( 65 to 65 );
  signal enb_array : STD_LOGIC_VECTOR ( 65 to 65 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "INDEPENDENT";
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
  \addra_12__s_net_1\ <= \addra_12__s_port_\;
  \addrb_12__s_net_1\ <= \addrb_12__s_port_\;
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"FFFFFFFFC0000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"FFFFFFFF8000000003FFFFFFFFFFFFC0400000400001BFFFFFFFFFFFFFFFFFFF",
      INITP_02 => X"00000000000000000000000000000000000000000000E7FFFFFFFFFFFFFFFFFF",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"FFFFFFFFC0000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"FFFFFFFF000000001BFFFFFFFFFFFFC04000008000007FFFFFFFFFFFFFFFFFFF",
      INITP_06 => X"00000000000000000000000000000000800000000000F7FFFFFFFFFFFFFFFFFF",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"FFFFFFFE01860030000000000000000000000000000000000000000000000000",
      INITP_09 => X"FFFFFFFE800000001FFFFFFFFFFFFFE00000000001C0FFFFFFFFFFFFFFB5FFFF",
      INITP_0A => X"00000000000000000000000000000000800000000000FFFFFFFFFFFFFFFFFFFF",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"FFFFFFFF018780F8000000000000000000000000000000000000000000000000",
      INITP_0D => X"FFFFFFFF800000003FFFFFFFFFFFFFE0200004000101FFFFFFFFFFFFFF57FFFF",
      INITP_0E => X"00000000000000000000000000000000800000000000FFFFFFFFFFFFFFFFFFFF",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"95559555955555555555554D0C0C0C0C0C0C0C0C0C0C0C0C0C0D0D0D0C4C4D95",
      INIT_01 => X"0C0C0C0C0C0C0C0C0C0C0C4D4D4D4D4D4D4D4D55554D55555555559595959595",
      INIT_02 => X"96969595959595959555555595555555555555554D4D4D4D0C0C0D0C0C0C0C0C",
      INIT_03 => X"95959595959595959595559595955555555555555555959595559E9696969696",
      INIT_04 => X"5555555555555595555656555555555555555555555555555555559595959595",
      INIT_05 => X"565656559E9E559E9E9E9E9E9E9E9E9E9E9E9E9E9E9E9E9E9E9E9E9E96969696",
      INIT_06 => X"2727E7E7DFE7E7E7E7DFE7E7E7DFDFE7DFE7DFE7DFDFDE9E9E9E9E9E9E9E5E5E",
      INIT_07 => X"68686F6F6F68686F686F6F686F686F686F6F6F6F68686F6F686F272727272727",
      INIT_08 => X"6F2F6F2F686F2F6F272F28272F2F2F2F272F272F6F6F68686867686F6F686868",
      INIT_09 => X"272727282F28276868286F6F2F6F6F2F6868686F6F2F6868686F68686F682F6F",
      INIT_0A => X"7A42438C959EDEDEE7E7E7E7E7E7E72727E72727272727272727272727272727",
      INIT_0B => X"3938000000000000000000000000000000000000000000000001303028303031",
      INIT_0C => X"68686868686868686868686868686828282828282828282F2827DE8C42793030",
      INIT_0D => X"E7E7E7E7E7E7272F28286828686868686868B0A8A8A8B0B07070707068686868",
      INIT_0E => X"27E7E7E7E7E7E7E7E7E7E7E7E7E7E7E7E7E7E7E79FA79F9F9FE7E7A7A7A7A7E7",
      INIT_0F => X"A8A86868686868686868686868686868686F686827682F272727272727272027",
      INIT_10 => X"27272727272727272727272727272068202768686F6868686868686868686868",
      INIT_11 => X"2727676767676068676767686F67676F67676F67272727272727272727272727",
      INIT_12 => X"DEDEDEDEDEDEDEDEDEDEDEDEDEDEDEDE1F1E1EDEDF2726262727272727272727",
      INIT_13 => X"DE959595959595959595959595959595959595959595959595959595969696DE",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"9595955555555555554D554D0C0C0C0C0C0C0C040C0C0C0C0C0C0C0C0C4C0C95",
      INIT_21 => X"040C0C0C0C0C0C0C0C0C0C4C4D4D4D4D4D4D4D4D4D4D55555555559595959595",
      INIT_22 => X"95959595959555559555555555555555555555554D4D4D4C0D0C0C0C0C0C0C0C",
      INIT_23 => X"95959596969696959595559595955555555555555555959595959696969E9E96",
      INIT_24 => X"5555555555965596559656555555555555555555555555555595959695969695",
      INIT_25 => X"5556565655555E9E9E9E9E9E9E9E9E9E9E9E9E9E9E9E9E9E9E9E9E969E965595",
      INIT_26 => X"2727E7E7E7E7E79F9E9EDEE79E9E9E9EE7DFDFDF9EDF9E9E9E5E5515569E9E56",
      INIT_27 => X"68686F6F686F6F6F6F686F6F6F6F686F6F6F6F6F6F6868686F67272727272727",
      INIT_28 => X"686F6F6F686F2F2F27272F27272F2F27276F6F682F686F686868686F686F686F",
      INIT_29 => X"272F27282728686F20272F6F686F682F6F6868686868686F6F2F6F6F686F6827",
      INIT_2A => X"438C959DDEDFE7E7E7E7E7E7E7E7E7E7E7272727272727272727272727272727",
      INIT_2B => X"30E6000000000000000000000000000000000000000000539D39303030317942",
      INIT_2C => X"6868686868686868682868682868286828282828282828282827DE958B7A3030",
      INIT_2D => X"E7E7E72727E72F2828286868686868686868A8B0A8A8B0B068B0707070686868",
      INIT_2E => X"E7E7E7E7E7E7E7E7E7E7E7E7E7E7E7E7E7E7E79E9FE7A79FE7E7A7E7E79EE7E7",
      INIT_2F => X"A8686868686868686868686F68686868686F6F2F2F2728282727272727272027",
      INIT_30 => X"272727272727272727272727272727202068686F6F6868686868686868686868",
      INIT_31 => X"6767676767676768676F676F67676767676F6767272727672727272727272727",
      INIT_32 => X"DEDEDEDEDEDEDEDEDEDEDEDEDEDEDEDE1F1F1E27DE2726272727272727272767",
      INIT_33 => X"1E959595959595959595959595959595959596959595959595DE969596DEDEDE",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"95959555555555554D4D4D0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C4D4C0C0C0C95",
      INIT_41 => X"040C0C0C0C0C0C0C0C0C4C4D4D4D4D0D4D554D4D4D554D959555559595959595",
      INIT_42 => X"9555959595959555959595555555555555554D4D4D4D4D4D0C0C0C0C0C0C0C0C",
      INIT_43 => X"95959696969695959595559555955555955555559595959696969696969E9596",
      INIT_44 => X"5655555555559655559555559555559555555555555555555595959596969595",
      INIT_45 => X"56559E5656969E9E969E9E9E9E9E969E9E9E9E9E9E9E969E9E9E9E9696965555",
      INIT_46 => X"E7E7E7E7E7E79EF1D4829E9EB99494BA9FE7DFDFDF9E9E9E5E81939330555E55",
      INIT_47 => X"6F6F6F6F6F6F6F6F6F6F6F6F686F6F6F6F6F6F6F6F686F6867672727272727E7",
      INIT_48 => X"68682F686F6F6F6F2FE727A8652EEE94F0276F682F2F68686868686F6F6F6F6F",
      INIT_49 => X"272F282728272828686F2F6F6868686F68686868686868686868686868686F2F",
      INIT_4A => X"95D5DEDEE7E7E7272727E7E7E7E7E7E727272727272727272727272727282727",
      INIT_4B => X"3031ED00000000000000000000000000000000000000EE2F31303030797A428C",
      INIT_4C => X"686868686868686868282868686868282828282828282828282027DE8C423130",
      INIT_4D => X"E7E7E72727272828282868686868686868A8A8A8B0B0B0A870687068B0706868",
      INIT_4E => X"27E7E7E7E7E7E7E7E7E7E7E7E7E7E7E7E7E7A79EA7A7A7A7E7E79FA7E79FE7E7",
      INIT_4F => X"A86868A8A8A86868686868686868686868686F2F27282F27272727272F2727E7",
      INIT_50 => X"272727272727272727272720272F2F676F68686F68686F6F68A8686868686868",
      INIT_51 => X"676767676767676F6F6F676F67686F6767272727676F27272727272727272727",
      INIT_52 => X"DEDEDEDEDEDEDEDEDEDEDEDEDEDEDEDE1F272626272727272727272727276727",
      INIT_53 => X"1E959595959595959595D59595959595959595959595959596DE9696DEDEDEDE",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"95955555555555554D4D4D4D4C4C0C0C0C0C0C0C0C0C0C0C0C0C0C0C4C0C4C95",
      INIT_61 => X"0C0C0C0C0C0C0C0C0C0C4C4C4D4D4D4D4D4D4D4D555555959555959595959595",
      INIT_62 => X"969595959595955555959595555555555555554D4D4D4D4D0D0C0C0C0C0C0C0C",
      INIT_63 => X"959596969696959595959595559595955555559595959E9E96969696969E9596",
      INIT_64 => X"5555555696555555565555555555555555555595555555555595959596969696",
      INIT_65 => X"569E9E5E9E96969E9E9E9E9E9E9E9E9E9E9E9E9E9E9E9E969E9E969E96965555",
      INIT_66 => X"E7E7E7DFDFDF5E0AFF659E5E1CFFFF7627DEDEE7DE9E9E9E27BFFFFF93159E56",
      INIT_67 => X"6F6F686F6F6F686F6F6F6F686F68686868686F6F6F682F686767272727272727",
      INIT_68 => X"2F27276820202727319339B0EE2EB7FF76A8676F6F686F6F6F6F6868686F6F6F",
      INIT_69 => X"28282828272828282F6F68686F6868686868686F6868686868682F686F6F686F",
      INIT_6A => X"DEDFE7E7E7E7E727E7E7E7E7E7E7E72727272727272727272827272727272727",
      INIT_6B => X"30319C0000000000000000000000000000000000004131303030317A428B94D5",
      INIT_6C => X"686868686868286868686868682828282828282828282F28282827DED58B7930",
      INIT_6D => X"E7E727272020282868686868686868A8A8A868B0B0B0A8A8B070686868686868",
      INIT_6E => X"27E7E7E7E7E7E7E7E7E7E7E7E7E7E7E7E79F9FA79F9E9E9FA79F9FA7A7E7E7E7",
      INIT_6F => X"A868A8A868686868686868686868686F68686F28282827272F27272720202027",
      INIT_70 => X"27272727272727272F2727276F6F6F68686868686F686868A8A868A86868A8A8",
      INIT_71 => X"6767676F6F6F67686F6767676868686F6F272727672727272727272727272727",
      INIT_72 => X"DEDE9EDEDEDEDEDEDEDEDEDEDEDEDEDF1F272727272727272727272727276767",
      INIT_73 => X"1E959595959595959595959595959595959595959595959596DE9596DEDE96DE",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => dina(8),
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => doutb_array(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => doutb_array(8),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(65),
      ENBWREN => enb_array(65),
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => enb,
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__31\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010000"
    )
        port map (
      I0 => addra(12),
      I1 => addra(13),
      I2 => addra(14),
      I3 => addra(15),
      I4 => \addra_12__s_net_1\,
      O => ena_array(65)
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__31\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010000"
    )
        port map (
      I0 => addrb(12),
      I1 => addrb(13),
      I2 => addrb(14),
      I3 => addrb(15),
      I4 => \addrb_12__s_net_1\,
      O => enb_array(65)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vga_ram_blk_mem_gen_prim_wrapper_init__parameterized65\ is
  port (
    doutb_array : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC;
    enb_0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vga_ram_blk_mem_gen_prim_wrapper_init__parameterized65\ : entity is "blk_mem_gen_prim_wrapper_init";
end \vga_ram_blk_mem_gen_prim_wrapper_init__parameterized65\;

architecture STRUCTURE of \vga_ram_blk_mem_gen_prim_wrapper_init__parameterized65\ is
  signal ena_array : STD_LOGIC_VECTOR ( 66 to 66 );
  signal enb_array : STD_LOGIC_VECTOR ( 66 to 66 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "INDEPENDENT";
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"FFFFFFFE01CF0078000000000000000000000000000000000000000000000000",
      INITP_01 => X"FFFFFFFF800000003FFFFFFFFFFFFFE0000008006103FFFFFFFFFFFF9E6EBFFF",
      INITP_02 => X"00000000000000000000000000000000800000000001FFFFFFFFFFFFFFFFFFFF",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"F7FFFFF9E00F00F8000000000000000000000000000000000000000000000000",
      INITP_05 => X"FFFFFFFF80000000FFFFFFFFFFFFFFF010001000C18FFFFFFFFFFFFFEF7FFF7F",
      INITP_06 => X"00000000000000000000000000000000800000000803FFFFFFFFFFFFFFFFFFFF",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"9EF3CEB5F0CDC0B8000000000000000000000000000000000000000000000000",
      INITP_09 => X"FFFFFFFE00000003FFFFFFFFFFFFFFF000000003F1FFFFFFFFFFFFFE2FFFEFE7",
      INITP_0A => X"0000000000000000000000000000000080000000020FFFFFFFFFFFFFFFFFFFFF",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"FD7DF3CE78CD80B8000000000000000000000000000000000000000000000000",
      INITP_0D => X"FFFFFFFE00000007FFFFFFFFFFFFFFF80800800EE7FFFFFFFFFFFFFEEF5EAFDB",
      INITP_0E => X"0000000000000000000000000000000080000000078FFFFFFFFFFFFFFFFFFFFF",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"95959595555555554D4D4D0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C4D4D0C4D4C95",
      INIT_01 => X"0C0C0C04040C0C0C0C0C4C4C4D4D4D55554D554D4D5595955555959595959595",
      INIT_02 => X"9696959595959595959555954D555555555555554D4D0C0C0C0C0C0C0C0C0C0C",
      INIT_03 => X"969596959696969695959595959595959595559595969696959E95969E969695",
      INIT_04 => X"555555555555555655555555555555559655555595959595959596969E969696",
      INIT_05 => X"96969E5E9E9E9E9E9E9E9E9E9E9E9E9E9E9EDE9E9EDE9E9E9E9E969696965596",
      INIT_06 => X"DFE7DFDFE7DFDF67F168DF9EDCFF76FF829EDFDEDE9E9E15C2FF76FF53559E96",
      INIT_07 => X"6F68686F6F6F6F6F6F6868686F6F6F6F676F6F6F6F27272F27272727272727E7",
      INIT_08 => X"F182792F2F6868E7C2FFDCE76827681CFFC227686F6F6F6F6F2F2F686F686868",
      INIT_09 => X"2728282F2828286868686868686868686868686868686868686F68686F686827",
      INIT_0A => X"E72727E7E7E7E727E7E7E7E7E7E7272727272727272727272727272727282068",
      INIT_0B => X"3030309B0000000000000000000000000000004A9C79303030397A438CD5DDDE",
      INIT_0C => X"686868686868686828282868682828282828682828282728282827E7DD8C4279",
      INIT_0D => X"E7E7272720202868686868686868A8B0A8B1A8B0B0B0A8B0A8B0686868687068",
      INIT_0E => X"27E7E7E7E7E7E7E7E7E7E7E7E7E7E7E7E7E7E7A79F9FA7A7A7A7E7E7E7E7E7E7",
      INIT_0F => X"A868A8A86868686868686868686868686F6F6827272F272F27272F2727202727",
      INIT_10 => X"2727272727272727272F272F68686868686868686868686868A8A86868686868",
      INIT_11 => X"67676767676F686F6F6F6F6F67676F27272F2727272727272727272727272727",
      INIT_12 => X"DEDEDEDEDEDEDEDEDEDEDEDEDEDEDF2727272627272727272727676727676767",
      INIT_13 => X"1E95959595959595959595959595959595959595959595959696DEDEDEDEDEDE",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"959595955555554D4D4D4D4D4C0C0C0C0C0C0C0C0C0C0C0C0C0C0C4D4D4D4D95",
      INIT_21 => X"0C0C04040C0C0C0C0C0C4C4D4D4D4D4D4D4D55554D9595959595959595959595",
      INIT_22 => X"95959595959595959595959595955555555555554C4D0C0C0D0C0C0C0C0C0C0C",
      INIT_23 => X"9696969E969E9696969595959595559595959595969596969695969696969695",
      INIT_24 => X"96559655555556555555555555555555555596955595959596969E9696969696",
      INIT_25 => X"96969E9E9E9E9E9E9E9E9E9E9E9E9E9E9E9E9E9E9E9E9E9E9E96969696955555",
      INIT_26 => X"A8A8279EDFDFE7DF9E9EDF9EDCFF93B7A59EDEDFDF9E9E9E2EFF4BFF5315569E",
      INIT_27 => X"A82768F031F0B0276F686F6F2768F0F0F06F276FA8F068272F2F272727E7E76F",
      INIT_28 => X"939394822F6F682782FFDC272F68270AFF9427686F6F27A831F1B02F67686868",
      INIT_29 => X"6F2F2F6F2F2F2F2F276868686868686F6868686868686868686868682F6828F1",
      INIT_2A => X"2727E7E7E7E7E72727E7E7E72727272727272727272727272727272727282068",
      INIT_2B => X"3030794100000000000000000000000000009CE67930303179424B94DDDEE6E7",
      INIT_2C => X"68686868686868286868686828682828282828282828282828282827DED48379",
      INIT_2D => X"27272028282868686868686868A8B0B1A8A8A8B0B0B0A8A8A8A8687068686868",
      INIT_2E => X"27E7E7E7E7E7E7E7E7E7E7E7E7E7E7E7E7E7E79FA7A7A7A7A7E7E7E7E7E7E7E7",
      INIT_2F => X"A8A868A8686868686868686868686F6F68272727272F27272F272F2727272727",
      INIT_30 => X"2727272727272F6F27272F6F686F6868686868686868686868A8A868A8686868",
      INIT_31 => X"67676760676868676F68686F67272767272F2F27272727272727272727272727",
      INIT_32 => X"DEDEDEDE1EDEDEDEDEDEDEDEDEE6262727272627272727272727672727676767",
      INIT_33 => X"1ED595959595959595959595959595959595959696959696DE9696DEDEDEDEDE",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"95959595959595554D4D0C4C4C4C4C4C0C0C0C0C0C0C0C0C4D0C4C4D0C0C0C95",
      INIT_41 => X"0C0C0C0C0C0C4C4C0C4D4D4D0C4D4D4D4D554D4D4D5595959595959595959595",
      INIT_42 => X"95959595959595959595955595955595555555554D4D4C0D0C0C0C0C0C0C0C0C",
      INIT_43 => X"969E969E9696969595959695969595959595959696969696969E959E959E9595",
      INIT_44 => X"5655965595955555565555965555555555559595959595959696959695969E96",
      INIT_45 => X"9E9E969E9E9E969E9E9E9E9E9E9E9E9E9E9E9E9E9E9E9E9E9E95969696959555",
      INIT_46 => X"FFFF3602DEDE9E392E0B9E9EDCFFC294FFF09E9E9E9E5579FFA5F0FF4B15569E",
      INIT_47 => X"6FC2EEFFFFFFB71CB06F6F2FC2EEFFFFFF2EC2E793FF768268EE9327E7A81CBF",
      INIT_48 => X"B9AD4B8268F02E7677FFBF3676763677FFBF761C27A8DC76FFFFBF65312F686F",
      INIT_49 => X"6F686F2F68682F2F2F68686868686868686F6868686F686868686F686F6827C2",
      INIT_4A => X"27272727E7E7E72727272727272727272727272727272727272727272827202F",
      INIT_4B => X"7130702F09000000000000000000000000ED307030307942838C95DEE6E72727",
      INIT_4C => X"68686868686868686868686828282828282828272828282828282827DED58B7A",
      INIT_4D => X"272F282828286868686868A8A8B0B1B1B0B0A8B0B0A8B0A8A8A8686868686868",
      INIT_4E => X"E7E7E7E7E7E7E7E7E7E7E7E7E7E7E7E7E7DFE7A79F9FA7E7E7E7E7E7E7E72720",
      INIT_4F => X"A8686868686868686868686F6F686F27202027272727282727272727272727E7",
      INIT_50 => X"27272727272F272F6F682F686868686868686868686868686868A8A8A868A868",
      INIT_51 => X"6F6767676868676F6F6F6F67676767676F272727276727272727272727272727",
      INIT_52 => X"DEDEDFDEDEDE1FDEDEDEDEDE2726262627272727272727272727276767676767",
      INIT_53 => X"1E959595959595959595959595959595959595959595DEDEDEDEDEDEDEDEDEDE",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"959595959595554D554D4D4C0C4C4C0C4C0C0C0C0C4D0C0C4D4D0C0C0C4D0C95",
      INIT_61 => X"0C0C0404040C4C0C4D4C4D4D4D4D554D4D55554D555595959595959595959695",
      INIT_62 => X"959595959595959595959595554D9595955555554D4C4C4C0C0C0C0C0C0C0C0C",
      INIT_63 => X"969E969E969696969596959595959595959595959696969E96969E959D959595",
      INIT_64 => X"9655959595959555555555555555555555555595959595959596969E96969696",
      INIT_65 => X"9E969E9E9E9E9E9E9E9E9E9E9E9E9E9E9E9E9EDEDE9E9E9E9E96965555969655",
      INIT_66 => X"C24B76FFDCDE9EB9FFD49E9EDCFFC2A8FF1C5E9E9E9E5EA5FF79A8FF93155E9E",
      INIT_67 => X"93FFBFDC4B53EDFFEEA82753FFFF1C0B93B7FFD48265B7FF0AFF65DFA876FF1C",
      INIT_68 => X"930A53C227A80B4B1CFFEE4B4B4B0B64FFED4B81A82EFF36934B65FFBFB9276F",
      INIT_69 => X"6F6F686F68686868686F686868686868686868686868686868686868686F2731",
      INIT_6A => X"272727E7E727272727272727272727272727272727272727272727272728272F",
      INIT_6B => X"79303079370000000000000000000000383030307079428B94DDDEDF272727E7",
      INIT_6C => X"6868686868686868686868686868282828282828282828282828282727DE8C42",
      INIT_6D => X"272F286868686868686870B0A8A8B0A8B0B0A8B0B0A8B0B0A868686868687068",
      INIT_6E => X"E7E7E7E7E7E7E7E7E7E7E7E7E7E7E7E7E7E7E7E7E7A7E7E7E7E7E7E7E7272727",
      INIT_6F => X"68A86868686868686868686868282020202027272727272727272727272727E7",
      INIT_70 => X"272727276767672767686868686868686868686F68A8A8686868A8A8A868A8A8",
      INIT_71 => X"27676F67686767686F6F676F6767676767272727272727272727272727272727",
      INIT_72 => X"DEDEDEDEDE1E1E1E1EDEDEDF2626262727272726272727676767676F67672767",
      INIT_73 => X"1E9595D5959595959595959595959595959695959695969696DEDEDEDEDEDEDE",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => dina(8),
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => doutb_array(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => doutb_array(8),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(66),
      ENBWREN => enb_array(66),
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => enb,
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__119\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00020000"
    )
        port map (
      I0 => addra(12),
      I1 => addra(13),
      I2 => addra(14),
      I3 => addra(15),
      I4 => ena,
      O => ena_array(66)
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__119\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00020000"
    )
        port map (
      I0 => addrb(12),
      I1 => addrb(13),
      I2 => addrb(14),
      I3 => addrb(15),
      I4 => enb_0,
      O => enb_array(66)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vga_ram_blk_mem_gen_prim_wrapper_init__parameterized66\ is
  port (
    doutb_array : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    \addra_12__s_port_\ : in STD_LOGIC;
    \addrb_12__s_port_\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vga_ram_blk_mem_gen_prim_wrapper_init__parameterized66\ : entity is "blk_mem_gen_prim_wrapper_init";
end \vga_ram_blk_mem_gen_prim_wrapper_init__parameterized66\;

architecture STRUCTURE of \vga_ram_blk_mem_gen_prim_wrapper_init__parameterized66\ is
  signal \addra_12__s_net_1\ : STD_LOGIC;
  signal \addrb_12__s_net_1\ : STD_LOGIC;
  signal ena_array : STD_LOGIC_VECTOR ( 67 to 67 );
  signal enb_array : STD_LOGIC_VECTOR ( 67 to 67 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "INDEPENDENT";
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
  \addra_12__s_net_1\ <= \addra_12__s_port_\;
  \addrb_12__s_net_1\ <= \addrb_12__s_port_\;
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"FE9BFBC428CE63B8000000000000000000000000000000000000000000000000",
      INITP_01 => X"FFFFFFF200000007FFFFFFFFFFFFFFF80801001EFFFFFFFFFFFFFFFF9E4CD5EF",
      INITP_02 => X"00000000000000000000000000000000800000000187FFFFFFFFFFFFFFFFFFFF",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"FE9FDE4A08CE63F8000000000000000000000000000000000000000000000000",
      INITP_05 => X"FFFFFFF000000007FFFFFFFFFFFFFFFC000200793FFFFFFFFFFFFFFFFF5FFFF7",
      INITP_06 => X"00000000000000000000000000000000800000000BBFFFFFFFFFFFFFFFFFFFFF",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"DBF7FE401ECE67B8000000000000000000000000000000000000000000000000",
      INITP_09 => X"FFFFFFF00000000FFFFFFFFFFFFFFFFC040402C81FFFFFFFFFFFFFFFFF5FCBFD",
      INITP_0A => X"00000000000000000000000000000000800000000BFFFFFFFFFFFFFFFFFFFFFF",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"FFF7FA481ECE2F38000000000000000000000000000000000000000000000000",
      INITP_0D => X"FFFFFFE00000000FFFFFFFFFFFFFFFFE000803FE1FFFFFFFFFFFFFFFFF5FDBFD",
      INITP_0E => X"00000000000000000000000000000000800000001BFFFFFFFFFFFFFFFFFFFFFF",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"9595959595959555554D4C4C4C4C4C4C4C0C0C0C0C0C0C0C0C4D4D4C4D4D4D95",
      INIT_01 => X"0C0C040C0C4D4C4C0C4D4D4C4D4D4D55554D5555559555959595959595959595",
      INIT_02 => X"959595959595955595959595955595959555554D4C4C0C4C0C0D0C0C0C0C0C0C",
      INIT_03 => X"9696969696969596969595969595959595959696969E9E9695969E9595959595",
      INIT_04 => X"5556959595959555555555555555555555559595959596969696969E96969696",
      INIT_05 => X"9E9E9E9E9E9E9E9E969E9E9E9E9E9E9E9E9E9E9EDE9E9E9E9696555596555555",
      INIT_06 => X"9E5E27EEFFB956B9FFD49E9EDCFF0A56A5FF6F9EDE56A8FF769EF0FF93155E9E",
      INIT_07 => X"7676F027272727A5FFC279FFBF79272727A82EFF0ADE6FDCFFFF1D9E64FFC25E",
      INIT_08 => X"F1C279686F6F27E782FF1CE72727E7C2FF93E7271CFF6568272F27CAFFB7F0A8",
      INIT_09 => X"686868686F6F68686F6868686868686868686868686868686868686868686827",
      INIT_0A => X"2027272727272727272727272727272727272727272727202820272727272868",
      INIT_0B => X"79703030DD00000000000000000000413930307979838BD5DEE7E727272727E7",
      INIT_0C => X"6868686868686868686868286868686828686868282828282828282827DED58B",
      INIT_0D => X"2F2F282868686868A8A868A8A8A8B0A8A8B0A8A8B0B068A86870686868686868",
      INIT_0E => X"E7E7E7E7E7E7E7E7E7E7E7E7E7E79FE7A7E7E7A7E7E7A7E7E7E7E7E7E7272720",
      INIT_0F => X"68686868686868686868686F68272027272720272727272727272727E7E727E7",
      INIT_10 => X"276767676F67676F6F6868686F686868686868A868A8A8A8A8A8A8A8A8A8A8A8",
      INIT_11 => X"676F6F6F67676F68676F676F6767276727272727272727272727272727272727",
      INIT_12 => X"DEDEDEDEDEDEDE1E26DEE6E6E62726272627272727272727676767676F676F27",
      INIT_13 => X"1E95959595959595959595959595959596959596D6D6D696DEDEDEDEDEDEDEDE",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"95959595959555554D4D4C4D4C4C4C4C4C0C0C0C0C0C4C4D0C4C4D4C4D4C0C95",
      INIT_21 => X"040C0C0C0C0C4C4C4C4D4D4D4D4D4D4D554D4D55959595959595959595959595",
      INIT_22 => X"9595959595959595959595559595955555954D4D4D4C4C4C4C4C0C0C0C0C0C0C",
      INIT_23 => X"9E9E96969595969696969596959595959595959696969E9595DE95959E959595",
      INIT_24 => X"5595959595969555555555555555555595959595959695969696969E959E9E96",
      INIT_25 => X"9E969E9E9E9E9E9E9E9E9E9E9E9E9E9E9E9E9E9E9E969E969696969696555555",
      INIT_26 => X"E7E75E79FFED9E79FFD49E9EDCFF0B567AFF0B559E55DCFF4ACCF0FF5315569E",
      INIT_27 => X"F0F0276F2727B0EEFFC25CFF532768686F2782FF2E6727E7A5FF1CDFDC6527DF",
      INIT_28 => X"67272768686F6827C2FF1C276F6F270AFFDC27F0FFBFF12768A8682F65FF936F",
      INIT_29 => X"686868686F686868686868686868686868686868686868686868676868686868",
      INIT_2A => X"E7E7272720272727272727272727272727272727272727282728272F272F2F2F",
      INIT_2B => X"4279303030A400000000000000008B79303079428B94D5DEE727272727E7E727",
      INIT_2C => X"68686868686868686868682F682F28282828286828282868282828282827DD8C",
      INIT_2D => X"2828286868686868A8A8A8A8A8B0B06868A8B0A8A8B0A8A86870686868686868",
      INIT_2E => X"E7E7E7E7E7E7E7E7E7E7E7E7E7E7E7E7E7E7E7E7E7E7E7E7E7E7E7E7E7272020",
      INIT_2F => X"A868686868686868686868686F272727272728272727272727272727E7E7E7E7",
      INIT_30 => X"6767686F6F6F6F6F6868686F686868A8A8A8A8A8A8A8A8A8A8A868A8A8A8A868",
      INIT_31 => X"6F6F6F6F6F6F6F6767676767676F27676727272727272F27272727272727272F",
      INIT_32 => X"DEDEDEDE1EDE1E1E1EDE26262726272727272727272767676767676F6F676767",
      INIT_33 => X"1E959595959595959595959595959695959596DEDEDEDEDEDEDEDEDEDEDEDEDE",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"95959595959555554C4C4C4C4C4D4C4C4C0C0C0C4C4C4D4C4D4D4D4C4D4D4C95",
      INIT_41 => X"0C040C0C0C0C4D4C4C4C4C4D4D4D4D5555559595959595959595959595959595",
      INIT_42 => X"9595959595959595959555959595955595554D4C4C4C4C4C4C0C0C0C0C0C040C",
      INIT_43 => X"969E96969696959695959595959595959595969696959E959596959595959595",
      INIT_44 => X"9695959595959695959555555595559595959595959595969696959E969E9E96",
      INIT_45 => X"9E96969E9E96969E969EDE9E9E9E9E9EDE9E9E9E9E9E9E969696555596559596",
      INIT_46 => X"E7E79F68BFBF2779FFD49E9EDCFF0A56E77676DE5567FFBF270DF0FF9315569E",
      INIT_47 => X"27A8790A9365BFFF2EF076FF796F68686827F0FFFFF027E7C2FF1CDEE7E7E7E7",
      INIT_48 => X"68686868686F6F27C2FF1C276F6F2F0AFFD4E7C2FFEE686F6868A86F4BFF656F",
      INIT_49 => X"6F68686F68686868686868686868686868686868686868686868686868686F68",
      INIT_4A => X"E7E7E72720272727272727272727272727272727272727272F272F6F686F2F68",
      INIT_4B => X"837970307993000000000000099479303079428B94DD1EE72727E7E727E7E7E7",
      INIT_4C => X"68686868686868686868686F2F682868282828286868272F282868282827DED5",
      INIT_4D => X"282F6868686868686868B0B0B0A8A8B0B0A8B0B0B06870B0A868686868686868",
      INIT_4E => X"E7E7E7E7E7E7E7E7E7E7E7E7E7E7A7A7A7E7E7E7E7E7E7E7E7E7E7E727202828",
      INIT_4F => X"6868686868686868686868682F272727272727272727272727272727E7E7E7E7",
      INIT_50 => X"6F67676F68676F6868686F6F6FA8A86868A8A8A8A8A8A8A8A8A8A8A8A8A8A868",
      INIT_51 => X"6F676F6F6F676767672767676727676767272727272727272727272727272727",
      INIT_52 => X"DEDEDEDE1EE61E2627262726271E272727272767272767676767676F6F6F6F6F",
      INIT_53 => X"1E969595959595959595959595D6D6D6D6D696969EDEDEDEDEDEDEDEDEDEDEDE",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"959595959595554D4D4D4C4C4D4C4C4C4C4C4D4D4C4C4D4D4D4D4D4C4C4D4D95",
      INIT_61 => X"0C0C0C0C0C0C4C4C4D4D4D4D4D4D4D5555955595559595959595959595959595",
      INIT_62 => X"9595959595959595959595955555959555554D4D4D4C4C0C4C0C0C0C0C0C0C0C",
      INIT_63 => X"9E9696969E9596959695959595959595959696969E969E959695959595959595",
      INIT_64 => X"95959595959596559555959555955595959595959596969696969E9696969E9E",
      INIT_65 => X"9E969E9E9E9E9E9E9E9E9E9E9E9E9E9E9E9E9E9E9E9E96969655955596969596",
      INIT_66 => X"E7E7DF2776FF6F79FFD49E9EDCFF0A5E56C2FF79CD4BFFD41515F0FF5315559E",
      INIT_67 => X"0B76FFFFFFFF76DCF0F0B7FF316F6F686867A8BFFF3127E779FF1CDE27E6E7E7",
      INIT_68 => X"6868686F6F6F6F27C2FF1C276F6F270AFFD4E70BFFA56F6868A8A86F0AFFA527",
      INIT_69 => X"68686868686868686868686868686868686868686F686868686868686F686868",
      INIT_6A => X"E7E7E72727272727272727272727272727272727202827276F6F686F2F6F6868",
      INIT_6B => X"8B42793030305300000000499D79303079428C94DDDE272727272727272727E7",
      INIT_6C => X"686868686F2F2F686828686828682868282868282828282828282828282727D5",
      INIT_6D => X"6868686868686868687070B0B0B0B0B0B0B0B068687070686868686868686868",
      INIT_6E => X"E7E7E7E7E7E7E7E7E7E7E7E7E7E7A7A7E79FE7E7E7E7E7E7E7E7E7E727202868",
      INIT_6F => X"6868A8686868686868682F6F2F2727272727272727272727272727E7E7E7E7E7",
      INIT_70 => X"2767676F6868686868686F686F68A8686868A8A8A8A8B0A8A8A8A8A8A8A8A8A8",
      INIT_71 => X"676F6F6F6F6F6767676767272727272727272727272727272727272727272727",
      INIT_72 => X"DEDEDE1E1EE62627272627272627272727272767272767676F67676F6F6F6F6F",
      INIT_73 => X"1E95959595959595959595D6DEDED6DEDEDE9696DEDEDEDEDEDEDEDEDEDEDEDE",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => dina(8),
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => doutb_array(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => doutb_array(8),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(67),
      ENBWREN => enb_array(67),
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => enb,
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__32\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00020000"
    )
        port map (
      I0 => addra(12),
      I1 => addra(13),
      I2 => addra(14),
      I3 => addra(15),
      I4 => \addra_12__s_net_1\,
      O => ena_array(67)
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__32\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00020000"
    )
        port map (
      I0 => addrb(12),
      I1 => addrb(13),
      I2 => addrb(14),
      I3 => addrb(15),
      I4 => \addrb_12__s_net_1\,
      O => enb_array(67)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vga_ram_blk_mem_gen_prim_wrapper_init__parameterized67\ is
  port (
    doutb_array : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC;
    enb_0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vga_ram_blk_mem_gen_prim_wrapper_init__parameterized67\ : entity is "blk_mem_gen_prim_wrapper_init";
end \vga_ram_blk_mem_gen_prim_wrapper_init__parameterized67\;

architecture STRUCTURE of \vga_ram_blk_mem_gen_prim_wrapper_init__parameterized67\ is
  signal ena_array : STD_LOGIC_VECTOR ( 68 to 68 );
  signal enb_array : STD_LOGIC_VECTOR ( 68 to 68 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "INDEPENDENT";
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"D7F7FE401ECE6738000000000000000000000000000000000000000000000000",
      INITP_01 => X"FFFFFFA00000003FFFFFFFFFFFFFFFFE02100F3E3FFFFFFFFFFFFFFFFF5FCBFC",
      INITP_02 => X"00000000000000000000000000000000800000007BFFFFFFFFFFFFFFFFFFFFFF",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"FF1FDE4208CE3C38000000000000000000000000000000000000000000000000",
      INITP_05 => X"FFFFFF000000001FFFFFFFFFFFFFFFFF02201F7FE7FFFFFFFFFFFFFFFF5FFFF6",
      INITP_06 => X"00000000000000000000000000000000800000007BFFFFFFFFFFFFFFFFFFFFFF",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"FF9BDA4628CE3C38000000000000000000000000000000000000000000000000",
      INITP_09 => X"FFFFFE00000003DFFFFFFFFFE37FFFFF00403FBFFFFFFFFFFFFFFFFFFEDFF5EE",
      INITP_0A => X"00000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFF",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"DFFFEE4E70CE0C38000000000000000000000000000000000000000000000000",
      INITP_0D => X"FFFFFE00000003FFFBFFFEFEBEDFFFFF818077F7FFFFFFFFFFFFFFFFFBDFFBDA",
      INITP_0E => X"0000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"95959595959555554D4C4D4C4D4C4C0C0C4C4C4D4C4D4D4D4D4D4C4C4D4D4D95",
      INIT_01 => X"0C0C0C0C0C0C0C4C4D4C4D4D4D55554D55555555959595959595959595959596",
      INIT_02 => X"95959595954D959595959595959595555555554D4D4C4C4C4C0C0C0C0C0C0C0C",
      INIT_03 => X"9E9E9E9695959E96959695959595959595969696969695DE9695959596959595",
      INIT_04 => X"959696969596959555959555959595959595959695959696969E9E969E969E9E",
      INIT_05 => X"9E96969E9E96DE9E9E9E969E9E9E9E9E9E9E9E969E9E96959656555595959696",
      INIT_06 => X"E7DFDF67BFBF2779FFD49E9EDCFF0A569E27BFA5DE76FFA81555F0FF4B159E9E",
      INIT_07 => X"FFFF654B82F0A82F27A876FF796F68686867F0FFFFF027E779FF1CE7E7E7E7E7",
      INIT_08 => X"6868686F6F6F6F27C2FF1C276F6F270AFFDCE7C2FFEE6868A86FA8274BFF1CC2",
      INIT_09 => X"68686868686868686868686868686868686868686868686868686F6F686F6F68",
      INIT_0A => X"E7E72727272727272727272727272727272727272720272F6F6F682F6F6F6F6F",
      INIT_0B => X"948379703079390000004ADD7930797A438CD5DE27272727E7E72727272727E7",
      INIT_0C => X"68686868682F68686828686868686828286868282828682828282828282827DE",
      INIT_0D => X"68686868686870706870A8A8A8B0B0A8B0B0B06868B068686868686868686868",
      INIT_0E => X"E7E7E7E7E7E7E7E7E7E7E7E7E7E79F9E9FA7E7E7E7E7E7E7E7E7282727202868",
      INIT_0F => X"68A868686868686868682F2F6F202727272727272727272727E727E7E7E7E7E7",
      INIT_10 => X"2767676768686F68686F6F6FA868A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_11 => X"676F6F6F6F6F676F676727676767272727272727272727272727272727272727",
      INIT_12 => X"DE1E1E1E1EE62626272727272727272727272767676767676F6F6F676F6F6F67",
      INIT_13 => X"1E95D5D6D5D69595959595D6D6DE95DEDEDEDEDEDEDEDEDEDEDEDEDEDEDEDEDE",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"95959595959555554C4D4C4C4C4C4C4C4D4C4C4C4C4C4D4D4D4D4D4C4D4D4DD6",
      INIT_21 => X"040C0C0C0C0C0C4C4D4D4D4D5555559595555595959595959595959595959596",
      INIT_22 => X"95959595959595959595959595959595554D4D4D0C4C4D4C0C0C0C040C040C0C",
      INIT_23 => X"969E9E95959596959596959595959695959E95959E96DEDE9696D69595969595",
      INIT_24 => X"95969595959595959595955595959595959596969695969E959E969E96969E9E",
      INIT_25 => X"56969E9E9E9E9E9E9E969E9E9E9E9E9E9E9E9E9E9E9E9E969696555595959595",
      INIT_26 => X"DFE79E79FFED9E79FFD49E9EDCFF0B569E56D3FFDCFFA5555E55F0FF4B159E5E",
      INIT_27 => X"FF93272F6F6F6FA88239A5FF9327686F682782FF2E2727E779FF1CDE1CA527DE",
      INIT_28 => X"6868686F6F686F2782FF1C276868270AFFD427F0FFBFF02FA8686F2F65FF4B64",
      INIT_29 => X"686868686868686868686868686F686868686F686868686F67686F6F686F6868",
      INIT_2A => X"272727E7E7272727272727272727272727272727272020686F6F6F6868686868",
      INIT_2B => X"D58B7A793030E601004AE6793079428B94DDDE2727272727E727272727272727",
      INIT_2C => X"6868682F2F286868686828686828686828686828282828286828282828282726",
      INIT_2D => X"68686868687070707070B0B068A8B0A8A8A8A868686868686868686868686868",
      INIT_2E => X"E7E7E7E7E7E7E7E7E7E7E7E7E7A7A7A79EA7E7E7E7E7E7E7E7E7E72028202868",
      INIT_2F => X"A8686F68686868686868682F2F2727272727272727272727E7E7E7E7E7E7E7E7",
      INIT_30 => X"2F67676F6F68686F6F6F6F68686868A8A8A8A8A8A8A8A8A8A8A8A8B0A8A8A868",
      INIT_31 => X"676F6F6F6F676F6F27272727272727672727272727272727272727272727272F",
      INIT_32 => X"DE1E1E261EDE26262727272727272727272727676767676F6F6F676F6F6F6767",
      INIT_33 => X"1E95D5D5D5959595959695D6DE95969696DEDEDEDEDEDEDEDEDEDEDEDEDEDEDE",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"959595959555554D4C4D4C4C4D4C0C4C4D4C4C4D4C4D4D4D4D4D4D4D4D4D4DD5",
      INIT_41 => X"0C0C0C0C0C0C4C4D4D4D4D4D4D55555595959595959595959595959595959595",
      INIT_42 => X"959595959595959595959595959595954D4D4D4D0C4C0C4C4C0C0C4C0C0C0C0C",
      INIT_43 => X"9E959E9595959595959695959595959E959E9E959596DE969696969595959595",
      INIT_44 => X"959696959595959595959595955595959595969696969E9E9E9E9E9EDE9E9E9E",
      INIT_45 => X"969696969E9E9E9E9E9E9E9E9E9E9E9E9E9E9E9E969695959695555595959696",
      INIT_46 => X"9E9E27EEFF8256B9FFD49E9ED4FF0A569E56A8FFFFFF39159E15F0FF4B15569E",
      INIT_47 => X"FF93276F6F2F6F94FF5D79FFB779272727A8EDFF0AE727DE79FF1C9E1CFF0A5E",
      INIT_48 => X"686F6F6F682726E60AFF1C276868270AFFDC276F1CFF656F276F27C2FFBFF01C",
      INIT_49 => X"6868686868686868686868686F6F686868686868686F68686868686F6F6F6868",
      INIT_4A => X"27272727272727272F2F272727282727272727272720282F6F686F6F6868686F",
      INIT_4B => X"DED48279303079EE09E5793079428B94DEDE27272727272727E7272727272727",
      INIT_4C => X"272FB0393139B027E72068686828686828286868286828286828282828282727",
      INIT_4D => X"686868686868282868686868686868686868682828282868686868686868682F",
      INIT_4E => X"E7E7E7E7E7E7E7E7E7E7E7E7E7E7E7E7A7A7E7E7E7E727272727E72F28286868",
      INIT_4F => X"68686868686868686F682F272027272727272720272727E7E7E7E7E7E7E7E7E7",
      INIT_50 => X"676F6F6F6F6F6F6F68686868A8A86F68A8A868A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_51 => X"6767676F6F6F67676F2727272727272727272727272727272727272727272767",
      INIT_52 => X"DE1E1E261E1E262726272727272727272727276767676F6F6F676F6F676F6F6F",
      INIT_53 => X"DE959595D6D69596969596D696DE969595DEDEDEDEDEDEDEDEDEDEDEDEDEDEDE",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"95959595555555554D4C4C4D4C4C0C4C4D4C4C4C4C4D4D4C4D4D4D4D4D4D4DD5",
      INIT_61 => X"0C0C0C4C4C0C4D4D554D4D4D4D55559555959595959595959595959595959595",
      INIT_62 => X"959595959595959595959595959555554C4C4C4C4C4C4C0C0C0C0C0C0C040C0C",
      INIT_63 => X"9E95959E9595959595959595959595959E9E9E9E9EDEDE959595969E95959595",
      INIT_64 => X"9595959E9595959595959595959595959596969596969E969E9E9EDE9E9E9E9E",
      INIT_65 => X"96969E9E9E9EDE9E9E9E9E9E9E9E9E9EDE9E9E9E969595969695959695969595",
      INIT_66 => X"C20B36FF65DF9EBAFFDC9F9EDCFF0A569E9E5564FF2E56569E15F0FF9315569E",
      INIT_67 => X"BFFFA5534B942EFF76F1274BFFFFDC0A93B7FF65272727E77AFF5C9E6F36FF1C",
      INIT_68 => X"6F6F6F6F6F820A93BFFF82276F68270BFFDC6868A8A5FF36934B65FFFFC22779",
      INIT_69 => X"6868686868686868686868686868A868686F6F68686F6868686F6F6F6F68686F",
      INIT_6A => X"27272727272727272F2F272727272727272727272727272F6F2F6F6868686F68",
      INIT_6B => X"1ED58B79703030E5DD793079428B94DEE6272727E727272727272727E7272727",
      INIT_6C => X"94EDB7FFFFFFB7ED53F1E7286868286828282868682868282828682828282827",
      INIT_6D => X"686868A868790B0B0B0B0B0B0B0B0B0B0B0B0B0B0B0B0B396868686868282F39",
      INIT_6E => X"E7E7E7E7E7E7E7E7E7E7E7E7E7E7E7E7E7E7E7E7E7E727272727282828286868",
      INIT_6F => X"68686868686F2F6F276F2F272027272727272727272727E7E7E7E7E7E7E7E7E7",
      INIT_70 => X"67676868686F6F6868A868A8A868686868A8A8A8A8A8A8A8A8A8A8A86868A868",
      INIT_71 => X"6F6F6F6767676767672727272727672727272727272727272727272727276F67",
      INIT_72 => X"1E1E1E1E262727262627272727272727676727676F6F676767676F6F6F6F6F6F",
      INIT_73 => X"DE959595D6DED5D69696DEDE9696DE96DEDEDEDEDEDEDEDEDEDEDEDEDEDEDEDE",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => dina(8),
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => doutb_array(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => doutb_array(8),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(68),
      ENBWREN => enb_array(68),
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => enb,
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__120\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00020000"
    )
        port map (
      I0 => addra(13),
      I1 => addra(12),
      I2 => addra(14),
      I3 => addra(15),
      I4 => ena,
      O => ena_array(68)
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__120\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00020000"
    )
        port map (
      I0 => addrb(13),
      I1 => addrb(12),
      I2 => addrb(14),
      I3 => addrb(15),
      I4 => enb_0,
      O => enb_array(68)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vga_ram_blk_mem_gen_prim_wrapper_init__parameterized68\ is
  port (
    doutb_array : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    \addra_12__s_port_\ : in STD_LOGIC;
    \addrb_12__s_port_\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vga_ram_blk_mem_gen_prim_wrapper_init__parameterized68\ : entity is "blk_mem_gen_prim_wrapper_init";
end \vga_ram_blk_mem_gen_prim_wrapper_init__parameterized68\;

architecture STRUCTURE of \vga_ram_blk_mem_gen_prim_wrapper_init__parameterized68\ is
  signal \addra_12__s_net_1\ : STD_LOGIC;
  signal \addrb_12__s_net_1\ : STD_LOGIC;
  signal ena_array : STD_LOGIC_VECTOR ( 69 to 69 );
  signal enb_array : STD_LOGIC_VECTOR ( 69 to 69 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "INDEPENDENT";
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
  \addra_12__s_net_1\ <= \addra_12__s_port_\;
  \addrb_12__s_net_1\ <= \addrb_12__s_port_\;
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"3FF3FE67F0CC1830000000000000000000000000000000000000000000000000",
      INITP_01 => X"FFFFFC00000003FFFFFFFFFFFFFFFFFF8000FBFFFFFFFFFFFFFFFFFFFBFEFFE7",
      INITP_02 => X"0000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"1C7E4061E0100000000000000000000000000000000000000000000000000000",
      INITP_05 => X"FFFFF900000007FFFFFFFFFBFFEFFFFF8003FFFFFFFFFFFFF801FFFFFDFFFFE0",
      INITP_06 => X"0000000000000000000000000000000080000000FFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"00FF802000100000000000000000000000000000000000000000000000000000",
      INITP_09 => X"FFFFF90000000FFFFBFFFEFFBFF7FFFFC007FF7FFFFFFFFFFC01FFFFFFFFFE00",
      INITP_0A => X"0000000000000000000000000000000080000007FFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"007F001080000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"FFFFF80000002FFFFFFFF6EFBEBDFFFFC007F7C9FFFFFFFFFC01FFFFFFFFFE00",
      INITP_0E => X"000000000000000000000000000000008000009FBFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"959595959555554D4C4C4C4C4C4D0C4C4C4D4D4D4D4D4D4D4D4D4D4D554D4DDE",
      INIT_01 => X"0C0C4C4C4C4C4D4D4C4D55555555559595559595959595959595959595959595",
      INIT_02 => X"959595959595959595959595555555554D4D4C4C4C4C4C0C0C0C0C0C0C0C0C0C",
      INIT_03 => X"9E9E95959595959595959595959595959E9EDE9EDE9695959596D69595959595",
      INIT_04 => X"959595959595959595959595559595959596959696969E969E9E9E9EDE9E9E9E",
      INIT_05 => X"9E9E9E9E9E9E9E9E9E9E9E9E9EDEDEDEDE9EDE9E9E9696969695969595969595",
      INIT_06 => X"FFFF760AE7DF9E79364B9E964B2E82559E9E15F02E8215555555A82EC2159E96",
      INIT_07 => X"391CB6FFFFFF76DCF06F686F82A5FFFFFF764B67272727E7313693DEDE6FDCBF",
      INIT_08 => X"6F6F6F686FA5FFFF774B6F6868686FC236536FA868A85376FFFFFEA579276F6F",
      INIT_09 => X"686868686868686868686868686F686868686F6F6868686F6F686F686F6F6F6F",
      INIT_0A => X"272727272727272727272727272727272727272727276F6F6F682F6F6F68682F",
      INIT_0B => X"27DD8C4279303030303079428B94DEE62727272727E727272727272727272727",
      INIT_0C => X"FFFFFFFFFFFFFFFFFFBF9320206828286868686828282828282828282F282827",
      INIT_0D => X"686868A86894FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF942F6868682F68DCFF",
      INIT_0E => X"E7E7E7E7E7E7E7E7E7E7E7E7E7E7E7E7E7E7E7E7E7E727272F27282F28686868",
      INIT_0F => X"6868686868686F2F2F27272727272727272727272727E7E7E7E7E7E7E7E7E7E7",
      INIT_10 => X"676F68686F6F6F6F6F6868A8A8A868A8A8A8A8A8A8A8A8A8A868A8A868686868",
      INIT_11 => X"6767672767676767676727272727272727272727272727272727272727272767",
      INIT_12 => X"1E1E1E26272726262627272727272727676767676F676F676F6F6F6F6F676767",
      INIT_13 => X"DE959595D5D5DEDED695DDDDDEDDDE96D69596DEDEDEDEDEDEDEDEDEDEDEDEDE",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"9595959555554D554D4C4C4D4C4C0C4C4C4C4D4D4D4D4D4D4D4D554D4D5555D6",
      INIT_21 => X"0C0C0C4C4C4D4D4D4D4D55555595959595959595959595959595959595959595",
      INIT_22 => X"959596959595959595959595559595554D4D4C4C4C4C4C4C0C0C0C040C0C0C0C",
      INIT_23 => X"959E9E959596959595959595959595959595DEDEDED695DE959E959595959595",
      INIT_24 => X"959595959595969695959595959595959596959E9E9696969E9E9E9EDE969696",
      INIT_25 => X"9E9E969E9E9E9E9E9E9E9E9EDE9EDEDE9E9E969E969696959595969595969696",
      INIT_26 => X"A8B14B135C9C9C9C9C9C9C38DFDEDE9E9E9E9E555656559655569E5556569E96",
      INIT_27 => X"9C5BE46D6D6DE45B79B168686F6FF03039935B9C9C9C9C9C9C9C28DEE7DE9E27",
      INIT_28 => X"6F6F6F6F6FF031F0A827686F6868A8A8A8A8A8A8A8A868146D6D245B5B9B9B9C",
      INIT_29 => X"2F686868B12F9CA4A49C9CA4A49CEE26686F6F6868686F686F6F6868286F6F6F",
      INIT_2A => X"2727272727272727272F27272727202727272020686F6F6F276F6F6F68686868",
      INIT_2B => X"27DED483793030303079428CD5DE272727272727272727272727272727272727",
      INIT_2C => X"FFFFBF362E36FFFFFFFFFF656828282828282868282828282828282828686827",
      INIT_2D => X"686868B02F0BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDC2F68682FB0EEFFFF",
      INIT_2E => X"E7E7E7E7E7E7E7E7E7E7E7E7E7E7E7E7E7E7E7E7E72727272828282868686868",
      INIT_2F => X"68686868686F6F2F27202027272727272727272727E7E727E7E7E7E7E7E7E7E7",
      INIT_30 => X"6760606F6F6F6F6F6F68686868A8686868A8A8A8A8A8A86868A8A86868686868",
      INIT_31 => X"676F67676727672727272727272727272727272727272727272727276767676F",
      INIT_32 => X"1E1E2627262727272727272727272727676F6F67676F6F67676F6F6F6F676767",
      INIT_33 => X"1ED6D5D6D6D5D5D5DDDD9D9DDDDDDEDEDEDEDEDEDEDEDEDEDEDEDEDEDEDEDEDE",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"95959555554D4D4D4D4D4C4C4C4D4D4C4C4D4D4D4D5555554D4D554D4D9555D5",
      INIT_41 => X"0C0C0C4C4D4D4C4D5555954D5595555595959595959595959595959595959595",
      INIT_42 => X"9595959596959595959595955555554D4D4C4C4C4C4D4C4C0C0C0C0C0C0C0C0C",
      INIT_43 => X"95959595959E9E9596969595959595959596969E9E9695969595959595959595",
      INIT_44 => X"96959595969595959595955595959595969E9E959596969E9EDE9595969696DE",
      INIT_45 => X"9E96969E9E9E9E9E9E9E9E9E9EDEDE9E9E9E9E96969595959696959595969596",
      INIT_46 => X"E79D5200000000000000004AE09E9E9E9E9E9E5656569E569E55565555969E96",
      INIT_47 => X"000000000000000093B1686F6F686768265B000000000000009C27E7E6E7DEDE",
      INIT_48 => X"686F686F6F6F6F6F6F6F686868A8686868A8A8A8A8A8B0CB0000000000000000",
      INIT_49 => X"68686868B1E500000000000000004A66A8686F6F686F6F686F68686F686F6F6F",
      INIT_4A => X"27272727272727272727272727272727272727272F6F2F68686F686F68686868",
      INIT_4B => X"6726D58B4271307079428CD5DE2727272727272727272727E727272727272727",
      INIT_4C => X"2ECAB0686868F193B7FFFFFF6520282828282828282828272828682F272F2F68",
      INIT_4D => X"68A8A8A868823636362E3636362E2E2E2E2E2E2E76FFFF1D276828A82EFFFFFF",
      INIT_4E => X"E7E7DFE7E7E7E7E7E7E7E7E7E7E7E7E7E7E7E7E72727282F2828286868686868",
      INIT_4F => X"68686F682F2F272727272727272727272727272727E7E727E7E7E7E7DFE7E7E7",
      INIT_50 => X"6F676868686868686868686868A8A8A8A8A8A868A868A86868A8686868686868",
      INIT_51 => X"6F6F676F27272727272727272727272727272727272727272727272767676767",
      INIT_52 => X"1E1E262627272727272727272727272767676767676F6F6F6F67676F6F676767",
      INIT_53 => X"1EDED6D6D6D6D5DEDDDD9D9DDEDEDEDEDEDEDEDEDEDEDEDEDEDEDEDEDE1E1E1E",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"95959595554D4D4D4D4C4C4D4D4D4D4D4D4D4C4D55555595554D4D4D4D4D55D5",
      INIT_61 => X"0C0C4D4D4D4D555595959555554D9595959595959595D5D59595959595959595",
      INIT_62 => X"95959595959595959595955595954D4D4D4C4D4C4C4C0C4C0C0C0C0C0C0C0C0C",
      INIT_63 => X"DE95959595959595959595959595959595DE9E9E9E9E96969595959595959595",
      INIT_64 => X"9E96969595969595959595959596959696969696969E959EDEDE95DEDE96DE96",
      INIT_65 => X"9E9E9E969E9E9E9E9E9EDEDEDEDEDEDE9E9E9696969695959695959695969696",
      INIT_66 => X"277A00000000000000000031E79E9E9E9E9E565656565596565E565596969E9E",
      INIT_67 => X"0000000000000000EDB0A8A8686F6F68830000000000000000008B27E7DEE7E7",
      INIT_68 => X"6F6F6F6F6F6F6F6F686868686868A8A868A86868A8A8B1D40000000000000000",
      INIT_69 => X"68686868B1E60000000000000000526668686F6F6F6F68686868686F6F6F6F6F",
      INIT_6A => X"27272727272727272727272728272727202727682F2F686F686F686868686868",
      INIT_6B => X"2727DD9442797979828BD5DEE727272727272727E72727272727E7E727E7E727",
      INIT_6C => X"6FE72728682F27E7B1EEFFFFFF53E72828272828282728272828282828206F68",
      INIT_6D => X"68A8A8A8A8A8B0B0B0B0A8B0B0A8A8A8A8A86868C2FFFF65272F271CFFFFFFDC",
      INIT_6E => X"E7E7E7E7E7DEE7E79FE7E7E7E7E7E7E7E7E727E7272727282828686868686868",
      INIT_6F => X"6F6F272F6F27272727272827272727272727272727E7E7E7E7E7E7DFE7E7E7E7",
      INIT_70 => X"67676F6F686868686868A86868A8A8A868A8A8A8A868686868686868686F6F6F",
      INIT_71 => X"676767272F272727672727272727272727272727272727272727276F67676767",
      INIT_72 => X"27DE1E1E26272727272727276727276767676F67676767676F6F6F676F676767",
      INIT_73 => X"1ED5D5D6D6DED6D5DDDD9DDEDDDEDEDEDEDEDEDEDEDEDEDE1EDEDE1E1E1E1E26",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => dina(8),
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => doutb_array(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => doutb_array(8),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(69),
      ENBWREN => enb_array(69),
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => enb,
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__33\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00020000"
    )
        port map (
      I0 => addra(13),
      I1 => addra(12),
      I2 => addra(14),
      I3 => addra(15),
      I4 => \addra_12__s_net_1\,
      O => ena_array(69)
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__33\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00020000"
    )
        port map (
      I0 => addrb(13),
      I1 => addrb(12),
      I2 => addrb(14),
      I3 => addrb(15),
      I4 => \addrb_12__s_net_1\,
      O => enb_array(69)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vga_ram_blk_mem_gen_prim_wrapper_init__parameterized69\ is
  port (
    doutb_array : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC;
    enb_0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vga_ram_blk_mem_gen_prim_wrapper_init__parameterized69\ : entity is "blk_mem_gen_prim_wrapper_init";
end \vga_ram_blk_mem_gen_prim_wrapper_init__parameterized69\;

architecture STRUCTURE of \vga_ram_blk_mem_gen_prim_wrapper_init__parameterized69\ is
  signal ena_array : STD_LOGIC_VECTOR ( 70 to 70 );
  signal enb_array : STD_LOGIC_VECTOR ( 70 to 70 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "INDEPENDENT";
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"007F8030C0000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"FFFFE00000003FFFFFFFF6DDFF7FFFFFE01FFFD8FFFFFFFFFC01FFFFFFFFFE00",
      INITP_02 => X"000000000000000000000000000000008000007FFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"403F802000200000000000000000000000000000000000000000000000000000",
      INITP_05 => X"FFFFE0000000FFFFFFFFF6DFFF9EFFFFE07FFFDFFFFFFFFFF801FFFFFFFFFE00",
      INITP_06 => X"000000000000000000000000000000008000003FFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"007F000000200000000000000000000000000000000000000000000000000000",
      INITP_09 => X"FFFFA00000007FFFFFFFFFBDFFFFFFFFF07F8F5FFFFFFFFFF801FFFFFFFFFE00",
      INITP_0A => X"000000000000000000000000000000008000007FFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"E03E000900000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"FFEE10000001FFFFFFFFFFFBFFDFFFFFFDFF8FFFFFFFFFFFF801FFFFFFFFFFFF",
      INITP_0E => X"00000000000000000000000000000000800001FFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"959595554D554D4D4D4D4D4D4C4C4C4C4D4D4D554D4D55554D4D55554D4D4DD6",
      INIT_01 => X"4C4C4C4D554D554D555555959595959595959595D5D5D595959595959595D595",
      INIT_02 => X"9595959595959595959595959555554D554C4D4C4C4C4C4C0C0C0C0C0C0C0C0C",
      INIT_03 => X"DE96959595959595959595959595959595969E959E9696959595959595959595",
      INIT_04 => X"969696969595959555959595959696969696969E9E969E9E9E9EDEDED6DEDE95",
      INIT_05 => X"969E9E96969E9E9E9E9EDEDEDE9EDEDE969E9696959695959555959595969695",
      INIT_06 => X"289D000000000000000053959F9E9E9E96559E55569E5655565555969696969E",
      INIT_07 => X"0009000000000000091DB0A8686868B1E5000000000000000000E628DEE7E7E7",
      INIT_08 => X"6F6F6F6F6F6F6F6F6F6868686868A86868A8A8A8A8A8B1D40000000000000000",
      INIT_09 => X"68686868B1E600000000000000005226686F6F6F6F6F68686F6F6F6F6F6F6F6F",
      INIT_0A => X"27272727272F272F272727276F272F2727272F2F2F2F6F6F2F686F6F6F686868",
      INIT_0B => X"2F271ED58B4242438CD5DE272727272727272727272727272727E72727E7E7E7",
      INIT_0C => X"272F2F6F686F6828E7B076FFFFBFF12727272828282728282828282828272F68",
      INIT_0D => X"68A8A8A8B0A8A868A8A868A8686868686868682F7AFFFFA52F2779FFFFFF1C27",
      INIT_0E => X"E7DFE7DEE7E7E7E7E7E7E7E7E7E7E7E7E7E72727272727282828686868A8A868",
      INIT_0F => X"6F6F6F27272728272727272727272727272727E7E7E7E7E7E7E7E7E7E7E7DFE7",
      INIT_10 => X"68676F68686F68686F6F6F6868A8A86868A8A8A8A868686868A868686F6F6F6F",
      INIT_11 => X"6727272727272727272727272727272727272727272727272727276767676F68",
      INIT_12 => X"26261E261E2727272727676727272767676F6F676F6767676F27676767276767",
      INIT_13 => X"1ED5DED6D6DEDED5DDDDDEDEDDDEDEDEDEDEDEDEDEDEDEDEDE1E1E2626261E26",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"95959555554D4D4D4C4D4D4D4C4D4C4C4D4D4D55555595555555554D954D95D5",
      INIT_21 => X"4C4C4D4D4D4D555555955595959595959595959595D5D5D595D5D595D695D595",
      INIT_22 => X"9595959595959595959595955595554D4D4D4D4C4C4C4C4C0C4C0C0C0C0C0C4C",
      INIT_23 => X"DE9695959595959595959595959595DE969596DE9696DE959595959595959595",
      INIT_24 => X"9E9695969595959595959596969596969E9E9E969E9E9E9E9E9E9EDE95DEDEDE",
      INIT_25 => X"9E9E9E9E9E9E9E9E9E9EDE9E9EDE9E9E9E969696959695955595959696969696",
      INIT_26 => X"E7F7000000000000000038E09E9E9E9696969E5655555656965555969696969E",
      INIT_27 => X"003F0900000000000070F168686F6FB13700000000000000000038E7E7E6E7E6",
      INIT_28 => X"6F6F6F6F6F6F686F68A86868686868A86868A8A8AFA8B0CB0000000000000000",
      INIT_29 => X"6F686868B12600000000000000005267686F6F6F6F6868686F6F68676F6F6F68",
      INIT_2A => X"2727272727272727272727272727272727272F2F276F6F68686F6F6868686868",
      INIT_2B => X"272727DED48B8B8CD51E27272727272727272727272727272727E72727272727",
      INIT_2C => X"2F2F6868282768282FE7C2FFFFFFDCE7282828282828282728282F2828282827",
      INIT_2D => X"A8A8B0B0A8A8A8A8A8A8B0A8A868A8686868682839FFFFEE6827A5FFFF76A828",
      INIT_2E => X"E7DFDFE7E7E7E7E7E7E7E7E7E7E7E7E7272727272F27286F2F68686868A8A8A8",
      INIT_2F => X"6F686F2F272727272727272727272727272727E7E7E7E7E7E7E7E7E7E7E7E7E7",
      INIT_30 => X"68686868686F686868686868A86868A868A8A86868686868686F6F686F6F686F",
      INIT_31 => X"2727672727272727272727272727272727272727272727272727276767676767",
      INIT_32 => X"26272627272727272767676727672767676F6F6F6767676F6F6767676F276767",
      INIT_33 => X"1ED6D6DED6DEDEDEDEDDDED6DEDEDEDEDEDEDEDEDEDEDEDEDEDE1E1E1E1E2626",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"9595554D4D4D4D4D4D4D4D4D4C4C4C4D4D554D5555555555555555558D954CD5",
      INIT_41 => X"4C4D4D4D4D4D955595559595959595959595959595D6D5D5D5D6D5D5D5959595",
      INIT_42 => X"9595969595959595959595955555554D4D4D4D4C4C4C4C4C4C0C0C4C0C4C4C4D",
      INIT_43 => X"959595959E95959595959595959595DEDE96DEDEDEDED6D69695959595959595",
      INIT_44 => X"969696959595959595959696969596969695959E9E9E9EDE959EDEDE96DE96DE",
      INIT_45 => X"9E9EDE9E9E9E9E9E969E9E9EDEDE9E9E9E969695959595959596969696969E96",
      INIT_46 => X"DE520000000000000000EFE79E9E9E96965596565555555555969696969E969E",
      INIT_47 => X"011DA400000000000041B1A8686F6F1E4A0000000000000000009CDEE7E7E7E7",
      INIT_48 => X"6F6F6F6F686F6F68686868686868686868A8A8A8A8A8B0D44900090909090909",
      INIT_49 => X"6F686868B1250000000000000000526668686F6F6F6F6F6F6868676F6F6F6F6F",
      INIT_4A => X"272727272727272727272727272727276F272F6F686F686F686F686868686F68",
      INIT_4B => X"282F271EDDD5D5DDDE2727272727272727E7E7E727272727E727E72727272727",
      INIT_4C => X"2F686820686827682F28282EFFFF366827282828282828282728282728282727",
      INIT_4D => X"B0B0B0A8A8A8B0B0B0B0A8A8A8A8A8686868682FF1FFFF2E2731FFFFFF53E768",
      INIT_4E => X"DEE7E7DFE7E7DFE7E7DFE7E7E7E7E7E7E727272827276868686868686868A8A8",
      INIT_4F => X"6F676F272F272727272727272727272727E727E7E7E7E7E7E7E7DFE7E7E7E7E7",
      INIT_50 => X"6F6F686F6F6F6868686F68686868A8A868A868686F686868686F68686F6F6F68",
      INIT_51 => X"2727272727272727272727272727272727272727272727272727276727676F6F",
      INIT_52 => X"2726262727272727276767676767676767676F67676767676F67676767676727",
      INIT_53 => X"1ED6DED6D5DEDEDEDEDEDEDEDEDEDEDEDEDEDEDEDEDEDEDEDE1E1E1E1E1E1E26",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"95955555554D4D4D4C4D4D4C4D4C4C4D4D4D555555555555955555954D954DD5",
      INIT_61 => X"4D4D4D5555954D9595959595959595959595D5D595D6DED6D5D5D5D6D6959595",
      INIT_62 => X"9595959595959595959595954D55554D4D4C4C4C4C4C4C4C4C0C0C0C0C4C4C4C",
      INIT_63 => X"9696959595959595959E9595959696D6DEDEDEDEDED6D5D69695959595959595",
      INIT_64 => X"969696959595959595969696969696969E959E9E9E9E9EDEDEDEDE96DEDEDE96",
      INIT_65 => X"9E969E969E969E9E9E96969EDE9EDEDE9E969596959595959595959596969E96",
      INIT_66 => X"7A0000000000000000098C9E9E9E969E565556565555559E9E9E969696969696",
      INIT_67 => X"5EA8780000000000009B67A86F67687000000000000000000000004327E7E728",
      INIT_68 => X"6F6F68B1B1B1B1B1B1B1B0A868A8B1B1B1B1B0F1B1B1B06F661D1D1E1D1E665E",
      INIT_69 => X"6F686868B126000000000000000052266868B1B1B1B0B0B16868686F6F6F6F6F",
      INIT_6A => X"27272727282828686868286868682727272F686871B171B1B171717170686868",
      INIT_6B => X"696868682827DE27272728282828282828E7E7E7272727282820282828282727",
      INIT_6C => X"6868682868682F282768E7DCFFFFBFF127286971682728282720276871717169",
      INIT_6D => X"B0B0B0A8B0B0A8A8A8A8A8A868A8686868686828B0BFFF76270BFFFFFF392768",
      INIT_6E => X"DFE7E7DFE79EDFE7E7E7DFE7E7E7E72727272F27272068686868686868A8A8A8",
      INIT_6F => X"2F2F272727202727272727E7272727E7E7E7E727E7E7E7E7E7DFE7DFE7DFDEE7",
      INIT_70 => X"676F6868686F6F6F68686F6868686868A8686868686F68686F6868686F2F686F",
      INIT_71 => X"272727272727272727272727272727272727272727276767272F272767676F6F",
      INIT_72 => X"1E272727272727672767676767676767676767676F67676767276F6767676767",
      INIT_73 => X"1E95DEDEDEDDDEDEDE96DEDEDEDEDEDEDEDEDEDEDEDEDE1E1E261E1E26261E1E",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => dina(8),
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => doutb_array(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => doutb_array(8),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(70),
      ENBWREN => enb_array(70),
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => enb,
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__81\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00080000"
    )
        port map (
      I0 => addra(12),
      I1 => addra(13),
      I2 => addra(14),
      I3 => addra(15),
      I4 => ena,
      O => ena_array(70)
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__81\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00080000"
    )
        port map (
      I0 => addrb(12),
      I1 => addrb(13),
      I2 => addrb(14),
      I3 => addrb(15),
      I4 => enb_0,
      O => enb_array(70)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vga_ram_blk_mem_gen_prim_wrapper_init__parameterized7\ is
  port (
    doutb_array : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC;
    enb_0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vga_ram_blk_mem_gen_prim_wrapper_init__parameterized7\ : entity is "blk_mem_gen_prim_wrapper_init";
end \vga_ram_blk_mem_gen_prim_wrapper_init__parameterized7\;

architecture STRUCTURE of \vga_ram_blk_mem_gen_prim_wrapper_init__parameterized7\ is
  signal ena_array : STD_LOGIC_VECTOR ( 8 to 8 );
  signal enb_array : STD_LOGIC_VECTOR ( 8 to 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "INDEPENDENT";
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"BCF00000001381C440F00C05C1CED81940973B087E1BE00000005204DC7FFF3C",
      INITP_01 => X"FFF00FFFFF8030807D620613006FFF001C0E0004000FFB987EDF07FE3F00C3FF",
      INITP_02 => X"00000000000000000000000000000000007C000787007FFFFFF1FFF03FC00003",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"18000000000581CC43E04C0001CF380141D436007C2A600000018D7B8C3FFE70",
      INITP_05 => X"FFF00DFFFF00100039B8001E5C05FF00008E0000003FFB8FFFFFC7803FFEC700",
      INITP_06 => X"00000000000000000000000000000000A01E0003F3F01FFFFFFFFFF01FC001C3",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"9C0707E00000810C47F0780001E1C000A3D83400060C60000003E207061FFEE3",
      INITP_09 => X"FFF807FFFE1019003BB8003E5E03EC4007C4100000FF80003FFE1E00300E7CFF",
      INITP_0A => X"00000000000000000000000000000000FE1E0000F87C1FFFFFFFFFF05FF007C1",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"1E078E3800000008C7F0F400007F0001E6E00C01000CE000000301D0229FFEC3",
      INITP_0D => X"FFFC03D9FF80388119780C7E1F0BE1A1FFE0000000FF02001F7E1C00000A0393",
      INITP_0E => X"000000000000000000000000000000007F8FF000F81E0787FFFFFFF1DFEC0FC3",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"2DF647FE6D6D47CFD059595959A1A1A1A1A1A1A158581710863DF56C6C24DB92",
      INIT_01 => X"3A323A3A3A3A3A3A3232323A32323A3ABA03142EE51C4CC2BAC382C2C24B65ED",
      INIT_02 => X"4FFEB6BEBF2DFF0748D0072DD4C20B4C0B030BC383433A3A3A3B7B7B3A3A3A3A",
      INIT_03 => X"3A4C1D5DEEE565EDFF3F0776EDBE76760F07BEFE76ED36FF48D0D0D010888888",
      INIT_04 => X"0C0BCBCB8383835495941DA62EBFFF00FF77EE5414C3CBCBCBCBCB0B4CC33AB1",
      INIT_05 => X"1D94CBC383433A3AFAFAFAFA3A3A7A3A3A7A3A3AF2F23A3A3A3A7A43CB0BC30C",
      INIT_06 => X"4888D1D9D1D1D1D0D18848BEEEEE2E76BF4788C8D0D1D1111111D08807BFED65",
      INIT_07 => X"2EEE2E77BEFE073FFFFFFFFF073F074888888888C8884800489088D1D1908848",
      INIT_08 => X"D5CC559DE69D5DE666662666262526EEBFC000484800F8C0B87777777777772E",
      INIT_09 => X"D11A621A5A1A19D91919D119191A1A1AD9D9D1D1D27FE5E69E9DA59E9D9E15D5",
      INIT_0A => X"D0D0D0D0D1D088888888D0D11962A2621A1A5A621991C07FBF48D11A1AD1D1D1",
      INIT_0B => X"D188C8191911D188404888D0595959D0C84707474707064787C8D1D1D111D0D0",
      INIT_0C => X"CC8343030343433B03F2B2435494D42EBFBF777FBFFFBFFF40400707004F4FD0",
      INIT_0D => X"881019596222487766DD95266E265544444C4C0403C3C303034CCC14CCCC1414",
      INIT_0E => X"6D76B6FFFFBEBEB62EE5A45C5C5C9CA49CA46DFE8F8888D011D088C8D0D1D1D1",
      INIT_0F => X"5962A2A2A2A2A2A2A2A25A19D1D0D088884F0707FF762D76B6FEFFFEB6BEBEB6",
      INIT_10 => X"88C81919595959191110D0C88F47474747474F8F88C8D0D0D0D1D08888D01859",
      INIT_11 => X"EBEBEBEBEBEBEBEBEBEBAB19D090D011195959A2ABEBEBABA2625A19D0D0D088",
      INIT_12 => X"D313549CE46DB5FE0747474747888888D0101010191919595962626262A2ABAB",
      INIT_13 => X"EDA4A55C5B5C5C1313D3CB8B4B02FAFAB9B9B1B1B1B1B1B1B1B1B1F9F901428A",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"FF4F8F46FEBE074788C8105959A1A1595999A1A1585810D746F56C23DB934A0A",
      INIT_21 => X"3A3A3A3A7A7A3A3A3A3A323A3A3A7A038C1C5D14930BBA4B1C4B4B4B4B1436B6",
      INIT_22 => X"077676B676BF07474788FEED4BCB0BC3C30B94C383433A3A3A7B7B7B3A3A3A3A",
      INIT_23 => X"3A94AE5D1C5CA42EB7FF0776A5FF0707884FB62DED36B607C8D0C88888884747",
      INIT_24 => X"4343834343438B5454941DEE37BFB737EE6554140C8C83CC8B83CBCCCBC37AFA",
      INIT_25 => X"659483837B3BFAFAFAFAF23A3A3A3B3A3AFA3A3AF2FA3A3A3A3A437A7B434343",
      INIT_26 => X"88D0D1D1D0D1D1888847484707FF07BEFF484F88D0D0D1191911D188FF76EEEE",
      INIT_27 => X"6565EEBEFF070707070707070707074888888888884848000000008891D18888",
      INIT_28 => X"958C1D5D5D1515559D959D955555546637B8000800C07737EEAEAE6666A6AEAE",
      INIT_29 => X"19191A5A5A621A1A19191919191A191919199100917F9D5D15D5D4D5D5D5D594",
      INIT_2A => X"D0D0D0D1D1D1D0D0D1D119196262A2621A1A191A1A48BF7FFF4991D11A1A1A19",
      INIT_2B => X"484848D0D0884707C70707D0195919C847073F3F06070707474F88884F8F8888",
      INIT_2C => X"CC158BFAB2FA0343433B0343CBDDAE7FBFF8BF3636BFBFFF3F48400007070748",
      INIT_2D => X"88D1196262D100C737269D9DDDAECC03444C44030304030303438B149DDE148B",
      INIT_2E => X"766E7676766E762EED9C5C1C13135C9C9C9CE5B6074F90D0D088474F88908848",
      INIT_2F => X"59596262A2A2A2A2A2625911D090884788884807FF76ED76BEFEFFFFFEB676B6",
      INIT_30 => X"4747D019195959191110D0D0C8888F4F478F8888D0D0D0111111D08888D01059",
      INIT_31 => X"EBEBEBEBEBEBEBF4ECEBEBA262195959595962A2ABEBEBEBAA625962D0908888",
      INIT_32 => X"428ACBD35BA42D76B6B6FEFE07474F8F8FD0D019195959596259595962A2ABEB",
      INIT_33 => X"2EED2DE5A4A4A45C5C13138B4A023AF9B9B9B1B1B1B1B1B1B1B1B1B1B9F90102",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"074FD08F3EFEFF074F8FC810595959595999A199585017CFF56C23DB9B53CAC9",
      INIT_41 => X"3A3A3A3A7A437A7A7A3A3A3A3A7A0BDC949394C382BA03EDED5CEDE5A576BEFF",
      INIT_42 => X"48073F0707BEFF88888807ED534CC3C3C3544C837A7B3B3A3A437B7B3A3A3A3A",
      INIT_43 => X"0BEE2EEE1C14762EB7B607B6760790D09048FFBFED7600888888470747070747",
      INIT_44 => X"3B0343434343CC0C0C94DD65A6EE66DC9454CCCC4383838B83838C8343437A7A",
      INIT_45 => X"AE5483433BFAFAF2F2F2F2FA3A3B3B3B3AF2FAF2FA3A3A3A3B3A7B3A7B433B03",
      INIT_46 => X"90D0D1D1D1D0D0884F4888D1D1D08848FF074788D0D1D119D0889007772EADEE",
      INIT_47 => X"DC1DEEBFFFC7074F474F404007FFFFC74888884848C7BFBF777FBF0048918848",
      INIT_48 => X"8C8D1515CD8C8CCCCC8C83D455145526AE377FBFBF37AE669D9D9D9595DD94DD",
      INIT_49 => X"88D9191A62621A1A191A625A1A1A1AD1D1D1D1C0B83815D5D5948CD5D58D4D8D",
      INIT_4A => X"88D0D1D1D0D0D0D011191A62A2ABA36219D1D191884848000008494849D1D190",
      INIT_4B => X"0707074747FFFFFFC7FE0788D019D08F47073EFE3E3E0606074F4F4707074748",
      INIT_4C => X"8C15CCFBBAFBFB3B43438383CC1D7776773636EE2E36EEEEAD77484000000000",
      INIT_4D => X"D0D119626248BF7F37AE9D549D268C030404444404044C4C44CC5D5D9D9D558C",
      INIT_4E => X"B6B676762E762DEDE55C13D313135CA49CA4ED76FE478810D090884F88880740",
      INIT_4F => X"1959595962A2A2A26259191119D0888888D0D04707FF7676BEB62E6DFFFFB66D",
      INIT_50 => X"07FE8F101059595919101011D0D088888F88D0D0D01011191911D088D0D0D019",
      INIT_51 => X"ABABEBEBEBEBF4ECEBF4EBA2A2A2626259596262A2A2AAAAABA25A59D0888840",
      INIT_52 => X"01428A8AD35CA4E5E52D6DB6BEFE07478890D01819191959191011191961A2AA",
      INIT_53 => X"B6B5B6B6762D2DE5A55C1CD38B4202FAFAF9B9B1B9F9B9B1B9F9B1B9B1B9F9F9",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"3F8819D08F07FF07FE47881010595959585958585817177DAC24DB9352098181",
      INIT_61 => X"3A3A7A7A3A3A7A7A7A3A3A3A7A835454CBCBC3BA7ABA5D2D36C73FFF07480707",
      INIT_62 => X"4788474847073F4788883FA50B54C2820C9454837A7B3A3A3B7B3A3B3A3B3A3A",
      INIT_63 => X"377636A5A5362EEDBF7676004890D08888880007FFFF47478F884707470707FF",
      INIT_64 => X"0343434343438CCCCC0C141495DD540C8B8C83434B43438343434343024282D4",
      INIT_65 => X"DD1483433BFAFAFAF2F2F2FA3A3A3B3AFAFAFAFA3AFA033B3B3B3B4343434303",
      INIT_66 => X"8888D1D1D0D0D0D08888D0D0D1D1C84F070748889090D1D08807480777AEA625",
      INIT_67 => X"1D65EE7F77B6FF00404F884807BF77B7FF000007FFBF37EEF7EE367FBF004800",
      INIT_68 => X"4D4D8DD58C4C4C0404444CD414CC55266EAEF7F7AE269D5514CCD40CCCCC0CDD",
      INIT_69 => X"48D1D1191A1A5A19D1195A621A5A62D9D1D1D13F9D558C8D4D958C958D4C4D4C",
      INIT_6A => X"88D0D0D08890D0D119626262A3A2625AD148000048D91AD99148480000004800",
      INIT_6B => X"FFBFBFFFBEBEFEFEFFFEFF4FD0D188888847070707070707070707073F070747",
      INIT_6C => X"4C0303FBFAFBFAFB038C8BCC55253677BF7736AE66AE1D94DDF6C048480000C7",
      INIT_6D => X"4888D11A62D148C70037DD54558C4C4C04030303FBC3448C8C5514145D555DD4",
      INIT_6E => X"B6B6766E2D6E2D2D2DA45B13135C5CA4A5ED2D6DFE078FD019D1D0D1D1883FFF",
      INIT_6F => X"191910195962A2A2A25919195919D0D0D0D0D0884F00BF767676E576FF3F40BE",
      INIT_70 => X"B6FE8F1019191919101010D01010D0D088D0D0D0101010111910D0D0D0D01919",
      INIT_71 => X"A2ABABABEBEBEBEBEBEBECEBABABA2626262595962626262A2AB6259D18807FF",
      INIT_72 => X"02428A8BD3131B5C5C9CA42D2D76B6074F88D0D0D010191919D088C8D0111159",
      INIT_73 => X"07FEFFFEFEB6B6766DE59C14D34A420202013939F9F9F9F9F9F9B9B9B1B9F9F9",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => dina(8),
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => doutb_array(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => doutb_array(8),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(8),
      ENBWREN => enb_array(8),
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => enb,
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__103\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00100000"
    )
        port map (
      I0 => addra(12),
      I1 => addra(13),
      I2 => addra(14),
      I3 => addra(15),
      I4 => ena,
      O => ena_array(8)
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__103\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00100000"
    )
        port map (
      I0 => addrb(12),
      I1 => addrb(13),
      I2 => addrb(14),
      I3 => addrb(15),
      I4 => enb_0,
      O => enb_array(8)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vga_ram_blk_mem_gen_prim_wrapper_init__parameterized70\ is
  port (
    doutb_array : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    \addra_12__s_port_\ : in STD_LOGIC;
    \addrb_12__s_port_\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vga_ram_blk_mem_gen_prim_wrapper_init__parameterized70\ : entity is "blk_mem_gen_prim_wrapper_init";
end \vga_ram_blk_mem_gen_prim_wrapper_init__parameterized70\;

architecture STRUCTURE of \vga_ram_blk_mem_gen_prim_wrapper_init__parameterized70\ is
  signal \addra_12__s_net_1\ : STD_LOGIC;
  signal \addrb_12__s_net_1\ : STD_LOGIC;
  signal ena_array : STD_LOGIC_VECTOR ( 71 to 71 );
  signal enb_array : STD_LOGIC_VECTOR ( 71 to 71 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "INDEPENDENT";
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
  \addra_12__s_net_1\ <= \addra_12__s_port_\;
  \addrb_12__s_net_1\ <= \addrb_12__s_port_\;
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"401F001980000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"FFFE10000003FFFFFFFFFFBFFFDEC7F7FB804E03F003E7E7FC01DEFFEFBC0300",
      INITP_02 => X"00000000000000000000000000000000800013FFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"201E001800400000000000000000000000000000000000000000000000000000",
      INITP_05 => X"FFFE00000007FFFFFFD17FFFFFDEBBA001401401F007C003F801807F80080100",
      INITP_06 => X"00000000000000000000000000000000800007FFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"203C000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"FFFC0000000FFFFFFF3FF37BFFDE038000202603E00200007800000F80080100",
      INITP_0A => X"00000000000000000000000000000000800017FFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"301E000700000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"FFE00000001FFFFFFFFFF37DFFCFBB0000206E01F00600007800000F00000300",
      INITP_0E => X"0000000000000000000000000000000080003FFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"95954D554D4D4C4D4D4D4D4D4C4C4D555555555555559555955555554D958DD5",
      INIT_01 => X"4D4D555555959595959595959595959595D59595D5D5D6D6D6D6D5D5DED6D595",
      INIT_02 => X"95959595959595959555959555554D4D4D4D4D4C4D4C4C4C4C4D4C4C4C4C4C4C",
      INIT_03 => X"9595959595959595959E95959695DED6DEDEDEDEDED6DDD59695959595959595",
      INIT_04 => X"9E9695969695959595969696969695969E9E9E9E9EDE95DEDE96DEDE96DEDEDE",
      INIT_05 => X"969EDE9EDE96969E9E9E9E9E9E9E9E9E96969695959695959696969696969696",
      INIT_06 => X"4B0000000000000000EEDE9E9E9E569E56555556555555565696969696969696",
      INIT_07 => X"CB6F6F00000000000000CBA86767704A0000000000000000000000E628DEE728",
      INIT_08 => X"6FB12670937878788B7066F1A81ECBCBCBCBCBCBCBCB1E6FCBCCCCCBCBD4D4D3",
      INIT_09 => X"6F686868B1E500000000000000005226B11D2F4A3838422E15B168686F6F6F6F",
      INIT_0A => X"27272727D483834283838383838C682F687168CC2F93413838388B2E8B68B1A8",
      INIT_0B => X"3838384BE642276828E78343834242429427E7E7272727434342434242422727",
      INIT_0C => X"2F276F68206F2F2F2F27E70BFFFFFF7A27287A2F836820202868712779E54A38",
      INIT_0D => X"B0A8B0B0A8A8A8A8B0A8686F2F68682827286868A877FF766865FFFFBFF0272F",
      INIT_0E => X"DFDFDFE7DFE7E7E7E7E7E7E7E7E7272727272727206868686868686868A8A8B0",
      INIT_0F => X"2F2727272727272727272727272727E7E7E7E727E7E7E7E7DFE7E7DFE7DFE7DE",
      INIT_10 => X"6F6F6F6F686F6F6868686868686868A8A86868686F686F68686868686F272767",
      INIT_11 => X"27272727272727272727272727272727272727272767672727272F67676F6F6F",
      INIT_12 => X"26272727272727272727676727676767676F6F6F676767676767676767672767",
      INIT_13 => X"1E95DEDEDED5DDDEDE9EDEDEDEDEDEDEDEDEDE1EDEDE1E1E1E1E1E1E27262627",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"95954D4D554D4D4D4D4D554D4D4C4D4D4D5555559555555555955595959595D6",
      INIT_21 => X"4D554D55954D95959595959595959595959595D5D6D5D6D5D5D6D6D5D5D59595",
      INIT_22 => X"959595959595959595955595954D4D4D4D4C4D4D4D4D4C4C4C4C4C4C4C4C4C4D",
      INIT_23 => X"DED6959595959595959595DE959596DEDEDEDEDEDED6DED6D695959595959595",
      INIT_24 => X"9695969695959595959695969696969696969EDE9EDEDE9696DEDEDEDEDEDE96",
      INIT_25 => X"9E969E9E9E9E9E9E9E9E9E969696969E95969695959555969696959596969596",
      INIT_26 => X"ED000000000000000094E79E9E9E56569E559E555555555556969696969E9696",
      INIT_27 => X"0026660900000000000026B0676F27A400000000000000000000003828E7E7E7",
      INIT_28 => X"682653000000000000005326FA6F0000000000000000251D0000000000000000",
      INIT_29 => X"B1686868B1260000000000000000531EDD4A000000000000094A1EB168686F68",
      INIT_2A => X"27272727A5000000000000000093716826E6A500000000000000000000A4DC1D",
      INIT_2B => X"0000000000009C94DD71ED0000000000A4E7E727E7288C000000000000007928",
      INIT_2C => X"686F6F682068682F2F2FE70BFFFFFF7A2871934B8B7A2828718B415200000000",
      INIT_2D => X"B0B0A8B068A8B0B0686879531C6565DCCBF127276836FFB7F02EFFFFBFF0276F",
      INIT_2E => X"DFE7E7E7A7DFE7E7E7E7E7E7E72727272727272068686868A868A868A8A8B0B0",
      INIT_2F => X"272727272727272727272727272727E7E7E7E7E7E7E7E7E7E7E7E7DF9E9EE7DF",
      INIT_30 => X"6F68686F68686868686868686F6F6F68A86868686F6F686868686F6727272727",
      INIT_31 => X"272727272727272727272727272727272727272727272767272767676F676F6F",
      INIT_32 => X"2727272727262726276767672767676767676767676767672727276727272727",
      INIT_33 => X"1EDEDEDEDEDDDEDDDEDEDEDEDEDEDEDEDEDEDEDEDE1E1E1E1E1E1E2626272626",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"95954D4D4D4D4D4D4C4D4D4D4C4D554D555595959555555555559595959595D5",
      INIT_41 => X"4D555595959595959595959595959595D5DED595DED5D5D5D5D5D5D5D5D5D595",
      INIT_42 => X"95959595959595959595959555554D4D4D4D4C4D4C4C4C4C4C0C4C4C4C4C4D4D",
      INIT_43 => X"9595DE96959595959E95959596DE95DEDEDEDEDEDED5DED6D695959595959595",
      INIT_44 => X"9595959595959595969596969E969E9E96D6DE9E9EDEDEDEDEDED6DE96DE96DE",
      INIT_45 => X"9E9E9E9E9E9E9E9E9E9E9E9E96969E96969595959595559595969E9696969595",
      INIT_46 => X"0900000000000000003ADF9E96565655555556555696965596969696969E9696",
      INIT_47 => X"0026BAEE00000000000038B067688B00000000000000000000000053DEE7E78C",
      INIT_48 => X"410000000000000000000000D4770000000000000000251D0000000000000000",
      INIT_49 => X"2EB1686FB126000000000000000052EE000000000000000000009BD4B16F6868",
      INIT_4A => X"2727288B0000000000000000008B71709B000000000000000000000000000052",
      INIT_4B => X"00000000000000005230EF0000000000004328E7E728E6000000000000004A28",
      INIT_4C => X"2F2F2F2F272F6F6F2727E753FFFFFF79E72F71EE303068689401000000000000",
      INIT_4D => X"B0B0B0A8B0A8686882EDFFFFFFFFFFFFFFB79468E7EEFFBF7976FFFFFF392768",
      INIT_4E => X"9E9EA79FA7E7E7E7E7E7E7E727272727272768686868686868A868A8A8B0B0B0",
      INIT_4F => X"2727272727272727272727272727E7E7E7E7E7E7E7E7E7E7E7E7E7DFE79EE7E7",
      INIT_50 => X"6F6F6F6F6868A86F6868686F686F68686868686F6F6F6868686F6F6F276F2727",
      INIT_51 => X"272727272727272727272727272727272727272727276767676F276F676F6F6F",
      INIT_52 => X"272727272727276767676767676767676F676767676F67676767276727672727",
      INIT_53 => X"1ED5DEDE95DDDEDEDDDEDEDEDEDEDEDEDEDEDE1EDE1E1E1E1E1E262727272626",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"95954D4D4D4D4D4D4D4D4D4D4D4D4D55559555555555954D4D959595959595D5",
      INIT_61 => X"5555559595959595959595959595959595D6D5D5D5D5D5D5D5D5D5D5D5959595",
      INIT_62 => X"95959595959595959595954D4D554D554D4D4D4C4C4C4D4C4C4C4C4C4C4C4D4D",
      INIT_63 => X"DE9D95959595959595959595D6DE96DEDEDEDED6DED595D69595959595959595",
      INIT_64 => X"95959595959696959595959596969E9E96DE9E9E9EDEDEDEDEDEDEDEDE96DEDE",
      INIT_65 => X"9E969E96DE9EDEDE9E9E9E9E9E9E9E9696959595959595969696969696969555",
      INIT_66 => X"00000000000000009C9E9E9696559E55555555555555965596969696969E9E9E",
      INIT_67 => X"0026C3DC00000000000053666F68E6000000000000000000000000007A2728EF",
      INIT_68 => X"00000000000000000000000000E50000000000000000E51D0000000000000000",
      INIT_69 => X"00416F68B1260000000000000000000000000000000000000000005B1DA8B1E5",
      INIT_6A => X"2727299C0000000000000000ED709C0000000000000000000000000000000000",
      INIT_6B => X"000000000000000000004A5200000000009328E7272837000000000000009B27",
      INIT_6C => X"6F6F2F6F6F2727272F68E765FFFFBFF1287A93E6948369010000000000000000",
      INIT_6D => X"B0B0B0B0A86868DCFFFFFFFFFFFFFFFFFFFFFF2E3165FFFFC2BFFFFFFF53E768",
      INIT_6E => X"9F9EA7E7DFE7E7E7E7E7E7272727272727276F6868686868686868B0A8A8A8A8",
      INIT_6F => X"2727272727272727272727E7E7E7E7DFE7E7E7E7E7DEE7DEE7E7E7DEDEDFE79E",
      INIT_70 => X"68686F686868686868686F6F6F6F68686F686F6F6F6F68686F6F272F27272727",
      INIT_71 => X"2727272727272727272727272727272727276F27676727676F68686F676F6F6F",
      INIT_72 => X"27272767672727676767676767676F676F676767676767676767272727272727",
      INIT_73 => X"26DEDDDEDDDEDEDEDEDEDEDEDEDEDEDEDEDE1E1E1E1E1E1E1E1E262627262727",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => dina(8),
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => doutb_array(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => doutb_array(8),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(71),
      ENBWREN => enb_array(71),
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => enb,
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__34\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00080000"
    )
        port map (
      I0 => addra(12),
      I1 => addra(13),
      I2 => addra(14),
      I3 => addra(15),
      I4 => \addra_12__s_net_1\,
      O => ena_array(71)
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__34\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00080000"
    )
        port map (
      I0 => addrb(12),
      I1 => addrb(13),
      I2 => addrb(14),
      I3 => addrb(15),
      I4 => \addrb_12__s_net_1\,
      O => enb_array(71)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vga_ram_blk_mem_gen_prim_wrapper_init__parameterized71\ is
  port (
    doutb_array : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC;
    enb_0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vga_ram_blk_mem_gen_prim_wrapper_init__parameterized71\ : entity is "blk_mem_gen_prim_wrapper_init";
end \vga_ram_blk_mem_gen_prim_wrapper_init__parameterized71\;

architecture STRUCTURE of \vga_ram_blk_mem_gen_prim_wrapper_init__parameterized71\ is
  signal ena_array : STD_LOGIC_VECTOR ( 72 to 72 );
  signal enb_array : STD_LOGIC_VECTOR ( 72 to 72 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "INDEPENDENT";
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"600E000F00800000000000000000000000000000000000000000000000000000",
      INITP_01 => X"FFC00000007FFFFFFDF97FFFFFBFC60000003800E00C00003C00000E00000100",
      INITP_02 => X"0000000000000000000000000000000080000FFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"3018000400800000000000000000000000000000000000000000000000000000",
      INITP_05 => X"FF800000007FFFFFFFDFFFFEFF9EF80120001801C00800001C00000200000100",
      INITP_06 => X"0000000000000000000000000000000080023FFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"3808000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"FE800000007FFFFFF7BFCF77FEFFF987F0003C01C00001800001F00400500100",
      INITP_0A => X"0000000000000000000000000000000080005FFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"700C020200000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"FA00000000FFFFFFF77FE7FB6379FFE620001800600007C00800F00000F80100",
      INITP_0E => X"000000000000000000000000000000008002FFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"9595954D4D4D4D4D4D4D4D4D4D4D5555555555555555554D55959595959595DE",
      INIT_01 => X"55555595959595959595959595959595D5D5D6DEDDDDD5D5D5D5D5D6D5959595",
      INIT_02 => X"959595959595959595954D4D9595554D4D4D4D4D4C4C4C4D4C4C4C4C4D4C4D4D",
      INIT_03 => X"DE9696959595959595959596DEDEDEDED6DEDEDED6DE969595D6959595959595",
      INIT_04 => X"9596959595969595959696959E9E9E9E959E9E9E9E96DEDEDEDEDE96DEDE9595",
      INIT_05 => X"969E969E9E9E9E9E9E9E969E969E969696969595959595959596969696959695",
      INIT_06 => X"000000000000000002A79E9696559696555596555555559696969696969E9E9E",
      INIT_07 => X"00E5FA820000000000000082686837000000000000000000000000009C20284A",
      INIT_08 => X"00000000000000000000000000000000000000000000251D0000000000000000",
      INIT_09 => X"00003868B1E5000000000000000000000000000000000000000000003768679C",
      INIT_0A => X"282728EE0000000000000000E6DD000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000090000000000A527272FDE4A000000000000000043",
      INIT_0C => X"6F68276F682F27272FE7B0BFFFFF2E2827288C30947194000000000000000000",
      INIT_0D => X"B0B0A8A8686865FFFFFFFF2ED4C2820B1C76FFFFB776FFFF0BFFFFFFFF76682F",
      INIT_0E => X"9E9E9FE7DEE7E7E7E727272727272727272768686868686868A8A868A8A8A8B0",
      INIT_0F => X"27272727272727272727E7E7E7E7E7E7E7E7E7DFDEDFE7DEE7E7E79EE7E7E79F",
      INIT_10 => X"6F68A868686FA8686F686F686F6F6868686F6F6F6F6F68272F272727272F2727",
      INIT_11 => X"2727272727272727272727272727272727272767676767686F6F68686F6F6F68",
      INIT_12 => X"2727272727276767676767676767676F67676F67276767676767272727272727",
      INIT_13 => X"26DDDEDEDEDEDEDEDEDEDEDEDEDEDEDEDEDEDEDE1E26261E1E1E1E1E26262727",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"9595954D4D4D4D4D4C4D4D4D4C4D5595955555955595955555959595959595DE",
      INIT_21 => X"9555959595959595959595959595D5D695D6D6D5D5DDD5D5D5D5D5D5D5959595",
      INIT_22 => X"9595959595959595959595954D4D4D4D4D4D4D4D4C4C4C4C4C4C4C4C4D4D4D55",
      INIT_23 => X"95969695959595969595D6DEDEDEDEDEDEDEDEDEDED6DDD5D5D6959595959595",
      INIT_24 => X"95959595959695959595959596DE9695DE9EDEDEDEDEDEDEDEDEDEDEDE9696DE",
      INIT_25 => X"969E9E969E9E9E9E9E9E9E9E96969E9696959595959595959696969696969595",
      INIT_26 => X"0000000000000000E8A79E9655969E55555555965555559696969696969E9E9E",
      INIT_27 => X"0025B9679B0000000000009471DD5200000000000000000000000000F727E7A4",
      INIT_28 => X"00000000000000000000000000000000000000000000251D0000000000000000",
      INIT_29 => X"00000093BAE50000000000000000000052EE9B00000000000000000000B91501",
      INIT_2A => X"692894090000000000000052DD00000000000000000000A4ED00000000000000",
      INIT_2B => X"3039E6F7000000000000000000000000000043202831000000000000000000E5",
      INIT_2C => X"2F682727272F272F27E61CFFFFFF53E727276868698C0100000000000000EDDD",
      INIT_2D => X"B0A8A8A868DCFFFFFFBFC2682727272727B094FFFFFFFFFF93FFFFFFFFFFDCE7",
      INIT_2E => X"9E9EE7E7E7DFE7E7E727272727272727686868686868A868A8A8A8A8A8B0B0B0",
      INIT_2F => X"272727272727272727E7E7E7E7E7E7E7E7E7DFDFDFE7DFDE9EA69EDF9FE7E79F",
      INIT_30 => X"6868A8686F6F686F6F6F68686868686F6F6F6F6F6F682F6F272F272727272727",
      INIT_31 => X"2727272727272727272727272727272727676767676F676F6F6F6F6F68686F6F",
      INIT_32 => X"272627676767676767676767676F676727676767676767272767276727272727",
      INIT_33 => X"1EDDDEDEDEDEDEDEDEDEDEDEDEDE1EDEDEDE1E1E1E1E1E1E1E27271F27272727",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"95954D4D4D4D4D4D4D4D4D4D4D4D4D559555559595958D954D959595959595D5",
      INIT_41 => X"4D95959595959595959595959595D5D5D6D6D5D5D5D5D5D5D5D5D5D595959595",
      INIT_42 => X"9595D59595959595959595954D954D4D4D4D4C4C4C4C4C4D4C4C4D4D4D4D4D55",
      INIT_43 => X"D69596959595DE96DEDEDED6DEDEDEDDDEDEDEDEDEDEDDD5D5D59595D5D5D595",
      INIT_44 => X"9595959596969595959595D6D6DE969696DE969EDE96DEDEDEDEDEDEDE96DEDE",
      INIT_45 => X"96969E969E9E9E9E9E9E96969E9E969695959595959596959696969696969E95",
      INIT_46 => X"00000000000000524C9E9E965555965555555555555555559696969696969696",
      INIT_47 => X"0025B1B141000000000000EE7179000000000000000909000000000052DE8C00",
      INIT_48 => X"000000000000000052DD708A0000000000000000000025150000000000000000",
      INIT_49 => X"00000000D42E000000000000000000371E69678A00000000000000000078CB00",
      INIT_4A => X"28682F0000000000000000EE9C000000000000000049796868CB9B0000000000",
      INIT_4B => X"7172BB2752000000000000000000000000009D28284A00000000000000000037",
      INIT_4C => X"27272F27272727E72793FFFFFF7668272727272F28DE7AE64AF79C4900946872",
      INIT_4D => X"A8A8A86879FFFFFF7639276868686868682FE7C2FFFFFFFF1CFFFFFFEDFFFF4B",
      INIT_4E => X"9FE7E7E7E7E7E7E7E727272727272F2F6F686F686868A8A8A8B0B0A8A8A8A8A8",
      INIT_4F => X"27272727272727E727DFE7E7E7E7DFDFDFDEDFDFE7DFDFDEE7DF9EDEE7E7E79E",
      INIT_50 => X"68686868686868A8686868686F6F6F6F6F6F6F6F6F6F6F276F27272727272727",
      INIT_51 => X"27272727272727272727272727272727272767676767676F6F6F6F6FA86F6868",
      INIT_52 => X"2726676767276767676767676767676767676767676767272727272727272727",
      INIT_53 => X"1EDEDEDEDEDEDEDEDEDEDEDEDEDEDEDEDE1EDE1E271E1E1E1E271E2627272727",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"95954D4D4D4D4D4D4D4D4D4D4D4D5595559595559555954D95959595959595DE",
      INIT_61 => X"95959595959595959595959595D5D5D5D5D6D5D5D5D5D5D5D6D5D5D5D6959595",
      INIT_62 => X"95D59595959595959595954D4D4D4D4C4D4D4D4D4D4C4C4D4C4D4D4C4D4D4D55",
      INIT_63 => X"DED5D69695959595DEDEDEDEDEDEDEDEDEDEDEDEDED6D6DED5D6959595D6D595",
      INIT_64 => X"95959695969695969595DEDEDEDEDE96DEDEDE9695DEDEDEDEDEDEDEDE96DEDE",
      INIT_65 => X"969E9E9E9E969696969E96969695969595959595959696969696969696969695",
      INIT_66 => X"00000000000000F69F9E559E9655555555555555555655969696969696969696",
      INIT_67 => X"00E5B1B1700000000000004A1E9300000000000000EE0100000000000042EF00",
      INIT_68 => X"0000000000000000DDFAB1FA93000000000000000000251D0000000000000000",
      INIT_69 => X"000000004A2F000000000000000000CCB167686F9B0000000000000000522E00",
      INIT_6A => X"DE71010000000000000000A5000000000000000000DCBA6868B1700000000000",
      INIT_6B => X"8339E5EE00000000000000005B0000000000EE2027A50000000000000000004A",
      INIT_6C => X"1CF027E7E7E727F165FFFFFFFFC2E7282727272727206868687128DE8B272694",
      INIT_6D => X"A8A8A86FA5FFFFFFC22768686868686868686FE7C2FFFFFFDCBFFFFF0A64FFFF",
      INIT_6E => X"9EE7DEE7DFE7E7E7272727272720686F6868686868A868A8B0B0B0B0A8B0A8B0",
      INIT_6F => X"2727272727E727E7DFE7E7E7DFE7DFDFDFDFE7DEDFDEDFDFDF9E9EDF9FE7E7E7",
      INIT_70 => X"68A8A86868A8686F68686F6F6F68686F6F6F6F6F2F2F27272727272727272727",
      INIT_71 => X"27272727272727272727272727272727676F67676F6F6F6F6F6F6F68A8A86FA8",
      INIT_72 => X"67276767676767676767676F6767676767672767672727276727272727272727",
      INIT_73 => X"1EDEDEDEDEDEDEDEDEDEDEDEDEDE1EDE1E1E1E1E261E1E261E27272727272727",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => dina(8),
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => doutb_array(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => doutb_array(8),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(72),
      ENBWREN => enb_array(72),
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => enb,
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__121\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00100000"
    )
        port map (
      I0 => addra(12),
      I1 => addra(13),
      I2 => addra(14),
      I3 => addra(15),
      I4 => ena,
      O => ena_array(72)
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__121\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00100000"
    )
        port map (
      I0 => addrb(12),
      I1 => addrb(13),
      I2 => addrb(14),
      I3 => addrb(15),
      I4 => enb_0,
      O => enb_array(72)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vga_ram_blk_mem_gen_prim_wrapper_init__parameterized72\ is
  port (
    doutb_array : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    \addra_12__s_port_\ : in STD_LOGIC;
    \addrb_12__s_port_\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vga_ram_blk_mem_gen_prim_wrapper_init__parameterized72\ : entity is "blk_mem_gen_prim_wrapper_init";
end \vga_ram_blk_mem_gen_prim_wrapper_init__parameterized72\;

architecture STRUCTURE of \vga_ram_blk_mem_gen_prim_wrapper_init__parameterized72\ is
  signal \addra_12__s_net_1\ : STD_LOGIC;
  signal \addrb_12__s_net_1\ : STD_LOGIC;
  signal ena_array : STD_LOGIC_VECTOR ( 73 to 73 );
  signal enb_array : STD_LOGIC_VECTOR ( 73 to 73 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "INDEPENDENT";
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
  \addra_12__s_net_1\ <= \addra_12__s_port_\;
  \addrb_12__s_net_1\ <= \addrb_12__s_port_\;
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"7800040601000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"F200000001FFFFFFEEFFFD7FDDFBFFB800080000400003E00401F80200700300",
      INITP_02 => X"000000000000000000000000000000008007FFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"7808000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"E000000000FFFFFFFFFFFEFAFFF7FE8000000800800003E00001F80000700300",
      INITP_06 => X"00000000000000000000000000000000800BFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"3C00020000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"C000000001FFFFFFFEFFFFF7FFAFFC00001C1800402007F00001F00000700300",
      INITP_0A => X"00000000000000000000000000000000800BBFFFFFFFFFFFDFFFFFFFFFFFFFFF",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"78000F0002000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"8000000003FFFFFFFEFFFFBF5EBFF80000080000000007F00001F00000700300",
      INITP_0E => X"000000000000000000000000000000008008FFFFFFFFFFFFFFFFFFFFFFFFFFFD",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"954D4D4D4D4D4D4D4D4D4D4D4D55554D954D4D954D95959595959595959595DE",
      INIT_01 => X"5595959595959595959595959595D5D5D5D6D5D5D5D5D5D5D5D5D5D5D5959595",
      INIT_02 => X"D69595959595959595959595954D4D4D4D4D4D4D4D4C4C4C4D4C4D4D4D4D4D55",
      INIT_03 => X"DEDED69696959596D6DDDEDEDEDEDEDEDEDEDEDEDED6D6D6D6D595D5D59595D5",
      INIT_04 => X"95959595959596969695D6DED696DEDEDE9EDEDEDEDEDEDEDEDEDEDED69696DE",
      INIT_05 => X"9696969E9E9E9E9E96969E9696969695969595959595959695969E9E95959695",
      INIT_06 => X"000000000000009D9F9E56965555555555555555969696969696969696969696",
      INIT_07 => X"00E5B1681D4A00000000000079EE000000000000005339000000000000944100",
      INIT_08 => X"000000000000000078B16FB0CB000000000000000000E5150000000000000000",
      INIT_09 => X"0000000052930000000000000000521E68676FB1410000000000000000004100",
      INIT_0A => X"31205200000000000000529B00000000000000000083686768681E5200000000",
      INIT_0B => X"0000000000000000000000099C000000000001958C0000000000000000000000",
      INIT_0C => X"FFBFA5D493D4A5FFFFFFFFFF53E727272727272727272768688CEF4B38A55209",
      INIT_0D => X"A8A86839FFFFFFA56F6868686868686868686868270AC2B039FFFFFF0B6F2EFF",
      INIT_0E => X"E7DEDEE7E7E7E72727272727272068686868686868A8A8A8A8B0B0A8A8B0A8A8",
      INIT_0F => X"27272727E7E727E7E7E7E7E7DFE7E79EDFDF9EDEDE9E9F9FA79E9FE79EDF9E9F",
      INIT_10 => X"A8A8A86868A86868686F686F6F6F686F686F6727272727272727272727272727",
      INIT_11 => X"2727272727272727272727272767676767676F6F6F6F6F6F6F6FA8A8A8A8A8A8",
      INIT_12 => X"672767676767676767676F676767676767676767676727272727272727272727",
      INIT_13 => X"27DEDEDDDEDEDEDEDEDEDEDEDE1E1E1E1E1E1E1E1E1E26261E27272627272727",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"95954D4D4D4D4D4D4D4D4D4D4C55554D95958D4D9595959595959595959595D5",
      INIT_21 => X"9595959595959595959595959595D5DED6D5D5D5D5D5D5D5D5D5D5D595959595",
      INIT_22 => X"D5959595959595959595954D4D4D4C4D4D4D4D4D4C4C4C4C4C554D4D4D4D4D95",
      INIT_23 => X"DEDEDEDEDED6DEDEDEDEDDDEDEDEDEDEDEDEDDD6D5D6D6D6D59595D695959595",
      INIT_24 => X"95959595959596969595D6DEDE96DE96DED6D6DEDEDEDEDEDEDEDEDEDEDEDEDE",
      INIT_25 => X"96969E9E9E9E9696969E959E959595959595969595959696959E969695959595",
      INIT_26 => X"00000000000001039E96555555555555555555559696965596969696969E9696",
      INIT_27 => X"00E5B16F68EE00000000000037520000000000000031DE090000000000A59C00",
      INIT_28 => X"0000000000000000B9B16FB0D4000000000000000000E5150000000000000000",
      INIT_29 => X"0000000000F60000000000000000521E686767B1E5000000000000000000EE00",
      INIT_2A => X"4A420000000000000000ED53000000000000000049D56868686868ED00000000",
      INIT_2B => X"000000000000000000000053945B00000000002FEF0000000000000000000000",
      INIT_2C => X"FFFFFFFFFFFFFFFFFFFFBF0AE72727272F272727272069943801000000000000",
      INIT_2D => X"A8A8680AFFFFFF0B2768686868686868676F6868682727E7B0BFFFFFDCE7A8A5",
      INIT_2E => X"E7DEE7E7E7E7E7E72727272727682F6868686868686868A8A8A8A8A8B0A8A8A8",
      INIT_2F => X"272727E7E7E7E7DFDFDFDFDFDEDE9EDEDEDFDE9E9E9E9E9EE7E79E9E9E9EE79F",
      INIT_30 => X"A8AFA86868A86868A86F6868686F6868676F67676F2727272727272727272727",
      INIT_31 => X"272727272727272727272727272767676F676F6F6F6F6F6F686F68686FA8A8A8",
      INIT_32 => X"2767676767672767676767676767676727276727676727272727272727272727",
      INIT_33 => X"26DEDEDEDEDEDEDEDEDEDEDE1EDE1E1E1E1E1E1E262726262727262767262727",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"95954D4D4D4C4D4D4D4D4D4C555555558D9595559595959595959595959595D5",
      INIT_41 => X"9595959595959595959595D5D5D5D6D5D5D5D5D5D5D5D5D5D5D595D595959595",
      INIT_42 => X"95D5D595959595959595954D4D4D554D4D4D4C4D4D4C4C4D4C4D4C4D4D4D9595",
      INIT_43 => X"DED6DEDEDED6DEDEDDDDDEDEDEDEDEDDDEDEDED6DED6D6D5D5DED5D595D5D695",
      INIT_44 => X"969596959596969696959596DE9595DEDE95DEDEDEDEDEDEDEDEDEDEDEDEDEDE",
      INIT_45 => X"9EDE969E969E9E9E969695959595959595959596959696969696959695969595",
      INIT_46 => X"000000000000A45E5655555555555555555555555596559696969E969E969696",
      INIT_47 => X"0026B16FB0DC000000000000000000000000000052DE27EE0000000000000000",
      INIT_48 => X"0000000000000000B9B16FA8D4090000000000000000E51D0000000000000000",
      INIT_49 => X"0000000000530000000000000000521E686F6771700000000000000000009C00",
      INIT_4A => X"A50100000000000000009C090000000000000000521E686F6768B13700000000",
      INIT_4B => X"0000000000000000000000427141000000000038380000000000000000000000",
      INIT_4C => X"0A2EFFFFFFFFFFFFBF1CF0E720272727272727272769714A0000000000000000",
      INIT_4D => X"A8A82F93FFFFFF792768686868686868686F686F686F2F2F6836FFFF65272727",
      INIT_4E => X"DFE7E7E7E7E7E727272727272F6F68686F68686868686868A8A8A8A8A8A8A8A8",
      INIT_4F => X"2727E7E7E7E7E7DFDFE7DFDEDFDFDEDEDE9EDEDE9E9E9F9E9E9E9F9F9E9E9EE7",
      INIT_50 => X"A8A8A8A868686F68686F686F6768686F2F276767672727272727272727272727",
      INIT_51 => X"2727E6272727272727272727676767676F6F676F676F686868A868A8A8A8A8A8",
      INIT_52 => X"2767276767676767676767676767672727676727272727272727272727272727",
      INIT_53 => X"26DEDEDEDEDEDEDEDEDEDEDE1EDE1E1E1EDE1E261E2627271E27272727672767",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"954D4D4D4D4D4D4D4D4D4D555555559595958D95958D4D9595959595959595D5",
      INIT_61 => X"959595959595959595959595D5D5D5D5D5D5D5D5D5D5D5D5D5D5D59595959595",
      INIT_62 => X"959595D5D595959595959595954D554D4D4D4D4D4C4C4D4C4C4D4D4D4D954D95",
      INIT_63 => X"D5DED6D5DDDDD5DDDEDEDEDEDEDEDEDEDEDDD5D6D6DED5D5D5D6D695D6D5D5D5",
      INIT_64 => X"9595959595969695959695959696DEDEDED6DEDEDEDEDEDEDEDEDED6DEDEDEDE",
      INIT_65 => X"9E9E9E969E9E9E969696959595959595959595959595959E9695969696959595",
      INIT_66 => X"0000000000000A9F5555555555555555555555969655559696969E9696969696",
      INIT_67 => X"00E5B16FA88B0000000000000000000000000000302820530000000000000000",
      INIT_68 => X"0000000000000000B9B168B0D4000000000000000000E51D0000000000000000",
      INIT_69 => X"0000000000490000000000000000521E686F6F70780000000000000000009B00",
      INIT_6A => X"0009000000000000009C79000000000000000000521E686F6F6F703800000000",
      INIT_6B => X"000000000000000000005395283100000000000909000000000000A552000000",
      INIT_6C => X"E727390A93934B82A8E727276827272727272727684209000000000000000000",
      INIT_6D => X"A8A86FDCFFFFFF316F6868686868686868686868676F2F2F27A5FFFF2E6F2727",
      INIT_6E => X"DFE7E7DFE7E72727272727686F68686868686868686868A8A8A8A8A8A8A8A8A8",
      INIT_6F => X"27E7E7E7DFDFDFDFDFDFDEDEDEDF9EDEDF9E9E9E9E9F9F9E9E9E9E9E9E9F9EE7",
      INIT_70 => X"A8A868686F6868686F68686F6F6F2F2F2F27272727272727272727272727E727",
      INIT_71 => X"27272727272727272727272767676767676F6F6F6F6F6F686F6F6FA8A8A8A8A8",
      INIT_72 => X"2767676767676767676767676767272727272727272727272727272727272727",
      INIT_73 => X"66DDDEDEDEDEDEDEDEDEDEDE1EDEDEDE1E1E2626262726262626262727676767",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => dina(8),
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => doutb_array(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => doutb_array(8),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(73),
      ENBWREN => enb_array(73),
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => enb,
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__35\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00100000"
    )
        port map (
      I0 => addra(12),
      I1 => addra(13),
      I2 => addra(14),
      I3 => addra(15),
      I4 => \addra_12__s_net_1\,
      O => ena_array(73)
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__35\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00100000"
    )
        port map (
      I0 => addrb(12),
      I1 => addrb(13),
      I2 => addrb(14),
      I3 => addrb(15),
      I4 => \addrb_12__s_net_1\,
      O => enb_array(73)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vga_ram_blk_mem_gen_prim_wrapper_init__parameterized73\ is
  port (
    doutb_array : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC;
    enb_0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vga_ram_blk_mem_gen_prim_wrapper_init__parameterized73\ : entity is "blk_mem_gen_prim_wrapper_init";
end \vga_ram_blk_mem_gen_prim_wrapper_init__parameterized73\;

architecture STRUCTURE of \vga_ram_blk_mem_gen_prim_wrapper_init__parameterized73\ is
  signal ena_array : STD_LOGIC_VECTOR ( 74 to 74 );
  signal enb_array : STD_LOGIC_VECTOR ( 74 to 74 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "INDEPENDENT";
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"3C000E0002000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000007FFFFFFFEFFFF7FC0FFF80000100000004007F00001F00000780300",
      INITP_02 => X"000000000000000000000000000000008193FFFFFFFFFFFFFFFFFFFFFFFFFFFA",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"3E00040000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"000000000FFFFFFFFEFFFE3DFFFFF00000A60008000003F00001F00000700100",
      INITP_06 => X"00000000000000000000000000000000804FFFFFFFFFFFFFFFFFFFFFFFFFFFFB",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"7C00000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"000000000FFFFFFFEFFFFFFFFFEFF80019E40010006003E00401F80200700300",
      INITP_0A => X"0000000000000000000000000000000080DFFFFFFFFFFFFFFFFFFFFFFFFFFFF3",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"7C00198004000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"000000007FFFFFFFFFFFFFFCFFC7F8021B1A003800F003E00400F80200700100",
      INITP_0E => X"0000000000000000000000000000000080FFFFFFFFFFFFFFFFFFFFFFFFFFFFF8",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"9595954D4D4D4C4D4C4C4C4D4D9555954C4D95958D8D958D95959595959595D5",
      INIT_01 => X"95959595959595959595959595D5D5D5D5D5D5D5D5D5D5D5D59595D595959595",
      INIT_02 => X"D5D5D59595959595954D954D4D4D4D4D4D4D4C4C4D4C4C4D4D4D4D4D4D954D95",
      INIT_03 => X"D5DED59596DEDDDEDEDEDEDEDEDEDEDEDDDEDED6DED6D5D6D6D695D6D5D69595",
      INIT_04 => X"95959695959695959596959596DEDEDEDEDEDEDEDEDEDEDEDEDEDEDEDEDEDEDE",
      INIT_05 => X"9E9E9E969E9E969E9E9695959595959595969695959695959695959595959696",
      INIT_06 => X"000000000000F09E555555555555555555555555559695969696969696969596",
      INIT_07 => X"0025B16F6F68A400000000000000000000000000E62027300000000000000000",
      INIT_08 => X"000000000000000079B16FB014000000000000000000E51D0000000000000000",
      INIT_09 => X"0000000000520000000000000000521E68676768790000000000000000009B00",
      INIT_0A => X"000000000000000000938C000000000000000000521E68676F6F683800000000",
      INIT_0B => X"0000000000000000009C8B28E7E79C0000000000000000000000002FF7000000",
      INIT_0C => X"2727E7E7E7E7E7E727272F27272727272727272728EE00000000000000000000",
      INIT_0D => X"68682FDCFFFFFF392768686F68686868686F68686868686FE793FFFFFFF0272F",
      INIT_0E => X"E7DFE7E7E727272727272720686868686868686868A8A8B0A8A8A8A8A8A8A8A8",
      INIT_0F => X"E7E7E7DFDFDFDEDFDEDEDFDEDE9E9E9E9E9E9E9E9E9E9E9E9E9E9E9E9E9EDFE7",
      INIT_10 => X"6868686F6868686868686F6F6F6F2F2F6F272727272727272727272727E727E7",
      INIT_11 => X"2727272727272727272767676767676F6F6F6F6F6F6F6F6868AF6FAFA8A8A8A8",
      INIT_12 => X"6767676767676767672726272727272727272727272727272727272727272727",
      INIT_13 => X"26DEDEDEDEDEDE1E1EDEDE1EDEDE1E1E1E1E2627272727262727272727276727",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"954C4D4C4D4D4C4D4D4C4C8D4D554D554D95958D9595959595959595959595D5",
      INIT_21 => X"959595959595959595D59595D5D5D5D5D5D5D5D5D5D5D5D5D5D5D59595959595",
      INIT_22 => X"95D595D5959595959595954D954D55554D4C4C4D4C4C4C4C4D4D4D4D4D4D9595",
      INIT_23 => X"D5D5D69595DEDEDEDEDEDEDEDEDEDEDEDDD5D6D6DED6D5D6D5D695D5D5D5D595",
      INIT_24 => X"959595959696959595DE969696DEDEDEDEDDDEDEDEDEDEDEDEDEDEDEDEDDD696",
      INIT_25 => X"9E969E96969E9E9E9E9695959595959595959595959596959595959595959695",
      INIT_26 => X"0000000000524D56555555555595555555555555959695969696959E969E9696",
      INIT_27 => X"0025B16F67718B000000000000000000000000004327E7954A00000000000000",
      INIT_28 => X"000000000000000079B16FB0D400000000000000000025150000000000000000",
      INIT_29 => X"0000000000A40000000000000000521E6867676870000000000000000000E500",
      INIT_2A => X"00000000000000000082DD09000000000000000009D5686F6867683700000000",
      INIT_2B => X"00000000000009EEE6DE28E6E72853000000000000000000000009DE94000000",
      INIT_2C => X"6F2727272F272727272F2F272727272727272768830000000000000000000000",
      INIT_2D => X"68682753FFFFFF8227686868686868686868686F6F6F27E7E779FFFFFF0BE767",
      INIT_2E => X"E7E7E7E7272727272720686868686F686F686868A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_2F => X"E7E7E7DFDEDFDEDFDF9EDEDE9EDE9E9E9E9E9E9E9EDE9EE7E79E9E9E9E9FA7A7",
      INIT_30 => X"A8A8A8A8A868A8686F68686F6F6F682F272F2727272727272727272727E72727",
      INIT_31 => X"27272726272727272727276767676F67676F6F6F6F6F686F686F68A8A8A8A8A8",
      INIT_32 => X"2767676767676767672726272727272727272727272727272727272727272727",
      INIT_33 => X"26DEDEDEDEDEDEDEDE1EDEDE1E1E1E1E1E1E2626262627262727672727276767",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"4D4C4C4D4D4C4D4D4D4C4C4C8D559595954D9595958D959595959595959595D5",
      INIT_41 => X"9595959595959595959595D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D59595959595",
      INIT_42 => X"D5D5D5D5D59595959595958D4D55554D4D4C4C4D4D4D4C4D4D4D4D4D95959595",
      INIT_43 => X"95D5D696DEDEDDDEDDDEDEDEDEDEDEDEDDD5D5D5DE95959595D5D6D5D5D6D5D5",
      INIT_44 => X"95959595969695959595959596DEDEDEDEDEDEDEDED6D5DEDEDEDEDEDED5DD96",
      INIT_45 => X"969696969E9E9E96969595959595959596959595969596959596969596959595",
      INIT_46 => X"0000000000F89F55555555559595555555555555959695969696969596969696",
      INIT_47 => X"00E5B1676768790000000000000000000000009CDEE7DEE7EE00000000000000",
      INIT_48 => X"000000000000000079B068B0D4010000000000000000E51D0000000000000000",
      INIT_49 => X"00000000094100000000000000004A1E68676771E50000000000000000003F00",
      INIT_4A => X"00000000000000009C2F279C0000000000000000008268676F6867A400000000",
      INIT_4B => X"0953A5379439DE28312027E7E720420000000000000000000000ED287A000000",
      INIT_4C => X"276F2F272727272F6F2727E72727272727272769E60000000000000000000000",
      INIT_4D => X"686827C2FFFFFF5327686F6F68686F68686868686F274B4BB06876FFFF2E2F27",
      INIT_4E => X"E7E7E7E727272727276F68686868A8686FA8B0A8A8A8A8A8A8A8A86868A8686F",
      INIT_4F => X"E7E7E7DFDFDFDFDE9E9E9E9E9EDFDEDE9E9E9E9E9E9E9E9E9F9E9F9E9EE7DFE7",
      INIT_50 => X"68686868686868686F686F6F6F672F27272727272727272727272727E7E72727",
      INIT_51 => X"272727272727272727676767676F67676F6F6F6F6F6F6F6F68AFAFAFA8A8A8A8",
      INIT_52 => X"6767676767676767672727272727272727272727272727272727272727272727",
      INIT_53 => X"66DEDEDEDEDEDEDE1E1EDE1E1E1E1E1E1E1E2626262626272727672767272667",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"4C4D4C4C4D4C4C4C4C4D4C4D958D8D8D959595954C8D959595959595959595D5",
      INIT_61 => X"959595959595959595D595D5D5D5D5D5D5D5D5D5D5D5D5D5D595959595959595",
      INIT_62 => X"D5D595D5D595959595958D4D4D4C4D4D4D4C4C4C4D4C4C4D4D4D4D4D95959595",
      INIT_63 => X"D6D5D6D5D6D5DED5D5DEDEDEDEDEDEDED6D5D5D5D696D69595D6D595D6D5D5D5",
      INIT_64 => X"95959696969595959595959595DEDE9E96DEDEDEDEDEDEDEDDDDDDDE96DDDDD5",
      INIT_65 => X"9EDE96969E9E9696969695959595959595959595969596969695959595959595",
      INIT_66 => X"0000000000E79F55555555555555555555959555969696959696969696969696",
      INIT_67 => X"00E5B1676F67D55200000000000000000000000120DEDE209C00000000000000",
      INIT_68 => X"0000000000000000B9B168A8D4010000000000000000251D0000000000000000",
      INIT_69 => X"00000000EEE50000000000000000008B706768B1370000000000000000019300",
      INIT_6A => X"00000000000000009470684A00000000000000000026716F67681D0900000000",
      INIT_6B => X"8CDEE72871959CEF398CDE2728E727A5000000000000000000004B691E530000",
      INIT_6C => X"2F27272727272727276FE7BA7927272727272769E60000000000000000F6EF7A",
      INIT_6D => X"686868F1BFFFFF2E68686868686F68686868676F27A8BFFFBF4B0BFFFFFF82E7",
      INIT_6E => X"DF2727272727272F686868686868A868A8A8A8A8A8A8A8A8A8A8A868A8A8A868",
      INIT_6F => X"E6E6DFDFDFDFDFDFDFDEDE9EDEDEDE9E9E9EDE9E9E9E9E9EDFDEDEDE9EE7DFDF",
      INIT_70 => X"AFA8686868686F686F686F6F6F6F272727272727272727272727272727E7E7E7",
      INIT_71 => X"2727272727272727272767676767676F6F686F6F6F6FA8686F6FAFA8A8A8A8A8",
      INIT_72 => X"6767672767676767676727272727272727272727272726272727272726272727",
      INIT_73 => X"66DEDEDEDEDEDEDE1E1E1E1E1E1E1E1E26262626262626272767676767676767",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => dina(8),
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => doutb_array(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => doutb_array(8),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(74),
      ENBWREN => enb_array(74),
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => enb,
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__122\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00200000"
    )
        port map (
      I0 => addra(12),
      I1 => addra(13),
      I2 => addra(14),
      I3 => addra(15),
      I4 => ena,
      O => ena_array(74)
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__122\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00200000"
    )
        port map (
      I0 => addrb(12),
      I1 => addrb(13),
      I2 => addrb(14),
      I3 => addrb(15),
      I4 => enb_0,
      O => enb_array(74)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vga_ram_blk_mem_gen_prim_wrapper_init__parameterized74\ is
  port (
    doutb_array : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    \addra_12__s_port_\ : in STD_LOGIC;
    \addrb_12__s_port_\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vga_ram_blk_mem_gen_prim_wrapper_init__parameterized74\ : entity is "blk_mem_gen_prim_wrapper_init";
end \vga_ram_blk_mem_gen_prim_wrapper_init__parameterized74\;

architecture STRUCTURE of \vga_ram_blk_mem_gen_prim_wrapper_init__parameterized74\ is
  signal \addra_12__s_net_1\ : STD_LOGIC;
  signal \addrb_12__s_net_1\ : STD_LOGIC;
  signal ena_array : STD_LOGIC_VECTOR ( 75 to 75 );
  signal enb_array : STD_LOGIC_VECTOR ( 75 to 75 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "INDEPENDENT";
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
  \addra_12__s_net_1\ <= \addra_12__s_port_\;
  \addrb_12__s_net_1\ <= \addrb_12__s_port_\;
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"7E00080000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"00000000FFFFFFFFF7FFFBFFFFB9F003F003001C006003E00001E00000700300",
      INITP_02 => X"00000000000000000000000000000000807FFFFFFFFFFFFFFFFFFFFFFFFFFFF0",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"7F00000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"00000000FFFFFFFFFF9FFFDEBF5CF0023002001800F800400C00600400700300",
      INITP_06 => X"0000000000000000000000000000000088FFFFFFFFFFFFFFFFFFFFFFFFFFFFE0",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"7E0010C008000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"00000003FFFFFFFFFFF62F7700BDFC00000D003801F800000C00000000700300",
      INITP_0A => X"000000000000000000000000000000009EDFFFFFFFFFFFFFFFFFFFFFFFFFFFEC",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"7F0030C008000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"00000001FFFFFFFFFFFCBE7BD2F7F8000019807C00FC00001C00000C00780300",
      INITP_0E => X"0000000000000000000000000000000087FFFFFFFFFFFFFFFFFFFFFFFFFFFFC0",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"4C4C4C4C4C4C4D4D4C4D4D959595958D8D8D9595959595959595959595958DD5",
      INIT_01 => X"959595959595959595D5D59595D5D5D5D5D5D5D5D5D5D5D5D59595959595958D",
      INIT_02 => X"D5D595959595959595958D4D4C4C4D4D4D4D4C4C4C4C4C4D4D4C4C4D95959595",
      INIT_03 => X"DDD595D6DEDDDDDEDEDEDEDED5DEDED5D5D5D5D5D595D6D69595D6DED6D6D5D5",
      INIT_04 => X"95959695959596959596DE9596DEDE969EDEDEDEDEDEDEDEDEDEDDDDD5D5DDDD",
      INIT_05 => X"96DE9696969E9695959595959595959595959695959595959695959595959595",
      INIT_06 => X"00000000094396555555555555559555959595959596969595959696969E9696",
      INIT_07 => X"00E5B167676768F700000000000000000000003020DEDEE77A00000000000000",
      INIT_08 => X"0000000000000000B9B16FB0D4010000000000000000E51D0000000000000000",
      INIT_09 => X"000000002F2F0000000000000000003767B1B1700000000000000000009C7700",
      INIT_0A => X"00000000000000008B28688B000000000000000000EE687171B1940000000000",
      INIT_0B => X"29282828DDEE0000000052A5F743719400000000000000000000302828390000",
      INIT_0C => X"272727272727272727E7B0FFFFED392727272769300000000000000009D57A71",
      INIT_0D => X"686868201CFFFFFF9327686F6867686F682F686F271CFFFFFF0A6FB6FFFF2E68",
      INIT_0E => X"2727272727276F6768686F6F68A86868A8A8A8A8A8A8A8A8A8A8B068A8A8A868",
      INIT_0F => X"E7E7E7DFDFDEDE9EDE9EDE9EDEDEDEDF9E9E9E9E9E9E9E9EDFDFDEDEDFDFE7E7",
      INIT_10 => X"A8A868686F6868686F6F6F6F6F6F2727272727272727272727272727E7E7E7E7",
      INIT_11 => X"2727272727272727676767676F6F67676F6F6F6F6FA8A8A86FA8A8A86FA8A8A8",
      INIT_12 => X"6767276767676767272727672727272727272727272727272727272727272727",
      INIT_13 => X"66DEDEDEDEDEDEDEDE1E1E1E1E1E272626262726262727272767676767676767",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"8C4C4C4C4C4D4D4D4C4D4D8D9595958D8D95958D9595959595958D8D958D95D5",
      INIT_21 => X"9595959595959595D5D5D5D6D5D5D5D5D5D5D595D5D5D5D59595959595958D95",
      INIT_22 => X"9595D5D59595959595954C4C4C4C4D4D4D4D4C4C4C4D4C4D4D4C8D4D95959595",
      INIT_23 => X"95DDD6D6DEDEDEDED5DEDEDEDED5DED5D5D5D5D5D595D5D69695D5D6D695D5D6",
      INIT_24 => X"9595959596959595DED6D6D6DEDEDEDEDEDEDEDEDEDEDED5DED5DED5DDD5DDD5",
      INIT_25 => X"9E96969E96969695959595959595959595959596959595959595959595959595",
      INIT_26 => X"00000000A59E55555555555555559595959595959696969696969596959E969E",
      INIT_27 => X"00E57027272768E6000000000000000000004A95E7E7DEE7D553000000000000",
      INIT_28 => X"0000000000000000B9B06FB0D4010000000000000000E5150000000000000000",
      INIT_29 => X"000000A468E500000000000000000000A48B3800000000000000000000938200",
      INIT_2A => X"00000000000000EE2F2727714A000000000000000000EE307941000000000000",
      INIT_2B => X"3030E60152000000000000004AD5288B00000000000000000049D520682F0000",
      INIT_2C => X"27E7272727272727E76FA5FFFFFF31E727272728DD4900000000000000A59C30",
      INIT_2D => X"68686868F1BFFFFFFF82E7686868686F6F2727274BFFFFFF2E6FE74BFFFFFF65",
      INIT_2E => X"27272727276F6867676868A86868A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A86868",
      INIT_2F => X"E7DFDFDFDFDEDE9EDEDE9EDFDEDEDEDEDE9E9E9E9E9E9EDEDEDEDFDFDFE7E7E7",
      INIT_30 => X"AFA8A8A868686F6F6F6F6F6F6F6767672727272727272727272727E7E7E7E7E7",
      INIT_31 => X"272727272727276727676767676F676F6F6F6F6F6F6FA8A8A8A8A8A8A86FAFA8",
      INIT_32 => X"6767676767676767272767672727272727272727262726262727272727272727",
      INIT_33 => X"66DEDEDE1EDEDEDE1E1E1E1E1E1E1E2626262627272767676767676767676767",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"8C8C4C4C4D4C4C4D4D4D4D8D959595959595958D9495959595959595958D95D5",
      INIT_41 => X"95959595959595D595D5D595D5D5D5D5D5D5D5D5D5D5D5D59595959595958C8D",
      INIT_42 => X"D695959595959595954D4C4C4C4C4C4C4D4D4C4C4C4C4C4D4C4C4C8D95959595",
      INIT_43 => X"D5D5D6D5DDDEDEDDD5DEDEDEDEDED5D5D5D5D5D5D5D5D5D5D6D6D69595D5D5D5",
      INIT_44 => X"959595959696D695D6DEDEDEDDDEDDDDDEDEDEDEDEDEDEDEDEDDD5D5D5D5D5D6",
      INIT_45 => X"9E969E9E9E969695959595959595959595959595959595959595959595959595",
      INIT_46 => X"000000004B9F555555555555555555959595959596959596959696969696969E",
      INIT_47 => X"00E5B0272727288C01000000000000000000F627DEDEDEDF2037000000000000",
      INIT_48 => X"000000000000000079B06FA8D4000000000000000000E5150000000000000000",
      INIT_49 => X"0000098BB2E50000000000000000000000000000000000000000000000D47900",
      INIT_4A => X"00000000000000E56827676826A5000000000000000000000000000000000000",
      INIT_4B => X"000000000000000000000000E628E727EE0000000000000000EE20272F8B0100",
      INIT_4C => X"A531E7E7E7E7E7E6F0ADFFFFFFD4E72727272727284A00000000000000000000",
      INIT_4D => X"6868686F270AFFFFFFFF93A8E72727E7E7E7A81CFFFFFFBF39272F2765FFFFFF",
      INIT_4E => X"272727276F6F68686868A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A868A8A868",
      INIT_4F => X"DFDFDEDFDEDEDEDEE79E9EDE9EDEDEDE9E9EDE9E9E9EDEDEDFDFDEDFE7E72727",
      INIT_50 => X"AFA8A8A86F6F686F6F6F6F6F676F67272727272727272727272727E72727DFE7",
      INIT_51 => X"2727272767672767676F6F6F6F6F6F6F6F6F6FA8A8A8A8A8A8A8A8A8A8A8AFAF",
      INIT_52 => X"2767276767276727272727272727272727272727261E27261E27272727272727",
      INIT_53 => X"66DEDE1E1E1E1EDE1E1EDE1E26271E2626262726276727276767672767676767",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"8D4C4C4D4C4D4C4D4D4D4D8D95958D9595959595959595959595959595958DD5",
      INIT_61 => X"959595959595959595D6D5D5D5D5D5D5D5D5D5D5D5D5D5D5D595959595958D8D",
      INIT_62 => X"D595959595959595954D4C4C4D4C4C4C4C4C4C4D4D4C4C4D4C4C4C4C8D959595",
      INIT_63 => X"D5D5DED5D5DDDEDEDDD5D5DEDDDED5D5D5D5D595D595D5959595D59595D59595",
      INIT_64 => X"959695959596969595DEDEDEDEDEDEDEDEDEDEDEDDDEDED5D5DED5D5D5D5D5D5",
      INIT_65 => X"969E969E96959595959595959595959596969595959595959595959595959595",
      INIT_66 => X"00000000F19E5555555555555555559595959595969696959596969696969696",
      INIT_67 => X"00E5702727272727A50000000000000000009C20DEDEDEDE20DD000000000000",
      INIT_68 => X"0000000000000000B9B0AFB014000000000000000000E51D0000000000000000",
      INIT_69 => X"000979B168E50000000000000000000000000000000000000000000093FA7000",
      INIT_6A => X"00000000000009D528272767681DA40000000000000000000000000000000000",
      INIT_6B => X"00000000000000000000000127E7E7289D00000000000000009C28272727A400",
      INIT_6C => X"FFFF650B79790A5CBFFFFFFFEE6F27272727272727DEA5000000000000000000",
      INIT_6D => X"686868686F270BFFFFFFFF76DC0A82820B1CB7FFFFFFBF82E72F272768EEFFFF",
      INIT_6E => X"272727676F6F6F6F6868A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8AF6FA8",
      INIT_6F => X"DFDFDFDFDEDEDFDE9EDEDFDFDFDF9EDEDFDEDEDEDE9EDFDFDFDEE7E7E7E7E727",
      INIT_70 => X"AFAFAFAF686F6F6F67676F676767672727272727272727272727E7E7DFE7E7DF",
      INIT_71 => X"27272727676767676F6F6F6F6F6F6F6F6F6F6FA8A8A8A86FA8A86FA8AFA8A8AF",
      INIT_72 => X"672727276767272767272727272727272727261E272727272727272727272727",
      INIT_73 => X"66DEDEDEDE1E1E1E1E1E1E1E26262727271E2727276727276767676767676767",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => dina(8),
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => doutb_array(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => doutb_array(8),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(75),
      ENBWREN => enb_array(75),
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => enb,
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__36\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00200000"
    )
        port map (
      I0 => addra(12),
      I1 => addra(13),
      I2 => addra(14),
      I3 => addra(15),
      I4 => \addra_12__s_net_1\,
      O => ena_array(75)
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__36\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00200000"
    )
        port map (
      I0 => addrb(12),
      I1 => addrb(13),
      I2 => addrb(14),
      I3 => addrb(15),
      I4 => \addrb_12__s_net_1\,
      O => enb_array(75)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vga_ram_blk_mem_gen_prim_wrapper_init__parameterized75\ is
  port (
    doutb_array : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC;
    enb_0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vga_ram_blk_mem_gen_prim_wrapper_init__parameterized75\ : entity is "blk_mem_gen_prim_wrapper_init";
end \vga_ram_blk_mem_gen_prim_wrapper_init__parameterized75\;

architecture STRUCTURE of \vga_ram_blk_mem_gen_prim_wrapper_init__parameterized75\ is
  signal ena_array : STD_LOGIC_VECTOR ( 76 to 76 );
  signal enb_array : STD_LOGIC_VECTOR ( 76 to 76 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "INDEPENDENT";
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"7F80100000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"00000017FFFFFFFFFEFFFDFDFFEBFC000021003E03FF00003C02001C00780300",
      INITP_02 => X"0000000000000000000000000000000087FFFFFFFFFFFFFFFFFFFFFFFFFFFFE0",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"7F00000010000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000FFFFFFFFFFFFFFFFE7FFFFF800021803C01FF0001FC02003C00780300",
      INITP_06 => X"000000000000000000000000000000009FFFFFFFFFFFFFFFFFFFFFFFFFFFFFD0",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"3D40402010000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"00000017FFFFFFFFFFE85FFFA15FFFD0024080FD05FFD005F811C0BDFF7FFDEC",
      INITP_0A => X"00000000000000000000000000000000B7FFFFFFFFFFE7FFFFFFFFFFFFFFFFD0",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"FE7C000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"000000FFFFFFFFFFFFFFFFFFDE7FFFF803107FFFFFFFF81FFFFFE1FFFFFFFFFF",
      INITP_0E => X"00000000000000000000000000000000BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD0",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"4D4D4C4C4C4D4D4C4D4D4D959595959595959595959595959595959595958DD5",
      INIT_01 => X"95959595959595959595D5D5D5D5D5D5D5D5D5D5D5D5D5D5959595958D8D4C4D",
      INIT_02 => X"D59595959595954D4C4C4C8D4C4C4C4C4C4C4C4C4D4D4C4D8D8D954C95959595",
      INIT_03 => X"D5D5D5D5D5D5D5D6D5D5DED5DDDED6D5D5D59595D5D5D5D5959595D595959595",
      INIT_04 => X"9595959595D6D5D6D6DEDEDEDDDEDEDEDEDEDEDEDEDEDEDDD5D5D5D5D5D59595",
      INIT_05 => X"9E96969695959595959595959595959595959595959595959595959595959595",
      INIT_06 => X"0000005B9595555555555555555595969595959695969695959596969696969E",
      INIT_07 => X"00DD6827272727288B0000000000000000004227DEDEDEDEE743000000000000",
      INIT_08 => X"0000000000000000B9B0AFA814010000000000000000E5150000000000000000",
      INIT_09 => X"9B82686768DD0000000000000000389B00000000000000000000007868B17000",
      INIT_0A => X"00000000000038682727276767681E3700000000000000000000000000000000",
      INIT_0B => X"000000000000000000004AE7E7E7E7278C090000000000000042282727284A00",
      INIT_0C => X"FFFFFFFFFFFFFFFFFFFFFFA5A8E72727272727272768DDF70000000000000000",
      INIT_0D => X"686F686F6F6F278176FFFFFFFFFFFFFFFFFFFFFFFF2E79276F6F6F6F27A865FF",
      INIT_0E => X"27276768686F686868A8A8A8A8A8B0A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8686F",
      INIT_0F => X"DFDEDFDFDFDEDFDEDEDEDEDEDEDFDE9EDE9EDFDEDEDFDFDEE7E7E727E7272727",
      INIT_10 => X"AFAFAFA8A86F6F6F6F6F6F67676767672727272727272727272727E7E6E7E7E7",
      INIT_11 => X"27272727676767676F6F676F6F6F6F6F6868A8A8A8A8A8A8A8A8AFA8A8AFAFAF",
      INIT_12 => X"676727272727272727272727272727272627262627261E272727262627272727",
      INIT_13 => X"66DEDEDEDE1E1E1E1E1E1E1E2726272626272727272767676767676767676767",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"8D4D8D4C4C4D4D8C4C4D559595959595959595958D9595959595959595958DD5",
      INIT_21 => X"95959595959595959595D5D5D5D5D5D5D595D5D5D5D5959595959595958C8D4D",
      INIT_22 => X"959595959595954D4C4C4C4C4C4C4C4C4C4C4C4C4D4C4D8D8D8D959595959595",
      INIT_23 => X"D5D5D5D5D5D5D5D5D5D5DEDDDED5D6D6DED6D595D6D5D59595959595D5959595",
      INIT_24 => X"95959595D5D6DEDEDEDE96DEDEDEDEDEDEDEDEDEDEDEDEDED5D5DED6D5D59595",
      INIT_25 => X"9596969695959595959595959595959595959595959595955555959595959595",
      INIT_26 => X"000000399F95959555555555555595959555959596959596959696969E959E96",
      INIT_27 => X"00DD68272727272079000000000000000052DEDFDEDEDEDEDEDE5B0000000000",
      INIT_28 => X"000000000000000070B06FA814000000000000000000DD150000000000000000",
      INIT_29 => X"1E68672768DD000000000000000094D49B000000000000000000936F68B07000",
      INIT_2A => X"0000000000002F6827276767676768682FA4000000000000000000000000498A",
      INIT_2B => X"0000000000000000A52820E7E7E7E72728F700000000000052DE272727287900",
      INIT_2C => X"EEFFFFFFFFFFFFFFFF764B2F272727272727272727272F27E69C000000000000",
      INIT_2D => X"68686F6F686F6F27A89376FFFFFFFFFFFFFFFF364B68276F686F6F2F6F2727C2",
      INIT_2E => X"67676F68686FA8A8A8A8A8A8A8A8B0B0A8A8A8A8A8A8A8A8A8A8A8A8A86FA868",
      INIT_2F => X"E6DEDFDFDFDEDFE7DFDFDEDEDFDEDFDEDE9EDFDFDEE7DEE7E7E7E7E727272727",
      INIT_30 => X"A8A8A8A8A8AF6F6F6F6F6F276767672767672727272727272727E727E7E7DEE7",
      INIT_31 => X"276727276767676F6F6F6F6F6F6F6F686F6F6FA8AFAFA8A8A8AFAFAFAFA8A8AF",
      INIT_32 => X"2767672767272727272727272727271E2627272626261E272727272727272727",
      INIT_33 => X"67DEDE1E1E1E1E1E1E1E1E1E2626272727272727276767676767676767676767",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"4D4D4D8D4D4D4D8D8D4C4C9595959595954C4C8D9595959595959595954C8CD5",
      INIT_41 => X"9595959595959595D595D5D5D5D5D5D5D5D5D5D5D595D595959595958C8D8C4D",
      INIT_42 => X"9595959595554D4D4C4C4C8D4C4C4C4C4C4C4C4C4C4D8D8D9595959595959595",
      INIT_43 => X"9595D6D5DED5D5D5D5D5D5D5DED6D6D59695D595D5959595959595959595D595",
      INIT_44 => X"9595959595D6D6DED6DED6DEDDDEDDDDDEDDD5D6D6DEDEDEDED5DED595D69595",
      INIT_45 => X"9596959595959595959595959595959595959595959595959595959595959595",
      INIT_46 => X"EEEEEEF096959595955555959555959595959595969695959596969696969595",
      INIT_47 => X"EE7068272727DE27DE38EEEEEEEEEEEEEE94E7DEDEDEDEDEDEE79CEEEEEEEEEE",
      INIT_48 => X"3737363637373736CBA86FA81D373636373737363736701D373737F63637F6F6",
      INIT_49 => X"686727276870F6F6F6F7F636F7F62FB11E939B000000005341CBB06F6FA88237",
      INIT_4A => X"F6F7F7F6F638DD2F276767676767276769677942A449000000000152F6E6D568",
      INIT_4B => X"000000004AA54A39E720E7E7E7E7DEE72839EEF6F6F6EEEE942827272727DE38",
      INIT_4C => X"27394B1CA5A55C937A68E727272727272727272727272727281F794AA5520100",
      INIT_4D => X"686868686868686F6727A879531CA5A51C4B79682767676768676F6F67672727",
      INIT_4E => X"676F6F6F6868A8A8A8A8A8A8A8A8F0B0B0B0A8A8A8A8A8A8A8A8A8A8A8A8A868",
      INIT_4F => X"DEDEDEE7E6DEDFDFDFDFDFDEDFDEDEDFDFDFDFDEDFE7E7E7E7E7E727E7272767",
      INIT_50 => X"A8A8A8A86FA8676F6F6F67676767672767272727272727272727E727DFDEE6E6",
      INIT_51 => X"6767676767676F6F6F6F6F6F6F6F6F6FA86F6FA8AFAFA8A8A8AFA8A8AFA8A8AF",
      INIT_52 => X"67672727672727272727272727272726272727E6E62627272727272727272727",
      INIT_53 => X"67DE1E1EDE1E1E1E1E26271E2666662726272767276767676767676767276727",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"4D4C8D4D4C8D4C4C8C4C8D9595958D9595958D9595959595959595958D8C8CD5",
      INIT_61 => X"95959595959595D5D5D5D5D5DED5D5D5D5D5D5D5D59595959595958D8D8D8C4C",
      INIT_62 => X"9595959595954C4C4D4C4C4C4C4C4C4C8D4D4C4C4D8D4C959595959595959595",
      INIT_63 => X"9595D5D5D5D5D5D5D5DDD5D5D5D6D5D5D5D59595959595959595959595959595",
      INIT_64 => X"9595D6D5D5D6D6DEDEDEDEDED5DEDEDEDEDEDEDEDEDEDE969595959595959595",
      INIT_65 => X"9696959595959555559595959595959595959595959595959595959595959595",
      INIT_66 => X"9E9E9E9655555555955555955595555595959595969595959596959696959696",
      INIT_67 => X"68672727262727DFDF2727272727E7E7E7E7DEDEDEDEDEDEDEDEDFE7DFDFDFDF",
      INIT_68 => X"B1B0B0B0B0B0B0B0AF6F6FAFAFB0B0B0B0B0B0B0B0B0A8AFB0B16868A8686868",
      INIT_69 => X"27272767276768686868686868686F676FB126CB8282CB1EB1B06F6F6F6768B1",
      INIT_6A => X"28282828282827272767272767676767676F686827D58B828282CC1E68B16867",
      INIT_6B => X"7A3A3A4B95E72820E7E7E627E7E7E7E7E7272828282828282827272727272768",
      INIT_6C => X"6727E727272727E7E72727272727272727272727272727272727282827958B42",
      INIT_6D => X"68686868686868686F686F27272727272727276F6F6F6760606F6F6F2F6F6F67",
      INIT_6E => X"6F68686868A8A8A8A8A8A8A8A8A8A8B0B0F0A8B0B0F0A8A8A8A8A8A8A8A8A868",
      INIT_6F => X"E7E7E7DEE7DEDFDFDFDFE7DFDFDFDEDFDEDEE7E7DFDFE7E72727272727276767",
      INIT_70 => X"6FAFA8AF6F6F6F6F6F6F67676767276767272727272727272727DF27E7E7E7DE",
      INIT_71 => X"67676767676F6F6F6F6F6F686F6F6F6F6FAFAFAFAFA8AF6FAFAFAFA8A8AFAFAF",
      INIT_72 => X"2767676767272767272727272627272726262727272627272727272727272727",
      INIT_73 => X"67DE1E1E1E1E1E1E271E27262667676767676767676767676767676767676767",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => dina(8),
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => doutb_array(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => doutb_array(8),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(76),
      ENBWREN => enb_array(76),
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => enb,
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__123\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00200000"
    )
        port map (
      I0 => addra(13),
      I1 => addra(12),
      I2 => addra(14),
      I3 => addra(15),
      I4 => ena,
      O => ena_array(76)
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__123\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00200000"
    )
        port map (
      I0 => addrb(13),
      I1 => addrb(12),
      I2 => addrb(14),
      I3 => addrb(15),
      I4 => enb_0,
      O => enb_array(76)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vga_ram_blk_mem_gen_prim_wrapper_init__parameterized76\ is
  port (
    doutb_array : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    \addra_12__s_port_\ : in STD_LOGIC;
    \addrb_12__s_port_\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vga_ram_blk_mem_gen_prim_wrapper_init__parameterized76\ : entity is "blk_mem_gen_prim_wrapper_init";
end \vga_ram_blk_mem_gen_prim_wrapper_init__parameterized76\;

architecture STRUCTURE of \vga_ram_blk_mem_gen_prim_wrapper_init__parameterized76\ is
  signal \addra_12__s_net_1\ : STD_LOGIC;
  signal \addrb_12__s_net_1\ : STD_LOGIC;
  signal ena_array : STD_LOGIC_VECTOR ( 77 to 77 );
  signal enb_array : STD_LOGIC_VECTOR ( 77 to 77 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "INDEPENDENT";
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
  \addra_12__s_net_1\ <= \addra_12__s_port_\;
  \addrb_12__s_net_1\ <= \addrb_12__s_port_\;
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"FC00000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"400005FFFFFFFFFFFFFFFFFFFFFFFFD1C00417FBFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_02 => X"00000000000000000000000000000000FFFFFFFFFFFFBFFFFFFFFFFFFFFFFFF2",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"FC00000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"00000FFFFFFFFFFFFFFFFFFFFFFFF98000016DFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_06 => X"00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"D400000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"12001FFFFFFFFFFFFFFFFFFFFFFFFE0000015BFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_0A => X"00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"8000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"80040FFFFFFFFFFFFFFFFFFFFFFFEE0000000BFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_0E => X"00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"4D4D4C4C4C4C4C8C4C8C8D8D958D8D958D8D959595959595959595958D8D8DD5",
      INIT_01 => X"959595959595D5D595D5D5D5D5D5D5D6D5D5D5D5D595D5D5959595958C8D958C",
      INIT_02 => X"9595954D4D4D4C4D4C4C4C4C4C4C8C4C4C4C4C8D4C8C8D958D95959595959595",
      INIT_03 => X"95D6DDD6DED6D5D5DDDDD5D5D5D5D5959595959595959595959595D59595D595",
      INIT_04 => X"959595D5D5DEDED6DEDEDED5DEDED5DEDEDEDEDEDEDDD5959595959595959595",
      INIT_05 => X"9595959695959555555595959595959595959595959595959595955595959595",
      INIT_06 => X"9555555555559595555555559555959555959595969595959595959695959696",
      INIT_07 => X"272727262626DEDEDEDFDEDEDEDEDEDEDEDEDEDEDEDEDEDEDEDEDE9E9E969696",
      INIT_08 => X"A8A8AF6F6FAFAFAF6FAF6FAFAFAFAFAFAFAF6FAFA8AF6FAF6F6F6F6F6F676767",
      INIT_09 => X"676F2727272767272727672727676767676F6F68A8A8A8686F6F6F6F68AF6FAF",
      INIT_0A => X"27272727272727676727276767676F6767676767686868686868686867676727",
      INIT_0B => X"2820E7E7E7E7E7E7E7DFE6E7E727E7E7E7E7E727E72727272727272727E72727",
      INIT_0C => X"6F27676727276727272767272727276727272727272727272727DF27E7E7E728",
      INIT_0D => X"6868A8A86F68686F6F6F68686F6F6F6F6F6F686F6F6F6F6767686F6F2F276768",
      INIT_0E => X"6F68A8A8A8A8A8A8A8B0A8B0B0A8A8A8B0A8B0B0B0A8A8A8A8A8AFA8AFA8A868",
      INIT_0F => X"DF27DEDEDEDEDFDFDFDFDFDEDEDEDEDEE7E7DEE7DE27DF27272727272767676F",
      INIT_10 => X"AFAFAFAF6F6F6F6F676F676767276767272727272727272727272727DFE727E7",
      INIT_11 => X"6767676F6FA86F6F6F6F6F686FAFAFA8AFAFAFAFAFAFAFA8AFAFAFAFAFAFA8AF",
      INIT_12 => X"276767676727272727272727272727271EE61E27262627272727272727276727",
      INIT_13 => X"661E1E1E1E1E1E26272666672667676767676767676767676767676767676767",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"8D4D4C4D4D4D8D4C8C8C8D8D95958D95958D8D9595959595959595958D8D8DD5",
      INIT_21 => X"95959595959595D5D5D5D5D5D5D5D5D5D5D5D5D59595D5959595958C8C4C8C4C",
      INIT_22 => X"95954D4D4C4D4C4D4C4C4C4C4C4C4C4C4C4C4D4D4C8D8D959595959595959595",
      INIT_23 => X"96D5D5DED6D5D5D5D5D5D5D5D595959595959595D59595959595959595D59595",
      INIT_24 => X"95959595D6D6DEDED6DEDEDEDEDEDDDEDEDDDDD5D5DED5959595959595959595",
      INIT_25 => X"9595959595955555555595559595959595959595959595959595959595959595",
      INIT_26 => X"9555555555555555555555559555959595959595959595959595969695969596",
      INIT_27 => X"272727272627DFDEDEDEDEDEDEDEDEDEDEDEDEDEDEDEDEDEDEDE9E9E96969595",
      INIT_28 => X"A8A86FAFAFAFAFAF6FAFAFAFAFAFAFAFAFAFAFAF6F6FAFAF6F6F6F6F6F676767",
      INIT_29 => X"6727272767672727272727276727676767676F6F6F67676F6F6F6F6F6F67A86F",
      INIT_2A => X"2727272727272727272727676767676767676767676767676767676767272727",
      INIT_2B => X"E6E6E6E6E7DEE6E7E7DFDFE7E7E7E727E72727E72727E7272727272727272727",
      INIT_2C => X"27276F672727272727272727272727272727272727E7E72727E7DFE7E7E6E6E7",
      INIT_2D => X"6868686F6F686F6F686F6FA8686F6F686F6F6F6F6F6F6F6F676868672F272767",
      INIT_2E => X"6FA8A8A8A8A8A8A8B0B0B0B0A8A8A8B0F0B0B0B0A8A8A8A8A8A8A8A8A8AFAFA8",
      INIT_2F => X"DEDFDFDEDEDFDFDEDFDFDEDFDEDEE7E7DEDEE7DF27272727272727276767676F",
      INIT_30 => X"A8AFAF6F6F6F6F676F6F67676727672767272727272727272727272727271FDF",
      INIT_31 => X"67676F6F6F6F6F67AFA86F6F6FAFAFAFAFAFAFAFA8AFA8A8A8A86FAFA8A8A8A8",
      INIT_32 => X"676767676727276727272727272726271E262726272727272727276767676727",
      INIT_33 => X"671E1E1E66262626676767676667676767676767676767676767676767676767",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"4C4D4C4C4D4C4D4C8C8D8D959595958C958C8D8D959595959595958D8C958DD5",
      INIT_41 => X"95959595959595D5D5D5D5D5D595D5D5D5D5D5D5D5D5D5D5958C958D4C4D8D4D",
      INIT_42 => X"95958D554C4C954C8C4C4C4C4D4C4C4C4C4C4C4C4D8D8D959595959595959595",
      INIT_43 => X"9595D5D5D5D5D5D5D59595D5D595959595959595959595959595959595959595",
      INIT_44 => X"9595959595DEDE969696DEDED5DEDED5DEDDDDD5D5D5DE959595959595959595",
      INIT_45 => X"9595959555955555555555559595959595959595959595559595959595959595",
      INIT_46 => X"9555555555555555555555555555959595959595959596969595959596969595",
      INIT_47 => X"2726E626E627DEDEDEDEDEDEDEDEDEDEDEDEDEDEDEDEDEDEDE9E9E9E95959595",
      INIT_48 => X"A86F6FAF6FAFAFAFAF6F6F6FAFAFAFAFAFAFAFAF6FAFAF6F6F6F6F6F6F672767",
      INIT_49 => X"272727272767672727672727672727676F67676F6F6F6F6F6F686F6F6F6F6FA8",
      INIT_4A => X"27272727272727276727276767676767672767676767676767676767676F6767",
      INIT_4B => X"E6E6E7E6DEE7E6E6DEDFE7E7E7E6E727E727E72727DF27272727272727272727",
      INIT_4C => X"67676767676F2727272727272727272727272727272727E7E7E7E7E7E7E7E6E7",
      INIT_4D => X"6FA8686F6F686F68686F6F6FA86FAF686F6F6F6F6F6F6F676767676F676F2727",
      INIT_4E => X"6FAFA8A8A8A8A8A8A8B0B0B0A8B0B0A8F0A8A8A8A8A8A8A8A8A8A8A8A8AFA8A8",
      INIT_4F => X"DFDFDF27DFDF27DEDEDFDEDEDEDFDEDEDFDEE727272727272727276F6F67686F",
      INIT_50 => X"6F6F6FAF6F6F6F67676767676F67272767272727272727272727272727E7E7DE",
      INIT_51 => X"6767676F6F6FAF6F6FAFAFAFAFAFAFA8AFAFA8A8A8A8A8A8A8AFA8AFA8A8A8AF",
      INIT_52 => X"6767676767676767272727272626272727262727272727272727276767676767",
      INIT_53 => X"67261E6666266666676767676767676767676767676767676767676767676767",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"4C4C4C4D4D4D8D8D8D95958D95958D8C958D8D959595959595959595958C4CD5",
      INIT_61 => X"95959595959595D5D5D5D5D5D5D5D5D5D5D5D5D595D5D5D5958D4D8D8C8D8D4C",
      INIT_62 => X"9595954C4D4C8D8C8C4C8C4C4C4C4C4C4C4C4C4D8D8C8D8D9595959595959595",
      INIT_63 => X"9595D595D5D5DDD5D5D595D5D595959595959595959595959595959595959595",
      INIT_64 => X"9595959595DEDEDE9596DEDED5DEDDD5D5DED5D5D5D5D5959595959595959595",
      INIT_65 => X"9695955555555555555555959595959595959595959555959595959595959595",
      INIT_66 => X"9555555555555555555555559555959595959595959595959595969696969595",
      INIT_67 => X"27E6E6E6DEDEDEDEDEDEDEDEDEDEDEDEDEDEDEDEDEDEDEDE9E9E969595559595",
      INIT_68 => X"6FA8AFAFA86F6F6F6FAFAFAF6FAFAFAF6F6FAFAFAFAF676F6F6F6F6767276727",
      INIT_69 => X"6727676727272767672727676767676767676F6F6F6F6F6F6F6F686F67A8A8A8",
      INIT_6A => X"2727272727272727272767672767676767676767672767676767676767676767",
      INIT_6B => X"E7E7DEE7E6DEE6E7E6E6E7E7E7E7E7E7E7E7E7E727E727272727272727272727",
      INIT_6C => X"67672767676767272727272727272727272727E7272727E7E7DEE7E7E7E6E6E6",
      INIT_6D => X"A8A8A86868686F68686F6F6F6F6F6F68686F6F6F676F6F67676F6767676F2727",
      INIT_6E => X"AFA8A8A8A8B0B0A8A8A8B0B0B0B0A8A8A8A8B0A8A8A8A8A8A8A8AFAF68A8A8A8",
      INIT_6F => X"27DEDEDFDFDEDFDEDEDEDEDEDE1FDEDFE7DEE7DF272727272767676F6F6F686F",
      INIT_70 => X"AFAF6F6F6F6F6F67676767676767672727672727272727272726262627272626",
      INIT_71 => X"6F67676F6F6FAFAFAFA8AFAFAFA8AFAFAFAFAFAFAFA8A8A8A8A8A8A8A8A8AFAF",
      INIT_72 => X"6767676767676727262727272726272727262726262627276727676767676767",
      INIT_73 => X"A71E6666666667666667676767676767676F6767666767676767676767676767",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => dina(8),
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => doutb_array(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => doutb_array(8),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(77),
      ENBWREN => enb_array(77),
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => enb,
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__37\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00200000"
    )
        port map (
      I0 => addra(13),
      I1 => addra(12),
      I2 => addra(14),
      I3 => addra(15),
      I4 => \addra_12__s_net_1\,
      O => ena_array(77)
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__37\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00200000"
    )
        port map (
      I0 => addrb(13),
      I1 => addrb(12),
      I2 => addrb(14),
      I3 => addrb(15),
      I4 => \addrb_12__s_net_1\,
      O => enb_array(77)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vga_ram_blk_mem_gen_prim_wrapper_init__parameterized77\ is
  port (
    doutb_array : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC;
    enb_0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vga_ram_blk_mem_gen_prim_wrapper_init__parameterized77\ : entity is "blk_mem_gen_prim_wrapper_init";
end \vga_ram_blk_mem_gen_prim_wrapper_init__parameterized77\;

architecture STRUCTURE of \vga_ram_blk_mem_gen_prim_wrapper_init__parameterized77\ is
  signal ena_array : STD_LOGIC_VECTOR ( 78 to 78 );
  signal enb_array : STD_LOGIC_VECTOR ( 78 to 78 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "INDEPENDENT";
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"8000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"00043FFFFFFFFFFFFFFFFFFFFFFFFE0000001DFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_02 => X"00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDE",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"90107FFFFFFFFFFFFFFFFFFFFFFFF80000021FFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_06 => X"00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"C000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"8810FFFFFFFFFFFFFFFFFFFFFFFFD00000000FFFFFFFFFFFFFFFFFFFFFFFFFFE",
      INITP_0A => X"00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"4000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0142FFFFFFFFFFFFFFFFFFFFFFFFB80000023FFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_0E => X"00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFB",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"4C8C4C4C4C4D4C8C8D8D8D95958D8D9595958C958D959595958D8D954C8C8DD5",
      INIT_01 => X"9595959595D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D59595958D8D958C4C8D4C",
      INIT_02 => X"958D4C4C4C4C4C8D8C4C8C4C4C4C4C4C4C4C4C4C8D8C8D959595959595959595",
      INIT_03 => X"95D5D59595D5D595D5D595D59595959595959595959595959595959595959595",
      INIT_04 => X"959595DE95DEDE9695DEDEDEDED5D5DEDEDED5D6D6D5D5959595959595959595",
      INIT_05 => X"9595555595555555555555559595959595959595559595955595959595959595",
      INIT_06 => X"955555555555554D555555959555559595959595959595959695959596959695",
      INIT_07 => X"26E6E6DEDEDEDEDEDEDEDEDEDEDEDEDEDEDEDEDEDEDEDEDE9E96969595955555",
      INIT_08 => X"6FA86FAF6F6F6FAFAFAFAFAFAFAFAFAFAFAFAFAF6FAF6FAF6767676727672727",
      INIT_09 => X"6767676767276727676727272767676767676F6F6F6F6F6F6F6F6F6F6FAFAFAF",
      INIT_0A => X"6727272727272727272767676767676767676767276767672767676767676767",
      INIT_0B => X"E6DEDEDEE6E6DEDEE7E7E7E6E7E7E7E7E7E7E7272727E7272727272727272727",
      INIT_0C => X"6727676727676727272727272727272727272727272727E7E7E7DEDEE6E6E6E6",
      INIT_0D => X"A8A86F6F68686868686F6F6F6F6F6F6F6F6F6F6F6F676F67676F672767272727",
      INIT_0E => X"A8AFA8A8A8F0B0A8A8A8A8F0F0A8B0F0A8A8A8B0A8A8A8A8AFA8A8A86FA8A8A8",
      INIT_0F => X"DFDFDEDFDFDEDEDEDEDEDEDEDF27DEDFE7E7272727272727676F6F676F6FA8AF",
      INIT_10 => X"AFAFAF676F6F6767676767676767676767272727272727272627E626271F27DF",
      INIT_11 => X"6FAF6F6FAFAFA8AFA8AFAFAFAFAFA8A8AFAFA8A8A8A8A8AFA8A8A8A8AFA8A8AF",
      INIT_12 => X"6767676767676767672626262726272726262767672767272767676767676767",
      INIT_13 => X"A7666666666766676767676767676767676F676F67676F676767676767676767",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"4C4C4C4C4C4C8C4C4C8D8D9595958D8D8C9595959595959595958D8C8C8D4CD5",
      INIT_21 => X"959595959595D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5959595958D8C8C8C8D4C4C",
      INIT_22 => X"95958D4C4C4C4C8C4C4C4C4C4C4C4C4C4C4C4C4C4C958D959595959595959595",
      INIT_23 => X"D5D5D59595D5D5DDD595D5959595959595959595959595959595959595959595",
      INIT_24 => X"D59595D6D6DEDED695D6DEDEDED5DEDEDDDDD5D6D6D6D6D69595959595959595",
      INIT_25 => X"9595555555554D55555555959595959595959595959555559595959595959695",
      INIT_26 => X"9555555555559555555555955595959595959595959595969596969695959595",
      INIT_27 => X"E6E6E6DEDEDEDEDEDEDEDEDEDEDEDEDEDEDEDEDEDEDEDEDEDE9E969696959595",
      INIT_28 => X"AF6F6FAF6F6F6F6FAF6FAFAFAFAFA86FAFAFAFAFAF6F6F6F6F67272727272727",
      INIT_29 => X"6767676F676767676767272727676F6F6F67676F6F6F676F6F6F6F6F6FAFAF6F",
      INIT_2A => X"27272727272727272727272767676767676767276767676F6767676767672767",
      INIT_2B => X"E7DEDEE7DEE6E7E7E7DFE6E7E6E727E7E7E7E727272727272727272727272727",
      INIT_2C => X"672767272727272727272727272727272727272727E7E7DEE7E7DEDEE7E7DEE6",
      INIT_2D => X"AFA8A86F686FA868AF6F6F6F6F6F6F6F676F6F6F6F6F6767676F676767676767",
      INIT_2E => X"A8A8A8A8A8A8A8B0F0B0F0A8F0B0A8B0A8A8A8A8A8A8A8A8AFA8686F6868A8A8",
      INIT_2F => X"1FDFDE27DEDFDEDEDEDEDF1FDEDFDFDEDF2727272727272767676F6FAF6FA8A8",
      INIT_30 => X"AFAFAFAF676F6F6F676767676767672767272727262727272727271E272727DF",
      INIT_31 => X"AFAFAFAFAFA8AFAFA8AFA8A8A8A8AFA8AFA8A8A8A8AFA8AFA8A8A8A8A8AFAFAF",
      INIT_32 => X"6667676767676767676767272627262726276767676727672767676767AF6F6F",
      INIT_33 => X"A766666767676767676767676767676767A767676F6767676767676767676767",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"4C8C4C4C4D4C4C8D8C8D8D95958C959595959595958D8D8D8D8D8C8C4C4C8DD5",
      INIT_41 => X"95959595D5D5D5D5D5D595D5D5D5D5D5D5D5D5D595959595958D4C4C8C4D4C4C",
      INIT_42 => X"95958D4C8C4C4C4C8C8D4C4C4C4C4C4C4C4C4C4C8D9595959595959595959595",
      INIT_43 => X"D5D5D5D595D5DED5D595D5959595959595959595959595959595959595959595",
      INIT_44 => X"D59595D6D5D5DDD5DDD5DDD5DDD5D5DDDDD5D5D5D6D6D6959595959595959595",
      INIT_45 => X"5595555555555555955555959595555595959595955595959555959595959595",
      INIT_46 => X"5555555555555555555555959595559595959595959595959596959595959595",
      INIT_47 => X"2626DEDEDFDEDEDEDEDEDEDEDEDEDEDEDEDEDEDEDEDEDE969695969555955555",
      INIT_48 => X"AF6F6FAF6F6FAF6FAFAFAF6F6FAFAF6FAF6F6F6F6F6F6F6F67672727272727E6",
      INIT_49 => X"6767276767676767676767676F6F67676F676F6F6F6F676F6FAF6FAF6FAFAF6F",
      INIT_4A => X"2727272727272727272767676767272767676767676767676727676727276767",
      INIT_4B => X"DEDEDEDEE6E6E6DEE6DFE7E7E7E7E7E7E7E7E7E7272727272727272727272727",
      INIT_4C => X"676727272727272727272727272727272727E727E7E7E7DEDEDEDEDEE7E6DEDE",
      INIT_4D => X"67A86F6F6FAF6F6F6F686F6F6F6F6F6F6F676F6F6F6F6F6F676F676767672767",
      INIT_4E => X"A8A8A8A8A8B0B0B0F0B0B0B0A8A8A8A8A8A8A8A8A8A8A8A8AFA8686F6F686FAF",
      INIT_4F => X"27DEDEDE1FDFDEDEDEDEDE27DEDFDFDF272727272727676767676FA8A8A8A8AF",
      INIT_50 => X"AFAFAF6F676F676F6767676767676767272727272626272727272727272727DE",
      INIT_51 => X"AFAFAFAFA8AFAFAFAFA8A8E8E8E8E8A8A8AFE8E8A8A8AFAFA8A8A8A8AFAFAFAF",
      INIT_52 => X"676767676767676767676767676767272727676767676767676767676F676FAF",
      INIT_53 => X"AF66666766676766676767676767676767A7AF6F676767676F6F676767676767",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"4C4C4C4C4C4C8C8D8C958C8D8D8C8C95959595958D95958D8D8C8C8D4C8C8DD5",
      INIT_61 => X"959595D595D5D5D5D5D5D5D5D5D5D5D5D5D5D5D595959595958D8D4C4C4C8D4C",
      INIT_62 => X"958D8D4C8D8D8D8C8C4C4C4C4C4C4C4C4C8C4C8C8D8D95959595959595959595",
      INIT_63 => X"95D5D5D5D5D5D6D5959595959595959595959595959595959595959595959595",
      INIT_64 => X"95D695DEDED5D5D5DEDEDDD5DED5D5DDDDDDDDD5D5D6D5D6959595959595D5D5",
      INIT_65 => X"5595555595555555555555959595955595959595959555959595959595959595",
      INIT_66 => X"9555555555555555955555559595955595959595959595969696969695959595",
      INIT_67 => X"E627DEDEDEDEDEDEDEDEDEDEDEDEDEDEDEDEDEDEDEDEDE969696969595959555",
      INIT_68 => X"6F6F6F6F6FAF6FAFAFAFAFAFAFAF6F6F6FAF6F6F6F676F676767262727272626",
      INIT_69 => X"676767676727676F6F6767676767676F67676F6F6F6F676F6F6FAF6F6F6F6FA8",
      INIT_6A => X"2727272727272767272727276727272767676767676767672727676767276767",
      INIT_6B => X"DEDEDEDEDEDEE7E7E6DFE7E7E7E727E7E7E72727272727272727272727272727",
      INIT_6C => X"6727272727672727272727272727272727DF272727E7E7DEDEDEE7DEDEE6DEDE",
      INIT_6D => X"686FA86F6F6F6F6F6F6F6F6F6F6F676F6F676F676F6767676767676767276767",
      INIT_6E => X"A8A8A8B0B0B0A8A8F0B0B0F0B0A8A8A8A8A8A8A8A8A8A8A8A8A86868A8AF6F6F",
      INIT_6F => X"DEDEDFDEDEDEDF1FDE1FDEDEDEDF27DF272727272767676767676F6FA8A8A8A8",
      INIT_70 => X"AF6FAF6FAF676767676767676767676767272727262727262727272726DE1F27",
      INIT_71 => X"AFAFAFAFAFAFA8A8A8A8AFE8E8E8E8E8E8A8AFA8A8A8A8AFAFA8AFA8A8A8AFAF",
      INIT_72 => X"67676767676767676767676767676767676767676767676767676767AFAFAFAF",
      INIT_73 => X"AF67666767676767A7A767676767676767A767AF6767AF6F6767676767676767",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => dina(8),
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => doutb_array(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => doutb_array(8),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(78),
      ENBWREN => enb_array(78),
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => enb,
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__84\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00800000"
    )
        port map (
      I0 => addra(12),
      I1 => addra(13),
      I2 => addra(14),
      I3 => addra(15),
      I4 => ena,
      O => ena_array(78)
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__84\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00800000"
    )
        port map (
      I0 => addrb(12),
      I1 => addrb(13),
      I2 => addrb(14),
      I3 => addrb(15),
      I4 => enb_0,
      O => enb_array(78)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vga_ram_blk_mem_gen_prim_wrapper_init__parameterized78\ is
  port (
    doutb_array : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    \addra_12__s_port_\ : in STD_LOGIC;
    \addrb_12__s_port_\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vga_ram_blk_mem_gen_prim_wrapper_init__parameterized78\ : entity is "blk_mem_gen_prim_wrapper_init";
end \vga_ram_blk_mem_gen_prim_wrapper_init__parameterized78\;

architecture STRUCTURE of \vga_ram_blk_mem_gen_prim_wrapper_init__parameterized78\ is
  signal \addra_12__s_net_1\ : STD_LOGIC;
  signal \addrb_12__s_net_1\ : STD_LOGIC;
  signal ena_array : STD_LOGIC_VECTOR ( 79 to 79 );
  signal enb_array : STD_LOGIC_VECTOR ( 79 to 79 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "INDEPENDENT";
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
  \addra_12__s_net_1\ <= \addra_12__s_port_\;
  \addrb_12__s_net_1\ <= \addrb_12__s_port_\;
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"01E3FFFFFFFFFFFFFFFFFFFFFFFFC40000001FFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_02 => X"00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"334BFFFFFFFFFFFFFFFFFFFFFFFFC00000005FFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_06 => X"00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"8000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"82DFFFFFFFFFFFFFFFFFFFFFFFFFC00000022FFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_0A => X"00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"C3FFFFFFFFFFFFFFFFFFFFFFFFFE000000005FFFFFFFFFFFFFFFFFFFFFFFFFFD",
      INITP_0E => X"00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"4C4C4C4C4C4D8C8D8D8D8D8D8D8D8C8D8D959595958D8D8D95958C8C8C8C8CD5",
      INIT_01 => X"959595D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D59595958D958D8C8C4C4C4C4C",
      INIT_02 => X"958D958C4C4C8C4C4C8C4C4C4C4C4C4C4C8C8C4C8D8D8C958D8C959595959595",
      INIT_03 => X"D5D5D5DDD5959595D5D595959595959595959595959595959595959595949495",
      INIT_04 => X"95D5D5D6D6D6D6D5DDD5DDDDD5D5DDDDD5DDD5D5D5D5D5D59595959595D5D6D5",
      INIT_05 => X"9555559555555555559595559595959595559595959595959595959595959595",
      INIT_06 => X"5555555555555555955595959595959595559595959596959595959595959595",
      INIT_07 => X"DEDEDEDEDEDEDEDEDEDEDEDEDEDEDEDEDEDEDEDEDE9E9E969696955595555555",
      INIT_08 => X"6FAFAF6F6FAF6FAFAFAFAFAFAFAF6F6FAFAF6F676F6F6767672727272727261E",
      INIT_09 => X"6727676767676767676F676F676767676F6F6F6F6F6F6F6F6F6FAF67AF6F6F6F",
      INIT_0A => X"2727272767272727672727272727672727276767676767676767276727276767",
      INIT_0B => X"DEDEDEDEDEDEE7E7DFE7DEDEE7E7DEE7DEE7E727272727272727272727272727",
      INIT_0C => X"676727272727272727272727272727272727E7E7E727E7DEE7E7E7DEE6E7DEDE",
      INIT_0D => X"686FAF6F6F6FAF676F6F6F6F6F6F6F6F6F67676F676767606767676767676727",
      INIT_0E => X"A8A8A8B0F0F0F0B0B0B0F0B0B0A8A8A8A8A8A8A8A8A8AFAF6868686F6F6F6FA8",
      INIT_0F => X"DEDEDEDEDFDFDE1F27271FDEDEDF1F272727276767676F6F6F6F6FA8A8A8A8A8",
      INIT_10 => X"AF6FAF6F6F6767676767672767676727272767272726262627272627262727DF",
      INIT_11 => X"AFAFAFAFAFA8E8E8E8E8E8E8E8E8E8E8E8E8E8A8A8A8A8A8A8AFAFAFAFAFAFAF",
      INIT_12 => X"67676767676767676767666767676767676767676767676F67676FAFAFAFA8AF",
      INIT_13 => X"A7676667676767676767A767A7A76767A7A7A76F676767676767676767676767",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"4C4C4C4C4D4D8C4C8D8D8C8D8D8C8C8D95959595958D8D8D8D8D8C8C4C4C4CD5",
      INIT_21 => X"95959595959595D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5958D8D8C4C4C4C4C4C4C",
      INIT_22 => X"8C8C4C4C8C4C8C8D4C4C4C4C4C4C4C4C4C4C95958C8D8C95958C959595959595",
      INIT_23 => X"95D5D5D5959595D595959595959595959595959595959595959595959594958D",
      INIT_24 => X"95D5DED5D5D6D5D5D5D5DDD5D6D5DEDDDDD5D6D6D6D5959595959595D59595D5",
      INIT_25 => X"959595959555555595959595955555959595954D959595959595959595959695",
      INIT_26 => X"5555555555555555959595959595959595959695959595969596959595959595",
      INIT_27 => X"DEDEDEDEDEDEDEDEDEDEDEDEDEDEDEDEDEDEDEDEDE9E9E969696959595555555",
      INIT_28 => X"6F6F6FAFAFAF6F6FAFAFAFAFAFAFAF6F6F6F67676F676767672727272627261E",
      INIT_29 => X"672727676767676767676767676F67676F6F6F6F6F6F6F6F6F6F6F6F6F6F6FAF",
      INIT_2A => X"2727272727272727272727272727276727276767676727676767276767272767",
      INIT_2B => X"DEDEDEDEE7E7E7E7E7E7E7E7E7E7E7E7E727E727272727272727272727272727",
      INIT_2C => X"676727276727272727272727272727272727E7DFE7E7DEDEDEDEDEE7DEDEDEDE",
      INIT_2D => X"6F6FAFAFA86F6F6F6F6F6F6F6F6F6F6F6F6F6F6F676F67676767676767676727",
      INIT_2E => X"A8A8A8B0A8B0B0F0F0A8A8A8B0A8A8A8A8A8A8AFA8A8AFAF6F686F6F6F6F6FA8",
      INIT_2F => X"DFDF271FDEDE1E1EDE27DEDF27DE27272727672727676F6F6FA8A8A8A8A8A8A8",
      INIT_30 => X"AFAF6767676F676767676767676727672727272726262627272726271E27271F",
      INIT_31 => X"AFAFAFAFE8E8AFE8E8EFE8E8E8E8E8E8E8E8E8E8AFA8A8AFAFAFAFAFAFAFAFAF",
      INIT_32 => X"67676767676767666667676767676767676767676767676F6FAFAF67AFA7AFAF",
      INIT_33 => X"AF6767676767A767A76767A7A767A767676767676767676767676767A7676767",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"4C4C4C4C4C4C8C8C8C8D8D8C8C8D8D958C8D8D95958D8D8D8D8C4D4C4C4D4DD5",
      INIT_41 => X"959595D5D59595D5D5D5D5D5D5D5D5D5D5D5D5D5D595958D4C8C8C8D4C4C4C4C",
      INIT_42 => X"8D8D4C4C4C4C4C8C4C4C4C4C4C4C4C4C4C4C8D8D8D958D8D9595959595959595",
      INIT_43 => X"D5D5D5D5D5D59595D59595959595959595959595959595959595959595959595",
      INIT_44 => X"9595D6DED5DED5DDD5DDD5D5D5D5D5D5D5D5D59595959595959595959595D695",
      INIT_45 => X"5595555555959555559595959595959595959595959595955595959595959595",
      INIT_46 => X"5555555555559555959595959595959595959595959595959595959595959595",
      INIT_47 => X"1EE6DEDEDEDEDEDEDEDEDEDEDEDEDEDEDEDEDE9E969595959595955595555555",
      INIT_48 => X"6F6FAFAFAFAFAFAFAF6FAFAF6F67AFAFAF6F6767676767676727262727271E1E",
      INIT_49 => X"2727276767676F67676767676F6767676F676F6F6F6F6F6F676F6F6F6F6F6F6F",
      INIT_4A => X"2727272727672727672767676767676767676727672767676767676727272727",
      INIT_4B => X"DEDEDEDEDEE7E7E7DEE7DEE7E7E727E7E7E727E7272727272727272727272727",
      INIT_4C => X"672767272727272727272727272627272727E7E7E7DEDEDEDEDEDEE7DFDFDEDE",
      INIT_4D => X"6F6FAFA86F6F6F6F6F6F6F6F6F6F6F6F676767676F6767676767676767676767",
      INIT_4E => X"A8A8B0A8B0B0A8A8F0A8A8A8A8A8A8A8A8A8A8A8AFA8A8A8AF6F6F6F68686F68",
      INIT_4F => X"1EDEDEDEDEDE27DE1E27DE2626272727276767676F676FAFA8A8A8A8AFA8A8A8",
      INIT_50 => X"AF6FAF67676F676767676767676767672727262727272726261E1F2727272626",
      INIT_51 => X"A8A8E8A8E8E8E8E8E8E8E8E8E8E8E8E8E8E8EFEFAFAFE8A8A8AFAFAFAFAFAFAF",
      INIT_52 => X"6767676767676767676767666767676767676767676F6F67AFAFAFAFAFAFAFE8",
      INIT_53 => X"AF67A7A7A767A7A7A7A7A7A7A7A7AF67AFAFA7676767676767676F6767676767",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"4C4C4C4C4C4C8D8C8C8C8D8C8C8C8C8C8D8D8D8D8D8D8C4C4C8D4C4C4D4C4DD5",
      INIT_61 => X"95959595D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5958D8D4C4C8C4C4C4C4C4C",
      INIT_62 => X"8D954C4C8C4C4C4C4C4C4C4C4C4C4C4C4C4C4C8C958D8D8D9595959595959595",
      INIT_63 => X"D5D5D5D5D5D59595D59595959595959595959595959595959595958D958D9595",
      INIT_64 => X"95D6D5D5D6D6DED5D5DDD5D5D5D5D595D5D6D5D5959595959595959595D5D695",
      INIT_65 => X"55959555959555559595959595959595954D9595959555959595959595959695",
      INIT_66 => X"4D55554D55555555959595959595959595959595959595959595959595959595",
      INIT_67 => X"DEDEDEDEDEDEDEDEDEDEDEDEDEDEDEDEDEDE9E9E9E9596959555555555555555",
      INIT_68 => X"6FAFAFAFAFAFAFAFAF6F6FAFAF6F6FAFAF6F676F67676767672726262726DE1E",
      INIT_69 => X"67676727676F67676767676F676767676F6F6F6F6F6F6F6F6F6F6F6F6F6FAF6F",
      INIT_6A => X"2727272727272727276767672767272727272767672767676727276727272767",
      INIT_6B => X"DEDEDEDEE7E7DEDEE7DEDEE7DEE7E7E7E727E727272727272727272727272727",
      INIT_6C => X"672727672727272727272727262727E7E7E7E7E7DEE7E7E7E7DEDEE6E7DFE7DE",
      INIT_6D => X"A8676F6F6F6F6F6F6F6F6F6F676F6F6F6F6767676F6F67676F676F6767676767",
      INIT_6E => X"A8B0A8A8B0F0B0B0B0B0B0A8A8A8A8A8A8A8AFAFA8AFAFA8AF6F686F67A8A8A8",
      INIT_6F => X"1E26DFDEDEDE1E1F1E26272727272727276767676F6F6FA8A8A8A8A8A8A8A8A8",
      INIT_70 => X"6F6F6767AF6767676767676767676727672726272727262726271E1E27262627",
      INIT_71 => X"E8E8EFE8AFEFEFEFEFE8E8E8E8E8E8E8E8E8EFEFEFAFE8E8E8AFAFAFAFAFAF6F",
      INIT_72 => X"676767676767676767676767676767676767676767AFAFAFA7A7A7AFAFAFAFE8",
      INIT_73 => X"EFA7A7A7A7A7A7A7A7A7A7A7A76767A7676FAF676767676767676F6767676767",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => dina(8),
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => doutb_array(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => doutb_array(8),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(79),
      ENBWREN => enb_array(79),
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => enb,
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__38\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00800000"
    )
        port map (
      I0 => addra(12),
      I1 => addra(13),
      I2 => addra(14),
      I3 => addra(15),
      I4 => \addra_12__s_net_1\,
      O => ena_array(79)
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__38\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00800000"
    )
        port map (
      I0 => addrb(12),
      I1 => addrb(13),
      I2 => addrb(14),
      I3 => addrb(15),
      I4 => \addrb_12__s_net_1\,
      O => enb_array(79)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vga_ram_blk_mem_gen_prim_wrapper_init__parameterized79\ is
  port (
    doutb_array : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC;
    enb_0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vga_ram_blk_mem_gen_prim_wrapper_init__parameterized79\ : entity is "blk_mem_gen_prim_wrapper_init";
end \vga_ram_blk_mem_gen_prim_wrapper_init__parameterized79\;

architecture STRUCTURE of \vga_ram_blk_mem_gen_prim_wrapper_init__parameterized79\ is
  signal ena_array : STD_LOGIC_VECTOR ( 80 to 80 );
  signal enb_array : STD_LOGIC_VECTOR ( 80 to 80 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "INDEPENDENT";
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"C3FFFFFFFFFFFFFFFFFFFFFFFFF8000000012FFFFFFFFFFFFFFFFFFFFFFFFFE0",
      INITP_02 => X"00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"2000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"EBFFFFFFFFFFFFFFFFFFFFFFFFFB0000011D7FFFFFFFFFFFFFFFFFFFFFFFFFEE",
      INITP_06 => X"00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFF",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFDA0000001EFFFFFFFFFFFFFFFFFFFFFFFFFFFA",
      INITP_0A => X"00000000000000000000000000000000FFFFFFFFFFFFFFFFFFF83FFFFFFFFFFF",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFF00000005C7FFFFFFFFFFFFFFFFFFFFFFFFFE4",
      INITP_0E => X"00000000000000000000000000000000FFFFFFFFFFFFFFFFF010FFFFFFFFFFFF",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"4C4C4C4C8D8C8C958C8D4C8D8D8D8D8C958D958D958D8C8C4C4C4D4C4C4C4CD5",
      INIT_01 => X"95959595D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5958C8C8D8D4C8C4C4C4C4C4C",
      INIT_02 => X"8D4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C8C4C8C8D8D8C8D958D8D8C9595959595",
      INIT_03 => X"959595D5D59595D595959595959595959595959595959595959595958D4D4D4D",
      INIT_04 => X"D6D6D5D5D5DEDDD5D5D5D5D5D5D5D5D5D5D595D595959595959595D595D6D5D6",
      INIT_05 => X"5555955555959555959555959555955595955595959595959595959595959595",
      INIT_06 => X"5555555555555595959595959595959596959595959596959595959595959595",
      INIT_07 => X"DEDEDEDEDEDEDEDEDEDEDEDEDEDEDEDE9E9E9E9E969595955555554D55555555",
      INIT_08 => X"6F6F6F6F6FAFAFAF6F6FAFAF6FAF6F6F6F6F6F6F67676767272727E6E6E6E6DE",
      INIT_09 => X"2767276767676767676767676767676F676F6F6F676F6F6F6F6F67686FAF6F67",
      INIT_0A => X"2727272727272727276767672767676767676727276767676767672727272727",
      INIT_0B => X"DEDEDEE7DEDEE7DEE7E7E7E7E7DFE727DEE727DF272727272727272727272727",
      INIT_0C => X"27272767272727272727272727E7E7E7DFE7E7DEDEE7DEDEDEDEE7DEE6DEDEDE",
      INIT_0D => X"6F6F6F6F6F67676F6F6F6F6F6F6767676767676F6767676F6767676767676767",
      INIT_0E => X"A8B0A8F0F0B0F0F0A8A8B0A8A8A8A8A8A8A8A8AFA8A8AFAF6F6F6F6F6FA86F6F",
      INIT_0F => X"1E26DEDEDEDE1E2727272626272727272727676F6F6F6FA8AFA8A8A8A8A8A8E8",
      INIT_10 => X"6F67AF6F6767676767676767676727272627676767272627261E1E2726262726",
      INIT_11 => X"E8EFEFEFEFEFEFE8E8E8E8E8E8F0E8F0F0E8E8EFEFE8AFAFAFAFAFAFAFAFAF6F",
      INIT_12 => X"676767676767676767676767676767676767676F67AF6F6FAFAFAFAFAFAFAFE8",
      INIT_13 => X"EFA7A7A7A7A7A7A7A7A7A7A7A7A767A767676767676767676767676767676767",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"4C4C8C4C8C8C8C958C8C8D8C8C8D8D8D8D8D8D958D8D958C4C4C4D4C4C8C4CD5",
      INIT_21 => X"95959595D5D5D59595D5D595D5D5D5D5D5D595D5958C8C8C8C4D4C4C4C4C4C4D",
      INIT_22 => X"4C4C8C4C4C4C4C4C4C4C4C4C4C4C4C8C4C4C4C8C958D8D8D958C8C9595959595",
      INIT_23 => X"9595959595D5959595959595959595959595959595959595959595958D4C4C4C",
      INIT_24 => X"95DED5D5DEDEDED6D5D5D5D5D5D5D5D5D5D5D5D5D59595959595959595D6D6D6",
      INIT_25 => X"5595555595959595959595959595959595955555954D959595959595959595D5",
      INIT_26 => X"5555555555555595959595959595959595959595959596959595959595959555",
      INIT_27 => X"DEDE1EDEDEDEDEDEDEDEDEDEDEDEDE9EDE9E96969E9695955555554D55555555",
      INIT_28 => X"AF676F6F6FAFAFAF6F6F6F6F6FAFAF676F676F6767672727272726E61E1E1EDE",
      INIT_29 => X"676767276767676767676767676767676F6F6F6F676F6F676F6F6F686F6FAF6F",
      INIT_2A => X"2727272727272727276767276767272767272727672727276767272767272727",
      INIT_2B => X"E7DEDEDEDEDFE727E7DFDF27271FDE27DF262727272727272727272727272727",
      INIT_2C => X"27272727272727272727272727E72727E7E7DEDEDEE7DEDEDEDEDEDEE6DEDFDF",
      INIT_2D => X"6F6F6FAF6F676F6F6F6F6F6F6767676F6F67676F6F6767676767676F67672727",
      INIT_2E => X"A8B0A8B0A8B0F0B0B0F0A8A8A8A8A8A8A8A8AFAFAFAF6F6F6F6F6F676F6F6F6F",
      INIT_2F => X"271E26DE1EDE1F2727262627272727276767676FA8AFA8A8A8A8A8A8A8A8A8A8",
      INIT_30 => X"AFAFAF6FAF676767676767676767672726262727672726262626261E271E2726",
      INIT_31 => X"E8EFE8E8E8E8E8E8EFE8F0F0EFF0F030E8F7E8E8E8E8E8E8AFA7AFAF6FAF6FAF",
      INIT_32 => X"676767676767676767676767676767676767676F67AFAFAFAFAFAFAFAFE8E8E8",
      INIT_33 => X"EFA7A7A7A7A7AFA7A7A7A7A7AFAFA76767676767A76767676766676767676767",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"4C4C4C8C8C8C8D8C8C8D8D8D8D8D958C8C8C8D958D8D8C8C4C4C4C4C4C4C4CD5",
      INIT_41 => X"95959595D5D5D5D595D595D5D5D5D5D5D5D595958C8C8C8C4C4C4C4C4C4C4C4C",
      INIT_42 => X"8D4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C8C958D8C8C8D958D9595959595",
      INIT_43 => X"D595D5959595959595959595959595959595959595959595959595958D4C4C4C",
      INIT_44 => X"9595D5DED6D5D6D5DDD5DED5D5D5D5D5D59595D59595959595959595D595D595",
      INIT_45 => X"955595959595959595959595959595955595959595959595959595959595D595",
      INIT_46 => X"4D4D559555555555959595959595959595959595959595959595959595959595",
      INIT_47 => X"DEDEDEDEDEDEDEDEDEDEDEDEDEDEDEDEDE9E9695959595959555555555555555",
      INIT_48 => X"676F686F6FAFAFAF6FAFAF6F6F6F6F6F6767676767676727272626271EDE1EDE",
      INIT_49 => X"27672767672767676767676767676767676F6F6F676F6F6F676F6F6F6F6F67AF",
      INIT_4A => X"2727272767272727272727276767276727272727276727272727272727272727",
      INIT_4B => X"DEDEDEDEE7DFDEE7DEE7DF27272727DF27272727272727272727272727272727",
      INIT_4C => X"27272727272727272727E72727E727DEDEDEDEDEDEDEDEDEE7DEDEDEDEDEDEDE",
      INIT_4D => X"6F6F6F6F6F6F6F6F676F6F6F6F6F676F67676767676767676767276727276727",
      INIT_4E => X"A8A8E8A8A8A8A8A8B0A8A8A8A8A8A8AFAFAFAFAFAF6F6F6FA86F6F6F6F6F6F6F",
      INIT_4F => X"1E1E1E261E1E271E272727272727272767676FAF6FA8A8AFA8A8A8A8B0A8A8A8",
      INIT_50 => X"67AF6767676767676767676767672767262726262626262626661E1E1E1E2626",
      INIT_51 => X"E8E8E8E8E8E8E8F0F7E8F0F0EF3030303030EFE8E8E8E8A8AFAFAFA7AFAF67AF",
      INIT_52 => X"67676767676767676767676F67676F676767AFAFA7AFAFAFAFAFEFAFEFE8EFEF",
      INIT_53 => X"EFA7A7A7AFA7A7A7A7A7A7A7A767676767676767676767676767676767676767",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"4C4C8C4C4C4C8C8C8D8D8D8D8C8D8C8C8C8C8D8D8C8D4C4C4C4C4C4C4C4C4CD5",
      INIT_61 => X"9595959595D5D5D595D595D5D5D5D5D5D595958D8C8C8D8C4C4C4C4C4C4C4C4C",
      INIT_62 => X"8C8D4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C8D8D8D8D958D8D8C8D8D8D9595",
      INIT_63 => X"D59595959595959595959595959595959595959595959595959594954C4C4C4C",
      INIT_64 => X"9595D6DEDED6DED5DDD5D5D5D5D5D5D5D595959595959595959595D5D5D5D5D5",
      INIT_65 => X"5555555595959595959595959595959595959595959595959595959595959595",
      INIT_66 => X"4D5555554D555555959595959595959595959595959595959595959595955555",
      INIT_67 => X"DEDEDEDEDEDEDEDEDEDEDEDEDEDEDEDE9E969696959595555555555555555555",
      INIT_68 => X"6F6F6F6F6FAFAF6F6FAF6F6F6F6FAF6F6767676767272627272626DEDE1EDEDE",
      INIT_69 => X"67276767276727276767676767676F676767676767676F6F6F6F6F6F6F6F6F6F",
      INIT_6A => X"2727272727272727676767276767272727272727276727272727272727272727",
      INIT_6B => X"DEDEDEE7DEDFDEDEE727DE272727E7DFDF272727272727272727272727272727",
      INIT_6C => X"272727272727272727272727E7E7E7DEDEE7DEDEDEDEDEDEDFDEDEDEDEDEE6DE",
      INIT_6D => X"6F6F6F6F6F67676F6F6F6F6F676767676F6767676F676767676F272727272727",
      INIT_6E => X"E8A8E8E8A8A8A8B0A8A8A8A8AFAFAFAFAFAFAFAFAF6F6F686F6F6F6F6FA86F6F",
      INIT_6F => X"1E1E1E27261E262626272727672727676F676FA8AFAFA8AFA8A8A8B0A8A8A8E8",
      INIT_70 => X"A7A7A7A767676767676767676767276727266767262626262626261E1E1E271E",
      INIT_71 => X"E8E8E8EF28303028283030E830302828E8F0EFE8E8E8EFEFAFAFAFAFAFA7AFAF",
      INIT_72 => X"67676767676767676767676767676767AFAFAFAFAFAFAFAFAFEFEFE8EFE8E8E8",
      INIT_73 => X"E8A7A7A7A7A7AFAFA7A7A7A7A767A76767676767676767676767676767676767",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => dina(8),
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => doutb_array(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => doutb_array(8),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(80),
      ENBWREN => enb_array(80),
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => enb,
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__124\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00100000"
    )
        port map (
      I0 => addra(12),
      I1 => addra(13),
      I2 => addra(15),
      I3 => addra(14),
      I4 => ena,
      O => ena_array(80)
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__124\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00100000"
    )
        port map (
      I0 => addrb(12),
      I1 => addrb(13),
      I2 => addrb(15),
      I3 => addrb(14),
      I4 => enb_0,
      O => enb_array(80)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vga_ram_blk_mem_gen_prim_wrapper_init__parameterized8\ is
  port (
    doutb_array : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    \addra_12__s_port_\ : in STD_LOGIC;
    \addrb_12__s_port_\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vga_ram_blk_mem_gen_prim_wrapper_init__parameterized8\ : entity is "blk_mem_gen_prim_wrapper_init";
end \vga_ram_blk_mem_gen_prim_wrapper_init__parameterized8\;

architecture STRUCTURE of \vga_ram_blk_mem_gen_prim_wrapper_init__parameterized8\ is
  signal \addra_12__s_net_1\ : STD_LOGIC;
  signal \addrb_12__s_net_1\ : STD_LOGIC;
  signal ena_array : STD_LOGIC_VECTOR ( 9 to 9 );
  signal enb_array : STD_LOGIC_VECTOR ( 9 to 9 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "INDEPENDENT";
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
  \addra_12__s_net_1\ <= \addra_12__s_port_\;
  \addrb_12__s_net_1\ <= \addrb_12__s_port_\;
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"C1C7FC0F0000007700F8C0000000000195E01000002FC100000207FE3607FCC7",
      INITP_01 => X"FFFE00FC7FC079FB9C527CFE7F13AFBFFF80000801FE26000E3F100000039E03",
      INITP_02 => X"0000000000000000000000000000000007C7FC20FE070389FFFFFFF39FBE18EF",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"FF3C00C38031806C20F0C0000000000519780C00003F9B8000070BF8F001FDC3",
      INITP_05 => X"FFFF8004FFE079FBEE577E0CFE1BEFDE7F8001C001FE6F3F063810000001F801",
      INITP_06 => X"0000000000000000000000000000000001C07FFFFF83C0D1FFFFFBE11BFF20FF",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"1FF1FD84E0FECC9830780000000000049A38001C805FF38700091AFBF200F9C0",
      INITP_09 => X"FFF80100FBF079F9E667FE89B0180DE00C8001C001FC4FFFFE3C180000000001",
      INITP_0A => X"0000000000000000000000000000000000FC07FFF981F000FFFFF9E013FF20FF",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"000400031C863F300C3CE00000000004873CC07BC8CC19F81830CE7BFF05F060",
      INITP_0D => X"FFE0018331FE70FDE087FC09A00A1F7C0CC0008001FEE7E7FE3E780008000000",
      INITP_0E => X"00000000000000000000000000000000007FC1C010007F0011FFFCE803FFC0F8",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"88D0191047C6FE8F4747C8CFD0101010501050595850CE3D6C239B920AC98181",
      INIT_01 => X"3B3A3A3A3A7A7A7A423A3A7A83C30BC38383BA7A7A8B2E76BFB6BFB6FFFFFE47",
      INIT_02 => X"474807474840073F8F88FF1C0B0B0B549454CB838383CC0CCB427A7A433A3A3A",
      INIT_03 => X"76A5EE2EEE36E577BF7636000048484888D007FF070748478F8F474748480707",
      INIT_04 => X"03434343434383838C8C8B8CCCCCCC8C434B4343434343434303034343836676",
      INIT_05 => X"CCCC8B4303033B3AFAF2FAFAFA3A3A3AFAFA3A3A3A3A3B3B3B3B434343434303",
      INIT_06 => X"408888D1D08888D0D04848484888480707074048488888C888C7BF7765DD9454",
      INIT_07 => X"94941DAE65A5EE37BFFF070007BF77767F77BF7F3737F7AE666EEFEE3777BFFF",
      INIT_08 => X"4C4C4C4C4C4C040C04444C8CCCD4159DE62626E69D5D158C8C8C8C8B8483149D",
      INIT_09 => X"88D0D1D9191A1AD1D1D11A621A191A19D1D1DA37D54D4D4C4D4D8D954D4C4C4C",
      INIT_0A => X"4F8888888888D0191962A2ABA26219D14800BF00D91A1AD19091D1D191888888",
      INIT_0B => X"BF7776363676BFFFFF074788D08888888888888F474747073F3F0707FF070747",
      INIT_0C => X"44C3FBFBFBFBFBFA3B438C5425F777BFFF00771D9DDD9D9DDDAE77FFC7C0BFBF",
      INIT_0D => X"B60089191A1AD14849772554CC03C30403C3FBBBBBFB038C159D5D549DE6148C",
      INIT_0E => X"07762E6E2D6D6EB6762DA45C135BA4E5ED2D6DB6FE479019191919191188FFB7",
      INIT_0F => X"1919191919596262A2625959591911D0D0D0D0D0884F3F07FEB66DBEB6B64848",
      INIT_10 => X"FE8FC8101919191910D01010101110D0D0D0D01110D0D0D0111010D010191919",
      INIT_11 => X"62A2A262ABEBEBEBEBEBEBEBEBABA262A2A2625959625961A2A26219D147FFB6",
      INIT_12 => X"01428A8BCBD3D313131C5CA4A52D76FE074F4F4F88C8101919D0C8D011D1D019",
      INIT_13 => X"47073F3F3FFEFEFEB66DE59C13D3CB8A8A4242424202F9FAFAFA3AC1C2F9F9F9",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"101059108F0647CF878FCF8FCF8FCF171010101010177EB46C239B520A0ACACA",
      INIT_21 => X"3B3A3A3A7A437A7A837A7A83C354DC0C8383838294EE2DB7B66E7676B6078FC8",
      INIT_22 => X"4800074888889088884876944C4C94DD9DCBCB140B830C9D548343433A7ACB7A",
      INIT_23 => X"651CEE763665EEBF07FFBF76FF07070707488800FEFF47474888480740478848",
      INIT_24 => X"0303030343438B8C4443438B8C44434344444343030303030303033B4254EE77",
      INIT_25 => X"CCCC0C8B43433B3AF2FAF2FA3A3A3A3AFAFA3B3B3B3B3A3A3A3B034343434303",
      INIT_26 => X"FF000088888888884807FFFF07400076FF074807074888D1887636AE9D0CCCCC",
      INIT_27 => X"0C0C549494DDDDDC1DEE367FBF77F6EEAE66AEAE66261D269D9D2625256E377F",
      INIT_28 => X"044C0C0C0C0C0C0C0C4C4C8CD4D4D41515155D1515D48C4C44444C438CCCCC54",
      INIT_29 => X"D1D1D9D9D91A19D188D1191A1AD1D19191D9D13FCC4C4D4C4D4D4D4D4C4C4C4C",
      INIT_2A => X"470747474888D01962A2ABABAB62199148FFF8481A625A1A91D11A621A1A1919",
      INIT_2B => X"EE3636362E2E3676BE07488888888888889088884F4707FEFEFF3F0707070747",
      INIT_2C => X"C3BBFBFBFBFBFB434343CC9DDD653777373777AE9D0C0C545454EE37367F36EE",
      INIT_2D => X"BF76BFD119191A9140B8AF9E8CFBBBC303FBC3BBBBBBC343D4D48CCCE6E6CC43",
      INIT_2E => X"FFB62EB6B6B6B6B66E6D2DE55C5CA4E5ED2D76B6FE4FD019626219191188FFBF",
      INIT_2F => X"5959591919595962A26259591911111110D0D0C888C8C8D0884788483FBE483F",
      INIT_30 => X"47D0D01010D010101010191919195919D0D019D1D0D0D0D91110101111191159",
      INIT_31 => X"5962625962ABABABEBEBEBEBEBABABA2A2A2A26219D11959626262D047073FBE",
      INIT_32 => X"02428A8BCBD3CBD3D3131C5C64A52D76B6FF07078888D0D01910D019D1D0D019",
      INIT_33 => X"88474747470707FEFE76EDE4E4A45C1313CBCB8A8B4202020102424A8A4A4202",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"5959A159D0CF10CF8F8F8F8F8FCFCFCF1010101717CF7DF5AC6C9B5252520A0A",
      INIT_41 => X"C3C3827A7A437A7A7A7BBBCBDC1D1D4B82CC834B2EED2EA52EBF2E76C7881018",
      INIT_42 => X"FF484808484888D148BFEEDC5494DCDD940B149DCB830CDD9DCB437A430B0B0B",
      INIT_43 => X"941DEE7776A536074800BF76BF0040070740884807004040484807FFBFFF0007",
      INIT_44 => X"0303030303034444430303434C444343434343030303030303033B3B839DEEAE",
      INIT_45 => X"8B8B1414838383433AFAFAFAFA3B3A3A3A3B3B3B3B3B3B3A3B3B034343434303",
      INIT_46 => X"3777BF0000000000FF362E77BFFFBFED76BF4848C7FF0748C7EE259D55CC8C8B",
      INIT_47 => X"8383CC0C0C5454145494DDDD256626DDDD9D9D5D5514CC1514CCD4CCCC5D26AE",
      INIT_48 => X"4C0C0C040C0C0C0C0C4C4C8C94958CD5D594D594948C4C4C03030343CC8CCC0C",
      INIT_49 => X"1A191919191919D190D11962621AD18848D191785D4C4C4D4C4C4D4D4D4C4C4C",
      INIT_4A => X"070707074788D119A2ABEBECAB62D19100B800901A62621A191919191A1A5A1A",
      INIT_4B => X"AEAEEEEE362EEEEE76074848484F4F8888D090884F0707FFFEFF070707070747",
      INIT_4C => X"148CFBFB03038C8C8C8CCC149D1D256566AEEF1D5414CC5D9D14DD6E25AEAE66",
      INIT_4D => X"FFFFBF88D1191A91007855844CC3BBFBC3BBBBBBBBBBC38C154343CC5DCC8C15",
      INIT_4E => X"FFB676FFFE07FEB6B66D766DE5A4A4A4E42D76B6FF4FD01959A25A59118807FF",
      INIT_4F => X"1919191919195962A262591911D0D0D0D08888C8C888D019D18F88D088484707",
      INIT_50 => X"8FD7D010D0D010101011195959596219D1D119D0D0D0D0D01119191911191919",
      INIT_51 => X"1919191911195AA2EBABABEBEBEBEBABABABABA35AD0D019595919D088474F4F",
      INIT_52 => X"8A8A8B8BD31313D3D3135C5C5C5CE52D76BEFFFF07474888D1D0D0D0888FD0D0",
      INIT_53 => X"C88F8F8F8747473FFEB676766E2DE59C5C5C141313D38B42424A8BD3D3D38A8A",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"A1A2A25918591810D087478FCF10D01010101017CF86467E35B523DB9B9B5252",
      INIT_61 => X"EE5C1C4A037A82CB7A830B945D1C1C1C948B1CED762D76EDA52E7676B7471059",
      INIT_62 => X"BFC70807C7000048FF7FF6259CDC651D25AE66DC54AD25DD95540B0B941C1C65",
      INIT_63 => X"9C1D6665AE37BFFF0000BF7677FF0000FFFF88884888404848FFFFBF36AE37BF",
      INIT_64 => X"03030343030343430303030343440444030403030303030303030303830C2525",
      INIT_65 => X"CCD4CCCC0C0CCBCB833BFAFBFAFA3B3AFAFAFA3B3B3B3B3A3B033B0303030303",
      INIT_66 => X"26A6EE373636EEEE77EEAEAE653677A6AEEEBFBF7F777737EE65DD14CC8C8C8C",
      INIT_67 => X"8443438C8B8CCCCC8B8CCCCCCC14CCCC8C8C8C4C8C4C4C8C8C8C4C444C4C1555",
      INIT_68 => X"0C0C0C04C40C4C0C0C4C4C4C4C4C4C8D8D8D8D4C4C4C0404030303444C8C8C8C",
      INIT_69 => X"19191919191919D190911A625A1A199100C0C0789E4C4C4C4C4C4C0C4C4C4C4C",
      INIT_6A => X"070707074F88D159A2EBEBEBEBA31988BF37C089D9191A1A1A1919D1D1191919",
      INIT_6B => X"AEAEAEEE3636EEEE76FF4F8847474F888888884F07070707C707070707070707",
      INIT_6C => X"DD259D0303038C8C8C8CCCCCDD26DD666665EFDD54151414269D9DDE9DDD2566",
      INIT_6D => X"FFF8FF0048914800372643034CFBFBFBFBFBBBBBBBC4048CCC4C8CCC148C8C15",
      INIT_6E => X"0748FEFF07073EFEFEBEBEB66E2D2DE5ED6DB6FE07478FD059626261591948FF",
      INIT_6F => X"1019191919191959625A19D0D0D08847480707888888C81119C8C8D08847FFBE",
      INIT_70 => X"D0D0D0D0D0D0101919191961616159591919D1D0D0D0D0D01919191911D1D1D1",
      INIT_71 => X"D0D0D119D188D01962A2AAABEBF4F4EBEBEBABEBAA19D0D0106119D01190D0D0",
      INIT_72 => X"1B1313D313131C1C1C5C64646564A5E5ED2D2E36B6FEFFFF0747888848488888",
      INIT_73 => X"D0888888888F87473FFEFFFEB6B6762D2D2DE4E59C5C13CBD3D3131C5C1C1313",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => dina(8),
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => doutb_array(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => doutb_array(8),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(9),
      ENBWREN => enb_array(9),
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => enb,
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00100000"
    )
        port map (
      I0 => addra(12),
      I1 => addra(13),
      I2 => addra(14),
      I3 => addra(15),
      I4 => \addra_12__s_net_1\,
      O => ena_array(9)
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00100000"
    )
        port map (
      I0 => addrb(12),
      I1 => addrb(13),
      I2 => addrb(14),
      I3 => addrb(15),
      I4 => \addrb_12__s_net_1\,
      O => enb_array(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vga_ram_blk_mem_gen_prim_wrapper_init__parameterized80\ is
  port (
    doutb_array : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    \addra_12__s_port_\ : in STD_LOGIC;
    \addrb_12__s_port_\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vga_ram_blk_mem_gen_prim_wrapper_init__parameterized80\ : entity is "blk_mem_gen_prim_wrapper_init";
end \vga_ram_blk_mem_gen_prim_wrapper_init__parameterized80\;

architecture STRUCTURE of \vga_ram_blk_mem_gen_prim_wrapper_init__parameterized80\ is
  signal \addra_12__s_net_1\ : STD_LOGIC;
  signal \addrb_12__s_net_1\ : STD_LOGIC;
  signal ena_array : STD_LOGIC_VECTOR ( 81 to 81 );
  signal enb_array : STD_LOGIC_VECTOR ( 81 to 81 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "INDEPENDENT";
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
  \addra_12__s_net_1\ <= \addra_12__s_port_\;
  \addrb_12__s_net_1\ <= \addrb_12__s_port_\;
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFE00000042C7FFFFFFFFFFFFFFFFFFFFFFFFFE0",
      INITP_02 => X"00000000000000000000000000000000FFFFFFFFFFFFFFFF10077FFFFFFFFFFF",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFF00000081BFFFFFFFFFFFFFFFFFFFFFFFFFF60",
      INITP_06 => X"00000000000000000000000000000000FFFFFFFFFFFFFFFC80097FFFFFFFFFFF",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"FFFFFFFFFFFFFFFFFFFFFFFFFAE800000033FFFFFFFFFFFFFFFFFFFFFFFFFFE0",
      INITP_0A => X"00000000000000000000000000000000FFFFFFFFFFFFFFFA0000BFFFFFFFFFFF",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFE000000057BFFFFFFFFFFFFFFFFFFFFFFFFFE0",
      INITP_0E => X"00000000000000000000000000000000FFFFFFFFFFFFFFFA00003FFFFFFFFFFF",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"4C4C4C8C8C8C8C8C4C4C8D4C8C4C8C8C8C8D8D958C8C4C4C4C4C4C4C4C4C4CD5",
      INIT_01 => X"95959595D5D59595D5D59595959595D5D5D58D8D8C8C8C4C4C4C4C4C4C4C4C4C",
      INIT_02 => X"4C4C8C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C8C8C8D8C8C8D958D8D958D959595",
      INIT_03 => X"95D59595959595959595959595959595959595959595959595958C4D4C4C4C4C",
      INIT_04 => X"95D5D5D6DED5DED5D5D5D5D5D5D5D5D5D5D5D595959595959595D595D5D5D595",
      INIT_05 => X"5595555555959595959595959595955595959595555595959595959595959595",
      INIT_06 => X"5555554D55555555959595959595959595959595959695959595959595955555",
      INIT_07 => X"DEDEDEDEDEDEDEDEDEDEDEDEDEDEDEDE9E9695959595955595954D554D4D4D55",
      INIT_08 => X"6F6F6F6F6F6FAF6FAFAF6F676F67676F676767672767272727261EDEDEDEDEDE",
      INIT_09 => X"272727276767272767276767676F67676F676767676767676F6F6F6F6F6F6F6F",
      INIT_0A => X"2727272767272727276727672767272727272767272727672727272727272727",
      INIT_0B => X"DEDEDEDEDE1FE7DEE7DF1FE72727DFE7DF272727272727272727272727272727",
      INIT_0C => X"2727272727272727272727DFE7E7E7E7DEDEDEDEDEDEDEDEDEDEDEDEDEDEDEDE",
      INIT_0D => X"6F6F6F6F6F676F67676F676767676767676F6767676767676767672727272767",
      INIT_0E => X"A8A8A8A8A8A8A8A8A8A8A8A8A8AFAFAF6F6F6FAF6FAF6F6F6F676F6F6F676F67",
      INIT_0F => X"261E1E272627271F27272727272767676F6FAFAFAFAFA8A8A8A8A8A8A8B0F0A8",
      INIT_10 => X"AFA7A7A7676767676666676767672626272726676626262626262626271E1E1E",
      INIT_11 => X"282828E8303030283037302828E8E8E828F0F0EFE8EFE8EFAFE8AFA7A7A7A7A7",
      INIT_12 => X"67676767676767676767676767A7A7AFAFA7A7AFAFAFAFA8AFEFEFE8E8E8E8E8",
      INIT_13 => X"E8A7A7A7A7AFA7A7A7A7A7A7A767676767676767676767676767676767676767",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"4C4C4C8C8C8C8C8C4C8D8C4C8C8C8C8D8D8D8D8D4C8C4C4C4C4C4C4C4C4C4CD5",
      INIT_21 => X"95959595959595D5D5D595959595D5D5D5958D8C8C8C8C4C4C4C4C4C4C4C4C4C",
      INIT_22 => X"4C4C8C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C8C8C8C8C8D8C8D8D8D958D8D8C95",
      INIT_23 => X"95959595959595959595959595959595959595959595958C9595954C4C4C4C4C",
      INIT_24 => X"D5D5D5D5D5D5D5D5D595DDD5D5D5D5D5D59595959595959595959595D5D5D5D5",
      INIT_25 => X"9555559595959595959595959595959595959595959595959595959595959595",
      INIT_26 => X"555555554D555555959595959595959595959595959595959595959555955555",
      INIT_27 => X"DEDEDEDEDEDEDEDEDEDEDEDEDEDE969E9E959595959555954D554D4D554D5555",
      INIT_28 => X"6F6FA867676F6F6F6FAFAF6F6F6F6F676767676727272726E6261EDEDEDEDEDE",
      INIT_29 => X"2727272727672727676767676767676767676F6F6F676F6F6F6F6F6F676F6F6F",
      INIT_2A => X"2727276727272727672767676727272727272727272727272727272727272767",
      INIT_2B => X"DEE7E7DE27DFDEE7E7DEDF2727E7272727272727272727272727272727272727",
      INIT_2C => X"272727272727272727271F27E7E7E7E7E7DEDEDEDEDEDEDEDEDEDEDEDEDEDEDE",
      INIT_2D => X"676F6F6F6767676767676767676767676767676767676F676767676767272727",
      INIT_2E => X"A8A8A8A8A8A8A8A8A8A8A8A8AFA8AFAF6F6F6F6F6F6F686F6FA8676F6F676767",
      INIT_2F => X"1E1E1E262626271E27272727276767676FAFAFAFA8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_30 => X"A7A7A7AF6767676767676767676727272626266727272626261E26261E1E1E1E",
      INIT_31 => X"E82828282830303030303028EF3028EF28E8E8E8EFEFEFEFAFAFAFAFAFAFA7AF",
      INIT_32 => X"676767676667676767A7A7A7A7A7A7A7AFAFAFAFAFEFAFEFEFEFEFE8EFE83030",
      INIT_33 => X"E8A7A7A7A7A7A7A7AFA7A7676767676767676767676766676667676767676767",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"4C4C4C8C8C8C8D4C4C8D4C8C4C8D8D958D8D8C8C4C4C4C4C4C4C4C4C4C4C4C95",
      INIT_41 => X"959595D5D5D5D5D5D5D5959595959595958D8D8D8C8C4C4C4C4C4C4C4C4C4C4C",
      INIT_42 => X"4C4C4C4C4C4C4C4C444C4C4C4C4C4C4C4C8C8C958C8D8D8C8C8D8D8D8D8D8C95",
      INIT_43 => X"9595959595959595959595959595959595959595958C8C959595954C4C4C4C4C",
      INIT_44 => X"D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D595959595959595959595959595D595",
      INIT_45 => X"95955595959595959595959595955555959595959595959595959595959595D6",
      INIT_46 => X"5555555595559555959595959595959595959595959595959595955555959595",
      INIT_47 => X"DEDEDEDEDEDEDEDEDEDEDEDEDEDE959E9695959555555555554D4D4D4D4D4D55",
      INIT_48 => X"6F6F6F6F67676F6F67AFAFAF6F6F676F676767272727271E1E1E1EDEDEDEDEDE",
      INIT_49 => X"2727272727672767676767676767676F67676F6F6F676F6F6F6F6F676F6F6F6F",
      INIT_4A => X"6727276767272727276767672767672727272727272727272727272727272727",
      INIT_4B => X"E7E7E7E7E7DEDEE7E7DE2727E7E7272727272727272727272727272727272727",
      INIT_4C => X"2727272727E727E7272627DF27DEDEE7DEDEDEE6DEDEDEDEDEDEDEDEDEDEDEDE",
      INIT_4D => X"6F676F6F676767676F6767676767676767676767676767672767676727272727",
      INIT_4E => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8AFA868686F686F6F6F6F67A86F6F68676F6F",
      INIT_4F => X"1E1E261E2627272726272727676F6F6FAFAFAFAFA8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_50 => X"A7A7A7A7A7676767676667666767272626262766262626262626261E1E1E1E1E",
      INIT_51 => X"30303030303030303030303030372828EF30EFEFEFEFEFAFAFAFAFAFAFA7A7A7",
      INIT_52 => X"6767676667676767A7A7A7A7AFAFA7AFAFAFAFAFAFE8E8EFEFE8E8E8E828E828",
      INIT_53 => X"E8A7A7A7A7A7A7A7A7A767676767676767676767676767676767676767676767",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"4C4C8C8C4C8C8D8C8C8D8C4C8C8D4C8C8C8D8D8C8C4C4C8C4C4C4C4C4C4C4CD5",
      INIT_61 => X"959595D5D5D5D5D5D5D59595959595958C958D8D8C4C4C4C4C4C4C4C4C4C4C4C",
      INIT_62 => X"4C4C4C4C4C4C4C44444C4C4C4C4C8C4C8C8C8C8D8D8D8D8D8C8D8D958D959595",
      INIT_63 => X"9595959595958D959595959595959595959595958C958D958D95954C4C4C4C4C",
      INIT_64 => X"D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D595959595959595959595959595959595",
      INIT_65 => X"95955595959595955555954D9555955555554D9595959595959595959595D5D6",
      INIT_66 => X"4D55555595559555959595959595959595959595959595559595559595959595",
      INIT_67 => X"DEDEDEDEDEDEDEDEDEDEDEDEDEDE9696969595955555554D554D4D5555554D55",
      INIT_68 => X"676F6F676F67AF6F6F6F6F676F676767676767272726261E1E1E1EDEDEDEDEDE",
      INIT_69 => X"2727272727676767676767676767676767676767676F6767676F6F6F6F676F6F",
      INIT_6A => X"6727272727272727676767672767672727272727272727272727272727272727",
      INIT_6B => X"DEDEDEDEDFDFDFE7E727E727DF27272727E62727272727272727272727272727",
      INIT_6C => X"2727272727272727272626DFDEDEDEDEDEDEE7DEDEDEDEDEDEDEDEDEDEDEDEE7",
      INIT_6D => X"6F67676767676767676767676767676767676767676727272767276727272727",
      INIT_6E => X"A8A8A8E8A8A8A8A8A8A8A8A8AFAFAFA8A86F6F6F6F6F6F6F676F6F6F6F676FA8",
      INIT_6F => X"271E1E262627262767276767676767AFAFAFAFAFA8A8A8A8A8A8A8E8E8A8E8A8",
      INIT_70 => X"A7A7A7A7A76767676767676666672667676626262626261E2626261E1E1E1E1E",
      INIT_71 => X"302830303030303030303030302F30303028E8EFEFEFEFEFAFAFEFAFAFAFA7A7",
      INIT_72 => X"6767676767A7A767AFA7A7A7AFAFAFAFAFAFE8EFE8E8EFEFEFEFE8E8E828E830",
      INIT_73 => X"E8A7A7A7A7A7A7A7A7A767A76767676767676766676767676767676767676767",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => dina(8),
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => doutb_array(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => doutb_array(8),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(81),
      ENBWREN => enb_array(81),
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => enb,
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__39\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00100000"
    )
        port map (
      I0 => addra(12),
      I1 => addra(13),
      I2 => addra(15),
      I3 => addra(14),
      I4 => \addra_12__s_net_1\,
      O => ena_array(81)
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__39\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00100000"
    )
        port map (
      I0 => addrb(12),
      I1 => addrb(13),
      I2 => addrb(15),
      I3 => addrb(14),
      I4 => \addrb_12__s_net_1\,
      O => enb_array(81)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vga_ram_blk_mem_gen_prim_wrapper_init__parameterized81\ is
  port (
    doutb_array : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC;
    enb_0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vga_ram_blk_mem_gen_prim_wrapper_init__parameterized81\ : entity is "blk_mem_gen_prim_wrapper_init";
end \vga_ram_blk_mem_gen_prim_wrapper_init__parameterized81\;

architecture STRUCTURE of \vga_ram_blk_mem_gen_prim_wrapper_init__parameterized81\ is
  signal ena_array : STD_LOGIC_VECTOR ( 82 to 82 );
  signal enb_array : STD_LOGIC_VECTOR ( 82 to 82 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "INDEPENDENT";
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFF2000008C7FFFFFFFFFFFFFFFFFFFFFFFFFFC0",
      INITP_02 => X"00000000000000000000000000000000FFFFFFFFFFFFFFC000003FFFFFFFFFFF",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFC00001DFFFFFFFFFFFFFFFFFFFFFFFFFFFD90",
      INITP_06 => X"00000000000000000000000000000000FFFFFFFFFFFFFE0000003FFFFFFFFFFF",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"FFFFFFFFFFFFFFFFFFFFFFFFFE7C00000DEFFFFFFFFFFFFFFFFFFFFFFFFFFD80",
      INITP_0A => X"00000000000000000000000000000000FFFFFFFFFFFFFC0000001FFFFFFFFFFF",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"FFFFFFFFFFFFFFFFFFFFFFFFEFF400001DFFFFFFFFFFFFFFFFFFFFFFFFFFFC00",
      INITP_0E => X"00000000000000000000000000000000FFFFFFFFFFFFE00000001FFFFFFFFFFF",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"4C4C4C4C8C8C8C8C8C4C8C8C4C8C8C8D4C958C4C8C4C4C4C4C4C4C4C4C4C4C95",
      INIT_01 => X"95959595D5D5D5D5D5D5D595959595958D8D8D8C8C4C8C4C4C4C4C4C4C4C4C4C",
      INIT_02 => X"4C4C4C4C4C4C4C4C444C4C4C4C4C4C4C4C8C8D8D8D8C8C8C8D8D8D8D8D959595",
      INIT_03 => X"959595959595959595959595959595959595958C8C958D8D8D958C4C4C4C4C4C",
      INIT_04 => X"D595D5D595D5D5D5D5D5D5D595D5959595959595959595959595959595959595",
      INIT_05 => X"4D959595959595559555958D55954D4D9555954D95959595959595959595D5D6",
      INIT_06 => X"554D555555555595959595959595959595959595959595955555554D5595954D",
      INIT_07 => X"DEDEDEDEDEDEDEDEDE96DEDE9E9E96969555955555554D4D4D4D55554D554D55",
      INIT_08 => X"6F676F67676F6F676F676767676767676727262727261E1E1E1EDEDEDEDEDEDE",
      INIT_09 => X"272767272727676767676767676767676767676F676767676F67676F6F6F6F6F",
      INIT_0A => X"2727272767272727272767676727276767272727272727272727272727272727",
      INIT_0B => X"DEDEDEDF27E7DFDF2727DEDFDF27272727272727272727272727272727272727",
      INIT_0C => X"272727272727272727262626E6DE27DEDEDEDEDEDEDEDEDEDEDEDEDEDEDEDEDE",
      INIT_0D => X"6767676767676767676F67676767676767676767672767672767672767272727",
      INIT_0E => X"A8A8A8A8A8A8A8A8A8A8A8A8AFAFAFA86F6F6F6F6F686F6F676F6F6F676F6F6F",
      INIT_0F => X"1E1E272726272727676767676767AFAFAFAFAFA8E8A8A8A8A8A8A8A8E8A8F0A8",
      INIT_10 => X"A7A7A7A7A767676767676766666766662626266726261E26262626261E1E1E27",
      INIT_11 => X"303030283030303070303030303030302F28EFEFEFEFEFAFAFAFAFAFAFAFA7A7",
      INIT_12 => X"6766676767A7A767A7A7AFA7AFAFEFAFAFAFE8EFEFEFEFEFEFEF303028283028",
      INIT_13 => X"EFA7A7A7A7A7A7A7A7A7A7676767676767676767676766666667676667676767",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"4C4C4C8C8C8D8C8C8C8C8C4C8C4C8C8C95958C4C4C4C4C4C4C4C4C4C4C4C4CD5",
      INIT_21 => X"95959595D5D5D5D5D5D5D5D5959595958D958D8C8C8C4C4C4C4C4C4C4C4C4C4C",
      INIT_22 => X"4C4C4C4C4C4C44444C044C4C4C4C4C4C4C4C8C8D8C8C8C8D8C8D8C8D958D9595",
      INIT_23 => X"959595959595959595959595959595958D8D959595958D958D8C8D4C4C4C4C4C",
      INIT_24 => X"95D5D5D5D5DDD5D5D59595D595959595959595954D959595959595959595D595",
      INIT_25 => X"9595559555955595954D9595954D4D4D4D4D4D9595959595959595959595D5D6",
      INIT_26 => X"554D95955555559595959595959595959595959595959595959555954D4D9595",
      INIT_27 => X"DEDEDEDEDEDEDEDEDEDEDE9E9E9E9696969555555555554D4D4D4D954D4D4D4D",
      INIT_28 => X"6F6FAF6FAFAF6F6F676F6F6F6F676767672727272726DE2626DEDE1EDEDEDEDE",
      INIT_29 => X"272727272727672767676767676767676767676F6F6F6F6767676F6F6F6F6767",
      INIT_2A => X"2727672727272727276767672767676727272727272727272727272727272727",
      INIT_2B => X"DEDEDE272727E627272727272727272727272727272727272727276727272727",
      INIT_2C => X"27272727272727272726261E2727DFDEDEDEDEDEDEDEDEDEDEDEDEDEDEDEE7DE",
      INIT_2D => X"6F67676767676767676767676767676767676767276767676767276727272727",
      INIT_2E => X"A8A8A8A8A8A8A8A8A8AFA8A8AFAF6F6F6F6F6F6F6F6F6F6F6F6F6F6F6767676F",
      INIT_2F => X"1F1E262626272727676767676F6FAFA8AFA8A8A8E8E8E8E8A8A8F0E8E8A8A8A8",
      INIT_30 => X"AFA7A7A7A7676767676766676666666626262667262626262626262626261E1E",
      INIT_31 => X"3030303030303030303030303030302F2F2FEFEFEFEFEFAFAFAFAFAFAFAFA7A7",
      INIT_32 => X"6767676767A7A7A7A7AFAFAFEFAFAFEFEFE8EFEFEFF0E8282828303030303030",
      INIT_33 => X"EFA7A7A7A7A7A7A7A767A7A76767676767676767676767676767676767676767",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"4C4C4C4C8C4C8C4C4C4C4C4C8D8C8C8C8C4C8C8C4C4C4C4C4C4C4C4C4C4C4C8D",
      INIT_41 => X"95959595D5D5D5D5D5D5D5D5958C958C958C8C8C8C8C4C4C4C4C4C4C4C4C4C4C",
      INIT_42 => X"4C4C4C4C4C4C444C444C4C4C4C4C4C4C4C4C8C8C8D8C8C958D8D8D8D8D8D9595",
      INIT_43 => X"959595959595959595958D958D9595958D8D95959595958D8D4C4C4C4C4C4C4C",
      INIT_44 => X"D5D5D5D5D5D5D5D5D5959595959595959595954D959595959595959595959595",
      INIT_45 => X"4D959595559595954D4D954D4D4D954D4D4D4D4D959595959595D595959595D5",
      INIT_46 => X"4D559595555595955595959595959595959595959595959555555555954D9595",
      INIT_47 => X"DEDEDEDEDEDEDEDEDE9E9E9E9E9E96969555555555554D4D4D4D4D4D4C4D4D4D",
      INIT_48 => X"676FAFAFA76F6F67676F6F6767672767672726272726DE261EDEDEDEDEDEDEDE",
      INIT_49 => X"272727272727272767676727676F676767676F6F676F6F6767676767676F6F67",
      INIT_4A => X"2727272727676767272727272727272767272727272727272727272727272727",
      INIT_4B => X"DFDFDEDF2726E727272727E62727272727272727272727272727272727272727",
      INIT_4C => X"27272727262727E6E626261E1E1FDEDFDEDEDEDEDEDEDEDEDEDEDEDEDEDEE6E7",
      INIT_4D => X"6F67672767676767672727676767676767676727276727272727272727272727",
      INIT_4E => X"A8A8A8A8A8A8A8AFA8A8AFA8AFAFAFA86F6F6F6F67676F6F6F6F676F6F6F6F6F",
      INIT_4F => X"2726262767676767676767AFAFAFAFAFAFAFA8A8E8F0E8E8A8E8F0F0E8A8E8E8",
      INIT_50 => X"AFA7A7A7A7A76767676767676666666666662666266726672626262626261E26",
      INIT_51 => X"30303030707070707070707030707030302F2FEFEFEFEFEFEFEFEFAFAFAFAFA7",
      INIT_52 => X"67676767A7A7A7A7AFAFAFEFEFEFEFEFEFEFEFEFEFEF30283030303030303030",
      INIT_53 => X"E8A7A7A7A7A7A7676767A7A7A7A7676767676767666767676767676667676767",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"4C4C4C8C8C8C8C4C8C8C8C8C4C8C4C4C8C8C8C8C4C4C4C4C4C4C4C4C4C4C4C95",
      INIT_61 => X"95959595D5D5D5D595D5D5D5D5959595958C8C8C8C8C4C4C4C4C4C4C4C4C4C4C",
      INIT_62 => X"4C4C4C4C4C4C4C4C44444C4C4C4C4C4C4C4C8C8D8D8C8C8D8D8D8C958C959595",
      INIT_63 => X"8C95959595959595958D959595959595958D8D95958D958D8D4C4C4C4C4C4C4C",
      INIT_64 => X"D5D5D5D5D5D5D5D5D5D59595959595959595954D9595958D9595959595959595",
      INIT_65 => X"4D9595559595554D954D4D4D4D4D4D4D4D4D4D4C9595959595959595959595D5",
      INIT_66 => X"4D55954D955595959595959595959595959595959595955595555555554D4D4D",
      INIT_67 => X"DEDEDE9EDEDEDE9EDE9E9E9E969E95969595555555554D4D4D4D4D4D4D4D4D55",
      INIT_68 => X"6F676767676767676F67676767672767272626261E1EDEDEDEDEDEDEDEDEDEDE",
      INIT_69 => X"2727272727276767276767276767676F676F6F676F6767676F67676767676767",
      INIT_6A => X"2727272727672727672727272727272727272727272727272727272727272727",
      INIT_6B => X"DFDFDF272727DF27272627272727272727272727272727272727672727272727",
      INIT_6C => X"272727E61E272726261E2626DE1EDEDEDEDEDEDEDEDEDEDEDEDEDEDEE7E7E7DF",
      INIT_6D => X"676F676767676767676767676767676727676767676727672727672727272726",
      INIT_6E => X"A8A8A8A8A8A8A8A8A8A8A86FAF6F6F6F6F6F6F676F67676F676F6F6767676F67",
      INIT_6F => X"2666676767676767676767AFAFAFAFAFAFA8A8E8E8E8E8E8F0E8E8E8F0E8E8A8",
      INIT_70 => X"A7AFA7A7A7A7A7A76767676767676666666666662666672667261E26261E2666",
      INIT_71 => X"70303030307070707070707070707070703030EFEFEFEFEFEFEFEFEFA7EFAFAF",
      INIT_72 => X"676767AFAFA7A7AFEFEFEFEFEFEFEFEFE8E8EF2F302828303030303030303030",
      INIT_73 => X"E8A7A7A7A7A7A7A7A7A7A7A76767676767676767676766676767676767676767",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => dina(8),
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => doutb_array(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => doutb_array(8),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(82),
      ENBWREN => enb_array(82),
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => enb,
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__125\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00200000"
    )
        port map (
      I0 => addra(12),
      I1 => addra(13),
      I2 => addra(15),
      I3 => addra(14),
      I4 => ena,
      O => ena_array(82)
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__125\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00200000"
    )
        port map (
      I0 => addrb(12),
      I1 => addrb(13),
      I2 => addrb(15),
      I3 => addrb(14),
      I4 => enb_0,
      O => enb_array(82)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vga_ram_blk_mem_gen_prim_wrapper_init__parameterized82\ is
  port (
    doutb_array : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    \addra_12__s_port_\ : in STD_LOGIC;
    \addrb_12__s_port_\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vga_ram_blk_mem_gen_prim_wrapper_init__parameterized82\ : entity is "blk_mem_gen_prim_wrapper_init";
end \vga_ram_blk_mem_gen_prim_wrapper_init__parameterized82\;

architecture STRUCTURE of \vga_ram_blk_mem_gen_prim_wrapper_init__parameterized82\ is
  signal \addra_12__s_net_1\ : STD_LOGIC;
  signal \addrb_12__s_net_1\ : STD_LOGIC;
  signal ena_array : STD_LOGIC_VECTOR ( 83 to 83 );
  signal enb_array : STD_LOGIC_VECTOR ( 83 to 83 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "INDEPENDENT";
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
  \addra_12__s_net_1\ <= \addra_12__s_port_\;
  \addrb_12__s_net_1\ <= \addrb_12__s_port_\;
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"FFFFFFFFFFFFFFFFFFFFFFFFF9E0000007BFFFFFFFFFFFFFFFFFFFFFFFFFFD00",
      INITP_02 => X"00000000000000000000000000000000FFFFFFFFFFFC000000000FFFFFFFFFFF",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"FFFFFFFFFFFFFFFFFFFFFFFFFC30000027FFFFFFFFFFFFFFFFFFFFFFFFFFFC00",
      INITP_06 => X"000000000000000000000000000000007FFFFFFFFFF00000000001FFFFFFFFFF",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"FFFFFFFFFFFFFFFFFFFFFFFFFE1000416DFFFFFFFFFFFFFFFFFFFFFFFFFFF400",
      INITP_0A => X"000000000000000000000000000000007FFFFFFFFFF00000000001FFFFFFFFFF",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFB80047FDFFFFFFFFFFFFFFFFFFFFFFFFFFE000",
      INITP_0E => X"000000000000000000000000000000007FFFFFFFFFE00000000000FFFFFFFFFF",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"4C4C4C4C4C4C4C4C8C4C8C4C4C4C8C8C4C8C4C4C4C4C4C4C4C4C4C4C4C4C4C8D",
      INIT_01 => X"9595D5D5D5D5D5D595D5D5D5D5D595958C8C8C8C8C8C4C4C4C4C4C4C4C4C4C4C",
      INIT_02 => X"4C444C4C4C4C4C4C4C4C4C4C4C4C4C4C8C8C8C8C8C8D8C8D8D8D8C948C8C9595",
      INIT_03 => X"9595958D9595958D8C8D8D8C8D958D8D958D959595958D8D8D4C4C4C4C4C4C4C",
      INIT_04 => X"D6D5D5D5D595D5D5959595959595959595959595959595959595959595959595",
      INIT_05 => X"959595559595954D4D954D954D4D4D4D5555954D959595959595959595D595D5",
      INIT_06 => X"4D55555595959595959595959595959595959595959555555555554D554D4D95",
      INIT_07 => X"DEDEDEDEDEDEDEDEDE9E959E969695959595554D554D4D4D4D4D4D554D4D4D4D",
      INIT_08 => X"6F67676767676767676767676767262626261E1E1E1EDE1EDEDEDEDEDEDEDEDE",
      INIT_09 => X"272727276767676727676767676767676F676F67676767676F67676767676767",
      INIT_0A => X"2727272767272767272727272727272727272727272727272727272727272727",
      INIT_0B => X"DFDFDFDFDF27272626E627272727272727272727272727272767276767272727",
      INIT_0C => X"2727272727DFDF271F271EDEDFDFDEDEDEDEDEDEDEDEDEDEDEDEDEDEE7E6DFDF",
      INIT_0D => X"6767676767676767676767676767676727676767276767272727272727272727",
      INIT_0E => X"A8A8A8E8A8A8A8A8AFAFAFAFAF6F6F6F6F6F676F6F6F676F6F6F6F676F67676F",
      INIT_0F => X"6767676767676767AFAFAFAFAFA8AFA8A8E8E8E8E8E8E8E8E8E8F0E8A8E8A8E8",
      INIT_10 => X"A7A7A7A7A7A7AFA7A7A767676666666666666666666626262626662627266766",
      INIT_11 => X"3030307070707070707070B0B0B070B070702F2FEFEFEFEFEFEFEFEFEFA7A7A7",
      INIT_12 => X"A7A7AFAFAFAFAFEFEFEFEFEFEFEF28282F30373030302F2F2830303030303030",
      INIT_13 => X"E8A7AFA7A7A7A7A7A7A7A76767676767676767676767676767676767666767A7",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"4C4C4C4C4C4C4C4C8C4C4C8C4C8C8C8C8C4C8C4C4C4C4C4C4C4C4C4C4C4C4C95",
      INIT_21 => X"9595D5D5D5D5D5D5D5D5D5D595D595958C8C8C4C4C4C4C4C4C444C4C4C4C4C4C",
      INIT_22 => X"44044C4C4C44444444444C4C4C4C4C4C4C8C8C8C8D8C8C8D8D8D948C958C9595",
      INIT_23 => X"958D958D8D95958D8D8D8D8D4C8D9595958D8D8D958D8C8C8C4C4C4C4C4C4C4C",
      INIT_24 => X"D6D5D5D5D5959595959595959595959595958D9595959595958D959595959595",
      INIT_25 => X"4D4D4D4D955595954D4D954D4D4D4C4D95954D95959595959595959595959595",
      INIT_26 => X"4D555595954D955595959595959595559595959595554D5555555555554D9595",
      INIT_27 => X"DEDEDEDEDEDEDEDE969E9E969695959555554D4D554D4D4D4D4D4D4D4D4D4D4D",
      INIT_28 => X"67676767A7676767676767676767272727261E1E1E1EDEDEDEDEDEDEDE9EDEDE",
      INIT_29 => X"2727272727676767676767676767676F67676767676767676F6767676F676F6F",
      INIT_2A => X"2727272727272767272727272727272727272727272727272727272727272727",
      INIT_2B => X"DFDF27DFDF272726262627272727272727272727272727272727272727272727",
      INIT_2C => X"272726272727DFDEDEDF261EDEDFDEDEDEDEDEDEE7DEDEDEDFDEDFDEDEDEDFDF",
      INIT_2D => X"6767676F67676767676767676767672767676767276727672727272727272727",
      INIT_2E => X"A8A8E8E8A8A8A8A8AFA8AFAF6F6F6FAF6F676F6F6F67676F6F6F6F6767676F67",
      INIT_2F => X"6767676767676767AFAFAFAFAFA8A8A8A8E8E8E8E8E8E8E8E8E8E8E8E8E8A8A8",
      INIT_30 => X"A7A7A7A7A7A7A7A7A7A7A767666766666666676666661E266666666666676767",
      INIT_31 => X"7070707070707070B07070B0B0B0B0B0B070702F2F2F2FEFEFEFEFEFEFEFE7A7",
      INIT_32 => X"A7AFA7AFAFAFEFEFEFEFEFEF302F302F30303030303030303030303030707070",
      INIT_33 => X"28A7AFA7AFA7A7A7A767A7A767A76767676767676767676767A7A76767A7A7A7",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"4C4C4C4C4C4C4C8C4C8C4C8C4C4C4C8C8D4C4C4C4C4C4C4C4C4C4C4C4C4C4CD5",
      INIT_41 => X"95D5D5D5D5D5D5D595959595D595958D8C8D4C4C4C4C4C4C4C4C4C4C4C4C4C4C",
      INIT_42 => X"4C4C4C4C4C4C4444444C4C4C4C4C4C4C4C8C8C8C8C8D8D8D8D8D8D958C959595",
      INIT_43 => X"95959595958C8D958D8D8D4C8C8D8D958D8D958D958D8C4C4C4C4C4C4C4C4C4C",
      INIT_44 => X"95D5D5D595D595959595959595959595958D8D8D959595959595959595959595",
      INIT_45 => X"4D954D4D954D954D4D4D4D4D4D4D4D4D4D954D959595959595959595D5D59595",
      INIT_46 => X"4D9595959555555595959595959595959555555555954D4D554D4D4D4D4D4D95",
      INIT_47 => X"DEDEDE9E9DDE96959695969595959595554D4D4D4D4D4D4D4D4D4D4D4D4D4D4D",
      INIT_48 => X"676767676F6F6767676767672727272727261E1EDE1EDEDEDEDEDEDEDEDEDEDE",
      INIT_49 => X"2727272767676767676767676767676767672767676767676767676767676767",
      INIT_4A => X"2727272727272767272727272727272727272727272727272727272727272727",
      INIT_4B => X"E72727DF2627E627262727272727272727272727272727272727272727272727",
      INIT_4C => X"26272627272727DFDFDFDE1EDEDEDFDEDEDEE7DEDEDEDEDEE627DEDEDFDEDE27",
      INIT_4D => X"676F676767676767676767676767676767676767272727272727272727272726",
      INIT_4E => X"A8A8E8A8A8AFAFA8A8AFAF6F6FA86F6767676F67676F6F6F676767676F676767",
      INIT_4F => X"67676767676F6F67AFAFAFAFA8A8A8A8A8E8E8E8E8E8E8E8F0E8E8E8E8E8E8E8",
      INIT_50 => X"A7AFEFEFA7A7AFA7A7A7A7A7A766676766666666666666666666666666676767",
      INIT_51 => X"7070707070707070707070B0B0B0B0B0B070706F70282FEFEFEFEFEFEFEFEFE7",
      INIT_52 => X"AFAFAFEFEFEFEFEFEFEFEFEF2F2F303030303030303030303030303070707070",
      INIT_53 => X"28AFA7A7A7A7A7A7A7A7A7A766A7A7676767676767676767A7A7A767A7A7A7A7",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"4C4C4C4C4C4C4C8C4C4C8C4C8C4C4C4C8C4C4C4C4C4C4C4C4C4C4C4C4C4C4C8D",
      INIT_61 => X"D5D5D5D5D5D5D595959595D5D5958C8D8D4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C",
      INIT_62 => X"4C4C040C04444444444C4C4C4C4C4C4C8C8D4C8C8D8D8C8D8D8D8D8C8C95D5D5",
      INIT_63 => X"8D9595958C8C8D8C8C8C8C8C8C8C8D958D8C958D8D8C4C4C4C4C4C4C4C4C4C4C",
      INIT_64 => X"95D5D5959595959595959595959595958D958D8D958D9595959595959595958D",
      INIT_65 => X"4D4D4D554D4D4D954D4D4D4D4C4D4D4D4D95958D95959595959595D5D5D59595",
      INIT_66 => X"4D5555559595555595959595959595959555959555554D4D4D4C554D4D4D4D4D",
      INIT_67 => X"DEDEDE9595959696969E969695959595554D4D4D4D4D4D4D4D4D4D4D4D4D4D4D",
      INIT_68 => X"6767676767676767676727272727271E261E1EDEDEDEDEDEDEDEDEDEDEDEDEDE",
      INIT_69 => X"2727272767672767676767676F676767676767676767676F6F67676767676767",
      INIT_6A => X"2727272727272727272727272727272727272727272727272727272727272727",
      INIT_6B => X"262627262626E727262727272727272727272727272727272727672727676767",
      INIT_6C => X"26271F2626271F271FDF1F1F1EDEDEDEDEDEDEDEDEDFDEDEDE26E6DFDE262627",
      INIT_6D => X"676F676727676767676767676767276767672767276727272727272727272727",
      INIT_6E => X"E8A8A8A8AFA8A8AFA8AFAF6F676F6FAF6F67676F6F67676F676767676F6F6767",
      INIT_6F => X"676767676F6FAFAFAFAFAFAFAFE8E8E8A8A8E8E8E8F0F0E8E8E8E8E8E8E8E8E8",
      INIT_70 => X"EFA7EFEFEFA6EFEFEFA7A7A7A7A7676766666766666666666767666666676767",
      INIT_71 => X"707070707070707070B0B0B0B0B0B0B0B07070707070282FEFEFEFEFEFEFEFEF",
      INIT_72 => X"AFA7AFEFEFEFEFEFEFEFEF282830302F30303030707070707030707070307070",
      INIT_73 => X"28EFEFA7A7A7AFA767A767A7A767A767676767676667676667A7A7A7A7A7A7A7",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => dina(8),
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => doutb_array(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => doutb_array(8),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(83),
      ENBWREN => enb_array(83),
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => enb,
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__40\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00200000"
    )
        port map (
      I0 => addra(12),
      I1 => addra(13),
      I2 => addra(15),
      I3 => addra(14),
      I4 => \addra_12__s_net_1\,
      O => ena_array(83)
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__40\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00200000"
    )
        port map (
      I0 => addrb(12),
      I1 => addrb(13),
      I2 => addrb(15),
      I3 => addrb(14),
      I4 => \addrb_12__s_net_1\,
      O => enb_array(83)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vga_ram_blk_mem_gen_prim_wrapper_init__parameterized83\ is
  port (
    doutb_array : out STD_LOGIC_VECTOR ( 8 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ : out STD_LOGIC;
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 18 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 18 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vga_ram_blk_mem_gen_prim_wrapper_init__parameterized83\ : entity is "blk_mem_gen_prim_wrapper_init";
end \vga_ram_blk_mem_gen_prim_wrapper_init__parameterized83\;

architecture STRUCTURE of \vga_ram_blk_mem_gen_prim_wrapper_init__parameterized83\ is
  signal \^device_7series.no_bmm_info.sdp.simple_prim36.ram_0\ : STD_LOGIC;
  signal \^device_7series.no_bmm_info.sdp.simple_prim36.ram_1\ : STD_LOGIC;
  signal ena_array : STD_LOGIC_VECTOR ( 84 to 84 );
  signal enb_array : STD_LOGIC_VECTOR ( 84 to 84 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "INDEPENDENT";
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
  \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ <= \^device_7series.no_bmm_info.sdp.simple_prim36.ram_0\;
  \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ <= \^device_7series.no_bmm_info.sdp.simple_prim36.ram_1\;
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"FFFFFFFFFFFFFFFFFFFFFFFFC692004FF4FFFFFFFFFFFFFFFFFFFFFFFFFFE000",
      INITP_02 => X"000000000000000000000000000000007FFFFFFFFF8000000000000FFFFFFFFF",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"FFFFFFFFFFFFFFFFFFFFFFFFFC82012FFEFFFFFFFFFFFFFFFFFFFFFFFFFF8000",
      INITP_06 => X"000000000000000000000000000000007FFFFFFFFF80000000000000FFFFFFFF",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"FFFFFFFFFFFFFFFFFFFFFFFFD9F6517FFEFFFFFFFFFFFFFFFFFFFFFFFFFE8000",
      INITP_0A => X"000000000000000000000000000000007FFFFFFFFF00000000000005FE3FFFFF",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"FFFFFFFFFFFFFFFFFFFFFFFF40F7FBFF7FFFFFFFFFFFFFFFFFFFFFFFFFFC8000",
      INITP_0E => X"000000000000000000000000000000007FFFFFFFF800000000000001FC3FFFFF",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"4C4C4C4C4C4C8C4C4C4C8C4C8C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C94",
      INIT_01 => X"D5D5D5D5D5D5D5D59595D5D595958D8C8C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C",
      INIT_02 => X"4C044C4C04044444444C4C4C4C4C4C4C8C8D8C4C8C8C8C8D8C8D8D8D9595D595",
      INIT_03 => X"958D8C8D8C9595958C8D8C8C8C8C8C8C4C4C8C8D8C8C8C4C4C4C4C4C4C4C4C4C",
      INIT_04 => X"95D69595959595959595959595959595958D95958D9595959595958C95959595",
      INIT_05 => X"4D4D4D4D8D8D4D4D4D4D4D4D4D4D4C4D4D4D4D4D9595959595959595D595D595",
      INIT_06 => X"5555555595555555559595959595559595559555554D4D4D4D4D4D4D4D554D4D",
      INIT_07 => X"9696DEDE9696969E969695959595955555554D4D4D4D4D4D4D4D4C4D4D554D55",
      INIT_08 => X"6F67676767676767676767272727261E1E1E1EDEDEDEDEDEDEDEDEDE9696DEDE",
      INIT_09 => X"27272767676767676767676767676767676767676767676767676767676F6767",
      INIT_0A => X"2727272727272727272727272727272727272727272727272727272727272727",
      INIT_0B => X"1E262626E626E7E7272727272727272727272727272727272727272727272727",
      INIT_0C => X"2727DFE6E6271FDF1FDFDE26DEDE1EDEDEDEDEDEDEDEE6DFDE26DEDE26262626",
      INIT_0D => X"6767676767676767676767676727676767272727272727272727272727272726",
      INIT_0E => X"E8E8E8E8A8A8AFA8AFA8AFAF6F67AFAF6F676F6F6F6F6F6F67676F67676F6767",
      INIT_0F => X"676767AF67AFAFAFAFAFAFAFAFE8A8E8E8E8E8E8E8E8F0F0E8E8E8E8E8E8E8E8",
      INIT_10 => X"EFEFEFA6EFEFEFEFEFE7A6A7A7A7A7A766676666666666666766676667676767",
      INIT_11 => X"70707070707070707070B070B0B0B0B0B07070707070702F2F2F2F2FEFEFEFEF",
      INIT_12 => X"A7AFAFEFEFEFEFEFEF3037303030307070707070707070707070307070707070",
      INIT_13 => X"28EFEFAFEFA7A7A7A7A7A7A7A7A767A7666767666666A7A7A7A7A7A7A6A7A7A7",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"4C4C4C4C4C8C8C4C4C8C8C8C8C8C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C94",
      INIT_21 => X"D59595D5D5D5D5D5959595D5958C8C8C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C",
      INIT_22 => X"4C444C44444444444C4C4C4C4C4C4C4C4C8C8C4C8C8C8C8C8C8D8D8D9595D5D5",
      INIT_23 => X"8D8C958D8C8C8C8D4C8C8C8C4C8C8C958D4C8C8D8C4C4C4C4C4C4C4C4C4C4C44",
      INIT_24 => X"95D5959595959595D59595959595958D9595959595959595958D958D958D8D95",
      INIT_25 => X"4D8D8D8D8D4D4D4D4D4D4C4D4D4C4D4D4D4D4D4C5595959595959595D595D595",
      INIT_26 => X"4D5555555595955555555595959595959555554D4D554D4C4C4D4D4D4D4C4D4D",
      INIT_27 => X"969695DE9696DE969695959595554D4D4D4D4D4D4D0C4D4D4D4D4D4D4D4D554D",
      INIT_28 => X"67676F6767676767672727272727261E1EDFDEDEDEDEDEDEDE96DEDEDEDEDE95",
      INIT_29 => X"272727276727676767676767676767676F676767676767676767676767676767",
      INIT_2A => X"2727272727272727272727272627262727272727272727272727272727272727",
      INIT_2B => X"26272726272726E6272726272727272727272727272727272727272727272727",
      INIT_2C => X"272726271E1FDFDE27DFDEDEDEDE26DFDEDEDEDEDEDEDE27DEE626E626262627",
      INIT_2D => X"6767676767676767676767676767676727272767272727272727272727272627",
      INIT_2E => X"E8E8A8A8A8A8AFAFAFAFAFAFAFAFAF6F676F676FAF6767676767676767676767",
      INIT_2F => X"6767A7A7AFAFAFAFAFAFAFA8A8E8A8E8E8E8E8E8E8E8F0E8E8E8E8E8E8E8E8E8",
      INIT_30 => X"EFEFEFEFEFEFEFEFEFEFEFEFE6A7A7A7A7A7A767676666666667676766676767",
      INIT_31 => X"70707070707070707070B0B0B0B0B0B0B0B0B070707068302F2F2F2F2F2F2F2F",
      INIT_32 => X"E7EFEFEFEFEFEFEFEF3028303030307070707070707070707070707070707070",
      INIT_33 => X"28EFEFA7A7A7A7A7A7A7A7A767A7676666666767A7A7A7A7A7A7A7A7A7A7A7EF",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"4C4C4C4C4C8C8C4C4C4C4C8C4C8C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C8C",
      INIT_41 => X"9595D5D5D5D5D5D595959595958D8C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C",
      INIT_42 => X"444C04040444444C4C4C4C4C4C4C4C4C8C4C4C8C8C8C8C8D8D8C8C95959495D5",
      INIT_43 => X"8C4C8D8D8D4C4C4C8C8C8C8C8C8C8D8C4C8D8D8C8C4C4C4C4C4C4C4C4C044444",
      INIT_44 => X"9595959595959595959595958C8D958D95959595959595958D8D8D8D8D8D958D",
      INIT_45 => X"4C4D8D954D4D8D4D4D4D4C4D4C4D4D4D4D4D4D95959595959595959595959595",
      INIT_46 => X"55559555959555555555554D55959595955555554D4D4D4D4C4D4D4D4D4D4D4D",
      INIT_47 => X"DE96969696969E959595959595554D4D4D4D4D4D4C4D4C4D4D4D4D4C4D555555",
      INIT_48 => X"67676767676767672727272727271EDE1EDEDEDEDEDEDEDEDEDEDEDEDEDE96DE",
      INIT_49 => X"2767272727676767676767676767676767676767676767676767676767676767",
      INIT_4A => X"2727272727272727672726272727272727272727272727272727272727272727",
      INIT_4B => X"26272727262627DE272726272726272727272727272727272727272727272727",
      INIT_4C => X"2726DE2726E6DE271E1F1F1EDE261EDEDE27DE1EDEDEE626E626262627262626",
      INIT_4D => X"6767676767676767676767676767276727272727272727272727272727272726",
      INIT_4E => X"E8A8E8A8A8AFAFA8A8AFAFAFAFAFAFAF6F6FAF6F6F676767676F676767676767",
      INIT_4F => X"A767A7A7A7A7AFAFAFAFA8E8E8E8E8E8E8E8E8E8E8E8E8E8F0F0E8E8E8E8E8E8",
      INIT_50 => X"EFEFEFEFEFEFEF2F2F2FEFEFE7A6E7EFA7A7A7A7666666666667676767676767",
      INIT_51 => X"70707070707070707070B0B7B7B0F8F8B0B0B0707070702F2F2F2F2F2FEF2FEF",
      INIT_52 => X"EFEFEFEFEFEFEFEF2F30303030707070707070707070B0707070707070707070",
      INIT_53 => X"30EFEFE7A7A7A7A7A7A7A7A7A7A7A7A76766A7A76767A7A7A7A7A7A7A7A7A7EF",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"4C4C4C4C4C8C4C4C4C4C4C8C4C8C8C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C448C",
      INIT_61 => X"959595D5D5D5D595959595948C8C8C4C4C4C4C4C4C4C4C4C4C4C4C4444444C4C",
      INIT_62 => X"44444444444444434C4C4C4C4C4C4C4C4C4C8C4C8C8D8D8D8D8D94948C959595",
      INIT_63 => X"4C8C8C8C8D8C8C4C4C4C8C8C4C4C8C4C8C4C8C4C4C4C4C4C4C4C4C4404044444",
      INIT_64 => X"95959595959595959595958C8D95958D95958D8C8D9595958D8D8D8D8D959595",
      INIT_65 => X"4D8D8D8D4D4D4C4D4D4D4D4D4C4D4D4D4D4D4D95959595959595959595959595",
      INIT_66 => X"5555555555554D4D555555555595954D95554D4D4D4D4D4C4D4D4D4D4D4C4D4D",
      INIT_67 => X"95959E9E969696969595955555554D4D4D4D4D4C4D0C4C4D4C4D4D4D4D554D55",
      INIT_68 => X"6767676767676767272727271E1EDEDE1EDEDEDEDEDEDEDE96DEDE9696DEDE96",
      INIT_69 => X"6726676767676727676767676767676767676727276767676767676767676767",
      INIT_6A => X"2727272727272727272727272727272727272727272727272727272727272727",
      INIT_6B => X"E626262626272627262727262727272727272727272727272727272727272727",
      INIT_6C => X"E626E6E6E6DEDEE61E1E1E1EE6261E1E1E1E1E1E1FDE1E2626261E2627262626",
      INIT_6D => X"6767676767676767676767676767272767272727272727272727272727272627",
      INIT_6E => X"E8E8E8A8AFA8A8A8AFAFAFAFAFAFAFAF6FAFAFAFAF6FAF6F6F6F6F676767676F",
      INIT_6F => X"67A7A7AFA7A7AFAFAFA8A8E8E8E8E8E8F0F0E8E8E8E8E8F0E8F0E8E8E8E8E8E8",
      INIT_70 => X"EFEFEFEFEFEF2F2F2F2FEFEFEFEFEFE7A7A7A7A6A766666666676766676767A7",
      INIT_71 => X"7070707070707070B0B0B0B0B0B0B0B0B0B0B0706F68702F2F2F2F2F2F2F2FEF",
      INIT_72 => X"EFEFEFEFEF2F2F2F28307070707070707070B0707070B0B07070707070707070",
      INIT_73 => X"28EFEFEFEFA7A7A7A7A7A7A7A7A7A7A7A767A7A7A7A7A7A7A7A7A7A7EFA7EFEF",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => dina(8),
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => doutb_array(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => doutb_array(8),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(84),
      ENBWREN => enb_array(84),
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => enb,
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__126\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00200000"
    )
        port map (
      I0 => addra(14),
      I1 => addra(13),
      I2 => addra(16),
      I3 => addra(15),
      I4 => \^device_7series.no_bmm_info.sdp.simple_prim36.ram_0\,
      O => ena_array(84)
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__126\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00200000"
    )
        port map (
      I0 => addrb(14),
      I1 => addrb(13),
      I2 => addrb(16),
      I3 => addrb(15),
      I4 => \^device_7series.no_bmm_info.sdp.simple_prim36.ram_1\,
      O => enb_array(84)
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_3__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => addra(17),
      I1 => addra(18),
      I2 => addra(12),
      I3 => ena,
      O => \^device_7series.no_bmm_info.sdp.simple_prim36.ram_0\
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_4__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => addrb(17),
      I1 => addrb(18),
      I2 => addrb(12),
      I3 => enb,
      O => \^device_7series.no_bmm_info.sdp.simple_prim36.ram_1\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vga_ram_blk_mem_gen_prim_wrapper_init__parameterized84\ is
  port (
    doutb_array : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    \addra_12__s_port_\ : in STD_LOGIC;
    \addrb_12__s_port_\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vga_ram_blk_mem_gen_prim_wrapper_init__parameterized84\ : entity is "blk_mem_gen_prim_wrapper_init";
end \vga_ram_blk_mem_gen_prim_wrapper_init__parameterized84\;

architecture STRUCTURE of \vga_ram_blk_mem_gen_prim_wrapper_init__parameterized84\ is
  signal \addra_12__s_net_1\ : STD_LOGIC;
  signal \addrb_12__s_net_1\ : STD_LOGIC;
  signal ena_array : STD_LOGIC_VECTOR ( 85 to 85 );
  signal enb_array : STD_LOGIC_VECTOR ( 85 to 85 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "INDEPENDENT";
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
  \addra_12__s_net_1\ <= \addra_12__s_port_\;
  \addrb_12__s_net_1\ <= \addrb_12__s_port_\;
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"FFFFFFFFFFFFFFFFFFFFFFFCE7F7FFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFC0000",
      INITP_02 => X"000000000000000000000000000000007FFFFFFFF800000000000000FC7FFFFF",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"FFFFFFFFFFFFFFFFFFFFFFFFFF6FFDFFF9FFFFFFFFFFFFFFFFFFFFFFFFF80000",
      INITP_06 => X"000000000000000000000000000000003FFFFFFFF000000000000087FF7FFFFF",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"FFFFFFFFFFFFFFFFFFFFFFFF7F0FFFFFF9BFFFFFFFFFFFFFFFFFFFFFFFF80000",
      INITP_0A => X"000000000000000000000000000000001FFFFFFF8000C000000000FFFEFFFFFF",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"FDFFFFFFFFFFFFFFFFFFFFFF4EBFFFFFE01FFFFFEFFFFFFFFFFFFFFFFFE80000",
      INITP_0E => X"000000000000000000000000000000000FFFFFFC00000000000005FFFFFFFFFF",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C444C4C4C4C4C44048C",
      INIT_01 => X"D59595D595D5D595958C8C8C8C8C4C8C4C4C4C4C4C44444444444444444C4C4C",
      INIT_02 => X"44444444444444444C4C4C4C4C4C4C4C4C8C8C8C8C8C8D8D8C8C8C8C95D59595",
      INIT_03 => X"8C8C8C8C8C8C4C4C4C4C4C4C4C8C8D8C8C4C4C8C4C4C4C4C4C4C4C4C044C444C",
      INIT_04 => X"959595959595959595958D958C8C958D8D8D4C8D8D959595958D8D8D8C959595",
      INIT_05 => X"4D4D8D4D8D4D4D4D4D4C4C4C4D4C4D4D4D4D9595959595959595959595959595",
      INIT_06 => X"4D555555554D55554D55555555555555554D4D4C4D4D4C4C4C4C4C4D4C4D4D4D",
      INIT_07 => X"9595959E96969595959555554D4D4D4D4D0D4C4D4C4C4C4C4C4D4D4D4D4D4D55",
      INIT_08 => X"6767676767676727272727271E1EDEDEDEDEDEDEDEDEDEDE9695969695969695",
      INIT_09 => X"2726276727276767676767676767676767676767676767676767676767676767",
      INIT_0A => X"2727272727272727272727272727272727272627272727272727272727272727",
      INIT_0B => X"272627272727DF27262627272626272727262727272727272727272727272727",
      INIT_0C => X"1E1E26E6DE1E1E1E1E1E261EDE1E1E1E1E1E1E1E1E26261E1E1E1E2626262726",
      INIT_0D => X"6F6767676767676767676767676767676727272727272727272727272727E7DF",
      INIT_0E => X"A8E8A8AFAFAFAFA8AFAFAFAFAFAFAFAFAFAFAFAF6FAFAFAF6F6F6F6F6FAF6767",
      INIT_0F => X"A7A7AFAFAFAFAFA8E8E8E8E8E8E8E8F0F0F0E8E8E8E8E8F0F0F0F0E8E8E8E8E8",
      INIT_10 => X"EFEFEFEFEFEF2F2F2FEFEFEFEFEFEFA6A6A7A6A7A7666667666667676767A767",
      INIT_11 => X"7070B07070B0B0B0B0B0B0B0F8F0B0B0B0B0B077682F2F2F2F2F2F2F2F2F2F2F",
      INIT_12 => X"EFEFEFEFEF2F283070707070707070B0B0B8B0B0B070B0707070707070707070",
      INIT_13 => X"70EFE7EFEFAFA7A7A7A7A7A7A7A7A7A7A7A7A7A7A7A7A7A7A7A7A7EFEFEFEFEF",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C444444444C4C4C4C4C4403048C",
      INIT_21 => X"9595959595D5D5958C8C8C8D8C8C4C4C4C4C4C4C4C444444444C44444C4C4C4C",
      INIT_22 => X"44444404444444444C4C4C4C4C4C4C4C8C4C4C4C8C8C8C8C8D8C8D8C8C8C8C95",
      INIT_23 => X"8D8C8C4C4C4C8C8C4C4C4C8C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C04044C0444",
      INIT_24 => X"959595959595959595958D8C8D958D8C8D8D8D8D958D8D958D8D958D8D8D8C4C",
      INIT_25 => X"4D4D4D4D4D4D4D4D4C4C4C4D4C4C4D4D4D95954D959595959595959595D59595",
      INIT_26 => X"4D554D55554D554D4D55554D95555555554D4D4D4D4D4C4C4C4C4C4C4D4C4D4D",
      INIT_27 => X"95959E9696959595955595554D4D4D4D4D0C4C4C0C0C4D4C4C4D554C554D4D55",
      INIT_28 => X"6767672767676727272726261EDEDEDEDEDEDEDEDEDEDEDE9695DE95DE959595",
      INIT_29 => X"2767676767272727276727276767676767676767672767676767676767676767",
      INIT_2A => X"2727272727272727272727272727272727262727262727272727272727272767",
      INIT_2B => X"2727272727DFDF1E272726272627272726272727272727272727272727272727",
      INIT_2C => X"271E1E1E1E1E1E1EDE1E1EDE1E1E1E1E1E1E1E1E1E1EDE26261E2627271E271E",
      INIT_2D => X"6767676767676767676767676767676767672727272727272727272726261E1F",
      INIT_2E => X"A8A8E8A8E8A8AFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAF6FAF6767AF6F676F6767",
      INIT_2F => X"A7AFAFEFE8E8A8E8E8E8E8E8E8E8F0F0E8E8E8E8E8F0E8F0E8E8F0F0E8E8E8E8",
      INIT_30 => X"EFEFEFEFEFEFEFEF2FEFEFEFEFEFEFE7A7A6A6A7A7A667A76767676767A7A7A7",
      INIT_31 => X"B0707070B0B0B0B0B0B0B0B0F0F0B0B077B0706F282F2F2FEF2F2F2F2FEFEFEF",
      INIT_32 => X"EFEFEFEF303070707070B0B0B0B0B0F8F8F8F8B8B8B8B8B0B07070B070707070",
      INIT_33 => X"702FEFEFEFEFAFA7A7A7A7A7A7A7A7A7A7A7A7A7A7A7A7AFA7A7EFEFEFEFEFEF",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C44444C4444444444444404048C",
      INIT_41 => X"95958CD5D59595958D8D8C8D8C4C4C4C4C444C4C4C4C44444444444C4C4C4C4C",
      INIT_42 => X"04030344444444444C4C4C4C4C4C4C4C4C4C4C8C8C8C8C8C8C8C8C8C8D959595",
      INIT_43 => X"4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C8C4C4C4C4C4C4C4C44040C4C0444444C",
      INIT_44 => X"95959595959595958D958D8D8D8C8D4C95958D8D8D958D9595958D8D8D8C8D8C",
      INIT_45 => X"4D4D4C4D4D4D4D4C4D4C4D4C4D4D4D4D4D8D9595959595959595959595959595",
      INIT_46 => X"4D4D4D55554D4D4D4D55555555554D4D4D4C4D4C4C4C4C4C4C4D4D4C4C4C4C4D",
      INIT_47 => X"96969696969695555555554D4D4D4D4D4D4D4C4C4C4C4D4C4C4C4C4D4D554D4D",
      INIT_48 => X"67676767672627261E1E1E1E1EDEDEDEDEDEDEDEDED6DED69696969596DE9595",
      INIT_49 => X"2727276767676767676767676727276767672767676767676767676767676767",
      INIT_4A => X"2727272726272727272727272727272727272626272727262727272727272627",
      INIT_4B => X"1E27272727DFDF2727E627272727272727272727272727272727272727272727",
      INIT_4C => X"DE1E1E1E1E1E1E1EDEDEDEDE1E1E1E1E1E1E1E1E261E1E1E1E1E2626271E261E",
      INIT_4D => X"676767676767676767676727676767672727272727272727272627261E1E1E1E",
      INIT_4E => X"A8A8A8AFAFAFAFAFAFAFAFAFAFAFAFAFA7AFAFAFAFAFAFAFAF6FAF6767676767",
      INIT_4F => X"AFAFAFE8E8E8E8E8E8E8E8E8E8E8F0E8E8F0F0F0E8E8E8F0E8E8E8E8E8E8E8A8",
      INIT_50 => X"E7E7EFEFEFEFEF2FEFEFEFE7E7A6A7A6A6A7A6A7A6A7A76767676767A7A7A7A7",
      INIT_51 => X"B0B07070B0B8F0F0B0B0B0B0B0F0B7B07077302F2F2F2F2FEFEFEFEFEFEFEFEF",
      INIT_52 => X"EF2F30283070707070B0B0B8B8B0F8F83838F8F8F8F8F8B0B0B0B0B0B8B0B0B0",
      INIT_53 => X"702F2FEFEFEFEFE7A7A7A7A7A7A7A7A7A7A7A7EFEFA7EFEFEFEFEFEFEFEFEFEF",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"444C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C444C444444444C04440444448C",
      INIT_61 => X"9595959595958C8C8C8D4C4C4C4C4C4C4C4C444C4C4444444444444C444C4C4C",
      INIT_62 => X"4403434444040444444C4C4C4C4C4C4C8C4C4C4C8C4C4C8C8C8C8D8D958C9595",
      INIT_63 => X"4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C44444404044444444444",
      INIT_64 => X"959595959595958D9595958D8C8C8C8C958D95958C95958D8D8D8D8C8C8C8C4C",
      INIT_65 => X"4D4C4D4D4D4D4D4D4D4D4D4C4D4D4D8D8D959595959595959595959595959595",
      INIT_66 => X"4D4D4D4D4D4D4D4D4D4D4D554D4D4D4D4C4C4D4C4C4C4C4C4C4C4C4C4D4D4D4C",
      INIT_67 => X"969696959695959555554D4D4D4C4C4D4C0C4C4C4C4C4C4C4C4D4D4D4D4D4D4D",
      INIT_68 => X"2767676726272727262626DE1EDEDEDEDEDEDEDE9696959596DE969696969596",
      INIT_69 => X"2727272727672727676767676727276767676727676767676767676767676767",
      INIT_6A => X"272727DF2727272727272627271E27271E272726272727272727272727272727",
      INIT_6B => X"272727DFDEDEDFDFDFE6E6272726272727272727272727272727272727272727",
      INIT_6C => X"DE1EDEDE1E2626DE1EDE261E1E1E1E1E1E1E1E1E1E1E2727271E1E1E271E1E1E",
      INIT_6D => X"6767676767676767676767676767676767272627271E1E27261E271E1E1E1E1E",
      INIT_6E => X"AFAFAFAFAFAFAFA8AFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAF6FAF67676F6F6767",
      INIT_6F => X"AFE8EFE8E8E828F0E8E8E8F0E8E8E8E8F0E8E8E8E8E8E8E8E8E8E8E8E8EFA8E8",
      INIT_70 => X"E7E7EFEFEFE7E7EFEFE7EFE7A7E7A7A6A6A6A7A6A7A7A7A7A7A767A7A7A7A7A7",
      INIT_71 => X"B070B0B0B0B0B0B0B0B0B0B0B0B0B7B77770372F2FEF2FEFEFEFEFEFEFEFEFEF",
      INIT_72 => X"2F2F2F307070707070B0F8F8F8F8F8F8F8F8F8F8F8F8F8F8B8B0B0B0B8B0B070",
      INIT_73 => X"B02F2F2FEFEFEFEFEFEFE7E7EFEFA7EFA7A7E7EFE7EFEFEFEFEFEFEFEFEF2F2F",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => dina(8),
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => doutb_array(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => doutb_array(8),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(85),
      ENBWREN => enb_array(85),
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => enb,
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__41\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00200000"
    )
        port map (
      I0 => addra(13),
      I1 => addra(12),
      I2 => addra(15),
      I3 => addra(14),
      I4 => \addra_12__s_net_1\,
      O => ena_array(85)
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__41\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00200000"
    )
        port map (
      I0 => addrb(13),
      I1 => addrb(12),
      I2 => addrb(15),
      I3 => addrb(14),
      I4 => \addrb_12__s_net_1\,
      O => enb_array(85)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vga_ram_blk_mem_gen_prim_wrapper_init__parameterized85\ is
  port (
    doutb_array : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC;
    enb_0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vga_ram_blk_mem_gen_prim_wrapper_init__parameterized85\ : entity is "blk_mem_gen_prim_wrapper_init";
end \vga_ram_blk_mem_gen_prim_wrapper_init__parameterized85\;

architecture STRUCTURE of \vga_ram_blk_mem_gen_prim_wrapper_init__parameterized85\ is
  signal ena_array : STD_LOGIC_VECTOR ( 86 to 86 );
  signal enb_array : STD_LOGIC_VECTOR ( 86 to 86 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "INDEPENDENT";
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"EC07FFFFFFFFFFFFFFFFFFFFF3FFFFFFF1FFFFFFFFFFFFFFFFFFFFFFFFF80000",
      INITP_02 => X"0000000000000000000000000000000004FFFFF800000000000007FFFFFFFFFF",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"F011FFFFFFFFFFFFFFFFFFFFD7BFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFE00000",
      INITP_06 => X"000000000000000000000000000000000003FFE00000000000000FFFFFFFFFFF",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"E0013FFFFFFFFFFFFFFFFFFFFCFFFFFFF3FFFFFF7FFFCCFFFFFFFFFFFFE00000",
      INITP_0A => X"000000000000000000000000000000000000334000000000000003FFFFFFFFFF",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"80001FFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFB1EFFEFFFFFFFFFFFF600000",
      INITP_0E => X"000000000000000000000000000000000000000000000000000003FFFFFFFFFF",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C444C4C4C444444444444440404048C",
      INIT_01 => X"8C959595958C8C8C8C8C8D4C4C4C4C4C444C444C444444444444444C444C4C4C",
      INIT_02 => X"040403040404044444444C4C4C4C4C4C4C4C4C4C4C4C4C8C8C8C8D8D8D959595",
      INIT_03 => X"4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4444444404040403",
      INIT_04 => X"9595958D9595958D958D8C8C8C8C8D8C8D8D8D8D8C9595958D958D4C8C8C4C4C",
      INIT_05 => X"4C4D4C4D4C4D4C4C4D4D4D4D4D4D4D9595959595959595959595959595959595",
      INIT_06 => X"4D4D4D4D4D4D4D554D4D4D4D554D4D4D4C4D4C4C4C4C4C4C4C4C4C4D4C4C4D4D",
      INIT_07 => X"969696959595555555554D4D4C4C4C4C4C4C0C4C4D4C4D4C4C4C4D4C4D4D4D4D",
      INIT_08 => X"2727272727271E1E261E1E1E1EDEDEDEDEDEDEDEDE969596969E9E9595959596",
      INIT_09 => X"2727272727272727676767672727276667676767276767676767676767676727",
      INIT_0A => X"2727272727272727272727272727272727262727262726272627272727272727",
      INIT_0B => X"1E1E1F1FDEDEDF272626261E2627262626272727272727272727272727272727",
      INIT_0C => X"261E1E1EDEDE1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E2626272726271E1E27",
      INIT_0D => X"6F6F6F6767676767676767676767676727272727272727272627271E1E1E1E1E",
      INIT_0E => X"AFAFAFAFEFA8AFAFAFAFAFAFAFAFAFA7AFAFAFAFA7AFAF67AF6F6FAF6FAFAF6F",
      INIT_0F => X"AFE8E828E8E830303030303028F0F0E8E8E8F0E8E8E8E8E8E8F0EFE8E8A8A8E8",
      INIT_10 => X"EFEFE7E7E7E7E7EFE7A7E7A7A7A7A7A7A6A6A7A7A7A7A7A7A7A7A7AFAFAFAFE8",
      INIT_11 => X"B0B0B0B0B0F0F8B0B0B0B0B0B0B0B0706F2F2F2F2FEFEFEFEFEFEFEFEFE7E7EF",
      INIT_12 => X"2F30307070707070B0B0B8B8B8B8F8F8F8F8F8F8F8F8B8B0B0B0B0B0B0B0B0B0",
      INIT_13 => X"B06F2F2F2FEF2F2FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEF2F2F2F",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C444C4C4C434444444403040403034C",
      INIT_21 => X"8C958C95958C8C8C8C4C8C4C4C4C4C4C4C4C44440404444444444C4C4C444C4C",
      INIT_22 => X"03030404030404044444444C4C4C4C4C4C4C4C4C4C4C8C4C4C8C8D8D8D95948C",
      INIT_23 => X"4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C430344444403030403",
      INIT_24 => X"9595958D8D95954C95958D8D8C4C8C8C8D958D8D8C8C8D8D8D8D8C4C8C8C4C4C",
      INIT_25 => X"4C4C4C4C4C4C4C4C4C4C4D4C4D4C4D4D4C8D9595959595959595959595959595",
      INIT_26 => X"4D4D4D4D4C4D4D4D4D4D4D554D4C4D4D4D4C4C4C4C4C4C4C4C4C4C4C4C4D4C4D",
      INIT_27 => X"969595959555555555554D4D4C4C4C4C4C4C0C0C4C4C4C4C4D4C4C4D4D4D4D4D",
      INIT_28 => X"67272726271E1E1E271E1EDEDEDEDEDE96DEDE96DE95969E9E9E959595959596",
      INIT_29 => X"2727272727272727672767672727276667676767676727676767676767672727",
      INIT_2A => X"2727272627272627262726262727262727272626262627272727272727272727",
      INIT_2B => X"1E1E1E1E1E1EDF26262627272627272727272727272727272727272727272727",
      INIT_2C => X"1E1EDE1EDE1E1E1E1EDE1E1E1E1E1E1E1E1E1E1E1E1E2627261E261E261E1E1E",
      INIT_2D => X"676F676F676767676767676767676767262627672727272726261E1E1E1E2626",
      INIT_2E => X"AFAFAFAFEFE8AFAFAFAFAFAFAFAFAFA7AFAFA7A7AFAFAFAF6FAF6FAFAF6FAFAF",
      INIT_2F => X"E8E8E8EF28283030303030F0303030E8E8E8E8E8E8E8E8E8EFEFEFE8E8A8A8AF",
      INIT_30 => X"EFEFA6E7E7E7EFE7A6A6A7A7A7A7A6A7A7A7A7A7A7A7A7A7A7A7A7AFAFAFAFEF",
      INIT_31 => X"B0B0B0B0B0F8F0B0B0B0B0B0B0B0B0776F372F2FEFEFEFEFEFEFEFEFEFE7A7E7",
      INIT_32 => X"2F3070307070707070B0B0B0B8B0F8B8B8F8B8B0B8B0B0B0B0B0B0B0B0B0B0B0",
      INIT_33 => X"B06F2F2F2F2F2F2F2F2F2F2F2F2FEFEFEFEFEFEFEFEFEFEFEFEFEF2F2F2F3730",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"4C444C4C4C4C44444C444C4C4C4C44444444444C4C4C4444444403030303034C",
      INIT_41 => X"9595958C8D8D8C8D8C4C4C4C4C4C4C4C4C440344040444044444444C4C4C4C44",
      INIT_42 => X"03030303030344444C44444C4C4C4C4C4C4C4C4C4C4C4C4C4C8C8C8C8D8C8C95",
      INIT_43 => X"4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C434C4404440403030303",
      INIT_44 => X"959595958D95958C8D8D8D4C8C8C8D8D8D8D8D8D8D8C95958C8D8D8C4C4C4C4C",
      INIT_45 => X"4D4C4C4C4C4C4C4C4C4C4C4C4C4C8C8D4C959595959595959595959595959595",
      INIT_46 => X"4D4D4D4D4D4D4D4D4D4D4D4D4D4D4D4D4C4C4C4C4C4C4D4C4C4C4C4D4C4C4C4C",
      INIT_47 => X"959595959555554D55554D4D4C4C4C4C4C4C4C4C4C4C4C4C4C4D4D4D4D4D4C4D",
      INIT_48 => X"672727271E1E1E1E1E1E1EDEDEDEDEDEDEDE9695D6DE959E9E95959595959596",
      INIT_49 => X"2727272727272727672767272727676767676767676727676767276727272767",
      INIT_4A => X"E62726272727272626261E26262726262727E6E62626DFDF1F26272727272727",
      INIT_4B => X"1E1E261EE6E6262727271E272626272727272727272727272727262727272727",
      INIT_4C => X"1E1E1E1E1E1EDEDE1E1E1E1E1E1E1E1E1E1E1E26261E26261E26261E1E1E1E1E",
      INIT_4D => X"6F676F6767676767676767676767676767272726271E1E27271E1E1E1E1E1E1E",
      INIT_4E => X"AFAFAFAFA8AFAFAFAFAFAFAFAFAFAFAFAFAFAFAFA7A767676FAF6F6F6F676FAF",
      INIT_4F => X"E8EFEF302830303030303030283028E83030F0E8E8E8E8E8E8EFEFE8A8E8A8AF",
      INIT_50 => X"A6E7A6A7A7E7E7A7A6A6A7A7A7A6A7A7A7A7A7A7A7A7A7A7AFEFEFEFEFEFEFE8",
      INIT_51 => X"F8B8B0B0B0F0F0F0F0B0B0B0B0B070776F772F2F2F2FEFEFEFEFEFEFE7E7A7A7",
      INIT_52 => X"287070707070707070B0B0B0B0B8B8B0B0B0B8B8B0B0B8B0B870B8B0B0B0B0B0",
      INIT_53 => X"B06F6F686F2F6F6F6F6F2F2F2F2F2F2F2F2FEFEF2F2FEFEF2FEF2F2F2F2F3737",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"44444444444C44444C4C4C4C4C4C4404044444444C4C4444040404030303038C",
      INIT_61 => X"95948C8C8D8C8C8C4C4C4C4C4C4C4C4C4C4C044444040404044404044444444C",
      INIT_62 => X"030303040304040443444C444C4C4C4C4C4C4C4C4C4C4C4C8C8C8D8C8C8C948C",
      INIT_63 => X"4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4444040304030303",
      INIT_64 => X"95958D8D958D8D958D8C4C4C8C8C8D9595958C8D8D95958C8C8D958C4C4C4C4C",
      INIT_65 => X"4C4D4D4C4C4C4C4C4D4C4C4C4D4C8C8D95959595959595959595959595959595",
      INIT_66 => X"4D4D4C4D4D4D4C4D4C4C4D4C4D4D4C4C4C4C4C4C4C4C4C4C4C4C4C4C4D4C4C4C",
      INIT_67 => X"969595559555554D554D4D4C4C0C0C0C0C0C0C4C4C4C4C4C4C4C4C4D4C4C4D4D",
      INIT_68 => X"6726261E1E1E1E1EDE1E1EDEDEDEDEDE95959595DE96959E9696959595969695",
      INIT_69 => X"2727272727276727272727272767276767272767676767272767672727272767",
      INIT_6A => X"27E72726DFDFDF1E1E1E26E627261E271E2727261E2627E72726272627272727",
      INIT_6B => X"1E1E1E1E1EDE1E26262627272627262727272727272727272627272727272727",
      INIT_6C => X"1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E262626262626261E1E1E261E",
      INIT_6D => X"A76767676767676767676767676767676726262627271E271E1E1E1E1E1E1E1E",
      INIT_6E => X"EFAFAFAFA8A8AFA7AFAFA8AFAFAFA7AFAFA7A7AFAFA767A7AF6F6F6F67676F67",
      INIT_6F => X"EF302F28283030303030303030303030283030E8E8E8E8E8E8E8EFEFAFA8E8AF",
      INIT_70 => X"E7A7A7A7A6A6E7E7A7A6A7A7A7A7AFA7A7E7A7A7EFEFEFEFEFEFEFEFEFEFE8EF",
      INIT_71 => X"F8F8F8B0F8F0F0F8F0F0F0B0B070776F706F2F2F2F2FEFEFEFEFEFE7EFE7A7E7",
      INIT_72 => X"2F7070707070707070B0B0B0B0B8B0B0B0B0B0B8B0B0B0B0B0B0B070B8B0B8F8",
      INIT_73 => X"B0776F686F6F6F6F686F6F6F77772F772F2F2F2F2F2F2F2F2F37302F2F283037",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => dina(8),
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => doutb_array(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => doutb_array(8),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(86),
      ENBWREN => enb_array(86),
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => enb,
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__87\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00800000"
    )
        port map (
      I0 => addra(12),
      I1 => addra(13),
      I2 => addra(15),
      I3 => addra(14),
      I4 => ena,
      O => ena_array(86)
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__87\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00800000"
    )
        port map (
      I0 => addrb(12),
      I1 => addrb(13),
      I2 => addrb(15),
      I3 => addrb(14),
      I4 => enb_0,
      O => enb_array(86)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vga_ram_blk_mem_gen_prim_wrapper_init__parameterized86\ is
  port (
    doutb_array : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    \addra_12__s_port_\ : in STD_LOGIC;
    \addrb_12__s_port_\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vga_ram_blk_mem_gen_prim_wrapper_init__parameterized86\ : entity is "blk_mem_gen_prim_wrapper_init";
end \vga_ram_blk_mem_gen_prim_wrapper_init__parameterized86\;

architecture STRUCTURE of \vga_ram_blk_mem_gen_prim_wrapper_init__parameterized86\ is
  signal \addra_12__s_net_1\ : STD_LOGIC;
  signal \addrb_12__s_net_1\ : STD_LOGIC;
  signal ena_array : STD_LOGIC_VECTOR ( 87 to 87 );
  signal enb_array : STD_LOGIC_VECTOR ( 87 to 87 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "INDEPENDENT";
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
  \addra_12__s_net_1\ <= \addra_12__s_port_\;
  \addrb_12__s_net_1\ <= \addrb_12__s_port_\;
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"00002FFFFFFFFFFFFFFFFFFFDFFFFFFF23FFFFFC6187FFFFFFFFFFFFFD000000",
      INITP_02 => X"000000000000000000000000000000000000000000000000000000FFFFFFFFFE",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000002",
      INITP_05 => X"00003FFFFFFFFFFFFFFFFFFEF7FFFFFF9FFFFFFCF003FFFFFFFFFFFFFF000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000007FFFFFFFFC",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"00007FFFFFFFFFFFFFFFFFFFEEEFFFFF9FFFFFFD9227FFFFFFFFFFFFFC000000",
      INITP_0A => X"000000000000000000000000000000008000000000000000000000000703FF80",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000006",
      INITP_0D => X"00003FFFFFFFFFFFFFFFFFFF56EFFFFFFFFFFFFFFE7FFFFFFFFFFFFFE0000000",
      INITP_0E => X"0000000000000000000000000000000080000000000000000000000000018F00",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"4C4C444404444444444C4C4C4C4444040404040444440404030303030303034C",
      INIT_01 => X"8C8C8C8C8C8C8C4C4C4C4C4C444C43444444040444030304044444444444444C",
      INIT_02 => X"030303030303040444444C444C4C4C4C4C4C4C4C4C4C4C4C8C8C8C8C8C8C8C8C",
      INIT_03 => X"4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C444343440304030303030303",
      INIT_04 => X"958D8D954C8D8D4D4C4C4C4C8D8C8C8C95958C8D8D958D4C8C8D8C4C4C4C4C4C",
      INIT_05 => X"4C4C4C4C4C4C4C4C4C4C4C4D4D4D958D95959595959595959595959595958D95",
      INIT_06 => X"4D4D4D4C4D4D4C4C4C4D4D4C4C4D4C4C4C0C0C4C4C4C4C4C4C4C4C4C4C4C4C4C",
      INIT_07 => X"9595959555554D4D4D0C4D4C4C4C0C0C0C0C0C4C4C4D4C4C4C4C4C4D4D4D4C4D",
      INIT_08 => X"27271E1E1E1EDE1EDEDEDEDEDEDE95DE96969595969695969696959595959695",
      INIT_09 => X"2727272727272727272727272767676767676767276767676767672727272726",
      INIT_0A => X"E62727E6E7DFE71F1FE6DEDEDF271E27271E271F262627262727262727272727",
      INIT_0B => X"DEDF27E6E6E6262627262727272727272727272727272726272727272626DEE7",
      INIT_0C => X"1E1EDE1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E26262626261E1E26261E1E1E1E",
      INIT_0D => X"A7A7A767676767676767676767676767676726262627261E27271E1E1E1E1E1E",
      INIT_0E => X"AFAFAFAFAFAFAFAFAFAFA7AFA7AFA7AFAFAFAFAFA7A7A7A767A767A7AF676767",
      INIT_0F => X"283030303030303030303028303030303030F028E8E8E8EFEFE8EFE8EFEFE8EF",
      INIT_10 => X"E7E7EFA7E7E7A7E7E7A6A6A7A7E7E7E7E7E7EFEFEFEFEFEFEFEFEFEFEFEFEF28",
      INIT_11 => X"F8F8F0B0F8F8F8F8F0F8F0B0B0B07070706F2F2F2F2F2F2FEFEFEFEFEFEFE7E7",
      INIT_12 => X"7070707070707070B0B0B070B070B07070B0B0B0B0B0B070B0B0B0B0B0B0B0F8",
      INIT_13 => X"F877776F6F7777777777776F777777702F2F30372F2F3730302F303730303030",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"444C444404444444444C4C4C444444040404034403030403030303030303C34C",
      INIT_21 => X"8C8C8C8C8C8C4C4C4C4C4C44044444440404440303040303034404444444444C",
      INIT_22 => X"0303030303040404434444444C4C4C4C4C4C4C4C4C4C4C4C4C8C4C8C8C8D8C8C",
      INIT_23 => X"4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C44444343030404040303030303",
      INIT_24 => X"959595958C8C4D8D4C4C4C4C8C8C8C8C8D95958D8D8D8C4C4C8D4C4C4C4C4C4C",
      INIT_25 => X"4C0C4C4C4C4C4C4C4C4C4C4C4D4D8C8D8D95958D9595958D9595959595959595",
      INIT_26 => X"4C4C4C4C4C4C4C4D4C4C4C4C4C4C4C4C4C040C0C4C4C4C4C4C4C4C4C4C4C4C4C",
      INIT_27 => X"95959555554D4D4C0C0C0C0C0C0C0C0C4C0C4C0C4C4C4C4C4C4D4C4C4C4D4C4C",
      INIT_28 => X"1E271E1E1E1E1E1EDEDEDEDEDEDE95959696DE95959695959595959595959695",
      INIT_29 => X"2727272727272727272767672767676767676767672767672767276767272726",
      INIT_2A => X"26262727E7DFDFDFDFE6DFDEDFDF271E27272727262627272627272727272727",
      INIT_2B => X"1EDFE61E271E1E26261E26262627271E2727272727272727272727272727E6E6",
      INIT_2C => X"1E1E1E1EDE1E1E1E1E1E1E1E1E1E1E1E1E1E1E262626261E26262626261E1E1E",
      INIT_2D => X"6767676767676767676767676767676767672667271E26261E1E1E1E1E1E1EDE",
      INIT_2E => X"AFAFAFAFAFAFAFAFAFAFA7AFAFA7A7AFA7A7A7AFA7A767676767A7A7AF6F6F6F",
      INIT_2F => X"303030303070707030303030303030303030F0E8E8E8E8E8EFE8EFE8E8EFEFEF",
      INIT_30 => X"E7EFEFEFE7EFA6E7EFEFEFEFEFEFEFEFEFE7EFEFEFEFEFEFEFEFEFEFEFEF3030",
      INIT_31 => X"F8F0F0F0F0F8F8F8F8F0F8B0B7B7B0B7776F6F776F2F2F2F2FEFEFEFEFEFEFEF",
      INIT_32 => X"707070707070707070B070707070B0B070B0B0B070B070B070B070B0B0B0B0B0",
      INIT_33 => X"F8B7B0777777777777B7B0777770777770777770707770707070703770707070",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"44444444044444444444444C440444040304040303040303030303030303034C",
      INIT_41 => X"8C8D8C8C4C8C4C4C4C4C4C030404030303030303030303030304040444444444",
      INIT_42 => X"0303030303030304444344444C444C4C4C44444C4C4C4C4C4C4C4C4C8C8C4C8C",
      INIT_43 => X"4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C444C44434343430404040303030303",
      INIT_44 => X"958D4C8C8D8C4C4C4D4C4C8C4C4C8C8C8D8C8D8D4C8D8C8C4C4C8C4C4C4C4C4C",
      INIT_45 => X"0C4C0C0C4C4C4C4C4C4C4C4C4D4D4C4C4C95958D959595959595959595958D8C",
      INIT_46 => X"4C4D4C4C4D4C4D4D4C4C4C4C4C4C4C4C4C040C0C4C4C4C0C4C4C4C4C4C4C4C4C",
      INIT_47 => X"95959555554D4D4D4C0C0C0C0C0C0C0C0C4C0C0C0C4C4C4C4C4C4C4C4C4C0C4C",
      INIT_48 => X"1E26261E1E1EDEDEDEDEDEDEDEDE969595959695959595959595959595959595",
      INIT_49 => X"2727272727272727272767272767676767676767272767672767272726262627",
      INIT_4A => X"26E7DF27DEDF1FDFDFE627DFDF271E1E26261E1F1E261F1E2627272727272727",
      INIT_4B => X"27DEDE1E2627272726272626262727262627272727272727272726262726E626",
      INIT_4C => X"1E1E1EDE1E1E1EDE1E1E1EDE1E1E1E1E1E1E1E1E2626261E26261E261E1E1E1E",
      INIT_4D => X"AF676767676767676767676767676767671E2666261E261E1E1E1E1E1E1E1E1E",
      INIT_4E => X"AFAFAFEFAFAFAFAFAFAFAFAFAFAFA7A7A7A7A767A7AFAFAFA7AF6767A7A7AF6F",
      INIT_4F => X"3030303070707070703030303030302828F0F0E8E8E8E8EFE8E8EFE8E8EFEFAF",
      INIT_50 => X"2F2F2F2F2FEFEFEF2F2F2F2F2F2FEFEFEFEFEFEFEFEFEFEFEF2F2F2830303030",
      INIT_51 => X"B7B0F0F8F0F8F8F8F8F0F0B0B0B0B0B0B07777776F6F6F2F6F2F2F2F2F2F2F2F",
      INIT_52 => X"7070707070707070707070707070B070707070707070707070707070B070B0B7",
      INIT_53 => X"38F0B7B7F0F0F0F0F0F0B0B0B7B7B777707077B7B07070707070707070707070",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"4444444444444444444444444404030403030303040303030303030303C3C34C",
      INIT_61 => X"4C8C8C8C8C4C4C4C4C4C04030403030303030303030303030304440444440404",
      INIT_62 => X"0303030303044444044444444C4C4C4C4C44444C444C4C4C4C4C4C8C8C8C4C4C",
      INIT_63 => X"4C4C4C4C444C4C4C4C4C4C4C4C4C4C44444444434303440403030303033B0303",
      INIT_64 => X"8D95958D8D8C4C4C4C4C4C4C4C4D4C4C8D8D8D4C8C8C4C8C4C4C4D4C4C4C4C4C",
      INIT_65 => X"4C0C4C4C4C4C4C4C4C4C4C4C4C4C4D954C954C4D959595959595959595958D8C",
      INIT_66 => X"4D4C4C4D4D4D0C0C4C4C4C4C4C0C0C4C0404040C0C4C0C4C4C4C4C4C4C4C4C4C",
      INIT_67 => X"9595554D4D4D4D4C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C4C4D4C4C4C4D4C",
      INIT_68 => X"1E2627DEDEDEDEDEDEDEDEDEDED6969595959595969696959595959596959595",
      INIT_69 => X"272727272727272727272727272727676767676667672767272767676767271E",
      INIT_6A => X"261E1E261E1E26DEDF2726271F26262627261E1E1E271E27262726271F272727",
      INIT_6B => X"262726271E261E1E1E2727262627272727272627272727272727272726262627",
      INIT_6C => X"DE1EDE1EDE1E1EDE1E1E1EDE1E1E1E26261E2626262666262626261E1E261E1E",
      INIT_6D => X"67676767676767676767676767676767676666661E26261E261E1E1E1E1E1E1E",
      INIT_6E => X"EFAFAFAFAFAFAFAFAFAFAFAFAFAFA7A7A7AFA7A7A7A7A7AFAF67A7A7AFAF67AF",
      INIT_6F => X"707070707070707070703030303030303030E8E8E8E8E8EFE8E8EFE8E8EFEFEF",
      INIT_70 => X"6F6F2F2F2F2F2F2F2F2F2F2F2F2F2FEFEF2F2F2FEFEFEFEF302F2F3030303030",
      INIT_71 => X"B0B0F0F8F0F8F8F8F8F8F0B0B7B0B0B0B0B7B7B7B7B7B7776F6FB7776F6F6F2F",
      INIT_72 => X"707070707070707070707070707070707070707070707070707070707070B0B0",
      INIT_73 => X"38F0F0F0F8F8F8F8F8F8F8F8F0B0B7B7B7B0B0B0B0B0B0B0B070707070707070",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => dina(8),
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => doutb_array(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => doutb_array(8),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(87),
      ENBWREN => enb_array(87),
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => enb,
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__42\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00800000"
    )
        port map (
      I0 => addra(12),
      I1 => addra(13),
      I2 => addra(15),
      I3 => addra(14),
      I4 => \addra_12__s_net_1\,
      O => ena_array(87)
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__42\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00800000"
    )
        port map (
      I0 => addrb(12),
      I1 => addrb(13),
      I2 => addrb(15),
      I3 => addrb(14),
      I4 => \addrb_12__s_net_1\,
      O => enb_array(87)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vga_ram_blk_mem_gen_prim_wrapper_init__parameterized87\ is
  port (
    doutb_array : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC;
    enb_0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vga_ram_blk_mem_gen_prim_wrapper_init__parameterized87\ : entity is "blk_mem_gen_prim_wrapper_init";
end \vga_ram_blk_mem_gen_prim_wrapper_init__parameterized87\;

architecture STRUCTURE of \vga_ram_blk_mem_gen_prim_wrapper_init__parameterized87\ is
  signal ena_array : STD_LOGIC_VECTOR ( 88 to 88 );
  signal enb_array : STD_LOGIC_VECTOR ( 88 to 88 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "INDEPENDENT";
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000006",
      INITP_01 => X"00001FFFFFFFFFFFFFFFFFFFE9BFFFFFFFFFFEFFFFFFFFFFFFFFFFFFE0000000",
      INITP_02 => X"00000000000000000000000000000000FFF00000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000006",
      INITP_05 => X"000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000",
      INITP_06 => X"00000000000000000000000000000000FFE02F80000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000006",
      INITP_09 => X"000005FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFC0000000",
      INITP_0A => X"00000000000000000000000000000000FFF5FFE0000000006000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000018000000000000000000000016",
      INITP_0D => X"000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE7FCFFFFFFFFFFFFFF80000000",
      INITP_0E => X"00000000000000000000000000000000FFFFFFF0000000006000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0404440404030444440444040404030303030303030303030303030303C3C34C",
      INIT_01 => X"8C4C8C4C4C4C4C4C444404040403030303030303030303030303030304440404",
      INIT_02 => X"0303030303030444444443034C4C4C4C4444444C4C4C4C4C4C8C4C4C8C8C4C4C",
      INIT_03 => X"4C4C444C444C4C4C4C4C4C4C4C4C444C44440444030403030303033B033B0303",
      INIT_04 => X"8D8C8C8C8D8C4C4C4C4C4C4C4D4D4C8C8C8D8D8D8C4C4C8C4C4D4C4C4C4C4C4C",
      INIT_05 => X"4C0C0C0C0C4C4C4C4C4C4C4C4C4D4D8C4C4C4C4C9595959595959595958D8C8C",
      INIT_06 => X"4D4C4C4C4C4C0C4C4C4C4C4C4C0C0C0C0404040C0C0C0C4C4C4C4C4C4C4C4C4C",
      INIT_07 => X"5595554D4C4C4C4C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C4C4C4C4C4C0C4C4C4C",
      INIT_08 => X"1E261EDEDEDEDEDEDEDE96DEDEDE9595DE969695959696969595959595959595",
      INIT_09 => X"272727272727272727276727672727676767676727272767672767272667271E",
      INIT_0A => X"1E26261E26272626261E1E1E26261E26262726271E1E1E26261E272727272727",
      INIT_0B => X"2626261E2727271E1E2627272627272727272727262626E62627271E1E262726",
      INIT_0C => X"1E1E1EDE1EDEDE1E1EDE1E1E1E1E1E1E1E1E26261E2666662626262626262626",
      INIT_0D => X"67A767676F6F67676767676767666666666666661E1E26261E1E1E26261E1E1E",
      INIT_0E => X"EFEFAFAFAFAFAFAFAFEFAFEFAFAFAFAFA7A7AFAFAFAFA7A7A7AFAFAFA7A7A7A7",
      INIT_0F => X"707070707070B0B07070703030303030303028F0EFE8EFEFE8E8EFE8EFEFEFE8",
      INIT_10 => X"6F6F6F6F6F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F28302F303070707070",
      INIT_11 => X"B0B0F8F8F8F8F8F8F8F0F0B0B0B0B0B0B0B7B7B7F7B7B7B7B7B7B7B7B7B7B76F",
      INIT_12 => X"70707070707070707070707070707070707070707070707070707070B070B0B0",
      INIT_13 => X"383838383838383838383838F8B0B0B7F0F8F0F0F8F8F8F8F8B0B0B070707070",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0404034444440304044444444444030303030303030303030303030303FBFB4C",
      INIT_21 => X"8C8C4C4C4C4C4C4C444443040303030303030303030303030303030404030304",
      INIT_22 => X"03030303030303034444034444444C444444444C4C4C4C4C4C4C4C8C4C4C4C8C",
      INIT_23 => X"4444444C4C4C4C4C4C4C4C4C4C44444444040304040303030304030303030303",
      INIT_24 => X"9595958D8C4C4C4C4C4C4C4C4C4C4C8D8C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C",
      INIT_25 => X"4C0C0C0C4C0C4C4C4C4C4C4C4C4C4C4C4C4D4D4D958D95958D958D958D8D8D8D",
      INIT_26 => X"4C4C4C4C4C4C4C0C4C4C4C4C040C0C0C0C0404044C040C4C4C4C4C4C4C4C4C0C",
      INIT_27 => X"9555554D4D4D4D4C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C4C0C0C4C4C4C4C4C0C",
      INIT_28 => X"1E1EDEDEDEDEDE9EDE9596959596959695969696959596959595959595959595",
      INIT_29 => X"2727272727272727672767272727676726676767272727272727676726262627",
      INIT_2A => X"2626271E1E1E1E1E1E1E26262626272726271E271E1E271E2727271E27272727",
      INIT_2B => X"272626261E1E1E2727272727272727261E2726262626262727271E1E261E1E26",
      INIT_2C => X"1E1E1E1E1E1E1E1E261E1E1E261E261E2626262626265E662666262626262626",
      INIT_2D => X"A7A7A7A7AF6767676767676766676666666666665E5E26261E26261E261E1E1E",
      INIT_2E => X"E8AFEFAFAFAFAFAFAFEFAFAFAFAFAFAFAFAFAFA7AFAFAFAFAFAFAFA7AFAFA7A7",
      INIT_2F => X"7070707070B0B070B0707070303028303028303030EFEFEFE8E8E8EFEFEFEFEF",
      INIT_30 => X"B7B76F6F2F2F6F2F2F6F6F6F6F6F6F6F2F2F70372F372F707030307070707070",
      INIT_31 => X"F0F0F8F8F8F8F8F8F0F0F0F0B0B0B0B0B7B7B0B7B0F0F0F0F7F7B7B7B7B7B7AF",
      INIT_32 => X"B0B0B0B0B07070B0707070707070707070707070707070707070707070B0B0B0",
      INIT_33 => X"7838383838787838383838F8F8F8F8F0F8F838F83838383838F8B0B0B0B0B0B0",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0403444404030304044404030403030303030303030303030303030303FBFB44",
      INIT_41 => X"4C4C4C4C4C4C4C444C4444030303030303033B03030303030303030303040404",
      INIT_42 => X"03030303030303444343034444444444434C4C444C4C4C4C4C4C4C4C4C4C4C4C",
      INIT_43 => X"4C4C4C4C4C4C4C4C4C4C4C4C4444444444444403040403030303030303030303",
      INIT_44 => X"958D8D4C4C4C4C4C4C4C4C4C4C4C4C8C8C4C8D8C4C4C4C4C4C4C4C4C444C4C4C",
      INIT_45 => X"0C0C4C0C4C4C4C4C4C4C4C4C4C4D4C4D4C4C4C4D8C8D959595958D8D8D8C8D8D",
      INIT_46 => X"4C4C4D4C4C4C4C4C0C4C4C4C0C040C0C040404044C0C0C0C0C4C4C4C4C0C0C0C",
      INIT_47 => X"55554D4D4D4D4C4C0C0C0C0C0C040C0C0C0C4C0C0C0C0C0C4C0C4C4C4C4C4C4C",
      INIT_48 => X"1E1EDEDEDEDEDEDEDEDE96959595959695959596959595959595959595955555",
      INIT_49 => X"27272727272727676767266727676767672767672727272726262667271E1E27",
      INIT_4A => X"26261E271E1E26261E1E271F1E2726262627261E1E1E261E1E27272727272727",
      INIT_4B => X"26272626666627272727272727261E2726272627262626271E1E2627E6E6261E",
      INIT_4C => X"1E1E1E1E1E261E1E1E1E1E1E1E1E1E1E26666626262666666766676766262727",
      INIT_4D => X"A7A7A7676F676767676767676767676766666666665E1E2626261E1E1E1E1E1E",
      INIT_4E => X"EFAFAFAFAFAFAFAFAFAFAFEFEFEFEFEFAFAFAFAFA7AFAFAFEFEFAFEFAFAFAFA7",
      INIT_4F => X"707070B0B0B0B0B0B0B07070303030303030302828E828E8EFEFEFEFEFEFEFEF",
      INIT_50 => X"B7B76F776F2F6F2F2F6F77776F6F6F686F6F7777377070707070707070707070",
      INIT_51 => X"F83838F8F0F8F0F0F8F0F0B7B0B0B0B7B7B7B7B7F7F0B7F0F0F0F0F0F0F0F7B7",
      INIT_52 => X"B0B0B0B0B0B070B0B070707070707070707070707070707070707070B0B0B0F0",
      INIT_53 => X"783878783878407878383838F838F8383838783838383838383838F8F0F8B0B0",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"030444040303040404030403040303030303030303030303030303FB03FBFB4C",
      INIT_61 => X"4C4C4C4C4C44444444444303030303033B3B0303030303030303030403030303",
      INIT_62 => X"03030303030403044C03434404044444444C4C4C4C4C4C4C4C4C4C8C8C4C4C4C",
      INIT_63 => X"444444444444444C4C4C4C44444444440303030303030303030303C3C3030303",
      INIT_64 => X"8C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C8C8C4C4C4C4C4C4C4C4C4C4C4C4C4C",
      INIT_65 => X"0C0C040C444C0C4C4C4C4C4C4C4D4D4D4C4C4C4C4C95958D958D95958D8D4C4C",
      INIT_66 => X"4C4C4C4C4C4C4C4C4C4C4C0C040C040C0404040404040C040C4C4C4C0404040C",
      INIT_67 => X"4D4D4D4D4C4C4C0C4C0C0C0C0C0C0C0C4C0C0C0C0C0C0C4C044C4C4C4C4C4C4C",
      INIT_68 => X"1EDEDEDEDEDEDEDE969E95959595959595959595969595959595959595955555",
      INIT_69 => X"271E27272767672727272667676767676727676727272726272667662627271E",
      INIT_6A => X"1E1E26261E1EE6DE1E261F1F1F26261E2727271E1E261E1E1E27272727272727",
      INIT_6B => X"2627276667676727271E272727262626271E262626262626261E1EE6DE1E1E1E",
      INIT_6C => X"1E1E1E261E1E1E1E1E1E1E1E1E1E1E261E1E1E26666666266767672667262626",
      INIT_6D => X"A7AFAFA76767AF67A7A7A7A76767676666A7A76666666666661E1E1E1E1E1E1E",
      INIT_6E => X"AFEFAFEFAFEFAFAFAFAFAFAFEFEFEFEFAFAFA7EFEFEFEFEFEFEFEFEFEFAFAFA7",
      INIT_6F => X"7070B0B0B0B8B8B8B0B0B070707030303030302828282828EFEFEFEFEFEFE8EF",
      INIT_70 => X"F7F7B76F6F2F6F6F7777776F776F777777706F70707070707070707070707070",
      INIT_71 => X"F83838F8F8F0F0F0F8F0F0B0B07777777777B7B7F7F7F7F0F0F7F0F7F7F0F0F0",
      INIT_72 => X"F8F8F8F8B8B8B0B0B0B0B070707070707070707070707070707070B0B0F0F0F8",
      INIT_73 => X"78383878787878407878787838783878784078787878387878783838F8F8F8F8",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => dina(8),
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => doutb_array(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => doutb_array(8),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(88),
      ENBWREN => enb_array(88),
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => enb,
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__93\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10000000"
    )
        port map (
      I0 => addra(12),
      I1 => addra(13),
      I2 => addra(14),
      I3 => addra(15),
      I4 => ena,
      O => ena_array(88)
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__93\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10000000"
    )
        port map (
      I0 => addrb(12),
      I1 => addrb(13),
      I2 => addrb(14),
      I3 => addrb(15),
      I4 => enb_0,
      O => enb_array(88)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vga_ram_blk_mem_gen_prim_wrapper_init__parameterized88\ is
  port (
    doutb_array : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    \addra_12__s_port_\ : in STD_LOGIC;
    \addrb_12__s_port_\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vga_ram_blk_mem_gen_prim_wrapper_init__parameterized88\ : entity is "blk_mem_gen_prim_wrapper_init";
end \vga_ram_blk_mem_gen_prim_wrapper_init__parameterized88\;

architecture STRUCTURE of \vga_ram_blk_mem_gen_prim_wrapper_init__parameterized88\ is
  signal \addra_12__s_net_1\ : STD_LOGIC;
  signal \addrb_12__s_net_1\ : STD_LOGIC;
  signal ena_array : STD_LOGIC_VECTOR ( 89 to 89 );
  signal enb_array : STD_LOGIC_VECTOR ( 89 to 89 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "INDEPENDENT";
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
  \addra_12__s_net_1\ <= \addra_12__s_port_\;
  \addrb_12__s_net_1\ <= \addrb_12__s_port_\;
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"000000000000000000000000000000000000000000000000000000000000000E",
      INITP_01 => X"0000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7BFFFFFFFFFFFFFFFC0000000",
      INITP_02 => X"00000000000000000000000000000000FFFFFFFF80000001F000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"00000000000000000000000000000000000000080000000000000000000001BE",
      INITP_05 => X"0000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF40000000",
      INITP_06 => X"00000000000000000000000000000000FFFFFFFFFFC00003E000000300000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"000000000000000000000000000000000000003C00000000000000000000D11E",
      INITP_09 => X"00000007FFFFFFFFF9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000",
      INITP_0A => X"00000000000000000000000000000000FFFFFFFFFFFE0003E000062600000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"00000000000000000000000000000000000000800000000000000A00000081FE",
      INITP_0D => X"00000002FFFFFDFF807FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000",
      INITP_0E => X"00000000000000000000000000000000FBFFFFF0FFFFE00FE00003F000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"03030303030303030404030303030303030303030303030303030303FBFBFB44",
      INIT_01 => X"4C4C4C4C4C4C4444444444030303033B03033B033B0303030303030303030303",
      INIT_02 => X"030303030303040344044444444444444C44444C4C4C4C4C4C4C4C4C4C4C4C4C",
      INIT_03 => X"4C4444444444444C44444C44444404440403030403030303030303030303033B",
      INIT_04 => X"8C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C8C4C4C4C4C4C4C4C4C4C4C4C4C4C4C",
      INIT_05 => X"0C0C0C0C4C0C0C0C4C4C4C4D4C4C4C4D4C4C4C8C95958C958D8C4C8C4C4C4C4D",
      INIT_06 => X"4C4C4C4C4C4C4C4C0C4C4C0404040404040C0404040C040404044C4C04040C04",
      INIT_07 => X"4D4D4D4C4C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C4C4C4C4C4C4C4C4C4C",
      INIT_08 => X"1E1EDEDEDEDE9696DE9695959595959595959595959595959595959595555555",
      INIT_09 => X"27272727676727276767676667676767672727272667272626272667271E1E1E",
      INIT_0A => X"1EDE261E1E1E26261E261E271E1E1E26262627261E27271E1E27272727272727",
      INIT_0B => X"676767672627262727272727272727272727271E262626261E1E2726DE261E26",
      INIT_0C => X"1E1E1E661E1E1E1E1E1E1E1E261E1E671E1E6626666666666767676726672626",
      INIT_0D => X"EFEFEFAFAFAFA7A7A7A7A7A7A7A7A7A7A7A7A7A76667666666261E1E1E1E661E",
      INIT_0E => X"EFAFEFEFEFEFAFAFAFEFEFEFEFEFEFEFEFEFE7EFEFEFEFEFEFEFEFEFEFEFEFEF",
      INIT_0F => X"7070B0B8B8B0B8B8B0B0B0B0B07070303070303028302F2828EFE8EFEFEFE8EF",
      INIT_10 => X"F0F7F7AF6F6F6F6F776F7777B777777777777070707070707070707070B0B070",
      INIT_11 => X"38383838F8F0F0F0B0B7B7B0B777776F6F77B7F0F0F7F0F8F0F7F7F8F7F0F0F0",
      INIT_12 => X"38F8F8F8F8F8F8F8F8F8B8B0B0B8B0B0B87070707070707070B0B0B0F0F8F838",
      INIT_13 => X"4078787878787878787878787878784080808180804040787841787839383838",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0303030404030303030303030303030303030303030303FBFB03FBFBFBFBFB44",
      INIT_21 => X"4C4C4C4C4C4C444444440303033B033B033B3B033B0303030303030303030303",
      INIT_22 => X"3B030303030303030344044444444C44444C4C4C4C4C4C4C4C4C8C4C4C4C4C4C",
      INIT_23 => X"4C44444444444C444444444404044444440303030303030303030303FB03033B",
      INIT_24 => X"4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C8C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C",
      INIT_25 => X"0C4C0C0C0C0C0C4C4C4C4C4C4C4C4C4D4D8C958D8D8C8D8D8C4C8C8C4C4C4C4D",
      INIT_26 => X"4C4C4C4C4C4C4C4C040C4C0404040404040C0404040C4C4C4C040C0C0C040404",
      INIT_27 => X"4D4D4C0C4C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C4C0C4C4C0C0C4C4C0C4C0C4C",
      INIT_28 => X"DE1EDEDEDE969595D69595959595959595959596959595959595959555554D4D",
      INIT_29 => X"272727276767672667676767276767272727272627262727272727271E1E1E1E",
      INIT_2A => X"1E26261E26261E1E1E1E1E1E261E261E1E1E26271E261E272727272727272727",
      INIT_2B => X"6667666727272627272627272727262727262727262726271E271E1E1E1E1E1E",
      INIT_2C => X"261E1E1E1E1E1E1E1E1E1E1E66661E1E261E6666666666676666676766676726",
      INIT_2D => X"EFEFEFEFEFEFEFE7EFEFA7A7A7A7A7A7A7A7A7A7A66666666666666666262666",
      INIT_2E => X"EFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE7EFEFEFEFEFEFEFEFEFEF",
      INIT_2F => X"B0B0B9B8B8B8F9B0B0B0B8B0B0B070707070707070703030302FE8EFE8EFE8EF",
      INIT_30 => X"F7F7F7B76F6F776F777777B7B7B7B7707070707070707070707070707070B0B0",
      INIT_31 => X"383838F8F8F0F0F0B0B7B7B77777777777B7B7F7F0F8F8F0F7F0F0F0F0F73038",
      INIT_32 => X"41403839383838383838F8F8F8F8F8F8F8B8B0B0B0B0B0B0B0B0F0F0F8F83838",
      INIT_33 => X"8178788080808080808040407840784081808080808080808181818181814141",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"03034403030403040303030303030303C3C303C3030303FB030303FBFBFBFB44",
      INIT_41 => X"4C4C4C4C4C444444444403030303033B3B3B3B3B030303030303030303030303",
      INIT_42 => X"030303030303030344040304444C4C4C4C444C4C4C4C4C4C4C4C4C4C4C4C4C4C",
      INIT_43 => X"4C4C44444444444444444404440404040403030303033B3B0303FBC3FBFB3B3B",
      INIT_44 => X"4C4C4C4C4C4C4C0C4C4C4C4D4C4C4C4C4C8C4C4C4C4C4C4C4C4C4C4C4C4C4C4C",
      INIT_45 => X"0C0404040C040C0C0C4C4C4C4C4C4C4D4C4C8D8D954C4C8C8C8D8D4C4C4C4C4C",
      INIT_46 => X"4C4C4C4C4C4C4C4C0C0C040C040C0404040C0C0C044C044C4C0C0C0C4C0C0C0C",
      INIT_47 => X"4D4D4C0C4C0C0C0C0C0C0C0C0C04040C0C0C0C0C0C4C0C0C4C4C0C4C4D4C4C4C",
      INIT_48 => X"DEDEDEDEDE969695959595959595959595959595959595959595955555554D4D",
      INIT_49 => X"272727276666676766672667262767272727272726272727271E271E271E1EDE",
      INIT_4A => X"1E1E1E1E1E1E261E1E1E2726261E26261E271E1E1E271E2727271E2727276767",
      INIT_4B => X"666666676726272727272726272727272726272726271E271E1E1E1E1E1E271E",
      INIT_4C => X"6666661E1E1E1E1E1E1E1E666626666666666666666766666626266767676766",
      INIT_4D => X"EFEFEFEFEF2F2FEFEFEFEFEFEFA7EFEFE7A7A7A7A6A6666666666666661E6666",
      INIT_4E => X"EFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEF",
      INIT_4F => X"B8B0B8B0F8F8F8F8F8F8F8B8B8B8B0B0B0B070B0707070703037302828EFE8EF",
      INIT_50 => X"F0F0B7B7B7B7777777777777B7B7B77077B070B0B0707070B070B0B8B8B8B8B8",
      INIT_51 => X"383838F8F0F0F0B0B0B0B7B07777777777B7B7F0F7383FFFFFF030F0F03030F0",
      INIT_52 => X"818181404141787838393938383838F8F8F8F8F8F8F8F8F8F8F8F0F8F8F83838",
      INIT_53 => X"C1B8B88080C1C08080808080787878788080C0C0C1C0C0C081C1C1C1C1C1C181",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"04030303030303030303030303030303FB030303030303FBFBFBFBFBFBFBFB44",
      INIT_61 => X"4C4C4C4C4C4443434304030303033B03033B0303FB03C3030303030303030304",
      INIT_62 => X"030303030303030403444443444444434444444C4C4C4C4C4C4C4C4C4C4C4C4C",
      INIT_63 => X"444C4444444404044444040404030303030303030303033BFB3B3B3B3B3B3B03",
      INIT_64 => X"4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C44444C4444444443",
      INIT_65 => X"04040C04040C044C4C4C4C4C4C4D4C4C4C4C8C4C8C958D4C4C4C8C8D4C4C4C4C",
      INIT_66 => X"4C4C4C4C4C4C4C4C0C0404040404040404040404040C4C4C4C0C0C044C0C0404",
      INIT_67 => X"4C4C4C0C4C0C0C0C0C0C040C0C0C0C040C0C0C4C0C4C0C0C4C0C4C4C4C4C4C4C",
      INIT_68 => X"DEDEDEDEDE95DE969696969695959595959595959595959595959555554D554D",
      INIT_69 => X"1E27272726676767676767672727272727262627272726272726261E1E1EDEDE",
      INIT_6A => X"1E1E1E1E1E261E1E271E1E1E1E27271E1E1E1E1E272727271F271E27271E2767",
      INIT_6B => X"66666766672626271F27272727272727272727262727271E262627261E1E1E1E",
      INIT_6C => X"666666662666261E1E1E1E666626666667666666666766666766266667676667",
      INIT_6D => X"EF2F2F2F2F2F2F2F2FEFEFEFEFEFEFE7EFE7E7E7A6A6A6A66667666666666666",
      INIT_6E => X"EFEFEFEFE8EFEFEFEFEFEFEFEFE8EFEFEFEFEFEFEFEF2FEFEFEFEFEFEFEFEFEF",
      INIT_6F => X"B0F8F8F8F8F8F8F8F8F8F8B8B0B0B8B0B0B0B0B0707070707030302F2F28EF28",
      INIT_70 => X"F0F0F7B7B7B7B7B76F6F777777777077707070B0B0B0B0B0B070B0B0B0B8B0B0",
      INIT_71 => X"383838F8F8F0F0B7B7B7B0B0B76FB077B7B7B7F0F7FF383830383838F7F0F0F0",
      INIT_72 => X"C9C9C9C1818181814040784041407838383838F8F8F8F8F8F8F8F8F838383838",
      INIT_73 => X"C9C08080C101C1C0C1C0C080808080407880C1C9C1C1C1C1C0C9C1C909090909",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => dina(8),
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => doutb_array(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => doutb_array(8),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(89),
      ENBWREN => enb_array(89),
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => enb,
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__43\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10000000"
    )
        port map (
      I0 => addra(12),
      I1 => addra(13),
      I2 => addra(14),
      I3 => addra(15),
      I4 => \addra_12__s_net_1\,
      O => ena_array(89)
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__43\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10000000"
    )
        port map (
      I0 => addrb(12),
      I1 => addrb(13),
      I2 => addrb(14),
      I3 => addrb(15),
      I4 => \addrb_12__s_net_1\,
      O => enb_array(89)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vga_ram_blk_mem_gen_prim_wrapper_init__parameterized89\ is
  port (
    doutb_array : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC;
    enb_0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vga_ram_blk_mem_gen_prim_wrapper_init__parameterized89\ : entity is "blk_mem_gen_prim_wrapper_init";
end \vga_ram_blk_mem_gen_prim_wrapper_init__parameterized89\;

architecture STRUCTURE of \vga_ram_blk_mem_gen_prim_wrapper_init__parameterized89\ is
  signal ena_array : STD_LOGIC_VECTOR ( 90 to 90 );
  signal enb_array : STD_LOGIC_VECTOR ( 90 to 90 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "INDEPENDENT";
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"00000000000000000000000000000000000000020000000000000000000045FE",
      INITP_01 => X"0000000001FF39220001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000",
      INITP_02 => X"0000000000000000000000000000000070FFFFF00FFF800000000FFC00000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"00000000000000000000000000000000000000800000000000000000000006FE",
      INITP_05 => X"00000000000C00000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000",
      INITP_06 => X"00000000000000000000000000000000007FFFF007FFC00000000FFC00000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"00000000000000000000000000000000000001D00000000000010800000423FE",
      INITP_09 => X"00000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000",
      INITP_0A => X"00000000000000000000000000000000003FFFF407FFC000000003F800000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"00000000000000000000000000000000000000C00000000000020A00002C33BE",
      INITP_0D => X"000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000",
      INITP_0E => X"00000000000000000000000000000000001FFFFF03FFC000000000F000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0303030303030303030303030303030303FB030303C303FBFBFBFBFBFBFBFB43",
      INIT_01 => X"4C4C4C444444434343043B3B03033B3B0303030303030303033B030303030303",
      INIT_02 => X"030303030303030303044443434444444C4344444C4C4C4C4C4C4C4C4C4C4C4C",
      INIT_03 => X"4C4444444444040444040304040304030303030303030303033B3B3B3B3BFB03",
      INIT_04 => X"4C4C4C4C4C4C4C4C4C4C4C4C4C4C8C4C4C4C4C4C4C4C4C4C4444444444034C4C",
      INIT_05 => X"044C0C040C040C4C4C4C4C4C4C4D4C4C4D4C8C8C4C4C4C4C4C4C4C4C4C8D8C4C",
      INIT_06 => X"4C4C4C4C0C4C4C0C040C040C0404040404040404040C4C4C0404040404040404",
      INIT_07 => X"4C4C0C0C0C04040C0C0C0C0C040C0C0C0C0C0C0C0C0C0C0C4C4C4C4C4C4C4C4C",
      INIT_08 => X"DEDEDE96969596969695969595959595959595959595959595959595954D4D4D",
      INIT_09 => X"27272727272727676726676627272727272726262626262727271E1E1E1E1EDE",
      INIT_0A => X"1E261E1E1E1E1E1E1E1E1E2726261E1E1E1E1E1E272626271E1E1E271E276767",
      INIT_0B => X"666667676727272726272727271F272727272727272626262626272627261E1E",
      INIT_0C => X"6666666666666666261E66666666666666666666666766666666662667676766",
      INIT_0D => X"2F2F2F2F2F2F2F2F2F2F2F2F2F2F2FEFEFEFE6A6A6A7A6A6A6A7A7A766666666",
      INIT_0E => X"282F2F2F2F2F2FEFEFEFEFEFEFEFEFEF2F2FEFEFEF2F2FEF2F2FEF2F2F2FEF2F",
      INIT_0F => X"B8F8F8F8F8F8F8F8F8F8F8B8B8B0B0B0B0B0B0B0B0B070707070707070303030",
      INIT_10 => X"F7F7B7B7B7B7B7B777777770777070B070B0B070B0B0B0B0B0B0B0B0B8B0B0B8",
      INIT_11 => X"F8F0F0F8F8F0B0B77777B0B777B7B0B7B7B7B0F03038383F383838383830F0F7",
      INIT_12 => X"09090909C1818181414141418181414038F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8",
      INIT_13 => X"09C1C0C000090800C0C1C080804081404181C1C1C1C1C1C1C1C1C1C909090909",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"030303030303030303030303030303030303030303FBFB03FBFBFBFBFBFBFA43",
      INIT_21 => X"4C4C4C4444440344030303033B3B03033B3B3B3B030303030303030303030303",
      INIT_22 => X"0303030303030304030403444C444444434444444C4C4C4C4C4C4C4C4C4C4C4C",
      INIT_23 => X"4C44444444440C0444040303030303030303030303030303FB3B3B3B3B3B3B03",
      INIT_24 => X"4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C444444444444444444444344",
      INIT_25 => X"040404040C040C0C4C4C4C4C4C4D4C4D4C4C8C4C4C4C4C4C4C4C8C4C4C4C4C4C",
      INIT_26 => X"0C4C4C4C4C0C0C04040404040404040404040C04040C0C0C04040C0404040404",
      INIT_27 => X"4C4C4C4C0C0C040C0C040C040C04040C4C0C0C0C0C4C0C4C0C0C4C4C4C4C4C4C",
      INIT_28 => X"DEDE9E969696969696959695969595959595959595959595959595554D4D4D4D",
      INIT_29 => X"6727272726262767666767672627272726272626262626271E1E26271EDEDEDE",
      INIT_2A => X"271E1E1E1E1E1E1E1E1E1E1E1E261E1E1E1E1E1E1E1E26271F27272727272727",
      INIT_2B => X"6767676767272726262626272726272727271E272626262627271E1E1E1E1E1E",
      INIT_2C => X"66665E6666666666666666666666666666666666666666666766666666666667",
      INIT_2D => X"2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2FE7EFEFE6A6E6A6A6A6A6A7A7A6A66766",
      INIT_2E => X"70303030702F2F3028282F2FEFEF2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F",
      INIT_2F => X"B8F8F8F8F8F8F8F8F8F8F8F8B8B0B0B0B0B0B0B0B070B0B07070707070307070",
      INIT_30 => X"F7B7B7B7B7B7776F77777770707077707070B07070B0B0B0B0B0B0B8B8B8B8B0",
      INIT_31 => X"B0B0B7B0B0B7776F6F6F707777B7B7B0B7B7B7F7383F3837373F38383830F7B7",
      INIT_32 => X"0909090909C1818180818181818181403838F8F8F8F0B0B0B0B0B0B0B0B0B0B7",
      INIT_33 => X"090949090949490901C9C0808078787840808080C9C0C1C1C1C1C1C009090909",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"03030303030303040303030303FB03030303FB030303FBFBFBFBFBFBFBFBFB43",
      INIT_41 => X"444C444444440303030303033B3B3BFB3B3B3B3BFB0303030303030303030303",
      INIT_42 => X"03030303030303040343040444444444444444444C444C4C4C4C4C4C4C4C4C4C",
      INIT_43 => X"444444444444030303030403030303030303030303033BFBC3FB03FB3B033B03",
      INIT_44 => X"4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C44444444444444444343",
      INIT_45 => X"040404044C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C8C4C4C4C4C8C4C4C4C8C4C",
      INIT_46 => X"4C4C4C4C4C0C040C040404040404040404040C0404040C0C0C040404040C0404",
      INIT_47 => X"4C4C0C0C0C0C0C040C040C040C0C0C0C0C0C0C0C0C4C4C4C4C4C4C4C4C4C4C4C",
      INIT_48 => X"DDDEDE9596969595969596959595959595959595959595959555954D4D4D4D0C",
      INIT_49 => X"6626272626272727262667262726262726272627262627271E261E1EDEDEDEDE",
      INIT_4A => X"26261E261E1E1E1E1E1E26261E1E1E1E26261E1E1E27271E2727262627266667",
      INIT_4B => X"67676767672726261E2727272626262727271E26262626271F1E1E1E1E1E1E1E",
      INIT_4C => X"A7A66666665E6666666666666767666666666667666666676767676766676767",
      INIT_4D => X"2F2F2F30282F2F2F2F2F2F2F2F2F2F2FEFEFE7EFE6E6A6A7A6A7A6A7A6A6A6A6",
      INIT_4E => X"70707070706830303028282F2F2F302F2F30302F2F2F302F2F2F2F2F2F2F2F30",
      INIT_4F => X"B8F8F8F8F8F8F8F8F8F8F8F8B8B0B0B0B0B070B0B07070707070707070707070",
      INIT_50 => X"B7B7B7AF776F6F6F6F777777777070777070707070B0B0B0B0B0B8B0B0B0B0B8",
      INIT_51 => X"77707777B0706F2F2F2F2F6F7777B7B7AFB7B7F7F0F73738383F3F3F38F7B7B7",
      INIT_52 => X"0909090909C980C1C1C98140808181804038F8F8B0B070707070707070707070",
      INIT_53 => X"49094949494949490909C0C1818178787880808181808080C1C1C1C909C90909",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"03030303030404030303C303FBC30303033BFBFB0303FBC3FB03FBFBFBFBFB44",
      INIT_61 => X"4C444444434403030303033B3B3BFB3B3B3B3B3BFB03FB030303030303030303",
      INIT_62 => X"0303030303030303040304040444444444444C4C444C4C4C4C4C4C4C4C4C4C4C",
      INIT_63 => X"04440444030403030404040303030303030303033B3B3B03C3FB033B3B3B3B03",
      INIT_64 => X"4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C0C4C4444444444440404034444",
      INIT_65 => X"040404044C044C4C4C4C4D4C4C4C4C4C4D4C8D4C4C8C4C4C4C4C4C4C8C4C4C4C",
      INIT_66 => X"4C4C4C4C0C0C0404040404040404040C040C040C0C0C0C040404040403030404",
      INIT_67 => X"4C4C0C0C0C0C0C040C040C0C0C0C0C0C040C0C0C4C4C4C4C4C4C4C4C4C4C4C4C",
      INIT_68 => X"DEDE9595969595959595959595959595959595959595959595554D4D4C4C4D4C",
      INIT_69 => X"67262626262727272667676767272626272726262626261E1E1E1E1EDEDEDEDE",
      INIT_6A => X"1E1E1E261E1E1E1E1E1E1E261F1E1E1E1E262626262626262626666727266767",
      INIT_6B => X"66676767672726262626262626272626261F272626262627271E1E1E1E1E1E1E",
      INIT_6C => X"A6A6A6A666666666666666666666666666666667676767666667676767676767",
      INIT_6D => X"2F2F2F2F6F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2FEFEFA6A6A6E7A7A7A6A6A6A7",
      INIT_6E => X"7068707070707077702F282F2F2F372F30707070372F302F28282F2868302F6F",
      INIT_6F => X"B8F8F8F8F8F8F8F8F8F8F8F8F8B8B0B0B070B07070B070707070707070687070",
      INIT_70 => X"B7B7B7776F6F6F6F6F6F777777777070707070707070B0B0B0B0B8B0B8B8B0B8",
      INIT_71 => X"706F6F2F776F2F2F2F2F2F2F2F2F6F6F6F77B7B7F0F0F7F73838383FF7F7B7B7",
      INIT_72 => X"090909090909C1C1C1814040408080804038F8B0707070707030303737703770",
      INIT_73 => X"0900490909494949494909C9C08041783880808080808080808081C1C9C9C9C9",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => dina(8),
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => doutb_array(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => doutb_array(8),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(90),
      ENBWREN => enb_array(90),
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => enb,
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__96\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20000000"
    )
        port map (
      I0 => addra(12),
      I1 => addra(13),
      I2 => addra(14),
      I3 => addra(15),
      I4 => ena,
      O => ena_array(90)
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__96\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20000000"
    )
        port map (
      I0 => addrb(12),
      I1 => addrb(13),
      I2 => addrb(14),
      I3 => addrb(15),
      I4 => enb_0,
      O => enb_array(90)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vga_ram_blk_mem_gen_prim_wrapper_init__parameterized9\ is
  port (
    doutb_array : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC;
    enb_0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vga_ram_blk_mem_gen_prim_wrapper_init__parameterized9\ : entity is "blk_mem_gen_prim_wrapper_init";
end \vga_ram_blk_mem_gen_prim_wrapper_init__parameterized9\;

architecture STRUCTURE of \vga_ram_blk_mem_gen_prim_wrapper_init__parameterized9\ is
  signal ena_array : STD_LOGIC_VECTOR ( 10 to 10 );
  signal enb_array : STD_LOGIC_VECTOR ( 10 to 10 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "INDEPENDENT";
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"00000000FFCC80600083E00000000003F97FC0B03FE3BAF3F8CEC48BFF0DF038",
      INITP_01 => X"73E0E083803FF0FCF34F1C24943E4F7E04C00180E3FEA3E3FC3C800000000000",
      INITP_02 => X"000000000000000000000000000000008001FC0800000FDF807FFFE003FF8070",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"00000000003BFFC00040A0000000000187821F1BC3FE214F86307803FF1FF01C",
      INITP_05 => X"01E078C2001FF0FDF3C7202BE83FFF7E60E0018083FE48C3FE3C600000000000",
      INITP_06 => X"0000000000000000000000000000000080001FFFE1C00060803FFFF001FF8C00",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0700000000000000010200000000000000EFEF0BFDF8011F13F1FFDFFFBFF80F",
      INITP_09 => X"00814413000FF0FCC0C04E5F9C37CF666020000003FF9C01FE01700000000000",
      INITP_0A => X"00000000000000000000000000000000800003F07BF0FD1F231FFFF1C1FFFC83",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"023000000000000001E08040000000000000F3F33237E0F803C3FFFFFFFFFFC7",
      INITP_0D => X"E00EA7F74F87E0FD40B819984BFF83C6071F000003FFC801FE05300000001018",
      INITP_0E => X"00000000000000000000000000000000C40000003B71FFFF9F8FFFFB00FFFC07",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"A2A2A2A1A1595810C88787CF1010D01010101017CF8E8686463DB46C24E39B5B",
      INIT_01 => X"BEBEBEFEBE64646594DC6565762EBF07B6FE48C847FE4807FE078807B64859A2",
      INIT_02 => X"66AE777736BFC0BF777736EE65EE3677BF00BF76BF48C7AD945454DC5DA52E76",
      INIT_03 => X"9D54549D9D25EE37EE3736773677BFFF7777008840070700FF07B636AE2525AE",
      INIT_04 => X"0303030403030303030303444403440404030303030303030303033B03849DDD",
      INIT_05 => X"8C8B8C83434383CC14CB43033B3BFAFAFBFAFB3B3B3B3B3B3B033B3B03030303",
      INIT_06 => X"5555959D9D95949D9DDD252595941D26DD1DAE6566662526269D55CC8C8C8C8B",
      INIT_07 => X"0344440343444C4C430344444C4C4C0404044C4C04040404044C4C0C04038CCC",
      INIT_08 => X"0C0C0C0C0C0C0C0C0C4C0C0C0C0C0C4C8D8C4C4C4C0404030304040444444C44",
      INIT_09 => X"19195A5A1919D9D190D11A5A1A19D900B8AF2626D54C0C0C0C0C0C0C0C4C4C0C",
      INIT_0A => X"FFFFC74788D01959A2EBEBEBEBAB6248BFAE370049D1191A1A1A19D1D1D91919",
      INIT_0B => X"AEEEEE65EE2EEEA52EBF0788484F88888F470707070707FEC707070707070707",
      INIT_0C => X"55F7F71403C3034B4C8C5554DDE5DD6626E5666E9D555D5D269D14545555DD66",
      INIT_0D => X"FFFF77B70048FF77659DCC03FBBBBBFB030303FBFBC303438C8C1526660C4303",
      INIT_0E => X"B647073E074747474707FEB6B6766D2D6D76B6FF07478FD059A2A2A2A25AD13F",
      INIT_0F => X"D1111911D1D11919595919C888D08847FEB6BE0747884FC819D0C8884807B6FE",
      INIT_10 => X"D0D0D0D1D0D01019595919616162615919D0D1D1D1D0D0D0D0191919D190D0D1",
      INIT_11 => X"FF48D0D1D1D08888D1196262AAEBF4EBEBEBEBEBEB621910191919D0D0D0D0D0",
      INIT_12 => X"E5A45C5C5C5CA4A4A5A5A5A5A565A5A5A5EDA5A52E2E2E2E76FF3FFFFFBFB6B6",
      INIT_13 => X"11888F88874747073F07073F070707FEFEBEB6B66D2DED9C5C9CA4E52DEDEDED",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"A2EBEAE2A1595958CF8FD0101919181010101017CFCFCFCF8E463DB5AD2CDB9B",
      INIT_21 => X"FF88D0D088FF35A565653636070707C8D0105959104788D0D0D0C89007D059A2",
      INIT_22 => X"9D9D1D2565A677BF7F7F77373736FF488848FF07408848361D9465A5B7FFFFFF",
      INIT_23 => X"148CCCCCCC149DDDDD25662566EF37F6651DA5FFBFBF77BF074848C736259DDD",
      INIT_24 => X"030303440303040303030403040304040303040304030304030303034344CC14",
      INIT_25 => X"43034343030303038B14CC83CC83433BFA3BFB3B3B3B3B3B3B3B3B0303030303",
      INIT_26 => X"8C8C848CCC8C8CCC8CCC959514CB145554559D141415559D5D15D48C8C8C4343",
      INIT_27 => X"0303030304030304030404040404040404040C0C0404040404044C0C04040444",
      INIT_28 => X"0C0C04040C044C4C4C040C0C0C0C0C4C4C4C4C0C040404030304030404040403",
      INIT_29 => X"1119625A1A1919D1D0D11A1A1A199100F79E5ED50C0C4D0C0C0C0C4C4C4D4C0C",
      INIT_2A => X"FF07074F88D1195AA2EBF4F4F4EB62D191BF65F6BF4888D11919D1D1D1D11919",
      INIT_2B => X"AE3737EEEEAE65A53677FF004848888888470707070707C7C707074747070707",
      INIT_2C => X"9C807FAE9D43044C8C8C549D559D9DE5DE9D54DD9D1455E56E9D141555559D25",
      INIT_2D => X"FFBFFFFF0040FFC037148C8C03BBFBFB0303C3038C4B4C444C8C0CAEC06E540C",
      INIT_2E => X"90888F47478F8888888F07FEFE766D6D76B6BEFF074F8FD061A2ABAAA26288FF",
      INIT_2F => X"D1D0D1D1D0D0D119195919D1D0D1D1D188BF76B6FF0747881111D0474890FF07",
      INIT_30 => X"D0D0D0D1D0D0D019591919616262595911D0D0D01110D0D0D0D1D1D1D1484788",
      INIT_31 => X"360788D1D048400748D01959A2EBEBEBABABEBEBEBA2625961591911D090D0D0",
      INIT_32 => X"B6762DEDEDEDED2D2D36EDEEEEA5A565645C5C5D5C6565A5E52E76EEA51C1CA5",
      INIT_33 => X"1187474F47474747474747064747474707073FFEFEB6B6762D6D75B6B6FEFEBE",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"A2EAEBEAA159591810D01961616159585859581017CFCFCFCFCF863DF5AC2324",
      INIT_41 => X"0788D0118807BE76367676FF88C8C85959591810595919591919D010191959A2",
      INIT_42 => X"14145555549466372E377F2EBF40D1D0D1D14748908890C7EE65EEB7FFFFFFFE",
      INIT_43 => X"4344434C8C8CD4D4145414CC55DDDD9D5495DDF7373677C7489048077F665D54",
      INIT_44 => X"03030403040303030303040403030303030C040304444C4C43030303444C8C8C",
      INIT_45 => X"03040303033B3BFB3B43834343CC0CCC8B433B0303033B3B3B3B3B0303030303",
      INIT_46 => X"04044C4C4C4C444444448C8C8C438C8C8C8C8C8C8C8C8CD4D4CC8C8C8C8C8C43",
      INIT_47 => X"0303040303C3C3C303030304040404040C040C04040C0403040404040C0C0404",
      INIT_48 => X"0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C04040C04040304040403040303030303",
      INIT_49 => X"191A1A1A191919D1D19191D9D1D191C0AFE6A65E950C0C0C0C0C4D4D4D554D0C",
      INIT_4A => X"0707474890D11962A2EBEBEBECEBAB621AD9083737C04890D1D1D1D1D1D1D119",
      INIT_4B => X"AE3637EEAE651D65AEEE7F07484848888847070707070707074F474747474707",
      INIT_4C => X"FF484876379D8B034CCC9D9DD45D9DE6DE9DCCD4551514E5269D15D5D414E5AE",
      INIT_4D => X"C7FE004888888891770C4C434C04030303FB03430CDD9DCCD414667777BF36BF",
      INIT_4E => X"8FD0C8D08F8FD088D0C84F07FFB6B67676B6BEFE474F90D059AAABABAB628800",
      INIT_4F => X"074888908888D1D111D088884088D119D1FFEDA5EEFF078888D190FF0707BEFF",
      INIT_50 => X"1010D0D088C8C8195959595961625919111010181911D0D119D088909100BFBF",
      INIT_51 => X"64EDFF404007FFBE0748D01962A2ABABA2A2ABEBEBEBEBAA62625959D08FD011",
      INIT_52 => X"07FFBEB676E52D2E2E76762EEDA5651CD4D3D4D3D3D414D31C1C1CD4534B93D4",
      INIT_53 => X"5A884707073E8F8F908F888F8F8F8F4F4F4747470707FEFEFEFEFEFF07474707",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"A2A2EAA2A1A15910595961A2A2A15958595958585817171717178E4646FDB56D",
      INIT_61 => X"4088D0C84707C7BF76BF3F0747C8195959595919595961A2A2A25959595999A2",
      INIT_62 => X"D4CC1414CCCC9565A6EE76FF88195A59595919D088D19007B676B6BFFF074007",
      INIT_63 => X"0303044C8C4C8C8C8C8B8C8C8CCCCCCC145495DD66EE77BFFFC7C736F6AE9D54",
      INIT_64 => X"03030404030403040403040303040303040404444C444C4C4403030344440303",
      INIT_65 => X"4303040303033BFBFBFBFB3B848C8C8314CC434383CCCC4303FB030303030303",
      INIT_66 => X"040404444C0404040303044404444C4444444C4C4444444C4C8C8C4C4C4C8C4C",
      INIT_67 => X"030303030303C3040404C3C40404040C04040404040C040404040C04040C0C04",
      INIT_68 => X"0C0C0C0C0C0C0C040C0C0C0C040C0C04040404C403040404040304C3C3030304",
      INIT_69 => X"1A191919191919D1D188919149C00180B76FA61DD5550D0D0D0C4D4D4D4D0C0C",
      INIT_6A => X"4747488890D11962A2ABABABABA26262621A9100FF0848909190909091D1D119",
      INIT_6B => X"AEEEEE6525DD95DC65A5EE767FBFFFC70007474747474F4F4F48484747484747",
      INIT_6C => X"D111D100C7EEDD1414149D9D145D5D151DD48C8CD4D415E65D5DD48C8C15E6AE",
      INIT_6D => X"00C700909090884877AEE555158C0304048B8C9DDD662654DD66A6B8F8484891",
      INIT_6E => X"8F19D0D01119591911D0888847FEB6B6B6BEFE07478FD0D019A2ABABAB1948C7",
      INIT_6F => X"77B7FF0F88D0D0D190073F07BFFFC74811D1BFAEADFFFFFFBFB6FFBE07FFBEFF",
      INIT_70 => X"D0D0D0C8D0C8C8D05959615959595959191019191911D1D1D188484800FF772E",
      INIT_71 => X"D464ED76BFBEB6B6FE074FD01961A2A2A262A2A2ABEBEBEBABA2A2A211D01010",
      INIT_72 => X"4707FFFFB6ED2D2DED2D362EE5651CD48B4B4B8B8B8B8B8B93934B4B4B4B4B93",
      INIT_73 => X"A21988473FFF07478F8F4F478FC8888F8F8F8F8F4F470747470747474F8F4F47",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => dina(8),
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => doutb_array(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => doutb_array(8),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(10),
      ENBWREN => enb_array(10),
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => enb,
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__104\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00200000"
    )
        port map (
      I0 => addra(12),
      I1 => addra(13),
      I2 => addra(14),
      I3 => addra(15),
      I4 => ena,
      O => ena_array(10)
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__104\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00200000"
    )
        port map (
      I0 => addrb(12),
      I1 => addrb(13),
      I2 => addrb(14),
      I3 => addrb(15),
      I4 => enb_0,
      O => enb_array(10)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vga_ram_blk_mem_gen_prim_wrapper_init__parameterized90\ is
  port (
    doutb_array : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    \addra_12__s_port_\ : in STD_LOGIC;
    \addrb_12__s_port_\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vga_ram_blk_mem_gen_prim_wrapper_init__parameterized90\ : entity is "blk_mem_gen_prim_wrapper_init";
end \vga_ram_blk_mem_gen_prim_wrapper_init__parameterized90\;

architecture STRUCTURE of \vga_ram_blk_mem_gen_prim_wrapper_init__parameterized90\ is
  signal \addra_12__s_net_1\ : STD_LOGIC;
  signal \addrb_12__s_net_1\ : STD_LOGIC;
  signal ena_array : STD_LOGIC_VECTOR ( 91 to 91 );
  signal enb_array : STD_LOGIC_VECTOR ( 91 to 91 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "INDEPENDENT";
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
  \addra_12__s_net_1\ <= \addra_12__s_port_\;
  \addrb_12__s_net_1\ <= \addrb_12__s_port_\;
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"00000000000000000000000000000000000000400000000000000200001C07FE",
      INITP_01 => X"0000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000",
      INITP_02 => X"00000000000000000000000000000000001FFFFFC3FFC000000C00F000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"00000000000000000000000000000000000000200000000000000280003E43FE",
      INITP_05 => X"0000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9000000000",
      INITP_06 => X"00000000000000000000000000000000001FFFFFC3FFC000006FE00000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"00000000000000000000000000000000000010300000000000000000003FCFFE",
      INITP_09 => X"0000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000",
      INITP_0A => X"00000000000000000000000000000000000FFFFF81FFE00000F7F00000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000C0000000000000B4002103F8FFE",
      INITP_0D => X"00000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF4000000000",
      INITP_0E => X"00000000000000000000000000000000000707FF819FA000089FFC0000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0303030303030303030303C3FBFB3B030303030303FBFBFBFBFBFBFBFAFBFB43",
      INIT_01 => X"4C444443434403030303033B3B3B3B3B3B3B3B3B033BC3030303030303030303",
      INIT_02 => X"030303030303030303030344444444444C444C4C444C4C4C4C4C4C4C4C4C444C",
      INIT_03 => X"444404444403040304030303030303030303033B3B3B3B3B03FB033B3B030303",
      INIT_04 => X"4C4C4C444C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4444444404040404440444",
      INIT_05 => X"03040404040C044C4C4C4C4C4C4C4C4C4C4C4C4C4C8C4C4C4C8C4C4C4C4C4C4C",
      INIT_06 => X"4C4C4C0C4C0C4C0C04040C04040404040404040C0C0404040404040404040404",
      INIT_07 => X"0C040C0C0C0C0C040C0C0C0C040C0C0C0C0C0C4C4C4C4C4C4C4C4C4C4C4C4C4C",
      INIT_08 => X"D6959695959595959595959595959595959595959595959555554D4D4C4D4C4C",
      INIT_09 => X"2626262626266767676726672627272767671E2626261E261E1E1EDEDEDEDEDE",
      INIT_0A => X"1E261E1E1E1E1E1E1E1E1E1E1E1E1E1E26262626262626262626662626262667",
      INIT_0B => X"6666676767272666662626272626262727261E26262626261E1E1E1E1E1E1E1E",
      INIT_0C => X"A6A7A6E7A6A6A6A66666A7A7A7A76766666767A7A76766676767676767676767",
      INIT_0D => X"6F6F6F6F2F6F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2FE7E6A6E6A6E7A6E7E7A6",
      INIT_0E => X"70706F7070707077707070282868686F6F7777776F6F2F6F6870706F6F2F2F6F",
      INIT_0F => X"B8F8F8F8F8F8F8F8F8F0B8B8B0B0B070B0707070B07070707070707070707070",
      INIT_10 => X"6FB7B7B777776F6F6F777770777070707070B07070B0B0B0B0B8B8B8B8B8B8B8",
      INIT_11 => X"307770372F2F2F2F2F2F2F2FEFEF2F2F2F2F6F6FB7B7B7F038373837F7F7B7B7",
      INIT_12 => X"C9C909090909C98181407840408080404038F8B070703030302F30373030302F",
      INIT_13 => X"0908080009494949494909C9C18078383881808180808181818180C1C1C1C9C9",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0303030303033B030303C3C3FBFBFB0303FB03030303FBFBFBFBFBFBFBFAFB03",
      INIT_21 => X"44444444430303030303033B3B3B3B3B3B3B3B3B3B03C303FB03030303030304",
      INIT_22 => X"030303440304030303030343034444444C4C44444444444C4C4C4C4C4C4C4C4C",
      INIT_23 => X"044404440403030304030303030303030303033B033B3B3B3B3BFB3B3B3B0303",
      INIT_24 => X"444C4C4444444C4C4C4C4C4C4C4C4C4C4C4C440C444C04044404444403034444",
      INIT_25 => X"04040404040C0C044C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C",
      INIT_26 => X"4C4C0C0C0C0C0C04040404040404040404040C0C040404040404040404040404",
      INIT_27 => X"4C040C040C0C0C0C0C040C04040C0C0C0C044C4C0C4C4C4C4C4C4C4C4C4C4C4C",
      INIT_28 => X"D6D595959595959595959595959595959595959595959595554D4C4D4C4C4C0C",
      INIT_29 => X"672726262626676726676726262626262666262626261E1E1EDEDE1EDEDEDEDE",
      INIT_2A => X"1E1E1E1E1E1E1E2626262626261E1E1E26262626262626262727262666262626",
      INIT_2B => X"6767676726262626262626266767266726262626262626262626261E1E1E1E1E",
      INIT_2C => X"A6E7E7E7A7A6A6A6A7A7A7A7A7A766A766A7A7A76767A7A7676767A767676767",
      INIT_2D => X"6F6F6F6F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2FEFE6EEE6E6A6E6E6A6A6",
      INIT_2E => X"70707077B070707770707068686F707070777777707070706F686F2F2F2F6F6F",
      INIT_2F => X"B8B8F8F8F8F8F8B0F0B8B8B07070707070707070707070707070707070707070",
      INIT_30 => X"B7B7B7B777776F6F777777707070B0707070B07070B0B8F8F8F8F8F8F8B8B8B8",
      INIT_31 => X"2F302F2F2F2F2F2F2FEFEF2FEFEFEFEFEFE7EF2F6FAF6FF7F7F7F7F7F7F7B7B7",
      INIT_32 => X"C1C909090909C9C180404181808181404078F8B077702F2F2F2F2F2F2F2F2F2F",
      INIT_33 => X"0900080949494949494909C1C0818140404080818080818181818080C1C1C1C1",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"03030303030303030303C3C3FBC3C3FBFBFB0303FBFBFBFBFBFBFBFBFBFBFB03",
      INIT_41 => X"44444303434303033B033B3B3B3B3B3B3B3B3B3B3B3B3B030303030303030303",
      INIT_42 => X"3B0303030303030344034303444343444C4C444C444C4C4C4C444C4C4C4C4C44",
      INIT_43 => X"04030304040403030303030303030303030303FB033B3B3B3B3BFBFB3B3B0303",
      INIT_44 => X"44444C04044C044C4C4C4C4C4C4C4C4C4C4C44444C4404444444440403044444",
      INIT_45 => X"04030404040C0C4C4C4C4C4C4C4C4C4C4C4D4C8C4C4C4C4C4C4C4C4C4C4C4C44",
      INIT_46 => X"4C044C0C0C0404040C04040C040404040C0C0C0C040404040404040404040304",
      INIT_47 => X"0C04040C040C04040404040404044C0C0C4C0C4C4C0C4C4C4C4C4C4C4C4C4C4C",
      INIT_48 => X"D59595959595959595959595959595959595959595955555554D4C4D4C4C0404",
      INIT_49 => X"66262626262667676726666667272626262626261E1E1E1E1EDEDEDEDEDEDED6",
      INIT_4A => X"1E1E1E1E1E2626261E261E261E1E1E1E1E262626262626262627262627672667",
      INIT_4B => X"6766672667676767266726266766262626262627262726262626261E1E1E1E1E",
      INIT_4C => X"E6EFEFEEE6E6E7A7E7A7E7A7A7A7A7A7A7A6A7A7A6A7A7A7A7A7A7A7A7666667",
      INIT_4D => X"6F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2FEFE6E6E6E7E6E6A6",
      INIT_4E => X"707077B0B0B077777070706F6F707077B070B0B070707070706F6F6F2F6F6F2F",
      INIT_4F => X"B8B8B8B8B8B0F8F8B8B8B0B07070707070707070707070707070777077706F70",
      INIT_50 => X"B7B7B7777777777077B0B0B0B070B0B0B0B070B0B0B0F8F8F8F8F8F8B8F8B8B8",
      INIT_51 => X"2F2F2F2F2F2F2F2FEFEFEFEF2FEFEFA6E7E7EFEF2F6F6FB7F7F0F0B7B7B7B7B7",
      INIT_52 => X"C9090909090909C1C1C1C1C0C1808040783838F8B8772F282F2F2F2F2F2F2F2F",
      INIT_53 => X"090849494949494949494909C1C1C180C1C9C9C1808081818080808080C1C1C1",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"030303C3030303030303C3FBFBC3FBFBFB030303C3FBFBFBFBFBFAFAFBFAFA43",
      INIT_61 => X"4444440303030303033B3B3BFB3BFBFB3BFB033B3B0303033B0303030303FB03",
      INIT_62 => X"0303034403030343440343034343444444444444444C4C4C4C4C4C4C4C4C4444",
      INIT_63 => X"030303040403030303030303033B030303030303FBFB033B3B3B3B3B3B030303",
      INIT_64 => X"444444444C4C4C4C4C4C4C4C4C4C4C4C4C4C4444444404040404444403030404",
      INIT_65 => X"04040C04444C4C4C4C4C4C4C4C4C4C4D4C4C4C4C4C4C4C4C4C4C4C4C4C4C0444",
      INIT_66 => X"4C4C4C044C0C04040404040404040404040C040C0C0C04040404040404040304",
      INIT_67 => X"040C040C040404040404040404040C4C040C4C0C4C4C0C4C0C4C4C4C4C4C4C4C",
      INIT_68 => X"D59595959595959595959595959595959595555595554D4C4D4D4C4C4C0C0C04",
      INIT_69 => X"66272626262667672626666626262626262626271E1E1E1EDE1EDEDEDEDEDED5",
      INIT_6A => X"1E1E2626262626261E1E1E2626271E1E26262626262626262626262626272626",
      INIT_6B => X"66662667672667676767676767676767262667262626672626262627261E1E26",
      INIT_6C => X"E6E6E7E6E7E6A6A7E7A6A7A7A6A6A7A7A7A7A7A7A6A6A7A7A7A7A7A7A7666667",
      INIT_6D => X"6F6F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2FEFEFEFEFE6E6",
      INIT_6E => X"7077B0B0B0B07770B0B070776F777077B77070B0B0B0B07777706F682F2F6F2F",
      INIT_6F => X"B8B0B8B8B0F8B0B0B0B0B0707070777070707070776F70706F77707077706F68",
      INIT_70 => X"77776F6F777777B0B0B0B0B8B8B0B0B07070B0B0B8F8F8F8F8F8F8F8F8F8F8B0",
      INIT_71 => X"2F2F2F2FEF2F2F2FEF2F2FEFEFEFE7EFE7E7E7E7EFEF2F6F6F77B7B777776F6F",
      INIT_72 => X"C9090909094909C9C90909C1C180804038F838F8B8702F2F2F2F2F2F2F2F2F2F",
      INIT_73 => X"49484949494948494949490909C1C0C909090909098178784181C1C181C1C1C9",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => dina(8),
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => doutb_array(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => doutb_array(8),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(91),
      ENBWREN => enb_array(91),
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => enb,
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__44\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20000000"
    )
        port map (
      I0 => addra(12),
      I1 => addra(13),
      I2 => addra(14),
      I3 => addra(15),
      I4 => \addra_12__s_net_1\,
      O => ena_array(91)
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__44\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20000000"
    )
        port map (
      I0 => addrb(12),
      I1 => addrb(13),
      I2 => addrb(14),
      I3 => addrb(15),
      I4 => \addrb_12__s_net_1\,
      O => enb_array(91)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vga_ram_blk_mem_gen_prim_wrapper_init__parameterized91\ is
  port (
    doutb_array : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC;
    enb_0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vga_ram_blk_mem_gen_prim_wrapper_init__parameterized91\ : entity is "blk_mem_gen_prim_wrapper_init";
end \vga_ram_blk_mem_gen_prim_wrapper_init__parameterized91\;

architecture STRUCTURE of \vga_ram_blk_mem_gen_prim_wrapper_init__parameterized91\ is
  signal ena_array : STD_LOGIC_VECTOR ( 92 to 92 );
  signal enb_array : STD_LOGIC_VECTOR ( 92 to 92 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "INDEPENDENT";
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000009C00000000000003C000002B7FFE",
      INITP_01 => X"000000000000000000000037FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000",
      INITP_02 => X"00000000000000000000000000000000000407FF81FFE0002EFFFFC000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000043600000000000007E001017877FE",
      INITP_05 => X"000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000",
      INITP_06 => X"00000000000000000000000000000000000007FFC1FFE0003FFFFFFFFC000300",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000005F8000000000003D5C0000CDFFFE",
      INITP_09 => X"000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000",
      INITP_0A => X"00000000000000000000000000000000000001FFC1FE7F807FFFFFFFFFA007C0",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"00000000000000000000000000000000000473FC000000000077700033EFEFFE",
      INITP_0D => X"0000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000",
      INITP_0E => X"00000000000000000000000000000000000000FF07FC1FF03FFFFFFFFFF00400",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"03030303030303030303FB03FB03FBFB03FBC3FBFBFBFBFBFBFBFBFBFBFAFB43",
      INIT_01 => X"444444040303030303033B3B3B03FBFBFBFB3B3B03033B3B0303030303030303",
      INIT_02 => X"0303030304034344030303034344434344444C444C4C4C4C4C4C4C4C44444C44",
      INIT_03 => X"030303030403030303030303033B0303FB0303FBFBFB3B3B3B3B3B3B03033B03",
      INIT_04 => X"0404440444044C4C444C4C4C4C4C4C4C4C044444444404040404034403030303",
      INIT_05 => X"04040C0C04044C044C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C040404",
      INIT_06 => X"4C4C0C04040404040404040404040404040404040C0404040404040404040404",
      INIT_07 => X"040404040404040C0C0C04040C0C0C0C0C0C4C4C0C4C0C0C044C0C4C4C4C4C4C",
      INIT_08 => X"D595959595959595959595959595959595959595554D4D4D4D4C4C4C0C044C04",
      INIT_09 => X"672626262626672626262666262667266726261E1E1E1E1EDEDEDEDEDEDEDED6",
      INIT_0A => X"1E1E1E1E1E1E26261E261E262626261E27266767266767272726262626276726",
      INIT_0B => X"6767676767266767676667676766662667672626672626666627272626261E26",
      INIT_0C => X"E7E6E6E6E6E6A6E6A6E7A7A6A6A6A7A7A7A7A7A6A6A6A7A7A7A767A767666666",
      INIT_0D => X"2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2E2F2F2F2FEFEF2FEFE7EF",
      INIT_0E => X"7770B7B0B0B77070B0B070707077777777707770B0B0B0B07077776F2F6F6F6F",
      INIT_0F => X"F8F8B0B0B0B8B0B0B0B0B0B077777770687070706F6F70707070707077776F70",
      INIT_10 => X"2F2F2F2F2F3077707077B0B0B0B070707070B0B0B8F8F8F8F8F8F8F8F8F8F8F8",
      INIT_11 => X"2F2FEF2FEFEFEF2FEFEFEFEFEFE7EFE7E7A7A7E7E7EFEFEFEFEF2F2F2F2F2F2F",
      INIT_12 => X"C9090909490909C9C0C1C9C080808080807838F8B07070372F2F2F2F2F2F2F2F",
      INIT_13 => X"49495191919149494949494909C009490909090909C14078784081C1C080C0C9",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"03030303030303FB03FBFBFBFB03030303FBFBFB3BFBFBFBFBFBFAFAFBFAFB03",
      INIT_21 => X"4303040303033B033B033B3B3BFBFBFBFBFBFB3B3B033B3B03030303030303FB",
      INIT_22 => X"030303030304040404030343434C4343444C4444444C444C44444C4C44444444",
      INIT_23 => X"03030303030303030303030303FB03030303FBFB03FBFB3B3B3B3B3B3B030303",
      INIT_24 => X"04044C040C044C4C4C4C4C4C4C4C044C4C4C4444044444030404440303030303",
      INIT_25 => X"0C0C040C0C0C04044C4C4C4C4C4C4C4C4C4C4C4C4C4C4D4C4C4C4C4C4C044C0C",
      INIT_26 => X"4C0C0C0C04040404040404040404040404040404040404040404040404040404",
      INIT_27 => X"0404040404040404040404040C0C040C044C044C4C0C0C0C4C4C4C0C4C4C4C4C",
      INIT_28 => X"95959595959595959595959595959595955595554D4C4C4D4C4C0C0C0C040404",
      INIT_29 => X"662727261E66672667672626261E67262626261E1E1E1E1EDEDDDEDEDEDEDEDE",
      INIT_2A => X"1E1E262626262626266666262626672626266726266767672726266726262626",
      INIT_2B => X"26676666676767666666676666666666666726676726261E671E261E1E261E1E",
      INIT_2C => X"EFE6E7E7E7EFE6E6E7A7A7A7A7A7A7A7A766A7A6A6A6A6A7A76767A767666667",
      INIT_2D => X"2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F262E2E2F2F2F2F2F2F2F2FEF",
      INIT_2E => X"77707777B7B7B0B0B070707777776F6F6F6F777777B0B07777776F6F6F2F6F2F",
      INIT_2F => X"F8F8B0F8F8F8F8F8F0B0B0B070707070706F6F6F6F6F7070776F6F6F6F6F6F6F",
      INIT_30 => X"EFEFEFEFEFEF2F2F30307030302F30303070B0B0F8F83938F8F8F8F8F8F8F8F8",
      INIT_31 => X"2F2FEFEFEFEFEFEFEFEFEFEEEFE7E7A7A7A6A6EFA7A6E6A6E6EFE7E6EFE7E7EF",
      INIT_32 => X"C9C90909090909C0C080808080808080808078F0B0B777777777702F2F2F2F2F",
      INIT_33 => X"914951919191914949484949490949494909090949C98178788180C9C98080C1",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"030303030303033BFBFB0303FBFB03FBFBFBFBFBFBFBFBFBFAFBFAFBFAFBFA03",
      INIT_41 => X"4404030303033B033B3BFBFBFBFB03FB3BFB03FBFBFB03030303030303030303",
      INIT_42 => X"0303030303030303440303444443434444444C44444C4C4C4C44444C4C444343",
      INIT_43 => X"030404040303030303030303030303033BFB03FBFBFBFBFBFB3B3B3B3B030303",
      INIT_44 => X"04044C044C4C4C4C44444C4C4C440C4C44440444040404040304030303030303",
      INIT_45 => X"030C0C0C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C0C0C0404",
      INIT_46 => X"0C04040C04040404040404040404040404040404040404040404030404040404",
      INIT_47 => X"040404040404040404040404040404040C0C0404040C0C0C4C4C4C0C0C040404",
      INIT_48 => X"9595959595959595959595959555954D955555554D4D4C4D4C4C4C0C0C040404",
      INIT_49 => X"672626262667666726262626672626261E1E1E1E1E1EDEDEDEDEDDDEDED69595",
      INIT_4A => X"2626262626261E266666662626262626261E2667266726672626262626262626",
      INIT_4B => X"6767666666666666666666676766666766262667666726661E26261E261E6626",
      INIT_4C => X"EFEFEFE7E6E7E6E6E6A6A7A6A6A7E7A6A6A7A6A7A7A6A6A6A767A76766676667",
      INIT_4D => X"2F2F2F2F2F2F2F2F2F2F2F2E2F262F2F2F2F262F262F2E272F2F272F2F2F2F27",
      INIT_4E => X"6F6F77777777777077777070706F6F2F6F6F6F7770777777776F702F6F2F2F2F",
      INIT_4F => X"F8F8B0B0F8F8F8F8F8F0B0B0B07070776F686F6F6F6F77707770706F6F6F6F6F",
      INIT_50 => X"A7EFA7EFEFEFEFEFEF28EF2F30303030303070B8F83838393938F8F8F8F8F8F8",
      INIT_51 => X"2FEFEFEFEFEFE7EFEFEFE7EFEFEFEFE7A7A6A7AFA7A6A6A6A7E7A7A6A7A6E7AF",
      INIT_52 => X"C9C10909090109C0C080807880C0C10900C081783838383838B7B0B7772F2F2F",
      INIT_53 => X"51499191D1D1D1D191919149899191494909090949490981408080C9C9C1C080",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0303C3C30303C3FBFBC3FB03FBFBFBFBFBFBFB3BFBFBFBFAFBFAFAFBFAFBFA03",
      INIT_61 => X"0303030303033B3B3BFBFBFB03FBFBFB3BFBFBC30303030303033B0303030303",
      INIT_62 => X"0303030303440303034303444443434444434444444C4444434444444C444303",
      INIT_63 => X"04030403030303030303030303FB030303FBFBFB0303FBFBFBFBFBFBFBC30303",
      INIT_64 => X"04044C4C4C044C444C4C4C4C4C4C4C0444444404030404040303030304030303",
      INIT_65 => X"04040C0C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C044C4C0404",
      INIT_66 => X"0404040404040404040404040404040404040404040404040403030403030404",
      INIT_67 => X"0404040404040C0C0404040404040C040C0C4C04040C4C0C040C0C040C4C0404",
      INIT_68 => X"9595959595959595559595959555554D4D4D55554D4D4C4C4C4C0C0C0C040404",
      INIT_69 => X"2626262726261E662626262626261E261E1E1E1E1EDEDEDEDEDDDDD5D5D5D595",
      INIT_6A => X"261E2626261E66661E6626262627262626266666676767672626262667266667",
      INIT_6B => X"67676666676767666767676766666666666626666666666666666626261E5E1E",
      INIT_6C => X"2FEFEFEFEFE7E7EFE6A6A6A6A6A7A7A7A6A6A6A7A7A6A7A7A7A7A7A767676666",
      INIT_6D => X"2F2F2F2F2F2F2F2F2F2F2F2F262F2E2F2F262726262F27262F272F2F2F2F2F2F",
      INIT_6E => X"6F6F6F77777777777777776F6F6F6F6F6F6F6F6F6F776F77776F6F2F6F2F2F2F",
      INIT_6F => X"F8F8F8F8F8F8F8F8F8F0B0B0707077777068686F6F70706F6F776F2F2F2F6F6F",
      INIT_70 => X"AFEFEFEFEFEFEFEFEFE8E8EF2F2F302F303070B0F839F8F8F8F8F8F8F8F8F8F8",
      INIT_71 => X"2F2FEFEFEFEFEFE7EFEFEFE7E7E7A7A6A6A7A7A6A6A7A6A6A7A7A7A7A7EFE7A7",
      INIT_72 => X"0909090809C1C0C1C0C9C080C0C00109094909C0C080808078383838B7772F2F",
      INIT_73 => X"91499191D1D1D9D191D1D19191D191919149094949914909C18180C0C0C1C0C9",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => dina(8),
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => doutb_array(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => doutb_array(8),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(92),
      ENBWREN => enb_array(92),
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => enb,
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__99\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20000000"
    )
        port map (
      I0 => addra(13),
      I1 => addra(12),
      I2 => addra(14),
      I3 => addra(15),
      I4 => ena,
      O => ena_array(92)
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__99\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20000000"
    )
        port map (
      I0 => addrb(13),
      I1 => addrb(12),
      I2 => addrb(14),
      I3 => addrb(15),
      I4 => enb_0,
      O => enb_array(92)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vga_ram_blk_mem_gen_prim_wrapper_init__parameterized92\ is
  port (
    doutb_array : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    \addra_12__s_port_\ : in STD_LOGIC;
    \addrb_12__s_port_\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vga_ram_blk_mem_gen_prim_wrapper_init__parameterized92\ : entity is "blk_mem_gen_prim_wrapper_init";
end \vga_ram_blk_mem_gen_prim_wrapper_init__parameterized92\;

architecture STRUCTURE of \vga_ram_blk_mem_gen_prim_wrapper_init__parameterized92\ is
  signal \addra_12__s_net_1\ : STD_LOGIC;
  signal \addrb_12__s_net_1\ : STD_LOGIC;
  signal ena_array : STD_LOGIC_VECTOR ( 93 to 93 );
  signal enb_array : STD_LOGIC_VECTOR ( 93 to 93 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "INDEPENDENT";
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
  \addra_12__s_net_1\ <= \addra_12__s_port_\;
  \addrb_12__s_net_1\ <= \addrb_12__s_port_\;
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"000000000000000000000000000000000007AFEC000000000063700023FC7FFE",
      INITP_01 => X"000000000000000000000C007FFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000",
      INITP_02 => X"0000000000000000000000000000000000000000010007E07FFFFFFFFFEC0000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"00000000000000000000000000000000000125E0000000000065E34003FFFFFE",
      INITP_05 => X"0000000000000000000044001FFFFFFFFFFFFFFFFFFFFFFFFFFFD00000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000001E03FFFFFFC1FE00000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"00000000080000000000000000000000000A21E00000000008C7E6004BFDFFFE",
      INITP_09 => X"0040000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000701FFFF7F807B8C000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"000000000000000000000000000000000002A3C00000000001FFF3C00FFFFFFE",
      INITP_0D => X"00000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000",
      INITP_0E => X"00000000000000000000000000000000000000000000001C0CEFF9E007E00000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0303C3030303FBFBFBFBFBFBFBFB030303FBFBFBFBFBFBFAFAFBFBFBFAFAFB43",
      INIT_01 => X"0304030303033B3B3BFBFB3B033BFBFB3BFBFBFB03030303030303033B030303",
      INIT_02 => X"0303030303040303434303444443444444444444444C444C4444444444444303",
      INIT_03 => X"03030303030303030303030303C3C3FBFB03C303FBFBFBC3FBFBFB03FBC3033B",
      INIT_04 => X"0404044C4C4C4C444C4C444C4C4C4C044C044444440303440404030304040303",
      INIT_05 => X"04040C044C4C044C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C040404",
      INIT_06 => X"0404040304040404040403040404040404040404040404030403040404040404",
      INIT_07 => X"04040404040404040404040C04040404040404040C0C0C0404040C4C04040404",
      INIT_08 => X"959595959595959555959595959555954D4D4D4D4D4C4C4C4C0C0C0C04040404",
      INIT_09 => X"2626262666261E262626261E26261E261E1E1E1E1EDEDEDEDDDED595D6D59595",
      INIT_0A => X"6666661E1E1E1E1E662626666666666666666666661E6667672626262666661E",
      INIT_0B => X"676766666767676666676667666666676666666666666666662666661E261E1E",
      INIT_0C => X"2FEFEFEFEFEFE7EFEFA7A6A6A6A6A6A7A6A7A6A6A6A6A7A7A6A7A7A767666666",
      INIT_0D => X"2F2F2F2F2F2F2F2F2F2F2F2F26262E2E2F262727E7E72F2726272F2F2F2F272F",
      INIT_0E => X"6F6F6F7777776F7777776F6F2F2F2F6F2F2F6F6F6F6F6F6F6F6F2F6F2F2F2F2F",
      INIT_0F => X"F8F8F8F8F8F8F8F8F8F8F8F0B0B07077777777706F706F6F6F6F776F2F6F6F6F",
      INIT_10 => X"EFEFEFEFEFEFEFE8EFEFE828E8E8303030303070F8F8B870707070B0F8F8F8F0",
      INIT_11 => X"2FEFEFEFEFEFE7EFEFE7A7E7A6A6A7A6A7A6A6A7A6A6A6A6A6A7A6A6A7E7EFEF",
      INIT_12 => X"49494949490900C909090909090100000949494909C0C080803838F0B7702F2F",
      INIT_13 => X"9189919191D1D1D1919191D1D1D1D1D191494949499191914909090909090909",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"030303030303FBFBFBFBFBFBFBFBFBFBFBC3FBFBFBFBFBFAFAFBFBFBFAFBFB43",
      INIT_21 => X"03030303033B033B03FBFB3B3BFB3BFBFBFBFB030303FBFB03FB3B3B3B3B3B3B",
      INIT_22 => X"03030303040403034343434444434344444444444C44444C4444444443434303",
      INIT_23 => X"0303030303030303030303033B3B03FB0303FB3B3BFB3BFBFBFBFB0303030303",
      INIT_24 => X"040404044C4C4C4C444C4C4C4C04040404044444440304030303030303030303",
      INIT_25 => X"04044C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C044C0C040404",
      INIT_26 => X"040404040304030403040404040404040404040404040303040404030403040C",
      INIT_27 => X"04040C04040404040404044C0C0404040C040C0C0404040404040C4C04040404",
      INIT_28 => X"95959555959595954D5555554D555555554D4D4C4C4C4C4C0C0C040404040404",
      INIT_29 => X"2626262666666626261E262626261E1E1E1EDE1EDEDEDEDDDE969595D5959595",
      INIT_2A => X"666666661E1E1E1E662666666626666666666666666666666767672626661E1E",
      INIT_2B => X"66A766666766676667666666666666666666666666666666661E666626266666",
      INIT_2C => X"27272FEFEFE7E7E7EFE7A6A6A6A6A6A6A6A6A6A6A7A7A6A6A7A7A7A767676666",
      INIT_2D => X"2F2F2F2F2F2F2F2F2F2F2F2F26262F2626E62E272FEF2627272F27272F2F2F2F",
      INIT_2E => X"6F6F6F776F77776F6F776F2F2F2F2F6F2F2F6F776F6F6F6F6F6F2F2F2F2F2F2F",
      INIT_2F => X"F8B0F8F8F0F8F8F8F8F8F8F0B0B0B077707777707777686F6F2F6F6F6F6F6F6F",
      INIT_30 => X"772F2FEFEFEFEFEFEFEFE82828282830303030707070707070307070B8F8F8F8",
      INIT_31 => X"2F2FEFEFEFEFEFE7A7E7E7A6A6A7A6A7A7A6A7EFE7A6A6A7A6A7A7A6A7E72F77",
      INIT_32 => X"9191915149490909090909494908080000484949480901C0C07838F7B0772F2F",
      INIT_33 => X"91514991D191D1D191919191D1D1D1D191914949494991919191919191494949",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"03C30303FB03FBFBFBFBFBFBFBFB03FBFBFBFBFBFBFBFBFAFBFBFBFBFAFAFA03",
      INIT_41 => X"0303033BC33B3B3BFBC33B3B3BFBFBFBFBFBFB0303FBFB0303033B0303033B03",
      INIT_42 => X"03030303040304034303434343434443444444444C4444434C444C4444030303",
      INIT_43 => X"040303030303030303030303FB03FB030303FB3B3B3B3BFBFBFBFB0303030303",
      INIT_44 => X"4C4C4C044C4C4C44444C4C0C4C4C4C4C04044404444403030303030303040403",
      INIT_45 => X"04040C444C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C444C4C4C4C4C444C04",
      INIT_46 => X"04040404C304030403030404030404030303030404040404030304030403040C",
      INIT_47 => X"040404040404040C0404044C0C4C4C4C0C040404040404040404040404040404",
      INIT_48 => X"95959595955595959555555555554D4D4D4D4D4D4C4D4C4C4C0C040404040404",
      INIT_49 => X"262626262666261E1E1E1E2626261E1E1E1E1EDEDEDEDEDE96969595D5959595",
      INIT_4A => X"6666666666262666266666666666666666666666666626666666661E1E661E1E",
      INIT_4B => X"A7A7A7A7A7676666666666666766666666666666662666661E5E662626666626",
      INIT_4C => X"2F2F2FEFEFEFE7E7EFE7A6A6A7E7A6A7A6A6A6A6A6A7A7A7A7A7A7A6A6A7A767",
      INIT_4D => X"2F2F2F2F2F2F2F2F2F2F262F2F26262F2E262E272727262F2F2E2F2F2F2F2F2F",
      INIT_4E => X"6F6F6F6F777777776F776F6F2F2F2F2F2F6F7777776F2F2F2F2F2F2F2F2F2F2F",
      INIT_4F => X"B8B0B0B0B0B0F8F8F838F8F0F0F0B0B0B077B07077777777706F6F6F6F6F6F6F",
      INIT_50 => X"2F2F70302FEFEFEFEF28E8EFEF303030E8EF30303030303030303030B0B8F8F8",
      INIT_51 => X"2F2F2FEFEFEFEFE7E7E7EFEFE7A7A6A6A6A6A6EF2FEFEFE7A6A7E7EFEF2F7777",
      INIT_52 => X"91514989914909090908084949000009000849494948080000C08078F0B72F2F",
      INIT_53 => X"514949919191919191494991D1D1D1D1D1914949494949919191919191915151",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"03030303FBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFAFAFBFBFAFAFAFA43",
      INIT_61 => X"030303033B3B3BFBFBFBFBFBFBFBFBFBFBFBFBFB0303C3C3FBFB3B0303033B3B",
      INIT_62 => X"030303430403040303430343434343444444434444434C4C4C44430344040303",
      INIT_63 => X"0303040303030303030303030303C303FB03FB3B3B3BFBFBFBFB033B03030303",
      INIT_64 => X"4C0404044C4C4C444C4444044C44040404040444440404030304030303030303",
      INIT_65 => X"03044C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C44444444444404444C",
      INIT_66 => X"0403040403040303030404040404030404040404040404040303030403030404",
      INIT_67 => X"04040404040404044C044C040C4C4C0C0C040404040404040404040404040404",
      INIT_68 => X"95959555955595955555555555554D4D4D4D4C4C4C4C4C0C4C0C040404040404",
      INIT_69 => X"6726266766671E1E1E26261E1E1E1E1E1E1EDEDEDEDEDDDE9E95959595959595",
      INIT_6A => X"666666662666666666666666666667665E66666666666666666666261E266666",
      INIT_6B => X"A7A7A7A7A767666766676766666666666666666626666666665E1E6666266666",
      INIT_6C => X"2F2F2F2F2FE7E6EFEFE6E6A6A6A7A7A7A6A6A6A6A6A7A6A7A7A6A7A7A6A7A7A7",
      INIT_6D => X"2F2F2F2F2F2F2F2F2F2F2F2F262F2F26262F2E26262F2626262F2F2F2F2F2F2F",
      INIT_6E => X"777777776F6F777777776F6F6F6F2F6F6F6F77776F6F2F2F2F2F2F2F2F6F2F2F",
      INIT_6F => X"707070707070B0F8F8F8F8F8F0F8B0B7B7B7B7B7B777707777776F6F6F2F7777",
      INIT_70 => X"2F2F6F702FEFE8EFEFEFEF303030303030303030303030302F30303070B0B0B0",
      INIT_71 => X"776FB7B7E7EF2F2FEFE7EF2FE6A7A7A6A7A6A6E6EF2F2FEFEFEFEF2F2F6F7777",
      INIT_72 => X"495191899191494908080800000049490800494848484848484808C0B838B7B7",
      INIT_73 => X"494949899191918949094949D1D1D191D1D19149494949495191919191495151",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => dina(8),
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => doutb_array(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => doutb_array(8),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(93),
      ENBWREN => enb_array(93),
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => enb,
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__45\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20000000"
    )
        port map (
      I0 => addra(13),
      I1 => addra(12),
      I2 => addra(14),
      I3 => addra(15),
      I4 => \addra_12__s_net_1\,
      O => ena_array(93)
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__45\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20000000"
    )
        port map (
      I0 => addrb(13),
      I1 => addrb(12),
      I2 => addrb(14),
      I3 => addrb(15),
      I4 => \addrb_12__s_net_1\,
      O => enb_array(93)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vga_ram_blk_mem_gen_prim_wrapper_init__parameterized93\ is
  port (
    doutb_array : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC;
    enb_0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vga_ram_blk_mem_gen_prim_wrapper_init__parameterized93\ : entity is "blk_mem_gen_prim_wrapper_init";
end \vga_ram_blk_mem_gen_prim_wrapper_init__parameterized93\;

architecture STRUCTURE of \vga_ram_blk_mem_gen_prim_wrapper_init__parameterized93\ is
  signal ena_array : STD_LOGIC_VECTOR ( 94 to 94 );
  signal enb_array : STD_LOGIC_VECTOR ( 94 to 94 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "INDEPENDENT";
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"00000000000000000000000000000000001C40E00000000001FFF8E417FFFFFE",
      INITP_01 => X"0000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000",
      INITP_02 => X"00000000000000000000000000000000000000000000000F9227FB0802600000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000240AE00000000003FFFBF237FFFFFE",
      INITP_05 => X"38000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000",
      INITP_06 => X"000000000000000000000000000000000000000000000007C001FF8200000003",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000E400000000003FFEFFFBFFFFFFE",
      INITP_09 => X"7C000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFE00000000000",
      INITP_0A => X"000000000000000000000000000000000000000000000003C0147F800C10001F",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000037FB0000000000DFFFFFD8FFFFFFE",
      INITP_0D => X"FC0000000000000000000000031FFFFFFFFFFFFFFFFFFFFFFFFFF00000000000",
      INITP_0E => X"00000000000000000000000000000000C000000000000001C7FF06000C00001F",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"030303FB03FBFBFBFBFBFBFBFBFBFBFBFBFBFAFBFBFBFBFBFAFBFAFAFAFAFA43",
      INIT_01 => X"033B3B033B3B3BFBFBFBFBFBFBFBFBFBFBFBFBFBFB3B3B03FBFBFB0303FB033B",
      INIT_02 => X"03430343030303034303434343434444434443444C4444434444034C44440303",
      INIT_03 => X"0303030303030303030303FBFBFB030303FB3B3B3B3B3B3BFBFBC30303030303",
      INIT_04 => X"4C04040404044C4C4C44444C4C44040404040444040303030303030303030303",
      INIT_05 => X"0C04044C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C44444C04040C0404044C44",
      INIT_06 => X"0404030303030303030304030303030304040403040403040303030403030404",
      INIT_07 => X"040404040404040404044C0C0C0C4C0C0C0C0C0C0C0C04040404040404040404",
      INIT_08 => X"954D9595959595954D4D554D4D554D4D4C4C4D4C4C0C4C0C0C0C040404040404",
      INIT_09 => X"6626676726661E2667671E26261E1E1E1E1EDEDEDEDEDEDE9595959595959595",
      INIT_0A => X"666666666666666766666666666766666666666666666666666666661E666666",
      INIT_0B => X"A6A7A7A7A7676767666767666666666666662666666666665E66662626262666",
      INIT_0C => X"2F2F2F2FEFE6E6E7EFEFE6A6A6A6A7A6A6A7A7A7A6A6A6A7A6A7AFA7A7A7A6A7",
      INIT_0D => X"2F2F2F2F2F2F2F272F2F2F2F2E262F262627262626262F26272F272F2F272F2F",
      INIT_0E => X"7777B7B0B777B77777776F6F6F6F6F6F6F6F77776F6F2F2F2F2F2F2F6F6F2F2F",
      INIT_0F => X"70302F2F707070B0F8F8F8F8F0B0B7B7B0B0B7B7B7B0B07777777777776F7777",
      INIT_10 => X"2F2F70B0B030EF2828EFE83030303030303030303030302F2F30283030707070",
      INIT_11 => X"38F7F738B02FEF2F2F2FE72F2FEFA6A666A7A6A6EF2FEFEF2F2F2F2FEF2F2F2F",
      INIT_12 => X"49495191918949494908000000084948480000084848484848484808C0787878",
      INIT_13 => X"494949919191914949094949919191D1D1D99191915149494951515149494949",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0303FBFB03FBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFAFAFBFAFAFBFAFAFA43",
      INIT_21 => X"033B3B3B033BFBFBFBFBFBFBFBFBFBFBFBFBFBC3FB03FBC3FBFBFBFB0303C303",
      INIT_22 => X"0303030303030303030343434303434444444444434443444444444C04440303",
      INIT_23 => X"03030303030303030303FB3B3BFB3B3B3B3B3B3BFB3BFB3BFBFBC30303030303",
      INIT_24 => X"04040404044C4C44444444444444040404040404040303030303030303030303",
      INIT_25 => X"0404044C4C4C044C4C4C4C4C4C4C4C4C4C4C4C4C4C44444C0404040444040444",
      INIT_26 => X"0404030304040303040304040403040303040303030304040303030403040304",
      INIT_27 => X"040404040404040404044C0C0C4C4C0C0C0C0C040C0404040C04040404040404",
      INIT_28 => X"959595959555959595554D55554D4D4D4D4D4C4C4C0C4C4C0C0C040304040404",
      INIT_29 => X"66262626666666261E1E1E261E1E1E1E1E1EDEDEDED5D5D5D59595959595954D",
      INIT_2A => X"6666666666665E6666666666666767666666666666666666662666261E666666",
      INIT_2B => X"A7A666676766666766666666666666665E5E666666666666665E6626665E5E5E",
      INIT_2C => X"2F262F2F2FEFE6EFEFEFE7A6A6A6A6A6A6A7A6A6A6A7A7A6A7A7A7A7A7A7A7A7",
      INIT_2D => X"2F2F2F2F2F26262F2F2E2F2F272626262F26262F262626262F2F2F2F2F2F2F2F",
      INIT_2E => X"B7B7B7B0B7B7B7777777776F6F6F6F6F6F6F6F776F2F2F2F2F2F2F2F2F2F2F2F",
      INIT_2F => X"3028EFE8EF2F2F77F0F8F8F0B7B0B0B0F0F0B0B0B7B7B0707777777777B7B06F",
      INIT_30 => X"2F3777F0F8B0303030303030303030707070307078703030372F28302828EFEF",
      INIT_31 => X"B838F7F7F7B72F6F6F2F2F2FB7B76FE6A6A6A6E7EFEFEFEFEF2F2F2F2F2FEF2F",
      INIT_32 => X"4949485149494951484848080808084848080008484848484848484800B8BFC0",
      INIT_33 => X"0908485151494949080809494991D1D1D1D1D191909151494949494949490948",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"C303FBFBC3FBFBFBFBFBFBFBFBFAFBFBFBFAFBFBFAFAFBFAFAFBFAFBFBFAFA43",
      INIT_41 => X"033B3B3B3B3BFBFBFBFAFBFBFBFBFBFBFBFBFB3BFBFBFBFBFBFBFBFBC3FBC3C3",
      INIT_42 => X"0303030303030303030303034403434344444444034444444444440403030303",
      INIT_43 => X"03030303030303033B03033B3B033B3B3B3B3B3BFBFBFB3B3BFB3B3B03030303",
      INIT_44 => X"0404040404444444444444444444040404040403040304030303030403030303",
      INIT_45 => X"4C0C0C0C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C444C444444440404044C0404",
      INIT_46 => X"0304030303030303040404040303040403040303030303040303030303030404",
      INIT_47 => X"040404040404044C044C4C0C0C0C0C0C0C0C0C04040404040404040404040404",
      INIT_48 => X"9595959595954D954D954D4D4D554D4C4C4C4C4C0C0C0C040C04040404040404",
      INIT_49 => X"6626666666661E661E1E1E1E1E1E1E1E1E1E1EDDDDD5D5D595D5959595959595",
      INIT_4A => X"6666665E66666666666666666667666666666666666666662666666666666666",
      INIT_4B => X"A7A766676667676666666666665E66665E666626666666665E1E666666661E1E",
      INIT_4C => X"2F26262E2F2FE7E7EFEFEFE6E6E6A6A6A6A6A6A6A6A6EFE7A6A6A6A7A7A7A7A7",
      INIT_4D => X"2F2F2F2F2F262F2F2F2F2F2F26262626262626262F26262F26262F2E2F2F2F2F",
      INIT_4E => X"B7B7B7B7B7B7B7B7B7B7776F6F776F6F6F6F6F6F6F2F2F2F2F2F2F2F2F2F6F2F",
      INIT_4F => X"30EFE8EFEFEF2F2F77B0B0B0B7B7B7F7B7F0F0B0B7B7B07777777777776F7777",
      INIT_50 => X"2F77B0F838387070707030EF303030B8F8B830307070B870302F30E8EFF0E8EF",
      INIT_51 => X"B837F7F7F7F7F7F7F7B7F737F73FF7B72FEEEFEFEFEFEFEFEF6F6F2F372F2F2F",
      INIT_52 => X"484848484849919149494849484848484848000008484848484848480800C080",
      INIT_53 => X"0908084849494908090909094991D1D1D1D1D1D1D19191494949494808080008",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"FB030303FBFBFBFBFBFBFBFBFBFBFBFBFAFBFAFAFBFAFBFBFBFBFAFAFAFAFB03",
      INIT_61 => X"03033B3BFBFB03FBFAFBFBFBFBFBFBFBFBFBFBFBC3C3FBFBFBFBFBFBFBFB03FB",
      INIT_62 => X"0303030303030303030303030344434343444444444444444C44040403030303",
      INIT_63 => X"030303030303033B033B03033B3BFBFB3BFBFBFAFBFAFBFBFB03FBFB03030303",
      INIT_64 => X"0404040C444C4444440444444444444404040403030403030303030303030303",
      INIT_65 => X"03040C0C4C4C044C4C4C4C4C4C4C4C4C4C4C4C4C4C4C44444444040404040404",
      INIT_66 => X"0303030303030303030303030404040303030303030303030303030403040404",
      INIT_67 => X"03040404040404040C4C4C0C0C0C4C0C040C0C04040404040404040404040404",
      INIT_68 => X"9595959595554D4D4D954D4D4D4D4D4C4C4C4C4C4C4C0C040C0C040C04040404",
      INIT_69 => X"6626266666661E661E1E1E1E1E1E1E1E1E1E1E1DDDD5D5D5D5D5959595959595",
      INIT_6A => X"6666666666666666666666666766666667666666666666666666266666666626",
      INIT_6B => X"A6A7676767A7666666666666666666666666665E666666661E66665E6666665E",
      INIT_6C => X"2F2F262F2F2FE6E72F2F2FE6E6E7E7E7A6A6A7A6A6A6A6A7A7A6A7A7A7A6A7A6",
      INIT_6D => X"2F2F262F2F2F2E2E2F2626262626262626262F2F2626262F2F2F2F2F2F2F2F26",
      INIT_6E => X"7777B7B0B7B7B7B7B0B7B76F77776F6F6F6F6F6F2F2F2F2F2F2F2F2F2F2F2F2F",
      INIT_6F => X"EFEFEFEFEFEF2F2F2F2F2F286F7777B0B0B7B7B0B76F776F6F6F77776F777777",
      INIT_70 => X"3770B0F03838F8B070B0703030307070F8F8B07030707070303028E8E8F0F0E8",
      INIT_71 => X"7F37F7F7B737373738373F787F787838B76FB76F2FEFEF2F2FB7F0B777B77728",
      INIT_72 => X"08484948484891914948484948484848494800000848484848484808000000B8",
      INIT_73 => X"C9C000080909080809090809094991919191D1D1D1D191914949490808080000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => dina(8),
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => doutb_array(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => doutb_array(8),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(94),
      ENBWREN => enb_array(94),
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => enb,
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__90\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => addra(12),
      I1 => addra(13),
      I2 => addra(14),
      I3 => addra(15),
      I4 => ena,
      O => ena_array(94)
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__90\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => addrb(12),
      I1 => addrb(13),
      I2 => addrb(14),
      I3 => addrb(15),
      I4 => enb_0,
      O => enb_array(94)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vga_ram_blk_mem_gen_prim_wrapper_init__parameterized94\ is
  port (
    doutb_array : out STD_LOGIC_VECTOR ( 8 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ : out STD_LOGIC;
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 18 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 18 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vga_ram_blk_mem_gen_prim_wrapper_init__parameterized94\ : entity is "blk_mem_gen_prim_wrapper_init";
end \vga_ram_blk_mem_gen_prim_wrapper_init__parameterized94\;

architecture STRUCTURE of \vga_ram_blk_mem_gen_prim_wrapper_init__parameterized94\ is
  signal \^device_7series.no_bmm_info.sdp.simple_prim36.ram_0\ : STD_LOGIC;
  signal \^device_7series.no_bmm_info.sdp.simple_prim36.ram_1\ : STD_LOGIC;
  signal ena_array : STD_LOGIC_VECTOR ( 95 to 95 );
  signal enb_array : STD_LOGIC_VECTOR ( 95 to 95 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "INDEPENDENT";
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
  \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ <= \^device_7series.no_bmm_info.sdp.simple_prim36.ram_0\;
  \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ <= \^device_7series.no_bmm_info.sdp.simple_prim36.ram_1\;
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"00000000000022000000000000000000000003A8000000004FFFFFFF3FFFFFFE",
      INITP_01 => X"FFF00000000000000002000007FFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000",
      INITP_02 => X"00000000000000000000000000000000F000000000000007FFFFE1300C00001F",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"000000000000064000000000000000000002FFF8000000007FFFFFFB7FFFFFFE",
      INITP_05 => X"FFFC01F800000000000000001FF87FFFFFFFFFFFFFFFFFFFFFFFC00000000000",
      INITP_06 => X"00000000000000000000000000000000F800000000000007FFCFE4080C00003F",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"000000000000084000000000000000000001FFD8000000007FFFF7F37FFFFFFE",
      INITP_09 => X"FFFF03FC00000000000400013FFE0FFFFFFFFFFFFFFFFFFFFFFFD00000000000",
      INITP_0A => X"00000000000000000000000000000000FC00000000007800FF87E8000000007F",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"000000000002380000000000000000000003FFFC000000007FFFFFF8FFFFFFFE",
      INITP_0D => X"FFFFE1FC0000000000000003FFFFDEFFFFFFFFFFFFFFFFFFFFFFF00000000000",
      INITP_0E => X"00000000000000000000000000000000FFE000000001F8007FC260000000127F",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0303FBFBFBFBFBFBFBFBFBFBFBFBFBFBFAFAFAFAFAFAFAFBFAFBFBFAFAFAFA03",
      INIT_01 => X"03FB3B3BFBFBFBFBFBFBFBFAFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFB",
      INIT_02 => X"0303030303030303030303030303030343434303434C44444404040403030303",
      INIT_03 => X"030303030303033B033B0303033B3B3B3B3B3B3B3B3BFBFBFB3BFB03C3030303",
      INIT_04 => X"0404044444444444440444444444040304030303030303030303030303030303",
      INIT_05 => X"04440C4C4C4C4C4C4C4C44444C4C4C4C4C4C4C44444444044404040404040404",
      INIT_06 => X"030303030303030403030404040303030303C3030303C3030303030303040403",
      INIT_07 => X"04040404040404040C4C0C0C0C0C4C0C0C0C0C04040C04040404040404040403",
      INIT_08 => X"9595959595954C954D4D4C4D4D4C4C4C4C4C4C4C0C0C0C040404030404030304",
      INIT_09 => X"666626666626261E26261E1E1E1E1E1E1E1EDDDDDDDED5D59595959595D59595",
      INIT_0A => X"666666665E66665E6666666666666766666666666666666666661E6666266666",
      INIT_0B => X"A6A7666666676666665E66666666666666665E5E5E6666666666665E26666666",
      INIT_0C => X"2F2F2F2F2FEFE7EFEFEFE6EFEFEFEFEFE6A6A6A6A6A6A7A7A6A7A7A7A6A6A6A6",
      INIT_0D => X"2F2F2F2F2F2F2626262626262627E626262F2F262626262F2F2F2F2F2F2F2F2F",
      INIT_0E => X"776F77B7B7B7B7B7B7B777B7776F6F6F6F6F2F2F2F2F2F2F2F2F2F2F2F2F6F2F",
      INIT_0F => X"EFE8EFEFEFEFEFEFEFEFEFEF2F372F2F2F686F776F2F2F2F2F2F2F2F2F2F6F6F",
      INIT_10 => X"7070B0F83838F8B0B0B0307070707070B8B8B0B070307030303028E8EFEFE8EF",
      INIT_11 => X"7F3878373F783F3F3878383F7F8080B8383738F7B7B72FEF2FB73038FFF8F8B0",
      INIT_12 => X"4849484849484848484848494948484808480808000000484848484800C0C0B8",
      INIT_13 => X"C9C0C0C10009000000080808094849499191D1D1D1D191D19149489189080848",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"03FBFBFBFBFBFBFBFBFBFBFBFBFBFAFAFAFAFAFAFBFAFAFBFAFBFAFAFAFAFA03",
      INIT_21 => X"03FBFBFBFBFBFBFBFAFAFAFBFBFAFAFBFBFBFBFBFBFBFBFBFBFBFBFBFB03FBFB",
      INIT_22 => X"0303030303030303030303030303440343444344434344034404030303030303",
      INIT_23 => X"03030303030303033B3B3B3B3B3BFB3BFBFBFAFBFBFBFBFBFBFBFBFBFB030303",
      INIT_24 => X"0404044444444444440404440404440403030304030303030303030303030303",
      INIT_25 => X"44440404044C4C4C4C4C4C4C44444C4444444C4404044C044404030404440404",
      INIT_26 => X"030303030303040403040303030303030303030303C3C30303C3040304040404",
      INIT_27 => X"0404040404040404040C0C0C0C0C0C0C044C0404040404040404040404040403",
      INIT_28 => X"9595959595954D4D4C4C4C4C4D4C4C4C4C4C4C4C4C0C0C040404040304040404",
      INIT_29 => X"5E66666626661E6666661E261E1E1E1E1E1EDDDDDDDED5959595959595959595",
      INIT_2A => X"66666666665E6666666666676666666667666766666666676666666666666666",
      INIT_2B => X"A6A666A7666666665E665E6666666666666666665E5E6626666666666666661E",
      INIT_2C => X"262F2FEEEFE6E6E6E7E6E7EFEF2F2F2F2FEFEFA6A6A6A6A6A6A7A7A7A6A6A666",
      INIT_2D => X"2F2F2F2F26262F26262626262626262626262626262F262F262F2F2F2F2F262F",
      INIT_2E => X"77776F6FB7B7B7B7B7B77777B06F776F6F2F2F6F6F6F6F2F2F2F2F2F6F2F2F2F",
      INIT_2F => X"EFEFEFAFEFEFEFEFEFEFEFEFEFEF2F2F2F2F2F2F2F2F2FEFEFEFEFEFEF2F2F6F",
      INIT_30 => X"7070F8F83838B0B8B0B870303070707070707070703030302F2FEFEFE8EFEFEF",
      INIT_31 => X"78377F7878373F373737F7F737BFC080783F3FF7F73FFF772F77F0F838F8F8B0",
      INIT_32 => X"4889894948484849888848484848480800080000000048484849484800C0B880",
      INIT_33 => X"C180C0C0C0000000000909080849495191919191919191D1D1D190D191484849",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"3BFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFAFAFBFBFAFBFBFAFAFAFAFAFAFA03",
      INIT_41 => X"03FBFBFBFBFAFBFBFBFBFBFBFAFAFBFBFBFBFBFB03FBFBFBFBFBFBFB033BFBFB",
      INIT_42 => X"3B033B0303030303030303030303030303430343030344040403030303033B3B",
      INIT_43 => X"030303030303033B3B3B3B3B3B3B3BFBFBFAFBFAFBFBFBFAFBFB03FBC3030303",
      INIT_44 => X"04040444444C434C440404040304030303030303030303030303030303030303",
      INIT_45 => X"044404044C4C4C4C4C4C4C4C4444444444444C04040404030304040404040404",
      INIT_46 => X"0303030303030303030403030303030303030303C303030303FB030303030404",
      INIT_47 => X"040404040404040404040C0C040C0404040C0404040404040404040404040403",
      INIT_48 => X"9595959595954D4D4D4C4C4C4C4C4C4C4C4C0C044C0C0C040404040404040404",
      INIT_49 => X"666666662666261E66261E1E1E1E1E1E1E1EDD1EDEDED5D59595959595959595",
      INIT_4A => X"5E5E666666665E66666666666666666666666667676666666666666667666666",
      INIT_4B => X"A6A666A7A7666666666666661E66665E5E1E1E66665E66666666666666666666",
      INIT_4C => X"2F2FEEEFE6E6E6E6E6E6E7E6E7EFEF2F2F2F2F2FE6E7EFE7E6A6A7A6A7A6A6A6",
      INIT_4D => X"2F2F2F2F2F2726262626262626E6262626262626262F2F2F2F262F2F2F2F2FE7",
      INIT_4E => X"776F6F6F6F77B77777B7B7B777776F6F6F6F6F6F6F6F6F6F6F6F6F6F2F2F2F2F",
      INIT_4F => X"EFEFAFEFAFEFEFAFAFEFEFEFEFEFEFEF2F2F2F2F2F2FEFEFEFEFEFEFEFEF2F6F",
      INIT_50 => X"7770B0B0F8F8B0B0B0B070303070707030303030303030302FEFE8EFEFEFEFEF",
      INIT_51 => X"803F7F3F7F78783F37F7B7AFB77F7F78783F37FF3FF7F7B77777B7F0F8F0F070",
      INIT_52 => X"9191914948484849894848480808000000C0C0C0C00008484848484848080000",
      INIT_53 => X"81787880C0C0000009090808094949499149494949899191D1D1919189484848",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"FBFBFBFBFBFBFBFBFBFAFBFBFBFBFBFBFBFAFAFAFBFBFAFBFAFBFAFAFAFAFA43",
      INIT_61 => X"03FBFBFBFAFAFAFAFBFBFBFAFAFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFB3B033B",
      INIT_62 => X"033B3B03030303033B3B0303030303430344034343030304040303030303033B",
      INIT_63 => X"030303030303033B3B3B3B3B3B3BFBFBFBFAFAFAFBFAFBFBFBFBFBFBFBC33B3B",
      INIT_64 => X"0404040444444444040404030303040303030303030303030303030303030303",
      INIT_65 => X"4C4C444444444C4C4C4C4C4C44444C4444444404040404030404040304040304",
      INIT_66 => X"0303030303030303030303030303C3030303C3C3FB0303030303030304030404",
      INIT_67 => X"04030403030404040C0404040C040404040C0404040404040404030304030303",
      INIT_68 => X"959595959595954D4D4C4C4C4C4C4C4C4C4C4C4C4C0404040404030304040404",
      INIT_69 => X"66666666666666266626261E1E1E1E1E1E1E1E1ED5D5D59595D5959595959595",
      INIT_6A => X"66666666666666665E6666666666676666666666666766666666666666666666",
      INIT_6B => X"A6A6A766666666665E6666665E1E665E5E1E1E1E5E6626261E1E666666666666",
      INIT_6C => X"EFE6E6E6EFE6A6A6A6E6E6E6E6E7E7EFEFEF2FEFEFE7EF2FE6E6E7E6E7E7A6A6",
      INIT_6D => X"2F2F2F26262F262626262626262626262E2F272F26262F2F2F2F2F2F262FEFEF",
      INIT_6E => X"2F2F2F2F2F2F6F6F6F776F6F6F6F6F6F2F2F2F2F2F6F6F6F6F6F6F2F2F2E2E26",
      INIT_6F => X"AFEFEFEFAFAFAFAFAFEFEFEFEFEFEFEFEFEFEF2F2F2F2FEFEFEFEFE7EFEF2F2F",
      INIT_70 => X"30707030707070707070703030303030303030EF3030EF2F30EFE8EFEFEFEFEF",
      INIT_71 => X"00C0B8B8B88080B87837F7F7F7F737F7F73F37F7F7B76F77776F777777777770",
      INIT_72 => X"888989484848484848484848000000C0C0C0C0C0C00000000048484848484800",
      INIT_73 => X"78383878808080C0C0C1C0090849484949490808080808494991898949494948",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => dina(8),
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => doutb_array(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => doutb_array(8),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(95),
      ENBWREN => enb_array(95),
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => enb,
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__46\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => addra(13),
      I1 => addra(14),
      I2 => addra(15),
      I3 => addra(16),
      I4 => \^device_7series.no_bmm_info.sdp.simple_prim36.ram_0\,
      O => ena_array(95)
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__46\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => addrb(13),
      I1 => addrb(14),
      I2 => addrb(15),
      I3 => addrb(16),
      I4 => \^device_7series.no_bmm_info.sdp.simple_prim36.ram_1\,
      O => enb_array(95)
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_3__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => addra(17),
      I1 => addra(18),
      I2 => ena,
      I3 => addra(12),
      O => \^device_7series.no_bmm_info.sdp.simple_prim36.ram_0\
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_4__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => addrb(17),
      I1 => addrb(18),
      I2 => enb,
      I3 => addrb(12),
      O => \^device_7series.no_bmm_info.sdp.simple_prim36.ram_1\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vga_ram_blk_mem_gen_prim_wrapper_init__parameterized95\ is
  port (
    doutb_array : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC;
    enb_0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vga_ram_blk_mem_gen_prim_wrapper_init__parameterized95\ : entity is "blk_mem_gen_prim_wrapper_init";
end \vga_ram_blk_mem_gen_prim_wrapper_init__parameterized95\;

architecture STRUCTURE of \vga_ram_blk_mem_gen_prim_wrapper_init__parameterized95\ is
  signal ena_array : STD_LOGIC_VECTOR ( 96 to 96 );
  signal enb_array : STD_LOGIC_VECTOR ( 96 to 96 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "INDEPENDENT";
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"00000000080036000000000000000000000FFFFE00000000F7FFFFF5FFFFFFFE",
      INITP_01 => X"FFFFFFFFF0000000E3400007FFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000",
      INITP_02 => X"000000000000000000000000000000008FF03C000001F80007F8700600005FFF",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"000000010000CC000000000000000000004FFFFE000000007FFFFFEFFFFBFFFE",
      INITP_05 => X"FFFFFFFFFFFFCE7FFFFF20FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000000",
      INITP_06 => X"0000000000000000000000000000000087FFFFFF80000100017C38000001FFFF",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"000000008000BE000000000000000000005FFFFA000000027BFFFFD7FFFFFFFE",
      INITP_09 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFA00000000000",
      INITP_0A => X"0000000000000000000000000000000000FFFFFFDF800000001F7F800014FFFF",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"000000020010F20000000000000000007F7FFFFC00000006EFFFFFE3FFFFFFFE",
      INITP_0D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFA00000000000",
      INITP_0E => X"000000000000000000000000000000000019FFFBFFFC00000001FFC00005FFFF",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"FBFBFBFBFBFBFBFBFBFBFBFBFAFBFBFBFBFAFAFAFBFAFAFAFAFAFAFAFAFAFA43",
      INIT_01 => X"FBFBFAFB3BFAFAFAFAFBFAFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFB3BFB3BFB",
      INIT_02 => X"033B03030303030303030303030304044403430303030303030303030303033B",
      INIT_03 => X"0303030303033B3B3B3B3B3BFBFBFBFBFAFAFAFAFBFAFAFBFBFBFBFBFBFBC303",
      INIT_04 => X"0403040C04044444030403040303040303030303030303030303030303030303",
      INIT_05 => X"444C444444444C4C4C4C4C4C444444444404440C030404040303040303030303",
      INIT_06 => X"03030303C303030303030303030303030303FBC303FBC3030303030304040304",
      INIT_07 => X"0303040404040404040404040404040404040404040C04040304030303030303",
      INIT_08 => X"9595959595958D958D4D8C4C4C4C4C4C4C44444C4C0404444403030303040404",
      INIT_09 => X"665E66261E66661E662626261E1E1E1E1E1EDDDDD5D5D5D5D595959595959595",
      INIT_0A => X"5E665E66666666666666666666665E5E6767665E666666666766666666666666",
      INIT_0B => X"A6A6A6A6A6665E666666665E5E5E66665E1E5E5E5E26661E2626261E1E5E5E5E",
      INIT_0C => X"E6E6E6E6A6A6A6A6A6A6A6A6A6A6A6A6E7E6E6E7EFE7EFEFEFE7EFE6E6E6E7A6",
      INIT_0D => X"E6E6E6262726E6E626E626272626272F2F26262F2F262F262626262E2FEFE6EF",
      INIT_0E => X"EFEFEFEF2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F6F6F2F2F2F2E2F",
      INIT_0F => X"AFAFEFAFAFAFAFA7AFAFAFE7EFEFEFEFEFEFEFEFEFEFEFEFEFEFAFEFEFEFEFEF",
      INIT_10 => X"703730303030303030303030303030302FEF30F0F0F0F0E8EFEFEFEFEFEFEFAF",
      INIT_11 => X"0000000000C0F8C0C0B8787837F7B7B7F73F3837B7B72F2F2F2F2F702FEFEF30",
      INIT_12 => X"484848484848484848484808000000C0C0C080C0C00000000000484848484800",
      INIT_13 => X"38F8F8F838407880808080C0090908080808C0C0C0C000080848484848480848",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"FBFBFBFAFAFBFAFBFAFBFBFBFB3BFBFBFBFAFBFAFAFAFAFAFAFAFAFAFAFAFA03",
      INIT_21 => X"3BFBFBFAFBFBFAFAFBFAFAFBFBFAFBFBFBFBFBFBFBFBFBFBFBFBFB3BFBFBFBFB",
      INIT_22 => X"3B3B3B033B0303030303030303030304030303030303030303030303033B033B",
      INIT_23 => X"030303033B03033B3BFA3B3BFBFAFBFAFBFAFAFAFAFAFBFBFBFBFBFBFBFBC303",
      INIT_24 => X"03040403040403030303030303030303030303033B0303030303030303030303",
      INIT_25 => X"4404044C4C4C4C4C4C4C444C4444444444440304040303030303030303030304",
      INIT_26 => X"03030303030303030303030303030303FBC30303C3C303030303030303040404",
      INIT_27 => X"04030303030303040404040404040403030404040404030404040303030303C3",
      INIT_28 => X"959595958D8D95958D4D8C4C4C4C4C4C4C444444040404444444040404040304",
      INIT_29 => X"66666666666666661E661E1E1E1E1E1E1D1D1DDDDDD59595D595959595959595",
      INIT_2A => X"6666666666665E66666666666666666666666666666666666666666666666666",
      INIT_2B => X"A6A6A7A6A6A66666666666661E5E5E665E1E1E1E5E662666661E661E5E665E1E",
      INIT_2C => X"E6E6A6A6A6A6A6A6A6A6A666A6666666A6A6A6E6E6E6E7E7EFEFE6EFE6EEE6A7",
      INIT_2D => X"E6E6E6E6E6E6E6E6E6E6E6E6E6E6E7E62626E62627272F27E6E6E6E6EEEFE6E6",
      INIT_2E => X"E7A7E7E7EFEFEFEFEFEFEFEFEFEFEFEFEFEF2F2FEFEFEF2F2FEFE7E6E6E6E6E6",
      INIT_2F => X"AFEFAFAFAFAFAFAFAFAFAFA7AFEFEFEFEFEFEFEFEFEFEFEFEFAFAFAFEFEFEFEF",
      INIT_30 => X"307070707030303030302830303037EFEFF0F0EFF0E8EFEFEFEFEFEFEFEFEFAF",
      INIT_31 => X"00000000000000C000C0F8B87F37F7B7B7F7387830F7F7B7B77777702F2F2F2F",
      INIT_32 => X"C008080000004008000848484808000000000000000000C00000004040484800",
      INIT_33 => X"38F8F0B7F878787880808080808080C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"FBFBFBFBFBFBFBFBFAFAFBFBFBFBFBFBFBFAFAFAFAFAFAFAFAFAFAFAFAFAFA43",
      INIT_41 => X"3BFAFAFAFB3BFAFAFAFAFAFAFAFBFBFAFBFBFBFBFBFBFBFBFBFB3BFB3BFBFBFB",
      INIT_42 => X"3B3B3B033B3B03030303030303030303030303030303030303030303033BFB3B",
      INIT_43 => X"03030303033B033B3BFB3BFBFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFBFB03FB3B",
      INIT_44 => X"0303040303030303030403030303030303030303030303030303030303030303",
      INIT_45 => X"04040404444C4C4C4C4C4C4C4C44440404040404040303030303030303030303",
      INIT_46 => X"FB030303030303030303030303030303C303C3C3FBC3C303030303030403040C",
      INIT_47 => X"0303040404040404040404040404040404040404040C03030403030303030303",
      INIT_48 => X"95959595959595954D4C4C4C4C4C4C4C4C444444040404440403040403040404",
      INIT_49 => X"66666666665E5E5E5E5E5E1E1E1E1E1E1DDD1DDDD5D5D5D5D5D5959595959595",
      INIT_4A => X"5E665E665E66666666665E665E66666666666666665E66666666666666666666",
      INIT_4B => X"A6A6A7A6A66666665E6666666666661E1E5E1E1E66661E5E1E5E661E1E665E5E",
      INIT_4C => X"A6A6A6A666666666665E6666665E66666666A6A6A6A6A6A6A6A6A6E7A6A6E6A6",
      INIT_4D => X"A6A6A6A6E6E6A6A6E6E6E6E6E6A6A6E6E6E6E6E6E6E6E6E6A6E6A6A6A6A6A6A6",
      INIT_4E => X"A7AFA7A7A6EFE7EFEFEFEFE7EFEFEFEFEFEFEFEFEFEFE6EFE6E6E6E6E6E6A6A6",
      INIT_4F => X"AFAFAFAFAFAFAFAFAFAFAFAFAFAFEFEFEFEFEFEFAFEFA7AFA7A7A7A7A7A7A7EF",
      INIT_50 => X"303070B0B0703030302830E828EF3028EFF0EFE8E8EFEFEFEFEFEFEFEFAFAFAF",
      INIT_51 => X"0800000000000000000000C0807F783FF73F78783878B88078F8B76F2F30302F",
      INIT_52 => X"B8C000C0C0C0C0C0C00000000808084848484848480000000000080048484808",
      INIT_53 => X"F8B0707777B7F7FF40807878783838808080808080C0C0C08078788080807878",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"FBFBFBFBFBFBFBFBFBFBFAFBFBFBFBFBFAFAFAFAFAFAFAFBFAFAFAFAFAFAFA43",
      INIT_61 => X"FBFBFB3BFAFAFAFAFAFAFAFAFAFAFBFBFBFBFBFBFBFBFBFBFBFBFB3B3B3BFBFB",
      INIT_62 => X"3B3B3B033B3B3B033B030303030303030303030303030303030303033BFBFB3B",
      INIT_63 => X"03C3C3FBFBFBFBFB3BFBFBFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFBFAFBFB3B3B",
      INIT_64 => X"030303030303030303030303030303030303030303033B03033B03030303033B",
      INIT_65 => X"04044C04444C04044C0403034444040404040404040404040303030303030303",
      INIT_66 => X"0303030303030303030303FB03030303FBC3C3FB0303C3030303030304030404",
      INIT_67 => X"03030404040304040404040C040403040403040403030303040303030303FB03",
      INIT_68 => X"9595959595958D954C4D4C4C4C4C4C4C4C4C0444040403440403030404030304",
      INIT_69 => X"666666665E66665E5E5E5E1E1E1E1E1E1DD51DD5D5D5D5D5D5D5D5D595959595",
      INIT_6A => X"1E665E665E6666666666666666665E66666666665E66666666665E665E66665E",
      INIT_6B => X"A6A6A6A6A6666666666666665E661E1E1E5E5E1E5E66665E1E5E5E1E661E5E5E",
      INIT_6C => X"666666665E666666665E5E6666665E5E666666A6A6A6A6A6A6A6A7A7A6A6A6A6",
      INIT_6D => X"A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6666666",
      INIT_6E => X"A7A6AFA7A6A7E7EFE6EFEFEFEFEFE6E6E6E6E6E6E6E6E6E6A6E6E6E6A6A6A6A6",
      INIT_6F => X"AFAFAFAFAFAFAFAFAFAFA7A7A7EFEFEFEFAFEFA7A6A7A7A7A7A7A7A7AFA7A7A7",
      INIT_70 => X"3077B0F8F8B030302F30302828E830E8E8E8E8EFE8EFEFEFEFAFAFAFAFAFAFAF",
      INIT_71 => X"000000000000000000000000000000C0B8783F3778B880C08078F0B06F2F2F37",
      INIT_72 => X"7880C0C0C08080B8B880C0C0C0C0004848484848484848484800000040004848",
      INIT_73 => X"7037773737372F77F8F8F83838F8F83838784078387880807878787838F73F38",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => dina(8),
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => doutb_array(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => doutb_array(8),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(96),
      ENBWREN => enb_array(96),
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => enb,
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__63\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010000"
    )
        port map (
      I0 => addra(12),
      I1 => addra(13),
      I2 => addra(14),
      I3 => addra(15),
      I4 => ena,
      O => ena_array(96)
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__63\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010000"
    )
        port map (
      I0 => addrb(12),
      I1 => addrb(13),
      I2 => addrb(14),
      I3 => addrb(15),
      I4 => enb_0,
      O => enb_array(96)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vga_ram_blk_mem_gen_prim_wrapper_init__parameterized96\ is
  port (
    doutb_array : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    \addra_12__s_port_\ : in STD_LOGIC;
    \addrb_12__s_port_\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vga_ram_blk_mem_gen_prim_wrapper_init__parameterized96\ : entity is "blk_mem_gen_prim_wrapper_init";
end \vga_ram_blk_mem_gen_prim_wrapper_init__parameterized96\;

architecture STRUCTURE of \vga_ram_blk_mem_gen_prim_wrapper_init__parameterized96\ is
  signal \addra_12__s_net_1\ : STD_LOGIC;
  signal \addrb_12__s_net_1\ : STD_LOGIC;
  signal ena_array : STD_LOGIC_VECTOR ( 97 to 97 );
  signal enb_array : STD_LOGIC_VECTOR ( 97 to 97 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "INDEPENDENT";
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
  \addra_12__s_net_1\ <= \addra_12__s_port_\;
  \addrb_12__s_net_1\ <= \addrb_12__s_port_\;
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"00000003C012B8000000000000080200FFDFFFF470000007BFFFFFE7FFFFFFFE",
      INITP_01 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000",
      INITP_02 => X"000000000000000000000000000000004F0001F1FFFF00000000FFF0000FFFFF",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"000000064002400000000000000003037FFFFFFFF8000001FFFFFF27FFE6FFFE",
      INITP_05 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000",
      INITP_06 => X"000000000000000000000000000000007FFE00400001FCFFF7E37FF8000FFFFF",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000760000000000000000000008FFFFFFFFFFC000001FFFFFF27FC8FFFFE",
      INITP_09 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000",
      INITP_0A => X"000000000000000000000000000000007F7F0005C7CC37FFFFF37FFC001FFFFF",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"00000003C0000000000000000008008FFFFFFFFFFE000009FFFFFEC7F6C7FFFE",
      INITP_0D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFA000000000000",
      INITP_0E => X"000000000000000000000000000000007FFFFFFFFFEF8001FFFF7FFC027FFFFF",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"FBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFAFAFAFAFAFAFAFAFAFAFAFAFAFA43",
      INIT_01 => X"FB3BFAFAFAFAFAFAFAFAFAFAFAFBFBFBFBFBFBFBFBFBFBFBFBFBFB3B3BFBFBFB",
      INIT_02 => X"3BFBFBFB3B3B3B3B030303030303030303030303030303033B3B03033BFBFBFB",
      INIT_03 => X"FBFBC3FAFAFBFBFAFBFA3BFAFAFAFAFAFAFAFAFAFBFAFAFAFAFBFAFA3BFA3B3B",
      INIT_04 => X"030403030303030303030303FB03030303033B03033BFB03030303033B030303",
      INIT_05 => X"04440404044C4C034C044C444444440404040404040303030303030304030303",
      INIT_06 => X"FBFB030303030303030303C30303C303C303C3C3C30303030303030303040344",
      INIT_07 => X"03030404040404040C040404030303040404040403030303030303030303C3C3",
      INIT_08 => X"959595959595958D4D4C4C4C4C4C44444C440404040404030303030303030404",
      INIT_09 => X"5E66665E665E665E5E5E5E1E1E1E1E1D1DD5D5D5D5D5D5D5D5D5D59595959595",
      INIT_0A => X"5E665E6666666666666666665E666666666666666666666666665E665E5E6666",
      INIT_0B => X"A6A6666666666666665E66665E1E1E1E665E1E5E1E261E5E5E5E5E5E665E5E5E",
      INIT_0C => X"66666666665E66665E6666665E5E5E5E5E66666666A6A6A6A6A6665EA6A6A6A6",
      INIT_0D => X"A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A69EA6A6A6A65E66665E",
      INIT_0E => X"A6A6A7A7A7A7A7A6A6A7E7E7A6A6A6A6E6E6A6A6A6A6E6A6A6A6A6A6A6A6A6A6",
      INIT_0F => X"AFAFAFAFA7AFAFAFAFAFA7A7AFAFAFA7A7A7A7A7A7A7A7A7A7A7A7A7A7A7A7A6",
      INIT_10 => X"7077B0B0B0B0302F30303028E8E8F0EFEFEFEFEFEFEFEFEFEFAFAFAFAFAFA7AF",
      INIT_11 => X"00000000000000000000000000000000C0C0783F78B880C080783030B0B07070",
      INIT_12 => X"788080B87F78787878787F7F7F78BFC000000008484800484800070007000000",
      INIT_13 => X"70EF2F2FEFEFEFEF2F372F2F77777077B7F8F0F8F8F8F73838787838F0B7F73F",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"FBFBFBFBFBFBFBFBFBFBFB3B3BFBFB3BFAFAFAFAFAFAFAFAFAFAFAFAFAFAF203",
      INIT_21 => X"FAFBFAFAFAFAFBFBFAFAFAFAFAFAFBFBFBFBFBFBFBFBFBFB3B3BFB3B3BFBFBFB",
      INIT_22 => X"FBFBFBFBFB3B3B3B03030303030303030303030303030303033B03033B3B3BFA",
      INIT_23 => X"3BFBFBFAFBFBFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFBFBFB",
      INIT_24 => X"030303030303030303030303030303030303033B0303FBFB033B3B030303FBC3",
      INIT_25 => X"44040C044C444C444C0404444444040403040404040303030303030303030303",
      INIT_26 => X"03C3030303030303030303030303FB0303C30303030303030303040303044444",
      INIT_27 => X"0404040303030403040404030404030404040403030304030303030303FBC303",
      INIT_28 => X"9595959595958D4C4D4C4C4C4C4C444C4C040404040403030303030303030304",
      INIT_29 => X"666666666666665E5E5E5E1E1D1E1ED5D5D5D5D5D5D5D5D5D59595D5D5959595",
      INIT_2A => X"5E1E5E5E66666666666666665E6666666666666666666666666666665E666766",
      INIT_2B => X"666666665E66665E661E2626261E1E1E1E5E1E1E1E1E1E661E1E5E1E665E5E5E",
      INIT_2C => X"5E5E66665E665E5E666666665E5E5E665E5E5E6666666666A66666A7A6A76666",
      INIT_2D => X"A6A6A69EA6A6A6A6A69EA6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A69E5E665E",
      INIT_2E => X"A76666A7A6A6A6A6A7A6A6A6A6A6A7A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6",
      INIT_2F => X"AFAFAFAFAFA7A7AFAFA7A7AFA7A7A7A7A7A7A7A7A7A7A7AFA7A6A7A7A7A76666",
      INIT_30 => X"703070703030303030302F28F0F0F0EFEFEFEFEFEFEFEFAFAFAFAFAFAFAFAFAF",
      INIT_31 => X"C7C0C0C700C0F8FFC0F8C0000000C0C000C07F7FB87F78787878383838F07070",
      INIT_32 => X"B7B7F7F7F7B7B7B7B7B7B76F6F6FF77F7FBFBFB8C0C70000C0FFC7C7BFF8C7C0",
      INIT_33 => X"30EFEFEFEFEFEFEFEFEFEFEFEFEFEF2F77B7B0B0B0B07777F838F8B7B77777B7",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"FBFBFBFBFBFA3B3BFB3B3B3BFBFBFBFBFAFAFBFAFAFAFAFAFAFAFAFAFAFAFA03",
      INIT_41 => X"FBFAFAFBFAFAFAFAFAFAFAFBFAFBFBFBFBFBFBFBFBFBFBFA3B3BFA3B3BFBFBFB",
      INIT_42 => X"FAFBFBFBFBFA3B3B3B3B3B030303030303030303030303033B3B3B3B3B3B3BFA",
      INIT_43 => X"FBFBFBFBFBFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFBFAFBFBFAFB",
      INIT_44 => X"0303030303030303030303030303030303033B3B3B030303C33B3B3BFBFBFBFB",
      INIT_45 => X"4C044C444C444C4C444C03040404030404040304030303030303030303030303",
      INIT_46 => X"03C3C30303030303030303030303030303030303030303030303034444044444",
      INIT_47 => X"0303030304030404030403040404040303040404030303030303030303FBFBC3",
      INIT_48 => X"958D9595958D4C4C4C4C4C4C4C4C440404040303040303030303030303030303",
      INIT_49 => X"6666666666665E5E5E5E5E1E1DD5D5D5D5D5D5D5D5D5D5D5D5D595D5D5959595",
      INIT_4A => X"5E5E66666666666666666666665E666666665E665E66665E6766666666A76666",
      INIT_4B => X"66665E5E665E5E66661E262626661E1E1E1E1E1E1E1E661E1E1E1E1E1E66665E",
      INIT_4C => X"665E5E5E5E666666661E5E1E5E5E5E66666666665E5E66666666666666666666",
      INIT_4D => X"A6A69E9EA6A6A6A6A6A6A6A6A6A6A6A69EA6A6A6A6A69EA6A69E5E5E5E666666",
      INIT_4E => X"666766A7A766A7A6A7A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6",
      INIT_4F => X"AFAFA7A7A7A7A7A7A7A7A7A7A6A7A6A7A7A7A7A76767A6A7A7A766A7A767A766",
      INIT_50 => X"30707070703030302F2F2FEFEFEFEFEFEFEFEFEFAFAFAFAFAFAFAFAFAFAFAFAF",
      INIT_51 => X"BFBFBFBFBFC0C0BF7FBFBFFF0700C0C000C0B880B8B8B8787878408078387037",
      INIT_52 => X"EFEF2F2F2FEFEEEFEFEF2F2FEFEF2F6FB7F73737F7377F783F37373F37377FBF",
      INIT_53 => X"30EFEFEFEFEFEFEF2FEFEFEFEFEFEFEF2F2F2F372F2F373777776F2F2FEF2FEF",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"FBFBFBFB3BFBFB3BFBFB3B3B3BFBFBFBFAFAFAFBFAFAFAFAFAFAFAFAFABAB203",
      INIT_61 => X"FAFAFAFAF2FAFAFAFAFBFAFBFAFAFBFBFBFAFBFBFBFBFA3BFBFB3B3B3BFBFBFB",
      INIT_62 => X"FBFBFBFBFBFBFB3B033B0303030303030303030303033B033B3B3B3BFB3B3BFA",
      INIT_63 => X"FBFBFBFBFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFBFB",
      INIT_64 => X"030303030303030303030303FB03033B3B3B3B3B03030303FB3B033BFBFBFAFB",
      INIT_65 => X"440404444C434443434403440404040303030303030303030303030303030303",
      INIT_66 => X"C3C303030303030303030303030303030303030303030303030303030444034C",
      INIT_67 => X"030303030404040303040303030303030303030303030303030303030303C3C3",
      INIT_68 => X"958D9595958D8C4C4C4C4C4C4C4C440403030303040303030303030303030303",
      INIT_69 => X"665E66665E5E5E5E5E1E5E1E1DD51DD5D5D5D5D5D5D5D5D5D5D5D5D5D5959595",
      INIT_6A => X"1E1E1E5E5E5E6666665E665E66666666665E665E66665E5E6666666666666666",
      INIT_6B => X"666666665E5E66661E1E1E1E1E1E2626261E1E1E1E261E26261E261E1E5E665E",
      INIT_6C => X"6666665E66665E1E5E5E1E1E1E5E5E5E6666666666666626666666665E665E66",
      INIT_6D => X"A69E5E9E5EA65EA6A6A666A6A6A6A6A6A6A6A6A69EA6A6A6A65E5E5E9E5E665E",
      INIT_6E => X"6666676666666766666666A6A6A6666666A6A6A6A6A6A6A6A6A6A6A65E5E5EA6",
      INIT_6F => X"AFAFA7A7A7A6A7A7A6A7A76666A7A7A7A66767676667666767676667A7676666",
      INIT_70 => X"303037373030EF2F30EFEFEFEFEFEFE8EFEFEFAFAFAFAFAFAFAFAFAFAFA7A6A7",
      INIT_71 => X"7F7F3F37373F7F37377FBFB8C7C0C0C000C0C0C08080B878787878808040B030",
      INIT_72 => X"EFA7EFEFA6A7AFA7A7EFEF2FEFA6A6A6E72F2F2F6F6FAFB7AF6E6E6FB7B7F737",
      INIT_73 => X"30EFAFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFAFAFEFEF",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => dina(8),
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => doutb_array(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => doutb_array(8),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(97),
      ENBWREN => enb_array(97),
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => enb,
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__47\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010000"
    )
        port map (
      I0 => addra(12),
      I1 => addra(13),
      I2 => addra(14),
      I3 => addra(15),
      I4 => \addra_12__s_net_1\,
      O => ena_array(97)
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__47\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010000"
    )
        port map (
      I0 => addrb(12),
      I1 => addrb(13),
      I2 => addrb(14),
      I3 => addrb(15),
      I4 => \addrb_12__s_net_1\,
      O => enb_array(97)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vga_ram_blk_mem_gen_prim_wrapper_init__parameterized97\ is
  port (
    doutb_array : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC;
    enb_0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vga_ram_blk_mem_gen_prim_wrapper_init__parameterized97\ : entity is "blk_mem_gen_prim_wrapper_init";
end \vga_ram_blk_mem_gen_prim_wrapper_init__parameterized97\;

architecture STRUCTURE of \vga_ram_blk_mem_gen_prim_wrapper_init__parameterized97\ is
  signal ena_array : STD_LOGIC_VECTOR ( 98 to 98 );
  signal enb_array : STD_LOGIC_VECTOR ( 98 to 98 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "INDEPENDENT";
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"000000008000200000000000027F0CC3FFFFFFFF7FC00003FFFFFF9EFFFFFFFE",
      INITP_01 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFB000000000000",
      INITP_02 => X"00000000000000000000000000000000FFFFFFFFFFFFF000307FFFFE01FFFFFF",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"00000000800000000000000005F90987FFFFFFFFFFC0007FFFFFFEFEFFBFFFFE",
      INITP_05 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000",
      INITP_06 => X"00000000000000000000000000000000FFFFFFFFFFFFF0061187F82C5F7FFFFF",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"00000000000000000000001206E8095BFFFFFFFFFFF2063FFFFFFEFEFFFFFFFE",
      INITP_09 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000",
      INITP_0A => X"00000000000000000000000000000000FFFFFFFFFFFFE00020000000DFFFFFFF",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"00000000000000000000000000A6183FFFFFFFFFFFE000BFFFFF3F453FFFFFFE",
      INITP_0D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000",
      INITP_0E => X"00000000000000000000000000000000FFFFFFFFFFFFC00E05FE0000FFFFFFFF",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"FBFBFBFBFBFBFAFBFBFAFAFBFBFBFAFBFAFAFAFAFAFAFAF2F2F2FAFAF2F2FA03",
      INIT_01 => X"FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFBFBFBFBFBFAFAFAFB3B3BFBFBFBFB3B",
      INIT_02 => X"3BFBFBFBFBFBFBFBFBC3033B3B03033B3B3B033B3B3B033B3B3B3B3B3B3BFAFA",
      INIT_03 => X"FBFAFAFAFAFAFAFAFAFAFAFAFAFAFAFABAFAFAFAFAFAFAFAFAFAFAFAFBFAFAFA",
      INIT_04 => X"030303030303FB0303C3FBFBFBC3FBFB3B3B3B3BFBFB3B3BFBFB3B3B3B3BFBFB",
      INIT_05 => X"44044C43444C4C43034343430304030303030303030303030303030303030303",
      INIT_06 => X"C30303030303030303030303030303030303FB03030303030303040303034444",
      INIT_07 => X"0304030404030303030303040303040403030303030303030303030303030303",
      INIT_08 => X"9595958D4C8C8C4C4C4C4C4C4444040403030303040303030303030303030303",
      INIT_09 => X"666666665E665E5E5E1E1E1E1DDD1D1DDDD5D5D5D5D5D5D5D5D5D5D5D5959595",
      INIT_0A => X"1E1E1E5E5E66666666665E5E1E5E5E5E665E5E6666665E665E5E66666666665E",
      INIT_0B => X"1E5E665E1E1E5E1E26261E1E1E1E1E1E1E1E1E1E1E26661E1E1E1E1E1E1E5E1E",
      INIT_0C => X"5E66665E5E5E1E5E5E5E661E1E665E5E666666662666662666666666665E665E",
      INIT_0D => X"5E5E5E5E5E5E5E5E66A65EA6A6A69EA6A69EA6A6A6A6A6A65E5E5E5E5E5E5E5E",
      INIT_0E => X"666666666666666666666666666666666666666666665E9E5E5E9E5E5E5E5E9E",
      INIT_0F => X"A7A7A767A6A6A7A7A7A7A7A7A7A6A7A7A7A76766676766666667676666666666",
      INIT_10 => X"303730302F2F2FEFEFEFEFEFEFEFEFEFEFEFAFEFAFAFAFAFAFAFAFA7A7A7A7A7",
      INIT_11 => X"F7F73737F7F7F7F7F737377F7F7F7F80C080BFB8B8B87838383F387880803870",
      INIT_12 => X"A7A6A7A7A7A7A7A7A6A6A6A7A6A7A6A6A6E6E6E62E6F6E6EB76E2E266EB7AFAE",
      INIT_13 => X"F0AFEFAFAFAFAFEFAFAFAFAFEFEFAFAFAFAFAFAFAFAFEFAFAFA6AFA6A6A7A7A6",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"FBFBFBFAFBFBFAFAFB3BFBFBFBFBFAFAFAFAFAFAFAFAFAF2FAFAFAFAFAFAFA03",
      INIT_21 => X"FAFAFAFAFAFAFAFAFAFAFAFAFAFAFBFAFAFBFAFBFBFBFB3BFBFBFBFBFBFBFB3B",
      INIT_22 => X"FAFBFBFBFBFBFBFBFBFB033B3B3B033B03033B3B3B3B033B3BFBFBFBFBFAFAFA",
      INIT_23 => X"FAFAFAFAFAFAFAFAFAFAFAFAFAFAF2FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFBFA",
      INIT_24 => X"03033B3B3BFB03FBC3FBFBFBC33B3BFB3B3B3B3BFB3B3BFBFB3B3B3B3BFAFBFA",
      INIT_25 => X"440344434C444C43434444430303030303030303030303030303030303030303",
      INIT_26 => X"C303033B030303030303033B0303030303030303030303030303030444434443",
      INIT_27 => X"0303030303040303030303030304030303030303030303030303030303030303",
      INIT_28 => X"D5D58C8C8D8C8C4C4C4C044C0404040404030303030303030303030303030303",
      INIT_29 => X"66665E5E5E5E5E1E1E1E1E1D1D1D1DD5D5D5D5D5D5D5D5D4D5D5D5D5D5959595",
      INIT_2A => X"1E1E5E1E5E5E1E265E665E5E5E665E1E5E5E5E665E5E66665E66665E66666666",
      INIT_2B => X"5E1E5E1E1E1E1E1E261E1E261E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E5E5E5E",
      INIT_2C => X"5E5E5E5E5E5E1E5E1E5E5E1E1E5E1E5E6666266666665E666666661E66666666",
      INIT_2D => X"5E5E5E5D5E5E5E5E5E5EA6A69EA6A69E9E9E9E9E9EA6A6A65E5E9E5EA6666666",
      INIT_2E => X"66666666665E66666666665E665E66665E665E665E665E5E5E5E5E5E5E5E5E66",
      INIT_2F => X"66A766A7A6A6A767A7A7A7A7A7A6666666666767666667666666666666666666",
      INIT_30 => X"30EF2FEFEFEFEFEF2FEFEFEFEFEFAFAFEFEFAFAFAFAFAFAFAFAFAFA7A7A7A7A7",
      INIT_31 => X"B7F7F737F7F7F73737F7F7F7F73F373738783F3830B7B7B7F0F838F83838F877",
      INIT_32 => X"A7A76666A7A76666A6A66666A6A6A6E6A6A6A6EF2FB7B7AFB76E6F77B7373FF7",
      INIT_33 => X"F0AFAFAFAFAFA7AFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFA76767A7A7A7A6A7A6",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"FBFBFAFBFBFBFBFBFBFAFBFBFBFBFBFAFAFAFAFAFAFAFAFAFAFAF2F2F2FAFA03",
      INIT_41 => X"FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFBFB3BFBFAFBFAFBFBFB3B",
      INIT_42 => X"FAFBFBFAFBFBFBFBFBC3C3FB3B3BFB3B03033B3B3BFBFB3B3B3BFAFAFAFAFAFA",
      INIT_43 => X"FAFAFAFAFAFAFAFAFAFAFAFAFAFAF2F2FAFAFAFAFAFAFAFBFAFAFAFAFAFAFBFA",
      INIT_44 => X"033B033B03FBFB03C3FBFB3BFB3B3B3B3B3B3B3BFB3B3BFB3BFB3BFAFB3BFBFA",
      INIT_45 => X"4404444444444C4444034303440303030303030303030303030303FB0303FB03",
      INIT_46 => X"03030303030303030303033B0303030303030303030303030303030304440444",
      INIT_47 => X"0303030303030303030303040403030403030303030303030303033B3B030303",
      INIT_48 => X"D595958C8D8D4C4C4C4C044C0C04030303030303030303030303030303030303",
      INIT_49 => X"66665E5E5E5E5E1E5E1E151D1D1D15D5D5D5D5D5D5D5D5D5D5D5D4D5D5D5D5D5",
      INIT_4A => X"1E1E1E5E5E1E1E261E5E1E1E665E5E1E665E5E665E5E6666666666665E665E5E",
      INIT_4B => X"5E1E1E5E1E1E1E1E26261E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E5E",
      INIT_4C => X"665E5E5E5E5E665E1E1E1E1E665E1E5E661E26665E5E665E66665E5E5E665E1E",
      INIT_4D => X"5E5E1E5E5E5E5E5E5D5E5E5E9E9E9E9E5E9E5E5E9E5E5E5E5E5E5E5E665E5E5E",
      INIT_4E => X"6666666666666666665E5E5E1E66265E5E5E5E5E5E5E5E5E5E5E5E5E5E5E5E1D",
      INIT_4F => X"A7A667A7A7A76767666767A7A6A6A7A66766A7A7666766666667666666666666",
      INIT_50 => X"EFEF30EFEFEFEFEFEFEFEFEFEFEFAFEFAFAFAFAFAFAFAFAFAFAFAFAFA7A7A6A6",
      INIT_51 => X"AFF737F7AFAFAFAF6F6F6F6F7777B7B7B7B7B7B7776F6F707070B07770777730",
      INIT_52 => X"67666666666766666666666666A6E6E6A6A6E66F2F6FB7B7B76F6F6F6FAFB7B7",
      INIT_53 => X"EFAFAFAFAFAFAFAFAFAFAFAFAFAF6FAFAFAFAFA7A76767676766676766666667",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"3B3BFAFBFBFBFBFBFBFAFBFBFBFAFAFAFAFAFAFAFAFAFAF2FAF2FAFAFAF2F243",
      INIT_61 => X"FAFAFAFAFAFAFAFAFAFAFAFAFAFBFAFA3A3BFAFAFBFBFBFB3BFB3B3B3BFB3BFB",
      INIT_62 => X"FAFAFAFBFBFBFBFBFBFBC33B3B033B3B3B3B3B3B3B3B3B3BFB3BFAFBFAFAFAFA",
      INIT_63 => X"FAFAFAFABAFAFAFAFAFAFAFAFAF2FAFAFAFAFAFAFAFAFAFAFAFAFBFBFAFAFAFA",
      INIT_64 => X"033B033B033B3B03FB03FB3B3BFBFB3B3B3B3BFBFB3B3B3B3B3BFBFBFBFBFAFA",
      INIT_65 => X"4304440304444443430303030303030303030303030303030303030303030303",
      INIT_66 => X"0303030403030303030303030303030303030303030303030303030303040444",
      INIT_67 => X"030304040403030403040304440404030303030303030303030303033B030303",
      INIT_68 => X"9595D5958D4C4C4C4C4C44040403040303030303030303030303030304030303",
      INIT_69 => X"5E5E5E5E5E665E5E1E1D1D1D15D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D595",
      INIT_6A => X"1E1E5E5E1E661E1E5E1E1E5E661E661E6666665E66666666666666666666665E",
      INIT_6B => X"1E1E1E1E261E261E1E1E661E1E1E261E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E",
      INIT_6C => X"665E5E5E5E5E1E1E1E5E5E1E5E5E5E5E1E1E665E5E1E5E665E5E665E1E5E5E1E",
      INIT_6D => X"1E5E1E5E5D5E5E5E5E5E5E5E5D5E5E5E5E5E5E5E5E5E5E5E5E665E5E66665E5E",
      INIT_6E => X"66666666665E5E5E665E1E5E1E1E1E1E1E1E5E5E5E5E5E5E1E1E5E1E1E1D1E5E",
      INIT_6F => X"A7A667A7A7676667A766A6A7A6A7A6A76666A76766666666666666661E666666",
      INIT_70 => X"EFEFEFEFEFE8EFEFEFEFEFEFEFEFAFAFAFAFAFA7AFAFAFAFA7A7A7A7A7A7A6A7",
      INIT_71 => X"2E6FB76F26E62EEEEEE6EFEFEFEEEF2F2F2F2F2F2F2F2F2F283030302F2F2F37",
      INIT_72 => X"66666666666666666666666666A6A6A6E6EE6EB72E2E2E6E6E6F2E2EE6E6E62E",
      INIT_73 => X"EFAFA7AF6766AFA76767A7A7AF67AF6666676766676667676666666666666666",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => dina(8),
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => doutb_array(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => doutb_array(8),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(98),
      ENBWREN => enb_array(98),
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => enb,
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__64\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00020000"
    )
        port map (
      I0 => addra(12),
      I1 => addra(13),
      I2 => addra(14),
      I3 => addra(15),
      I4 => ena,
      O => ena_array(98)
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__64\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00020000"
    )
        port map (
      I0 => addrb(12),
      I1 => addrb(13),
      I2 => addrb(14),
      I3 => addrb(15),
      I4 => enb_0,
      O => enb_array(98)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vga_ram_blk_mem_gen_prim_wrapper_init__parameterized98\ is
  port (
    doutb_array : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    \addra_12__s_port_\ : in STD_LOGIC;
    \addrb_12__s_port_\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vga_ram_blk_mem_gen_prim_wrapper_init__parameterized98\ : entity is "blk_mem_gen_prim_wrapper_init";
end \vga_ram_blk_mem_gen_prim_wrapper_init__parameterized98\;

architecture STRUCTURE of \vga_ram_blk_mem_gen_prim_wrapper_init__parameterized98\ is
  signal \addra_12__s_net_1\ : STD_LOGIC;
  signal \addrb_12__s_net_1\ : STD_LOGIC;
  signal ena_array : STD_LOGIC_VECTOR ( 99 to 99 );
  signal enb_array : STD_LOGIC_VECTOR ( 99 to 99 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "INDEPENDENT";
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
  \addra_12__s_net_1\ <= \addra_12__s_port_\;
  \addrb_12__s_net_1\ <= \addrb_12__s_port_\;
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"00000000000000000000000001E00C1FFFFFFFFFF17001FFFFFF7F6DFFFFFFFE",
      INITP_01 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000",
      INITP_02 => X"00000000000000000000000000000000FFFFFFFFFFFFC78FDFFFF0F3FFFFFFFF",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"00000000000000000000000000E4007CFFFFFFFFF12002FFFFFFEFCFFFFFFFFE",
      INITP_05 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000",
      INITP_06 => X"00000000000000000000000000000000FFFFFFFFFFFFFFCFFFFFFFFFFFFFFFFF",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"00000000000C20000000000000000B3DDFFFFCFFE900017FFFFF3AE7FFFFFFFE",
      INITP_09 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000",
      INITP_0A => X"00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFE00000000",
      INITP_0E => X"000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFC00013FFFFF",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"FBFBFBFBFBFBFBFAFBFBFAFAFAFAFAFAFAFAFAFAFAFAB2B2FAFAFAFAFAFAFA3B",
      INIT_01 => X"FAFAFAFAFAFAFAFAFAFBFAFAFAFBFAFB3BFAFBFBFBFBFBFB3BFBFB3BFAFB3BFB",
      INIT_02 => X"FAFAFBFB3B3B3BFB3BFBFBFB3B3B3B3B3B03033B3B3B3BFBFBFAFAFAFAFAFAFA",
      INIT_03 => X"FAFAFAFAFAFAFAFAFAFAFAFAFAFAF2F2FAF2FAFAFBFAFAFAFAFBFAFAFAFAFBFB",
      INIT_04 => X"3B03030303033BFBC3FBFB3B3B3B3B3B3B3B3B3BFBFB3B3B3B3B3BFBFAFAFAFB",
      INIT_05 => X"43044403044444434303030303030303030303033B3B3B030303030303030303",
      INIT_06 => X"0303030303030303030303030303030303030303030303030303030304044403",
      INIT_07 => X"0303430303040303030404034403030404030303030303030303030303030303",
      INIT_08 => X"D595958C8C4C4C4C4C44440403040403030303033B0303030303030403030304",
      INIT_09 => X"665E5E5E5E5E5E5E1E1D1D15D5D5D5D5D5D5D5D5D5D5D5D5D4D5D5D5D5D5D5D4",
      INIT_0A => X"1E1E1E5E5E1E261E661E1E1E5E1E1E665E5E5E5E5E66666666665E6666665E5E",
      INIT_0B => X"1E1E1E1E1E1E661E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E",
      INIT_0C => X"5E5E5E5E5E5E5E1E1E5E5E5E5E5E5E5E1E265E665E5E5E5E1E1E661E1E5E1E1E",
      INIT_0D => X"1E1E1E1D5E1D5E5E5E5E5E5E5E5E5E5E5E5E5D5E5E5E5E5E5E5E5E665E5E5E5E",
      INIT_0E => X"666666665E1E1E5E1E1E1E1E1E1E1E1E1E1E1E1E1D1E5E5E1E5E1E1E1D1D1E1D",
      INIT_0F => X"A7A7A66667666666666666A76666666666666666666666666666666666666666",
      INIT_10 => X"EFEFEFEFEFEFEFEFEFEFEFEFEFEFAFAFAFAFAFAFAFAFAFAFA7A7A7A7A7A7A6A7",
      INIT_11 => X"A6E62EE6A6A6A6A6A6A6A6A6A6AEAEEFEFEFEFEF2F2F2F2FEFEFEFEF2F2FEFEF",
      INIT_12 => X"6626266666666666666666666666A6A6A6E62E6F2EEEE6EEE66F6F2EA6A6A6A6",
      INIT_13 => X"EF676F6767676767676767676767676767676666666666666666666666666666",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"FAFAFAFAFAFAFAFBFAFAFBFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAF2FAFAF243",
      INIT_21 => X"FAFAFAFAFAFAFAFAFAFAFBFAFAFBFAFBFAFAFB3BFBFBFBFBFAFB3B3BFBFBFAFA",
      INIT_22 => X"FBFAFBFB3B3B3BFB3B03FB3B3B3B3B3B3B033B3B3B3BFA3BFAFBFAFAFAFAFAFA",
      INIT_23 => X"FAFAFBFAFAFAFAFAFAFAFAF2F2FAFAF2FAFAFAFAFAFAFAFAFAFBFAFBFBFBFAFA",
      INIT_24 => X"0303033B03033B3BFBFBFB3B3BFB3B3B3B3B3B3B3B3B3B3B3BFAFAFAFAFA3B3B",
      INIT_25 => X"030444430304434344030343030303030303033B033B3B3B030303033B033B3B",
      INIT_26 => X"0303030303030303030303030303030303030303030403030303030304030303",
      INIT_27 => X"0344034343444404040303040403030303030303030403030303030303030303",
      INIT_28 => X"94958C8C4C4C4C4C4C4C44040303040304040303030303030303030303030404",
      INIT_29 => X"665E5E5E5E5E5E5E5E1D1D151DD5D5D5D5D595D5D5D5D5D5D4D5D5D5D5D48C95",
      INIT_2A => X"1E1E1E1E1E1E261E1E5E1E1E1E5E5E5E5E5E5E5E6666665E6666666666666666",
      INIT_2B => X"1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E",
      INIT_2C => X"5E5E5E5E5E5E5E5E661E5E5E5E1E1E1E1E1E5E661E5E1E5E1E26261E1E661E1E",
      INIT_2D => X"1E5E1E1D1E1E1E5E5E5E1E5E5E5E5E5E5E5E5E5E5E5E5E5E5E5E5E5E5E5E5E5E",
      INIT_2E => X"261E1E1E5E5E1E1E1E261E1E1E1E1E1E1E1E1E1E5E1E1E1E5E1E1E1E1D1D1D1E",
      INIT_2F => X"A766A6666766A6666666A6666666666667666666666666666666666666666666",
      INIT_30 => X"EFEFEFEFEFEFEFEFEFEFEFEFEFAFAFAFAFA7AFAFAFA7AFA7A7AFA7A7A6A7A6A7",
      INIT_31 => X"6666665E66666666666666A7A7A7A7A7A7AFEFEFEFEFEFEFEFEFEFEFEFEFEFEF",
      INIT_32 => X"26262626262626666626261E66666666A6A6A6A6A6A6A6A6A6EE2F2EA666A6A6",
      INIT_33 => X"EF67676767676767676767676666666666676666666666666666666666662666",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"FAFBFAFAFAFAFAFBFAFAFAFAFAFAFAFAFAFAFAFAFAB2FAFAF2FAFAFAFAFAFA03",
      INIT_41 => X"FAF2FAFAFAF2FAFAFAFAFAFAFAFAFAFB3B3BFBFAFB3BFB3BFAFAFA3B3BFAFAFB",
      INIT_42 => X"FAFAFB3BFB3B3BFB3B3B3B3B3B3B3B3B033B3B3B033B3BFA3BFBFAFAFAFAFAFA",
      INIT_43 => X"FAFA3BFBFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFA3B3BFBFAFBFBFAFAFAFA",
      INIT_44 => X"3B033B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3BFB3BFAFA3B3BFBFAFAFA3BFA",
      INIT_45 => X"03444403434343034303030303030303033B033B033B3B3B0303033B3B3B3B3B",
      INIT_46 => X"030303030303030303030303FBC303030303C303030303034403030343430304",
      INIT_47 => X"4343434303430303030403030404040303030303030303030303030303030303",
      INIT_48 => X"958D8C8C4C4C4C4C4C4C44040304040303030303030303030303040303030303",
      INIT_49 => X"5E5E5E5E5E5E5E5E1D1515D5D5D5D5D595959595D5D5D5D5D4D5D58C8C8C8C95",
      INIT_4A => X"1E1E1E1E261E261E661E1E665E5E5E5E5E5E5E5E666666665E5E665E5E5E665E",
      INIT_4B => X"1E1E5E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E5E",
      INIT_4C => X"5E5E5E5E5E5E5E5E1E1E66661E5E1E1E26265E5E5E6626262626261E1E1E1E1E",
      INIT_4D => X"1D1E1D1D1D1D1E1D5E5E5E5E1E1D5E5E5E5E5E5E5E5E5E5E5E5E5E5E5E5E5E5E",
      INIT_4E => X"66661E1E665E1E1E1E261E1E1E1E1E1E1E1E1D1E1E1D1D1E1D1D1E1D1D1D1D1D",
      INIT_4F => X"A7A6A6A766666666A666A666666666666666666666666666666666665E1E2666",
      INIT_50 => X"EFEFEFEFEFEFEFEFEFEFEFEFEFAFAFAFA7A7A7A7A7A7A7A7A666A6A7A6A6A6A7",
      INIT_51 => X"A66666665E665E1E6666666666A7A7A7A7A7EFEFAFAFEFEFEFEFEFEFEFEFEFEF",
      INIT_52 => X"1E261E1E1E1E1E1E1E1E261E1E1E1E1E5E1E66666666666666666666665E66A6",
      INIT_53 => X"AF676767676766676766676766666666666666666666666666662626661E2626",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"434343434343434343434343430303034303030303030303033B3B434343438C",
      INIT_61 => X"4343434343434343434343430343434343444443434C44444444434443434343",
      INIT_62 => X"4303434444444344444444444444444444444444444444434343434343434343",
      INIT_63 => X"4343434343434343434343434303434343434343434343434343434443434343",
      INIT_64 => X"8C8C8C4C44444444434344448C44444444444444448C44434443444343434343",
      INIT_65 => X"8C8C8C8C8C8C8C8C8C8C8C8C8C8C4C8C4C4C4C4C4C4C44444C8C8C4C8C8C8C8C",
      INIT_66 => X"8C8C8C8C8C8C8C8C8C4C4C4C4C4C4C4C4C4C4C4C4C8C8C8C8C8C8C8C8C8C948C",
      INIT_67 => X"8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C",
      INIT_68 => X"D5D5D5D5D5D5D5D5D5948C8C8C4C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C",
      INIT_69 => X"A6A7A6A6A6A6A6A6A65E5E1E5E1D1D1E1D1DD51D1D1D151E1D151515151515D5",
      INIT_6A => X"A7A7A7A7A7A7A766A6A6A7A6A6A6A6A7A6A7A7A7A7A6A7A7A7A7A7A7A7A7A7A7",
      INIT_6B => X"A6A7A6A7A7A766666666666666666666666666666666666666A7A7A7A6A7A6A6",
      INIT_6C => X"A6A6A6A6A6A7A6A6A6A7A6A7A7A6A6A766A7A7A7A7A7A7A7A7A7A7A76666A766",
      INIT_6D => X"5E5EA6A6A6A6A6A6A666A6A6A6A6A6A6A6A6A6A6A6A7A7A6A6A7A6A6A7A6A7A7",
      INIT_6E => X"A7A7A7A7A7A7A6A76666A6666666A7666666A66666666666A6666666666666A6",
      INIT_6F => X"EFEFEFEFEFEFEFEFEFEFEFEFAFAFA7AFA7A7A7E7A7A7A7A7A7A7A7A7A7A7A7A7",
      INIT_70 => X"30303030303030EF2F30EFEFEFE8E8EFEFEFEFEFEFEFAFAFAFAFEFEFEFEFEFEF",
      INIT_71 => X"A6A6A7A7A7A7A7A7A7A7A7AFAFEFEFEFE8EFEFE8EFEF30303030303030303030",
      INIT_72 => X"A76666676666666666666666666666666666666666A6A6A6A6A6A6A7A666A6A7",
      INIT_73 => X"30AFAFAFAFAFAFAFAFAFAFAFAFAFAFAFA7AFAFA7A7A7A7A7AFA767A7A7A76666",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => dina(8),
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => doutb_array(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => doutb_array(8),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(99),
      ENBWREN => enb_array(99),
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => enb,
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__48\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00020000"
    )
        port map (
      I0 => addra(12),
      I1 => addra(13),
      I2 => addra(14),
      I3 => addra(15),
      I4 => \addra_12__s_net_1\,
      O => ena_array(99)
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__48\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00020000"
    )
        port map (
      I0 => addrb(12),
      I1 => addrb(13),
      I2 => addrb(14),
      I3 => addrb(15),
      I4 => \addrb_12__s_net_1\,
      O => enb_array(99)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vga_ram_blk_mem_gen_prim_wrapper_init__parameterized99\ is
  port (
    doutb_array : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC;
    enb_0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vga_ram_blk_mem_gen_prim_wrapper_init__parameterized99\ : entity is "blk_mem_gen_prim_wrapper_init";
end \vga_ram_blk_mem_gen_prim_wrapper_init__parameterized99\;

architecture STRUCTURE of \vga_ram_blk_mem_gen_prim_wrapper_init__parameterized99\ is
  signal ena_array : STD_LOGIC_VECTOR ( 100 to 100 );
  signal enb_array : STD_LOGIC_VECTOR ( 100 to 100 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "INDEPENDENT";
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_01 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_02 => X"00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_05 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_06 => X"00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_09 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_0A => X"00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_0D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_0E => X"00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_01 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_02 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_03 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_04 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_05 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_06 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_07 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_08 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_09 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_10 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_11 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_12 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_13 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_21 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_22 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_23 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_24 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_25 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_26 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_27 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_28 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_29 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_30 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_31 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_32 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_33 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_41 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_42 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_43 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_44 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_45 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_46 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_47 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_48 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_49 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_50 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_51 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_52 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_53 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_61 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_62 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_63 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_64 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_65 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_66 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_67 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_68 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_69 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_70 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_71 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_72 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_73 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => dina(8),
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => doutb_array(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => doutb_array(8),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(100),
      ENBWREN => enb_array(100),
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => enb,
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__65\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00020000"
    )
        port map (
      I0 => addra(13),
      I1 => addra(12),
      I2 => addra(14),
      I3 => addra(15),
      I4 => ena,
      O => ena_array(100)
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__65\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00020000"
    )
        port map (
      I0 => addrb(13),
      I1 => addrb(12),
      I2 => addrb(14),
      I3 => addrb(15),
      I4 => enb_0,
      O => enb_array(100)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity vga_ram_blk_mem_gen_prim_width is
  port (
    doutb_array : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC;
    enb_0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of vga_ram_blk_mem_gen_prim_width : entity is "blk_mem_gen_prim_width";
end vga_ram_blk_mem_gen_prim_width;

architecture STRUCTURE of vga_ram_blk_mem_gen_prim_width is
begin
\prim_init.ram\: entity work.vga_ram_blk_mem_gen_prim_wrapper_init
     port map (
      addra(15 downto 0) => addra(15 downto 0),
      addrb(15 downto 0) => addrb(15 downto 0),
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(8 downto 0),
      doutb_array(8 downto 0) => doutb_array(8 downto 0),
      ena => ena,
      enb => enb,
      enb_0 => enb_0,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vga_ram_blk_mem_gen_prim_width__parameterized0\ is
  port (
    doutb_array : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    \addra_12__s_port_\ : in STD_LOGIC;
    \addrb_12__s_port_\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vga_ram_blk_mem_gen_prim_width__parameterized0\ : entity is "blk_mem_gen_prim_width";
end \vga_ram_blk_mem_gen_prim_width__parameterized0\;

architecture STRUCTURE of \vga_ram_blk_mem_gen_prim_width__parameterized0\ is
  signal \addra_12__s_net_1\ : STD_LOGIC;
  signal \addrb_12__s_net_1\ : STD_LOGIC;
begin
  \addra_12__s_net_1\ <= \addra_12__s_port_\;
  \addrb_12__s_net_1\ <= \addrb_12__s_port_\;
\prim_init.ram\: entity work.\vga_ram_blk_mem_gen_prim_wrapper_init__parameterized0\
     port map (
      addra(15 downto 0) => addra(15 downto 0),
      \addra_12__s_port_\ => \addra_12__s_net_1\,
      addrb(15 downto 0) => addrb(15 downto 0),
      \addrb_12__s_port_\ => \addrb_12__s_net_1\,
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(8 downto 0),
      doutb_array(8 downto 0) => doutb_array(8 downto 0),
      enb => enb,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vga_ram_blk_mem_gen_prim_width__parameterized1\ is
  port (
    doutb_array : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC;
    enb_0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vga_ram_blk_mem_gen_prim_width__parameterized1\ : entity is "blk_mem_gen_prim_width";
end \vga_ram_blk_mem_gen_prim_width__parameterized1\;

architecture STRUCTURE of \vga_ram_blk_mem_gen_prim_width__parameterized1\ is
begin
\prim_init.ram\: entity work.\vga_ram_blk_mem_gen_prim_wrapper_init__parameterized1\
     port map (
      addra(15 downto 0) => addra(15 downto 0),
      addrb(15 downto 0) => addrb(15 downto 0),
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(8 downto 0),
      doutb_array(8 downto 0) => doutb_array(8 downto 0),
      ena => ena,
      enb => enb,
      enb_0 => enb_0,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vga_ram_blk_mem_gen_prim_width__parameterized10\ is
  port (
    doutb_array : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    \addra_12__s_port_\ : in STD_LOGIC;
    \addrb_12__s_port_\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vga_ram_blk_mem_gen_prim_width__parameterized10\ : entity is "blk_mem_gen_prim_width";
end \vga_ram_blk_mem_gen_prim_width__parameterized10\;

architecture STRUCTURE of \vga_ram_blk_mem_gen_prim_width__parameterized10\ is
  signal \addra_12__s_net_1\ : STD_LOGIC;
  signal \addrb_12__s_net_1\ : STD_LOGIC;
begin
  \addra_12__s_net_1\ <= \addra_12__s_port_\;
  \addrb_12__s_net_1\ <= \addrb_12__s_port_\;
\prim_init.ram\: entity work.\vga_ram_blk_mem_gen_prim_wrapper_init__parameterized10\
     port map (
      addra(15 downto 0) => addra(15 downto 0),
      \addra_12__s_port_\ => \addra_12__s_net_1\,
      addrb(15 downto 0) => addrb(15 downto 0),
      \addrb_12__s_port_\ => \addrb_12__s_net_1\,
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(8 downto 0),
      doutb_array(8 downto 0) => doutb_array(8 downto 0),
      enb => enb,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vga_ram_blk_mem_gen_prim_width__parameterized100\ is
  port (
    doutb_array : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    \addra_12__s_port_\ : in STD_LOGIC;
    \addrb_12__s_port_\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vga_ram_blk_mem_gen_prim_width__parameterized100\ : entity is "blk_mem_gen_prim_width";
end \vga_ram_blk_mem_gen_prim_width__parameterized100\;

architecture STRUCTURE of \vga_ram_blk_mem_gen_prim_width__parameterized100\ is
  signal \addra_12__s_net_1\ : STD_LOGIC;
  signal \addrb_12__s_net_1\ : STD_LOGIC;
begin
  \addra_12__s_net_1\ <= \addra_12__s_port_\;
  \addrb_12__s_net_1\ <= \addrb_12__s_port_\;
\prim_init.ram\: entity work.\vga_ram_blk_mem_gen_prim_wrapper_init__parameterized100\
     port map (
      addra(15 downto 0) => addra(15 downto 0),
      \addra_12__s_port_\ => \addra_12__s_net_1\,
      addrb(15 downto 0) => addrb(15 downto 0),
      \addrb_12__s_port_\ => \addrb_12__s_net_1\,
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(8 downto 0),
      doutb_array(8 downto 0) => doutb_array(8 downto 0),
      enb => enb,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vga_ram_blk_mem_gen_prim_width__parameterized101\ is
  port (
    doutb_array : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC;
    enb_0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vga_ram_blk_mem_gen_prim_width__parameterized101\ : entity is "blk_mem_gen_prim_width";
end \vga_ram_blk_mem_gen_prim_width__parameterized101\;

architecture STRUCTURE of \vga_ram_blk_mem_gen_prim_width__parameterized101\ is
begin
\prim_init.ram\: entity work.\vga_ram_blk_mem_gen_prim_wrapper_init__parameterized101\
     port map (
      addra(15 downto 0) => addra(15 downto 0),
      addrb(15 downto 0) => addrb(15 downto 0),
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(8 downto 0),
      doutb_array(8 downto 0) => doutb_array(8 downto 0),
      ena => ena,
      enb => enb,
      enb_0 => enb_0,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vga_ram_blk_mem_gen_prim_width__parameterized102\ is
  port (
    doutb_array : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    \addra_12__s_port_\ : in STD_LOGIC;
    \addrb_12__s_port_\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vga_ram_blk_mem_gen_prim_width__parameterized102\ : entity is "blk_mem_gen_prim_width";
end \vga_ram_blk_mem_gen_prim_width__parameterized102\;

architecture STRUCTURE of \vga_ram_blk_mem_gen_prim_width__parameterized102\ is
  signal \addra_12__s_net_1\ : STD_LOGIC;
  signal \addrb_12__s_net_1\ : STD_LOGIC;
begin
  \addra_12__s_net_1\ <= \addra_12__s_port_\;
  \addrb_12__s_net_1\ <= \addrb_12__s_port_\;
\prim_init.ram\: entity work.\vga_ram_blk_mem_gen_prim_wrapper_init__parameterized102\
     port map (
      addra(15 downto 0) => addra(15 downto 0),
      \addra_12__s_port_\ => \addra_12__s_net_1\,
      addrb(15 downto 0) => addrb(15 downto 0),
      \addrb_12__s_port_\ => \addrb_12__s_net_1\,
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(8 downto 0),
      doutb_array(8 downto 0) => doutb_array(8 downto 0),
      enb => enb,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vga_ram_blk_mem_gen_prim_width__parameterized103\ is
  port (
    doutb_array : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC;
    enb_0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vga_ram_blk_mem_gen_prim_width__parameterized103\ : entity is "blk_mem_gen_prim_width";
end \vga_ram_blk_mem_gen_prim_width__parameterized103\;

architecture STRUCTURE of \vga_ram_blk_mem_gen_prim_width__parameterized103\ is
begin
\prim_init.ram\: entity work.\vga_ram_blk_mem_gen_prim_wrapper_init__parameterized103\
     port map (
      addra(15 downto 0) => addra(15 downto 0),
      addrb(15 downto 0) => addrb(15 downto 0),
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(8 downto 0),
      doutb_array(8 downto 0) => doutb_array(8 downto 0),
      ena => ena,
      enb => enb,
      enb_0 => enb_0,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vga_ram_blk_mem_gen_prim_width__parameterized104\ is
  port (
    doutb_array : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    \addra_12__s_port_\ : in STD_LOGIC;
    \addrb_12__s_port_\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vga_ram_blk_mem_gen_prim_width__parameterized104\ : entity is "blk_mem_gen_prim_width";
end \vga_ram_blk_mem_gen_prim_width__parameterized104\;

architecture STRUCTURE of \vga_ram_blk_mem_gen_prim_width__parameterized104\ is
  signal \addra_12__s_net_1\ : STD_LOGIC;
  signal \addrb_12__s_net_1\ : STD_LOGIC;
begin
  \addra_12__s_net_1\ <= \addra_12__s_port_\;
  \addrb_12__s_net_1\ <= \addrb_12__s_port_\;
\prim_init.ram\: entity work.\vga_ram_blk_mem_gen_prim_wrapper_init__parameterized104\
     port map (
      addra(15 downto 0) => addra(15 downto 0),
      \addra_12__s_port_\ => \addra_12__s_net_1\,
      addrb(15 downto 0) => addrb(15 downto 0),
      \addrb_12__s_port_\ => \addrb_12__s_net_1\,
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(8 downto 0),
      doutb_array(8 downto 0) => doutb_array(8 downto 0),
      enb => enb,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vga_ram_blk_mem_gen_prim_width__parameterized105\ is
  port (
    doutb_array : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC;
    enb_0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vga_ram_blk_mem_gen_prim_width__parameterized105\ : entity is "blk_mem_gen_prim_width";
end \vga_ram_blk_mem_gen_prim_width__parameterized105\;

architecture STRUCTURE of \vga_ram_blk_mem_gen_prim_width__parameterized105\ is
begin
\prim_init.ram\: entity work.\vga_ram_blk_mem_gen_prim_wrapper_init__parameterized105\
     port map (
      addra(15 downto 0) => addra(15 downto 0),
      addrb(15 downto 0) => addrb(15 downto 0),
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(8 downto 0),
      doutb_array(8 downto 0) => doutb_array(8 downto 0),
      ena => ena,
      enb => enb,
      enb_0 => enb_0,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vga_ram_blk_mem_gen_prim_width__parameterized106\ is
  port (
    doutb_array : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    \addra_12__s_port_\ : in STD_LOGIC;
    \addrb_12__s_port_\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vga_ram_blk_mem_gen_prim_width__parameterized106\ : entity is "blk_mem_gen_prim_width";
end \vga_ram_blk_mem_gen_prim_width__parameterized106\;

architecture STRUCTURE of \vga_ram_blk_mem_gen_prim_width__parameterized106\ is
  signal \addra_12__s_net_1\ : STD_LOGIC;
  signal \addrb_12__s_net_1\ : STD_LOGIC;
begin
  \addra_12__s_net_1\ <= \addra_12__s_port_\;
  \addrb_12__s_net_1\ <= \addrb_12__s_port_\;
\prim_init.ram\: entity work.\vga_ram_blk_mem_gen_prim_wrapper_init__parameterized106\
     port map (
      addra(15 downto 0) => addra(15 downto 0),
      \addra_12__s_port_\ => \addra_12__s_net_1\,
      addrb(15 downto 0) => addrb(15 downto 0),
      \addrb_12__s_port_\ => \addrb_12__s_net_1\,
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(8 downto 0),
      doutb_array(8 downto 0) => doutb_array(8 downto 0),
      enb => enb,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vga_ram_blk_mem_gen_prim_width__parameterized107\ is
  port (
    doutb_array : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC;
    enb_0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vga_ram_blk_mem_gen_prim_width__parameterized107\ : entity is "blk_mem_gen_prim_width";
end \vga_ram_blk_mem_gen_prim_width__parameterized107\;

architecture STRUCTURE of \vga_ram_blk_mem_gen_prim_width__parameterized107\ is
begin
\prim_init.ram\: entity work.\vga_ram_blk_mem_gen_prim_wrapper_init__parameterized107\
     port map (
      addra(15 downto 0) => addra(15 downto 0),
      addrb(15 downto 0) => addrb(15 downto 0),
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(8 downto 0),
      doutb_array(8 downto 0) => doutb_array(8 downto 0),
      ena => ena,
      enb => enb,
      enb_0 => enb_0,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vga_ram_blk_mem_gen_prim_width__parameterized108\ is
  port (
    doutb_array : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    \addra_12__s_port_\ : in STD_LOGIC;
    \addrb_12__s_port_\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vga_ram_blk_mem_gen_prim_width__parameterized108\ : entity is "blk_mem_gen_prim_width";
end \vga_ram_blk_mem_gen_prim_width__parameterized108\;

architecture STRUCTURE of \vga_ram_blk_mem_gen_prim_width__parameterized108\ is
  signal \addra_12__s_net_1\ : STD_LOGIC;
  signal \addrb_12__s_net_1\ : STD_LOGIC;
begin
  \addra_12__s_net_1\ <= \addra_12__s_port_\;
  \addrb_12__s_net_1\ <= \addrb_12__s_port_\;
\prim_init.ram\: entity work.\vga_ram_blk_mem_gen_prim_wrapper_init__parameterized108\
     port map (
      addra(15 downto 0) => addra(15 downto 0),
      \addra_12__s_port_\ => \addra_12__s_net_1\,
      addrb(15 downto 0) => addrb(15 downto 0),
      \addrb_12__s_port_\ => \addrb_12__s_net_1\,
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(8 downto 0),
      doutb_array(8 downto 0) => doutb_array(8 downto 0),
      enb => enb,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vga_ram_blk_mem_gen_prim_width__parameterized109\ is
  port (
    doutb_array : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC;
    enb_0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vga_ram_blk_mem_gen_prim_width__parameterized109\ : entity is "blk_mem_gen_prim_width";
end \vga_ram_blk_mem_gen_prim_width__parameterized109\;

architecture STRUCTURE of \vga_ram_blk_mem_gen_prim_width__parameterized109\ is
begin
\prim_init.ram\: entity work.\vga_ram_blk_mem_gen_prim_wrapper_init__parameterized109\
     port map (
      addra(15 downto 0) => addra(15 downto 0),
      addrb(15 downto 0) => addrb(15 downto 0),
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(8 downto 0),
      doutb_array(8 downto 0) => doutb_array(8 downto 0),
      ena => ena,
      enb => enb,
      enb_0 => enb_0,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vga_ram_blk_mem_gen_prim_width__parameterized11\ is
  port (
    doutb_array : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC;
    enb_0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vga_ram_blk_mem_gen_prim_width__parameterized11\ : entity is "blk_mem_gen_prim_width";
end \vga_ram_blk_mem_gen_prim_width__parameterized11\;

architecture STRUCTURE of \vga_ram_blk_mem_gen_prim_width__parameterized11\ is
begin
\prim_init.ram\: entity work.\vga_ram_blk_mem_gen_prim_wrapper_init__parameterized11\
     port map (
      addra(15 downto 0) => addra(15 downto 0),
      addrb(15 downto 0) => addrb(15 downto 0),
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(8 downto 0),
      doutb_array(8 downto 0) => doutb_array(8 downto 0),
      ena => ena,
      enb => enb,
      enb_0 => enb_0,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vga_ram_blk_mem_gen_prim_width__parameterized110\ is
  port (
    doutb_array : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    \addra_12__s_port_\ : in STD_LOGIC;
    \addrb_12__s_port_\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vga_ram_blk_mem_gen_prim_width__parameterized110\ : entity is "blk_mem_gen_prim_width";
end \vga_ram_blk_mem_gen_prim_width__parameterized110\;

architecture STRUCTURE of \vga_ram_blk_mem_gen_prim_width__parameterized110\ is
  signal \addra_12__s_net_1\ : STD_LOGIC;
  signal \addrb_12__s_net_1\ : STD_LOGIC;
begin
  \addra_12__s_net_1\ <= \addra_12__s_port_\;
  \addrb_12__s_net_1\ <= \addrb_12__s_port_\;
\prim_init.ram\: entity work.\vga_ram_blk_mem_gen_prim_wrapper_init__parameterized110\
     port map (
      addra(15 downto 0) => addra(15 downto 0),
      \addra_12__s_port_\ => \addra_12__s_net_1\,
      addrb(15 downto 0) => addrb(15 downto 0),
      \addrb_12__s_port_\ => \addrb_12__s_net_1\,
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(8 downto 0),
      doutb_array(8 downto 0) => doutb_array(8 downto 0),
      enb => enb,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vga_ram_blk_mem_gen_prim_width__parameterized111\ is
  port (
    doutb_array : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC;
    enb_0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vga_ram_blk_mem_gen_prim_width__parameterized111\ : entity is "blk_mem_gen_prim_width";
end \vga_ram_blk_mem_gen_prim_width__parameterized111\;

architecture STRUCTURE of \vga_ram_blk_mem_gen_prim_width__parameterized111\ is
begin
\prim_init.ram\: entity work.\vga_ram_blk_mem_gen_prim_wrapper_init__parameterized111\
     port map (
      addra(15 downto 0) => addra(15 downto 0),
      addrb(15 downto 0) => addrb(15 downto 0),
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(8 downto 0),
      doutb_array(8 downto 0) => doutb_array(8 downto 0),
      ena => ena,
      enb => enb,
      enb_0 => enb_0,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vga_ram_blk_mem_gen_prim_width__parameterized112\ is
  port (
    doutb_array : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    \addra_12__s_port_\ : in STD_LOGIC;
    \addrb_12__s_port_\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vga_ram_blk_mem_gen_prim_width__parameterized112\ : entity is "blk_mem_gen_prim_width";
end \vga_ram_blk_mem_gen_prim_width__parameterized112\;

architecture STRUCTURE of \vga_ram_blk_mem_gen_prim_width__parameterized112\ is
  signal \addra_12__s_net_1\ : STD_LOGIC;
  signal \addrb_12__s_net_1\ : STD_LOGIC;
begin
  \addra_12__s_net_1\ <= \addra_12__s_port_\;
  \addrb_12__s_net_1\ <= \addrb_12__s_port_\;
\prim_init.ram\: entity work.\vga_ram_blk_mem_gen_prim_wrapper_init__parameterized112\
     port map (
      addra(15 downto 0) => addra(15 downto 0),
      \addra_12__s_port_\ => \addra_12__s_net_1\,
      addrb(15 downto 0) => addrb(15 downto 0),
      \addrb_12__s_port_\ => \addrb_12__s_net_1\,
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(8 downto 0),
      doutb_array(8 downto 0) => doutb_array(8 downto 0),
      enb => enb,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vga_ram_blk_mem_gen_prim_width__parameterized113\ is
  port (
    doutb_array : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC;
    enb_0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vga_ram_blk_mem_gen_prim_width__parameterized113\ : entity is "blk_mem_gen_prim_width";
end \vga_ram_blk_mem_gen_prim_width__parameterized113\;

architecture STRUCTURE of \vga_ram_blk_mem_gen_prim_width__parameterized113\ is
begin
\prim_init.ram\: entity work.\vga_ram_blk_mem_gen_prim_wrapper_init__parameterized113\
     port map (
      addra(15 downto 0) => addra(15 downto 0),
      addrb(15 downto 0) => addrb(15 downto 0),
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(8 downto 0),
      doutb_array(8 downto 0) => doutb_array(8 downto 0),
      ena => ena,
      enb => enb,
      enb_0 => enb_0,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vga_ram_blk_mem_gen_prim_width__parameterized114\ is
  port (
    doutb_array : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    \addra_12__s_port_\ : in STD_LOGIC;
    \addrb_12__s_port_\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vga_ram_blk_mem_gen_prim_width__parameterized114\ : entity is "blk_mem_gen_prim_width";
end \vga_ram_blk_mem_gen_prim_width__parameterized114\;

architecture STRUCTURE of \vga_ram_blk_mem_gen_prim_width__parameterized114\ is
  signal \addra_12__s_net_1\ : STD_LOGIC;
  signal \addrb_12__s_net_1\ : STD_LOGIC;
begin
  \addra_12__s_net_1\ <= \addra_12__s_port_\;
  \addrb_12__s_net_1\ <= \addrb_12__s_port_\;
\prim_init.ram\: entity work.\vga_ram_blk_mem_gen_prim_wrapper_init__parameterized114\
     port map (
      addra(15 downto 0) => addra(15 downto 0),
      \addra_12__s_port_\ => \addra_12__s_net_1\,
      addrb(15 downto 0) => addrb(15 downto 0),
      \addrb_12__s_port_\ => \addrb_12__s_net_1\,
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(8 downto 0),
      doutb_array(8 downto 0) => doutb_array(8 downto 0),
      enb => enb,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vga_ram_blk_mem_gen_prim_width__parameterized115\ is
  port (
    doutb_array : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC;
    enb_0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vga_ram_blk_mem_gen_prim_width__parameterized115\ : entity is "blk_mem_gen_prim_width";
end \vga_ram_blk_mem_gen_prim_width__parameterized115\;

architecture STRUCTURE of \vga_ram_blk_mem_gen_prim_width__parameterized115\ is
begin
\prim_init.ram\: entity work.\vga_ram_blk_mem_gen_prim_wrapper_init__parameterized115\
     port map (
      addra(15 downto 0) => addra(15 downto 0),
      addrb(15 downto 0) => addrb(15 downto 0),
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(8 downto 0),
      doutb_array(8 downto 0) => doutb_array(8 downto 0),
      ena => ena,
      enb => enb,
      enb_0 => enb_0,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vga_ram_blk_mem_gen_prim_width__parameterized116\ is
  port (
    doutb_array : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    \addra_12__s_port_\ : in STD_LOGIC;
    \addrb_12__s_port_\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vga_ram_blk_mem_gen_prim_width__parameterized116\ : entity is "blk_mem_gen_prim_width";
end \vga_ram_blk_mem_gen_prim_width__parameterized116\;

architecture STRUCTURE of \vga_ram_blk_mem_gen_prim_width__parameterized116\ is
  signal \addra_12__s_net_1\ : STD_LOGIC;
  signal \addrb_12__s_net_1\ : STD_LOGIC;
begin
  \addra_12__s_net_1\ <= \addra_12__s_port_\;
  \addrb_12__s_net_1\ <= \addrb_12__s_port_\;
\prim_init.ram\: entity work.\vga_ram_blk_mem_gen_prim_wrapper_init__parameterized116\
     port map (
      addra(15 downto 0) => addra(15 downto 0),
      \addra_12__s_port_\ => \addra_12__s_net_1\,
      addrb(15 downto 0) => addrb(15 downto 0),
      \addrb_12__s_port_\ => \addrb_12__s_net_1\,
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(8 downto 0),
      doutb_array(8 downto 0) => doutb_array(8 downto 0),
      enb => enb,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vga_ram_blk_mem_gen_prim_width__parameterized117\ is
  port (
    doutb_array : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC;
    enb_0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vga_ram_blk_mem_gen_prim_width__parameterized117\ : entity is "blk_mem_gen_prim_width";
end \vga_ram_blk_mem_gen_prim_width__parameterized117\;

architecture STRUCTURE of \vga_ram_blk_mem_gen_prim_width__parameterized117\ is
begin
\prim_init.ram\: entity work.\vga_ram_blk_mem_gen_prim_wrapper_init__parameterized117\
     port map (
      addra(15 downto 0) => addra(15 downto 0),
      addrb(15 downto 0) => addrb(15 downto 0),
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(8 downto 0),
      doutb_array(8 downto 0) => doutb_array(8 downto 0),
      ena => ena,
      enb => enb,
      enb_0 => enb_0,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vga_ram_blk_mem_gen_prim_width__parameterized118\ is
  port (
    doutb_array : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    \addra_12__s_port_\ : in STD_LOGIC;
    \addrb_12__s_port_\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vga_ram_blk_mem_gen_prim_width__parameterized118\ : entity is "blk_mem_gen_prim_width";
end \vga_ram_blk_mem_gen_prim_width__parameterized118\;

architecture STRUCTURE of \vga_ram_blk_mem_gen_prim_width__parameterized118\ is
  signal \addra_12__s_net_1\ : STD_LOGIC;
  signal \addrb_12__s_net_1\ : STD_LOGIC;
begin
  \addra_12__s_net_1\ <= \addra_12__s_port_\;
  \addrb_12__s_net_1\ <= \addrb_12__s_port_\;
\prim_init.ram\: entity work.\vga_ram_blk_mem_gen_prim_wrapper_init__parameterized118\
     port map (
      addra(15 downto 0) => addra(15 downto 0),
      \addra_12__s_port_\ => \addra_12__s_net_1\,
      addrb(15 downto 0) => addrb(15 downto 0),
      \addrb_12__s_port_\ => \addrb_12__s_net_1\,
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(8 downto 0),
      doutb_array(8 downto 0) => doutb_array(8 downto 0),
      enb => enb,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vga_ram_blk_mem_gen_prim_width__parameterized119\ is
  port (
    doutb_array : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC;
    enb_0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vga_ram_blk_mem_gen_prim_width__parameterized119\ : entity is "blk_mem_gen_prim_width";
end \vga_ram_blk_mem_gen_prim_width__parameterized119\;

architecture STRUCTURE of \vga_ram_blk_mem_gen_prim_width__parameterized119\ is
begin
\prim_init.ram\: entity work.\vga_ram_blk_mem_gen_prim_wrapper_init__parameterized119\
     port map (
      addra(15 downto 0) => addra(15 downto 0),
      addrb(15 downto 0) => addrb(15 downto 0),
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(8 downto 0),
      doutb_array(8 downto 0) => doutb_array(8 downto 0),
      ena => ena,
      enb => enb,
      enb_0 => enb_0,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vga_ram_blk_mem_gen_prim_width__parameterized12\ is
  port (
    doutb_array : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    \addra_12__s_port_\ : in STD_LOGIC;
    \addrb_12__s_port_\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vga_ram_blk_mem_gen_prim_width__parameterized12\ : entity is "blk_mem_gen_prim_width";
end \vga_ram_blk_mem_gen_prim_width__parameterized12\;

architecture STRUCTURE of \vga_ram_blk_mem_gen_prim_width__parameterized12\ is
  signal \addra_12__s_net_1\ : STD_LOGIC;
  signal \addrb_12__s_net_1\ : STD_LOGIC;
begin
  \addra_12__s_net_1\ <= \addra_12__s_port_\;
  \addrb_12__s_net_1\ <= \addrb_12__s_port_\;
\prim_init.ram\: entity work.\vga_ram_blk_mem_gen_prim_wrapper_init__parameterized12\
     port map (
      addra(15 downto 0) => addra(15 downto 0),
      \addra_12__s_port_\ => \addra_12__s_net_1\,
      addrb(15 downto 0) => addrb(15 downto 0),
      \addrb_12__s_port_\ => \addrb_12__s_net_1\,
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(8 downto 0),
      doutb_array(8 downto 0) => doutb_array(8 downto 0),
      enb => enb,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vga_ram_blk_mem_gen_prim_width__parameterized120\ is
  port (
    doutb_array : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    \addra_12__s_port_\ : in STD_LOGIC;
    \addrb_12__s_port_\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vga_ram_blk_mem_gen_prim_width__parameterized120\ : entity is "blk_mem_gen_prim_width";
end \vga_ram_blk_mem_gen_prim_width__parameterized120\;

architecture STRUCTURE of \vga_ram_blk_mem_gen_prim_width__parameterized120\ is
  signal \addra_12__s_net_1\ : STD_LOGIC;
  signal \addrb_12__s_net_1\ : STD_LOGIC;
begin
  \addra_12__s_net_1\ <= \addra_12__s_port_\;
  \addrb_12__s_net_1\ <= \addrb_12__s_port_\;
\prim_init.ram\: entity work.\vga_ram_blk_mem_gen_prim_wrapper_init__parameterized120\
     port map (
      addra(15 downto 0) => addra(15 downto 0),
      \addra_12__s_port_\ => \addra_12__s_net_1\,
      addrb(15 downto 0) => addrb(15 downto 0),
      \addrb_12__s_port_\ => \addrb_12__s_net_1\,
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(8 downto 0),
      doutb_array(8 downto 0) => doutb_array(8 downto 0),
      enb => enb,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vga_ram_blk_mem_gen_prim_width__parameterized121\ is
  port (
    doutb_array : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC;
    enb_0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vga_ram_blk_mem_gen_prim_width__parameterized121\ : entity is "blk_mem_gen_prim_width";
end \vga_ram_blk_mem_gen_prim_width__parameterized121\;

architecture STRUCTURE of \vga_ram_blk_mem_gen_prim_width__parameterized121\ is
begin
\prim_init.ram\: entity work.\vga_ram_blk_mem_gen_prim_wrapper_init__parameterized121\
     port map (
      addra(15 downto 0) => addra(15 downto 0),
      addrb(15 downto 0) => addrb(15 downto 0),
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(8 downto 0),
      doutb_array(8 downto 0) => doutb_array(8 downto 0),
      ena => ena,
      enb => enb,
      enb_0 => enb_0,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vga_ram_blk_mem_gen_prim_width__parameterized122\ is
  port (
    doutb_array : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    \addra_12__s_port_\ : in STD_LOGIC;
    \addrb_12__s_port_\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vga_ram_blk_mem_gen_prim_width__parameterized122\ : entity is "blk_mem_gen_prim_width";
end \vga_ram_blk_mem_gen_prim_width__parameterized122\;

architecture STRUCTURE of \vga_ram_blk_mem_gen_prim_width__parameterized122\ is
  signal \addra_12__s_net_1\ : STD_LOGIC;
  signal \addrb_12__s_net_1\ : STD_LOGIC;
begin
  \addra_12__s_net_1\ <= \addra_12__s_port_\;
  \addrb_12__s_net_1\ <= \addrb_12__s_port_\;
\prim_init.ram\: entity work.\vga_ram_blk_mem_gen_prim_wrapper_init__parameterized122\
     port map (
      addra(15 downto 0) => addra(15 downto 0),
      \addra_12__s_port_\ => \addra_12__s_net_1\,
      addrb(15 downto 0) => addrb(15 downto 0),
      \addrb_12__s_port_\ => \addrb_12__s_net_1\,
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(8 downto 0),
      doutb_array(8 downto 0) => doutb_array(8 downto 0),
      enb => enb,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vga_ram_blk_mem_gen_prim_width__parameterized123\ is
  port (
    doutb_array : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC;
    enb_0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vga_ram_blk_mem_gen_prim_width__parameterized123\ : entity is "blk_mem_gen_prim_width";
end \vga_ram_blk_mem_gen_prim_width__parameterized123\;

architecture STRUCTURE of \vga_ram_blk_mem_gen_prim_width__parameterized123\ is
begin
\prim_init.ram\: entity work.\vga_ram_blk_mem_gen_prim_wrapper_init__parameterized123\
     port map (
      addra(15 downto 0) => addra(15 downto 0),
      addrb(15 downto 0) => addrb(15 downto 0),
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(8 downto 0),
      doutb_array(8 downto 0) => doutb_array(8 downto 0),
      ena => ena,
      enb => enb,
      enb_0 => enb_0,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vga_ram_blk_mem_gen_prim_width__parameterized124\ is
  port (
    doutb_array : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    \addra_12__s_port_\ : in STD_LOGIC;
    \addrb_12__s_port_\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vga_ram_blk_mem_gen_prim_width__parameterized124\ : entity is "blk_mem_gen_prim_width";
end \vga_ram_blk_mem_gen_prim_width__parameterized124\;

architecture STRUCTURE of \vga_ram_blk_mem_gen_prim_width__parameterized124\ is
  signal \addra_12__s_net_1\ : STD_LOGIC;
  signal \addrb_12__s_net_1\ : STD_LOGIC;
begin
  \addra_12__s_net_1\ <= \addra_12__s_port_\;
  \addrb_12__s_net_1\ <= \addrb_12__s_port_\;
\prim_init.ram\: entity work.\vga_ram_blk_mem_gen_prim_wrapper_init__parameterized124\
     port map (
      addra(15 downto 0) => addra(15 downto 0),
      \addra_12__s_port_\ => \addra_12__s_net_1\,
      addrb(15 downto 0) => addrb(15 downto 0),
      \addrb_12__s_port_\ => \addrb_12__s_net_1\,
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(8 downto 0),
      doutb_array(8 downto 0) => doutb_array(8 downto 0),
      enb => enb,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vga_ram_blk_mem_gen_prim_width__parameterized125\ is
  port (
    doutb_array : out STD_LOGIC_VECTOR ( 8 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : out STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC;
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 18 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 18 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vga_ram_blk_mem_gen_prim_width__parameterized125\ : entity is "blk_mem_gen_prim_width";
end \vga_ram_blk_mem_gen_prim_width__parameterized125\;

architecture STRUCTURE of \vga_ram_blk_mem_gen_prim_width__parameterized125\ is
begin
\prim_init.ram\: entity work.\vga_ram_blk_mem_gen_prim_wrapper_init__parameterized125\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\,
      addra(18 downto 0) => addra(18 downto 0),
      addrb(18 downto 0) => addrb(18 downto 0),
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(8 downto 0),
      doutb_array(8 downto 0) => doutb_array(8 downto 0),
      ena => ena,
      enb => enb,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vga_ram_blk_mem_gen_prim_width__parameterized126\ is
  port (
    doutb_array : out STD_LOGIC_VECTOR ( 8 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : out STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC;
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 18 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 18 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vga_ram_blk_mem_gen_prim_width__parameterized126\ : entity is "blk_mem_gen_prim_width";
end \vga_ram_blk_mem_gen_prim_width__parameterized126\;

architecture STRUCTURE of \vga_ram_blk_mem_gen_prim_width__parameterized126\ is
begin
\prim_init.ram\: entity work.\vga_ram_blk_mem_gen_prim_wrapper_init__parameterized126\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\,
      addra(18 downto 0) => addra(18 downto 0),
      addrb(18 downto 0) => addrb(18 downto 0),
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(8 downto 0),
      doutb_array(8 downto 0) => doutb_array(8 downto 0),
      ena => ena,
      enb => enb,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vga_ram_blk_mem_gen_prim_width__parameterized13\ is
  port (
    doutb_array : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC;
    enb_0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vga_ram_blk_mem_gen_prim_width__parameterized13\ : entity is "blk_mem_gen_prim_width";
end \vga_ram_blk_mem_gen_prim_width__parameterized13\;

architecture STRUCTURE of \vga_ram_blk_mem_gen_prim_width__parameterized13\ is
begin
\prim_init.ram\: entity work.\vga_ram_blk_mem_gen_prim_wrapper_init__parameterized13\
     port map (
      addra(15 downto 0) => addra(15 downto 0),
      addrb(15 downto 0) => addrb(15 downto 0),
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(8 downto 0),
      doutb_array(8 downto 0) => doutb_array(8 downto 0),
      ena => ena,
      enb => enb,
      enb_0 => enb_0,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vga_ram_blk_mem_gen_prim_width__parameterized14\ is
  port (
    doutb_array : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    \addra_12__s_port_\ : in STD_LOGIC;
    \addrb_12__s_port_\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vga_ram_blk_mem_gen_prim_width__parameterized14\ : entity is "blk_mem_gen_prim_width";
end \vga_ram_blk_mem_gen_prim_width__parameterized14\;

architecture STRUCTURE of \vga_ram_blk_mem_gen_prim_width__parameterized14\ is
  signal \addra_12__s_net_1\ : STD_LOGIC;
  signal \addrb_12__s_net_1\ : STD_LOGIC;
begin
  \addra_12__s_net_1\ <= \addra_12__s_port_\;
  \addrb_12__s_net_1\ <= \addrb_12__s_port_\;
\prim_init.ram\: entity work.\vga_ram_blk_mem_gen_prim_wrapper_init__parameterized14\
     port map (
      addra(15 downto 0) => addra(15 downto 0),
      \addra_12__s_port_\ => \addra_12__s_net_1\,
      addrb(15 downto 0) => addrb(15 downto 0),
      \addrb_12__s_port_\ => \addrb_12__s_net_1\,
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(8 downto 0),
      doutb_array(8 downto 0) => doutb_array(8 downto 0),
      enb => enb,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vga_ram_blk_mem_gen_prim_width__parameterized15\ is
  port (
    doutb_array : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC;
    enb_0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vga_ram_blk_mem_gen_prim_width__parameterized15\ : entity is "blk_mem_gen_prim_width";
end \vga_ram_blk_mem_gen_prim_width__parameterized15\;

architecture STRUCTURE of \vga_ram_blk_mem_gen_prim_width__parameterized15\ is
begin
\prim_init.ram\: entity work.\vga_ram_blk_mem_gen_prim_wrapper_init__parameterized15\
     port map (
      addra(15 downto 0) => addra(15 downto 0),
      addrb(15 downto 0) => addrb(15 downto 0),
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(8 downto 0),
      doutb_array(8 downto 0) => doutb_array(8 downto 0),
      ena => ena,
      enb => enb,
      enb_0 => enb_0,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vga_ram_blk_mem_gen_prim_width__parameterized16\ is
  port (
    doutb_array : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    \addra_12__s_port_\ : in STD_LOGIC;
    \addrb_12__s_port_\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vga_ram_blk_mem_gen_prim_width__parameterized16\ : entity is "blk_mem_gen_prim_width";
end \vga_ram_blk_mem_gen_prim_width__parameterized16\;

architecture STRUCTURE of \vga_ram_blk_mem_gen_prim_width__parameterized16\ is
  signal \addra_12__s_net_1\ : STD_LOGIC;
  signal \addrb_12__s_net_1\ : STD_LOGIC;
begin
  \addra_12__s_net_1\ <= \addra_12__s_port_\;
  \addrb_12__s_net_1\ <= \addrb_12__s_port_\;
\prim_init.ram\: entity work.\vga_ram_blk_mem_gen_prim_wrapper_init__parameterized16\
     port map (
      addra(15 downto 0) => addra(15 downto 0),
      \addra_12__s_port_\ => \addra_12__s_net_1\,
      addrb(15 downto 0) => addrb(15 downto 0),
      \addrb_12__s_port_\ => \addrb_12__s_net_1\,
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(8 downto 0),
      doutb_array(8 downto 0) => doutb_array(8 downto 0),
      enb => enb,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vga_ram_blk_mem_gen_prim_width__parameterized17\ is
  port (
    doutb_array : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC;
    enb_0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vga_ram_blk_mem_gen_prim_width__parameterized17\ : entity is "blk_mem_gen_prim_width";
end \vga_ram_blk_mem_gen_prim_width__parameterized17\;

architecture STRUCTURE of \vga_ram_blk_mem_gen_prim_width__parameterized17\ is
begin
\prim_init.ram\: entity work.\vga_ram_blk_mem_gen_prim_wrapper_init__parameterized17\
     port map (
      addra(15 downto 0) => addra(15 downto 0),
      addrb(15 downto 0) => addrb(15 downto 0),
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(8 downto 0),
      doutb_array(8 downto 0) => doutb_array(8 downto 0),
      ena => ena,
      enb => enb,
      enb_0 => enb_0,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vga_ram_blk_mem_gen_prim_width__parameterized18\ is
  port (
    doutb_array : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    \addra_12__s_port_\ : in STD_LOGIC;
    \addrb_12__s_port_\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vga_ram_blk_mem_gen_prim_width__parameterized18\ : entity is "blk_mem_gen_prim_width";
end \vga_ram_blk_mem_gen_prim_width__parameterized18\;

architecture STRUCTURE of \vga_ram_blk_mem_gen_prim_width__parameterized18\ is
  signal \addra_12__s_net_1\ : STD_LOGIC;
  signal \addrb_12__s_net_1\ : STD_LOGIC;
begin
  \addra_12__s_net_1\ <= \addra_12__s_port_\;
  \addrb_12__s_net_1\ <= \addrb_12__s_port_\;
\prim_init.ram\: entity work.\vga_ram_blk_mem_gen_prim_wrapper_init__parameterized18\
     port map (
      addra(15 downto 0) => addra(15 downto 0),
      \addra_12__s_port_\ => \addra_12__s_net_1\,
      addrb(15 downto 0) => addrb(15 downto 0),
      \addrb_12__s_port_\ => \addrb_12__s_net_1\,
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(8 downto 0),
      doutb_array(8 downto 0) => doutb_array(8 downto 0),
      enb => enb,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vga_ram_blk_mem_gen_prim_width__parameterized19\ is
  port (
    doutb_array : out STD_LOGIC_VECTOR ( 8 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : out STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC;
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 18 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 18 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vga_ram_blk_mem_gen_prim_width__parameterized19\ : entity is "blk_mem_gen_prim_width";
end \vga_ram_blk_mem_gen_prim_width__parameterized19\;

architecture STRUCTURE of \vga_ram_blk_mem_gen_prim_width__parameterized19\ is
begin
\prim_init.ram\: entity work.\vga_ram_blk_mem_gen_prim_wrapper_init__parameterized19\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\,
      addra(18 downto 0) => addra(18 downto 0),
      addrb(18 downto 0) => addrb(18 downto 0),
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(8 downto 0),
      doutb_array(8 downto 0) => doutb_array(8 downto 0),
      ena => ena,
      enb => enb,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vga_ram_blk_mem_gen_prim_width__parameterized2\ is
  port (
    doutb_array : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    \addra_12__s_port_\ : in STD_LOGIC;
    \addrb_12__s_port_\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vga_ram_blk_mem_gen_prim_width__parameterized2\ : entity is "blk_mem_gen_prim_width";
end \vga_ram_blk_mem_gen_prim_width__parameterized2\;

architecture STRUCTURE of \vga_ram_blk_mem_gen_prim_width__parameterized2\ is
  signal \addra_12__s_net_1\ : STD_LOGIC;
  signal \addrb_12__s_net_1\ : STD_LOGIC;
begin
  \addra_12__s_net_1\ <= \addra_12__s_port_\;
  \addrb_12__s_net_1\ <= \addrb_12__s_port_\;
\prim_init.ram\: entity work.\vga_ram_blk_mem_gen_prim_wrapper_init__parameterized2\
     port map (
      addra(15 downto 0) => addra(15 downto 0),
      \addra_12__s_port_\ => \addra_12__s_net_1\,
      addrb(15 downto 0) => addrb(15 downto 0),
      \addrb_12__s_port_\ => \addrb_12__s_net_1\,
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(8 downto 0),
      doutb_array(8 downto 0) => doutb_array(8 downto 0),
      enb => enb,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vga_ram_blk_mem_gen_prim_width__parameterized20\ is
  port (
    doutb_array : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    \addra_12__s_port_\ : in STD_LOGIC;
    \addrb_12__s_port_\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vga_ram_blk_mem_gen_prim_width__parameterized20\ : entity is "blk_mem_gen_prim_width";
end \vga_ram_blk_mem_gen_prim_width__parameterized20\;

architecture STRUCTURE of \vga_ram_blk_mem_gen_prim_width__parameterized20\ is
  signal \addra_12__s_net_1\ : STD_LOGIC;
  signal \addrb_12__s_net_1\ : STD_LOGIC;
begin
  \addra_12__s_net_1\ <= \addra_12__s_port_\;
  \addrb_12__s_net_1\ <= \addrb_12__s_port_\;
\prim_init.ram\: entity work.\vga_ram_blk_mem_gen_prim_wrapper_init__parameterized20\
     port map (
      addra(15 downto 0) => addra(15 downto 0),
      \addra_12__s_port_\ => \addra_12__s_net_1\,
      addrb(15 downto 0) => addrb(15 downto 0),
      \addrb_12__s_port_\ => \addrb_12__s_net_1\,
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(8 downto 0),
      doutb_array(8 downto 0) => doutb_array(8 downto 0),
      enb => enb,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vga_ram_blk_mem_gen_prim_width__parameterized21\ is
  port (
    doutb_array : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC;
    enb_0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vga_ram_blk_mem_gen_prim_width__parameterized21\ : entity is "blk_mem_gen_prim_width";
end \vga_ram_blk_mem_gen_prim_width__parameterized21\;

architecture STRUCTURE of \vga_ram_blk_mem_gen_prim_width__parameterized21\ is
begin
\prim_init.ram\: entity work.\vga_ram_blk_mem_gen_prim_wrapper_init__parameterized21\
     port map (
      addra(15 downto 0) => addra(15 downto 0),
      addrb(15 downto 0) => addrb(15 downto 0),
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(8 downto 0),
      doutb_array(8 downto 0) => doutb_array(8 downto 0),
      ena => ena,
      enb => enb,
      enb_0 => enb_0,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vga_ram_blk_mem_gen_prim_width__parameterized22\ is
  port (
    doutb_array : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    \addra_12__s_port_\ : in STD_LOGIC;
    \addrb_12__s_port_\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vga_ram_blk_mem_gen_prim_width__parameterized22\ : entity is "blk_mem_gen_prim_width";
end \vga_ram_blk_mem_gen_prim_width__parameterized22\;

architecture STRUCTURE of \vga_ram_blk_mem_gen_prim_width__parameterized22\ is
  signal \addra_12__s_net_1\ : STD_LOGIC;
  signal \addrb_12__s_net_1\ : STD_LOGIC;
begin
  \addra_12__s_net_1\ <= \addra_12__s_port_\;
  \addrb_12__s_net_1\ <= \addrb_12__s_port_\;
\prim_init.ram\: entity work.\vga_ram_blk_mem_gen_prim_wrapper_init__parameterized22\
     port map (
      addra(15 downto 0) => addra(15 downto 0),
      \addra_12__s_port_\ => \addra_12__s_net_1\,
      addrb(15 downto 0) => addrb(15 downto 0),
      \addrb_12__s_port_\ => \addrb_12__s_net_1\,
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(8 downto 0),
      doutb_array(8 downto 0) => doutb_array(8 downto 0),
      enb => enb,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vga_ram_blk_mem_gen_prim_width__parameterized23\ is
  port (
    doutb_array : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC;
    enb_0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vga_ram_blk_mem_gen_prim_width__parameterized23\ : entity is "blk_mem_gen_prim_width";
end \vga_ram_blk_mem_gen_prim_width__parameterized23\;

architecture STRUCTURE of \vga_ram_blk_mem_gen_prim_width__parameterized23\ is
begin
\prim_init.ram\: entity work.\vga_ram_blk_mem_gen_prim_wrapper_init__parameterized23\
     port map (
      addra(15 downto 0) => addra(15 downto 0),
      addrb(15 downto 0) => addrb(15 downto 0),
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(8 downto 0),
      doutb_array(8 downto 0) => doutb_array(8 downto 0),
      ena => ena,
      enb => enb,
      enb_0 => enb_0,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vga_ram_blk_mem_gen_prim_width__parameterized24\ is
  port (
    doutb_array : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    \addra_12__s_port_\ : in STD_LOGIC;
    \addrb_12__s_port_\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vga_ram_blk_mem_gen_prim_width__parameterized24\ : entity is "blk_mem_gen_prim_width";
end \vga_ram_blk_mem_gen_prim_width__parameterized24\;

architecture STRUCTURE of \vga_ram_blk_mem_gen_prim_width__parameterized24\ is
  signal \addra_12__s_net_1\ : STD_LOGIC;
  signal \addrb_12__s_net_1\ : STD_LOGIC;
begin
  \addra_12__s_net_1\ <= \addra_12__s_port_\;
  \addrb_12__s_net_1\ <= \addrb_12__s_port_\;
\prim_init.ram\: entity work.\vga_ram_blk_mem_gen_prim_wrapper_init__parameterized24\
     port map (
      addra(15 downto 0) => addra(15 downto 0),
      \addra_12__s_port_\ => \addra_12__s_net_1\,
      addrb(15 downto 0) => addrb(15 downto 0),
      \addrb_12__s_port_\ => \addrb_12__s_net_1\,
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(8 downto 0),
      doutb_array(8 downto 0) => doutb_array(8 downto 0),
      enb => enb,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vga_ram_blk_mem_gen_prim_width__parameterized25\ is
  port (
    doutb_array : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC;
    enb_0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vga_ram_blk_mem_gen_prim_width__parameterized25\ : entity is "blk_mem_gen_prim_width";
end \vga_ram_blk_mem_gen_prim_width__parameterized25\;

architecture STRUCTURE of \vga_ram_blk_mem_gen_prim_width__parameterized25\ is
begin
\prim_init.ram\: entity work.\vga_ram_blk_mem_gen_prim_wrapper_init__parameterized25\
     port map (
      addra(15 downto 0) => addra(15 downto 0),
      addrb(15 downto 0) => addrb(15 downto 0),
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(8 downto 0),
      doutb_array(8 downto 0) => doutb_array(8 downto 0),
      ena => ena,
      enb => enb,
      enb_0 => enb_0,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vga_ram_blk_mem_gen_prim_width__parameterized26\ is
  port (
    doutb_array : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    \addra_12__s_port_\ : in STD_LOGIC;
    \addrb_12__s_port_\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vga_ram_blk_mem_gen_prim_width__parameterized26\ : entity is "blk_mem_gen_prim_width";
end \vga_ram_blk_mem_gen_prim_width__parameterized26\;

architecture STRUCTURE of \vga_ram_blk_mem_gen_prim_width__parameterized26\ is
  signal \addra_12__s_net_1\ : STD_LOGIC;
  signal \addrb_12__s_net_1\ : STD_LOGIC;
begin
  \addra_12__s_net_1\ <= \addra_12__s_port_\;
  \addrb_12__s_net_1\ <= \addrb_12__s_port_\;
\prim_init.ram\: entity work.\vga_ram_blk_mem_gen_prim_wrapper_init__parameterized26\
     port map (
      addra(15 downto 0) => addra(15 downto 0),
      \addra_12__s_port_\ => \addra_12__s_net_1\,
      addrb(15 downto 0) => addrb(15 downto 0),
      \addrb_12__s_port_\ => \addrb_12__s_net_1\,
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(8 downto 0),
      doutb_array(8 downto 0) => doutb_array(8 downto 0),
      enb => enb,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vga_ram_blk_mem_gen_prim_width__parameterized27\ is
  port (
    doutb_array : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC;
    enb_0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vga_ram_blk_mem_gen_prim_width__parameterized27\ : entity is "blk_mem_gen_prim_width";
end \vga_ram_blk_mem_gen_prim_width__parameterized27\;

architecture STRUCTURE of \vga_ram_blk_mem_gen_prim_width__parameterized27\ is
begin
\prim_init.ram\: entity work.\vga_ram_blk_mem_gen_prim_wrapper_init__parameterized27\
     port map (
      addra(15 downto 0) => addra(15 downto 0),
      addrb(15 downto 0) => addrb(15 downto 0),
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(8 downto 0),
      doutb_array(8 downto 0) => doutb_array(8 downto 0),
      ena => ena,
      enb => enb,
      enb_0 => enb_0,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vga_ram_blk_mem_gen_prim_width__parameterized28\ is
  port (
    doutb_array : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    \addra_12__s_port_\ : in STD_LOGIC;
    \addrb_12__s_port_\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vga_ram_blk_mem_gen_prim_width__parameterized28\ : entity is "blk_mem_gen_prim_width";
end \vga_ram_blk_mem_gen_prim_width__parameterized28\;

architecture STRUCTURE of \vga_ram_blk_mem_gen_prim_width__parameterized28\ is
  signal \addra_12__s_net_1\ : STD_LOGIC;
  signal \addrb_12__s_net_1\ : STD_LOGIC;
begin
  \addra_12__s_net_1\ <= \addra_12__s_port_\;
  \addrb_12__s_net_1\ <= \addrb_12__s_port_\;
\prim_init.ram\: entity work.\vga_ram_blk_mem_gen_prim_wrapper_init__parameterized28\
     port map (
      addra(15 downto 0) => addra(15 downto 0),
      \addra_12__s_port_\ => \addra_12__s_net_1\,
      addrb(15 downto 0) => addrb(15 downto 0),
      \addrb_12__s_port_\ => \addrb_12__s_net_1\,
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(8 downto 0),
      doutb_array(8 downto 0) => doutb_array(8 downto 0),
      enb => enb,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vga_ram_blk_mem_gen_prim_width__parameterized29\ is
  port (
    doutb_array : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC;
    enb_0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vga_ram_blk_mem_gen_prim_width__parameterized29\ : entity is "blk_mem_gen_prim_width";
end \vga_ram_blk_mem_gen_prim_width__parameterized29\;

architecture STRUCTURE of \vga_ram_blk_mem_gen_prim_width__parameterized29\ is
begin
\prim_init.ram\: entity work.\vga_ram_blk_mem_gen_prim_wrapper_init__parameterized29\
     port map (
      addra(15 downto 0) => addra(15 downto 0),
      addrb(15 downto 0) => addrb(15 downto 0),
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(8 downto 0),
      doutb_array(8 downto 0) => doutb_array(8 downto 0),
      ena => ena,
      enb => enb,
      enb_0 => enb_0,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vga_ram_blk_mem_gen_prim_width__parameterized3\ is
  port (
    doutb_array : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC;
    enb_0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vga_ram_blk_mem_gen_prim_width__parameterized3\ : entity is "blk_mem_gen_prim_width";
end \vga_ram_blk_mem_gen_prim_width__parameterized3\;

architecture STRUCTURE of \vga_ram_blk_mem_gen_prim_width__parameterized3\ is
begin
\prim_init.ram\: entity work.\vga_ram_blk_mem_gen_prim_wrapper_init__parameterized3\
     port map (
      addra(15 downto 0) => addra(15 downto 0),
      addrb(15 downto 0) => addrb(15 downto 0),
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(8 downto 0),
      doutb_array(8 downto 0) => doutb_array(8 downto 0),
      ena => ena,
      enb => enb,
      enb_0 => enb_0,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vga_ram_blk_mem_gen_prim_width__parameterized30\ is
  port (
    doutb_array : out STD_LOGIC_VECTOR ( 8 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : out STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC;
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 18 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 18 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vga_ram_blk_mem_gen_prim_width__parameterized30\ : entity is "blk_mem_gen_prim_width";
end \vga_ram_blk_mem_gen_prim_width__parameterized30\;

architecture STRUCTURE of \vga_ram_blk_mem_gen_prim_width__parameterized30\ is
begin
\prim_init.ram\: entity work.\vga_ram_blk_mem_gen_prim_wrapper_init__parameterized30\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\,
      addra(18 downto 0) => addra(18 downto 0),
      addrb(18 downto 0) => addrb(18 downto 0),
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(8 downto 0),
      doutb_array(8 downto 0) => doutb_array(8 downto 0),
      ena => ena,
      enb => enb,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vga_ram_blk_mem_gen_prim_width__parameterized31\ is
  port (
    doutb_array : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC;
    enb_0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vga_ram_blk_mem_gen_prim_width__parameterized31\ : entity is "blk_mem_gen_prim_width";
end \vga_ram_blk_mem_gen_prim_width__parameterized31\;

architecture STRUCTURE of \vga_ram_blk_mem_gen_prim_width__parameterized31\ is
begin
\prim_init.ram\: entity work.\vga_ram_blk_mem_gen_prim_wrapper_init__parameterized31\
     port map (
      addra(15 downto 0) => addra(15 downto 0),
      addrb(15 downto 0) => addrb(15 downto 0),
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(8 downto 0),
      doutb_array(8 downto 0) => doutb_array(8 downto 0),
      ena => ena,
      enb => enb,
      enb_0 => enb_0,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vga_ram_blk_mem_gen_prim_width__parameterized32\ is
  port (
    doutb_array : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    \addra_12__s_port_\ : in STD_LOGIC;
    \addrb_12__s_port_\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vga_ram_blk_mem_gen_prim_width__parameterized32\ : entity is "blk_mem_gen_prim_width";
end \vga_ram_blk_mem_gen_prim_width__parameterized32\;

architecture STRUCTURE of \vga_ram_blk_mem_gen_prim_width__parameterized32\ is
  signal \addra_12__s_net_1\ : STD_LOGIC;
  signal \addrb_12__s_net_1\ : STD_LOGIC;
begin
  \addra_12__s_net_1\ <= \addra_12__s_port_\;
  \addrb_12__s_net_1\ <= \addrb_12__s_port_\;
\prim_init.ram\: entity work.\vga_ram_blk_mem_gen_prim_wrapper_init__parameterized32\
     port map (
      addra(15 downto 0) => addra(15 downto 0),
      \addra_12__s_port_\ => \addra_12__s_net_1\,
      addrb(15 downto 0) => addrb(15 downto 0),
      \addrb_12__s_port_\ => \addrb_12__s_net_1\,
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(8 downto 0),
      doutb_array(8 downto 0) => doutb_array(8 downto 0),
      enb => enb,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vga_ram_blk_mem_gen_prim_width__parameterized33\ is
  port (
    doutb_array : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC;
    enb_0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vga_ram_blk_mem_gen_prim_width__parameterized33\ : entity is "blk_mem_gen_prim_width";
end \vga_ram_blk_mem_gen_prim_width__parameterized33\;

architecture STRUCTURE of \vga_ram_blk_mem_gen_prim_width__parameterized33\ is
begin
\prim_init.ram\: entity work.\vga_ram_blk_mem_gen_prim_wrapper_init__parameterized33\
     port map (
      addra(15 downto 0) => addra(15 downto 0),
      addrb(15 downto 0) => addrb(15 downto 0),
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(8 downto 0),
      doutb_array(8 downto 0) => doutb_array(8 downto 0),
      ena => ena,
      enb => enb,
      enb_0 => enb_0,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vga_ram_blk_mem_gen_prim_width__parameterized34\ is
  port (
    doutb_array : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    \addra_12__s_port_\ : in STD_LOGIC;
    \addrb_12__s_port_\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vga_ram_blk_mem_gen_prim_width__parameterized34\ : entity is "blk_mem_gen_prim_width";
end \vga_ram_blk_mem_gen_prim_width__parameterized34\;

architecture STRUCTURE of \vga_ram_blk_mem_gen_prim_width__parameterized34\ is
  signal \addra_12__s_net_1\ : STD_LOGIC;
  signal \addrb_12__s_net_1\ : STD_LOGIC;
begin
  \addra_12__s_net_1\ <= \addra_12__s_port_\;
  \addrb_12__s_net_1\ <= \addrb_12__s_port_\;
\prim_init.ram\: entity work.\vga_ram_blk_mem_gen_prim_wrapper_init__parameterized34\
     port map (
      addra(15 downto 0) => addra(15 downto 0),
      \addra_12__s_port_\ => \addra_12__s_net_1\,
      addrb(15 downto 0) => addrb(15 downto 0),
      \addrb_12__s_port_\ => \addrb_12__s_net_1\,
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(8 downto 0),
      doutb_array(8 downto 0) => doutb_array(8 downto 0),
      enb => enb,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vga_ram_blk_mem_gen_prim_width__parameterized35\ is
  port (
    doutb_array : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC;
    enb_0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vga_ram_blk_mem_gen_prim_width__parameterized35\ : entity is "blk_mem_gen_prim_width";
end \vga_ram_blk_mem_gen_prim_width__parameterized35\;

architecture STRUCTURE of \vga_ram_blk_mem_gen_prim_width__parameterized35\ is
begin
\prim_init.ram\: entity work.\vga_ram_blk_mem_gen_prim_wrapper_init__parameterized35\
     port map (
      addra(15 downto 0) => addra(15 downto 0),
      addrb(15 downto 0) => addrb(15 downto 0),
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(8 downto 0),
      doutb_array(8 downto 0) => doutb_array(8 downto 0),
      ena => ena,
      enb => enb,
      enb_0 => enb_0,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vga_ram_blk_mem_gen_prim_width__parameterized36\ is
  port (
    doutb_array : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    \addra_12__s_port_\ : in STD_LOGIC;
    \addrb_12__s_port_\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vga_ram_blk_mem_gen_prim_width__parameterized36\ : entity is "blk_mem_gen_prim_width";
end \vga_ram_blk_mem_gen_prim_width__parameterized36\;

architecture STRUCTURE of \vga_ram_blk_mem_gen_prim_width__parameterized36\ is
  signal \addra_12__s_net_1\ : STD_LOGIC;
  signal \addrb_12__s_net_1\ : STD_LOGIC;
begin
  \addra_12__s_net_1\ <= \addra_12__s_port_\;
  \addrb_12__s_net_1\ <= \addrb_12__s_port_\;
\prim_init.ram\: entity work.\vga_ram_blk_mem_gen_prim_wrapper_init__parameterized36\
     port map (
      addra(15 downto 0) => addra(15 downto 0),
      \addra_12__s_port_\ => \addra_12__s_net_1\,
      addrb(15 downto 0) => addrb(15 downto 0),
      \addrb_12__s_port_\ => \addrb_12__s_net_1\,
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(8 downto 0),
      doutb_array(8 downto 0) => doutb_array(8 downto 0),
      enb => enb,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vga_ram_blk_mem_gen_prim_width__parameterized37\ is
  port (
    doutb_array : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC;
    enb_0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vga_ram_blk_mem_gen_prim_width__parameterized37\ : entity is "blk_mem_gen_prim_width";
end \vga_ram_blk_mem_gen_prim_width__parameterized37\;

architecture STRUCTURE of \vga_ram_blk_mem_gen_prim_width__parameterized37\ is
begin
\prim_init.ram\: entity work.\vga_ram_blk_mem_gen_prim_wrapper_init__parameterized37\
     port map (
      addra(15 downto 0) => addra(15 downto 0),
      addrb(15 downto 0) => addrb(15 downto 0),
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(8 downto 0),
      doutb_array(8 downto 0) => doutb_array(8 downto 0),
      ena => ena,
      enb => enb,
      enb_0 => enb_0,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vga_ram_blk_mem_gen_prim_width__parameterized38\ is
  port (
    doutb_array : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    \addra_12__s_port_\ : in STD_LOGIC;
    \addrb_12__s_port_\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vga_ram_blk_mem_gen_prim_width__parameterized38\ : entity is "blk_mem_gen_prim_width";
end \vga_ram_blk_mem_gen_prim_width__parameterized38\;

architecture STRUCTURE of \vga_ram_blk_mem_gen_prim_width__parameterized38\ is
  signal \addra_12__s_net_1\ : STD_LOGIC;
  signal \addrb_12__s_net_1\ : STD_LOGIC;
begin
  \addra_12__s_net_1\ <= \addra_12__s_port_\;
  \addrb_12__s_net_1\ <= \addrb_12__s_port_\;
\prim_init.ram\: entity work.\vga_ram_blk_mem_gen_prim_wrapper_init__parameterized38\
     port map (
      addra(15 downto 0) => addra(15 downto 0),
      \addra_12__s_port_\ => \addra_12__s_net_1\,
      addrb(15 downto 0) => addrb(15 downto 0),
      \addrb_12__s_port_\ => \addrb_12__s_net_1\,
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(8 downto 0),
      doutb_array(8 downto 0) => doutb_array(8 downto 0),
      enb => enb,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vga_ram_blk_mem_gen_prim_width__parameterized39\ is
  port (
    doutb_array : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC;
    enb_0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vga_ram_blk_mem_gen_prim_width__parameterized39\ : entity is "blk_mem_gen_prim_width";
end \vga_ram_blk_mem_gen_prim_width__parameterized39\;

architecture STRUCTURE of \vga_ram_blk_mem_gen_prim_width__parameterized39\ is
begin
\prim_init.ram\: entity work.\vga_ram_blk_mem_gen_prim_wrapper_init__parameterized39\
     port map (
      addra(15 downto 0) => addra(15 downto 0),
      addrb(15 downto 0) => addrb(15 downto 0),
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(8 downto 0),
      doutb_array(8 downto 0) => doutb_array(8 downto 0),
      ena => ena,
      enb => enb,
      enb_0 => enb_0,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vga_ram_blk_mem_gen_prim_width__parameterized4\ is
  port (
    doutb_array : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    \addra_12__s_port_\ : in STD_LOGIC;
    \addrb_12__s_port_\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vga_ram_blk_mem_gen_prim_width__parameterized4\ : entity is "blk_mem_gen_prim_width";
end \vga_ram_blk_mem_gen_prim_width__parameterized4\;

architecture STRUCTURE of \vga_ram_blk_mem_gen_prim_width__parameterized4\ is
  signal \addra_12__s_net_1\ : STD_LOGIC;
  signal \addrb_12__s_net_1\ : STD_LOGIC;
begin
  \addra_12__s_net_1\ <= \addra_12__s_port_\;
  \addrb_12__s_net_1\ <= \addrb_12__s_port_\;
\prim_init.ram\: entity work.\vga_ram_blk_mem_gen_prim_wrapper_init__parameterized4\
     port map (
      addra(15 downto 0) => addra(15 downto 0),
      \addra_12__s_port_\ => \addra_12__s_net_1\,
      addrb(15 downto 0) => addrb(15 downto 0),
      \addrb_12__s_port_\ => \addrb_12__s_net_1\,
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(8 downto 0),
      doutb_array(8 downto 0) => doutb_array(8 downto 0),
      enb => enb,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vga_ram_blk_mem_gen_prim_width__parameterized40\ is
  port (
    doutb_array : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    \addra_12__s_port_\ : in STD_LOGIC;
    \addrb_12__s_port_\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vga_ram_blk_mem_gen_prim_width__parameterized40\ : entity is "blk_mem_gen_prim_width";
end \vga_ram_blk_mem_gen_prim_width__parameterized40\;

architecture STRUCTURE of \vga_ram_blk_mem_gen_prim_width__parameterized40\ is
  signal \addra_12__s_net_1\ : STD_LOGIC;
  signal \addrb_12__s_net_1\ : STD_LOGIC;
begin
  \addra_12__s_net_1\ <= \addra_12__s_port_\;
  \addrb_12__s_net_1\ <= \addrb_12__s_port_\;
\prim_init.ram\: entity work.\vga_ram_blk_mem_gen_prim_wrapper_init__parameterized40\
     port map (
      addra(15 downto 0) => addra(15 downto 0),
      \addra_12__s_port_\ => \addra_12__s_net_1\,
      addrb(15 downto 0) => addrb(15 downto 0),
      \addrb_12__s_port_\ => \addrb_12__s_net_1\,
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(8 downto 0),
      doutb_array(8 downto 0) => doutb_array(8 downto 0),
      enb => enb,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vga_ram_blk_mem_gen_prim_width__parameterized41\ is
  port (
    doutb_array : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC;
    enb_0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vga_ram_blk_mem_gen_prim_width__parameterized41\ : entity is "blk_mem_gen_prim_width";
end \vga_ram_blk_mem_gen_prim_width__parameterized41\;

architecture STRUCTURE of \vga_ram_blk_mem_gen_prim_width__parameterized41\ is
begin
\prim_init.ram\: entity work.\vga_ram_blk_mem_gen_prim_wrapper_init__parameterized41\
     port map (
      addra(15 downto 0) => addra(15 downto 0),
      addrb(15 downto 0) => addrb(15 downto 0),
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(8 downto 0),
      doutb_array(8 downto 0) => doutb_array(8 downto 0),
      ena => ena,
      enb => enb,
      enb_0 => enb_0,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vga_ram_blk_mem_gen_prim_width__parameterized42\ is
  port (
    doutb_array : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    \addra_12__s_port_\ : in STD_LOGIC;
    \addrb_12__s_port_\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vga_ram_blk_mem_gen_prim_width__parameterized42\ : entity is "blk_mem_gen_prim_width";
end \vga_ram_blk_mem_gen_prim_width__parameterized42\;

architecture STRUCTURE of \vga_ram_blk_mem_gen_prim_width__parameterized42\ is
  signal \addra_12__s_net_1\ : STD_LOGIC;
  signal \addrb_12__s_net_1\ : STD_LOGIC;
begin
  \addra_12__s_net_1\ <= \addra_12__s_port_\;
  \addrb_12__s_net_1\ <= \addrb_12__s_port_\;
\prim_init.ram\: entity work.\vga_ram_blk_mem_gen_prim_wrapper_init__parameterized42\
     port map (
      addra(15 downto 0) => addra(15 downto 0),
      \addra_12__s_port_\ => \addra_12__s_net_1\,
      addrb(15 downto 0) => addrb(15 downto 0),
      \addrb_12__s_port_\ => \addrb_12__s_net_1\,
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(8 downto 0),
      doutb_array(8 downto 0) => doutb_array(8 downto 0),
      enb => enb,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vga_ram_blk_mem_gen_prim_width__parameterized43\ is
  port (
    doutb_array : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC;
    enb_0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vga_ram_blk_mem_gen_prim_width__parameterized43\ : entity is "blk_mem_gen_prim_width";
end \vga_ram_blk_mem_gen_prim_width__parameterized43\;

architecture STRUCTURE of \vga_ram_blk_mem_gen_prim_width__parameterized43\ is
begin
\prim_init.ram\: entity work.\vga_ram_blk_mem_gen_prim_wrapper_init__parameterized43\
     port map (
      addra(15 downto 0) => addra(15 downto 0),
      addrb(15 downto 0) => addrb(15 downto 0),
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(8 downto 0),
      doutb_array(8 downto 0) => doutb_array(8 downto 0),
      ena => ena,
      enb => enb,
      enb_0 => enb_0,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vga_ram_blk_mem_gen_prim_width__parameterized44\ is
  port (
    doutb_array : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    \addra_12__s_port_\ : in STD_LOGIC;
    \addrb_12__s_port_\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vga_ram_blk_mem_gen_prim_width__parameterized44\ : entity is "blk_mem_gen_prim_width";
end \vga_ram_blk_mem_gen_prim_width__parameterized44\;

architecture STRUCTURE of \vga_ram_blk_mem_gen_prim_width__parameterized44\ is
  signal \addra_12__s_net_1\ : STD_LOGIC;
  signal \addrb_12__s_net_1\ : STD_LOGIC;
begin
  \addra_12__s_net_1\ <= \addra_12__s_port_\;
  \addrb_12__s_net_1\ <= \addrb_12__s_port_\;
\prim_init.ram\: entity work.\vga_ram_blk_mem_gen_prim_wrapper_init__parameterized44\
     port map (
      addra(15 downto 0) => addra(15 downto 0),
      \addra_12__s_port_\ => \addra_12__s_net_1\,
      addrb(15 downto 0) => addrb(15 downto 0),
      \addrb_12__s_port_\ => \addrb_12__s_net_1\,
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(8 downto 0),
      doutb_array(8 downto 0) => doutb_array(8 downto 0),
      enb => enb,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vga_ram_blk_mem_gen_prim_width__parameterized45\ is
  port (
    doutb_array : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC;
    enb_0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vga_ram_blk_mem_gen_prim_width__parameterized45\ : entity is "blk_mem_gen_prim_width";
end \vga_ram_blk_mem_gen_prim_width__parameterized45\;

architecture STRUCTURE of \vga_ram_blk_mem_gen_prim_width__parameterized45\ is
begin
\prim_init.ram\: entity work.\vga_ram_blk_mem_gen_prim_wrapper_init__parameterized45\
     port map (
      addra(15 downto 0) => addra(15 downto 0),
      addrb(15 downto 0) => addrb(15 downto 0),
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(8 downto 0),
      doutb_array(8 downto 0) => doutb_array(8 downto 0),
      ena => ena,
      enb => enb,
      enb_0 => enb_0,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vga_ram_blk_mem_gen_prim_width__parameterized46\ is
  port (
    doutb_array : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    \addra_12__s_port_\ : in STD_LOGIC;
    \addrb_12__s_port_\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vga_ram_blk_mem_gen_prim_width__parameterized46\ : entity is "blk_mem_gen_prim_width";
end \vga_ram_blk_mem_gen_prim_width__parameterized46\;

architecture STRUCTURE of \vga_ram_blk_mem_gen_prim_width__parameterized46\ is
  signal \addra_12__s_net_1\ : STD_LOGIC;
  signal \addrb_12__s_net_1\ : STD_LOGIC;
begin
  \addra_12__s_net_1\ <= \addra_12__s_port_\;
  \addrb_12__s_net_1\ <= \addrb_12__s_port_\;
\prim_init.ram\: entity work.\vga_ram_blk_mem_gen_prim_wrapper_init__parameterized46\
     port map (
      addra(15 downto 0) => addra(15 downto 0),
      \addra_12__s_port_\ => \addra_12__s_net_1\,
      addrb(15 downto 0) => addrb(15 downto 0),
      \addrb_12__s_port_\ => \addrb_12__s_net_1\,
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(8 downto 0),
      doutb_array(8 downto 0) => doutb_array(8 downto 0),
      enb => enb,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vga_ram_blk_mem_gen_prim_width__parameterized47\ is
  port (
    doutb_array : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC;
    enb_0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vga_ram_blk_mem_gen_prim_width__parameterized47\ : entity is "blk_mem_gen_prim_width";
end \vga_ram_blk_mem_gen_prim_width__parameterized47\;

architecture STRUCTURE of \vga_ram_blk_mem_gen_prim_width__parameterized47\ is
begin
\prim_init.ram\: entity work.\vga_ram_blk_mem_gen_prim_wrapper_init__parameterized47\
     port map (
      addra(15 downto 0) => addra(15 downto 0),
      addrb(15 downto 0) => addrb(15 downto 0),
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(8 downto 0),
      doutb_array(8 downto 0) => doutb_array(8 downto 0),
      ena => ena,
      enb => enb,
      enb_0 => enb_0,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vga_ram_blk_mem_gen_prim_width__parameterized48\ is
  port (
    doutb_array : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    \addra_12__s_port_\ : in STD_LOGIC;
    \addrb_12__s_port_\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vga_ram_blk_mem_gen_prim_width__parameterized48\ : entity is "blk_mem_gen_prim_width";
end \vga_ram_blk_mem_gen_prim_width__parameterized48\;

architecture STRUCTURE of \vga_ram_blk_mem_gen_prim_width__parameterized48\ is
  signal \addra_12__s_net_1\ : STD_LOGIC;
  signal \addrb_12__s_net_1\ : STD_LOGIC;
begin
  \addra_12__s_net_1\ <= \addra_12__s_port_\;
  \addrb_12__s_net_1\ <= \addrb_12__s_port_\;
\prim_init.ram\: entity work.\vga_ram_blk_mem_gen_prim_wrapper_init__parameterized48\
     port map (
      addra(15 downto 0) => addra(15 downto 0),
      \addra_12__s_port_\ => \addra_12__s_net_1\,
      addrb(15 downto 0) => addrb(15 downto 0),
      \addrb_12__s_port_\ => \addrb_12__s_net_1\,
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(8 downto 0),
      doutb_array(8 downto 0) => doutb_array(8 downto 0),
      enb => enb,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vga_ram_blk_mem_gen_prim_width__parameterized49\ is
  port (
    doutb_array : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC;
    enb_0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vga_ram_blk_mem_gen_prim_width__parameterized49\ : entity is "blk_mem_gen_prim_width";
end \vga_ram_blk_mem_gen_prim_width__parameterized49\;

architecture STRUCTURE of \vga_ram_blk_mem_gen_prim_width__parameterized49\ is
begin
\prim_init.ram\: entity work.\vga_ram_blk_mem_gen_prim_wrapper_init__parameterized49\
     port map (
      addra(15 downto 0) => addra(15 downto 0),
      addrb(15 downto 0) => addrb(15 downto 0),
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(8 downto 0),
      doutb_array(8 downto 0) => doutb_array(8 downto 0),
      ena => ena,
      enb => enb,
      enb_0 => enb_0,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vga_ram_blk_mem_gen_prim_width__parameterized5\ is
  port (
    doutb_array : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC;
    enb_0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vga_ram_blk_mem_gen_prim_width__parameterized5\ : entity is "blk_mem_gen_prim_width";
end \vga_ram_blk_mem_gen_prim_width__parameterized5\;

architecture STRUCTURE of \vga_ram_blk_mem_gen_prim_width__parameterized5\ is
begin
\prim_init.ram\: entity work.\vga_ram_blk_mem_gen_prim_wrapper_init__parameterized5\
     port map (
      addra(15 downto 0) => addra(15 downto 0),
      addrb(15 downto 0) => addrb(15 downto 0),
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(8 downto 0),
      doutb_array(8 downto 0) => doutb_array(8 downto 0),
      ena => ena,
      enb => enb,
      enb_0 => enb_0,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vga_ram_blk_mem_gen_prim_width__parameterized50\ is
  port (
    doutb_array : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    \addra_12__s_port_\ : in STD_LOGIC;
    \addrb_12__s_port_\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vga_ram_blk_mem_gen_prim_width__parameterized50\ : entity is "blk_mem_gen_prim_width";
end \vga_ram_blk_mem_gen_prim_width__parameterized50\;

architecture STRUCTURE of \vga_ram_blk_mem_gen_prim_width__parameterized50\ is
  signal \addra_12__s_net_1\ : STD_LOGIC;
  signal \addrb_12__s_net_1\ : STD_LOGIC;
begin
  \addra_12__s_net_1\ <= \addra_12__s_port_\;
  \addrb_12__s_net_1\ <= \addrb_12__s_port_\;
\prim_init.ram\: entity work.\vga_ram_blk_mem_gen_prim_wrapper_init__parameterized50\
     port map (
      addra(15 downto 0) => addra(15 downto 0),
      \addra_12__s_port_\ => \addra_12__s_net_1\,
      addrb(15 downto 0) => addrb(15 downto 0),
      \addrb_12__s_port_\ => \addrb_12__s_net_1\,
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(8 downto 0),
      doutb_array(8 downto 0) => doutb_array(8 downto 0),
      enb => enb,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vga_ram_blk_mem_gen_prim_width__parameterized51\ is
  port (
    doutb_array : out STD_LOGIC_VECTOR ( 8 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : out STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC;
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 18 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 18 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vga_ram_blk_mem_gen_prim_width__parameterized51\ : entity is "blk_mem_gen_prim_width";
end \vga_ram_blk_mem_gen_prim_width__parameterized51\;

architecture STRUCTURE of \vga_ram_blk_mem_gen_prim_width__parameterized51\ is
begin
\prim_init.ram\: entity work.\vga_ram_blk_mem_gen_prim_wrapper_init__parameterized51\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\,
      addra(18 downto 0) => addra(18 downto 0),
      addrb(18 downto 0) => addrb(18 downto 0),
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(8 downto 0),
      doutb_array(8 downto 0) => doutb_array(8 downto 0),
      ena => ena,
      enb => enb,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vga_ram_blk_mem_gen_prim_width__parameterized52\ is
  port (
    doutb_array : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    \addra_12__s_port_\ : in STD_LOGIC;
    \addrb_12__s_port_\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vga_ram_blk_mem_gen_prim_width__parameterized52\ : entity is "blk_mem_gen_prim_width";
end \vga_ram_blk_mem_gen_prim_width__parameterized52\;

architecture STRUCTURE of \vga_ram_blk_mem_gen_prim_width__parameterized52\ is
  signal \addra_12__s_net_1\ : STD_LOGIC;
  signal \addrb_12__s_net_1\ : STD_LOGIC;
begin
  \addra_12__s_net_1\ <= \addra_12__s_port_\;
  \addrb_12__s_net_1\ <= \addrb_12__s_port_\;
\prim_init.ram\: entity work.\vga_ram_blk_mem_gen_prim_wrapper_init__parameterized52\
     port map (
      addra(15 downto 0) => addra(15 downto 0),
      \addra_12__s_port_\ => \addra_12__s_net_1\,
      addrb(15 downto 0) => addrb(15 downto 0),
      \addrb_12__s_port_\ => \addrb_12__s_net_1\,
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(8 downto 0),
      doutb_array(8 downto 0) => doutb_array(8 downto 0),
      enb => enb,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vga_ram_blk_mem_gen_prim_width__parameterized53\ is
  port (
    doutb_array : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC;
    enb_0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vga_ram_blk_mem_gen_prim_width__parameterized53\ : entity is "blk_mem_gen_prim_width";
end \vga_ram_blk_mem_gen_prim_width__parameterized53\;

architecture STRUCTURE of \vga_ram_blk_mem_gen_prim_width__parameterized53\ is
begin
\prim_init.ram\: entity work.\vga_ram_blk_mem_gen_prim_wrapper_init__parameterized53\
     port map (
      addra(15 downto 0) => addra(15 downto 0),
      addrb(15 downto 0) => addrb(15 downto 0),
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(8 downto 0),
      doutb_array(8 downto 0) => doutb_array(8 downto 0),
      ena => ena,
      enb => enb,
      enb_0 => enb_0,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vga_ram_blk_mem_gen_prim_width__parameterized54\ is
  port (
    doutb_array : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    \addra_12__s_port_\ : in STD_LOGIC;
    \addrb_12__s_port_\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vga_ram_blk_mem_gen_prim_width__parameterized54\ : entity is "blk_mem_gen_prim_width";
end \vga_ram_blk_mem_gen_prim_width__parameterized54\;

architecture STRUCTURE of \vga_ram_blk_mem_gen_prim_width__parameterized54\ is
  signal \addra_12__s_net_1\ : STD_LOGIC;
  signal \addrb_12__s_net_1\ : STD_LOGIC;
begin
  \addra_12__s_net_1\ <= \addra_12__s_port_\;
  \addrb_12__s_net_1\ <= \addrb_12__s_port_\;
\prim_init.ram\: entity work.\vga_ram_blk_mem_gen_prim_wrapper_init__parameterized54\
     port map (
      addra(15 downto 0) => addra(15 downto 0),
      \addra_12__s_port_\ => \addra_12__s_net_1\,
      addrb(15 downto 0) => addrb(15 downto 0),
      \addrb_12__s_port_\ => \addrb_12__s_net_1\,
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(8 downto 0),
      doutb_array(8 downto 0) => doutb_array(8 downto 0),
      enb => enb,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vga_ram_blk_mem_gen_prim_width__parameterized55\ is
  port (
    doutb_array : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC;
    enb_0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vga_ram_blk_mem_gen_prim_width__parameterized55\ : entity is "blk_mem_gen_prim_width";
end \vga_ram_blk_mem_gen_prim_width__parameterized55\;

architecture STRUCTURE of \vga_ram_blk_mem_gen_prim_width__parameterized55\ is
begin
\prim_init.ram\: entity work.\vga_ram_blk_mem_gen_prim_wrapper_init__parameterized55\
     port map (
      addra(15 downto 0) => addra(15 downto 0),
      addrb(15 downto 0) => addrb(15 downto 0),
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(8 downto 0),
      doutb_array(8 downto 0) => doutb_array(8 downto 0),
      ena => ena,
      enb => enb,
      enb_0 => enb_0,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vga_ram_blk_mem_gen_prim_width__parameterized56\ is
  port (
    doutb_array : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    \addra_12__s_port_\ : in STD_LOGIC;
    \addrb_12__s_port_\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vga_ram_blk_mem_gen_prim_width__parameterized56\ : entity is "blk_mem_gen_prim_width";
end \vga_ram_blk_mem_gen_prim_width__parameterized56\;

architecture STRUCTURE of \vga_ram_blk_mem_gen_prim_width__parameterized56\ is
  signal \addra_12__s_net_1\ : STD_LOGIC;
  signal \addrb_12__s_net_1\ : STD_LOGIC;
begin
  \addra_12__s_net_1\ <= \addra_12__s_port_\;
  \addrb_12__s_net_1\ <= \addrb_12__s_port_\;
\prim_init.ram\: entity work.\vga_ram_blk_mem_gen_prim_wrapper_init__parameterized56\
     port map (
      addra(15 downto 0) => addra(15 downto 0),
      \addra_12__s_port_\ => \addra_12__s_net_1\,
      addrb(15 downto 0) => addrb(15 downto 0),
      \addrb_12__s_port_\ => \addrb_12__s_net_1\,
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(8 downto 0),
      doutb_array(8 downto 0) => doutb_array(8 downto 0),
      enb => enb,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vga_ram_blk_mem_gen_prim_width__parameterized57\ is
  port (
    doutb_array : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC;
    enb_0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vga_ram_blk_mem_gen_prim_width__parameterized57\ : entity is "blk_mem_gen_prim_width";
end \vga_ram_blk_mem_gen_prim_width__parameterized57\;

architecture STRUCTURE of \vga_ram_blk_mem_gen_prim_width__parameterized57\ is
begin
\prim_init.ram\: entity work.\vga_ram_blk_mem_gen_prim_wrapper_init__parameterized57\
     port map (
      addra(15 downto 0) => addra(15 downto 0),
      addrb(15 downto 0) => addrb(15 downto 0),
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(8 downto 0),
      doutb_array(8 downto 0) => doutb_array(8 downto 0),
      ena => ena,
      enb => enb,
      enb_0 => enb_0,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vga_ram_blk_mem_gen_prim_width__parameterized58\ is
  port (
    doutb_array : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    \addra_12__s_port_\ : in STD_LOGIC;
    \addrb_12__s_port_\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vga_ram_blk_mem_gen_prim_width__parameterized58\ : entity is "blk_mem_gen_prim_width";
end \vga_ram_blk_mem_gen_prim_width__parameterized58\;

architecture STRUCTURE of \vga_ram_blk_mem_gen_prim_width__parameterized58\ is
  signal \addra_12__s_net_1\ : STD_LOGIC;
  signal \addrb_12__s_net_1\ : STD_LOGIC;
begin
  \addra_12__s_net_1\ <= \addra_12__s_port_\;
  \addrb_12__s_net_1\ <= \addrb_12__s_port_\;
\prim_init.ram\: entity work.\vga_ram_blk_mem_gen_prim_wrapper_init__parameterized58\
     port map (
      addra(15 downto 0) => addra(15 downto 0),
      \addra_12__s_port_\ => \addra_12__s_net_1\,
      addrb(15 downto 0) => addrb(15 downto 0),
      \addrb_12__s_port_\ => \addrb_12__s_net_1\,
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(8 downto 0),
      doutb_array(8 downto 0) => doutb_array(8 downto 0),
      enb => enb,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vga_ram_blk_mem_gen_prim_width__parameterized59\ is
  port (
    doutb_array : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC;
    enb_0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vga_ram_blk_mem_gen_prim_width__parameterized59\ : entity is "blk_mem_gen_prim_width";
end \vga_ram_blk_mem_gen_prim_width__parameterized59\;

architecture STRUCTURE of \vga_ram_blk_mem_gen_prim_width__parameterized59\ is
begin
\prim_init.ram\: entity work.\vga_ram_blk_mem_gen_prim_wrapper_init__parameterized59\
     port map (
      addra(15 downto 0) => addra(15 downto 0),
      addrb(15 downto 0) => addrb(15 downto 0),
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(8 downto 0),
      doutb_array(8 downto 0) => doutb_array(8 downto 0),
      ena => ena,
      enb => enb,
      enb_0 => enb_0,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vga_ram_blk_mem_gen_prim_width__parameterized6\ is
  port (
    doutb_array : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    \addra_12__s_port_\ : in STD_LOGIC;
    \addrb_12__s_port_\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vga_ram_blk_mem_gen_prim_width__parameterized6\ : entity is "blk_mem_gen_prim_width";
end \vga_ram_blk_mem_gen_prim_width__parameterized6\;

architecture STRUCTURE of \vga_ram_blk_mem_gen_prim_width__parameterized6\ is
  signal \addra_12__s_net_1\ : STD_LOGIC;
  signal \addrb_12__s_net_1\ : STD_LOGIC;
begin
  \addra_12__s_net_1\ <= \addra_12__s_port_\;
  \addrb_12__s_net_1\ <= \addrb_12__s_port_\;
\prim_init.ram\: entity work.\vga_ram_blk_mem_gen_prim_wrapper_init__parameterized6\
     port map (
      addra(15 downto 0) => addra(15 downto 0),
      \addra_12__s_port_\ => \addra_12__s_net_1\,
      addrb(15 downto 0) => addrb(15 downto 0),
      \addrb_12__s_port_\ => \addrb_12__s_net_1\,
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(8 downto 0),
      doutb_array(8 downto 0) => doutb_array(8 downto 0),
      enb => enb,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vga_ram_blk_mem_gen_prim_width__parameterized60\ is
  port (
    doutb_array : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    \addra_12__s_port_\ : in STD_LOGIC;
    \addrb_12__s_port_\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vga_ram_blk_mem_gen_prim_width__parameterized60\ : entity is "blk_mem_gen_prim_width";
end \vga_ram_blk_mem_gen_prim_width__parameterized60\;

architecture STRUCTURE of \vga_ram_blk_mem_gen_prim_width__parameterized60\ is
  signal \addra_12__s_net_1\ : STD_LOGIC;
  signal \addrb_12__s_net_1\ : STD_LOGIC;
begin
  \addra_12__s_net_1\ <= \addra_12__s_port_\;
  \addrb_12__s_net_1\ <= \addrb_12__s_port_\;
\prim_init.ram\: entity work.\vga_ram_blk_mem_gen_prim_wrapper_init__parameterized60\
     port map (
      addra(15 downto 0) => addra(15 downto 0),
      \addra_12__s_port_\ => \addra_12__s_net_1\,
      addrb(15 downto 0) => addrb(15 downto 0),
      \addrb_12__s_port_\ => \addrb_12__s_net_1\,
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(8 downto 0),
      doutb_array(8 downto 0) => doutb_array(8 downto 0),
      enb => enb,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vga_ram_blk_mem_gen_prim_width__parameterized61\ is
  port (
    doutb_array : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC;
    enb_0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vga_ram_blk_mem_gen_prim_width__parameterized61\ : entity is "blk_mem_gen_prim_width";
end \vga_ram_blk_mem_gen_prim_width__parameterized61\;

architecture STRUCTURE of \vga_ram_blk_mem_gen_prim_width__parameterized61\ is
begin
\prim_init.ram\: entity work.\vga_ram_blk_mem_gen_prim_wrapper_init__parameterized61\
     port map (
      addra(15 downto 0) => addra(15 downto 0),
      addrb(15 downto 0) => addrb(15 downto 0),
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(8 downto 0),
      doutb_array(8 downto 0) => doutb_array(8 downto 0),
      ena => ena,
      enb => enb,
      enb_0 => enb_0,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vga_ram_blk_mem_gen_prim_width__parameterized62\ is
  port (
    doutb_array : out STD_LOGIC_VECTOR ( 8 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : out STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC;
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 18 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 18 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vga_ram_blk_mem_gen_prim_width__parameterized62\ : entity is "blk_mem_gen_prim_width";
end \vga_ram_blk_mem_gen_prim_width__parameterized62\;

architecture STRUCTURE of \vga_ram_blk_mem_gen_prim_width__parameterized62\ is
begin
\prim_init.ram\: entity work.\vga_ram_blk_mem_gen_prim_wrapper_init__parameterized62\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\,
      addra(18 downto 0) => addra(18 downto 0),
      addrb(18 downto 0) => addrb(18 downto 0),
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(8 downto 0),
      doutb_array(8 downto 0) => doutb_array(8 downto 0),
      ena => ena,
      enb => enb,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vga_ram_blk_mem_gen_prim_width__parameterized63\ is
  port (
    doutb_array : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC;
    enb_0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vga_ram_blk_mem_gen_prim_width__parameterized63\ : entity is "blk_mem_gen_prim_width";
end \vga_ram_blk_mem_gen_prim_width__parameterized63\;

architecture STRUCTURE of \vga_ram_blk_mem_gen_prim_width__parameterized63\ is
begin
\prim_init.ram\: entity work.\vga_ram_blk_mem_gen_prim_wrapper_init__parameterized63\
     port map (
      addra(15 downto 0) => addra(15 downto 0),
      addrb(15 downto 0) => addrb(15 downto 0),
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(8 downto 0),
      doutb_array(8 downto 0) => doutb_array(8 downto 0),
      ena => ena,
      enb => enb,
      enb_0 => enb_0,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vga_ram_blk_mem_gen_prim_width__parameterized64\ is
  port (
    doutb_array : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    \addra_12__s_port_\ : in STD_LOGIC;
    \addrb_12__s_port_\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vga_ram_blk_mem_gen_prim_width__parameterized64\ : entity is "blk_mem_gen_prim_width";
end \vga_ram_blk_mem_gen_prim_width__parameterized64\;

architecture STRUCTURE of \vga_ram_blk_mem_gen_prim_width__parameterized64\ is
  signal \addra_12__s_net_1\ : STD_LOGIC;
  signal \addrb_12__s_net_1\ : STD_LOGIC;
begin
  \addra_12__s_net_1\ <= \addra_12__s_port_\;
  \addrb_12__s_net_1\ <= \addrb_12__s_port_\;
\prim_init.ram\: entity work.\vga_ram_blk_mem_gen_prim_wrapper_init__parameterized64\
     port map (
      addra(15 downto 0) => addra(15 downto 0),
      \addra_12__s_port_\ => \addra_12__s_net_1\,
      addrb(15 downto 0) => addrb(15 downto 0),
      \addrb_12__s_port_\ => \addrb_12__s_net_1\,
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(8 downto 0),
      doutb_array(8 downto 0) => doutb_array(8 downto 0),
      enb => enb,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vga_ram_blk_mem_gen_prim_width__parameterized65\ is
  port (
    doutb_array : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC;
    enb_0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vga_ram_blk_mem_gen_prim_width__parameterized65\ : entity is "blk_mem_gen_prim_width";
end \vga_ram_blk_mem_gen_prim_width__parameterized65\;

architecture STRUCTURE of \vga_ram_blk_mem_gen_prim_width__parameterized65\ is
begin
\prim_init.ram\: entity work.\vga_ram_blk_mem_gen_prim_wrapper_init__parameterized65\
     port map (
      addra(15 downto 0) => addra(15 downto 0),
      addrb(15 downto 0) => addrb(15 downto 0),
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(8 downto 0),
      doutb_array(8 downto 0) => doutb_array(8 downto 0),
      ena => ena,
      enb => enb,
      enb_0 => enb_0,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vga_ram_blk_mem_gen_prim_width__parameterized66\ is
  port (
    doutb_array : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    \addra_12__s_port_\ : in STD_LOGIC;
    \addrb_12__s_port_\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vga_ram_blk_mem_gen_prim_width__parameterized66\ : entity is "blk_mem_gen_prim_width";
end \vga_ram_blk_mem_gen_prim_width__parameterized66\;

architecture STRUCTURE of \vga_ram_blk_mem_gen_prim_width__parameterized66\ is
  signal \addra_12__s_net_1\ : STD_LOGIC;
  signal \addrb_12__s_net_1\ : STD_LOGIC;
begin
  \addra_12__s_net_1\ <= \addra_12__s_port_\;
  \addrb_12__s_net_1\ <= \addrb_12__s_port_\;
\prim_init.ram\: entity work.\vga_ram_blk_mem_gen_prim_wrapper_init__parameterized66\
     port map (
      addra(15 downto 0) => addra(15 downto 0),
      \addra_12__s_port_\ => \addra_12__s_net_1\,
      addrb(15 downto 0) => addrb(15 downto 0),
      \addrb_12__s_port_\ => \addrb_12__s_net_1\,
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(8 downto 0),
      doutb_array(8 downto 0) => doutb_array(8 downto 0),
      enb => enb,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vga_ram_blk_mem_gen_prim_width__parameterized67\ is
  port (
    doutb_array : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC;
    enb_0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vga_ram_blk_mem_gen_prim_width__parameterized67\ : entity is "blk_mem_gen_prim_width";
end \vga_ram_blk_mem_gen_prim_width__parameterized67\;

architecture STRUCTURE of \vga_ram_blk_mem_gen_prim_width__parameterized67\ is
begin
\prim_init.ram\: entity work.\vga_ram_blk_mem_gen_prim_wrapper_init__parameterized67\
     port map (
      addra(15 downto 0) => addra(15 downto 0),
      addrb(15 downto 0) => addrb(15 downto 0),
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(8 downto 0),
      doutb_array(8 downto 0) => doutb_array(8 downto 0),
      ena => ena,
      enb => enb,
      enb_0 => enb_0,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vga_ram_blk_mem_gen_prim_width__parameterized68\ is
  port (
    doutb_array : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    \addra_12__s_port_\ : in STD_LOGIC;
    \addrb_12__s_port_\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vga_ram_blk_mem_gen_prim_width__parameterized68\ : entity is "blk_mem_gen_prim_width";
end \vga_ram_blk_mem_gen_prim_width__parameterized68\;

architecture STRUCTURE of \vga_ram_blk_mem_gen_prim_width__parameterized68\ is
  signal \addra_12__s_net_1\ : STD_LOGIC;
  signal \addrb_12__s_net_1\ : STD_LOGIC;
begin
  \addra_12__s_net_1\ <= \addra_12__s_port_\;
  \addrb_12__s_net_1\ <= \addrb_12__s_port_\;
\prim_init.ram\: entity work.\vga_ram_blk_mem_gen_prim_wrapper_init__parameterized68\
     port map (
      addra(15 downto 0) => addra(15 downto 0),
      \addra_12__s_port_\ => \addra_12__s_net_1\,
      addrb(15 downto 0) => addrb(15 downto 0),
      \addrb_12__s_port_\ => \addrb_12__s_net_1\,
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(8 downto 0),
      doutb_array(8 downto 0) => doutb_array(8 downto 0),
      enb => enb,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vga_ram_blk_mem_gen_prim_width__parameterized69\ is
  port (
    doutb_array : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC;
    enb_0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vga_ram_blk_mem_gen_prim_width__parameterized69\ : entity is "blk_mem_gen_prim_width";
end \vga_ram_blk_mem_gen_prim_width__parameterized69\;

architecture STRUCTURE of \vga_ram_blk_mem_gen_prim_width__parameterized69\ is
begin
\prim_init.ram\: entity work.\vga_ram_blk_mem_gen_prim_wrapper_init__parameterized69\
     port map (
      addra(15 downto 0) => addra(15 downto 0),
      addrb(15 downto 0) => addrb(15 downto 0),
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(8 downto 0),
      doutb_array(8 downto 0) => doutb_array(8 downto 0),
      ena => ena,
      enb => enb,
      enb_0 => enb_0,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vga_ram_blk_mem_gen_prim_width__parameterized7\ is
  port (
    doutb_array : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC;
    enb_0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vga_ram_blk_mem_gen_prim_width__parameterized7\ : entity is "blk_mem_gen_prim_width";
end \vga_ram_blk_mem_gen_prim_width__parameterized7\;

architecture STRUCTURE of \vga_ram_blk_mem_gen_prim_width__parameterized7\ is
begin
\prim_init.ram\: entity work.\vga_ram_blk_mem_gen_prim_wrapper_init__parameterized7\
     port map (
      addra(15 downto 0) => addra(15 downto 0),
      addrb(15 downto 0) => addrb(15 downto 0),
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(8 downto 0),
      doutb_array(8 downto 0) => doutb_array(8 downto 0),
      ena => ena,
      enb => enb,
      enb_0 => enb_0,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vga_ram_blk_mem_gen_prim_width__parameterized70\ is
  port (
    doutb_array : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    \addra_12__s_port_\ : in STD_LOGIC;
    \addrb_12__s_port_\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vga_ram_blk_mem_gen_prim_width__parameterized70\ : entity is "blk_mem_gen_prim_width";
end \vga_ram_blk_mem_gen_prim_width__parameterized70\;

architecture STRUCTURE of \vga_ram_blk_mem_gen_prim_width__parameterized70\ is
  signal \addra_12__s_net_1\ : STD_LOGIC;
  signal \addrb_12__s_net_1\ : STD_LOGIC;
begin
  \addra_12__s_net_1\ <= \addra_12__s_port_\;
  \addrb_12__s_net_1\ <= \addrb_12__s_port_\;
\prim_init.ram\: entity work.\vga_ram_blk_mem_gen_prim_wrapper_init__parameterized70\
     port map (
      addra(15 downto 0) => addra(15 downto 0),
      \addra_12__s_port_\ => \addra_12__s_net_1\,
      addrb(15 downto 0) => addrb(15 downto 0),
      \addrb_12__s_port_\ => \addrb_12__s_net_1\,
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(8 downto 0),
      doutb_array(8 downto 0) => doutb_array(8 downto 0),
      enb => enb,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vga_ram_blk_mem_gen_prim_width__parameterized71\ is
  port (
    doutb_array : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC;
    enb_0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vga_ram_blk_mem_gen_prim_width__parameterized71\ : entity is "blk_mem_gen_prim_width";
end \vga_ram_blk_mem_gen_prim_width__parameterized71\;

architecture STRUCTURE of \vga_ram_blk_mem_gen_prim_width__parameterized71\ is
begin
\prim_init.ram\: entity work.\vga_ram_blk_mem_gen_prim_wrapper_init__parameterized71\
     port map (
      addra(15 downto 0) => addra(15 downto 0),
      addrb(15 downto 0) => addrb(15 downto 0),
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(8 downto 0),
      doutb_array(8 downto 0) => doutb_array(8 downto 0),
      ena => ena,
      enb => enb,
      enb_0 => enb_0,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vga_ram_blk_mem_gen_prim_width__parameterized72\ is
  port (
    doutb_array : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    \addra_12__s_port_\ : in STD_LOGIC;
    \addrb_12__s_port_\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vga_ram_blk_mem_gen_prim_width__parameterized72\ : entity is "blk_mem_gen_prim_width";
end \vga_ram_blk_mem_gen_prim_width__parameterized72\;

architecture STRUCTURE of \vga_ram_blk_mem_gen_prim_width__parameterized72\ is
  signal \addra_12__s_net_1\ : STD_LOGIC;
  signal \addrb_12__s_net_1\ : STD_LOGIC;
begin
  \addra_12__s_net_1\ <= \addra_12__s_port_\;
  \addrb_12__s_net_1\ <= \addrb_12__s_port_\;
\prim_init.ram\: entity work.\vga_ram_blk_mem_gen_prim_wrapper_init__parameterized72\
     port map (
      addra(15 downto 0) => addra(15 downto 0),
      \addra_12__s_port_\ => \addra_12__s_net_1\,
      addrb(15 downto 0) => addrb(15 downto 0),
      \addrb_12__s_port_\ => \addrb_12__s_net_1\,
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(8 downto 0),
      doutb_array(8 downto 0) => doutb_array(8 downto 0),
      enb => enb,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vga_ram_blk_mem_gen_prim_width__parameterized73\ is
  port (
    doutb_array : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC;
    enb_0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vga_ram_blk_mem_gen_prim_width__parameterized73\ : entity is "blk_mem_gen_prim_width";
end \vga_ram_blk_mem_gen_prim_width__parameterized73\;

architecture STRUCTURE of \vga_ram_blk_mem_gen_prim_width__parameterized73\ is
begin
\prim_init.ram\: entity work.\vga_ram_blk_mem_gen_prim_wrapper_init__parameterized73\
     port map (
      addra(15 downto 0) => addra(15 downto 0),
      addrb(15 downto 0) => addrb(15 downto 0),
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(8 downto 0),
      doutb_array(8 downto 0) => doutb_array(8 downto 0),
      ena => ena,
      enb => enb,
      enb_0 => enb_0,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vga_ram_blk_mem_gen_prim_width__parameterized74\ is
  port (
    doutb_array : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    \addra_12__s_port_\ : in STD_LOGIC;
    \addrb_12__s_port_\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vga_ram_blk_mem_gen_prim_width__parameterized74\ : entity is "blk_mem_gen_prim_width";
end \vga_ram_blk_mem_gen_prim_width__parameterized74\;

architecture STRUCTURE of \vga_ram_blk_mem_gen_prim_width__parameterized74\ is
  signal \addra_12__s_net_1\ : STD_LOGIC;
  signal \addrb_12__s_net_1\ : STD_LOGIC;
begin
  \addra_12__s_net_1\ <= \addra_12__s_port_\;
  \addrb_12__s_net_1\ <= \addrb_12__s_port_\;
\prim_init.ram\: entity work.\vga_ram_blk_mem_gen_prim_wrapper_init__parameterized74\
     port map (
      addra(15 downto 0) => addra(15 downto 0),
      \addra_12__s_port_\ => \addra_12__s_net_1\,
      addrb(15 downto 0) => addrb(15 downto 0),
      \addrb_12__s_port_\ => \addrb_12__s_net_1\,
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(8 downto 0),
      doutb_array(8 downto 0) => doutb_array(8 downto 0),
      enb => enb,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vga_ram_blk_mem_gen_prim_width__parameterized75\ is
  port (
    doutb_array : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC;
    enb_0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vga_ram_blk_mem_gen_prim_width__parameterized75\ : entity is "blk_mem_gen_prim_width";
end \vga_ram_blk_mem_gen_prim_width__parameterized75\;

architecture STRUCTURE of \vga_ram_blk_mem_gen_prim_width__parameterized75\ is
begin
\prim_init.ram\: entity work.\vga_ram_blk_mem_gen_prim_wrapper_init__parameterized75\
     port map (
      addra(15 downto 0) => addra(15 downto 0),
      addrb(15 downto 0) => addrb(15 downto 0),
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(8 downto 0),
      doutb_array(8 downto 0) => doutb_array(8 downto 0),
      ena => ena,
      enb => enb,
      enb_0 => enb_0,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vga_ram_blk_mem_gen_prim_width__parameterized76\ is
  port (
    doutb_array : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    \addra_12__s_port_\ : in STD_LOGIC;
    \addrb_12__s_port_\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vga_ram_blk_mem_gen_prim_width__parameterized76\ : entity is "blk_mem_gen_prim_width";
end \vga_ram_blk_mem_gen_prim_width__parameterized76\;

architecture STRUCTURE of \vga_ram_blk_mem_gen_prim_width__parameterized76\ is
  signal \addra_12__s_net_1\ : STD_LOGIC;
  signal \addrb_12__s_net_1\ : STD_LOGIC;
begin
  \addra_12__s_net_1\ <= \addra_12__s_port_\;
  \addrb_12__s_net_1\ <= \addrb_12__s_port_\;
\prim_init.ram\: entity work.\vga_ram_blk_mem_gen_prim_wrapper_init__parameterized76\
     port map (
      addra(15 downto 0) => addra(15 downto 0),
      \addra_12__s_port_\ => \addra_12__s_net_1\,
      addrb(15 downto 0) => addrb(15 downto 0),
      \addrb_12__s_port_\ => \addrb_12__s_net_1\,
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(8 downto 0),
      doutb_array(8 downto 0) => doutb_array(8 downto 0),
      enb => enb,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vga_ram_blk_mem_gen_prim_width__parameterized77\ is
  port (
    doutb_array : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC;
    enb_0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vga_ram_blk_mem_gen_prim_width__parameterized77\ : entity is "blk_mem_gen_prim_width";
end \vga_ram_blk_mem_gen_prim_width__parameterized77\;

architecture STRUCTURE of \vga_ram_blk_mem_gen_prim_width__parameterized77\ is
begin
\prim_init.ram\: entity work.\vga_ram_blk_mem_gen_prim_wrapper_init__parameterized77\
     port map (
      addra(15 downto 0) => addra(15 downto 0),
      addrb(15 downto 0) => addrb(15 downto 0),
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(8 downto 0),
      doutb_array(8 downto 0) => doutb_array(8 downto 0),
      ena => ena,
      enb => enb,
      enb_0 => enb_0,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vga_ram_blk_mem_gen_prim_width__parameterized78\ is
  port (
    doutb_array : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    \addra_12__s_port_\ : in STD_LOGIC;
    \addrb_12__s_port_\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vga_ram_blk_mem_gen_prim_width__parameterized78\ : entity is "blk_mem_gen_prim_width";
end \vga_ram_blk_mem_gen_prim_width__parameterized78\;

architecture STRUCTURE of \vga_ram_blk_mem_gen_prim_width__parameterized78\ is
  signal \addra_12__s_net_1\ : STD_LOGIC;
  signal \addrb_12__s_net_1\ : STD_LOGIC;
begin
  \addra_12__s_net_1\ <= \addra_12__s_port_\;
  \addrb_12__s_net_1\ <= \addrb_12__s_port_\;
\prim_init.ram\: entity work.\vga_ram_blk_mem_gen_prim_wrapper_init__parameterized78\
     port map (
      addra(15 downto 0) => addra(15 downto 0),
      \addra_12__s_port_\ => \addra_12__s_net_1\,
      addrb(15 downto 0) => addrb(15 downto 0),
      \addrb_12__s_port_\ => \addrb_12__s_net_1\,
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(8 downto 0),
      doutb_array(8 downto 0) => doutb_array(8 downto 0),
      enb => enb,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vga_ram_blk_mem_gen_prim_width__parameterized79\ is
  port (
    doutb_array : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC;
    enb_0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vga_ram_blk_mem_gen_prim_width__parameterized79\ : entity is "blk_mem_gen_prim_width";
end \vga_ram_blk_mem_gen_prim_width__parameterized79\;

architecture STRUCTURE of \vga_ram_blk_mem_gen_prim_width__parameterized79\ is
begin
\prim_init.ram\: entity work.\vga_ram_blk_mem_gen_prim_wrapper_init__parameterized79\
     port map (
      addra(15 downto 0) => addra(15 downto 0),
      addrb(15 downto 0) => addrb(15 downto 0),
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(8 downto 0),
      doutb_array(8 downto 0) => doutb_array(8 downto 0),
      ena => ena,
      enb => enb,
      enb_0 => enb_0,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vga_ram_blk_mem_gen_prim_width__parameterized8\ is
  port (
    doutb_array : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    \addra_12__s_port_\ : in STD_LOGIC;
    \addrb_12__s_port_\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vga_ram_blk_mem_gen_prim_width__parameterized8\ : entity is "blk_mem_gen_prim_width";
end \vga_ram_blk_mem_gen_prim_width__parameterized8\;

architecture STRUCTURE of \vga_ram_blk_mem_gen_prim_width__parameterized8\ is
  signal \addra_12__s_net_1\ : STD_LOGIC;
  signal \addrb_12__s_net_1\ : STD_LOGIC;
begin
  \addra_12__s_net_1\ <= \addra_12__s_port_\;
  \addrb_12__s_net_1\ <= \addrb_12__s_port_\;
\prim_init.ram\: entity work.\vga_ram_blk_mem_gen_prim_wrapper_init__parameterized8\
     port map (
      addra(15 downto 0) => addra(15 downto 0),
      \addra_12__s_port_\ => \addra_12__s_net_1\,
      addrb(15 downto 0) => addrb(15 downto 0),
      \addrb_12__s_port_\ => \addrb_12__s_net_1\,
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(8 downto 0),
      doutb_array(8 downto 0) => doutb_array(8 downto 0),
      enb => enb,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vga_ram_blk_mem_gen_prim_width__parameterized80\ is
  port (
    doutb_array : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    \addra_12__s_port_\ : in STD_LOGIC;
    \addrb_12__s_port_\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vga_ram_blk_mem_gen_prim_width__parameterized80\ : entity is "blk_mem_gen_prim_width";
end \vga_ram_blk_mem_gen_prim_width__parameterized80\;

architecture STRUCTURE of \vga_ram_blk_mem_gen_prim_width__parameterized80\ is
  signal \addra_12__s_net_1\ : STD_LOGIC;
  signal \addrb_12__s_net_1\ : STD_LOGIC;
begin
  \addra_12__s_net_1\ <= \addra_12__s_port_\;
  \addrb_12__s_net_1\ <= \addrb_12__s_port_\;
\prim_init.ram\: entity work.\vga_ram_blk_mem_gen_prim_wrapper_init__parameterized80\
     port map (
      addra(15 downto 0) => addra(15 downto 0),
      \addra_12__s_port_\ => \addra_12__s_net_1\,
      addrb(15 downto 0) => addrb(15 downto 0),
      \addrb_12__s_port_\ => \addrb_12__s_net_1\,
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(8 downto 0),
      doutb_array(8 downto 0) => doutb_array(8 downto 0),
      enb => enb,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vga_ram_blk_mem_gen_prim_width__parameterized81\ is
  port (
    doutb_array : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC;
    enb_0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vga_ram_blk_mem_gen_prim_width__parameterized81\ : entity is "blk_mem_gen_prim_width";
end \vga_ram_blk_mem_gen_prim_width__parameterized81\;

architecture STRUCTURE of \vga_ram_blk_mem_gen_prim_width__parameterized81\ is
begin
\prim_init.ram\: entity work.\vga_ram_blk_mem_gen_prim_wrapper_init__parameterized81\
     port map (
      addra(15 downto 0) => addra(15 downto 0),
      addrb(15 downto 0) => addrb(15 downto 0),
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(8 downto 0),
      doutb_array(8 downto 0) => doutb_array(8 downto 0),
      ena => ena,
      enb => enb,
      enb_0 => enb_0,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vga_ram_blk_mem_gen_prim_width__parameterized82\ is
  port (
    doutb_array : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    \addra_12__s_port_\ : in STD_LOGIC;
    \addrb_12__s_port_\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vga_ram_blk_mem_gen_prim_width__parameterized82\ : entity is "blk_mem_gen_prim_width";
end \vga_ram_blk_mem_gen_prim_width__parameterized82\;

architecture STRUCTURE of \vga_ram_blk_mem_gen_prim_width__parameterized82\ is
  signal \addra_12__s_net_1\ : STD_LOGIC;
  signal \addrb_12__s_net_1\ : STD_LOGIC;
begin
  \addra_12__s_net_1\ <= \addra_12__s_port_\;
  \addrb_12__s_net_1\ <= \addrb_12__s_port_\;
\prim_init.ram\: entity work.\vga_ram_blk_mem_gen_prim_wrapper_init__parameterized82\
     port map (
      addra(15 downto 0) => addra(15 downto 0),
      \addra_12__s_port_\ => \addra_12__s_net_1\,
      addrb(15 downto 0) => addrb(15 downto 0),
      \addrb_12__s_port_\ => \addrb_12__s_net_1\,
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(8 downto 0),
      doutb_array(8 downto 0) => doutb_array(8 downto 0),
      enb => enb,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vga_ram_blk_mem_gen_prim_width__parameterized83\ is
  port (
    doutb_array : out STD_LOGIC_VECTOR ( 8 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : out STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC;
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 18 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 18 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vga_ram_blk_mem_gen_prim_width__parameterized83\ : entity is "blk_mem_gen_prim_width";
end \vga_ram_blk_mem_gen_prim_width__parameterized83\;

architecture STRUCTURE of \vga_ram_blk_mem_gen_prim_width__parameterized83\ is
begin
\prim_init.ram\: entity work.\vga_ram_blk_mem_gen_prim_wrapper_init__parameterized83\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\,
      addra(18 downto 0) => addra(18 downto 0),
      addrb(18 downto 0) => addrb(18 downto 0),
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(8 downto 0),
      doutb_array(8 downto 0) => doutb_array(8 downto 0),
      ena => ena,
      enb => enb,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vga_ram_blk_mem_gen_prim_width__parameterized84\ is
  port (
    doutb_array : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    \addra_12__s_port_\ : in STD_LOGIC;
    \addrb_12__s_port_\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vga_ram_blk_mem_gen_prim_width__parameterized84\ : entity is "blk_mem_gen_prim_width";
end \vga_ram_blk_mem_gen_prim_width__parameterized84\;

architecture STRUCTURE of \vga_ram_blk_mem_gen_prim_width__parameterized84\ is
  signal \addra_12__s_net_1\ : STD_LOGIC;
  signal \addrb_12__s_net_1\ : STD_LOGIC;
begin
  \addra_12__s_net_1\ <= \addra_12__s_port_\;
  \addrb_12__s_net_1\ <= \addrb_12__s_port_\;
\prim_init.ram\: entity work.\vga_ram_blk_mem_gen_prim_wrapper_init__parameterized84\
     port map (
      addra(15 downto 0) => addra(15 downto 0),
      \addra_12__s_port_\ => \addra_12__s_net_1\,
      addrb(15 downto 0) => addrb(15 downto 0),
      \addrb_12__s_port_\ => \addrb_12__s_net_1\,
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(8 downto 0),
      doutb_array(8 downto 0) => doutb_array(8 downto 0),
      enb => enb,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vga_ram_blk_mem_gen_prim_width__parameterized85\ is
  port (
    doutb_array : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC;
    enb_0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vga_ram_blk_mem_gen_prim_width__parameterized85\ : entity is "blk_mem_gen_prim_width";
end \vga_ram_blk_mem_gen_prim_width__parameterized85\;

architecture STRUCTURE of \vga_ram_blk_mem_gen_prim_width__parameterized85\ is
begin
\prim_init.ram\: entity work.\vga_ram_blk_mem_gen_prim_wrapper_init__parameterized85\
     port map (
      addra(15 downto 0) => addra(15 downto 0),
      addrb(15 downto 0) => addrb(15 downto 0),
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(8 downto 0),
      doutb_array(8 downto 0) => doutb_array(8 downto 0),
      ena => ena,
      enb => enb,
      enb_0 => enb_0,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vga_ram_blk_mem_gen_prim_width__parameterized86\ is
  port (
    doutb_array : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    \addra_12__s_port_\ : in STD_LOGIC;
    \addrb_12__s_port_\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vga_ram_blk_mem_gen_prim_width__parameterized86\ : entity is "blk_mem_gen_prim_width";
end \vga_ram_blk_mem_gen_prim_width__parameterized86\;

architecture STRUCTURE of \vga_ram_blk_mem_gen_prim_width__parameterized86\ is
  signal \addra_12__s_net_1\ : STD_LOGIC;
  signal \addrb_12__s_net_1\ : STD_LOGIC;
begin
  \addra_12__s_net_1\ <= \addra_12__s_port_\;
  \addrb_12__s_net_1\ <= \addrb_12__s_port_\;
\prim_init.ram\: entity work.\vga_ram_blk_mem_gen_prim_wrapper_init__parameterized86\
     port map (
      addra(15 downto 0) => addra(15 downto 0),
      \addra_12__s_port_\ => \addra_12__s_net_1\,
      addrb(15 downto 0) => addrb(15 downto 0),
      \addrb_12__s_port_\ => \addrb_12__s_net_1\,
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(8 downto 0),
      doutb_array(8 downto 0) => doutb_array(8 downto 0),
      enb => enb,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vga_ram_blk_mem_gen_prim_width__parameterized87\ is
  port (
    doutb_array : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC;
    enb_0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vga_ram_blk_mem_gen_prim_width__parameterized87\ : entity is "blk_mem_gen_prim_width";
end \vga_ram_blk_mem_gen_prim_width__parameterized87\;

architecture STRUCTURE of \vga_ram_blk_mem_gen_prim_width__parameterized87\ is
begin
\prim_init.ram\: entity work.\vga_ram_blk_mem_gen_prim_wrapper_init__parameterized87\
     port map (
      addra(15 downto 0) => addra(15 downto 0),
      addrb(15 downto 0) => addrb(15 downto 0),
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(8 downto 0),
      doutb_array(8 downto 0) => doutb_array(8 downto 0),
      ena => ena,
      enb => enb,
      enb_0 => enb_0,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vga_ram_blk_mem_gen_prim_width__parameterized88\ is
  port (
    doutb_array : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    \addra_12__s_port_\ : in STD_LOGIC;
    \addrb_12__s_port_\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vga_ram_blk_mem_gen_prim_width__parameterized88\ : entity is "blk_mem_gen_prim_width";
end \vga_ram_blk_mem_gen_prim_width__parameterized88\;

architecture STRUCTURE of \vga_ram_blk_mem_gen_prim_width__parameterized88\ is
  signal \addra_12__s_net_1\ : STD_LOGIC;
  signal \addrb_12__s_net_1\ : STD_LOGIC;
begin
  \addra_12__s_net_1\ <= \addra_12__s_port_\;
  \addrb_12__s_net_1\ <= \addrb_12__s_port_\;
\prim_init.ram\: entity work.\vga_ram_blk_mem_gen_prim_wrapper_init__parameterized88\
     port map (
      addra(15 downto 0) => addra(15 downto 0),
      \addra_12__s_port_\ => \addra_12__s_net_1\,
      addrb(15 downto 0) => addrb(15 downto 0),
      \addrb_12__s_port_\ => \addrb_12__s_net_1\,
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(8 downto 0),
      doutb_array(8 downto 0) => doutb_array(8 downto 0),
      enb => enb,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vga_ram_blk_mem_gen_prim_width__parameterized89\ is
  port (
    doutb_array : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC;
    enb_0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vga_ram_blk_mem_gen_prim_width__parameterized89\ : entity is "blk_mem_gen_prim_width";
end \vga_ram_blk_mem_gen_prim_width__parameterized89\;

architecture STRUCTURE of \vga_ram_blk_mem_gen_prim_width__parameterized89\ is
begin
\prim_init.ram\: entity work.\vga_ram_blk_mem_gen_prim_wrapper_init__parameterized89\
     port map (
      addra(15 downto 0) => addra(15 downto 0),
      addrb(15 downto 0) => addrb(15 downto 0),
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(8 downto 0),
      doutb_array(8 downto 0) => doutb_array(8 downto 0),
      ena => ena,
      enb => enb,
      enb_0 => enb_0,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vga_ram_blk_mem_gen_prim_width__parameterized9\ is
  port (
    doutb_array : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC;
    enb_0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vga_ram_blk_mem_gen_prim_width__parameterized9\ : entity is "blk_mem_gen_prim_width";
end \vga_ram_blk_mem_gen_prim_width__parameterized9\;

architecture STRUCTURE of \vga_ram_blk_mem_gen_prim_width__parameterized9\ is
begin
\prim_init.ram\: entity work.\vga_ram_blk_mem_gen_prim_wrapper_init__parameterized9\
     port map (
      addra(15 downto 0) => addra(15 downto 0),
      addrb(15 downto 0) => addrb(15 downto 0),
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(8 downto 0),
      doutb_array(8 downto 0) => doutb_array(8 downto 0),
      ena => ena,
      enb => enb,
      enb_0 => enb_0,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vga_ram_blk_mem_gen_prim_width__parameterized90\ is
  port (
    doutb_array : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    \addra_12__s_port_\ : in STD_LOGIC;
    \addrb_12__s_port_\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vga_ram_blk_mem_gen_prim_width__parameterized90\ : entity is "blk_mem_gen_prim_width";
end \vga_ram_blk_mem_gen_prim_width__parameterized90\;

architecture STRUCTURE of \vga_ram_blk_mem_gen_prim_width__parameterized90\ is
  signal \addra_12__s_net_1\ : STD_LOGIC;
  signal \addrb_12__s_net_1\ : STD_LOGIC;
begin
  \addra_12__s_net_1\ <= \addra_12__s_port_\;
  \addrb_12__s_net_1\ <= \addrb_12__s_port_\;
\prim_init.ram\: entity work.\vga_ram_blk_mem_gen_prim_wrapper_init__parameterized90\
     port map (
      addra(15 downto 0) => addra(15 downto 0),
      \addra_12__s_port_\ => \addra_12__s_net_1\,
      addrb(15 downto 0) => addrb(15 downto 0),
      \addrb_12__s_port_\ => \addrb_12__s_net_1\,
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(8 downto 0),
      doutb_array(8 downto 0) => doutb_array(8 downto 0),
      enb => enb,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vga_ram_blk_mem_gen_prim_width__parameterized91\ is
  port (
    doutb_array : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC;
    enb_0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vga_ram_blk_mem_gen_prim_width__parameterized91\ : entity is "blk_mem_gen_prim_width";
end \vga_ram_blk_mem_gen_prim_width__parameterized91\;

architecture STRUCTURE of \vga_ram_blk_mem_gen_prim_width__parameterized91\ is
begin
\prim_init.ram\: entity work.\vga_ram_blk_mem_gen_prim_wrapper_init__parameterized91\
     port map (
      addra(15 downto 0) => addra(15 downto 0),
      addrb(15 downto 0) => addrb(15 downto 0),
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(8 downto 0),
      doutb_array(8 downto 0) => doutb_array(8 downto 0),
      ena => ena,
      enb => enb,
      enb_0 => enb_0,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vga_ram_blk_mem_gen_prim_width__parameterized92\ is
  port (
    doutb_array : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    \addra_12__s_port_\ : in STD_LOGIC;
    \addrb_12__s_port_\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vga_ram_blk_mem_gen_prim_width__parameterized92\ : entity is "blk_mem_gen_prim_width";
end \vga_ram_blk_mem_gen_prim_width__parameterized92\;

architecture STRUCTURE of \vga_ram_blk_mem_gen_prim_width__parameterized92\ is
  signal \addra_12__s_net_1\ : STD_LOGIC;
  signal \addrb_12__s_net_1\ : STD_LOGIC;
begin
  \addra_12__s_net_1\ <= \addra_12__s_port_\;
  \addrb_12__s_net_1\ <= \addrb_12__s_port_\;
\prim_init.ram\: entity work.\vga_ram_blk_mem_gen_prim_wrapper_init__parameterized92\
     port map (
      addra(15 downto 0) => addra(15 downto 0),
      \addra_12__s_port_\ => \addra_12__s_net_1\,
      addrb(15 downto 0) => addrb(15 downto 0),
      \addrb_12__s_port_\ => \addrb_12__s_net_1\,
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(8 downto 0),
      doutb_array(8 downto 0) => doutb_array(8 downto 0),
      enb => enb,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vga_ram_blk_mem_gen_prim_width__parameterized93\ is
  port (
    doutb_array : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC;
    enb_0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vga_ram_blk_mem_gen_prim_width__parameterized93\ : entity is "blk_mem_gen_prim_width";
end \vga_ram_blk_mem_gen_prim_width__parameterized93\;

architecture STRUCTURE of \vga_ram_blk_mem_gen_prim_width__parameterized93\ is
begin
\prim_init.ram\: entity work.\vga_ram_blk_mem_gen_prim_wrapper_init__parameterized93\
     port map (
      addra(15 downto 0) => addra(15 downto 0),
      addrb(15 downto 0) => addrb(15 downto 0),
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(8 downto 0),
      doutb_array(8 downto 0) => doutb_array(8 downto 0),
      ena => ena,
      enb => enb,
      enb_0 => enb_0,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vga_ram_blk_mem_gen_prim_width__parameterized94\ is
  port (
    doutb_array : out STD_LOGIC_VECTOR ( 8 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : out STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC;
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 18 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 18 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vga_ram_blk_mem_gen_prim_width__parameterized94\ : entity is "blk_mem_gen_prim_width";
end \vga_ram_blk_mem_gen_prim_width__parameterized94\;

architecture STRUCTURE of \vga_ram_blk_mem_gen_prim_width__parameterized94\ is
begin
\prim_init.ram\: entity work.\vga_ram_blk_mem_gen_prim_wrapper_init__parameterized94\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\,
      addra(18 downto 0) => addra(18 downto 0),
      addrb(18 downto 0) => addrb(18 downto 0),
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(8 downto 0),
      doutb_array(8 downto 0) => doutb_array(8 downto 0),
      ena => ena,
      enb => enb,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vga_ram_blk_mem_gen_prim_width__parameterized95\ is
  port (
    doutb_array : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC;
    enb_0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vga_ram_blk_mem_gen_prim_width__parameterized95\ : entity is "blk_mem_gen_prim_width";
end \vga_ram_blk_mem_gen_prim_width__parameterized95\;

architecture STRUCTURE of \vga_ram_blk_mem_gen_prim_width__parameterized95\ is
begin
\prim_init.ram\: entity work.\vga_ram_blk_mem_gen_prim_wrapper_init__parameterized95\
     port map (
      addra(15 downto 0) => addra(15 downto 0),
      addrb(15 downto 0) => addrb(15 downto 0),
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(8 downto 0),
      doutb_array(8 downto 0) => doutb_array(8 downto 0),
      ena => ena,
      enb => enb,
      enb_0 => enb_0,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vga_ram_blk_mem_gen_prim_width__parameterized96\ is
  port (
    doutb_array : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    \addra_12__s_port_\ : in STD_LOGIC;
    \addrb_12__s_port_\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vga_ram_blk_mem_gen_prim_width__parameterized96\ : entity is "blk_mem_gen_prim_width";
end \vga_ram_blk_mem_gen_prim_width__parameterized96\;

architecture STRUCTURE of \vga_ram_blk_mem_gen_prim_width__parameterized96\ is
  signal \addra_12__s_net_1\ : STD_LOGIC;
  signal \addrb_12__s_net_1\ : STD_LOGIC;
begin
  \addra_12__s_net_1\ <= \addra_12__s_port_\;
  \addrb_12__s_net_1\ <= \addrb_12__s_port_\;
\prim_init.ram\: entity work.\vga_ram_blk_mem_gen_prim_wrapper_init__parameterized96\
     port map (
      addra(15 downto 0) => addra(15 downto 0),
      \addra_12__s_port_\ => \addra_12__s_net_1\,
      addrb(15 downto 0) => addrb(15 downto 0),
      \addrb_12__s_port_\ => \addrb_12__s_net_1\,
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(8 downto 0),
      doutb_array(8 downto 0) => doutb_array(8 downto 0),
      enb => enb,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vga_ram_blk_mem_gen_prim_width__parameterized97\ is
  port (
    doutb_array : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC;
    enb_0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vga_ram_blk_mem_gen_prim_width__parameterized97\ : entity is "blk_mem_gen_prim_width";
end \vga_ram_blk_mem_gen_prim_width__parameterized97\;

architecture STRUCTURE of \vga_ram_blk_mem_gen_prim_width__parameterized97\ is
begin
\prim_init.ram\: entity work.\vga_ram_blk_mem_gen_prim_wrapper_init__parameterized97\
     port map (
      addra(15 downto 0) => addra(15 downto 0),
      addrb(15 downto 0) => addrb(15 downto 0),
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(8 downto 0),
      doutb_array(8 downto 0) => doutb_array(8 downto 0),
      ena => ena,
      enb => enb,
      enb_0 => enb_0,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vga_ram_blk_mem_gen_prim_width__parameterized98\ is
  port (
    doutb_array : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    \addra_12__s_port_\ : in STD_LOGIC;
    \addrb_12__s_port_\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vga_ram_blk_mem_gen_prim_width__parameterized98\ : entity is "blk_mem_gen_prim_width";
end \vga_ram_blk_mem_gen_prim_width__parameterized98\;

architecture STRUCTURE of \vga_ram_blk_mem_gen_prim_width__parameterized98\ is
  signal \addra_12__s_net_1\ : STD_LOGIC;
  signal \addrb_12__s_net_1\ : STD_LOGIC;
begin
  \addra_12__s_net_1\ <= \addra_12__s_port_\;
  \addrb_12__s_net_1\ <= \addrb_12__s_port_\;
\prim_init.ram\: entity work.\vga_ram_blk_mem_gen_prim_wrapper_init__parameterized98\
     port map (
      addra(15 downto 0) => addra(15 downto 0),
      \addra_12__s_port_\ => \addra_12__s_net_1\,
      addrb(15 downto 0) => addrb(15 downto 0),
      \addrb_12__s_port_\ => \addrb_12__s_net_1\,
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(8 downto 0),
      doutb_array(8 downto 0) => doutb_array(8 downto 0),
      enb => enb,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vga_ram_blk_mem_gen_prim_width__parameterized99\ is
  port (
    doutb_array : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC;
    enb_0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vga_ram_blk_mem_gen_prim_width__parameterized99\ : entity is "blk_mem_gen_prim_width";
end \vga_ram_blk_mem_gen_prim_width__parameterized99\;

architecture STRUCTURE of \vga_ram_blk_mem_gen_prim_width__parameterized99\ is
begin
\prim_init.ram\: entity work.\vga_ram_blk_mem_gen_prim_wrapper_init__parameterized99\
     port map (
      addra(15 downto 0) => addra(15 downto 0),
      addrb(15 downto 0) => addrb(15 downto 0),
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(8 downto 0),
      doutb_array(8 downto 0) => doutb_array(8 downto 0),
      ena => ena,
      enb => enb,
      enb_0 => enb_0,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity vga_ram_blk_mem_gen_generic_cstr is
  port (
    doutb : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 18 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 18 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of vga_ram_blk_mem_gen_generic_cstr : entity is "blk_mem_gen_generic_cstr";
end vga_ram_blk_mem_gen_generic_cstr;

architecture STRUCTURE of vga_ram_blk_mem_gen_generic_cstr is
  signal doutb_array : STD_LOGIC_VECTOR ( 1151 downto 0 );
  signal \ramloop[126].ram.r_n_10\ : STD_LOGIC;
  signal \ramloop[126].ram.r_n_9\ : STD_LOGIC;
  signal \ramloop[127].ram.r_n_10\ : STD_LOGIC;
  signal \ramloop[127].ram.r_n_9\ : STD_LOGIC;
  signal \ramloop[20].ram.r_n_10\ : STD_LOGIC;
  signal \ramloop[20].ram.r_n_9\ : STD_LOGIC;
  signal \ramloop[31].ram.r_n_10\ : STD_LOGIC;
  signal \ramloop[31].ram.r_n_9\ : STD_LOGIC;
  signal \ramloop[52].ram.r_n_10\ : STD_LOGIC;
  signal \ramloop[52].ram.r_n_9\ : STD_LOGIC;
  signal \ramloop[63].ram.r_n_10\ : STD_LOGIC;
  signal \ramloop[63].ram.r_n_9\ : STD_LOGIC;
  signal \ramloop[84].ram.r_n_10\ : STD_LOGIC;
  signal \ramloop[84].ram.r_n_9\ : STD_LOGIC;
  signal \ramloop[95].ram.r_n_10\ : STD_LOGIC;
  signal \ramloop[95].ram.r_n_9\ : STD_LOGIC;
begin
\has_mux_b.B\: entity work.\vga_ram_blk_mem_gen_mux__parameterized0\
     port map (
      addrb(6 downto 0) => addrb(18 downto 12),
      clkb => clkb,
      doutb(8 downto 0) => doutb(8 downto 0),
      doutb_array(1151 downto 0) => doutb_array(1151 downto 0),
      enb => enb
    );
\ramloop[0].ram.r\: entity work.vga_ram_blk_mem_gen_prim_width
     port map (
      addra(15 downto 12) => addra(16 downto 13),
      addra(11 downto 0) => addra(11 downto 0),
      addrb(15 downto 12) => addrb(16 downto 13),
      addrb(11 downto 0) => addrb(11 downto 0),
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(8 downto 0),
      doutb_array(8 downto 0) => doutb_array(8 downto 0),
      ena => \ramloop[20].ram.r_n_9\,
      enb => enb,
      enb_0 => \ramloop[20].ram.r_n_10\,
      wea(0) => wea(0)
    );
\ramloop[100].ram.r\: entity work.\vga_ram_blk_mem_gen_prim_width__parameterized99\
     port map (
      addra(15 downto 12) => addra(16 downto 13),
      addra(11 downto 0) => addra(11 downto 0),
      addrb(15 downto 12) => addrb(16 downto 13),
      addrb(11 downto 0) => addrb(11 downto 0),
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(8 downto 0),
      doutb_array(8 downto 0) => doutb_array(908 downto 900),
      ena => \ramloop[126].ram.r_n_9\,
      enb => enb,
      enb_0 => \ramloop[126].ram.r_n_10\,
      wea(0) => wea(0)
    );
\ramloop[101].ram.r\: entity work.\vga_ram_blk_mem_gen_prim_width__parameterized100\
     port map (
      addra(15 downto 12) => addra(16 downto 13),
      addra(11 downto 0) => addra(11 downto 0),
      \addra_12__s_port_\ => \ramloop[127].ram.r_n_9\,
      addrb(15 downto 12) => addrb(16 downto 13),
      addrb(11 downto 0) => addrb(11 downto 0),
      \addrb_12__s_port_\ => \ramloop[127].ram.r_n_10\,
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(8 downto 0),
      doutb_array(8 downto 0) => doutb_array(917 downto 909),
      enb => enb,
      wea(0) => wea(0)
    );
\ramloop[102].ram.r\: entity work.\vga_ram_blk_mem_gen_prim_width__parameterized101\
     port map (
      addra(15 downto 12) => addra(16 downto 13),
      addra(11 downto 0) => addra(11 downto 0),
      addrb(15 downto 12) => addrb(16 downto 13),
      addrb(11 downto 0) => addrb(11 downto 0),
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(8 downto 0),
      doutb_array(8 downto 0) => doutb_array(926 downto 918),
      ena => \ramloop[126].ram.r_n_9\,
      enb => enb,
      enb_0 => \ramloop[126].ram.r_n_10\,
      wea(0) => wea(0)
    );
\ramloop[103].ram.r\: entity work.\vga_ram_blk_mem_gen_prim_width__parameterized102\
     port map (
      addra(15 downto 12) => addra(16 downto 13),
      addra(11 downto 0) => addra(11 downto 0),
      \addra_12__s_port_\ => \ramloop[127].ram.r_n_9\,
      addrb(15 downto 12) => addrb(16 downto 13),
      addrb(11 downto 0) => addrb(11 downto 0),
      \addrb_12__s_port_\ => \ramloop[127].ram.r_n_10\,
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(8 downto 0),
      doutb_array(8 downto 0) => doutb_array(935 downto 927),
      enb => enb,
      wea(0) => wea(0)
    );
\ramloop[104].ram.r\: entity work.\vga_ram_blk_mem_gen_prim_width__parameterized103\
     port map (
      addra(15 downto 12) => addra(16 downto 13),
      addra(11 downto 0) => addra(11 downto 0),
      addrb(15 downto 12) => addrb(16 downto 13),
      addrb(11 downto 0) => addrb(11 downto 0),
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(8 downto 0),
      doutb_array(8 downto 0) => doutb_array(944 downto 936),
      ena => \ramloop[126].ram.r_n_9\,
      enb => enb,
      enb_0 => \ramloop[126].ram.r_n_10\,
      wea(0) => wea(0)
    );
\ramloop[105].ram.r\: entity work.\vga_ram_blk_mem_gen_prim_width__parameterized104\
     port map (
      addra(15 downto 12) => addra(16 downto 13),
      addra(11 downto 0) => addra(11 downto 0),
      \addra_12__s_port_\ => \ramloop[127].ram.r_n_9\,
      addrb(15 downto 12) => addrb(16 downto 13),
      addrb(11 downto 0) => addrb(11 downto 0),
      \addrb_12__s_port_\ => \ramloop[127].ram.r_n_10\,
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(8 downto 0),
      doutb_array(8 downto 0) => doutb_array(953 downto 945),
      enb => enb,
      wea(0) => wea(0)
    );
\ramloop[106].ram.r\: entity work.\vga_ram_blk_mem_gen_prim_width__parameterized105\
     port map (
      addra(15 downto 12) => addra(16 downto 13),
      addra(11 downto 0) => addra(11 downto 0),
      addrb(15 downto 12) => addrb(16 downto 13),
      addrb(11 downto 0) => addrb(11 downto 0),
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(8 downto 0),
      doutb_array(8 downto 0) => doutb_array(962 downto 954),
      ena => \ramloop[126].ram.r_n_9\,
      enb => enb,
      enb_0 => \ramloop[126].ram.r_n_10\,
      wea(0) => wea(0)
    );
\ramloop[107].ram.r\: entity work.\vga_ram_blk_mem_gen_prim_width__parameterized106\
     port map (
      addra(15 downto 12) => addra(16 downto 13),
      addra(11 downto 0) => addra(11 downto 0),
      \addra_12__s_port_\ => \ramloop[127].ram.r_n_9\,
      addrb(15 downto 12) => addrb(16 downto 13),
      addrb(11 downto 0) => addrb(11 downto 0),
      \addrb_12__s_port_\ => \ramloop[127].ram.r_n_10\,
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(8 downto 0),
      doutb_array(8 downto 0) => doutb_array(971 downto 963),
      enb => enb,
      wea(0) => wea(0)
    );
\ramloop[108].ram.r\: entity work.\vga_ram_blk_mem_gen_prim_width__parameterized107\
     port map (
      addra(15 downto 12) => addra(16 downto 13),
      addra(11 downto 0) => addra(11 downto 0),
      addrb(15 downto 12) => addrb(16 downto 13),
      addrb(11 downto 0) => addrb(11 downto 0),
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(8 downto 0),
      doutb_array(8 downto 0) => doutb_array(980 downto 972),
      ena => \ramloop[126].ram.r_n_9\,
      enb => enb,
      enb_0 => \ramloop[126].ram.r_n_10\,
      wea(0) => wea(0)
    );
\ramloop[109].ram.r\: entity work.\vga_ram_blk_mem_gen_prim_width__parameterized108\
     port map (
      addra(15 downto 12) => addra(16 downto 13),
      addra(11 downto 0) => addra(11 downto 0),
      \addra_12__s_port_\ => \ramloop[127].ram.r_n_9\,
      addrb(15 downto 12) => addrb(16 downto 13),
      addrb(11 downto 0) => addrb(11 downto 0),
      \addrb_12__s_port_\ => \ramloop[127].ram.r_n_10\,
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(8 downto 0),
      doutb_array(8 downto 0) => doutb_array(989 downto 981),
      enb => enb,
      wea(0) => wea(0)
    );
\ramloop[10].ram.r\: entity work.\vga_ram_blk_mem_gen_prim_width__parameterized9\
     port map (
      addra(15 downto 12) => addra(16 downto 13),
      addra(11 downto 0) => addra(11 downto 0),
      addrb(15 downto 12) => addrb(16 downto 13),
      addrb(11 downto 0) => addrb(11 downto 0),
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(8 downto 0),
      doutb_array(8 downto 0) => doutb_array(98 downto 90),
      ena => \ramloop[20].ram.r_n_9\,
      enb => enb,
      enb_0 => \ramloop[20].ram.r_n_10\,
      wea(0) => wea(0)
    );
\ramloop[110].ram.r\: entity work.\vga_ram_blk_mem_gen_prim_width__parameterized109\
     port map (
      addra(15 downto 12) => addra(16 downto 13),
      addra(11 downto 0) => addra(11 downto 0),
      addrb(15 downto 12) => addrb(16 downto 13),
      addrb(11 downto 0) => addrb(11 downto 0),
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(8 downto 0),
      doutb_array(8 downto 0) => doutb_array(998 downto 990),
      ena => \ramloop[126].ram.r_n_9\,
      enb => enb,
      enb_0 => \ramloop[126].ram.r_n_10\,
      wea(0) => wea(0)
    );
\ramloop[111].ram.r\: entity work.\vga_ram_blk_mem_gen_prim_width__parameterized110\
     port map (
      addra(15 downto 12) => addra(16 downto 13),
      addra(11 downto 0) => addra(11 downto 0),
      \addra_12__s_port_\ => \ramloop[127].ram.r_n_9\,
      addrb(15 downto 12) => addrb(16 downto 13),
      addrb(11 downto 0) => addrb(11 downto 0),
      \addrb_12__s_port_\ => \ramloop[127].ram.r_n_10\,
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(8 downto 0),
      doutb_array(8 downto 0) => doutb_array(1007 downto 999),
      enb => enb,
      wea(0) => wea(0)
    );
\ramloop[112].ram.r\: entity work.\vga_ram_blk_mem_gen_prim_width__parameterized111\
     port map (
      addra(15 downto 12) => addra(16 downto 13),
      addra(11 downto 0) => addra(11 downto 0),
      addrb(15 downto 12) => addrb(16 downto 13),
      addrb(11 downto 0) => addrb(11 downto 0),
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(8 downto 0),
      doutb_array(8 downto 0) => doutb_array(1016 downto 1008),
      ena => \ramloop[126].ram.r_n_9\,
      enb => enb,
      enb_0 => \ramloop[126].ram.r_n_10\,
      wea(0) => wea(0)
    );
\ramloop[113].ram.r\: entity work.\vga_ram_blk_mem_gen_prim_width__parameterized112\
     port map (
      addra(15 downto 12) => addra(16 downto 13),
      addra(11 downto 0) => addra(11 downto 0),
      \addra_12__s_port_\ => \ramloop[127].ram.r_n_9\,
      addrb(15 downto 12) => addrb(16 downto 13),
      addrb(11 downto 0) => addrb(11 downto 0),
      \addrb_12__s_port_\ => \ramloop[127].ram.r_n_10\,
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(8 downto 0),
      doutb_array(8 downto 0) => doutb_array(1025 downto 1017),
      enb => enb,
      wea(0) => wea(0)
    );
\ramloop[114].ram.r\: entity work.\vga_ram_blk_mem_gen_prim_width__parameterized113\
     port map (
      addra(15 downto 12) => addra(16 downto 13),
      addra(11 downto 0) => addra(11 downto 0),
      addrb(15 downto 12) => addrb(16 downto 13),
      addrb(11 downto 0) => addrb(11 downto 0),
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(8 downto 0),
      doutb_array(8 downto 0) => doutb_array(1034 downto 1026),
      ena => \ramloop[126].ram.r_n_9\,
      enb => enb,
      enb_0 => \ramloop[126].ram.r_n_10\,
      wea(0) => wea(0)
    );
\ramloop[115].ram.r\: entity work.\vga_ram_blk_mem_gen_prim_width__parameterized114\
     port map (
      addra(15 downto 12) => addra(16 downto 13),
      addra(11 downto 0) => addra(11 downto 0),
      \addra_12__s_port_\ => \ramloop[127].ram.r_n_9\,
      addrb(15 downto 12) => addrb(16 downto 13),
      addrb(11 downto 0) => addrb(11 downto 0),
      \addrb_12__s_port_\ => \ramloop[127].ram.r_n_10\,
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(8 downto 0),
      doutb_array(8 downto 0) => doutb_array(1043 downto 1035),
      enb => enb,
      wea(0) => wea(0)
    );
\ramloop[116].ram.r\: entity work.\vga_ram_blk_mem_gen_prim_width__parameterized115\
     port map (
      addra(15 downto 12) => addra(16 downto 13),
      addra(11 downto 0) => addra(11 downto 0),
      addrb(15 downto 12) => addrb(16 downto 13),
      addrb(11 downto 0) => addrb(11 downto 0),
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(8 downto 0),
      doutb_array(8 downto 0) => doutb_array(1052 downto 1044),
      ena => \ramloop[126].ram.r_n_9\,
      enb => enb,
      enb_0 => \ramloop[126].ram.r_n_10\,
      wea(0) => wea(0)
    );
\ramloop[117].ram.r\: entity work.\vga_ram_blk_mem_gen_prim_width__parameterized116\
     port map (
      addra(15 downto 12) => addra(16 downto 13),
      addra(11 downto 0) => addra(11 downto 0),
      \addra_12__s_port_\ => \ramloop[127].ram.r_n_9\,
      addrb(15 downto 12) => addrb(16 downto 13),
      addrb(11 downto 0) => addrb(11 downto 0),
      \addrb_12__s_port_\ => \ramloop[127].ram.r_n_10\,
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(8 downto 0),
      doutb_array(8 downto 0) => doutb_array(1061 downto 1053),
      enb => enb,
      wea(0) => wea(0)
    );
\ramloop[118].ram.r\: entity work.\vga_ram_blk_mem_gen_prim_width__parameterized117\
     port map (
      addra(15 downto 12) => addra(16 downto 13),
      addra(11 downto 0) => addra(11 downto 0),
      addrb(15 downto 12) => addrb(16 downto 13),
      addrb(11 downto 0) => addrb(11 downto 0),
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(8 downto 0),
      doutb_array(8 downto 0) => doutb_array(1070 downto 1062),
      ena => \ramloop[126].ram.r_n_9\,
      enb => enb,
      enb_0 => \ramloop[126].ram.r_n_10\,
      wea(0) => wea(0)
    );
\ramloop[119].ram.r\: entity work.\vga_ram_blk_mem_gen_prim_width__parameterized118\
     port map (
      addra(15 downto 12) => addra(16 downto 13),
      addra(11 downto 0) => addra(11 downto 0),
      \addra_12__s_port_\ => \ramloop[127].ram.r_n_9\,
      addrb(15 downto 12) => addrb(16 downto 13),
      addrb(11 downto 0) => addrb(11 downto 0),
      \addrb_12__s_port_\ => \ramloop[127].ram.r_n_10\,
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(8 downto 0),
      doutb_array(8 downto 0) => doutb_array(1079 downto 1071),
      enb => enb,
      wea(0) => wea(0)
    );
\ramloop[11].ram.r\: entity work.\vga_ram_blk_mem_gen_prim_width__parameterized10\
     port map (
      addra(15 downto 12) => addra(16 downto 13),
      addra(11 downto 0) => addra(11 downto 0),
      \addra_12__s_port_\ => \ramloop[31].ram.r_n_9\,
      addrb(15 downto 12) => addrb(16 downto 13),
      addrb(11 downto 0) => addrb(11 downto 0),
      \addrb_12__s_port_\ => \ramloop[31].ram.r_n_10\,
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(8 downto 0),
      doutb_array(8 downto 0) => doutb_array(107 downto 99),
      enb => enb,
      wea(0) => wea(0)
    );
\ramloop[120].ram.r\: entity work.\vga_ram_blk_mem_gen_prim_width__parameterized119\
     port map (
      addra(15 downto 12) => addra(16 downto 13),
      addra(11 downto 0) => addra(11 downto 0),
      addrb(15 downto 12) => addrb(16 downto 13),
      addrb(11 downto 0) => addrb(11 downto 0),
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(8 downto 0),
      doutb_array(8 downto 0) => doutb_array(1088 downto 1080),
      ena => \ramloop[126].ram.r_n_9\,
      enb => enb,
      enb_0 => \ramloop[126].ram.r_n_10\,
      wea(0) => wea(0)
    );
\ramloop[121].ram.r\: entity work.\vga_ram_blk_mem_gen_prim_width__parameterized120\
     port map (
      addra(15 downto 12) => addra(16 downto 13),
      addra(11 downto 0) => addra(11 downto 0),
      \addra_12__s_port_\ => \ramloop[127].ram.r_n_9\,
      addrb(15 downto 12) => addrb(16 downto 13),
      addrb(11 downto 0) => addrb(11 downto 0),
      \addrb_12__s_port_\ => \ramloop[127].ram.r_n_10\,
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(8 downto 0),
      doutb_array(8 downto 0) => doutb_array(1097 downto 1089),
      enb => enb,
      wea(0) => wea(0)
    );
\ramloop[122].ram.r\: entity work.\vga_ram_blk_mem_gen_prim_width__parameterized121\
     port map (
      addra(15 downto 12) => addra(16 downto 13),
      addra(11 downto 0) => addra(11 downto 0),
      addrb(15 downto 12) => addrb(16 downto 13),
      addrb(11 downto 0) => addrb(11 downto 0),
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(8 downto 0),
      doutb_array(8 downto 0) => doutb_array(1106 downto 1098),
      ena => \ramloop[126].ram.r_n_9\,
      enb => enb,
      enb_0 => \ramloop[126].ram.r_n_10\,
      wea(0) => wea(0)
    );
\ramloop[123].ram.r\: entity work.\vga_ram_blk_mem_gen_prim_width__parameterized122\
     port map (
      addra(15 downto 12) => addra(16 downto 13),
      addra(11 downto 0) => addra(11 downto 0),
      \addra_12__s_port_\ => \ramloop[127].ram.r_n_9\,
      addrb(15 downto 12) => addrb(16 downto 13),
      addrb(11 downto 0) => addrb(11 downto 0),
      \addrb_12__s_port_\ => \ramloop[127].ram.r_n_10\,
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(8 downto 0),
      doutb_array(8 downto 0) => doutb_array(1115 downto 1107),
      enb => enb,
      wea(0) => wea(0)
    );
\ramloop[124].ram.r\: entity work.\vga_ram_blk_mem_gen_prim_width__parameterized123\
     port map (
      addra(15 downto 12) => addra(16 downto 13),
      addra(11 downto 0) => addra(11 downto 0),
      addrb(15 downto 12) => addrb(16 downto 13),
      addrb(11 downto 0) => addrb(11 downto 0),
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(8 downto 0),
      doutb_array(8 downto 0) => doutb_array(1124 downto 1116),
      ena => \ramloop[126].ram.r_n_9\,
      enb => enb,
      enb_0 => \ramloop[126].ram.r_n_10\,
      wea(0) => wea(0)
    );
\ramloop[125].ram.r\: entity work.\vga_ram_blk_mem_gen_prim_width__parameterized124\
     port map (
      addra(15 downto 12) => addra(16 downto 13),
      addra(11 downto 0) => addra(11 downto 0),
      \addra_12__s_port_\ => \ramloop[127].ram.r_n_9\,
      addrb(15 downto 12) => addrb(16 downto 13),
      addrb(11 downto 0) => addrb(11 downto 0),
      \addrb_12__s_port_\ => \ramloop[127].ram.r_n_10\,
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(8 downto 0),
      doutb_array(8 downto 0) => doutb_array(1133 downto 1125),
      enb => enb,
      wea(0) => wea(0)
    );
\ramloop[126].ram.r\: entity work.\vga_ram_blk_mem_gen_prim_width__parameterized125\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ => \ramloop[126].ram.r_n_9\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ => \ramloop[126].ram.r_n_10\,
      addra(18 downto 0) => addra(18 downto 0),
      addrb(18 downto 0) => addrb(18 downto 0),
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(8 downto 0),
      doutb_array(8 downto 0) => doutb_array(1142 downto 1134),
      ena => ena,
      enb => enb,
      wea(0) => wea(0)
    );
\ramloop[127].ram.r\: entity work.\vga_ram_blk_mem_gen_prim_width__parameterized126\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ => \ramloop[127].ram.r_n_9\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ => \ramloop[127].ram.r_n_10\,
      addra(18 downto 0) => addra(18 downto 0),
      addrb(18 downto 0) => addrb(18 downto 0),
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(8 downto 0),
      doutb_array(8 downto 0) => doutb_array(1151 downto 1143),
      ena => ena,
      enb => enb,
      wea(0) => wea(0)
    );
\ramloop[12].ram.r\: entity work.\vga_ram_blk_mem_gen_prim_width__parameterized11\
     port map (
      addra(15 downto 12) => addra(16 downto 13),
      addra(11 downto 0) => addra(11 downto 0),
      addrb(15 downto 12) => addrb(16 downto 13),
      addrb(11 downto 0) => addrb(11 downto 0),
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(8 downto 0),
      doutb_array(8 downto 0) => doutb_array(116 downto 108),
      ena => \ramloop[20].ram.r_n_9\,
      enb => enb,
      enb_0 => \ramloop[20].ram.r_n_10\,
      wea(0) => wea(0)
    );
\ramloop[13].ram.r\: entity work.\vga_ram_blk_mem_gen_prim_width__parameterized12\
     port map (
      addra(15 downto 12) => addra(16 downto 13),
      addra(11 downto 0) => addra(11 downto 0),
      \addra_12__s_port_\ => \ramloop[31].ram.r_n_9\,
      addrb(15 downto 12) => addrb(16 downto 13),
      addrb(11 downto 0) => addrb(11 downto 0),
      \addrb_12__s_port_\ => \ramloop[31].ram.r_n_10\,
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(8 downto 0),
      doutb_array(8 downto 0) => doutb_array(125 downto 117),
      enb => enb,
      wea(0) => wea(0)
    );
\ramloop[14].ram.r\: entity work.\vga_ram_blk_mem_gen_prim_width__parameterized13\
     port map (
      addra(15 downto 12) => addra(16 downto 13),
      addra(11 downto 0) => addra(11 downto 0),
      addrb(15 downto 12) => addrb(16 downto 13),
      addrb(11 downto 0) => addrb(11 downto 0),
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(8 downto 0),
      doutb_array(8 downto 0) => doutb_array(134 downto 126),
      ena => \ramloop[20].ram.r_n_9\,
      enb => enb,
      enb_0 => \ramloop[20].ram.r_n_10\,
      wea(0) => wea(0)
    );
\ramloop[15].ram.r\: entity work.\vga_ram_blk_mem_gen_prim_width__parameterized14\
     port map (
      addra(15 downto 12) => addra(16 downto 13),
      addra(11 downto 0) => addra(11 downto 0),
      \addra_12__s_port_\ => \ramloop[31].ram.r_n_9\,
      addrb(15 downto 12) => addrb(16 downto 13),
      addrb(11 downto 0) => addrb(11 downto 0),
      \addrb_12__s_port_\ => \ramloop[31].ram.r_n_10\,
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(8 downto 0),
      doutb_array(8 downto 0) => doutb_array(143 downto 135),
      enb => enb,
      wea(0) => wea(0)
    );
\ramloop[16].ram.r\: entity work.\vga_ram_blk_mem_gen_prim_width__parameterized15\
     port map (
      addra(15 downto 12) => addra(16 downto 13),
      addra(11 downto 0) => addra(11 downto 0),
      addrb(15 downto 12) => addrb(16 downto 13),
      addrb(11 downto 0) => addrb(11 downto 0),
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(8 downto 0),
      doutb_array(8 downto 0) => doutb_array(152 downto 144),
      ena => \ramloop[20].ram.r_n_9\,
      enb => enb,
      enb_0 => \ramloop[20].ram.r_n_10\,
      wea(0) => wea(0)
    );
\ramloop[17].ram.r\: entity work.\vga_ram_blk_mem_gen_prim_width__parameterized16\
     port map (
      addra(15 downto 12) => addra(16 downto 13),
      addra(11 downto 0) => addra(11 downto 0),
      \addra_12__s_port_\ => \ramloop[31].ram.r_n_9\,
      addrb(15 downto 12) => addrb(16 downto 13),
      addrb(11 downto 0) => addrb(11 downto 0),
      \addrb_12__s_port_\ => \ramloop[31].ram.r_n_10\,
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(8 downto 0),
      doutb_array(8 downto 0) => doutb_array(161 downto 153),
      enb => enb,
      wea(0) => wea(0)
    );
\ramloop[18].ram.r\: entity work.\vga_ram_blk_mem_gen_prim_width__parameterized17\
     port map (
      addra(15 downto 12) => addra(16 downto 13),
      addra(11 downto 0) => addra(11 downto 0),
      addrb(15 downto 12) => addrb(16 downto 13),
      addrb(11 downto 0) => addrb(11 downto 0),
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(8 downto 0),
      doutb_array(8 downto 0) => doutb_array(170 downto 162),
      ena => \ramloop[20].ram.r_n_9\,
      enb => enb,
      enb_0 => \ramloop[20].ram.r_n_10\,
      wea(0) => wea(0)
    );
\ramloop[19].ram.r\: entity work.\vga_ram_blk_mem_gen_prim_width__parameterized18\
     port map (
      addra(15 downto 12) => addra(16 downto 13),
      addra(11 downto 0) => addra(11 downto 0),
      \addra_12__s_port_\ => \ramloop[31].ram.r_n_9\,
      addrb(15 downto 12) => addrb(16 downto 13),
      addrb(11 downto 0) => addrb(11 downto 0),
      \addrb_12__s_port_\ => \ramloop[31].ram.r_n_10\,
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(8 downto 0),
      doutb_array(8 downto 0) => doutb_array(179 downto 171),
      enb => enb,
      wea(0) => wea(0)
    );
\ramloop[1].ram.r\: entity work.\vga_ram_blk_mem_gen_prim_width__parameterized0\
     port map (
      addra(15 downto 12) => addra(16 downto 13),
      addra(11 downto 0) => addra(11 downto 0),
      \addra_12__s_port_\ => \ramloop[31].ram.r_n_9\,
      addrb(15 downto 12) => addrb(16 downto 13),
      addrb(11 downto 0) => addrb(11 downto 0),
      \addrb_12__s_port_\ => \ramloop[31].ram.r_n_10\,
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(8 downto 0),
      doutb_array(8 downto 0) => doutb_array(17 downto 9),
      enb => enb,
      wea(0) => wea(0)
    );
\ramloop[20].ram.r\: entity work.\vga_ram_blk_mem_gen_prim_width__parameterized19\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ => \ramloop[20].ram.r_n_9\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ => \ramloop[20].ram.r_n_10\,
      addra(18 downto 0) => addra(18 downto 0),
      addrb(18 downto 0) => addrb(18 downto 0),
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(8 downto 0),
      doutb_array(8 downto 0) => doutb_array(188 downto 180),
      ena => ena,
      enb => enb,
      wea(0) => wea(0)
    );
\ramloop[21].ram.r\: entity work.\vga_ram_blk_mem_gen_prim_width__parameterized20\
     port map (
      addra(15 downto 12) => addra(16 downto 13),
      addra(11 downto 0) => addra(11 downto 0),
      \addra_12__s_port_\ => \ramloop[31].ram.r_n_9\,
      addrb(15 downto 12) => addrb(16 downto 13),
      addrb(11 downto 0) => addrb(11 downto 0),
      \addrb_12__s_port_\ => \ramloop[31].ram.r_n_10\,
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(8 downto 0),
      doutb_array(8 downto 0) => doutb_array(197 downto 189),
      enb => enb,
      wea(0) => wea(0)
    );
\ramloop[22].ram.r\: entity work.\vga_ram_blk_mem_gen_prim_width__parameterized21\
     port map (
      addra(15 downto 12) => addra(16 downto 13),
      addra(11 downto 0) => addra(11 downto 0),
      addrb(15 downto 12) => addrb(16 downto 13),
      addrb(11 downto 0) => addrb(11 downto 0),
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(8 downto 0),
      doutb_array(8 downto 0) => doutb_array(206 downto 198),
      ena => \ramloop[20].ram.r_n_9\,
      enb => enb,
      enb_0 => \ramloop[20].ram.r_n_10\,
      wea(0) => wea(0)
    );
\ramloop[23].ram.r\: entity work.\vga_ram_blk_mem_gen_prim_width__parameterized22\
     port map (
      addra(15 downto 12) => addra(16 downto 13),
      addra(11 downto 0) => addra(11 downto 0),
      \addra_12__s_port_\ => \ramloop[31].ram.r_n_9\,
      addrb(15 downto 12) => addrb(16 downto 13),
      addrb(11 downto 0) => addrb(11 downto 0),
      \addrb_12__s_port_\ => \ramloop[31].ram.r_n_10\,
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(8 downto 0),
      doutb_array(8 downto 0) => doutb_array(215 downto 207),
      enb => enb,
      wea(0) => wea(0)
    );
\ramloop[24].ram.r\: entity work.\vga_ram_blk_mem_gen_prim_width__parameterized23\
     port map (
      addra(15 downto 12) => addra(16 downto 13),
      addra(11 downto 0) => addra(11 downto 0),
      addrb(15 downto 12) => addrb(16 downto 13),
      addrb(11 downto 0) => addrb(11 downto 0),
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(8 downto 0),
      doutb_array(8 downto 0) => doutb_array(224 downto 216),
      ena => \ramloop[20].ram.r_n_9\,
      enb => enb,
      enb_0 => \ramloop[20].ram.r_n_10\,
      wea(0) => wea(0)
    );
\ramloop[25].ram.r\: entity work.\vga_ram_blk_mem_gen_prim_width__parameterized24\
     port map (
      addra(15 downto 12) => addra(16 downto 13),
      addra(11 downto 0) => addra(11 downto 0),
      \addra_12__s_port_\ => \ramloop[31].ram.r_n_9\,
      addrb(15 downto 12) => addrb(16 downto 13),
      addrb(11 downto 0) => addrb(11 downto 0),
      \addrb_12__s_port_\ => \ramloop[31].ram.r_n_10\,
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(8 downto 0),
      doutb_array(8 downto 0) => doutb_array(233 downto 225),
      enb => enb,
      wea(0) => wea(0)
    );
\ramloop[26].ram.r\: entity work.\vga_ram_blk_mem_gen_prim_width__parameterized25\
     port map (
      addra(15 downto 12) => addra(16 downto 13),
      addra(11 downto 0) => addra(11 downto 0),
      addrb(15 downto 12) => addrb(16 downto 13),
      addrb(11 downto 0) => addrb(11 downto 0),
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(8 downto 0),
      doutb_array(8 downto 0) => doutb_array(242 downto 234),
      ena => \ramloop[20].ram.r_n_9\,
      enb => enb,
      enb_0 => \ramloop[20].ram.r_n_10\,
      wea(0) => wea(0)
    );
\ramloop[27].ram.r\: entity work.\vga_ram_blk_mem_gen_prim_width__parameterized26\
     port map (
      addra(15 downto 12) => addra(16 downto 13),
      addra(11 downto 0) => addra(11 downto 0),
      \addra_12__s_port_\ => \ramloop[31].ram.r_n_9\,
      addrb(15 downto 12) => addrb(16 downto 13),
      addrb(11 downto 0) => addrb(11 downto 0),
      \addrb_12__s_port_\ => \ramloop[31].ram.r_n_10\,
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(8 downto 0),
      doutb_array(8 downto 0) => doutb_array(251 downto 243),
      enb => enb,
      wea(0) => wea(0)
    );
\ramloop[28].ram.r\: entity work.\vga_ram_blk_mem_gen_prim_width__parameterized27\
     port map (
      addra(15 downto 12) => addra(16 downto 13),
      addra(11 downto 0) => addra(11 downto 0),
      addrb(15 downto 12) => addrb(16 downto 13),
      addrb(11 downto 0) => addrb(11 downto 0),
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(8 downto 0),
      doutb_array(8 downto 0) => doutb_array(260 downto 252),
      ena => \ramloop[20].ram.r_n_9\,
      enb => enb,
      enb_0 => \ramloop[20].ram.r_n_10\,
      wea(0) => wea(0)
    );
\ramloop[29].ram.r\: entity work.\vga_ram_blk_mem_gen_prim_width__parameterized28\
     port map (
      addra(15 downto 12) => addra(16 downto 13),
      addra(11 downto 0) => addra(11 downto 0),
      \addra_12__s_port_\ => \ramloop[31].ram.r_n_9\,
      addrb(15 downto 12) => addrb(16 downto 13),
      addrb(11 downto 0) => addrb(11 downto 0),
      \addrb_12__s_port_\ => \ramloop[31].ram.r_n_10\,
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(8 downto 0),
      doutb_array(8 downto 0) => doutb_array(269 downto 261),
      enb => enb,
      wea(0) => wea(0)
    );
\ramloop[2].ram.r\: entity work.\vga_ram_blk_mem_gen_prim_width__parameterized1\
     port map (
      addra(15 downto 12) => addra(16 downto 13),
      addra(11 downto 0) => addra(11 downto 0),
      addrb(15 downto 12) => addrb(16 downto 13),
      addrb(11 downto 0) => addrb(11 downto 0),
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(8 downto 0),
      doutb_array(8 downto 0) => doutb_array(26 downto 18),
      ena => \ramloop[20].ram.r_n_9\,
      enb => enb,
      enb_0 => \ramloop[20].ram.r_n_10\,
      wea(0) => wea(0)
    );
\ramloop[30].ram.r\: entity work.\vga_ram_blk_mem_gen_prim_width__parameterized29\
     port map (
      addra(15 downto 12) => addra(16 downto 13),
      addra(11 downto 0) => addra(11 downto 0),
      addrb(15 downto 12) => addrb(16 downto 13),
      addrb(11 downto 0) => addrb(11 downto 0),
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(8 downto 0),
      doutb_array(8 downto 0) => doutb_array(278 downto 270),
      ena => \ramloop[20].ram.r_n_9\,
      enb => enb,
      enb_0 => \ramloop[20].ram.r_n_10\,
      wea(0) => wea(0)
    );
\ramloop[31].ram.r\: entity work.\vga_ram_blk_mem_gen_prim_width__parameterized30\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ => \ramloop[31].ram.r_n_9\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ => \ramloop[31].ram.r_n_10\,
      addra(18 downto 0) => addra(18 downto 0),
      addrb(18 downto 0) => addrb(18 downto 0),
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(8 downto 0),
      doutb_array(8 downto 0) => doutb_array(287 downto 279),
      ena => ena,
      enb => enb,
      wea(0) => wea(0)
    );
\ramloop[32].ram.r\: entity work.\vga_ram_blk_mem_gen_prim_width__parameterized31\
     port map (
      addra(15 downto 12) => addra(16 downto 13),
      addra(11 downto 0) => addra(11 downto 0),
      addrb(15 downto 12) => addrb(16 downto 13),
      addrb(11 downto 0) => addrb(11 downto 0),
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(8 downto 0),
      doutb_array(8 downto 0) => doutb_array(296 downto 288),
      ena => \ramloop[52].ram.r_n_9\,
      enb => enb,
      enb_0 => \ramloop[52].ram.r_n_10\,
      wea(0) => wea(0)
    );
\ramloop[33].ram.r\: entity work.\vga_ram_blk_mem_gen_prim_width__parameterized32\
     port map (
      addra(15 downto 12) => addra(16 downto 13),
      addra(11 downto 0) => addra(11 downto 0),
      \addra_12__s_port_\ => \ramloop[63].ram.r_n_9\,
      addrb(15 downto 12) => addrb(16 downto 13),
      addrb(11 downto 0) => addrb(11 downto 0),
      \addrb_12__s_port_\ => \ramloop[63].ram.r_n_10\,
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(8 downto 0),
      doutb_array(8 downto 0) => doutb_array(305 downto 297),
      enb => enb,
      wea(0) => wea(0)
    );
\ramloop[34].ram.r\: entity work.\vga_ram_blk_mem_gen_prim_width__parameterized33\
     port map (
      addra(15 downto 12) => addra(16 downto 13),
      addra(11 downto 0) => addra(11 downto 0),
      addrb(15 downto 12) => addrb(16 downto 13),
      addrb(11 downto 0) => addrb(11 downto 0),
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(8 downto 0),
      doutb_array(8 downto 0) => doutb_array(314 downto 306),
      ena => \ramloop[52].ram.r_n_9\,
      enb => enb,
      enb_0 => \ramloop[52].ram.r_n_10\,
      wea(0) => wea(0)
    );
\ramloop[35].ram.r\: entity work.\vga_ram_blk_mem_gen_prim_width__parameterized34\
     port map (
      addra(15 downto 12) => addra(16 downto 13),
      addra(11 downto 0) => addra(11 downto 0),
      \addra_12__s_port_\ => \ramloop[63].ram.r_n_9\,
      addrb(15 downto 12) => addrb(16 downto 13),
      addrb(11 downto 0) => addrb(11 downto 0),
      \addrb_12__s_port_\ => \ramloop[63].ram.r_n_10\,
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(8 downto 0),
      doutb_array(8 downto 0) => doutb_array(323 downto 315),
      enb => enb,
      wea(0) => wea(0)
    );
\ramloop[36].ram.r\: entity work.\vga_ram_blk_mem_gen_prim_width__parameterized35\
     port map (
      addra(15 downto 12) => addra(16 downto 13),
      addra(11 downto 0) => addra(11 downto 0),
      addrb(15 downto 12) => addrb(16 downto 13),
      addrb(11 downto 0) => addrb(11 downto 0),
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(8 downto 0),
      doutb_array(8 downto 0) => doutb_array(332 downto 324),
      ena => \ramloop[52].ram.r_n_9\,
      enb => enb,
      enb_0 => \ramloop[52].ram.r_n_10\,
      wea(0) => wea(0)
    );
\ramloop[37].ram.r\: entity work.\vga_ram_blk_mem_gen_prim_width__parameterized36\
     port map (
      addra(15 downto 12) => addra(16 downto 13),
      addra(11 downto 0) => addra(11 downto 0),
      \addra_12__s_port_\ => \ramloop[63].ram.r_n_9\,
      addrb(15 downto 12) => addrb(16 downto 13),
      addrb(11 downto 0) => addrb(11 downto 0),
      \addrb_12__s_port_\ => \ramloop[63].ram.r_n_10\,
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(8 downto 0),
      doutb_array(8 downto 0) => doutb_array(341 downto 333),
      enb => enb,
      wea(0) => wea(0)
    );
\ramloop[38].ram.r\: entity work.\vga_ram_blk_mem_gen_prim_width__parameterized37\
     port map (
      addra(15 downto 12) => addra(16 downto 13),
      addra(11 downto 0) => addra(11 downto 0),
      addrb(15 downto 12) => addrb(16 downto 13),
      addrb(11 downto 0) => addrb(11 downto 0),
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(8 downto 0),
      doutb_array(8 downto 0) => doutb_array(350 downto 342),
      ena => \ramloop[52].ram.r_n_9\,
      enb => enb,
      enb_0 => \ramloop[52].ram.r_n_10\,
      wea(0) => wea(0)
    );
\ramloop[39].ram.r\: entity work.\vga_ram_blk_mem_gen_prim_width__parameterized38\
     port map (
      addra(15 downto 12) => addra(16 downto 13),
      addra(11 downto 0) => addra(11 downto 0),
      \addra_12__s_port_\ => \ramloop[63].ram.r_n_9\,
      addrb(15 downto 12) => addrb(16 downto 13),
      addrb(11 downto 0) => addrb(11 downto 0),
      \addrb_12__s_port_\ => \ramloop[63].ram.r_n_10\,
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(8 downto 0),
      doutb_array(8 downto 0) => doutb_array(359 downto 351),
      enb => enb,
      wea(0) => wea(0)
    );
\ramloop[3].ram.r\: entity work.\vga_ram_blk_mem_gen_prim_width__parameterized2\
     port map (
      addra(15 downto 12) => addra(16 downto 13),
      addra(11 downto 0) => addra(11 downto 0),
      \addra_12__s_port_\ => \ramloop[31].ram.r_n_9\,
      addrb(15 downto 12) => addrb(16 downto 13),
      addrb(11 downto 0) => addrb(11 downto 0),
      \addrb_12__s_port_\ => \ramloop[31].ram.r_n_10\,
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(8 downto 0),
      doutb_array(8 downto 0) => doutb_array(35 downto 27),
      enb => enb,
      wea(0) => wea(0)
    );
\ramloop[40].ram.r\: entity work.\vga_ram_blk_mem_gen_prim_width__parameterized39\
     port map (
      addra(15 downto 12) => addra(16 downto 13),
      addra(11 downto 0) => addra(11 downto 0),
      addrb(15 downto 12) => addrb(16 downto 13),
      addrb(11 downto 0) => addrb(11 downto 0),
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(8 downto 0),
      doutb_array(8 downto 0) => doutb_array(368 downto 360),
      ena => \ramloop[52].ram.r_n_9\,
      enb => enb,
      enb_0 => \ramloop[52].ram.r_n_10\,
      wea(0) => wea(0)
    );
\ramloop[41].ram.r\: entity work.\vga_ram_blk_mem_gen_prim_width__parameterized40\
     port map (
      addra(15 downto 12) => addra(16 downto 13),
      addra(11 downto 0) => addra(11 downto 0),
      \addra_12__s_port_\ => \ramloop[63].ram.r_n_9\,
      addrb(15 downto 12) => addrb(16 downto 13),
      addrb(11 downto 0) => addrb(11 downto 0),
      \addrb_12__s_port_\ => \ramloop[63].ram.r_n_10\,
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(8 downto 0),
      doutb_array(8 downto 0) => doutb_array(377 downto 369),
      enb => enb,
      wea(0) => wea(0)
    );
\ramloop[42].ram.r\: entity work.\vga_ram_blk_mem_gen_prim_width__parameterized41\
     port map (
      addra(15 downto 12) => addra(16 downto 13),
      addra(11 downto 0) => addra(11 downto 0),
      addrb(15 downto 12) => addrb(16 downto 13),
      addrb(11 downto 0) => addrb(11 downto 0),
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(8 downto 0),
      doutb_array(8 downto 0) => doutb_array(386 downto 378),
      ena => \ramloop[52].ram.r_n_9\,
      enb => enb,
      enb_0 => \ramloop[52].ram.r_n_10\,
      wea(0) => wea(0)
    );
\ramloop[43].ram.r\: entity work.\vga_ram_blk_mem_gen_prim_width__parameterized42\
     port map (
      addra(15 downto 12) => addra(16 downto 13),
      addra(11 downto 0) => addra(11 downto 0),
      \addra_12__s_port_\ => \ramloop[63].ram.r_n_9\,
      addrb(15 downto 12) => addrb(16 downto 13),
      addrb(11 downto 0) => addrb(11 downto 0),
      \addrb_12__s_port_\ => \ramloop[63].ram.r_n_10\,
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(8 downto 0),
      doutb_array(8 downto 0) => doutb_array(395 downto 387),
      enb => enb,
      wea(0) => wea(0)
    );
\ramloop[44].ram.r\: entity work.\vga_ram_blk_mem_gen_prim_width__parameterized43\
     port map (
      addra(15 downto 12) => addra(16 downto 13),
      addra(11 downto 0) => addra(11 downto 0),
      addrb(15 downto 12) => addrb(16 downto 13),
      addrb(11 downto 0) => addrb(11 downto 0),
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(8 downto 0),
      doutb_array(8 downto 0) => doutb_array(404 downto 396),
      ena => \ramloop[52].ram.r_n_9\,
      enb => enb,
      enb_0 => \ramloop[52].ram.r_n_10\,
      wea(0) => wea(0)
    );
\ramloop[45].ram.r\: entity work.\vga_ram_blk_mem_gen_prim_width__parameterized44\
     port map (
      addra(15 downto 12) => addra(16 downto 13),
      addra(11 downto 0) => addra(11 downto 0),
      \addra_12__s_port_\ => \ramloop[63].ram.r_n_9\,
      addrb(15 downto 12) => addrb(16 downto 13),
      addrb(11 downto 0) => addrb(11 downto 0),
      \addrb_12__s_port_\ => \ramloop[63].ram.r_n_10\,
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(8 downto 0),
      doutb_array(8 downto 0) => doutb_array(413 downto 405),
      enb => enb,
      wea(0) => wea(0)
    );
\ramloop[46].ram.r\: entity work.\vga_ram_blk_mem_gen_prim_width__parameterized45\
     port map (
      addra(15 downto 12) => addra(16 downto 13),
      addra(11 downto 0) => addra(11 downto 0),
      addrb(15 downto 12) => addrb(16 downto 13),
      addrb(11 downto 0) => addrb(11 downto 0),
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(8 downto 0),
      doutb_array(8 downto 0) => doutb_array(422 downto 414),
      ena => \ramloop[52].ram.r_n_9\,
      enb => enb,
      enb_0 => \ramloop[52].ram.r_n_10\,
      wea(0) => wea(0)
    );
\ramloop[47].ram.r\: entity work.\vga_ram_blk_mem_gen_prim_width__parameterized46\
     port map (
      addra(15 downto 12) => addra(16 downto 13),
      addra(11 downto 0) => addra(11 downto 0),
      \addra_12__s_port_\ => \ramloop[63].ram.r_n_9\,
      addrb(15 downto 12) => addrb(16 downto 13),
      addrb(11 downto 0) => addrb(11 downto 0),
      \addrb_12__s_port_\ => \ramloop[63].ram.r_n_10\,
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(8 downto 0),
      doutb_array(8 downto 0) => doutb_array(431 downto 423),
      enb => enb,
      wea(0) => wea(0)
    );
\ramloop[48].ram.r\: entity work.\vga_ram_blk_mem_gen_prim_width__parameterized47\
     port map (
      addra(15 downto 12) => addra(16 downto 13),
      addra(11 downto 0) => addra(11 downto 0),
      addrb(15 downto 12) => addrb(16 downto 13),
      addrb(11 downto 0) => addrb(11 downto 0),
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(8 downto 0),
      doutb_array(8 downto 0) => doutb_array(440 downto 432),
      ena => \ramloop[52].ram.r_n_9\,
      enb => enb,
      enb_0 => \ramloop[52].ram.r_n_10\,
      wea(0) => wea(0)
    );
\ramloop[49].ram.r\: entity work.\vga_ram_blk_mem_gen_prim_width__parameterized48\
     port map (
      addra(15 downto 12) => addra(16 downto 13),
      addra(11 downto 0) => addra(11 downto 0),
      \addra_12__s_port_\ => \ramloop[63].ram.r_n_9\,
      addrb(15 downto 12) => addrb(16 downto 13),
      addrb(11 downto 0) => addrb(11 downto 0),
      \addrb_12__s_port_\ => \ramloop[63].ram.r_n_10\,
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(8 downto 0),
      doutb_array(8 downto 0) => doutb_array(449 downto 441),
      enb => enb,
      wea(0) => wea(0)
    );
\ramloop[4].ram.r\: entity work.\vga_ram_blk_mem_gen_prim_width__parameterized3\
     port map (
      addra(15 downto 12) => addra(16 downto 13),
      addra(11 downto 0) => addra(11 downto 0),
      addrb(15 downto 12) => addrb(16 downto 13),
      addrb(11 downto 0) => addrb(11 downto 0),
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(8 downto 0),
      doutb_array(8 downto 0) => doutb_array(44 downto 36),
      ena => \ramloop[20].ram.r_n_9\,
      enb => enb,
      enb_0 => \ramloop[20].ram.r_n_10\,
      wea(0) => wea(0)
    );
\ramloop[50].ram.r\: entity work.\vga_ram_blk_mem_gen_prim_width__parameterized49\
     port map (
      addra(15 downto 12) => addra(16 downto 13),
      addra(11 downto 0) => addra(11 downto 0),
      addrb(15 downto 12) => addrb(16 downto 13),
      addrb(11 downto 0) => addrb(11 downto 0),
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(8 downto 0),
      doutb_array(8 downto 0) => doutb_array(458 downto 450),
      ena => \ramloop[52].ram.r_n_9\,
      enb => enb,
      enb_0 => \ramloop[52].ram.r_n_10\,
      wea(0) => wea(0)
    );
\ramloop[51].ram.r\: entity work.\vga_ram_blk_mem_gen_prim_width__parameterized50\
     port map (
      addra(15 downto 12) => addra(16 downto 13),
      addra(11 downto 0) => addra(11 downto 0),
      \addra_12__s_port_\ => \ramloop[63].ram.r_n_9\,
      addrb(15 downto 12) => addrb(16 downto 13),
      addrb(11 downto 0) => addrb(11 downto 0),
      \addrb_12__s_port_\ => \ramloop[63].ram.r_n_10\,
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(8 downto 0),
      doutb_array(8 downto 0) => doutb_array(467 downto 459),
      enb => enb,
      wea(0) => wea(0)
    );
\ramloop[52].ram.r\: entity work.\vga_ram_blk_mem_gen_prim_width__parameterized51\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ => \ramloop[52].ram.r_n_9\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ => \ramloop[52].ram.r_n_10\,
      addra(18 downto 0) => addra(18 downto 0),
      addrb(18 downto 0) => addrb(18 downto 0),
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(8 downto 0),
      doutb_array(8 downto 0) => doutb_array(476 downto 468),
      ena => ena,
      enb => enb,
      wea(0) => wea(0)
    );
\ramloop[53].ram.r\: entity work.\vga_ram_blk_mem_gen_prim_width__parameterized52\
     port map (
      addra(15 downto 12) => addra(16 downto 13),
      addra(11 downto 0) => addra(11 downto 0),
      \addra_12__s_port_\ => \ramloop[63].ram.r_n_9\,
      addrb(15 downto 12) => addrb(16 downto 13),
      addrb(11 downto 0) => addrb(11 downto 0),
      \addrb_12__s_port_\ => \ramloop[63].ram.r_n_10\,
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(8 downto 0),
      doutb_array(8 downto 0) => doutb_array(485 downto 477),
      enb => enb,
      wea(0) => wea(0)
    );
\ramloop[54].ram.r\: entity work.\vga_ram_blk_mem_gen_prim_width__parameterized53\
     port map (
      addra(15 downto 12) => addra(16 downto 13),
      addra(11 downto 0) => addra(11 downto 0),
      addrb(15 downto 12) => addrb(16 downto 13),
      addrb(11 downto 0) => addrb(11 downto 0),
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(8 downto 0),
      doutb_array(8 downto 0) => doutb_array(494 downto 486),
      ena => \ramloop[52].ram.r_n_9\,
      enb => enb,
      enb_0 => \ramloop[52].ram.r_n_10\,
      wea(0) => wea(0)
    );
\ramloop[55].ram.r\: entity work.\vga_ram_blk_mem_gen_prim_width__parameterized54\
     port map (
      addra(15 downto 12) => addra(16 downto 13),
      addra(11 downto 0) => addra(11 downto 0),
      \addra_12__s_port_\ => \ramloop[63].ram.r_n_9\,
      addrb(15 downto 12) => addrb(16 downto 13),
      addrb(11 downto 0) => addrb(11 downto 0),
      \addrb_12__s_port_\ => \ramloop[63].ram.r_n_10\,
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(8 downto 0),
      doutb_array(8 downto 0) => doutb_array(503 downto 495),
      enb => enb,
      wea(0) => wea(0)
    );
\ramloop[56].ram.r\: entity work.\vga_ram_blk_mem_gen_prim_width__parameterized55\
     port map (
      addra(15 downto 12) => addra(16 downto 13),
      addra(11 downto 0) => addra(11 downto 0),
      addrb(15 downto 12) => addrb(16 downto 13),
      addrb(11 downto 0) => addrb(11 downto 0),
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(8 downto 0),
      doutb_array(8 downto 0) => doutb_array(512 downto 504),
      ena => \ramloop[52].ram.r_n_9\,
      enb => enb,
      enb_0 => \ramloop[52].ram.r_n_10\,
      wea(0) => wea(0)
    );
\ramloop[57].ram.r\: entity work.\vga_ram_blk_mem_gen_prim_width__parameterized56\
     port map (
      addra(15 downto 12) => addra(16 downto 13),
      addra(11 downto 0) => addra(11 downto 0),
      \addra_12__s_port_\ => \ramloop[63].ram.r_n_9\,
      addrb(15 downto 12) => addrb(16 downto 13),
      addrb(11 downto 0) => addrb(11 downto 0),
      \addrb_12__s_port_\ => \ramloop[63].ram.r_n_10\,
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(8 downto 0),
      doutb_array(8 downto 0) => doutb_array(521 downto 513),
      enb => enb,
      wea(0) => wea(0)
    );
\ramloop[58].ram.r\: entity work.\vga_ram_blk_mem_gen_prim_width__parameterized57\
     port map (
      addra(15 downto 12) => addra(16 downto 13),
      addra(11 downto 0) => addra(11 downto 0),
      addrb(15 downto 12) => addrb(16 downto 13),
      addrb(11 downto 0) => addrb(11 downto 0),
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(8 downto 0),
      doutb_array(8 downto 0) => doutb_array(530 downto 522),
      ena => \ramloop[52].ram.r_n_9\,
      enb => enb,
      enb_0 => \ramloop[52].ram.r_n_10\,
      wea(0) => wea(0)
    );
\ramloop[59].ram.r\: entity work.\vga_ram_blk_mem_gen_prim_width__parameterized58\
     port map (
      addra(15 downto 12) => addra(16 downto 13),
      addra(11 downto 0) => addra(11 downto 0),
      \addra_12__s_port_\ => \ramloop[63].ram.r_n_9\,
      addrb(15 downto 12) => addrb(16 downto 13),
      addrb(11 downto 0) => addrb(11 downto 0),
      \addrb_12__s_port_\ => \ramloop[63].ram.r_n_10\,
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(8 downto 0),
      doutb_array(8 downto 0) => doutb_array(539 downto 531),
      enb => enb,
      wea(0) => wea(0)
    );
\ramloop[5].ram.r\: entity work.\vga_ram_blk_mem_gen_prim_width__parameterized4\
     port map (
      addra(15 downto 12) => addra(16 downto 13),
      addra(11 downto 0) => addra(11 downto 0),
      \addra_12__s_port_\ => \ramloop[31].ram.r_n_9\,
      addrb(15 downto 12) => addrb(16 downto 13),
      addrb(11 downto 0) => addrb(11 downto 0),
      \addrb_12__s_port_\ => \ramloop[31].ram.r_n_10\,
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(8 downto 0),
      doutb_array(8 downto 0) => doutb_array(53 downto 45),
      enb => enb,
      wea(0) => wea(0)
    );
\ramloop[60].ram.r\: entity work.\vga_ram_blk_mem_gen_prim_width__parameterized59\
     port map (
      addra(15 downto 12) => addra(16 downto 13),
      addra(11 downto 0) => addra(11 downto 0),
      addrb(15 downto 12) => addrb(16 downto 13),
      addrb(11 downto 0) => addrb(11 downto 0),
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(8 downto 0),
      doutb_array(8 downto 0) => doutb_array(548 downto 540),
      ena => \ramloop[52].ram.r_n_9\,
      enb => enb,
      enb_0 => \ramloop[52].ram.r_n_10\,
      wea(0) => wea(0)
    );
\ramloop[61].ram.r\: entity work.\vga_ram_blk_mem_gen_prim_width__parameterized60\
     port map (
      addra(15 downto 12) => addra(16 downto 13),
      addra(11 downto 0) => addra(11 downto 0),
      \addra_12__s_port_\ => \ramloop[63].ram.r_n_9\,
      addrb(15 downto 12) => addrb(16 downto 13),
      addrb(11 downto 0) => addrb(11 downto 0),
      \addrb_12__s_port_\ => \ramloop[63].ram.r_n_10\,
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(8 downto 0),
      doutb_array(8 downto 0) => doutb_array(557 downto 549),
      enb => enb,
      wea(0) => wea(0)
    );
\ramloop[62].ram.r\: entity work.\vga_ram_blk_mem_gen_prim_width__parameterized61\
     port map (
      addra(15 downto 12) => addra(16 downto 13),
      addra(11 downto 0) => addra(11 downto 0),
      addrb(15 downto 12) => addrb(16 downto 13),
      addrb(11 downto 0) => addrb(11 downto 0),
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(8 downto 0),
      doutb_array(8 downto 0) => doutb_array(566 downto 558),
      ena => \ramloop[52].ram.r_n_9\,
      enb => enb,
      enb_0 => \ramloop[52].ram.r_n_10\,
      wea(0) => wea(0)
    );
\ramloop[63].ram.r\: entity work.\vga_ram_blk_mem_gen_prim_width__parameterized62\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ => \ramloop[63].ram.r_n_9\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ => \ramloop[63].ram.r_n_10\,
      addra(18 downto 0) => addra(18 downto 0),
      addrb(18 downto 0) => addrb(18 downto 0),
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(8 downto 0),
      doutb_array(8 downto 0) => doutb_array(575 downto 567),
      ena => ena,
      enb => enb,
      wea(0) => wea(0)
    );
\ramloop[64].ram.r\: entity work.\vga_ram_blk_mem_gen_prim_width__parameterized63\
     port map (
      addra(15 downto 12) => addra(16 downto 13),
      addra(11 downto 0) => addra(11 downto 0),
      addrb(15 downto 12) => addrb(16 downto 13),
      addrb(11 downto 0) => addrb(11 downto 0),
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(8 downto 0),
      doutb_array(8 downto 0) => doutb_array(584 downto 576),
      ena => \ramloop[84].ram.r_n_9\,
      enb => enb,
      enb_0 => \ramloop[84].ram.r_n_10\,
      wea(0) => wea(0)
    );
\ramloop[65].ram.r\: entity work.\vga_ram_blk_mem_gen_prim_width__parameterized64\
     port map (
      addra(15 downto 12) => addra(16 downto 13),
      addra(11 downto 0) => addra(11 downto 0),
      \addra_12__s_port_\ => \ramloop[95].ram.r_n_9\,
      addrb(15 downto 12) => addrb(16 downto 13),
      addrb(11 downto 0) => addrb(11 downto 0),
      \addrb_12__s_port_\ => \ramloop[95].ram.r_n_10\,
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(8 downto 0),
      doutb_array(8 downto 0) => doutb_array(593 downto 585),
      enb => enb,
      wea(0) => wea(0)
    );
\ramloop[66].ram.r\: entity work.\vga_ram_blk_mem_gen_prim_width__parameterized65\
     port map (
      addra(15 downto 12) => addra(16 downto 13),
      addra(11 downto 0) => addra(11 downto 0),
      addrb(15 downto 12) => addrb(16 downto 13),
      addrb(11 downto 0) => addrb(11 downto 0),
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(8 downto 0),
      doutb_array(8 downto 0) => doutb_array(602 downto 594),
      ena => \ramloop[84].ram.r_n_9\,
      enb => enb,
      enb_0 => \ramloop[84].ram.r_n_10\,
      wea(0) => wea(0)
    );
\ramloop[67].ram.r\: entity work.\vga_ram_blk_mem_gen_prim_width__parameterized66\
     port map (
      addra(15 downto 12) => addra(16 downto 13),
      addra(11 downto 0) => addra(11 downto 0),
      \addra_12__s_port_\ => \ramloop[95].ram.r_n_9\,
      addrb(15 downto 12) => addrb(16 downto 13),
      addrb(11 downto 0) => addrb(11 downto 0),
      \addrb_12__s_port_\ => \ramloop[95].ram.r_n_10\,
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(8 downto 0),
      doutb_array(8 downto 0) => doutb_array(611 downto 603),
      enb => enb,
      wea(0) => wea(0)
    );
\ramloop[68].ram.r\: entity work.\vga_ram_blk_mem_gen_prim_width__parameterized67\
     port map (
      addra(15 downto 12) => addra(16 downto 13),
      addra(11 downto 0) => addra(11 downto 0),
      addrb(15 downto 12) => addrb(16 downto 13),
      addrb(11 downto 0) => addrb(11 downto 0),
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(8 downto 0),
      doutb_array(8 downto 0) => doutb_array(620 downto 612),
      ena => \ramloop[84].ram.r_n_9\,
      enb => enb,
      enb_0 => \ramloop[84].ram.r_n_10\,
      wea(0) => wea(0)
    );
\ramloop[69].ram.r\: entity work.\vga_ram_blk_mem_gen_prim_width__parameterized68\
     port map (
      addra(15 downto 12) => addra(16 downto 13),
      addra(11 downto 0) => addra(11 downto 0),
      \addra_12__s_port_\ => \ramloop[95].ram.r_n_9\,
      addrb(15 downto 12) => addrb(16 downto 13),
      addrb(11 downto 0) => addrb(11 downto 0),
      \addrb_12__s_port_\ => \ramloop[95].ram.r_n_10\,
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(8 downto 0),
      doutb_array(8 downto 0) => doutb_array(629 downto 621),
      enb => enb,
      wea(0) => wea(0)
    );
\ramloop[6].ram.r\: entity work.\vga_ram_blk_mem_gen_prim_width__parameterized5\
     port map (
      addra(15 downto 12) => addra(16 downto 13),
      addra(11 downto 0) => addra(11 downto 0),
      addrb(15 downto 12) => addrb(16 downto 13),
      addrb(11 downto 0) => addrb(11 downto 0),
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(8 downto 0),
      doutb_array(8 downto 0) => doutb_array(62 downto 54),
      ena => \ramloop[20].ram.r_n_9\,
      enb => enb,
      enb_0 => \ramloop[20].ram.r_n_10\,
      wea(0) => wea(0)
    );
\ramloop[70].ram.r\: entity work.\vga_ram_blk_mem_gen_prim_width__parameterized69\
     port map (
      addra(15 downto 12) => addra(16 downto 13),
      addra(11 downto 0) => addra(11 downto 0),
      addrb(15 downto 12) => addrb(16 downto 13),
      addrb(11 downto 0) => addrb(11 downto 0),
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(8 downto 0),
      doutb_array(8 downto 0) => doutb_array(638 downto 630),
      ena => \ramloop[84].ram.r_n_9\,
      enb => enb,
      enb_0 => \ramloop[84].ram.r_n_10\,
      wea(0) => wea(0)
    );
\ramloop[71].ram.r\: entity work.\vga_ram_blk_mem_gen_prim_width__parameterized70\
     port map (
      addra(15 downto 12) => addra(16 downto 13),
      addra(11 downto 0) => addra(11 downto 0),
      \addra_12__s_port_\ => \ramloop[95].ram.r_n_9\,
      addrb(15 downto 12) => addrb(16 downto 13),
      addrb(11 downto 0) => addrb(11 downto 0),
      \addrb_12__s_port_\ => \ramloop[95].ram.r_n_10\,
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(8 downto 0),
      doutb_array(8 downto 0) => doutb_array(647 downto 639),
      enb => enb,
      wea(0) => wea(0)
    );
\ramloop[72].ram.r\: entity work.\vga_ram_blk_mem_gen_prim_width__parameterized71\
     port map (
      addra(15 downto 12) => addra(16 downto 13),
      addra(11 downto 0) => addra(11 downto 0),
      addrb(15 downto 12) => addrb(16 downto 13),
      addrb(11 downto 0) => addrb(11 downto 0),
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(8 downto 0),
      doutb_array(8 downto 0) => doutb_array(656 downto 648),
      ena => \ramloop[84].ram.r_n_9\,
      enb => enb,
      enb_0 => \ramloop[84].ram.r_n_10\,
      wea(0) => wea(0)
    );
\ramloop[73].ram.r\: entity work.\vga_ram_blk_mem_gen_prim_width__parameterized72\
     port map (
      addra(15 downto 12) => addra(16 downto 13),
      addra(11 downto 0) => addra(11 downto 0),
      \addra_12__s_port_\ => \ramloop[95].ram.r_n_9\,
      addrb(15 downto 12) => addrb(16 downto 13),
      addrb(11 downto 0) => addrb(11 downto 0),
      \addrb_12__s_port_\ => \ramloop[95].ram.r_n_10\,
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(8 downto 0),
      doutb_array(8 downto 0) => doutb_array(665 downto 657),
      enb => enb,
      wea(0) => wea(0)
    );
\ramloop[74].ram.r\: entity work.\vga_ram_blk_mem_gen_prim_width__parameterized73\
     port map (
      addra(15 downto 12) => addra(16 downto 13),
      addra(11 downto 0) => addra(11 downto 0),
      addrb(15 downto 12) => addrb(16 downto 13),
      addrb(11 downto 0) => addrb(11 downto 0),
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(8 downto 0),
      doutb_array(8 downto 0) => doutb_array(674 downto 666),
      ena => \ramloop[84].ram.r_n_9\,
      enb => enb,
      enb_0 => \ramloop[84].ram.r_n_10\,
      wea(0) => wea(0)
    );
\ramloop[75].ram.r\: entity work.\vga_ram_blk_mem_gen_prim_width__parameterized74\
     port map (
      addra(15 downto 12) => addra(16 downto 13),
      addra(11 downto 0) => addra(11 downto 0),
      \addra_12__s_port_\ => \ramloop[95].ram.r_n_9\,
      addrb(15 downto 12) => addrb(16 downto 13),
      addrb(11 downto 0) => addrb(11 downto 0),
      \addrb_12__s_port_\ => \ramloop[95].ram.r_n_10\,
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(8 downto 0),
      doutb_array(8 downto 0) => doutb_array(683 downto 675),
      enb => enb,
      wea(0) => wea(0)
    );
\ramloop[76].ram.r\: entity work.\vga_ram_blk_mem_gen_prim_width__parameterized75\
     port map (
      addra(15 downto 12) => addra(16 downto 13),
      addra(11 downto 0) => addra(11 downto 0),
      addrb(15 downto 12) => addrb(16 downto 13),
      addrb(11 downto 0) => addrb(11 downto 0),
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(8 downto 0),
      doutb_array(8 downto 0) => doutb_array(692 downto 684),
      ena => \ramloop[84].ram.r_n_9\,
      enb => enb,
      enb_0 => \ramloop[84].ram.r_n_10\,
      wea(0) => wea(0)
    );
\ramloop[77].ram.r\: entity work.\vga_ram_blk_mem_gen_prim_width__parameterized76\
     port map (
      addra(15 downto 12) => addra(16 downto 13),
      addra(11 downto 0) => addra(11 downto 0),
      \addra_12__s_port_\ => \ramloop[95].ram.r_n_9\,
      addrb(15 downto 12) => addrb(16 downto 13),
      addrb(11 downto 0) => addrb(11 downto 0),
      \addrb_12__s_port_\ => \ramloop[95].ram.r_n_10\,
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(8 downto 0),
      doutb_array(8 downto 0) => doutb_array(701 downto 693),
      enb => enb,
      wea(0) => wea(0)
    );
\ramloop[78].ram.r\: entity work.\vga_ram_blk_mem_gen_prim_width__parameterized77\
     port map (
      addra(15 downto 12) => addra(16 downto 13),
      addra(11 downto 0) => addra(11 downto 0),
      addrb(15 downto 12) => addrb(16 downto 13),
      addrb(11 downto 0) => addrb(11 downto 0),
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(8 downto 0),
      doutb_array(8 downto 0) => doutb_array(710 downto 702),
      ena => \ramloop[84].ram.r_n_9\,
      enb => enb,
      enb_0 => \ramloop[84].ram.r_n_10\,
      wea(0) => wea(0)
    );
\ramloop[79].ram.r\: entity work.\vga_ram_blk_mem_gen_prim_width__parameterized78\
     port map (
      addra(15 downto 12) => addra(16 downto 13),
      addra(11 downto 0) => addra(11 downto 0),
      \addra_12__s_port_\ => \ramloop[95].ram.r_n_9\,
      addrb(15 downto 12) => addrb(16 downto 13),
      addrb(11 downto 0) => addrb(11 downto 0),
      \addrb_12__s_port_\ => \ramloop[95].ram.r_n_10\,
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(8 downto 0),
      doutb_array(8 downto 0) => doutb_array(719 downto 711),
      enb => enb,
      wea(0) => wea(0)
    );
\ramloop[7].ram.r\: entity work.\vga_ram_blk_mem_gen_prim_width__parameterized6\
     port map (
      addra(15 downto 12) => addra(16 downto 13),
      addra(11 downto 0) => addra(11 downto 0),
      \addra_12__s_port_\ => \ramloop[31].ram.r_n_9\,
      addrb(15 downto 12) => addrb(16 downto 13),
      addrb(11 downto 0) => addrb(11 downto 0),
      \addrb_12__s_port_\ => \ramloop[31].ram.r_n_10\,
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(8 downto 0),
      doutb_array(8 downto 0) => doutb_array(71 downto 63),
      enb => enb,
      wea(0) => wea(0)
    );
\ramloop[80].ram.r\: entity work.\vga_ram_blk_mem_gen_prim_width__parameterized79\
     port map (
      addra(15 downto 12) => addra(16 downto 13),
      addra(11 downto 0) => addra(11 downto 0),
      addrb(15 downto 12) => addrb(16 downto 13),
      addrb(11 downto 0) => addrb(11 downto 0),
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(8 downto 0),
      doutb_array(8 downto 0) => doutb_array(728 downto 720),
      ena => \ramloop[84].ram.r_n_9\,
      enb => enb,
      enb_0 => \ramloop[84].ram.r_n_10\,
      wea(0) => wea(0)
    );
\ramloop[81].ram.r\: entity work.\vga_ram_blk_mem_gen_prim_width__parameterized80\
     port map (
      addra(15 downto 12) => addra(16 downto 13),
      addra(11 downto 0) => addra(11 downto 0),
      \addra_12__s_port_\ => \ramloop[95].ram.r_n_9\,
      addrb(15 downto 12) => addrb(16 downto 13),
      addrb(11 downto 0) => addrb(11 downto 0),
      \addrb_12__s_port_\ => \ramloop[95].ram.r_n_10\,
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(8 downto 0),
      doutb_array(8 downto 0) => doutb_array(737 downto 729),
      enb => enb,
      wea(0) => wea(0)
    );
\ramloop[82].ram.r\: entity work.\vga_ram_blk_mem_gen_prim_width__parameterized81\
     port map (
      addra(15 downto 12) => addra(16 downto 13),
      addra(11 downto 0) => addra(11 downto 0),
      addrb(15 downto 12) => addrb(16 downto 13),
      addrb(11 downto 0) => addrb(11 downto 0),
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(8 downto 0),
      doutb_array(8 downto 0) => doutb_array(746 downto 738),
      ena => \ramloop[84].ram.r_n_9\,
      enb => enb,
      enb_0 => \ramloop[84].ram.r_n_10\,
      wea(0) => wea(0)
    );
\ramloop[83].ram.r\: entity work.\vga_ram_blk_mem_gen_prim_width__parameterized82\
     port map (
      addra(15 downto 12) => addra(16 downto 13),
      addra(11 downto 0) => addra(11 downto 0),
      \addra_12__s_port_\ => \ramloop[95].ram.r_n_9\,
      addrb(15 downto 12) => addrb(16 downto 13),
      addrb(11 downto 0) => addrb(11 downto 0),
      \addrb_12__s_port_\ => \ramloop[95].ram.r_n_10\,
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(8 downto 0),
      doutb_array(8 downto 0) => doutb_array(755 downto 747),
      enb => enb,
      wea(0) => wea(0)
    );
\ramloop[84].ram.r\: entity work.\vga_ram_blk_mem_gen_prim_width__parameterized83\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ => \ramloop[84].ram.r_n_9\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ => \ramloop[84].ram.r_n_10\,
      addra(18 downto 0) => addra(18 downto 0),
      addrb(18 downto 0) => addrb(18 downto 0),
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(8 downto 0),
      doutb_array(8 downto 0) => doutb_array(764 downto 756),
      ena => ena,
      enb => enb,
      wea(0) => wea(0)
    );
\ramloop[85].ram.r\: entity work.\vga_ram_blk_mem_gen_prim_width__parameterized84\
     port map (
      addra(15 downto 12) => addra(16 downto 13),
      addra(11 downto 0) => addra(11 downto 0),
      \addra_12__s_port_\ => \ramloop[95].ram.r_n_9\,
      addrb(15 downto 12) => addrb(16 downto 13),
      addrb(11 downto 0) => addrb(11 downto 0),
      \addrb_12__s_port_\ => \ramloop[95].ram.r_n_10\,
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(8 downto 0),
      doutb_array(8 downto 0) => doutb_array(773 downto 765),
      enb => enb,
      wea(0) => wea(0)
    );
\ramloop[86].ram.r\: entity work.\vga_ram_blk_mem_gen_prim_width__parameterized85\
     port map (
      addra(15 downto 12) => addra(16 downto 13),
      addra(11 downto 0) => addra(11 downto 0),
      addrb(15 downto 12) => addrb(16 downto 13),
      addrb(11 downto 0) => addrb(11 downto 0),
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(8 downto 0),
      doutb_array(8 downto 0) => doutb_array(782 downto 774),
      ena => \ramloop[84].ram.r_n_9\,
      enb => enb,
      enb_0 => \ramloop[84].ram.r_n_10\,
      wea(0) => wea(0)
    );
\ramloop[87].ram.r\: entity work.\vga_ram_blk_mem_gen_prim_width__parameterized86\
     port map (
      addra(15 downto 12) => addra(16 downto 13),
      addra(11 downto 0) => addra(11 downto 0),
      \addra_12__s_port_\ => \ramloop[95].ram.r_n_9\,
      addrb(15 downto 12) => addrb(16 downto 13),
      addrb(11 downto 0) => addrb(11 downto 0),
      \addrb_12__s_port_\ => \ramloop[95].ram.r_n_10\,
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(8 downto 0),
      doutb_array(8 downto 0) => doutb_array(791 downto 783),
      enb => enb,
      wea(0) => wea(0)
    );
\ramloop[88].ram.r\: entity work.\vga_ram_blk_mem_gen_prim_width__parameterized87\
     port map (
      addra(15 downto 12) => addra(16 downto 13),
      addra(11 downto 0) => addra(11 downto 0),
      addrb(15 downto 12) => addrb(16 downto 13),
      addrb(11 downto 0) => addrb(11 downto 0),
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(8 downto 0),
      doutb_array(8 downto 0) => doutb_array(800 downto 792),
      ena => \ramloop[84].ram.r_n_9\,
      enb => enb,
      enb_0 => \ramloop[84].ram.r_n_10\,
      wea(0) => wea(0)
    );
\ramloop[89].ram.r\: entity work.\vga_ram_blk_mem_gen_prim_width__parameterized88\
     port map (
      addra(15 downto 12) => addra(16 downto 13),
      addra(11 downto 0) => addra(11 downto 0),
      \addra_12__s_port_\ => \ramloop[95].ram.r_n_9\,
      addrb(15 downto 12) => addrb(16 downto 13),
      addrb(11 downto 0) => addrb(11 downto 0),
      \addrb_12__s_port_\ => \ramloop[95].ram.r_n_10\,
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(8 downto 0),
      doutb_array(8 downto 0) => doutb_array(809 downto 801),
      enb => enb,
      wea(0) => wea(0)
    );
\ramloop[8].ram.r\: entity work.\vga_ram_blk_mem_gen_prim_width__parameterized7\
     port map (
      addra(15 downto 12) => addra(16 downto 13),
      addra(11 downto 0) => addra(11 downto 0),
      addrb(15 downto 12) => addrb(16 downto 13),
      addrb(11 downto 0) => addrb(11 downto 0),
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(8 downto 0),
      doutb_array(8 downto 0) => doutb_array(80 downto 72),
      ena => \ramloop[20].ram.r_n_9\,
      enb => enb,
      enb_0 => \ramloop[20].ram.r_n_10\,
      wea(0) => wea(0)
    );
\ramloop[90].ram.r\: entity work.\vga_ram_blk_mem_gen_prim_width__parameterized89\
     port map (
      addra(15 downto 12) => addra(16 downto 13),
      addra(11 downto 0) => addra(11 downto 0),
      addrb(15 downto 12) => addrb(16 downto 13),
      addrb(11 downto 0) => addrb(11 downto 0),
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(8 downto 0),
      doutb_array(8 downto 0) => doutb_array(818 downto 810),
      ena => \ramloop[84].ram.r_n_9\,
      enb => enb,
      enb_0 => \ramloop[84].ram.r_n_10\,
      wea(0) => wea(0)
    );
\ramloop[91].ram.r\: entity work.\vga_ram_blk_mem_gen_prim_width__parameterized90\
     port map (
      addra(15 downto 12) => addra(16 downto 13),
      addra(11 downto 0) => addra(11 downto 0),
      \addra_12__s_port_\ => \ramloop[95].ram.r_n_9\,
      addrb(15 downto 12) => addrb(16 downto 13),
      addrb(11 downto 0) => addrb(11 downto 0),
      \addrb_12__s_port_\ => \ramloop[95].ram.r_n_10\,
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(8 downto 0),
      doutb_array(8 downto 0) => doutb_array(827 downto 819),
      enb => enb,
      wea(0) => wea(0)
    );
\ramloop[92].ram.r\: entity work.\vga_ram_blk_mem_gen_prim_width__parameterized91\
     port map (
      addra(15 downto 12) => addra(16 downto 13),
      addra(11 downto 0) => addra(11 downto 0),
      addrb(15 downto 12) => addrb(16 downto 13),
      addrb(11 downto 0) => addrb(11 downto 0),
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(8 downto 0),
      doutb_array(8 downto 0) => doutb_array(836 downto 828),
      ena => \ramloop[84].ram.r_n_9\,
      enb => enb,
      enb_0 => \ramloop[84].ram.r_n_10\,
      wea(0) => wea(0)
    );
\ramloop[93].ram.r\: entity work.\vga_ram_blk_mem_gen_prim_width__parameterized92\
     port map (
      addra(15 downto 12) => addra(16 downto 13),
      addra(11 downto 0) => addra(11 downto 0),
      \addra_12__s_port_\ => \ramloop[95].ram.r_n_9\,
      addrb(15 downto 12) => addrb(16 downto 13),
      addrb(11 downto 0) => addrb(11 downto 0),
      \addrb_12__s_port_\ => \ramloop[95].ram.r_n_10\,
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(8 downto 0),
      doutb_array(8 downto 0) => doutb_array(845 downto 837),
      enb => enb,
      wea(0) => wea(0)
    );
\ramloop[94].ram.r\: entity work.\vga_ram_blk_mem_gen_prim_width__parameterized93\
     port map (
      addra(15 downto 12) => addra(16 downto 13),
      addra(11 downto 0) => addra(11 downto 0),
      addrb(15 downto 12) => addrb(16 downto 13),
      addrb(11 downto 0) => addrb(11 downto 0),
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(8 downto 0),
      doutb_array(8 downto 0) => doutb_array(854 downto 846),
      ena => \ramloop[84].ram.r_n_9\,
      enb => enb,
      enb_0 => \ramloop[84].ram.r_n_10\,
      wea(0) => wea(0)
    );
\ramloop[95].ram.r\: entity work.\vga_ram_blk_mem_gen_prim_width__parameterized94\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ => \ramloop[95].ram.r_n_9\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ => \ramloop[95].ram.r_n_10\,
      addra(18 downto 0) => addra(18 downto 0),
      addrb(18 downto 0) => addrb(18 downto 0),
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(8 downto 0),
      doutb_array(8 downto 0) => doutb_array(863 downto 855),
      ena => ena,
      enb => enb,
      wea(0) => wea(0)
    );
\ramloop[96].ram.r\: entity work.\vga_ram_blk_mem_gen_prim_width__parameterized95\
     port map (
      addra(15 downto 12) => addra(16 downto 13),
      addra(11 downto 0) => addra(11 downto 0),
      addrb(15 downto 12) => addrb(16 downto 13),
      addrb(11 downto 0) => addrb(11 downto 0),
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(8 downto 0),
      doutb_array(8 downto 0) => doutb_array(872 downto 864),
      ena => \ramloop[126].ram.r_n_9\,
      enb => enb,
      enb_0 => \ramloop[126].ram.r_n_10\,
      wea(0) => wea(0)
    );
\ramloop[97].ram.r\: entity work.\vga_ram_blk_mem_gen_prim_width__parameterized96\
     port map (
      addra(15 downto 12) => addra(16 downto 13),
      addra(11 downto 0) => addra(11 downto 0),
      \addra_12__s_port_\ => \ramloop[127].ram.r_n_9\,
      addrb(15 downto 12) => addrb(16 downto 13),
      addrb(11 downto 0) => addrb(11 downto 0),
      \addrb_12__s_port_\ => \ramloop[127].ram.r_n_10\,
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(8 downto 0),
      doutb_array(8 downto 0) => doutb_array(881 downto 873),
      enb => enb,
      wea(0) => wea(0)
    );
\ramloop[98].ram.r\: entity work.\vga_ram_blk_mem_gen_prim_width__parameterized97\
     port map (
      addra(15 downto 12) => addra(16 downto 13),
      addra(11 downto 0) => addra(11 downto 0),
      addrb(15 downto 12) => addrb(16 downto 13),
      addrb(11 downto 0) => addrb(11 downto 0),
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(8 downto 0),
      doutb_array(8 downto 0) => doutb_array(890 downto 882),
      ena => \ramloop[126].ram.r_n_9\,
      enb => enb,
      enb_0 => \ramloop[126].ram.r_n_10\,
      wea(0) => wea(0)
    );
\ramloop[99].ram.r\: entity work.\vga_ram_blk_mem_gen_prim_width__parameterized98\
     port map (
      addra(15 downto 12) => addra(16 downto 13),
      addra(11 downto 0) => addra(11 downto 0),
      \addra_12__s_port_\ => \ramloop[127].ram.r_n_9\,
      addrb(15 downto 12) => addrb(16 downto 13),
      addrb(11 downto 0) => addrb(11 downto 0),
      \addrb_12__s_port_\ => \ramloop[127].ram.r_n_10\,
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(8 downto 0),
      doutb_array(8 downto 0) => doutb_array(899 downto 891),
      enb => enb,
      wea(0) => wea(0)
    );
\ramloop[9].ram.r\: entity work.\vga_ram_blk_mem_gen_prim_width__parameterized8\
     port map (
      addra(15 downto 12) => addra(16 downto 13),
      addra(11 downto 0) => addra(11 downto 0),
      \addra_12__s_port_\ => \ramloop[31].ram.r_n_9\,
      addrb(15 downto 12) => addrb(16 downto 13),
      addrb(11 downto 0) => addrb(11 downto 0),
      \addrb_12__s_port_\ => \ramloop[31].ram.r_n_10\,
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(8 downto 0),
      doutb_array(8 downto 0) => doutb_array(89 downto 81),
      enb => enb,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity vga_ram_blk_mem_gen_top is
  port (
    doutb : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 18 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 18 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of vga_ram_blk_mem_gen_top : entity is "blk_mem_gen_top";
end vga_ram_blk_mem_gen_top;

architecture STRUCTURE of vga_ram_blk_mem_gen_top is
begin
\valid.cstr\: entity work.vga_ram_blk_mem_gen_generic_cstr
     port map (
      addra(18 downto 0) => addra(18 downto 0),
      addrb(18 downto 0) => addrb(18 downto 0),
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(8 downto 0),
      doutb(8 downto 0) => doutb(8 downto 0),
      ena => ena,
      enb => enb,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity vga_ram_blk_mem_gen_v8_3_3_synth is
  port (
    doutb : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 18 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 18 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of vga_ram_blk_mem_gen_v8_3_3_synth : entity is "blk_mem_gen_v8_3_3_synth";
end vga_ram_blk_mem_gen_v8_3_3_synth;

architecture STRUCTURE of vga_ram_blk_mem_gen_v8_3_3_synth is
begin
\gnbram.gnativebmg.native_blk_mem_gen\: entity work.vga_ram_blk_mem_gen_top
     port map (
      addra(18 downto 0) => addra(18 downto 0),
      addrb(18 downto 0) => addrb(18 downto 0),
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(8 downto 0),
      doutb(8 downto 0) => doutb(8 downto 0),
      ena => ena,
      enb => enb,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity vga_ram_blk_mem_gen_v8_3_3 is
  port (
    clka : in STD_LOGIC;
    rsta : in STD_LOGIC;
    ena : in STD_LOGIC;
    regcea : in STD_LOGIC;
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 18 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    douta : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clkb : in STD_LOGIC;
    rstb : in STD_LOGIC;
    enb : in STD_LOGIC;
    regceb : in STD_LOGIC;
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    addrb : in STD_LOGIC_VECTOR ( 18 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 8 downto 0 );
    doutb : out STD_LOGIC_VECTOR ( 8 downto 0 );
    injectsbiterr : in STD_LOGIC;
    injectdbiterr : in STD_LOGIC;
    eccpipece : in STD_LOGIC;
    sbiterr : out STD_LOGIC;
    dbiterr : out STD_LOGIC;
    rdaddrecc : out STD_LOGIC_VECTOR ( 18 downto 0 );
    sleep : in STD_LOGIC;
    deepsleep : in STD_LOGIC;
    shutdown : in STD_LOGIC;
    rsta_busy : out STD_LOGIC;
    rstb_busy : out STD_LOGIC;
    s_aclk : in STD_LOGIC;
    s_aresetn : in STD_LOGIC;
    s_axi_awid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 8 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_wlast : in STD_LOGIC;
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_arid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_rdata : out STD_LOGIC_VECTOR ( 8 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rlast : out STD_LOGIC;
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    s_axi_injectsbiterr : in STD_LOGIC;
    s_axi_injectdbiterr : in STD_LOGIC;
    s_axi_sbiterr : out STD_LOGIC;
    s_axi_dbiterr : out STD_LOGIC;
    s_axi_rdaddrecc : out STD_LOGIC_VECTOR ( 18 downto 0 )
  );
  attribute C_ADDRA_WIDTH : integer;
  attribute C_ADDRA_WIDTH of vga_ram_blk_mem_gen_v8_3_3 : entity is 19;
  attribute C_ADDRB_WIDTH : integer;
  attribute C_ADDRB_WIDTH of vga_ram_blk_mem_gen_v8_3_3 : entity is 19;
  attribute C_ALGORITHM : integer;
  attribute C_ALGORITHM of vga_ram_blk_mem_gen_v8_3_3 : entity is 1;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of vga_ram_blk_mem_gen_v8_3_3 : entity is 4;
  attribute C_AXI_SLAVE_TYPE : integer;
  attribute C_AXI_SLAVE_TYPE of vga_ram_blk_mem_gen_v8_3_3 : entity is 0;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of vga_ram_blk_mem_gen_v8_3_3 : entity is 1;
  attribute C_BYTE_SIZE : integer;
  attribute C_BYTE_SIZE of vga_ram_blk_mem_gen_v8_3_3 : entity is 9;
  attribute C_COMMON_CLK : integer;
  attribute C_COMMON_CLK of vga_ram_blk_mem_gen_v8_3_3 : entity is 1;
  attribute C_COUNT_18K_BRAM : string;
  attribute C_COUNT_18K_BRAM of vga_ram_blk_mem_gen_v8_3_3 : entity is "0";
  attribute C_COUNT_36K_BRAM : string;
  attribute C_COUNT_36K_BRAM of vga_ram_blk_mem_gen_v8_3_3 : entity is "128";
  attribute C_CTRL_ECC_ALGO : string;
  attribute C_CTRL_ECC_ALGO of vga_ram_blk_mem_gen_v8_3_3 : entity is "NONE";
  attribute C_DEFAULT_DATA : string;
  attribute C_DEFAULT_DATA of vga_ram_blk_mem_gen_v8_3_3 : entity is "0";
  attribute C_DISABLE_WARN_BHV_COLL : integer;
  attribute C_DISABLE_WARN_BHV_COLL of vga_ram_blk_mem_gen_v8_3_3 : entity is 0;
  attribute C_DISABLE_WARN_BHV_RANGE : integer;
  attribute C_DISABLE_WARN_BHV_RANGE of vga_ram_blk_mem_gen_v8_3_3 : entity is 0;
  attribute C_ELABORATION_DIR : string;
  attribute C_ELABORATION_DIR of vga_ram_blk_mem_gen_v8_3_3 : entity is "./";
  attribute C_ENABLE_32BIT_ADDRESS : integer;
  attribute C_ENABLE_32BIT_ADDRESS of vga_ram_blk_mem_gen_v8_3_3 : entity is 0;
  attribute C_EN_DEEPSLEEP_PIN : integer;
  attribute C_EN_DEEPSLEEP_PIN of vga_ram_blk_mem_gen_v8_3_3 : entity is 0;
  attribute C_EN_ECC_PIPE : integer;
  attribute C_EN_ECC_PIPE of vga_ram_blk_mem_gen_v8_3_3 : entity is 0;
  attribute C_EN_RDADDRA_CHG : integer;
  attribute C_EN_RDADDRA_CHG of vga_ram_blk_mem_gen_v8_3_3 : entity is 0;
  attribute C_EN_RDADDRB_CHG : integer;
  attribute C_EN_RDADDRB_CHG of vga_ram_blk_mem_gen_v8_3_3 : entity is 0;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of vga_ram_blk_mem_gen_v8_3_3 : entity is 0;
  attribute C_EN_SHUTDOWN_PIN : integer;
  attribute C_EN_SHUTDOWN_PIN of vga_ram_blk_mem_gen_v8_3_3 : entity is 0;
  attribute C_EN_SLEEP_PIN : integer;
  attribute C_EN_SLEEP_PIN of vga_ram_blk_mem_gen_v8_3_3 : entity is 0;
  attribute C_EST_POWER_SUMMARY : string;
  attribute C_EST_POWER_SUMMARY of vga_ram_blk_mem_gen_v8_3_3 : entity is "Estimated Power for IP     :     4.772304 mW";
  attribute C_FAMILY : string;
  attribute C_FAMILY of vga_ram_blk_mem_gen_v8_3_3 : entity is "artix7";
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of vga_ram_blk_mem_gen_v8_3_3 : entity is 0;
  attribute C_HAS_ENA : integer;
  attribute C_HAS_ENA of vga_ram_blk_mem_gen_v8_3_3 : entity is 1;
  attribute C_HAS_ENB : integer;
  attribute C_HAS_ENB of vga_ram_blk_mem_gen_v8_3_3 : entity is 1;
  attribute C_HAS_INJECTERR : integer;
  attribute C_HAS_INJECTERR of vga_ram_blk_mem_gen_v8_3_3 : entity is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_A : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_A of vga_ram_blk_mem_gen_v8_3_3 : entity is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_B : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_B of vga_ram_blk_mem_gen_v8_3_3 : entity is 1;
  attribute C_HAS_MUX_OUTPUT_REGS_A : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_A of vga_ram_blk_mem_gen_v8_3_3 : entity is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_B : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_B of vga_ram_blk_mem_gen_v8_3_3 : entity is 0;
  attribute C_HAS_REGCEA : integer;
  attribute C_HAS_REGCEA of vga_ram_blk_mem_gen_v8_3_3 : entity is 0;
  attribute C_HAS_REGCEB : integer;
  attribute C_HAS_REGCEB of vga_ram_blk_mem_gen_v8_3_3 : entity is 0;
  attribute C_HAS_RSTA : integer;
  attribute C_HAS_RSTA of vga_ram_blk_mem_gen_v8_3_3 : entity is 0;
  attribute C_HAS_RSTB : integer;
  attribute C_HAS_RSTB of vga_ram_blk_mem_gen_v8_3_3 : entity is 0;
  attribute C_HAS_SOFTECC_INPUT_REGS_A : integer;
  attribute C_HAS_SOFTECC_INPUT_REGS_A of vga_ram_blk_mem_gen_v8_3_3 : entity is 0;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B : integer;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B of vga_ram_blk_mem_gen_v8_3_3 : entity is 0;
  attribute C_INITA_VAL : string;
  attribute C_INITA_VAL of vga_ram_blk_mem_gen_v8_3_3 : entity is "0";
  attribute C_INITB_VAL : string;
  attribute C_INITB_VAL of vga_ram_blk_mem_gen_v8_3_3 : entity is "0";
  attribute C_INIT_FILE : string;
  attribute C_INIT_FILE of vga_ram_blk_mem_gen_v8_3_3 : entity is "vga_ram.mem";
  attribute C_INIT_FILE_NAME : string;
  attribute C_INIT_FILE_NAME of vga_ram_blk_mem_gen_v8_3_3 : entity is "vga_ram.mif";
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of vga_ram_blk_mem_gen_v8_3_3 : entity is 0;
  attribute C_LOAD_INIT_FILE : integer;
  attribute C_LOAD_INIT_FILE of vga_ram_blk_mem_gen_v8_3_3 : entity is 1;
  attribute C_MEM_TYPE : integer;
  attribute C_MEM_TYPE of vga_ram_blk_mem_gen_v8_3_3 : entity is 1;
  attribute C_MUX_PIPELINE_STAGES : integer;
  attribute C_MUX_PIPELINE_STAGES of vga_ram_blk_mem_gen_v8_3_3 : entity is 0;
  attribute C_PRIM_TYPE : integer;
  attribute C_PRIM_TYPE of vga_ram_blk_mem_gen_v8_3_3 : entity is 1;
  attribute C_READ_DEPTH_A : integer;
  attribute C_READ_DEPTH_A of vga_ram_blk_mem_gen_v8_3_3 : entity is 524288;
  attribute C_READ_DEPTH_B : integer;
  attribute C_READ_DEPTH_B of vga_ram_blk_mem_gen_v8_3_3 : entity is 524288;
  attribute C_READ_WIDTH_A : integer;
  attribute C_READ_WIDTH_A of vga_ram_blk_mem_gen_v8_3_3 : entity is 9;
  attribute C_READ_WIDTH_B : integer;
  attribute C_READ_WIDTH_B of vga_ram_blk_mem_gen_v8_3_3 : entity is 9;
  attribute C_RSTRAM_A : integer;
  attribute C_RSTRAM_A of vga_ram_blk_mem_gen_v8_3_3 : entity is 0;
  attribute C_RSTRAM_B : integer;
  attribute C_RSTRAM_B of vga_ram_blk_mem_gen_v8_3_3 : entity is 0;
  attribute C_RST_PRIORITY_A : string;
  attribute C_RST_PRIORITY_A of vga_ram_blk_mem_gen_v8_3_3 : entity is "CE";
  attribute C_RST_PRIORITY_B : string;
  attribute C_RST_PRIORITY_B of vga_ram_blk_mem_gen_v8_3_3 : entity is "CE";
  attribute C_SIM_COLLISION_CHECK : string;
  attribute C_SIM_COLLISION_CHECK of vga_ram_blk_mem_gen_v8_3_3 : entity is "ALL";
  attribute C_USE_BRAM_BLOCK : integer;
  attribute C_USE_BRAM_BLOCK of vga_ram_blk_mem_gen_v8_3_3 : entity is 0;
  attribute C_USE_BYTE_WEA : integer;
  attribute C_USE_BYTE_WEA of vga_ram_blk_mem_gen_v8_3_3 : entity is 0;
  attribute C_USE_BYTE_WEB : integer;
  attribute C_USE_BYTE_WEB of vga_ram_blk_mem_gen_v8_3_3 : entity is 0;
  attribute C_USE_DEFAULT_DATA : integer;
  attribute C_USE_DEFAULT_DATA of vga_ram_blk_mem_gen_v8_3_3 : entity is 0;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of vga_ram_blk_mem_gen_v8_3_3 : entity is 0;
  attribute C_USE_SOFTECC : integer;
  attribute C_USE_SOFTECC of vga_ram_blk_mem_gen_v8_3_3 : entity is 0;
  attribute C_USE_URAM : integer;
  attribute C_USE_URAM of vga_ram_blk_mem_gen_v8_3_3 : entity is 0;
  attribute C_WEA_WIDTH : integer;
  attribute C_WEA_WIDTH of vga_ram_blk_mem_gen_v8_3_3 : entity is 1;
  attribute C_WEB_WIDTH : integer;
  attribute C_WEB_WIDTH of vga_ram_blk_mem_gen_v8_3_3 : entity is 1;
  attribute C_WRITE_DEPTH_A : integer;
  attribute C_WRITE_DEPTH_A of vga_ram_blk_mem_gen_v8_3_3 : entity is 524288;
  attribute C_WRITE_DEPTH_B : integer;
  attribute C_WRITE_DEPTH_B of vga_ram_blk_mem_gen_v8_3_3 : entity is 524288;
  attribute C_WRITE_MODE_A : string;
  attribute C_WRITE_MODE_A of vga_ram_blk_mem_gen_v8_3_3 : entity is "NO_CHANGE";
  attribute C_WRITE_MODE_B : string;
  attribute C_WRITE_MODE_B of vga_ram_blk_mem_gen_v8_3_3 : entity is "READ_FIRST";
  attribute C_WRITE_WIDTH_A : integer;
  attribute C_WRITE_WIDTH_A of vga_ram_blk_mem_gen_v8_3_3 : entity is 9;
  attribute C_WRITE_WIDTH_B : integer;
  attribute C_WRITE_WIDTH_B of vga_ram_blk_mem_gen_v8_3_3 : entity is 9;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of vga_ram_blk_mem_gen_v8_3_3 : entity is "artix7";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of vga_ram_blk_mem_gen_v8_3_3 : entity is "blk_mem_gen_v8_3_3";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of vga_ram_blk_mem_gen_v8_3_3 : entity is "yes";
end vga_ram_blk_mem_gen_v8_3_3;

architecture STRUCTURE of vga_ram_blk_mem_gen_v8_3_3 is
  signal \<const0>\ : STD_LOGIC;
begin
  dbiterr <= \<const0>\;
  douta(8) <= \<const0>\;
  douta(7) <= \<const0>\;
  douta(6) <= \<const0>\;
  douta(5) <= \<const0>\;
  douta(4) <= \<const0>\;
  douta(3) <= \<const0>\;
  douta(2) <= \<const0>\;
  douta(1) <= \<const0>\;
  douta(0) <= \<const0>\;
  rdaddrecc(18) <= \<const0>\;
  rdaddrecc(17) <= \<const0>\;
  rdaddrecc(16) <= \<const0>\;
  rdaddrecc(15) <= \<const0>\;
  rdaddrecc(14) <= \<const0>\;
  rdaddrecc(13) <= \<const0>\;
  rdaddrecc(12) <= \<const0>\;
  rdaddrecc(11) <= \<const0>\;
  rdaddrecc(10) <= \<const0>\;
  rdaddrecc(9) <= \<const0>\;
  rdaddrecc(8) <= \<const0>\;
  rdaddrecc(7) <= \<const0>\;
  rdaddrecc(6) <= \<const0>\;
  rdaddrecc(5) <= \<const0>\;
  rdaddrecc(4) <= \<const0>\;
  rdaddrecc(3) <= \<const0>\;
  rdaddrecc(2) <= \<const0>\;
  rdaddrecc(1) <= \<const0>\;
  rdaddrecc(0) <= \<const0>\;
  rsta_busy <= \<const0>\;
  rstb_busy <= \<const0>\;
  s_axi_arready <= \<const0>\;
  s_axi_awready <= \<const0>\;
  s_axi_bid(3) <= \<const0>\;
  s_axi_bid(2) <= \<const0>\;
  s_axi_bid(1) <= \<const0>\;
  s_axi_bid(0) <= \<const0>\;
  s_axi_bresp(1) <= \<const0>\;
  s_axi_bresp(0) <= \<const0>\;
  s_axi_bvalid <= \<const0>\;
  s_axi_dbiterr <= \<const0>\;
  s_axi_rdaddrecc(18) <= \<const0>\;
  s_axi_rdaddrecc(17) <= \<const0>\;
  s_axi_rdaddrecc(16) <= \<const0>\;
  s_axi_rdaddrecc(15) <= \<const0>\;
  s_axi_rdaddrecc(14) <= \<const0>\;
  s_axi_rdaddrecc(13) <= \<const0>\;
  s_axi_rdaddrecc(12) <= \<const0>\;
  s_axi_rdaddrecc(11) <= \<const0>\;
  s_axi_rdaddrecc(10) <= \<const0>\;
  s_axi_rdaddrecc(9) <= \<const0>\;
  s_axi_rdaddrecc(8) <= \<const0>\;
  s_axi_rdaddrecc(7) <= \<const0>\;
  s_axi_rdaddrecc(6) <= \<const0>\;
  s_axi_rdaddrecc(5) <= \<const0>\;
  s_axi_rdaddrecc(4) <= \<const0>\;
  s_axi_rdaddrecc(3) <= \<const0>\;
  s_axi_rdaddrecc(2) <= \<const0>\;
  s_axi_rdaddrecc(1) <= \<const0>\;
  s_axi_rdaddrecc(0) <= \<const0>\;
  s_axi_rdata(8) <= \<const0>\;
  s_axi_rdata(7) <= \<const0>\;
  s_axi_rdata(6) <= \<const0>\;
  s_axi_rdata(5) <= \<const0>\;
  s_axi_rdata(4) <= \<const0>\;
  s_axi_rdata(3) <= \<const0>\;
  s_axi_rdata(2) <= \<const0>\;
  s_axi_rdata(1) <= \<const0>\;
  s_axi_rdata(0) <= \<const0>\;
  s_axi_rid(3) <= \<const0>\;
  s_axi_rid(2) <= \<const0>\;
  s_axi_rid(1) <= \<const0>\;
  s_axi_rid(0) <= \<const0>\;
  s_axi_rlast <= \<const0>\;
  s_axi_rresp(1) <= \<const0>\;
  s_axi_rresp(0) <= \<const0>\;
  s_axi_rvalid <= \<const0>\;
  s_axi_sbiterr <= \<const0>\;
  s_axi_wready <= \<const0>\;
  sbiterr <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
inst_blk_mem_gen: entity work.vga_ram_blk_mem_gen_v8_3_3_synth
     port map (
      addra(18 downto 0) => addra(18 downto 0),
      addrb(18 downto 0) => addrb(18 downto 0),
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(8 downto 0),
      doutb(8 downto 0) => doutb(8 downto 0),
      ena => ena,
      enb => enb,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity vga_ram is
  port (
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 18 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    clkb : in STD_LOGIC;
    enb : in STD_LOGIC;
    addrb : in STD_LOGIC_VECTOR ( 18 downto 0 );
    doutb : out STD_LOGIC_VECTOR ( 8 downto 0 )
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of vga_ram : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of vga_ram : entity is "vga_ram,blk_mem_gen_v8_3_3,{}";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of vga_ram : entity is "yes";
  attribute x_core_info : string;
  attribute x_core_info of vga_ram : entity is "blk_mem_gen_v8_3_3,Vivado 2016.2";
end vga_ram;

architecture STRUCTURE of vga_ram is
  signal NLW_U0_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_rsta_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_rstb_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_arready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_awready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_bvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_wready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_douta_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_U0_rdaddrecc_UNCONNECTED : STD_LOGIC_VECTOR ( 18 downto 0 );
  signal NLW_U0_s_axi_bid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_s_axi_bresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_s_axi_rdaddrecc_UNCONNECTED : STD_LOGIC_VECTOR ( 18 downto 0 );
  signal NLW_U0_s_axi_rdata_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_U0_s_axi_rid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_s_axi_rresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute C_ADDRA_WIDTH : integer;
  attribute C_ADDRA_WIDTH of U0 : label is 19;
  attribute C_ADDRB_WIDTH : integer;
  attribute C_ADDRB_WIDTH of U0 : label is 19;
  attribute C_ALGORITHM : integer;
  attribute C_ALGORITHM of U0 : label is 1;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of U0 : label is 4;
  attribute C_AXI_SLAVE_TYPE : integer;
  attribute C_AXI_SLAVE_TYPE of U0 : label is 0;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of U0 : label is 1;
  attribute C_BYTE_SIZE : integer;
  attribute C_BYTE_SIZE of U0 : label is 9;
  attribute C_COMMON_CLK : integer;
  attribute C_COMMON_CLK of U0 : label is 1;
  attribute C_COUNT_18K_BRAM : string;
  attribute C_COUNT_18K_BRAM of U0 : label is "0";
  attribute C_COUNT_36K_BRAM : string;
  attribute C_COUNT_36K_BRAM of U0 : label is "128";
  attribute C_CTRL_ECC_ALGO : string;
  attribute C_CTRL_ECC_ALGO of U0 : label is "NONE";
  attribute C_DEFAULT_DATA : string;
  attribute C_DEFAULT_DATA of U0 : label is "0";
  attribute C_DISABLE_WARN_BHV_COLL : integer;
  attribute C_DISABLE_WARN_BHV_COLL of U0 : label is 0;
  attribute C_DISABLE_WARN_BHV_RANGE : integer;
  attribute C_DISABLE_WARN_BHV_RANGE of U0 : label is 0;
  attribute C_ELABORATION_DIR : string;
  attribute C_ELABORATION_DIR of U0 : label is "./";
  attribute C_ENABLE_32BIT_ADDRESS : integer;
  attribute C_ENABLE_32BIT_ADDRESS of U0 : label is 0;
  attribute C_EN_DEEPSLEEP_PIN : integer;
  attribute C_EN_DEEPSLEEP_PIN of U0 : label is 0;
  attribute C_EN_ECC_PIPE : integer;
  attribute C_EN_ECC_PIPE of U0 : label is 0;
  attribute C_EN_RDADDRA_CHG : integer;
  attribute C_EN_RDADDRA_CHG of U0 : label is 0;
  attribute C_EN_RDADDRB_CHG : integer;
  attribute C_EN_RDADDRB_CHG of U0 : label is 0;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of U0 : label is 0;
  attribute C_EN_SHUTDOWN_PIN : integer;
  attribute C_EN_SHUTDOWN_PIN of U0 : label is 0;
  attribute C_EN_SLEEP_PIN : integer;
  attribute C_EN_SLEEP_PIN of U0 : label is 0;
  attribute C_EST_POWER_SUMMARY : string;
  attribute C_EST_POWER_SUMMARY of U0 : label is "Estimated Power for IP     :     4.772304 mW";
  attribute C_FAMILY : string;
  attribute C_FAMILY of U0 : label is "artix7";
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of U0 : label is 0;
  attribute C_HAS_ENA : integer;
  attribute C_HAS_ENA of U0 : label is 1;
  attribute C_HAS_ENB : integer;
  attribute C_HAS_ENB of U0 : label is 1;
  attribute C_HAS_INJECTERR : integer;
  attribute C_HAS_INJECTERR of U0 : label is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_A : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_A of U0 : label is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_B : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_B of U0 : label is 1;
  attribute C_HAS_MUX_OUTPUT_REGS_A : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_A of U0 : label is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_B : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_HAS_REGCEA : integer;
  attribute C_HAS_REGCEA of U0 : label is 0;
  attribute C_HAS_REGCEB : integer;
  attribute C_HAS_REGCEB of U0 : label is 0;
  attribute C_HAS_RSTA : integer;
  attribute C_HAS_RSTA of U0 : label is 0;
  attribute C_HAS_RSTB : integer;
  attribute C_HAS_RSTB of U0 : label is 0;
  attribute C_HAS_SOFTECC_INPUT_REGS_A : integer;
  attribute C_HAS_SOFTECC_INPUT_REGS_A of U0 : label is 0;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B : integer;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_INITA_VAL : string;
  attribute C_INITA_VAL of U0 : label is "0";
  attribute C_INITB_VAL : string;
  attribute C_INITB_VAL of U0 : label is "0";
  attribute C_INIT_FILE : string;
  attribute C_INIT_FILE of U0 : label is "vga_ram.mem";
  attribute C_INIT_FILE_NAME : string;
  attribute C_INIT_FILE_NAME of U0 : label is "vga_ram.mif";
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of U0 : label is 0;
  attribute C_LOAD_INIT_FILE : integer;
  attribute C_LOAD_INIT_FILE of U0 : label is 1;
  attribute C_MEM_TYPE : integer;
  attribute C_MEM_TYPE of U0 : label is 1;
  attribute C_MUX_PIPELINE_STAGES : integer;
  attribute C_MUX_PIPELINE_STAGES of U0 : label is 0;
  attribute C_PRIM_TYPE : integer;
  attribute C_PRIM_TYPE of U0 : label is 1;
  attribute C_READ_DEPTH_A : integer;
  attribute C_READ_DEPTH_A of U0 : label is 524288;
  attribute C_READ_DEPTH_B : integer;
  attribute C_READ_DEPTH_B of U0 : label is 524288;
  attribute C_READ_WIDTH_A : integer;
  attribute C_READ_WIDTH_A of U0 : label is 9;
  attribute C_READ_WIDTH_B : integer;
  attribute C_READ_WIDTH_B of U0 : label is 9;
  attribute C_RSTRAM_A : integer;
  attribute C_RSTRAM_A of U0 : label is 0;
  attribute C_RSTRAM_B : integer;
  attribute C_RSTRAM_B of U0 : label is 0;
  attribute C_RST_PRIORITY_A : string;
  attribute C_RST_PRIORITY_A of U0 : label is "CE";
  attribute C_RST_PRIORITY_B : string;
  attribute C_RST_PRIORITY_B of U0 : label is "CE";
  attribute C_SIM_COLLISION_CHECK : string;
  attribute C_SIM_COLLISION_CHECK of U0 : label is "ALL";
  attribute C_USE_BRAM_BLOCK : integer;
  attribute C_USE_BRAM_BLOCK of U0 : label is 0;
  attribute C_USE_BYTE_WEA : integer;
  attribute C_USE_BYTE_WEA of U0 : label is 0;
  attribute C_USE_BYTE_WEB : integer;
  attribute C_USE_BYTE_WEB of U0 : label is 0;
  attribute C_USE_DEFAULT_DATA : integer;
  attribute C_USE_DEFAULT_DATA of U0 : label is 0;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of U0 : label is 0;
  attribute C_USE_SOFTECC : integer;
  attribute C_USE_SOFTECC of U0 : label is 0;
  attribute C_USE_URAM : integer;
  attribute C_USE_URAM of U0 : label is 0;
  attribute C_WEA_WIDTH : integer;
  attribute C_WEA_WIDTH of U0 : label is 1;
  attribute C_WEB_WIDTH : integer;
  attribute C_WEB_WIDTH of U0 : label is 1;
  attribute C_WRITE_DEPTH_A : integer;
  attribute C_WRITE_DEPTH_A of U0 : label is 524288;
  attribute C_WRITE_DEPTH_B : integer;
  attribute C_WRITE_DEPTH_B of U0 : label is 524288;
  attribute C_WRITE_MODE_A : string;
  attribute C_WRITE_MODE_A of U0 : label is "NO_CHANGE";
  attribute C_WRITE_MODE_B : string;
  attribute C_WRITE_MODE_B of U0 : label is "READ_FIRST";
  attribute C_WRITE_WIDTH_A : integer;
  attribute C_WRITE_WIDTH_A of U0 : label is 9;
  attribute C_WRITE_WIDTH_B : integer;
  attribute C_WRITE_WIDTH_B of U0 : label is 9;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of U0 : label is "artix7";
  attribute KEEP_HIERARCHY : string;
  attribute KEEP_HIERARCHY of U0 : label is "true";
  attribute downgradeipidentifiedwarnings of U0 : label is "yes";
begin
U0: entity work.vga_ram_blk_mem_gen_v8_3_3
     port map (
      addra(18 downto 0) => addra(18 downto 0),
      addrb(18 downto 0) => addrb(18 downto 0),
      clka => clka,
      clkb => clkb,
      dbiterr => NLW_U0_dbiterr_UNCONNECTED,
      deepsleep => '0',
      dina(8 downto 0) => dina(8 downto 0),
      dinb(8 downto 0) => B"000000000",
      douta(8 downto 0) => NLW_U0_douta_UNCONNECTED(8 downto 0),
      doutb(8 downto 0) => doutb(8 downto 0),
      eccpipece => '0',
      ena => ena,
      enb => enb,
      injectdbiterr => '0',
      injectsbiterr => '0',
      rdaddrecc(18 downto 0) => NLW_U0_rdaddrecc_UNCONNECTED(18 downto 0),
      regcea => '0',
      regceb => '0',
      rsta => '0',
      rsta_busy => NLW_U0_rsta_busy_UNCONNECTED,
      rstb => '0',
      rstb_busy => NLW_U0_rstb_busy_UNCONNECTED,
      s_aclk => '0',
      s_aresetn => '0',
      s_axi_araddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_arburst(1 downto 0) => B"00",
      s_axi_arid(3 downto 0) => B"0000",
      s_axi_arlen(7 downto 0) => B"00000000",
      s_axi_arready => NLW_U0_s_axi_arready_UNCONNECTED,
      s_axi_arsize(2 downto 0) => B"000",
      s_axi_arvalid => '0',
      s_axi_awaddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_awburst(1 downto 0) => B"00",
      s_axi_awid(3 downto 0) => B"0000",
      s_axi_awlen(7 downto 0) => B"00000000",
      s_axi_awready => NLW_U0_s_axi_awready_UNCONNECTED,
      s_axi_awsize(2 downto 0) => B"000",
      s_axi_awvalid => '0',
      s_axi_bid(3 downto 0) => NLW_U0_s_axi_bid_UNCONNECTED(3 downto 0),
      s_axi_bready => '0',
      s_axi_bresp(1 downto 0) => NLW_U0_s_axi_bresp_UNCONNECTED(1 downto 0),
      s_axi_bvalid => NLW_U0_s_axi_bvalid_UNCONNECTED,
      s_axi_dbiterr => NLW_U0_s_axi_dbiterr_UNCONNECTED,
      s_axi_injectdbiterr => '0',
      s_axi_injectsbiterr => '0',
      s_axi_rdaddrecc(18 downto 0) => NLW_U0_s_axi_rdaddrecc_UNCONNECTED(18 downto 0),
      s_axi_rdata(8 downto 0) => NLW_U0_s_axi_rdata_UNCONNECTED(8 downto 0),
      s_axi_rid(3 downto 0) => NLW_U0_s_axi_rid_UNCONNECTED(3 downto 0),
      s_axi_rlast => NLW_U0_s_axi_rlast_UNCONNECTED,
      s_axi_rready => '0',
      s_axi_rresp(1 downto 0) => NLW_U0_s_axi_rresp_UNCONNECTED(1 downto 0),
      s_axi_rvalid => NLW_U0_s_axi_rvalid_UNCONNECTED,
      s_axi_sbiterr => NLW_U0_s_axi_sbiterr_UNCONNECTED,
      s_axi_wdata(8 downto 0) => B"000000000",
      s_axi_wlast => '0',
      s_axi_wready => NLW_U0_s_axi_wready_UNCONNECTED,
      s_axi_wstrb(0) => '0',
      s_axi_wvalid => '0',
      sbiterr => NLW_U0_sbiterr_UNCONNECTED,
      shutdown => '0',
      sleep => '0',
      wea(0) => wea(0),
      web(0) => '0'
    );
end STRUCTURE;
