

================================================================
== Vitis HLS Report for 'entry_proc'
================================================================
* Date:           Mon Mar 27 18:22:36 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        krnl_vadd
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  1.217 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        0|        0|      0 ns|      0 ns|    0|    0|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+------+
|         Name        | BRAM_18K|  DSP  |    FF   |   LUT   | URAM |
+---------------------+---------+-------+---------+---------+------+
|DSP                  |        -|      -|        -|        -|     -|
|Expression           |        -|      -|        0|       10|     -|
|FIFO                 |        -|      -|        -|        -|     -|
|Instance             |        -|      -|        -|        -|     -|
|Memory               |        -|      -|        -|        -|     -|
|Multiplexer          |        -|      -|        -|       27|     -|
|Register             |        -|      -|        3|        -|     -|
+---------------------+---------+-------+---------+---------+------+
|Total                |        0|      0|        3|       37|     0|
+---------------------+---------+-------+---------+---------+------+
|Available SLR        |     1344|   3072|   864000|   432000|   320|
+---------------------+---------+-------+---------+---------+------+
|Utilization SLR (%)  |        0|      0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+
|Available            |     5376|  12288|  3456000|  1728000|  1280|
+---------------------+---------+-------+---------+---------+------+
|Utilization (%)      |        0|      0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+----+---+----+------------+------------+
    |     Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+----+------------+------------+
    |ap_ext_blocking_n      |       and|   0|  0|   2|           2|           2|
    |ap_int_blocking_cur_n  |       and|   0|  0|   2|           1|           0|
    |ap_int_blocking_n      |       and|   0|  0|   2|           1|           2|
    |ap_str_blocking_n      |       and|   0|  0|   2|           2|           2|
    |ap_block_state1        |        or|   0|  0|   2|           1|           1|
    +-----------------------+----------+----+---+----+------------+------------+
    |Total                  |          |   0|  0|  10|           7|           7|
    +-----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------+----+-----------+-----+-----------+
    |      Name     | LUT| Input Size| Bits| Total Bits|
    +---------------+----+-----------+-----+-----------+
    |ap_done        |   9|          2|    1|          2|
    |out_r_c_blk_n  |   9|          2|    1|          2|
    |real_start     |   9|          2|    1|          2|
    +---------------+----+-----------+-----+-----------+
    |Total          |  27|          6|    3|          6|
    +---------------+----+-----------+-----+-----------+

    * Register: 
    +----------------+---+----+-----+-----------+
    |      Name      | FF| LUT| Bits| Const Bits|
    +----------------+---+----+-----+-----------+
    |ap_CS_fsm       |  1|   0|    1|          0|
    |ap_done_reg     |  1|   0|    1|          0|
    |start_once_reg  |  1|   0|    1|          0|
    +----------------+---+----+-----+-----------+
    |Total           |  3|   0|    3|          0|
    +----------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+--------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  | Source Object|    C Type    |
+------------------------+-----+-----+------------+--------------+--------------+
|ap_clk                  |   in|    1|  ap_ctrl_hs|    entry_proc|  return value|
|ap_rst                  |   in|    1|  ap_ctrl_hs|    entry_proc|  return value|
|ap_start                |   in|    1|  ap_ctrl_hs|    entry_proc|  return value|
|start_full_n            |   in|    1|  ap_ctrl_hs|    entry_proc|  return value|
|ap_done                 |  out|    1|  ap_ctrl_hs|    entry_proc|  return value|
|ap_continue             |   in|    1|  ap_ctrl_hs|    entry_proc|  return value|
|ap_idle                 |  out|    1|  ap_ctrl_hs|    entry_proc|  return value|
|ap_ready                |  out|    1|  ap_ctrl_hs|    entry_proc|  return value|
|start_out               |  out|    1|  ap_ctrl_hs|    entry_proc|  return value|
|start_write             |  out|    1|  ap_ctrl_hs|    entry_proc|  return value|
|ap_ext_blocking_n       |  out|    1|  ap_ctrl_hs|    entry_proc|  return value|
|ap_str_blocking_n       |  out|    1|  ap_ctrl_hs|    entry_proc|  return value|
|ap_int_blocking_n       |  out|    1|  ap_ctrl_hs|    entry_proc|  return value|
|out_r                   |   in|   64|     ap_none|         out_r|        scalar|
|out_r_c_din             |  out|   64|     ap_fifo|       out_r_c|       pointer|
|out_r_c_num_data_valid  |   in|    3|     ap_fifo|       out_r_c|       pointer|
|out_r_c_fifo_cap        |   in|    3|     ap_fifo|       out_r_c|       pointer|
|out_r_c_full_n          |   in|    1|     ap_fifo|       out_r_c|       pointer|
|out_r_c_write           |  out|    1|     ap_fifo|       out_r_c|       pointer|
+------------------------+-----+-----+------------+--------------+--------------+

