This following is a list of all the modules required for the router design: 
| Level                    | Module                | Description                                                  | Build Order |
| :----------------------- | :-------------------- | :----------------------------------------------------------- | :---------: |
| ğŸ§© **Basic**             | **Buffer**            | One-flit FIFO buffer with valid/ready handshake              |     âœ… â‘      |
| ğŸš¦ **Routing**           | **Router_Logic**      | Decides output direction based on hop_x/hop_y                |     âœ… â‘¡     |
| ğŸ **Flow Control**      | **Input_Controller**  | Handles buffering, routing decision, valid signal generation |     âœ… â‘¢     |
| ğŸ¯ **Arbitration**       | **Arbiter**           | Chooses which input wins when multiple request same output   |     âœ… â‘£     |
| ğŸ“¤ **Output_Controller** | **Output_Controller** | Gets data from arbiter, buffers and drives output            |     âœ… â‘¤     |
| ğŸ§  **Node**              | **Node (Router)**     | Combines 5 input + 5 output controllers; toggles polarity    |     âœ… â‘¥     |
| ğŸŒ **Mesh Top-Level**    | **Mesh_4x4**          | Instantiates 16 nodes, connects neighbors                    |     âœ… â‘¦     |
| ğŸ§ª **Testbench**         | **Mesh_TB**           | Drives packets, observes routing and delivery                |     âœ… â‘§     |
