================================================================
  Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
  Version 2014.2
  Build 932637 on Wed Jun 11 12:38:34 PM 2014
  Copyright (C) 2014 Xilinx Inc. All rights reserved.
================================================================
@I [LIC-101] Checked out feature [HLS]
@I [HLS-10] Running '/opt/xilinx/Vivado_HLS/2014.2/bin/unwrapped/lnx64.o/vivado_hls'
            for user 'vff6' on host 'amdpool-01.ece.cornell.edu' (Linux_x86_64 version 2.6.18-371.6.1.el5) on Sun Nov 30 13:35:06 EST 2014
            in directory '/home/student/vff6/ece5775/assignments/HighLevelSynth/options-accel'
@I [HLS-10] Creating and opening project '/home/student/vff6/ece5775/assignments/HighLevelSynth/options-accel/hls.prj'.
@I [HLS-10] Adding design file 'black_scholes2.c' to the project
@I [HLS-10] Adding design file 'gaussian.c' to the project
@I [HLS-10] Adding design file 'mt19937ar.c' to the project
@I [HLS-10] Creating and opening solution '/home/student/vff6/ece5775/assignments/HighLevelSynth/options-accel/hls.prj/solution1'.
@I [HLS-10] Setting target device to 'xc7z020clg484-1'
@I [SYN-201] Setting up clock 'default' with a period of 10ns.
@I [HLS-10] Analyzing design file 'mt19937ar.c' ... 
@I [HLS-10] Analyzing design file 'gaussian.c' ... 
@I [HLS-10] Analyzing design file 'black_scholes2.c' ... 
@I [HLS-10] Validating synthesis directives ...
@I [HLS-10] Starting code transformations ...
@I [HLS-10] Checking synthesizability ...
@I [XFORM-602] Inlining function 'mult2_1' into 'black_scholes3' (black_scholes2.c:114) automatically.
@I [XFORM-602] Inlining function 'expo1' into 'black_scholes3' (black_scholes2.c:115) automatically.
@I [HLS-111] Elapsed time: 2.09 seconds; current memory usage: 47.6 MB.
@I [HLS-10] Starting hardware synthesis ...
@I [HLS-10] Synthesizing 'black_scholes3' ...
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Scheduling module 'black_scholes3' 
@I [HLS-10] ----------------------------------------------------------------
@I [SCHED-11] Starting scheduling ...
@I [SCHED-61] Pipelining function 'black_scholes3'.
@I [SCHED-61] Pipelining result: Target II: 1, Final II: 1, Depth: 49.
@I [SCHED-11] Finished scheduling.
@I [HLS-111] Elapsed time: 0.09 seconds; current memory usage: 48.1 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Exploring micro-architecture for module 'black_scholes3' 
@I [HLS-10] ----------------------------------------------------------------
@I [BIND-100] Starting micro-architecture generation ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding ...
@I [BIND-100] Finished micro-architecture generation.
@I [HLS-111] Elapsed time: 0.02 seconds; current memory usage: 48.4 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'black_scholes3' 
@I [HLS-10] ----------------------------------------------------------------
@I [RTGEN-500] Setting interface mode on port 'black_scholes3/S' to 'ap_none'.
@I [RTGEN-500] Setting interface mode on port 'black_scholes3/E' to 'ap_none'.
@I [RTGEN-500] Setting interface mode on port 'black_scholes3/A' to 'ap_none'.
@I [RTGEN-500] Setting interface mode on port 'black_scholes3/B' to 'ap_none'.
@I [RTGEN-500] Setting interface mode on port 'black_scholes3/rT' to 'ap_none'.
@I [RTGEN-500] Setting interface mode on port 'black_scholes3/gaussian_random_number' to 'ap_none'.
@I [RTGEN-500] Setting interface mode on function 'black_scholes3' to 'ap_ctrl_hs'.
@I [RTGEN-100] Generating core module 'black_scholes3_dadd_64ns_64ns_64_5_full_dsp': 1 instance(s).
@I [RTGEN-100] Generating core module 'black_scholes3_dcmp_64ns_64ns_1_3': 1 instance(s).
@I [RTGEN-100] Generating core module 'black_scholes3_dexp_64ns_64ns_64_18_full_dsp': 1 instance(s).
@I [RTGEN-100] Generating core module 'black_scholes3_dmul_64ns_64ns_64_6_max_dsp': 3 instance(s).
@I [RTGEN-100] Generating core module 'black_scholes3_dsub_64ns_64ns_64_5_full_dsp': 1 instance(s).
@I [RTGEN-100] Finished creating RTL model for 'black_scholes3'.
@I [HLS-111] Elapsed time: 0.1 seconds; current memory usage: 49.2 MB.
@I [HLS-10] Finished generating all RTL models.
@I [WSYSC-301] Generating RTL SystemC for 'black_scholes3'.
@I [WVHDL-304] Generating RTL VHDL for 'black_scholes3'.
@I [WVLOG-307] Generating RTL Verilog for 'black_scholes3'.
@I [HLS-112] Total elapsed time: 71.737 seconds; peak memory usage: 49.2 MB.
@I [LIC-101] Checked in feature [HLS]
