Warning: Design 'system' has '5' unresolved references. For more detailed information, use the "link" command. (UID-341)
Information: Updating design information... (UID-85)
Warning: Design 'system' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
 
****************************************
Report : qor
Design : system
Version: X-2025.06-SP1
Date   : Mon Nov 24 14:09:40 2025
****************************************


  Timing Path Group 'BRD_CLK_P'
  -----------------------------------
  Levels of Logic:            71.0000
  Critical Path Length:        5.5113
  Critical Path Slack:        -2.5167
  Critical Path Clk Period:    3.0000
  Total Negative Slack:    -5355.1489
  No. of Violating Paths:   3247.0000
  Worst Hold Violation:        0.0000
  Total Hold Violation:        0.0000
  No. of Hold Violations:      0.0000
  -----------------------------------

  Timing Path Group 'mrx_clk'
  -----------------------------------
  Levels of Logic:            27.0000
  Critical Path Length:        3.4999
  Critical Path Slack:        36.3891
  Critical Path Clk Period:   40.0000
  Total Negative Slack:        0.0000
  No. of Violating Paths:      0.0000
  Worst Hold Violation:       -0.0335
  Total Hold Violation:       -0.5903
  No. of Hold Violations:     24.0000
  -----------------------------------

  Timing Path Group 'mtx_clk'
  -----------------------------------
  Levels of Logic:            16.0000
  Critical Path Length:        2.3924
  Critical Path Slack:        37.4901
  Critical Path Clk Period:   40.0000
  Total Negative Slack:        0.0000
  No. of Violating Paths:      0.0000
  Worst Hold Violation:       -0.0325
  Total Hold Violation:       -0.5092
  No. of Hold Violations:     21.0000
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:        230
  Hierarchical Port Count:      18773
  Leaf Cell Count:              38661
  Buf/Inv Cell Count:            6894
  Buf Cell Count:                2418
  Inv Cell Count:                4525
  CT Buf/Inv Cell Count:            1
  Combinational Cell Count:     32272
  Sequential Cell Count:         6389
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:      10464.8579
  Noncombinational Area:   11079.5588
  Buf/Inv Area:             1490.0196
  Total Buffer Area:         692.6844
  Total Inverter Area:       853.9008
  Macro/Black Box Area:    45366.7993
  Net Area:                42185.0668
  -----------------------------------
  Cell Area:               66911.2160
  Design Area:            109096.2828


  Design Rules
  -----------------------------------
  Total Number of Nets:         41321
  Nets With Violations:             0
  Max Trans Violations:             0
  Max Cap Violations:               0
  -----------------------------------


  Hostname: merry

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                 22.0542
  Logic Optimization:              123.7152
  Mapping Optimization:            809.4438
  -----------------------------------------
  Overall Compile Time:            1458.3759
  Overall Compile Wall Clock Time: 387.1115

  --------------------------------------------------------------------

  Design  WNS: 2.5167  TNS: 5355.1489  Number of Violating Paths: 3247


  Design (Hold)  WNS: 0.0335  TNS: 1.0995  Number of Violating Paths: 45

  --------------------------------------------------------------------


1
