<!DOCTYPE  html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" xml:lang="en" lang="en"><head><meta http-equiv="Content-Type" content="text/html; charset=utf-8"/><title>Ports</title><link href="navigation.css" rel="stylesheet" type="text/css"/><link href="document.css" rel="stylesheet" type="text/css"/></head><body><p class="top_nav"><a href="part342.htm">&lt; Previous</a><span> | </span><a href="../Speedster7t_Component_Library_User_Guide_UG086-1.html">Contents</a><span> | </span><a href="part344.htm">Next &gt;</a></p><p class="s25" style="padding-top: 18pt;padding-left: 6pt;text-indent: 0pt;text-align: left;"><a name="bookmark465">&zwnj;</a>Ports<a name="bookmark541">&zwnj;</a></p><p class="s18" style="padding-top: 8pt;padding-left: 6pt;text-indent: 0pt;text-align: left;">Table 204: <span class="h4">ACX_BRAM72K_FIFO Pin Descriptions</span></p><p style="text-indent: 0pt;text-align: left;"><br/></p><table style="border-collapse:collapse;margin-left:6.375pt" cellspacing="0"><tr style="height:21pt"><td style="width:81pt;border-top-style:solid;border-top-width:1pt;border-top-color:#666666;border-left-style:solid;border-left-width:1pt;border-left-color:#666666;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#666666;border-right-style:solid;border-right-width:1pt;border-right-color:#666666" bgcolor="#A5E5BA"><p class="s61" style="padding-top: 5pt;text-indent: 0pt;text-align: center;">Name</p></td><td style="width:50pt;border-top-style:solid;border-top-width:1pt;border-top-color:#666666;border-left-style:solid;border-left-width:1pt;border-left-color:#666666;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#666666;border-right-style:solid;border-right-width:1pt;border-right-color:#666666" bgcolor="#A5E5BA"><p class="s61" style="padding-top: 5pt;padding-left: 7pt;text-indent: 0pt;text-align: left;">Direction</p></td><td style="width:372pt;border-top-style:solid;border-top-width:1pt;border-top-color:#666666;border-left-style:solid;border-left-width:1pt;border-left-color:#666666;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#666666;border-right-style:solid;border-right-width:1pt;border-right-color:#666666" bgcolor="#A5E5BA"><p class="s61" style="padding-top: 5pt;text-indent: 0pt;text-align: center;">Description</p></td></tr><tr style="height:22pt"><td style="width:81pt;border-top-style:solid;border-top-width:1pt;border-top-color:#666666;border-left-style:solid;border-left-width:1pt;border-left-color:#666666;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#666666;border-right-style:solid;border-right-width:1pt;border-right-color:#666666"><p class="s64" style="padding-top: 6pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">rstn</p></td><td style="width:50pt;border-top-style:solid;border-top-width:1pt;border-top-color:#666666;border-left-style:solid;border-left-width:1pt;border-left-color:#666666;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#666666;border-right-style:solid;border-right-width:1pt;border-right-color:#666666"><p class="s62" style="padding-top: 5pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">Input</p></td><td style="width:372pt;border-top-style:solid;border-top-width:1pt;border-top-color:#666666;border-left-style:solid;border-left-width:1pt;border-left-color:#666666;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#666666;border-right-style:solid;border-right-width:1pt;border-right-color:#666666"><p class="s62" style="padding-top: 5pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">Asynchronous reset input. Resets the entire FIFO.</p></td></tr><tr style="height:32pt"><td style="width:81pt;border-top-style:solid;border-top-width:1pt;border-top-color:#666666;border-left-style:solid;border-left-width:1pt;border-left-color:#666666;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#666666;border-right-style:solid;border-right-width:1pt;border-right-color:#666666"><p style="padding-top: 2pt;text-indent: 0pt;text-align: left;"><br/></p><p class="s64" style="padding-left: 4pt;text-indent: 0pt;text-align: left;">wrclk</p></td><td style="width:50pt;border-top-style:solid;border-top-width:1pt;border-top-color:#666666;border-left-style:solid;border-left-width:1pt;border-left-color:#666666;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#666666;border-right-style:solid;border-right-width:1pt;border-right-color:#666666"><p style="padding-top: 1pt;text-indent: 0pt;text-align: left;"><br/></p><p class="s62" style="padding-left: 4pt;text-indent: 0pt;text-align: left;">Input</p></td><td style="width:372pt;border-top-style:solid;border-top-width:1pt;border-top-color:#666666;border-left-style:solid;border-left-width:1pt;border-left-color:#666666;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#666666;border-right-style:solid;border-right-width:1pt;border-right-color:#666666"><p class="s62" style="padding-top: 5pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">Write clock input. Write operations are fully synchronous and occur upon the active edge of the <span class="s64">wrclk</span></p><p class="s62" style="padding-left: 4pt;text-indent: 0pt;text-align: left;">input when <span class="s64">wren </span>is asserted. The active edge of <span class="s64">wrclk </span>is determined by <span class="s64">wrclk_polarity</span>.</p></td></tr><tr style="height:22pt"><td style="width:81pt;border-top-style:solid;border-top-width:1pt;border-top-color:#666666;border-left-style:solid;border-left-width:1pt;border-left-color:#666666;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#666666;border-right-style:solid;border-right-width:1pt;border-right-color:#666666"><p class="s64" style="padding-top: 6pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">wren</p></td><td style="width:50pt;border-top-style:solid;border-top-width:1pt;border-top-color:#666666;border-left-style:solid;border-left-width:1pt;border-left-color:#666666;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#666666;border-right-style:solid;border-right-width:1pt;border-right-color:#666666"><p class="s62" style="padding-top: 5pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">Input</p></td><td style="width:372pt;border-top-style:solid;border-top-width:1pt;border-top-color:#666666;border-left-style:solid;border-left-width:1pt;border-left-color:#666666;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#666666;border-right-style:solid;border-right-width:1pt;border-right-color:#666666"><p class="s62" style="padding-top: 5pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">Write port enable. Assert <span class="s64">wren </span>high to write data to the FIFO.</p></td></tr><tr style="height:64pt"><td style="width:81pt;border-top-style:solid;border-top-width:1pt;border-top-color:#666666;border-left-style:solid;border-left-width:1pt;border-left-color:#666666;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#666666;border-right-style:solid;border-right-width:1pt;border-right-color:#666666"><p style="text-indent: 0pt;text-align: left;"><br/></p><p class="s64" style="padding-left: 4pt;text-indent: 0pt;text-align: left;">din[143:0]</p></td><td style="width:50pt;border-top-style:solid;border-top-width:1pt;border-top-color:#666666;border-left-style:solid;border-left-width:1pt;border-left-color:#666666;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#666666;border-right-style:solid;border-right-width:1pt;border-right-color:#666666"><p style="text-indent: 0pt;text-align: left;"><br/></p><p class="s62" style="padding-left: 4pt;text-indent: 0pt;text-align: left;">Input</p></td><td style="width:372pt;border-top-style:solid;border-top-width:1pt;border-top-color:#666666;border-left-style:solid;border-left-width:1pt;border-left-color:#666666;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#666666;border-right-style:solid;border-right-width:1pt;border-right-color:#666666"><p class="s62" style="padding-top: 5pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">Write port data input. Input data (<span class="s64">data_in</span>) should be aligned as follows:</p><p class="s64" style="padding-top: 2pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">write_width=144 <span class="s62">– Full data width. </span>din=data_in<span class="s62">.</span></p><p class="s64" style="padding-left: 4pt;text-indent: 0pt;text-align: left;">write_width=128 <span class="s62">– </span>din={8&#39;h0, data_in[127:64], 8&#39;h0, data_in[63:0]}<span class="s62">. </span>write_width&lt;128 <span class="s62">– </span>data_in <span class="s62">should start from index 0 (right justified): </span>din[0]=data_in[0]<span class="s62">. Remaining </span>din <span class="s62">upper bits should be tied to </span>1&#39;b0<span class="s62">.</span></p></td></tr><tr style="height:22pt"><td style="width:81pt;border-top-style:solid;border-top-width:1pt;border-top-color:#666666;border-left-style:solid;border-left-width:1pt;border-left-color:#666666;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#666666;border-right-style:solid;border-right-width:1pt;border-right-color:#666666"><p class="s64" style="padding-top: 6pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">full</p></td><td style="width:50pt;border-top-style:solid;border-top-width:1pt;border-top-color:#666666;border-left-style:solid;border-left-width:1pt;border-left-color:#666666;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#666666;border-right-style:solid;border-right-width:1pt;border-right-color:#666666"><p class="s62" style="padding-top: 5pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">Output</p></td><td style="width:372pt;border-top-style:solid;border-top-width:1pt;border-top-color:#666666;border-left-style:solid;border-left-width:1pt;border-left-color:#666666;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#666666;border-right-style:solid;border-right-width:1pt;border-right-color:#666666"><p class="s62" style="padding-top: 5pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">Asserted high when the FIFO is full.</p></td></tr><tr style="height:22pt"><td style="width:81pt;border-top-style:solid;border-top-width:1pt;border-top-color:#666666;border-left-style:solid;border-left-width:1pt;border-left-color:#666666;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#666666;border-right-style:solid;border-right-width:1pt;border-right-color:#666666"><p class="s64" style="padding-top: 6pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">almost_full</p></td><td style="width:50pt;border-top-style:solid;border-top-width:1pt;border-top-color:#666666;border-left-style:solid;border-left-width:1pt;border-left-color:#666666;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#666666;border-right-style:solid;border-right-width:1pt;border-right-color:#666666"><p class="s62" style="padding-top: 5pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">Output</p></td><td style="width:372pt;border-top-style:solid;border-top-width:1pt;border-top-color:#666666;border-left-style:solid;border-left-width:1pt;border-left-color:#666666;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#666666;border-right-style:solid;border-right-width:1pt;border-right-color:#666666"><p class="s62" style="padding-top: 5pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">Asserted high when remaining space in the FIFO is equal to or less than <span class="s64">afull_threshold</span>.</p></td></tr><tr style="height:22pt"><td style="width:81pt;border-top-style:solid;border-top-width:1pt;border-top-color:#666666;border-left-style:solid;border-left-width:1pt;border-left-color:#666666;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#666666;border-right-style:solid;border-right-width:1pt;border-right-color:#666666"><p class="s64" style="padding-top: 6pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">write_error</p></td><td style="width:50pt;border-top-style:solid;border-top-width:1pt;border-top-color:#666666;border-left-style:solid;border-left-width:1pt;border-left-color:#666666;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#666666;border-right-style:solid;border-right-width:1pt;border-right-color:#666666"><p class="s62" style="padding-top: 5pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">Output</p></td><td style="width:372pt;border-top-style:solid;border-top-width:1pt;border-top-color:#666666;border-left-style:solid;border-left-width:1pt;border-left-color:#666666;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#666666;border-right-style:solid;border-right-width:1pt;border-right-color:#666666"><p class="s62" style="padding-top: 5pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">Asserted the cycle after a write to the FIFO when the FIFO is already full.</p></td></tr><tr style="height:44pt"><td style="width:81pt;border-top-style:solid;border-top-width:1pt;border-top-color:#666666;border-left-style:solid;border-left-width:1pt;border-left-color:#666666;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#666666;border-right-style:solid;border-right-width:1pt;border-right-color:#666666"><p style="padding-top: 8pt;text-indent: 0pt;text-align: left;"><br/></p><p class="s64" style="padding-left: 4pt;text-indent: 0pt;text-align: left;">rdclk</p></td><td style="width:50pt;border-top-style:solid;border-top-width:1pt;border-top-color:#666666;border-left-style:solid;border-left-width:1pt;border-left-color:#666666;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#666666;border-right-style:solid;border-right-width:1pt;border-right-color:#666666"><p style="padding-top: 7pt;text-indent: 0pt;text-align: left;"><br/></p><p class="s62" style="padding-left: 4pt;text-indent: 0pt;text-align: left;">Input</p></td><td style="width:372pt;border-top-style:solid;border-top-width:1pt;border-top-color:#666666;border-left-style:solid;border-left-width:1pt;border-left-color:#666666;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#666666;border-right-style:solid;border-right-width:1pt;border-right-color:#666666"><p class="s62" style="padding-top: 5pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">Read clock input. Read operations are fully synchronous and occur upon the active edge of the <span class="s64">rdclk</span></p><p class="s62" style="padding-left: 4pt;text-indent: 0pt;text-align: left;">input when the <span class="s64">rden </span>signal is asserted.</p><p class="s62" style="padding-top: 2pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">The active edge of <span class="s64">rdclk </span>is determined by <span class="s64">rdclk_polarity</span>.</p></td></tr><tr style="height:22pt"><td style="width:81pt;border-top-style:solid;border-top-width:1pt;border-top-color:#666666;border-left-style:solid;border-left-width:1pt;border-left-color:#666666;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#666666;border-right-style:solid;border-right-width:1pt;border-right-color:#666666"><p class="s64" style="padding-top: 6pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">rden</p></td><td style="width:50pt;border-top-style:solid;border-top-width:1pt;border-top-color:#666666;border-left-style:solid;border-left-width:1pt;border-left-color:#666666;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#666666;border-right-style:solid;border-right-width:1pt;border-right-color:#666666"><p class="s62" style="padding-top: 5pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">Input</p></td><td style="width:372pt;border-top-style:solid;border-top-width:1pt;border-top-color:#666666;border-left-style:solid;border-left-width:1pt;border-left-color:#666666;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#666666;border-right-style:solid;border-right-width:1pt;border-right-color:#666666"><p class="s62" style="padding-top: 5pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">Read port enable. Assert <span class="s64">rden </span>high to perform a read operation.</p></td></tr><tr style="height:24pt"><td style="width:81pt;border-top-style:solid;border-top-width:1pt;border-top-color:#666666;border-left-style:solid;border-left-width:1pt;border-left-color:#666666;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#666666;border-right-style:solid;border-right-width:1pt;border-right-color:#666666"><p class="s64" style="padding-top: 6pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">empty<span class="s65">(1)</span></p></td><td style="width:50pt;border-top-style:solid;border-top-width:1pt;border-top-color:#666666;border-left-style:solid;border-left-width:1pt;border-left-color:#666666;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#666666;border-right-style:solid;border-right-width:1pt;border-right-color:#666666"><p class="s62" style="padding-top: 7pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">Output</p></td><td style="width:372pt;border-top-style:solid;border-top-width:1pt;border-top-color:#666666;border-left-style:solid;border-left-width:1pt;border-left-color:#666666;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#666666;border-right-style:solid;border-right-width:1pt;border-right-color:#666666"><p class="s62" style="padding-top: 7pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">Asserted high when the FIFO is empty.</p></td></tr><tr style="height:24pt"><td style="width:81pt;border-top-style:solid;border-top-width:1pt;border-top-color:#666666;border-left-style:solid;border-left-width:1pt;border-left-color:#666666;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#666666;border-right-style:solid;border-right-width:1pt;border-right-color:#666666"><p class="s64" style="padding-top: 6pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">almost_empty<span class="s65">(2)</span></p></td><td style="width:50pt;border-top-style:solid;border-top-width:1pt;border-top-color:#666666;border-left-style:solid;border-left-width:1pt;border-left-color:#666666;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#666666;border-right-style:solid;border-right-width:1pt;border-right-color:#666666"><p class="s62" style="padding-top: 7pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">Output</p></td><td style="width:372pt;border-top-style:solid;border-top-width:1pt;border-top-color:#666666;border-left-style:solid;border-left-width:1pt;border-left-color:#666666;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#666666;border-right-style:solid;border-right-width:1pt;border-right-color:#666666"><p class="s62" style="padding-top: 6pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">Asserted high when the FIFO has less than, or equal to <span class="s64">aempty_threshold </span>words remaining.</p></td></tr><tr style="height:22pt"><td style="width:81pt;border-top-style:solid;border-top-width:1pt;border-top-color:#666666;border-left-style:solid;border-left-width:1pt;border-left-color:#666666;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#666666;border-right-style:solid;border-right-width:1pt;border-right-color:#666666"><p class="s64" style="padding-top: 6pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">read_error</p></td><td style="width:50pt;border-top-style:solid;border-top-width:1pt;border-top-color:#666666;border-left-style:solid;border-left-width:1pt;border-left-color:#666666;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#666666;border-right-style:solid;border-right-width:1pt;border-right-color:#666666"><p class="s62" style="padding-top: 5pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">Output</p></td><td style="width:372pt;border-top-style:solid;border-top-width:1pt;border-top-color:#666666;border-left-style:solid;border-left-width:1pt;border-left-color:#666666;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#666666;border-right-style:solid;border-right-width:1pt;border-right-color:#666666"><p class="s62" style="padding-top: 5pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">Asserted the cycle after a FIFO read when the FIFO is already empty.</p></td></tr><tr style="height:22pt"><td style="width:81pt;border-top-style:solid;border-top-width:1pt;border-top-color:#666666;border-left-style:solid;border-left-width:1pt;border-left-color:#666666;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#666666;border-right-style:solid;border-right-width:1pt;border-right-color:#666666"><p class="s64" style="padding-top: 6pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">sbit_error[1:0]</p></td><td style="width:50pt;border-top-style:solid;border-top-width:1pt;border-top-color:#666666;border-left-style:solid;border-left-width:1pt;border-left-color:#666666;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#666666;border-right-style:solid;border-right-width:1pt;border-right-color:#666666"><p class="s62" style="padding-top: 5pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">Output</p></td><td style="width:372pt;border-top-style:solid;border-top-width:1pt;border-top-color:#666666;border-left-style:solid;border-left-width:1pt;border-left-color:#666666;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#666666;border-right-style:solid;border-right-width:1pt;border-right-color:#666666"><p class="s62" style="padding-top: 5pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">Asserted high when the data on <span class="s64">dout </span>includes a single-bit error that was corrected.</p></td></tr><tr style="height:22pt"><td style="width:81pt;border-top-style:solid;border-top-width:1pt;border-top-color:#666666;border-left-style:solid;border-left-width:1pt;border-left-color:#666666;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#666666;border-right-style:solid;border-right-width:1pt;border-right-color:#666666"><p class="s64" style="padding-top: 6pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">dbit_error[1:0]</p></td><td style="width:50pt;border-top-style:solid;border-top-width:1pt;border-top-color:#666666;border-left-style:solid;border-left-width:1pt;border-left-color:#666666;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#666666;border-right-style:solid;border-right-width:1pt;border-right-color:#666666"><p class="s62" style="padding-top: 5pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">Output</p></td><td style="width:372pt;border-top-style:solid;border-top-width:1pt;border-top-color:#666666;border-left-style:solid;border-left-width:1pt;border-left-color:#666666;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#666666;border-right-style:solid;border-right-width:1pt;border-right-color:#666666"><p class="s62" style="padding-top: 5pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">Asserted high when the data on <span class="s64">dout </span>includes an error or errors that were not corrected.</p></td></tr><tr style="height:22pt"><td style="width:81pt;border-top-style:solid;border-top-width:1pt;border-top-color:#666666;border-left-style:solid;border-left-width:1pt;border-left-color:#666666;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#666666;border-right-style:solid;border-right-width:1pt;border-right-color:#666666"><p class="s64" style="padding-top: 6pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">dout[143:0]</p></td><td style="width:50pt;border-top-style:solid;border-top-width:1pt;border-top-color:#666666;border-left-style:solid;border-left-width:1pt;border-left-color:#666666;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#666666;border-right-style:solid;border-right-width:1pt;border-right-color:#666666"><p class="s62" style="padding-top: 5pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">Output</p></td><td style="width:372pt;border-top-style:solid;border-top-width:1pt;border-top-color:#666666;border-left-style:solid;border-left-width:1pt;border-left-color:#666666;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#666666;border-right-style:solid;border-right-width:1pt;border-right-color:#666666"><p class="s62" style="padding-top: 5pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">Read port data output. When <span class="s64">read_width144</span>, the data output is aligned similarly to <span class="s64">din</span>.</p></td></tr><tr style="height:86pt"><td style="width:503pt;border-top-style:solid;border-top-width:1pt;border-top-color:#666666;border-left-style:solid;border-left-width:1pt;border-left-color:#666666;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#666666;border-right-style:solid;border-right-width:1pt;border-right-color:#666666" colspan="3"><p style="padding-top: 6pt;text-indent: 0pt;text-align: left;"><br/></p><p style="text-indent: 0pt;text-align: left;"><span><img width="657" height="82" alt="image" src="Image_376.png"/></span></p><p class="s66" style="padding-left: 12pt;text-indent: 0pt;text-align: left;">Table Notes</p><p class="s62" style="padding-top: 2pt;padding-left: 36pt;text-indent: -11pt;text-align: left;"><span class="s67">1. </span>When operating in synchronous mode (<span class="s64">sync_mode </span>= 1), the falling transition of <span class="s64">empty </span>is delayed by one cycle. <span class="s64">empty </span>remains asserted for the cycle after the last entry in the FIFO is read.</p><p class="s62" style="padding-top: 2pt;padding-left: 25pt;text-indent: 0pt;text-align: left;"><span class="s67">2. </span>When operating in synchronous mode (<span class="s64">sync_mode </span>= 1), the falling transition of <span class="s64">almost_empty </span>is delayed by one cycle.</p><p class="s64" style="padding-left: 36pt;text-indent: 0pt;text-align: left;">almost_empty <span class="s62">remains asserted for a cycle after </span>aempty_threshold <span class="s62">is reached.</span></p></td></tr></table><p class="nav">&nbsp;&nbsp;</p><p class="nav">&nbsp;</p><p class="nav"><a href="part342.htm">&lt; Previous</a><span> | </span><a href="../Speedster7t_Component_Library_User_Guide_UG086-1.html">Contents</a><span> | </span><a href="part344.htm">Next &gt;</a></p><p class="nav">&nbsp;&nbsp;</p></body></html>
