\section{File List}
Here is a list of all documented files with brief descriptions\-:\begin{DoxyCompactList}
\item\contentsline{section}{E\-:/workspace/semg\-\_\-mkl25z128vlh4/\-Generated\-\_\-\-Code/\hyperlink{_bit_i_o___a_d___n_o_t___c_s0_8c}{Bit\-I\-O\-\_\-\-A\-D\-\_\-\-N\-O\-T\-\_\-\-C\-S0.\-c} \\*The H\-A\-L Bit\-I\-O component provides a low level A\-P\-I for unified access to general purpose digital input/output pins across various device designs }{\pageref{_bit_i_o___a_d___n_o_t___c_s0_8c}}{}
\item\contentsline{section}{E\-:/workspace/semg\-\_\-mkl25z128vlh4/\-Generated\-\_\-\-Code/\hyperlink{_bit_i_o___a_d___n_o_t___c_s0_8h}{Bit\-I\-O\-\_\-\-A\-D\-\_\-\-N\-O\-T\-\_\-\-C\-S0.\-h} \\*The H\-A\-L Bit\-I\-O component provides a low level A\-P\-I for unified access to general purpose digital input/output pins across various device designs }{\pageref{_bit_i_o___a_d___n_o_t___c_s0_8h}}{}
\item\contentsline{section}{E\-:/workspace/semg\-\_\-mkl25z128vlh4/\-Generated\-\_\-\-Code/\hyperlink{_bit_i_o___a_d___n_o_t___c_s1_8c}{Bit\-I\-O\-\_\-\-A\-D\-\_\-\-N\-O\-T\-\_\-\-C\-S1.\-c} \\*The H\-A\-L Bit\-I\-O component provides a low level A\-P\-I for unified access to general purpose digital input/output pins across various device designs }{\pageref{_bit_i_o___a_d___n_o_t___c_s1_8c}}{}
\item\contentsline{section}{E\-:/workspace/semg\-\_\-mkl25z128vlh4/\-Generated\-\_\-\-Code/\hyperlink{_bit_i_o___a_d___n_o_t___c_s1_8h}{Bit\-I\-O\-\_\-\-A\-D\-\_\-\-N\-O\-T\-\_\-\-C\-S1.\-h} \\*The H\-A\-L Bit\-I\-O component provides a low level A\-P\-I for unified access to general purpose digital input/output pins across various device designs }{\pageref{_bit_i_o___a_d___n_o_t___c_s1_8h}}{}
\item\contentsline{section}{E\-:/workspace/semg\-\_\-mkl25z128vlh4/\-Generated\-\_\-\-Code/\hyperlink{_bit_i_o___a_d___n_o_t___r_e_s_e_t0_8c}{Bit\-I\-O\-\_\-\-A\-D\-\_\-\-N\-O\-T\-\_\-\-R\-E\-S\-E\-T0.\-c} \\*The H\-A\-L Bit\-I\-O component provides a low level A\-P\-I for unified access to general purpose digital input/output pins across various device designs }{\pageref{_bit_i_o___a_d___n_o_t___r_e_s_e_t0_8c}}{}
\item\contentsline{section}{E\-:/workspace/semg\-\_\-mkl25z128vlh4/\-Generated\-\_\-\-Code/\hyperlink{_bit_i_o___a_d___n_o_t___r_e_s_e_t0_8h}{Bit\-I\-O\-\_\-\-A\-D\-\_\-\-N\-O\-T\-\_\-\-R\-E\-S\-E\-T0.\-h} \\*The H\-A\-L Bit\-I\-O component provides a low level A\-P\-I for unified access to general purpose digital input/output pins across various device designs }{\pageref{_bit_i_o___a_d___n_o_t___r_e_s_e_t0_8h}}{}
\item\contentsline{section}{E\-:/workspace/semg\-\_\-mkl25z128vlh4/\-Generated\-\_\-\-Code/\hyperlink{_bit_i_o___a_d___n_o_t___r_e_s_e_t1_8c}{Bit\-I\-O\-\_\-\-A\-D\-\_\-\-N\-O\-T\-\_\-\-R\-E\-S\-E\-T1.\-c} \\*The H\-A\-L Bit\-I\-O component provides a low level A\-P\-I for unified access to general purpose digital input/output pins across various device designs }{\pageref{_bit_i_o___a_d___n_o_t___r_e_s_e_t1_8c}}{}
\item\contentsline{section}{E\-:/workspace/semg\-\_\-mkl25z128vlh4/\-Generated\-\_\-\-Code/\hyperlink{_bit_i_o___a_d___n_o_t___r_e_s_e_t1_8h}{Bit\-I\-O\-\_\-\-A\-D\-\_\-\-N\-O\-T\-\_\-\-R\-E\-S\-E\-T1.\-h} \\*The H\-A\-L Bit\-I\-O component provides a low level A\-P\-I for unified access to general purpose digital input/output pins across various device designs }{\pageref{_bit_i_o___a_d___n_o_t___r_e_s_e_t1_8h}}{}
\item\contentsline{section}{E\-:/workspace/semg\-\_\-mkl25z128vlh4/\-Generated\-\_\-\-Code/\hyperlink{_bit_i_o___a_d___s_t_a_r_t0_8c}{Bit\-I\-O\-\_\-\-A\-D\-\_\-\-S\-T\-A\-R\-T0.\-c} \\*The H\-A\-L Bit\-I\-O component provides a low level A\-P\-I for unified access to general purpose digital input/output pins across various device designs }{\pageref{_bit_i_o___a_d___s_t_a_r_t0_8c}}{}
\item\contentsline{section}{E\-:/workspace/semg\-\_\-mkl25z128vlh4/\-Generated\-\_\-\-Code/\hyperlink{_bit_i_o___a_d___s_t_a_r_t0_8h}{Bit\-I\-O\-\_\-\-A\-D\-\_\-\-S\-T\-A\-R\-T0.\-h} \\*The H\-A\-L Bit\-I\-O component provides a low level A\-P\-I for unified access to general purpose digital input/output pins across various device designs }{\pageref{_bit_i_o___a_d___s_t_a_r_t0_8h}}{}
\item\contentsline{section}{E\-:/workspace/semg\-\_\-mkl25z128vlh4/\-Generated\-\_\-\-Code/\hyperlink{_bit_i_o___u_p_r_d_y_8c}{Bit\-I\-O\-\_\-\-U\-P\-R\-D\-Y.\-c} \\*The H\-A\-L Bit\-I\-O component provides a low level A\-P\-I for unified access to general purpose digital input/output pins across various device designs }{\pageref{_bit_i_o___u_p_r_d_y_8c}}{}
\item\contentsline{section}{E\-:/workspace/semg\-\_\-mkl25z128vlh4/\-Generated\-\_\-\-Code/\hyperlink{_bit_i_o___u_p_r_d_y_8h}{Bit\-I\-O\-\_\-\-U\-P\-R\-D\-Y.\-h} \\*The H\-A\-L Bit\-I\-O component provides a low level A\-P\-I for unified access to general purpose digital input/output pins across various device designs }{\pageref{_bit_i_o___u_p_r_d_y_8h}}{}
\item\contentsline{section}{E\-:/workspace/semg\-\_\-mkl25z128vlh4/\-Generated\-\_\-\-Code/\hyperlink{_cpu_8c}{Cpu.\-c} }{\pageref{_cpu_8c}}{}
\item\contentsline{section}{E\-:/workspace/semg\-\_\-mkl25z128vlh4/\-Generated\-\_\-\-Code/\hyperlink{_cpu_8h}{Cpu.\-h} }{\pageref{_cpu_8h}}{}
\item\contentsline{section}{E\-:/workspace/semg\-\_\-mkl25z128vlh4/\-Generated\-\_\-\-Code/\hyperlink{_d_m_a___c_t_r_l_8c}{D\-M\-A\-\_\-\-C\-T\-R\-L.\-c} \\*This embedded component implements initialization and runtime handling of an on-\/chip D\-M\-A controller }{\pageref{_d_m_a___c_t_r_l_8c}}{}
\item\contentsline{section}{E\-:/workspace/semg\-\_\-mkl25z128vlh4/\-Generated\-\_\-\-Code/\hyperlink{_d_m_a___c_t_r_l_8h}{D\-M\-A\-\_\-\-C\-T\-R\-L.\-h} \\*This embedded component implements initialization and runtime handling of an on-\/chip D\-M\-A controller }{\pageref{_d_m_a___c_t_r_l_8h}}{}
\item\contentsline{section}{E\-:/workspace/semg\-\_\-mkl25z128vlh4/\-Generated\-\_\-\-Code/\hyperlink{_d_m_a_t___m___s_p_i___r_x_8c}{D\-M\-A\-T\-\_\-\-M\-\_\-\-S\-P\-I\-\_\-\-R\-X.\-c} \\*This embedded component implements a D\-M\-A transfer channel descriptor definition }{\pageref{_d_m_a_t___m___s_p_i___r_x_8c}}{}
\item\contentsline{section}{E\-:/workspace/semg\-\_\-mkl25z128vlh4/\-Generated\-\_\-\-Code/\hyperlink{_d_m_a_t___m___s_p_i___r_x_8h}{D\-M\-A\-T\-\_\-\-M\-\_\-\-S\-P\-I\-\_\-\-R\-X.\-h} \\*This embedded component implements a D\-M\-A transfer channel descriptor definition }{\pageref{_d_m_a_t___m___s_p_i___r_x_8h}}{}
\item\contentsline{section}{E\-:/workspace/semg\-\_\-mkl25z128vlh4/\-Generated\-\_\-\-Code/\hyperlink{_d_m_a_t___m___s_p_i___t_x_8c}{D\-M\-A\-T\-\_\-\-M\-\_\-\-S\-P\-I\-\_\-\-T\-X.\-c} \\*This embedded component implements a D\-M\-A transfer channel descriptor definition }{\pageref{_d_m_a_t___m___s_p_i___t_x_8c}}{}
\item\contentsline{section}{E\-:/workspace/semg\-\_\-mkl25z128vlh4/\-Generated\-\_\-\-Code/\hyperlink{_d_m_a_t___m___s_p_i___t_x_8h}{D\-M\-A\-T\-\_\-\-M\-\_\-\-S\-P\-I\-\_\-\-T\-X.\-h} \\*This embedded component implements a D\-M\-A transfer channel descriptor definition }{\pageref{_d_m_a_t___m___s_p_i___t_x_8h}}{}
\item\contentsline{section}{E\-:/workspace/semg\-\_\-mkl25z128vlh4/\-Generated\-\_\-\-Code/\hyperlink{_d_m_a_t___s___s_p_i___r_x_8c}{D\-M\-A\-T\-\_\-\-S\-\_\-\-S\-P\-I\-\_\-\-R\-X.\-c} \\*This embedded component implements a D\-M\-A transfer channel descriptor definition }{\pageref{_d_m_a_t___s___s_p_i___r_x_8c}}{}
\item\contentsline{section}{E\-:/workspace/semg\-\_\-mkl25z128vlh4/\-Generated\-\_\-\-Code/\hyperlink{_d_m_a_t___s___s_p_i___r_x_8h}{D\-M\-A\-T\-\_\-\-S\-\_\-\-S\-P\-I\-\_\-\-R\-X.\-h} \\*This embedded component implements a D\-M\-A transfer channel descriptor definition }{\pageref{_d_m_a_t___s___s_p_i___r_x_8h}}{}
\item\contentsline{section}{E\-:/workspace/semg\-\_\-mkl25z128vlh4/\-Generated\-\_\-\-Code/\hyperlink{_d_m_a_t___s___s_p_i___t_x_8c}{D\-M\-A\-T\-\_\-\-S\-\_\-\-S\-P\-I\-\_\-\-T\-X.\-c} \\*This embedded component implements a D\-M\-A transfer channel descriptor definition }{\pageref{_d_m_a_t___s___s_p_i___t_x_8c}}{}
\item\contentsline{section}{E\-:/workspace/semg\-\_\-mkl25z128vlh4/\-Generated\-\_\-\-Code/\hyperlink{_d_m_a_t___s___s_p_i___t_x_8h}{D\-M\-A\-T\-\_\-\-S\-\_\-\-S\-P\-I\-\_\-\-T\-X.\-h} \\*This embedded component implements a D\-M\-A transfer channel descriptor definition }{\pageref{_d_m_a_t___s___s_p_i___t_x_8h}}{}
\item\contentsline{section}{E\-:/workspace/semg\-\_\-mkl25z128vlh4/\-Generated\-\_\-\-Code/\hyperlink{_e_i_n_t___a_d___n_o_t___d_r_d_y0_8c}{E\-I\-N\-T\-\_\-\-A\-D\-\_\-\-N\-O\-T\-\_\-\-D\-R\-D\-Y0.\-c} \\*This component, \char`\"{}\-Ext\-Int\-\_\-\-L\-D\-D\char`\"{}, provide a low level A\-P\-I for unified access of external interrupts handling across various device designs. The component uses one pin which generates interrupt on selected edge }{\pageref{_e_i_n_t___a_d___n_o_t___d_r_d_y0_8c}}{}
\item\contentsline{section}{E\-:/workspace/semg\-\_\-mkl25z128vlh4/\-Generated\-\_\-\-Code/\hyperlink{_e_i_n_t___a_d___n_o_t___d_r_d_y0_8h}{E\-I\-N\-T\-\_\-\-A\-D\-\_\-\-N\-O\-T\-\_\-\-D\-R\-D\-Y0.\-h} \\*This component, \char`\"{}\-Ext\-Int\-\_\-\-L\-D\-D\char`\"{}, provide a low level A\-P\-I for unified access of external interrupts handling across various device designs. The component uses one pin which generates interrupt on selected edge }{\pageref{_e_i_n_t___a_d___n_o_t___d_r_d_y0_8h}}{}
\item\contentsline{section}{E\-:/workspace/semg\-\_\-mkl25z128vlh4/\-Generated\-\_\-\-Code/\hyperlink{_e_i_n_t___s_y_n_c___i_n_t_8c}{E\-I\-N\-T\-\_\-\-S\-Y\-N\-C\-\_\-\-I\-N\-T.\-c} \\*This component, \char`\"{}\-Ext\-Int\-\_\-\-L\-D\-D\char`\"{}, provide a low level A\-P\-I for unified access of external interrupts handling across various device designs. The component uses one pin which generates interrupt on selected edge }{\pageref{_e_i_n_t___s_y_n_c___i_n_t_8c}}{}
\item\contentsline{section}{E\-:/workspace/semg\-\_\-mkl25z128vlh4/\-Generated\-\_\-\-Code/\hyperlink{_e_i_n_t___s_y_n_c___i_n_t_8h}{E\-I\-N\-T\-\_\-\-S\-Y\-N\-C\-\_\-\-I\-N\-T.\-h} \\*This component, \char`\"{}\-Ext\-Int\-\_\-\-L\-D\-D\char`\"{}, provide a low level A\-P\-I for unified access of external interrupts handling across various device designs. The component uses one pin which generates interrupt on selected edge }{\pageref{_e_i_n_t___s_y_n_c___i_n_t_8h}}{}
\item\contentsline{section}{E\-:/workspace/semg\-\_\-mkl25z128vlh4/\-Generated\-\_\-\-Code/\hyperlink{_p_e___const_8h}{P\-E\-\_\-\-Const.\-h} \\*This component \char`\"{}\-P\-E\-\_\-\-Const\char`\"{} contains internal definitions of the constants }{\pageref{_p_e___const_8h}}{}
\item\contentsline{section}{E\-:/workspace/semg\-\_\-mkl25z128vlh4/\-Generated\-\_\-\-Code/\hyperlink{_p_e___error_8h}{P\-E\-\_\-\-Error.\-h} \\*This component \char`\"{}\-P\-E\-\_\-\-Error\char`\"{} contains internal definitions of the error constants }{\pageref{_p_e___error_8h}}{}
\item\contentsline{section}{E\-:/workspace/semg\-\_\-mkl25z128vlh4/\-Generated\-\_\-\-Code/\hyperlink{_p_e___l_d_d_8c}{P\-E\-\_\-\-L\-D\-D.\-c} }{\pageref{_p_e___l_d_d_8c}}{}
\item\contentsline{section}{E\-:/workspace/semg\-\_\-mkl25z128vlh4/\-Generated\-\_\-\-Code/\hyperlink{_p_e___l_d_d_8h}{P\-E\-\_\-\-L\-D\-D.\-h} }{\pageref{_p_e___l_d_d_8h}}{}
\item\contentsline{section}{E\-:/workspace/semg\-\_\-mkl25z128vlh4/\-Generated\-\_\-\-Code/\hyperlink{_p_e___types_8h}{P\-E\-\_\-\-Types.\-h} \\*\hyperlink{_p_e___types_8h}{P\-E\-\_\-\-Types.\-h} -\/ contains definitions of basic types, register access macros and hardware specific macros which can be used in user application }{\pageref{_p_e___types_8h}}{}
\item\contentsline{section}{E\-:/workspace/semg\-\_\-mkl25z128vlh4/\-Generated\-\_\-\-Code/\hyperlink{_s_m___s_p_i0_8c}{S\-M\-\_\-\-S\-P\-I0.\-c} \\*This component \char`\"{}\-S\-P\-I\-Master\-\_\-\-L\-D\-D\char`\"{} implements M\-A\-S\-T\-E\-R part of synchronous serial master-\/slave communication }{\pageref{_s_m___s_p_i0_8c}}{}
\item\contentsline{section}{E\-:/workspace/semg\-\_\-mkl25z128vlh4/\-Generated\-\_\-\-Code/\hyperlink{_s_m___s_p_i0_8h}{S\-M\-\_\-\-S\-P\-I0.\-h} \\*This component \char`\"{}\-S\-P\-I\-Master\-\_\-\-L\-D\-D\char`\"{} implements M\-A\-S\-T\-E\-R part of synchronous serial master-\/slave communication }{\pageref{_s_m___s_p_i0_8h}}{}
\item\contentsline{section}{E\-:/workspace/semg\-\_\-mkl25z128vlh4/\-Generated\-\_\-\-Code/\hyperlink{_s_s___s_p_i1_8c}{S\-S\-\_\-\-S\-P\-I1.\-c} \\*This component \char`\"{}\-S\-P\-I\-Slave\-\_\-\-L\-D\-D\char`\"{} implements S\-L\-A\-V\-E part of synchronous serial master-\/slave communication }{\pageref{_s_s___s_p_i1_8c}}{}
\item\contentsline{section}{E\-:/workspace/semg\-\_\-mkl25z128vlh4/\-Generated\-\_\-\-Code/\hyperlink{_s_s___s_p_i1_8h}{S\-S\-\_\-\-S\-P\-I1.\-h} \\*This component \char`\"{}\-S\-P\-I\-Slave\-\_\-\-L\-D\-D\char`\"{} implements S\-L\-A\-V\-E part of synchronous serial master-\/slave communication }{\pageref{_s_s___s_p_i1_8h}}{}
\item\contentsline{section}{E\-:/workspace/semg\-\_\-mkl25z128vlh4/\-Generated\-\_\-\-Code/\hyperlink{_sys_tick_8c}{Sys\-Tick.\-c} \\*This file implements the Sys\-Tick (Sys\-Tick) module initialization according to the Peripheral Initialization settings, and defines interrupt service routines prototypes }{\pageref{_sys_tick_8c}}{}
\item\contentsline{section}{E\-:/workspace/semg\-\_\-mkl25z128vlh4/\-Generated\-\_\-\-Code/\hyperlink{_sys_tick_8h}{Sys\-Tick.\-h} \\*This file implements the Sys\-Tick (Sys\-Tick) module initialization according to the Peripheral Initialization settings, and defines interrupt service routines prototypes }{\pageref{_sys_tick_8h}}{}
\item\contentsline{section}{E\-:/workspace/semg\-\_\-mkl25z128vlh4/\-Generated\-\_\-\-Code/\hyperlink{_vectors_8c}{Vectors.\-c} }{\pageref{_vectors_8c}}{}
\item\contentsline{section}{E\-:/workspace/semg\-\_\-mkl25z128vlh4/\-Headers/\hyperlink{_a_d_c_8h}{A\-D\-C.\-h} \\*This file contains A\-D\-C operation functions }{\pageref{_a_d_c_8h}}{}
\item\contentsline{section}{E\-:/workspace/semg\-\_\-mkl25z128vlh4/\-Headers/\hyperlink{_aliases_8h}{Aliases.\-h} \\*This file contains ports and functions aliases. Aliases guarantee minimum modification of code, when ports or functions changed }{\pageref{_aliases_8h}}{}
\item\contentsline{section}{E\-:/workspace/semg\-\_\-mkl25z128vlh4/\-Headers/\hyperlink{_globals_8h}{Globals.\-h} \\*This file defines global variables used in this project }{\pageref{_globals_8h}}{}
\item\contentsline{section}{E\-:/workspace/semg\-\_\-mkl25z128vlh4/\-Headers/\hyperlink{_init_8h}{Init.\-h} \\*This file contains user initialization of data, on-\/chip and peripheral devices }{\pageref{_init_8h}}{}
\item\contentsline{section}{E\-:/workspace/semg\-\_\-mkl25z128vlh4/\-Headers/\hyperlink{_l_p_f_8h}{L\-P\-F.\-h} \\*This file contains low pass filter functions }{\pageref{_l_p_f_8h}}{}
\item\contentsline{section}{E\-:/workspace/semg\-\_\-mkl25z128vlh4/\-Headers/\hyperlink{_macros_8h}{Macros.\-h} \\*This file contains user macros used in this project }{\pageref{_macros_8h}}{}
\item\contentsline{section}{E\-:/workspace/semg\-\_\-mkl25z128vlh4/\-Headers/\hyperlink{_my_headers_8h}{My\-Headers.\-h} \\*This file contains all header files created by user. Easy for including header files in other files }{\pageref{_my_headers_8h}}{}
\item\contentsline{section}{E\-:/workspace/semg\-\_\-mkl25z128vlh4/\-Headers/\hyperlink{_process_8h}{Process.\-h} \\*This file contains functions for kinds of data processing }{\pageref{_process_8h}}{}
\item\contentsline{section}{E\-:/workspace/semg\-\_\-mkl25z128vlh4/\-Headers/\hyperlink{_settings_8h}{Settings.\-h} \\*This file contains device and environment settings }{\pageref{_settings_8h}}{}
\item\contentsline{section}{E\-:/workspace/semg\-\_\-mkl25z128vlh4/\-Headers/\hyperlink{_s_p_i_8h}{S\-P\-I.\-h} \\*This file contains high level functions on receiving and sending data via S\-P\-I }{\pageref{_s_p_i_8h}}{}
\item\contentsline{section}{E\-:/workspace/semg\-\_\-mkl25z128vlh4/\-Headers/\hyperlink{_test_8h}{Test.\-h} \\*This file contains test functions }{\pageref{_test_8h}}{}
\item\contentsline{section}{E\-:/workspace/semg\-\_\-mkl25z128vlh4/\-Headers/\hyperlink{_utilities_8h}{Utilities.\-h} \\*This file contains general functions used in this project }{\pageref{_utilities_8h}}{}
\item\contentsline{section}{E\-:/workspace/semg\-\_\-mkl25z128vlh4/\-Sources/\hyperlink{_a_d_c_8c}{A\-D\-C.\-c} \\*This file contains A\-D\-C operation functions }{\pageref{_a_d_c_8c}}{}
\item\contentsline{section}{E\-:/workspace/semg\-\_\-mkl25z128vlh4/\-Sources/\hyperlink{_events_8c}{Events.\-c} \\*This is user's event module. Put your event handler code here }{\pageref{_events_8c}}{}
\item\contentsline{section}{E\-:/workspace/semg\-\_\-mkl25z128vlh4/\-Sources/\hyperlink{_events_8h}{Events.\-h} \\*This is user's event module. Put your event handler code here }{\pageref{_events_8h}}{}
\item\contentsline{section}{E\-:/workspace/semg\-\_\-mkl25z128vlh4/\-Sources/\hyperlink{_init_8c}{Init.\-c} \\*This file contains user initialization of data, on-\/chip and peripheral devices }{\pageref{_init_8c}}{}
\item\contentsline{section}{E\-:/workspace/semg\-\_\-mkl25z128vlh4/\-Sources/\hyperlink{_l_p_f_8c}{L\-P\-F.\-c} \\*This file contains low pass filter functions }{\pageref{_l_p_f_8c}}{}
\item\contentsline{section}{E\-:/workspace/semg\-\_\-mkl25z128vlh4/\-Sources/\hyperlink{_macros_8c}{Macros.\-c} \\*This file contains user macros used in this project }{\pageref{_macros_8c}}{}
\item\contentsline{section}{E\-:/workspace/semg\-\_\-mkl25z128vlh4/\-Sources/\hyperlink{_processor_expert_8c}{Processor\-Expert.\-c} \\*Main module. This module contains user's application code }{\pageref{_processor_expert_8c}}{}
\item\contentsline{section}{E\-:/workspace/semg\-\_\-mkl25z128vlh4/\-Sources/\hyperlink{_test_8c}{Test.\-c} \\*This file contains test functions }{\pageref{_test_8c}}{}
\item\contentsline{section}{E\-:/workspace/semg\-\_\-mkl25z128vlh4/\-Sources/\hyperlink{_utilities_8c}{Utilities.\-c} \\*This file contains general functions used in this project }{\pageref{_utilities_8c}}{}
\end{DoxyCompactList}
