INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/steff/OneDrive/Documents/ECE385/real_lab5/real_lab5.srcs/sources_1/imports/sources_1/imports/5.1 First Draft/control.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/steff/OneDrive/Documents/ECE385/real_lab5/real_lab5.srcs/sources_1/imports/sources_1/imports/5.1 First Draft/cpu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/steff/OneDrive/Documents/ECE385/real_lab5/real_lab5.srcs/sources_1/imports/sources_1/new/fetch.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bus
INFO: [VRFC 10-311] analyzing module pc_mux
INFO: [VRFC 10-311] analyzing module mdr_mux
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/steff/OneDrive/Documents/ECE385/real_lab5/real_lab5.srcs/sources_1/imports/sources_1/imports/5.1 First Draft/load_reg.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module load_reg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/steff/OneDrive/Documents/ECE385/real_lab5/real_lab5.srcs/sources_1/imports/sources_1/imports/5.1 First Draft/testbench_5_1.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench_5_1
