Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Tue Jul  2 09:27:35 2024
| Host         : DESKTOP-BDOFUKB running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a75t-fgg484
| Speed File   : -2  PRODUCTION 1.23 2018-06-13
| Design State : Routed
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  9           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (8)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (8)
-------------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     10.484        0.000                      0                 2221        0.126        0.000                      0                 2221        9.500        0.000                       0                  1214  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                10.484        0.000                      0                 2221        0.126        0.000                      0                 2221        9.500        0.000                       0                  1214  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack       10.484ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.126ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             10.484ns  (required time - arrival time)
  Source:                 u_instr_mem/dout_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_cpu/ex_alu_oprand2_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        9.471ns  (logic 2.784ns (29.396%)  route 6.687ns (70.604%))
  Logic Levels:           4  (LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.378ns = ( 24.378 - 20.000 ) 
    Source Clock Delay      (SCD):    4.685ns
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W19                  IBUF (Prop_ibuf_I_O)         1.483     1.483 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.192    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.273 r  clk_IBUF_BUFG_inst/O
                         net (fo=1213, routed)        1.412     4.685    u_instr_mem/CLK
    RAMB18_X0Y42         RAMB18E1                                     r  u_instr_mem/dout_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y42         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[2])
                                                      2.125     6.810 r  u_instr_mem/dout_reg/DOBDO[2]
                         net (fo=260, routed)         4.487    11.297    u_cpu/imem_rdata[20]
    SLICE_X15Y110        LUT6 (Prop_lut6_I4_O)        0.105    11.402 r  u_cpu/ex_alu_oprand2[11]_i_7/O
                         net (fo=1, routed)           0.000    11.402    u_cpu/ex_alu_oprand2[11]_i_7_n_0
    SLICE_X15Y110        MUXF7 (Prop_muxf7_I0_O)      0.199    11.601 r  u_cpu/ex_alu_oprand2_reg[11]_i_3/O
                         net (fo=1, routed)           1.189    12.790    u_cpu/ex_alu_oprand2_reg[11]_i_3_n_0
    SLICE_X14Y113        LUT6 (Prop_lut6_I0_O)        0.250    13.040 f  u_cpu/ex_alu_oprand2[11]_i_2/O
                         net (fo=1, routed)           1.011    14.050    u_instr_mem/ex_alu_oprand2_reg[11]
    SLICE_X10Y106        LUT6 (Prop_lut6_I2_O)        0.105    14.155 r  u_instr_mem/ex_alu_oprand2[11]_i_1/O
                         net (fo=1, routed)           0.000    14.155    u_cpu/ex_alu_oprand2_reg[31]_1[11]
    SLICE_X10Y106        FDCE                                         r  u_cpu/ex_alu_oprand2_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    W19                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    W19                  IBUF (Prop_ibuf_I_O)         1.416    21.416 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.620    23.036    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    23.113 r  clk_IBUF_BUFG_inst/O
                         net (fo=1213, routed)        1.264    24.378    u_cpu/CLK
    SLICE_X10Y106        FDCE                                         r  u_cpu/ex_alu_oprand2_reg[11]/C
                         clock pessimism              0.225    24.603    
                         clock uncertainty           -0.035    24.568    
    SLICE_X10Y106        FDCE (Setup_fdce_C_D)        0.072    24.640    u_cpu/ex_alu_oprand2_reg[11]
  -------------------------------------------------------------------
                         required time                         24.640    
                         arrival time                         -14.155    
  -------------------------------------------------------------------
                         slack                                 10.484    

Slack (MET) :             10.896ns  (required time - arrival time)
  Source:                 u_instr_mem/dout_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_cpu/ex_alu_oprand2_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        9.019ns  (logic 2.769ns (30.702%)  route 6.250ns (69.298%))
  Logic Levels:           4  (LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.378ns = ( 24.378 - 20.000 ) 
    Source Clock Delay      (SCD):    4.685ns
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W19                  IBUF (Prop_ibuf_I_O)         1.483     1.483 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.192    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.273 r  clk_IBUF_BUFG_inst/O
                         net (fo=1213, routed)        1.412     4.685    u_instr_mem/CLK
    RAMB18_X0Y42         RAMB18E1                                     r  u_instr_mem/dout_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y42         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[2])
                                                      2.125     6.810 r  u_instr_mem/dout_reg/DOBDO[2]
                         net (fo=260, routed)         4.671    11.481    u_cpu/imem_rdata[20]
    SLICE_X15Y121        LUT6 (Prop_lut6_I4_O)        0.105    11.586 r  u_cpu/ex_alu_oprand2[17]_i_9/O
                         net (fo=1, routed)           0.000    11.586    u_cpu/ex_alu_oprand2[17]_i_9_n_0
    SLICE_X15Y121        MUXF7 (Prop_muxf7_I1_O)      0.182    11.768 r  u_cpu/ex_alu_oprand2_reg[17]_i_4/O
                         net (fo=1, routed)           0.666    12.434    u_cpu/ex_alu_oprand2_reg[17]_i_4_n_0
    SLICE_X13Y122        LUT6 (Prop_lut6_I0_O)        0.252    12.686 f  u_cpu/ex_alu_oprand2[17]_i_3/O
                         net (fo=1, routed)           0.913    13.599    u_instr_mem/ex_alu_oprand2_reg[17]
    SLICE_X11Y107        LUT6 (Prop_lut6_I4_O)        0.105    13.704 r  u_instr_mem/ex_alu_oprand2[17]_i_1/O
                         net (fo=1, routed)           0.000    13.704    u_cpu/ex_alu_oprand2_reg[31]_1[17]
    SLICE_X11Y107        FDCE                                         r  u_cpu/ex_alu_oprand2_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    W19                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    W19                  IBUF (Prop_ibuf_I_O)         1.416    21.416 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.620    23.036    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    23.113 r  clk_IBUF_BUFG_inst/O
                         net (fo=1213, routed)        1.264    24.378    u_cpu/CLK
    SLICE_X11Y107        FDCE                                         r  u_cpu/ex_alu_oprand2_reg[17]/C
                         clock pessimism              0.225    24.603    
                         clock uncertainty           -0.035    24.568    
    SLICE_X11Y107        FDCE (Setup_fdce_C_D)        0.032    24.600    u_cpu/ex_alu_oprand2_reg[17]
  -------------------------------------------------------------------
                         required time                         24.600    
                         arrival time                         -13.704    
  -------------------------------------------------------------------
                         slack                                 10.896    

Slack (MET) :             11.056ns  (required time - arrival time)
  Source:                 u_instr_mem/dout_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_cpu/ex_alu_oprand2_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        8.857ns  (logic 2.709ns (30.585%)  route 6.148ns (69.415%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.378ns = ( 24.378 - 20.000 ) 
    Source Clock Delay      (SCD):    4.685ns
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W19                  IBUF (Prop_ibuf_I_O)         1.483     1.483 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.192    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.273 r  clk_IBUF_BUFG_inst/O
                         net (fo=1213, routed)        1.412     4.685    u_instr_mem/CLK
    RAMB18_X0Y42         RAMB18E1                                     r  u_instr_mem/dout_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y42         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[4])
                                                      2.125     6.810 r  u_instr_mem/dout_reg/DOBDO[4]
                         net (fo=129, routed)         4.509    11.318    u_cpu/imem_rdata[22]
    SLICE_X13Y112        MUXF7 (Prop_muxf7_S_O)       0.227    11.545 r  u_cpu/ex_alu_oprand2_reg[13]_i_3/O
                         net (fo=1, routed)           0.978    12.523    u_cpu/ex_alu_oprand2_reg[13]_i_3_n_0
    SLICE_X13Y116        LUT6 (Prop_lut6_I0_O)        0.252    12.775 r  u_cpu/ex_alu_oprand2[13]_i_2/O
                         net (fo=1, routed)           0.662    13.437    u_instr_mem/ex_alu_oprand2_reg[13]
    SLICE_X11Y107        LUT6 (Prop_lut6_I2_O)        0.105    13.542 r  u_instr_mem/ex_alu_oprand2[13]_i_1/O
                         net (fo=1, routed)           0.000    13.542    u_cpu/ex_alu_oprand2_reg[31]_1[13]
    SLICE_X11Y107        FDCE                                         r  u_cpu/ex_alu_oprand2_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    W19                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    W19                  IBUF (Prop_ibuf_I_O)         1.416    21.416 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.620    23.036    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    23.113 r  clk_IBUF_BUFG_inst/O
                         net (fo=1213, routed)        1.264    24.378    u_cpu/CLK
    SLICE_X11Y107        FDCE                                         r  u_cpu/ex_alu_oprand2_reg[13]/C
                         clock pessimism              0.225    24.603    
                         clock uncertainty           -0.035    24.568    
    SLICE_X11Y107        FDCE (Setup_fdce_C_D)        0.030    24.598    u_cpu/ex_alu_oprand2_reg[13]
  -------------------------------------------------------------------
                         required time                         24.598    
                         arrival time                         -13.542    
  -------------------------------------------------------------------
                         slack                                 11.056    

Slack (MET) :             11.163ns  (required time - arrival time)
  Source:                 u_instr_mem/dout_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_cpu/ex_alu_oprand1_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        8.790ns  (logic 2.785ns (31.683%)  route 6.005ns (68.317%))
  Logic Levels:           4  (LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.375ns = ( 24.375 - 20.000 ) 
    Source Clock Delay      (SCD):    4.684ns
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W19                  IBUF (Prop_ibuf_I_O)         1.483     1.483 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.192    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.273 r  clk_IBUF_BUFG_inst/O
                         net (fo=1213, routed)        1.411     4.684    u_instr_mem/CLK
    RAMB18_X0Y42         RAMB18E1                                     r  u_instr_mem/dout_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y42         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOPADOP[0])
                                                      2.125     6.809 r  u_instr_mem/dout_reg/DOPADOP[0]
                         net (fo=258, routed)         5.214    12.023    u_cpu/imem_rdata[16]
    SLICE_X15Y114        LUT6 (Prop_lut6_I2_O)        0.105    12.128 r  u_cpu/ex_alu_oprand1[11]_i_12/O
                         net (fo=1, routed)           0.000    12.128    u_cpu/ex_alu_oprand1[11]_i_12_n_0
    SLICE_X15Y114        MUXF7 (Prop_muxf7_I1_O)      0.206    12.334 r  u_cpu/ex_alu_oprand1_reg[11]_i_9/O
                         net (fo=1, routed)           0.000    12.334    u_cpu/ex_alu_oprand1_reg[11]_i_9_n_0
    SLICE_X15Y114        MUXF8 (Prop_muxf8_I0_O)      0.085    12.419 r  u_cpu/ex_alu_oprand1_reg[11]_i_4/O
                         net (fo=1, routed)           0.791    13.210    u_cpu/ex_alu_oprand1_reg[11]_i_4_n_0
    SLICE_X14Y111        LUT6 (Prop_lut6_I4_O)        0.264    13.474 r  u_cpu/ex_alu_oprand1[11]_i_1/O
                         net (fo=1, routed)           0.000    13.474    u_cpu/if_alu_oprand1[11]
    SLICE_X14Y111        FDCE                                         r  u_cpu/ex_alu_oprand1_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    W19                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    W19                  IBUF (Prop_ibuf_I_O)         1.416    21.416 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.620    23.036    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    23.113 r  clk_IBUF_BUFG_inst/O
                         net (fo=1213, routed)        1.261    24.375    u_cpu/CLK
    SLICE_X14Y111        FDCE                                         r  u_cpu/ex_alu_oprand1_reg[11]/C
                         clock pessimism              0.225    24.600    
                         clock uncertainty           -0.035    24.565    
    SLICE_X14Y111        FDCE (Setup_fdce_C_D)        0.072    24.637    u_cpu/ex_alu_oprand1_reg[11]
  -------------------------------------------------------------------
                         required time                         24.637    
                         arrival time                         -13.474    
  -------------------------------------------------------------------
                         slack                                 11.163    

Slack (MET) :             11.197ns  (required time - arrival time)
  Source:                 u_instr_mem/dout_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_cpu/ex_alu_oprand1_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        8.756ns  (logic 2.755ns (31.463%)  route 6.001ns (68.537%))
  Logic Levels:           4  (LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.373ns = ( 24.373 - 20.000 ) 
    Source Clock Delay      (SCD):    4.684ns
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W19                  IBUF (Prop_ibuf_I_O)         1.483     1.483 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.192    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.273 r  clk_IBUF_BUFG_inst/O
                         net (fo=1213, routed)        1.411     4.684    u_instr_mem/CLK
    RAMB18_X0Y42         RAMB18E1                                     r  u_instr_mem/dout_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y42         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOPADOP[0])
                                                      2.125     6.809 r  u_instr_mem/dout_reg/DOPADOP[0]
                         net (fo=258, routed)         5.335    12.144    u_cpu/imem_rdata[16]
    SLICE_X11Y112        LUT6 (Prop_lut6_I2_O)        0.105    12.249 r  u_cpu/ex_alu_oprand1[15]_i_14/O
                         net (fo=1, routed)           0.000    12.249    u_cpu/ex_alu_oprand1[15]_i_14_n_0
    SLICE_X11Y112        MUXF7 (Prop_muxf7_I1_O)      0.182    12.431 r  u_cpu/ex_alu_oprand1_reg[15]_i_6/O
                         net (fo=1, routed)           0.000    12.431    u_cpu/ex_alu_oprand1_reg[15]_i_6_n_0
    SLICE_X11Y112        MUXF8 (Prop_muxf8_I1_O)      0.079    12.510 r  u_cpu/ex_alu_oprand1_reg[15]_i_2/O
                         net (fo=1, routed)           0.666    13.176    u_cpu/ex_alu_oprand1_reg[15]_i_2_n_0
    SLICE_X10Y114        LUT6 (Prop_lut6_I0_O)        0.264    13.440 r  u_cpu/ex_alu_oprand1[15]_i_1/O
                         net (fo=1, routed)           0.000    13.440    u_cpu/if_alu_oprand1[15]
    SLICE_X10Y114        FDCE                                         r  u_cpu/ex_alu_oprand1_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    W19                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    W19                  IBUF (Prop_ibuf_I_O)         1.416    21.416 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.620    23.036    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    23.113 r  clk_IBUF_BUFG_inst/O
                         net (fo=1213, routed)        1.259    24.373    u_cpu/CLK
    SLICE_X10Y114        FDCE                                         r  u_cpu/ex_alu_oprand1_reg[15]/C
                         clock pessimism              0.225    24.598    
                         clock uncertainty           -0.035    24.563    
    SLICE_X10Y114        FDCE (Setup_fdce_C_D)        0.074    24.637    u_cpu/ex_alu_oprand1_reg[15]
  -------------------------------------------------------------------
                         required time                         24.637    
                         arrival time                         -13.440    
  -------------------------------------------------------------------
                         slack                                 11.197    

Slack (MET) :             11.297ns  (required time - arrival time)
  Source:                 u_instr_mem/dout_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_cpu/ex_alu_oprand1_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        8.721ns  (logic 2.778ns (31.856%)  route 5.943ns (68.144%))
  Logic Levels:           4  (LUT5=1 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.440ns = ( 24.440 - 20.000 ) 
    Source Clock Delay      (SCD):    4.684ns
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W19                  IBUF (Prop_ibuf_I_O)         1.483     1.483 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.192    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.273 r  clk_IBUF_BUFG_inst/O
                         net (fo=1213, routed)        1.411     4.684    u_instr_mem/CLK
    RAMB18_X0Y42         RAMB18E1                                     r  u_instr_mem/dout_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y42         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOPADOP[0])
                                                      2.125     6.809 r  u_instr_mem/dout_reg/DOPADOP[0]
                         net (fo=258, routed)         4.999    11.807    u_cpu/imem_rdata[16]
    SLICE_X3Y113         LUT5 (Prop_lut5_I2_O)        0.105    11.912 r  u_cpu/ex_alu_oprand1[18]_i_11/O
                         net (fo=1, routed)           0.000    11.912    u_cpu/ex_alu_oprand1[18]_i_11_n_0
    SLICE_X3Y113         MUXF7 (Prop_muxf7_I0_O)      0.199    12.111 r  u_cpu/ex_alu_oprand1_reg[18]_i_9/O
                         net (fo=1, routed)           0.000    12.111    u_cpu/ex_alu_oprand1_reg[18]_i_9_n_0
    SLICE_X3Y113         MUXF8 (Prop_muxf8_I0_O)      0.085    12.196 r  u_cpu/ex_alu_oprand1_reg[18]_i_4/O
                         net (fo=1, routed)           0.944    13.140    u_cpu/ex_alu_oprand1_reg[18]_i_4_n_0
    SLICE_X2Y117         LUT6 (Prop_lut6_I4_O)        0.264    13.404 r  u_cpu/ex_alu_oprand1[18]_i_1/O
                         net (fo=1, routed)           0.000    13.404    u_cpu/if_alu_oprand1[18]
    SLICE_X2Y117         FDCE                                         r  u_cpu/ex_alu_oprand1_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    W19                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    W19                  IBUF (Prop_ibuf_I_O)         1.416    21.416 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.620    23.036    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    23.113 r  clk_IBUF_BUFG_inst/O
                         net (fo=1213, routed)        1.326    24.440    u_cpu/CLK
    SLICE_X2Y117         FDCE                                         r  u_cpu/ex_alu_oprand1_reg[18]/C
                         clock pessimism              0.225    24.665    
                         clock uncertainty           -0.035    24.630    
    SLICE_X2Y117         FDCE (Setup_fdce_C_D)        0.072    24.702    u_cpu/ex_alu_oprand1_reg[18]
  -------------------------------------------------------------------
                         required time                         24.702    
                         arrival time                         -13.404    
  -------------------------------------------------------------------
                         slack                                 11.297    

Slack (MET) :             11.316ns  (required time - arrival time)
  Source:                 u_instr_mem/dout_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_cpu/ex_alu_oprand1_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        8.635ns  (logic 2.440ns (28.257%)  route 6.195ns (71.743%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.371ns = ( 24.371 - 20.000 ) 
    Source Clock Delay      (SCD):    4.684ns
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W19                  IBUF (Prop_ibuf_I_O)         1.483     1.483 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.192    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.273 r  clk_IBUF_BUFG_inst/O
                         net (fo=1213, routed)        1.411     4.684    u_instr_mem/CLK
    RAMB18_X0Y42         RAMB18E1                                     r  u_instr_mem/dout_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y42         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOPADOP[0])
                                                      2.125     6.809 r  u_instr_mem/dout_reg/DOPADOP[0]
                         net (fo=258, routed)         4.878    11.686    u_cpu/imem_rdata[16]
    SLICE_X12Y116        LUT6 (Prop_lut6_I2_O)        0.105    11.791 r  u_cpu/ex_alu_oprand1[13]_i_10/O
                         net (fo=1, routed)           0.666    12.458    u_cpu/ex_alu_oprand1[13]_i_10_n_0
    SLICE_X13Y117        LUT6 (Prop_lut6_I1_O)        0.105    12.563 f  u_cpu/ex_alu_oprand1[13]_i_4/O
                         net (fo=1, routed)           0.651    13.214    u_cpu/ex_alu_oprand1[13]_i_4_n_0
    SLICE_X12Y117        LUT6 (Prop_lut6_I3_O)        0.105    13.319 r  u_cpu/ex_alu_oprand1[13]_i_1/O
                         net (fo=1, routed)           0.000    13.319    u_cpu/if_alu_oprand1[13]
    SLICE_X12Y117        FDCE                                         r  u_cpu/ex_alu_oprand1_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    W19                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    W19                  IBUF (Prop_ibuf_I_O)         1.416    21.416 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.620    23.036    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    23.113 r  clk_IBUF_BUFG_inst/O
                         net (fo=1213, routed)        1.257    24.371    u_cpu/CLK
    SLICE_X12Y117        FDCE                                         r  u_cpu/ex_alu_oprand1_reg[13]/C
                         clock pessimism              0.225    24.596    
                         clock uncertainty           -0.035    24.561    
    SLICE_X12Y117        FDCE (Setup_fdce_C_D)        0.074    24.635    u_cpu/ex_alu_oprand1_reg[13]
  -------------------------------------------------------------------
                         required time                         24.635    
                         arrival time                         -13.319    
  -------------------------------------------------------------------
                         slack                                 11.316    

Slack (MET) :             11.343ns  (required time - arrival time)
  Source:                 u_instr_mem/dout_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_cpu/ex_alu_oprand1_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        8.601ns  (logic 2.644ns (30.741%)  route 5.957ns (69.259%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.366ns = ( 24.366 - 20.000 ) 
    Source Clock Delay      (SCD):    4.684ns
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W19                  IBUF (Prop_ibuf_I_O)         1.483     1.483 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.192    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.273 r  clk_IBUF_BUFG_inst/O
                         net (fo=1213, routed)        1.411     4.684    u_instr_mem/CLK
    RAMB18_X0Y42         RAMB18E1                                     r  u_instr_mem/dout_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y42         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOPADOP[0])
                                                      2.125     6.809 r  u_instr_mem/dout_reg/DOPADOP[0]
                         net (fo=258, routed)         5.028    11.837    u_cpu/imem_rdata[16]
    SLICE_X14Y121        LUT6 (Prop_lut6_I2_O)        0.105    11.942 r  u_cpu/ex_alu_oprand1[17]_i_5/O
                         net (fo=1, routed)           0.000    11.942    u_cpu/ex_alu_oprand1[17]_i_5_n_0
    SLICE_X14Y121        MUXF7 (Prop_muxf7_I0_O)      0.173    12.115 r  u_cpu/ex_alu_oprand1_reg[17]_i_2/O
                         net (fo=1, routed)           0.929    13.044    u_cpu/ex_alu_oprand1_reg[17]_i_2_n_0
    SLICE_X12Y122        LUT6 (Prop_lut6_I0_O)        0.241    13.285 r  u_cpu/ex_alu_oprand1[17]_i_1/O
                         net (fo=1, routed)           0.000    13.285    u_cpu/if_alu_oprand1[17]
    SLICE_X12Y122        FDCE                                         r  u_cpu/ex_alu_oprand1_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    W19                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    W19                  IBUF (Prop_ibuf_I_O)         1.416    21.416 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.620    23.036    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    23.113 r  clk_IBUF_BUFG_inst/O
                         net (fo=1213, routed)        1.252    24.366    u_cpu/CLK
    SLICE_X12Y122        FDCE                                         r  u_cpu/ex_alu_oprand1_reg[17]/C
                         clock pessimism              0.225    24.591    
                         clock uncertainty           -0.035    24.556    
    SLICE_X12Y122        FDCE (Setup_fdce_C_D)        0.072    24.628    u_cpu/ex_alu_oprand1_reg[17]
  -------------------------------------------------------------------
                         required time                         24.628    
                         arrival time                         -13.285    
  -------------------------------------------------------------------
                         slack                                 11.343    

Slack (MET) :             11.401ns  (required time - arrival time)
  Source:                 u_instr_mem/dout_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_cpu/ex_alu_oprand2_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        8.565ns  (logic 2.749ns (32.097%)  route 5.816ns (67.903%))
  Logic Levels:           4  (LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.371ns = ( 24.371 - 20.000 ) 
    Source Clock Delay      (SCD):    4.685ns
    Clock Pessimism Removal (CPR):    0.241ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W19                  IBUF (Prop_ibuf_I_O)         1.483     1.483 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.192    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.273 r  clk_IBUF_BUFG_inst/O
                         net (fo=1213, routed)        1.412     4.685    u_instr_mem/CLK
    RAMB18_X0Y42         RAMB18E1                                     r  u_instr_mem/dout_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y42         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[3])
                                                      2.125     6.810 r  u_instr_mem/dout_reg/DOBDO[3]
                         net (fo=260, routed)         4.166    10.976    u_cpu/imem_rdata[21]
    SLICE_X9Y125         LUT6 (Prop_lut6_I2_O)        0.105    11.081 r  u_cpu/ex_alu_oprand2[23]_i_7/O
                         net (fo=1, routed)           1.008    12.089    u_cpu/ex_alu_oprand2[23]_i_7_n_0
    SLICE_X8Y124         LUT6 (Prop_lut6_I3_O)        0.105    12.194 f  u_cpu/ex_alu_oprand2[23]_i_3/O
                         net (fo=1, routed)           0.000    12.194    u_cpu/ex_alu_oprand2[23]_i_3_n_0
    SLICE_X8Y124         MUXF7 (Prop_muxf7_I0_O)      0.173    12.367 f  u_cpu/ex_alu_oprand2_reg[23]_i_2/O
                         net (fo=1, routed)           0.641    13.009    u_instr_mem/ex_alu_oprand2_reg[23]
    SLICE_X8Y117         LUT6 (Prop_lut6_I3_O)        0.241    13.250 r  u_instr_mem/ex_alu_oprand2[23]_i_1/O
                         net (fo=1, routed)           0.000    13.250    u_cpu/ex_alu_oprand2_reg[31]_1[23]
    SLICE_X8Y117         FDCE                                         r  u_cpu/ex_alu_oprand2_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    W19                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    W19                  IBUF (Prop_ibuf_I_O)         1.416    21.416 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.620    23.036    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    23.113 r  clk_IBUF_BUFG_inst/O
                         net (fo=1213, routed)        1.257    24.371    u_cpu/CLK
    SLICE_X8Y117         FDCE                                         r  u_cpu/ex_alu_oprand2_reg[23]/C
                         clock pessimism              0.241    24.612    
                         clock uncertainty           -0.035    24.577    
    SLICE_X8Y117         FDCE (Setup_fdce_C_D)        0.074    24.651    u_cpu/ex_alu_oprand2_reg[23]
  -------------------------------------------------------------------
                         required time                         24.651    
                         arrival time                         -13.250    
  -------------------------------------------------------------------
                         slack                                 11.401    

Slack (MET) :             11.430ns  (required time - arrival time)
  Source:                 u_instr_mem/dout_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_cpu/ex_alu_oprand2_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        8.527ns  (logic 2.769ns (32.473%)  route 5.758ns (67.527%))
  Logic Levels:           4  (LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.378ns = ( 24.378 - 20.000 ) 
    Source Clock Delay      (SCD):    4.685ns
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W19                  IBUF (Prop_ibuf_I_O)         1.483     1.483 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.192    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.273 r  clk_IBUF_BUFG_inst/O
                         net (fo=1213, routed)        1.412     4.685    u_instr_mem/CLK
    RAMB18_X0Y42         RAMB18E1                                     r  u_instr_mem/dout_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y42         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[2])
                                                      2.125     6.810 r  u_instr_mem/dout_reg/DOBDO[2]
                         net (fo=260, routed)         3.845    10.655    u_cpu/imem_rdata[20]
    SLICE_X9Y119         LUT6 (Prop_lut6_I4_O)        0.105    10.760 r  u_cpu/ex_alu_oprand2[30]_i_17/O
                         net (fo=1, routed)           0.000    10.760    u_cpu/ex_alu_oprand2[30]_i_17_n_0
    SLICE_X9Y119         MUXF7 (Prop_muxf7_I1_O)      0.182    10.942 r  u_cpu/ex_alu_oprand2_reg[30]_i_9/O
                         net (fo=1, routed)           0.917    11.859    u_cpu/ex_alu_oprand2_reg[30]_i_9_n_0
    SLICE_X11Y119        LUT6 (Prop_lut6_I5_O)        0.252    12.111 f  u_cpu/ex_alu_oprand2[30]_i_2/O
                         net (fo=1, routed)           0.996    13.107    u_instr_mem/ex_alu_oprand2_reg[30]
    SLICE_X10Y106        LUT5 (Prop_lut5_I0_O)        0.105    13.212 r  u_instr_mem/ex_alu_oprand2[30]_i_1/O
                         net (fo=1, routed)           0.000    13.212    u_cpu/ex_alu_oprand2_reg[31]_1[30]
    SLICE_X10Y106        FDCE                                         r  u_cpu/ex_alu_oprand2_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    W19                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    W19                  IBUF (Prop_ibuf_I_O)         1.416    21.416 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.620    23.036    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    23.113 r  clk_IBUF_BUFG_inst/O
                         net (fo=1213, routed)        1.264    24.378    u_cpu/CLK
    SLICE_X10Y106        FDCE                                         r  u_cpu/ex_alu_oprand2_reg[30]/C
                         clock pessimism              0.225    24.603    
                         clock uncertainty           -0.035    24.568    
    SLICE_X10Y106        FDCE (Setup_fdce_C_D)        0.074    24.642    u_cpu/ex_alu_oprand2_reg[30]
  -------------------------------------------------------------------
                         required time                         24.642    
                         arrival time                         -13.212    
  -------------------------------------------------------------------
                         slack                                 11.430    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 u_cpu/ex_reg_rdata2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            reg_leds_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.148ns (37.433%)  route 0.247ns (62.567%))
  Logic Levels:           0  
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.106ns
    Source Clock Delay      (SCD):    1.585ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W19                  IBUF (Prop_ibuf_I_O)         0.319     0.319 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.959    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.985 r  clk_IBUF_BUFG_inst/O
                         net (fo=1213, routed)        0.600     1.585    u_cpu/CLK
    SLICE_X2Y103         FDCE                                         r  u_cpu/ex_reg_rdata2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y103         FDCE (Prop_fdce_C_Q)         0.148     1.733 r  u_cpu/ex_reg_rdata2_reg[1]/Q
                         net (fo=1, routed)           0.247     1.980    dmem_wdata[1]
    SLICE_X0Y95          FDCE                                         r  reg_leds_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W19                  IBUF (Prop_ibuf_I_O)         0.508     0.508 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.202    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.231 r  clk_IBUF_BUFG_inst/O
                         net (fo=1213, routed)        0.875     2.106    clk_IBUF_BUFG
    SLICE_X0Y95          FDCE                                         r  reg_leds_reg[1]/C
                         clock pessimism             -0.246     1.860    
    SLICE_X0Y95          FDCE (Hold_fdce_C_D)        -0.006     1.854    reg_leds_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.854    
                         arrival time                           1.980    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 u_cpu/ex_reg_rdata2_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            reg_leds_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.225%)  route 0.119ns (45.775%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.106ns
    Source Clock Delay      (SCD):    1.587ns
    Clock Pessimism Removal (CPR):    0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W19                  IBUF (Prop_ibuf_I_O)         0.319     0.319 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.959    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.985 r  clk_IBUF_BUFG_inst/O
                         net (fo=1213, routed)        0.602     1.587    u_cpu/CLK
    SLICE_X1Y95          FDCE                                         r  u_cpu/ex_reg_rdata2_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y95          FDCE (Prop_fdce_C_Q)         0.141     1.728 r  u_cpu/ex_reg_rdata2_reg[6]/Q
                         net (fo=1, routed)           0.119     1.847    dmem_wdata[6]
    SLICE_X0Y95          FDCE                                         r  reg_leds_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W19                  IBUF (Prop_ibuf_I_O)         0.508     0.508 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.202    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.231 r  clk_IBUF_BUFG_inst/O
                         net (fo=1213, routed)        0.875     2.106    clk_IBUF_BUFG
    SLICE_X0Y95          FDCE                                         r  reg_leds_reg[6]/C
                         clock pessimism             -0.506     1.600    
    SLICE_X0Y95          FDCE (Hold_fdce_C_D)         0.075     1.675    reg_leds_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.675    
                         arrival time                           1.847    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 u_cpu/fetch_pc_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_cpu/if_pc_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.141ns (53.405%)  route 0.123ns (46.595%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.102ns
    Source Clock Delay      (SCD):    1.584ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W19                  IBUF (Prop_ibuf_I_O)         0.319     0.319 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.959    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.985 r  clk_IBUF_BUFG_inst/O
                         net (fo=1213, routed)        0.599     1.584    u_cpu/CLK
    SLICE_X5Y103         FDCE                                         r  u_cpu/fetch_pc_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y103         FDCE (Prop_fdce_C_Q)         0.141     1.725 r  u_cpu/fetch_pc_reg[7]/Q
                         net (fo=2, routed)           0.123     1.848    u_cpu/imem_addr[7]
    SLICE_X5Y102         FDCE                                         r  u_cpu/if_pc_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W19                  IBUF (Prop_ibuf_I_O)         0.508     0.508 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.202    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.231 r  clk_IBUF_BUFG_inst/O
                         net (fo=1213, routed)        0.870     2.102    u_cpu/CLK
    SLICE_X5Y102         FDCE                                         r  u_cpu/if_pc_reg[7]/C
                         clock pessimism             -0.501     1.601    
    SLICE_X5Y102         FDCE (Hold_fdce_C_D)         0.072     1.673    u_cpu/if_pc_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.673    
                         arrival time                           1.848    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 u_cpu/fetch_pc_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_cpu/if_pc_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.141ns (53.042%)  route 0.125ns (46.958%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.102ns
    Source Clock Delay      (SCD):    1.584ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W19                  IBUF (Prop_ibuf_I_O)         0.319     0.319 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.959    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.985 r  clk_IBUF_BUFG_inst/O
                         net (fo=1213, routed)        0.599     1.584    u_cpu/CLK
    SLICE_X5Y103         FDCE                                         r  u_cpu/fetch_pc_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y103         FDCE (Prop_fdce_C_Q)         0.141     1.725 r  u_cpu/fetch_pc_reg[6]/Q
                         net (fo=4, routed)           0.125     1.850    u_cpu/Q[4]
    SLICE_X7Y102         FDCE                                         r  u_cpu/if_pc_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W19                  IBUF (Prop_ibuf_I_O)         0.508     0.508 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.202    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.231 r  clk_IBUF_BUFG_inst/O
                         net (fo=1213, routed)        0.870     2.102    u_cpu/CLK
    SLICE_X7Y102         FDCE                                         r  u_cpu/if_pc_reg[6]/C
                         clock pessimism             -0.501     1.601    
    SLICE_X7Y102         FDCE (Hold_fdce_C_D)         0.072     1.673    u_cpu/if_pc_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.673    
                         arrival time                           1.850    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 u_cpu/fetch_pc_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_cpu/if_pc_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.141ns (50.103%)  route 0.140ns (49.897%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.100ns
    Source Clock Delay      (SCD):    1.583ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W19                  IBUF (Prop_ibuf_I_O)         0.319     0.319 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.959    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.985 r  clk_IBUF_BUFG_inst/O
                         net (fo=1213, routed)        0.598     1.583    u_cpu/CLK
    SLICE_X5Y107         FDCE                                         r  u_cpu/fetch_pc_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y107         FDCE (Prop_fdce_C_Q)         0.141     1.724 r  u_cpu/fetch_pc_reg[19]/Q
                         net (fo=2, routed)           0.140     1.864    u_cpu/fetch_pc_reg_n_0_[19]
    SLICE_X6Y108         FDCE                                         r  u_cpu/if_pc_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W19                  IBUF (Prop_ibuf_I_O)         0.508     0.508 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.202    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.231 r  clk_IBUF_BUFG_inst/O
                         net (fo=1213, routed)        0.868     2.100    u_cpu/CLK
    SLICE_X6Y108         FDCE                                         r  u_cpu/if_pc_reg[19]/C
                         clock pessimism             -0.501     1.599    
    SLICE_X6Y108         FDCE (Hold_fdce_C_D)         0.085     1.684    u_cpu/if_pc_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.684    
                         arrival time                           1.864    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 u_cpu/if_pc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_cpu/ex_pc_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.141ns (55.856%)  route 0.111ns (44.144%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.102ns
    Source Clock Delay      (SCD):    1.585ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W19                  IBUF (Prop_ibuf_I_O)         0.319     0.319 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.959    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.985 r  clk_IBUF_BUFG_inst/O
                         net (fo=1213, routed)        0.600     1.585    u_cpu/CLK
    SLICE_X5Y102         FDCE                                         r  u_cpu/if_pc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y102         FDCE (Prop_fdce_C_Q)         0.141     1.726 r  u_cpu/if_pc_reg[3]/Q
                         net (fo=1, routed)           0.111     1.837    u_cpu/if_pc[3]
    SLICE_X5Y102         FDCE                                         r  u_cpu/ex_pc_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W19                  IBUF (Prop_ibuf_I_O)         0.508     0.508 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.202    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.231 r  clk_IBUF_BUFG_inst/O
                         net (fo=1213, routed)        0.870     2.102    u_cpu/CLK
    SLICE_X5Y102         FDCE                                         r  u_cpu/ex_pc_reg[3]/C
                         clock pessimism             -0.517     1.585    
    SLICE_X5Y102         FDCE (Hold_fdce_C_D)         0.070     1.655    u_cpu/ex_pc_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.655    
                         arrival time                           1.837    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 u_cpu/fetch_pc_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_cpu/if_pc_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.223%)  route 0.110ns (43.777%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.101ns
    Source Clock Delay      (SCD):    1.584ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W19                  IBUF (Prop_ibuf_I_O)         0.319     0.319 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.959    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.985 r  clk_IBUF_BUFG_inst/O
                         net (fo=1213, routed)        0.599     1.584    u_cpu/CLK
    SLICE_X5Y104         FDCE                                         r  u_cpu/fetch_pc_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y104         FDCE (Prop_fdce_C_Q)         0.141     1.725 r  u_cpu/fetch_pc_reg[10]/Q
                         net (fo=2, routed)           0.110     1.835    u_cpu/imem_addr[10]
    SLICE_X4Y105         FDCE                                         r  u_cpu/if_pc_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W19                  IBUF (Prop_ibuf_I_O)         0.508     0.508 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.202    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.231 r  clk_IBUF_BUFG_inst/O
                         net (fo=1213, routed)        0.869     2.101    u_cpu/CLK
    SLICE_X4Y105         FDCE                                         r  u_cpu/if_pc_reg[10]/C
                         clock pessimism             -0.501     1.600    
    SLICE_X4Y105         FDCE (Hold_fdce_C_D)         0.047     1.647    u_cpu/if_pc_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.647    
                         arrival time                           1.835    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 u_cpu/if_pc_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_cpu/ex_pc_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.141ns (55.309%)  route 0.114ns (44.691%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.102ns
    Source Clock Delay      (SCD):    1.585ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W19                  IBUF (Prop_ibuf_I_O)         0.319     0.319 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.959    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.985 r  clk_IBUF_BUFG_inst/O
                         net (fo=1213, routed)        0.600     1.585    u_cpu/CLK
    SLICE_X5Y102         FDCE                                         r  u_cpu/if_pc_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y102         FDCE (Prop_fdce_C_Q)         0.141     1.726 r  u_cpu/if_pc_reg[7]/Q
                         net (fo=1, routed)           0.114     1.840    u_cpu/if_pc[7]
    SLICE_X5Y102         FDCE                                         r  u_cpu/ex_pc_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W19                  IBUF (Prop_ibuf_I_O)         0.508     0.508 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.202    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.231 r  clk_IBUF_BUFG_inst/O
                         net (fo=1213, routed)        0.870     2.102    u_cpu/CLK
    SLICE_X5Y102         FDCE                                         r  u_cpu/ex_pc_reg[7]/C
                         clock pessimism             -0.517     1.585    
    SLICE_X5Y102         FDCE (Hold_fdce_C_D)         0.066     1.651    u_cpu/ex_pc_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.651    
                         arrival time                           1.840    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 u_cpu/fetch_pc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_cpu/if_pc_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.141ns (50.686%)  route 0.137ns (49.314%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.102ns
    Source Clock Delay      (SCD):    1.584ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W19                  IBUF (Prop_ibuf_I_O)         0.319     0.319 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.959    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.985 r  clk_IBUF_BUFG_inst/O
                         net (fo=1213, routed)        0.599     1.584    u_cpu/CLK
    SLICE_X5Y103         FDCE                                         r  u_cpu/fetch_pc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y103         FDCE (Prop_fdce_C_Q)         0.141     1.725 r  u_cpu/fetch_pc_reg[3]/Q
                         net (fo=4, routed)           0.137     1.862    u_cpu/Q[1]
    SLICE_X5Y102         FDCE                                         r  u_cpu/if_pc_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W19                  IBUF (Prop_ibuf_I_O)         0.508     0.508 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.202    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.231 r  clk_IBUF_BUFG_inst/O
                         net (fo=1213, routed)        0.870     2.102    u_cpu/CLK
    SLICE_X5Y102         FDCE                                         r  u_cpu/if_pc_reg[3]/C
                         clock pessimism             -0.501     1.601    
    SLICE_X5Y102         FDCE (Hold_fdce_C_D)         0.070     1.671    u_cpu/if_pc_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.671    
                         arrival time                           1.862    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 u_cpu/ex_reg_rdata2_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            reg_leds_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.141ns (46.451%)  route 0.163ns (53.549%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.106ns
    Source Clock Delay      (SCD):    1.586ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W19                  IBUF (Prop_ibuf_I_O)         0.319     0.319 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.959    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.985 r  clk_IBUF_BUFG_inst/O
                         net (fo=1213, routed)        0.601     1.586    u_cpu/CLK
    SLICE_X4Y95          FDCE                                         r  u_cpu/ex_reg_rdata2_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y95          FDCE (Prop_fdce_C_Q)         0.141     1.727 r  u_cpu/ex_reg_rdata2_reg[7]/Q
                         net (fo=1, routed)           0.163     1.889    dmem_wdata[7]
    SLICE_X0Y95          FDCE                                         r  reg_leds_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W19                  IBUF (Prop_ibuf_I_O)         0.508     0.508 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.202    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.231 r  clk_IBUF_BUFG_inst/O
                         net (fo=1213, routed)        0.875     2.106    clk_IBUF_BUFG
    SLICE_X0Y95          FDCE                                         r  reg_leds_reg[7]/C
                         clock pessimism             -0.480     1.626    
    SLICE_X0Y95          FDCE (Hold_fdce_C_D)         0.071     1.697    reg_leds_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.697    
                         arrival time                           1.889    
  -------------------------------------------------------------------
                         slack                                  0.193    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.170         20.000      17.830     RAMB18_X0Y42   u_instr_mem/dout_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.170         20.000      17.830     RAMB18_X0Y42   u_instr_mem/dout_reg/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            1.592         20.000      18.408     BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X0Y95    reg_leds_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X0Y95    reg_leds_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X0Y95    reg_leds_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X0Y98    reg_leds_reg[3]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X0Y95    reg_leds_reg[4]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X0Y98    reg_leds_reg[5]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X0Y95    reg_leds_reg[6]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X0Y95    reg_leds_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X0Y95    reg_leds_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X0Y95    reg_leds_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X0Y95    reg_leds_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X0Y95    reg_leds_reg[2]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X0Y95    reg_leds_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X0Y98    reg_leds_reg[3]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X0Y98    reg_leds_reg[3]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X0Y95    reg_leds_reg[4]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X0Y95    reg_leds_reg[4]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X0Y95    reg_leds_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X0Y95    reg_leds_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X0Y95    reg_leds_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X0Y95    reg_leds_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X0Y95    reg_leds_reg[2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X0Y95    reg_leds_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X0Y98    reg_leds_reg[3]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X0Y98    reg_leds_reg[3]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X0Y95    reg_leds_reg[4]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X0Y95    reg_leds_reg[4]/C



