# VLSIâ€‘Learningâ€‘Path ğŸº

2ndâ€‘year ECE VLSI Learning Diaries â€” Verilog RTL projects, FSM/ALU/UART, Gitâ€‘commit history.



