
/*******************************************************************
*
* CAUTION: This file is automatically generated by HSI.
* Version: 2020.2
* DO NOT EDIT.
*
* Copyright (C) 2010-2021 Xilinx, Inc. All Rights Reserved.
* SPDX-License-Identifier: MIT 

* 
* Description: Driver configuration
*
*******************************************************************/

#include "xparameters.h"
#include "xgpio.h"

/*
* The configuration table for devices
*/

XGpio_Config XGpio_ConfigTable[XPAR_XGPIO_NUM_INSTANCES] =
{
	{
		XPAR_ISP_GPIO_CONTROL_REGISTER_DEVICE_ID,
		XPAR_ISP_GPIO_CONTROL_REGISTER_BASEADDR,
		XPAR_ISP_GPIO_CONTROL_REGISTER_INTERRUPT_PRESENT,
		XPAR_ISP_GPIO_CONTROL_REGISTER_IS_DUAL
	},
	{
		XPAR_ISP_GPIO_DIM_REGISTER_DEVICE_ID,
		XPAR_ISP_GPIO_DIM_REGISTER_BASEADDR,
		XPAR_ISP_GPIO_DIM_REGISTER_INTERRUPT_PRESENT,
		XPAR_ISP_GPIO_DIM_REGISTER_IS_DUAL
	},
	{
		XPAR_ISP_GPIO_PARAM_REGISTER_DEVICE_ID,
		XPAR_ISP_GPIO_PARAM_REGISTER_BASEADDR,
		XPAR_ISP_GPIO_PARAM_REGISTER_INTERRUPT_PRESENT,
		XPAR_ISP_GPIO_PARAM_REGISTER_IS_DUAL
	},
	{
		XPAR_ZYNQ_PS_AXI_GPIO_VIDEO_DEVICE_ID,
		XPAR_ZYNQ_PS_AXI_GPIO_VIDEO_BASEADDR,
		XPAR_ZYNQ_PS_AXI_GPIO_VIDEO_INTERRUPT_PRESENT,
		XPAR_ZYNQ_PS_AXI_GPIO_VIDEO_IS_DUAL
	},
	{
		XPAR_ISP_GPIO_BAR_REGISTER_DEVICE_ID,
		XPAR_ISP_GPIO_BAR_REGISTER_BASEADDR,
		XPAR_ISP_GPIO_BAR_REGISTER_INTERRUPT_PRESENT,
		XPAR_ISP_GPIO_BAR_REGISTER_IS_DUAL
	},
	{
		XPAR_OVERLAYING_GPIO_CONTROL_REGISTER_DEVICE_ID,
		XPAR_OVERLAYING_GPIO_CONTROL_REGISTER_BASEADDR,
		XPAR_OVERLAYING_GPIO_CONTROL_REGISTER_INTERRUPT_PRESENT,
		XPAR_OVERLAYING_GPIO_CONTROL_REGISTER_IS_DUAL
	},
	{
		XPAR_OVERLAYING_GPIO_DIM_REGISTER_DEVICE_ID,
		XPAR_OVERLAYING_GPIO_DIM_REGISTER_BASEADDR,
		XPAR_OVERLAYING_GPIO_DIM_REGISTER_INTERRUPT_PRESENT,
		XPAR_OVERLAYING_GPIO_DIM_REGISTER_IS_DUAL
	},
	{
		XPAR_OVERLAYING_GPIO_BAR_REGISTER_DEVICE_ID,
		XPAR_OVERLAYING_GPIO_BAR_REGISTER_BASEADDR,
		XPAR_OVERLAYING_GPIO_BAR_REGISTER_INTERRUPT_PRESENT,
		XPAR_OVERLAYING_GPIO_BAR_REGISTER_IS_DUAL
	}
};


