0.7
2020.2
May 22 2025
00:13:55
C:/Users/Admin/Desktop/FPGA Project/Test 2/Test 2.sim/sim_1/behav/xsim/glbl.v,1741209010,verilog,,,,glbl,,,,,,,,
C:/Users/Admin/Desktop/FPGA Project/Test 2/Test 2.srcs/sim_1/new/testbench.v,1763037543,verilog,,,,testbench,,,../../../../../../../../../Xilinx/2025.1/Vivado/data/rsb/busdef,,,,,
C:/Users/Admin/Desktop/FPGA Project/Test 2/Test 2.srcs/sources_1/new/constraint1.v,1763037007,verilog,,C:/Users/Admin/Desktop/FPGA Project/Test 2/Test 2.srcs/sim_1/new/testbench.v,,circuit1,,,../../../../../../../../../Xilinx/2025.1/Vivado/data/rsb/busdef,,,,,
