INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ManFr/Desktop/OneDrive - Cal Poly/Documents and Notes/Sophomore/Winter Quarter/CPE 233/Projects/Week6/full_isa_mcu/full_isa_mcu.srcs/sources_1/imports/imports/Projects/Week4/mcu_gen/mcu_gen.srcs/sources_1/new/BRANCH_ADDR_GEN.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BRANCH_ADDR_GEN
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ManFr/Desktop/OneDrive - Cal Poly/Documents and Notes/Sophomore/Winter Quarter/CPE 233/Projects/Week6/full_isa_mcu/full_isa_mcu.srcs/sources_1/new/BRANCH_COND_GEN.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BRANCH_COND_GEN
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ManFr/Desktop/OneDrive - Cal Poly/Documents and Notes/Sophomore/Winter Quarter/CPE 233/Projects/Week6/full_isa_mcu/full_isa_mcu.srcs/sources_1/imports/Downloads/Exp6_OTTER_Wrapper_v1_02.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OTTER_Wrapper
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ManFr/Desktop/OneDrive - Cal Poly/Documents and Notes/Sophomore/Winter Quarter/CPE 233/Projects/Week6/full_isa_mcu/full_isa_mcu.srcs/sources_1/imports/imports/Projects/Week4/mcu_gen/mcu_gen.srcs/sources_1/new/IMMED_GEN.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IMMED_GEN
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ManFr/Desktop/OneDrive - Cal Poly/Documents and Notes/Sophomore/Winter Quarter/CPE 233/Projects/Week6/full_isa_mcu/full_isa_mcu.srcs/sources_1/imports/new/OTTER_MCU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OTTER_MCU
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ManFr/Desktop/OneDrive - Cal Poly/Documents and Notes/Sophomore/Winter Quarter/CPE 233/Projects/Week6/full_isa_mcu/full_isa_mcu.srcs/sources_1/imports/imports/new/PC_MOD.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_MOD
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ManFr/Desktop/OneDrive - Cal Poly/Documents and Notes/Sophomore/Winter Quarter/CPE 233/Projects/Week6/full_isa_mcu/full_isa_mcu.srcs/sources_1/imports/imports/Projects/Week3/alu/alu.srcs/sources_1/new/alu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ManFr/Desktop/OneDrive - Cal Poly/Documents and Notes/Sophomore/Winter Quarter/CPE 233/Projects/Week6/full_isa_mcu/full_isa_mcu.srcs/sources_1/imports/imports/Downloads/control_unit_dcdr_v_1_04-1.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU_DCDR
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ManFr/Desktop/OneDrive - Cal Poly/Documents and Notes/Sophomore/Winter Quarter/CPE 233/Projects/Week6/full_isa_mcu/full_isa_mcu.srcs/sources_1/imports/imports/Downloads/control_unit_fsm_v_1_06.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU_FSM
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ManFr/Desktop/OneDrive - Cal Poly/Documents and Notes/Sophomore/Winter Quarter/CPE 233/Projects/Week6/full_isa_mcu/full_isa_mcu.srcs/sources_1/imports/imports/Downloads/otter_memory_v1_06.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Memory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ManFr/Desktop/OneDrive - Cal Poly/Documents and Notes/Sophomore/Winter Quarter/CPE 233/Projects/Week6/full_isa_mcu/full_isa_mcu.srcs/sources_1/imports/imports/Downloads/reg_file_v_1_01.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
