
*** Running vivado
    with args -log lab4_soc_processing_system7_0_1.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source lab4_soc_processing_system7_0_1.tcl


****** Vivado v2017.3 (64-bit)
  **** SW Build 2018833 on Wed Oct  4 19:58:07 MDT 2017
  **** IP Build 2016188 on Wed Oct  4 21:52:56 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source lab4_soc_processing_system7_0_1.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1318.812 ; gain = 86.000 ; free physical = 2020 ; free virtual = 11854
INFO: [Synth 8-638] synthesizing module 'lab4_soc_processing_system7_0_1' [/home/hasing/workspace/lab4_1/vivado/lab4_1.srcs/sources_1/bd/lab4_soc/ip/lab4_soc_processing_system7_0_1/synth/lab4_soc_processing_system7_0_1.v:60]
INFO: [Synth 8-638] synthesizing module 'processing_system7_v5_5_processing_system7' [/home/hasing/workspace/lab4_1/vivado/lab4_1.srcs/sources_1/bd/lab4_soc/ip/lab4_soc_processing_system7_0_1/hdl/verilog/processing_system7_v5_5_processing_system7.v:162]
INFO: [Synth 8-638] synthesizing module 'BUFG' [/cad/x_17/Vivado/2017.3/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-256] done synthesizing module 'BUFG' (1#1) [/cad/x_17/Vivado/2017.3/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-638] synthesizing module 'BIBUF' [/cad/x_17/Vivado/2017.3/scripts/rt/data/unisim_comp.v:268]
INFO: [Synth 8-256] done synthesizing module 'BIBUF' (2#1) [/cad/x_17/Vivado/2017.3/scripts/rt/data/unisim_comp.v:268]
INFO: [Synth 8-638] synthesizing module 'PS7' [/cad/x_17/Vivado/2017.3/scripts/rt/data/unisim_comp.v:40559]
INFO: [Synth 8-256] done synthesizing module 'PS7' (3#1) [/cad/x_17/Vivado/2017.3/scripts/rt/data/unisim_comp.v:40559]
INFO: [Synth 8-256] done synthesizing module 'processing_system7_v5_5_processing_system7' (4#1) [/home/hasing/workspace/lab4_1/vivado/lab4_1.srcs/sources_1/bd/lab4_soc/ip/lab4_soc_processing_system7_0_1/hdl/verilog/processing_system7_v5_5_processing_system7.v:162]
INFO: [Synth 8-256] done synthesizing module 'lab4_soc_processing_system7_0_1' (5#1) [/home/hasing/workspace/lab4_1/vivado/lab4_1.srcs/sources_1/bd/lab4_soc/ip/lab4_soc_processing_system7_0_1/synth/lab4_soc_processing_system7_0_1.v:60]
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 1360.352 ; gain = 127.539 ; free physical = 2050 ; free virtual = 11885
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 1360.352 ; gain = 127.539 ; free physical = 2019 ; free virtual = 11854
INFO: [Device 21-403] Loading part xc7z020clg484-1
Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 1635.094 ; gain = 1.000 ; free physical = 1255 ; free virtual = 11090
Finished Constraint Validation : Time (s): cpu = 00:00:22 ; elapsed = 00:00:54 . Memory (MB): peak = 1635.094 ; gain = 402.281 ; free physical = 1332 ; free virtual = 11167
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:22 ; elapsed = 00:00:54 . Memory (MB): peak = 1635.094 ; gain = 402.281 ; free physical = 1332 ; free virtual = 11167
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:22 ; elapsed = 00:00:55 . Memory (MB): peak = 1635.094 ; gain = 402.281 ; free physical = 1331 ; free virtual = 11166
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:23 ; elapsed = 00:00:55 . Memory (MB): peak = 1635.094 ; gain = 402.281 ; free physical = 1318 ; free virtual = 11153
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:23 ; elapsed = 00:00:55 . Memory (MB): peak = 1642.102 ; gain = 409.289 ; free physical = 1278 ; free virtual = 11113
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:29 ; elapsed = 00:01:06 . Memory (MB): peak = 1839.102 ; gain = 606.289 ; free physical = 877 ; free virtual = 10713
Finished Timing Optimization : Time (s): cpu = 00:00:29 ; elapsed = 00:01:06 . Memory (MB): peak = 1859.109 ; gain = 626.297 ; free physical = 864 ; free virtual = 10699
Finished Technology Mapping : Time (s): cpu = 00:00:30 ; elapsed = 00:01:08 . Memory (MB): peak = 1867.117 ; gain = 634.305 ; free physical = 1452 ; free virtual = 11288
Finished IO Insertion : Time (s): cpu = 00:00:31 ; elapsed = 00:01:09 . Memory (MB): peak = 1867.121 ; gain = 634.309 ; free physical = 1393 ; free virtual = 11229
Finished Renaming Generated Instances : Time (s): cpu = 00:00:31 ; elapsed = 00:01:09 . Memory (MB): peak = 1867.121 ; gain = 634.309 ; free physical = 1388 ; free virtual = 11223
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:31 ; elapsed = 00:01:09 . Memory (MB): peak = 1867.121 ; gain = 634.309 ; free physical = 1387 ; free virtual = 11222
Finished Renaming Generated Ports : Time (s): cpu = 00:00:31 ; elapsed = 00:01:09 . Memory (MB): peak = 1867.121 ; gain = 634.309 ; free physical = 1386 ; free virtual = 11222
Finished Handling Custom Attributes : Time (s): cpu = 00:00:31 ; elapsed = 00:01:09 . Memory (MB): peak = 1867.121 ; gain = 634.309 ; free physical = 1384 ; free virtual = 11219
Finished Renaming Generated Nets : Time (s): cpu = 00:00:31 ; elapsed = 00:01:09 . Memory (MB): peak = 1867.121 ; gain = 634.309 ; free physical = 1382 ; free virtual = 11218

Report Cell Usage: 
+------+------+------+
|      |Cell  |Count |
+------+------+------+
|1     |BIBUF |   130|
|2     |BUFG  |     1|
|3     |LUT1  |   112|
|4     |PS7   |     1|
+------+------+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:00:31 ; elapsed = 00:01:09 . Memory (MB): peak = 1867.121 ; gain = 634.309 ; free physical = 1382 ; free virtual = 11217
synth_design: Time (s): cpu = 00:00:32 ; elapsed = 00:01:10 . Memory (MB): peak = 1869.121 ; gain = 662.129 ; free physical = 1560 ; free virtual = 11396
