# source verilog files
SYNTH_SOURCES=cla.sv
TOP_SYNTH_MODULE=cla

include ../common/make/fpga.mk
