Generated by Fabric Compiler ( version 2022.2-SP6.4 <build 146967> ) at Fri Aug 15 15:21:07 2025

Timing Constraint:
NULL


Inferred clocks commands :
-------------------------------------------------------
create_clock -period {1000} -waveform {0 500} -name {waterled_top|sysclk} [get_ports {sysclk}] -add
set_clock_groups -name {Inferred_clock_group_0} -asynchronous -group [get_clocks {waterled_top|sysclk}]


IO Constraint :
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| I/O NAME     | I/O DIRECTION     | LOC     | VCCIO     | IOSTANDARD     | DRIVE     | BUS_KEEPER     | SLEW     | OFF_CHIP_TERMINATION     | HYS_DRIVE_MODE     | VREF_MODE     | VREF_MODE_VALUE     | DDR_TERM_MODE     | DIFF_IN_TERM_MODE     | OPEN_DRAIN     | IN_DELAY     | OUT_DELAY     | IPT     | CAL_MODE     | DDR_RES     | CP_DIFFOUT_DYN_EN     | CP_DIFFIN_DYN_EN     | DIFFOUT_EN0     | DIFFOUT_EN1     | IN_MAG     | HYS     | DYN_TERM     | TX_VCM_0     | TX_VCM_1     | IO_REGISTER     | VIRTUAL_IO     
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| led[0]       | output            | A20     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                       |                      |                 |                 |            |         |              |              |              |                 |                
| led[1]       | output            | C18     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                       |                      |                 |                 |            |         |              |              |              |                 |                
| led[2]       | output            | C19     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                       |                      |                 |                 |            |         |              |              |              |                 |                
| led[3]       | output            | E18     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                       |                      |                 |                 |            |         |              |              |              |                 |                
| led[4]       | output            | A17     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                       |                      |                 |                 |            |         |              |              |              |                 |                
| led[5]       | output            | A18     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                       |                      |                 |                 |            |         |              |              |              |                 |                
| led[6]       | output            | C17     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                       |                      |                 |                 |            |         |              |              |              |                 |                
| led[7]       | output            | B17     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                       |                      |                 |                 |            |         |              |              |              |                 |                
| rst_n        | input             | C22     | 3.3       | LVCMOS33       |           | NONE           |          |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                       |                      |                 |                 |            |         |              |              |              |                 |                
| sysclk       | input             | D18     | 3.3       | LVCMOS33       |           | NONE           |          |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                       |                      |                 |                 |            |         |              |              |              |                 |                
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


Device mapping started.
Optimizing circuit logic.
Checking design netlist.
Processing tech operator.
Clock Signal:
+-----------------------------------------------------------------------------------------------+
| Driver_Pin_Name     | Clk_Source_Inst     | Clk_Inst_Name     | Net_Name        | Fanout     
+-----------------------------------------------------------------------------------------------+
| O                   | sysclk_ibuf         | clkbufg_0         | ntclkbufg_0     | 31         
+-----------------------------------------------------------------------------------------------+


Reset Signal:
+--------------------------------------------------+
| Net_Name     | Rst_Source_Inst     | Fanout     
+--------------------------------------------------+
| N0_0         | N0_0_inv            | 23         
| N58          | N58                 | 8          
+--------------------------------------------------+


CE Signal:
+----------------------------------------------------+
| Net_Name     | CE_Source_Inst        | Fanout     
+----------------------------------------------------+
| N51_7        | led_reg[0]_ce_fix     | 8          
+----------------------------------------------------+


Other High Fanout Signal:
+-------------------------------------------------------+
| Net_Name        | Driver                | Fanout     
+-------------------------------------------------------+
| ntclkbufg_0     | clkbufg_0             | 31         
| N0_0            | N0_0_inv              | 23         
| N58             | N58                   | 9          
| N51_7           | led_reg[0]_ce_fix     | 8          
| cnt[0]          | cnt[0]                | 5          
| cnt[1]          | cnt[1]                | 4          
| nt_led[5]       | led_reg[5]            | 3          
| nt_led[4]       | led_reg[4]            | 3          
| nt_led[3]       | led_reg[3]            | 3          
| nt_led[2]       | led_reg[2]            | 3          
| nt_led[1]       | led_reg[1]            | 3          
| nt_led[0]       | led_reg[0]            | 3          
| cnt[22]         | cnt[22]               | 3          
| cnt[21]         | cnt[21]               | 3          
| cnt[20]         | cnt[20]               | 3          
| nt_led[6]       | led_reg[6]            | 3          
| cnt[2]          | cnt[2]                | 3          
| cnt[17]         | cnt[17]               | 3          
| cnt[3]          | cnt[3]                | 3          
| cnt[15]         | cnt[15]               | 3          
| cnt[14]         | cnt[14]               | 3          
| cnt[13]         | cnt[13]               | 3          
| cnt[12]         | cnt[12]               | 3          
| cnt[11]         | cnt[11]               | 3          
| cnt[10]         | cnt[10]               | 3          
| cnt[9]          | cnt[9]                | 3          
| cnt[8]          | cnt[8]                | 3          
| cnt[7]          | cnt[7]                | 3          
| cnt[6]          | cnt[6]                | 3          
| cnt[5]          | cnt[5]                | 3          
| cnt[4]          | cnt[4]                | 3          
| cnt[16]         | cnt[16]               | 3          
| nt_led[7]       | led_reg[7]            | 2          
| cnt[18]         | cnt[18]               | 2          
| cnt[19]         | cnt[19]               | 2          
| N51             | N51_36                | 2          
| nt_rst_n        | rst_n_ibuf            | 2          
| _N55            | N5_0_9                | 1          
| _N56            | N5_0_10               | 1          
| _N57            | N5_0_11               | 1          
| _N58            | N5_0_12               | 1          
| _N59            | N5_0_13               | 1          
| _N60            | N5_0_14               | 1          
| _N61            | N5_0_15               | 1          
| _N62            | N5_0_16               | 1          
| _N63            | N5_0_17               | 1          
| _N64            | N5_0_18               | 1          
| _N65            | N5_0_19               | 1          
| _N66            | N5_0_20               | 1          
| _N67            | N5_0_21               | 1          
| _N54            | N5_0_8                | 1          
| _N53            | N5_0_7                | 1          
| _N131           | N51_1                 | 1          
| _N132           | N51_29                | 1          
| _N134           | N51_31                | 1          
| _N138           | N51_35                | 1          
| _N144           | N14_6                 | 1          
| _N145           | N14_7                 | 1          
| _N52            | N5_0_6                | 1          
| cnt[0]_inv      | cnt[22:0]_inv         | 1          
| _N51            | N5_0_5                | 1          
| _N50            | N5_0_4                | 1          
| _N49            | N5_0_3                | 1          
| _N48            | N5_0_2                | 1          
| _N47            | N5_0_1                | 1          
| _N35            | N3_mux17_3            | 1          
| _N25            | N3_mux12              | 1          
| _N11            | N3_mux5               | 1          
| N63[22]         | N5_0_22               | 1          
| N63[21]         | N5_0_21               | 1          
| N63[20]         | N5_0_20               | 1          
| N63[19]         | N5_0_19               | 1          
| N63[18]         | N5_0_18               | 1          
| N63[17]         | N5_0_17               | 1          
| N63[16]         | N5_0_16               | 1          
| N63[15]         | N5_0_15               | 1          
| N63[14]         | N5_0_14               | 1          
| N63[13]         | N5_0_13               | 1          
| N63[12]         | N5_0_12               | 1          
| N63[11]         | N5_0_11               | 1          
| N63[10]         | N5_0_10               | 1          
| N63[9]          | N5_0_9                | 1          
| led[0]          | led_obuf[0]           | 1          
| led[1]          | led_obuf[1]           | 1          
| led[2]          | led_obuf[2]           | 1          
| led[3]          | led_obuf[3]           | 1          
| led[4]          | led_obuf[4]           | 1          
| led[5]          | led_obuf[5]           | 1          
| led[6]          | led_obuf[6]           | 1          
| led[7]          | led_obuf[7]           | 1          
| N63[8]          | N5_0_8                | 1          
| N63[7]          | N5_0_7                | 1          
| N63[6]          | N5_0_6                | 1          
| N63[5]          | N5_0_5                | 1          
| N63[4]          | N5_0_4                | 1          
| N63[3]          | N5_0_3                | 1          
| N63[2]          | N5_0_2                | 1          
| N63[1]          | N5_0_1                | 1          
| _N71            | N3_mux19_3            | 1          
| nt_sysclk       | sysclk_ibuf           | 1          
+-------------------------------------------------------+


Converting tech operator to gate operator.
Processing gate operator.
Device Utilization Summary:
+------------------------------------------------------------------------+
| Logic Utilization     | Used     | Available     | Utilization(%)     
+------------------------------------------------------------------------+
| APM                   | 0        | 240           | 0                  
| FF                    | 31       | 133200        | 1                  
| LUT                   | 37       | 66600         | 1                  
| Distributed RAM       | 0        | 19900         | 0                  
| DRM                   | 0        | 155           | 0                  
| IO                    | 10       | 300           | 4                  
| RCKB                  | 0        | 24            | 0                  
| SCANCHAIN             | 0        | 1             | 0                  
| USCM                  | 1        | 32            | 4                  
| CCS                   | 1        | 1             | 100                
| ADC                   | 0        | 1             | 0                  
| DDR_PHY               | 0        | 24            | 0                  
| HSSTLP                | 0        | 2             | 0                  
| GPLL                  | 0        | 6             | 0                  
| PPLL                  | 0        | 6             | 0                  
| DDRPHY_CPD            | 0        | 12            | 0                  
| HCKB                  | 0        | 96            | 0                  
| IOCKB                 | 0        | 24            | 0                  
| MRCKB                 | 0        | 12            | 0                  
| PCIE                  | 0        | 1             | 0                  
| DDRPHY_IOCLK_DIV      | 0        | 6             | 0                  
| ANALOG                | 0        | 1             | 0                  
| TSERDES               | 0        | 48            | 0                  
| KEYRAM                | 0        | 1             | 0                  
+------------------------------------------------------------------------+

Virtual IO Port Info:
NULL
Device mapping done.
Total device mapping takes 0.00 sec.


Inputs and Outputs :
+-----------------------------------------------------------------------------------------------------------------------------------------------------+
| Type       | File Name                                                                                                                             
+-----------------------------------------------------------------------------------------------------------------------------------------------------+
| Input      | E:/JiChuang_2025/PDS_Project/axi_udp_ddr/pangu_-remote_-lab/examination/01_water_led/prj/waterled/synthesize/waterled_top_syn.adf     
| Output     | E:/JiChuang_2025/PDS_Project/axi_udp_ddr/pangu_-remote_-lab/examination/01_water_led/prj/waterled/device_map/waterled_top_map.adf     
|            | E:/JiChuang_2025/PDS_Project/axi_udp_ddr/pangu_-remote_-lab/examination/01_water_led/prj/waterled/device_map/waterled_top_dmr.prt     
|            | E:/JiChuang_2025/PDS_Project/axi_udp_ddr/pangu_-remote_-lab/examination/01_water_led/prj/waterled/device_map/waterled_top.dmr         
|            | E:/JiChuang_2025/PDS_Project/axi_udp_ddr/pangu_-remote_-lab/examination/01_water_led/prj/waterled/device_map/dmr.db                   
+-----------------------------------------------------------------------------------------------------------------------------------------------------+


Flow Command: dev_map 
Peak memory: 325 MB
Total CPU time to dev_map completion : 0h:0m:6s
Process Total CPU time to dev_map completion : 0h:0m:6s
Total real time to dev_map completion : 0h:0m:11s
