$date
	Tue Aug 13 12:10:44 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module q2_test $end
$var wire 1 ! f $end
$var reg 1 " a $end
$var reg 1 # b $end
$var reg 1 $ c $end
$var reg 1 % d $end
$scope module inst1 $end
$var wire 1 " a $end
$var wire 1 # b $end
$var wire 1 $ c $end
$var wire 1 % d $end
$var wire 1 ! f $end
$var wire 1 & p $end
$var wire 1 ' q $end
$var wire 1 ( r $end
$var wire 1 ) s $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0)
1(
1'
1&
0%
0$
0#
0"
1!
$end
#10
1%
#20
0!
0(
0'
0%
1$
#30
1%
#40
1!
1(
1'
0%
0$
1#
#50
1%
#60
0!
0(
0'
0%
1$
#70
1%
#80
1'
0&
0%
0$
0#
1"
#90
1%
#100
1!
0'
1)
0%
1$
#110
1%
#120
0!
1'
0)
0%
0$
1#
#130
1%
#140
1!
0'
1)
0%
1$
#150
1%
#160
