#! /usr/bin/vvp
:ivl_version "10.2 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 13;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x557ebe74d250 .scope module, "testbench" "testbench" 2 3;
 .timescale -13 -13;
P_0x557ebe6ab060 .param/l "HALF_PERIOD" 0 2 4, +C4<00000000000000000000000000001010>;
v0x557ebe79bb40_0 .var "clk", 0 0;
v0x557ebe79bbe0_0 .var/i "i", 31 0;
v0x557ebe79bc80_0 .var "rst", 0 0;
v0x557ebe79bd20_0 .net "stop", 0 0, v0x557ebe7961c0_0;  1 drivers
S_0x557ebe74e6a0 .scope module, "MIPS" "CPU" 2 9, 3 15 0, S_0x557ebe74d250;
 .timescale -13 -13;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "Reset"
    .port_info 2 /OUTPUT 1 "stop"
P_0x557ebe7734d0 .param/l "Reg_RA" 0 3 34, C4<11111>;
v0x557ebe7962e0_0 .net "Ctl_Mux", 0 0, v0x557ebe75d4e0_0;  1 drivers
v0x557ebe7963d0_0 .net "EX_ALUCtl", 3 0, v0x557ebe7656c0_0;  1 drivers
v0x557ebe7964e0_0 .net "EX_ALUOut", 31 0, v0x557ebe650280_0;  1 drivers
v0x557ebe7965d0_0 .net "EX_ALUSrc", 0 0, v0x557ebe765890_0;  1 drivers
v0x557ebe7966c0_0 .net "EX_Instr", 31 0, v0x557ebe765a50_0;  1 drivers
v0x557ebe796820_0 .net "EX_Link", 0 0, v0x557ebe765b90_0;  1 drivers
v0x557ebe796910_0 .net "EX_MemWrite", 0 0, v0x557ebe765dc0_0;  1 drivers
v0x557ebe796a00_0 .net "EX_MemtoReg", 0 0, v0x557ebe765f60_0;  1 drivers
v0x557ebe796aa0_0 .net "EX_PCPlus4", 31 0, v0x557ebe7660a0_0;  1 drivers
v0x557ebe796bf0_0 .net "EX_RD", 4 0, v0x557ebe766210_0;  1 drivers
v0x557ebe796cb0_0 .net "EX_RS", 4 0, v0x557ebe766b50_0;  1 drivers
v0x557ebe796dc0_0 .net "EX_RS_Mux_Signal", 1 0, v0x557ebe764800_0;  1 drivers
v0x557ebe796ed0_0 .net "EX_RT", 4 0, v0x557ebe766ce0_0;  1 drivers
v0x557ebe797020_0 .net "EX_RT_Mux_Signal", 1 0, v0x557ebe7649b0_0;  1 drivers
v0x557ebe7970e0_0 .net "EX_ReadData1", 31 0, v0x557ebe7664c0_0;  1 drivers
v0x557ebe7971f0_0 .net "EX_ReadData2", 31 0, v0x557ebe766660_0;  1 drivers
v0x557ebe797300_0 .net "EX_RegDst", 0 0, v0x557ebe766800_0;  1 drivers
v0x557ebe797500_0 .net "EX_RegWrite", 0 0, v0x557ebe766970_0;  1 drivers
v0x557ebe7975a0_0 .net "EX_Shamt", 4 0, v0x557ebe766e90_0;  1 drivers
v0x557ebe7976b0_0 .net "EX_SignImm", 31 0, v0x557ebe767010_0;  1 drivers
v0x557ebe7977c0_0 .net "EX_SrcA", 31 0, L_0x557ebe7afb50;  1 drivers
v0x557ebe7978d0_0 .net "EX_SrcB", 31 0, L_0x557ebe7b0720;  1 drivers
v0x557ebe7979e0_0 .net "EX_WriteData", 31 0, L_0x557ebe7b0260;  1 drivers
v0x557ebe797aa0_0 .net "EX_WriteReg", 4 0, L_0x557ebe7af2c0;  1 drivers
v0x557ebe797bb0_0 .net "EqualFlag", 0 0, L_0x557ebe7aeb70;  1 drivers
v0x557ebe797c50_0 .net "ID_ALUCtl", 3 0, v0x557ebe75c190_0;  1 drivers
v0x557ebe797d60_0 .net "ID_ALUSrc", 0 0, v0x557ebe75c290_0;  1 drivers
v0x557ebe797e50_0 .net "ID_Branch", 0 0, v0x557ebe75c350_0;  1 drivers
v0x557ebe797ef0_0 .net "ID_BranchPara1", 31 0, L_0x557ebe7ae030;  1 drivers
v0x557ebe797f90_0 .net "ID_BranchPara2", 31 0, L_0x557ebe7ae950;  1 drivers
v0x557ebe7980a0_0 .net "ID_Funct", 5 0, L_0x557ebe7acec0;  1 drivers
v0x557ebe798160_0 .net "ID_Imm", 15 0, L_0x557ebe7ad2f0;  1 drivers
v0x557ebe798270_0 .net "ID_Instr", 31 0, v0x557ebe767be0_0;  1 drivers
v0x557ebe798540_0 .net "ID_JBFlag", 1 0, v0x557ebe76a630_0;  1 drivers
v0x557ebe798650_0 .net "ID_JRawAddr", 25 0, L_0x557ebe7ad390;  1 drivers
v0x557ebe798760_0 .net "ID_Link", 0 0, L_0x557ebe7aeea0;  1 drivers
v0x557ebe798850_0 .net "ID_MemWrite", 0 0, v0x557ebe75c4b0_0;  1 drivers
v0x557ebe798940_0 .net "ID_MemtoReg", 0 0, v0x557ebe75c5c0_0;  1 drivers
v0x557ebe798a30_0 .net "ID_OP", 5 0, L_0x557ebe7acd90;  1 drivers
v0x557ebe798af0_0 .net "ID_PCBranch", 31 0, L_0x557ebe7ad980;  1 drivers
v0x557ebe798c00_0 .net "ID_PCJump", 31 0, v0x557ebe76aeb0_0;  1 drivers
v0x557ebe798d10_0 .net "ID_PCPlus4", 31 0, v0x557ebe767d80_0;  1 drivers
v0x557ebe798dd0_0 .net "ID_RD", 4 0, L_0x557ebe7ad0a0;  1 drivers
v0x557ebe798e90_0 .net "ID_RS", 4 0, L_0x557ebe7acf60;  1 drivers
v0x557ebe798f50_0 .net "ID_RS_Mux_Signal", 1 0, v0x557ebe764af0_0;  1 drivers
v0x557ebe799060_0 .net "ID_RT", 4 0, L_0x557ebe7ad000;  1 drivers
v0x557ebe799120_0 .net "ID_RT_Mux_Signal", 1 0, v0x557ebe764d20_0;  1 drivers
v0x557ebe799230_0 .net "ID_ReadData1", 31 0, v0x557ebe793f40_0;  1 drivers
v0x557ebe7992f0_0 .net "ID_ReadData2", 31 0, v0x557ebe793fe0_0;  1 drivers
v0x557ebe7993b0_0 .net "ID_RegDst", 0 0, v0x557ebe75c680_0;  1 drivers
v0x557ebe7994a0_0 .net "ID_RegWrite", 0 0, v0x557ebe75c740_0;  1 drivers
v0x557ebe799590_0 .net "ID_Shamt", 4 0, L_0x557ebe7ad250;  1 drivers
v0x557ebe7996a0_0 .net "ID_ShiftImm", 31 0, L_0x557ebe7ad8e0;  1 drivers
v0x557ebe7997b0_0 .net "ID_SignImm", 31 0, L_0x557ebe7ad7a0;  1 drivers
v0x557ebe799870_0 .net "IF_ID_Flush", 0 0, v0x557ebe75dc60_0;  1 drivers
v0x557ebe799960_0 .net "IF_ID_Stall", 0 0, v0x557ebe75e020_0;  1 drivers
v0x557ebe799a50_0 .net "IF_Instr", 31 0, v0x557ebe7685b0_0;  1 drivers
v0x557ebe799b10_0 .net "IF_PC", 31 0, v0x557ebe791c50_0;  1 drivers
v0x557ebe799c20_0 .net "IF_PCPlus4", 31 0, L_0x557ebe7ac570;  1 drivers
v0x557ebe799ce0_0 .net "MEM_ALUOut", 31 0, v0x557ebe75ecf0_0;  1 drivers
v0x557ebe799da0_0 .net "MEM_Instr", 31 0, v0x557ebe75edd0_0;  1 drivers
v0x557ebe799eb0_0 .net "MEM_Link", 0 0, v0x557ebe75eeb0_0;  1 drivers
v0x557ebe799fa0_0 .net "MEM_MemWrite", 0 0, v0x557ebe75f1f0_0;  1 drivers
v0x557ebe79a040_0 .net "MEM_MemtoReg", 0 0, v0x557ebe75f350_0;  1 drivers
v0x557ebe79a170_0 .net "MEM_PCPlus4", 31 0, v0x557ebe75ef70_0;  1 drivers
v0x557ebe79a620_0 .net "MEM_ReadData", 31 0, v0x557ebe78fcc0_0;  1 drivers
v0x557ebe79a710_0 .net "MEM_RegWrite", 0 0, v0x557ebe75f4f0_0;  1 drivers
v0x557ebe79a840_0 .net "MEM_WriteData", 31 0, v0x557ebe75f050_0;  1 drivers
v0x557ebe79a8e0_0 .net "MEM_WriteReg", 4 0, v0x557ebe75f660_0;  1 drivers
v0x557ebe79aa10_0 .net "PCRaw", 31 0, L_0x557ebe7ac360;  1 drivers
v0x557ebe79aab0_0 .net "PC_Stall", 0 0, v0x557ebe75e180_0;  1 drivers
v0x557ebe79ab50_0 .net "RB_ALUOut", 31 0, v0x557ebe78e830_0;  1 drivers
v0x557ebe79ac40_0 .net "RB_Instr", 31 0, v0x557ebe78eda0_0;  1 drivers
v0x557ebe79ace0_0 .net "RB_Link", 0 0, v0x557ebe78e9e0_0;  1 drivers
v0x557ebe79ad80_0 .net "RB_MemtoReg", 0 0, v0x557ebe78ed00_0;  1 drivers
v0x557ebe79ae70_0 .net "RB_PCPlus4", 31 0, v0x557ebe78eef0_0;  1 drivers
v0x557ebe79af60_0 .net "RB_ReadData", 31 0, v0x557ebe78f0a0_0;  1 drivers
v0x557ebe79b050_0 .net "RB_RegWrite", 0 0, v0x557ebe78f220_0;  1 drivers
v0x557ebe79b0f0_0 .net "RB_Result", 31 0, L_0x557ebe7b2150;  1 drivers
v0x557ebe79b190_0 .net "RB_Result_B4Link", 31 0, L_0x557ebe7b1d10;  1 drivers
v0x557ebe79b280_0 .net "RB_WriteReg", 4 0, L_0x557ebe7b2590;  1 drivers
v0x557ebe79b320_0 .net "RB_WriteReg_B4Link", 4 0, v0x557ebe78f390_0;  1 drivers
v0x557ebe79b410_0 .net "Reset", 0 0, v0x557ebe79bc80_0;  1 drivers
L_0x7f7bf1745330 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x557ebe79b4b0_0 .net *"_s10", 1 0, L_0x7f7bf1745330;  1 drivers
v0x557ebe79b550_0 .net *"_s18", 29 0, L_0x557ebe7b1460;  1 drivers
L_0x7f7bf1745d98 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x557ebe79b5f0_0 .net *"_s20", 1 0, L_0x7f7bf1745d98;  1 drivers
v0x557ebe79b690_0 .net *"_s22", 31 0, L_0x557ebe7b1730;  1 drivers
v0x557ebe79b730_0 .net *"_s24", 29 0, L_0x557ebe7b1690;  1 drivers
L_0x7f7bf1745de0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x557ebe79b7d0_0 .net *"_s26", 1 0, L_0x7f7bf1745de0;  1 drivers
v0x557ebe79b870_0 .net *"_s8", 29 0, L_0x557ebe7acb20;  1 drivers
v0x557ebe79b910_0 .net "clk", 0 0, v0x557ebe79bb40_0;  1 drivers
v0x557ebe79b9b0_0 .net "invalidRt", 0 0, v0x557ebe75c8e0_0;  1 drivers
v0x557ebe79baa0_0 .net "stop", 0 0, v0x557ebe7961c0_0;  alias, 1 drivers
L_0x557ebe7acb20 .part v0x557ebe791c50_0, 2, 30;
L_0x557ebe7acc50 .concat [ 30 2 0 0], L_0x557ebe7acb20, L_0x7f7bf1745330;
L_0x557ebe7b1460 .part v0x557ebe75ecf0_0, 2, 30;
L_0x557ebe7b1500 .concat [ 30 2 0 0], L_0x557ebe7b1460, L_0x7f7bf1745d98;
L_0x557ebe7b1690 .part v0x557ebe75ecf0_0, 2, 30;
L_0x557ebe7b1730 .concat [ 30 2 0 0], L_0x557ebe7b1690, L_0x7f7bf1745de0;
L_0x557ebe7b18b0 .concat [ 32 32 1 0], v0x557ebe75f050_0, L_0x557ebe7b1730, v0x557ebe75f1f0_0;
S_0x557ebe714650 .scope module, "ALU" "ALU32" 3 89, 4 1 0, S_0x557ebe74e6a0;
 .timescale -9 -9;
    .port_info 0 /INPUT 32 "in1"
    .port_info 1 /INPUT 32 "in2"
    .port_info 2 /INPUT 4 "ALUControl"
    .port_info 3 /INPUT 5 "shamt"
    .port_info 4 /OUTPUT 32 "res"
P_0x557ebe6ba5a0 .param/l "ADD" 0 4 11, C4<0001>;
P_0x557ebe6ba5e0 .param/l "AND" 0 4 12, C4<0010>;
P_0x557ebe6ba620 .param/l "LESS" 0 4 18, C4<1000>;
P_0x557ebe6ba660 .param/l "NOR" 0 4 19, C4<1001>;
P_0x557ebe6ba6a0 .param/l "OR" 0 4 13, C4<0011>;
P_0x557ebe6ba6e0 .param/l "SLL" 0 4 15, C4<0101>;
P_0x557ebe6ba720 .param/l "SLLV" 0 4 20, C4<1010>;
P_0x557ebe6ba760 .param/l "SRA" 0 4 17, C4<0111>;
P_0x557ebe6ba7a0 .param/l "SRAV" 0 4 22, C4<1100>;
P_0x557ebe6ba7e0 .param/l "SRL" 0 4 16, C4<0110>;
P_0x557ebe6ba820 .param/l "SRLV" 0 4 21, C4<1011>;
P_0x557ebe6ba860 .param/l "SUB" 0 4 14, C4<0100>;
P_0x557ebe6ba8a0 .param/l "XOR" 0 4 23, C4<1101>;
L_0x557ebe7b0860 .functor NOT 32, L_0x557ebe7b0720, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x557ebe7220b0_0 .net "ALUControl", 3 0, v0x557ebe7656c0_0;  alias, 1 drivers
v0x557ebe7132e0_0 .net *"_s0", 31 0, L_0x557ebe7b0860;  1 drivers
L_0x7f7bf1745b58 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x557ebe7507f0_0 .net/2s *"_s2", 31 0, L_0x7f7bf1745b58;  1 drivers
v0x557ebe76dc60_0 .net/s "in1", 31 0, L_0x557ebe7afb50;  alias, 1 drivers
v0x557ebe7195b0_0 .net/s "in2", 31 0, L_0x557ebe7b0720;  alias, 1 drivers
v0x557ebe73f490_0 .net "neg_in2", 31 0, L_0x557ebe7b0960;  1 drivers
v0x557ebe650280_0 .var/s "res", 31 0;
o0x7f7bf178e168 .functor BUFZ 1, C4<z>; HiZ drive
v0x557ebe759190_0 .net "reset", 0 0, o0x7f7bf178e168;  0 drivers
v0x557ebe759250_0 .net "shamt", 4 0, v0x557ebe766e90_0;  alias, 1 drivers
E_0x557ebe620490/0 .event edge, v0x557ebe7220b0_0, v0x557ebe76dc60_0, v0x557ebe7195b0_0, v0x557ebe73f490_0;
E_0x557ebe620490/1 .event edge, v0x557ebe759250_0;
E_0x557ebe620490 .event/or E_0x557ebe620490/0, E_0x557ebe620490/1;
L_0x557ebe7b0960 .arith/sum 32, L_0x557ebe7b0860, L_0x7f7bf1745b58;
S_0x557ebe7593d0 .scope module, "BranchAdd" "Add" 3 62, 5 1 0, S_0x557ebe74e6a0;
 .timescale -13 -13;
    .port_info 0 /INPUT 32 "in1"
    .port_info 1 /INPUT 32 "in2"
    .port_info 2 /OUTPUT 32 "out"
v0x557ebe7595c0_0 .net/s "in1", 31 0, v0x557ebe767d80_0;  alias, 1 drivers
v0x557ebe7596c0_0 .net/s "in2", 31 0, L_0x557ebe7ad8e0;  alias, 1 drivers
v0x557ebe7597a0_0 .net "out", 31 0, L_0x557ebe7ad980;  alias, 1 drivers
L_0x557ebe7ad980 .arith/sum 32, v0x557ebe767d80_0, L_0x557ebe7ad8e0;
S_0x557ebe7598e0 .scope module, "BranchCompare" "Comparator" 3 71, 5 25 0, S_0x557ebe74e6a0;
 .timescale -13 -13;
    .port_info 0 /INPUT 32 "in1"
    .port_info 1 /INPUT 32 "in2"
    .port_info 2 /OUTPUT 1 "equal"
v0x557ebe759b00_0 .net *"_s0", 0 0, L_0x557ebe7aead0;  1 drivers
L_0x7f7bf1745600 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x557ebe759bc0_0 .net/2u *"_s2", 0 0, L_0x7f7bf1745600;  1 drivers
L_0x7f7bf1745648 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x557ebe759ca0_0 .net/2u *"_s4", 0 0, L_0x7f7bf1745648;  1 drivers
v0x557ebe759d60_0 .net "equal", 0 0, L_0x557ebe7aeb70;  alias, 1 drivers
v0x557ebe759e20_0 .net "in1", 31 0, L_0x557ebe7ae030;  alias, 1 drivers
v0x557ebe759f50_0 .net "in2", 31 0, L_0x557ebe7ae950;  alias, 1 drivers
L_0x557ebe7aead0 .cmp/eq 32, L_0x557ebe7ae030, L_0x557ebe7ae950;
L_0x557ebe7aeb70 .functor MUXZ 1, L_0x7f7bf1745648, L_0x7f7bf1745600, L_0x557ebe7aead0, C4<>;
S_0x557ebe75a0b0 .scope module, "Control" "ControlUnit" 3 63, 6 37 0, S_0x557ebe74e6a0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "reset"
    .port_info 1 /INPUT 1 "CtlMux"
    .port_info 2 /INPUT 6 "op"
    .port_info 3 /INPUT 6 "funct"
    .port_info 4 /OUTPUT 1 "RegWrite"
    .port_info 5 /OUTPUT 1 "MemtoReg"
    .port_info 6 /OUTPUT 1 "Branch"
    .port_info 7 /OUTPUT 4 "ALUControl"
    .port_info 8 /OUTPUT 1 "ALUSrc"
    .port_info 9 /OUTPUT 1 "RegDst"
    .port_info 10 /OUTPUT 1 "MemWrite"
    .port_info 11 /OUTPUT 1 "invalidRt"
P_0x557ebe75a280 .param/l "ADD" 0 6 65, C4<0001>;
P_0x557ebe75a2c0 .param/l "AND" 0 6 66, C4<0010>;
P_0x557ebe75a300 .param/l "BEQ" 0 6 81, C4<000100>;
P_0x557ebe75a340 .param/l "BNE" 0 6 82, C4<000101>;
P_0x557ebe75a380 .param/l "J" 0 6 79, C4<000010>;
P_0x557ebe75a3c0 .param/l "JAL" 0 6 80, C4<000011>;
P_0x557ebe75a400 .param/l "JR" 0 6 83, C4<001000>;
P_0x557ebe75a440 .param/l "LESS" 0 6 72, C4<1000>;
P_0x557ebe75a480 .param/l "NOR" 0 6 73, C4<1001>;
P_0x557ebe75a4c0 .param/l "OR" 0 6 67, C4<0011>;
P_0x557ebe75a500 .param/l "R" 0 6 38, C4<000000>;
P_0x557ebe75a540 .param/l "SLL" 0 6 69, C4<0101>;
P_0x557ebe75a580 .param/l "SLLV" 0 6 74, C4<1010>;
P_0x557ebe75a5c0 .param/l "SRA" 0 6 71, C4<0111>;
P_0x557ebe75a600 .param/l "SRAV" 0 6 76, C4<1100>;
P_0x557ebe75a640 .param/l "SRL" 0 6 70, C4<0110>;
P_0x557ebe75a680 .param/l "SRLV" 0 6 75, C4<1011>;
P_0x557ebe75a6c0 .param/l "SUB" 0 6 68, C4<0100>;
P_0x557ebe75a700 .param/l "XOR" 0 6 77, C4<1101>;
P_0x557ebe75a740 .param/l "addi" 0 6 42, C4<001000>;
P_0x557ebe75a780 .param/l "addux" 0 6 49, C4<100001>;
P_0x557ebe75a7c0 .param/l "addx" 0 6 48, C4<100000>;
P_0x557ebe75a800 .param/l "andi" 0 6 43, C4<001100>;
P_0x557ebe75a840 .param/l "andx" 0 6 52, C4<100100>;
P_0x557ebe75a880 .param/l "beq" 0 6 41, C4<000100>;
P_0x557ebe75a8c0 .param/l "jrx" 0 6 63, C4<001000>;
P_0x557ebe75a900 .param/l "lw" 0 6 39, C4<100011>;
P_0x557ebe75a940 .param/l "norx" 0 6 53, C4<100111>;
P_0x557ebe75a980 .param/l "ori" 0 6 44, C4<001101>;
P_0x557ebe75a9c0 .param/l "orx" 0 6 54, C4<100101>;
P_0x557ebe75aa00 .param/l "sllvx" 0 6 57, C4<000100>;
P_0x557ebe75aa40 .param/l "sllx" 0 6 56, C4<000000>;
P_0x557ebe75aa80 .param/l "slti" 0 6 45, C4<001010>;
P_0x557ebe75aac0 .param/l "sltx" 0 6 62, C4<101010>;
P_0x557ebe75ab00 .param/l "sravx" 0 6 61, C4<000111>;
P_0x557ebe75ab40 .param/l "srax" 0 6 60, C4<000011>;
P_0x557ebe75ab80 .param/l "srlvx" 0 6 59, C4<000110>;
P_0x557ebe75abc0 .param/l "srlx" 0 6 58, C4<000010>;
P_0x557ebe75ac00 .param/l "subux" 0 6 51, C4<100011>;
P_0x557ebe75ac40 .param/l "subx" 0 6 50, C4<100010>;
P_0x557ebe75ac80 .param/l "sw" 0 6 40, C4<101011>;
P_0x557ebe75acc0 .param/l "xori" 0 6 46, C4<001110>;
P_0x557ebe75ad00 .param/l "xorx" 0 6 55, C4<100110>;
v0x557ebe75c190_0 .var "ALUControl", 3 0;
v0x557ebe75c290_0 .var "ALUSrc", 0 0;
v0x557ebe75c350_0 .var "Branch", 0 0;
v0x557ebe75c3f0_0 .net "CtlMux", 0 0, v0x557ebe75d4e0_0;  alias, 1 drivers
v0x557ebe75c4b0_0 .var "MemWrite", 0 0;
v0x557ebe75c5c0_0 .var "MemtoReg", 0 0;
v0x557ebe75c680_0 .var "RegDst", 0 0;
v0x557ebe75c740_0 .var "RegWrite", 0 0;
v0x557ebe75c800_0 .net "funct", 5 0, L_0x557ebe7acec0;  alias, 1 drivers
v0x557ebe75c8e0_0 .var "invalidRt", 0 0;
v0x557ebe75c9a0_0 .net "op", 5 0, L_0x557ebe7acd90;  alias, 1 drivers
v0x557ebe75ca80_0 .net "reset", 0 0, v0x557ebe79bc80_0;  alias, 1 drivers
E_0x557ebe620220 .event edge, v0x557ebe75c3f0_0, v0x557ebe75c9a0_0, v0x557ebe75c800_0;
E_0x557ebe61f450 .event edge, v0x557ebe75ca80_0;
S_0x557ebe75ccc0 .scope module, "Detect" "HazardDetectionUnit" 3 41, 7 1 0, S_0x557ebe74e6a0;
 .timescale -9 -9;
    .port_info 0 /INPUT 6 "IF_ID_OP"
    .port_info 1 /INPUT 6 "IF_ID_Funct"
    .port_info 2 /INPUT 5 "IF_ID_RS"
    .port_info 3 /INPUT 5 "IF_ID_RT"
    .port_info 4 /INPUT 1 "ID_EX_MemtoReg"
    .port_info 5 /INPUT 5 "ID_EX_RT"
    .port_info 6 /INPUT 5 "ID_EX_RD"
    .port_info 7 /INPUT 5 "EX_MEM_WriteReg"
    .port_info 8 /INPUT 1 "ID_EX_RegWrite"
    .port_info 9 /INPUT 1 "EX_MEM_RegWrite"
    .port_info 10 /INPUT 1 "EqualFlag"
    .port_info 11 /OUTPUT 1 "PC_Stall"
    .port_info 12 /OUTPUT 1 "IF_ID_Stall"
    .port_info 13 /OUTPUT 1 "IF_ID_Flush"
    .port_info 14 /OUTPUT 1 "Control_Mux"
    .port_info 15 /INPUT 1 "IF_ID_invalidRt"
    .port_info 16 /INPUT 1 "EX_MEM_MemtoReg"
P_0x557ebe75ce90 .param/l "BEQ" 0 7 10, C4<000100>;
P_0x557ebe75ced0 .param/l "BNE" 0 7 11, C4<000101>;
P_0x557ebe75cf10 .param/l "J" 0 7 8, C4<000010>;
P_0x557ebe75cf50 .param/l "JAL" 0 7 9, C4<000011>;
P_0x557ebe75cf90 .param/l "JR" 0 7 12, C4<001000>;
P_0x557ebe75cfd0 .param/l "R_Type" 0 7 7, C4<000000>;
v0x557ebe75d4e0_0 .var "Control_Mux", 0 0;
v0x557ebe75d5a0_0 .net "EX_MEM_MemtoReg", 0 0, v0x557ebe75f350_0;  alias, 1 drivers
v0x557ebe75d640_0 .net "EX_MEM_RegWrite", 0 0, v0x557ebe75f4f0_0;  alias, 1 drivers
v0x557ebe75d6e0_0 .net "EX_MEM_WriteReg", 4 0, v0x557ebe75f660_0;  alias, 1 drivers
v0x557ebe75d7c0_0 .net "EqualFlag", 0 0, L_0x557ebe7aeb70;  alias, 1 drivers
v0x557ebe75d8b0_0 .net "ID_EX_MemtoReg", 0 0, v0x557ebe765f60_0;  alias, 1 drivers
v0x557ebe75d950_0 .net "ID_EX_RD", 4 0, v0x557ebe766210_0;  alias, 1 drivers
v0x557ebe75da30_0 .net "ID_EX_RT", 4 0, v0x557ebe766ce0_0;  alias, 1 drivers
v0x557ebe75db10_0 .net "ID_EX_RegWrite", 0 0, v0x557ebe766970_0;  alias, 1 drivers
v0x557ebe75dc60_0 .var "IF_ID_Flush", 0 0;
v0x557ebe75dd20_0 .net "IF_ID_Funct", 5 0, L_0x557ebe7acec0;  alias, 1 drivers
v0x557ebe75dde0_0 .net "IF_ID_OP", 5 0, L_0x557ebe7acd90;  alias, 1 drivers
v0x557ebe75de80_0 .net "IF_ID_RS", 4 0, L_0x557ebe7acf60;  alias, 1 drivers
v0x557ebe75df40_0 .net "IF_ID_RT", 4 0, L_0x557ebe7ad000;  alias, 1 drivers
v0x557ebe75e020_0 .var "IF_ID_Stall", 0 0;
v0x557ebe75e0e0_0 .net "IF_ID_invalidRt", 0 0, v0x557ebe75c8e0_0;  alias, 1 drivers
v0x557ebe75e180_0 .var "PC_Stall", 0 0;
E_0x557ebe61ff00/0 .event edge, v0x557ebe759d60_0, v0x557ebe75d640_0, v0x557ebe75db10_0, v0x557ebe75d6e0_0;
E_0x557ebe61ff00/1 .event edge, v0x557ebe75d950_0, v0x557ebe75da30_0, v0x557ebe75d8b0_0, v0x557ebe75df40_0;
E_0x557ebe61ff00/2 .event edge, v0x557ebe75de80_0, v0x557ebe75c9a0_0;
E_0x557ebe61ff00 .event/or E_0x557ebe61ff00/0, E_0x557ebe61ff00/1, E_0x557ebe61ff00/2;
S_0x557ebe75e440 .scope module, "EX_MEM_Register" "EX_MEM_Reg" 3 90, 8 1 0, S_0x557ebe74e6a0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "RegWriteE"
    .port_info 2 /INPUT 1 "MemtoRegE"
    .port_info 3 /INPUT 1 "MemWriteE"
    .port_info 4 /INPUT 5 "WriteRegE"
    .port_info 5 /INPUT 32 "EX_ALUOut"
    .port_info 6 /INPUT 32 "EX_WriteData"
    .port_info 7 /INPUT 1 "EX_Link"
    .port_info 8 /INPUT 32 "EX_PCPlus4"
    .port_info 9 /INPUT 32 "EX_Instr"
    .port_info 10 /OUTPUT 1 "RegWriteM"
    .port_info 11 /OUTPUT 1 "MemtoRegM"
    .port_info 12 /OUTPUT 1 "MemWriteM"
    .port_info 13 /OUTPUT 5 "WriteRegM"
    .port_info 14 /OUTPUT 32 "MEM_ALUOut"
    .port_info 15 /OUTPUT 32 "MEM_WriteData"
    .port_info 16 /OUTPUT 1 "MEM_Link"
    .port_info 17 /OUTPUT 32 "MEM_PCPlus4"
    .port_info 18 /OUTPUT 32 "MEM_Instr"
v0x557ebe75e870_0 .net "EX_ALUOut", 31 0, v0x557ebe650280_0;  alias, 1 drivers
v0x557ebe75e950_0 .net "EX_Instr", 31 0, v0x557ebe765a50_0;  alias, 1 drivers
v0x557ebe75ea10_0 .net "EX_Link", 0 0, v0x557ebe765b90_0;  alias, 1 drivers
v0x557ebe75eae0_0 .net "EX_PCPlus4", 31 0, v0x557ebe7660a0_0;  alias, 1 drivers
v0x557ebe75ebc0_0 .net "EX_WriteData", 31 0, L_0x557ebe7b0260;  alias, 1 drivers
v0x557ebe75ecf0_0 .var "MEM_ALUOut", 31 0;
v0x557ebe75edd0_0 .var "MEM_Instr", 31 0;
v0x557ebe75eeb0_0 .var "MEM_Link", 0 0;
v0x557ebe75ef70_0 .var "MEM_PCPlus4", 31 0;
v0x557ebe75f050_0 .var "MEM_WriteData", 31 0;
v0x557ebe75f130_0 .net "MemWriteE", 0 0, v0x557ebe765dc0_0;  alias, 1 drivers
v0x557ebe75f1f0_0 .var "MemWriteM", 0 0;
v0x557ebe75f2b0_0 .net "MemtoRegE", 0 0, v0x557ebe765f60_0;  alias, 1 drivers
v0x557ebe75f350_0 .var "MemtoRegM", 0 0;
v0x557ebe75f420_0 .net "RegWriteE", 0 0, v0x557ebe766970_0;  alias, 1 drivers
v0x557ebe75f4f0_0 .var "RegWriteM", 0 0;
v0x557ebe75f5c0_0 .net "WriteRegE", 4 0, L_0x557ebe7af2c0;  alias, 1 drivers
v0x557ebe75f660_0 .var "WriteRegM", 4 0;
v0x557ebe75f730_0 .net "clk", 0 0, v0x557ebe79bb40_0;  alias, 1 drivers
E_0x557ebe774710 .event posedge, v0x557ebe75f730_0;
S_0x557ebe75fab0 .scope module, "EX_SrcB_Mux" "Mux2x32" 3 88, 9 7 0, S_0x557ebe74e6a0;
 .timescale -13 -13;
    .port_info 0 /INPUT 1 "signal"
    .port_info 1 /INPUT 32 "in1"
    .port_info 2 /INPUT 32 "in2"
    .port_info 3 /OUTPUT 32 "out"
L_0x7f7bf1745a80 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x557ebe7b0420 .functor XNOR 1, v0x557ebe765890_0, L_0x7f7bf1745a80, C4<0>, C4<0>;
L_0x7f7bf1745ac8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x557ebe7b04e0 .functor XNOR 1, v0x557ebe765890_0, L_0x7f7bf1745ac8, C4<0>, C4<0>;
v0x557ebe75e5c0_0 .net/2u *"_s0", 0 0, L_0x7f7bf1745a80;  1 drivers
v0x557ebe75fcc0_0 .net *"_s10", 31 0, L_0x557ebe7b05e0;  1 drivers
v0x557ebe75fda0_0 .net *"_s2", 0 0, L_0x557ebe7b0420;  1 drivers
v0x557ebe75fe70_0 .net/2u *"_s4", 0 0, L_0x7f7bf1745ac8;  1 drivers
v0x557ebe75ff50_0 .net *"_s6", 0 0, L_0x557ebe7b04e0;  1 drivers
L_0x7f7bf1745b10 .functor BUFT 1, C4<xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx>, C4<0>, C4<0>, C4<0>;
v0x557ebe760060_0 .net *"_s8", 31 0, L_0x7f7bf1745b10;  1 drivers
v0x557ebe760140_0 .net "in1", 31 0, L_0x557ebe7b0260;  alias, 1 drivers
v0x557ebe760200_0 .net "in2", 31 0, v0x557ebe767010_0;  alias, 1 drivers
v0x557ebe7602c0_0 .net "out", 31 0, L_0x557ebe7b0720;  alias, 1 drivers
v0x557ebe7603b0_0 .net "signal", 0 0, v0x557ebe765890_0;  alias, 1 drivers
L_0x557ebe7b05e0 .functor MUXZ 32, L_0x7f7bf1745b10, v0x557ebe767010_0, L_0x557ebe7b04e0, C4<>;
L_0x557ebe7b0720 .functor MUXZ 32, L_0x557ebe7b05e0, L_0x557ebe7b0260, L_0x557ebe7b0420, C4<>;
S_0x557ebe760500 .scope module, "FW_EX_RS_Mux" "Mux3x32" 3 86, 9 13 0, S_0x557ebe74e6a0;
 .timescale -13 -13;
    .port_info 0 /INPUT 2 "signal"
    .port_info 1 /INPUT 32 "in1"
    .port_info 2 /INPUT 32 "in2"
    .port_info 3 /INPUT 32 "in3"
    .port_info 4 /OUTPUT 32 "out"
L_0x7f7bf1745840 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x557ebe760680_0 .net/2u *"_s0", 1 0, L_0x7f7bf1745840;  1 drivers
v0x557ebe760780_0 .net *"_s10", 0 0, L_0x557ebe7af5d0;  1 drivers
L_0x7f7bf1745918 .functor BUFT 1, C4<xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx>, C4<0>, C4<0>, C4<0>;
v0x557ebe760840_0 .net *"_s12", 31 0, L_0x7f7bf1745918;  1 drivers
v0x557ebe760930_0 .net *"_s14", 31 0, L_0x557ebe7af8d0;  1 drivers
v0x557ebe760a10_0 .net *"_s16", 31 0, L_0x557ebe7afa10;  1 drivers
v0x557ebe760b40_0 .net *"_s2", 0 0, L_0x557ebe7af3b0;  1 drivers
L_0x7f7bf1745888 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x557ebe760c00_0 .net/2u *"_s4", 1 0, L_0x7f7bf1745888;  1 drivers
v0x557ebe760ce0_0 .net *"_s6", 0 0, L_0x557ebe7af4a0;  1 drivers
L_0x7f7bf17458d0 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0x557ebe760da0_0 .net/2u *"_s8", 1 0, L_0x7f7bf17458d0;  1 drivers
v0x557ebe760f10_0 .net "in1", 31 0, v0x557ebe7664c0_0;  alias, 1 drivers
v0x557ebe760ff0_0 .net "in2", 31 0, v0x557ebe75ecf0_0;  alias, 1 drivers
v0x557ebe7610b0_0 .net "in3", 31 0, L_0x557ebe7b2150;  alias, 1 drivers
v0x557ebe761170_0 .net "out", 31 0, L_0x557ebe7afb50;  alias, 1 drivers
v0x557ebe761260_0 .net "signal", 1 0, v0x557ebe764800_0;  alias, 1 drivers
L_0x557ebe7af3b0 .cmp/eq 2, v0x557ebe764800_0, L_0x7f7bf1745840;
L_0x557ebe7af4a0 .cmp/eq 2, v0x557ebe764800_0, L_0x7f7bf1745888;
L_0x557ebe7af5d0 .cmp/eq 2, v0x557ebe764800_0, L_0x7f7bf17458d0;
L_0x557ebe7af8d0 .functor MUXZ 32, L_0x7f7bf1745918, L_0x557ebe7b2150, L_0x557ebe7af5d0, C4<>;
L_0x557ebe7afa10 .functor MUXZ 32, L_0x557ebe7af8d0, v0x557ebe75ecf0_0, L_0x557ebe7af4a0, C4<>;
L_0x557ebe7afb50 .functor MUXZ 32, L_0x557ebe7afa10, v0x557ebe7664c0_0, L_0x557ebe7af3b0, C4<>;
S_0x557ebe7613f0 .scope module, "FW_EX_RT_Mux" "Mux3x32" 3 87, 9 13 0, S_0x557ebe74e6a0;
 .timescale -13 -13;
    .port_info 0 /INPUT 2 "signal"
    .port_info 1 /INPUT 32 "in1"
    .port_info 2 /INPUT 32 "in2"
    .port_info 3 /INPUT 32 "in3"
    .port_info 4 /OUTPUT 32 "out"
L_0x7f7bf1745960 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x557ebe761600_0 .net/2u *"_s0", 1 0, L_0x7f7bf1745960;  1 drivers
v0x557ebe761700_0 .net *"_s10", 0 0, L_0x557ebe7afef0;  1 drivers
L_0x7f7bf1745a38 .functor BUFT 1, C4<xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx>, C4<0>, C4<0>, C4<0>;
v0x557ebe7617c0_0 .net *"_s12", 31 0, L_0x7f7bf1745a38;  1 drivers
v0x557ebe7618b0_0 .net *"_s14", 31 0, L_0x557ebe7affe0;  1 drivers
v0x557ebe761990_0 .net *"_s16", 31 0, L_0x557ebe7b0120;  1 drivers
v0x557ebe761a70_0 .net *"_s2", 0 0, L_0x557ebe7afcd0;  1 drivers
L_0x7f7bf17459a8 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x557ebe761b30_0 .net/2u *"_s4", 1 0, L_0x7f7bf17459a8;  1 drivers
v0x557ebe761c10_0 .net *"_s6", 0 0, L_0x557ebe7afdc0;  1 drivers
L_0x7f7bf17459f0 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0x557ebe761cd0_0 .net/2u *"_s8", 1 0, L_0x7f7bf17459f0;  1 drivers
v0x557ebe761e40_0 .net "in1", 31 0, v0x557ebe766660_0;  alias, 1 drivers
v0x557ebe761f20_0 .net "in2", 31 0, v0x557ebe75ecf0_0;  alias, 1 drivers
v0x557ebe761fe0_0 .net "in3", 31 0, L_0x557ebe7b2150;  alias, 1 drivers
v0x557ebe7620a0_0 .net "out", 31 0, L_0x557ebe7b0260;  alias, 1 drivers
v0x557ebe762190_0 .net "signal", 1 0, v0x557ebe7649b0_0;  alias, 1 drivers
L_0x557ebe7afcd0 .cmp/eq 2, v0x557ebe7649b0_0, L_0x7f7bf1745960;
L_0x557ebe7afdc0 .cmp/eq 2, v0x557ebe7649b0_0, L_0x7f7bf17459a8;
L_0x557ebe7afef0 .cmp/eq 2, v0x557ebe7649b0_0, L_0x7f7bf17459f0;
L_0x557ebe7affe0 .functor MUXZ 32, L_0x7f7bf1745a38, L_0x557ebe7b2150, L_0x557ebe7afef0, C4<>;
L_0x557ebe7b0120 .functor MUXZ 32, L_0x557ebe7affe0, v0x557ebe75ecf0_0, L_0x557ebe7afdc0, C4<>;
L_0x557ebe7b0260 .functor MUXZ 32, L_0x557ebe7b0120, v0x557ebe766660_0, L_0x557ebe7afcd0, C4<>;
S_0x557ebe762310 .scope module, "FW_ID_RS_Mux" "Mux3x32" 3 65, 9 13 0, S_0x557ebe74e6a0;
 .timescale -13 -13;
    .port_info 0 /INPUT 2 "signal"
    .port_info 1 /INPUT 32 "in1"
    .port_info 2 /INPUT 32 "in2"
    .port_info 3 /INPUT 32 "in3"
    .port_info 4 /OUTPUT 32 "out"
L_0x7f7bf17453c0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x557ebe7624e0_0 .net/2u *"_s0", 1 0, L_0x7f7bf17453c0;  1 drivers
v0x557ebe7625e0_0 .net *"_s10", 0 0, L_0x557ebe7add10;  1 drivers
L_0x7f7bf1745498 .functor BUFT 1, C4<xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx>, C4<0>, C4<0>, C4<0>;
v0x557ebe7626a0_0 .net *"_s12", 31 0, L_0x7f7bf1745498;  1 drivers
v0x557ebe762760_0 .net *"_s14", 31 0, L_0x557ebe7addb0;  1 drivers
v0x557ebe762840_0 .net *"_s16", 31 0, L_0x557ebe7adef0;  1 drivers
v0x557ebe762970_0 .net *"_s2", 0 0, L_0x557ebe7adb40;  1 drivers
L_0x7f7bf1745408 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x557ebe762a30_0 .net/2u *"_s4", 1 0, L_0x7f7bf1745408;  1 drivers
v0x557ebe762b10_0 .net *"_s6", 0 0, L_0x557ebe7adbe0;  1 drivers
L_0x7f7bf1745450 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0x557ebe762bd0_0 .net/2u *"_s8", 1 0, L_0x7f7bf1745450;  1 drivers
v0x557ebe762d40_0 .net "in1", 31 0, v0x557ebe793f40_0;  alias, 1 drivers
v0x557ebe762e20_0 .net "in2", 31 0, v0x557ebe75ecf0_0;  alias, 1 drivers
v0x557ebe762ee0_0 .net "in3", 31 0, L_0x557ebe7b2150;  alias, 1 drivers
v0x557ebe762fa0_0 .net "out", 31 0, L_0x557ebe7ae030;  alias, 1 drivers
v0x557ebe763060_0 .net "signal", 1 0, v0x557ebe764af0_0;  alias, 1 drivers
L_0x557ebe7adb40 .cmp/eq 2, v0x557ebe764af0_0, L_0x7f7bf17453c0;
L_0x557ebe7adbe0 .cmp/eq 2, v0x557ebe764af0_0, L_0x7f7bf1745408;
L_0x557ebe7add10 .cmp/eq 2, v0x557ebe764af0_0, L_0x7f7bf1745450;
L_0x557ebe7addb0 .functor MUXZ 32, L_0x7f7bf1745498, L_0x557ebe7b2150, L_0x557ebe7add10, C4<>;
L_0x557ebe7adef0 .functor MUXZ 32, L_0x557ebe7addb0, v0x557ebe75ecf0_0, L_0x557ebe7adbe0, C4<>;
L_0x557ebe7ae030 .functor MUXZ 32, L_0x557ebe7adef0, v0x557ebe793f40_0, L_0x557ebe7adb40, C4<>;
S_0x557ebe7631c0 .scope module, "FW_ID_RT_Mux" "Mux3x32" 3 66, 9 13 0, S_0x557ebe74e6a0;
 .timescale -13 -13;
    .port_info 0 /INPUT 2 "signal"
    .port_info 1 /INPUT 32 "in1"
    .port_info 2 /INPUT 32 "in2"
    .port_info 3 /INPUT 32 "in3"
    .port_info 4 /OUTPUT 32 "out"
L_0x7f7bf17454e0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x557ebe763390_0 .net/2u *"_s0", 1 0, L_0x7f7bf17454e0;  1 drivers
v0x557ebe763490_0 .net *"_s10", 0 0, L_0x557ebe7ae3c0;  1 drivers
L_0x7f7bf17455b8 .functor BUFT 1, C4<xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx>, C4<0>, C4<0>, C4<0>;
v0x557ebe763550_0 .net *"_s12", 31 0, L_0x7f7bf17455b8;  1 drivers
v0x557ebe763640_0 .net *"_s14", 31 0, L_0x557ebe7ae4b0;  1 drivers
v0x557ebe763720_0 .net *"_s16", 31 0, L_0x557ebe7ae700;  1 drivers
v0x557ebe763850_0 .net *"_s2", 0 0, L_0x557ebe7ae1f0;  1 drivers
L_0x7f7bf1745528 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x557ebe763910_0 .net/2u *"_s4", 1 0, L_0x7f7bf1745528;  1 drivers
v0x557ebe7639f0_0 .net *"_s6", 0 0, L_0x557ebe7ae290;  1 drivers
L_0x7f7bf1745570 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0x557ebe763ab0_0 .net/2u *"_s8", 1 0, L_0x7f7bf1745570;  1 drivers
v0x557ebe763c20_0 .net "in1", 31 0, v0x557ebe793fe0_0;  alias, 1 drivers
v0x557ebe763d00_0 .net "in2", 31 0, v0x557ebe75ecf0_0;  alias, 1 drivers
v0x557ebe763e50_0 .net "in3", 31 0, L_0x557ebe7b2150;  alias, 1 drivers
v0x557ebe763f10_0 .net "out", 31 0, L_0x557ebe7ae950;  alias, 1 drivers
v0x557ebe763fd0_0 .net "signal", 1 0, v0x557ebe764d20_0;  alias, 1 drivers
L_0x557ebe7ae1f0 .cmp/eq 2, v0x557ebe764d20_0, L_0x7f7bf17454e0;
L_0x557ebe7ae290 .cmp/eq 2, v0x557ebe764d20_0, L_0x7f7bf1745528;
L_0x557ebe7ae3c0 .cmp/eq 2, v0x557ebe764d20_0, L_0x7f7bf1745570;
L_0x557ebe7ae4b0 .functor MUXZ 32, L_0x7f7bf17455b8, L_0x557ebe7b2150, L_0x557ebe7ae3c0, C4<>;
L_0x557ebe7ae700 .functor MUXZ 32, L_0x557ebe7ae4b0, v0x557ebe75ecf0_0, L_0x557ebe7ae290, C4<>;
L_0x557ebe7ae950 .functor MUXZ 32, L_0x557ebe7ae700, v0x557ebe793fe0_0, L_0x557ebe7ae1f0, C4<>;
S_0x557ebe764160 .scope module, "Forward" "Forwarding" 3 37, 10 1 0, S_0x557ebe74e6a0;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 2 "ID_RS_Mux_Signal"
    .port_info 1 /OUTPUT 2 "ID_RT_Mux_Signal"
    .port_info 2 /OUTPUT 2 "EX_RS_Mux_Signal"
    .port_info 3 /OUTPUT 2 "EX_RT_Mux_Signal"
    .port_info 4 /INPUT 5 "ID_RS"
    .port_info 5 /INPUT 5 "ID_RT"
    .port_info 6 /INPUT 5 "EX_RS"
    .port_info 7 /INPUT 5 "EX_RT"
    .port_info 8 /INPUT 1 "EX_MEM_RegWrite"
    .port_info 9 /INPUT 5 "EX_MEM_WriteReg"
    .port_info 10 /INPUT 1 "MEM_RB_RegWrite"
    .port_info 11 /INPUT 5 "MEM_RB_WriteReg"
    .port_info 12 /INPUT 1 "EX_MEM_MemtoReg"
v0x557ebe764480_0 .net "EX_MEM_MemtoReg", 0 0, v0x557ebe75f350_0;  alias, 1 drivers
v0x557ebe764540_0 .net "EX_MEM_RegWrite", 0 0, v0x557ebe75f4f0_0;  alias, 1 drivers
v0x557ebe764650_0 .net "EX_MEM_WriteReg", 4 0, v0x557ebe75f660_0;  alias, 1 drivers
v0x557ebe764740_0 .net "EX_RS", 4 0, v0x557ebe766b50_0;  alias, 1 drivers
v0x557ebe764800_0 .var "EX_RS_Mux_Signal", 1 0;
v0x557ebe764910_0 .net "EX_RT", 4 0, v0x557ebe766ce0_0;  alias, 1 drivers
v0x557ebe7649b0_0 .var "EX_RT_Mux_Signal", 1 0;
v0x557ebe764a50_0 .net "ID_RS", 4 0, L_0x557ebe7acf60;  alias, 1 drivers
v0x557ebe764af0_0 .var "ID_RS_Mux_Signal", 1 0;
v0x557ebe764c50_0 .net "ID_RT", 4 0, L_0x557ebe7ad000;  alias, 1 drivers
v0x557ebe764d20_0 .var "ID_RT_Mux_Signal", 1 0;
v0x557ebe764df0_0 .net "MEM_RB_RegWrite", 0 0, v0x557ebe78f220_0;  alias, 1 drivers
v0x557ebe764e90_0 .net "MEM_RB_WriteReg", 4 0, L_0x557ebe7b2590;  alias, 1 drivers
E_0x557ebe7747b0/0 .event edge, v0x557ebe75da30_0, v0x557ebe764740_0, v0x557ebe75df40_0, v0x557ebe75de80_0;
E_0x557ebe7747b0/1 .event edge, v0x557ebe764df0_0, v0x557ebe75d640_0;
E_0x557ebe7747b0 .event/or E_0x557ebe7747b0/0, E_0x557ebe7747b0/1;
S_0x557ebe765110 .scope module, "ID_EX_Register" "ID_EX_Reg" 3 76, 11 1 0, S_0x557ebe74e6a0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "RegWriteD"
    .port_info 2 /INPUT 1 "MemtoRegD"
    .port_info 3 /INPUT 1 "MemWriteD"
    .port_info 4 /INPUT 4 "ALUControlD"
    .port_info 5 /INPUT 1 "ALUSrcD"
    .port_info 6 /INPUT 1 "RegDstD"
    .port_info 7 /INPUT 32 "ReadData1"
    .port_info 8 /INPUT 32 "ReadData2"
    .port_info 9 /INPUT 5 "RsD"
    .port_info 10 /INPUT 5 "RtD"
    .port_info 11 /INPUT 5 "RdD"
    .port_info 12 /INPUT 32 "SignImmD"
    .port_info 13 /INPUT 5 "ShamtD"
    .port_info 14 /INPUT 1 "LinkD"
    .port_info 15 /INPUT 32 "PCPlus4D"
    .port_info 16 /INPUT 32 "InstrD"
    .port_info 17 /OUTPUT 1 "RegWriteE"
    .port_info 18 /OUTPUT 1 "MemtoRegE"
    .port_info 19 /OUTPUT 1 "MemWriteE"
    .port_info 20 /OUTPUT 4 "ALUControlE"
    .port_info 21 /OUTPUT 1 "ALUSrcE"
    .port_info 22 /OUTPUT 1 "RegDstE"
    .port_info 23 /OUTPUT 32 "ReadData1E"
    .port_info 24 /OUTPUT 32 "ReadData2E"
    .port_info 25 /OUTPUT 5 "RsE"
    .port_info 26 /OUTPUT 5 "RtE"
    .port_info 27 /OUTPUT 5 "RdE"
    .port_info 28 /OUTPUT 32 "SignImmE"
    .port_info 29 /OUTPUT 5 "ShamtE"
    .port_info 30 /OUTPUT 1 "LinkE"
    .port_info 31 /OUTPUT 32 "PCPlus4E"
    .port_info 32 /OUTPUT 32 "InstrE"
v0x557ebe7655b0_0 .net "ALUControlD", 3 0, v0x557ebe75c190_0;  alias, 1 drivers
v0x557ebe7656c0_0 .var "ALUControlE", 3 0;
v0x557ebe765790_0 .net "ALUSrcD", 0 0, v0x557ebe75c290_0;  alias, 1 drivers
v0x557ebe765890_0 .var "ALUSrcE", 0 0;
v0x557ebe765960_0 .net "InstrD", 31 0, v0x557ebe767be0_0;  alias, 1 drivers
v0x557ebe765a50_0 .var "InstrE", 31 0;
v0x557ebe765af0_0 .net "LinkD", 0 0, L_0x557ebe7aeea0;  alias, 1 drivers
v0x557ebe765b90_0 .var "LinkE", 0 0;
v0x557ebe765c60_0 .net "MemWriteD", 0 0, v0x557ebe75c4b0_0;  alias, 1 drivers
v0x557ebe765dc0_0 .var "MemWriteE", 0 0;
v0x557ebe765e90_0 .net "MemtoRegD", 0 0, v0x557ebe75c5c0_0;  alias, 1 drivers
v0x557ebe765f60_0 .var "MemtoRegE", 0 0;
v0x557ebe766000_0 .net "PCPlus4D", 31 0, v0x557ebe767d80_0;  alias, 1 drivers
v0x557ebe7660a0_0 .var "PCPlus4E", 31 0;
v0x557ebe766170_0 .net "RdD", 4 0, L_0x557ebe7ad0a0;  alias, 1 drivers
v0x557ebe766210_0 .var "RdE", 4 0;
v0x557ebe7662e0_0 .net "ReadData1", 31 0, v0x557ebe793f40_0;  alias, 1 drivers
v0x557ebe7664c0_0 .var "ReadData1E", 31 0;
v0x557ebe766590_0 .net "ReadData2", 31 0, v0x557ebe793fe0_0;  alias, 1 drivers
v0x557ebe766660_0 .var "ReadData2E", 31 0;
v0x557ebe766730_0 .net "RegDstD", 0 0, v0x557ebe75c680_0;  alias, 1 drivers
v0x557ebe766800_0 .var "RegDstE", 0 0;
v0x557ebe7668a0_0 .net "RegWriteD", 0 0, v0x557ebe75c740_0;  alias, 1 drivers
v0x557ebe766970_0 .var "RegWriteE", 0 0;
v0x557ebe766a60_0 .net "RsD", 4 0, L_0x557ebe7acf60;  alias, 1 drivers
v0x557ebe766b50_0 .var "RsE", 4 0;
v0x557ebe766bf0_0 .net "RtD", 4 0, L_0x557ebe7ad000;  alias, 1 drivers
v0x557ebe766ce0_0 .var "RtE", 4 0;
v0x557ebe766dd0_0 .net "ShamtD", 4 0, L_0x557ebe7ad250;  alias, 1 drivers
v0x557ebe766e90_0 .var "ShamtE", 4 0;
v0x557ebe766f50_0 .net "SignImmD", 31 0, L_0x557ebe7ad7a0;  alias, 1 drivers
v0x557ebe767010_0 .var "SignImmE", 31 0;
v0x557ebe7670d0_0 .net "clk", 0 0, v0x557ebe79bb40_0;  alias, 1 drivers
S_0x557ebe767760 .scope module, "IF_ID_Register" "IF_ID_Reg" 3 52, 12 1 0, S_0x557ebe74e6a0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 32 "PCPlus4F"
    .port_info 2 /INPUT 32 "InstrF"
    .port_info 3 /INPUT 1 "IF_Stall"
    .port_info 4 /INPUT 1 "IF_Flush"
    .port_info 5 /OUTPUT 32 "PCPlus4D"
    .port_info 6 /OUTPUT 32 "InstrD"
v0x557ebe767a20_0 .net "IF_Flush", 0 0, v0x557ebe75dc60_0;  alias, 1 drivers
v0x557ebe767b10_0 .net "IF_Stall", 0 0, v0x557ebe75e020_0;  alias, 1 drivers
v0x557ebe767be0_0 .var "InstrD", 31 0;
v0x557ebe767ce0_0 .net "InstrF", 31 0, v0x557ebe7685b0_0;  alias, 1 drivers
v0x557ebe767d80_0 .var "PCPlus4D", 31 0;
v0x557ebe767ec0_0 .net "PCPlus4F", 31 0, L_0x557ebe7ac570;  alias, 1 drivers
v0x557ebe767fa0_0 .net "clk", 0 0, v0x557ebe79bb40_0;  alias, 1 drivers
S_0x557ebe7681b0 .scope module, "InsMem" "InstructionRAM" 3 50, 13 5 0, S_0x557ebe74e6a0;
 .timescale -13 -13;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "RESET"
    .port_info 2 /INPUT 1 "ENABLE"
    .port_info 3 /INPUT 32 "FETCH_ADDRESS"
    .port_info 4 /OUTPUT 32 "DATA"
v0x557ebe7685b0_0 .var "DATA", 31 0;
L_0x7f7bf1745210 .functor BUFT 1, C4<xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx>, C4<0>, C4<0>, C4<0>;
v0x557ebe768690_0 .net "DATA_0", 63 0, L_0x7f7bf1745210;  1 drivers
L_0x7f7bf17452e8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x557ebe768750_0 .net "ENABLE", 0 0, L_0x7f7bf17452e8;  1 drivers
v0x557ebe7687f0_0 .net "FETCH_ADDRESS", 31 0, L_0x557ebe7acc50;  1 drivers
v0x557ebe7688d0 .array "RAM", 511 0, 31 0;
L_0x7f7bf17452a0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x557ebe7689e0_0 .net "RESET", 0 0, L_0x7f7bf17452a0;  1 drivers
L_0x7f7bf1745180 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x557ebe768aa0_0 .net/2u *"_s0", 31 0, L_0x7f7bf1745180;  1 drivers
L_0x7f7bf17451c8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x557ebe768b80_0 .net/2u *"_s4", 31 0, L_0x7f7bf17451c8;  1 drivers
v0x557ebe768c60_0 .net/s "c$wild_app_arg", 63 0, L_0x557ebe7ac6d0;  1 drivers
v0x557ebe768d40_0 .net/s "c$wild_app_arg_0", 63 0, L_0x557ebe7ac810;  1 drivers
v0x557ebe768e20_0 .net "clk", 0 0, v0x557ebe79bb40_0;  alias, 1 drivers
v0x557ebe768ec0_0 .net/s "wild", 63 0, L_0x557ebe7ac6d0;  alias, 1 drivers
v0x557ebe768f80_0 .net/s "wild_0", 63 0, L_0x557ebe7ac810;  alias, 1 drivers
v0x557ebe769050_0 .net "x1", 31 0, L_0x557ebe7aca30;  1 drivers
L_0x7f7bf1745258 .functor BUFT 1, C4<xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx>, C4<0>, C4<0>, C4<0>;
v0x557ebe769110_0 .net "x1_projection", 63 0, L_0x7f7bf1745258;  1 drivers
E_0x557ebe767930 .event negedge, v0x557ebe75f730_0;
L_0x557ebe7ac6d0 .concat [ 32 32 0 0], L_0x557ebe7acc50, L_0x7f7bf1745180;
L_0x557ebe7ac810 .concat [ 32 32 0 0], L_0x557ebe7aca30, L_0x7f7bf17451c8;
L_0x557ebe7aca30 .part L_0x7f7bf1745258, 32, 32;
S_0x557ebe7683c0 .scope begin, "InstructionRAM_blockRamFile" "InstructionRAM_blockRamFile" 13 40, 13 40 0, S_0x557ebe7681b0;
 .timescale -13 -13;
S_0x557ebe7692c0 .scope module, "InsParse" "Parser" 3 57, 5 29 0, S_0x557ebe74e6a0;
 .timescale -13 -13;
    .port_info 0 /INPUT 32 "in"
    .port_info 1 /OUTPUT 6 "op"
    .port_info 2 /OUTPUT 6 "funct"
    .port_info 3 /OUTPUT 5 "rs"
    .port_info 4 /OUTPUT 5 "rt"
    .port_info 5 /OUTPUT 5 "rd"
    .port_info 6 /OUTPUT 5 "shamt"
    .port_info 7 /OUTPUT 16 "imm"
    .port_info 8 /OUTPUT 26 "jaddress"
v0x557ebe769570_0 .net "funct", 5 0, L_0x557ebe7acec0;  alias, 1 drivers
v0x557ebe7696a0_0 .net "imm", 15 0, L_0x557ebe7ad2f0;  alias, 1 drivers
v0x557ebe769780_0 .net "in", 31 0, v0x557ebe767be0_0;  alias, 1 drivers
v0x557ebe769870_0 .net "jaddress", 25 0, L_0x557ebe7ad390;  alias, 1 drivers
v0x557ebe769950_0 .net "op", 5 0, L_0x557ebe7acd90;  alias, 1 drivers
v0x557ebe769ab0_0 .net "rd", 4 0, L_0x557ebe7ad0a0;  alias, 1 drivers
v0x557ebe769b70_0 .net "rs", 4 0, L_0x557ebe7acf60;  alias, 1 drivers
v0x557ebe769c10_0 .net "rt", 4 0, L_0x557ebe7ad000;  alias, 1 drivers
v0x557ebe769cd0_0 .net "shamt", 4 0, L_0x557ebe7ad250;  alias, 1 drivers
L_0x557ebe7acd90 .part v0x557ebe767be0_0, 26, 6;
L_0x557ebe7acec0 .part v0x557ebe767be0_0, 0, 6;
L_0x557ebe7acf60 .part v0x557ebe767be0_0, 21, 5;
L_0x557ebe7ad000 .part v0x557ebe767be0_0, 16, 5;
L_0x557ebe7ad0a0 .part v0x557ebe767be0_0, 11, 5;
L_0x557ebe7ad250 .part v0x557ebe767be0_0, 6, 5;
L_0x557ebe7ad2f0 .part v0x557ebe767be0_0, 0, 16;
L_0x557ebe7ad390 .part v0x557ebe767be0_0, 0, 26;
S_0x557ebe769f20 .scope module, "JBSignal" "JBControl" 3 72, 6 1 0, S_0x557ebe74e6a0;
 .timescale -9 -9;
    .port_info 0 /INPUT 6 "OP"
    .port_info 1 /INPUT 6 "Funct"
    .port_info 2 /INPUT 1 "equalFlag"
    .port_info 3 /OUTPUT 2 "JBFlag"
P_0x557ebe76a0a0 .param/l "BEQ" 0 6 8, C4<000100>;
P_0x557ebe76a0e0 .param/l "BNE" 0 6 9, C4<000101>;
P_0x557ebe76a120 .param/l "J" 0 6 6, C4<000010>;
P_0x557ebe76a160 .param/l "JAL" 0 6 7, C4<000011>;
P_0x557ebe76a1a0 .param/l "JR" 0 6 10, C4<001000>;
P_0x557ebe76a1e0 .param/l "R_Type" 0 6 5, C4<000000>;
v0x557ebe76a550_0 .net "Funct", 5 0, L_0x557ebe7acec0;  alias, 1 drivers
v0x557ebe76a630_0 .var "JBFlag", 1 0;
v0x557ebe76a710_0 .net "OP", 5 0, L_0x557ebe7acd90;  alias, 1 drivers
v0x557ebe76a7b0_0 .net "equalFlag", 0 0, L_0x557ebe7aeb70;  alias, 1 drivers
E_0x557ebe76a4f0 .event edge, v0x557ebe75c9a0_0, v0x557ebe759d60_0, v0x557ebe75c800_0;
S_0x557ebe76a920 .scope module, "JumpAddr" "JumpMux" 3 73, 6 18 0, S_0x557ebe74e6a0;
 .timescale -9 -9;
    .port_info 0 /INPUT 6 "OP"
    .port_info 1 /INPUT 6 "Funct"
    .port_info 2 /INPUT 26 "JRawAddr"
    .port_info 3 /INPUT 32 "PCPlus4"
    .port_info 4 /INPUT 32 "ReadData1"
    .port_info 5 /OUTPUT 32 "JAddr"
P_0x557ebe761570 .param/l "J" 0 6 23, C4<000010>;
P_0x557ebe7615b0 .param/l "JAL" 0 6 24, C4<000011>;
v0x557ebe76ad40_0 .net "Funct", 5 0, L_0x557ebe7acec0;  alias, 1 drivers
v0x557ebe76aeb0_0 .var "JAddr", 31 0;
v0x557ebe76af90_0 .net "JRawAddr", 25 0, L_0x557ebe7ad390;  alias, 1 drivers
v0x557ebe76b060_0 .net "OP", 5 0, L_0x557ebe7acd90;  alias, 1 drivers
v0x557ebe76b190_0 .net "PCPlus4", 31 0, v0x557ebe767d80_0;  alias, 1 drivers
v0x557ebe76b250_0 .net "ReadData1", 31 0, L_0x557ebe7ae030;  alias, 1 drivers
E_0x557ebe76acd0 .event edge, v0x557ebe75c9a0_0, v0x557ebe7595c0_0, v0x557ebe769870_0, v0x557ebe759e20_0;
S_0x557ebe76b410 .scope module, "LC" "LinkControl" 3 75, 6 31 0, S_0x557ebe74e6a0;
 .timescale -9 -9;
    .port_info 0 /INPUT 6 "OP"
    .port_info 1 /OUTPUT 1 "Link"
P_0x557ebe78c680 .param/l "JAL" 0 6 32, C4<000011>;
v0x557ebe78c740_0 .net "Link", 0 0, L_0x557ebe7aeea0;  alias, 1 drivers
v0x557ebe78c800_0 .net "OP", 5 0, L_0x557ebe7acd90;  alias, 1 drivers
L_0x7f7bf1745690 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v0x557ebe78c8a0_0 .net/2u *"_s0", 5 0, L_0x7f7bf1745690;  1 drivers
v0x557ebe78c960_0 .net *"_s2", 0 0, L_0x557ebe7aeca0;  1 drivers
L_0x7f7bf17456d8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x557ebe78ca20_0 .net/2u *"_s4", 0 0, L_0x7f7bf17456d8;  1 drivers
L_0x7f7bf1745720 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x557ebe78cb50_0 .net/2u *"_s6", 0 0, L_0x7f7bf1745720;  1 drivers
L_0x557ebe7aeca0 .cmp/eq 6, L_0x557ebe7acd90, L_0x7f7bf1745690;
L_0x557ebe7aeea0 .functor MUXZ 1, L_0x7f7bf1745720, L_0x7f7bf17456d8, L_0x557ebe7aeca0, C4<>;
S_0x557ebe78cc90 .scope module, "LinkResultMux" "Mux2x32" 3 106, 9 7 0, S_0x557ebe74e6a0;
 .timescale -13 -13;
    .port_info 0 /INPUT 1 "signal"
    .port_info 1 /INPUT 32 "in1"
    .port_info 2 /INPUT 32 "in2"
    .port_info 3 /OUTPUT 32 "out"
L_0x7f7bf1745f00 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x557ebe7b1e50 .functor XNOR 1, v0x557ebe78e9e0_0, L_0x7f7bf1745f00, C4<0>, C4<0>;
L_0x7f7bf1745f48 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x557ebe7b1f50 .functor XNOR 1, v0x557ebe78e9e0_0, L_0x7f7bf1745f48, C4<0>, C4<0>;
v0x557ebe78ce60_0 .net/2u *"_s0", 0 0, L_0x7f7bf1745f00;  1 drivers
v0x557ebe78cf40_0 .net *"_s10", 31 0, L_0x557ebe7b2010;  1 drivers
v0x557ebe78d020_0 .net *"_s2", 0 0, L_0x557ebe7b1e50;  1 drivers
v0x557ebe78d0f0_0 .net/2u *"_s4", 0 0, L_0x7f7bf1745f48;  1 drivers
v0x557ebe78d1d0_0 .net *"_s6", 0 0, L_0x557ebe7b1f50;  1 drivers
L_0x7f7bf1745f90 .functor BUFT 1, C4<xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx>, C4<0>, C4<0>, C4<0>;
v0x557ebe78d2e0_0 .net *"_s8", 31 0, L_0x7f7bf1745f90;  1 drivers
v0x557ebe78d3c0_0 .net "in1", 31 0, L_0x557ebe7b1d10;  alias, 1 drivers
v0x557ebe78d4a0_0 .net "in2", 31 0, v0x557ebe78eef0_0;  alias, 1 drivers
v0x557ebe78d580_0 .net "out", 31 0, L_0x557ebe7b2150;  alias, 1 drivers
v0x557ebe78d760_0 .net "signal", 0 0, v0x557ebe78e9e0_0;  alias, 1 drivers
L_0x557ebe7b2010 .functor MUXZ 32, L_0x7f7bf1745f90, v0x557ebe78eef0_0, L_0x557ebe7b1f50, C4<>;
L_0x557ebe7b2150 .functor MUXZ 32, L_0x557ebe7b2010, L_0x557ebe7b1d10, L_0x557ebe7b1e50, C4<>;
S_0x557ebe78d8a0 .scope module, "LinkWriteRegMux" "Mux2x5" 3 107, 9 1 0, S_0x557ebe74e6a0;
 .timescale -13 -13;
    .port_info 0 /INPUT 1 "signal"
    .port_info 1 /INPUT 5 "in1"
    .port_info 2 /INPUT 5 "in2"
    .port_info 3 /OUTPUT 5 "out"
L_0x7f7bf1745fd8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x557ebe7b2320 .functor XNOR 1, v0x557ebe78e9e0_0, L_0x7f7bf1745fd8, C4<0>, C4<0>;
L_0x7f7bf1746020 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x557ebe7b2390 .functor XNOR 1, v0x557ebe78e9e0_0, L_0x7f7bf1746020, C4<0>, C4<0>;
v0x557ebe78da20_0 .net/2u *"_s0", 0 0, L_0x7f7bf1745fd8;  1 drivers
v0x557ebe78db20_0 .net *"_s10", 4 0, L_0x557ebe7b2450;  1 drivers
v0x557ebe78dc00_0 .net *"_s2", 0 0, L_0x557ebe7b2320;  1 drivers
v0x557ebe78dcd0_0 .net/2u *"_s4", 0 0, L_0x7f7bf1746020;  1 drivers
v0x557ebe78ddb0_0 .net *"_s6", 0 0, L_0x557ebe7b2390;  1 drivers
L_0x7f7bf1746068 .functor BUFT 1, C4<xxxxx>, C4<0>, C4<0>, C4<0>;
v0x557ebe78de70_0 .net *"_s8", 4 0, L_0x7f7bf1746068;  1 drivers
v0x557ebe78df50_0 .net "in1", 4 0, v0x557ebe78f390_0;  alias, 1 drivers
L_0x7f7bf17460b0 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v0x557ebe78e030_0 .net "in2", 4 0, L_0x7f7bf17460b0;  1 drivers
v0x557ebe78e110_0 .net "out", 4 0, L_0x557ebe7b2590;  alias, 1 drivers
v0x557ebe78e260_0 .net "signal", 0 0, v0x557ebe78e9e0_0;  alias, 1 drivers
L_0x557ebe7b2450 .functor MUXZ 5, L_0x7f7bf1746068, L_0x7f7bf17460b0, L_0x557ebe7b2390, C4<>;
L_0x557ebe7b2590 .functor MUXZ 5, L_0x557ebe7b2450, v0x557ebe78f390_0, L_0x557ebe7b2320, C4<>;
S_0x557ebe78e3a0 .scope module, "MEM_RB_Register" "Mem_RB_Reg" 3 98, 14 1 0, S_0x557ebe74e6a0;
 .timescale -13 -13;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "RegWriteM"
    .port_info 2 /INPUT 1 "MemtoRegM"
    .port_info 3 /INPUT 5 "WriteRegM"
    .port_info 4 /INPUT 32 "RD"
    .port_info 5 /INPUT 32 "ALUOutM"
    .port_info 6 /INPUT 1 "LinkM"
    .port_info 7 /INPUT 32 "MEM_PCPlus4"
    .port_info 8 /INPUT 32 "MEM_Instr"
    .port_info 9 /OUTPUT 1 "RegWriteW"
    .port_info 10 /OUTPUT 1 "MemtoRegW"
    .port_info 11 /OUTPUT 5 "WriteRegW"
    .port_info 12 /OUTPUT 32 "ReadDataW"
    .port_info 13 /OUTPUT 32 "ALUOutW"
    .port_info 14 /OUTPUT 1 "LinkW"
    .port_info 15 /OUTPUT 32 "RB_PCPlus4"
    .port_info 16 /OUTPUT 32 "RB_Instr"
v0x557ebe78e750_0 .net "ALUOutM", 31 0, v0x557ebe75ecf0_0;  alias, 1 drivers
v0x557ebe78e830_0 .var "ALUOutW", 31 0;
v0x557ebe78e910_0 .net "LinkM", 0 0, v0x557ebe75eeb0_0;  alias, 1 drivers
v0x557ebe78e9e0_0 .var "LinkW", 0 0;
v0x557ebe78ead0_0 .net "MEM_Instr", 31 0, v0x557ebe75edd0_0;  alias, 1 drivers
v0x557ebe78ebc0_0 .net "MEM_PCPlus4", 31 0, v0x557ebe75ef70_0;  alias, 1 drivers
v0x557ebe78ec60_0 .net "MemtoRegM", 0 0, v0x557ebe75f350_0;  alias, 1 drivers
v0x557ebe78ed00_0 .var "MemtoRegW", 0 0;
v0x557ebe78eda0_0 .var "RB_Instr", 31 0;
v0x557ebe78eef0_0 .var "RB_PCPlus4", 31 0;
v0x557ebe78efe0_0 .net "RD", 31 0, v0x557ebe78fcc0_0;  alias, 1 drivers
v0x557ebe78f0a0_0 .var "ReadDataW", 31 0;
v0x557ebe78f180_0 .net "RegWriteM", 0 0, v0x557ebe75f4f0_0;  alias, 1 drivers
v0x557ebe78f220_0 .var "RegWriteW", 0 0;
v0x557ebe78f2f0_0 .net "WriteRegM", 4 0, v0x557ebe75f660_0;  alias, 1 drivers
v0x557ebe78f390_0 .var "WriteRegW", 4 0;
v0x557ebe78f480_0 .net "clk", 0 0, v0x557ebe79bb40_0;  alias, 1 drivers
S_0x557ebe78f8c0 .scope module, "MainRAM" "MainMemory" 3 97, 15 7 0, S_0x557ebe74e6a0;
 .timescale -13 -13;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "RESET"
    .port_info 2 /INPUT 1 "ENABLE"
    .port_info 3 /INPUT 32 "FETCH_ADDRESS"
    .port_info 4 /INPUT 65 "EDIT_SERIAL"
    .port_info 5 /OUTPUT 32 "DATA"
v0x557ebe78fcc0_0 .var "DATA", 31 0;
v0x557ebe78fdd0 .array "DATA_RAM", 511 0, 31 0;
v0x557ebe78fe70_0 .net "EDIT_SERIAL", 64 0, L_0x557ebe7b18b0;  1 drivers
L_0x7f7bf1745d50 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x557ebe78ff60_0 .net "ENABLE", 0 0, L_0x7f7bf1745d50;  1 drivers
v0x557ebe790020_0 .net "FETCH_ADDRESS", 31 0, L_0x557ebe7b1500;  1 drivers
L_0x7f7bf1745d08 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x557ebe790150_0 .net "RESET", 0 0, L_0x7f7bf1745d08;  1 drivers
L_0x7f7bf1745ba0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x557ebe790210_0 .net/2u *"_s0", 31 0, L_0x7f7bf1745ba0;  1 drivers
L_0x7f7bf1745c78 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x557ebe7902f0_0 .net/2u *"_s14", 31 0, L_0x7f7bf1745c78;  1 drivers
v0x557ebe7903d0_0 .net *"_s21", 0 0, L_0x557ebe7b1190;  1 drivers
L_0x7f7bf1745cc0 .functor BUFT 1, C4<xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx>, C4<0>, C4<0>, C4<0>;
v0x557ebe7904b0_0 .net *"_s22", 63 0, L_0x7f7bf1745cc0;  1 drivers
v0x557ebe790590_0 .net *"_s5", 0 0, L_0x557ebe7b0c00;  1 drivers
L_0x7f7bf1745be8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x557ebe790670_0 .net/2u *"_s6", 0 0, L_0x7f7bf1745be8;  1 drivers
L_0x7f7bf1745c30 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x557ebe790750_0 .net/2u *"_s8", 0 0, L_0x7f7bf1745c30;  1 drivers
v0x557ebe790830_0 .net "a1", 63 0, L_0x557ebe7b1060;  1 drivers
v0x557ebe790910_0 .net "c$app_arg", 0 0, L_0x557ebe7b0ca0;  1 drivers
v0x557ebe7909d0_0 .net "c$i", 31 0, L_0x557ebe7b0e30;  1 drivers
v0x557ebe790ab0_0 .net/s "c$wild_app_arg", 63 0, L_0x557ebe7b0ac0;  1 drivers
v0x557ebe790ca0_0 .net/s "c$wild_app_arg_0", 63 0, L_0x557ebe7b0ed0;  1 drivers
v0x557ebe790d80_0 .net "clk", 0 0, v0x557ebe79bb40_0;  alias, 1 drivers
v0x557ebe790e20_0 .net "ds", 63 0, L_0x557ebe7b1230;  1 drivers
v0x557ebe790f00_0 .var/i "i", 31 0;
v0x557ebe790fe0_0 .var "ram_init", 16383 0;
v0x557ebe7910c0_0 .net/s "wild", 63 0, L_0x557ebe7b0ac0;  alias, 1 drivers
v0x557ebe791180_0 .net/s "wild_0", 63 0, L_0x557ebe7b0ed0;  alias, 1 drivers
L_0x557ebe7b0ac0 .concat [ 32 32 0 0], L_0x557ebe7b1500, L_0x7f7bf1745ba0;
L_0x557ebe7b0c00 .part L_0x557ebe7b18b0, 64, 1;
L_0x557ebe7b0ca0 .functor MUXZ 1, L_0x7f7bf1745c30, L_0x7f7bf1745be8, L_0x557ebe7b0c00, C4<>;
L_0x557ebe7b0e30 .part L_0x557ebe7b1230, 32, 32;
L_0x557ebe7b0ed0 .concat [ 32 32 0 0], L_0x557ebe7b0e30, L_0x7f7bf1745c78;
L_0x557ebe7b1060 .part L_0x557ebe7b18b0, 0, 64;
L_0x557ebe7b1190 .part L_0x557ebe7b18b0, 64, 1;
L_0x557ebe7b1230 .functor MUXZ 64, L_0x7f7bf1745cc0, L_0x557ebe7b1060, L_0x557ebe7b1190, C4<>;
S_0x557ebe78fb20 .scope begin, "DATA_blockRam" "DATA_blockRam" 15 53, 15 53 0, S_0x557ebe78f8c0;
 .timescale -13 -13;
S_0x557ebe791330 .scope module, "PCAdder" "Add" 3 49, 5 1 0, S_0x557ebe74e6a0;
 .timescale -13 -13;
    .port_info 0 /INPUT 32 "in1"
    .port_info 1 /INPUT 32 "in2"
    .port_info 2 /OUTPUT 32 "out"
v0x557ebe791520_0 .net/s "in1", 31 0, v0x557ebe791c50_0;  alias, 1 drivers
L_0x7f7bf1745138 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x557ebe791620_0 .net/s "in2", 31 0, L_0x7f7bf1745138;  1 drivers
v0x557ebe791700_0 .net "out", 31 0, L_0x557ebe7ac570;  alias, 1 drivers
L_0x557ebe7ac570 .arith/sum 32, v0x557ebe791c50_0, L_0x7f7bf1745138;
S_0x557ebe791860 .scope module, "PCHolder" "PCReg" 3 48, 16 1 0, S_0x557ebe74e6a0;
 .timescale -13 -13;
    .port_info 0 /INPUT 32 "rawPC"
    .port_info 1 /OUTPUT 32 "outPC"
    .port_info 2 /INPUT 1 "reset"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "PC_Stall"
v0x557ebe791ae0_0 .net "PC_Stall", 0 0, v0x557ebe75e180_0;  alias, 1 drivers
v0x557ebe791bb0_0 .net "clk", 0 0, v0x557ebe79bb40_0;  alias, 1 drivers
v0x557ebe791c50_0 .var "outPC", 31 0;
v0x557ebe791d50_0 .net "rawPC", 31 0, L_0x557ebe7ac360;  alias, 1 drivers
v0x557ebe791df0_0 .net "reset", 0 0, v0x557ebe79bc80_0;  alias, 1 drivers
S_0x557ebe791f90 .scope module, "PCMux" "Mux3x32" 3 47, 9 13 0, S_0x557ebe74e6a0;
 .timescale -13 -13;
    .port_info 0 /INPUT 2 "signal"
    .port_info 1 /INPUT 32 "in1"
    .port_info 2 /INPUT 32 "in2"
    .port_info 3 /INPUT 32 "in3"
    .port_info 4 /OUTPUT 32 "out"
L_0x7f7bf1745018 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x557ebe7921e0_0 .net/2u *"_s0", 1 0, L_0x7f7bf1745018;  1 drivers
v0x557ebe7922e0_0 .net *"_s10", 0 0, L_0x557ebe79bfe0;  1 drivers
L_0x7f7bf17450f0 .functor BUFT 1, C4<xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx>, C4<0>, C4<0>, C4<0>;
v0x557ebe7923a0_0 .net *"_s12", 31 0, L_0x7f7bf17450f0;  1 drivers
v0x557ebe792490_0 .net *"_s14", 31 0, L_0x557ebe7ac0e0;  1 drivers
v0x557ebe792570_0 .net *"_s16", 31 0, L_0x557ebe7ac220;  1 drivers
v0x557ebe7926a0_0 .net *"_s2", 0 0, L_0x557ebe79bdc0;  1 drivers
L_0x7f7bf1745060 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x557ebe792760_0 .net/2u *"_s4", 1 0, L_0x7f7bf1745060;  1 drivers
v0x557ebe792840_0 .net *"_s6", 0 0, L_0x557ebe79beb0;  1 drivers
L_0x7f7bf17450a8 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0x557ebe792900_0 .net/2u *"_s8", 1 0, L_0x7f7bf17450a8;  1 drivers
v0x557ebe7929e0_0 .net "in1", 31 0, L_0x557ebe7ac570;  alias, 1 drivers
v0x557ebe792aa0_0 .net "in2", 31 0, L_0x557ebe7ad980;  alias, 1 drivers
v0x557ebe792b60_0 .net "in3", 31 0, v0x557ebe76aeb0_0;  alias, 1 drivers
v0x557ebe792c00_0 .net "out", 31 0, L_0x557ebe7ac360;  alias, 1 drivers
v0x557ebe792cd0_0 .net "signal", 1 0, v0x557ebe76a630_0;  alias, 1 drivers
L_0x557ebe79bdc0 .cmp/eq 2, v0x557ebe76a630_0, L_0x7f7bf1745018;
L_0x557ebe79beb0 .cmp/eq 2, v0x557ebe76a630_0, L_0x7f7bf1745060;
L_0x557ebe79bfe0 .cmp/eq 2, v0x557ebe76a630_0, L_0x7f7bf17450a8;
L_0x557ebe7ac0e0 .functor MUXZ 32, L_0x7f7bf17450f0, v0x557ebe76aeb0_0, L_0x557ebe79bfe0, C4<>;
L_0x557ebe7ac220 .functor MUXZ 32, L_0x557ebe7ac0e0, L_0x557ebe7ad980, L_0x557ebe79beb0, C4<>;
L_0x557ebe7ac360 .functor MUXZ 32, L_0x557ebe7ac220, L_0x557ebe7ac570, L_0x557ebe79bdc0, C4<>;
S_0x557ebe792e50 .scope module, "RBMux" "Mux2x32" 3 105, 9 7 0, S_0x557ebe74e6a0;
 .timescale -13 -13;
    .port_info 0 /INPUT 1 "signal"
    .port_info 1 /INPUT 32 "in1"
    .port_info 2 /INPUT 32 "in2"
    .port_info 3 /OUTPUT 32 "out"
L_0x7f7bf1745e28 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x557ebe7b0a00 .functor XNOR 1, v0x557ebe78ed00_0, L_0x7f7bf1745e28, C4<0>, C4<0>;
L_0x7f7bf1745e70 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x557ebe7b1ad0 .functor XNOR 1, v0x557ebe78ed00_0, L_0x7f7bf1745e70, C4<0>, C4<0>;
v0x557ebe793020_0 .net/2u *"_s0", 0 0, L_0x7f7bf1745e28;  1 drivers
v0x557ebe793120_0 .net *"_s10", 31 0, L_0x557ebe7b1bd0;  1 drivers
v0x557ebe793200_0 .net *"_s2", 0 0, L_0x557ebe7b0a00;  1 drivers
v0x557ebe7932d0_0 .net/2u *"_s4", 0 0, L_0x7f7bf1745e70;  1 drivers
v0x557ebe7933b0_0 .net *"_s6", 0 0, L_0x557ebe7b1ad0;  1 drivers
L_0x7f7bf1745eb8 .functor BUFT 1, C4<xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx>, C4<0>, C4<0>, C4<0>;
v0x557ebe7934c0_0 .net *"_s8", 31 0, L_0x7f7bf1745eb8;  1 drivers
v0x557ebe7935a0_0 .net "in1", 31 0, v0x557ebe78e830_0;  alias, 1 drivers
v0x557ebe793660_0 .net "in2", 31 0, v0x557ebe78f0a0_0;  alias, 1 drivers
v0x557ebe793730_0 .net "out", 31 0, L_0x557ebe7b1d10;  alias, 1 drivers
v0x557ebe793890_0 .net "signal", 0 0, v0x557ebe78ed00_0;  alias, 1 drivers
L_0x557ebe7b1bd0 .functor MUXZ 32, L_0x7f7bf1745eb8, v0x557ebe78f0a0_0, L_0x557ebe7b1ad0, C4<>;
L_0x557ebe7b1d10 .functor MUXZ 32, L_0x557ebe7b1bd0, v0x557ebe78e830_0, L_0x557ebe7b0a00, C4<>;
S_0x557ebe7939d0 .scope module, "RF" "RegisterFile" 3 58, 17 1 0, S_0x557ebe74e6a0;
 .timescale -13 -13;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 5 "RD1"
    .port_info 3 /INPUT 5 "RD2"
    .port_info 4 /INPUT 5 "WriteReg"
    .port_info 5 /INPUT 32 "WriteData"
    .port_info 6 /INPUT 1 "RegWrite"
    .port_info 7 /OUTPUT 32 "ReadData1"
    .port_info 8 /OUTPUT 32 "ReadData2"
v0x557ebe793c80_0 .net "RD1", 4 0, L_0x557ebe7acf60;  alias, 1 drivers
v0x557ebe793df0_0 .net "RD2", 4 0, L_0x557ebe7ad000;  alias, 1 drivers
v0x557ebe793f40_0 .var "ReadData1", 31 0;
v0x557ebe793fe0_0 .var "ReadData2", 31 0;
v0x557ebe7940a0_0 .net "RegWrite", 0 0, v0x557ebe78f220_0;  alias, 1 drivers
v0x557ebe7941e0_0 .net "WriteData", 31 0, L_0x557ebe7b2150;  alias, 1 drivers
v0x557ebe7942a0_0 .net "WriteReg", 4 0, L_0x557ebe7b2590;  alias, 1 drivers
v0x557ebe7943b0_0 .net "clk", 0 0, v0x557ebe79bb40_0;  alias, 1 drivers
v0x557ebe794450 .array "memory", 31 0, 31 0;
v0x557ebe7945a0_0 .net "reset", 0 0, v0x557ebe79bc80_0;  alias, 1 drivers
S_0x557ebe7947b0 .scope module, "RegDstMux" "Mux2x5" 3 85, 9 1 0, S_0x557ebe74e6a0;
 .timescale -13 -13;
    .port_info 0 /INPUT 1 "signal"
    .port_info 1 /INPUT 5 "in1"
    .port_info 2 /INPUT 5 "in2"
    .port_info 3 /OUTPUT 5 "out"
L_0x7f7bf1745768 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x557ebe7ac610 .functor XNOR 1, v0x557ebe766800_0, L_0x7f7bf1745768, C4<0>, C4<0>;
L_0x7f7bf17457b0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x557ebe7af080 .functor XNOR 1, v0x557ebe766800_0, L_0x7f7bf17457b0, C4<0>, C4<0>;
v0x557ebe7949a0_0 .net/2u *"_s0", 0 0, L_0x7f7bf1745768;  1 drivers
v0x557ebe794aa0_0 .net *"_s10", 4 0, L_0x557ebe7af0f0;  1 drivers
v0x557ebe794b80_0 .net *"_s2", 0 0, L_0x557ebe7ac610;  1 drivers
v0x557ebe794c20_0 .net/2u *"_s4", 0 0, L_0x7f7bf17457b0;  1 drivers
v0x557ebe794d00_0 .net *"_s6", 0 0, L_0x557ebe7af080;  1 drivers
L_0x7f7bf17457f8 .functor BUFT 1, C4<xxxxx>, C4<0>, C4<0>, C4<0>;
v0x557ebe794e10_0 .net *"_s8", 4 0, L_0x7f7bf17457f8;  1 drivers
v0x557ebe794ef0_0 .net "in1", 4 0, v0x557ebe766ce0_0;  alias, 1 drivers
v0x557ebe794fb0_0 .net "in2", 4 0, v0x557ebe766210_0;  alias, 1 drivers
v0x557ebe7950c0_0 .net "out", 4 0, L_0x557ebe7af2c0;  alias, 1 drivers
v0x557ebe795210_0 .net "signal", 0 0, v0x557ebe766800_0;  alias, 1 drivers
L_0x557ebe7af0f0 .functor MUXZ 5, L_0x7f7bf17457f8, v0x557ebe766210_0, L_0x557ebe7af080, C4<>;
L_0x557ebe7af2c0 .functor MUXZ 5, L_0x557ebe7af0f0, v0x557ebe766ce0_0, L_0x557ebe7ac610, C4<>;
S_0x557ebe7952f0 .scope module, "Shift" "ShiftLeftBy2" 3 61, 5 13 0, S_0x557ebe74e6a0;
 .timescale -13 -13;
    .port_info 0 /INPUT 32 "in"
    .port_info 1 /OUTPUT 32 "out"
v0x557ebe795490_0 .net *"_s2", 29 0, L_0x557ebe7ad840;  1 drivers
L_0x7f7bf1745378 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x557ebe795590_0 .net *"_s4", 1 0, L_0x7f7bf1745378;  1 drivers
v0x557ebe795670_0 .net "in", 31 0, L_0x557ebe7ad7a0;  alias, 1 drivers
v0x557ebe795710_0 .net "out", 31 0, L_0x557ebe7ad8e0;  alias, 1 drivers
L_0x557ebe7ad840 .part L_0x557ebe7ad7a0, 0, 30;
L_0x557ebe7ad8e0 .concat [ 2 30 0 0], L_0x7f7bf1745378, L_0x557ebe7ad840;
S_0x557ebe7957f0 .scope module, "SignExtension" "SignExt" 3 60, 5 19 0, S_0x557ebe74e6a0;
 .timescale -13 -13;
    .port_info 0 /INPUT 16 "in"
    .port_info 1 /OUTPUT 32 "out"
v0x557ebe795a00_0 .net *"_s1", 0 0, L_0x557ebe7ad430;  1 drivers
v0x557ebe795b00_0 .net *"_s2", 15 0, L_0x557ebe7ad4d0;  1 drivers
v0x557ebe795be0_0 .net "in", 15 0, L_0x557ebe7ad2f0;  alias, 1 drivers
v0x557ebe795cb0_0 .net "out", 31 0, L_0x557ebe7ad7a0;  alias, 1 drivers
L_0x557ebe7ad430 .part L_0x557ebe7ad2f0, 15, 1;
LS_0x557ebe7ad4d0_0_0 .concat [ 1 1 1 1], L_0x557ebe7ad430, L_0x557ebe7ad430, L_0x557ebe7ad430, L_0x557ebe7ad430;
LS_0x557ebe7ad4d0_0_4 .concat [ 1 1 1 1], L_0x557ebe7ad430, L_0x557ebe7ad430, L_0x557ebe7ad430, L_0x557ebe7ad430;
LS_0x557ebe7ad4d0_0_8 .concat [ 1 1 1 1], L_0x557ebe7ad430, L_0x557ebe7ad430, L_0x557ebe7ad430, L_0x557ebe7ad430;
LS_0x557ebe7ad4d0_0_12 .concat [ 1 1 1 1], L_0x557ebe7ad430, L_0x557ebe7ad430, L_0x557ebe7ad430, L_0x557ebe7ad430;
L_0x557ebe7ad4d0 .concat [ 4 4 4 4], LS_0x557ebe7ad4d0_0_0, LS_0x557ebe7ad4d0_0_4, LS_0x557ebe7ad4d0_0_8, LS_0x557ebe7ad4d0_0_12;
L_0x557ebe7ad7a0 .concat [ 16 16 0 0], L_0x557ebe7ad2f0, L_0x557ebe7ad4d0;
S_0x557ebe795e00 .scope module, "StopOrNot" "StopControl" 3 51, 5 7 0, S_0x557ebe74e6a0;
 .timescale -13 -13;
    .port_info 0 /INPUT 32 "instr"
    .port_info 1 /OUTPUT 1 "stop"
v0x557ebe796090_0 .net "instr", 31 0, v0x557ebe7685b0_0;  alias, 1 drivers
v0x557ebe7961c0_0 .var "stop", 0 0;
E_0x557ebe796010 .event edge, v0x557ebe767ce0_0;
    .scope S_0x557ebe764160;
T_0 ;
    %wait E_0x557ebe7747b0;
    %load/vec4 v0x557ebe764a50_0;
    %pushi/vec4 0, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %load/vec4 v0x557ebe764a50_0;
    %load/vec4 v0x557ebe764650_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x557ebe764540_0;
    %and;
    %load/vec4 v0x557ebe764650_0;
    %pushi/vec4 0, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %load/vec4 v0x557ebe764480_0;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x557ebe764af0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x557ebe764a50_0;
    %pushi/vec4 0, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %load/vec4 v0x557ebe764a50_0;
    %load/vec4 v0x557ebe764e90_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x557ebe764df0_0;
    %and;
    %load/vec4 v0x557ebe764e90_0;
    %pushi/vec4 0, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x557ebe764af0_0, 0;
    %jmp T_0.3;
T_0.2 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x557ebe764af0_0, 0;
T_0.3 ;
T_0.1 ;
    %load/vec4 v0x557ebe764c50_0;
    %pushi/vec4 0, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %load/vec4 v0x557ebe764c50_0;
    %load/vec4 v0x557ebe764650_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x557ebe764540_0;
    %and;
    %load/vec4 v0x557ebe764650_0;
    %pushi/vec4 0, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %load/vec4 v0x557ebe764480_0;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x557ebe764d20_0, 0;
    %jmp T_0.5;
T_0.4 ;
    %load/vec4 v0x557ebe764c50_0;
    %pushi/vec4 0, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %load/vec4 v0x557ebe764c50_0;
    %load/vec4 v0x557ebe764e90_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x557ebe764df0_0;
    %and;
    %load/vec4 v0x557ebe764e90_0;
    %pushi/vec4 0, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.6, 8;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x557ebe764d20_0, 0;
    %jmp T_0.7;
T_0.6 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x557ebe764d20_0, 0;
T_0.7 ;
T_0.5 ;
    %load/vec4 v0x557ebe764740_0;
    %pushi/vec4 0, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %load/vec4 v0x557ebe764740_0;
    %load/vec4 v0x557ebe764650_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x557ebe764540_0;
    %and;
    %load/vec4 v0x557ebe764650_0;
    %pushi/vec4 0, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %load/vec4 v0x557ebe764480_0;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.8, 8;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x557ebe764800_0, 0;
    %jmp T_0.9;
T_0.8 ;
    %load/vec4 v0x557ebe764740_0;
    %pushi/vec4 0, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %load/vec4 v0x557ebe764740_0;
    %load/vec4 v0x557ebe764e90_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x557ebe764df0_0;
    %and;
    %load/vec4 v0x557ebe764e90_0;
    %pushi/vec4 0, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.10, 8;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x557ebe764800_0, 0;
    %jmp T_0.11;
T_0.10 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x557ebe764800_0, 0;
T_0.11 ;
T_0.9 ;
    %load/vec4 v0x557ebe764910_0;
    %pushi/vec4 0, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %load/vec4 v0x557ebe764910_0;
    %load/vec4 v0x557ebe764650_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x557ebe764540_0;
    %and;
    %load/vec4 v0x557ebe764650_0;
    %pushi/vec4 0, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %load/vec4 v0x557ebe764480_0;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.12, 8;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x557ebe7649b0_0, 0;
    %jmp T_0.13;
T_0.12 ;
    %load/vec4 v0x557ebe764910_0;
    %pushi/vec4 0, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %load/vec4 v0x557ebe764910_0;
    %load/vec4 v0x557ebe764e90_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x557ebe764df0_0;
    %and;
    %load/vec4 v0x557ebe764e90_0;
    %pushi/vec4 0, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.14, 8;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x557ebe7649b0_0, 0;
    %jmp T_0.15;
T_0.14 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x557ebe7649b0_0, 0;
T_0.15 ;
T_0.13 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x557ebe75ccc0;
T_1 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x557ebe75e180_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x557ebe75e020_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x557ebe75d4e0_0, 0;
    %end;
    .thread T_1;
    .scope S_0x557ebe75ccc0;
T_2 ;
    %wait E_0x557ebe61ff00;
    %load/vec4 v0x557ebe75d8b0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x557ebe75da30_0;
    %load/vec4 v0x557ebe75de80_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x557ebe75de80_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %load/vec4 v0x557ebe75da30_0;
    %load/vec4 v0x557ebe75df40_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x557ebe75e0e0_0;
    %inv;
    %and;
    %load/vec4 v0x557ebe75df40_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %or;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x557ebe75e180_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x557ebe75d4e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x557ebe75dc60_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x557ebe75e020_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x557ebe75dde0_0;
    %pushi/vec4 4, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x557ebe75dde0_0;
    %pushi/vec4 5, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x557ebe75dde0_0;
    %pushi/vec4 0, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x557ebe75dd20_0;
    %pushi/vec4 8, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %or;
    %load/vec4 v0x557ebe75d950_0;
    %load/vec4 v0x557ebe75de80_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x557ebe75d950_0;
    %load/vec4 v0x557ebe75df40_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x557ebe75e0e0_0;
    %inv;
    %and;
    %or;
    %load/vec4 v0x557ebe75db10_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x557ebe75d6e0_0;
    %load/vec4 v0x557ebe75de80_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x557ebe75d6e0_0;
    %load/vec4 v0x557ebe75df40_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x557ebe75e0e0_0;
    %inv;
    %and;
    %or;
    %load/vec4 v0x557ebe75d640_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x557ebe75d5a0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %or;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x557ebe75e180_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x557ebe75d4e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x557ebe75dc60_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x557ebe75e020_0, 0;
    %jmp T_2.3;
T_2.2 ;
    %load/vec4 v0x557ebe75dde0_0;
    %cmpi/e 2, 0, 6;
    %flag_mov 8, 4;
    %load/vec4 v0x557ebe75dde0_0;
    %cmpi/e 3, 0, 6;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x557ebe75dde0_0;
    %pushi/vec4 0, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x557ebe75dd20_0;
    %pushi/vec4 8, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %load/vec4 v0x557ebe75dde0_0;
    %pushi/vec4 4, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x557ebe75d7c0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %flag_or 8, 9;
    %load/vec4 v0x557ebe75dde0_0;
    %pushi/vec4 5, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x557ebe75d7c0_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_2.4, 9;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x557ebe75e180_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x557ebe75d4e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x557ebe75dc60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x557ebe75e020_0, 0;
    %jmp T_2.5;
T_2.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x557ebe75e180_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x557ebe75d4e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x557ebe75dc60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x557ebe75e020_0, 0;
T_2.5 ;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x557ebe791860;
T_3 ;
    %wait E_0x557ebe774710;
    %load/vec4 v0x557ebe791ae0_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz  T_3.0, 6;
    %load/vec4 v0x557ebe791df0_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_3.2, 4;
    %load/vec4 v0x557ebe791d50_0;
    %assign/vec4 v0x557ebe791c50_0, 0;
    %jmp T_3.3;
T_3.2 ;
    %pushi/vec4 4294967292, 0, 32;
    %assign/vec4 v0x557ebe791c50_0, 0;
T_3.3 ;
T_3.0 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x557ebe7681b0;
T_4 ;
    %vpi_call 13 37 "$readmemb", "test_cases/machine_code1.txt", v0x557ebe7688d0 {0 0 0};
    %end;
    .thread T_4;
    .scope S_0x557ebe7681b0;
T_5 ;
    %wait E_0x557ebe767930;
    %fork t_1, S_0x557ebe7683c0;
    %jmp t_0;
    .scope S_0x557ebe7683c0;
t_1 ;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x557ebe768750_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v0x557ebe768690_0;
    %parti/s 32, 0, 2;
    %ix/getv/s 3, v0x557ebe768f80_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x557ebe7688d0, 0, 4;
T_5.0 ;
    %load/vec4 v0x557ebe768750_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %ix/getv/s 4, v0x557ebe768ec0_0;
    %load/vec4a v0x557ebe7688d0, 4;
    %assign/vec4 v0x557ebe7685b0_0, 0;
T_5.2 ;
    %end;
    .scope S_0x557ebe7681b0;
t_0 %join;
    %jmp T_5;
    .thread T_5;
    .scope S_0x557ebe795e00;
T_6 ;
    %wait E_0x557ebe796010;
    %load/vec4 v0x557ebe796090_0;
    %cmpi/e 4294967295, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_6.0, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_6.1, 8;
T_6.0 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_6.1, 8;
 ; End of false expr.
    %blend;
T_6.1;
    %assign/vec4 v0x557ebe7961c0_0, 0;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x557ebe767760;
T_7 ;
    %wait E_0x557ebe774710;
    %load/vec4 v0x557ebe767b10_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz  T_7.0, 6;
    %load/vec4 v0x557ebe767a20_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_7.2, 4;
    %load/vec4 v0x557ebe767ec0_0;
    %assign/vec4 v0x557ebe767d80_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x557ebe767be0_0, 0;
    %jmp T_7.3;
T_7.2 ;
    %load/vec4 v0x557ebe767ec0_0;
    %assign/vec4 v0x557ebe767d80_0, 0;
    %load/vec4 v0x557ebe767ce0_0;
    %assign/vec4 v0x557ebe767be0_0, 0;
T_7.3 ;
T_7.0 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x557ebe7939d0;
T_8 ;
    %wait E_0x557ebe774710;
    %load/vec4 v0x557ebe7945a0_0;
    %cmpi/ne 0, 0, 1;
    %jmp/0xz  T_8.0, 6;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x557ebe794450, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x557ebe794450, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x557ebe794450, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x557ebe794450, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x557ebe794450, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x557ebe794450, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x557ebe794450, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x557ebe794450, 0, 4;
    %pushi/vec4 1, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x557ebe794450, 0, 4;
    %pushi/vec4 2, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x557ebe794450, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x557ebe794450, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x557ebe794450, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x557ebe794450, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x557ebe794450, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x557ebe794450, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x557ebe794450, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x557ebe794450, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x557ebe794450, 0, 4;
    %pushi/vec4 3, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x557ebe794450, 0, 4;
    %pushi/vec4 3, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x557ebe794450, 0, 4;
    %pushi/vec4 4, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x557ebe794450, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x557ebe794450, 0, 4;
    %pushi/vec4 8, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x557ebe794450, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x557ebe794450, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x557ebe794450, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x557ebe794450, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x557ebe794450, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x557ebe794450, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x557ebe794450, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x557ebe794450, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 30, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x557ebe794450, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 31, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x557ebe794450, 0, 4;
T_8.0 ;
    %delay 2, 0;
    %load/vec4 v0x557ebe7940a0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %load/vec4 v0x557ebe7941e0_0;
    %load/vec4 v0x557ebe7942a0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x557ebe794450, 0, 4;
T_8.2 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x557ebe7939d0;
T_9 ;
    %wait E_0x557ebe767930;
    %load/vec4 v0x557ebe793c80_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x557ebe794450, 4;
    %assign/vec4 v0x557ebe793f40_0, 0;
    %load/vec4 v0x557ebe793df0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x557ebe794450, 4;
    %assign/vec4 v0x557ebe793fe0_0, 0;
    %jmp T_9;
    .thread T_9;
    .scope S_0x557ebe75a0b0;
T_10 ;
    %wait E_0x557ebe61f450;
    %load/vec4 v0x557ebe75ca80_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_10.0, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x557ebe75c680_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x557ebe75c350_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x557ebe75c5c0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x557ebe75c190_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x557ebe75c4b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x557ebe75c290_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x557ebe75c740_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x557ebe75c8e0_0, 0;
T_10.0 ;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0x557ebe75a0b0;
T_11 ;
    %wait E_0x557ebe620220;
    %load/vec4 v0x557ebe75c3f0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_11.0, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x557ebe75c680_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x557ebe75c350_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x557ebe75c5c0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x557ebe75c190_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x557ebe75c4b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x557ebe75c290_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x557ebe75c740_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x557ebe75c8e0_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0x557ebe75c9a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_11.2, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_11.3, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_11.4, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_11.5, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_11.6, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_11.7, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_11.8, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_11.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 6;
    %cmp/u;
    %jmp/1 T_11.10, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_11.11, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_11.12, 6;
    %jmp T_11.13;
T_11.2 ;
    %load/vec4 v0x557ebe75c800_0;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_11.14, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_11.15, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_11.16, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_11.17, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_11.18, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_11.19, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_11.20, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_11.21, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_11.22, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_11.23, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_11.24, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_11.25, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_11.26, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_11.27, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_11.28, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_11.29, 6;
    %jmp T_11.30;
T_11.14 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x557ebe75c740_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x557ebe75c5c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x557ebe75c4b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x557ebe75c350_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x557ebe75c190_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x557ebe75c290_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x557ebe75c680_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x557ebe75c8e0_0, 0;
    %jmp T_11.30;
T_11.15 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x557ebe75c740_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x557ebe75c5c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x557ebe75c4b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x557ebe75c350_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x557ebe75c190_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x557ebe75c290_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x557ebe75c680_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x557ebe75c8e0_0, 0;
    %jmp T_11.30;
T_11.16 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x557ebe75c740_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x557ebe75c5c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x557ebe75c4b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x557ebe75c350_0, 0;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x557ebe75c190_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x557ebe75c290_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x557ebe75c680_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x557ebe75c8e0_0, 0;
    %jmp T_11.30;
T_11.17 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x557ebe75c740_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x557ebe75c5c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x557ebe75c4b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x557ebe75c350_0, 0;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x557ebe75c190_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x557ebe75c290_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x557ebe75c680_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x557ebe75c8e0_0, 0;
    %jmp T_11.30;
T_11.18 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x557ebe75c740_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x557ebe75c5c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x557ebe75c4b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x557ebe75c350_0, 0;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x557ebe75c190_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x557ebe75c290_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x557ebe75c680_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x557ebe75c8e0_0, 0;
    %jmp T_11.30;
T_11.19 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x557ebe75c740_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x557ebe75c5c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x557ebe75c4b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x557ebe75c350_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0x557ebe75c190_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x557ebe75c290_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x557ebe75c680_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x557ebe75c8e0_0, 0;
    %jmp T_11.30;
T_11.20 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x557ebe75c740_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x557ebe75c5c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x557ebe75c4b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x557ebe75c350_0, 0;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0x557ebe75c190_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x557ebe75c290_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x557ebe75c680_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x557ebe75c8e0_0, 0;
    %jmp T_11.30;
T_11.21 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x557ebe75c740_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x557ebe75c5c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x557ebe75c4b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x557ebe75c350_0, 0;
    %pushi/vec4 13, 0, 4;
    %assign/vec4 v0x557ebe75c190_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x557ebe75c290_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x557ebe75c680_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x557ebe75c8e0_0, 0;
    %jmp T_11.30;
T_11.22 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x557ebe75c740_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x557ebe75c5c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x557ebe75c4b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x557ebe75c350_0, 0;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0x557ebe75c190_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x557ebe75c290_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x557ebe75c680_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x557ebe75c8e0_0, 0;
    %jmp T_11.30;
T_11.23 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x557ebe75c740_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x557ebe75c5c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x557ebe75c4b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x557ebe75c350_0, 0;
    %pushi/vec4 10, 0, 4;
    %assign/vec4 v0x557ebe75c190_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x557ebe75c290_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x557ebe75c680_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x557ebe75c8e0_0, 0;
    %jmp T_11.30;
T_11.24 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x557ebe75c740_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x557ebe75c5c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x557ebe75c4b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x557ebe75c350_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x557ebe75c190_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x557ebe75c290_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x557ebe75c680_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x557ebe75c8e0_0, 0;
    %jmp T_11.30;
T_11.25 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x557ebe75c740_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x557ebe75c5c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x557ebe75c4b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x557ebe75c350_0, 0;
    %pushi/vec4 11, 0, 4;
    %assign/vec4 v0x557ebe75c190_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x557ebe75c290_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x557ebe75c680_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x557ebe75c8e0_0, 0;
    %jmp T_11.30;
T_11.26 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x557ebe75c740_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x557ebe75c5c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x557ebe75c4b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x557ebe75c350_0, 0;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0x557ebe75c190_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x557ebe75c290_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x557ebe75c680_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x557ebe75c8e0_0, 0;
    %jmp T_11.30;
T_11.27 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x557ebe75c740_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x557ebe75c5c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x557ebe75c4b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x557ebe75c350_0, 0;
    %pushi/vec4 12, 0, 4;
    %assign/vec4 v0x557ebe75c190_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x557ebe75c290_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x557ebe75c680_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x557ebe75c8e0_0, 0;
    %jmp T_11.30;
T_11.28 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x557ebe75c740_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x557ebe75c5c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x557ebe75c4b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x557ebe75c350_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0x557ebe75c190_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x557ebe75c290_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x557ebe75c680_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x557ebe75c8e0_0, 0;
    %jmp T_11.30;
T_11.29 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x557ebe75c740_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x557ebe75c5c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x557ebe75c4b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x557ebe75c350_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x557ebe75c190_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x557ebe75c290_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x557ebe75c680_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x557ebe75c8e0_0, 0;
    %jmp T_11.30;
T_11.30 ;
    %pop/vec4 1;
    %jmp T_11.13;
T_11.3 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x557ebe75c680_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x557ebe75c350_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x557ebe75c5c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x557ebe75c4b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x557ebe75c290_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x557ebe75c740_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x557ebe75c190_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x557ebe75c8e0_0, 0;
    %jmp T_11.13;
T_11.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x557ebe75c350_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x557ebe75c5c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x557ebe75c4b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x557ebe75c290_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x557ebe75c740_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x557ebe75c190_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x557ebe75c8e0_0, 0;
    %jmp T_11.13;
T_11.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x557ebe75c350_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x557ebe75c5c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x557ebe75c4b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x557ebe75c290_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x557ebe75c740_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x557ebe75c190_0, 0;
    %jmp T_11.13;
T_11.6 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x557ebe75c680_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x557ebe75c350_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x557ebe75c5c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x557ebe75c4b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x557ebe75c290_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x557ebe75c740_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x557ebe75c190_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x557ebe75c8e0_0, 0;
    %jmp T_11.13;
T_11.7 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x557ebe75c680_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x557ebe75c350_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x557ebe75c5c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x557ebe75c4b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x557ebe75c290_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x557ebe75c740_0, 0;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x557ebe75c190_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x557ebe75c8e0_0, 0;
    %jmp T_11.13;
T_11.8 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x557ebe75c680_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x557ebe75c350_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x557ebe75c5c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x557ebe75c4b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x557ebe75c290_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x557ebe75c740_0, 0;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0x557ebe75c190_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x557ebe75c8e0_0, 0;
    %jmp T_11.13;
T_11.9 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x557ebe75c680_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x557ebe75c350_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x557ebe75c5c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x557ebe75c4b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x557ebe75c290_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x557ebe75c740_0, 0;
    %pushi/vec4 13, 0, 4;
    %assign/vec4 v0x557ebe75c190_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x557ebe75c8e0_0, 0;
    %jmp T_11.13;
T_11.10 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x557ebe75c680_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x557ebe75c350_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x557ebe75c5c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x557ebe75c4b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x557ebe75c290_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x557ebe75c740_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0x557ebe75c190_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x557ebe75c8e0_0, 0;
    %jmp T_11.13;
T_11.11 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x557ebe75c740_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x557ebe75c5c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x557ebe75c4b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x557ebe75c350_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x557ebe75c190_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x557ebe75c290_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x557ebe75c680_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x557ebe75c8e0_0, 0;
    %jmp T_11.13;
T_11.12 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x557ebe75c740_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x557ebe75c5c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x557ebe75c4b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x557ebe75c350_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x557ebe75c190_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x557ebe75c290_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x557ebe75c680_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x557ebe75c8e0_0, 0;
    %jmp T_11.13;
T_11.13 ;
    %pop/vec4 1;
T_11.1 ;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0x557ebe769f20;
T_12 ;
    %wait E_0x557ebe76a4f0;
    %load/vec4 v0x557ebe76a710_0;
    %pushi/vec4 5, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x557ebe76a7b0_0;
    %inv;
    %and;
    %flag_set/vec4 8;
    %load/vec4 v0x557ebe76a710_0;
    %pushi/vec4 4, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x557ebe76a7b0_0;
    %and;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_12.0, 9;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x557ebe76a630_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0x557ebe76a710_0;
    %cmpi/e 2, 0, 6;
    %flag_mov 8, 4;
    %load/vec4 v0x557ebe76a710_0;
    %cmpi/e 3, 0, 6;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x557ebe76a710_0;
    %pushi/vec4 0, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x557ebe76a550_0;
    %pushi/vec4 8, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_12.2, 9;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x557ebe76a630_0, 0;
    %jmp T_12.3;
T_12.2 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x557ebe76a630_0, 0;
T_12.3 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_0x557ebe76a920;
T_13 ;
    %wait E_0x557ebe76acd0;
    %load/vec4 v0x557ebe76b060_0;
    %cmpi/e 2, 0, 6;
    %flag_mov 8, 4;
    %load/vec4 v0x557ebe76b060_0;
    %cmpi/e 3, 0, 6;
    %flag_or 4, 8;
    %jmp/0xz  T_13.0, 4;
    %load/vec4 v0x557ebe76b190_0;
    %parti/s 4, 28, 6;
    %load/vec4 v0x557ebe76af90_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 2;
    %assign/vec4 v0x557ebe76aeb0_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0x557ebe76b250_0;
    %assign/vec4 v0x557ebe76aeb0_0, 0;
T_13.1 ;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_0x557ebe765110;
T_14 ;
    %wait E_0x557ebe774710;
    %load/vec4 v0x557ebe7668a0_0;
    %assign/vec4 v0x557ebe766970_0, 0;
    %load/vec4 v0x557ebe765e90_0;
    %assign/vec4 v0x557ebe765f60_0, 0;
    %load/vec4 v0x557ebe765c60_0;
    %assign/vec4 v0x557ebe765dc0_0, 0;
    %load/vec4 v0x557ebe765790_0;
    %assign/vec4 v0x557ebe765890_0, 0;
    %load/vec4 v0x557ebe766730_0;
    %assign/vec4 v0x557ebe766800_0, 0;
    %load/vec4 v0x557ebe7655b0_0;
    %assign/vec4 v0x557ebe7656c0_0, 0;
    %load/vec4 v0x557ebe766a60_0;
    %assign/vec4 v0x557ebe766b50_0, 0;
    %load/vec4 v0x557ebe766bf0_0;
    %assign/vec4 v0x557ebe766ce0_0, 0;
    %load/vec4 v0x557ebe766170_0;
    %assign/vec4 v0x557ebe766210_0, 0;
    %load/vec4 v0x557ebe766dd0_0;
    %assign/vec4 v0x557ebe766e90_0, 0;
    %load/vec4 v0x557ebe7662e0_0;
    %assign/vec4 v0x557ebe7664c0_0, 0;
    %load/vec4 v0x557ebe766590_0;
    %assign/vec4 v0x557ebe766660_0, 0;
    %load/vec4 v0x557ebe766f50_0;
    %assign/vec4 v0x557ebe767010_0, 0;
    %load/vec4 v0x557ebe766000_0;
    %assign/vec4 v0x557ebe7660a0_0, 0;
    %load/vec4 v0x557ebe765af0_0;
    %assign/vec4 v0x557ebe765b90_0, 0;
    %load/vec4 v0x557ebe765960_0;
    %assign/vec4 v0x557ebe765a50_0, 0;
    %jmp T_14;
    .thread T_14;
    .scope S_0x557ebe714650;
T_15 ;
    %wait E_0x557ebe620490;
    %load/vec4 v0x557ebe7220b0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_15.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_15.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_15.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_15.3, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_15.4, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_15.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_15.6, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_15.7, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_15.8, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_15.9, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_15.10, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_15.11, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_15.12, 6;
    %jmp T_15.13;
T_15.0 ;
    %load/vec4 v0x557ebe76dc60_0;
    %load/vec4 v0x557ebe7195b0_0;
    %add;
    %assign/vec4 v0x557ebe650280_0, 0;
    %jmp T_15.13;
T_15.1 ;
    %load/vec4 v0x557ebe76dc60_0;
    %load/vec4 v0x557ebe7195b0_0;
    %and;
    %assign/vec4 v0x557ebe650280_0, 0;
    %jmp T_15.13;
T_15.2 ;
    %load/vec4 v0x557ebe76dc60_0;
    %load/vec4 v0x557ebe7195b0_0;
    %or;
    %assign/vec4 v0x557ebe650280_0, 0;
    %jmp T_15.13;
T_15.3 ;
    %load/vec4 v0x557ebe76dc60_0;
    %load/vec4 v0x557ebe73f490_0;
    %add;
    %assign/vec4 v0x557ebe650280_0, 0;
    %jmp T_15.13;
T_15.4 ;
    %load/vec4 v0x557ebe7195b0_0;
    %ix/getv 4, v0x557ebe759250_0;
    %shiftl 4;
    %assign/vec4 v0x557ebe650280_0, 0;
    %jmp T_15.13;
T_15.5 ;
    %load/vec4 v0x557ebe7195b0_0;
    %load/vec4 v0x557ebe76dc60_0;
    %ix/vec4 4;
    %shiftl 4;
    %assign/vec4 v0x557ebe650280_0, 0;
    %jmp T_15.13;
T_15.6 ;
    %load/vec4 v0x557ebe7195b0_0;
    %ix/getv 4, v0x557ebe759250_0;
    %shiftr 4;
    %assign/vec4 v0x557ebe650280_0, 0;
    %jmp T_15.13;
T_15.7 ;
    %load/vec4 v0x557ebe7195b0_0;
    %load/vec4 v0x557ebe76dc60_0;
    %ix/vec4 4;
    %shiftr 4;
    %assign/vec4 v0x557ebe650280_0, 0;
    %jmp T_15.13;
T_15.8 ;
    %load/vec4 v0x557ebe7195b0_0;
    %ix/getv 4, v0x557ebe759250_0;
    %shiftr/s 4;
    %assign/vec4 v0x557ebe650280_0, 0;
    %jmp T_15.13;
T_15.9 ;
    %load/vec4 v0x557ebe7195b0_0;
    %load/vec4 v0x557ebe76dc60_0;
    %ix/vec4 4;
    %shiftr/s 4;
    %assign/vec4 v0x557ebe650280_0, 0;
    %jmp T_15.13;
T_15.10 ;
    %load/vec4 v0x557ebe76dc60_0;
    %load/vec4 v0x557ebe7195b0_0;
    %cmp/s;
    %jmp/0xz  T_15.14, 5;
    %pushi/vec4 1, 0, 32;
    %assign/vec4 v0x557ebe650280_0, 0;
    %jmp T_15.15;
T_15.14 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x557ebe650280_0, 0;
T_15.15 ;
    %jmp T_15.13;
T_15.11 ;
    %load/vec4 v0x557ebe76dc60_0;
    %load/vec4 v0x557ebe7195b0_0;
    %or;
    %inv;
    %assign/vec4 v0x557ebe650280_0, 0;
    %jmp T_15.13;
T_15.12 ;
    %load/vec4 v0x557ebe76dc60_0;
    %load/vec4 v0x557ebe7195b0_0;
    %xor;
    %assign/vec4 v0x557ebe650280_0, 0;
    %jmp T_15.13;
T_15.13 ;
    %pop/vec4 1;
    %jmp T_15;
    .thread T_15, $push;
    .scope S_0x557ebe75e440;
T_16 ;
    %wait E_0x557ebe774710;
    %load/vec4 v0x557ebe75f420_0;
    %assign/vec4 v0x557ebe75f4f0_0, 0;
    %load/vec4 v0x557ebe75f2b0_0;
    %assign/vec4 v0x557ebe75f350_0, 0;
    %load/vec4 v0x557ebe75f130_0;
    %assign/vec4 v0x557ebe75f1f0_0, 0;
    %load/vec4 v0x557ebe75f5c0_0;
    %assign/vec4 v0x557ebe75f660_0, 0;
    %load/vec4 v0x557ebe75e870_0;
    %assign/vec4 v0x557ebe75ecf0_0, 0;
    %load/vec4 v0x557ebe75ebc0_0;
    %assign/vec4 v0x557ebe75f050_0, 0;
    %load/vec4 v0x557ebe75ea10_0;
    %assign/vec4 v0x557ebe75eeb0_0, 0;
    %load/vec4 v0x557ebe75eae0_0;
    %assign/vec4 v0x557ebe75ef70_0, 0;
    %load/vec4 v0x557ebe75e950_0;
    %assign/vec4 v0x557ebe75edd0_0, 0;
    %jmp T_16;
    .thread T_16;
    .scope S_0x557ebe78f8c0;
T_17 ;
    %pushi/vec4 0, 0, 16384;
    %store/vec4 v0x557ebe790fe0_0, 0, 16384;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x557ebe790f00_0, 0, 32;
T_17.0 ;
    %load/vec4 v0x557ebe790f00_0;
    %cmpi/s 512, 0, 32;
    %jmp/0xz T_17.1, 5;
    %load/vec4 v0x557ebe790fe0_0;
    %load/vec4 v0x557ebe790f00_0;
    %muli 32, 0, 32;
    %part/s 32;
    %pushi/vec4 511, 0, 34;
    %load/vec4 v0x557ebe790f00_0;
    %pad/s 34;
    %sub;
    %ix/vec4/s 4;
    %store/vec4a v0x557ebe78fdd0, 4, 0;
    %load/vec4 v0x557ebe790f00_0;
    %addi 1, 0, 32;
    %store/vec4 v0x557ebe790f00_0, 0, 32;
    %jmp T_17.0;
T_17.1 ;
    %end;
    .thread T_17;
    .scope S_0x557ebe78f8c0;
T_18 ;
    %wait E_0x557ebe767930;
    %fork t_3, S_0x557ebe78fb20;
    %jmp t_2;
    .scope S_0x557ebe78fb20;
t_3 ;
    %load/vec4 v0x557ebe790910_0;
    %load/vec4 v0x557ebe78ff60_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %load/vec4 v0x557ebe790e20_0;
    %parti/s 32, 0, 2;
    %ix/getv/s 3, v0x557ebe791180_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x557ebe78fdd0, 0, 4;
T_18.0 ;
    %load/vec4 v0x557ebe78ff60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.2, 8;
    %ix/getv/s 4, v0x557ebe7910c0_0;
    %load/vec4a v0x557ebe78fdd0, 4;
    %assign/vec4 v0x557ebe78fcc0_0, 0;
T_18.2 ;
    %end;
    .scope S_0x557ebe78f8c0;
t_2 %join;
    %jmp T_18;
    .thread T_18;
    .scope S_0x557ebe78e3a0;
T_19 ;
    %wait E_0x557ebe774710;
    %load/vec4 v0x557ebe78f180_0;
    %assign/vec4 v0x557ebe78f220_0, 0;
    %load/vec4 v0x557ebe78ec60_0;
    %assign/vec4 v0x557ebe78ed00_0, 0;
    %load/vec4 v0x557ebe78f2f0_0;
    %assign/vec4 v0x557ebe78f390_0, 0;
    %load/vec4 v0x557ebe78efe0_0;
    %assign/vec4 v0x557ebe78f0a0_0, 0;
    %load/vec4 v0x557ebe78e750_0;
    %assign/vec4 v0x557ebe78e830_0, 0;
    %load/vec4 v0x557ebe78e910_0;
    %assign/vec4 v0x557ebe78e9e0_0, 0;
    %load/vec4 v0x557ebe78ebc0_0;
    %assign/vec4 v0x557ebe78eef0_0, 0;
    %load/vec4 v0x557ebe78ead0_0;
    %assign/vec4 v0x557ebe78eda0_0, 0;
    %jmp T_19;
    .thread T_19;
    .scope S_0x557ebe74d250;
T_20 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557ebe79bb40_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x557ebe79bc80_0, 0, 1;
    %delay 10, 0;
    %load/vec4 v0x557ebe79bb40_0;
    %inv;
    %store/vec4 v0x557ebe79bb40_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557ebe79bc80_0, 0, 1;
T_20.0 ;
    %load/vec4 v0x557ebe79ac40_0;
    %cmpi/ne 4294967295, 0, 32;
    %jmp/0xz T_20.1, 6;
    %delay 10, 0;
    %load/vec4 v0x557ebe79bb40_0;
    %inv;
    %store/vec4 v0x557ebe79bb40_0, 0, 1;
    %jmp T_20.0;
T_20.1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x557ebe79bbe0_0, 0, 32;
T_20.2 ;
    %load/vec4 v0x557ebe79bbe0_0;
    %cmpi/s 512, 0, 32;
    %jmp/0xz T_20.3, 5;
    %vpi_call 2 20 "$display", "%b", &A<v0x557ebe78fdd0, v0x557ebe79bbe0_0 > {0 0 0};
    %load/vec4 v0x557ebe79bbe0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x557ebe79bbe0_0, 0, 32;
    %jmp T_20.2;
T_20.3 ;
    %vpi_call 2 22 "$finish" {0 0 0};
    %end;
    .thread T_20;
# The file index is used to find the file name in the following table.
:file_names 18;
    "N/A";
    "<interactive>";
    "CPU_test.v";
    "./CPU.v";
    "./ALU.v";
    "./utils.v";
    "./ctrl.v";
    "./hazard_detection.v";
    "./ex_mem_reg.v";
    "./mux.v";
    "./forward.v";
    "./id_ex_reg.v";
    "./if_id_reg.v";
    "./InstructionRAM.v";
    "./mem_wb_reg.v";
    "./MainMemory.v";
    "./pc_reg.v";
    "./registerfile.v";
