set_property IOSTANDARD LVCMOS33 [get_ports {ring[3]}]
set_property IOSTANDARD LVCMOS33 [get_ports {ring[2]}]
set_property IOSTANDARD LVCMOS33 [get_ports {ring[1]}]
set_property IOSTANDARD LVCMOS33 [get_ports {ring[0]}]
set_property IOSTANDARD LVCMOS33 [get_ports {SSD[6]}]
set_property IOSTANDARD LVCMOS33 [get_ports {SSD[5]}]
set_property IOSTANDARD LVCMOS33 [get_ports {SSD[4]}]
set_property IOSTANDARD LVCMOS33 [get_ports {SSD[3]}]
set_property IOSTANDARD LVCMOS33 [get_ports {SSD[2]}]
set_property IOSTANDARD LVCMOS33 [get_ports {SSD[1]}]
set_property IOSTANDARD LVCMOS33 [get_ports {SSD[0]}]
set_property PACKAGE_PIN W4 [get_ports {ring[3]}]
set_property PACKAGE_PIN V4 [get_ports {ring[2]}]
set_property PACKAGE_PIN U4 [get_ports {ring[1]}]
set_property PACKAGE_PIN U2 [get_ports {ring[0]}]
set_property PACKAGE_PIN W7 [get_ports {SSD[6]}]
set_property PACKAGE_PIN W6 [get_ports {SSD[5]}]
set_property PACKAGE_PIN U8 [get_ports {SSD[4]}]
set_property PACKAGE_PIN V8 [get_ports {SSD[3]}]
set_property PACKAGE_PIN U5 [get_ports {SSD[2]}]
set_property PACKAGE_PIN V5 [get_ports {SSD[1]}]
set_property PACKAGE_PIN U7 [get_ports {SSD[0]}]
set_property IOSTANDARD LVCMOS33 [get_ports clock]
set_property IOSTANDARD LVCMOS33 [get_ports clk]
set_property PACKAGE_PIN W5 [get_ports clock]
set_property PACKAGE_PIN U18 [get_ports clk]
set_property IOSTANDARD LVCMOS33 [get_ports PCorReg]
set_property IOSTANDARD LVCMOS33 [get_ports SW1]
set_property IOSTANDARD LVCMOS33 [get_ports SW2]
set_property IOSTANDARD LVCMOS33 [get_ports SW3]
set_property IOSTANDARD LVCMOS33 [get_ports SW4]
set_property IOSTANDARD LVCMOS33 [get_ports SW5]
set_property PACKAGE_PIN V17 [get_ports PCorReg]
set_property PACKAGE_PIN V16 [get_ports SW1]
set_property PACKAGE_PIN W16 [get_ports SW2]
set_property PACKAGE_PIN W17 [get_ports SW3]
set_property PACKAGE_PIN W15 [get_ports SW4]
set_property PACKAGE_PIN V15 [get_ports SW5]
set_property	CLOCK_DEDICATED_ROUTE FALSE [get_nets clk_IBUF]