rx_data_in[4] i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/g_rx_data[4].i_rx_data/i_rx_data_iddr/D 1.625ns
rx_data_in[1] i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/g_rx_data[1].i_rx_data/i_rx_data_iddr/D 1.621ns
rx_data_in[5] i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/g_rx_data[5].i_rx_data/i_rx_data_iddr/D 1.619ns
rx_data_in[0] i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/g_rx_data[0].i_rx_data/i_rx_data_iddr/D 1.615ns
rx_data_in[3] i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/g_rx_data[3].i_rx_data/i_rx_data_iddr/D 1.607ns
rx_data_in[2] i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/g_rx_data[2].i_rx_data/i_rx_data_iddr/D 1.599ns
rx_data_in[10] i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/g_rx_data[10].i_rx_data/i_rx_data_iddr/D 1.595ns
rx_frame_in i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_rx_frame/i_rx_data_iddr/D 1.594ns
rx_data_in[11] i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/g_rx_data[11].i_rx_data/i_rx_data_iddr/D 1.594ns
rx_data_in[9] i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/g_rx_data[9].i_rx_data/i_rx_data_iddr/D 1.586ns
rx_data_in[8] i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/g_rx_data[8].i_rx_data/i_rx_data_iddr/D 1.583ns
rx_data_in[7] i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/g_rx_data[7].i_rx_data/i_rx_data_iddr/D 1.575ns
rx_data_in[6] i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/g_rx_data[6].i_rx_data/i_rx_data_iddr/D 1.569ns
rx_clk_in i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/g_rx_data[2].i_rx_data/i_rx_data_iddr/C 4.436ns
rx_clk_in i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/g_rx_data[3].i_rx_data/i_rx_data_iddr/C 4.436ns
rx_clk_in i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/g_rx_data[8].i_rx_data/i_rx_data_iddr/C 4.436ns
rx_clk_in i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/g_rx_data[9].i_rx_data/i_rx_data_iddr/C 4.436ns
rx_clk_in i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/g_rx_data[6].i_rx_data/i_rx_data_iddr/C 4.433ns
rx_clk_in i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/g_rx_data[7].i_rx_data/i_rx_data_iddr/C 4.433ns
rx_clk_in i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/g_rx_data[0].i_rx_data/i_rx_data_iddr/C 4.431ns
rx_clk_in i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/g_rx_data[10].i_rx_data/i_rx_data_iddr/C 4.431ns
rx_clk_in i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/g_rx_data[11].i_rx_data/i_rx_data_iddr/C 4.431ns
rx_clk_in i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/g_rx_data[1].i_rx_data/i_rx_data_iddr/C 4.431ns
rx_clk_in i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/g_rx_data[4].i_rx_data/i_rx_data_iddr/C 4.428ns
rx_clk_in i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/g_rx_data[5].i_rx_data/i_rx_data_iddr/C 4.428ns
rx_clk_in i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_rx_frame/i_rx_data_iddr/C 4.422ns

Details:

Slack:                    inf
  Source:                 rx_data_in[4]
                            (input port)
  Destination:            i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/g_rx_data[4].i_rx_data/i_rx_data_iddr/D
                            (rising edge-triggered cell IDDR clocked by rx_clk  {rise@0.000ns fall@8.135ns period=16.270ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.625ns  (logic 1.625ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Clock Path Skew:        3.908ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.908ns = ( 12.043 - 8.135 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W20                                               0.000     0.000 r  rx_data_in[4] (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/g_rx_data[4].i_rx_data/rx_data_in[0]
    W20                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/g_rx_data[4].i_rx_data/i_rx_data_ibuf/O
                         net (fo=1, routed)           0.000     0.946    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/g_rx_data[4].i_rx_data/rx_data_ibuf_s
    IDELAY_X1Y67         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.679     1.625 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/g_rx_data[4].i_rx_data/i_rx_data_idelay/DATAOUT
                         net (fo=1, routed)           0.000     1.625    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/g_rx_data[4].i_rx_data/rx_data_idelay_s
    ILOGIC_X1Y67         IDDR                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/g_rx_data[4].i_rx_data/i_rx_data_iddr/D
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk fall edge)     8.135     8.135 f  
    N20                                               0.000     8.135 f  rx_clk_in (IN)
                         net (fo=0)                   0.000     8.135    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in
    N20                  IBUF (Prop_ibuf_I_O)         0.741     8.876 f  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.701    10.577    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    10.654 f  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=29355, routed)       1.389    12.043    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/g_rx_data[4].i_rx_data/clk
    ILOGIC_X1Y67         IDDR                                         f  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/g_rx_data[4].i_rx_data/i_rx_data_iddr/C

Slack:                    inf
  Source:                 rx_data_in[1]
                            (input port)
  Destination:            i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/g_rx_data[1].i_rx_data/i_rx_data_iddr/D
                            (rising edge-triggered cell IDDR clocked by rx_clk  {rise@0.000ns fall@8.135ns period=16.270ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.621ns  (logic 1.621ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Clock Path Skew:        3.911ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.911ns = ( 12.046 - 8.135 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y18                                               0.000     0.000 r  rx_data_in[1] (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/g_rx_data[1].i_rx_data/rx_data_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         0.942     0.942 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/g_rx_data[1].i_rx_data/i_rx_data_ibuf/O
                         net (fo=1, routed)           0.000     0.942    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/g_rx_data[1].i_rx_data/rx_data_ibuf_s
    IDELAY_X1Y66         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.679     1.621 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/g_rx_data[1].i_rx_data/i_rx_data_idelay/DATAOUT
                         net (fo=1, routed)           0.000     1.621    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/g_rx_data[1].i_rx_data/rx_data_idelay_s
    ILOGIC_X1Y66         IDDR                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/g_rx_data[1].i_rx_data/i_rx_data_iddr/D
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk fall edge)     8.135     8.135 f  
    N20                                               0.000     8.135 f  rx_clk_in (IN)
                         net (fo=0)                   0.000     8.135    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in
    N20                  IBUF (Prop_ibuf_I_O)         0.741     8.876 f  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.701    10.577    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    10.654 f  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=29355, routed)       1.392    12.046    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/g_rx_data[1].i_rx_data/clk
    ILOGIC_X1Y66         IDDR                                         f  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/g_rx_data[1].i_rx_data/i_rx_data_iddr/C

Slack:                    inf
  Source:                 rx_data_in[5]
                            (input port)
  Destination:            i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/g_rx_data[5].i_rx_data/i_rx_data_iddr/D
                            (rising edge-triggered cell IDDR clocked by rx_clk  {rise@0.000ns fall@8.135ns period=16.270ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.619ns  (logic 1.619ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Clock Path Skew:        3.908ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.908ns = ( 12.043 - 8.135 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V20                                               0.000     0.000 r  rx_data_in[5] (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/g_rx_data[5].i_rx_data/rx_data_in[0]
    V20                  IBUF (Prop_ibuf_I_O)         0.940     0.940 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/g_rx_data[5].i_rx_data/i_rx_data_ibuf/O
                         net (fo=1, routed)           0.000     0.940    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/g_rx_data[5].i_rx_data/rx_data_ibuf_s
    IDELAY_X1Y68         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.679     1.619 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/g_rx_data[5].i_rx_data/i_rx_data_idelay/DATAOUT
                         net (fo=1, routed)           0.000     1.619    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/g_rx_data[5].i_rx_data/rx_data_idelay_s
    ILOGIC_X1Y68         IDDR                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/g_rx_data[5].i_rx_data/i_rx_data_iddr/D
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk fall edge)     8.135     8.135 f  
    N20                                               0.000     8.135 f  rx_clk_in (IN)
                         net (fo=0)                   0.000     8.135    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in
    N20                  IBUF (Prop_ibuf_I_O)         0.741     8.876 f  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.701    10.577    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    10.654 f  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=29355, routed)       1.389    12.043    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/g_rx_data[5].i_rx_data/clk
    ILOGIC_X1Y68         IDDR                                         f  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/g_rx_data[5].i_rx_data/i_rx_data_iddr/C

Slack:                    inf
  Source:                 rx_data_in[0]
                            (input port)
  Destination:            i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/g_rx_data[0].i_rx_data/i_rx_data_iddr/D
                            (rising edge-triggered cell IDDR clocked by rx_clk  {rise@0.000ns fall@8.135ns period=16.270ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.615ns  (logic 1.615ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Clock Path Skew:        3.911ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.911ns = ( 12.046 - 8.135 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y19                                               0.000     0.000 r  rx_data_in[0] (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/g_rx_data[0].i_rx_data/rx_data_in[0]
    Y19                  IBUF (Prop_ibuf_I_O)         0.936     0.936 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/g_rx_data[0].i_rx_data/i_rx_data_ibuf/O
                         net (fo=1, routed)           0.000     0.936    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/g_rx_data[0].i_rx_data/rx_data_ibuf_s
    IDELAY_X1Y65         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.679     1.615 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/g_rx_data[0].i_rx_data/i_rx_data_idelay/DATAOUT
                         net (fo=1, routed)           0.000     1.615    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/g_rx_data[0].i_rx_data/rx_data_idelay_s
    ILOGIC_X1Y65         IDDR                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/g_rx_data[0].i_rx_data/i_rx_data_iddr/D
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk fall edge)     8.135     8.135 f  
    N20                                               0.000     8.135 f  rx_clk_in (IN)
                         net (fo=0)                   0.000     8.135    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in
    N20                  IBUF (Prop_ibuf_I_O)         0.741     8.876 f  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.701    10.577    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    10.654 f  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=29355, routed)       1.392    12.046    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/g_rx_data[0].i_rx_data/clk
    ILOGIC_X1Y65         IDDR                                         f  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/g_rx_data[0].i_rx_data/i_rx_data_iddr/C

Slack:                    inf
  Source:                 rx_data_in[3]
                            (input port)
  Destination:            i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/g_rx_data[3].i_rx_data/i_rx_data_iddr/D
                            (rising edge-triggered cell IDDR clocked by rx_clk  {rise@0.000ns fall@8.135ns period=16.270ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.607ns  (logic 1.607ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Clock Path Skew:        3.915ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.915ns = ( 12.050 - 8.135 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  rx_data_in[3] (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/g_rx_data[3].i_rx_data/rx_data_in[0]
    V17                  IBUF (Prop_ibuf_I_O)         0.928     0.928 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/g_rx_data[3].i_rx_data/i_rx_data_ibuf/O
                         net (fo=1, routed)           0.000     0.928    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/g_rx_data[3].i_rx_data/rx_data_ibuf_s
    IDELAY_X1Y58         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.679     1.607 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/g_rx_data[3].i_rx_data/i_rx_data_idelay/DATAOUT
                         net (fo=1, routed)           0.000     1.607    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/g_rx_data[3].i_rx_data/rx_data_idelay_s
    ILOGIC_X1Y58         IDDR                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/g_rx_data[3].i_rx_data/i_rx_data_iddr/D
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk fall edge)     8.135     8.135 f  
    N20                                               0.000     8.135 f  rx_clk_in (IN)
                         net (fo=0)                   0.000     8.135    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in
    N20                  IBUF (Prop_ibuf_I_O)         0.741     8.876 f  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.701    10.577    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    10.654 f  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=29355, routed)       1.396    12.050    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/g_rx_data[3].i_rx_data/clk
    ILOGIC_X1Y58         IDDR                                         f  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/g_rx_data[3].i_rx_data/i_rx_data_iddr/C

Slack:                    inf
  Source:                 rx_data_in[2]
                            (input port)
  Destination:            i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/g_rx_data[2].i_rx_data/i_rx_data_iddr/D
                            (rising edge-triggered cell IDDR clocked by rx_clk  {rise@0.000ns fall@8.135ns period=16.270ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.599ns  (logic 1.599ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Clock Path Skew:        3.915ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.915ns = ( 12.050 - 8.135 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V18                                               0.000     0.000 r  rx_data_in[2] (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/g_rx_data[2].i_rx_data/rx_data_in[0]
    V18                  IBUF (Prop_ibuf_I_O)         0.920     0.920 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/g_rx_data[2].i_rx_data/i_rx_data_ibuf/O
                         net (fo=1, routed)           0.000     0.920    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/g_rx_data[2].i_rx_data/rx_data_ibuf_s
    IDELAY_X1Y57         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.679     1.599 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/g_rx_data[2].i_rx_data/i_rx_data_idelay/DATAOUT
                         net (fo=1, routed)           0.000     1.599    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/g_rx_data[2].i_rx_data/rx_data_idelay_s
    ILOGIC_X1Y57         IDDR                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/g_rx_data[2].i_rx_data/i_rx_data_iddr/D
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk fall edge)     8.135     8.135 f  
    N20                                               0.000     8.135 f  rx_clk_in (IN)
                         net (fo=0)                   0.000     8.135    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in
    N20                  IBUF (Prop_ibuf_I_O)         0.741     8.876 f  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.701    10.577    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    10.654 f  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=29355, routed)       1.396    12.050    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/g_rx_data[2].i_rx_data/clk
    ILOGIC_X1Y57         IDDR                                         f  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/g_rx_data[2].i_rx_data/i_rx_data_iddr/C

Slack:                    inf
  Source:                 rx_data_in[10]
                            (input port)
  Destination:            i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/g_rx_data[10].i_rx_data/i_rx_data_iddr/D
                            (rising edge-triggered cell IDDR clocked by rx_clk  {rise@0.000ns fall@8.135ns period=16.270ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.595ns  (logic 1.595ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Clock Path Skew:        3.911ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.911ns = ( 12.046 - 8.135 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  rx_data_in[10] (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/g_rx_data[10].i_rx_data/rx_data_in[0]
    W16                  IBUF (Prop_ibuf_I_O)         0.916     0.916 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/g_rx_data[10].i_rx_data/i_rx_data_ibuf/O
                         net (fo=1, routed)           0.000     0.916    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/g_rx_data[10].i_rx_data/rx_data_ibuf_s
    IDELAY_X1Y63         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.679     1.595 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/g_rx_data[10].i_rx_data/i_rx_data_idelay/DATAOUT
                         net (fo=1, routed)           0.000     1.595    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/g_rx_data[10].i_rx_data/rx_data_idelay_s
    ILOGIC_X1Y63         IDDR                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/g_rx_data[10].i_rx_data/i_rx_data_iddr/D
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk fall edge)     8.135     8.135 f  
    N20                                               0.000     8.135 f  rx_clk_in (IN)
                         net (fo=0)                   0.000     8.135    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in
    N20                  IBUF (Prop_ibuf_I_O)         0.741     8.876 f  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.701    10.577    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    10.654 f  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=29355, routed)       1.392    12.046    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/g_rx_data[10].i_rx_data/clk
    ILOGIC_X1Y63         IDDR                                         f  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/g_rx_data[10].i_rx_data/i_rx_data_iddr/C

Slack:                    inf
  Source:                 rx_frame_in
                            (input port)
  Destination:            i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_rx_frame/i_rx_data_iddr/D
                            (rising edge-triggered cell IDDR clocked by rx_clk  {rise@0.000ns fall@8.135ns period=16.270ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.594ns  (logic 1.594ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Clock Path Skew:        3.903ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.903ns = ( 12.038 - 8.135 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  rx_frame_in (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_rx_frame/rx_frame_in
    U18                  IBUF (Prop_ibuf_I_O)         0.915     0.915 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_rx_frame/i_rx_data_ibuf/O
                         net (fo=1, routed)           0.000     0.915    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_rx_frame/rx_data_ibuf_s
    IDELAY_X1Y76         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.679     1.594 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_rx_frame/i_rx_data_idelay/DATAOUT
                         net (fo=1, routed)           0.000     1.594    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_rx_frame/rx_data_idelay_s
    ILOGIC_X1Y76         IDDR                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_rx_frame/i_rx_data_iddr/D
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk fall edge)     8.135     8.135 f  
    N20                                               0.000     8.135 f  rx_clk_in (IN)
                         net (fo=0)                   0.000     8.135    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in
    N20                  IBUF (Prop_ibuf_I_O)         0.741     8.876 f  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.701    10.577    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    10.654 f  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=29355, routed)       1.384    12.038    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_rx_frame/clk
    ILOGIC_X1Y76         IDDR                                         f  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_rx_frame/i_rx_data_iddr/C

Slack:                    inf
  Source:                 rx_data_in[11]
                            (input port)
  Destination:            i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/g_rx_data[11].i_rx_data/i_rx_data_iddr/D
                            (rising edge-triggered cell IDDR clocked by rx_clk  {rise@0.000ns fall@8.135ns period=16.270ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.594ns  (logic 1.594ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Clock Path Skew:        3.911ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.911ns = ( 12.046 - 8.135 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  rx_data_in[11] (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/g_rx_data[11].i_rx_data/rx_data_in[0]
    V16                  IBUF (Prop_ibuf_I_O)         0.915     0.915 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/g_rx_data[11].i_rx_data/i_rx_data_ibuf/O
                         net (fo=1, routed)           0.000     0.915    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/g_rx_data[11].i_rx_data/rx_data_ibuf_s
    IDELAY_X1Y64         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.679     1.594 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/g_rx_data[11].i_rx_data/i_rx_data_idelay/DATAOUT
                         net (fo=1, routed)           0.000     1.594    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/g_rx_data[11].i_rx_data/rx_data_idelay_s
    ILOGIC_X1Y64         IDDR                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/g_rx_data[11].i_rx_data/i_rx_data_iddr/D
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk fall edge)     8.135     8.135 f  
    N20                                               0.000     8.135 f  rx_clk_in (IN)
                         net (fo=0)                   0.000     8.135    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in
    N20                  IBUF (Prop_ibuf_I_O)         0.741     8.876 f  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.701    10.577    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    10.654 f  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=29355, routed)       1.392    12.046    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/g_rx_data[11].i_rx_data/clk
    ILOGIC_X1Y64         IDDR                                         f  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/g_rx_data[11].i_rx_data/i_rx_data_iddr/C

Slack:                    inf
  Source:                 rx_data_in[9]
                            (input port)
  Destination:            i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/g_rx_data[9].i_rx_data/i_rx_data_iddr/D
                            (rising edge-triggered cell IDDR clocked by rx_clk  {rise@0.000ns fall@8.135ns period=16.270ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.586ns  (logic 1.586ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Clock Path Skew:        3.915ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.915ns = ( 12.050 - 8.135 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W18                                               0.000     0.000 r  rx_data_in[9] (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/g_rx_data[9].i_rx_data/rx_data_in[0]
    W18                  IBUF (Prop_ibuf_I_O)         0.907     0.907 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/g_rx_data[9].i_rx_data/i_rx_data_ibuf/O
                         net (fo=1, routed)           0.000     0.907    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/g_rx_data[9].i_rx_data/rx_data_ibuf_s
    IDELAY_X1Y56         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.679     1.586 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/g_rx_data[9].i_rx_data/i_rx_data_idelay/DATAOUT
                         net (fo=1, routed)           0.000     1.586    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/g_rx_data[9].i_rx_data/rx_data_idelay_s
    ILOGIC_X1Y56         IDDR                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/g_rx_data[9].i_rx_data/i_rx_data_iddr/D
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk fall edge)     8.135     8.135 f  
    N20                                               0.000     8.135 f  rx_clk_in (IN)
                         net (fo=0)                   0.000     8.135    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in
    N20                  IBUF (Prop_ibuf_I_O)         0.741     8.876 f  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.701    10.577    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    10.654 f  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=29355, routed)       1.396    12.050    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/g_rx_data[9].i_rx_data/clk
    ILOGIC_X1Y56         IDDR                                         f  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/g_rx_data[9].i_rx_data/i_rx_data_iddr/C

Slack:                    inf
  Source:                 rx_data_in[8]
                            (input port)
  Destination:            i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/g_rx_data[8].i_rx_data/i_rx_data_iddr/D
                            (rising edge-triggered cell IDDR clocked by rx_clk  {rise@0.000ns fall@8.135ns period=16.270ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.583ns  (logic 1.583ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Clock Path Skew:        3.915ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.915ns = ( 12.050 - 8.135 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 r  rx_data_in[8] (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/g_rx_data[8].i_rx_data/rx_data_in[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.904     0.904 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/g_rx_data[8].i_rx_data/i_rx_data_ibuf/O
                         net (fo=1, routed)           0.000     0.904    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/g_rx_data[8].i_rx_data/rx_data_ibuf_s
    IDELAY_X1Y55         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.679     1.583 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/g_rx_data[8].i_rx_data/i_rx_data_idelay/DATAOUT
                         net (fo=1, routed)           0.000     1.583    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/g_rx_data[8].i_rx_data/rx_data_idelay_s
    ILOGIC_X1Y55         IDDR                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/g_rx_data[8].i_rx_data/i_rx_data_iddr/D
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk fall edge)     8.135     8.135 f  
    N20                                               0.000     8.135 f  rx_clk_in (IN)
                         net (fo=0)                   0.000     8.135    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in
    N20                  IBUF (Prop_ibuf_I_O)         0.741     8.876 f  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.701    10.577    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    10.654 f  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=29355, routed)       1.396    12.050    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/g_rx_data[8].i_rx_data/clk
    ILOGIC_X1Y55         IDDR                                         f  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/g_rx_data[8].i_rx_data/i_rx_data_iddr/C

Slack:                    inf
  Source:                 rx_data_in[7]
                            (input port)
  Destination:            i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/g_rx_data[7].i_rx_data/i_rx_data_iddr/D
                            (rising edge-triggered cell IDDR clocked by rx_clk  {rise@0.000ns fall@8.135ns period=16.270ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.575ns  (logic 1.575ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Clock Path Skew:        3.913ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.913ns = ( 12.048 - 8.135 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R16                                               0.000     0.000 r  rx_data_in[7] (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/g_rx_data[7].i_rx_data/rx_data_in[0]
    R16                  IBUF (Prop_ibuf_I_O)         0.896     0.896 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/g_rx_data[7].i_rx_data/i_rx_data_ibuf/O
                         net (fo=1, routed)           0.000     0.896    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/g_rx_data[7].i_rx_data/rx_data_ibuf_s
    IDELAY_X1Y62         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.679     1.575 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/g_rx_data[7].i_rx_data/i_rx_data_idelay/DATAOUT
                         net (fo=1, routed)           0.000     1.575    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/g_rx_data[7].i_rx_data/rx_data_idelay_s
    ILOGIC_X1Y62         IDDR                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/g_rx_data[7].i_rx_data/i_rx_data_iddr/D
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk fall edge)     8.135     8.135 f  
    N20                                               0.000     8.135 f  rx_clk_in (IN)
                         net (fo=0)                   0.000     8.135    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in
    N20                  IBUF (Prop_ibuf_I_O)         0.741     8.876 f  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.701    10.577    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    10.654 f  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=29355, routed)       1.394    12.048    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/g_rx_data[7].i_rx_data/clk
    ILOGIC_X1Y62         IDDR                                         f  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/g_rx_data[7].i_rx_data/i_rx_data_iddr/C

Slack:                    inf
  Source:                 rx_data_in[6]
                            (input port)
  Destination:            i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/g_rx_data[6].i_rx_data/i_rx_data_iddr/D
                            (rising edge-triggered cell IDDR clocked by rx_clk  {rise@0.000ns fall@8.135ns period=16.270ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.569ns  (logic 1.569ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Clock Path Skew:        3.913ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.913ns = ( 12.048 - 8.135 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R17                                               0.000     0.000 r  rx_data_in[6] (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/g_rx_data[6].i_rx_data/rx_data_in[0]
    R17                  IBUF (Prop_ibuf_I_O)         0.890     0.890 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/g_rx_data[6].i_rx_data/i_rx_data_ibuf/O
                         net (fo=1, routed)           0.000     0.890    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/g_rx_data[6].i_rx_data/rx_data_ibuf_s
    IDELAY_X1Y61         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.679     1.569 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/g_rx_data[6].i_rx_data/i_rx_data_idelay/DATAOUT
                         net (fo=1, routed)           0.000     1.569    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/g_rx_data[6].i_rx_data/rx_data_idelay_s
    ILOGIC_X1Y61         IDDR                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/g_rx_data[6].i_rx_data/i_rx_data_iddr/D
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk fall edge)     8.135     8.135 f  
    N20                                               0.000     8.135 f  rx_clk_in (IN)
                         net (fo=0)                   0.000     8.135    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in
    N20                  IBUF (Prop_ibuf_I_O)         0.741     8.876 f  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.701    10.577    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    10.654 f  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=29355, routed)       1.394    12.048    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/g_rx_data[6].i_rx_data/clk
    ILOGIC_X1Y61         IDDR                                         f  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/g_rx_data[6].i_rx_data/i_rx_data_iddr/C

Slack:                    inf
  Source:                 rx_clk_in
                            (clock source 'rx_clk'  {rise@0.000ns fall@8.135ns period=16.270ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/g_rx_data[2].i_rx_data/i_rx_data_iddr/C
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.436ns  (logic 0.957ns (21.567%)  route 3.479ns (78.433%))
  Logic Levels:           2  (BUFG=1 IBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk fall edge)     8.135     8.135 f  
    N20                                               0.000     8.135 f  rx_clk_in (IN)
                         net (fo=0)                   0.000     8.135    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in
    N20                  IBUF (Prop_ibuf_I_O)         0.872     9.007 f  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.873    10.880    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    10.965 f  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=29355, routed)       1.606    12.571    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/g_rx_data[2].i_rx_data/clk
    ILOGIC_X1Y57         IDDR                                         f  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/g_rx_data[2].i_rx_data/i_rx_data_iddr/C
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rx_clk_in
                            (clock source 'rx_clk'  {rise@0.000ns fall@8.135ns period=16.270ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/g_rx_data[3].i_rx_data/i_rx_data_iddr/C
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.436ns  (logic 0.957ns (21.567%)  route 3.479ns (78.433%))
  Logic Levels:           2  (BUFG=1 IBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk fall edge)     8.135     8.135 f  
    N20                                               0.000     8.135 f  rx_clk_in (IN)
                         net (fo=0)                   0.000     8.135    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in
    N20                  IBUF (Prop_ibuf_I_O)         0.872     9.007 f  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.873    10.880    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    10.965 f  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=29355, routed)       1.606    12.571    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/g_rx_data[3].i_rx_data/clk
    ILOGIC_X1Y58         IDDR                                         f  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/g_rx_data[3].i_rx_data/i_rx_data_iddr/C
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rx_clk_in
                            (clock source 'rx_clk'  {rise@0.000ns fall@8.135ns period=16.270ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/g_rx_data[8].i_rx_data/i_rx_data_iddr/C
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.436ns  (logic 0.957ns (21.567%)  route 3.479ns (78.433%))
  Logic Levels:           2  (BUFG=1 IBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk fall edge)     8.135     8.135 f  
    N20                                               0.000     8.135 f  rx_clk_in (IN)
                         net (fo=0)                   0.000     8.135    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in
    N20                  IBUF (Prop_ibuf_I_O)         0.872     9.007 f  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.873    10.880    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    10.965 f  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=29355, routed)       1.606    12.571    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/g_rx_data[8].i_rx_data/clk
    ILOGIC_X1Y55         IDDR                                         f  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/g_rx_data[8].i_rx_data/i_rx_data_iddr/C
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rx_clk_in
                            (clock source 'rx_clk'  {rise@0.000ns fall@8.135ns period=16.270ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/g_rx_data[9].i_rx_data/i_rx_data_iddr/C
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.436ns  (logic 0.957ns (21.567%)  route 3.479ns (78.433%))
  Logic Levels:           2  (BUFG=1 IBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk fall edge)     8.135     8.135 f  
    N20                                               0.000     8.135 f  rx_clk_in (IN)
                         net (fo=0)                   0.000     8.135    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in
    N20                  IBUF (Prop_ibuf_I_O)         0.872     9.007 f  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.873    10.880    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    10.965 f  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=29355, routed)       1.606    12.571    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/g_rx_data[9].i_rx_data/clk
    ILOGIC_X1Y56         IDDR                                         f  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/g_rx_data[9].i_rx_data/i_rx_data_iddr/C
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rx_clk_in
                            (clock source 'rx_clk'  {rise@0.000ns fall@8.135ns period=16.270ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/g_rx_data[6].i_rx_data/i_rx_data_iddr/C
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.433ns  (logic 0.957ns (21.582%)  route 3.476ns (78.418%))
  Logic Levels:           2  (BUFG=1 IBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk fall edge)     8.135     8.135 f  
    N20                                               0.000     8.135 f  rx_clk_in (IN)
                         net (fo=0)                   0.000     8.135    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in
    N20                  IBUF (Prop_ibuf_I_O)         0.872     9.007 f  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.873    10.880    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    10.965 f  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=29355, routed)       1.603    12.568    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/g_rx_data[6].i_rx_data/clk
    ILOGIC_X1Y61         IDDR                                         f  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/g_rx_data[6].i_rx_data/i_rx_data_iddr/C
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rx_clk_in
                            (clock source 'rx_clk'  {rise@0.000ns fall@8.135ns period=16.270ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/g_rx_data[7].i_rx_data/i_rx_data_iddr/C
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.433ns  (logic 0.957ns (21.582%)  route 3.476ns (78.418%))
  Logic Levels:           2  (BUFG=1 IBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk fall edge)     8.135     8.135 f  
    N20                                               0.000     8.135 f  rx_clk_in (IN)
                         net (fo=0)                   0.000     8.135    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in
    N20                  IBUF (Prop_ibuf_I_O)         0.872     9.007 f  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.873    10.880    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    10.965 f  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=29355, routed)       1.603    12.568    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/g_rx_data[7].i_rx_data/clk
    ILOGIC_X1Y62         IDDR                                         f  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/g_rx_data[7].i_rx_data/i_rx_data_iddr/C
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rx_clk_in
                            (clock source 'rx_clk'  {rise@0.000ns fall@8.135ns period=16.270ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/g_rx_data[0].i_rx_data/i_rx_data_iddr/C
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.431ns  (logic 0.957ns (21.591%)  route 3.474ns (78.409%))
  Logic Levels:           2  (BUFG=1 IBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk fall edge)     8.135     8.135 f  
    N20                                               0.000     8.135 f  rx_clk_in (IN)
                         net (fo=0)                   0.000     8.135    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in
    N20                  IBUF (Prop_ibuf_I_O)         0.872     9.007 f  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.873    10.880    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    10.965 f  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=29355, routed)       1.601    12.566    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/g_rx_data[0].i_rx_data/clk
    ILOGIC_X1Y65         IDDR                                         f  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/g_rx_data[0].i_rx_data/i_rx_data_iddr/C
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rx_clk_in
                            (clock source 'rx_clk'  {rise@0.000ns fall@8.135ns period=16.270ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/g_rx_data[10].i_rx_data/i_rx_data_iddr/C
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.431ns  (logic 0.957ns (21.591%)  route 3.474ns (78.409%))
  Logic Levels:           2  (BUFG=1 IBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk fall edge)     8.135     8.135 f  
    N20                                               0.000     8.135 f  rx_clk_in (IN)
                         net (fo=0)                   0.000     8.135    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in
    N20                  IBUF (Prop_ibuf_I_O)         0.872     9.007 f  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.873    10.880    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    10.965 f  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=29355, routed)       1.601    12.566    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/g_rx_data[10].i_rx_data/clk
    ILOGIC_X1Y63         IDDR                                         f  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/g_rx_data[10].i_rx_data/i_rx_data_iddr/C
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rx_clk_in
                            (clock source 'rx_clk'  {rise@0.000ns fall@8.135ns period=16.270ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/g_rx_data[11].i_rx_data/i_rx_data_iddr/C
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.431ns  (logic 0.957ns (21.591%)  route 3.474ns (78.409%))
  Logic Levels:           2  (BUFG=1 IBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk fall edge)     8.135     8.135 f  
    N20                                               0.000     8.135 f  rx_clk_in (IN)
                         net (fo=0)                   0.000     8.135    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in
    N20                  IBUF (Prop_ibuf_I_O)         0.872     9.007 f  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.873    10.880    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    10.965 f  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=29355, routed)       1.601    12.566    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/g_rx_data[11].i_rx_data/clk
    ILOGIC_X1Y64         IDDR                                         f  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/g_rx_data[11].i_rx_data/i_rx_data_iddr/C
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rx_clk_in
                            (clock source 'rx_clk'  {rise@0.000ns fall@8.135ns period=16.270ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/g_rx_data[1].i_rx_data/i_rx_data_iddr/C
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.431ns  (logic 0.957ns (21.591%)  route 3.474ns (78.409%))
  Logic Levels:           2  (BUFG=1 IBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk fall edge)     8.135     8.135 f  
    N20                                               0.000     8.135 f  rx_clk_in (IN)
                         net (fo=0)                   0.000     8.135    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in
    N20                  IBUF (Prop_ibuf_I_O)         0.872     9.007 f  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.873    10.880    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    10.965 f  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=29355, routed)       1.601    12.566    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/g_rx_data[1].i_rx_data/clk
    ILOGIC_X1Y66         IDDR                                         f  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/g_rx_data[1].i_rx_data/i_rx_data_iddr/C
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rx_clk_in
                            (clock source 'rx_clk'  {rise@0.000ns fall@8.135ns period=16.270ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/g_rx_data[4].i_rx_data/i_rx_data_iddr/C
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.428ns  (logic 0.957ns (21.606%)  route 3.471ns (78.394%))
  Logic Levels:           2  (BUFG=1 IBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk fall edge)     8.135     8.135 f  
    N20                                               0.000     8.135 f  rx_clk_in (IN)
                         net (fo=0)                   0.000     8.135    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in
    N20                  IBUF (Prop_ibuf_I_O)         0.872     9.007 f  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.873    10.880    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    10.965 f  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=29355, routed)       1.598    12.563    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/g_rx_data[4].i_rx_data/clk
    ILOGIC_X1Y67         IDDR                                         f  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/g_rx_data[4].i_rx_data/i_rx_data_iddr/C
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rx_clk_in
                            (clock source 'rx_clk'  {rise@0.000ns fall@8.135ns period=16.270ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/g_rx_data[5].i_rx_data/i_rx_data_iddr/C
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.428ns  (logic 0.957ns (21.606%)  route 3.471ns (78.394%))
  Logic Levels:           2  (BUFG=1 IBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk fall edge)     8.135     8.135 f  
    N20                                               0.000     8.135 f  rx_clk_in (IN)
                         net (fo=0)                   0.000     8.135    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in
    N20                  IBUF (Prop_ibuf_I_O)         0.872     9.007 f  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.873    10.880    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    10.965 f  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=29355, routed)       1.598    12.563    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/g_rx_data[5].i_rx_data/clk
    ILOGIC_X1Y68         IDDR                                         f  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/g_rx_data[5].i_rx_data/i_rx_data_iddr/C
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rx_clk_in
                            (clock source 'rx_clk'  {rise@0.000ns fall@8.135ns period=16.270ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_rx_frame/i_rx_data_iddr/C
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.422ns  (logic 0.957ns (21.635%)  route 3.465ns (78.365%))
  Logic Levels:           2  (BUFG=1 IBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk fall edge)     8.135     8.135 f  
    N20                                               0.000     8.135 f  rx_clk_in (IN)
                         net (fo=0)                   0.000     8.135    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in
    N20                  IBUF (Prop_ibuf_I_O)         0.872     9.007 f  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.873    10.880    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    10.965 f  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=29355, routed)       1.592    12.557    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_rx_frame/clk
    ILOGIC_X1Y76         IDDR                                         f  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_rx_frame/i_rx_data_iddr/C
  -------------------------------------------------------------------    -------------------





