"save_and_restore_offset: %u\n"	,	L_24
header_version_major	,	V_5
"jt_offset: %u\n"	,	L_20
data	,	V_39
gfx_firmware_header_v1_0	,	V_23
ucode_version	,	V_9
smc_hdr	,	V_21
"Unknown SMC ucode version: %u.%u\n"	,	L_17
"avail_scratch_ram_locations: %u\n"	,	L_26
"Unknown GFX ucode version: %u.%u\n"	,	L_22
"header_version_minor: %u\n"	,	L_4
ip_version_minor	,	V_8
"master_pkt_description_offset: %u\n"	,	L_27
radeon_ucode_validate	,	F_12
crc32	,	V_12
radeon_ucode_print_rlc_hdr	,	F_10
"jt_size: %u\n"	,	L_21
"clear_state_descriptor_offset: %u\n"	,	L_25
"ip_version_minor: %u\n"	,	L_6
clear_state_descriptor_offset	,	V_31
ip_version_major	,	V_7
"ip_version_major: %u\n"	,	L_5
save_and_restore_offset	,	V_30
"io_debug_array_offset_bytes: %u\n"	,	L_13
jt_offset	,	V_26
version_major	,	V_13
ucode_start_addr	,	V_22
version_minor	,	V_14
uint16_t	,	T_1
radeon_ucode_print_gfx_hdr	,	F_9
radeon_ucode_print_common_hdr	,	F_1
header_version_minor	,	V_6
DRM_ERROR	,	F_7
size	,	V_40
radeon_ucode_print_mc_hdr	,	F_5
header	,	V_17
"SMC\n"	,	L_15
avail_scratch_ram_locations	,	V_32
"crc32: 0x%08x\n"	,	L_10
"ucode_version: 0x%08x\n"	,	L_7
"Unknown RLC ucode version: %u.%u\n"	,	L_28
"Unknown MC ucode version: %u.%u\n"	,	L_14
size_bytes	,	V_3
"GFX\n"	,	L_18
sdma_hdr	,	V_35
gfx_hdr	,	V_24
mc_firmware_header_v1_0	,	V_15
smc_firmware_header_v1_0	,	V_20
io_debug_array_offset_bytes	,	V_19
"ucode_feature_version: %u\n"	,	L_19
rlc_hdr	,	V_29
fw	,	V_38
ucode_change_version	,	V_36
ucode_array_offset_bytes	,	V_11
io_debug_size_bytes	,	V_18
le32_to_cpu	,	F_3
"header_size_bytes: %u\n"	,	L_2
rlc_firmware_header_v1_0	,	V_28
radeon_ucode_print_smc_hdr	,	F_8
"RLC\n"	,	L_23
"SDMA\n"	,	L_29
"Unknown SDMA ucode version: %u.%u\n"	,	L_31
le16_to_cpu	,	F_4
firmware	,	V_37
sdma_firmware_header_v1_0	,	V_34
jt_size	,	V_27
ucode_feature_version	,	V_25
"header_version_major: %u\n"	,	L_3
common_firmware_header	,	V_1
ucode_size_bytes	,	V_10
mc_hdr	,	V_16
master_pkt_description_offset	,	V_33
"io_debug_size_bytes: %u\n"	,	L_12
EINVAL	,	V_41
header_size_bytes	,	V_4
"ucode_size_bytes: %u\n"	,	L_8
container_of	,	F_6
"size_bytes: %u\n"	,	L_1
"ucode_change_version: %u\n"	,	L_30
hdr	,	V_2
"MC\n"	,	L_11
"ucode_start_addr: %u\n"	,	L_16
radeon_ucode_print_sdma_hdr	,	F_11
DRM_DEBUG	,	F_2
"ucode_array_offset_bytes: %u\n"	,	L_9
