-- ==============================================================
-- Generated by Vitis HLS v2025.1
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity unet_pvm_top_forward_17 is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_continue : IN STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    s_ssm_out_din : OUT STD_LOGIC_VECTOR (575 downto 0);
    s_ssm_out_full_n : IN STD_LOGIC;
    s_ssm_out_write : OUT STD_LOGIC;
    s_ssm_out_num_data_valid : IN STD_LOGIC_VECTOR (31 downto 0);
    s_ssm_out_fifo_cap : IN STD_LOGIC_VECTOR (31 downto 0);
    s_params_fwd_dout : IN STD_LOGIC_VECTOR (2303 downto 0);
    s_params_fwd_empty_n : IN STD_LOGIC;
    s_params_fwd_read : OUT STD_LOGIC;
    s_params_fwd_num_data_valid : IN STD_LOGIC_VECTOR (4 downto 0);
    s_params_fwd_fifo_cap : IN STD_LOGIC_VECTOR (4 downto 0);
    forward_int_stream_S6Params_0_stream_PixelVec_0_state_i : IN STD_LOGIC_VECTOR (17 downto 0);
    forward_int_stream_S6Params_0_stream_PixelVec_0_state_o : OUT STD_LOGIC_VECTOR (17 downto 0);
    forward_int_stream_S6Params_0_stream_PixelVec_0_state_o_ap_vld : OUT STD_LOGIC;
    forward_int_stream_S6Params_0_stream_PixelVec_0_state_25_i : IN STD_LOGIC_VECTOR (17 downto 0);
    forward_int_stream_S6Params_0_stream_PixelVec_0_state_25_o : OUT STD_LOGIC_VECTOR (17 downto 0);
    forward_int_stream_S6Params_0_stream_PixelVec_0_state_25_o_ap_vld : OUT STD_LOGIC;
    forward_int_stream_S6Params_0_stream_PixelVec_0_state_26_i : IN STD_LOGIC_VECTOR (17 downto 0);
    forward_int_stream_S6Params_0_stream_PixelVec_0_state_26_o : OUT STD_LOGIC_VECTOR (17 downto 0);
    forward_int_stream_S6Params_0_stream_PixelVec_0_state_26_o_ap_vld : OUT STD_LOGIC;
    forward_int_stream_S6Params_0_stream_PixelVec_0_state_27_i : IN STD_LOGIC_VECTOR (17 downto 0);
    forward_int_stream_S6Params_0_stream_PixelVec_0_state_27_o : OUT STD_LOGIC_VECTOR (17 downto 0);
    forward_int_stream_S6Params_0_stream_PixelVec_0_state_27_o_ap_vld : OUT STD_LOGIC;
    forward_int_stream_S6Params_0_stream_PixelVec_0_state_28_i : IN STD_LOGIC_VECTOR (17 downto 0);
    forward_int_stream_S6Params_0_stream_PixelVec_0_state_28_o : OUT STD_LOGIC_VECTOR (17 downto 0);
    forward_int_stream_S6Params_0_stream_PixelVec_0_state_28_o_ap_vld : OUT STD_LOGIC;
    forward_int_stream_S6Params_0_stream_PixelVec_0_state_29_i : IN STD_LOGIC_VECTOR (17 downto 0);
    forward_int_stream_S6Params_0_stream_PixelVec_0_state_29_o : OUT STD_LOGIC_VECTOR (17 downto 0);
    forward_int_stream_S6Params_0_stream_PixelVec_0_state_29_o_ap_vld : OUT STD_LOGIC;
    forward_int_stream_S6Params_0_stream_PixelVec_0_state_30_i : IN STD_LOGIC_VECTOR (17 downto 0);
    forward_int_stream_S6Params_0_stream_PixelVec_0_state_30_o : OUT STD_LOGIC_VECTOR (17 downto 0);
    forward_int_stream_S6Params_0_stream_PixelVec_0_state_30_o_ap_vld : OUT STD_LOGIC;
    forward_int_stream_S6Params_0_stream_PixelVec_0_state_31_i : IN STD_LOGIC_VECTOR (17 downto 0);
    forward_int_stream_S6Params_0_stream_PixelVec_0_state_31_o : OUT STD_LOGIC_VECTOR (17 downto 0);
    forward_int_stream_S6Params_0_stream_PixelVec_0_state_31_o_ap_vld : OUT STD_LOGIC );
end;


architecture behav of unet_pvm_top_forward_17 is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    constant ap_ST_fsm_pp0_stage1 : STD_LOGIC_VECTOR (1 downto 0) := "10";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv18_0 : STD_LOGIC_VECTOR (17 downto 0) := "000000000000000000";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv3_1 : STD_LOGIC_VECTOR (2 downto 0) := "001";
    constant ap_const_lv3_2 : STD_LOGIC_VECTOR (2 downto 0) := "010";
    constant ap_const_lv3_3 : STD_LOGIC_VECTOR (2 downto 0) := "011";
    constant ap_const_lv3_4 : STD_LOGIC_VECTOR (2 downto 0) := "100";
    constant ap_const_lv3_5 : STD_LOGIC_VECTOR (2 downto 0) := "101";
    constant ap_const_lv3_6 : STD_LOGIC_VECTOR (2 downto 0) := "110";
    constant ap_const_lv3_7 : STD_LOGIC_VECTOR (2 downto 0) := "111";
    constant ap_const_lv6_0 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    constant ap_const_lv10_0 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    constant ap_const_lv5_8 : STD_LOGIC_VECTOR (4 downto 0) := "01000";
    constant ap_const_lv5_9 : STD_LOGIC_VECTOR (4 downto 0) := "01001";
    constant ap_const_lv5_A : STD_LOGIC_VECTOR (4 downto 0) := "01010";
    constant ap_const_lv5_B : STD_LOGIC_VECTOR (4 downto 0) := "01011";
    constant ap_const_lv5_C : STD_LOGIC_VECTOR (4 downto 0) := "01100";
    constant ap_const_lv5_D : STD_LOGIC_VECTOR (4 downto 0) := "01101";
    constant ap_const_lv5_E : STD_LOGIC_VECTOR (4 downto 0) := "01110";
    constant ap_const_lv5_F : STD_LOGIC_VECTOR (4 downto 0) := "01111";
    constant ap_const_lv5_10 : STD_LOGIC_VECTOR (4 downto 0) := "10000";
    constant ap_const_lv5_11 : STD_LOGIC_VECTOR (4 downto 0) := "10001";
    constant ap_const_lv5_12 : STD_LOGIC_VECTOR (4 downto 0) := "10010";
    constant ap_const_lv5_13 : STD_LOGIC_VECTOR (4 downto 0) := "10011";
    constant ap_const_lv5_14 : STD_LOGIC_VECTOR (4 downto 0) := "10100";
    constant ap_const_lv5_15 : STD_LOGIC_VECTOR (4 downto 0) := "10101";
    constant ap_const_lv5_16 : STD_LOGIC_VECTOR (4 downto 0) := "10110";
    constant ap_const_lv5_17 : STD_LOGIC_VECTOR (4 downto 0) := "10111";
    constant ap_const_lv5_18 : STD_LOGIC_VECTOR (4 downto 0) := "11000";
    constant ap_const_lv5_19 : STD_LOGIC_VECTOR (4 downto 0) := "11001";
    constant ap_const_lv5_1A : STD_LOGIC_VECTOR (4 downto 0) := "11010";
    constant ap_const_lv5_1B : STD_LOGIC_VECTOR (4 downto 0) := "11011";
    constant ap_const_lv5_1C : STD_LOGIC_VECTOR (4 downto 0) := "11100";
    constant ap_const_lv5_1D : STD_LOGIC_VECTOR (4 downto 0) := "11101";
    constant ap_const_lv5_1E : STD_LOGIC_VECTOR (4 downto 0) := "11110";
    constant ap_const_lv10_200 : STD_LOGIC_VECTOR (9 downto 0) := "1000000000";
    constant ap_const_lv10_1 : STD_LOGIC_VECTOR (9 downto 0) := "0000000001";
    constant ap_const_lv6_20 : STD_LOGIC_VECTOR (5 downto 0) := "100000";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_12 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010010";
    constant ap_const_lv32_23 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100011";
    constant ap_const_lv32_24 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100100";
    constant ap_const_lv32_35 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110101";
    constant ap_const_lv32_36 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110110";
    constant ap_const_lv32_47 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001000111";
    constant ap_const_lv32_48 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001001000";
    constant ap_const_lv32_59 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001011001";
    constant ap_const_lv32_5A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001011010";
    constant ap_const_lv32_6B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001101011";
    constant ap_const_lv32_6C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001101100";
    constant ap_const_lv32_7D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001111101";
    constant ap_const_lv32_7E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001111110";
    constant ap_const_lv32_8F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010001111";
    constant ap_const_lv32_240 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000001001000000";
    constant ap_const_lv32_251 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000001001010001";
    constant ap_const_lv32_252 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000001001010010";
    constant ap_const_lv32_263 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000001001100011";
    constant ap_const_lv32_264 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000001001100100";
    constant ap_const_lv32_275 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000001001110101";
    constant ap_const_lv32_276 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000001001110110";
    constant ap_const_lv32_287 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000001010000111";
    constant ap_const_lv32_288 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000001010001000";
    constant ap_const_lv32_299 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000001010011001";
    constant ap_const_lv32_29A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000001010011010";
    constant ap_const_lv32_2AB : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000001010101011";
    constant ap_const_lv32_2AC : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000001010101100";
    constant ap_const_lv32_2BD : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000001010111101";
    constant ap_const_lv32_2BE : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000001010111110";
    constant ap_const_lv32_2CF : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000001011001111";
    constant ap_const_lv32_480 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000010010000000";
    constant ap_const_lv32_491 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000010010010001";
    constant ap_const_lv32_492 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000010010010010";
    constant ap_const_lv32_4A3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000010010100011";
    constant ap_const_lv32_4A4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000010010100100";
    constant ap_const_lv32_4B5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000010010110101";
    constant ap_const_lv32_4B6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000010010110110";
    constant ap_const_lv32_4C7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000010011000111";
    constant ap_const_lv32_4C8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000010011001000";
    constant ap_const_lv32_4D9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000010011011001";
    constant ap_const_lv32_4DA : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000010011011010";
    constant ap_const_lv32_4EB : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000010011101011";
    constant ap_const_lv32_4EC : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000010011101100";
    constant ap_const_lv32_4FD : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000010011111101";
    constant ap_const_lv32_4FE : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000010011111110";
    constant ap_const_lv32_50F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000010100001111";
    constant ap_const_lv32_6C0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000011011000000";
    constant ap_const_lv32_6D1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000011011010001";
    constant ap_const_lv32_6D2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000011011010010";
    constant ap_const_lv32_6E3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000011011100011";
    constant ap_const_lv32_6E4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000011011100100";
    constant ap_const_lv32_6F5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000011011110101";
    constant ap_const_lv32_6F6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000011011110110";
    constant ap_const_lv32_707 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000011100000111";
    constant ap_const_lv32_708 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000011100001000";
    constant ap_const_lv32_719 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000011100011001";
    constant ap_const_lv32_71A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000011100011010";
    constant ap_const_lv32_72B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000011100101011";
    constant ap_const_lv32_72C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000011100101100";
    constant ap_const_lv32_73D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000011100111101";
    constant ap_const_lv32_73E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000011100111110";
    constant ap_const_lv32_74F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000011101001111";
    constant ap_const_lv6_1 : STD_LOGIC_VECTOR (5 downto 0) := "000001";
    constant ap_const_lv32_11 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010001";
    constant ap_const_lv18_2000 : STD_LOGIC_VECTOR (17 downto 0) := "000010000000000000";
    constant ap_const_lv32_10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010000";
    constant ap_const_lv18_1 : STD_LOGIC_VECTOR (17 downto 0) := "000000000000000001";
    constant ap_const_lv18_1FFFF : STD_LOGIC_VECTOR (17 downto 0) := "011111111111111111";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv32_E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001110";
    constant ap_const_lv32_B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001011";
    constant ap_const_lv18_20000 : STD_LOGIC_VECTOR (17 downto 0) := "100000000000000000";
    constant ap_const_lv5_1 : STD_LOGIC_VECTOR (4 downto 0) := "00001";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_1C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011100";
    constant ap_const_lv32_1B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011011";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_lv18_400 : STD_LOGIC_VECTOR (17 downto 0) := "000000010000000000";
    constant ap_const_lv32_34 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110100";
    constant ap_const_lv32_14 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010100";
    constant ap_const_lv32_25 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100101";
    constant ap_const_lv32_13 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010011";
    constant ap_const_lv32_26 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100110";
    constant ap_const_lv32_27 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100111";
    constant ap_const_lv14_3FFF : STD_LOGIC_VECTOR (13 downto 0) := "11111111111111";
    constant ap_const_lv15_7FFF : STD_LOGIC_VECTOR (14 downto 0) := "111111111111111";
    constant ap_const_lv15_0 : STD_LOGIC_VECTOR (14 downto 0) := "000000000000000";
    constant ap_const_lv32_1D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011101";
    constant ap_const_lv7_7F : STD_LOGIC_VECTOR (6 downto 0) := "1111111";
    constant ap_const_lv8_FF : STD_LOGIC_VECTOR (7 downto 0) := "11111111";
    constant ap_const_lv8_0 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (1 downto 0) := "01";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter3 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter4 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter5 : STD_LOGIC := '0';
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_CS_fsm_pp0_stage1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage1 : signal is "none";
    signal icmp_ln21_reg_3408 : STD_LOGIC_VECTOR (0 downto 0);
    signal first_iter_0_reg_3417 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_predicate_op154_read_state2 : BOOLEAN;
    signal ap_block_state2_pp0_stage1_iter0_grp1 : BOOLEAN;
    signal ap_enable_reg_pp0_iter0_reg : STD_LOGIC := '0';
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_block_pp0_stage1_subdone : BOOLEAN;
    signal ap_condition_exit_pp0_iter0_stage1 : STD_LOGIC;
    signal ap_loop_exit_ready : STD_LOGIC;
    signal ap_ready_int : STD_LOGIC;
    signal ap_condition_exit_pp0_iter0_stage1_pp0_iter1_reg : STD_LOGIC;
    signal ap_block_pp0_stage1_11001 : BOOLEAN;
    signal ap_block_state1_pp0_stage0_iter0 : BOOLEAN;
    signal icmp_ln28_2_reg_3439 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln28_2_reg_3439_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_state11_pp0_stage0_iter5_grp2 : BOOLEAN;
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal icmp_ln21_reg_3408_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_condition_exit_pp0_iter4_stage0 : STD_LOGIC;
    signal ap_idle_pp0_0to3 : STD_LOGIC;
    signal ap_condition_exit_pp0_iter0_stage1_pp0_iter2_reg : STD_LOGIC;
    signal ap_loop_exit_ready_delayed : STD_LOGIC;
    signal exp_lut_approx_ap_fixed_18_8_0_0_0_lut_values3_q0 : STD_LOGIC_VECTOR (10 downto 0);
    signal exp_lut_approx_ap_fixed_18_8_0_0_0_lut_values_2_q0 : STD_LOGIC_VECTOR (9 downto 0);
    signal s_params_fwd_blk_n : STD_LOGIC;
    signal ap_block_pp0_stage1_grp1 : BOOLEAN;
    signal s_ssm_out_blk_n : STD_LOGIC;
    signal ap_block_pp0_stage0_grp2 : BOOLEAN;
    signal ap_block_pp0_stage0_11001_grp0 : BOOLEAN;
    signal ap_block_pp0_stage0_subdone_grp0_done_reg : BOOLEAN := false;
    signal ap_block_pp0_stage0_subdone_grp0 : BOOLEAN;
    signal icmp_ln21_fu_764_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal icmp_ln21_reg_3408_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln21_reg_3408_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln21_fu_785_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal select_ln21_reg_3412 : STD_LOGIC_VECTOR (5 downto 0);
    signal first_iter_0_fu_793_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln28_fu_799_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal trunc_ln28_reg_3421 : STD_LOGIC_VECTOR (4 downto 0);
    signal trunc_ln28_reg_3421_pp0_iter1_reg : STD_LOGIC_VECTOR (4 downto 0);
    signal trunc_ln28_reg_3421_pp0_iter2_reg : STD_LOGIC_VECTOR (4 downto 0);
    signal trunc_ln28_reg_3421_pp0_iter3_reg : STD_LOGIC_VECTOR (4 downto 0);
    signal trunc_ln28_3_fu_803_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal trunc_ln28_3_reg_3425 : STD_LOGIC_VECTOR (2 downto 0);
    signal trunc_ln28_3_reg_3425_pp0_iter1_reg : STD_LOGIC_VECTOR (2 downto 0);
    signal trunc_ln28_3_reg_3425_pp0_iter2_reg : STD_LOGIC_VECTOR (2 downto 0);
    signal trunc_ln28_3_reg_3425_pp0_iter3_reg : STD_LOGIC_VECTOR (2 downto 0);
    signal trunc_ln28_3_reg_3425_pp0_iter4_reg : STD_LOGIC_VECTOR (2 downto 0);
    signal icmp_ln31_fu_817_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln31_reg_3435 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln31_reg_3435_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln31_reg_3435_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln31_reg_3435_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln31_reg_3435_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln28_2_fu_1357_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_pp0_stage1_11001_grp0 : BOOLEAN;
    signal ap_block_pp0_stage1_subdone_grp0_done_reg : BOOLEAN := false;
    signal ap_block_pp0_stage1_subdone_grp0 : BOOLEAN;
    signal icmp_ln28_2_reg_3439_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln28_2_reg_3439_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln28_2_reg_3439_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_540_reg_3443 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_540_reg_3443_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln20_fu_1502_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln20_reg_3450 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln20_reg_3450_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_542_reg_3456 : STD_LOGIC_VECTOR (0 downto 0);
    signal frac_2_fu_1658_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal frac_2_reg_3462 : STD_LOGIC_VECTOR (17 downto 0);
    signal frac_2_reg_3462_pp0_iter2_reg : STD_LOGIC_VECTOR (17 downto 0);
    signal lshr_ln4_reg_3477 : STD_LOGIC_VECTOR (3 downto 0);
    signal mul_ln41_3_fu_1690_p2 : STD_LOGIC_VECTOR (35 downto 0);
    signal mul_ln41_3_reg_3482 : STD_LOGIC_VECTOR (35 downto 0);
    signal c_fu_1761_p19 : STD_LOGIC_VECTOR (17 downto 0);
    signal c_reg_3487 : STD_LOGIC_VECTOR (17 downto 0);
    signal c_reg_3487_pp0_iter2_reg : STD_LOGIC_VECTOR (17 downto 0);
    signal c_reg_3487_pp0_iter3_reg : STD_LOGIC_VECTOR (17 downto 0);
    signal y0_fu_1843_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal y0_reg_3492 : STD_LOGIC_VECTOR (10 downto 0);
    signal mul_ln41_4_fu_699_p2 : STD_LOGIC_VECTOR (51 downto 0);
    signal mul_ln41_4_reg_3508 : STD_LOGIC_VECTOR (51 downto 0);
    signal mul_ln41_4_reg_3508_pp0_iter2_reg : STD_LOGIC_VECTOR (51 downto 0);
    signal y1_fu_1868_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal y1_reg_3513 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_546_reg_3518 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln33_4_reg_3525 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp_547_reg_3530 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_548_reg_3535 : STD_LOGIC_VECTOR (0 downto 0);
    signal mul_ln41_fu_2178_p2 : STD_LOGIC_VECTOR (35 downto 0);
    signal mul_ln41_reg_3541 : STD_LOGIC_VECTOR (35 downto 0);
    signal next_state_4_fu_2410_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal next_state_4_reg_3546 : STD_LOGIC_VECTOR (17 downto 0);
    signal add_ln46_fu_2636_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal add_ln46_reg_3551 : STD_LOGIC_VECTOR (17 downto 0);
    signal and_ln46_8_fu_2756_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln46_8_reg_3556 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln46_2_fu_2786_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln46_2_reg_3561 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln26_fu_1558_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage0_grp0 : BOOLEAN;
    signal zext_ln31_fu_1850_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage1_grp0 : BOOLEAN;
    signal ap_loop_init : STD_LOGIC;
    signal ap_block_pp0_stage0_subdone_grp0_done_reg_iter0 : BOOLEAN := false;
    signal d_fu_380 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    signal add_ln28_fu_1352_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_sig_allocacmp_d_load : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal indvar_flatten_fu_384 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    signal add_ln21_fu_770_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_sig_allocacmp_indvar_flatten_load : STD_LOGIC_VECTOR (9 downto 0);
    signal out_vec_fu_388 : STD_LOGIC_VECTOR (17 downto 0) := "000000000000000000";
    signal out_vec_96_fu_2799_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal out_vec_65_fu_392 : STD_LOGIC_VECTOR (17 downto 0) := "000000000000000000";
    signal out_vec_66_fu_396 : STD_LOGIC_VECTOR (17 downto 0) := "000000000000000000";
    signal out_vec_67_fu_400 : STD_LOGIC_VECTOR (17 downto 0) := "000000000000000000";
    signal out_vec_68_fu_404 : STD_LOGIC_VECTOR (17 downto 0) := "000000000000000000";
    signal out_vec_69_fu_408 : STD_LOGIC_VECTOR (17 downto 0) := "000000000000000000";
    signal out_vec_70_fu_412 : STD_LOGIC_VECTOR (17 downto 0) := "000000000000000000";
    signal out_vec_71_fu_416 : STD_LOGIC_VECTOR (17 downto 0) := "000000000000000000";
    signal out_vec_72_fu_420 : STD_LOGIC_VECTOR (17 downto 0) := "000000000000000000";
    signal ap_block_pp0_stage0_11001_grp2 : BOOLEAN;
    signal ap_predicate_pred780_state9 : BOOLEAN;
    signal out_vec_73_fu_424 : STD_LOGIC_VECTOR (17 downto 0) := "000000000000000000";
    signal ap_predicate_pred789_state9 : BOOLEAN;
    signal out_vec_74_fu_428 : STD_LOGIC_VECTOR (17 downto 0) := "000000000000000000";
    signal ap_predicate_pred798_state9 : BOOLEAN;
    signal out_vec_75_fu_432 : STD_LOGIC_VECTOR (17 downto 0) := "000000000000000000";
    signal ap_predicate_pred807_state9 : BOOLEAN;
    signal out_vec_76_fu_436 : STD_LOGIC_VECTOR (17 downto 0) := "000000000000000000";
    signal ap_predicate_pred816_state9 : BOOLEAN;
    signal out_vec_77_fu_440 : STD_LOGIC_VECTOR (17 downto 0) := "000000000000000000";
    signal ap_predicate_pred825_state9 : BOOLEAN;
    signal out_vec_78_fu_444 : STD_LOGIC_VECTOR (17 downto 0) := "000000000000000000";
    signal ap_predicate_pred834_state9 : BOOLEAN;
    signal out_vec_79_fu_448 : STD_LOGIC_VECTOR (17 downto 0) := "000000000000000000";
    signal ap_predicate_pred843_state9 : BOOLEAN;
    signal out_vec_80_fu_452 : STD_LOGIC_VECTOR (17 downto 0) := "000000000000000000";
    signal ap_predicate_pred852_state9 : BOOLEAN;
    signal out_vec_81_fu_456 : STD_LOGIC_VECTOR (17 downto 0) := "000000000000000000";
    signal ap_predicate_pred861_state9 : BOOLEAN;
    signal out_vec_82_fu_460 : STD_LOGIC_VECTOR (17 downto 0) := "000000000000000000";
    signal ap_predicate_pred870_state9 : BOOLEAN;
    signal out_vec_83_fu_464 : STD_LOGIC_VECTOR (17 downto 0) := "000000000000000000";
    signal ap_predicate_pred879_state9 : BOOLEAN;
    signal out_vec_84_fu_468 : STD_LOGIC_VECTOR (17 downto 0) := "000000000000000000";
    signal ap_predicate_pred888_state9 : BOOLEAN;
    signal out_vec_85_fu_472 : STD_LOGIC_VECTOR (17 downto 0) := "000000000000000000";
    signal ap_predicate_pred897_state9 : BOOLEAN;
    signal out_vec_86_fu_476 : STD_LOGIC_VECTOR (17 downto 0) := "000000000000000000";
    signal ap_predicate_pred906_state9 : BOOLEAN;
    signal out_vec_87_fu_480 : STD_LOGIC_VECTOR (17 downto 0) := "000000000000000000";
    signal ap_predicate_pred915_state9 : BOOLEAN;
    signal out_vec_88_fu_484 : STD_LOGIC_VECTOR (17 downto 0) := "000000000000000000";
    signal ap_predicate_pred924_state9 : BOOLEAN;
    signal out_vec_89_fu_488 : STD_LOGIC_VECTOR (17 downto 0) := "000000000000000000";
    signal ap_predicate_pred933_state9 : BOOLEAN;
    signal out_vec_90_fu_492 : STD_LOGIC_VECTOR (17 downto 0) := "000000000000000000";
    signal ap_predicate_pred942_state9 : BOOLEAN;
    signal out_vec_91_fu_496 : STD_LOGIC_VECTOR (17 downto 0) := "000000000000000000";
    signal ap_predicate_pred951_state9 : BOOLEAN;
    signal out_vec_92_fu_500 : STD_LOGIC_VECTOR (17 downto 0) := "000000000000000000";
    signal ap_predicate_pred960_state9 : BOOLEAN;
    signal out_vec_93_fu_504 : STD_LOGIC_VECTOR (17 downto 0) := "000000000000000000";
    signal ap_predicate_pred969_state9 : BOOLEAN;
    signal out_vec_94_fu_508 : STD_LOGIC_VECTOR (17 downto 0) := "000000000000000000";
    signal ap_predicate_pred978_state9 : BOOLEAN;
    signal out_vec_95_fu_512 : STD_LOGIC_VECTOR (17 downto 0) := "000000000000000000";
    signal ap_predicate_pred1030_state9 : BOOLEAN;
    signal p_x_1021_fu_516 : STD_LOGIC_VECTOR (17 downto 0) := "000000000000000000";
    signal ap_block_pp0_stage1_11001_grp1 : BOOLEAN;
    signal p_x_1013_fu_520 : STD_LOGIC_VECTOR (17 downto 0) := "000000000000000000";
    signal p_x_1005_fu_524 : STD_LOGIC_VECTOR (17 downto 0) := "000000000000000000";
    signal p_x_997_fu_528 : STD_LOGIC_VECTOR (17 downto 0) := "000000000000000000";
    signal p_x_989_fu_532 : STD_LOGIC_VECTOR (17 downto 0) := "000000000000000000";
    signal p_x_9711_fu_536 : STD_LOGIC_VECTOR (17 downto 0) := "000000000000000000";
    signal p_x_9613_fu_540 : STD_LOGIC_VECTOR (17 downto 0) := "000000000000000000";
    signal p_x_9515_fu_544 : STD_LOGIC_VECTOR (17 downto 0) := "000000000000000000";
    signal p_C_10217_fu_548 : STD_LOGIC_VECTOR (17 downto 0) := "000000000000000000";
    signal p_C_10119_fu_552 : STD_LOGIC_VECTOR (17 downto 0) := "000000000000000000";
    signal p_C_10021_fu_556 : STD_LOGIC_VECTOR (17 downto 0) := "000000000000000000";
    signal p_C_9923_fu_560 : STD_LOGIC_VECTOR (17 downto 0) := "000000000000000000";
    signal p_C_9825_fu_564 : STD_LOGIC_VECTOR (17 downto 0) := "000000000000000000";
    signal p_C_9727_fu_568 : STD_LOGIC_VECTOR (17 downto 0) := "000000000000000000";
    signal p_C_9629_fu_572 : STD_LOGIC_VECTOR (17 downto 0) := "000000000000000000";
    signal p_C_9531_fu_576 : STD_LOGIC_VECTOR (17 downto 0) := "000000000000000000";
    signal p_B_10233_fu_580 : STD_LOGIC_VECTOR (17 downto 0) := "000000000000000000";
    signal p_B_10135_fu_584 : STD_LOGIC_VECTOR (17 downto 0) := "000000000000000000";
    signal p_B_10037_fu_588 : STD_LOGIC_VECTOR (17 downto 0) := "000000000000000000";
    signal p_B_9939_fu_592 : STD_LOGIC_VECTOR (17 downto 0) := "000000000000000000";
    signal p_B_9841_fu_596 : STD_LOGIC_VECTOR (17 downto 0) := "000000000000000000";
    signal p_B_9743_fu_600 : STD_LOGIC_VECTOR (17 downto 0) := "000000000000000000";
    signal p_B_9645_fu_604 : STD_LOGIC_VECTOR (17 downto 0) := "000000000000000000";
    signal p_B_9547_fu_608 : STD_LOGIC_VECTOR (17 downto 0) := "000000000000000000";
    signal p_delta_10249_fu_612 : STD_LOGIC_VECTOR (17 downto 0) := "000000000000000000";
    signal p_delta_10151_fu_616 : STD_LOGIC_VECTOR (17 downto 0) := "000000000000000000";
    signal p_delta_10053_fu_620 : STD_LOGIC_VECTOR (17 downto 0) := "000000000000000000";
    signal p_delta_9955_fu_624 : STD_LOGIC_VECTOR (17 downto 0) := "000000000000000000";
    signal p_delta_9857_fu_628 : STD_LOGIC_VECTOR (17 downto 0) := "000000000000000000";
    signal p_delta_9759_fu_632 : STD_LOGIC_VECTOR (17 downto 0) := "000000000000000000";
    signal p_delta_9661_fu_636 : STD_LOGIC_VECTOR (17 downto 0) := "000000000000000000";
    signal p_delta_9563_fu_640 : STD_LOGIC_VECTOR (17 downto 0) := "000000000000000000";
    signal p_delta_fu_878_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_block_pp0_stage0_01001_grp2 : BOOLEAN;
    signal exp_lut_approx_ap_fixed_18_8_0_0_0_lut_values3_ce0_local : STD_LOGIC;
    signal exp_lut_approx_ap_fixed_18_8_0_0_0_lut_values3_address0_local : STD_LOGIC_VECTOR (3 downto 0);
    signal exp_lut_approx_ap_fixed_18_8_0_0_0_lut_values_2_ce0_local : STD_LOGIC;
    signal exp_lut_approx_ap_fixed_18_8_0_0_0_lut_values_2_address0_local : STD_LOGIC_VECTOR (3 downto 0);
    signal icmp_ln28_fu_779_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_539_fu_807_p4 : STD_LOGIC_VECTOR (2 downto 0);
    signal dt_fu_1416_p17 : STD_LOGIC_VECTOR (17 downto 0);
    signal b_fu_1455_p17 : STD_LOGIC_VECTOR (17 downto 0);
    signal dt_fu_1416_p19 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp_541_fu_1508_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal scaled_fu_1516_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal scaled_2_fu_1522_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal lshr_ln_fu_1548_p4 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_42_fu_1572_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_543_fu_1564_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal shl_ln_fu_1582_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal select_ln28_fu_1590_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal zext_ln28_fu_1598_p1 : STD_LOGIC_VECTOR (18 downto 0);
    signal zext_ln28_2_fu_1602_p1 : STD_LOGIC_VECTOR (18 downto 0);
    signal sub_ln28_fu_1606_p2 : STD_LOGIC_VECTOR (18 downto 0);
    signal tmp_544_fu_1612_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_545_fu_1624_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln28_fu_1632_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln28_fu_1638_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln28_2_fu_1644_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln28_3_fu_1650_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal frac_fu_1620_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal trunc_ln_fu_1530_p4 : STD_LOGIC_VECTOR (4 downto 0);
    signal add_ln31_fu_1666_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal b_fu_1455_p19 : STD_LOGIC_VECTOR (17 downto 0);
    signal c_fu_1761_p17 : STD_LOGIC_VECTOR (17 downto 0);
    signal x_fu_1800_p17 : STD_LOGIC_VECTOR (17 downto 0);
    signal exp_lut_approx_ap_fixed_18_8_0_0_0_lut_values_34_load_cast_i_fu_1839_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal x_fu_1800_p19 : STD_LOGIC_VECTOR (17 downto 0);
    signal exp_lut_approx_ap_fixed_18_8_0_0_0_lut_values_34_load_2_cast_i_fu_1864_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln33_fu_1875_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln33_4_fu_1878_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln33_fu_1881_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal shl_ln1_fu_1900_p3 : STD_LOGIC_VECTOR (20 downto 0);
    signal mul_ln33_fu_1894_p2 : STD_LOGIC_VECTOR (29 downto 0);
    signal trunc_ln33_fu_1911_p1 : STD_LOGIC_VECTOR (28 downto 0);
    signal zext_ln33_5_fu_1907_p1 : STD_LOGIC_VECTOR (28 downto 0);
    signal add_ln33_fu_1915_p2 : STD_LOGIC_VECTOR (28 downto 0);
    signal zext_ln33_6_fu_1955_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal decay_fu_1958_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp_549_fu_1963_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln33_fu_1971_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln33_6_fu_1987_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln33_4_fu_1976_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln33_7_fu_1992_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln33_fu_1998_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln33_5_fu_1982_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln33_5_fu_2010_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln33_8_fu_2015_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln33_3_fu_2021_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln33_fu_2004_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln19_fu_2040_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln20_fu_2050_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln33_2_fu_2026_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln20_fu_2054_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln20_fu_2045_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln33_4_fu_2060_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal decay_2_fu_2075_p6 : STD_LOGIC_VECTOR (17 downto 0);
    signal decay_2_fu_2075_p9 : STD_LOGIC_VECTOR (17 downto 0);
    signal decay_2_fu_2075_p10 : STD_LOGIC_VECTOR (2 downto 0);
    signal current_state_fu_2131_p17 : STD_LOGIC_VECTOR (17 downto 0);
    signal decay_2_fu_2075_p11 : STD_LOGIC_VECTOR (17 downto 0);
    signal current_state_fu_2131_p19 : STD_LOGIC_VECTOR (17 downto 0);
    signal shl_ln2_fu_2184_p3 : STD_LOGIC_VECTOR (45 downto 0);
    signal sext_ln41_14_fu_2195_p1 : STD_LOGIC_VECTOR (52 downto 0);
    signal sext_ln41_13_fu_2191_p1 : STD_LOGIC_VECTOR (52 downto 0);
    signal add_ln41_fu_2198_p2 : STD_LOGIC_VECTOR (52 downto 0);
    signal tmp_551_fu_2222_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal next_state_fu_2212_p4 : STD_LOGIC_VECTOR (17 downto 0);
    signal zext_ln41_fu_2238_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal next_state_3_fu_2242_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp_553_fu_2248_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_552_fu_2230_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln41_fu_2256_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_fu_2276_p4 : STD_LOGIC_VECTOR (13 downto 0);
    signal tmp_s_fu_2292_p4 : STD_LOGIC_VECTOR (14 downto 0);
    signal and_ln41_fu_2262_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln41_3_fu_2302_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln41_4_fu_2308_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_554_fu_2268_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln41_fu_2286_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln41_5_fu_2322_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln41_6_fu_2328_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln41_fu_2314_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln41_6_fu_2348_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_550_fu_2204_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln41_fu_2354_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln41_7_fu_2360_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln41_4_fu_2334_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln41_7_fu_2342_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln41_9_fu_2372_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln41_3_fu_2378_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln41_8_fu_2384_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln41_8_fu_2366_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln41_10_fu_2390_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln41_4_fu_2404_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln41_5_fu_2396_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal mul_ln46_fu_2592_p2 : STD_LOGIC_VECTOR (35 downto 0);
    signal tmp_556_fu_2616_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln46_2_fu_2606_p4 : STD_LOGIC_VECTOR (17 downto 0);
    signal zext_ln46_fu_2632_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp_558_fu_2642_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_557_fu_2624_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln46_fu_2650_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_502_i_fu_2670_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_503_i_fu_2684_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal and_ln46_fu_2656_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln46_3_fu_2692_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln46_4_fu_2698_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_559_fu_2662_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln46_fu_2678_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln46_5_fu_2712_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln46_6_fu_2718_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln46_fu_2704_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln46_6_fu_2738_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_555_fu_2598_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln46_fu_2744_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln46_7_fu_2750_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln46_4_fu_2724_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln46_7_fu_2732_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln46_9_fu_2762_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln46_3_fu_2768_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln46_8_fu_2774_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln46_10_fu_2780_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln46_5_fu_2792_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_continue_int : STD_LOGIC;
    signal ap_done_int : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter1_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter2_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter3_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter4_reg : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_idle_pp0_1to5 : STD_LOGIC;
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_start_int : STD_LOGIC;
    signal ap_ready_sig : STD_LOGIC;
    signal ap_done_sig : STD_LOGIC;
    signal ap_condition_694 : BOOLEAN;
    signal dt_fu_1416_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal dt_fu_1416_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal dt_fu_1416_p5 : STD_LOGIC_VECTOR (2 downto 0);
    signal dt_fu_1416_p7 : STD_LOGIC_VECTOR (2 downto 0);
    signal dt_fu_1416_p9 : STD_LOGIC_VECTOR (2 downto 0);
    signal dt_fu_1416_p11 : STD_LOGIC_VECTOR (2 downto 0);
    signal dt_fu_1416_p13 : STD_LOGIC_VECTOR (2 downto 0);
    signal dt_fu_1416_p15 : STD_LOGIC_VECTOR (2 downto 0);
    signal b_fu_1455_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal b_fu_1455_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal b_fu_1455_p5 : STD_LOGIC_VECTOR (2 downto 0);
    signal b_fu_1455_p7 : STD_LOGIC_VECTOR (2 downto 0);
    signal b_fu_1455_p9 : STD_LOGIC_VECTOR (2 downto 0);
    signal b_fu_1455_p11 : STD_LOGIC_VECTOR (2 downto 0);
    signal b_fu_1455_p13 : STD_LOGIC_VECTOR (2 downto 0);
    signal b_fu_1455_p15 : STD_LOGIC_VECTOR (2 downto 0);
    signal c_fu_1761_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal c_fu_1761_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal c_fu_1761_p5 : STD_LOGIC_VECTOR (2 downto 0);
    signal c_fu_1761_p7 : STD_LOGIC_VECTOR (2 downto 0);
    signal c_fu_1761_p9 : STD_LOGIC_VECTOR (2 downto 0);
    signal c_fu_1761_p11 : STD_LOGIC_VECTOR (2 downto 0);
    signal c_fu_1761_p13 : STD_LOGIC_VECTOR (2 downto 0);
    signal c_fu_1761_p15 : STD_LOGIC_VECTOR (2 downto 0);
    signal x_fu_1800_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal x_fu_1800_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal x_fu_1800_p5 : STD_LOGIC_VECTOR (2 downto 0);
    signal x_fu_1800_p7 : STD_LOGIC_VECTOR (2 downto 0);
    signal x_fu_1800_p9 : STD_LOGIC_VECTOR (2 downto 0);
    signal x_fu_1800_p11 : STD_LOGIC_VECTOR (2 downto 0);
    signal x_fu_1800_p13 : STD_LOGIC_VECTOR (2 downto 0);
    signal x_fu_1800_p15 : STD_LOGIC_VECTOR (2 downto 0);
    signal decay_2_fu_2075_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal decay_2_fu_2075_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal decay_2_fu_2075_p5 : STD_LOGIC_VECTOR (2 downto 0);
    signal decay_2_fu_2075_p7 : STD_LOGIC_VECTOR (2 downto 0);
    signal current_state_fu_2131_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal current_state_fu_2131_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal current_state_fu_2131_p5 : STD_LOGIC_VECTOR (2 downto 0);
    signal current_state_fu_2131_p7 : STD_LOGIC_VECTOR (2 downto 0);
    signal current_state_fu_2131_p9 : STD_LOGIC_VECTOR (2 downto 0);
    signal current_state_fu_2131_p11 : STD_LOGIC_VECTOR (2 downto 0);
    signal current_state_fu_2131_p13 : STD_LOGIC_VECTOR (2 downto 0);
    signal current_state_fu_2131_p15 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_ce_reg : STD_LOGIC;

    component unet_pvm_top_mul_36s_18s_52_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (35 downto 0);
        din1 : IN STD_LOGIC_VECTOR (17 downto 0);
        dout : OUT STD_LOGIC_VECTOR (51 downto 0) );
    end component;


    component unet_pvm_top_sparsemux_17_3_18_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        CASE0 : STD_LOGIC_VECTOR (2 downto 0);
        din0_WIDTH : INTEGER;
        CASE1 : STD_LOGIC_VECTOR (2 downto 0);
        din1_WIDTH : INTEGER;
        CASE2 : STD_LOGIC_VECTOR (2 downto 0);
        din2_WIDTH : INTEGER;
        CASE3 : STD_LOGIC_VECTOR (2 downto 0);
        din3_WIDTH : INTEGER;
        CASE4 : STD_LOGIC_VECTOR (2 downto 0);
        din4_WIDTH : INTEGER;
        CASE5 : STD_LOGIC_VECTOR (2 downto 0);
        din5_WIDTH : INTEGER;
        CASE6 : STD_LOGIC_VECTOR (2 downto 0);
        din6_WIDTH : INTEGER;
        CASE7 : STD_LOGIC_VECTOR (2 downto 0);
        din7_WIDTH : INTEGER;
        def_WIDTH : INTEGER;
        sel_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (17 downto 0);
        din1 : IN STD_LOGIC_VECTOR (17 downto 0);
        din2 : IN STD_LOGIC_VECTOR (17 downto 0);
        din3 : IN STD_LOGIC_VECTOR (17 downto 0);
        din4 : IN STD_LOGIC_VECTOR (17 downto 0);
        din5 : IN STD_LOGIC_VECTOR (17 downto 0);
        din6 : IN STD_LOGIC_VECTOR (17 downto 0);
        din7 : IN STD_LOGIC_VECTOR (17 downto 0);
        def : IN STD_LOGIC_VECTOR (17 downto 0);
        sel : IN STD_LOGIC_VECTOR (2 downto 0);
        dout : OUT STD_LOGIC_VECTOR (17 downto 0) );
    end component;


    component unet_pvm_top_mul_18s_18s_36_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (17 downto 0);
        din1 : IN STD_LOGIC_VECTOR (17 downto 0);
        dout : OUT STD_LOGIC_VECTOR (35 downto 0) );
    end component;


    component unet_pvm_top_mul_18s_12s_30_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (17 downto 0);
        din1 : IN STD_LOGIC_VECTOR (11 downto 0);
        dout : OUT STD_LOGIC_VECTOR (29 downto 0) );
    end component;


    component unet_pvm_top_sparsemux_9_3_18_1_1_x IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        CASE0 : STD_LOGIC_VECTOR (2 downto 0);
        din0_WIDTH : INTEGER;
        CASE1 : STD_LOGIC_VECTOR (2 downto 0);
        din1_WIDTH : INTEGER;
        CASE2 : STD_LOGIC_VECTOR (2 downto 0);
        din2_WIDTH : INTEGER;
        CASE3 : STD_LOGIC_VECTOR (2 downto 0);
        din3_WIDTH : INTEGER;
        def_WIDTH : INTEGER;
        sel_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (17 downto 0);
        din1 : IN STD_LOGIC_VECTOR (17 downto 0);
        din2 : IN STD_LOGIC_VECTOR (17 downto 0);
        din3 : IN STD_LOGIC_VECTOR (17 downto 0);
        def : IN STD_LOGIC_VECTOR (17 downto 0);
        sel : IN STD_LOGIC_VECTOR (2 downto 0);
        dout : OUT STD_LOGIC_VECTOR (17 downto 0) );
    end component;


    component unet_pvm_top_forward_7_exp_lut_approx_ap_fixed_18_8_0_0_0_lut_values4_ROM_1P_BRAM_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (3 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (10 downto 0) );
    end component;


    component unet_pvm_top_forward_7_exp_lut_approx_ap_fixed_18_8_0_0_0_lut_values_1_ROM_1P_BRAM_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (3 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (9 downto 0) );
    end component;


    component unet_pvm_top_flow_control_loop_delay_pipe IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_start_int : OUT STD_LOGIC;
        ap_loop_init : OUT STD_LOGIC;
        ap_ready_int : IN STD_LOGIC;
        ap_loop_exit_ready : IN STD_LOGIC;
        ap_loop_exit_done : IN STD_LOGIC;
        ap_continue_int : OUT STD_LOGIC;
        ap_done_int : IN STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_loop_exit_ready_delayed : IN STD_LOGIC );
    end component;



begin
    exp_lut_approx_ap_fixed_18_8_0_0_0_lut_values3_U : component unet_pvm_top_forward_7_exp_lut_approx_ap_fixed_18_8_0_0_0_lut_values4_ROM_1P_BRAM_1R
    generic map (
        DataWidth => 11,
        AddressRange => 9,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => exp_lut_approx_ap_fixed_18_8_0_0_0_lut_values3_address0_local,
        ce0 => exp_lut_approx_ap_fixed_18_8_0_0_0_lut_values3_ce0_local,
        q0 => exp_lut_approx_ap_fixed_18_8_0_0_0_lut_values3_q0);

    exp_lut_approx_ap_fixed_18_8_0_0_0_lut_values_2_U : component unet_pvm_top_forward_7_exp_lut_approx_ap_fixed_18_8_0_0_0_lut_values_1_ROM_1P_BRAM_1R
    generic map (
        DataWidth => 10,
        AddressRange => 9,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => exp_lut_approx_ap_fixed_18_8_0_0_0_lut_values_2_address0_local,
        ce0 => exp_lut_approx_ap_fixed_18_8_0_0_0_lut_values_2_ce0_local,
        q0 => exp_lut_approx_ap_fixed_18_8_0_0_0_lut_values_2_q0);

    mul_36s_18s_52_1_1_U554 : component unet_pvm_top_mul_36s_18s_52_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 36,
        din1_WIDTH => 18,
        dout_WIDTH => 52)
    port map (
        din0 => mul_ln41_3_reg_3482,
        din1 => x_fu_1800_p19,
        dout => mul_ln41_4_fu_699_p2);

    sparsemux_17_3_18_1_1_U555 : component unet_pvm_top_sparsemux_17_3_18_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "000",
        din0_WIDTH => 18,
        CASE1 => "001",
        din1_WIDTH => 18,
        CASE2 => "010",
        din2_WIDTH => 18,
        CASE3 => "011",
        din3_WIDTH => 18,
        CASE4 => "100",
        din4_WIDTH => 18,
        CASE5 => "101",
        din5_WIDTH => 18,
        CASE6 => "110",
        din6_WIDTH => 18,
        CASE7 => "111",
        din7_WIDTH => 18,
        def_WIDTH => 18,
        sel_WIDTH => 3,
        dout_WIDTH => 18)
    port map (
        din0 => p_delta_9563_fu_640,
        din1 => p_delta_9661_fu_636,
        din2 => p_delta_9759_fu_632,
        din3 => p_delta_9857_fu_628,
        din4 => p_delta_9955_fu_624,
        din5 => p_delta_10053_fu_620,
        din6 => p_delta_10151_fu_616,
        din7 => p_delta_10249_fu_612,
        def => dt_fu_1416_p17,
        sel => trunc_ln28_3_reg_3425,
        dout => dt_fu_1416_p19);

    sparsemux_17_3_18_1_1_U556 : component unet_pvm_top_sparsemux_17_3_18_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "000",
        din0_WIDTH => 18,
        CASE1 => "001",
        din1_WIDTH => 18,
        CASE2 => "010",
        din2_WIDTH => 18,
        CASE3 => "011",
        din3_WIDTH => 18,
        CASE4 => "100",
        din4_WIDTH => 18,
        CASE5 => "101",
        din5_WIDTH => 18,
        CASE6 => "110",
        din6_WIDTH => 18,
        CASE7 => "111",
        din7_WIDTH => 18,
        def_WIDTH => 18,
        sel_WIDTH => 3,
        dout_WIDTH => 18)
    port map (
        din0 => p_B_9547_fu_608,
        din1 => p_B_9645_fu_604,
        din2 => p_B_9743_fu_600,
        din3 => p_B_9841_fu_596,
        din4 => p_B_9939_fu_592,
        din5 => p_B_10037_fu_588,
        din6 => p_B_10135_fu_584,
        din7 => p_B_10233_fu_580,
        def => b_fu_1455_p17,
        sel => trunc_ln28_3_reg_3425,
        dout => b_fu_1455_p19);

    mul_18s_18s_36_1_1_U557 : component unet_pvm_top_mul_18s_18s_36_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 18,
        din1_WIDTH => 18,
        dout_WIDTH => 36)
    port map (
        din0 => b_fu_1455_p19,
        din1 => dt_fu_1416_p19,
        dout => mul_ln41_3_fu_1690_p2);

    sparsemux_17_3_18_1_1_U558 : component unet_pvm_top_sparsemux_17_3_18_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "000",
        din0_WIDTH => 18,
        CASE1 => "001",
        din1_WIDTH => 18,
        CASE2 => "010",
        din2_WIDTH => 18,
        CASE3 => "011",
        din3_WIDTH => 18,
        CASE4 => "100",
        din4_WIDTH => 18,
        CASE5 => "101",
        din5_WIDTH => 18,
        CASE6 => "110",
        din6_WIDTH => 18,
        CASE7 => "111",
        din7_WIDTH => 18,
        def_WIDTH => 18,
        sel_WIDTH => 3,
        dout_WIDTH => 18)
    port map (
        din0 => p_C_9531_fu_576,
        din1 => p_C_9629_fu_572,
        din2 => p_C_9727_fu_568,
        din3 => p_C_9825_fu_564,
        din4 => p_C_9923_fu_560,
        din5 => p_C_10021_fu_556,
        din6 => p_C_10119_fu_552,
        din7 => p_C_10217_fu_548,
        def => c_fu_1761_p17,
        sel => trunc_ln28_3_reg_3425_pp0_iter1_reg,
        dout => c_fu_1761_p19);

    sparsemux_17_3_18_1_1_U559 : component unet_pvm_top_sparsemux_17_3_18_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "000",
        din0_WIDTH => 18,
        CASE1 => "001",
        din1_WIDTH => 18,
        CASE2 => "010",
        din2_WIDTH => 18,
        CASE3 => "011",
        din3_WIDTH => 18,
        CASE4 => "100",
        din4_WIDTH => 18,
        CASE5 => "101",
        din5_WIDTH => 18,
        CASE6 => "110",
        din6_WIDTH => 18,
        CASE7 => "111",
        din7_WIDTH => 18,
        def_WIDTH => 18,
        sel_WIDTH => 3,
        dout_WIDTH => 18)
    port map (
        din0 => p_x_9515_fu_544,
        din1 => p_x_9613_fu_540,
        din2 => p_x_9711_fu_536,
        din3 => p_x_989_fu_532,
        din4 => p_x_997_fu_528,
        din5 => p_x_1005_fu_524,
        din6 => p_x_1013_fu_520,
        din7 => p_x_1021_fu_516,
        def => x_fu_1800_p17,
        sel => trunc_ln28_3_reg_3425_pp0_iter1_reg,
        dout => x_fu_1800_p19);

    mul_18s_12s_30_1_1_U560 : component unet_pvm_top_mul_18s_12s_30_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 18,
        din1_WIDTH => 12,
        dout_WIDTH => 30)
    port map (
        din0 => frac_2_reg_3462_pp0_iter2_reg,
        din1 => sub_ln33_fu_1881_p2,
        dout => mul_ln33_fu_1894_p2);

    sparsemux_9_3_18_1_1_x_U561 : component unet_pvm_top_sparsemux_9_3_18_1_1_x
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "100",
        din0_WIDTH => 18,
        CASE1 => "010",
        din1_WIDTH => 18,
        CASE2 => "001",
        din2_WIDTH => 18,
        CASE3 => "000",
        din3_WIDTH => 18,
        def_WIDTH => 18,
        sel_WIDTH => 3,
        dout_WIDTH => 18)
    port map (
        din0 => ap_const_lv18_400,
        din1 => ap_const_lv18_0,
        din2 => decay_2_fu_2075_p6,
        din3 => decay_fu_1958_p2,
        def => decay_2_fu_2075_p9,
        sel => decay_2_fu_2075_p10,
        dout => decay_2_fu_2075_p11);

    sparsemux_17_3_18_1_1_U562 : component unet_pvm_top_sparsemux_17_3_18_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "000",
        din0_WIDTH => 18,
        CASE1 => "001",
        din1_WIDTH => 18,
        CASE2 => "010",
        din2_WIDTH => 18,
        CASE3 => "011",
        din3_WIDTH => 18,
        CASE4 => "100",
        din4_WIDTH => 18,
        CASE5 => "101",
        din5_WIDTH => 18,
        CASE6 => "110",
        din6_WIDTH => 18,
        CASE7 => "111",
        din7_WIDTH => 18,
        def_WIDTH => 18,
        sel_WIDTH => 3,
        dout_WIDTH => 18)
    port map (
        din0 => forward_int_stream_S6Params_0_stream_PixelVec_0_state_i,
        din1 => forward_int_stream_S6Params_0_stream_PixelVec_0_state_25_i,
        din2 => forward_int_stream_S6Params_0_stream_PixelVec_0_state_26_i,
        din3 => forward_int_stream_S6Params_0_stream_PixelVec_0_state_27_i,
        din4 => forward_int_stream_S6Params_0_stream_PixelVec_0_state_28_i,
        din5 => forward_int_stream_S6Params_0_stream_PixelVec_0_state_29_i,
        din6 => forward_int_stream_S6Params_0_stream_PixelVec_0_state_30_i,
        din7 => forward_int_stream_S6Params_0_stream_PixelVec_0_state_31_i,
        def => current_state_fu_2131_p17,
        sel => trunc_ln28_3_reg_3425_pp0_iter2_reg,
        dout => current_state_fu_2131_p19);

    mul_18s_18s_36_1_1_U563 : component unet_pvm_top_mul_18s_18s_36_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 18,
        din1_WIDTH => 18,
        dout_WIDTH => 36)
    port map (
        din0 => current_state_fu_2131_p19,
        din1 => decay_2_fu_2075_p11,
        dout => mul_ln41_fu_2178_p2);

    mul_18s_18s_36_1_1_U564 : component unet_pvm_top_mul_18s_18s_36_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 18,
        din1_WIDTH => 18,
        dout_WIDTH => 36)
    port map (
        din0 => next_state_4_reg_3546,
        din1 => c_reg_3487_pp0_iter3_reg,
        dout => mul_ln46_fu_2592_p2);

    flow_control_loop_delay_pipe_U : component unet_pvm_top_flow_control_loop_delay_pipe
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => ap_start,
        ap_ready => ap_ready_sig,
        ap_done => ap_done_sig,
        ap_start_int => ap_start_int,
        ap_loop_init => ap_loop_init,
        ap_ready_int => ap_ready_int,
        ap_loop_exit_ready => ap_condition_exit_pp0_iter0_stage1,
        ap_loop_exit_done => ap_done_int,
        ap_continue_int => ap_continue_int,
        ap_done_int => ap_done_int,
        ap_continue => ap_continue,
        ap_loop_exit_ready_delayed => ap_loop_exit_ready_delayed);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_block_pp0_stage0_subdone_grp0_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_block_pp0_stage0_subdone_grp0_done_reg <= ap_const_boolean_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) then
                    if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                        ap_block_pp0_stage0_subdone_grp0_done_reg <= ap_const_boolean_0;
                    elsif ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp0)) then 
                        ap_block_pp0_stage0_subdone_grp0_done_reg <= ap_const_boolean_1;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_block_pp0_stage0_subdone_grp0_done_reg_iter0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_block_pp0_stage0_subdone_grp0_done_reg_iter0 <= ap_const_boolean_0;
            else
                if (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                    if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                        ap_block_pp0_stage0_subdone_grp0_done_reg_iter0 <= ap_const_boolean_0;
                    elsif ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp0)) then 
                        ap_block_pp0_stage0_subdone_grp0_done_reg_iter0 <= ap_const_boolean_1;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_block_pp0_stage1_subdone_grp0_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_block_pp0_stage1_subdone_grp0_done_reg <= ap_const_boolean_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) then
                    if ((ap_const_boolean_0 = ap_block_pp0_stage1_subdone)) then 
                        ap_block_pp0_stage1_subdone_grp0_done_reg <= ap_const_boolean_0;
                    elsif ((ap_const_boolean_0 = ap_block_pp0_stage1_subdone_grp0)) then 
                        ap_block_pp0_stage1_subdone_grp0_done_reg <= ap_const_boolean_1;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue_int = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_loop_exit_ready_pp0_iter4_reg = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter0_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter0_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) then 
                    ap_enable_reg_pp0_iter0_reg <= ap_start_int;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_condition_exit_pp0_iter0_stage1)) then 
                    ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage1_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                    ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage1_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter3 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage1_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                    ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter4_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter4 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage1_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                    ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter5_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter5 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_enable_reg_pp0_iter5 <= ap_const_logic_0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage1_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                    ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
                end if; 
            end if;
        end if;
    end process;


    ap_condition_exit_pp0_iter0_stage1_pp0_iter1_reg_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_condition_exit_pp0_iter4_stage0) and (ap_idle_pp0_0to3 = ap_const_logic_1))) then 
                ap_condition_exit_pp0_iter0_stage1_pp0_iter1_reg <= ap_const_logic_0;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                ap_condition_exit_pp0_iter0_stage1_pp0_iter1_reg <= ap_condition_exit_pp0_iter0_stage1;
            end if; 
        end if;
    end process;

    ap_condition_exit_pp0_iter0_stage1_pp0_iter2_reg_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_condition_exit_pp0_iter4_stage0) and (ap_idle_pp0_0to3 = ap_const_logic_1))) then 
                ap_condition_exit_pp0_iter0_stage1_pp0_iter2_reg <= ap_const_logic_0;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                ap_condition_exit_pp0_iter0_stage1_pp0_iter2_reg <= ap_condition_exit_pp0_iter0_stage1_pp0_iter1_reg;
            end if; 
        end if;
    end process;

    ap_loop_exit_ready_pp0_iter1_reg_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_condition_exit_pp0_iter4_stage0) and (ap_idle_pp0_0to3 = ap_const_logic_1))) then 
                ap_loop_exit_ready_pp0_iter1_reg <= ap_const_logic_0;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
            end if; 
        end if;
    end process;

    ap_loop_exit_ready_pp0_iter2_reg_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_condition_exit_pp0_iter4_stage0) and (ap_idle_pp0_0to3 = ap_const_logic_1))) then 
                ap_loop_exit_ready_pp0_iter2_reg <= ap_const_logic_0;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
            end if; 
        end if;
    end process;

    ap_loop_exit_ready_pp0_iter3_reg_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_condition_exit_pp0_iter4_stage0) and (ap_idle_pp0_0to3 = ap_const_logic_1))) then 
                ap_loop_exit_ready_pp0_iter3_reg <= ap_const_logic_0;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
            end if; 
        end if;
    end process;

    ap_loop_exit_ready_pp0_iter4_reg_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_condition_exit_pp0_iter4_stage0) and (ap_idle_pp0_0to3 = ap_const_logic_1))) then 
                ap_loop_exit_ready_pp0_iter4_reg <= ap_const_logic_0;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                ap_loop_exit_ready_pp0_iter4_reg <= ap_loop_exit_ready_pp0_iter3_reg;
            end if; 
        end if;
    end process;

    d_fu_380_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_loop_init = ap_const_logic_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                d_fu_380 <= ap_const_lv6_0;
            elsif (((ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001_grp0) and (icmp_ln21_reg_3408 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                d_fu_380 <= add_ln28_fu_1352_p2;
            end if; 
        end if;
    end process;

    indvar_flatten_fu_384_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_694)) then
                if ((icmp_ln21_fu_764_p2 = ap_const_lv1_0)) then 
                    indvar_flatten_fu_384 <= add_ln21_fu_770_p2;
                elsif ((ap_loop_init = ap_const_logic_1)) then 
                    indvar_flatten_fu_384 <= ap_const_lv10_0;
                end if;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                add_ln46_reg_3551 <= add_ln46_fu_2636_p2;
                and_ln46_8_reg_3556 <= and_ln46_8_fu_2756_p2;
                frac_2_reg_3462 <= frac_2_fu_1658_p3;
                frac_2_reg_3462_pp0_iter2_reg <= frac_2_reg_3462;
                icmp_ln20_reg_3450 <= icmp_ln20_fu_1502_p2;
                icmp_ln20_reg_3450_pp0_iter2_reg <= icmp_ln20_reg_3450;
                lshr_ln4_reg_3477 <= add_ln31_fu_1666_p2(4 downto 1);
                mul_ln41_3_reg_3482 <= mul_ln41_3_fu_1690_p2;
                mul_ln41_reg_3541 <= mul_ln41_fu_2178_p2;
                or_ln46_2_reg_3561 <= or_ln46_2_fu_2786_p2;
                tmp_540_reg_3443 <= dt_fu_1416_p19(17 downto 17);
                tmp_540_reg_3443_pp0_iter2_reg <= tmp_540_reg_3443;
                tmp_542_reg_3456 <= scaled_2_fu_1522_p3(10 downto 10);
                y1_reg_3513 <= y1_fu_1868_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then
                    ap_predicate_pred1030_state9 <= (not((trunc_ln28_reg_3421_pp0_iter3_reg = ap_const_lv5_1E)) and not((trunc_ln28_reg_3421_pp0_iter3_reg = ap_const_lv5_1D)) and not((trunc_ln28_reg_3421_pp0_iter3_reg = ap_const_lv5_1C)) and not((trunc_ln28_reg_3421_pp0_iter3_reg = ap_const_lv5_1B)) and not((trunc_ln28_reg_3421_pp0_iter3_reg = ap_const_lv5_1A)) and not((trunc_ln28_reg_3421_pp0_iter3_reg = ap_const_lv5_19)) and not((trunc_ln28_reg_3421_pp0_iter3_reg = ap_const_lv5_18)) and not((trunc_ln28_reg_3421_pp0_iter3_reg = ap_const_lv5_17)) and not((trunc_ln28_reg_3421_pp0_iter3_reg = ap_const_lv5_16)) and not((trunc_ln28_reg_3421_pp0_iter3_reg = ap_const_lv5_15)) and not((trunc_ln28_reg_3421_pp0_iter3_reg = ap_const_lv5_14)) and not((trunc_ln28_reg_3421_pp0_iter3_reg = ap_const_lv5_13)) and not((trunc_ln28_reg_3421_pp0_iter3_reg = ap_const_lv5_12)) and not((trunc_ln28_reg_3421_pp0_iter3_reg = ap_const_lv5_11)) and not((trunc_ln28_reg_3421_pp0_iter3_reg = ap_const_lv5_10)) and not((trunc_ln28_reg_3421_pp0_iter3_reg = ap_const_lv5_F)) and not((trunc_ln28_reg_3421_pp0_iter3_reg 
    = ap_const_lv5_E)) and not((trunc_ln28_reg_3421_pp0_iter3_reg = ap_const_lv5_D)) and not((trunc_ln28_reg_3421_pp0_iter3_reg = ap_const_lv5_C)) and not((trunc_ln28_reg_3421_pp0_iter3_reg = ap_const_lv5_B)) and not((trunc_ln28_reg_3421_pp0_iter3_reg = ap_const_lv5_A)) and not((trunc_ln28_reg_3421_pp0_iter3_reg = ap_const_lv5_9)) and not((trunc_ln28_reg_3421_pp0_iter3_reg = ap_const_lv5_8)) and (icmp_ln31_reg_3435_pp0_iter3_reg = ap_const_lv1_0));
                    ap_predicate_pred780_state9 <= ((icmp_ln31_reg_3435_pp0_iter3_reg = ap_const_lv1_0) and (trunc_ln28_reg_3421_pp0_iter3_reg = ap_const_lv5_8));
                    ap_predicate_pred789_state9 <= ((icmp_ln31_reg_3435_pp0_iter3_reg = ap_const_lv1_0) and (trunc_ln28_reg_3421_pp0_iter3_reg = ap_const_lv5_9));
                    ap_predicate_pred798_state9 <= ((icmp_ln31_reg_3435_pp0_iter3_reg = ap_const_lv1_0) and (trunc_ln28_reg_3421_pp0_iter3_reg = ap_const_lv5_A));
                    ap_predicate_pred807_state9 <= ((icmp_ln31_reg_3435_pp0_iter3_reg = ap_const_lv1_0) and (trunc_ln28_reg_3421_pp0_iter3_reg = ap_const_lv5_B));
                    ap_predicate_pred816_state9 <= ((icmp_ln31_reg_3435_pp0_iter3_reg = ap_const_lv1_0) and (trunc_ln28_reg_3421_pp0_iter3_reg = ap_const_lv5_C));
                    ap_predicate_pred825_state9 <= ((icmp_ln31_reg_3435_pp0_iter3_reg = ap_const_lv1_0) and (trunc_ln28_reg_3421_pp0_iter3_reg = ap_const_lv5_D));
                    ap_predicate_pred834_state9 <= ((icmp_ln31_reg_3435_pp0_iter3_reg = ap_const_lv1_0) and (trunc_ln28_reg_3421_pp0_iter3_reg = ap_const_lv5_E));
                    ap_predicate_pred843_state9 <= ((icmp_ln31_reg_3435_pp0_iter3_reg = ap_const_lv1_0) and (trunc_ln28_reg_3421_pp0_iter3_reg = ap_const_lv5_F));
                    ap_predicate_pred852_state9 <= ((icmp_ln31_reg_3435_pp0_iter3_reg = ap_const_lv1_0) and (trunc_ln28_reg_3421_pp0_iter3_reg = ap_const_lv5_10));
                    ap_predicate_pred861_state9 <= ((icmp_ln31_reg_3435_pp0_iter3_reg = ap_const_lv1_0) and (trunc_ln28_reg_3421_pp0_iter3_reg = ap_const_lv5_11));
                    ap_predicate_pred870_state9 <= ((icmp_ln31_reg_3435_pp0_iter3_reg = ap_const_lv1_0) and (trunc_ln28_reg_3421_pp0_iter3_reg = ap_const_lv5_12));
                    ap_predicate_pred879_state9 <= ((icmp_ln31_reg_3435_pp0_iter3_reg = ap_const_lv1_0) and (trunc_ln28_reg_3421_pp0_iter3_reg = ap_const_lv5_13));
                    ap_predicate_pred888_state9 <= ((icmp_ln31_reg_3435_pp0_iter3_reg = ap_const_lv1_0) and (trunc_ln28_reg_3421_pp0_iter3_reg = ap_const_lv5_14));
                    ap_predicate_pred897_state9 <= ((icmp_ln31_reg_3435_pp0_iter3_reg = ap_const_lv1_0) and (trunc_ln28_reg_3421_pp0_iter3_reg = ap_const_lv5_15));
                    ap_predicate_pred906_state9 <= ((icmp_ln31_reg_3435_pp0_iter3_reg = ap_const_lv1_0) and (trunc_ln28_reg_3421_pp0_iter3_reg = ap_const_lv5_16));
                    ap_predicate_pred915_state9 <= ((icmp_ln31_reg_3435_pp0_iter3_reg = ap_const_lv1_0) and (trunc_ln28_reg_3421_pp0_iter3_reg = ap_const_lv5_17));
                    ap_predicate_pred924_state9 <= ((icmp_ln31_reg_3435_pp0_iter3_reg = ap_const_lv1_0) and (trunc_ln28_reg_3421_pp0_iter3_reg = ap_const_lv5_18));
                    ap_predicate_pred933_state9 <= ((icmp_ln31_reg_3435_pp0_iter3_reg = ap_const_lv1_0) and (trunc_ln28_reg_3421_pp0_iter3_reg = ap_const_lv5_19));
                    ap_predicate_pred942_state9 <= ((icmp_ln31_reg_3435_pp0_iter3_reg = ap_const_lv1_0) and (trunc_ln28_reg_3421_pp0_iter3_reg = ap_const_lv5_1A));
                    ap_predicate_pred951_state9 <= ((icmp_ln31_reg_3435_pp0_iter3_reg = ap_const_lv1_0) and (trunc_ln28_reg_3421_pp0_iter3_reg = ap_const_lv5_1B));
                    ap_predicate_pred960_state9 <= ((icmp_ln31_reg_3435_pp0_iter3_reg = ap_const_lv1_0) and (trunc_ln28_reg_3421_pp0_iter3_reg = ap_const_lv5_1C));
                    ap_predicate_pred969_state9 <= ((icmp_ln31_reg_3435_pp0_iter3_reg = ap_const_lv1_0) and (trunc_ln28_reg_3421_pp0_iter3_reg = ap_const_lv5_1D));
                    ap_predicate_pred978_state9 <= ((icmp_ln31_reg_3435_pp0_iter3_reg = ap_const_lv1_0) and (trunc_ln28_reg_3421_pp0_iter3_reg = ap_const_lv5_1E));
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001_grp0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then
                c_reg_3487 <= c_fu_1761_p19;
                c_reg_3487_pp0_iter2_reg <= c_reg_3487;
                c_reg_3487_pp0_iter3_reg <= c_reg_3487_pp0_iter2_reg;
                icmp_ln28_2_reg_3439 <= icmp_ln28_2_fu_1357_p2;
                icmp_ln28_2_reg_3439_pp0_iter1_reg <= icmp_ln28_2_reg_3439;
                icmp_ln28_2_reg_3439_pp0_iter2_reg <= icmp_ln28_2_reg_3439_pp0_iter1_reg;
                icmp_ln28_2_reg_3439_pp0_iter3_reg <= icmp_ln28_2_reg_3439_pp0_iter2_reg;
                icmp_ln28_2_reg_3439_pp0_iter4_reg <= icmp_ln28_2_reg_3439_pp0_iter3_reg;
                mul_ln41_4_reg_3508 <= mul_ln41_4_fu_699_p2;
                mul_ln41_4_reg_3508_pp0_iter2_reg <= mul_ln41_4_reg_3508;
                next_state_4_reg_3546 <= next_state_4_fu_2410_p3;
                tmp_546_reg_3518 <= add_ln33_fu_1915_p2(28 downto 28);
                tmp_547_reg_3530 <= mul_ln33_fu_1894_p2(9 downto 9);
                tmp_548_reg_3535 <= add_ln33_fu_1915_p2(27 downto 27);
                trunc_ln33_4_reg_3525 <= add_ln33_fu_1915_p2(27 downto 10);
                y0_reg_3492 <= y0_fu_1843_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                first_iter_0_reg_3417 <= first_iter_0_fu_793_p2;
                icmp_ln21_reg_3408 <= icmp_ln21_fu_764_p2;
                icmp_ln21_reg_3408_pp0_iter1_reg <= icmp_ln21_reg_3408;
                icmp_ln21_reg_3408_pp0_iter2_reg <= icmp_ln21_reg_3408_pp0_iter1_reg;
                icmp_ln21_reg_3408_pp0_iter3_reg <= icmp_ln21_reg_3408_pp0_iter2_reg;
                icmp_ln31_reg_3435 <= icmp_ln31_fu_817_p2;
                icmp_ln31_reg_3435_pp0_iter1_reg <= icmp_ln31_reg_3435;
                icmp_ln31_reg_3435_pp0_iter2_reg <= icmp_ln31_reg_3435_pp0_iter1_reg;
                icmp_ln31_reg_3435_pp0_iter3_reg <= icmp_ln31_reg_3435_pp0_iter2_reg;
                icmp_ln31_reg_3435_pp0_iter4_reg <= icmp_ln31_reg_3435_pp0_iter3_reg;
                select_ln21_reg_3412 <= select_ln21_fu_785_p3;
                trunc_ln28_3_reg_3425 <= trunc_ln28_3_fu_803_p1;
                trunc_ln28_3_reg_3425_pp0_iter1_reg <= trunc_ln28_3_reg_3425;
                trunc_ln28_3_reg_3425_pp0_iter2_reg <= trunc_ln28_3_reg_3425_pp0_iter1_reg;
                trunc_ln28_3_reg_3425_pp0_iter3_reg <= trunc_ln28_3_reg_3425_pp0_iter2_reg;
                trunc_ln28_3_reg_3425_pp0_iter4_reg <= trunc_ln28_3_reg_3425_pp0_iter3_reg;
                trunc_ln28_reg_3421 <= trunc_ln28_fu_799_p1;
                trunc_ln28_reg_3421_pp0_iter1_reg <= trunc_ln28_reg_3421;
                trunc_ln28_reg_3421_pp0_iter2_reg <= trunc_ln28_reg_3421_pp0_iter1_reg;
                trunc_ln28_reg_3421_pp0_iter3_reg <= trunc_ln28_reg_3421_pp0_iter2_reg;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001_grp0) and (icmp_ln31_reg_3435_pp0_iter4_reg = ap_const_lv1_1) and (trunc_ln28_3_reg_3425_pp0_iter4_reg = ap_const_lv3_1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then
                out_vec_65_fu_392 <= out_vec_96_fu_2799_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001_grp0) and (icmp_ln31_reg_3435_pp0_iter4_reg = ap_const_lv1_1) and (trunc_ln28_3_reg_3425_pp0_iter4_reg = ap_const_lv3_2) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then
                out_vec_66_fu_396 <= out_vec_96_fu_2799_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001_grp0) and (icmp_ln31_reg_3435_pp0_iter4_reg = ap_const_lv1_1) and (trunc_ln28_3_reg_3425_pp0_iter4_reg = ap_const_lv3_3) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then
                out_vec_67_fu_400 <= out_vec_96_fu_2799_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001_grp0) and (icmp_ln31_reg_3435_pp0_iter4_reg = ap_const_lv1_1) and (trunc_ln28_3_reg_3425_pp0_iter4_reg = ap_const_lv3_4) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then
                out_vec_68_fu_404 <= out_vec_96_fu_2799_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001_grp0) and (icmp_ln31_reg_3435_pp0_iter4_reg = ap_const_lv1_1) and (trunc_ln28_3_reg_3425_pp0_iter4_reg = ap_const_lv3_5) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then
                out_vec_69_fu_408 <= out_vec_96_fu_2799_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001_grp0) and (icmp_ln31_reg_3435_pp0_iter4_reg = ap_const_lv1_1) and (trunc_ln28_3_reg_3425_pp0_iter4_reg = ap_const_lv3_6) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then
                out_vec_70_fu_412 <= out_vec_96_fu_2799_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001_grp0) and (icmp_ln31_reg_3435_pp0_iter4_reg = ap_const_lv1_1) and (trunc_ln28_3_reg_3425_pp0_iter4_reg = ap_const_lv3_7) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then
                out_vec_71_fu_416 <= out_vec_96_fu_2799_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001_grp0) and (icmp_ln31_reg_3435_pp0_iter4_reg = ap_const_lv1_1) and (trunc_ln28_3_reg_3425_pp0_iter4_reg = ap_const_lv3_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then
                out_vec_fu_388 <= out_vec_96_fu_2799_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001_grp1) and (first_iter_0_reg_3417 = ap_const_lv1_1) and (icmp_ln21_reg_3408 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then
                p_B_10037_fu_588 <= s_params_fwd_dout(683 downto 666);
                p_B_10135_fu_584 <= s_params_fwd_dout(701 downto 684);
                p_B_10233_fu_580 <= s_params_fwd_dout(719 downto 702);
                p_B_9547_fu_608 <= s_params_fwd_dout(593 downto 576);
                p_B_9645_fu_604 <= s_params_fwd_dout(611 downto 594);
                p_B_9743_fu_600 <= s_params_fwd_dout(629 downto 612);
                p_B_9841_fu_596 <= s_params_fwd_dout(647 downto 630);
                p_B_9939_fu_592 <= s_params_fwd_dout(665 downto 648);
                p_C_10021_fu_556 <= s_params_fwd_dout(1259 downto 1242);
                p_C_10119_fu_552 <= s_params_fwd_dout(1277 downto 1260);
                p_C_10217_fu_548 <= s_params_fwd_dout(1295 downto 1278);
                p_C_9531_fu_576 <= s_params_fwd_dout(1169 downto 1152);
                p_C_9629_fu_572 <= s_params_fwd_dout(1187 downto 1170);
                p_C_9727_fu_568 <= s_params_fwd_dout(1205 downto 1188);
                p_C_9825_fu_564 <= s_params_fwd_dout(1223 downto 1206);
                p_C_9923_fu_560 <= s_params_fwd_dout(1241 downto 1224);
                p_delta_10053_fu_620 <= s_params_fwd_dout(107 downto 90);
                p_delta_10151_fu_616 <= s_params_fwd_dout(125 downto 108);
                p_delta_10249_fu_612 <= s_params_fwd_dout(143 downto 126);
                p_delta_9563_fu_640 <= p_delta_fu_878_p1;
                p_delta_9661_fu_636 <= s_params_fwd_dout(35 downto 18);
                p_delta_9759_fu_632 <= s_params_fwd_dout(53 downto 36);
                p_delta_9857_fu_628 <= s_params_fwd_dout(71 downto 54);
                p_delta_9955_fu_624 <= s_params_fwd_dout(89 downto 72);
                p_x_1005_fu_524 <= s_params_fwd_dout(1835 downto 1818);
                p_x_1013_fu_520 <= s_params_fwd_dout(1853 downto 1836);
                p_x_1021_fu_516 <= s_params_fwd_dout(1871 downto 1854);
                p_x_9515_fu_544 <= s_params_fwd_dout(1745 downto 1728);
                p_x_9613_fu_540 <= s_params_fwd_dout(1763 downto 1746);
                p_x_9711_fu_536 <= s_params_fwd_dout(1781 downto 1764);
                p_x_989_fu_532 <= s_params_fwd_dout(1799 downto 1782);
                p_x_997_fu_528 <= s_params_fwd_dout(1817 downto 1800);
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_CS_fsm, ap_block_pp0_stage1_subdone, ap_block_pp0_stage0_subdone, ap_condition_exit_pp0_iter4_stage0, ap_idle_pp0_0to3, ap_idle_pp0_1to5, ap_start_int)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                if (((ap_const_logic_1 = ap_condition_exit_pp0_iter4_stage0) and (ap_idle_pp0_0to3 = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                elsif ((not(((ap_start_int = ap_const_logic_0) and (ap_idle_pp0_1to5 = ap_const_logic_1))) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage1;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                end if;
            when ap_ST_fsm_pp0_stage1 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage1_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage1;
                end if;
            when others =>  
                ap_NS_fsm <= "XX";
        end case;
    end process;
    add_ln21_fu_770_p2 <= std_logic_vector(unsigned(ap_sig_allocacmp_indvar_flatten_load) + unsigned(ap_const_lv10_1));
    add_ln28_fu_1352_p2 <= std_logic_vector(unsigned(select_ln21_reg_3412) + unsigned(ap_const_lv6_1));
    add_ln31_fu_1666_p2 <= std_logic_vector(unsigned(trunc_ln_fu_1530_p4) + unsigned(ap_const_lv5_1));
    add_ln33_fu_1915_p2 <= std_logic_vector(unsigned(trunc_ln33_fu_1911_p1) + unsigned(zext_ln33_5_fu_1907_p1));
    add_ln41_fu_2198_p2 <= std_logic_vector(signed(sext_ln41_14_fu_2195_p1) + signed(sext_ln41_13_fu_2191_p1));
    add_ln46_fu_2636_p2 <= std_logic_vector(unsigned(trunc_ln46_2_fu_2606_p4) + unsigned(zext_ln46_fu_2632_p1));
    and_ln20_fu_2045_p2 <= (xor_ln19_fu_2040_p2 and icmp_ln20_reg_3450_pp0_iter2_reg);
    and_ln28_fu_1638_p2 <= (xor_ln28_fu_1632_p2 and tmp_545_fu_1624_p3);
    and_ln33_3_fu_2021_p2 <= (xor_ln33_8_fu_2015_p2 and tmp_546_reg_3518);
    and_ln33_4_fu_2060_p2 <= (xor_ln20_fu_2054_p2 and or_ln33_2_fu_2026_p2);
    and_ln33_fu_2004_p2 <= (xor_ln33_5_fu_1982_p2 and or_ln33_fu_1998_p2);
    and_ln41_10_fu_2390_p2 <= (xor_ln41_8_fu_2384_p2 and tmp_550_fu_2204_p3);
    and_ln41_6_fu_2328_p2 <= (xor_ln41_5_fu_2322_p2 and icmp_ln41_fu_2286_p2);
    and_ln41_7_fu_2342_p2 <= (icmp_ln41_3_fu_2302_p2 and and_ln41_fu_2262_p2);
    and_ln41_8_fu_2366_p2 <= (xor_ln41_7_fu_2360_p2 and or_ln41_fu_2354_p2);
    and_ln41_9_fu_2372_p2 <= (tmp_553_fu_2248_p3 and select_ln41_4_fu_2334_p3);
    and_ln41_fu_2262_p2 <= (xor_ln41_fu_2256_p2 and tmp_552_fu_2230_p3);
    and_ln46_10_fu_2780_p2 <= (xor_ln46_8_fu_2774_p2 and tmp_555_fu_2598_p3);
    and_ln46_6_fu_2718_p2 <= (xor_ln46_5_fu_2712_p2 and icmp_ln46_fu_2678_p2);
    and_ln46_7_fu_2732_p2 <= (icmp_ln46_3_fu_2692_p2 and and_ln46_fu_2656_p2);
    and_ln46_8_fu_2756_p2 <= (xor_ln46_7_fu_2750_p2 and or_ln46_fu_2744_p2);
    and_ln46_9_fu_2762_p2 <= (tmp_558_fu_2642_p3 and select_ln46_4_fu_2724_p3);
    and_ln46_fu_2656_p2 <= (xor_ln46_fu_2650_p2 and tmp_557_fu_2624_p3);
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);
    ap_CS_fsm_pp0_stage1 <= ap_CS_fsm(1);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_01001_grp2_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter5, ap_block_state1_pp0_stage0_iter0, ap_block_state11_pp0_stage0_iter5_grp2)
    begin
                ap_block_pp0_stage0_01001_grp2 <= (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state1_pp0_stage0_iter0)) or ((ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state11_pp0_stage0_iter5_grp2)));
    end process;


    ap_block_pp0_stage0_11001_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter5, ap_block_state1_pp0_stage0_iter0, ap_block_state11_pp0_stage0_iter5_grp2)
    begin
                ap_block_pp0_stage0_11001 <= (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state1_pp0_stage0_iter0)) or ((ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state11_pp0_stage0_iter5_grp2)));
    end process;


    ap_block_pp0_stage0_11001_grp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_block_state1_pp0_stage0_iter0)
    begin
                ap_block_pp0_stage0_11001_grp0 <= ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state1_pp0_stage0_iter0));
    end process;


    ap_block_pp0_stage0_11001_grp2_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter5, ap_block_state1_pp0_stage0_iter0, ap_block_state11_pp0_stage0_iter5_grp2)
    begin
                ap_block_pp0_stage0_11001_grp2 <= (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state1_pp0_stage0_iter0)) or ((ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state11_pp0_stage0_iter5_grp2)));
    end process;

        ap_block_pp0_stage0_grp0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_grp2 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_subdone_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter5, ap_block_state1_pp0_stage0_iter0, ap_block_state11_pp0_stage0_iter5_grp2)
    begin
                ap_block_pp0_stage0_subdone <= (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state1_pp0_stage0_iter0)) or ((ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state11_pp0_stage0_iter5_grp2)));
    end process;


    ap_block_pp0_stage0_subdone_grp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_block_state1_pp0_stage0_iter0)
    begin
                ap_block_pp0_stage0_subdone_grp0 <= ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state1_pp0_stage0_iter0));
    end process;


    ap_block_pp0_stage1_11001_assign_proc : process(ap_block_state2_pp0_stage1_iter0_grp1, ap_enable_reg_pp0_iter0_reg, ap_done_reg)
    begin
                ap_block_pp0_stage1_11001 <= ((ap_done_reg = ap_const_logic_1) or ((ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state2_pp0_stage1_iter0_grp1)));
    end process;


    ap_block_pp0_stage1_11001_grp0_assign_proc : process(ap_done_reg)
    begin
                ap_block_pp0_stage1_11001_grp0 <= (ap_done_reg = ap_const_logic_1);
    end process;


    ap_block_pp0_stage1_11001_grp1_assign_proc : process(ap_block_state2_pp0_stage1_iter0_grp1, ap_enable_reg_pp0_iter0_reg, ap_done_reg)
    begin
                ap_block_pp0_stage1_11001_grp1 <= ((ap_done_reg = ap_const_logic_1) or ((ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state2_pp0_stage1_iter0_grp1)));
    end process;

        ap_block_pp0_stage1_grp0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage1_grp1 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage1_subdone_assign_proc : process(ap_block_state2_pp0_stage1_iter0_grp1, ap_enable_reg_pp0_iter0_reg, ap_done_reg)
    begin
                ap_block_pp0_stage1_subdone <= ((ap_done_reg = ap_const_logic_1) or ((ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state2_pp0_stage1_iter0_grp1)));
    end process;


    ap_block_pp0_stage1_subdone_grp0_assign_proc : process(ap_done_reg)
    begin
                ap_block_pp0_stage1_subdone_grp0 <= (ap_done_reg = ap_const_logic_1);
    end process;


    ap_block_state11_pp0_stage0_iter5_grp2_assign_proc : process(s_ssm_out_full_n, icmp_ln28_2_reg_3439_pp0_iter4_reg)
    begin
                ap_block_state11_pp0_stage0_iter5_grp2 <= ((s_ssm_out_full_n = ap_const_logic_0) and (icmp_ln28_2_reg_3439_pp0_iter4_reg = ap_const_lv1_1));
    end process;


    ap_block_state1_pp0_stage0_iter0_assign_proc : process(ap_done_reg)
    begin
                ap_block_state1_pp0_stage0_iter0 <= (ap_done_reg = ap_const_logic_1);
    end process;


    ap_block_state2_pp0_stage1_iter0_grp1_assign_proc : process(s_params_fwd_empty_n, ap_predicate_op154_read_state2)
    begin
                ap_block_state2_pp0_stage1_iter0_grp1 <= ((ap_predicate_op154_read_state2 = ap_const_boolean_1) and (s_params_fwd_empty_n = ap_const_logic_0));
    end process;


    ap_condition_694_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
                ap_condition_694 <= ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0));
    end process;


    ap_condition_exit_pp0_iter0_stage1_assign_proc : process(ap_CS_fsm_pp0_stage1, icmp_ln21_reg_3408, ap_enable_reg_pp0_iter0_reg, ap_block_pp0_stage1_subdone)
    begin
        if (((ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_subdone) and (icmp_ln21_reg_3408 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            ap_condition_exit_pp0_iter0_stage1 <= ap_const_logic_1;
        else 
            ap_condition_exit_pp0_iter0_stage1 <= ap_const_logic_0;
        end if; 
    end process;


    ap_condition_exit_pp0_iter4_stage0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter4, ap_block_pp0_stage0_subdone, icmp_ln21_reg_3408_pp0_iter3_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (icmp_ln21_reg_3408_pp0_iter3_reg = ap_const_lv1_1))) then 
            ap_condition_exit_pp0_iter4_stage0 <= ap_const_logic_1;
        else 
            ap_condition_exit_pp0_iter4_stage0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_done <= ap_done_sig;

    ap_done_int_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_done_reg, ap_block_pp0_stage0_subdone, ap_loop_exit_ready_pp0_iter4_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_loop_exit_ready_pp0_iter4_reg = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_done_int <= ap_const_logic_1;
        else 
            ap_done_int <= ap_done_reg;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);

    ap_enable_reg_pp0_iter0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0_reg, ap_start_int)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) then 
            ap_enable_reg_pp0_iter0 <= ap_start_int;
        else 
            ap_enable_reg_pp0_iter0 <= ap_enable_reg_pp0_iter0_reg;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_idle_pp0, ap_start_int)
    begin
        if (((ap_idle_pp0 = ap_const_logic_1) and (ap_start_int = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_enable_reg_pp0_iter5)
    begin
        if (((ap_enable_reg_pp0_iter5 = ap_const_logic_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_0to3_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3)
    begin
        if (((ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0_0to3 <= ap_const_logic_1;
        else 
            ap_idle_pp0_0to3 <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_1to5_assign_proc : process(ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_enable_reg_pp0_iter5)
    begin
        if (((ap_enable_reg_pp0_iter5 = ap_const_logic_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0))) then 
            ap_idle_pp0_1to5 <= ap_const_logic_1;
        else 
            ap_idle_pp0_1to5 <= ap_const_logic_0;
        end if; 
    end process;

    ap_loop_exit_ready <= ap_condition_exit_pp0_iter0_stage1;

    ap_loop_exit_ready_delayed_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_subdone, ap_condition_exit_pp0_iter0_stage1_pp0_iter2_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_logic_1 = ap_condition_exit_pp0_iter0_stage1_pp0_iter2_reg))) then 
            ap_loop_exit_ready_delayed <= ap_const_logic_1;
        else 
            ap_loop_exit_ready_delayed <= ap_const_logic_0;
        end if; 
    end process;


    ap_predicate_op154_read_state2_assign_proc : process(icmp_ln21_reg_3408, first_iter_0_reg_3417)
    begin
                ap_predicate_op154_read_state2 <= ((first_iter_0_reg_3417 = ap_const_lv1_1) and (icmp_ln21_reg_3408 = ap_const_lv1_0));
    end process;

    ap_ready <= ap_ready_sig;

    ap_ready_int_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_enable_reg_pp0_iter0_reg, ap_block_pp0_stage1_subdone)
    begin
        if (((ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            ap_ready_int <= ap_const_logic_1;
        else 
            ap_ready_int <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_allocacmp_d_load_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_loop_init, d_fu_380, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_loop_init = ap_const_logic_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_sig_allocacmp_d_load <= ap_const_lv6_0;
        else 
            ap_sig_allocacmp_d_load <= d_fu_380;
        end if; 
    end process;


    ap_sig_allocacmp_indvar_flatten_load_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_loop_init, ap_block_pp0_stage0, indvar_flatten_fu_384)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_loop_init = ap_const_logic_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_sig_allocacmp_indvar_flatten_load <= ap_const_lv10_0;
        else 
            ap_sig_allocacmp_indvar_flatten_load <= indvar_flatten_fu_384;
        end if; 
    end process;

    b_fu_1455_p17 <= "XXXXXXXXXXXXXXXXXX";
    c_fu_1761_p17 <= "XXXXXXXXXXXXXXXXXX";
    current_state_fu_2131_p17 <= "XXXXXXXXXXXXXXXXXX";
    decay_2_fu_2075_p10 <= ((tmp_540_reg_3443_pp0_iter2_reg & and_ln20_fu_2045_p2) & and_ln33_4_fu_2060_p2);
    decay_2_fu_2075_p6 <= 
        ap_const_lv18_1FFFF when (and_ln33_fu_2004_p2(0) = '1') else 
        ap_const_lv18_20000;
    decay_2_fu_2075_p9 <= "XXXXXXXXXXXXXXXXXX";
    decay_fu_1958_p2 <= std_logic_vector(unsigned(trunc_ln33_4_reg_3525) + unsigned(zext_ln33_6_fu_1955_p1));
    dt_fu_1416_p17 <= "XXXXXXXXXXXXXXXXXX";

    exp_lut_approx_ap_fixed_18_8_0_0_0_lut_values3_address0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, zext_ln26_fu_1558_p1, ap_block_pp0_stage0_grp0, zext_ln31_fu_1850_p1, ap_block_pp0_stage1_grp0)
    begin
        if ((ap_enable_reg_pp0_iter1 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1_grp0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                exp_lut_approx_ap_fixed_18_8_0_0_0_lut_values3_address0_local <= zext_ln31_fu_1850_p1(4 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_grp0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                exp_lut_approx_ap_fixed_18_8_0_0_0_lut_values3_address0_local <= zext_ln26_fu_1558_p1(4 - 1 downto 0);
            else 
                exp_lut_approx_ap_fixed_18_8_0_0_0_lut_values3_address0_local <= "XXXX";
            end if;
        else 
            exp_lut_approx_ap_fixed_18_8_0_0_0_lut_values3_address0_local <= "XXXX";
        end if; 
    end process;


    exp_lut_approx_ap_fixed_18_8_0_0_0_lut_values3_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage0_11001_grp0, ap_block_pp0_stage0_subdone_grp0_done_reg, ap_block_pp0_stage1_11001_grp0, ap_block_pp0_stage1_subdone_grp0_done_reg)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage1_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001_grp0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            exp_lut_approx_ap_fixed_18_8_0_0_0_lut_values3_ce0_local <= ap_const_logic_1;
        else 
            exp_lut_approx_ap_fixed_18_8_0_0_0_lut_values3_ce0_local <= ap_const_logic_0;
        end if; 
    end process;


    exp_lut_approx_ap_fixed_18_8_0_0_0_lut_values_2_address0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, zext_ln26_fu_1558_p1, ap_block_pp0_stage0_grp0, zext_ln31_fu_1850_p1, ap_block_pp0_stage1_grp0)
    begin
        if ((ap_enable_reg_pp0_iter1 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1_grp0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                exp_lut_approx_ap_fixed_18_8_0_0_0_lut_values_2_address0_local <= zext_ln31_fu_1850_p1(4 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_grp0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                exp_lut_approx_ap_fixed_18_8_0_0_0_lut_values_2_address0_local <= zext_ln26_fu_1558_p1(4 - 1 downto 0);
            else 
                exp_lut_approx_ap_fixed_18_8_0_0_0_lut_values_2_address0_local <= "XXXX";
            end if;
        else 
            exp_lut_approx_ap_fixed_18_8_0_0_0_lut_values_2_address0_local <= "XXXX";
        end if; 
    end process;


    exp_lut_approx_ap_fixed_18_8_0_0_0_lut_values_2_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage0_11001_grp0, ap_block_pp0_stage0_subdone_grp0_done_reg, ap_block_pp0_stage1_11001_grp0, ap_block_pp0_stage1_subdone_grp0_done_reg)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage1_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001_grp0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            exp_lut_approx_ap_fixed_18_8_0_0_0_lut_values_2_ce0_local <= ap_const_logic_1;
        else 
            exp_lut_approx_ap_fixed_18_8_0_0_0_lut_values_2_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    exp_lut_approx_ap_fixed_18_8_0_0_0_lut_values_34_load_2_cast_i_fu_1864_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(exp_lut_approx_ap_fixed_18_8_0_0_0_lut_values_2_q0),11));
    exp_lut_approx_ap_fixed_18_8_0_0_0_lut_values_34_load_cast_i_fu_1839_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(exp_lut_approx_ap_fixed_18_8_0_0_0_lut_values_2_q0),11));
    first_iter_0_fu_793_p2 <= "1" when (select_ln21_fu_785_p3 = ap_const_lv6_0) else "0";

    forward_int_stream_S6Params_0_stream_PixelVec_0_state_25_o_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter3, ap_CS_fsm_pp0_stage1, forward_int_stream_S6Params_0_stream_PixelVec_0_state_25_i, trunc_ln28_3_reg_3425_pp0_iter3_reg, icmp_ln31_reg_3435_pp0_iter3_reg, next_state_4_fu_2410_p3, ap_block_pp0_stage0_grp0, ap_block_pp0_stage1_grp0, ap_loop_init)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_grp0) and (ap_loop_init = ap_const_logic_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            forward_int_stream_S6Params_0_stream_PixelVec_0_state_25_o <= ap_const_lv18_0;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1_grp0) and (icmp_ln31_reg_3435_pp0_iter3_reg = ap_const_lv1_1) and (trunc_ln28_3_reg_3425_pp0_iter3_reg = ap_const_lv3_1) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            forward_int_stream_S6Params_0_stream_PixelVec_0_state_25_o <= next_state_4_fu_2410_p3;
        else 
            forward_int_stream_S6Params_0_stream_PixelVec_0_state_25_o <= forward_int_stream_S6Params_0_stream_PixelVec_0_state_25_i;
        end if; 
    end process;


    forward_int_stream_S6Params_0_stream_PixelVec_0_state_25_o_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter3, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage0_11001_grp0, trunc_ln28_3_reg_3425_pp0_iter3_reg, icmp_ln31_reg_3435_pp0_iter3_reg, ap_block_pp0_stage1_11001_grp0, ap_block_pp0_stage1_subdone_grp0_done_reg, ap_loop_init, ap_block_pp0_stage0_subdone_grp0_done_reg_iter0)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp0_done_reg_iter0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp0) and (ap_loop_init = ap_const_logic_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001_grp0) and (icmp_ln31_reg_3435_pp0_iter3_reg = ap_const_lv1_1) and (trunc_ln28_3_reg_3425_pp0_iter3_reg = ap_const_lv3_1) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)))) then 
            forward_int_stream_S6Params_0_stream_PixelVec_0_state_25_o_ap_vld <= ap_const_logic_1;
        else 
            forward_int_stream_S6Params_0_stream_PixelVec_0_state_25_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    forward_int_stream_S6Params_0_stream_PixelVec_0_state_26_o_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter3, ap_CS_fsm_pp0_stage1, forward_int_stream_S6Params_0_stream_PixelVec_0_state_26_i, trunc_ln28_3_reg_3425_pp0_iter3_reg, icmp_ln31_reg_3435_pp0_iter3_reg, next_state_4_fu_2410_p3, ap_block_pp0_stage0_grp0, ap_block_pp0_stage1_grp0, ap_loop_init)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_grp0) and (ap_loop_init = ap_const_logic_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            forward_int_stream_S6Params_0_stream_PixelVec_0_state_26_o <= ap_const_lv18_0;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1_grp0) and (icmp_ln31_reg_3435_pp0_iter3_reg = ap_const_lv1_1) and (trunc_ln28_3_reg_3425_pp0_iter3_reg = ap_const_lv3_2) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            forward_int_stream_S6Params_0_stream_PixelVec_0_state_26_o <= next_state_4_fu_2410_p3;
        else 
            forward_int_stream_S6Params_0_stream_PixelVec_0_state_26_o <= forward_int_stream_S6Params_0_stream_PixelVec_0_state_26_i;
        end if; 
    end process;


    forward_int_stream_S6Params_0_stream_PixelVec_0_state_26_o_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter3, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage0_11001_grp0, trunc_ln28_3_reg_3425_pp0_iter3_reg, icmp_ln31_reg_3435_pp0_iter3_reg, ap_block_pp0_stage1_11001_grp0, ap_block_pp0_stage1_subdone_grp0_done_reg, ap_loop_init, ap_block_pp0_stage0_subdone_grp0_done_reg_iter0)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp0_done_reg_iter0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp0) and (ap_loop_init = ap_const_logic_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001_grp0) and (icmp_ln31_reg_3435_pp0_iter3_reg = ap_const_lv1_1) and (trunc_ln28_3_reg_3425_pp0_iter3_reg = ap_const_lv3_2) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)))) then 
            forward_int_stream_S6Params_0_stream_PixelVec_0_state_26_o_ap_vld <= ap_const_logic_1;
        else 
            forward_int_stream_S6Params_0_stream_PixelVec_0_state_26_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    forward_int_stream_S6Params_0_stream_PixelVec_0_state_27_o_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter3, ap_CS_fsm_pp0_stage1, forward_int_stream_S6Params_0_stream_PixelVec_0_state_27_i, trunc_ln28_3_reg_3425_pp0_iter3_reg, icmp_ln31_reg_3435_pp0_iter3_reg, next_state_4_fu_2410_p3, ap_block_pp0_stage0_grp0, ap_block_pp0_stage1_grp0, ap_loop_init)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_grp0) and (ap_loop_init = ap_const_logic_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            forward_int_stream_S6Params_0_stream_PixelVec_0_state_27_o <= ap_const_lv18_0;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1_grp0) and (icmp_ln31_reg_3435_pp0_iter3_reg = ap_const_lv1_1) and (trunc_ln28_3_reg_3425_pp0_iter3_reg = ap_const_lv3_3) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            forward_int_stream_S6Params_0_stream_PixelVec_0_state_27_o <= next_state_4_fu_2410_p3;
        else 
            forward_int_stream_S6Params_0_stream_PixelVec_0_state_27_o <= forward_int_stream_S6Params_0_stream_PixelVec_0_state_27_i;
        end if; 
    end process;


    forward_int_stream_S6Params_0_stream_PixelVec_0_state_27_o_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter3, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage0_11001_grp0, trunc_ln28_3_reg_3425_pp0_iter3_reg, icmp_ln31_reg_3435_pp0_iter3_reg, ap_block_pp0_stage1_11001_grp0, ap_block_pp0_stage1_subdone_grp0_done_reg, ap_loop_init, ap_block_pp0_stage0_subdone_grp0_done_reg_iter0)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp0_done_reg_iter0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp0) and (ap_loop_init = ap_const_logic_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001_grp0) and (icmp_ln31_reg_3435_pp0_iter3_reg = ap_const_lv1_1) and (trunc_ln28_3_reg_3425_pp0_iter3_reg = ap_const_lv3_3) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)))) then 
            forward_int_stream_S6Params_0_stream_PixelVec_0_state_27_o_ap_vld <= ap_const_logic_1;
        else 
            forward_int_stream_S6Params_0_stream_PixelVec_0_state_27_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    forward_int_stream_S6Params_0_stream_PixelVec_0_state_28_o_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter3, ap_CS_fsm_pp0_stage1, forward_int_stream_S6Params_0_stream_PixelVec_0_state_28_i, trunc_ln28_3_reg_3425_pp0_iter3_reg, icmp_ln31_reg_3435_pp0_iter3_reg, next_state_4_fu_2410_p3, ap_block_pp0_stage0_grp0, ap_block_pp0_stage1_grp0, ap_loop_init)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_grp0) and (ap_loop_init = ap_const_logic_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            forward_int_stream_S6Params_0_stream_PixelVec_0_state_28_o <= ap_const_lv18_0;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1_grp0) and (icmp_ln31_reg_3435_pp0_iter3_reg = ap_const_lv1_1) and (trunc_ln28_3_reg_3425_pp0_iter3_reg = ap_const_lv3_4) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            forward_int_stream_S6Params_0_stream_PixelVec_0_state_28_o <= next_state_4_fu_2410_p3;
        else 
            forward_int_stream_S6Params_0_stream_PixelVec_0_state_28_o <= forward_int_stream_S6Params_0_stream_PixelVec_0_state_28_i;
        end if; 
    end process;


    forward_int_stream_S6Params_0_stream_PixelVec_0_state_28_o_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter3, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage0_11001_grp0, trunc_ln28_3_reg_3425_pp0_iter3_reg, icmp_ln31_reg_3435_pp0_iter3_reg, ap_block_pp0_stage1_11001_grp0, ap_block_pp0_stage1_subdone_grp0_done_reg, ap_loop_init, ap_block_pp0_stage0_subdone_grp0_done_reg_iter0)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp0_done_reg_iter0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp0) and (ap_loop_init = ap_const_logic_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001_grp0) and (icmp_ln31_reg_3435_pp0_iter3_reg = ap_const_lv1_1) and (trunc_ln28_3_reg_3425_pp0_iter3_reg = ap_const_lv3_4) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)))) then 
            forward_int_stream_S6Params_0_stream_PixelVec_0_state_28_o_ap_vld <= ap_const_logic_1;
        else 
            forward_int_stream_S6Params_0_stream_PixelVec_0_state_28_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    forward_int_stream_S6Params_0_stream_PixelVec_0_state_29_o_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter3, ap_CS_fsm_pp0_stage1, forward_int_stream_S6Params_0_stream_PixelVec_0_state_29_i, trunc_ln28_3_reg_3425_pp0_iter3_reg, icmp_ln31_reg_3435_pp0_iter3_reg, next_state_4_fu_2410_p3, ap_block_pp0_stage0_grp0, ap_block_pp0_stage1_grp0, ap_loop_init)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_grp0) and (ap_loop_init = ap_const_logic_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            forward_int_stream_S6Params_0_stream_PixelVec_0_state_29_o <= ap_const_lv18_0;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1_grp0) and (icmp_ln31_reg_3435_pp0_iter3_reg = ap_const_lv1_1) and (trunc_ln28_3_reg_3425_pp0_iter3_reg = ap_const_lv3_5) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            forward_int_stream_S6Params_0_stream_PixelVec_0_state_29_o <= next_state_4_fu_2410_p3;
        else 
            forward_int_stream_S6Params_0_stream_PixelVec_0_state_29_o <= forward_int_stream_S6Params_0_stream_PixelVec_0_state_29_i;
        end if; 
    end process;


    forward_int_stream_S6Params_0_stream_PixelVec_0_state_29_o_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter3, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage0_11001_grp0, trunc_ln28_3_reg_3425_pp0_iter3_reg, icmp_ln31_reg_3435_pp0_iter3_reg, ap_block_pp0_stage1_11001_grp0, ap_block_pp0_stage1_subdone_grp0_done_reg, ap_loop_init, ap_block_pp0_stage0_subdone_grp0_done_reg_iter0)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp0_done_reg_iter0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp0) and (ap_loop_init = ap_const_logic_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001_grp0) and (icmp_ln31_reg_3435_pp0_iter3_reg = ap_const_lv1_1) and (trunc_ln28_3_reg_3425_pp0_iter3_reg = ap_const_lv3_5) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)))) then 
            forward_int_stream_S6Params_0_stream_PixelVec_0_state_29_o_ap_vld <= ap_const_logic_1;
        else 
            forward_int_stream_S6Params_0_stream_PixelVec_0_state_29_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    forward_int_stream_S6Params_0_stream_PixelVec_0_state_30_o_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter3, ap_CS_fsm_pp0_stage1, forward_int_stream_S6Params_0_stream_PixelVec_0_state_30_i, trunc_ln28_3_reg_3425_pp0_iter3_reg, icmp_ln31_reg_3435_pp0_iter3_reg, next_state_4_fu_2410_p3, ap_block_pp0_stage0_grp0, ap_block_pp0_stage1_grp0, ap_loop_init)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_grp0) and (ap_loop_init = ap_const_logic_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            forward_int_stream_S6Params_0_stream_PixelVec_0_state_30_o <= ap_const_lv18_0;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1_grp0) and (icmp_ln31_reg_3435_pp0_iter3_reg = ap_const_lv1_1) and (trunc_ln28_3_reg_3425_pp0_iter3_reg = ap_const_lv3_6) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            forward_int_stream_S6Params_0_stream_PixelVec_0_state_30_o <= next_state_4_fu_2410_p3;
        else 
            forward_int_stream_S6Params_0_stream_PixelVec_0_state_30_o <= forward_int_stream_S6Params_0_stream_PixelVec_0_state_30_i;
        end if; 
    end process;


    forward_int_stream_S6Params_0_stream_PixelVec_0_state_30_o_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter3, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage0_11001_grp0, trunc_ln28_3_reg_3425_pp0_iter3_reg, icmp_ln31_reg_3435_pp0_iter3_reg, ap_block_pp0_stage1_11001_grp0, ap_block_pp0_stage1_subdone_grp0_done_reg, ap_loop_init, ap_block_pp0_stage0_subdone_grp0_done_reg_iter0)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp0_done_reg_iter0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp0) and (ap_loop_init = ap_const_logic_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001_grp0) and (icmp_ln31_reg_3435_pp0_iter3_reg = ap_const_lv1_1) and (trunc_ln28_3_reg_3425_pp0_iter3_reg = ap_const_lv3_6) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)))) then 
            forward_int_stream_S6Params_0_stream_PixelVec_0_state_30_o_ap_vld <= ap_const_logic_1;
        else 
            forward_int_stream_S6Params_0_stream_PixelVec_0_state_30_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    forward_int_stream_S6Params_0_stream_PixelVec_0_state_31_o_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter3, ap_CS_fsm_pp0_stage1, forward_int_stream_S6Params_0_stream_PixelVec_0_state_31_i, trunc_ln28_3_reg_3425_pp0_iter3_reg, icmp_ln31_reg_3435_pp0_iter3_reg, next_state_4_fu_2410_p3, ap_block_pp0_stage0_grp0, ap_block_pp0_stage1_grp0, ap_loop_init)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_grp0) and (ap_loop_init = ap_const_logic_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            forward_int_stream_S6Params_0_stream_PixelVec_0_state_31_o <= ap_const_lv18_0;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1_grp0) and (icmp_ln31_reg_3435_pp0_iter3_reg = ap_const_lv1_1) and (trunc_ln28_3_reg_3425_pp0_iter3_reg = ap_const_lv3_7) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            forward_int_stream_S6Params_0_stream_PixelVec_0_state_31_o <= next_state_4_fu_2410_p3;
        else 
            forward_int_stream_S6Params_0_stream_PixelVec_0_state_31_o <= forward_int_stream_S6Params_0_stream_PixelVec_0_state_31_i;
        end if; 
    end process;


    forward_int_stream_S6Params_0_stream_PixelVec_0_state_31_o_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter3, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage0_11001_grp0, trunc_ln28_3_reg_3425_pp0_iter3_reg, icmp_ln31_reg_3435_pp0_iter3_reg, ap_block_pp0_stage1_11001_grp0, ap_block_pp0_stage1_subdone_grp0_done_reg, ap_loop_init, ap_block_pp0_stage0_subdone_grp0_done_reg_iter0)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp0_done_reg_iter0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp0) and (ap_loop_init = ap_const_logic_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001_grp0) and (icmp_ln31_reg_3435_pp0_iter3_reg = ap_const_lv1_1) and (trunc_ln28_3_reg_3425_pp0_iter3_reg = ap_const_lv3_7) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)))) then 
            forward_int_stream_S6Params_0_stream_PixelVec_0_state_31_o_ap_vld <= ap_const_logic_1;
        else 
            forward_int_stream_S6Params_0_stream_PixelVec_0_state_31_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    forward_int_stream_S6Params_0_stream_PixelVec_0_state_o_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter3, ap_CS_fsm_pp0_stage1, forward_int_stream_S6Params_0_stream_PixelVec_0_state_i, trunc_ln28_3_reg_3425_pp0_iter3_reg, icmp_ln31_reg_3435_pp0_iter3_reg, next_state_4_fu_2410_p3, ap_block_pp0_stage0_grp0, ap_block_pp0_stage1_grp0, ap_loop_init)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_grp0) and (ap_loop_init = ap_const_logic_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            forward_int_stream_S6Params_0_stream_PixelVec_0_state_o <= ap_const_lv18_0;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1_grp0) and (icmp_ln31_reg_3435_pp0_iter3_reg = ap_const_lv1_1) and (trunc_ln28_3_reg_3425_pp0_iter3_reg = ap_const_lv3_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            forward_int_stream_S6Params_0_stream_PixelVec_0_state_o <= next_state_4_fu_2410_p3;
        else 
            forward_int_stream_S6Params_0_stream_PixelVec_0_state_o <= forward_int_stream_S6Params_0_stream_PixelVec_0_state_i;
        end if; 
    end process;


    forward_int_stream_S6Params_0_stream_PixelVec_0_state_o_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter3, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage0_11001_grp0, trunc_ln28_3_reg_3425_pp0_iter3_reg, icmp_ln31_reg_3435_pp0_iter3_reg, ap_block_pp0_stage1_11001_grp0, ap_block_pp0_stage1_subdone_grp0_done_reg, ap_loop_init, ap_block_pp0_stage0_subdone_grp0_done_reg_iter0)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp0_done_reg_iter0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp0) and (ap_loop_init = ap_const_logic_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001_grp0) and (icmp_ln31_reg_3435_pp0_iter3_reg = ap_const_lv1_1) and (trunc_ln28_3_reg_3425_pp0_iter3_reg = ap_const_lv3_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)))) then 
            forward_int_stream_S6Params_0_stream_PixelVec_0_state_o_ap_vld <= ap_const_logic_1;
        else 
            forward_int_stream_S6Params_0_stream_PixelVec_0_state_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    frac_2_fu_1658_p3 <= 
        select_ln28_3_fu_1650_p3 when (xor_ln28_2_fu_1644_p2(0) = '1') else 
        frac_fu_1620_p1;
    frac_fu_1620_p1 <= sub_ln28_fu_1606_p2(18 - 1 downto 0);
    icmp_ln20_fu_1502_p2 <= "1" when (signed(dt_fu_1416_p19) > signed(ap_const_lv18_2000)) else "0";
    icmp_ln21_fu_764_p2 <= "1" when (ap_sig_allocacmp_indvar_flatten_load = ap_const_lv10_200) else "0";
    icmp_ln28_2_fu_1357_p2 <= "1" when (add_ln28_fu_1352_p2 = ap_const_lv6_20) else "0";
    icmp_ln28_fu_779_p2 <= "1" when (ap_sig_allocacmp_d_load = ap_const_lv6_20) else "0";
    icmp_ln31_fu_817_p2 <= "1" when (tmp_539_fu_807_p4 = ap_const_lv3_0) else "0";
    icmp_ln41_3_fu_2302_p2 <= "1" when (tmp_s_fu_2292_p4 = ap_const_lv15_7FFF) else "0";
    icmp_ln41_4_fu_2308_p2 <= "1" when (tmp_s_fu_2292_p4 = ap_const_lv15_0) else "0";
    icmp_ln41_fu_2286_p2 <= "1" when (tmp_fu_2276_p4 = ap_const_lv14_3FFF) else "0";
    icmp_ln46_3_fu_2692_p2 <= "1" when (tmp_503_i_fu_2684_p3 = ap_const_lv8_FF) else "0";
    icmp_ln46_4_fu_2698_p2 <= "1" when (tmp_503_i_fu_2684_p3 = ap_const_lv8_0) else "0";
    icmp_ln46_fu_2678_p2 <= "1" when (tmp_502_i_fu_2670_p3 = ap_const_lv7_7F) else "0";
    lshr_ln_fu_1548_p4 <= scaled_2_fu_1522_p3(14 downto 11);
    next_state_3_fu_2242_p2 <= std_logic_vector(unsigned(next_state_fu_2212_p4) + unsigned(zext_ln41_fu_2238_p1));
    next_state_4_fu_2410_p3 <= 
        select_ln41_5_fu_2396_p3 when (or_ln41_4_fu_2404_p2(0) = '1') else 
        next_state_3_fu_2242_p2;
    next_state_fu_2212_p4 <= add_ln41_fu_2198_p2(37 downto 20);
    or_ln20_fu_2050_p2 <= (tmp_540_reg_3443_pp0_iter2_reg or icmp_ln20_reg_3450_pp0_iter2_reg);
    or_ln33_2_fu_2026_p2 <= (and_ln33_fu_2004_p2 or and_ln33_3_fu_2021_p2);
    or_ln33_4_fu_1976_p2 <= (xor_ln33_fu_1971_p2 or tmp_549_fu_1963_p3);
    or_ln33_5_fu_2010_p2 <= (tmp_549_fu_1963_p3 or tmp_548_reg_3535);
    or_ln33_fu_1998_p2 <= (xor_ln33_7_fu_1992_p2 or tmp_549_fu_1963_p3);
    or_ln41_3_fu_2378_p2 <= (and_ln41_9_fu_2372_p2 or and_ln41_7_fu_2342_p2);
    or_ln41_4_fu_2404_p2 <= (and_ln41_8_fu_2366_p2 or and_ln41_10_fu_2390_p2);
    or_ln41_fu_2354_p2 <= (xor_ln41_6_fu_2348_p2 or tmp_553_fu_2248_p3);
    or_ln46_2_fu_2786_p2 <= (and_ln46_8_fu_2756_p2 or and_ln46_10_fu_2780_p2);
    or_ln46_3_fu_2768_p2 <= (and_ln46_9_fu_2762_p2 or and_ln46_7_fu_2732_p2);
    or_ln46_fu_2744_p2 <= (xor_ln46_6_fu_2738_p2 or tmp_558_fu_2642_p3);
    out_vec_72_fu_420 <= ap_const_lv18_0;
    out_vec_73_fu_424 <= ap_const_lv18_0;
    out_vec_74_fu_428 <= ap_const_lv18_0;
    out_vec_75_fu_432 <= ap_const_lv18_0;
    out_vec_76_fu_436 <= ap_const_lv18_0;
    out_vec_77_fu_440 <= ap_const_lv18_0;
    out_vec_78_fu_444 <= ap_const_lv18_0;
    out_vec_79_fu_448 <= ap_const_lv18_0;
    out_vec_80_fu_452 <= ap_const_lv18_0;
    out_vec_81_fu_456 <= ap_const_lv18_0;
    out_vec_82_fu_460 <= ap_const_lv18_0;
    out_vec_83_fu_464 <= ap_const_lv18_0;
    out_vec_84_fu_468 <= ap_const_lv18_0;
    out_vec_85_fu_472 <= ap_const_lv18_0;
    out_vec_86_fu_476 <= ap_const_lv18_0;
    out_vec_87_fu_480 <= ap_const_lv18_0;
    out_vec_88_fu_484 <= ap_const_lv18_0;
    out_vec_89_fu_488 <= ap_const_lv18_0;
    out_vec_90_fu_492 <= ap_const_lv18_0;
    out_vec_91_fu_496 <= ap_const_lv18_0;
    out_vec_92_fu_500 <= ap_const_lv18_0;
    out_vec_93_fu_504 <= ap_const_lv18_0;
    out_vec_94_fu_508 <= ap_const_lv18_0;
    out_vec_95_fu_512 <= ap_const_lv18_0;
    out_vec_96_fu_2799_p3 <= 
        select_ln46_5_fu_2792_p3 when (or_ln46_2_reg_3561(0) = '1') else 
        add_ln46_reg_3551;
    p_delta_fu_878_p1 <= s_params_fwd_dout(18 - 1 downto 0);

    s_params_fwd_blk_n_assign_proc : process(ap_CS_fsm_pp0_stage1, s_params_fwd_empty_n, ap_predicate_op154_read_state2, ap_enable_reg_pp0_iter0_reg, ap_block_pp0_stage1_grp1)
    begin
        if (((ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_grp1) and (ap_predicate_op154_read_state2 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            s_params_fwd_blk_n <= s_params_fwd_empty_n;
        else 
            s_params_fwd_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    s_params_fwd_read_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_predicate_op154_read_state2, ap_enable_reg_pp0_iter0_reg, ap_block_pp0_stage1_11001_grp1)
    begin
        if (((ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001_grp1) and (ap_predicate_op154_read_state2 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            s_params_fwd_read <= ap_const_logic_1;
        else 
            s_params_fwd_read <= ap_const_logic_0;
        end if; 
    end process;


    s_ssm_out_blk_n_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter5, s_ssm_out_full_n, icmp_ln28_2_reg_3439_pp0_iter4_reg, ap_block_pp0_stage0_grp2)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_grp2) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (icmp_ln28_2_reg_3439_pp0_iter4_reg = ap_const_lv1_1))) then 
            s_ssm_out_blk_n <= s_ssm_out_full_n;
        else 
            s_ssm_out_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    s_ssm_out_din <= (((((((((((((((((((((((((((((((out_vec_95_fu_512 & out_vec_94_fu_508) & out_vec_93_fu_504) & out_vec_92_fu_500) & out_vec_91_fu_496) & out_vec_90_fu_492) & out_vec_89_fu_488) & out_vec_88_fu_484) & out_vec_87_fu_480) & out_vec_86_fu_476) & out_vec_85_fu_472) & out_vec_84_fu_468) & out_vec_83_fu_464) & out_vec_82_fu_460) & out_vec_81_fu_456) & out_vec_80_fu_452) & out_vec_79_fu_448) & out_vec_78_fu_444) & out_vec_77_fu_440) & out_vec_76_fu_436) & out_vec_75_fu_432) & out_vec_74_fu_428) & out_vec_73_fu_424) & out_vec_72_fu_420) & out_vec_71_fu_416) & out_vec_70_fu_412) & out_vec_69_fu_408) & out_vec_68_fu_404) & out_vec_67_fu_400) & out_vec_66_fu_396) & out_vec_65_fu_392) & out_vec_fu_388);

    s_ssm_out_write_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter5, icmp_ln28_2_reg_3439_pp0_iter4_reg, ap_block_pp0_stage0_11001_grp2)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp2) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (icmp_ln28_2_reg_3439_pp0_iter4_reg = ap_const_lv1_1))) then 
            s_ssm_out_write <= ap_const_logic_1;
        else 
            s_ssm_out_write <= ap_const_logic_0;
        end if; 
    end process;

    scaled_2_fu_1522_p3 <= 
        ap_const_lv18_1FFFF when (tmp_541_fu_1508_p3(0) = '1') else 
        scaled_fu_1516_p2;
    scaled_fu_1516_p2 <= std_logic_vector(shift_left(unsigned(dt_fu_1416_p19),to_integer(unsigned('0' & ap_const_lv18_1(18-1 downto 0)))));
    select_ln21_fu_785_p3 <= 
        ap_const_lv6_0 when (icmp_ln28_fu_779_p2(0) = '1') else 
        ap_sig_allocacmp_d_load;
    select_ln28_3_fu_1650_p3 <= 
        ap_const_lv18_1FFFF when (and_ln28_fu_1638_p2(0) = '1') else 
        ap_const_lv18_20000;
    select_ln28_fu_1590_p3 <= 
        ap_const_lv18_20000 when (tmp_543_fu_1564_p3(0) = '1') else 
        shl_ln_fu_1582_p3;
    select_ln41_4_fu_2334_p3 <= 
        and_ln41_6_fu_2328_p2 when (and_ln41_fu_2262_p2(0) = '1') else 
        icmp_ln41_3_fu_2302_p2;
    select_ln41_5_fu_2396_p3 <= 
        ap_const_lv18_1FFFF when (and_ln41_8_fu_2366_p2(0) = '1') else 
        ap_const_lv18_20000;
    select_ln41_fu_2314_p3 <= 
        icmp_ln41_3_fu_2302_p2 when (and_ln41_fu_2262_p2(0) = '1') else 
        icmp_ln41_4_fu_2308_p2;
    select_ln46_4_fu_2724_p3 <= 
        and_ln46_6_fu_2718_p2 when (and_ln46_fu_2656_p2(0) = '1') else 
        icmp_ln46_3_fu_2692_p2;
    select_ln46_5_fu_2792_p3 <= 
        ap_const_lv18_1FFFF when (and_ln46_8_reg_3556(0) = '1') else 
        ap_const_lv18_20000;
    select_ln46_fu_2704_p3 <= 
        icmp_ln46_3_fu_2692_p2 when (and_ln46_fu_2656_p2(0) = '1') else 
        icmp_ln46_4_fu_2698_p2;
        sext_ln41_13_fu_2191_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(shl_ln2_fu_2184_p3),53));

        sext_ln41_14_fu_2195_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(mul_ln41_4_reg_3508_pp0_iter2_reg),53));

    shl_ln1_fu_1900_p3 <= (y0_reg_3492 & ap_const_lv10_0);
    shl_ln2_fu_2184_p3 <= (mul_ln41_reg_3541 & ap_const_lv10_0);
    shl_ln_fu_1582_p3 <= (tmp_42_fu_1572_p4 & ap_const_lv10_0);
    sub_ln28_fu_1606_p2 <= std_logic_vector(unsigned(zext_ln28_fu_1598_p1) - unsigned(zext_ln28_2_fu_1602_p1));
    sub_ln33_fu_1881_p2 <= std_logic_vector(unsigned(zext_ln33_fu_1875_p1) - unsigned(zext_ln33_4_fu_1878_p1));
    tmp_42_fu_1572_p4 <= scaled_2_fu_1522_p3(17 downto 10);
    tmp_502_i_fu_2670_p3 <= mul_ln46_fu_2592_p2(35 downto 29);
    tmp_503_i_fu_2684_p3 <= mul_ln46_fu_2592_p2(35 downto 28);
    tmp_539_fu_807_p4 <= select_ln21_fu_785_p3(5 downto 3);
    tmp_541_fu_1508_p3 <= dt_fu_1416_p19(16 downto 16);
    tmp_543_fu_1564_p3 <= scaled_2_fu_1522_p3(17 downto 17);
    tmp_544_fu_1612_p3 <= sub_ln28_fu_1606_p2(18 downto 18);
    tmp_545_fu_1624_p3 <= sub_ln28_fu_1606_p2(17 downto 17);
    tmp_549_fu_1963_p3 <= decay_fu_1958_p2(17 downto 17);
    tmp_550_fu_2204_p3 <= add_ln41_fu_2198_p2(52 downto 52);
    tmp_551_fu_2222_p3 <= add_ln41_fu_2198_p2(19 downto 19);
    tmp_552_fu_2230_p3 <= add_ln41_fu_2198_p2(37 downto 37);
    tmp_553_fu_2248_p3 <= next_state_3_fu_2242_p2(17 downto 17);
    tmp_554_fu_2268_p3 <= add_ln41_fu_2198_p2(38 downto 38);
    tmp_555_fu_2598_p3 <= mul_ln46_fu_2592_p2(35 downto 35);
    tmp_556_fu_2616_p3 <= mul_ln46_fu_2592_p2(9 downto 9);
    tmp_557_fu_2624_p3 <= mul_ln46_fu_2592_p2(27 downto 27);
    tmp_558_fu_2642_p3 <= add_ln46_fu_2636_p2(17 downto 17);
    tmp_559_fu_2662_p3 <= mul_ln46_fu_2592_p2(28 downto 28);
    tmp_fu_2276_p4 <= add_ln41_fu_2198_p2(52 downto 39);
    tmp_s_fu_2292_p4 <= add_ln41_fu_2198_p2(52 downto 38);
    trunc_ln28_3_fu_803_p1 <= select_ln21_fu_785_p3(3 - 1 downto 0);
    trunc_ln28_fu_799_p1 <= select_ln21_fu_785_p3(5 - 1 downto 0);
    trunc_ln33_fu_1911_p1 <= mul_ln33_fu_1894_p2(29 - 1 downto 0);
    trunc_ln46_2_fu_2606_p4 <= mul_ln46_fu_2592_p2(27 downto 10);
    trunc_ln_fu_1530_p4 <= scaled_2_fu_1522_p3(14 downto 10);
    x_fu_1800_p17 <= "XXXXXXXXXXXXXXXXXX";
    xor_ln19_fu_2040_p2 <= (tmp_540_reg_3443_pp0_iter2_reg xor ap_const_lv1_1);
    xor_ln20_fu_2054_p2 <= (or_ln20_fu_2050_p2 xor ap_const_lv1_1);
    xor_ln28_2_fu_1644_p2 <= (tmp_545_fu_1624_p3 xor tmp_544_fu_1612_p3);
    xor_ln28_fu_1632_p2 <= (tmp_544_fu_1612_p3 xor ap_const_lv1_1);
    xor_ln33_5_fu_1982_p2 <= (tmp_546_reg_3518 xor ap_const_lv1_1);
    xor_ln33_6_fu_1987_p2 <= (tmp_546_reg_3518 xor ap_const_lv1_1);
    xor_ln33_7_fu_1992_p2 <= (xor_ln33_6_fu_1987_p2 xor or_ln33_4_fu_1976_p2);
    xor_ln33_8_fu_2015_p2 <= (or_ln33_5_fu_2010_p2 xor ap_const_lv1_1);
    xor_ln33_fu_1971_p2 <= (tmp_548_reg_3535 xor ap_const_lv1_1);
    xor_ln41_5_fu_2322_p2 <= (tmp_554_fu_2268_p3 xor ap_const_lv1_1);
    xor_ln41_6_fu_2348_p2 <= (select_ln41_fu_2314_p3 xor ap_const_lv1_1);
    xor_ln41_7_fu_2360_p2 <= (tmp_550_fu_2204_p3 xor ap_const_lv1_1);
    xor_ln41_8_fu_2384_p2 <= (or_ln41_3_fu_2378_p2 xor ap_const_lv1_1);
    xor_ln41_fu_2256_p2 <= (tmp_553_fu_2248_p3 xor ap_const_lv1_1);
    xor_ln46_5_fu_2712_p2 <= (tmp_559_fu_2662_p3 xor ap_const_lv1_1);
    xor_ln46_6_fu_2738_p2 <= (select_ln46_fu_2704_p3 xor ap_const_lv1_1);
    xor_ln46_7_fu_2750_p2 <= (tmp_555_fu_2598_p3 xor ap_const_lv1_1);
    xor_ln46_8_fu_2774_p2 <= (or_ln46_3_fu_2768_p2 xor ap_const_lv1_1);
    xor_ln46_fu_2650_p2 <= (tmp_558_fu_2642_p3 xor ap_const_lv1_1);
    y0_fu_1843_p3 <= 
        exp_lut_approx_ap_fixed_18_8_0_0_0_lut_values_34_load_cast_i_fu_1839_p1 when (tmp_542_reg_3456(0) = '1') else 
        exp_lut_approx_ap_fixed_18_8_0_0_0_lut_values3_q0;
    y1_fu_1868_p3 <= 
        exp_lut_approx_ap_fixed_18_8_0_0_0_lut_values3_q0 when (tmp_542_reg_3456(0) = '1') else 
        exp_lut_approx_ap_fixed_18_8_0_0_0_lut_values_34_load_2_cast_i_fu_1864_p1;
    zext_ln26_fu_1558_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(lshr_ln_fu_1548_p4),64));
    zext_ln28_2_fu_1602_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln28_fu_1590_p3),19));
    zext_ln28_fu_1598_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(scaled_2_fu_1522_p3),19));
    zext_ln31_fu_1850_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(lshr_ln4_reg_3477),64));
    zext_ln33_4_fu_1878_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(y0_reg_3492),12));
    zext_ln33_5_fu_1907_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln1_fu_1900_p3),29));
    zext_ln33_6_fu_1955_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_547_reg_3530),18));
    zext_ln33_fu_1875_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(y1_reg_3513),12));
    zext_ln41_fu_2238_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_551_fu_2222_p3),18));
    zext_ln46_fu_2632_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_556_fu_2616_p3),18));
end behav;
