{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1650928068864 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1650928068864 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr 25 19:07:48 2022 " "Processing started: Mon Apr 25 19:07:48 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1650928068864 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1650928068864 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE10_Standard_i2sound -c DE10_Standard_i2sound --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE10_Standard_i2sound -c DE10_Standard_i2sound --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1650928068864 ""}
{ "Info" "IQCU_OPT_MODE_DESCRIPTION" "Aggressive Performance timing performance increased logic area and compilation time " "Aggressive Performance optimization mode selected -- timing performance will be prioritized at the potential cost of increased logic area and compilation time" {  } {  } 0 16303 "%1!s! optimization mode selected -- %2!s! will be prioritized at the potential cost of %3!s!" 0 0 "Design Software" 0 -1 1650928069939 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1650928070021 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1650928070021 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "highpass_fir.v 1 1 " "Found 1 design units, including 1 entities, in source file highpass_fir.v" { { "Info" "ISGN_ENTITY_NAME" "1 highpass_FIR " "Found entity 1: highpass_FIR" {  } { { "highpass_FIR.v" "" { Text "C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound - Copy/highpass_FIR.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650928086813 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1650928086813 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/keytr.v 1 1 " "Found 1 design units, including 1 entities, in source file v/keytr.v" { { "Info" "ISGN_ENTITY_NAME" "1 keytr " "Found entity 1: keytr" {  } { { "v/keytr.v" "" { Text "C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound - Copy/v/keytr.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650928086821 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1650928086821 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/i2c.v 1 1 " "Found 1 design units, including 1 entities, in source file v/i2c.v" { { "Info" "ISGN_ENTITY_NAME" "1 i2c " "Found entity 1: i2c" {  } { { "v/i2c.v" "" { Text "C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound - Copy/v/i2c.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650928086829 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1650928086829 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/hex.v 1 1 " "Found 1 design units, including 1 entities, in source file v/hex.v" { { "Info" "ISGN_ENTITY_NAME" "1 HEX " "Found entity 1: HEX" {  } { { "v/HEX.v" "" { Text "C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound - Copy/v/HEX.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650928086837 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1650928086837 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/clock_500.v 1 1 " "Found 1 design units, including 1 entities, in source file v/clock_500.v" { { "Info" "ISGN_ENTITY_NAME" "1 CLOCK_500 " "Found entity 1: CLOCK_500" {  } { { "v/clock_500.v" "" { Text "C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound - Copy/v/clock_500.v" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650928086845 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1650928086845 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10_standard_i2sound.v 1 1 " "Found 1 design units, including 1 entities, in source file de10_standard_i2sound.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE10_Standard_i2sound " "Found entity 1: DE10_Standard_i2sound" {  } { { "DE10_Standard_i2sound.v" "" { Text "C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound - Copy/DE10_Standard_i2sound.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650928086861 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1650928086861 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DE10_Standard_i2sound " "Elaborating entity \"DE10_Standard_i2sound\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1650928086963 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "audio_out_reg DE10_Standard_i2sound.v(59) " "Verilog HDL warning at DE10_Standard_i2sound.v(59): object audio_out_reg used but never assigned" {  } { { "DE10_Standard_i2sound.v" "" { Text "C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound - Copy/DE10_Standard_i2sound.v" 59 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Design Software" 0 -1 1650928086971 "|DE10_Standard_i2sound"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "audio_out_reg 0 DE10_Standard_i2sound.v(59) " "Net \"audio_out_reg\" at DE10_Standard_i2sound.v(59) has no driver or initial value, using a default initial value '0'" {  } { { "DE10_Standard_i2sound.v" "" { Text "C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound - Copy/DE10_Standard_i2sound.v" 59 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Design Software" 0 -1 1650928086971 "|DE10_Standard_i2sound"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR\[8..0\] DE10_Standard_i2sound.v(21) " "Output port \"LEDR\[8..0\]\" at DE10_Standard_i2sound.v(21) has no driver" {  } { { "DE10_Standard_i2sound.v" "" { Text "C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound - Copy/DE10_Standard_i2sound.v" 21 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Design Software" 0 -1 1650928086971 "|DE10_Standard_i2sound"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX2 DE10_Standard_i2sound.v(26) " "Output port \"HEX2\" at DE10_Standard_i2sound.v(26) has no driver" {  } { { "DE10_Standard_i2sound.v" "" { Text "C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound - Copy/DE10_Standard_i2sound.v" 26 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Design Software" 0 -1 1650928086971 "|DE10_Standard_i2sound"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX3 DE10_Standard_i2sound.v(27) " "Output port \"HEX3\" at DE10_Standard_i2sound.v(27) has no driver" {  } { { "DE10_Standard_i2sound.v" "" { Text "C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound - Copy/DE10_Standard_i2sound.v" 27 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Design Software" 0 -1 1650928086971 "|DE10_Standard_i2sound"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX4 DE10_Standard_i2sound.v(28) " "Output port \"HEX4\" at DE10_Standard_i2sound.v(28) has no driver" {  } { { "DE10_Standard_i2sound.v" "" { Text "C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound - Copy/DE10_Standard_i2sound.v" 28 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Design Software" 0 -1 1650928086971 "|DE10_Standard_i2sound"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX5 DE10_Standard_i2sound.v(29) " "Output port \"HEX5\" at DE10_Standard_i2sound.v(29) has no driver" {  } { { "DE10_Standard_i2sound.v" "" { Text "C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound - Copy/DE10_Standard_i2sound.v" 29 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Design Software" 0 -1 1650928086971 "|DE10_Standard_i2sound"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "keytr keytr:u3 " "Elaborating entity \"keytr\" for hierarchy \"keytr:u3\"" {  } { { "DE10_Standard_i2sound.v" "u3" { Text "C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound - Copy/DE10_Standard_i2sound.v" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1650928087035 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 keytr.v(135) " "Verilog HDL assignment warning at keytr.v(135): truncated value with size 32 to match size of target (16)" {  } { { "v/keytr.v" "" { Text "C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound - Copy/v/keytr.v" 135 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1650928087035 "|DE10_Standard_i2sound|keytr:u3"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "counter keytr.v(66) " "Output port \"counter\" at keytr.v(66) has no driver" {  } { { "v/keytr.v" "" { Text "C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound - Copy/v/keytr.v" 66 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Design Software" 0 -1 1650928087035 "|DE10_Standard_i2sound|keytr:u3"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ON keytr.v(64) " "Output port \"ON\" at keytr.v(64) has no driver" {  } { { "v/keytr.v" "" { Text "C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound - Copy/v/keytr.v" 64 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Design Software" 0 -1 1650928087035 "|DE10_Standard_i2sound|keytr:u3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CLOCK_500 CLOCK_500:u1 " "Elaborating entity \"CLOCK_500\" for hierarchy \"CLOCK_500:u1\"" {  } { { "DE10_Standard_i2sound.v" "u1" { Text "C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound - Copy/DE10_Standard_i2sound.v" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1650928087043 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 clock_500.v(84) " "Verilog HDL assignment warning at clock_500.v(84): truncated value with size 32 to match size of target (1)" {  } { { "v/clock_500.v" "" { Text "C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound - Copy/v/clock_500.v" 84 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1650928087043 "|DE10_Standard_i2sound|CLOCK_500:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 clock_500.v(91) " "Verilog HDL assignment warning at clock_500.v(91): truncated value with size 32 to match size of target (11)" {  } { { "v/clock_500.v" "" { Text "C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound - Copy/v/clock_500.v" 91 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1650928087043 "|DE10_Standard_i2sound|CLOCK_500:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 clock_500.v(103) " "Verilog HDL assignment warning at clock_500.v(103): truncated value with size 32 to match size of target (6)" {  } { { "v/clock_500.v" "" { Text "C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound - Copy/v/clock_500.v" 103 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1650928087043 "|DE10_Standard_i2sound|CLOCK_500:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 clock_500.v(117) " "Verilog HDL assignment warning at clock_500.v(117): truncated value with size 32 to match size of target (5)" {  } { { "v/clock_500.v" "" { Text "C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound - Copy/v/clock_500.v" 117 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1650928087043 "|DE10_Standard_i2sound|CLOCK_500:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 clock_500.v(122) " "Verilog HDL assignment warning at clock_500.v(122): truncated value with size 32 to match size of target (4)" {  } { { "v/clock_500.v" "" { Text "C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound - Copy/v/clock_500.v" 122 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1650928087043 "|DE10_Standard_i2sound|CLOCK_500:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 clock_500.v(123) " "Verilog HDL assignment warning at clock_500.v(123): truncated value with size 32 to match size of target (7)" {  } { { "v/clock_500.v" "" { Text "C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound - Copy/v/clock_500.v" 123 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1650928087043 "|DE10_Standard_i2sound|CLOCK_500:u1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2c i2c:u2 " "Elaborating entity \"i2c\" for hierarchy \"i2c:u2\"" {  } { { "DE10_Standard_i2sound.v" "u2" { Text "C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound - Copy/DE10_Standard_i2sound.v" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1650928087051 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 i2c.v(86) " "Verilog HDL assignment warning at i2c.v(86): truncated value with size 32 to match size of target (1)" {  } { { "v/i2c.v" "" { Text "C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound - Copy/v/i2c.v" 86 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1650928087051 "|DE10_Standard_i2sound|i2c:u2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 i2c.v(85) " "Verilog HDL assignment warning at i2c.v(85): truncated value with size 32 to match size of target (1)" {  } { { "v/i2c.v" "" { Text "C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound - Copy/v/i2c.v" 85 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1650928087051 "|DE10_Standard_i2sound|i2c:u2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 i2c.v(110) " "Verilog HDL assignment warning at i2c.v(110): truncated value with size 32 to match size of target (6)" {  } { { "v/i2c.v" "" { Text "C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound - Copy/v/i2c.v" 110 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1650928087051 "|DE10_Standard_i2sound|i2c:u2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 i2c.v(144) " "Verilog HDL assignment warning at i2c.v(144): truncated value with size 32 to match size of target (1)" {  } { { "v/i2c.v" "" { Text "C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound - Copy/v/i2c.v" 144 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1650928087051 "|DE10_Standard_i2sound|i2c:u2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HEX HEX:u4 " "Elaborating entity \"HEX\" for hierarchy \"HEX:u4\"" {  } { { "DE10_Standard_i2sound.v" "u4" { Text "C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound - Copy/DE10_Standard_i2sound.v" 113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1650928087051 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "highpass_FIR highpass_FIR:u5 " "Elaborating entity \"highpass_FIR\" for hierarchy \"highpass_FIR:u5\"" {  } { { "DE10_Standard_i2sound.v" "u5" { Text "C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound - Copy/DE10_Standard_i2sound.v" 121 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1650928087062 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "49 24 highpass_FIR.v(502) " "Verilog HDL assignment warning at highpass_FIR.v(502): truncated value with size 49 to match size of target (24)" {  } { { "highpass_FIR.v" "" { Text "C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound - Copy/highpass_FIR.v" 502 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1650928087069 "|DE10_Standard_i2sound|highpass_FIR:u5"}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "AUD_I2C_DATA\[23\] " "Net \"AUD_I2C_DATA\[23\]\" is missing source, defaulting to GND" {  } { { "DE10_Standard_i2sound.v" "AUD_I2C_DATA\[23\]" { Text "C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound - Copy/DE10_Standard_i2sound.v" 53 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1650928087242 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "AUD_I2C_DATA\[22\] " "Net \"AUD_I2C_DATA\[22\]\" is missing source, defaulting to GND" {  } { { "DE10_Standard_i2sound.v" "AUD_I2C_DATA\[22\]" { Text "C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound - Copy/DE10_Standard_i2sound.v" 53 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1650928087242 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "AUD_I2C_DATA\[21\] " "Net \"AUD_I2C_DATA\[21\]\" is missing source, defaulting to GND" {  } { { "DE10_Standard_i2sound.v" "AUD_I2C_DATA\[21\]" { Text "C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound - Copy/DE10_Standard_i2sound.v" 53 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1650928087242 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "AUD_I2C_DATA\[20\] " "Net \"AUD_I2C_DATA\[20\]\" is missing source, defaulting to GND" {  } { { "DE10_Standard_i2sound.v" "AUD_I2C_DATA\[20\]" { Text "C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound - Copy/DE10_Standard_i2sound.v" 53 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1650928087242 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "AUD_I2C_DATA\[19\] " "Net \"AUD_I2C_DATA\[19\]\" is missing source, defaulting to GND" {  } { { "DE10_Standard_i2sound.v" "AUD_I2C_DATA\[19\]" { Text "C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound - Copy/DE10_Standard_i2sound.v" 53 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1650928087242 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "AUD_I2C_DATA\[18\] " "Net \"AUD_I2C_DATA\[18\]\" is missing source, defaulting to GND" {  } { { "DE10_Standard_i2sound.v" "AUD_I2C_DATA\[18\]" { Text "C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound - Copy/DE10_Standard_i2sound.v" 53 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1650928087242 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "AUD_I2C_DATA\[17\] " "Net \"AUD_I2C_DATA\[17\]\" is missing source, defaulting to GND" {  } { { "DE10_Standard_i2sound.v" "AUD_I2C_DATA\[17\]" { Text "C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound - Copy/DE10_Standard_i2sound.v" 53 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1650928087242 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "AUD_I2C_DATA\[16\] " "Net \"AUD_I2C_DATA\[16\]\" is missing source, defaulting to GND" {  } { { "DE10_Standard_i2sound.v" "AUD_I2C_DATA\[16\]" { Text "C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound - Copy/DE10_Standard_i2sound.v" 53 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1650928087242 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "AUD_I2C_DATA\[15\] " "Net \"AUD_I2C_DATA\[15\]\" is missing source, defaulting to GND" {  } { { "DE10_Standard_i2sound.v" "AUD_I2C_DATA\[15\]" { Text "C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound - Copy/DE10_Standard_i2sound.v" 53 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1650928087242 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "AUD_I2C_DATA\[14\] " "Net \"AUD_I2C_DATA\[14\]\" is missing source, defaulting to GND" {  } { { "DE10_Standard_i2sound.v" "AUD_I2C_DATA\[14\]" { Text "C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound - Copy/DE10_Standard_i2sound.v" 53 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1650928087242 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "AUD_I2C_DATA\[13\] " "Net \"AUD_I2C_DATA\[13\]\" is missing source, defaulting to GND" {  } { { "DE10_Standard_i2sound.v" "AUD_I2C_DATA\[13\]" { Text "C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound - Copy/DE10_Standard_i2sound.v" 53 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1650928087242 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "AUD_I2C_DATA\[12\] " "Net \"AUD_I2C_DATA\[12\]\" is missing source, defaulting to GND" {  } { { "DE10_Standard_i2sound.v" "AUD_I2C_DATA\[12\]" { Text "C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound - Copy/DE10_Standard_i2sound.v" 53 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1650928087242 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "AUD_I2C_DATA\[11\] " "Net \"AUD_I2C_DATA\[11\]\" is missing source, defaulting to GND" {  } { { "DE10_Standard_i2sound.v" "AUD_I2C_DATA\[11\]" { Text "C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound - Copy/DE10_Standard_i2sound.v" 53 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1650928087242 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "AUD_I2C_DATA\[10\] " "Net \"AUD_I2C_DATA\[10\]\" is missing source, defaulting to GND" {  } { { "DE10_Standard_i2sound.v" "AUD_I2C_DATA\[10\]" { Text "C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound - Copy/DE10_Standard_i2sound.v" 53 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1650928087242 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "AUD_I2C_DATA\[9\] " "Net \"AUD_I2C_DATA\[9\]\" is missing source, defaulting to GND" {  } { { "DE10_Standard_i2sound.v" "AUD_I2C_DATA\[9\]" { Text "C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound - Copy/DE10_Standard_i2sound.v" 53 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1650928087242 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "AUD_I2C_DATA\[8\] " "Net \"AUD_I2C_DATA\[8\]\" is missing source, defaulting to GND" {  } { { "DE10_Standard_i2sound.v" "AUD_I2C_DATA\[8\]" { Text "C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound - Copy/DE10_Standard_i2sound.v" 53 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1650928087242 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "AUD_I2C_DATA\[7\] " "Net \"AUD_I2C_DATA\[7\]\" is missing source, defaulting to GND" {  } { { "DE10_Standard_i2sound.v" "AUD_I2C_DATA\[7\]" { Text "C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound - Copy/DE10_Standard_i2sound.v" 53 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1650928087242 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "AUD_I2C_DATA\[6\] " "Net \"AUD_I2C_DATA\[6\]\" is missing source, defaulting to GND" {  } { { "DE10_Standard_i2sound.v" "AUD_I2C_DATA\[6\]" { Text "C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound - Copy/DE10_Standard_i2sound.v" 53 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1650928087242 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "AUD_I2C_DATA\[5\] " "Net \"AUD_I2C_DATA\[5\]\" is missing source, defaulting to GND" {  } { { "DE10_Standard_i2sound.v" "AUD_I2C_DATA\[5\]" { Text "C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound - Copy/DE10_Standard_i2sound.v" 53 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1650928087242 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "AUD_I2C_DATA\[4\] " "Net \"AUD_I2C_DATA\[4\]\" is missing source, defaulting to GND" {  } { { "DE10_Standard_i2sound.v" "AUD_I2C_DATA\[4\]" { Text "C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound - Copy/DE10_Standard_i2sound.v" 53 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1650928087242 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "AUD_I2C_DATA\[3\] " "Net \"AUD_I2C_DATA\[3\]\" is missing source, defaulting to GND" {  } { { "DE10_Standard_i2sound.v" "AUD_I2C_DATA\[3\]" { Text "C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound - Copy/DE10_Standard_i2sound.v" 53 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1650928087242 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "AUD_I2C_DATA\[2\] " "Net \"AUD_I2C_DATA\[2\]\" is missing source, defaulting to GND" {  } { { "DE10_Standard_i2sound.v" "AUD_I2C_DATA\[2\]" { Text "C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound - Copy/DE10_Standard_i2sound.v" 53 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1650928087242 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "AUD_I2C_DATA\[1\] " "Net \"AUD_I2C_DATA\[1\]\" is missing source, defaulting to GND" {  } { { "DE10_Standard_i2sound.v" "AUD_I2C_DATA\[1\]" { Text "C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound - Copy/DE10_Standard_i2sound.v" 53 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1650928087242 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "AUD_I2C_DATA\[0\] " "Net \"AUD_I2C_DATA\[0\]\" is missing source, defaulting to GND" {  } { { "DE10_Standard_i2sound.v" "AUD_I2C_DATA\[0\]" { Text "C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound - Copy/DE10_Standard_i2sound.v" 53 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1650928087242 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1650928087242 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "AUD_I2C_DATA\[23\] " "Net \"AUD_I2C_DATA\[23\]\" is missing source, defaulting to GND" {  } { { "DE10_Standard_i2sound.v" "AUD_I2C_DATA\[23\]" { Text "C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound - Copy/DE10_Standard_i2sound.v" 53 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1650928087242 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "AUD_I2C_DATA\[22\] " "Net \"AUD_I2C_DATA\[22\]\" is missing source, defaulting to GND" {  } { { "DE10_Standard_i2sound.v" "AUD_I2C_DATA\[22\]" { Text "C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound - Copy/DE10_Standard_i2sound.v" 53 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1650928087242 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "AUD_I2C_DATA\[21\] " "Net \"AUD_I2C_DATA\[21\]\" is missing source, defaulting to GND" {  } { { "DE10_Standard_i2sound.v" "AUD_I2C_DATA\[21\]" { Text "C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound - Copy/DE10_Standard_i2sound.v" 53 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1650928087242 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "AUD_I2C_DATA\[20\] " "Net \"AUD_I2C_DATA\[20\]\" is missing source, defaulting to GND" {  } { { "DE10_Standard_i2sound.v" "AUD_I2C_DATA\[20\]" { Text "C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound - Copy/DE10_Standard_i2sound.v" 53 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1650928087242 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "AUD_I2C_DATA\[19\] " "Net \"AUD_I2C_DATA\[19\]\" is missing source, defaulting to GND" {  } { { "DE10_Standard_i2sound.v" "AUD_I2C_DATA\[19\]" { Text "C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound - Copy/DE10_Standard_i2sound.v" 53 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1650928087242 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "AUD_I2C_DATA\[18\] " "Net \"AUD_I2C_DATA\[18\]\" is missing source, defaulting to GND" {  } { { "DE10_Standard_i2sound.v" "AUD_I2C_DATA\[18\]" { Text "C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound - Copy/DE10_Standard_i2sound.v" 53 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1650928087242 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "AUD_I2C_DATA\[17\] " "Net \"AUD_I2C_DATA\[17\]\" is missing source, defaulting to GND" {  } { { "DE10_Standard_i2sound.v" "AUD_I2C_DATA\[17\]" { Text "C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound - Copy/DE10_Standard_i2sound.v" 53 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1650928087242 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "AUD_I2C_DATA\[16\] " "Net \"AUD_I2C_DATA\[16\]\" is missing source, defaulting to GND" {  } { { "DE10_Standard_i2sound.v" "AUD_I2C_DATA\[16\]" { Text "C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound - Copy/DE10_Standard_i2sound.v" 53 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1650928087242 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "AUD_I2C_DATA\[15\] " "Net \"AUD_I2C_DATA\[15\]\" is missing source, defaulting to GND" {  } { { "DE10_Standard_i2sound.v" "AUD_I2C_DATA\[15\]" { Text "C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound - Copy/DE10_Standard_i2sound.v" 53 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1650928087242 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "AUD_I2C_DATA\[14\] " "Net \"AUD_I2C_DATA\[14\]\" is missing source, defaulting to GND" {  } { { "DE10_Standard_i2sound.v" "AUD_I2C_DATA\[14\]" { Text "C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound - Copy/DE10_Standard_i2sound.v" 53 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1650928087242 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "AUD_I2C_DATA\[13\] " "Net \"AUD_I2C_DATA\[13\]\" is missing source, defaulting to GND" {  } { { "DE10_Standard_i2sound.v" "AUD_I2C_DATA\[13\]" { Text "C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound - Copy/DE10_Standard_i2sound.v" 53 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1650928087242 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "AUD_I2C_DATA\[12\] " "Net \"AUD_I2C_DATA\[12\]\" is missing source, defaulting to GND" {  } { { "DE10_Standard_i2sound.v" "AUD_I2C_DATA\[12\]" { Text "C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound - Copy/DE10_Standard_i2sound.v" 53 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1650928087242 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "AUD_I2C_DATA\[11\] " "Net \"AUD_I2C_DATA\[11\]\" is missing source, defaulting to GND" {  } { { "DE10_Standard_i2sound.v" "AUD_I2C_DATA\[11\]" { Text "C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound - Copy/DE10_Standard_i2sound.v" 53 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1650928087242 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "AUD_I2C_DATA\[10\] " "Net \"AUD_I2C_DATA\[10\]\" is missing source, defaulting to GND" {  } { { "DE10_Standard_i2sound.v" "AUD_I2C_DATA\[10\]" { Text "C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound - Copy/DE10_Standard_i2sound.v" 53 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1650928087242 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "AUD_I2C_DATA\[9\] " "Net \"AUD_I2C_DATA\[9\]\" is missing source, defaulting to GND" {  } { { "DE10_Standard_i2sound.v" "AUD_I2C_DATA\[9\]" { Text "C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound - Copy/DE10_Standard_i2sound.v" 53 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1650928087242 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "AUD_I2C_DATA\[8\] " "Net \"AUD_I2C_DATA\[8\]\" is missing source, defaulting to GND" {  } { { "DE10_Standard_i2sound.v" "AUD_I2C_DATA\[8\]" { Text "C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound - Copy/DE10_Standard_i2sound.v" 53 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1650928087242 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "AUD_I2C_DATA\[7\] " "Net \"AUD_I2C_DATA\[7\]\" is missing source, defaulting to GND" {  } { { "DE10_Standard_i2sound.v" "AUD_I2C_DATA\[7\]" { Text "C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound - Copy/DE10_Standard_i2sound.v" 53 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1650928087242 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "AUD_I2C_DATA\[6\] " "Net \"AUD_I2C_DATA\[6\]\" is missing source, defaulting to GND" {  } { { "DE10_Standard_i2sound.v" "AUD_I2C_DATA\[6\]" { Text "C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound - Copy/DE10_Standard_i2sound.v" 53 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1650928087242 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "AUD_I2C_DATA\[5\] " "Net \"AUD_I2C_DATA\[5\]\" is missing source, defaulting to GND" {  } { { "DE10_Standard_i2sound.v" "AUD_I2C_DATA\[5\]" { Text "C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound - Copy/DE10_Standard_i2sound.v" 53 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1650928087242 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "AUD_I2C_DATA\[4\] " "Net \"AUD_I2C_DATA\[4\]\" is missing source, defaulting to GND" {  } { { "DE10_Standard_i2sound.v" "AUD_I2C_DATA\[4\]" { Text "C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound - Copy/DE10_Standard_i2sound.v" 53 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1650928087242 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "AUD_I2C_DATA\[3\] " "Net \"AUD_I2C_DATA\[3\]\" is missing source, defaulting to GND" {  } { { "DE10_Standard_i2sound.v" "AUD_I2C_DATA\[3\]" { Text "C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound - Copy/DE10_Standard_i2sound.v" 53 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1650928087242 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "AUD_I2C_DATA\[2\] " "Net \"AUD_I2C_DATA\[2\]\" is missing source, defaulting to GND" {  } { { "DE10_Standard_i2sound.v" "AUD_I2C_DATA\[2\]" { Text "C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound - Copy/DE10_Standard_i2sound.v" 53 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1650928087242 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "AUD_I2C_DATA\[1\] " "Net \"AUD_I2C_DATA\[1\]\" is missing source, defaulting to GND" {  } { { "DE10_Standard_i2sound.v" "AUD_I2C_DATA\[1\]" { Text "C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound - Copy/DE10_Standard_i2sound.v" 53 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1650928087242 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "AUD_I2C_DATA\[0\] " "Net \"AUD_I2C_DATA\[0\]\" is missing source, defaulting to GND" {  } { { "DE10_Standard_i2sound.v" "AUD_I2C_DATA\[0\]" { Text "C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound - Copy/DE10_Standard_i2sound.v" 53 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1650928087242 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1650928087242 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "AUD_I2C_DATA\[23\] " "Net \"AUD_I2C_DATA\[23\]\" is missing source, defaulting to GND" {  } { { "DE10_Standard_i2sound.v" "AUD_I2C_DATA\[23\]" { Text "C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound - Copy/DE10_Standard_i2sound.v" 53 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1650928087250 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "AUD_I2C_DATA\[22\] " "Net \"AUD_I2C_DATA\[22\]\" is missing source, defaulting to GND" {  } { { "DE10_Standard_i2sound.v" "AUD_I2C_DATA\[22\]" { Text "C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound - Copy/DE10_Standard_i2sound.v" 53 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1650928087250 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "AUD_I2C_DATA\[21\] " "Net \"AUD_I2C_DATA\[21\]\" is missing source, defaulting to GND" {  } { { "DE10_Standard_i2sound.v" "AUD_I2C_DATA\[21\]" { Text "C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound - Copy/DE10_Standard_i2sound.v" 53 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1650928087250 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "AUD_I2C_DATA\[20\] " "Net \"AUD_I2C_DATA\[20\]\" is missing source, defaulting to GND" {  } { { "DE10_Standard_i2sound.v" "AUD_I2C_DATA\[20\]" { Text "C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound - Copy/DE10_Standard_i2sound.v" 53 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1650928087250 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "AUD_I2C_DATA\[19\] " "Net \"AUD_I2C_DATA\[19\]\" is missing source, defaulting to GND" {  } { { "DE10_Standard_i2sound.v" "AUD_I2C_DATA\[19\]" { Text "C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound - Copy/DE10_Standard_i2sound.v" 53 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1650928087250 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "AUD_I2C_DATA\[18\] " "Net \"AUD_I2C_DATA\[18\]\" is missing source, defaulting to GND" {  } { { "DE10_Standard_i2sound.v" "AUD_I2C_DATA\[18\]" { Text "C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound - Copy/DE10_Standard_i2sound.v" 53 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1650928087250 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "AUD_I2C_DATA\[17\] " "Net \"AUD_I2C_DATA\[17\]\" is missing source, defaulting to GND" {  } { { "DE10_Standard_i2sound.v" "AUD_I2C_DATA\[17\]" { Text "C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound - Copy/DE10_Standard_i2sound.v" 53 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1650928087250 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "AUD_I2C_DATA\[16\] " "Net \"AUD_I2C_DATA\[16\]\" is missing source, defaulting to GND" {  } { { "DE10_Standard_i2sound.v" "AUD_I2C_DATA\[16\]" { Text "C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound - Copy/DE10_Standard_i2sound.v" 53 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1650928087250 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "AUD_I2C_DATA\[15\] " "Net \"AUD_I2C_DATA\[15\]\" is missing source, defaulting to GND" {  } { { "DE10_Standard_i2sound.v" "AUD_I2C_DATA\[15\]" { Text "C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound - Copy/DE10_Standard_i2sound.v" 53 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1650928087250 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "AUD_I2C_DATA\[14\] " "Net \"AUD_I2C_DATA\[14\]\" is missing source, defaulting to GND" {  } { { "DE10_Standard_i2sound.v" "AUD_I2C_DATA\[14\]" { Text "C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound - Copy/DE10_Standard_i2sound.v" 53 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1650928087250 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "AUD_I2C_DATA\[13\] " "Net \"AUD_I2C_DATA\[13\]\" is missing source, defaulting to GND" {  } { { "DE10_Standard_i2sound.v" "AUD_I2C_DATA\[13\]" { Text "C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound - Copy/DE10_Standard_i2sound.v" 53 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1650928087250 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "AUD_I2C_DATA\[12\] " "Net \"AUD_I2C_DATA\[12\]\" is missing source, defaulting to GND" {  } { { "DE10_Standard_i2sound.v" "AUD_I2C_DATA\[12\]" { Text "C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound - Copy/DE10_Standard_i2sound.v" 53 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1650928087250 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "AUD_I2C_DATA\[11\] " "Net \"AUD_I2C_DATA\[11\]\" is missing source, defaulting to GND" {  } { { "DE10_Standard_i2sound.v" "AUD_I2C_DATA\[11\]" { Text "C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound - Copy/DE10_Standard_i2sound.v" 53 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1650928087250 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "AUD_I2C_DATA\[10\] " "Net \"AUD_I2C_DATA\[10\]\" is missing source, defaulting to GND" {  } { { "DE10_Standard_i2sound.v" "AUD_I2C_DATA\[10\]" { Text "C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound - Copy/DE10_Standard_i2sound.v" 53 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1650928087250 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "AUD_I2C_DATA\[9\] " "Net \"AUD_I2C_DATA\[9\]\" is missing source, defaulting to GND" {  } { { "DE10_Standard_i2sound.v" "AUD_I2C_DATA\[9\]" { Text "C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound - Copy/DE10_Standard_i2sound.v" 53 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1650928087250 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "AUD_I2C_DATA\[8\] " "Net \"AUD_I2C_DATA\[8\]\" is missing source, defaulting to GND" {  } { { "DE10_Standard_i2sound.v" "AUD_I2C_DATA\[8\]" { Text "C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound - Copy/DE10_Standard_i2sound.v" 53 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1650928087250 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "AUD_I2C_DATA\[7\] " "Net \"AUD_I2C_DATA\[7\]\" is missing source, defaulting to GND" {  } { { "DE10_Standard_i2sound.v" "AUD_I2C_DATA\[7\]" { Text "C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound - Copy/DE10_Standard_i2sound.v" 53 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1650928087250 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "AUD_I2C_DATA\[6\] " "Net \"AUD_I2C_DATA\[6\]\" is missing source, defaulting to GND" {  } { { "DE10_Standard_i2sound.v" "AUD_I2C_DATA\[6\]" { Text "C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound - Copy/DE10_Standard_i2sound.v" 53 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1650928087250 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "AUD_I2C_DATA\[5\] " "Net \"AUD_I2C_DATA\[5\]\" is missing source, defaulting to GND" {  } { { "DE10_Standard_i2sound.v" "AUD_I2C_DATA\[5\]" { Text "C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound - Copy/DE10_Standard_i2sound.v" 53 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1650928087250 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "AUD_I2C_DATA\[4\] " "Net \"AUD_I2C_DATA\[4\]\" is missing source, defaulting to GND" {  } { { "DE10_Standard_i2sound.v" "AUD_I2C_DATA\[4\]" { Text "C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound - Copy/DE10_Standard_i2sound.v" 53 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1650928087250 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "AUD_I2C_DATA\[3\] " "Net \"AUD_I2C_DATA\[3\]\" is missing source, defaulting to GND" {  } { { "DE10_Standard_i2sound.v" "AUD_I2C_DATA\[3\]" { Text "C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound - Copy/DE10_Standard_i2sound.v" 53 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1650928087250 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "AUD_I2C_DATA\[2\] " "Net \"AUD_I2C_DATA\[2\]\" is missing source, defaulting to GND" {  } { { "DE10_Standard_i2sound.v" "AUD_I2C_DATA\[2\]" { Text "C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound - Copy/DE10_Standard_i2sound.v" 53 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1650928087250 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "AUD_I2C_DATA\[1\] " "Net \"AUD_I2C_DATA\[1\]\" is missing source, defaulting to GND" {  } { { "DE10_Standard_i2sound.v" "AUD_I2C_DATA\[1\]" { Text "C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound - Copy/DE10_Standard_i2sound.v" 53 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1650928087250 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "AUD_I2C_DATA\[0\] " "Net \"AUD_I2C_DATA\[0\]\" is missing source, defaulting to GND" {  } { { "DE10_Standard_i2sound.v" "AUD_I2C_DATA\[0\]" { Text "C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound - Copy/DE10_Standard_i2sound.v" 53 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1650928087250 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1650928087250 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Design Software" 0 -1 1650928087379 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 98 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 98 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4776 " "Peak virtual memory: 4776 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1650928087446 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Apr 25 19:08:07 2022 " "Processing ended: Mon Apr 25 19:08:07 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1650928087446 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:19 " "Elapsed time: 00:00:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1650928087446 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:46 " "Total CPU time (on all processors): 00:00:46" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1650928087446 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1650928087446 ""}
