+---------------------------------------------------------------------+
|  Log file: mau.resources.log                                        |
|  Compiler version: 9.11.1                                           |
|  Created on: Fri Dec 26 20:28:44 2025                               |
|  Run ID: d3ec2832c0a1470c                                           |
+---------------------------------------------------------------------+


---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Stage Number | Exact Match Input xbar | Ternary Match Input xbar | Hash Bit | Hash Dist Unit | Gateway | SRAM | Map RAM | TCAM | VLIW Instr | Meter ALU | Stats ALU | Stash | Exact Match Search Bus | Exact Match Result Bus | Tind Result Bus | Action Data Bus Bytes | 8-bit Action Slots | 16-bit Action Slots | 32-bit Action Slots | Logical TableID |
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
|      0       |           12           |            0             |    72    |       2        |    3    |  4   |    0    |  0   |     4      |     0     |     0     |   1   |           2            |           2            |        4        |           10          |         0          |          0          |          0          |        6        |
|      1       |           30           |            0             |    65    |       5        |    3    |  3   |    3    |  0   |     2      |     1     |     0     |   0   |           2            |           3            |        0        |           12          |         0          |          0          |          0          |        3        |
|      2       |           36           |            0             |    55    |       5        |    4    |  10  |    10   |  0   |     3      |     4     |     0     |   0   |           2            |           4            |        1        |           13          |         0          |          0          |          0          |        5        |
|      3       |           19           |            4             |    83    |       3        |    3    |  9   |    4    |  1   |     3      |     2     |     0     |   1   |           2            |           4            |        2        |           10          |         0          |          0          |          0          |        6        |
|      4       |           16           |            0             |    51    |       1        |    2    |  8   |    4    |  0   |     2      |     2     |     0     |   1   |           2            |           3            |        1        |           8           |         0          |          0          |          0          |        4        |
|      5       |           6            |            0             |    11    |       1        |    1    |  2   |    2    |  0   |     2      |     1     |     0     |   0   |           1            |           1            |        2        |           0           |         0          |          0          |          0          |        3        |
|      6       |           14           |            0             |    11    |       1        |    2    |  4   |    4    |  0   |     1      |     2     |     0     |   0   |           1            |           2            |        0        |           4           |         0          |          0          |          0          |        2        |
|      7       |           0            |            4             |    0     |       0        |    0    |  1   |    0    |  1   |     2      |     0     |     0     |   0   |           0            |           0            |        1        |           0           |         0          |          0          |          0          |        1        |
|      8       |           11           |            0             |    11    |       1        |    2    |  4   |    4    |  0   |     2      |     2     |     0     |   0   |           2            |           2            |        3        |           4           |         0          |          0          |          0          |        3        |
|      9       |           11           |            4             |    11    |       1        |    6    |  5   |    4    |  1   |     5      |     2     |     0     |   0   |           4            |           4            |        3        |           3           |         0          |          0          |          0          |        9        |
|      10      |           23           |            0             |    13    |       1        |    10   |  4   |    4    |  0   |     5      |     2     |     0     |   0   |           9            |           2            |        6        |           0           |         0          |          0          |          0          |        10       |
|      11      |           0            |            0             |    0     |       0        |    0    |  0   |    0    |  0   |     0      |     0     |     0     |   0   |           0            |           0            |        0        |           0           |         0          |          0          |          0          |        0        |
|              |                        |                          |          |                |         |      |         |      |            |           |           |       |                        |                        |                 |                       |                    |                     |                     |                 |
|    Totals    |          178           |            12            |   383    |       21       |    36   |  54  |    39   |  3   |     31     |     18    |     0     |   3   |           27           |           27           |        23       |           64          |         0          |          0          |          0          |        52       |
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Stage Number | Exact Match Input xbar | Ternary Match Input xbar | Hash Bit | Hash Dist Unit | Gateway |  SRAM  | Map RAM |  TCAM | VLIW Instr | Meter ALU | Stats ALU | Stash | Exact Match Search Bus | Exact Match Result Bus | Tind Result Bus | Action Data Bus Bytes | 8-bit Action Slots | 16-bit Action Slots | 32-bit Action Slots | Logical TableID |
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
|      0       |         9.38%          |          0.00%           |  17.31%  |     33.33%     |  18.75% | 5.00%  |  0.00%  | 0.00% |   12.50%   |   0.00%   |   0.00%   | 6.25% |         12.50%         |         12.50%         |      25.00%     |         7.81%         |       0.00%        |        0.00%        |        0.00%        |      37.50%     |
|      1       |         23.44%         |          0.00%           |  15.62%  |     83.33%     |  18.75% | 3.75%  |  6.25%  | 0.00% |   6.25%    |   25.00%  |   0.00%   | 0.00% |         12.50%         |         18.75%         |      0.00%      |         9.38%         |       0.00%        |        0.00%        |        0.00%        |      18.75%     |
|      2       |         28.12%         |          0.00%           |  13.22%  |     83.33%     |  25.00% | 12.50% |  20.83% | 0.00% |   9.38%    |  100.00%  |   0.00%   | 0.00% |         12.50%         |         25.00%         |      6.25%      |         10.16%        |       0.00%        |        0.00%        |        0.00%        |      31.25%     |
|      3       |         14.84%         |          6.06%           |  19.95%  |     50.00%     |  18.75% | 11.25% |  8.33%  | 4.17% |   9.38%    |   50.00%  |   0.00%   | 6.25% |         12.50%         |         25.00%         |      12.50%     |         7.81%         |       0.00%        |        0.00%        |        0.00%        |      37.50%     |
|      4       |         12.50%         |          0.00%           |  12.26%  |     16.67%     |  12.50% | 10.00% |  8.33%  | 0.00% |   6.25%    |   50.00%  |   0.00%   | 6.25% |         12.50%         |         18.75%         |      6.25%      |         6.25%         |       0.00%        |        0.00%        |        0.00%        |      25.00%     |
|      5       |         4.69%          |          0.00%           |  2.64%   |     16.67%     |  6.25%  | 2.50%  |  4.17%  | 0.00% |   6.25%    |   25.00%  |   0.00%   | 0.00% |         6.25%          |         6.25%          |      12.50%     |         0.00%         |       0.00%        |        0.00%        |        0.00%        |      18.75%     |
|      6       |         10.94%         |          0.00%           |  2.64%   |     16.67%     |  12.50% | 5.00%  |  8.33%  | 0.00% |   3.12%    |   50.00%  |   0.00%   | 0.00% |         6.25%          |         12.50%         |      0.00%      |         3.12%         |       0.00%        |        0.00%        |        0.00%        |      12.50%     |
|      7       |         0.00%          |          6.06%           |  0.00%   |     0.00%      |  0.00%  | 1.25%  |  0.00%  | 4.17% |   6.25%    |   0.00%   |   0.00%   | 0.00% |         0.00%          |         0.00%          |      6.25%      |         0.00%         |       0.00%        |        0.00%        |        0.00%        |      6.25%      |
|      8       |         8.59%          |          0.00%           |  2.64%   |     16.67%     |  12.50% | 5.00%  |  8.33%  | 0.00% |   6.25%    |   50.00%  |   0.00%   | 0.00% |         12.50%         |         12.50%         |      18.75%     |         3.12%         |       0.00%        |        0.00%        |        0.00%        |      18.75%     |
|      9       |         8.59%          |          6.06%           |  2.64%   |     16.67%     |  37.50% | 6.25%  |  8.33%  | 4.17% |   15.62%   |   50.00%  |   0.00%   | 0.00% |         25.00%         |         25.00%         |      18.75%     |         2.34%         |       0.00%        |        0.00%        |        0.00%        |      56.25%     |
|      10      |         17.97%         |          0.00%           |  3.12%   |     16.67%     |  62.50% | 5.00%  |  8.33%  | 0.00% |   15.62%   |   50.00%  |   0.00%   | 0.00% |         56.25%         |         12.50%         |      37.50%     |         0.00%         |       0.00%        |        0.00%        |        0.00%        |      62.50%     |
|      11      |         0.00%          |          0.00%           |  0.00%   |     0.00%      |  0.00%  | 0.00%  |  0.00%  | 0.00% |   0.00%    |   0.00%   |   0.00%   | 0.00% |         0.00%          |         0.00%          |      0.00%      |         0.00%         |       0.00%        |        0.00%        |        0.00%        |      0.00%      |
|              |                        |                          |          |                |         |        |         |       |            |           |           |       |                        |                        |                 |                       |                    |                     |                     |                 |
|   Average    |         12.64%         |          1.65%           |  8.37%   |     31.82%     |  20.45% | 6.14%  |  7.39%  | 1.14% |   8.81%    |   40.91%  |   0.00%   | 1.70% |         15.34%         |         15.34%         |      13.07%     |         4.55%         |       0.00%        |        0.00%        |        0.00%        |      29.55%     |
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------


Allocated Resource Usage
--------------------------------------------------------------------------------------------------------------------------------------------------------
|                    Table                    | Stage  | Crossbar | Hash | Gateways | RAMs | TCAMs | Map  | Action |  VLIW |  Exm   |  Exm   |  Tind  |
|                     Name                    | Number |  Bytes   | Bits |          |      |       | RAMs |  Data  | Slots | Search | Result | Result |
|                                             |        |          |      |          |      |       |      |  Bus   |       |  Bus   |  Bus   |  Bus   |
|                                             |        |          |      |          |      |       |      | Bytes  |       |        |        |        |
--------------------------------------------------------------------------------------------------------------------------------------------------------
|         IngressParser.$PORT_METADATA        |   -1   |    0     |  0   |    0     |  0   |   0   |  0   |   0    |   0   |   0    |   0    |   0    |
|           Ingress.t_igr.tiForward           |   0    |    6     |  40  |    0     |  4   |   0   |  0   |   2    |   2   |   1    |   1    |   0    |
|                   cond-15                   |   0    |    1     |  0   |    1     |  0   |   0   |  0   |   0    |   0   |   1    |   0    |   0    |
|                   cond-16                   |   0    |    1     |  0   |    1     |  0   |   0   |  0   |   0    |   0   |   1    |   0    |   0    |
|        ingress_assign_const_to_phv_0        |   0    |    0     |  0   |    0     |  0   |   0   |  0   |   4    |   1   |   0    |   0    |   1    |
|                 tbl_fsmmf167                |   0    |    0     |  0   |    0     |  0   |   0   |  0   |   0    |   1   |   0    |   0    |   1    |
|                 tbl_fsmmf170                |   0    |    0     |  0   |    0     |  0   |   0   |  0   |   0    |   1   |   0    |   0    |   1    |
|            tbl_ingress_objects136           |   0    |    0     |  0   |    0     |  0   |   0   |  0   |   0    |   1   |   0    |   0    |   1    |
|                tbl_t_igr_aiTs               |   0    |    10    |  32  |    0     |  0   |   0   |  0   |   4    |   1   |   0    |   1    |   0    |
|            tbl_t_igr_aiTs-gateway           |   0    |    0     |  0   |    1     |  0   |   0   |  0   |   0    |   0   |   1    |   0    |   0    |
|       Ingress.bottlenecked_rate.lpf_2       |   1    |    2     |  0   |    0     |  3   |   0   |  3   |   0    |   0   |   0    |   0    |   0    |
|     tbl_bottlenecked_rate_read_cms_act2     |   1    |    26    |  22  |    0     |  0   |   0   |  0   |   4    |   1   |   0    |   1    |   0    |
| tbl_bottlenecked_rate_read_cms_act2-gateway |   1    |    0     |  0   |    1     |  0   |   0   |  0   |   0    |   0   |   1    |   0    |   0    |
|              tbl_t_igr_aiSetfid             |   1    |    13    |  11  |    0     |  0   |   0   |  0   |   4    |   1   |   0    |   1    |   0    |
|          tbl_t_igr_aiSetfid-gateway         |   1    |    0     |  0   |    1     |  0   |   0   |  0   |   0    |   0   |   1    |   0    |   0    |
|            tbl_t_igr_aiSetpktlen            |   1    |    4     |  32  |    0     |  0   |   0   |  0   |   4    |   1   |   0    |   1    |   0    |
|        tbl_t_igr_aiSetpktlen-gateway        |   1    |    0     |  0   |    1     |  0   |   0   |  0   |   0    |   0   |   1    |   0    |   0    |
|       Ingress.bottlenecked_rate.lpf_1       |   2    |    2     |  0   |    0     |  3   |   0   |  3   |   0    |   0   |   0    |   0    |   0    |
|       Ingress.bottlenecked_rate.lpf_3       |   2    |    2     |  0   |    0     |  3   |   0   |  3   |   0    |   0   |   0    |   0    |   0    |
|              Ingress.t_igr.riTs             |   2    |    4     |  0   |    0     |  2   |   0   |  2   |   0    |   0   |   0    |   0    |   0    |
|          Ingress.t_igr.riburstStage         |   2    |    0     |  0   |    0     |  2   |   0   |  2   |   0    |   0   |   0    |   0    |   0    |
|     tbl_bottlenecked_rate_read_cms_act1     |   2    |    26    |  22  |    0     |  0   |   0   |  0   |   4    |   1   |   0    |   1    |   0    |
| tbl_bottlenecked_rate_read_cms_act1-gateway |   2    |    0     |  0   |    1     |  0   |   0   |  0   |   0    |   0   |   1    |   0    |   0    |
|     tbl_bottlenecked_rate_read_cms_act3     |   2    |    26    |  22  |    0     |  0   |   0   |  0   |   4    |   1   |   0    |   1    |   0    |
| tbl_bottlenecked_rate_read_cms_act3-gateway |   2    |    0     |  0   |    1     |  0   |   0   |  0   |   0    |   0   |   1    |   0    |   0    |
|              tbl_t_igr_aiCaldT              |   2    |    2     |  11  |    0     |  0   |   0   |  0   |   4    |   1   |   0    |   1    |   0    |
|          tbl_t_igr_aiCaldT-gateway          |   2    |    0     |  0   |    1     |  0   |   0   |  0   |   0    |   0   |   1    |   0    |   0    |
|           tbl_t_igr_aiSetTableKey           |   2    |    0     |  0   |    0     |  0   |   0   |  0   |   0    |   1   |   0    |   0    |   1    |
|          tbl_t_igr_aiSetburstStage          |   2    |    0     |  0   |    0     |  0   |   0   |  0   |   1    |   1   |   0    |   1    |   0    |
|      tbl_t_igr_aiSetburstStage-gateway      |   2    |    0     |  0   |    1     |  0   |   0   |  0   |   0    |   0   |   1    |   0    |   0    |
|             Ingress.t_igr.fCount            |   3    |    2     |  0   |    0     |  2   |   0   |  2   |   0    |   0   |   0    |   0    |   0    |
|              Ingress.t_igr.ridt             |   3    |    4     |  0   |    0     |  2   |   0   |  2   |   0    |   0   |   0    |   0    |   0    |
|         Ingress.t_igr.tiCalc_log_dt         |   3    |    4     |  0   |    0     |  0   |   1   |  0   |   2    |   2   |   0    |   0    |   0    |
|      Ingress.t_igr.tiCalc_log_dt$action     |   3    |    0     |  0   |    0     |  1   |   0   |  0   |   0    |   0   |   0    |   0    |   0    |
|             Ingress.t_igr.tiRate            |   3    |    5     |  40  |    0     |  4   |   0   |  0   |   4    |   1   |   1    |   1    |   0    |
|                   cond-17                   |   3    |    1     |  0   |    1     |  0   |   0   |  0   |   0    |   0   |   1    |   0    |   1    |
|           tbl_Bottlenecked_Rate68           |   3    |    0     |  0   |    0     |  0   |   0   |  0   |   0    |   1   |   0    |   0    |   1    |
|              tbl_t_igr_aiFcount             |   3    |    2     |  11  |    0     |  0   |   0   |  0   |   0    |   1   |   0    |   1    |   0    |
|          tbl_t_igr_aiFcount-gateway         |   3    |    0     |  0   |    1     |  0   |   0   |  0   |   0    |   0   |   1    |   0    |   0    |
|              tbl_t_igr_aiTs_ms              |   3    |    10    |  32  |    0     |  0   |   0   |  0   |   4    |   1   |   0    |   1    |   0    |
|              tbl_t_igr_test_dt              |   3    |    0     |  0   |    0     |  0   |   0   |  0   |   0    |   1   |   0    |   1    |   0    |
|          tbl_t_igr_test_dt-gateway          |   3    |    0     |  0   |    1     |  0   |   0   |  0   |   0    |   0   |   1    |   0    |   0    |
|           Ingress.t_igr.ri_lograte          |   4    |    4     |  0   |    0     |  2   |   0   |  2   |   0    |   0   |   0    |   0    |   0    |
|            Ingress.t_igr.ri_ts_ms           |   4    |    4     |  0   |    0     |  2   |   0   |  2   |   0    |   0   |   0    |   0    |   0    |
|        Ingress.t_igr.tiCalc_dt_x_rate       |   4    |    6     |  40  |    0     |  4   |   0   |  0   |   4    |   1   |   1    |   1    |   0    |
|           tbl_Bottlenecked_Rate69           |   4    |    0     |  0   |    0     |  0   |   0   |  0   |   0    |   1   |   0    |   0    |   1    |
|            tbl_t_igr_aiCalburst_t           |   4    |    2     |  11  |    0     |  0   |   0   |  0   |   4    |   1   |   0    |   1    |   0    |
|        tbl_t_igr_aiCalburst_t-gateway       |   4    |    0     |  0   |    1     |  0   |   0   |  0   |   0    |   0   |   1    |   0    |   0    |
|             tbl_t_igr_test_rate             |   4    |    0     |  0   |    0     |  0   |   0   |  0   |   0    |   1   |   0    |   1    |   0    |
|         tbl_t_igr_test_rate-gateway         |   4    |    0     |  0   |    1     |  0   |   0   |  0   |   0    |   0   |   1    |   0    |   0    |
|          Ingress.t_igr.ri_dt_x_rate         |   5    |    4     |  0   |    0     |  2   |   0   |  2   |   0    |   0   |   0    |   0    |   0    |
|           tbl_Bottlenecked_Rate70           |   5    |    0     |  0   |    0     |  0   |   0   |  0   |   0    |   1   |   0    |   0    |   1    |
|   tbl_t_igr_aiCalc_pktlen_minus_dt_x_rate   |   5    |    0     |  0   |    0     |  0   |   0   |  0   |   0    |   1   |   0    |   0    |   1    |
|           tbl_t_igr_test_dt_x_rate          |   5    |    2     |  11  |    0     |  0   |   0   |  0   |   0    |   1   |   0    |   1    |   0    |
|       tbl_t_igr_test_dt_x_rate-gateway      |   5    |    0     |  0   |    1     |  0   |   0   |  0   |   0    |   0   |   1    |   0    |   0    |
|  Ingress.bottlenecked_rate.bottleneckedRate |   6    |    4     |  0   |    0     |  2   |   0   |  2   |   0    |   0   |   0    |   0    |   0    |
|              Ingress.t_igr.riRC             |   6    |    8     |  0   |    0     |  2   |   0   |  2   |   0    |   0   |   0    |   0    |   0    |
|           tbl_Bottlenecked_Rate73           |   6    |    0     |  0   |    0     |  0   |   0   |  0   |   0    |   1   |   0    |   1    |   0    |
|       tbl_Bottlenecked_Rate73-gateway       |   6    |    0     |  0   |    1     |  0   |   0   |  0   |   0    |   0   |   1    |   0    |   0    |
|              tbl_t_igr_aiSetRC              |   6    |    2     |  11  |    0     |  0   |   0   |  0   |   4    |   1   |   0    |   1    |   0    |
|          tbl_t_igr_aiSetRC-gateway          |   6    |    0     |  0   |    1     |  0   |   0   |  0   |   0    |   0   |   1    |   0    |   0    |
|            Ingress.t_igr.tiRC_nag           |   7    |    4     |  0   |    0     |  1   |   1   |  0   |   0    |   3   |   0    |   0    |   1    |
|          Ingress.t_igr.bottleneckF          |   8    |    0     |  0   |    0     |  2   |   0   |  2   |   0    |   0   |   0    |   0    |   0    |
|            Ingress.t_igr.ri_gapRC           |   8    |    4     |  0   |    0     |  2   |   0   |  2   |   0    |   0   |   0    |   0    |   0    |
|                   cond-18                   |   8    |    4     |  0   |    1     |  0   |   0   |  0   |   0    |   0   |   1    |   0    |   1    |
|                   cond-20                   |   8    |    1     |  0   |    1     |  0   |   0   |  0   |   0    |   0   |   1    |   0    |   1    |
|      tbl_t_igr_aiCal_RC_minus_threshold     |   8    |    0     |  0   |    0     |  0   |   0   |  0   |   0    |   1   |   0    |   0    |   1    |
|            tbl_t_igr_aiCalc_gapRC           |   8    |    2     |  11  |    0     |  0   |   0   |  0   |   4    |   1   |   0    |   1    |   0    |
|          tbl_t_igr_aiSetBottleneck          |   8    |    0     |  0   |    0     |  0   |   0   |  0   |   0    |   1   |   0    |   1    |   0    |
|         Ingress.t_igr.count_til_drop        |   9    |    2     |  0   |    0     |  2   |   0   |  2   |   0    |   0   |   0    |   0    |   0    |
|         Ingress.t_igr.count_til_ecn         |   9    |    2     |  0   |    0     |  2   |   0   |  2   |   0    |   0   |   0    |   0    |   0    |
|          Ingress.t_igr.tiGapRC_pos          |   9    |    4     |  0   |    0     |  1   |   1   |  0   |   0    |   3   |   0    |   0    |   1    |
|                   cond-19                   |   9    |    4     |  0   |    1     |  0   |   0   |  0   |   0    |   0   |   1    |   0    |   1    |
|                   cond-21                   |   9    |    1     |  0   |    1     |  0   |   0   |  0   |   0    |   0   |   1    |   0    |   0    |
|                   cond-26                   |   9    |    1     |  0   |    1     |  0   |   0   |  0   |   0    |   0   |   1    |   0    |   0    |
|                tbl_ingress79                |   9    |    0     |  0   |    0     |  0   |   0   |  0   |   0    |   1   |   0    |   0    |   1    |
|     tbl_t_igr_aiCalc_gap_minus_tolerance    |   9    |    0     |  0   |    0     |  0   |   0   |  0   |   0    |   1   |   0    |   0    |   1    |
|           tbl_t_igr_aiSetdropflag           |   9    |    0     |  0   |    0     |  0   |   0   |  0   |   1    |   1   |   0    |   1    |   0    |
|       tbl_t_igr_aiSetdropflag-gateway       |   9    |    0     |  0   |    1     |  0   |   0   |  0   |   0    |   0   |   1    |   0    |   0    |
|            tbl_t_igr_aiSetecnflag           |   9    |    2     |  11  |    0     |  0   |   0   |  0   |   2    |   1   |   0    |   1    |   0    |
|          tbl_t_igr_aiSetnodropflag          |   9    |    0     |  0   |    0     |  0   |   0   |  0   |   1    |   1   |   0    |   1    |   0    |
|      tbl_t_igr_aiSetnodropflag-gateway      |   9    |    0     |  0   |    1     |  0   |   0   |  0   |   0    |   0   |   1    |   0    |   0    |
|           tbl_t_igr_aiSetnoecnflag          |   9    |    0     |  0   |    0     |  0   |   0   |  0   |   2    |   1   |   0    |   1    |   0    |
|       tbl_t_igr_aiSetnoecnflag-gateway      |   9    |    0     |  0   |    1     |  0   |   0   |  0   |   0    |   0   |   1    |   0    |   0    |
|        Ingress.t_igr.ritestburstdrop        |   10   |    4     |  0   |    0     |  2   |   0   |  2   |   0    |   0   |   0    |   0    |   0    |
|          Ingress.t_igr.ritestgapRC          |   10   |    4     |  0   |    0     |  2   |   0   |  2   |   0    |   0   |   0    |   0    |   0    |
|                   cond-22                   |   10   |    1     |  0   |    1     |  0   |   0   |  0   |   0    |   0   |   1    |   0    |   0    |
|                   cond-23                   |   10   |    4     |  0   |    1     |  0   |   0   |  0   |   0    |   0   |   1    |   0    |   0    |
|                cond-23$split                |   10   |    5     |  1   |    1     |  0   |   0   |  0   |   0    |   0   |   1    |   0    |   0    |
|                   cond-24                   |   10   |    2     |  0   |    1     |  0   |   0   |  0   |   0    |   0   |   1    |   0    |   0    |
|                   cond-25                   |   10   |    1     |  0   |    1     |  0   |   0   |  0   |   0    |   0   |   1    |   0    |   0    |
|                   cond-27                   |   10   |    1     |  0   |    1     |  0   |   0   |  0   |   0    |   0   |   1    |   0    |   0    |
|                   cond-28                   |   10   |    4     |  0   |    1     |  0   |   0   |  0   |   0    |   0   |   1    |   0    |   0    |
|                cond-28$split                |   10   |    5     |  1   |    1     |  0   |   0   |  0   |   0    |   0   |   1    |   0    |   0    |
|                tbl_ingress100               |   10   |    0     |  0   |    0     |  0   |   0   |  0   |   0    |   1   |   0    |   0    |   1    |
|                tbl_ingress102               |   10   |    0     |  0   |    0     |  0   |   0   |  0   |   0    |   1   |   0    |   0    |   1    |
|                tbl_ingress105               |   10   |    0     |  0   |    0     |  0   |   0   |  0   |   0    |   1   |   0    |   0    |   1    |
|                tbl_ingress112               |   10   |    0     |  0   |    0     |  0   |   0   |  0   |   0    |   1   |   0    |   0    |   1    |
|                tbl_ingress114               |   10   |    0     |  0   |    0     |  0   |   0   |  0   |   0    |   1   |   0    |   0    |   1    |
|                tbl_ingress98                |   10   |    0     |  0   |    0     |  0   |   0   |  0   |   0    |   1   |   0    |   0    |   1    |
|           tbl_t_igr_test_burstdrop          |   10   |    0     |  0   |    0     |  0   |   0   |  0   |   0    |   1   |   0    |   1    |   0    |
|       tbl_t_igr_test_burstdrop-gateway      |   10   |    0     |  0   |    1     |  0   |   0   |  0   |   0    |   0   |   1    |   0    |   0    |
|             tbl_t_igr_test_gapRC            |   10   |    2     |  11  |    0     |  0   |   0   |  0   |   0    |   1   |   0    |   1    |   0    |
|         tbl_t_igr_test_gapRC-gateway        |   10   |    0     |  0   |    1     |  0   |   0   |  0   |   0    |   0   |   1    |   0    |   0    |
--------------------------------------------------------------------------------------------------------------------------------------------------------

