INFO: [VRFC 10-2263] Analyzing Verilog file "D:/DEV/ldis_task1/_DAFR_/vivado/ldis_task1_DAFR.sim/SPI_SIM/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DEV/ldis_task1/_DAFR_/vivado/ldis_task1_DAFR.srcs/sources_1/new/SampleController.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'SampleController'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DEV/ldis_task1/_DAFR_/vivado/ldis_task1_DAFR.srcs/sources_1/new/Sampling_Interface.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Sampling_Interface'
