

================================================================
== Vivado HLS Report for 'sc_status_module_getStatus_egress_out'
================================================================
* Date:           Sun Feb 23 22:01:00 2020

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        CNNAccel
* Solution:       default
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.00|     0.000|        0.62|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    0|    0|    0|    0|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       -|      -|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|      -|    -|
|Register         |        -|      -|       -|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|       0|      0|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      432|    360|  141120|  70560|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|       0|      0|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+---------+--------------+---------+
|      RTL Ports      | Dir | Bits| Protocol| Source Object|  C Type |
+---------------------+-----+-----+---------+--------------+---------+
|status_add           |  in |   32| ap_none |  status_add  | pointer |
|egress_out_0         | out |    8|  ap_vld | egress_out_0 | pointer |
|egress_out_0_ap_vld  | out |    1|  ap_vld | egress_out_0 | pointer |
|egress_out_1         | out |    8|  ap_vld | egress_out_1 | pointer |
|egress_out_1_ap_vld  | out |    1|  ap_vld | egress_out_1 | pointer |
|egress_out_2         | out |   32|  ap_vld | egress_out_2 | pointer |
|egress_out_2_ap_vld  | out |    1|  ap_vld | egress_out_2 | pointer |
+---------------------+-----+-----+---------+--------------+---------+

