# Description-of-Flops
Learn how to simulate and Implement D, JK, T Flip Flop using System-Verilog Description in Vivado.
The files are located in .srcs/sources_1/new for the design of the flop itself, the simulation file is in .srcs/sim_1/new.
