#! /usr/local/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 11;
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
S_0x7facfc706470 .scope module, "top_module_tb" "top_module_tb" 2 3;
 .timescale -9 -11;
P_0x7facfc7065e0 .param/l "period" 1 2 6, +C4<00000000000000000000000000010100>;
v0x7facfc718a80_0 .var "a", 2 0;
v0x7facfc718b30_0 .var "b", 2 0;
v0x7facfc718bc0_0 .var "cin", 0 0;
v0x7facfc718cb0_0 .net "cout", 2 0, L_0x7facfc71ac20;  1 drivers
v0x7facfc718d40_0 .var/i "mismatch_count", 31 0;
v0x7facfc718e10_0 .net "sum", 2 0, L_0x7facfc71aab0;  1 drivers
S_0x7facfc706700 .scope module, "UUT" "top_module" 2 18, 3 1 0, S_0x7facfc706470;
 .timescale 0 0;
    .port_info 0 /INPUT 3 "a";
    .port_info 1 /INPUT 3 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 3 "cout";
    .port_info 4 /OUTPUT 3 "sum";
v0x7facfc7186b0_0 .net "a", 2 0, v0x7facfc718a80_0;  1 drivers
v0x7facfc718740_0 .net "b", 2 0, v0x7facfc718b30_0;  1 drivers
v0x7facfc7187d0_0 .net "cin", 0 0, v0x7facfc718bc0_0;  1 drivers
v0x7facfc718880_0 .net "cout", 2 0, L_0x7facfc71ac20;  alias, 1 drivers
v0x7facfc718910_0 .net "sum", 2 0, L_0x7facfc71aab0;  alias, 1 drivers
L_0x7facfc719580 .part v0x7facfc718a80_0, 0, 1;
L_0x7facfc7196a0 .part v0x7facfc718b30_0, 0, 1;
L_0x7facfc719da0 .part v0x7facfc718a80_0, 1, 1;
L_0x7facfc719ec0 .part v0x7facfc718b30_0, 1, 1;
L_0x7facfc719fe0 .part L_0x7facfc71ac20, 0, 1;
L_0x7facfc71a6f0 .part v0x7facfc718a80_0, 2, 1;
L_0x7facfc71a890 .part v0x7facfc718b30_0, 2, 1;
L_0x7facfc71a2a0 .part L_0x7facfc71ac20, 1, 1;
L_0x7facfc71aab0 .concat8 [ 1 1 1 0], L_0x7facfc718f90, L_0x7facfc719830, L_0x7facfc71a120;
L_0x7facfc71ac20 .concat8 [ 1 1 1 0], L_0x7facfc719430, L_0x7facfc719c50, L_0x7facfc71a5a0;
S_0x7facfc7068f0 .scope module, "fa0" "full_adder" 3 8, 3 34 0, S_0x7facfc706700;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0x7facfc718ea0 .functor XOR 1, L_0x7facfc719580, L_0x7facfc7196a0, C4<0>, C4<0>;
L_0x7facfc718f90 .functor XOR 1, L_0x7facfc718ea0, v0x7facfc718bc0_0, C4<0>, C4<0>;
L_0x7facfc719080 .functor AND 1, L_0x7facfc719580, L_0x7facfc7196a0, C4<1>, C4<1>;
L_0x7facfc719190 .functor AND 1, L_0x7facfc7196a0, v0x7facfc718bc0_0, C4<1>, C4<1>;
L_0x7facfc7192a0 .functor OR 1, L_0x7facfc719080, L_0x7facfc719190, C4<0>, C4<0>;
L_0x7facfc7193c0 .functor AND 1, L_0x7facfc719580, v0x7facfc718bc0_0, C4<1>, C4<1>;
L_0x7facfc719430 .functor OR 1, L_0x7facfc7192a0, L_0x7facfc7193c0, C4<0>, C4<0>;
v0x7facfc706b60_0 .net *"_ivl_0", 0 0, L_0x7facfc718ea0;  1 drivers
v0x7facfc716c10_0 .net *"_ivl_10", 0 0, L_0x7facfc7193c0;  1 drivers
v0x7facfc716cb0_0 .net *"_ivl_4", 0 0, L_0x7facfc719080;  1 drivers
v0x7facfc716d60_0 .net *"_ivl_6", 0 0, L_0x7facfc719190;  1 drivers
v0x7facfc716e10_0 .net *"_ivl_8", 0 0, L_0x7facfc7192a0;  1 drivers
v0x7facfc716f00_0 .net "a", 0 0, L_0x7facfc719580;  1 drivers
v0x7facfc716fa0_0 .net "b", 0 0, L_0x7facfc7196a0;  1 drivers
v0x7facfc717040_0 .net "cin", 0 0, v0x7facfc718bc0_0;  alias, 1 drivers
v0x7facfc7170e0_0 .net "cout", 0 0, L_0x7facfc719430;  1 drivers
v0x7facfc7171f0_0 .net "sum", 0 0, L_0x7facfc718f90;  1 drivers
S_0x7facfc717300 .scope module, "fa1" "full_adder" 3 16, 3 34 0, S_0x7facfc706700;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0x7facfc7197c0 .functor XOR 1, L_0x7facfc719da0, L_0x7facfc719ec0, C4<0>, C4<0>;
L_0x7facfc719830 .functor XOR 1, L_0x7facfc7197c0, L_0x7facfc719fe0, C4<0>, C4<0>;
L_0x7facfc7198e0 .functor AND 1, L_0x7facfc719da0, L_0x7facfc719ec0, C4<1>, C4<1>;
L_0x7facfc7199f0 .functor AND 1, L_0x7facfc719ec0, L_0x7facfc719fe0, C4<1>, C4<1>;
L_0x7facfc719aa0 .functor OR 1, L_0x7facfc7198e0, L_0x7facfc7199f0, C4<0>, C4<0>;
L_0x7facfc719be0 .functor AND 1, L_0x7facfc719da0, L_0x7facfc719fe0, C4<1>, C4<1>;
L_0x7facfc719c50 .functor OR 1, L_0x7facfc719aa0, L_0x7facfc719be0, C4<0>, C4<0>;
v0x7facfc717540_0 .net *"_ivl_0", 0 0, L_0x7facfc7197c0;  1 drivers
v0x7facfc7175d0_0 .net *"_ivl_10", 0 0, L_0x7facfc719be0;  1 drivers
v0x7facfc717670_0 .net *"_ivl_4", 0 0, L_0x7facfc7198e0;  1 drivers
v0x7facfc717730_0 .net *"_ivl_6", 0 0, L_0x7facfc7199f0;  1 drivers
v0x7facfc7177e0_0 .net *"_ivl_8", 0 0, L_0x7facfc719aa0;  1 drivers
v0x7facfc7178d0_0 .net "a", 0 0, L_0x7facfc719da0;  1 drivers
v0x7facfc717970_0 .net "b", 0 0, L_0x7facfc719ec0;  1 drivers
v0x7facfc717a10_0 .net "cin", 0 0, L_0x7facfc719fe0;  1 drivers
v0x7facfc717ab0_0 .net "cout", 0 0, L_0x7facfc719c50;  1 drivers
v0x7facfc717bc0_0 .net "sum", 0 0, L_0x7facfc719830;  1 drivers
S_0x7facfc717cd0 .scope module, "fa2" "full_adder" 3 24, 3 34 0, S_0x7facfc706700;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0x7facfc719970 .functor XOR 1, L_0x7facfc71a6f0, L_0x7facfc71a890, C4<0>, C4<0>;
L_0x7facfc71a120 .functor XOR 1, L_0x7facfc719970, L_0x7facfc71a2a0, C4<0>, C4<0>;
L_0x7facfc71a210 .functor AND 1, L_0x7facfc71a6f0, L_0x7facfc71a890, C4<1>, C4<1>;
L_0x7facfc71a340 .functor AND 1, L_0x7facfc71a890, L_0x7facfc71a2a0, C4<1>, C4<1>;
L_0x7facfc71a3f0 .functor OR 1, L_0x7facfc71a210, L_0x7facfc71a340, C4<0>, C4<0>;
L_0x7facfc71a530 .functor AND 1, L_0x7facfc71a6f0, L_0x7facfc71a2a0, C4<1>, C4<1>;
L_0x7facfc71a5a0 .functor OR 1, L_0x7facfc71a3f0, L_0x7facfc71a530, C4<0>, C4<0>;
v0x7facfc717f10_0 .net *"_ivl_0", 0 0, L_0x7facfc719970;  1 drivers
v0x7facfc717fa0_0 .net *"_ivl_10", 0 0, L_0x7facfc71a530;  1 drivers
v0x7facfc718050_0 .net *"_ivl_4", 0 0, L_0x7facfc71a210;  1 drivers
v0x7facfc718110_0 .net *"_ivl_6", 0 0, L_0x7facfc71a340;  1 drivers
v0x7facfc7181c0_0 .net *"_ivl_8", 0 0, L_0x7facfc71a3f0;  1 drivers
v0x7facfc7182b0_0 .net "a", 0 0, L_0x7facfc71a6f0;  1 drivers
v0x7facfc718350_0 .net "b", 0 0, L_0x7facfc71a890;  1 drivers
v0x7facfc7183f0_0 .net "cin", 0 0, L_0x7facfc71a2a0;  1 drivers
v0x7facfc718490_0 .net "cout", 0 0, L_0x7facfc71a5a0;  1 drivers
v0x7facfc7185a0_0 .net "sum", 0 0, L_0x7facfc71a120;  1 drivers
    .scope S_0x7facfc706470;
T_0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7facfc718d40_0, 0, 32;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x7facfc718a80_0, 0, 3;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x7facfc718b30_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7facfc718bc0_0, 0, 1;
    %delay 2000, 0;
    %load/vec4 v0x7facfc718cb0_0;
    %cmpi/e 2, 0, 3;
    %flag_get/vec4 6;
    %jmp/0 T_0.2, 6;
    %load/vec4 v0x7facfc718e10_0;
    %pushi/vec4 5, 0, 3;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
T_0.2;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %vpi_call 2 27 "$display", "Mismatch at index 0: Inputs = [%b, %b, %b], Generated = [%b, %b], Reference = [%b, %b]", 3'b010, 3'b011, 1'b0, v0x7facfc718cb0_0, v0x7facfc718e10_0, 3'b010, 3'b101 {0 0 0};
    %load/vec4 v0x7facfc718d40_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7facfc718d40_0, 0, 32;
    %jmp T_0.1;
T_0.0 ;
    %vpi_call 2 32 "$display", "Test 0 passed!" {0 0 0};
T_0.1 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x7facfc718a80_0, 0, 3;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x7facfc718b30_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7facfc718bc0_0, 0, 1;
    %delay 2000, 0;
    %load/vec4 v0x7facfc718cb0_0;
    %cmpi/e 2, 0, 3;
    %flag_get/vec4 6;
    %jmp/0 T_0.5, 6;
    %load/vec4 v0x7facfc718e10_0;
    %pushi/vec4 5, 0, 3;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
T_0.5;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.3, 8;
    %vpi_call 2 39 "$display", "Mismatch at index 1: Inputs = [%b, %b, %b], Generated = [%b, %b], Reference = [%b, %b]", 3'b010, 3'b011, 1'b0, v0x7facfc718cb0_0, v0x7facfc718e10_0, 3'b010, 3'b101 {0 0 0};
    %load/vec4 v0x7facfc718d40_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7facfc718d40_0, 0, 32;
    %jmp T_0.4;
T_0.3 ;
    %vpi_call 2 44 "$display", "Test 1 passed!" {0 0 0};
T_0.4 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x7facfc718a80_0, 0, 3;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x7facfc718b30_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7facfc718bc0_0, 0, 1;
    %delay 2000, 0;
    %load/vec4 v0x7facfc718cb0_0;
    %cmpi/e 3, 0, 3;
    %flag_get/vec4 6;
    %jmp/0 T_0.8, 6;
    %load/vec4 v0x7facfc718e10_0;
    %pushi/vec4 6, 0, 3;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
T_0.8;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.6, 8;
    %vpi_call 2 51 "$display", "Mismatch at index 2: Inputs = [%b, %b, %b], Generated = [%b, %b], Reference = [%b, %b]", 3'b010, 3'b011, 1'b1, v0x7facfc718cb0_0, v0x7facfc718e10_0, 3'b011, 3'b110 {0 0 0};
    %load/vec4 v0x7facfc718d40_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7facfc718d40_0, 0, 32;
    %jmp T_0.7;
T_0.6 ;
    %vpi_call 2 56 "$display", "Test 2 passed!" {0 0 0};
T_0.7 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x7facfc718a80_0, 0, 3;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x7facfc718b30_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7facfc718bc0_0, 0, 1;
    %delay 2000, 0;
    %load/vec4 v0x7facfc718cb0_0;
    %cmpi/e 3, 0, 3;
    %flag_get/vec4 6;
    %jmp/0 T_0.11, 6;
    %load/vec4 v0x7facfc718e10_0;
    %pushi/vec4 6, 0, 3;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
T_0.11;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.9, 8;
    %vpi_call 2 63 "$display", "Mismatch at index 3: Inputs = [%b, %b, %b], Generated = [%b, %b], Reference = [%b, %b]", 3'b010, 3'b011, 1'b1, v0x7facfc718cb0_0, v0x7facfc718e10_0, 3'b011, 3'b110 {0 0 0};
    %load/vec4 v0x7facfc718d40_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7facfc718d40_0, 0, 32;
    %jmp T_0.10;
T_0.9 ;
    %vpi_call 2 68 "$display", "Test 3 passed!" {0 0 0};
T_0.10 ;
    %load/vec4 v0x7facfc718d40_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_0.12, 4;
    %vpi_call 2 72 "$display", "All tests passed!" {0 0 0};
    %jmp T_0.13;
T_0.12 ;
    %vpi_call 2 74 "$display", "%0d mismatches out of %0d total tests.", v0x7facfc718d40_0, 32'sb00000000000000000000000000000100 {0 0 0};
T_0.13 ;
    %vpi_call 2 75 "$finish" {0 0 0};
    %end;
    .thread T_0;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "hdlbits_testbenches/Adder3_0_tb.v";
    "Generate_Knowledge/modules/Adder3.v";
