
///////////////////////////////////
// Efinity Synthesis Started 
// Oct 05, 2024 21:00:19
///////////////////////////////////

[EFX-0011 VERI-WARNING] parameter 'DECOMPOSE_WRITE_MODE' becomes localparam in 'dpram_wrapper_mwm_f656f5dedc9e468aafbbd8c29bccb0b0' with formal parameter declaration list (VERI-1199) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip/bram_decompose.vh:4)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:109)
[EFX-0011 VERI-WARNING] port 'clk' is not connected on this instance (VERI-2435) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:142)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:109)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 13 (VERI-1209) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:1276)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 13 (VERI-1209) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:1277)
[EFX-0011 VERI-WARNING] actual bit length 12 differs from formal bit length 13 for port 'wr_datacount_o' (VERI-1330) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:104)
[EFX-0011 VERI-WARNING] actual bit length 12 differs from formal bit length 13 for port 'rd_datacount_o' (VERI-1330) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:107)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:89)
[EFX-0011 VERI-WARNING] expression size 27 truncated to fit in target size 12 (VERI-1209) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\divider_ip\divider_ip.v:363)
[EFX-0011 VERI-WARNING] expression size 27 truncated to fit in target size 17 (VERI-1209) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\rtl\Bilinear_interpolation\bilinear_interpolation.v:194)
[EFX-0011 VERI-WARNING] expression size 27 truncated to fit in target size 17 (VERI-1209) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\rtl\Bilinear_interpolation\bilinear_interpolation.v:195)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 1 (VERI-1209) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:1090)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 1 (VERI-1209) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:1091)
[EFX-0011 VERI-WARNING] input port 'clk' remains unconnected for this instance (VDB-1053) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:131)
[EFX-0011 VERI-WARNING] input port 'addr[11]' is not connected on this instance (VDB-1013) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:131)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 14 (VERI-1209) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:1276)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 14 (VERI-1209) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:1277)
[EFX-0011 VERI-WARNING] actual bit length 13 differs from formal bit length 14 for port 'wr_datacount_o' (VERI-1330) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:104)
[EFX-0011 VERI-WARNING] actual bit length 13 differs from formal bit length 14 for port 'rd_datacount_o' (VERI-1330) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:107)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:89)
[EFX-0011 VERI-WARNING] actual bit length 11 differs from formal bit length 13 for port 'x_pix_len' (VERI-1330) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\rtl\uart_control_output_top.v:130)
[EFX-0011 VERI-WARNING] actual bit length 11 differs from formal bit length 13 for port 'y_pix_len' (VERI-1330) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\rtl\uart_control_output_top.v:131)
[EFX-0008 WARNING] Top module not specified. 'uart_control_output_top' is used as top module for the design.
[EFX-0011 VERI-WARNING] Input/Inout Port clk_24M is unconnected and will be removed 

///////////////////////////////////
// Efinity Synthesis Started 
// Oct 05, 2024 21:02:09
///////////////////////////////////

[EFX-0011 VERI-WARNING] parameter 'DECOMPOSE_WRITE_MODE' becomes localparam in 'dpram_wrapper_mwm_f656f5dedc9e468aafbbd8c29bccb0b0' with formal parameter declaration list (VERI-1199) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip/bram_decompose.vh:4)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:109)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 13 (VERI-1209) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:1276)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 13 (VERI-1209) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:1277)
[EFX-0011 VERI-WARNING] actual bit length 12 differs from formal bit length 13 for port 'wr_datacount_o' (VERI-1330) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:104)
[EFX-0011 VERI-WARNING] actual bit length 12 differs from formal bit length 13 for port 'rd_datacount_o' (VERI-1330) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:107)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:89)
[EFX-0011 VERI-WARNING] expression size 27 truncated to fit in target size 12 (VERI-1209) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\divider_ip\divider_ip.v:363)
[EFX-0011 VERI-WARNING] expression size 27 truncated to fit in target size 17 (VERI-1209) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\rtl\Bilinear_interpolation\bilinear_interpolation.v:194)
[EFX-0011 VERI-WARNING] expression size 27 truncated to fit in target size 17 (VERI-1209) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\rtl\Bilinear_interpolation\bilinear_interpolation.v:195)
[EFX-0011 VERI-WARNING] port 'clk' is not connected on this instance (VERI-2435) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:142)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 1 (VERI-1209) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:1090)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 1 (VERI-1209) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:1091)
[EFX-0011 VERI-WARNING] input port 'clk' remains unconnected for this instance (VDB-1053) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:131)
[EFX-0011 VERI-WARNING] input port 'addr[11]' is not connected on this instance (VDB-1013) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:131)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:109)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 14 (VERI-1209) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:1276)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 14 (VERI-1209) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:1277)
[EFX-0011 VERI-WARNING] actual bit length 13 differs from formal bit length 14 for port 'wr_datacount_o' (VERI-1330) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:104)
[EFX-0011 VERI-WARNING] actual bit length 13 differs from formal bit length 14 for port 'rd_datacount_o' (VERI-1330) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:107)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:89)
[EFX-0200 WARNING] Removing redundant signal : bit_xor. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:312)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[31]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[30]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[29]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[28]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[27]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[26]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[25]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[24]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[23]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[22]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[21]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[20]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[19]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[18]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[17]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[16]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[15]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[14]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[13]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_bram.clk'. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:131)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_bram.addr[11]'. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:131)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_bram.addr[10]'. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:131)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_bram.addr[9]'. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:131)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_bram.addr[8]'. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:131)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_bram.addr[7]'. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:131)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_bram.addr[6]'. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:131)
[EFX-0266 WARNING] Module Instance 'ux_divider_ip' input pin tied to constant (reset=0).
[EFX-0266 WARNING] Module Instance 'uy_divider_ip' input pin tied to constant (reset=0).
[EFX-0266 WARNING] Module Instance 'u1_my_bram_ip' input pin tied to constant (we_b=0).
[EFX-0266 WARNING] Module Instance 'u1_my_bram_ip' input pin tied to constant (wdata_b[0]=0).
[EFX-0266 WARNING] Module Instance 'u1_my_bram_ip' input pin tied to constant (wdata_b[1]=0).
[EFX-0266 WARNING] Module Instance 'u1_my_bram_ip' input pin tied to constant (wdata_b[2]=0).
[EFX-0266 WARNING] Module Instance 'u1_my_bram_ip' input pin tied to constant (wdata_b[3]=0).
[EFX-0266 WARNING] Module Instance 'u1_my_bram_ip' input pin tied to constant (wdata_b[4]=0).
[EFX-0266 WARNING] Module Instance 'u1_my_bram_ip' input pin tied to constant (wdata_b[5]=0).
[EFX-0266 WARNING] Module Instance 'u1_my_bram_ip' input pin tied to constant (wdata_b[6]=0).
[EFX-0266 WARNING] Module Instance 'u1_my_bram_ip' input pin tied to constant (wdata_b[7]=0).
[EFX-0266 WARNING] Module Instance 'u2_my_bram_ip' input pin tied to constant (we_b=0).
[EFX-0266 WARNING] Module Instance 'u2_my_bram_ip' input pin tied to constant (wdata_b[0]=0).
[EFX-0266 WARNING] Module Instance 'u2_my_bram_ip' input pin tied to constant (wdata_b[1]=0).
[EFX-0266 WARNING] Module Instance 'u2_my_bram_ip' input pin tied to constant (wdata_b[2]=0).
[EFX-0266 WARNING] Module Instance 'u2_my_bram_ip' input pin tied to constant (wdata_b[3]=0).
[EFX-0266 WARNING] Module Instance 'u2_my_bram_ip' input pin tied to constant (wdata_b[4]=0).
[EFX-0266 WARNING] Module Instance 'u2_my_bram_ip' input pin tied to constant (wdata_b[5]=0).
[EFX-0266 WARNING] Module Instance 'u2_my_bram_ip' input pin tied to constant (wdata_b[6]=0).
[EFX-0266 WARNING] Module Instance 'u2_my_bram_ip' input pin tied to constant (wdata_b[7]=0).
[EFX-0266 WARNING] Module Instance 'u3_my_bram_ip' input pin tied to constant (we_b=0).
[EFX-0266 WARNING] Module Instance 'u3_my_bram_ip' input pin tied to constant (wdata_b[0]=0).
[EFX-0266 WARNING] Module Instance 'u3_my_bram_ip' input pin tied to constant (wdata_b[1]=0).
[EFX-0266 WARNING] Module Instance 'u3_my_bram_ip' input pin tied to constant (wdata_b[2]=0).
[EFX-0266 WARNING] Module Instance 'u3_my_bram_ip' input pin tied to constant (wdata_b[3]=0).
[EFX-0266 WARNING] Module Instance 'u3_my_bram_ip' input pin tied to constant (wdata_b[4]=0).
[EFX-0266 WARNING] Module Instance 'u3_my_bram_ip' input pin tied to constant (wdata_b[5]=0).
[EFX-0266 WARNING] Module Instance 'u3_my_bram_ip' input pin tied to constant (wdata_b[6]=0).
[EFX-0266 WARNING] Module Instance 'u3_my_bram_ip' input pin tied to constant (wdata_b[7]=0).
[EFX-0266 WARNING] Module Instance 'u4_my_bram_ip' input pin tied to constant (we_b=0).
[EFX-0266 WARNING] Module Instance 'u4_my_bram_ip' input pin tied to constant (wdata_b[0]=0).
[EFX-0266 WARNING] Module Instance 'u4_my_bram_ip' input pin tied to constant (wdata_b[1]=0).
[EFX-0266 WARNING] Module Instance 'u4_my_bram_ip' input pin tied to constant (wdata_b[2]=0).
[EFX-0266 WARNING] Module Instance 'u4_my_bram_ip' input pin tied to constant (wdata_b[3]=0).
[EFX-0266 WARNING] Module Instance 'u4_my_bram_ip' input pin tied to constant (wdata_b[4]=0).
[EFX-0266 WARNING] Module Instance 'u4_my_bram_ip' input pin tied to constant (wdata_b[5]=0).
[EFX-0266 WARNING] Module Instance 'u4_my_bram_ip' input pin tied to constant (wdata_b[6]=0).
[EFX-0266 WARNING] Module Instance 'u4_my_bram_ip' input pin tied to constant (wdata_b[7]=0).
[EFX-0011 VERI-WARNING] Input/Inout Port sys_clk_96M is unconnected and will be removed 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/red_interp/mult_234 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/red_interp/mult_235 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/red_interp/mult_236 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/red_interp/n2640_pp_0x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/red_interp/n2683_pp_0x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/red_interp/n2726_pp_0x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/red_interp/n2769_pp_0x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/red_interp/n2640_pp_1x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/red_interp/n2683_pp_1x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/red_interp/n2726_pp_1x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/red_interp/n2769_pp_1x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/green_interp/mult_233 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/green_interp/mult_234 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/green_interp/mult_235 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/green_interp/mult_236 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/green_interp/n2640_pp_0x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/green_interp/n2683_pp_0x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/green_interp/n2726_pp_0x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/green_interp/n2769_pp_0x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/green_interp/n2640_pp_1x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/green_interp/n2683_pp_1x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/green_interp/n2726_pp_1x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/green_interp/n2769_pp_1x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/blue_interp/mult_233 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/blue_interp/mult_234 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/blue_interp/mult_235 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/blue_interp/mult_236 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/blue_interp/n2640_pp_0x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/blue_interp/n2683_pp_0x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/blue_interp/n2726_pp_0x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/blue_interp/n2769_pp_0x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/blue_interp/n2640_pp_1x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/red_interp/mult_233 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/blue_interp/n2683_pp_1x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/blue_interp/n2726_pp_1x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/blue_interp/n2769_pp_1x0 is permanently disabled 

///////////////////////////////////
// Efinity Synthesis Started 
// Oct 05, 2024 21:06:13
///////////////////////////////////

[EFX-0011 VERI-WARNING] parameter 'DECOMPOSE_WRITE_MODE' becomes localparam in 'dpram_wrapper_mwm_f656f5dedc9e468aafbbd8c29bccb0b0' with formal parameter declaration list (VERI-1199) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip/bram_decompose.vh:4)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:109)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 13 (VERI-1209) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:1276)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 13 (VERI-1209) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:1277)
[EFX-0011 VERI-WARNING] actual bit length 12 differs from formal bit length 13 for port 'wr_datacount_o' (VERI-1330) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:104)
[EFX-0011 VERI-WARNING] actual bit length 12 differs from formal bit length 13 for port 'rd_datacount_o' (VERI-1330) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:107)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:89)
[EFX-0011 VERI-WARNING] expression size 27 truncated to fit in target size 12 (VERI-1209) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\divider_ip\divider_ip.v:363)
[EFX-0011 VERI-WARNING] expression size 27 truncated to fit in target size 17 (VERI-1209) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\rtl\Bilinear_interpolation\bilinear_interpolation.v:194)
[EFX-0011 VERI-WARNING] expression size 27 truncated to fit in target size 17 (VERI-1209) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\rtl\Bilinear_interpolation\bilinear_interpolation.v:195)
[EFX-0011 VERI-WARNING] port 'clk' is not connected on this instance (VERI-2435) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:142)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 1 (VERI-1209) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:1090)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 1 (VERI-1209) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:1091)
[EFX-0011 VERI-WARNING] input port 'clk' remains unconnected for this instance (VDB-1053) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:131)
[EFX-0011 VERI-WARNING] input port 'addr[11]' is not connected on this instance (VDB-1013) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:131)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:109)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 14 (VERI-1209) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:1276)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 14 (VERI-1209) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:1277)
[EFX-0011 VERI-WARNING] actual bit length 13 differs from formal bit length 14 for port 'wr_datacount_o' (VERI-1330) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:104)
[EFX-0011 VERI-WARNING] actual bit length 13 differs from formal bit length 14 for port 'rd_datacount_o' (VERI-1330) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:107)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:89)
[EFX-0200 WARNING] Removing redundant signal : bit_xor. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:312)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[31]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[30]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[29]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[28]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[27]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[26]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[25]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[24]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[23]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[22]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[21]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[20]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[19]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[18]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[17]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[16]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[15]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[14]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[13]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_bram.clk'. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:131)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_bram.addr[11]'. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:131)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_bram.addr[10]'. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:131)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_bram.addr[9]'. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:131)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_bram.addr[8]'. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:131)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_bram.addr[7]'. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:131)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_bram.addr[6]'. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:131)
[EFX-0266 WARNING] Module Instance 'ux_divider_ip' input pin tied to constant (reset=0).
[EFX-0266 WARNING] Module Instance 'uy_divider_ip' input pin tied to constant (reset=0).
[EFX-0266 WARNING] Module Instance 'u1_my_bram_ip' input pin tied to constant (we_b=0).
[EFX-0266 WARNING] Module Instance 'u1_my_bram_ip' input pin tied to constant (wdata_b[0]=0).
[EFX-0266 WARNING] Module Instance 'u1_my_bram_ip' input pin tied to constant (wdata_b[1]=0).
[EFX-0266 WARNING] Module Instance 'u1_my_bram_ip' input pin tied to constant (wdata_b[2]=0).
[EFX-0266 WARNING] Module Instance 'u1_my_bram_ip' input pin tied to constant (wdata_b[3]=0).
[EFX-0266 WARNING] Module Instance 'u1_my_bram_ip' input pin tied to constant (wdata_b[4]=0).
[EFX-0266 WARNING] Module Instance 'u1_my_bram_ip' input pin tied to constant (wdata_b[5]=0).
[EFX-0266 WARNING] Module Instance 'u1_my_bram_ip' input pin tied to constant (wdata_b[6]=0).
[EFX-0266 WARNING] Module Instance 'u1_my_bram_ip' input pin tied to constant (wdata_b[7]=0).
[EFX-0266 WARNING] Module Instance 'u2_my_bram_ip' input pin tied to constant (we_b=0).
[EFX-0266 WARNING] Module Instance 'u2_my_bram_ip' input pin tied to constant (wdata_b[0]=0).
[EFX-0266 WARNING] Module Instance 'u2_my_bram_ip' input pin tied to constant (wdata_b[1]=0).
[EFX-0266 WARNING] Module Instance 'u2_my_bram_ip' input pin tied to constant (wdata_b[2]=0).
[EFX-0266 WARNING] Module Instance 'u2_my_bram_ip' input pin tied to constant (wdata_b[3]=0).
[EFX-0266 WARNING] Module Instance 'u2_my_bram_ip' input pin tied to constant (wdata_b[4]=0).
[EFX-0266 WARNING] Module Instance 'u2_my_bram_ip' input pin tied to constant (wdata_b[5]=0).
[EFX-0266 WARNING] Module Instance 'u2_my_bram_ip' input pin tied to constant (wdata_b[6]=0).
[EFX-0266 WARNING] Module Instance 'u2_my_bram_ip' input pin tied to constant (wdata_b[7]=0).
[EFX-0266 WARNING] Module Instance 'u3_my_bram_ip' input pin tied to constant (we_b=0).
[EFX-0266 WARNING] Module Instance 'u3_my_bram_ip' input pin tied to constant (wdata_b[0]=0).
[EFX-0266 WARNING] Module Instance 'u3_my_bram_ip' input pin tied to constant (wdata_b[1]=0).
[EFX-0266 WARNING] Module Instance 'u3_my_bram_ip' input pin tied to constant (wdata_b[2]=0).
[EFX-0266 WARNING] Module Instance 'u3_my_bram_ip' input pin tied to constant (wdata_b[3]=0).
[EFX-0266 WARNING] Module Instance 'u3_my_bram_ip' input pin tied to constant (wdata_b[4]=0).
[EFX-0266 WARNING] Module Instance 'u3_my_bram_ip' input pin tied to constant (wdata_b[5]=0).
[EFX-0266 WARNING] Module Instance 'u3_my_bram_ip' input pin tied to constant (wdata_b[6]=0).
[EFX-0266 WARNING] Module Instance 'u3_my_bram_ip' input pin tied to constant (wdata_b[7]=0).
[EFX-0266 WARNING] Module Instance 'u4_my_bram_ip' input pin tied to constant (we_b=0).
[EFX-0266 WARNING] Module Instance 'u4_my_bram_ip' input pin tied to constant (wdata_b[0]=0).
[EFX-0266 WARNING] Module Instance 'u4_my_bram_ip' input pin tied to constant (wdata_b[1]=0).
[EFX-0266 WARNING] Module Instance 'u4_my_bram_ip' input pin tied to constant (wdata_b[2]=0).
[EFX-0266 WARNING] Module Instance 'u4_my_bram_ip' input pin tied to constant (wdata_b[3]=0).
[EFX-0266 WARNING] Module Instance 'u4_my_bram_ip' input pin tied to constant (wdata_b[4]=0).
[EFX-0266 WARNING] Module Instance 'u4_my_bram_ip' input pin tied to constant (wdata_b[5]=0).
[EFX-0266 WARNING] Module Instance 'u4_my_bram_ip' input pin tied to constant (wdata_b[6]=0).
[EFX-0266 WARNING] Module Instance 'u4_my_bram_ip' input pin tied to constant (wdata_b[7]=0).
[EFX-0011 VERI-WARNING] Input/Inout Port sys_clk_96M is unconnected and will be removed 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/red_interp/mult_234 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/red_interp/mult_235 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/red_interp/mult_236 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/red_interp/n2640_pp_0x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/red_interp/n2683_pp_0x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/red_interp/n2726_pp_0x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/red_interp/n2769_pp_0x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/red_interp/n2640_pp_1x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/red_interp/n2683_pp_1x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/red_interp/n2726_pp_1x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/red_interp/n2769_pp_1x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/green_interp/mult_233 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/green_interp/mult_234 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/green_interp/mult_235 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/green_interp/mult_236 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/green_interp/n2640_pp_0x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/green_interp/n2683_pp_0x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/green_interp/n2726_pp_0x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/green_interp/n2769_pp_0x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/green_interp/n2640_pp_1x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/green_interp/n2683_pp_1x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/green_interp/n2726_pp_1x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/green_interp/n2769_pp_1x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/blue_interp/mult_233 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/blue_interp/mult_234 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/blue_interp/mult_235 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/blue_interp/mult_236 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/blue_interp/n2640_pp_0x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/blue_interp/n2683_pp_0x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/blue_interp/n2726_pp_0x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/blue_interp/n2769_pp_0x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/blue_interp/n2640_pp_1x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/red_interp/mult_233 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/blue_interp/n2683_pp_1x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/blue_interp/n2726_pp_1x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/blue_interp/n2769_pp_1x0 is permanently disabled 

///////////////////////////////////
// Efinity Synthesis Started 
// Oct 05, 2024 21:12:28
///////////////////////////////////

[EFX-0011 VERI-WARNING] parameter 'DECOMPOSE_WRITE_MODE' becomes localparam in 'dpram_wrapper_mwm_f656f5dedc9e468aafbbd8c29bccb0b0' with formal parameter declaration list (VERI-1199) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip/bram_decompose.vh:4)
[EFX-0011 VERI-WARNING] actual bit length 11 differs from formal bit length 13 for port 'x_pix_len' (VERI-1330) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\rtl\uart_control_output_top.v:130)
[EFX-0011 VERI-WARNING] actual bit length 11 differs from formal bit length 13 for port 'y_pix_len' (VERI-1330) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\rtl\uart_control_output_top.v:131)
[EFX-0011 VERI-WARNING] Input/Inout Port clk_24M is unconnected and will be removed 

///////////////////////////////////
// Efinity Synthesis Started 
// Oct 05, 2024 21:22:05
///////////////////////////////////

[EFX-0011 VERI-WARNING] parameter 'DECOMPOSE_WRITE_MODE' becomes localparam in 'dpram_wrapper_mwm_f656f5dedc9e468aafbbd8c29bccb0b0' with formal parameter declaration list (VERI-1199) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip/bram_decompose.vh:4)
[EFX-0011 VERI-WARNING] expression size 27 truncated to fit in target size 12 (VERI-1209) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\divider_ip\divider_ip.v:363)
[EFX-0011 VERI-WARNING] expression size 27 truncated to fit in target size 17 (VERI-1209) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\rtl\Bilinear_interpolation\bilinear_interpolation.v:194)
[EFX-0011 VERI-WARNING] expression size 27 truncated to fit in target size 17 (VERI-1209) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\rtl\Bilinear_interpolation\bilinear_interpolation.v:195)
[EFX-0011 VERI-WARNING] port 'clk' is not connected on this instance (VERI-2435) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:142)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 1 (VERI-1209) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:1090)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 1 (VERI-1209) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:1091)
[EFX-0011 VERI-WARNING] input port 'clk' remains unconnected for this instance (VDB-1053) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:131)
[EFX-0011 VERI-WARNING] input port 'addr[11]' is not connected on this instance (VDB-1013) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:131)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:109)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 14 (VERI-1209) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:1276)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 14 (VERI-1209) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:1277)
[EFX-0011 VERI-WARNING] actual bit length 13 differs from formal bit length 14 for port 'wr_datacount_o' (VERI-1330) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:104)
[EFX-0011 VERI-WARNING] actual bit length 13 differs from formal bit length 14 for port 'rd_datacount_o' (VERI-1330) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:107)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:89)
[EFX-0200 WARNING] Removing redundant signal : genblk1.non_pipeline.sub_combi[0][28]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\divider_ip\divider_ip.v:236)
[EFX-0200 WARNING] Removing redundant signal : genblk1.non_pipeline.sub_combi[0][27]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\divider_ip\divider_ip.v:236)
[EFX-0200 WARNING] Removing redundant signal : genblk1.non_pipeline.sub_combi[0][26]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\divider_ip\divider_ip.v:236)
[EFX-0200 WARNING] Removing redundant signal : genblk1.non_pipeline.sub_combi[0][25]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\divider_ip\divider_ip.v:236)
[EFX-0200 WARNING] Removing redundant signal : genblk1.non_pipeline.sub_combi[0][24]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\divider_ip\divider_ip.v:236)
[EFX-0200 WARNING] Removing redundant signal : genblk1.non_pipeline.sub_combi[0][23]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\divider_ip\divider_ip.v:236)
[EFX-0200 WARNING] Removing redundant signal : genblk1.non_pipeline.sub_combi[0][22]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\divider_ip\divider_ip.v:236)
[EFX-0200 WARNING] Removing redundant signal : genblk1.non_pipeline.sub_combi[0][21]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\divider_ip\divider_ip.v:236)
[EFX-0200 WARNING] Removing redundant signal : genblk1.non_pipeline.sub_combi[0][20]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\divider_ip\divider_ip.v:236)
[EFX-0200 WARNING] Removing redundant signal : genblk1.non_pipeline.sub_combi[0][19]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\divider_ip\divider_ip.v:236)
[EFX-0200 WARNING] Removing redundant signal : genblk1.non_pipeline.sub_combi[0][18]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\divider_ip\divider_ip.v:236)
[EFX-0200 WARNING] Removing redundant signal : genblk1.non_pipeline.sub_combi[0][17]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\divider_ip\divider_ip.v:236)
[EFX-0200 WARNING] Removing redundant signal : genblk1.non_pipeline.sub_combi[0][16]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\divider_ip\divider_ip.v:236)
[EFX-0200 WARNING] Removing redundant signal : genblk1.non_pipeline.sub_combi[0][15]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\divider_ip\divider_ip.v:236)
[EFX-0200 WARNING] Removing redundant signal : genblk1.non_pipeline.sub_combi[0][14]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\divider_ip\divider_ip.v:236)
[EFX-0200 WARNING] Removing redundant signal : genblk1.non_pipeline.sub_combi[0][13]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\divider_ip\divider_ip.v:236)
[EFX-0200 WARNING] Removing redundant signal : genblk1.non_pipeline.sub_combi[0][12]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\divider_ip\divider_ip.v:236)
[EFX-0200 WARNING] Removing redundant signal : genblk1.non_pipeline.sub_combi[0][11]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\divider_ip\divider_ip.v:236)
[EFX-0200 WARNING] Removing redundant signal : genblk1.non_pipeline.sub_combi[0][10]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\divider_ip\divider_ip.v:236)
[EFX-0200 WARNING] Removing redundant signal : genblk1.non_pipeline.sub_combi[0][9]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\divider_ip\divider_ip.v:236)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_bram.clk'. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:131)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_bram.addr[11]'. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:131)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_bram.addr[10]'. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:131)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_bram.addr[9]'. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:131)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_bram.addr[8]'. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:131)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_bram.addr[7]'. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:131)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_bram.addr[6]'. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:131)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_bram.addr[5]'. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:131)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_bram.addr[4]'. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:131)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_bram.addr[3]'. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:131)
[EFX-0266 WARNING] Module Instance 'ux_divider_ip' input pin tied to constant (reset=0).
[EFX-0266 WARNING] Module Instance 'uy_divider_ip' input pin tied to constant (reset=0).
[EFX-0266 WARNING] Module Instance 'u1_my_bram_ip' input pin tied to constant (we_b=0).
[EFX-0266 WARNING] Module Instance 'u1_my_bram_ip' input pin tied to constant (wdata_b[0]=0).
[EFX-0266 WARNING] Module Instance 'u1_my_bram_ip' input pin tied to constant (wdata_b[1]=0).
[EFX-0266 WARNING] Module Instance 'u1_my_bram_ip' input pin tied to constant (wdata_b[2]=0).
[EFX-0266 WARNING] Module Instance 'u1_my_bram_ip' input pin tied to constant (wdata_b[3]=0).
[EFX-0266 WARNING] Module Instance 'u1_my_bram_ip' input pin tied to constant (wdata_b[4]=0).
[EFX-0266 WARNING] Module Instance 'u1_my_bram_ip' input pin tied to constant (wdata_b[5]=0).
[EFX-0266 WARNING] Module Instance 'u1_my_bram_ip' input pin tied to constant (wdata_b[6]=0).
[EFX-0266 WARNING] Module Instance 'u1_my_bram_ip' input pin tied to constant (wdata_b[7]=0).
[EFX-0266 WARNING] Module Instance 'u2_my_bram_ip' input pin tied to constant (we_b=0).
[EFX-0266 WARNING] Module Instance 'u2_my_bram_ip' input pin tied to constant (wdata_b[0]=0).
[EFX-0266 WARNING] Module Instance 'u2_my_bram_ip' input pin tied to constant (wdata_b[1]=0).
[EFX-0266 WARNING] Module Instance 'u2_my_bram_ip' input pin tied to constant (wdata_b[2]=0).
[EFX-0266 WARNING] Module Instance 'u2_my_bram_ip' input pin tied to constant (wdata_b[3]=0).
[EFX-0266 WARNING] Module Instance 'u2_my_bram_ip' input pin tied to constant (wdata_b[4]=0).
[EFX-0266 WARNING] Module Instance 'u2_my_bram_ip' input pin tied to constant (wdata_b[5]=0).
[EFX-0266 WARNING] Module Instance 'u2_my_bram_ip' input pin tied to constant (wdata_b[6]=0).
[EFX-0266 WARNING] Module Instance 'u2_my_bram_ip' input pin tied to constant (wdata_b[7]=0).
[EFX-0266 WARNING] Module Instance 'u3_my_bram_ip' input pin tied to constant (we_b=0).
[EFX-0266 WARNING] Module Instance 'u3_my_bram_ip' input pin tied to constant (wdata_b[0]=0).
[EFX-0266 WARNING] Module Instance 'u3_my_bram_ip' input pin tied to constant (wdata_b[1]=0).
[EFX-0266 WARNING] Module Instance 'u3_my_bram_ip' input pin tied to constant (wdata_b[2]=0).
[EFX-0266 WARNING] Module Instance 'u3_my_bram_ip' input pin tied to constant (wdata_b[3]=0).
[EFX-0266 WARNING] Module Instance 'u3_my_bram_ip' input pin tied to constant (wdata_b[4]=0).
[EFX-0266 WARNING] Module Instance 'u3_my_bram_ip' input pin tied to constant (wdata_b[5]=0).
[EFX-0266 WARNING] Module Instance 'u3_my_bram_ip' input pin tied to constant (wdata_b[6]=0).
[EFX-0266 WARNING] Module Instance 'u3_my_bram_ip' input pin tied to constant (wdata_b[7]=0).
[EFX-0266 WARNING] Module Instance 'u4_my_bram_ip' input pin tied to constant (we_b=0).
[EFX-0266 WARNING] Module Instance 'u4_my_bram_ip' input pin tied to constant (wdata_b[0]=0).
[EFX-0266 WARNING] Module Instance 'u4_my_bram_ip' input pin tied to constant (wdata_b[1]=0).
[EFX-0266 WARNING] Module Instance 'u4_my_bram_ip' input pin tied to constant (wdata_b[2]=0).
[EFX-0266 WARNING] Module Instance 'u4_my_bram_ip' input pin tied to constant (wdata_b[3]=0).
[EFX-0266 WARNING] Module Instance 'u4_my_bram_ip' input pin tied to constant (wdata_b[4]=0).
[EFX-0266 WARNING] Module Instance 'u4_my_bram_ip' input pin tied to constant (wdata_b[5]=0).
[EFX-0266 WARNING] Module Instance 'u4_my_bram_ip' input pin tied to constant (wdata_b[6]=0).
[EFX-0266 WARNING] Module Instance 'u4_my_bram_ip' input pin tied to constant (wdata_b[7]=0).
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance red_interp/mult_234 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance red_interp/mult_235 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance red_interp/mult_236 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance red_interp/n2640_pp_0x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance red_interp/n2683_pp_0x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance red_interp/n2726_pp_0x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance red_interp/n2769_pp_0x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance red_interp/n2640_pp_1x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance red_interp/n2683_pp_1x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance red_interp/n2726_pp_1x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance red_interp/n2769_pp_1x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance green_interp/mult_233 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance green_interp/mult_234 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance green_interp/mult_235 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance green_interp/mult_236 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance green_interp/n2640_pp_0x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance green_interp/n2683_pp_0x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance green_interp/n2726_pp_0x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance green_interp/n2769_pp_0x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance green_interp/n2640_pp_1x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance green_interp/n2683_pp_1x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance green_interp/n2726_pp_1x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance green_interp/n2769_pp_1x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance blue_interp/mult_233 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance blue_interp/mult_234 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance blue_interp/mult_235 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance blue_interp/mult_236 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance blue_interp/n2640_pp_0x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance blue_interp/n2683_pp_0x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance blue_interp/n2726_pp_0x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance blue_interp/n2769_pp_0x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance blue_interp/n2640_pp_1x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance red_interp/mult_233 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance blue_interp/n2683_pp_1x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance blue_interp/n2726_pp_1x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance blue_interp/n2769_pp_1x0 is permanently disabled 

///////////////////////////////////
// Efinity Synthesis Started 
// Oct 05, 2024 21:25:40
///////////////////////////////////

[EFX-0011 VERI-WARNING] parameter 'DECOMPOSE_WRITE_MODE' becomes localparam in 'dpram_wrapper_mwm_f656f5dedc9e468aafbbd8c29bccb0b0' with formal parameter declaration list (VERI-1199) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip/bram_decompose.vh:4)
[EFX-0011 VERI-WARNING] expression size 27 truncated to fit in target size 12 (VERI-1209) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\divider_ip\divider_ip.v:363)
[EFX-0011 VERI-WARNING] expression size 27 truncated to fit in target size 17 (VERI-1209) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\rtl\Bilinear_interpolation\bilinear_interpolation.v:194)
[EFX-0011 VERI-WARNING] expression size 27 truncated to fit in target size 17 (VERI-1209) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\rtl\Bilinear_interpolation\bilinear_interpolation.v:195)
[EFX-0011 VERI-WARNING] port 'clk' is not connected on this instance (VERI-2435) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:142)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 1 (VERI-1209) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:1090)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 1 (VERI-1209) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:1091)
[EFX-0011 VERI-WARNING] input port 'clk' remains unconnected for this instance (VDB-1053) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:131)
[EFX-0011 VERI-WARNING] input port 'addr[11]' is not connected on this instance (VDB-1013) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:131)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:109)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 14 (VERI-1209) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:1276)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 14 (VERI-1209) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:1277)
[EFX-0011 VERI-WARNING] actual bit length 13 differs from formal bit length 14 for port 'wr_datacount_o' (VERI-1330) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:104)
[EFX-0011 VERI-WARNING] actual bit length 13 differs from formal bit length 14 for port 'rd_datacount_o' (VERI-1330) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:107)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:89)
[EFX-0200 WARNING] Removing redundant signal : genblk1.non_pipeline.sub_combi[0][28]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\divider_ip\divider_ip.v:236)
[EFX-0200 WARNING] Removing redundant signal : genblk1.non_pipeline.sub_combi[0][27]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\divider_ip\divider_ip.v:236)
[EFX-0200 WARNING] Removing redundant signal : genblk1.non_pipeline.sub_combi[0][26]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\divider_ip\divider_ip.v:236)
[EFX-0200 WARNING] Removing redundant signal : genblk1.non_pipeline.sub_combi[0][25]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\divider_ip\divider_ip.v:236)
[EFX-0200 WARNING] Removing redundant signal : genblk1.non_pipeline.sub_combi[0][24]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\divider_ip\divider_ip.v:236)
[EFX-0200 WARNING] Removing redundant signal : genblk1.non_pipeline.sub_combi[0][23]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\divider_ip\divider_ip.v:236)
[EFX-0200 WARNING] Removing redundant signal : genblk1.non_pipeline.sub_combi[0][22]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\divider_ip\divider_ip.v:236)
[EFX-0200 WARNING] Removing redundant signal : genblk1.non_pipeline.sub_combi[0][21]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\divider_ip\divider_ip.v:236)
[EFX-0200 WARNING] Removing redundant signal : genblk1.non_pipeline.sub_combi[0][20]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\divider_ip\divider_ip.v:236)
[EFX-0200 WARNING] Removing redundant signal : genblk1.non_pipeline.sub_combi[0][19]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\divider_ip\divider_ip.v:236)
[EFX-0200 WARNING] Removing redundant signal : genblk1.non_pipeline.sub_combi[0][18]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\divider_ip\divider_ip.v:236)
[EFX-0200 WARNING] Removing redundant signal : genblk1.non_pipeline.sub_combi[0][17]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\divider_ip\divider_ip.v:236)
[EFX-0200 WARNING] Removing redundant signal : genblk1.non_pipeline.sub_combi[0][16]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\divider_ip\divider_ip.v:236)
[EFX-0200 WARNING] Removing redundant signal : genblk1.non_pipeline.sub_combi[0][15]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\divider_ip\divider_ip.v:236)
[EFX-0200 WARNING] Removing redundant signal : genblk1.non_pipeline.sub_combi[0][14]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\divider_ip\divider_ip.v:236)
[EFX-0200 WARNING] Removing redundant signal : genblk1.non_pipeline.sub_combi[0][13]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\divider_ip\divider_ip.v:236)
[EFX-0200 WARNING] Removing redundant signal : genblk1.non_pipeline.sub_combi[0][12]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\divider_ip\divider_ip.v:236)
[EFX-0200 WARNING] Removing redundant signal : genblk1.non_pipeline.sub_combi[0][11]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\divider_ip\divider_ip.v:236)
[EFX-0200 WARNING] Removing redundant signal : genblk1.non_pipeline.sub_combi[0][10]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\divider_ip\divider_ip.v:236)
[EFX-0200 WARNING] Removing redundant signal : genblk1.non_pipeline.sub_combi[0][9]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\divider_ip\divider_ip.v:236)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_bram.clk'. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:131)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_bram.addr[11]'. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:131)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_bram.addr[10]'. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:131)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_bram.addr[9]'. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:131)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_bram.addr[8]'. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:131)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_bram.addr[7]'. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:131)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_bram.addr[6]'. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:131)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_bram.addr[5]'. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:131)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_bram.addr[4]'. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:131)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_bram.addr[3]'. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:131)
[EFX-0266 WARNING] Module Instance 'ux_divider_ip' input pin tied to constant (reset=0).
[EFX-0266 WARNING] Module Instance 'uy_divider_ip' input pin tied to constant (reset=0).
[EFX-0266 WARNING] Module Instance 'u1_my_bram_ip' input pin tied to constant (we_b=0).
[EFX-0266 WARNING] Module Instance 'u1_my_bram_ip' input pin tied to constant (wdata_b[0]=0).
[EFX-0266 WARNING] Module Instance 'u1_my_bram_ip' input pin tied to constant (wdata_b[1]=0).
[EFX-0266 WARNING] Module Instance 'u1_my_bram_ip' input pin tied to constant (wdata_b[2]=0).
[EFX-0266 WARNING] Module Instance 'u1_my_bram_ip' input pin tied to constant (wdata_b[3]=0).
[EFX-0266 WARNING] Module Instance 'u1_my_bram_ip' input pin tied to constant (wdata_b[4]=0).
[EFX-0266 WARNING] Module Instance 'u1_my_bram_ip' input pin tied to constant (wdata_b[5]=0).
[EFX-0266 WARNING] Module Instance 'u1_my_bram_ip' input pin tied to constant (wdata_b[6]=0).
[EFX-0266 WARNING] Module Instance 'u1_my_bram_ip' input pin tied to constant (wdata_b[7]=0).
[EFX-0266 WARNING] Module Instance 'u2_my_bram_ip' input pin tied to constant (we_b=0).
[EFX-0266 WARNING] Module Instance 'u2_my_bram_ip' input pin tied to constant (wdata_b[0]=0).
[EFX-0266 WARNING] Module Instance 'u2_my_bram_ip' input pin tied to constant (wdata_b[1]=0).
[EFX-0266 WARNING] Module Instance 'u2_my_bram_ip' input pin tied to constant (wdata_b[2]=0).
[EFX-0266 WARNING] Module Instance 'u2_my_bram_ip' input pin tied to constant (wdata_b[3]=0).
[EFX-0266 WARNING] Module Instance 'u2_my_bram_ip' input pin tied to constant (wdata_b[4]=0).
[EFX-0266 WARNING] Module Instance 'u2_my_bram_ip' input pin tied to constant (wdata_b[5]=0).
[EFX-0266 WARNING] Module Instance 'u2_my_bram_ip' input pin tied to constant (wdata_b[6]=0).
[EFX-0266 WARNING] Module Instance 'u2_my_bram_ip' input pin tied to constant (wdata_b[7]=0).
[EFX-0266 WARNING] Module Instance 'u3_my_bram_ip' input pin tied to constant (we_b=0).
[EFX-0266 WARNING] Module Instance 'u3_my_bram_ip' input pin tied to constant (wdata_b[0]=0).
[EFX-0266 WARNING] Module Instance 'u3_my_bram_ip' input pin tied to constant (wdata_b[1]=0).
[EFX-0266 WARNING] Module Instance 'u3_my_bram_ip' input pin tied to constant (wdata_b[2]=0).
[EFX-0266 WARNING] Module Instance 'u3_my_bram_ip' input pin tied to constant (wdata_b[3]=0).
[EFX-0266 WARNING] Module Instance 'u3_my_bram_ip' input pin tied to constant (wdata_b[4]=0).
[EFX-0266 WARNING] Module Instance 'u3_my_bram_ip' input pin tied to constant (wdata_b[5]=0).
[EFX-0266 WARNING] Module Instance 'u3_my_bram_ip' input pin tied to constant (wdata_b[6]=0).
[EFX-0266 WARNING] Module Instance 'u3_my_bram_ip' input pin tied to constant (wdata_b[7]=0).
[EFX-0266 WARNING] Module Instance 'u4_my_bram_ip' input pin tied to constant (we_b=0).
[EFX-0266 WARNING] Module Instance 'u4_my_bram_ip' input pin tied to constant (wdata_b[0]=0).
[EFX-0266 WARNING] Module Instance 'u4_my_bram_ip' input pin tied to constant (wdata_b[1]=0).
[EFX-0266 WARNING] Module Instance 'u4_my_bram_ip' input pin tied to constant (wdata_b[2]=0).
[EFX-0266 WARNING] Module Instance 'u4_my_bram_ip' input pin tied to constant (wdata_b[3]=0).
[EFX-0266 WARNING] Module Instance 'u4_my_bram_ip' input pin tied to constant (wdata_b[4]=0).
[EFX-0266 WARNING] Module Instance 'u4_my_bram_ip' input pin tied to constant (wdata_b[5]=0).
[EFX-0266 WARNING] Module Instance 'u4_my_bram_ip' input pin tied to constant (wdata_b[6]=0).
[EFX-0266 WARNING] Module Instance 'u4_my_bram_ip' input pin tied to constant (wdata_b[7]=0).
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance mult_234 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance mult_235 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance mult_236 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance n2640_pp_0x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance n2683_pp_0x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance n2726_pp_0x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance n2769_pp_0x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance n2640_pp_1x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance n2683_pp_1x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance n2726_pp_1x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance n2769_pp_1x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance mult_233 is permanently disabled 

///////////////////////////////////
// Efinity Synthesis Started 
// Oct 05, 2024 21:35:13
///////////////////////////////////

[EFX-0011 VERI-WARNING] parameter 'DECOMPOSE_WRITE_MODE' becomes localparam in 'dpram_wrapper_mwm_f656f5dedc9e468aafbbd8c29bccb0b0' with formal parameter declaration list (VERI-1199) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip/bram_decompose.vh:4)
[EFX-0011 VERI-WARNING] expression size 27 truncated to fit in target size 12 (VERI-1209) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\divider_ip\divider_ip.v:363)
[EFX-0011 VERI-WARNING] expression size 27 truncated to fit in target size 17 (VERI-1209) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\rtl\Bilinear_interpolation\bilinear_interpolation.v:194)
[EFX-0011 VERI-WARNING] expression size 27 truncated to fit in target size 17 (VERI-1209) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\rtl\Bilinear_interpolation\bilinear_interpolation.v:195)
[EFX-0011 VERI-WARNING] port 'clk' is not connected on this instance (VERI-2435) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:142)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 1 (VERI-1209) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:1090)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 1 (VERI-1209) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:1091)
[EFX-0011 VERI-WARNING] input port 'clk' remains unconnected for this instance (VDB-1053) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:131)
[EFX-0011 VERI-WARNING] input port 'addr[11]' is not connected on this instance (VDB-1013) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:131)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:109)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 14 (VERI-1209) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:1276)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 14 (VERI-1209) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:1277)
[EFX-0011 VERI-WARNING] actual bit length 13 differs from formal bit length 14 for port 'wr_datacount_o' (VERI-1330) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:104)
[EFX-0011 VERI-WARNING] actual bit length 13 differs from formal bit length 14 for port 'rd_datacount_o' (VERI-1330) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:107)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:89)
[EFX-0200 WARNING] Removing redundant signal : genblk1.non_pipeline.sub_combi[0][28]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\divider_ip\divider_ip.v:236)
[EFX-0200 WARNING] Removing redundant signal : genblk1.non_pipeline.sub_combi[0][27]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\divider_ip\divider_ip.v:236)
[EFX-0200 WARNING] Removing redundant signal : genblk1.non_pipeline.sub_combi[0][26]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\divider_ip\divider_ip.v:236)
[EFX-0200 WARNING] Removing redundant signal : genblk1.non_pipeline.sub_combi[0][25]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\divider_ip\divider_ip.v:236)
[EFX-0200 WARNING] Removing redundant signal : genblk1.non_pipeline.sub_combi[0][24]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\divider_ip\divider_ip.v:236)
[EFX-0200 WARNING] Removing redundant signal : genblk1.non_pipeline.sub_combi[0][23]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\divider_ip\divider_ip.v:236)
[EFX-0200 WARNING] Removing redundant signal : genblk1.non_pipeline.sub_combi[0][22]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\divider_ip\divider_ip.v:236)
[EFX-0200 WARNING] Removing redundant signal : genblk1.non_pipeline.sub_combi[0][21]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\divider_ip\divider_ip.v:236)
[EFX-0200 WARNING] Removing redundant signal : genblk1.non_pipeline.sub_combi[0][20]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\divider_ip\divider_ip.v:236)
[EFX-0200 WARNING] Removing redundant signal : genblk1.non_pipeline.sub_combi[0][19]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\divider_ip\divider_ip.v:236)
[EFX-0200 WARNING] Removing redundant signal : genblk1.non_pipeline.sub_combi[0][18]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\divider_ip\divider_ip.v:236)
[EFX-0200 WARNING] Removing redundant signal : genblk1.non_pipeline.sub_combi[0][17]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\divider_ip\divider_ip.v:236)
[EFX-0200 WARNING] Removing redundant signal : genblk1.non_pipeline.sub_combi[0][16]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\divider_ip\divider_ip.v:236)
[EFX-0200 WARNING] Removing redundant signal : genblk1.non_pipeline.sub_combi[0][15]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\divider_ip\divider_ip.v:236)
[EFX-0200 WARNING] Removing redundant signal : genblk1.non_pipeline.sub_combi[0][14]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\divider_ip\divider_ip.v:236)
[EFX-0200 WARNING] Removing redundant signal : genblk1.non_pipeline.sub_combi[0][13]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\divider_ip\divider_ip.v:236)
[EFX-0200 WARNING] Removing redundant signal : genblk1.non_pipeline.sub_combi[0][12]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\divider_ip\divider_ip.v:236)
[EFX-0200 WARNING] Removing redundant signal : genblk1.non_pipeline.sub_combi[0][11]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\divider_ip\divider_ip.v:236)
[EFX-0200 WARNING] Removing redundant signal : genblk1.non_pipeline.sub_combi[0][10]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\divider_ip\divider_ip.v:236)
[EFX-0200 WARNING] Removing redundant signal : genblk1.non_pipeline.sub_combi[0][9]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\divider_ip\divider_ip.v:236)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_bram.clk'. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:131)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_bram.addr[11]'. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:131)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_bram.addr[10]'. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:131)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_bram.addr[9]'. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:131)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_bram.addr[8]'. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:131)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_bram.addr[7]'. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:131)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_bram.addr[6]'. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:131)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_bram.addr[5]'. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:131)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_bram.addr[4]'. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:131)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_bram.addr[3]'. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:131)
[EFX-0266 WARNING] Module Instance 'ux_divider_ip' input pin tied to constant (reset=0).
[EFX-0266 WARNING] Module Instance 'uy_divider_ip' input pin tied to constant (reset=0).
[EFX-0266 WARNING] Module Instance 'u1_my_bram_ip' input pin tied to constant (we_b=0).
[EFX-0266 WARNING] Module Instance 'u1_my_bram_ip' input pin tied to constant (wdata_b[0]=0).
[EFX-0266 WARNING] Module Instance 'u1_my_bram_ip' input pin tied to constant (wdata_b[1]=0).
[EFX-0266 WARNING] Module Instance 'u1_my_bram_ip' input pin tied to constant (wdata_b[2]=0).
[EFX-0266 WARNING] Module Instance 'u1_my_bram_ip' input pin tied to constant (wdata_b[3]=0).
[EFX-0266 WARNING] Module Instance 'u1_my_bram_ip' input pin tied to constant (wdata_b[4]=0).
[EFX-0266 WARNING] Module Instance 'u1_my_bram_ip' input pin tied to constant (wdata_b[5]=0).
[EFX-0266 WARNING] Module Instance 'u1_my_bram_ip' input pin tied to constant (wdata_b[6]=0).
[EFX-0266 WARNING] Module Instance 'u1_my_bram_ip' input pin tied to constant (wdata_b[7]=0).
[EFX-0266 WARNING] Module Instance 'u2_my_bram_ip' input pin tied to constant (we_b=0).
[EFX-0266 WARNING] Module Instance 'u2_my_bram_ip' input pin tied to constant (wdata_b[0]=0).
[EFX-0266 WARNING] Module Instance 'u2_my_bram_ip' input pin tied to constant (wdata_b[1]=0).
[EFX-0266 WARNING] Module Instance 'u2_my_bram_ip' input pin tied to constant (wdata_b[2]=0).
[EFX-0266 WARNING] Module Instance 'u2_my_bram_ip' input pin tied to constant (wdata_b[3]=0).
[EFX-0266 WARNING] Module Instance 'u2_my_bram_ip' input pin tied to constant (wdata_b[4]=0).
[EFX-0266 WARNING] Module Instance 'u2_my_bram_ip' input pin tied to constant (wdata_b[5]=0).
[EFX-0266 WARNING] Module Instance 'u2_my_bram_ip' input pin tied to constant (wdata_b[6]=0).
[EFX-0266 WARNING] Module Instance 'u2_my_bram_ip' input pin tied to constant (wdata_b[7]=0).
[EFX-0266 WARNING] Module Instance 'u3_my_bram_ip' input pin tied to constant (we_b=0).
[EFX-0266 WARNING] Module Instance 'u3_my_bram_ip' input pin tied to constant (wdata_b[0]=0).
[EFX-0266 WARNING] Module Instance 'u3_my_bram_ip' input pin tied to constant (wdata_b[1]=0).
[EFX-0266 WARNING] Module Instance 'u3_my_bram_ip' input pin tied to constant (wdata_b[2]=0).
[EFX-0266 WARNING] Module Instance 'u3_my_bram_ip' input pin tied to constant (wdata_b[3]=0).
[EFX-0266 WARNING] Module Instance 'u3_my_bram_ip' input pin tied to constant (wdata_b[4]=0).
[EFX-0266 WARNING] Module Instance 'u3_my_bram_ip' input pin tied to constant (wdata_b[5]=0).
[EFX-0266 WARNING] Module Instance 'u3_my_bram_ip' input pin tied to constant (wdata_b[6]=0).
[EFX-0266 WARNING] Module Instance 'u3_my_bram_ip' input pin tied to constant (wdata_b[7]=0).
[EFX-0266 WARNING] Module Instance 'u4_my_bram_ip' input pin tied to constant (we_b=0).
[EFX-0266 WARNING] Module Instance 'u4_my_bram_ip' input pin tied to constant (wdata_b[0]=0).
[EFX-0266 WARNING] Module Instance 'u4_my_bram_ip' input pin tied to constant (wdata_b[1]=0).
[EFX-0266 WARNING] Module Instance 'u4_my_bram_ip' input pin tied to constant (wdata_b[2]=0).
[EFX-0266 WARNING] Module Instance 'u4_my_bram_ip' input pin tied to constant (wdata_b[3]=0).
[EFX-0266 WARNING] Module Instance 'u4_my_bram_ip' input pin tied to constant (wdata_b[4]=0).
[EFX-0266 WARNING] Module Instance 'u4_my_bram_ip' input pin tied to constant (wdata_b[5]=0).
[EFX-0266 WARNING] Module Instance 'u4_my_bram_ip' input pin tied to constant (wdata_b[6]=0).
[EFX-0266 WARNING] Module Instance 'u4_my_bram_ip' input pin tied to constant (wdata_b[7]=0).
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance mult_219 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance mult_220 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance mult_221 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance n2589_pp_0x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance n2632_pp_0x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance n2675_pp_0x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance n2718_pp_0x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance n2589_pp_1x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance mult_218 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance n2632_pp_1x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance n2675_pp_1x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance n2718_pp_1x0 is permanently disabled 

///////////////////////////////////
// Efinity Synthesis Started 
// Oct 05, 2024 21:38:16
///////////////////////////////////

[EFX-0011 VERI-WARNING] parameter 'DECOMPOSE_WRITE_MODE' becomes localparam in 'dpram_wrapper_mwm_f656f5dedc9e468aafbbd8c29bccb0b0' with formal parameter declaration list (VERI-1199) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip/bram_decompose.vh:4)
[EFX-0011 VERI-WARNING] expression size 27 truncated to fit in target size 12 (VERI-1209) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\divider_ip\divider_ip.v:363)
[EFX-0011 VERI-WARNING] expression size 27 truncated to fit in target size 17 (VERI-1209) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\rtl\Bilinear_interpolation\bilinear_interpolation.v:194)
[EFX-0011 VERI-WARNING] expression size 27 truncated to fit in target size 17 (VERI-1209) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\rtl\Bilinear_interpolation\bilinear_interpolation.v:195)
[EFX-0011 VERI-WARNING] port 'clk' is not connected on this instance (VERI-2435) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:142)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 1 (VERI-1209) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:1090)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 1 (VERI-1209) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:1091)
[EFX-0011 VERI-WARNING] input port 'clk' remains unconnected for this instance (VDB-1053) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:131)
[EFX-0011 VERI-WARNING] input port 'addr[11]' is not connected on this instance (VDB-1013) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:131)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:109)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 14 (VERI-1209) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:1276)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 14 (VERI-1209) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:1277)
[EFX-0011 VERI-WARNING] actual bit length 13 differs from formal bit length 14 for port 'wr_datacount_o' (VERI-1330) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:104)
[EFX-0011 VERI-WARNING] actual bit length 13 differs from formal bit length 14 for port 'rd_datacount_o' (VERI-1330) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:107)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:89)
[EFX-0200 WARNING] Removing redundant signal : genblk1.non_pipeline.sub_combi[0][28]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\divider_ip\divider_ip.v:236)
[EFX-0200 WARNING] Removing redundant signal : genblk1.non_pipeline.sub_combi[0][27]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\divider_ip\divider_ip.v:236)
[EFX-0200 WARNING] Removing redundant signal : genblk1.non_pipeline.sub_combi[0][26]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\divider_ip\divider_ip.v:236)
[EFX-0200 WARNING] Removing redundant signal : genblk1.non_pipeline.sub_combi[0][25]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\divider_ip\divider_ip.v:236)
[EFX-0200 WARNING] Removing redundant signal : genblk1.non_pipeline.sub_combi[0][24]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\divider_ip\divider_ip.v:236)
[EFX-0200 WARNING] Removing redundant signal : genblk1.non_pipeline.sub_combi[0][23]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\divider_ip\divider_ip.v:236)
[EFX-0200 WARNING] Removing redundant signal : genblk1.non_pipeline.sub_combi[0][22]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\divider_ip\divider_ip.v:236)
[EFX-0200 WARNING] Removing redundant signal : genblk1.non_pipeline.sub_combi[0][21]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\divider_ip\divider_ip.v:236)
[EFX-0200 WARNING] Removing redundant signal : genblk1.non_pipeline.sub_combi[0][20]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\divider_ip\divider_ip.v:236)
[EFX-0200 WARNING] Removing redundant signal : genblk1.non_pipeline.sub_combi[0][19]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\divider_ip\divider_ip.v:236)
[EFX-0200 WARNING] Removing redundant signal : genblk1.non_pipeline.sub_combi[0][18]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\divider_ip\divider_ip.v:236)
[EFX-0200 WARNING] Removing redundant signal : genblk1.non_pipeline.sub_combi[0][17]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\divider_ip\divider_ip.v:236)
[EFX-0200 WARNING] Removing redundant signal : genblk1.non_pipeline.sub_combi[0][16]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\divider_ip\divider_ip.v:236)
[EFX-0200 WARNING] Removing redundant signal : genblk1.non_pipeline.sub_combi[0][15]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\divider_ip\divider_ip.v:236)
[EFX-0200 WARNING] Removing redundant signal : genblk1.non_pipeline.sub_combi[0][14]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\divider_ip\divider_ip.v:236)
[EFX-0200 WARNING] Removing redundant signal : genblk1.non_pipeline.sub_combi[0][13]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\divider_ip\divider_ip.v:236)
[EFX-0200 WARNING] Removing redundant signal : genblk1.non_pipeline.sub_combi[0][12]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\divider_ip\divider_ip.v:236)
[EFX-0200 WARNING] Removing redundant signal : genblk1.non_pipeline.sub_combi[0][11]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\divider_ip\divider_ip.v:236)
[EFX-0200 WARNING] Removing redundant signal : genblk1.non_pipeline.sub_combi[0][10]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\divider_ip\divider_ip.v:236)
[EFX-0200 WARNING] Removing redundant signal : genblk1.non_pipeline.sub_combi[0][9]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\divider_ip\divider_ip.v:236)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_bram.clk'. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:131)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_bram.addr[11]'. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:131)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_bram.addr[10]'. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:131)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_bram.addr[9]'. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:131)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_bram.addr[8]'. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:131)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_bram.addr[7]'. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:131)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_bram.addr[6]'. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:131)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_bram.addr[5]'. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:131)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_bram.addr[4]'. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:131)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_bram.addr[3]'. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:131)
[EFX-0266 WARNING] Module Instance 'ux_divider_ip' input pin tied to constant (reset=0).
[EFX-0266 WARNING] Module Instance 'uy_divider_ip' input pin tied to constant (reset=0).
[EFX-0266 WARNING] Module Instance 'u1_my_bram_ip' input pin tied to constant (we_b=0).
[EFX-0266 WARNING] Module Instance 'u1_my_bram_ip' input pin tied to constant (wdata_b[0]=0).
[EFX-0266 WARNING] Module Instance 'u1_my_bram_ip' input pin tied to constant (wdata_b[1]=0).
[EFX-0266 WARNING] Module Instance 'u1_my_bram_ip' input pin tied to constant (wdata_b[2]=0).
[EFX-0266 WARNING] Module Instance 'u1_my_bram_ip' input pin tied to constant (wdata_b[3]=0).
[EFX-0266 WARNING] Module Instance 'u1_my_bram_ip' input pin tied to constant (wdata_b[4]=0).
[EFX-0266 WARNING] Module Instance 'u1_my_bram_ip' input pin tied to constant (wdata_b[5]=0).
[EFX-0266 WARNING] Module Instance 'u1_my_bram_ip' input pin tied to constant (wdata_b[6]=0).
[EFX-0266 WARNING] Module Instance 'u1_my_bram_ip' input pin tied to constant (wdata_b[7]=0).
[EFX-0266 WARNING] Module Instance 'u2_my_bram_ip' input pin tied to constant (we_b=0).
[EFX-0266 WARNING] Module Instance 'u2_my_bram_ip' input pin tied to constant (wdata_b[0]=0).
[EFX-0266 WARNING] Module Instance 'u2_my_bram_ip' input pin tied to constant (wdata_b[1]=0).
[EFX-0266 WARNING] Module Instance 'u2_my_bram_ip' input pin tied to constant (wdata_b[2]=0).
[EFX-0266 WARNING] Module Instance 'u2_my_bram_ip' input pin tied to constant (wdata_b[3]=0).
[EFX-0266 WARNING] Module Instance 'u2_my_bram_ip' input pin tied to constant (wdata_b[4]=0).
[EFX-0266 WARNING] Module Instance 'u2_my_bram_ip' input pin tied to constant (wdata_b[5]=0).
[EFX-0266 WARNING] Module Instance 'u2_my_bram_ip' input pin tied to constant (wdata_b[6]=0).
[EFX-0266 WARNING] Module Instance 'u2_my_bram_ip' input pin tied to constant (wdata_b[7]=0).
[EFX-0266 WARNING] Module Instance 'u3_my_bram_ip' input pin tied to constant (we_b=0).
[EFX-0266 WARNING] Module Instance 'u3_my_bram_ip' input pin tied to constant (wdata_b[0]=0).
[EFX-0266 WARNING] Module Instance 'u3_my_bram_ip' input pin tied to constant (wdata_b[1]=0).
[EFX-0266 WARNING] Module Instance 'u3_my_bram_ip' input pin tied to constant (wdata_b[2]=0).
[EFX-0266 WARNING] Module Instance 'u3_my_bram_ip' input pin tied to constant (wdata_b[3]=0).
[EFX-0266 WARNING] Module Instance 'u3_my_bram_ip' input pin tied to constant (wdata_b[4]=0).
[EFX-0266 WARNING] Module Instance 'u3_my_bram_ip' input pin tied to constant (wdata_b[5]=0).
[EFX-0266 WARNING] Module Instance 'u3_my_bram_ip' input pin tied to constant (wdata_b[6]=0).
[EFX-0266 WARNING] Module Instance 'u3_my_bram_ip' input pin tied to constant (wdata_b[7]=0).
[EFX-0266 WARNING] Module Instance 'u4_my_bram_ip' input pin tied to constant (we_b=0).
[EFX-0266 WARNING] Module Instance 'u4_my_bram_ip' input pin tied to constant (wdata_b[0]=0).
[EFX-0266 WARNING] Module Instance 'u4_my_bram_ip' input pin tied to constant (wdata_b[1]=0).
[EFX-0266 WARNING] Module Instance 'u4_my_bram_ip' input pin tied to constant (wdata_b[2]=0).
[EFX-0266 WARNING] Module Instance 'u4_my_bram_ip' input pin tied to constant (wdata_b[3]=0).
[EFX-0266 WARNING] Module Instance 'u4_my_bram_ip' input pin tied to constant (wdata_b[4]=0).
[EFX-0266 WARNING] Module Instance 'u4_my_bram_ip' input pin tied to constant (wdata_b[5]=0).
[EFX-0266 WARNING] Module Instance 'u4_my_bram_ip' input pin tied to constant (wdata_b[6]=0).
[EFX-0266 WARNING] Module Instance 'u4_my_bram_ip' input pin tied to constant (wdata_b[7]=0).
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance mult_234 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance mult_235 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance mult_236 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance n2640_pp_0x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance n2683_pp_0x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance n2726_pp_0x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance n2769_pp_0x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance n2640_pp_1x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance n2683_pp_1x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance n2726_pp_1x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance n2769_pp_1x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance mult_233 is permanently disabled 

///////////////////////////////////
// Efinity Synthesis Started 
// Oct 05, 2024 21:43:21
///////////////////////////////////

[EFX-0011 VERI-WARNING] parameter 'DECOMPOSE_WRITE_MODE' becomes localparam in 'dpram_wrapper_mwm_f656f5dedc9e468aafbbd8c29bccb0b0' with formal parameter declaration list (VERI-1199) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip/bram_decompose.vh:4)
[EFX-0011 VERI-WARNING] expression size 27 truncated to fit in target size 12 (VERI-1209) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\divider_ip\divider_ip.v:363)
[EFX-0011 VERI-WARNING] expression size 27 truncated to fit in target size 17 (VERI-1209) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\rtl\Bilinear_interpolation\bilinear_interpolation.v:194)
[EFX-0011 VERI-WARNING] expression size 27 truncated to fit in target size 17 (VERI-1209) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\rtl\Bilinear_interpolation\bilinear_interpolation.v:195)
[EFX-0011 VERI-WARNING] port 'clk' is not connected on this instance (VERI-2435) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:142)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 1 (VERI-1209) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:1090)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 1 (VERI-1209) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:1091)
[EFX-0011 VERI-WARNING] input port 'clk' remains unconnected for this instance (VDB-1053) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:131)
[EFX-0011 VERI-WARNING] input port 'addr[11]' is not connected on this instance (VDB-1013) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:131)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:109)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 14 (VERI-1209) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:1276)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 14 (VERI-1209) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:1277)
[EFX-0011 VERI-WARNING] actual bit length 13 differs from formal bit length 14 for port 'wr_datacount_o' (VERI-1330) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:104)
[EFX-0011 VERI-WARNING] actual bit length 13 differs from formal bit length 14 for port 'rd_datacount_o' (VERI-1330) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:107)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:89)
[EFX-0200 WARNING] Removing redundant signal : genblk1.non_pipeline.sub_combi[0][28]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\divider_ip\divider_ip.v:236)
[EFX-0200 WARNING] Removing redundant signal : genblk1.non_pipeline.sub_combi[0][27]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\divider_ip\divider_ip.v:236)
[EFX-0200 WARNING] Removing redundant signal : genblk1.non_pipeline.sub_combi[0][26]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\divider_ip\divider_ip.v:236)
[EFX-0200 WARNING] Removing redundant signal : genblk1.non_pipeline.sub_combi[0][25]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\divider_ip\divider_ip.v:236)
[EFX-0200 WARNING] Removing redundant signal : genblk1.non_pipeline.sub_combi[0][24]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\divider_ip\divider_ip.v:236)
[EFX-0200 WARNING] Removing redundant signal : genblk1.non_pipeline.sub_combi[0][23]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\divider_ip\divider_ip.v:236)
[EFX-0200 WARNING] Removing redundant signal : genblk1.non_pipeline.sub_combi[0][22]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\divider_ip\divider_ip.v:236)
[EFX-0200 WARNING] Removing redundant signal : genblk1.non_pipeline.sub_combi[0][21]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\divider_ip\divider_ip.v:236)
[EFX-0200 WARNING] Removing redundant signal : genblk1.non_pipeline.sub_combi[0][20]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\divider_ip\divider_ip.v:236)
[EFX-0200 WARNING] Removing redundant signal : genblk1.non_pipeline.sub_combi[0][19]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\divider_ip\divider_ip.v:236)
[EFX-0200 WARNING] Removing redundant signal : genblk1.non_pipeline.sub_combi[0][18]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\divider_ip\divider_ip.v:236)
[EFX-0200 WARNING] Removing redundant signal : genblk1.non_pipeline.sub_combi[0][17]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\divider_ip\divider_ip.v:236)
[EFX-0200 WARNING] Removing redundant signal : genblk1.non_pipeline.sub_combi[0][16]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\divider_ip\divider_ip.v:236)
[EFX-0200 WARNING] Removing redundant signal : genblk1.non_pipeline.sub_combi[0][15]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\divider_ip\divider_ip.v:236)
[EFX-0200 WARNING] Removing redundant signal : genblk1.non_pipeline.sub_combi[0][14]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\divider_ip\divider_ip.v:236)
[EFX-0200 WARNING] Removing redundant signal : genblk1.non_pipeline.sub_combi[0][13]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\divider_ip\divider_ip.v:236)
[EFX-0200 WARNING] Removing redundant signal : genblk1.non_pipeline.sub_combi[0][12]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\divider_ip\divider_ip.v:236)
[EFX-0200 WARNING] Removing redundant signal : genblk1.non_pipeline.sub_combi[0][11]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\divider_ip\divider_ip.v:236)
[EFX-0200 WARNING] Removing redundant signal : genblk1.non_pipeline.sub_combi[0][10]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\divider_ip\divider_ip.v:236)
[EFX-0200 WARNING] Removing redundant signal : genblk1.non_pipeline.sub_combi[0][9]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\divider_ip\divider_ip.v:236)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_bram.clk'. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:131)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_bram.addr[11]'. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:131)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_bram.addr[10]'. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:131)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_bram.addr[9]'. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:131)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_bram.addr[8]'. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:131)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_bram.addr[7]'. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:131)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_bram.addr[6]'. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:131)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_bram.addr[5]'. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:131)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_bram.addr[4]'. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:131)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_bram.addr[3]'. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:131)
[EFX-0266 WARNING] Module Instance 'ux_divider_ip' input pin tied to constant (reset=0).
[EFX-0266 WARNING] Module Instance 'uy_divider_ip' input pin tied to constant (reset=0).
[EFX-0266 WARNING] Module Instance 'u1_my_bram_ip' input pin tied to constant (we_b=0).
[EFX-0266 WARNING] Module Instance 'u1_my_bram_ip' input pin tied to constant (wdata_b[0]=0).
[EFX-0266 WARNING] Module Instance 'u1_my_bram_ip' input pin tied to constant (wdata_b[1]=0).
[EFX-0266 WARNING] Module Instance 'u1_my_bram_ip' input pin tied to constant (wdata_b[2]=0).
[EFX-0266 WARNING] Module Instance 'u1_my_bram_ip' input pin tied to constant (wdata_b[3]=0).
[EFX-0266 WARNING] Module Instance 'u1_my_bram_ip' input pin tied to constant (wdata_b[4]=0).
[EFX-0266 WARNING] Module Instance 'u1_my_bram_ip' input pin tied to constant (wdata_b[5]=0).
[EFX-0266 WARNING] Module Instance 'u1_my_bram_ip' input pin tied to constant (wdata_b[6]=0).
[EFX-0266 WARNING] Module Instance 'u1_my_bram_ip' input pin tied to constant (wdata_b[7]=0).
[EFX-0266 WARNING] Module Instance 'u2_my_bram_ip' input pin tied to constant (we_b=0).
[EFX-0266 WARNING] Module Instance 'u2_my_bram_ip' input pin tied to constant (wdata_b[0]=0).
[EFX-0266 WARNING] Module Instance 'u2_my_bram_ip' input pin tied to constant (wdata_b[1]=0).
[EFX-0266 WARNING] Module Instance 'u2_my_bram_ip' input pin tied to constant (wdata_b[2]=0).
[EFX-0266 WARNING] Module Instance 'u2_my_bram_ip' input pin tied to constant (wdata_b[3]=0).
[EFX-0266 WARNING] Module Instance 'u2_my_bram_ip' input pin tied to constant (wdata_b[4]=0).
[EFX-0266 WARNING] Module Instance 'u2_my_bram_ip' input pin tied to constant (wdata_b[5]=0).
[EFX-0266 WARNING] Module Instance 'u2_my_bram_ip' input pin tied to constant (wdata_b[6]=0).
[EFX-0266 WARNING] Module Instance 'u2_my_bram_ip' input pin tied to constant (wdata_b[7]=0).
[EFX-0266 WARNING] Module Instance 'u3_my_bram_ip' input pin tied to constant (we_b=0).
[EFX-0266 WARNING] Module Instance 'u3_my_bram_ip' input pin tied to constant (wdata_b[0]=0).
[EFX-0266 WARNING] Module Instance 'u3_my_bram_ip' input pin tied to constant (wdata_b[1]=0).
[EFX-0266 WARNING] Module Instance 'u3_my_bram_ip' input pin tied to constant (wdata_b[2]=0).
[EFX-0266 WARNING] Module Instance 'u3_my_bram_ip' input pin tied to constant (wdata_b[3]=0).
[EFX-0266 WARNING] Module Instance 'u3_my_bram_ip' input pin tied to constant (wdata_b[4]=0).
[EFX-0266 WARNING] Module Instance 'u3_my_bram_ip' input pin tied to constant (wdata_b[5]=0).
[EFX-0266 WARNING] Module Instance 'u3_my_bram_ip' input pin tied to constant (wdata_b[6]=0).
[EFX-0266 WARNING] Module Instance 'u3_my_bram_ip' input pin tied to constant (wdata_b[7]=0).
[EFX-0266 WARNING] Module Instance 'u4_my_bram_ip' input pin tied to constant (we_b=0).
[EFX-0266 WARNING] Module Instance 'u4_my_bram_ip' input pin tied to constant (wdata_b[0]=0).
[EFX-0266 WARNING] Module Instance 'u4_my_bram_ip' input pin tied to constant (wdata_b[1]=0).
[EFX-0266 WARNING] Module Instance 'u4_my_bram_ip' input pin tied to constant (wdata_b[2]=0).
[EFX-0266 WARNING] Module Instance 'u4_my_bram_ip' input pin tied to constant (wdata_b[3]=0).
[EFX-0266 WARNING] Module Instance 'u4_my_bram_ip' input pin tied to constant (wdata_b[4]=0).
[EFX-0266 WARNING] Module Instance 'u4_my_bram_ip' input pin tied to constant (wdata_b[5]=0).
[EFX-0266 WARNING] Module Instance 'u4_my_bram_ip' input pin tied to constant (wdata_b[6]=0).
[EFX-0266 WARNING] Module Instance 'u4_my_bram_ip' input pin tied to constant (wdata_b[7]=0).
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance red_interp/mult_234 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance red_interp/mult_235 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance red_interp/mult_236 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance red_interp/n2640_pp_0x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance red_interp/n2683_pp_0x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance red_interp/n2726_pp_0x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance red_interp/n2769_pp_0x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance red_interp/n2640_pp_1x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance red_interp/n2683_pp_1x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance red_interp/n2726_pp_1x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance red_interp/n2769_pp_1x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance green_interp/mult_233 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance green_interp/mult_234 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance green_interp/mult_235 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance green_interp/mult_236 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance green_interp/n2640_pp_0x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance green_interp/n2683_pp_0x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance green_interp/n2726_pp_0x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance green_interp/n2769_pp_0x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance green_interp/n2640_pp_1x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance green_interp/n2683_pp_1x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance green_interp/n2726_pp_1x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance green_interp/n2769_pp_1x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance blue_interp/mult_233 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance blue_interp/mult_234 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance blue_interp/mult_235 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance blue_interp/mult_236 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance blue_interp/n2640_pp_0x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance blue_interp/n2683_pp_0x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance blue_interp/n2726_pp_0x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance blue_interp/n2769_pp_0x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance blue_interp/n2640_pp_1x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance red_interp/mult_233 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance blue_interp/n2683_pp_1x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance blue_interp/n2726_pp_1x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance blue_interp/n2769_pp_1x0 is permanently disabled 

///////////////////////////////////
// Efinity Synthesis Started 
// Oct 05, 2024 21:47:49
///////////////////////////////////

[EFX-0011 VERI-WARNING] parameter 'DECOMPOSE_WRITE_MODE' becomes localparam in 'dpram_wrapper_mwm_f656f5dedc9e468aafbbd8c29bccb0b0' with formal parameter declaration list (VERI-1199) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip/bram_decompose.vh:4)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:109)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 13 (VERI-1209) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:1276)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 13 (VERI-1209) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:1277)
[EFX-0011 VERI-WARNING] actual bit length 12 differs from formal bit length 13 for port 'wr_datacount_o' (VERI-1330) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:104)
[EFX-0011 VERI-WARNING] actual bit length 12 differs from formal bit length 13 for port 'rd_datacount_o' (VERI-1330) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:107)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:89)
[EFX-0200 WARNING] Removing redundant signal : bit_xor. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:312)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[31]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[30]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[29]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[28]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[27]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[26]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[25]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[24]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[23]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[22]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[21]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[20]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[19]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[18]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[17]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[16]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[15]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[14]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[13]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:89)
[EFX-0011 VERI-WARNING] Input/Inout Port sys_clk_96M is unconnected and will be removed 

///////////////////////////////////
// Efinity Synthesis Started 
// Oct 05, 2024 21:59:00
///////////////////////////////////

[EFX-0011 VERI-WARNING] parameter 'DECOMPOSE_WRITE_MODE' becomes localparam in 'dpram_wrapper_mwm_f656f5dedc9e468aafbbd8c29bccb0b0' with formal parameter declaration list (VERI-1199) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip/bram_decompose.vh:4)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:109)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 13 (VERI-1209) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:1276)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 13 (VERI-1209) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:1277)
[EFX-0011 VERI-WARNING] actual bit length 12 differs from formal bit length 13 for port 'wr_datacount_o' (VERI-1330) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:104)
[EFX-0011 VERI-WARNING] actual bit length 12 differs from formal bit length 13 for port 'rd_datacount_o' (VERI-1330) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:107)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:89)
[EFX-0200 WARNING] Removing redundant signal : bit_xor. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:312)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[31]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[30]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[29]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[28]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[27]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[26]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[25]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[24]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[23]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[22]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[21]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[20]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[19]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[18]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[17]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[16]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[15]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[14]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[13]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:89)
[EFX-0011 VERI-WARNING] Input/Inout Port sys_clk_96M is unconnected and will be removed 

///////////////////////////////////
// Efinity Synthesis Started 
// Oct 05, 2024 22:01:36
///////////////////////////////////

[EFX-0011 VERI-WARNING] parameter 'DECOMPOSE_WRITE_MODE' becomes localparam in 'dpram_wrapper_mwm_f656f5dedc9e468aafbbd8c29bccb0b0' with formal parameter declaration list (VERI-1199) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip/bram_decompose.vh:4)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:109)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 13 (VERI-1209) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:1276)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 13 (VERI-1209) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:1277)
[EFX-0011 VERI-WARNING] actual bit length 12 differs from formal bit length 13 for port 'wr_datacount_o' (VERI-1330) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:104)
[EFX-0011 VERI-WARNING] actual bit length 12 differs from formal bit length 13 for port 'rd_datacount_o' (VERI-1330) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:107)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:89)
[EFX-0200 WARNING] Removing redundant signal : bit_xor. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:312)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[31]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[30]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[29]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[28]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[27]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[26]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[25]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[24]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[23]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[22]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[21]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[20]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[19]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[18]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[17]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[16]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[15]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[14]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[13]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:89)
[EFX-0011 VERI-WARNING] Input/Inout Port sys_clk_96M is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port hsync_i is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port vsync_i is unconnected and will be removed 

///////////////////////////////////
// Efinity Synthesis Started 
// Oct 05, 2024 22:04:15
///////////////////////////////////

[EFX-0011 VERI-WARNING] parameter 'DECOMPOSE_WRITE_MODE' becomes localparam in 'dpram_wrapper_mwm_f656f5dedc9e468aafbbd8c29bccb0b0' with formal parameter declaration list (VERI-1199) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip/bram_decompose.vh:4)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:109)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 13 (VERI-1209) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:1276)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 13 (VERI-1209) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:1277)
[EFX-0011 VERI-WARNING] actual bit length 12 differs from formal bit length 13 for port 'wr_datacount_o' (VERI-1330) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:104)
[EFX-0011 VERI-WARNING] actual bit length 12 differs from formal bit length 13 for port 'rd_datacount_o' (VERI-1330) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:107)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:89)
[EFX-0011 VERI-WARNING] expression size 27 truncated to fit in target size 12 (VERI-1209) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\divider_ip\divider_ip.v:363)
[EFX-0011 VERI-WARNING] expression size 27 truncated to fit in target size 17 (VERI-1209) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\rtl\Bilinear_interpolation\bilinear_interpolation.v:194)
[EFX-0011 VERI-WARNING] expression size 27 truncated to fit in target size 17 (VERI-1209) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\rtl\Bilinear_interpolation\bilinear_interpolation.v:195)
[EFX-0011 VERI-WARNING] port 'clk' is not connected on this instance (VERI-2435) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:142)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 1 (VERI-1209) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:1090)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 1 (VERI-1209) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:1091)
[EFX-0011 VERI-WARNING] input port 'clk' remains unconnected for this instance (VDB-1053) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:131)
[EFX-0011 VERI-WARNING] input port 'addr[11]' is not connected on this instance (VDB-1013) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:131)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:109)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 14 (VERI-1209) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:1276)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 14 (VERI-1209) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:1277)
[EFX-0011 VERI-WARNING] actual bit length 13 differs from formal bit length 14 for port 'wr_datacount_o' (VERI-1330) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:104)
[EFX-0011 VERI-WARNING] actual bit length 13 differs from formal bit length 14 for port 'rd_datacount_o' (VERI-1330) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:107)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:89)
[EFX-0200 WARNING] Removing redundant signal : bit_xor. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:312)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[31]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[30]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[29]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[28]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[27]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[26]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[25]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[24]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[23]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[22]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[21]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[20]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[19]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[18]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[17]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[16]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[15]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[14]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[13]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_bram.clk'. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:131)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_bram.addr[11]'. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:131)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_bram.addr[10]'. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:131)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_bram.addr[9]'. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:131)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_bram.addr[8]'. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:131)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_bram.addr[7]'. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:131)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_bram.addr[6]'. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:131)
[EFX-0266 WARNING] Module Instance 'ux_divider_ip' input pin tied to constant (reset=0).
[EFX-0266 WARNING] Module Instance 'uy_divider_ip' input pin tied to constant (reset=0).
[EFX-0266 WARNING] Module Instance 'u1_my_bram_ip' input pin tied to constant (we_b=0).
[EFX-0266 WARNING] Module Instance 'u1_my_bram_ip' input pin tied to constant (wdata_b[0]=0).
[EFX-0266 WARNING] Module Instance 'u1_my_bram_ip' input pin tied to constant (wdata_b[1]=0).
[EFX-0266 WARNING] Module Instance 'u1_my_bram_ip' input pin tied to constant (wdata_b[2]=0).
[EFX-0266 WARNING] Module Instance 'u1_my_bram_ip' input pin tied to constant (wdata_b[3]=0).
[EFX-0266 WARNING] Module Instance 'u1_my_bram_ip' input pin tied to constant (wdata_b[4]=0).
[EFX-0266 WARNING] Module Instance 'u1_my_bram_ip' input pin tied to constant (wdata_b[5]=0).
[EFX-0266 WARNING] Module Instance 'u1_my_bram_ip' input pin tied to constant (wdata_b[6]=0).
[EFX-0266 WARNING] Module Instance 'u1_my_bram_ip' input pin tied to constant (wdata_b[7]=0).
[EFX-0266 WARNING] Module Instance 'u2_my_bram_ip' input pin tied to constant (we_b=0).
[EFX-0266 WARNING] Module Instance 'u2_my_bram_ip' input pin tied to constant (wdata_b[0]=0).
[EFX-0266 WARNING] Module Instance 'u2_my_bram_ip' input pin tied to constant (wdata_b[1]=0).
[EFX-0266 WARNING] Module Instance 'u2_my_bram_ip' input pin tied to constant (wdata_b[2]=0).
[EFX-0266 WARNING] Module Instance 'u2_my_bram_ip' input pin tied to constant (wdata_b[3]=0).
[EFX-0266 WARNING] Module Instance 'u2_my_bram_ip' input pin tied to constant (wdata_b[4]=0).
[EFX-0266 WARNING] Module Instance 'u2_my_bram_ip' input pin tied to constant (wdata_b[5]=0).
[EFX-0266 WARNING] Module Instance 'u2_my_bram_ip' input pin tied to constant (wdata_b[6]=0).
[EFX-0266 WARNING] Module Instance 'u2_my_bram_ip' input pin tied to constant (wdata_b[7]=0).
[EFX-0266 WARNING] Module Instance 'u3_my_bram_ip' input pin tied to constant (we_b=0).
[EFX-0266 WARNING] Module Instance 'u3_my_bram_ip' input pin tied to constant (wdata_b[0]=0).
[EFX-0266 WARNING] Module Instance 'u3_my_bram_ip' input pin tied to constant (wdata_b[1]=0).
[EFX-0266 WARNING] Module Instance 'u3_my_bram_ip' input pin tied to constant (wdata_b[2]=0).
[EFX-0266 WARNING] Module Instance 'u3_my_bram_ip' input pin tied to constant (wdata_b[3]=0).
[EFX-0266 WARNING] Module Instance 'u3_my_bram_ip' input pin tied to constant (wdata_b[4]=0).
[EFX-0266 WARNING] Module Instance 'u3_my_bram_ip' input pin tied to constant (wdata_b[5]=0).
[EFX-0266 WARNING] Module Instance 'u3_my_bram_ip' input pin tied to constant (wdata_b[6]=0).
[EFX-0266 WARNING] Module Instance 'u3_my_bram_ip' input pin tied to constant (wdata_b[7]=0).
[EFX-0266 WARNING] Module Instance 'u4_my_bram_ip' input pin tied to constant (we_b=0).
[EFX-0266 WARNING] Module Instance 'u4_my_bram_ip' input pin tied to constant (wdata_b[0]=0).
[EFX-0266 WARNING] Module Instance 'u4_my_bram_ip' input pin tied to constant (wdata_b[1]=0).
[EFX-0266 WARNING] Module Instance 'u4_my_bram_ip' input pin tied to constant (wdata_b[2]=0).
[EFX-0266 WARNING] Module Instance 'u4_my_bram_ip' input pin tied to constant (wdata_b[3]=0).
[EFX-0266 WARNING] Module Instance 'u4_my_bram_ip' input pin tied to constant (wdata_b[4]=0).
[EFX-0266 WARNING] Module Instance 'u4_my_bram_ip' input pin tied to constant (wdata_b[5]=0).
[EFX-0266 WARNING] Module Instance 'u4_my_bram_ip' input pin tied to constant (wdata_b[6]=0).
[EFX-0266 WARNING] Module Instance 'u4_my_bram_ip' input pin tied to constant (wdata_b[7]=0).
[EFX-0011 VERI-WARNING] Input/Inout Port sys_clk_96M is unconnected and will be removed 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/red_interp/mult_234 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/red_interp/mult_235 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/red_interp/mult_236 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/red_interp/n2640_pp_0x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/red_interp/n2683_pp_0x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/red_interp/n2726_pp_0x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/red_interp/n2769_pp_0x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/red_interp/n2640_pp_1x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/red_interp/n2683_pp_1x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/red_interp/n2726_pp_1x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/red_interp/n2769_pp_1x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/green_interp/mult_233 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/green_interp/mult_234 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/green_interp/mult_235 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/green_interp/mult_236 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/green_interp/n2640_pp_0x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/green_interp/n2683_pp_0x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/green_interp/n2726_pp_0x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/green_interp/n2769_pp_0x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/green_interp/n2640_pp_1x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/green_interp/n2683_pp_1x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/green_interp/n2726_pp_1x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/green_interp/n2769_pp_1x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/blue_interp/mult_233 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/blue_interp/mult_234 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/blue_interp/mult_235 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/blue_interp/mult_236 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/blue_interp/n2640_pp_0x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/blue_interp/n2683_pp_0x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/blue_interp/n2726_pp_0x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/blue_interp/n2769_pp_0x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/blue_interp/n2640_pp_1x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/red_interp/mult_233 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/blue_interp/n2683_pp_1x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/blue_interp/n2726_pp_1x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/blue_interp/n2769_pp_1x0 is permanently disabled 

///////////////////////////////////
// Efinity Synthesis Started 
// Oct 05, 2024 22:43:53
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Oct 05, 2024 22:45:11
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Oct 05, 2024 22:45:52
///////////////////////////////////

[EFX-0011 VERI-WARNING] parameter 'DECOMPOSE_WRITE_MODE' becomes localparam in 'dpram_wrapper_mwm_f656f5dedc9e468aafbbd8c29bccb0b0' with formal parameter declaration list (VERI-1199) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip/bram_decompose.vh:4)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:109)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 13 (VERI-1209) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:1276)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 13 (VERI-1209) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:1277)
[EFX-0011 VERI-WARNING] actual bit length 12 differs from formal bit length 13 for port 'wr_datacount_o' (VERI-1330) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:104)
[EFX-0011 VERI-WARNING] actual bit length 12 differs from formal bit length 13 for port 'rd_datacount_o' (VERI-1330) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:107)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:89)
[EFX-0011 VERI-WARNING] expression size 27 truncated to fit in target size 12 (VERI-1209) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\divider_ip\divider_ip.v:363)
[EFX-0011 VERI-WARNING] expression size 27 truncated to fit in target size 17 (VERI-1209) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\rtl\Bilinear_interpolation\bilinear_interpolation.v:194)
[EFX-0011 VERI-WARNING] expression size 27 truncated to fit in target size 17 (VERI-1209) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\rtl\Bilinear_interpolation\bilinear_interpolation.v:195)
[EFX-0011 VERI-WARNING] port 'clk' is not connected on this instance (VERI-2435) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:142)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 1 (VERI-1209) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:1090)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 1 (VERI-1209) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:1091)
[EFX-0011 VERI-WARNING] input port 'clk' remains unconnected for this instance (VDB-1053) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:131)
[EFX-0011 VERI-WARNING] input port 'addr[11]' is not connected on this instance (VDB-1013) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:131)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:109)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 14 (VERI-1209) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:1276)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 14 (VERI-1209) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:1277)
[EFX-0011 VERI-WARNING] actual bit length 13 differs from formal bit length 14 for port 'wr_datacount_o' (VERI-1330) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:104)
[EFX-0011 VERI-WARNING] actual bit length 13 differs from formal bit length 14 for port 'rd_datacount_o' (VERI-1330) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:107)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:89)
[EFX-0200 WARNING] Removing redundant signal : bit_xor. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:312)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[31]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[30]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[29]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[28]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[27]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[26]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[25]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[24]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[23]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[22]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[21]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[20]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[19]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[18]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[17]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[16]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[15]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[14]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[13]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_bram.clk'. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:131)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_bram.addr[11]'. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:131)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_bram.addr[10]'. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:131)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_bram.addr[9]'. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:131)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_bram.addr[8]'. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:131)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_bram.addr[7]'. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:131)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_bram.addr[6]'. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:131)
[EFX-0266 WARNING] Module Instance 'ux_divider_ip' input pin tied to constant (reset=0).
[EFX-0266 WARNING] Module Instance 'uy_divider_ip' input pin tied to constant (reset=0).
[EFX-0266 WARNING] Module Instance 'u1_my_bram_ip' input pin tied to constant (we_b=0).
[EFX-0266 WARNING] Module Instance 'u1_my_bram_ip' input pin tied to constant (wdata_b[0]=0).
[EFX-0266 WARNING] Module Instance 'u1_my_bram_ip' input pin tied to constant (wdata_b[1]=0).
[EFX-0266 WARNING] Module Instance 'u1_my_bram_ip' input pin tied to constant (wdata_b[2]=0).
[EFX-0266 WARNING] Module Instance 'u1_my_bram_ip' input pin tied to constant (wdata_b[3]=0).
[EFX-0266 WARNING] Module Instance 'u1_my_bram_ip' input pin tied to constant (wdata_b[4]=0).
[EFX-0266 WARNING] Module Instance 'u1_my_bram_ip' input pin tied to constant (wdata_b[5]=0).
[EFX-0266 WARNING] Module Instance 'u1_my_bram_ip' input pin tied to constant (wdata_b[6]=0).
[EFX-0266 WARNING] Module Instance 'u1_my_bram_ip' input pin tied to constant (wdata_b[7]=0).
[EFX-0266 WARNING] Module Instance 'u2_my_bram_ip' input pin tied to constant (we_b=0).
[EFX-0266 WARNING] Module Instance 'u2_my_bram_ip' input pin tied to constant (wdata_b[0]=0).
[EFX-0266 WARNING] Module Instance 'u2_my_bram_ip' input pin tied to constant (wdata_b[1]=0).
[EFX-0266 WARNING] Module Instance 'u2_my_bram_ip' input pin tied to constant (wdata_b[2]=0).
[EFX-0266 WARNING] Module Instance 'u2_my_bram_ip' input pin tied to constant (wdata_b[3]=0).
[EFX-0266 WARNING] Module Instance 'u2_my_bram_ip' input pin tied to constant (wdata_b[4]=0).
[EFX-0266 WARNING] Module Instance 'u2_my_bram_ip' input pin tied to constant (wdata_b[5]=0).
[EFX-0266 WARNING] Module Instance 'u2_my_bram_ip' input pin tied to constant (wdata_b[6]=0).
[EFX-0266 WARNING] Module Instance 'u2_my_bram_ip' input pin tied to constant (wdata_b[7]=0).
[EFX-0266 WARNING] Module Instance 'u3_my_bram_ip' input pin tied to constant (we_b=0).
[EFX-0266 WARNING] Module Instance 'u3_my_bram_ip' input pin tied to constant (wdata_b[0]=0).
[EFX-0266 WARNING] Module Instance 'u3_my_bram_ip' input pin tied to constant (wdata_b[1]=0).
[EFX-0266 WARNING] Module Instance 'u3_my_bram_ip' input pin tied to constant (wdata_b[2]=0).
[EFX-0266 WARNING] Module Instance 'u3_my_bram_ip' input pin tied to constant (wdata_b[3]=0).
[EFX-0266 WARNING] Module Instance 'u3_my_bram_ip' input pin tied to constant (wdata_b[4]=0).
[EFX-0266 WARNING] Module Instance 'u3_my_bram_ip' input pin tied to constant (wdata_b[5]=0).
[EFX-0266 WARNING] Module Instance 'u3_my_bram_ip' input pin tied to constant (wdata_b[6]=0).
[EFX-0266 WARNING] Module Instance 'u3_my_bram_ip' input pin tied to constant (wdata_b[7]=0).
[EFX-0266 WARNING] Module Instance 'u4_my_bram_ip' input pin tied to constant (we_b=0).
[EFX-0266 WARNING] Module Instance 'u4_my_bram_ip' input pin tied to constant (wdata_b[0]=0).
[EFX-0266 WARNING] Module Instance 'u4_my_bram_ip' input pin tied to constant (wdata_b[1]=0).
[EFX-0266 WARNING] Module Instance 'u4_my_bram_ip' input pin tied to constant (wdata_b[2]=0).
[EFX-0266 WARNING] Module Instance 'u4_my_bram_ip' input pin tied to constant (wdata_b[3]=0).
[EFX-0266 WARNING] Module Instance 'u4_my_bram_ip' input pin tied to constant (wdata_b[4]=0).
[EFX-0266 WARNING] Module Instance 'u4_my_bram_ip' input pin tied to constant (wdata_b[5]=0).
[EFX-0266 WARNING] Module Instance 'u4_my_bram_ip' input pin tied to constant (wdata_b[6]=0).
[EFX-0266 WARNING] Module Instance 'u4_my_bram_ip' input pin tied to constant (wdata_b[7]=0).
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/red_interp/mult_234 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/red_interp/mult_235 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/red_interp/mult_236 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/red_interp/n2640_pp_0x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/red_interp/n2683_pp_0x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/red_interp/n2726_pp_0x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/red_interp/n2769_pp_0x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/red_interp/n2640_pp_1x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/red_interp/n2683_pp_1x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/red_interp/n2726_pp_1x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/red_interp/n2769_pp_1x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/green_interp/mult_233 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/green_interp/mult_234 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/green_interp/mult_235 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/green_interp/mult_236 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/green_interp/n2640_pp_0x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/green_interp/n2683_pp_0x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/green_interp/n2726_pp_0x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/green_interp/n2769_pp_0x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/green_interp/n2640_pp_1x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/green_interp/n2683_pp_1x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/green_interp/n2726_pp_1x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/green_interp/n2769_pp_1x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/blue_interp/mult_233 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/blue_interp/mult_234 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/blue_interp/mult_235 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/blue_interp/mult_236 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/blue_interp/n2640_pp_0x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/blue_interp/n2683_pp_0x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/blue_interp/n2726_pp_0x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/blue_interp/n2769_pp_0x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/blue_interp/n2640_pp_1x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/blue_interp/n2683_pp_1x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/blue_interp/n2726_pp_1x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/blue_interp/n2769_pp_1x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/red_interp/mult_233 is permanently disabled 

///////////////////////////////////
// Efinity Synthesis Started 
// Oct 05, 2024 22:52:53
///////////////////////////////////

[EFX-0011 VERI-WARNING] parameter 'DECOMPOSE_WRITE_MODE' becomes localparam in 'dpram_wrapper_mwm_f656f5dedc9e468aafbbd8c29bccb0b0' with formal parameter declaration list (VERI-1199) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip/bram_decompose.vh:4)

///////////////////////////////////
// Efinity Synthesis Started 
// Oct 05, 2024 22:54:04
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Oct 05, 2024 22:54:28
///////////////////////////////////

[EFX-0011 VERI-WARNING] parameter 'DECOMPOSE_WRITE_MODE' becomes localparam in 'dpram_wrapper_mwm_f656f5dedc9e468aafbbd8c29bccb0b0' with formal parameter declaration list (VERI-1199) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip/bram_decompose.vh:4)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:109)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 13 (VERI-1209) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:1276)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 13 (VERI-1209) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:1277)
[EFX-0011 VERI-WARNING] actual bit length 12 differs from formal bit length 13 for port 'wr_datacount_o' (VERI-1330) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:104)
[EFX-0011 VERI-WARNING] actual bit length 12 differs from formal bit length 13 for port 'rd_datacount_o' (VERI-1330) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:107)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:89)
[EFX-0011 VERI-WARNING] expression size 27 truncated to fit in target size 12 (VERI-1209) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\divider_ip\divider_ip.v:363)
[EFX-0011 VERI-WARNING] expression size 27 truncated to fit in target size 17 (VERI-1209) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\rtl\Bilinear_interpolation\bilinear_interpolation.v:194)
[EFX-0011 VERI-WARNING] expression size 27 truncated to fit in target size 17 (VERI-1209) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\rtl\Bilinear_interpolation\bilinear_interpolation.v:195)
[EFX-0011 VERI-WARNING] port 'clk' is not connected on this instance (VERI-2435) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:142)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 1 (VERI-1209) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:1090)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 1 (VERI-1209) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:1091)
[EFX-0011 VERI-WARNING] input port 'clk' remains unconnected for this instance (VDB-1053) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:131)
[EFX-0011 VERI-WARNING] input port 'addr[11]' is not connected on this instance (VDB-1013) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:131)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:109)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 14 (VERI-1209) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:1276)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 14 (VERI-1209) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:1277)
[EFX-0011 VERI-WARNING] actual bit length 13 differs from formal bit length 14 for port 'wr_datacount_o' (VERI-1330) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:104)
[EFX-0011 VERI-WARNING] actual bit length 13 differs from formal bit length 14 for port 'rd_datacount_o' (VERI-1330) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:107)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:89)

///////////////////////////////////
// Efinity Synthesis Started 
// Oct 05, 2024 22:55:25
///////////////////////////////////

[EFX-0011 VERI-WARNING] parameter 'DECOMPOSE_WRITE_MODE' becomes localparam in 'dpram_wrapper_mwm_f656f5dedc9e468aafbbd8c29bccb0b0' with formal parameter declaration list (VERI-1199) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip/bram_decompose.vh:4)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:109)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 13 (VERI-1209) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:1276)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 13 (VERI-1209) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:1277)
[EFX-0011 VERI-WARNING] actual bit length 12 differs from formal bit length 13 for port 'wr_datacount_o' (VERI-1330) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:104)
[EFX-0011 VERI-WARNING] actual bit length 12 differs from formal bit length 13 for port 'rd_datacount_o' (VERI-1330) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:107)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:89)
[EFX-0011 VERI-WARNING] expression size 27 truncated to fit in target size 12 (VERI-1209) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\divider_ip\divider_ip.v:363)
[EFX-0011 VERI-WARNING] expression size 27 truncated to fit in target size 17 (VERI-1209) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\rtl\Bilinear_interpolation\bilinear_interpolation.v:194)
[EFX-0011 VERI-WARNING] expression size 27 truncated to fit in target size 17 (VERI-1209) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\rtl\Bilinear_interpolation\bilinear_interpolation.v:195)
[EFX-0011 VERI-WARNING] port 'clk' is not connected on this instance (VERI-2435) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:142)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 1 (VERI-1209) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:1090)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 1 (VERI-1209) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:1091)
[EFX-0011 VERI-WARNING] input port 'clk' remains unconnected for this instance (VDB-1053) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:131)
[EFX-0011 VERI-WARNING] input port 'addr[11]' is not connected on this instance (VDB-1013) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:131)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:109)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 14 (VERI-1209) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:1276)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 14 (VERI-1209) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:1277)
[EFX-0011 VERI-WARNING] actual bit length 13 differs from formal bit length 14 for port 'wr_datacount_o' (VERI-1330) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:104)
[EFX-0011 VERI-WARNING] actual bit length 13 differs from formal bit length 14 for port 'rd_datacount_o' (VERI-1330) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:107)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:89)
[EFX-0200 WARNING] Removing redundant signal : bit_xor. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:312)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[31]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[30]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[29]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[28]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[27]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[26]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[25]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[24]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[23]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[22]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[21]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[20]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[19]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[18]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[17]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[16]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[15]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[14]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[13]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_bram.clk'. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:131)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_bram.addr[11]'. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:131)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_bram.addr[10]'. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:131)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_bram.addr[9]'. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:131)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_bram.addr[8]'. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:131)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_bram.addr[7]'. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:131)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_bram.addr[6]'. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:131)
[EFX-0266 WARNING] Module Instance 'ux_divider_ip' input pin tied to constant (reset=0).
[EFX-0266 WARNING] Module Instance 'uy_divider_ip' input pin tied to constant (reset=0).
[EFX-0266 WARNING] Module Instance 'u1_my_bram_ip' input pin tied to constant (we_b=0).
[EFX-0266 WARNING] Module Instance 'u1_my_bram_ip' input pin tied to constant (wdata_b[0]=0).
[EFX-0266 WARNING] Module Instance 'u1_my_bram_ip' input pin tied to constant (wdata_b[1]=0).
[EFX-0266 WARNING] Module Instance 'u1_my_bram_ip' input pin tied to constant (wdata_b[2]=0).
[EFX-0266 WARNING] Module Instance 'u1_my_bram_ip' input pin tied to constant (wdata_b[3]=0).
[EFX-0266 WARNING] Module Instance 'u1_my_bram_ip' input pin tied to constant (wdata_b[4]=0).
[EFX-0266 WARNING] Module Instance 'u1_my_bram_ip' input pin tied to constant (wdata_b[5]=0).
[EFX-0266 WARNING] Module Instance 'u1_my_bram_ip' input pin tied to constant (wdata_b[6]=0).
[EFX-0266 WARNING] Module Instance 'u1_my_bram_ip' input pin tied to constant (wdata_b[7]=0).
[EFX-0266 WARNING] Module Instance 'u2_my_bram_ip' input pin tied to constant (we_b=0).
[EFX-0266 WARNING] Module Instance 'u2_my_bram_ip' input pin tied to constant (wdata_b[0]=0).
[EFX-0266 WARNING] Module Instance 'u2_my_bram_ip' input pin tied to constant (wdata_b[1]=0).
[EFX-0266 WARNING] Module Instance 'u2_my_bram_ip' input pin tied to constant (wdata_b[2]=0).
[EFX-0266 WARNING] Module Instance 'u2_my_bram_ip' input pin tied to constant (wdata_b[3]=0).
[EFX-0266 WARNING] Module Instance 'u2_my_bram_ip' input pin tied to constant (wdata_b[4]=0).
[EFX-0266 WARNING] Module Instance 'u2_my_bram_ip' input pin tied to constant (wdata_b[5]=0).
[EFX-0266 WARNING] Module Instance 'u2_my_bram_ip' input pin tied to constant (wdata_b[6]=0).
[EFX-0266 WARNING] Module Instance 'u2_my_bram_ip' input pin tied to constant (wdata_b[7]=0).
[EFX-0266 WARNING] Module Instance 'u3_my_bram_ip' input pin tied to constant (we_b=0).
[EFX-0266 WARNING] Module Instance 'u3_my_bram_ip' input pin tied to constant (wdata_b[0]=0).
[EFX-0266 WARNING] Module Instance 'u3_my_bram_ip' input pin tied to constant (wdata_b[1]=0).
[EFX-0266 WARNING] Module Instance 'u3_my_bram_ip' input pin tied to constant (wdata_b[2]=0).
[EFX-0266 WARNING] Module Instance 'u3_my_bram_ip' input pin tied to constant (wdata_b[3]=0).
[EFX-0266 WARNING] Module Instance 'u3_my_bram_ip' input pin tied to constant (wdata_b[4]=0).
[EFX-0266 WARNING] Module Instance 'u3_my_bram_ip' input pin tied to constant (wdata_b[5]=0).
[EFX-0266 WARNING] Module Instance 'u3_my_bram_ip' input pin tied to constant (wdata_b[6]=0).
[EFX-0266 WARNING] Module Instance 'u3_my_bram_ip' input pin tied to constant (wdata_b[7]=0).
[EFX-0266 WARNING] Module Instance 'u4_my_bram_ip' input pin tied to constant (we_b=0).
[EFX-0266 WARNING] Module Instance 'u4_my_bram_ip' input pin tied to constant (wdata_b[0]=0).
[EFX-0266 WARNING] Module Instance 'u4_my_bram_ip' input pin tied to constant (wdata_b[1]=0).
[EFX-0266 WARNING] Module Instance 'u4_my_bram_ip' input pin tied to constant (wdata_b[2]=0).
[EFX-0266 WARNING] Module Instance 'u4_my_bram_ip' input pin tied to constant (wdata_b[3]=0).
[EFX-0266 WARNING] Module Instance 'u4_my_bram_ip' input pin tied to constant (wdata_b[4]=0).
[EFX-0266 WARNING] Module Instance 'u4_my_bram_ip' input pin tied to constant (wdata_b[5]=0).
[EFX-0266 WARNING] Module Instance 'u4_my_bram_ip' input pin tied to constant (wdata_b[6]=0).
[EFX-0266 WARNING] Module Instance 'u4_my_bram_ip' input pin tied to constant (wdata_b[7]=0).
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/red_interp/mult_234 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/red_interp/mult_235 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/red_interp/mult_236 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/red_interp/n2640_pp_0x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/red_interp/n2683_pp_0x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/red_interp/n2726_pp_0x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/red_interp/n2769_pp_0x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/red_interp/n2640_pp_1x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/red_interp/n2683_pp_1x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/red_interp/n2726_pp_1x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/red_interp/n2769_pp_1x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/green_interp/mult_233 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/green_interp/mult_234 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/green_interp/mult_235 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/green_interp/mult_236 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/green_interp/n2640_pp_0x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/green_interp/n2683_pp_0x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/green_interp/n2726_pp_0x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/green_interp/n2769_pp_0x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/green_interp/n2640_pp_1x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/green_interp/n2683_pp_1x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/green_interp/n2726_pp_1x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/green_interp/n2769_pp_1x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/blue_interp/mult_233 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/blue_interp/mult_234 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/blue_interp/mult_235 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/blue_interp/mult_236 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/blue_interp/n2640_pp_0x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/blue_interp/n2683_pp_0x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/blue_interp/n2726_pp_0x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/blue_interp/n2769_pp_0x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/blue_interp/n2640_pp_1x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/blue_interp/n2683_pp_1x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/blue_interp/n2726_pp_1x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/blue_interp/n2769_pp_1x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/red_interp/mult_233 is permanently disabled 

///////////////////////////////////
// Efinity Synthesis Started 
// Oct 05, 2024 23:01:10
///////////////////////////////////

[EFX-0011 VERI-WARNING] parameter 'DECOMPOSE_WRITE_MODE' becomes localparam in 'dpram_wrapper_mwm_f656f5dedc9e468aafbbd8c29bccb0b0' with formal parameter declaration list (VERI-1199) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip/bram_decompose.vh:4)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:109)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 13 (VERI-1209) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:1276)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 13 (VERI-1209) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:1277)
[EFX-0011 VERI-WARNING] actual bit length 12 differs from formal bit length 13 for port 'wr_datacount_o' (VERI-1330) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:104)
[EFX-0011 VERI-WARNING] actual bit length 12 differs from formal bit length 13 for port 'rd_datacount_o' (VERI-1330) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:107)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:89)
[EFX-0011 VERI-WARNING] expression size 27 truncated to fit in target size 12 (VERI-1209) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\divider_ip\divider_ip.v:363)
[EFX-0011 VERI-WARNING] expression size 27 truncated to fit in target size 17 (VERI-1209) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\rtl\Bilinear_interpolation\bilinear_interpolation.v:194)
[EFX-0011 VERI-WARNING] expression size 27 truncated to fit in target size 17 (VERI-1209) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\rtl\Bilinear_interpolation\bilinear_interpolation.v:195)
[EFX-0011 VERI-WARNING] port 'clk' is not connected on this instance (VERI-2435) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:142)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 1 (VERI-1209) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:1090)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 1 (VERI-1209) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:1091)
[EFX-0011 VERI-WARNING] input port 'clk' remains unconnected for this instance (VDB-1053) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:131)
[EFX-0011 VERI-WARNING] input port 'addr[11]' is not connected on this instance (VDB-1013) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:131)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:109)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 14 (VERI-1209) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:1276)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 14 (VERI-1209) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:1277)
[EFX-0011 VERI-WARNING] actual bit length 13 differs from formal bit length 14 for port 'wr_datacount_o' (VERI-1330) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:104)
[EFX-0011 VERI-WARNING] actual bit length 13 differs from formal bit length 14 for port 'rd_datacount_o' (VERI-1330) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:107)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:89)
[EFX-0200 WARNING] Removing redundant signal : bit_xor. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:312)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[31]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[30]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[29]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[28]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[27]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[26]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[25]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[24]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[23]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[22]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[21]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[20]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[19]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[18]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[17]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[16]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[15]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[14]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[13]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_bram.clk'. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:131)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_bram.addr[11]'. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:131)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_bram.addr[10]'. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:131)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_bram.addr[9]'. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:131)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_bram.addr[8]'. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:131)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_bram.addr[7]'. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:131)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_bram.addr[6]'. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:131)
[EFX-0266 WARNING] Module Instance 'ux_divider_ip' input pin tied to constant (reset=0).
[EFX-0266 WARNING] Module Instance 'uy_divider_ip' input pin tied to constant (reset=0).
[EFX-0266 WARNING] Module Instance 'u1_my_bram_ip' input pin tied to constant (we_b=0).
[EFX-0266 WARNING] Module Instance 'u1_my_bram_ip' input pin tied to constant (wdata_b[0]=0).
[EFX-0266 WARNING] Module Instance 'u1_my_bram_ip' input pin tied to constant (wdata_b[1]=0).
[EFX-0266 WARNING] Module Instance 'u1_my_bram_ip' input pin tied to constant (wdata_b[2]=0).
[EFX-0266 WARNING] Module Instance 'u1_my_bram_ip' input pin tied to constant (wdata_b[3]=0).
[EFX-0266 WARNING] Module Instance 'u1_my_bram_ip' input pin tied to constant (wdata_b[4]=0).
[EFX-0266 WARNING] Module Instance 'u1_my_bram_ip' input pin tied to constant (wdata_b[5]=0).
[EFX-0266 WARNING] Module Instance 'u1_my_bram_ip' input pin tied to constant (wdata_b[6]=0).
[EFX-0266 WARNING] Module Instance 'u1_my_bram_ip' input pin tied to constant (wdata_b[7]=0).
[EFX-0266 WARNING] Module Instance 'u2_my_bram_ip' input pin tied to constant (we_b=0).
[EFX-0266 WARNING] Module Instance 'u2_my_bram_ip' input pin tied to constant (wdata_b[0]=0).
[EFX-0266 WARNING] Module Instance 'u2_my_bram_ip' input pin tied to constant (wdata_b[1]=0).
[EFX-0266 WARNING] Module Instance 'u2_my_bram_ip' input pin tied to constant (wdata_b[2]=0).
[EFX-0266 WARNING] Module Instance 'u2_my_bram_ip' input pin tied to constant (wdata_b[3]=0).
[EFX-0266 WARNING] Module Instance 'u2_my_bram_ip' input pin tied to constant (wdata_b[4]=0).
[EFX-0266 WARNING] Module Instance 'u2_my_bram_ip' input pin tied to constant (wdata_b[5]=0).
[EFX-0266 WARNING] Module Instance 'u2_my_bram_ip' input pin tied to constant (wdata_b[6]=0).
[EFX-0266 WARNING] Module Instance 'u2_my_bram_ip' input pin tied to constant (wdata_b[7]=0).
[EFX-0266 WARNING] Module Instance 'u3_my_bram_ip' input pin tied to constant (we_b=0).
[EFX-0266 WARNING] Module Instance 'u3_my_bram_ip' input pin tied to constant (wdata_b[0]=0).
[EFX-0266 WARNING] Module Instance 'u3_my_bram_ip' input pin tied to constant (wdata_b[1]=0).
[EFX-0266 WARNING] Module Instance 'u3_my_bram_ip' input pin tied to constant (wdata_b[2]=0).
[EFX-0266 WARNING] Module Instance 'u3_my_bram_ip' input pin tied to constant (wdata_b[3]=0).
[EFX-0266 WARNING] Module Instance 'u3_my_bram_ip' input pin tied to constant (wdata_b[4]=0).
[EFX-0266 WARNING] Module Instance 'u3_my_bram_ip' input pin tied to constant (wdata_b[5]=0).
[EFX-0266 WARNING] Module Instance 'u3_my_bram_ip' input pin tied to constant (wdata_b[6]=0).
[EFX-0266 WARNING] Module Instance 'u3_my_bram_ip' input pin tied to constant (wdata_b[7]=0).
[EFX-0266 WARNING] Module Instance 'u4_my_bram_ip' input pin tied to constant (we_b=0).
[EFX-0266 WARNING] Module Instance 'u4_my_bram_ip' input pin tied to constant (wdata_b[0]=0).
[EFX-0266 WARNING] Module Instance 'u4_my_bram_ip' input pin tied to constant (wdata_b[1]=0).
[EFX-0266 WARNING] Module Instance 'u4_my_bram_ip' input pin tied to constant (wdata_b[2]=0).
[EFX-0266 WARNING] Module Instance 'u4_my_bram_ip' input pin tied to constant (wdata_b[3]=0).
[EFX-0266 WARNING] Module Instance 'u4_my_bram_ip' input pin tied to constant (wdata_b[4]=0).
[EFX-0266 WARNING] Module Instance 'u4_my_bram_ip' input pin tied to constant (wdata_b[5]=0).
[EFX-0266 WARNING] Module Instance 'u4_my_bram_ip' input pin tied to constant (wdata_b[6]=0).
[EFX-0266 WARNING] Module Instance 'u4_my_bram_ip' input pin tied to constant (wdata_b[7]=0).
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/red_interp/mult_234 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/red_interp/mult_235 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/red_interp/mult_236 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/red_interp/n2640_pp_0x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/red_interp/n2683_pp_0x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/red_interp/n2726_pp_0x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/red_interp/n2769_pp_0x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/red_interp/n2640_pp_1x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/red_interp/n2683_pp_1x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/red_interp/n2726_pp_1x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/red_interp/n2769_pp_1x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/green_interp/mult_233 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/green_interp/mult_234 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/green_interp/mult_235 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/green_interp/mult_236 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/green_interp/n2640_pp_0x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/green_interp/n2683_pp_0x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/green_interp/n2726_pp_0x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/green_interp/n2769_pp_0x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/green_interp/n2640_pp_1x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/green_interp/n2683_pp_1x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/green_interp/n2726_pp_1x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/green_interp/n2769_pp_1x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/blue_interp/mult_233 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/blue_interp/mult_234 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/blue_interp/mult_235 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/blue_interp/mult_236 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/blue_interp/n2640_pp_0x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/blue_interp/n2683_pp_0x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/blue_interp/n2726_pp_0x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/blue_interp/n2769_pp_0x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/blue_interp/n2640_pp_1x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/blue_interp/n2683_pp_1x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/blue_interp/n2726_pp_1x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/blue_interp/n2769_pp_1x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/red_interp/mult_233 is permanently disabled 

///////////////////////////////////
// Efinity Synthesis Started 
// Oct 05, 2024 23:04:54
///////////////////////////////////

[EFX-0011 VERI-WARNING] parameter 'DECOMPOSE_WRITE_MODE' becomes localparam in 'dpram_wrapper_mwm_f656f5dedc9e468aafbbd8c29bccb0b0' with formal parameter declaration list (VERI-1199) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip/bram_decompose.vh:4)
[EFX-0011 VERI-WARNING] actual bit length 11 differs from formal bit length 12 for port 'x_pix_len' (VERI-1330) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\rtl\uart_control_output_top.v:130)
[EFX-0011 VERI-WARNING] actual bit length 11 differs from formal bit length 12 for port 'y_pix_len' (VERI-1330) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\rtl\uart_control_output_top.v:131)
[EFX-0011 VERI-WARNING] Input/Inout Port clk_24M is unconnected and will be removed 

///////////////////////////////////
// Efinity Synthesis Started 
// Oct 06, 2024 12:31:50
///////////////////////////////////

[EFX-0011 VERI-WARNING] parameter 'DECOMPOSE_WRITE_MODE' becomes localparam in 'dpram_wrapper_mwm_f656f5dedc9e468aafbbd8c29bccb0b0' with formal parameter declaration list (VERI-1199) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip/bram_decompose.vh:4)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:109)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 13 (VERI-1209) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:1276)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 13 (VERI-1209) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:1277)
[EFX-0011 VERI-WARNING] actual bit length 12 differs from formal bit length 13 for port 'wr_datacount_o' (VERI-1330) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:104)
[EFX-0011 VERI-WARNING] actual bit length 12 differs from formal bit length 13 for port 'rd_datacount_o' (VERI-1330) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:107)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:89)
[EFX-0011 VERI-WARNING] expression size 27 truncated to fit in target size 12 (VERI-1209) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\divider_ip\divider_ip.v:363)
[EFX-0011 VERI-WARNING] expression size 27 truncated to fit in target size 17 (VERI-1209) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\rtl\Bilinear_interpolation\bilinear_interpolation.v:194)
[EFX-0011 VERI-WARNING] expression size 27 truncated to fit in target size 17 (VERI-1209) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\rtl\Bilinear_interpolation\bilinear_interpolation.v:195)
[EFX-0011 VERI-WARNING] port 'clk' is not connected on this instance (VERI-2435) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:142)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 1 (VERI-1209) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:1090)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 1 (VERI-1209) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:1091)
[EFX-0011 VERI-WARNING] input port 'clk' remains unconnected for this instance (VDB-1053) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:131)
[EFX-0011 VERI-WARNING] input port 'addr[11]' is not connected on this instance (VDB-1013) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:131)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:109)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 14 (VERI-1209) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:1276)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 14 (VERI-1209) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:1277)
[EFX-0011 VERI-WARNING] actual bit length 13 differs from formal bit length 14 for port 'wr_datacount_o' (VERI-1330) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:104)
[EFX-0011 VERI-WARNING] actual bit length 13 differs from formal bit length 14 for port 'rd_datacount_o' (VERI-1330) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:107)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:89)
[EFX-0200 WARNING] Removing redundant signal : bit_xor. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:312)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[31]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[30]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[29]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[28]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[27]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[26]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[25]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[24]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[23]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[22]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[21]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[20]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[19]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[18]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[17]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[16]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[15]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[14]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[13]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_bram.clk'. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:131)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_bram.addr[11]'. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:131)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_bram.addr[10]'. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:131)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_bram.addr[9]'. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:131)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_bram.addr[8]'. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:131)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_bram.addr[7]'. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:131)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_bram.addr[6]'. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:131)
[EFX-0266 WARNING] Module Instance 'ux_divider_ip' input pin tied to constant (reset=0).
[EFX-0266 WARNING] Module Instance 'uy_divider_ip' input pin tied to constant (reset=0).
[EFX-0266 WARNING] Module Instance 'u1_my_bram_ip' input pin tied to constant (we_b=0).
[EFX-0266 WARNING] Module Instance 'u1_my_bram_ip' input pin tied to constant (wdata_b[0]=0).
[EFX-0266 WARNING] Module Instance 'u1_my_bram_ip' input pin tied to constant (wdata_b[1]=0).
[EFX-0266 WARNING] Module Instance 'u1_my_bram_ip' input pin tied to constant (wdata_b[2]=0).
[EFX-0266 WARNING] Module Instance 'u1_my_bram_ip' input pin tied to constant (wdata_b[3]=0).
[EFX-0266 WARNING] Module Instance 'u1_my_bram_ip' input pin tied to constant (wdata_b[4]=0).
[EFX-0266 WARNING] Module Instance 'u1_my_bram_ip' input pin tied to constant (wdata_b[5]=0).
[EFX-0266 WARNING] Module Instance 'u1_my_bram_ip' input pin tied to constant (wdata_b[6]=0).
[EFX-0266 WARNING] Module Instance 'u1_my_bram_ip' input pin tied to constant (wdata_b[7]=0).
[EFX-0266 WARNING] Module Instance 'u2_my_bram_ip' input pin tied to constant (we_b=0).
[EFX-0266 WARNING] Module Instance 'u2_my_bram_ip' input pin tied to constant (wdata_b[0]=0).
[EFX-0266 WARNING] Module Instance 'u2_my_bram_ip' input pin tied to constant (wdata_b[1]=0).
[EFX-0266 WARNING] Module Instance 'u2_my_bram_ip' input pin tied to constant (wdata_b[2]=0).
[EFX-0266 WARNING] Module Instance 'u2_my_bram_ip' input pin tied to constant (wdata_b[3]=0).
[EFX-0266 WARNING] Module Instance 'u2_my_bram_ip' input pin tied to constant (wdata_b[4]=0).
[EFX-0266 WARNING] Module Instance 'u2_my_bram_ip' input pin tied to constant (wdata_b[5]=0).
[EFX-0266 WARNING] Module Instance 'u2_my_bram_ip' input pin tied to constant (wdata_b[6]=0).
[EFX-0266 WARNING] Module Instance 'u2_my_bram_ip' input pin tied to constant (wdata_b[7]=0).
[EFX-0266 WARNING] Module Instance 'u3_my_bram_ip' input pin tied to constant (we_b=0).
[EFX-0266 WARNING] Module Instance 'u3_my_bram_ip' input pin tied to constant (wdata_b[0]=0).
[EFX-0266 WARNING] Module Instance 'u3_my_bram_ip' input pin tied to constant (wdata_b[1]=0).
[EFX-0266 WARNING] Module Instance 'u3_my_bram_ip' input pin tied to constant (wdata_b[2]=0).
[EFX-0266 WARNING] Module Instance 'u3_my_bram_ip' input pin tied to constant (wdata_b[3]=0).
[EFX-0266 WARNING] Module Instance 'u3_my_bram_ip' input pin tied to constant (wdata_b[4]=0).
[EFX-0266 WARNING] Module Instance 'u3_my_bram_ip' input pin tied to constant (wdata_b[5]=0).
[EFX-0266 WARNING] Module Instance 'u3_my_bram_ip' input pin tied to constant (wdata_b[6]=0).
[EFX-0266 WARNING] Module Instance 'u3_my_bram_ip' input pin tied to constant (wdata_b[7]=0).
[EFX-0266 WARNING] Module Instance 'u4_my_bram_ip' input pin tied to constant (we_b=0).
[EFX-0266 WARNING] Module Instance 'u4_my_bram_ip' input pin tied to constant (wdata_b[0]=0).
[EFX-0266 WARNING] Module Instance 'u4_my_bram_ip' input pin tied to constant (wdata_b[1]=0).
[EFX-0266 WARNING] Module Instance 'u4_my_bram_ip' input pin tied to constant (wdata_b[2]=0).
[EFX-0266 WARNING] Module Instance 'u4_my_bram_ip' input pin tied to constant (wdata_b[3]=0).
[EFX-0266 WARNING] Module Instance 'u4_my_bram_ip' input pin tied to constant (wdata_b[4]=0).
[EFX-0266 WARNING] Module Instance 'u4_my_bram_ip' input pin tied to constant (wdata_b[5]=0).
[EFX-0266 WARNING] Module Instance 'u4_my_bram_ip' input pin tied to constant (wdata_b[6]=0).
[EFX-0266 WARNING] Module Instance 'u4_my_bram_ip' input pin tied to constant (wdata_b[7]=0).
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/red_interp/mult_234 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/red_interp/mult_235 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/red_interp/mult_236 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/red_interp/n2640_pp_0x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/red_interp/n2683_pp_0x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/red_interp/n2726_pp_0x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/red_interp/n2769_pp_0x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/red_interp/n2640_pp_1x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/red_interp/n2683_pp_1x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/red_interp/n2726_pp_1x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/red_interp/n2769_pp_1x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/green_interp/mult_233 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/green_interp/mult_234 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/green_interp/mult_235 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/green_interp/mult_236 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/green_interp/n2640_pp_0x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/green_interp/n2683_pp_0x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/green_interp/n2726_pp_0x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/green_interp/n2769_pp_0x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/green_interp/n2640_pp_1x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/green_interp/n2683_pp_1x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/green_interp/n2726_pp_1x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/green_interp/n2769_pp_1x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/blue_interp/mult_233 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/blue_interp/mult_234 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/blue_interp/mult_235 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/blue_interp/mult_236 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/blue_interp/n2640_pp_0x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/blue_interp/n2683_pp_0x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/blue_interp/n2726_pp_0x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/blue_interp/n2769_pp_0x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/blue_interp/n2640_pp_1x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/blue_interp/n2683_pp_1x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/blue_interp/n2726_pp_1x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/blue_interp/n2769_pp_1x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/red_interp/mult_233 is permanently disabled 

///////////////////////////////////
// Efinity Synthesis Started 
// Oct 06, 2024 14:29:14
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Oct 06, 2024 14:37:04
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Oct 06, 2024 14:38:19
///////////////////////////////////

[EFX-0011 VERI-WARNING] parameter 'DECOMPOSE_WRITE_MODE' becomes localparam in 'dpram_wrapper_mwm_f656f5dedc9e468aafbbd8c29bccb0b0' with formal parameter declaration list (VERI-1199) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip/bram_decompose.vh:4)
[EFX-0011 VERI-WARNING] port 'i2c_rdata' remains unconnected for this instance (VERI-1927) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\rtl\data_in_uart_control_top.v:107)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:109)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 13 (VERI-1209) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:1276)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 13 (VERI-1209) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:1277)
[EFX-0011 VERI-WARNING] actual bit length 12 differs from formal bit length 13 for port 'wr_datacount_o' (VERI-1330) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:104)
[EFX-0011 VERI-WARNING] actual bit length 12 differs from formal bit length 13 for port 'rd_datacount_o' (VERI-1330) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:107)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:89)
[EFX-0011 VERI-WARNING] expression size 27 truncated to fit in target size 12 (VERI-1209) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\divider_ip\divider_ip.v:363)
[EFX-0011 VERI-WARNING] expression size 27 truncated to fit in target size 17 (VERI-1209) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\rtl\Bilinear_interpolation\bilinear_interpolation.v:194)
[EFX-0011 VERI-WARNING] expression size 27 truncated to fit in target size 17 (VERI-1209) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\rtl\Bilinear_interpolation\bilinear_interpolation.v:195)
[EFX-0011 VERI-WARNING] port 'clk' is not connected on this instance (VERI-2435) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:142)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 1 (VERI-1209) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:1090)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 1 (VERI-1209) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:1091)
[EFX-0011 VERI-WARNING] input port 'clk' remains unconnected for this instance (VDB-1053) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:131)
[EFX-0011 VERI-WARNING] input port 'addr[11]' is not connected on this instance (VDB-1013) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:131)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:109)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 14 (VERI-1209) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:1276)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 14 (VERI-1209) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:1277)
[EFX-0011 VERI-WARNING] actual bit length 13 differs from formal bit length 14 for port 'wr_datacount_o' (VERI-1330) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:104)
[EFX-0011 VERI-WARNING] actual bit length 13 differs from formal bit length 14 for port 'rd_datacount_o' (VERI-1330) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:107)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:89)
[EFX-0011 VERI-WARNING] expression size 4 truncated to fit in target size 3 (VERI-1209) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\rtl\UARTcontrol\uart_control_top.v:86)
[EFX-0011 VERI-WARNING] net 'i2c_config_index[8]' does not have a driver (VDB-1002) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\rtl\data_in_uart_control_top.v:87)
[EFX-0200 WARNING] Removing redundant signal : bit_xor. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:312)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[31]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[30]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[29]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[28]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[27]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[26]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[25]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[24]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[23]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[22]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[21]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[20]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[19]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[18]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[17]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[16]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[15]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[14]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[13]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_bram.clk'. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:131)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_bram.addr[11]'. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:131)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_bram.addr[10]'. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:131)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_bram.addr[9]'. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:131)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_bram.addr[8]'. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:131)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_bram.addr[7]'. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:131)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_bram.addr[6]'. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:131)
[EFX-0266 WARNING] Module Instance 'ux_divider_ip' input pin tied to constant (reset=0).
[EFX-0266 WARNING] Module Instance 'uy_divider_ip' input pin tied to constant (reset=0).
[EFX-0266 WARNING] Module Instance 'u1_my_bram_ip' input pin tied to constant (we_b=0).
[EFX-0266 WARNING] Module Instance 'u1_my_bram_ip' input pin tied to constant (wdata_b[0]=0).
[EFX-0266 WARNING] Module Instance 'u1_my_bram_ip' input pin tied to constant (wdata_b[1]=0).
[EFX-0266 WARNING] Module Instance 'u1_my_bram_ip' input pin tied to constant (wdata_b[2]=0).
[EFX-0266 WARNING] Module Instance 'u1_my_bram_ip' input pin tied to constant (wdata_b[3]=0).
[EFX-0266 WARNING] Module Instance 'u1_my_bram_ip' input pin tied to constant (wdata_b[4]=0).
[EFX-0266 WARNING] Module Instance 'u1_my_bram_ip' input pin tied to constant (wdata_b[5]=0).
[EFX-0266 WARNING] Module Instance 'u1_my_bram_ip' input pin tied to constant (wdata_b[6]=0).
[EFX-0266 WARNING] Module Instance 'u1_my_bram_ip' input pin tied to constant (wdata_b[7]=0).
[EFX-0266 WARNING] Module Instance 'u2_my_bram_ip' input pin tied to constant (we_b=0).
[EFX-0266 WARNING] Module Instance 'u2_my_bram_ip' input pin tied to constant (wdata_b[0]=0).
[EFX-0266 WARNING] Module Instance 'u2_my_bram_ip' input pin tied to constant (wdata_b[1]=0).
[EFX-0266 WARNING] Module Instance 'u2_my_bram_ip' input pin tied to constant (wdata_b[2]=0).
[EFX-0266 WARNING] Module Instance 'u2_my_bram_ip' input pin tied to constant (wdata_b[3]=0).
[EFX-0266 WARNING] Module Instance 'u2_my_bram_ip' input pin tied to constant (wdata_b[4]=0).
[EFX-0266 WARNING] Module Instance 'u2_my_bram_ip' input pin tied to constant (wdata_b[5]=0).
[EFX-0266 WARNING] Module Instance 'u2_my_bram_ip' input pin tied to constant (wdata_b[6]=0).
[EFX-0266 WARNING] Module Instance 'u2_my_bram_ip' input pin tied to constant (wdata_b[7]=0).
[EFX-0266 WARNING] Module Instance 'u3_my_bram_ip' input pin tied to constant (we_b=0).
[EFX-0266 WARNING] Module Instance 'u3_my_bram_ip' input pin tied to constant (wdata_b[0]=0).
[EFX-0266 WARNING] Module Instance 'u3_my_bram_ip' input pin tied to constant (wdata_b[1]=0).
[EFX-0266 WARNING] Module Instance 'u3_my_bram_ip' input pin tied to constant (wdata_b[2]=0).
[EFX-0266 WARNING] Module Instance 'u3_my_bram_ip' input pin tied to constant (wdata_b[3]=0).
[EFX-0266 WARNING] Module Instance 'u3_my_bram_ip' input pin tied to constant (wdata_b[4]=0).
[EFX-0266 WARNING] Module Instance 'u3_my_bram_ip' input pin tied to constant (wdata_b[5]=0).
[EFX-0266 WARNING] Module Instance 'u3_my_bram_ip' input pin tied to constant (wdata_b[6]=0).
[EFX-0266 WARNING] Module Instance 'u3_my_bram_ip' input pin tied to constant (wdata_b[7]=0).
[EFX-0266 WARNING] Module Instance 'u4_my_bram_ip' input pin tied to constant (we_b=0).
[EFX-0266 WARNING] Module Instance 'u4_my_bram_ip' input pin tied to constant (wdata_b[0]=0).
[EFX-0266 WARNING] Module Instance 'u4_my_bram_ip' input pin tied to constant (wdata_b[1]=0).
[EFX-0266 WARNING] Module Instance 'u4_my_bram_ip' input pin tied to constant (wdata_b[2]=0).
[EFX-0266 WARNING] Module Instance 'u4_my_bram_ip' input pin tied to constant (wdata_b[3]=0).
[EFX-0266 WARNING] Module Instance 'u4_my_bram_ip' input pin tied to constant (wdata_b[4]=0).
[EFX-0266 WARNING] Module Instance 'u4_my_bram_ip' input pin tied to constant (wdata_b[5]=0).
[EFX-0266 WARNING] Module Instance 'u4_my_bram_ip' input pin tied to constant (wdata_b[6]=0).
[EFX-0266 WARNING] Module Instance 'u4_my_bram_ip' input pin tied to constant (wdata_b[7]=0).
[EFX-0011 VERI-WARNING] Input/Inout Port clk_out is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port hdmi_pix_clk_i is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port hdmi_RGB_data_i[23] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port hdmi_RGB_data_i[22] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port hdmi_RGB_data_i[21] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port hdmi_RGB_data_i[20] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port hdmi_RGB_data_i[19] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port hdmi_RGB_data_i[18] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port hdmi_RGB_data_i[17] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port hdmi_RGB_data_i[16] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port hdmi_RGB_data_i[15] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port hdmi_RGB_data_i[14] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port hdmi_RGB_data_i[13] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port hdmi_RGB_data_i[12] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port hdmi_RGB_data_i[11] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port hdmi_RGB_data_i[10] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port hdmi_RGB_data_i[9] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port hdmi_RGB_data_i[8] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port hdmi_RGB_data_i[7] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port hdmi_RGB_data_i[6] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port hdmi_RGB_data_i[5] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port hdmi_RGB_data_i[4] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port hdmi_RGB_data_i[3] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port hdmi_RGB_data_i[2] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port hdmi_RGB_data_i[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port hdmi_RGB_data_i[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port hdmi_pix_en_i is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port hdmi_hsync_i is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port hdmi_vsync_i is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port hdmi_sda_io_IN is unconnected and will be removed 

///////////////////////////////////
// Efinity Synthesis Started 
// Oct 06, 2024 15:25:03
///////////////////////////////////

[EFX-0011 VERI-WARNING] parameter 'DECOMPOSE_WRITE_MODE' becomes localparam in 'dpram_wrapper_mwm_f656f5dedc9e468aafbbd8c29bccb0b0' with formal parameter declaration list (VERI-1199) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip/bram_decompose.vh:4)
[EFX-0011 VERI-WARNING] port 'i2c_rdata' remains unconnected for this instance (VERI-1927) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\rtl\data_in_uart_control_top.v:107)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:109)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 13 (VERI-1209) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:1276)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 13 (VERI-1209) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:1277)
[EFX-0011 VERI-WARNING] actual bit length 12 differs from formal bit length 13 for port 'wr_datacount_o' (VERI-1330) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:104)
[EFX-0011 VERI-WARNING] actual bit length 12 differs from formal bit length 13 for port 'rd_datacount_o' (VERI-1330) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:107)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:89)
[EFX-0011 VERI-WARNING] expression size 27 truncated to fit in target size 12 (VERI-1209) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\divider_ip\divider_ip.v:363)
[EFX-0011 VERI-WARNING] expression size 27 truncated to fit in target size 17 (VERI-1209) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\rtl\Bilinear_interpolation\bilinear_interpolation.v:194)
[EFX-0011 VERI-WARNING] expression size 27 truncated to fit in target size 17 (VERI-1209) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\rtl\Bilinear_interpolation\bilinear_interpolation.v:195)
[EFX-0011 VERI-WARNING] port 'clk' is not connected on this instance (VERI-2435) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:142)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 1 (VERI-1209) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:1090)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 1 (VERI-1209) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:1091)
[EFX-0011 VERI-WARNING] input port 'clk' remains unconnected for this instance (VDB-1053) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:131)
[EFX-0011 VERI-WARNING] input port 'addr[11]' is not connected on this instance (VDB-1013) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:131)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:109)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 14 (VERI-1209) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:1276)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 14 (VERI-1209) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:1277)
[EFX-0011 VERI-WARNING] actual bit length 13 differs from formal bit length 14 for port 'wr_datacount_o' (VERI-1330) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:104)
[EFX-0011 VERI-WARNING] actual bit length 13 differs from formal bit length 14 for port 'rd_datacount_o' (VERI-1330) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:107)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:89)
[EFX-0011 VERI-WARNING] expression size 4 truncated to fit in target size 3 (VERI-1209) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\rtl\UARTcontrol\uart_control_top.v:86)
[EFX-0011 VERI-WARNING] net 'i2c_config_index[8]' does not have a driver (VDB-1002) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\rtl\data_in_uart_control_top.v:87)
[EFX-0200 WARNING] Removing redundant signal : bit_xor. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:312)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[31]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[30]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[29]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[28]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[27]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[26]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[25]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[24]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[23]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[22]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[21]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[20]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[19]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[18]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[17]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[16]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[15]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[14]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[13]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_bram.clk'. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:131)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_bram.addr[11]'. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:131)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_bram.addr[10]'. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:131)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_bram.addr[9]'. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:131)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_bram.addr[8]'. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:131)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_bram.addr[7]'. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:131)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_bram.addr[6]'. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:131)
[EFX-0266 WARNING] Module Instance 'ux_divider_ip' input pin tied to constant (reset=0).
[EFX-0266 WARNING] Module Instance 'uy_divider_ip' input pin tied to constant (reset=0).
[EFX-0266 WARNING] Module Instance 'u1_my_bram_ip' input pin tied to constant (we_b=0).
[EFX-0266 WARNING] Module Instance 'u1_my_bram_ip' input pin tied to constant (wdata_b[0]=0).
[EFX-0266 WARNING] Module Instance 'u1_my_bram_ip' input pin tied to constant (wdata_b[1]=0).
[EFX-0266 WARNING] Module Instance 'u1_my_bram_ip' input pin tied to constant (wdata_b[2]=0).
[EFX-0266 WARNING] Module Instance 'u1_my_bram_ip' input pin tied to constant (wdata_b[3]=0).
[EFX-0266 WARNING] Module Instance 'u1_my_bram_ip' input pin tied to constant (wdata_b[4]=0).
[EFX-0266 WARNING] Module Instance 'u1_my_bram_ip' input pin tied to constant (wdata_b[5]=0).
[EFX-0266 WARNING] Module Instance 'u1_my_bram_ip' input pin tied to constant (wdata_b[6]=0).
[EFX-0266 WARNING] Module Instance 'u1_my_bram_ip' input pin tied to constant (wdata_b[7]=0).
[EFX-0266 WARNING] Module Instance 'u2_my_bram_ip' input pin tied to constant (we_b=0).
[EFX-0266 WARNING] Module Instance 'u2_my_bram_ip' input pin tied to constant (wdata_b[0]=0).
[EFX-0266 WARNING] Module Instance 'u2_my_bram_ip' input pin tied to constant (wdata_b[1]=0).
[EFX-0266 WARNING] Module Instance 'u2_my_bram_ip' input pin tied to constant (wdata_b[2]=0).
[EFX-0266 WARNING] Module Instance 'u2_my_bram_ip' input pin tied to constant (wdata_b[3]=0).
[EFX-0266 WARNING] Module Instance 'u2_my_bram_ip' input pin tied to constant (wdata_b[4]=0).
[EFX-0266 WARNING] Module Instance 'u2_my_bram_ip' input pin tied to constant (wdata_b[5]=0).
[EFX-0266 WARNING] Module Instance 'u2_my_bram_ip' input pin tied to constant (wdata_b[6]=0).
[EFX-0266 WARNING] Module Instance 'u2_my_bram_ip' input pin tied to constant (wdata_b[7]=0).
[EFX-0266 WARNING] Module Instance 'u3_my_bram_ip' input pin tied to constant (we_b=0).
[EFX-0266 WARNING] Module Instance 'u3_my_bram_ip' input pin tied to constant (wdata_b[0]=0).
[EFX-0266 WARNING] Module Instance 'u3_my_bram_ip' input pin tied to constant (wdata_b[1]=0).
[EFX-0266 WARNING] Module Instance 'u3_my_bram_ip' input pin tied to constant (wdata_b[2]=0).
[EFX-0266 WARNING] Module Instance 'u3_my_bram_ip' input pin tied to constant (wdata_b[3]=0).
[EFX-0266 WARNING] Module Instance 'u3_my_bram_ip' input pin tied to constant (wdata_b[4]=0).
[EFX-0266 WARNING] Module Instance 'u3_my_bram_ip' input pin tied to constant (wdata_b[5]=0).
[EFX-0266 WARNING] Module Instance 'u3_my_bram_ip' input pin tied to constant (wdata_b[6]=0).
[EFX-0266 WARNING] Module Instance 'u3_my_bram_ip' input pin tied to constant (wdata_b[7]=0).
[EFX-0266 WARNING] Module Instance 'u4_my_bram_ip' input pin tied to constant (we_b=0).
[EFX-0266 WARNING] Module Instance 'u4_my_bram_ip' input pin tied to constant (wdata_b[0]=0).
[EFX-0266 WARNING] Module Instance 'u4_my_bram_ip' input pin tied to constant (wdata_b[1]=0).
[EFX-0266 WARNING] Module Instance 'u4_my_bram_ip' input pin tied to constant (wdata_b[2]=0).
[EFX-0266 WARNING] Module Instance 'u4_my_bram_ip' input pin tied to constant (wdata_b[3]=0).
[EFX-0266 WARNING] Module Instance 'u4_my_bram_ip' input pin tied to constant (wdata_b[4]=0).
[EFX-0266 WARNING] Module Instance 'u4_my_bram_ip' input pin tied to constant (wdata_b[5]=0).
[EFX-0266 WARNING] Module Instance 'u4_my_bram_ip' input pin tied to constant (wdata_b[6]=0).
[EFX-0266 WARNING] Module Instance 'u4_my_bram_ip' input pin tied to constant (wdata_b[7]=0).
[EFX-0011 VERI-WARNING] Input/Inout Port biliner_clk_out is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port hdmi_pix_clk_i is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port hdmi_RGB_data_i[23] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port hdmi_RGB_data_i[22] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port hdmi_RGB_data_i[21] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port hdmi_RGB_data_i[20] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port hdmi_RGB_data_i[19] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port hdmi_RGB_data_i[18] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port hdmi_RGB_data_i[17] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port hdmi_RGB_data_i[16] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port hdmi_RGB_data_i[15] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port hdmi_RGB_data_i[14] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port hdmi_RGB_data_i[13] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port hdmi_RGB_data_i[12] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port hdmi_RGB_data_i[11] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port hdmi_RGB_data_i[10] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port hdmi_RGB_data_i[9] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port hdmi_RGB_data_i[8] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port hdmi_RGB_data_i[7] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port hdmi_RGB_data_i[6] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port hdmi_RGB_data_i[5] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port hdmi_RGB_data_i[4] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port hdmi_RGB_data_i[3] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port hdmi_RGB_data_i[2] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port hdmi_RGB_data_i[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port hdmi_RGB_data_i[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port hdmi_pix_en_i is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port hdmi_hsync_i is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port hdmi_vsync_i is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port hdmi_sda_io_IN is unconnected and will be removed 

///////////////////////////////////
// Efinity Synthesis Started 
// Oct 06, 2024 15:28:58
///////////////////////////////////

[EFX-0011 VERI-WARNING] parameter 'DECOMPOSE_WRITE_MODE' becomes localparam in 'dpram_wrapper_mwm_f656f5dedc9e468aafbbd8c29bccb0b0' with formal parameter declaration list (VERI-1199) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip/bram_decompose.vh:4)
[EFX-0011 VERI-WARNING] port 'i2c_rdata' remains unconnected for this instance (VERI-1927) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\rtl\data_in_uart_control_top.v:107)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:109)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 13 (VERI-1209) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:1276)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 13 (VERI-1209) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:1277)
[EFX-0011 VERI-WARNING] actual bit length 12 differs from formal bit length 13 for port 'wr_datacount_o' (VERI-1330) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:104)
[EFX-0011 VERI-WARNING] actual bit length 12 differs from formal bit length 13 for port 'rd_datacount_o' (VERI-1330) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:107)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:89)
[EFX-0011 VERI-WARNING] expression size 27 truncated to fit in target size 12 (VERI-1209) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\divider_ip\divider_ip.v:363)
[EFX-0011 VERI-WARNING] expression size 27 truncated to fit in target size 17 (VERI-1209) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\rtl\Bilinear_interpolation\bilinear_interpolation.v:194)
[EFX-0011 VERI-WARNING] expression size 27 truncated to fit in target size 17 (VERI-1209) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\rtl\Bilinear_interpolation\bilinear_interpolation.v:195)
[EFX-0011 VERI-WARNING] port 'clk' is not connected on this instance (VERI-2435) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:142)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 1 (VERI-1209) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:1090)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 1 (VERI-1209) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:1091)
[EFX-0011 VERI-WARNING] input port 'clk' remains unconnected for this instance (VDB-1053) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:131)
[EFX-0011 VERI-WARNING] input port 'addr[11]' is not connected on this instance (VDB-1013) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:131)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:109)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 14 (VERI-1209) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:1276)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 14 (VERI-1209) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:1277)
[EFX-0011 VERI-WARNING] actual bit length 13 differs from formal bit length 14 for port 'wr_datacount_o' (VERI-1330) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:104)
[EFX-0011 VERI-WARNING] actual bit length 13 differs from formal bit length 14 for port 'rd_datacount_o' (VERI-1330) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:107)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:89)
[EFX-0011 VERI-WARNING] expression size 4 truncated to fit in target size 3 (VERI-1209) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\rtl\UARTcontrol\uart_control_top.v:86)
[EFX-0011 VERI-WARNING] net 'i2c_config_index[8]' does not have a driver (VDB-1002) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\rtl\data_in_uart_control_top.v:87)
[EFX-0200 WARNING] Removing redundant signal : bit_xor. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:312)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[31]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[30]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[29]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[28]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[27]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[26]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[25]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[24]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[23]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[22]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[21]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[20]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[19]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[18]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[17]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[16]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[15]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[14]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[13]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_bram.clk'. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:131)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_bram.addr[11]'. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:131)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_bram.addr[10]'. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:131)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_bram.addr[9]'. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:131)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_bram.addr[8]'. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:131)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_bram.addr[7]'. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:131)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_bram.addr[6]'. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:131)
[EFX-0266 WARNING] Module Instance 'ux_divider_ip' input pin tied to constant (reset=0).
[EFX-0266 WARNING] Module Instance 'uy_divider_ip' input pin tied to constant (reset=0).
[EFX-0266 WARNING] Module Instance 'u1_my_bram_ip' input pin tied to constant (we_b=0).
[EFX-0266 WARNING] Module Instance 'u1_my_bram_ip' input pin tied to constant (wdata_b[0]=0).
[EFX-0266 WARNING] Module Instance 'u1_my_bram_ip' input pin tied to constant (wdata_b[1]=0).
[EFX-0266 WARNING] Module Instance 'u1_my_bram_ip' input pin tied to constant (wdata_b[2]=0).
[EFX-0266 WARNING] Module Instance 'u1_my_bram_ip' input pin tied to constant (wdata_b[3]=0).
[EFX-0266 WARNING] Module Instance 'u1_my_bram_ip' input pin tied to constant (wdata_b[4]=0).
[EFX-0266 WARNING] Module Instance 'u1_my_bram_ip' input pin tied to constant (wdata_b[5]=0).
[EFX-0266 WARNING] Module Instance 'u1_my_bram_ip' input pin tied to constant (wdata_b[6]=0).
[EFX-0266 WARNING] Module Instance 'u1_my_bram_ip' input pin tied to constant (wdata_b[7]=0).
[EFX-0266 WARNING] Module Instance 'u2_my_bram_ip' input pin tied to constant (we_b=0).
[EFX-0266 WARNING] Module Instance 'u2_my_bram_ip' input pin tied to constant (wdata_b[0]=0).
[EFX-0266 WARNING] Module Instance 'u2_my_bram_ip' input pin tied to constant (wdata_b[1]=0).
[EFX-0266 WARNING] Module Instance 'u2_my_bram_ip' input pin tied to constant (wdata_b[2]=0).
[EFX-0266 WARNING] Module Instance 'u2_my_bram_ip' input pin tied to constant (wdata_b[3]=0).
[EFX-0266 WARNING] Module Instance 'u2_my_bram_ip' input pin tied to constant (wdata_b[4]=0).
[EFX-0266 WARNING] Module Instance 'u2_my_bram_ip' input pin tied to constant (wdata_b[5]=0).
[EFX-0266 WARNING] Module Instance 'u2_my_bram_ip' input pin tied to constant (wdata_b[6]=0).
[EFX-0266 WARNING] Module Instance 'u2_my_bram_ip' input pin tied to constant (wdata_b[7]=0).
[EFX-0266 WARNING] Module Instance 'u3_my_bram_ip' input pin tied to constant (we_b=0).
[EFX-0266 WARNING] Module Instance 'u3_my_bram_ip' input pin tied to constant (wdata_b[0]=0).
[EFX-0266 WARNING] Module Instance 'u3_my_bram_ip' input pin tied to constant (wdata_b[1]=0).
[EFX-0266 WARNING] Module Instance 'u3_my_bram_ip' input pin tied to constant (wdata_b[2]=0).
[EFX-0266 WARNING] Module Instance 'u3_my_bram_ip' input pin tied to constant (wdata_b[3]=0).
[EFX-0266 WARNING] Module Instance 'u3_my_bram_ip' input pin tied to constant (wdata_b[4]=0).
[EFX-0266 WARNING] Module Instance 'u3_my_bram_ip' input pin tied to constant (wdata_b[5]=0).
[EFX-0266 WARNING] Module Instance 'u3_my_bram_ip' input pin tied to constant (wdata_b[6]=0).
[EFX-0266 WARNING] Module Instance 'u3_my_bram_ip' input pin tied to constant (wdata_b[7]=0).
[EFX-0266 WARNING] Module Instance 'u4_my_bram_ip' input pin tied to constant (we_b=0).
[EFX-0266 WARNING] Module Instance 'u4_my_bram_ip' input pin tied to constant (wdata_b[0]=0).
[EFX-0266 WARNING] Module Instance 'u4_my_bram_ip' input pin tied to constant (wdata_b[1]=0).
[EFX-0266 WARNING] Module Instance 'u4_my_bram_ip' input pin tied to constant (wdata_b[2]=0).
[EFX-0266 WARNING] Module Instance 'u4_my_bram_ip' input pin tied to constant (wdata_b[3]=0).
[EFX-0266 WARNING] Module Instance 'u4_my_bram_ip' input pin tied to constant (wdata_b[4]=0).
[EFX-0266 WARNING] Module Instance 'u4_my_bram_ip' input pin tied to constant (wdata_b[5]=0).
[EFX-0266 WARNING] Module Instance 'u4_my_bram_ip' input pin tied to constant (wdata_b[6]=0).
[EFX-0266 WARNING] Module Instance 'u4_my_bram_ip' input pin tied to constant (wdata_b[7]=0).
[EFX-0011 VERI-WARNING] Input/Inout Port biliner_clk_out is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port hdmi_pix_clk_i is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port hdmi_RGB_data_i[23] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port hdmi_RGB_data_i[22] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port hdmi_RGB_data_i[21] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port hdmi_RGB_data_i[20] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port hdmi_RGB_data_i[19] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port hdmi_RGB_data_i[18] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port hdmi_RGB_data_i[17] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port hdmi_RGB_data_i[16] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port hdmi_RGB_data_i[15] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port hdmi_RGB_data_i[14] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port hdmi_RGB_data_i[13] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port hdmi_RGB_data_i[12] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port hdmi_RGB_data_i[11] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port hdmi_RGB_data_i[10] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port hdmi_RGB_data_i[9] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port hdmi_RGB_data_i[8] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port hdmi_RGB_data_i[7] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port hdmi_RGB_data_i[6] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port hdmi_RGB_data_i[5] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port hdmi_RGB_data_i[4] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port hdmi_RGB_data_i[3] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port hdmi_RGB_data_i[2] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port hdmi_RGB_data_i[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port hdmi_RGB_data_i[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port hdmi_pix_en_i is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port hdmi_hsync_i is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port hdmi_vsync_i is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port hdmi_sda_io_IN is unconnected and will be removed 

///////////////////////////////////
// Efinity Synthesis Started 
// Oct 06, 2024 15:38:11
///////////////////////////////////

[EFX-0011 VERI-WARNING] parameter 'DECOMPOSE_WRITE_MODE' becomes localparam in 'dpram_wrapper_mwm_f656f5dedc9e468aafbbd8c29bccb0b0' with formal parameter declaration list (VERI-1199) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip/bram_decompose.vh:4)
[EFX-0011 VERI-WARNING] port 'i2c_rdata' remains unconnected for this instance (VERI-1927) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\rtl\data_in_uart_control_top.v:109)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:109)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 13 (VERI-1209) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:1276)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 13 (VERI-1209) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:1277)
[EFX-0011 VERI-WARNING] actual bit length 12 differs from formal bit length 13 for port 'wr_datacount_o' (VERI-1330) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:104)
[EFX-0011 VERI-WARNING] actual bit length 12 differs from formal bit length 13 for port 'rd_datacount_o' (VERI-1330) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:107)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:89)
[EFX-0011 VERI-WARNING] expression size 27 truncated to fit in target size 12 (VERI-1209) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\divider_ip\divider_ip.v:363)
[EFX-0011 VERI-WARNING] expression size 27 truncated to fit in target size 17 (VERI-1209) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\rtl\Bilinear_interpolation\bilinear_interpolation.v:194)
[EFX-0011 VERI-WARNING] expression size 27 truncated to fit in target size 17 (VERI-1209) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\rtl\Bilinear_interpolation\bilinear_interpolation.v:195)
[EFX-0011 VERI-WARNING] port 'clk' is not connected on this instance (VERI-2435) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:142)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 1 (VERI-1209) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:1090)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 1 (VERI-1209) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:1091)
[EFX-0011 VERI-WARNING] input port 'clk' remains unconnected for this instance (VDB-1053) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:131)
[EFX-0011 VERI-WARNING] input port 'addr[11]' is not connected on this instance (VDB-1013) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:131)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:109)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 14 (VERI-1209) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:1276)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 14 (VERI-1209) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:1277)
[EFX-0011 VERI-WARNING] actual bit length 13 differs from formal bit length 14 for port 'wr_datacount_o' (VERI-1330) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:104)
[EFX-0011 VERI-WARNING] actual bit length 13 differs from formal bit length 14 for port 'rd_datacount_o' (VERI-1330) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:107)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:89)
[EFX-0011 VERI-WARNING] expression size 4 truncated to fit in target size 3 (VERI-1209) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\rtl\UARTcontrol\uart_control_top.v:86)
[EFX-0011 VERI-WARNING] net 'i2c_config_index[8]' does not have a driver (VDB-1002) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\rtl\data_in_uart_control_top.v:89)
[EFX-0200 WARNING] Removing redundant signal : bit_xor. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:312)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[31]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[30]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[29]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[28]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[27]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[26]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[25]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[24]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[23]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[22]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[21]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[20]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[19]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[18]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[17]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[16]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[15]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[14]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[13]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_bram.clk'. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:131)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_bram.addr[11]'. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:131)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_bram.addr[10]'. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:131)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_bram.addr[9]'. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:131)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_bram.addr[8]'. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:131)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_bram.addr[7]'. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:131)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_bram.addr[6]'. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:131)
[EFX-0266 WARNING] Module Instance 'ux_divider_ip' input pin tied to constant (reset=0).
[EFX-0266 WARNING] Module Instance 'uy_divider_ip' input pin tied to constant (reset=0).
[EFX-0266 WARNING] Module Instance 'u1_my_bram_ip' input pin tied to constant (we_b=0).
[EFX-0266 WARNING] Module Instance 'u1_my_bram_ip' input pin tied to constant (wdata_b[0]=0).
[EFX-0266 WARNING] Module Instance 'u1_my_bram_ip' input pin tied to constant (wdata_b[1]=0).
[EFX-0266 WARNING] Module Instance 'u1_my_bram_ip' input pin tied to constant (wdata_b[2]=0).
[EFX-0266 WARNING] Module Instance 'u1_my_bram_ip' input pin tied to constant (wdata_b[3]=0).
[EFX-0266 WARNING] Module Instance 'u1_my_bram_ip' input pin tied to constant (wdata_b[4]=0).
[EFX-0266 WARNING] Module Instance 'u1_my_bram_ip' input pin tied to constant (wdata_b[5]=0).
[EFX-0266 WARNING] Module Instance 'u1_my_bram_ip' input pin tied to constant (wdata_b[6]=0).
[EFX-0266 WARNING] Module Instance 'u1_my_bram_ip' input pin tied to constant (wdata_b[7]=0).
[EFX-0266 WARNING] Module Instance 'u2_my_bram_ip' input pin tied to constant (we_b=0).
[EFX-0266 WARNING] Module Instance 'u2_my_bram_ip' input pin tied to constant (wdata_b[0]=0).
[EFX-0266 WARNING] Module Instance 'u2_my_bram_ip' input pin tied to constant (wdata_b[1]=0).
[EFX-0266 WARNING] Module Instance 'u2_my_bram_ip' input pin tied to constant (wdata_b[2]=0).
[EFX-0266 WARNING] Module Instance 'u2_my_bram_ip' input pin tied to constant (wdata_b[3]=0).
[EFX-0266 WARNING] Module Instance 'u2_my_bram_ip' input pin tied to constant (wdata_b[4]=0).
[EFX-0266 WARNING] Module Instance 'u2_my_bram_ip' input pin tied to constant (wdata_b[5]=0).
[EFX-0266 WARNING] Module Instance 'u2_my_bram_ip' input pin tied to constant (wdata_b[6]=0).
[EFX-0266 WARNING] Module Instance 'u2_my_bram_ip' input pin tied to constant (wdata_b[7]=0).
[EFX-0266 WARNING] Module Instance 'u3_my_bram_ip' input pin tied to constant (we_b=0).
[EFX-0266 WARNING] Module Instance 'u3_my_bram_ip' input pin tied to constant (wdata_b[0]=0).
[EFX-0266 WARNING] Module Instance 'u3_my_bram_ip' input pin tied to constant (wdata_b[1]=0).
[EFX-0266 WARNING] Module Instance 'u3_my_bram_ip' input pin tied to constant (wdata_b[2]=0).
[EFX-0266 WARNING] Module Instance 'u3_my_bram_ip' input pin tied to constant (wdata_b[3]=0).
[EFX-0266 WARNING] Module Instance 'u3_my_bram_ip' input pin tied to constant (wdata_b[4]=0).
[EFX-0266 WARNING] Module Instance 'u3_my_bram_ip' input pin tied to constant (wdata_b[5]=0).
[EFX-0266 WARNING] Module Instance 'u3_my_bram_ip' input pin tied to constant (wdata_b[6]=0).
[EFX-0266 WARNING] Module Instance 'u3_my_bram_ip' input pin tied to constant (wdata_b[7]=0).
[EFX-0266 WARNING] Module Instance 'u4_my_bram_ip' input pin tied to constant (we_b=0).
[EFX-0266 WARNING] Module Instance 'u4_my_bram_ip' input pin tied to constant (wdata_b[0]=0).
[EFX-0266 WARNING] Module Instance 'u4_my_bram_ip' input pin tied to constant (wdata_b[1]=0).
[EFX-0266 WARNING] Module Instance 'u4_my_bram_ip' input pin tied to constant (wdata_b[2]=0).
[EFX-0266 WARNING] Module Instance 'u4_my_bram_ip' input pin tied to constant (wdata_b[3]=0).
[EFX-0266 WARNING] Module Instance 'u4_my_bram_ip' input pin tied to constant (wdata_b[4]=0).
[EFX-0266 WARNING] Module Instance 'u4_my_bram_ip' input pin tied to constant (wdata_b[5]=0).
[EFX-0266 WARNING] Module Instance 'u4_my_bram_ip' input pin tied to constant (wdata_b[6]=0).
[EFX-0266 WARNING] Module Instance 'u4_my_bram_ip' input pin tied to constant (wdata_b[7]=0).
[EFX-0011 VERI-WARNING] Input/Inout Port hdmi_sda_io_IN is unconnected and will be removed 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/red_interp/mult_234 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/red_interp/mult_235 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/red_interp/mult_236 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/red_interp/n2640_pp_0x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/red_interp/n2683_pp_0x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/red_interp/n2726_pp_0x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/red_interp/n2769_pp_0x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/red_interp/n2640_pp_1x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/red_interp/n2683_pp_1x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/red_interp/n2726_pp_1x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/red_interp/n2769_pp_1x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/green_interp/mult_233 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/green_interp/mult_234 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/green_interp/mult_235 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/green_interp/mult_236 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/green_interp/n2640_pp_0x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/green_interp/n2683_pp_0x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/green_interp/n2726_pp_0x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/green_interp/n2769_pp_0x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/green_interp/n2640_pp_1x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/green_interp/n2683_pp_1x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/green_interp/n2726_pp_1x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/green_interp/n2769_pp_1x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/blue_interp/mult_233 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/blue_interp/mult_234 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/blue_interp/mult_235 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/blue_interp/mult_236 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/blue_interp/n2640_pp_0x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/blue_interp/n2683_pp_0x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/blue_interp/n2726_pp_0x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/blue_interp/n2769_pp_0x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/blue_interp/n2640_pp_1x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/blue_interp/n2683_pp_1x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/blue_interp/n2726_pp_1x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/blue_interp/n2769_pp_1x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/red_interp/mult_233 is permanently disabled 

///////////////////////////////////
// Efinity Synthesis Started 
// Oct 06, 2024 15:47:24
///////////////////////////////////

[EFX-0011 VERI-WARNING] parameter 'DECOMPOSE_WRITE_MODE' becomes localparam in 'dpram_wrapper_mwm_f656f5dedc9e468aafbbd8c29bccb0b0' with formal parameter declaration list (VERI-1199) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip/bram_decompose.vh:4)
[EFX-0011 VERI-WARNING] port 'i2c_rdata' remains unconnected for this instance (VERI-1927) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\rtl\data_in_uart_control_top.v:109)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:109)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 13 (VERI-1209) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:1276)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 13 (VERI-1209) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:1277)
[EFX-0011 VERI-WARNING] actual bit length 12 differs from formal bit length 13 for port 'wr_datacount_o' (VERI-1330) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:104)
[EFX-0011 VERI-WARNING] actual bit length 12 differs from formal bit length 13 for port 'rd_datacount_o' (VERI-1330) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:107)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:89)
[EFX-0011 VERI-WARNING] expression size 27 truncated to fit in target size 12 (VERI-1209) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\divider_ip\divider_ip.v:363)
[EFX-0011 VERI-WARNING] expression size 27 truncated to fit in target size 17 (VERI-1209) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\rtl\Bilinear_interpolation\bilinear_interpolation.v:194)
[EFX-0011 VERI-WARNING] expression size 27 truncated to fit in target size 17 (VERI-1209) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\rtl\Bilinear_interpolation\bilinear_interpolation.v:195)
[EFX-0011 VERI-WARNING] port 'clk' is not connected on this instance (VERI-2435) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:142)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 1 (VERI-1209) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:1090)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 1 (VERI-1209) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:1091)
[EFX-0011 VERI-WARNING] input port 'clk' remains unconnected for this instance (VDB-1053) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:131)
[EFX-0011 VERI-WARNING] input port 'addr[11]' is not connected on this instance (VDB-1013) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:131)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:109)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 14 (VERI-1209) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:1276)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 14 (VERI-1209) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:1277)
[EFX-0011 VERI-WARNING] actual bit length 13 differs from formal bit length 14 for port 'wr_datacount_o' (VERI-1330) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:104)
[EFX-0011 VERI-WARNING] actual bit length 13 differs from formal bit length 14 for port 'rd_datacount_o' (VERI-1330) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:107)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:89)
[EFX-0011 VERI-WARNING] expression size 4 truncated to fit in target size 3 (VERI-1209) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\rtl\UARTcontrol\uart_control_top.v:86)
[EFX-0011 VERI-WARNING] net 'i2c_config_index[8]' does not have a driver (VDB-1002) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\rtl\data_in_uart_control_top.v:89)
[EFX-0200 WARNING] Removing redundant signal : bit_xor. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:312)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[31]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[30]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[29]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[28]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[27]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[26]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[25]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[24]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[23]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[22]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[21]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[20]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[19]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[18]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[17]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[16]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[15]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[14]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[13]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_bram.clk'. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:131)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_bram.addr[11]'. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:131)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_bram.addr[10]'. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:131)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_bram.addr[9]'. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:131)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_bram.addr[8]'. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:131)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_bram.addr[7]'. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:131)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_bram.addr[6]'. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:131)
[EFX-0266 WARNING] Module Instance 'ux_divider_ip' input pin tied to constant (reset=0).
[EFX-0266 WARNING] Module Instance 'uy_divider_ip' input pin tied to constant (reset=0).
[EFX-0266 WARNING] Module Instance 'u1_my_bram_ip' input pin tied to constant (we_b=0).
[EFX-0266 WARNING] Module Instance 'u1_my_bram_ip' input pin tied to constant (wdata_b[0]=0).
[EFX-0266 WARNING] Module Instance 'u1_my_bram_ip' input pin tied to constant (wdata_b[1]=0).
[EFX-0266 WARNING] Module Instance 'u1_my_bram_ip' input pin tied to constant (wdata_b[2]=0).
[EFX-0266 WARNING] Module Instance 'u1_my_bram_ip' input pin tied to constant (wdata_b[3]=0).
[EFX-0266 WARNING] Module Instance 'u1_my_bram_ip' input pin tied to constant (wdata_b[4]=0).
[EFX-0266 WARNING] Module Instance 'u1_my_bram_ip' input pin tied to constant (wdata_b[5]=0).
[EFX-0266 WARNING] Module Instance 'u1_my_bram_ip' input pin tied to constant (wdata_b[6]=0).
[EFX-0266 WARNING] Module Instance 'u1_my_bram_ip' input pin tied to constant (wdata_b[7]=0).
[EFX-0266 WARNING] Module Instance 'u2_my_bram_ip' input pin tied to constant (we_b=0).
[EFX-0266 WARNING] Module Instance 'u2_my_bram_ip' input pin tied to constant (wdata_b[0]=0).
[EFX-0266 WARNING] Module Instance 'u2_my_bram_ip' input pin tied to constant (wdata_b[1]=0).
[EFX-0266 WARNING] Module Instance 'u2_my_bram_ip' input pin tied to constant (wdata_b[2]=0).
[EFX-0266 WARNING] Module Instance 'u2_my_bram_ip' input pin tied to constant (wdata_b[3]=0).
[EFX-0266 WARNING] Module Instance 'u2_my_bram_ip' input pin tied to constant (wdata_b[4]=0).
[EFX-0266 WARNING] Module Instance 'u2_my_bram_ip' input pin tied to constant (wdata_b[5]=0).
[EFX-0266 WARNING] Module Instance 'u2_my_bram_ip' input pin tied to constant (wdata_b[6]=0).
[EFX-0266 WARNING] Module Instance 'u2_my_bram_ip' input pin tied to constant (wdata_b[7]=0).
[EFX-0266 WARNING] Module Instance 'u3_my_bram_ip' input pin tied to constant (we_b=0).
[EFX-0266 WARNING] Module Instance 'u3_my_bram_ip' input pin tied to constant (wdata_b[0]=0).
[EFX-0266 WARNING] Module Instance 'u3_my_bram_ip' input pin tied to constant (wdata_b[1]=0).
[EFX-0266 WARNING] Module Instance 'u3_my_bram_ip' input pin tied to constant (wdata_b[2]=0).
[EFX-0266 WARNING] Module Instance 'u3_my_bram_ip' input pin tied to constant (wdata_b[3]=0).
[EFX-0266 WARNING] Module Instance 'u3_my_bram_ip' input pin tied to constant (wdata_b[4]=0).
[EFX-0266 WARNING] Module Instance 'u3_my_bram_ip' input pin tied to constant (wdata_b[5]=0).
[EFX-0266 WARNING] Module Instance 'u3_my_bram_ip' input pin tied to constant (wdata_b[6]=0).
[EFX-0266 WARNING] Module Instance 'u3_my_bram_ip' input pin tied to constant (wdata_b[7]=0).
[EFX-0266 WARNING] Module Instance 'u4_my_bram_ip' input pin tied to constant (we_b=0).
[EFX-0266 WARNING] Module Instance 'u4_my_bram_ip' input pin tied to constant (wdata_b[0]=0).
[EFX-0266 WARNING] Module Instance 'u4_my_bram_ip' input pin tied to constant (wdata_b[1]=0).
[EFX-0266 WARNING] Module Instance 'u4_my_bram_ip' input pin tied to constant (wdata_b[2]=0).
[EFX-0266 WARNING] Module Instance 'u4_my_bram_ip' input pin tied to constant (wdata_b[3]=0).
[EFX-0266 WARNING] Module Instance 'u4_my_bram_ip' input pin tied to constant (wdata_b[4]=0).
[EFX-0266 WARNING] Module Instance 'u4_my_bram_ip' input pin tied to constant (wdata_b[5]=0).
[EFX-0266 WARNING] Module Instance 'u4_my_bram_ip' input pin tied to constant (wdata_b[6]=0).
[EFX-0266 WARNING] Module Instance 'u4_my_bram_ip' input pin tied to constant (wdata_b[7]=0).
[EFX-0011 VERI-WARNING] Input/Inout Port hdmi_sda_io_IN is unconnected and will be removed 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/red_interp/mult_234 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/red_interp/mult_235 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/red_interp/mult_236 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/red_interp/n2640_pp_0x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/red_interp/n2683_pp_0x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/red_interp/n2726_pp_0x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/red_interp/n2769_pp_0x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/red_interp/n2640_pp_1x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/red_interp/n2683_pp_1x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/red_interp/n2726_pp_1x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/red_interp/n2769_pp_1x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/green_interp/mult_233 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/green_interp/mult_234 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/green_interp/mult_235 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/green_interp/mult_236 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/green_interp/n2640_pp_0x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/green_interp/n2683_pp_0x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/green_interp/n2726_pp_0x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/green_interp/n2769_pp_0x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/green_interp/n2640_pp_1x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/green_interp/n2683_pp_1x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/green_interp/n2726_pp_1x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/green_interp/n2769_pp_1x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/blue_interp/mult_233 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/blue_interp/mult_234 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/blue_interp/mult_235 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/blue_interp/mult_236 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/blue_interp/n2640_pp_0x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/blue_interp/n2683_pp_0x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/blue_interp/n2726_pp_0x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/blue_interp/n2769_pp_0x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/blue_interp/n2640_pp_1x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/blue_interp/n2683_pp_1x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/blue_interp/n2726_pp_1x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/blue_interp/n2769_pp_1x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/red_interp/mult_233 is permanently disabled 

///////////////////////////////////
// Efinity Synthesis Started 
// Oct 06, 2024 16:27:58
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Oct 06, 2024 16:28:52
///////////////////////////////////

[EFX-0011 VERI-WARNING] parameter 'DECOMPOSE_WRITE_MODE' becomes localparam in 'dpram_wrapper_mwm_f656f5dedc9e468aafbbd8c29bccb0b0' with formal parameter declaration list (VERI-1199) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip/bram_decompose.vh:4)
[EFX-0011 VERI-WARNING] port 'i2c_rdata' remains unconnected for this instance (VERI-1927) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\rtl\data_in_uart_control_top.v:110)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:109)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 13 (VERI-1209) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:1276)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 13 (VERI-1209) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:1277)
[EFX-0011 VERI-WARNING] actual bit length 12 differs from formal bit length 13 for port 'wr_datacount_o' (VERI-1330) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:104)
[EFX-0011 VERI-WARNING] actual bit length 12 differs from formal bit length 13 for port 'rd_datacount_o' (VERI-1330) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:107)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:89)
[EFX-0011 VERI-WARNING] expression size 27 truncated to fit in target size 12 (VERI-1209) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\divider_ip\divider_ip.v:363)
[EFX-0011 VERI-WARNING] expression size 27 truncated to fit in target size 17 (VERI-1209) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\rtl\Bilinear_interpolation\bilinear_interpolation.v:194)
[EFX-0011 VERI-WARNING] expression size 27 truncated to fit in target size 17 (VERI-1209) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\rtl\Bilinear_interpolation\bilinear_interpolation.v:195)
[EFX-0011 VERI-WARNING] port 'clk' is not connected on this instance (VERI-2435) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:142)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 1 (VERI-1209) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:1090)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 1 (VERI-1209) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:1091)
[EFX-0011 VERI-WARNING] input port 'clk' remains unconnected for this instance (VDB-1053) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:131)
[EFX-0011 VERI-WARNING] input port 'addr[11]' is not connected on this instance (VDB-1013) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:131)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:109)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 14 (VERI-1209) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:1276)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 14 (VERI-1209) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:1277)
[EFX-0011 VERI-WARNING] actual bit length 13 differs from formal bit length 14 for port 'wr_datacount_o' (VERI-1330) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:104)
[EFX-0011 VERI-WARNING] actual bit length 13 differs from formal bit length 14 for port 'rd_datacount_o' (VERI-1330) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:107)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:89)
[EFX-0011 VERI-WARNING] expression size 4 truncated to fit in target size 3 (VERI-1209) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\rtl\UARTcontrol\uart_control_top.v:86)
[EFX-0011 VERI-WARNING] net 'i2c_config_index[8]' does not have a driver (VDB-1002) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\rtl\data_in_uart_control_top.v:90)
[EFX-0200 WARNING] Removing redundant signal : bit_xor. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:312)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[31]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[30]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[29]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[28]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[27]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[26]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[25]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[24]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[23]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[22]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[21]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[20]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[19]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[18]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[17]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[16]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[15]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[14]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[13]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_bram.clk'. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:131)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_bram.addr[11]'. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:131)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_bram.addr[10]'. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:131)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_bram.addr[9]'. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:131)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_bram.addr[8]'. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:131)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_bram.addr[7]'. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:131)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_bram.addr[6]'. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:131)
[EFX-0266 WARNING] Module Instance 'ux_divider_ip' input pin tied to constant (reset=0).
[EFX-0266 WARNING] Module Instance 'uy_divider_ip' input pin tied to constant (reset=0).
[EFX-0266 WARNING] Module Instance 'u1_my_bram_ip' input pin tied to constant (we_b=0).
[EFX-0266 WARNING] Module Instance 'u1_my_bram_ip' input pin tied to constant (wdata_b[0]=0).
[EFX-0266 WARNING] Module Instance 'u1_my_bram_ip' input pin tied to constant (wdata_b[1]=0).
[EFX-0266 WARNING] Module Instance 'u1_my_bram_ip' input pin tied to constant (wdata_b[2]=0).
[EFX-0266 WARNING] Module Instance 'u1_my_bram_ip' input pin tied to constant (wdata_b[3]=0).
[EFX-0266 WARNING] Module Instance 'u1_my_bram_ip' input pin tied to constant (wdata_b[4]=0).
[EFX-0266 WARNING] Module Instance 'u1_my_bram_ip' input pin tied to constant (wdata_b[5]=0).
[EFX-0266 WARNING] Module Instance 'u1_my_bram_ip' input pin tied to constant (wdata_b[6]=0).
[EFX-0266 WARNING] Module Instance 'u1_my_bram_ip' input pin tied to constant (wdata_b[7]=0).
[EFX-0266 WARNING] Module Instance 'u2_my_bram_ip' input pin tied to constant (we_b=0).
[EFX-0266 WARNING] Module Instance 'u2_my_bram_ip' input pin tied to constant (wdata_b[0]=0).
[EFX-0266 WARNING] Module Instance 'u2_my_bram_ip' input pin tied to constant (wdata_b[1]=0).
[EFX-0266 WARNING] Module Instance 'u2_my_bram_ip' input pin tied to constant (wdata_b[2]=0).
[EFX-0266 WARNING] Module Instance 'u2_my_bram_ip' input pin tied to constant (wdata_b[3]=0).
[EFX-0266 WARNING] Module Instance 'u2_my_bram_ip' input pin tied to constant (wdata_b[4]=0).
[EFX-0266 WARNING] Module Instance 'u2_my_bram_ip' input pin tied to constant (wdata_b[5]=0).
[EFX-0266 WARNING] Module Instance 'u2_my_bram_ip' input pin tied to constant (wdata_b[6]=0).
[EFX-0266 WARNING] Module Instance 'u2_my_bram_ip' input pin tied to constant (wdata_b[7]=0).
[EFX-0266 WARNING] Module Instance 'u3_my_bram_ip' input pin tied to constant (we_b=0).
[EFX-0266 WARNING] Module Instance 'u3_my_bram_ip' input pin tied to constant (wdata_b[0]=0).
[EFX-0266 WARNING] Module Instance 'u3_my_bram_ip' input pin tied to constant (wdata_b[1]=0).
[EFX-0266 WARNING] Module Instance 'u3_my_bram_ip' input pin tied to constant (wdata_b[2]=0).
[EFX-0266 WARNING] Module Instance 'u3_my_bram_ip' input pin tied to constant (wdata_b[3]=0).
[EFX-0266 WARNING] Module Instance 'u3_my_bram_ip' input pin tied to constant (wdata_b[4]=0).
[EFX-0266 WARNING] Module Instance 'u3_my_bram_ip' input pin tied to constant (wdata_b[5]=0).
[EFX-0266 WARNING] Module Instance 'u3_my_bram_ip' input pin tied to constant (wdata_b[6]=0).
[EFX-0266 WARNING] Module Instance 'u3_my_bram_ip' input pin tied to constant (wdata_b[7]=0).
[EFX-0266 WARNING] Module Instance 'u4_my_bram_ip' input pin tied to constant (we_b=0).
[EFX-0266 WARNING] Module Instance 'u4_my_bram_ip' input pin tied to constant (wdata_b[0]=0).
[EFX-0266 WARNING] Module Instance 'u4_my_bram_ip' input pin tied to constant (wdata_b[1]=0).
[EFX-0266 WARNING] Module Instance 'u4_my_bram_ip' input pin tied to constant (wdata_b[2]=0).
[EFX-0266 WARNING] Module Instance 'u4_my_bram_ip' input pin tied to constant (wdata_b[3]=0).
[EFX-0266 WARNING] Module Instance 'u4_my_bram_ip' input pin tied to constant (wdata_b[4]=0).
[EFX-0266 WARNING] Module Instance 'u4_my_bram_ip' input pin tied to constant (wdata_b[5]=0).
[EFX-0266 WARNING] Module Instance 'u4_my_bram_ip' input pin tied to constant (wdata_b[6]=0).
[EFX-0266 WARNING] Module Instance 'u4_my_bram_ip' input pin tied to constant (wdata_b[7]=0).
[EFX-0011 VERI-WARNING] Input/Inout Port hdmi_sda_io_IN is unconnected and will be removed 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/red_interp/mult_234 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/red_interp/mult_235 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/red_interp/mult_236 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/red_interp/n2640_pp_0x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/red_interp/n2683_pp_0x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/red_interp/n2726_pp_0x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/red_interp/n2769_pp_0x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/red_interp/n2640_pp_1x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/red_interp/n2683_pp_1x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/red_interp/n2726_pp_1x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/red_interp/n2769_pp_1x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/green_interp/mult_233 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/green_interp/mult_234 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/green_interp/mult_235 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/green_interp/mult_236 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/green_interp/n2640_pp_0x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/green_interp/n2683_pp_0x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/green_interp/n2726_pp_0x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/green_interp/n2769_pp_0x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/green_interp/n2640_pp_1x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/green_interp/n2683_pp_1x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/green_interp/n2726_pp_1x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/green_interp/n2769_pp_1x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/blue_interp/mult_233 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/blue_interp/mult_234 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/blue_interp/mult_235 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/blue_interp/mult_236 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/blue_interp/n2640_pp_0x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/blue_interp/n2683_pp_0x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/blue_interp/n2726_pp_0x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/blue_interp/n2769_pp_0x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/blue_interp/n2640_pp_1x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/blue_interp/n2683_pp_1x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/blue_interp/n2726_pp_1x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/blue_interp/n2769_pp_1x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/red_interp/mult_233 is permanently disabled 

///////////////////////////////////
// Efinity Synthesis Started 
// Oct 06, 2024 16:32:48
///////////////////////////////////

[EFX-0011 VERI-WARNING] parameter 'DECOMPOSE_WRITE_MODE' becomes localparam in 'dpram_wrapper_mwm_f656f5dedc9e468aafbbd8c29bccb0b0' with formal parameter declaration list (VERI-1199) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip/bram_decompose.vh:4)
[EFX-0011 VERI-WARNING] port 'i2c_rdata' remains unconnected for this instance (VERI-1927) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\rtl\data_in_uart_control_top.v:110)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:109)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 13 (VERI-1209) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:1276)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 13 (VERI-1209) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:1277)
[EFX-0011 VERI-WARNING] actual bit length 12 differs from formal bit length 13 for port 'wr_datacount_o' (VERI-1330) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:104)
[EFX-0011 VERI-WARNING] actual bit length 12 differs from formal bit length 13 for port 'rd_datacount_o' (VERI-1330) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:107)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:89)
[EFX-0011 VERI-WARNING] expression size 27 truncated to fit in target size 12 (VERI-1209) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\divider_ip\divider_ip.v:363)
[EFX-0011 VERI-WARNING] expression size 27 truncated to fit in target size 17 (VERI-1209) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\rtl\Bilinear_interpolation\bilinear_interpolation.v:194)
[EFX-0011 VERI-WARNING] expression size 27 truncated to fit in target size 17 (VERI-1209) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\rtl\Bilinear_interpolation\bilinear_interpolation.v:195)
[EFX-0011 VERI-WARNING] port 'clk' is not connected on this instance (VERI-2435) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:142)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 1 (VERI-1209) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:1090)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 1 (VERI-1209) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:1091)
[EFX-0011 VERI-WARNING] input port 'clk' remains unconnected for this instance (VDB-1053) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:131)
[EFX-0011 VERI-WARNING] input port 'addr[11]' is not connected on this instance (VDB-1013) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:131)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:109)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 14 (VERI-1209) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:1276)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 14 (VERI-1209) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:1277)
[EFX-0011 VERI-WARNING] actual bit length 13 differs from formal bit length 14 for port 'wr_datacount_o' (VERI-1330) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:104)
[EFX-0011 VERI-WARNING] actual bit length 13 differs from formal bit length 14 for port 'rd_datacount_o' (VERI-1330) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:107)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:89)
[EFX-0011 VERI-WARNING] expression size 4 truncated to fit in target size 3 (VERI-1209) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\rtl\UARTcontrol\uart_control_top.v:86)
[EFX-0011 VERI-WARNING] net 'i2c_config_index[8]' does not have a driver (VDB-1002) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\rtl\data_in_uart_control_top.v:90)
[EFX-0200 WARNING] Removing redundant signal : bit_xor. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:312)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[31]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[30]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[29]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[28]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[27]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[26]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[25]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[24]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[23]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[22]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[21]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[20]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[19]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[18]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[17]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[16]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[15]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[14]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[13]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_bram.clk'. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:131)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_bram.addr[11]'. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:131)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_bram.addr[10]'. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:131)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_bram.addr[9]'. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:131)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_bram.addr[8]'. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:131)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_bram.addr[7]'. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:131)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_bram.addr[6]'. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:131)
[EFX-0266 WARNING] Module Instance 'ux_divider_ip' input pin tied to constant (reset=0).
[EFX-0266 WARNING] Module Instance 'uy_divider_ip' input pin tied to constant (reset=0).
[EFX-0266 WARNING] Module Instance 'u1_my_bram_ip' input pin tied to constant (we_b=0).
[EFX-0266 WARNING] Module Instance 'u1_my_bram_ip' input pin tied to constant (wdata_b[0]=0).
[EFX-0266 WARNING] Module Instance 'u1_my_bram_ip' input pin tied to constant (wdata_b[1]=0).
[EFX-0266 WARNING] Module Instance 'u1_my_bram_ip' input pin tied to constant (wdata_b[2]=0).
[EFX-0266 WARNING] Module Instance 'u1_my_bram_ip' input pin tied to constant (wdata_b[3]=0).
[EFX-0266 WARNING] Module Instance 'u1_my_bram_ip' input pin tied to constant (wdata_b[4]=0).
[EFX-0266 WARNING] Module Instance 'u1_my_bram_ip' input pin tied to constant (wdata_b[5]=0).
[EFX-0266 WARNING] Module Instance 'u1_my_bram_ip' input pin tied to constant (wdata_b[6]=0).
[EFX-0266 WARNING] Module Instance 'u1_my_bram_ip' input pin tied to constant (wdata_b[7]=0).
[EFX-0266 WARNING] Module Instance 'u2_my_bram_ip' input pin tied to constant (we_b=0).
[EFX-0266 WARNING] Module Instance 'u2_my_bram_ip' input pin tied to constant (wdata_b[0]=0).
[EFX-0266 WARNING] Module Instance 'u2_my_bram_ip' input pin tied to constant (wdata_b[1]=0).
[EFX-0266 WARNING] Module Instance 'u2_my_bram_ip' input pin tied to constant (wdata_b[2]=0).
[EFX-0266 WARNING] Module Instance 'u2_my_bram_ip' input pin tied to constant (wdata_b[3]=0).
[EFX-0266 WARNING] Module Instance 'u2_my_bram_ip' input pin tied to constant (wdata_b[4]=0).
[EFX-0266 WARNING] Module Instance 'u2_my_bram_ip' input pin tied to constant (wdata_b[5]=0).
[EFX-0266 WARNING] Module Instance 'u2_my_bram_ip' input pin tied to constant (wdata_b[6]=0).
[EFX-0266 WARNING] Module Instance 'u2_my_bram_ip' input pin tied to constant (wdata_b[7]=0).
[EFX-0266 WARNING] Module Instance 'u3_my_bram_ip' input pin tied to constant (we_b=0).
[EFX-0266 WARNING] Module Instance 'u3_my_bram_ip' input pin tied to constant (wdata_b[0]=0).
[EFX-0266 WARNING] Module Instance 'u3_my_bram_ip' input pin tied to constant (wdata_b[1]=0).
[EFX-0266 WARNING] Module Instance 'u3_my_bram_ip' input pin tied to constant (wdata_b[2]=0).
[EFX-0266 WARNING] Module Instance 'u3_my_bram_ip' input pin tied to constant (wdata_b[3]=0).
[EFX-0266 WARNING] Module Instance 'u3_my_bram_ip' input pin tied to constant (wdata_b[4]=0).
[EFX-0266 WARNING] Module Instance 'u3_my_bram_ip' input pin tied to constant (wdata_b[5]=0).
[EFX-0266 WARNING] Module Instance 'u3_my_bram_ip' input pin tied to constant (wdata_b[6]=0).
[EFX-0266 WARNING] Module Instance 'u3_my_bram_ip' input pin tied to constant (wdata_b[7]=0).
[EFX-0266 WARNING] Module Instance 'u4_my_bram_ip' input pin tied to constant (we_b=0).
[EFX-0266 WARNING] Module Instance 'u4_my_bram_ip' input pin tied to constant (wdata_b[0]=0).
[EFX-0266 WARNING] Module Instance 'u4_my_bram_ip' input pin tied to constant (wdata_b[1]=0).
[EFX-0266 WARNING] Module Instance 'u4_my_bram_ip' input pin tied to constant (wdata_b[2]=0).
[EFX-0266 WARNING] Module Instance 'u4_my_bram_ip' input pin tied to constant (wdata_b[3]=0).
[EFX-0266 WARNING] Module Instance 'u4_my_bram_ip' input pin tied to constant (wdata_b[4]=0).
[EFX-0266 WARNING] Module Instance 'u4_my_bram_ip' input pin tied to constant (wdata_b[5]=0).
[EFX-0266 WARNING] Module Instance 'u4_my_bram_ip' input pin tied to constant (wdata_b[6]=0).
[EFX-0266 WARNING] Module Instance 'u4_my_bram_ip' input pin tied to constant (wdata_b[7]=0).
[EFX-0011 VERI-WARNING] Input/Inout Port hdmi_sda_io_IN is unconnected and will be removed 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/red_interp/mult_234 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/red_interp/mult_235 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/red_interp/mult_236 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/red_interp/n2640_pp_0x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/red_interp/n2683_pp_0x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/red_interp/n2726_pp_0x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/red_interp/n2769_pp_0x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/red_interp/n2640_pp_1x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/red_interp/n2683_pp_1x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/red_interp/n2726_pp_1x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/red_interp/n2769_pp_1x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/green_interp/mult_233 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/green_interp/mult_234 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/green_interp/mult_235 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/green_interp/mult_236 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/green_interp/n2640_pp_0x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/green_interp/n2683_pp_0x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/green_interp/n2726_pp_0x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/green_interp/n2769_pp_0x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/green_interp/n2640_pp_1x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/green_interp/n2683_pp_1x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/green_interp/n2726_pp_1x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/green_interp/n2769_pp_1x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/blue_interp/mult_233 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/blue_interp/mult_234 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/blue_interp/mult_235 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/blue_interp/mult_236 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/blue_interp/n2640_pp_0x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/blue_interp/n2683_pp_0x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/blue_interp/n2726_pp_0x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/blue_interp/n2769_pp_0x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/blue_interp/n2640_pp_1x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/blue_interp/n2683_pp_1x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/blue_interp/n2726_pp_1x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/blue_interp/n2769_pp_1x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/red_interp/mult_233 is permanently disabled 

///////////////////////////////////
// Efinity Synthesis Started 
// Oct 06, 2024 16:35:13
///////////////////////////////////

[EFX-0011 VERI-WARNING] parameter 'DECOMPOSE_WRITE_MODE' becomes localparam in 'dpram_wrapper_mwm_f656f5dedc9e468aafbbd8c29bccb0b0' with formal parameter declaration list (VERI-1199) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip/bram_decompose.vh:4)
[EFX-0011 VERI-WARNING] port 'i2c_rdata' remains unconnected for this instance (VERI-1927) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\rtl\data_in_uart_control_top.v:110)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:109)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 13 (VERI-1209) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:1276)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 13 (VERI-1209) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:1277)
[EFX-0011 VERI-WARNING] actual bit length 12 differs from formal bit length 13 for port 'wr_datacount_o' (VERI-1330) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:104)
[EFX-0011 VERI-WARNING] actual bit length 12 differs from formal bit length 13 for port 'rd_datacount_o' (VERI-1330) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:107)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:89)
[EFX-0011 VERI-WARNING] expression size 27 truncated to fit in target size 12 (VERI-1209) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\divider_ip\divider_ip.v:363)
[EFX-0011 VERI-WARNING] expression size 27 truncated to fit in target size 17 (VERI-1209) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\rtl\Bilinear_interpolation\bilinear_interpolation.v:194)
[EFX-0011 VERI-WARNING] expression size 27 truncated to fit in target size 17 (VERI-1209) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\rtl\Bilinear_interpolation\bilinear_interpolation.v:195)
[EFX-0011 VERI-WARNING] port 'clk' is not connected on this instance (VERI-2435) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:142)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 1 (VERI-1209) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:1090)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 1 (VERI-1209) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:1091)
[EFX-0011 VERI-WARNING] input port 'clk' remains unconnected for this instance (VDB-1053) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:131)
[EFX-0011 VERI-WARNING] input port 'addr[11]' is not connected on this instance (VDB-1013) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:131)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:109)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 14 (VERI-1209) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:1276)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 14 (VERI-1209) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:1277)
[EFX-0011 VERI-WARNING] actual bit length 13 differs from formal bit length 14 for port 'wr_datacount_o' (VERI-1330) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:104)
[EFX-0011 VERI-WARNING] actual bit length 13 differs from formal bit length 14 for port 'rd_datacount_o' (VERI-1330) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:107)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:89)
[EFX-0011 VERI-WARNING] expression size 4 truncated to fit in target size 3 (VERI-1209) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\rtl\UARTcontrol\uart_control_top.v:86)
[EFX-0011 VERI-WARNING] net 'i2c_config_index[8]' does not have a driver (VDB-1002) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\rtl\data_in_uart_control_top.v:90)
[EFX-0200 WARNING] Removing redundant signal : bit_xor. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:312)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[31]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[30]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[29]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[28]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[27]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[26]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[25]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[24]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[23]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[22]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[21]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[20]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[19]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[18]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[17]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[16]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[15]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[14]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[13]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_bram.clk'. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:131)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_bram.addr[11]'. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:131)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_bram.addr[10]'. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:131)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_bram.addr[9]'. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:131)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_bram.addr[8]'. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:131)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_bram.addr[7]'. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:131)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_bram.addr[6]'. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:131)
[EFX-0266 WARNING] Module Instance 'ux_divider_ip' input pin tied to constant (reset=0).
[EFX-0266 WARNING] Module Instance 'uy_divider_ip' input pin tied to constant (reset=0).
[EFX-0266 WARNING] Module Instance 'u1_my_bram_ip' input pin tied to constant (we_b=0).
[EFX-0266 WARNING] Module Instance 'u1_my_bram_ip' input pin tied to constant (wdata_b[0]=0).
[EFX-0266 WARNING] Module Instance 'u1_my_bram_ip' input pin tied to constant (wdata_b[1]=0).
[EFX-0266 WARNING] Module Instance 'u1_my_bram_ip' input pin tied to constant (wdata_b[2]=0).
[EFX-0266 WARNING] Module Instance 'u1_my_bram_ip' input pin tied to constant (wdata_b[3]=0).
[EFX-0266 WARNING] Module Instance 'u1_my_bram_ip' input pin tied to constant (wdata_b[4]=0).
[EFX-0266 WARNING] Module Instance 'u1_my_bram_ip' input pin tied to constant (wdata_b[5]=0).
[EFX-0266 WARNING] Module Instance 'u1_my_bram_ip' input pin tied to constant (wdata_b[6]=0).
[EFX-0266 WARNING] Module Instance 'u1_my_bram_ip' input pin tied to constant (wdata_b[7]=0).
[EFX-0266 WARNING] Module Instance 'u2_my_bram_ip' input pin tied to constant (we_b=0).
[EFX-0266 WARNING] Module Instance 'u2_my_bram_ip' input pin tied to constant (wdata_b[0]=0).
[EFX-0266 WARNING] Module Instance 'u2_my_bram_ip' input pin tied to constant (wdata_b[1]=0).
[EFX-0266 WARNING] Module Instance 'u2_my_bram_ip' input pin tied to constant (wdata_b[2]=0).
[EFX-0266 WARNING] Module Instance 'u2_my_bram_ip' input pin tied to constant (wdata_b[3]=0).
[EFX-0266 WARNING] Module Instance 'u2_my_bram_ip' input pin tied to constant (wdata_b[4]=0).
[EFX-0266 WARNING] Module Instance 'u2_my_bram_ip' input pin tied to constant (wdata_b[5]=0).
[EFX-0266 WARNING] Module Instance 'u2_my_bram_ip' input pin tied to constant (wdata_b[6]=0).
[EFX-0266 WARNING] Module Instance 'u2_my_bram_ip' input pin tied to constant (wdata_b[7]=0).
[EFX-0266 WARNING] Module Instance 'u3_my_bram_ip' input pin tied to constant (we_b=0).
[EFX-0266 WARNING] Module Instance 'u3_my_bram_ip' input pin tied to constant (wdata_b[0]=0).
[EFX-0266 WARNING] Module Instance 'u3_my_bram_ip' input pin tied to constant (wdata_b[1]=0).
[EFX-0266 WARNING] Module Instance 'u3_my_bram_ip' input pin tied to constant (wdata_b[2]=0).
[EFX-0266 WARNING] Module Instance 'u3_my_bram_ip' input pin tied to constant (wdata_b[3]=0).
[EFX-0266 WARNING] Module Instance 'u3_my_bram_ip' input pin tied to constant (wdata_b[4]=0).
[EFX-0266 WARNING] Module Instance 'u3_my_bram_ip' input pin tied to constant (wdata_b[5]=0).
[EFX-0266 WARNING] Module Instance 'u3_my_bram_ip' input pin tied to constant (wdata_b[6]=0).
[EFX-0266 WARNING] Module Instance 'u3_my_bram_ip' input pin tied to constant (wdata_b[7]=0).
[EFX-0266 WARNING] Module Instance 'u4_my_bram_ip' input pin tied to constant (we_b=0).
[EFX-0266 WARNING] Module Instance 'u4_my_bram_ip' input pin tied to constant (wdata_b[0]=0).
[EFX-0266 WARNING] Module Instance 'u4_my_bram_ip' input pin tied to constant (wdata_b[1]=0).
[EFX-0266 WARNING] Module Instance 'u4_my_bram_ip' input pin tied to constant (wdata_b[2]=0).
[EFX-0266 WARNING] Module Instance 'u4_my_bram_ip' input pin tied to constant (wdata_b[3]=0).
[EFX-0266 WARNING] Module Instance 'u4_my_bram_ip' input pin tied to constant (wdata_b[4]=0).
[EFX-0266 WARNING] Module Instance 'u4_my_bram_ip' input pin tied to constant (wdata_b[5]=0).
[EFX-0266 WARNING] Module Instance 'u4_my_bram_ip' input pin tied to constant (wdata_b[6]=0).
[EFX-0266 WARNING] Module Instance 'u4_my_bram_ip' input pin tied to constant (wdata_b[7]=0).
[EFX-0011 VERI-WARNING] Input/Inout Port hdmi_sda_io_IN is unconnected and will be removed 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/red_interp/mult_234 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/red_interp/mult_235 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/red_interp/mult_236 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/red_interp/n2640_pp_0x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/red_interp/n2683_pp_0x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/red_interp/n2726_pp_0x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/red_interp/n2769_pp_0x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/red_interp/n2640_pp_1x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/red_interp/n2683_pp_1x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/red_interp/n2726_pp_1x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/red_interp/n2769_pp_1x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/green_interp/mult_233 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/green_interp/mult_234 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/green_interp/mult_235 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/green_interp/mult_236 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/green_interp/n2640_pp_0x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/green_interp/n2683_pp_0x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/green_interp/n2726_pp_0x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/green_interp/n2769_pp_0x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/green_interp/n2640_pp_1x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/green_interp/n2683_pp_1x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/green_interp/n2726_pp_1x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/green_interp/n2769_pp_1x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/blue_interp/mult_233 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/blue_interp/mult_234 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/blue_interp/mult_235 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/blue_interp/mult_236 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/blue_interp/n2640_pp_0x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/blue_interp/n2683_pp_0x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/blue_interp/n2726_pp_0x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/blue_interp/n2769_pp_0x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/blue_interp/n2640_pp_1x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/blue_interp/n2683_pp_1x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/blue_interp/n2726_pp_1x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/blue_interp/n2769_pp_1x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/red_interp/mult_233 is permanently disabled 

///////////////////////////////////
// Efinity Synthesis Started 
// Oct 07, 2024 15:17:17
///////////////////////////////////

[EFX-0011 VERI-WARNING] parameter 'img_vs_c11_cnt_max' becomes localparam in 'bilinear_interpolation' with formal parameter declaration list (VERI-1199) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\rtl\Bilinear_interpolation\bilinear_interpolation.v:1121)
[EFX-0011 VERI-WARNING] parameter 'DECOMPOSE_WRITE_MODE' becomes localparam in 'dpram_wrapper_mwm_f656f5dedc9e468aafbbd8c29bccb0b0' with formal parameter declaration list (VERI-1199) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\Bilinear_interpolation_prj\ip\my_bram_ip/bram_decompose.vh:4)
[EFX-0011 VERI-WARNING] port 'i2c_rdata' remains unconnected for this instance (VERI-1927) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\rtl\data_in_uart_control_top.v:108)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:109)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 13 (VERI-1209) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:1276)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 13 (VERI-1209) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:1277)
[EFX-0011 VERI-WARNING] actual bit length 12 differs from formal bit length 13 for port 'wr_datacount_o' (VERI-1330) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:104)
[EFX-0011 VERI-WARNING] actual bit length 12 differs from formal bit length 13 for port 'rd_datacount_o' (VERI-1330) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:107)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:89)
[EFX-0011 VERI-WARNING] expression size 27 truncated to fit in target size 12 (VERI-1209) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\Bilinear_interpolation_prj\ip\divider_ip\divider_ip.v:363)
[EFX-0011 VERI-WARNING] expression size 27 truncated to fit in target size 17 (VERI-1209) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\rtl\Bilinear_interpolation\bilinear_interpolation.v:194)
[EFX-0011 VERI-WARNING] expression size 27 truncated to fit in target size 17 (VERI-1209) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\rtl\Bilinear_interpolation\bilinear_interpolation.v:195)
[EFX-0011 VERI-WARNING] port 'clk' is not connected on this instance (VERI-2435) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:142)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 1 (VERI-1209) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:1090)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 1 (VERI-1209) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:1091)
[EFX-0011 VERI-WARNING] input port 'clk' remains unconnected for this instance (VDB-1053) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:131)
[EFX-0011 VERI-WARNING] input port 'addr[11]' is not connected on this instance (VDB-1013) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:131)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:109)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 14 (VERI-1209) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:1276)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 14 (VERI-1209) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:1277)
[EFX-0011 VERI-WARNING] actual bit length 13 differs from formal bit length 14 for port 'wr_datacount_o' (VERI-1330) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:104)
[EFX-0011 VERI-WARNING] actual bit length 13 differs from formal bit length 14 for port 'rd_datacount_o' (VERI-1330) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:107)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:89)
[EFX-0011 VERI-WARNING] expression size 4 truncated to fit in target size 3 (VERI-1209) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\rtl\UARTcontrol\uart_control_top.v:86)
[EFX-0011 VERI-WARNING] net 'i2c_config_index[8]' does not have a driver (VDB-1002) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\rtl\data_in_uart_control_top.v:88)
[EFX-0200 WARNING] Removing redundant signal : bit_xor. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:312)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[31]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[30]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[29]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[28]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[27]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[26]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[25]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[24]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[23]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[22]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[21]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[20]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[19]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[18]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[17]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[16]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[15]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[14]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[13]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_bram.clk'. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:131)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_bram.addr[11]'. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:131)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_bram.addr[10]'. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:131)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_bram.addr[9]'. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:131)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_bram.addr[8]'. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:131)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_bram.addr[7]'. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:131)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_bram.addr[6]'. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:131)
[EFX-0266 WARNING] Module Instance 'ux_divider_ip' input pin tied to constant (reset=0).
[EFX-0266 WARNING] Module Instance 'uy_divider_ip' input pin tied to constant (reset=0).
[EFX-0266 WARNING] Module Instance 'u1_my_bram_ip' input pin tied to constant (we_b=0).
[EFX-0266 WARNING] Module Instance 'u1_my_bram_ip' input pin tied to constant (wdata_b[0]=0).
[EFX-0266 WARNING] Module Instance 'u1_my_bram_ip' input pin tied to constant (wdata_b[1]=0).
[EFX-0266 WARNING] Module Instance 'u1_my_bram_ip' input pin tied to constant (wdata_b[2]=0).
[EFX-0266 WARNING] Module Instance 'u1_my_bram_ip' input pin tied to constant (wdata_b[3]=0).
[EFX-0266 WARNING] Module Instance 'u1_my_bram_ip' input pin tied to constant (wdata_b[4]=0).
[EFX-0266 WARNING] Module Instance 'u1_my_bram_ip' input pin tied to constant (wdata_b[5]=0).
[EFX-0266 WARNING] Module Instance 'u1_my_bram_ip' input pin tied to constant (wdata_b[6]=0).
[EFX-0266 WARNING] Module Instance 'u1_my_bram_ip' input pin tied to constant (wdata_b[7]=0).
[EFX-0266 WARNING] Module Instance 'u2_my_bram_ip' input pin tied to constant (we_b=0).
[EFX-0266 WARNING] Module Instance 'u2_my_bram_ip' input pin tied to constant (wdata_b[0]=0).
[EFX-0266 WARNING] Module Instance 'u2_my_bram_ip' input pin tied to constant (wdata_b[1]=0).
[EFX-0266 WARNING] Module Instance 'u2_my_bram_ip' input pin tied to constant (wdata_b[2]=0).
[EFX-0266 WARNING] Module Instance 'u2_my_bram_ip' input pin tied to constant (wdata_b[3]=0).
[EFX-0266 WARNING] Module Instance 'u2_my_bram_ip' input pin tied to constant (wdata_b[4]=0).
[EFX-0266 WARNING] Module Instance 'u2_my_bram_ip' input pin tied to constant (wdata_b[5]=0).
[EFX-0266 WARNING] Module Instance 'u2_my_bram_ip' input pin tied to constant (wdata_b[6]=0).
[EFX-0266 WARNING] Module Instance 'u2_my_bram_ip' input pin tied to constant (wdata_b[7]=0).
[EFX-0266 WARNING] Module Instance 'u3_my_bram_ip' input pin tied to constant (we_b=0).
[EFX-0266 WARNING] Module Instance 'u3_my_bram_ip' input pin tied to constant (wdata_b[0]=0).
[EFX-0266 WARNING] Module Instance 'u3_my_bram_ip' input pin tied to constant (wdata_b[1]=0).
[EFX-0266 WARNING] Module Instance 'u3_my_bram_ip' input pin tied to constant (wdata_b[2]=0).
[EFX-0266 WARNING] Module Instance 'u3_my_bram_ip' input pin tied to constant (wdata_b[3]=0).
[EFX-0266 WARNING] Module Instance 'u3_my_bram_ip' input pin tied to constant (wdata_b[4]=0).
[EFX-0266 WARNING] Module Instance 'u3_my_bram_ip' input pin tied to constant (wdata_b[5]=0).
[EFX-0266 WARNING] Module Instance 'u3_my_bram_ip' input pin tied to constant (wdata_b[6]=0).
[EFX-0266 WARNING] Module Instance 'u3_my_bram_ip' input pin tied to constant (wdata_b[7]=0).
[EFX-0266 WARNING] Module Instance 'u4_my_bram_ip' input pin tied to constant (we_b=0).
[EFX-0266 WARNING] Module Instance 'u4_my_bram_ip' input pin tied to constant (wdata_b[0]=0).
[EFX-0266 WARNING] Module Instance 'u4_my_bram_ip' input pin tied to constant (wdata_b[1]=0).
[EFX-0266 WARNING] Module Instance 'u4_my_bram_ip' input pin tied to constant (wdata_b[2]=0).
[EFX-0266 WARNING] Module Instance 'u4_my_bram_ip' input pin tied to constant (wdata_b[3]=0).
[EFX-0266 WARNING] Module Instance 'u4_my_bram_ip' input pin tied to constant (wdata_b[4]=0).
[EFX-0266 WARNING] Module Instance 'u4_my_bram_ip' input pin tied to constant (wdata_b[5]=0).
[EFX-0266 WARNING] Module Instance 'u4_my_bram_ip' input pin tied to constant (wdata_b[6]=0).
[EFX-0266 WARNING] Module Instance 'u4_my_bram_ip' input pin tied to constant (wdata_b[7]=0).
[EFX-0011 VERI-WARNING] Input/Inout Port hdmi_sda_io_IN is unconnected and will be removed 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/red_interp/mult_234 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/red_interp/mult_235 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/red_interp/mult_236 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/red_interp/n2640_pp_0x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/red_interp/n2683_pp_0x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/red_interp/n2726_pp_0x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/red_interp/n2769_pp_0x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/red_interp/n2640_pp_1x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/red_interp/n2683_pp_1x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/red_interp/n2726_pp_1x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/red_interp/n2769_pp_1x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/green_interp/mult_233 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/green_interp/mult_234 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/green_interp/mult_235 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/green_interp/mult_236 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/green_interp/n2640_pp_0x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/green_interp/n2683_pp_0x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/green_interp/n2726_pp_0x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/green_interp/n2769_pp_0x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/green_interp/n2640_pp_1x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/green_interp/n2683_pp_1x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/green_interp/n2726_pp_1x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/green_interp/n2769_pp_1x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/blue_interp/mult_233 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/blue_interp/mult_234 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/blue_interp/mult_235 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/blue_interp/mult_236 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/blue_interp/n2640_pp_0x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/blue_interp/n2683_pp_0x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/blue_interp/n2726_pp_0x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/blue_interp/n2769_pp_0x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/blue_interp/n2640_pp_1x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/blue_interp/n2683_pp_1x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/blue_interp/n2726_pp_1x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/blue_interp/n2769_pp_1x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/red_interp/mult_233 is permanently disabled 

///////////////////////////////////
// Efinity Synthesis Started 
// Oct 07, 2024 15:23:51
///////////////////////////////////

[EFX-0011 VERI-WARNING] parameter 'img_vs_c11_cnt_max' becomes localparam in 'bilinear_interpolation' with formal parameter declaration list (VERI-1199) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\rtl\Bilinear_interpolation\bilinear_interpolation.v:1121)
[EFX-0011 VERI-WARNING] parameter 'DECOMPOSE_WRITE_MODE' becomes localparam in 'dpram_wrapper_mwm_f656f5dedc9e468aafbbd8c29bccb0b0' with formal parameter declaration list (VERI-1199) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\Bilinear_interpolation_prj\ip\my_bram_ip/bram_decompose.vh:4)
[EFX-0011 VERI-WARNING] port 'i2c_rdata' remains unconnected for this instance (VERI-1927) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\rtl\data_in_uart_control_top.v:108)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:109)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 13 (VERI-1209) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:1276)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 13 (VERI-1209) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:1277)
[EFX-0011 VERI-WARNING] actual bit length 12 differs from formal bit length 13 for port 'wr_datacount_o' (VERI-1330) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:104)
[EFX-0011 VERI-WARNING] actual bit length 12 differs from formal bit length 13 for port 'rd_datacount_o' (VERI-1330) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:107)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:89)
[EFX-0011 VERI-WARNING] expression size 27 truncated to fit in target size 12 (VERI-1209) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\Bilinear_interpolation_prj\ip\divider_ip\divider_ip.v:363)
[EFX-0011 VERI-WARNING] expression size 27 truncated to fit in target size 17 (VERI-1209) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\rtl\Bilinear_interpolation\bilinear_interpolation.v:194)
[EFX-0011 VERI-WARNING] expression size 27 truncated to fit in target size 17 (VERI-1209) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\rtl\Bilinear_interpolation\bilinear_interpolation.v:195)
[EFX-0011 VERI-WARNING] port 'clk' is not connected on this instance (VERI-2435) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:142)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 1 (VERI-1209) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:1090)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 1 (VERI-1209) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:1091)
[EFX-0011 VERI-WARNING] input port 'clk' remains unconnected for this instance (VDB-1053) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:131)
[EFX-0011 VERI-WARNING] input port 'addr[11]' is not connected on this instance (VDB-1013) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:131)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:109)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 14 (VERI-1209) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:1276)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 14 (VERI-1209) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:1277)
[EFX-0011 VERI-WARNING] actual bit length 13 differs from formal bit length 14 for port 'wr_datacount_o' (VERI-1330) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:104)
[EFX-0011 VERI-WARNING] actual bit length 13 differs from formal bit length 14 for port 'rd_datacount_o' (VERI-1330) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:107)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:89)
[EFX-0011 VERI-WARNING] expression size 4 truncated to fit in target size 3 (VERI-1209) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\rtl\UARTcontrol\uart_control_top.v:86)
[EFX-0011 VERI-WARNING] net 'i2c_config_index[8]' does not have a driver (VDB-1002) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\rtl\data_in_uart_control_top.v:88)
[EFX-0200 WARNING] Removing redundant signal : bit_xor. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:312)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[31]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[30]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[29]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[28]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[27]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[26]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[25]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[24]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[23]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[22]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[21]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[20]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[19]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[18]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[17]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[16]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[15]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[14]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[13]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_bram.clk'. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:131)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_bram.addr[11]'. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:131)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_bram.addr[10]'. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:131)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_bram.addr[9]'. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:131)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_bram.addr[8]'. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:131)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_bram.addr[7]'. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:131)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_bram.addr[6]'. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:131)
[EFX-0266 WARNING] Module Instance 'ux_divider_ip' input pin tied to constant (reset=0).
[EFX-0266 WARNING] Module Instance 'uy_divider_ip' input pin tied to constant (reset=0).
[EFX-0266 WARNING] Module Instance 'u1_my_bram_ip' input pin tied to constant (we_b=0).
[EFX-0266 WARNING] Module Instance 'u1_my_bram_ip' input pin tied to constant (wdata_b[0]=0).
[EFX-0266 WARNING] Module Instance 'u1_my_bram_ip' input pin tied to constant (wdata_b[1]=0).
[EFX-0266 WARNING] Module Instance 'u1_my_bram_ip' input pin tied to constant (wdata_b[2]=0).
[EFX-0266 WARNING] Module Instance 'u1_my_bram_ip' input pin tied to constant (wdata_b[3]=0).
[EFX-0266 WARNING] Module Instance 'u1_my_bram_ip' input pin tied to constant (wdata_b[4]=0).
[EFX-0266 WARNING] Module Instance 'u1_my_bram_ip' input pin tied to constant (wdata_b[5]=0).
[EFX-0266 WARNING] Module Instance 'u1_my_bram_ip' input pin tied to constant (wdata_b[6]=0).
[EFX-0266 WARNING] Module Instance 'u1_my_bram_ip' input pin tied to constant (wdata_b[7]=0).
[EFX-0266 WARNING] Module Instance 'u2_my_bram_ip' input pin tied to constant (we_b=0).
[EFX-0266 WARNING] Module Instance 'u2_my_bram_ip' input pin tied to constant (wdata_b[0]=0).
[EFX-0266 WARNING] Module Instance 'u2_my_bram_ip' input pin tied to constant (wdata_b[1]=0).
[EFX-0266 WARNING] Module Instance 'u2_my_bram_ip' input pin tied to constant (wdata_b[2]=0).
[EFX-0266 WARNING] Module Instance 'u2_my_bram_ip' input pin tied to constant (wdata_b[3]=0).
[EFX-0266 WARNING] Module Instance 'u2_my_bram_ip' input pin tied to constant (wdata_b[4]=0).
[EFX-0266 WARNING] Module Instance 'u2_my_bram_ip' input pin tied to constant (wdata_b[5]=0).
[EFX-0266 WARNING] Module Instance 'u2_my_bram_ip' input pin tied to constant (wdata_b[6]=0).
[EFX-0266 WARNING] Module Instance 'u2_my_bram_ip' input pin tied to constant (wdata_b[7]=0).
[EFX-0266 WARNING] Module Instance 'u3_my_bram_ip' input pin tied to constant (we_b=0).
[EFX-0266 WARNING] Module Instance 'u3_my_bram_ip' input pin tied to constant (wdata_b[0]=0).
[EFX-0266 WARNING] Module Instance 'u3_my_bram_ip' input pin tied to constant (wdata_b[1]=0).
[EFX-0266 WARNING] Module Instance 'u3_my_bram_ip' input pin tied to constant (wdata_b[2]=0).
[EFX-0266 WARNING] Module Instance 'u3_my_bram_ip' input pin tied to constant (wdata_b[3]=0).
[EFX-0266 WARNING] Module Instance 'u3_my_bram_ip' input pin tied to constant (wdata_b[4]=0).
[EFX-0266 WARNING] Module Instance 'u3_my_bram_ip' input pin tied to constant (wdata_b[5]=0).
[EFX-0266 WARNING] Module Instance 'u3_my_bram_ip' input pin tied to constant (wdata_b[6]=0).
[EFX-0266 WARNING] Module Instance 'u3_my_bram_ip' input pin tied to constant (wdata_b[7]=0).
[EFX-0266 WARNING] Module Instance 'u4_my_bram_ip' input pin tied to constant (we_b=0).
[EFX-0266 WARNING] Module Instance 'u4_my_bram_ip' input pin tied to constant (wdata_b[0]=0).
[EFX-0266 WARNING] Module Instance 'u4_my_bram_ip' input pin tied to constant (wdata_b[1]=0).
[EFX-0266 WARNING] Module Instance 'u4_my_bram_ip' input pin tied to constant (wdata_b[2]=0).
[EFX-0266 WARNING] Module Instance 'u4_my_bram_ip' input pin tied to constant (wdata_b[3]=0).
[EFX-0266 WARNING] Module Instance 'u4_my_bram_ip' input pin tied to constant (wdata_b[4]=0).
[EFX-0266 WARNING] Module Instance 'u4_my_bram_ip' input pin tied to constant (wdata_b[5]=0).
[EFX-0266 WARNING] Module Instance 'u4_my_bram_ip' input pin tied to constant (wdata_b[6]=0).
[EFX-0266 WARNING] Module Instance 'u4_my_bram_ip' input pin tied to constant (wdata_b[7]=0).
[EFX-0011 VERI-WARNING] Input/Inout Port hdmi_sda_io_IN is unconnected and will be removed 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/red_interp/mult_234 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/red_interp/mult_235 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/red_interp/mult_236 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/red_interp/n2640_pp_0x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/red_interp/n2683_pp_0x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/red_interp/n2726_pp_0x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/red_interp/n2769_pp_0x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/red_interp/n2640_pp_1x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/red_interp/n2683_pp_1x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/red_interp/n2726_pp_1x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/red_interp/n2769_pp_1x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/green_interp/mult_233 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/green_interp/mult_234 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/green_interp/mult_235 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/green_interp/mult_236 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/green_interp/n2640_pp_0x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/green_interp/n2683_pp_0x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/green_interp/n2726_pp_0x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/green_interp/n2769_pp_0x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/green_interp/n2640_pp_1x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/green_interp/n2683_pp_1x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/green_interp/n2726_pp_1x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/green_interp/n2769_pp_1x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/blue_interp/mult_233 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/blue_interp/mult_234 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/blue_interp/mult_235 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/blue_interp/mult_236 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/blue_interp/n2640_pp_0x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/blue_interp/n2683_pp_0x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/blue_interp/n2726_pp_0x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/blue_interp/n2769_pp_0x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/blue_interp/n2640_pp_1x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/blue_interp/n2683_pp_1x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/blue_interp/n2726_pp_1x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/blue_interp/n2769_pp_1x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/red_interp/mult_233 is permanently disabled 
