
*** Running vivado
    with args -log DigitalClock.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source DigitalClock.tcl


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source DigitalClock.tcl -notrace
Command: synth_design -top DigitalClock -part xc7s15ftgb196-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7s15'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7s15'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 936 
WARNING: [Synth 8-1082] hH was previously declared with a range [E:/vivado/my_file/viva_pro/Clock/Clock.srcs/sources_1/new/DigitalClock.v:39]
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 443.324 ; gain = 110.199
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'DigitalClock' [E:/vivado/my_file/viva_pro/Clock/Clock.srcs/sources_1/new/DigitalClock.v:23]
INFO: [Synth 8-6157] synthesizing module 'FrequencyDivider' [E:/vivado/my_file/viva_pro/Clock/Clock.srcs/sources_1/new/FrequencyDivider.v:24]
INFO: [Synth 8-6155] done synthesizing module 'FrequencyDivider' (1#1) [E:/vivado/my_file/viva_pro/Clock/Clock.srcs/sources_1/new/FrequencyDivider.v:24]
INFO: [Synth 8-6157] synthesizing module 'Timer' [E:/vivado/my_file/viva_pro/Clock/Clock.srcs/sources_1/new/Timer.v:24]
INFO: [Synth 8-6155] done synthesizing module 'Timer' (2#1) [E:/vivado/my_file/viva_pro/Clock/Clock.srcs/sources_1/new/Timer.v:24]
WARNING: [Synth 8-689] width (1) of port connection 'hH' does not match port width (4) of module 'Timer' [E:/vivado/my_file/viva_pro/Clock/Clock.srcs/sources_1/new/DigitalClock.v:57]
WARNING: [Synth 8-689] width (1) of port connection 'hL' does not match port width (4) of module 'Timer' [E:/vivado/my_file/viva_pro/Clock/Clock.srcs/sources_1/new/DigitalClock.v:58]
WARNING: [Synth 8-689] width (1) of port connection 'mH' does not match port width (4) of module 'Timer' [E:/vivado/my_file/viva_pro/Clock/Clock.srcs/sources_1/new/DigitalClock.v:59]
WARNING: [Synth 8-689] width (1) of port connection 'mL' does not match port width (4) of module 'Timer' [E:/vivado/my_file/viva_pro/Clock/Clock.srcs/sources_1/new/DigitalClock.v:60]
INFO: [Synth 8-6157] synthesizing module 'StopWatch' [E:/vivado/my_file/viva_pro/Clock/Clock.srcs/sources_1/new/StopWatch.v:24]
INFO: [Synth 8-6155] done synthesizing module 'StopWatch' (3#1) [E:/vivado/my_file/viva_pro/Clock/Clock.srcs/sources_1/new/StopWatch.v:24]
WARNING: [Synth 8-689] width (1) of port connection 'SmH' does not match port width (4) of module 'StopWatch' [E:/vivado/my_file/viva_pro/Clock/Clock.srcs/sources_1/new/DigitalClock.v:68]
WARNING: [Synth 8-689] width (1) of port connection 'SmL' does not match port width (4) of module 'StopWatch' [E:/vivado/my_file/viva_pro/Clock/Clock.srcs/sources_1/new/DigitalClock.v:69]
WARNING: [Synth 8-689] width (1) of port connection 'SsH' does not match port width (4) of module 'StopWatch' [E:/vivado/my_file/viva_pro/Clock/Clock.srcs/sources_1/new/DigitalClock.v:70]
WARNING: [Synth 8-689] width (1) of port connection 'SsL' does not match port width (4) of module 'StopWatch' [E:/vivado/my_file/viva_pro/Clock/Clock.srcs/sources_1/new/DigitalClock.v:71]
INFO: [Synth 8-6157] synthesizing module 'SetAlarm' [E:/vivado/my_file/viva_pro/Clock/Clock.srcs/sources_1/new/SetAlarm.v:24]
INFO: [Synth 8-6155] done synthesizing module 'SetAlarm' (4#1) [E:/vivado/my_file/viva_pro/Clock/Clock.srcs/sources_1/new/SetAlarm.v:24]
WARNING: [Synth 8-689] width (1) of port connection 'AhH' does not match port width (4) of module 'SetAlarm' [E:/vivado/my_file/viva_pro/Clock/Clock.srcs/sources_1/new/DigitalClock.v:81]
WARNING: [Synth 8-689] width (1) of port connection 'AhL' does not match port width (4) of module 'SetAlarm' [E:/vivado/my_file/viva_pro/Clock/Clock.srcs/sources_1/new/DigitalClock.v:82]
WARNING: [Synth 8-689] width (1) of port connection 'AmH' does not match port width (4) of module 'SetAlarm' [E:/vivado/my_file/viva_pro/Clock/Clock.srcs/sources_1/new/DigitalClock.v:83]
WARNING: [Synth 8-689] width (1) of port connection 'AmL' does not match port width (4) of module 'SetAlarm' [E:/vivado/my_file/viva_pro/Clock/Clock.srcs/sources_1/new/DigitalClock.v:84]
INFO: [Synth 8-6157] synthesizing module 'AlarmClock' [E:/vivado/my_file/viva_pro/Clock/Clock.srcs/sources_1/new/AlarmClock.v:24]
INFO: [Synth 8-6155] done synthesizing module 'AlarmClock' (5#1) [E:/vivado/my_file/viva_pro/Clock/Clock.srcs/sources_1/new/AlarmClock.v:24]
INFO: [Synth 8-6157] synthesizing module 'Switch' [E:/vivado/my_file/viva_pro/Clock/Clock.srcs/sources_1/new/Switch.v:24]
INFO: [Synth 8-6157] synthesizing module 'Decoder' [E:/vivado/my_file/viva_pro/Clock/Clock.srcs/sources_1/new/Switch.v:89]
WARNING: [Synth 8-6014] Unused sequential element count_reg was removed.  [E:/vivado/my_file/viva_pro/Clock/Clock.srcs/sources_1/new/Switch.v:108]
INFO: [Synth 8-6155] done synthesizing module 'Decoder' (6#1) [E:/vivado/my_file/viva_pro/Clock/Clock.srcs/sources_1/new/Switch.v:89]
INFO: [Synth 8-6155] done synthesizing module 'Switch' (7#1) [E:/vivado/my_file/viva_pro/Clock/Clock.srcs/sources_1/new/Switch.v:24]
INFO: [Synth 8-6155] done synthesizing module 'DigitalClock' (8#1) [E:/vivado/my_file/viva_pro/Clock/Clock.srcs/sources_1/new/DigitalClock.v:23]
WARNING: [Synth 8-3331] design AlarmClock has unconnected port reset
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 479.488 ; gain = 146.363
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 479.488 ; gain = 146.363
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7s15ftgb196-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 479.488 ; gain = 146.363
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7s15ftgb196-1
INFO: [Synth 8-5544] ROM "led_7seg" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "led_sel" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 480.113 ; gain = 146.988
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     29 Bit       Adders := 1     
	   2 Input     20 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 14    
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 19    
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     29 Bit        Muxes := 1     
	   2 Input     20 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 73    
	   4 Input      4 Bit        Muxes := 11    
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module FrequencyDivider 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     29 Bit       Adders := 1     
	   2 Input     20 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     29 Bit        Muxes := 1     
	   2 Input     20 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module Timer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 6     
+---Registers : 
	                4 Bit    Registers := 6     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 37    
	   4 Input      4 Bit        Muxes := 4     
Module StopWatch 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 4     
+---Registers : 
	                4 Bit    Registers := 4     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 10    
Module SetAlarm 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 4     
+---Registers : 
	                4 Bit    Registers := 4     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 18    
	   4 Input      4 Bit        Muxes := 4     
Module AlarmClock 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module Decoder 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   4 Input      4 Bit        Muxes := 3     
	   5 Input      4 Bit        Muxes := 1     
Module Switch 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 4     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 8     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 20 (col length:20)
BRAMs: 20 (col length: RAMB18 20 RAMB36 10)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\u6/myDecoder/led_7seg_reg[0] )
INFO: [Synth 8-3886] merging instance 'u6/myDecoder/led_7seg_reg[1]' (FD) to 'u6/myDecoder/led_7seg_reg[2]'
INFO: [Synth 8-3886] merging instance 'u6/myDecoder/led_7seg_reg[2]' (FD) to 'u6/myDecoder/led_7seg_reg[3]'
INFO: [Synth 8-3886] merging instance 'u6/myDecoder/led_7seg_reg[3]' (FD) to 'u6/myDecoder/led_7seg_reg[6]'
INFO: [Synth 8-3886] merging instance 'u6/myDecoder/led_7seg_reg[4]' (FD) to 'u6/myDecoder/led_7seg_reg[5]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u6/myDecoder/led_7seg_reg[5] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 608.402 ; gain = 275.277
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 608.402 ; gain = 275.277
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 615.680 ; gain = 282.555
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 615.680 ; gain = 282.555
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 615.680 ; gain = 282.555
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 615.680 ; gain = 282.555
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 615.680 ; gain = 282.555
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 615.680 ; gain = 282.555
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 615.680 ; gain = 282.555
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     2|
|2     |CARRY4 |    15|
|3     |LUT2   |    72|
|4     |LUT3   |    16|
|5     |LUT4   |    17|
|6     |LUT5   |    48|
|7     |LUT6   |    55|
|8     |MUXF7  |     1|
|9     |FDRE   |    92|
|10    |FDSE   |     3|
|11    |IBUF   |     7|
|12    |OBUF   |    16|
+------+-------+------+

Report Instance Areas: 
+------+--------------+-----------------+------+
|      |Instance      |Module           |Cells |
+------+--------------+-----------------+------+
|1     |top           |                 |   344|
|2     |  u1          |FrequencyDivider |   112|
|3     |  u2          |Timer            |   114|
|4     |  u3          |StopWatch        |    37|
|5     |  u4          |SetAlarm         |    34|
|6     |  u5          |AlarmClock       |     1|
|7     |  u6          |Switch           |    21|
|8     |    myDecoder |Decoder          |    17|
+------+--------------+-----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 615.680 ; gain = 282.555
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 15 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 615.680 ; gain = 282.555
Synthesis Optimization Complete : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 615.680 ; gain = 282.555
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 16 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 694.227 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
33 Infos, 15 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 694.227 ; gain = 373.918
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 694.227 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'E:/vivado/my_file/viva_pro/Clock/Clock.runs/synth_1/DigitalClock.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file DigitalClock_utilization_synth.rpt -pb DigitalClock_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Jul 31 15:49:32 2020...
