INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/quick/Desktop/UTSAfall2024/DSD/projects/practicum/practicum.srcs/sources_1/imports/sources_1/new/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module practicum
INFO: [VRFC 10-311] analyzing module clock_divider_1Hz
