
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.003508                       # Number of seconds simulated
sim_ticks                                  3507908667                       # Number of ticks simulated
final_tick                               531518687967                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 146326                       # Simulator instruction rate (inst/s)
host_op_rate                                   185212                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 254105                       # Simulator tick rate (ticks/s)
host_mem_usage                               16893868                       # Number of bytes of host memory used
host_seconds                                 13804.94                       # Real time elapsed on the host
sim_insts                                  2020024853                       # Number of instructions simulated
sim_ops                                    2556840708                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         5504                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data        41472                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         5248                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data        87040                       # Number of bytes read from this memory
system.physmem.bytes_read::total               139264                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         5504                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         5248                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           10752                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       100352                       # Number of bytes written to this memory
system.physmem.bytes_written::total            100352                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           43                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data          324                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           41                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data          680                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  1088                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks             784                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                  784                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst      1569026                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     11822429                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst      1496048                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     24812505                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                39700007                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst      1569026                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst      1496048                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total            3065074                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          28607358                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               28607358                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          28607358                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst      1569026                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     11822429                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst      1496048                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     24812505                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               68307366                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                  13                       # Number of system calls
system.switch_cpus0.numCycles                 8412252                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups         3191326                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted      2598440                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect       211754                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      1352884                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         1242913                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS          341393                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect         9403                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles      3291753                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts              17437977                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches            3191326                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches      1584306                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles              3654822                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        1141084                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles        443436                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.MiscStallCycles            2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus0.fetch.PendingTrapStallCycles           18                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines          1614947                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes        91436                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples      8316203                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.598284                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.376130                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0         4661381     56.05%     56.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1          254383      3.06%     59.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2          265058      3.19%     62.30% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3          419357      5.04%     67.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4          198786      2.39%     69.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5          282879      3.40%     73.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          190007      2.28%     75.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          139107      1.67%     77.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8         1905245     22.91%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total      8316203                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.379366                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               2.072926                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles         3465222                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles       398834                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles          3498078                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        29140                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles        924918                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved       542811                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         1278                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts      20841020                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         4719                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles        924918                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles         3639698                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles          99674                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles        75708                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles          3350917                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       225278                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts      20091418                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents           15                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        129814                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents        66708                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands     28116900                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups     93684895                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups     93684895                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps     17160386                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        10956449                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts         3455                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         1763                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts           591060                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads      1870799                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores       966670                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        10157                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       355306                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded          18829614                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded         3472                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued         14956014                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        26993                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined      6488978                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     20033651                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved           31                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples      8316203                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.798419                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.929491                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0      2847447     34.24%     34.24% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      1805926     21.72%     55.96% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2      1200950     14.44%     70.40% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3       798556      9.60%     80.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4       727802      8.75%     88.75% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5       408248      4.91%     93.66% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6       368184      4.43%     98.09% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7        81752      0.98%     99.07% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        77338      0.93%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total      8316203                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         113220     78.20%     78.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     78.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     78.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     78.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     78.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     78.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     78.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     78.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     78.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     78.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     78.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     78.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     78.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     78.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     78.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     78.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     78.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     78.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     78.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     78.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     78.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     78.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     78.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     78.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     78.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     78.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     78.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     78.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     78.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead         15808     10.92%     89.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite        15755     10.88%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     12481185     83.45%     83.45% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult       198736      1.33%     84.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     84.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     84.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     84.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     84.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     84.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     84.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     84.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     84.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     84.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     84.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     84.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     84.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     84.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     84.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     84.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     84.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     84.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         1688      0.01%     84.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     84.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead      1486198      9.94%     94.73% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite       788207      5.27%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total      14956014                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.777885                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             144783                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.009681                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads     38400002                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes     25322184                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses     14528399                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses      15100797                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads        20983                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads       747724                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses           66                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          122                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       255858                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles        924918                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles          58502                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        12652                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts     18833089                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        46712                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts      1870799                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts       966670                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         1758                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         10576                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents           15                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          122                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       127912                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect       118445                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts       246357                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts     14684925                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts      1385525                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts       271084                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    3                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs             2146228                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches         2087193                       # Number of branches executed
system.switch_cpus0.iew.exec_stores            760703                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.745659                       # Inst execution rate
system.switch_cpus0.iew.wb_sent              14539545                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count             14528399                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers          9535445                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers         27110783                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.727052                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.351721                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts     10000001                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps     12312361                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts      6520740                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls         3441                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts       213555                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples      7391285                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.665794                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.175559                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0      2794614     37.81%     37.81% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1      2108611     28.53%     66.34% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2       837962     11.34%     77.68% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3       420230      5.69%     83.36% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4       388541      5.26%     88.62% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5       178323      2.41%     91.03% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6       191922      2.60%     93.63% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7        98831      1.34%     94.96% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8       372251      5.04%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total      7391285                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts     10000001                       # Number of instructions committed
system.switch_cpus0.commit.committedOps      12312361                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs               1833887                       # Number of memory references committed
system.switch_cpus0.commit.loads              1123075                       # Number of loads committed
system.switch_cpus0.commit.membars               1714                       # Number of memory barriers committed
system.switch_cpus0.commit.branches           1777839                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         11091626                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls       253860                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events       372251                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads            25851966                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes           38592184                       # The number of ROB writes
system.switch_cpus0.timesIdled                   3426                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                  96049                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts           10000001                       # Number of Instructions Simulated
system.switch_cpus0.committedOps             12312361                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total     10000001                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.841225                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.841225                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.188742                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.188742                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads        65938288                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes       20145794                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads       19180762                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes          3428                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                  13                       # Number of system calls
system.switch_cpus1.numCycles                 8412252                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups         3068647                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted      2498951                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect       205318                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      1259755                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         1188607                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS          324424                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect         9209                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles      3063375                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts              16955556                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches            3068647                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches      1513031                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles              3731375                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        1105693                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles        594328                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines          1499382                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes        86423                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples      8285645                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.531658                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.310838                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0         4554270     54.97%     54.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1          325078      3.92%     58.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2          266557      3.22%     62.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3          641028      7.74%     69.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4          172039      2.08%     71.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5          230881      2.79%     74.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          159945      1.93%     76.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7           93866      1.13%     77.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8         1841981     22.23%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total      8285645                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.364783                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               2.015579                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles         3196786                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles       580705                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles          3589077                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        22807                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles        896269                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved       521759                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          333                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts      20311375                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1690                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles        896269                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles         3430604                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         104561                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       138190                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles          3373170                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       342842                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts      19595299                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents          208                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        137284                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       111585                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands     27390361                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups     91506774                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups     91506774                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps     16827552                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        10562795                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts         4131                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         2486                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts           961869                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads      1841213                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores       957298                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        18733                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       318766                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded          18504393                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded         4136                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued         14683707                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        30163                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined      6360062                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     19605973                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved          782                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples      8285645                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.772186                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.896795                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0      2868589     34.62%     34.62% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      1785063     21.54%     56.17% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2      1156415     13.96%     70.12% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3       863345     10.42%     80.54% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4       748626      9.04%     89.58% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5       391847      4.73%     94.31% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6       332782      4.02%     98.32% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7        66476      0.80%     99.12% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        72502      0.88%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total      8285645                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu          87168     69.84%     69.84% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             2      0.00%     69.84% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     69.84% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     69.84% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     69.84% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     69.84% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     69.84% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     69.84% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     69.84% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     69.84% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     69.84% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     69.84% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     69.84% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     69.84% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     69.84% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     69.84% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     69.84% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     69.84% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     69.84% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     69.84% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     69.84% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     69.84% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     69.84% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     69.84% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     69.84% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     69.84% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     69.84% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.84% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     69.84% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         18766     15.03%     84.87% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        18882     15.13%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     12202463     83.10%     83.10% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       205073      1.40%     84.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         1640      0.01%     84.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     84.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead      1468265     10.00%     94.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite       806266      5.49%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total      14683707                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.745514                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             124818                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.008500                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads     37808037                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes     24868777                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses     14307729                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses      14808525                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads        56325                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads       726231                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses          401                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          189                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       242364                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles        896269                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles          57159                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles         8103                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts     18508529                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        42553                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts      1841213                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts       957298                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         2463                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents          6575                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents           17                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          189                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       124111                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       117400                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts       241511                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts     14452236                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts      1375772                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts       231468                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs             2161457                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches         2036766                       # Number of branches executed
system.switch_cpus1.iew.exec_stores            785685                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.717998                       # Inst execution rate
system.switch_cpus1.iew.wb_sent              14317787                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count             14307729                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers          9307879                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers         26445394                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.700820                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.351966                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts      9861671                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps     12121104                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts      6387552                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls         3354                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts       208678                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples      7389376                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.640342                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.148804                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0      2841207     38.45%     38.45% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1      2058370     27.86%     66.31% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2       831700     11.26%     77.56% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3       478699      6.48%     84.04% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4       380947      5.16%     89.19% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5       159954      2.16%     91.36% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       187722      2.54%     93.90% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7        92869      1.26%     95.16% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8       357908      4.84%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total      7389376                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts      9861671                       # Number of instructions committed
system.switch_cpus1.commit.committedOps      12121104                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs               1829915                       # Number of memory references committed
system.switch_cpus1.commit.loads              1114981                       # Number of loads committed
system.switch_cpus1.commit.membars               1667                       # Number of memory barriers committed
system.switch_cpus1.commit.branches           1738632                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         10924981                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls       247140                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events       357908                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads            25539955                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes           37914195                       # The number of ROB writes
system.switch_cpus1.timesIdled                   3102                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                 126607                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts            9861671                       # Number of Instructions Simulated
system.switch_cpus1.committedOps             12121104                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total      9861671                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.853025                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.853025                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.172299                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.172299                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads        65024528                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes       19754514                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads       18731762                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes          3348                       # number of misc regfile writes
system.l20.replacements                           367                       # number of replacements
system.l20.tagsinuse                     16381.796829                       # Cycle average of tags in use
system.l20.total_refs                          429206                       # Total number of references to valid blocks.
system.l20.sampled_refs                         16747                       # Sample count of references to valid blocks.
system.l20.avg_refs                         25.628829                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks         1077.912741                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst    38.886530                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data   147.036291                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.inst             1.146491                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data         15116.814776                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.065791                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.002373                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.008974                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.inst            0.000070                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.922657                       # Average percentage of cache occupancy
system.l20.occ_percent::total                0.999866                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.inst            2                       # number of ReadReq hits
system.l20.ReadReq_hits::switch_cpus0.data         4005                       # number of ReadReq hits
system.l20.ReadReq_hits::total                   4007                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks            1175                       # number of Writeback hits
system.l20.Writeback_hits::total                 1175                       # number of Writeback hits
system.l20.ReadExReq_hits::switch_cpus0.data           52                       # number of ReadExReq hits
system.l20.ReadExReq_hits::total                   52                       # number of ReadExReq hits
system.l20.demand_hits::switch_cpus0.inst            2                       # number of demand (read+write) hits
system.l20.demand_hits::switch_cpus0.data         4057                       # number of demand (read+write) hits
system.l20.demand_hits::total                    4059                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.inst            2                       # number of overall hits
system.l20.overall_hits::switch_cpus0.data         4057                       # number of overall hits
system.l20.overall_hits::total                   4059                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           43                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data          324                       # number of ReadReq misses
system.l20.ReadReq_misses::total                  367                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           43                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data          324                       # number of demand (read+write) misses
system.l20.demand_misses::total                   367                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           43                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data          324                       # number of overall misses
system.l20.overall_misses::total                  367                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      8639469                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data     29807280                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total       38446749                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      8639469                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data     29807280                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total        38446749                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      8639469                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data     29807280                       # number of overall miss cycles
system.l20.overall_miss_latency::total       38446749                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           45                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data         4329                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total               4374                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks         1175                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total             1175                       # number of Writeback accesses(hits+misses)
system.l20.ReadExReq_accesses::switch_cpus0.data           52                       # number of ReadExReq accesses(hits+misses)
system.l20.ReadExReq_accesses::total               52                       # number of ReadExReq accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           45                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data         4381                       # number of demand (read+write) accesses
system.l20.demand_accesses::total                4426                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           45                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data         4381                       # number of overall (read+write) accesses
system.l20.overall_accesses::total               4426                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst     0.955556                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.074844                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.083905                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst     0.955556                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.073956                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.082919                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst     0.955556                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.073956                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.082919                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 200917.883721                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 91997.777778                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 104759.534060                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 200917.883721                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 91997.777778                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 104759.534060                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 200917.883721                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 91997.777778                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 104759.534060                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                 289                       # number of writebacks
system.l20.writebacks::total                      289                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           43                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data          324                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total             367                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           43                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data          324                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total              367                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           43                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data          324                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total             367                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      8321641                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data     27395198                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total     35716839                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      8321641                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data     27395198                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total     35716839                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      8321641                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data     27395198                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total     35716839                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.955556                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.074844                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.083905                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst     0.955556                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.073956                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.082919                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst     0.955556                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.073956                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.082919                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 193526.534884                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 84553.080247                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 97321.087193                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 193526.534884                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 84553.080247                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 97321.087193                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 193526.534884                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 84553.080247                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 97321.087193                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                           721                       # number of replacements
system.l21.tagsinuse                     16382.205399                       # Cycle average of tags in use
system.l21.total_refs                          605887                       # Total number of references to valid blocks.
system.l21.sampled_refs                         17101                       # Sample count of references to valid blocks.
system.l21.avg_refs                         35.429916                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks         2528.627965                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst    37.931651                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data   345.686139                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data         13469.959644                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.154335                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.002315                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.021099                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.822141                       # Average percentage of cache occupancy
system.l21.occ_percent::total                0.999890                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.inst            1                       # number of ReadReq hits
system.l21.ReadReq_hits::switch_cpus1.data         4838                       # number of ReadReq hits
system.l21.ReadReq_hits::total                   4839                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks            2777                       # number of Writeback hits
system.l21.Writeback_hits::total                 2777                       # number of Writeback hits
system.l21.ReadExReq_hits::switch_cpus1.data           52                       # number of ReadExReq hits
system.l21.ReadExReq_hits::total                   52                       # number of ReadExReq hits
system.l21.demand_hits::switch_cpus1.inst            1                       # number of demand (read+write) hits
system.l21.demand_hits::switch_cpus1.data         4890                       # number of demand (read+write) hits
system.l21.demand_hits::total                    4891                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.inst            1                       # number of overall hits
system.l21.overall_hits::switch_cpus1.data         4890                       # number of overall hits
system.l21.overall_hits::total                   4891                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           41                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data          677                       # number of ReadReq misses
system.l21.ReadReq_misses::total                  718                       # number of ReadReq misses
system.l21.ReadExReq_misses::switch_cpus1.data            3                       # number of ReadExReq misses
system.l21.ReadExReq_misses::total                  3                       # number of ReadExReq misses
system.l21.demand_misses::switch_cpus1.inst           41                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data          680                       # number of demand (read+write) misses
system.l21.demand_misses::total                   721                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           41                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data          680                       # number of overall misses
system.l21.overall_misses::total                  721                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      6554005                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data     56490875                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total       63044880                       # number of ReadReq miss cycles
system.l21.ReadExReq_miss_latency::switch_cpus1.data       296939                       # number of ReadExReq miss cycles
system.l21.ReadExReq_miss_latency::total       296939                       # number of ReadExReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      6554005                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data     56787814                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total        63341819                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      6554005                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data     56787814                       # number of overall miss cycles
system.l21.overall_miss_latency::total       63341819                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           42                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data         5515                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total               5557                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks         2777                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total             2777                       # number of Writeback accesses(hits+misses)
system.l21.ReadExReq_accesses::switch_cpus1.data           55                       # number of ReadExReq accesses(hits+misses)
system.l21.ReadExReq_accesses::total               55                       # number of ReadExReq accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           42                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data         5570                       # number of demand (read+write) accesses
system.l21.demand_accesses::total                5612                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           42                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data         5570                       # number of overall (read+write) accesses
system.l21.overall_accesses::total               5612                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst     0.976190                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.122756                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.129206                       # miss rate for ReadReq accesses
system.l21.ReadExReq_miss_rate::switch_cpus1.data     0.054545                       # miss rate for ReadExReq accesses
system.l21.ReadExReq_miss_rate::total        0.054545                       # miss rate for ReadExReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst     0.976190                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.122083                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.128475                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst     0.976190                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.122083                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.128475                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 159853.780488                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 83442.946824                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 87806.239554                       # average ReadReq miss latency
system.l21.ReadExReq_avg_miss_latency::switch_cpus1.data 98979.666667                       # average ReadExReq miss latency
system.l21.ReadExReq_avg_miss_latency::total 98979.666667                       # average ReadExReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 159853.780488                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 83511.491176                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 87852.730929                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 159853.780488                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 83511.491176                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 87852.730929                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                 495                       # number of writebacks
system.l21.writebacks::total                      495                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           41                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data          677                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total             718                       # number of ReadReq MSHR misses
system.l21.ReadExReq_mshr_misses::switch_cpus1.data            3                       # number of ReadExReq MSHR misses
system.l21.ReadExReq_mshr_misses::total             3                       # number of ReadExReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           41                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data          680                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total              721                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           41                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data          680                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total             721                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      6240410                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data     51214819                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total     57455229                       # number of ReadReq MSHR miss cycles
system.l21.ReadExReq_mshr_miss_latency::switch_cpus1.data       273606                       # number of ReadExReq MSHR miss cycles
system.l21.ReadExReq_mshr_miss_latency::total       273606                       # number of ReadExReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      6240410                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data     51488425                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total     57728835                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      6240410                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data     51488425                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total     57728835                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.976190                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.122756                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.129206                       # mshr miss rate for ReadReq accesses
system.l21.ReadExReq_mshr_miss_rate::switch_cpus1.data     0.054545                       # mshr miss rate for ReadExReq accesses
system.l21.ReadExReq_mshr_miss_rate::total     0.054545                       # mshr miss rate for ReadExReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst     0.976190                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.122083                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.128475                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst     0.976190                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.122083                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.128475                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 152205.121951                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 75649.658789                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 80021.210306                       # average ReadReq mshr miss latency
system.l21.ReadExReq_avg_mshr_miss_latency::switch_cpus1.data        91202                       # average ReadExReq mshr miss latency
system.l21.ReadExReq_avg_mshr_miss_latency::total        91202                       # average ReadExReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 152205.121951                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 75718.272059                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 80067.732316                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 152205.121951                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 75718.272059                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 80067.732316                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               502.744900                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1001623699                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   507                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1975589.149901                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    40.744900                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          462                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.065296                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.740385                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.805681                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst      1614884                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1614884                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst      1614884                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1614884                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst      1614884                       # number of overall hits
system.cpu0.icache.overall_hits::total        1614884                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           63                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           63                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           63                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            63                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           63                       # number of overall misses
system.cpu0.icache.overall_misses::total           63                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst     14838379                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total     14838379                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst     14838379                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total     14838379                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst     14838379                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total     14838379                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst      1614947                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1614947                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst      1614947                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1614947                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst      1614947                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1614947                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000039                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000039                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000039                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000039                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000039                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000039                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 235529.825397                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 235529.825397                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 235529.825397                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 235529.825397                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 235529.825397                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 235529.825397                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst           18                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total           18                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst           18                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total           18                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst           18                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total           18                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           45                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           45                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           45                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           45                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           45                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           45                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      8814172                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      8814172                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      8814172                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      8814172                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      8814172                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      8814172                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000028                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000028                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000028                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000028                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000028                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000028                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 195870.488889                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 195870.488889                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 195870.488889                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 195870.488889                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 195870.488889                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 195870.488889                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                  4381                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               153343044                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                  4637                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              33069.450938                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   220.735082                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    35.264918                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.862246                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.137754                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      1085467                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        1085467                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data       707197                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        707197                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         1717                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1717                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         1714                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1714                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data      1792664                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         1792664                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data      1792664                       # number of overall hits
system.cpu0.dcache.overall_hits::total        1792664                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        10801                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        10801                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data          166                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total          166                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        10967                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         10967                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        10967                       # number of overall misses
system.cpu0.dcache.overall_misses::total        10967                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data    352599561                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total    352599561                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data      5362789                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total      5362789                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data    357962350                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total    357962350                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data    357962350                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total    357962350                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      1096268                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      1096268                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       707363                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       707363                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         1717                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1717                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         1714                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1714                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data      1803631                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      1803631                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data      1803631                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      1803631                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.009853                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.009853                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000235                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000235                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.006081                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.006081                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.006081                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.006081                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 32645.084807                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 32645.084807                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 32305.957831                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 32305.957831                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 32639.951673                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 32639.951673                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 32639.951673                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 32639.951673                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         1175                       # number of writebacks
system.cpu0.dcache.writebacks::total             1175                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data         6472                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total         6472                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data          114                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total          114                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data         6586                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total         6586                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data         6586                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total         6586                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data         4329                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         4329                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data           52                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total           52                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data         4381                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total         4381                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data         4381                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total         4381                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data     61829969                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total     61829969                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data      1157897                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total      1157897                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data     62987866                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total     62987866                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data     62987866                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total     62987866                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.003949                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.003949                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.000074                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000074                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.002429                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.002429                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.002429                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.002429                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 14282.737122                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 14282.737122                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 22267.250000                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 22267.250000                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 14377.508788                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 14377.508788                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 14377.508788                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 14377.508788                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               512.885228                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1001671311                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   516                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1941223.470930                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    38.885228                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          474                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.062316                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.759615                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.821931                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst      1499322                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1499322                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst      1499322                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1499322                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst      1499322                       # number of overall hits
system.cpu1.icache.overall_hits::total        1499322                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           60                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           60                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           60                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            60                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           60                       # number of overall misses
system.cpu1.icache.overall_misses::total           60                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst     10189422                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total     10189422                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst     10189422                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total     10189422                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst     10189422                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total     10189422                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst      1499382                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1499382                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst      1499382                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1499382                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst      1499382                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1499382                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000040                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000040                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000040                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000040                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000040                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000040                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 169823.700000                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 169823.700000                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 169823.700000                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 169823.700000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 169823.700000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 169823.700000                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst           18                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total           18                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst           18                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total           18                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst           18                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total           18                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           42                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           42                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           42                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           42                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           42                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           42                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      6691878                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      6691878                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      6691878                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      6691878                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      6691878                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      6691878                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000028                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000028                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000028                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000028                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000028                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000028                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 159330.428571                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 159330.428571                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 159330.428571                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 159330.428571                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 159330.428571                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 159330.428571                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                  5570                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               157702859                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                  5826                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              27068.805184                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   224.325134                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    31.674866                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.876270                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.123730                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      1044755                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        1044755                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data       710879                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        710879                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         1865                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         1865                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         1674                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1674                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data      1755634                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         1755634                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data      1755634                       # number of overall hits
system.cpu1.dcache.overall_hits::total        1755634                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        13732                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        13732                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data          530                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total          530                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        14262                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         14262                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        14262                       # number of overall misses
system.cpu1.dcache.overall_misses::total        14262                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data    465811094                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    465811094                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data     42844702                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total     42844702                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data    508655796                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total    508655796                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data    508655796                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total    508655796                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      1058487                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      1058487                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data       711409                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       711409                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         1865                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         1865                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         1674                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         1674                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data      1769896                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      1769896                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data      1769896                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      1769896                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.012973                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.012973                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000745                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000745                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.008058                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.008058                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.008058                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.008058                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 33921.576901                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 33921.576901                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 80839.060377                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 80839.060377                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 35665.109802                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 35665.109802                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 35665.109802                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 35665.109802                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         2777                       # number of writebacks
system.cpu1.dcache.writebacks::total             2777                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data         8217                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         8217                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data          475                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total          475                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data         8692                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total         8692                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data         8692                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total         8692                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data         5515                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         5515                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data           55                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total           55                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data         5570                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         5570                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data         5570                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         5570                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data     98888607                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total     98888607                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data      1408955                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total      1408955                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data    100297562                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    100297562                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data    100297562                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    100297562                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.005210                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.005210                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000077                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000077                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.003147                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.003147                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.003147                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.003147                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 17930.844424                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 17930.844424                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 25617.363636                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 25617.363636                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 18006.743627                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 18006.743627                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 18006.743627                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 18006.743627                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
