#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Tue May 15 20:04:06 2018
# Process ID: 6960
# Current directory: C:/Users/Jeremie/Dropbox/Master/Cours/Semestre2/LPSC/Labo/mandelbrot_pipeline
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent4972 C:\Users\Jeremie\Dropbox\Master\Cours\Semestre2\LPSC\Labo\mandelbrot_pipeline\mandelbrot_pipeline.xpr
# Log file: C:/Users/Jeremie/Dropbox/Master/Cours/Semestre2/LPSC/Labo/mandelbrot_pipeline/vivado.log
# Journal file: C:/Users/Jeremie/Dropbox/Master/Cours/Semestre2/LPSC/Labo/mandelbrot_pipeline\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/Jeremie/Dropbox/Master/Cours/Semestre2/LPSC/Labo/mandelbrot_pipeline/mandelbrot_pipeline.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.4/data/ip'.
open_project: Time (s): cpu = 00:00:18 ; elapsed = 00:00:12 . Memory (MB): peak = 787.559 ; gain = 106.582
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
reset_run synth_2
launch_runs synth_2 -jobs 4
[Tue May 15 20:08:11 2018] Launched synth_2...
Run output will be captured here: C:/Users/Jeremie/Dropbox/Master/Cours/Semestre2/LPSC/Labo/mandelbrot_pipeline/mandelbrot_pipeline.runs/synth_2/runme.log
launch_runs impl_2 -jobs 4
[Tue May 15 20:09:21 2018] Launched impl_2...
Run output will be captured here: C:/Users/Jeremie/Dropbox/Master/Cours/Semestre2/LPSC/Labo/mandelbrot_pipeline/mandelbrot_pipeline.runs/impl_2/runme.log
launch_runs impl_2 -to_step write_bitstream -jobs 4
[Tue May 15 20:11:35 2018] Launched impl_2...
Run output will be captured here: C:/Users/Jeremie/Dropbox/Master/Cours/Semestre2/LPSC/Labo/mandelbrot_pipeline/mandelbrot_pipeline.runs/impl_2/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2017.4
  **** Build date : Dec 15 2017-21:08:27
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210276724184B
set_property PROGRAM.FILE {C:/Users/Jeremie/Dropbox/Master/Cours/Semestre2/LPSC/Labo/mandelbrot_pipeline/mandelbrot_pipeline.runs/impl_2/mse_mandelbrot.bit} [get_hw_devices xc7a200t_0]
current_hw_device [get_hw_devices xc7a200t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a200t_0] 0]
INFO: [Labtools 27-1434] Device xc7a200t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a200t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a200t_0]
set_property PROGRAM.FILE {C:/Users/Jeremie/Dropbox/Master/Cours/Semestre2/LPSC/Labo/mandelbrot_pipeline/mandelbrot_pipeline.runs/impl_2/mse_mandelbrot.bit} [get_hw_devices xc7a200t_0]
program_hw_devices [get_hw_devices xc7a200t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1433.352 ; gain = 0.438
refresh_hw_device [lindex [get_hw_devices xc7a200t_0] 0]
INFO: [Labtools 27-1434] Device xc7a200t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a200t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a200t_0]
set_property PROGRAM.FILE {C:/Users/Jeremie/Dropbox/Master/Cours/Semestre2/LPSC/Labo/mandelbrot_pipeline/mandelbrot_pipeline.runs/impl_2/mse_mandelbrot.bit} [get_hw_devices xc7a200t_0]
program_hw_devices [get_hw_devices xc7a200t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1437.348 ; gain = 0.000
refresh_hw_device [lindex [get_hw_devices xc7a200t_0] 0]
INFO: [Labtools 27-1434] Device xc7a200t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_2
launch_runs impl_2 -to_step write_bitstream -jobs 4
[Tue May 15 20:16:28 2018] Launched synth_2...
Run output will be captured here: C:/Users/Jeremie/Dropbox/Master/Cours/Semestre2/LPSC/Labo/mandelbrot_pipeline/mandelbrot_pipeline.runs/synth_2/runme.log
[Tue May 15 20:16:28 2018] Launched impl_2...
Run output will be captured here: C:/Users/Jeremie/Dropbox/Master/Cours/Semestre2/LPSC/Labo/mandelbrot_pipeline/mandelbrot_pipeline.runs/impl_2/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a200t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a200t_0]
set_property PROGRAM.FILE {C:/Users/Jeremie/Dropbox/Master/Cours/Semestre2/LPSC/Labo/mandelbrot_pipeline/mandelbrot_pipeline.runs/impl_2/mse_mandelbrot.bit} [get_hw_devices xc7a200t_0]
program_hw_devices [get_hw_devices xc7a200t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1443.320 ; gain = 0.000
refresh_hw_device [lindex [get_hw_devices xc7a200t_0] 0]
INFO: [Labtools 27-1434] Device xc7a200t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a200t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a200t_0]
set_property PROGRAM.FILE {C:/Users/Jeremie/Dropbox/Master/Cours/Semestre2/LPSC/Labo/mandelbrot_pipeline/mandelbrot_pipeline.runs/impl_2/mse_mandelbrot.bit} [get_hw_devices xc7a200t_0]
program_hw_devices [get_hw_devices xc7a200t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1443.320 ; gain = 0.000
refresh_hw_device [lindex [get_hw_devices xc7a200t_0] 0]
INFO: [Labtools 27-1434] Device xc7a200t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Vivado 12-106] *** Exception: java.lang.NullPointerException (See C:/Users/Jeremie/Dropbox/Master/Cours/Semestre2/LPSC/Labo/mandelbrot_pipeline/vivado_pid6960.debug)
open_run impl_2
INFO: [Netlist 29-17] Analyzing 219 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.4
INFO: [Device 21-403] Loading part xc7a200tsbg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/ClkSys100MhzxC' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored by Vivado but preserved for implementation tool. [C:/Users/Jeremie/Dropbox/Master/Cours/Semestre2/LPSC/Labo/mandelbrot_pipeline/mandelbrot_pipeline.runs/impl_2/.Xil/Vivado-8804-MACCHI/dcp3/clk_vga_hdmi_1024x600.edf:322]
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'clk_mandelbrotxB.clk_mandelbrotxI/ClkSys100MhzxC' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored by Vivado but preserved for implementation tool. [C:/Users/Jeremie/Dropbox/Master/Cours/Semestre2/LPSC/Labo/mandelbrot_pipeline/mandelbrot_pipeline.runs/impl_2/.Xil/Vivado-8804-MACCHI/dcp5/clk_mandelbrot.edf:302]
Parsing XDC File [C:/Users/Jeremie/Dropbox/Master/Cours/Semestre2/LPSC/Labo/mandelbrot_pipeline/.Xil/Vivado-6960-MACCHI/dcp10/mse_mandelbrot_board.xdc]
Finished Parsing XDC File [C:/Users/Jeremie/Dropbox/Master/Cours/Semestre2/LPSC/Labo/mandelbrot_pipeline/.Xil/Vivado-6960-MACCHI/dcp10/mse_mandelbrot_board.xdc]
Parsing XDC File [C:/Users/Jeremie/Dropbox/Master/Cours/Semestre2/LPSC/Labo/mandelbrot_pipeline/.Xil/Vivado-6960-MACCHI/dcp10/mse_mandelbrot_early.xdc]
INFO: [Timing 38-35] Done setting XDC timing constraints. [C:/Users/Jeremie/Dropbox/Master/Cours/Semestre2/LPSC/Labo/mandelbrot_pipeline/mandelbrot_pipeline.srcs/sources_1/ip/clk_vga_hdmi_1024x600/clk_vga_hdmi_1024x600.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [C:/Users/Jeremie/Dropbox/Master/Cours/Semestre2/LPSC/Labo/mandelbrot_pipeline/mandelbrot_pipeline.srcs/sources_1/ip/clk_vga_hdmi_1024x600/clk_vga_hdmi_1024x600.xdc:57]
get_clocks: Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 2427.020 ; gain = 585.965
INFO: [Timing 38-2] Deriving generated clocks [C:/Users/Jeremie/Dropbox/Master/Cours/Semestre2/LPSC/Labo/mandelbrot_pipeline/mandelbrot_pipeline.srcs/sources_1/ip/clk_mandelbrot/clk_mandelbrot.xdc:57]
Finished Parsing XDC File [C:/Users/Jeremie/Dropbox/Master/Cours/Semestre2/LPSC/Labo/mandelbrot_pipeline/.Xil/Vivado-6960-MACCHI/dcp10/mse_mandelbrot_early.xdc]
Parsing XDC File [C:/Users/Jeremie/Dropbox/Master/Cours/Semestre2/LPSC/Labo/mandelbrot_pipeline/.Xil/Vivado-6960-MACCHI/dcp10/mse_mandelbrot.xdc]
Finished Parsing XDC File [C:/Users/Jeremie/Dropbox/Master/Cours/Semestre2/LPSC/Labo/mandelbrot_pipeline/.Xil/Vivado-6960-MACCHI/dcp10/mse_mandelbrot.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.510 . Memory (MB): peak = 2432.766 ; gain = 5.066
Restored from archive | CPU: 1.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.511 . Memory (MB): peak = 2432.766 ; gain = 5.066
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:40 ; elapsed = 00:00:33 . Memory (MB): peak = 2544.516 ; gain = 1083.793
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210276724184B
report_timing_summary
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Tue May 15 20:27:51 2018
| Host         : MACCHI running 64-bit major release  (build 9200)
| Command      : report_timing_summary
| Design       : mse_mandelbrot
| Device       : 7a200t-sbg484
| Speed File   : -1  PRODUCTION 1.20 2017-11-01
------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.392       -1.019                      8                 5800        0.132        0.000                      0                 5800        1.747        0.000                       0                   813  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                                 Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                                                 ------------         ----------      --------------
HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkSys100MhzxC  {0.000 5.000}        10.000          100.000         
  ClkHdmixC_clk_vga_hdmi_1024x600                                     {0.000 1.951}        3.902           256.250         
  ClkVgaxC_clk_vga_hdmi_1024x600                                      {0.000 9.756}        19.512          51.250          
  clkfbout_clk_vga_hdmi_1024x600                                      {0.000 5.000}        10.000          100.000         
clk_mandelbrotxB.clk_mandelbrotxI/inst/ClkSys100MhzxC                 {0.000 5.000}        10.000          100.000         
  ClkMandelxC_clk_mandelbrot                                          {0.000 3.333}        6.667           150.000         
  clkfbout_clk_mandelbrot                                             {0.000 10.000}       20.000          50.000          
sys_clk_pin                                                           {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkSys100MhzxC                                                                                                                                                    3.000        0.000                       0                     1  
  ClkHdmixC_clk_vga_hdmi_1024x600                                                                                                                                                                                       1.747        0.000                       0                    10  
  ClkVgaxC_clk_vga_hdmi_1024x600                                            3.741        0.000                      0                 2416        0.156        0.000                      0                 2416        9.256        0.000                       0                   236  
  clkfbout_clk_vga_hdmi_1024x600                                                                                                                                                                                        7.845        0.000                       0                     3  
clk_mandelbrotxB.clk_mandelbrotxI/inst/ClkSys100MhzxC                                                                                                                                                                   3.000        0.000                       0                     1  
  ClkMandelxC_clk_mandelbrot                                               -0.392       -1.019                      8                 3384        0.132        0.000                      0                 3384        2.833        0.000                       0                   558  
  clkfbout_clk_mandelbrot                                                                                                                                                                                              17.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                                                                             7.845        0.000                       0                     1  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkSys100MhzxC
  To Clock:  HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkSys100MhzxC

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkSys100MhzxC
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkSys100MhzxC }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  ClkHdmixC_clk_vga_hdmi_1024x600
  To Clock:  ClkHdmixC_clk_vga_hdmi_1024x600

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.747ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ClkHdmixC_clk_vga_hdmi_1024x600
Waveform(ns):       { 0.000 1.951 }
Period(ns):         3.902
Sources:            { HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/mmcm_adv_inst/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         3.902       1.747      BUFGCTRL_X0Y1    HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/clkout2_buf/I
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       3.902       209.458    MMCME2_ADV_X1Y0  HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/mmcm_adv_inst/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  ClkVgaxC_clk_vga_hdmi_1024x600
  To Clock:  ClkVgaxC_clk_vga_hdmi_1024x600

Setup :            0  Failing Endpoints,  Worst Slack        3.741ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.156ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.256ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.741ns  (required time - arrival time)
  Source:                 ram_dual_portxB.ram_dual_portxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by ClkVgaxC_clk_vga_hdmi_1024x600  {rise@0.000ns fall@9.756ns period=19.512ns})
  Destination:            HdmixI/VgaToHdmixI/TmdsEncoderC0xI/TmdsEncodedDataxDO_reg[7]/D
                            (rising edge-triggered cell FDSE clocked by ClkVgaxC_clk_vga_hdmi_1024x600  {rise@0.000ns fall@9.756ns period=19.512ns})
  Path Group:             ClkVgaxC_clk_vga_hdmi_1024x600
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.512ns  (ClkVgaxC_clk_vga_hdmi_1024x600 rise@19.512ns - ClkVgaxC_clk_vga_hdmi_1024x600 rise@0.000ns)
  Data Path Delay:        15.396ns  (logic 4.989ns (32.405%)  route 10.407ns (67.595%))
  Logic Levels:           11  (LUT2=2 LUT3=3 LUT5=2 LUT6=2 MUXF7=1 RAMB36E1=1)
  Clock Path Skew:        0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.711ns = ( 21.224 - 19.512 ) 
    Source Clock Delay      (SCD):    1.703ns
    Clock Pessimism Removal (CPR):    0.003ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkVgaxC_clk_vga_hdmi_1024x600 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  HdmixI/ClkVgaHdmi1024x600xG.BUFGClkSysToClkVgaHdmixI/O
                         net (fo=1, routed)           2.106     2.106    HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkSys100MhzxC
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900    -2.793 r  HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -0.096    HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkVgaxC_clk_vga_hdmi_1024x600
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/clkout1_buf/O
                         net (fo=234, routed)         1.703     1.703    ram_dual_portxB.ram_dual_portxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/clkb
    RAMB36_X3Y27         RAMB36E1                                     r  ram_dual_portxB.ram_dual_portxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y27         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     4.575 r  ram_dual_portxB.ram_dual_portxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CASCADEOUTB
                         net (fo=1, routed)           0.065     4.640    ram_dual_portxB.ram_dual_portxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/CASCADEINB
    RAMB36_X3Y28         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     5.065 r  ram_dual_portxB.ram_dual_portxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/DOBDO[0]
                         net (fo=1, routed)           2.845     7.910    ram_dual_portxB.ram_dual_portxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_45[0]
    SLICE_X103Y115       LUT6 (Prop_lut6_I0_O)        0.124     8.034 r  ram_dual_portxB.ram_dual_portxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[1]_INST_0_i_3/O
                         net (fo=1, routed)           0.000     8.034    ram_dual_portxB.ram_dual_portxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[1]_INST_0_i_3_n_0
    SLICE_X103Y115       MUXF7 (Prop_muxf7_I0_O)      0.212     8.246 r  ram_dual_portxB.ram_dual_portxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[1]_INST_0_i_2/O
                         net (fo=1, routed)           2.159    10.405    ram_dual_portxB.ram_dual_portxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[1]_INST_0_i_2_n_0
    SLICE_X132Y151       LUT6 (Prop_lut6_I5_O)        0.299    10.704 r  ram_dual_portxB.ram_dual_portxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[1]_INST_0/O
                         net (fo=1, routed)           0.670    11.374    rom_portxB.rom_portxI/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[1]
    SLICE_X132Y151       LUT5 (Prop_lut5_I2_O)        0.124    11.498 f  rom_portxB.rom_portxI/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[2]_INST_0_i_1/O
                         net (fo=2, routed)           0.599    12.097    rom_portxB.rom_portxI/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[2]_INST_0_i_1_n_0
    SLICE_X134Y151       LUT3 (Prop_lut3_I1_O)        0.118    12.215 f  rom_portxB.rom_portxI/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[2]_INST_0/O
                         net (fo=5, routed)           1.435    13.650    HdmixI/VgaxI/VgaControlerxI/spo[2]
    SLICE_X161Y141       LUT2 (Prop_lut2_I0_O)        0.326    13.976 f  HdmixI/VgaxI/VgaControlerxI/TmdsEncodedDataxDO[4]_i_2/O
                         net (fo=13, routed)          0.697    14.673    HdmixI/VgaxI/VgaControlerxI/VgaToHdmixI/TmdsEncoderC0xI/XorMinTransxD[3]
    SLICE_X160Y141       LUT3 (Prop_lut3_I0_O)        0.124    14.797 f  HdmixI/VgaxI/VgaControlerxI/DcBiasxD[3]_i_9/O
                         net (fo=1, routed)           0.300    15.097    HdmixI/VgaToHdmixI/TmdsEncoderC0xI/VidOnxS_reg
    SLICE_X160Y140       LUT5 (Prop_lut5_I0_O)        0.124    15.221 f  HdmixI/VgaToHdmixI/TmdsEncoderC0xI/DcBiasxD[3]_i_5/O
                         net (fo=6, routed)           0.635    15.856    HdmixI/VgaxI/VgaControlerxI/DcBiasxD14_out
    SLICE_X159Y140       LUT2 (Prop_lut2_I0_O)        0.124    15.980 r  HdmixI/VgaxI/VgaControlerxI/TmdsEncodedDataxDO[6]_i_2/O
                         net (fo=9, routed)           0.619    16.599    HdmixI/VgaxI/VgaControlerxI/TmdsEncodedDataxDO_reg[5]_2
    SLICE_X162Y140       LUT3 (Prop_lut3_I1_O)        0.117    16.716 r  HdmixI/VgaxI/VgaControlerxI/TmdsEncodedDataxDO[7]_i_2/O
                         net (fo=1, routed)           0.383    17.099    HdmixI/VgaToHdmixI/TmdsEncoderC0xI/VidOnxS_reg_2
    SLICE_X163Y140       FDSE                                         r  HdmixI/VgaToHdmixI/TmdsEncoderC0xI/TmdsEncodedDataxDO_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkVgaxC_clk_vga_hdmi_1024x600 rise edge)
                                                     19.512    19.512 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    19.512 r  HdmixI/ClkVgaHdmi1024x600xG.BUFGClkSysToClkVgaHdmixI/O
                         net (fo=1, routed)           1.972    21.484    HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkSys100MhzxC
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637    16.847 r  HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574    19.421    HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkVgaxC_clk_vga_hdmi_1024x600
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    19.512 r  HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/clkout1_buf/O
                         net (fo=234, routed)         1.711    21.224    HdmixI/VgaToHdmixI/TmdsEncoderC0xI/ClkVgaxCO
    SLICE_X163Y140       FDSE                                         r  HdmixI/VgaToHdmixI/TmdsEncoderC0xI/TmdsEncodedDataxDO_reg[7]/C
                         clock pessimism              0.003    21.227    
                         clock uncertainty           -0.082    21.145    
    SLICE_X163Y140       FDSE (Setup_fdse_C_D)       -0.305    20.840    HdmixI/VgaToHdmixI/TmdsEncoderC0xI/TmdsEncodedDataxDO_reg[7]
  -------------------------------------------------------------------
                         required time                         20.840    
                         arrival time                         -17.099    
  -------------------------------------------------------------------
                         slack                                  3.741    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 HdmixI/VgaxI/VgaControlerxI/VCountxD_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by ClkVgaxC_clk_vga_hdmi_1024x600  {rise@0.000ns fall@9.756ns period=19.512ns})
  Destination:            ram_dual_portxB.ram_dual_portxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by ClkVgaxC_clk_vga_hdmi_1024x600  {rise@0.000ns fall@9.756ns period=19.512ns})
  Path Group:             ClkVgaxC_clk_vga_hdmi_1024x600
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ClkVgaxC_clk_vga_hdmi_1024x600 rise@0.000ns - ClkVgaxC_clk_vga_hdmi_1024x600 rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.141ns (35.983%)  route 0.251ns (64.017%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.927ns
    Source Clock Delay      (SCD):    0.616ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkVgaxC_clk_vga_hdmi_1024x600 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  HdmixI/ClkVgaHdmi1024x600xG.BUFGClkSysToClkVgaHdmixI/O
                         net (fo=1, routed)           0.745     0.745    HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkSys100MhzxC
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkVgaxC_clk_vga_hdmi_1024x600
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/clkout1_buf/O
                         net (fo=234, routed)         0.616     0.616    HdmixI/VgaxI/VgaControlerxI/ClkVgaxC
    SLICE_X141Y139       FDCE                                         r  HdmixI/VgaxI/VgaControlerxI/VCountxD_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X141Y139       FDCE (Prop_fdce_C_Q)         0.141     0.757 r  HdmixI/VgaxI/VgaControlerxI/VCountxD_reg[5]/Q
                         net (fo=197, routed)         0.251     1.007    ram_dual_portxB.ram_dual_portxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/addrb[15]
    RAMB36_X7Y27         RAMB36E1                                     r  ram_dual_portxB.ram_dual_portxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock ClkVgaxC_clk_vga_hdmi_1024x600 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  HdmixI/ClkVgaHdmi1024x600xG.BUFGClkSysToClkVgaHdmixI/O
                         net (fo=1, routed)           1.022     1.022    HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkSys100MhzxC
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkVgaxC_clk_vga_hdmi_1024x600
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/clkout1_buf/O
                         net (fo=234, routed)         0.927     0.927    ram_dual_portxB.ram_dual_portxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/clkb
    RAMB36_X7Y27         RAMB36E1                                     r  ram_dual_portxB.ram_dual_portxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism             -0.256     0.671    
    RAMB36_X7Y27         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[15])
                                                      0.180     0.851    ram_dual_portxB.ram_dual_portxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         -0.851    
                         arrival time                           1.007    
  -------------------------------------------------------------------
                         slack                                  0.156    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ClkVgaxC_clk_vga_hdmi_1024x600
Waveform(ns):       { 0.000 9.756 }
Period(ns):         19.512
Sources:            { HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         19.512      16.620     RAMB36_X4Y22     ram_dual_portxB.ram_dual_portxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       19.512      193.848    MMCME2_ADV_X1Y0  HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDCE/C              n/a            0.500         9.756       9.256      SLICE_X104Y141   ram_dual_portxB.ram_dual_portxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/ram_dual_portxB.ram_dual_portxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_328_cooolDelFlop/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         9.756       9.256      SLICE_X104Y141   ram_dual_portxB.ram_dual_portxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/ram_dual_portxB.ram_dual_portxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_328_cooolDelFlop/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_vga_hdmi_1024x600
  To Clock:  clkfbout_clk_vga_hdmi_1024x600

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_vga_hdmi_1024x600
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y4    HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/clkf_buf/I
Max Period  n/a     MMCME2_ADV/CLKFBIN  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/mmcm_adv_inst/CLKFBIN



---------------------------------------------------------------------------------------------------
From Clock:  clk_mandelbrotxB.clk_mandelbrotxI/inst/ClkSys100MhzxC
  To Clock:  clk_mandelbrotxB.clk_mandelbrotxI/inst/ClkSys100MhzxC

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_mandelbrotxB.clk_mandelbrotxI/inst/ClkSys100MhzxC
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_mandelbrotxB.clk_mandelbrotxI/inst/ClkSys100MhzxC }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk_mandelbrotxB.clk_mandelbrotxI/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clk_mandelbrotxB.clk_mandelbrotxI/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_mandelbrotxB.clk_mandelbrotxI/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_mandelbrotxB.clk_mandelbrotxI/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  ClkMandelxC_clk_mandelbrot
  To Clock:  ClkMandelxC_clk_mandelbrot

Setup :            8  Failing Endpoints,  Worst Slack       -0.392ns,  Total Violation       -1.019ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.132ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.833ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.392ns  (required time - arrival time)
  Source:                 mandelbrot_calculatorxB.mandelbrot_calculatorxI/z_new_real2_add_imaginary2_s_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by ClkMandelxC_clk_mandelbrot  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            ram_dual_portxB.ram_dual_portxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ENARDEN
                            (rising edge-triggered cell RAMB18E1 clocked by ClkMandelxC_clk_mandelbrot  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             ClkMandelxC_clk_mandelbrot
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (ClkMandelxC_clk_mandelbrot rise@6.667ns - ClkMandelxC_clk_mandelbrot rise@0.000ns)
  Data Path Delay:        6.439ns  (logic 1.324ns (20.563%)  route 5.115ns (79.437%))
  Logic Levels:           7  (LUT3=2 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.112ns = ( 3.554 - 6.667 ) 
    Source Clock Delay      (SCD):    -2.612ns
    Clock Pessimism Removal (CPR):    0.403ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkMandelxC_clk_mandelbrot rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  ClkSys100MhzxC_IBUF_inst/O
                         net (fo=2, routed)           1.233     1.233    clk_mandelbrotxB.clk_mandelbrotxI/inst/ClkSys100MhzxC
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -6.199 r  clk_mandelbrotxB.clk_mandelbrotxI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -4.390    clk_mandelbrotxB.clk_mandelbrotxI/inst/ClkMandelxC_clk_mandelbrot
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -4.294 r  clk_mandelbrotxB.clk_mandelbrotxI/inst/clkout1_buf/O
                         net (fo=557, routed)         1.682    -2.612    mandelbrot_calculatorxB.mandelbrot_calculatorxI/ClkMandelxC
    SLICE_X110Y139       FDCE                                         r  mandelbrot_calculatorxB.mandelbrot_calculatorxI/z_new_real2_add_imaginary2_s_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y139       FDCE (Prop_fdce_C_Q)         0.456    -2.156 r  mandelbrot_calculatorxB.mandelbrot_calculatorxI/z_new_real2_add_imaginary2_s_reg[20]/Q
                         net (fo=2, routed)           0.596    -1.560    mandelbrot_calculatorxB.mandelbrot_calculatorxI/z_new_real2_add_imaginary2_s[20]
    SLICE_X108Y139       LUT4 (Prop_lut4_I3_O)        0.124    -1.436 r  mandelbrot_calculatorxB.mandelbrot_calculatorxI/posx_i[9]_i_12/O
                         net (fo=1, routed)           0.422    -1.014    mandelbrot_calculatorxB.mandelbrot_calculatorxI/posx_i[9]_i_12_n_0
    SLICE_X108Y139       LUT5 (Prop_lut5_I4_O)        0.124    -0.890 r  mandelbrot_calculatorxB.mandelbrot_calculatorxI/posx_i[9]_i_11/O
                         net (fo=1, routed)           0.165    -0.725    mandelbrot_calculatorxB.mandelbrot_calculatorxI/posx_i[9]_i_11_n_0
    SLICE_X108Y139       LUT6 (Prop_lut6_I5_O)        0.124    -0.601 r  mandelbrot_calculatorxB.mandelbrot_calculatorxI/posx_i[9]_i_7/O
                         net (fo=1, routed)           0.288    -0.312    mandelbrot_calculatorxB.mandelbrot_calculatorxI/posx_i[9]_i_7_n_0
    SLICE_X111Y139       LUT6 (Prop_lut6_I0_O)        0.124    -0.188 r  mandelbrot_calculatorxB.mandelbrot_calculatorxI/posx_i[9]_i_4/O
                         net (fo=2, routed)           0.274     0.086    mandelbrot_calculatorxB.mandelbrot_calculatorxI/posx_i[9]_i_4_n_0
    SLICE_X111Y139       LUT3 (Prop_lut3_I1_O)        0.124     0.210 r  mandelbrot_calculatorxB.mandelbrot_calculatorxI/posx_i[9]_i_1/O
                         net (fo=160, routed)         0.835     1.045    ram_dual_portxB.ram_dual_portxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[41].ram.r/prim_noinit.ram/wea[0]
    SLICE_X123Y140       LUT6 (Prop_lut6_I3_O)        0.124     1.169 r  ram_dual_portxB.ram_dual_portxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[41].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1/O
                         net (fo=3, routed)           1.171     2.340    ram_dual_portxB.ram_dual_portxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[41].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0
    SLICE_X115Y164       LUT3 (Prop_lut3_I1_O)        0.124     2.464 r  ram_dual_portxB.ram_dual_portxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[41].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_i_1__0/O
                         net (fo=2, routed)           1.363     3.827    ram_dual_portxB.ram_dual_portxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/ena_array[0]
    RAMB18_X6Y75         RAMB18E1                                     r  ram_dual_portxB.ram_dual_portxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock ClkMandelxC_clk_mandelbrot rise edge)
                                                      6.667     6.667 r  
    R4                   IBUF                         0.000     6.667 r  ClkSys100MhzxC_IBUF_inst/O
                         net (fo=2, routed)           1.162     7.829    clk_mandelbrotxB.clk_mandelbrotxI/inst/ClkSys100MhzxC
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674     0.155 r  clk_mandelbrotxB.clk_mandelbrotxI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723     1.878    clk_mandelbrotxB.clk_mandelbrotxI/inst/ClkMandelxC_clk_mandelbrot
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     1.969 r  clk_mandelbrotxB.clk_mandelbrotxI/inst/clkout1_buf/O
                         net (fo=557, routed)         1.585     3.554    ram_dual_portxB.ram_dual_portxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/clka
    RAMB18_X6Y75         RAMB18E1                                     r  ram_dual_portxB.ram_dual_portxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.403     3.958    
                         clock uncertainty           -0.080     3.877    
    RAMB18_X6Y75         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ENARDEN)
                                                     -0.443     3.434    ram_dual_portxB.ram_dual_portxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          3.434    
                         arrival time                          -3.827    
  -------------------------------------------------------------------
                         slack                                 -0.392    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 mandelbrot_calculatorxB.mandelbrot_calculatorxI/y_tab_screen_s_reg[2][9]/C
                            (rising edge-triggered cell FDCE clocked by ClkMandelxC_clk_mandelbrot  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            mandelbrot_calculatorxB.mandelbrot_calculatorxI/y_screen_o_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by ClkMandelxC_clk_mandelbrot  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             ClkMandelxC_clk_mandelbrot
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ClkMandelxC_clk_mandelbrot rise@0.000ns - ClkMandelxC_clk_mandelbrot rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.186ns (69.898%)  route 0.080ns (30.103%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.381ns
    Source Clock Delay      (SCD):    -0.950ns
    Clock Pessimism Removal (CPR):    -0.444ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkMandelxC_clk_mandelbrot rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  ClkSys100MhzxC_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    clk_mandelbrotxB.clk_mandelbrotxI/inst/ClkSys100MhzxC
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -2.099 r  clk_mandelbrotxB.clk_mandelbrotxI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.568    clk_mandelbrotxB.clk_mandelbrotxI/inst/ClkMandelxC_clk_mandelbrot
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.542 r  clk_mandelbrotxB.clk_mandelbrotxI/inst/clkout1_buf/O
                         net (fo=557, routed)         0.593    -0.950    mandelbrot_calculatorxB.mandelbrot_calculatorxI/ClkMandelxC
    SLICE_X121Y144       FDCE                                         r  mandelbrot_calculatorxB.mandelbrot_calculatorxI/y_tab_screen_s_reg[2][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X121Y144       FDCE (Prop_fdce_C_Q)         0.141    -0.809 r  mandelbrot_calculatorxB.mandelbrot_calculatorxI/y_tab_screen_s_reg[2][9]/Q
                         net (fo=1, routed)           0.080    -0.729    mandelbrot_calculatorxB.mandelbrot_calculatorxI/y_tab_screen_s_reg[2]_10[9]
    SLICE_X120Y144       LUT5 (Prop_lut5_I2_O)        0.045    -0.684 r  mandelbrot_calculatorxB.mandelbrot_calculatorxI/y_screen_o[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.684    mandelbrot_calculatorxB.mandelbrot_calculatorxI/y_screen_s[9]
    SLICE_X120Y144       FDRE                                         r  mandelbrot_calculatorxB.mandelbrot_calculatorxI/y_screen_o_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkMandelxC_clk_mandelbrot rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  ClkSys100MhzxC_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    clk_mandelbrotxB.clk_mandelbrotxI/inst/ClkSys100MhzxC
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.852 r  clk_mandelbrotxB.clk_mandelbrotxI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -2.274    clk_mandelbrotxB.clk_mandelbrotxI/inst/ClkMandelxC_clk_mandelbrot
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -2.245 r  clk_mandelbrotxB.clk_mandelbrotxI/inst/clkout1_buf/O
                         net (fo=557, routed)         0.864    -1.381    mandelbrot_calculatorxB.mandelbrot_calculatorxI/ClkMandelxC
    SLICE_X120Y144       FDRE                                         r  mandelbrot_calculatorxB.mandelbrot_calculatorxI/y_screen_o_reg[9]/C
                         clock pessimism              0.444    -0.937    
    SLICE_X120Y144       FDRE (Hold_fdre_C_D)         0.121    -0.816    mandelbrot_calculatorxB.mandelbrot_calculatorxI/y_screen_o_reg[9]
  -------------------------------------------------------------------
                         required time                          0.816    
                         arrival time                          -0.684    
  -------------------------------------------------------------------
                         slack                                  0.132    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ClkMandelxC_clk_mandelbrot
Waveform(ns):       { 0.000 3.333 }
Period(ns):         6.667
Sources:            { clk_mandelbrotxB.clk_mandelbrotxI/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         6.667       3.775      RAMB36_X4Y22     ram_dual_portxB.ram_dual_portxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       6.667       206.693    MMCME2_ADV_X1Y2  clk_mandelbrotxB.clk_mandelbrotxI/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDCE/C              n/a            0.500         3.333       2.833      SLICE_X117Y146   c_genxB.c_genxI/ZoomInOutxB.ComplexValueGeneratorxI/c_re_i_reg[11]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         3.333       2.833      SLICE_X110Y144   mandelbrot_calculatorxB.mandelbrot_calculatorxI/z_new_imaginary_s_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_mandelbrot
  To Clock:  clkfbout_clk_mandelbrot

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       17.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_mandelbrot
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk_mandelbrotxB.clk_mandelbrotxI/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y5    clk_mandelbrotxB.clk_mandelbrotxI/inst/clkf_buf/I
Max Period  n/a     MMCME2_ADV/CLKFBIN  n/a            100.000       20.000      80.000     MMCME2_ADV_X1Y2  clk_mandelbrotxB.clk_mandelbrotxI/inst/mmcm_adv_inst/CLKFBIN



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ClkSys100MhzxC }

Check Type  Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period  n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y3  HdmixI/ClkVgaHdmi1024x600xG.BUFGClkSysToClkVgaHdmixI/I



set_property -dict [list CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {100.000} CONFIG.MMCM_DIVCLK_DIVIDE {1} CONFIG.MMCM_CLKFBOUT_MULT_F {10.000} CONFIG.MMCM_CLKOUT0_DIVIDE_F {10.000} CONFIG.CLKOUT1_JITTER {130.958} CONFIG.CLKOUT1_PHASE_ERROR {98.575}] [get_ips clk_mandelbrot]
generate_target all [get_files  C:/Users/Jeremie/Dropbox/Master/Cours/Semestre2/LPSC/Labo/mandelbrot_pipeline/mandelbrot_pipeline.srcs/sources_1/ip/clk_mandelbrot/clk_mandelbrot.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'clk_mandelbrot'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'clk_mandelbrot'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'clk_mandelbrot'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'clk_mandelbrot'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'clk_mandelbrot'...
catch { config_ip_cache -export [get_ips -all clk_mandelbrot] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP clk_mandelbrot, cache-ID = 7e8c681bb9ad7014; cache size = 0.445 MB.
catch { [ delete_ip_run [get_ips -all clk_mandelbrot] ] }
INFO: [Project 1-386] Moving file 'C:/Users/Jeremie/Dropbox/Master/Cours/Semestre2/LPSC/Labo/mandelbrot_pipeline/mandelbrot_pipeline.srcs/sources_1/ip/clk_mandelbrot/clk_mandelbrot.xci' from fileset 'clk_mandelbrot' to fileset 'sources_1'.
export_ip_user_files -of_objects [get_files C:/Users/Jeremie/Dropbox/Master/Cours/Semestre2/LPSC/Labo/mandelbrot_pipeline/mandelbrot_pipeline.srcs/sources_1/ip/clk_mandelbrot/clk_mandelbrot.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/Jeremie/Dropbox/Master/Cours/Semestre2/LPSC/Labo/mandelbrot_pipeline/mandelbrot_pipeline.srcs/sources_1/ip/clk_mandelbrot/clk_mandelbrot.xci]
INFO: [Vivado 12-3453] The given sub-design is up-to-date, no action was taken.  If a run is still desired, use the '-force' option for the file:'C:/Users/Jeremie/Dropbox/Master/Cours/Semestre2/LPSC/Labo/mandelbrot_pipeline/mandelbrot_pipeline.srcs/sources_1/ip/clk_mandelbrot/clk_mandelbrot.xci'
update_compile_order -fileset sources_1
reset_run synth_2
launch_runs synth_2 -jobs 4
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'C:/Users/Jeremie/Dropbox/Master/Cours/Semestre2/LPSC/Labo/mandelbrot_pipeline/mandelbrot_pipeline.srcs/sources_1/ip/clk_mandelbrot/clk_mandelbrot.xci' is already up-to-date
[Tue May 15 20:29:40 2018] Launched synth_2...
Run output will be captured here: C:/Users/Jeremie/Dropbox/Master/Cours/Semestre2/LPSC/Labo/mandelbrot_pipeline/mandelbrot_pipeline.runs/synth_2/runme.log
launch_runs impl_2 -jobs 4
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'C:/Users/Jeremie/Dropbox/Master/Cours/Semestre2/LPSC/Labo/mandelbrot_pipeline/mandelbrot_pipeline.srcs/sources_1/ip/clk_mandelbrot/clk_mandelbrot.xci' is already up-to-date
[Tue May 15 20:30:47 2018] Launched impl_2...
Run output will be captured here: C:/Users/Jeremie/Dropbox/Master/Cours/Semestre2/LPSC/Labo/mandelbrot_pipeline/mandelbrot_pipeline.runs/impl_2/runme.log
reset_run impl_2
WARNING: [Vivado 12-1017] Problems encountered:
1. PID not specified

launch_runs impl_2 -jobs 4
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'C:/Users/Jeremie/Dropbox/Master/Cours/Semestre2/LPSC/Labo/mandelbrot_pipeline/mandelbrot_pipeline.srcs/sources_1/ip/clk_mandelbrot/clk_mandelbrot.xci' is already up-to-date
[Tue May 15 20:30:58 2018] Launched impl_2...
Run output will be captured here: C:/Users/Jeremie/Dropbox/Master/Cours/Semestre2/LPSC/Labo/mandelbrot_pipeline/mandelbrot_pipeline.runs/impl_2/runme.log
launch_runs impl_2 -to_step write_bitstream -jobs 4
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'C:/Users/Jeremie/Dropbox/Master/Cours/Semestre2/LPSC/Labo/mandelbrot_pipeline/mandelbrot_pipeline.srcs/sources_1/ip/clk_mandelbrot/clk_mandelbrot.xci' is already up-to-date
[Tue May 15 20:33:54 2018] Launched impl_2...
Run output will be captured here: C:/Users/Jeremie/Dropbox/Master/Cours/Semestre2/LPSC/Labo/mandelbrot_pipeline/mandelbrot_pipeline.runs/impl_2/runme.log
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210276724184B
INFO: [Labtools 27-1434] Device xc7a200t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
set_property PROBES.FILE {} [get_hw_devices xc7a200t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a200t_0]
set_property PROGRAM.FILE {C:/Users/Jeremie/Dropbox/Master/Cours/Semestre2/LPSC/Labo/mandelbrot_pipeline/mandelbrot_pipeline.runs/impl_2/mse_mandelbrot.bit} [get_hw_devices xc7a200t_0]
program_hw_devices [get_hw_devices xc7a200t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2589.176 ; gain = 0.000
refresh_hw_device [lindex [get_hw_devices xc7a200t_0] 0]
INFO: [Labtools 27-1434] Device xc7a200t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
exit
INFO: [Common 17-206] Exiting Vivado at Tue May 15 20:35:50 2018...
