Analysis & Synthesis report for Processor
Tue May 13 22:47:58 2025
Quartus Prime Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |Processor|S
 11. State Machine - |Processor|debug:debug1|S
 12. State Machine - |Processor|debug:debug1|ascii_master_controller:ascii_master_controller1|WRITE_S
 13. State Machine - |Processor|debug:debug1|ascii_master_controller:ascii_master_controller1|vga_controller:controller|SWITCH_S
 14. State Machine - |Processor|debug:debug1|ascii_master_controller:ascii_master_controller1|vga_controller:controller|double_buffer:buffer|S
 15. State Machine - |Processor|debug:debug1|ascii_master_controller:ascii_master_controller1|vga_controller:controller|vga_driver:driver|hs
 16. State Machine - |Processor|debug:debug1|ascii_master_controller:ascii_master_controller1|vga_controller:controller|vga_driver:driver|vs
 17. User-Specified and Inferred Latches
 18. Logic Cells Representing Combinational Loops
 19. Registers Removed During Synthesis
 20. Removed Registers Triggering Further Register Optimizations
 21. General Register Statistics
 22. Inverted Register Statistics
 23. Multiplexer Restructuring Statistics (Restructuring Performed)
 24. Source assignments for memory:memory1|system_ram:system_ram1|altsyncram:altsyncram_component|altsyncram_sfr1:auto_generated
 25. Source assignments for debug:debug1|ascii_master_controller:ascii_master_controller1|vga_controller:controller|double_buffer:buffer|ascii_buffer_1:buffer1|altsyncram:altsyncram_component|altsyncram_o6o1:auto_generated
 26. Source assignments for debug:debug1|ascii_master_controller:ascii_master_controller1|vga_controller:controller|double_buffer:buffer|ascii_buffer_2:buffer2|altsyncram:altsyncram_component|altsyncram_6op1:auto_generated
 27. Source assignments for debug:debug1|ascii_master_controller:ascii_master_controller1|vga_controller:controller|Char_ROM:rom1|altsyncram:altsyncram_component|altsyncram_0dj1:auto_generated
 28. Source assignments for debug:debug1|ascii_master_controller:ascii_master_controller1|ascii_master:master|altsyncram:altsyncram_component|altsyncram_3p22:auto_generated
 29. Parameter Settings for User Entity Instance: Top-level Entity: |Processor
 30. Parameter Settings for User Entity Instance: memory:memory1
 31. Parameter Settings for User Entity Instance: memory:memory1|system_ram:system_ram1|altsyncram:altsyncram_component
 32. Parameter Settings for User Entity Instance: ALU:alu1
 33. Parameter Settings for User Entity Instance: debug:debug1
 34. Parameter Settings for User Entity Instance: debug:debug1|ascii_master_controller:ascii_master_controller1
 35. Parameter Settings for User Entity Instance: debug:debug1|ascii_master_controller:ascii_master_controller1|vga_controller:controller
 36. Parameter Settings for User Entity Instance: debug:debug1|ascii_master_controller:ascii_master_controller1|vga_controller:controller|vga_driver:driver
 37. Parameter Settings for User Entity Instance: debug:debug1|ascii_master_controller:ascii_master_controller1|vga_controller:controller|double_buffer:buffer
 38. Parameter Settings for User Entity Instance: debug:debug1|ascii_master_controller:ascii_master_controller1|vga_controller:controller|double_buffer:buffer|ascii_buffer_1:buffer1|altsyncram:altsyncram_component
 39. Parameter Settings for User Entity Instance: debug:debug1|ascii_master_controller:ascii_master_controller1|vga_controller:controller|double_buffer:buffer|ascii_buffer_2:buffer2|altsyncram:altsyncram_component
 40. Parameter Settings for User Entity Instance: debug:debug1|ascii_master_controller:ascii_master_controller1|vga_controller:controller|Char_ROM:rom1|altsyncram:altsyncram_component
 41. Parameter Settings for User Entity Instance: debug:debug1|ascii_master_controller:ascii_master_controller1|ascii_master:master|altsyncram:altsyncram_component
 42. Parameter Settings for Inferred Entity Instance: debug:debug1|lpm_divide:Mod9
 43. Parameter Settings for Inferred Entity Instance: debug:debug1|lpm_divide:Div8
 44. Parameter Settings for Inferred Entity Instance: debug:debug1|lpm_divide:Mod8
 45. Parameter Settings for Inferred Entity Instance: debug:debug1|lpm_divide:Div7
 46. Parameter Settings for Inferred Entity Instance: debug:debug1|lpm_divide:Mod7
 47. Parameter Settings for Inferred Entity Instance: debug:debug1|lpm_divide:Div6
 48. Parameter Settings for Inferred Entity Instance: debug:debug1|lpm_divide:Mod6
 49. Parameter Settings for Inferred Entity Instance: debug:debug1|lpm_divide:Div5
 50. Parameter Settings for Inferred Entity Instance: debug:debug1|lpm_divide:Mod5
 51. Parameter Settings for Inferred Entity Instance: debug:debug1|lpm_divide:Div4
 52. Parameter Settings for Inferred Entity Instance: debug:debug1|lpm_divide:Mod4
 53. Parameter Settings for Inferred Entity Instance: debug:debug1|lpm_divide:Div3
 54. Parameter Settings for Inferred Entity Instance: debug:debug1|lpm_divide:Mod3
 55. Parameter Settings for Inferred Entity Instance: debug:debug1|lpm_divide:Div2
 56. Parameter Settings for Inferred Entity Instance: debug:debug1|lpm_divide:Mod2
 57. Parameter Settings for Inferred Entity Instance: debug:debug1|lpm_divide:Div1
 58. Parameter Settings for Inferred Entity Instance: debug:debug1|lpm_divide:Mod1
 59. Parameter Settings for Inferred Entity Instance: debug:debug1|lpm_divide:Div0
 60. Parameter Settings for Inferred Entity Instance: debug:debug1|lpm_divide:Mod0
 61. altsyncram Parameter Settings by Entity Instance
 62. Port Connectivity Checks: "debug:debug1|ascii_master_controller:ascii_master_controller1|vga_controller:controller|double_buffer:buffer"
 63. Port Connectivity Checks: "debug:debug1|ascii_master_controller:ascii_master_controller1"
 64. Post-Synthesis Netlist Statistics for Top Partition
 65. Elapsed Time Per Partition
 66. Analysis & Synthesis Messages
 67. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2024  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+---------------------------------+------------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Tue May 13 22:47:58 2025          ;
; Quartus Prime Version           ; 23.1std.1 Build 993 05/14/2024 SC Lite Edition ;
; Revision Name                   ; Processor                                      ;
; Top-level Entity Name           ; Processor                                      ;
; Family                          ; Cyclone V                                      ;
; Logic utilization (in ALMs)     ; N/A                                            ;
; Total registers                 ; 1581                                           ;
; Total pins                      ; 54                                             ;
; Total virtual pins              ; 0                                              ;
; Total block memory bits         ; 2,867,200                                      ;
; Total DSP Blocks                ; 0                                              ;
; Total HSSI RX PCSs              ; 0                                              ;
; Total HSSI PMA RX Deserializers ; 0                                              ;
; Total HSSI TX PCSs              ; 0                                              ;
; Total HSSI PMA TX Serializers   ; 0                                              ;
; Total PLLs                      ; 0                                              ;
; Total DLLs                      ; 0                                              ;
+---------------------------------+------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA5F31C6       ;                    ;
; Top-level entity name                                                           ; Processor          ; Processor          ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 28          ;
; Maximum allowed            ; 16          ;
;                            ;             ;
; Average used               ; 1.02        ;
; Maximum used               ; 16          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.3%      ;
;     Processor 3            ;   0.2%      ;
;     Processor 4            ;   0.2%      ;
;     Processor 5            ;   0.2%      ;
;     Processor 6            ;   0.2%      ;
;     Processor 7            ;   0.2%      ;
;     Processor 8            ;   0.1%      ;
;     Processors 9-16        ;   0.1%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                 ;
+--------------------------------------------------+-----------------+----------------------------------------+------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path                 ; Used in Netlist ; File Type                              ; File Name with Absolute Path                                                                   ; Library ;
+--------------------------------------------------+-----------------+----------------------------------------+------------------------------------------------------------------------------------------------+---------+
; vga_controller/ascii_buffer_1/ascii_buffer_1.v   ; yes             ; User Wizard-Generated File             ; C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/vga_controller/ascii_buffer_1/ascii_buffer_1.v   ;         ;
; vga_controller/ascii_buffer_2/ascii_buffer_2.v   ; yes             ; User Wizard-Generated File             ; C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/vga_controller/ascii_buffer_2/ascii_buffer_2.v   ;         ;
; vga_controller/ascii_master/ascii_master.v       ; yes             ; User Wizard-Generated File             ; C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/vga_controller/ascii_master/ascii_master.v       ;         ;
; vga_controller/ascii_rom/Char_ROM.v              ; yes             ; User Wizard-Generated File             ; C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/vga_controller/ascii_rom/Char_ROM.v              ;         ;
; vga_controller/vga_driver.v                      ; yes             ; User Verilog HDL File                  ; C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/vga_controller/vga_driver.v                      ;         ;
; vga_controller/vga_controller.v                  ; yes             ; User Verilog HDL File                  ; C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/vga_controller/vga_controller.v                  ;         ;
; vga_controller/double_buffer.v                   ; yes             ; User Verilog HDL File                  ; C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/vga_controller/double_buffer.v                   ;         ;
; vga_controller/clock_divider.v                   ; yes             ; User Verilog HDL File                  ; C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/vga_controller/clock_divider.v                   ;         ;
; vga_controller/ascii_master_controller.v         ; yes             ; User Verilog HDL File                  ; C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/vga_controller/ascii_master_controller.v         ;         ;
; Processor.v                                      ; yes             ; User Verilog HDL File                  ; C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/Processor.v                                      ;         ;
; memory/system_ram.v                              ; yes             ; User Wizard-Generated File             ; C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/memory/system_ram.v                              ;         ;
; memory/program.mif                               ; yes             ; User Memory Initialization File        ; C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/memory/program.mif                               ;         ;
; debug.v                                          ; yes             ; User Verilog HDL File                  ; C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/debug.v                                          ;         ;
; ALU.v                                            ; yes             ; User Verilog HDL File                  ; C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/ALU.v                                            ;         ;
; memory/memory.v                                  ; yes             ; User Verilog HDL File                  ; C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/memory/memory.v                                  ;         ;
; altsyncram.tdf                                   ; yes             ; Megafunction                           ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf                       ;         ;
; stratix_ram_block.inc                            ; yes             ; Megafunction                           ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/stratix_ram_block.inc                ;         ;
; lpm_mux.inc                                      ; yes             ; Megafunction                           ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/lpm_mux.inc                          ;         ;
; lpm_decode.inc                                   ; yes             ; Megafunction                           ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/lpm_decode.inc                       ;         ;
; aglobal231.inc                                   ; yes             ; Megafunction                           ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/aglobal231.inc                       ;         ;
; a_rdenreg.inc                                    ; yes             ; Megafunction                           ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/a_rdenreg.inc                        ;         ;
; altrom.inc                                       ; yes             ; Megafunction                           ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altrom.inc                           ;         ;
; altram.inc                                       ; yes             ; Megafunction                           ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altram.inc                           ;         ;
; altdpram.inc                                     ; yes             ; Megafunction                           ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altdpram.inc                         ;         ;
; db/altsyncram_sfr1.tdf                           ; yes             ; Auto-Generated Megafunction            ; C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/db/altsyncram_sfr1.tdf                           ;         ;
; db/decode_dla.tdf                                ; yes             ; Auto-Generated Megafunction            ; C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/db/decode_dla.tdf                                ;         ;
; db/mux_ahb.tdf                                   ; yes             ; Auto-Generated Megafunction            ; C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/db/mux_ahb.tdf                                   ;         ;
; db/altsyncram_o6o1.tdf                           ; yes             ; Auto-Generated Megafunction            ; C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/db/altsyncram_o6o1.tdf                           ;         ;
; vga_controller/ascii_buffer_1/ascii_buffer_1.mif ; yes             ; Auto-Found Memory Initialization File  ; C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/vga_controller/ascii_buffer_1/ascii_buffer_1.mif ;         ;
; db/altsyncram_6op1.tdf                           ; yes             ; Auto-Generated Megafunction            ; C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/db/altsyncram_6op1.tdf                           ;         ;
; vga_controller/ascii_buffer_2/ascii_buffer_2.mif ; yes             ; Auto-Found Memory Initialization File  ; C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/vga_controller/ascii_buffer_2/ascii_buffer_2.mif ;         ;
; db/altsyncram_0dj1.tdf                           ; yes             ; Auto-Generated Megafunction            ; C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/db/altsyncram_0dj1.tdf                           ;         ;
; vga_controller/ascii_rom/ascii_encode.mif        ; yes             ; Auto-Found Memory Initialization File  ; C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/vga_controller/ascii_rom/ascii_encode.mif        ;         ;
; db/altsyncram_3p22.tdf                           ; yes             ; Auto-Generated Megafunction            ; C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/db/altsyncram_3p22.tdf                           ;         ;
; vga_controller/ascii_master/ascii_master.mif     ; yes             ; Auto-Found Memory Initialization File  ; C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/vga_controller/ascii_master/ascii_master.mif     ;         ;
; lpm_divide.tdf                                   ; yes             ; Megafunction                           ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/lpm_divide.tdf                       ;         ;
; abs_divider.inc                                  ; yes             ; Megafunction                           ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/abs_divider.inc                      ;         ;
; sign_div_unsign.inc                              ; yes             ; Megafunction                           ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/sign_div_unsign.inc                  ;         ;
; db/lpm_divide_l3m.tdf                            ; yes             ; Auto-Generated Megafunction            ; C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/db/lpm_divide_l3m.tdf                            ;         ;
; db/sign_div_unsign_olh.tdf                       ; yes             ; Auto-Generated Megafunction            ; C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/db/sign_div_unsign_olh.tdf                       ;         ;
; db/alt_u_div_mve.tdf                             ; yes             ; Auto-Generated Megafunction            ; C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/db/alt_u_div_mve.tdf                             ;         ;
; db/lpm_divide_ibm.tdf                            ; yes             ; Auto-Generated Megafunction            ; C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/db/lpm_divide_ibm.tdf                            ;         ;
; db/lpm_divide_lbm.tdf                            ; yes             ; Auto-Generated Megafunction            ; C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/db/lpm_divide_lbm.tdf                            ;         ;
; db/sign_div_unsign_rlh.tdf                       ; yes             ; Auto-Generated Megafunction            ; C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/db/sign_div_unsign_rlh.tdf                       ;         ;
; db/alt_u_div_sve.tdf                             ; yes             ; Auto-Generated Megafunction            ; C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/db/alt_u_div_sve.tdf                             ;         ;
; db/lpm_divide_vcm.tdf                            ; yes             ; Auto-Generated Megafunction            ; C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/db/lpm_divide_vcm.tdf                            ;         ;
; db/sign_div_unsign_5nh.tdf                       ; yes             ; Auto-Generated Megafunction            ; C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/db/sign_div_unsign_5nh.tdf                       ;         ;
; db/alt_u_div_g2f.tdf                             ; yes             ; Auto-Generated Megafunction            ; C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/db/alt_u_div_g2f.tdf                             ;         ;
; db/lpm_divide_3dm.tdf                            ; yes             ; Auto-Generated Megafunction            ; C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/db/lpm_divide_3dm.tdf                            ;         ;
; db/sign_div_unsign_9nh.tdf                       ; yes             ; Auto-Generated Megafunction            ; C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/db/sign_div_unsign_9nh.tdf                       ;         ;
; db/alt_u_div_o2f.tdf                             ; yes             ; Auto-Generated Megafunction            ; C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/db/alt_u_div_o2f.tdf                             ;         ;
; db/lpm_divide_6dm.tdf                            ; yes             ; Auto-Generated Megafunction            ; C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/db/lpm_divide_6dm.tdf                            ;         ;
; db/sign_div_unsign_cnh.tdf                       ; yes             ; Auto-Generated Megafunction            ; C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/db/sign_div_unsign_cnh.tdf                       ;         ;
; db/alt_u_div_u2f.tdf                             ; yes             ; Auto-Generated Megafunction            ; C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/db/alt_u_div_u2f.tdf                             ;         ;
; db/lpm_divide_0dm.tdf                            ; yes             ; Auto-Generated Megafunction            ; C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/db/lpm_divide_0dm.tdf                            ;         ;
; db/sign_div_unsign_6nh.tdf                       ; yes             ; Auto-Generated Megafunction            ; C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/db/sign_div_unsign_6nh.tdf                       ;         ;
; db/alt_u_div_i2f.tdf                             ; yes             ; Auto-Generated Megafunction            ; C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/db/alt_u_div_i2f.tdf                             ;         ;
; db/lpm_divide_4dm.tdf                            ; yes             ; Auto-Generated Megafunction            ; C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/db/lpm_divide_4dm.tdf                            ;         ;
; db/sign_div_unsign_anh.tdf                       ; yes             ; Auto-Generated Megafunction            ; C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/db/sign_div_unsign_anh.tdf                       ;         ;
; db/alt_u_div_q2f.tdf                             ; yes             ; Auto-Generated Megafunction            ; C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/db/alt_u_div_q2f.tdf                             ;         ;
; db/lpm_divide_7dm.tdf                            ; yes             ; Auto-Generated Megafunction            ; C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/db/lpm_divide_7dm.tdf                            ;         ;
; db/sign_div_unsign_dnh.tdf                       ; yes             ; Auto-Generated Megafunction            ; C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/db/sign_div_unsign_dnh.tdf                       ;         ;
; db/alt_u_div_03f.tdf                             ; yes             ; Auto-Generated Megafunction            ; C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/db/alt_u_div_03f.tdf                             ;         ;
; db/lpm_divide_1dm.tdf                            ; yes             ; Auto-Generated Megafunction            ; C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/db/lpm_divide_1dm.tdf                            ;         ;
; db/sign_div_unsign_7nh.tdf                       ; yes             ; Auto-Generated Megafunction            ; C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/db/sign_div_unsign_7nh.tdf                       ;         ;
; db/alt_u_div_k2f.tdf                             ; yes             ; Auto-Generated Megafunction            ; C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/db/alt_u_div_k2f.tdf                             ;         ;
+--------------------------------------------------+-----------------+----------------------------------------+------------------------------------------------------------------------------------------------+---------+


+--------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                  ;
+---------------------------------------------+----------------+
; Resource                                    ; Usage          ;
+---------------------------------------------+----------------+
; Estimate of Logic utilization (ALMs needed) ; 5568           ;
;                                             ;                ;
; Combinational ALUT usage for logic          ; 9293           ;
;     -- 7 input functions                    ; 40             ;
;     -- 6 input functions                    ; 1623           ;
;     -- 5 input functions                    ; 610            ;
;     -- 4 input functions                    ; 1466           ;
;     -- <=3 input functions                  ; 5554           ;
;                                             ;                ;
; Dedicated logic registers                   ; 1581           ;
;                                             ;                ;
; I/O pins                                    ; 54             ;
; Total MLAB memory bits                      ; 0              ;
; Total block memory bits                     ; 2867200        ;
;                                             ;                ;
; Total DSP Blocks                            ; 0              ;
;                                             ;                ;
; Maximum fan-out node                        ; CLOCK_50~input ;
; Maximum fan-out                             ; 1905           ;
; Total fan-out                               ; 47363          ;
; Average fan-out                             ; 4.18           ;
+---------------------------------------------+----------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                        ;
+----------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+--------------+
; Compilation Hierarchy Node                               ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                           ; Entity Name             ; Library Name ;
+----------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+--------------+
; |Processor                                               ; 9293 (1121)         ; 1581 (1250)               ; 2867200           ; 0          ; 54   ; 0            ; |Processor                                                                                                                                                                                                    ; Processor               ; work         ;
;    |ALU:alu1|                                            ; 356 (356)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Processor|ALU:alu1                                                                                                                                                                                           ; ALU                     ; work         ;
;    |debug:debug1|                                        ; 7519 (1275)         ; 325 (135)                 ; 770048            ; 0          ; 0    ; 0            ; |Processor|debug:debug1                                                                                                                                                                                       ; debug                   ; work         ;
;       |ascii_master_controller:ascii_master_controller1| ; 160 (44)            ; 190 (24)                  ; 770048            ; 0          ; 0    ; 0            ; |Processor|debug:debug1|ascii_master_controller:ascii_master_controller1                                                                                                                                      ; ascii_master_controller ; work         ;
;          |ascii_master:master|                           ; 0 (0)               ; 0 (0)                     ; 253952            ; 0          ; 0    ; 0            ; |Processor|debug:debug1|ascii_master_controller:ascii_master_controller1|ascii_master:master                                                                                                                  ; ascii_master            ; work         ;
;             |altsyncram:altsyncram_component|            ; 0 (0)               ; 0 (0)                     ; 253952            ; 0          ; 0    ; 0            ; |Processor|debug:debug1|ascii_master_controller:ascii_master_controller1|ascii_master:master|altsyncram:altsyncram_component                                                                                  ; altsyncram              ; work         ;
;                |altsyncram_3p22:auto_generated|          ; 0 (0)               ; 0 (0)                     ; 253952            ; 0          ; 0    ; 0            ; |Processor|debug:debug1|ascii_master_controller:ascii_master_controller1|ascii_master:master|altsyncram:altsyncram_component|altsyncram_3p22:auto_generated                                                   ; altsyncram_3p22         ; work         ;
;          |vga_controller:controller|                     ; 116 (51)            ; 166 (9)                   ; 516096            ; 0          ; 0    ; 0            ; |Processor|debug:debug1|ascii_master_controller:ascii_master_controller1|vga_controller:controller                                                                                                            ; vga_controller          ; work         ;
;             |Char_ROM:rom1|                              ; 0 (0)               ; 0 (0)                     ; 8192              ; 0          ; 0    ; 0            ; |Processor|debug:debug1|ascii_master_controller:ascii_master_controller1|vga_controller:controller|Char_ROM:rom1                                                                                              ; Char_ROM                ; work         ;
;                |altsyncram:altsyncram_component|         ; 0 (0)               ; 0 (0)                     ; 8192              ; 0          ; 0    ; 0            ; |Processor|debug:debug1|ascii_master_controller:ascii_master_controller1|vga_controller:controller|Char_ROM:rom1|altsyncram:altsyncram_component                                                              ; altsyncram              ; work         ;
;                   |altsyncram_0dj1:auto_generated|       ; 0 (0)               ; 0 (0)                     ; 8192              ; 0          ; 0    ; 0            ; |Processor|debug:debug1|ascii_master_controller:ascii_master_controller1|vga_controller:controller|Char_ROM:rom1|altsyncram:altsyncram_component|altsyncram_0dj1:auto_generated                               ; altsyncram_0dj1         ; work         ;
;             |clock_divider:clock|                        ; 1 (1)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |Processor|debug:debug1|ascii_master_controller:ascii_master_controller1|vga_controller:controller|clock_divider:clock                                                                                        ; clock_divider           ; work         ;
;             |double_buffer:buffer|                       ; 7 (7)               ; 123 (123)                 ; 507904            ; 0          ; 0    ; 0            ; |Processor|debug:debug1|ascii_master_controller:ascii_master_controller1|vga_controller:controller|double_buffer:buffer                                                                                       ; double_buffer           ; work         ;
;                |ascii_buffer_1:buffer1|                  ; 0 (0)               ; 0 (0)                     ; 253952            ; 0          ; 0    ; 0            ; |Processor|debug:debug1|ascii_master_controller:ascii_master_controller1|vga_controller:controller|double_buffer:buffer|ascii_buffer_1:buffer1                                                                ; ascii_buffer_1          ; work         ;
;                   |altsyncram:altsyncram_component|      ; 0 (0)               ; 0 (0)                     ; 253952            ; 0          ; 0    ; 0            ; |Processor|debug:debug1|ascii_master_controller:ascii_master_controller1|vga_controller:controller|double_buffer:buffer|ascii_buffer_1:buffer1|altsyncram:altsyncram_component                                ; altsyncram              ; work         ;
;                      |altsyncram_o6o1:auto_generated|    ; 0 (0)               ; 0 (0)                     ; 253952            ; 0          ; 0    ; 0            ; |Processor|debug:debug1|ascii_master_controller:ascii_master_controller1|vga_controller:controller|double_buffer:buffer|ascii_buffer_1:buffer1|altsyncram:altsyncram_component|altsyncram_o6o1:auto_generated ; altsyncram_o6o1         ; work         ;
;                |ascii_buffer_2:buffer2|                  ; 0 (0)               ; 0 (0)                     ; 253952            ; 0          ; 0    ; 0            ; |Processor|debug:debug1|ascii_master_controller:ascii_master_controller1|vga_controller:controller|double_buffer:buffer|ascii_buffer_2:buffer2                                                                ; ascii_buffer_2          ; work         ;
;                   |altsyncram:altsyncram_component|      ; 0 (0)               ; 0 (0)                     ; 253952            ; 0          ; 0    ; 0            ; |Processor|debug:debug1|ascii_master_controller:ascii_master_controller1|vga_controller:controller|double_buffer:buffer|ascii_buffer_2:buffer2|altsyncram:altsyncram_component                                ; altsyncram              ; work         ;
;                      |altsyncram_6op1:auto_generated|    ; 0 (0)               ; 0 (0)                     ; 253952            ; 0          ; 0    ; 0            ; |Processor|debug:debug1|ascii_master_controller:ascii_master_controller1|vga_controller:controller|double_buffer:buffer|ascii_buffer_2:buffer2|altsyncram:altsyncram_component|altsyncram_6op1:auto_generated ; altsyncram_6op1         ; work         ;
;             |vga_driver:driver|                          ; 57 (57)             ; 33 (33)                   ; 0                 ; 0          ; 0    ; 0            ; |Processor|debug:debug1|ascii_master_controller:ascii_master_controller1|vga_controller:controller|vga_driver:driver                                                                                          ; vga_driver              ; work         ;
;       |lpm_divide:Div0|                                  ; 170 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Processor|debug:debug1|lpm_divide:Div0                                                                                                                                                                       ; lpm_divide              ; work         ;
;          |lpm_divide_1dm:auto_generated|                 ; 170 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Processor|debug:debug1|lpm_divide:Div0|lpm_divide_1dm:auto_generated                                                                                                                                         ; lpm_divide_1dm          ; work         ;
;             |sign_div_unsign_7nh:divider|                ; 170 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Processor|debug:debug1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_7nh:divider                                                                                                             ; sign_div_unsign_7nh     ; work         ;
;                |alt_u_div_k2f:divider|                   ; 170 (170)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Processor|debug:debug1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_k2f:divider                                                                                       ; alt_u_div_k2f           ; work         ;
;       |lpm_divide:Div1|                                  ; 359 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Processor|debug:debug1|lpm_divide:Div1                                                                                                                                                                       ; lpm_divide              ; work         ;
;          |lpm_divide_7dm:auto_generated|                 ; 359 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Processor|debug:debug1|lpm_divide:Div1|lpm_divide_7dm:auto_generated                                                                                                                                         ; lpm_divide_7dm          ; work         ;
;             |sign_div_unsign_dnh:divider|                ; 359 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Processor|debug:debug1|lpm_divide:Div1|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider                                                                                                             ; sign_div_unsign_dnh     ; work         ;
;                |alt_u_div_03f:divider|                   ; 359 (359)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Processor|debug:debug1|lpm_divide:Div1|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider                                                                                       ; alt_u_div_03f           ; work         ;
;       |lpm_divide:Div2|                                  ; 503 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Processor|debug:debug1|lpm_divide:Div2                                                                                                                                                                       ; lpm_divide              ; work         ;
;          |lpm_divide_4dm:auto_generated|                 ; 503 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Processor|debug:debug1|lpm_divide:Div2|lpm_divide_4dm:auto_generated                                                                                                                                         ; lpm_divide_4dm          ; work         ;
;             |sign_div_unsign_anh:divider|                ; 503 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Processor|debug:debug1|lpm_divide:Div2|lpm_divide_4dm:auto_generated|sign_div_unsign_anh:divider                                                                                                             ; sign_div_unsign_anh     ; work         ;
;                |alt_u_div_q2f:divider|                   ; 503 (503)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Processor|debug:debug1|lpm_divide:Div2|lpm_divide_4dm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_q2f:divider                                                                                       ; alt_u_div_q2f           ; work         ;
;       |lpm_divide:Div3|                                  ; 625 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Processor|debug:debug1|lpm_divide:Div3                                                                                                                                                                       ; lpm_divide              ; work         ;
;          |lpm_divide_0dm:auto_generated|                 ; 625 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Processor|debug:debug1|lpm_divide:Div3|lpm_divide_0dm:auto_generated                                                                                                                                         ; lpm_divide_0dm          ; work         ;
;             |sign_div_unsign_6nh:divider|                ; 625 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Processor|debug:debug1|lpm_divide:Div3|lpm_divide_0dm:auto_generated|sign_div_unsign_6nh:divider                                                                                                             ; sign_div_unsign_6nh     ; work         ;
;                |alt_u_div_i2f:divider|                   ; 625 (625)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Processor|debug:debug1|lpm_divide:Div3|lpm_divide_0dm:auto_generated|sign_div_unsign_6nh:divider|alt_u_div_i2f:divider                                                                                       ; alt_u_div_i2f           ; work         ;
;       |lpm_divide:Div4|                                  ; 669 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Processor|debug:debug1|lpm_divide:Div4                                                                                                                                                                       ; lpm_divide              ; work         ;
;          |lpm_divide_6dm:auto_generated|                 ; 669 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Processor|debug:debug1|lpm_divide:Div4|lpm_divide_6dm:auto_generated                                                                                                                                         ; lpm_divide_6dm          ; work         ;
;             |sign_div_unsign_cnh:divider|                ; 669 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Processor|debug:debug1|lpm_divide:Div4|lpm_divide_6dm:auto_generated|sign_div_unsign_cnh:divider                                                                                                             ; sign_div_unsign_cnh     ; work         ;
;                |alt_u_div_u2f:divider|                   ; 669 (669)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Processor|debug:debug1|lpm_divide:Div4|lpm_divide_6dm:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_u2f:divider                                                                                       ; alt_u_div_u2f           ; work         ;
;       |lpm_divide:Div5|                                  ; 658 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Processor|debug:debug1|lpm_divide:Div5                                                                                                                                                                       ; lpm_divide              ; work         ;
;          |lpm_divide_3dm:auto_generated|                 ; 658 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Processor|debug:debug1|lpm_divide:Div5|lpm_divide_3dm:auto_generated                                                                                                                                         ; lpm_divide_3dm          ; work         ;
;             |sign_div_unsign_9nh:divider|                ; 658 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Processor|debug:debug1|lpm_divide:Div5|lpm_divide_3dm:auto_generated|sign_div_unsign_9nh:divider                                                                                                             ; sign_div_unsign_9nh     ; work         ;
;                |alt_u_div_o2f:divider|                   ; 658 (658)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Processor|debug:debug1|lpm_divide:Div5|lpm_divide_3dm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_o2f:divider                                                                                       ; alt_u_div_o2f           ; work         ;
;       |lpm_divide:Div6|                                  ; 580 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Processor|debug:debug1|lpm_divide:Div6                                                                                                                                                                       ; lpm_divide              ; work         ;
;          |lpm_divide_vcm:auto_generated|                 ; 580 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Processor|debug:debug1|lpm_divide:Div6|lpm_divide_vcm:auto_generated                                                                                                                                         ; lpm_divide_vcm          ; work         ;
;             |sign_div_unsign_5nh:divider|                ; 580 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Processor|debug:debug1|lpm_divide:Div6|lpm_divide_vcm:auto_generated|sign_div_unsign_5nh:divider                                                                                                             ; sign_div_unsign_5nh     ; work         ;
;                |alt_u_div_g2f:divider|                   ; 580 (580)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Processor|debug:debug1|lpm_divide:Div6|lpm_divide_vcm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_g2f:divider                                                                                       ; alt_u_div_g2f           ; work         ;
;       |lpm_divide:Div7|                                  ; 479 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Processor|debug:debug1|lpm_divide:Div7                                                                                                                                                                       ; lpm_divide              ; work         ;
;          |lpm_divide_lbm:auto_generated|                 ; 479 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Processor|debug:debug1|lpm_divide:Div7|lpm_divide_lbm:auto_generated                                                                                                                                         ; lpm_divide_lbm          ; work         ;
;             |sign_div_unsign_rlh:divider|                ; 479 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Processor|debug:debug1|lpm_divide:Div7|lpm_divide_lbm:auto_generated|sign_div_unsign_rlh:divider                                                                                                             ; sign_div_unsign_rlh     ; work         ;
;                |alt_u_div_sve:divider|                   ; 479 (479)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Processor|debug:debug1|lpm_divide:Div7|lpm_divide_lbm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_sve:divider                                                                                       ; alt_u_div_sve           ; work         ;
;       |lpm_divide:Div8|                                  ; 313 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Processor|debug:debug1|lpm_divide:Div8                                                                                                                                                                       ; lpm_divide              ; work         ;
;          |lpm_divide_ibm:auto_generated|                 ; 313 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Processor|debug:debug1|lpm_divide:Div8|lpm_divide_ibm:auto_generated                                                                                                                                         ; lpm_divide_ibm          ; work         ;
;             |sign_div_unsign_olh:divider|                ; 313 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Processor|debug:debug1|lpm_divide:Div8|lpm_divide_ibm:auto_generated|sign_div_unsign_olh:divider                                                                                                             ; sign_div_unsign_olh     ; work         ;
;                |alt_u_div_mve:divider|                   ; 313 (313)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Processor|debug:debug1|lpm_divide:Div8|lpm_divide_ibm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_mve:divider                                                                                       ; alt_u_div_mve           ; work         ;
;       |lpm_divide:Mod0|                                  ; 15 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Processor|debug:debug1|lpm_divide:Mod0                                                                                                                                                                       ; lpm_divide              ; work         ;
;          |lpm_divide_l3m:auto_generated|                 ; 15 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Processor|debug:debug1|lpm_divide:Mod0|lpm_divide_l3m:auto_generated                                                                                                                                         ; lpm_divide_l3m          ; work         ;
;             |sign_div_unsign_olh:divider|                ; 15 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Processor|debug:debug1|lpm_divide:Mod0|lpm_divide_l3m:auto_generated|sign_div_unsign_olh:divider                                                                                                             ; sign_div_unsign_olh     ; work         ;
;                |alt_u_div_mve:divider|                   ; 15 (15)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Processor|debug:debug1|lpm_divide:Mod0|lpm_divide_l3m:auto_generated|sign_div_unsign_olh:divider|alt_u_div_mve:divider                                                                                       ; alt_u_div_mve           ; work         ;
;       |lpm_divide:Mod1|                                  ; 47 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Processor|debug:debug1|lpm_divide:Mod1                                                                                                                                                                       ; lpm_divide              ; work         ;
;          |lpm_divide_l3m:auto_generated|                 ; 47 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Processor|debug:debug1|lpm_divide:Mod1|lpm_divide_l3m:auto_generated                                                                                                                                         ; lpm_divide_l3m          ; work         ;
;             |sign_div_unsign_olh:divider|                ; 47 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Processor|debug:debug1|lpm_divide:Mod1|lpm_divide_l3m:auto_generated|sign_div_unsign_olh:divider                                                                                                             ; sign_div_unsign_olh     ; work         ;
;                |alt_u_div_mve:divider|                   ; 47 (47)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Processor|debug:debug1|lpm_divide:Mod1|lpm_divide_l3m:auto_generated|sign_div_unsign_olh:divider|alt_u_div_mve:divider                                                                                       ; alt_u_div_mve           ; work         ;
;       |lpm_divide:Mod2|                                  ; 80 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Processor|debug:debug1|lpm_divide:Mod2                                                                                                                                                                       ; lpm_divide              ; work         ;
;          |lpm_divide_l3m:auto_generated|                 ; 80 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Processor|debug:debug1|lpm_divide:Mod2|lpm_divide_l3m:auto_generated                                                                                                                                         ; lpm_divide_l3m          ; work         ;
;             |sign_div_unsign_olh:divider|                ; 80 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Processor|debug:debug1|lpm_divide:Mod2|lpm_divide_l3m:auto_generated|sign_div_unsign_olh:divider                                                                                                             ; sign_div_unsign_olh     ; work         ;
;                |alt_u_div_mve:divider|                   ; 80 (80)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Processor|debug:debug1|lpm_divide:Mod2|lpm_divide_l3m:auto_generated|sign_div_unsign_olh:divider|alt_u_div_mve:divider                                                                                       ; alt_u_div_mve           ; work         ;
;       |lpm_divide:Mod3|                                  ; 124 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Processor|debug:debug1|lpm_divide:Mod3                                                                                                                                                                       ; lpm_divide              ; work         ;
;          |lpm_divide_l3m:auto_generated|                 ; 124 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Processor|debug:debug1|lpm_divide:Mod3|lpm_divide_l3m:auto_generated                                                                                                                                         ; lpm_divide_l3m          ; work         ;
;             |sign_div_unsign_olh:divider|                ; 124 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Processor|debug:debug1|lpm_divide:Mod3|lpm_divide_l3m:auto_generated|sign_div_unsign_olh:divider                                                                                                             ; sign_div_unsign_olh     ; work         ;
;                |alt_u_div_mve:divider|                   ; 124 (124)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Processor|debug:debug1|lpm_divide:Mod3|lpm_divide_l3m:auto_generated|sign_div_unsign_olh:divider|alt_u_div_mve:divider                                                                                       ; alt_u_div_mve           ; work         ;
;       |lpm_divide:Mod4|                                  ; 157 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Processor|debug:debug1|lpm_divide:Mod4                                                                                                                                                                       ; lpm_divide              ; work         ;
;          |lpm_divide_l3m:auto_generated|                 ; 157 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Processor|debug:debug1|lpm_divide:Mod4|lpm_divide_l3m:auto_generated                                                                                                                                         ; lpm_divide_l3m          ; work         ;
;             |sign_div_unsign_olh:divider|                ; 157 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Processor|debug:debug1|lpm_divide:Mod4|lpm_divide_l3m:auto_generated|sign_div_unsign_olh:divider                                                                                                             ; sign_div_unsign_olh     ; work         ;
;                |alt_u_div_mve:divider|                   ; 157 (157)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Processor|debug:debug1|lpm_divide:Mod4|lpm_divide_l3m:auto_generated|sign_div_unsign_olh:divider|alt_u_div_mve:divider                                                                                       ; alt_u_div_mve           ; work         ;
;       |lpm_divide:Mod5|                                  ; 189 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Processor|debug:debug1|lpm_divide:Mod5                                                                                                                                                                       ; lpm_divide              ; work         ;
;          |lpm_divide_l3m:auto_generated|                 ; 189 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Processor|debug:debug1|lpm_divide:Mod5|lpm_divide_l3m:auto_generated                                                                                                                                         ; lpm_divide_l3m          ; work         ;
;             |sign_div_unsign_olh:divider|                ; 189 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Processor|debug:debug1|lpm_divide:Mod5|lpm_divide_l3m:auto_generated|sign_div_unsign_olh:divider                                                                                                             ; sign_div_unsign_olh     ; work         ;
;                |alt_u_div_mve:divider|                   ; 189 (189)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Processor|debug:debug1|lpm_divide:Mod5|lpm_divide_l3m:auto_generated|sign_div_unsign_olh:divider|alt_u_div_mve:divider                                                                                       ; alt_u_div_mve           ; work         ;
;       |lpm_divide:Mod6|                                  ; 234 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Processor|debug:debug1|lpm_divide:Mod6                                                                                                                                                                       ; lpm_divide              ; work         ;
;          |lpm_divide_l3m:auto_generated|                 ; 234 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Processor|debug:debug1|lpm_divide:Mod6|lpm_divide_l3m:auto_generated                                                                                                                                         ; lpm_divide_l3m          ; work         ;
;             |sign_div_unsign_olh:divider|                ; 234 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Processor|debug:debug1|lpm_divide:Mod6|lpm_divide_l3m:auto_generated|sign_div_unsign_olh:divider                                                                                                             ; sign_div_unsign_olh     ; work         ;
;                |alt_u_div_mve:divider|                   ; 234 (234)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Processor|debug:debug1|lpm_divide:Mod6|lpm_divide_l3m:auto_generated|sign_div_unsign_olh:divider|alt_u_div_mve:divider                                                                                       ; alt_u_div_mve           ; work         ;
;       |lpm_divide:Mod7|                                  ; 267 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Processor|debug:debug1|lpm_divide:Mod7                                                                                                                                                                       ; lpm_divide              ; work         ;
;          |lpm_divide_l3m:auto_generated|                 ; 267 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Processor|debug:debug1|lpm_divide:Mod7|lpm_divide_l3m:auto_generated                                                                                                                                         ; lpm_divide_l3m          ; work         ;
;             |sign_div_unsign_olh:divider|                ; 267 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Processor|debug:debug1|lpm_divide:Mod7|lpm_divide_l3m:auto_generated|sign_div_unsign_olh:divider                                                                                                             ; sign_div_unsign_olh     ; work         ;
;                |alt_u_div_mve:divider|                   ; 267 (267)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Processor|debug:debug1|lpm_divide:Mod7|lpm_divide_l3m:auto_generated|sign_div_unsign_olh:divider|alt_u_div_mve:divider                                                                                       ; alt_u_div_mve           ; work         ;
;       |lpm_divide:Mod8|                                  ; 300 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Processor|debug:debug1|lpm_divide:Mod8                                                                                                                                                                       ; lpm_divide              ; work         ;
;          |lpm_divide_l3m:auto_generated|                 ; 300 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Processor|debug:debug1|lpm_divide:Mod8|lpm_divide_l3m:auto_generated                                                                                                                                         ; lpm_divide_l3m          ; work         ;
;             |sign_div_unsign_olh:divider|                ; 300 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Processor|debug:debug1|lpm_divide:Mod8|lpm_divide_l3m:auto_generated|sign_div_unsign_olh:divider                                                                                                             ; sign_div_unsign_olh     ; work         ;
;                |alt_u_div_mve:divider|                   ; 300 (300)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Processor|debug:debug1|lpm_divide:Mod8|lpm_divide_l3m:auto_generated|sign_div_unsign_olh:divider|alt_u_div_mve:divider                                                                                       ; alt_u_div_mve           ; work         ;
;       |lpm_divide:Mod9|                                  ; 315 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Processor|debug:debug1|lpm_divide:Mod9                                                                                                                                                                       ; lpm_divide              ; work         ;
;          |lpm_divide_l3m:auto_generated|                 ; 315 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Processor|debug:debug1|lpm_divide:Mod9|lpm_divide_l3m:auto_generated                                                                                                                                         ; lpm_divide_l3m          ; work         ;
;             |sign_div_unsign_olh:divider|                ; 315 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Processor|debug:debug1|lpm_divide:Mod9|lpm_divide_l3m:auto_generated|sign_div_unsign_olh:divider                                                                                                             ; sign_div_unsign_olh     ; work         ;
;                |alt_u_div_mve:divider|                   ; 315 (315)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Processor|debug:debug1|lpm_divide:Mod9|lpm_divide_l3m:auto_generated|sign_div_unsign_olh:divider|alt_u_div_mve:divider                                                                                       ; alt_u_div_mve           ; work         ;
;    |memory:memory1|                                      ; 297 (194)           ; 6 (0)                     ; 2097152           ; 0          ; 0    ; 0            ; |Processor|memory:memory1                                                                                                                                                                                     ; memory                  ; work         ;
;       |system_ram:system_ram1|                           ; 103 (0)             ; 6 (0)                     ; 2097152           ; 0          ; 0    ; 0            ; |Processor|memory:memory1|system_ram:system_ram1                                                                                                                                                              ; system_ram              ; work         ;
;          |altsyncram:altsyncram_component|               ; 103 (0)             ; 6 (0)                     ; 2097152           ; 0          ; 0    ; 0            ; |Processor|memory:memory1|system_ram:system_ram1|altsyncram:altsyncram_component                                                                                                                              ; altsyncram              ; work         ;
;             |altsyncram_sfr1:auto_generated|             ; 103 (0)             ; 6 (6)                     ; 2097152           ; 0          ; 0    ; 0            ; |Processor|memory:memory1|system_ram:system_ram1|altsyncram:altsyncram_component|altsyncram_sfr1:auto_generated                                                                                               ; altsyncram_sfr1         ; work         ;
;                |decode_dla:decode3|                      ; 8 (8)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Processor|memory:memory1|system_ram:system_ram1|altsyncram:altsyncram_component|altsyncram_sfr1:auto_generated|decode_dla:decode3                                                                            ; decode_dla              ; work         ;
;                |decode_dla:rden_decode|                  ; 8 (8)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Processor|memory:memory1|system_ram:system_ram1|altsyncram:altsyncram_component|altsyncram_sfr1:auto_generated|decode_dla:rden_decode                                                                        ; decode_dla              ; work         ;
;                |mux_ahb:mux2|                            ; 87 (87)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Processor|memory:memory1|system_ram:system_ram1|altsyncram:altsyncram_component|altsyncram_sfr1:auto_generated|mux_ahb:mux2                                                                                  ; mux_ahb                 ; work         ;
+----------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                                                            ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+---------+---------------------------------------------+
; Name                                                                                                                                                                                                          ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size    ; MIF                                         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+---------+---------------------------------------------+
; debug:debug1|ascii_master_controller:ascii_master_controller1|ascii_master:master|altsyncram:altsyncram_component|altsyncram_3p22:auto_generated|ALTSYNCRAM                                                   ; AUTO ; Simple Dual Port ; 8192         ; 32           ; 8192         ; 32           ; 262144  ; ../ascii_master/ascii_master.mif            ;
; debug:debug1|ascii_master_controller:ascii_master_controller1|vga_controller:controller|Char_ROM:rom1|altsyncram:altsyncram_component|altsyncram_0dj1:auto_generated|ALTSYNCRAM                               ; AUTO ; ROM              ; 1024         ; 8            ; --           ; --           ; 8192    ; ./vga_controller/ascii_rom/ASCII_Encode.mif ;
; debug:debug1|ascii_master_controller:ascii_master_controller1|vga_controller:controller|double_buffer:buffer|ascii_buffer_1:buffer1|altsyncram:altsyncram_component|altsyncram_o6o1:auto_generated|ALTSYNCRAM ; AUTO ; Single Port      ; 8192         ; 32           ; --           ; --           ; 262144  ; ascii_buffer_1.mif                          ;
; debug:debug1|ascii_master_controller:ascii_master_controller1|vga_controller:controller|double_buffer:buffer|ascii_buffer_2:buffer2|altsyncram:altsyncram_component|altsyncram_6op1:auto_generated|ALTSYNCRAM ; AUTO ; Single Port      ; 8192         ; 32           ; --           ; --           ; 262144  ; ../ascii_buffer_2/ascii_buffer_2.mif        ;
; memory:memory1|system_ram:system_ram1|altsyncram:altsyncram_component|altsyncram_sfr1:auto_generated|ALTSYNCRAM                                                                                               ; AUTO ; Single Port      ; 65536        ; 32           ; --           ; --           ; 2097152 ; ./memory/program.mif                        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+---------+---------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                           ;
+--------+--------------+---------+--------------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                ; IP Include File                                ;
+--------+--------------+---------+--------------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+
; Altera ; RAM: 1-PORT  ; 24.1    ; N/A          ; N/A          ; |Processor|debug:debug1|ascii_master_controller:ascii_master_controller1|vga_controller:controller|double_buffer:buffer|ascii_buffer_1:buffer1 ; vga_controller/ascii_buffer_1/ascii_buffer_1.v ;
; Altera ; RAM: 1-PORT  ; 24.1    ; N/A          ; N/A          ; |Processor|debug:debug1|ascii_master_controller:ascii_master_controller1|vga_controller:controller|double_buffer:buffer|ascii_buffer_2:buffer2 ; vga_controller/ascii_buffer_2/ascii_buffer_2.v ;
; Altera ; ROM: 1-PORT  ; 24.1    ; N/A          ; N/A          ; |Processor|debug:debug1|ascii_master_controller:ascii_master_controller1|vga_controller:controller|Char_ROM:rom1                               ; vga_controller/ascii_rom/Char_ROM.v            ;
; Altera ; RAM: 2-PORT  ; 24.1    ; N/A          ; N/A          ; |Processor|debug:debug1|ascii_master_controller:ascii_master_controller1|ascii_master:master                                                   ; vga_controller/ascii_master/ascii_master.v     ;
; Altera ; RAM: 1-PORT  ; 23.1    ; N/A          ; N/A          ; |Processor|memory:memory1|system_ram:system_ram1                                                                                               ; memory/system_ram.v                            ;
+--------+--------------+---------+--------------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |Processor|S                                                                                                                                                    ;
+------------------+---------+------------------+-------------+----------------+-----------+---------------+----------+--------------+---------+--------------+---------+---------+
; Name             ; S.DEBUG ; S.WAIT_WRITEBACK ; S.WRITEBACK ; S.WAIT_EXECUTE ; S.EXECUTE ; S.WAIT_DECODE ; S.DECODE ; S.WAIT_FETCH ; S.FETCH ; S.WAIT_START ; S.ERROR ; S.START ;
+------------------+---------+------------------+-------------+----------------+-----------+---------------+----------+--------------+---------+--------------+---------+---------+
; S.START          ; 0       ; 0                ; 0           ; 0              ; 0         ; 0             ; 0        ; 0            ; 0       ; 0            ; 0       ; 0       ;
; S.ERROR          ; 0       ; 0                ; 0           ; 0              ; 0         ; 0             ; 0        ; 0            ; 0       ; 0            ; 1       ; 1       ;
; S.WAIT_START     ; 0       ; 0                ; 0           ; 0              ; 0         ; 0             ; 0        ; 0            ; 0       ; 1            ; 0       ; 1       ;
; S.FETCH          ; 0       ; 0                ; 0           ; 0              ; 0         ; 0             ; 0        ; 0            ; 1       ; 0            ; 0       ; 1       ;
; S.WAIT_FETCH     ; 0       ; 0                ; 0           ; 0              ; 0         ; 0             ; 0        ; 1            ; 0       ; 0            ; 0       ; 1       ;
; S.DECODE         ; 0       ; 0                ; 0           ; 0              ; 0         ; 0             ; 1        ; 0            ; 0       ; 0            ; 0       ; 1       ;
; S.WAIT_DECODE    ; 0       ; 0                ; 0           ; 0              ; 0         ; 1             ; 0        ; 0            ; 0       ; 0            ; 0       ; 1       ;
; S.EXECUTE        ; 0       ; 0                ; 0           ; 0              ; 1         ; 0             ; 0        ; 0            ; 0       ; 0            ; 0       ; 1       ;
; S.WAIT_EXECUTE   ; 0       ; 0                ; 0           ; 1              ; 0         ; 0             ; 0        ; 0            ; 0       ; 0            ; 0       ; 1       ;
; S.WRITEBACK      ; 0       ; 0                ; 1           ; 0              ; 0         ; 0             ; 0        ; 0            ; 0       ; 0            ; 0       ; 1       ;
; S.WAIT_WRITEBACK ; 0       ; 1                ; 0           ; 0              ; 0         ; 0             ; 0        ; 0            ; 0       ; 0            ; 0       ; 1       ;
; S.DEBUG          ; 1       ; 0                ; 0           ; 0              ; 0         ; 0             ; 0        ; 0            ; 0       ; 0            ; 0       ; 1       ;
+------------------+---------+------------------+-------------+----------------+-----------+---------------+----------+--------------+---------+--------------+---------+---------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------+
; State Machine - |Processor|debug:debug1|S                                                        ;
+-----------+-----------+---------+----------+-----------+---------+----------+----------+---------+
; Name      ; S.V_RESET ; S.V_INC ; S.V_COND ; S.H_RESET ; S.H_INC ; S.H_COND ; S.H_EXEC ; S.START ;
+-----------+-----------+---------+----------+-----------+---------+----------+----------+---------+
; S.START   ; 0         ; 0       ; 0        ; 0         ; 0       ; 0        ; 0        ; 0       ;
; S.H_EXEC  ; 0         ; 0       ; 0        ; 0         ; 0       ; 0        ; 1        ; 1       ;
; S.H_COND  ; 0         ; 0       ; 0        ; 0         ; 0       ; 1        ; 0        ; 1       ;
; S.H_INC   ; 0         ; 0       ; 0        ; 0         ; 1       ; 0        ; 0        ; 1       ;
; S.H_RESET ; 0         ; 0       ; 0        ; 1         ; 0       ; 0        ; 0        ; 1       ;
; S.V_COND  ; 0         ; 0       ; 1        ; 0         ; 0       ; 0        ; 0        ; 1       ;
; S.V_INC   ; 0         ; 1       ; 0        ; 0         ; 0       ; 0        ; 0        ; 1       ;
; S.V_RESET ; 1         ; 0       ; 0        ; 0         ; 0       ; 0        ; 0        ; 1       ;
+-----------+-----------+---------+----------+-----------+---------+----------+----------+---------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |Processor|debug:debug1|ascii_master_controller:ascii_master_controller1|WRITE_S                                                       ;
+---------------------+-----------------+---------------+---------------+---------------------+---------------------+--------------------+---------------+
; Name                ; WRITE_S.ITERATE ; WRITE_S.DELAY ; WRITE_S.CHECK ; WRITE_S.WRITE_START ; WRITE_S.WAIT_SWITCH ; WRITE_S.WRITE_DONE ; WRITE_S.START ;
+---------------------+-----------------+---------------+---------------+---------------------+---------------------+--------------------+---------------+
; WRITE_S.START       ; 0               ; 0             ; 0             ; 0                   ; 0                   ; 0                  ; 0             ;
; WRITE_S.WRITE_DONE  ; 0               ; 0             ; 0             ; 0                   ; 0                   ; 1                  ; 1             ;
; WRITE_S.WAIT_SWITCH ; 0               ; 0             ; 0             ; 0                   ; 1                   ; 0                  ; 1             ;
; WRITE_S.WRITE_START ; 0               ; 0             ; 0             ; 1                   ; 0                   ; 0                  ; 1             ;
; WRITE_S.CHECK       ; 0               ; 0             ; 1             ; 0                   ; 0                   ; 0                  ; 1             ;
; WRITE_S.DELAY       ; 0               ; 1             ; 0             ; 0                   ; 0                   ; 0                  ; 1             ;
; WRITE_S.ITERATE     ; 1               ; 0             ; 0             ; 0                   ; 0                   ; 0                  ; 1             ;
+---------------------+-----------------+---------------+---------------+---------------------+---------------------+--------------------+---------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------+
; State Machine - |Processor|debug:debug1|ascii_master_controller:ascii_master_controller1|vga_controller:controller|SWITCH_S ;
+------------------------+----------------+----------------+------------------------+-----------------------------------------+
; Name                   ; SWITCH_S.DELAY ; SWITCH_S.RESET ; SWITCH_S.SWITCH_BUFFER ; SWITCH_S.WAIT_SIGNAL                    ;
+------------------------+----------------+----------------+------------------------+-----------------------------------------+
; SWITCH_S.WAIT_SIGNAL   ; 0              ; 0              ; 0                      ; 0                                       ;
; SWITCH_S.SWITCH_BUFFER ; 0              ; 0              ; 1                      ; 1                                       ;
; SWITCH_S.RESET         ; 0              ; 1              ; 0                      ; 1                                       ;
; SWITCH_S.DELAY         ; 1              ; 0              ; 0                      ; 1                                       ;
+------------------------+----------------+----------------+------------------------+-----------------------------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |Processor|debug:debug1|ascii_master_controller:ascii_master_controller1|vga_controller:controller|double_buffer:buffer|S ;
+--------------------+---------+--------------------+--------------------+------------------------------------------------------------------+
; Name               ; S.ERROR ; S.B2_DISP_B1_WRITE ; S.B1_DISP_B2_WRITE ; S.START                                                          ;
+--------------------+---------+--------------------+--------------------+------------------------------------------------------------------+
; S.START            ; 0       ; 0                  ; 0                  ; 0                                                                ;
; S.B1_DISP_B2_WRITE ; 0       ; 0                  ; 1                  ; 1                                                                ;
; S.B2_DISP_B1_WRITE ; 0       ; 1                  ; 0                  ; 1                                                                ;
; S.ERROR            ; 1       ; 0                  ; 0                  ; 1                                                                ;
+--------------------+---------+--------------------+--------------------+------------------------------------------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |Processor|debug:debug1|ascii_master_controller:ascii_master_controller1|vga_controller:controller|vga_driver:driver|hs ;
+-----------+----------+----------+-----------+-------------------------------------------------------------------------------------------+
; Name      ; hs.HBACK ; hs.HSYNC ; hs.HFRONT ; hs.HDISP                                                                                  ;
+-----------+----------+----------+-----------+-------------------------------------------------------------------------------------------+
; hs.HDISP  ; 0        ; 0        ; 0         ; 0                                                                                         ;
; hs.HFRONT ; 0        ; 0        ; 1         ; 1                                                                                         ;
; hs.HSYNC  ; 0        ; 1        ; 0         ; 1                                                                                         ;
; hs.HBACK  ; 1        ; 0        ; 0         ; 1                                                                                         ;
+-----------+----------+----------+-----------+-------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |Processor|debug:debug1|ascii_master_controller:ascii_master_controller1|vga_controller:controller|vga_driver:driver|vs ;
+-----------+----------+----------+-----------+-------------------------------------------------------------------------------------------+
; Name      ; vs.VBACK ; vs.VSYNC ; vs.VFRONT ; vs.VDISP                                                                                  ;
+-----------+----------+----------+-----------+-------------------------------------------------------------------------------------------+
; vs.VDISP  ; 0        ; 0        ; 0         ; 0                                                                                         ;
; vs.VFRONT ; 0        ; 0        ; 1         ; 1                                                                                         ;
; vs.VSYNC  ; 0        ; 1        ; 0         ; 1                                                                                         ;
; vs.VBACK  ; 1        ; 0        ; 0         ; 1                                                                                         ;
+-----------+----------+----------+-----------+-------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                       ;
+-----------------------------------------------------+----------------------------+------------------------+
; Latch Name                                          ; Latch Enable Signal        ; Free of Timing Hazards ;
+-----------------------------------------------------+----------------------------+------------------------+
; debug:debug1|current_digit[0]                       ; debug:debug1|WideNor2      ; yes                    ;
; debug:debug1|current_reg[0]                         ; debug:debug1|WideNor1      ; yes                    ;
; debug:debug1|current_digit[1]                       ; debug:debug1|WideNor2      ; yes                    ;
; debug:debug1|current_reg[1]                         ; debug:debug1|WideNor1      ; yes                    ;
; debug:debug1|current_digit[2]                       ; debug:debug1|WideNor2      ; yes                    ;
; debug:debug1|current_reg[2]                         ; debug:debug1|WideNor1      ; yes                    ;
; debug:debug1|current_digit[3]                       ; debug:debug1|WideNor2      ; yes                    ;
; debug:debug1|current_reg[3]                         ; debug:debug1|WideNor1      ; yes                    ;
; debug:debug1|current_reg[4]                         ; debug:debug1|WideNor1      ; yes                    ;
; debug:debug1|current_reg[7]                         ; debug:debug1|WideNor1      ; yes                    ;
; debug:debug1|current_reg[10]                        ; debug:debug1|WideNor1      ; yes                    ;
; debug:debug1|current_reg[14]                        ; debug:debug1|WideNor1      ; yes                    ;
; debug:debug1|current_reg[17]                        ; debug:debug1|WideNor1      ; yes                    ;
; debug:debug1|current_reg[20]                        ; debug:debug1|WideNor1      ; yes                    ;
; debug:debug1|current_reg[24]                        ; debug:debug1|WideNor1      ; yes                    ;
; debug:debug1|current_reg[27]                        ; debug:debug1|WideNor1      ; yes                    ;
; debug:debug1|current_reg[30]                        ; debug:debug1|WideNor1      ; yes                    ;
; debug:debug1|current_reg[5]                         ; debug:debug1|WideNor1      ; yes                    ;
; debug:debug1|current_reg[8]                         ; debug:debug1|WideNor1      ; yes                    ;
; debug:debug1|current_reg[11]                        ; debug:debug1|WideNor1      ; yes                    ;
; debug:debug1|current_reg[15]                        ; debug:debug1|WideNor1      ; yes                    ;
; debug:debug1|current_reg[18]                        ; debug:debug1|WideNor1      ; yes                    ;
; debug:debug1|current_reg[21]                        ; debug:debug1|WideNor1      ; yes                    ;
; debug:debug1|current_reg[25]                        ; debug:debug1|WideNor1      ; yes                    ;
; debug:debug1|current_reg[28]                        ; debug:debug1|WideNor1      ; yes                    ;
; debug:debug1|current_reg[6]                         ; debug:debug1|WideNor1      ; yes                    ;
; debug:debug1|current_reg[9]                         ; debug:debug1|WideNor1      ; yes                    ;
; debug:debug1|current_reg[12]                        ; debug:debug1|WideNor1      ; yes                    ;
; debug:debug1|current_reg[16]                        ; debug:debug1|WideNor1      ; yes                    ;
; debug:debug1|current_reg[19]                        ; debug:debug1|WideNor1      ; yes                    ;
; debug:debug1|current_reg[22]                        ; debug:debug1|WideNor1      ; yes                    ;
; debug:debug1|current_reg[26]                        ; debug:debug1|WideNor1      ; yes                    ;
; debug:debug1|current_reg[29]                        ; debug:debug1|WideNor1      ; yes                    ;
; debug:debug1|current_reg[13]                        ; debug:debug1|WideNor1      ; yes                    ;
; debug:debug1|current_reg[23]                        ; debug:debug1|WideNor1      ; yes                    ;
; memory:memory1|sys_data_in[3]                       ; memory:memory1|Selector10  ; yes                    ;
; memory:memory1|sys_data_in[11]                      ; memory:memory1|Selector3   ; yes                    ;
; memory:memory1|sys_data_in[27]                      ; memory:memory1|Selector124 ; yes                    ;
; memory:memory1|sys_data_in[19]                      ; memory:memory1|Selector93  ; yes                    ;
; decoded_mem_op[1]                                   ; WideOr45                   ; yes                    ;
; decoded_mem_op[2]                                   ; WideOr45                   ; yes                    ;
; decoded_mem_op[0]                                   ; WideOr45                   ; yes                    ;
; decoded_mem_op[3]                                   ; WideOr45                   ; yes                    ;
; memory:memory1|sys_data_in[18]                      ; memory:memory1|Selector93  ; yes                    ;
; memory:memory1|sys_data_in[26]                      ; memory:memory1|Selector124 ; yes                    ;
; memory:memory1|sys_data_in[10]                      ; memory:memory1|Selector3   ; yes                    ;
; memory:memory1|sys_data_in[2]                       ; memory:memory1|Selector10  ; yes                    ;
; memory:memory1|sys_data_in[17]                      ; memory:memory1|Selector93  ; yes                    ;
; memory:memory1|sys_data_in[25]                      ; memory:memory1|Selector124 ; yes                    ;
; memory:memory1|sys_data_in[9]                       ; memory:memory1|Selector3   ; yes                    ;
; memory:memory1|sys_data_in[1]                       ; memory:memory1|Selector10  ; yes                    ;
; memory:memory1|sys_data_in[24]                      ; memory:memory1|Selector124 ; yes                    ;
; memory:memory1|sys_data_in[8]                       ; memory:memory1|Selector3   ; yes                    ;
; memory:memory1|sys_data_in[16]                      ; memory:memory1|Selector93  ; yes                    ;
; memory:memory1|sys_data_in[0]                       ; memory:memory1|Selector10  ; yes                    ;
; memory:memory1|sys_data_in[4]                       ; memory:memory1|Selector10  ; yes                    ;
; memory:memory1|sys_data_in[12]                      ; memory:memory1|Selector3   ; yes                    ;
; memory:memory1|sys_data_in[28]                      ; memory:memory1|Selector124 ; yes                    ;
; memory:memory1|sys_data_in[20]                      ; memory:memory1|Selector93  ; yes                    ;
; memory:memory1|sys_data_in[13]                      ; memory:memory1|Selector3   ; yes                    ;
; memory:memory1|sys_data_in[29]                      ; memory:memory1|Selector124 ; yes                    ;
; memory:memory1|sys_data_in[31]                      ; memory:memory1|Selector124 ; yes                    ;
; memory:memory1|sys_data_in[15]                      ; memory:memory1|Selector89  ; yes                    ;
; memory:memory1|sys_data_in[23]                      ; memory:memory1|Selector93  ; yes                    ;
; memory:memory1|sys_data_in[7]                       ; memory:memory1|Selector10  ; yes                    ;
; memory:memory1|sys_data_in[14]                      ; memory:memory1|Selector3   ; yes                    ;
; memory:memory1|sys_data_in[30]                      ; memory:memory1|Selector124 ; yes                    ;
; memory:memory1|sys_data_in[5]                       ; memory:memory1|Selector10  ; yes                    ;
; memory:memory1|sys_data_in[21]                      ; memory:memory1|Selector93  ; yes                    ;
; memory:memory1|sys_data_in[22]                      ; memory:memory1|Selector93  ; yes                    ;
; memory:memory1|sys_data_in[6]                       ; memory:memory1|Selector10  ; yes                    ;
; Number of user-specified and inferred latches = 71  ;                            ;                        ;
+-----------------------------------------------------+----------------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+------------------------------------------------------------+
; Logic Cells Representing Combinational Loops               ;
+--------------------------------------------------------+---+
; Logic Cell Name                                        ;   ;
+--------------------------------------------------------+---+
; debug:debug1|Mux4~0                                    ;   ;
; debug:debug1|Mux3~0                                    ;   ;
; debug:debug1|Mux2~0                                    ;   ;
; debug:debug1|Mux1~0                                    ;   ;
; debug:debug1|Mux0~0                                    ;   ;
; debug:debug1|two_comp[31]~0                            ;   ;
; Number of logic cells representing combinational loops ; 6 ;
+--------------------------------------------------------+---+
Note: All cells listed above may not be present at the end of synthesis due to various synthesis optimizations.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                       ;
+----------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+
; Register name                                                                                                              ; Reason for Removal                          ;
+----------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+
; debug:debug1|ascii_master_controller:ascii_master_controller1|vga_controller:controller|double_buffer:buffer|data_in_2[31] ; Lost fanout                                 ;
; debug:debug1|ascii_master_controller:ascii_master_controller1|vga_controller:controller|double_buffer:buffer|data_in_1[31] ; Lost fanout                                 ;
; mem_op[5..7]                                                                                                               ; Merged with mem_op[4]                       ;
; mem_op[4]                                                                                                                  ; Stuck at GND due to stuck port data_in      ;
; registers[0][30]                                                                                                           ; Stuck at GND due to stuck port clock_enable ;
; registers[0][29]                                                                                                           ; Stuck at GND due to stuck port clock_enable ;
; registers[0][28]                                                                                                           ; Stuck at GND due to stuck port clock_enable ;
; registers[0][27]                                                                                                           ; Stuck at GND due to stuck port clock_enable ;
; registers[0][26]                                                                                                           ; Stuck at GND due to stuck port clock_enable ;
; registers[0][25]                                                                                                           ; Stuck at GND due to stuck port clock_enable ;
; registers[0][24]                                                                                                           ; Stuck at GND due to stuck port clock_enable ;
; registers[0][23]                                                                                                           ; Stuck at GND due to stuck port clock_enable ;
; registers[0][22]                                                                                                           ; Stuck at GND due to stuck port clock_enable ;
; registers[0][21]                                                                                                           ; Stuck at GND due to stuck port clock_enable ;
; registers[0][20]                                                                                                           ; Stuck at GND due to stuck port clock_enable ;
; registers[0][19]                                                                                                           ; Stuck at GND due to stuck port clock_enable ;
; registers[0][18]                                                                                                           ; Stuck at GND due to stuck port clock_enable ;
; registers[0][17]                                                                                                           ; Stuck at GND due to stuck port clock_enable ;
; registers[0][16]                                                                                                           ; Stuck at GND due to stuck port clock_enable ;
; registers[0][15]                                                                                                           ; Stuck at GND due to stuck port clock_enable ;
; registers[0][14]                                                                                                           ; Stuck at GND due to stuck port clock_enable ;
; registers[0][13]                                                                                                           ; Stuck at GND due to stuck port clock_enable ;
; registers[0][12]                                                                                                           ; Stuck at GND due to stuck port clock_enable ;
; registers[0][11]                                                                                                           ; Stuck at GND due to stuck port clock_enable ;
; registers[0][10]                                                                                                           ; Stuck at GND due to stuck port clock_enable ;
; registers[0][9]                                                                                                            ; Stuck at GND due to stuck port clock_enable ;
; registers[0][8]                                                                                                            ; Stuck at GND due to stuck port clock_enable ;
; registers[0][7]                                                                                                            ; Stuck at GND due to stuck port clock_enable ;
; registers[0][6]                                                                                                            ; Stuck at GND due to stuck port clock_enable ;
; registers[0][5]                                                                                                            ; Stuck at GND due to stuck port clock_enable ;
; registers[0][4]                                                                                                            ; Stuck at GND due to stuck port clock_enable ;
; registers[0][3]                                                                                                            ; Stuck at GND due to stuck port clock_enable ;
; registers[0][2]                                                                                                            ; Stuck at GND due to stuck port clock_enable ;
; registers[0][1]                                                                                                            ; Stuck at GND due to stuck port clock_enable ;
; registers[0][0]                                                                                                            ; Stuck at GND due to stuck port clock_enable ;
; registers[0][31]                                                                                                           ; Stuck at GND due to stuck port clock_enable ;
; S~4                                                                                                                        ; Lost fanout                                 ;
; S~5                                                                                                                        ; Lost fanout                                 ;
; S~6                                                                                                                        ; Lost fanout                                 ;
; S~7                                                                                                                        ; Lost fanout                                 ;
; S~8                                                                                                                        ; Lost fanout                                 ;
; S~9                                                                                                                        ; Lost fanout                                 ;
; S~10                                                                                                                       ; Lost fanout                                 ;
; S~11                                                                                                                       ; Lost fanout                                 ;
; S~12                                                                                                                       ; Lost fanout                                 ;
; S~13                                                                                                                       ; Lost fanout                                 ;
; S~14                                                                                                                       ; Lost fanout                                 ;
; S~15                                                                                                                       ; Lost fanout                                 ;
; S~16                                                                                                                       ; Lost fanout                                 ;
; S~17                                                                                                                       ; Lost fanout                                 ;
; S~18                                                                                                                       ; Lost fanout                                 ;
; S~19                                                                                                                       ; Lost fanout                                 ;
; S~20                                                                                                                       ; Lost fanout                                 ;
; S~21                                                                                                                       ; Lost fanout                                 ;
; S~22                                                                                                                       ; Lost fanout                                 ;
; S~23                                                                                                                       ; Lost fanout                                 ;
; S~24                                                                                                                       ; Lost fanout                                 ;
; S~25                                                                                                                       ; Lost fanout                                 ;
; S~26                                                                                                                       ; Lost fanout                                 ;
; S~27                                                                                                                       ; Lost fanout                                 ;
; S~28                                                                                                                       ; Lost fanout                                 ;
; S~29                                                                                                                       ; Lost fanout                                 ;
; S~30                                                                                                                       ; Lost fanout                                 ;
; S~31                                                                                                                       ; Lost fanout                                 ;
; S~32                                                                                                                       ; Lost fanout                                 ;
; S~33                                                                                                                       ; Lost fanout                                 ;
; S~34                                                                                                                       ; Lost fanout                                 ;
; S~35                                                                                                                       ; Lost fanout                                 ;
; debug:debug1|S~4                                                                                                           ; Lost fanout                                 ;
; debug:debug1|S~5                                                                                                           ; Lost fanout                                 ;
; debug:debug1|S~6                                                                                                           ; Lost fanout                                 ;
; debug:debug1|ascii_master_controller:ascii_master_controller1|WRITE_S~4                                                    ; Lost fanout                                 ;
; debug:debug1|ascii_master_controller:ascii_master_controller1|WRITE_S~5                                                    ; Lost fanout                                 ;
; debug:debug1|ascii_master_controller:ascii_master_controller1|WRITE_S~6                                                    ; Lost fanout                                 ;
; debug:debug1|ascii_master_controller:ascii_master_controller1|vga_controller:controller|SWITCH_S~4                         ; Lost fanout                                 ;
; debug:debug1|ascii_master_controller:ascii_master_controller1|vga_controller:controller|SWITCH_S~5                         ; Lost fanout                                 ;
; debug:debug1|ascii_master_controller:ascii_master_controller1|vga_controller:controller|double_buffer:buffer|S~4           ; Lost fanout                                 ;
; debug:debug1|ascii_master_controller:ascii_master_controller1|vga_controller:controller|double_buffer:buffer|S~5           ; Lost fanout                                 ;
; debug:debug1|ascii_master_controller:ascii_master_controller1|vga_controller:controller|vga_driver:driver|hs~4             ; Lost fanout                                 ;
; debug:debug1|ascii_master_controller:ascii_master_controller1|vga_controller:controller|vga_driver:driver|hs~5             ; Lost fanout                                 ;
; debug:debug1|ascii_master_controller:ascii_master_controller1|vga_controller:controller|vga_driver:driver|vs~4             ; Lost fanout                                 ;
; debug:debug1|ascii_master_controller:ascii_master_controller1|vga_controller:controller|vga_driver:driver|vs~5             ; Lost fanout                                 ;
; debug:debug1|ascii_master_controller:ascii_master_controller1|vga_controller:controller|double_buffer:buffer|S.ERROR       ; Lost fanout                                 ;
; debug:debug1|S.START                                                                                                       ; Merged with S.START                         ;
; debug:debug1|ascii_master_controller:ascii_master_controller1|WRITE_S.START                                                ; Merged with S.START                         ;
; debug:debug1|ascii_master_controller:ascii_master_controller1|vga_controller:controller|double_buffer:buffer|S.START       ; Merged with S.START                         ;
; S.ERROR                                                                                                                    ; Stuck at GND due to stuck port data_in      ;
; Total Number of Removed Registers = 89                                                                                     ;                                             ;
+----------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                  ;
+------------------------------------------------------------------------------------------------------------------+--------------------+----------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                    ; Reason for Removal ; Registers Removed due to This Register                                                                               ;
+------------------------------------------------------------------------------------------------------------------+--------------------+----------------------------------------------------------------------------------------------------------------------+
; debug:debug1|ascii_master_controller:ascii_master_controller1|vga_controller:controller|double_buffer:buffer|S~4 ; Lost Fanouts       ; debug:debug1|ascii_master_controller:ascii_master_controller1|vga_controller:controller|double_buffer:buffer|S.ERROR ;
+------------------------------------------------------------------------------------------------------------------+--------------------+----------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 1581  ;
; Number of registers using Synchronous Clear  ; 67    ;
; Number of registers using Synchronous Load   ; 153   ;
; Number of registers using Asynchronous Clear ; 1172  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 1439  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+----------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                               ;
+------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                ; Fan out ;
+------------------------------------------------------------------------------------------------------------------+---------+
; debug:debug1|ascii_master_controller:ascii_master_controller1|vga_controller:controller|vga_driver:driver|hblank ; 11      ;
; debug:debug1|ascii_master_controller:ascii_master_controller1|vga_controller:controller|vga_driver:driver|vblank ; 18      ;
; debug:debug1|ascii_master_controller:ascii_master_controller1|vga_controller:controller|vga_driver:driver|vga_hs ; 1       ;
; debug:debug1|ascii_master_controller:ascii_master_controller1|vga_controller:controller|vga_driver:driver|vga_vs ; 1       ;
; registers[2][12]                                                                                                 ; 3       ;
; pc[9]                                                                                                            ; 4       ;
; pc[5]                                                                                                            ; 4       ;
; registers[2][15]                                                                                                 ; 3       ;
; registers[2][14]                                                                                                 ; 3       ;
; registers[2][13]                                                                                                 ; 3       ;
; pc[7]                                                                                                            ; 4       ;
; pc[8]                                                                                                            ; 4       ;
; pc[10]                                                                                                           ; 4       ;
; pc[11]                                                                                                           ; 4       ;
; Total number of inverted registers = 14                                                                          ;         ;
+------------------------------------------------------------------------------------------------------------------+---------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                   ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                         ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 57 bits   ; 114 LEs       ; 57 LEs               ; 57 LEs                 ; Yes        ; |Processor|debug:debug1|ascii_master_controller:ascii_master_controller1|vga_controller:controller|double_buffer:buffer|read_data[15]              ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |Processor|mem_op[1]                                                                                                                               ;
; 4:1                ; 18 bits   ; 36 LEs        ; 0 LEs                ; 36 LEs                 ; Yes        ; |Processor|mem_addr[8]                                                                                                                             ;
; 128:1              ; 5 bits    ; 425 LEs       ; 5 LEs                ; 420 LEs                ; Yes        ; |Processor|alu_in_2[0]                                                                                                                             ;
; 8:1                ; 10 bits   ; 50 LEs        ; 0 LEs                ; 50 LEs                 ; Yes        ; |Processor|debug:debug1|ascii_master_controller:ascii_master_controller1|vga_controller:controller|vga_driver:driver|hcount[9]                     ;
; 63:1               ; 16 bits   ; 672 LEs       ; 0 LEs                ; 672 LEs                ; Yes        ; |Processor|alu_in_1[10]                                                                                                                            ;
; 64:1               ; 2 bits    ; 84 LEs        ; 2 LEs                ; 82 LEs                 ; Yes        ; |Processor|alu_in_1[1]                                                                                                                             ;
; 129:1              ; 15 bits   ; 1290 LEs      ; 0 LEs                ; 1290 LEs               ; Yes        ; |Processor|alu_in_2[19]                                                                                                                            ;
; 6:1                ; 10 bits   ; 40 LEs        ; 0 LEs                ; 40 LEs                 ; Yes        ; |Processor|debug:debug1|ascii_master_controller:ascii_master_controller1|vga_controller:controller|vga_driver:driver|vcount[9]                     ;
; 65:1               ; 30 bits   ; 1290 LEs      ; 60 LEs               ; 1230 LEs               ; Yes        ; |Processor|rd_data[24]                                                                                                                             ;
; 64:1               ; 24 bits   ; 1008 LEs      ; 48 LEs               ; 960 LEs                ; Yes        ; |Processor|pc[24]                                                                                                                                  ;
; 36:1               ; 12 bits   ; 288 LEs       ; 24 LEs               ; 264 LEs                ; Yes        ; |Processor|alu_in_2[25]                                                                                                                            ;
; 36:1               ; 2 bits    ; 48 LEs        ; 4 LEs                ; 44 LEs                 ; Yes        ; |Processor|rd_data[0]                                                                                                                              ;
; 11:1               ; 32 bits   ; 224 LEs       ; 0 LEs                ; 224 LEs                ; Yes        ; |Processor|wait_count[0]                                                                                                                           ;
; 94:1               ; 14 bits   ; 868 LEs       ; 308 LEs              ; 560 LEs                ; Yes        ; |Processor|alu_in_1[18]                                                                                                                            ;
; 64:1               ; 6 bits    ; 252 LEs       ; 12 LEs               ; 240 LEs                ; Yes        ; |Processor|pc[11]                                                                                                                                  ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |Processor|Selector244                                                                                                                             ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |Processor|ALU:alu1|ShiftRight0                                                                                                                    ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |Processor|ALU:alu1|ShiftLeft0                                                                                                                     ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |Processor|ALU:alu1|ShiftLeft0                                                                                                                     ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |Processor|ALU:alu1|ShiftRight0                                                                                                                    ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |Processor|ALU:alu1|ShiftLeft0                                                                                                                     ;
; 4:1                ; 50 bits   ; 100 LEs       ; 100 LEs              ; 0 LEs                  ; No         ; |Processor|ALU:alu1|ShiftRight0                                                                                                                    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |Processor|memory:memory1|Selector60                                                                                                               ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; No         ; |Processor|memory:memory1|Selector45                                                                                                               ;
; 16:1               ; 3 bits    ; 30 LEs        ; 18 LEs               ; 12 LEs                 ; No         ; |Processor|debug:debug1|Mux4                                                                                                                       ;
; 6:1                ; 7 bits    ; 28 LEs        ; 28 LEs               ; 0 LEs                  ; No         ; |Processor|memory:memory1|Selector34                                                                                                               ;
; 5:1                ; 14 bits   ; 42 LEs        ; 42 LEs               ; 0 LEs                  ; No         ; |Processor|memory:memory1|Selector123                                                                                                              ;
; 7:1                ; 21 bits   ; 84 LEs        ; 84 LEs               ; 0 LEs                  ; No         ; |Processor|memory:memory1|Selector118                                                                                                              ;
; 8:1                ; 4 bits    ; 20 LEs        ; 16 LEs               ; 4 LEs                  ; No         ; |Processor|memory:memory1|Selector10                                                                                                               ;
; 6:1                ; 2 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |Processor|memory:memory1|Selector46                                                                                                               ;
; 8:1                ; 29 bits   ; 145 LEs       ; 145 LEs              ; 0 LEs                  ; No         ; |Processor|memory:memory1|system_ram:system_ram1|altsyncram:altsyncram_component|altsyncram_sfr1:auto_generated|mux_ahb:mux2|l3_w25_n0_mux_dataout ;
; 7:1                ; 2 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |Processor|memory:memory1|Selector62                                                                                                               ;
; 11:1               ; 14 bits   ; 98 LEs        ; 56 LEs               ; 42 LEs                 ; No         ; |Processor|memory:memory1|Selector58                                                                                                               ;
; 32:1               ; 32 bits   ; 672 LEs       ; 672 LEs              ; 0 LEs                  ; No         ; |Processor|Mux56                                                                                                                                   ;
; 32:1               ; 18 bits   ; 378 LEs       ; 378 LEs              ; 0 LEs                  ; No         ; |Processor|Mux15                                                                                                                                   ;
; 128:1              ; 4 bits    ; 340 LEs       ; 64 LEs               ; 276 LEs                ; No         ; |Processor|Selector253                                                                                                                             ;
; 10:1               ; 8 bits    ; 48 LEs        ; 40 LEs               ; 8 LEs                  ; No         ; |Processor|Selector246                                                                                                                             ;
; 34:1               ; 3 bits    ; 66 LEs        ; 24 LEs               ; 42 LEs                 ; No         ; |Processor|memory:memory1|Selector73                                                                                                               ;
; 13:1               ; 6 bits    ; 48 LEs        ; 30 LEs               ; 18 LEs                 ; No         ; |Processor|memory:memory1|Selector65                                                                                                               ;
; 11:1               ; 2 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; No         ; |Processor|memory:memory1|Selector122                                                                                                              ;
; 22:1               ; 12 bits   ; 168 LEs       ; 144 LEs              ; 24 LEs                 ; No         ; |Processor|ALU:alu1|Mux23                                                                                                                          ;
; 22:1               ; 12 bits   ; 168 LEs       ; 144 LEs              ; 24 LEs                 ; No         ; |Processor|ALU:alu1|Mux5                                                                                                                           ;
; 12:1               ; 2 bits    ; 16 LEs        ; 12 LEs               ; 4 LEs                  ; No         ; |Processor|memory:memory1|Selector68                                                                                                               ;
; 25:1               ; 3 bits    ; 48 LEs        ; 42 LEs               ; 6 LEs                  ; No         ; |Processor|ALU:alu1|Mux30                                                                                                                          ;
; 25:1               ; 4 bits    ; 64 LEs        ; 48 LEs               ; 16 LEs                 ; No         ; |Processor|ALU:alu1|Mux3                                                                                                                           ;
; 11:1               ; 3 bits    ; 21 LEs        ; 24 LEs               ; -3 LEs                 ; No         ; |Processor|debug:debug1|Selector127                                                                                                                ;
; 12:1               ; 3 bits    ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; No         ; |Processor|debug:debug1|Selector123                                                                                                                ;
; 40:1               ; 3 bits    ; 78 LEs        ; 36 LEs               ; 42 LEs                 ; No         ; |Processor|memory:memory1|Selector72                                                                                                               ;
; 33:1               ; 31 bits   ; 682 LEs       ; 682 LEs              ; 0 LEs                  ; No         ; |Processor|debug:debug1|Selector82                                                                                                                 ;
; 34:1               ; 32 bits   ; 704 LEs       ; 704 LEs              ; 0 LEs                  ; No         ; |Processor|debug:debug1|Selector93                                                                                                                 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for memory:memory1|system_ram:system_ram1|altsyncram:altsyncram_component|altsyncram_sfr1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                            ;
+---------------------------------+--------------------+------+---------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                             ;
+---------------------------------+--------------------+------+---------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for debug:debug1|ascii_master_controller:ascii_master_controller1|vga_controller:controller|double_buffer:buffer|ascii_buffer_1:buffer1|altsyncram:altsyncram_component|altsyncram_o6o1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                          ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                           ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for debug:debug1|ascii_master_controller:ascii_master_controller1|vga_controller:controller|double_buffer:buffer|ascii_buffer_2:buffer2|altsyncram:altsyncram_component|altsyncram_6op1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                          ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                           ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for debug:debug1|ascii_master_controller:ascii_master_controller1|vga_controller:controller|Char_ROM:rom1|altsyncram:altsyncram_component|altsyncram_0dj1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                            ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                             ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for debug:debug1|ascii_master_controller:ascii_master_controller1|ascii_master:master|altsyncram:altsyncram_component|altsyncram_3p22:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                        ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                         ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |Processor ;
+----------------+----------------------------------+-----------------------+
; Parameter Name ; Value                            ; Type                  ;
+----------------+----------------------------------+-----------------------+
; ERROR          ; 00000000000000000000000000000000 ; Unsigned Binary       ;
; START          ; 00000000000000000000000000000001 ; Unsigned Binary       ;
; WAIT_START     ; 00000000000000000000000000000010 ; Unsigned Binary       ;
; FETCH          ; 00000000000000000000000000000011 ; Unsigned Binary       ;
; WAIT_FETCH     ; 00000000000000000000000000000100 ; Unsigned Binary       ;
; DECODE         ; 00000000000000000000000000000101 ; Unsigned Binary       ;
; WAIT_DECODE    ; 00000000000000000000000000000110 ; Unsigned Binary       ;
; EXECUTE        ; 00000000000000000000000000000111 ; Unsigned Binary       ;
; WAIT_EXECUTE   ; 00000000000000000000000000001000 ; Unsigned Binary       ;
; WRITEBACK      ; 00000000000000000000000000001001 ; Unsigned Binary       ;
; WAIT_WRITEBACK ; 00000000000000000000000000001010 ; Unsigned Binary       ;
; DEBUG          ; 00000000000000000000000000001011 ; Unsigned Binary       ;
; OP             ; 0110011                          ; Unsigned Binary       ;
; OP_IMM         ; 0010011                          ; Unsigned Binary       ;
; JAL            ; 1101111                          ; Unsigned Binary       ;
; JALR           ; 1100111                          ; Unsigned Binary       ;
; BRANCH         ; 1100011                          ; Unsigned Binary       ;
; LOAD           ; 0000011                          ; Unsigned Binary       ;
; STORE          ; 0100011                          ; Unsigned Binary       ;
; ADD            ; 0000                             ; Unsigned Binary       ;
; SUB            ; 0001                             ; Unsigned Binary       ;
; XOR            ; 0010                             ; Unsigned Binary       ;
; OR             ; 0011                             ; Unsigned Binary       ;
; AND            ; 0100                             ; Unsigned Binary       ;
; SLL            ; 0101                             ; Unsigned Binary       ;
; SRL            ; 0110                             ; Unsigned Binary       ;
; SRA            ; 0111                             ; Unsigned Binary       ;
; SLT            ; 1000                             ; Unsigned Binary       ;
; SLTU           ; 1001                             ; Unsigned Binary       ;
; EQL            ; 1010                             ; Unsigned Binary       ;
; NEQ            ; 1011                             ; Unsigned Binary       ;
; GTE            ; 1100                             ; Unsigned Binary       ;
; GTEU           ; 1101                             ; Unsigned Binary       ;
; NOP            ; 1110                             ; Unsigned Binary       ;
; ERR            ; 1111                             ; Unsigned Binary       ;
; MEM_ERROR      ; 00000000                         ; Unsigned Binary       ;
; LOAD_BYTE      ; 00000001                         ; Unsigned Binary       ;
; LOAD_HALF      ; 00000010                         ; Unsigned Binary       ;
; LOAD_WORD      ; 00000011                         ; Unsigned Binary       ;
; LOAD_BYTE_U    ; 00000100                         ; Unsigned Binary       ;
; LOAD_HALF_U    ; 00000101                         ; Unsigned Binary       ;
; STORE_BYTE     ; 00000110                         ; Unsigned Binary       ;
; STORE_HALF     ; 00000111                         ; Unsigned Binary       ;
; STORE_WORD     ; 00001000                         ; Unsigned Binary       ;
+----------------+----------------------------------+-----------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------+
; Parameter Settings for User Entity Instance: memory:memory1 ;
+----------------+----------+---------------------------------+
; Parameter Name ; Value    ; Type                            ;
+----------------+----------+---------------------------------+
; MEM_ERROR      ; 00000000 ; Unsigned Binary                 ;
; LOAD_BYTE      ; 00000001 ; Unsigned Binary                 ;
; LOAD_HALF      ; 00000010 ; Unsigned Binary                 ;
; LOAD_WORD      ; 00000011 ; Unsigned Binary                 ;
; LOAD_BYTE_U    ; 00000100 ; Unsigned Binary                 ;
; LOAD_HALF_U    ; 00000101 ; Unsigned Binary                 ;
; STORE_BYTE     ; 00000110 ; Unsigned Binary                 ;
; STORE_HALF     ; 00000111 ; Unsigned Binary                 ;
; STORE_WORD     ; 00001000 ; Unsigned Binary                 ;
+----------------+----------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: memory:memory1|system_ram:system_ram1|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                   ;
+------------------------------------+----------------------+--------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                             ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                           ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                           ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                         ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                ;
; WIDTH_A                            ; 32                   ; Signed Integer                                         ;
; WIDTHAD_A                          ; 16                   ; Signed Integer                                         ;
; NUMWORDS_A                         ; 65536                ; Signed Integer                                         ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                                ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                ;
; WIDTH_B                            ; 1                    ; Untyped                                                ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                ;
; WIDTH_BYTEENA_A                    ; 4                    ; Signed Integer                                         ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                                         ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                ;
; INIT_FILE                          ; ./memory/program.mif ; Untyped                                                ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                ;
; CBXI_PARAMETER                     ; altsyncram_sfr1      ; Untyped                                                ;
+------------------------------------+----------------------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------+
; Parameter Settings for User Entity Instance: ALU:alu1 ;
+----------------+-------+------------------------------+
; Parameter Name ; Value ; Type                         ;
+----------------+-------+------------------------------+
; ADD            ; 0000  ; Unsigned Binary              ;
; SUB            ; 0001  ; Unsigned Binary              ;
; XOR            ; 0010  ; Unsigned Binary              ;
; OR             ; 0011  ; Unsigned Binary              ;
; AND            ; 0100  ; Unsigned Binary              ;
; SLL            ; 0101  ; Unsigned Binary              ;
; SRL            ; 0110  ; Unsigned Binary              ;
; SRA            ; 0111  ; Unsigned Binary              ;
; SLT            ; 1000  ; Unsigned Binary              ;
; SLTU           ; 1001  ; Unsigned Binary              ;
; EQL            ; 1010  ; Unsigned Binary              ;
; NEQ            ; 1011  ; Unsigned Binary              ;
; GTE            ; 1100  ; Unsigned Binary              ;
; GTEU           ; 1101  ; Unsigned Binary              ;
; NOP            ; 1110  ; Unsigned Binary              ;
; ERR            ; 1111  ; Unsigned Binary              ;
+----------------+-------+------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: debug:debug1           ;
+----------------+----------------------------------+-----------------+
; Parameter Name ; Value                            ; Type            ;
+----------------+----------------------------------+-----------------+
; START          ; 000                              ; Unsigned Binary ;
; H_EXEC         ; 001                              ; Unsigned Binary ;
; H_COND         ; 010                              ; Unsigned Binary ;
; H_INC          ; 011                              ; Unsigned Binary ;
; H_RESET        ; 100                              ; Unsigned Binary ;
; V_COND         ; 101                              ; Unsigned Binary ;
; V_INC          ; 110                              ; Unsigned Binary ;
; V_RESET        ; 111                              ; Unsigned Binary ;
; V_MAX          ; 00000000000000000000000000100000 ; Unsigned Binary ;
; H_MAX          ; 00000000000000000000000000001010 ; Unsigned Binary ;
+----------------+----------------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: debug:debug1|ascii_master_controller:ascii_master_controller1 ;
+----------------+-------+-----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------+
; START          ; 0000  ; Unsigned Binary                                                                   ;
; WRITE_DONE     ; 0001  ; Unsigned Binary                                                                   ;
; WAIT_SWITCH    ; 0010  ; Unsigned Binary                                                                   ;
; WRITE_START    ; 0011  ; Unsigned Binary                                                                   ;
; CHECK          ; 0100  ; Unsigned Binary                                                                   ;
; DELAY          ; 0101  ; Unsigned Binary                                                                   ;
; ITERATE        ; 0110  ; Unsigned Binary                                                                   ;
; ERROR          ; 0111  ; Unsigned Binary                                                                   ;
+----------------+-------+-----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: debug:debug1|ascii_master_controller:ascii_master_controller1|vga_controller:controller ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------+
; WAIT_SIGNAL    ; 00    ; Unsigned Binary                                                                                             ;
; SWITCH_BUFFER  ; 01    ; Unsigned Binary                                                                                             ;
; RESET          ; 10    ; Unsigned Binary                                                                                             ;
; DELAY          ; 11    ; Unsigned Binary                                                                                             ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: debug:debug1|ascii_master_controller:ascii_master_controller1|vga_controller:controller|vga_driver:driver ;
+----------------+------------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value      ; Type                                                                                                                     ;
+----------------+------------+--------------------------------------------------------------------------------------------------------------------------+
; HDISP          ; 00         ; Unsigned Binary                                                                                                          ;
; HFRONT         ; 01         ; Unsigned Binary                                                                                                          ;
; HSYNC          ; 10         ; Unsigned Binary                                                                                                          ;
; HBACK          ; 11         ; Unsigned Binary                                                                                                          ;
; VDISP          ; 00         ; Unsigned Binary                                                                                                          ;
; VFRONT         ; 01         ; Unsigned Binary                                                                                                          ;
; VSYNC          ; 10         ; Unsigned Binary                                                                                                          ;
; VBACK          ; 11         ; Unsigned Binary                                                                                                          ;
; HDISP_TIME     ; 1001111111 ; Unsigned Binary                                                                                                          ;
; HFRONT_TIME    ; 0000001111 ; Unsigned Binary                                                                                                          ;
; HSYNC_TIME     ; 0001011111 ; Unsigned Binary                                                                                                          ;
; HBACK_TIME     ; 0000101111 ; Unsigned Binary                                                                                                          ;
; VDISP_TIME     ; 0111011111 ; Unsigned Binary                                                                                                          ;
; VFRONT_TIME    ; 0000001001 ; Unsigned Binary                                                                                                          ;
; VSYNC_TIME     ; 0000000001 ; Unsigned Binary                                                                                                          ;
; VBACK_TIME     ; 0000100000 ; Unsigned Binary                                                                                                          ;
+----------------+------------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: debug:debug1|ascii_master_controller:ascii_master_controller1|vga_controller:controller|double_buffer:buffer ;
+------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                                                                                           ;
+------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; START            ; 00    ; Unsigned Binary                                                                                                                ;
; B1_DISP_B2_WRITE ; 01    ; Unsigned Binary                                                                                                                ;
; B2_DISP_B1_WRITE ; 10    ; Unsigned Binary                                                                                                                ;
; ERROR            ; 11    ; Unsigned Binary                                                                                                                ;
+------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: debug:debug1|ascii_master_controller:ascii_master_controller1|vga_controller:controller|double_buffer:buffer|ascii_buffer_1:buffer1|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                                 ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                              ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                                         ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                                       ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                              ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                                                                                                              ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                                                                                                       ;
; WIDTHAD_A                          ; 13                   ; Signed Integer                                                                                                                                       ;
; NUMWORDS_A                         ; 8192                 ; Signed Integer                                                                                                                                       ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                                              ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                              ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                              ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                              ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                              ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                              ;
; WIDTH_B                            ; 1                    ; Untyped                                                                                                                                              ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                                                                                              ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                                                                                              ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                                              ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                                                              ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                              ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                                              ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                              ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                              ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                              ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                              ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                              ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                              ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                              ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                                                                                       ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                                              ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                                              ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; DONT_CARE            ; Untyped                                                                                                                                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                              ;
; INIT_FILE                          ; ascii_buffer_1.mif   ; Untyped                                                                                                                                              ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                              ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                                                              ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                                                                                              ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                                              ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                                                                                              ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                              ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                                              ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                                              ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                                                                                              ;
; CBXI_PARAMETER                     ; altsyncram_o6o1      ; Untyped                                                                                                                                              ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: debug:debug1|ascii_master_controller:ascii_master_controller1|vga_controller:controller|double_buffer:buffer|ascii_buffer_2:buffer2|altsyncram:altsyncram_component ;
+------------------------------------+--------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                                ; Type                                                                                                                                 ;
+------------------------------------+--------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                    ; Untyped                                                                                                                              ;
; AUTO_CARRY_CHAINS                  ; ON                                   ; AUTO_CARRY                                                                                                                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                                  ; IGNORE_CARRY                                                                                                                         ;
; AUTO_CASCADE_CHAINS                ; ON                                   ; AUTO_CASCADE                                                                                                                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                  ; IGNORE_CASCADE                                                                                                                       ;
; WIDTH_BYTEENA                      ; 1                                    ; Untyped                                                                                                                              ;
; OPERATION_MODE                     ; SINGLE_PORT                          ; Untyped                                                                                                                              ;
; WIDTH_A                            ; 32                                   ; Signed Integer                                                                                                                       ;
; WIDTHAD_A                          ; 13                                   ; Signed Integer                                                                                                                       ;
; NUMWORDS_A                         ; 8192                                 ; Signed Integer                                                                                                                       ;
; OUTDATA_REG_A                      ; UNREGISTERED                         ; Untyped                                                                                                                              ;
; ADDRESS_ACLR_A                     ; NONE                                 ; Untyped                                                                                                                              ;
; OUTDATA_ACLR_A                     ; NONE                                 ; Untyped                                                                                                                              ;
; WRCONTROL_ACLR_A                   ; NONE                                 ; Untyped                                                                                                                              ;
; INDATA_ACLR_A                      ; NONE                                 ; Untyped                                                                                                                              ;
; BYTEENA_ACLR_A                     ; NONE                                 ; Untyped                                                                                                                              ;
; WIDTH_B                            ; 1                                    ; Untyped                                                                                                                              ;
; WIDTHAD_B                          ; 1                                    ; Untyped                                                                                                                              ;
; NUMWORDS_B                         ; 1                                    ; Untyped                                                                                                                              ;
; INDATA_REG_B                       ; CLOCK1                               ; Untyped                                                                                                                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                               ; Untyped                                                                                                                              ;
; RDCONTROL_REG_B                    ; CLOCK1                               ; Untyped                                                                                                                              ;
; ADDRESS_REG_B                      ; CLOCK1                               ; Untyped                                                                                                                              ;
; OUTDATA_REG_B                      ; UNREGISTERED                         ; Untyped                                                                                                                              ;
; BYTEENA_REG_B                      ; CLOCK1                               ; Untyped                                                                                                                              ;
; INDATA_ACLR_B                      ; NONE                                 ; Untyped                                                                                                                              ;
; WRCONTROL_ACLR_B                   ; NONE                                 ; Untyped                                                                                                                              ;
; ADDRESS_ACLR_B                     ; NONE                                 ; Untyped                                                                                                                              ;
; OUTDATA_ACLR_B                     ; NONE                                 ; Untyped                                                                                                                              ;
; RDCONTROL_ACLR_B                   ; NONE                                 ; Untyped                                                                                                                              ;
; BYTEENA_ACLR_B                     ; NONE                                 ; Untyped                                                                                                                              ;
; WIDTH_BYTEENA_A                    ; 1                                    ; Signed Integer                                                                                                                       ;
; WIDTH_BYTEENA_B                    ; 1                                    ; Untyped                                                                                                                              ;
; RAM_BLOCK_TYPE                     ; AUTO                                 ; Untyped                                                                                                                              ;
; BYTE_SIZE                          ; 8                                    ; Untyped                                                                                                                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                            ; Untyped                                                                                                                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; DONT_CARE                            ; Untyped                                                                                                                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                 ; Untyped                                                                                                                              ;
; INIT_FILE                          ; ../ascii_buffer_2/ascii_buffer_2.mif ; Untyped                                                                                                                              ;
; INIT_FILE_LAYOUT                   ; PORT_A                               ; Untyped                                                                                                                              ;
; MAXIMUM_DEPTH                      ; 0                                    ; Untyped                                                                                                                              ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                               ; Untyped                                                                                                                              ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                               ; Untyped                                                                                                                              ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                               ; Untyped                                                                                                                              ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                               ; Untyped                                                                                                                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                      ; Untyped                                                                                                                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                      ; Untyped                                                                                                                              ;
; ENABLE_ECC                         ; FALSE                                ; Untyped                                                                                                                              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                ; Untyped                                                                                                                              ;
; WIDTH_ECCSTATUS                    ; 3                                    ; Untyped                                                                                                                              ;
; DEVICE_FAMILY                      ; Cyclone V                            ; Untyped                                                                                                                              ;
; CBXI_PARAMETER                     ; altsyncram_6op1                      ; Untyped                                                                                                                              ;
+------------------------------------+--------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: debug:debug1|ascii_master_controller:ascii_master_controller1|vga_controller:controller|Char_ROM:rom1|altsyncram:altsyncram_component ;
+------------------------------------+---------------------------------------------+-------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                                       ; Type                                                                                            ;
+------------------------------------+---------------------------------------------+-------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                           ; Untyped                                                                                         ;
; AUTO_CARRY_CHAINS                  ; ON                                          ; AUTO_CARRY                                                                                      ;
; IGNORE_CARRY_BUFFERS               ; OFF                                         ; IGNORE_CARRY                                                                                    ;
; AUTO_CASCADE_CHAINS                ; ON                                          ; AUTO_CASCADE                                                                                    ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                         ; IGNORE_CASCADE                                                                                  ;
; WIDTH_BYTEENA                      ; 1                                           ; Untyped                                                                                         ;
; OPERATION_MODE                     ; ROM                                         ; Untyped                                                                                         ;
; WIDTH_A                            ; 8                                           ; Signed Integer                                                                                  ;
; WIDTHAD_A                          ; 10                                          ; Signed Integer                                                                                  ;
; NUMWORDS_A                         ; 1024                                        ; Signed Integer                                                                                  ;
; OUTDATA_REG_A                      ; UNREGISTERED                                ; Untyped                                                                                         ;
; ADDRESS_ACLR_A                     ; NONE                                        ; Untyped                                                                                         ;
; OUTDATA_ACLR_A                     ; NONE                                        ; Untyped                                                                                         ;
; WRCONTROL_ACLR_A                   ; NONE                                        ; Untyped                                                                                         ;
; INDATA_ACLR_A                      ; NONE                                        ; Untyped                                                                                         ;
; BYTEENA_ACLR_A                     ; NONE                                        ; Untyped                                                                                         ;
; WIDTH_B                            ; 1                                           ; Untyped                                                                                         ;
; WIDTHAD_B                          ; 1                                           ; Untyped                                                                                         ;
; NUMWORDS_B                         ; 1                                           ; Untyped                                                                                         ;
; INDATA_REG_B                       ; CLOCK1                                      ; Untyped                                                                                         ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                      ; Untyped                                                                                         ;
; RDCONTROL_REG_B                    ; CLOCK1                                      ; Untyped                                                                                         ;
; ADDRESS_REG_B                      ; CLOCK1                                      ; Untyped                                                                                         ;
; OUTDATA_REG_B                      ; UNREGISTERED                                ; Untyped                                                                                         ;
; BYTEENA_REG_B                      ; CLOCK1                                      ; Untyped                                                                                         ;
; INDATA_ACLR_B                      ; NONE                                        ; Untyped                                                                                         ;
; WRCONTROL_ACLR_B                   ; NONE                                        ; Untyped                                                                                         ;
; ADDRESS_ACLR_B                     ; NONE                                        ; Untyped                                                                                         ;
; OUTDATA_ACLR_B                     ; NONE                                        ; Untyped                                                                                         ;
; RDCONTROL_ACLR_B                   ; NONE                                        ; Untyped                                                                                         ;
; BYTEENA_ACLR_B                     ; NONE                                        ; Untyped                                                                                         ;
; WIDTH_BYTEENA_A                    ; 1                                           ; Signed Integer                                                                                  ;
; WIDTH_BYTEENA_B                    ; 1                                           ; Untyped                                                                                         ;
; RAM_BLOCK_TYPE                     ; AUTO                                        ; Untyped                                                                                         ;
; BYTE_SIZE                          ; 8                                           ; Untyped                                                                                         ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                   ; Untyped                                                                                         ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                        ; Untyped                                                                                         ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                        ; Untyped                                                                                         ;
; INIT_FILE                          ; ./vga_controller/ascii_rom/ASCII_Encode.mif ; Untyped                                                                                         ;
; INIT_FILE_LAYOUT                   ; PORT_A                                      ; Untyped                                                                                         ;
; MAXIMUM_DEPTH                      ; 0                                           ; Untyped                                                                                         ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                                      ; Untyped                                                                                         ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                      ; Untyped                                                                                         ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                                      ; Untyped                                                                                         ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                      ; Untyped                                                                                         ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                             ; Untyped                                                                                         ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                             ; Untyped                                                                                         ;
; ENABLE_ECC                         ; FALSE                                       ; Untyped                                                                                         ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                       ; Untyped                                                                                         ;
; WIDTH_ECCSTATUS                    ; 3                                           ; Untyped                                                                                         ;
; DEVICE_FAMILY                      ; Cyclone V                                   ; Untyped                                                                                         ;
; CBXI_PARAMETER                     ; altsyncram_0dj1                             ; Untyped                                                                                         ;
+------------------------------------+---------------------------------------------+-------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: debug:debug1|ascii_master_controller:ascii_master_controller1|ascii_master:master|altsyncram:altsyncram_component ;
+------------------------------------+----------------------------------+----------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                            ; Type                                                                                   ;
+------------------------------------+----------------------------------+----------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                ; Untyped                                                                                ;
; AUTO_CARRY_CHAINS                  ; ON                               ; AUTO_CARRY                                                                             ;
; IGNORE_CARRY_BUFFERS               ; OFF                              ; IGNORE_CARRY                                                                           ;
; AUTO_CASCADE_CHAINS                ; ON                               ; AUTO_CASCADE                                                                           ;
; IGNORE_CASCADE_BUFFERS             ; OFF                              ; IGNORE_CASCADE                                                                         ;
; WIDTH_BYTEENA                      ; 1                                ; Untyped                                                                                ;
; OPERATION_MODE                     ; DUAL_PORT                        ; Untyped                                                                                ;
; WIDTH_A                            ; 32                               ; Signed Integer                                                                         ;
; WIDTHAD_A                          ; 13                               ; Signed Integer                                                                         ;
; NUMWORDS_A                         ; 8192                             ; Signed Integer                                                                         ;
; OUTDATA_REG_A                      ; UNREGISTERED                     ; Untyped                                                                                ;
; ADDRESS_ACLR_A                     ; NONE                             ; Untyped                                                                                ;
; OUTDATA_ACLR_A                     ; NONE                             ; Untyped                                                                                ;
; WRCONTROL_ACLR_A                   ; NONE                             ; Untyped                                                                                ;
; INDATA_ACLR_A                      ; NONE                             ; Untyped                                                                                ;
; BYTEENA_ACLR_A                     ; NONE                             ; Untyped                                                                                ;
; WIDTH_B                            ; 32                               ; Signed Integer                                                                         ;
; WIDTHAD_B                          ; 13                               ; Signed Integer                                                                         ;
; NUMWORDS_B                         ; 8192                             ; Signed Integer                                                                         ;
; INDATA_REG_B                       ; CLOCK1                           ; Untyped                                                                                ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                           ; Untyped                                                                                ;
; RDCONTROL_REG_B                    ; CLOCK1                           ; Untyped                                                                                ;
; ADDRESS_REG_B                      ; CLOCK0                           ; Untyped                                                                                ;
; OUTDATA_REG_B                      ; UNREGISTERED                     ; Untyped                                                                                ;
; BYTEENA_REG_B                      ; CLOCK1                           ; Untyped                                                                                ;
; INDATA_ACLR_B                      ; NONE                             ; Untyped                                                                                ;
; WRCONTROL_ACLR_B                   ; NONE                             ; Untyped                                                                                ;
; ADDRESS_ACLR_B                     ; NONE                             ; Untyped                                                                                ;
; OUTDATA_ACLR_B                     ; NONE                             ; Untyped                                                                                ;
; RDCONTROL_ACLR_B                   ; NONE                             ; Untyped                                                                                ;
; BYTEENA_ACLR_B                     ; NONE                             ; Untyped                                                                                ;
; WIDTH_BYTEENA_A                    ; 1                                ; Signed Integer                                                                         ;
; WIDTH_BYTEENA_B                    ; 1                                ; Untyped                                                                                ;
; RAM_BLOCK_TYPE                     ; AUTO                             ; Untyped                                                                                ;
; BYTE_SIZE                          ; 8                                ; Untyped                                                                                ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                        ; Untyped                                                                                ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ             ; Untyped                                                                                ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ             ; Untyped                                                                                ;
; INIT_FILE                          ; ../ascii_master/ascii_master.mif ; Untyped                                                                                ;
; INIT_FILE_LAYOUT                   ; PORT_A                           ; Untyped                                                                                ;
; MAXIMUM_DEPTH                      ; 0                                ; Untyped                                                                                ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                           ; Untyped                                                                                ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS                           ; Untyped                                                                                ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                           ; Untyped                                                                                ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS                           ; Untyped                                                                                ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                  ; Untyped                                                                                ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                  ; Untyped                                                                                ;
; ENABLE_ECC                         ; FALSE                            ; Untyped                                                                                ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                            ; Untyped                                                                                ;
; WIDTH_ECCSTATUS                    ; 3                                ; Untyped                                                                                ;
; DEVICE_FAMILY                      ; Cyclone V                        ; Untyped                                                                                ;
; CBXI_PARAMETER                     ; altsyncram_3p22                  ; Untyped                                                                                ;
+------------------------------------+----------------------------------+----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: debug:debug1|lpm_divide:Mod9 ;
+------------------------+----------------+-------------------------------------+
; Parameter Name         ; Value          ; Type                                ;
+------------------------+----------------+-------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                             ;
; LPM_WIDTHD             ; 4              ; Untyped                             ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                             ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                             ;
; LPM_PIPELINE           ; 0              ; Untyped                             ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                             ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                             ;
; CBXI_PARAMETER         ; lpm_divide_l3m ; Untyped                             ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                             ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                             ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                          ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                        ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                        ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                      ;
+------------------------+----------------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: debug:debug1|lpm_divide:Div8 ;
+------------------------+----------------+-------------------------------------+
; Parameter Name         ; Value          ; Type                                ;
+------------------------+----------------+-------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                             ;
; LPM_WIDTHD             ; 4              ; Untyped                             ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                             ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                             ;
; LPM_PIPELINE           ; 0              ; Untyped                             ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                             ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                             ;
; CBXI_PARAMETER         ; lpm_divide_ibm ; Untyped                             ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                             ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                             ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                          ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                        ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                        ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                      ;
+------------------------+----------------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: debug:debug1|lpm_divide:Mod8 ;
+------------------------+----------------+-------------------------------------+
; Parameter Name         ; Value          ; Type                                ;
+------------------------+----------------+-------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                             ;
; LPM_WIDTHD             ; 4              ; Untyped                             ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                             ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                             ;
; LPM_PIPELINE           ; 0              ; Untyped                             ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                             ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                             ;
; CBXI_PARAMETER         ; lpm_divide_l3m ; Untyped                             ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                             ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                             ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                          ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                        ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                        ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                      ;
+------------------------+----------------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: debug:debug1|lpm_divide:Div7 ;
+------------------------+----------------+-------------------------------------+
; Parameter Name         ; Value          ; Type                                ;
+------------------------+----------------+-------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                             ;
; LPM_WIDTHD             ; 7              ; Untyped                             ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                             ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                             ;
; LPM_PIPELINE           ; 0              ; Untyped                             ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                             ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                             ;
; CBXI_PARAMETER         ; lpm_divide_lbm ; Untyped                             ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                             ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                             ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                          ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                        ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                        ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                      ;
+------------------------+----------------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: debug:debug1|lpm_divide:Mod7 ;
+------------------------+----------------+-------------------------------------+
; Parameter Name         ; Value          ; Type                                ;
+------------------------+----------------+-------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                             ;
; LPM_WIDTHD             ; 4              ; Untyped                             ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                             ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                             ;
; LPM_PIPELINE           ; 0              ; Untyped                             ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                             ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                             ;
; CBXI_PARAMETER         ; lpm_divide_l3m ; Untyped                             ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                             ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                             ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                          ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                        ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                        ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                      ;
+------------------------+----------------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: debug:debug1|lpm_divide:Div6 ;
+------------------------+----------------+-------------------------------------+
; Parameter Name         ; Value          ; Type                                ;
+------------------------+----------------+-------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                             ;
; LPM_WIDTHD             ; 10             ; Untyped                             ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                             ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                             ;
; LPM_PIPELINE           ; 0              ; Untyped                             ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                             ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                             ;
; CBXI_PARAMETER         ; lpm_divide_vcm ; Untyped                             ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                             ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                             ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                          ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                        ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                        ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                      ;
+------------------------+----------------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: debug:debug1|lpm_divide:Mod6 ;
+------------------------+----------------+-------------------------------------+
; Parameter Name         ; Value          ; Type                                ;
+------------------------+----------------+-------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                             ;
; LPM_WIDTHD             ; 4              ; Untyped                             ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                             ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                             ;
; LPM_PIPELINE           ; 0              ; Untyped                             ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                             ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                             ;
; CBXI_PARAMETER         ; lpm_divide_l3m ; Untyped                             ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                             ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                             ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                          ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                        ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                        ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                      ;
+------------------------+----------------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: debug:debug1|lpm_divide:Div5 ;
+------------------------+----------------+-------------------------------------+
; Parameter Name         ; Value          ; Type                                ;
+------------------------+----------------+-------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                             ;
; LPM_WIDTHD             ; 14             ; Untyped                             ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                             ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                             ;
; LPM_PIPELINE           ; 0              ; Untyped                             ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                             ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                             ;
; CBXI_PARAMETER         ; lpm_divide_3dm ; Untyped                             ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                             ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                             ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                          ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                        ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                        ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                      ;
+------------------------+----------------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: debug:debug1|lpm_divide:Mod5 ;
+------------------------+----------------+-------------------------------------+
; Parameter Name         ; Value          ; Type                                ;
+------------------------+----------------+-------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                             ;
; LPM_WIDTHD             ; 4              ; Untyped                             ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                             ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                             ;
; LPM_PIPELINE           ; 0              ; Untyped                             ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                             ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                             ;
; CBXI_PARAMETER         ; lpm_divide_l3m ; Untyped                             ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                             ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                             ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                          ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                        ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                        ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                      ;
+------------------------+----------------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: debug:debug1|lpm_divide:Div4 ;
+------------------------+----------------+-------------------------------------+
; Parameter Name         ; Value          ; Type                                ;
+------------------------+----------------+-------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                             ;
; LPM_WIDTHD             ; 17             ; Untyped                             ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                             ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                             ;
; LPM_PIPELINE           ; 0              ; Untyped                             ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                             ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                             ;
; CBXI_PARAMETER         ; lpm_divide_6dm ; Untyped                             ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                             ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                             ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                          ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                        ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                        ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                      ;
+------------------------+----------------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: debug:debug1|lpm_divide:Mod4 ;
+------------------------+----------------+-------------------------------------+
; Parameter Name         ; Value          ; Type                                ;
+------------------------+----------------+-------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                             ;
; LPM_WIDTHD             ; 4              ; Untyped                             ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                             ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                             ;
; LPM_PIPELINE           ; 0              ; Untyped                             ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                             ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                             ;
; CBXI_PARAMETER         ; lpm_divide_l3m ; Untyped                             ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                             ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                             ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                          ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                        ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                        ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                      ;
+------------------------+----------------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: debug:debug1|lpm_divide:Div3 ;
+------------------------+----------------+-------------------------------------+
; Parameter Name         ; Value          ; Type                                ;
+------------------------+----------------+-------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                             ;
; LPM_WIDTHD             ; 20             ; Untyped                             ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                             ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                             ;
; LPM_PIPELINE           ; 0              ; Untyped                             ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                             ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                             ;
; CBXI_PARAMETER         ; lpm_divide_0dm ; Untyped                             ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                             ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                             ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                          ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                        ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                        ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                      ;
+------------------------+----------------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: debug:debug1|lpm_divide:Mod3 ;
+------------------------+----------------+-------------------------------------+
; Parameter Name         ; Value          ; Type                                ;
+------------------------+----------------+-------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                             ;
; LPM_WIDTHD             ; 4              ; Untyped                             ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                             ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                             ;
; LPM_PIPELINE           ; 0              ; Untyped                             ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                             ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                             ;
; CBXI_PARAMETER         ; lpm_divide_l3m ; Untyped                             ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                             ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                             ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                          ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                        ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                        ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                      ;
+------------------------+----------------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: debug:debug1|lpm_divide:Div2 ;
+------------------------+----------------+-------------------------------------+
; Parameter Name         ; Value          ; Type                                ;
+------------------------+----------------+-------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                             ;
; LPM_WIDTHD             ; 24             ; Untyped                             ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                             ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                             ;
; LPM_PIPELINE           ; 0              ; Untyped                             ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                             ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                             ;
; CBXI_PARAMETER         ; lpm_divide_4dm ; Untyped                             ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                             ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                             ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                          ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                        ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                        ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                      ;
+------------------------+----------------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: debug:debug1|lpm_divide:Mod2 ;
+------------------------+----------------+-------------------------------------+
; Parameter Name         ; Value          ; Type                                ;
+------------------------+----------------+-------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                             ;
; LPM_WIDTHD             ; 4              ; Untyped                             ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                             ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                             ;
; LPM_PIPELINE           ; 0              ; Untyped                             ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                             ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                             ;
; CBXI_PARAMETER         ; lpm_divide_l3m ; Untyped                             ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                             ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                             ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                          ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                        ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                        ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                      ;
+------------------------+----------------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: debug:debug1|lpm_divide:Div1 ;
+------------------------+----------------+-------------------------------------+
; Parameter Name         ; Value          ; Type                                ;
+------------------------+----------------+-------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                             ;
; LPM_WIDTHD             ; 27             ; Untyped                             ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                             ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                             ;
; LPM_PIPELINE           ; 0              ; Untyped                             ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                             ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                             ;
; CBXI_PARAMETER         ; lpm_divide_7dm ; Untyped                             ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                             ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                             ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                          ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                        ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                        ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                      ;
+------------------------+----------------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: debug:debug1|lpm_divide:Mod1 ;
+------------------------+----------------+-------------------------------------+
; Parameter Name         ; Value          ; Type                                ;
+------------------------+----------------+-------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                             ;
; LPM_WIDTHD             ; 4              ; Untyped                             ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                             ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                             ;
; LPM_PIPELINE           ; 0              ; Untyped                             ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                             ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                             ;
; CBXI_PARAMETER         ; lpm_divide_l3m ; Untyped                             ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                             ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                             ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                          ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                        ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                        ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                      ;
+------------------------+----------------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: debug:debug1|lpm_divide:Div0 ;
+------------------------+----------------+-------------------------------------+
; Parameter Name         ; Value          ; Type                                ;
+------------------------+----------------+-------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                             ;
; LPM_WIDTHD             ; 30             ; Untyped                             ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                             ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                             ;
; LPM_PIPELINE           ; 0              ; Untyped                             ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                             ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                             ;
; CBXI_PARAMETER         ; lpm_divide_1dm ; Untyped                             ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                             ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                             ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                          ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                        ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                        ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                      ;
+------------------------+----------------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: debug:debug1|lpm_divide:Mod0 ;
+------------------------+----------------+-------------------------------------+
; Parameter Name         ; Value          ; Type                                ;
+------------------------+----------------+-------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                             ;
; LPM_WIDTHD             ; 4              ; Untyped                             ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                             ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                             ;
; LPM_PIPELINE           ; 0              ; Untyped                             ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                             ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                             ;
; CBXI_PARAMETER         ; lpm_divide_l3m ; Untyped                             ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                             ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                             ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                          ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                        ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                        ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                      ;
+------------------------+----------------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                                                                                                ;
+-------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                                                                                               ;
+-------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances                ; 5                                                                                                                                                                   ;
; Entity Instance                           ; memory:memory1|system_ram:system_ram1|altsyncram:altsyncram_component                                                                                               ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                                                                                         ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                  ;
;     -- NUMWORDS_A                         ; 65536                                                                                                                                                               ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                                                                                              ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                   ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                   ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                              ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                        ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                           ;
; Entity Instance                           ; debug:debug1|ascii_master_controller:ascii_master_controller1|vga_controller:controller|double_buffer:buffer|ascii_buffer_1:buffer1|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                                                                                         ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                  ;
;     -- NUMWORDS_A                         ; 8192                                                                                                                                                                ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                        ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                   ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                   ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                              ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                        ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                           ;
; Entity Instance                           ; debug:debug1|ascii_master_controller:ascii_master_controller1|vga_controller:controller|double_buffer:buffer|ascii_buffer_2:buffer2|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                                                                                         ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                  ;
;     -- NUMWORDS_A                         ; 8192                                                                                                                                                                ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                        ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                   ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                   ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                              ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                        ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                           ;
; Entity Instance                           ; debug:debug1|ascii_master_controller:ascii_master_controller1|vga_controller:controller|Char_ROM:rom1|altsyncram:altsyncram_component                               ;
;     -- OPERATION_MODE                     ; ROM                                                                                                                                                                 ;
;     -- WIDTH_A                            ; 8                                                                                                                                                                   ;
;     -- NUMWORDS_A                         ; 1024                                                                                                                                                                ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                        ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                   ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                   ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                              ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                        ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                           ;
; Entity Instance                           ; debug:debug1|ascii_master_controller:ascii_master_controller1|ascii_master:master|altsyncram:altsyncram_component                                                   ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                           ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                  ;
;     -- NUMWORDS_A                         ; 8192                                                                                                                                                                ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                        ;
;     -- WIDTH_B                            ; 32                                                                                                                                                                  ;
;     -- NUMWORDS_B                         ; 8192                                                                                                                                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                              ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                        ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                           ;
+-------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "debug:debug1|ascii_master_controller:ascii_master_controller1|vga_controller:controller|double_buffer:buffer"                                         ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                                                                                      ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; read_data[31] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                          ;
; en            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "debug:debug1|ascii_master_controller:ascii_master_controller1"                                                                                             ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                      ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; ascii_write_en     ; Input  ; Info     ; Stuck at VCC                                                                                                                                 ;
; ascii_input[23..0] ; Input  ; Info     ; Stuck at VCC                                                                                                                                 ;
; SW                 ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; KEY                ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; LEDR               ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 1581                        ;
;     CLR               ; 127                         ;
;     CLR SCLR          ; 10                          ;
;     CLR SLD           ; 1                           ;
;     ENA               ; 221                         ;
;     ENA CLR           ; 1024                        ;
;     ENA CLR SCLR      ; 10                          ;
;     ENA SCLR          ; 32                          ;
;     ENA SCLR SLD      ; 15                          ;
;     ENA SLD           ; 137                         ;
;     plain             ; 4                           ;
; arriav_lcell_comb     ; 9297                        ;
;     arith             ; 3589                        ;
;         0 data inputs ; 599                         ;
;         1 data inputs ; 324                         ;
;         2 data inputs ; 153                         ;
;         3 data inputs ; 1676                        ;
;         4 data inputs ; 802                         ;
;         5 data inputs ; 35                          ;
;     extend            ; 40                          ;
;         7 data inputs ; 40                          ;
;     normal            ; 5582                        ;
;         0 data inputs ; 2                           ;
;         1 data inputs ; 14                          ;
;         2 data inputs ; 1822                        ;
;         3 data inputs ; 882                         ;
;         4 data inputs ; 664                         ;
;         5 data inputs ; 575                         ;
;         6 data inputs ; 1623                        ;
;     shared            ; 86                          ;
;         0 data inputs ; 27                          ;
;         1 data inputs ; 18                          ;
;         2 data inputs ; 34                          ;
;         3 data inputs ; 7                           ;
; boundary_port         ; 54                          ;
; stratixv_ram_block    ; 357                         ;
;                       ;                             ;
; Max LUT depth         ; 59.10                       ;
; Average LUT depth     ; 40.45                       ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:07     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition
    Info: Processing started: Tue May 13 22:47:45 2025
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Processor -c Processor
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 16 of the 20 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file vga_controller/ascii_buffer_1/ascii_buffer_1.v
    Info (12023): Found entity 1: ascii_buffer_1 File: C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/vga_controller/ascii_buffer_1/ascii_buffer_1.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file vga_controller/ascii_buffer_2/ascii_buffer_2.v
    Info (12023): Found entity 1: ascii_buffer_2 File: C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/vga_controller/ascii_buffer_2/ascii_buffer_2.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file vga_controller/ascii_master/ascii_master.v
    Info (12023): Found entity 1: ascii_master File: C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/vga_controller/ascii_master/ascii_master.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file vga_controller/ascii_rom/char_rom.v
    Info (12023): Found entity 1: Char_ROM File: C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/vga_controller/ascii_rom/Char_ROM.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file vga_controller/vga_driver.v
    Info (12023): Found entity 1: vga_driver File: C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/vga_controller/vga_driver.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file vga_controller/vga_controller.v
    Info (12023): Found entity 1: vga_controller File: C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/vga_controller/vga_controller.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file vga_controller/double_buffer.v
    Info (12023): Found entity 1: double_buffer File: C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/vga_controller/double_buffer.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file vga_controller/clock_divider.v
    Info (12023): Found entity 1: clock_divider File: C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/vga_controller/clock_divider.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file vga_controller/ascii_master_controller.v
    Info (12023): Found entity 1: ascii_master_controller File: C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/vga_controller/ascii_master_controller.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file processor.v
    Info (12023): Found entity 1: Processor File: C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/Processor.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file memory/system_ram.v
    Info (12023): Found entity 1: system_ram File: C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/memory/system_ram.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file debug.v
    Info (12023): Found entity 1: debug File: C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/debug.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file alu.v
    Info (12023): Found entity 1: ALU File: C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/ALU.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file memory/memory.v
    Info (12023): Found entity 1: memory File: C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/memory/memory.v Line: 1
Info (12127): Elaborating entity "Processor" for the top level hierarchy
Info (10264): Verilog HDL Case Statement information at Processor.v(168): all case item expressions in this case statement are onehot File: C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/Processor.v Line: 168
Info (10264): Verilog HDL Case Statement information at Processor.v(203): all case item expressions in this case statement are onehot File: C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/Processor.v Line: 203
Warning (10240): Verilog HDL Always Construct warning at Processor.v(343): inferring latch(es) for variable "decoded_mem_op", which holds its previous value in one or more paths through the always construct File: C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/Processor.v Line: 343
Warning (10034): Output port "LEDR" at Processor.v(56) has no driver File: C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/Processor.v Line: 56
Info (10041): Inferred latch for "decoded_mem_op[0]" at Processor.v(343) File: C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/Processor.v Line: 343
Info (10041): Inferred latch for "decoded_mem_op[1]" at Processor.v(343) File: C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/Processor.v Line: 343
Info (10041): Inferred latch for "decoded_mem_op[2]" at Processor.v(343) File: C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/Processor.v Line: 343
Info (10041): Inferred latch for "decoded_mem_op[3]" at Processor.v(343) File: C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/Processor.v Line: 343
Info (10041): Inferred latch for "decoded_mem_op[4]" at Processor.v(343) File: C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/Processor.v Line: 343
Info (10041): Inferred latch for "decoded_mem_op[5]" at Processor.v(343) File: C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/Processor.v Line: 343
Info (10041): Inferred latch for "decoded_mem_op[6]" at Processor.v(343) File: C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/Processor.v Line: 343
Info (10041): Inferred latch for "decoded_mem_op[7]" at Processor.v(343) File: C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/Processor.v Line: 343
Info (12128): Elaborating entity "memory" for hierarchy "memory:memory1" File: C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/Processor.v Line: 557
Warning (10230): Verilog HDL assignment warning at memory.v(33): truncated value with size 32 to match size of target (16) File: C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/memory/memory.v Line: 33
Warning (10230): Verilog HDL assignment warning at memory.v(58): truncated value with size 32 to match size of target (16) File: C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/memory/memory.v Line: 58
Warning (10230): Verilog HDL assignment warning at memory.v(79): truncated value with size 32 to match size of target (16) File: C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/memory/memory.v Line: 79
Warning (10230): Verilog HDL assignment warning at memory.v(88): truncated value with size 32 to match size of target (16) File: C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/memory/memory.v Line: 88
Warning (10230): Verilog HDL assignment warning at memory.v(113): truncated value with size 32 to match size of target (16) File: C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/memory/memory.v Line: 113
Warning (10230): Verilog HDL assignment warning at memory.v(133): truncated value with size 32 to match size of target (16) File: C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/memory/memory.v Line: 133
Warning (10230): Verilog HDL assignment warning at memory.v(158): truncated value with size 32 to match size of target (16) File: C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/memory/memory.v Line: 158
Warning (10230): Verilog HDL assignment warning at memory.v(179): truncated value with size 32 to match size of target (16) File: C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/memory/memory.v Line: 179
Warning (10240): Verilog HDL Always Construct warning at memory.v(27): inferring latch(es) for variable "sys_data_in", which holds its previous value in one or more paths through the always construct File: C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/memory/memory.v Line: 27
Info (10041): Inferred latch for "sys_data_in[0]" at memory.v(27) File: C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/memory/memory.v Line: 27
Info (10041): Inferred latch for "sys_data_in[1]" at memory.v(27) File: C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/memory/memory.v Line: 27
Info (10041): Inferred latch for "sys_data_in[2]" at memory.v(27) File: C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/memory/memory.v Line: 27
Info (10041): Inferred latch for "sys_data_in[3]" at memory.v(27) File: C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/memory/memory.v Line: 27
Info (10041): Inferred latch for "sys_data_in[4]" at memory.v(27) File: C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/memory/memory.v Line: 27
Info (10041): Inferred latch for "sys_data_in[5]" at memory.v(27) File: C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/memory/memory.v Line: 27
Info (10041): Inferred latch for "sys_data_in[6]" at memory.v(27) File: C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/memory/memory.v Line: 27
Info (10041): Inferred latch for "sys_data_in[7]" at memory.v(27) File: C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/memory/memory.v Line: 27
Info (10041): Inferred latch for "sys_data_in[8]" at memory.v(27) File: C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/memory/memory.v Line: 27
Info (10041): Inferred latch for "sys_data_in[9]" at memory.v(27) File: C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/memory/memory.v Line: 27
Info (10041): Inferred latch for "sys_data_in[10]" at memory.v(27) File: C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/memory/memory.v Line: 27
Info (10041): Inferred latch for "sys_data_in[11]" at memory.v(27) File: C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/memory/memory.v Line: 27
Info (10041): Inferred latch for "sys_data_in[12]" at memory.v(27) File: C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/memory/memory.v Line: 27
Info (10041): Inferred latch for "sys_data_in[13]" at memory.v(27) File: C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/memory/memory.v Line: 27
Info (10041): Inferred latch for "sys_data_in[14]" at memory.v(27) File: C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/memory/memory.v Line: 27
Info (10041): Inferred latch for "sys_data_in[15]" at memory.v(27) File: C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/memory/memory.v Line: 27
Info (10041): Inferred latch for "sys_data_in[16]" at memory.v(27) File: C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/memory/memory.v Line: 27
Info (10041): Inferred latch for "sys_data_in[17]" at memory.v(27) File: C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/memory/memory.v Line: 27
Info (10041): Inferred latch for "sys_data_in[18]" at memory.v(27) File: C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/memory/memory.v Line: 27
Info (10041): Inferred latch for "sys_data_in[19]" at memory.v(27) File: C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/memory/memory.v Line: 27
Info (10041): Inferred latch for "sys_data_in[20]" at memory.v(27) File: C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/memory/memory.v Line: 27
Info (10041): Inferred latch for "sys_data_in[21]" at memory.v(27) File: C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/memory/memory.v Line: 27
Info (10041): Inferred latch for "sys_data_in[22]" at memory.v(27) File: C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/memory/memory.v Line: 27
Info (10041): Inferred latch for "sys_data_in[23]" at memory.v(27) File: C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/memory/memory.v Line: 27
Info (10041): Inferred latch for "sys_data_in[24]" at memory.v(27) File: C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/memory/memory.v Line: 27
Info (10041): Inferred latch for "sys_data_in[25]" at memory.v(27) File: C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/memory/memory.v Line: 27
Info (10041): Inferred latch for "sys_data_in[26]" at memory.v(27) File: C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/memory/memory.v Line: 27
Info (10041): Inferred latch for "sys_data_in[27]" at memory.v(27) File: C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/memory/memory.v Line: 27
Info (10041): Inferred latch for "sys_data_in[28]" at memory.v(27) File: C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/memory/memory.v Line: 27
Info (10041): Inferred latch for "sys_data_in[29]" at memory.v(27) File: C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/memory/memory.v Line: 27
Info (10041): Inferred latch for "sys_data_in[30]" at memory.v(27) File: C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/memory/memory.v Line: 27
Info (10041): Inferred latch for "sys_data_in[31]" at memory.v(27) File: C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/memory/memory.v Line: 27
Info (12128): Elaborating entity "system_ram" for hierarchy "memory:memory1|system_ram:system_ram1" File: C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/memory/memory.v Line: 204
Info (12128): Elaborating entity "altsyncram" for hierarchy "memory:memory1|system_ram:system_ram1|altsyncram:altsyncram_component" File: C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/memory/system_ram.v Line: 92
Info (12130): Elaborated megafunction instantiation "memory:memory1|system_ram:system_ram1|altsyncram:altsyncram_component" File: C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/memory/system_ram.v Line: 92
Info (12133): Instantiated megafunction "memory:memory1|system_ram:system_ram1|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/memory/system_ram.v Line: 92
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "./memory/program.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "65536"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "16"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "4"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_sfr1.tdf
    Info (12023): Found entity 1: altsyncram_sfr1 File: C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/db/altsyncram_sfr1.tdf Line: 32
Info (12128): Elaborating entity "altsyncram_sfr1" for hierarchy "memory:memory1|system_ram:system_ram1|altsyncram:altsyncram_component|altsyncram_sfr1:auto_generated" File: c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_dla.tdf
    Info (12023): Found entity 1: decode_dla File: C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/db/decode_dla.tdf Line: 23
Info (12128): Elaborating entity "decode_dla" for hierarchy "memory:memory1|system_ram:system_ram1|altsyncram:altsyncram_component|altsyncram_sfr1:auto_generated|decode_dla:decode3" File: C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/db/altsyncram_sfr1.tdf Line: 45
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_ahb.tdf
    Info (12023): Found entity 1: mux_ahb File: C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/db/mux_ahb.tdf Line: 23
Info (12128): Elaborating entity "mux_ahb" for hierarchy "memory:memory1|system_ram:system_ram1|altsyncram:altsyncram_component|altsyncram_sfr1:auto_generated|mux_ahb:mux2" File: C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/db/altsyncram_sfr1.tdf Line: 47
Info (12128): Elaborating entity "ALU" for hierarchy "ALU:alu1" File: C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/Processor.v Line: 564
Info (12128): Elaborating entity "debug" for hierarchy "debug:debug1" File: C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/Processor.v Line: 703
Info (10264): Verilog HDL Case Statement information at debug.v(113): all case item expressions in this case statement are onehot File: C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/debug.v Line: 113
Warning (10230): Verilog HDL assignment warning at debug.v(129): truncated value with size 32 to match size of target (13) File: C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/debug.v Line: 129
Warning (10762): Verilog HDL Case Statement warning at debug.v(132): can't check case statement for completeness because the case expression has too many possible states File: C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/debug.v Line: 132
Warning (10270): Verilog HDL Case Statement warning at debug.v(132): incomplete case statement has no default case item File: C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/debug.v Line: 132
Warning (10230): Verilog HDL assignment warning at debug.v(175): truncated value with size 32 to match size of target (4) File: C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/debug.v Line: 175
Warning (10230): Verilog HDL assignment warning at debug.v(176): truncated value with size 32 to match size of target (4) File: C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/debug.v Line: 176
Warning (10230): Verilog HDL assignment warning at debug.v(177): truncated value with size 32 to match size of target (4) File: C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/debug.v Line: 177
Warning (10230): Verilog HDL assignment warning at debug.v(178): truncated value with size 32 to match size of target (4) File: C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/debug.v Line: 178
Warning (10230): Verilog HDL assignment warning at debug.v(179): truncated value with size 32 to match size of target (4) File: C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/debug.v Line: 179
Warning (10230): Verilog HDL assignment warning at debug.v(180): truncated value with size 32 to match size of target (4) File: C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/debug.v Line: 180
Warning (10230): Verilog HDL assignment warning at debug.v(181): truncated value with size 32 to match size of target (4) File: C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/debug.v Line: 181
Warning (10230): Verilog HDL assignment warning at debug.v(182): truncated value with size 32 to match size of target (4) File: C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/debug.v Line: 182
Warning (10230): Verilog HDL assignment warning at debug.v(183): truncated value with size 32 to match size of target (4) File: C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/debug.v Line: 183
Warning (10230): Verilog HDL assignment warning at debug.v(184): truncated value with size 32 to match size of target (4) File: C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/debug.v Line: 184
Warning (10762): Verilog HDL Case Statement warning at debug.v(173): can't check case statement for completeness because the case expression has too many possible states File: C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/debug.v Line: 173
Warning (10270): Verilog HDL Case Statement warning at debug.v(173): incomplete case statement has no default case item File: C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/debug.v Line: 173
Warning (10270): Verilog HDL Case Statement warning at debug.v(188): incomplete case statement has no default case item File: C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/debug.v Line: 188
Warning (10240): Verilog HDL Always Construct warning at debug.v(129): inferring latch(es) for variable "current_reg", which holds its previous value in one or more paths through the always construct File: C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/debug.v Line: 129
Warning (10240): Verilog HDL Always Construct warning at debug.v(129): inferring latch(es) for variable "current_digit", which holds its previous value in one or more paths through the always construct File: C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/debug.v Line: 129
Warning (10240): Verilog HDL Always Construct warning at debug.v(129): inferring latch(es) for variable "encoded_digit", which holds its previous value in one or more paths through the always construct File: C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/debug.v Line: 129
Info (10041): Inferred latch for "current_digit[0]" at debug.v(129) File: C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/debug.v Line: 129
Info (10041): Inferred latch for "current_digit[1]" at debug.v(129) File: C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/debug.v Line: 129
Info (10041): Inferred latch for "current_digit[2]" at debug.v(129) File: C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/debug.v Line: 129
Info (10041): Inferred latch for "current_digit[3]" at debug.v(129) File: C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/debug.v Line: 129
Info (10041): Inferred latch for "current_reg[0]" at debug.v(129) File: C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/debug.v Line: 129
Info (10041): Inferred latch for "current_reg[1]" at debug.v(129) File: C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/debug.v Line: 129
Info (10041): Inferred latch for "current_reg[2]" at debug.v(129) File: C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/debug.v Line: 129
Info (10041): Inferred latch for "current_reg[3]" at debug.v(129) File: C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/debug.v Line: 129
Info (10041): Inferred latch for "current_reg[4]" at debug.v(129) File: C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/debug.v Line: 129
Info (10041): Inferred latch for "current_reg[5]" at debug.v(129) File: C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/debug.v Line: 129
Info (10041): Inferred latch for "current_reg[6]" at debug.v(129) File: C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/debug.v Line: 129
Info (10041): Inferred latch for "current_reg[7]" at debug.v(129) File: C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/debug.v Line: 129
Info (10041): Inferred latch for "current_reg[8]" at debug.v(129) File: C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/debug.v Line: 129
Info (10041): Inferred latch for "current_reg[9]" at debug.v(129) File: C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/debug.v Line: 129
Info (10041): Inferred latch for "current_reg[10]" at debug.v(129) File: C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/debug.v Line: 129
Info (10041): Inferred latch for "current_reg[11]" at debug.v(129) File: C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/debug.v Line: 129
Info (10041): Inferred latch for "current_reg[12]" at debug.v(129) File: C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/debug.v Line: 129
Info (10041): Inferred latch for "current_reg[13]" at debug.v(129) File: C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/debug.v Line: 129
Info (10041): Inferred latch for "current_reg[14]" at debug.v(129) File: C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/debug.v Line: 129
Info (10041): Inferred latch for "current_reg[15]" at debug.v(129) File: C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/debug.v Line: 129
Info (10041): Inferred latch for "current_reg[16]" at debug.v(129) File: C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/debug.v Line: 129
Info (10041): Inferred latch for "current_reg[17]" at debug.v(129) File: C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/debug.v Line: 129
Info (10041): Inferred latch for "current_reg[18]" at debug.v(129) File: C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/debug.v Line: 129
Info (10041): Inferred latch for "current_reg[19]" at debug.v(129) File: C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/debug.v Line: 129
Info (10041): Inferred latch for "current_reg[20]" at debug.v(129) File: C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/debug.v Line: 129
Info (10041): Inferred latch for "current_reg[21]" at debug.v(129) File: C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/debug.v Line: 129
Info (10041): Inferred latch for "current_reg[22]" at debug.v(129) File: C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/debug.v Line: 129
Info (10041): Inferred latch for "current_reg[23]" at debug.v(129) File: C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/debug.v Line: 129
Info (10041): Inferred latch for "current_reg[24]" at debug.v(129) File: C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/debug.v Line: 129
Info (10041): Inferred latch for "current_reg[25]" at debug.v(129) File: C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/debug.v Line: 129
Info (10041): Inferred latch for "current_reg[26]" at debug.v(129) File: C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/debug.v Line: 129
Info (10041): Inferred latch for "current_reg[27]" at debug.v(129) File: C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/debug.v Line: 129
Info (10041): Inferred latch for "current_reg[28]" at debug.v(129) File: C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/debug.v Line: 129
Info (10041): Inferred latch for "current_reg[29]" at debug.v(129) File: C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/debug.v Line: 129
Info (10041): Inferred latch for "current_reg[30]" at debug.v(129) File: C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/debug.v Line: 129
Info (12128): Elaborating entity "ascii_master_controller" for hierarchy "debug:debug1|ascii_master_controller:ascii_master_controller1" File: C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/debug.v Line: 228
Info (10264): Verilog HDL Case Statement information at ascii_master_controller.v(170): all case item expressions in this case statement are onehot File: C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/vga_controller/ascii_master_controller.v Line: 170
Info (12128): Elaborating entity "vga_controller" for hierarchy "debug:debug1|ascii_master_controller:ascii_master_controller1|vga_controller:controller" File: C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/vga_controller/ascii_master_controller.v Line: 56
Warning (10230): Verilog HDL assignment warning at vga_controller.v(141): truncated value with size 32 to match size of target (13) File: C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/vga_controller/vga_controller.v Line: 141
Warning (10230): Verilog HDL assignment warning at vga_controller.v(143): truncated value with size 32 to match size of target (10) File: C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/vga_controller/vga_controller.v Line: 143
Info (12128): Elaborating entity "clock_divider" for hierarchy "debug:debug1|ascii_master_controller:ascii_master_controller1|vga_controller:controller|clock_divider:clock" File: C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/vga_controller/vga_controller.v Line: 69
Info (12128): Elaborating entity "vga_driver" for hierarchy "debug:debug1|ascii_master_controller:ascii_master_controller1|vga_controller:controller|vga_driver:driver" File: C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/vga_controller/vga_controller.v Line: 102
Info (12128): Elaborating entity "double_buffer" for hierarchy "debug:debug1|ascii_master_controller:ascii_master_controller1|vga_controller:controller|double_buffer:buffer" File: C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/vga_controller/vga_controller.v Line: 127
Info (10264): Verilog HDL Case Statement information at double_buffer.v(73): all case item expressions in this case statement are onehot File: C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/vga_controller/double_buffer.v Line: 73
Info (10264): Verilog HDL Case Statement information at double_buffer.v(102): all case item expressions in this case statement are onehot File: C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/vga_controller/double_buffer.v Line: 102
Info (12128): Elaborating entity "ascii_buffer_1" for hierarchy "debug:debug1|ascii_master_controller:ascii_master_controller1|vga_controller:controller|double_buffer:buffer|ascii_buffer_1:buffer1" File: C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/vga_controller/double_buffer.v Line: 45
Info (12128): Elaborating entity "altsyncram" for hierarchy "debug:debug1|ascii_master_controller:ascii_master_controller1|vga_controller:controller|double_buffer:buffer|ascii_buffer_1:buffer1|altsyncram:altsyncram_component" File: C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/vga_controller/ascii_buffer_1/ascii_buffer_1.v Line: 86
Info (12130): Elaborated megafunction instantiation "debug:debug1|ascii_master_controller:ascii_master_controller1|vga_controller:controller|double_buffer:buffer|ascii_buffer_1:buffer1|altsyncram:altsyncram_component" File: C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/vga_controller/ascii_buffer_1/ascii_buffer_1.v Line: 86
Info (12133): Instantiated megafunction "debug:debug1|ascii_master_controller:ascii_master_controller1|vga_controller:controller|double_buffer:buffer|ascii_buffer_1:buffer1|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/vga_controller/ascii_buffer_1/ascii_buffer_1.v Line: 86
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "ascii_buffer_1.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "8192"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "DONT_CARE"
    Info (12134): Parameter "widthad_a" = "13"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_o6o1.tdf
    Info (12023): Found entity 1: altsyncram_o6o1 File: C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/db/altsyncram_o6o1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_o6o1" for hierarchy "debug:debug1|ascii_master_controller:ascii_master_controller1|vga_controller:controller|double_buffer:buffer|ascii_buffer_1:buffer1|altsyncram:altsyncram_component|altsyncram_o6o1:auto_generated" File: c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Critical Warning (127005): Memory depth (8192) in the design file differs from memory depth (4800) in the Memory Initialization File "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/vga_controller/ascii_buffer_1/ascii_buffer_1.mif" -- setting initial value for remaining addresses to 0 File: C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/vga_controller/ascii_buffer_1/ascii_buffer_1.v Line: 86
Info (12128): Elaborating entity "ascii_buffer_2" for hierarchy "debug:debug1|ascii_master_controller:ascii_master_controller1|vga_controller:controller|double_buffer:buffer|ascii_buffer_2:buffer2" File: C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/vga_controller/double_buffer.v Line: 54
Info (12128): Elaborating entity "altsyncram" for hierarchy "debug:debug1|ascii_master_controller:ascii_master_controller1|vga_controller:controller|double_buffer:buffer|ascii_buffer_2:buffer2|altsyncram:altsyncram_component" File: C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/vga_controller/ascii_buffer_2/ascii_buffer_2.v Line: 86
Info (12130): Elaborated megafunction instantiation "debug:debug1|ascii_master_controller:ascii_master_controller1|vga_controller:controller|double_buffer:buffer|ascii_buffer_2:buffer2|altsyncram:altsyncram_component" File: C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/vga_controller/ascii_buffer_2/ascii_buffer_2.v Line: 86
Info (12133): Instantiated megafunction "debug:debug1|ascii_master_controller:ascii_master_controller1|vga_controller:controller|double_buffer:buffer|ascii_buffer_2:buffer2|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/vga_controller/ascii_buffer_2/ascii_buffer_2.v Line: 86
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "../ascii_buffer_2/ascii_buffer_2.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "8192"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "DONT_CARE"
    Info (12134): Parameter "widthad_a" = "13"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_6op1.tdf
    Info (12023): Found entity 1: altsyncram_6op1 File: C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/db/altsyncram_6op1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_6op1" for hierarchy "debug:debug1|ascii_master_controller:ascii_master_controller1|vga_controller:controller|double_buffer:buffer|ascii_buffer_2:buffer2|altsyncram:altsyncram_component|altsyncram_6op1:auto_generated" File: c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Critical Warning (127005): Memory depth (8192) in the design file differs from memory depth (4800) in the Memory Initialization File "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/vga_controller/ascii_buffer_2/ascii_buffer_2.mif" -- setting initial value for remaining addresses to 0 File: C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/vga_controller/ascii_buffer_2/ascii_buffer_2.v Line: 86
Info (12128): Elaborating entity "Char_ROM" for hierarchy "debug:debug1|ascii_master_controller:ascii_master_controller1|vga_controller:controller|Char_ROM:rom1" File: C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/vga_controller/vga_controller.v Line: 135
Info (12128): Elaborating entity "altsyncram" for hierarchy "debug:debug1|ascii_master_controller:ascii_master_controller1|vga_controller:controller|Char_ROM:rom1|altsyncram:altsyncram_component" File: C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/vga_controller/ascii_rom/Char_ROM.v Line: 82
Info (12130): Elaborated megafunction instantiation "debug:debug1|ascii_master_controller:ascii_master_controller1|vga_controller:controller|Char_ROM:rom1|altsyncram:altsyncram_component" File: C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/vga_controller/ascii_rom/Char_ROM.v Line: 82
Info (12133): Instantiated megafunction "debug:debug1|ascii_master_controller:ascii_master_controller1|vga_controller:controller|Char_ROM:rom1|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/vga_controller/ascii_rom/Char_ROM.v Line: 82
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "./vga_controller/ascii_rom/ASCII_Encode.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "1024"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "10"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_0dj1.tdf
    Info (12023): Found entity 1: altsyncram_0dj1 File: C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/db/altsyncram_0dj1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_0dj1" for hierarchy "debug:debug1|ascii_master_controller:ascii_master_controller1|vga_controller:controller|Char_ROM:rom1|altsyncram:altsyncram_component|altsyncram_0dj1:auto_generated" File: c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "ascii_master" for hierarchy "debug:debug1|ascii_master_controller:ascii_master_controller1|ascii_master:master" File: C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/vga_controller/ascii_master_controller.v Line: 73
Info (12128): Elaborating entity "altsyncram" for hierarchy "debug:debug1|ascii_master_controller:ascii_master_controller1|ascii_master:master|altsyncram:altsyncram_component" File: C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/vga_controller/ascii_master/ascii_master.v Line: 89
Info (12130): Elaborated megafunction instantiation "debug:debug1|ascii_master_controller:ascii_master_controller1|ascii_master:master|altsyncram:altsyncram_component" File: C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/vga_controller/ascii_master/ascii_master.v Line: 89
Info (12133): Instantiated megafunction "debug:debug1|ascii_master_controller:ascii_master_controller1|ascii_master:master|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/vga_controller/ascii_master/ascii_master.v Line: 89
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "init_file" = "../ascii_master/ascii_master.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "8192"
    Info (12134): Parameter "numwords_b" = "8192"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "widthad_a" = "13"
    Info (12134): Parameter "widthad_b" = "13"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_3p22.tdf
    Info (12023): Found entity 1: altsyncram_3p22 File: C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/db/altsyncram_3p22.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_3p22" for hierarchy "debug:debug1|ascii_master_controller:ascii_master_controller1|ascii_master:master|altsyncram:altsyncram_component|altsyncram_3p22:auto_generated" File: c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Critical Warning (127005): Memory depth (8192) in the design file differs from memory depth (4800) in the Memory Initialization File "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/vga_controller/ascii_master/ascii_master.mif" -- setting initial value for remaining addresses to 0 File: C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/vga_controller/ascii_master/ascii_master.v Line: 89
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "debug:debug1|ascii_master_controller:ascii_master_controller1|vga_controller:controller|double_buffer:buffer|ascii_buffer_2:buffer2|altsyncram:altsyncram_component|altsyncram_6op1:auto_generated|q_a[31]" File: C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/db/altsyncram_6op1.tdf Line: 781
        Warning (14320): Synthesized away node "debug:debug1|ascii_master_controller:ascii_master_controller1|vga_controller:controller|double_buffer:buffer|ascii_buffer_1:buffer1|altsyncram:altsyncram_component|altsyncram_o6o1:auto_generated|q_a[31]" File: C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/db/altsyncram_o6o1.tdf Line: 781
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "debug:debug1|ascii_master_controller:ascii_master_controller1|ascii_master:master|altsyncram:altsyncram_component|altsyncram_3p22:auto_generated|q_b[31]" File: C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/db/altsyncram_3p22.tdf Line: 1061
Info (278001): Inferred 19 megafunctions from design logic
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "debug:debug1|Mod9" File: C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/debug.v Line: 184
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "debug:debug1|Div8" File: C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/debug.v Line: 183
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "debug:debug1|Mod8" File: C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/debug.v Line: 183
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "debug:debug1|Div7" File: C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/debug.v Line: 182
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "debug:debug1|Mod7" File: C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/debug.v Line: 182
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "debug:debug1|Div6" File: C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/debug.v Line: 181
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "debug:debug1|Mod6" File: C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/debug.v Line: 181
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "debug:debug1|Div5" File: C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/debug.v Line: 180
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "debug:debug1|Mod5" File: C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/debug.v Line: 180
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "debug:debug1|Div4" File: C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/debug.v Line: 179
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "debug:debug1|Mod4" File: C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/debug.v Line: 179
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "debug:debug1|Div3" File: C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/debug.v Line: 178
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "debug:debug1|Mod3" File: C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/debug.v Line: 178
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "debug:debug1|Div2" File: C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/debug.v Line: 177
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "debug:debug1|Mod2" File: C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/debug.v Line: 177
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "debug:debug1|Div1" File: C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/debug.v Line: 176
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "debug:debug1|Mod1" File: C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/debug.v Line: 176
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "debug:debug1|Div0" File: C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/debug.v Line: 175
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "debug:debug1|Mod0" File: C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/debug.v Line: 175
Info (12130): Elaborated megafunction instantiation "debug:debug1|lpm_divide:Mod9" File: C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/debug.v Line: 184
Info (12133): Instantiated megafunction "debug:debug1|lpm_divide:Mod9" with the following parameter: File: C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/debug.v Line: 184
    Info (12134): Parameter "LPM_WIDTHN" = "32"
    Info (12134): Parameter "LPM_WIDTHD" = "4"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_l3m.tdf
    Info (12023): Found entity 1: lpm_divide_l3m File: C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/db/lpm_divide_l3m.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_olh.tdf
    Info (12023): Found entity 1: sign_div_unsign_olh File: C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/db/sign_div_unsign_olh.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_mve.tdf
    Info (12023): Found entity 1: alt_u_div_mve File: C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/db/alt_u_div_mve.tdf Line: 23
Info (12130): Elaborated megafunction instantiation "debug:debug1|lpm_divide:Div8" File: C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/debug.v Line: 183
Info (12133): Instantiated megafunction "debug:debug1|lpm_divide:Div8" with the following parameter: File: C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/debug.v Line: 183
    Info (12134): Parameter "LPM_WIDTHN" = "32"
    Info (12134): Parameter "LPM_WIDTHD" = "4"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_ibm.tdf
    Info (12023): Found entity 1: lpm_divide_ibm File: C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/db/lpm_divide_ibm.tdf Line: 25
Info (12130): Elaborated megafunction instantiation "debug:debug1|lpm_divide:Div7" File: C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/debug.v Line: 182
Info (12133): Instantiated megafunction "debug:debug1|lpm_divide:Div7" with the following parameter: File: C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/debug.v Line: 182
    Info (12134): Parameter "LPM_WIDTHN" = "32"
    Info (12134): Parameter "LPM_WIDTHD" = "7"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_lbm.tdf
    Info (12023): Found entity 1: lpm_divide_lbm File: C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/db/lpm_divide_lbm.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_rlh.tdf
    Info (12023): Found entity 1: sign_div_unsign_rlh File: C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/db/sign_div_unsign_rlh.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_sve.tdf
    Info (12023): Found entity 1: alt_u_div_sve File: C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/db/alt_u_div_sve.tdf Line: 23
Info (12130): Elaborated megafunction instantiation "debug:debug1|lpm_divide:Div6" File: C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/debug.v Line: 181
Info (12133): Instantiated megafunction "debug:debug1|lpm_divide:Div6" with the following parameter: File: C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/debug.v Line: 181
    Info (12134): Parameter "LPM_WIDTHN" = "32"
    Info (12134): Parameter "LPM_WIDTHD" = "10"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_vcm.tdf
    Info (12023): Found entity 1: lpm_divide_vcm File: C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/db/lpm_divide_vcm.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_5nh.tdf
    Info (12023): Found entity 1: sign_div_unsign_5nh File: C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/db/sign_div_unsign_5nh.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_g2f.tdf
    Info (12023): Found entity 1: alt_u_div_g2f File: C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/db/alt_u_div_g2f.tdf Line: 23
Info (12130): Elaborated megafunction instantiation "debug:debug1|lpm_divide:Div5" File: C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/debug.v Line: 180
Info (12133): Instantiated megafunction "debug:debug1|lpm_divide:Div5" with the following parameter: File: C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/debug.v Line: 180
    Info (12134): Parameter "LPM_WIDTHN" = "32"
    Info (12134): Parameter "LPM_WIDTHD" = "14"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_3dm.tdf
    Info (12023): Found entity 1: lpm_divide_3dm File: C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/db/lpm_divide_3dm.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_9nh.tdf
    Info (12023): Found entity 1: sign_div_unsign_9nh File: C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/db/sign_div_unsign_9nh.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_o2f.tdf
    Info (12023): Found entity 1: alt_u_div_o2f File: C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/db/alt_u_div_o2f.tdf Line: 23
Info (12130): Elaborated megafunction instantiation "debug:debug1|lpm_divide:Div4" File: C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/debug.v Line: 179
Info (12133): Instantiated megafunction "debug:debug1|lpm_divide:Div4" with the following parameter: File: C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/debug.v Line: 179
    Info (12134): Parameter "LPM_WIDTHN" = "32"
    Info (12134): Parameter "LPM_WIDTHD" = "17"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_6dm.tdf
    Info (12023): Found entity 1: lpm_divide_6dm File: C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/db/lpm_divide_6dm.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_cnh.tdf
    Info (12023): Found entity 1: sign_div_unsign_cnh File: C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/db/sign_div_unsign_cnh.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_u2f.tdf
    Info (12023): Found entity 1: alt_u_div_u2f File: C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/db/alt_u_div_u2f.tdf Line: 23
Info (12130): Elaborated megafunction instantiation "debug:debug1|lpm_divide:Div3" File: C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/debug.v Line: 178
Info (12133): Instantiated megafunction "debug:debug1|lpm_divide:Div3" with the following parameter: File: C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/debug.v Line: 178
    Info (12134): Parameter "LPM_WIDTHN" = "32"
    Info (12134): Parameter "LPM_WIDTHD" = "20"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_0dm.tdf
    Info (12023): Found entity 1: lpm_divide_0dm File: C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/db/lpm_divide_0dm.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_6nh.tdf
    Info (12023): Found entity 1: sign_div_unsign_6nh File: C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/db/sign_div_unsign_6nh.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_i2f.tdf
    Info (12023): Found entity 1: alt_u_div_i2f File: C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/db/alt_u_div_i2f.tdf Line: 23
Info (12130): Elaborated megafunction instantiation "debug:debug1|lpm_divide:Div2" File: C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/debug.v Line: 177
Info (12133): Instantiated megafunction "debug:debug1|lpm_divide:Div2" with the following parameter: File: C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/debug.v Line: 177
    Info (12134): Parameter "LPM_WIDTHN" = "32"
    Info (12134): Parameter "LPM_WIDTHD" = "24"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_4dm.tdf
    Info (12023): Found entity 1: lpm_divide_4dm File: C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/db/lpm_divide_4dm.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_anh.tdf
    Info (12023): Found entity 1: sign_div_unsign_anh File: C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/db/sign_div_unsign_anh.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_q2f.tdf
    Info (12023): Found entity 1: alt_u_div_q2f File: C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/db/alt_u_div_q2f.tdf Line: 23
Info (12130): Elaborated megafunction instantiation "debug:debug1|lpm_divide:Div1" File: C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/debug.v Line: 176
Info (12133): Instantiated megafunction "debug:debug1|lpm_divide:Div1" with the following parameter: File: C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/debug.v Line: 176
    Info (12134): Parameter "LPM_WIDTHN" = "32"
    Info (12134): Parameter "LPM_WIDTHD" = "27"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_7dm.tdf
    Info (12023): Found entity 1: lpm_divide_7dm File: C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/db/lpm_divide_7dm.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_dnh.tdf
    Info (12023): Found entity 1: sign_div_unsign_dnh File: C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/db/sign_div_unsign_dnh.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_03f.tdf
    Info (12023): Found entity 1: alt_u_div_03f File: C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/db/alt_u_div_03f.tdf Line: 23
Info (12130): Elaborated megafunction instantiation "debug:debug1|lpm_divide:Div0" File: C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/debug.v Line: 175
Info (12133): Instantiated megafunction "debug:debug1|lpm_divide:Div0" with the following parameter: File: C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/debug.v Line: 175
    Info (12134): Parameter "LPM_WIDTHN" = "32"
    Info (12134): Parameter "LPM_WIDTHD" = "30"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_1dm.tdf
    Info (12023): Found entity 1: lpm_divide_1dm File: C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/db/lpm_divide_1dm.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_7nh.tdf
    Info (12023): Found entity 1: sign_div_unsign_7nh File: C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/db/sign_div_unsign_7nh.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_k2f.tdf
    Info (12023): Found entity 1: alt_u_div_k2f File: C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/db/alt_u_div_k2f.tdf Line: 23
Warning (12241): 2 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13012): Latch debug:debug1|current_digit[0] has unsafe behavior File: C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/debug.v Line: 129
    Warning (13013): Ports D and ENA on the latch are fed by the same signal debug:debug1|X_coord[31] File: C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/debug.v Line: 113
Warning (13012): Latch debug:debug1|current_reg[0] has unsafe behavior File: C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/debug.v Line: 129
    Warning (13013): Ports D and ENA on the latch are fed by the same signal debug:debug1|Y_coord[31] File: C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/debug.v Line: 113
Warning (13012): Latch debug:debug1|current_digit[1] has unsafe behavior File: C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/debug.v Line: 129
    Warning (13013): Ports D and ENA on the latch are fed by the same signal debug:debug1|X_coord[31] File: C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/debug.v Line: 113
Warning (13012): Latch debug:debug1|current_reg[1] has unsafe behavior File: C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/debug.v Line: 129
    Warning (13013): Ports D and ENA on the latch are fed by the same signal debug:debug1|Y_coord[31] File: C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/debug.v Line: 113
Warning (13012): Latch debug:debug1|current_digit[2] has unsafe behavior File: C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/debug.v Line: 129
    Warning (13013): Ports D and ENA on the latch are fed by the same signal debug:debug1|X_coord[31] File: C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/debug.v Line: 113
Warning (13012): Latch debug:debug1|current_reg[2] has unsafe behavior File: C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/debug.v Line: 129
    Warning (13013): Ports D and ENA on the latch are fed by the same signal debug:debug1|Y_coord[31] File: C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/debug.v Line: 113
Warning (13012): Latch debug:debug1|current_digit[3] has unsafe behavior File: C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/debug.v Line: 129
    Warning (13013): Ports D and ENA on the latch are fed by the same signal debug:debug1|X_coord[31] File: C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/debug.v Line: 113
Warning (13012): Latch debug:debug1|current_reg[3] has unsafe behavior File: C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/debug.v Line: 129
    Warning (13013): Ports D and ENA on the latch are fed by the same signal debug:debug1|Y_coord[31] File: C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/debug.v Line: 113
Warning (13012): Latch debug:debug1|current_reg[4] has unsafe behavior File: C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/debug.v Line: 129
    Warning (13013): Ports D and ENA on the latch are fed by the same signal debug:debug1|Y_coord[31] File: C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/debug.v Line: 113
Warning (13012): Latch debug:debug1|current_reg[7] has unsafe behavior File: C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/debug.v Line: 129
    Warning (13013): Ports D and ENA on the latch are fed by the same signal debug:debug1|Y_coord[31] File: C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/debug.v Line: 113
Warning (13012): Latch debug:debug1|current_reg[10] has unsafe behavior File: C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/debug.v Line: 129
    Warning (13013): Ports D and ENA on the latch are fed by the same signal debug:debug1|Y_coord[31] File: C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/debug.v Line: 113
Warning (13012): Latch debug:debug1|current_reg[14] has unsafe behavior File: C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/debug.v Line: 129
    Warning (13013): Ports D and ENA on the latch are fed by the same signal debug:debug1|Y_coord[31] File: C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/debug.v Line: 113
Warning (13012): Latch debug:debug1|current_reg[17] has unsafe behavior File: C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/debug.v Line: 129
    Warning (13013): Ports D and ENA on the latch are fed by the same signal debug:debug1|Y_coord[31] File: C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/debug.v Line: 113
Warning (13012): Latch debug:debug1|current_reg[20] has unsafe behavior File: C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/debug.v Line: 129
    Warning (13013): Ports D and ENA on the latch are fed by the same signal debug:debug1|Y_coord[31] File: C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/debug.v Line: 113
Warning (13012): Latch debug:debug1|current_reg[24] has unsafe behavior File: C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/debug.v Line: 129
    Warning (13013): Ports D and ENA on the latch are fed by the same signal debug:debug1|Y_coord[31] File: C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/debug.v Line: 113
Warning (13012): Latch debug:debug1|current_reg[27] has unsafe behavior File: C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/debug.v Line: 129
    Warning (13013): Ports D and ENA on the latch are fed by the same signal debug:debug1|Y_coord[31] File: C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/debug.v Line: 113
Warning (13012): Latch debug:debug1|current_reg[30] has unsafe behavior File: C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/debug.v Line: 129
    Warning (13013): Ports D and ENA on the latch are fed by the same signal debug:debug1|Y_coord[31] File: C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/debug.v Line: 113
Warning (13012): Latch debug:debug1|current_reg[5] has unsafe behavior File: C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/debug.v Line: 129
    Warning (13013): Ports D and ENA on the latch are fed by the same signal debug:debug1|Y_coord[31] File: C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/debug.v Line: 113
Warning (13012): Latch debug:debug1|current_reg[8] has unsafe behavior File: C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/debug.v Line: 129
    Warning (13013): Ports D and ENA on the latch are fed by the same signal debug:debug1|Y_coord[31] File: C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/debug.v Line: 113
Warning (13012): Latch debug:debug1|current_reg[11] has unsafe behavior File: C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/debug.v Line: 129
    Warning (13013): Ports D and ENA on the latch are fed by the same signal debug:debug1|Y_coord[31] File: C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/debug.v Line: 113
Warning (13012): Latch debug:debug1|current_reg[15] has unsafe behavior File: C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/debug.v Line: 129
    Warning (13013): Ports D and ENA on the latch are fed by the same signal debug:debug1|Y_coord[31] File: C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/debug.v Line: 113
Warning (13012): Latch debug:debug1|current_reg[18] has unsafe behavior File: C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/debug.v Line: 129
    Warning (13013): Ports D and ENA on the latch are fed by the same signal debug:debug1|Y_coord[31] File: C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/debug.v Line: 113
Warning (13012): Latch debug:debug1|current_reg[21] has unsafe behavior File: C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/debug.v Line: 129
    Warning (13013): Ports D and ENA on the latch are fed by the same signal debug:debug1|Y_coord[31] File: C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/debug.v Line: 113
Warning (13012): Latch debug:debug1|current_reg[25] has unsafe behavior File: C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/debug.v Line: 129
    Warning (13013): Ports D and ENA on the latch are fed by the same signal debug:debug1|Y_coord[31] File: C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/debug.v Line: 113
Warning (13012): Latch debug:debug1|current_reg[28] has unsafe behavior File: C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/debug.v Line: 129
    Warning (13013): Ports D and ENA on the latch are fed by the same signal debug:debug1|Y_coord[31] File: C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/debug.v Line: 113
Warning (13012): Latch debug:debug1|current_reg[6] has unsafe behavior File: C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/debug.v Line: 129
    Warning (13013): Ports D and ENA on the latch are fed by the same signal debug:debug1|Y_coord[31] File: C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/debug.v Line: 113
Warning (13012): Latch debug:debug1|current_reg[9] has unsafe behavior File: C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/debug.v Line: 129
    Warning (13013): Ports D and ENA on the latch are fed by the same signal debug:debug1|Y_coord[31] File: C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/debug.v Line: 113
Warning (13012): Latch debug:debug1|current_reg[12] has unsafe behavior File: C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/debug.v Line: 129
    Warning (13013): Ports D and ENA on the latch are fed by the same signal debug:debug1|Y_coord[31] File: C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/debug.v Line: 113
Warning (13012): Latch debug:debug1|current_reg[16] has unsafe behavior File: C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/debug.v Line: 129
    Warning (13013): Ports D and ENA on the latch are fed by the same signal debug:debug1|Y_coord[31] File: C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/debug.v Line: 113
Warning (13012): Latch debug:debug1|current_reg[19] has unsafe behavior File: C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/debug.v Line: 129
    Warning (13013): Ports D and ENA on the latch are fed by the same signal debug:debug1|Y_coord[31] File: C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/debug.v Line: 113
Warning (13012): Latch debug:debug1|current_reg[22] has unsafe behavior File: C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/debug.v Line: 129
    Warning (13013): Ports D and ENA on the latch are fed by the same signal debug:debug1|Y_coord[31] File: C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/debug.v Line: 113
Warning (13012): Latch debug:debug1|current_reg[26] has unsafe behavior File: C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/debug.v Line: 129
    Warning (13013): Ports D and ENA on the latch are fed by the same signal debug:debug1|Y_coord[31] File: C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/debug.v Line: 113
Warning (13012): Latch debug:debug1|current_reg[29] has unsafe behavior File: C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/debug.v Line: 129
    Warning (13013): Ports D and ENA on the latch are fed by the same signal debug:debug1|Y_coord[31] File: C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/debug.v Line: 113
Warning (13012): Latch debug:debug1|current_reg[13] has unsafe behavior File: C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/debug.v Line: 129
    Warning (13013): Ports D and ENA on the latch are fed by the same signal debug:debug1|Y_coord[31] File: C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/debug.v Line: 113
Warning (13012): Latch debug:debug1|current_reg[23] has unsafe behavior File: C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/debug.v Line: 129
    Warning (13013): Ports D and ENA on the latch are fed by the same signal debug:debug1|Y_coord[31] File: C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/debug.v Line: 113
Warning (13012): Latch memory:memory1|sys_data_in[3] has unsafe behavior File: C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/memory/memory.v Line: 27
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_addr[0] File: C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/Processor.v Line: 203
Warning (13012): Latch memory:memory1|sys_data_in[11] has unsafe behavior File: C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/memory/memory.v Line: 27
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_op[3] File: C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/Processor.v Line: 203
Warning (13012): Latch memory:memory1|sys_data_in[27] has unsafe behavior File: C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/memory/memory.v Line: 27
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_op[3] File: C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/Processor.v Line: 203
Warning (13012): Latch memory:memory1|sys_data_in[19] has unsafe behavior File: C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/memory/memory.v Line: 27
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_op[3] File: C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/Processor.v Line: 203
Warning (13012): Latch decoded_mem_op[1] has unsafe behavior File: C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/Processor.v Line: 343
    Warning (13013): Ports D and ENA on the latch are fed by the same signal current_instruction[6] File: C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/Processor.v Line: 203
Warning (13012): Latch decoded_mem_op[2] has unsafe behavior File: C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/Processor.v Line: 343
    Warning (13013): Ports D and ENA on the latch are fed by the same signal current_instruction[6] File: C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/Processor.v Line: 203
Warning (13012): Latch decoded_mem_op[0] has unsafe behavior File: C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/Processor.v Line: 343
    Warning (13013): Ports D and ENA on the latch are fed by the same signal current_instruction[6] File: C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/Processor.v Line: 203
Warning (13012): Latch decoded_mem_op[3] has unsafe behavior File: C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/Processor.v Line: 343
    Warning (13013): Ports D and ENA on the latch are fed by the same signal current_instruction[6] File: C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/Processor.v Line: 203
Warning (13012): Latch memory:memory1|sys_data_in[18] has unsafe behavior File: C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/memory/memory.v Line: 27
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_op[3] File: C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/Processor.v Line: 203
Warning (13012): Latch memory:memory1|sys_data_in[26] has unsafe behavior File: C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/memory/memory.v Line: 27
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_op[3] File: C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/Processor.v Line: 203
Warning (13012): Latch memory:memory1|sys_data_in[10] has unsafe behavior File: C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/memory/memory.v Line: 27
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_op[3] File: C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/Processor.v Line: 203
Warning (13012): Latch memory:memory1|sys_data_in[2] has unsafe behavior File: C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/memory/memory.v Line: 27
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_op[3] File: C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/Processor.v Line: 203
Warning (13012): Latch memory:memory1|sys_data_in[17] has unsafe behavior File: C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/memory/memory.v Line: 27
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_addr[0] File: C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/Processor.v Line: 203
Warning (13012): Latch memory:memory1|sys_data_in[25] has unsafe behavior File: C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/memory/memory.v Line: 27
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_op[3] File: C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/Processor.v Line: 203
Warning (13012): Latch memory:memory1|sys_data_in[9] has unsafe behavior File: C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/memory/memory.v Line: 27
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_op[3] File: C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/Processor.v Line: 203
Warning (13012): Latch memory:memory1|sys_data_in[1] has unsafe behavior File: C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/memory/memory.v Line: 27
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_op[3] File: C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/Processor.v Line: 203
Warning (13012): Latch memory:memory1|sys_data_in[24] has unsafe behavior File: C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/memory/memory.v Line: 27
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_op[3] File: C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/Processor.v Line: 203
Warning (13012): Latch memory:memory1|sys_data_in[8] has unsafe behavior File: C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/memory/memory.v Line: 27
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_op[3] File: C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/Processor.v Line: 203
Warning (13012): Latch memory:memory1|sys_data_in[16] has unsafe behavior File: C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/memory/memory.v Line: 27
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_op[3] File: C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/Processor.v Line: 203
Warning (13012): Latch memory:memory1|sys_data_in[0] has unsafe behavior File: C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/memory/memory.v Line: 27
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_op[0] File: C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/Processor.v Line: 203
Warning (13012): Latch memory:memory1|sys_data_in[4] has unsafe behavior File: C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/memory/memory.v Line: 27
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_addr[0] File: C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/Processor.v Line: 203
Warning (13012): Latch memory:memory1|sys_data_in[12] has unsafe behavior File: C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/memory/memory.v Line: 27
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_op[3] File: C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/Processor.v Line: 203
Warning (13012): Latch memory:memory1|sys_data_in[28] has unsafe behavior File: C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/memory/memory.v Line: 27
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_op[3] File: C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/Processor.v Line: 203
Warning (13012): Latch memory:memory1|sys_data_in[20] has unsafe behavior File: C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/memory/memory.v Line: 27
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_op[3] File: C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/Processor.v Line: 203
Warning (13012): Latch memory:memory1|sys_data_in[13] has unsafe behavior File: C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/memory/memory.v Line: 27
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_addr[0] File: C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/Processor.v Line: 203
Warning (13012): Latch memory:memory1|sys_data_in[29] has unsafe behavior File: C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/memory/memory.v Line: 27
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_op[3] File: C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/Processor.v Line: 203
Warning (13012): Latch memory:memory1|sys_data_in[31] has unsafe behavior File: C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/memory/memory.v Line: 27
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_op[0] File: C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/Processor.v Line: 203
Warning (13012): Latch memory:memory1|sys_data_in[15] has unsafe behavior File: C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/memory/memory.v Line: 27
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_op[3] File: C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/Processor.v Line: 203
Warning (13012): Latch memory:memory1|sys_data_in[23] has unsafe behavior File: C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/memory/memory.v Line: 27
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_addr[0] File: C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/Processor.v Line: 203
Warning (13012): Latch memory:memory1|sys_data_in[7] has unsafe behavior File: C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/memory/memory.v Line: 27
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_addr[0] File: C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/Processor.v Line: 203
Warning (13012): Latch memory:memory1|sys_data_in[14] has unsafe behavior File: C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/memory/memory.v Line: 27
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_addr[0] File: C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/Processor.v Line: 203
Warning (13012): Latch memory:memory1|sys_data_in[30] has unsafe behavior File: C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/memory/memory.v Line: 27
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_addr[0] File: C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/Processor.v Line: 203
Warning (13012): Latch memory:memory1|sys_data_in[5] has unsafe behavior File: C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/memory/memory.v Line: 27
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_addr[0] File: C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/Processor.v Line: 203
Warning (13012): Latch memory:memory1|sys_data_in[21] has unsafe behavior File: C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/memory/memory.v Line: 27
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_op[3] File: C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/Processor.v Line: 203
Warning (13012): Latch memory:memory1|sys_data_in[22] has unsafe behavior File: C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/memory/memory.v Line: 27
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_addr[0] File: C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/Processor.v Line: 203
Warning (13012): Latch memory:memory1|sys_data_in[6] has unsafe behavior File: C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/memory/memory.v Line: 27
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_addr[0] File: C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/Processor.v Line: 203
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "LEDR[0]" is stuck at GND File: C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/Processor.v Line: 56
    Warning (13410): Pin "LEDR[1]" is stuck at GND File: C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/Processor.v Line: 56
    Warning (13410): Pin "LEDR[2]" is stuck at GND File: C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/Processor.v Line: 56
    Warning (13410): Pin "LEDR[3]" is stuck at GND File: C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/Processor.v Line: 56
    Warning (13410): Pin "LEDR[4]" is stuck at GND File: C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/Processor.v Line: 56
    Warning (13410): Pin "LEDR[5]" is stuck at GND File: C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/Processor.v Line: 56
    Warning (13410): Pin "LEDR[6]" is stuck at GND File: C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/Processor.v Line: 56
    Warning (13410): Pin "LEDR[7]" is stuck at GND File: C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/Processor.v Line: 56
    Warning (13410): Pin "LEDR[8]" is stuck at GND File: C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/Processor.v Line: 56
    Warning (13410): Pin "LEDR[9]" is stuck at GND File: C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/Processor.v Line: 56
    Warning (13410): Pin "VGA_SYNC_N" is stuck at VCC File: C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/Processor.v Line: 81
Info (286030): Timing-Driven Synthesis is running
Info (17049): 49 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/output_files/Processor.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 9 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "KEY[1]" File: C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/Processor.v Line: 53
    Warning (15610): No output dependent on input pin "KEY[2]" File: C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/Processor.v Line: 53
    Warning (15610): No output dependent on input pin "SW[2]" File: C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/Processor.v Line: 65
    Warning (15610): No output dependent on input pin "SW[3]" File: C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/Processor.v Line: 65
    Warning (15610): No output dependent on input pin "SW[4]" File: C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/Processor.v Line: 65
    Warning (15610): No output dependent on input pin "SW[5]" File: C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/Processor.v Line: 65
    Warning (15610): No output dependent on input pin "SW[6]" File: C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/Processor.v Line: 65
    Warning (15610): No output dependent on input pin "SW[7]" File: C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/Processor.v Line: 65
    Warning (15610): No output dependent on input pin "SW[8]" File: C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/Processor.v Line: 65
Info (21057): Implemented 10978 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 15 input pins
    Info (21059): Implemented 39 output pins
    Info (21061): Implemented 10567 logic cells
    Info (21064): Implemented 357 RAM segments
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 208 warnings
    Info: Peak virtual memory: 5146 megabytes
    Info: Processing ended: Tue May 13 22:47:58 2025
    Info: Elapsed time: 00:00:13
    Info: Total CPU time (on all processors): 00:00:06


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/output_files/Processor.map.smsg.


