<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.17"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>OpenPtf: Modules</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">OpenPtf
   &#160;<span id="projectnumber">0.1</span>
   </div>
   <div id="projectbrief">Portable Low Level software platform for MCUs</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.17 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
</div><!-- top -->
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="headertitle">
<div class="title">Modules</div>  </div>
</div><!--header-->
<div class="contents">
<div class="textblock">Here is a list of all modules:</div><div class="directory">
<div class="levels">[detail level <span onclick="javascript:toggleLevel(1);">1</span><span onclick="javascript:toggleLevel(2);">2</span><span onclick="javascript:toggleLevel(3);">3</span><span onclick="javascript:toggleLevel(4);">4</span><span onclick="javascript:toggleLevel(5);">5</span><span onclick="javascript:toggleLevel(6);">6</span><span onclick="javascript:toggleLevel(7);">7</span><span onclick="javascript:toggleLevel(8);">8</span><span onclick="javascript:toggleLevel(9);">9</span><span onclick="javascript:toggleLevel(10);">10</span><span onclick="javascript:toggleLevel(11);">11</span><span onclick="javascript:toggleLevel(12);">12</span><span onclick="javascript:toggleLevel(13);">13</span><span onclick="javascript:toggleLevel(14);">14</span><span onclick="javascript:toggleLevel(15);">15</span><span onclick="javascript:toggleLevel(16);">16</span><span onclick="javascript:toggleLevel(17);">17</span><span onclick="javascript:toggleLevel(18);">18</span>]</div><table class="directory">
<tr id="row_0_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><a class="el" href="group__group_math.html" target="_self">Basic Math Functions</a></td><td class="desc"></td></tr>
<tr id="row_1_"><td class="entry"><span style="width:0px;display:inline-block;">&#160;</span><span id="arr_1_" class="arrow" onclick="toggleFolder('1_')">&#9660;</span><a class="el" href="group__group_fast_math.html" target="_self">Fast Math Functions</a></td><td class="desc">This set of functions provides a fast approximation to sine, cosine, and square root. As compared to most of the other functions in the CMSIS math library, the fast math functions operate on individual values and not arrays. There are separate functions for Q15, Q31, and floating-point data </td></tr>
<tr id="row_1_0_" class="even"><td class="entry"><span style="width:32px;display:inline-block;">&#160;</span><a class="el" href="group___s_q_r_t.html" target="_self">Square Root</a></td><td class="desc">Computes the square root of a number. There are separate functions for Q15, Q31, and floating-point data types. The square root function is computed using the Newton-Raphson algorithm. This is an iterative algorithm of the form: </td></tr>
<tr id="row_2_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><a class="el" href="group__group_cmplx_math.html" target="_self">Complex Math Functions</a></td><td class="desc">This set of functions operates on complex data vectors. The data in the complex arrays is stored in an interleaved fashion (real, imag, real, imag, ...). In the API functions, the number of samples in a complex array refers to the number of complex values; the array contains twice this number of real values </td></tr>
<tr id="row_3_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><a class="el" href="group__group_filters.html" target="_self">Filtering Functions</a></td><td class="desc"></td></tr>
<tr id="row_4_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><a class="el" href="group__group_matrix.html" target="_self">Matrix Functions</a></td><td class="desc">This set of functions provides basic matrix math operations. The functions operate on matrix data structures. For example, the type definition for the floating-point matrix structure is shown below: </td></tr>
<tr id="row_5_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><a class="el" href="group__group_transforms.html" target="_self">Transform Functions</a></td><td class="desc"></td></tr>
<tr id="row_6_"><td class="entry"><span style="width:0px;display:inline-block;">&#160;</span><span id="arr_6_" class="arrow" onclick="toggleFolder('6_')">&#9660;</span><a class="el" href="group__group_controller.html" target="_self">Controller Functions</a></td><td class="desc"></td></tr>
<tr id="row_6_0_" class="even"><td class="entry"><span style="width:32px;display:inline-block;">&#160;</span><a class="el" href="group___p_i_d.html" target="_self">PID Motor Control</a></td><td class="desc">A Proportional Integral Derivative (PID) controller is a generic feedback control loop mechanism widely used in industrial control systems. A PID controller is the most commonly used type of feedback controller </td></tr>
<tr id="row_6_1_"><td class="entry"><span style="width:32px;display:inline-block;">&#160;</span><a class="el" href="group__clarke.html" target="_self">Vector Clarke Transform</a></td><td class="desc">Forward Clarke transform converts the instantaneous stator phases into a two-coordinate time invariant vector. Generally the Clarke transform uses three-phase currents <code>Ia, Ib and Ic</code> to calculate currents in the two-phase orthogonal stator axis <code>Ialpha</code> and <code>Ibeta</code>. When <code>Ialpha</code> is superposed with <code>Ia</code> as shown in the figure below </td></tr>
<tr id="row_6_2_" class="even"><td class="entry"><span style="width:32px;display:inline-block;">&#160;</span><a class="el" href="group__inv__clarke.html" target="_self">Vector Inverse Clarke Transform</a></td><td class="desc">Inverse Clarke transform converts the two-coordinate time invariant vector into instantaneous stator phases </td></tr>
<tr id="row_6_3_"><td class="entry"><span style="width:32px;display:inline-block;">&#160;</span><a class="el" href="group__park.html" target="_self">Vector Park Transform</a></td><td class="desc">Forward Park transform converts the input two-coordinate vector to flux and torque components. The Park transform can be used to realize the transformation of the <code>Ialpha</code> and the <code>Ibeta</code> currents from the stationary to the moving reference frame and control the spatial relationship between the stator vector current and rotor flux vector. If we consider the d axis aligned with the rotor flux, the diagram below shows the current vector and the relationship from the two reference frames: </td></tr>
<tr id="row_6_4_" class="even"><td class="entry"><span style="width:32px;display:inline-block;">&#160;</span><a class="el" href="group__inv__park.html" target="_self">Vector Inverse Park transform</a></td><td class="desc">Inverse Park transform converts the input flux and torque components to two-coordinate vector </td></tr>
<tr id="row_7_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><a class="el" href="group__group_stats.html" target="_self">Statistics Functions</a></td><td class="desc"></td></tr>
<tr id="row_8_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><a class="el" href="group__group_support.html" target="_self">Support Functions</a></td><td class="desc"></td></tr>
<tr id="row_9_"><td class="entry"><span style="width:0px;display:inline-block;">&#160;</span><span id="arr_9_" class="arrow" onclick="toggleFolder('9_')">&#9660;</span><a class="el" href="group__group_interpolation.html" target="_self">Interpolation Functions</a></td><td class="desc">These functions perform 1- and 2-dimensional interpolation of data. Linear interpolation is used for 1-dimensional data and bilinear interpolation is used for 2-dimensional data </td></tr>
<tr id="row_9_0_" class="even"><td class="entry"><span style="width:32px;display:inline-block;">&#160;</span><a class="el" href="group___linear_interpolate.html" target="_self">Linear Interpolation</a></td><td class="desc">Linear interpolation is a method of curve fitting using linear polynomials. Linear interpolation works by effectively drawing a straight line between two neighboring samples and returning the appropriate point along that line </td></tr>
<tr id="row_9_1_"><td class="entry"><span style="width:32px;display:inline-block;">&#160;</span><a class="el" href="group___bilinear_interpolate.html" target="_self">Bilinear Interpolation</a></td><td class="desc">Bilinear interpolation is an extension of linear interpolation applied to a two dimensional grid. The underlying function <code>f(x, y)</code> is sampled on a regular grid and the interpolation process determines values between the grid points. Bilinear interpolation is equivalent to two step linear interpolation, first in the x-dimension and then in the y-dimension. Bilinear interpolation is often used in image processing to rescale images. The CMSIS DSP library provides bilinear interpolation functions for Q7, Q15, Q31, and floating-point data types </td></tr>
<tr id="row_10_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><a class="el" href="group__group_examples.html" target="_self">Examples</a></td><td class="desc"></td></tr>
<tr id="row_11_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><a class="el" href="group___c_m_s_i_s__glob__defs.html" target="_self">CMSIS Global Defines</a></td><td class="desc"><b>IO Type Qualifiers</b> are used </td></tr>
<tr id="row_12_" class="even"><td class="entry"><span style="width:0px;display:inline-block;">&#160;</span><span id="arr_12_" class="arrow" onclick="toggleFolder('12_')">&#9660;</span><a class="el" href="group___c_m_s_i_s__core__register.html" target="_self">Defines and Type Definitions</a></td><td class="desc">Type definitions and defines for Cortex-M processor based devices </td></tr>
<tr id="row_12_0_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span id="arr_12_0_" class="arrow" onclick="toggleFolder('12_0_')">&#9660;</span><a class="el" href="group___c_m_s_i_s___c_o_r_e.html" target="_self">Status and Control Registers</a></td><td class="desc">Core Register type definitions </td></tr>
<tr id="row_12_0_0_" class="even"><td class="entry"><span style="width:32px;display:inline-block;">&#160;</span><span id="arr_12_0_0_" class="arrow" onclick="toggleFolder('12_0_0_')">&#9660;</span><a class="el" href="group___c_m_s_i_s___n_v_i_c.html" target="_self">Nested Vectored Interrupt Controller (NVIC)</a></td><td class="desc">Type definitions for the NVIC Registers </td></tr>
<tr id="row_12_0_0_0_"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><span id="arr_12_0_0_0_" class="arrow" onclick="toggleFolder('12_0_0_0_')">&#9660;</span><a class="el" href="group___c_m_s_i_s___s_c_b.html" target="_self">System Control Block (SCB)</a></td><td class="desc">Type definitions for the System Control Block Registers </td></tr>
<tr id="row_12_0_0_0_0_" class="even"><td class="entry"><span style="width:64px;display:inline-block;">&#160;</span><span id="arr_12_0_0_0_0_" class="arrow" onclick="toggleFolder('12_0_0_0_0_')">&#9660;</span><a class="el" href="group___c_m_s_i_s___sys_tick.html" target="_self">System Tick Timer (SysTick)</a></td><td class="desc">Type definitions for the System Timer Registers </td></tr>
<tr id="row_12_0_0_0_0_0_"><td class="entry"><span style="width:80px;display:inline-block;">&#160;</span><span id="arr_12_0_0_0_0_0_" class="arrow" onclick="toggleFolder('12_0_0_0_0_0_')">&#9660;</span><a class="el" href="group___c_m_s_i_s___core_debug.html" target="_self">Core Debug Registers (CoreDebug)</a></td><td class="desc">Cortex-M0 Core Debug Registers (DCB registers, SHCSR, and DFSR) are only accessible over DAP and not via processor. Therefore they are not covered by the Cortex-M0 header file </td></tr>
<tr id="row_12_0_0_0_0_0_0_" class="even"><td class="entry"><span style="width:96px;display:inline-block;">&#160;</span><span id="arr_12_0_0_0_0_0_0_" class="arrow" onclick="toggleFolder('12_0_0_0_0_0_0_')">&#9660;</span><a class="el" href="group___c_m_s_i_s__core__bitfield.html" target="_self">Core register bit field macros</a></td><td class="desc">Macros for use with bit field definitions (xxx_Pos, xxx_Msk) </td></tr>
<tr id="row_12_0_0_0_0_0_0_0_"><td class="entry"><span style="width:112px;display:inline-block;">&#160;</span><span id="arr_12_0_0_0_0_0_0_0_" class="arrow" onclick="toggleFolder('12_0_0_0_0_0_0_0_')">&#9660;</span><a class="el" href="group___c_m_s_i_s__core__base.html" target="_self">Core Definitions</a></td><td class="desc">Definitions for base addresses, unions, and structures </td></tr>
<tr id="row_12_0_0_0_0_0_0_0_0_" class="even"><td class="entry"><span style="width:128px;display:inline-block;">&#160;</span><span id="arr_12_0_0_0_0_0_0_0_0_" class="arrow" onclick="toggleFolder('12_0_0_0_0_0_0_0_0_')">&#9660;</span><a class="el" href="group___c_m_s_i_s___core___function_interface.html" target="_self">Functions and Instructions Reference</a></td><td class="desc"></td></tr>
<tr id="row_12_0_0_0_0_0_0_0_0_0_"><td class="entry"><span style="width:144px;display:inline-block;">&#160;</span><span id="arr_12_0_0_0_0_0_0_0_0_0_" class="arrow" onclick="toggleFolder('12_0_0_0_0_0_0_0_0_0_')">&#9660;</span><a class="el" href="group___c_m_s_i_s___core___reg_acc_functions.html" target="_self">CMSIS Core Register Access Functions</a></td><td class="desc"></td></tr>
<tr id="row_12_0_0_0_0_0_0_0_0_0_0_" class="even"><td class="entry"><span style="width:160px;display:inline-block;">&#160;</span><span id="arr_12_0_0_0_0_0_0_0_0_0_0_" class="arrow" onclick="toggleFolder('12_0_0_0_0_0_0_0_0_0_0_')">&#9658;</span><a class="el" href="group___c_m_s_i_s___core___instruction_interface.html" target="_self">CMSIS Core Instruction Interface</a></td><td class="desc">Access to dedicated instructions </td></tr>
<tr id="row_12_0_0_0_0_0_0_0_0_0_0_0_" style="display:none;"><td class="entry"><span style="width:192px;display:inline-block;">&#160;</span><a class="el" href="group___c_m_s_i_s___s_i_m_d__intrinsics.html" target="_self">CMSIS SIMD Intrinsics</a></td><td class="desc">Access to dedicated SIMD instructions </td></tr>
<tr id="row_12_0_0_0_0_0_0_0_0_1_"><td class="entry"><span style="width:144px;display:inline-block;">&#160;</span><span id="arr_12_0_0_0_0_0_0_0_0_1_" class="arrow" onclick="toggleFolder('12_0_0_0_0_0_0_0_0_1_')">&#9660;</span><a class="el" href="group___c_m_s_i_s___core___n_v_i_c_functions.html" target="_self">NVIC Functions</a></td><td class="desc">Functions that manage interrupts and exceptions via the NVIC </td></tr>
<tr id="row_12_0_0_0_0_0_0_0_0_1_0_" class="even"><td class="entry"><span style="width:160px;display:inline-block;">&#160;</span><span id="arr_12_0_0_0_0_0_0_0_0_1_0_" class="arrow" onclick="toggleFolder('12_0_0_0_0_0_0_0_0_1_0_')">&#9658;</span><a class="el" href="group___c_m_s_i_s___core___sys_tick_functions.html" target="_self">SysTick Functions</a></td><td class="desc">Functions that configure the System </td></tr>
<tr id="row_12_0_0_0_0_0_0_0_0_1_0_0_" style="display:none;"><td class="entry"><span style="width:192px;display:inline-block;">&#160;</span><a class="el" href="group___c_m_s_i_s__core___debug_functions.html" target="_self">ITM Functions</a></td><td class="desc">Functions that access the ITM debug interface </td></tr>
<tr id="row_12_0_0_0_0_0_0_0_0_1_1_"><td class="entry"><span style="width:160px;display:inline-block;">&#160;</span><span id="arr_12_0_0_0_0_0_0_0_0_1_1_" class="arrow" onclick="toggleFolder('12_0_0_0_0_0_0_0_0_1_1_')">&#9658;</span><a class="el" href="group___c_m_s_i_s___core___fpu_functions.html" target="_self">FPU Functions</a></td><td class="desc">Function that provides FPU type </td></tr>
<tr id="row_12_0_0_0_0_0_0_0_0_1_1_0_" class="even" style="display:none;"><td class="entry"><span style="width:176px;display:inline-block;">&#160;</span><span id="arr_12_0_0_0_0_0_0_0_0_1_1_0_" class="arrow" onclick="toggleFolder('12_0_0_0_0_0_0_0_0_1_1_0_')">&#9658;</span><a class="el" href="group___c_m_s_i_s___core___cache_functions.html" target="_self">Cache Functions</a></td><td class="desc">Functions that configure Instruction and Data cache </td></tr>
<tr id="row_12_0_0_0_0_0_0_0_0_1_1_0_0_" class="even" style="display:none;"><td class="entry"><span style="width:192px;display:inline-block;">&#160;</span><span id="arr_12_0_0_0_0_0_0_0_0_1_1_0_0_" class="arrow" onclick="toggleFolder('12_0_0_0_0_0_0_0_0_1_1_0_0_')">&#9658;</span><a class="el" href="group___c_m_s_i_s___core___sys_tick_functions.html" target="_self">SysTick Functions</a></td><td class="desc">Functions that configure the System </td></tr>
<tr id="row_12_0_0_0_0_0_0_0_0_1_1_0_0_0_" class="even" style="display:none;"><td class="entry"><span style="width:224px;display:inline-block;">&#160;</span><a class="el" href="group___c_m_s_i_s__core___debug_functions.html" target="_self">ITM Functions</a></td><td class="desc">Functions that access the ITM debug interface </td></tr>
<tr id="row_12_0_0_0_0_0_0_0_1_" class="even"><td class="entry"><span style="width:128px;display:inline-block;">&#160;</span><span id="arr_12_0_0_0_0_0_0_0_1_" class="arrow" onclick="toggleFolder('12_0_0_0_0_0_0_0_1_')">&#9660;</span><a class="el" href="group___c_m_s_i_s___core___n_v_i_c_functions.html" target="_self">NVIC Functions</a></td><td class="desc">Functions that manage interrupts and exceptions via the NVIC </td></tr>
<tr id="row_12_0_0_0_0_0_0_0_1_0_"><td class="entry"><span style="width:144px;display:inline-block;">&#160;</span><span id="arr_12_0_0_0_0_0_0_0_1_0_" class="arrow" onclick="toggleFolder('12_0_0_0_0_0_0_0_1_0_')">&#9660;</span><a class="el" href="group___c_m_s_i_s___core___sys_tick_functions.html" target="_self">SysTick Functions</a></td><td class="desc">Functions that configure the System </td></tr>
<tr id="row_12_0_0_0_0_0_0_0_1_0_0_" class="even"><td class="entry"><span style="width:176px;display:inline-block;">&#160;</span><a class="el" href="group___c_m_s_i_s__core___debug_functions.html" target="_self">ITM Functions</a></td><td class="desc">Functions that access the ITM debug interface </td></tr>
<tr id="row_12_0_0_0_0_0_0_0_1_1_"><td class="entry"><span style="width:144px;display:inline-block;">&#160;</span><span id="arr_12_0_0_0_0_0_0_0_1_1_" class="arrow" onclick="toggleFolder('12_0_0_0_0_0_0_0_1_1_')">&#9660;</span><a class="el" href="group___c_m_s_i_s___core___fpu_functions.html" target="_self">FPU Functions</a></td><td class="desc">Function that provides FPU type </td></tr>
<tr id="row_12_0_0_0_0_0_0_0_1_1_0_" class="even"><td class="entry"><span style="width:160px;display:inline-block;">&#160;</span><span id="arr_12_0_0_0_0_0_0_0_1_1_0_" class="arrow" onclick="toggleFolder('12_0_0_0_0_0_0_0_1_1_0_')">&#9658;</span><a class="el" href="group___c_m_s_i_s___core___cache_functions.html" target="_self">Cache Functions</a></td><td class="desc">Functions that configure Instruction and Data cache </td></tr>
<tr id="row_12_0_0_0_0_0_0_0_1_1_0_0_" style="display:none;"><td class="entry"><span style="width:176px;display:inline-block;">&#160;</span><span id="arr_12_0_0_0_0_0_0_0_1_1_0_0_" class="arrow" onclick="toggleFolder('12_0_0_0_0_0_0_0_1_1_0_0_')">&#9658;</span><a class="el" href="group___c_m_s_i_s___core___sys_tick_functions.html" target="_self">SysTick Functions</a></td><td class="desc">Functions that configure the System </td></tr>
<tr id="row_12_0_0_0_0_0_0_0_1_1_0_0_0_" style="display:none;"><td class="entry"><span style="width:208px;display:inline-block;">&#160;</span><a class="el" href="group___c_m_s_i_s__core___debug_functions.html" target="_self">ITM Functions</a></td><td class="desc">Functions that access the ITM debug interface </td></tr>
<tr id="row_12_0_0_0_0_1_"><td class="entry"><span style="width:80px;display:inline-block;">&#160;</span><span id="arr_12_0_0_0_0_1_" class="arrow" onclick="toggleFolder('12_0_0_0_0_1_')">&#9660;</span><a class="el" href="group___c_m_s_i_s___i_t_m.html" target="_self">Instrumentation Trace Macrocell (ITM)</a></td><td class="desc">Type definitions for the Instrumentation Trace Macrocell (ITM) </td></tr>
<tr id="row_12_0_0_0_0_1_0_" class="even"><td class="entry"><span style="width:96px;display:inline-block;">&#160;</span><span id="arr_12_0_0_0_0_1_0_" class="arrow" onclick="toggleFolder('12_0_0_0_0_1_0_')">&#9660;</span><a class="el" href="group___c_m_s_i_s___d_w_t.html" target="_self">Data Watchpoint and Trace (DWT)</a></td><td class="desc">Type definitions for the Data Watchpoint and Trace (DWT) </td></tr>
<tr id="row_12_0_0_0_0_1_0_0_"><td class="entry"><span style="width:112px;display:inline-block;">&#160;</span><span id="arr_12_0_0_0_0_1_0_0_" class="arrow" onclick="toggleFolder('12_0_0_0_0_1_0_0_')">&#9660;</span><a class="el" href="group___c_m_s_i_s___t_p_i.html" target="_self">Trace Port Interface (TPI)</a></td><td class="desc">Type definitions for the Trace Port Interface (TPI) </td></tr>
<tr id="row_12_0_0_0_0_1_0_0_0_" class="even"><td class="entry"><span style="width:128px;display:inline-block;">&#160;</span><span id="arr_12_0_0_0_0_1_0_0_0_" class="arrow" onclick="toggleFolder('12_0_0_0_0_1_0_0_0_')">&#9660;</span><a class="el" href="group___c_m_s_i_s___core_debug.html" target="_self">Core Debug Registers (CoreDebug)</a></td><td class="desc">Cortex-M0 Core Debug Registers (DCB registers, SHCSR, and DFSR) are only accessible over DAP and not via processor. Therefore they are not covered by the Cortex-M0 header file </td></tr>
<tr id="row_12_0_0_0_0_1_0_0_0_0_"><td class="entry"><span style="width:144px;display:inline-block;">&#160;</span><span id="arr_12_0_0_0_0_1_0_0_0_0_" class="arrow" onclick="toggleFolder('12_0_0_0_0_1_0_0_0_0_')">&#9660;</span><a class="el" href="group___c_m_s_i_s__core__bitfield.html" target="_self">Core register bit field macros</a></td><td class="desc">Macros for use with bit field definitions (xxx_Pos, xxx_Msk) </td></tr>
<tr id="row_12_0_0_0_0_1_0_0_0_0_0_" class="even"><td class="entry"><span style="width:160px;display:inline-block;">&#160;</span><span id="arr_12_0_0_0_0_1_0_0_0_0_0_" class="arrow" onclick="toggleFolder('12_0_0_0_0_1_0_0_0_0_0_')">&#9658;</span><a class="el" href="group___c_m_s_i_s__core__base.html" target="_self">Core Definitions</a></td><td class="desc">Definitions for base addresses, unions, and structures </td></tr>
<tr id="row_12_0_0_0_0_1_0_0_0_0_0_0_" style="display:none;"><td class="entry"><span style="width:176px;display:inline-block;">&#160;</span><span id="arr_12_0_0_0_0_1_0_0_0_0_0_0_" class="arrow" onclick="toggleFolder('12_0_0_0_0_1_0_0_0_0_0_0_')">&#9658;</span><a class="el" href="group___c_m_s_i_s___core___function_interface.html" target="_self">Functions and Instructions Reference</a></td><td class="desc"></td></tr>
<tr id="row_12_0_0_0_0_1_0_0_0_0_0_0_0_" style="display:none;"><td class="entry"><span style="width:192px;display:inline-block;">&#160;</span><span id="arr_12_0_0_0_0_1_0_0_0_0_0_0_0_" class="arrow" onclick="toggleFolder('12_0_0_0_0_1_0_0_0_0_0_0_0_')">&#9658;</span><a class="el" href="group___c_m_s_i_s___core___reg_acc_functions.html" target="_self">CMSIS Core Register Access Functions</a></td><td class="desc"></td></tr>
<tr id="row_12_0_0_0_0_1_0_0_0_0_0_0_0_0_" style="display:none;"><td class="entry"><span style="width:208px;display:inline-block;">&#160;</span><span id="arr_12_0_0_0_0_1_0_0_0_0_0_0_0_0_" class="arrow" onclick="toggleFolder('12_0_0_0_0_1_0_0_0_0_0_0_0_0_')">&#9658;</span><a class="el" href="group___c_m_s_i_s___core___instruction_interface.html" target="_self">CMSIS Core Instruction Interface</a></td><td class="desc">Access to dedicated instructions </td></tr>
<tr id="row_12_0_0_0_0_1_0_0_0_0_0_0_0_0_0_" style="display:none;"><td class="entry"><span style="width:240px;display:inline-block;">&#160;</span><a class="el" href="group___c_m_s_i_s___s_i_m_d__intrinsics.html" target="_self">CMSIS SIMD Intrinsics</a></td><td class="desc">Access to dedicated SIMD instructions </td></tr>
<tr id="row_12_0_0_0_0_1_0_0_0_0_0_0_1_" style="display:none;"><td class="entry"><span style="width:192px;display:inline-block;">&#160;</span><span id="arr_12_0_0_0_0_1_0_0_0_0_0_0_1_" class="arrow" onclick="toggleFolder('12_0_0_0_0_1_0_0_0_0_0_0_1_')">&#9658;</span><a class="el" href="group___c_m_s_i_s___core___n_v_i_c_functions.html" target="_self">NVIC Functions</a></td><td class="desc">Functions that manage interrupts and exceptions via the NVIC </td></tr>
<tr id="row_12_0_0_0_0_1_0_0_0_0_0_0_1_0_" style="display:none;"><td class="entry"><span style="width:208px;display:inline-block;">&#160;</span><span id="arr_12_0_0_0_0_1_0_0_0_0_0_0_1_0_" class="arrow" onclick="toggleFolder('12_0_0_0_0_1_0_0_0_0_0_0_1_0_')">&#9658;</span><a class="el" href="group___c_m_s_i_s___core___sys_tick_functions.html" target="_self">SysTick Functions</a></td><td class="desc">Functions that configure the System </td></tr>
<tr id="row_12_0_0_0_0_1_0_0_0_0_0_0_1_0_0_" style="display:none;"><td class="entry"><span style="width:240px;display:inline-block;">&#160;</span><a class="el" href="group___c_m_s_i_s__core___debug_functions.html" target="_self">ITM Functions</a></td><td class="desc">Functions that access the ITM debug interface </td></tr>
<tr id="row_12_0_0_0_0_1_0_0_0_0_0_0_1_1_" style="display:none;"><td class="entry"><span style="width:208px;display:inline-block;">&#160;</span><span id="arr_12_0_0_0_0_1_0_0_0_0_0_0_1_1_" class="arrow" onclick="toggleFolder('12_0_0_0_0_1_0_0_0_0_0_0_1_1_')">&#9658;</span><a class="el" href="group___c_m_s_i_s___core___fpu_functions.html" target="_self">FPU Functions</a></td><td class="desc">Function that provides FPU type </td></tr>
<tr id="row_12_0_0_0_0_1_0_0_0_0_0_0_1_1_0_" style="display:none;"><td class="entry"><span style="width:224px;display:inline-block;">&#160;</span><span id="arr_12_0_0_0_0_1_0_0_0_0_0_0_1_1_0_" class="arrow" onclick="toggleFolder('12_0_0_0_0_1_0_0_0_0_0_0_1_1_0_')">&#9658;</span><a class="el" href="group___c_m_s_i_s___core___cache_functions.html" target="_self">Cache Functions</a></td><td class="desc">Functions that configure Instruction and Data cache </td></tr>
<tr id="row_12_0_0_0_0_1_0_0_0_0_0_0_1_1_0_0_" style="display:none;"><td class="entry"><span style="width:240px;display:inline-block;">&#160;</span><span id="arr_12_0_0_0_0_1_0_0_0_0_0_0_1_1_0_0_" class="arrow" onclick="toggleFolder('12_0_0_0_0_1_0_0_0_0_0_0_1_1_0_0_')">&#9658;</span><a class="el" href="group___c_m_s_i_s___core___sys_tick_functions.html" target="_self">SysTick Functions</a></td><td class="desc">Functions that configure the System </td></tr>
<tr id="row_12_0_0_0_0_1_0_0_0_0_0_0_1_1_0_0_0_" style="display:none;"><td class="entry"><span style="width:272px;display:inline-block;">&#160;</span><a class="el" href="group___c_m_s_i_s__core___debug_functions.html" target="_self">ITM Functions</a></td><td class="desc">Functions that access the ITM debug interface </td></tr>
<tr id="row_12_0_0_0_0_1_0_0_0_0_0_1_" style="display:none;"><td class="entry"><span style="width:176px;display:inline-block;">&#160;</span><span id="arr_12_0_0_0_0_1_0_0_0_0_0_1_" class="arrow" onclick="toggleFolder('12_0_0_0_0_1_0_0_0_0_0_1_')">&#9658;</span><a class="el" href="group___c_m_s_i_s___core___n_v_i_c_functions.html" target="_self">NVIC Functions</a></td><td class="desc">Functions that manage interrupts and exceptions via the NVIC </td></tr>
<tr id="row_12_0_0_0_0_1_0_0_0_0_0_1_0_" style="display:none;"><td class="entry"><span style="width:192px;display:inline-block;">&#160;</span><span id="arr_12_0_0_0_0_1_0_0_0_0_0_1_0_" class="arrow" onclick="toggleFolder('12_0_0_0_0_1_0_0_0_0_0_1_0_')">&#9658;</span><a class="el" href="group___c_m_s_i_s___core___sys_tick_functions.html" target="_self">SysTick Functions</a></td><td class="desc">Functions that configure the System </td></tr>
<tr id="row_12_0_0_0_0_1_0_0_0_0_0_1_0_0_" style="display:none;"><td class="entry"><span style="width:224px;display:inline-block;">&#160;</span><a class="el" href="group___c_m_s_i_s__core___debug_functions.html" target="_self">ITM Functions</a></td><td class="desc">Functions that access the ITM debug interface </td></tr>
<tr id="row_12_0_0_0_0_1_0_0_0_0_0_1_1_" style="display:none;"><td class="entry"><span style="width:192px;display:inline-block;">&#160;</span><span id="arr_12_0_0_0_0_1_0_0_0_0_0_1_1_" class="arrow" onclick="toggleFolder('12_0_0_0_0_1_0_0_0_0_0_1_1_')">&#9658;</span><a class="el" href="group___c_m_s_i_s___core___fpu_functions.html" target="_self">FPU Functions</a></td><td class="desc">Function that provides FPU type </td></tr>
<tr id="row_12_0_0_0_0_1_0_0_0_0_0_1_1_0_" style="display:none;"><td class="entry"><span style="width:208px;display:inline-block;">&#160;</span><span id="arr_12_0_0_0_0_1_0_0_0_0_0_1_1_0_" class="arrow" onclick="toggleFolder('12_0_0_0_0_1_0_0_0_0_0_1_1_0_')">&#9658;</span><a class="el" href="group___c_m_s_i_s___core___cache_functions.html" target="_self">Cache Functions</a></td><td class="desc">Functions that configure Instruction and Data cache </td></tr>
<tr id="row_12_0_0_0_0_1_0_0_0_0_0_1_1_0_0_" style="display:none;"><td class="entry"><span style="width:224px;display:inline-block;">&#160;</span><span id="arr_12_0_0_0_0_1_0_0_0_0_0_1_1_0_0_" class="arrow" onclick="toggleFolder('12_0_0_0_0_1_0_0_0_0_0_1_1_0_0_')">&#9658;</span><a class="el" href="group___c_m_s_i_s___core___sys_tick_functions.html" target="_self">SysTick Functions</a></td><td class="desc">Functions that configure the System </td></tr>
<tr id="row_12_0_0_0_0_1_0_0_0_0_0_1_1_0_0_0_" style="display:none;"><td class="entry"><span style="width:256px;display:inline-block;">&#160;</span><a class="el" href="group___c_m_s_i_s__core___debug_functions.html" target="_self">ITM Functions</a></td><td class="desc">Functions that access the ITM debug interface </td></tr>
<tr id="row_12_0_0_0_1_"><td class="entry"><span style="width:64px;display:inline-block;">&#160;</span><span id="arr_12_0_0_0_1_" class="arrow" onclick="toggleFolder('12_0_0_0_1_')">&#9660;</span><a class="el" href="group___c_m_s_i_s___s_cn_s_c_b.html" target="_self">System Controls not in SCB (SCnSCB)</a></td><td class="desc">Type definitions for the System Control and ID Register not in the SCB </td></tr>
<tr id="row_12_0_0_0_1_0_" class="even"><td class="entry"><span style="width:80px;display:inline-block;">&#160;</span><span id="arr_12_0_0_0_1_0_" class="arrow" onclick="toggleFolder('12_0_0_0_1_0_')">&#9660;</span><a class="el" href="group___c_m_s_i_s___sys_tick.html" target="_self">System Tick Timer (SysTick)</a></td><td class="desc">Type definitions for the System Timer Registers </td></tr>
<tr id="row_12_0_0_0_1_0_0_"><td class="entry"><span style="width:96px;display:inline-block;">&#160;</span><span id="arr_12_0_0_0_1_0_0_" class="arrow" onclick="toggleFolder('12_0_0_0_1_0_0_')">&#9660;</span><a class="el" href="group___c_m_s_i_s___core_debug.html" target="_self">Core Debug Registers (CoreDebug)</a></td><td class="desc">Cortex-M0 Core Debug Registers (DCB registers, SHCSR, and DFSR) are only accessible over DAP and not via processor. Therefore they are not covered by the Cortex-M0 header file </td></tr>
<tr id="row_12_0_0_0_1_0_0_0_" class="even"><td class="entry"><span style="width:112px;display:inline-block;">&#160;</span><span id="arr_12_0_0_0_1_0_0_0_" class="arrow" onclick="toggleFolder('12_0_0_0_1_0_0_0_')">&#9660;</span><a class="el" href="group___c_m_s_i_s__core__bitfield.html" target="_self">Core register bit field macros</a></td><td class="desc">Macros for use with bit field definitions (xxx_Pos, xxx_Msk) </td></tr>
<tr id="row_12_0_0_0_1_0_0_0_0_"><td class="entry"><span style="width:128px;display:inline-block;">&#160;</span><span id="arr_12_0_0_0_1_0_0_0_0_" class="arrow" onclick="toggleFolder('12_0_0_0_1_0_0_0_0_')">&#9660;</span><a class="el" href="group___c_m_s_i_s__core__base.html" target="_self">Core Definitions</a></td><td class="desc">Definitions for base addresses, unions, and structures </td></tr>
<tr id="row_12_0_0_0_1_0_0_0_0_0_" class="even"><td class="entry"><span style="width:144px;display:inline-block;">&#160;</span><span id="arr_12_0_0_0_1_0_0_0_0_0_" class="arrow" onclick="toggleFolder('12_0_0_0_1_0_0_0_0_0_')">&#9660;</span><a class="el" href="group___c_m_s_i_s___core___function_interface.html" target="_self">Functions and Instructions Reference</a></td><td class="desc"></td></tr>
<tr id="row_12_0_0_0_1_0_0_0_0_0_0_"><td class="entry"><span style="width:160px;display:inline-block;">&#160;</span><span id="arr_12_0_0_0_1_0_0_0_0_0_0_" class="arrow" onclick="toggleFolder('12_0_0_0_1_0_0_0_0_0_0_')">&#9658;</span><a class="el" href="group___c_m_s_i_s___core___reg_acc_functions.html" target="_self">CMSIS Core Register Access Functions</a></td><td class="desc"></td></tr>
<tr id="row_12_0_0_0_1_0_0_0_0_0_0_0_" class="even" style="display:none;"><td class="entry"><span style="width:176px;display:inline-block;">&#160;</span><span id="arr_12_0_0_0_1_0_0_0_0_0_0_0_" class="arrow" onclick="toggleFolder('12_0_0_0_1_0_0_0_0_0_0_0_')">&#9658;</span><a class="el" href="group___c_m_s_i_s___core___instruction_interface.html" target="_self">CMSIS Core Instruction Interface</a></td><td class="desc">Access to dedicated instructions </td></tr>
<tr id="row_12_0_0_0_1_0_0_0_0_0_0_0_0_" class="even" style="display:none;"><td class="entry"><span style="width:208px;display:inline-block;">&#160;</span><a class="el" href="group___c_m_s_i_s___s_i_m_d__intrinsics.html" target="_self">CMSIS SIMD Intrinsics</a></td><td class="desc">Access to dedicated SIMD instructions </td></tr>
<tr id="row_12_0_0_0_1_0_0_0_0_0_1_" class="even"><td class="entry"><span style="width:160px;display:inline-block;">&#160;</span><span id="arr_12_0_0_0_1_0_0_0_0_0_1_" class="arrow" onclick="toggleFolder('12_0_0_0_1_0_0_0_0_0_1_')">&#9658;</span><a class="el" href="group___c_m_s_i_s___core___n_v_i_c_functions.html" target="_self">NVIC Functions</a></td><td class="desc">Functions that manage interrupts and exceptions via the NVIC </td></tr>
<tr id="row_12_0_0_0_1_0_0_0_0_0_1_0_" style="display:none;"><td class="entry"><span style="width:176px;display:inline-block;">&#160;</span><span id="arr_12_0_0_0_1_0_0_0_0_0_1_0_" class="arrow" onclick="toggleFolder('12_0_0_0_1_0_0_0_0_0_1_0_')">&#9658;</span><a class="el" href="group___c_m_s_i_s___core___sys_tick_functions.html" target="_self">SysTick Functions</a></td><td class="desc">Functions that configure the System </td></tr>
<tr id="row_12_0_0_0_1_0_0_0_0_0_1_0_0_" style="display:none;"><td class="entry"><span style="width:208px;display:inline-block;">&#160;</span><a class="el" href="group___c_m_s_i_s__core___debug_functions.html" target="_self">ITM Functions</a></td><td class="desc">Functions that access the ITM debug interface </td></tr>
<tr id="row_12_0_0_0_1_0_0_0_0_0_1_1_" style="display:none;"><td class="entry"><span style="width:176px;display:inline-block;">&#160;</span><span id="arr_12_0_0_0_1_0_0_0_0_0_1_1_" class="arrow" onclick="toggleFolder('12_0_0_0_1_0_0_0_0_0_1_1_')">&#9658;</span><a class="el" href="group___c_m_s_i_s___core___fpu_functions.html" target="_self">FPU Functions</a></td><td class="desc">Function that provides FPU type </td></tr>
<tr id="row_12_0_0_0_1_0_0_0_0_0_1_1_0_" style="display:none;"><td class="entry"><span style="width:192px;display:inline-block;">&#160;</span><span id="arr_12_0_0_0_1_0_0_0_0_0_1_1_0_" class="arrow" onclick="toggleFolder('12_0_0_0_1_0_0_0_0_0_1_1_0_')">&#9658;</span><a class="el" href="group___c_m_s_i_s___core___cache_functions.html" target="_self">Cache Functions</a></td><td class="desc">Functions that configure Instruction and Data cache </td></tr>
<tr id="row_12_0_0_0_1_0_0_0_0_0_1_1_0_0_" style="display:none;"><td class="entry"><span style="width:208px;display:inline-block;">&#160;</span><span id="arr_12_0_0_0_1_0_0_0_0_0_1_1_0_0_" class="arrow" onclick="toggleFolder('12_0_0_0_1_0_0_0_0_0_1_1_0_0_')">&#9658;</span><a class="el" href="group___c_m_s_i_s___core___sys_tick_functions.html" target="_self">SysTick Functions</a></td><td class="desc">Functions that configure the System </td></tr>
<tr id="row_12_0_0_0_1_0_0_0_0_0_1_1_0_0_0_" style="display:none;"><td class="entry"><span style="width:240px;display:inline-block;">&#160;</span><a class="el" href="group___c_m_s_i_s__core___debug_functions.html" target="_self">ITM Functions</a></td><td class="desc">Functions that access the ITM debug interface </td></tr>
<tr id="row_12_0_0_0_1_0_0_0_0_1_"><td class="entry"><span style="width:144px;display:inline-block;">&#160;</span><span id="arr_12_0_0_0_1_0_0_0_0_1_" class="arrow" onclick="toggleFolder('12_0_0_0_1_0_0_0_0_1_')">&#9660;</span><a class="el" href="group___c_m_s_i_s___core___n_v_i_c_functions.html" target="_self">NVIC Functions</a></td><td class="desc">Functions that manage interrupts and exceptions via the NVIC </td></tr>
<tr id="row_12_0_0_0_1_0_0_0_0_1_0_" class="even"><td class="entry"><span style="width:160px;display:inline-block;">&#160;</span><span id="arr_12_0_0_0_1_0_0_0_0_1_0_" class="arrow" onclick="toggleFolder('12_0_0_0_1_0_0_0_0_1_0_')">&#9658;</span><a class="el" href="group___c_m_s_i_s___core___sys_tick_functions.html" target="_self">SysTick Functions</a></td><td class="desc">Functions that configure the System </td></tr>
<tr id="row_12_0_0_0_1_0_0_0_0_1_0_0_" style="display:none;"><td class="entry"><span style="width:192px;display:inline-block;">&#160;</span><a class="el" href="group___c_m_s_i_s__core___debug_functions.html" target="_self">ITM Functions</a></td><td class="desc">Functions that access the ITM debug interface </td></tr>
<tr id="row_12_0_0_0_1_0_0_0_0_1_1_"><td class="entry"><span style="width:160px;display:inline-block;">&#160;</span><span id="arr_12_0_0_0_1_0_0_0_0_1_1_" class="arrow" onclick="toggleFolder('12_0_0_0_1_0_0_0_0_1_1_')">&#9658;</span><a class="el" href="group___c_m_s_i_s___core___fpu_functions.html" target="_self">FPU Functions</a></td><td class="desc">Function that provides FPU type </td></tr>
<tr id="row_12_0_0_0_1_0_0_0_0_1_1_0_" class="even" style="display:none;"><td class="entry"><span style="width:176px;display:inline-block;">&#160;</span><span id="arr_12_0_0_0_1_0_0_0_0_1_1_0_" class="arrow" onclick="toggleFolder('12_0_0_0_1_0_0_0_0_1_1_0_')">&#9658;</span><a class="el" href="group___c_m_s_i_s___core___cache_functions.html" target="_self">Cache Functions</a></td><td class="desc">Functions that configure Instruction and Data cache </td></tr>
<tr id="row_12_0_0_0_1_0_0_0_0_1_1_0_0_" class="even" style="display:none;"><td class="entry"><span style="width:192px;display:inline-block;">&#160;</span><span id="arr_12_0_0_0_1_0_0_0_0_1_1_0_0_" class="arrow" onclick="toggleFolder('12_0_0_0_1_0_0_0_0_1_1_0_0_')">&#9658;</span><a class="el" href="group___c_m_s_i_s___core___sys_tick_functions.html" target="_self">SysTick Functions</a></td><td class="desc">Functions that configure the System </td></tr>
<tr id="row_12_0_0_0_1_0_0_0_0_1_1_0_0_0_" class="even" style="display:none;"><td class="entry"><span style="width:224px;display:inline-block;">&#160;</span><a class="el" href="group___c_m_s_i_s__core___debug_functions.html" target="_self">ITM Functions</a></td><td class="desc">Functions that access the ITM debug interface </td></tr>
<tr id="row_12_0_0_0_1_0_1_" class="even"><td class="entry"><span style="width:96px;display:inline-block;">&#160;</span><span id="arr_12_0_0_0_1_0_1_" class="arrow" onclick="toggleFolder('12_0_0_0_1_0_1_')">&#9660;</span><a class="el" href="group___c_m_s_i_s___i_t_m.html" target="_self">Instrumentation Trace Macrocell (ITM)</a></td><td class="desc">Type definitions for the Instrumentation Trace Macrocell (ITM) </td></tr>
<tr id="row_12_0_0_0_1_0_1_0_"><td class="entry"><span style="width:112px;display:inline-block;">&#160;</span><span id="arr_12_0_0_0_1_0_1_0_" class="arrow" onclick="toggleFolder('12_0_0_0_1_0_1_0_')">&#9660;</span><a class="el" href="group___c_m_s_i_s___d_w_t.html" target="_self">Data Watchpoint and Trace (DWT)</a></td><td class="desc">Type definitions for the Data Watchpoint and Trace (DWT) </td></tr>
<tr id="row_12_0_0_0_1_0_1_0_0_" class="even"><td class="entry"><span style="width:128px;display:inline-block;">&#160;</span><span id="arr_12_0_0_0_1_0_1_0_0_" class="arrow" onclick="toggleFolder('12_0_0_0_1_0_1_0_0_')">&#9660;</span><a class="el" href="group___c_m_s_i_s___t_p_i.html" target="_self">Trace Port Interface (TPI)</a></td><td class="desc">Type definitions for the Trace Port Interface (TPI) </td></tr>
<tr id="row_12_0_0_0_1_0_1_0_0_0_"><td class="entry"><span style="width:144px;display:inline-block;">&#160;</span><span id="arr_12_0_0_0_1_0_1_0_0_0_" class="arrow" onclick="toggleFolder('12_0_0_0_1_0_1_0_0_0_')">&#9660;</span><a class="el" href="group___c_m_s_i_s___core_debug.html" target="_self">Core Debug Registers (CoreDebug)</a></td><td class="desc">Cortex-M0 Core Debug Registers (DCB registers, SHCSR, and DFSR) are only accessible over DAP and not via processor. Therefore they are not covered by the Cortex-M0 header file </td></tr>
<tr id="row_12_0_0_0_1_0_1_0_0_0_0_" class="even"><td class="entry"><span style="width:160px;display:inline-block;">&#160;</span><span id="arr_12_0_0_0_1_0_1_0_0_0_0_" class="arrow" onclick="toggleFolder('12_0_0_0_1_0_1_0_0_0_0_')">&#9658;</span><a class="el" href="group___c_m_s_i_s__core__bitfield.html" target="_self">Core register bit field macros</a></td><td class="desc">Macros for use with bit field definitions (xxx_Pos, xxx_Msk) </td></tr>
<tr id="row_12_0_0_0_1_0_1_0_0_0_0_0_" style="display:none;"><td class="entry"><span style="width:176px;display:inline-block;">&#160;</span><span id="arr_12_0_0_0_1_0_1_0_0_0_0_0_" class="arrow" onclick="toggleFolder('12_0_0_0_1_0_1_0_0_0_0_0_')">&#9658;</span><a class="el" href="group___c_m_s_i_s__core__base.html" target="_self">Core Definitions</a></td><td class="desc">Definitions for base addresses, unions, and structures </td></tr>
<tr id="row_12_0_0_0_1_0_1_0_0_0_0_0_0_" style="display:none;"><td class="entry"><span style="width:192px;display:inline-block;">&#160;</span><span id="arr_12_0_0_0_1_0_1_0_0_0_0_0_0_" class="arrow" onclick="toggleFolder('12_0_0_0_1_0_1_0_0_0_0_0_0_')">&#9658;</span><a class="el" href="group___c_m_s_i_s___core___function_interface.html" target="_self">Functions and Instructions Reference</a></td><td class="desc"></td></tr>
<tr id="row_12_0_0_0_1_0_1_0_0_0_0_0_0_0_" style="display:none;"><td class="entry"><span style="width:208px;display:inline-block;">&#160;</span><span id="arr_12_0_0_0_1_0_1_0_0_0_0_0_0_0_" class="arrow" onclick="toggleFolder('12_0_0_0_1_0_1_0_0_0_0_0_0_0_')">&#9658;</span><a class="el" href="group___c_m_s_i_s___core___reg_acc_functions.html" target="_self">CMSIS Core Register Access Functions</a></td><td class="desc"></td></tr>
<tr id="row_12_0_0_0_1_0_1_0_0_0_0_0_0_0_0_" style="display:none;"><td class="entry"><span style="width:224px;display:inline-block;">&#160;</span><span id="arr_12_0_0_0_1_0_1_0_0_0_0_0_0_0_0_" class="arrow" onclick="toggleFolder('12_0_0_0_1_0_1_0_0_0_0_0_0_0_0_')">&#9658;</span><a class="el" href="group___c_m_s_i_s___core___instruction_interface.html" target="_self">CMSIS Core Instruction Interface</a></td><td class="desc">Access to dedicated instructions </td></tr>
<tr id="row_12_0_0_0_1_0_1_0_0_0_0_0_0_0_0_0_" style="display:none;"><td class="entry"><span style="width:256px;display:inline-block;">&#160;</span><a class="el" href="group___c_m_s_i_s___s_i_m_d__intrinsics.html" target="_self">CMSIS SIMD Intrinsics</a></td><td class="desc">Access to dedicated SIMD instructions </td></tr>
<tr id="row_12_0_0_0_1_0_1_0_0_0_0_0_0_1_" style="display:none;"><td class="entry"><span style="width:208px;display:inline-block;">&#160;</span><span id="arr_12_0_0_0_1_0_1_0_0_0_0_0_0_1_" class="arrow" onclick="toggleFolder('12_0_0_0_1_0_1_0_0_0_0_0_0_1_')">&#9658;</span><a class="el" href="group___c_m_s_i_s___core___n_v_i_c_functions.html" target="_self">NVIC Functions</a></td><td class="desc">Functions that manage interrupts and exceptions via the NVIC </td></tr>
<tr id="row_12_0_0_0_1_0_1_0_0_0_0_0_0_1_0_" style="display:none;"><td class="entry"><span style="width:224px;display:inline-block;">&#160;</span><span id="arr_12_0_0_0_1_0_1_0_0_0_0_0_0_1_0_" class="arrow" onclick="toggleFolder('12_0_0_0_1_0_1_0_0_0_0_0_0_1_0_')">&#9658;</span><a class="el" href="group___c_m_s_i_s___core___sys_tick_functions.html" target="_self">SysTick Functions</a></td><td class="desc">Functions that configure the System </td></tr>
<tr id="row_12_0_0_0_1_0_1_0_0_0_0_0_0_1_0_0_" style="display:none;"><td class="entry"><span style="width:256px;display:inline-block;">&#160;</span><a class="el" href="group___c_m_s_i_s__core___debug_functions.html" target="_self">ITM Functions</a></td><td class="desc">Functions that access the ITM debug interface </td></tr>
<tr id="row_12_0_0_0_1_0_1_0_0_0_0_0_0_1_1_" style="display:none;"><td class="entry"><span style="width:224px;display:inline-block;">&#160;</span><span id="arr_12_0_0_0_1_0_1_0_0_0_0_0_0_1_1_" class="arrow" onclick="toggleFolder('12_0_0_0_1_0_1_0_0_0_0_0_0_1_1_')">&#9658;</span><a class="el" href="group___c_m_s_i_s___core___fpu_functions.html" target="_self">FPU Functions</a></td><td class="desc">Function that provides FPU type </td></tr>
<tr id="row_12_0_0_0_1_0_1_0_0_0_0_0_0_1_1_0_" style="display:none;"><td class="entry"><span style="width:240px;display:inline-block;">&#160;</span><span id="arr_12_0_0_0_1_0_1_0_0_0_0_0_0_1_1_0_" class="arrow" onclick="toggleFolder('12_0_0_0_1_0_1_0_0_0_0_0_0_1_1_0_')">&#9658;</span><a class="el" href="group___c_m_s_i_s___core___cache_functions.html" target="_self">Cache Functions</a></td><td class="desc">Functions that configure Instruction and Data cache </td></tr>
<tr id="row_12_0_0_0_1_0_1_0_0_0_0_0_0_1_1_0_0_" style="display:none;"><td class="entry"><span style="width:256px;display:inline-block;">&#160;</span><span id="arr_12_0_0_0_1_0_1_0_0_0_0_0_0_1_1_0_0_" class="arrow" onclick="toggleFolder('12_0_0_0_1_0_1_0_0_0_0_0_0_1_1_0_0_')">&#9658;</span><a class="el" href="group___c_m_s_i_s___core___sys_tick_functions.html" target="_self">SysTick Functions</a></td><td class="desc">Functions that configure the System </td></tr>
<tr id="row_12_0_0_0_1_0_1_0_0_0_0_0_0_1_1_0_0_0_" style="display:none;"><td class="entry"><span style="width:288px;display:inline-block;">&#160;</span><a class="el" href="group___c_m_s_i_s__core___debug_functions.html" target="_self">ITM Functions</a></td><td class="desc">Functions that access the ITM debug interface </td></tr>
<tr id="row_12_0_0_0_1_0_1_0_0_0_0_0_1_" style="display:none;"><td class="entry"><span style="width:192px;display:inline-block;">&#160;</span><span id="arr_12_0_0_0_1_0_1_0_0_0_0_0_1_" class="arrow" onclick="toggleFolder('12_0_0_0_1_0_1_0_0_0_0_0_1_')">&#9658;</span><a class="el" href="group___c_m_s_i_s___core___n_v_i_c_functions.html" target="_self">NVIC Functions</a></td><td class="desc">Functions that manage interrupts and exceptions via the NVIC </td></tr>
<tr id="row_12_0_0_0_1_0_1_0_0_0_0_0_1_0_" style="display:none;"><td class="entry"><span style="width:208px;display:inline-block;">&#160;</span><span id="arr_12_0_0_0_1_0_1_0_0_0_0_0_1_0_" class="arrow" onclick="toggleFolder('12_0_0_0_1_0_1_0_0_0_0_0_1_0_')">&#9658;</span><a class="el" href="group___c_m_s_i_s___core___sys_tick_functions.html" target="_self">SysTick Functions</a></td><td class="desc">Functions that configure the System </td></tr>
<tr id="row_12_0_0_0_1_0_1_0_0_0_0_0_1_0_0_" style="display:none;"><td class="entry"><span style="width:240px;display:inline-block;">&#160;</span><a class="el" href="group___c_m_s_i_s__core___debug_functions.html" target="_self">ITM Functions</a></td><td class="desc">Functions that access the ITM debug interface </td></tr>
<tr id="row_12_0_0_0_1_0_1_0_0_0_0_0_1_1_" style="display:none;"><td class="entry"><span style="width:208px;display:inline-block;">&#160;</span><span id="arr_12_0_0_0_1_0_1_0_0_0_0_0_1_1_" class="arrow" onclick="toggleFolder('12_0_0_0_1_0_1_0_0_0_0_0_1_1_')">&#9658;</span><a class="el" href="group___c_m_s_i_s___core___fpu_functions.html" target="_self">FPU Functions</a></td><td class="desc">Function that provides FPU type </td></tr>
<tr id="row_12_0_0_0_1_0_1_0_0_0_0_0_1_1_0_" style="display:none;"><td class="entry"><span style="width:224px;display:inline-block;">&#160;</span><span id="arr_12_0_0_0_1_0_1_0_0_0_0_0_1_1_0_" class="arrow" onclick="toggleFolder('12_0_0_0_1_0_1_0_0_0_0_0_1_1_0_')">&#9658;</span><a class="el" href="group___c_m_s_i_s___core___cache_functions.html" target="_self">Cache Functions</a></td><td class="desc">Functions that configure Instruction and Data cache </td></tr>
<tr id="row_12_0_0_0_1_0_1_0_0_0_0_0_1_1_0_0_" style="display:none;"><td class="entry"><span style="width:240px;display:inline-block;">&#160;</span><span id="arr_12_0_0_0_1_0_1_0_0_0_0_0_1_1_0_0_" class="arrow" onclick="toggleFolder('12_0_0_0_1_0_1_0_0_0_0_0_1_1_0_0_')">&#9658;</span><a class="el" href="group___c_m_s_i_s___core___sys_tick_functions.html" target="_self">SysTick Functions</a></td><td class="desc">Functions that configure the System </td></tr>
<tr id="row_12_0_0_0_1_0_1_0_0_0_0_0_1_1_0_0_0_" style="display:none;"><td class="entry"><span style="width:272px;display:inline-block;">&#160;</span><a class="el" href="group___c_m_s_i_s__core___debug_functions.html" target="_self">ITM Functions</a></td><td class="desc">Functions that access the ITM debug interface </td></tr>
<tr id="row_13_"><td class="entry"><span style="width:0px;display:inline-block;">&#160;</span><span id="arr_13_" class="arrow" onclick="toggleFolder('13_')">&#9660;</span><a class="el" href="group___c_m_s_i_s___device.html" target="_self">CMSIS_Device</a></td><td class="desc"></td></tr>
<tr id="row_13_0_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span id="arr_13_0_" class="arrow" onclick="toggleFolder('13_0_')">&#9660;</span><a class="el" href="group__stm32l476xx.html" target="_self">Stm32l476xx</a></td><td class="desc"></td></tr>
<tr id="row_13_0_0_"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___configuration__section__for___c_m_s_i_s.html" target="_self">Configuration_section_for_CMSIS</a></td><td class="desc"></td></tr>
<tr id="row_13_0_1_" class="even"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___peripheral__interrupt__number__definition.html" target="_self">Peripheral_interrupt_number_definition</a></td><td class="desc"></td></tr>
<tr id="row_13_0_2_"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___peripheral__registers__structures.html" target="_self">Peripheral_registers_structures</a></td><td class="desc"></td></tr>
<tr id="row_13_0_3_" class="even"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___peripheral__memory__map.html" target="_self">Peripheral_memory_map</a></td><td class="desc"></td></tr>
<tr id="row_13_0_4_"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___peripheral__declaration.html" target="_self">Peripheral_declaration</a></td><td class="desc"></td></tr>
<tr id="row_13_0_5_" class="even"><td class="entry"><span style="width:32px;display:inline-block;">&#160;</span><span id="arr_13_0_5_" class="arrow" onclick="toggleFolder('13_0_5_')">&#9660;</span><a class="el" href="group___exported__constants.html" target="_self">Exported_constants</a></td><td class="desc"></td></tr>
<tr id="row_13_0_5_0_"><td class="entry"><span style="width:64px;display:inline-block;">&#160;</span><a class="el" href="group___peripheral___registers___bits___definition.html" target="_self">Peripheral_Registers_Bits_Definition</a></td><td class="desc"></td></tr>
<tr id="row_13_0_6_" class="even"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___exported__macros.html" target="_self">Exported_macros</a></td><td class="desc"></td></tr>
<tr id="row_14_"><td class="entry"><span style="width:0px;display:inline-block;">&#160;</span><span id="arr_14_" class="arrow" onclick="toggleFolder('14_')">&#9660;</span><a class="el" href="group___c_m_s_i_s.html" target="_self">CMSIS</a></td><td class="desc"></td></tr>
<tr id="row_14_0_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span id="arr_14_0_" class="arrow" onclick="toggleFolder('14_0_')">&#9660;</span><a class="el" href="group__stm32l4xx.html" target="_self">Stm32l4xx</a></td><td class="desc"></td></tr>
<tr id="row_14_0_0_"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___library__configuration__section.html" target="_self">Library_configuration_section</a></td><td class="desc"></td></tr>
<tr id="row_14_0_1_" class="even"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___device___included.html" target="_self">Device_Included</a></td><td class="desc"></td></tr>
<tr id="row_14_0_2_"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___exported__types.html" target="_self">Exported_types</a></td><td class="desc"></td></tr>
<tr id="row_14_0_3_" class="even"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___exported__macros.html" target="_self">Exported_macros</a></td><td class="desc"></td></tr>
<tr id="row_14_1_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span id="arr_14_1_" class="arrow" onclick="toggleFolder('14_1_')">&#9660;</span><a class="el" href="group__stm32l4xx__system.html" target="_self">Stm32l4xx_system</a></td><td class="desc"></td></tr>
<tr id="row_14_1_0_" class="even"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___s_t_m32_l4xx___system___includes.html" target="_self">STM32L4xx_System_Includes</a></td><td class="desc">Define to prevent recursive inclusion </td></tr>
<tr id="row_14_1_1_"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___s_t_m32_l4xx___system___exported___variables.html" target="_self">STM32L4xx_System_Exported_Variables</a></td><td class="desc"></td></tr>
<tr id="row_14_1_2_" class="even"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___s_t_m32_l4xx___system___exported___constants.html" target="_self">STM32L4xx_System_Exported_Constants</a></td><td class="desc"></td></tr>
<tr id="row_14_1_3_"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___s_t_m32_l4xx___system___exported___macros.html" target="_self">STM32L4xx_System_Exported_Macros</a></td><td class="desc"></td></tr>
<tr id="row_14_1_4_" class="even"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___s_t_m32_l4xx___system___exported___functions.html" target="_self">STM32L4xx_System_Exported_Functions</a></td><td class="desc"></td></tr>
<tr id="row_14_1_5_"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___s_t_m32_l4xx___system___private___includes.html" target="_self">STM32L4xx_System_Private_Includes</a></td><td class="desc"></td></tr>
<tr id="row_14_1_6_" class="even"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___s_t_m32_l4xx___system___private___types_definitions.html" target="_self">STM32L4xx_System_Private_TypesDefinitions</a></td><td class="desc"></td></tr>
<tr id="row_14_1_7_"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___s_t_m32_l4xx___system___private___defines.html" target="_self">STM32L4xx_System_Private_Defines</a></td><td class="desc"></td></tr>
<tr id="row_14_1_8_" class="even"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___s_t_m32_l4xx___system___private___macros.html" target="_self">STM32L4xx_System_Private_Macros</a></td><td class="desc"></td></tr>
<tr id="row_14_1_9_"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___s_t_m32_l4xx___system___private___variables.html" target="_self">STM32L4xx_System_Private_Variables</a></td><td class="desc"></td></tr>
<tr id="row_14_1_10_" class="even"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___s_t_m32_l4xx___system___private___function_prototypes.html" target="_self">STM32L4xx_System_Private_FunctionPrototypes</a></td><td class="desc"></td></tr>
<tr id="row_14_1_11_"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___s_t_m32_l4xx___system___private___functions.html" target="_self">STM32L4xx_System_Private_Functions</a></td><td class="desc"></td></tr>
</table>
</div><!-- directory -->
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.17
</small></address>
</body>
</html>
