# Generated from SystemVerilogSubset.g4 by ANTLR 4.13.2
# encoding: utf-8
from antlr4 import *
from io import StringIO
import sys
if sys.version_info[1] > 5:
	from typing import TextIO
else:
	from typing.io import TextIO

def serializedATN():
    return [
        4,1,30,196,2,0,7,0,2,1,7,1,2,2,7,2,2,3,7,3,2,4,7,4,2,5,7,5,2,6,7,
        6,2,7,7,7,2,8,7,8,2,9,7,9,2,10,7,10,2,11,7,11,2,12,7,12,2,13,7,13,
        2,14,7,14,2,15,7,15,2,16,7,16,2,17,7,17,2,18,7,18,1,0,4,0,40,8,0,
        11,0,12,0,41,1,1,1,1,1,1,1,1,3,1,48,8,1,1,1,1,1,1,1,5,1,53,8,1,10,
        1,12,1,56,9,1,1,1,1,1,1,2,1,2,1,2,5,2,63,8,2,10,2,12,2,66,9,2,1,
        3,1,3,1,3,1,3,1,3,1,3,1,3,1,3,3,3,76,8,3,1,4,1,4,1,5,1,5,1,5,3,5,
        83,8,5,1,6,1,6,1,6,1,6,1,7,1,7,1,7,1,7,1,7,1,7,1,8,1,8,1,8,1,9,1,
        9,5,9,100,8,9,10,9,12,9,103,9,9,1,9,1,9,1,9,5,9,108,8,9,10,9,12,
        9,111,9,9,1,9,1,9,1,9,1,9,1,9,1,9,1,9,3,9,120,8,9,1,10,1,10,1,10,
        1,10,1,10,4,10,127,8,10,11,10,12,10,128,1,10,3,10,132,8,10,1,10,
        1,10,1,11,1,11,1,11,1,11,1,12,1,12,1,12,1,12,1,13,1,13,1,14,1,14,
        1,14,1,14,1,14,1,14,5,14,152,8,14,10,14,12,14,155,9,14,1,15,1,15,
        1,15,1,15,1,15,1,15,5,15,163,8,15,10,15,12,15,166,9,15,1,16,1,16,
        1,16,1,16,1,16,1,16,5,16,174,8,16,10,16,12,16,177,9,16,1,17,1,17,
        1,17,1,17,1,17,1,17,1,17,3,17,186,8,17,1,18,1,18,1,18,1,18,1,18,
        1,18,3,18,194,8,18,1,18,0,3,28,30,32,19,0,2,4,6,8,10,12,14,16,18,
        20,22,24,26,28,30,32,34,36,0,1,1,0,9,10,198,0,39,1,0,0,0,2,43,1,
        0,0,0,4,59,1,0,0,0,6,75,1,0,0,0,8,77,1,0,0,0,10,82,1,0,0,0,12,84,
        1,0,0,0,14,88,1,0,0,0,16,94,1,0,0,0,18,119,1,0,0,0,20,121,1,0,0,
        0,22,135,1,0,0,0,24,139,1,0,0,0,26,143,1,0,0,0,28,145,1,0,0,0,30,
        156,1,0,0,0,32,167,1,0,0,0,34,185,1,0,0,0,36,193,1,0,0,0,38,40,3,
        2,1,0,39,38,1,0,0,0,40,41,1,0,0,0,41,39,1,0,0,0,41,42,1,0,0,0,42,
        1,1,0,0,0,43,44,5,1,0,0,44,45,5,28,0,0,45,47,5,2,0,0,46,48,3,4,2,
        0,47,46,1,0,0,0,47,48,1,0,0,0,48,49,1,0,0,0,49,50,5,3,0,0,50,54,
        5,4,0,0,51,53,3,10,5,0,52,51,1,0,0,0,53,56,1,0,0,0,54,52,1,0,0,0,
        54,55,1,0,0,0,55,57,1,0,0,0,56,54,1,0,0,0,57,58,5,5,0,0,58,3,1,0,
        0,0,59,64,3,6,3,0,60,61,5,6,0,0,61,63,3,6,3,0,62,60,1,0,0,0,63,66,
        1,0,0,0,64,62,1,0,0,0,64,65,1,0,0,0,65,5,1,0,0,0,66,64,1,0,0,0,67,
        68,5,7,0,0,68,69,3,8,4,0,69,70,5,28,0,0,70,76,1,0,0,0,71,72,5,8,
        0,0,72,73,3,8,4,0,73,74,5,28,0,0,74,76,1,0,0,0,75,67,1,0,0,0,75,
        71,1,0,0,0,76,7,1,0,0,0,77,78,5,9,0,0,78,9,1,0,0,0,79,83,3,12,6,
        0,80,83,3,14,7,0,81,83,3,16,8,0,82,79,1,0,0,0,82,80,1,0,0,0,82,81,
        1,0,0,0,83,11,1,0,0,0,84,85,7,0,0,0,85,86,5,28,0,0,86,87,5,4,0,0,
        87,13,1,0,0,0,88,89,5,11,0,0,89,90,5,28,0,0,90,91,5,12,0,0,91,92,
        3,26,13,0,92,93,5,4,0,0,93,15,1,0,0,0,94,95,5,13,0,0,95,96,3,18,
        9,0,96,17,1,0,0,0,97,101,5,14,0,0,98,100,3,18,9,0,99,98,1,0,0,0,
        100,103,1,0,0,0,101,99,1,0,0,0,101,102,1,0,0,0,102,104,1,0,0,0,103,
        101,1,0,0,0,104,120,5,15,0,0,105,109,5,16,0,0,106,108,3,18,9,0,107,
        106,1,0,0,0,108,111,1,0,0,0,109,107,1,0,0,0,109,110,1,0,0,0,110,
        112,1,0,0,0,111,109,1,0,0,0,112,120,5,17,0,0,113,114,5,28,0,0,114,
        115,5,12,0,0,115,116,3,26,13,0,116,117,5,4,0,0,117,120,1,0,0,0,118,
        120,3,20,10,0,119,97,1,0,0,0,119,105,1,0,0,0,119,113,1,0,0,0,119,
        118,1,0,0,0,120,19,1,0,0,0,121,122,5,18,0,0,122,123,5,2,0,0,123,
        124,3,26,13,0,124,126,5,3,0,0,125,127,3,22,11,0,126,125,1,0,0,0,
        127,128,1,0,0,0,128,126,1,0,0,0,128,129,1,0,0,0,129,131,1,0,0,0,
        130,132,3,24,12,0,131,130,1,0,0,0,131,132,1,0,0,0,132,133,1,0,0,
        0,133,134,5,19,0,0,134,21,1,0,0,0,135,136,3,26,13,0,136,137,5,20,
        0,0,137,138,3,18,9,0,138,23,1,0,0,0,139,140,5,21,0,0,140,141,5,20,
        0,0,141,142,3,18,9,0,142,25,1,0,0,0,143,144,3,28,14,0,144,27,1,0,
        0,0,145,146,6,14,-1,0,146,147,3,30,15,0,147,153,1,0,0,0,148,149,
        10,2,0,0,149,150,5,22,0,0,150,152,3,30,15,0,151,148,1,0,0,0,152,
        155,1,0,0,0,153,151,1,0,0,0,153,154,1,0,0,0,154,29,1,0,0,0,155,153,
        1,0,0,0,156,157,6,15,-1,0,157,158,3,32,16,0,158,164,1,0,0,0,159,
        160,10,2,0,0,160,161,5,23,0,0,161,163,3,32,16,0,162,159,1,0,0,0,
        163,166,1,0,0,0,164,162,1,0,0,0,164,165,1,0,0,0,165,31,1,0,0,0,166,
        164,1,0,0,0,167,168,6,16,-1,0,168,169,3,34,17,0,169,175,1,0,0,0,
        170,171,10,2,0,0,171,172,5,24,0,0,172,174,3,34,17,0,173,170,1,0,
        0,0,174,177,1,0,0,0,175,173,1,0,0,0,175,176,1,0,0,0,176,33,1,0,0,
        0,177,175,1,0,0,0,178,179,5,25,0,0,179,186,3,34,17,0,180,181,5,26,
        0,0,181,186,3,34,17,0,182,183,5,27,0,0,183,186,3,34,17,0,184,186,
        3,36,18,0,185,178,1,0,0,0,185,180,1,0,0,0,185,182,1,0,0,0,185,184,
        1,0,0,0,186,35,1,0,0,0,187,194,5,28,0,0,188,194,5,29,0,0,189,190,
        5,2,0,0,190,191,3,26,13,0,191,192,5,3,0,0,192,194,1,0,0,0,193,187,
        1,0,0,0,193,188,1,0,0,0,193,189,1,0,0,0,194,37,1,0,0,0,16,41,47,
        54,64,75,82,101,109,119,128,131,153,164,175,185,193
    ]

class SystemVerilogSubsetParser ( Parser ):

    grammarFileName = "SystemVerilogSubset.g4"

    atn = ATNDeserializer().deserialize(serializedATN())

    decisionsToDFA = [ DFA(ds, i) for i, ds in enumerate(atn.decisionToState) ]

    sharedContextCache = PredictionContextCache()

    literalNames = [ "<INVALID>", "'module'", "'('", "')'", "';'", "'endmodule'", 
                     "','", "'input'", "'output'", "'logic'", "'wire'", 
                     "'assign'", "'='", "'always_comb'", "'{'", "'}'", "'begin'", 
                     "'end'", "'case'", "'endcase'", "':'", "'default'", 
                     "'|'", "'^'", "'&'", "'!'", "'~'", "'-'" ]

    symbolicNames = [ "<INVALID>", "<INVALID>", "<INVALID>", "<INVALID>", 
                      "<INVALID>", "<INVALID>", "<INVALID>", "<INVALID>", 
                      "<INVALID>", "<INVALID>", "<INVALID>", "<INVALID>", 
                      "<INVALID>", "<INVALID>", "<INVALID>", "<INVALID>", 
                      "<INVALID>", "<INVALID>", "<INVALID>", "<INVALID>", 
                      "<INVALID>", "<INVALID>", "<INVALID>", "<INVALID>", 
                      "<INVALID>", "<INVALID>", "<INVALID>", "<INVALID>", 
                      "Identifier", "Number", "WS" ]

    RULE_compilation_unit = 0
    RULE_module_declaration = 1
    RULE_port_list = 2
    RULE_port = 3
    RULE_data_type = 4
    RULE_module_item = 5
    RULE_net_declaration = 6
    RULE_continuous_assign = 7
    RULE_always_comb_block = 8
    RULE_statement = 9
    RULE_case_statement = 10
    RULE_case_item = 11
    RULE_default_item = 12
    RULE_expression = 13
    RULE_logical_or_expression = 14
    RULE_logical_xor_expression = 15
    RULE_logical_and_expression = 16
    RULE_unary_expression = 17
    RULE_primary_expression = 18

    ruleNames =  [ "compilation_unit", "module_declaration", "port_list", 
                   "port", "data_type", "module_item", "net_declaration", 
                   "continuous_assign", "always_comb_block", "statement", 
                   "case_statement", "case_item", "default_item", "expression", 
                   "logical_or_expression", "logical_xor_expression", "logical_and_expression", 
                   "unary_expression", "primary_expression" ]

    EOF = Token.EOF
    T__0=1
    T__1=2
    T__2=3
    T__3=4
    T__4=5
    T__5=6
    T__6=7
    T__7=8
    T__8=9
    T__9=10
    T__10=11
    T__11=12
    T__12=13
    T__13=14
    T__14=15
    T__15=16
    T__16=17
    T__17=18
    T__18=19
    T__19=20
    T__20=21
    T__21=22
    T__22=23
    T__23=24
    T__24=25
    T__25=26
    T__26=27
    Identifier=28
    Number=29
    WS=30

    def __init__(self, input:TokenStream, output:TextIO = sys.stdout):
        super().__init__(input, output)
        self.checkVersion("4.13.2")
        self._interp = ParserATNSimulator(self, self.atn, self.decisionsToDFA, self.sharedContextCache)
        self._predicates = None




    class Compilation_unitContext(ParserRuleContext):
        __slots__ = 'parser'

        def __init__(self, parser, parent:ParserRuleContext=None, invokingState:int=-1):
            super().__init__(parent, invokingState)
            self.parser = parser

        def module_declaration(self, i:int=None):
            if i is None:
                return self.getTypedRuleContexts(SystemVerilogSubsetParser.Module_declarationContext)
            else:
                return self.getTypedRuleContext(SystemVerilogSubsetParser.Module_declarationContext,i)


        def getRuleIndex(self):
            return SystemVerilogSubsetParser.RULE_compilation_unit

        def enterRule(self, listener:ParseTreeListener):
            if hasattr( listener, "enterCompilation_unit" ):
                listener.enterCompilation_unit(self)

        def exitRule(self, listener:ParseTreeListener):
            if hasattr( listener, "exitCompilation_unit" ):
                listener.exitCompilation_unit(self)

        def accept(self, visitor:ParseTreeVisitor):
            if hasattr( visitor, "visitCompilation_unit" ):
                return visitor.visitCompilation_unit(self)
            else:
                return visitor.visitChildren(self)




    def compilation_unit(self):

        localctx = SystemVerilogSubsetParser.Compilation_unitContext(self, self._ctx, self.state)
        self.enterRule(localctx, 0, self.RULE_compilation_unit)
        self._la = 0 # Token type
        try:
            self.enterOuterAlt(localctx, 1)
            self.state = 39 
            self._errHandler.sync(self)
            _la = self._input.LA(1)
            while True:
                self.state = 38
                self.module_declaration()
                self.state = 41 
                self._errHandler.sync(self)
                _la = self._input.LA(1)
                if not (_la==1):
                    break

        except RecognitionException as re:
            localctx.exception = re
            self._errHandler.reportError(self, re)
            self._errHandler.recover(self, re)
        finally:
            self.exitRule()
        return localctx


    class Module_declarationContext(ParserRuleContext):
        __slots__ = 'parser'

        def __init__(self, parser, parent:ParserRuleContext=None, invokingState:int=-1):
            super().__init__(parent, invokingState)
            self.parser = parser

        def Identifier(self):
            return self.getToken(SystemVerilogSubsetParser.Identifier, 0)

        def port_list(self):
            return self.getTypedRuleContext(SystemVerilogSubsetParser.Port_listContext,0)


        def module_item(self, i:int=None):
            if i is None:
                return self.getTypedRuleContexts(SystemVerilogSubsetParser.Module_itemContext)
            else:
                return self.getTypedRuleContext(SystemVerilogSubsetParser.Module_itemContext,i)


        def getRuleIndex(self):
            return SystemVerilogSubsetParser.RULE_module_declaration

        def enterRule(self, listener:ParseTreeListener):
            if hasattr( listener, "enterModule_declaration" ):
                listener.enterModule_declaration(self)

        def exitRule(self, listener:ParseTreeListener):
            if hasattr( listener, "exitModule_declaration" ):
                listener.exitModule_declaration(self)

        def accept(self, visitor:ParseTreeVisitor):
            if hasattr( visitor, "visitModule_declaration" ):
                return visitor.visitModule_declaration(self)
            else:
                return visitor.visitChildren(self)




    def module_declaration(self):

        localctx = SystemVerilogSubsetParser.Module_declarationContext(self, self._ctx, self.state)
        self.enterRule(localctx, 2, self.RULE_module_declaration)
        self._la = 0 # Token type
        try:
            self.enterOuterAlt(localctx, 1)
            self.state = 43
            self.match(SystemVerilogSubsetParser.T__0)
            self.state = 44
            self.match(SystemVerilogSubsetParser.Identifier)
            self.state = 45
            self.match(SystemVerilogSubsetParser.T__1)
            self.state = 47
            self._errHandler.sync(self)
            _la = self._input.LA(1)
            if _la==7 or _la==8:
                self.state = 46
                self.port_list()


            self.state = 49
            self.match(SystemVerilogSubsetParser.T__2)
            self.state = 50
            self.match(SystemVerilogSubsetParser.T__3)
            self.state = 54
            self._errHandler.sync(self)
            _la = self._input.LA(1)
            while (((_la) & ~0x3f) == 0 and ((1 << _la) & 11776) != 0):
                self.state = 51
                self.module_item()
                self.state = 56
                self._errHandler.sync(self)
                _la = self._input.LA(1)

            self.state = 57
            self.match(SystemVerilogSubsetParser.T__4)
        except RecognitionException as re:
            localctx.exception = re
            self._errHandler.reportError(self, re)
            self._errHandler.recover(self, re)
        finally:
            self.exitRule()
        return localctx


    class Port_listContext(ParserRuleContext):
        __slots__ = 'parser'

        def __init__(self, parser, parent:ParserRuleContext=None, invokingState:int=-1):
            super().__init__(parent, invokingState)
            self.parser = parser

        def port(self, i:int=None):
            if i is None:
                return self.getTypedRuleContexts(SystemVerilogSubsetParser.PortContext)
            else:
                return self.getTypedRuleContext(SystemVerilogSubsetParser.PortContext,i)


        def getRuleIndex(self):
            return SystemVerilogSubsetParser.RULE_port_list

        def enterRule(self, listener:ParseTreeListener):
            if hasattr( listener, "enterPort_list" ):
                listener.enterPort_list(self)

        def exitRule(self, listener:ParseTreeListener):
            if hasattr( listener, "exitPort_list" ):
                listener.exitPort_list(self)

        def accept(self, visitor:ParseTreeVisitor):
            if hasattr( visitor, "visitPort_list" ):
                return visitor.visitPort_list(self)
            else:
                return visitor.visitChildren(self)




    def port_list(self):

        localctx = SystemVerilogSubsetParser.Port_listContext(self, self._ctx, self.state)
        self.enterRule(localctx, 4, self.RULE_port_list)
        self._la = 0 # Token type
        try:
            self.enterOuterAlt(localctx, 1)
            self.state = 59
            self.port()
            self.state = 64
            self._errHandler.sync(self)
            _la = self._input.LA(1)
            while _la==6:
                self.state = 60
                self.match(SystemVerilogSubsetParser.T__5)
                self.state = 61
                self.port()
                self.state = 66
                self._errHandler.sync(self)
                _la = self._input.LA(1)

        except RecognitionException as re:
            localctx.exception = re
            self._errHandler.reportError(self, re)
            self._errHandler.recover(self, re)
        finally:
            self.exitRule()
        return localctx


    class PortContext(ParserRuleContext):
        __slots__ = 'parser'

        def __init__(self, parser, parent:ParserRuleContext=None, invokingState:int=-1):
            super().__init__(parent, invokingState)
            self.parser = parser

        def data_type(self):
            return self.getTypedRuleContext(SystemVerilogSubsetParser.Data_typeContext,0)


        def Identifier(self):
            return self.getToken(SystemVerilogSubsetParser.Identifier, 0)

        def getRuleIndex(self):
            return SystemVerilogSubsetParser.RULE_port

        def enterRule(self, listener:ParseTreeListener):
            if hasattr( listener, "enterPort" ):
                listener.enterPort(self)

        def exitRule(self, listener:ParseTreeListener):
            if hasattr( listener, "exitPort" ):
                listener.exitPort(self)

        def accept(self, visitor:ParseTreeVisitor):
            if hasattr( visitor, "visitPort" ):
                return visitor.visitPort(self)
            else:
                return visitor.visitChildren(self)




    def port(self):

        localctx = SystemVerilogSubsetParser.PortContext(self, self._ctx, self.state)
        self.enterRule(localctx, 6, self.RULE_port)
        try:
            self.state = 75
            self._errHandler.sync(self)
            token = self._input.LA(1)
            if token in [7]:
                self.enterOuterAlt(localctx, 1)
                self.state = 67
                self.match(SystemVerilogSubsetParser.T__6)
                self.state = 68
                self.data_type()
                self.state = 69
                self.match(SystemVerilogSubsetParser.Identifier)
                pass
            elif token in [8]:
                self.enterOuterAlt(localctx, 2)
                self.state = 71
                self.match(SystemVerilogSubsetParser.T__7)
                self.state = 72
                self.data_type()
                self.state = 73
                self.match(SystemVerilogSubsetParser.Identifier)
                pass
            else:
                raise NoViableAltException(self)

        except RecognitionException as re:
            localctx.exception = re
            self._errHandler.reportError(self, re)
            self._errHandler.recover(self, re)
        finally:
            self.exitRule()
        return localctx


    class Data_typeContext(ParserRuleContext):
        __slots__ = 'parser'

        def __init__(self, parser, parent:ParserRuleContext=None, invokingState:int=-1):
            super().__init__(parent, invokingState)
            self.parser = parser


        def getRuleIndex(self):
            return SystemVerilogSubsetParser.RULE_data_type

        def enterRule(self, listener:ParseTreeListener):
            if hasattr( listener, "enterData_type" ):
                listener.enterData_type(self)

        def exitRule(self, listener:ParseTreeListener):
            if hasattr( listener, "exitData_type" ):
                listener.exitData_type(self)

        def accept(self, visitor:ParseTreeVisitor):
            if hasattr( visitor, "visitData_type" ):
                return visitor.visitData_type(self)
            else:
                return visitor.visitChildren(self)




    def data_type(self):

        localctx = SystemVerilogSubsetParser.Data_typeContext(self, self._ctx, self.state)
        self.enterRule(localctx, 8, self.RULE_data_type)
        try:
            self.enterOuterAlt(localctx, 1)
            self.state = 77
            self.match(SystemVerilogSubsetParser.T__8)
        except RecognitionException as re:
            localctx.exception = re
            self._errHandler.reportError(self, re)
            self._errHandler.recover(self, re)
        finally:
            self.exitRule()
        return localctx


    class Module_itemContext(ParserRuleContext):
        __slots__ = 'parser'

        def __init__(self, parser, parent:ParserRuleContext=None, invokingState:int=-1):
            super().__init__(parent, invokingState)
            self.parser = parser

        def net_declaration(self):
            return self.getTypedRuleContext(SystemVerilogSubsetParser.Net_declarationContext,0)


        def continuous_assign(self):
            return self.getTypedRuleContext(SystemVerilogSubsetParser.Continuous_assignContext,0)


        def always_comb_block(self):
            return self.getTypedRuleContext(SystemVerilogSubsetParser.Always_comb_blockContext,0)


        def getRuleIndex(self):
            return SystemVerilogSubsetParser.RULE_module_item

        def enterRule(self, listener:ParseTreeListener):
            if hasattr( listener, "enterModule_item" ):
                listener.enterModule_item(self)

        def exitRule(self, listener:ParseTreeListener):
            if hasattr( listener, "exitModule_item" ):
                listener.exitModule_item(self)

        def accept(self, visitor:ParseTreeVisitor):
            if hasattr( visitor, "visitModule_item" ):
                return visitor.visitModule_item(self)
            else:
                return visitor.visitChildren(self)




    def module_item(self):

        localctx = SystemVerilogSubsetParser.Module_itemContext(self, self._ctx, self.state)
        self.enterRule(localctx, 10, self.RULE_module_item)
        try:
            self.state = 82
            self._errHandler.sync(self)
            token = self._input.LA(1)
            if token in [9, 10]:
                self.enterOuterAlt(localctx, 1)
                self.state = 79
                self.net_declaration()
                pass
            elif token in [11]:
                self.enterOuterAlt(localctx, 2)
                self.state = 80
                self.continuous_assign()
                pass
            elif token in [13]:
                self.enterOuterAlt(localctx, 3)
                self.state = 81
                self.always_comb_block()
                pass
            else:
                raise NoViableAltException(self)

        except RecognitionException as re:
            localctx.exception = re
            self._errHandler.reportError(self, re)
            self._errHandler.recover(self, re)
        finally:
            self.exitRule()
        return localctx


    class Net_declarationContext(ParserRuleContext):
        __slots__ = 'parser'

        def __init__(self, parser, parent:ParserRuleContext=None, invokingState:int=-1):
            super().__init__(parent, invokingState)
            self.parser = parser

        def Identifier(self):
            return self.getToken(SystemVerilogSubsetParser.Identifier, 0)

        def getRuleIndex(self):
            return SystemVerilogSubsetParser.RULE_net_declaration

        def enterRule(self, listener:ParseTreeListener):
            if hasattr( listener, "enterNet_declaration" ):
                listener.enterNet_declaration(self)

        def exitRule(self, listener:ParseTreeListener):
            if hasattr( listener, "exitNet_declaration" ):
                listener.exitNet_declaration(self)

        def accept(self, visitor:ParseTreeVisitor):
            if hasattr( visitor, "visitNet_declaration" ):
                return visitor.visitNet_declaration(self)
            else:
                return visitor.visitChildren(self)




    def net_declaration(self):

        localctx = SystemVerilogSubsetParser.Net_declarationContext(self, self._ctx, self.state)
        self.enterRule(localctx, 12, self.RULE_net_declaration)
        self._la = 0 # Token type
        try:
            self.enterOuterAlt(localctx, 1)
            self.state = 84
            _la = self._input.LA(1)
            if not(_la==9 or _la==10):
                self._errHandler.recoverInline(self)
            else:
                self._errHandler.reportMatch(self)
                self.consume()
            self.state = 85
            self.match(SystemVerilogSubsetParser.Identifier)
            self.state = 86
            self.match(SystemVerilogSubsetParser.T__3)
        except RecognitionException as re:
            localctx.exception = re
            self._errHandler.reportError(self, re)
            self._errHandler.recover(self, re)
        finally:
            self.exitRule()
        return localctx


    class Continuous_assignContext(ParserRuleContext):
        __slots__ = 'parser'

        def __init__(self, parser, parent:ParserRuleContext=None, invokingState:int=-1):
            super().__init__(parent, invokingState)
            self.parser = parser

        def Identifier(self):
            return self.getToken(SystemVerilogSubsetParser.Identifier, 0)

        def expression(self):
            return self.getTypedRuleContext(SystemVerilogSubsetParser.ExpressionContext,0)


        def getRuleIndex(self):
            return SystemVerilogSubsetParser.RULE_continuous_assign

        def enterRule(self, listener:ParseTreeListener):
            if hasattr( listener, "enterContinuous_assign" ):
                listener.enterContinuous_assign(self)

        def exitRule(self, listener:ParseTreeListener):
            if hasattr( listener, "exitContinuous_assign" ):
                listener.exitContinuous_assign(self)

        def accept(self, visitor:ParseTreeVisitor):
            if hasattr( visitor, "visitContinuous_assign" ):
                return visitor.visitContinuous_assign(self)
            else:
                return visitor.visitChildren(self)




    def continuous_assign(self):

        localctx = SystemVerilogSubsetParser.Continuous_assignContext(self, self._ctx, self.state)
        self.enterRule(localctx, 14, self.RULE_continuous_assign)
        try:
            self.enterOuterAlt(localctx, 1)
            self.state = 88
            self.match(SystemVerilogSubsetParser.T__10)
            self.state = 89
            self.match(SystemVerilogSubsetParser.Identifier)
            self.state = 90
            self.match(SystemVerilogSubsetParser.T__11)
            self.state = 91
            self.expression()
            self.state = 92
            self.match(SystemVerilogSubsetParser.T__3)
        except RecognitionException as re:
            localctx.exception = re
            self._errHandler.reportError(self, re)
            self._errHandler.recover(self, re)
        finally:
            self.exitRule()
        return localctx


    class Always_comb_blockContext(ParserRuleContext):
        __slots__ = 'parser'

        def __init__(self, parser, parent:ParserRuleContext=None, invokingState:int=-1):
            super().__init__(parent, invokingState)
            self.parser = parser

        def statement(self):
            return self.getTypedRuleContext(SystemVerilogSubsetParser.StatementContext,0)


        def getRuleIndex(self):
            return SystemVerilogSubsetParser.RULE_always_comb_block

        def enterRule(self, listener:ParseTreeListener):
            if hasattr( listener, "enterAlways_comb_block" ):
                listener.enterAlways_comb_block(self)

        def exitRule(self, listener:ParseTreeListener):
            if hasattr( listener, "exitAlways_comb_block" ):
                listener.exitAlways_comb_block(self)

        def accept(self, visitor:ParseTreeVisitor):
            if hasattr( visitor, "visitAlways_comb_block" ):
                return visitor.visitAlways_comb_block(self)
            else:
                return visitor.visitChildren(self)




    def always_comb_block(self):

        localctx = SystemVerilogSubsetParser.Always_comb_blockContext(self, self._ctx, self.state)
        self.enterRule(localctx, 16, self.RULE_always_comb_block)
        try:
            self.enterOuterAlt(localctx, 1)
            self.state = 94
            self.match(SystemVerilogSubsetParser.T__12)
            self.state = 95
            self.statement()
        except RecognitionException as re:
            localctx.exception = re
            self._errHandler.reportError(self, re)
            self._errHandler.recover(self, re)
        finally:
            self.exitRule()
        return localctx


    class StatementContext(ParserRuleContext):
        __slots__ = 'parser'

        def __init__(self, parser, parent:ParserRuleContext=None, invokingState:int=-1):
            super().__init__(parent, invokingState)
            self.parser = parser

        def statement(self, i:int=None):
            if i is None:
                return self.getTypedRuleContexts(SystemVerilogSubsetParser.StatementContext)
            else:
                return self.getTypedRuleContext(SystemVerilogSubsetParser.StatementContext,i)


        def Identifier(self):
            return self.getToken(SystemVerilogSubsetParser.Identifier, 0)

        def expression(self):
            return self.getTypedRuleContext(SystemVerilogSubsetParser.ExpressionContext,0)


        def case_statement(self):
            return self.getTypedRuleContext(SystemVerilogSubsetParser.Case_statementContext,0)


        def getRuleIndex(self):
            return SystemVerilogSubsetParser.RULE_statement

        def enterRule(self, listener:ParseTreeListener):
            if hasattr( listener, "enterStatement" ):
                listener.enterStatement(self)

        def exitRule(self, listener:ParseTreeListener):
            if hasattr( listener, "exitStatement" ):
                listener.exitStatement(self)

        def accept(self, visitor:ParseTreeVisitor):
            if hasattr( visitor, "visitStatement" ):
                return visitor.visitStatement(self)
            else:
                return visitor.visitChildren(self)




    def statement(self):

        localctx = SystemVerilogSubsetParser.StatementContext(self, self._ctx, self.state)
        self.enterRule(localctx, 18, self.RULE_statement)
        self._la = 0 # Token type
        try:
            self.state = 119
            self._errHandler.sync(self)
            token = self._input.LA(1)
            if token in [14]:
                self.enterOuterAlt(localctx, 1)
                self.state = 97
                self.match(SystemVerilogSubsetParser.T__13)
                self.state = 101
                self._errHandler.sync(self)
                _la = self._input.LA(1)
                while (((_la) & ~0x3f) == 0 and ((1 << _la) & 268779520) != 0):
                    self.state = 98
                    self.statement()
                    self.state = 103
                    self._errHandler.sync(self)
                    _la = self._input.LA(1)

                self.state = 104
                self.match(SystemVerilogSubsetParser.T__14)
                pass
            elif token in [16]:
                self.enterOuterAlt(localctx, 2)
                self.state = 105
                self.match(SystemVerilogSubsetParser.T__15)
                self.state = 109
                self._errHandler.sync(self)
                _la = self._input.LA(1)
                while (((_la) & ~0x3f) == 0 and ((1 << _la) & 268779520) != 0):
                    self.state = 106
                    self.statement()
                    self.state = 111
                    self._errHandler.sync(self)
                    _la = self._input.LA(1)

                self.state = 112
                self.match(SystemVerilogSubsetParser.T__16)
                pass
            elif token in [28]:
                self.enterOuterAlt(localctx, 3)
                self.state = 113
                self.match(SystemVerilogSubsetParser.Identifier)
                self.state = 114
                self.match(SystemVerilogSubsetParser.T__11)
                self.state = 115
                self.expression()
                self.state = 116
                self.match(SystemVerilogSubsetParser.T__3)
                pass
            elif token in [18]:
                self.enterOuterAlt(localctx, 4)
                self.state = 118
                self.case_statement()
                pass
            else:
                raise NoViableAltException(self)

        except RecognitionException as re:
            localctx.exception = re
            self._errHandler.reportError(self, re)
            self._errHandler.recover(self, re)
        finally:
            self.exitRule()
        return localctx


    class Case_statementContext(ParserRuleContext):
        __slots__ = 'parser'

        def __init__(self, parser, parent:ParserRuleContext=None, invokingState:int=-1):
            super().__init__(parent, invokingState)
            self.parser = parser

        def expression(self):
            return self.getTypedRuleContext(SystemVerilogSubsetParser.ExpressionContext,0)


        def case_item(self, i:int=None):
            if i is None:
                return self.getTypedRuleContexts(SystemVerilogSubsetParser.Case_itemContext)
            else:
                return self.getTypedRuleContext(SystemVerilogSubsetParser.Case_itemContext,i)


        def default_item(self):
            return self.getTypedRuleContext(SystemVerilogSubsetParser.Default_itemContext,0)


        def getRuleIndex(self):
            return SystemVerilogSubsetParser.RULE_case_statement

        def enterRule(self, listener:ParseTreeListener):
            if hasattr( listener, "enterCase_statement" ):
                listener.enterCase_statement(self)

        def exitRule(self, listener:ParseTreeListener):
            if hasattr( listener, "exitCase_statement" ):
                listener.exitCase_statement(self)

        def accept(self, visitor:ParseTreeVisitor):
            if hasattr( visitor, "visitCase_statement" ):
                return visitor.visitCase_statement(self)
            else:
                return visitor.visitChildren(self)




    def case_statement(self):

        localctx = SystemVerilogSubsetParser.Case_statementContext(self, self._ctx, self.state)
        self.enterRule(localctx, 20, self.RULE_case_statement)
        self._la = 0 # Token type
        try:
            self.enterOuterAlt(localctx, 1)
            self.state = 121
            self.match(SystemVerilogSubsetParser.T__17)
            self.state = 122
            self.match(SystemVerilogSubsetParser.T__1)
            self.state = 123
            self.expression()
            self.state = 124
            self.match(SystemVerilogSubsetParser.T__2)
            self.state = 126 
            self._errHandler.sync(self)
            _la = self._input.LA(1)
            while True:
                self.state = 125
                self.case_item()
                self.state = 128 
                self._errHandler.sync(self)
                _la = self._input.LA(1)
                if not ((((_la) & ~0x3f) == 0 and ((1 << _la) & 1040187396) != 0)):
                    break

            self.state = 131
            self._errHandler.sync(self)
            _la = self._input.LA(1)
            if _la==21:
                self.state = 130
                self.default_item()


            self.state = 133
            self.match(SystemVerilogSubsetParser.T__18)
        except RecognitionException as re:
            localctx.exception = re
            self._errHandler.reportError(self, re)
            self._errHandler.recover(self, re)
        finally:
            self.exitRule()
        return localctx


    class Case_itemContext(ParserRuleContext):
        __slots__ = 'parser'

        def __init__(self, parser, parent:ParserRuleContext=None, invokingState:int=-1):
            super().__init__(parent, invokingState)
            self.parser = parser

        def expression(self):
            return self.getTypedRuleContext(SystemVerilogSubsetParser.ExpressionContext,0)


        def statement(self):
            return self.getTypedRuleContext(SystemVerilogSubsetParser.StatementContext,0)


        def getRuleIndex(self):
            return SystemVerilogSubsetParser.RULE_case_item

        def enterRule(self, listener:ParseTreeListener):
            if hasattr( listener, "enterCase_item" ):
                listener.enterCase_item(self)

        def exitRule(self, listener:ParseTreeListener):
            if hasattr( listener, "exitCase_item" ):
                listener.exitCase_item(self)

        def accept(self, visitor:ParseTreeVisitor):
            if hasattr( visitor, "visitCase_item" ):
                return visitor.visitCase_item(self)
            else:
                return visitor.visitChildren(self)




    def case_item(self):

        localctx = SystemVerilogSubsetParser.Case_itemContext(self, self._ctx, self.state)
        self.enterRule(localctx, 22, self.RULE_case_item)
        try:
            self.enterOuterAlt(localctx, 1)
            self.state = 135
            self.expression()
            self.state = 136
            self.match(SystemVerilogSubsetParser.T__19)
            self.state = 137
            self.statement()
        except RecognitionException as re:
            localctx.exception = re
            self._errHandler.reportError(self, re)
            self._errHandler.recover(self, re)
        finally:
            self.exitRule()
        return localctx


    class Default_itemContext(ParserRuleContext):
        __slots__ = 'parser'

        def __init__(self, parser, parent:ParserRuleContext=None, invokingState:int=-1):
            super().__init__(parent, invokingState)
            self.parser = parser

        def statement(self):
            return self.getTypedRuleContext(SystemVerilogSubsetParser.StatementContext,0)


        def getRuleIndex(self):
            return SystemVerilogSubsetParser.RULE_default_item

        def enterRule(self, listener:ParseTreeListener):
            if hasattr( listener, "enterDefault_item" ):
                listener.enterDefault_item(self)

        def exitRule(self, listener:ParseTreeListener):
            if hasattr( listener, "exitDefault_item" ):
                listener.exitDefault_item(self)

        def accept(self, visitor:ParseTreeVisitor):
            if hasattr( visitor, "visitDefault_item" ):
                return visitor.visitDefault_item(self)
            else:
                return visitor.visitChildren(self)




    def default_item(self):

        localctx = SystemVerilogSubsetParser.Default_itemContext(self, self._ctx, self.state)
        self.enterRule(localctx, 24, self.RULE_default_item)
        try:
            self.enterOuterAlt(localctx, 1)
            self.state = 139
            self.match(SystemVerilogSubsetParser.T__20)
            self.state = 140
            self.match(SystemVerilogSubsetParser.T__19)
            self.state = 141
            self.statement()
        except RecognitionException as re:
            localctx.exception = re
            self._errHandler.reportError(self, re)
            self._errHandler.recover(self, re)
        finally:
            self.exitRule()
        return localctx


    class ExpressionContext(ParserRuleContext):
        __slots__ = 'parser'

        def __init__(self, parser, parent:ParserRuleContext=None, invokingState:int=-1):
            super().__init__(parent, invokingState)
            self.parser = parser

        def logical_or_expression(self):
            return self.getTypedRuleContext(SystemVerilogSubsetParser.Logical_or_expressionContext,0)


        def getRuleIndex(self):
            return SystemVerilogSubsetParser.RULE_expression

        def enterRule(self, listener:ParseTreeListener):
            if hasattr( listener, "enterExpression" ):
                listener.enterExpression(self)

        def exitRule(self, listener:ParseTreeListener):
            if hasattr( listener, "exitExpression" ):
                listener.exitExpression(self)

        def accept(self, visitor:ParseTreeVisitor):
            if hasattr( visitor, "visitExpression" ):
                return visitor.visitExpression(self)
            else:
                return visitor.visitChildren(self)




    def expression(self):

        localctx = SystemVerilogSubsetParser.ExpressionContext(self, self._ctx, self.state)
        self.enterRule(localctx, 26, self.RULE_expression)
        try:
            self.enterOuterAlt(localctx, 1)
            self.state = 143
            self.logical_or_expression(0)
        except RecognitionException as re:
            localctx.exception = re
            self._errHandler.reportError(self, re)
            self._errHandler.recover(self, re)
        finally:
            self.exitRule()
        return localctx


    class Logical_or_expressionContext(ParserRuleContext):
        __slots__ = 'parser'

        def __init__(self, parser, parent:ParserRuleContext=None, invokingState:int=-1):
            super().__init__(parent, invokingState)
            self.parser = parser


        def getRuleIndex(self):
            return SystemVerilogSubsetParser.RULE_logical_or_expression

     
        def copyFrom(self, ctx:ParserRuleContext):
            super().copyFrom(ctx)


    class OrExprContext(Logical_or_expressionContext):

        def __init__(self, parser, ctx:ParserRuleContext): # actually a SystemVerilogSubsetParser.Logical_or_expressionContext
            super().__init__(parser)
            self.copyFrom(ctx)

        def logical_or_expression(self):
            return self.getTypedRuleContext(SystemVerilogSubsetParser.Logical_or_expressionContext,0)

        def logical_xor_expression(self):
            return self.getTypedRuleContext(SystemVerilogSubsetParser.Logical_xor_expressionContext,0)


        def enterRule(self, listener:ParseTreeListener):
            if hasattr( listener, "enterOrExpr" ):
                listener.enterOrExpr(self)

        def exitRule(self, listener:ParseTreeListener):
            if hasattr( listener, "exitOrExpr" ):
                listener.exitOrExpr(self)

        def accept(self, visitor:ParseTreeVisitor):
            if hasattr( visitor, "visitOrExpr" ):
                return visitor.visitOrExpr(self)
            else:
                return visitor.visitChildren(self)


    class OrPassContext(Logical_or_expressionContext):

        def __init__(self, parser, ctx:ParserRuleContext): # actually a SystemVerilogSubsetParser.Logical_or_expressionContext
            super().__init__(parser)
            self.copyFrom(ctx)

        def logical_xor_expression(self):
            return self.getTypedRuleContext(SystemVerilogSubsetParser.Logical_xor_expressionContext,0)


        def enterRule(self, listener:ParseTreeListener):
            if hasattr( listener, "enterOrPass" ):
                listener.enterOrPass(self)

        def exitRule(self, listener:ParseTreeListener):
            if hasattr( listener, "exitOrPass" ):
                listener.exitOrPass(self)

        def accept(self, visitor:ParseTreeVisitor):
            if hasattr( visitor, "visitOrPass" ):
                return visitor.visitOrPass(self)
            else:
                return visitor.visitChildren(self)



    def logical_or_expression(self, _p:int=0):
        _parentctx = self._ctx
        _parentState = self.state
        localctx = SystemVerilogSubsetParser.Logical_or_expressionContext(self, self._ctx, _parentState)
        _prevctx = localctx
        _startState = 28
        self.enterRecursionRule(localctx, 28, self.RULE_logical_or_expression, _p)
        try:
            self.enterOuterAlt(localctx, 1)
            localctx = SystemVerilogSubsetParser.OrPassContext(self, localctx)
            self._ctx = localctx
            _prevctx = localctx

            self.state = 146
            self.logical_xor_expression(0)
            self._ctx.stop = self._input.LT(-1)
            self.state = 153
            self._errHandler.sync(self)
            _alt = self._interp.adaptivePredict(self._input,11,self._ctx)
            while _alt!=2 and _alt!=ATN.INVALID_ALT_NUMBER:
                if _alt==1:
                    if self._parseListeners is not None:
                        self.triggerExitRuleEvent()
                    _prevctx = localctx
                    localctx = SystemVerilogSubsetParser.OrExprContext(self, SystemVerilogSubsetParser.Logical_or_expressionContext(self, _parentctx, _parentState))
                    self.pushNewRecursionContext(localctx, _startState, self.RULE_logical_or_expression)
                    self.state = 148
                    if not self.precpred(self._ctx, 2):
                        from antlr4.error.Errors import FailedPredicateException
                        raise FailedPredicateException(self, "self.precpred(self._ctx, 2)")
                    self.state = 149
                    self.match(SystemVerilogSubsetParser.T__21)
                    self.state = 150
                    self.logical_xor_expression(0) 
                self.state = 155
                self._errHandler.sync(self)
                _alt = self._interp.adaptivePredict(self._input,11,self._ctx)

        except RecognitionException as re:
            localctx.exception = re
            self._errHandler.reportError(self, re)
            self._errHandler.recover(self, re)
        finally:
            self.unrollRecursionContexts(_parentctx)
        return localctx


    class Logical_xor_expressionContext(ParserRuleContext):
        __slots__ = 'parser'

        def __init__(self, parser, parent:ParserRuleContext=None, invokingState:int=-1):
            super().__init__(parent, invokingState)
            self.parser = parser


        def getRuleIndex(self):
            return SystemVerilogSubsetParser.RULE_logical_xor_expression

     
        def copyFrom(self, ctx:ParserRuleContext):
            super().copyFrom(ctx)


    class XorExprContext(Logical_xor_expressionContext):

        def __init__(self, parser, ctx:ParserRuleContext): # actually a SystemVerilogSubsetParser.Logical_xor_expressionContext
            super().__init__(parser)
            self.copyFrom(ctx)

        def logical_xor_expression(self):
            return self.getTypedRuleContext(SystemVerilogSubsetParser.Logical_xor_expressionContext,0)

        def logical_and_expression(self):
            return self.getTypedRuleContext(SystemVerilogSubsetParser.Logical_and_expressionContext,0)


        def enterRule(self, listener:ParseTreeListener):
            if hasattr( listener, "enterXorExpr" ):
                listener.enterXorExpr(self)

        def exitRule(self, listener:ParseTreeListener):
            if hasattr( listener, "exitXorExpr" ):
                listener.exitXorExpr(self)

        def accept(self, visitor:ParseTreeVisitor):
            if hasattr( visitor, "visitXorExpr" ):
                return visitor.visitXorExpr(self)
            else:
                return visitor.visitChildren(self)


    class XorPassContext(Logical_xor_expressionContext):

        def __init__(self, parser, ctx:ParserRuleContext): # actually a SystemVerilogSubsetParser.Logical_xor_expressionContext
            super().__init__(parser)
            self.copyFrom(ctx)

        def logical_and_expression(self):
            return self.getTypedRuleContext(SystemVerilogSubsetParser.Logical_and_expressionContext,0)


        def enterRule(self, listener:ParseTreeListener):
            if hasattr( listener, "enterXorPass" ):
                listener.enterXorPass(self)

        def exitRule(self, listener:ParseTreeListener):
            if hasattr( listener, "exitXorPass" ):
                listener.exitXorPass(self)

        def accept(self, visitor:ParseTreeVisitor):
            if hasattr( visitor, "visitXorPass" ):
                return visitor.visitXorPass(self)
            else:
                return visitor.visitChildren(self)



    def logical_xor_expression(self, _p:int=0):
        _parentctx = self._ctx
        _parentState = self.state
        localctx = SystemVerilogSubsetParser.Logical_xor_expressionContext(self, self._ctx, _parentState)
        _prevctx = localctx
        _startState = 30
        self.enterRecursionRule(localctx, 30, self.RULE_logical_xor_expression, _p)
        try:
            self.enterOuterAlt(localctx, 1)
            localctx = SystemVerilogSubsetParser.XorPassContext(self, localctx)
            self._ctx = localctx
            _prevctx = localctx

            self.state = 157
            self.logical_and_expression(0)
            self._ctx.stop = self._input.LT(-1)
            self.state = 164
            self._errHandler.sync(self)
            _alt = self._interp.adaptivePredict(self._input,12,self._ctx)
            while _alt!=2 and _alt!=ATN.INVALID_ALT_NUMBER:
                if _alt==1:
                    if self._parseListeners is not None:
                        self.triggerExitRuleEvent()
                    _prevctx = localctx
                    localctx = SystemVerilogSubsetParser.XorExprContext(self, SystemVerilogSubsetParser.Logical_xor_expressionContext(self, _parentctx, _parentState))
                    self.pushNewRecursionContext(localctx, _startState, self.RULE_logical_xor_expression)
                    self.state = 159
                    if not self.precpred(self._ctx, 2):
                        from antlr4.error.Errors import FailedPredicateException
                        raise FailedPredicateException(self, "self.precpred(self._ctx, 2)")
                    self.state = 160
                    self.match(SystemVerilogSubsetParser.T__22)
                    self.state = 161
                    self.logical_and_expression(0) 
                self.state = 166
                self._errHandler.sync(self)
                _alt = self._interp.adaptivePredict(self._input,12,self._ctx)

        except RecognitionException as re:
            localctx.exception = re
            self._errHandler.reportError(self, re)
            self._errHandler.recover(self, re)
        finally:
            self.unrollRecursionContexts(_parentctx)
        return localctx


    class Logical_and_expressionContext(ParserRuleContext):
        __slots__ = 'parser'

        def __init__(self, parser, parent:ParserRuleContext=None, invokingState:int=-1):
            super().__init__(parent, invokingState)
            self.parser = parser


        def getRuleIndex(self):
            return SystemVerilogSubsetParser.RULE_logical_and_expression

     
        def copyFrom(self, ctx:ParserRuleContext):
            super().copyFrom(ctx)


    class AndExprContext(Logical_and_expressionContext):

        def __init__(self, parser, ctx:ParserRuleContext): # actually a SystemVerilogSubsetParser.Logical_and_expressionContext
            super().__init__(parser)
            self.copyFrom(ctx)

        def logical_and_expression(self):
            return self.getTypedRuleContext(SystemVerilogSubsetParser.Logical_and_expressionContext,0)

        def unary_expression(self):
            return self.getTypedRuleContext(SystemVerilogSubsetParser.Unary_expressionContext,0)


        def enterRule(self, listener:ParseTreeListener):
            if hasattr( listener, "enterAndExpr" ):
                listener.enterAndExpr(self)

        def exitRule(self, listener:ParseTreeListener):
            if hasattr( listener, "exitAndExpr" ):
                listener.exitAndExpr(self)

        def accept(self, visitor:ParseTreeVisitor):
            if hasattr( visitor, "visitAndExpr" ):
                return visitor.visitAndExpr(self)
            else:
                return visitor.visitChildren(self)


    class AndPassContext(Logical_and_expressionContext):

        def __init__(self, parser, ctx:ParserRuleContext): # actually a SystemVerilogSubsetParser.Logical_and_expressionContext
            super().__init__(parser)
            self.copyFrom(ctx)

        def unary_expression(self):
            return self.getTypedRuleContext(SystemVerilogSubsetParser.Unary_expressionContext,0)


        def enterRule(self, listener:ParseTreeListener):
            if hasattr( listener, "enterAndPass" ):
                listener.enterAndPass(self)

        def exitRule(self, listener:ParseTreeListener):
            if hasattr( listener, "exitAndPass" ):
                listener.exitAndPass(self)

        def accept(self, visitor:ParseTreeVisitor):
            if hasattr( visitor, "visitAndPass" ):
                return visitor.visitAndPass(self)
            else:
                return visitor.visitChildren(self)



    def logical_and_expression(self, _p:int=0):
        _parentctx = self._ctx
        _parentState = self.state
        localctx = SystemVerilogSubsetParser.Logical_and_expressionContext(self, self._ctx, _parentState)
        _prevctx = localctx
        _startState = 32
        self.enterRecursionRule(localctx, 32, self.RULE_logical_and_expression, _p)
        try:
            self.enterOuterAlt(localctx, 1)
            localctx = SystemVerilogSubsetParser.AndPassContext(self, localctx)
            self._ctx = localctx
            _prevctx = localctx

            self.state = 168
            self.unary_expression()
            self._ctx.stop = self._input.LT(-1)
            self.state = 175
            self._errHandler.sync(self)
            _alt = self._interp.adaptivePredict(self._input,13,self._ctx)
            while _alt!=2 and _alt!=ATN.INVALID_ALT_NUMBER:
                if _alt==1:
                    if self._parseListeners is not None:
                        self.triggerExitRuleEvent()
                    _prevctx = localctx
                    localctx = SystemVerilogSubsetParser.AndExprContext(self, SystemVerilogSubsetParser.Logical_and_expressionContext(self, _parentctx, _parentState))
                    self.pushNewRecursionContext(localctx, _startState, self.RULE_logical_and_expression)
                    self.state = 170
                    if not self.precpred(self._ctx, 2):
                        from antlr4.error.Errors import FailedPredicateException
                        raise FailedPredicateException(self, "self.precpred(self._ctx, 2)")
                    self.state = 171
                    self.match(SystemVerilogSubsetParser.T__23)
                    self.state = 172
                    self.unary_expression() 
                self.state = 177
                self._errHandler.sync(self)
                _alt = self._interp.adaptivePredict(self._input,13,self._ctx)

        except RecognitionException as re:
            localctx.exception = re
            self._errHandler.reportError(self, re)
            self._errHandler.recover(self, re)
        finally:
            self.unrollRecursionContexts(_parentctx)
        return localctx


    class Unary_expressionContext(ParserRuleContext):
        __slots__ = 'parser'

        def __init__(self, parser, parent:ParserRuleContext=None, invokingState:int=-1):
            super().__init__(parent, invokingState)
            self.parser = parser


        def getRuleIndex(self):
            return SystemVerilogSubsetParser.RULE_unary_expression

     
        def copyFrom(self, ctx:ParserRuleContext):
            super().copyFrom(ctx)



    class PrimaryPassContext(Unary_expressionContext):

        def __init__(self, parser, ctx:ParserRuleContext): # actually a SystemVerilogSubsetParser.Unary_expressionContext
            super().__init__(parser)
            self.copyFrom(ctx)

        def primary_expression(self):
            return self.getTypedRuleContext(SystemVerilogSubsetParser.Primary_expressionContext,0)


        def enterRule(self, listener:ParseTreeListener):
            if hasattr( listener, "enterPrimaryPass" ):
                listener.enterPrimaryPass(self)

        def exitRule(self, listener:ParseTreeListener):
            if hasattr( listener, "exitPrimaryPass" ):
                listener.exitPrimaryPass(self)

        def accept(self, visitor:ParseTreeVisitor):
            if hasattr( visitor, "visitPrimaryPass" ):
                return visitor.visitPrimaryPass(self)
            else:
                return visitor.visitChildren(self)


    class BitNotExprContext(Unary_expressionContext):

        def __init__(self, parser, ctx:ParserRuleContext): # actually a SystemVerilogSubsetParser.Unary_expressionContext
            super().__init__(parser)
            self.copyFrom(ctx)

        def unary_expression(self):
            return self.getTypedRuleContext(SystemVerilogSubsetParser.Unary_expressionContext,0)


        def enterRule(self, listener:ParseTreeListener):
            if hasattr( listener, "enterBitNotExpr" ):
                listener.enterBitNotExpr(self)

        def exitRule(self, listener:ParseTreeListener):
            if hasattr( listener, "exitBitNotExpr" ):
                listener.exitBitNotExpr(self)

        def accept(self, visitor:ParseTreeVisitor):
            if hasattr( visitor, "visitBitNotExpr" ):
                return visitor.visitBitNotExpr(self)
            else:
                return visitor.visitChildren(self)


    class NotExprContext(Unary_expressionContext):

        def __init__(self, parser, ctx:ParserRuleContext): # actually a SystemVerilogSubsetParser.Unary_expressionContext
            super().__init__(parser)
            self.copyFrom(ctx)

        def unary_expression(self):
            return self.getTypedRuleContext(SystemVerilogSubsetParser.Unary_expressionContext,0)


        def enterRule(self, listener:ParseTreeListener):
            if hasattr( listener, "enterNotExpr" ):
                listener.enterNotExpr(self)

        def exitRule(self, listener:ParseTreeListener):
            if hasattr( listener, "exitNotExpr" ):
                listener.exitNotExpr(self)

        def accept(self, visitor:ParseTreeVisitor):
            if hasattr( visitor, "visitNotExpr" ):
                return visitor.visitNotExpr(self)
            else:
                return visitor.visitChildren(self)


    class NegateExprContext(Unary_expressionContext):

        def __init__(self, parser, ctx:ParserRuleContext): # actually a SystemVerilogSubsetParser.Unary_expressionContext
            super().__init__(parser)
            self.copyFrom(ctx)

        def unary_expression(self):
            return self.getTypedRuleContext(SystemVerilogSubsetParser.Unary_expressionContext,0)


        def enterRule(self, listener:ParseTreeListener):
            if hasattr( listener, "enterNegateExpr" ):
                listener.enterNegateExpr(self)

        def exitRule(self, listener:ParseTreeListener):
            if hasattr( listener, "exitNegateExpr" ):
                listener.exitNegateExpr(self)

        def accept(self, visitor:ParseTreeVisitor):
            if hasattr( visitor, "visitNegateExpr" ):
                return visitor.visitNegateExpr(self)
            else:
                return visitor.visitChildren(self)



    def unary_expression(self):

        localctx = SystemVerilogSubsetParser.Unary_expressionContext(self, self._ctx, self.state)
        self.enterRule(localctx, 34, self.RULE_unary_expression)
        try:
            self.state = 185
            self._errHandler.sync(self)
            token = self._input.LA(1)
            if token in [25]:
                localctx = SystemVerilogSubsetParser.NotExprContext(self, localctx)
                self.enterOuterAlt(localctx, 1)
                self.state = 178
                self.match(SystemVerilogSubsetParser.T__24)
                self.state = 179
                self.unary_expression()
                pass
            elif token in [26]:
                localctx = SystemVerilogSubsetParser.BitNotExprContext(self, localctx)
                self.enterOuterAlt(localctx, 2)
                self.state = 180
                self.match(SystemVerilogSubsetParser.T__25)
                self.state = 181
                self.unary_expression()
                pass
            elif token in [27]:
                localctx = SystemVerilogSubsetParser.NegateExprContext(self, localctx)
                self.enterOuterAlt(localctx, 3)
                self.state = 182
                self.match(SystemVerilogSubsetParser.T__26)
                self.state = 183
                self.unary_expression()
                pass
            elif token in [2, 28, 29]:
                localctx = SystemVerilogSubsetParser.PrimaryPassContext(self, localctx)
                self.enterOuterAlt(localctx, 4)
                self.state = 184
                self.primary_expression()
                pass
            else:
                raise NoViableAltException(self)

        except RecognitionException as re:
            localctx.exception = re
            self._errHandler.reportError(self, re)
            self._errHandler.recover(self, re)
        finally:
            self.exitRule()
        return localctx


    class Primary_expressionContext(ParserRuleContext):
        __slots__ = 'parser'

        def __init__(self, parser, parent:ParserRuleContext=None, invokingState:int=-1):
            super().__init__(parent, invokingState)
            self.parser = parser


        def getRuleIndex(self):
            return SystemVerilogSubsetParser.RULE_primary_expression

     
        def copyFrom(self, ctx:ParserRuleContext):
            super().copyFrom(ctx)



    class IdExprContext(Primary_expressionContext):

        def __init__(self, parser, ctx:ParserRuleContext): # actually a SystemVerilogSubsetParser.Primary_expressionContext
            super().__init__(parser)
            self.copyFrom(ctx)

        def Identifier(self):
            return self.getToken(SystemVerilogSubsetParser.Identifier, 0)

        def enterRule(self, listener:ParseTreeListener):
            if hasattr( listener, "enterIdExpr" ):
                listener.enterIdExpr(self)

        def exitRule(self, listener:ParseTreeListener):
            if hasattr( listener, "exitIdExpr" ):
                listener.exitIdExpr(self)

        def accept(self, visitor:ParseTreeVisitor):
            if hasattr( visitor, "visitIdExpr" ):
                return visitor.visitIdExpr(self)
            else:
                return visitor.visitChildren(self)


    class NumExprContext(Primary_expressionContext):

        def __init__(self, parser, ctx:ParserRuleContext): # actually a SystemVerilogSubsetParser.Primary_expressionContext
            super().__init__(parser)
            self.copyFrom(ctx)

        def Number(self):
            return self.getToken(SystemVerilogSubsetParser.Number, 0)

        def enterRule(self, listener:ParseTreeListener):
            if hasattr( listener, "enterNumExpr" ):
                listener.enterNumExpr(self)

        def exitRule(self, listener:ParseTreeListener):
            if hasattr( listener, "exitNumExpr" ):
                listener.exitNumExpr(self)

        def accept(self, visitor:ParseTreeVisitor):
            if hasattr( visitor, "visitNumExpr" ):
                return visitor.visitNumExpr(self)
            else:
                return visitor.visitChildren(self)


    class ParenExprContext(Primary_expressionContext):

        def __init__(self, parser, ctx:ParserRuleContext): # actually a SystemVerilogSubsetParser.Primary_expressionContext
            super().__init__(parser)
            self.copyFrom(ctx)

        def expression(self):
            return self.getTypedRuleContext(SystemVerilogSubsetParser.ExpressionContext,0)


        def enterRule(self, listener:ParseTreeListener):
            if hasattr( listener, "enterParenExpr" ):
                listener.enterParenExpr(self)

        def exitRule(self, listener:ParseTreeListener):
            if hasattr( listener, "exitParenExpr" ):
                listener.exitParenExpr(self)

        def accept(self, visitor:ParseTreeVisitor):
            if hasattr( visitor, "visitParenExpr" ):
                return visitor.visitParenExpr(self)
            else:
                return visitor.visitChildren(self)



    def primary_expression(self):

        localctx = SystemVerilogSubsetParser.Primary_expressionContext(self, self._ctx, self.state)
        self.enterRule(localctx, 36, self.RULE_primary_expression)
        try:
            self.state = 193
            self._errHandler.sync(self)
            token = self._input.LA(1)
            if token in [28]:
                localctx = SystemVerilogSubsetParser.IdExprContext(self, localctx)
                self.enterOuterAlt(localctx, 1)
                self.state = 187
                self.match(SystemVerilogSubsetParser.Identifier)
                pass
            elif token in [29]:
                localctx = SystemVerilogSubsetParser.NumExprContext(self, localctx)
                self.enterOuterAlt(localctx, 2)
                self.state = 188
                self.match(SystemVerilogSubsetParser.Number)
                pass
            elif token in [2]:
                localctx = SystemVerilogSubsetParser.ParenExprContext(self, localctx)
                self.enterOuterAlt(localctx, 3)
                self.state = 189
                self.match(SystemVerilogSubsetParser.T__1)
                self.state = 190
                self.expression()
                self.state = 191
                self.match(SystemVerilogSubsetParser.T__2)
                pass
            else:
                raise NoViableAltException(self)

        except RecognitionException as re:
            localctx.exception = re
            self._errHandler.reportError(self, re)
            self._errHandler.recover(self, re)
        finally:
            self.exitRule()
        return localctx



    def sempred(self, localctx:RuleContext, ruleIndex:int, predIndex:int):
        if self._predicates == None:
            self._predicates = dict()
        self._predicates[14] = self.logical_or_expression_sempred
        self._predicates[15] = self.logical_xor_expression_sempred
        self._predicates[16] = self.logical_and_expression_sempred
        pred = self._predicates.get(ruleIndex, None)
        if pred is None:
            raise Exception("No predicate with index:" + str(ruleIndex))
        else:
            return pred(localctx, predIndex)

    def logical_or_expression_sempred(self, localctx:Logical_or_expressionContext, predIndex:int):
            if predIndex == 0:
                return self.precpred(self._ctx, 2)
         

    def logical_xor_expression_sempred(self, localctx:Logical_xor_expressionContext, predIndex:int):
            if predIndex == 1:
                return self.precpred(self._ctx, 2)
         

    def logical_and_expression_sempred(self, localctx:Logical_and_expressionContext, predIndex:int):
            if predIndex == 2:
                return self.precpred(self._ctx, 2)
         




