// Seed: 2750406296
module module_0 #(
    parameter id_9 = 32'd72
) (
    output wor   id_0,
    output uwire id_1,
    input  uwire id_2,
    input  tri   id_3,
    output wor   id_4
);
  uwire id_6;
  assign id_0 = id_2;
  logic id_7;
  wire id_8, _id_9;
  assign id_6 = -1;
  wire id_10;
  assign module_1.id_1 = 0;
  wire [-1 : id_9] id_11;
  wire id_12;
endmodule
module module_1 (
    input supply1 id_0,
    input supply1 id_1,
    output wand id_2,
    input supply0 id_3,
    input supply0 id_4
);
  wor [1 : 1] id_6 = -1;
  logic id_7;
  module_0 modCall_1 (
      id_2,
      id_2,
      id_4,
      id_0,
      id_2
  );
endmodule
