# Compile of adder.v was successful.
# Compile of Controller.v was successful.
# Compile of Counter.v was successful.
# Compile of Datapath.v was successful.
# Compile of exponential.v was successful.
# Compile of LUTExp.v was successful.
# Compile of multiplier.v was successful.
# Compile of mux2to1.v was successful.
# Compile of register.v was successful.
# Compile of register18.v was successful.
# Compile of testBench.v was successful.
# 11 compiles, 0 failed with no errors.
vsim -gui work.testBench
# vsim -gui work.testBench 
# Start time: 17:09:31 on Jun 21,2022
# Loading work.testBench
# Loading work.exponential
# Loading work.controller
# Loading work.datapath
# Loading work.register
# Loading work.counter
# Loading work.LUT
# Loading work.mux2to1
# Loading work.multiplier
# Loading work.adder
# Loading work.register18
add wave -position insertpoint  \
sim:/testBench/x_in \
sim:/testBench/start \
sim:/testBench/rst \
sim:/testBench/intpart \
sim:/testBench/fracpart \
sim:/testBench/done \
sim:/testBench/clk
run -all
# ** Note: $stop    : C:/Users/ali/Desktop/CA6/verilog and synthesise/testBench.v(23)
#    Time: 550 ns  Iteration: 0  Instance: /testBench
# Break in Module testBench at C:/Users/ali/Desktop/CA6/verilog and synthesise/testBench.v line 23
# End time: 17:10:54 on Jun 21,2022, Elapsed time: 0:01:23
# Errors: 0, Warnings: 5
