###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =        82927   # Number of WRITE/WRITEP commands
num_reads_done                 =      1309348   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       998976   # Number of read row buffer hits
num_read_cmds                  =      1309343   # Number of READ/READP commands
num_writes_done                =        82932   # Number of read requests issued
num_write_row_hits             =        49418   # Number of write row buffer hits
num_act_cmds                   =       346050   # Number of ACT commands
num_pre_cmds                   =       346020   # Number of PRE commands
num_ondemand_pres              =       320960   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9472500   # Cyles of rank active rank.0
rank_active_cycles.1           =      9295164   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       527500   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       704836   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =      1314174   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        29922   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =        10050   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         4322   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         4173   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         3040   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         1728   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         1635   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         1406   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =          753   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        21163   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            2   # Write cmd latency (cycles)
write_latency[20-39]           =            8   # Write cmd latency (cycles)
write_latency[40-59]           =           10   # Write cmd latency (cycles)
write_latency[60-79]           =           28   # Write cmd latency (cycles)
write_latency[80-99]           =           56   # Write cmd latency (cycles)
write_latency[100-119]         =           89   # Write cmd latency (cycles)
write_latency[120-139]         =          169   # Write cmd latency (cycles)
write_latency[140-159]         =          250   # Write cmd latency (cycles)
write_latency[160-179]         =          396   # Write cmd latency (cycles)
write_latency[180-199]         =          613   # Write cmd latency (cycles)
write_latency[200-]            =        81306   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =           10   # Read request latency (cycles)
read_latency[20-39]            =       318680   # Read request latency (cycles)
read_latency[40-59]            =       126732   # Read request latency (cycles)
read_latency[60-79]            =       145523   # Read request latency (cycles)
read_latency[80-99]            =        88762   # Read request latency (cycles)
read_latency[100-119]          =        72861   # Read request latency (cycles)
read_latency[120-139]          =        67754   # Read request latency (cycles)
read_latency[140-159]          =        53557   # Read request latency (cycles)
read_latency[160-179]          =        45279   # Read request latency (cycles)
read_latency[180-199]          =        38751   # Read request latency (cycles)
read_latency[200-]             =       351439   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  4.13972e+08   # Write energy
read_energy                    =  5.27927e+09   # Read energy
act_energy                     =  9.46793e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =    2.532e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  3.38321e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.91084e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.80018e+09   # Active standby energy rank.1
average_read_latency           =      190.229   # Average read request latency (cycles)
average_interarrival           =      7.18202   # Average request interarrival latency (cycles)
total_energy                   =  1.96472e+10   # Total energy (pJ)
average_power                  =      1964.72   # Average power (mW)
average_bandwidth              =      11.8808   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =        79612   # Number of WRITE/WRITEP commands
num_reads_done                 =      1343553   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =      1039687   # Number of read row buffer hits
num_read_cmds                  =      1343549   # Number of READ/READP commands
num_writes_done                =        79615   # Number of read requests issued
num_write_row_hits             =        47114   # Number of write row buffer hits
num_act_cmds                   =       338201   # Number of ACT commands
num_pre_cmds                   =       338173   # Number of PRE commands
num_ondemand_pres              =       312558   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9369294   # Cyles of rank active rank.0
rank_active_cycles.1           =      9357737   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       630706   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       642263   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =      1344648   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        30226   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =        10020   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         4110   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         4094   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         3080   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         1867   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         1720   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         1447   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =          761   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        21222   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            0   # Write cmd latency (cycles)
write_latency[20-39]           =            7   # Write cmd latency (cycles)
write_latency[40-59]           =           11   # Write cmd latency (cycles)
write_latency[60-79]           =           26   # Write cmd latency (cycles)
write_latency[80-99]           =           60   # Write cmd latency (cycles)
write_latency[100-119]         =           97   # Write cmd latency (cycles)
write_latency[120-139]         =          151   # Write cmd latency (cycles)
write_latency[140-159]         =          230   # Write cmd latency (cycles)
write_latency[160-179]         =          363   # Write cmd latency (cycles)
write_latency[180-199]         =          583   # Write cmd latency (cycles)
write_latency[200-]            =        78084   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            9   # Read request latency (cycles)
read_latency[20-39]            =       330869   # Read request latency (cycles)
read_latency[40-59]            =       134310   # Read request latency (cycles)
read_latency[60-79]            =       153242   # Read request latency (cycles)
read_latency[80-99]            =        94463   # Read request latency (cycles)
read_latency[100-119]          =        77364   # Read request latency (cycles)
read_latency[120-139]          =        70382   # Read request latency (cycles)
read_latency[140-159]          =        56261   # Read request latency (cycles)
read_latency[160-179]          =        47537   # Read request latency (cycles)
read_latency[180-199]          =        40183   # Read request latency (cycles)
read_latency[200-]             =       338933   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  3.97423e+08   # Write energy
read_energy                    =  5.41719e+09   # Read energy
act_energy                     =  9.25318e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  3.02739e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  3.08286e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.84644e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.83923e+09   # Active standby energy rank.1
average_read_latency           =      177.609   # Average read request latency (cycles)
average_interarrival           =      7.02644   # Average request interarrival latency (cycles)
total_energy                   =  1.97413e+10   # Total energy (pJ)
average_power                  =      1974.13   # Average power (mW)
average_bandwidth              =      12.1444   # Average bandwidth
