
spudglo.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000018c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000b9c0  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000002c4  0800bb50  0800bb50  0001bb50  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800be14  0800be14  000202d0  2**0
                  CONTENTS
  4 .ARM          00000008  0800be14  0800be14  0001be14  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800be1c  0800be1c  000202d0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800be1c  0800be1c  0001be1c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800be20  0800be20  0001be20  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000002d0  20000000  0800be24  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00003dd4  200002d0  0800c0f4  000202d0  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200040a4  0800c0f4  000240a4  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000202d0  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  00020300  2**0
                  CONTENTS, READONLY
 13 .debug_info   00027d76  00000000  00000000  00020343  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00005fa5  00000000  00000000  000480b9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000021a0  00000000  00000000  0004e060  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00001a21  00000000  00000000  00050200  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0002ae19  00000000  00000000  00051c21  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0002ca81  00000000  00000000  0007ca3a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000fa05d  00000000  00000000  000a94bb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  000094f8  00000000  00000000  001a3518  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000079  00000000  00000000  001aca10  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200002d0 	.word	0x200002d0
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800bb38 	.word	0x0800bb38

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200002d4 	.word	0x200002d4
 80001cc:	0800bb38 	.word	0x0800bb38

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_uldivmod>:
 8000280:	b953      	cbnz	r3, 8000298 <__aeabi_uldivmod+0x18>
 8000282:	b94a      	cbnz	r2, 8000298 <__aeabi_uldivmod+0x18>
 8000284:	2900      	cmp	r1, #0
 8000286:	bf08      	it	eq
 8000288:	2800      	cmpeq	r0, #0
 800028a:	bf1c      	itt	ne
 800028c:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 8000290:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 8000294:	f000 b970 	b.w	8000578 <__aeabi_idiv0>
 8000298:	f1ad 0c08 	sub.w	ip, sp, #8
 800029c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002a0:	f000 f806 	bl	80002b0 <__udivmoddi4>
 80002a4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002a8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002ac:	b004      	add	sp, #16
 80002ae:	4770      	bx	lr

080002b0 <__udivmoddi4>:
 80002b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002b4:	9e08      	ldr	r6, [sp, #32]
 80002b6:	460d      	mov	r5, r1
 80002b8:	4604      	mov	r4, r0
 80002ba:	460f      	mov	r7, r1
 80002bc:	2b00      	cmp	r3, #0
 80002be:	d14a      	bne.n	8000356 <__udivmoddi4+0xa6>
 80002c0:	428a      	cmp	r2, r1
 80002c2:	4694      	mov	ip, r2
 80002c4:	d965      	bls.n	8000392 <__udivmoddi4+0xe2>
 80002c6:	fab2 f382 	clz	r3, r2
 80002ca:	b143      	cbz	r3, 80002de <__udivmoddi4+0x2e>
 80002cc:	fa02 fc03 	lsl.w	ip, r2, r3
 80002d0:	f1c3 0220 	rsb	r2, r3, #32
 80002d4:	409f      	lsls	r7, r3
 80002d6:	fa20 f202 	lsr.w	r2, r0, r2
 80002da:	4317      	orrs	r7, r2
 80002dc:	409c      	lsls	r4, r3
 80002de:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 80002e2:	fa1f f58c 	uxth.w	r5, ip
 80002e6:	fbb7 f1fe 	udiv	r1, r7, lr
 80002ea:	0c22      	lsrs	r2, r4, #16
 80002ec:	fb0e 7711 	mls	r7, lr, r1, r7
 80002f0:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 80002f4:	fb01 f005 	mul.w	r0, r1, r5
 80002f8:	4290      	cmp	r0, r2
 80002fa:	d90a      	bls.n	8000312 <__udivmoddi4+0x62>
 80002fc:	eb1c 0202 	adds.w	r2, ip, r2
 8000300:	f101 37ff 	add.w	r7, r1, #4294967295	; 0xffffffff
 8000304:	f080 811c 	bcs.w	8000540 <__udivmoddi4+0x290>
 8000308:	4290      	cmp	r0, r2
 800030a:	f240 8119 	bls.w	8000540 <__udivmoddi4+0x290>
 800030e:	3902      	subs	r1, #2
 8000310:	4462      	add	r2, ip
 8000312:	1a12      	subs	r2, r2, r0
 8000314:	b2a4      	uxth	r4, r4
 8000316:	fbb2 f0fe 	udiv	r0, r2, lr
 800031a:	fb0e 2210 	mls	r2, lr, r0, r2
 800031e:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000322:	fb00 f505 	mul.w	r5, r0, r5
 8000326:	42a5      	cmp	r5, r4
 8000328:	d90a      	bls.n	8000340 <__udivmoddi4+0x90>
 800032a:	eb1c 0404 	adds.w	r4, ip, r4
 800032e:	f100 32ff 	add.w	r2, r0, #4294967295	; 0xffffffff
 8000332:	f080 8107 	bcs.w	8000544 <__udivmoddi4+0x294>
 8000336:	42a5      	cmp	r5, r4
 8000338:	f240 8104 	bls.w	8000544 <__udivmoddi4+0x294>
 800033c:	4464      	add	r4, ip
 800033e:	3802      	subs	r0, #2
 8000340:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000344:	1b64      	subs	r4, r4, r5
 8000346:	2100      	movs	r1, #0
 8000348:	b11e      	cbz	r6, 8000352 <__udivmoddi4+0xa2>
 800034a:	40dc      	lsrs	r4, r3
 800034c:	2300      	movs	r3, #0
 800034e:	e9c6 4300 	strd	r4, r3, [r6]
 8000352:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000356:	428b      	cmp	r3, r1
 8000358:	d908      	bls.n	800036c <__udivmoddi4+0xbc>
 800035a:	2e00      	cmp	r6, #0
 800035c:	f000 80ed 	beq.w	800053a <__udivmoddi4+0x28a>
 8000360:	2100      	movs	r1, #0
 8000362:	e9c6 0500 	strd	r0, r5, [r6]
 8000366:	4608      	mov	r0, r1
 8000368:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800036c:	fab3 f183 	clz	r1, r3
 8000370:	2900      	cmp	r1, #0
 8000372:	d149      	bne.n	8000408 <__udivmoddi4+0x158>
 8000374:	42ab      	cmp	r3, r5
 8000376:	d302      	bcc.n	800037e <__udivmoddi4+0xce>
 8000378:	4282      	cmp	r2, r0
 800037a:	f200 80f8 	bhi.w	800056e <__udivmoddi4+0x2be>
 800037e:	1a84      	subs	r4, r0, r2
 8000380:	eb65 0203 	sbc.w	r2, r5, r3
 8000384:	2001      	movs	r0, #1
 8000386:	4617      	mov	r7, r2
 8000388:	2e00      	cmp	r6, #0
 800038a:	d0e2      	beq.n	8000352 <__udivmoddi4+0xa2>
 800038c:	e9c6 4700 	strd	r4, r7, [r6]
 8000390:	e7df      	b.n	8000352 <__udivmoddi4+0xa2>
 8000392:	b902      	cbnz	r2, 8000396 <__udivmoddi4+0xe6>
 8000394:	deff      	udf	#255	; 0xff
 8000396:	fab2 f382 	clz	r3, r2
 800039a:	2b00      	cmp	r3, #0
 800039c:	f040 8090 	bne.w	80004c0 <__udivmoddi4+0x210>
 80003a0:	1a8a      	subs	r2, r1, r2
 80003a2:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80003a6:	fa1f fe8c 	uxth.w	lr, ip
 80003aa:	2101      	movs	r1, #1
 80003ac:	fbb2 f5f7 	udiv	r5, r2, r7
 80003b0:	fb07 2015 	mls	r0, r7, r5, r2
 80003b4:	0c22      	lsrs	r2, r4, #16
 80003b6:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 80003ba:	fb0e f005 	mul.w	r0, lr, r5
 80003be:	4290      	cmp	r0, r2
 80003c0:	d908      	bls.n	80003d4 <__udivmoddi4+0x124>
 80003c2:	eb1c 0202 	adds.w	r2, ip, r2
 80003c6:	f105 38ff 	add.w	r8, r5, #4294967295	; 0xffffffff
 80003ca:	d202      	bcs.n	80003d2 <__udivmoddi4+0x122>
 80003cc:	4290      	cmp	r0, r2
 80003ce:	f200 80cb 	bhi.w	8000568 <__udivmoddi4+0x2b8>
 80003d2:	4645      	mov	r5, r8
 80003d4:	1a12      	subs	r2, r2, r0
 80003d6:	b2a4      	uxth	r4, r4
 80003d8:	fbb2 f0f7 	udiv	r0, r2, r7
 80003dc:	fb07 2210 	mls	r2, r7, r0, r2
 80003e0:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 80003e4:	fb0e fe00 	mul.w	lr, lr, r0
 80003e8:	45a6      	cmp	lr, r4
 80003ea:	d908      	bls.n	80003fe <__udivmoddi4+0x14e>
 80003ec:	eb1c 0404 	adds.w	r4, ip, r4
 80003f0:	f100 32ff 	add.w	r2, r0, #4294967295	; 0xffffffff
 80003f4:	d202      	bcs.n	80003fc <__udivmoddi4+0x14c>
 80003f6:	45a6      	cmp	lr, r4
 80003f8:	f200 80bb 	bhi.w	8000572 <__udivmoddi4+0x2c2>
 80003fc:	4610      	mov	r0, r2
 80003fe:	eba4 040e 	sub.w	r4, r4, lr
 8000402:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 8000406:	e79f      	b.n	8000348 <__udivmoddi4+0x98>
 8000408:	f1c1 0720 	rsb	r7, r1, #32
 800040c:	408b      	lsls	r3, r1
 800040e:	fa22 fc07 	lsr.w	ip, r2, r7
 8000412:	ea4c 0c03 	orr.w	ip, ip, r3
 8000416:	fa05 f401 	lsl.w	r4, r5, r1
 800041a:	fa20 f307 	lsr.w	r3, r0, r7
 800041e:	40fd      	lsrs	r5, r7
 8000420:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000424:	4323      	orrs	r3, r4
 8000426:	fbb5 f8f9 	udiv	r8, r5, r9
 800042a:	fa1f fe8c 	uxth.w	lr, ip
 800042e:	fb09 5518 	mls	r5, r9, r8, r5
 8000432:	0c1c      	lsrs	r4, r3, #16
 8000434:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000438:	fb08 f50e 	mul.w	r5, r8, lr
 800043c:	42a5      	cmp	r5, r4
 800043e:	fa02 f201 	lsl.w	r2, r2, r1
 8000442:	fa00 f001 	lsl.w	r0, r0, r1
 8000446:	d90b      	bls.n	8000460 <__udivmoddi4+0x1b0>
 8000448:	eb1c 0404 	adds.w	r4, ip, r4
 800044c:	f108 3aff 	add.w	sl, r8, #4294967295	; 0xffffffff
 8000450:	f080 8088 	bcs.w	8000564 <__udivmoddi4+0x2b4>
 8000454:	42a5      	cmp	r5, r4
 8000456:	f240 8085 	bls.w	8000564 <__udivmoddi4+0x2b4>
 800045a:	f1a8 0802 	sub.w	r8, r8, #2
 800045e:	4464      	add	r4, ip
 8000460:	1b64      	subs	r4, r4, r5
 8000462:	b29d      	uxth	r5, r3
 8000464:	fbb4 f3f9 	udiv	r3, r4, r9
 8000468:	fb09 4413 	mls	r4, r9, r3, r4
 800046c:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8000470:	fb03 fe0e 	mul.w	lr, r3, lr
 8000474:	45a6      	cmp	lr, r4
 8000476:	d908      	bls.n	800048a <__udivmoddi4+0x1da>
 8000478:	eb1c 0404 	adds.w	r4, ip, r4
 800047c:	f103 35ff 	add.w	r5, r3, #4294967295	; 0xffffffff
 8000480:	d26c      	bcs.n	800055c <__udivmoddi4+0x2ac>
 8000482:	45a6      	cmp	lr, r4
 8000484:	d96a      	bls.n	800055c <__udivmoddi4+0x2ac>
 8000486:	3b02      	subs	r3, #2
 8000488:	4464      	add	r4, ip
 800048a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 800048e:	fba3 9502 	umull	r9, r5, r3, r2
 8000492:	eba4 040e 	sub.w	r4, r4, lr
 8000496:	42ac      	cmp	r4, r5
 8000498:	46c8      	mov	r8, r9
 800049a:	46ae      	mov	lr, r5
 800049c:	d356      	bcc.n	800054c <__udivmoddi4+0x29c>
 800049e:	d053      	beq.n	8000548 <__udivmoddi4+0x298>
 80004a0:	b156      	cbz	r6, 80004b8 <__udivmoddi4+0x208>
 80004a2:	ebb0 0208 	subs.w	r2, r0, r8
 80004a6:	eb64 040e 	sbc.w	r4, r4, lr
 80004aa:	fa04 f707 	lsl.w	r7, r4, r7
 80004ae:	40ca      	lsrs	r2, r1
 80004b0:	40cc      	lsrs	r4, r1
 80004b2:	4317      	orrs	r7, r2
 80004b4:	e9c6 7400 	strd	r7, r4, [r6]
 80004b8:	4618      	mov	r0, r3
 80004ba:	2100      	movs	r1, #0
 80004bc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80004c0:	f1c3 0120 	rsb	r1, r3, #32
 80004c4:	fa02 fc03 	lsl.w	ip, r2, r3
 80004c8:	fa20 f201 	lsr.w	r2, r0, r1
 80004cc:	fa25 f101 	lsr.w	r1, r5, r1
 80004d0:	409d      	lsls	r5, r3
 80004d2:	432a      	orrs	r2, r5
 80004d4:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80004d8:	fa1f fe8c 	uxth.w	lr, ip
 80004dc:	fbb1 f0f7 	udiv	r0, r1, r7
 80004e0:	fb07 1510 	mls	r5, r7, r0, r1
 80004e4:	0c11      	lsrs	r1, r2, #16
 80004e6:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 80004ea:	fb00 f50e 	mul.w	r5, r0, lr
 80004ee:	428d      	cmp	r5, r1
 80004f0:	fa04 f403 	lsl.w	r4, r4, r3
 80004f4:	d908      	bls.n	8000508 <__udivmoddi4+0x258>
 80004f6:	eb1c 0101 	adds.w	r1, ip, r1
 80004fa:	f100 38ff 	add.w	r8, r0, #4294967295	; 0xffffffff
 80004fe:	d22f      	bcs.n	8000560 <__udivmoddi4+0x2b0>
 8000500:	428d      	cmp	r5, r1
 8000502:	d92d      	bls.n	8000560 <__udivmoddi4+0x2b0>
 8000504:	3802      	subs	r0, #2
 8000506:	4461      	add	r1, ip
 8000508:	1b49      	subs	r1, r1, r5
 800050a:	b292      	uxth	r2, r2
 800050c:	fbb1 f5f7 	udiv	r5, r1, r7
 8000510:	fb07 1115 	mls	r1, r7, r5, r1
 8000514:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000518:	fb05 f10e 	mul.w	r1, r5, lr
 800051c:	4291      	cmp	r1, r2
 800051e:	d908      	bls.n	8000532 <__udivmoddi4+0x282>
 8000520:	eb1c 0202 	adds.w	r2, ip, r2
 8000524:	f105 38ff 	add.w	r8, r5, #4294967295	; 0xffffffff
 8000528:	d216      	bcs.n	8000558 <__udivmoddi4+0x2a8>
 800052a:	4291      	cmp	r1, r2
 800052c:	d914      	bls.n	8000558 <__udivmoddi4+0x2a8>
 800052e:	3d02      	subs	r5, #2
 8000530:	4462      	add	r2, ip
 8000532:	1a52      	subs	r2, r2, r1
 8000534:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8000538:	e738      	b.n	80003ac <__udivmoddi4+0xfc>
 800053a:	4631      	mov	r1, r6
 800053c:	4630      	mov	r0, r6
 800053e:	e708      	b.n	8000352 <__udivmoddi4+0xa2>
 8000540:	4639      	mov	r1, r7
 8000542:	e6e6      	b.n	8000312 <__udivmoddi4+0x62>
 8000544:	4610      	mov	r0, r2
 8000546:	e6fb      	b.n	8000340 <__udivmoddi4+0x90>
 8000548:	4548      	cmp	r0, r9
 800054a:	d2a9      	bcs.n	80004a0 <__udivmoddi4+0x1f0>
 800054c:	ebb9 0802 	subs.w	r8, r9, r2
 8000550:	eb65 0e0c 	sbc.w	lr, r5, ip
 8000554:	3b01      	subs	r3, #1
 8000556:	e7a3      	b.n	80004a0 <__udivmoddi4+0x1f0>
 8000558:	4645      	mov	r5, r8
 800055a:	e7ea      	b.n	8000532 <__udivmoddi4+0x282>
 800055c:	462b      	mov	r3, r5
 800055e:	e794      	b.n	800048a <__udivmoddi4+0x1da>
 8000560:	4640      	mov	r0, r8
 8000562:	e7d1      	b.n	8000508 <__udivmoddi4+0x258>
 8000564:	46d0      	mov	r8, sl
 8000566:	e77b      	b.n	8000460 <__udivmoddi4+0x1b0>
 8000568:	3d02      	subs	r5, #2
 800056a:	4462      	add	r2, ip
 800056c:	e732      	b.n	80003d4 <__udivmoddi4+0x124>
 800056e:	4608      	mov	r0, r1
 8000570:	e70a      	b.n	8000388 <__udivmoddi4+0xd8>
 8000572:	4464      	add	r4, ip
 8000574:	3802      	subs	r0, #2
 8000576:	e742      	b.n	80003fe <__udivmoddi4+0x14e>

08000578 <__aeabi_idiv0>:
 8000578:	4770      	bx	lr
 800057a:	bf00      	nop

0800057c <current_monitor_set>:
float g_absolute_max_current_ratio = 0.0f; // DO NOT EXCEED!
p_current_t gp_current_monitor_strip[NUM_STRIPS];


void current_monitor_set(float value)
{
 800057c:	b480      	push	{r7}
 800057e:	b083      	sub	sp, #12
 8000580:	af00      	add	r7, sp, #0
 8000582:	ed87 0a01 	vstr	s0, [r7, #4]
    if (value < g_absolute_max_current_ratio)
 8000586:	4b0c      	ldr	r3, [pc, #48]	; (80005b8 <current_monitor_set+0x3c>)
 8000588:	edd3 7a00 	vldr	s15, [r3]
 800058c:	ed97 7a01 	vldr	s14, [r7, #4]
 8000590:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8000594:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000598:	d503      	bpl.n	80005a2 <current_monitor_set+0x26>
    {
        g_max_current_ratio = value;
 800059a:	4a08      	ldr	r2, [pc, #32]	; (80005bc <current_monitor_set+0x40>)
 800059c:	687b      	ldr	r3, [r7, #4]
 800059e:	6013      	str	r3, [r2, #0]
    }
    else
    {
        g_max_current_ratio = g_absolute_max_current_ratio;
    }
}
 80005a0:	e003      	b.n	80005aa <current_monitor_set+0x2e>
        g_max_current_ratio = g_absolute_max_current_ratio;
 80005a2:	4b05      	ldr	r3, [pc, #20]	; (80005b8 <current_monitor_set+0x3c>)
 80005a4:	681b      	ldr	r3, [r3, #0]
 80005a6:	4a05      	ldr	r2, [pc, #20]	; (80005bc <current_monitor_set+0x40>)
 80005a8:	6013      	str	r3, [r2, #0]
}
 80005aa:	bf00      	nop
 80005ac:	370c      	adds	r7, #12
 80005ae:	46bd      	mov	sp, r7
 80005b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005b4:	4770      	bx	lr
 80005b6:	bf00      	nop
 80005b8:	200002ec 	.word	0x200002ec
 80005bc:	20000000 	.word	0x20000000

080005c0 <current_monitor_init>:
    return g_max_current_ratio;
}


void current_monitor_init(void)
{
 80005c0:	b480      	push	{r7}
 80005c2:	af00      	add	r7, sp, #0
    while ((g_max_current_ratio * ((float)CURRENT_MONITOR_MAX_CURRENT_PER_LED_MA / 1000) * NUM_LEDS) > (float)CURRENT_MONITOR_MAX_CURRENT_DRAW_A)
 80005c4:	e009      	b.n	80005da <current_monitor_init+0x1a>
    {
        g_max_current_ratio -= 0.05f;
 80005c6:	4b17      	ldr	r3, [pc, #92]	; (8000624 <current_monitor_init+0x64>)
 80005c8:	edd3 7a00 	vldr	s15, [r3]
 80005cc:	ed9f 7a16 	vldr	s14, [pc, #88]	; 8000628 <current_monitor_init+0x68>
 80005d0:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80005d4:	4b13      	ldr	r3, [pc, #76]	; (8000624 <current_monitor_init+0x64>)
 80005d6:	edc3 7a00 	vstr	s15, [r3]
    while ((g_max_current_ratio * ((float)CURRENT_MONITOR_MAX_CURRENT_PER_LED_MA / 1000) * NUM_LEDS) > (float)CURRENT_MONITOR_MAX_CURRENT_DRAW_A)
 80005da:	4b12      	ldr	r3, [pc, #72]	; (8000624 <current_monitor_init+0x64>)
 80005dc:	edd3 7a00 	vldr	s15, [r3]
 80005e0:	ed9f 7a12 	vldr	s14, [pc, #72]	; 800062c <current_monitor_init+0x6c>
 80005e4:	ee67 7a87 	vmul.f32	s15, s15, s14
 80005e8:	ed9f 7a11 	vldr	s14, [pc, #68]	; 8000630 <current_monitor_init+0x70>
 80005ec:	ee67 7a87 	vmul.f32	s15, s15, s14
 80005f0:	eeb2 7a03 	vmov.f32	s14, #35	; 0x41180000  9.5
 80005f4:	eef4 7ac7 	vcmpe.f32	s15, s14
 80005f8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80005fc:	dce3      	bgt.n	80005c6 <current_monitor_init+0x6>
    }
    if (g_max_current_ratio <= 0) while(1); // broken..
 80005fe:	4b09      	ldr	r3, [pc, #36]	; (8000624 <current_monitor_init+0x64>)
 8000600:	edd3 7a00 	vldr	s15, [r3]
 8000604:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8000608:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800060c:	d800      	bhi.n	8000610 <current_monitor_init+0x50>
 800060e:	e7fe      	b.n	800060e <current_monitor_init+0x4e>
    g_absolute_max_current_ratio = g_max_current_ratio;
 8000610:	4b04      	ldr	r3, [pc, #16]	; (8000624 <current_monitor_init+0x64>)
 8000612:	681b      	ldr	r3, [r3, #0]
 8000614:	4a07      	ldr	r2, [pc, #28]	; (8000634 <current_monitor_init+0x74>)
 8000616:	6013      	str	r3, [r2, #0]
}
 8000618:	bf00      	nop
 800061a:	46bd      	mov	sp, r7
 800061c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000620:	4770      	bx	lr
 8000622:	bf00      	nop
 8000624:	20000000 	.word	0x20000000
 8000628:	3d4ccccd 	.word	0x3d4ccccd
 800062c:	3d23d70a 	.word	0x3d23d70a
 8000630:	441f0000 	.word	0x441f0000
 8000634:	200002ec 	.word	0x200002ec

08000638 <animate_led_show_strip>:
 * @brief   Write data stored in `gp_ws28128b_strip` array to the strip
 * @param   strip_mask - the strip to write to
 * @return  void
 */
void animate_led_show_strip(const strip_mask_t strip_mask)
{
 8000638:	b580      	push	{r7, lr}
 800063a:	b082      	sub	sp, #8
 800063c:	af00      	add	r7, sp, #0
 800063e:	4603      	mov	r3, r0
 8000640:	80fb      	strh	r3, [r7, #6]
    if (strip_mask & STRIP_BIT_1)
 8000642:	88fb      	ldrh	r3, [r7, #6]
 8000644:	f003 0301 	and.w	r3, r3, #1
 8000648:	2b00      	cmp	r3, #0
 800064a:	d001      	beq.n	8000650 <animate_led_show_strip+0x18>
    {
        ws2812b_show_strip_one();
 800064c:	f000 fac0 	bl	8000bd0 <ws2812b_show_strip_one>
    {
        // STRIP_BIT_3
        ws2812b_show_strip_three();
    }
#endif
}
 8000650:	bf00      	nop
 8000652:	3708      	adds	r7, #8
 8000654:	46bd      	mov	sp, r7
 8000656:	bd80      	pop	{r7, pc}

08000658 <animate_led_set_all_pixels>:
    //animate_led_show_strip(mask);
}


void animate_led_set_all_pixels(const strip_mask_t mask, const uint8_t red, const uint8_t green, const uint8_t blue)
{
 8000658:	b590      	push	{r4, r7, lr}
 800065a:	b089      	sub	sp, #36	; 0x24
 800065c:	af02      	add	r7, sp, #8
 800065e:	4604      	mov	r4, r0
 8000660:	4608      	mov	r0, r1
 8000662:	4611      	mov	r1, r2
 8000664:	461a      	mov	r2, r3
 8000666:	4623      	mov	r3, r4
 8000668:	80fb      	strh	r3, [r7, #6]
 800066a:	4603      	mov	r3, r0
 800066c:	717b      	strb	r3, [r7, #5]
 800066e:	460b      	mov	r3, r1
 8000670:	713b      	strb	r3, [r7, #4]
 8000672:	4613      	mov	r3, r2
 8000674:	70fb      	strb	r3, [r7, #3]
    uint16_t strip_size = 0;
 8000676:	2300      	movs	r3, #0
 8000678:	81fb      	strh	r3, [r7, #14]
    if (mask == g_all_strip_mask)
 800067a:	4b2b      	ldr	r3, [pc, #172]	; (8000728 <animate_led_set_all_pixels+0xd0>)
 800067c:	881b      	ldrh	r3, [r3, #0]
 800067e:	88fa      	ldrh	r2, [r7, #6]
 8000680:	429a      	cmp	r2, r3
 8000682:	d122      	bne.n	80006ca <animate_led_set_all_pixels+0x72>
    {
        for (strip_bit_e strip_bit = STRIP_BIT_1; strip_bit <= STRIP_BIT_NUM_STRIPS; strip_bit = (strip_bit_e)(strip_bit + 1))
 8000684:	2301      	movs	r3, #1
 8000686:	75fb      	strb	r3, [r7, #23]
 8000688:	e01b      	b.n	80006c2 <animate_led_set_all_pixels+0x6a>
        {
            strip_size = ws2812_get_strip_size(strip_bit);
 800068a:	7dfb      	ldrb	r3, [r7, #23]
 800068c:	4618      	mov	r0, r3
 800068e:	f000 f8f5 	bl	800087c <ws2812_get_strip_size>
 8000692:	4603      	mov	r3, r0
 8000694:	81fb      	strh	r3, [r7, #14]
            //offset = animate_led_get_strip_offset(strip_bit);
            for (uint16_t iii = 0; iii < strip_size; iii++) ws2812b_set_led(strip_bit, iii, red, green, blue);
 8000696:	2300      	movs	r3, #0
 8000698:	82bb      	strh	r3, [r7, #20]
 800069a:	e00b      	b.n	80006b4 <animate_led_set_all_pixels+0x5c>
 800069c:	793c      	ldrb	r4, [r7, #4]
 800069e:	797a      	ldrb	r2, [r7, #5]
 80006a0:	8ab9      	ldrh	r1, [r7, #20]
 80006a2:	7df8      	ldrb	r0, [r7, #23]
 80006a4:	78fb      	ldrb	r3, [r7, #3]
 80006a6:	9300      	str	r3, [sp, #0]
 80006a8:	4623      	mov	r3, r4
 80006aa:	f000 f909 	bl	80008c0 <ws2812b_set_led>
 80006ae:	8abb      	ldrh	r3, [r7, #20]
 80006b0:	3301      	adds	r3, #1
 80006b2:	82bb      	strh	r3, [r7, #20]
 80006b4:	8aba      	ldrh	r2, [r7, #20]
 80006b6:	89fb      	ldrh	r3, [r7, #14]
 80006b8:	429a      	cmp	r2, r3
 80006ba:	d3ef      	bcc.n	800069c <animate_led_set_all_pixels+0x44>
        for (strip_bit_e strip_bit = STRIP_BIT_1; strip_bit <= STRIP_BIT_NUM_STRIPS; strip_bit = (strip_bit_e)(strip_bit + 1))
 80006bc:	7dfb      	ldrb	r3, [r7, #23]
 80006be:	3301      	adds	r3, #1
 80006c0:	75fb      	strb	r3, [r7, #23]
 80006c2:	7dfb      	ldrb	r3, [r7, #23]
 80006c4:	2b01      	cmp	r3, #1
 80006c6:	d9e0      	bls.n	800068a <animate_led_set_all_pixels+0x32>
 80006c8:	e026      	b.n	8000718 <animate_led_set_all_pixels+0xc0>
        }
    }
    else
    {
        for (strip_bit_e strip_bit = STRIP_BIT_1; strip_bit <= STRIP_BIT_NUM_STRIPS; strip_bit = (strip_bit_e)(strip_bit + 1))
 80006ca:	2301      	movs	r3, #1
 80006cc:	74fb      	strb	r3, [r7, #19]
 80006ce:	e020      	b.n	8000712 <animate_led_set_all_pixels+0xba>
        {
            if (mask & strip_bit)
 80006d0:	88fa      	ldrh	r2, [r7, #6]
 80006d2:	7cfb      	ldrb	r3, [r7, #19]
 80006d4:	4013      	ands	r3, r2
 80006d6:	2b00      	cmp	r3, #0
 80006d8:	d018      	beq.n	800070c <animate_led_set_all_pixels+0xb4>
            {
                strip_size = ws2812_get_strip_size(strip_bit);
 80006da:	7cfb      	ldrb	r3, [r7, #19]
 80006dc:	4618      	mov	r0, r3
 80006de:	f000 f8cd 	bl	800087c <ws2812_get_strip_size>
 80006e2:	4603      	mov	r3, r0
 80006e4:	81fb      	strh	r3, [r7, #14]
                for (uint16_t yyy = 0; yyy < strip_size; yyy++) ws2812b_set_led(strip_bit, yyy, red, green, blue);
 80006e6:	2300      	movs	r3, #0
 80006e8:	823b      	strh	r3, [r7, #16]
 80006ea:	e00b      	b.n	8000704 <animate_led_set_all_pixels+0xac>
 80006ec:	793c      	ldrb	r4, [r7, #4]
 80006ee:	797a      	ldrb	r2, [r7, #5]
 80006f0:	8a39      	ldrh	r1, [r7, #16]
 80006f2:	7cf8      	ldrb	r0, [r7, #19]
 80006f4:	78fb      	ldrb	r3, [r7, #3]
 80006f6:	9300      	str	r3, [sp, #0]
 80006f8:	4623      	mov	r3, r4
 80006fa:	f000 f8e1 	bl	80008c0 <ws2812b_set_led>
 80006fe:	8a3b      	ldrh	r3, [r7, #16]
 8000700:	3301      	adds	r3, #1
 8000702:	823b      	strh	r3, [r7, #16]
 8000704:	8a3a      	ldrh	r2, [r7, #16]
 8000706:	89fb      	ldrh	r3, [r7, #14]
 8000708:	429a      	cmp	r2, r3
 800070a:	d3ef      	bcc.n	80006ec <animate_led_set_all_pixels+0x94>
        for (strip_bit_e strip_bit = STRIP_BIT_1; strip_bit <= STRIP_BIT_NUM_STRIPS; strip_bit = (strip_bit_e)(strip_bit + 1))
 800070c:	7cfb      	ldrb	r3, [r7, #19]
 800070e:	3301      	adds	r3, #1
 8000710:	74fb      	strb	r3, [r7, #19]
 8000712:	7cfb      	ldrb	r3, [r7, #19]
 8000714:	2b01      	cmp	r3, #1
 8000716:	d9db      	bls.n	80006d0 <animate_led_set_all_pixels+0x78>
            }
        }
    }
    animate_led_show_strip(mask);
 8000718:	88fb      	ldrh	r3, [r7, #6]
 800071a:	4618      	mov	r0, r3
 800071c:	f7ff ff8c 	bl	8000638 <animate_led_show_strip>
}
 8000720:	bf00      	nop
 8000722:	371c      	adds	r7, #28
 8000724:	46bd      	mov	sp, r7
 8000726:	bd90      	pop	{r4, r7, pc}
 8000728:	20000a66 	.word	0x20000a66

0800072c <animate_led_solid_custom_color>:
	}
}


void animate_led_solid_custom_color(const strip_mask_t mask_solid, const color_hex_code_e color_solid)
{
 800072c:	b580      	push	{r7, lr}
 800072e:	b084      	sub	sp, #16
 8000730:	af00      	add	r7, sp, #0
 8000732:	4603      	mov	r3, r0
 8000734:	6039      	str	r1, [r7, #0]
 8000736:	80fb      	strh	r3, [r7, #6]
    uint8_t color_solid_rgb[sizeof(ws2812b_led_t)] = {0};
 8000738:	4b0c      	ldr	r3, [pc, #48]	; (800076c <animate_led_solid_custom_color+0x40>)
 800073a:	881b      	ldrh	r3, [r3, #0]
 800073c:	81bb      	strh	r3, [r7, #12]
 800073e:	2300      	movs	r3, #0
 8000740:	73bb      	strb	r3, [r7, #14]
    color_led_hex_to_rgb(color_solid, color_solid_rgb);
 8000742:	f107 030c 	add.w	r3, r7, #12
 8000746:	4619      	mov	r1, r3
 8000748:	6838      	ldr	r0, [r7, #0]
 800074a:	f000 f811 	bl	8000770 <color_led_hex_to_rgb>
    animate_led_set_all_pixels(mask_solid, color_solid_rgb[offsetof(ws2812b_led_t, red)],
 800074e:	7b39      	ldrb	r1, [r7, #12]
 8000750:	7b7a      	ldrb	r2, [r7, #13]
 8000752:	7bbb      	ldrb	r3, [r7, #14]
 8000754:	88f8      	ldrh	r0, [r7, #6]
 8000756:	f7ff ff7f 	bl	8000658 <animate_led_set_all_pixels>
                               color_solid_rgb[offsetof(ws2812b_led_t, green)],
                               color_solid_rgb[offsetof(ws2812b_led_t, blue)]);
    animate_led_show_strip(mask_solid);
 800075a:	88fb      	ldrh	r3, [r7, #6]
 800075c:	4618      	mov	r0, r3
 800075e:	f7ff ff6b 	bl	8000638 <animate_led_show_strip>
}
 8000762:	bf00      	nop
 8000764:	3710      	adds	r7, #16
 8000766:	46bd      	mov	sp, r7
 8000768:	bd80      	pop	{r7, pc}
 800076a:	bf00      	nop
 800076c:	0800bb50 	.word	0x0800bb50

08000770 <color_led_hex_to_rgb>:
    [COLORS_BROWN] = COLOR_HEX_BROWN
};


void color_led_hex_to_rgb(const color_hex_code_e color, uint8_t *color_array)
{
 8000770:	b480      	push	{r7}
 8000772:	b083      	sub	sp, #12
 8000774:	af00      	add	r7, sp, #0
 8000776:	6078      	str	r0, [r7, #4]
 8000778:	6039      	str	r1, [r7, #0]
    color_array[offsetof(ws2812b_led_t, red)] = ((color & 0xFF0000) >> (BITS_PER_BYTE * (2 - offsetof(ws2812b_led_t, red))));
 800077a:	687b      	ldr	r3, [r7, #4]
 800077c:	0c1b      	lsrs	r3, r3, #16
 800077e:	b2da      	uxtb	r2, r3
 8000780:	683b      	ldr	r3, [r7, #0]
 8000782:	701a      	strb	r2, [r3, #0]
    color_array[offsetof(ws2812b_led_t, green)] = ((color & 0x00FF00) >> (BITS_PER_BYTE * (2 - offsetof(ws2812b_led_t, green))));
 8000784:	687b      	ldr	r3, [r7, #4]
 8000786:	0a1a      	lsrs	r2, r3, #8
 8000788:	683b      	ldr	r3, [r7, #0]
 800078a:	3301      	adds	r3, #1
 800078c:	b2d2      	uxtb	r2, r2
 800078e:	701a      	strb	r2, [r3, #0]
    color_array[offsetof(ws2812b_led_t, blue)] = ((color & 0x0000FF) >> (BITS_PER_BYTE * (2 - offsetof(ws2812b_led_t, blue))));
 8000790:	683b      	ldr	r3, [r7, #0]
 8000792:	3302      	adds	r3, #2
 8000794:	687a      	ldr	r2, [r7, #4]
 8000796:	b2d2      	uxtb	r2, r2
 8000798:	701a      	strb	r2, [r3, #0]
}
 800079a:	bf00      	nop
 800079c:	370c      	adds	r7, #12
 800079e:	46bd      	mov	sp, r7
 80007a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007a4:	4770      	bx	lr
	...

080007a8 <reset_ws2812b>:

extern volatile int datasentflag;

uint16_t pwm_reset[50] = {0};
void reset_ws2812b(void)
{
 80007a8:	b580      	push	{r7, lr}
 80007aa:	af00      	add	r7, sp, #0
    //xSemaphoreTake(g_dma_transfer_semaphore, portMAX_DELAY);
    //xTaskNotify(g_dma_transfer_handle, 0, eSetValueWithOverwrite);
    HAL_TIM_PWM_Start_DMA(&g_tim1_handle, TIM_CHANNEL_1, (uint32_t *)pwm_reset, sizeof(pwm_reset));
 80007ac:	2364      	movs	r3, #100	; 0x64
 80007ae:	4a09      	ldr	r2, [pc, #36]	; (80007d4 <reset_ws2812b+0x2c>)
 80007b0:	2100      	movs	r1, #0
 80007b2:	4809      	ldr	r0, [pc, #36]	; (80007d8 <reset_ws2812b+0x30>)
 80007b4:	f005 ffa6 	bl	8006704 <HAL_TIM_PWM_Start_DMA>
    HAL_TIM_PWM_Start_DMA(&g_tim1_handle, TIM_CHANNEL_2, (uint32_t *)pwm_reset, sizeof(pwm_reset));
 80007b8:	2364      	movs	r3, #100	; 0x64
 80007ba:	4a06      	ldr	r2, [pc, #24]	; (80007d4 <reset_ws2812b+0x2c>)
 80007bc:	2104      	movs	r1, #4
 80007be:	4806      	ldr	r0, [pc, #24]	; (80007d8 <reset_ws2812b+0x30>)
 80007c0:	f005 ffa0 	bl	8006704 <HAL_TIM_PWM_Start_DMA>
    HAL_TIM_PWM_Start_DMA(&g_tim1_handle, TIM_CHANNEL_3, (uint32_t *)pwm_reset, sizeof(pwm_reset));
 80007c4:	2364      	movs	r3, #100	; 0x64
 80007c6:	4a03      	ldr	r2, [pc, #12]	; (80007d4 <reset_ws2812b+0x2c>)
 80007c8:	2108      	movs	r1, #8
 80007ca:	4803      	ldr	r0, [pc, #12]	; (80007d8 <reset_ws2812b+0x30>)
 80007cc:	f005 ff9a 	bl	8006704 <HAL_TIM_PWM_Start_DMA>
}
 80007d0:	bf00      	nop
 80007d2:	bd80      	pop	{r7, pc}
 80007d4:	20000a74 	.word	0x20000a74
 80007d8:	2000262c 	.word	0x2000262c

080007dc <ws2812_convert_strip_num_to_strip_bit>:

static strip_bit_e ws2812_convert_strip_num_to_strip_bit(const strip_num_e strip_num)
{
 80007dc:	b480      	push	{r7}
 80007de:	b083      	sub	sp, #12
 80007e0:	af00      	add	r7, sp, #0
 80007e2:	4603      	mov	r3, r0
 80007e4:	71fb      	strb	r3, [r7, #7]
	return (strip_bit_e)(strip_num + 1);
 80007e6:	79fb      	ldrb	r3, [r7, #7]
 80007e8:	3301      	adds	r3, #1
 80007ea:	b2db      	uxtb	r3, r3
}
 80007ec:	4618      	mov	r0, r3
 80007ee:	370c      	adds	r7, #12
 80007f0:	46bd      	mov	sp, r7
 80007f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007f6:	4770      	bx	lr

080007f8 <ws2812_convert_strip_bit_to_strip_num>:


static strip_num_e ws2812_convert_strip_bit_to_strip_num(const strip_bit_e strip_bit)
{
 80007f8:	b480      	push	{r7}
 80007fa:	b083      	sub	sp, #12
 80007fc:	af00      	add	r7, sp, #0
 80007fe:	4603      	mov	r3, r0
 8000800:	71fb      	strb	r3, [r7, #7]
	return (strip_num_e)(strip_bit - 1);
 8000802:	79fb      	ldrb	r3, [r7, #7]
 8000804:	3b01      	subs	r3, #1
 8000806:	b2db      	uxtb	r3, r3
}
 8000808:	4618      	mov	r0, r3
 800080a:	370c      	adds	r7, #12
 800080c:	46bd      	mov	sp, r7
 800080e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000812:	4770      	bx	lr

08000814 <ws2812_get_pwm_strip_offset>:


uint16_t ws2812_get_pwm_strip_offset(const strip_bit_e strip_bit)
{
 8000814:	b480      	push	{r7}
 8000816:	b085      	sub	sp, #20
 8000818:	af00      	add	r7, sp, #0
 800081a:	4603      	mov	r3, r0
 800081c:	71fb      	strb	r3, [r7, #7]
    uint16_t offset = 0;
 800081e:	2300      	movs	r3, #0
 8000820:	81fb      	strh	r3, [r7, #14]
    uint8_t strip_num = 0;
 8000822:	2300      	movs	r3, #0
 8000824:	737b      	strb	r3, [r7, #13]
    switch (strip_bit)
 8000826:	79fb      	ldrb	r3, [r7, #7]
 8000828:	2b01      	cmp	r3, #1
 800082a:	d104      	bne.n	8000836 <ws2812_get_pwm_strip_offset+0x22>
    {
#if defined(STRIP_1_LENGTH)
        case STRIP_BIT_1:
            offset = 0;
 800082c:	2300      	movs	r3, #0
 800082e:	81fb      	strh	r3, [r7, #14]
            strip_num = 1;
 8000830:	2301      	movs	r3, #1
 8000832:	737b      	strb	r3, [r7, #13]
        break;
 8000834:	e000      	b.n	8000838 <ws2812_get_pwm_strip_offset+0x24>
        case STRIP_BIT_5:
            offset = STRIP_1_LENGTH + STRIP_2_LENGTH + STRIP_3_LENGTH + STRIP_4_LENGTH;
        break;
#endif
        default:
        break;
 8000836:	bf00      	nop
    }
    return ((offset * BITS_PER_BYTE * sizeof(ws2812b_led_t)) + (strip_num * WS2812B_RESET_TIME_CYCLES));
 8000838:	89fa      	ldrh	r2, [r7, #14]
 800083a:	4613      	mov	r3, r2
 800083c:	005b      	lsls	r3, r3, #1
 800083e:	4413      	add	r3, r2
 8000840:	00db      	lsls	r3, r3, #3
 8000842:	ee07 3a90 	vmov	s15, r3
 8000846:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800084a:	7b7b      	ldrb	r3, [r7, #13]
 800084c:	ee07 3a90 	vmov	s15, r3
 8000850:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8000854:	eddf 6a08 	vldr	s13, [pc, #32]	; 8000878 <ws2812_get_pwm_strip_offset+0x64>
 8000858:	ee67 7aa6 	vmul.f32	s15, s15, s13
 800085c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000860:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8000864:	ee17 3a90 	vmov	r3, s15
 8000868:	b29b      	uxth	r3, r3
}
 800086a:	4618      	mov	r0, r3
 800086c:	3714      	adds	r7, #20
 800086e:	46bd      	mov	sp, r7
 8000870:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000874:	4770      	bx	lr
 8000876:	bf00      	nop
 8000878:	453b8000 	.word	0x453b8000

0800087c <ws2812_get_strip_size>:


uint16_t ws2812_get_strip_size(const strip_bit_e strip_bit)
{
 800087c:	b580      	push	{r7, lr}
 800087e:	b084      	sub	sp, #16
 8000880:	af00      	add	r7, sp, #0
 8000882:	4603      	mov	r3, r0
 8000884:	71fb      	strb	r3, [r7, #7]
	uint16_t strip_size = 0;
 8000886:	2300      	movs	r3, #0
 8000888:	81fb      	strh	r3, [r7, #14]
	if (STRIP_BIT_ALL_SET == strip_bit) strip_size = g_max_strip_length;
 800088a:	79fb      	ldrb	r3, [r7, #7]
 800088c:	2b01      	cmp	r3, #1
 800088e:	d103      	bne.n	8000898 <ws2812_get_strip_size+0x1c>
 8000890:	4b09      	ldr	r3, [pc, #36]	; (80008b8 <ws2812_get_strip_size+0x3c>)
 8000892:	881b      	ldrh	r3, [r3, #0]
 8000894:	81fb      	strh	r3, [r7, #14]
 8000896:	e009      	b.n	80008ac <ws2812_get_strip_size+0x30>
	else strip_size = strip_length[ws2812_convert_strip_num_to_strip_bit(strip_bit)];
 8000898:	79fb      	ldrb	r3, [r7, #7]
 800089a:	4618      	mov	r0, r3
 800089c:	f7ff ff9e 	bl	80007dc <ws2812_convert_strip_num_to_strip_bit>
 80008a0:	4603      	mov	r3, r0
 80008a2:	461a      	mov	r2, r3
 80008a4:	4b05      	ldr	r3, [pc, #20]	; (80008bc <ws2812_get_strip_size+0x40>)
 80008a6:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 80008aa:	81fb      	strh	r3, [r7, #14]
	return strip_size;
 80008ac:	89fb      	ldrh	r3, [r7, #14]
}
 80008ae:	4618      	mov	r0, r3
 80008b0:	3710      	adds	r7, #16
 80008b2:	46bd      	mov	sp, r7
 80008b4:	bd80      	pop	{r7, pc}
 80008b6:	bf00      	nop
 80008b8:	20000a68 	.word	0x20000a68
 80008bc:	20000004 	.word	0x20000004

080008c0 <ws2812b_set_led>:
}


void ws2812b_set_led(const strip_bit_e strip_bit, const uint16_t led_num, const color_t red, const color_t green,
                     const color_t blue)
{
 80008c0:	b590      	push	{r4, r7, lr}
 80008c2:	b087      	sub	sp, #28
 80008c4:	af00      	add	r7, sp, #0
 80008c6:	4604      	mov	r4, r0
 80008c8:	4608      	mov	r0, r1
 80008ca:	4611      	mov	r1, r2
 80008cc:	461a      	mov	r2, r3
 80008ce:	4623      	mov	r3, r4
 80008d0:	73fb      	strb	r3, [r7, #15]
 80008d2:	4603      	mov	r3, r0
 80008d4:	81bb      	strh	r3, [r7, #12]
 80008d6:	460b      	mov	r3, r1
 80008d8:	73bb      	strb	r3, [r7, #14]
 80008da:	4613      	mov	r3, r2
 80008dc:	72fb      	strb	r3, [r7, #11]
	strip_num_e strip_num = ws2812_convert_strip_bit_to_strip_num(strip_bit);
 80008de:	7bfb      	ldrb	r3, [r7, #15]
 80008e0:	4618      	mov	r0, r3
 80008e2:	f7ff ff89 	bl	80007f8 <ws2812_convert_strip_bit_to_strip_num>
 80008e6:	4603      	mov	r3, r0
 80008e8:	75fb      	strb	r3, [r7, #23]
    (gp_ws28128b_strip[strip_num] + led_num)->red = red * g_max_current_ratio;
 80008ea:	7bbb      	ldrb	r3, [r7, #14]
 80008ec:	ee07 3a90 	vmov	s15, r3
 80008f0:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80008f4:	4b26      	ldr	r3, [pc, #152]	; (8000990 <ws2812b_set_led+0xd0>)
 80008f6:	edd3 7a00 	vldr	s15, [r3]
 80008fa:	ee67 7a27 	vmul.f32	s15, s14, s15
 80008fe:	7dfb      	ldrb	r3, [r7, #23]
 8000900:	4a24      	ldr	r2, [pc, #144]	; (8000994 <ws2812b_set_led+0xd4>)
 8000902:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 8000906:	89ba      	ldrh	r2, [r7, #12]
 8000908:	4613      	mov	r3, r2
 800090a:	005b      	lsls	r3, r3, #1
 800090c:	4413      	add	r3, r2
 800090e:	440b      	add	r3, r1
 8000910:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8000914:	edc7 7a01 	vstr	s15, [r7, #4]
 8000918:	793a      	ldrb	r2, [r7, #4]
 800091a:	b2d2      	uxtb	r2, r2
 800091c:	701a      	strb	r2, [r3, #0]
    (gp_ws28128b_strip[strip_num] + led_num)->green = green * g_max_current_ratio;
 800091e:	7afb      	ldrb	r3, [r7, #11]
 8000920:	ee07 3a90 	vmov	s15, r3
 8000924:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8000928:	4b19      	ldr	r3, [pc, #100]	; (8000990 <ws2812b_set_led+0xd0>)
 800092a:	edd3 7a00 	vldr	s15, [r3]
 800092e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000932:	7dfb      	ldrb	r3, [r7, #23]
 8000934:	4a17      	ldr	r2, [pc, #92]	; (8000994 <ws2812b_set_led+0xd4>)
 8000936:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 800093a:	89ba      	ldrh	r2, [r7, #12]
 800093c:	4613      	mov	r3, r2
 800093e:	005b      	lsls	r3, r3, #1
 8000940:	4413      	add	r3, r2
 8000942:	440b      	add	r3, r1
 8000944:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8000948:	edc7 7a01 	vstr	s15, [r7, #4]
 800094c:	793a      	ldrb	r2, [r7, #4]
 800094e:	b2d2      	uxtb	r2, r2
 8000950:	705a      	strb	r2, [r3, #1]
    (gp_ws28128b_strip[strip_num] + led_num)->blue = blue * g_max_current_ratio;
 8000952:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8000956:	ee07 3a90 	vmov	s15, r3
 800095a:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800095e:	4b0c      	ldr	r3, [pc, #48]	; (8000990 <ws2812b_set_led+0xd0>)
 8000960:	edd3 7a00 	vldr	s15, [r3]
 8000964:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000968:	7dfb      	ldrb	r3, [r7, #23]
 800096a:	4a0a      	ldr	r2, [pc, #40]	; (8000994 <ws2812b_set_led+0xd4>)
 800096c:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 8000970:	89ba      	ldrh	r2, [r7, #12]
 8000972:	4613      	mov	r3, r2
 8000974:	005b      	lsls	r3, r3, #1
 8000976:	4413      	add	r3, r2
 8000978:	440b      	add	r3, r1
 800097a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800097e:	edc7 7a01 	vstr	s15, [r7, #4]
 8000982:	793a      	ldrb	r2, [r7, #4]
 8000984:	b2d2      	uxtb	r2, r2
 8000986:	709a      	strb	r2, [r3, #2]
}
 8000988:	bf00      	nop
 800098a:	371c      	adds	r7, #28
 800098c:	46bd      	mov	sp, r7
 800098e:	bd90      	pop	{r4, r7, pc}
 8000990:	20000000 	.word	0x20000000
 8000994:	20000a70 	.word	0x20000a70

08000998 <ws2812b_fill_pwm_buffer_strip_one>:



#if defined(STRIP_1_LENGTH)
void ws2812b_fill_pwm_buffer_strip_one(void)
{
 8000998:	b580      	push	{r7, lr}
 800099a:	b086      	sub	sp, #24
 800099c:	af00      	add	r7, sp, #0
    uint32_t color = 0;
 800099e:	2300      	movs	r3, #0
 80009a0:	60fb      	str	r3, [r7, #12]
    uint32_t strip_size = STRIP_1_LENGTH;
 80009a2:	f44f 731f 	mov.w	r3, #636	; 0x27c
 80009a6:	60bb      	str	r3, [r7, #8]
    uint32_t strip_pwm_offset = ws2812_get_pwm_strip_offset(STRIP_BIT_1);
 80009a8:	2001      	movs	r0, #1
 80009aa:	f7ff ff33 	bl	8000814 <ws2812_get_pwm_strip_offset>
 80009ae:	4603      	mov	r3, r0
 80009b0:	607b      	str	r3, [r7, #4]
    while (!gb_dma_cmplt_strip_2)
 80009b2:	e002      	b.n	80009ba <ws2812b_fill_pwm_buffer_strip_one+0x22>
    {
        osDelay(1);
 80009b4:	2001      	movs	r0, #1
 80009b6:	f000 fdd5 	bl	8001564 <osDelay>
    while (!gb_dma_cmplt_strip_2)
 80009ba:	4b44      	ldr	r3, [pc, #272]	; (8000acc <ws2812b_fill_pwm_buffer_strip_one+0x134>)
 80009bc:	781b      	ldrb	r3, [r3, #0]
 80009be:	f083 0301 	eor.w	r3, r3, #1
 80009c2:	b2db      	uxtb	r3, r3
 80009c4:	2b00      	cmp	r3, #0
 80009c6:	d1f5      	bne.n	80009b4 <ws2812b_fill_pwm_buffer_strip_one+0x1c>
    }
    for (uint16_t iii = 0; iii < strip_size; iii++)
 80009c8:	2300      	movs	r3, #0
 80009ca:	82fb      	strh	r3, [r7, #22]
 80009cc:	e046      	b.n	8000a5c <ws2812b_fill_pwm_buffer_strip_one+0xc4>
    {
        color = (((gp_ws28128b_strip[STRIP_NUM_1] + iii)->green) << 16) | \
 80009ce:	4b40      	ldr	r3, [pc, #256]	; (8000ad0 <ws2812b_fill_pwm_buffer_strip_one+0x138>)
 80009d0:	6819      	ldr	r1, [r3, #0]
 80009d2:	8afa      	ldrh	r2, [r7, #22]
 80009d4:	4613      	mov	r3, r2
 80009d6:	005b      	lsls	r3, r3, #1
 80009d8:	4413      	add	r3, r2
 80009da:	440b      	add	r3, r1
 80009dc:	785b      	ldrb	r3, [r3, #1]
 80009de:	0419      	lsls	r1, r3, #16
                                (((gp_ws28128b_strip[STRIP_NUM_1] + iii)->red) << 8) | \
 80009e0:	4b3b      	ldr	r3, [pc, #236]	; (8000ad0 <ws2812b_fill_pwm_buffer_strip_one+0x138>)
 80009e2:	6818      	ldr	r0, [r3, #0]
 80009e4:	8afa      	ldrh	r2, [r7, #22]
 80009e6:	4613      	mov	r3, r2
 80009e8:	005b      	lsls	r3, r3, #1
 80009ea:	4413      	add	r3, r2
 80009ec:	4403      	add	r3, r0
 80009ee:	781b      	ldrb	r3, [r3, #0]
 80009f0:	021b      	lsls	r3, r3, #8
        color = (((gp_ws28128b_strip[STRIP_NUM_1] + iii)->green) << 16) | \
 80009f2:	4319      	orrs	r1, r3
                                (((gp_ws28128b_strip[STRIP_NUM_1] + iii)->blue));
 80009f4:	4b36      	ldr	r3, [pc, #216]	; (8000ad0 <ws2812b_fill_pwm_buffer_strip_one+0x138>)
 80009f6:	6818      	ldr	r0, [r3, #0]
 80009f8:	8afa      	ldrh	r2, [r7, #22]
 80009fa:	4613      	mov	r3, r2
 80009fc:	005b      	lsls	r3, r3, #1
 80009fe:	4413      	add	r3, r2
 8000a00:	4403      	add	r3, r0
 8000a02:	789b      	ldrb	r3, [r3, #2]
                                (((gp_ws28128b_strip[STRIP_NUM_1] + iii)->red) << 8) | \
 8000a04:	430b      	orrs	r3, r1
        color = (((gp_ws28128b_strip[STRIP_NUM_1] + iii)->green) << 16) | \
 8000a06:	60fb      	str	r3, [r7, #12]
        for (uint8_t yyy = 0; yyy < BITS_PER_BYTE * sizeof(ws2812b_led_t); yyy++)
 8000a08:	2300      	movs	r3, #0
 8000a0a:	757b      	strb	r3, [r7, #21]
 8000a0c:	e020      	b.n	8000a50 <ws2812b_fill_pwm_buffer_strip_one+0xb8>
        {
            gp_pwm_data_fill[strip_pwm_offset + (iii * BITS_PER_BYTE * sizeof(ws2812b_led_t)) + yyy] = (color & (1 << (23 - yyy))) ? (uint16_t)(WS2812B_BIT_SET_CYCLES + 1) : (uint16_t)WS2812B_BIT_RESET_CYCLES;
 8000a0e:	7d7b      	ldrb	r3, [r7, #21]
 8000a10:	f1c3 0317 	rsb	r3, r3, #23
 8000a14:	2201      	movs	r2, #1
 8000a16:	fa02 f303 	lsl.w	r3, r2, r3
 8000a1a:	461a      	mov	r2, r3
 8000a1c:	68fb      	ldr	r3, [r7, #12]
 8000a1e:	4013      	ands	r3, r2
 8000a20:	2b00      	cmp	r3, #0
 8000a22:	d001      	beq.n	8000a28 <ws2812b_fill_pwm_buffer_strip_one+0x90>
 8000a24:	2028      	movs	r0, #40	; 0x28
 8000a26:	e000      	b.n	8000a2a <ws2812b_fill_pwm_buffer_strip_one+0x92>
 8000a28:	2014      	movs	r0, #20
 8000a2a:	4b2a      	ldr	r3, [pc, #168]	; (8000ad4 <ws2812b_fill_pwm_buffer_strip_one+0x13c>)
 8000a2c:	6819      	ldr	r1, [r3, #0]
 8000a2e:	8afa      	ldrh	r2, [r7, #22]
 8000a30:	4613      	mov	r3, r2
 8000a32:	005b      	lsls	r3, r3, #1
 8000a34:	4413      	add	r3, r2
 8000a36:	00db      	lsls	r3, r3, #3
 8000a38:	461a      	mov	r2, r3
 8000a3a:	687b      	ldr	r3, [r7, #4]
 8000a3c:	441a      	add	r2, r3
 8000a3e:	7d7b      	ldrb	r3, [r7, #21]
 8000a40:	4413      	add	r3, r2
 8000a42:	005b      	lsls	r3, r3, #1
 8000a44:	440b      	add	r3, r1
 8000a46:	4602      	mov	r2, r0
 8000a48:	801a      	strh	r2, [r3, #0]
        for (uint8_t yyy = 0; yyy < BITS_PER_BYTE * sizeof(ws2812b_led_t); yyy++)
 8000a4a:	7d7b      	ldrb	r3, [r7, #21]
 8000a4c:	3301      	adds	r3, #1
 8000a4e:	757b      	strb	r3, [r7, #21]
 8000a50:	7d7b      	ldrb	r3, [r7, #21]
 8000a52:	2b17      	cmp	r3, #23
 8000a54:	d9db      	bls.n	8000a0e <ws2812b_fill_pwm_buffer_strip_one+0x76>
    for (uint16_t iii = 0; iii < strip_size; iii++)
 8000a56:	8afb      	ldrh	r3, [r7, #22]
 8000a58:	3301      	adds	r3, #1
 8000a5a:	82fb      	strh	r3, [r7, #22]
 8000a5c:	8afb      	ldrh	r3, [r7, #22]
 8000a5e:	68ba      	ldr	r2, [r7, #8]
 8000a60:	429a      	cmp	r2, r3
 8000a62:	d8b4      	bhi.n	80009ce <ws2812b_fill_pwm_buffer_strip_one+0x36>
        }
    }
    for (uint16_t iii = 0; iii < WS2812B_RESET_TIME_CYCLES; iii++)
 8000a64:	2300      	movs	r3, #0
 8000a66:	827b      	strh	r3, [r7, #18]
 8000a68:	e012      	b.n	8000a90 <ws2812b_fill_pwm_buffer_strip_one+0xf8>
    {
        gp_pwm_data_fill[(strip_pwm_offset + (strip_size * BITS_PER_BYTE * sizeof(ws2812b_led_t))) + iii] = 0;
 8000a6a:	4b1a      	ldr	r3, [pc, #104]	; (8000ad4 <ws2812b_fill_pwm_buffer_strip_one+0x13c>)
 8000a6c:	6819      	ldr	r1, [r3, #0]
 8000a6e:	68ba      	ldr	r2, [r7, #8]
 8000a70:	4613      	mov	r3, r2
 8000a72:	005b      	lsls	r3, r3, #1
 8000a74:	4413      	add	r3, r2
 8000a76:	00db      	lsls	r3, r3, #3
 8000a78:	461a      	mov	r2, r3
 8000a7a:	687b      	ldr	r3, [r7, #4]
 8000a7c:	441a      	add	r2, r3
 8000a7e:	8a7b      	ldrh	r3, [r7, #18]
 8000a80:	4413      	add	r3, r2
 8000a82:	005b      	lsls	r3, r3, #1
 8000a84:	440b      	add	r3, r1
 8000a86:	2200      	movs	r2, #0
 8000a88:	801a      	strh	r2, [r3, #0]
    for (uint16_t iii = 0; iii < WS2812B_RESET_TIME_CYCLES; iii++)
 8000a8a:	8a7b      	ldrh	r3, [r7, #18]
 8000a8c:	3301      	adds	r3, #1
 8000a8e:	827b      	strh	r3, [r7, #18]
 8000a90:	8a7b      	ldrh	r3, [r7, #18]
 8000a92:	ee07 3a90 	vmov	s15, r3
 8000a96:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8000a9a:	ed9f 7a0f 	vldr	s14, [pc, #60]	; 8000ad8 <ws2812b_fill_pwm_buffer_strip_one+0x140>
 8000a9e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8000aa2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000aa6:	d4e0      	bmi.n	8000a6a <ws2812b_fill_pwm_buffer_strip_one+0xd2>
    }
    gb_dma_cmplt_strip_1 = false;
 8000aa8:	4b0c      	ldr	r3, [pc, #48]	; (8000adc <ws2812b_fill_pwm_buffer_strip_one+0x144>)
 8000aaa:	2200      	movs	r2, #0
 8000aac:	701a      	strb	r2, [r3, #0]
    HAL_TIM_PWM_Start_DMA(&g_tim1_handle, TIM_CHANNEL_1, (uint32_t *)(gp_pwm_data_fill + strip_pwm_offset), (STRIP_1_LENGTH * BITS_PER_BYTE * sizeof(ws2812b_led_t)) + WS2812B_RESET_TIME_CYCLES);
 8000aae:	4b09      	ldr	r3, [pc, #36]	; (8000ad4 <ws2812b_fill_pwm_buffer_strip_one+0x13c>)
 8000ab0:	681a      	ldr	r2, [r3, #0]
 8000ab2:	687b      	ldr	r3, [r7, #4]
 8000ab4:	005b      	lsls	r3, r3, #1
 8000ab6:	441a      	add	r2, r3
 8000ab8:	f244 7358 	movw	r3, #18264	; 0x4758
 8000abc:	2100      	movs	r1, #0
 8000abe:	4808      	ldr	r0, [pc, #32]	; (8000ae0 <ws2812b_fill_pwm_buffer_strip_one+0x148>)
 8000ac0:	f005 fe20 	bl	8006704 <HAL_TIM_PWM_Start_DMA>
}
 8000ac4:	bf00      	nop
 8000ac6:	3718      	adds	r7, #24
 8000ac8:	46bd      	mov	sp, r7
 8000aca:	bd80      	pop	{r7, pc}
 8000acc:	200000f9 	.word	0x200000f9
 8000ad0:	20000a70 	.word	0x20000a70
 8000ad4:	20000a6c 	.word	0x20000a6c
 8000ad8:	453b8000 	.word	0x453b8000
 8000adc:	200000f8 	.word	0x200000f8
 8000ae0:	2000262c 	.word	0x2000262c

08000ae4 <ws2812b_init>:


uint32_t g_size = 0;

void ws2812b_init(void)
{
 8000ae4:	b580      	push	{r7, lr}
 8000ae6:	b082      	sub	sp, #8
 8000ae8:	af00      	add	r7, sp, #0

#if defined(STRIP_1_LENGTH)
	gp_ws28128b_strip[STRIP_NUM_1] = g_strip_1;
 8000aea:	4b31      	ldr	r3, [pc, #196]	; (8000bb0 <ws2812b_init+0xcc>)
 8000aec:	4a31      	ldr	r2, [pc, #196]	; (8000bb4 <ws2812b_init+0xd0>)
 8000aee:	601a      	str	r2, [r3, #0]
#endif
#if defined(STRIP_4_LENGTH)
	gp_ws28128b_strip[STRIP_NUM_4] = g_strip_4;
#endif

	uint8_t num_strips = NUM_STRIPS;
 8000af0:	2301      	movs	r3, #1
 8000af2:	70fb      	strb	r3, [r7, #3]
	for (int iii = 0; iii < NUM_STRIPS; iii++) g_all_strip_mask |= 1 << iii;
 8000af4:	2300      	movs	r3, #0
 8000af6:	607b      	str	r3, [r7, #4]
 8000af8:	e00f      	b.n	8000b1a <ws2812b_init+0x36>
 8000afa:	2201      	movs	r2, #1
 8000afc:	687b      	ldr	r3, [r7, #4]
 8000afe:	fa02 f303 	lsl.w	r3, r2, r3
 8000b02:	b21a      	sxth	r2, r3
 8000b04:	4b2c      	ldr	r3, [pc, #176]	; (8000bb8 <ws2812b_init+0xd4>)
 8000b06:	881b      	ldrh	r3, [r3, #0]
 8000b08:	b21b      	sxth	r3, r3
 8000b0a:	4313      	orrs	r3, r2
 8000b0c:	b21b      	sxth	r3, r3
 8000b0e:	b29a      	uxth	r2, r3
 8000b10:	4b29      	ldr	r3, [pc, #164]	; (8000bb8 <ws2812b_init+0xd4>)
 8000b12:	801a      	strh	r2, [r3, #0]
 8000b14:	687b      	ldr	r3, [r7, #4]
 8000b16:	3301      	adds	r3, #1
 8000b18:	607b      	str	r3, [r7, #4]
 8000b1a:	687b      	ldr	r3, [r7, #4]
 8000b1c:	2b00      	cmp	r3, #0
 8000b1e:	ddec      	ble.n	8000afa <ws2812b_init+0x16>
	switch (num_strips)
 8000b20:	78fb      	ldrb	r3, [r7, #3]
 8000b22:	2b01      	cmp	r3, #1
 8000b24:	d110      	bne.n	8000b48 <ws2812b_init+0x64>
		case 2:
			g_num_leds += STRIP_2_LENGTH;
			if (STRIP_2_LENGTH > g_max_strip_length) g_max_strip_length = STRIP_2_LENGTH;
#endif
		case 1:
			g_num_leds += STRIP_1_LENGTH;
 8000b26:	4b25      	ldr	r3, [pc, #148]	; (8000bbc <ws2812b_init+0xd8>)
 8000b28:	881b      	ldrh	r3, [r3, #0]
 8000b2a:	f503 731f 	add.w	r3, r3, #636	; 0x27c
 8000b2e:	b29a      	uxth	r2, r3
 8000b30:	4b22      	ldr	r3, [pc, #136]	; (8000bbc <ws2812b_init+0xd8>)
 8000b32:	801a      	strh	r2, [r3, #0]
			if (STRIP_1_LENGTH > g_max_strip_length) g_max_strip_length = STRIP_1_LENGTH;
 8000b34:	4b22      	ldr	r3, [pc, #136]	; (8000bc0 <ws2812b_init+0xdc>)
 8000b36:	881b      	ldrh	r3, [r3, #0]
 8000b38:	f5b3 7f1f 	cmp.w	r3, #636	; 0x27c
 8000b3c:	d203      	bcs.n	8000b46 <ws2812b_init+0x62>
 8000b3e:	4b20      	ldr	r3, [pc, #128]	; (8000bc0 <ws2812b_init+0xdc>)
 8000b40:	f44f 721f 	mov.w	r2, #636	; 0x27c
 8000b44:	801a      	strh	r2, [r3, #0]
		break;
 8000b46:	bf00      	nop
	}
    gp_pwm_data_fill = malloc((sizeof(ws2812b_led_t) * BITS_PER_BYTE * g_num_leds) + (NUM_STRIPS * WS2812B_RESET_TIME_CYCLES));
 8000b48:	4b1c      	ldr	r3, [pc, #112]	; (8000bbc <ws2812b_init+0xd8>)
 8000b4a:	881b      	ldrh	r3, [r3, #0]
 8000b4c:	461a      	mov	r2, r3
 8000b4e:	4613      	mov	r3, r2
 8000b50:	005b      	lsls	r3, r3, #1
 8000b52:	4413      	add	r3, r2
 8000b54:	00db      	lsls	r3, r3, #3
 8000b56:	ee07 3a90 	vmov	s15, r3
 8000b5a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8000b5e:	ed9f 7a19 	vldr	s14, [pc, #100]	; 8000bc4 <ws2812b_init+0xe0>
 8000b62:	ee77 7a87 	vadd.f32	s15, s15, s14
 8000b66:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8000b6a:	ee17 0a90 	vmov	r0, s15
 8000b6e:	f009 ffcb 	bl	800ab08 <malloc>
 8000b72:	4603      	mov	r3, r0
 8000b74:	461a      	mov	r2, r3
 8000b76:	4b14      	ldr	r3, [pc, #80]	; (8000bc8 <ws2812b_init+0xe4>)
 8000b78:	601a      	str	r2, [r3, #0]
    //gp_pwm_data_ping = malloc((sizeof(ws2812b_led_t) * BITS_PER_BYTE * g_num_leds) + (NUM_STRIPS * WS2812B_RESET_TIME_CYCLES));
    //gp_pwm_data_pong = malloc((sizeof(ws2812b_led_t) * BITS_PER_BYTE * g_num_leds) + (NUM_STRIPS * WS2812B_RESET_TIME_CYCLES));
    g_size = (sizeof(ws2812b_led_t) * BITS_PER_BYTE * g_num_leds) + (NUM_STRIPS * WS2812B_RESET_TIME_CYCLES);
 8000b7a:	4b10      	ldr	r3, [pc, #64]	; (8000bbc <ws2812b_init+0xd8>)
 8000b7c:	881b      	ldrh	r3, [r3, #0]
 8000b7e:	461a      	mov	r2, r3
 8000b80:	4613      	mov	r3, r2
 8000b82:	005b      	lsls	r3, r3, #1
 8000b84:	4413      	add	r3, r2
 8000b86:	00db      	lsls	r3, r3, #3
 8000b88:	ee07 3a90 	vmov	s15, r3
 8000b8c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8000b90:	ed9f 7a0c 	vldr	s14, [pc, #48]	; 8000bc4 <ws2812b_init+0xe0>
 8000b94:	ee77 7a87 	vadd.f32	s15, s15, s14
 8000b98:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8000b9c:	ee17 2a90 	vmov	r2, s15
 8000ba0:	4b0a      	ldr	r3, [pc, #40]	; (8000bcc <ws2812b_init+0xe8>)
 8000ba2:	601a      	str	r2, [r3, #0]
    //gp_pwm_data_fill = malloc((sizeof(ws2812b_led_t) * BITS_PER_BYTE * g_max_strip_length) + WS2812B_RESET_TIME_CYCLES);
	current_monitor_init();
 8000ba4:	f7ff fd0c 	bl	80005c0 <current_monitor_init>
}
 8000ba8:	bf00      	nop
 8000baa:	3708      	adds	r7, #8
 8000bac:	46bd      	mov	sp, r7
 8000bae:	bd80      	pop	{r7, pc}
 8000bb0:	20000a70 	.word	0x20000a70
 8000bb4:	200002f0 	.word	0x200002f0
 8000bb8:	20000a66 	.word	0x20000a66
 8000bbc:	20000a64 	.word	0x20000a64
 8000bc0:	20000a68 	.word	0x20000a68
 8000bc4:	453b8000 	.word	0x453b8000
 8000bc8:	20000a6c 	.word	0x20000a6c
 8000bcc:	20000ad8 	.word	0x20000ad8

08000bd0 <ws2812b_show_strip_one>:


void ws2812b_show_strip_one(void)
{
 8000bd0:	b580      	push	{r7, lr}
 8000bd2:	af00      	add	r7, sp, #0
    ws2812b_fill_pwm_buffer_strip_one();
 8000bd4:	f7ff fee0 	bl	8000998 <ws2812b_fill_pwm_buffer_strip_one>
}
 8000bd8:	bf00      	nop
 8000bda:	bd80      	pop	{r7, pc}

08000bdc <uart_access_write_and_read_block_esp8266>:
	uart_access_hal_write_byte(uart_config_esp8266_handle(), data);
}


void uart_access_write_and_read_block_esp8266(uint8_t* write_data, uint16_t write_len, uint8_t* read_buf, uint16_t read_len)
{
 8000bdc:	b580      	push	{r7, lr}
 8000bde:	b086      	sub	sp, #24
 8000be0:	af02      	add	r7, sp, #8
 8000be2:	60f8      	str	r0, [r7, #12]
 8000be4:	607a      	str	r2, [r7, #4]
 8000be6:	461a      	mov	r2, r3
 8000be8:	460b      	mov	r3, r1
 8000bea:	817b      	strh	r3, [r7, #10]
 8000bec:	4613      	mov	r3, r2
 8000bee:	813b      	strh	r3, [r7, #8]
	uart_access_hal_write_and_read_block(uart_config_esp8266_handle(), write_data, write_len, read_buf, read_len);
 8000bf0:	f009 f912 	bl	8009e18 <uart_config_esp8266_handle>
 8000bf4:	897a      	ldrh	r2, [r7, #10]
 8000bf6:	893b      	ldrh	r3, [r7, #8]
 8000bf8:	9300      	str	r3, [sp, #0]
 8000bfa:	687b      	ldr	r3, [r7, #4]
 8000bfc:	68f9      	ldr	r1, [r7, #12]
 8000bfe:	f008 ffc7 	bl	8009b90 <uart_access_hal_write_and_read_block>
}
 8000c02:	bf00      	nop
 8000c04:	3710      	adds	r7, #16
 8000c06:	46bd      	mov	sp, r7
 8000c08:	bd80      	pop	{r7, pc}
	...

08000c0c <task_led_ctrl_button_to_isr>:
    return g_animate_led_interrupt;
}


isr_e task_led_ctrl_button_to_isr(const board_init_push_buttons_e button)
{
 8000c0c:	b480      	push	{r7}
 8000c0e:	b085      	sub	sp, #20
 8000c10:	af00      	add	r7, sp, #0
 8000c12:	4603      	mov	r3, r0
 8000c14:	71fb      	strb	r3, [r7, #7]
    isr_e return_val;
    switch (button)
 8000c16:	79fb      	ldrb	r3, [r7, #7]
 8000c18:	2b03      	cmp	r3, #3
 8000c1a:	d817      	bhi.n	8000c4c <task_led_ctrl_button_to_isr+0x40>
 8000c1c:	a201      	add	r2, pc, #4	; (adr r2, 8000c24 <task_led_ctrl_button_to_isr+0x18>)
 8000c1e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000c22:	bf00      	nop
 8000c24:	08000c35 	.word	0x08000c35
 8000c28:	08000c3b 	.word	0x08000c3b
 8000c2c:	08000c41 	.word	0x08000c41
 8000c30:	08000c47 	.word	0x08000c47
    {
        case PUSH_BUTTON_A:
            return_val = ISR_SPEED;
 8000c34:	2300      	movs	r3, #0
 8000c36:	73fb      	strb	r3, [r7, #15]
        break;
 8000c38:	e009      	b.n	8000c4e <task_led_ctrl_button_to_isr+0x42>
        case PUSH_BUTTON_B:
            return_val = ISR_STATE;
 8000c3a:	2301      	movs	r3, #1
 8000c3c:	73fb      	strb	r3, [r7, #15]
        break;
 8000c3e:	e006      	b.n	8000c4e <task_led_ctrl_button_to_isr+0x42>
        case PUSH_BUTTON_C:
            return_val = ISR_COLOR;
 8000c40:	2302      	movs	r3, #2
 8000c42:	73fb      	strb	r3, [r7, #15]
        break;
 8000c44:	e003      	b.n	8000c4e <task_led_ctrl_button_to_isr+0x42>
        case PUSH_BUTTON_D:
            return_val = ISR_PAUSE;
 8000c46:	2303      	movs	r3, #3
 8000c48:	73fb      	strb	r3, [r7, #15]
        break;
 8000c4a:	e000      	b.n	8000c4e <task_led_ctrl_button_to_isr+0x42>
        default: // do nothing!
        break;
 8000c4c:	bf00      	nop
    }
    return return_val;
 8000c4e:	7bfb      	ldrb	r3, [r7, #15]
}
 8000c50:	4618      	mov	r0, r3
 8000c52:	3714      	adds	r7, #20
 8000c54:	46bd      	mov	sp, r7
 8000c56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c5a:	4770      	bx	lr

08000c5c <task_button_press_ctrl_set_interrupt_flag>:


void task_button_press_ctrl_set_interrupt_flag(const isr_e src)
{
 8000c5c:	b480      	push	{r7}
 8000c5e:	b083      	sub	sp, #12
 8000c60:	af00      	add	r7, sp, #0
 8000c62:	4603      	mov	r3, r0
 8000c64:	71fb      	strb	r3, [r7, #7]
    g_animate_led_interrupt = true;
 8000c66:	4b06      	ldr	r3, [pc, #24]	; (8000c80 <task_button_press_ctrl_set_interrupt_flag+0x24>)
 8000c68:	2201      	movs	r2, #1
 8000c6a:	701a      	strb	r2, [r3, #0]
    g_interrupt_flag[src] = true;
 8000c6c:	79fb      	ldrb	r3, [r7, #7]
 8000c6e:	4a05      	ldr	r2, [pc, #20]	; (8000c84 <task_button_press_ctrl_set_interrupt_flag+0x28>)
 8000c70:	2101      	movs	r1, #1
 8000c72:	54d1      	strb	r1, [r2, r3]
}
 8000c74:	bf00      	nop
 8000c76:	370c      	adds	r7, #12
 8000c78:	46bd      	mov	sp, r7
 8000c7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c7e:	4770      	bx	lr
 8000c80:	20000aff 	.word	0x20000aff
 8000c84:	20000b00 	.word	0x20000b00

08000c88 <task_button_press>:
    task_button_press_major_change = false;
}


void task_button_press(void *argument)
{
 8000c88:	b580      	push	{r7, lr}
 8000c8a:	b086      	sub	sp, #24
 8000c8c:	af00      	add	r7, sp, #0
 8000c8e:	6078      	str	r0, [r7, #4]
    uint32_t button_pressed_bit = 0;
 8000c90:	2300      	movs	r3, #0
 8000c92:	60bb      	str	r3, [r7, #8]
    uint32_t timestamp_diff = 0;
 8000c94:	2300      	movs	r3, #0
 8000c96:	60fb      	str	r3, [r7, #12]
    color_hex_code_e color = COLOR_HEX_BLACK;
 8000c98:	2300      	movs	r3, #0
 8000c9a:	617b      	str	r3, [r7, #20]
    IRQn_Type irq_type = 0;
 8000c9c:	2300      	movs	r3, #0
 8000c9e:	74fb      	strb	r3, [r7, #19]
    while (1)
    {
        xTaskNotifyWait(0, button_pressed_bit, &button_pressed_bit, portMAX_DELAY);
 8000ca0:	68b9      	ldr	r1, [r7, #8]
 8000ca2:	f107 0208 	add.w	r2, r7, #8
 8000ca6:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8000caa:	2000      	movs	r0, #0
 8000cac:	f002 f906 	bl	8002ebc <xTaskNotifyWait>
#if !defined(BOARD_SPUDGLO_V5)
        HAL_GPIO_WritePin(PIN_PORT_B, PIN_INT_LVL_EN, GPIO_PIN_RESET);
        osDelay(700);
        HAL_GPIO_WritePin(PIN_PORT_B, PIN_INT_LVL_EN, GPIO_PIN_SET);
#endif
        timestamp_diff = g_button_press_timestamp[(board_init_push_buttons_e) button_pressed_bit][TIMESTAMP_CURRENT] - \
 8000cb0:	68bb      	ldr	r3, [r7, #8]
 8000cb2:	b2db      	uxtb	r3, r3
 8000cb4:	461a      	mov	r2, r3
 8000cb6:	4b84      	ldr	r3, [pc, #528]	; (8000ec8 <task_button_press+0x240>)
 8000cb8:	f853 2032 	ldr.w	r2, [r3, r2, lsl #3]
                        g_button_press_timestamp[(board_init_push_buttons_e)button_pressed_bit][TIMESTAMP_PREVIOUS];
 8000cbc:	68bb      	ldr	r3, [r7, #8]
 8000cbe:	b2db      	uxtb	r3, r3
 8000cc0:	4981      	ldr	r1, [pc, #516]	; (8000ec8 <task_button_press+0x240>)
 8000cc2:	00db      	lsls	r3, r3, #3
 8000cc4:	440b      	add	r3, r1
 8000cc6:	685b      	ldr	r3, [r3, #4]
        timestamp_diff = g_button_press_timestamp[(board_init_push_buttons_e) button_pressed_bit][TIMESTAMP_CURRENT] - \
 8000cc8:	1ad3      	subs	r3, r2, r3
 8000cca:	60fb      	str	r3, [r7, #12]
        if (timestamp_diff < SWITCH_FAST_PRESS_TIME_MILLISECONDS) fast_press_count++;
 8000ccc:	68fb      	ldr	r3, [r7, #12]
 8000cce:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8000cd2:	d206      	bcs.n	8000ce2 <task_button_press+0x5a>
 8000cd4:	4b7d      	ldr	r3, [pc, #500]	; (8000ecc <task_button_press+0x244>)
 8000cd6:	781b      	ldrb	r3, [r3, #0]
 8000cd8:	3301      	adds	r3, #1
 8000cda:	b2da      	uxtb	r2, r3
 8000cdc:	4b7b      	ldr	r3, [pc, #492]	; (8000ecc <task_button_press+0x244>)
 8000cde:	701a      	strb	r2, [r3, #0]
 8000ce0:	e002      	b.n	8000ce8 <task_button_press+0x60>
        else fast_press_count = 0;
 8000ce2:	4b7a      	ldr	r3, [pc, #488]	; (8000ecc <task_button_press+0x244>)
 8000ce4:	2200      	movs	r2, #0
 8000ce6:	701a      	strb	r2, [r3, #0]
        task_button_press_ctrl_set_interrupt_flag(task_led_ctrl_button_to_isr((board_init_push_buttons_e) button_pressed_bit));
 8000ce8:	68bb      	ldr	r3, [r7, #8]
 8000cea:	b2db      	uxtb	r3, r3
 8000cec:	4618      	mov	r0, r3
 8000cee:	f7ff ff8d 	bl	8000c0c <task_led_ctrl_button_to_isr>
 8000cf2:	4603      	mov	r3, r0
 8000cf4:	4618      	mov	r0, r3
 8000cf6:	f7ff ffb1 	bl	8000c5c <task_button_press_ctrl_set_interrupt_flag>
        if (fast_press_count >= (SWITCH_HISTORY_DEPTH-1))
 8000cfa:	4b74      	ldr	r3, [pc, #464]	; (8000ecc <task_button_press+0x244>)
 8000cfc:	781b      	ldrb	r3, [r3, #0]
 8000cfe:	2b03      	cmp	r3, #3
 8000d00:	d975      	bls.n	8000dee <task_button_press+0x166>
        {
            task_button_press_major_change = true;
 8000d02:	4b73      	ldr	r3, [pc, #460]	; (8000ed0 <task_button_press+0x248>)
 8000d04:	2201      	movs	r2, #1
 8000d06:	701a      	strb	r2, [r3, #0]
            fast_press_count = 0;
 8000d08:	4b70      	ldr	r3, [pc, #448]	; (8000ecc <task_button_press+0x244>)
 8000d0a:	2200      	movs	r2, #0
 8000d0c:	701a      	strb	r2, [r3, #0]
            switch ((board_init_push_buttons_e) button_pressed_bit)
 8000d0e:	68bb      	ldr	r3, [r7, #8]
 8000d10:	b2db      	uxtb	r3, r3
 8000d12:	2b03      	cmp	r3, #3
 8000d14:	d841      	bhi.n	8000d9a <task_button_press+0x112>
 8000d16:	a201      	add	r2, pc, #4	; (adr r2, 8000d1c <task_button_press+0x94>)
 8000d18:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000d1c:	08000d2d 	.word	0x08000d2d
 8000d20:	08000d47 	.word	0x08000d47
 8000d24:	08000d63 	.word	0x08000d63
 8000d28:	08000d7d 	.word	0x08000d7d
            {
                case PUSH_BUTTON_A:
                    a_ok_count++;
 8000d2c:	4b69      	ldr	r3, [pc, #420]	; (8000ed4 <task_button_press+0x24c>)
 8000d2e:	681b      	ldr	r3, [r3, #0]
 8000d30:	3301      	adds	r3, #1
 8000d32:	4a68      	ldr	r2, [pc, #416]	; (8000ed4 <task_button_press+0x24c>)
 8000d34:	6013      	str	r3, [r2, #0]
                    color = COLOR_HEX_GREEN;
 8000d36:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8000d3a:	617b      	str	r3, [r7, #20]
                    irq_type = PUSH_BUTTON_A_IRQ;
 8000d3c:	2308      	movs	r3, #8
 8000d3e:	74fb      	strb	r3, [r7, #19]
                    task_led_ctrl_speed_reset();
 8000d40:	f000 f9f0 	bl	8001124 <task_led_ctrl_speed_reset>

                break;
 8000d44:	e02a      	b.n	8000d9c <task_button_press+0x114>
                case PUSH_BUTTON_B:
                    b_ok_count++;
 8000d46:	4b64      	ldr	r3, [pc, #400]	; (8000ed8 <task_button_press+0x250>)
 8000d48:	681b      	ldr	r3, [r3, #0]
 8000d4a:	3301      	adds	r3, #1
 8000d4c:	4a62      	ldr	r2, [pc, #392]	; (8000ed8 <task_button_press+0x250>)
 8000d4e:	6013      	str	r3, [r2, #0]
                    color = COLOR_HEX_BLUE;
 8000d50:	23ff      	movs	r3, #255	; 0xff
 8000d52:	617b      	str	r3, [r7, #20]
                    irq_type = PUSH_BUTTON_B_IRQ;
 8000d54:	2328      	movs	r3, #40	; 0x28
 8000d56:	74fb      	strb	r3, [r7, #19]
                    task_led_ctrl_animate_iteration_reset();
 8000d58:	f000 f9f0 	bl	800113c <task_led_ctrl_animate_iteration_reset>
                    task_led_ctrl_animate_state_demo(); // enter demo state
 8000d5c:	f000 fa18 	bl	8001190 <task_led_ctrl_animate_state_demo>
                break;
 8000d60:	e01c      	b.n	8000d9c <task_button_press+0x114>
                case PUSH_BUTTON_C:
                    c_ok_count++;
 8000d62:	4b5e      	ldr	r3, [pc, #376]	; (8000edc <task_button_press+0x254>)
 8000d64:	681b      	ldr	r3, [r3, #0]
 8000d66:	3301      	adds	r3, #1
 8000d68:	4a5c      	ldr	r2, [pc, #368]	; (8000edc <task_button_press+0x254>)
 8000d6a:	6013      	str	r3, [r2, #0]
                    color = COLOR_HEX_RED;
 8000d6c:	f44f 037f 	mov.w	r3, #16711680	; 0xff0000
 8000d70:	617b      	str	r3, [r7, #20]
                    irq_type = PUSH_BUTTON_C_IRQ;
 8000d72:	2317      	movs	r3, #23
 8000d74:	74fb      	strb	r3, [r7, #19]
                    // don't change iteration count.  Simply go to color demo mode.
                    task_led_ctrl_color_state_demo();
 8000d76:	f000 f981 	bl	800107c <task_led_ctrl_color_state_demo>
                break;
 8000d7a:	e00f      	b.n	8000d9c <task_button_press+0x114>
                case PUSH_BUTTON_D:
                    task_led_ctrl_brightness_adjust();
 8000d7c:	f000 f918 	bl	8000fb0 <task_led_ctrl_brightness_adjust>
                    task_led_ctrl_clear_pause();
 8000d80:	f000 f946 	bl	8001010 <task_led_ctrl_clear_pause>
                    d_ok_count++;
 8000d84:	4b56      	ldr	r3, [pc, #344]	; (8000ee0 <task_button_press+0x258>)
 8000d86:	681b      	ldr	r3, [r3, #0]
 8000d88:	3301      	adds	r3, #1
 8000d8a:	4a55      	ldr	r2, [pc, #340]	; (8000ee0 <task_button_press+0x258>)
 8000d8c:	6013      	str	r3, [r2, #0]
                    color = COLOR_HEX_WHITE;
 8000d8e:	f06f 437f 	mvn.w	r3, #4278190080	; 0xff000000
 8000d92:	617b      	str	r3, [r7, #20]
                    irq_type = PUSH_BUTTON_D_IRQ;
 8000d94:	2306      	movs	r3, #6
 8000d96:	74fb      	strb	r3, [r7, #19]
                break;
 8000d98:	e000      	b.n	8000d9c <task_button_press+0x114>
                default:
                break;
 8000d9a:	bf00      	nop
            }
            for (uint8_t iii = 0; iii < 3; iii++)
 8000d9c:	2300      	movs	r3, #0
 8000d9e:	74bb      	strb	r3, [r7, #18]
 8000da0:	e012      	b.n	8000dc8 <task_button_press+0x140>
            {
                animate_led_solid_custom_color((uint16_t)STRIP_BIT_ALL_SET, color);
 8000da2:	6979      	ldr	r1, [r7, #20]
 8000da4:	2001      	movs	r0, #1
 8000da6:	f7ff fcc1 	bl	800072c <animate_led_solid_custom_color>
                osDelay(500);
 8000daa:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8000dae:	f000 fbd9 	bl	8001564 <osDelay>
                animate_led_solid_custom_color((uint16_t)STRIP_BIT_ALL_SET, COLOR_HEX_BLACK);
 8000db2:	2100      	movs	r1, #0
 8000db4:	2001      	movs	r0, #1
 8000db6:	f7ff fcb9 	bl	800072c <animate_led_solid_custom_color>
                osDelay(500);
 8000dba:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8000dbe:	f000 fbd1 	bl	8001564 <osDelay>
            for (uint8_t iii = 0; iii < 3; iii++)
 8000dc2:	7cbb      	ldrb	r3, [r7, #18]
 8000dc4:	3301      	adds	r3, #1
 8000dc6:	74bb      	strb	r3, [r7, #18]
 8000dc8:	7cbb      	ldrb	r3, [r7, #18]
 8000dca:	2b02      	cmp	r3, #2
 8000dcc:	d9e9      	bls.n	8000da2 <task_button_press+0x11a>
            }
            HAL_NVIC_SetPriority(irq_type, 24, 0);
 8000dce:	f997 3013 	ldrsb.w	r3, [r7, #19]
 8000dd2:	2200      	movs	r2, #0
 8000dd4:	2118      	movs	r1, #24
 8000dd6:	4618      	mov	r0, r3
 8000dd8:	f003 fb45 	bl	8004466 <HAL_NVIC_SetPriority>
            HAL_NVIC_EnableIRQ(irq_type);
 8000ddc:	f997 3013 	ldrsb.w	r3, [r7, #19]
 8000de0:	4618      	mov	r0, r3
 8000de2:	f003 fb5c 	bl	800449e <HAL_NVIC_EnableIRQ>
            task_button_press_major_change = false;
 8000de6:	4b3a      	ldr	r3, [pc, #232]	; (8000ed0 <task_button_press+0x248>)
 8000de8:	2200      	movs	r2, #0
 8000dea:	701a      	strb	r2, [r3, #0]
 8000dec:	e758      	b.n	8000ca0 <task_button_press+0x18>
        }
        else
        {
            // no state change here
            task_button_press_ctrl_set_interrupt_flag(task_led_ctrl_button_to_isr((board_init_push_buttons_e) button_pressed_bit));
 8000dee:	68bb      	ldr	r3, [r7, #8]
 8000df0:	b2db      	uxtb	r3, r3
 8000df2:	4618      	mov	r0, r3
 8000df4:	f7ff ff0a 	bl	8000c0c <task_led_ctrl_button_to_isr>
 8000df8:	4603      	mov	r3, r0
 8000dfa:	4618      	mov	r0, r3
 8000dfc:	f7ff ff2e 	bl	8000c5c <task_button_press_ctrl_set_interrupt_flag>
            switch ((board_init_push_buttons_e) button_pressed_bit)
 8000e00:	68bb      	ldr	r3, [r7, #8]
 8000e02:	b2db      	uxtb	r3, r3
 8000e04:	2b03      	cmp	r3, #3
 8000e06:	d85d      	bhi.n	8000ec4 <task_button_press+0x23c>
 8000e08:	a201      	add	r2, pc, #4	; (adr r2, 8000e10 <task_button_press+0x188>)
 8000e0a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000e0e:	bf00      	nop
 8000e10:	08000e21 	.word	0x08000e21
 8000e14:	08000e41 	.word	0x08000e41
 8000e18:	08000e75 	.word	0x08000e75
 8000e1c:	08000ea5 	.word	0x08000ea5
            {
                case PUSH_BUTTON_A:
                    a_ok_count++;
 8000e20:	4b2c      	ldr	r3, [pc, #176]	; (8000ed4 <task_button_press+0x24c>)
 8000e22:	681b      	ldr	r3, [r3, #0]
 8000e24:	3301      	adds	r3, #1
 8000e26:	4a2b      	ldr	r2, [pc, #172]	; (8000ed4 <task_button_press+0x24c>)
 8000e28:	6013      	str	r3, [r2, #0]
                    task_led_ctrl_speed_adjust();
 8000e2a:	f000 f963 	bl	80010f4 <task_led_ctrl_speed_adjust>
                    HAL_NVIC_SetPriority(PUSH_BUTTON_A_IRQ, 24, 0);
 8000e2e:	2200      	movs	r2, #0
 8000e30:	2118      	movs	r1, #24
 8000e32:	2008      	movs	r0, #8
 8000e34:	f003 fb17 	bl	8004466 <HAL_NVIC_SetPriority>
                    HAL_NVIC_EnableIRQ(PUSH_BUTTON_A_IRQ);
 8000e38:	2008      	movs	r0, #8
 8000e3a:	f003 fb30 	bl	800449e <HAL_NVIC_EnableIRQ>
                break;
 8000e3e:	e042      	b.n	8000ec6 <task_button_press+0x23e>
                case PUSH_BUTTON_B:
                    b_ok_count++;
 8000e40:	4b25      	ldr	r3, [pc, #148]	; (8000ed8 <task_button_press+0x250>)
 8000e42:	681b      	ldr	r3, [r3, #0]
 8000e44:	3301      	adds	r3, #1
 8000e46:	4a24      	ldr	r2, [pc, #144]	; (8000ed8 <task_button_press+0x250>)
 8000e48:	6013      	str	r3, [r2, #0]
                    if (MASTER_LED_STATE_DEMO == task_led_ctrl_animate_state())
 8000e4a:	f000 f9c9 	bl	80011e0 <task_led_ctrl_animate_state>
 8000e4e:	4603      	mov	r3, r0
 8000e50:	2b00      	cmp	r3, #0
 8000e52:	d102      	bne.n	8000e5a <task_button_press+0x1d2>
                    {
                        task_led_ctrl_animate_state_fixed(); // animation count is auto cleared here.
 8000e54:	f000 f9ae 	bl	80011b4 <task_led_ctrl_animate_state_fixed>
 8000e58:	e003      	b.n	8000e62 <task_button_press+0x1da>
                    }
                    else
                    {
                        task_led_ctrl_animate_iteration_reset();
 8000e5a:	f000 f96f 	bl	800113c <task_led_ctrl_animate_iteration_reset>
                        task_led_ctrl_animate_adjust_state();
 8000e5e:	f000 f979 	bl	8001154 <task_led_ctrl_animate_adjust_state>
                    }
                    HAL_NVIC_SetPriority(PUSH_BUTTON_B_IRQ, 24, 0);
 8000e62:	2200      	movs	r2, #0
 8000e64:	2118      	movs	r1, #24
 8000e66:	2028      	movs	r0, #40	; 0x28
 8000e68:	f003 fafd 	bl	8004466 <HAL_NVIC_SetPriority>
                    HAL_NVIC_EnableIRQ(PUSH_BUTTON_B_IRQ);
 8000e6c:	2028      	movs	r0, #40	; 0x28
 8000e6e:	f003 fb16 	bl	800449e <HAL_NVIC_EnableIRQ>
                break;
 8000e72:	e028      	b.n	8000ec6 <task_button_press+0x23e>
                case PUSH_BUTTON_C:
                    c_ok_count++;
 8000e74:	4b19      	ldr	r3, [pc, #100]	; (8000edc <task_button_press+0x254>)
 8000e76:	681b      	ldr	r3, [r3, #0]
 8000e78:	3301      	adds	r3, #1
 8000e7a:	4a18      	ldr	r2, [pc, #96]	; (8000edc <task_button_press+0x254>)
 8000e7c:	6013      	str	r3, [r2, #0]
                    if (MASTER_COLOR_STATE_DEMO == task_led_ctrl_color_state())
 8000e7e:	f000 f8f1 	bl	8001064 <task_led_ctrl_color_state>
 8000e82:	4603      	mov	r3, r0
 8000e84:	2b00      	cmp	r3, #0
 8000e86:	d102      	bne.n	8000e8e <task_button_press+0x206>
                    {
                        task_led_ctrl_color_state_fixed();
 8000e88:	f000 f904 	bl	8001094 <task_led_ctrl_color_state_fixed>
 8000e8c:	e001      	b.n	8000e92 <task_button_press+0x20a>
                    }
                    else
                    {
                        task_led_ctrl_color_adjust();
 8000e8e:	f000 f913 	bl	80010b8 <task_led_ctrl_color_adjust>
                    }
                    HAL_NVIC_SetPriority(PUSH_BUTTON_C_IRQ, 24, 0);
 8000e92:	2200      	movs	r2, #0
 8000e94:	2118      	movs	r1, #24
 8000e96:	2017      	movs	r0, #23
 8000e98:	f003 fae5 	bl	8004466 <HAL_NVIC_SetPriority>
                    HAL_NVIC_EnableIRQ(PUSH_BUTTON_C_IRQ);
 8000e9c:	2017      	movs	r0, #23
 8000e9e:	f003 fafe 	bl	800449e <HAL_NVIC_EnableIRQ>

                break;
 8000ea2:	e010      	b.n	8000ec6 <task_button_press+0x23e>
                case PUSH_BUTTON_D:
                    d_ok_count++;
 8000ea4:	4b0e      	ldr	r3, [pc, #56]	; (8000ee0 <task_button_press+0x258>)
 8000ea6:	681b      	ldr	r3, [r3, #0]
 8000ea8:	3301      	adds	r3, #1
 8000eaa:	4a0d      	ldr	r2, [pc, #52]	; (8000ee0 <task_button_press+0x258>)
 8000eac:	6013      	str	r3, [r2, #0]
                    task_led_ctrl_pause();
 8000eae:	f000 f8bb 	bl	8001028 <task_led_ctrl_pause>
                    HAL_NVIC_SetPriority(PUSH_BUTTON_D_IRQ, 24, 0);
 8000eb2:	2200      	movs	r2, #0
 8000eb4:	2118      	movs	r1, #24
 8000eb6:	2006      	movs	r0, #6
 8000eb8:	f003 fad5 	bl	8004466 <HAL_NVIC_SetPriority>
                    HAL_NVIC_EnableIRQ(PUSH_BUTTON_D_IRQ);
 8000ebc:	2006      	movs	r0, #6
 8000ebe:	f003 faee 	bl	800449e <HAL_NVIC_EnableIRQ>
                break;
 8000ec2:	e000      	b.n	8000ec6 <task_button_press+0x23e>
                default:
                break;
 8000ec4:	bf00      	nop
        xTaskNotifyWait(0, button_pressed_bit, &button_pressed_bit, portMAX_DELAY);
 8000ec6:	e6eb      	b.n	8000ca0 <task_button_press+0x18>
 8000ec8:	20000adc 	.word	0x20000adc
 8000ecc:	20000afc 	.word	0x20000afc
 8000ed0:	20000afd 	.word	0x20000afd
 8000ed4:	20000b04 	.word	0x20000b04
 8000ed8:	20000b08 	.word	0x20000b08
 8000edc:	20000b0c 	.word	0x20000b0c
 8000ee0:	20000b10 	.word	0x20000b10

08000ee4 <task_led_ctrl_strip_one>:
    if (MASTER_COLOR_STATE_DEMO == task_led_ctrl_color_state()) task_led_ctrl_color_random();
}
uint8_t g_read_buffer[100] = {0};
uint8_t g_data[2];
void task_led_ctrl_strip_one(void *argument)
{
 8000ee4:	b580      	push	{r7, lr}
 8000ee6:	b084      	sub	sp, #16
 8000ee8:	af02      	add	r7, sp, #8
 8000eea:	6078      	str	r0, [r7, #4]


	board_init_specific_esp8266_power_disable();
 8000eec:	f009 fcbc 	bl	800a868 <board_init_specific_esp8266_power_disable>
	osDelay(2000);
 8000ef0:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 8000ef4:	f000 fb36 	bl	8001564 <osDelay>
	board_init_specific_esp8266_power_enable();
 8000ef8:	f009 fc96 	bl	800a828 <board_init_specific_esp8266_power_enable>

//	board_init_specific_esp8266_reset_assert();
//	board_init_specific_esp8266_uart_boot_enable();
//	osDelay(1000);
//	board_init_specific_esp8266_reset_deassert();
	board_init_specific_esp8266_uart_boot_disable();
 8000efc:	f009 fc74 	bl	800a7e8 <board_init_specific_esp8266_uart_boot_disable>
	board_init_specific_esp8266_reset_assert();
 8000f00:	f009 fcd2 	bl	800a8a8 <board_init_specific_esp8266_reset_assert>
	osDelay(2000);
 8000f04:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 8000f08:	f000 fb2c 	bl	8001564 <osDelay>
	board_init_specific_esp8266_reset_deassert();
 8000f0c:	f009 fcec 	bl	800a8e8 <board_init_specific_esp8266_reset_deassert>
	osDelay(2000);
 8000f10:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 8000f14:	f000 fb26 	bl	8001564 <osDelay>
	uart_config_hal_setup();
 8000f18:	f008 fe74 	bl	8009c04 <uart_config_hal_setup>
	//while(1);
	esp8266_write_command(ESP8266_AT_ECHO, false, 0);
 8000f1c:	2200      	movs	r2, #0
 8000f1e:	2100      	movs	r1, #0
 8000f20:	2004      	movs	r0, #4
 8000f22:	f000 f97d 	bl	8001220 <esp8266_write_command>
//	esp8266_write_command_and_read_response(ESP8266_AT_ECHO, false, 0, (char *)g_read_buffer, 2);
//	osDelay(200);
	esp8266_write_command_and_read_response(ESP8266_AT_STARTUP, false, 0, (char *)g_read_buffer, 10);
 8000f26:	230a      	movs	r3, #10
 8000f28:	9300      	str	r3, [sp, #0]
 8000f2a:	4b20      	ldr	r3, [pc, #128]	; (8000fac <task_led_ctrl_strip_one+0xc8>)
 8000f2c:	2200      	movs	r2, #0
 8000f2e:	2100      	movs	r1, #0
 8000f30:	2000      	movs	r0, #0
 8000f32:	f000 f9ad 	bl	8001290 <esp8266_write_command_and_read_response>
	osDelay(200);
 8000f36:	20c8      	movs	r0, #200	; 0xc8
 8000f38:	f000 fb14 	bl	8001564 <osDelay>
	memset(g_read_buffer, 0, sizeof(g_read_buffer));
 8000f3c:	2264      	movs	r2, #100	; 0x64
 8000f3e:	2100      	movs	r1, #0
 8000f40:	481a      	ldr	r0, [pc, #104]	; (8000fac <task_led_ctrl_strip_one+0xc8>)
 8000f42:	f009 ff85 	bl	800ae50 <memset>
	//esp8266_write_command_and_read_response(ESP8266_AT_ECHO, false, 0, (char *)g_read_buffer, 6);
	esp8266_write_command_and_read_response(ESP8266_AT_RESTART, false, 0, (char *)g_read_buffer, 8);
 8000f46:	2308      	movs	r3, #8
 8000f48:	9300      	str	r3, [sp, #0]
 8000f4a:	4b18      	ldr	r3, [pc, #96]	; (8000fac <task_led_ctrl_strip_one+0xc8>)
 8000f4c:	2200      	movs	r2, #0
 8000f4e:	2100      	movs	r1, #0
 8000f50:	2001      	movs	r0, #1
 8000f52:	f000 f99d 	bl	8001290 <esp8266_write_command_and_read_response>
	osDelay(200);
 8000f56:	20c8      	movs	r0, #200	; 0xc8
 8000f58:	f000 fb04 	bl	8001564 <osDelay>
	esp8266_write_command_and_read_response(ESP8266_AT_CW_MODE_CUR, false, 0, (char *)g_read_buffer, 10);
 8000f5c:	230a      	movs	r3, #10
 8000f5e:	9300      	str	r3, [sp, #0]
 8000f60:	4b12      	ldr	r3, [pc, #72]	; (8000fac <task_led_ctrl_strip_one+0xc8>)
 8000f62:	2200      	movs	r2, #0
 8000f64:	2100      	movs	r1, #0
 8000f66:	200c      	movs	r0, #12
 8000f68:	f000 f992 	bl	8001290 <esp8266_write_command_and_read_response>
	osDelay(200);
 8000f6c:	20c8      	movs	r0, #200	; 0xc8
 8000f6e:	f000 faf9 	bl	8001564 <osDelay>
	esp8266_write_command_and_read_response(ESP8266_AT_CIFSR, false, 0, (char *)g_read_buffer, 75);
 8000f72:	234b      	movs	r3, #75	; 0x4b
 8000f74:	9300      	str	r3, [sp, #0]
 8000f76:	4b0d      	ldr	r3, [pc, #52]	; (8000fac <task_led_ctrl_strip_one+0xc8>)
 8000f78:	2200      	movs	r2, #0
 8000f7a:	2100      	movs	r1, #0
 8000f7c:	201d      	movs	r0, #29
 8000f7e:	f000 f987 	bl	8001290 <esp8266_write_command_and_read_response>
	osDelay(200);
 8000f82:	20c8      	movs	r0, #200	; 0xc8
 8000f84:	f000 faee 	bl	8001564 <osDelay>
	esp8266_write_command_and_read_response(ESP8266_AT_CIPMUX, false, 0, (char *)g_read_buffer, 10);
 8000f88:	230a      	movs	r3, #10
 8000f8a:	9300      	str	r3, [sp, #0]
 8000f8c:	4b07      	ldr	r3, [pc, #28]	; (8000fac <task_led_ctrl_strip_one+0xc8>)
 8000f8e:	2200      	movs	r2, #0
 8000f90:	2100      	movs	r1, #0
 8000f92:	201e      	movs	r0, #30
 8000f94:	f000 f97c 	bl	8001290 <esp8266_write_command_and_read_response>
	esp8266_write_command_and_read_response(ESP8266_AT_CIPSERVER, false, 0, (char *)g_read_buffer, 30);
 8000f98:	231e      	movs	r3, #30
 8000f9a:	9300      	str	r3, [sp, #0]
 8000f9c:	4b03      	ldr	r3, [pc, #12]	; (8000fac <task_led_ctrl_strip_one+0xc8>)
 8000f9e:	2200      	movs	r2, #0
 8000fa0:	2100      	movs	r1, #0
 8000fa2:	201f      	movs	r0, #31
 8000fa4:	f000 f974 	bl	8001290 <esp8266_write_command_and_read_response>
	//uart_access_hal_read_block(uart_config_esp8266_handle(), g_read_buffer, 2);
	//esp8266_write_command(ESP8266_AT_STARTUP, false, 0);
	//uart_access_hal_read_block(uart_config_esp8266_handle(), g_read_buffer, 2);

	//uart_access_read_block_esp8266(g_data, 2);
	while(1);
 8000fa8:	e7fe      	b.n	8000fa8 <task_led_ctrl_strip_one+0xc4>
 8000faa:	bf00      	nop
 8000fac:	20000b1c 	.word	0x20000b1c

08000fb0 <task_led_ctrl_brightness_adjust>:
    }
}


void task_led_ctrl_brightness_adjust(void)
{
 8000fb0:	b580      	push	{r7, lr}
 8000fb2:	af00      	add	r7, sp, #0
    if (LED_BRIGHTNESS_FIRST == g_led_brightness) g_led_brightness = LED_BRIGHTNESS_LAST;
 8000fb4:	4b14      	ldr	r3, [pc, #80]	; (8001008 <task_led_ctrl_brightness_adjust+0x58>)
 8000fb6:	781b      	ldrb	r3, [r3, #0]
 8000fb8:	2b00      	cmp	r3, #0
 8000fba:	d103      	bne.n	8000fc4 <task_led_ctrl_brightness_adjust+0x14>
 8000fbc:	4b12      	ldr	r3, [pc, #72]	; (8001008 <task_led_ctrl_brightness_adjust+0x58>)
 8000fbe:	2202      	movs	r2, #2
 8000fc0:	701a      	strb	r2, [r3, #0]
 8000fc2:	e005      	b.n	8000fd0 <task_led_ctrl_brightness_adjust+0x20>
    else g_led_brightness = (led_brightness_e) (g_led_brightness - 1);
 8000fc4:	4b10      	ldr	r3, [pc, #64]	; (8001008 <task_led_ctrl_brightness_adjust+0x58>)
 8000fc6:	781b      	ldrb	r3, [r3, #0]
 8000fc8:	3b01      	subs	r3, #1
 8000fca:	b2da      	uxtb	r2, r3
 8000fcc:	4b0e      	ldr	r3, [pc, #56]	; (8001008 <task_led_ctrl_brightness_adjust+0x58>)
 8000fce:	701a      	strb	r2, [r3, #0]
    switch (g_led_brightness)
 8000fd0:	4b0d      	ldr	r3, [pc, #52]	; (8001008 <task_led_ctrl_brightness_adjust+0x58>)
 8000fd2:	781b      	ldrb	r3, [r3, #0]
 8000fd4:	2b02      	cmp	r3, #2
 8000fd6:	d010      	beq.n	8000ffa <task_led_ctrl_brightness_adjust+0x4a>
 8000fd8:	2b02      	cmp	r3, #2
 8000fda:	dc13      	bgt.n	8001004 <task_led_ctrl_brightness_adjust+0x54>
 8000fdc:	2b00      	cmp	r3, #0
 8000fde:	d002      	beq.n	8000fe6 <task_led_ctrl_brightness_adjust+0x36>
 8000fe0:	2b01      	cmp	r3, #1
 8000fe2:	d005      	beq.n	8000ff0 <task_led_ctrl_brightness_adjust+0x40>
        break;
        case LED_BRIGHTNESS_1_PERCENT:
            current_monitor_set(0.01f);
        break;
    }
}
 8000fe4:	e00e      	b.n	8001004 <task_led_ctrl_brightness_adjust+0x54>
            current_monitor_set(1.0f);
 8000fe6:	eeb7 0a00 	vmov.f32	s0, #112	; 0x3f800000  1.0
 8000fea:	f7ff fac7 	bl	800057c <current_monitor_set>
        break;
 8000fee:	e009      	b.n	8001004 <task_led_ctrl_brightness_adjust+0x54>
            current_monitor_set(0.25f);
 8000ff0:	eeb5 0a00 	vmov.f32	s0, #80	; 0x3e800000  0.250
 8000ff4:	f7ff fac2 	bl	800057c <current_monitor_set>
        break;
 8000ff8:	e004      	b.n	8001004 <task_led_ctrl_brightness_adjust+0x54>
            current_monitor_set(0.01f);
 8000ffa:	ed9f 0a04 	vldr	s0, [pc, #16]	; 800100c <task_led_ctrl_brightness_adjust+0x5c>
 8000ffe:	f7ff fabd 	bl	800057c <current_monitor_set>
        break;
 8001002:	bf00      	nop
}
 8001004:	bf00      	nop
 8001006:	bd80      	pop	{r7, pc}
 8001008:	20000b17 	.word	0x20000b17
 800100c:	3c23d70a 	.word	0x3c23d70a

08001010 <task_led_ctrl_clear_pause>:


void task_led_ctrl_clear_pause(void)
{
 8001010:	b480      	push	{r7}
 8001012:	af00      	add	r7, sp, #0
    g_animate_led_pause_flag = false;
 8001014:	4b03      	ldr	r3, [pc, #12]	; (8001024 <task_led_ctrl_clear_pause+0x14>)
 8001016:	2200      	movs	r2, #0
 8001018:	701a      	strb	r2, [r3, #0]
}
 800101a:	bf00      	nop
 800101c:	46bd      	mov	sp, r7
 800101e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001022:	4770      	bx	lr
 8001024:	20000afe 	.word	0x20000afe

08001028 <task_led_ctrl_pause>:


void task_led_ctrl_pause(void)
{
 8001028:	b480      	push	{r7}
 800102a:	af00      	add	r7, sp, #0
    static uint8_t flip_or_flop = 1;
    if (flip_or_flop) g_animate_led_pause_flag = true;
 800102c:	4b0b      	ldr	r3, [pc, #44]	; (800105c <task_led_ctrl_pause+0x34>)
 800102e:	781b      	ldrb	r3, [r3, #0]
 8001030:	2b00      	cmp	r3, #0
 8001032:	d003      	beq.n	800103c <task_led_ctrl_pause+0x14>
 8001034:	4b0a      	ldr	r3, [pc, #40]	; (8001060 <task_led_ctrl_pause+0x38>)
 8001036:	2201      	movs	r2, #1
 8001038:	701a      	strb	r2, [r3, #0]
 800103a:	e002      	b.n	8001042 <task_led_ctrl_pause+0x1a>
    else g_animate_led_pause_flag = false;
 800103c:	4b08      	ldr	r3, [pc, #32]	; (8001060 <task_led_ctrl_pause+0x38>)
 800103e:	2200      	movs	r2, #0
 8001040:	701a      	strb	r2, [r3, #0]
    flip_or_flop ^= 1;
 8001042:	4b06      	ldr	r3, [pc, #24]	; (800105c <task_led_ctrl_pause+0x34>)
 8001044:	781b      	ldrb	r3, [r3, #0]
 8001046:	f083 0301 	eor.w	r3, r3, #1
 800104a:	b2da      	uxtb	r2, r3
 800104c:	4b03      	ldr	r3, [pc, #12]	; (800105c <task_led_ctrl_pause+0x34>)
 800104e:	701a      	strb	r2, [r3, #0]
}
 8001050:	bf00      	nop
 8001052:	46bd      	mov	sp, r7
 8001054:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001058:	4770      	bx	lr
 800105a:	bf00      	nop
 800105c:	20000007 	.word	0x20000007
 8001060:	20000afe 	.word	0x20000afe

08001064 <task_led_ctrl_color_state>:


master_color_state_e task_led_ctrl_color_state(void)
{
 8001064:	b480      	push	{r7}
 8001066:	af00      	add	r7, sp, #0
    return g_master_color_state;
 8001068:	4b03      	ldr	r3, [pc, #12]	; (8001078 <task_led_ctrl_color_state+0x14>)
 800106a:	781b      	ldrb	r3, [r3, #0]
}
 800106c:	4618      	mov	r0, r3
 800106e:	46bd      	mov	sp, r7
 8001070:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001074:	4770      	bx	lr
 8001076:	bf00      	nop
 8001078:	20000b18 	.word	0x20000b18

0800107c <task_led_ctrl_color_state_demo>:


void task_led_ctrl_color_state_demo(void)
{
 800107c:	b480      	push	{r7}
 800107e:	af00      	add	r7, sp, #0
    g_master_color_state = MASTER_COLOR_STATE_DEMO;
 8001080:	4b03      	ldr	r3, [pc, #12]	; (8001090 <task_led_ctrl_color_state_demo+0x14>)
 8001082:	2200      	movs	r2, #0
 8001084:	701a      	strb	r2, [r3, #0]
}
 8001086:	bf00      	nop
 8001088:	46bd      	mov	sp, r7
 800108a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800108e:	4770      	bx	lr
 8001090:	20000b18 	.word	0x20000b18

08001094 <task_led_ctrl_color_state_fixed>:


void task_led_ctrl_color_state_fixed(void)
{
 8001094:	b480      	push	{r7}
 8001096:	af00      	add	r7, sp, #0
    g_master_color_state = MASTER_COLOR_STATE_FIXED;
 8001098:	4b05      	ldr	r3, [pc, #20]	; (80010b0 <task_led_ctrl_color_state_fixed+0x1c>)
 800109a:	2201      	movs	r2, #1
 800109c:	701a      	strb	r2, [r3, #0]
    g_led_color = COLORS_FIRST;
 800109e:	4b05      	ldr	r3, [pc, #20]	; (80010b4 <task_led_ctrl_color_state_fixed+0x20>)
 80010a0:	2200      	movs	r2, #0
 80010a2:	701a      	strb	r2, [r3, #0]
}
 80010a4:	bf00      	nop
 80010a6:	46bd      	mov	sp, r7
 80010a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010ac:	4770      	bx	lr
 80010ae:	bf00      	nop
 80010b0:	20000b18 	.word	0x20000b18
 80010b4:	20000006 	.word	0x20000006

080010b8 <task_led_ctrl_color_adjust>:
    g_led_color = COLORS_RED;
}


bool task_led_ctrl_color_adjust(void)
{
 80010b8:	b480      	push	{r7}
 80010ba:	b083      	sub	sp, #12
 80010bc:	af00      	add	r7, sp, #0
    bool return_val = false;
 80010be:	2300      	movs	r3, #0
 80010c0:	71fb      	strb	r3, [r7, #7]
    if (COLORS_LAST == g_led_color)
 80010c2:	4b0b      	ldr	r3, [pc, #44]	; (80010f0 <task_led_ctrl_color_adjust+0x38>)
 80010c4:	781b      	ldrb	r3, [r3, #0]
 80010c6:	2b15      	cmp	r3, #21
 80010c8:	d105      	bne.n	80010d6 <task_led_ctrl_color_adjust+0x1e>
    {
        g_led_color = COLORS_FIRST;
 80010ca:	4b09      	ldr	r3, [pc, #36]	; (80010f0 <task_led_ctrl_color_adjust+0x38>)
 80010cc:	2200      	movs	r2, #0
 80010ce:	701a      	strb	r2, [r3, #0]
        return_val = true;
 80010d0:	2301      	movs	r3, #1
 80010d2:	71fb      	strb	r3, [r7, #7]
 80010d4:	e005      	b.n	80010e2 <task_led_ctrl_color_adjust+0x2a>
    }
    else g_led_color = (all_colors_e) (g_led_color + 1);
 80010d6:	4b06      	ldr	r3, [pc, #24]	; (80010f0 <task_led_ctrl_color_adjust+0x38>)
 80010d8:	781b      	ldrb	r3, [r3, #0]
 80010da:	3301      	adds	r3, #1
 80010dc:	b2da      	uxtb	r2, r3
 80010de:	4b04      	ldr	r3, [pc, #16]	; (80010f0 <task_led_ctrl_color_adjust+0x38>)
 80010e0:	701a      	strb	r2, [r3, #0]
    return return_val;
 80010e2:	79fb      	ldrb	r3, [r7, #7]
}
 80010e4:	4618      	mov	r0, r3
 80010e6:	370c      	adds	r7, #12
 80010e8:	46bd      	mov	sp, r7
 80010ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010ee:	4770      	bx	lr
 80010f0:	20000006 	.word	0x20000006

080010f4 <task_led_ctrl_speed_adjust>:
    return speed_factor;
}


void task_led_ctrl_speed_adjust(void)
{
 80010f4:	b480      	push	{r7}
 80010f6:	af00      	add	r7, sp, #0
    if (LED_SPEED_FIRST == g_led_speed) g_led_speed = LED_SPEED_LAST;
 80010f8:	4b09      	ldr	r3, [pc, #36]	; (8001120 <task_led_ctrl_speed_adjust+0x2c>)
 80010fa:	781b      	ldrb	r3, [r3, #0]
 80010fc:	2b00      	cmp	r3, #0
 80010fe:	d103      	bne.n	8001108 <task_led_ctrl_speed_adjust+0x14>
 8001100:	4b07      	ldr	r3, [pc, #28]	; (8001120 <task_led_ctrl_speed_adjust+0x2c>)
 8001102:	2204      	movs	r2, #4
 8001104:	701a      	strb	r2, [r3, #0]
    else g_led_speed = (led_speed_e) (g_led_speed - 1);
}
 8001106:	e005      	b.n	8001114 <task_led_ctrl_speed_adjust+0x20>
    else g_led_speed = (led_speed_e) (g_led_speed - 1);
 8001108:	4b05      	ldr	r3, [pc, #20]	; (8001120 <task_led_ctrl_speed_adjust+0x2c>)
 800110a:	781b      	ldrb	r3, [r3, #0]
 800110c:	3b01      	subs	r3, #1
 800110e:	b2da      	uxtb	r2, r3
 8001110:	4b03      	ldr	r3, [pc, #12]	; (8001120 <task_led_ctrl_speed_adjust+0x2c>)
 8001112:	701a      	strb	r2, [r3, #0]
}
 8001114:	bf00      	nop
 8001116:	46bd      	mov	sp, r7
 8001118:	f85d 7b04 	ldr.w	r7, [sp], #4
 800111c:	4770      	bx	lr
 800111e:	bf00      	nop
 8001120:	20000b16 	.word	0x20000b16

08001124 <task_led_ctrl_speed_reset>:


void task_led_ctrl_speed_reset(void)
{
 8001124:	b480      	push	{r7}
 8001126:	af00      	add	r7, sp, #0
    g_led_speed = LED_SPEED_1X;
 8001128:	4b03      	ldr	r3, [pc, #12]	; (8001138 <task_led_ctrl_speed_reset+0x14>)
 800112a:	2202      	movs	r2, #2
 800112c:	701a      	strb	r2, [r3, #0]
}
 800112e:	bf00      	nop
 8001130:	46bd      	mov	sp, r7
 8001132:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001136:	4770      	bx	lr
 8001138:	20000b16 	.word	0x20000b16

0800113c <task_led_ctrl_animate_iteration_reset>:
    return ((float)g_delay_in_animation_ms / task_led_ctrl_speed());
}


void task_led_ctrl_animate_iteration_reset(void)
{
 800113c:	b480      	push	{r7}
 800113e:	af00      	add	r7, sp, #0
    g_animation_iterations = 0;
 8001140:	4b03      	ldr	r3, [pc, #12]	; (8001150 <task_led_ctrl_animate_iteration_reset+0x14>)
 8001142:	2200      	movs	r2, #0
 8001144:	701a      	strb	r2, [r3, #0]
}
 8001146:	bf00      	nop
 8001148:	46bd      	mov	sp, r7
 800114a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800114e:	4770      	bx	lr
 8001150:	20000b19 	.word	0x20000b19

08001154 <task_led_ctrl_animate_adjust_state>:


bool task_led_ctrl_animate_adjust_state(void)
{
 8001154:	b480      	push	{r7}
 8001156:	b083      	sub	sp, #12
 8001158:	af00      	add	r7, sp, #0
    bool return_val = false;
 800115a:	2300      	movs	r3, #0
 800115c:	71fb      	strb	r3, [r7, #7]
    if (LED_STATE_LAST == g_led_state)
 800115e:	4b0b      	ldr	r3, [pc, #44]	; (800118c <task_led_ctrl_animate_adjust_state+0x38>)
 8001160:	781b      	ldrb	r3, [r3, #0]
 8001162:	2b09      	cmp	r3, #9
 8001164:	d105      	bne.n	8001172 <task_led_ctrl_animate_adjust_state+0x1e>
    {
        g_led_state = LED_STATE_FIRST;
 8001166:	4b09      	ldr	r3, [pc, #36]	; (800118c <task_led_ctrl_animate_adjust_state+0x38>)
 8001168:	2200      	movs	r2, #0
 800116a:	701a      	strb	r2, [r3, #0]
        return_val = true;
 800116c:	2301      	movs	r3, #1
 800116e:	71fb      	strb	r3, [r7, #7]
 8001170:	e005      	b.n	800117e <task_led_ctrl_animate_adjust_state+0x2a>
    }
    else g_led_state = (led_state_e) (g_led_state + 1);
 8001172:	4b06      	ldr	r3, [pc, #24]	; (800118c <task_led_ctrl_animate_adjust_state+0x38>)
 8001174:	781b      	ldrb	r3, [r3, #0]
 8001176:	3301      	adds	r3, #1
 8001178:	b2da      	uxtb	r2, r3
 800117a:	4b04      	ldr	r3, [pc, #16]	; (800118c <task_led_ctrl_animate_adjust_state+0x38>)
 800117c:	701a      	strb	r2, [r3, #0]
    return return_val;
 800117e:	79fb      	ldrb	r3, [r7, #7]
}
 8001180:	4618      	mov	r0, r3
 8001182:	370c      	adds	r7, #12
 8001184:	46bd      	mov	sp, r7
 8001186:	f85d 7b04 	ldr.w	r7, [sp], #4
 800118a:	4770      	bx	lr
 800118c:	20000b15 	.word	0x20000b15

08001190 <task_led_ctrl_animate_state_demo>:


void task_led_ctrl_animate_state_demo(void)
{
 8001190:	b480      	push	{r7}
 8001192:	af00      	add	r7, sp, #0
    g_master_led_state = MASTER_LED_STATE_DEMO;
 8001194:	4b05      	ldr	r3, [pc, #20]	; (80011ac <task_led_ctrl_animate_state_demo+0x1c>)
 8001196:	2200      	movs	r2, #0
 8001198:	701a      	strb	r2, [r3, #0]
    g_animation_iterations = 0;
 800119a:	4b05      	ldr	r3, [pc, #20]	; (80011b0 <task_led_ctrl_animate_state_demo+0x20>)
 800119c:	2200      	movs	r2, #0
 800119e:	701a      	strb	r2, [r3, #0]
}
 80011a0:	bf00      	nop
 80011a2:	46bd      	mov	sp, r7
 80011a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011a8:	4770      	bx	lr
 80011aa:	bf00      	nop
 80011ac:	20000b14 	.word	0x20000b14
 80011b0:	20000b19 	.word	0x20000b19

080011b4 <task_led_ctrl_animate_state_fixed>:


void task_led_ctrl_animate_state_fixed(void)
{
 80011b4:	b480      	push	{r7}
 80011b6:	af00      	add	r7, sp, #0
    g_master_led_state = MASTER_LED_STATE_FIXED;
 80011b8:	4b06      	ldr	r3, [pc, #24]	; (80011d4 <task_led_ctrl_animate_state_fixed+0x20>)
 80011ba:	2201      	movs	r2, #1
 80011bc:	701a      	strb	r2, [r3, #0]
    g_led_state = LED_STATE_FIRST; // set first state
 80011be:	4b06      	ldr	r3, [pc, #24]	; (80011d8 <task_led_ctrl_animate_state_fixed+0x24>)
 80011c0:	2200      	movs	r2, #0
 80011c2:	701a      	strb	r2, [r3, #0]
    g_animation_iterations = 0;
 80011c4:	4b05      	ldr	r3, [pc, #20]	; (80011dc <task_led_ctrl_animate_state_fixed+0x28>)
 80011c6:	2200      	movs	r2, #0
 80011c8:	701a      	strb	r2, [r3, #0]
}
 80011ca:	bf00      	nop
 80011cc:	46bd      	mov	sp, r7
 80011ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011d2:	4770      	bx	lr
 80011d4:	20000b14 	.word	0x20000b14
 80011d8:	20000b15 	.word	0x20000b15
 80011dc:	20000b19 	.word	0x20000b19

080011e0 <task_led_ctrl_animate_state>:


master_led_state_e task_led_ctrl_animate_state(void)
{
 80011e0:	b480      	push	{r7}
 80011e2:	af00      	add	r7, sp, #0
    return g_master_led_state;
 80011e4:	4b03      	ldr	r3, [pc, #12]	; (80011f4 <task_led_ctrl_animate_state+0x14>)
 80011e6:	781b      	ldrb	r3, [r3, #0]
}
 80011e8:	4618      	mov	r0, r3
 80011ea:	46bd      	mov	sp, r7
 80011ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011f0:	4770      	bx	lr
 80011f2:	bf00      	nop
 80011f4:	20000b14 	.word	0x20000b14

080011f8 <esp8266_write_and_read_block>:
	//[ESP8266_AT_CIPSEND] = "AT+CIPSEND=",
};


void esp8266_write_and_read_block(uint8_t* write_data, uint16_t write_len, uint8_t* read_buf, uint16_t read_len)
{
 80011f8:	b580      	push	{r7, lr}
 80011fa:	b084      	sub	sp, #16
 80011fc:	af00      	add	r7, sp, #0
 80011fe:	60f8      	str	r0, [r7, #12]
 8001200:	607a      	str	r2, [r7, #4]
 8001202:	461a      	mov	r2, r3
 8001204:	460b      	mov	r3, r1
 8001206:	817b      	strh	r3, [r7, #10]
 8001208:	4613      	mov	r3, r2
 800120a:	813b      	strh	r3, [r7, #8]
	uart_access_write_and_read_block_esp8266(write_data, write_len, read_buf, read_len);
 800120c:	8979      	ldrh	r1, [r7, #10]
 800120e:	893b      	ldrh	r3, [r7, #8]
 8001210:	687a      	ldr	r2, [r7, #4]
 8001212:	68f8      	ldr	r0, [r7, #12]
 8001214:	f7ff fce2 	bl	8000bdc <uart_access_write_and_read_block_esp8266>
}
 8001218:	bf00      	nop
 800121a:	3710      	adds	r7, #16
 800121c:	46bd      	mov	sp, r7
 800121e:	bd80      	pop	{r7, pc}

08001220 <esp8266_write_command>:

uint8_t g_length = 0;
uint8_t g_buffer_tx[20] = {0};

void esp8266_write_command(esp8266_at_commands_e cmd_tag, bool parameters, char* param)
{
 8001220:	b590      	push	{r4, r7, lr}
 8001222:	b083      	sub	sp, #12
 8001224:	af00      	add	r7, sp, #0
 8001226:	4603      	mov	r3, r0
 8001228:	603a      	str	r2, [r7, #0]
 800122a:	71fb      	strb	r3, [r7, #7]
 800122c:	460b      	mov	r3, r1
 800122e:	71bb      	strb	r3, [r7, #6]
	memcpy(g_buffer_tx, esp8266_at_command_lookup[cmd_tag], strlen(esp8266_at_command_lookup[cmd_tag]));
 8001230:	79fb      	ldrb	r3, [r7, #7]
 8001232:	4a15      	ldr	r2, [pc, #84]	; (8001288 <esp8266_write_command+0x68>)
 8001234:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 8001238:	79fb      	ldrb	r3, [r7, #7]
 800123a:	4a13      	ldr	r2, [pc, #76]	; (8001288 <esp8266_write_command+0x68>)
 800123c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001240:	4618      	mov	r0, r3
 8001242:	f7fe ffc5 	bl	80001d0 <strlen>
 8001246:	4603      	mov	r3, r0
 8001248:	461a      	mov	r2, r3
 800124a:	4621      	mov	r1, r4
 800124c:	480f      	ldr	r0, [pc, #60]	; (800128c <esp8266_write_command+0x6c>)
 800124e:	f009 fe70 	bl	800af32 <memcpy>
	g_buffer_tx[strlen(esp8266_at_command_lookup[cmd_tag])] = 13;
 8001252:	79fb      	ldrb	r3, [r7, #7]
 8001254:	4a0c      	ldr	r2, [pc, #48]	; (8001288 <esp8266_write_command+0x68>)
 8001256:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800125a:	4618      	mov	r0, r3
 800125c:	f7fe ffb8 	bl	80001d0 <strlen>
 8001260:	4603      	mov	r3, r0
 8001262:	4a0a      	ldr	r2, [pc, #40]	; (800128c <esp8266_write_command+0x6c>)
 8001264:	210d      	movs	r1, #13
 8001266:	54d1      	strb	r1, [r2, r3]
	g_buffer_tx[strlen(esp8266_at_command_lookup[cmd_tag]) + 1 ] = 10;
 8001268:	79fb      	ldrb	r3, [r7, #7]
 800126a:	4a07      	ldr	r2, [pc, #28]	; (8001288 <esp8266_write_command+0x68>)
 800126c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001270:	4618      	mov	r0, r3
 8001272:	f7fe ffad 	bl	80001d0 <strlen>
 8001276:	4603      	mov	r3, r0
 8001278:	3301      	adds	r3, #1
 800127a:	4a04      	ldr	r2, [pc, #16]	; (800128c <esp8266_write_command+0x6c>)
 800127c:	210a      	movs	r1, #10
 800127e:	54d1      	strb	r1, [r2, r3]
}
 8001280:	bf00      	nop
 8001282:	370c      	adds	r7, #12
 8001284:	46bd      	mov	sp, r7
 8001286:	bd90      	pop	{r4, r7, pc}
 8001288:	20000008 	.word	0x20000008
 800128c:	20000b80 	.word	0x20000b80

08001290 <esp8266_write_command_and_read_response>:
	// TODO
}


void esp8266_write_command_and_read_response(esp8266_at_commands_e cmd_tag, bool parameters, char* param, char *read_buf, uint16_t read_len)
{
 8001290:	b590      	push	{r4, r7, lr}
 8001292:	b085      	sub	sp, #20
 8001294:	af00      	add	r7, sp, #0
 8001296:	60ba      	str	r2, [r7, #8]
 8001298:	607b      	str	r3, [r7, #4]
 800129a:	4603      	mov	r3, r0
 800129c:	73fb      	strb	r3, [r7, #15]
 800129e:	460b      	mov	r3, r1
 80012a0:	73bb      	strb	r3, [r7, #14]
	memcpy(g_buffer_tx, esp8266_at_command_lookup[cmd_tag], strlen(esp8266_at_command_lookup[cmd_tag]));
 80012a2:	7bfb      	ldrb	r3, [r7, #15]
 80012a4:	4a1d      	ldr	r2, [pc, #116]	; (800131c <esp8266_write_command_and_read_response+0x8c>)
 80012a6:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 80012aa:	7bfb      	ldrb	r3, [r7, #15]
 80012ac:	4a1b      	ldr	r2, [pc, #108]	; (800131c <esp8266_write_command_and_read_response+0x8c>)
 80012ae:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80012b2:	4618      	mov	r0, r3
 80012b4:	f7fe ff8c 	bl	80001d0 <strlen>
 80012b8:	4603      	mov	r3, r0
 80012ba:	461a      	mov	r2, r3
 80012bc:	4621      	mov	r1, r4
 80012be:	4818      	ldr	r0, [pc, #96]	; (8001320 <esp8266_write_command_and_read_response+0x90>)
 80012c0:	f009 fe37 	bl	800af32 <memcpy>
	g_buffer_tx[strlen(esp8266_at_command_lookup[cmd_tag])] = 13;
 80012c4:	7bfb      	ldrb	r3, [r7, #15]
 80012c6:	4a15      	ldr	r2, [pc, #84]	; (800131c <esp8266_write_command_and_read_response+0x8c>)
 80012c8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80012cc:	4618      	mov	r0, r3
 80012ce:	f7fe ff7f 	bl	80001d0 <strlen>
 80012d2:	4603      	mov	r3, r0
 80012d4:	4a12      	ldr	r2, [pc, #72]	; (8001320 <esp8266_write_command_and_read_response+0x90>)
 80012d6:	210d      	movs	r1, #13
 80012d8:	54d1      	strb	r1, [r2, r3]
	g_buffer_tx[strlen(esp8266_at_command_lookup[cmd_tag]) + 1 ] = 10;
 80012da:	7bfb      	ldrb	r3, [r7, #15]
 80012dc:	4a0f      	ldr	r2, [pc, #60]	; (800131c <esp8266_write_command_and_read_response+0x8c>)
 80012de:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80012e2:	4618      	mov	r0, r3
 80012e4:	f7fe ff74 	bl	80001d0 <strlen>
 80012e8:	4603      	mov	r3, r0
 80012ea:	3301      	adds	r3, #1
 80012ec:	4a0c      	ldr	r2, [pc, #48]	; (8001320 <esp8266_write_command_and_read_response+0x90>)
 80012ee:	210a      	movs	r1, #10
 80012f0:	54d1      	strb	r1, [r2, r3]

	esp8266_write_and_read_block(g_buffer_tx, strlen(esp8266_at_command_lookup[cmd_tag]) + 2, (uint8_t *)read_buf, read_len);
 80012f2:	7bfb      	ldrb	r3, [r7, #15]
 80012f4:	4a09      	ldr	r2, [pc, #36]	; (800131c <esp8266_write_command_and_read_response+0x8c>)
 80012f6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80012fa:	4618      	mov	r0, r3
 80012fc:	f7fe ff68 	bl	80001d0 <strlen>
 8001300:	4603      	mov	r3, r0
 8001302:	b29b      	uxth	r3, r3
 8001304:	3302      	adds	r3, #2
 8001306:	b299      	uxth	r1, r3
 8001308:	8c3b      	ldrh	r3, [r7, #32]
 800130a:	687a      	ldr	r2, [r7, #4]
 800130c:	4804      	ldr	r0, [pc, #16]	; (8001320 <esp8266_write_command_and_read_response+0x90>)
 800130e:	f7ff ff73 	bl	80011f8 <esp8266_write_and_read_block>
}
 8001312:	bf00      	nop
 8001314:	3714      	adds	r7, #20
 8001316:	46bd      	mov	sp, r7
 8001318:	bd90      	pop	{r4, r7, pc}
 800131a:	bf00      	nop
 800131c:	20000008 	.word	0x20000008
 8001320:	20000b80 	.word	0x20000b80

08001324 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001324:	b480      	push	{r7}
 8001326:	b083      	sub	sp, #12
 8001328:	af00      	add	r7, sp, #0
 800132a:	4603      	mov	r3, r0
 800132c:	6039      	str	r1, [r7, #0]
 800132e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001330:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001334:	2b00      	cmp	r3, #0
 8001336:	db0a      	blt.n	800134e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001338:	683b      	ldr	r3, [r7, #0]
 800133a:	b2da      	uxtb	r2, r3
 800133c:	490c      	ldr	r1, [pc, #48]	; (8001370 <__NVIC_SetPriority+0x4c>)
 800133e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001342:	0112      	lsls	r2, r2, #4
 8001344:	b2d2      	uxtb	r2, r2
 8001346:	440b      	add	r3, r1
 8001348:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800134c:	e00a      	b.n	8001364 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800134e:	683b      	ldr	r3, [r7, #0]
 8001350:	b2da      	uxtb	r2, r3
 8001352:	4908      	ldr	r1, [pc, #32]	; (8001374 <__NVIC_SetPriority+0x50>)
 8001354:	79fb      	ldrb	r3, [r7, #7]
 8001356:	f003 030f 	and.w	r3, r3, #15
 800135a:	3b04      	subs	r3, #4
 800135c:	0112      	lsls	r2, r2, #4
 800135e:	b2d2      	uxtb	r2, r2
 8001360:	440b      	add	r3, r1
 8001362:	761a      	strb	r2, [r3, #24]
}
 8001364:	bf00      	nop
 8001366:	370c      	adds	r7, #12
 8001368:	46bd      	mov	sp, r7
 800136a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800136e:	4770      	bx	lr
 8001370:	e000e100 	.word	0xe000e100
 8001374:	e000ed00 	.word	0xe000ed00

08001378 <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 8001378:	b580      	push	{r7, lr}
 800137a:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 800137c:	4b05      	ldr	r3, [pc, #20]	; (8001394 <SysTick_Handler+0x1c>)
 800137e:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 8001380:	f001 fd10 	bl	8002da4 <xTaskGetSchedulerState>
 8001384:	4603      	mov	r3, r0
 8001386:	2b01      	cmp	r3, #1
 8001388:	d001      	beq.n	800138e <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 800138a:	f002 fc2d 	bl	8003be8 <xPortSysTickHandler>
  }
}
 800138e:	bf00      	nop
 8001390:	bd80      	pop	{r7, pc}
 8001392:	bf00      	nop
 8001394:	e000e010 	.word	0xe000e010

08001398 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 8001398:	b580      	push	{r7, lr}
 800139a:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 800139c:	2100      	movs	r1, #0
 800139e:	f06f 0004 	mvn.w	r0, #4
 80013a2:	f7ff ffbf 	bl	8001324 <__NVIC_SetPriority>
#endif
}
 80013a6:	bf00      	nop
 80013a8:	bd80      	pop	{r7, pc}
	...

080013ac <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 80013ac:	b480      	push	{r7}
 80013ae:	b083      	sub	sp, #12
 80013b0:	af00      	add	r7, sp, #0
 */
__STATIC_FORCEINLINE uint32_t __get_IPSR(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80013b2:	f3ef 8305 	mrs	r3, IPSR
 80013b6:	603b      	str	r3, [r7, #0]
  return(result);
 80013b8:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 80013ba:	2b00      	cmp	r3, #0
 80013bc:	d003      	beq.n	80013c6 <osKernelInitialize+0x1a>
    stat = osErrorISR;
 80013be:	f06f 0305 	mvn.w	r3, #5
 80013c2:	607b      	str	r3, [r7, #4]
 80013c4:	e00c      	b.n	80013e0 <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 80013c6:	4b0a      	ldr	r3, [pc, #40]	; (80013f0 <osKernelInitialize+0x44>)
 80013c8:	681b      	ldr	r3, [r3, #0]
 80013ca:	2b00      	cmp	r3, #0
 80013cc:	d105      	bne.n	80013da <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 80013ce:	4b08      	ldr	r3, [pc, #32]	; (80013f0 <osKernelInitialize+0x44>)
 80013d0:	2201      	movs	r2, #1
 80013d2:	601a      	str	r2, [r3, #0]
      stat = osOK;
 80013d4:	2300      	movs	r3, #0
 80013d6:	607b      	str	r3, [r7, #4]
 80013d8:	e002      	b.n	80013e0 <osKernelInitialize+0x34>
    } else {
      stat = osError;
 80013da:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80013de:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 80013e0:	687b      	ldr	r3, [r7, #4]
}
 80013e2:	4618      	mov	r0, r3
 80013e4:	370c      	adds	r7, #12
 80013e6:	46bd      	mov	sp, r7
 80013e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013ec:	4770      	bx	lr
 80013ee:	bf00      	nop
 80013f0:	20000b94 	.word	0x20000b94

080013f4 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 80013f4:	b580      	push	{r7, lr}
 80013f6:	b082      	sub	sp, #8
 80013f8:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80013fa:	f3ef 8305 	mrs	r3, IPSR
 80013fe:	603b      	str	r3, [r7, #0]
  return(result);
 8001400:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8001402:	2b00      	cmp	r3, #0
 8001404:	d003      	beq.n	800140e <osKernelStart+0x1a>
    stat = osErrorISR;
 8001406:	f06f 0305 	mvn.w	r3, #5
 800140a:	607b      	str	r3, [r7, #4]
 800140c:	e010      	b.n	8001430 <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 800140e:	4b0b      	ldr	r3, [pc, #44]	; (800143c <osKernelStart+0x48>)
 8001410:	681b      	ldr	r3, [r3, #0]
 8001412:	2b01      	cmp	r3, #1
 8001414:	d109      	bne.n	800142a <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 8001416:	f7ff ffbf 	bl	8001398 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 800141a:	4b08      	ldr	r3, [pc, #32]	; (800143c <osKernelStart+0x48>)
 800141c:	2202      	movs	r2, #2
 800141e:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 8001420:	f001 f866 	bl	80024f0 <vTaskStartScheduler>
      stat = osOK;
 8001424:	2300      	movs	r3, #0
 8001426:	607b      	str	r3, [r7, #4]
 8001428:	e002      	b.n	8001430 <osKernelStart+0x3c>
    } else {
      stat = osError;
 800142a:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800142e:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8001430:	687b      	ldr	r3, [r7, #4]
}
 8001432:	4618      	mov	r0, r3
 8001434:	3708      	adds	r7, #8
 8001436:	46bd      	mov	sp, r7
 8001438:	bd80      	pop	{r7, pc}
 800143a:	bf00      	nop
 800143c:	20000b94 	.word	0x20000b94

08001440 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 8001440:	b580      	push	{r7, lr}
 8001442:	b08e      	sub	sp, #56	; 0x38
 8001444:	af04      	add	r7, sp, #16
 8001446:	60f8      	str	r0, [r7, #12]
 8001448:	60b9      	str	r1, [r7, #8]
 800144a:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 800144c:	2300      	movs	r3, #0
 800144e:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8001450:	f3ef 8305 	mrs	r3, IPSR
 8001454:	617b      	str	r3, [r7, #20]
  return(result);
 8001456:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 8001458:	2b00      	cmp	r3, #0
 800145a:	d17e      	bne.n	800155a <osThreadNew+0x11a>
 800145c:	68fb      	ldr	r3, [r7, #12]
 800145e:	2b00      	cmp	r3, #0
 8001460:	d07b      	beq.n	800155a <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 8001462:	2380      	movs	r3, #128	; 0x80
 8001464:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 8001466:	2318      	movs	r3, #24
 8001468:	61fb      	str	r3, [r7, #28]

    name = NULL;
 800146a:	2300      	movs	r3, #0
 800146c:	627b      	str	r3, [r7, #36]	; 0x24
    mem  = -1;
 800146e:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8001472:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8001474:	687b      	ldr	r3, [r7, #4]
 8001476:	2b00      	cmp	r3, #0
 8001478:	d045      	beq.n	8001506 <osThreadNew+0xc6>
      if (attr->name != NULL) {
 800147a:	687b      	ldr	r3, [r7, #4]
 800147c:	681b      	ldr	r3, [r3, #0]
 800147e:	2b00      	cmp	r3, #0
 8001480:	d002      	beq.n	8001488 <osThreadNew+0x48>
        name = attr->name;
 8001482:	687b      	ldr	r3, [r7, #4]
 8001484:	681b      	ldr	r3, [r3, #0]
 8001486:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if (attr->priority != osPriorityNone) {
 8001488:	687b      	ldr	r3, [r7, #4]
 800148a:	699b      	ldr	r3, [r3, #24]
 800148c:	2b00      	cmp	r3, #0
 800148e:	d002      	beq.n	8001496 <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 8001490:	687b      	ldr	r3, [r7, #4]
 8001492:	699b      	ldr	r3, [r3, #24]
 8001494:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 8001496:	69fb      	ldr	r3, [r7, #28]
 8001498:	2b00      	cmp	r3, #0
 800149a:	d008      	beq.n	80014ae <osThreadNew+0x6e>
 800149c:	69fb      	ldr	r3, [r7, #28]
 800149e:	2b38      	cmp	r3, #56	; 0x38
 80014a0:	d805      	bhi.n	80014ae <osThreadNew+0x6e>
 80014a2:	687b      	ldr	r3, [r7, #4]
 80014a4:	685b      	ldr	r3, [r3, #4]
 80014a6:	f003 0301 	and.w	r3, r3, #1
 80014aa:	2b00      	cmp	r3, #0
 80014ac:	d001      	beq.n	80014b2 <osThreadNew+0x72>
        return (NULL);
 80014ae:	2300      	movs	r3, #0
 80014b0:	e054      	b.n	800155c <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 80014b2:	687b      	ldr	r3, [r7, #4]
 80014b4:	695b      	ldr	r3, [r3, #20]
 80014b6:	2b00      	cmp	r3, #0
 80014b8:	d003      	beq.n	80014c2 <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 80014ba:	687b      	ldr	r3, [r7, #4]
 80014bc:	695b      	ldr	r3, [r3, #20]
 80014be:	089b      	lsrs	r3, r3, #2
 80014c0:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 80014c2:	687b      	ldr	r3, [r7, #4]
 80014c4:	689b      	ldr	r3, [r3, #8]
 80014c6:	2b00      	cmp	r3, #0
 80014c8:	d00e      	beq.n	80014e8 <osThreadNew+0xa8>
 80014ca:	687b      	ldr	r3, [r7, #4]
 80014cc:	68db      	ldr	r3, [r3, #12]
 80014ce:	2b5b      	cmp	r3, #91	; 0x5b
 80014d0:	d90a      	bls.n	80014e8 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 80014d2:	687b      	ldr	r3, [r7, #4]
 80014d4:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 80014d6:	2b00      	cmp	r3, #0
 80014d8:	d006      	beq.n	80014e8 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 80014da:	687b      	ldr	r3, [r7, #4]
 80014dc:	695b      	ldr	r3, [r3, #20]
 80014de:	2b00      	cmp	r3, #0
 80014e0:	d002      	beq.n	80014e8 <osThreadNew+0xa8>
        mem = 1;
 80014e2:	2301      	movs	r3, #1
 80014e4:	61bb      	str	r3, [r7, #24]
 80014e6:	e010      	b.n	800150a <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 80014e8:	687b      	ldr	r3, [r7, #4]
 80014ea:	689b      	ldr	r3, [r3, #8]
 80014ec:	2b00      	cmp	r3, #0
 80014ee:	d10c      	bne.n	800150a <osThreadNew+0xca>
 80014f0:	687b      	ldr	r3, [r7, #4]
 80014f2:	68db      	ldr	r3, [r3, #12]
 80014f4:	2b00      	cmp	r3, #0
 80014f6:	d108      	bne.n	800150a <osThreadNew+0xca>
 80014f8:	687b      	ldr	r3, [r7, #4]
 80014fa:	691b      	ldr	r3, [r3, #16]
 80014fc:	2b00      	cmp	r3, #0
 80014fe:	d104      	bne.n	800150a <osThreadNew+0xca>
          mem = 0;
 8001500:	2300      	movs	r3, #0
 8001502:	61bb      	str	r3, [r7, #24]
 8001504:	e001      	b.n	800150a <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 8001506:	2300      	movs	r3, #0
 8001508:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 800150a:	69bb      	ldr	r3, [r7, #24]
 800150c:	2b01      	cmp	r3, #1
 800150e:	d110      	bne.n	8001532 <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8001510:	687b      	ldr	r3, [r7, #4]
 8001512:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 8001514:	687a      	ldr	r2, [r7, #4]
 8001516:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8001518:	9202      	str	r2, [sp, #8]
 800151a:	9301      	str	r3, [sp, #4]
 800151c:	69fb      	ldr	r3, [r7, #28]
 800151e:	9300      	str	r3, [sp, #0]
 8001520:	68bb      	ldr	r3, [r7, #8]
 8001522:	6a3a      	ldr	r2, [r7, #32]
 8001524:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8001526:	68f8      	ldr	r0, [r7, #12]
 8001528:	f000 fe0c 	bl	8002144 <xTaskCreateStatic>
 800152c:	4603      	mov	r3, r0
 800152e:	613b      	str	r3, [r7, #16]
 8001530:	e013      	b.n	800155a <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 8001532:	69bb      	ldr	r3, [r7, #24]
 8001534:	2b00      	cmp	r3, #0
 8001536:	d110      	bne.n	800155a <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 8001538:	6a3b      	ldr	r3, [r7, #32]
 800153a:	b29a      	uxth	r2, r3
 800153c:	f107 0310 	add.w	r3, r7, #16
 8001540:	9301      	str	r3, [sp, #4]
 8001542:	69fb      	ldr	r3, [r7, #28]
 8001544:	9300      	str	r3, [sp, #0]
 8001546:	68bb      	ldr	r3, [r7, #8]
 8001548:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800154a:	68f8      	ldr	r0, [r7, #12]
 800154c:	f000 fe57 	bl	80021fe <xTaskCreate>
 8001550:	4603      	mov	r3, r0
 8001552:	2b01      	cmp	r3, #1
 8001554:	d001      	beq.n	800155a <osThreadNew+0x11a>
            hTask = NULL;
 8001556:	2300      	movs	r3, #0
 8001558:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 800155a:	693b      	ldr	r3, [r7, #16]
}
 800155c:	4618      	mov	r0, r3
 800155e:	3728      	adds	r7, #40	; 0x28
 8001560:	46bd      	mov	sp, r7
 8001562:	bd80      	pop	{r7, pc}

08001564 <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 8001564:	b580      	push	{r7, lr}
 8001566:	b084      	sub	sp, #16
 8001568:	af00      	add	r7, sp, #0
 800156a:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800156c:	f3ef 8305 	mrs	r3, IPSR
 8001570:	60bb      	str	r3, [r7, #8]
  return(result);
 8001572:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 8001574:	2b00      	cmp	r3, #0
 8001576:	d003      	beq.n	8001580 <osDelay+0x1c>
    stat = osErrorISR;
 8001578:	f06f 0305 	mvn.w	r3, #5
 800157c:	60fb      	str	r3, [r7, #12]
 800157e:	e007      	b.n	8001590 <osDelay+0x2c>
  }
  else {
    stat = osOK;
 8001580:	2300      	movs	r3, #0
 8001582:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 8001584:	687b      	ldr	r3, [r7, #4]
 8001586:	2b00      	cmp	r3, #0
 8001588:	d002      	beq.n	8001590 <osDelay+0x2c>
      vTaskDelay(ticks);
 800158a:	6878      	ldr	r0, [r7, #4]
 800158c:	f000 ff7c 	bl	8002488 <vTaskDelay>
    }
  }

  return (stat);
 8001590:	68fb      	ldr	r3, [r7, #12]
}
 8001592:	4618      	mov	r0, r3
 8001594:	3710      	adds	r7, #16
 8001596:	46bd      	mov	sp, r7
 8001598:	bd80      	pop	{r7, pc}
	...

0800159c <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 800159c:	b480      	push	{r7}
 800159e:	b085      	sub	sp, #20
 80015a0:	af00      	add	r7, sp, #0
 80015a2:	60f8      	str	r0, [r7, #12]
 80015a4:	60b9      	str	r1, [r7, #8]
 80015a6:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 80015a8:	68fb      	ldr	r3, [r7, #12]
 80015aa:	4a07      	ldr	r2, [pc, #28]	; (80015c8 <vApplicationGetIdleTaskMemory+0x2c>)
 80015ac:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 80015ae:	68bb      	ldr	r3, [r7, #8]
 80015b0:	4a06      	ldr	r2, [pc, #24]	; (80015cc <vApplicationGetIdleTaskMemory+0x30>)
 80015b2:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 80015b4:	687b      	ldr	r3, [r7, #4]
 80015b6:	2280      	movs	r2, #128	; 0x80
 80015b8:	601a      	str	r2, [r3, #0]
}
 80015ba:	bf00      	nop
 80015bc:	3714      	adds	r7, #20
 80015be:	46bd      	mov	sp, r7
 80015c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015c4:	4770      	bx	lr
 80015c6:	bf00      	nop
 80015c8:	20000b98 	.word	0x20000b98
 80015cc:	20000bf4 	.word	0x20000bf4

080015d0 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 80015d0:	b480      	push	{r7}
 80015d2:	b085      	sub	sp, #20
 80015d4:	af00      	add	r7, sp, #0
 80015d6:	60f8      	str	r0, [r7, #12]
 80015d8:	60b9      	str	r1, [r7, #8]
 80015da:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 80015dc:	68fb      	ldr	r3, [r7, #12]
 80015de:	4a07      	ldr	r2, [pc, #28]	; (80015fc <vApplicationGetTimerTaskMemory+0x2c>)
 80015e0:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 80015e2:	68bb      	ldr	r3, [r7, #8]
 80015e4:	4a06      	ldr	r2, [pc, #24]	; (8001600 <vApplicationGetTimerTaskMemory+0x30>)
 80015e6:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 80015e8:	687b      	ldr	r3, [r7, #4]
 80015ea:	f44f 7280 	mov.w	r2, #256	; 0x100
 80015ee:	601a      	str	r2, [r3, #0]
}
 80015f0:	bf00      	nop
 80015f2:	3714      	adds	r7, #20
 80015f4:	46bd      	mov	sp, r7
 80015f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015fa:	4770      	bx	lr
 80015fc:	20000df4 	.word	0x20000df4
 8001600:	20000e50 	.word	0x20000e50

08001604 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8001604:	b480      	push	{r7}
 8001606:	b083      	sub	sp, #12
 8001608:	af00      	add	r7, sp, #0
 800160a:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800160c:	687b      	ldr	r3, [r7, #4]
 800160e:	f103 0208 	add.w	r2, r3, #8
 8001612:	687b      	ldr	r3, [r7, #4]
 8001614:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8001616:	687b      	ldr	r3, [r7, #4]
 8001618:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800161c:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800161e:	687b      	ldr	r3, [r7, #4]
 8001620:	f103 0208 	add.w	r2, r3, #8
 8001624:	687b      	ldr	r3, [r7, #4]
 8001626:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8001628:	687b      	ldr	r3, [r7, #4]
 800162a:	f103 0208 	add.w	r2, r3, #8
 800162e:	687b      	ldr	r3, [r7, #4]
 8001630:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8001632:	687b      	ldr	r3, [r7, #4]
 8001634:	2200      	movs	r2, #0
 8001636:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8001638:	bf00      	nop
 800163a:	370c      	adds	r7, #12
 800163c:	46bd      	mov	sp, r7
 800163e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001642:	4770      	bx	lr

08001644 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8001644:	b480      	push	{r7}
 8001646:	b083      	sub	sp, #12
 8001648:	af00      	add	r7, sp, #0
 800164a:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 800164c:	687b      	ldr	r3, [r7, #4]
 800164e:	2200      	movs	r2, #0
 8001650:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8001652:	bf00      	nop
 8001654:	370c      	adds	r7, #12
 8001656:	46bd      	mov	sp, r7
 8001658:	f85d 7b04 	ldr.w	r7, [sp], #4
 800165c:	4770      	bx	lr

0800165e <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800165e:	b480      	push	{r7}
 8001660:	b085      	sub	sp, #20
 8001662:	af00      	add	r7, sp, #0
 8001664:	6078      	str	r0, [r7, #4]
 8001666:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8001668:	687b      	ldr	r3, [r7, #4]
 800166a:	685b      	ldr	r3, [r3, #4]
 800166c:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 800166e:	683b      	ldr	r3, [r7, #0]
 8001670:	68fa      	ldr	r2, [r7, #12]
 8001672:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8001674:	68fb      	ldr	r3, [r7, #12]
 8001676:	689a      	ldr	r2, [r3, #8]
 8001678:	683b      	ldr	r3, [r7, #0]
 800167a:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 800167c:	68fb      	ldr	r3, [r7, #12]
 800167e:	689b      	ldr	r3, [r3, #8]
 8001680:	683a      	ldr	r2, [r7, #0]
 8001682:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8001684:	68fb      	ldr	r3, [r7, #12]
 8001686:	683a      	ldr	r2, [r7, #0]
 8001688:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 800168a:	683b      	ldr	r3, [r7, #0]
 800168c:	687a      	ldr	r2, [r7, #4]
 800168e:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8001690:	687b      	ldr	r3, [r7, #4]
 8001692:	681b      	ldr	r3, [r3, #0]
 8001694:	1c5a      	adds	r2, r3, #1
 8001696:	687b      	ldr	r3, [r7, #4]
 8001698:	601a      	str	r2, [r3, #0]
}
 800169a:	bf00      	nop
 800169c:	3714      	adds	r7, #20
 800169e:	46bd      	mov	sp, r7
 80016a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016a4:	4770      	bx	lr

080016a6 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80016a6:	b480      	push	{r7}
 80016a8:	b085      	sub	sp, #20
 80016aa:	af00      	add	r7, sp, #0
 80016ac:	6078      	str	r0, [r7, #4]
 80016ae:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 80016b0:	683b      	ldr	r3, [r7, #0]
 80016b2:	681b      	ldr	r3, [r3, #0]
 80016b4:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 80016b6:	68bb      	ldr	r3, [r7, #8]
 80016b8:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80016bc:	d103      	bne.n	80016c6 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 80016be:	687b      	ldr	r3, [r7, #4]
 80016c0:	691b      	ldr	r3, [r3, #16]
 80016c2:	60fb      	str	r3, [r7, #12]
 80016c4:	e00c      	b.n	80016e0 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 80016c6:	687b      	ldr	r3, [r7, #4]
 80016c8:	3308      	adds	r3, #8
 80016ca:	60fb      	str	r3, [r7, #12]
 80016cc:	e002      	b.n	80016d4 <vListInsert+0x2e>
 80016ce:	68fb      	ldr	r3, [r7, #12]
 80016d0:	685b      	ldr	r3, [r3, #4]
 80016d2:	60fb      	str	r3, [r7, #12]
 80016d4:	68fb      	ldr	r3, [r7, #12]
 80016d6:	685b      	ldr	r3, [r3, #4]
 80016d8:	681b      	ldr	r3, [r3, #0]
 80016da:	68ba      	ldr	r2, [r7, #8]
 80016dc:	429a      	cmp	r2, r3
 80016de:	d2f6      	bcs.n	80016ce <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 80016e0:	68fb      	ldr	r3, [r7, #12]
 80016e2:	685a      	ldr	r2, [r3, #4]
 80016e4:	683b      	ldr	r3, [r7, #0]
 80016e6:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 80016e8:	683b      	ldr	r3, [r7, #0]
 80016ea:	685b      	ldr	r3, [r3, #4]
 80016ec:	683a      	ldr	r2, [r7, #0]
 80016ee:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 80016f0:	683b      	ldr	r3, [r7, #0]
 80016f2:	68fa      	ldr	r2, [r7, #12]
 80016f4:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 80016f6:	68fb      	ldr	r3, [r7, #12]
 80016f8:	683a      	ldr	r2, [r7, #0]
 80016fa:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 80016fc:	683b      	ldr	r3, [r7, #0]
 80016fe:	687a      	ldr	r2, [r7, #4]
 8001700:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8001702:	687b      	ldr	r3, [r7, #4]
 8001704:	681b      	ldr	r3, [r3, #0]
 8001706:	1c5a      	adds	r2, r3, #1
 8001708:	687b      	ldr	r3, [r7, #4]
 800170a:	601a      	str	r2, [r3, #0]
}
 800170c:	bf00      	nop
 800170e:	3714      	adds	r7, #20
 8001710:	46bd      	mov	sp, r7
 8001712:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001716:	4770      	bx	lr

08001718 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8001718:	b480      	push	{r7}
 800171a:	b085      	sub	sp, #20
 800171c:	af00      	add	r7, sp, #0
 800171e:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8001720:	687b      	ldr	r3, [r7, #4]
 8001722:	691b      	ldr	r3, [r3, #16]
 8001724:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8001726:	687b      	ldr	r3, [r7, #4]
 8001728:	685b      	ldr	r3, [r3, #4]
 800172a:	687a      	ldr	r2, [r7, #4]
 800172c:	6892      	ldr	r2, [r2, #8]
 800172e:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8001730:	687b      	ldr	r3, [r7, #4]
 8001732:	689b      	ldr	r3, [r3, #8]
 8001734:	687a      	ldr	r2, [r7, #4]
 8001736:	6852      	ldr	r2, [r2, #4]
 8001738:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 800173a:	68fb      	ldr	r3, [r7, #12]
 800173c:	685b      	ldr	r3, [r3, #4]
 800173e:	687a      	ldr	r2, [r7, #4]
 8001740:	429a      	cmp	r2, r3
 8001742:	d103      	bne.n	800174c <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8001744:	687b      	ldr	r3, [r7, #4]
 8001746:	689a      	ldr	r2, [r3, #8]
 8001748:	68fb      	ldr	r3, [r7, #12]
 800174a:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 800174c:	687b      	ldr	r3, [r7, #4]
 800174e:	2200      	movs	r2, #0
 8001750:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8001752:	68fb      	ldr	r3, [r7, #12]
 8001754:	681b      	ldr	r3, [r3, #0]
 8001756:	1e5a      	subs	r2, r3, #1
 8001758:	68fb      	ldr	r3, [r7, #12]
 800175a:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 800175c:	68fb      	ldr	r3, [r7, #12]
 800175e:	681b      	ldr	r3, [r3, #0]
}
 8001760:	4618      	mov	r0, r3
 8001762:	3714      	adds	r7, #20
 8001764:	46bd      	mov	sp, r7
 8001766:	f85d 7b04 	ldr.w	r7, [sp], #4
 800176a:	4770      	bx	lr

0800176c <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 800176c:	b580      	push	{r7, lr}
 800176e:	b084      	sub	sp, #16
 8001770:	af00      	add	r7, sp, #0
 8001772:	6078      	str	r0, [r7, #4]
 8001774:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8001776:	687b      	ldr	r3, [r7, #4]
 8001778:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 800177a:	68fb      	ldr	r3, [r7, #12]
 800177c:	2b00      	cmp	r3, #0
 800177e:	d10a      	bne.n	8001796 <xQueueGenericReset+0x2a>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8001780:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001784:	f383 8811 	msr	BASEPRI, r3
 8001788:	f3bf 8f6f 	isb	sy
 800178c:	f3bf 8f4f 	dsb	sy
 8001790:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8001792:	bf00      	nop
 8001794:	e7fe      	b.n	8001794 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 8001796:	f002 f995 	bl	8003ac4 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800179a:	68fb      	ldr	r3, [r7, #12]
 800179c:	681a      	ldr	r2, [r3, #0]
 800179e:	68fb      	ldr	r3, [r7, #12]
 80017a0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80017a2:	68f9      	ldr	r1, [r7, #12]
 80017a4:	6c09      	ldr	r1, [r1, #64]	; 0x40
 80017a6:	fb01 f303 	mul.w	r3, r1, r3
 80017aa:	441a      	add	r2, r3
 80017ac:	68fb      	ldr	r3, [r7, #12]
 80017ae:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 80017b0:	68fb      	ldr	r3, [r7, #12]
 80017b2:	2200      	movs	r2, #0
 80017b4:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 80017b6:	68fb      	ldr	r3, [r7, #12]
 80017b8:	681a      	ldr	r2, [r3, #0]
 80017ba:	68fb      	ldr	r3, [r7, #12]
 80017bc:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80017be:	68fb      	ldr	r3, [r7, #12]
 80017c0:	681a      	ldr	r2, [r3, #0]
 80017c2:	68fb      	ldr	r3, [r7, #12]
 80017c4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80017c6:	3b01      	subs	r3, #1
 80017c8:	68f9      	ldr	r1, [r7, #12]
 80017ca:	6c09      	ldr	r1, [r1, #64]	; 0x40
 80017cc:	fb01 f303 	mul.w	r3, r1, r3
 80017d0:	441a      	add	r2, r3
 80017d2:	68fb      	ldr	r3, [r7, #12]
 80017d4:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 80017d6:	68fb      	ldr	r3, [r7, #12]
 80017d8:	22ff      	movs	r2, #255	; 0xff
 80017da:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 80017de:	68fb      	ldr	r3, [r7, #12]
 80017e0:	22ff      	movs	r2, #255	; 0xff
 80017e2:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 80017e6:	683b      	ldr	r3, [r7, #0]
 80017e8:	2b00      	cmp	r3, #0
 80017ea:	d114      	bne.n	8001816 <xQueueGenericReset+0xaa>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80017ec:	68fb      	ldr	r3, [r7, #12]
 80017ee:	691b      	ldr	r3, [r3, #16]
 80017f0:	2b00      	cmp	r3, #0
 80017f2:	d01a      	beq.n	800182a <xQueueGenericReset+0xbe>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80017f4:	68fb      	ldr	r3, [r7, #12]
 80017f6:	3310      	adds	r3, #16
 80017f8:	4618      	mov	r0, r3
 80017fa:	f001 f915 	bl	8002a28 <xTaskRemoveFromEventList>
 80017fe:	4603      	mov	r3, r0
 8001800:	2b00      	cmp	r3, #0
 8001802:	d012      	beq.n	800182a <xQueueGenericReset+0xbe>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8001804:	4b0c      	ldr	r3, [pc, #48]	; (8001838 <xQueueGenericReset+0xcc>)
 8001806:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800180a:	601a      	str	r2, [r3, #0]
 800180c:	f3bf 8f4f 	dsb	sy
 8001810:	f3bf 8f6f 	isb	sy
 8001814:	e009      	b.n	800182a <xQueueGenericReset+0xbe>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8001816:	68fb      	ldr	r3, [r7, #12]
 8001818:	3310      	adds	r3, #16
 800181a:	4618      	mov	r0, r3
 800181c:	f7ff fef2 	bl	8001604 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8001820:	68fb      	ldr	r3, [r7, #12]
 8001822:	3324      	adds	r3, #36	; 0x24
 8001824:	4618      	mov	r0, r3
 8001826:	f7ff feed 	bl	8001604 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 800182a:	f002 f97b 	bl	8003b24 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 800182e:	2301      	movs	r3, #1
}
 8001830:	4618      	mov	r0, r3
 8001832:	3710      	adds	r7, #16
 8001834:	46bd      	mov	sp, r7
 8001836:	bd80      	pop	{r7, pc}
 8001838:	e000ed04 	.word	0xe000ed04

0800183c <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 800183c:	b580      	push	{r7, lr}
 800183e:	b08e      	sub	sp, #56	; 0x38
 8001840:	af02      	add	r7, sp, #8
 8001842:	60f8      	str	r0, [r7, #12]
 8001844:	60b9      	str	r1, [r7, #8]
 8001846:	607a      	str	r2, [r7, #4]
 8001848:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800184a:	68fb      	ldr	r3, [r7, #12]
 800184c:	2b00      	cmp	r3, #0
 800184e:	d10a      	bne.n	8001866 <xQueueGenericCreateStatic+0x2a>
	__asm volatile
 8001850:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001854:	f383 8811 	msr	BASEPRI, r3
 8001858:	f3bf 8f6f 	isb	sy
 800185c:	f3bf 8f4f 	dsb	sy
 8001860:	62bb      	str	r3, [r7, #40]	; 0x28
}
 8001862:	bf00      	nop
 8001864:	e7fe      	b.n	8001864 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8001866:	683b      	ldr	r3, [r7, #0]
 8001868:	2b00      	cmp	r3, #0
 800186a:	d10a      	bne.n	8001882 <xQueueGenericCreateStatic+0x46>
	__asm volatile
 800186c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001870:	f383 8811 	msr	BASEPRI, r3
 8001874:	f3bf 8f6f 	isb	sy
 8001878:	f3bf 8f4f 	dsb	sy
 800187c:	627b      	str	r3, [r7, #36]	; 0x24
}
 800187e:	bf00      	nop
 8001880:	e7fe      	b.n	8001880 <xQueueGenericCreateStatic+0x44>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8001882:	687b      	ldr	r3, [r7, #4]
 8001884:	2b00      	cmp	r3, #0
 8001886:	d002      	beq.n	800188e <xQueueGenericCreateStatic+0x52>
 8001888:	68bb      	ldr	r3, [r7, #8]
 800188a:	2b00      	cmp	r3, #0
 800188c:	d001      	beq.n	8001892 <xQueueGenericCreateStatic+0x56>
 800188e:	2301      	movs	r3, #1
 8001890:	e000      	b.n	8001894 <xQueueGenericCreateStatic+0x58>
 8001892:	2300      	movs	r3, #0
 8001894:	2b00      	cmp	r3, #0
 8001896:	d10a      	bne.n	80018ae <xQueueGenericCreateStatic+0x72>
	__asm volatile
 8001898:	f04f 0350 	mov.w	r3, #80	; 0x50
 800189c:	f383 8811 	msr	BASEPRI, r3
 80018a0:	f3bf 8f6f 	isb	sy
 80018a4:	f3bf 8f4f 	dsb	sy
 80018a8:	623b      	str	r3, [r7, #32]
}
 80018aa:	bf00      	nop
 80018ac:	e7fe      	b.n	80018ac <xQueueGenericCreateStatic+0x70>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 80018ae:	687b      	ldr	r3, [r7, #4]
 80018b0:	2b00      	cmp	r3, #0
 80018b2:	d102      	bne.n	80018ba <xQueueGenericCreateStatic+0x7e>
 80018b4:	68bb      	ldr	r3, [r7, #8]
 80018b6:	2b00      	cmp	r3, #0
 80018b8:	d101      	bne.n	80018be <xQueueGenericCreateStatic+0x82>
 80018ba:	2301      	movs	r3, #1
 80018bc:	e000      	b.n	80018c0 <xQueueGenericCreateStatic+0x84>
 80018be:	2300      	movs	r3, #0
 80018c0:	2b00      	cmp	r3, #0
 80018c2:	d10a      	bne.n	80018da <xQueueGenericCreateStatic+0x9e>
	__asm volatile
 80018c4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80018c8:	f383 8811 	msr	BASEPRI, r3
 80018cc:	f3bf 8f6f 	isb	sy
 80018d0:	f3bf 8f4f 	dsb	sy
 80018d4:	61fb      	str	r3, [r7, #28]
}
 80018d6:	bf00      	nop
 80018d8:	e7fe      	b.n	80018d8 <xQueueGenericCreateStatic+0x9c>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 80018da:	2350      	movs	r3, #80	; 0x50
 80018dc:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 80018de:	697b      	ldr	r3, [r7, #20]
 80018e0:	2b50      	cmp	r3, #80	; 0x50
 80018e2:	d00a      	beq.n	80018fa <xQueueGenericCreateStatic+0xbe>
	__asm volatile
 80018e4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80018e8:	f383 8811 	msr	BASEPRI, r3
 80018ec:	f3bf 8f6f 	isb	sy
 80018f0:	f3bf 8f4f 	dsb	sy
 80018f4:	61bb      	str	r3, [r7, #24]
}
 80018f6:	bf00      	nop
 80018f8:	e7fe      	b.n	80018f8 <xQueueGenericCreateStatic+0xbc>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 80018fa:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 80018fc:	683b      	ldr	r3, [r7, #0]
 80018fe:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 8001900:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001902:	2b00      	cmp	r3, #0
 8001904:	d00d      	beq.n	8001922 <xQueueGenericCreateStatic+0xe6>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8001906:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001908:	2201      	movs	r2, #1
 800190a:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800190e:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 8001912:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001914:	9300      	str	r3, [sp, #0]
 8001916:	4613      	mov	r3, r2
 8001918:	687a      	ldr	r2, [r7, #4]
 800191a:	68b9      	ldr	r1, [r7, #8]
 800191c:	68f8      	ldr	r0, [r7, #12]
 800191e:	f000 f805 	bl	800192c <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8001922:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 8001924:	4618      	mov	r0, r3
 8001926:	3730      	adds	r7, #48	; 0x30
 8001928:	46bd      	mov	sp, r7
 800192a:	bd80      	pop	{r7, pc}

0800192c <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 800192c:	b580      	push	{r7, lr}
 800192e:	b084      	sub	sp, #16
 8001930:	af00      	add	r7, sp, #0
 8001932:	60f8      	str	r0, [r7, #12]
 8001934:	60b9      	str	r1, [r7, #8]
 8001936:	607a      	str	r2, [r7, #4]
 8001938:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 800193a:	68bb      	ldr	r3, [r7, #8]
 800193c:	2b00      	cmp	r3, #0
 800193e:	d103      	bne.n	8001948 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8001940:	69bb      	ldr	r3, [r7, #24]
 8001942:	69ba      	ldr	r2, [r7, #24]
 8001944:	601a      	str	r2, [r3, #0]
 8001946:	e002      	b.n	800194e <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8001948:	69bb      	ldr	r3, [r7, #24]
 800194a:	687a      	ldr	r2, [r7, #4]
 800194c:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 800194e:	69bb      	ldr	r3, [r7, #24]
 8001950:	68fa      	ldr	r2, [r7, #12]
 8001952:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8001954:	69bb      	ldr	r3, [r7, #24]
 8001956:	68ba      	ldr	r2, [r7, #8]
 8001958:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 800195a:	2101      	movs	r1, #1
 800195c:	69b8      	ldr	r0, [r7, #24]
 800195e:	f7ff ff05 	bl	800176c <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 8001962:	69bb      	ldr	r3, [r7, #24]
 8001964:	78fa      	ldrb	r2, [r7, #3]
 8001966:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 800196a:	bf00      	nop
 800196c:	3710      	adds	r7, #16
 800196e:	46bd      	mov	sp, r7
 8001970:	bd80      	pop	{r7, pc}
	...

08001974 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8001974:	b580      	push	{r7, lr}
 8001976:	b08e      	sub	sp, #56	; 0x38
 8001978:	af00      	add	r7, sp, #0
 800197a:	60f8      	str	r0, [r7, #12]
 800197c:	60b9      	str	r1, [r7, #8]
 800197e:	607a      	str	r2, [r7, #4]
 8001980:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8001982:	2300      	movs	r3, #0
 8001984:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8001986:	68fb      	ldr	r3, [r7, #12]
 8001988:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 800198a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800198c:	2b00      	cmp	r3, #0
 800198e:	d10a      	bne.n	80019a6 <xQueueGenericSend+0x32>
	__asm volatile
 8001990:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001994:	f383 8811 	msr	BASEPRI, r3
 8001998:	f3bf 8f6f 	isb	sy
 800199c:	f3bf 8f4f 	dsb	sy
 80019a0:	62bb      	str	r3, [r7, #40]	; 0x28
}
 80019a2:	bf00      	nop
 80019a4:	e7fe      	b.n	80019a4 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80019a6:	68bb      	ldr	r3, [r7, #8]
 80019a8:	2b00      	cmp	r3, #0
 80019aa:	d103      	bne.n	80019b4 <xQueueGenericSend+0x40>
 80019ac:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80019ae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80019b0:	2b00      	cmp	r3, #0
 80019b2:	d101      	bne.n	80019b8 <xQueueGenericSend+0x44>
 80019b4:	2301      	movs	r3, #1
 80019b6:	e000      	b.n	80019ba <xQueueGenericSend+0x46>
 80019b8:	2300      	movs	r3, #0
 80019ba:	2b00      	cmp	r3, #0
 80019bc:	d10a      	bne.n	80019d4 <xQueueGenericSend+0x60>
	__asm volatile
 80019be:	f04f 0350 	mov.w	r3, #80	; 0x50
 80019c2:	f383 8811 	msr	BASEPRI, r3
 80019c6:	f3bf 8f6f 	isb	sy
 80019ca:	f3bf 8f4f 	dsb	sy
 80019ce:	627b      	str	r3, [r7, #36]	; 0x24
}
 80019d0:	bf00      	nop
 80019d2:	e7fe      	b.n	80019d2 <xQueueGenericSend+0x5e>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 80019d4:	683b      	ldr	r3, [r7, #0]
 80019d6:	2b02      	cmp	r3, #2
 80019d8:	d103      	bne.n	80019e2 <xQueueGenericSend+0x6e>
 80019da:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80019dc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80019de:	2b01      	cmp	r3, #1
 80019e0:	d101      	bne.n	80019e6 <xQueueGenericSend+0x72>
 80019e2:	2301      	movs	r3, #1
 80019e4:	e000      	b.n	80019e8 <xQueueGenericSend+0x74>
 80019e6:	2300      	movs	r3, #0
 80019e8:	2b00      	cmp	r3, #0
 80019ea:	d10a      	bne.n	8001a02 <xQueueGenericSend+0x8e>
	__asm volatile
 80019ec:	f04f 0350 	mov.w	r3, #80	; 0x50
 80019f0:	f383 8811 	msr	BASEPRI, r3
 80019f4:	f3bf 8f6f 	isb	sy
 80019f8:	f3bf 8f4f 	dsb	sy
 80019fc:	623b      	str	r3, [r7, #32]
}
 80019fe:	bf00      	nop
 8001a00:	e7fe      	b.n	8001a00 <xQueueGenericSend+0x8c>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8001a02:	f001 f9cf 	bl	8002da4 <xTaskGetSchedulerState>
 8001a06:	4603      	mov	r3, r0
 8001a08:	2b00      	cmp	r3, #0
 8001a0a:	d102      	bne.n	8001a12 <xQueueGenericSend+0x9e>
 8001a0c:	687b      	ldr	r3, [r7, #4]
 8001a0e:	2b00      	cmp	r3, #0
 8001a10:	d101      	bne.n	8001a16 <xQueueGenericSend+0xa2>
 8001a12:	2301      	movs	r3, #1
 8001a14:	e000      	b.n	8001a18 <xQueueGenericSend+0xa4>
 8001a16:	2300      	movs	r3, #0
 8001a18:	2b00      	cmp	r3, #0
 8001a1a:	d10a      	bne.n	8001a32 <xQueueGenericSend+0xbe>
	__asm volatile
 8001a1c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001a20:	f383 8811 	msr	BASEPRI, r3
 8001a24:	f3bf 8f6f 	isb	sy
 8001a28:	f3bf 8f4f 	dsb	sy
 8001a2c:	61fb      	str	r3, [r7, #28]
}
 8001a2e:	bf00      	nop
 8001a30:	e7fe      	b.n	8001a30 <xQueueGenericSend+0xbc>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8001a32:	f002 f847 	bl	8003ac4 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8001a36:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001a38:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8001a3a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001a3c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001a3e:	429a      	cmp	r2, r3
 8001a40:	d302      	bcc.n	8001a48 <xQueueGenericSend+0xd4>
 8001a42:	683b      	ldr	r3, [r7, #0]
 8001a44:	2b02      	cmp	r3, #2
 8001a46:	d129      	bne.n	8001a9c <xQueueGenericSend+0x128>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8001a48:	683a      	ldr	r2, [r7, #0]
 8001a4a:	68b9      	ldr	r1, [r7, #8]
 8001a4c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8001a4e:	f000 fa0b 	bl	8001e68 <prvCopyDataToQueue>
 8001a52:	62f8      	str	r0, [r7, #44]	; 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8001a54:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001a56:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001a58:	2b00      	cmp	r3, #0
 8001a5a:	d010      	beq.n	8001a7e <xQueueGenericSend+0x10a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8001a5c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001a5e:	3324      	adds	r3, #36	; 0x24
 8001a60:	4618      	mov	r0, r3
 8001a62:	f000 ffe1 	bl	8002a28 <xTaskRemoveFromEventList>
 8001a66:	4603      	mov	r3, r0
 8001a68:	2b00      	cmp	r3, #0
 8001a6a:	d013      	beq.n	8001a94 <xQueueGenericSend+0x120>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8001a6c:	4b3f      	ldr	r3, [pc, #252]	; (8001b6c <xQueueGenericSend+0x1f8>)
 8001a6e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8001a72:	601a      	str	r2, [r3, #0]
 8001a74:	f3bf 8f4f 	dsb	sy
 8001a78:	f3bf 8f6f 	isb	sy
 8001a7c:	e00a      	b.n	8001a94 <xQueueGenericSend+0x120>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8001a7e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001a80:	2b00      	cmp	r3, #0
 8001a82:	d007      	beq.n	8001a94 <xQueueGenericSend+0x120>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8001a84:	4b39      	ldr	r3, [pc, #228]	; (8001b6c <xQueueGenericSend+0x1f8>)
 8001a86:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8001a8a:	601a      	str	r2, [r3, #0]
 8001a8c:	f3bf 8f4f 	dsb	sy
 8001a90:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8001a94:	f002 f846 	bl	8003b24 <vPortExitCritical>
				return pdPASS;
 8001a98:	2301      	movs	r3, #1
 8001a9a:	e063      	b.n	8001b64 <xQueueGenericSend+0x1f0>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8001a9c:	687b      	ldr	r3, [r7, #4]
 8001a9e:	2b00      	cmp	r3, #0
 8001aa0:	d103      	bne.n	8001aaa <xQueueGenericSend+0x136>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8001aa2:	f002 f83f 	bl	8003b24 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8001aa6:	2300      	movs	r3, #0
 8001aa8:	e05c      	b.n	8001b64 <xQueueGenericSend+0x1f0>
				}
				else if( xEntryTimeSet == pdFALSE )
 8001aaa:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001aac:	2b00      	cmp	r3, #0
 8001aae:	d106      	bne.n	8001abe <xQueueGenericSend+0x14a>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8001ab0:	f107 0314 	add.w	r3, r7, #20
 8001ab4:	4618      	mov	r0, r3
 8001ab6:	f001 f81b 	bl	8002af0 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8001aba:	2301      	movs	r3, #1
 8001abc:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8001abe:	f002 f831 	bl	8003b24 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8001ac2:	f000 fd7b 	bl	80025bc <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8001ac6:	f001 fffd 	bl	8003ac4 <vPortEnterCritical>
 8001aca:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001acc:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8001ad0:	b25b      	sxtb	r3, r3
 8001ad2:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8001ad6:	d103      	bne.n	8001ae0 <xQueueGenericSend+0x16c>
 8001ad8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001ada:	2200      	movs	r2, #0
 8001adc:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8001ae0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001ae2:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8001ae6:	b25b      	sxtb	r3, r3
 8001ae8:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8001aec:	d103      	bne.n	8001af6 <xQueueGenericSend+0x182>
 8001aee:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001af0:	2200      	movs	r2, #0
 8001af2:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8001af6:	f002 f815 	bl	8003b24 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8001afa:	1d3a      	adds	r2, r7, #4
 8001afc:	f107 0314 	add.w	r3, r7, #20
 8001b00:	4611      	mov	r1, r2
 8001b02:	4618      	mov	r0, r3
 8001b04:	f001 f80a 	bl	8002b1c <xTaskCheckForTimeOut>
 8001b08:	4603      	mov	r3, r0
 8001b0a:	2b00      	cmp	r3, #0
 8001b0c:	d124      	bne.n	8001b58 <xQueueGenericSend+0x1e4>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8001b0e:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8001b10:	f000 faa2 	bl	8002058 <prvIsQueueFull>
 8001b14:	4603      	mov	r3, r0
 8001b16:	2b00      	cmp	r3, #0
 8001b18:	d018      	beq.n	8001b4c <xQueueGenericSend+0x1d8>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8001b1a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001b1c:	3310      	adds	r3, #16
 8001b1e:	687a      	ldr	r2, [r7, #4]
 8001b20:	4611      	mov	r1, r2
 8001b22:	4618      	mov	r0, r3
 8001b24:	f000 ff30 	bl	8002988 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8001b28:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8001b2a:	f000 fa2d 	bl	8001f88 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8001b2e:	f000 fd53 	bl	80025d8 <xTaskResumeAll>
 8001b32:	4603      	mov	r3, r0
 8001b34:	2b00      	cmp	r3, #0
 8001b36:	f47f af7c 	bne.w	8001a32 <xQueueGenericSend+0xbe>
				{
					portYIELD_WITHIN_API();
 8001b3a:	4b0c      	ldr	r3, [pc, #48]	; (8001b6c <xQueueGenericSend+0x1f8>)
 8001b3c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8001b40:	601a      	str	r2, [r3, #0]
 8001b42:	f3bf 8f4f 	dsb	sy
 8001b46:	f3bf 8f6f 	isb	sy
 8001b4a:	e772      	b.n	8001a32 <xQueueGenericSend+0xbe>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8001b4c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8001b4e:	f000 fa1b 	bl	8001f88 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8001b52:	f000 fd41 	bl	80025d8 <xTaskResumeAll>
 8001b56:	e76c      	b.n	8001a32 <xQueueGenericSend+0xbe>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8001b58:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8001b5a:	f000 fa15 	bl	8001f88 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8001b5e:	f000 fd3b 	bl	80025d8 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8001b62:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8001b64:	4618      	mov	r0, r3
 8001b66:	3738      	adds	r7, #56	; 0x38
 8001b68:	46bd      	mov	sp, r7
 8001b6a:	bd80      	pop	{r7, pc}
 8001b6c:	e000ed04 	.word	0xe000ed04

08001b70 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8001b70:	b580      	push	{r7, lr}
 8001b72:	b090      	sub	sp, #64	; 0x40
 8001b74:	af00      	add	r7, sp, #0
 8001b76:	60f8      	str	r0, [r7, #12]
 8001b78:	60b9      	str	r1, [r7, #8]
 8001b7a:	607a      	str	r2, [r7, #4]
 8001b7c:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8001b7e:	68fb      	ldr	r3, [r7, #12]
 8001b80:	63bb      	str	r3, [r7, #56]	; 0x38

	configASSERT( pxQueue );
 8001b82:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001b84:	2b00      	cmp	r3, #0
 8001b86:	d10a      	bne.n	8001b9e <xQueueGenericSendFromISR+0x2e>
	__asm volatile
 8001b88:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001b8c:	f383 8811 	msr	BASEPRI, r3
 8001b90:	f3bf 8f6f 	isb	sy
 8001b94:	f3bf 8f4f 	dsb	sy
 8001b98:	62bb      	str	r3, [r7, #40]	; 0x28
}
 8001b9a:	bf00      	nop
 8001b9c:	e7fe      	b.n	8001b9c <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8001b9e:	68bb      	ldr	r3, [r7, #8]
 8001ba0:	2b00      	cmp	r3, #0
 8001ba2:	d103      	bne.n	8001bac <xQueueGenericSendFromISR+0x3c>
 8001ba4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001ba6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001ba8:	2b00      	cmp	r3, #0
 8001baa:	d101      	bne.n	8001bb0 <xQueueGenericSendFromISR+0x40>
 8001bac:	2301      	movs	r3, #1
 8001bae:	e000      	b.n	8001bb2 <xQueueGenericSendFromISR+0x42>
 8001bb0:	2300      	movs	r3, #0
 8001bb2:	2b00      	cmp	r3, #0
 8001bb4:	d10a      	bne.n	8001bcc <xQueueGenericSendFromISR+0x5c>
	__asm volatile
 8001bb6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001bba:	f383 8811 	msr	BASEPRI, r3
 8001bbe:	f3bf 8f6f 	isb	sy
 8001bc2:	f3bf 8f4f 	dsb	sy
 8001bc6:	627b      	str	r3, [r7, #36]	; 0x24
}
 8001bc8:	bf00      	nop
 8001bca:	e7fe      	b.n	8001bca <xQueueGenericSendFromISR+0x5a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8001bcc:	683b      	ldr	r3, [r7, #0]
 8001bce:	2b02      	cmp	r3, #2
 8001bd0:	d103      	bne.n	8001bda <xQueueGenericSendFromISR+0x6a>
 8001bd2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001bd4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001bd6:	2b01      	cmp	r3, #1
 8001bd8:	d101      	bne.n	8001bde <xQueueGenericSendFromISR+0x6e>
 8001bda:	2301      	movs	r3, #1
 8001bdc:	e000      	b.n	8001be0 <xQueueGenericSendFromISR+0x70>
 8001bde:	2300      	movs	r3, #0
 8001be0:	2b00      	cmp	r3, #0
 8001be2:	d10a      	bne.n	8001bfa <xQueueGenericSendFromISR+0x8a>
	__asm volatile
 8001be4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001be8:	f383 8811 	msr	BASEPRI, r3
 8001bec:	f3bf 8f6f 	isb	sy
 8001bf0:	f3bf 8f4f 	dsb	sy
 8001bf4:	623b      	str	r3, [r7, #32]
}
 8001bf6:	bf00      	nop
 8001bf8:	e7fe      	b.n	8001bf8 <xQueueGenericSendFromISR+0x88>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8001bfa:	f002 f845 	bl	8003c88 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8001bfe:	f3ef 8211 	mrs	r2, BASEPRI
 8001c02:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001c06:	f383 8811 	msr	BASEPRI, r3
 8001c0a:	f3bf 8f6f 	isb	sy
 8001c0e:	f3bf 8f4f 	dsb	sy
 8001c12:	61fa      	str	r2, [r7, #28]
 8001c14:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8001c16:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8001c18:	637b      	str	r3, [r7, #52]	; 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8001c1a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001c1c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8001c1e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001c20:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001c22:	429a      	cmp	r2, r3
 8001c24:	d302      	bcc.n	8001c2c <xQueueGenericSendFromISR+0xbc>
 8001c26:	683b      	ldr	r3, [r7, #0]
 8001c28:	2b02      	cmp	r3, #2
 8001c2a:	d12f      	bne.n	8001c8c <xQueueGenericSendFromISR+0x11c>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8001c2c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001c2e:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8001c32:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 8001c36:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001c38:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001c3a:	62fb      	str	r3, [r7, #44]	; 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8001c3c:	683a      	ldr	r2, [r7, #0]
 8001c3e:	68b9      	ldr	r1, [r7, #8]
 8001c40:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8001c42:	f000 f911 	bl	8001e68 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8001c46:	f997 3033 	ldrsb.w	r3, [r7, #51]	; 0x33
 8001c4a:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8001c4e:	d112      	bne.n	8001c76 <xQueueGenericSendFromISR+0x106>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8001c50:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001c52:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001c54:	2b00      	cmp	r3, #0
 8001c56:	d016      	beq.n	8001c86 <xQueueGenericSendFromISR+0x116>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8001c58:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001c5a:	3324      	adds	r3, #36	; 0x24
 8001c5c:	4618      	mov	r0, r3
 8001c5e:	f000 fee3 	bl	8002a28 <xTaskRemoveFromEventList>
 8001c62:	4603      	mov	r3, r0
 8001c64:	2b00      	cmp	r3, #0
 8001c66:	d00e      	beq.n	8001c86 <xQueueGenericSendFromISR+0x116>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8001c68:	687b      	ldr	r3, [r7, #4]
 8001c6a:	2b00      	cmp	r3, #0
 8001c6c:	d00b      	beq.n	8001c86 <xQueueGenericSendFromISR+0x116>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8001c6e:	687b      	ldr	r3, [r7, #4]
 8001c70:	2201      	movs	r2, #1
 8001c72:	601a      	str	r2, [r3, #0]
 8001c74:	e007      	b.n	8001c86 <xQueueGenericSendFromISR+0x116>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8001c76:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8001c7a:	3301      	adds	r3, #1
 8001c7c:	b2db      	uxtb	r3, r3
 8001c7e:	b25a      	sxtb	r2, r3
 8001c80:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001c82:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 8001c86:	2301      	movs	r3, #1
 8001c88:	63fb      	str	r3, [r7, #60]	; 0x3c
		{
 8001c8a:	e001      	b.n	8001c90 <xQueueGenericSendFromISR+0x120>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8001c8c:	2300      	movs	r3, #0
 8001c8e:	63fb      	str	r3, [r7, #60]	; 0x3c
 8001c90:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001c92:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8001c94:	697b      	ldr	r3, [r7, #20]
 8001c96:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8001c9a:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8001c9c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
}
 8001c9e:	4618      	mov	r0, r3
 8001ca0:	3740      	adds	r7, #64	; 0x40
 8001ca2:	46bd      	mov	sp, r7
 8001ca4:	bd80      	pop	{r7, pc}
	...

08001ca8 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8001ca8:	b580      	push	{r7, lr}
 8001caa:	b08c      	sub	sp, #48	; 0x30
 8001cac:	af00      	add	r7, sp, #0
 8001cae:	60f8      	str	r0, [r7, #12]
 8001cb0:	60b9      	str	r1, [r7, #8]
 8001cb2:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8001cb4:	2300      	movs	r3, #0
 8001cb6:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8001cb8:	68fb      	ldr	r3, [r7, #12]
 8001cba:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8001cbc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001cbe:	2b00      	cmp	r3, #0
 8001cc0:	d10a      	bne.n	8001cd8 <xQueueReceive+0x30>
	__asm volatile
 8001cc2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001cc6:	f383 8811 	msr	BASEPRI, r3
 8001cca:	f3bf 8f6f 	isb	sy
 8001cce:	f3bf 8f4f 	dsb	sy
 8001cd2:	623b      	str	r3, [r7, #32]
}
 8001cd4:	bf00      	nop
 8001cd6:	e7fe      	b.n	8001cd6 <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8001cd8:	68bb      	ldr	r3, [r7, #8]
 8001cda:	2b00      	cmp	r3, #0
 8001cdc:	d103      	bne.n	8001ce6 <xQueueReceive+0x3e>
 8001cde:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001ce0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001ce2:	2b00      	cmp	r3, #0
 8001ce4:	d101      	bne.n	8001cea <xQueueReceive+0x42>
 8001ce6:	2301      	movs	r3, #1
 8001ce8:	e000      	b.n	8001cec <xQueueReceive+0x44>
 8001cea:	2300      	movs	r3, #0
 8001cec:	2b00      	cmp	r3, #0
 8001cee:	d10a      	bne.n	8001d06 <xQueueReceive+0x5e>
	__asm volatile
 8001cf0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001cf4:	f383 8811 	msr	BASEPRI, r3
 8001cf8:	f3bf 8f6f 	isb	sy
 8001cfc:	f3bf 8f4f 	dsb	sy
 8001d00:	61fb      	str	r3, [r7, #28]
}
 8001d02:	bf00      	nop
 8001d04:	e7fe      	b.n	8001d04 <xQueueReceive+0x5c>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8001d06:	f001 f84d 	bl	8002da4 <xTaskGetSchedulerState>
 8001d0a:	4603      	mov	r3, r0
 8001d0c:	2b00      	cmp	r3, #0
 8001d0e:	d102      	bne.n	8001d16 <xQueueReceive+0x6e>
 8001d10:	687b      	ldr	r3, [r7, #4]
 8001d12:	2b00      	cmp	r3, #0
 8001d14:	d101      	bne.n	8001d1a <xQueueReceive+0x72>
 8001d16:	2301      	movs	r3, #1
 8001d18:	e000      	b.n	8001d1c <xQueueReceive+0x74>
 8001d1a:	2300      	movs	r3, #0
 8001d1c:	2b00      	cmp	r3, #0
 8001d1e:	d10a      	bne.n	8001d36 <xQueueReceive+0x8e>
	__asm volatile
 8001d20:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001d24:	f383 8811 	msr	BASEPRI, r3
 8001d28:	f3bf 8f6f 	isb	sy
 8001d2c:	f3bf 8f4f 	dsb	sy
 8001d30:	61bb      	str	r3, [r7, #24]
}
 8001d32:	bf00      	nop
 8001d34:	e7fe      	b.n	8001d34 <xQueueReceive+0x8c>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8001d36:	f001 fec5 	bl	8003ac4 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8001d3a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001d3c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001d3e:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8001d40:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001d42:	2b00      	cmp	r3, #0
 8001d44:	d01f      	beq.n	8001d86 <xQueueReceive+0xde>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8001d46:	68b9      	ldr	r1, [r7, #8]
 8001d48:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8001d4a:	f000 f8f7 	bl	8001f3c <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8001d4e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001d50:	1e5a      	subs	r2, r3, #1
 8001d52:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001d54:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8001d56:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001d58:	691b      	ldr	r3, [r3, #16]
 8001d5a:	2b00      	cmp	r3, #0
 8001d5c:	d00f      	beq.n	8001d7e <xQueueReceive+0xd6>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8001d5e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001d60:	3310      	adds	r3, #16
 8001d62:	4618      	mov	r0, r3
 8001d64:	f000 fe60 	bl	8002a28 <xTaskRemoveFromEventList>
 8001d68:	4603      	mov	r3, r0
 8001d6a:	2b00      	cmp	r3, #0
 8001d6c:	d007      	beq.n	8001d7e <xQueueReceive+0xd6>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8001d6e:	4b3d      	ldr	r3, [pc, #244]	; (8001e64 <xQueueReceive+0x1bc>)
 8001d70:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8001d74:	601a      	str	r2, [r3, #0]
 8001d76:	f3bf 8f4f 	dsb	sy
 8001d7a:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8001d7e:	f001 fed1 	bl	8003b24 <vPortExitCritical>
				return pdPASS;
 8001d82:	2301      	movs	r3, #1
 8001d84:	e069      	b.n	8001e5a <xQueueReceive+0x1b2>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8001d86:	687b      	ldr	r3, [r7, #4]
 8001d88:	2b00      	cmp	r3, #0
 8001d8a:	d103      	bne.n	8001d94 <xQueueReceive+0xec>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8001d8c:	f001 feca 	bl	8003b24 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8001d90:	2300      	movs	r3, #0
 8001d92:	e062      	b.n	8001e5a <xQueueReceive+0x1b2>
				}
				else if( xEntryTimeSet == pdFALSE )
 8001d94:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001d96:	2b00      	cmp	r3, #0
 8001d98:	d106      	bne.n	8001da8 <xQueueReceive+0x100>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8001d9a:	f107 0310 	add.w	r3, r7, #16
 8001d9e:	4618      	mov	r0, r3
 8001da0:	f000 fea6 	bl	8002af0 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8001da4:	2301      	movs	r3, #1
 8001da6:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8001da8:	f001 febc 	bl	8003b24 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8001dac:	f000 fc06 	bl	80025bc <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8001db0:	f001 fe88 	bl	8003ac4 <vPortEnterCritical>
 8001db4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001db6:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8001dba:	b25b      	sxtb	r3, r3
 8001dbc:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8001dc0:	d103      	bne.n	8001dca <xQueueReceive+0x122>
 8001dc2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001dc4:	2200      	movs	r2, #0
 8001dc6:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8001dca:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001dcc:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8001dd0:	b25b      	sxtb	r3, r3
 8001dd2:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8001dd6:	d103      	bne.n	8001de0 <xQueueReceive+0x138>
 8001dd8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001dda:	2200      	movs	r2, #0
 8001ddc:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8001de0:	f001 fea0 	bl	8003b24 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8001de4:	1d3a      	adds	r2, r7, #4
 8001de6:	f107 0310 	add.w	r3, r7, #16
 8001dea:	4611      	mov	r1, r2
 8001dec:	4618      	mov	r0, r3
 8001dee:	f000 fe95 	bl	8002b1c <xTaskCheckForTimeOut>
 8001df2:	4603      	mov	r3, r0
 8001df4:	2b00      	cmp	r3, #0
 8001df6:	d123      	bne.n	8001e40 <xQueueReceive+0x198>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8001df8:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8001dfa:	f000 f917 	bl	800202c <prvIsQueueEmpty>
 8001dfe:	4603      	mov	r3, r0
 8001e00:	2b00      	cmp	r3, #0
 8001e02:	d017      	beq.n	8001e34 <xQueueReceive+0x18c>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8001e04:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001e06:	3324      	adds	r3, #36	; 0x24
 8001e08:	687a      	ldr	r2, [r7, #4]
 8001e0a:	4611      	mov	r1, r2
 8001e0c:	4618      	mov	r0, r3
 8001e0e:	f000 fdbb 	bl	8002988 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8001e12:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8001e14:	f000 f8b8 	bl	8001f88 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8001e18:	f000 fbde 	bl	80025d8 <xTaskResumeAll>
 8001e1c:	4603      	mov	r3, r0
 8001e1e:	2b00      	cmp	r3, #0
 8001e20:	d189      	bne.n	8001d36 <xQueueReceive+0x8e>
				{
					portYIELD_WITHIN_API();
 8001e22:	4b10      	ldr	r3, [pc, #64]	; (8001e64 <xQueueReceive+0x1bc>)
 8001e24:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8001e28:	601a      	str	r2, [r3, #0]
 8001e2a:	f3bf 8f4f 	dsb	sy
 8001e2e:	f3bf 8f6f 	isb	sy
 8001e32:	e780      	b.n	8001d36 <xQueueReceive+0x8e>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8001e34:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8001e36:	f000 f8a7 	bl	8001f88 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8001e3a:	f000 fbcd 	bl	80025d8 <xTaskResumeAll>
 8001e3e:	e77a      	b.n	8001d36 <xQueueReceive+0x8e>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8001e40:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8001e42:	f000 f8a1 	bl	8001f88 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8001e46:	f000 fbc7 	bl	80025d8 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8001e4a:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8001e4c:	f000 f8ee 	bl	800202c <prvIsQueueEmpty>
 8001e50:	4603      	mov	r3, r0
 8001e52:	2b00      	cmp	r3, #0
 8001e54:	f43f af6f 	beq.w	8001d36 <xQueueReceive+0x8e>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8001e58:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8001e5a:	4618      	mov	r0, r3
 8001e5c:	3730      	adds	r7, #48	; 0x30
 8001e5e:	46bd      	mov	sp, r7
 8001e60:	bd80      	pop	{r7, pc}
 8001e62:	bf00      	nop
 8001e64:	e000ed04 	.word	0xe000ed04

08001e68 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8001e68:	b580      	push	{r7, lr}
 8001e6a:	b086      	sub	sp, #24
 8001e6c:	af00      	add	r7, sp, #0
 8001e6e:	60f8      	str	r0, [r7, #12]
 8001e70:	60b9      	str	r1, [r7, #8]
 8001e72:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8001e74:	2300      	movs	r3, #0
 8001e76:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8001e78:	68fb      	ldr	r3, [r7, #12]
 8001e7a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001e7c:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8001e7e:	68fb      	ldr	r3, [r7, #12]
 8001e80:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e82:	2b00      	cmp	r3, #0
 8001e84:	d10d      	bne.n	8001ea2 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8001e86:	68fb      	ldr	r3, [r7, #12]
 8001e88:	681b      	ldr	r3, [r3, #0]
 8001e8a:	2b00      	cmp	r3, #0
 8001e8c:	d14d      	bne.n	8001f2a <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8001e8e:	68fb      	ldr	r3, [r7, #12]
 8001e90:	689b      	ldr	r3, [r3, #8]
 8001e92:	4618      	mov	r0, r3
 8001e94:	f000 ffa4 	bl	8002de0 <xTaskPriorityDisinherit>
 8001e98:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8001e9a:	68fb      	ldr	r3, [r7, #12]
 8001e9c:	2200      	movs	r2, #0
 8001e9e:	609a      	str	r2, [r3, #8]
 8001ea0:	e043      	b.n	8001f2a <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8001ea2:	687b      	ldr	r3, [r7, #4]
 8001ea4:	2b00      	cmp	r3, #0
 8001ea6:	d119      	bne.n	8001edc <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8001ea8:	68fb      	ldr	r3, [r7, #12]
 8001eaa:	6858      	ldr	r0, [r3, #4]
 8001eac:	68fb      	ldr	r3, [r7, #12]
 8001eae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001eb0:	461a      	mov	r2, r3
 8001eb2:	68b9      	ldr	r1, [r7, #8]
 8001eb4:	f009 f83d 	bl	800af32 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8001eb8:	68fb      	ldr	r3, [r7, #12]
 8001eba:	685a      	ldr	r2, [r3, #4]
 8001ebc:	68fb      	ldr	r3, [r7, #12]
 8001ebe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001ec0:	441a      	add	r2, r3
 8001ec2:	68fb      	ldr	r3, [r7, #12]
 8001ec4:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8001ec6:	68fb      	ldr	r3, [r7, #12]
 8001ec8:	685a      	ldr	r2, [r3, #4]
 8001eca:	68fb      	ldr	r3, [r7, #12]
 8001ecc:	689b      	ldr	r3, [r3, #8]
 8001ece:	429a      	cmp	r2, r3
 8001ed0:	d32b      	bcc.n	8001f2a <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8001ed2:	68fb      	ldr	r3, [r7, #12]
 8001ed4:	681a      	ldr	r2, [r3, #0]
 8001ed6:	68fb      	ldr	r3, [r7, #12]
 8001ed8:	605a      	str	r2, [r3, #4]
 8001eda:	e026      	b.n	8001f2a <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8001edc:	68fb      	ldr	r3, [r7, #12]
 8001ede:	68d8      	ldr	r0, [r3, #12]
 8001ee0:	68fb      	ldr	r3, [r7, #12]
 8001ee2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001ee4:	461a      	mov	r2, r3
 8001ee6:	68b9      	ldr	r1, [r7, #8]
 8001ee8:	f009 f823 	bl	800af32 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8001eec:	68fb      	ldr	r3, [r7, #12]
 8001eee:	68da      	ldr	r2, [r3, #12]
 8001ef0:	68fb      	ldr	r3, [r7, #12]
 8001ef2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001ef4:	425b      	negs	r3, r3
 8001ef6:	441a      	add	r2, r3
 8001ef8:	68fb      	ldr	r3, [r7, #12]
 8001efa:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8001efc:	68fb      	ldr	r3, [r7, #12]
 8001efe:	68da      	ldr	r2, [r3, #12]
 8001f00:	68fb      	ldr	r3, [r7, #12]
 8001f02:	681b      	ldr	r3, [r3, #0]
 8001f04:	429a      	cmp	r2, r3
 8001f06:	d207      	bcs.n	8001f18 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8001f08:	68fb      	ldr	r3, [r7, #12]
 8001f0a:	689a      	ldr	r2, [r3, #8]
 8001f0c:	68fb      	ldr	r3, [r7, #12]
 8001f0e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f10:	425b      	negs	r3, r3
 8001f12:	441a      	add	r2, r3
 8001f14:	68fb      	ldr	r3, [r7, #12]
 8001f16:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8001f18:	687b      	ldr	r3, [r7, #4]
 8001f1a:	2b02      	cmp	r3, #2
 8001f1c:	d105      	bne.n	8001f2a <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8001f1e:	693b      	ldr	r3, [r7, #16]
 8001f20:	2b00      	cmp	r3, #0
 8001f22:	d002      	beq.n	8001f2a <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8001f24:	693b      	ldr	r3, [r7, #16]
 8001f26:	3b01      	subs	r3, #1
 8001f28:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8001f2a:	693b      	ldr	r3, [r7, #16]
 8001f2c:	1c5a      	adds	r2, r3, #1
 8001f2e:	68fb      	ldr	r3, [r7, #12]
 8001f30:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 8001f32:	697b      	ldr	r3, [r7, #20]
}
 8001f34:	4618      	mov	r0, r3
 8001f36:	3718      	adds	r7, #24
 8001f38:	46bd      	mov	sp, r7
 8001f3a:	bd80      	pop	{r7, pc}

08001f3c <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8001f3c:	b580      	push	{r7, lr}
 8001f3e:	b082      	sub	sp, #8
 8001f40:	af00      	add	r7, sp, #0
 8001f42:	6078      	str	r0, [r7, #4]
 8001f44:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8001f46:	687b      	ldr	r3, [r7, #4]
 8001f48:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f4a:	2b00      	cmp	r3, #0
 8001f4c:	d018      	beq.n	8001f80 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8001f4e:	687b      	ldr	r3, [r7, #4]
 8001f50:	68da      	ldr	r2, [r3, #12]
 8001f52:	687b      	ldr	r3, [r7, #4]
 8001f54:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f56:	441a      	add	r2, r3
 8001f58:	687b      	ldr	r3, [r7, #4]
 8001f5a:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8001f5c:	687b      	ldr	r3, [r7, #4]
 8001f5e:	68da      	ldr	r2, [r3, #12]
 8001f60:	687b      	ldr	r3, [r7, #4]
 8001f62:	689b      	ldr	r3, [r3, #8]
 8001f64:	429a      	cmp	r2, r3
 8001f66:	d303      	bcc.n	8001f70 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8001f68:	687b      	ldr	r3, [r7, #4]
 8001f6a:	681a      	ldr	r2, [r3, #0]
 8001f6c:	687b      	ldr	r3, [r7, #4]
 8001f6e:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8001f70:	687b      	ldr	r3, [r7, #4]
 8001f72:	68d9      	ldr	r1, [r3, #12]
 8001f74:	687b      	ldr	r3, [r7, #4]
 8001f76:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f78:	461a      	mov	r2, r3
 8001f7a:	6838      	ldr	r0, [r7, #0]
 8001f7c:	f008 ffd9 	bl	800af32 <memcpy>
	}
}
 8001f80:	bf00      	nop
 8001f82:	3708      	adds	r7, #8
 8001f84:	46bd      	mov	sp, r7
 8001f86:	bd80      	pop	{r7, pc}

08001f88 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8001f88:	b580      	push	{r7, lr}
 8001f8a:	b084      	sub	sp, #16
 8001f8c:	af00      	add	r7, sp, #0
 8001f8e:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8001f90:	f001 fd98 	bl	8003ac4 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8001f94:	687b      	ldr	r3, [r7, #4]
 8001f96:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8001f9a:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8001f9c:	e011      	b.n	8001fc2 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8001f9e:	687b      	ldr	r3, [r7, #4]
 8001fa0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001fa2:	2b00      	cmp	r3, #0
 8001fa4:	d012      	beq.n	8001fcc <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8001fa6:	687b      	ldr	r3, [r7, #4]
 8001fa8:	3324      	adds	r3, #36	; 0x24
 8001faa:	4618      	mov	r0, r3
 8001fac:	f000 fd3c 	bl	8002a28 <xTaskRemoveFromEventList>
 8001fb0:	4603      	mov	r3, r0
 8001fb2:	2b00      	cmp	r3, #0
 8001fb4:	d001      	beq.n	8001fba <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8001fb6:	f000 fe13 	bl	8002be0 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8001fba:	7bfb      	ldrb	r3, [r7, #15]
 8001fbc:	3b01      	subs	r3, #1
 8001fbe:	b2db      	uxtb	r3, r3
 8001fc0:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8001fc2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001fc6:	2b00      	cmp	r3, #0
 8001fc8:	dce9      	bgt.n	8001f9e <prvUnlockQueue+0x16>
 8001fca:	e000      	b.n	8001fce <prvUnlockQueue+0x46>
					break;
 8001fcc:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8001fce:	687b      	ldr	r3, [r7, #4]
 8001fd0:	22ff      	movs	r2, #255	; 0xff
 8001fd2:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 8001fd6:	f001 fda5 	bl	8003b24 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8001fda:	f001 fd73 	bl	8003ac4 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8001fde:	687b      	ldr	r3, [r7, #4]
 8001fe0:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8001fe4:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8001fe6:	e011      	b.n	800200c <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8001fe8:	687b      	ldr	r3, [r7, #4]
 8001fea:	691b      	ldr	r3, [r3, #16]
 8001fec:	2b00      	cmp	r3, #0
 8001fee:	d012      	beq.n	8002016 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8001ff0:	687b      	ldr	r3, [r7, #4]
 8001ff2:	3310      	adds	r3, #16
 8001ff4:	4618      	mov	r0, r3
 8001ff6:	f000 fd17 	bl	8002a28 <xTaskRemoveFromEventList>
 8001ffa:	4603      	mov	r3, r0
 8001ffc:	2b00      	cmp	r3, #0
 8001ffe:	d001      	beq.n	8002004 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8002000:	f000 fdee 	bl	8002be0 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8002004:	7bbb      	ldrb	r3, [r7, #14]
 8002006:	3b01      	subs	r3, #1
 8002008:	b2db      	uxtb	r3, r3
 800200a:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 800200c:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8002010:	2b00      	cmp	r3, #0
 8002012:	dce9      	bgt.n	8001fe8 <prvUnlockQueue+0x60>
 8002014:	e000      	b.n	8002018 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8002016:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8002018:	687b      	ldr	r3, [r7, #4]
 800201a:	22ff      	movs	r2, #255	; 0xff
 800201c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 8002020:	f001 fd80 	bl	8003b24 <vPortExitCritical>
}
 8002024:	bf00      	nop
 8002026:	3710      	adds	r7, #16
 8002028:	46bd      	mov	sp, r7
 800202a:	bd80      	pop	{r7, pc}

0800202c <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 800202c:	b580      	push	{r7, lr}
 800202e:	b084      	sub	sp, #16
 8002030:	af00      	add	r7, sp, #0
 8002032:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8002034:	f001 fd46 	bl	8003ac4 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8002038:	687b      	ldr	r3, [r7, #4]
 800203a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800203c:	2b00      	cmp	r3, #0
 800203e:	d102      	bne.n	8002046 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8002040:	2301      	movs	r3, #1
 8002042:	60fb      	str	r3, [r7, #12]
 8002044:	e001      	b.n	800204a <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8002046:	2300      	movs	r3, #0
 8002048:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800204a:	f001 fd6b 	bl	8003b24 <vPortExitCritical>

	return xReturn;
 800204e:	68fb      	ldr	r3, [r7, #12]
}
 8002050:	4618      	mov	r0, r3
 8002052:	3710      	adds	r7, #16
 8002054:	46bd      	mov	sp, r7
 8002056:	bd80      	pop	{r7, pc}

08002058 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8002058:	b580      	push	{r7, lr}
 800205a:	b084      	sub	sp, #16
 800205c:	af00      	add	r7, sp, #0
 800205e:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8002060:	f001 fd30 	bl	8003ac4 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8002064:	687b      	ldr	r3, [r7, #4]
 8002066:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8002068:	687b      	ldr	r3, [r7, #4]
 800206a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800206c:	429a      	cmp	r2, r3
 800206e:	d102      	bne.n	8002076 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8002070:	2301      	movs	r3, #1
 8002072:	60fb      	str	r3, [r7, #12]
 8002074:	e001      	b.n	800207a <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8002076:	2300      	movs	r3, #0
 8002078:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800207a:	f001 fd53 	bl	8003b24 <vPortExitCritical>

	return xReturn;
 800207e:	68fb      	ldr	r3, [r7, #12]
}
 8002080:	4618      	mov	r0, r3
 8002082:	3710      	adds	r7, #16
 8002084:	46bd      	mov	sp, r7
 8002086:	bd80      	pop	{r7, pc}

08002088 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8002088:	b480      	push	{r7}
 800208a:	b085      	sub	sp, #20
 800208c:	af00      	add	r7, sp, #0
 800208e:	6078      	str	r0, [r7, #4]
 8002090:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8002092:	2300      	movs	r3, #0
 8002094:	60fb      	str	r3, [r7, #12]
 8002096:	e014      	b.n	80020c2 <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8002098:	4a0f      	ldr	r2, [pc, #60]	; (80020d8 <vQueueAddToRegistry+0x50>)
 800209a:	68fb      	ldr	r3, [r7, #12]
 800209c:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 80020a0:	2b00      	cmp	r3, #0
 80020a2:	d10b      	bne.n	80020bc <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 80020a4:	490c      	ldr	r1, [pc, #48]	; (80020d8 <vQueueAddToRegistry+0x50>)
 80020a6:	68fb      	ldr	r3, [r7, #12]
 80020a8:	683a      	ldr	r2, [r7, #0]
 80020aa:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 80020ae:	4a0a      	ldr	r2, [pc, #40]	; (80020d8 <vQueueAddToRegistry+0x50>)
 80020b0:	68fb      	ldr	r3, [r7, #12]
 80020b2:	00db      	lsls	r3, r3, #3
 80020b4:	4413      	add	r3, r2
 80020b6:	687a      	ldr	r2, [r7, #4]
 80020b8:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 80020ba:	e006      	b.n	80020ca <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 80020bc:	68fb      	ldr	r3, [r7, #12]
 80020be:	3301      	adds	r3, #1
 80020c0:	60fb      	str	r3, [r7, #12]
 80020c2:	68fb      	ldr	r3, [r7, #12]
 80020c4:	2b07      	cmp	r3, #7
 80020c6:	d9e7      	bls.n	8002098 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 80020c8:	bf00      	nop
 80020ca:	bf00      	nop
 80020cc:	3714      	adds	r7, #20
 80020ce:	46bd      	mov	sp, r7
 80020d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020d4:	4770      	bx	lr
 80020d6:	bf00      	nop
 80020d8:	20001250 	.word	0x20001250

080020dc <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 80020dc:	b580      	push	{r7, lr}
 80020de:	b086      	sub	sp, #24
 80020e0:	af00      	add	r7, sp, #0
 80020e2:	60f8      	str	r0, [r7, #12]
 80020e4:	60b9      	str	r1, [r7, #8]
 80020e6:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 80020e8:	68fb      	ldr	r3, [r7, #12]
 80020ea:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 80020ec:	f001 fcea 	bl	8003ac4 <vPortEnterCritical>
 80020f0:	697b      	ldr	r3, [r7, #20]
 80020f2:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80020f6:	b25b      	sxtb	r3, r3
 80020f8:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80020fc:	d103      	bne.n	8002106 <vQueueWaitForMessageRestricted+0x2a>
 80020fe:	697b      	ldr	r3, [r7, #20]
 8002100:	2200      	movs	r2, #0
 8002102:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8002106:	697b      	ldr	r3, [r7, #20]
 8002108:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800210c:	b25b      	sxtb	r3, r3
 800210e:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8002112:	d103      	bne.n	800211c <vQueueWaitForMessageRestricted+0x40>
 8002114:	697b      	ldr	r3, [r7, #20]
 8002116:	2200      	movs	r2, #0
 8002118:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800211c:	f001 fd02 	bl	8003b24 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8002120:	697b      	ldr	r3, [r7, #20]
 8002122:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002124:	2b00      	cmp	r3, #0
 8002126:	d106      	bne.n	8002136 <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8002128:	697b      	ldr	r3, [r7, #20]
 800212a:	3324      	adds	r3, #36	; 0x24
 800212c:	687a      	ldr	r2, [r7, #4]
 800212e:	68b9      	ldr	r1, [r7, #8]
 8002130:	4618      	mov	r0, r3
 8002132:	f000 fc4d 	bl	80029d0 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 8002136:	6978      	ldr	r0, [r7, #20]
 8002138:	f7ff ff26 	bl	8001f88 <prvUnlockQueue>
	}
 800213c:	bf00      	nop
 800213e:	3718      	adds	r7, #24
 8002140:	46bd      	mov	sp, r7
 8002142:	bd80      	pop	{r7, pc}

08002144 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8002144:	b580      	push	{r7, lr}
 8002146:	b08e      	sub	sp, #56	; 0x38
 8002148:	af04      	add	r7, sp, #16
 800214a:	60f8      	str	r0, [r7, #12]
 800214c:	60b9      	str	r1, [r7, #8]
 800214e:	607a      	str	r2, [r7, #4]
 8002150:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8002152:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002154:	2b00      	cmp	r3, #0
 8002156:	d10a      	bne.n	800216e <xTaskCreateStatic+0x2a>
	__asm volatile
 8002158:	f04f 0350 	mov.w	r3, #80	; 0x50
 800215c:	f383 8811 	msr	BASEPRI, r3
 8002160:	f3bf 8f6f 	isb	sy
 8002164:	f3bf 8f4f 	dsb	sy
 8002168:	623b      	str	r3, [r7, #32]
}
 800216a:	bf00      	nop
 800216c:	e7fe      	b.n	800216c <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 800216e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002170:	2b00      	cmp	r3, #0
 8002172:	d10a      	bne.n	800218a <xTaskCreateStatic+0x46>
	__asm volatile
 8002174:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002178:	f383 8811 	msr	BASEPRI, r3
 800217c:	f3bf 8f6f 	isb	sy
 8002180:	f3bf 8f4f 	dsb	sy
 8002184:	61fb      	str	r3, [r7, #28]
}
 8002186:	bf00      	nop
 8002188:	e7fe      	b.n	8002188 <xTaskCreateStatic+0x44>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 800218a:	235c      	movs	r3, #92	; 0x5c
 800218c:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 800218e:	693b      	ldr	r3, [r7, #16]
 8002190:	2b5c      	cmp	r3, #92	; 0x5c
 8002192:	d00a      	beq.n	80021aa <xTaskCreateStatic+0x66>
	__asm volatile
 8002194:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002198:	f383 8811 	msr	BASEPRI, r3
 800219c:	f3bf 8f6f 	isb	sy
 80021a0:	f3bf 8f4f 	dsb	sy
 80021a4:	61bb      	str	r3, [r7, #24]
}
 80021a6:	bf00      	nop
 80021a8:	e7fe      	b.n	80021a8 <xTaskCreateStatic+0x64>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 80021aa:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 80021ac:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80021ae:	2b00      	cmp	r3, #0
 80021b0:	d01e      	beq.n	80021f0 <xTaskCreateStatic+0xac>
 80021b2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80021b4:	2b00      	cmp	r3, #0
 80021b6:	d01b      	beq.n	80021f0 <xTaskCreateStatic+0xac>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 80021b8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80021ba:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 80021bc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80021be:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80021c0:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 80021c2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80021c4:	2202      	movs	r2, #2
 80021c6:	f883 2059 	strb.w	r2, [r3, #89]	; 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 80021ca:	2300      	movs	r3, #0
 80021cc:	9303      	str	r3, [sp, #12]
 80021ce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80021d0:	9302      	str	r3, [sp, #8]
 80021d2:	f107 0314 	add.w	r3, r7, #20
 80021d6:	9301      	str	r3, [sp, #4]
 80021d8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80021da:	9300      	str	r3, [sp, #0]
 80021dc:	683b      	ldr	r3, [r7, #0]
 80021de:	687a      	ldr	r2, [r7, #4]
 80021e0:	68b9      	ldr	r1, [r7, #8]
 80021e2:	68f8      	ldr	r0, [r7, #12]
 80021e4:	f000 f850 	bl	8002288 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80021e8:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80021ea:	f000 f8dd 	bl	80023a8 <prvAddNewTaskToReadyList>
 80021ee:	e001      	b.n	80021f4 <xTaskCreateStatic+0xb0>
		}
		else
		{
			xReturn = NULL;
 80021f0:	2300      	movs	r3, #0
 80021f2:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 80021f4:	697b      	ldr	r3, [r7, #20]
	}
 80021f6:	4618      	mov	r0, r3
 80021f8:	3728      	adds	r7, #40	; 0x28
 80021fa:	46bd      	mov	sp, r7
 80021fc:	bd80      	pop	{r7, pc}

080021fe <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 80021fe:	b580      	push	{r7, lr}
 8002200:	b08c      	sub	sp, #48	; 0x30
 8002202:	af04      	add	r7, sp, #16
 8002204:	60f8      	str	r0, [r7, #12]
 8002206:	60b9      	str	r1, [r7, #8]
 8002208:	603b      	str	r3, [r7, #0]
 800220a:	4613      	mov	r3, r2
 800220c:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 800220e:	88fb      	ldrh	r3, [r7, #6]
 8002210:	009b      	lsls	r3, r3, #2
 8002212:	4618      	mov	r0, r3
 8002214:	f001 fd78 	bl	8003d08 <pvPortMalloc>
 8002218:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 800221a:	697b      	ldr	r3, [r7, #20]
 800221c:	2b00      	cmp	r3, #0
 800221e:	d00e      	beq.n	800223e <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8002220:	205c      	movs	r0, #92	; 0x5c
 8002222:	f001 fd71 	bl	8003d08 <pvPortMalloc>
 8002226:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8002228:	69fb      	ldr	r3, [r7, #28]
 800222a:	2b00      	cmp	r3, #0
 800222c:	d003      	beq.n	8002236 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 800222e:	69fb      	ldr	r3, [r7, #28]
 8002230:	697a      	ldr	r2, [r7, #20]
 8002232:	631a      	str	r2, [r3, #48]	; 0x30
 8002234:	e005      	b.n	8002242 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8002236:	6978      	ldr	r0, [r7, #20]
 8002238:	f001 fe32 	bl	8003ea0 <vPortFree>
 800223c:	e001      	b.n	8002242 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 800223e:	2300      	movs	r3, #0
 8002240:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8002242:	69fb      	ldr	r3, [r7, #28]
 8002244:	2b00      	cmp	r3, #0
 8002246:	d017      	beq.n	8002278 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8002248:	69fb      	ldr	r3, [r7, #28]
 800224a:	2200      	movs	r2, #0
 800224c:	f883 2059 	strb.w	r2, [r3, #89]	; 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8002250:	88fa      	ldrh	r2, [r7, #6]
 8002252:	2300      	movs	r3, #0
 8002254:	9303      	str	r3, [sp, #12]
 8002256:	69fb      	ldr	r3, [r7, #28]
 8002258:	9302      	str	r3, [sp, #8]
 800225a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800225c:	9301      	str	r3, [sp, #4]
 800225e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002260:	9300      	str	r3, [sp, #0]
 8002262:	683b      	ldr	r3, [r7, #0]
 8002264:	68b9      	ldr	r1, [r7, #8]
 8002266:	68f8      	ldr	r0, [r7, #12]
 8002268:	f000 f80e 	bl	8002288 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800226c:	69f8      	ldr	r0, [r7, #28]
 800226e:	f000 f89b 	bl	80023a8 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8002272:	2301      	movs	r3, #1
 8002274:	61bb      	str	r3, [r7, #24]
 8002276:	e002      	b.n	800227e <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8002278:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800227c:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 800227e:	69bb      	ldr	r3, [r7, #24]
	}
 8002280:	4618      	mov	r0, r3
 8002282:	3720      	adds	r7, #32
 8002284:	46bd      	mov	sp, r7
 8002286:	bd80      	pop	{r7, pc}

08002288 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8002288:	b580      	push	{r7, lr}
 800228a:	b088      	sub	sp, #32
 800228c:	af00      	add	r7, sp, #0
 800228e:	60f8      	str	r0, [r7, #12]
 8002290:	60b9      	str	r1, [r7, #8]
 8002292:	607a      	str	r2, [r7, #4]
 8002294:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8002296:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002298:	6b18      	ldr	r0, [r3, #48]	; 0x30
 800229a:	687b      	ldr	r3, [r7, #4]
 800229c:	009b      	lsls	r3, r3, #2
 800229e:	461a      	mov	r2, r3
 80022a0:	21a5      	movs	r1, #165	; 0xa5
 80022a2:	f008 fdd5 	bl	800ae50 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 80022a6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80022a8:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80022aa:	687b      	ldr	r3, [r7, #4]
 80022ac:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 80022b0:	3b01      	subs	r3, #1
 80022b2:	009b      	lsls	r3, r3, #2
 80022b4:	4413      	add	r3, r2
 80022b6:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 80022b8:	69bb      	ldr	r3, [r7, #24]
 80022ba:	f023 0307 	bic.w	r3, r3, #7
 80022be:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 80022c0:	69bb      	ldr	r3, [r7, #24]
 80022c2:	f003 0307 	and.w	r3, r3, #7
 80022c6:	2b00      	cmp	r3, #0
 80022c8:	d00a      	beq.n	80022e0 <prvInitialiseNewTask+0x58>
	__asm volatile
 80022ca:	f04f 0350 	mov.w	r3, #80	; 0x50
 80022ce:	f383 8811 	msr	BASEPRI, r3
 80022d2:	f3bf 8f6f 	isb	sy
 80022d6:	f3bf 8f4f 	dsb	sy
 80022da:	617b      	str	r3, [r7, #20]
}
 80022dc:	bf00      	nop
 80022de:	e7fe      	b.n	80022de <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 80022e0:	68bb      	ldr	r3, [r7, #8]
 80022e2:	2b00      	cmp	r3, #0
 80022e4:	d01f      	beq.n	8002326 <prvInitialiseNewTask+0x9e>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80022e6:	2300      	movs	r3, #0
 80022e8:	61fb      	str	r3, [r7, #28]
 80022ea:	e012      	b.n	8002312 <prvInitialiseNewTask+0x8a>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 80022ec:	68ba      	ldr	r2, [r7, #8]
 80022ee:	69fb      	ldr	r3, [r7, #28]
 80022f0:	4413      	add	r3, r2
 80022f2:	7819      	ldrb	r1, [r3, #0]
 80022f4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80022f6:	69fb      	ldr	r3, [r7, #28]
 80022f8:	4413      	add	r3, r2
 80022fa:	3334      	adds	r3, #52	; 0x34
 80022fc:	460a      	mov	r2, r1
 80022fe:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8002300:	68ba      	ldr	r2, [r7, #8]
 8002302:	69fb      	ldr	r3, [r7, #28]
 8002304:	4413      	add	r3, r2
 8002306:	781b      	ldrb	r3, [r3, #0]
 8002308:	2b00      	cmp	r3, #0
 800230a:	d006      	beq.n	800231a <prvInitialiseNewTask+0x92>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800230c:	69fb      	ldr	r3, [r7, #28]
 800230e:	3301      	adds	r3, #1
 8002310:	61fb      	str	r3, [r7, #28]
 8002312:	69fb      	ldr	r3, [r7, #28]
 8002314:	2b0f      	cmp	r3, #15
 8002316:	d9e9      	bls.n	80022ec <prvInitialiseNewTask+0x64>
 8002318:	e000      	b.n	800231c <prvInitialiseNewTask+0x94>
			{
				break;
 800231a:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 800231c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800231e:	2200      	movs	r2, #0
 8002320:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8002324:	e003      	b.n	800232e <prvInitialiseNewTask+0xa6>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8002326:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002328:	2200      	movs	r2, #0
 800232a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 800232e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002330:	2b37      	cmp	r3, #55	; 0x37
 8002332:	d901      	bls.n	8002338 <prvInitialiseNewTask+0xb0>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8002334:	2337      	movs	r3, #55	; 0x37
 8002336:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8002338:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800233a:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800233c:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 800233e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002340:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8002342:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 8002344:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002346:	2200      	movs	r2, #0
 8002348:	651a      	str	r2, [r3, #80]	; 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800234a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800234c:	3304      	adds	r3, #4
 800234e:	4618      	mov	r0, r3
 8002350:	f7ff f978 	bl	8001644 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8002354:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002356:	3318      	adds	r3, #24
 8002358:	4618      	mov	r0, r3
 800235a:	f7ff f973 	bl	8001644 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 800235e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002360:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8002362:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8002364:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002366:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 800236a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800236c:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 800236e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002370:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8002372:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8002374:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002376:	2200      	movs	r2, #0
 8002378:	655a      	str	r2, [r3, #84]	; 0x54
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800237a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800237c:	2200      	movs	r2, #0
 800237e:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8002382:	683a      	ldr	r2, [r7, #0]
 8002384:	68f9      	ldr	r1, [r7, #12]
 8002386:	69b8      	ldr	r0, [r7, #24]
 8002388:	f001 fa70 	bl	800386c <pxPortInitialiseStack>
 800238c:	4602      	mov	r2, r0
 800238e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002390:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8002392:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002394:	2b00      	cmp	r3, #0
 8002396:	d002      	beq.n	800239e <prvInitialiseNewTask+0x116>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8002398:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800239a:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800239c:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800239e:	bf00      	nop
 80023a0:	3720      	adds	r7, #32
 80023a2:	46bd      	mov	sp, r7
 80023a4:	bd80      	pop	{r7, pc}
	...

080023a8 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 80023a8:	b580      	push	{r7, lr}
 80023aa:	b082      	sub	sp, #8
 80023ac:	af00      	add	r7, sp, #0
 80023ae:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 80023b0:	f001 fb88 	bl	8003ac4 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 80023b4:	4b2d      	ldr	r3, [pc, #180]	; (800246c <prvAddNewTaskToReadyList+0xc4>)
 80023b6:	681b      	ldr	r3, [r3, #0]
 80023b8:	3301      	adds	r3, #1
 80023ba:	4a2c      	ldr	r2, [pc, #176]	; (800246c <prvAddNewTaskToReadyList+0xc4>)
 80023bc:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 80023be:	4b2c      	ldr	r3, [pc, #176]	; (8002470 <prvAddNewTaskToReadyList+0xc8>)
 80023c0:	681b      	ldr	r3, [r3, #0]
 80023c2:	2b00      	cmp	r3, #0
 80023c4:	d109      	bne.n	80023da <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 80023c6:	4a2a      	ldr	r2, [pc, #168]	; (8002470 <prvAddNewTaskToReadyList+0xc8>)
 80023c8:	687b      	ldr	r3, [r7, #4]
 80023ca:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 80023cc:	4b27      	ldr	r3, [pc, #156]	; (800246c <prvAddNewTaskToReadyList+0xc4>)
 80023ce:	681b      	ldr	r3, [r3, #0]
 80023d0:	2b01      	cmp	r3, #1
 80023d2:	d110      	bne.n	80023f6 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 80023d4:	f000 fc28 	bl	8002c28 <prvInitialiseTaskLists>
 80023d8:	e00d      	b.n	80023f6 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 80023da:	4b26      	ldr	r3, [pc, #152]	; (8002474 <prvAddNewTaskToReadyList+0xcc>)
 80023dc:	681b      	ldr	r3, [r3, #0]
 80023de:	2b00      	cmp	r3, #0
 80023e0:	d109      	bne.n	80023f6 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 80023e2:	4b23      	ldr	r3, [pc, #140]	; (8002470 <prvAddNewTaskToReadyList+0xc8>)
 80023e4:	681b      	ldr	r3, [r3, #0]
 80023e6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80023e8:	687b      	ldr	r3, [r7, #4]
 80023ea:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80023ec:	429a      	cmp	r2, r3
 80023ee:	d802      	bhi.n	80023f6 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 80023f0:	4a1f      	ldr	r2, [pc, #124]	; (8002470 <prvAddNewTaskToReadyList+0xc8>)
 80023f2:	687b      	ldr	r3, [r7, #4]
 80023f4:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 80023f6:	4b20      	ldr	r3, [pc, #128]	; (8002478 <prvAddNewTaskToReadyList+0xd0>)
 80023f8:	681b      	ldr	r3, [r3, #0]
 80023fa:	3301      	adds	r3, #1
 80023fc:	4a1e      	ldr	r2, [pc, #120]	; (8002478 <prvAddNewTaskToReadyList+0xd0>)
 80023fe:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 8002400:	4b1d      	ldr	r3, [pc, #116]	; (8002478 <prvAddNewTaskToReadyList+0xd0>)
 8002402:	681a      	ldr	r2, [r3, #0]
 8002404:	687b      	ldr	r3, [r7, #4]
 8002406:	645a      	str	r2, [r3, #68]	; 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8002408:	687b      	ldr	r3, [r7, #4]
 800240a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800240c:	4b1b      	ldr	r3, [pc, #108]	; (800247c <prvAddNewTaskToReadyList+0xd4>)
 800240e:	681b      	ldr	r3, [r3, #0]
 8002410:	429a      	cmp	r2, r3
 8002412:	d903      	bls.n	800241c <prvAddNewTaskToReadyList+0x74>
 8002414:	687b      	ldr	r3, [r7, #4]
 8002416:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002418:	4a18      	ldr	r2, [pc, #96]	; (800247c <prvAddNewTaskToReadyList+0xd4>)
 800241a:	6013      	str	r3, [r2, #0]
 800241c:	687b      	ldr	r3, [r7, #4]
 800241e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002420:	4613      	mov	r3, r2
 8002422:	009b      	lsls	r3, r3, #2
 8002424:	4413      	add	r3, r2
 8002426:	009b      	lsls	r3, r3, #2
 8002428:	4a15      	ldr	r2, [pc, #84]	; (8002480 <prvAddNewTaskToReadyList+0xd8>)
 800242a:	441a      	add	r2, r3
 800242c:	687b      	ldr	r3, [r7, #4]
 800242e:	3304      	adds	r3, #4
 8002430:	4619      	mov	r1, r3
 8002432:	4610      	mov	r0, r2
 8002434:	f7ff f913 	bl	800165e <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8002438:	f001 fb74 	bl	8003b24 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 800243c:	4b0d      	ldr	r3, [pc, #52]	; (8002474 <prvAddNewTaskToReadyList+0xcc>)
 800243e:	681b      	ldr	r3, [r3, #0]
 8002440:	2b00      	cmp	r3, #0
 8002442:	d00e      	beq.n	8002462 <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8002444:	4b0a      	ldr	r3, [pc, #40]	; (8002470 <prvAddNewTaskToReadyList+0xc8>)
 8002446:	681b      	ldr	r3, [r3, #0]
 8002448:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800244a:	687b      	ldr	r3, [r7, #4]
 800244c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800244e:	429a      	cmp	r2, r3
 8002450:	d207      	bcs.n	8002462 <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8002452:	4b0c      	ldr	r3, [pc, #48]	; (8002484 <prvAddNewTaskToReadyList+0xdc>)
 8002454:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8002458:	601a      	str	r2, [r3, #0]
 800245a:	f3bf 8f4f 	dsb	sy
 800245e:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8002462:	bf00      	nop
 8002464:	3708      	adds	r7, #8
 8002466:	46bd      	mov	sp, r7
 8002468:	bd80      	pop	{r7, pc}
 800246a:	bf00      	nop
 800246c:	20001764 	.word	0x20001764
 8002470:	20001290 	.word	0x20001290
 8002474:	20001770 	.word	0x20001770
 8002478:	20001780 	.word	0x20001780
 800247c:	2000176c 	.word	0x2000176c
 8002480:	20001294 	.word	0x20001294
 8002484:	e000ed04 	.word	0xe000ed04

08002488 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8002488:	b580      	push	{r7, lr}
 800248a:	b084      	sub	sp, #16
 800248c:	af00      	add	r7, sp, #0
 800248e:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8002490:	2300      	movs	r3, #0
 8002492:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8002494:	687b      	ldr	r3, [r7, #4]
 8002496:	2b00      	cmp	r3, #0
 8002498:	d017      	beq.n	80024ca <vTaskDelay+0x42>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 800249a:	4b13      	ldr	r3, [pc, #76]	; (80024e8 <vTaskDelay+0x60>)
 800249c:	681b      	ldr	r3, [r3, #0]
 800249e:	2b00      	cmp	r3, #0
 80024a0:	d00a      	beq.n	80024b8 <vTaskDelay+0x30>
	__asm volatile
 80024a2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80024a6:	f383 8811 	msr	BASEPRI, r3
 80024aa:	f3bf 8f6f 	isb	sy
 80024ae:	f3bf 8f4f 	dsb	sy
 80024b2:	60bb      	str	r3, [r7, #8]
}
 80024b4:	bf00      	nop
 80024b6:	e7fe      	b.n	80024b6 <vTaskDelay+0x2e>
			vTaskSuspendAll();
 80024b8:	f000 f880 	bl	80025bc <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 80024bc:	2100      	movs	r1, #0
 80024be:	6878      	ldr	r0, [r7, #4]
 80024c0:	f000 fe32 	bl	8003128 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 80024c4:	f000 f888 	bl	80025d8 <xTaskResumeAll>
 80024c8:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 80024ca:	68fb      	ldr	r3, [r7, #12]
 80024cc:	2b00      	cmp	r3, #0
 80024ce:	d107      	bne.n	80024e0 <vTaskDelay+0x58>
		{
			portYIELD_WITHIN_API();
 80024d0:	4b06      	ldr	r3, [pc, #24]	; (80024ec <vTaskDelay+0x64>)
 80024d2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80024d6:	601a      	str	r2, [r3, #0]
 80024d8:	f3bf 8f4f 	dsb	sy
 80024dc:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 80024e0:	bf00      	nop
 80024e2:	3710      	adds	r7, #16
 80024e4:	46bd      	mov	sp, r7
 80024e6:	bd80      	pop	{r7, pc}
 80024e8:	2000178c 	.word	0x2000178c
 80024ec:	e000ed04 	.word	0xe000ed04

080024f0 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 80024f0:	b580      	push	{r7, lr}
 80024f2:	b08a      	sub	sp, #40	; 0x28
 80024f4:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 80024f6:	2300      	movs	r3, #0
 80024f8:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 80024fa:	2300      	movs	r3, #0
 80024fc:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 80024fe:	463a      	mov	r2, r7
 8002500:	1d39      	adds	r1, r7, #4
 8002502:	f107 0308 	add.w	r3, r7, #8
 8002506:	4618      	mov	r0, r3
 8002508:	f7ff f848 	bl	800159c <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 800250c:	6839      	ldr	r1, [r7, #0]
 800250e:	687b      	ldr	r3, [r7, #4]
 8002510:	68ba      	ldr	r2, [r7, #8]
 8002512:	9202      	str	r2, [sp, #8]
 8002514:	9301      	str	r3, [sp, #4]
 8002516:	2300      	movs	r3, #0
 8002518:	9300      	str	r3, [sp, #0]
 800251a:	2300      	movs	r3, #0
 800251c:	460a      	mov	r2, r1
 800251e:	4921      	ldr	r1, [pc, #132]	; (80025a4 <vTaskStartScheduler+0xb4>)
 8002520:	4821      	ldr	r0, [pc, #132]	; (80025a8 <vTaskStartScheduler+0xb8>)
 8002522:	f7ff fe0f 	bl	8002144 <xTaskCreateStatic>
 8002526:	4603      	mov	r3, r0
 8002528:	4a20      	ldr	r2, [pc, #128]	; (80025ac <vTaskStartScheduler+0xbc>)
 800252a:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 800252c:	4b1f      	ldr	r3, [pc, #124]	; (80025ac <vTaskStartScheduler+0xbc>)
 800252e:	681b      	ldr	r3, [r3, #0]
 8002530:	2b00      	cmp	r3, #0
 8002532:	d002      	beq.n	800253a <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8002534:	2301      	movs	r3, #1
 8002536:	617b      	str	r3, [r7, #20]
 8002538:	e001      	b.n	800253e <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 800253a:	2300      	movs	r3, #0
 800253c:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 800253e:	697b      	ldr	r3, [r7, #20]
 8002540:	2b01      	cmp	r3, #1
 8002542:	d102      	bne.n	800254a <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 8002544:	f000 fe44 	bl	80031d0 <xTimerCreateTimerTask>
 8002548:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 800254a:	697b      	ldr	r3, [r7, #20]
 800254c:	2b01      	cmp	r3, #1
 800254e:	d116      	bne.n	800257e <vTaskStartScheduler+0x8e>
	__asm volatile
 8002550:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002554:	f383 8811 	msr	BASEPRI, r3
 8002558:	f3bf 8f6f 	isb	sy
 800255c:	f3bf 8f4f 	dsb	sy
 8002560:	613b      	str	r3, [r7, #16]
}
 8002562:	bf00      	nop
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8002564:	4b12      	ldr	r3, [pc, #72]	; (80025b0 <vTaskStartScheduler+0xc0>)
 8002566:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800256a:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 800256c:	4b11      	ldr	r3, [pc, #68]	; (80025b4 <vTaskStartScheduler+0xc4>)
 800256e:	2201      	movs	r2, #1
 8002570:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8002572:	4b11      	ldr	r3, [pc, #68]	; (80025b8 <vTaskStartScheduler+0xc8>)
 8002574:	2200      	movs	r2, #0
 8002576:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8002578:	f001 fa02 	bl	8003980 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 800257c:	e00e      	b.n	800259c <vTaskStartScheduler+0xac>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 800257e:	697b      	ldr	r3, [r7, #20]
 8002580:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8002584:	d10a      	bne.n	800259c <vTaskStartScheduler+0xac>
	__asm volatile
 8002586:	f04f 0350 	mov.w	r3, #80	; 0x50
 800258a:	f383 8811 	msr	BASEPRI, r3
 800258e:	f3bf 8f6f 	isb	sy
 8002592:	f3bf 8f4f 	dsb	sy
 8002596:	60fb      	str	r3, [r7, #12]
}
 8002598:	bf00      	nop
 800259a:	e7fe      	b.n	800259a <vTaskStartScheduler+0xaa>
}
 800259c:	bf00      	nop
 800259e:	3718      	adds	r7, #24
 80025a0:	46bd      	mov	sp, r7
 80025a2:	bd80      	pop	{r7, pc}
 80025a4:	0800bbb4 	.word	0x0800bbb4
 80025a8:	08002bf9 	.word	0x08002bf9
 80025ac:	20001788 	.word	0x20001788
 80025b0:	20001784 	.word	0x20001784
 80025b4:	20001770 	.word	0x20001770
 80025b8:	20001768 	.word	0x20001768

080025bc <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 80025bc:	b480      	push	{r7}
 80025be:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 80025c0:	4b04      	ldr	r3, [pc, #16]	; (80025d4 <vTaskSuspendAll+0x18>)
 80025c2:	681b      	ldr	r3, [r3, #0]
 80025c4:	3301      	adds	r3, #1
 80025c6:	4a03      	ldr	r2, [pc, #12]	; (80025d4 <vTaskSuspendAll+0x18>)
 80025c8:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 80025ca:	bf00      	nop
 80025cc:	46bd      	mov	sp, r7
 80025ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025d2:	4770      	bx	lr
 80025d4:	2000178c 	.word	0x2000178c

080025d8 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 80025d8:	b580      	push	{r7, lr}
 80025da:	b084      	sub	sp, #16
 80025dc:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 80025de:	2300      	movs	r3, #0
 80025e0:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 80025e2:	2300      	movs	r3, #0
 80025e4:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 80025e6:	4b42      	ldr	r3, [pc, #264]	; (80026f0 <xTaskResumeAll+0x118>)
 80025e8:	681b      	ldr	r3, [r3, #0]
 80025ea:	2b00      	cmp	r3, #0
 80025ec:	d10a      	bne.n	8002604 <xTaskResumeAll+0x2c>
	__asm volatile
 80025ee:	f04f 0350 	mov.w	r3, #80	; 0x50
 80025f2:	f383 8811 	msr	BASEPRI, r3
 80025f6:	f3bf 8f6f 	isb	sy
 80025fa:	f3bf 8f4f 	dsb	sy
 80025fe:	603b      	str	r3, [r7, #0]
}
 8002600:	bf00      	nop
 8002602:	e7fe      	b.n	8002602 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8002604:	f001 fa5e 	bl	8003ac4 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8002608:	4b39      	ldr	r3, [pc, #228]	; (80026f0 <xTaskResumeAll+0x118>)
 800260a:	681b      	ldr	r3, [r3, #0]
 800260c:	3b01      	subs	r3, #1
 800260e:	4a38      	ldr	r2, [pc, #224]	; (80026f0 <xTaskResumeAll+0x118>)
 8002610:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8002612:	4b37      	ldr	r3, [pc, #220]	; (80026f0 <xTaskResumeAll+0x118>)
 8002614:	681b      	ldr	r3, [r3, #0]
 8002616:	2b00      	cmp	r3, #0
 8002618:	d162      	bne.n	80026e0 <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 800261a:	4b36      	ldr	r3, [pc, #216]	; (80026f4 <xTaskResumeAll+0x11c>)
 800261c:	681b      	ldr	r3, [r3, #0]
 800261e:	2b00      	cmp	r3, #0
 8002620:	d05e      	beq.n	80026e0 <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8002622:	e02f      	b.n	8002684 <xTaskResumeAll+0xac>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8002624:	4b34      	ldr	r3, [pc, #208]	; (80026f8 <xTaskResumeAll+0x120>)
 8002626:	68db      	ldr	r3, [r3, #12]
 8002628:	68db      	ldr	r3, [r3, #12]
 800262a:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800262c:	68fb      	ldr	r3, [r7, #12]
 800262e:	3318      	adds	r3, #24
 8002630:	4618      	mov	r0, r3
 8002632:	f7ff f871 	bl	8001718 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8002636:	68fb      	ldr	r3, [r7, #12]
 8002638:	3304      	adds	r3, #4
 800263a:	4618      	mov	r0, r3
 800263c:	f7ff f86c 	bl	8001718 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8002640:	68fb      	ldr	r3, [r7, #12]
 8002642:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002644:	4b2d      	ldr	r3, [pc, #180]	; (80026fc <xTaskResumeAll+0x124>)
 8002646:	681b      	ldr	r3, [r3, #0]
 8002648:	429a      	cmp	r2, r3
 800264a:	d903      	bls.n	8002654 <xTaskResumeAll+0x7c>
 800264c:	68fb      	ldr	r3, [r7, #12]
 800264e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002650:	4a2a      	ldr	r2, [pc, #168]	; (80026fc <xTaskResumeAll+0x124>)
 8002652:	6013      	str	r3, [r2, #0]
 8002654:	68fb      	ldr	r3, [r7, #12]
 8002656:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002658:	4613      	mov	r3, r2
 800265a:	009b      	lsls	r3, r3, #2
 800265c:	4413      	add	r3, r2
 800265e:	009b      	lsls	r3, r3, #2
 8002660:	4a27      	ldr	r2, [pc, #156]	; (8002700 <xTaskResumeAll+0x128>)
 8002662:	441a      	add	r2, r3
 8002664:	68fb      	ldr	r3, [r7, #12]
 8002666:	3304      	adds	r3, #4
 8002668:	4619      	mov	r1, r3
 800266a:	4610      	mov	r0, r2
 800266c:	f7fe fff7 	bl	800165e <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8002670:	68fb      	ldr	r3, [r7, #12]
 8002672:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002674:	4b23      	ldr	r3, [pc, #140]	; (8002704 <xTaskResumeAll+0x12c>)
 8002676:	681b      	ldr	r3, [r3, #0]
 8002678:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800267a:	429a      	cmp	r2, r3
 800267c:	d302      	bcc.n	8002684 <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 800267e:	4b22      	ldr	r3, [pc, #136]	; (8002708 <xTaskResumeAll+0x130>)
 8002680:	2201      	movs	r2, #1
 8002682:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8002684:	4b1c      	ldr	r3, [pc, #112]	; (80026f8 <xTaskResumeAll+0x120>)
 8002686:	681b      	ldr	r3, [r3, #0]
 8002688:	2b00      	cmp	r3, #0
 800268a:	d1cb      	bne.n	8002624 <xTaskResumeAll+0x4c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 800268c:	68fb      	ldr	r3, [r7, #12]
 800268e:	2b00      	cmp	r3, #0
 8002690:	d001      	beq.n	8002696 <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8002692:	f000 fb67 	bl	8002d64 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8002696:	4b1d      	ldr	r3, [pc, #116]	; (800270c <xTaskResumeAll+0x134>)
 8002698:	681b      	ldr	r3, [r3, #0]
 800269a:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 800269c:	687b      	ldr	r3, [r7, #4]
 800269e:	2b00      	cmp	r3, #0
 80026a0:	d010      	beq.n	80026c4 <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 80026a2:	f000 f859 	bl	8002758 <xTaskIncrementTick>
 80026a6:	4603      	mov	r3, r0
 80026a8:	2b00      	cmp	r3, #0
 80026aa:	d002      	beq.n	80026b2 <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 80026ac:	4b16      	ldr	r3, [pc, #88]	; (8002708 <xTaskResumeAll+0x130>)
 80026ae:	2201      	movs	r2, #1
 80026b0:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 80026b2:	687b      	ldr	r3, [r7, #4]
 80026b4:	3b01      	subs	r3, #1
 80026b6:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 80026b8:	687b      	ldr	r3, [r7, #4]
 80026ba:	2b00      	cmp	r3, #0
 80026bc:	d1f1      	bne.n	80026a2 <xTaskResumeAll+0xca>

						xPendedTicks = 0;
 80026be:	4b13      	ldr	r3, [pc, #76]	; (800270c <xTaskResumeAll+0x134>)
 80026c0:	2200      	movs	r2, #0
 80026c2:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 80026c4:	4b10      	ldr	r3, [pc, #64]	; (8002708 <xTaskResumeAll+0x130>)
 80026c6:	681b      	ldr	r3, [r3, #0]
 80026c8:	2b00      	cmp	r3, #0
 80026ca:	d009      	beq.n	80026e0 <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 80026cc:	2301      	movs	r3, #1
 80026ce:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 80026d0:	4b0f      	ldr	r3, [pc, #60]	; (8002710 <xTaskResumeAll+0x138>)
 80026d2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80026d6:	601a      	str	r2, [r3, #0]
 80026d8:	f3bf 8f4f 	dsb	sy
 80026dc:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 80026e0:	f001 fa20 	bl	8003b24 <vPortExitCritical>

	return xAlreadyYielded;
 80026e4:	68bb      	ldr	r3, [r7, #8]
}
 80026e6:	4618      	mov	r0, r3
 80026e8:	3710      	adds	r7, #16
 80026ea:	46bd      	mov	sp, r7
 80026ec:	bd80      	pop	{r7, pc}
 80026ee:	bf00      	nop
 80026f0:	2000178c 	.word	0x2000178c
 80026f4:	20001764 	.word	0x20001764
 80026f8:	20001724 	.word	0x20001724
 80026fc:	2000176c 	.word	0x2000176c
 8002700:	20001294 	.word	0x20001294
 8002704:	20001290 	.word	0x20001290
 8002708:	20001778 	.word	0x20001778
 800270c:	20001774 	.word	0x20001774
 8002710:	e000ed04 	.word	0xe000ed04

08002714 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8002714:	b480      	push	{r7}
 8002716:	b083      	sub	sp, #12
 8002718:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 800271a:	4b05      	ldr	r3, [pc, #20]	; (8002730 <xTaskGetTickCount+0x1c>)
 800271c:	681b      	ldr	r3, [r3, #0]
 800271e:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8002720:	687b      	ldr	r3, [r7, #4]
}
 8002722:	4618      	mov	r0, r3
 8002724:	370c      	adds	r7, #12
 8002726:	46bd      	mov	sp, r7
 8002728:	f85d 7b04 	ldr.w	r7, [sp], #4
 800272c:	4770      	bx	lr
 800272e:	bf00      	nop
 8002730:	20001768 	.word	0x20001768

08002734 <xTaskGetTickCountFromISR>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCountFromISR( void )
{
 8002734:	b580      	push	{r7, lr}
 8002736:	b082      	sub	sp, #8
 8002738:	af00      	add	r7, sp, #0
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: https://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800273a:	f001 faa5 	bl	8003c88 <vPortValidateInterruptPriority>

	uxSavedInterruptStatus = portTICK_TYPE_SET_INTERRUPT_MASK_FROM_ISR();
 800273e:	2300      	movs	r3, #0
 8002740:	607b      	str	r3, [r7, #4]
	{
		xReturn = xTickCount;
 8002742:	4b04      	ldr	r3, [pc, #16]	; (8002754 <xTaskGetTickCountFromISR+0x20>)
 8002744:	681b      	ldr	r3, [r3, #0]
 8002746:	603b      	str	r3, [r7, #0]
	}
	portTICK_TYPE_CLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8002748:	683b      	ldr	r3, [r7, #0]
}
 800274a:	4618      	mov	r0, r3
 800274c:	3708      	adds	r7, #8
 800274e:	46bd      	mov	sp, r7
 8002750:	bd80      	pop	{r7, pc}
 8002752:	bf00      	nop
 8002754:	20001768 	.word	0x20001768

08002758 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8002758:	b580      	push	{r7, lr}
 800275a:	b086      	sub	sp, #24
 800275c:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800275e:	2300      	movs	r3, #0
 8002760:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8002762:	4b4f      	ldr	r3, [pc, #316]	; (80028a0 <xTaskIncrementTick+0x148>)
 8002764:	681b      	ldr	r3, [r3, #0]
 8002766:	2b00      	cmp	r3, #0
 8002768:	f040 808f 	bne.w	800288a <xTaskIncrementTick+0x132>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 800276c:	4b4d      	ldr	r3, [pc, #308]	; (80028a4 <xTaskIncrementTick+0x14c>)
 800276e:	681b      	ldr	r3, [r3, #0]
 8002770:	3301      	adds	r3, #1
 8002772:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8002774:	4a4b      	ldr	r2, [pc, #300]	; (80028a4 <xTaskIncrementTick+0x14c>)
 8002776:	693b      	ldr	r3, [r7, #16]
 8002778:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800277a:	693b      	ldr	r3, [r7, #16]
 800277c:	2b00      	cmp	r3, #0
 800277e:	d120      	bne.n	80027c2 <xTaskIncrementTick+0x6a>
		{
			taskSWITCH_DELAYED_LISTS();
 8002780:	4b49      	ldr	r3, [pc, #292]	; (80028a8 <xTaskIncrementTick+0x150>)
 8002782:	681b      	ldr	r3, [r3, #0]
 8002784:	681b      	ldr	r3, [r3, #0]
 8002786:	2b00      	cmp	r3, #0
 8002788:	d00a      	beq.n	80027a0 <xTaskIncrementTick+0x48>
	__asm volatile
 800278a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800278e:	f383 8811 	msr	BASEPRI, r3
 8002792:	f3bf 8f6f 	isb	sy
 8002796:	f3bf 8f4f 	dsb	sy
 800279a:	603b      	str	r3, [r7, #0]
}
 800279c:	bf00      	nop
 800279e:	e7fe      	b.n	800279e <xTaskIncrementTick+0x46>
 80027a0:	4b41      	ldr	r3, [pc, #260]	; (80028a8 <xTaskIncrementTick+0x150>)
 80027a2:	681b      	ldr	r3, [r3, #0]
 80027a4:	60fb      	str	r3, [r7, #12]
 80027a6:	4b41      	ldr	r3, [pc, #260]	; (80028ac <xTaskIncrementTick+0x154>)
 80027a8:	681b      	ldr	r3, [r3, #0]
 80027aa:	4a3f      	ldr	r2, [pc, #252]	; (80028a8 <xTaskIncrementTick+0x150>)
 80027ac:	6013      	str	r3, [r2, #0]
 80027ae:	4a3f      	ldr	r2, [pc, #252]	; (80028ac <xTaskIncrementTick+0x154>)
 80027b0:	68fb      	ldr	r3, [r7, #12]
 80027b2:	6013      	str	r3, [r2, #0]
 80027b4:	4b3e      	ldr	r3, [pc, #248]	; (80028b0 <xTaskIncrementTick+0x158>)
 80027b6:	681b      	ldr	r3, [r3, #0]
 80027b8:	3301      	adds	r3, #1
 80027ba:	4a3d      	ldr	r2, [pc, #244]	; (80028b0 <xTaskIncrementTick+0x158>)
 80027bc:	6013      	str	r3, [r2, #0]
 80027be:	f000 fad1 	bl	8002d64 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 80027c2:	4b3c      	ldr	r3, [pc, #240]	; (80028b4 <xTaskIncrementTick+0x15c>)
 80027c4:	681b      	ldr	r3, [r3, #0]
 80027c6:	693a      	ldr	r2, [r7, #16]
 80027c8:	429a      	cmp	r2, r3
 80027ca:	d349      	bcc.n	8002860 <xTaskIncrementTick+0x108>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80027cc:	4b36      	ldr	r3, [pc, #216]	; (80028a8 <xTaskIncrementTick+0x150>)
 80027ce:	681b      	ldr	r3, [r3, #0]
 80027d0:	681b      	ldr	r3, [r3, #0]
 80027d2:	2b00      	cmp	r3, #0
 80027d4:	d104      	bne.n	80027e0 <xTaskIncrementTick+0x88>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80027d6:	4b37      	ldr	r3, [pc, #220]	; (80028b4 <xTaskIncrementTick+0x15c>)
 80027d8:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80027dc:	601a      	str	r2, [r3, #0]
					break;
 80027de:	e03f      	b.n	8002860 <xTaskIncrementTick+0x108>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80027e0:	4b31      	ldr	r3, [pc, #196]	; (80028a8 <xTaskIncrementTick+0x150>)
 80027e2:	681b      	ldr	r3, [r3, #0]
 80027e4:	68db      	ldr	r3, [r3, #12]
 80027e6:	68db      	ldr	r3, [r3, #12]
 80027e8:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 80027ea:	68bb      	ldr	r3, [r7, #8]
 80027ec:	685b      	ldr	r3, [r3, #4]
 80027ee:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 80027f0:	693a      	ldr	r2, [r7, #16]
 80027f2:	687b      	ldr	r3, [r7, #4]
 80027f4:	429a      	cmp	r2, r3
 80027f6:	d203      	bcs.n	8002800 <xTaskIncrementTick+0xa8>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 80027f8:	4a2e      	ldr	r2, [pc, #184]	; (80028b4 <xTaskIncrementTick+0x15c>)
 80027fa:	687b      	ldr	r3, [r7, #4]
 80027fc:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 80027fe:	e02f      	b.n	8002860 <xTaskIncrementTick+0x108>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8002800:	68bb      	ldr	r3, [r7, #8]
 8002802:	3304      	adds	r3, #4
 8002804:	4618      	mov	r0, r3
 8002806:	f7fe ff87 	bl	8001718 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800280a:	68bb      	ldr	r3, [r7, #8]
 800280c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800280e:	2b00      	cmp	r3, #0
 8002810:	d004      	beq.n	800281c <xTaskIncrementTick+0xc4>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8002812:	68bb      	ldr	r3, [r7, #8]
 8002814:	3318      	adds	r3, #24
 8002816:	4618      	mov	r0, r3
 8002818:	f7fe ff7e 	bl	8001718 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 800281c:	68bb      	ldr	r3, [r7, #8]
 800281e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002820:	4b25      	ldr	r3, [pc, #148]	; (80028b8 <xTaskIncrementTick+0x160>)
 8002822:	681b      	ldr	r3, [r3, #0]
 8002824:	429a      	cmp	r2, r3
 8002826:	d903      	bls.n	8002830 <xTaskIncrementTick+0xd8>
 8002828:	68bb      	ldr	r3, [r7, #8]
 800282a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800282c:	4a22      	ldr	r2, [pc, #136]	; (80028b8 <xTaskIncrementTick+0x160>)
 800282e:	6013      	str	r3, [r2, #0]
 8002830:	68bb      	ldr	r3, [r7, #8]
 8002832:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002834:	4613      	mov	r3, r2
 8002836:	009b      	lsls	r3, r3, #2
 8002838:	4413      	add	r3, r2
 800283a:	009b      	lsls	r3, r3, #2
 800283c:	4a1f      	ldr	r2, [pc, #124]	; (80028bc <xTaskIncrementTick+0x164>)
 800283e:	441a      	add	r2, r3
 8002840:	68bb      	ldr	r3, [r7, #8]
 8002842:	3304      	adds	r3, #4
 8002844:	4619      	mov	r1, r3
 8002846:	4610      	mov	r0, r2
 8002848:	f7fe ff09 	bl	800165e <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800284c:	68bb      	ldr	r3, [r7, #8]
 800284e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002850:	4b1b      	ldr	r3, [pc, #108]	; (80028c0 <xTaskIncrementTick+0x168>)
 8002852:	681b      	ldr	r3, [r3, #0]
 8002854:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002856:	429a      	cmp	r2, r3
 8002858:	d3b8      	bcc.n	80027cc <xTaskIncrementTick+0x74>
						{
							xSwitchRequired = pdTRUE;
 800285a:	2301      	movs	r3, #1
 800285c:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800285e:	e7b5      	b.n	80027cc <xTaskIncrementTick+0x74>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8002860:	4b17      	ldr	r3, [pc, #92]	; (80028c0 <xTaskIncrementTick+0x168>)
 8002862:	681b      	ldr	r3, [r3, #0]
 8002864:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002866:	4915      	ldr	r1, [pc, #84]	; (80028bc <xTaskIncrementTick+0x164>)
 8002868:	4613      	mov	r3, r2
 800286a:	009b      	lsls	r3, r3, #2
 800286c:	4413      	add	r3, r2
 800286e:	009b      	lsls	r3, r3, #2
 8002870:	440b      	add	r3, r1
 8002872:	681b      	ldr	r3, [r3, #0]
 8002874:	2b01      	cmp	r3, #1
 8002876:	d901      	bls.n	800287c <xTaskIncrementTick+0x124>
			{
				xSwitchRequired = pdTRUE;
 8002878:	2301      	movs	r3, #1
 800287a:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 800287c:	4b11      	ldr	r3, [pc, #68]	; (80028c4 <xTaskIncrementTick+0x16c>)
 800287e:	681b      	ldr	r3, [r3, #0]
 8002880:	2b00      	cmp	r3, #0
 8002882:	d007      	beq.n	8002894 <xTaskIncrementTick+0x13c>
			{
				xSwitchRequired = pdTRUE;
 8002884:	2301      	movs	r3, #1
 8002886:	617b      	str	r3, [r7, #20]
 8002888:	e004      	b.n	8002894 <xTaskIncrementTick+0x13c>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 800288a:	4b0f      	ldr	r3, [pc, #60]	; (80028c8 <xTaskIncrementTick+0x170>)
 800288c:	681b      	ldr	r3, [r3, #0]
 800288e:	3301      	adds	r3, #1
 8002890:	4a0d      	ldr	r2, [pc, #52]	; (80028c8 <xTaskIncrementTick+0x170>)
 8002892:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8002894:	697b      	ldr	r3, [r7, #20]
}
 8002896:	4618      	mov	r0, r3
 8002898:	3718      	adds	r7, #24
 800289a:	46bd      	mov	sp, r7
 800289c:	bd80      	pop	{r7, pc}
 800289e:	bf00      	nop
 80028a0:	2000178c 	.word	0x2000178c
 80028a4:	20001768 	.word	0x20001768
 80028a8:	2000171c 	.word	0x2000171c
 80028ac:	20001720 	.word	0x20001720
 80028b0:	2000177c 	.word	0x2000177c
 80028b4:	20001784 	.word	0x20001784
 80028b8:	2000176c 	.word	0x2000176c
 80028bc:	20001294 	.word	0x20001294
 80028c0:	20001290 	.word	0x20001290
 80028c4:	20001778 	.word	0x20001778
 80028c8:	20001774 	.word	0x20001774

080028cc <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 80028cc:	b480      	push	{r7}
 80028ce:	b085      	sub	sp, #20
 80028d0:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 80028d2:	4b28      	ldr	r3, [pc, #160]	; (8002974 <vTaskSwitchContext+0xa8>)
 80028d4:	681b      	ldr	r3, [r3, #0]
 80028d6:	2b00      	cmp	r3, #0
 80028d8:	d003      	beq.n	80028e2 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 80028da:	4b27      	ldr	r3, [pc, #156]	; (8002978 <vTaskSwitchContext+0xac>)
 80028dc:	2201      	movs	r2, #1
 80028de:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 80028e0:	e041      	b.n	8002966 <vTaskSwitchContext+0x9a>
		xYieldPending = pdFALSE;
 80028e2:	4b25      	ldr	r3, [pc, #148]	; (8002978 <vTaskSwitchContext+0xac>)
 80028e4:	2200      	movs	r2, #0
 80028e6:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80028e8:	4b24      	ldr	r3, [pc, #144]	; (800297c <vTaskSwitchContext+0xb0>)
 80028ea:	681b      	ldr	r3, [r3, #0]
 80028ec:	60fb      	str	r3, [r7, #12]
 80028ee:	e010      	b.n	8002912 <vTaskSwitchContext+0x46>
 80028f0:	68fb      	ldr	r3, [r7, #12]
 80028f2:	2b00      	cmp	r3, #0
 80028f4:	d10a      	bne.n	800290c <vTaskSwitchContext+0x40>
	__asm volatile
 80028f6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80028fa:	f383 8811 	msr	BASEPRI, r3
 80028fe:	f3bf 8f6f 	isb	sy
 8002902:	f3bf 8f4f 	dsb	sy
 8002906:	607b      	str	r3, [r7, #4]
}
 8002908:	bf00      	nop
 800290a:	e7fe      	b.n	800290a <vTaskSwitchContext+0x3e>
 800290c:	68fb      	ldr	r3, [r7, #12]
 800290e:	3b01      	subs	r3, #1
 8002910:	60fb      	str	r3, [r7, #12]
 8002912:	491b      	ldr	r1, [pc, #108]	; (8002980 <vTaskSwitchContext+0xb4>)
 8002914:	68fa      	ldr	r2, [r7, #12]
 8002916:	4613      	mov	r3, r2
 8002918:	009b      	lsls	r3, r3, #2
 800291a:	4413      	add	r3, r2
 800291c:	009b      	lsls	r3, r3, #2
 800291e:	440b      	add	r3, r1
 8002920:	681b      	ldr	r3, [r3, #0]
 8002922:	2b00      	cmp	r3, #0
 8002924:	d0e4      	beq.n	80028f0 <vTaskSwitchContext+0x24>
 8002926:	68fa      	ldr	r2, [r7, #12]
 8002928:	4613      	mov	r3, r2
 800292a:	009b      	lsls	r3, r3, #2
 800292c:	4413      	add	r3, r2
 800292e:	009b      	lsls	r3, r3, #2
 8002930:	4a13      	ldr	r2, [pc, #76]	; (8002980 <vTaskSwitchContext+0xb4>)
 8002932:	4413      	add	r3, r2
 8002934:	60bb      	str	r3, [r7, #8]
 8002936:	68bb      	ldr	r3, [r7, #8]
 8002938:	685b      	ldr	r3, [r3, #4]
 800293a:	685a      	ldr	r2, [r3, #4]
 800293c:	68bb      	ldr	r3, [r7, #8]
 800293e:	605a      	str	r2, [r3, #4]
 8002940:	68bb      	ldr	r3, [r7, #8]
 8002942:	685a      	ldr	r2, [r3, #4]
 8002944:	68bb      	ldr	r3, [r7, #8]
 8002946:	3308      	adds	r3, #8
 8002948:	429a      	cmp	r2, r3
 800294a:	d104      	bne.n	8002956 <vTaskSwitchContext+0x8a>
 800294c:	68bb      	ldr	r3, [r7, #8]
 800294e:	685b      	ldr	r3, [r3, #4]
 8002950:	685a      	ldr	r2, [r3, #4]
 8002952:	68bb      	ldr	r3, [r7, #8]
 8002954:	605a      	str	r2, [r3, #4]
 8002956:	68bb      	ldr	r3, [r7, #8]
 8002958:	685b      	ldr	r3, [r3, #4]
 800295a:	68db      	ldr	r3, [r3, #12]
 800295c:	4a09      	ldr	r2, [pc, #36]	; (8002984 <vTaskSwitchContext+0xb8>)
 800295e:	6013      	str	r3, [r2, #0]
 8002960:	4a06      	ldr	r2, [pc, #24]	; (800297c <vTaskSwitchContext+0xb0>)
 8002962:	68fb      	ldr	r3, [r7, #12]
 8002964:	6013      	str	r3, [r2, #0]
}
 8002966:	bf00      	nop
 8002968:	3714      	adds	r7, #20
 800296a:	46bd      	mov	sp, r7
 800296c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002970:	4770      	bx	lr
 8002972:	bf00      	nop
 8002974:	2000178c 	.word	0x2000178c
 8002978:	20001778 	.word	0x20001778
 800297c:	2000176c 	.word	0x2000176c
 8002980:	20001294 	.word	0x20001294
 8002984:	20001290 	.word	0x20001290

08002988 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8002988:	b580      	push	{r7, lr}
 800298a:	b084      	sub	sp, #16
 800298c:	af00      	add	r7, sp, #0
 800298e:	6078      	str	r0, [r7, #4]
 8002990:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8002992:	687b      	ldr	r3, [r7, #4]
 8002994:	2b00      	cmp	r3, #0
 8002996:	d10a      	bne.n	80029ae <vTaskPlaceOnEventList+0x26>
	__asm volatile
 8002998:	f04f 0350 	mov.w	r3, #80	; 0x50
 800299c:	f383 8811 	msr	BASEPRI, r3
 80029a0:	f3bf 8f6f 	isb	sy
 80029a4:	f3bf 8f4f 	dsb	sy
 80029a8:	60fb      	str	r3, [r7, #12]
}
 80029aa:	bf00      	nop
 80029ac:	e7fe      	b.n	80029ac <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 80029ae:	4b07      	ldr	r3, [pc, #28]	; (80029cc <vTaskPlaceOnEventList+0x44>)
 80029b0:	681b      	ldr	r3, [r3, #0]
 80029b2:	3318      	adds	r3, #24
 80029b4:	4619      	mov	r1, r3
 80029b6:	6878      	ldr	r0, [r7, #4]
 80029b8:	f7fe fe75 	bl	80016a6 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 80029bc:	2101      	movs	r1, #1
 80029be:	6838      	ldr	r0, [r7, #0]
 80029c0:	f000 fbb2 	bl	8003128 <prvAddCurrentTaskToDelayedList>
}
 80029c4:	bf00      	nop
 80029c6:	3710      	adds	r7, #16
 80029c8:	46bd      	mov	sp, r7
 80029ca:	bd80      	pop	{r7, pc}
 80029cc:	20001290 	.word	0x20001290

080029d0 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 80029d0:	b580      	push	{r7, lr}
 80029d2:	b086      	sub	sp, #24
 80029d4:	af00      	add	r7, sp, #0
 80029d6:	60f8      	str	r0, [r7, #12]
 80029d8:	60b9      	str	r1, [r7, #8]
 80029da:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 80029dc:	68fb      	ldr	r3, [r7, #12]
 80029de:	2b00      	cmp	r3, #0
 80029e0:	d10a      	bne.n	80029f8 <vTaskPlaceOnEventListRestricted+0x28>
	__asm volatile
 80029e2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80029e6:	f383 8811 	msr	BASEPRI, r3
 80029ea:	f3bf 8f6f 	isb	sy
 80029ee:	f3bf 8f4f 	dsb	sy
 80029f2:	617b      	str	r3, [r7, #20]
}
 80029f4:	bf00      	nop
 80029f6:	e7fe      	b.n	80029f6 <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 80029f8:	4b0a      	ldr	r3, [pc, #40]	; (8002a24 <vTaskPlaceOnEventListRestricted+0x54>)
 80029fa:	681b      	ldr	r3, [r3, #0]
 80029fc:	3318      	adds	r3, #24
 80029fe:	4619      	mov	r1, r3
 8002a00:	68f8      	ldr	r0, [r7, #12]
 8002a02:	f7fe fe2c 	bl	800165e <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 8002a06:	687b      	ldr	r3, [r7, #4]
 8002a08:	2b00      	cmp	r3, #0
 8002a0a:	d002      	beq.n	8002a12 <vTaskPlaceOnEventListRestricted+0x42>
		{
			xTicksToWait = portMAX_DELAY;
 8002a0c:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8002a10:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8002a12:	6879      	ldr	r1, [r7, #4]
 8002a14:	68b8      	ldr	r0, [r7, #8]
 8002a16:	f000 fb87 	bl	8003128 <prvAddCurrentTaskToDelayedList>
	}
 8002a1a:	bf00      	nop
 8002a1c:	3718      	adds	r7, #24
 8002a1e:	46bd      	mov	sp, r7
 8002a20:	bd80      	pop	{r7, pc}
 8002a22:	bf00      	nop
 8002a24:	20001290 	.word	0x20001290

08002a28 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8002a28:	b580      	push	{r7, lr}
 8002a2a:	b086      	sub	sp, #24
 8002a2c:	af00      	add	r7, sp, #0
 8002a2e:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8002a30:	687b      	ldr	r3, [r7, #4]
 8002a32:	68db      	ldr	r3, [r3, #12]
 8002a34:	68db      	ldr	r3, [r3, #12]
 8002a36:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8002a38:	693b      	ldr	r3, [r7, #16]
 8002a3a:	2b00      	cmp	r3, #0
 8002a3c:	d10a      	bne.n	8002a54 <xTaskRemoveFromEventList+0x2c>
	__asm volatile
 8002a3e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002a42:	f383 8811 	msr	BASEPRI, r3
 8002a46:	f3bf 8f6f 	isb	sy
 8002a4a:	f3bf 8f4f 	dsb	sy
 8002a4e:	60fb      	str	r3, [r7, #12]
}
 8002a50:	bf00      	nop
 8002a52:	e7fe      	b.n	8002a52 <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8002a54:	693b      	ldr	r3, [r7, #16]
 8002a56:	3318      	adds	r3, #24
 8002a58:	4618      	mov	r0, r3
 8002a5a:	f7fe fe5d 	bl	8001718 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8002a5e:	4b1e      	ldr	r3, [pc, #120]	; (8002ad8 <xTaskRemoveFromEventList+0xb0>)
 8002a60:	681b      	ldr	r3, [r3, #0]
 8002a62:	2b00      	cmp	r3, #0
 8002a64:	d11d      	bne.n	8002aa2 <xTaskRemoveFromEventList+0x7a>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8002a66:	693b      	ldr	r3, [r7, #16]
 8002a68:	3304      	adds	r3, #4
 8002a6a:	4618      	mov	r0, r3
 8002a6c:	f7fe fe54 	bl	8001718 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8002a70:	693b      	ldr	r3, [r7, #16]
 8002a72:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002a74:	4b19      	ldr	r3, [pc, #100]	; (8002adc <xTaskRemoveFromEventList+0xb4>)
 8002a76:	681b      	ldr	r3, [r3, #0]
 8002a78:	429a      	cmp	r2, r3
 8002a7a:	d903      	bls.n	8002a84 <xTaskRemoveFromEventList+0x5c>
 8002a7c:	693b      	ldr	r3, [r7, #16]
 8002a7e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002a80:	4a16      	ldr	r2, [pc, #88]	; (8002adc <xTaskRemoveFromEventList+0xb4>)
 8002a82:	6013      	str	r3, [r2, #0]
 8002a84:	693b      	ldr	r3, [r7, #16]
 8002a86:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002a88:	4613      	mov	r3, r2
 8002a8a:	009b      	lsls	r3, r3, #2
 8002a8c:	4413      	add	r3, r2
 8002a8e:	009b      	lsls	r3, r3, #2
 8002a90:	4a13      	ldr	r2, [pc, #76]	; (8002ae0 <xTaskRemoveFromEventList+0xb8>)
 8002a92:	441a      	add	r2, r3
 8002a94:	693b      	ldr	r3, [r7, #16]
 8002a96:	3304      	adds	r3, #4
 8002a98:	4619      	mov	r1, r3
 8002a9a:	4610      	mov	r0, r2
 8002a9c:	f7fe fddf 	bl	800165e <vListInsertEnd>
 8002aa0:	e005      	b.n	8002aae <xTaskRemoveFromEventList+0x86>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8002aa2:	693b      	ldr	r3, [r7, #16]
 8002aa4:	3318      	adds	r3, #24
 8002aa6:	4619      	mov	r1, r3
 8002aa8:	480e      	ldr	r0, [pc, #56]	; (8002ae4 <xTaskRemoveFromEventList+0xbc>)
 8002aaa:	f7fe fdd8 	bl	800165e <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8002aae:	693b      	ldr	r3, [r7, #16]
 8002ab0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002ab2:	4b0d      	ldr	r3, [pc, #52]	; (8002ae8 <xTaskRemoveFromEventList+0xc0>)
 8002ab4:	681b      	ldr	r3, [r3, #0]
 8002ab6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002ab8:	429a      	cmp	r2, r3
 8002aba:	d905      	bls.n	8002ac8 <xTaskRemoveFromEventList+0xa0>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8002abc:	2301      	movs	r3, #1
 8002abe:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8002ac0:	4b0a      	ldr	r3, [pc, #40]	; (8002aec <xTaskRemoveFromEventList+0xc4>)
 8002ac2:	2201      	movs	r2, #1
 8002ac4:	601a      	str	r2, [r3, #0]
 8002ac6:	e001      	b.n	8002acc <xTaskRemoveFromEventList+0xa4>
	}
	else
	{
		xReturn = pdFALSE;
 8002ac8:	2300      	movs	r3, #0
 8002aca:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8002acc:	697b      	ldr	r3, [r7, #20]
}
 8002ace:	4618      	mov	r0, r3
 8002ad0:	3718      	adds	r7, #24
 8002ad2:	46bd      	mov	sp, r7
 8002ad4:	bd80      	pop	{r7, pc}
 8002ad6:	bf00      	nop
 8002ad8:	2000178c 	.word	0x2000178c
 8002adc:	2000176c 	.word	0x2000176c
 8002ae0:	20001294 	.word	0x20001294
 8002ae4:	20001724 	.word	0x20001724
 8002ae8:	20001290 	.word	0x20001290
 8002aec:	20001778 	.word	0x20001778

08002af0 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8002af0:	b480      	push	{r7}
 8002af2:	b083      	sub	sp, #12
 8002af4:	af00      	add	r7, sp, #0
 8002af6:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8002af8:	4b06      	ldr	r3, [pc, #24]	; (8002b14 <vTaskInternalSetTimeOutState+0x24>)
 8002afa:	681a      	ldr	r2, [r3, #0]
 8002afc:	687b      	ldr	r3, [r7, #4]
 8002afe:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8002b00:	4b05      	ldr	r3, [pc, #20]	; (8002b18 <vTaskInternalSetTimeOutState+0x28>)
 8002b02:	681a      	ldr	r2, [r3, #0]
 8002b04:	687b      	ldr	r3, [r7, #4]
 8002b06:	605a      	str	r2, [r3, #4]
}
 8002b08:	bf00      	nop
 8002b0a:	370c      	adds	r7, #12
 8002b0c:	46bd      	mov	sp, r7
 8002b0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b12:	4770      	bx	lr
 8002b14:	2000177c 	.word	0x2000177c
 8002b18:	20001768 	.word	0x20001768

08002b1c <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8002b1c:	b580      	push	{r7, lr}
 8002b1e:	b088      	sub	sp, #32
 8002b20:	af00      	add	r7, sp, #0
 8002b22:	6078      	str	r0, [r7, #4]
 8002b24:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8002b26:	687b      	ldr	r3, [r7, #4]
 8002b28:	2b00      	cmp	r3, #0
 8002b2a:	d10a      	bne.n	8002b42 <xTaskCheckForTimeOut+0x26>
	__asm volatile
 8002b2c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002b30:	f383 8811 	msr	BASEPRI, r3
 8002b34:	f3bf 8f6f 	isb	sy
 8002b38:	f3bf 8f4f 	dsb	sy
 8002b3c:	613b      	str	r3, [r7, #16]
}
 8002b3e:	bf00      	nop
 8002b40:	e7fe      	b.n	8002b40 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 8002b42:	683b      	ldr	r3, [r7, #0]
 8002b44:	2b00      	cmp	r3, #0
 8002b46:	d10a      	bne.n	8002b5e <xTaskCheckForTimeOut+0x42>
	__asm volatile
 8002b48:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002b4c:	f383 8811 	msr	BASEPRI, r3
 8002b50:	f3bf 8f6f 	isb	sy
 8002b54:	f3bf 8f4f 	dsb	sy
 8002b58:	60fb      	str	r3, [r7, #12]
}
 8002b5a:	bf00      	nop
 8002b5c:	e7fe      	b.n	8002b5c <xTaskCheckForTimeOut+0x40>

	taskENTER_CRITICAL();
 8002b5e:	f000 ffb1 	bl	8003ac4 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8002b62:	4b1d      	ldr	r3, [pc, #116]	; (8002bd8 <xTaskCheckForTimeOut+0xbc>)
 8002b64:	681b      	ldr	r3, [r3, #0]
 8002b66:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8002b68:	687b      	ldr	r3, [r7, #4]
 8002b6a:	685b      	ldr	r3, [r3, #4]
 8002b6c:	69ba      	ldr	r2, [r7, #24]
 8002b6e:	1ad3      	subs	r3, r2, r3
 8002b70:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8002b72:	683b      	ldr	r3, [r7, #0]
 8002b74:	681b      	ldr	r3, [r3, #0]
 8002b76:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8002b7a:	d102      	bne.n	8002b82 <xTaskCheckForTimeOut+0x66>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8002b7c:	2300      	movs	r3, #0
 8002b7e:	61fb      	str	r3, [r7, #28]
 8002b80:	e023      	b.n	8002bca <xTaskCheckForTimeOut+0xae>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8002b82:	687b      	ldr	r3, [r7, #4]
 8002b84:	681a      	ldr	r2, [r3, #0]
 8002b86:	4b15      	ldr	r3, [pc, #84]	; (8002bdc <xTaskCheckForTimeOut+0xc0>)
 8002b88:	681b      	ldr	r3, [r3, #0]
 8002b8a:	429a      	cmp	r2, r3
 8002b8c:	d007      	beq.n	8002b9e <xTaskCheckForTimeOut+0x82>
 8002b8e:	687b      	ldr	r3, [r7, #4]
 8002b90:	685b      	ldr	r3, [r3, #4]
 8002b92:	69ba      	ldr	r2, [r7, #24]
 8002b94:	429a      	cmp	r2, r3
 8002b96:	d302      	bcc.n	8002b9e <xTaskCheckForTimeOut+0x82>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8002b98:	2301      	movs	r3, #1
 8002b9a:	61fb      	str	r3, [r7, #28]
 8002b9c:	e015      	b.n	8002bca <xTaskCheckForTimeOut+0xae>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8002b9e:	683b      	ldr	r3, [r7, #0]
 8002ba0:	681b      	ldr	r3, [r3, #0]
 8002ba2:	697a      	ldr	r2, [r7, #20]
 8002ba4:	429a      	cmp	r2, r3
 8002ba6:	d20b      	bcs.n	8002bc0 <xTaskCheckForTimeOut+0xa4>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8002ba8:	683b      	ldr	r3, [r7, #0]
 8002baa:	681a      	ldr	r2, [r3, #0]
 8002bac:	697b      	ldr	r3, [r7, #20]
 8002bae:	1ad2      	subs	r2, r2, r3
 8002bb0:	683b      	ldr	r3, [r7, #0]
 8002bb2:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8002bb4:	6878      	ldr	r0, [r7, #4]
 8002bb6:	f7ff ff9b 	bl	8002af0 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8002bba:	2300      	movs	r3, #0
 8002bbc:	61fb      	str	r3, [r7, #28]
 8002bbe:	e004      	b.n	8002bca <xTaskCheckForTimeOut+0xae>
		}
		else
		{
			*pxTicksToWait = 0;
 8002bc0:	683b      	ldr	r3, [r7, #0]
 8002bc2:	2200      	movs	r2, #0
 8002bc4:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8002bc6:	2301      	movs	r3, #1
 8002bc8:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 8002bca:	f000 ffab 	bl	8003b24 <vPortExitCritical>

	return xReturn;
 8002bce:	69fb      	ldr	r3, [r7, #28]
}
 8002bd0:	4618      	mov	r0, r3
 8002bd2:	3720      	adds	r7, #32
 8002bd4:	46bd      	mov	sp, r7
 8002bd6:	bd80      	pop	{r7, pc}
 8002bd8:	20001768 	.word	0x20001768
 8002bdc:	2000177c 	.word	0x2000177c

08002be0 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8002be0:	b480      	push	{r7}
 8002be2:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8002be4:	4b03      	ldr	r3, [pc, #12]	; (8002bf4 <vTaskMissedYield+0x14>)
 8002be6:	2201      	movs	r2, #1
 8002be8:	601a      	str	r2, [r3, #0]
}
 8002bea:	bf00      	nop
 8002bec:	46bd      	mov	sp, r7
 8002bee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bf2:	4770      	bx	lr
 8002bf4:	20001778 	.word	0x20001778

08002bf8 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8002bf8:	b580      	push	{r7, lr}
 8002bfa:	b082      	sub	sp, #8
 8002bfc:	af00      	add	r7, sp, #0
 8002bfe:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8002c00:	f000 f852 	bl	8002ca8 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8002c04:	4b06      	ldr	r3, [pc, #24]	; (8002c20 <prvIdleTask+0x28>)
 8002c06:	681b      	ldr	r3, [r3, #0]
 8002c08:	2b01      	cmp	r3, #1
 8002c0a:	d9f9      	bls.n	8002c00 <prvIdleTask+0x8>
			{
				taskYIELD();
 8002c0c:	4b05      	ldr	r3, [pc, #20]	; (8002c24 <prvIdleTask+0x2c>)
 8002c0e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8002c12:	601a      	str	r2, [r3, #0]
 8002c14:	f3bf 8f4f 	dsb	sy
 8002c18:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8002c1c:	e7f0      	b.n	8002c00 <prvIdleTask+0x8>
 8002c1e:	bf00      	nop
 8002c20:	20001294 	.word	0x20001294
 8002c24:	e000ed04 	.word	0xe000ed04

08002c28 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8002c28:	b580      	push	{r7, lr}
 8002c2a:	b082      	sub	sp, #8
 8002c2c:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8002c2e:	2300      	movs	r3, #0
 8002c30:	607b      	str	r3, [r7, #4]
 8002c32:	e00c      	b.n	8002c4e <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8002c34:	687a      	ldr	r2, [r7, #4]
 8002c36:	4613      	mov	r3, r2
 8002c38:	009b      	lsls	r3, r3, #2
 8002c3a:	4413      	add	r3, r2
 8002c3c:	009b      	lsls	r3, r3, #2
 8002c3e:	4a12      	ldr	r2, [pc, #72]	; (8002c88 <prvInitialiseTaskLists+0x60>)
 8002c40:	4413      	add	r3, r2
 8002c42:	4618      	mov	r0, r3
 8002c44:	f7fe fcde 	bl	8001604 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8002c48:	687b      	ldr	r3, [r7, #4]
 8002c4a:	3301      	adds	r3, #1
 8002c4c:	607b      	str	r3, [r7, #4]
 8002c4e:	687b      	ldr	r3, [r7, #4]
 8002c50:	2b37      	cmp	r3, #55	; 0x37
 8002c52:	d9ef      	bls.n	8002c34 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8002c54:	480d      	ldr	r0, [pc, #52]	; (8002c8c <prvInitialiseTaskLists+0x64>)
 8002c56:	f7fe fcd5 	bl	8001604 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8002c5a:	480d      	ldr	r0, [pc, #52]	; (8002c90 <prvInitialiseTaskLists+0x68>)
 8002c5c:	f7fe fcd2 	bl	8001604 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8002c60:	480c      	ldr	r0, [pc, #48]	; (8002c94 <prvInitialiseTaskLists+0x6c>)
 8002c62:	f7fe fccf 	bl	8001604 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8002c66:	480c      	ldr	r0, [pc, #48]	; (8002c98 <prvInitialiseTaskLists+0x70>)
 8002c68:	f7fe fccc 	bl	8001604 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8002c6c:	480b      	ldr	r0, [pc, #44]	; (8002c9c <prvInitialiseTaskLists+0x74>)
 8002c6e:	f7fe fcc9 	bl	8001604 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8002c72:	4b0b      	ldr	r3, [pc, #44]	; (8002ca0 <prvInitialiseTaskLists+0x78>)
 8002c74:	4a05      	ldr	r2, [pc, #20]	; (8002c8c <prvInitialiseTaskLists+0x64>)
 8002c76:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8002c78:	4b0a      	ldr	r3, [pc, #40]	; (8002ca4 <prvInitialiseTaskLists+0x7c>)
 8002c7a:	4a05      	ldr	r2, [pc, #20]	; (8002c90 <prvInitialiseTaskLists+0x68>)
 8002c7c:	601a      	str	r2, [r3, #0]
}
 8002c7e:	bf00      	nop
 8002c80:	3708      	adds	r7, #8
 8002c82:	46bd      	mov	sp, r7
 8002c84:	bd80      	pop	{r7, pc}
 8002c86:	bf00      	nop
 8002c88:	20001294 	.word	0x20001294
 8002c8c:	200016f4 	.word	0x200016f4
 8002c90:	20001708 	.word	0x20001708
 8002c94:	20001724 	.word	0x20001724
 8002c98:	20001738 	.word	0x20001738
 8002c9c:	20001750 	.word	0x20001750
 8002ca0:	2000171c 	.word	0x2000171c
 8002ca4:	20001720 	.word	0x20001720

08002ca8 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8002ca8:	b580      	push	{r7, lr}
 8002caa:	b082      	sub	sp, #8
 8002cac:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8002cae:	e019      	b.n	8002ce4 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8002cb0:	f000 ff08 	bl	8003ac4 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8002cb4:	4b10      	ldr	r3, [pc, #64]	; (8002cf8 <prvCheckTasksWaitingTermination+0x50>)
 8002cb6:	68db      	ldr	r3, [r3, #12]
 8002cb8:	68db      	ldr	r3, [r3, #12]
 8002cba:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8002cbc:	687b      	ldr	r3, [r7, #4]
 8002cbe:	3304      	adds	r3, #4
 8002cc0:	4618      	mov	r0, r3
 8002cc2:	f7fe fd29 	bl	8001718 <uxListRemove>
				--uxCurrentNumberOfTasks;
 8002cc6:	4b0d      	ldr	r3, [pc, #52]	; (8002cfc <prvCheckTasksWaitingTermination+0x54>)
 8002cc8:	681b      	ldr	r3, [r3, #0]
 8002cca:	3b01      	subs	r3, #1
 8002ccc:	4a0b      	ldr	r2, [pc, #44]	; (8002cfc <prvCheckTasksWaitingTermination+0x54>)
 8002cce:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8002cd0:	4b0b      	ldr	r3, [pc, #44]	; (8002d00 <prvCheckTasksWaitingTermination+0x58>)
 8002cd2:	681b      	ldr	r3, [r3, #0]
 8002cd4:	3b01      	subs	r3, #1
 8002cd6:	4a0a      	ldr	r2, [pc, #40]	; (8002d00 <prvCheckTasksWaitingTermination+0x58>)
 8002cd8:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8002cda:	f000 ff23 	bl	8003b24 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8002cde:	6878      	ldr	r0, [r7, #4]
 8002ce0:	f000 f810 	bl	8002d04 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8002ce4:	4b06      	ldr	r3, [pc, #24]	; (8002d00 <prvCheckTasksWaitingTermination+0x58>)
 8002ce6:	681b      	ldr	r3, [r3, #0]
 8002ce8:	2b00      	cmp	r3, #0
 8002cea:	d1e1      	bne.n	8002cb0 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8002cec:	bf00      	nop
 8002cee:	bf00      	nop
 8002cf0:	3708      	adds	r7, #8
 8002cf2:	46bd      	mov	sp, r7
 8002cf4:	bd80      	pop	{r7, pc}
 8002cf6:	bf00      	nop
 8002cf8:	20001738 	.word	0x20001738
 8002cfc:	20001764 	.word	0x20001764
 8002d00:	2000174c 	.word	0x2000174c

08002d04 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8002d04:	b580      	push	{r7, lr}
 8002d06:	b084      	sub	sp, #16
 8002d08:	af00      	add	r7, sp, #0
 8002d0a:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8002d0c:	687b      	ldr	r3, [r7, #4]
 8002d0e:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 8002d12:	2b00      	cmp	r3, #0
 8002d14:	d108      	bne.n	8002d28 <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8002d16:	687b      	ldr	r3, [r7, #4]
 8002d18:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002d1a:	4618      	mov	r0, r3
 8002d1c:	f001 f8c0 	bl	8003ea0 <vPortFree>
				vPortFree( pxTCB );
 8002d20:	6878      	ldr	r0, [r7, #4]
 8002d22:	f001 f8bd 	bl	8003ea0 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8002d26:	e018      	b.n	8002d5a <prvDeleteTCB+0x56>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8002d28:	687b      	ldr	r3, [r7, #4]
 8002d2a:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 8002d2e:	2b01      	cmp	r3, #1
 8002d30:	d103      	bne.n	8002d3a <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 8002d32:	6878      	ldr	r0, [r7, #4]
 8002d34:	f001 f8b4 	bl	8003ea0 <vPortFree>
	}
 8002d38:	e00f      	b.n	8002d5a <prvDeleteTCB+0x56>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8002d3a:	687b      	ldr	r3, [r7, #4]
 8002d3c:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 8002d40:	2b02      	cmp	r3, #2
 8002d42:	d00a      	beq.n	8002d5a <prvDeleteTCB+0x56>
	__asm volatile
 8002d44:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002d48:	f383 8811 	msr	BASEPRI, r3
 8002d4c:	f3bf 8f6f 	isb	sy
 8002d50:	f3bf 8f4f 	dsb	sy
 8002d54:	60fb      	str	r3, [r7, #12]
}
 8002d56:	bf00      	nop
 8002d58:	e7fe      	b.n	8002d58 <prvDeleteTCB+0x54>
	}
 8002d5a:	bf00      	nop
 8002d5c:	3710      	adds	r7, #16
 8002d5e:	46bd      	mov	sp, r7
 8002d60:	bd80      	pop	{r7, pc}
	...

08002d64 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8002d64:	b480      	push	{r7}
 8002d66:	b083      	sub	sp, #12
 8002d68:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8002d6a:	4b0c      	ldr	r3, [pc, #48]	; (8002d9c <prvResetNextTaskUnblockTime+0x38>)
 8002d6c:	681b      	ldr	r3, [r3, #0]
 8002d6e:	681b      	ldr	r3, [r3, #0]
 8002d70:	2b00      	cmp	r3, #0
 8002d72:	d104      	bne.n	8002d7e <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8002d74:	4b0a      	ldr	r3, [pc, #40]	; (8002da0 <prvResetNextTaskUnblockTime+0x3c>)
 8002d76:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8002d7a:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8002d7c:	e008      	b.n	8002d90 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8002d7e:	4b07      	ldr	r3, [pc, #28]	; (8002d9c <prvResetNextTaskUnblockTime+0x38>)
 8002d80:	681b      	ldr	r3, [r3, #0]
 8002d82:	68db      	ldr	r3, [r3, #12]
 8002d84:	68db      	ldr	r3, [r3, #12]
 8002d86:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8002d88:	687b      	ldr	r3, [r7, #4]
 8002d8a:	685b      	ldr	r3, [r3, #4]
 8002d8c:	4a04      	ldr	r2, [pc, #16]	; (8002da0 <prvResetNextTaskUnblockTime+0x3c>)
 8002d8e:	6013      	str	r3, [r2, #0]
}
 8002d90:	bf00      	nop
 8002d92:	370c      	adds	r7, #12
 8002d94:	46bd      	mov	sp, r7
 8002d96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d9a:	4770      	bx	lr
 8002d9c:	2000171c 	.word	0x2000171c
 8002da0:	20001784 	.word	0x20001784

08002da4 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8002da4:	b480      	push	{r7}
 8002da6:	b083      	sub	sp, #12
 8002da8:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8002daa:	4b0b      	ldr	r3, [pc, #44]	; (8002dd8 <xTaskGetSchedulerState+0x34>)
 8002dac:	681b      	ldr	r3, [r3, #0]
 8002dae:	2b00      	cmp	r3, #0
 8002db0:	d102      	bne.n	8002db8 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8002db2:	2301      	movs	r3, #1
 8002db4:	607b      	str	r3, [r7, #4]
 8002db6:	e008      	b.n	8002dca <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8002db8:	4b08      	ldr	r3, [pc, #32]	; (8002ddc <xTaskGetSchedulerState+0x38>)
 8002dba:	681b      	ldr	r3, [r3, #0]
 8002dbc:	2b00      	cmp	r3, #0
 8002dbe:	d102      	bne.n	8002dc6 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8002dc0:	2302      	movs	r3, #2
 8002dc2:	607b      	str	r3, [r7, #4]
 8002dc4:	e001      	b.n	8002dca <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8002dc6:	2300      	movs	r3, #0
 8002dc8:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8002dca:	687b      	ldr	r3, [r7, #4]
	}
 8002dcc:	4618      	mov	r0, r3
 8002dce:	370c      	adds	r7, #12
 8002dd0:	46bd      	mov	sp, r7
 8002dd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dd6:	4770      	bx	lr
 8002dd8:	20001770 	.word	0x20001770
 8002ddc:	2000178c 	.word	0x2000178c

08002de0 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8002de0:	b580      	push	{r7, lr}
 8002de2:	b086      	sub	sp, #24
 8002de4:	af00      	add	r7, sp, #0
 8002de6:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8002de8:	687b      	ldr	r3, [r7, #4]
 8002dea:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8002dec:	2300      	movs	r3, #0
 8002dee:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8002df0:	687b      	ldr	r3, [r7, #4]
 8002df2:	2b00      	cmp	r3, #0
 8002df4:	d056      	beq.n	8002ea4 <xTaskPriorityDisinherit+0xc4>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8002df6:	4b2e      	ldr	r3, [pc, #184]	; (8002eb0 <xTaskPriorityDisinherit+0xd0>)
 8002df8:	681b      	ldr	r3, [r3, #0]
 8002dfa:	693a      	ldr	r2, [r7, #16]
 8002dfc:	429a      	cmp	r2, r3
 8002dfe:	d00a      	beq.n	8002e16 <xTaskPriorityDisinherit+0x36>
	__asm volatile
 8002e00:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002e04:	f383 8811 	msr	BASEPRI, r3
 8002e08:	f3bf 8f6f 	isb	sy
 8002e0c:	f3bf 8f4f 	dsb	sy
 8002e10:	60fb      	str	r3, [r7, #12]
}
 8002e12:	bf00      	nop
 8002e14:	e7fe      	b.n	8002e14 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 8002e16:	693b      	ldr	r3, [r7, #16]
 8002e18:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002e1a:	2b00      	cmp	r3, #0
 8002e1c:	d10a      	bne.n	8002e34 <xTaskPriorityDisinherit+0x54>
	__asm volatile
 8002e1e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002e22:	f383 8811 	msr	BASEPRI, r3
 8002e26:	f3bf 8f6f 	isb	sy
 8002e2a:	f3bf 8f4f 	dsb	sy
 8002e2e:	60bb      	str	r3, [r7, #8]
}
 8002e30:	bf00      	nop
 8002e32:	e7fe      	b.n	8002e32 <xTaskPriorityDisinherit+0x52>
			( pxTCB->uxMutexesHeld )--;
 8002e34:	693b      	ldr	r3, [r7, #16]
 8002e36:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002e38:	1e5a      	subs	r2, r3, #1
 8002e3a:	693b      	ldr	r3, [r7, #16]
 8002e3c:	651a      	str	r2, [r3, #80]	; 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8002e3e:	693b      	ldr	r3, [r7, #16]
 8002e40:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002e42:	693b      	ldr	r3, [r7, #16]
 8002e44:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002e46:	429a      	cmp	r2, r3
 8002e48:	d02c      	beq.n	8002ea4 <xTaskPriorityDisinherit+0xc4>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8002e4a:	693b      	ldr	r3, [r7, #16]
 8002e4c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002e4e:	2b00      	cmp	r3, #0
 8002e50:	d128      	bne.n	8002ea4 <xTaskPriorityDisinherit+0xc4>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8002e52:	693b      	ldr	r3, [r7, #16]
 8002e54:	3304      	adds	r3, #4
 8002e56:	4618      	mov	r0, r3
 8002e58:	f7fe fc5e 	bl	8001718 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8002e5c:	693b      	ldr	r3, [r7, #16]
 8002e5e:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8002e60:	693b      	ldr	r3, [r7, #16]
 8002e62:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8002e64:	693b      	ldr	r3, [r7, #16]
 8002e66:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002e68:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 8002e6c:	693b      	ldr	r3, [r7, #16]
 8002e6e:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8002e70:	693b      	ldr	r3, [r7, #16]
 8002e72:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002e74:	4b0f      	ldr	r3, [pc, #60]	; (8002eb4 <xTaskPriorityDisinherit+0xd4>)
 8002e76:	681b      	ldr	r3, [r3, #0]
 8002e78:	429a      	cmp	r2, r3
 8002e7a:	d903      	bls.n	8002e84 <xTaskPriorityDisinherit+0xa4>
 8002e7c:	693b      	ldr	r3, [r7, #16]
 8002e7e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002e80:	4a0c      	ldr	r2, [pc, #48]	; (8002eb4 <xTaskPriorityDisinherit+0xd4>)
 8002e82:	6013      	str	r3, [r2, #0]
 8002e84:	693b      	ldr	r3, [r7, #16]
 8002e86:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002e88:	4613      	mov	r3, r2
 8002e8a:	009b      	lsls	r3, r3, #2
 8002e8c:	4413      	add	r3, r2
 8002e8e:	009b      	lsls	r3, r3, #2
 8002e90:	4a09      	ldr	r2, [pc, #36]	; (8002eb8 <xTaskPriorityDisinherit+0xd8>)
 8002e92:	441a      	add	r2, r3
 8002e94:	693b      	ldr	r3, [r7, #16]
 8002e96:	3304      	adds	r3, #4
 8002e98:	4619      	mov	r1, r3
 8002e9a:	4610      	mov	r0, r2
 8002e9c:	f7fe fbdf 	bl	800165e <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8002ea0:	2301      	movs	r3, #1
 8002ea2:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8002ea4:	697b      	ldr	r3, [r7, #20]
	}
 8002ea6:	4618      	mov	r0, r3
 8002ea8:	3718      	adds	r7, #24
 8002eaa:	46bd      	mov	sp, r7
 8002eac:	bd80      	pop	{r7, pc}
 8002eae:	bf00      	nop
 8002eb0:	20001290 	.word	0x20001290
 8002eb4:	2000176c 	.word	0x2000176c
 8002eb8:	20001294 	.word	0x20001294

08002ebc <xTaskNotifyWait>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	BaseType_t xTaskNotifyWait( uint32_t ulBitsToClearOnEntry, uint32_t ulBitsToClearOnExit, uint32_t *pulNotificationValue, TickType_t xTicksToWait )
	{
 8002ebc:	b580      	push	{r7, lr}
 8002ebe:	b086      	sub	sp, #24
 8002ec0:	af00      	add	r7, sp, #0
 8002ec2:	60f8      	str	r0, [r7, #12]
 8002ec4:	60b9      	str	r1, [r7, #8]
 8002ec6:	607a      	str	r2, [r7, #4]
 8002ec8:	603b      	str	r3, [r7, #0]
	BaseType_t xReturn;

		taskENTER_CRITICAL();
 8002eca:	f000 fdfb 	bl	8003ac4 <vPortEnterCritical>
		{
			/* Only block if a notification is not already pending. */
			if( pxCurrentTCB->ucNotifyState != taskNOTIFICATION_RECEIVED )
 8002ece:	4b26      	ldr	r3, [pc, #152]	; (8002f68 <xTaskNotifyWait+0xac>)
 8002ed0:	681b      	ldr	r3, [r3, #0]
 8002ed2:	f893 3058 	ldrb.w	r3, [r3, #88]	; 0x58
 8002ed6:	b2db      	uxtb	r3, r3
 8002ed8:	2b02      	cmp	r3, #2
 8002eda:	d01a      	beq.n	8002f12 <xTaskNotifyWait+0x56>
			{
				/* Clear bits in the task's notification value as bits may get
				set	by the notifying task or interrupt.  This can be used to
				clear the value to zero. */
				pxCurrentTCB->ulNotifiedValue &= ~ulBitsToClearOnEntry;
 8002edc:	4b22      	ldr	r3, [pc, #136]	; (8002f68 <xTaskNotifyWait+0xac>)
 8002ede:	681b      	ldr	r3, [r3, #0]
 8002ee0:	6d59      	ldr	r1, [r3, #84]	; 0x54
 8002ee2:	68fa      	ldr	r2, [r7, #12]
 8002ee4:	43d2      	mvns	r2, r2
 8002ee6:	400a      	ands	r2, r1
 8002ee8:	655a      	str	r2, [r3, #84]	; 0x54

				/* Mark this task as waiting for a notification. */
				pxCurrentTCB->ucNotifyState = taskWAITING_NOTIFICATION;
 8002eea:	4b1f      	ldr	r3, [pc, #124]	; (8002f68 <xTaskNotifyWait+0xac>)
 8002eec:	681b      	ldr	r3, [r3, #0]
 8002eee:	2201      	movs	r2, #1
 8002ef0:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

				if( xTicksToWait > ( TickType_t ) 0 )
 8002ef4:	683b      	ldr	r3, [r7, #0]
 8002ef6:	2b00      	cmp	r3, #0
 8002ef8:	d00b      	beq.n	8002f12 <xTaskNotifyWait+0x56>
				{
					prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8002efa:	2101      	movs	r1, #1
 8002efc:	6838      	ldr	r0, [r7, #0]
 8002efe:	f000 f913 	bl	8003128 <prvAddCurrentTaskToDelayedList>

					/* All ports are written to allow a yield in a critical
					section (some will yield immediately, others wait until the
					critical section exits) - but it is not something that
					application code should ever do. */
					portYIELD_WITHIN_API();
 8002f02:	4b1a      	ldr	r3, [pc, #104]	; (8002f6c <xTaskNotifyWait+0xb0>)
 8002f04:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8002f08:	601a      	str	r2, [r3, #0]
 8002f0a:	f3bf 8f4f 	dsb	sy
 8002f0e:	f3bf 8f6f 	isb	sy
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		taskEXIT_CRITICAL();
 8002f12:	f000 fe07 	bl	8003b24 <vPortExitCritical>

		taskENTER_CRITICAL();
 8002f16:	f000 fdd5 	bl	8003ac4 <vPortEnterCritical>
		{
			traceTASK_NOTIFY_WAIT();

			if( pulNotificationValue != NULL )
 8002f1a:	687b      	ldr	r3, [r7, #4]
 8002f1c:	2b00      	cmp	r3, #0
 8002f1e:	d004      	beq.n	8002f2a <xTaskNotifyWait+0x6e>
			{
				/* Output the current notification value, which may or may not
				have changed. */
				*pulNotificationValue = pxCurrentTCB->ulNotifiedValue;
 8002f20:	4b11      	ldr	r3, [pc, #68]	; (8002f68 <xTaskNotifyWait+0xac>)
 8002f22:	681b      	ldr	r3, [r3, #0]
 8002f24:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8002f26:	687b      	ldr	r3, [r7, #4]
 8002f28:	601a      	str	r2, [r3, #0]

			/* If ucNotifyValue is set then either the task never entered the
			blocked state (because a notification was already pending) or the
			task unblocked because of a notification.  Otherwise the task
			unblocked because of a timeout. */
			if( pxCurrentTCB->ucNotifyState != taskNOTIFICATION_RECEIVED )
 8002f2a:	4b0f      	ldr	r3, [pc, #60]	; (8002f68 <xTaskNotifyWait+0xac>)
 8002f2c:	681b      	ldr	r3, [r3, #0]
 8002f2e:	f893 3058 	ldrb.w	r3, [r3, #88]	; 0x58
 8002f32:	b2db      	uxtb	r3, r3
 8002f34:	2b02      	cmp	r3, #2
 8002f36:	d002      	beq.n	8002f3e <xTaskNotifyWait+0x82>
			{
				/* A notification was not received. */
				xReturn = pdFALSE;
 8002f38:	2300      	movs	r3, #0
 8002f3a:	617b      	str	r3, [r7, #20]
 8002f3c:	e008      	b.n	8002f50 <xTaskNotifyWait+0x94>
			}
			else
			{
				/* A notification was already pending or a notification was
				received while the task was waiting. */
				pxCurrentTCB->ulNotifiedValue &= ~ulBitsToClearOnExit;
 8002f3e:	4b0a      	ldr	r3, [pc, #40]	; (8002f68 <xTaskNotifyWait+0xac>)
 8002f40:	681b      	ldr	r3, [r3, #0]
 8002f42:	6d59      	ldr	r1, [r3, #84]	; 0x54
 8002f44:	68ba      	ldr	r2, [r7, #8]
 8002f46:	43d2      	mvns	r2, r2
 8002f48:	400a      	ands	r2, r1
 8002f4a:	655a      	str	r2, [r3, #84]	; 0x54
				xReturn = pdTRUE;
 8002f4c:	2301      	movs	r3, #1
 8002f4e:	617b      	str	r3, [r7, #20]
			}

			pxCurrentTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8002f50:	4b05      	ldr	r3, [pc, #20]	; (8002f68 <xTaskNotifyWait+0xac>)
 8002f52:	681b      	ldr	r3, [r3, #0]
 8002f54:	2200      	movs	r2, #0
 8002f56:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
		}
		taskEXIT_CRITICAL();
 8002f5a:	f000 fde3 	bl	8003b24 <vPortExitCritical>

		return xReturn;
 8002f5e:	697b      	ldr	r3, [r7, #20]
	}
 8002f60:	4618      	mov	r0, r3
 8002f62:	3718      	adds	r7, #24
 8002f64:	46bd      	mov	sp, r7
 8002f66:	bd80      	pop	{r7, pc}
 8002f68:	20001290 	.word	0x20001290
 8002f6c:	e000ed04 	.word	0xe000ed04

08002f70 <xTaskGenericNotifyFromISR>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	BaseType_t xTaskGenericNotifyFromISR( TaskHandle_t xTaskToNotify, uint32_t ulValue, eNotifyAction eAction, uint32_t *pulPreviousNotificationValue, BaseType_t *pxHigherPriorityTaskWoken )
	{
 8002f70:	b580      	push	{r7, lr}
 8002f72:	b08e      	sub	sp, #56	; 0x38
 8002f74:	af00      	add	r7, sp, #0
 8002f76:	60f8      	str	r0, [r7, #12]
 8002f78:	60b9      	str	r1, [r7, #8]
 8002f7a:	603b      	str	r3, [r7, #0]
 8002f7c:	4613      	mov	r3, r2
 8002f7e:	71fb      	strb	r3, [r7, #7]
	TCB_t * pxTCB;
	uint8_t ucOriginalNotifyState;
	BaseType_t xReturn = pdPASS;
 8002f80:	2301      	movs	r3, #1
 8002f82:	637b      	str	r3, [r7, #52]	; 0x34
	UBaseType_t uxSavedInterruptStatus;

		configASSERT( xTaskToNotify );
 8002f84:	68fb      	ldr	r3, [r7, #12]
 8002f86:	2b00      	cmp	r3, #0
 8002f88:	d10a      	bne.n	8002fa0 <xTaskGenericNotifyFromISR+0x30>
	__asm volatile
 8002f8a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002f8e:	f383 8811 	msr	BASEPRI, r3
 8002f92:	f3bf 8f6f 	isb	sy
 8002f96:	f3bf 8f4f 	dsb	sy
 8002f9a:	627b      	str	r3, [r7, #36]	; 0x24
}
 8002f9c:	bf00      	nop
 8002f9e:	e7fe      	b.n	8002f9e <xTaskGenericNotifyFromISR+0x2e>
		below the maximum system call interrupt priority.  FreeRTOS maintains a
		separate interrupt safe API to ensure interrupt entry is as fast and as
		simple as possible.  More information (albeit Cortex-M specific) is
		provided on the following link:
		http://www.freertos.org/RTOS-Cortex-M3-M4.html */
		portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8002fa0:	f000 fe72 	bl	8003c88 <vPortValidateInterruptPriority>

		pxTCB = xTaskToNotify;
 8002fa4:	68fb      	ldr	r3, [r7, #12]
 8002fa6:	633b      	str	r3, [r7, #48]	; 0x30
	__asm volatile
 8002fa8:	f3ef 8211 	mrs	r2, BASEPRI
 8002fac:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002fb0:	f383 8811 	msr	BASEPRI, r3
 8002fb4:	f3bf 8f6f 	isb	sy
 8002fb8:	f3bf 8f4f 	dsb	sy
 8002fbc:	623a      	str	r2, [r7, #32]
 8002fbe:	61fb      	str	r3, [r7, #28]
	return ulOriginalBASEPRI;
 8002fc0:	6a3b      	ldr	r3, [r7, #32]

		uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8002fc2:	62fb      	str	r3, [r7, #44]	; 0x2c
		{
			if( pulPreviousNotificationValue != NULL )
 8002fc4:	683b      	ldr	r3, [r7, #0]
 8002fc6:	2b00      	cmp	r3, #0
 8002fc8:	d003      	beq.n	8002fd2 <xTaskGenericNotifyFromISR+0x62>
			{
				*pulPreviousNotificationValue = pxTCB->ulNotifiedValue;
 8002fca:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002fcc:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8002fce:	683b      	ldr	r3, [r7, #0]
 8002fd0:	601a      	str	r2, [r3, #0]
			}

			ucOriginalNotifyState = pxTCB->ucNotifyState;
 8002fd2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002fd4:	f893 3058 	ldrb.w	r3, [r3, #88]	; 0x58
 8002fd8:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
			pxTCB->ucNotifyState = taskNOTIFICATION_RECEIVED;
 8002fdc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002fde:	2202      	movs	r2, #2
 8002fe0:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

			switch( eAction )
 8002fe4:	79fb      	ldrb	r3, [r7, #7]
 8002fe6:	2b04      	cmp	r3, #4
 8002fe8:	d828      	bhi.n	800303c <xTaskGenericNotifyFromISR+0xcc>
 8002fea:	a201      	add	r2, pc, #4	; (adr r2, 8002ff0 <xTaskGenericNotifyFromISR+0x80>)
 8002fec:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002ff0:	0800305d 	.word	0x0800305d
 8002ff4:	08003005 	.word	0x08003005
 8002ff8:	08003013 	.word	0x08003013
 8002ffc:	0800301f 	.word	0x0800301f
 8003000:	08003027 	.word	0x08003027
			{
				case eSetBits	:
					pxTCB->ulNotifiedValue |= ulValue;
 8003004:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003006:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8003008:	68bb      	ldr	r3, [r7, #8]
 800300a:	431a      	orrs	r2, r3
 800300c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800300e:	655a      	str	r2, [r3, #84]	; 0x54
					break;
 8003010:	e027      	b.n	8003062 <xTaskGenericNotifyFromISR+0xf2>

				case eIncrement	:
					( pxTCB->ulNotifiedValue )++;
 8003012:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003014:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003016:	1c5a      	adds	r2, r3, #1
 8003018:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800301a:	655a      	str	r2, [r3, #84]	; 0x54
					break;
 800301c:	e021      	b.n	8003062 <xTaskGenericNotifyFromISR+0xf2>

				case eSetValueWithOverwrite	:
					pxTCB->ulNotifiedValue = ulValue;
 800301e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003020:	68ba      	ldr	r2, [r7, #8]
 8003022:	655a      	str	r2, [r3, #84]	; 0x54
					break;
 8003024:	e01d      	b.n	8003062 <xTaskGenericNotifyFromISR+0xf2>

				case eSetValueWithoutOverwrite :
					if( ucOriginalNotifyState != taskNOTIFICATION_RECEIVED )
 8003026:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 800302a:	2b02      	cmp	r3, #2
 800302c:	d003      	beq.n	8003036 <xTaskGenericNotifyFromISR+0xc6>
					{
						pxTCB->ulNotifiedValue = ulValue;
 800302e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003030:	68ba      	ldr	r2, [r7, #8]
 8003032:	655a      	str	r2, [r3, #84]	; 0x54
					else
					{
						/* The value could not be written to the task. */
						xReturn = pdFAIL;
					}
					break;
 8003034:	e015      	b.n	8003062 <xTaskGenericNotifyFromISR+0xf2>
						xReturn = pdFAIL;
 8003036:	2300      	movs	r3, #0
 8003038:	637b      	str	r3, [r7, #52]	; 0x34
					break;
 800303a:	e012      	b.n	8003062 <xTaskGenericNotifyFromISR+0xf2>

				default:
					/* Should not get here if all enums are handled.
					Artificially force an assert by testing a value the
					compiler can't assume is const. */
					configASSERT( pxTCB->ulNotifiedValue == ~0UL );
 800303c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800303e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003040:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8003044:	d00c      	beq.n	8003060 <xTaskGenericNotifyFromISR+0xf0>
	__asm volatile
 8003046:	f04f 0350 	mov.w	r3, #80	; 0x50
 800304a:	f383 8811 	msr	BASEPRI, r3
 800304e:	f3bf 8f6f 	isb	sy
 8003052:	f3bf 8f4f 	dsb	sy
 8003056:	61bb      	str	r3, [r7, #24]
}
 8003058:	bf00      	nop
 800305a:	e7fe      	b.n	800305a <xTaskGenericNotifyFromISR+0xea>
					break;
 800305c:	bf00      	nop
 800305e:	e000      	b.n	8003062 <xTaskGenericNotifyFromISR+0xf2>
					break;
 8003060:	bf00      	nop

			traceTASK_NOTIFY_FROM_ISR();

			/* If the task is in the blocked state specifically to wait for a
			notification then unblock it now. */
			if( ucOriginalNotifyState == taskWAITING_NOTIFICATION )
 8003062:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8003066:	2b01      	cmp	r3, #1
 8003068:	d146      	bne.n	80030f8 <xTaskGenericNotifyFromISR+0x188>
			{
				/* The task should not have been on an event list. */
				configASSERT( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL );
 800306a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800306c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800306e:	2b00      	cmp	r3, #0
 8003070:	d00a      	beq.n	8003088 <xTaskGenericNotifyFromISR+0x118>
	__asm volatile
 8003072:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003076:	f383 8811 	msr	BASEPRI, r3
 800307a:	f3bf 8f6f 	isb	sy
 800307e:	f3bf 8f4f 	dsb	sy
 8003082:	617b      	str	r3, [r7, #20]
}
 8003084:	bf00      	nop
 8003086:	e7fe      	b.n	8003086 <xTaskGenericNotifyFromISR+0x116>

				if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8003088:	4b21      	ldr	r3, [pc, #132]	; (8003110 <xTaskGenericNotifyFromISR+0x1a0>)
 800308a:	681b      	ldr	r3, [r3, #0]
 800308c:	2b00      	cmp	r3, #0
 800308e:	d11d      	bne.n	80030cc <xTaskGenericNotifyFromISR+0x15c>
				{
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8003090:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003092:	3304      	adds	r3, #4
 8003094:	4618      	mov	r0, r3
 8003096:	f7fe fb3f 	bl	8001718 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800309a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800309c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800309e:	4b1d      	ldr	r3, [pc, #116]	; (8003114 <xTaskGenericNotifyFromISR+0x1a4>)
 80030a0:	681b      	ldr	r3, [r3, #0]
 80030a2:	429a      	cmp	r2, r3
 80030a4:	d903      	bls.n	80030ae <xTaskGenericNotifyFromISR+0x13e>
 80030a6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80030a8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80030aa:	4a1a      	ldr	r2, [pc, #104]	; (8003114 <xTaskGenericNotifyFromISR+0x1a4>)
 80030ac:	6013      	str	r3, [r2, #0]
 80030ae:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80030b0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80030b2:	4613      	mov	r3, r2
 80030b4:	009b      	lsls	r3, r3, #2
 80030b6:	4413      	add	r3, r2
 80030b8:	009b      	lsls	r3, r3, #2
 80030ba:	4a17      	ldr	r2, [pc, #92]	; (8003118 <xTaskGenericNotifyFromISR+0x1a8>)
 80030bc:	441a      	add	r2, r3
 80030be:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80030c0:	3304      	adds	r3, #4
 80030c2:	4619      	mov	r1, r3
 80030c4:	4610      	mov	r0, r2
 80030c6:	f7fe faca 	bl	800165e <vListInsertEnd>
 80030ca:	e005      	b.n	80030d8 <xTaskGenericNotifyFromISR+0x168>
				}
				else
				{
					/* The delayed and ready lists cannot be accessed, so hold
					this task pending until the scheduler is resumed. */
					vListInsertEnd( &( xPendingReadyList ), &( pxTCB->xEventListItem ) );
 80030cc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80030ce:	3318      	adds	r3, #24
 80030d0:	4619      	mov	r1, r3
 80030d2:	4812      	ldr	r0, [pc, #72]	; (800311c <xTaskGenericNotifyFromISR+0x1ac>)
 80030d4:	f7fe fac3 	bl	800165e <vListInsertEnd>
				}

				if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 80030d8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80030da:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80030dc:	4b10      	ldr	r3, [pc, #64]	; (8003120 <xTaskGenericNotifyFromISR+0x1b0>)
 80030de:	681b      	ldr	r3, [r3, #0]
 80030e0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80030e2:	429a      	cmp	r2, r3
 80030e4:	d908      	bls.n	80030f8 <xTaskGenericNotifyFromISR+0x188>
				{
					/* The notified task has a priority above the currently
					executing task so a yield is required. */
					if( pxHigherPriorityTaskWoken != NULL )
 80030e6:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80030e8:	2b00      	cmp	r3, #0
 80030ea:	d002      	beq.n	80030f2 <xTaskGenericNotifyFromISR+0x182>
					{
						*pxHigherPriorityTaskWoken = pdTRUE;
 80030ec:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80030ee:	2201      	movs	r2, #1
 80030f0:	601a      	str	r2, [r3, #0]
					}

					/* Mark that a yield is pending in case the user is not
					using the "xHigherPriorityTaskWoken" parameter to an ISR
					safe FreeRTOS function. */
					xYieldPending = pdTRUE;
 80030f2:	4b0c      	ldr	r3, [pc, #48]	; (8003124 <xTaskGenericNotifyFromISR+0x1b4>)
 80030f4:	2201      	movs	r2, #1
 80030f6:	601a      	str	r2, [r3, #0]
 80030f8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80030fa:	613b      	str	r3, [r7, #16]
	__asm volatile
 80030fc:	693b      	ldr	r3, [r7, #16]
 80030fe:	f383 8811 	msr	BASEPRI, r3
}
 8003102:	bf00      	nop
				}
			}
		}
		portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

		return xReturn;
 8003104:	6b7b      	ldr	r3, [r7, #52]	; 0x34
	}
 8003106:	4618      	mov	r0, r3
 8003108:	3738      	adds	r7, #56	; 0x38
 800310a:	46bd      	mov	sp, r7
 800310c:	bd80      	pop	{r7, pc}
 800310e:	bf00      	nop
 8003110:	2000178c 	.word	0x2000178c
 8003114:	2000176c 	.word	0x2000176c
 8003118:	20001294 	.word	0x20001294
 800311c:	20001724 	.word	0x20001724
 8003120:	20001290 	.word	0x20001290
 8003124:	20001778 	.word	0x20001778

08003128 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8003128:	b580      	push	{r7, lr}
 800312a:	b084      	sub	sp, #16
 800312c:	af00      	add	r7, sp, #0
 800312e:	6078      	str	r0, [r7, #4]
 8003130:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8003132:	4b21      	ldr	r3, [pc, #132]	; (80031b8 <prvAddCurrentTaskToDelayedList+0x90>)
 8003134:	681b      	ldr	r3, [r3, #0]
 8003136:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8003138:	4b20      	ldr	r3, [pc, #128]	; (80031bc <prvAddCurrentTaskToDelayedList+0x94>)
 800313a:	681b      	ldr	r3, [r3, #0]
 800313c:	3304      	adds	r3, #4
 800313e:	4618      	mov	r0, r3
 8003140:	f7fe faea 	bl	8001718 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8003144:	687b      	ldr	r3, [r7, #4]
 8003146:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800314a:	d10a      	bne.n	8003162 <prvAddCurrentTaskToDelayedList+0x3a>
 800314c:	683b      	ldr	r3, [r7, #0]
 800314e:	2b00      	cmp	r3, #0
 8003150:	d007      	beq.n	8003162 <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8003152:	4b1a      	ldr	r3, [pc, #104]	; (80031bc <prvAddCurrentTaskToDelayedList+0x94>)
 8003154:	681b      	ldr	r3, [r3, #0]
 8003156:	3304      	adds	r3, #4
 8003158:	4619      	mov	r1, r3
 800315a:	4819      	ldr	r0, [pc, #100]	; (80031c0 <prvAddCurrentTaskToDelayedList+0x98>)
 800315c:	f7fe fa7f 	bl	800165e <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8003160:	e026      	b.n	80031b0 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8003162:	68fa      	ldr	r2, [r7, #12]
 8003164:	687b      	ldr	r3, [r7, #4]
 8003166:	4413      	add	r3, r2
 8003168:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800316a:	4b14      	ldr	r3, [pc, #80]	; (80031bc <prvAddCurrentTaskToDelayedList+0x94>)
 800316c:	681b      	ldr	r3, [r3, #0]
 800316e:	68ba      	ldr	r2, [r7, #8]
 8003170:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8003172:	68ba      	ldr	r2, [r7, #8]
 8003174:	68fb      	ldr	r3, [r7, #12]
 8003176:	429a      	cmp	r2, r3
 8003178:	d209      	bcs.n	800318e <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800317a:	4b12      	ldr	r3, [pc, #72]	; (80031c4 <prvAddCurrentTaskToDelayedList+0x9c>)
 800317c:	681a      	ldr	r2, [r3, #0]
 800317e:	4b0f      	ldr	r3, [pc, #60]	; (80031bc <prvAddCurrentTaskToDelayedList+0x94>)
 8003180:	681b      	ldr	r3, [r3, #0]
 8003182:	3304      	adds	r3, #4
 8003184:	4619      	mov	r1, r3
 8003186:	4610      	mov	r0, r2
 8003188:	f7fe fa8d 	bl	80016a6 <vListInsert>
}
 800318c:	e010      	b.n	80031b0 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800318e:	4b0e      	ldr	r3, [pc, #56]	; (80031c8 <prvAddCurrentTaskToDelayedList+0xa0>)
 8003190:	681a      	ldr	r2, [r3, #0]
 8003192:	4b0a      	ldr	r3, [pc, #40]	; (80031bc <prvAddCurrentTaskToDelayedList+0x94>)
 8003194:	681b      	ldr	r3, [r3, #0]
 8003196:	3304      	adds	r3, #4
 8003198:	4619      	mov	r1, r3
 800319a:	4610      	mov	r0, r2
 800319c:	f7fe fa83 	bl	80016a6 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 80031a0:	4b0a      	ldr	r3, [pc, #40]	; (80031cc <prvAddCurrentTaskToDelayedList+0xa4>)
 80031a2:	681b      	ldr	r3, [r3, #0]
 80031a4:	68ba      	ldr	r2, [r7, #8]
 80031a6:	429a      	cmp	r2, r3
 80031a8:	d202      	bcs.n	80031b0 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 80031aa:	4a08      	ldr	r2, [pc, #32]	; (80031cc <prvAddCurrentTaskToDelayedList+0xa4>)
 80031ac:	68bb      	ldr	r3, [r7, #8]
 80031ae:	6013      	str	r3, [r2, #0]
}
 80031b0:	bf00      	nop
 80031b2:	3710      	adds	r7, #16
 80031b4:	46bd      	mov	sp, r7
 80031b6:	bd80      	pop	{r7, pc}
 80031b8:	20001768 	.word	0x20001768
 80031bc:	20001290 	.word	0x20001290
 80031c0:	20001750 	.word	0x20001750
 80031c4:	20001720 	.word	0x20001720
 80031c8:	2000171c 	.word	0x2000171c
 80031cc:	20001784 	.word	0x20001784

080031d0 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 80031d0:	b580      	push	{r7, lr}
 80031d2:	b08a      	sub	sp, #40	; 0x28
 80031d4:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 80031d6:	2300      	movs	r3, #0
 80031d8:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 80031da:	f000 fb07 	bl	80037ec <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 80031de:	4b1c      	ldr	r3, [pc, #112]	; (8003250 <xTimerCreateTimerTask+0x80>)
 80031e0:	681b      	ldr	r3, [r3, #0]
 80031e2:	2b00      	cmp	r3, #0
 80031e4:	d021      	beq.n	800322a <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 80031e6:	2300      	movs	r3, #0
 80031e8:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 80031ea:	2300      	movs	r3, #0
 80031ec:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 80031ee:	1d3a      	adds	r2, r7, #4
 80031f0:	f107 0108 	add.w	r1, r7, #8
 80031f4:	f107 030c 	add.w	r3, r7, #12
 80031f8:	4618      	mov	r0, r3
 80031fa:	f7fe f9e9 	bl	80015d0 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 80031fe:	6879      	ldr	r1, [r7, #4]
 8003200:	68bb      	ldr	r3, [r7, #8]
 8003202:	68fa      	ldr	r2, [r7, #12]
 8003204:	9202      	str	r2, [sp, #8]
 8003206:	9301      	str	r3, [sp, #4]
 8003208:	2302      	movs	r3, #2
 800320a:	9300      	str	r3, [sp, #0]
 800320c:	2300      	movs	r3, #0
 800320e:	460a      	mov	r2, r1
 8003210:	4910      	ldr	r1, [pc, #64]	; (8003254 <xTimerCreateTimerTask+0x84>)
 8003212:	4811      	ldr	r0, [pc, #68]	; (8003258 <xTimerCreateTimerTask+0x88>)
 8003214:	f7fe ff96 	bl	8002144 <xTaskCreateStatic>
 8003218:	4603      	mov	r3, r0
 800321a:	4a10      	ldr	r2, [pc, #64]	; (800325c <xTimerCreateTimerTask+0x8c>)
 800321c:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 800321e:	4b0f      	ldr	r3, [pc, #60]	; (800325c <xTimerCreateTimerTask+0x8c>)
 8003220:	681b      	ldr	r3, [r3, #0]
 8003222:	2b00      	cmp	r3, #0
 8003224:	d001      	beq.n	800322a <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 8003226:	2301      	movs	r3, #1
 8003228:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 800322a:	697b      	ldr	r3, [r7, #20]
 800322c:	2b00      	cmp	r3, #0
 800322e:	d10a      	bne.n	8003246 <xTimerCreateTimerTask+0x76>
	__asm volatile
 8003230:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003234:	f383 8811 	msr	BASEPRI, r3
 8003238:	f3bf 8f6f 	isb	sy
 800323c:	f3bf 8f4f 	dsb	sy
 8003240:	613b      	str	r3, [r7, #16]
}
 8003242:	bf00      	nop
 8003244:	e7fe      	b.n	8003244 <xTimerCreateTimerTask+0x74>
	return xReturn;
 8003246:	697b      	ldr	r3, [r7, #20]
}
 8003248:	4618      	mov	r0, r3
 800324a:	3718      	adds	r7, #24
 800324c:	46bd      	mov	sp, r7
 800324e:	bd80      	pop	{r7, pc}
 8003250:	200017c0 	.word	0x200017c0
 8003254:	0800bbbc 	.word	0x0800bbbc
 8003258:	08003395 	.word	0x08003395
 800325c:	200017c4 	.word	0x200017c4

08003260 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 8003260:	b580      	push	{r7, lr}
 8003262:	b08a      	sub	sp, #40	; 0x28
 8003264:	af00      	add	r7, sp, #0
 8003266:	60f8      	str	r0, [r7, #12]
 8003268:	60b9      	str	r1, [r7, #8]
 800326a:	607a      	str	r2, [r7, #4]
 800326c:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 800326e:	2300      	movs	r3, #0
 8003270:	627b      	str	r3, [r7, #36]	; 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 8003272:	68fb      	ldr	r3, [r7, #12]
 8003274:	2b00      	cmp	r3, #0
 8003276:	d10a      	bne.n	800328e <xTimerGenericCommand+0x2e>
	__asm volatile
 8003278:	f04f 0350 	mov.w	r3, #80	; 0x50
 800327c:	f383 8811 	msr	BASEPRI, r3
 8003280:	f3bf 8f6f 	isb	sy
 8003284:	f3bf 8f4f 	dsb	sy
 8003288:	623b      	str	r3, [r7, #32]
}
 800328a:	bf00      	nop
 800328c:	e7fe      	b.n	800328c <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 800328e:	4b1a      	ldr	r3, [pc, #104]	; (80032f8 <xTimerGenericCommand+0x98>)
 8003290:	681b      	ldr	r3, [r3, #0]
 8003292:	2b00      	cmp	r3, #0
 8003294:	d02a      	beq.n	80032ec <xTimerGenericCommand+0x8c>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 8003296:	68bb      	ldr	r3, [r7, #8]
 8003298:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 800329a:	687b      	ldr	r3, [r7, #4]
 800329c:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 800329e:	68fb      	ldr	r3, [r7, #12]
 80032a0:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 80032a2:	68bb      	ldr	r3, [r7, #8]
 80032a4:	2b05      	cmp	r3, #5
 80032a6:	dc18      	bgt.n	80032da <xTimerGenericCommand+0x7a>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 80032a8:	f7ff fd7c 	bl	8002da4 <xTaskGetSchedulerState>
 80032ac:	4603      	mov	r3, r0
 80032ae:	2b02      	cmp	r3, #2
 80032b0:	d109      	bne.n	80032c6 <xTimerGenericCommand+0x66>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 80032b2:	4b11      	ldr	r3, [pc, #68]	; (80032f8 <xTimerGenericCommand+0x98>)
 80032b4:	6818      	ldr	r0, [r3, #0]
 80032b6:	f107 0110 	add.w	r1, r7, #16
 80032ba:	2300      	movs	r3, #0
 80032bc:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80032be:	f7fe fb59 	bl	8001974 <xQueueGenericSend>
 80032c2:	6278      	str	r0, [r7, #36]	; 0x24
 80032c4:	e012      	b.n	80032ec <xTimerGenericCommand+0x8c>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 80032c6:	4b0c      	ldr	r3, [pc, #48]	; (80032f8 <xTimerGenericCommand+0x98>)
 80032c8:	6818      	ldr	r0, [r3, #0]
 80032ca:	f107 0110 	add.w	r1, r7, #16
 80032ce:	2300      	movs	r3, #0
 80032d0:	2200      	movs	r2, #0
 80032d2:	f7fe fb4f 	bl	8001974 <xQueueGenericSend>
 80032d6:	6278      	str	r0, [r7, #36]	; 0x24
 80032d8:	e008      	b.n	80032ec <xTimerGenericCommand+0x8c>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 80032da:	4b07      	ldr	r3, [pc, #28]	; (80032f8 <xTimerGenericCommand+0x98>)
 80032dc:	6818      	ldr	r0, [r3, #0]
 80032de:	f107 0110 	add.w	r1, r7, #16
 80032e2:	2300      	movs	r3, #0
 80032e4:	683a      	ldr	r2, [r7, #0]
 80032e6:	f7fe fc43 	bl	8001b70 <xQueueGenericSendFromISR>
 80032ea:	6278      	str	r0, [r7, #36]	; 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 80032ec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 80032ee:	4618      	mov	r0, r3
 80032f0:	3728      	adds	r7, #40	; 0x28
 80032f2:	46bd      	mov	sp, r7
 80032f4:	bd80      	pop	{r7, pc}
 80032f6:	bf00      	nop
 80032f8:	200017c0 	.word	0x200017c0

080032fc <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 80032fc:	b580      	push	{r7, lr}
 80032fe:	b088      	sub	sp, #32
 8003300:	af02      	add	r7, sp, #8
 8003302:	6078      	str	r0, [r7, #4]
 8003304:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8003306:	4b22      	ldr	r3, [pc, #136]	; (8003390 <prvProcessExpiredTimer+0x94>)
 8003308:	681b      	ldr	r3, [r3, #0]
 800330a:	68db      	ldr	r3, [r3, #12]
 800330c:	68db      	ldr	r3, [r3, #12]
 800330e:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8003310:	697b      	ldr	r3, [r7, #20]
 8003312:	3304      	adds	r3, #4
 8003314:	4618      	mov	r0, r3
 8003316:	f7fe f9ff 	bl	8001718 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800331a:	697b      	ldr	r3, [r7, #20]
 800331c:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8003320:	f003 0304 	and.w	r3, r3, #4
 8003324:	2b00      	cmp	r3, #0
 8003326:	d022      	beq.n	800336e <prvProcessExpiredTimer+0x72>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8003328:	697b      	ldr	r3, [r7, #20]
 800332a:	699a      	ldr	r2, [r3, #24]
 800332c:	687b      	ldr	r3, [r7, #4]
 800332e:	18d1      	adds	r1, r2, r3
 8003330:	687b      	ldr	r3, [r7, #4]
 8003332:	683a      	ldr	r2, [r7, #0]
 8003334:	6978      	ldr	r0, [r7, #20]
 8003336:	f000 f8d1 	bl	80034dc <prvInsertTimerInActiveList>
 800333a:	4603      	mov	r3, r0
 800333c:	2b00      	cmp	r3, #0
 800333e:	d01f      	beq.n	8003380 <prvProcessExpiredTimer+0x84>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8003340:	2300      	movs	r3, #0
 8003342:	9300      	str	r3, [sp, #0]
 8003344:	2300      	movs	r3, #0
 8003346:	687a      	ldr	r2, [r7, #4]
 8003348:	2100      	movs	r1, #0
 800334a:	6978      	ldr	r0, [r7, #20]
 800334c:	f7ff ff88 	bl	8003260 <xTimerGenericCommand>
 8003350:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 8003352:	693b      	ldr	r3, [r7, #16]
 8003354:	2b00      	cmp	r3, #0
 8003356:	d113      	bne.n	8003380 <prvProcessExpiredTimer+0x84>
	__asm volatile
 8003358:	f04f 0350 	mov.w	r3, #80	; 0x50
 800335c:	f383 8811 	msr	BASEPRI, r3
 8003360:	f3bf 8f6f 	isb	sy
 8003364:	f3bf 8f4f 	dsb	sy
 8003368:	60fb      	str	r3, [r7, #12]
}
 800336a:	bf00      	nop
 800336c:	e7fe      	b.n	800336c <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800336e:	697b      	ldr	r3, [r7, #20]
 8003370:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8003374:	f023 0301 	bic.w	r3, r3, #1
 8003378:	b2da      	uxtb	r2, r3
 800337a:	697b      	ldr	r3, [r7, #20]
 800337c:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8003380:	697b      	ldr	r3, [r7, #20]
 8003382:	6a1b      	ldr	r3, [r3, #32]
 8003384:	6978      	ldr	r0, [r7, #20]
 8003386:	4798      	blx	r3
}
 8003388:	bf00      	nop
 800338a:	3718      	adds	r7, #24
 800338c:	46bd      	mov	sp, r7
 800338e:	bd80      	pop	{r7, pc}
 8003390:	200017b8 	.word	0x200017b8

08003394 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 8003394:	b580      	push	{r7, lr}
 8003396:	b084      	sub	sp, #16
 8003398:	af00      	add	r7, sp, #0
 800339a:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800339c:	f107 0308 	add.w	r3, r7, #8
 80033a0:	4618      	mov	r0, r3
 80033a2:	f000 f857 	bl	8003454 <prvGetNextExpireTime>
 80033a6:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 80033a8:	68bb      	ldr	r3, [r7, #8]
 80033aa:	4619      	mov	r1, r3
 80033ac:	68f8      	ldr	r0, [r7, #12]
 80033ae:	f000 f803 	bl	80033b8 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 80033b2:	f000 f8d5 	bl	8003560 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 80033b6:	e7f1      	b.n	800339c <prvTimerTask+0x8>

080033b8 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 80033b8:	b580      	push	{r7, lr}
 80033ba:	b084      	sub	sp, #16
 80033bc:	af00      	add	r7, sp, #0
 80033be:	6078      	str	r0, [r7, #4]
 80033c0:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 80033c2:	f7ff f8fb 	bl	80025bc <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 80033c6:	f107 0308 	add.w	r3, r7, #8
 80033ca:	4618      	mov	r0, r3
 80033cc:	f000 f866 	bl	800349c <prvSampleTimeNow>
 80033d0:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 80033d2:	68bb      	ldr	r3, [r7, #8]
 80033d4:	2b00      	cmp	r3, #0
 80033d6:	d130      	bne.n	800343a <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 80033d8:	683b      	ldr	r3, [r7, #0]
 80033da:	2b00      	cmp	r3, #0
 80033dc:	d10a      	bne.n	80033f4 <prvProcessTimerOrBlockTask+0x3c>
 80033de:	687a      	ldr	r2, [r7, #4]
 80033e0:	68fb      	ldr	r3, [r7, #12]
 80033e2:	429a      	cmp	r2, r3
 80033e4:	d806      	bhi.n	80033f4 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 80033e6:	f7ff f8f7 	bl	80025d8 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 80033ea:	68f9      	ldr	r1, [r7, #12]
 80033ec:	6878      	ldr	r0, [r7, #4]
 80033ee:	f7ff ff85 	bl	80032fc <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 80033f2:	e024      	b.n	800343e <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 80033f4:	683b      	ldr	r3, [r7, #0]
 80033f6:	2b00      	cmp	r3, #0
 80033f8:	d008      	beq.n	800340c <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 80033fa:	4b13      	ldr	r3, [pc, #76]	; (8003448 <prvProcessTimerOrBlockTask+0x90>)
 80033fc:	681b      	ldr	r3, [r3, #0]
 80033fe:	681b      	ldr	r3, [r3, #0]
 8003400:	2b00      	cmp	r3, #0
 8003402:	d101      	bne.n	8003408 <prvProcessTimerOrBlockTask+0x50>
 8003404:	2301      	movs	r3, #1
 8003406:	e000      	b.n	800340a <prvProcessTimerOrBlockTask+0x52>
 8003408:	2300      	movs	r3, #0
 800340a:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 800340c:	4b0f      	ldr	r3, [pc, #60]	; (800344c <prvProcessTimerOrBlockTask+0x94>)
 800340e:	6818      	ldr	r0, [r3, #0]
 8003410:	687a      	ldr	r2, [r7, #4]
 8003412:	68fb      	ldr	r3, [r7, #12]
 8003414:	1ad3      	subs	r3, r2, r3
 8003416:	683a      	ldr	r2, [r7, #0]
 8003418:	4619      	mov	r1, r3
 800341a:	f7fe fe5f 	bl	80020dc <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 800341e:	f7ff f8db 	bl	80025d8 <xTaskResumeAll>
 8003422:	4603      	mov	r3, r0
 8003424:	2b00      	cmp	r3, #0
 8003426:	d10a      	bne.n	800343e <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 8003428:	4b09      	ldr	r3, [pc, #36]	; (8003450 <prvProcessTimerOrBlockTask+0x98>)
 800342a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800342e:	601a      	str	r2, [r3, #0]
 8003430:	f3bf 8f4f 	dsb	sy
 8003434:	f3bf 8f6f 	isb	sy
}
 8003438:	e001      	b.n	800343e <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 800343a:	f7ff f8cd 	bl	80025d8 <xTaskResumeAll>
}
 800343e:	bf00      	nop
 8003440:	3710      	adds	r7, #16
 8003442:	46bd      	mov	sp, r7
 8003444:	bd80      	pop	{r7, pc}
 8003446:	bf00      	nop
 8003448:	200017bc 	.word	0x200017bc
 800344c:	200017c0 	.word	0x200017c0
 8003450:	e000ed04 	.word	0xe000ed04

08003454 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 8003454:	b480      	push	{r7}
 8003456:	b085      	sub	sp, #20
 8003458:	af00      	add	r7, sp, #0
 800345a:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 800345c:	4b0e      	ldr	r3, [pc, #56]	; (8003498 <prvGetNextExpireTime+0x44>)
 800345e:	681b      	ldr	r3, [r3, #0]
 8003460:	681b      	ldr	r3, [r3, #0]
 8003462:	2b00      	cmp	r3, #0
 8003464:	d101      	bne.n	800346a <prvGetNextExpireTime+0x16>
 8003466:	2201      	movs	r2, #1
 8003468:	e000      	b.n	800346c <prvGetNextExpireTime+0x18>
 800346a:	2200      	movs	r2, #0
 800346c:	687b      	ldr	r3, [r7, #4]
 800346e:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 8003470:	687b      	ldr	r3, [r7, #4]
 8003472:	681b      	ldr	r3, [r3, #0]
 8003474:	2b00      	cmp	r3, #0
 8003476:	d105      	bne.n	8003484 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8003478:	4b07      	ldr	r3, [pc, #28]	; (8003498 <prvGetNextExpireTime+0x44>)
 800347a:	681b      	ldr	r3, [r3, #0]
 800347c:	68db      	ldr	r3, [r3, #12]
 800347e:	681b      	ldr	r3, [r3, #0]
 8003480:	60fb      	str	r3, [r7, #12]
 8003482:	e001      	b.n	8003488 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 8003484:	2300      	movs	r3, #0
 8003486:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 8003488:	68fb      	ldr	r3, [r7, #12]
}
 800348a:	4618      	mov	r0, r3
 800348c:	3714      	adds	r7, #20
 800348e:	46bd      	mov	sp, r7
 8003490:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003494:	4770      	bx	lr
 8003496:	bf00      	nop
 8003498:	200017b8 	.word	0x200017b8

0800349c <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 800349c:	b580      	push	{r7, lr}
 800349e:	b084      	sub	sp, #16
 80034a0:	af00      	add	r7, sp, #0
 80034a2:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 80034a4:	f7ff f936 	bl	8002714 <xTaskGetTickCount>
 80034a8:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 80034aa:	4b0b      	ldr	r3, [pc, #44]	; (80034d8 <prvSampleTimeNow+0x3c>)
 80034ac:	681b      	ldr	r3, [r3, #0]
 80034ae:	68fa      	ldr	r2, [r7, #12]
 80034b0:	429a      	cmp	r2, r3
 80034b2:	d205      	bcs.n	80034c0 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 80034b4:	f000 f936 	bl	8003724 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 80034b8:	687b      	ldr	r3, [r7, #4]
 80034ba:	2201      	movs	r2, #1
 80034bc:	601a      	str	r2, [r3, #0]
 80034be:	e002      	b.n	80034c6 <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 80034c0:	687b      	ldr	r3, [r7, #4]
 80034c2:	2200      	movs	r2, #0
 80034c4:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 80034c6:	4a04      	ldr	r2, [pc, #16]	; (80034d8 <prvSampleTimeNow+0x3c>)
 80034c8:	68fb      	ldr	r3, [r7, #12]
 80034ca:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 80034cc:	68fb      	ldr	r3, [r7, #12]
}
 80034ce:	4618      	mov	r0, r3
 80034d0:	3710      	adds	r7, #16
 80034d2:	46bd      	mov	sp, r7
 80034d4:	bd80      	pop	{r7, pc}
 80034d6:	bf00      	nop
 80034d8:	200017c8 	.word	0x200017c8

080034dc <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 80034dc:	b580      	push	{r7, lr}
 80034de:	b086      	sub	sp, #24
 80034e0:	af00      	add	r7, sp, #0
 80034e2:	60f8      	str	r0, [r7, #12]
 80034e4:	60b9      	str	r1, [r7, #8]
 80034e6:	607a      	str	r2, [r7, #4]
 80034e8:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 80034ea:	2300      	movs	r3, #0
 80034ec:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 80034ee:	68fb      	ldr	r3, [r7, #12]
 80034f0:	68ba      	ldr	r2, [r7, #8]
 80034f2:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 80034f4:	68fb      	ldr	r3, [r7, #12]
 80034f6:	68fa      	ldr	r2, [r7, #12]
 80034f8:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 80034fa:	68ba      	ldr	r2, [r7, #8]
 80034fc:	687b      	ldr	r3, [r7, #4]
 80034fe:	429a      	cmp	r2, r3
 8003500:	d812      	bhi.n	8003528 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8003502:	687a      	ldr	r2, [r7, #4]
 8003504:	683b      	ldr	r3, [r7, #0]
 8003506:	1ad2      	subs	r2, r2, r3
 8003508:	68fb      	ldr	r3, [r7, #12]
 800350a:	699b      	ldr	r3, [r3, #24]
 800350c:	429a      	cmp	r2, r3
 800350e:	d302      	bcc.n	8003516 <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 8003510:	2301      	movs	r3, #1
 8003512:	617b      	str	r3, [r7, #20]
 8003514:	e01b      	b.n	800354e <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8003516:	4b10      	ldr	r3, [pc, #64]	; (8003558 <prvInsertTimerInActiveList+0x7c>)
 8003518:	681a      	ldr	r2, [r3, #0]
 800351a:	68fb      	ldr	r3, [r7, #12]
 800351c:	3304      	adds	r3, #4
 800351e:	4619      	mov	r1, r3
 8003520:	4610      	mov	r0, r2
 8003522:	f7fe f8c0 	bl	80016a6 <vListInsert>
 8003526:	e012      	b.n	800354e <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8003528:	687a      	ldr	r2, [r7, #4]
 800352a:	683b      	ldr	r3, [r7, #0]
 800352c:	429a      	cmp	r2, r3
 800352e:	d206      	bcs.n	800353e <prvInsertTimerInActiveList+0x62>
 8003530:	68ba      	ldr	r2, [r7, #8]
 8003532:	683b      	ldr	r3, [r7, #0]
 8003534:	429a      	cmp	r2, r3
 8003536:	d302      	bcc.n	800353e <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 8003538:	2301      	movs	r3, #1
 800353a:	617b      	str	r3, [r7, #20]
 800353c:	e007      	b.n	800354e <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800353e:	4b07      	ldr	r3, [pc, #28]	; (800355c <prvInsertTimerInActiveList+0x80>)
 8003540:	681a      	ldr	r2, [r3, #0]
 8003542:	68fb      	ldr	r3, [r7, #12]
 8003544:	3304      	adds	r3, #4
 8003546:	4619      	mov	r1, r3
 8003548:	4610      	mov	r0, r2
 800354a:	f7fe f8ac 	bl	80016a6 <vListInsert>
		}
	}

	return xProcessTimerNow;
 800354e:	697b      	ldr	r3, [r7, #20]
}
 8003550:	4618      	mov	r0, r3
 8003552:	3718      	adds	r7, #24
 8003554:	46bd      	mov	sp, r7
 8003556:	bd80      	pop	{r7, pc}
 8003558:	200017bc 	.word	0x200017bc
 800355c:	200017b8 	.word	0x200017b8

08003560 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 8003560:	b580      	push	{r7, lr}
 8003562:	b08e      	sub	sp, #56	; 0x38
 8003564:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8003566:	e0ca      	b.n	80036fe <prvProcessReceivedCommands+0x19e>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 8003568:	687b      	ldr	r3, [r7, #4]
 800356a:	2b00      	cmp	r3, #0
 800356c:	da18      	bge.n	80035a0 <prvProcessReceivedCommands+0x40>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 800356e:	1d3b      	adds	r3, r7, #4
 8003570:	3304      	adds	r3, #4
 8003572:	62fb      	str	r3, [r7, #44]	; 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 8003574:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003576:	2b00      	cmp	r3, #0
 8003578:	d10a      	bne.n	8003590 <prvProcessReceivedCommands+0x30>
	__asm volatile
 800357a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800357e:	f383 8811 	msr	BASEPRI, r3
 8003582:	f3bf 8f6f 	isb	sy
 8003586:	f3bf 8f4f 	dsb	sy
 800358a:	61fb      	str	r3, [r7, #28]
}
 800358c:	bf00      	nop
 800358e:	e7fe      	b.n	800358e <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 8003590:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003592:	681b      	ldr	r3, [r3, #0]
 8003594:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8003596:	6850      	ldr	r0, [r2, #4]
 8003598:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800359a:	6892      	ldr	r2, [r2, #8]
 800359c:	4611      	mov	r1, r2
 800359e:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 80035a0:	687b      	ldr	r3, [r7, #4]
 80035a2:	2b00      	cmp	r3, #0
 80035a4:	f2c0 80ab 	blt.w	80036fe <prvProcessReceivedCommands+0x19e>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 80035a8:	68fb      	ldr	r3, [r7, #12]
 80035aa:	62bb      	str	r3, [r7, #40]	; 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 80035ac:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80035ae:	695b      	ldr	r3, [r3, #20]
 80035b0:	2b00      	cmp	r3, #0
 80035b2:	d004      	beq.n	80035be <prvProcessReceivedCommands+0x5e>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80035b4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80035b6:	3304      	adds	r3, #4
 80035b8:	4618      	mov	r0, r3
 80035ba:	f7fe f8ad 	bl	8001718 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 80035be:	463b      	mov	r3, r7
 80035c0:	4618      	mov	r0, r3
 80035c2:	f7ff ff6b 	bl	800349c <prvSampleTimeNow>
 80035c6:	6278      	str	r0, [r7, #36]	; 0x24

			switch( xMessage.xMessageID )
 80035c8:	687b      	ldr	r3, [r7, #4]
 80035ca:	2b09      	cmp	r3, #9
 80035cc:	f200 8096 	bhi.w	80036fc <prvProcessReceivedCommands+0x19c>
 80035d0:	a201      	add	r2, pc, #4	; (adr r2, 80035d8 <prvProcessReceivedCommands+0x78>)
 80035d2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80035d6:	bf00      	nop
 80035d8:	08003601 	.word	0x08003601
 80035dc:	08003601 	.word	0x08003601
 80035e0:	08003601 	.word	0x08003601
 80035e4:	08003675 	.word	0x08003675
 80035e8:	08003689 	.word	0x08003689
 80035ec:	080036d3 	.word	0x080036d3
 80035f0:	08003601 	.word	0x08003601
 80035f4:	08003601 	.word	0x08003601
 80035f8:	08003675 	.word	0x08003675
 80035fc:	08003689 	.word	0x08003689
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8003600:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003602:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8003606:	f043 0301 	orr.w	r3, r3, #1
 800360a:	b2da      	uxtb	r2, r3
 800360c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800360e:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8003612:	68ba      	ldr	r2, [r7, #8]
 8003614:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003616:	699b      	ldr	r3, [r3, #24]
 8003618:	18d1      	adds	r1, r2, r3
 800361a:	68bb      	ldr	r3, [r7, #8]
 800361c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800361e:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8003620:	f7ff ff5c 	bl	80034dc <prvInsertTimerInActiveList>
 8003624:	4603      	mov	r3, r0
 8003626:	2b00      	cmp	r3, #0
 8003628:	d069      	beq.n	80036fe <prvProcessReceivedCommands+0x19e>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800362a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800362c:	6a1b      	ldr	r3, [r3, #32]
 800362e:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8003630:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8003632:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003634:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8003638:	f003 0304 	and.w	r3, r3, #4
 800363c:	2b00      	cmp	r3, #0
 800363e:	d05e      	beq.n	80036fe <prvProcessReceivedCommands+0x19e>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 8003640:	68ba      	ldr	r2, [r7, #8]
 8003642:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003644:	699b      	ldr	r3, [r3, #24]
 8003646:	441a      	add	r2, r3
 8003648:	2300      	movs	r3, #0
 800364a:	9300      	str	r3, [sp, #0]
 800364c:	2300      	movs	r3, #0
 800364e:	2100      	movs	r1, #0
 8003650:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8003652:	f7ff fe05 	bl	8003260 <xTimerGenericCommand>
 8003656:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 8003658:	6a3b      	ldr	r3, [r7, #32]
 800365a:	2b00      	cmp	r3, #0
 800365c:	d14f      	bne.n	80036fe <prvProcessReceivedCommands+0x19e>
	__asm volatile
 800365e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003662:	f383 8811 	msr	BASEPRI, r3
 8003666:	f3bf 8f6f 	isb	sy
 800366a:	f3bf 8f4f 	dsb	sy
 800366e:	61bb      	str	r3, [r7, #24]
}
 8003670:	bf00      	nop
 8003672:	e7fe      	b.n	8003672 <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8003674:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003676:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800367a:	f023 0301 	bic.w	r3, r3, #1
 800367e:	b2da      	uxtb	r2, r3
 8003680:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003682:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					break;
 8003686:	e03a      	b.n	80036fe <prvProcessReceivedCommands+0x19e>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8003688:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800368a:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800368e:	f043 0301 	orr.w	r3, r3, #1
 8003692:	b2da      	uxtb	r2, r3
 8003694:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003696:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 800369a:	68ba      	ldr	r2, [r7, #8]
 800369c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800369e:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 80036a0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80036a2:	699b      	ldr	r3, [r3, #24]
 80036a4:	2b00      	cmp	r3, #0
 80036a6:	d10a      	bne.n	80036be <prvProcessReceivedCommands+0x15e>
	__asm volatile
 80036a8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80036ac:	f383 8811 	msr	BASEPRI, r3
 80036b0:	f3bf 8f6f 	isb	sy
 80036b4:	f3bf 8f4f 	dsb	sy
 80036b8:	617b      	str	r3, [r7, #20]
}
 80036ba:	bf00      	nop
 80036bc:	e7fe      	b.n	80036bc <prvProcessReceivedCommands+0x15c>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 80036be:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80036c0:	699a      	ldr	r2, [r3, #24]
 80036c2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80036c4:	18d1      	adds	r1, r2, r3
 80036c6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80036c8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80036ca:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80036cc:	f7ff ff06 	bl	80034dc <prvInsertTimerInActiveList>
					break;
 80036d0:	e015      	b.n	80036fe <prvProcessReceivedCommands+0x19e>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 80036d2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80036d4:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80036d8:	f003 0302 	and.w	r3, r3, #2
 80036dc:	2b00      	cmp	r3, #0
 80036de:	d103      	bne.n	80036e8 <prvProcessReceivedCommands+0x188>
						{
							vPortFree( pxTimer );
 80036e0:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80036e2:	f000 fbdd 	bl	8003ea0 <vPortFree>
 80036e6:	e00a      	b.n	80036fe <prvProcessReceivedCommands+0x19e>
						}
						else
						{
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 80036e8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80036ea:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80036ee:	f023 0301 	bic.w	r3, r3, #1
 80036f2:	b2da      	uxtb	r2, r3
 80036f4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80036f6:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 80036fa:	e000      	b.n	80036fe <prvProcessReceivedCommands+0x19e>

				default	:
					/* Don't expect to get here. */
					break;
 80036fc:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 80036fe:	4b08      	ldr	r3, [pc, #32]	; (8003720 <prvProcessReceivedCommands+0x1c0>)
 8003700:	681b      	ldr	r3, [r3, #0]
 8003702:	1d39      	adds	r1, r7, #4
 8003704:	2200      	movs	r2, #0
 8003706:	4618      	mov	r0, r3
 8003708:	f7fe face 	bl	8001ca8 <xQueueReceive>
 800370c:	4603      	mov	r3, r0
 800370e:	2b00      	cmp	r3, #0
 8003710:	f47f af2a 	bne.w	8003568 <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 8003714:	bf00      	nop
 8003716:	bf00      	nop
 8003718:	3730      	adds	r7, #48	; 0x30
 800371a:	46bd      	mov	sp, r7
 800371c:	bd80      	pop	{r7, pc}
 800371e:	bf00      	nop
 8003720:	200017c0 	.word	0x200017c0

08003724 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 8003724:	b580      	push	{r7, lr}
 8003726:	b088      	sub	sp, #32
 8003728:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800372a:	e048      	b.n	80037be <prvSwitchTimerLists+0x9a>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800372c:	4b2d      	ldr	r3, [pc, #180]	; (80037e4 <prvSwitchTimerLists+0xc0>)
 800372e:	681b      	ldr	r3, [r3, #0]
 8003730:	68db      	ldr	r3, [r3, #12]
 8003732:	681b      	ldr	r3, [r3, #0]
 8003734:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8003736:	4b2b      	ldr	r3, [pc, #172]	; (80037e4 <prvSwitchTimerLists+0xc0>)
 8003738:	681b      	ldr	r3, [r3, #0]
 800373a:	68db      	ldr	r3, [r3, #12]
 800373c:	68db      	ldr	r3, [r3, #12]
 800373e:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8003740:	68fb      	ldr	r3, [r7, #12]
 8003742:	3304      	adds	r3, #4
 8003744:	4618      	mov	r0, r3
 8003746:	f7fd ffe7 	bl	8001718 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800374a:	68fb      	ldr	r3, [r7, #12]
 800374c:	6a1b      	ldr	r3, [r3, #32]
 800374e:	68f8      	ldr	r0, [r7, #12]
 8003750:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8003752:	68fb      	ldr	r3, [r7, #12]
 8003754:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8003758:	f003 0304 	and.w	r3, r3, #4
 800375c:	2b00      	cmp	r3, #0
 800375e:	d02e      	beq.n	80037be <prvSwitchTimerLists+0x9a>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 8003760:	68fb      	ldr	r3, [r7, #12]
 8003762:	699b      	ldr	r3, [r3, #24]
 8003764:	693a      	ldr	r2, [r7, #16]
 8003766:	4413      	add	r3, r2
 8003768:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 800376a:	68ba      	ldr	r2, [r7, #8]
 800376c:	693b      	ldr	r3, [r7, #16]
 800376e:	429a      	cmp	r2, r3
 8003770:	d90e      	bls.n	8003790 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 8003772:	68fb      	ldr	r3, [r7, #12]
 8003774:	68ba      	ldr	r2, [r7, #8]
 8003776:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8003778:	68fb      	ldr	r3, [r7, #12]
 800377a:	68fa      	ldr	r2, [r7, #12]
 800377c:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800377e:	4b19      	ldr	r3, [pc, #100]	; (80037e4 <prvSwitchTimerLists+0xc0>)
 8003780:	681a      	ldr	r2, [r3, #0]
 8003782:	68fb      	ldr	r3, [r7, #12]
 8003784:	3304      	adds	r3, #4
 8003786:	4619      	mov	r1, r3
 8003788:	4610      	mov	r0, r2
 800378a:	f7fd ff8c 	bl	80016a6 <vListInsert>
 800378e:	e016      	b.n	80037be <prvSwitchTimerLists+0x9a>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8003790:	2300      	movs	r3, #0
 8003792:	9300      	str	r3, [sp, #0]
 8003794:	2300      	movs	r3, #0
 8003796:	693a      	ldr	r2, [r7, #16]
 8003798:	2100      	movs	r1, #0
 800379a:	68f8      	ldr	r0, [r7, #12]
 800379c:	f7ff fd60 	bl	8003260 <xTimerGenericCommand>
 80037a0:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 80037a2:	687b      	ldr	r3, [r7, #4]
 80037a4:	2b00      	cmp	r3, #0
 80037a6:	d10a      	bne.n	80037be <prvSwitchTimerLists+0x9a>
	__asm volatile
 80037a8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80037ac:	f383 8811 	msr	BASEPRI, r3
 80037b0:	f3bf 8f6f 	isb	sy
 80037b4:	f3bf 8f4f 	dsb	sy
 80037b8:	603b      	str	r3, [r7, #0]
}
 80037ba:	bf00      	nop
 80037bc:	e7fe      	b.n	80037bc <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 80037be:	4b09      	ldr	r3, [pc, #36]	; (80037e4 <prvSwitchTimerLists+0xc0>)
 80037c0:	681b      	ldr	r3, [r3, #0]
 80037c2:	681b      	ldr	r3, [r3, #0]
 80037c4:	2b00      	cmp	r3, #0
 80037c6:	d1b1      	bne.n	800372c <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 80037c8:	4b06      	ldr	r3, [pc, #24]	; (80037e4 <prvSwitchTimerLists+0xc0>)
 80037ca:	681b      	ldr	r3, [r3, #0]
 80037cc:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 80037ce:	4b06      	ldr	r3, [pc, #24]	; (80037e8 <prvSwitchTimerLists+0xc4>)
 80037d0:	681b      	ldr	r3, [r3, #0]
 80037d2:	4a04      	ldr	r2, [pc, #16]	; (80037e4 <prvSwitchTimerLists+0xc0>)
 80037d4:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 80037d6:	4a04      	ldr	r2, [pc, #16]	; (80037e8 <prvSwitchTimerLists+0xc4>)
 80037d8:	697b      	ldr	r3, [r7, #20]
 80037da:	6013      	str	r3, [r2, #0]
}
 80037dc:	bf00      	nop
 80037de:	3718      	adds	r7, #24
 80037e0:	46bd      	mov	sp, r7
 80037e2:	bd80      	pop	{r7, pc}
 80037e4:	200017b8 	.word	0x200017b8
 80037e8:	200017bc 	.word	0x200017bc

080037ec <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 80037ec:	b580      	push	{r7, lr}
 80037ee:	b082      	sub	sp, #8
 80037f0:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 80037f2:	f000 f967 	bl	8003ac4 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 80037f6:	4b15      	ldr	r3, [pc, #84]	; (800384c <prvCheckForValidListAndQueue+0x60>)
 80037f8:	681b      	ldr	r3, [r3, #0]
 80037fa:	2b00      	cmp	r3, #0
 80037fc:	d120      	bne.n	8003840 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 80037fe:	4814      	ldr	r0, [pc, #80]	; (8003850 <prvCheckForValidListAndQueue+0x64>)
 8003800:	f7fd ff00 	bl	8001604 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 8003804:	4813      	ldr	r0, [pc, #76]	; (8003854 <prvCheckForValidListAndQueue+0x68>)
 8003806:	f7fd fefd 	bl	8001604 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 800380a:	4b13      	ldr	r3, [pc, #76]	; (8003858 <prvCheckForValidListAndQueue+0x6c>)
 800380c:	4a10      	ldr	r2, [pc, #64]	; (8003850 <prvCheckForValidListAndQueue+0x64>)
 800380e:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 8003810:	4b12      	ldr	r3, [pc, #72]	; (800385c <prvCheckForValidListAndQueue+0x70>)
 8003812:	4a10      	ldr	r2, [pc, #64]	; (8003854 <prvCheckForValidListAndQueue+0x68>)
 8003814:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 8003816:	2300      	movs	r3, #0
 8003818:	9300      	str	r3, [sp, #0]
 800381a:	4b11      	ldr	r3, [pc, #68]	; (8003860 <prvCheckForValidListAndQueue+0x74>)
 800381c:	4a11      	ldr	r2, [pc, #68]	; (8003864 <prvCheckForValidListAndQueue+0x78>)
 800381e:	2110      	movs	r1, #16
 8003820:	200a      	movs	r0, #10
 8003822:	f7fe f80b 	bl	800183c <xQueueGenericCreateStatic>
 8003826:	4603      	mov	r3, r0
 8003828:	4a08      	ldr	r2, [pc, #32]	; (800384c <prvCheckForValidListAndQueue+0x60>)
 800382a:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 800382c:	4b07      	ldr	r3, [pc, #28]	; (800384c <prvCheckForValidListAndQueue+0x60>)
 800382e:	681b      	ldr	r3, [r3, #0]
 8003830:	2b00      	cmp	r3, #0
 8003832:	d005      	beq.n	8003840 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8003834:	4b05      	ldr	r3, [pc, #20]	; (800384c <prvCheckForValidListAndQueue+0x60>)
 8003836:	681b      	ldr	r3, [r3, #0]
 8003838:	490b      	ldr	r1, [pc, #44]	; (8003868 <prvCheckForValidListAndQueue+0x7c>)
 800383a:	4618      	mov	r0, r3
 800383c:	f7fe fc24 	bl	8002088 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8003840:	f000 f970 	bl	8003b24 <vPortExitCritical>
}
 8003844:	bf00      	nop
 8003846:	46bd      	mov	sp, r7
 8003848:	bd80      	pop	{r7, pc}
 800384a:	bf00      	nop
 800384c:	200017c0 	.word	0x200017c0
 8003850:	20001790 	.word	0x20001790
 8003854:	200017a4 	.word	0x200017a4
 8003858:	200017b8 	.word	0x200017b8
 800385c:	200017bc 	.word	0x200017bc
 8003860:	2000186c 	.word	0x2000186c
 8003864:	200017cc 	.word	0x200017cc
 8003868:	0800bbc4 	.word	0x0800bbc4

0800386c <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 800386c:	b480      	push	{r7}
 800386e:	b085      	sub	sp, #20
 8003870:	af00      	add	r7, sp, #0
 8003872:	60f8      	str	r0, [r7, #12]
 8003874:	60b9      	str	r1, [r7, #8]
 8003876:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8003878:	68fb      	ldr	r3, [r7, #12]
 800387a:	3b04      	subs	r3, #4
 800387c:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800387e:	68fb      	ldr	r3, [r7, #12]
 8003880:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8003884:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8003886:	68fb      	ldr	r3, [r7, #12]
 8003888:	3b04      	subs	r3, #4
 800388a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 800388c:	68bb      	ldr	r3, [r7, #8]
 800388e:	f023 0201 	bic.w	r2, r3, #1
 8003892:	68fb      	ldr	r3, [r7, #12]
 8003894:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8003896:	68fb      	ldr	r3, [r7, #12]
 8003898:	3b04      	subs	r3, #4
 800389a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 800389c:	4a0c      	ldr	r2, [pc, #48]	; (80038d0 <pxPortInitialiseStack+0x64>)
 800389e:	68fb      	ldr	r3, [r7, #12]
 80038a0:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 80038a2:	68fb      	ldr	r3, [r7, #12]
 80038a4:	3b14      	subs	r3, #20
 80038a6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 80038a8:	687a      	ldr	r2, [r7, #4]
 80038aa:	68fb      	ldr	r3, [r7, #12]
 80038ac:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 80038ae:	68fb      	ldr	r3, [r7, #12]
 80038b0:	3b04      	subs	r3, #4
 80038b2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 80038b4:	68fb      	ldr	r3, [r7, #12]
 80038b6:	f06f 0202 	mvn.w	r2, #2
 80038ba:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 80038bc:	68fb      	ldr	r3, [r7, #12]
 80038be:	3b20      	subs	r3, #32
 80038c0:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 80038c2:	68fb      	ldr	r3, [r7, #12]
}
 80038c4:	4618      	mov	r0, r3
 80038c6:	3714      	adds	r7, #20
 80038c8:	46bd      	mov	sp, r7
 80038ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038ce:	4770      	bx	lr
 80038d0:	080038d5 	.word	0x080038d5

080038d4 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 80038d4:	b480      	push	{r7}
 80038d6:	b085      	sub	sp, #20
 80038d8:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 80038da:	2300      	movs	r3, #0
 80038dc:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 80038de:	4b12      	ldr	r3, [pc, #72]	; (8003928 <prvTaskExitError+0x54>)
 80038e0:	681b      	ldr	r3, [r3, #0]
 80038e2:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80038e6:	d00a      	beq.n	80038fe <prvTaskExitError+0x2a>
	__asm volatile
 80038e8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80038ec:	f383 8811 	msr	BASEPRI, r3
 80038f0:	f3bf 8f6f 	isb	sy
 80038f4:	f3bf 8f4f 	dsb	sy
 80038f8:	60fb      	str	r3, [r7, #12]
}
 80038fa:	bf00      	nop
 80038fc:	e7fe      	b.n	80038fc <prvTaskExitError+0x28>
	__asm volatile
 80038fe:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003902:	f383 8811 	msr	BASEPRI, r3
 8003906:	f3bf 8f6f 	isb	sy
 800390a:	f3bf 8f4f 	dsb	sy
 800390e:	60bb      	str	r3, [r7, #8]
}
 8003910:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8003912:	bf00      	nop
 8003914:	687b      	ldr	r3, [r7, #4]
 8003916:	2b00      	cmp	r3, #0
 8003918:	d0fc      	beq.n	8003914 <prvTaskExitError+0x40>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800391a:	bf00      	nop
 800391c:	bf00      	nop
 800391e:	3714      	adds	r7, #20
 8003920:	46bd      	mov	sp, r7
 8003922:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003926:	4770      	bx	lr
 8003928:	20000088 	.word	0x20000088
 800392c:	00000000 	.word	0x00000000

08003930 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8003930:	4b07      	ldr	r3, [pc, #28]	; (8003950 <pxCurrentTCBConst2>)
 8003932:	6819      	ldr	r1, [r3, #0]
 8003934:	6808      	ldr	r0, [r1, #0]
 8003936:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800393a:	f380 8809 	msr	PSP, r0
 800393e:	f3bf 8f6f 	isb	sy
 8003942:	f04f 0000 	mov.w	r0, #0
 8003946:	f380 8811 	msr	BASEPRI, r0
 800394a:	4770      	bx	lr
 800394c:	f3af 8000 	nop.w

08003950 <pxCurrentTCBConst2>:
 8003950:	20001290 	.word	0x20001290
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8003954:	bf00      	nop
 8003956:	bf00      	nop

08003958 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8003958:	4808      	ldr	r0, [pc, #32]	; (800397c <prvPortStartFirstTask+0x24>)
 800395a:	6800      	ldr	r0, [r0, #0]
 800395c:	6800      	ldr	r0, [r0, #0]
 800395e:	f380 8808 	msr	MSP, r0
 8003962:	f04f 0000 	mov.w	r0, #0
 8003966:	f380 8814 	msr	CONTROL, r0
 800396a:	b662      	cpsie	i
 800396c:	b661      	cpsie	f
 800396e:	f3bf 8f4f 	dsb	sy
 8003972:	f3bf 8f6f 	isb	sy
 8003976:	df00      	svc	0
 8003978:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800397a:	bf00      	nop
 800397c:	e000ed08 	.word	0xe000ed08

08003980 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8003980:	b580      	push	{r7, lr}
 8003982:	b086      	sub	sp, #24
 8003984:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8003986:	4b46      	ldr	r3, [pc, #280]	; (8003aa0 <xPortStartScheduler+0x120>)
 8003988:	681b      	ldr	r3, [r3, #0]
 800398a:	4a46      	ldr	r2, [pc, #280]	; (8003aa4 <xPortStartScheduler+0x124>)
 800398c:	4293      	cmp	r3, r2
 800398e:	d10a      	bne.n	80039a6 <xPortStartScheduler+0x26>
	__asm volatile
 8003990:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003994:	f383 8811 	msr	BASEPRI, r3
 8003998:	f3bf 8f6f 	isb	sy
 800399c:	f3bf 8f4f 	dsb	sy
 80039a0:	613b      	str	r3, [r7, #16]
}
 80039a2:	bf00      	nop
 80039a4:	e7fe      	b.n	80039a4 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 80039a6:	4b3e      	ldr	r3, [pc, #248]	; (8003aa0 <xPortStartScheduler+0x120>)
 80039a8:	681b      	ldr	r3, [r3, #0]
 80039aa:	4a3f      	ldr	r2, [pc, #252]	; (8003aa8 <xPortStartScheduler+0x128>)
 80039ac:	4293      	cmp	r3, r2
 80039ae:	d10a      	bne.n	80039c6 <xPortStartScheduler+0x46>
	__asm volatile
 80039b0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80039b4:	f383 8811 	msr	BASEPRI, r3
 80039b8:	f3bf 8f6f 	isb	sy
 80039bc:	f3bf 8f4f 	dsb	sy
 80039c0:	60fb      	str	r3, [r7, #12]
}
 80039c2:	bf00      	nop
 80039c4:	e7fe      	b.n	80039c4 <xPortStartScheduler+0x44>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 80039c6:	4b39      	ldr	r3, [pc, #228]	; (8003aac <xPortStartScheduler+0x12c>)
 80039c8:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 80039ca:	697b      	ldr	r3, [r7, #20]
 80039cc:	781b      	ldrb	r3, [r3, #0]
 80039ce:	b2db      	uxtb	r3, r3
 80039d0:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 80039d2:	697b      	ldr	r3, [r7, #20]
 80039d4:	22ff      	movs	r2, #255	; 0xff
 80039d6:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 80039d8:	697b      	ldr	r3, [r7, #20]
 80039da:	781b      	ldrb	r3, [r3, #0]
 80039dc:	b2db      	uxtb	r3, r3
 80039de:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 80039e0:	78fb      	ldrb	r3, [r7, #3]
 80039e2:	b2db      	uxtb	r3, r3
 80039e4:	f003 0350 	and.w	r3, r3, #80	; 0x50
 80039e8:	b2da      	uxtb	r2, r3
 80039ea:	4b31      	ldr	r3, [pc, #196]	; (8003ab0 <xPortStartScheduler+0x130>)
 80039ec:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 80039ee:	4b31      	ldr	r3, [pc, #196]	; (8003ab4 <xPortStartScheduler+0x134>)
 80039f0:	2207      	movs	r2, #7
 80039f2:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80039f4:	e009      	b.n	8003a0a <xPortStartScheduler+0x8a>
		{
			ulMaxPRIGROUPValue--;
 80039f6:	4b2f      	ldr	r3, [pc, #188]	; (8003ab4 <xPortStartScheduler+0x134>)
 80039f8:	681b      	ldr	r3, [r3, #0]
 80039fa:	3b01      	subs	r3, #1
 80039fc:	4a2d      	ldr	r2, [pc, #180]	; (8003ab4 <xPortStartScheduler+0x134>)
 80039fe:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8003a00:	78fb      	ldrb	r3, [r7, #3]
 8003a02:	b2db      	uxtb	r3, r3
 8003a04:	005b      	lsls	r3, r3, #1
 8003a06:	b2db      	uxtb	r3, r3
 8003a08:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8003a0a:	78fb      	ldrb	r3, [r7, #3]
 8003a0c:	b2db      	uxtb	r3, r3
 8003a0e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003a12:	2b80      	cmp	r3, #128	; 0x80
 8003a14:	d0ef      	beq.n	80039f6 <xPortStartScheduler+0x76>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8003a16:	4b27      	ldr	r3, [pc, #156]	; (8003ab4 <xPortStartScheduler+0x134>)
 8003a18:	681b      	ldr	r3, [r3, #0]
 8003a1a:	f1c3 0307 	rsb	r3, r3, #7
 8003a1e:	2b04      	cmp	r3, #4
 8003a20:	d00a      	beq.n	8003a38 <xPortStartScheduler+0xb8>
	__asm volatile
 8003a22:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003a26:	f383 8811 	msr	BASEPRI, r3
 8003a2a:	f3bf 8f6f 	isb	sy
 8003a2e:	f3bf 8f4f 	dsb	sy
 8003a32:	60bb      	str	r3, [r7, #8]
}
 8003a34:	bf00      	nop
 8003a36:	e7fe      	b.n	8003a36 <xPortStartScheduler+0xb6>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8003a38:	4b1e      	ldr	r3, [pc, #120]	; (8003ab4 <xPortStartScheduler+0x134>)
 8003a3a:	681b      	ldr	r3, [r3, #0]
 8003a3c:	021b      	lsls	r3, r3, #8
 8003a3e:	4a1d      	ldr	r2, [pc, #116]	; (8003ab4 <xPortStartScheduler+0x134>)
 8003a40:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8003a42:	4b1c      	ldr	r3, [pc, #112]	; (8003ab4 <xPortStartScheduler+0x134>)
 8003a44:	681b      	ldr	r3, [r3, #0]
 8003a46:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8003a4a:	4a1a      	ldr	r2, [pc, #104]	; (8003ab4 <xPortStartScheduler+0x134>)
 8003a4c:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8003a4e:	687b      	ldr	r3, [r7, #4]
 8003a50:	b2da      	uxtb	r2, r3
 8003a52:	697b      	ldr	r3, [r7, #20]
 8003a54:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8003a56:	4b18      	ldr	r3, [pc, #96]	; (8003ab8 <xPortStartScheduler+0x138>)
 8003a58:	681b      	ldr	r3, [r3, #0]
 8003a5a:	4a17      	ldr	r2, [pc, #92]	; (8003ab8 <xPortStartScheduler+0x138>)
 8003a5c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8003a60:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8003a62:	4b15      	ldr	r3, [pc, #84]	; (8003ab8 <xPortStartScheduler+0x138>)
 8003a64:	681b      	ldr	r3, [r3, #0]
 8003a66:	4a14      	ldr	r2, [pc, #80]	; (8003ab8 <xPortStartScheduler+0x138>)
 8003a68:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 8003a6c:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8003a6e:	f000 f8dd 	bl	8003c2c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8003a72:	4b12      	ldr	r3, [pc, #72]	; (8003abc <xPortStartScheduler+0x13c>)
 8003a74:	2200      	movs	r2, #0
 8003a76:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 8003a78:	f000 f8fc 	bl	8003c74 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8003a7c:	4b10      	ldr	r3, [pc, #64]	; (8003ac0 <xPortStartScheduler+0x140>)
 8003a7e:	681b      	ldr	r3, [r3, #0]
 8003a80:	4a0f      	ldr	r2, [pc, #60]	; (8003ac0 <xPortStartScheduler+0x140>)
 8003a82:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 8003a86:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8003a88:	f7ff ff66 	bl	8003958 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8003a8c:	f7fe ff1e 	bl	80028cc <vTaskSwitchContext>
	prvTaskExitError();
 8003a90:	f7ff ff20 	bl	80038d4 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8003a94:	2300      	movs	r3, #0
}
 8003a96:	4618      	mov	r0, r3
 8003a98:	3718      	adds	r7, #24
 8003a9a:	46bd      	mov	sp, r7
 8003a9c:	bd80      	pop	{r7, pc}
 8003a9e:	bf00      	nop
 8003aa0:	e000ed00 	.word	0xe000ed00
 8003aa4:	410fc271 	.word	0x410fc271
 8003aa8:	410fc270 	.word	0x410fc270
 8003aac:	e000e400 	.word	0xe000e400
 8003ab0:	200018bc 	.word	0x200018bc
 8003ab4:	200018c0 	.word	0x200018c0
 8003ab8:	e000ed20 	.word	0xe000ed20
 8003abc:	20000088 	.word	0x20000088
 8003ac0:	e000ef34 	.word	0xe000ef34

08003ac4 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8003ac4:	b480      	push	{r7}
 8003ac6:	b083      	sub	sp, #12
 8003ac8:	af00      	add	r7, sp, #0
	__asm volatile
 8003aca:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003ace:	f383 8811 	msr	BASEPRI, r3
 8003ad2:	f3bf 8f6f 	isb	sy
 8003ad6:	f3bf 8f4f 	dsb	sy
 8003ada:	607b      	str	r3, [r7, #4]
}
 8003adc:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8003ade:	4b0f      	ldr	r3, [pc, #60]	; (8003b1c <vPortEnterCritical+0x58>)
 8003ae0:	681b      	ldr	r3, [r3, #0]
 8003ae2:	3301      	adds	r3, #1
 8003ae4:	4a0d      	ldr	r2, [pc, #52]	; (8003b1c <vPortEnterCritical+0x58>)
 8003ae6:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8003ae8:	4b0c      	ldr	r3, [pc, #48]	; (8003b1c <vPortEnterCritical+0x58>)
 8003aea:	681b      	ldr	r3, [r3, #0]
 8003aec:	2b01      	cmp	r3, #1
 8003aee:	d10f      	bne.n	8003b10 <vPortEnterCritical+0x4c>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8003af0:	4b0b      	ldr	r3, [pc, #44]	; (8003b20 <vPortEnterCritical+0x5c>)
 8003af2:	681b      	ldr	r3, [r3, #0]
 8003af4:	b2db      	uxtb	r3, r3
 8003af6:	2b00      	cmp	r3, #0
 8003af8:	d00a      	beq.n	8003b10 <vPortEnterCritical+0x4c>
	__asm volatile
 8003afa:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003afe:	f383 8811 	msr	BASEPRI, r3
 8003b02:	f3bf 8f6f 	isb	sy
 8003b06:	f3bf 8f4f 	dsb	sy
 8003b0a:	603b      	str	r3, [r7, #0]
}
 8003b0c:	bf00      	nop
 8003b0e:	e7fe      	b.n	8003b0e <vPortEnterCritical+0x4a>
	}
}
 8003b10:	bf00      	nop
 8003b12:	370c      	adds	r7, #12
 8003b14:	46bd      	mov	sp, r7
 8003b16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b1a:	4770      	bx	lr
 8003b1c:	20000088 	.word	0x20000088
 8003b20:	e000ed04 	.word	0xe000ed04

08003b24 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8003b24:	b480      	push	{r7}
 8003b26:	b083      	sub	sp, #12
 8003b28:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8003b2a:	4b12      	ldr	r3, [pc, #72]	; (8003b74 <vPortExitCritical+0x50>)
 8003b2c:	681b      	ldr	r3, [r3, #0]
 8003b2e:	2b00      	cmp	r3, #0
 8003b30:	d10a      	bne.n	8003b48 <vPortExitCritical+0x24>
	__asm volatile
 8003b32:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003b36:	f383 8811 	msr	BASEPRI, r3
 8003b3a:	f3bf 8f6f 	isb	sy
 8003b3e:	f3bf 8f4f 	dsb	sy
 8003b42:	607b      	str	r3, [r7, #4]
}
 8003b44:	bf00      	nop
 8003b46:	e7fe      	b.n	8003b46 <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8003b48:	4b0a      	ldr	r3, [pc, #40]	; (8003b74 <vPortExitCritical+0x50>)
 8003b4a:	681b      	ldr	r3, [r3, #0]
 8003b4c:	3b01      	subs	r3, #1
 8003b4e:	4a09      	ldr	r2, [pc, #36]	; (8003b74 <vPortExitCritical+0x50>)
 8003b50:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8003b52:	4b08      	ldr	r3, [pc, #32]	; (8003b74 <vPortExitCritical+0x50>)
 8003b54:	681b      	ldr	r3, [r3, #0]
 8003b56:	2b00      	cmp	r3, #0
 8003b58:	d105      	bne.n	8003b66 <vPortExitCritical+0x42>
 8003b5a:	2300      	movs	r3, #0
 8003b5c:	603b      	str	r3, [r7, #0]
	__asm volatile
 8003b5e:	683b      	ldr	r3, [r7, #0]
 8003b60:	f383 8811 	msr	BASEPRI, r3
}
 8003b64:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8003b66:	bf00      	nop
 8003b68:	370c      	adds	r7, #12
 8003b6a:	46bd      	mov	sp, r7
 8003b6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b70:	4770      	bx	lr
 8003b72:	bf00      	nop
 8003b74:	20000088 	.word	0x20000088
	...

08003b80 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8003b80:	f3ef 8009 	mrs	r0, PSP
 8003b84:	f3bf 8f6f 	isb	sy
 8003b88:	4b15      	ldr	r3, [pc, #84]	; (8003be0 <pxCurrentTCBConst>)
 8003b8a:	681a      	ldr	r2, [r3, #0]
 8003b8c:	f01e 0f10 	tst.w	lr, #16
 8003b90:	bf08      	it	eq
 8003b92:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8003b96:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003b9a:	6010      	str	r0, [r2, #0]
 8003b9c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8003ba0:	f04f 0050 	mov.w	r0, #80	; 0x50
 8003ba4:	f380 8811 	msr	BASEPRI, r0
 8003ba8:	f3bf 8f4f 	dsb	sy
 8003bac:	f3bf 8f6f 	isb	sy
 8003bb0:	f7fe fe8c 	bl	80028cc <vTaskSwitchContext>
 8003bb4:	f04f 0000 	mov.w	r0, #0
 8003bb8:	f380 8811 	msr	BASEPRI, r0
 8003bbc:	bc09      	pop	{r0, r3}
 8003bbe:	6819      	ldr	r1, [r3, #0]
 8003bc0:	6808      	ldr	r0, [r1, #0]
 8003bc2:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003bc6:	f01e 0f10 	tst.w	lr, #16
 8003bca:	bf08      	it	eq
 8003bcc:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8003bd0:	f380 8809 	msr	PSP, r0
 8003bd4:	f3bf 8f6f 	isb	sy
 8003bd8:	4770      	bx	lr
 8003bda:	bf00      	nop
 8003bdc:	f3af 8000 	nop.w

08003be0 <pxCurrentTCBConst>:
 8003be0:	20001290 	.word	0x20001290
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8003be4:	bf00      	nop
 8003be6:	bf00      	nop

08003be8 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8003be8:	b580      	push	{r7, lr}
 8003bea:	b082      	sub	sp, #8
 8003bec:	af00      	add	r7, sp, #0
	__asm volatile
 8003bee:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003bf2:	f383 8811 	msr	BASEPRI, r3
 8003bf6:	f3bf 8f6f 	isb	sy
 8003bfa:	f3bf 8f4f 	dsb	sy
 8003bfe:	607b      	str	r3, [r7, #4]
}
 8003c00:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8003c02:	f7fe fda9 	bl	8002758 <xTaskIncrementTick>
 8003c06:	4603      	mov	r3, r0
 8003c08:	2b00      	cmp	r3, #0
 8003c0a:	d003      	beq.n	8003c14 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8003c0c:	4b06      	ldr	r3, [pc, #24]	; (8003c28 <xPortSysTickHandler+0x40>)
 8003c0e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003c12:	601a      	str	r2, [r3, #0]
 8003c14:	2300      	movs	r3, #0
 8003c16:	603b      	str	r3, [r7, #0]
	__asm volatile
 8003c18:	683b      	ldr	r3, [r7, #0]
 8003c1a:	f383 8811 	msr	BASEPRI, r3
}
 8003c1e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8003c20:	bf00      	nop
 8003c22:	3708      	adds	r7, #8
 8003c24:	46bd      	mov	sp, r7
 8003c26:	bd80      	pop	{r7, pc}
 8003c28:	e000ed04 	.word	0xe000ed04

08003c2c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 8003c2c:	b480      	push	{r7}
 8003c2e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8003c30:	4b0b      	ldr	r3, [pc, #44]	; (8003c60 <vPortSetupTimerInterrupt+0x34>)
 8003c32:	2200      	movs	r2, #0
 8003c34:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8003c36:	4b0b      	ldr	r3, [pc, #44]	; (8003c64 <vPortSetupTimerInterrupt+0x38>)
 8003c38:	2200      	movs	r2, #0
 8003c3a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8003c3c:	4b0a      	ldr	r3, [pc, #40]	; (8003c68 <vPortSetupTimerInterrupt+0x3c>)
 8003c3e:	681b      	ldr	r3, [r3, #0]
 8003c40:	4a0a      	ldr	r2, [pc, #40]	; (8003c6c <vPortSetupTimerInterrupt+0x40>)
 8003c42:	fba2 2303 	umull	r2, r3, r2, r3
 8003c46:	099b      	lsrs	r3, r3, #6
 8003c48:	4a09      	ldr	r2, [pc, #36]	; (8003c70 <vPortSetupTimerInterrupt+0x44>)
 8003c4a:	3b01      	subs	r3, #1
 8003c4c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8003c4e:	4b04      	ldr	r3, [pc, #16]	; (8003c60 <vPortSetupTimerInterrupt+0x34>)
 8003c50:	2207      	movs	r2, #7
 8003c52:	601a      	str	r2, [r3, #0]
}
 8003c54:	bf00      	nop
 8003c56:	46bd      	mov	sp, r7
 8003c58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c5c:	4770      	bx	lr
 8003c5e:	bf00      	nop
 8003c60:	e000e010 	.word	0xe000e010
 8003c64:	e000e018 	.word	0xe000e018
 8003c68:	200000fc 	.word	0x200000fc
 8003c6c:	10624dd3 	.word	0x10624dd3
 8003c70:	e000e014 	.word	0xe000e014

08003c74 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8003c74:	f8df 000c 	ldr.w	r0, [pc, #12]	; 8003c84 <vPortEnableVFP+0x10>
 8003c78:	6801      	ldr	r1, [r0, #0]
 8003c7a:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8003c7e:	6001      	str	r1, [r0, #0]
 8003c80:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8003c82:	bf00      	nop
 8003c84:	e000ed88 	.word	0xe000ed88

08003c88 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8003c88:	b480      	push	{r7}
 8003c8a:	b085      	sub	sp, #20
 8003c8c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 8003c8e:	f3ef 8305 	mrs	r3, IPSR
 8003c92:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8003c94:	68fb      	ldr	r3, [r7, #12]
 8003c96:	2b0f      	cmp	r3, #15
 8003c98:	d914      	bls.n	8003cc4 <vPortValidateInterruptPriority+0x3c>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 8003c9a:	4a17      	ldr	r2, [pc, #92]	; (8003cf8 <vPortValidateInterruptPriority+0x70>)
 8003c9c:	68fb      	ldr	r3, [r7, #12]
 8003c9e:	4413      	add	r3, r2
 8003ca0:	781b      	ldrb	r3, [r3, #0]
 8003ca2:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8003ca4:	4b15      	ldr	r3, [pc, #84]	; (8003cfc <vPortValidateInterruptPriority+0x74>)
 8003ca6:	781b      	ldrb	r3, [r3, #0]
 8003ca8:	7afa      	ldrb	r2, [r7, #11]
 8003caa:	429a      	cmp	r2, r3
 8003cac:	d20a      	bcs.n	8003cc4 <vPortValidateInterruptPriority+0x3c>
	__asm volatile
 8003cae:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003cb2:	f383 8811 	msr	BASEPRI, r3
 8003cb6:	f3bf 8f6f 	isb	sy
 8003cba:	f3bf 8f4f 	dsb	sy
 8003cbe:	607b      	str	r3, [r7, #4]
}
 8003cc0:	bf00      	nop
 8003cc2:	e7fe      	b.n	8003cc2 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8003cc4:	4b0e      	ldr	r3, [pc, #56]	; (8003d00 <vPortValidateInterruptPriority+0x78>)
 8003cc6:	681b      	ldr	r3, [r3, #0]
 8003cc8:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8003ccc:	4b0d      	ldr	r3, [pc, #52]	; (8003d04 <vPortValidateInterruptPriority+0x7c>)
 8003cce:	681b      	ldr	r3, [r3, #0]
 8003cd0:	429a      	cmp	r2, r3
 8003cd2:	d90a      	bls.n	8003cea <vPortValidateInterruptPriority+0x62>
	__asm volatile
 8003cd4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003cd8:	f383 8811 	msr	BASEPRI, r3
 8003cdc:	f3bf 8f6f 	isb	sy
 8003ce0:	f3bf 8f4f 	dsb	sy
 8003ce4:	603b      	str	r3, [r7, #0]
}
 8003ce6:	bf00      	nop
 8003ce8:	e7fe      	b.n	8003ce8 <vPortValidateInterruptPriority+0x60>
	}
 8003cea:	bf00      	nop
 8003cec:	3714      	adds	r7, #20
 8003cee:	46bd      	mov	sp, r7
 8003cf0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cf4:	4770      	bx	lr
 8003cf6:	bf00      	nop
 8003cf8:	e000e3f0 	.word	0xe000e3f0
 8003cfc:	200018bc 	.word	0x200018bc
 8003d00:	e000ed0c 	.word	0xe000ed0c
 8003d04:	200018c0 	.word	0x200018c0

08003d08 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8003d08:	b580      	push	{r7, lr}
 8003d0a:	b08a      	sub	sp, #40	; 0x28
 8003d0c:	af00      	add	r7, sp, #0
 8003d0e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8003d10:	2300      	movs	r3, #0
 8003d12:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8003d14:	f7fe fc52 	bl	80025bc <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8003d18:	4b5b      	ldr	r3, [pc, #364]	; (8003e88 <pvPortMalloc+0x180>)
 8003d1a:	681b      	ldr	r3, [r3, #0]
 8003d1c:	2b00      	cmp	r3, #0
 8003d1e:	d101      	bne.n	8003d24 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8003d20:	f000 f920 	bl	8003f64 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8003d24:	4b59      	ldr	r3, [pc, #356]	; (8003e8c <pvPortMalloc+0x184>)
 8003d26:	681a      	ldr	r2, [r3, #0]
 8003d28:	687b      	ldr	r3, [r7, #4]
 8003d2a:	4013      	ands	r3, r2
 8003d2c:	2b00      	cmp	r3, #0
 8003d2e:	f040 8093 	bne.w	8003e58 <pvPortMalloc+0x150>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8003d32:	687b      	ldr	r3, [r7, #4]
 8003d34:	2b00      	cmp	r3, #0
 8003d36:	d01d      	beq.n	8003d74 <pvPortMalloc+0x6c>
			{
				xWantedSize += xHeapStructSize;
 8003d38:	2208      	movs	r2, #8
 8003d3a:	687b      	ldr	r3, [r7, #4]
 8003d3c:	4413      	add	r3, r2
 8003d3e:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8003d40:	687b      	ldr	r3, [r7, #4]
 8003d42:	f003 0307 	and.w	r3, r3, #7
 8003d46:	2b00      	cmp	r3, #0
 8003d48:	d014      	beq.n	8003d74 <pvPortMalloc+0x6c>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8003d4a:	687b      	ldr	r3, [r7, #4]
 8003d4c:	f023 0307 	bic.w	r3, r3, #7
 8003d50:	3308      	adds	r3, #8
 8003d52:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8003d54:	687b      	ldr	r3, [r7, #4]
 8003d56:	f003 0307 	and.w	r3, r3, #7
 8003d5a:	2b00      	cmp	r3, #0
 8003d5c:	d00a      	beq.n	8003d74 <pvPortMalloc+0x6c>
	__asm volatile
 8003d5e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003d62:	f383 8811 	msr	BASEPRI, r3
 8003d66:	f3bf 8f6f 	isb	sy
 8003d6a:	f3bf 8f4f 	dsb	sy
 8003d6e:	617b      	str	r3, [r7, #20]
}
 8003d70:	bf00      	nop
 8003d72:	e7fe      	b.n	8003d72 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8003d74:	687b      	ldr	r3, [r7, #4]
 8003d76:	2b00      	cmp	r3, #0
 8003d78:	d06e      	beq.n	8003e58 <pvPortMalloc+0x150>
 8003d7a:	4b45      	ldr	r3, [pc, #276]	; (8003e90 <pvPortMalloc+0x188>)
 8003d7c:	681b      	ldr	r3, [r3, #0]
 8003d7e:	687a      	ldr	r2, [r7, #4]
 8003d80:	429a      	cmp	r2, r3
 8003d82:	d869      	bhi.n	8003e58 <pvPortMalloc+0x150>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8003d84:	4b43      	ldr	r3, [pc, #268]	; (8003e94 <pvPortMalloc+0x18c>)
 8003d86:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8003d88:	4b42      	ldr	r3, [pc, #264]	; (8003e94 <pvPortMalloc+0x18c>)
 8003d8a:	681b      	ldr	r3, [r3, #0]
 8003d8c:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8003d8e:	e004      	b.n	8003d9a <pvPortMalloc+0x92>
				{
					pxPreviousBlock = pxBlock;
 8003d90:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003d92:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8003d94:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003d96:	681b      	ldr	r3, [r3, #0]
 8003d98:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8003d9a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003d9c:	685b      	ldr	r3, [r3, #4]
 8003d9e:	687a      	ldr	r2, [r7, #4]
 8003da0:	429a      	cmp	r2, r3
 8003da2:	d903      	bls.n	8003dac <pvPortMalloc+0xa4>
 8003da4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003da6:	681b      	ldr	r3, [r3, #0]
 8003da8:	2b00      	cmp	r3, #0
 8003daa:	d1f1      	bne.n	8003d90 <pvPortMalloc+0x88>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8003dac:	4b36      	ldr	r3, [pc, #216]	; (8003e88 <pvPortMalloc+0x180>)
 8003dae:	681b      	ldr	r3, [r3, #0]
 8003db0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003db2:	429a      	cmp	r2, r3
 8003db4:	d050      	beq.n	8003e58 <pvPortMalloc+0x150>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8003db6:	6a3b      	ldr	r3, [r7, #32]
 8003db8:	681b      	ldr	r3, [r3, #0]
 8003dba:	2208      	movs	r2, #8
 8003dbc:	4413      	add	r3, r2
 8003dbe:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8003dc0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003dc2:	681a      	ldr	r2, [r3, #0]
 8003dc4:	6a3b      	ldr	r3, [r7, #32]
 8003dc6:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8003dc8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003dca:	685a      	ldr	r2, [r3, #4]
 8003dcc:	687b      	ldr	r3, [r7, #4]
 8003dce:	1ad2      	subs	r2, r2, r3
 8003dd0:	2308      	movs	r3, #8
 8003dd2:	005b      	lsls	r3, r3, #1
 8003dd4:	429a      	cmp	r2, r3
 8003dd6:	d91f      	bls.n	8003e18 <pvPortMalloc+0x110>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8003dd8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003dda:	687b      	ldr	r3, [r7, #4]
 8003ddc:	4413      	add	r3, r2
 8003dde:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8003de0:	69bb      	ldr	r3, [r7, #24]
 8003de2:	f003 0307 	and.w	r3, r3, #7
 8003de6:	2b00      	cmp	r3, #0
 8003de8:	d00a      	beq.n	8003e00 <pvPortMalloc+0xf8>
	__asm volatile
 8003dea:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003dee:	f383 8811 	msr	BASEPRI, r3
 8003df2:	f3bf 8f6f 	isb	sy
 8003df6:	f3bf 8f4f 	dsb	sy
 8003dfa:	613b      	str	r3, [r7, #16]
}
 8003dfc:	bf00      	nop
 8003dfe:	e7fe      	b.n	8003dfe <pvPortMalloc+0xf6>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8003e00:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003e02:	685a      	ldr	r2, [r3, #4]
 8003e04:	687b      	ldr	r3, [r7, #4]
 8003e06:	1ad2      	subs	r2, r2, r3
 8003e08:	69bb      	ldr	r3, [r7, #24]
 8003e0a:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8003e0c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003e0e:	687a      	ldr	r2, [r7, #4]
 8003e10:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8003e12:	69b8      	ldr	r0, [r7, #24]
 8003e14:	f000 f908 	bl	8004028 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8003e18:	4b1d      	ldr	r3, [pc, #116]	; (8003e90 <pvPortMalloc+0x188>)
 8003e1a:	681a      	ldr	r2, [r3, #0]
 8003e1c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003e1e:	685b      	ldr	r3, [r3, #4]
 8003e20:	1ad3      	subs	r3, r2, r3
 8003e22:	4a1b      	ldr	r2, [pc, #108]	; (8003e90 <pvPortMalloc+0x188>)
 8003e24:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8003e26:	4b1a      	ldr	r3, [pc, #104]	; (8003e90 <pvPortMalloc+0x188>)
 8003e28:	681a      	ldr	r2, [r3, #0]
 8003e2a:	4b1b      	ldr	r3, [pc, #108]	; (8003e98 <pvPortMalloc+0x190>)
 8003e2c:	681b      	ldr	r3, [r3, #0]
 8003e2e:	429a      	cmp	r2, r3
 8003e30:	d203      	bcs.n	8003e3a <pvPortMalloc+0x132>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8003e32:	4b17      	ldr	r3, [pc, #92]	; (8003e90 <pvPortMalloc+0x188>)
 8003e34:	681b      	ldr	r3, [r3, #0]
 8003e36:	4a18      	ldr	r2, [pc, #96]	; (8003e98 <pvPortMalloc+0x190>)
 8003e38:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8003e3a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003e3c:	685a      	ldr	r2, [r3, #4]
 8003e3e:	4b13      	ldr	r3, [pc, #76]	; (8003e8c <pvPortMalloc+0x184>)
 8003e40:	681b      	ldr	r3, [r3, #0]
 8003e42:	431a      	orrs	r2, r3
 8003e44:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003e46:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8003e48:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003e4a:	2200      	movs	r2, #0
 8003e4c:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 8003e4e:	4b13      	ldr	r3, [pc, #76]	; (8003e9c <pvPortMalloc+0x194>)
 8003e50:	681b      	ldr	r3, [r3, #0]
 8003e52:	3301      	adds	r3, #1
 8003e54:	4a11      	ldr	r2, [pc, #68]	; (8003e9c <pvPortMalloc+0x194>)
 8003e56:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8003e58:	f7fe fbbe 	bl	80025d8 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8003e5c:	69fb      	ldr	r3, [r7, #28]
 8003e5e:	f003 0307 	and.w	r3, r3, #7
 8003e62:	2b00      	cmp	r3, #0
 8003e64:	d00a      	beq.n	8003e7c <pvPortMalloc+0x174>
	__asm volatile
 8003e66:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003e6a:	f383 8811 	msr	BASEPRI, r3
 8003e6e:	f3bf 8f6f 	isb	sy
 8003e72:	f3bf 8f4f 	dsb	sy
 8003e76:	60fb      	str	r3, [r7, #12]
}
 8003e78:	bf00      	nop
 8003e7a:	e7fe      	b.n	8003e7a <pvPortMalloc+0x172>
	return pvReturn;
 8003e7c:	69fb      	ldr	r3, [r7, #28]
}
 8003e7e:	4618      	mov	r0, r3
 8003e80:	3728      	adds	r7, #40	; 0x28
 8003e82:	46bd      	mov	sp, r7
 8003e84:	bd80      	pop	{r7, pc}
 8003e86:	bf00      	nop
 8003e88:	20002484 	.word	0x20002484
 8003e8c:	20002498 	.word	0x20002498
 8003e90:	20002488 	.word	0x20002488
 8003e94:	2000247c 	.word	0x2000247c
 8003e98:	2000248c 	.word	0x2000248c
 8003e9c:	20002490 	.word	0x20002490

08003ea0 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8003ea0:	b580      	push	{r7, lr}
 8003ea2:	b086      	sub	sp, #24
 8003ea4:	af00      	add	r7, sp, #0
 8003ea6:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8003ea8:	687b      	ldr	r3, [r7, #4]
 8003eaa:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8003eac:	687b      	ldr	r3, [r7, #4]
 8003eae:	2b00      	cmp	r3, #0
 8003eb0:	d04d      	beq.n	8003f4e <vPortFree+0xae>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8003eb2:	2308      	movs	r3, #8
 8003eb4:	425b      	negs	r3, r3
 8003eb6:	697a      	ldr	r2, [r7, #20]
 8003eb8:	4413      	add	r3, r2
 8003eba:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8003ebc:	697b      	ldr	r3, [r7, #20]
 8003ebe:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8003ec0:	693b      	ldr	r3, [r7, #16]
 8003ec2:	685a      	ldr	r2, [r3, #4]
 8003ec4:	4b24      	ldr	r3, [pc, #144]	; (8003f58 <vPortFree+0xb8>)
 8003ec6:	681b      	ldr	r3, [r3, #0]
 8003ec8:	4013      	ands	r3, r2
 8003eca:	2b00      	cmp	r3, #0
 8003ecc:	d10a      	bne.n	8003ee4 <vPortFree+0x44>
	__asm volatile
 8003ece:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003ed2:	f383 8811 	msr	BASEPRI, r3
 8003ed6:	f3bf 8f6f 	isb	sy
 8003eda:	f3bf 8f4f 	dsb	sy
 8003ede:	60fb      	str	r3, [r7, #12]
}
 8003ee0:	bf00      	nop
 8003ee2:	e7fe      	b.n	8003ee2 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8003ee4:	693b      	ldr	r3, [r7, #16]
 8003ee6:	681b      	ldr	r3, [r3, #0]
 8003ee8:	2b00      	cmp	r3, #0
 8003eea:	d00a      	beq.n	8003f02 <vPortFree+0x62>
	__asm volatile
 8003eec:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003ef0:	f383 8811 	msr	BASEPRI, r3
 8003ef4:	f3bf 8f6f 	isb	sy
 8003ef8:	f3bf 8f4f 	dsb	sy
 8003efc:	60bb      	str	r3, [r7, #8]
}
 8003efe:	bf00      	nop
 8003f00:	e7fe      	b.n	8003f00 <vPortFree+0x60>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8003f02:	693b      	ldr	r3, [r7, #16]
 8003f04:	685a      	ldr	r2, [r3, #4]
 8003f06:	4b14      	ldr	r3, [pc, #80]	; (8003f58 <vPortFree+0xb8>)
 8003f08:	681b      	ldr	r3, [r3, #0]
 8003f0a:	4013      	ands	r3, r2
 8003f0c:	2b00      	cmp	r3, #0
 8003f0e:	d01e      	beq.n	8003f4e <vPortFree+0xae>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8003f10:	693b      	ldr	r3, [r7, #16]
 8003f12:	681b      	ldr	r3, [r3, #0]
 8003f14:	2b00      	cmp	r3, #0
 8003f16:	d11a      	bne.n	8003f4e <vPortFree+0xae>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8003f18:	693b      	ldr	r3, [r7, #16]
 8003f1a:	685a      	ldr	r2, [r3, #4]
 8003f1c:	4b0e      	ldr	r3, [pc, #56]	; (8003f58 <vPortFree+0xb8>)
 8003f1e:	681b      	ldr	r3, [r3, #0]
 8003f20:	43db      	mvns	r3, r3
 8003f22:	401a      	ands	r2, r3
 8003f24:	693b      	ldr	r3, [r7, #16]
 8003f26:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8003f28:	f7fe fb48 	bl	80025bc <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8003f2c:	693b      	ldr	r3, [r7, #16]
 8003f2e:	685a      	ldr	r2, [r3, #4]
 8003f30:	4b0a      	ldr	r3, [pc, #40]	; (8003f5c <vPortFree+0xbc>)
 8003f32:	681b      	ldr	r3, [r3, #0]
 8003f34:	4413      	add	r3, r2
 8003f36:	4a09      	ldr	r2, [pc, #36]	; (8003f5c <vPortFree+0xbc>)
 8003f38:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8003f3a:	6938      	ldr	r0, [r7, #16]
 8003f3c:	f000 f874 	bl	8004028 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 8003f40:	4b07      	ldr	r3, [pc, #28]	; (8003f60 <vPortFree+0xc0>)
 8003f42:	681b      	ldr	r3, [r3, #0]
 8003f44:	3301      	adds	r3, #1
 8003f46:	4a06      	ldr	r2, [pc, #24]	; (8003f60 <vPortFree+0xc0>)
 8003f48:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 8003f4a:	f7fe fb45 	bl	80025d8 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8003f4e:	bf00      	nop
 8003f50:	3718      	adds	r7, #24
 8003f52:	46bd      	mov	sp, r7
 8003f54:	bd80      	pop	{r7, pc}
 8003f56:	bf00      	nop
 8003f58:	20002498 	.word	0x20002498
 8003f5c:	20002488 	.word	0x20002488
 8003f60:	20002494 	.word	0x20002494

08003f64 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8003f64:	b480      	push	{r7}
 8003f66:	b085      	sub	sp, #20
 8003f68:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8003f6a:	f640 33b8 	movw	r3, #3000	; 0xbb8
 8003f6e:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8003f70:	4b27      	ldr	r3, [pc, #156]	; (8004010 <prvHeapInit+0xac>)
 8003f72:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8003f74:	68fb      	ldr	r3, [r7, #12]
 8003f76:	f003 0307 	and.w	r3, r3, #7
 8003f7a:	2b00      	cmp	r3, #0
 8003f7c:	d00c      	beq.n	8003f98 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8003f7e:	68fb      	ldr	r3, [r7, #12]
 8003f80:	3307      	adds	r3, #7
 8003f82:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8003f84:	68fb      	ldr	r3, [r7, #12]
 8003f86:	f023 0307 	bic.w	r3, r3, #7
 8003f8a:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8003f8c:	68ba      	ldr	r2, [r7, #8]
 8003f8e:	68fb      	ldr	r3, [r7, #12]
 8003f90:	1ad3      	subs	r3, r2, r3
 8003f92:	4a1f      	ldr	r2, [pc, #124]	; (8004010 <prvHeapInit+0xac>)
 8003f94:	4413      	add	r3, r2
 8003f96:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8003f98:	68fb      	ldr	r3, [r7, #12]
 8003f9a:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8003f9c:	4a1d      	ldr	r2, [pc, #116]	; (8004014 <prvHeapInit+0xb0>)
 8003f9e:	687b      	ldr	r3, [r7, #4]
 8003fa0:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8003fa2:	4b1c      	ldr	r3, [pc, #112]	; (8004014 <prvHeapInit+0xb0>)
 8003fa4:	2200      	movs	r2, #0
 8003fa6:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8003fa8:	687b      	ldr	r3, [r7, #4]
 8003faa:	68ba      	ldr	r2, [r7, #8]
 8003fac:	4413      	add	r3, r2
 8003fae:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8003fb0:	2208      	movs	r2, #8
 8003fb2:	68fb      	ldr	r3, [r7, #12]
 8003fb4:	1a9b      	subs	r3, r3, r2
 8003fb6:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8003fb8:	68fb      	ldr	r3, [r7, #12]
 8003fba:	f023 0307 	bic.w	r3, r3, #7
 8003fbe:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8003fc0:	68fb      	ldr	r3, [r7, #12]
 8003fc2:	4a15      	ldr	r2, [pc, #84]	; (8004018 <prvHeapInit+0xb4>)
 8003fc4:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8003fc6:	4b14      	ldr	r3, [pc, #80]	; (8004018 <prvHeapInit+0xb4>)
 8003fc8:	681b      	ldr	r3, [r3, #0]
 8003fca:	2200      	movs	r2, #0
 8003fcc:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8003fce:	4b12      	ldr	r3, [pc, #72]	; (8004018 <prvHeapInit+0xb4>)
 8003fd0:	681b      	ldr	r3, [r3, #0]
 8003fd2:	2200      	movs	r2, #0
 8003fd4:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8003fd6:	687b      	ldr	r3, [r7, #4]
 8003fd8:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8003fda:	683b      	ldr	r3, [r7, #0]
 8003fdc:	68fa      	ldr	r2, [r7, #12]
 8003fde:	1ad2      	subs	r2, r2, r3
 8003fe0:	683b      	ldr	r3, [r7, #0]
 8003fe2:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8003fe4:	4b0c      	ldr	r3, [pc, #48]	; (8004018 <prvHeapInit+0xb4>)
 8003fe6:	681a      	ldr	r2, [r3, #0]
 8003fe8:	683b      	ldr	r3, [r7, #0]
 8003fea:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8003fec:	683b      	ldr	r3, [r7, #0]
 8003fee:	685b      	ldr	r3, [r3, #4]
 8003ff0:	4a0a      	ldr	r2, [pc, #40]	; (800401c <prvHeapInit+0xb8>)
 8003ff2:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8003ff4:	683b      	ldr	r3, [r7, #0]
 8003ff6:	685b      	ldr	r3, [r3, #4]
 8003ff8:	4a09      	ldr	r2, [pc, #36]	; (8004020 <prvHeapInit+0xbc>)
 8003ffa:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8003ffc:	4b09      	ldr	r3, [pc, #36]	; (8004024 <prvHeapInit+0xc0>)
 8003ffe:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8004002:	601a      	str	r2, [r3, #0]
}
 8004004:	bf00      	nop
 8004006:	3714      	adds	r7, #20
 8004008:	46bd      	mov	sp, r7
 800400a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800400e:	4770      	bx	lr
 8004010:	200018c4 	.word	0x200018c4
 8004014:	2000247c 	.word	0x2000247c
 8004018:	20002484 	.word	0x20002484
 800401c:	2000248c 	.word	0x2000248c
 8004020:	20002488 	.word	0x20002488
 8004024:	20002498 	.word	0x20002498

08004028 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8004028:	b480      	push	{r7}
 800402a:	b085      	sub	sp, #20
 800402c:	af00      	add	r7, sp, #0
 800402e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8004030:	4b28      	ldr	r3, [pc, #160]	; (80040d4 <prvInsertBlockIntoFreeList+0xac>)
 8004032:	60fb      	str	r3, [r7, #12]
 8004034:	e002      	b.n	800403c <prvInsertBlockIntoFreeList+0x14>
 8004036:	68fb      	ldr	r3, [r7, #12]
 8004038:	681b      	ldr	r3, [r3, #0]
 800403a:	60fb      	str	r3, [r7, #12]
 800403c:	68fb      	ldr	r3, [r7, #12]
 800403e:	681b      	ldr	r3, [r3, #0]
 8004040:	687a      	ldr	r2, [r7, #4]
 8004042:	429a      	cmp	r2, r3
 8004044:	d8f7      	bhi.n	8004036 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8004046:	68fb      	ldr	r3, [r7, #12]
 8004048:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800404a:	68fb      	ldr	r3, [r7, #12]
 800404c:	685b      	ldr	r3, [r3, #4]
 800404e:	68ba      	ldr	r2, [r7, #8]
 8004050:	4413      	add	r3, r2
 8004052:	687a      	ldr	r2, [r7, #4]
 8004054:	429a      	cmp	r2, r3
 8004056:	d108      	bne.n	800406a <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8004058:	68fb      	ldr	r3, [r7, #12]
 800405a:	685a      	ldr	r2, [r3, #4]
 800405c:	687b      	ldr	r3, [r7, #4]
 800405e:	685b      	ldr	r3, [r3, #4]
 8004060:	441a      	add	r2, r3
 8004062:	68fb      	ldr	r3, [r7, #12]
 8004064:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8004066:	68fb      	ldr	r3, [r7, #12]
 8004068:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800406a:	687b      	ldr	r3, [r7, #4]
 800406c:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800406e:	687b      	ldr	r3, [r7, #4]
 8004070:	685b      	ldr	r3, [r3, #4]
 8004072:	68ba      	ldr	r2, [r7, #8]
 8004074:	441a      	add	r2, r3
 8004076:	68fb      	ldr	r3, [r7, #12]
 8004078:	681b      	ldr	r3, [r3, #0]
 800407a:	429a      	cmp	r2, r3
 800407c:	d118      	bne.n	80040b0 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800407e:	68fb      	ldr	r3, [r7, #12]
 8004080:	681a      	ldr	r2, [r3, #0]
 8004082:	4b15      	ldr	r3, [pc, #84]	; (80040d8 <prvInsertBlockIntoFreeList+0xb0>)
 8004084:	681b      	ldr	r3, [r3, #0]
 8004086:	429a      	cmp	r2, r3
 8004088:	d00d      	beq.n	80040a6 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800408a:	687b      	ldr	r3, [r7, #4]
 800408c:	685a      	ldr	r2, [r3, #4]
 800408e:	68fb      	ldr	r3, [r7, #12]
 8004090:	681b      	ldr	r3, [r3, #0]
 8004092:	685b      	ldr	r3, [r3, #4]
 8004094:	441a      	add	r2, r3
 8004096:	687b      	ldr	r3, [r7, #4]
 8004098:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800409a:	68fb      	ldr	r3, [r7, #12]
 800409c:	681b      	ldr	r3, [r3, #0]
 800409e:	681a      	ldr	r2, [r3, #0]
 80040a0:	687b      	ldr	r3, [r7, #4]
 80040a2:	601a      	str	r2, [r3, #0]
 80040a4:	e008      	b.n	80040b8 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 80040a6:	4b0c      	ldr	r3, [pc, #48]	; (80040d8 <prvInsertBlockIntoFreeList+0xb0>)
 80040a8:	681a      	ldr	r2, [r3, #0]
 80040aa:	687b      	ldr	r3, [r7, #4]
 80040ac:	601a      	str	r2, [r3, #0]
 80040ae:	e003      	b.n	80040b8 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 80040b0:	68fb      	ldr	r3, [r7, #12]
 80040b2:	681a      	ldr	r2, [r3, #0]
 80040b4:	687b      	ldr	r3, [r7, #4]
 80040b6:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 80040b8:	68fa      	ldr	r2, [r7, #12]
 80040ba:	687b      	ldr	r3, [r7, #4]
 80040bc:	429a      	cmp	r2, r3
 80040be:	d002      	beq.n	80040c6 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 80040c0:	68fb      	ldr	r3, [r7, #12]
 80040c2:	687a      	ldr	r2, [r7, #4]
 80040c4:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80040c6:	bf00      	nop
 80040c8:	3714      	adds	r7, #20
 80040ca:	46bd      	mov	sp, r7
 80040cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040d0:	4770      	bx	lr
 80040d2:	bf00      	nop
 80040d4:	2000247c 	.word	0x2000247c
 80040d8:	20002484 	.word	0x20002484

080040dc <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80040dc:	b580      	push	{r7, lr}
 80040de:	b082      	sub	sp, #8
 80040e0:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 80040e2:	2300      	movs	r3, #0
 80040e4:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set In terrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80040e6:	2003      	movs	r0, #3
 80040e8:	f000 f9b2 	bl	8004450 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80040ec:	2000      	movs	r0, #0
 80040ee:	f000 f80d 	bl	800410c <HAL_InitTick>
 80040f2:	4603      	mov	r3, r0
 80040f4:	2b00      	cmp	r3, #0
 80040f6:	d002      	beq.n	80040fe <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 80040f8:	2301      	movs	r3, #1
 80040fa:	71fb      	strb	r3, [r7, #7]
 80040fc:	e001      	b.n	8004102 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 80040fe:	f005 febf 	bl	8009e80 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8004102:	79fb      	ldrb	r3, [r7, #7]
}
 8004104:	4618      	mov	r0, r3
 8004106:	3708      	adds	r7, #8
 8004108:	46bd      	mov	sp, r7
 800410a:	bd80      	pop	{r7, pc}

0800410c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800410c:	b580      	push	{r7, lr}
 800410e:	b084      	sub	sp, #16
 8004110:	af00      	add	r7, sp, #0
 8004112:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8004114:	2300      	movs	r3, #0
 8004116:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8004118:	4b17      	ldr	r3, [pc, #92]	; (8004178 <HAL_InitTick+0x6c>)
 800411a:	781b      	ldrb	r3, [r3, #0]
 800411c:	2b00      	cmp	r3, #0
 800411e:	d023      	beq.n	8004168 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8004120:	4b16      	ldr	r3, [pc, #88]	; (800417c <HAL_InitTick+0x70>)
 8004122:	681a      	ldr	r2, [r3, #0]
 8004124:	4b14      	ldr	r3, [pc, #80]	; (8004178 <HAL_InitTick+0x6c>)
 8004126:	781b      	ldrb	r3, [r3, #0]
 8004128:	4619      	mov	r1, r3
 800412a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800412e:	fbb3 f3f1 	udiv	r3, r3, r1
 8004132:	fbb2 f3f3 	udiv	r3, r2, r3
 8004136:	4618      	mov	r0, r3
 8004138:	f000 f9cd 	bl	80044d6 <HAL_SYSTICK_Config>
 800413c:	4603      	mov	r3, r0
 800413e:	2b00      	cmp	r3, #0
 8004140:	d10f      	bne.n	8004162 <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8004142:	687b      	ldr	r3, [r7, #4]
 8004144:	2b0f      	cmp	r3, #15
 8004146:	d809      	bhi.n	800415c <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8004148:	2200      	movs	r2, #0
 800414a:	6879      	ldr	r1, [r7, #4]
 800414c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8004150:	f000 f989 	bl	8004466 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8004154:	4a0a      	ldr	r2, [pc, #40]	; (8004180 <HAL_InitTick+0x74>)
 8004156:	687b      	ldr	r3, [r7, #4]
 8004158:	6013      	str	r3, [r2, #0]
 800415a:	e007      	b.n	800416c <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 800415c:	2301      	movs	r3, #1
 800415e:	73fb      	strb	r3, [r7, #15]
 8004160:	e004      	b.n	800416c <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 8004162:	2301      	movs	r3, #1
 8004164:	73fb      	strb	r3, [r7, #15]
 8004166:	e001      	b.n	800416c <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 8004168:	2301      	movs	r3, #1
 800416a:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 800416c:	7bfb      	ldrb	r3, [r7, #15]
}
 800416e:	4618      	mov	r0, r3
 8004170:	3710      	adds	r7, #16
 8004172:	46bd      	mov	sp, r7
 8004174:	bd80      	pop	{r7, pc}
 8004176:	bf00      	nop
 8004178:	20000090 	.word	0x20000090
 800417c:	200000fc 	.word	0x200000fc
 8004180:	2000008c 	.word	0x2000008c

08004184 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8004184:	b480      	push	{r7}
 8004186:	af00      	add	r7, sp, #0
    //return xTaskGetTickCount();
    return uwTick;
 8004188:	4b03      	ldr	r3, [pc, #12]	; (8004198 <HAL_GetTick+0x14>)
 800418a:	681b      	ldr	r3, [r3, #0]
}
 800418c:	4618      	mov	r0, r3
 800418e:	46bd      	mov	sp, r7
 8004190:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004194:	4770      	bx	lr
 8004196:	bf00      	nop
 8004198:	2000249c 	.word	0x2000249c

0800419c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800419c:	b580      	push	{r7, lr}
 800419e:	b084      	sub	sp, #16
 80041a0:	af00      	add	r7, sp, #0
 80041a2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80041a4:	f7ff ffee 	bl	8004184 <HAL_GetTick>
 80041a8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80041aa:	687b      	ldr	r3, [r7, #4]
 80041ac:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 80041ae:	68fb      	ldr	r3, [r7, #12]
 80041b0:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80041b4:	d005      	beq.n	80041c2 <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 80041b6:	4b0a      	ldr	r3, [pc, #40]	; (80041e0 <HAL_Delay+0x44>)
 80041b8:	781b      	ldrb	r3, [r3, #0]
 80041ba:	461a      	mov	r2, r3
 80041bc:	68fb      	ldr	r3, [r7, #12]
 80041be:	4413      	add	r3, r2
 80041c0:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80041c2:	bf00      	nop
 80041c4:	f7ff ffde 	bl	8004184 <HAL_GetTick>
 80041c8:	4602      	mov	r2, r0
 80041ca:	68bb      	ldr	r3, [r7, #8]
 80041cc:	1ad3      	subs	r3, r2, r3
 80041ce:	68fa      	ldr	r2, [r7, #12]
 80041d0:	429a      	cmp	r2, r3
 80041d2:	d8f7      	bhi.n	80041c4 <HAL_Delay+0x28>
  {
  }
}
 80041d4:	bf00      	nop
 80041d6:	bf00      	nop
 80041d8:	3710      	adds	r7, #16
 80041da:	46bd      	mov	sp, r7
 80041dc:	bd80      	pop	{r7, pc}
 80041de:	bf00      	nop
 80041e0:	20000090 	.word	0x20000090

080041e4 <HAL_GetUIDw0>:
/**
  * @brief  Return the first word of the unique device identifier (UID based on 96 bits)
  * @retval Device identifier
  */
uint32_t HAL_GetUIDw0(void)
{
 80041e4:	b480      	push	{r7}
 80041e6:	af00      	add	r7, sp, #0
  return(READ_REG(*((uint32_t *)UID_BASE)));
 80041e8:	4b03      	ldr	r3, [pc, #12]	; (80041f8 <HAL_GetUIDw0+0x14>)
 80041ea:	681b      	ldr	r3, [r3, #0]
}
 80041ec:	4618      	mov	r0, r3
 80041ee:	46bd      	mov	sp, r7
 80041f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041f4:	4770      	bx	lr
 80041f6:	bf00      	nop
 80041f8:	1fff7590 	.word	0x1fff7590

080041fc <HAL_GetUIDw1>:
/**
  * @brief  Return the second word of the unique device identifier (UID based on 96 bits)
  * @retval Device identifier
  */
uint32_t HAL_GetUIDw1(void)
{
 80041fc:	b480      	push	{r7}
 80041fe:	af00      	add	r7, sp, #0
  return(READ_REG(*((uint32_t *)(UID_BASE + 4U))));
 8004200:	4b03      	ldr	r3, [pc, #12]	; (8004210 <HAL_GetUIDw1+0x14>)
 8004202:	681b      	ldr	r3, [r3, #0]
}
 8004204:	4618      	mov	r0, r3
 8004206:	46bd      	mov	sp, r7
 8004208:	f85d 7b04 	ldr.w	r7, [sp], #4
 800420c:	4770      	bx	lr
 800420e:	bf00      	nop
 8004210:	1fff7594 	.word	0x1fff7594

08004214 <HAL_GetUIDw2>:
/**
  * @brief  Return the third word of the unique device identifier (UID based on 96 bits)
  * @retval Device identifier
  */
uint32_t HAL_GetUIDw2(void)
{
 8004214:	b480      	push	{r7}
 8004216:	af00      	add	r7, sp, #0
  return(READ_REG(*((uint32_t *)(UID_BASE + 8U))));
 8004218:	4b03      	ldr	r3, [pc, #12]	; (8004228 <HAL_GetUIDw2+0x14>)
 800421a:	681b      	ldr	r3, [r3, #0]
}
 800421c:	4618      	mov	r0, r3
 800421e:	46bd      	mov	sp, r7
 8004220:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004224:	4770      	bx	lr
 8004226:	bf00      	nop
 8004228:	1fff7598 	.word	0x1fff7598

0800422c <__NVIC_SetPriorityGrouping>:
{
 800422c:	b480      	push	{r7}
 800422e:	b085      	sub	sp, #20
 8004230:	af00      	add	r7, sp, #0
 8004232:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8004234:	687b      	ldr	r3, [r7, #4]
 8004236:	f003 0307 	and.w	r3, r3, #7
 800423a:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800423c:	4b0c      	ldr	r3, [pc, #48]	; (8004270 <__NVIC_SetPriorityGrouping+0x44>)
 800423e:	68db      	ldr	r3, [r3, #12]
 8004240:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8004242:	68ba      	ldr	r2, [r7, #8]
 8004244:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8004248:	4013      	ands	r3, r2
 800424a:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800424c:	68fb      	ldr	r3, [r7, #12]
 800424e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8004250:	68bb      	ldr	r3, [r7, #8]
 8004252:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8004254:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8004258:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800425c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800425e:	4a04      	ldr	r2, [pc, #16]	; (8004270 <__NVIC_SetPriorityGrouping+0x44>)
 8004260:	68bb      	ldr	r3, [r7, #8]
 8004262:	60d3      	str	r3, [r2, #12]
}
 8004264:	bf00      	nop
 8004266:	3714      	adds	r7, #20
 8004268:	46bd      	mov	sp, r7
 800426a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800426e:	4770      	bx	lr
 8004270:	e000ed00 	.word	0xe000ed00

08004274 <__NVIC_GetPriorityGrouping>:
{
 8004274:	b480      	push	{r7}
 8004276:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8004278:	4b04      	ldr	r3, [pc, #16]	; (800428c <__NVIC_GetPriorityGrouping+0x18>)
 800427a:	68db      	ldr	r3, [r3, #12]
 800427c:	0a1b      	lsrs	r3, r3, #8
 800427e:	f003 0307 	and.w	r3, r3, #7
}
 8004282:	4618      	mov	r0, r3
 8004284:	46bd      	mov	sp, r7
 8004286:	f85d 7b04 	ldr.w	r7, [sp], #4
 800428a:	4770      	bx	lr
 800428c:	e000ed00 	.word	0xe000ed00

08004290 <__NVIC_EnableIRQ>:
{
 8004290:	b480      	push	{r7}
 8004292:	b083      	sub	sp, #12
 8004294:	af00      	add	r7, sp, #0
 8004296:	4603      	mov	r3, r0
 8004298:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800429a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800429e:	2b00      	cmp	r3, #0
 80042a0:	db0b      	blt.n	80042ba <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80042a2:	79fb      	ldrb	r3, [r7, #7]
 80042a4:	f003 021f 	and.w	r2, r3, #31
 80042a8:	4907      	ldr	r1, [pc, #28]	; (80042c8 <__NVIC_EnableIRQ+0x38>)
 80042aa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80042ae:	095b      	lsrs	r3, r3, #5
 80042b0:	2001      	movs	r0, #1
 80042b2:	fa00 f202 	lsl.w	r2, r0, r2
 80042b6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 80042ba:	bf00      	nop
 80042bc:	370c      	adds	r7, #12
 80042be:	46bd      	mov	sp, r7
 80042c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042c4:	4770      	bx	lr
 80042c6:	bf00      	nop
 80042c8:	e000e100 	.word	0xe000e100

080042cc <__NVIC_DisableIRQ>:
{
 80042cc:	b480      	push	{r7}
 80042ce:	b083      	sub	sp, #12
 80042d0:	af00      	add	r7, sp, #0
 80042d2:	4603      	mov	r3, r0
 80042d4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80042d6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80042da:	2b00      	cmp	r3, #0
 80042dc:	db12      	blt.n	8004304 <__NVIC_DisableIRQ+0x38>
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80042de:	79fb      	ldrb	r3, [r7, #7]
 80042e0:	f003 021f 	and.w	r2, r3, #31
 80042e4:	490a      	ldr	r1, [pc, #40]	; (8004310 <__NVIC_DisableIRQ+0x44>)
 80042e6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80042ea:	095b      	lsrs	r3, r3, #5
 80042ec:	2001      	movs	r0, #1
 80042ee:	fa00 f202 	lsl.w	r2, r0, r2
 80042f2:	3320      	adds	r3, #32
 80042f4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 80042f8:	f3bf 8f4f 	dsb	sy
}
 80042fc:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 80042fe:	f3bf 8f6f 	isb	sy
}
 8004302:	bf00      	nop
}
 8004304:	bf00      	nop
 8004306:	370c      	adds	r7, #12
 8004308:	46bd      	mov	sp, r7
 800430a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800430e:	4770      	bx	lr
 8004310:	e000e100 	.word	0xe000e100

08004314 <__NVIC_ClearPendingIRQ>:
{
 8004314:	b480      	push	{r7}
 8004316:	b083      	sub	sp, #12
 8004318:	af00      	add	r7, sp, #0
 800431a:	4603      	mov	r3, r0
 800431c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800431e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004322:	2b00      	cmp	r3, #0
 8004324:	db0c      	blt.n	8004340 <__NVIC_ClearPendingIRQ+0x2c>
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8004326:	79fb      	ldrb	r3, [r7, #7]
 8004328:	f003 021f 	and.w	r2, r3, #31
 800432c:	4907      	ldr	r1, [pc, #28]	; (800434c <__NVIC_ClearPendingIRQ+0x38>)
 800432e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004332:	095b      	lsrs	r3, r3, #5
 8004334:	2001      	movs	r0, #1
 8004336:	fa00 f202 	lsl.w	r2, r0, r2
 800433a:	3360      	adds	r3, #96	; 0x60
 800433c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8004340:	bf00      	nop
 8004342:	370c      	adds	r7, #12
 8004344:	46bd      	mov	sp, r7
 8004346:	f85d 7b04 	ldr.w	r7, [sp], #4
 800434a:	4770      	bx	lr
 800434c:	e000e100 	.word	0xe000e100

08004350 <__NVIC_SetPriority>:
{
 8004350:	b480      	push	{r7}
 8004352:	b083      	sub	sp, #12
 8004354:	af00      	add	r7, sp, #0
 8004356:	4603      	mov	r3, r0
 8004358:	6039      	str	r1, [r7, #0]
 800435a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800435c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004360:	2b00      	cmp	r3, #0
 8004362:	db0a      	blt.n	800437a <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004364:	683b      	ldr	r3, [r7, #0]
 8004366:	b2da      	uxtb	r2, r3
 8004368:	490c      	ldr	r1, [pc, #48]	; (800439c <__NVIC_SetPriority+0x4c>)
 800436a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800436e:	0112      	lsls	r2, r2, #4
 8004370:	b2d2      	uxtb	r2, r2
 8004372:	440b      	add	r3, r1
 8004374:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8004378:	e00a      	b.n	8004390 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800437a:	683b      	ldr	r3, [r7, #0]
 800437c:	b2da      	uxtb	r2, r3
 800437e:	4908      	ldr	r1, [pc, #32]	; (80043a0 <__NVIC_SetPriority+0x50>)
 8004380:	79fb      	ldrb	r3, [r7, #7]
 8004382:	f003 030f 	and.w	r3, r3, #15
 8004386:	3b04      	subs	r3, #4
 8004388:	0112      	lsls	r2, r2, #4
 800438a:	b2d2      	uxtb	r2, r2
 800438c:	440b      	add	r3, r1
 800438e:	761a      	strb	r2, [r3, #24]
}
 8004390:	bf00      	nop
 8004392:	370c      	adds	r7, #12
 8004394:	46bd      	mov	sp, r7
 8004396:	f85d 7b04 	ldr.w	r7, [sp], #4
 800439a:	4770      	bx	lr
 800439c:	e000e100 	.word	0xe000e100
 80043a0:	e000ed00 	.word	0xe000ed00

080043a4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80043a4:	b480      	push	{r7}
 80043a6:	b089      	sub	sp, #36	; 0x24
 80043a8:	af00      	add	r7, sp, #0
 80043aa:	60f8      	str	r0, [r7, #12]
 80043ac:	60b9      	str	r1, [r7, #8]
 80043ae:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80043b0:	68fb      	ldr	r3, [r7, #12]
 80043b2:	f003 0307 	and.w	r3, r3, #7
 80043b6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80043b8:	69fb      	ldr	r3, [r7, #28]
 80043ba:	f1c3 0307 	rsb	r3, r3, #7
 80043be:	2b04      	cmp	r3, #4
 80043c0:	bf28      	it	cs
 80043c2:	2304      	movcs	r3, #4
 80043c4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80043c6:	69fb      	ldr	r3, [r7, #28]
 80043c8:	3304      	adds	r3, #4
 80043ca:	2b06      	cmp	r3, #6
 80043cc:	d902      	bls.n	80043d4 <NVIC_EncodePriority+0x30>
 80043ce:	69fb      	ldr	r3, [r7, #28]
 80043d0:	3b03      	subs	r3, #3
 80043d2:	e000      	b.n	80043d6 <NVIC_EncodePriority+0x32>
 80043d4:	2300      	movs	r3, #0
 80043d6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80043d8:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80043dc:	69bb      	ldr	r3, [r7, #24]
 80043de:	fa02 f303 	lsl.w	r3, r2, r3
 80043e2:	43da      	mvns	r2, r3
 80043e4:	68bb      	ldr	r3, [r7, #8]
 80043e6:	401a      	ands	r2, r3
 80043e8:	697b      	ldr	r3, [r7, #20]
 80043ea:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80043ec:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 80043f0:	697b      	ldr	r3, [r7, #20]
 80043f2:	fa01 f303 	lsl.w	r3, r1, r3
 80043f6:	43d9      	mvns	r1, r3
 80043f8:	687b      	ldr	r3, [r7, #4]
 80043fa:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80043fc:	4313      	orrs	r3, r2
         );
}
 80043fe:	4618      	mov	r0, r3
 8004400:	3724      	adds	r7, #36	; 0x24
 8004402:	46bd      	mov	sp, r7
 8004404:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004408:	4770      	bx	lr
	...

0800440c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800440c:	b580      	push	{r7, lr}
 800440e:	b082      	sub	sp, #8
 8004410:	af00      	add	r7, sp, #0
 8004412:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8004414:	687b      	ldr	r3, [r7, #4]
 8004416:	3b01      	subs	r3, #1
 8004418:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800441c:	d301      	bcc.n	8004422 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800441e:	2301      	movs	r3, #1
 8004420:	e00f      	b.n	8004442 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8004422:	4a0a      	ldr	r2, [pc, #40]	; (800444c <SysTick_Config+0x40>)
 8004424:	687b      	ldr	r3, [r7, #4]
 8004426:	3b01      	subs	r3, #1
 8004428:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800442a:	210f      	movs	r1, #15
 800442c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8004430:	f7ff ff8e 	bl	8004350 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8004434:	4b05      	ldr	r3, [pc, #20]	; (800444c <SysTick_Config+0x40>)
 8004436:	2200      	movs	r2, #0
 8004438:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800443a:	4b04      	ldr	r3, [pc, #16]	; (800444c <SysTick_Config+0x40>)
 800443c:	2207      	movs	r2, #7
 800443e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8004440:	2300      	movs	r3, #0
}
 8004442:	4618      	mov	r0, r3
 8004444:	3708      	adds	r7, #8
 8004446:	46bd      	mov	sp, r7
 8004448:	bd80      	pop	{r7, pc}
 800444a:	bf00      	nop
 800444c:	e000e010 	.word	0xe000e010

08004450 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004450:	b580      	push	{r7, lr}
 8004452:	b082      	sub	sp, #8
 8004454:	af00      	add	r7, sp, #0
 8004456:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8004458:	6878      	ldr	r0, [r7, #4]
 800445a:	f7ff fee7 	bl	800422c <__NVIC_SetPriorityGrouping>
}
 800445e:	bf00      	nop
 8004460:	3708      	adds	r7, #8
 8004462:	46bd      	mov	sp, r7
 8004464:	bd80      	pop	{r7, pc}

08004466 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8004466:	b580      	push	{r7, lr}
 8004468:	b086      	sub	sp, #24
 800446a:	af00      	add	r7, sp, #0
 800446c:	4603      	mov	r3, r0
 800446e:	60b9      	str	r1, [r7, #8]
 8004470:	607a      	str	r2, [r7, #4]
 8004472:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8004474:	2300      	movs	r3, #0
 8004476:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8004478:	f7ff fefc 	bl	8004274 <__NVIC_GetPriorityGrouping>
 800447c:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800447e:	687a      	ldr	r2, [r7, #4]
 8004480:	68b9      	ldr	r1, [r7, #8]
 8004482:	6978      	ldr	r0, [r7, #20]
 8004484:	f7ff ff8e 	bl	80043a4 <NVIC_EncodePriority>
 8004488:	4602      	mov	r2, r0
 800448a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800448e:	4611      	mov	r1, r2
 8004490:	4618      	mov	r0, r3
 8004492:	f7ff ff5d 	bl	8004350 <__NVIC_SetPriority>
}
 8004496:	bf00      	nop
 8004498:	3718      	adds	r7, #24
 800449a:	46bd      	mov	sp, r7
 800449c:	bd80      	pop	{r7, pc}

0800449e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800449e:	b580      	push	{r7, lr}
 80044a0:	b082      	sub	sp, #8
 80044a2:	af00      	add	r7, sp, #0
 80044a4:	4603      	mov	r3, r0
 80044a6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80044a8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80044ac:	4618      	mov	r0, r3
 80044ae:	f7ff feef 	bl	8004290 <__NVIC_EnableIRQ>
}
 80044b2:	bf00      	nop
 80044b4:	3708      	adds	r7, #8
 80044b6:	46bd      	mov	sp, r7
 80044b8:	bd80      	pop	{r7, pc}

080044ba <HAL_NVIC_DisableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_DisableIRQ(IRQn_Type IRQn)
{
 80044ba:	b580      	push	{r7, lr}
 80044bc:	b082      	sub	sp, #8
 80044be:	af00      	add	r7, sp, #0
 80044c0:	4603      	mov	r3, r0
 80044c2:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
 80044c4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80044c8:	4618      	mov	r0, r3
 80044ca:	f7ff feff 	bl	80042cc <__NVIC_DisableIRQ>
}
 80044ce:	bf00      	nop
 80044d0:	3708      	adds	r7, #8
 80044d2:	46bd      	mov	sp, r7
 80044d4:	bd80      	pop	{r7, pc}

080044d6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80044d6:	b580      	push	{r7, lr}
 80044d8:	b082      	sub	sp, #8
 80044da:	af00      	add	r7, sp, #0
 80044dc:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80044de:	6878      	ldr	r0, [r7, #4]
 80044e0:	f7ff ff94 	bl	800440c <SysTick_Config>
 80044e4:	4603      	mov	r3, r0
}
 80044e6:	4618      	mov	r0, r3
 80044e8:	3708      	adds	r7, #8
 80044ea:	46bd      	mov	sp, r7
 80044ec:	bd80      	pop	{r7, pc}

080044ee <HAL_NVIC_ClearPendingIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
 80044ee:	b580      	push	{r7, lr}
 80044f0:	b082      	sub	sp, #8
 80044f2:	af00      	add	r7, sp, #0
 80044f4:	4603      	mov	r3, r0
 80044f6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Clear pending interrupt */
  NVIC_ClearPendingIRQ(IRQn);
 80044f8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80044fc:	4618      	mov	r0, r3
 80044fe:	f7ff ff09 	bl	8004314 <__NVIC_ClearPendingIRQ>
}
 8004502:	bf00      	nop
 8004504:	3708      	adds	r7, #8
 8004506:	46bd      	mov	sp, r7
 8004508:	bd80      	pop	{r7, pc}
	...

0800450c <HAL_DMA_Init>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 800450c:	b480      	push	{r7}
 800450e:	b085      	sub	sp, #20
 8004510:	af00      	add	r7, sp, #0
 8004512:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 8004514:	687b      	ldr	r3, [r7, #4]
 8004516:	2b00      	cmp	r3, #0
 8004518:	d101      	bne.n	800451e <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 800451a:	2301      	movs	r3, #1
 800451c:	e098      	b.n	8004650 <HAL_DMA_Init+0x144>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 800451e:	687b      	ldr	r3, [r7, #4]
 8004520:	681b      	ldr	r3, [r3, #0]
 8004522:	461a      	mov	r2, r3
 8004524:	4b4d      	ldr	r3, [pc, #308]	; (800465c <HAL_DMA_Init+0x150>)
 8004526:	429a      	cmp	r2, r3
 8004528:	d80f      	bhi.n	800454a <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 800452a:	687b      	ldr	r3, [r7, #4]
 800452c:	681b      	ldr	r3, [r3, #0]
 800452e:	461a      	mov	r2, r3
 8004530:	4b4b      	ldr	r3, [pc, #300]	; (8004660 <HAL_DMA_Init+0x154>)
 8004532:	4413      	add	r3, r2
 8004534:	4a4b      	ldr	r2, [pc, #300]	; (8004664 <HAL_DMA_Init+0x158>)
 8004536:	fba2 2303 	umull	r2, r3, r2, r3
 800453a:	091b      	lsrs	r3, r3, #4
 800453c:	009a      	lsls	r2, r3, #2
 800453e:	687b      	ldr	r3, [r7, #4]
 8004540:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA1;
 8004542:	687b      	ldr	r3, [r7, #4]
 8004544:	4a48      	ldr	r2, [pc, #288]	; (8004668 <HAL_DMA_Init+0x15c>)
 8004546:	641a      	str	r2, [r3, #64]	; 0x40
 8004548:	e00e      	b.n	8004568 <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 800454a:	687b      	ldr	r3, [r7, #4]
 800454c:	681b      	ldr	r3, [r3, #0]
 800454e:	461a      	mov	r2, r3
 8004550:	4b46      	ldr	r3, [pc, #280]	; (800466c <HAL_DMA_Init+0x160>)
 8004552:	4413      	add	r3, r2
 8004554:	4a43      	ldr	r2, [pc, #268]	; (8004664 <HAL_DMA_Init+0x158>)
 8004556:	fba2 2303 	umull	r2, r3, r2, r3
 800455a:	091b      	lsrs	r3, r3, #4
 800455c:	009a      	lsls	r2, r3, #2
 800455e:	687b      	ldr	r3, [r7, #4]
 8004560:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA2;
 8004562:	687b      	ldr	r3, [r7, #4]
 8004564:	4a42      	ldr	r2, [pc, #264]	; (8004670 <HAL_DMA_Init+0x164>)
 8004566:	641a      	str	r2, [r3, #64]	; 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8004568:	687b      	ldr	r3, [r7, #4]
 800456a:	2202      	movs	r2, #2
 800456c:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8004570:	687b      	ldr	r3, [r7, #4]
 8004572:	681b      	ldr	r3, [r3, #0]
 8004574:	681b      	ldr	r3, [r3, #0]
 8004576:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 8004578:	68fb      	ldr	r3, [r7, #12]
 800457a:	f423 43ff 	bic.w	r3, r3, #32640	; 0x7f80
 800457e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004582:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8004584:	687b      	ldr	r3, [r7, #4]
 8004586:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004588:	687b      	ldr	r3, [r7, #4]
 800458a:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 800458c:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800458e:	687b      	ldr	r3, [r7, #4]
 8004590:	691b      	ldr	r3, [r3, #16]
 8004592:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004594:	687b      	ldr	r3, [r7, #4]
 8004596:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004598:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800459a:	687b      	ldr	r3, [r7, #4]
 800459c:	699b      	ldr	r3, [r3, #24]
 800459e:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80045a0:	687b      	ldr	r3, [r7, #4]
 80045a2:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80045a4:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80045a6:	687b      	ldr	r3, [r7, #4]
 80045a8:	6a1b      	ldr	r3, [r3, #32]
 80045aa:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 80045ac:	68fa      	ldr	r2, [r7, #12]
 80045ae:	4313      	orrs	r3, r2
 80045b0:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 80045b2:	687b      	ldr	r3, [r7, #4]
 80045b4:	681b      	ldr	r3, [r3, #0]
 80045b6:	68fa      	ldr	r2, [r7, #12]
 80045b8:	601a      	str	r2, [r3, #0]
#endif /* DMAMUX1 */

#if !defined (DMAMUX1)

  /* Set request selection */
  if(hdma->Init.Direction != DMA_MEMORY_TO_MEMORY)
 80045ba:	687b      	ldr	r3, [r7, #4]
 80045bc:	689b      	ldr	r3, [r3, #8]
 80045be:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80045c2:	d039      	beq.n	8004638 <HAL_DMA_Init+0x12c>
  {
    /* Write to DMA channel selection register */
    if (DMA1 == hdma->DmaBaseAddress)
 80045c4:	687b      	ldr	r3, [r7, #4]
 80045c6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80045c8:	4a27      	ldr	r2, [pc, #156]	; (8004668 <HAL_DMA_Init+0x15c>)
 80045ca:	4293      	cmp	r3, r2
 80045cc:	d11a      	bne.n	8004604 <HAL_DMA_Init+0xf8>
    {
      /* Reset request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 80045ce:	4b29      	ldr	r3, [pc, #164]	; (8004674 <HAL_DMA_Init+0x168>)
 80045d0:	681a      	ldr	r2, [r3, #0]
 80045d2:	687b      	ldr	r3, [r7, #4]
 80045d4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80045d6:	f003 031c 	and.w	r3, r3, #28
 80045da:	210f      	movs	r1, #15
 80045dc:	fa01 f303 	lsl.w	r3, r1, r3
 80045e0:	43db      	mvns	r3, r3
 80045e2:	4924      	ldr	r1, [pc, #144]	; (8004674 <HAL_DMA_Init+0x168>)
 80045e4:	4013      	ands	r3, r2
 80045e6:	600b      	str	r3, [r1, #0]

      /* Configure request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR |= (uint32_t) (hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 80045e8:	4b22      	ldr	r3, [pc, #136]	; (8004674 <HAL_DMA_Init+0x168>)
 80045ea:	681a      	ldr	r2, [r3, #0]
 80045ec:	687b      	ldr	r3, [r7, #4]
 80045ee:	6859      	ldr	r1, [r3, #4]
 80045f0:	687b      	ldr	r3, [r7, #4]
 80045f2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80045f4:	f003 031c 	and.w	r3, r3, #28
 80045f8:	fa01 f303 	lsl.w	r3, r1, r3
 80045fc:	491d      	ldr	r1, [pc, #116]	; (8004674 <HAL_DMA_Init+0x168>)
 80045fe:	4313      	orrs	r3, r2
 8004600:	600b      	str	r3, [r1, #0]
 8004602:	e019      	b.n	8004638 <HAL_DMA_Init+0x12c>
    }
    else /* DMA2 */
    {
      /* Reset request selection for DMA2 Channelx */
      DMA2_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 8004604:	4b1c      	ldr	r3, [pc, #112]	; (8004678 <HAL_DMA_Init+0x16c>)
 8004606:	681a      	ldr	r2, [r3, #0]
 8004608:	687b      	ldr	r3, [r7, #4]
 800460a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800460c:	f003 031c 	and.w	r3, r3, #28
 8004610:	210f      	movs	r1, #15
 8004612:	fa01 f303 	lsl.w	r3, r1, r3
 8004616:	43db      	mvns	r3, r3
 8004618:	4917      	ldr	r1, [pc, #92]	; (8004678 <HAL_DMA_Init+0x16c>)
 800461a:	4013      	ands	r3, r2
 800461c:	600b      	str	r3, [r1, #0]

      /* Configure request selection for DMA2 Channelx */
      DMA2_CSELR->CSELR |= (uint32_t) (hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 800461e:	4b16      	ldr	r3, [pc, #88]	; (8004678 <HAL_DMA_Init+0x16c>)
 8004620:	681a      	ldr	r2, [r3, #0]
 8004622:	687b      	ldr	r3, [r7, #4]
 8004624:	6859      	ldr	r1, [r3, #4]
 8004626:	687b      	ldr	r3, [r7, #4]
 8004628:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800462a:	f003 031c 	and.w	r3, r3, #28
 800462e:	fa01 f303 	lsl.w	r3, r1, r3
 8004632:	4911      	ldr	r1, [pc, #68]	; (8004678 <HAL_DMA_Init+0x16c>)
 8004634:	4313      	orrs	r3, r2
 8004636:	600b      	str	r3, [r1, #0]
#endif /* STM32L431xx || STM32L432xx || STM32L433xx || STM32L442xx || STM32L443xx */
       /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L442xx || STM32L486xx */
       /* STM32L496xx || STM32L4A6xx                                              */

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004638:	687b      	ldr	r3, [r7, #4]
 800463a:	2200      	movs	r2, #0
 800463c:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 800463e:	687b      	ldr	r3, [r7, #4]
 8004640:	2201      	movs	r2, #1
 8004642:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8004646:	687b      	ldr	r3, [r7, #4]
 8004648:	2200      	movs	r2, #0
 800464a:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  return HAL_OK;
 800464e:	2300      	movs	r3, #0
}
 8004650:	4618      	mov	r0, r3
 8004652:	3714      	adds	r7, #20
 8004654:	46bd      	mov	sp, r7
 8004656:	f85d 7b04 	ldr.w	r7, [sp], #4
 800465a:	4770      	bx	lr
 800465c:	40020407 	.word	0x40020407
 8004660:	bffdfff8 	.word	0xbffdfff8
 8004664:	cccccccd 	.word	0xcccccccd
 8004668:	40020000 	.word	0x40020000
 800466c:	bffdfbf8 	.word	0xbffdfbf8
 8004670:	40020400 	.word	0x40020400
 8004674:	400200a8 	.word	0x400200a8
 8004678:	400204a8 	.word	0x400204a8

0800467c <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800467c:	b580      	push	{r7, lr}
 800467e:	b086      	sub	sp, #24
 8004680:	af00      	add	r7, sp, #0
 8004682:	60f8      	str	r0, [r7, #12]
 8004684:	60b9      	str	r1, [r7, #8]
 8004686:	607a      	str	r2, [r7, #4]
 8004688:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800468a:	2300      	movs	r3, #0
 800468c:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 800468e:	68fb      	ldr	r3, [r7, #12]
 8004690:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8004694:	2b01      	cmp	r3, #1
 8004696:	d101      	bne.n	800469c <HAL_DMA_Start_IT+0x20>
 8004698:	2302      	movs	r3, #2
 800469a:	e04b      	b.n	8004734 <HAL_DMA_Start_IT+0xb8>
 800469c:	68fb      	ldr	r3, [r7, #12]
 800469e:	2201      	movs	r2, #1
 80046a0:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  if(HAL_DMA_STATE_READY == hdma->State)
 80046a4:	68fb      	ldr	r3, [r7, #12]
 80046a6:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 80046aa:	b2db      	uxtb	r3, r3
 80046ac:	2b01      	cmp	r3, #1
 80046ae:	d13a      	bne.n	8004726 <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80046b0:	68fb      	ldr	r3, [r7, #12]
 80046b2:	2202      	movs	r2, #2
 80046b4:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80046b8:	68fb      	ldr	r3, [r7, #12]
 80046ba:	2200      	movs	r2, #0
 80046bc:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 80046be:	68fb      	ldr	r3, [r7, #12]
 80046c0:	681b      	ldr	r3, [r3, #0]
 80046c2:	681a      	ldr	r2, [r3, #0]
 80046c4:	68fb      	ldr	r3, [r7, #12]
 80046c6:	681b      	ldr	r3, [r3, #0]
 80046c8:	f022 0201 	bic.w	r2, r2, #1
 80046cc:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80046ce:	683b      	ldr	r3, [r7, #0]
 80046d0:	687a      	ldr	r2, [r7, #4]
 80046d2:	68b9      	ldr	r1, [r7, #8]
 80046d4:	68f8      	ldr	r0, [r7, #12]
 80046d6:	f000 f9a7 	bl	8004a28 <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if(NULL != hdma->XferHalfCpltCallback )
 80046da:	68fb      	ldr	r3, [r7, #12]
 80046dc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80046de:	2b00      	cmp	r3, #0
 80046e0:	d008      	beq.n	80046f4 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80046e2:	68fb      	ldr	r3, [r7, #12]
 80046e4:	681b      	ldr	r3, [r3, #0]
 80046e6:	681a      	ldr	r2, [r3, #0]
 80046e8:	68fb      	ldr	r3, [r7, #12]
 80046ea:	681b      	ldr	r3, [r3, #0]
 80046ec:	f042 020e 	orr.w	r2, r2, #14
 80046f0:	601a      	str	r2, [r3, #0]
 80046f2:	e00f      	b.n	8004714 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80046f4:	68fb      	ldr	r3, [r7, #12]
 80046f6:	681b      	ldr	r3, [r3, #0]
 80046f8:	681a      	ldr	r2, [r3, #0]
 80046fa:	68fb      	ldr	r3, [r7, #12]
 80046fc:	681b      	ldr	r3, [r3, #0]
 80046fe:	f022 0204 	bic.w	r2, r2, #4
 8004702:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8004704:	68fb      	ldr	r3, [r7, #12]
 8004706:	681b      	ldr	r3, [r3, #0]
 8004708:	681a      	ldr	r2, [r3, #0]
 800470a:	68fb      	ldr	r3, [r7, #12]
 800470c:	681b      	ldr	r3, [r3, #0]
 800470e:	f042 020a 	orr.w	r2, r2, #10
 8004712:	601a      	str	r2, [r3, #0]
    }

#endif /* DMAMUX1 */

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8004714:	68fb      	ldr	r3, [r7, #12]
 8004716:	681b      	ldr	r3, [r3, #0]
 8004718:	681a      	ldr	r2, [r3, #0]
 800471a:	68fb      	ldr	r3, [r7, #12]
 800471c:	681b      	ldr	r3, [r3, #0]
 800471e:	f042 0201 	orr.w	r2, r2, #1
 8004722:	601a      	str	r2, [r3, #0]
 8004724:	e005      	b.n	8004732 <HAL_DMA_Start_IT+0xb6>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004726:	68fb      	ldr	r3, [r7, #12]
 8004728:	2200      	movs	r2, #0
 800472a:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 800472e:	2302      	movs	r3, #2
 8004730:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 8004732:	7dfb      	ldrb	r3, [r7, #23]
}
 8004734:	4618      	mov	r0, r3
 8004736:	3718      	adds	r7, #24
 8004738:	46bd      	mov	sp, r7
 800473a:	bd80      	pop	{r7, pc}

0800473c <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 800473c:	b480      	push	{r7}
 800473e:	b085      	sub	sp, #20
 8004740:	af00      	add	r7, sp, #0
 8004742:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004744:	2300      	movs	r3, #0
 8004746:	73fb      	strb	r3, [r7, #15]

  /* Check the DMA peripheral state */
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8004748:	687b      	ldr	r3, [r7, #4]
 800474a:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 800474e:	b2db      	uxtb	r3, r3
 8004750:	2b02      	cmp	r3, #2
 8004752:	d008      	beq.n	8004766 <HAL_DMA_Abort+0x2a>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8004754:	687b      	ldr	r3, [r7, #4]
 8004756:	2204      	movs	r2, #4
 8004758:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800475a:	687b      	ldr	r3, [r7, #4]
 800475c:	2200      	movs	r2, #0
 800475e:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8004762:	2301      	movs	r3, #1
 8004764:	e022      	b.n	80047ac <HAL_DMA_Abort+0x70>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8004766:	687b      	ldr	r3, [r7, #4]
 8004768:	681b      	ldr	r3, [r3, #0]
 800476a:	681a      	ldr	r2, [r3, #0]
 800476c:	687b      	ldr	r3, [r7, #4]
 800476e:	681b      	ldr	r3, [r3, #0]
 8004770:	f022 020e 	bic.w	r2, r2, #14
 8004774:	601a      	str	r2, [r3, #0]
    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
#endif /* DMAMUX1 */

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8004776:	687b      	ldr	r3, [r7, #4]
 8004778:	681b      	ldr	r3, [r3, #0]
 800477a:	681a      	ldr	r2, [r3, #0]
 800477c:	687b      	ldr	r3, [r7, #4]
 800477e:	681b      	ldr	r3, [r3, #0]
 8004780:	f022 0201 	bic.w	r2, r2, #1
 8004784:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8004786:	687b      	ldr	r3, [r7, #4]
 8004788:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800478a:	f003 021c 	and.w	r2, r3, #28
 800478e:	687b      	ldr	r3, [r7, #4]
 8004790:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004792:	2101      	movs	r1, #1
 8004794:	fa01 f202 	lsl.w	r2, r1, r2
 8004798:	605a      	str	r2, [r3, #4]
    }

#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800479a:	687b      	ldr	r3, [r7, #4]
 800479c:	2201      	movs	r2, #1
 800479e:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80047a2:	687b      	ldr	r3, [r7, #4]
 80047a4:	2200      	movs	r2, #0
 80047a6:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    return status;
 80047aa:	7bfb      	ldrb	r3, [r7, #15]
  }
}
 80047ac:	4618      	mov	r0, r3
 80047ae:	3714      	adds	r7, #20
 80047b0:	46bd      	mov	sp, r7
 80047b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047b6:	4770      	bx	lr

080047b8 <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80047b8:	b580      	push	{r7, lr}
 80047ba:	b084      	sub	sp, #16
 80047bc:	af00      	add	r7, sp, #0
 80047be:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80047c0:	2300      	movs	r3, #0
 80047c2:	73fb      	strb	r3, [r7, #15]

  if(HAL_DMA_STATE_BUSY != hdma->State)
 80047c4:	687b      	ldr	r3, [r7, #4]
 80047c6:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 80047ca:	b2db      	uxtb	r3, r3
 80047cc:	2b02      	cmp	r3, #2
 80047ce:	d005      	beq.n	80047dc <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80047d0:	687b      	ldr	r3, [r7, #4]
 80047d2:	2204      	movs	r2, #4
 80047d4:	63da      	str	r2, [r3, #60]	; 0x3c

    status = HAL_ERROR;
 80047d6:	2301      	movs	r3, #1
 80047d8:	73fb      	strb	r3, [r7, #15]
 80047da:	e029      	b.n	8004830 <HAL_DMA_Abort_IT+0x78>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80047dc:	687b      	ldr	r3, [r7, #4]
 80047de:	681b      	ldr	r3, [r3, #0]
 80047e0:	681a      	ldr	r2, [r3, #0]
 80047e2:	687b      	ldr	r3, [r7, #4]
 80047e4:	681b      	ldr	r3, [r3, #0]
 80047e6:	f022 020e 	bic.w	r2, r2, #14
 80047ea:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80047ec:	687b      	ldr	r3, [r7, #4]
 80047ee:	681b      	ldr	r3, [r3, #0]
 80047f0:	681a      	ldr	r2, [r3, #0]
 80047f2:	687b      	ldr	r3, [r7, #4]
 80047f4:	681b      	ldr	r3, [r3, #0]
 80047f6:	f022 0201 	bic.w	r2, r2, #1
 80047fa:	601a      	str	r2, [r3, #0]
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
    }

#else
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 80047fc:	687b      	ldr	r3, [r7, #4]
 80047fe:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004800:	f003 021c 	and.w	r2, r3, #28
 8004804:	687b      	ldr	r3, [r7, #4]
 8004806:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004808:	2101      	movs	r1, #1
 800480a:	fa01 f202 	lsl.w	r2, r1, r2
 800480e:	605a      	str	r2, [r3, #4]
#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8004810:	687b      	ldr	r3, [r7, #4]
 8004812:	2201      	movs	r2, #1
 8004814:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004818:	687b      	ldr	r3, [r7, #4]
 800481a:	2200      	movs	r2, #0
 800481c:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8004820:	687b      	ldr	r3, [r7, #4]
 8004822:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004824:	2b00      	cmp	r3, #0
 8004826:	d003      	beq.n	8004830 <HAL_DMA_Abort_IT+0x78>
    {
      hdma->XferAbortCallback(hdma);
 8004828:	687b      	ldr	r3, [r7, #4]
 800482a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800482c:	6878      	ldr	r0, [r7, #4]
 800482e:	4798      	blx	r3
    }
  }
  return status;
 8004830:	7bfb      	ldrb	r3, [r7, #15]
}
 8004832:	4618      	mov	r0, r3
 8004834:	3710      	adds	r7, #16
 8004836:	46bd      	mov	sp, r7
 8004838:	bd80      	pop	{r7, pc}

0800483a <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 800483a:	b580      	push	{r7, lr}
 800483c:	b084      	sub	sp, #16
 800483e:	af00      	add	r7, sp, #0
 8004840:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8004842:	687b      	ldr	r3, [r7, #4]
 8004844:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004846:	681b      	ldr	r3, [r3, #0]
 8004848:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 800484a:	687b      	ldr	r3, [r7, #4]
 800484c:	681b      	ldr	r3, [r3, #0]
 800484e:	681b      	ldr	r3, [r3, #0]
 8004850:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 8004852:	687b      	ldr	r3, [r7, #4]
 8004854:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004856:	f003 031c 	and.w	r3, r3, #28
 800485a:	2204      	movs	r2, #4
 800485c:	409a      	lsls	r2, r3
 800485e:	68fb      	ldr	r3, [r7, #12]
 8004860:	4013      	ands	r3, r2
 8004862:	2b00      	cmp	r3, #0
 8004864:	d026      	beq.n	80048b4 <HAL_DMA_IRQHandler+0x7a>
 8004866:	68bb      	ldr	r3, [r7, #8]
 8004868:	f003 0304 	and.w	r3, r3, #4
 800486c:	2b00      	cmp	r3, #0
 800486e:	d021      	beq.n	80048b4 <HAL_DMA_IRQHandler+0x7a>
  {
      /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
      if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8004870:	687b      	ldr	r3, [r7, #4]
 8004872:	681b      	ldr	r3, [r3, #0]
 8004874:	681b      	ldr	r3, [r3, #0]
 8004876:	f003 0320 	and.w	r3, r3, #32
 800487a:	2b00      	cmp	r3, #0
 800487c:	d107      	bne.n	800488e <HAL_DMA_IRQHandler+0x54>
      {
        /* Disable the half transfer interrupt */
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 800487e:	687b      	ldr	r3, [r7, #4]
 8004880:	681b      	ldr	r3, [r3, #0]
 8004882:	681a      	ldr	r2, [r3, #0]
 8004884:	687b      	ldr	r3, [r7, #4]
 8004886:	681b      	ldr	r3, [r3, #0]
 8004888:	f022 0204 	bic.w	r2, r2, #4
 800488c:	601a      	str	r2, [r3, #0]
      }
      /* Clear the half transfer complete flag */
      hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1CU);
 800488e:	687b      	ldr	r3, [r7, #4]
 8004890:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004892:	f003 021c 	and.w	r2, r3, #28
 8004896:	687b      	ldr	r3, [r7, #4]
 8004898:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800489a:	2104      	movs	r1, #4
 800489c:	fa01 f202 	lsl.w	r2, r1, r2
 80048a0:	605a      	str	r2, [r3, #4]

      /* DMA peripheral state is not updated in Half Transfer */
      /* but in Transfer Complete case */

      if(hdma->XferHalfCpltCallback != NULL)
 80048a2:	687b      	ldr	r3, [r7, #4]
 80048a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80048a6:	2b00      	cmp	r3, #0
 80048a8:	d071      	beq.n	800498e <HAL_DMA_IRQHandler+0x154>
      {
        /* Half transfer callback */
        hdma->XferHalfCpltCallback(hdma);
 80048aa:	687b      	ldr	r3, [r7, #4]
 80048ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80048ae:	6878      	ldr	r0, [r7, #4]
 80048b0:	4798      	blx	r3
      if(hdma->XferHalfCpltCallback != NULL)
 80048b2:	e06c      	b.n	800498e <HAL_DMA_IRQHandler+0x154>
      }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TC) != 0U))
 80048b4:	687b      	ldr	r3, [r7, #4]
 80048b6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80048b8:	f003 031c 	and.w	r3, r3, #28
 80048bc:	2202      	movs	r2, #2
 80048be:	409a      	lsls	r2, r3
 80048c0:	68fb      	ldr	r3, [r7, #12]
 80048c2:	4013      	ands	r3, r2
 80048c4:	2b00      	cmp	r3, #0
 80048c6:	d02e      	beq.n	8004926 <HAL_DMA_IRQHandler+0xec>
 80048c8:	68bb      	ldr	r3, [r7, #8]
 80048ca:	f003 0302 	and.w	r3, r3, #2
 80048ce:	2b00      	cmp	r3, #0
 80048d0:	d029      	beq.n	8004926 <HAL_DMA_IRQHandler+0xec>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80048d2:	687b      	ldr	r3, [r7, #4]
 80048d4:	681b      	ldr	r3, [r3, #0]
 80048d6:	681b      	ldr	r3, [r3, #0]
 80048d8:	f003 0320 	and.w	r3, r3, #32
 80048dc:	2b00      	cmp	r3, #0
 80048de:	d10b      	bne.n	80048f8 <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      /* Disable the transfer complete and error interrupt */
      /* if the DMA mode is not CIRCULAR  */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 80048e0:	687b      	ldr	r3, [r7, #4]
 80048e2:	681b      	ldr	r3, [r3, #0]
 80048e4:	681a      	ldr	r2, [r3, #0]
 80048e6:	687b      	ldr	r3, [r7, #4]
 80048e8:	681b      	ldr	r3, [r3, #0]
 80048ea:	f022 020a 	bic.w	r2, r2, #10
 80048ee:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80048f0:	687b      	ldr	r3, [r7, #4]
 80048f2:	2201      	movs	r2, #1
 80048f4:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1CU));
 80048f8:	687b      	ldr	r3, [r7, #4]
 80048fa:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80048fc:	f003 021c 	and.w	r2, r3, #28
 8004900:	687b      	ldr	r3, [r7, #4]
 8004902:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004904:	2102      	movs	r1, #2
 8004906:	fa01 f202 	lsl.w	r2, r1, r2
 800490a:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800490c:	687b      	ldr	r3, [r7, #4]
 800490e:	2200      	movs	r2, #0
 8004910:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if(hdma->XferCpltCallback != NULL)
 8004914:	687b      	ldr	r3, [r7, #4]
 8004916:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004918:	2b00      	cmp	r3, #0
 800491a:	d038      	beq.n	800498e <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 800491c:	687b      	ldr	r3, [r7, #4]
 800491e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004920:	6878      	ldr	r0, [r7, #4]
 8004922:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 8004924:	e033      	b.n	800498e <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TE) !=  0U))
 8004926:	687b      	ldr	r3, [r7, #4]
 8004928:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800492a:	f003 031c 	and.w	r3, r3, #28
 800492e:	2208      	movs	r2, #8
 8004930:	409a      	lsls	r2, r3
 8004932:	68fb      	ldr	r3, [r7, #12]
 8004934:	4013      	ands	r3, r2
 8004936:	2b00      	cmp	r3, #0
 8004938:	d02a      	beq.n	8004990 <HAL_DMA_IRQHandler+0x156>
 800493a:	68bb      	ldr	r3, [r7, #8]
 800493c:	f003 0308 	and.w	r3, r3, #8
 8004940:	2b00      	cmp	r3, #0
 8004942:	d025      	beq.n	8004990 <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8004944:	687b      	ldr	r3, [r7, #4]
 8004946:	681b      	ldr	r3, [r3, #0]
 8004948:	681a      	ldr	r2, [r3, #0]
 800494a:	687b      	ldr	r3, [r7, #4]
 800494c:	681b      	ldr	r3, [r3, #0]
 800494e:	f022 020e 	bic.w	r2, r2, #14
 8004952:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8004954:	687b      	ldr	r3, [r7, #4]
 8004956:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004958:	f003 021c 	and.w	r2, r3, #28
 800495c:	687b      	ldr	r3, [r7, #4]
 800495e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004960:	2101      	movs	r1, #1
 8004962:	fa01 f202 	lsl.w	r2, r1, r2
 8004966:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8004968:	687b      	ldr	r3, [r7, #4]
 800496a:	2201      	movs	r2, #1
 800496c:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800496e:	687b      	ldr	r3, [r7, #4]
 8004970:	2201      	movs	r2, #1
 8004972:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004976:	687b      	ldr	r3, [r7, #4]
 8004978:	2200      	movs	r2, #0
 800497a:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if (hdma->XferErrorCallback != NULL)
 800497e:	687b      	ldr	r3, [r7, #4]
 8004980:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004982:	2b00      	cmp	r3, #0
 8004984:	d004      	beq.n	8004990 <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8004986:	687b      	ldr	r3, [r7, #4]
 8004988:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800498a:	6878      	ldr	r0, [r7, #4]
 800498c:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 800498e:	bf00      	nop
 8004990:	bf00      	nop
}
 8004992:	3710      	adds	r7, #16
 8004994:	46bd      	mov	sp, r7
 8004996:	bd80      	pop	{r7, pc}

08004998 <HAL_DMA_RegisterCallback>:
  * @param  pCallback            pointer to private callbacsk function which has pointer to
  *                               a DMA_HandleTypeDef structure as parameter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_RegisterCallback(DMA_HandleTypeDef *hdma, HAL_DMA_CallbackIDTypeDef CallbackID, void (* pCallback)( DMA_HandleTypeDef * _hdma))
{
 8004998:	b480      	push	{r7}
 800499a:	b087      	sub	sp, #28
 800499c:	af00      	add	r7, sp, #0
 800499e:	60f8      	str	r0, [r7, #12]
 80049a0:	460b      	mov	r3, r1
 80049a2:	607a      	str	r2, [r7, #4]
 80049a4:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef status = HAL_OK;
 80049a6:	2300      	movs	r3, #0
 80049a8:	75fb      	strb	r3, [r7, #23]

  /* Process locked */
  __HAL_LOCK(hdma);
 80049aa:	68fb      	ldr	r3, [r7, #12]
 80049ac:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 80049b0:	2b01      	cmp	r3, #1
 80049b2:	d101      	bne.n	80049b8 <HAL_DMA_RegisterCallback+0x20>
 80049b4:	2302      	movs	r3, #2
 80049b6:	e031      	b.n	8004a1c <HAL_DMA_RegisterCallback+0x84>
 80049b8:	68fb      	ldr	r3, [r7, #12]
 80049ba:	2201      	movs	r2, #1
 80049bc:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  if(HAL_DMA_STATE_READY == hdma->State)
 80049c0:	68fb      	ldr	r3, [r7, #12]
 80049c2:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 80049c6:	b2db      	uxtb	r3, r3
 80049c8:	2b01      	cmp	r3, #1
 80049ca:	d120      	bne.n	8004a0e <HAL_DMA_RegisterCallback+0x76>
  {
    switch (CallbackID)
 80049cc:	7afb      	ldrb	r3, [r7, #11]
 80049ce:	2b03      	cmp	r3, #3
 80049d0:	d81a      	bhi.n	8004a08 <HAL_DMA_RegisterCallback+0x70>
 80049d2:	a201      	add	r2, pc, #4	; (adr r2, 80049d8 <HAL_DMA_RegisterCallback+0x40>)
 80049d4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80049d8:	080049e9 	.word	0x080049e9
 80049dc:	080049f1 	.word	0x080049f1
 80049e0:	080049f9 	.word	0x080049f9
 80049e4:	08004a01 	.word	0x08004a01
    {
     case  HAL_DMA_XFER_CPLT_CB_ID:
           hdma->XferCpltCallback = pCallback;
 80049e8:	68fb      	ldr	r3, [r7, #12]
 80049ea:	687a      	ldr	r2, [r7, #4]
 80049ec:	62da      	str	r2, [r3, #44]	; 0x2c
           break;
 80049ee:	e010      	b.n	8004a12 <HAL_DMA_RegisterCallback+0x7a>

     case  HAL_DMA_XFER_HALFCPLT_CB_ID:
           hdma->XferHalfCpltCallback = pCallback;
 80049f0:	68fb      	ldr	r3, [r7, #12]
 80049f2:	687a      	ldr	r2, [r7, #4]
 80049f4:	631a      	str	r2, [r3, #48]	; 0x30
           break;
 80049f6:	e00c      	b.n	8004a12 <HAL_DMA_RegisterCallback+0x7a>

     case  HAL_DMA_XFER_ERROR_CB_ID:
           hdma->XferErrorCallback = pCallback;
 80049f8:	68fb      	ldr	r3, [r7, #12]
 80049fa:	687a      	ldr	r2, [r7, #4]
 80049fc:	635a      	str	r2, [r3, #52]	; 0x34
           break;
 80049fe:	e008      	b.n	8004a12 <HAL_DMA_RegisterCallback+0x7a>

     case  HAL_DMA_XFER_ABORT_CB_ID:
           hdma->XferAbortCallback = pCallback;
 8004a00:	68fb      	ldr	r3, [r7, #12]
 8004a02:	687a      	ldr	r2, [r7, #4]
 8004a04:	639a      	str	r2, [r3, #56]	; 0x38
           break;
 8004a06:	e004      	b.n	8004a12 <HAL_DMA_RegisterCallback+0x7a>

     default:
           status = HAL_ERROR;
 8004a08:	2301      	movs	r3, #1
 8004a0a:	75fb      	strb	r3, [r7, #23]
           break;
 8004a0c:	e001      	b.n	8004a12 <HAL_DMA_RegisterCallback+0x7a>
    }
  }
  else
  {
    status = HAL_ERROR;
 8004a0e:	2301      	movs	r3, #1
 8004a10:	75fb      	strb	r3, [r7, #23]
  }

  /* Release Lock */
  __HAL_UNLOCK(hdma);
 8004a12:	68fb      	ldr	r3, [r7, #12]
 8004a14:	2200      	movs	r2, #0
 8004a16:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  return status;
 8004a1a:	7dfb      	ldrb	r3, [r7, #23]
}
 8004a1c:	4618      	mov	r0, r3
 8004a1e:	371c      	adds	r7, #28
 8004a20:	46bd      	mov	sp, r7
 8004a22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a26:	4770      	bx	lr

08004a28 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8004a28:	b480      	push	{r7}
 8004a2a:	b085      	sub	sp, #20
 8004a2c:	af00      	add	r7, sp, #0
 8004a2e:	60f8      	str	r0, [r7, #12]
 8004a30:	60b9      	str	r1, [r7, #8]
 8004a32:	607a      	str	r2, [r7, #4]
 8004a34:	603b      	str	r3, [r7, #0]
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
  }
#endif

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8004a36:	68fb      	ldr	r3, [r7, #12]
 8004a38:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004a3a:	f003 021c 	and.w	r2, r3, #28
 8004a3e:	68fb      	ldr	r3, [r7, #12]
 8004a40:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004a42:	2101      	movs	r1, #1
 8004a44:	fa01 f202 	lsl.w	r2, r1, r2
 8004a48:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8004a4a:	68fb      	ldr	r3, [r7, #12]
 8004a4c:	681b      	ldr	r3, [r3, #0]
 8004a4e:	683a      	ldr	r2, [r7, #0]
 8004a50:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8004a52:	68fb      	ldr	r3, [r7, #12]
 8004a54:	689b      	ldr	r3, [r3, #8]
 8004a56:	2b10      	cmp	r3, #16
 8004a58:	d108      	bne.n	8004a6c <DMA_SetConfig+0x44>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8004a5a:	68fb      	ldr	r3, [r7, #12]
 8004a5c:	681b      	ldr	r3, [r3, #0]
 8004a5e:	687a      	ldr	r2, [r7, #4]
 8004a60:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8004a62:	68fb      	ldr	r3, [r7, #12]
 8004a64:	681b      	ldr	r3, [r3, #0]
 8004a66:	68ba      	ldr	r2, [r7, #8]
 8004a68:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8004a6a:	e007      	b.n	8004a7c <DMA_SetConfig+0x54>
    hdma->Instance->CPAR = SrcAddress;
 8004a6c:	68fb      	ldr	r3, [r7, #12]
 8004a6e:	681b      	ldr	r3, [r3, #0]
 8004a70:	68ba      	ldr	r2, [r7, #8]
 8004a72:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8004a74:	68fb      	ldr	r3, [r7, #12]
 8004a76:	681b      	ldr	r3, [r3, #0]
 8004a78:	687a      	ldr	r2, [r7, #4]
 8004a7a:	60da      	str	r2, [r3, #12]
}
 8004a7c:	bf00      	nop
 8004a7e:	3714      	adds	r7, #20
 8004a80:	46bd      	mov	sp, r7
 8004a82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a86:	4770      	bx	lr

08004a88 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8004a88:	b480      	push	{r7}
 8004a8a:	b087      	sub	sp, #28
 8004a8c:	af00      	add	r7, sp, #0
 8004a8e:	6078      	str	r0, [r7, #4]
 8004a90:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8004a92:	2300      	movs	r3, #0
 8004a94:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8004a96:	e154      	b.n	8004d42 <HAL_GPIO_Init+0x2ba>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8004a98:	683b      	ldr	r3, [r7, #0]
 8004a9a:	681a      	ldr	r2, [r3, #0]
 8004a9c:	2101      	movs	r1, #1
 8004a9e:	697b      	ldr	r3, [r7, #20]
 8004aa0:	fa01 f303 	lsl.w	r3, r1, r3
 8004aa4:	4013      	ands	r3, r2
 8004aa6:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8004aa8:	68fb      	ldr	r3, [r7, #12]
 8004aaa:	2b00      	cmp	r3, #0
 8004aac:	f000 8146 	beq.w	8004d3c <HAL_GPIO_Init+0x2b4>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8004ab0:	683b      	ldr	r3, [r7, #0]
 8004ab2:	685b      	ldr	r3, [r3, #4]
 8004ab4:	f003 0303 	and.w	r3, r3, #3
 8004ab8:	2b01      	cmp	r3, #1
 8004aba:	d005      	beq.n	8004ac8 <HAL_GPIO_Init+0x40>
 8004abc:	683b      	ldr	r3, [r7, #0]
 8004abe:	685b      	ldr	r3, [r3, #4]
 8004ac0:	f003 0303 	and.w	r3, r3, #3
 8004ac4:	2b02      	cmp	r3, #2
 8004ac6:	d130      	bne.n	8004b2a <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8004ac8:	687b      	ldr	r3, [r7, #4]
 8004aca:	689b      	ldr	r3, [r3, #8]
 8004acc:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8004ace:	697b      	ldr	r3, [r7, #20]
 8004ad0:	005b      	lsls	r3, r3, #1
 8004ad2:	2203      	movs	r2, #3
 8004ad4:	fa02 f303 	lsl.w	r3, r2, r3
 8004ad8:	43db      	mvns	r3, r3
 8004ada:	693a      	ldr	r2, [r7, #16]
 8004adc:	4013      	ands	r3, r2
 8004ade:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8004ae0:	683b      	ldr	r3, [r7, #0]
 8004ae2:	68da      	ldr	r2, [r3, #12]
 8004ae4:	697b      	ldr	r3, [r7, #20]
 8004ae6:	005b      	lsls	r3, r3, #1
 8004ae8:	fa02 f303 	lsl.w	r3, r2, r3
 8004aec:	693a      	ldr	r2, [r7, #16]
 8004aee:	4313      	orrs	r3, r2
 8004af0:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8004af2:	687b      	ldr	r3, [r7, #4]
 8004af4:	693a      	ldr	r2, [r7, #16]
 8004af6:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8004af8:	687b      	ldr	r3, [r7, #4]
 8004afa:	685b      	ldr	r3, [r3, #4]
 8004afc:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8004afe:	2201      	movs	r2, #1
 8004b00:	697b      	ldr	r3, [r7, #20]
 8004b02:	fa02 f303 	lsl.w	r3, r2, r3
 8004b06:	43db      	mvns	r3, r3
 8004b08:	693a      	ldr	r2, [r7, #16]
 8004b0a:	4013      	ands	r3, r2
 8004b0c:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8004b0e:	683b      	ldr	r3, [r7, #0]
 8004b10:	685b      	ldr	r3, [r3, #4]
 8004b12:	091b      	lsrs	r3, r3, #4
 8004b14:	f003 0201 	and.w	r2, r3, #1
 8004b18:	697b      	ldr	r3, [r7, #20]
 8004b1a:	fa02 f303 	lsl.w	r3, r2, r3
 8004b1e:	693a      	ldr	r2, [r7, #16]
 8004b20:	4313      	orrs	r3, r2
 8004b22:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8004b24:	687b      	ldr	r3, [r7, #4]
 8004b26:	693a      	ldr	r2, [r7, #16]
 8004b28:	605a      	str	r2, [r3, #4]
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8004b2a:	683b      	ldr	r3, [r7, #0]
 8004b2c:	685b      	ldr	r3, [r3, #4]
 8004b2e:	f003 0303 	and.w	r3, r3, #3
 8004b32:	2b03      	cmp	r3, #3
 8004b34:	d017      	beq.n	8004b66 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 8004b36:	687b      	ldr	r3, [r7, #4]
 8004b38:	68db      	ldr	r3, [r3, #12]
 8004b3a:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8004b3c:	697b      	ldr	r3, [r7, #20]
 8004b3e:	005b      	lsls	r3, r3, #1
 8004b40:	2203      	movs	r2, #3
 8004b42:	fa02 f303 	lsl.w	r3, r2, r3
 8004b46:	43db      	mvns	r3, r3
 8004b48:	693a      	ldr	r2, [r7, #16]
 8004b4a:	4013      	ands	r3, r2
 8004b4c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8004b4e:	683b      	ldr	r3, [r7, #0]
 8004b50:	689a      	ldr	r2, [r3, #8]
 8004b52:	697b      	ldr	r3, [r7, #20]
 8004b54:	005b      	lsls	r3, r3, #1
 8004b56:	fa02 f303 	lsl.w	r3, r2, r3
 8004b5a:	693a      	ldr	r2, [r7, #16]
 8004b5c:	4313      	orrs	r3, r2
 8004b5e:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8004b60:	687b      	ldr	r3, [r7, #4]
 8004b62:	693a      	ldr	r2, [r7, #16]
 8004b64:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8004b66:	683b      	ldr	r3, [r7, #0]
 8004b68:	685b      	ldr	r3, [r3, #4]
 8004b6a:	f003 0303 	and.w	r3, r3, #3
 8004b6e:	2b02      	cmp	r3, #2
 8004b70:	d123      	bne.n	8004bba <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8004b72:	697b      	ldr	r3, [r7, #20]
 8004b74:	08da      	lsrs	r2, r3, #3
 8004b76:	687b      	ldr	r3, [r7, #4]
 8004b78:	3208      	adds	r2, #8
 8004b7a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004b7e:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8004b80:	697b      	ldr	r3, [r7, #20]
 8004b82:	f003 0307 	and.w	r3, r3, #7
 8004b86:	009b      	lsls	r3, r3, #2
 8004b88:	220f      	movs	r2, #15
 8004b8a:	fa02 f303 	lsl.w	r3, r2, r3
 8004b8e:	43db      	mvns	r3, r3
 8004b90:	693a      	ldr	r2, [r7, #16]
 8004b92:	4013      	ands	r3, r2
 8004b94:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8004b96:	683b      	ldr	r3, [r7, #0]
 8004b98:	691a      	ldr	r2, [r3, #16]
 8004b9a:	697b      	ldr	r3, [r7, #20]
 8004b9c:	f003 0307 	and.w	r3, r3, #7
 8004ba0:	009b      	lsls	r3, r3, #2
 8004ba2:	fa02 f303 	lsl.w	r3, r2, r3
 8004ba6:	693a      	ldr	r2, [r7, #16]
 8004ba8:	4313      	orrs	r3, r2
 8004baa:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8004bac:	697b      	ldr	r3, [r7, #20]
 8004bae:	08da      	lsrs	r2, r3, #3
 8004bb0:	687b      	ldr	r3, [r7, #4]
 8004bb2:	3208      	adds	r2, #8
 8004bb4:	6939      	ldr	r1, [r7, #16]
 8004bb6:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8004bba:	687b      	ldr	r3, [r7, #4]
 8004bbc:	681b      	ldr	r3, [r3, #0]
 8004bbe:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8004bc0:	697b      	ldr	r3, [r7, #20]
 8004bc2:	005b      	lsls	r3, r3, #1
 8004bc4:	2203      	movs	r2, #3
 8004bc6:	fa02 f303 	lsl.w	r3, r2, r3
 8004bca:	43db      	mvns	r3, r3
 8004bcc:	693a      	ldr	r2, [r7, #16]
 8004bce:	4013      	ands	r3, r2
 8004bd0:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8004bd2:	683b      	ldr	r3, [r7, #0]
 8004bd4:	685b      	ldr	r3, [r3, #4]
 8004bd6:	f003 0203 	and.w	r2, r3, #3
 8004bda:	697b      	ldr	r3, [r7, #20]
 8004bdc:	005b      	lsls	r3, r3, #1
 8004bde:	fa02 f303 	lsl.w	r3, r2, r3
 8004be2:	693a      	ldr	r2, [r7, #16]
 8004be4:	4313      	orrs	r3, r2
 8004be6:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8004be8:	687b      	ldr	r3, [r7, #4]
 8004bea:	693a      	ldr	r2, [r7, #16]
 8004bec:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8004bee:	683b      	ldr	r3, [r7, #0]
 8004bf0:	685b      	ldr	r3, [r3, #4]
 8004bf2:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8004bf6:	2b00      	cmp	r3, #0
 8004bf8:	f000 80a0 	beq.w	8004d3c <HAL_GPIO_Init+0x2b4>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004bfc:	4b58      	ldr	r3, [pc, #352]	; (8004d60 <HAL_GPIO_Init+0x2d8>)
 8004bfe:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004c00:	4a57      	ldr	r2, [pc, #348]	; (8004d60 <HAL_GPIO_Init+0x2d8>)
 8004c02:	f043 0301 	orr.w	r3, r3, #1
 8004c06:	6613      	str	r3, [r2, #96]	; 0x60
 8004c08:	4b55      	ldr	r3, [pc, #340]	; (8004d60 <HAL_GPIO_Init+0x2d8>)
 8004c0a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004c0c:	f003 0301 	and.w	r3, r3, #1
 8004c10:	60bb      	str	r3, [r7, #8]
 8004c12:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8004c14:	4a53      	ldr	r2, [pc, #332]	; (8004d64 <HAL_GPIO_Init+0x2dc>)
 8004c16:	697b      	ldr	r3, [r7, #20]
 8004c18:	089b      	lsrs	r3, r3, #2
 8004c1a:	3302      	adds	r3, #2
 8004c1c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004c20:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8004c22:	697b      	ldr	r3, [r7, #20]
 8004c24:	f003 0303 	and.w	r3, r3, #3
 8004c28:	009b      	lsls	r3, r3, #2
 8004c2a:	220f      	movs	r2, #15
 8004c2c:	fa02 f303 	lsl.w	r3, r2, r3
 8004c30:	43db      	mvns	r3, r3
 8004c32:	693a      	ldr	r2, [r7, #16]
 8004c34:	4013      	ands	r3, r2
 8004c36:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8004c38:	687b      	ldr	r3, [r7, #4]
 8004c3a:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8004c3e:	d019      	beq.n	8004c74 <HAL_GPIO_Init+0x1ec>
 8004c40:	687b      	ldr	r3, [r7, #4]
 8004c42:	4a49      	ldr	r2, [pc, #292]	; (8004d68 <HAL_GPIO_Init+0x2e0>)
 8004c44:	4293      	cmp	r3, r2
 8004c46:	d013      	beq.n	8004c70 <HAL_GPIO_Init+0x1e8>
 8004c48:	687b      	ldr	r3, [r7, #4]
 8004c4a:	4a48      	ldr	r2, [pc, #288]	; (8004d6c <HAL_GPIO_Init+0x2e4>)
 8004c4c:	4293      	cmp	r3, r2
 8004c4e:	d00d      	beq.n	8004c6c <HAL_GPIO_Init+0x1e4>
 8004c50:	687b      	ldr	r3, [r7, #4]
 8004c52:	4a47      	ldr	r2, [pc, #284]	; (8004d70 <HAL_GPIO_Init+0x2e8>)
 8004c54:	4293      	cmp	r3, r2
 8004c56:	d007      	beq.n	8004c68 <HAL_GPIO_Init+0x1e0>
 8004c58:	687b      	ldr	r3, [r7, #4]
 8004c5a:	4a46      	ldr	r2, [pc, #280]	; (8004d74 <HAL_GPIO_Init+0x2ec>)
 8004c5c:	4293      	cmp	r3, r2
 8004c5e:	d101      	bne.n	8004c64 <HAL_GPIO_Init+0x1dc>
 8004c60:	2304      	movs	r3, #4
 8004c62:	e008      	b.n	8004c76 <HAL_GPIO_Init+0x1ee>
 8004c64:	2307      	movs	r3, #7
 8004c66:	e006      	b.n	8004c76 <HAL_GPIO_Init+0x1ee>
 8004c68:	2303      	movs	r3, #3
 8004c6a:	e004      	b.n	8004c76 <HAL_GPIO_Init+0x1ee>
 8004c6c:	2302      	movs	r3, #2
 8004c6e:	e002      	b.n	8004c76 <HAL_GPIO_Init+0x1ee>
 8004c70:	2301      	movs	r3, #1
 8004c72:	e000      	b.n	8004c76 <HAL_GPIO_Init+0x1ee>
 8004c74:	2300      	movs	r3, #0
 8004c76:	697a      	ldr	r2, [r7, #20]
 8004c78:	f002 0203 	and.w	r2, r2, #3
 8004c7c:	0092      	lsls	r2, r2, #2
 8004c7e:	4093      	lsls	r3, r2
 8004c80:	693a      	ldr	r2, [r7, #16]
 8004c82:	4313      	orrs	r3, r2
 8004c84:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8004c86:	4937      	ldr	r1, [pc, #220]	; (8004d64 <HAL_GPIO_Init+0x2dc>)
 8004c88:	697b      	ldr	r3, [r7, #20]
 8004c8a:	089b      	lsrs	r3, r3, #2
 8004c8c:	3302      	adds	r3, #2
 8004c8e:	693a      	ldr	r2, [r7, #16]
 8004c90:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8004c94:	4b38      	ldr	r3, [pc, #224]	; (8004d78 <HAL_GPIO_Init+0x2f0>)
 8004c96:	689b      	ldr	r3, [r3, #8]
 8004c98:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004c9a:	68fb      	ldr	r3, [r7, #12]
 8004c9c:	43db      	mvns	r3, r3
 8004c9e:	693a      	ldr	r2, [r7, #16]
 8004ca0:	4013      	ands	r3, r2
 8004ca2:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8004ca4:	683b      	ldr	r3, [r7, #0]
 8004ca6:	685b      	ldr	r3, [r3, #4]
 8004ca8:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8004cac:	2b00      	cmp	r3, #0
 8004cae:	d003      	beq.n	8004cb8 <HAL_GPIO_Init+0x230>
        {
          temp |= iocurrent;
 8004cb0:	693a      	ldr	r2, [r7, #16]
 8004cb2:	68fb      	ldr	r3, [r7, #12]
 8004cb4:	4313      	orrs	r3, r2
 8004cb6:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8004cb8:	4a2f      	ldr	r2, [pc, #188]	; (8004d78 <HAL_GPIO_Init+0x2f0>)
 8004cba:	693b      	ldr	r3, [r7, #16]
 8004cbc:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8004cbe:	4b2e      	ldr	r3, [pc, #184]	; (8004d78 <HAL_GPIO_Init+0x2f0>)
 8004cc0:	68db      	ldr	r3, [r3, #12]
 8004cc2:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004cc4:	68fb      	ldr	r3, [r7, #12]
 8004cc6:	43db      	mvns	r3, r3
 8004cc8:	693a      	ldr	r2, [r7, #16]
 8004cca:	4013      	ands	r3, r2
 8004ccc:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8004cce:	683b      	ldr	r3, [r7, #0]
 8004cd0:	685b      	ldr	r3, [r3, #4]
 8004cd2:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8004cd6:	2b00      	cmp	r3, #0
 8004cd8:	d003      	beq.n	8004ce2 <HAL_GPIO_Init+0x25a>
        {
          temp |= iocurrent;
 8004cda:	693a      	ldr	r2, [r7, #16]
 8004cdc:	68fb      	ldr	r3, [r7, #12]
 8004cde:	4313      	orrs	r3, r2
 8004ce0:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8004ce2:	4a25      	ldr	r2, [pc, #148]	; (8004d78 <HAL_GPIO_Init+0x2f0>)
 8004ce4:	693b      	ldr	r3, [r7, #16]
 8004ce6:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8004ce8:	4b23      	ldr	r3, [pc, #140]	; (8004d78 <HAL_GPIO_Init+0x2f0>)
 8004cea:	685b      	ldr	r3, [r3, #4]
 8004cec:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004cee:	68fb      	ldr	r3, [r7, #12]
 8004cf0:	43db      	mvns	r3, r3
 8004cf2:	693a      	ldr	r2, [r7, #16]
 8004cf4:	4013      	ands	r3, r2
 8004cf6:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8004cf8:	683b      	ldr	r3, [r7, #0]
 8004cfa:	685b      	ldr	r3, [r3, #4]
 8004cfc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004d00:	2b00      	cmp	r3, #0
 8004d02:	d003      	beq.n	8004d0c <HAL_GPIO_Init+0x284>
        {
          temp |= iocurrent;
 8004d04:	693a      	ldr	r2, [r7, #16]
 8004d06:	68fb      	ldr	r3, [r7, #12]
 8004d08:	4313      	orrs	r3, r2
 8004d0a:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8004d0c:	4a1a      	ldr	r2, [pc, #104]	; (8004d78 <HAL_GPIO_Init+0x2f0>)
 8004d0e:	693b      	ldr	r3, [r7, #16]
 8004d10:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 8004d12:	4b19      	ldr	r3, [pc, #100]	; (8004d78 <HAL_GPIO_Init+0x2f0>)
 8004d14:	681b      	ldr	r3, [r3, #0]
 8004d16:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004d18:	68fb      	ldr	r3, [r7, #12]
 8004d1a:	43db      	mvns	r3, r3
 8004d1c:	693a      	ldr	r2, [r7, #16]
 8004d1e:	4013      	ands	r3, r2
 8004d20:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8004d22:	683b      	ldr	r3, [r7, #0]
 8004d24:	685b      	ldr	r3, [r3, #4]
 8004d26:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004d2a:	2b00      	cmp	r3, #0
 8004d2c:	d003      	beq.n	8004d36 <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 8004d2e:	693a      	ldr	r2, [r7, #16]
 8004d30:	68fb      	ldr	r3, [r7, #12]
 8004d32:	4313      	orrs	r3, r2
 8004d34:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8004d36:	4a10      	ldr	r2, [pc, #64]	; (8004d78 <HAL_GPIO_Init+0x2f0>)
 8004d38:	693b      	ldr	r3, [r7, #16]
 8004d3a:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8004d3c:	697b      	ldr	r3, [r7, #20]
 8004d3e:	3301      	adds	r3, #1
 8004d40:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8004d42:	683b      	ldr	r3, [r7, #0]
 8004d44:	681a      	ldr	r2, [r3, #0]
 8004d46:	697b      	ldr	r3, [r7, #20]
 8004d48:	fa22 f303 	lsr.w	r3, r2, r3
 8004d4c:	2b00      	cmp	r3, #0
 8004d4e:	f47f aea3 	bne.w	8004a98 <HAL_GPIO_Init+0x10>
  }
}
 8004d52:	bf00      	nop
 8004d54:	bf00      	nop
 8004d56:	371c      	adds	r7, #28
 8004d58:	46bd      	mov	sp, r7
 8004d5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d5e:	4770      	bx	lr
 8004d60:	40021000 	.word	0x40021000
 8004d64:	40010000 	.word	0x40010000
 8004d68:	48000400 	.word	0x48000400
 8004d6c:	48000800 	.word	0x48000800
 8004d70:	48000c00 	.word	0x48000c00
 8004d74:	48001000 	.word	0x48001000
 8004d78:	40010400 	.word	0x40010400

08004d7c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004d7c:	b480      	push	{r7}
 8004d7e:	b083      	sub	sp, #12
 8004d80:	af00      	add	r7, sp, #0
 8004d82:	6078      	str	r0, [r7, #4]
 8004d84:	460b      	mov	r3, r1
 8004d86:	807b      	strh	r3, [r7, #2]
 8004d88:	4613      	mov	r3, r2
 8004d8a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8004d8c:	787b      	ldrb	r3, [r7, #1]
 8004d8e:	2b00      	cmp	r3, #0
 8004d90:	d003      	beq.n	8004d9a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8004d92:	887a      	ldrh	r2, [r7, #2]
 8004d94:	687b      	ldr	r3, [r7, #4]
 8004d96:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8004d98:	e002      	b.n	8004da0 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8004d9a:	887a      	ldrh	r2, [r7, #2]
 8004d9c:	687b      	ldr	r3, [r7, #4]
 8004d9e:	629a      	str	r2, [r3, #40]	; 0x28
}
 8004da0:	bf00      	nop
 8004da2:	370c      	adds	r7, #12
 8004da4:	46bd      	mov	sp, r7
 8004da6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004daa:	4770      	bx	lr

08004dac <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8004dac:	b580      	push	{r7, lr}
 8004dae:	b082      	sub	sp, #8
 8004db0:	af00      	add	r7, sp, #0
 8004db2:	4603      	mov	r3, r0
 8004db4:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8004db6:	4b08      	ldr	r3, [pc, #32]	; (8004dd8 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8004db8:	695a      	ldr	r2, [r3, #20]
 8004dba:	88fb      	ldrh	r3, [r7, #6]
 8004dbc:	4013      	ands	r3, r2
 8004dbe:	2b00      	cmp	r3, #0
 8004dc0:	d006      	beq.n	8004dd0 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8004dc2:	4a05      	ldr	r2, [pc, #20]	; (8004dd8 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8004dc4:	88fb      	ldrh	r3, [r7, #6]
 8004dc6:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8004dc8:	88fb      	ldrh	r3, [r7, #6]
 8004dca:	4618      	mov	r0, r3
 8004dcc:	f005 fb56 	bl	800a47c <HAL_GPIO_EXTI_Callback>
  }
}
 8004dd0:	bf00      	nop
 8004dd2:	3708      	adds	r7, #8
 8004dd4:	46bd      	mov	sp, r7
 8004dd6:	bd80      	pop	{r7, pc}
 8004dd8:	40010400 	.word	0x40010400

08004ddc <HAL_PWR_EnableBkUpAccess>:
  * @note  LSEON bit that switches on and off the LSE crystal belongs as well to the
  *        back-up domain.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 8004ddc:	b480      	push	{r7}
 8004dde:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8004de0:	4b05      	ldr	r3, [pc, #20]	; (8004df8 <HAL_PWR_EnableBkUpAccess+0x1c>)
 8004de2:	681b      	ldr	r3, [r3, #0]
 8004de4:	4a04      	ldr	r2, [pc, #16]	; (8004df8 <HAL_PWR_EnableBkUpAccess+0x1c>)
 8004de6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004dea:	6013      	str	r3, [r2, #0]
}
 8004dec:	bf00      	nop
 8004dee:	46bd      	mov	sp, r7
 8004df0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004df4:	4770      	bx	lr
 8004df6:	bf00      	nop
 8004df8:	40007000 	.word	0x40007000

08004dfc <HAL_PWR_ConfigPVD>:
  *         more details about the voltage thresholds corresponding to each
  *         detection level.
  * @retval None
  */
HAL_StatusTypeDef HAL_PWR_ConfigPVD(PWR_PVDTypeDef *sConfigPVD)
{
 8004dfc:	b480      	push	{r7}
 8004dfe:	b083      	sub	sp, #12
 8004e00:	af00      	add	r7, sp, #0
 8004e02:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_PWR_PVD_LEVEL(sConfigPVD->PVDLevel));
  assert_param(IS_PWR_PVD_MODE(sConfigPVD->Mode));

  /* Set PLS bits according to PVDLevel value */
  MODIFY_REG(PWR->CR2, PWR_CR2_PLS, sConfigPVD->PVDLevel);
 8004e04:	4b2b      	ldr	r3, [pc, #172]	; (8004eb4 <HAL_PWR_ConfigPVD+0xb8>)
 8004e06:	685b      	ldr	r3, [r3, #4]
 8004e08:	f023 020e 	bic.w	r2, r3, #14
 8004e0c:	687b      	ldr	r3, [r7, #4]
 8004e0e:	681b      	ldr	r3, [r3, #0]
 8004e10:	4928      	ldr	r1, [pc, #160]	; (8004eb4 <HAL_PWR_ConfigPVD+0xb8>)
 8004e12:	4313      	orrs	r3, r2
 8004e14:	604b      	str	r3, [r1, #4]

  /* Clear any previous config. Keep it clear if no event or IT mode is selected */
  __HAL_PWR_PVD_EXTI_DISABLE_EVENT();
 8004e16:	4b28      	ldr	r3, [pc, #160]	; (8004eb8 <HAL_PWR_ConfigPVD+0xbc>)
 8004e18:	685b      	ldr	r3, [r3, #4]
 8004e1a:	4a27      	ldr	r2, [pc, #156]	; (8004eb8 <HAL_PWR_ConfigPVD+0xbc>)
 8004e1c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004e20:	6053      	str	r3, [r2, #4]
  __HAL_PWR_PVD_EXTI_DISABLE_IT();
 8004e22:	4b25      	ldr	r3, [pc, #148]	; (8004eb8 <HAL_PWR_ConfigPVD+0xbc>)
 8004e24:	681b      	ldr	r3, [r3, #0]
 8004e26:	4a24      	ldr	r2, [pc, #144]	; (8004eb8 <HAL_PWR_ConfigPVD+0xbc>)
 8004e28:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004e2c:	6013      	str	r3, [r2, #0]
  __HAL_PWR_PVD_EXTI_DISABLE_FALLING_EDGE();
 8004e2e:	4b22      	ldr	r3, [pc, #136]	; (8004eb8 <HAL_PWR_ConfigPVD+0xbc>)
 8004e30:	68db      	ldr	r3, [r3, #12]
 8004e32:	4a21      	ldr	r2, [pc, #132]	; (8004eb8 <HAL_PWR_ConfigPVD+0xbc>)
 8004e34:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004e38:	60d3      	str	r3, [r2, #12]
  __HAL_PWR_PVD_EXTI_DISABLE_RISING_EDGE();
 8004e3a:	4b1f      	ldr	r3, [pc, #124]	; (8004eb8 <HAL_PWR_ConfigPVD+0xbc>)
 8004e3c:	689b      	ldr	r3, [r3, #8]
 8004e3e:	4a1e      	ldr	r2, [pc, #120]	; (8004eb8 <HAL_PWR_ConfigPVD+0xbc>)
 8004e40:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004e44:	6093      	str	r3, [r2, #8]

  /* Configure interrupt mode */
  if((sConfigPVD->Mode & PVD_MODE_IT) == PVD_MODE_IT)
 8004e46:	687b      	ldr	r3, [r7, #4]
 8004e48:	685b      	ldr	r3, [r3, #4]
 8004e4a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004e4e:	2b00      	cmp	r3, #0
 8004e50:	d005      	beq.n	8004e5e <HAL_PWR_ConfigPVD+0x62>
  {
    __HAL_PWR_PVD_EXTI_ENABLE_IT();
 8004e52:	4b19      	ldr	r3, [pc, #100]	; (8004eb8 <HAL_PWR_ConfigPVD+0xbc>)
 8004e54:	681b      	ldr	r3, [r3, #0]
 8004e56:	4a18      	ldr	r2, [pc, #96]	; (8004eb8 <HAL_PWR_ConfigPVD+0xbc>)
 8004e58:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004e5c:	6013      	str	r3, [r2, #0]
  }

  /* Configure event mode */
  if((sConfigPVD->Mode & PVD_MODE_EVT) == PVD_MODE_EVT)
 8004e5e:	687b      	ldr	r3, [r7, #4]
 8004e60:	685b      	ldr	r3, [r3, #4]
 8004e62:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004e66:	2b00      	cmp	r3, #0
 8004e68:	d005      	beq.n	8004e76 <HAL_PWR_ConfigPVD+0x7a>
  {
    __HAL_PWR_PVD_EXTI_ENABLE_EVENT();
 8004e6a:	4b13      	ldr	r3, [pc, #76]	; (8004eb8 <HAL_PWR_ConfigPVD+0xbc>)
 8004e6c:	685b      	ldr	r3, [r3, #4]
 8004e6e:	4a12      	ldr	r2, [pc, #72]	; (8004eb8 <HAL_PWR_ConfigPVD+0xbc>)
 8004e70:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004e74:	6053      	str	r3, [r2, #4]
  }

  /* Configure the edge */
  if((sConfigPVD->Mode & PVD_RISING_EDGE) == PVD_RISING_EDGE)
 8004e76:	687b      	ldr	r3, [r7, #4]
 8004e78:	685b      	ldr	r3, [r3, #4]
 8004e7a:	f003 0301 	and.w	r3, r3, #1
 8004e7e:	2b00      	cmp	r3, #0
 8004e80:	d005      	beq.n	8004e8e <HAL_PWR_ConfigPVD+0x92>
  {
    __HAL_PWR_PVD_EXTI_ENABLE_RISING_EDGE();
 8004e82:	4b0d      	ldr	r3, [pc, #52]	; (8004eb8 <HAL_PWR_ConfigPVD+0xbc>)
 8004e84:	689b      	ldr	r3, [r3, #8]
 8004e86:	4a0c      	ldr	r2, [pc, #48]	; (8004eb8 <HAL_PWR_ConfigPVD+0xbc>)
 8004e88:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004e8c:	6093      	str	r3, [r2, #8]
  }

  if((sConfigPVD->Mode & PVD_FALLING_EDGE) == PVD_FALLING_EDGE)
 8004e8e:	687b      	ldr	r3, [r7, #4]
 8004e90:	685b      	ldr	r3, [r3, #4]
 8004e92:	f003 0302 	and.w	r3, r3, #2
 8004e96:	2b00      	cmp	r3, #0
 8004e98:	d005      	beq.n	8004ea6 <HAL_PWR_ConfigPVD+0xaa>
  {
    __HAL_PWR_PVD_EXTI_ENABLE_FALLING_EDGE();
 8004e9a:	4b07      	ldr	r3, [pc, #28]	; (8004eb8 <HAL_PWR_ConfigPVD+0xbc>)
 8004e9c:	68db      	ldr	r3, [r3, #12]
 8004e9e:	4a06      	ldr	r2, [pc, #24]	; (8004eb8 <HAL_PWR_ConfigPVD+0xbc>)
 8004ea0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004ea4:	60d3      	str	r3, [r2, #12]
  }

  return HAL_OK;
 8004ea6:	2300      	movs	r3, #0
}
 8004ea8:	4618      	mov	r0, r3
 8004eaa:	370c      	adds	r7, #12
 8004eac:	46bd      	mov	sp, r7
 8004eae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004eb2:	4770      	bx	lr
 8004eb4:	40007000 	.word	0x40007000
 8004eb8:	40010400 	.word	0x40010400

08004ebc <HAL_PWR_EnablePVD>:
/**
  * @brief Enable the Power Voltage Detector (PVD).
  * @retval None
  */
void HAL_PWR_EnablePVD(void)
{
 8004ebc:	b480      	push	{r7}
 8004ebe:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR2, PWR_CR2_PVDE);
 8004ec0:	4b05      	ldr	r3, [pc, #20]	; (8004ed8 <HAL_PWR_EnablePVD+0x1c>)
 8004ec2:	685b      	ldr	r3, [r3, #4]
 8004ec4:	4a04      	ldr	r2, [pc, #16]	; (8004ed8 <HAL_PWR_EnablePVD+0x1c>)
 8004ec6:	f043 0301 	orr.w	r3, r3, #1
 8004eca:	6053      	str	r3, [r2, #4]
}
 8004ecc:	bf00      	nop
 8004ece:	46bd      	mov	sp, r7
 8004ed0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ed4:	4770      	bx	lr
 8004ed6:	bf00      	nop
 8004ed8:	40007000 	.word	0x40007000

08004edc <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8004edc:	b480      	push	{r7}
 8004ede:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8004ee0:	4b04      	ldr	r3, [pc, #16]	; (8004ef4 <HAL_PWREx_GetVoltageRange+0x18>)
 8004ee2:	681b      	ldr	r3, [r3, #0]
 8004ee4:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
#endif
}
 8004ee8:	4618      	mov	r0, r3
 8004eea:	46bd      	mov	sp, r7
 8004eec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ef0:	4770      	bx	lr
 8004ef2:	bf00      	nop
 8004ef4:	40007000 	.word	0x40007000

08004ef8 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8004ef8:	b480      	push	{r7}
 8004efa:	b085      	sub	sp, #20
 8004efc:	af00      	add	r7, sp, #0
 8004efe:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8004f00:	687b      	ldr	r3, [r7, #4]
 8004f02:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004f06:	d130      	bne.n	8004f6a <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8004f08:	4b23      	ldr	r3, [pc, #140]	; (8004f98 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8004f0a:	681b      	ldr	r3, [r3, #0]
 8004f0c:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8004f10:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004f14:	d038      	beq.n	8004f88 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8004f16:	4b20      	ldr	r3, [pc, #128]	; (8004f98 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8004f18:	681b      	ldr	r3, [r3, #0]
 8004f1a:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8004f1e:	4a1e      	ldr	r2, [pc, #120]	; (8004f98 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8004f20:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8004f24:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8004f26:	4b1d      	ldr	r3, [pc, #116]	; (8004f9c <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8004f28:	681b      	ldr	r3, [r3, #0]
 8004f2a:	2232      	movs	r2, #50	; 0x32
 8004f2c:	fb02 f303 	mul.w	r3, r2, r3
 8004f30:	4a1b      	ldr	r2, [pc, #108]	; (8004fa0 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 8004f32:	fba2 2303 	umull	r2, r3, r2, r3
 8004f36:	0c9b      	lsrs	r3, r3, #18
 8004f38:	3301      	adds	r3, #1
 8004f3a:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8004f3c:	e002      	b.n	8004f44 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 8004f3e:	68fb      	ldr	r3, [r7, #12]
 8004f40:	3b01      	subs	r3, #1
 8004f42:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8004f44:	4b14      	ldr	r3, [pc, #80]	; (8004f98 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8004f46:	695b      	ldr	r3, [r3, #20]
 8004f48:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004f4c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004f50:	d102      	bne.n	8004f58 <HAL_PWREx_ControlVoltageScaling+0x60>
 8004f52:	68fb      	ldr	r3, [r7, #12]
 8004f54:	2b00      	cmp	r3, #0
 8004f56:	d1f2      	bne.n	8004f3e <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8004f58:	4b0f      	ldr	r3, [pc, #60]	; (8004f98 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8004f5a:	695b      	ldr	r3, [r3, #20]
 8004f5c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004f60:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004f64:	d110      	bne.n	8004f88 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 8004f66:	2303      	movs	r3, #3
 8004f68:	e00f      	b.n	8004f8a <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 8004f6a:	4b0b      	ldr	r3, [pc, #44]	; (8004f98 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8004f6c:	681b      	ldr	r3, [r3, #0]
 8004f6e:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8004f72:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004f76:	d007      	beq.n	8004f88 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8004f78:	4b07      	ldr	r3, [pc, #28]	; (8004f98 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8004f7a:	681b      	ldr	r3, [r3, #0]
 8004f7c:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8004f80:	4a05      	ldr	r2, [pc, #20]	; (8004f98 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8004f82:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8004f86:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8004f88:	2300      	movs	r3, #0
}
 8004f8a:	4618      	mov	r0, r3
 8004f8c:	3714      	adds	r7, #20
 8004f8e:	46bd      	mov	sp, r7
 8004f90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f94:	4770      	bx	lr
 8004f96:	bf00      	nop
 8004f98:	40007000 	.word	0x40007000
 8004f9c:	200000fc 	.word	0x200000fc
 8004fa0:	431bde83 	.word	0x431bde83

08004fa4 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004fa4:	b580      	push	{r7, lr}
 8004fa6:	b088      	sub	sp, #32
 8004fa8:	af00      	add	r7, sp, #0
 8004faa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8004fac:	687b      	ldr	r3, [r7, #4]
 8004fae:	2b00      	cmp	r3, #0
 8004fb0:	d102      	bne.n	8004fb8 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8004fb2:	2301      	movs	r3, #1
 8004fb4:	f000 bc02 	b.w	80057bc <HAL_RCC_OscConfig+0x818>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8004fb8:	4b96      	ldr	r3, [pc, #600]	; (8005214 <HAL_RCC_OscConfig+0x270>)
 8004fba:	689b      	ldr	r3, [r3, #8]
 8004fbc:	f003 030c 	and.w	r3, r3, #12
 8004fc0:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8004fc2:	4b94      	ldr	r3, [pc, #592]	; (8005214 <HAL_RCC_OscConfig+0x270>)
 8004fc4:	68db      	ldr	r3, [r3, #12]
 8004fc6:	f003 0303 	and.w	r3, r3, #3
 8004fca:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8004fcc:	687b      	ldr	r3, [r7, #4]
 8004fce:	681b      	ldr	r3, [r3, #0]
 8004fd0:	f003 0310 	and.w	r3, r3, #16
 8004fd4:	2b00      	cmp	r3, #0
 8004fd6:	f000 80e4 	beq.w	80051a2 <HAL_RCC_OscConfig+0x1fe>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8004fda:	69bb      	ldr	r3, [r7, #24]
 8004fdc:	2b00      	cmp	r3, #0
 8004fde:	d007      	beq.n	8004ff0 <HAL_RCC_OscConfig+0x4c>
 8004fe0:	69bb      	ldr	r3, [r7, #24]
 8004fe2:	2b0c      	cmp	r3, #12
 8004fe4:	f040 808b 	bne.w	80050fe <HAL_RCC_OscConfig+0x15a>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8004fe8:	697b      	ldr	r3, [r7, #20]
 8004fea:	2b01      	cmp	r3, #1
 8004fec:	f040 8087 	bne.w	80050fe <HAL_RCC_OscConfig+0x15a>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8004ff0:	4b88      	ldr	r3, [pc, #544]	; (8005214 <HAL_RCC_OscConfig+0x270>)
 8004ff2:	681b      	ldr	r3, [r3, #0]
 8004ff4:	f003 0302 	and.w	r3, r3, #2
 8004ff8:	2b00      	cmp	r3, #0
 8004ffa:	d005      	beq.n	8005008 <HAL_RCC_OscConfig+0x64>
 8004ffc:	687b      	ldr	r3, [r7, #4]
 8004ffe:	699b      	ldr	r3, [r3, #24]
 8005000:	2b00      	cmp	r3, #0
 8005002:	d101      	bne.n	8005008 <HAL_RCC_OscConfig+0x64>
      {
        return HAL_ERROR;
 8005004:	2301      	movs	r3, #1
 8005006:	e3d9      	b.n	80057bc <HAL_RCC_OscConfig+0x818>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8005008:	687b      	ldr	r3, [r7, #4]
 800500a:	6a1a      	ldr	r2, [r3, #32]
 800500c:	4b81      	ldr	r3, [pc, #516]	; (8005214 <HAL_RCC_OscConfig+0x270>)
 800500e:	681b      	ldr	r3, [r3, #0]
 8005010:	f003 0308 	and.w	r3, r3, #8
 8005014:	2b00      	cmp	r3, #0
 8005016:	d004      	beq.n	8005022 <HAL_RCC_OscConfig+0x7e>
 8005018:	4b7e      	ldr	r3, [pc, #504]	; (8005214 <HAL_RCC_OscConfig+0x270>)
 800501a:	681b      	ldr	r3, [r3, #0]
 800501c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8005020:	e005      	b.n	800502e <HAL_RCC_OscConfig+0x8a>
 8005022:	4b7c      	ldr	r3, [pc, #496]	; (8005214 <HAL_RCC_OscConfig+0x270>)
 8005024:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8005028:	091b      	lsrs	r3, r3, #4
 800502a:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800502e:	4293      	cmp	r3, r2
 8005030:	d223      	bcs.n	800507a <HAL_RCC_OscConfig+0xd6>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8005032:	687b      	ldr	r3, [r7, #4]
 8005034:	6a1b      	ldr	r3, [r3, #32]
 8005036:	4618      	mov	r0, r3
 8005038:	f000 fd8c 	bl	8005b54 <RCC_SetFlashLatencyFromMSIRange>
 800503c:	4603      	mov	r3, r0
 800503e:	2b00      	cmp	r3, #0
 8005040:	d001      	beq.n	8005046 <HAL_RCC_OscConfig+0xa2>
          {
            return HAL_ERROR;
 8005042:	2301      	movs	r3, #1
 8005044:	e3ba      	b.n	80057bc <HAL_RCC_OscConfig+0x818>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8005046:	4b73      	ldr	r3, [pc, #460]	; (8005214 <HAL_RCC_OscConfig+0x270>)
 8005048:	681b      	ldr	r3, [r3, #0]
 800504a:	4a72      	ldr	r2, [pc, #456]	; (8005214 <HAL_RCC_OscConfig+0x270>)
 800504c:	f043 0308 	orr.w	r3, r3, #8
 8005050:	6013      	str	r3, [r2, #0]
 8005052:	4b70      	ldr	r3, [pc, #448]	; (8005214 <HAL_RCC_OscConfig+0x270>)
 8005054:	681b      	ldr	r3, [r3, #0]
 8005056:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800505a:	687b      	ldr	r3, [r7, #4]
 800505c:	6a1b      	ldr	r3, [r3, #32]
 800505e:	496d      	ldr	r1, [pc, #436]	; (8005214 <HAL_RCC_OscConfig+0x270>)
 8005060:	4313      	orrs	r3, r2
 8005062:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8005064:	4b6b      	ldr	r3, [pc, #428]	; (8005214 <HAL_RCC_OscConfig+0x270>)
 8005066:	685b      	ldr	r3, [r3, #4]
 8005068:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 800506c:	687b      	ldr	r3, [r7, #4]
 800506e:	69db      	ldr	r3, [r3, #28]
 8005070:	021b      	lsls	r3, r3, #8
 8005072:	4968      	ldr	r1, [pc, #416]	; (8005214 <HAL_RCC_OscConfig+0x270>)
 8005074:	4313      	orrs	r3, r2
 8005076:	604b      	str	r3, [r1, #4]
 8005078:	e025      	b.n	80050c6 <HAL_RCC_OscConfig+0x122>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800507a:	4b66      	ldr	r3, [pc, #408]	; (8005214 <HAL_RCC_OscConfig+0x270>)
 800507c:	681b      	ldr	r3, [r3, #0]
 800507e:	4a65      	ldr	r2, [pc, #404]	; (8005214 <HAL_RCC_OscConfig+0x270>)
 8005080:	f043 0308 	orr.w	r3, r3, #8
 8005084:	6013      	str	r3, [r2, #0]
 8005086:	4b63      	ldr	r3, [pc, #396]	; (8005214 <HAL_RCC_OscConfig+0x270>)
 8005088:	681b      	ldr	r3, [r3, #0]
 800508a:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800508e:	687b      	ldr	r3, [r7, #4]
 8005090:	6a1b      	ldr	r3, [r3, #32]
 8005092:	4960      	ldr	r1, [pc, #384]	; (8005214 <HAL_RCC_OscConfig+0x270>)
 8005094:	4313      	orrs	r3, r2
 8005096:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8005098:	4b5e      	ldr	r3, [pc, #376]	; (8005214 <HAL_RCC_OscConfig+0x270>)
 800509a:	685b      	ldr	r3, [r3, #4]
 800509c:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 80050a0:	687b      	ldr	r3, [r7, #4]
 80050a2:	69db      	ldr	r3, [r3, #28]
 80050a4:	021b      	lsls	r3, r3, #8
 80050a6:	495b      	ldr	r1, [pc, #364]	; (8005214 <HAL_RCC_OscConfig+0x270>)
 80050a8:	4313      	orrs	r3, r2
 80050aa:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 80050ac:	69bb      	ldr	r3, [r7, #24]
 80050ae:	2b00      	cmp	r3, #0
 80050b0:	d109      	bne.n	80050c6 <HAL_RCC_OscConfig+0x122>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80050b2:	687b      	ldr	r3, [r7, #4]
 80050b4:	6a1b      	ldr	r3, [r3, #32]
 80050b6:	4618      	mov	r0, r3
 80050b8:	f000 fd4c 	bl	8005b54 <RCC_SetFlashLatencyFromMSIRange>
 80050bc:	4603      	mov	r3, r0
 80050be:	2b00      	cmp	r3, #0
 80050c0:	d001      	beq.n	80050c6 <HAL_RCC_OscConfig+0x122>
            {
              return HAL_ERROR;
 80050c2:	2301      	movs	r3, #1
 80050c4:	e37a      	b.n	80057bc <HAL_RCC_OscConfig+0x818>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80050c6:	f000 fc81 	bl	80059cc <HAL_RCC_GetSysClockFreq>
 80050ca:	4602      	mov	r2, r0
 80050cc:	4b51      	ldr	r3, [pc, #324]	; (8005214 <HAL_RCC_OscConfig+0x270>)
 80050ce:	689b      	ldr	r3, [r3, #8]
 80050d0:	091b      	lsrs	r3, r3, #4
 80050d2:	f003 030f 	and.w	r3, r3, #15
 80050d6:	4950      	ldr	r1, [pc, #320]	; (8005218 <HAL_RCC_OscConfig+0x274>)
 80050d8:	5ccb      	ldrb	r3, [r1, r3]
 80050da:	f003 031f 	and.w	r3, r3, #31
 80050de:	fa22 f303 	lsr.w	r3, r2, r3
 80050e2:	4a4e      	ldr	r2, [pc, #312]	; (800521c <HAL_RCC_OscConfig+0x278>)
 80050e4:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 80050e6:	4b4e      	ldr	r3, [pc, #312]	; (8005220 <HAL_RCC_OscConfig+0x27c>)
 80050e8:	681b      	ldr	r3, [r3, #0]
 80050ea:	4618      	mov	r0, r3
 80050ec:	f7ff f80e 	bl	800410c <HAL_InitTick>
 80050f0:	4603      	mov	r3, r0
 80050f2:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 80050f4:	7bfb      	ldrb	r3, [r7, #15]
 80050f6:	2b00      	cmp	r3, #0
 80050f8:	d052      	beq.n	80051a0 <HAL_RCC_OscConfig+0x1fc>
        {
          return status;
 80050fa:	7bfb      	ldrb	r3, [r7, #15]
 80050fc:	e35e      	b.n	80057bc <HAL_RCC_OscConfig+0x818>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 80050fe:	687b      	ldr	r3, [r7, #4]
 8005100:	699b      	ldr	r3, [r3, #24]
 8005102:	2b00      	cmp	r3, #0
 8005104:	d032      	beq.n	800516c <HAL_RCC_OscConfig+0x1c8>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8005106:	4b43      	ldr	r3, [pc, #268]	; (8005214 <HAL_RCC_OscConfig+0x270>)
 8005108:	681b      	ldr	r3, [r3, #0]
 800510a:	4a42      	ldr	r2, [pc, #264]	; (8005214 <HAL_RCC_OscConfig+0x270>)
 800510c:	f043 0301 	orr.w	r3, r3, #1
 8005110:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8005112:	f7ff f837 	bl	8004184 <HAL_GetTick>
 8005116:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8005118:	e008      	b.n	800512c <HAL_RCC_OscConfig+0x188>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800511a:	f7ff f833 	bl	8004184 <HAL_GetTick>
 800511e:	4602      	mov	r2, r0
 8005120:	693b      	ldr	r3, [r7, #16]
 8005122:	1ad3      	subs	r3, r2, r3
 8005124:	2b02      	cmp	r3, #2
 8005126:	d901      	bls.n	800512c <HAL_RCC_OscConfig+0x188>
          {
            return HAL_TIMEOUT;
 8005128:	2303      	movs	r3, #3
 800512a:	e347      	b.n	80057bc <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800512c:	4b39      	ldr	r3, [pc, #228]	; (8005214 <HAL_RCC_OscConfig+0x270>)
 800512e:	681b      	ldr	r3, [r3, #0]
 8005130:	f003 0302 	and.w	r3, r3, #2
 8005134:	2b00      	cmp	r3, #0
 8005136:	d0f0      	beq.n	800511a <HAL_RCC_OscConfig+0x176>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8005138:	4b36      	ldr	r3, [pc, #216]	; (8005214 <HAL_RCC_OscConfig+0x270>)
 800513a:	681b      	ldr	r3, [r3, #0]
 800513c:	4a35      	ldr	r2, [pc, #212]	; (8005214 <HAL_RCC_OscConfig+0x270>)
 800513e:	f043 0308 	orr.w	r3, r3, #8
 8005142:	6013      	str	r3, [r2, #0]
 8005144:	4b33      	ldr	r3, [pc, #204]	; (8005214 <HAL_RCC_OscConfig+0x270>)
 8005146:	681b      	ldr	r3, [r3, #0]
 8005148:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800514c:	687b      	ldr	r3, [r7, #4]
 800514e:	6a1b      	ldr	r3, [r3, #32]
 8005150:	4930      	ldr	r1, [pc, #192]	; (8005214 <HAL_RCC_OscConfig+0x270>)
 8005152:	4313      	orrs	r3, r2
 8005154:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8005156:	4b2f      	ldr	r3, [pc, #188]	; (8005214 <HAL_RCC_OscConfig+0x270>)
 8005158:	685b      	ldr	r3, [r3, #4]
 800515a:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 800515e:	687b      	ldr	r3, [r7, #4]
 8005160:	69db      	ldr	r3, [r3, #28]
 8005162:	021b      	lsls	r3, r3, #8
 8005164:	492b      	ldr	r1, [pc, #172]	; (8005214 <HAL_RCC_OscConfig+0x270>)
 8005166:	4313      	orrs	r3, r2
 8005168:	604b      	str	r3, [r1, #4]
 800516a:	e01a      	b.n	80051a2 <HAL_RCC_OscConfig+0x1fe>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 800516c:	4b29      	ldr	r3, [pc, #164]	; (8005214 <HAL_RCC_OscConfig+0x270>)
 800516e:	681b      	ldr	r3, [r3, #0]
 8005170:	4a28      	ldr	r2, [pc, #160]	; (8005214 <HAL_RCC_OscConfig+0x270>)
 8005172:	f023 0301 	bic.w	r3, r3, #1
 8005176:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8005178:	f7ff f804 	bl	8004184 <HAL_GetTick>
 800517c:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 800517e:	e008      	b.n	8005192 <HAL_RCC_OscConfig+0x1ee>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8005180:	f7ff f800 	bl	8004184 <HAL_GetTick>
 8005184:	4602      	mov	r2, r0
 8005186:	693b      	ldr	r3, [r7, #16]
 8005188:	1ad3      	subs	r3, r2, r3
 800518a:	2b02      	cmp	r3, #2
 800518c:	d901      	bls.n	8005192 <HAL_RCC_OscConfig+0x1ee>
          {
            return HAL_TIMEOUT;
 800518e:	2303      	movs	r3, #3
 8005190:	e314      	b.n	80057bc <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8005192:	4b20      	ldr	r3, [pc, #128]	; (8005214 <HAL_RCC_OscConfig+0x270>)
 8005194:	681b      	ldr	r3, [r3, #0]
 8005196:	f003 0302 	and.w	r3, r3, #2
 800519a:	2b00      	cmp	r3, #0
 800519c:	d1f0      	bne.n	8005180 <HAL_RCC_OscConfig+0x1dc>
 800519e:	e000      	b.n	80051a2 <HAL_RCC_OscConfig+0x1fe>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80051a0:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80051a2:	687b      	ldr	r3, [r7, #4]
 80051a4:	681b      	ldr	r3, [r3, #0]
 80051a6:	f003 0301 	and.w	r3, r3, #1
 80051aa:	2b00      	cmp	r3, #0
 80051ac:	d073      	beq.n	8005296 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 80051ae:	69bb      	ldr	r3, [r7, #24]
 80051b0:	2b08      	cmp	r3, #8
 80051b2:	d005      	beq.n	80051c0 <HAL_RCC_OscConfig+0x21c>
 80051b4:	69bb      	ldr	r3, [r7, #24]
 80051b6:	2b0c      	cmp	r3, #12
 80051b8:	d10e      	bne.n	80051d8 <HAL_RCC_OscConfig+0x234>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 80051ba:	697b      	ldr	r3, [r7, #20]
 80051bc:	2b03      	cmp	r3, #3
 80051be:	d10b      	bne.n	80051d8 <HAL_RCC_OscConfig+0x234>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80051c0:	4b14      	ldr	r3, [pc, #80]	; (8005214 <HAL_RCC_OscConfig+0x270>)
 80051c2:	681b      	ldr	r3, [r3, #0]
 80051c4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80051c8:	2b00      	cmp	r3, #0
 80051ca:	d063      	beq.n	8005294 <HAL_RCC_OscConfig+0x2f0>
 80051cc:	687b      	ldr	r3, [r7, #4]
 80051ce:	685b      	ldr	r3, [r3, #4]
 80051d0:	2b00      	cmp	r3, #0
 80051d2:	d15f      	bne.n	8005294 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 80051d4:	2301      	movs	r3, #1
 80051d6:	e2f1      	b.n	80057bc <HAL_RCC_OscConfig+0x818>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80051d8:	687b      	ldr	r3, [r7, #4]
 80051da:	685b      	ldr	r3, [r3, #4]
 80051dc:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80051e0:	d106      	bne.n	80051f0 <HAL_RCC_OscConfig+0x24c>
 80051e2:	4b0c      	ldr	r3, [pc, #48]	; (8005214 <HAL_RCC_OscConfig+0x270>)
 80051e4:	681b      	ldr	r3, [r3, #0]
 80051e6:	4a0b      	ldr	r2, [pc, #44]	; (8005214 <HAL_RCC_OscConfig+0x270>)
 80051e8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80051ec:	6013      	str	r3, [r2, #0]
 80051ee:	e025      	b.n	800523c <HAL_RCC_OscConfig+0x298>
 80051f0:	687b      	ldr	r3, [r7, #4]
 80051f2:	685b      	ldr	r3, [r3, #4]
 80051f4:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80051f8:	d114      	bne.n	8005224 <HAL_RCC_OscConfig+0x280>
 80051fa:	4b06      	ldr	r3, [pc, #24]	; (8005214 <HAL_RCC_OscConfig+0x270>)
 80051fc:	681b      	ldr	r3, [r3, #0]
 80051fe:	4a05      	ldr	r2, [pc, #20]	; (8005214 <HAL_RCC_OscConfig+0x270>)
 8005200:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8005204:	6013      	str	r3, [r2, #0]
 8005206:	4b03      	ldr	r3, [pc, #12]	; (8005214 <HAL_RCC_OscConfig+0x270>)
 8005208:	681b      	ldr	r3, [r3, #0]
 800520a:	4a02      	ldr	r2, [pc, #8]	; (8005214 <HAL_RCC_OscConfig+0x270>)
 800520c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005210:	6013      	str	r3, [r2, #0]
 8005212:	e013      	b.n	800523c <HAL_RCC_OscConfig+0x298>
 8005214:	40021000 	.word	0x40021000
 8005218:	0800bc4c 	.word	0x0800bc4c
 800521c:	200000fc 	.word	0x200000fc
 8005220:	2000008c 	.word	0x2000008c
 8005224:	4ba0      	ldr	r3, [pc, #640]	; (80054a8 <HAL_RCC_OscConfig+0x504>)
 8005226:	681b      	ldr	r3, [r3, #0]
 8005228:	4a9f      	ldr	r2, [pc, #636]	; (80054a8 <HAL_RCC_OscConfig+0x504>)
 800522a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800522e:	6013      	str	r3, [r2, #0]
 8005230:	4b9d      	ldr	r3, [pc, #628]	; (80054a8 <HAL_RCC_OscConfig+0x504>)
 8005232:	681b      	ldr	r3, [r3, #0]
 8005234:	4a9c      	ldr	r2, [pc, #624]	; (80054a8 <HAL_RCC_OscConfig+0x504>)
 8005236:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800523a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800523c:	687b      	ldr	r3, [r7, #4]
 800523e:	685b      	ldr	r3, [r3, #4]
 8005240:	2b00      	cmp	r3, #0
 8005242:	d013      	beq.n	800526c <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005244:	f7fe ff9e 	bl	8004184 <HAL_GetTick>
 8005248:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800524a:	e008      	b.n	800525e <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800524c:	f7fe ff9a 	bl	8004184 <HAL_GetTick>
 8005250:	4602      	mov	r2, r0
 8005252:	693b      	ldr	r3, [r7, #16]
 8005254:	1ad3      	subs	r3, r2, r3
 8005256:	2b64      	cmp	r3, #100	; 0x64
 8005258:	d901      	bls.n	800525e <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 800525a:	2303      	movs	r3, #3
 800525c:	e2ae      	b.n	80057bc <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800525e:	4b92      	ldr	r3, [pc, #584]	; (80054a8 <HAL_RCC_OscConfig+0x504>)
 8005260:	681b      	ldr	r3, [r3, #0]
 8005262:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005266:	2b00      	cmp	r3, #0
 8005268:	d0f0      	beq.n	800524c <HAL_RCC_OscConfig+0x2a8>
 800526a:	e014      	b.n	8005296 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800526c:	f7fe ff8a 	bl	8004184 <HAL_GetTick>
 8005270:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8005272:	e008      	b.n	8005286 <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005274:	f7fe ff86 	bl	8004184 <HAL_GetTick>
 8005278:	4602      	mov	r2, r0
 800527a:	693b      	ldr	r3, [r7, #16]
 800527c:	1ad3      	subs	r3, r2, r3
 800527e:	2b64      	cmp	r3, #100	; 0x64
 8005280:	d901      	bls.n	8005286 <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8005282:	2303      	movs	r3, #3
 8005284:	e29a      	b.n	80057bc <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8005286:	4b88      	ldr	r3, [pc, #544]	; (80054a8 <HAL_RCC_OscConfig+0x504>)
 8005288:	681b      	ldr	r3, [r3, #0]
 800528a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800528e:	2b00      	cmp	r3, #0
 8005290:	d1f0      	bne.n	8005274 <HAL_RCC_OscConfig+0x2d0>
 8005292:	e000      	b.n	8005296 <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005294:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8005296:	687b      	ldr	r3, [r7, #4]
 8005298:	681b      	ldr	r3, [r3, #0]
 800529a:	f003 0302 	and.w	r3, r3, #2
 800529e:	2b00      	cmp	r3, #0
 80052a0:	d060      	beq.n	8005364 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 80052a2:	69bb      	ldr	r3, [r7, #24]
 80052a4:	2b04      	cmp	r3, #4
 80052a6:	d005      	beq.n	80052b4 <HAL_RCC_OscConfig+0x310>
 80052a8:	69bb      	ldr	r3, [r7, #24]
 80052aa:	2b0c      	cmp	r3, #12
 80052ac:	d119      	bne.n	80052e2 <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 80052ae:	697b      	ldr	r3, [r7, #20]
 80052b0:	2b02      	cmp	r3, #2
 80052b2:	d116      	bne.n	80052e2 <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80052b4:	4b7c      	ldr	r3, [pc, #496]	; (80054a8 <HAL_RCC_OscConfig+0x504>)
 80052b6:	681b      	ldr	r3, [r3, #0]
 80052b8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80052bc:	2b00      	cmp	r3, #0
 80052be:	d005      	beq.n	80052cc <HAL_RCC_OscConfig+0x328>
 80052c0:	687b      	ldr	r3, [r7, #4]
 80052c2:	68db      	ldr	r3, [r3, #12]
 80052c4:	2b00      	cmp	r3, #0
 80052c6:	d101      	bne.n	80052cc <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 80052c8:	2301      	movs	r3, #1
 80052ca:	e277      	b.n	80057bc <HAL_RCC_OscConfig+0x818>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80052cc:	4b76      	ldr	r3, [pc, #472]	; (80054a8 <HAL_RCC_OscConfig+0x504>)
 80052ce:	685b      	ldr	r3, [r3, #4]
 80052d0:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 80052d4:	687b      	ldr	r3, [r7, #4]
 80052d6:	691b      	ldr	r3, [r3, #16]
 80052d8:	061b      	lsls	r3, r3, #24
 80052da:	4973      	ldr	r1, [pc, #460]	; (80054a8 <HAL_RCC_OscConfig+0x504>)
 80052dc:	4313      	orrs	r3, r2
 80052de:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80052e0:	e040      	b.n	8005364 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80052e2:	687b      	ldr	r3, [r7, #4]
 80052e4:	68db      	ldr	r3, [r3, #12]
 80052e6:	2b00      	cmp	r3, #0
 80052e8:	d023      	beq.n	8005332 <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80052ea:	4b6f      	ldr	r3, [pc, #444]	; (80054a8 <HAL_RCC_OscConfig+0x504>)
 80052ec:	681b      	ldr	r3, [r3, #0]
 80052ee:	4a6e      	ldr	r2, [pc, #440]	; (80054a8 <HAL_RCC_OscConfig+0x504>)
 80052f0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80052f4:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80052f6:	f7fe ff45 	bl	8004184 <HAL_GetTick>
 80052fa:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80052fc:	e008      	b.n	8005310 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80052fe:	f7fe ff41 	bl	8004184 <HAL_GetTick>
 8005302:	4602      	mov	r2, r0
 8005304:	693b      	ldr	r3, [r7, #16]
 8005306:	1ad3      	subs	r3, r2, r3
 8005308:	2b02      	cmp	r3, #2
 800530a:	d901      	bls.n	8005310 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 800530c:	2303      	movs	r3, #3
 800530e:	e255      	b.n	80057bc <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8005310:	4b65      	ldr	r3, [pc, #404]	; (80054a8 <HAL_RCC_OscConfig+0x504>)
 8005312:	681b      	ldr	r3, [r3, #0]
 8005314:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005318:	2b00      	cmp	r3, #0
 800531a:	d0f0      	beq.n	80052fe <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800531c:	4b62      	ldr	r3, [pc, #392]	; (80054a8 <HAL_RCC_OscConfig+0x504>)
 800531e:	685b      	ldr	r3, [r3, #4]
 8005320:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 8005324:	687b      	ldr	r3, [r7, #4]
 8005326:	691b      	ldr	r3, [r3, #16]
 8005328:	061b      	lsls	r3, r3, #24
 800532a:	495f      	ldr	r1, [pc, #380]	; (80054a8 <HAL_RCC_OscConfig+0x504>)
 800532c:	4313      	orrs	r3, r2
 800532e:	604b      	str	r3, [r1, #4]
 8005330:	e018      	b.n	8005364 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8005332:	4b5d      	ldr	r3, [pc, #372]	; (80054a8 <HAL_RCC_OscConfig+0x504>)
 8005334:	681b      	ldr	r3, [r3, #0]
 8005336:	4a5c      	ldr	r2, [pc, #368]	; (80054a8 <HAL_RCC_OscConfig+0x504>)
 8005338:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800533c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800533e:	f7fe ff21 	bl	8004184 <HAL_GetTick>
 8005342:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8005344:	e008      	b.n	8005358 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005346:	f7fe ff1d 	bl	8004184 <HAL_GetTick>
 800534a:	4602      	mov	r2, r0
 800534c:	693b      	ldr	r3, [r7, #16]
 800534e:	1ad3      	subs	r3, r2, r3
 8005350:	2b02      	cmp	r3, #2
 8005352:	d901      	bls.n	8005358 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8005354:	2303      	movs	r3, #3
 8005356:	e231      	b.n	80057bc <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8005358:	4b53      	ldr	r3, [pc, #332]	; (80054a8 <HAL_RCC_OscConfig+0x504>)
 800535a:	681b      	ldr	r3, [r3, #0]
 800535c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005360:	2b00      	cmp	r3, #0
 8005362:	d1f0      	bne.n	8005346 <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8005364:	687b      	ldr	r3, [r7, #4]
 8005366:	681b      	ldr	r3, [r3, #0]
 8005368:	f003 0308 	and.w	r3, r3, #8
 800536c:	2b00      	cmp	r3, #0
 800536e:	d03c      	beq.n	80053ea <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8005370:	687b      	ldr	r3, [r7, #4]
 8005372:	695b      	ldr	r3, [r3, #20]
 8005374:	2b00      	cmp	r3, #0
 8005376:	d01c      	beq.n	80053b2 <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8005378:	4b4b      	ldr	r3, [pc, #300]	; (80054a8 <HAL_RCC_OscConfig+0x504>)
 800537a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800537e:	4a4a      	ldr	r2, [pc, #296]	; (80054a8 <HAL_RCC_OscConfig+0x504>)
 8005380:	f043 0301 	orr.w	r3, r3, #1
 8005384:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005388:	f7fe fefc 	bl	8004184 <HAL_GetTick>
 800538c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800538e:	e008      	b.n	80053a2 <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005390:	f7fe fef8 	bl	8004184 <HAL_GetTick>
 8005394:	4602      	mov	r2, r0
 8005396:	693b      	ldr	r3, [r7, #16]
 8005398:	1ad3      	subs	r3, r2, r3
 800539a:	2b02      	cmp	r3, #2
 800539c:	d901      	bls.n	80053a2 <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 800539e:	2303      	movs	r3, #3
 80053a0:	e20c      	b.n	80057bc <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80053a2:	4b41      	ldr	r3, [pc, #260]	; (80054a8 <HAL_RCC_OscConfig+0x504>)
 80053a4:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80053a8:	f003 0302 	and.w	r3, r3, #2
 80053ac:	2b00      	cmp	r3, #0
 80053ae:	d0ef      	beq.n	8005390 <HAL_RCC_OscConfig+0x3ec>
 80053b0:	e01b      	b.n	80053ea <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80053b2:	4b3d      	ldr	r3, [pc, #244]	; (80054a8 <HAL_RCC_OscConfig+0x504>)
 80053b4:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80053b8:	4a3b      	ldr	r2, [pc, #236]	; (80054a8 <HAL_RCC_OscConfig+0x504>)
 80053ba:	f023 0301 	bic.w	r3, r3, #1
 80053be:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80053c2:	f7fe fedf 	bl	8004184 <HAL_GetTick>
 80053c6:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80053c8:	e008      	b.n	80053dc <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80053ca:	f7fe fedb 	bl	8004184 <HAL_GetTick>
 80053ce:	4602      	mov	r2, r0
 80053d0:	693b      	ldr	r3, [r7, #16]
 80053d2:	1ad3      	subs	r3, r2, r3
 80053d4:	2b02      	cmp	r3, #2
 80053d6:	d901      	bls.n	80053dc <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 80053d8:	2303      	movs	r3, #3
 80053da:	e1ef      	b.n	80057bc <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80053dc:	4b32      	ldr	r3, [pc, #200]	; (80054a8 <HAL_RCC_OscConfig+0x504>)
 80053de:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80053e2:	f003 0302 	and.w	r3, r3, #2
 80053e6:	2b00      	cmp	r3, #0
 80053e8:	d1ef      	bne.n	80053ca <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80053ea:	687b      	ldr	r3, [r7, #4]
 80053ec:	681b      	ldr	r3, [r3, #0]
 80053ee:	f003 0304 	and.w	r3, r3, #4
 80053f2:	2b00      	cmp	r3, #0
 80053f4:	f000 80a6 	beq.w	8005544 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 80053f8:	2300      	movs	r3, #0
 80053fa:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 80053fc:	4b2a      	ldr	r3, [pc, #168]	; (80054a8 <HAL_RCC_OscConfig+0x504>)
 80053fe:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005400:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005404:	2b00      	cmp	r3, #0
 8005406:	d10d      	bne.n	8005424 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005408:	4b27      	ldr	r3, [pc, #156]	; (80054a8 <HAL_RCC_OscConfig+0x504>)
 800540a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800540c:	4a26      	ldr	r2, [pc, #152]	; (80054a8 <HAL_RCC_OscConfig+0x504>)
 800540e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005412:	6593      	str	r3, [r2, #88]	; 0x58
 8005414:	4b24      	ldr	r3, [pc, #144]	; (80054a8 <HAL_RCC_OscConfig+0x504>)
 8005416:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005418:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800541c:	60bb      	str	r3, [r7, #8]
 800541e:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8005420:	2301      	movs	r3, #1
 8005422:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8005424:	4b21      	ldr	r3, [pc, #132]	; (80054ac <HAL_RCC_OscConfig+0x508>)
 8005426:	681b      	ldr	r3, [r3, #0]
 8005428:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800542c:	2b00      	cmp	r3, #0
 800542e:	d118      	bne.n	8005462 <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8005430:	4b1e      	ldr	r3, [pc, #120]	; (80054ac <HAL_RCC_OscConfig+0x508>)
 8005432:	681b      	ldr	r3, [r3, #0]
 8005434:	4a1d      	ldr	r2, [pc, #116]	; (80054ac <HAL_RCC_OscConfig+0x508>)
 8005436:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800543a:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800543c:	f7fe fea2 	bl	8004184 <HAL_GetTick>
 8005440:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8005442:	e008      	b.n	8005456 <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005444:	f7fe fe9e 	bl	8004184 <HAL_GetTick>
 8005448:	4602      	mov	r2, r0
 800544a:	693b      	ldr	r3, [r7, #16]
 800544c:	1ad3      	subs	r3, r2, r3
 800544e:	2b02      	cmp	r3, #2
 8005450:	d901      	bls.n	8005456 <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 8005452:	2303      	movs	r3, #3
 8005454:	e1b2      	b.n	80057bc <HAL_RCC_OscConfig+0x818>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8005456:	4b15      	ldr	r3, [pc, #84]	; (80054ac <HAL_RCC_OscConfig+0x508>)
 8005458:	681b      	ldr	r3, [r3, #0]
 800545a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800545e:	2b00      	cmp	r3, #0
 8005460:	d0f0      	beq.n	8005444 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005462:	687b      	ldr	r3, [r7, #4]
 8005464:	689b      	ldr	r3, [r3, #8]
 8005466:	2b01      	cmp	r3, #1
 8005468:	d108      	bne.n	800547c <HAL_RCC_OscConfig+0x4d8>
 800546a:	4b0f      	ldr	r3, [pc, #60]	; (80054a8 <HAL_RCC_OscConfig+0x504>)
 800546c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005470:	4a0d      	ldr	r2, [pc, #52]	; (80054a8 <HAL_RCC_OscConfig+0x504>)
 8005472:	f043 0301 	orr.w	r3, r3, #1
 8005476:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800547a:	e029      	b.n	80054d0 <HAL_RCC_OscConfig+0x52c>
 800547c:	687b      	ldr	r3, [r7, #4]
 800547e:	689b      	ldr	r3, [r3, #8]
 8005480:	2b05      	cmp	r3, #5
 8005482:	d115      	bne.n	80054b0 <HAL_RCC_OscConfig+0x50c>
 8005484:	4b08      	ldr	r3, [pc, #32]	; (80054a8 <HAL_RCC_OscConfig+0x504>)
 8005486:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800548a:	4a07      	ldr	r2, [pc, #28]	; (80054a8 <HAL_RCC_OscConfig+0x504>)
 800548c:	f043 0304 	orr.w	r3, r3, #4
 8005490:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8005494:	4b04      	ldr	r3, [pc, #16]	; (80054a8 <HAL_RCC_OscConfig+0x504>)
 8005496:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800549a:	4a03      	ldr	r2, [pc, #12]	; (80054a8 <HAL_RCC_OscConfig+0x504>)
 800549c:	f043 0301 	orr.w	r3, r3, #1
 80054a0:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80054a4:	e014      	b.n	80054d0 <HAL_RCC_OscConfig+0x52c>
 80054a6:	bf00      	nop
 80054a8:	40021000 	.word	0x40021000
 80054ac:	40007000 	.word	0x40007000
 80054b0:	4b9a      	ldr	r3, [pc, #616]	; (800571c <HAL_RCC_OscConfig+0x778>)
 80054b2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80054b6:	4a99      	ldr	r2, [pc, #612]	; (800571c <HAL_RCC_OscConfig+0x778>)
 80054b8:	f023 0301 	bic.w	r3, r3, #1
 80054bc:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80054c0:	4b96      	ldr	r3, [pc, #600]	; (800571c <HAL_RCC_OscConfig+0x778>)
 80054c2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80054c6:	4a95      	ldr	r2, [pc, #596]	; (800571c <HAL_RCC_OscConfig+0x778>)
 80054c8:	f023 0304 	bic.w	r3, r3, #4
 80054cc:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80054d0:	687b      	ldr	r3, [r7, #4]
 80054d2:	689b      	ldr	r3, [r3, #8]
 80054d4:	2b00      	cmp	r3, #0
 80054d6:	d016      	beq.n	8005506 <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80054d8:	f7fe fe54 	bl	8004184 <HAL_GetTick>
 80054dc:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80054de:	e00a      	b.n	80054f6 <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80054e0:	f7fe fe50 	bl	8004184 <HAL_GetTick>
 80054e4:	4602      	mov	r2, r0
 80054e6:	693b      	ldr	r3, [r7, #16]
 80054e8:	1ad3      	subs	r3, r2, r3
 80054ea:	f241 3288 	movw	r2, #5000	; 0x1388
 80054ee:	4293      	cmp	r3, r2
 80054f0:	d901      	bls.n	80054f6 <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 80054f2:	2303      	movs	r3, #3
 80054f4:	e162      	b.n	80057bc <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80054f6:	4b89      	ldr	r3, [pc, #548]	; (800571c <HAL_RCC_OscConfig+0x778>)
 80054f8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80054fc:	f003 0302 	and.w	r3, r3, #2
 8005500:	2b00      	cmp	r3, #0
 8005502:	d0ed      	beq.n	80054e0 <HAL_RCC_OscConfig+0x53c>
 8005504:	e015      	b.n	8005532 <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005506:	f7fe fe3d 	bl	8004184 <HAL_GetTick>
 800550a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800550c:	e00a      	b.n	8005524 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800550e:	f7fe fe39 	bl	8004184 <HAL_GetTick>
 8005512:	4602      	mov	r2, r0
 8005514:	693b      	ldr	r3, [r7, #16]
 8005516:	1ad3      	subs	r3, r2, r3
 8005518:	f241 3288 	movw	r2, #5000	; 0x1388
 800551c:	4293      	cmp	r3, r2
 800551e:	d901      	bls.n	8005524 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8005520:	2303      	movs	r3, #3
 8005522:	e14b      	b.n	80057bc <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8005524:	4b7d      	ldr	r3, [pc, #500]	; (800571c <HAL_RCC_OscConfig+0x778>)
 8005526:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800552a:	f003 0302 	and.w	r3, r3, #2
 800552e:	2b00      	cmp	r3, #0
 8005530:	d1ed      	bne.n	800550e <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8005532:	7ffb      	ldrb	r3, [r7, #31]
 8005534:	2b01      	cmp	r3, #1
 8005536:	d105      	bne.n	8005544 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005538:	4b78      	ldr	r3, [pc, #480]	; (800571c <HAL_RCC_OscConfig+0x778>)
 800553a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800553c:	4a77      	ldr	r2, [pc, #476]	; (800571c <HAL_RCC_OscConfig+0x778>)
 800553e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8005542:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8005544:	687b      	ldr	r3, [r7, #4]
 8005546:	681b      	ldr	r3, [r3, #0]
 8005548:	f003 0320 	and.w	r3, r3, #32
 800554c:	2b00      	cmp	r3, #0
 800554e:	d03c      	beq.n	80055ca <HAL_RCC_OscConfig+0x626>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8005550:	687b      	ldr	r3, [r7, #4]
 8005552:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005554:	2b00      	cmp	r3, #0
 8005556:	d01c      	beq.n	8005592 <HAL_RCC_OscConfig+0x5ee>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8005558:	4b70      	ldr	r3, [pc, #448]	; (800571c <HAL_RCC_OscConfig+0x778>)
 800555a:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800555e:	4a6f      	ldr	r2, [pc, #444]	; (800571c <HAL_RCC_OscConfig+0x778>)
 8005560:	f043 0301 	orr.w	r3, r3, #1
 8005564:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005568:	f7fe fe0c 	bl	8004184 <HAL_GetTick>
 800556c:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800556e:	e008      	b.n	8005582 <HAL_RCC_OscConfig+0x5de>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8005570:	f7fe fe08 	bl	8004184 <HAL_GetTick>
 8005574:	4602      	mov	r2, r0
 8005576:	693b      	ldr	r3, [r7, #16]
 8005578:	1ad3      	subs	r3, r2, r3
 800557a:	2b02      	cmp	r3, #2
 800557c:	d901      	bls.n	8005582 <HAL_RCC_OscConfig+0x5de>
        {
          return HAL_TIMEOUT;
 800557e:	2303      	movs	r3, #3
 8005580:	e11c      	b.n	80057bc <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8005582:	4b66      	ldr	r3, [pc, #408]	; (800571c <HAL_RCC_OscConfig+0x778>)
 8005584:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8005588:	f003 0302 	and.w	r3, r3, #2
 800558c:	2b00      	cmp	r3, #0
 800558e:	d0ef      	beq.n	8005570 <HAL_RCC_OscConfig+0x5cc>
 8005590:	e01b      	b.n	80055ca <HAL_RCC_OscConfig+0x626>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8005592:	4b62      	ldr	r3, [pc, #392]	; (800571c <HAL_RCC_OscConfig+0x778>)
 8005594:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8005598:	4a60      	ldr	r2, [pc, #384]	; (800571c <HAL_RCC_OscConfig+0x778>)
 800559a:	f023 0301 	bic.w	r3, r3, #1
 800559e:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80055a2:	f7fe fdef 	bl	8004184 <HAL_GetTick>
 80055a6:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 80055a8:	e008      	b.n	80055bc <HAL_RCC_OscConfig+0x618>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80055aa:	f7fe fdeb 	bl	8004184 <HAL_GetTick>
 80055ae:	4602      	mov	r2, r0
 80055b0:	693b      	ldr	r3, [r7, #16]
 80055b2:	1ad3      	subs	r3, r2, r3
 80055b4:	2b02      	cmp	r3, #2
 80055b6:	d901      	bls.n	80055bc <HAL_RCC_OscConfig+0x618>
        {
          return HAL_TIMEOUT;
 80055b8:	2303      	movs	r3, #3
 80055ba:	e0ff      	b.n	80057bc <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 80055bc:	4b57      	ldr	r3, [pc, #348]	; (800571c <HAL_RCC_OscConfig+0x778>)
 80055be:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80055c2:	f003 0302 	and.w	r3, r3, #2
 80055c6:	2b00      	cmp	r3, #0
 80055c8:	d1ef      	bne.n	80055aa <HAL_RCC_OscConfig+0x606>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 80055ca:	687b      	ldr	r3, [r7, #4]
 80055cc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80055ce:	2b00      	cmp	r3, #0
 80055d0:	f000 80f3 	beq.w	80057ba <HAL_RCC_OscConfig+0x816>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 80055d4:	687b      	ldr	r3, [r7, #4]
 80055d6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80055d8:	2b02      	cmp	r3, #2
 80055da:	f040 80c9 	bne.w	8005770 <HAL_RCC_OscConfig+0x7cc>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 80055de:	4b4f      	ldr	r3, [pc, #316]	; (800571c <HAL_RCC_OscConfig+0x778>)
 80055e0:	68db      	ldr	r3, [r3, #12]
 80055e2:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80055e4:	697b      	ldr	r3, [r7, #20]
 80055e6:	f003 0203 	and.w	r2, r3, #3
 80055ea:	687b      	ldr	r3, [r7, #4]
 80055ec:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80055ee:	429a      	cmp	r2, r3
 80055f0:	d12c      	bne.n	800564c <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80055f2:	697b      	ldr	r3, [r7, #20]
 80055f4:	f003 0270 	and.w	r2, r3, #112	; 0x70
 80055f8:	687b      	ldr	r3, [r7, #4]
 80055fa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80055fc:	3b01      	subs	r3, #1
 80055fe:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8005600:	429a      	cmp	r2, r3
 8005602:	d123      	bne.n	800564c <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8005604:	697b      	ldr	r3, [r7, #20]
 8005606:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 800560a:	687b      	ldr	r3, [r7, #4]
 800560c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800560e:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8005610:	429a      	cmp	r2, r3
 8005612:	d11b      	bne.n	800564c <HAL_RCC_OscConfig+0x6a8>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8005614:	697b      	ldr	r3, [r7, #20]
 8005616:	f003 4278 	and.w	r2, r3, #4160749568	; 0xf8000000
 800561a:	687b      	ldr	r3, [r7, #4]
 800561c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800561e:	06db      	lsls	r3, r3, #27
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8005620:	429a      	cmp	r2, r3
 8005622:	d113      	bne.n	800564c <HAL_RCC_OscConfig+0x6a8>
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8005624:	697b      	ldr	r3, [r7, #20]
 8005626:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 800562a:	687b      	ldr	r3, [r7, #4]
 800562c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800562e:	085b      	lsrs	r3, r3, #1
 8005630:	3b01      	subs	r3, #1
 8005632:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8005634:	429a      	cmp	r2, r3
 8005636:	d109      	bne.n	800564c <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8005638:	697b      	ldr	r3, [r7, #20]
 800563a:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 800563e:	687b      	ldr	r3, [r7, #4]
 8005640:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005642:	085b      	lsrs	r3, r3, #1
 8005644:	3b01      	subs	r3, #1
 8005646:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8005648:	429a      	cmp	r2, r3
 800564a:	d06b      	beq.n	8005724 <HAL_RCC_OscConfig+0x780>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 800564c:	69bb      	ldr	r3, [r7, #24]
 800564e:	2b0c      	cmp	r3, #12
 8005650:	d062      	beq.n	8005718 <HAL_RCC_OscConfig+0x774>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8005652:	4b32      	ldr	r3, [pc, #200]	; (800571c <HAL_RCC_OscConfig+0x778>)
 8005654:	681b      	ldr	r3, [r3, #0]
 8005656:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 800565a:	2b00      	cmp	r3, #0
 800565c:	d001      	beq.n	8005662 <HAL_RCC_OscConfig+0x6be>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
#endif
            )
          {
            return HAL_ERROR;
 800565e:	2301      	movs	r3, #1
 8005660:	e0ac      	b.n	80057bc <HAL_RCC_OscConfig+0x818>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8005662:	4b2e      	ldr	r3, [pc, #184]	; (800571c <HAL_RCC_OscConfig+0x778>)
 8005664:	681b      	ldr	r3, [r3, #0]
 8005666:	4a2d      	ldr	r2, [pc, #180]	; (800571c <HAL_RCC_OscConfig+0x778>)
 8005668:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800566c:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 800566e:	f7fe fd89 	bl	8004184 <HAL_GetTick>
 8005672:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8005674:	e008      	b.n	8005688 <HAL_RCC_OscConfig+0x6e4>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005676:	f7fe fd85 	bl	8004184 <HAL_GetTick>
 800567a:	4602      	mov	r2, r0
 800567c:	693b      	ldr	r3, [r7, #16]
 800567e:	1ad3      	subs	r3, r2, r3
 8005680:	2b02      	cmp	r3, #2
 8005682:	d901      	bls.n	8005688 <HAL_RCC_OscConfig+0x6e4>
              {
                return HAL_TIMEOUT;
 8005684:	2303      	movs	r3, #3
 8005686:	e099      	b.n	80057bc <HAL_RCC_OscConfig+0x818>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8005688:	4b24      	ldr	r3, [pc, #144]	; (800571c <HAL_RCC_OscConfig+0x778>)
 800568a:	681b      	ldr	r3, [r3, #0]
 800568c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005690:	2b00      	cmp	r3, #0
 8005692:	d1f0      	bne.n	8005676 <HAL_RCC_OscConfig+0x6d2>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8005694:	4b21      	ldr	r3, [pc, #132]	; (800571c <HAL_RCC_OscConfig+0x778>)
 8005696:	68da      	ldr	r2, [r3, #12]
 8005698:	4b21      	ldr	r3, [pc, #132]	; (8005720 <HAL_RCC_OscConfig+0x77c>)
 800569a:	4013      	ands	r3, r2
 800569c:	687a      	ldr	r2, [r7, #4]
 800569e:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 80056a0:	687a      	ldr	r2, [r7, #4]
 80056a2:	6b12      	ldr	r2, [r2, #48]	; 0x30
 80056a4:	3a01      	subs	r2, #1
 80056a6:	0112      	lsls	r2, r2, #4
 80056a8:	4311      	orrs	r1, r2
 80056aa:	687a      	ldr	r2, [r7, #4]
 80056ac:	6b52      	ldr	r2, [r2, #52]	; 0x34
 80056ae:	0212      	lsls	r2, r2, #8
 80056b0:	4311      	orrs	r1, r2
 80056b2:	687a      	ldr	r2, [r7, #4]
 80056b4:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 80056b6:	0852      	lsrs	r2, r2, #1
 80056b8:	3a01      	subs	r2, #1
 80056ba:	0552      	lsls	r2, r2, #21
 80056bc:	4311      	orrs	r1, r2
 80056be:	687a      	ldr	r2, [r7, #4]
 80056c0:	6c12      	ldr	r2, [r2, #64]	; 0x40
 80056c2:	0852      	lsrs	r2, r2, #1
 80056c4:	3a01      	subs	r2, #1
 80056c6:	0652      	lsls	r2, r2, #25
 80056c8:	4311      	orrs	r1, r2
 80056ca:	687a      	ldr	r2, [r7, #4]
 80056cc:	6b92      	ldr	r2, [r2, #56]	; 0x38
 80056ce:	06d2      	lsls	r2, r2, #27
 80056d0:	430a      	orrs	r2, r1
 80056d2:	4912      	ldr	r1, [pc, #72]	; (800571c <HAL_RCC_OscConfig+0x778>)
 80056d4:	4313      	orrs	r3, r2
 80056d6:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 80056d8:	4b10      	ldr	r3, [pc, #64]	; (800571c <HAL_RCC_OscConfig+0x778>)
 80056da:	681b      	ldr	r3, [r3, #0]
 80056dc:	4a0f      	ldr	r2, [pc, #60]	; (800571c <HAL_RCC_OscConfig+0x778>)
 80056de:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80056e2:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80056e4:	4b0d      	ldr	r3, [pc, #52]	; (800571c <HAL_RCC_OscConfig+0x778>)
 80056e6:	68db      	ldr	r3, [r3, #12]
 80056e8:	4a0c      	ldr	r2, [pc, #48]	; (800571c <HAL_RCC_OscConfig+0x778>)
 80056ea:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80056ee:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 80056f0:	f7fe fd48 	bl	8004184 <HAL_GetTick>
 80056f4:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80056f6:	e008      	b.n	800570a <HAL_RCC_OscConfig+0x766>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80056f8:	f7fe fd44 	bl	8004184 <HAL_GetTick>
 80056fc:	4602      	mov	r2, r0
 80056fe:	693b      	ldr	r3, [r7, #16]
 8005700:	1ad3      	subs	r3, r2, r3
 8005702:	2b02      	cmp	r3, #2
 8005704:	d901      	bls.n	800570a <HAL_RCC_OscConfig+0x766>
              {
                return HAL_TIMEOUT;
 8005706:	2303      	movs	r3, #3
 8005708:	e058      	b.n	80057bc <HAL_RCC_OscConfig+0x818>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800570a:	4b04      	ldr	r3, [pc, #16]	; (800571c <HAL_RCC_OscConfig+0x778>)
 800570c:	681b      	ldr	r3, [r3, #0]
 800570e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005712:	2b00      	cmp	r3, #0
 8005714:	d0f0      	beq.n	80056f8 <HAL_RCC_OscConfig+0x754>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8005716:	e050      	b.n	80057ba <HAL_RCC_OscConfig+0x816>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8005718:	2301      	movs	r3, #1
 800571a:	e04f      	b.n	80057bc <HAL_RCC_OscConfig+0x818>
 800571c:	40021000 	.word	0x40021000
 8005720:	019d808c 	.word	0x019d808c
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005724:	4b27      	ldr	r3, [pc, #156]	; (80057c4 <HAL_RCC_OscConfig+0x820>)
 8005726:	681b      	ldr	r3, [r3, #0]
 8005728:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800572c:	2b00      	cmp	r3, #0
 800572e:	d144      	bne.n	80057ba <HAL_RCC_OscConfig+0x816>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8005730:	4b24      	ldr	r3, [pc, #144]	; (80057c4 <HAL_RCC_OscConfig+0x820>)
 8005732:	681b      	ldr	r3, [r3, #0]
 8005734:	4a23      	ldr	r2, [pc, #140]	; (80057c4 <HAL_RCC_OscConfig+0x820>)
 8005736:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800573a:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 800573c:	4b21      	ldr	r3, [pc, #132]	; (80057c4 <HAL_RCC_OscConfig+0x820>)
 800573e:	68db      	ldr	r3, [r3, #12]
 8005740:	4a20      	ldr	r2, [pc, #128]	; (80057c4 <HAL_RCC_OscConfig+0x820>)
 8005742:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8005746:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8005748:	f7fe fd1c 	bl	8004184 <HAL_GetTick>
 800574c:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800574e:	e008      	b.n	8005762 <HAL_RCC_OscConfig+0x7be>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005750:	f7fe fd18 	bl	8004184 <HAL_GetTick>
 8005754:	4602      	mov	r2, r0
 8005756:	693b      	ldr	r3, [r7, #16]
 8005758:	1ad3      	subs	r3, r2, r3
 800575a:	2b02      	cmp	r3, #2
 800575c:	d901      	bls.n	8005762 <HAL_RCC_OscConfig+0x7be>
            {
              return HAL_TIMEOUT;
 800575e:	2303      	movs	r3, #3
 8005760:	e02c      	b.n	80057bc <HAL_RCC_OscConfig+0x818>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005762:	4b18      	ldr	r3, [pc, #96]	; (80057c4 <HAL_RCC_OscConfig+0x820>)
 8005764:	681b      	ldr	r3, [r3, #0]
 8005766:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800576a:	2b00      	cmp	r3, #0
 800576c:	d0f0      	beq.n	8005750 <HAL_RCC_OscConfig+0x7ac>
 800576e:	e024      	b.n	80057ba <HAL_RCC_OscConfig+0x816>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8005770:	69bb      	ldr	r3, [r7, #24]
 8005772:	2b0c      	cmp	r3, #12
 8005774:	d01f      	beq.n	80057b6 <HAL_RCC_OscConfig+0x812>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005776:	4b13      	ldr	r3, [pc, #76]	; (80057c4 <HAL_RCC_OscConfig+0x820>)
 8005778:	681b      	ldr	r3, [r3, #0]
 800577a:	4a12      	ldr	r2, [pc, #72]	; (80057c4 <HAL_RCC_OscConfig+0x820>)
 800577c:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8005780:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005782:	f7fe fcff 	bl	8004184 <HAL_GetTick>
 8005786:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8005788:	e008      	b.n	800579c <HAL_RCC_OscConfig+0x7f8>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800578a:	f7fe fcfb 	bl	8004184 <HAL_GetTick>
 800578e:	4602      	mov	r2, r0
 8005790:	693b      	ldr	r3, [r7, #16]
 8005792:	1ad3      	subs	r3, r2, r3
 8005794:	2b02      	cmp	r3, #2
 8005796:	d901      	bls.n	800579c <HAL_RCC_OscConfig+0x7f8>
          {
            return HAL_TIMEOUT;
 8005798:	2303      	movs	r3, #3
 800579a:	e00f      	b.n	80057bc <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800579c:	4b09      	ldr	r3, [pc, #36]	; (80057c4 <HAL_RCC_OscConfig+0x820>)
 800579e:	681b      	ldr	r3, [r3, #0]
 80057a0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80057a4:	2b00      	cmp	r3, #0
 80057a6:	d1f0      	bne.n	800578a <HAL_RCC_OscConfig+0x7e6>
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
#elif defined(RCC_PLLSAI1_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI2CLK);
 80057a8:	4b06      	ldr	r3, [pc, #24]	; (80057c4 <HAL_RCC_OscConfig+0x820>)
 80057aa:	68da      	ldr	r2, [r3, #12]
 80057ac:	4905      	ldr	r1, [pc, #20]	; (80057c4 <HAL_RCC_OscConfig+0x820>)
 80057ae:	4b06      	ldr	r3, [pc, #24]	; (80057c8 <HAL_RCC_OscConfig+0x824>)
 80057b0:	4013      	ands	r3, r2
 80057b2:	60cb      	str	r3, [r1, #12]
 80057b4:	e001      	b.n	80057ba <HAL_RCC_OscConfig+0x816>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 80057b6:	2301      	movs	r3, #1
 80057b8:	e000      	b.n	80057bc <HAL_RCC_OscConfig+0x818>
      }
    }
  }
  return HAL_OK;
 80057ba:	2300      	movs	r3, #0
}
 80057bc:	4618      	mov	r0, r3
 80057be:	3720      	adds	r7, #32
 80057c0:	46bd      	mov	sp, r7
 80057c2:	bd80      	pop	{r7, pc}
 80057c4:	40021000 	.word	0x40021000
 80057c8:	feeefffc 	.word	0xfeeefffc

080057cc <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80057cc:	b580      	push	{r7, lr}
 80057ce:	b084      	sub	sp, #16
 80057d0:	af00      	add	r7, sp, #0
 80057d2:	6078      	str	r0, [r7, #4]
 80057d4:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80057d6:	687b      	ldr	r3, [r7, #4]
 80057d8:	2b00      	cmp	r3, #0
 80057da:	d101      	bne.n	80057e0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80057dc:	2301      	movs	r3, #1
 80057de:	e0e7      	b.n	80059b0 <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80057e0:	4b75      	ldr	r3, [pc, #468]	; (80059b8 <HAL_RCC_ClockConfig+0x1ec>)
 80057e2:	681b      	ldr	r3, [r3, #0]
 80057e4:	f003 0307 	and.w	r3, r3, #7
 80057e8:	683a      	ldr	r2, [r7, #0]
 80057ea:	429a      	cmp	r2, r3
 80057ec:	d910      	bls.n	8005810 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80057ee:	4b72      	ldr	r3, [pc, #456]	; (80059b8 <HAL_RCC_ClockConfig+0x1ec>)
 80057f0:	681b      	ldr	r3, [r3, #0]
 80057f2:	f023 0207 	bic.w	r2, r3, #7
 80057f6:	4970      	ldr	r1, [pc, #448]	; (80059b8 <HAL_RCC_ClockConfig+0x1ec>)
 80057f8:	683b      	ldr	r3, [r7, #0]
 80057fa:	4313      	orrs	r3, r2
 80057fc:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80057fe:	4b6e      	ldr	r3, [pc, #440]	; (80059b8 <HAL_RCC_ClockConfig+0x1ec>)
 8005800:	681b      	ldr	r3, [r3, #0]
 8005802:	f003 0307 	and.w	r3, r3, #7
 8005806:	683a      	ldr	r2, [r7, #0]
 8005808:	429a      	cmp	r2, r3
 800580a:	d001      	beq.n	8005810 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 800580c:	2301      	movs	r3, #1
 800580e:	e0cf      	b.n	80059b0 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005810:	687b      	ldr	r3, [r7, #4]
 8005812:	681b      	ldr	r3, [r3, #0]
 8005814:	f003 0302 	and.w	r3, r3, #2
 8005818:	2b00      	cmp	r3, #0
 800581a:	d010      	beq.n	800583e <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 800581c:	687b      	ldr	r3, [r7, #4]
 800581e:	689a      	ldr	r2, [r3, #8]
 8005820:	4b66      	ldr	r3, [pc, #408]	; (80059bc <HAL_RCC_ClockConfig+0x1f0>)
 8005822:	689b      	ldr	r3, [r3, #8]
 8005824:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8005828:	429a      	cmp	r2, r3
 800582a:	d908      	bls.n	800583e <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800582c:	4b63      	ldr	r3, [pc, #396]	; (80059bc <HAL_RCC_ClockConfig+0x1f0>)
 800582e:	689b      	ldr	r3, [r3, #8]
 8005830:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8005834:	687b      	ldr	r3, [r7, #4]
 8005836:	689b      	ldr	r3, [r3, #8]
 8005838:	4960      	ldr	r1, [pc, #384]	; (80059bc <HAL_RCC_ClockConfig+0x1f0>)
 800583a:	4313      	orrs	r3, r2
 800583c:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800583e:	687b      	ldr	r3, [r7, #4]
 8005840:	681b      	ldr	r3, [r3, #0]
 8005842:	f003 0301 	and.w	r3, r3, #1
 8005846:	2b00      	cmp	r3, #0
 8005848:	d04c      	beq.n	80058e4 <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800584a:	687b      	ldr	r3, [r7, #4]
 800584c:	685b      	ldr	r3, [r3, #4]
 800584e:	2b03      	cmp	r3, #3
 8005850:	d107      	bne.n	8005862 <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005852:	4b5a      	ldr	r3, [pc, #360]	; (80059bc <HAL_RCC_ClockConfig+0x1f0>)
 8005854:	681b      	ldr	r3, [r3, #0]
 8005856:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800585a:	2b00      	cmp	r3, #0
 800585c:	d121      	bne.n	80058a2 <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 800585e:	2301      	movs	r3, #1
 8005860:	e0a6      	b.n	80059b0 <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005862:	687b      	ldr	r3, [r7, #4]
 8005864:	685b      	ldr	r3, [r3, #4]
 8005866:	2b02      	cmp	r3, #2
 8005868:	d107      	bne.n	800587a <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800586a:	4b54      	ldr	r3, [pc, #336]	; (80059bc <HAL_RCC_ClockConfig+0x1f0>)
 800586c:	681b      	ldr	r3, [r3, #0]
 800586e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005872:	2b00      	cmp	r3, #0
 8005874:	d115      	bne.n	80058a2 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8005876:	2301      	movs	r3, #1
 8005878:	e09a      	b.n	80059b0 <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 800587a:	687b      	ldr	r3, [r7, #4]
 800587c:	685b      	ldr	r3, [r3, #4]
 800587e:	2b00      	cmp	r3, #0
 8005880:	d107      	bne.n	8005892 <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8005882:	4b4e      	ldr	r3, [pc, #312]	; (80059bc <HAL_RCC_ClockConfig+0x1f0>)
 8005884:	681b      	ldr	r3, [r3, #0]
 8005886:	f003 0302 	and.w	r3, r3, #2
 800588a:	2b00      	cmp	r3, #0
 800588c:	d109      	bne.n	80058a2 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 800588e:	2301      	movs	r3, #1
 8005890:	e08e      	b.n	80059b0 <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8005892:	4b4a      	ldr	r3, [pc, #296]	; (80059bc <HAL_RCC_ClockConfig+0x1f0>)
 8005894:	681b      	ldr	r3, [r3, #0]
 8005896:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800589a:	2b00      	cmp	r3, #0
 800589c:	d101      	bne.n	80058a2 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 800589e:	2301      	movs	r3, #1
 80058a0:	e086      	b.n	80059b0 <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80058a2:	4b46      	ldr	r3, [pc, #280]	; (80059bc <HAL_RCC_ClockConfig+0x1f0>)
 80058a4:	689b      	ldr	r3, [r3, #8]
 80058a6:	f023 0203 	bic.w	r2, r3, #3
 80058aa:	687b      	ldr	r3, [r7, #4]
 80058ac:	685b      	ldr	r3, [r3, #4]
 80058ae:	4943      	ldr	r1, [pc, #268]	; (80059bc <HAL_RCC_ClockConfig+0x1f0>)
 80058b0:	4313      	orrs	r3, r2
 80058b2:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80058b4:	f7fe fc66 	bl	8004184 <HAL_GetTick>
 80058b8:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80058ba:	e00a      	b.n	80058d2 <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80058bc:	f7fe fc62 	bl	8004184 <HAL_GetTick>
 80058c0:	4602      	mov	r2, r0
 80058c2:	68fb      	ldr	r3, [r7, #12]
 80058c4:	1ad3      	subs	r3, r2, r3
 80058c6:	f241 3288 	movw	r2, #5000	; 0x1388
 80058ca:	4293      	cmp	r3, r2
 80058cc:	d901      	bls.n	80058d2 <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 80058ce:	2303      	movs	r3, #3
 80058d0:	e06e      	b.n	80059b0 <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80058d2:	4b3a      	ldr	r3, [pc, #232]	; (80059bc <HAL_RCC_ClockConfig+0x1f0>)
 80058d4:	689b      	ldr	r3, [r3, #8]
 80058d6:	f003 020c 	and.w	r2, r3, #12
 80058da:	687b      	ldr	r3, [r7, #4]
 80058dc:	685b      	ldr	r3, [r3, #4]
 80058de:	009b      	lsls	r3, r3, #2
 80058e0:	429a      	cmp	r2, r3
 80058e2:	d1eb      	bne.n	80058bc <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80058e4:	687b      	ldr	r3, [r7, #4]
 80058e6:	681b      	ldr	r3, [r3, #0]
 80058e8:	f003 0302 	and.w	r3, r3, #2
 80058ec:	2b00      	cmp	r3, #0
 80058ee:	d010      	beq.n	8005912 <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 80058f0:	687b      	ldr	r3, [r7, #4]
 80058f2:	689a      	ldr	r2, [r3, #8]
 80058f4:	4b31      	ldr	r3, [pc, #196]	; (80059bc <HAL_RCC_ClockConfig+0x1f0>)
 80058f6:	689b      	ldr	r3, [r3, #8]
 80058f8:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80058fc:	429a      	cmp	r2, r3
 80058fe:	d208      	bcs.n	8005912 <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005900:	4b2e      	ldr	r3, [pc, #184]	; (80059bc <HAL_RCC_ClockConfig+0x1f0>)
 8005902:	689b      	ldr	r3, [r3, #8]
 8005904:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8005908:	687b      	ldr	r3, [r7, #4]
 800590a:	689b      	ldr	r3, [r3, #8]
 800590c:	492b      	ldr	r1, [pc, #172]	; (80059bc <HAL_RCC_ClockConfig+0x1f0>)
 800590e:	4313      	orrs	r3, r2
 8005910:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8005912:	4b29      	ldr	r3, [pc, #164]	; (80059b8 <HAL_RCC_ClockConfig+0x1ec>)
 8005914:	681b      	ldr	r3, [r3, #0]
 8005916:	f003 0307 	and.w	r3, r3, #7
 800591a:	683a      	ldr	r2, [r7, #0]
 800591c:	429a      	cmp	r2, r3
 800591e:	d210      	bcs.n	8005942 <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005920:	4b25      	ldr	r3, [pc, #148]	; (80059b8 <HAL_RCC_ClockConfig+0x1ec>)
 8005922:	681b      	ldr	r3, [r3, #0]
 8005924:	f023 0207 	bic.w	r2, r3, #7
 8005928:	4923      	ldr	r1, [pc, #140]	; (80059b8 <HAL_RCC_ClockConfig+0x1ec>)
 800592a:	683b      	ldr	r3, [r7, #0]
 800592c:	4313      	orrs	r3, r2
 800592e:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8005930:	4b21      	ldr	r3, [pc, #132]	; (80059b8 <HAL_RCC_ClockConfig+0x1ec>)
 8005932:	681b      	ldr	r3, [r3, #0]
 8005934:	f003 0307 	and.w	r3, r3, #7
 8005938:	683a      	ldr	r2, [r7, #0]
 800593a:	429a      	cmp	r2, r3
 800593c:	d001      	beq.n	8005942 <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 800593e:	2301      	movs	r3, #1
 8005940:	e036      	b.n	80059b0 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005942:	687b      	ldr	r3, [r7, #4]
 8005944:	681b      	ldr	r3, [r3, #0]
 8005946:	f003 0304 	and.w	r3, r3, #4
 800594a:	2b00      	cmp	r3, #0
 800594c:	d008      	beq.n	8005960 <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800594e:	4b1b      	ldr	r3, [pc, #108]	; (80059bc <HAL_RCC_ClockConfig+0x1f0>)
 8005950:	689b      	ldr	r3, [r3, #8]
 8005952:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8005956:	687b      	ldr	r3, [r7, #4]
 8005958:	68db      	ldr	r3, [r3, #12]
 800595a:	4918      	ldr	r1, [pc, #96]	; (80059bc <HAL_RCC_ClockConfig+0x1f0>)
 800595c:	4313      	orrs	r3, r2
 800595e:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005960:	687b      	ldr	r3, [r7, #4]
 8005962:	681b      	ldr	r3, [r3, #0]
 8005964:	f003 0308 	and.w	r3, r3, #8
 8005968:	2b00      	cmp	r3, #0
 800596a:	d009      	beq.n	8005980 <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800596c:	4b13      	ldr	r3, [pc, #76]	; (80059bc <HAL_RCC_ClockConfig+0x1f0>)
 800596e:	689b      	ldr	r3, [r3, #8]
 8005970:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8005974:	687b      	ldr	r3, [r7, #4]
 8005976:	691b      	ldr	r3, [r3, #16]
 8005978:	00db      	lsls	r3, r3, #3
 800597a:	4910      	ldr	r1, [pc, #64]	; (80059bc <HAL_RCC_ClockConfig+0x1f0>)
 800597c:	4313      	orrs	r3, r2
 800597e:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8005980:	f000 f824 	bl	80059cc <HAL_RCC_GetSysClockFreq>
 8005984:	4602      	mov	r2, r0
 8005986:	4b0d      	ldr	r3, [pc, #52]	; (80059bc <HAL_RCC_ClockConfig+0x1f0>)
 8005988:	689b      	ldr	r3, [r3, #8]
 800598a:	091b      	lsrs	r3, r3, #4
 800598c:	f003 030f 	and.w	r3, r3, #15
 8005990:	490b      	ldr	r1, [pc, #44]	; (80059c0 <HAL_RCC_ClockConfig+0x1f4>)
 8005992:	5ccb      	ldrb	r3, [r1, r3]
 8005994:	f003 031f 	and.w	r3, r3, #31
 8005998:	fa22 f303 	lsr.w	r3, r2, r3
 800599c:	4a09      	ldr	r2, [pc, #36]	; (80059c4 <HAL_RCC_ClockConfig+0x1f8>)
 800599e:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 80059a0:	4b09      	ldr	r3, [pc, #36]	; (80059c8 <HAL_RCC_ClockConfig+0x1fc>)
 80059a2:	681b      	ldr	r3, [r3, #0]
 80059a4:	4618      	mov	r0, r3
 80059a6:	f7fe fbb1 	bl	800410c <HAL_InitTick>
 80059aa:	4603      	mov	r3, r0
 80059ac:	72fb      	strb	r3, [r7, #11]

  return status;
 80059ae:	7afb      	ldrb	r3, [r7, #11]
}
 80059b0:	4618      	mov	r0, r3
 80059b2:	3710      	adds	r7, #16
 80059b4:	46bd      	mov	sp, r7
 80059b6:	bd80      	pop	{r7, pc}
 80059b8:	40022000 	.word	0x40022000
 80059bc:	40021000 	.word	0x40021000
 80059c0:	0800bc4c 	.word	0x0800bc4c
 80059c4:	200000fc 	.word	0x200000fc
 80059c8:	2000008c 	.word	0x2000008c

080059cc <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80059cc:	b480      	push	{r7}
 80059ce:	b089      	sub	sp, #36	; 0x24
 80059d0:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 80059d2:	2300      	movs	r3, #0
 80059d4:	61fb      	str	r3, [r7, #28]
 80059d6:	2300      	movs	r3, #0
 80059d8:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80059da:	4b3e      	ldr	r3, [pc, #248]	; (8005ad4 <HAL_RCC_GetSysClockFreq+0x108>)
 80059dc:	689b      	ldr	r3, [r3, #8]
 80059de:	f003 030c 	and.w	r3, r3, #12
 80059e2:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 80059e4:	4b3b      	ldr	r3, [pc, #236]	; (8005ad4 <HAL_RCC_GetSysClockFreq+0x108>)
 80059e6:	68db      	ldr	r3, [r3, #12]
 80059e8:	f003 0303 	and.w	r3, r3, #3
 80059ec:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 80059ee:	693b      	ldr	r3, [r7, #16]
 80059f0:	2b00      	cmp	r3, #0
 80059f2:	d005      	beq.n	8005a00 <HAL_RCC_GetSysClockFreq+0x34>
 80059f4:	693b      	ldr	r3, [r7, #16]
 80059f6:	2b0c      	cmp	r3, #12
 80059f8:	d121      	bne.n	8005a3e <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 80059fa:	68fb      	ldr	r3, [r7, #12]
 80059fc:	2b01      	cmp	r3, #1
 80059fe:	d11e      	bne.n	8005a3e <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8005a00:	4b34      	ldr	r3, [pc, #208]	; (8005ad4 <HAL_RCC_GetSysClockFreq+0x108>)
 8005a02:	681b      	ldr	r3, [r3, #0]
 8005a04:	f003 0308 	and.w	r3, r3, #8
 8005a08:	2b00      	cmp	r3, #0
 8005a0a:	d107      	bne.n	8005a1c <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8005a0c:	4b31      	ldr	r3, [pc, #196]	; (8005ad4 <HAL_RCC_GetSysClockFreq+0x108>)
 8005a0e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8005a12:	0a1b      	lsrs	r3, r3, #8
 8005a14:	f003 030f 	and.w	r3, r3, #15
 8005a18:	61fb      	str	r3, [r7, #28]
 8005a1a:	e005      	b.n	8005a28 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8005a1c:	4b2d      	ldr	r3, [pc, #180]	; (8005ad4 <HAL_RCC_GetSysClockFreq+0x108>)
 8005a1e:	681b      	ldr	r3, [r3, #0]
 8005a20:	091b      	lsrs	r3, r3, #4
 8005a22:	f003 030f 	and.w	r3, r3, #15
 8005a26:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8005a28:	4a2b      	ldr	r2, [pc, #172]	; (8005ad8 <HAL_RCC_GetSysClockFreq+0x10c>)
 8005a2a:	69fb      	ldr	r3, [r7, #28]
 8005a2c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005a30:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8005a32:	693b      	ldr	r3, [r7, #16]
 8005a34:	2b00      	cmp	r3, #0
 8005a36:	d10d      	bne.n	8005a54 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8005a38:	69fb      	ldr	r3, [r7, #28]
 8005a3a:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8005a3c:	e00a      	b.n	8005a54 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8005a3e:	693b      	ldr	r3, [r7, #16]
 8005a40:	2b04      	cmp	r3, #4
 8005a42:	d102      	bne.n	8005a4a <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8005a44:	4b25      	ldr	r3, [pc, #148]	; (8005adc <HAL_RCC_GetSysClockFreq+0x110>)
 8005a46:	61bb      	str	r3, [r7, #24]
 8005a48:	e004      	b.n	8005a54 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8005a4a:	693b      	ldr	r3, [r7, #16]
 8005a4c:	2b08      	cmp	r3, #8
 8005a4e:	d101      	bne.n	8005a54 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8005a50:	4b23      	ldr	r3, [pc, #140]	; (8005ae0 <HAL_RCC_GetSysClockFreq+0x114>)
 8005a52:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8005a54:	693b      	ldr	r3, [r7, #16]
 8005a56:	2b0c      	cmp	r3, #12
 8005a58:	d134      	bne.n	8005ac4 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8005a5a:	4b1e      	ldr	r3, [pc, #120]	; (8005ad4 <HAL_RCC_GetSysClockFreq+0x108>)
 8005a5c:	68db      	ldr	r3, [r3, #12]
 8005a5e:	f003 0303 	and.w	r3, r3, #3
 8005a62:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8005a64:	68bb      	ldr	r3, [r7, #8]
 8005a66:	2b02      	cmp	r3, #2
 8005a68:	d003      	beq.n	8005a72 <HAL_RCC_GetSysClockFreq+0xa6>
 8005a6a:	68bb      	ldr	r3, [r7, #8]
 8005a6c:	2b03      	cmp	r3, #3
 8005a6e:	d003      	beq.n	8005a78 <HAL_RCC_GetSysClockFreq+0xac>
 8005a70:	e005      	b.n	8005a7e <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8005a72:	4b1a      	ldr	r3, [pc, #104]	; (8005adc <HAL_RCC_GetSysClockFreq+0x110>)
 8005a74:	617b      	str	r3, [r7, #20]
      break;
 8005a76:	e005      	b.n	8005a84 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8005a78:	4b19      	ldr	r3, [pc, #100]	; (8005ae0 <HAL_RCC_GetSysClockFreq+0x114>)
 8005a7a:	617b      	str	r3, [r7, #20]
      break;
 8005a7c:	e002      	b.n	8005a84 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8005a7e:	69fb      	ldr	r3, [r7, #28]
 8005a80:	617b      	str	r3, [r7, #20]
      break;
 8005a82:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8005a84:	4b13      	ldr	r3, [pc, #76]	; (8005ad4 <HAL_RCC_GetSysClockFreq+0x108>)
 8005a86:	68db      	ldr	r3, [r3, #12]
 8005a88:	091b      	lsrs	r3, r3, #4
 8005a8a:	f003 0307 	and.w	r3, r3, #7
 8005a8e:	3301      	adds	r3, #1
 8005a90:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8005a92:	4b10      	ldr	r3, [pc, #64]	; (8005ad4 <HAL_RCC_GetSysClockFreq+0x108>)
 8005a94:	68db      	ldr	r3, [r3, #12]
 8005a96:	0a1b      	lsrs	r3, r3, #8
 8005a98:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8005a9c:	697a      	ldr	r2, [r7, #20]
 8005a9e:	fb03 f202 	mul.w	r2, r3, r2
 8005aa2:	687b      	ldr	r3, [r7, #4]
 8005aa4:	fbb2 f3f3 	udiv	r3, r2, r3
 8005aa8:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8005aaa:	4b0a      	ldr	r3, [pc, #40]	; (8005ad4 <HAL_RCC_GetSysClockFreq+0x108>)
 8005aac:	68db      	ldr	r3, [r3, #12]
 8005aae:	0e5b      	lsrs	r3, r3, #25
 8005ab0:	f003 0303 	and.w	r3, r3, #3
 8005ab4:	3301      	adds	r3, #1
 8005ab6:	005b      	lsls	r3, r3, #1
 8005ab8:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8005aba:	697a      	ldr	r2, [r7, #20]
 8005abc:	683b      	ldr	r3, [r7, #0]
 8005abe:	fbb2 f3f3 	udiv	r3, r2, r3
 8005ac2:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8005ac4:	69bb      	ldr	r3, [r7, #24]
}
 8005ac6:	4618      	mov	r0, r3
 8005ac8:	3724      	adds	r7, #36	; 0x24
 8005aca:	46bd      	mov	sp, r7
 8005acc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ad0:	4770      	bx	lr
 8005ad2:	bf00      	nop
 8005ad4:	40021000 	.word	0x40021000
 8005ad8:	0800bc64 	.word	0x0800bc64
 8005adc:	00f42400 	.word	0x00f42400
 8005ae0:	02dc6c00 	.word	0x02dc6c00

08005ae4 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8005ae4:	b480      	push	{r7}
 8005ae6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8005ae8:	4b03      	ldr	r3, [pc, #12]	; (8005af8 <HAL_RCC_GetHCLKFreq+0x14>)
 8005aea:	681b      	ldr	r3, [r3, #0]
}
 8005aec:	4618      	mov	r0, r3
 8005aee:	46bd      	mov	sp, r7
 8005af0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005af4:	4770      	bx	lr
 8005af6:	bf00      	nop
 8005af8:	200000fc 	.word	0x200000fc

08005afc <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8005afc:	b580      	push	{r7, lr}
 8005afe:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8005b00:	f7ff fff0 	bl	8005ae4 <HAL_RCC_GetHCLKFreq>
 8005b04:	4602      	mov	r2, r0
 8005b06:	4b06      	ldr	r3, [pc, #24]	; (8005b20 <HAL_RCC_GetPCLK1Freq+0x24>)
 8005b08:	689b      	ldr	r3, [r3, #8]
 8005b0a:	0a1b      	lsrs	r3, r3, #8
 8005b0c:	f003 0307 	and.w	r3, r3, #7
 8005b10:	4904      	ldr	r1, [pc, #16]	; (8005b24 <HAL_RCC_GetPCLK1Freq+0x28>)
 8005b12:	5ccb      	ldrb	r3, [r1, r3]
 8005b14:	f003 031f 	and.w	r3, r3, #31
 8005b18:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005b1c:	4618      	mov	r0, r3
 8005b1e:	bd80      	pop	{r7, pc}
 8005b20:	40021000 	.word	0x40021000
 8005b24:	0800bc5c 	.word	0x0800bc5c

08005b28 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8005b28:	b580      	push	{r7, lr}
 8005b2a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8005b2c:	f7ff ffda 	bl	8005ae4 <HAL_RCC_GetHCLKFreq>
 8005b30:	4602      	mov	r2, r0
 8005b32:	4b06      	ldr	r3, [pc, #24]	; (8005b4c <HAL_RCC_GetPCLK2Freq+0x24>)
 8005b34:	689b      	ldr	r3, [r3, #8]
 8005b36:	0adb      	lsrs	r3, r3, #11
 8005b38:	f003 0307 	and.w	r3, r3, #7
 8005b3c:	4904      	ldr	r1, [pc, #16]	; (8005b50 <HAL_RCC_GetPCLK2Freq+0x28>)
 8005b3e:	5ccb      	ldrb	r3, [r1, r3]
 8005b40:	f003 031f 	and.w	r3, r3, #31
 8005b44:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005b48:	4618      	mov	r0, r3
 8005b4a:	bd80      	pop	{r7, pc}
 8005b4c:	40021000 	.word	0x40021000
 8005b50:	0800bc5c 	.word	0x0800bc5c

08005b54 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8005b54:	b580      	push	{r7, lr}
 8005b56:	b086      	sub	sp, #24
 8005b58:	af00      	add	r7, sp, #0
 8005b5a:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8005b5c:	2300      	movs	r3, #0
 8005b5e:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8005b60:	4b2a      	ldr	r3, [pc, #168]	; (8005c0c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8005b62:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005b64:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005b68:	2b00      	cmp	r3, #0
 8005b6a:	d003      	beq.n	8005b74 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8005b6c:	f7ff f9b6 	bl	8004edc <HAL_PWREx_GetVoltageRange>
 8005b70:	6178      	str	r0, [r7, #20]
 8005b72:	e014      	b.n	8005b9e <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8005b74:	4b25      	ldr	r3, [pc, #148]	; (8005c0c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8005b76:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005b78:	4a24      	ldr	r2, [pc, #144]	; (8005c0c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8005b7a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005b7e:	6593      	str	r3, [r2, #88]	; 0x58
 8005b80:	4b22      	ldr	r3, [pc, #136]	; (8005c0c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8005b82:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005b84:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005b88:	60fb      	str	r3, [r7, #12]
 8005b8a:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8005b8c:	f7ff f9a6 	bl	8004edc <HAL_PWREx_GetVoltageRange>
 8005b90:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8005b92:	4b1e      	ldr	r3, [pc, #120]	; (8005c0c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8005b94:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005b96:	4a1d      	ldr	r2, [pc, #116]	; (8005c0c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8005b98:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8005b9c:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8005b9e:	697b      	ldr	r3, [r7, #20]
 8005ba0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005ba4:	d10b      	bne.n	8005bbe <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8005ba6:	687b      	ldr	r3, [r7, #4]
 8005ba8:	2b80      	cmp	r3, #128	; 0x80
 8005baa:	d919      	bls.n	8005be0 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8005bac:	687b      	ldr	r3, [r7, #4]
 8005bae:	2ba0      	cmp	r3, #160	; 0xa0
 8005bb0:	d902      	bls.n	8005bb8 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8005bb2:	2302      	movs	r3, #2
 8005bb4:	613b      	str	r3, [r7, #16]
 8005bb6:	e013      	b.n	8005be0 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8005bb8:	2301      	movs	r3, #1
 8005bba:	613b      	str	r3, [r7, #16]
 8005bbc:	e010      	b.n	8005be0 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 8005bbe:	687b      	ldr	r3, [r7, #4]
 8005bc0:	2b80      	cmp	r3, #128	; 0x80
 8005bc2:	d902      	bls.n	8005bca <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 8005bc4:	2303      	movs	r3, #3
 8005bc6:	613b      	str	r3, [r7, #16]
 8005bc8:	e00a      	b.n	8005be0 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 8005bca:	687b      	ldr	r3, [r7, #4]
 8005bcc:	2b80      	cmp	r3, #128	; 0x80
 8005bce:	d102      	bne.n	8005bd6 <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8005bd0:	2302      	movs	r3, #2
 8005bd2:	613b      	str	r3, [r7, #16]
 8005bd4:	e004      	b.n	8005be0 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 8005bd6:	687b      	ldr	r3, [r7, #4]
 8005bd8:	2b70      	cmp	r3, #112	; 0x70
 8005bda:	d101      	bne.n	8005be0 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8005bdc:	2301      	movs	r3, #1
 8005bde:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8005be0:	4b0b      	ldr	r3, [pc, #44]	; (8005c10 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8005be2:	681b      	ldr	r3, [r3, #0]
 8005be4:	f023 0207 	bic.w	r2, r3, #7
 8005be8:	4909      	ldr	r1, [pc, #36]	; (8005c10 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8005bea:	693b      	ldr	r3, [r7, #16]
 8005bec:	4313      	orrs	r3, r2
 8005bee:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8005bf0:	4b07      	ldr	r3, [pc, #28]	; (8005c10 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8005bf2:	681b      	ldr	r3, [r3, #0]
 8005bf4:	f003 0307 	and.w	r3, r3, #7
 8005bf8:	693a      	ldr	r2, [r7, #16]
 8005bfa:	429a      	cmp	r2, r3
 8005bfc:	d001      	beq.n	8005c02 <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 8005bfe:	2301      	movs	r3, #1
 8005c00:	e000      	b.n	8005c04 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 8005c02:	2300      	movs	r3, #0
}
 8005c04:	4618      	mov	r0, r3
 8005c06:	3718      	adds	r7, #24
 8005c08:	46bd      	mov	sp, r7
 8005c0a:	bd80      	pop	{r7, pc}
 8005c0c:	40021000 	.word	0x40021000
 8005c10:	40022000 	.word	0x40022000

08005c14 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8005c14:	b580      	push	{r7, lr}
 8005c16:	b086      	sub	sp, #24
 8005c18:	af00      	add	r7, sp, #0
 8005c1a:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8005c1c:	2300      	movs	r3, #0
 8005c1e:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8005c20:	2300      	movs	r3, #0
 8005c22:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8005c24:	687b      	ldr	r3, [r7, #4]
 8005c26:	681b      	ldr	r3, [r3, #0]
 8005c28:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8005c2c:	2b00      	cmp	r3, #0
 8005c2e:	d031      	beq.n	8005c94 <HAL_RCCEx_PeriphCLKConfig+0x80>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8005c30:	687b      	ldr	r3, [r7, #4]
 8005c32:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005c34:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8005c38:	d01a      	beq.n	8005c70 <HAL_RCCEx_PeriphCLKConfig+0x5c>
 8005c3a:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8005c3e:	d814      	bhi.n	8005c6a <HAL_RCCEx_PeriphCLKConfig+0x56>
 8005c40:	2b00      	cmp	r3, #0
 8005c42:	d009      	beq.n	8005c58 <HAL_RCCEx_PeriphCLKConfig+0x44>
 8005c44:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8005c48:	d10f      	bne.n	8005c6a <HAL_RCCEx_PeriphCLKConfig+0x56>
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
 8005c4a:	4b5d      	ldr	r3, [pc, #372]	; (8005dc0 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8005c4c:	68db      	ldr	r3, [r3, #12]
 8005c4e:	4a5c      	ldr	r2, [pc, #368]	; (8005dc0 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8005c50:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005c54:	60d3      	str	r3, [r2, #12]
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8005c56:	e00c      	b.n	8005c72 <HAL_RCCEx_PeriphCLKConfig+0x5e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8005c58:	687b      	ldr	r3, [r7, #4]
 8005c5a:	3304      	adds	r3, #4
 8005c5c:	2100      	movs	r1, #0
 8005c5e:	4618      	mov	r0, r3
 8005c60:	f000 f9f0 	bl	8006044 <RCCEx_PLLSAI1_Config>
 8005c64:	4603      	mov	r3, r0
 8005c66:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8005c68:	e003      	b.n	8005c72 <HAL_RCCEx_PeriphCLKConfig+0x5e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8005c6a:	2301      	movs	r3, #1
 8005c6c:	74fb      	strb	r3, [r7, #19]
      break;
 8005c6e:	e000      	b.n	8005c72 <HAL_RCCEx_PeriphCLKConfig+0x5e>
      break;
 8005c70:	bf00      	nop
    }

    if(ret == HAL_OK)
 8005c72:	7cfb      	ldrb	r3, [r7, #19]
 8005c74:	2b00      	cmp	r3, #0
 8005c76:	d10b      	bne.n	8005c90 <HAL_RCCEx_PeriphCLKConfig+0x7c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8005c78:	4b51      	ldr	r3, [pc, #324]	; (8005dc0 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8005c7a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005c7e:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8005c82:	687b      	ldr	r3, [r7, #4]
 8005c84:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005c86:	494e      	ldr	r1, [pc, #312]	; (8005dc0 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8005c88:	4313      	orrs	r3, r2
 8005c8a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 8005c8e:	e001      	b.n	8005c94 <HAL_RCCEx_PeriphCLKConfig+0x80>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005c90:	7cfb      	ldrb	r3, [r7, #19]
 8005c92:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8005c94:	687b      	ldr	r3, [r7, #4]
 8005c96:	681b      	ldr	r3, [r3, #0]
 8005c98:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005c9c:	2b00      	cmp	r3, #0
 8005c9e:	f000 809e 	beq.w	8005dde <HAL_RCCEx_PeriphCLKConfig+0x1ca>
  {
    FlagStatus       pwrclkchanged = RESET;
 8005ca2:	2300      	movs	r3, #0
 8005ca4:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8005ca6:	4b46      	ldr	r3, [pc, #280]	; (8005dc0 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8005ca8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005caa:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005cae:	2b00      	cmp	r3, #0
 8005cb0:	d101      	bne.n	8005cb6 <HAL_RCCEx_PeriphCLKConfig+0xa2>
 8005cb2:	2301      	movs	r3, #1
 8005cb4:	e000      	b.n	8005cb8 <HAL_RCCEx_PeriphCLKConfig+0xa4>
 8005cb6:	2300      	movs	r3, #0
 8005cb8:	2b00      	cmp	r3, #0
 8005cba:	d00d      	beq.n	8005cd8 <HAL_RCCEx_PeriphCLKConfig+0xc4>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005cbc:	4b40      	ldr	r3, [pc, #256]	; (8005dc0 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8005cbe:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005cc0:	4a3f      	ldr	r2, [pc, #252]	; (8005dc0 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8005cc2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005cc6:	6593      	str	r3, [r2, #88]	; 0x58
 8005cc8:	4b3d      	ldr	r3, [pc, #244]	; (8005dc0 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8005cca:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005ccc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005cd0:	60bb      	str	r3, [r7, #8]
 8005cd2:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8005cd4:	2301      	movs	r3, #1
 8005cd6:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8005cd8:	4b3a      	ldr	r3, [pc, #232]	; (8005dc4 <HAL_RCCEx_PeriphCLKConfig+0x1b0>)
 8005cda:	681b      	ldr	r3, [r3, #0]
 8005cdc:	4a39      	ldr	r2, [pc, #228]	; (8005dc4 <HAL_RCCEx_PeriphCLKConfig+0x1b0>)
 8005cde:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005ce2:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8005ce4:	f7fe fa4e 	bl	8004184 <HAL_GetTick>
 8005ce8:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8005cea:	e009      	b.n	8005d00 <HAL_RCCEx_PeriphCLKConfig+0xec>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005cec:	f7fe fa4a 	bl	8004184 <HAL_GetTick>
 8005cf0:	4602      	mov	r2, r0
 8005cf2:	68fb      	ldr	r3, [r7, #12]
 8005cf4:	1ad3      	subs	r3, r2, r3
 8005cf6:	2b02      	cmp	r3, #2
 8005cf8:	d902      	bls.n	8005d00 <HAL_RCCEx_PeriphCLKConfig+0xec>
      {
        ret = HAL_TIMEOUT;
 8005cfa:	2303      	movs	r3, #3
 8005cfc:	74fb      	strb	r3, [r7, #19]
        break;
 8005cfe:	e005      	b.n	8005d0c <HAL_RCCEx_PeriphCLKConfig+0xf8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8005d00:	4b30      	ldr	r3, [pc, #192]	; (8005dc4 <HAL_RCCEx_PeriphCLKConfig+0x1b0>)
 8005d02:	681b      	ldr	r3, [r3, #0]
 8005d04:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005d08:	2b00      	cmp	r3, #0
 8005d0a:	d0ef      	beq.n	8005cec <HAL_RCCEx_PeriphCLKConfig+0xd8>
      }
    }

    if(ret == HAL_OK)
 8005d0c:	7cfb      	ldrb	r3, [r7, #19]
 8005d0e:	2b00      	cmp	r3, #0
 8005d10:	d15a      	bne.n	8005dc8 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8005d12:	4b2b      	ldr	r3, [pc, #172]	; (8005dc0 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8005d14:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005d18:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005d1c:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8005d1e:	697b      	ldr	r3, [r7, #20]
 8005d20:	2b00      	cmp	r3, #0
 8005d22:	d01e      	beq.n	8005d62 <HAL_RCCEx_PeriphCLKConfig+0x14e>
 8005d24:	687b      	ldr	r3, [r7, #4]
 8005d26:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005d28:	697a      	ldr	r2, [r7, #20]
 8005d2a:	429a      	cmp	r2, r3
 8005d2c:	d019      	beq.n	8005d62 <HAL_RCCEx_PeriphCLKConfig+0x14e>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8005d2e:	4b24      	ldr	r3, [pc, #144]	; (8005dc0 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8005d30:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005d34:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005d38:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8005d3a:	4b21      	ldr	r3, [pc, #132]	; (8005dc0 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8005d3c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005d40:	4a1f      	ldr	r2, [pc, #124]	; (8005dc0 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8005d42:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005d46:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8005d4a:	4b1d      	ldr	r3, [pc, #116]	; (8005dc0 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8005d4c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005d50:	4a1b      	ldr	r2, [pc, #108]	; (8005dc0 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8005d52:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005d56:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8005d5a:	4a19      	ldr	r2, [pc, #100]	; (8005dc0 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8005d5c:	697b      	ldr	r3, [r7, #20]
 8005d5e:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8005d62:	697b      	ldr	r3, [r7, #20]
 8005d64:	f003 0301 	and.w	r3, r3, #1
 8005d68:	2b00      	cmp	r3, #0
 8005d6a:	d016      	beq.n	8005d9a <HAL_RCCEx_PeriphCLKConfig+0x186>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005d6c:	f7fe fa0a 	bl	8004184 <HAL_GetTick>
 8005d70:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005d72:	e00b      	b.n	8005d8c <HAL_RCCEx_PeriphCLKConfig+0x178>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005d74:	f7fe fa06 	bl	8004184 <HAL_GetTick>
 8005d78:	4602      	mov	r2, r0
 8005d7a:	68fb      	ldr	r3, [r7, #12]
 8005d7c:	1ad3      	subs	r3, r2, r3
 8005d7e:	f241 3288 	movw	r2, #5000	; 0x1388
 8005d82:	4293      	cmp	r3, r2
 8005d84:	d902      	bls.n	8005d8c <HAL_RCCEx_PeriphCLKConfig+0x178>
          {
            ret = HAL_TIMEOUT;
 8005d86:	2303      	movs	r3, #3
 8005d88:	74fb      	strb	r3, [r7, #19]
            break;
 8005d8a:	e006      	b.n	8005d9a <HAL_RCCEx_PeriphCLKConfig+0x186>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005d8c:	4b0c      	ldr	r3, [pc, #48]	; (8005dc0 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8005d8e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005d92:	f003 0302 	and.w	r3, r3, #2
 8005d96:	2b00      	cmp	r3, #0
 8005d98:	d0ec      	beq.n	8005d74 <HAL_RCCEx_PeriphCLKConfig+0x160>
          }
        }
      }

      if(ret == HAL_OK)
 8005d9a:	7cfb      	ldrb	r3, [r7, #19]
 8005d9c:	2b00      	cmp	r3, #0
 8005d9e:	d10b      	bne.n	8005db8 <HAL_RCCEx_PeriphCLKConfig+0x1a4>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8005da0:	4b07      	ldr	r3, [pc, #28]	; (8005dc0 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8005da2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005da6:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8005daa:	687b      	ldr	r3, [r7, #4]
 8005dac:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005dae:	4904      	ldr	r1, [pc, #16]	; (8005dc0 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8005db0:	4313      	orrs	r3, r2
 8005db2:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 8005db6:	e009      	b.n	8005dcc <HAL_RCCEx_PeriphCLKConfig+0x1b8>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8005db8:	7cfb      	ldrb	r3, [r7, #19]
 8005dba:	74bb      	strb	r3, [r7, #18]
 8005dbc:	e006      	b.n	8005dcc <HAL_RCCEx_PeriphCLKConfig+0x1b8>
 8005dbe:	bf00      	nop
 8005dc0:	40021000 	.word	0x40021000
 8005dc4:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005dc8:	7cfb      	ldrb	r3, [r7, #19]
 8005dca:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8005dcc:	7c7b      	ldrb	r3, [r7, #17]
 8005dce:	2b01      	cmp	r3, #1
 8005dd0:	d105      	bne.n	8005dde <HAL_RCCEx_PeriphCLKConfig+0x1ca>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005dd2:	4b9b      	ldr	r3, [pc, #620]	; (8006040 <HAL_RCCEx_PeriphCLKConfig+0x42c>)
 8005dd4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005dd6:	4a9a      	ldr	r2, [pc, #616]	; (8006040 <HAL_RCCEx_PeriphCLKConfig+0x42c>)
 8005dd8:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8005ddc:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8005dde:	687b      	ldr	r3, [r7, #4]
 8005de0:	681b      	ldr	r3, [r3, #0]
 8005de2:	f003 0301 	and.w	r3, r3, #1
 8005de6:	2b00      	cmp	r3, #0
 8005de8:	d00a      	beq.n	8005e00 <HAL_RCCEx_PeriphCLKConfig+0x1ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8005dea:	4b95      	ldr	r3, [pc, #596]	; (8006040 <HAL_RCCEx_PeriphCLKConfig+0x42c>)
 8005dec:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005df0:	f023 0203 	bic.w	r2, r3, #3
 8005df4:	687b      	ldr	r3, [r7, #4]
 8005df6:	6a1b      	ldr	r3, [r3, #32]
 8005df8:	4991      	ldr	r1, [pc, #580]	; (8006040 <HAL_RCCEx_PeriphCLKConfig+0x42c>)
 8005dfa:	4313      	orrs	r3, r2
 8005dfc:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8005e00:	687b      	ldr	r3, [r7, #4]
 8005e02:	681b      	ldr	r3, [r3, #0]
 8005e04:	f003 0302 	and.w	r3, r3, #2
 8005e08:	2b00      	cmp	r3, #0
 8005e0a:	d00a      	beq.n	8005e22 <HAL_RCCEx_PeriphCLKConfig+0x20e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8005e0c:	4b8c      	ldr	r3, [pc, #560]	; (8006040 <HAL_RCCEx_PeriphCLKConfig+0x42c>)
 8005e0e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005e12:	f023 020c 	bic.w	r2, r3, #12
 8005e16:	687b      	ldr	r3, [r7, #4]
 8005e18:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005e1a:	4989      	ldr	r1, [pc, #548]	; (8006040 <HAL_RCCEx_PeriphCLKConfig+0x42c>)
 8005e1c:	4313      	orrs	r3, r2
 8005e1e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8005e22:	687b      	ldr	r3, [r7, #4]
 8005e24:	681b      	ldr	r3, [r3, #0]
 8005e26:	f003 0304 	and.w	r3, r3, #4
 8005e2a:	2b00      	cmp	r3, #0
 8005e2c:	d00a      	beq.n	8005e44 <HAL_RCCEx_PeriphCLKConfig+0x230>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8005e2e:	4b84      	ldr	r3, [pc, #528]	; (8006040 <HAL_RCCEx_PeriphCLKConfig+0x42c>)
 8005e30:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005e34:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8005e38:	687b      	ldr	r3, [r7, #4]
 8005e3a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005e3c:	4980      	ldr	r1, [pc, #512]	; (8006040 <HAL_RCCEx_PeriphCLKConfig+0x42c>)
 8005e3e:	4313      	orrs	r3, r2
 8005e40:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8005e44:	687b      	ldr	r3, [r7, #4]
 8005e46:	681b      	ldr	r3, [r3, #0]
 8005e48:	f003 0320 	and.w	r3, r3, #32
 8005e4c:	2b00      	cmp	r3, #0
 8005e4e:	d00a      	beq.n	8005e66 <HAL_RCCEx_PeriphCLKConfig+0x252>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8005e50:	4b7b      	ldr	r3, [pc, #492]	; (8006040 <HAL_RCCEx_PeriphCLKConfig+0x42c>)
 8005e52:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005e56:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8005e5a:	687b      	ldr	r3, [r7, #4]
 8005e5c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005e5e:	4978      	ldr	r1, [pc, #480]	; (8006040 <HAL_RCCEx_PeriphCLKConfig+0x42c>)
 8005e60:	4313      	orrs	r3, r2
 8005e62:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8005e66:	687b      	ldr	r3, [r7, #4]
 8005e68:	681b      	ldr	r3, [r3, #0]
 8005e6a:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8005e6e:	2b00      	cmp	r3, #0
 8005e70:	d00a      	beq.n	8005e88 <HAL_RCCEx_PeriphCLKConfig+0x274>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8005e72:	4b73      	ldr	r3, [pc, #460]	; (8006040 <HAL_RCCEx_PeriphCLKConfig+0x42c>)
 8005e74:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005e78:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8005e7c:	687b      	ldr	r3, [r7, #4]
 8005e7e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005e80:	496f      	ldr	r1, [pc, #444]	; (8006040 <HAL_RCCEx_PeriphCLKConfig+0x42c>)
 8005e82:	4313      	orrs	r3, r2
 8005e84:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8005e88:	687b      	ldr	r3, [r7, #4]
 8005e8a:	681b      	ldr	r3, [r3, #0]
 8005e8c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005e90:	2b00      	cmp	r3, #0
 8005e92:	d00a      	beq.n	8005eaa <HAL_RCCEx_PeriphCLKConfig+0x296>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8005e94:	4b6a      	ldr	r3, [pc, #424]	; (8006040 <HAL_RCCEx_PeriphCLKConfig+0x42c>)
 8005e96:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005e9a:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8005e9e:	687b      	ldr	r3, [r7, #4]
 8005ea0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005ea2:	4967      	ldr	r1, [pc, #412]	; (8006040 <HAL_RCCEx_PeriphCLKConfig+0x42c>)
 8005ea4:	4313      	orrs	r3, r2
 8005ea6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8005eaa:	687b      	ldr	r3, [r7, #4]
 8005eac:	681b      	ldr	r3, [r3, #0]
 8005eae:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005eb2:	2b00      	cmp	r3, #0
 8005eb4:	d00a      	beq.n	8005ecc <HAL_RCCEx_PeriphCLKConfig+0x2b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8005eb6:	4b62      	ldr	r3, [pc, #392]	; (8006040 <HAL_RCCEx_PeriphCLKConfig+0x42c>)
 8005eb8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005ebc:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8005ec0:	687b      	ldr	r3, [r7, #4]
 8005ec2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005ec4:	495e      	ldr	r1, [pc, #376]	; (8006040 <HAL_RCCEx_PeriphCLKConfig+0x42c>)
 8005ec6:	4313      	orrs	r3, r2
 8005ec8:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8005ecc:	687b      	ldr	r3, [r7, #4]
 8005ece:	681b      	ldr	r3, [r3, #0]
 8005ed0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005ed4:	2b00      	cmp	r3, #0
 8005ed6:	d00a      	beq.n	8005eee <HAL_RCCEx_PeriphCLKConfig+0x2da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8005ed8:	4b59      	ldr	r3, [pc, #356]	; (8006040 <HAL_RCCEx_PeriphCLKConfig+0x42c>)
 8005eda:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005ede:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8005ee2:	687b      	ldr	r3, [r7, #4]
 8005ee4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005ee6:	4956      	ldr	r1, [pc, #344]	; (8006040 <HAL_RCCEx_PeriphCLKConfig+0x42c>)
 8005ee8:	4313      	orrs	r3, r2
 8005eea:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8005eee:	687b      	ldr	r3, [r7, #4]
 8005ef0:	681b      	ldr	r3, [r3, #0]
 8005ef2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005ef6:	2b00      	cmp	r3, #0
 8005ef8:	d00a      	beq.n	8005f10 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8005efa:	4b51      	ldr	r3, [pc, #324]	; (8006040 <HAL_RCCEx_PeriphCLKConfig+0x42c>)
 8005efc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005f00:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8005f04:	687b      	ldr	r3, [r7, #4]
 8005f06:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005f08:	494d      	ldr	r1, [pc, #308]	; (8006040 <HAL_RCCEx_PeriphCLKConfig+0x42c>)
 8005f0a:	4313      	orrs	r3, r2
 8005f0c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 8005f10:	687b      	ldr	r3, [r7, #4]
 8005f12:	681b      	ldr	r3, [r3, #0]
 8005f14:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8005f18:	2b00      	cmp	r3, #0
 8005f1a:	d028      	beq.n	8005f6e <HAL_RCCEx_PeriphCLKConfig+0x35a>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8005f1c:	4b48      	ldr	r3, [pc, #288]	; (8006040 <HAL_RCCEx_PeriphCLKConfig+0x42c>)
 8005f1e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005f22:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8005f26:	687b      	ldr	r3, [r7, #4]
 8005f28:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005f2a:	4945      	ldr	r1, [pc, #276]	; (8006040 <HAL_RCCEx_PeriphCLKConfig+0x42c>)
 8005f2c:	4313      	orrs	r3, r2
 8005f2e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 8005f32:	687b      	ldr	r3, [r7, #4]
 8005f34:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005f36:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8005f3a:	d106      	bne.n	8005f4a <HAL_RCCEx_PeriphCLKConfig+0x336>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005f3c:	4b40      	ldr	r3, [pc, #256]	; (8006040 <HAL_RCCEx_PeriphCLKConfig+0x42c>)
 8005f3e:	68db      	ldr	r3, [r3, #12]
 8005f40:	4a3f      	ldr	r2, [pc, #252]	; (8006040 <HAL_RCCEx_PeriphCLKConfig+0x42c>)
 8005f42:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8005f46:	60d3      	str	r3, [r2, #12]
 8005f48:	e011      	b.n	8005f6e <HAL_RCCEx_PeriphCLKConfig+0x35a>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8005f4a:	687b      	ldr	r3, [r7, #4]
 8005f4c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005f4e:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8005f52:	d10c      	bne.n	8005f6e <HAL_RCCEx_PeriphCLKConfig+0x35a>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8005f54:	687b      	ldr	r3, [r7, #4]
 8005f56:	3304      	adds	r3, #4
 8005f58:	2101      	movs	r1, #1
 8005f5a:	4618      	mov	r0, r3
 8005f5c:	f000 f872 	bl	8006044 <RCCEx_PLLSAI1_Config>
 8005f60:	4603      	mov	r3, r0
 8005f62:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8005f64:	7cfb      	ldrb	r3, [r7, #19]
 8005f66:	2b00      	cmp	r3, #0
 8005f68:	d001      	beq.n	8005f6e <HAL_RCCEx_PeriphCLKConfig+0x35a>
      {
        /* set overall return value */
        status = ret;
 8005f6a:	7cfb      	ldrb	r3, [r7, #19]
 8005f6c:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8005f6e:	687b      	ldr	r3, [r7, #4]
 8005f70:	681b      	ldr	r3, [r3, #0]
 8005f72:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8005f76:	2b00      	cmp	r3, #0
 8005f78:	d028      	beq.n	8005fcc <HAL_RCCEx_PeriphCLKConfig+0x3b8>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8005f7a:	4b31      	ldr	r3, [pc, #196]	; (8006040 <HAL_RCCEx_PeriphCLKConfig+0x42c>)
 8005f7c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005f80:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8005f84:	687b      	ldr	r3, [r7, #4]
 8005f86:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005f88:	492d      	ldr	r1, [pc, #180]	; (8006040 <HAL_RCCEx_PeriphCLKConfig+0x42c>)
 8005f8a:	4313      	orrs	r3, r2
 8005f8c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8005f90:	687b      	ldr	r3, [r7, #4]
 8005f92:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005f94:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8005f98:	d106      	bne.n	8005fa8 <HAL_RCCEx_PeriphCLKConfig+0x394>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005f9a:	4b29      	ldr	r3, [pc, #164]	; (8006040 <HAL_RCCEx_PeriphCLKConfig+0x42c>)
 8005f9c:	68db      	ldr	r3, [r3, #12]
 8005f9e:	4a28      	ldr	r2, [pc, #160]	; (8006040 <HAL_RCCEx_PeriphCLKConfig+0x42c>)
 8005fa0:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8005fa4:	60d3      	str	r3, [r2, #12]
 8005fa6:	e011      	b.n	8005fcc <HAL_RCCEx_PeriphCLKConfig+0x3b8>
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8005fa8:	687b      	ldr	r3, [r7, #4]
 8005faa:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005fac:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8005fb0:	d10c      	bne.n	8005fcc <HAL_RCCEx_PeriphCLKConfig+0x3b8>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8005fb2:	687b      	ldr	r3, [r7, #4]
 8005fb4:	3304      	adds	r3, #4
 8005fb6:	2101      	movs	r1, #1
 8005fb8:	4618      	mov	r0, r3
 8005fba:	f000 f843 	bl	8006044 <RCCEx_PLLSAI1_Config>
 8005fbe:	4603      	mov	r3, r0
 8005fc0:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8005fc2:	7cfb      	ldrb	r3, [r7, #19]
 8005fc4:	2b00      	cmp	r3, #0
 8005fc6:	d001      	beq.n	8005fcc <HAL_RCCEx_PeriphCLKConfig+0x3b8>
      {
        /* set overall return value */
        status = ret;
 8005fc8:	7cfb      	ldrb	r3, [r7, #19]
 8005fca:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8005fcc:	687b      	ldr	r3, [r7, #4]
 8005fce:	681b      	ldr	r3, [r3, #0]
 8005fd0:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8005fd4:	2b00      	cmp	r3, #0
 8005fd6:	d01c      	beq.n	8006012 <HAL_RCCEx_PeriphCLKConfig+0x3fe>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8005fd8:	4b19      	ldr	r3, [pc, #100]	; (8006040 <HAL_RCCEx_PeriphCLKConfig+0x42c>)
 8005fda:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005fde:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 8005fe2:	687b      	ldr	r3, [r7, #4]
 8005fe4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005fe6:	4916      	ldr	r1, [pc, #88]	; (8006040 <HAL_RCCEx_PeriphCLKConfig+0x42c>)
 8005fe8:	4313      	orrs	r3, r2
 8005fea:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8005fee:	687b      	ldr	r3, [r7, #4]
 8005ff0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005ff2:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8005ff6:	d10c      	bne.n	8006012 <HAL_RCCEx_PeriphCLKConfig+0x3fe>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8005ff8:	687b      	ldr	r3, [r7, #4]
 8005ffa:	3304      	adds	r3, #4
 8005ffc:	2102      	movs	r1, #2
 8005ffe:	4618      	mov	r0, r3
 8006000:	f000 f820 	bl	8006044 <RCCEx_PLLSAI1_Config>
 8006004:	4603      	mov	r3, r0
 8006006:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8006008:	7cfb      	ldrb	r3, [r7, #19]
 800600a:	2b00      	cmp	r3, #0
 800600c:	d001      	beq.n	8006012 <HAL_RCCEx_PeriphCLKConfig+0x3fe>
      {
        /* set overall return value */
        status = ret;
 800600e:	7cfb      	ldrb	r3, [r7, #19]
 8006010:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8006012:	687b      	ldr	r3, [r7, #4]
 8006014:	681b      	ldr	r3, [r3, #0]
 8006016:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800601a:	2b00      	cmp	r3, #0
 800601c:	d00a      	beq.n	8006034 <HAL_RCCEx_PeriphCLKConfig+0x420>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 800601e:	4b08      	ldr	r3, [pc, #32]	; (8006040 <HAL_RCCEx_PeriphCLKConfig+0x42c>)
 8006020:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006024:	f023 4280 	bic.w	r2, r3, #1073741824	; 0x40000000
 8006028:	687b      	ldr	r3, [r7, #4]
 800602a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800602c:	4904      	ldr	r1, [pc, #16]	; (8006040 <HAL_RCCEx_PeriphCLKConfig+0x42c>)
 800602e:	4313      	orrs	r3, r2
 8006030:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 8006034:	7cbb      	ldrb	r3, [r7, #18]
}
 8006036:	4618      	mov	r0, r3
 8006038:	3718      	adds	r7, #24
 800603a:	46bd      	mov	sp, r7
 800603c:	bd80      	pop	{r7, pc}
 800603e:	bf00      	nop
 8006040:	40021000 	.word	0x40021000

08006044 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8006044:	b580      	push	{r7, lr}
 8006046:	b084      	sub	sp, #16
 8006048:	af00      	add	r7, sp, #0
 800604a:	6078      	str	r0, [r7, #4]
 800604c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800604e:	2300      	movs	r3, #0
 8006050:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8006052:	4b74      	ldr	r3, [pc, #464]	; (8006224 <RCCEx_PLLSAI1_Config+0x1e0>)
 8006054:	68db      	ldr	r3, [r3, #12]
 8006056:	f003 0303 	and.w	r3, r3, #3
 800605a:	2b00      	cmp	r3, #0
 800605c:	d018      	beq.n	8006090 <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 800605e:	4b71      	ldr	r3, [pc, #452]	; (8006224 <RCCEx_PLLSAI1_Config+0x1e0>)
 8006060:	68db      	ldr	r3, [r3, #12]
 8006062:	f003 0203 	and.w	r2, r3, #3
 8006066:	687b      	ldr	r3, [r7, #4]
 8006068:	681b      	ldr	r3, [r3, #0]
 800606a:	429a      	cmp	r2, r3
 800606c:	d10d      	bne.n	800608a <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 800606e:	687b      	ldr	r3, [r7, #4]
 8006070:	681b      	ldr	r3, [r3, #0]
       ||
 8006072:	2b00      	cmp	r3, #0
 8006074:	d009      	beq.n	800608a <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 8006076:	4b6b      	ldr	r3, [pc, #428]	; (8006224 <RCCEx_PLLSAI1_Config+0x1e0>)
 8006078:	68db      	ldr	r3, [r3, #12]
 800607a:	091b      	lsrs	r3, r3, #4
 800607c:	f003 0307 	and.w	r3, r3, #7
 8006080:	1c5a      	adds	r2, r3, #1
 8006082:	687b      	ldr	r3, [r7, #4]
 8006084:	685b      	ldr	r3, [r3, #4]
       ||
 8006086:	429a      	cmp	r2, r3
 8006088:	d047      	beq.n	800611a <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 800608a:	2301      	movs	r3, #1
 800608c:	73fb      	strb	r3, [r7, #15]
 800608e:	e044      	b.n	800611a <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8006090:	687b      	ldr	r3, [r7, #4]
 8006092:	681b      	ldr	r3, [r3, #0]
 8006094:	2b03      	cmp	r3, #3
 8006096:	d018      	beq.n	80060ca <RCCEx_PLLSAI1_Config+0x86>
 8006098:	2b03      	cmp	r3, #3
 800609a:	d825      	bhi.n	80060e8 <RCCEx_PLLSAI1_Config+0xa4>
 800609c:	2b01      	cmp	r3, #1
 800609e:	d002      	beq.n	80060a6 <RCCEx_PLLSAI1_Config+0x62>
 80060a0:	2b02      	cmp	r3, #2
 80060a2:	d009      	beq.n	80060b8 <RCCEx_PLLSAI1_Config+0x74>
 80060a4:	e020      	b.n	80060e8 <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 80060a6:	4b5f      	ldr	r3, [pc, #380]	; (8006224 <RCCEx_PLLSAI1_Config+0x1e0>)
 80060a8:	681b      	ldr	r3, [r3, #0]
 80060aa:	f003 0302 	and.w	r3, r3, #2
 80060ae:	2b00      	cmp	r3, #0
 80060b0:	d11d      	bne.n	80060ee <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 80060b2:	2301      	movs	r3, #1
 80060b4:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80060b6:	e01a      	b.n	80060ee <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 80060b8:	4b5a      	ldr	r3, [pc, #360]	; (8006224 <RCCEx_PLLSAI1_Config+0x1e0>)
 80060ba:	681b      	ldr	r3, [r3, #0]
 80060bc:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80060c0:	2b00      	cmp	r3, #0
 80060c2:	d116      	bne.n	80060f2 <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 80060c4:	2301      	movs	r3, #1
 80060c6:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80060c8:	e013      	b.n	80060f2 <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 80060ca:	4b56      	ldr	r3, [pc, #344]	; (8006224 <RCCEx_PLLSAI1_Config+0x1e0>)
 80060cc:	681b      	ldr	r3, [r3, #0]
 80060ce:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80060d2:	2b00      	cmp	r3, #0
 80060d4:	d10f      	bne.n	80060f6 <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 80060d6:	4b53      	ldr	r3, [pc, #332]	; (8006224 <RCCEx_PLLSAI1_Config+0x1e0>)
 80060d8:	681b      	ldr	r3, [r3, #0]
 80060da:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80060de:	2b00      	cmp	r3, #0
 80060e0:	d109      	bne.n	80060f6 <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 80060e2:	2301      	movs	r3, #1
 80060e4:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 80060e6:	e006      	b.n	80060f6 <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 80060e8:	2301      	movs	r3, #1
 80060ea:	73fb      	strb	r3, [r7, #15]
      break;
 80060ec:	e004      	b.n	80060f8 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 80060ee:	bf00      	nop
 80060f0:	e002      	b.n	80060f8 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 80060f2:	bf00      	nop
 80060f4:	e000      	b.n	80060f8 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 80060f6:	bf00      	nop
    }

    if(status == HAL_OK)
 80060f8:	7bfb      	ldrb	r3, [r7, #15]
 80060fa:	2b00      	cmp	r3, #0
 80060fc:	d10d      	bne.n	800611a <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 80060fe:	4b49      	ldr	r3, [pc, #292]	; (8006224 <RCCEx_PLLSAI1_Config+0x1e0>)
 8006100:	68db      	ldr	r3, [r3, #12]
 8006102:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 8006106:	687b      	ldr	r3, [r7, #4]
 8006108:	6819      	ldr	r1, [r3, #0]
 800610a:	687b      	ldr	r3, [r7, #4]
 800610c:	685b      	ldr	r3, [r3, #4]
 800610e:	3b01      	subs	r3, #1
 8006110:	011b      	lsls	r3, r3, #4
 8006112:	430b      	orrs	r3, r1
 8006114:	4943      	ldr	r1, [pc, #268]	; (8006224 <RCCEx_PLLSAI1_Config+0x1e0>)
 8006116:	4313      	orrs	r3, r2
 8006118:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 800611a:	7bfb      	ldrb	r3, [r7, #15]
 800611c:	2b00      	cmp	r3, #0
 800611e:	d17c      	bne.n	800621a <RCCEx_PLLSAI1_Config+0x1d6>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8006120:	4b40      	ldr	r3, [pc, #256]	; (8006224 <RCCEx_PLLSAI1_Config+0x1e0>)
 8006122:	681b      	ldr	r3, [r3, #0]
 8006124:	4a3f      	ldr	r2, [pc, #252]	; (8006224 <RCCEx_PLLSAI1_Config+0x1e0>)
 8006126:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 800612a:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800612c:	f7fe f82a 	bl	8004184 <HAL_GetTick>
 8006130:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8006132:	e009      	b.n	8006148 <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8006134:	f7fe f826 	bl	8004184 <HAL_GetTick>
 8006138:	4602      	mov	r2, r0
 800613a:	68bb      	ldr	r3, [r7, #8]
 800613c:	1ad3      	subs	r3, r2, r3
 800613e:	2b02      	cmp	r3, #2
 8006140:	d902      	bls.n	8006148 <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8006142:	2303      	movs	r3, #3
 8006144:	73fb      	strb	r3, [r7, #15]
        break;
 8006146:	e005      	b.n	8006154 <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8006148:	4b36      	ldr	r3, [pc, #216]	; (8006224 <RCCEx_PLLSAI1_Config+0x1e0>)
 800614a:	681b      	ldr	r3, [r3, #0]
 800614c:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8006150:	2b00      	cmp	r3, #0
 8006152:	d1ef      	bne.n	8006134 <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8006154:	7bfb      	ldrb	r3, [r7, #15]
 8006156:	2b00      	cmp	r3, #0
 8006158:	d15f      	bne.n	800621a <RCCEx_PLLSAI1_Config+0x1d6>
    {
      if(Divider == DIVIDER_P_UPDATE)
 800615a:	683b      	ldr	r3, [r7, #0]
 800615c:	2b00      	cmp	r3, #0
 800615e:	d110      	bne.n	8006182 <RCCEx_PLLSAI1_Config+0x13e>
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#else
        /* Configure the PLLSAI1 Division factor P and Multiplication factor N*/
#if defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8006160:	4b30      	ldr	r3, [pc, #192]	; (8006224 <RCCEx_PLLSAI1_Config+0x1e0>)
 8006162:	691b      	ldr	r3, [r3, #16]
 8006164:	f023 4378 	bic.w	r3, r3, #4160749568	; 0xf8000000
 8006168:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 800616c:	687a      	ldr	r2, [r7, #4]
 800616e:	6892      	ldr	r2, [r2, #8]
 8006170:	0211      	lsls	r1, r2, #8
 8006172:	687a      	ldr	r2, [r7, #4]
 8006174:	68d2      	ldr	r2, [r2, #12]
 8006176:	06d2      	lsls	r2, r2, #27
 8006178:	430a      	orrs	r2, r1
 800617a:	492a      	ldr	r1, [pc, #168]	; (8006224 <RCCEx_PLLSAI1_Config+0x1e0>)
 800617c:	4313      	orrs	r3, r2
 800617e:	610b      	str	r3, [r1, #16]
 8006180:	e027      	b.n	80061d2 <RCCEx_PLLSAI1_Config+0x18e>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8006182:	683b      	ldr	r3, [r7, #0]
 8006184:	2b01      	cmp	r3, #1
 8006186:	d112      	bne.n	80061ae <RCCEx_PLLSAI1_Config+0x16a>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8006188:	4b26      	ldr	r3, [pc, #152]	; (8006224 <RCCEx_PLLSAI1_Config+0x1e0>)
 800618a:	691b      	ldr	r3, [r3, #16]
 800618c:	f423 03c0 	bic.w	r3, r3, #6291456	; 0x600000
 8006190:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8006194:	687a      	ldr	r2, [r7, #4]
 8006196:	6892      	ldr	r2, [r2, #8]
 8006198:	0211      	lsls	r1, r2, #8
 800619a:	687a      	ldr	r2, [r7, #4]
 800619c:	6912      	ldr	r2, [r2, #16]
 800619e:	0852      	lsrs	r2, r2, #1
 80061a0:	3a01      	subs	r2, #1
 80061a2:	0552      	lsls	r2, r2, #21
 80061a4:	430a      	orrs	r2, r1
 80061a6:	491f      	ldr	r1, [pc, #124]	; (8006224 <RCCEx_PLLSAI1_Config+0x1e0>)
 80061a8:	4313      	orrs	r3, r2
 80061aa:	610b      	str	r3, [r1, #16]
 80061ac:	e011      	b.n	80061d2 <RCCEx_PLLSAI1_Config+0x18e>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80061ae:	4b1d      	ldr	r3, [pc, #116]	; (8006224 <RCCEx_PLLSAI1_Config+0x1e0>)
 80061b0:	691b      	ldr	r3, [r3, #16]
 80061b2:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 80061b6:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 80061ba:	687a      	ldr	r2, [r7, #4]
 80061bc:	6892      	ldr	r2, [r2, #8]
 80061be:	0211      	lsls	r1, r2, #8
 80061c0:	687a      	ldr	r2, [r7, #4]
 80061c2:	6952      	ldr	r2, [r2, #20]
 80061c4:	0852      	lsrs	r2, r2, #1
 80061c6:	3a01      	subs	r2, #1
 80061c8:	0652      	lsls	r2, r2, #25
 80061ca:	430a      	orrs	r2, r1
 80061cc:	4915      	ldr	r1, [pc, #84]	; (8006224 <RCCEx_PLLSAI1_Config+0x1e0>)
 80061ce:	4313      	orrs	r3, r2
 80061d0:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 80061d2:	4b14      	ldr	r3, [pc, #80]	; (8006224 <RCCEx_PLLSAI1_Config+0x1e0>)
 80061d4:	681b      	ldr	r3, [r3, #0]
 80061d6:	4a13      	ldr	r2, [pc, #76]	; (8006224 <RCCEx_PLLSAI1_Config+0x1e0>)
 80061d8:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 80061dc:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80061de:	f7fd ffd1 	bl	8004184 <HAL_GetTick>
 80061e2:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 80061e4:	e009      	b.n	80061fa <RCCEx_PLLSAI1_Config+0x1b6>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 80061e6:	f7fd ffcd 	bl	8004184 <HAL_GetTick>
 80061ea:	4602      	mov	r2, r0
 80061ec:	68bb      	ldr	r3, [r7, #8]
 80061ee:	1ad3      	subs	r3, r2, r3
 80061f0:	2b02      	cmp	r3, #2
 80061f2:	d902      	bls.n	80061fa <RCCEx_PLLSAI1_Config+0x1b6>
        {
          status = HAL_TIMEOUT;
 80061f4:	2303      	movs	r3, #3
 80061f6:	73fb      	strb	r3, [r7, #15]
          break;
 80061f8:	e005      	b.n	8006206 <RCCEx_PLLSAI1_Config+0x1c2>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 80061fa:	4b0a      	ldr	r3, [pc, #40]	; (8006224 <RCCEx_PLLSAI1_Config+0x1e0>)
 80061fc:	681b      	ldr	r3, [r3, #0]
 80061fe:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8006202:	2b00      	cmp	r3, #0
 8006204:	d0ef      	beq.n	80061e6 <RCCEx_PLLSAI1_Config+0x1a2>
        }
      }

      if(status == HAL_OK)
 8006206:	7bfb      	ldrb	r3, [r7, #15]
 8006208:	2b00      	cmp	r3, #0
 800620a:	d106      	bne.n	800621a <RCCEx_PLLSAI1_Config+0x1d6>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 800620c:	4b05      	ldr	r3, [pc, #20]	; (8006224 <RCCEx_PLLSAI1_Config+0x1e0>)
 800620e:	691a      	ldr	r2, [r3, #16]
 8006210:	687b      	ldr	r3, [r7, #4]
 8006212:	699b      	ldr	r3, [r3, #24]
 8006214:	4903      	ldr	r1, [pc, #12]	; (8006224 <RCCEx_PLLSAI1_Config+0x1e0>)
 8006216:	4313      	orrs	r3, r2
 8006218:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 800621a:	7bfb      	ldrb	r3, [r7, #15]
}
 800621c:	4618      	mov	r0, r3
 800621e:	3710      	adds	r7, #16
 8006220:	46bd      	mov	sp, r7
 8006222:	bd80      	pop	{r7, pc}
 8006224:	40021000 	.word	0x40021000

08006228 <HAL_RTC_Init>:
  * @brief  Initialize the RTC peripheral
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 8006228:	b580      	push	{r7, lr}
 800622a:	b084      	sub	sp, #16
 800622c:	af00      	add	r7, sp, #0
 800622e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_ERROR;
 8006230:	2301      	movs	r3, #1
 8006232:	73fb      	strb	r3, [r7, #15]

  /* Check the RTC peripheral state */
  if (hrtc != NULL)
 8006234:	687b      	ldr	r3, [r7, #4]
 8006236:	2b00      	cmp	r3, #0
 8006238:	d06c      	beq.n	8006314 <HAL_RTC_Init+0xec>
      {
        hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
      }
    }
#else /* #if (USE_HAL_RTC_REGISTER_CALLBACKS == 1) */
    if (hrtc->State == HAL_RTC_STATE_RESET)
 800623a:	687b      	ldr	r3, [r7, #4]
 800623c:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8006240:	b2db      	uxtb	r3, r3
 8006242:	2b00      	cmp	r3, #0
 8006244:	d106      	bne.n	8006254 <HAL_RTC_Init+0x2c>
    {
      /* Allocate lock resource and initialize it */
      hrtc->Lock = HAL_UNLOCKED;
 8006246:	687b      	ldr	r3, [r7, #4]
 8006248:	2200      	movs	r2, #0
 800624a:	f883 2020 	strb.w	r2, [r3, #32]

      /* Initialize RTC MSP */
      HAL_RTC_MspInit(hrtc);
 800624e:	6878      	ldr	r0, [r7, #4]
 8006250:	f003 fe48 	bl	8009ee4 <HAL_RTC_MspInit>
#if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx)
    /* Process TAMP ip offset from RTC one */
    hrtc->TampOffset = (TAMP_BASE - RTC_BASE);
#endif
    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_BUSY;
 8006254:	687b      	ldr	r3, [r7, #4]
 8006256:	2202      	movs	r2, #2
 8006258:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Disable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800625c:	687b      	ldr	r3, [r7, #4]
 800625e:	681b      	ldr	r3, [r3, #0]
 8006260:	22ca      	movs	r2, #202	; 0xca
 8006262:	625a      	str	r2, [r3, #36]	; 0x24
 8006264:	687b      	ldr	r3, [r7, #4]
 8006266:	681b      	ldr	r3, [r3, #0]
 8006268:	2253      	movs	r2, #83	; 0x53
 800626a:	625a      	str	r2, [r3, #36]	; 0x24

    /* Enter Initialization mode */
    status = RTC_EnterInitMode(hrtc);
 800626c:	6878      	ldr	r0, [r7, #4]
 800626e:	f000 f87c 	bl	800636a <RTC_EnterInitMode>
 8006272:	4603      	mov	r3, r0
 8006274:	73fb      	strb	r3, [r7, #15]

    if (status == HAL_OK)
 8006276:	7bfb      	ldrb	r3, [r7, #15]
 8006278:	2b00      	cmp	r3, #0
 800627a:	d14b      	bne.n	8006314 <HAL_RTC_Init+0xec>
#if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx)
      /* Clear RTC_CR FMT, OSEL, POL and TAMPOE Bits */
      hrtc->Instance->CR &= ~(RTC_CR_FMT | RTC_CR_POL | RTC_CR_OSEL | RTC_CR_TAMPOE);
#else
      /* Clear RTC_CR FMT, OSEL and POL Bits */
      hrtc->Instance->CR &= ~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL);
 800627c:	687b      	ldr	r3, [r7, #4]
 800627e:	681b      	ldr	r3, [r3, #0]
 8006280:	689b      	ldr	r3, [r3, #8]
 8006282:	687a      	ldr	r2, [r7, #4]
 8006284:	6812      	ldr	r2, [r2, #0]
 8006286:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 800628a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800628e:	6093      	str	r3, [r2, #8]
#endif
      /* Set RTC_CR register */
      hrtc->Instance->CR |= (hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 8006290:	687b      	ldr	r3, [r7, #4]
 8006292:	681b      	ldr	r3, [r3, #0]
 8006294:	6899      	ldr	r1, [r3, #8]
 8006296:	687b      	ldr	r3, [r7, #4]
 8006298:	685a      	ldr	r2, [r3, #4]
 800629a:	687b      	ldr	r3, [r7, #4]
 800629c:	691b      	ldr	r3, [r3, #16]
 800629e:	431a      	orrs	r2, r3
 80062a0:	687b      	ldr	r3, [r7, #4]
 80062a2:	699b      	ldr	r3, [r3, #24]
 80062a4:	431a      	orrs	r2, r3
 80062a6:	687b      	ldr	r3, [r7, #4]
 80062a8:	681b      	ldr	r3, [r3, #0]
 80062aa:	430a      	orrs	r2, r1
 80062ac:	609a      	str	r2, [r3, #8]

      /* Configure the RTC PRER */
      hrtc->Instance->PRER = (hrtc->Init.SynchPrediv);
 80062ae:	687b      	ldr	r3, [r7, #4]
 80062b0:	681b      	ldr	r3, [r3, #0]
 80062b2:	687a      	ldr	r2, [r7, #4]
 80062b4:	68d2      	ldr	r2, [r2, #12]
 80062b6:	611a      	str	r2, [r3, #16]
      hrtc->Instance->PRER |= (hrtc->Init.AsynchPrediv << RTC_PRER_PREDIV_A_Pos);
 80062b8:	687b      	ldr	r3, [r7, #4]
 80062ba:	681b      	ldr	r3, [r3, #0]
 80062bc:	6919      	ldr	r1, [r3, #16]
 80062be:	687b      	ldr	r3, [r7, #4]
 80062c0:	689b      	ldr	r3, [r3, #8]
 80062c2:	041a      	lsls	r2, r3, #16
 80062c4:	687b      	ldr	r3, [r7, #4]
 80062c6:	681b      	ldr	r3, [r3, #0]
 80062c8:	430a      	orrs	r2, r1
 80062ca:	611a      	str	r2, [r3, #16]
      /* Configure the Binary mode */
      MODIFY_REG(RTC->ICSR, RTC_ICSR_BIN | RTC_ICSR_BCDU, hrtc->Init.BinMode | hrtc->Init.BinMixBcdU);
#endif

      /* Exit Initialization mode */
      status = RTC_ExitInitMode(hrtc);
 80062cc:	6878      	ldr	r0, [r7, #4]
 80062ce:	f000 f87f 	bl	80063d0 <RTC_ExitInitMode>
 80062d2:	4603      	mov	r3, r0
 80062d4:	73fb      	strb	r3, [r7, #15]

      if (status == HAL_OK)
 80062d6:	7bfb      	ldrb	r3, [r7, #15]
 80062d8:	2b00      	cmp	r3, #0
 80062da:	d11b      	bne.n	8006314 <HAL_RTC_Init+0xec>
      {
#if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx)
        hrtc->Instance->CR &= ~(RTC_CR_TAMPALRM_PU | RTC_CR_TAMPALRM_TYPE | RTC_CR_OUT2EN);
        hrtc->Instance->CR |= (hrtc->Init.OutPutPullUp | hrtc->Init.OutPutType | hrtc->Init.OutPutRemap);
#else
        hrtc->Instance->OR &= ~(RTC_OR_ALARMOUTTYPE | RTC_OR_OUT_RMP);
 80062dc:	687b      	ldr	r3, [r7, #4]
 80062de:	681b      	ldr	r3, [r3, #0]
 80062e0:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80062e2:	687b      	ldr	r3, [r7, #4]
 80062e4:	681b      	ldr	r3, [r3, #0]
 80062e6:	f022 0203 	bic.w	r2, r2, #3
 80062ea:	64da      	str	r2, [r3, #76]	; 0x4c
        hrtc->Instance->OR |= (hrtc->Init.OutPutType | hrtc->Init.OutPutRemap);
 80062ec:	687b      	ldr	r3, [r7, #4]
 80062ee:	681b      	ldr	r3, [r3, #0]
 80062f0:	6cd9      	ldr	r1, [r3, #76]	; 0x4c
 80062f2:	687b      	ldr	r3, [r7, #4]
 80062f4:	69da      	ldr	r2, [r3, #28]
 80062f6:	687b      	ldr	r3, [r7, #4]
 80062f8:	695b      	ldr	r3, [r3, #20]
 80062fa:	431a      	orrs	r2, r3
 80062fc:	687b      	ldr	r3, [r7, #4]
 80062fe:	681b      	ldr	r3, [r3, #0]
 8006300:	430a      	orrs	r2, r1
 8006302:	64da      	str	r2, [r3, #76]	; 0x4c
#endif

        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8006304:	687b      	ldr	r3, [r7, #4]
 8006306:	681b      	ldr	r3, [r3, #0]
 8006308:	22ff      	movs	r2, #255	; 0xff
 800630a:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_READY;
 800630c:	687b      	ldr	r3, [r7, #4]
 800630e:	2201      	movs	r2, #1
 8006310:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
      }
    }
  }

  return status;
 8006314:	7bfb      	ldrb	r3, [r7, #15]
}
 8006316:	4618      	mov	r0, r3
 8006318:	3710      	adds	r7, #16
 800631a:	46bd      	mov	sp, r7
 800631c:	bd80      	pop	{r7, pc}

0800631e <HAL_RTC_WaitForSynchro>:
  *         correctly copied into the RTC_TR and RTC_DR shadow registers.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 800631e:	b580      	push	{r7, lr}
 8006320:	b084      	sub	sp, #16
 8006322:	af00      	add	r7, sp, #0
 8006324:	6078      	str	r0, [r7, #4]

  /* Clear RSF flag */
#if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx)
  hrtc->Instance->ICSR &= (uint32_t)RTC_RSF_MASK;
#else
  hrtc->Instance->ISR &= (uint32_t)RTC_RSF_MASK;
 8006326:	687b      	ldr	r3, [r7, #4]
 8006328:	681b      	ldr	r3, [r3, #0]
 800632a:	68da      	ldr	r2, [r3, #12]
 800632c:	687b      	ldr	r3, [r7, #4]
 800632e:	681b      	ldr	r3, [r3, #0]
 8006330:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8006334:	60da      	str	r2, [r3, #12]
#endif

  tickstart = HAL_GetTick();
 8006336:	f7fd ff25 	bl	8004184 <HAL_GetTick>
 800633a:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
#if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx)
  while ((hrtc->Instance->ICSR & RTC_ICSR_RSF) == 0U)
#else
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 800633c:	e009      	b.n	8006352 <HAL_RTC_WaitForSynchro+0x34>
#endif
  {
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 800633e:	f7fd ff21 	bl	8004184 <HAL_GetTick>
 8006342:	4602      	mov	r2, r0
 8006344:	68fb      	ldr	r3, [r7, #12]
 8006346:	1ad3      	subs	r3, r2, r3
 8006348:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800634c:	d901      	bls.n	8006352 <HAL_RTC_WaitForSynchro+0x34>
    {
      return HAL_TIMEOUT;
 800634e:	2303      	movs	r3, #3
 8006350:	e007      	b.n	8006362 <HAL_RTC_WaitForSynchro+0x44>
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 8006352:	687b      	ldr	r3, [r7, #4]
 8006354:	681b      	ldr	r3, [r3, #0]
 8006356:	68db      	ldr	r3, [r3, #12]
 8006358:	f003 0320 	and.w	r3, r3, #32
 800635c:	2b00      	cmp	r3, #0
 800635e:	d0ee      	beq.n	800633e <HAL_RTC_WaitForSynchro+0x20>
    }
  }

  return HAL_OK;
 8006360:	2300      	movs	r3, #0
}
 8006362:	4618      	mov	r0, r3
 8006364:	3710      	adds	r7, #16
 8006366:	46bd      	mov	sp, r7
 8006368:	bd80      	pop	{r7, pc}

0800636a <RTC_EnterInitMode>:
  *         __HAL_RTC_WRITEPROTECTION_DISABLE() before calling this function.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 800636a:	b580      	push	{r7, lr}
 800636c:	b084      	sub	sp, #16
 800636e:	af00      	add	r7, sp, #0
 8006370:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8006372:	2300      	movs	r3, #0
 8006374:	73fb      	strb	r3, [r7, #15]
        hrtc->State = HAL_RTC_STATE_TIMEOUT;
      }
    }
  }
#else /* #if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx) */
  if ((hrtc->Instance->ISR & RTC_ISR_INITF) == 0U)
 8006376:	687b      	ldr	r3, [r7, #4]
 8006378:	681b      	ldr	r3, [r3, #0]
 800637a:	68db      	ldr	r3, [r3, #12]
 800637c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006380:	2b00      	cmp	r3, #0
 8006382:	d120      	bne.n	80063c6 <RTC_EnterInitMode+0x5c>
  {
    /* Set the Initialization mode */
    hrtc->Instance->ISR = (uint32_t)RTC_INIT_MASK;
 8006384:	687b      	ldr	r3, [r7, #4]
 8006386:	681b      	ldr	r3, [r3, #0]
 8006388:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800638c:	60da      	str	r2, [r3, #12]

    tickstart = HAL_GetTick();
 800638e:	f7fd fef9 	bl	8004184 <HAL_GetTick>
 8006392:	60b8      	str	r0, [r7, #8]
    /* Wait till RTC is in INIT state and if Time out is reached exit */
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_TIMEOUT))
 8006394:	e00d      	b.n	80063b2 <RTC_EnterInitMode+0x48>
    {
      if ((HAL_GetTick()  - tickstart) > RTC_TIMEOUT_VALUE)
 8006396:	f7fd fef5 	bl	8004184 <HAL_GetTick>
 800639a:	4602      	mov	r2, r0
 800639c:	68bb      	ldr	r3, [r7, #8]
 800639e:	1ad3      	subs	r3, r2, r3
 80063a0:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80063a4:	d905      	bls.n	80063b2 <RTC_EnterInitMode+0x48>
      {
        status = HAL_TIMEOUT;
 80063a6:	2303      	movs	r3, #3
 80063a8:	73fb      	strb	r3, [r7, #15]
        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 80063aa:	687b      	ldr	r3, [r7, #4]
 80063ac:	2203      	movs	r2, #3
 80063ae:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_TIMEOUT))
 80063b2:	687b      	ldr	r3, [r7, #4]
 80063b4:	681b      	ldr	r3, [r3, #0]
 80063b6:	68db      	ldr	r3, [r3, #12]
 80063b8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80063bc:	2b00      	cmp	r3, #0
 80063be:	d102      	bne.n	80063c6 <RTC_EnterInitMode+0x5c>
 80063c0:	7bfb      	ldrb	r3, [r7, #15]
 80063c2:	2b03      	cmp	r3, #3
 80063c4:	d1e7      	bne.n	8006396 <RTC_EnterInitMode+0x2c>
      }
    }
  }
#endif /* #if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx) */

  return status;
 80063c6:	7bfb      	ldrb	r3, [r7, #15]
}
 80063c8:	4618      	mov	r0, r3
 80063ca:	3710      	adds	r7, #16
 80063cc:	46bd      	mov	sp, r7
 80063ce:	bd80      	pop	{r7, pc}

080063d0 <RTC_ExitInitMode>:
  * @brief  Exit the RTC Initialization mode.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 80063d0:	b580      	push	{r7, lr}
 80063d2:	b084      	sub	sp, #16
 80063d4:	af00      	add	r7, sp, #0
 80063d6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80063d8:	2300      	movs	r3, #0
 80063da:	73fb      	strb	r3, [r7, #15]
  /* Exit Initialization mode */
#if defined(STM32L412xx) || defined(STM32L422xx) || defined(STM32L4P5xx) || defined(STM32L4Q5xx)
  CLEAR_BIT(RTC->ICSR, RTC_ICSR_INIT);
#else
  /* Exit Initialization mode */
  CLEAR_BIT(RTC->ISR, RTC_ISR_INIT);
 80063dc:	4b1a      	ldr	r3, [pc, #104]	; (8006448 <RTC_ExitInitMode+0x78>)
 80063de:	68db      	ldr	r3, [r3, #12]
 80063e0:	4a19      	ldr	r2, [pc, #100]	; (8006448 <RTC_ExitInitMode+0x78>)
 80063e2:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80063e6:	60d3      	str	r3, [r2, #12]
#endif

  /* If CR_BYPSHAD bit = 0, wait for synchro */
  if (READ_BIT(RTC->CR, RTC_CR_BYPSHAD) == 0U)
 80063e8:	4b17      	ldr	r3, [pc, #92]	; (8006448 <RTC_ExitInitMode+0x78>)
 80063ea:	689b      	ldr	r3, [r3, #8]
 80063ec:	f003 0320 	and.w	r3, r3, #32
 80063f0:	2b00      	cmp	r3, #0
 80063f2:	d10c      	bne.n	800640e <RTC_ExitInitMode+0x3e>
  {
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 80063f4:	6878      	ldr	r0, [r7, #4]
 80063f6:	f7ff ff92 	bl	800631e <HAL_RTC_WaitForSynchro>
 80063fa:	4603      	mov	r3, r0
 80063fc:	2b00      	cmp	r3, #0
 80063fe:	d01e      	beq.n	800643e <RTC_ExitInitMode+0x6e>
    {
      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8006400:	687b      	ldr	r3, [r7, #4]
 8006402:	2203      	movs	r2, #3
 8006404:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
      status = HAL_TIMEOUT;
 8006408:	2303      	movs	r3, #3
 800640a:	73fb      	strb	r3, [r7, #15]
 800640c:	e017      	b.n	800643e <RTC_ExitInitMode+0x6e>
    }
  }
  else /* WA 2.9.6 Calendar initialization may fail in case of consecutive INIT mode entry */
  {
    /* Clear BYPSHAD bit */
    CLEAR_BIT(RTC->CR, RTC_CR_BYPSHAD);
 800640e:	4b0e      	ldr	r3, [pc, #56]	; (8006448 <RTC_ExitInitMode+0x78>)
 8006410:	689b      	ldr	r3, [r3, #8]
 8006412:	4a0d      	ldr	r2, [pc, #52]	; (8006448 <RTC_ExitInitMode+0x78>)
 8006414:	f023 0320 	bic.w	r3, r3, #32
 8006418:	6093      	str	r3, [r2, #8]
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 800641a:	6878      	ldr	r0, [r7, #4]
 800641c:	f7ff ff7f 	bl	800631e <HAL_RTC_WaitForSynchro>
 8006420:	4603      	mov	r3, r0
 8006422:	2b00      	cmp	r3, #0
 8006424:	d005      	beq.n	8006432 <RTC_ExitInitMode+0x62>
    {
      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8006426:	687b      	ldr	r3, [r7, #4]
 8006428:	2203      	movs	r2, #3
 800642a:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
      status = HAL_TIMEOUT;
 800642e:	2303      	movs	r3, #3
 8006430:	73fb      	strb	r3, [r7, #15]
    }
    /* Restore BYPSHAD bit */
    SET_BIT(RTC->CR, RTC_CR_BYPSHAD);
 8006432:	4b05      	ldr	r3, [pc, #20]	; (8006448 <RTC_ExitInitMode+0x78>)
 8006434:	689b      	ldr	r3, [r3, #8]
 8006436:	4a04      	ldr	r2, [pc, #16]	; (8006448 <RTC_ExitInitMode+0x78>)
 8006438:	f043 0320 	orr.w	r3, r3, #32
 800643c:	6093      	str	r3, [r2, #8]
  }

  return status;
 800643e:	7bfb      	ldrb	r3, [r7, #15]
}
 8006440:	4618      	mov	r0, r3
 8006442:	3710      	adds	r7, #16
 8006444:	46bd      	mov	sp, r7
 8006446:	bd80      	pop	{r7, pc}
 8006448:	40002800 	.word	0x40002800

0800644c <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800644c:	b580      	push	{r7, lr}
 800644e:	b084      	sub	sp, #16
 8006450:	af00      	add	r7, sp, #0
 8006452:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8006454:	687b      	ldr	r3, [r7, #4]
 8006456:	2b00      	cmp	r3, #0
 8006458:	d101      	bne.n	800645e <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800645a:	2301      	movs	r3, #1
 800645c:	e095      	b.n	800658a <HAL_SPI_Init+0x13e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800645e:	687b      	ldr	r3, [r7, #4]
 8006460:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006462:	2b00      	cmp	r3, #0
 8006464:	d108      	bne.n	8006478 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8006466:	687b      	ldr	r3, [r7, #4]
 8006468:	685b      	ldr	r3, [r3, #4]
 800646a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800646e:	d009      	beq.n	8006484 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8006470:	687b      	ldr	r3, [r7, #4]
 8006472:	2200      	movs	r2, #0
 8006474:	61da      	str	r2, [r3, #28]
 8006476:	e005      	b.n	8006484 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8006478:	687b      	ldr	r3, [r7, #4]
 800647a:	2200      	movs	r2, #0
 800647c:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800647e:	687b      	ldr	r3, [r7, #4]
 8006480:	2200      	movs	r2, #0
 8006482:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8006484:	687b      	ldr	r3, [r7, #4]
 8006486:	2200      	movs	r2, #0
 8006488:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800648a:	687b      	ldr	r3, [r7, #4]
 800648c:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8006490:	b2db      	uxtb	r3, r3
 8006492:	2b00      	cmp	r3, #0
 8006494:	d106      	bne.n	80064a4 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8006496:	687b      	ldr	r3, [r7, #4]
 8006498:	2200      	movs	r2, #0
 800649a:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800649e:	6878      	ldr	r0, [r7, #4]
 80064a0:	f000 f877 	bl	8006592 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80064a4:	687b      	ldr	r3, [r7, #4]
 80064a6:	2202      	movs	r2, #2
 80064a8:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80064ac:	687b      	ldr	r3, [r7, #4]
 80064ae:	681b      	ldr	r3, [r3, #0]
 80064b0:	681a      	ldr	r2, [r3, #0]
 80064b2:	687b      	ldr	r3, [r7, #4]
 80064b4:	681b      	ldr	r3, [r3, #0]
 80064b6:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80064ba:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80064bc:	687b      	ldr	r3, [r7, #4]
 80064be:	68db      	ldr	r3, [r3, #12]
 80064c0:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 80064c4:	d902      	bls.n	80064cc <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 80064c6:	2300      	movs	r3, #0
 80064c8:	60fb      	str	r3, [r7, #12]
 80064ca:	e002      	b.n	80064d2 <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 80064cc:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80064d0:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 80064d2:	687b      	ldr	r3, [r7, #4]
 80064d4:	68db      	ldr	r3, [r3, #12]
 80064d6:	f5b3 6f70 	cmp.w	r3, #3840	; 0xf00
 80064da:	d007      	beq.n	80064ec <HAL_SPI_Init+0xa0>
 80064dc:	687b      	ldr	r3, [r7, #4]
 80064de:	68db      	ldr	r3, [r3, #12]
 80064e0:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 80064e4:	d002      	beq.n	80064ec <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80064e6:	687b      	ldr	r3, [r7, #4]
 80064e8:	2200      	movs	r2, #0
 80064ea:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80064ec:	687b      	ldr	r3, [r7, #4]
 80064ee:	685b      	ldr	r3, [r3, #4]
 80064f0:	f403 7282 	and.w	r2, r3, #260	; 0x104
 80064f4:	687b      	ldr	r3, [r7, #4]
 80064f6:	689b      	ldr	r3, [r3, #8]
 80064f8:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 80064fc:	431a      	orrs	r2, r3
 80064fe:	687b      	ldr	r3, [r7, #4]
 8006500:	691b      	ldr	r3, [r3, #16]
 8006502:	f003 0302 	and.w	r3, r3, #2
 8006506:	431a      	orrs	r2, r3
 8006508:	687b      	ldr	r3, [r7, #4]
 800650a:	695b      	ldr	r3, [r3, #20]
 800650c:	f003 0301 	and.w	r3, r3, #1
 8006510:	431a      	orrs	r2, r3
 8006512:	687b      	ldr	r3, [r7, #4]
 8006514:	699b      	ldr	r3, [r3, #24]
 8006516:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800651a:	431a      	orrs	r2, r3
 800651c:	687b      	ldr	r3, [r7, #4]
 800651e:	69db      	ldr	r3, [r3, #28]
 8006520:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8006524:	431a      	orrs	r2, r3
 8006526:	687b      	ldr	r3, [r7, #4]
 8006528:	6a1b      	ldr	r3, [r3, #32]
 800652a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800652e:	ea42 0103 	orr.w	r1, r2, r3
 8006532:	687b      	ldr	r3, [r7, #4]
 8006534:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006536:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 800653a:	687b      	ldr	r3, [r7, #4]
 800653c:	681b      	ldr	r3, [r3, #0]
 800653e:	430a      	orrs	r2, r1
 8006540:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8006542:	687b      	ldr	r3, [r7, #4]
 8006544:	699b      	ldr	r3, [r3, #24]
 8006546:	0c1b      	lsrs	r3, r3, #16
 8006548:	f003 0204 	and.w	r2, r3, #4
 800654c:	687b      	ldr	r3, [r7, #4]
 800654e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006550:	f003 0310 	and.w	r3, r3, #16
 8006554:	431a      	orrs	r2, r3
 8006556:	687b      	ldr	r3, [r7, #4]
 8006558:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800655a:	f003 0308 	and.w	r3, r3, #8
 800655e:	431a      	orrs	r2, r3
 8006560:	687b      	ldr	r3, [r7, #4]
 8006562:	68db      	ldr	r3, [r3, #12]
 8006564:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 8006568:	ea42 0103 	orr.w	r1, r2, r3
 800656c:	68fb      	ldr	r3, [r7, #12]
 800656e:	f403 5280 	and.w	r2, r3, #4096	; 0x1000
 8006572:	687b      	ldr	r3, [r7, #4]
 8006574:	681b      	ldr	r3, [r3, #0]
 8006576:	430a      	orrs	r2, r1
 8006578:	605a      	str	r2, [r3, #4]
#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800657a:	687b      	ldr	r3, [r7, #4]
 800657c:	2200      	movs	r2, #0
 800657e:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8006580:	687b      	ldr	r3, [r7, #4]
 8006582:	2201      	movs	r2, #1
 8006584:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  return HAL_OK;
 8006588:	2300      	movs	r3, #0
}
 800658a:	4618      	mov	r0, r3
 800658c:	3710      	adds	r7, #16
 800658e:	46bd      	mov	sp, r7
 8006590:	bd80      	pop	{r7, pc}

08006592 <HAL_SPI_MspInit>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_MspInit(SPI_HandleTypeDef *hspi)
{
 8006592:	b480      	push	{r7}
 8006594:	b083      	sub	sp, #12
 8006596:	af00      	add	r7, sp, #0
 8006598:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_MspInit should be implemented in the user file
   */
}
 800659a:	bf00      	nop
 800659c:	370c      	adds	r7, #12
 800659e:	46bd      	mov	sp, r7
 80065a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065a4:	4770      	bx	lr

080065a6 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80065a6:	b580      	push	{r7, lr}
 80065a8:	b082      	sub	sp, #8
 80065aa:	af00      	add	r7, sp, #0
 80065ac:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80065ae:	687b      	ldr	r3, [r7, #4]
 80065b0:	2b00      	cmp	r3, #0
 80065b2:	d101      	bne.n	80065b8 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80065b4:	2301      	movs	r3, #1
 80065b6:	e049      	b.n	800664c <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80065b8:	687b      	ldr	r3, [r7, #4]
 80065ba:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80065be:	b2db      	uxtb	r3, r3
 80065c0:	2b00      	cmp	r3, #0
 80065c2:	d106      	bne.n	80065d2 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80065c4:	687b      	ldr	r3, [r7, #4]
 80065c6:	2200      	movs	r2, #0
 80065c8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80065cc:	6878      	ldr	r0, [r7, #4]
 80065ce:	f003 fca5 	bl	8009f1c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80065d2:	687b      	ldr	r3, [r7, #4]
 80065d4:	2202      	movs	r2, #2
 80065d6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80065da:	687b      	ldr	r3, [r7, #4]
 80065dc:	681a      	ldr	r2, [r3, #0]
 80065de:	687b      	ldr	r3, [r7, #4]
 80065e0:	3304      	adds	r3, #4
 80065e2:	4619      	mov	r1, r3
 80065e4:	4610      	mov	r0, r2
 80065e6:	f000 fe2f 	bl	8007248 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80065ea:	687b      	ldr	r3, [r7, #4]
 80065ec:	2201      	movs	r2, #1
 80065ee:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80065f2:	687b      	ldr	r3, [r7, #4]
 80065f4:	2201      	movs	r2, #1
 80065f6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80065fa:	687b      	ldr	r3, [r7, #4]
 80065fc:	2201      	movs	r2, #1
 80065fe:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8006602:	687b      	ldr	r3, [r7, #4]
 8006604:	2201      	movs	r2, #1
 8006606:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800660a:	687b      	ldr	r3, [r7, #4]
 800660c:	2201      	movs	r2, #1
 800660e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8006612:	687b      	ldr	r3, [r7, #4]
 8006614:	2201      	movs	r2, #1
 8006616:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800661a:	687b      	ldr	r3, [r7, #4]
 800661c:	2201      	movs	r2, #1
 800661e:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006622:	687b      	ldr	r3, [r7, #4]
 8006624:	2201      	movs	r2, #1
 8006626:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800662a:	687b      	ldr	r3, [r7, #4]
 800662c:	2201      	movs	r2, #1
 800662e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8006632:	687b      	ldr	r3, [r7, #4]
 8006634:	2201      	movs	r2, #1
 8006636:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 800663a:	687b      	ldr	r3, [r7, #4]
 800663c:	2201      	movs	r2, #1
 800663e:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006642:	687b      	ldr	r3, [r7, #4]
 8006644:	2201      	movs	r2, #1
 8006646:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800664a:	2300      	movs	r3, #0
}
 800664c:	4618      	mov	r0, r3
 800664e:	3708      	adds	r7, #8
 8006650:	46bd      	mov	sp, r7
 8006652:	bd80      	pop	{r7, pc}

08006654 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8006654:	b580      	push	{r7, lr}
 8006656:	b082      	sub	sp, #8
 8006658:	af00      	add	r7, sp, #0
 800665a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800665c:	687b      	ldr	r3, [r7, #4]
 800665e:	2b00      	cmp	r3, #0
 8006660:	d101      	bne.n	8006666 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8006662:	2301      	movs	r3, #1
 8006664:	e049      	b.n	80066fa <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006666:	687b      	ldr	r3, [r7, #4]
 8006668:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800666c:	b2db      	uxtb	r3, r3
 800666e:	2b00      	cmp	r3, #0
 8006670:	d106      	bne.n	8006680 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006672:	687b      	ldr	r3, [r7, #4]
 8006674:	2200      	movs	r2, #0
 8006676:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800667a:	6878      	ldr	r0, [r7, #4]
 800667c:	f003 fd48 	bl	800a110 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006680:	687b      	ldr	r3, [r7, #4]
 8006682:	2202      	movs	r2, #2
 8006684:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006688:	687b      	ldr	r3, [r7, #4]
 800668a:	681a      	ldr	r2, [r3, #0]
 800668c:	687b      	ldr	r3, [r7, #4]
 800668e:	3304      	adds	r3, #4
 8006690:	4619      	mov	r1, r3
 8006692:	4610      	mov	r0, r2
 8006694:	f000 fdd8 	bl	8007248 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006698:	687b      	ldr	r3, [r7, #4]
 800669a:	2201      	movs	r2, #1
 800669c:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80066a0:	687b      	ldr	r3, [r7, #4]
 80066a2:	2201      	movs	r2, #1
 80066a4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80066a8:	687b      	ldr	r3, [r7, #4]
 80066aa:	2201      	movs	r2, #1
 80066ac:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80066b0:	687b      	ldr	r3, [r7, #4]
 80066b2:	2201      	movs	r2, #1
 80066b4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80066b8:	687b      	ldr	r3, [r7, #4]
 80066ba:	2201      	movs	r2, #1
 80066bc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 80066c0:	687b      	ldr	r3, [r7, #4]
 80066c2:	2201      	movs	r2, #1
 80066c4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80066c8:	687b      	ldr	r3, [r7, #4]
 80066ca:	2201      	movs	r2, #1
 80066cc:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80066d0:	687b      	ldr	r3, [r7, #4]
 80066d2:	2201      	movs	r2, #1
 80066d4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80066d8:	687b      	ldr	r3, [r7, #4]
 80066da:	2201      	movs	r2, #1
 80066dc:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80066e0:	687b      	ldr	r3, [r7, #4]
 80066e2:	2201      	movs	r2, #1
 80066e4:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 80066e8:	687b      	ldr	r3, [r7, #4]
 80066ea:	2201      	movs	r2, #1
 80066ec:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80066f0:	687b      	ldr	r3, [r7, #4]
 80066f2:	2201      	movs	r2, #1
 80066f4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80066f8:	2300      	movs	r3, #0
}
 80066fa:	4618      	mov	r0, r3
 80066fc:	3708      	adds	r7, #8
 80066fe:	46bd      	mov	sp, r7
 8006700:	bd80      	pop	{r7, pc}
	...

08006704 <HAL_TIM_PWM_Start_DMA>:
  * @param  Length The length of data to be transferred from memory to TIM peripheral
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start_DMA(TIM_HandleTypeDef *htim, uint32_t Channel, const uint32_t *pData,
                                        uint16_t Length)
{
 8006704:	b580      	push	{r7, lr}
 8006706:	b086      	sub	sp, #24
 8006708:	af00      	add	r7, sp, #0
 800670a:	60f8      	str	r0, [r7, #12]
 800670c:	60b9      	str	r1, [r7, #8]
 800670e:	607a      	str	r2, [r7, #4]
 8006710:	807b      	strh	r3, [r7, #2]
  HAL_StatusTypeDef status = HAL_OK;
 8006712:	2300      	movs	r3, #0
 8006714:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Set the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) == HAL_TIM_CHANNEL_STATE_BUSY)
 8006716:	68bb      	ldr	r3, [r7, #8]
 8006718:	2b00      	cmp	r3, #0
 800671a:	d109      	bne.n	8006730 <HAL_TIM_PWM_Start_DMA+0x2c>
 800671c:	68fb      	ldr	r3, [r7, #12]
 800671e:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8006722:	b2db      	uxtb	r3, r3
 8006724:	2b02      	cmp	r3, #2
 8006726:	bf0c      	ite	eq
 8006728:	2301      	moveq	r3, #1
 800672a:	2300      	movne	r3, #0
 800672c:	b2db      	uxtb	r3, r3
 800672e:	e03c      	b.n	80067aa <HAL_TIM_PWM_Start_DMA+0xa6>
 8006730:	68bb      	ldr	r3, [r7, #8]
 8006732:	2b04      	cmp	r3, #4
 8006734:	d109      	bne.n	800674a <HAL_TIM_PWM_Start_DMA+0x46>
 8006736:	68fb      	ldr	r3, [r7, #12]
 8006738:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 800673c:	b2db      	uxtb	r3, r3
 800673e:	2b02      	cmp	r3, #2
 8006740:	bf0c      	ite	eq
 8006742:	2301      	moveq	r3, #1
 8006744:	2300      	movne	r3, #0
 8006746:	b2db      	uxtb	r3, r3
 8006748:	e02f      	b.n	80067aa <HAL_TIM_PWM_Start_DMA+0xa6>
 800674a:	68bb      	ldr	r3, [r7, #8]
 800674c:	2b08      	cmp	r3, #8
 800674e:	d109      	bne.n	8006764 <HAL_TIM_PWM_Start_DMA+0x60>
 8006750:	68fb      	ldr	r3, [r7, #12]
 8006752:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8006756:	b2db      	uxtb	r3, r3
 8006758:	2b02      	cmp	r3, #2
 800675a:	bf0c      	ite	eq
 800675c:	2301      	moveq	r3, #1
 800675e:	2300      	movne	r3, #0
 8006760:	b2db      	uxtb	r3, r3
 8006762:	e022      	b.n	80067aa <HAL_TIM_PWM_Start_DMA+0xa6>
 8006764:	68bb      	ldr	r3, [r7, #8]
 8006766:	2b0c      	cmp	r3, #12
 8006768:	d109      	bne.n	800677e <HAL_TIM_PWM_Start_DMA+0x7a>
 800676a:	68fb      	ldr	r3, [r7, #12]
 800676c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8006770:	b2db      	uxtb	r3, r3
 8006772:	2b02      	cmp	r3, #2
 8006774:	bf0c      	ite	eq
 8006776:	2301      	moveq	r3, #1
 8006778:	2300      	movne	r3, #0
 800677a:	b2db      	uxtb	r3, r3
 800677c:	e015      	b.n	80067aa <HAL_TIM_PWM_Start_DMA+0xa6>
 800677e:	68bb      	ldr	r3, [r7, #8]
 8006780:	2b10      	cmp	r3, #16
 8006782:	d109      	bne.n	8006798 <HAL_TIM_PWM_Start_DMA+0x94>
 8006784:	68fb      	ldr	r3, [r7, #12]
 8006786:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 800678a:	b2db      	uxtb	r3, r3
 800678c:	2b02      	cmp	r3, #2
 800678e:	bf0c      	ite	eq
 8006790:	2301      	moveq	r3, #1
 8006792:	2300      	movne	r3, #0
 8006794:	b2db      	uxtb	r3, r3
 8006796:	e008      	b.n	80067aa <HAL_TIM_PWM_Start_DMA+0xa6>
 8006798:	68fb      	ldr	r3, [r7, #12]
 800679a:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 800679e:	b2db      	uxtb	r3, r3
 80067a0:	2b02      	cmp	r3, #2
 80067a2:	bf0c      	ite	eq
 80067a4:	2301      	moveq	r3, #1
 80067a6:	2300      	movne	r3, #0
 80067a8:	b2db      	uxtb	r3, r3
 80067aa:	2b00      	cmp	r3, #0
 80067ac:	d001      	beq.n	80067b2 <HAL_TIM_PWM_Start_DMA+0xae>
  {
    return HAL_BUSY;
 80067ae:	2302      	movs	r3, #2
 80067b0:	e18d      	b.n	8006ace <HAL_TIM_PWM_Start_DMA+0x3ca>
  }
  else if (TIM_CHANNEL_STATE_GET(htim, Channel) == HAL_TIM_CHANNEL_STATE_READY)
 80067b2:	68bb      	ldr	r3, [r7, #8]
 80067b4:	2b00      	cmp	r3, #0
 80067b6:	d109      	bne.n	80067cc <HAL_TIM_PWM_Start_DMA+0xc8>
 80067b8:	68fb      	ldr	r3, [r7, #12]
 80067ba:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80067be:	b2db      	uxtb	r3, r3
 80067c0:	2b01      	cmp	r3, #1
 80067c2:	bf0c      	ite	eq
 80067c4:	2301      	moveq	r3, #1
 80067c6:	2300      	movne	r3, #0
 80067c8:	b2db      	uxtb	r3, r3
 80067ca:	e03c      	b.n	8006846 <HAL_TIM_PWM_Start_DMA+0x142>
 80067cc:	68bb      	ldr	r3, [r7, #8]
 80067ce:	2b04      	cmp	r3, #4
 80067d0:	d109      	bne.n	80067e6 <HAL_TIM_PWM_Start_DMA+0xe2>
 80067d2:	68fb      	ldr	r3, [r7, #12]
 80067d4:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 80067d8:	b2db      	uxtb	r3, r3
 80067da:	2b01      	cmp	r3, #1
 80067dc:	bf0c      	ite	eq
 80067de:	2301      	moveq	r3, #1
 80067e0:	2300      	movne	r3, #0
 80067e2:	b2db      	uxtb	r3, r3
 80067e4:	e02f      	b.n	8006846 <HAL_TIM_PWM_Start_DMA+0x142>
 80067e6:	68bb      	ldr	r3, [r7, #8]
 80067e8:	2b08      	cmp	r3, #8
 80067ea:	d109      	bne.n	8006800 <HAL_TIM_PWM_Start_DMA+0xfc>
 80067ec:	68fb      	ldr	r3, [r7, #12]
 80067ee:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80067f2:	b2db      	uxtb	r3, r3
 80067f4:	2b01      	cmp	r3, #1
 80067f6:	bf0c      	ite	eq
 80067f8:	2301      	moveq	r3, #1
 80067fa:	2300      	movne	r3, #0
 80067fc:	b2db      	uxtb	r3, r3
 80067fe:	e022      	b.n	8006846 <HAL_TIM_PWM_Start_DMA+0x142>
 8006800:	68bb      	ldr	r3, [r7, #8]
 8006802:	2b0c      	cmp	r3, #12
 8006804:	d109      	bne.n	800681a <HAL_TIM_PWM_Start_DMA+0x116>
 8006806:	68fb      	ldr	r3, [r7, #12]
 8006808:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800680c:	b2db      	uxtb	r3, r3
 800680e:	2b01      	cmp	r3, #1
 8006810:	bf0c      	ite	eq
 8006812:	2301      	moveq	r3, #1
 8006814:	2300      	movne	r3, #0
 8006816:	b2db      	uxtb	r3, r3
 8006818:	e015      	b.n	8006846 <HAL_TIM_PWM_Start_DMA+0x142>
 800681a:	68bb      	ldr	r3, [r7, #8]
 800681c:	2b10      	cmp	r3, #16
 800681e:	d109      	bne.n	8006834 <HAL_TIM_PWM_Start_DMA+0x130>
 8006820:	68fb      	ldr	r3, [r7, #12]
 8006822:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8006826:	b2db      	uxtb	r3, r3
 8006828:	2b01      	cmp	r3, #1
 800682a:	bf0c      	ite	eq
 800682c:	2301      	moveq	r3, #1
 800682e:	2300      	movne	r3, #0
 8006830:	b2db      	uxtb	r3, r3
 8006832:	e008      	b.n	8006846 <HAL_TIM_PWM_Start_DMA+0x142>
 8006834:	68fb      	ldr	r3, [r7, #12]
 8006836:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 800683a:	b2db      	uxtb	r3, r3
 800683c:	2b01      	cmp	r3, #1
 800683e:	bf0c      	ite	eq
 8006840:	2301      	moveq	r3, #1
 8006842:	2300      	movne	r3, #0
 8006844:	b2db      	uxtb	r3, r3
 8006846:	2b00      	cmp	r3, #0
 8006848:	d034      	beq.n	80068b4 <HAL_TIM_PWM_Start_DMA+0x1b0>
  {
    if ((pData == NULL) || (Length == 0U))
 800684a:	687b      	ldr	r3, [r7, #4]
 800684c:	2b00      	cmp	r3, #0
 800684e:	d002      	beq.n	8006856 <HAL_TIM_PWM_Start_DMA+0x152>
 8006850:	887b      	ldrh	r3, [r7, #2]
 8006852:	2b00      	cmp	r3, #0
 8006854:	d101      	bne.n	800685a <HAL_TIM_PWM_Start_DMA+0x156>
    {
      return HAL_ERROR;
 8006856:	2301      	movs	r3, #1
 8006858:	e139      	b.n	8006ace <HAL_TIM_PWM_Start_DMA+0x3ca>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800685a:	68bb      	ldr	r3, [r7, #8]
 800685c:	2b00      	cmp	r3, #0
 800685e:	d104      	bne.n	800686a <HAL_TIM_PWM_Start_DMA+0x166>
 8006860:	68fb      	ldr	r3, [r7, #12]
 8006862:	2202      	movs	r2, #2
 8006864:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8006868:	e026      	b.n	80068b8 <HAL_TIM_PWM_Start_DMA+0x1b4>
 800686a:	68bb      	ldr	r3, [r7, #8]
 800686c:	2b04      	cmp	r3, #4
 800686e:	d104      	bne.n	800687a <HAL_TIM_PWM_Start_DMA+0x176>
 8006870:	68fb      	ldr	r3, [r7, #12]
 8006872:	2202      	movs	r2, #2
 8006874:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8006878:	e01e      	b.n	80068b8 <HAL_TIM_PWM_Start_DMA+0x1b4>
 800687a:	68bb      	ldr	r3, [r7, #8]
 800687c:	2b08      	cmp	r3, #8
 800687e:	d104      	bne.n	800688a <HAL_TIM_PWM_Start_DMA+0x186>
 8006880:	68fb      	ldr	r3, [r7, #12]
 8006882:	2202      	movs	r2, #2
 8006884:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8006888:	e016      	b.n	80068b8 <HAL_TIM_PWM_Start_DMA+0x1b4>
 800688a:	68bb      	ldr	r3, [r7, #8]
 800688c:	2b0c      	cmp	r3, #12
 800688e:	d104      	bne.n	800689a <HAL_TIM_PWM_Start_DMA+0x196>
 8006890:	68fb      	ldr	r3, [r7, #12]
 8006892:	2202      	movs	r2, #2
 8006894:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8006898:	e00e      	b.n	80068b8 <HAL_TIM_PWM_Start_DMA+0x1b4>
 800689a:	68bb      	ldr	r3, [r7, #8]
 800689c:	2b10      	cmp	r3, #16
 800689e:	d104      	bne.n	80068aa <HAL_TIM_PWM_Start_DMA+0x1a6>
 80068a0:	68fb      	ldr	r3, [r7, #12]
 80068a2:	2202      	movs	r2, #2
 80068a4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80068a8:	e006      	b.n	80068b8 <HAL_TIM_PWM_Start_DMA+0x1b4>
 80068aa:	68fb      	ldr	r3, [r7, #12]
 80068ac:	2202      	movs	r2, #2
 80068ae:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80068b2:	e001      	b.n	80068b8 <HAL_TIM_PWM_Start_DMA+0x1b4>
    }
  }
  else
  {
    return HAL_ERROR;
 80068b4:	2301      	movs	r3, #1
 80068b6:	e10a      	b.n	8006ace <HAL_TIM_PWM_Start_DMA+0x3ca>
  }

  switch (Channel)
 80068b8:	68bb      	ldr	r3, [r7, #8]
 80068ba:	2b0c      	cmp	r3, #12
 80068bc:	f200 80ae 	bhi.w	8006a1c <HAL_TIM_PWM_Start_DMA+0x318>
 80068c0:	a201      	add	r2, pc, #4	; (adr r2, 80068c8 <HAL_TIM_PWM_Start_DMA+0x1c4>)
 80068c2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80068c6:	bf00      	nop
 80068c8:	080068fd 	.word	0x080068fd
 80068cc:	08006a1d 	.word	0x08006a1d
 80068d0:	08006a1d 	.word	0x08006a1d
 80068d4:	08006a1d 	.word	0x08006a1d
 80068d8:	08006945 	.word	0x08006945
 80068dc:	08006a1d 	.word	0x08006a1d
 80068e0:	08006a1d 	.word	0x08006a1d
 80068e4:	08006a1d 	.word	0x08006a1d
 80068e8:	0800698d 	.word	0x0800698d
 80068ec:	08006a1d 	.word	0x08006a1d
 80068f0:	08006a1d 	.word	0x08006a1d
 80068f4:	08006a1d 	.word	0x08006a1d
 80068f8:	080069d5 	.word	0x080069d5
  {
    case TIM_CHANNEL_1:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC1]->XferCpltCallback = TIM_DMADelayPulseCplt;
 80068fc:	68fb      	ldr	r3, [r7, #12]
 80068fe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006900:	4a75      	ldr	r2, [pc, #468]	; (8006ad8 <HAL_TIM_PWM_Start_DMA+0x3d4>)
 8006902:	62da      	str	r2, [r3, #44]	; 0x2c
      htim->hdma[TIM_DMA_ID_CC1]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 8006904:	68fb      	ldr	r3, [r7, #12]
 8006906:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006908:	4a74      	ldr	r2, [pc, #464]	; (8006adc <HAL_TIM_PWM_Start_DMA+0x3d8>)
 800690a:	631a      	str	r2, [r3, #48]	; 0x30

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC1]->XferErrorCallback = TIM_DMAError ;
 800690c:	68fb      	ldr	r3, [r7, #12]
 800690e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006910:	4a73      	ldr	r2, [pc, #460]	; (8006ae0 <HAL_TIM_PWM_Start_DMA+0x3dc>)
 8006912:	635a      	str	r2, [r3, #52]	; 0x34

      /* Enable the DMA channel */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC1], (uint32_t)pData, (uint32_t)&htim->Instance->CCR1,
 8006914:	68fb      	ldr	r3, [r7, #12]
 8006916:	6a58      	ldr	r0, [r3, #36]	; 0x24
 8006918:	6879      	ldr	r1, [r7, #4]
 800691a:	68fb      	ldr	r3, [r7, #12]
 800691c:	681b      	ldr	r3, [r3, #0]
 800691e:	3334      	adds	r3, #52	; 0x34
 8006920:	461a      	mov	r2, r3
 8006922:	887b      	ldrh	r3, [r7, #2]
 8006924:	f7fd feaa 	bl	800467c <HAL_DMA_Start_IT>
 8006928:	4603      	mov	r3, r0
 800692a:	2b00      	cmp	r3, #0
 800692c:	d001      	beq.n	8006932 <HAL_TIM_PWM_Start_DMA+0x22e>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 800692e:	2301      	movs	r3, #1
 8006930:	e0cd      	b.n	8006ace <HAL_TIM_PWM_Start_DMA+0x3ca>
      }

      /* Enable the TIM Capture/Compare 1 DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC1);
 8006932:	68fb      	ldr	r3, [r7, #12]
 8006934:	681b      	ldr	r3, [r3, #0]
 8006936:	68da      	ldr	r2, [r3, #12]
 8006938:	68fb      	ldr	r3, [r7, #12]
 800693a:	681b      	ldr	r3, [r3, #0]
 800693c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006940:	60da      	str	r2, [r3, #12]
      break;
 8006942:	e06e      	b.n	8006a22 <HAL_TIM_PWM_Start_DMA+0x31e>
    }

    case TIM_CHANNEL_2:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC2]->XferCpltCallback = TIM_DMADelayPulseCplt;
 8006944:	68fb      	ldr	r3, [r7, #12]
 8006946:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006948:	4a63      	ldr	r2, [pc, #396]	; (8006ad8 <HAL_TIM_PWM_Start_DMA+0x3d4>)
 800694a:	62da      	str	r2, [r3, #44]	; 0x2c
      htim->hdma[TIM_DMA_ID_CC2]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 800694c:	68fb      	ldr	r3, [r7, #12]
 800694e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006950:	4a62      	ldr	r2, [pc, #392]	; (8006adc <HAL_TIM_PWM_Start_DMA+0x3d8>)
 8006952:	631a      	str	r2, [r3, #48]	; 0x30

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC2]->XferErrorCallback = TIM_DMAError ;
 8006954:	68fb      	ldr	r3, [r7, #12]
 8006956:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006958:	4a61      	ldr	r2, [pc, #388]	; (8006ae0 <HAL_TIM_PWM_Start_DMA+0x3dc>)
 800695a:	635a      	str	r2, [r3, #52]	; 0x34

      /* Enable the DMA channel */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC2], (uint32_t)pData, (uint32_t)&htim->Instance->CCR2,
 800695c:	68fb      	ldr	r3, [r7, #12]
 800695e:	6a98      	ldr	r0, [r3, #40]	; 0x28
 8006960:	6879      	ldr	r1, [r7, #4]
 8006962:	68fb      	ldr	r3, [r7, #12]
 8006964:	681b      	ldr	r3, [r3, #0]
 8006966:	3338      	adds	r3, #56	; 0x38
 8006968:	461a      	mov	r2, r3
 800696a:	887b      	ldrh	r3, [r7, #2]
 800696c:	f7fd fe86 	bl	800467c <HAL_DMA_Start_IT>
 8006970:	4603      	mov	r3, r0
 8006972:	2b00      	cmp	r3, #0
 8006974:	d001      	beq.n	800697a <HAL_TIM_PWM_Start_DMA+0x276>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 8006976:	2301      	movs	r3, #1
 8006978:	e0a9      	b.n	8006ace <HAL_TIM_PWM_Start_DMA+0x3ca>
      }
      /* Enable the TIM Capture/Compare 2 DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC2);
 800697a:	68fb      	ldr	r3, [r7, #12]
 800697c:	681b      	ldr	r3, [r3, #0]
 800697e:	68da      	ldr	r2, [r3, #12]
 8006980:	68fb      	ldr	r3, [r7, #12]
 8006982:	681b      	ldr	r3, [r3, #0]
 8006984:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8006988:	60da      	str	r2, [r3, #12]
      break;
 800698a:	e04a      	b.n	8006a22 <HAL_TIM_PWM_Start_DMA+0x31e>
    }

    case TIM_CHANNEL_3:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC3]->XferCpltCallback = TIM_DMADelayPulseCplt;
 800698c:	68fb      	ldr	r3, [r7, #12]
 800698e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006990:	4a51      	ldr	r2, [pc, #324]	; (8006ad8 <HAL_TIM_PWM_Start_DMA+0x3d4>)
 8006992:	62da      	str	r2, [r3, #44]	; 0x2c
      htim->hdma[TIM_DMA_ID_CC3]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 8006994:	68fb      	ldr	r3, [r7, #12]
 8006996:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006998:	4a50      	ldr	r2, [pc, #320]	; (8006adc <HAL_TIM_PWM_Start_DMA+0x3d8>)
 800699a:	631a      	str	r2, [r3, #48]	; 0x30

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC3]->XferErrorCallback = TIM_DMAError ;
 800699c:	68fb      	ldr	r3, [r7, #12]
 800699e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80069a0:	4a4f      	ldr	r2, [pc, #316]	; (8006ae0 <HAL_TIM_PWM_Start_DMA+0x3dc>)
 80069a2:	635a      	str	r2, [r3, #52]	; 0x34

      /* Enable the DMA channel */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC3], (uint32_t)pData, (uint32_t)&htim->Instance->CCR3,
 80069a4:	68fb      	ldr	r3, [r7, #12]
 80069a6:	6ad8      	ldr	r0, [r3, #44]	; 0x2c
 80069a8:	6879      	ldr	r1, [r7, #4]
 80069aa:	68fb      	ldr	r3, [r7, #12]
 80069ac:	681b      	ldr	r3, [r3, #0]
 80069ae:	333c      	adds	r3, #60	; 0x3c
 80069b0:	461a      	mov	r2, r3
 80069b2:	887b      	ldrh	r3, [r7, #2]
 80069b4:	f7fd fe62 	bl	800467c <HAL_DMA_Start_IT>
 80069b8:	4603      	mov	r3, r0
 80069ba:	2b00      	cmp	r3, #0
 80069bc:	d001      	beq.n	80069c2 <HAL_TIM_PWM_Start_DMA+0x2be>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 80069be:	2301      	movs	r3, #1
 80069c0:	e085      	b.n	8006ace <HAL_TIM_PWM_Start_DMA+0x3ca>
      }
      /* Enable the TIM Output Capture/Compare 3 request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC3);
 80069c2:	68fb      	ldr	r3, [r7, #12]
 80069c4:	681b      	ldr	r3, [r3, #0]
 80069c6:	68da      	ldr	r2, [r3, #12]
 80069c8:	68fb      	ldr	r3, [r7, #12]
 80069ca:	681b      	ldr	r3, [r3, #0]
 80069cc:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80069d0:	60da      	str	r2, [r3, #12]
      break;
 80069d2:	e026      	b.n	8006a22 <HAL_TIM_PWM_Start_DMA+0x31e>
    }

    case TIM_CHANNEL_4:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC4]->XferCpltCallback = TIM_DMADelayPulseCplt;
 80069d4:	68fb      	ldr	r3, [r7, #12]
 80069d6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80069d8:	4a3f      	ldr	r2, [pc, #252]	; (8006ad8 <HAL_TIM_PWM_Start_DMA+0x3d4>)
 80069da:	62da      	str	r2, [r3, #44]	; 0x2c
      htim->hdma[TIM_DMA_ID_CC4]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 80069dc:	68fb      	ldr	r3, [r7, #12]
 80069de:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80069e0:	4a3e      	ldr	r2, [pc, #248]	; (8006adc <HAL_TIM_PWM_Start_DMA+0x3d8>)
 80069e2:	631a      	str	r2, [r3, #48]	; 0x30

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC4]->XferErrorCallback = TIM_DMAError ;
 80069e4:	68fb      	ldr	r3, [r7, #12]
 80069e6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80069e8:	4a3d      	ldr	r2, [pc, #244]	; (8006ae0 <HAL_TIM_PWM_Start_DMA+0x3dc>)
 80069ea:	635a      	str	r2, [r3, #52]	; 0x34

      /* Enable the DMA channel */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC4], (uint32_t)pData, (uint32_t)&htim->Instance->CCR4,
 80069ec:	68fb      	ldr	r3, [r7, #12]
 80069ee:	6b18      	ldr	r0, [r3, #48]	; 0x30
 80069f0:	6879      	ldr	r1, [r7, #4]
 80069f2:	68fb      	ldr	r3, [r7, #12]
 80069f4:	681b      	ldr	r3, [r3, #0]
 80069f6:	3340      	adds	r3, #64	; 0x40
 80069f8:	461a      	mov	r2, r3
 80069fa:	887b      	ldrh	r3, [r7, #2]
 80069fc:	f7fd fe3e 	bl	800467c <HAL_DMA_Start_IT>
 8006a00:	4603      	mov	r3, r0
 8006a02:	2b00      	cmp	r3, #0
 8006a04:	d001      	beq.n	8006a0a <HAL_TIM_PWM_Start_DMA+0x306>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 8006a06:	2301      	movs	r3, #1
 8006a08:	e061      	b.n	8006ace <HAL_TIM_PWM_Start_DMA+0x3ca>
      }
      /* Enable the TIM Capture/Compare 4 DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC4);
 8006a0a:	68fb      	ldr	r3, [r7, #12]
 8006a0c:	681b      	ldr	r3, [r3, #0]
 8006a0e:	68da      	ldr	r2, [r3, #12]
 8006a10:	68fb      	ldr	r3, [r7, #12]
 8006a12:	681b      	ldr	r3, [r3, #0]
 8006a14:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8006a18:	60da      	str	r2, [r3, #12]
      break;
 8006a1a:	e002      	b.n	8006a22 <HAL_TIM_PWM_Start_DMA+0x31e>
    }

    default:
      status = HAL_ERROR;
 8006a1c:	2301      	movs	r3, #1
 8006a1e:	75fb      	strb	r3, [r7, #23]
      break;
 8006a20:	bf00      	nop
  }

  if (status == HAL_OK)
 8006a22:	7dfb      	ldrb	r3, [r7, #23]
 8006a24:	2b00      	cmp	r3, #0
 8006a26:	d151      	bne.n	8006acc <HAL_TIM_PWM_Start_DMA+0x3c8>
  {
    /* Enable the Capture compare channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8006a28:	68fb      	ldr	r3, [r7, #12]
 8006a2a:	681b      	ldr	r3, [r3, #0]
 8006a2c:	2201      	movs	r2, #1
 8006a2e:	68b9      	ldr	r1, [r7, #8]
 8006a30:	4618      	mov	r0, r3
 8006a32:	f000 ff85 	bl	8007940 <TIM_CCxChannelCmd>

    if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8006a36:	68fb      	ldr	r3, [r7, #12]
 8006a38:	681b      	ldr	r3, [r3, #0]
 8006a3a:	4a2a      	ldr	r2, [pc, #168]	; (8006ae4 <HAL_TIM_PWM_Start_DMA+0x3e0>)
 8006a3c:	4293      	cmp	r3, r2
 8006a3e:	d009      	beq.n	8006a54 <HAL_TIM_PWM_Start_DMA+0x350>
 8006a40:	68fb      	ldr	r3, [r7, #12]
 8006a42:	681b      	ldr	r3, [r3, #0]
 8006a44:	4a28      	ldr	r2, [pc, #160]	; (8006ae8 <HAL_TIM_PWM_Start_DMA+0x3e4>)
 8006a46:	4293      	cmp	r3, r2
 8006a48:	d004      	beq.n	8006a54 <HAL_TIM_PWM_Start_DMA+0x350>
 8006a4a:	68fb      	ldr	r3, [r7, #12]
 8006a4c:	681b      	ldr	r3, [r3, #0]
 8006a4e:	4a27      	ldr	r2, [pc, #156]	; (8006aec <HAL_TIM_PWM_Start_DMA+0x3e8>)
 8006a50:	4293      	cmp	r3, r2
 8006a52:	d101      	bne.n	8006a58 <HAL_TIM_PWM_Start_DMA+0x354>
 8006a54:	2301      	movs	r3, #1
 8006a56:	e000      	b.n	8006a5a <HAL_TIM_PWM_Start_DMA+0x356>
 8006a58:	2300      	movs	r3, #0
 8006a5a:	2b00      	cmp	r3, #0
 8006a5c:	d007      	beq.n	8006a6e <HAL_TIM_PWM_Start_DMA+0x36a>
    {
      /* Enable the main output */
      __HAL_TIM_MOE_ENABLE(htim);
 8006a5e:	68fb      	ldr	r3, [r7, #12]
 8006a60:	681b      	ldr	r3, [r3, #0]
 8006a62:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8006a64:	68fb      	ldr	r3, [r7, #12]
 8006a66:	681b      	ldr	r3, [r3, #0]
 8006a68:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8006a6c:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006a6e:	68fb      	ldr	r3, [r7, #12]
 8006a70:	681b      	ldr	r3, [r3, #0]
 8006a72:	4a1c      	ldr	r2, [pc, #112]	; (8006ae4 <HAL_TIM_PWM_Start_DMA+0x3e0>)
 8006a74:	4293      	cmp	r3, r2
 8006a76:	d009      	beq.n	8006a8c <HAL_TIM_PWM_Start_DMA+0x388>
 8006a78:	68fb      	ldr	r3, [r7, #12]
 8006a7a:	681b      	ldr	r3, [r3, #0]
 8006a7c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006a80:	d004      	beq.n	8006a8c <HAL_TIM_PWM_Start_DMA+0x388>
 8006a82:	68fb      	ldr	r3, [r7, #12]
 8006a84:	681b      	ldr	r3, [r3, #0]
 8006a86:	4a18      	ldr	r2, [pc, #96]	; (8006ae8 <HAL_TIM_PWM_Start_DMA+0x3e4>)
 8006a88:	4293      	cmp	r3, r2
 8006a8a:	d115      	bne.n	8006ab8 <HAL_TIM_PWM_Start_DMA+0x3b4>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006a8c:	68fb      	ldr	r3, [r7, #12]
 8006a8e:	681b      	ldr	r3, [r3, #0]
 8006a90:	689a      	ldr	r2, [r3, #8]
 8006a92:	4b17      	ldr	r3, [pc, #92]	; (8006af0 <HAL_TIM_PWM_Start_DMA+0x3ec>)
 8006a94:	4013      	ands	r3, r2
 8006a96:	613b      	str	r3, [r7, #16]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006a98:	693b      	ldr	r3, [r7, #16]
 8006a9a:	2b06      	cmp	r3, #6
 8006a9c:	d015      	beq.n	8006aca <HAL_TIM_PWM_Start_DMA+0x3c6>
 8006a9e:	693b      	ldr	r3, [r7, #16]
 8006aa0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006aa4:	d011      	beq.n	8006aca <HAL_TIM_PWM_Start_DMA+0x3c6>
      {
        __HAL_TIM_ENABLE(htim);
 8006aa6:	68fb      	ldr	r3, [r7, #12]
 8006aa8:	681b      	ldr	r3, [r3, #0]
 8006aaa:	681a      	ldr	r2, [r3, #0]
 8006aac:	68fb      	ldr	r3, [r7, #12]
 8006aae:	681b      	ldr	r3, [r3, #0]
 8006ab0:	f042 0201 	orr.w	r2, r2, #1
 8006ab4:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006ab6:	e008      	b.n	8006aca <HAL_TIM_PWM_Start_DMA+0x3c6>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 8006ab8:	68fb      	ldr	r3, [r7, #12]
 8006aba:	681b      	ldr	r3, [r3, #0]
 8006abc:	681a      	ldr	r2, [r3, #0]
 8006abe:	68fb      	ldr	r3, [r7, #12]
 8006ac0:	681b      	ldr	r3, [r3, #0]
 8006ac2:	f042 0201 	orr.w	r2, r2, #1
 8006ac6:	601a      	str	r2, [r3, #0]
 8006ac8:	e000      	b.n	8006acc <HAL_TIM_PWM_Start_DMA+0x3c8>
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006aca:	bf00      	nop
    }
  }

  /* Return function status */
  return status;
 8006acc:	7dfb      	ldrb	r3, [r7, #23]
}
 8006ace:	4618      	mov	r0, r3
 8006ad0:	3718      	adds	r7, #24
 8006ad2:	46bd      	mov	sp, r7
 8006ad4:	bd80      	pop	{r7, pc}
 8006ad6:	bf00      	nop
 8006ad8:	08007139 	.word	0x08007139
 8006adc:	080071e1 	.word	0x080071e1
 8006ae0:	080070a7 	.word	0x080070a7
 8006ae4:	40012c00 	.word	0x40012c00
 8006ae8:	40014000 	.word	0x40014000
 8006aec:	40014400 	.word	0x40014400
 8006af0:	00010007 	.word	0x00010007

08006af4 <HAL_TIM_PWM_Stop_DMA>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Stop_DMA(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8006af4:	b580      	push	{r7, lr}
 8006af6:	b084      	sub	sp, #16
 8006af8:	af00      	add	r7, sp, #0
 8006afa:	6078      	str	r0, [r7, #4]
 8006afc:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8006afe:	2300      	movs	r3, #0
 8006b00:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  switch (Channel)
 8006b02:	683b      	ldr	r3, [r7, #0]
 8006b04:	2b0c      	cmp	r3, #12
 8006b06:	d855      	bhi.n	8006bb4 <HAL_TIM_PWM_Stop_DMA+0xc0>
 8006b08:	a201      	add	r2, pc, #4	; (adr r2, 8006b10 <HAL_TIM_PWM_Stop_DMA+0x1c>)
 8006b0a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006b0e:	bf00      	nop
 8006b10:	08006b45 	.word	0x08006b45
 8006b14:	08006bb5 	.word	0x08006bb5
 8006b18:	08006bb5 	.word	0x08006bb5
 8006b1c:	08006bb5 	.word	0x08006bb5
 8006b20:	08006b61 	.word	0x08006b61
 8006b24:	08006bb5 	.word	0x08006bb5
 8006b28:	08006bb5 	.word	0x08006bb5
 8006b2c:	08006bb5 	.word	0x08006bb5
 8006b30:	08006b7d 	.word	0x08006b7d
 8006b34:	08006bb5 	.word	0x08006bb5
 8006b38:	08006bb5 	.word	0x08006bb5
 8006b3c:	08006bb5 	.word	0x08006bb5
 8006b40:	08006b99 	.word	0x08006b99
  {
    case TIM_CHANNEL_1:
    {
      /* Disable the TIM Capture/Compare 1 DMA request */
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC1);
 8006b44:	687b      	ldr	r3, [r7, #4]
 8006b46:	681b      	ldr	r3, [r3, #0]
 8006b48:	68da      	ldr	r2, [r3, #12]
 8006b4a:	687b      	ldr	r3, [r7, #4]
 8006b4c:	681b      	ldr	r3, [r3, #0]
 8006b4e:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8006b52:	60da      	str	r2, [r3, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC1]);
 8006b54:	687b      	ldr	r3, [r7, #4]
 8006b56:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006b58:	4618      	mov	r0, r3
 8006b5a:	f7fd fe2d 	bl	80047b8 <HAL_DMA_Abort_IT>
      break;
 8006b5e:	e02c      	b.n	8006bba <HAL_TIM_PWM_Stop_DMA+0xc6>
    }

    case TIM_CHANNEL_2:
    {
      /* Disable the TIM Capture/Compare 2 DMA request */
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC2);
 8006b60:	687b      	ldr	r3, [r7, #4]
 8006b62:	681b      	ldr	r3, [r3, #0]
 8006b64:	68da      	ldr	r2, [r3, #12]
 8006b66:	687b      	ldr	r3, [r7, #4]
 8006b68:	681b      	ldr	r3, [r3, #0]
 8006b6a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006b6e:	60da      	str	r2, [r3, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC2]);
 8006b70:	687b      	ldr	r3, [r7, #4]
 8006b72:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006b74:	4618      	mov	r0, r3
 8006b76:	f7fd fe1f 	bl	80047b8 <HAL_DMA_Abort_IT>
      break;
 8006b7a:	e01e      	b.n	8006bba <HAL_TIM_PWM_Stop_DMA+0xc6>
    }

    case TIM_CHANNEL_3:
    {
      /* Disable the TIM Capture/Compare 3 DMA request */
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC3);
 8006b7c:	687b      	ldr	r3, [r7, #4]
 8006b7e:	681b      	ldr	r3, [r3, #0]
 8006b80:	68da      	ldr	r2, [r3, #12]
 8006b82:	687b      	ldr	r3, [r7, #4]
 8006b84:	681b      	ldr	r3, [r3, #0]
 8006b86:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8006b8a:	60da      	str	r2, [r3, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC3]);
 8006b8c:	687b      	ldr	r3, [r7, #4]
 8006b8e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006b90:	4618      	mov	r0, r3
 8006b92:	f7fd fe11 	bl	80047b8 <HAL_DMA_Abort_IT>
      break;
 8006b96:	e010      	b.n	8006bba <HAL_TIM_PWM_Stop_DMA+0xc6>
    }

    case TIM_CHANNEL_4:
    {
      /* Disable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC4);
 8006b98:	687b      	ldr	r3, [r7, #4]
 8006b9a:	681b      	ldr	r3, [r3, #0]
 8006b9c:	68da      	ldr	r2, [r3, #12]
 8006b9e:	687b      	ldr	r3, [r7, #4]
 8006ba0:	681b      	ldr	r3, [r3, #0]
 8006ba2:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8006ba6:	60da      	str	r2, [r3, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC4]);
 8006ba8:	687b      	ldr	r3, [r7, #4]
 8006baa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006bac:	4618      	mov	r0, r3
 8006bae:	f7fd fe03 	bl	80047b8 <HAL_DMA_Abort_IT>
      break;
 8006bb2:	e002      	b.n	8006bba <HAL_TIM_PWM_Stop_DMA+0xc6>
    }

    default:
      status = HAL_ERROR;
 8006bb4:	2301      	movs	r3, #1
 8006bb6:	73fb      	strb	r3, [r7, #15]
      break;
 8006bb8:	bf00      	nop
  }

  if (status == HAL_OK)
 8006bba:	7bfb      	ldrb	r3, [r7, #15]
 8006bbc:	2b00      	cmp	r3, #0
 8006bbe:	d176      	bne.n	8006cae <HAL_TIM_PWM_Stop_DMA+0x1ba>
  {
    /* Disable the Capture compare channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 8006bc0:	687b      	ldr	r3, [r7, #4]
 8006bc2:	681b      	ldr	r3, [r3, #0]
 8006bc4:	2200      	movs	r2, #0
 8006bc6:	6839      	ldr	r1, [r7, #0]
 8006bc8:	4618      	mov	r0, r3
 8006bca:	f000 feb9 	bl	8007940 <TIM_CCxChannelCmd>

    if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8006bce:	687b      	ldr	r3, [r7, #4]
 8006bd0:	681b      	ldr	r3, [r3, #0]
 8006bd2:	4a39      	ldr	r2, [pc, #228]	; (8006cb8 <HAL_TIM_PWM_Stop_DMA+0x1c4>)
 8006bd4:	4293      	cmp	r3, r2
 8006bd6:	d009      	beq.n	8006bec <HAL_TIM_PWM_Stop_DMA+0xf8>
 8006bd8:	687b      	ldr	r3, [r7, #4]
 8006bda:	681b      	ldr	r3, [r3, #0]
 8006bdc:	4a37      	ldr	r2, [pc, #220]	; (8006cbc <HAL_TIM_PWM_Stop_DMA+0x1c8>)
 8006bde:	4293      	cmp	r3, r2
 8006be0:	d004      	beq.n	8006bec <HAL_TIM_PWM_Stop_DMA+0xf8>
 8006be2:	687b      	ldr	r3, [r7, #4]
 8006be4:	681b      	ldr	r3, [r3, #0]
 8006be6:	4a36      	ldr	r2, [pc, #216]	; (8006cc0 <HAL_TIM_PWM_Stop_DMA+0x1cc>)
 8006be8:	4293      	cmp	r3, r2
 8006bea:	d101      	bne.n	8006bf0 <HAL_TIM_PWM_Stop_DMA+0xfc>
 8006bec:	2301      	movs	r3, #1
 8006bee:	e000      	b.n	8006bf2 <HAL_TIM_PWM_Stop_DMA+0xfe>
 8006bf0:	2300      	movs	r3, #0
 8006bf2:	2b00      	cmp	r3, #0
 8006bf4:	d017      	beq.n	8006c26 <HAL_TIM_PWM_Stop_DMA+0x132>
    {
      /* Disable the Main Output */
      __HAL_TIM_MOE_DISABLE(htim);
 8006bf6:	687b      	ldr	r3, [r7, #4]
 8006bf8:	681b      	ldr	r3, [r3, #0]
 8006bfa:	6a1a      	ldr	r2, [r3, #32]
 8006bfc:	f241 1311 	movw	r3, #4369	; 0x1111
 8006c00:	4013      	ands	r3, r2
 8006c02:	2b00      	cmp	r3, #0
 8006c04:	d10f      	bne.n	8006c26 <HAL_TIM_PWM_Stop_DMA+0x132>
 8006c06:	687b      	ldr	r3, [r7, #4]
 8006c08:	681b      	ldr	r3, [r3, #0]
 8006c0a:	6a1a      	ldr	r2, [r3, #32]
 8006c0c:	f240 4344 	movw	r3, #1092	; 0x444
 8006c10:	4013      	ands	r3, r2
 8006c12:	2b00      	cmp	r3, #0
 8006c14:	d107      	bne.n	8006c26 <HAL_TIM_PWM_Stop_DMA+0x132>
 8006c16:	687b      	ldr	r3, [r7, #4]
 8006c18:	681b      	ldr	r3, [r3, #0]
 8006c1a:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8006c1c:	687b      	ldr	r3, [r7, #4]
 8006c1e:	681b      	ldr	r3, [r3, #0]
 8006c20:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8006c24:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Disable the Peripheral */
    __HAL_TIM_DISABLE(htim);
 8006c26:	687b      	ldr	r3, [r7, #4]
 8006c28:	681b      	ldr	r3, [r3, #0]
 8006c2a:	6a1a      	ldr	r2, [r3, #32]
 8006c2c:	f241 1311 	movw	r3, #4369	; 0x1111
 8006c30:	4013      	ands	r3, r2
 8006c32:	2b00      	cmp	r3, #0
 8006c34:	d10f      	bne.n	8006c56 <HAL_TIM_PWM_Stop_DMA+0x162>
 8006c36:	687b      	ldr	r3, [r7, #4]
 8006c38:	681b      	ldr	r3, [r3, #0]
 8006c3a:	6a1a      	ldr	r2, [r3, #32]
 8006c3c:	f240 4344 	movw	r3, #1092	; 0x444
 8006c40:	4013      	ands	r3, r2
 8006c42:	2b00      	cmp	r3, #0
 8006c44:	d107      	bne.n	8006c56 <HAL_TIM_PWM_Stop_DMA+0x162>
 8006c46:	687b      	ldr	r3, [r7, #4]
 8006c48:	681b      	ldr	r3, [r3, #0]
 8006c4a:	681a      	ldr	r2, [r3, #0]
 8006c4c:	687b      	ldr	r3, [r7, #4]
 8006c4e:	681b      	ldr	r3, [r3, #0]
 8006c50:	f022 0201 	bic.w	r2, r2, #1
 8006c54:	601a      	str	r2, [r3, #0]

    /* Set the TIM channel state */
    TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 8006c56:	683b      	ldr	r3, [r7, #0]
 8006c58:	2b00      	cmp	r3, #0
 8006c5a:	d104      	bne.n	8006c66 <HAL_TIM_PWM_Stop_DMA+0x172>
 8006c5c:	687b      	ldr	r3, [r7, #4]
 8006c5e:	2201      	movs	r2, #1
 8006c60:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8006c64:	e023      	b.n	8006cae <HAL_TIM_PWM_Stop_DMA+0x1ba>
 8006c66:	683b      	ldr	r3, [r7, #0]
 8006c68:	2b04      	cmp	r3, #4
 8006c6a:	d104      	bne.n	8006c76 <HAL_TIM_PWM_Stop_DMA+0x182>
 8006c6c:	687b      	ldr	r3, [r7, #4]
 8006c6e:	2201      	movs	r2, #1
 8006c70:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8006c74:	e01b      	b.n	8006cae <HAL_TIM_PWM_Stop_DMA+0x1ba>
 8006c76:	683b      	ldr	r3, [r7, #0]
 8006c78:	2b08      	cmp	r3, #8
 8006c7a:	d104      	bne.n	8006c86 <HAL_TIM_PWM_Stop_DMA+0x192>
 8006c7c:	687b      	ldr	r3, [r7, #4]
 8006c7e:	2201      	movs	r2, #1
 8006c80:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8006c84:	e013      	b.n	8006cae <HAL_TIM_PWM_Stop_DMA+0x1ba>
 8006c86:	683b      	ldr	r3, [r7, #0]
 8006c88:	2b0c      	cmp	r3, #12
 8006c8a:	d104      	bne.n	8006c96 <HAL_TIM_PWM_Stop_DMA+0x1a2>
 8006c8c:	687b      	ldr	r3, [r7, #4]
 8006c8e:	2201      	movs	r2, #1
 8006c90:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8006c94:	e00b      	b.n	8006cae <HAL_TIM_PWM_Stop_DMA+0x1ba>
 8006c96:	683b      	ldr	r3, [r7, #0]
 8006c98:	2b10      	cmp	r3, #16
 8006c9a:	d104      	bne.n	8006ca6 <HAL_TIM_PWM_Stop_DMA+0x1b2>
 8006c9c:	687b      	ldr	r3, [r7, #4]
 8006c9e:	2201      	movs	r2, #1
 8006ca0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8006ca4:	e003      	b.n	8006cae <HAL_TIM_PWM_Stop_DMA+0x1ba>
 8006ca6:	687b      	ldr	r3, [r7, #4]
 8006ca8:	2201      	movs	r2, #1
 8006caa:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  }

  /* Return function status */
  return status;
 8006cae:	7bfb      	ldrb	r3, [r7, #15]
}
 8006cb0:	4618      	mov	r0, r3
 8006cb2:	3710      	adds	r7, #16
 8006cb4:	46bd      	mov	sp, r7
 8006cb6:	bd80      	pop	{r7, pc}
 8006cb8:	40012c00 	.word	0x40012c00
 8006cbc:	40014000 	.word	0x40014000
 8006cc0:	40014400 	.word	0x40014400

08006cc4 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8006cc4:	b580      	push	{r7, lr}
 8006cc6:	b086      	sub	sp, #24
 8006cc8:	af00      	add	r7, sp, #0
 8006cca:	60f8      	str	r0, [r7, #12]
 8006ccc:	60b9      	str	r1, [r7, #8]
 8006cce:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8006cd0:	2300      	movs	r3, #0
 8006cd2:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8006cd4:	68fb      	ldr	r3, [r7, #12]
 8006cd6:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006cda:	2b01      	cmp	r3, #1
 8006cdc:	d101      	bne.n	8006ce2 <HAL_TIM_PWM_ConfigChannel+0x1e>
 8006cde:	2302      	movs	r3, #2
 8006ce0:	e0ff      	b.n	8006ee2 <HAL_TIM_PWM_ConfigChannel+0x21e>
 8006ce2:	68fb      	ldr	r3, [r7, #12]
 8006ce4:	2201      	movs	r2, #1
 8006ce6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 8006cea:	687b      	ldr	r3, [r7, #4]
 8006cec:	2b14      	cmp	r3, #20
 8006cee:	f200 80f0 	bhi.w	8006ed2 <HAL_TIM_PWM_ConfigChannel+0x20e>
 8006cf2:	a201      	add	r2, pc, #4	; (adr r2, 8006cf8 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8006cf4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006cf8:	08006d4d 	.word	0x08006d4d
 8006cfc:	08006ed3 	.word	0x08006ed3
 8006d00:	08006ed3 	.word	0x08006ed3
 8006d04:	08006ed3 	.word	0x08006ed3
 8006d08:	08006d8d 	.word	0x08006d8d
 8006d0c:	08006ed3 	.word	0x08006ed3
 8006d10:	08006ed3 	.word	0x08006ed3
 8006d14:	08006ed3 	.word	0x08006ed3
 8006d18:	08006dcf 	.word	0x08006dcf
 8006d1c:	08006ed3 	.word	0x08006ed3
 8006d20:	08006ed3 	.word	0x08006ed3
 8006d24:	08006ed3 	.word	0x08006ed3
 8006d28:	08006e0f 	.word	0x08006e0f
 8006d2c:	08006ed3 	.word	0x08006ed3
 8006d30:	08006ed3 	.word	0x08006ed3
 8006d34:	08006ed3 	.word	0x08006ed3
 8006d38:	08006e51 	.word	0x08006e51
 8006d3c:	08006ed3 	.word	0x08006ed3
 8006d40:	08006ed3 	.word	0x08006ed3
 8006d44:	08006ed3 	.word	0x08006ed3
 8006d48:	08006e91 	.word	0x08006e91
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8006d4c:	68fb      	ldr	r3, [r7, #12]
 8006d4e:	681b      	ldr	r3, [r3, #0]
 8006d50:	68b9      	ldr	r1, [r7, #8]
 8006d52:	4618      	mov	r0, r3
 8006d54:	f000 fadc 	bl	8007310 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8006d58:	68fb      	ldr	r3, [r7, #12]
 8006d5a:	681b      	ldr	r3, [r3, #0]
 8006d5c:	699a      	ldr	r2, [r3, #24]
 8006d5e:	68fb      	ldr	r3, [r7, #12]
 8006d60:	681b      	ldr	r3, [r3, #0]
 8006d62:	f042 0208 	orr.w	r2, r2, #8
 8006d66:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8006d68:	68fb      	ldr	r3, [r7, #12]
 8006d6a:	681b      	ldr	r3, [r3, #0]
 8006d6c:	699a      	ldr	r2, [r3, #24]
 8006d6e:	68fb      	ldr	r3, [r7, #12]
 8006d70:	681b      	ldr	r3, [r3, #0]
 8006d72:	f022 0204 	bic.w	r2, r2, #4
 8006d76:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8006d78:	68fb      	ldr	r3, [r7, #12]
 8006d7a:	681b      	ldr	r3, [r3, #0]
 8006d7c:	6999      	ldr	r1, [r3, #24]
 8006d7e:	68bb      	ldr	r3, [r7, #8]
 8006d80:	691a      	ldr	r2, [r3, #16]
 8006d82:	68fb      	ldr	r3, [r7, #12]
 8006d84:	681b      	ldr	r3, [r3, #0]
 8006d86:	430a      	orrs	r2, r1
 8006d88:	619a      	str	r2, [r3, #24]
      break;
 8006d8a:	e0a5      	b.n	8006ed8 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8006d8c:	68fb      	ldr	r3, [r7, #12]
 8006d8e:	681b      	ldr	r3, [r3, #0]
 8006d90:	68b9      	ldr	r1, [r7, #8]
 8006d92:	4618      	mov	r0, r3
 8006d94:	f000 fb38 	bl	8007408 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8006d98:	68fb      	ldr	r3, [r7, #12]
 8006d9a:	681b      	ldr	r3, [r3, #0]
 8006d9c:	699a      	ldr	r2, [r3, #24]
 8006d9e:	68fb      	ldr	r3, [r7, #12]
 8006da0:	681b      	ldr	r3, [r3, #0]
 8006da2:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8006da6:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8006da8:	68fb      	ldr	r3, [r7, #12]
 8006daa:	681b      	ldr	r3, [r3, #0]
 8006dac:	699a      	ldr	r2, [r3, #24]
 8006dae:	68fb      	ldr	r3, [r7, #12]
 8006db0:	681b      	ldr	r3, [r3, #0]
 8006db2:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006db6:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8006db8:	68fb      	ldr	r3, [r7, #12]
 8006dba:	681b      	ldr	r3, [r3, #0]
 8006dbc:	6999      	ldr	r1, [r3, #24]
 8006dbe:	68bb      	ldr	r3, [r7, #8]
 8006dc0:	691b      	ldr	r3, [r3, #16]
 8006dc2:	021a      	lsls	r2, r3, #8
 8006dc4:	68fb      	ldr	r3, [r7, #12]
 8006dc6:	681b      	ldr	r3, [r3, #0]
 8006dc8:	430a      	orrs	r2, r1
 8006dca:	619a      	str	r2, [r3, #24]
      break;
 8006dcc:	e084      	b.n	8006ed8 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8006dce:	68fb      	ldr	r3, [r7, #12]
 8006dd0:	681b      	ldr	r3, [r3, #0]
 8006dd2:	68b9      	ldr	r1, [r7, #8]
 8006dd4:	4618      	mov	r0, r3
 8006dd6:	f000 fb91 	bl	80074fc <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8006dda:	68fb      	ldr	r3, [r7, #12]
 8006ddc:	681b      	ldr	r3, [r3, #0]
 8006dde:	69da      	ldr	r2, [r3, #28]
 8006de0:	68fb      	ldr	r3, [r7, #12]
 8006de2:	681b      	ldr	r3, [r3, #0]
 8006de4:	f042 0208 	orr.w	r2, r2, #8
 8006de8:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8006dea:	68fb      	ldr	r3, [r7, #12]
 8006dec:	681b      	ldr	r3, [r3, #0]
 8006dee:	69da      	ldr	r2, [r3, #28]
 8006df0:	68fb      	ldr	r3, [r7, #12]
 8006df2:	681b      	ldr	r3, [r3, #0]
 8006df4:	f022 0204 	bic.w	r2, r2, #4
 8006df8:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8006dfa:	68fb      	ldr	r3, [r7, #12]
 8006dfc:	681b      	ldr	r3, [r3, #0]
 8006dfe:	69d9      	ldr	r1, [r3, #28]
 8006e00:	68bb      	ldr	r3, [r7, #8]
 8006e02:	691a      	ldr	r2, [r3, #16]
 8006e04:	68fb      	ldr	r3, [r7, #12]
 8006e06:	681b      	ldr	r3, [r3, #0]
 8006e08:	430a      	orrs	r2, r1
 8006e0a:	61da      	str	r2, [r3, #28]
      break;
 8006e0c:	e064      	b.n	8006ed8 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8006e0e:	68fb      	ldr	r3, [r7, #12]
 8006e10:	681b      	ldr	r3, [r3, #0]
 8006e12:	68b9      	ldr	r1, [r7, #8]
 8006e14:	4618      	mov	r0, r3
 8006e16:	f000 fbe9 	bl	80075ec <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8006e1a:	68fb      	ldr	r3, [r7, #12]
 8006e1c:	681b      	ldr	r3, [r3, #0]
 8006e1e:	69da      	ldr	r2, [r3, #28]
 8006e20:	68fb      	ldr	r3, [r7, #12]
 8006e22:	681b      	ldr	r3, [r3, #0]
 8006e24:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8006e28:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8006e2a:	68fb      	ldr	r3, [r7, #12]
 8006e2c:	681b      	ldr	r3, [r3, #0]
 8006e2e:	69da      	ldr	r2, [r3, #28]
 8006e30:	68fb      	ldr	r3, [r7, #12]
 8006e32:	681b      	ldr	r3, [r3, #0]
 8006e34:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006e38:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8006e3a:	68fb      	ldr	r3, [r7, #12]
 8006e3c:	681b      	ldr	r3, [r3, #0]
 8006e3e:	69d9      	ldr	r1, [r3, #28]
 8006e40:	68bb      	ldr	r3, [r7, #8]
 8006e42:	691b      	ldr	r3, [r3, #16]
 8006e44:	021a      	lsls	r2, r3, #8
 8006e46:	68fb      	ldr	r3, [r7, #12]
 8006e48:	681b      	ldr	r3, [r3, #0]
 8006e4a:	430a      	orrs	r2, r1
 8006e4c:	61da      	str	r2, [r3, #28]
      break;
 8006e4e:	e043      	b.n	8006ed8 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8006e50:	68fb      	ldr	r3, [r7, #12]
 8006e52:	681b      	ldr	r3, [r3, #0]
 8006e54:	68b9      	ldr	r1, [r7, #8]
 8006e56:	4618      	mov	r0, r3
 8006e58:	f000 fc26 	bl	80076a8 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8006e5c:	68fb      	ldr	r3, [r7, #12]
 8006e5e:	681b      	ldr	r3, [r3, #0]
 8006e60:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8006e62:	68fb      	ldr	r3, [r7, #12]
 8006e64:	681b      	ldr	r3, [r3, #0]
 8006e66:	f042 0208 	orr.w	r2, r2, #8
 8006e6a:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8006e6c:	68fb      	ldr	r3, [r7, #12]
 8006e6e:	681b      	ldr	r3, [r3, #0]
 8006e70:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8006e72:	68fb      	ldr	r3, [r7, #12]
 8006e74:	681b      	ldr	r3, [r3, #0]
 8006e76:	f022 0204 	bic.w	r2, r2, #4
 8006e7a:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8006e7c:	68fb      	ldr	r3, [r7, #12]
 8006e7e:	681b      	ldr	r3, [r3, #0]
 8006e80:	6d59      	ldr	r1, [r3, #84]	; 0x54
 8006e82:	68bb      	ldr	r3, [r7, #8]
 8006e84:	691a      	ldr	r2, [r3, #16]
 8006e86:	68fb      	ldr	r3, [r7, #12]
 8006e88:	681b      	ldr	r3, [r3, #0]
 8006e8a:	430a      	orrs	r2, r1
 8006e8c:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 8006e8e:	e023      	b.n	8006ed8 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8006e90:	68fb      	ldr	r3, [r7, #12]
 8006e92:	681b      	ldr	r3, [r3, #0]
 8006e94:	68b9      	ldr	r1, [r7, #8]
 8006e96:	4618      	mov	r0, r3
 8006e98:	f000 fc5e 	bl	8007758 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8006e9c:	68fb      	ldr	r3, [r7, #12]
 8006e9e:	681b      	ldr	r3, [r3, #0]
 8006ea0:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8006ea2:	68fb      	ldr	r3, [r7, #12]
 8006ea4:	681b      	ldr	r3, [r3, #0]
 8006ea6:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8006eaa:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8006eac:	68fb      	ldr	r3, [r7, #12]
 8006eae:	681b      	ldr	r3, [r3, #0]
 8006eb0:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8006eb2:	68fb      	ldr	r3, [r7, #12]
 8006eb4:	681b      	ldr	r3, [r3, #0]
 8006eb6:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006eba:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8006ebc:	68fb      	ldr	r3, [r7, #12]
 8006ebe:	681b      	ldr	r3, [r3, #0]
 8006ec0:	6d59      	ldr	r1, [r3, #84]	; 0x54
 8006ec2:	68bb      	ldr	r3, [r7, #8]
 8006ec4:	691b      	ldr	r3, [r3, #16]
 8006ec6:	021a      	lsls	r2, r3, #8
 8006ec8:	68fb      	ldr	r3, [r7, #12]
 8006eca:	681b      	ldr	r3, [r3, #0]
 8006ecc:	430a      	orrs	r2, r1
 8006ece:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 8006ed0:	e002      	b.n	8006ed8 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 8006ed2:	2301      	movs	r3, #1
 8006ed4:	75fb      	strb	r3, [r7, #23]
      break;
 8006ed6:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8006ed8:	68fb      	ldr	r3, [r7, #12]
 8006eda:	2200      	movs	r2, #0
 8006edc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8006ee0:	7dfb      	ldrb	r3, [r7, #23]
}
 8006ee2:	4618      	mov	r0, r3
 8006ee4:	3718      	adds	r7, #24
 8006ee6:	46bd      	mov	sp, r7
 8006ee8:	bd80      	pop	{r7, pc}
 8006eea:	bf00      	nop

08006eec <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8006eec:	b580      	push	{r7, lr}
 8006eee:	b084      	sub	sp, #16
 8006ef0:	af00      	add	r7, sp, #0
 8006ef2:	6078      	str	r0, [r7, #4]
 8006ef4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8006ef6:	2300      	movs	r3, #0
 8006ef8:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8006efa:	687b      	ldr	r3, [r7, #4]
 8006efc:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006f00:	2b01      	cmp	r3, #1
 8006f02:	d101      	bne.n	8006f08 <HAL_TIM_ConfigClockSource+0x1c>
 8006f04:	2302      	movs	r3, #2
 8006f06:	e0b6      	b.n	8007076 <HAL_TIM_ConfigClockSource+0x18a>
 8006f08:	687b      	ldr	r3, [r7, #4]
 8006f0a:	2201      	movs	r2, #1
 8006f0c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8006f10:	687b      	ldr	r3, [r7, #4]
 8006f12:	2202      	movs	r2, #2
 8006f14:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8006f18:	687b      	ldr	r3, [r7, #4]
 8006f1a:	681b      	ldr	r3, [r3, #0]
 8006f1c:	689b      	ldr	r3, [r3, #8]
 8006f1e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8006f20:	68bb      	ldr	r3, [r7, #8]
 8006f22:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8006f26:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8006f2a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006f2c:	68bb      	ldr	r3, [r7, #8]
 8006f2e:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8006f32:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8006f34:	687b      	ldr	r3, [r7, #4]
 8006f36:	681b      	ldr	r3, [r3, #0]
 8006f38:	68ba      	ldr	r2, [r7, #8]
 8006f3a:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8006f3c:	683b      	ldr	r3, [r7, #0]
 8006f3e:	681b      	ldr	r3, [r3, #0]
 8006f40:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006f44:	d03e      	beq.n	8006fc4 <HAL_TIM_ConfigClockSource+0xd8>
 8006f46:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006f4a:	f200 8087 	bhi.w	800705c <HAL_TIM_ConfigClockSource+0x170>
 8006f4e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006f52:	f000 8086 	beq.w	8007062 <HAL_TIM_ConfigClockSource+0x176>
 8006f56:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006f5a:	d87f      	bhi.n	800705c <HAL_TIM_ConfigClockSource+0x170>
 8006f5c:	2b70      	cmp	r3, #112	; 0x70
 8006f5e:	d01a      	beq.n	8006f96 <HAL_TIM_ConfigClockSource+0xaa>
 8006f60:	2b70      	cmp	r3, #112	; 0x70
 8006f62:	d87b      	bhi.n	800705c <HAL_TIM_ConfigClockSource+0x170>
 8006f64:	2b60      	cmp	r3, #96	; 0x60
 8006f66:	d050      	beq.n	800700a <HAL_TIM_ConfigClockSource+0x11e>
 8006f68:	2b60      	cmp	r3, #96	; 0x60
 8006f6a:	d877      	bhi.n	800705c <HAL_TIM_ConfigClockSource+0x170>
 8006f6c:	2b50      	cmp	r3, #80	; 0x50
 8006f6e:	d03c      	beq.n	8006fea <HAL_TIM_ConfigClockSource+0xfe>
 8006f70:	2b50      	cmp	r3, #80	; 0x50
 8006f72:	d873      	bhi.n	800705c <HAL_TIM_ConfigClockSource+0x170>
 8006f74:	2b40      	cmp	r3, #64	; 0x40
 8006f76:	d058      	beq.n	800702a <HAL_TIM_ConfigClockSource+0x13e>
 8006f78:	2b40      	cmp	r3, #64	; 0x40
 8006f7a:	d86f      	bhi.n	800705c <HAL_TIM_ConfigClockSource+0x170>
 8006f7c:	2b30      	cmp	r3, #48	; 0x30
 8006f7e:	d064      	beq.n	800704a <HAL_TIM_ConfigClockSource+0x15e>
 8006f80:	2b30      	cmp	r3, #48	; 0x30
 8006f82:	d86b      	bhi.n	800705c <HAL_TIM_ConfigClockSource+0x170>
 8006f84:	2b20      	cmp	r3, #32
 8006f86:	d060      	beq.n	800704a <HAL_TIM_ConfigClockSource+0x15e>
 8006f88:	2b20      	cmp	r3, #32
 8006f8a:	d867      	bhi.n	800705c <HAL_TIM_ConfigClockSource+0x170>
 8006f8c:	2b00      	cmp	r3, #0
 8006f8e:	d05c      	beq.n	800704a <HAL_TIM_ConfigClockSource+0x15e>
 8006f90:	2b10      	cmp	r3, #16
 8006f92:	d05a      	beq.n	800704a <HAL_TIM_ConfigClockSource+0x15e>
 8006f94:	e062      	b.n	800705c <HAL_TIM_ConfigClockSource+0x170>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8006f96:	687b      	ldr	r3, [r7, #4]
 8006f98:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8006f9a:	683b      	ldr	r3, [r7, #0]
 8006f9c:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8006f9e:	683b      	ldr	r3, [r7, #0]
 8006fa0:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8006fa2:	683b      	ldr	r3, [r7, #0]
 8006fa4:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8006fa6:	f000 fcab 	bl	8007900 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8006faa:	687b      	ldr	r3, [r7, #4]
 8006fac:	681b      	ldr	r3, [r3, #0]
 8006fae:	689b      	ldr	r3, [r3, #8]
 8006fb0:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8006fb2:	68bb      	ldr	r3, [r7, #8]
 8006fb4:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8006fb8:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8006fba:	687b      	ldr	r3, [r7, #4]
 8006fbc:	681b      	ldr	r3, [r3, #0]
 8006fbe:	68ba      	ldr	r2, [r7, #8]
 8006fc0:	609a      	str	r2, [r3, #8]
      break;
 8006fc2:	e04f      	b.n	8007064 <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8006fc4:	687b      	ldr	r3, [r7, #4]
 8006fc6:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8006fc8:	683b      	ldr	r3, [r7, #0]
 8006fca:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8006fcc:	683b      	ldr	r3, [r7, #0]
 8006fce:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8006fd0:	683b      	ldr	r3, [r7, #0]
 8006fd2:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8006fd4:	f000 fc94 	bl	8007900 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8006fd8:	687b      	ldr	r3, [r7, #4]
 8006fda:	681b      	ldr	r3, [r3, #0]
 8006fdc:	689a      	ldr	r2, [r3, #8]
 8006fde:	687b      	ldr	r3, [r7, #4]
 8006fe0:	681b      	ldr	r3, [r3, #0]
 8006fe2:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8006fe6:	609a      	str	r2, [r3, #8]
      break;
 8006fe8:	e03c      	b.n	8007064 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8006fea:	687b      	ldr	r3, [r7, #4]
 8006fec:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8006fee:	683b      	ldr	r3, [r7, #0]
 8006ff0:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8006ff2:	683b      	ldr	r3, [r7, #0]
 8006ff4:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8006ff6:	461a      	mov	r2, r3
 8006ff8:	f000 fc08 	bl	800780c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8006ffc:	687b      	ldr	r3, [r7, #4]
 8006ffe:	681b      	ldr	r3, [r3, #0]
 8007000:	2150      	movs	r1, #80	; 0x50
 8007002:	4618      	mov	r0, r3
 8007004:	f000 fc61 	bl	80078ca <TIM_ITRx_SetConfig>
      break;
 8007008:	e02c      	b.n	8007064 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800700a:	687b      	ldr	r3, [r7, #4]
 800700c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800700e:	683b      	ldr	r3, [r7, #0]
 8007010:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8007012:	683b      	ldr	r3, [r7, #0]
 8007014:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8007016:	461a      	mov	r2, r3
 8007018:	f000 fc27 	bl	800786a <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800701c:	687b      	ldr	r3, [r7, #4]
 800701e:	681b      	ldr	r3, [r3, #0]
 8007020:	2160      	movs	r1, #96	; 0x60
 8007022:	4618      	mov	r0, r3
 8007024:	f000 fc51 	bl	80078ca <TIM_ITRx_SetConfig>
      break;
 8007028:	e01c      	b.n	8007064 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800702a:	687b      	ldr	r3, [r7, #4]
 800702c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800702e:	683b      	ldr	r3, [r7, #0]
 8007030:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8007032:	683b      	ldr	r3, [r7, #0]
 8007034:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8007036:	461a      	mov	r2, r3
 8007038:	f000 fbe8 	bl	800780c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800703c:	687b      	ldr	r3, [r7, #4]
 800703e:	681b      	ldr	r3, [r3, #0]
 8007040:	2140      	movs	r1, #64	; 0x40
 8007042:	4618      	mov	r0, r3
 8007044:	f000 fc41 	bl	80078ca <TIM_ITRx_SetConfig>
      break;
 8007048:	e00c      	b.n	8007064 <HAL_TIM_ConfigClockSource+0x178>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800704a:	687b      	ldr	r3, [r7, #4]
 800704c:	681a      	ldr	r2, [r3, #0]
 800704e:	683b      	ldr	r3, [r7, #0]
 8007050:	681b      	ldr	r3, [r3, #0]
 8007052:	4619      	mov	r1, r3
 8007054:	4610      	mov	r0, r2
 8007056:	f000 fc38 	bl	80078ca <TIM_ITRx_SetConfig>
      break;
 800705a:	e003      	b.n	8007064 <HAL_TIM_ConfigClockSource+0x178>
    }

    default:
      status = HAL_ERROR;
 800705c:	2301      	movs	r3, #1
 800705e:	73fb      	strb	r3, [r7, #15]
      break;
 8007060:	e000      	b.n	8007064 <HAL_TIM_ConfigClockSource+0x178>
      break;
 8007062:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8007064:	687b      	ldr	r3, [r7, #4]
 8007066:	2201      	movs	r2, #1
 8007068:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800706c:	687b      	ldr	r3, [r7, #4]
 800706e:	2200      	movs	r2, #0
 8007070:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8007074:	7bfb      	ldrb	r3, [r7, #15]
}
 8007076:	4618      	mov	r0, r3
 8007078:	3710      	adds	r7, #16
 800707a:	46bd      	mov	sp, r7
 800707c:	bd80      	pop	{r7, pc}

0800707e <HAL_TIM_PWM_PulseFinishedHalfCpltCallback>:
  * @brief  PWM Pulse finished half complete callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedHalfCpltCallback(TIM_HandleTypeDef *htim)
{
 800707e:	b480      	push	{r7}
 8007080:	b083      	sub	sp, #12
 8007082:	af00      	add	r7, sp, #0
 8007084:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedHalfCpltCallback could be implemented in the user file
   */
}
 8007086:	bf00      	nop
 8007088:	370c      	adds	r7, #12
 800708a:	46bd      	mov	sp, r7
 800708c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007090:	4770      	bx	lr

08007092 <HAL_TIM_ErrorCallback>:
  * @brief  Timer error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_ErrorCallback(TIM_HandleTypeDef *htim)
{
 8007092:	b480      	push	{r7}
 8007094:	b083      	sub	sp, #12
 8007096:	af00      	add	r7, sp, #0
 8007098:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_ErrorCallback could be implemented in the user file
   */
}
 800709a:	bf00      	nop
 800709c:	370c      	adds	r7, #12
 800709e:	46bd      	mov	sp, r7
 80070a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070a4:	4770      	bx	lr

080070a6 <TIM_DMAError>:
  * @brief  TIM DMA error callback
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
void TIM_DMAError(DMA_HandleTypeDef *hdma)
{
 80070a6:	b580      	push	{r7, lr}
 80070a8:	b084      	sub	sp, #16
 80070aa:	af00      	add	r7, sp, #0
 80070ac:	6078      	str	r0, [r7, #4]
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80070ae:	687b      	ldr	r3, [r7, #4]
 80070b0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80070b2:	60fb      	str	r3, [r7, #12]

  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 80070b4:	68fb      	ldr	r3, [r7, #12]
 80070b6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80070b8:	687a      	ldr	r2, [r7, #4]
 80070ba:	429a      	cmp	r2, r3
 80070bc:	d107      	bne.n	80070ce <TIM_DMAError+0x28>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80070be:	68fb      	ldr	r3, [r7, #12]
 80070c0:	2201      	movs	r2, #1
 80070c2:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 80070c4:	68fb      	ldr	r3, [r7, #12]
 80070c6:	2201      	movs	r2, #1
 80070c8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80070cc:	e02a      	b.n	8007124 <TIM_DMAError+0x7e>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 80070ce:	68fb      	ldr	r3, [r7, #12]
 80070d0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80070d2:	687a      	ldr	r2, [r7, #4]
 80070d4:	429a      	cmp	r2, r3
 80070d6:	d107      	bne.n	80070e8 <TIM_DMAError+0x42>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80070d8:	68fb      	ldr	r3, [r7, #12]
 80070da:	2202      	movs	r2, #2
 80070dc:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 80070de:	68fb      	ldr	r3, [r7, #12]
 80070e0:	2201      	movs	r2, #1
 80070e2:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80070e6:	e01d      	b.n	8007124 <TIM_DMAError+0x7e>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 80070e8:	68fb      	ldr	r3, [r7, #12]
 80070ea:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80070ec:	687a      	ldr	r2, [r7, #4]
 80070ee:	429a      	cmp	r2, r3
 80070f0:	d107      	bne.n	8007102 <TIM_DMAError+0x5c>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80070f2:	68fb      	ldr	r3, [r7, #12]
 80070f4:	2204      	movs	r2, #4
 80070f6:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_3, HAL_TIM_CHANNEL_STATE_READY);
 80070f8:	68fb      	ldr	r3, [r7, #12]
 80070fa:	2201      	movs	r2, #1
 80070fc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8007100:	e010      	b.n	8007124 <TIM_DMAError+0x7e>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 8007102:	68fb      	ldr	r3, [r7, #12]
 8007104:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007106:	687a      	ldr	r2, [r7, #4]
 8007108:	429a      	cmp	r2, r3
 800710a:	d107      	bne.n	800711c <TIM_DMAError+0x76>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800710c:	68fb      	ldr	r3, [r7, #12]
 800710e:	2208      	movs	r2, #8
 8007110:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_4, HAL_TIM_CHANNEL_STATE_READY);
 8007112:	68fb      	ldr	r3, [r7, #12]
 8007114:	2201      	movs	r2, #1
 8007116:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 800711a:	e003      	b.n	8007124 <TIM_DMAError+0x7e>
  }
  else
  {
    htim->State = HAL_TIM_STATE_READY;
 800711c:	68fb      	ldr	r3, [r7, #12]
 800711e:	2201      	movs	r2, #1
 8007120:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  }

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
  htim->ErrorCallback(htim);
#else
  HAL_TIM_ErrorCallback(htim);
 8007124:	68f8      	ldr	r0, [r7, #12]
 8007126:	f7ff ffb4 	bl	8007092 <HAL_TIM_ErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */

  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800712a:	68fb      	ldr	r3, [r7, #12]
 800712c:	2200      	movs	r2, #0
 800712e:	771a      	strb	r2, [r3, #28]
}
 8007130:	bf00      	nop
 8007132:	3710      	adds	r7, #16
 8007134:	46bd      	mov	sp, r7
 8007136:	bd80      	pop	{r7, pc}

08007138 <TIM_DMADelayPulseCplt>:
  * @brief  TIM DMA Delay Pulse complete callback.
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
static void TIM_DMADelayPulseCplt(DMA_HandleTypeDef *hdma)
{
 8007138:	b580      	push	{r7, lr}
 800713a:	b084      	sub	sp, #16
 800713c:	af00      	add	r7, sp, #0
 800713e:	6078      	str	r0, [r7, #4]
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8007140:	687b      	ldr	r3, [r7, #4]
 8007142:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007144:	60fb      	str	r3, [r7, #12]

  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 8007146:	68fb      	ldr	r3, [r7, #12]
 8007148:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800714a:	687a      	ldr	r2, [r7, #4]
 800714c:	429a      	cmp	r2, r3
 800714e:	d10b      	bne.n	8007168 <TIM_DMADelayPulseCplt+0x30>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8007150:	68fb      	ldr	r3, [r7, #12]
 8007152:	2201      	movs	r2, #1
 8007154:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 8007156:	687b      	ldr	r3, [r7, #4]
 8007158:	69db      	ldr	r3, [r3, #28]
 800715a:	2b00      	cmp	r3, #0
 800715c:	d136      	bne.n	80071cc <TIM_DMADelayPulseCplt+0x94>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800715e:	68fb      	ldr	r3, [r7, #12]
 8007160:	2201      	movs	r2, #1
 8007162:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8007166:	e031      	b.n	80071cc <TIM_DMADelayPulseCplt+0x94>
    }
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 8007168:	68fb      	ldr	r3, [r7, #12]
 800716a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800716c:	687a      	ldr	r2, [r7, #4]
 800716e:	429a      	cmp	r2, r3
 8007170:	d10b      	bne.n	800718a <TIM_DMADelayPulseCplt+0x52>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8007172:	68fb      	ldr	r3, [r7, #12]
 8007174:	2202      	movs	r2, #2
 8007176:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 8007178:	687b      	ldr	r3, [r7, #4]
 800717a:	69db      	ldr	r3, [r3, #28]
 800717c:	2b00      	cmp	r3, #0
 800717e:	d125      	bne.n	80071cc <TIM_DMADelayPulseCplt+0x94>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8007180:	68fb      	ldr	r3, [r7, #12]
 8007182:	2201      	movs	r2, #1
 8007184:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8007188:	e020      	b.n	80071cc <TIM_DMADelayPulseCplt+0x94>
    }
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 800718a:	68fb      	ldr	r3, [r7, #12]
 800718c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800718e:	687a      	ldr	r2, [r7, #4]
 8007190:	429a      	cmp	r2, r3
 8007192:	d10b      	bne.n	80071ac <TIM_DMADelayPulseCplt+0x74>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8007194:	68fb      	ldr	r3, [r7, #12]
 8007196:	2204      	movs	r2, #4
 8007198:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 800719a:	687b      	ldr	r3, [r7, #4]
 800719c:	69db      	ldr	r3, [r3, #28]
 800719e:	2b00      	cmp	r3, #0
 80071a0:	d114      	bne.n	80071cc <TIM_DMADelayPulseCplt+0x94>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_3, HAL_TIM_CHANNEL_STATE_READY);
 80071a2:	68fb      	ldr	r3, [r7, #12]
 80071a4:	2201      	movs	r2, #1
 80071a6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80071aa:	e00f      	b.n	80071cc <TIM_DMADelayPulseCplt+0x94>
    }
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 80071ac:	68fb      	ldr	r3, [r7, #12]
 80071ae:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80071b0:	687a      	ldr	r2, [r7, #4]
 80071b2:	429a      	cmp	r2, r3
 80071b4:	d10a      	bne.n	80071cc <TIM_DMADelayPulseCplt+0x94>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80071b6:	68fb      	ldr	r3, [r7, #12]
 80071b8:	2208      	movs	r2, #8
 80071ba:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 80071bc:	687b      	ldr	r3, [r7, #4]
 80071be:	69db      	ldr	r3, [r3, #28]
 80071c0:	2b00      	cmp	r3, #0
 80071c2:	d103      	bne.n	80071cc <TIM_DMADelayPulseCplt+0x94>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_4, HAL_TIM_CHANNEL_STATE_READY);
 80071c4:	68fb      	ldr	r3, [r7, #12]
 80071c6:	2201      	movs	r2, #1
 80071c8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  }

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
  htim->PWM_PulseFinishedCallback(htim);
#else
  HAL_TIM_PWM_PulseFinishedCallback(htim);
 80071cc:	68f8      	ldr	r0, [r7, #12]
 80071ce:	f003 f965 	bl	800a49c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */

  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80071d2:	68fb      	ldr	r3, [r7, #12]
 80071d4:	2200      	movs	r2, #0
 80071d6:	771a      	strb	r2, [r3, #28]
  //g_tim_pwm_transfer_cmplt = true;

}
 80071d8:	bf00      	nop
 80071da:	3710      	adds	r7, #16
 80071dc:	46bd      	mov	sp, r7
 80071de:	bd80      	pop	{r7, pc}

080071e0 <TIM_DMADelayPulseHalfCplt>:
  * @brief  TIM DMA Delay Pulse half complete callback.
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
void TIM_DMADelayPulseHalfCplt(DMA_HandleTypeDef *hdma)
{
 80071e0:	b580      	push	{r7, lr}
 80071e2:	b084      	sub	sp, #16
 80071e4:	af00      	add	r7, sp, #0
 80071e6:	6078      	str	r0, [r7, #4]
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80071e8:	687b      	ldr	r3, [r7, #4]
 80071ea:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80071ec:	60fb      	str	r3, [r7, #12]

  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 80071ee:	68fb      	ldr	r3, [r7, #12]
 80071f0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80071f2:	687a      	ldr	r2, [r7, #4]
 80071f4:	429a      	cmp	r2, r3
 80071f6:	d103      	bne.n	8007200 <TIM_DMADelayPulseHalfCplt+0x20>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80071f8:	68fb      	ldr	r3, [r7, #12]
 80071fa:	2201      	movs	r2, #1
 80071fc:	771a      	strb	r2, [r3, #28]
 80071fe:	e019      	b.n	8007234 <TIM_DMADelayPulseHalfCplt+0x54>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 8007200:	68fb      	ldr	r3, [r7, #12]
 8007202:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007204:	687a      	ldr	r2, [r7, #4]
 8007206:	429a      	cmp	r2, r3
 8007208:	d103      	bne.n	8007212 <TIM_DMADelayPulseHalfCplt+0x32>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800720a:	68fb      	ldr	r3, [r7, #12]
 800720c:	2202      	movs	r2, #2
 800720e:	771a      	strb	r2, [r3, #28]
 8007210:	e010      	b.n	8007234 <TIM_DMADelayPulseHalfCplt+0x54>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 8007212:	68fb      	ldr	r3, [r7, #12]
 8007214:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007216:	687a      	ldr	r2, [r7, #4]
 8007218:	429a      	cmp	r2, r3
 800721a:	d103      	bne.n	8007224 <TIM_DMADelayPulseHalfCplt+0x44>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800721c:	68fb      	ldr	r3, [r7, #12]
 800721e:	2204      	movs	r2, #4
 8007220:	771a      	strb	r2, [r3, #28]
 8007222:	e007      	b.n	8007234 <TIM_DMADelayPulseHalfCplt+0x54>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 8007224:	68fb      	ldr	r3, [r7, #12]
 8007226:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007228:	687a      	ldr	r2, [r7, #4]
 800722a:	429a      	cmp	r2, r3
 800722c:	d102      	bne.n	8007234 <TIM_DMADelayPulseHalfCplt+0x54>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800722e:	68fb      	ldr	r3, [r7, #12]
 8007230:	2208      	movs	r2, #8
 8007232:	771a      	strb	r2, [r3, #28]
  }

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
  htim->PWM_PulseFinishedHalfCpltCallback(htim);
#else
  HAL_TIM_PWM_PulseFinishedHalfCpltCallback(htim);
 8007234:	68f8      	ldr	r0, [r7, #12]
 8007236:	f7ff ff22 	bl	800707e <HAL_TIM_PWM_PulseFinishedHalfCpltCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */

  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800723a:	68fb      	ldr	r3, [r7, #12]
 800723c:	2200      	movs	r2, #0
 800723e:	771a      	strb	r2, [r3, #28]
}
 8007240:	bf00      	nop
 8007242:	3710      	adds	r7, #16
 8007244:	46bd      	mov	sp, r7
 8007246:	bd80      	pop	{r7, pc}

08007248 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8007248:	b480      	push	{r7}
 800724a:	b085      	sub	sp, #20
 800724c:	af00      	add	r7, sp, #0
 800724e:	6078      	str	r0, [r7, #4]
 8007250:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8007252:	687b      	ldr	r3, [r7, #4]
 8007254:	681b      	ldr	r3, [r3, #0]
 8007256:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8007258:	687b      	ldr	r3, [r7, #4]
 800725a:	4a2a      	ldr	r2, [pc, #168]	; (8007304 <TIM_Base_SetConfig+0xbc>)
 800725c:	4293      	cmp	r3, r2
 800725e:	d003      	beq.n	8007268 <TIM_Base_SetConfig+0x20>
 8007260:	687b      	ldr	r3, [r7, #4]
 8007262:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007266:	d108      	bne.n	800727a <TIM_Base_SetConfig+0x32>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8007268:	68fb      	ldr	r3, [r7, #12]
 800726a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800726e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8007270:	683b      	ldr	r3, [r7, #0]
 8007272:	685b      	ldr	r3, [r3, #4]
 8007274:	68fa      	ldr	r2, [r7, #12]
 8007276:	4313      	orrs	r3, r2
 8007278:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800727a:	687b      	ldr	r3, [r7, #4]
 800727c:	4a21      	ldr	r2, [pc, #132]	; (8007304 <TIM_Base_SetConfig+0xbc>)
 800727e:	4293      	cmp	r3, r2
 8007280:	d00b      	beq.n	800729a <TIM_Base_SetConfig+0x52>
 8007282:	687b      	ldr	r3, [r7, #4]
 8007284:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007288:	d007      	beq.n	800729a <TIM_Base_SetConfig+0x52>
 800728a:	687b      	ldr	r3, [r7, #4]
 800728c:	4a1e      	ldr	r2, [pc, #120]	; (8007308 <TIM_Base_SetConfig+0xc0>)
 800728e:	4293      	cmp	r3, r2
 8007290:	d003      	beq.n	800729a <TIM_Base_SetConfig+0x52>
 8007292:	687b      	ldr	r3, [r7, #4]
 8007294:	4a1d      	ldr	r2, [pc, #116]	; (800730c <TIM_Base_SetConfig+0xc4>)
 8007296:	4293      	cmp	r3, r2
 8007298:	d108      	bne.n	80072ac <TIM_Base_SetConfig+0x64>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800729a:	68fb      	ldr	r3, [r7, #12]
 800729c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80072a0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80072a2:	683b      	ldr	r3, [r7, #0]
 80072a4:	68db      	ldr	r3, [r3, #12]
 80072a6:	68fa      	ldr	r2, [r7, #12]
 80072a8:	4313      	orrs	r3, r2
 80072aa:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80072ac:	68fb      	ldr	r3, [r7, #12]
 80072ae:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80072b2:	683b      	ldr	r3, [r7, #0]
 80072b4:	695b      	ldr	r3, [r3, #20]
 80072b6:	4313      	orrs	r3, r2
 80072b8:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80072ba:	687b      	ldr	r3, [r7, #4]
 80072bc:	68fa      	ldr	r2, [r7, #12]
 80072be:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80072c0:	683b      	ldr	r3, [r7, #0]
 80072c2:	689a      	ldr	r2, [r3, #8]
 80072c4:	687b      	ldr	r3, [r7, #4]
 80072c6:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80072c8:	683b      	ldr	r3, [r7, #0]
 80072ca:	681a      	ldr	r2, [r3, #0]
 80072cc:	687b      	ldr	r3, [r7, #4]
 80072ce:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80072d0:	687b      	ldr	r3, [r7, #4]
 80072d2:	4a0c      	ldr	r2, [pc, #48]	; (8007304 <TIM_Base_SetConfig+0xbc>)
 80072d4:	4293      	cmp	r3, r2
 80072d6:	d007      	beq.n	80072e8 <TIM_Base_SetConfig+0xa0>
 80072d8:	687b      	ldr	r3, [r7, #4]
 80072da:	4a0b      	ldr	r2, [pc, #44]	; (8007308 <TIM_Base_SetConfig+0xc0>)
 80072dc:	4293      	cmp	r3, r2
 80072de:	d003      	beq.n	80072e8 <TIM_Base_SetConfig+0xa0>
 80072e0:	687b      	ldr	r3, [r7, #4]
 80072e2:	4a0a      	ldr	r2, [pc, #40]	; (800730c <TIM_Base_SetConfig+0xc4>)
 80072e4:	4293      	cmp	r3, r2
 80072e6:	d103      	bne.n	80072f0 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80072e8:	683b      	ldr	r3, [r7, #0]
 80072ea:	691a      	ldr	r2, [r3, #16]
 80072ec:	687b      	ldr	r3, [r7, #4]
 80072ee:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80072f0:	687b      	ldr	r3, [r7, #4]
 80072f2:	2201      	movs	r2, #1
 80072f4:	615a      	str	r2, [r3, #20]
}
 80072f6:	bf00      	nop
 80072f8:	3714      	adds	r7, #20
 80072fa:	46bd      	mov	sp, r7
 80072fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007300:	4770      	bx	lr
 8007302:	bf00      	nop
 8007304:	40012c00 	.word	0x40012c00
 8007308:	40014000 	.word	0x40014000
 800730c:	40014400 	.word	0x40014400

08007310 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8007310:	b480      	push	{r7}
 8007312:	b087      	sub	sp, #28
 8007314:	af00      	add	r7, sp, #0
 8007316:	6078      	str	r0, [r7, #4]
 8007318:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800731a:	687b      	ldr	r3, [r7, #4]
 800731c:	6a1b      	ldr	r3, [r3, #32]
 800731e:	f023 0201 	bic.w	r2, r3, #1
 8007322:	687b      	ldr	r3, [r7, #4]
 8007324:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007326:	687b      	ldr	r3, [r7, #4]
 8007328:	6a1b      	ldr	r3, [r3, #32]
 800732a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800732c:	687b      	ldr	r3, [r7, #4]
 800732e:	685b      	ldr	r3, [r3, #4]
 8007330:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8007332:	687b      	ldr	r3, [r7, #4]
 8007334:	699b      	ldr	r3, [r3, #24]
 8007336:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8007338:	68fb      	ldr	r3, [r7, #12]
 800733a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800733e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007342:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8007344:	68fb      	ldr	r3, [r7, #12]
 8007346:	f023 0303 	bic.w	r3, r3, #3
 800734a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800734c:	683b      	ldr	r3, [r7, #0]
 800734e:	681b      	ldr	r3, [r3, #0]
 8007350:	68fa      	ldr	r2, [r7, #12]
 8007352:	4313      	orrs	r3, r2
 8007354:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8007356:	697b      	ldr	r3, [r7, #20]
 8007358:	f023 0302 	bic.w	r3, r3, #2
 800735c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800735e:	683b      	ldr	r3, [r7, #0]
 8007360:	689b      	ldr	r3, [r3, #8]
 8007362:	697a      	ldr	r2, [r7, #20]
 8007364:	4313      	orrs	r3, r2
 8007366:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8007368:	687b      	ldr	r3, [r7, #4]
 800736a:	4a24      	ldr	r2, [pc, #144]	; (80073fc <TIM_OC1_SetConfig+0xec>)
 800736c:	4293      	cmp	r3, r2
 800736e:	d007      	beq.n	8007380 <TIM_OC1_SetConfig+0x70>
 8007370:	687b      	ldr	r3, [r7, #4]
 8007372:	4a23      	ldr	r2, [pc, #140]	; (8007400 <TIM_OC1_SetConfig+0xf0>)
 8007374:	4293      	cmp	r3, r2
 8007376:	d003      	beq.n	8007380 <TIM_OC1_SetConfig+0x70>
 8007378:	687b      	ldr	r3, [r7, #4]
 800737a:	4a22      	ldr	r2, [pc, #136]	; (8007404 <TIM_OC1_SetConfig+0xf4>)
 800737c:	4293      	cmp	r3, r2
 800737e:	d10c      	bne.n	800739a <TIM_OC1_SetConfig+0x8a>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8007380:	697b      	ldr	r3, [r7, #20]
 8007382:	f023 0308 	bic.w	r3, r3, #8
 8007386:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8007388:	683b      	ldr	r3, [r7, #0]
 800738a:	68db      	ldr	r3, [r3, #12]
 800738c:	697a      	ldr	r2, [r7, #20]
 800738e:	4313      	orrs	r3, r2
 8007390:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8007392:	697b      	ldr	r3, [r7, #20]
 8007394:	f023 0304 	bic.w	r3, r3, #4
 8007398:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800739a:	687b      	ldr	r3, [r7, #4]
 800739c:	4a17      	ldr	r2, [pc, #92]	; (80073fc <TIM_OC1_SetConfig+0xec>)
 800739e:	4293      	cmp	r3, r2
 80073a0:	d007      	beq.n	80073b2 <TIM_OC1_SetConfig+0xa2>
 80073a2:	687b      	ldr	r3, [r7, #4]
 80073a4:	4a16      	ldr	r2, [pc, #88]	; (8007400 <TIM_OC1_SetConfig+0xf0>)
 80073a6:	4293      	cmp	r3, r2
 80073a8:	d003      	beq.n	80073b2 <TIM_OC1_SetConfig+0xa2>
 80073aa:	687b      	ldr	r3, [r7, #4]
 80073ac:	4a15      	ldr	r2, [pc, #84]	; (8007404 <TIM_OC1_SetConfig+0xf4>)
 80073ae:	4293      	cmp	r3, r2
 80073b0:	d111      	bne.n	80073d6 <TIM_OC1_SetConfig+0xc6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 80073b2:	693b      	ldr	r3, [r7, #16]
 80073b4:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80073b8:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80073ba:	693b      	ldr	r3, [r7, #16]
 80073bc:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80073c0:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80073c2:	683b      	ldr	r3, [r7, #0]
 80073c4:	695b      	ldr	r3, [r3, #20]
 80073c6:	693a      	ldr	r2, [r7, #16]
 80073c8:	4313      	orrs	r3, r2
 80073ca:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80073cc:	683b      	ldr	r3, [r7, #0]
 80073ce:	699b      	ldr	r3, [r3, #24]
 80073d0:	693a      	ldr	r2, [r7, #16]
 80073d2:	4313      	orrs	r3, r2
 80073d4:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80073d6:	687b      	ldr	r3, [r7, #4]
 80073d8:	693a      	ldr	r2, [r7, #16]
 80073da:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80073dc:	687b      	ldr	r3, [r7, #4]
 80073de:	68fa      	ldr	r2, [r7, #12]
 80073e0:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80073e2:	683b      	ldr	r3, [r7, #0]
 80073e4:	685a      	ldr	r2, [r3, #4]
 80073e6:	687b      	ldr	r3, [r7, #4]
 80073e8:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80073ea:	687b      	ldr	r3, [r7, #4]
 80073ec:	697a      	ldr	r2, [r7, #20]
 80073ee:	621a      	str	r2, [r3, #32]
}
 80073f0:	bf00      	nop
 80073f2:	371c      	adds	r7, #28
 80073f4:	46bd      	mov	sp, r7
 80073f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073fa:	4770      	bx	lr
 80073fc:	40012c00 	.word	0x40012c00
 8007400:	40014000 	.word	0x40014000
 8007404:	40014400 	.word	0x40014400

08007408 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8007408:	b480      	push	{r7}
 800740a:	b087      	sub	sp, #28
 800740c:	af00      	add	r7, sp, #0
 800740e:	6078      	str	r0, [r7, #4]
 8007410:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8007412:	687b      	ldr	r3, [r7, #4]
 8007414:	6a1b      	ldr	r3, [r3, #32]
 8007416:	f023 0210 	bic.w	r2, r3, #16
 800741a:	687b      	ldr	r3, [r7, #4]
 800741c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800741e:	687b      	ldr	r3, [r7, #4]
 8007420:	6a1b      	ldr	r3, [r3, #32]
 8007422:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007424:	687b      	ldr	r3, [r7, #4]
 8007426:	685b      	ldr	r3, [r3, #4]
 8007428:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800742a:	687b      	ldr	r3, [r7, #4]
 800742c:	699b      	ldr	r3, [r3, #24]
 800742e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8007430:	68fb      	ldr	r3, [r7, #12]
 8007432:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8007436:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800743a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800743c:	68fb      	ldr	r3, [r7, #12]
 800743e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007442:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8007444:	683b      	ldr	r3, [r7, #0]
 8007446:	681b      	ldr	r3, [r3, #0]
 8007448:	021b      	lsls	r3, r3, #8
 800744a:	68fa      	ldr	r2, [r7, #12]
 800744c:	4313      	orrs	r3, r2
 800744e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8007450:	697b      	ldr	r3, [r7, #20]
 8007452:	f023 0320 	bic.w	r3, r3, #32
 8007456:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8007458:	683b      	ldr	r3, [r7, #0]
 800745a:	689b      	ldr	r3, [r3, #8]
 800745c:	011b      	lsls	r3, r3, #4
 800745e:	697a      	ldr	r2, [r7, #20]
 8007460:	4313      	orrs	r3, r2
 8007462:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8007464:	687b      	ldr	r3, [r7, #4]
 8007466:	4a22      	ldr	r2, [pc, #136]	; (80074f0 <TIM_OC2_SetConfig+0xe8>)
 8007468:	4293      	cmp	r3, r2
 800746a:	d10d      	bne.n	8007488 <TIM_OC2_SetConfig+0x80>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800746c:	697b      	ldr	r3, [r7, #20]
 800746e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8007472:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8007474:	683b      	ldr	r3, [r7, #0]
 8007476:	68db      	ldr	r3, [r3, #12]
 8007478:	011b      	lsls	r3, r3, #4
 800747a:	697a      	ldr	r2, [r7, #20]
 800747c:	4313      	orrs	r3, r2
 800747e:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8007480:	697b      	ldr	r3, [r7, #20]
 8007482:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8007486:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007488:	687b      	ldr	r3, [r7, #4]
 800748a:	4a19      	ldr	r2, [pc, #100]	; (80074f0 <TIM_OC2_SetConfig+0xe8>)
 800748c:	4293      	cmp	r3, r2
 800748e:	d007      	beq.n	80074a0 <TIM_OC2_SetConfig+0x98>
 8007490:	687b      	ldr	r3, [r7, #4]
 8007492:	4a18      	ldr	r2, [pc, #96]	; (80074f4 <TIM_OC2_SetConfig+0xec>)
 8007494:	4293      	cmp	r3, r2
 8007496:	d003      	beq.n	80074a0 <TIM_OC2_SetConfig+0x98>
 8007498:	687b      	ldr	r3, [r7, #4]
 800749a:	4a17      	ldr	r2, [pc, #92]	; (80074f8 <TIM_OC2_SetConfig+0xf0>)
 800749c:	4293      	cmp	r3, r2
 800749e:	d113      	bne.n	80074c8 <TIM_OC2_SetConfig+0xc0>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 80074a0:	693b      	ldr	r3, [r7, #16]
 80074a2:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80074a6:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80074a8:	693b      	ldr	r3, [r7, #16]
 80074aa:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80074ae:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80074b0:	683b      	ldr	r3, [r7, #0]
 80074b2:	695b      	ldr	r3, [r3, #20]
 80074b4:	009b      	lsls	r3, r3, #2
 80074b6:	693a      	ldr	r2, [r7, #16]
 80074b8:	4313      	orrs	r3, r2
 80074ba:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80074bc:	683b      	ldr	r3, [r7, #0]
 80074be:	699b      	ldr	r3, [r3, #24]
 80074c0:	009b      	lsls	r3, r3, #2
 80074c2:	693a      	ldr	r2, [r7, #16]
 80074c4:	4313      	orrs	r3, r2
 80074c6:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80074c8:	687b      	ldr	r3, [r7, #4]
 80074ca:	693a      	ldr	r2, [r7, #16]
 80074cc:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80074ce:	687b      	ldr	r3, [r7, #4]
 80074d0:	68fa      	ldr	r2, [r7, #12]
 80074d2:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80074d4:	683b      	ldr	r3, [r7, #0]
 80074d6:	685a      	ldr	r2, [r3, #4]
 80074d8:	687b      	ldr	r3, [r7, #4]
 80074da:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80074dc:	687b      	ldr	r3, [r7, #4]
 80074de:	697a      	ldr	r2, [r7, #20]
 80074e0:	621a      	str	r2, [r3, #32]
}
 80074e2:	bf00      	nop
 80074e4:	371c      	adds	r7, #28
 80074e6:	46bd      	mov	sp, r7
 80074e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074ec:	4770      	bx	lr
 80074ee:	bf00      	nop
 80074f0:	40012c00 	.word	0x40012c00
 80074f4:	40014000 	.word	0x40014000
 80074f8:	40014400 	.word	0x40014400

080074fc <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80074fc:	b480      	push	{r7}
 80074fe:	b087      	sub	sp, #28
 8007500:	af00      	add	r7, sp, #0
 8007502:	6078      	str	r0, [r7, #4]
 8007504:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8007506:	687b      	ldr	r3, [r7, #4]
 8007508:	6a1b      	ldr	r3, [r3, #32]
 800750a:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800750e:	687b      	ldr	r3, [r7, #4]
 8007510:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007512:	687b      	ldr	r3, [r7, #4]
 8007514:	6a1b      	ldr	r3, [r3, #32]
 8007516:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007518:	687b      	ldr	r3, [r7, #4]
 800751a:	685b      	ldr	r3, [r3, #4]
 800751c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800751e:	687b      	ldr	r3, [r7, #4]
 8007520:	69db      	ldr	r3, [r3, #28]
 8007522:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8007524:	68fb      	ldr	r3, [r7, #12]
 8007526:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800752a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800752e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8007530:	68fb      	ldr	r3, [r7, #12]
 8007532:	f023 0303 	bic.w	r3, r3, #3
 8007536:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8007538:	683b      	ldr	r3, [r7, #0]
 800753a:	681b      	ldr	r3, [r3, #0]
 800753c:	68fa      	ldr	r2, [r7, #12]
 800753e:	4313      	orrs	r3, r2
 8007540:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8007542:	697b      	ldr	r3, [r7, #20]
 8007544:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8007548:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800754a:	683b      	ldr	r3, [r7, #0]
 800754c:	689b      	ldr	r3, [r3, #8]
 800754e:	021b      	lsls	r3, r3, #8
 8007550:	697a      	ldr	r2, [r7, #20]
 8007552:	4313      	orrs	r3, r2
 8007554:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8007556:	687b      	ldr	r3, [r7, #4]
 8007558:	4a21      	ldr	r2, [pc, #132]	; (80075e0 <TIM_OC3_SetConfig+0xe4>)
 800755a:	4293      	cmp	r3, r2
 800755c:	d10d      	bne.n	800757a <TIM_OC3_SetConfig+0x7e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800755e:	697b      	ldr	r3, [r7, #20]
 8007560:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8007564:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8007566:	683b      	ldr	r3, [r7, #0]
 8007568:	68db      	ldr	r3, [r3, #12]
 800756a:	021b      	lsls	r3, r3, #8
 800756c:	697a      	ldr	r2, [r7, #20]
 800756e:	4313      	orrs	r3, r2
 8007570:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8007572:	697b      	ldr	r3, [r7, #20]
 8007574:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8007578:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800757a:	687b      	ldr	r3, [r7, #4]
 800757c:	4a18      	ldr	r2, [pc, #96]	; (80075e0 <TIM_OC3_SetConfig+0xe4>)
 800757e:	4293      	cmp	r3, r2
 8007580:	d007      	beq.n	8007592 <TIM_OC3_SetConfig+0x96>
 8007582:	687b      	ldr	r3, [r7, #4]
 8007584:	4a17      	ldr	r2, [pc, #92]	; (80075e4 <TIM_OC3_SetConfig+0xe8>)
 8007586:	4293      	cmp	r3, r2
 8007588:	d003      	beq.n	8007592 <TIM_OC3_SetConfig+0x96>
 800758a:	687b      	ldr	r3, [r7, #4]
 800758c:	4a16      	ldr	r2, [pc, #88]	; (80075e8 <TIM_OC3_SetConfig+0xec>)
 800758e:	4293      	cmp	r3, r2
 8007590:	d113      	bne.n	80075ba <TIM_OC3_SetConfig+0xbe>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8007592:	693b      	ldr	r3, [r7, #16]
 8007594:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8007598:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800759a:	693b      	ldr	r3, [r7, #16]
 800759c:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80075a0:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80075a2:	683b      	ldr	r3, [r7, #0]
 80075a4:	695b      	ldr	r3, [r3, #20]
 80075a6:	011b      	lsls	r3, r3, #4
 80075a8:	693a      	ldr	r2, [r7, #16]
 80075aa:	4313      	orrs	r3, r2
 80075ac:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80075ae:	683b      	ldr	r3, [r7, #0]
 80075b0:	699b      	ldr	r3, [r3, #24]
 80075b2:	011b      	lsls	r3, r3, #4
 80075b4:	693a      	ldr	r2, [r7, #16]
 80075b6:	4313      	orrs	r3, r2
 80075b8:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80075ba:	687b      	ldr	r3, [r7, #4]
 80075bc:	693a      	ldr	r2, [r7, #16]
 80075be:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80075c0:	687b      	ldr	r3, [r7, #4]
 80075c2:	68fa      	ldr	r2, [r7, #12]
 80075c4:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80075c6:	683b      	ldr	r3, [r7, #0]
 80075c8:	685a      	ldr	r2, [r3, #4]
 80075ca:	687b      	ldr	r3, [r7, #4]
 80075cc:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80075ce:	687b      	ldr	r3, [r7, #4]
 80075d0:	697a      	ldr	r2, [r7, #20]
 80075d2:	621a      	str	r2, [r3, #32]
}
 80075d4:	bf00      	nop
 80075d6:	371c      	adds	r7, #28
 80075d8:	46bd      	mov	sp, r7
 80075da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075de:	4770      	bx	lr
 80075e0:	40012c00 	.word	0x40012c00
 80075e4:	40014000 	.word	0x40014000
 80075e8:	40014400 	.word	0x40014400

080075ec <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80075ec:	b480      	push	{r7}
 80075ee:	b087      	sub	sp, #28
 80075f0:	af00      	add	r7, sp, #0
 80075f2:	6078      	str	r0, [r7, #4]
 80075f4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80075f6:	687b      	ldr	r3, [r7, #4]
 80075f8:	6a1b      	ldr	r3, [r3, #32]
 80075fa:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80075fe:	687b      	ldr	r3, [r7, #4]
 8007600:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007602:	687b      	ldr	r3, [r7, #4]
 8007604:	6a1b      	ldr	r3, [r3, #32]
 8007606:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007608:	687b      	ldr	r3, [r7, #4]
 800760a:	685b      	ldr	r3, [r3, #4]
 800760c:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800760e:	687b      	ldr	r3, [r7, #4]
 8007610:	69db      	ldr	r3, [r3, #28]
 8007612:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8007614:	68fb      	ldr	r3, [r7, #12]
 8007616:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800761a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800761e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8007620:	68fb      	ldr	r3, [r7, #12]
 8007622:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007626:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8007628:	683b      	ldr	r3, [r7, #0]
 800762a:	681b      	ldr	r3, [r3, #0]
 800762c:	021b      	lsls	r3, r3, #8
 800762e:	68fa      	ldr	r2, [r7, #12]
 8007630:	4313      	orrs	r3, r2
 8007632:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8007634:	693b      	ldr	r3, [r7, #16]
 8007636:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800763a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800763c:	683b      	ldr	r3, [r7, #0]
 800763e:	689b      	ldr	r3, [r3, #8]
 8007640:	031b      	lsls	r3, r3, #12
 8007642:	693a      	ldr	r2, [r7, #16]
 8007644:	4313      	orrs	r3, r2
 8007646:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007648:	687b      	ldr	r3, [r7, #4]
 800764a:	4a14      	ldr	r2, [pc, #80]	; (800769c <TIM_OC4_SetConfig+0xb0>)
 800764c:	4293      	cmp	r3, r2
 800764e:	d007      	beq.n	8007660 <TIM_OC4_SetConfig+0x74>
 8007650:	687b      	ldr	r3, [r7, #4]
 8007652:	4a13      	ldr	r2, [pc, #76]	; (80076a0 <TIM_OC4_SetConfig+0xb4>)
 8007654:	4293      	cmp	r3, r2
 8007656:	d003      	beq.n	8007660 <TIM_OC4_SetConfig+0x74>
 8007658:	687b      	ldr	r3, [r7, #4]
 800765a:	4a12      	ldr	r2, [pc, #72]	; (80076a4 <TIM_OC4_SetConfig+0xb8>)
 800765c:	4293      	cmp	r3, r2
 800765e:	d109      	bne.n	8007674 <TIM_OC4_SetConfig+0x88>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8007660:	697b      	ldr	r3, [r7, #20]
 8007662:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8007666:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8007668:	683b      	ldr	r3, [r7, #0]
 800766a:	695b      	ldr	r3, [r3, #20]
 800766c:	019b      	lsls	r3, r3, #6
 800766e:	697a      	ldr	r2, [r7, #20]
 8007670:	4313      	orrs	r3, r2
 8007672:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007674:	687b      	ldr	r3, [r7, #4]
 8007676:	697a      	ldr	r2, [r7, #20]
 8007678:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800767a:	687b      	ldr	r3, [r7, #4]
 800767c:	68fa      	ldr	r2, [r7, #12]
 800767e:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8007680:	683b      	ldr	r3, [r7, #0]
 8007682:	685a      	ldr	r2, [r3, #4]
 8007684:	687b      	ldr	r3, [r7, #4]
 8007686:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007688:	687b      	ldr	r3, [r7, #4]
 800768a:	693a      	ldr	r2, [r7, #16]
 800768c:	621a      	str	r2, [r3, #32]
}
 800768e:	bf00      	nop
 8007690:	371c      	adds	r7, #28
 8007692:	46bd      	mov	sp, r7
 8007694:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007698:	4770      	bx	lr
 800769a:	bf00      	nop
 800769c:	40012c00 	.word	0x40012c00
 80076a0:	40014000 	.word	0x40014000
 80076a4:	40014400 	.word	0x40014400

080076a8 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 80076a8:	b480      	push	{r7}
 80076aa:	b087      	sub	sp, #28
 80076ac:	af00      	add	r7, sp, #0
 80076ae:	6078      	str	r0, [r7, #4]
 80076b0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 80076b2:	687b      	ldr	r3, [r7, #4]
 80076b4:	6a1b      	ldr	r3, [r3, #32]
 80076b6:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 80076ba:	687b      	ldr	r3, [r7, #4]
 80076bc:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80076be:	687b      	ldr	r3, [r7, #4]
 80076c0:	6a1b      	ldr	r3, [r3, #32]
 80076c2:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80076c4:	687b      	ldr	r3, [r7, #4]
 80076c6:	685b      	ldr	r3, [r3, #4]
 80076c8:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 80076ca:	687b      	ldr	r3, [r7, #4]
 80076cc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80076ce:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 80076d0:	68fb      	ldr	r3, [r7, #12]
 80076d2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80076d6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80076da:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80076dc:	683b      	ldr	r3, [r7, #0]
 80076de:	681b      	ldr	r3, [r3, #0]
 80076e0:	68fa      	ldr	r2, [r7, #12]
 80076e2:	4313      	orrs	r3, r2
 80076e4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 80076e6:	693b      	ldr	r3, [r7, #16]
 80076e8:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 80076ec:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 80076ee:	683b      	ldr	r3, [r7, #0]
 80076f0:	689b      	ldr	r3, [r3, #8]
 80076f2:	041b      	lsls	r3, r3, #16
 80076f4:	693a      	ldr	r2, [r7, #16]
 80076f6:	4313      	orrs	r3, r2
 80076f8:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80076fa:	687b      	ldr	r3, [r7, #4]
 80076fc:	4a13      	ldr	r2, [pc, #76]	; (800774c <TIM_OC5_SetConfig+0xa4>)
 80076fe:	4293      	cmp	r3, r2
 8007700:	d007      	beq.n	8007712 <TIM_OC5_SetConfig+0x6a>
 8007702:	687b      	ldr	r3, [r7, #4]
 8007704:	4a12      	ldr	r2, [pc, #72]	; (8007750 <TIM_OC5_SetConfig+0xa8>)
 8007706:	4293      	cmp	r3, r2
 8007708:	d003      	beq.n	8007712 <TIM_OC5_SetConfig+0x6a>
 800770a:	687b      	ldr	r3, [r7, #4]
 800770c:	4a11      	ldr	r2, [pc, #68]	; (8007754 <TIM_OC5_SetConfig+0xac>)
 800770e:	4293      	cmp	r3, r2
 8007710:	d109      	bne.n	8007726 <TIM_OC5_SetConfig+0x7e>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8007712:	697b      	ldr	r3, [r7, #20]
 8007714:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8007718:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 800771a:	683b      	ldr	r3, [r7, #0]
 800771c:	695b      	ldr	r3, [r3, #20]
 800771e:	021b      	lsls	r3, r3, #8
 8007720:	697a      	ldr	r2, [r7, #20]
 8007722:	4313      	orrs	r3, r2
 8007724:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007726:	687b      	ldr	r3, [r7, #4]
 8007728:	697a      	ldr	r2, [r7, #20]
 800772a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800772c:	687b      	ldr	r3, [r7, #4]
 800772e:	68fa      	ldr	r2, [r7, #12]
 8007730:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8007732:	683b      	ldr	r3, [r7, #0]
 8007734:	685a      	ldr	r2, [r3, #4]
 8007736:	687b      	ldr	r3, [r7, #4]
 8007738:	659a      	str	r2, [r3, #88]	; 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800773a:	687b      	ldr	r3, [r7, #4]
 800773c:	693a      	ldr	r2, [r7, #16]
 800773e:	621a      	str	r2, [r3, #32]
}
 8007740:	bf00      	nop
 8007742:	371c      	adds	r7, #28
 8007744:	46bd      	mov	sp, r7
 8007746:	f85d 7b04 	ldr.w	r7, [sp], #4
 800774a:	4770      	bx	lr
 800774c:	40012c00 	.word	0x40012c00
 8007750:	40014000 	.word	0x40014000
 8007754:	40014400 	.word	0x40014400

08007758 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8007758:	b480      	push	{r7}
 800775a:	b087      	sub	sp, #28
 800775c:	af00      	add	r7, sp, #0
 800775e:	6078      	str	r0, [r7, #4]
 8007760:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8007762:	687b      	ldr	r3, [r7, #4]
 8007764:	6a1b      	ldr	r3, [r3, #32]
 8007766:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 800776a:	687b      	ldr	r3, [r7, #4]
 800776c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800776e:	687b      	ldr	r3, [r7, #4]
 8007770:	6a1b      	ldr	r3, [r3, #32]
 8007772:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007774:	687b      	ldr	r3, [r7, #4]
 8007776:	685b      	ldr	r3, [r3, #4]
 8007778:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800777a:	687b      	ldr	r3, [r7, #4]
 800777c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800777e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8007780:	68fb      	ldr	r3, [r7, #12]
 8007782:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8007786:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800778a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800778c:	683b      	ldr	r3, [r7, #0]
 800778e:	681b      	ldr	r3, [r3, #0]
 8007790:	021b      	lsls	r3, r3, #8
 8007792:	68fa      	ldr	r2, [r7, #12]
 8007794:	4313      	orrs	r3, r2
 8007796:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8007798:	693b      	ldr	r3, [r7, #16]
 800779a:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 800779e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 80077a0:	683b      	ldr	r3, [r7, #0]
 80077a2:	689b      	ldr	r3, [r3, #8]
 80077a4:	051b      	lsls	r3, r3, #20
 80077a6:	693a      	ldr	r2, [r7, #16]
 80077a8:	4313      	orrs	r3, r2
 80077aa:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80077ac:	687b      	ldr	r3, [r7, #4]
 80077ae:	4a14      	ldr	r2, [pc, #80]	; (8007800 <TIM_OC6_SetConfig+0xa8>)
 80077b0:	4293      	cmp	r3, r2
 80077b2:	d007      	beq.n	80077c4 <TIM_OC6_SetConfig+0x6c>
 80077b4:	687b      	ldr	r3, [r7, #4]
 80077b6:	4a13      	ldr	r2, [pc, #76]	; (8007804 <TIM_OC6_SetConfig+0xac>)
 80077b8:	4293      	cmp	r3, r2
 80077ba:	d003      	beq.n	80077c4 <TIM_OC6_SetConfig+0x6c>
 80077bc:	687b      	ldr	r3, [r7, #4]
 80077be:	4a12      	ldr	r2, [pc, #72]	; (8007808 <TIM_OC6_SetConfig+0xb0>)
 80077c0:	4293      	cmp	r3, r2
 80077c2:	d109      	bne.n	80077d8 <TIM_OC6_SetConfig+0x80>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 80077c4:	697b      	ldr	r3, [r7, #20]
 80077c6:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80077ca:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 80077cc:	683b      	ldr	r3, [r7, #0]
 80077ce:	695b      	ldr	r3, [r3, #20]
 80077d0:	029b      	lsls	r3, r3, #10
 80077d2:	697a      	ldr	r2, [r7, #20]
 80077d4:	4313      	orrs	r3, r2
 80077d6:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80077d8:	687b      	ldr	r3, [r7, #4]
 80077da:	697a      	ldr	r2, [r7, #20]
 80077dc:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 80077de:	687b      	ldr	r3, [r7, #4]
 80077e0:	68fa      	ldr	r2, [r7, #12]
 80077e2:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 80077e4:	683b      	ldr	r3, [r7, #0]
 80077e6:	685a      	ldr	r2, [r3, #4]
 80077e8:	687b      	ldr	r3, [r7, #4]
 80077ea:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80077ec:	687b      	ldr	r3, [r7, #4]
 80077ee:	693a      	ldr	r2, [r7, #16]
 80077f0:	621a      	str	r2, [r3, #32]
}
 80077f2:	bf00      	nop
 80077f4:	371c      	adds	r7, #28
 80077f6:	46bd      	mov	sp, r7
 80077f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077fc:	4770      	bx	lr
 80077fe:	bf00      	nop
 8007800:	40012c00 	.word	0x40012c00
 8007804:	40014000 	.word	0x40014000
 8007808:	40014400 	.word	0x40014400

0800780c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800780c:	b480      	push	{r7}
 800780e:	b087      	sub	sp, #28
 8007810:	af00      	add	r7, sp, #0
 8007812:	60f8      	str	r0, [r7, #12]
 8007814:	60b9      	str	r1, [r7, #8]
 8007816:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8007818:	68fb      	ldr	r3, [r7, #12]
 800781a:	6a1b      	ldr	r3, [r3, #32]
 800781c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800781e:	68fb      	ldr	r3, [r7, #12]
 8007820:	6a1b      	ldr	r3, [r3, #32]
 8007822:	f023 0201 	bic.w	r2, r3, #1
 8007826:	68fb      	ldr	r3, [r7, #12]
 8007828:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800782a:	68fb      	ldr	r3, [r7, #12]
 800782c:	699b      	ldr	r3, [r3, #24]
 800782e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8007830:	693b      	ldr	r3, [r7, #16]
 8007832:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8007836:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8007838:	687b      	ldr	r3, [r7, #4]
 800783a:	011b      	lsls	r3, r3, #4
 800783c:	693a      	ldr	r2, [r7, #16]
 800783e:	4313      	orrs	r3, r2
 8007840:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8007842:	697b      	ldr	r3, [r7, #20]
 8007844:	f023 030a 	bic.w	r3, r3, #10
 8007848:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800784a:	697a      	ldr	r2, [r7, #20]
 800784c:	68bb      	ldr	r3, [r7, #8]
 800784e:	4313      	orrs	r3, r2
 8007850:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8007852:	68fb      	ldr	r3, [r7, #12]
 8007854:	693a      	ldr	r2, [r7, #16]
 8007856:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007858:	68fb      	ldr	r3, [r7, #12]
 800785a:	697a      	ldr	r2, [r7, #20]
 800785c:	621a      	str	r2, [r3, #32]
}
 800785e:	bf00      	nop
 8007860:	371c      	adds	r7, #28
 8007862:	46bd      	mov	sp, r7
 8007864:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007868:	4770      	bx	lr

0800786a <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800786a:	b480      	push	{r7}
 800786c:	b087      	sub	sp, #28
 800786e:	af00      	add	r7, sp, #0
 8007870:	60f8      	str	r0, [r7, #12]
 8007872:	60b9      	str	r1, [r7, #8]
 8007874:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8007876:	68fb      	ldr	r3, [r7, #12]
 8007878:	6a1b      	ldr	r3, [r3, #32]
 800787a:	f023 0210 	bic.w	r2, r3, #16
 800787e:	68fb      	ldr	r3, [r7, #12]
 8007880:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8007882:	68fb      	ldr	r3, [r7, #12]
 8007884:	699b      	ldr	r3, [r3, #24]
 8007886:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8007888:	68fb      	ldr	r3, [r7, #12]
 800788a:	6a1b      	ldr	r3, [r3, #32]
 800788c:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800788e:	697b      	ldr	r3, [r7, #20]
 8007890:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8007894:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8007896:	687b      	ldr	r3, [r7, #4]
 8007898:	031b      	lsls	r3, r3, #12
 800789a:	697a      	ldr	r2, [r7, #20]
 800789c:	4313      	orrs	r3, r2
 800789e:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80078a0:	693b      	ldr	r3, [r7, #16]
 80078a2:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 80078a6:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 80078a8:	68bb      	ldr	r3, [r7, #8]
 80078aa:	011b      	lsls	r3, r3, #4
 80078ac:	693a      	ldr	r2, [r7, #16]
 80078ae:	4313      	orrs	r3, r2
 80078b0:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80078b2:	68fb      	ldr	r3, [r7, #12]
 80078b4:	697a      	ldr	r2, [r7, #20]
 80078b6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80078b8:	68fb      	ldr	r3, [r7, #12]
 80078ba:	693a      	ldr	r2, [r7, #16]
 80078bc:	621a      	str	r2, [r3, #32]
}
 80078be:	bf00      	nop
 80078c0:	371c      	adds	r7, #28
 80078c2:	46bd      	mov	sp, r7
 80078c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078c8:	4770      	bx	lr

080078ca <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80078ca:	b480      	push	{r7}
 80078cc:	b085      	sub	sp, #20
 80078ce:	af00      	add	r7, sp, #0
 80078d0:	6078      	str	r0, [r7, #4]
 80078d2:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80078d4:	687b      	ldr	r3, [r7, #4]
 80078d6:	689b      	ldr	r3, [r3, #8]
 80078d8:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80078da:	68fb      	ldr	r3, [r7, #12]
 80078dc:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80078e0:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80078e2:	683a      	ldr	r2, [r7, #0]
 80078e4:	68fb      	ldr	r3, [r7, #12]
 80078e6:	4313      	orrs	r3, r2
 80078e8:	f043 0307 	orr.w	r3, r3, #7
 80078ec:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80078ee:	687b      	ldr	r3, [r7, #4]
 80078f0:	68fa      	ldr	r2, [r7, #12]
 80078f2:	609a      	str	r2, [r3, #8]
}
 80078f4:	bf00      	nop
 80078f6:	3714      	adds	r7, #20
 80078f8:	46bd      	mov	sp, r7
 80078fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078fe:	4770      	bx	lr

08007900 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8007900:	b480      	push	{r7}
 8007902:	b087      	sub	sp, #28
 8007904:	af00      	add	r7, sp, #0
 8007906:	60f8      	str	r0, [r7, #12]
 8007908:	60b9      	str	r1, [r7, #8]
 800790a:	607a      	str	r2, [r7, #4]
 800790c:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800790e:	68fb      	ldr	r3, [r7, #12]
 8007910:	689b      	ldr	r3, [r3, #8]
 8007912:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8007914:	697b      	ldr	r3, [r7, #20]
 8007916:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800791a:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800791c:	683b      	ldr	r3, [r7, #0]
 800791e:	021a      	lsls	r2, r3, #8
 8007920:	687b      	ldr	r3, [r7, #4]
 8007922:	431a      	orrs	r2, r3
 8007924:	68bb      	ldr	r3, [r7, #8]
 8007926:	4313      	orrs	r3, r2
 8007928:	697a      	ldr	r2, [r7, #20]
 800792a:	4313      	orrs	r3, r2
 800792c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800792e:	68fb      	ldr	r3, [r7, #12]
 8007930:	697a      	ldr	r2, [r7, #20]
 8007932:	609a      	str	r2, [r3, #8]
}
 8007934:	bf00      	nop
 8007936:	371c      	adds	r7, #28
 8007938:	46bd      	mov	sp, r7
 800793a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800793e:	4770      	bx	lr

08007940 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8007940:	b480      	push	{r7}
 8007942:	b087      	sub	sp, #28
 8007944:	af00      	add	r7, sp, #0
 8007946:	60f8      	str	r0, [r7, #12]
 8007948:	60b9      	str	r1, [r7, #8]
 800794a:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800794c:	68bb      	ldr	r3, [r7, #8]
 800794e:	f003 031f 	and.w	r3, r3, #31
 8007952:	2201      	movs	r2, #1
 8007954:	fa02 f303 	lsl.w	r3, r2, r3
 8007958:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800795a:	68fb      	ldr	r3, [r7, #12]
 800795c:	6a1a      	ldr	r2, [r3, #32]
 800795e:	697b      	ldr	r3, [r7, #20]
 8007960:	43db      	mvns	r3, r3
 8007962:	401a      	ands	r2, r3
 8007964:	68fb      	ldr	r3, [r7, #12]
 8007966:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8007968:	68fb      	ldr	r3, [r7, #12]
 800796a:	6a1a      	ldr	r2, [r3, #32]
 800796c:	68bb      	ldr	r3, [r7, #8]
 800796e:	f003 031f 	and.w	r3, r3, #31
 8007972:	6879      	ldr	r1, [r7, #4]
 8007974:	fa01 f303 	lsl.w	r3, r1, r3
 8007978:	431a      	orrs	r2, r3
 800797a:	68fb      	ldr	r3, [r7, #12]
 800797c:	621a      	str	r2, [r3, #32]
}
 800797e:	bf00      	nop
 8007980:	371c      	adds	r7, #28
 8007982:	46bd      	mov	sp, r7
 8007984:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007988:	4770      	bx	lr
	...

0800798c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800798c:	b480      	push	{r7}
 800798e:	b085      	sub	sp, #20
 8007990:	af00      	add	r7, sp, #0
 8007992:	6078      	str	r0, [r7, #4]
 8007994:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8007996:	687b      	ldr	r3, [r7, #4]
 8007998:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800799c:	2b01      	cmp	r3, #1
 800799e:	d101      	bne.n	80079a4 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80079a0:	2302      	movs	r3, #2
 80079a2:	e04f      	b.n	8007a44 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 80079a4:	687b      	ldr	r3, [r7, #4]
 80079a6:	2201      	movs	r2, #1
 80079a8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80079ac:	687b      	ldr	r3, [r7, #4]
 80079ae:	2202      	movs	r2, #2
 80079b0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80079b4:	687b      	ldr	r3, [r7, #4]
 80079b6:	681b      	ldr	r3, [r3, #0]
 80079b8:	685b      	ldr	r3, [r3, #4]
 80079ba:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80079bc:	687b      	ldr	r3, [r7, #4]
 80079be:	681b      	ldr	r3, [r3, #0]
 80079c0:	689b      	ldr	r3, [r3, #8]
 80079c2:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 80079c4:	687b      	ldr	r3, [r7, #4]
 80079c6:	681b      	ldr	r3, [r3, #0]
 80079c8:	4a21      	ldr	r2, [pc, #132]	; (8007a50 <HAL_TIMEx_MasterConfigSynchronization+0xc4>)
 80079ca:	4293      	cmp	r3, r2
 80079cc:	d108      	bne.n	80079e0 <HAL_TIMEx_MasterConfigSynchronization+0x54>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 80079ce:	68fb      	ldr	r3, [r7, #12]
 80079d0:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 80079d4:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 80079d6:	683b      	ldr	r3, [r7, #0]
 80079d8:	685b      	ldr	r3, [r3, #4]
 80079da:	68fa      	ldr	r2, [r7, #12]
 80079dc:	4313      	orrs	r3, r2
 80079de:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80079e0:	68fb      	ldr	r3, [r7, #12]
 80079e2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80079e6:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80079e8:	683b      	ldr	r3, [r7, #0]
 80079ea:	681b      	ldr	r3, [r3, #0]
 80079ec:	68fa      	ldr	r2, [r7, #12]
 80079ee:	4313      	orrs	r3, r2
 80079f0:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80079f2:	687b      	ldr	r3, [r7, #4]
 80079f4:	681b      	ldr	r3, [r3, #0]
 80079f6:	68fa      	ldr	r2, [r7, #12]
 80079f8:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80079fa:	687b      	ldr	r3, [r7, #4]
 80079fc:	681b      	ldr	r3, [r3, #0]
 80079fe:	4a14      	ldr	r2, [pc, #80]	; (8007a50 <HAL_TIMEx_MasterConfigSynchronization+0xc4>)
 8007a00:	4293      	cmp	r3, r2
 8007a02:	d009      	beq.n	8007a18 <HAL_TIMEx_MasterConfigSynchronization+0x8c>
 8007a04:	687b      	ldr	r3, [r7, #4]
 8007a06:	681b      	ldr	r3, [r3, #0]
 8007a08:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007a0c:	d004      	beq.n	8007a18 <HAL_TIMEx_MasterConfigSynchronization+0x8c>
 8007a0e:	687b      	ldr	r3, [r7, #4]
 8007a10:	681b      	ldr	r3, [r3, #0]
 8007a12:	4a10      	ldr	r2, [pc, #64]	; (8007a54 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 8007a14:	4293      	cmp	r3, r2
 8007a16:	d10c      	bne.n	8007a32 <HAL_TIMEx_MasterConfigSynchronization+0xa6>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8007a18:	68bb      	ldr	r3, [r7, #8]
 8007a1a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8007a1e:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8007a20:	683b      	ldr	r3, [r7, #0]
 8007a22:	689b      	ldr	r3, [r3, #8]
 8007a24:	68ba      	ldr	r2, [r7, #8]
 8007a26:	4313      	orrs	r3, r2
 8007a28:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8007a2a:	687b      	ldr	r3, [r7, #4]
 8007a2c:	681b      	ldr	r3, [r3, #0]
 8007a2e:	68ba      	ldr	r2, [r7, #8]
 8007a30:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8007a32:	687b      	ldr	r3, [r7, #4]
 8007a34:	2201      	movs	r2, #1
 8007a36:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8007a3a:	687b      	ldr	r3, [r7, #4]
 8007a3c:	2200      	movs	r2, #0
 8007a3e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8007a42:	2300      	movs	r3, #0
}
 8007a44:	4618      	mov	r0, r3
 8007a46:	3714      	adds	r7, #20
 8007a48:	46bd      	mov	sp, r7
 8007a4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a4e:	4770      	bx	lr
 8007a50:	40012c00 	.word	0x40012c00
 8007a54:	40014000 	.word	0x40014000

08007a58 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8007a58:	b480      	push	{r7}
 8007a5a:	b085      	sub	sp, #20
 8007a5c:	af00      	add	r7, sp, #0
 8007a5e:	6078      	str	r0, [r7, #4]
 8007a60:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8007a62:	2300      	movs	r3, #0
 8007a64:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8007a66:	687b      	ldr	r3, [r7, #4]
 8007a68:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007a6c:	2b01      	cmp	r3, #1
 8007a6e:	d101      	bne.n	8007a74 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8007a70:	2302      	movs	r3, #2
 8007a72:	e060      	b.n	8007b36 <HAL_TIMEx_ConfigBreakDeadTime+0xde>
 8007a74:	687b      	ldr	r3, [r7, #4]
 8007a76:	2201      	movs	r2, #1
 8007a78:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8007a7c:	68fb      	ldr	r3, [r7, #12]
 8007a7e:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 8007a82:	683b      	ldr	r3, [r7, #0]
 8007a84:	68db      	ldr	r3, [r3, #12]
 8007a86:	4313      	orrs	r3, r2
 8007a88:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8007a8a:	68fb      	ldr	r3, [r7, #12]
 8007a8c:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8007a90:	683b      	ldr	r3, [r7, #0]
 8007a92:	689b      	ldr	r3, [r3, #8]
 8007a94:	4313      	orrs	r3, r2
 8007a96:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8007a98:	68fb      	ldr	r3, [r7, #12]
 8007a9a:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 8007a9e:	683b      	ldr	r3, [r7, #0]
 8007aa0:	685b      	ldr	r3, [r3, #4]
 8007aa2:	4313      	orrs	r3, r2
 8007aa4:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8007aa6:	68fb      	ldr	r3, [r7, #12]
 8007aa8:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8007aac:	683b      	ldr	r3, [r7, #0]
 8007aae:	681b      	ldr	r3, [r3, #0]
 8007ab0:	4313      	orrs	r3, r2
 8007ab2:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8007ab4:	68fb      	ldr	r3, [r7, #12]
 8007ab6:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8007aba:	683b      	ldr	r3, [r7, #0]
 8007abc:	691b      	ldr	r3, [r3, #16]
 8007abe:	4313      	orrs	r3, r2
 8007ac0:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8007ac2:	68fb      	ldr	r3, [r7, #12]
 8007ac4:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 8007ac8:	683b      	ldr	r3, [r7, #0]
 8007aca:	695b      	ldr	r3, [r3, #20]
 8007acc:	4313      	orrs	r3, r2
 8007ace:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8007ad0:	68fb      	ldr	r3, [r7, #12]
 8007ad2:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 8007ad6:	683b      	ldr	r3, [r7, #0]
 8007ad8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007ada:	4313      	orrs	r3, r2
 8007adc:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 8007ade:	68fb      	ldr	r3, [r7, #12]
 8007ae0:	f423 2270 	bic.w	r2, r3, #983040	; 0xf0000
 8007ae4:	683b      	ldr	r3, [r7, #0]
 8007ae6:	699b      	ldr	r3, [r3, #24]
 8007ae8:	041b      	lsls	r3, r3, #16
 8007aea:	4313      	orrs	r3, r2
 8007aec:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 8007aee:	687b      	ldr	r3, [r7, #4]
 8007af0:	681b      	ldr	r3, [r3, #0]
 8007af2:	4a14      	ldr	r2, [pc, #80]	; (8007b44 <HAL_TIMEx_ConfigBreakDeadTime+0xec>)
 8007af4:	4293      	cmp	r3, r2
 8007af6:	d115      	bne.n	8007b24 <HAL_TIMEx_ConfigBreakDeadTime+0xcc>
    assert_param(IS_TIM_BREAK2_STATE(sBreakDeadTimeConfig->Break2State));
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 8007af8:	68fb      	ldr	r3, [r7, #12]
 8007afa:	f423 0270 	bic.w	r2, r3, #15728640	; 0xf00000
 8007afe:	683b      	ldr	r3, [r7, #0]
 8007b00:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007b02:	051b      	lsls	r3, r3, #20
 8007b04:	4313      	orrs	r3, r2
 8007b06:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 8007b08:	68fb      	ldr	r3, [r7, #12]
 8007b0a:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 8007b0e:	683b      	ldr	r3, [r7, #0]
 8007b10:	69db      	ldr	r3, [r3, #28]
 8007b12:	4313      	orrs	r3, r2
 8007b14:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 8007b16:	68fb      	ldr	r3, [r7, #12]
 8007b18:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 8007b1c:	683b      	ldr	r3, [r7, #0]
 8007b1e:	6a1b      	ldr	r3, [r3, #32]
 8007b20:	4313      	orrs	r3, r2
 8007b22:	60fb      	str	r3, [r7, #12]
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8007b24:	687b      	ldr	r3, [r7, #4]
 8007b26:	681b      	ldr	r3, [r3, #0]
 8007b28:	68fa      	ldr	r2, [r7, #12]
 8007b2a:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 8007b2c:	687b      	ldr	r3, [r7, #4]
 8007b2e:	2200      	movs	r2, #0
 8007b30:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8007b34:	2300      	movs	r3, #0
}
 8007b36:	4618      	mov	r0, r3
 8007b38:	3714      	adds	r7, #20
 8007b3a:	46bd      	mov	sp, r7
 8007b3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b40:	4770      	bx	lr
 8007b42:	bf00      	nop
 8007b44:	40012c00 	.word	0x40012c00

08007b48 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8007b48:	b580      	push	{r7, lr}
 8007b4a:	b082      	sub	sp, #8
 8007b4c:	af00      	add	r7, sp, #0
 8007b4e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8007b50:	687b      	ldr	r3, [r7, #4]
 8007b52:	2b00      	cmp	r3, #0
 8007b54:	d101      	bne.n	8007b5a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8007b56:	2301      	movs	r3, #1
 8007b58:	e040      	b.n	8007bdc <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8007b5a:	687b      	ldr	r3, [r7, #4]
 8007b5c:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8007b5e:	2b00      	cmp	r3, #0
 8007b60:	d106      	bne.n	8007b70 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8007b62:	687b      	ldr	r3, [r7, #4]
 8007b64:	2200      	movs	r2, #0
 8007b66:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8007b6a:	6878      	ldr	r0, [r7, #4]
 8007b6c:	f000 f873 	bl	8007c56 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8007b70:	687b      	ldr	r3, [r7, #4]
 8007b72:	2224      	movs	r2, #36	; 0x24
 8007b74:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UART_DISABLE(huart);
 8007b76:	687b      	ldr	r3, [r7, #4]
 8007b78:	681b      	ldr	r3, [r3, #0]
 8007b7a:	681a      	ldr	r2, [r3, #0]
 8007b7c:	687b      	ldr	r3, [r7, #4]
 8007b7e:	681b      	ldr	r3, [r3, #0]
 8007b80:	f022 0201 	bic.w	r2, r2, #1
 8007b84:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8007b86:	6878      	ldr	r0, [r7, #4]
 8007b88:	f000 fd06 	bl	8008598 <UART_SetConfig>
 8007b8c:	4603      	mov	r3, r0
 8007b8e:	2b01      	cmp	r3, #1
 8007b90:	d101      	bne.n	8007b96 <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 8007b92:	2301      	movs	r3, #1
 8007b94:	e022      	b.n	8007bdc <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8007b96:	687b      	ldr	r3, [r7, #4]
 8007b98:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007b9a:	2b00      	cmp	r3, #0
 8007b9c:	d002      	beq.n	8007ba4 <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 8007b9e:	6878      	ldr	r0, [r7, #4]
 8007ba0:	f000 ff54 	bl	8008a4c <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8007ba4:	687b      	ldr	r3, [r7, #4]
 8007ba6:	681b      	ldr	r3, [r3, #0]
 8007ba8:	685a      	ldr	r2, [r3, #4]
 8007baa:	687b      	ldr	r3, [r7, #4]
 8007bac:	681b      	ldr	r3, [r3, #0]
 8007bae:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8007bb2:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8007bb4:	687b      	ldr	r3, [r7, #4]
 8007bb6:	681b      	ldr	r3, [r3, #0]
 8007bb8:	689a      	ldr	r2, [r3, #8]
 8007bba:	687b      	ldr	r3, [r7, #4]
 8007bbc:	681b      	ldr	r3, [r3, #0]
 8007bbe:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8007bc2:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8007bc4:	687b      	ldr	r3, [r7, #4]
 8007bc6:	681b      	ldr	r3, [r3, #0]
 8007bc8:	681a      	ldr	r2, [r3, #0]
 8007bca:	687b      	ldr	r3, [r7, #4]
 8007bcc:	681b      	ldr	r3, [r3, #0]
 8007bce:	f042 0201 	orr.w	r2, r2, #1
 8007bd2:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8007bd4:	6878      	ldr	r0, [r7, #4]
 8007bd6:	f000 ffdb 	bl	8008b90 <UART_CheckIdleState>
 8007bda:	4603      	mov	r3, r0
}
 8007bdc:	4618      	mov	r0, r3
 8007bde:	3708      	adds	r7, #8
 8007be0:	46bd      	mov	sp, r7
 8007be2:	bd80      	pop	{r7, pc}

08007be4 <HAL_UART_DeInit>:
  * @brief DeInitialize the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_DeInit(UART_HandleTypeDef *huart)
{
 8007be4:	b580      	push	{r7, lr}
 8007be6:	b082      	sub	sp, #8
 8007be8:	af00      	add	r7, sp, #0
 8007bea:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8007bec:	687b      	ldr	r3, [r7, #4]
 8007bee:	2b00      	cmp	r3, #0
 8007bf0:	d101      	bne.n	8007bf6 <HAL_UART_DeInit+0x12>
  {
    return HAL_ERROR;
 8007bf2:	2301      	movs	r3, #1
 8007bf4:	e02b      	b.n	8007c4e <HAL_UART_DeInit+0x6a>
  }

  /* Check the parameters */
  assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));

  huart->gState = HAL_UART_STATE_BUSY;
 8007bf6:	687b      	ldr	r3, [r7, #4]
 8007bf8:	2224      	movs	r2, #36	; 0x24
 8007bfa:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UART_DISABLE(huart);
 8007bfc:	687b      	ldr	r3, [r7, #4]
 8007bfe:	681b      	ldr	r3, [r3, #0]
 8007c00:	681a      	ldr	r2, [r3, #0]
 8007c02:	687b      	ldr	r3, [r7, #4]
 8007c04:	681b      	ldr	r3, [r3, #0]
 8007c06:	f022 0201 	bic.w	r2, r2, #1
 8007c0a:	601a      	str	r2, [r3, #0]

  huart->Instance->CR1 = 0x0U;
 8007c0c:	687b      	ldr	r3, [r7, #4]
 8007c0e:	681b      	ldr	r3, [r3, #0]
 8007c10:	2200      	movs	r2, #0
 8007c12:	601a      	str	r2, [r3, #0]
  huart->Instance->CR2 = 0x0U;
 8007c14:	687b      	ldr	r3, [r7, #4]
 8007c16:	681b      	ldr	r3, [r3, #0]
 8007c18:	2200      	movs	r2, #0
 8007c1a:	605a      	str	r2, [r3, #4]
  huart->Instance->CR3 = 0x0U;
 8007c1c:	687b      	ldr	r3, [r7, #4]
 8007c1e:	681b      	ldr	r3, [r3, #0]
 8007c20:	2200      	movs	r2, #0
 8007c22:	609a      	str	r2, [r3, #8]
  }
  /* DeInit the low level hardware */
  huart->MspDeInitCallback(huart);
#else
  /* DeInit the low level hardware */
  HAL_UART_MspDeInit(huart);
 8007c24:	6878      	ldr	r0, [r7, #4]
 8007c26:	f000 f820 	bl	8007c6a <HAL_UART_MspDeInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007c2a:	687b      	ldr	r3, [r7, #4]
 8007c2c:	2200      	movs	r2, #0
 8007c2e:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->gState = HAL_UART_STATE_RESET;
 8007c32:	687b      	ldr	r3, [r7, #4]
 8007c34:	2200      	movs	r2, #0
 8007c36:	679a      	str	r2, [r3, #120]	; 0x78
  huart->RxState = HAL_UART_STATE_RESET;
 8007c38:	687b      	ldr	r3, [r7, #4]
 8007c3a:	2200      	movs	r2, #0
 8007c3c:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007c3e:	687b      	ldr	r3, [r7, #4]
 8007c40:	2200      	movs	r2, #0
 8007c42:	661a      	str	r2, [r3, #96]	; 0x60

  __HAL_UNLOCK(huart);
 8007c44:	687b      	ldr	r3, [r7, #4]
 8007c46:	2200      	movs	r2, #0
 8007c48:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

  return HAL_OK;
 8007c4c:	2300      	movs	r3, #0
}
 8007c4e:	4618      	mov	r0, r3
 8007c50:	3708      	adds	r7, #8
 8007c52:	46bd      	mov	sp, r7
 8007c54:	bd80      	pop	{r7, pc}

08007c56 <HAL_UART_MspInit>:
  * @brief Initialize the UART MSP.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_MspInit(UART_HandleTypeDef *huart)
{
 8007c56:	b480      	push	{r7}
 8007c58:	b083      	sub	sp, #12
 8007c5a:	af00      	add	r7, sp, #0
 8007c5c:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_MspInit can be implemented in the user file
   */
}
 8007c5e:	bf00      	nop
 8007c60:	370c      	adds	r7, #12
 8007c62:	46bd      	mov	sp, r7
 8007c64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c68:	4770      	bx	lr

08007c6a <HAL_UART_MspDeInit>:
  * @brief DeInitialize the UART MSP.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_MspDeInit(UART_HandleTypeDef *huart)
{
 8007c6a:	b480      	push	{r7}
 8007c6c:	b083      	sub	sp, #12
 8007c6e:	af00      	add	r7, sp, #0
 8007c70:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_MspDeInit can be implemented in the user file
   */
}
 8007c72:	bf00      	nop
 8007c74:	370c      	adds	r7, #12
 8007c76:	46bd      	mov	sp, r7
 8007c78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c7c:	4770      	bx	lr

08007c7e <HAL_UART_Receive>:
  * @param Size    Amount of data elements (u8 or u16) to be received.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8007c7e:	b580      	push	{r7, lr}
 8007c80:	b08a      	sub	sp, #40	; 0x28
 8007c82:	af02      	add	r7, sp, #8
 8007c84:	60f8      	str	r0, [r7, #12]
 8007c86:	60b9      	str	r1, [r7, #8]
 8007c88:	603b      	str	r3, [r7, #0]
 8007c8a:	4613      	mov	r3, r2
 8007c8c:	80fb      	strh	r3, [r7, #6]
  uint16_t *pdata16bits;
  uint16_t uhMask;
  uint32_t tickstart;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8007c8e:	68fb      	ldr	r3, [r7, #12]
 8007c90:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8007c92:	2b20      	cmp	r3, #32
 8007c94:	f040 80bf 	bne.w	8007e16 <HAL_UART_Receive+0x198>
  {
    if ((pData == NULL) || (Size == 0U))
 8007c98:	68bb      	ldr	r3, [r7, #8]
 8007c9a:	2b00      	cmp	r3, #0
 8007c9c:	d002      	beq.n	8007ca4 <HAL_UART_Receive+0x26>
 8007c9e:	88fb      	ldrh	r3, [r7, #6]
 8007ca0:	2b00      	cmp	r3, #0
 8007ca2:	d101      	bne.n	8007ca8 <HAL_UART_Receive+0x2a>
    {
      return  HAL_ERROR;
 8007ca4:	2301      	movs	r3, #1
 8007ca6:	e0b7      	b.n	8007e18 <HAL_UART_Receive+0x19a>
    }

    __HAL_LOCK(huart);
 8007ca8:	68fb      	ldr	r3, [r7, #12]
 8007caa:	f893 3074 	ldrb.w	r3, [r3, #116]	; 0x74
 8007cae:	2b01      	cmp	r3, #1
 8007cb0:	d101      	bne.n	8007cb6 <HAL_UART_Receive+0x38>
 8007cb2:	2302      	movs	r3, #2
 8007cb4:	e0b0      	b.n	8007e18 <HAL_UART_Receive+0x19a>
 8007cb6:	68fb      	ldr	r3, [r7, #12]
 8007cb8:	2201      	movs	r2, #1
 8007cba:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007cbe:	68fb      	ldr	r3, [r7, #12]
 8007cc0:	2200      	movs	r2, #0
 8007cc2:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8007cc6:	68fb      	ldr	r3, [r7, #12]
 8007cc8:	2222      	movs	r2, #34	; 0x22
 8007cca:	67da      	str	r2, [r3, #124]	; 0x7c
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007ccc:	68fb      	ldr	r3, [r7, #12]
 8007cce:	2200      	movs	r2, #0
 8007cd0:	661a      	str	r2, [r3, #96]	; 0x60

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8007cd2:	f7fc fa57 	bl	8004184 <HAL_GetTick>
 8007cd6:	6178      	str	r0, [r7, #20]

    huart->RxXferSize  = Size;
 8007cd8:	68fb      	ldr	r3, [r7, #12]
 8007cda:	88fa      	ldrh	r2, [r7, #6]
 8007cdc:	f8a3 2058 	strh.w	r2, [r3, #88]	; 0x58
    huart->RxXferCount = Size;
 8007ce0:	68fb      	ldr	r3, [r7, #12]
 8007ce2:	88fa      	ldrh	r2, [r7, #6]
 8007ce4:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    /* Computation of UART mask to apply to RDR register */
    UART_MASK_COMPUTATION(huart);
 8007ce8:	68fb      	ldr	r3, [r7, #12]
 8007cea:	689b      	ldr	r3, [r3, #8]
 8007cec:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007cf0:	d10e      	bne.n	8007d10 <HAL_UART_Receive+0x92>
 8007cf2:	68fb      	ldr	r3, [r7, #12]
 8007cf4:	691b      	ldr	r3, [r3, #16]
 8007cf6:	2b00      	cmp	r3, #0
 8007cf8:	d105      	bne.n	8007d06 <HAL_UART_Receive+0x88>
 8007cfa:	68fb      	ldr	r3, [r7, #12]
 8007cfc:	f240 12ff 	movw	r2, #511	; 0x1ff
 8007d00:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8007d04:	e02d      	b.n	8007d62 <HAL_UART_Receive+0xe4>
 8007d06:	68fb      	ldr	r3, [r7, #12]
 8007d08:	22ff      	movs	r2, #255	; 0xff
 8007d0a:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8007d0e:	e028      	b.n	8007d62 <HAL_UART_Receive+0xe4>
 8007d10:	68fb      	ldr	r3, [r7, #12]
 8007d12:	689b      	ldr	r3, [r3, #8]
 8007d14:	2b00      	cmp	r3, #0
 8007d16:	d10d      	bne.n	8007d34 <HAL_UART_Receive+0xb6>
 8007d18:	68fb      	ldr	r3, [r7, #12]
 8007d1a:	691b      	ldr	r3, [r3, #16]
 8007d1c:	2b00      	cmp	r3, #0
 8007d1e:	d104      	bne.n	8007d2a <HAL_UART_Receive+0xac>
 8007d20:	68fb      	ldr	r3, [r7, #12]
 8007d22:	22ff      	movs	r2, #255	; 0xff
 8007d24:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8007d28:	e01b      	b.n	8007d62 <HAL_UART_Receive+0xe4>
 8007d2a:	68fb      	ldr	r3, [r7, #12]
 8007d2c:	227f      	movs	r2, #127	; 0x7f
 8007d2e:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8007d32:	e016      	b.n	8007d62 <HAL_UART_Receive+0xe4>
 8007d34:	68fb      	ldr	r3, [r7, #12]
 8007d36:	689b      	ldr	r3, [r3, #8]
 8007d38:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8007d3c:	d10d      	bne.n	8007d5a <HAL_UART_Receive+0xdc>
 8007d3e:	68fb      	ldr	r3, [r7, #12]
 8007d40:	691b      	ldr	r3, [r3, #16]
 8007d42:	2b00      	cmp	r3, #0
 8007d44:	d104      	bne.n	8007d50 <HAL_UART_Receive+0xd2>
 8007d46:	68fb      	ldr	r3, [r7, #12]
 8007d48:	227f      	movs	r2, #127	; 0x7f
 8007d4a:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8007d4e:	e008      	b.n	8007d62 <HAL_UART_Receive+0xe4>
 8007d50:	68fb      	ldr	r3, [r7, #12]
 8007d52:	223f      	movs	r2, #63	; 0x3f
 8007d54:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8007d58:	e003      	b.n	8007d62 <HAL_UART_Receive+0xe4>
 8007d5a:	68fb      	ldr	r3, [r7, #12]
 8007d5c:	2200      	movs	r2, #0
 8007d5e:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
    uhMask = huart->Mask;
 8007d62:	68fb      	ldr	r3, [r7, #12]
 8007d64:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 8007d68:	827b      	strh	r3, [r7, #18]

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007d6a:	68fb      	ldr	r3, [r7, #12]
 8007d6c:	689b      	ldr	r3, [r3, #8]
 8007d6e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007d72:	d108      	bne.n	8007d86 <HAL_UART_Receive+0x108>
 8007d74:	68fb      	ldr	r3, [r7, #12]
 8007d76:	691b      	ldr	r3, [r3, #16]
 8007d78:	2b00      	cmp	r3, #0
 8007d7a:	d104      	bne.n	8007d86 <HAL_UART_Receive+0x108>
    {
      pdata8bits  = NULL;
 8007d7c:	2300      	movs	r3, #0
 8007d7e:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8007d80:	68bb      	ldr	r3, [r7, #8]
 8007d82:	61bb      	str	r3, [r7, #24]
 8007d84:	e003      	b.n	8007d8e <HAL_UART_Receive+0x110>
    }
    else
    {
      pdata8bits  = pData;
 8007d86:	68bb      	ldr	r3, [r7, #8]
 8007d88:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8007d8a:	2300      	movs	r3, #0
 8007d8c:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 8007d8e:	68fb      	ldr	r3, [r7, #12]
 8007d90:	2200      	movs	r2, #0
 8007d92:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    /* as long as data have to be received */
    while (huart->RxXferCount > 0U)
 8007d96:	e033      	b.n	8007e00 <HAL_UART_Receive+0x182>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 8007d98:	683b      	ldr	r3, [r7, #0]
 8007d9a:	9300      	str	r3, [sp, #0]
 8007d9c:	697b      	ldr	r3, [r7, #20]
 8007d9e:	2200      	movs	r2, #0
 8007da0:	2120      	movs	r1, #32
 8007da2:	68f8      	ldr	r0, [r7, #12]
 8007da4:	f000 ff3d 	bl	8008c22 <UART_WaitOnFlagUntilTimeout>
 8007da8:	4603      	mov	r3, r0
 8007daa:	2b00      	cmp	r3, #0
 8007dac:	d001      	beq.n	8007db2 <HAL_UART_Receive+0x134>
      {
        return HAL_TIMEOUT;
 8007dae:	2303      	movs	r3, #3
 8007db0:	e032      	b.n	8007e18 <HAL_UART_Receive+0x19a>
      }
      if (pdata8bits == NULL)
 8007db2:	69fb      	ldr	r3, [r7, #28]
 8007db4:	2b00      	cmp	r3, #0
 8007db6:	d10c      	bne.n	8007dd2 <HAL_UART_Receive+0x154>
      {
        *pdata16bits = (uint16_t)(huart->Instance->RDR & uhMask);
 8007db8:	68fb      	ldr	r3, [r7, #12]
 8007dba:	681b      	ldr	r3, [r3, #0]
 8007dbc:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 8007dbe:	b29a      	uxth	r2, r3
 8007dc0:	8a7b      	ldrh	r3, [r7, #18]
 8007dc2:	4013      	ands	r3, r2
 8007dc4:	b29a      	uxth	r2, r3
 8007dc6:	69bb      	ldr	r3, [r7, #24]
 8007dc8:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 8007dca:	69bb      	ldr	r3, [r7, #24]
 8007dcc:	3302      	adds	r3, #2
 8007dce:	61bb      	str	r3, [r7, #24]
 8007dd0:	e00d      	b.n	8007dee <HAL_UART_Receive+0x170>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->RDR & (uint8_t)uhMask);
 8007dd2:	68fb      	ldr	r3, [r7, #12]
 8007dd4:	681b      	ldr	r3, [r3, #0]
 8007dd6:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 8007dd8:	b29b      	uxth	r3, r3
 8007dda:	b2da      	uxtb	r2, r3
 8007ddc:	8a7b      	ldrh	r3, [r7, #18]
 8007dde:	b2db      	uxtb	r3, r3
 8007de0:	4013      	ands	r3, r2
 8007de2:	b2da      	uxtb	r2, r3
 8007de4:	69fb      	ldr	r3, [r7, #28]
 8007de6:	701a      	strb	r2, [r3, #0]
        pdata8bits++;
 8007de8:	69fb      	ldr	r3, [r7, #28]
 8007dea:	3301      	adds	r3, #1
 8007dec:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 8007dee:	68fb      	ldr	r3, [r7, #12]
 8007df0:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8007df4:	b29b      	uxth	r3, r3
 8007df6:	3b01      	subs	r3, #1
 8007df8:	b29a      	uxth	r2, r3
 8007dfa:	68fb      	ldr	r3, [r7, #12]
 8007dfc:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
    while (huart->RxXferCount > 0U)
 8007e00:	68fb      	ldr	r3, [r7, #12]
 8007e02:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8007e06:	b29b      	uxth	r3, r3
 8007e08:	2b00      	cmp	r3, #0
 8007e0a:	d1c5      	bne.n	8007d98 <HAL_UART_Receive+0x11a>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8007e0c:	68fb      	ldr	r3, [r7, #12]
 8007e0e:	2220      	movs	r2, #32
 8007e10:	67da      	str	r2, [r3, #124]	; 0x7c

    return HAL_OK;
 8007e12:	2300      	movs	r3, #0
 8007e14:	e000      	b.n	8007e18 <HAL_UART_Receive+0x19a>
  }
  else
  {
    return HAL_BUSY;
 8007e16:	2302      	movs	r3, #2
  }
}
 8007e18:	4618      	mov	r0, r3
 8007e1a:	3720      	adds	r7, #32
 8007e1c:	46bd      	mov	sp, r7
 8007e1e:	bd80      	pop	{r7, pc}

08007e20 <HAL_UART_Transmit_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be sent.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_IT(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 8007e20:	b480      	push	{r7}
 8007e22:	b08b      	sub	sp, #44	; 0x2c
 8007e24:	af00      	add	r7, sp, #0
 8007e26:	60f8      	str	r0, [r7, #12]
 8007e28:	60b9      	str	r1, [r7, #8]
 8007e2a:	4613      	mov	r3, r2
 8007e2c:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8007e2e:	68fb      	ldr	r3, [r7, #12]
 8007e30:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8007e32:	2b20      	cmp	r3, #32
 8007e34:	d156      	bne.n	8007ee4 <HAL_UART_Transmit_IT+0xc4>
  {
    if ((pData == NULL) || (Size == 0U))
 8007e36:	68bb      	ldr	r3, [r7, #8]
 8007e38:	2b00      	cmp	r3, #0
 8007e3a:	d002      	beq.n	8007e42 <HAL_UART_Transmit_IT+0x22>
 8007e3c:	88fb      	ldrh	r3, [r7, #6]
 8007e3e:	2b00      	cmp	r3, #0
 8007e40:	d101      	bne.n	8007e46 <HAL_UART_Transmit_IT+0x26>
    {
      return HAL_ERROR;
 8007e42:	2301      	movs	r3, #1
 8007e44:	e04f      	b.n	8007ee6 <HAL_UART_Transmit_IT+0xc6>
    }

    __HAL_LOCK(huart);
 8007e46:	68fb      	ldr	r3, [r7, #12]
 8007e48:	f893 3074 	ldrb.w	r3, [r3, #116]	; 0x74
 8007e4c:	2b01      	cmp	r3, #1
 8007e4e:	d101      	bne.n	8007e54 <HAL_UART_Transmit_IT+0x34>
 8007e50:	2302      	movs	r3, #2
 8007e52:	e048      	b.n	8007ee6 <HAL_UART_Transmit_IT+0xc6>
 8007e54:	68fb      	ldr	r3, [r7, #12]
 8007e56:	2201      	movs	r2, #1
 8007e58:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    huart->pTxBuffPtr  = pData;
 8007e5c:	68fb      	ldr	r3, [r7, #12]
 8007e5e:	68ba      	ldr	r2, [r7, #8]
 8007e60:	64da      	str	r2, [r3, #76]	; 0x4c
    huart->TxXferSize  = Size;
 8007e62:	68fb      	ldr	r3, [r7, #12]
 8007e64:	88fa      	ldrh	r2, [r7, #6]
 8007e66:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 8007e6a:	68fb      	ldr	r3, [r7, #12]
 8007e6c:	88fa      	ldrh	r2, [r7, #6]
 8007e6e:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    huart->TxISR       = NULL;
 8007e72:	68fb      	ldr	r3, [r7, #12]
 8007e74:	2200      	movs	r2, #0
 8007e76:	669a      	str	r2, [r3, #104]	; 0x68

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007e78:	68fb      	ldr	r3, [r7, #12]
 8007e7a:	2200      	movs	r2, #0
 8007e7c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8007e80:	68fb      	ldr	r3, [r7, #12]
 8007e82:	2221      	movs	r2, #33	; 0x21
 8007e84:	679a      	str	r2, [r3, #120]	; 0x78
      /* Enable the Transmit Data Register Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TXEIE_TXFNFIE);
    }
#else
    /* Set the Tx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007e86:	68fb      	ldr	r3, [r7, #12]
 8007e88:	689b      	ldr	r3, [r3, #8]
 8007e8a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007e8e:	d107      	bne.n	8007ea0 <HAL_UART_Transmit_IT+0x80>
 8007e90:	68fb      	ldr	r3, [r7, #12]
 8007e92:	691b      	ldr	r3, [r3, #16]
 8007e94:	2b00      	cmp	r3, #0
 8007e96:	d103      	bne.n	8007ea0 <HAL_UART_Transmit_IT+0x80>
    {
      huart->TxISR = UART_TxISR_16BIT;
 8007e98:	68fb      	ldr	r3, [r7, #12]
 8007e9a:	4a16      	ldr	r2, [pc, #88]	; (8007ef4 <HAL_UART_Transmit_IT+0xd4>)
 8007e9c:	669a      	str	r2, [r3, #104]	; 0x68
 8007e9e:	e002      	b.n	8007ea6 <HAL_UART_Transmit_IT+0x86>
    }
    else
    {
      huart->TxISR = UART_TxISR_8BIT;
 8007ea0:	68fb      	ldr	r3, [r7, #12]
 8007ea2:	4a15      	ldr	r2, [pc, #84]	; (8007ef8 <HAL_UART_Transmit_IT+0xd8>)
 8007ea4:	669a      	str	r2, [r3, #104]	; 0x68
    }

    __HAL_UNLOCK(huart);
 8007ea6:	68fb      	ldr	r3, [r7, #12]
 8007ea8:	2200      	movs	r2, #0
 8007eaa:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    /* Enable the Transmit Data Register Empty interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TXEIE);
 8007eae:	68fb      	ldr	r3, [r7, #12]
 8007eb0:	681b      	ldr	r3, [r3, #0]
 8007eb2:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007eb4:	697b      	ldr	r3, [r7, #20]
 8007eb6:	e853 3f00 	ldrex	r3, [r3]
 8007eba:	613b      	str	r3, [r7, #16]
   return(result);
 8007ebc:	693b      	ldr	r3, [r7, #16]
 8007ebe:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007ec2:	627b      	str	r3, [r7, #36]	; 0x24
 8007ec4:	68fb      	ldr	r3, [r7, #12]
 8007ec6:	681b      	ldr	r3, [r3, #0]
 8007ec8:	461a      	mov	r2, r3
 8007eca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007ecc:	623b      	str	r3, [r7, #32]
 8007ece:	61fa      	str	r2, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007ed0:	69f9      	ldr	r1, [r7, #28]
 8007ed2:	6a3a      	ldr	r2, [r7, #32]
 8007ed4:	e841 2300 	strex	r3, r2, [r1]
 8007ed8:	61bb      	str	r3, [r7, #24]
   return(result);
 8007eda:	69bb      	ldr	r3, [r7, #24]
 8007edc:	2b00      	cmp	r3, #0
 8007ede:	d1e6      	bne.n	8007eae <HAL_UART_Transmit_IT+0x8e>
#endif /* USART_CR1_FIFOEN */

    return HAL_OK;
 8007ee0:	2300      	movs	r3, #0
 8007ee2:	e000      	b.n	8007ee6 <HAL_UART_Transmit_IT+0xc6>
  }
  else
  {
    return HAL_BUSY;
 8007ee4:	2302      	movs	r3, #2
  }
}
 8007ee6:	4618      	mov	r0, r3
 8007ee8:	372c      	adds	r7, #44	; 0x2c
 8007eea:	46bd      	mov	sp, r7
 8007eec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ef0:	4770      	bx	lr
 8007ef2:	bf00      	nop
 8007ef4:	080090eb 	.word	0x080090eb
 8007ef8:	08009033 	.word	0x08009033

08007efc <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8007efc:	b580      	push	{r7, lr}
 8007efe:	b08a      	sub	sp, #40	; 0x28
 8007f00:	af00      	add	r7, sp, #0
 8007f02:	60f8      	str	r0, [r7, #12]
 8007f04:	60b9      	str	r1, [r7, #8]
 8007f06:	4613      	mov	r3, r2
 8007f08:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8007f0a:	68fb      	ldr	r3, [r7, #12]
 8007f0c:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8007f0e:	2b20      	cmp	r3, #32
 8007f10:	d142      	bne.n	8007f98 <HAL_UART_Receive_IT+0x9c>
  {
    if ((pData == NULL) || (Size == 0U))
 8007f12:	68bb      	ldr	r3, [r7, #8]
 8007f14:	2b00      	cmp	r3, #0
 8007f16:	d002      	beq.n	8007f1e <HAL_UART_Receive_IT+0x22>
 8007f18:	88fb      	ldrh	r3, [r7, #6]
 8007f1a:	2b00      	cmp	r3, #0
 8007f1c:	d101      	bne.n	8007f22 <HAL_UART_Receive_IT+0x26>
    {
      return HAL_ERROR;
 8007f1e:	2301      	movs	r3, #1
 8007f20:	e03b      	b.n	8007f9a <HAL_UART_Receive_IT+0x9e>
    }

    __HAL_LOCK(huart);
 8007f22:	68fb      	ldr	r3, [r7, #12]
 8007f24:	f893 3074 	ldrb.w	r3, [r3, #116]	; 0x74
 8007f28:	2b01      	cmp	r3, #1
 8007f2a:	d101      	bne.n	8007f30 <HAL_UART_Receive_IT+0x34>
 8007f2c:	2302      	movs	r3, #2
 8007f2e:	e034      	b.n	8007f9a <HAL_UART_Receive_IT+0x9e>
 8007f30:	68fb      	ldr	r3, [r7, #12]
 8007f32:	2201      	movs	r2, #1
 8007f34:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007f38:	68fb      	ldr	r3, [r7, #12]
 8007f3a:	2200      	movs	r2, #0
 8007f3c:	661a      	str	r2, [r3, #96]	; 0x60

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8007f3e:	68fb      	ldr	r3, [r7, #12]
 8007f40:	681b      	ldr	r3, [r3, #0]
 8007f42:	4a18      	ldr	r2, [pc, #96]	; (8007fa4 <HAL_UART_Receive_IT+0xa8>)
 8007f44:	4293      	cmp	r3, r2
 8007f46:	d01f      	beq.n	8007f88 <HAL_UART_Receive_IT+0x8c>
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8007f48:	68fb      	ldr	r3, [r7, #12]
 8007f4a:	681b      	ldr	r3, [r3, #0]
 8007f4c:	685b      	ldr	r3, [r3, #4]
 8007f4e:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8007f52:	2b00      	cmp	r3, #0
 8007f54:	d018      	beq.n	8007f88 <HAL_UART_Receive_IT+0x8c>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8007f56:	68fb      	ldr	r3, [r7, #12]
 8007f58:	681b      	ldr	r3, [r3, #0]
 8007f5a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007f5c:	697b      	ldr	r3, [r7, #20]
 8007f5e:	e853 3f00 	ldrex	r3, [r3]
 8007f62:	613b      	str	r3, [r7, #16]
   return(result);
 8007f64:	693b      	ldr	r3, [r7, #16]
 8007f66:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8007f6a:	627b      	str	r3, [r7, #36]	; 0x24
 8007f6c:	68fb      	ldr	r3, [r7, #12]
 8007f6e:	681b      	ldr	r3, [r3, #0]
 8007f70:	461a      	mov	r2, r3
 8007f72:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007f74:	623b      	str	r3, [r7, #32]
 8007f76:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007f78:	69f9      	ldr	r1, [r7, #28]
 8007f7a:	6a3a      	ldr	r2, [r7, #32]
 8007f7c:	e841 2300 	strex	r3, r2, [r1]
 8007f80:	61bb      	str	r3, [r7, #24]
   return(result);
 8007f82:	69bb      	ldr	r3, [r7, #24]
 8007f84:	2b00      	cmp	r3, #0
 8007f86:	d1e6      	bne.n	8007f56 <HAL_UART_Receive_IT+0x5a>
      }
    }

    return (UART_Start_Receive_IT(huart, pData, Size));
 8007f88:	88fb      	ldrh	r3, [r7, #6]
 8007f8a:	461a      	mov	r2, r3
 8007f8c:	68b9      	ldr	r1, [r7, #8]
 8007f8e:	68f8      	ldr	r0, [r7, #12]
 8007f90:	f000 ff0c 	bl	8008dac <UART_Start_Receive_IT>
 8007f94:	4603      	mov	r3, r0
 8007f96:	e000      	b.n	8007f9a <HAL_UART_Receive_IT+0x9e>
  }
  else
  {
    return HAL_BUSY;
 8007f98:	2302      	movs	r3, #2
  }
}
 8007f9a:	4618      	mov	r0, r3
 8007f9c:	3728      	adds	r7, #40	; 0x28
 8007f9e:	46bd      	mov	sp, r7
 8007fa0:	bd80      	pop	{r7, pc}
 8007fa2:	bf00      	nop
 8007fa4:	40008000 	.word	0x40008000

08007fa8 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8007fa8:	b580      	push	{r7, lr}
 8007faa:	b0ba      	sub	sp, #232	; 0xe8
 8007fac:	af00      	add	r7, sp, #0
 8007fae:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8007fb0:	687b      	ldr	r3, [r7, #4]
 8007fb2:	681b      	ldr	r3, [r3, #0]
 8007fb4:	69db      	ldr	r3, [r3, #28]
 8007fb6:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8007fba:	687b      	ldr	r3, [r7, #4]
 8007fbc:	681b      	ldr	r3, [r3, #0]
 8007fbe:	681b      	ldr	r3, [r3, #0]
 8007fc0:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8007fc4:	687b      	ldr	r3, [r7, #4]
 8007fc6:	681b      	ldr	r3, [r3, #0]
 8007fc8:	689b      	ldr	r3, [r3, #8]
 8007fca:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8007fce:	f8d7 20e4 	ldr.w	r2, [r7, #228]	; 0xe4
 8007fd2:	f640 030f 	movw	r3, #2063	; 0x80f
 8007fd6:	4013      	ands	r3, r2
 8007fd8:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == 0U)
 8007fdc:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8007fe0:	2b00      	cmp	r3, #0
 8007fe2:	d115      	bne.n	8008010 <HAL_UART_IRQHandler+0x68>
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
#else
    if (((isrflags & USART_ISR_RXNE) != 0U)
 8007fe4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007fe8:	f003 0320 	and.w	r3, r3, #32
 8007fec:	2b00      	cmp	r3, #0
 8007fee:	d00f      	beq.n	8008010 <HAL_UART_IRQHandler+0x68>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8007ff0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8007ff4:	f003 0320 	and.w	r3, r3, #32
 8007ff8:	2b00      	cmp	r3, #0
 8007ffa:	d009      	beq.n	8008010 <HAL_UART_IRQHandler+0x68>
#endif /* USART_CR1_FIFOEN */
    {
      if (huart->RxISR != NULL)
 8007ffc:	687b      	ldr	r3, [r7, #4]
 8007ffe:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8008000:	2b00      	cmp	r3, #0
 8008002:	f000 82a6 	beq.w	8008552 <HAL_UART_IRQHandler+0x5aa>
      {
        huart->RxISR(huart);
 8008006:	687b      	ldr	r3, [r7, #4]
 8008008:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800800a:	6878      	ldr	r0, [r7, #4]
 800800c:	4798      	blx	r3
      }
      return;
 800800e:	e2a0      	b.n	8008552 <HAL_UART_IRQHandler+0x5aa>
#if defined(USART_CR1_FIFOEN)
  if ((errorflags != 0U)
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
#else
  if ((errorflags != 0U)
 8008010:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8008014:	2b00      	cmp	r3, #0
 8008016:	f000 8117 	beq.w	8008248 <HAL_UART_IRQHandler+0x2a0>
      && (((cr3its & USART_CR3_EIE) != 0U)
 800801a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800801e:	f003 0301 	and.w	r3, r3, #1
 8008022:	2b00      	cmp	r3, #0
 8008024:	d106      	bne.n	8008034 <HAL_UART_IRQHandler+0x8c>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 8008026:	f8d7 20e0 	ldr.w	r2, [r7, #224]	; 0xe0
 800802a:	4b85      	ldr	r3, [pc, #532]	; (8008240 <HAL_UART_IRQHandler+0x298>)
 800802c:	4013      	ands	r3, r2
 800802e:	2b00      	cmp	r3, #0
 8008030:	f000 810a 	beq.w	8008248 <HAL_UART_IRQHandler+0x2a0>
#endif /* USART_CR1_FIFOEN */
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8008034:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8008038:	f003 0301 	and.w	r3, r3, #1
 800803c:	2b00      	cmp	r3, #0
 800803e:	d011      	beq.n	8008064 <HAL_UART_IRQHandler+0xbc>
 8008040:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8008044:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008048:	2b00      	cmp	r3, #0
 800804a:	d00b      	beq.n	8008064 <HAL_UART_IRQHandler+0xbc>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800804c:	687b      	ldr	r3, [r7, #4]
 800804e:	681b      	ldr	r3, [r3, #0]
 8008050:	2201      	movs	r2, #1
 8008052:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8008054:	687b      	ldr	r3, [r7, #4]
 8008056:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800805a:	f043 0201 	orr.w	r2, r3, #1
 800805e:	687b      	ldr	r3, [r7, #4]
 8008060:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8008064:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8008068:	f003 0302 	and.w	r3, r3, #2
 800806c:	2b00      	cmp	r3, #0
 800806e:	d011      	beq.n	8008094 <HAL_UART_IRQHandler+0xec>
 8008070:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8008074:	f003 0301 	and.w	r3, r3, #1
 8008078:	2b00      	cmp	r3, #0
 800807a:	d00b      	beq.n	8008094 <HAL_UART_IRQHandler+0xec>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800807c:	687b      	ldr	r3, [r7, #4]
 800807e:	681b      	ldr	r3, [r3, #0]
 8008080:	2202      	movs	r2, #2
 8008082:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8008084:	687b      	ldr	r3, [r7, #4]
 8008086:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800808a:	f043 0204 	orr.w	r2, r3, #4
 800808e:	687b      	ldr	r3, [r7, #4]
 8008090:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8008094:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8008098:	f003 0304 	and.w	r3, r3, #4
 800809c:	2b00      	cmp	r3, #0
 800809e:	d011      	beq.n	80080c4 <HAL_UART_IRQHandler+0x11c>
 80080a0:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80080a4:	f003 0301 	and.w	r3, r3, #1
 80080a8:	2b00      	cmp	r3, #0
 80080aa:	d00b      	beq.n	80080c4 <HAL_UART_IRQHandler+0x11c>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 80080ac:	687b      	ldr	r3, [r7, #4]
 80080ae:	681b      	ldr	r3, [r3, #0]
 80080b0:	2204      	movs	r2, #4
 80080b2:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80080b4:	687b      	ldr	r3, [r7, #4]
 80080b6:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80080ba:	f043 0202 	orr.w	r2, r3, #2
 80080be:	687b      	ldr	r3, [r7, #4]
 80080c0:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_ORE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
#else
    if (((isrflags & USART_ISR_ORE) != 0U)
 80080c4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80080c8:	f003 0308 	and.w	r3, r3, #8
 80080cc:	2b00      	cmp	r3, #0
 80080ce:	d017      	beq.n	8008100 <HAL_UART_IRQHandler+0x158>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 80080d0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80080d4:	f003 0320 	and.w	r3, r3, #32
 80080d8:	2b00      	cmp	r3, #0
 80080da:	d105      	bne.n	80080e8 <HAL_UART_IRQHandler+0x140>
            ((cr3its & USART_CR3_EIE) != 0U)))
 80080dc:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80080e0:	f003 0301 	and.w	r3, r3, #1
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 80080e4:	2b00      	cmp	r3, #0
 80080e6:	d00b      	beq.n	8008100 <HAL_UART_IRQHandler+0x158>
#endif /* USART_CR1_FIFOEN */
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80080e8:	687b      	ldr	r3, [r7, #4]
 80080ea:	681b      	ldr	r3, [r3, #0]
 80080ec:	2208      	movs	r2, #8
 80080ee:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80080f0:	687b      	ldr	r3, [r7, #4]
 80080f2:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80080f6:	f043 0208 	orr.w	r2, r3, #8
 80080fa:	687b      	ldr	r3, [r7, #4]
 80080fc:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8008100:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8008104:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8008108:	2b00      	cmp	r3, #0
 800810a:	d012      	beq.n	8008132 <HAL_UART_IRQHandler+0x18a>
 800810c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8008110:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8008114:	2b00      	cmp	r3, #0
 8008116:	d00c      	beq.n	8008132 <HAL_UART_IRQHandler+0x18a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8008118:	687b      	ldr	r3, [r7, #4]
 800811a:	681b      	ldr	r3, [r3, #0]
 800811c:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8008120:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8008122:	687b      	ldr	r3, [r7, #4]
 8008124:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8008128:	f043 0220 	orr.w	r2, r3, #32
 800812c:	687b      	ldr	r3, [r7, #4]
 800812e:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8008132:	687b      	ldr	r3, [r7, #4]
 8008134:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8008138:	2b00      	cmp	r3, #0
 800813a:	f000 820c 	beq.w	8008556 <HAL_UART_IRQHandler+0x5ae>
#if defined(USART_CR1_FIFOEN)
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
#else
      if (((isrflags & USART_ISR_RXNE) != 0U)
 800813e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8008142:	f003 0320 	and.w	r3, r3, #32
 8008146:	2b00      	cmp	r3, #0
 8008148:	d00d      	beq.n	8008166 <HAL_UART_IRQHandler+0x1be>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 800814a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800814e:	f003 0320 	and.w	r3, r3, #32
 8008152:	2b00      	cmp	r3, #0
 8008154:	d007      	beq.n	8008166 <HAL_UART_IRQHandler+0x1be>
#endif /* USART_CR1_FIFOEN */
      {
        if (huart->RxISR != NULL)
 8008156:	687b      	ldr	r3, [r7, #4]
 8008158:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800815a:	2b00      	cmp	r3, #0
 800815c:	d003      	beq.n	8008166 <HAL_UART_IRQHandler+0x1be>
        {
          huart->RxISR(huart);
 800815e:	687b      	ldr	r3, [r7, #4]
 8008160:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8008162:	6878      	ldr	r0, [r7, #4]
 8008164:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8008166:	687b      	ldr	r3, [r7, #4]
 8008168:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800816c:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8008170:	687b      	ldr	r3, [r7, #4]
 8008172:	681b      	ldr	r3, [r3, #0]
 8008174:	689b      	ldr	r3, [r3, #8]
 8008176:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800817a:	2b40      	cmp	r3, #64	; 0x40
 800817c:	d005      	beq.n	800818a <HAL_UART_IRQHandler+0x1e2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 800817e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8008182:	f003 0328 	and.w	r3, r3, #40	; 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8008186:	2b00      	cmp	r3, #0
 8008188:	d04f      	beq.n	800822a <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800818a:	6878      	ldr	r0, [r7, #4]
 800818c:	f000 fed8 	bl	8008f40 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008190:	687b      	ldr	r3, [r7, #4]
 8008192:	681b      	ldr	r3, [r3, #0]
 8008194:	689b      	ldr	r3, [r3, #8]
 8008196:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800819a:	2b40      	cmp	r3, #64	; 0x40
 800819c:	d141      	bne.n	8008222 <HAL_UART_IRQHandler+0x27a>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800819e:	687b      	ldr	r3, [r7, #4]
 80081a0:	681b      	ldr	r3, [r3, #0]
 80081a2:	3308      	adds	r3, #8
 80081a4:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80081a8:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 80081ac:	e853 3f00 	ldrex	r3, [r3]
 80081b0:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 80081b4:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 80081b8:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80081bc:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 80081c0:	687b      	ldr	r3, [r7, #4]
 80081c2:	681b      	ldr	r3, [r3, #0]
 80081c4:	3308      	adds	r3, #8
 80081c6:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 80081ca:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 80081ce:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80081d2:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 80081d6:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 80081da:	e841 2300 	strex	r3, r2, [r1]
 80081de:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 80081e2:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 80081e6:	2b00      	cmp	r3, #0
 80081e8:	d1d9      	bne.n	800819e <HAL_UART_IRQHandler+0x1f6>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 80081ea:	687b      	ldr	r3, [r7, #4]
 80081ec:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80081ee:	2b00      	cmp	r3, #0
 80081f0:	d013      	beq.n	800821a <HAL_UART_IRQHandler+0x272>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80081f2:	687b      	ldr	r3, [r7, #4]
 80081f4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80081f6:	4a13      	ldr	r2, [pc, #76]	; (8008244 <HAL_UART_IRQHandler+0x29c>)
 80081f8:	639a      	str	r2, [r3, #56]	; 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80081fa:	687b      	ldr	r3, [r7, #4]
 80081fc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80081fe:	4618      	mov	r0, r3
 8008200:	f7fc fada 	bl	80047b8 <HAL_DMA_Abort_IT>
 8008204:	4603      	mov	r3, r0
 8008206:	2b00      	cmp	r3, #0
 8008208:	d017      	beq.n	800823a <HAL_UART_IRQHandler+0x292>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800820a:	687b      	ldr	r3, [r7, #4]
 800820c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800820e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008210:	687a      	ldr	r2, [r7, #4]
 8008212:	6f12      	ldr	r2, [r2, #112]	; 0x70
 8008214:	4610      	mov	r0, r2
 8008216:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008218:	e00f      	b.n	800823a <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800821a:	6878      	ldr	r0, [r7, #4]
 800821c:	f000 f9a6 	bl	800856c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008220:	e00b      	b.n	800823a <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8008222:	6878      	ldr	r0, [r7, #4]
 8008224:	f000 f9a2 	bl	800856c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008228:	e007      	b.n	800823a <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800822a:	6878      	ldr	r0, [r7, #4]
 800822c:	f000 f99e 	bl	800856c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008230:	687b      	ldr	r3, [r7, #4]
 8008232:	2200      	movs	r2, #0
 8008234:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
      }
    }
    return;
 8008238:	e18d      	b.n	8008556 <HAL_UART_IRQHandler+0x5ae>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800823a:	bf00      	nop
    return;
 800823c:	e18b      	b.n	8008556 <HAL_UART_IRQHandler+0x5ae>
 800823e:	bf00      	nop
 8008240:	04000120 	.word	0x04000120
 8008244:	08009007 	.word	0x08009007

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008248:	687b      	ldr	r3, [r7, #4]
 800824a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800824c:	2b01      	cmp	r3, #1
 800824e:	f040 8146 	bne.w	80084de <HAL_UART_IRQHandler+0x536>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8008252:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8008256:	f003 0310 	and.w	r3, r3, #16
 800825a:	2b00      	cmp	r3, #0
 800825c:	f000 813f 	beq.w	80084de <HAL_UART_IRQHandler+0x536>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8008260:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8008264:	f003 0310 	and.w	r3, r3, #16
 8008268:	2b00      	cmp	r3, #0
 800826a:	f000 8138 	beq.w	80084de <HAL_UART_IRQHandler+0x536>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800826e:	687b      	ldr	r3, [r7, #4]
 8008270:	681b      	ldr	r3, [r3, #0]
 8008272:	2210      	movs	r2, #16
 8008274:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008276:	687b      	ldr	r3, [r7, #4]
 8008278:	681b      	ldr	r3, [r3, #0]
 800827a:	689b      	ldr	r3, [r3, #8]
 800827c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008280:	2b40      	cmp	r3, #64	; 0x40
 8008282:	f040 80b4 	bne.w	80083ee <HAL_UART_IRQHandler+0x446>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8008286:	687b      	ldr	r3, [r7, #4]
 8008288:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800828a:	681b      	ldr	r3, [r3, #0]
 800828c:	685b      	ldr	r3, [r3, #4]
 800828e:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 8008292:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 8008296:	2b00      	cmp	r3, #0
 8008298:	f000 815f 	beq.w	800855a <HAL_UART_IRQHandler+0x5b2>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800829c:	687b      	ldr	r3, [r7, #4]
 800829e:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 80082a2:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 80082a6:	429a      	cmp	r2, r3
 80082a8:	f080 8157 	bcs.w	800855a <HAL_UART_IRQHandler+0x5b2>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80082ac:	687b      	ldr	r3, [r7, #4]
 80082ae:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 80082b2:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 80082b6:	687b      	ldr	r3, [r7, #4]
 80082b8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80082ba:	681b      	ldr	r3, [r3, #0]
 80082bc:	681b      	ldr	r3, [r3, #0]
 80082be:	f003 0320 	and.w	r3, r3, #32
 80082c2:	2b00      	cmp	r3, #0
 80082c4:	f040 8085 	bne.w	80083d2 <HAL_UART_IRQHandler+0x42a>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80082c8:	687b      	ldr	r3, [r7, #4]
 80082ca:	681b      	ldr	r3, [r3, #0]
 80082cc:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80082d0:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 80082d4:	e853 3f00 	ldrex	r3, [r3]
 80082d8:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 80082dc:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 80082e0:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80082e4:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 80082e8:	687b      	ldr	r3, [r7, #4]
 80082ea:	681b      	ldr	r3, [r3, #0]
 80082ec:	461a      	mov	r2, r3
 80082ee:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 80082f2:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 80082f6:	f8c7 2090 	str.w	r2, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80082fa:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 80082fe:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8008302:	e841 2300 	strex	r3, r2, [r1]
 8008306:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 800830a:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800830e:	2b00      	cmp	r3, #0
 8008310:	d1da      	bne.n	80082c8 <HAL_UART_IRQHandler+0x320>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008312:	687b      	ldr	r3, [r7, #4]
 8008314:	681b      	ldr	r3, [r3, #0]
 8008316:	3308      	adds	r3, #8
 8008318:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800831a:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800831c:	e853 3f00 	ldrex	r3, [r3]
 8008320:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 8008322:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8008324:	f023 0301 	bic.w	r3, r3, #1
 8008328:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 800832c:	687b      	ldr	r3, [r7, #4]
 800832e:	681b      	ldr	r3, [r3, #0]
 8008330:	3308      	adds	r3, #8
 8008332:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8008336:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 800833a:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800833c:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 800833e:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8008342:	e841 2300 	strex	r3, r2, [r1]
 8008346:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 8008348:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800834a:	2b00      	cmp	r3, #0
 800834c:	d1e1      	bne.n	8008312 <HAL_UART_IRQHandler+0x36a>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800834e:	687b      	ldr	r3, [r7, #4]
 8008350:	681b      	ldr	r3, [r3, #0]
 8008352:	3308      	adds	r3, #8
 8008354:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008356:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8008358:	e853 3f00 	ldrex	r3, [r3]
 800835c:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 800835e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8008360:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8008364:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8008368:	687b      	ldr	r3, [r7, #4]
 800836a:	681b      	ldr	r3, [r3, #0]
 800836c:	3308      	adds	r3, #8
 800836e:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 8008372:	66fa      	str	r2, [r7, #108]	; 0x6c
 8008374:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008376:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8008378:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 800837a:	e841 2300 	strex	r3, r2, [r1]
 800837e:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 8008380:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8008382:	2b00      	cmp	r3, #0
 8008384:	d1e3      	bne.n	800834e <HAL_UART_IRQHandler+0x3a6>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8008386:	687b      	ldr	r3, [r7, #4]
 8008388:	2220      	movs	r2, #32
 800838a:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800838c:	687b      	ldr	r3, [r7, #4]
 800838e:	2200      	movs	r2, #0
 8008390:	661a      	str	r2, [r3, #96]	; 0x60

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008392:	687b      	ldr	r3, [r7, #4]
 8008394:	681b      	ldr	r3, [r3, #0]
 8008396:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008398:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800839a:	e853 3f00 	ldrex	r3, [r3]
 800839e:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 80083a0:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80083a2:	f023 0310 	bic.w	r3, r3, #16
 80083a6:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 80083aa:	687b      	ldr	r3, [r7, #4]
 80083ac:	681b      	ldr	r3, [r3, #0]
 80083ae:	461a      	mov	r2, r3
 80083b0:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 80083b4:	65bb      	str	r3, [r7, #88]	; 0x58
 80083b6:	657a      	str	r2, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80083b8:	6d79      	ldr	r1, [r7, #84]	; 0x54
 80083ba:	6dba      	ldr	r2, [r7, #88]	; 0x58
 80083bc:	e841 2300 	strex	r3, r2, [r1]
 80083c0:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 80083c2:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80083c4:	2b00      	cmp	r3, #0
 80083c6:	d1e4      	bne.n	8008392 <HAL_UART_IRQHandler+0x3ea>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 80083c8:	687b      	ldr	r3, [r7, #4]
 80083ca:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80083cc:	4618      	mov	r0, r3
 80083ce:	f7fc f9b5 	bl	800473c <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80083d2:	687b      	ldr	r3, [r7, #4]
 80083d4:	f8b3 2058 	ldrh.w	r2, [r3, #88]	; 0x58
 80083d8:	687b      	ldr	r3, [r7, #4]
 80083da:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 80083de:	b29b      	uxth	r3, r3
 80083e0:	1ad3      	subs	r3, r2, r3
 80083e2:	b29b      	uxth	r3, r3
 80083e4:	4619      	mov	r1, r3
 80083e6:	6878      	ldr	r0, [r7, #4]
 80083e8:	f000 f8ca 	bl	8008580 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 80083ec:	e0b5      	b.n	800855a <HAL_UART_IRQHandler+0x5b2>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80083ee:	687b      	ldr	r3, [r7, #4]
 80083f0:	f8b3 2058 	ldrh.w	r2, [r3, #88]	; 0x58
 80083f4:	687b      	ldr	r3, [r7, #4]
 80083f6:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 80083fa:	b29b      	uxth	r3, r3
 80083fc:	1ad3      	subs	r3, r2, r3
 80083fe:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 8008402:	687b      	ldr	r3, [r7, #4]
 8008404:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8008408:	b29b      	uxth	r3, r3
 800840a:	2b00      	cmp	r3, #0
 800840c:	f000 80a7 	beq.w	800855e <HAL_UART_IRQHandler+0x5b6>
          && (nb_rx_data > 0U))
 8008410:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8008414:	2b00      	cmp	r3, #0
 8008416:	f000 80a2 	beq.w	800855e <HAL_UART_IRQHandler+0x5b6>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800841a:	687b      	ldr	r3, [r7, #4]
 800841c:	681b      	ldr	r3, [r3, #0]
 800841e:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008420:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008422:	e853 3f00 	ldrex	r3, [r3]
 8008426:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8008428:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800842a:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800842e:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8008432:	687b      	ldr	r3, [r7, #4]
 8008434:	681b      	ldr	r3, [r3, #0]
 8008436:	461a      	mov	r2, r3
 8008438:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 800843c:	647b      	str	r3, [r7, #68]	; 0x44
 800843e:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008440:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8008442:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8008444:	e841 2300 	strex	r3, r2, [r1]
 8008448:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 800844a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800844c:	2b00      	cmp	r3, #0
 800844e:	d1e4      	bne.n	800841a <HAL_UART_IRQHandler+0x472>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008450:	687b      	ldr	r3, [r7, #4]
 8008452:	681b      	ldr	r3, [r3, #0]
 8008454:	3308      	adds	r3, #8
 8008456:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008458:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800845a:	e853 3f00 	ldrex	r3, [r3]
 800845e:	623b      	str	r3, [r7, #32]
   return(result);
 8008460:	6a3b      	ldr	r3, [r7, #32]
 8008462:	f023 0301 	bic.w	r3, r3, #1
 8008466:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 800846a:	687b      	ldr	r3, [r7, #4]
 800846c:	681b      	ldr	r3, [r3, #0]
 800846e:	3308      	adds	r3, #8
 8008470:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 8008474:	633a      	str	r2, [r7, #48]	; 0x30
 8008476:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008478:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800847a:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800847c:	e841 2300 	strex	r3, r2, [r1]
 8008480:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8008482:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008484:	2b00      	cmp	r3, #0
 8008486:	d1e3      	bne.n	8008450 <HAL_UART_IRQHandler+0x4a8>
#endif /* USART_CR1_FIFOEN */

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8008488:	687b      	ldr	r3, [r7, #4]
 800848a:	2220      	movs	r2, #32
 800848c:	67da      	str	r2, [r3, #124]	; 0x7c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800848e:	687b      	ldr	r3, [r7, #4]
 8008490:	2200      	movs	r2, #0
 8008492:	661a      	str	r2, [r3, #96]	; 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8008494:	687b      	ldr	r3, [r7, #4]
 8008496:	2200      	movs	r2, #0
 8008498:	665a      	str	r2, [r3, #100]	; 0x64

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800849a:	687b      	ldr	r3, [r7, #4]
 800849c:	681b      	ldr	r3, [r3, #0]
 800849e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80084a0:	693b      	ldr	r3, [r7, #16]
 80084a2:	e853 3f00 	ldrex	r3, [r3]
 80084a6:	60fb      	str	r3, [r7, #12]
   return(result);
 80084a8:	68fb      	ldr	r3, [r7, #12]
 80084aa:	f023 0310 	bic.w	r3, r3, #16
 80084ae:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 80084b2:	687b      	ldr	r3, [r7, #4]
 80084b4:	681b      	ldr	r3, [r3, #0]
 80084b6:	461a      	mov	r2, r3
 80084b8:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 80084bc:	61fb      	str	r3, [r7, #28]
 80084be:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80084c0:	69b9      	ldr	r1, [r7, #24]
 80084c2:	69fa      	ldr	r2, [r7, #28]
 80084c4:	e841 2300 	strex	r3, r2, [r1]
 80084c8:	617b      	str	r3, [r7, #20]
   return(result);
 80084ca:	697b      	ldr	r3, [r7, #20]
 80084cc:	2b00      	cmp	r3, #0
 80084ce:	d1e4      	bne.n	800849a <HAL_UART_IRQHandler+0x4f2>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80084d0:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 80084d4:	4619      	mov	r1, r3
 80084d6:	6878      	ldr	r0, [r7, #4]
 80084d8:	f000 f852 	bl	8008580 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 80084dc:	e03f      	b.n	800855e <HAL_UART_IRQHandler+0x5b6>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 80084de:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80084e2:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80084e6:	2b00      	cmp	r3, #0
 80084e8:	d00e      	beq.n	8008508 <HAL_UART_IRQHandler+0x560>
 80084ea:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80084ee:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80084f2:	2b00      	cmp	r3, #0
 80084f4:	d008      	beq.n	8008508 <HAL_UART_IRQHandler+0x560>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 80084f6:	687b      	ldr	r3, [r7, #4]
 80084f8:	681b      	ldr	r3, [r3, #0]
 80084fa:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 80084fe:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8008500:	6878      	ldr	r0, [r7, #4]
 8008502:	f000 ffdc 	bl	80094be <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8008506:	e02d      	b.n	8008564 <HAL_UART_IRQHandler+0x5bc>
#if defined(USART_CR1_FIFOEN)
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
#else
  if (((isrflags & USART_ISR_TXE) != 0U)
 8008508:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800850c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008510:	2b00      	cmp	r3, #0
 8008512:	d00e      	beq.n	8008532 <HAL_UART_IRQHandler+0x58a>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 8008514:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8008518:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800851c:	2b00      	cmp	r3, #0
 800851e:	d008      	beq.n	8008532 <HAL_UART_IRQHandler+0x58a>
#endif /* USART_CR1_FIFOEN */
  {
    if (huart->TxISR != NULL)
 8008520:	687b      	ldr	r3, [r7, #4]
 8008522:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8008524:	2b00      	cmp	r3, #0
 8008526:	d01c      	beq.n	8008562 <HAL_UART_IRQHandler+0x5ba>
    {
      huart->TxISR(huart);
 8008528:	687b      	ldr	r3, [r7, #4]
 800852a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800852c:	6878      	ldr	r0, [r7, #4]
 800852e:	4798      	blx	r3
    }
    return;
 8008530:	e017      	b.n	8008562 <HAL_UART_IRQHandler+0x5ba>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8008532:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8008536:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800853a:	2b00      	cmp	r3, #0
 800853c:	d012      	beq.n	8008564 <HAL_UART_IRQHandler+0x5bc>
 800853e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8008542:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008546:	2b00      	cmp	r3, #0
 8008548:	d00c      	beq.n	8008564 <HAL_UART_IRQHandler+0x5bc>
  {
    UART_EndTransmit_IT(huart);
 800854a:	6878      	ldr	r0, [r7, #4]
 800854c:	f000 fe2d 	bl	80091aa <UART_EndTransmit_IT>
    return;
 8008550:	e008      	b.n	8008564 <HAL_UART_IRQHandler+0x5bc>
      return;
 8008552:	bf00      	nop
 8008554:	e006      	b.n	8008564 <HAL_UART_IRQHandler+0x5bc>
    return;
 8008556:	bf00      	nop
 8008558:	e004      	b.n	8008564 <HAL_UART_IRQHandler+0x5bc>
      return;
 800855a:	bf00      	nop
 800855c:	e002      	b.n	8008564 <HAL_UART_IRQHandler+0x5bc>
      return;
 800855e:	bf00      	nop
 8008560:	e000      	b.n	8008564 <HAL_UART_IRQHandler+0x5bc>
    return;
 8008562:	bf00      	nop
    HAL_UARTEx_RxFifoFullCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
  }
#endif /* USART_CR1_FIFOEN */
}
 8008564:	37e8      	adds	r7, #232	; 0xe8
 8008566:	46bd      	mov	sp, r7
 8008568:	bd80      	pop	{r7, pc}
 800856a:	bf00      	nop

0800856c <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800856c:	b480      	push	{r7}
 800856e:	b083      	sub	sp, #12
 8008570:	af00      	add	r7, sp, #0
 8008572:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8008574:	bf00      	nop
 8008576:	370c      	adds	r7, #12
 8008578:	46bd      	mov	sp, r7
 800857a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800857e:	4770      	bx	lr

08008580 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8008580:	b480      	push	{r7}
 8008582:	b083      	sub	sp, #12
 8008584:	af00      	add	r7, sp, #0
 8008586:	6078      	str	r0, [r7, #4]
 8008588:	460b      	mov	r3, r1
 800858a:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800858c:	bf00      	nop
 800858e:	370c      	adds	r7, #12
 8008590:	46bd      	mov	sp, r7
 8008592:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008596:	4770      	bx	lr

08008598 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8008598:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800859c:	b08a      	sub	sp, #40	; 0x28
 800859e:	af00      	add	r7, sp, #0
 80085a0:	60f8      	str	r0, [r7, #12]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80085a2:	2300      	movs	r3, #0
 80085a4:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80085a8:	68fb      	ldr	r3, [r7, #12]
 80085aa:	689a      	ldr	r2, [r3, #8]
 80085ac:	68fb      	ldr	r3, [r7, #12]
 80085ae:	691b      	ldr	r3, [r3, #16]
 80085b0:	431a      	orrs	r2, r3
 80085b2:	68fb      	ldr	r3, [r7, #12]
 80085b4:	695b      	ldr	r3, [r3, #20]
 80085b6:	431a      	orrs	r2, r3
 80085b8:	68fb      	ldr	r3, [r7, #12]
 80085ba:	69db      	ldr	r3, [r3, #28]
 80085bc:	4313      	orrs	r3, r2
 80085be:	627b      	str	r3, [r7, #36]	; 0x24
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80085c0:	68fb      	ldr	r3, [r7, #12]
 80085c2:	681b      	ldr	r3, [r3, #0]
 80085c4:	681a      	ldr	r2, [r3, #0]
 80085c6:	4b9e      	ldr	r3, [pc, #632]	; (8008840 <UART_SetConfig+0x2a8>)
 80085c8:	4013      	ands	r3, r2
 80085ca:	68fa      	ldr	r2, [r7, #12]
 80085cc:	6812      	ldr	r2, [r2, #0]
 80085ce:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80085d0:	430b      	orrs	r3, r1
 80085d2:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80085d4:	68fb      	ldr	r3, [r7, #12]
 80085d6:	681b      	ldr	r3, [r3, #0]
 80085d8:	685b      	ldr	r3, [r3, #4]
 80085da:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 80085de:	68fb      	ldr	r3, [r7, #12]
 80085e0:	68da      	ldr	r2, [r3, #12]
 80085e2:	68fb      	ldr	r3, [r7, #12]
 80085e4:	681b      	ldr	r3, [r3, #0]
 80085e6:	430a      	orrs	r2, r1
 80085e8:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80085ea:	68fb      	ldr	r3, [r7, #12]
 80085ec:	699b      	ldr	r3, [r3, #24]
 80085ee:	627b      	str	r3, [r7, #36]	; 0x24

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 80085f0:	68fb      	ldr	r3, [r7, #12]
 80085f2:	681b      	ldr	r3, [r3, #0]
 80085f4:	4a93      	ldr	r2, [pc, #588]	; (8008844 <UART_SetConfig+0x2ac>)
 80085f6:	4293      	cmp	r3, r2
 80085f8:	d004      	beq.n	8008604 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 80085fa:	68fb      	ldr	r3, [r7, #12]
 80085fc:	6a1b      	ldr	r3, [r3, #32]
 80085fe:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008600:	4313      	orrs	r3, r2
 8008602:	627b      	str	r3, [r7, #36]	; 0x24
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8008604:	68fb      	ldr	r3, [r7, #12]
 8008606:	681b      	ldr	r3, [r3, #0]
 8008608:	689b      	ldr	r3, [r3, #8]
 800860a:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 800860e:	68fb      	ldr	r3, [r7, #12]
 8008610:	681b      	ldr	r3, [r3, #0]
 8008612:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008614:	430a      	orrs	r2, r1
 8008616:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8008618:	68fb      	ldr	r3, [r7, #12]
 800861a:	681b      	ldr	r3, [r3, #0]
 800861c:	4a8a      	ldr	r2, [pc, #552]	; (8008848 <UART_SetConfig+0x2b0>)
 800861e:	4293      	cmp	r3, r2
 8008620:	d126      	bne.n	8008670 <UART_SetConfig+0xd8>
 8008622:	4b8a      	ldr	r3, [pc, #552]	; (800884c <UART_SetConfig+0x2b4>)
 8008624:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008628:	f003 0303 	and.w	r3, r3, #3
 800862c:	2b03      	cmp	r3, #3
 800862e:	d81b      	bhi.n	8008668 <UART_SetConfig+0xd0>
 8008630:	a201      	add	r2, pc, #4	; (adr r2, 8008638 <UART_SetConfig+0xa0>)
 8008632:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008636:	bf00      	nop
 8008638:	08008649 	.word	0x08008649
 800863c:	08008659 	.word	0x08008659
 8008640:	08008651 	.word	0x08008651
 8008644:	08008661 	.word	0x08008661
 8008648:	2301      	movs	r3, #1
 800864a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800864e:	e0ab      	b.n	80087a8 <UART_SetConfig+0x210>
 8008650:	2302      	movs	r3, #2
 8008652:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8008656:	e0a7      	b.n	80087a8 <UART_SetConfig+0x210>
 8008658:	2304      	movs	r3, #4
 800865a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800865e:	e0a3      	b.n	80087a8 <UART_SetConfig+0x210>
 8008660:	2308      	movs	r3, #8
 8008662:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8008666:	e09f      	b.n	80087a8 <UART_SetConfig+0x210>
 8008668:	2310      	movs	r3, #16
 800866a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800866e:	e09b      	b.n	80087a8 <UART_SetConfig+0x210>
 8008670:	68fb      	ldr	r3, [r7, #12]
 8008672:	681b      	ldr	r3, [r3, #0]
 8008674:	4a76      	ldr	r2, [pc, #472]	; (8008850 <UART_SetConfig+0x2b8>)
 8008676:	4293      	cmp	r3, r2
 8008678:	d138      	bne.n	80086ec <UART_SetConfig+0x154>
 800867a:	4b74      	ldr	r3, [pc, #464]	; (800884c <UART_SetConfig+0x2b4>)
 800867c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008680:	f003 030c 	and.w	r3, r3, #12
 8008684:	2b0c      	cmp	r3, #12
 8008686:	d82d      	bhi.n	80086e4 <UART_SetConfig+0x14c>
 8008688:	a201      	add	r2, pc, #4	; (adr r2, 8008690 <UART_SetConfig+0xf8>)
 800868a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800868e:	bf00      	nop
 8008690:	080086c5 	.word	0x080086c5
 8008694:	080086e5 	.word	0x080086e5
 8008698:	080086e5 	.word	0x080086e5
 800869c:	080086e5 	.word	0x080086e5
 80086a0:	080086d5 	.word	0x080086d5
 80086a4:	080086e5 	.word	0x080086e5
 80086a8:	080086e5 	.word	0x080086e5
 80086ac:	080086e5 	.word	0x080086e5
 80086b0:	080086cd 	.word	0x080086cd
 80086b4:	080086e5 	.word	0x080086e5
 80086b8:	080086e5 	.word	0x080086e5
 80086bc:	080086e5 	.word	0x080086e5
 80086c0:	080086dd 	.word	0x080086dd
 80086c4:	2300      	movs	r3, #0
 80086c6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80086ca:	e06d      	b.n	80087a8 <UART_SetConfig+0x210>
 80086cc:	2302      	movs	r3, #2
 80086ce:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80086d2:	e069      	b.n	80087a8 <UART_SetConfig+0x210>
 80086d4:	2304      	movs	r3, #4
 80086d6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80086da:	e065      	b.n	80087a8 <UART_SetConfig+0x210>
 80086dc:	2308      	movs	r3, #8
 80086de:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80086e2:	e061      	b.n	80087a8 <UART_SetConfig+0x210>
 80086e4:	2310      	movs	r3, #16
 80086e6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80086ea:	e05d      	b.n	80087a8 <UART_SetConfig+0x210>
 80086ec:	68fb      	ldr	r3, [r7, #12]
 80086ee:	681b      	ldr	r3, [r3, #0]
 80086f0:	4a58      	ldr	r2, [pc, #352]	; (8008854 <UART_SetConfig+0x2bc>)
 80086f2:	4293      	cmp	r3, r2
 80086f4:	d125      	bne.n	8008742 <UART_SetConfig+0x1aa>
 80086f6:	4b55      	ldr	r3, [pc, #340]	; (800884c <UART_SetConfig+0x2b4>)
 80086f8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80086fc:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8008700:	2b30      	cmp	r3, #48	; 0x30
 8008702:	d016      	beq.n	8008732 <UART_SetConfig+0x19a>
 8008704:	2b30      	cmp	r3, #48	; 0x30
 8008706:	d818      	bhi.n	800873a <UART_SetConfig+0x1a2>
 8008708:	2b20      	cmp	r3, #32
 800870a:	d00a      	beq.n	8008722 <UART_SetConfig+0x18a>
 800870c:	2b20      	cmp	r3, #32
 800870e:	d814      	bhi.n	800873a <UART_SetConfig+0x1a2>
 8008710:	2b00      	cmp	r3, #0
 8008712:	d002      	beq.n	800871a <UART_SetConfig+0x182>
 8008714:	2b10      	cmp	r3, #16
 8008716:	d008      	beq.n	800872a <UART_SetConfig+0x192>
 8008718:	e00f      	b.n	800873a <UART_SetConfig+0x1a2>
 800871a:	2300      	movs	r3, #0
 800871c:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8008720:	e042      	b.n	80087a8 <UART_SetConfig+0x210>
 8008722:	2302      	movs	r3, #2
 8008724:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8008728:	e03e      	b.n	80087a8 <UART_SetConfig+0x210>
 800872a:	2304      	movs	r3, #4
 800872c:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8008730:	e03a      	b.n	80087a8 <UART_SetConfig+0x210>
 8008732:	2308      	movs	r3, #8
 8008734:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8008738:	e036      	b.n	80087a8 <UART_SetConfig+0x210>
 800873a:	2310      	movs	r3, #16
 800873c:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8008740:	e032      	b.n	80087a8 <UART_SetConfig+0x210>
 8008742:	68fb      	ldr	r3, [r7, #12]
 8008744:	681b      	ldr	r3, [r3, #0]
 8008746:	4a3f      	ldr	r2, [pc, #252]	; (8008844 <UART_SetConfig+0x2ac>)
 8008748:	4293      	cmp	r3, r2
 800874a:	d12a      	bne.n	80087a2 <UART_SetConfig+0x20a>
 800874c:	4b3f      	ldr	r3, [pc, #252]	; (800884c <UART_SetConfig+0x2b4>)
 800874e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008752:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8008756:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 800875a:	d01a      	beq.n	8008792 <UART_SetConfig+0x1fa>
 800875c:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8008760:	d81b      	bhi.n	800879a <UART_SetConfig+0x202>
 8008762:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8008766:	d00c      	beq.n	8008782 <UART_SetConfig+0x1ea>
 8008768:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800876c:	d815      	bhi.n	800879a <UART_SetConfig+0x202>
 800876e:	2b00      	cmp	r3, #0
 8008770:	d003      	beq.n	800877a <UART_SetConfig+0x1e2>
 8008772:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8008776:	d008      	beq.n	800878a <UART_SetConfig+0x1f2>
 8008778:	e00f      	b.n	800879a <UART_SetConfig+0x202>
 800877a:	2300      	movs	r3, #0
 800877c:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8008780:	e012      	b.n	80087a8 <UART_SetConfig+0x210>
 8008782:	2302      	movs	r3, #2
 8008784:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8008788:	e00e      	b.n	80087a8 <UART_SetConfig+0x210>
 800878a:	2304      	movs	r3, #4
 800878c:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8008790:	e00a      	b.n	80087a8 <UART_SetConfig+0x210>
 8008792:	2308      	movs	r3, #8
 8008794:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8008798:	e006      	b.n	80087a8 <UART_SetConfig+0x210>
 800879a:	2310      	movs	r3, #16
 800879c:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80087a0:	e002      	b.n	80087a8 <UART_SetConfig+0x210>
 80087a2:	2310      	movs	r3, #16
 80087a4:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 80087a8:	68fb      	ldr	r3, [r7, #12]
 80087aa:	681b      	ldr	r3, [r3, #0]
 80087ac:	4a25      	ldr	r2, [pc, #148]	; (8008844 <UART_SetConfig+0x2ac>)
 80087ae:	4293      	cmp	r3, r2
 80087b0:	f040 808a 	bne.w	80088c8 <UART_SetConfig+0x330>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 80087b4:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 80087b8:	2b08      	cmp	r3, #8
 80087ba:	d824      	bhi.n	8008806 <UART_SetConfig+0x26e>
 80087bc:	a201      	add	r2, pc, #4	; (adr r2, 80087c4 <UART_SetConfig+0x22c>)
 80087be:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80087c2:	bf00      	nop
 80087c4:	080087e9 	.word	0x080087e9
 80087c8:	08008807 	.word	0x08008807
 80087cc:	080087f1 	.word	0x080087f1
 80087d0:	08008807 	.word	0x08008807
 80087d4:	080087f7 	.word	0x080087f7
 80087d8:	08008807 	.word	0x08008807
 80087dc:	08008807 	.word	0x08008807
 80087e0:	08008807 	.word	0x08008807
 80087e4:	080087ff 	.word	0x080087ff
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80087e8:	f7fd f988 	bl	8005afc <HAL_RCC_GetPCLK1Freq>
 80087ec:	61f8      	str	r0, [r7, #28]
        break;
 80087ee:	e010      	b.n	8008812 <UART_SetConfig+0x27a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80087f0:	4b19      	ldr	r3, [pc, #100]	; (8008858 <UART_SetConfig+0x2c0>)
 80087f2:	61fb      	str	r3, [r7, #28]
        break;
 80087f4:	e00d      	b.n	8008812 <UART_SetConfig+0x27a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80087f6:	f7fd f8e9 	bl	80059cc <HAL_RCC_GetSysClockFreq>
 80087fa:	61f8      	str	r0, [r7, #28]
        break;
 80087fc:	e009      	b.n	8008812 <UART_SetConfig+0x27a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80087fe:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8008802:	61fb      	str	r3, [r7, #28]
        break;
 8008804:	e005      	b.n	8008812 <UART_SetConfig+0x27a>
      default:
        pclk = 0U;
 8008806:	2300      	movs	r3, #0
 8008808:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 800880a:	2301      	movs	r3, #1
 800880c:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 8008810:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8008812:	69fb      	ldr	r3, [r7, #28]
 8008814:	2b00      	cmp	r3, #0
 8008816:	f000 8109 	beq.w	8008a2c <UART_SetConfig+0x494>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 800881a:	68fb      	ldr	r3, [r7, #12]
 800881c:	685a      	ldr	r2, [r3, #4]
 800881e:	4613      	mov	r3, r2
 8008820:	005b      	lsls	r3, r3, #1
 8008822:	4413      	add	r3, r2
 8008824:	69fa      	ldr	r2, [r7, #28]
 8008826:	429a      	cmp	r2, r3
 8008828:	d305      	bcc.n	8008836 <UART_SetConfig+0x29e>
          (pclk > (4096U * huart->Init.BaudRate)))
 800882a:	68fb      	ldr	r3, [r7, #12]
 800882c:	685b      	ldr	r3, [r3, #4]
 800882e:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8008830:	69fa      	ldr	r2, [r7, #28]
 8008832:	429a      	cmp	r2, r3
 8008834:	d912      	bls.n	800885c <UART_SetConfig+0x2c4>
      {
        ret = HAL_ERROR;
 8008836:	2301      	movs	r3, #1
 8008838:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 800883c:	e0f6      	b.n	8008a2c <UART_SetConfig+0x494>
 800883e:	bf00      	nop
 8008840:	efff69f3 	.word	0xefff69f3
 8008844:	40008000 	.word	0x40008000
 8008848:	40013800 	.word	0x40013800
 800884c:	40021000 	.word	0x40021000
 8008850:	40004400 	.word	0x40004400
 8008854:	40004800 	.word	0x40004800
 8008858:	00f42400 	.word	0x00f42400
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 800885c:	69fb      	ldr	r3, [r7, #28]
 800885e:	2200      	movs	r2, #0
 8008860:	461c      	mov	r4, r3
 8008862:	4615      	mov	r5, r2
 8008864:	f04f 0200 	mov.w	r2, #0
 8008868:	f04f 0300 	mov.w	r3, #0
 800886c:	022b      	lsls	r3, r5, #8
 800886e:	ea43 6314 	orr.w	r3, r3, r4, lsr #24
 8008872:	0222      	lsls	r2, r4, #8
 8008874:	68f9      	ldr	r1, [r7, #12]
 8008876:	6849      	ldr	r1, [r1, #4]
 8008878:	0849      	lsrs	r1, r1, #1
 800887a:	2000      	movs	r0, #0
 800887c:	4688      	mov	r8, r1
 800887e:	4681      	mov	r9, r0
 8008880:	eb12 0a08 	adds.w	sl, r2, r8
 8008884:	eb43 0b09 	adc.w	fp, r3, r9
 8008888:	68fb      	ldr	r3, [r7, #12]
 800888a:	685b      	ldr	r3, [r3, #4]
 800888c:	2200      	movs	r2, #0
 800888e:	603b      	str	r3, [r7, #0]
 8008890:	607a      	str	r2, [r7, #4]
 8008892:	e9d7 2300 	ldrd	r2, r3, [r7]
 8008896:	4650      	mov	r0, sl
 8008898:	4659      	mov	r1, fp
 800889a:	f7f7 fcf1 	bl	8000280 <__aeabi_uldivmod>
 800889e:	4602      	mov	r2, r0
 80088a0:	460b      	mov	r3, r1
 80088a2:	4613      	mov	r3, r2
 80088a4:	61bb      	str	r3, [r7, #24]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 80088a6:	69bb      	ldr	r3, [r7, #24]
 80088a8:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80088ac:	d308      	bcc.n	80088c0 <UART_SetConfig+0x328>
 80088ae:	69bb      	ldr	r3, [r7, #24]
 80088b0:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80088b4:	d204      	bcs.n	80088c0 <UART_SetConfig+0x328>
        {
          huart->Instance->BRR = usartdiv;
 80088b6:	68fb      	ldr	r3, [r7, #12]
 80088b8:	681b      	ldr	r3, [r3, #0]
 80088ba:	69ba      	ldr	r2, [r7, #24]
 80088bc:	60da      	str	r2, [r3, #12]
 80088be:	e0b5      	b.n	8008a2c <UART_SetConfig+0x494>
        }
        else
        {
          ret = HAL_ERROR;
 80088c0:	2301      	movs	r3, #1
 80088c2:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 80088c6:	e0b1      	b.n	8008a2c <UART_SetConfig+0x494>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80088c8:	68fb      	ldr	r3, [r7, #12]
 80088ca:	69db      	ldr	r3, [r3, #28]
 80088cc:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80088d0:	d15d      	bne.n	800898e <UART_SetConfig+0x3f6>
  {
    switch (clocksource)
 80088d2:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 80088d6:	2b08      	cmp	r3, #8
 80088d8:	d827      	bhi.n	800892a <UART_SetConfig+0x392>
 80088da:	a201      	add	r2, pc, #4	; (adr r2, 80088e0 <UART_SetConfig+0x348>)
 80088dc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80088e0:	08008905 	.word	0x08008905
 80088e4:	0800890d 	.word	0x0800890d
 80088e8:	08008915 	.word	0x08008915
 80088ec:	0800892b 	.word	0x0800892b
 80088f0:	0800891b 	.word	0x0800891b
 80088f4:	0800892b 	.word	0x0800892b
 80088f8:	0800892b 	.word	0x0800892b
 80088fc:	0800892b 	.word	0x0800892b
 8008900:	08008923 	.word	0x08008923
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8008904:	f7fd f8fa 	bl	8005afc <HAL_RCC_GetPCLK1Freq>
 8008908:	61f8      	str	r0, [r7, #28]
        break;
 800890a:	e014      	b.n	8008936 <UART_SetConfig+0x39e>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800890c:	f7fd f90c 	bl	8005b28 <HAL_RCC_GetPCLK2Freq>
 8008910:	61f8      	str	r0, [r7, #28]
        break;
 8008912:	e010      	b.n	8008936 <UART_SetConfig+0x39e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8008914:	4b4c      	ldr	r3, [pc, #304]	; (8008a48 <UART_SetConfig+0x4b0>)
 8008916:	61fb      	str	r3, [r7, #28]
        break;
 8008918:	e00d      	b.n	8008936 <UART_SetConfig+0x39e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800891a:	f7fd f857 	bl	80059cc <HAL_RCC_GetSysClockFreq>
 800891e:	61f8      	str	r0, [r7, #28]
        break;
 8008920:	e009      	b.n	8008936 <UART_SetConfig+0x39e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8008922:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8008926:	61fb      	str	r3, [r7, #28]
        break;
 8008928:	e005      	b.n	8008936 <UART_SetConfig+0x39e>
      default:
        pclk = 0U;
 800892a:	2300      	movs	r3, #0
 800892c:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 800892e:	2301      	movs	r3, #1
 8008930:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 8008934:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8008936:	69fb      	ldr	r3, [r7, #28]
 8008938:	2b00      	cmp	r3, #0
 800893a:	d077      	beq.n	8008a2c <UART_SetConfig+0x494>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 800893c:	69fb      	ldr	r3, [r7, #28]
 800893e:	005a      	lsls	r2, r3, #1
 8008940:	68fb      	ldr	r3, [r7, #12]
 8008942:	685b      	ldr	r3, [r3, #4]
 8008944:	085b      	lsrs	r3, r3, #1
 8008946:	441a      	add	r2, r3
 8008948:	68fb      	ldr	r3, [r7, #12]
 800894a:	685b      	ldr	r3, [r3, #4]
 800894c:	fbb2 f3f3 	udiv	r3, r2, r3
 8008950:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8008952:	69bb      	ldr	r3, [r7, #24]
 8008954:	2b0f      	cmp	r3, #15
 8008956:	d916      	bls.n	8008986 <UART_SetConfig+0x3ee>
 8008958:	69bb      	ldr	r3, [r7, #24]
 800895a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800895e:	d212      	bcs.n	8008986 <UART_SetConfig+0x3ee>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8008960:	69bb      	ldr	r3, [r7, #24]
 8008962:	b29b      	uxth	r3, r3
 8008964:	f023 030f 	bic.w	r3, r3, #15
 8008968:	82fb      	strh	r3, [r7, #22]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800896a:	69bb      	ldr	r3, [r7, #24]
 800896c:	085b      	lsrs	r3, r3, #1
 800896e:	b29b      	uxth	r3, r3
 8008970:	f003 0307 	and.w	r3, r3, #7
 8008974:	b29a      	uxth	r2, r3
 8008976:	8afb      	ldrh	r3, [r7, #22]
 8008978:	4313      	orrs	r3, r2
 800897a:	82fb      	strh	r3, [r7, #22]
        huart->Instance->BRR = brrtemp;
 800897c:	68fb      	ldr	r3, [r7, #12]
 800897e:	681b      	ldr	r3, [r3, #0]
 8008980:	8afa      	ldrh	r2, [r7, #22]
 8008982:	60da      	str	r2, [r3, #12]
 8008984:	e052      	b.n	8008a2c <UART_SetConfig+0x494>
      }
      else
      {
        ret = HAL_ERROR;
 8008986:	2301      	movs	r3, #1
 8008988:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 800898c:	e04e      	b.n	8008a2c <UART_SetConfig+0x494>
      }
    }
  }
  else
  {
    switch (clocksource)
 800898e:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8008992:	2b08      	cmp	r3, #8
 8008994:	d827      	bhi.n	80089e6 <UART_SetConfig+0x44e>
 8008996:	a201      	add	r2, pc, #4	; (adr r2, 800899c <UART_SetConfig+0x404>)
 8008998:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800899c:	080089c1 	.word	0x080089c1
 80089a0:	080089c9 	.word	0x080089c9
 80089a4:	080089d1 	.word	0x080089d1
 80089a8:	080089e7 	.word	0x080089e7
 80089ac:	080089d7 	.word	0x080089d7
 80089b0:	080089e7 	.word	0x080089e7
 80089b4:	080089e7 	.word	0x080089e7
 80089b8:	080089e7 	.word	0x080089e7
 80089bc:	080089df 	.word	0x080089df
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80089c0:	f7fd f89c 	bl	8005afc <HAL_RCC_GetPCLK1Freq>
 80089c4:	61f8      	str	r0, [r7, #28]
        break;
 80089c6:	e014      	b.n	80089f2 <UART_SetConfig+0x45a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80089c8:	f7fd f8ae 	bl	8005b28 <HAL_RCC_GetPCLK2Freq>
 80089cc:	61f8      	str	r0, [r7, #28]
        break;
 80089ce:	e010      	b.n	80089f2 <UART_SetConfig+0x45a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80089d0:	4b1d      	ldr	r3, [pc, #116]	; (8008a48 <UART_SetConfig+0x4b0>)
 80089d2:	61fb      	str	r3, [r7, #28]
        break;
 80089d4:	e00d      	b.n	80089f2 <UART_SetConfig+0x45a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80089d6:	f7fc fff9 	bl	80059cc <HAL_RCC_GetSysClockFreq>
 80089da:	61f8      	str	r0, [r7, #28]
        break;
 80089dc:	e009      	b.n	80089f2 <UART_SetConfig+0x45a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80089de:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80089e2:	61fb      	str	r3, [r7, #28]
        break;
 80089e4:	e005      	b.n	80089f2 <UART_SetConfig+0x45a>
      default:
        pclk = 0U;
 80089e6:	2300      	movs	r3, #0
 80089e8:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 80089ea:	2301      	movs	r3, #1
 80089ec:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 80089f0:	bf00      	nop
    }

    if (pclk != 0U)
 80089f2:	69fb      	ldr	r3, [r7, #28]
 80089f4:	2b00      	cmp	r3, #0
 80089f6:	d019      	beq.n	8008a2c <UART_SetConfig+0x494>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 80089f8:	68fb      	ldr	r3, [r7, #12]
 80089fa:	685b      	ldr	r3, [r3, #4]
 80089fc:	085a      	lsrs	r2, r3, #1
 80089fe:	69fb      	ldr	r3, [r7, #28]
 8008a00:	441a      	add	r2, r3
 8008a02:	68fb      	ldr	r3, [r7, #12]
 8008a04:	685b      	ldr	r3, [r3, #4]
 8008a06:	fbb2 f3f3 	udiv	r3, r2, r3
 8008a0a:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8008a0c:	69bb      	ldr	r3, [r7, #24]
 8008a0e:	2b0f      	cmp	r3, #15
 8008a10:	d909      	bls.n	8008a26 <UART_SetConfig+0x48e>
 8008a12:	69bb      	ldr	r3, [r7, #24]
 8008a14:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8008a18:	d205      	bcs.n	8008a26 <UART_SetConfig+0x48e>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8008a1a:	69bb      	ldr	r3, [r7, #24]
 8008a1c:	b29a      	uxth	r2, r3
 8008a1e:	68fb      	ldr	r3, [r7, #12]
 8008a20:	681b      	ldr	r3, [r3, #0]
 8008a22:	60da      	str	r2, [r3, #12]
 8008a24:	e002      	b.n	8008a2c <UART_SetConfig+0x494>
      }
      else
      {
        ret = HAL_ERROR;
 8008a26:	2301      	movs	r3, #1
 8008a28:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8008a2c:	68fb      	ldr	r3, [r7, #12]
 8008a2e:	2200      	movs	r2, #0
 8008a30:	665a      	str	r2, [r3, #100]	; 0x64
  huart->TxISR = NULL;
 8008a32:	68fb      	ldr	r3, [r7, #12]
 8008a34:	2200      	movs	r2, #0
 8008a36:	669a      	str	r2, [r3, #104]	; 0x68

  return ret;
 8008a38:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
}
 8008a3c:	4618      	mov	r0, r3
 8008a3e:	3728      	adds	r7, #40	; 0x28
 8008a40:	46bd      	mov	sp, r7
 8008a42:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8008a46:	bf00      	nop
 8008a48:	00f42400 	.word	0x00f42400

08008a4c <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8008a4c:	b480      	push	{r7}
 8008a4e:	b083      	sub	sp, #12
 8008a50:	af00      	add	r7, sp, #0
 8008a52:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8008a54:	687b      	ldr	r3, [r7, #4]
 8008a56:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008a58:	f003 0301 	and.w	r3, r3, #1
 8008a5c:	2b00      	cmp	r3, #0
 8008a5e:	d00a      	beq.n	8008a76 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8008a60:	687b      	ldr	r3, [r7, #4]
 8008a62:	681b      	ldr	r3, [r3, #0]
 8008a64:	685b      	ldr	r3, [r3, #4]
 8008a66:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8008a6a:	687b      	ldr	r3, [r7, #4]
 8008a6c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8008a6e:	687b      	ldr	r3, [r7, #4]
 8008a70:	681b      	ldr	r3, [r3, #0]
 8008a72:	430a      	orrs	r2, r1
 8008a74:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8008a76:	687b      	ldr	r3, [r7, #4]
 8008a78:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008a7a:	f003 0302 	and.w	r3, r3, #2
 8008a7e:	2b00      	cmp	r3, #0
 8008a80:	d00a      	beq.n	8008a98 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8008a82:	687b      	ldr	r3, [r7, #4]
 8008a84:	681b      	ldr	r3, [r3, #0]
 8008a86:	685b      	ldr	r3, [r3, #4]
 8008a88:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8008a8c:	687b      	ldr	r3, [r7, #4]
 8008a8e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008a90:	687b      	ldr	r3, [r7, #4]
 8008a92:	681b      	ldr	r3, [r3, #0]
 8008a94:	430a      	orrs	r2, r1
 8008a96:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8008a98:	687b      	ldr	r3, [r7, #4]
 8008a9a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008a9c:	f003 0304 	and.w	r3, r3, #4
 8008aa0:	2b00      	cmp	r3, #0
 8008aa2:	d00a      	beq.n	8008aba <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8008aa4:	687b      	ldr	r3, [r7, #4]
 8008aa6:	681b      	ldr	r3, [r3, #0]
 8008aa8:	685b      	ldr	r3, [r3, #4]
 8008aaa:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8008aae:	687b      	ldr	r3, [r7, #4]
 8008ab0:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8008ab2:	687b      	ldr	r3, [r7, #4]
 8008ab4:	681b      	ldr	r3, [r3, #0]
 8008ab6:	430a      	orrs	r2, r1
 8008ab8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8008aba:	687b      	ldr	r3, [r7, #4]
 8008abc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008abe:	f003 0308 	and.w	r3, r3, #8
 8008ac2:	2b00      	cmp	r3, #0
 8008ac4:	d00a      	beq.n	8008adc <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8008ac6:	687b      	ldr	r3, [r7, #4]
 8008ac8:	681b      	ldr	r3, [r3, #0]
 8008aca:	685b      	ldr	r3, [r3, #4]
 8008acc:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8008ad0:	687b      	ldr	r3, [r7, #4]
 8008ad2:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8008ad4:	687b      	ldr	r3, [r7, #4]
 8008ad6:	681b      	ldr	r3, [r3, #0]
 8008ad8:	430a      	orrs	r2, r1
 8008ada:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8008adc:	687b      	ldr	r3, [r7, #4]
 8008ade:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008ae0:	f003 0310 	and.w	r3, r3, #16
 8008ae4:	2b00      	cmp	r3, #0
 8008ae6:	d00a      	beq.n	8008afe <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8008ae8:	687b      	ldr	r3, [r7, #4]
 8008aea:	681b      	ldr	r3, [r3, #0]
 8008aec:	689b      	ldr	r3, [r3, #8]
 8008aee:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8008af2:	687b      	ldr	r3, [r7, #4]
 8008af4:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8008af6:	687b      	ldr	r3, [r7, #4]
 8008af8:	681b      	ldr	r3, [r3, #0]
 8008afa:	430a      	orrs	r2, r1
 8008afc:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8008afe:	687b      	ldr	r3, [r7, #4]
 8008b00:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008b02:	f003 0320 	and.w	r3, r3, #32
 8008b06:	2b00      	cmp	r3, #0
 8008b08:	d00a      	beq.n	8008b20 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8008b0a:	687b      	ldr	r3, [r7, #4]
 8008b0c:	681b      	ldr	r3, [r3, #0]
 8008b0e:	689b      	ldr	r3, [r3, #8]
 8008b10:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8008b14:	687b      	ldr	r3, [r7, #4]
 8008b16:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8008b18:	687b      	ldr	r3, [r7, #4]
 8008b1a:	681b      	ldr	r3, [r3, #0]
 8008b1c:	430a      	orrs	r2, r1
 8008b1e:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8008b20:	687b      	ldr	r3, [r7, #4]
 8008b22:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008b24:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008b28:	2b00      	cmp	r3, #0
 8008b2a:	d01a      	beq.n	8008b62 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8008b2c:	687b      	ldr	r3, [r7, #4]
 8008b2e:	681b      	ldr	r3, [r3, #0]
 8008b30:	685b      	ldr	r3, [r3, #4]
 8008b32:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8008b36:	687b      	ldr	r3, [r7, #4]
 8008b38:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8008b3a:	687b      	ldr	r3, [r7, #4]
 8008b3c:	681b      	ldr	r3, [r3, #0]
 8008b3e:	430a      	orrs	r2, r1
 8008b40:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8008b42:	687b      	ldr	r3, [r7, #4]
 8008b44:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008b46:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8008b4a:	d10a      	bne.n	8008b62 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8008b4c:	687b      	ldr	r3, [r7, #4]
 8008b4e:	681b      	ldr	r3, [r3, #0]
 8008b50:	685b      	ldr	r3, [r3, #4]
 8008b52:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8008b56:	687b      	ldr	r3, [r7, #4]
 8008b58:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8008b5a:	687b      	ldr	r3, [r7, #4]
 8008b5c:	681b      	ldr	r3, [r3, #0]
 8008b5e:	430a      	orrs	r2, r1
 8008b60:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8008b62:	687b      	ldr	r3, [r7, #4]
 8008b64:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008b66:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008b6a:	2b00      	cmp	r3, #0
 8008b6c:	d00a      	beq.n	8008b84 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8008b6e:	687b      	ldr	r3, [r7, #4]
 8008b70:	681b      	ldr	r3, [r3, #0]
 8008b72:	685b      	ldr	r3, [r3, #4]
 8008b74:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8008b78:	687b      	ldr	r3, [r7, #4]
 8008b7a:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8008b7c:	687b      	ldr	r3, [r7, #4]
 8008b7e:	681b      	ldr	r3, [r3, #0]
 8008b80:	430a      	orrs	r2, r1
 8008b82:	605a      	str	r2, [r3, #4]
  }
}
 8008b84:	bf00      	nop
 8008b86:	370c      	adds	r7, #12
 8008b88:	46bd      	mov	sp, r7
 8008b8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b8e:	4770      	bx	lr

08008b90 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8008b90:	b580      	push	{r7, lr}
 8008b92:	b086      	sub	sp, #24
 8008b94:	af02      	add	r7, sp, #8
 8008b96:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008b98:	687b      	ldr	r3, [r7, #4]
 8008b9a:	2200      	movs	r2, #0
 8008b9c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8008ba0:	f7fb faf0 	bl	8004184 <HAL_GetTick>
 8008ba4:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8008ba6:	687b      	ldr	r3, [r7, #4]
 8008ba8:	681b      	ldr	r3, [r3, #0]
 8008baa:	681b      	ldr	r3, [r3, #0]
 8008bac:	f003 0308 	and.w	r3, r3, #8
 8008bb0:	2b08      	cmp	r3, #8
 8008bb2:	d10e      	bne.n	8008bd2 <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8008bb4:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8008bb8:	9300      	str	r3, [sp, #0]
 8008bba:	68fb      	ldr	r3, [r7, #12]
 8008bbc:	2200      	movs	r2, #0
 8008bbe:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8008bc2:	6878      	ldr	r0, [r7, #4]
 8008bc4:	f000 f82d 	bl	8008c22 <UART_WaitOnFlagUntilTimeout>
 8008bc8:	4603      	mov	r3, r0
 8008bca:	2b00      	cmp	r3, #0
 8008bcc:	d001      	beq.n	8008bd2 <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8008bce:	2303      	movs	r3, #3
 8008bd0:	e023      	b.n	8008c1a <UART_CheckIdleState+0x8a>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8008bd2:	687b      	ldr	r3, [r7, #4]
 8008bd4:	681b      	ldr	r3, [r3, #0]
 8008bd6:	681b      	ldr	r3, [r3, #0]
 8008bd8:	f003 0304 	and.w	r3, r3, #4
 8008bdc:	2b04      	cmp	r3, #4
 8008bde:	d10e      	bne.n	8008bfe <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8008be0:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8008be4:	9300      	str	r3, [sp, #0]
 8008be6:	68fb      	ldr	r3, [r7, #12]
 8008be8:	2200      	movs	r2, #0
 8008bea:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8008bee:	6878      	ldr	r0, [r7, #4]
 8008bf0:	f000 f817 	bl	8008c22 <UART_WaitOnFlagUntilTimeout>
 8008bf4:	4603      	mov	r3, r0
 8008bf6:	2b00      	cmp	r3, #0
 8008bf8:	d001      	beq.n	8008bfe <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8008bfa:	2303      	movs	r3, #3
 8008bfc:	e00d      	b.n	8008c1a <UART_CheckIdleState+0x8a>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8008bfe:	687b      	ldr	r3, [r7, #4]
 8008c00:	2220      	movs	r2, #32
 8008c02:	679a      	str	r2, [r3, #120]	; 0x78
  huart->RxState = HAL_UART_STATE_READY;
 8008c04:	687b      	ldr	r3, [r7, #4]
 8008c06:	2220      	movs	r2, #32
 8008c08:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008c0a:	687b      	ldr	r3, [r7, #4]
 8008c0c:	2200      	movs	r2, #0
 8008c0e:	661a      	str	r2, [r3, #96]	; 0x60

  __HAL_UNLOCK(huart);
 8008c10:	687b      	ldr	r3, [r7, #4]
 8008c12:	2200      	movs	r2, #0
 8008c14:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

  return HAL_OK;
 8008c18:	2300      	movs	r3, #0
}
 8008c1a:	4618      	mov	r0, r3
 8008c1c:	3710      	adds	r7, #16
 8008c1e:	46bd      	mov	sp, r7
 8008c20:	bd80      	pop	{r7, pc}

08008c22 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8008c22:	b580      	push	{r7, lr}
 8008c24:	b09c      	sub	sp, #112	; 0x70
 8008c26:	af00      	add	r7, sp, #0
 8008c28:	60f8      	str	r0, [r7, #12]
 8008c2a:	60b9      	str	r1, [r7, #8]
 8008c2c:	603b      	str	r3, [r7, #0]
 8008c2e:	4613      	mov	r3, r2
 8008c30:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8008c32:	e0a5      	b.n	8008d80 <UART_WaitOnFlagUntilTimeout+0x15e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8008c34:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8008c36:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8008c3a:	f000 80a1 	beq.w	8008d80 <UART_WaitOnFlagUntilTimeout+0x15e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8008c3e:	f7fb faa1 	bl	8004184 <HAL_GetTick>
 8008c42:	4602      	mov	r2, r0
 8008c44:	683b      	ldr	r3, [r7, #0]
 8008c46:	1ad3      	subs	r3, r2, r3
 8008c48:	6fba      	ldr	r2, [r7, #120]	; 0x78
 8008c4a:	429a      	cmp	r2, r3
 8008c4c:	d302      	bcc.n	8008c54 <UART_WaitOnFlagUntilTimeout+0x32>
 8008c4e:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8008c50:	2b00      	cmp	r3, #0
 8008c52:	d13e      	bne.n	8008cd2 <UART_WaitOnFlagUntilTimeout+0xb0>
           interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
                                                USART_CR1_TXEIE_TXFNFIE));
#else
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8008c54:	68fb      	ldr	r3, [r7, #12]
 8008c56:	681b      	ldr	r3, [r3, #0]
 8008c58:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008c5a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8008c5c:	e853 3f00 	ldrex	r3, [r3]
 8008c60:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 8008c62:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8008c64:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8008c68:	667b      	str	r3, [r7, #100]	; 0x64
 8008c6a:	68fb      	ldr	r3, [r7, #12]
 8008c6c:	681b      	ldr	r3, [r3, #0]
 8008c6e:	461a      	mov	r2, r3
 8008c70:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8008c72:	65fb      	str	r3, [r7, #92]	; 0x5c
 8008c74:	65ba      	str	r2, [r7, #88]	; 0x58
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008c76:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8008c78:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8008c7a:	e841 2300 	strex	r3, r2, [r1]
 8008c7e:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 8008c80:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8008c82:	2b00      	cmp	r3, #0
 8008c84:	d1e6      	bne.n	8008c54 <UART_WaitOnFlagUntilTimeout+0x32>
#endif /* USART_CR1_FIFOEN */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008c86:	68fb      	ldr	r3, [r7, #12]
 8008c88:	681b      	ldr	r3, [r3, #0]
 8008c8a:	3308      	adds	r3, #8
 8008c8c:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008c8e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008c90:	e853 3f00 	ldrex	r3, [r3]
 8008c94:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8008c96:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008c98:	f023 0301 	bic.w	r3, r3, #1
 8008c9c:	663b      	str	r3, [r7, #96]	; 0x60
 8008c9e:	68fb      	ldr	r3, [r7, #12]
 8008ca0:	681b      	ldr	r3, [r3, #0]
 8008ca2:	3308      	adds	r3, #8
 8008ca4:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8008ca6:	64ba      	str	r2, [r7, #72]	; 0x48
 8008ca8:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008caa:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8008cac:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8008cae:	e841 2300 	strex	r3, r2, [r1]
 8008cb2:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 8008cb4:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8008cb6:	2b00      	cmp	r3, #0
 8008cb8:	d1e5      	bne.n	8008c86 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 8008cba:	68fb      	ldr	r3, [r7, #12]
 8008cbc:	2220      	movs	r2, #32
 8008cbe:	679a      	str	r2, [r3, #120]	; 0x78
        huart->RxState = HAL_UART_STATE_READY;
 8008cc0:	68fb      	ldr	r3, [r7, #12]
 8008cc2:	2220      	movs	r2, #32
 8008cc4:	67da      	str	r2, [r3, #124]	; 0x7c

        __HAL_UNLOCK(huart);
 8008cc6:	68fb      	ldr	r3, [r7, #12]
 8008cc8:	2200      	movs	r2, #0
 8008cca:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

        return HAL_TIMEOUT;
 8008cce:	2303      	movs	r3, #3
 8008cd0:	e067      	b.n	8008da2 <UART_WaitOnFlagUntilTimeout+0x180>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8008cd2:	68fb      	ldr	r3, [r7, #12]
 8008cd4:	681b      	ldr	r3, [r3, #0]
 8008cd6:	681b      	ldr	r3, [r3, #0]
 8008cd8:	f003 0304 	and.w	r3, r3, #4
 8008cdc:	2b00      	cmp	r3, #0
 8008cde:	d04f      	beq.n	8008d80 <UART_WaitOnFlagUntilTimeout+0x15e>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8008ce0:	68fb      	ldr	r3, [r7, #12]
 8008ce2:	681b      	ldr	r3, [r3, #0]
 8008ce4:	69db      	ldr	r3, [r3, #28]
 8008ce6:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8008cea:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8008cee:	d147      	bne.n	8008d80 <UART_WaitOnFlagUntilTimeout+0x15e>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8008cf0:	68fb      	ldr	r3, [r7, #12]
 8008cf2:	681b      	ldr	r3, [r3, #0]
 8008cf4:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8008cf8:	621a      	str	r2, [r3, #32]
             interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
                                                  USART_CR1_TXEIE_TXFNFIE));
#else
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8008cfa:	68fb      	ldr	r3, [r7, #12]
 8008cfc:	681b      	ldr	r3, [r3, #0]
 8008cfe:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008d00:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008d02:	e853 3f00 	ldrex	r3, [r3]
 8008d06:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8008d08:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008d0a:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8008d0e:	66fb      	str	r3, [r7, #108]	; 0x6c
 8008d10:	68fb      	ldr	r3, [r7, #12]
 8008d12:	681b      	ldr	r3, [r3, #0]
 8008d14:	461a      	mov	r2, r3
 8008d16:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008d18:	637b      	str	r3, [r7, #52]	; 0x34
 8008d1a:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008d1c:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8008d1e:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8008d20:	e841 2300 	strex	r3, r2, [r1]
 8008d24:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8008d26:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008d28:	2b00      	cmp	r3, #0
 8008d2a:	d1e6      	bne.n	8008cfa <UART_WaitOnFlagUntilTimeout+0xd8>
#endif /* USART_CR1_FIFOEN */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008d2c:	68fb      	ldr	r3, [r7, #12]
 8008d2e:	681b      	ldr	r3, [r3, #0]
 8008d30:	3308      	adds	r3, #8
 8008d32:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008d34:	697b      	ldr	r3, [r7, #20]
 8008d36:	e853 3f00 	ldrex	r3, [r3]
 8008d3a:	613b      	str	r3, [r7, #16]
   return(result);
 8008d3c:	693b      	ldr	r3, [r7, #16]
 8008d3e:	f023 0301 	bic.w	r3, r3, #1
 8008d42:	66bb      	str	r3, [r7, #104]	; 0x68
 8008d44:	68fb      	ldr	r3, [r7, #12]
 8008d46:	681b      	ldr	r3, [r3, #0]
 8008d48:	3308      	adds	r3, #8
 8008d4a:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8008d4c:	623a      	str	r2, [r7, #32]
 8008d4e:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008d50:	69f9      	ldr	r1, [r7, #28]
 8008d52:	6a3a      	ldr	r2, [r7, #32]
 8008d54:	e841 2300 	strex	r3, r2, [r1]
 8008d58:	61bb      	str	r3, [r7, #24]
   return(result);
 8008d5a:	69bb      	ldr	r3, [r7, #24]
 8008d5c:	2b00      	cmp	r3, #0
 8008d5e:	d1e5      	bne.n	8008d2c <UART_WaitOnFlagUntilTimeout+0x10a>

          huart->gState = HAL_UART_STATE_READY;
 8008d60:	68fb      	ldr	r3, [r7, #12]
 8008d62:	2220      	movs	r2, #32
 8008d64:	679a      	str	r2, [r3, #120]	; 0x78
          huart->RxState = HAL_UART_STATE_READY;
 8008d66:	68fb      	ldr	r3, [r7, #12]
 8008d68:	2220      	movs	r2, #32
 8008d6a:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8008d6c:	68fb      	ldr	r3, [r7, #12]
 8008d6e:	2220      	movs	r2, #32
 8008d70:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8008d74:	68fb      	ldr	r3, [r7, #12]
 8008d76:	2200      	movs	r2, #0
 8008d78:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

          return HAL_TIMEOUT;
 8008d7c:	2303      	movs	r3, #3
 8008d7e:	e010      	b.n	8008da2 <UART_WaitOnFlagUntilTimeout+0x180>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8008d80:	68fb      	ldr	r3, [r7, #12]
 8008d82:	681b      	ldr	r3, [r3, #0]
 8008d84:	69da      	ldr	r2, [r3, #28]
 8008d86:	68bb      	ldr	r3, [r7, #8]
 8008d88:	4013      	ands	r3, r2
 8008d8a:	68ba      	ldr	r2, [r7, #8]
 8008d8c:	429a      	cmp	r2, r3
 8008d8e:	bf0c      	ite	eq
 8008d90:	2301      	moveq	r3, #1
 8008d92:	2300      	movne	r3, #0
 8008d94:	b2db      	uxtb	r3, r3
 8008d96:	461a      	mov	r2, r3
 8008d98:	79fb      	ldrb	r3, [r7, #7]
 8008d9a:	429a      	cmp	r2, r3
 8008d9c:	f43f af4a 	beq.w	8008c34 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8008da0:	2300      	movs	r3, #0
}
 8008da2:	4618      	mov	r0, r3
 8008da4:	3770      	adds	r7, #112	; 0x70
 8008da6:	46bd      	mov	sp, r7
 8008da8:	bd80      	pop	{r7, pc}
	...

08008dac <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8008dac:	b480      	push	{r7}
 8008dae:	b097      	sub	sp, #92	; 0x5c
 8008db0:	af00      	add	r7, sp, #0
 8008db2:	60f8      	str	r0, [r7, #12]
 8008db4:	60b9      	str	r1, [r7, #8]
 8008db6:	4613      	mov	r3, r2
 8008db8:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 8008dba:	68fb      	ldr	r3, [r7, #12]
 8008dbc:	68ba      	ldr	r2, [r7, #8]
 8008dbe:	655a      	str	r2, [r3, #84]	; 0x54
  huart->RxXferSize  = Size;
 8008dc0:	68fb      	ldr	r3, [r7, #12]
 8008dc2:	88fa      	ldrh	r2, [r7, #6]
 8008dc4:	f8a3 2058 	strh.w	r2, [r3, #88]	; 0x58
  huart->RxXferCount = Size;
 8008dc8:	68fb      	ldr	r3, [r7, #12]
 8008dca:	88fa      	ldrh	r2, [r7, #6]
 8008dcc:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
  huart->RxISR       = NULL;
 8008dd0:	68fb      	ldr	r3, [r7, #12]
 8008dd2:	2200      	movs	r2, #0
 8008dd4:	665a      	str	r2, [r3, #100]	; 0x64

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 8008dd6:	68fb      	ldr	r3, [r7, #12]
 8008dd8:	689b      	ldr	r3, [r3, #8]
 8008dda:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008dde:	d10e      	bne.n	8008dfe <UART_Start_Receive_IT+0x52>
 8008de0:	68fb      	ldr	r3, [r7, #12]
 8008de2:	691b      	ldr	r3, [r3, #16]
 8008de4:	2b00      	cmp	r3, #0
 8008de6:	d105      	bne.n	8008df4 <UART_Start_Receive_IT+0x48>
 8008de8:	68fb      	ldr	r3, [r7, #12]
 8008dea:	f240 12ff 	movw	r2, #511	; 0x1ff
 8008dee:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8008df2:	e02d      	b.n	8008e50 <UART_Start_Receive_IT+0xa4>
 8008df4:	68fb      	ldr	r3, [r7, #12]
 8008df6:	22ff      	movs	r2, #255	; 0xff
 8008df8:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8008dfc:	e028      	b.n	8008e50 <UART_Start_Receive_IT+0xa4>
 8008dfe:	68fb      	ldr	r3, [r7, #12]
 8008e00:	689b      	ldr	r3, [r3, #8]
 8008e02:	2b00      	cmp	r3, #0
 8008e04:	d10d      	bne.n	8008e22 <UART_Start_Receive_IT+0x76>
 8008e06:	68fb      	ldr	r3, [r7, #12]
 8008e08:	691b      	ldr	r3, [r3, #16]
 8008e0a:	2b00      	cmp	r3, #0
 8008e0c:	d104      	bne.n	8008e18 <UART_Start_Receive_IT+0x6c>
 8008e0e:	68fb      	ldr	r3, [r7, #12]
 8008e10:	22ff      	movs	r2, #255	; 0xff
 8008e12:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8008e16:	e01b      	b.n	8008e50 <UART_Start_Receive_IT+0xa4>
 8008e18:	68fb      	ldr	r3, [r7, #12]
 8008e1a:	227f      	movs	r2, #127	; 0x7f
 8008e1c:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8008e20:	e016      	b.n	8008e50 <UART_Start_Receive_IT+0xa4>
 8008e22:	68fb      	ldr	r3, [r7, #12]
 8008e24:	689b      	ldr	r3, [r3, #8]
 8008e26:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8008e2a:	d10d      	bne.n	8008e48 <UART_Start_Receive_IT+0x9c>
 8008e2c:	68fb      	ldr	r3, [r7, #12]
 8008e2e:	691b      	ldr	r3, [r3, #16]
 8008e30:	2b00      	cmp	r3, #0
 8008e32:	d104      	bne.n	8008e3e <UART_Start_Receive_IT+0x92>
 8008e34:	68fb      	ldr	r3, [r7, #12]
 8008e36:	227f      	movs	r2, #127	; 0x7f
 8008e38:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8008e3c:	e008      	b.n	8008e50 <UART_Start_Receive_IT+0xa4>
 8008e3e:	68fb      	ldr	r3, [r7, #12]
 8008e40:	223f      	movs	r2, #63	; 0x3f
 8008e42:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8008e46:	e003      	b.n	8008e50 <UART_Start_Receive_IT+0xa4>
 8008e48:	68fb      	ldr	r3, [r7, #12]
 8008e4a:	2200      	movs	r2, #0
 8008e4c:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008e50:	68fb      	ldr	r3, [r7, #12]
 8008e52:	2200      	movs	r2, #0
 8008e54:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8008e58:	68fb      	ldr	r3, [r7, #12]
 8008e5a:	2222      	movs	r2, #34	; 0x22
 8008e5c:	67da      	str	r2, [r3, #124]	; 0x7c

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008e5e:	68fb      	ldr	r3, [r7, #12]
 8008e60:	681b      	ldr	r3, [r3, #0]
 8008e62:	3308      	adds	r3, #8
 8008e64:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008e66:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008e68:	e853 3f00 	ldrex	r3, [r3]
 8008e6c:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8008e6e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008e70:	f043 0301 	orr.w	r3, r3, #1
 8008e74:	657b      	str	r3, [r7, #84]	; 0x54
 8008e76:	68fb      	ldr	r3, [r7, #12]
 8008e78:	681b      	ldr	r3, [r3, #0]
 8008e7a:	3308      	adds	r3, #8
 8008e7c:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8008e7e:	64ba      	str	r2, [r7, #72]	; 0x48
 8008e80:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008e82:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8008e84:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8008e86:	e841 2300 	strex	r3, r2, [r1]
 8008e8a:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 8008e8c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8008e8e:	2b00      	cmp	r3, #0
 8008e90:	d1e5      	bne.n	8008e5e <UART_Start_Receive_IT+0xb2>
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
    }
  }
#else
  /* Set the Rx ISR function pointer according to the data word length */
  if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8008e92:	68fb      	ldr	r3, [r7, #12]
 8008e94:	689b      	ldr	r3, [r3, #8]
 8008e96:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008e9a:	d107      	bne.n	8008eac <UART_Start_Receive_IT+0x100>
 8008e9c:	68fb      	ldr	r3, [r7, #12]
 8008e9e:	691b      	ldr	r3, [r3, #16]
 8008ea0:	2b00      	cmp	r3, #0
 8008ea2:	d103      	bne.n	8008eac <UART_Start_Receive_IT+0x100>
  {
    huart->RxISR = UART_RxISR_16BIT;
 8008ea4:	68fb      	ldr	r3, [r7, #12]
 8008ea6:	4a24      	ldr	r2, [pc, #144]	; (8008f38 <UART_Start_Receive_IT+0x18c>)
 8008ea8:	665a      	str	r2, [r3, #100]	; 0x64
 8008eaa:	e002      	b.n	8008eb2 <UART_Start_Receive_IT+0x106>
  }
  else
  {
    huart->RxISR = UART_RxISR_8BIT;
 8008eac:	68fb      	ldr	r3, [r7, #12]
 8008eae:	4a23      	ldr	r2, [pc, #140]	; (8008f3c <UART_Start_Receive_IT+0x190>)
 8008eb0:	665a      	str	r2, [r3, #100]	; 0x64
  }

  __HAL_UNLOCK(huart);
 8008eb2:	68fb      	ldr	r3, [r7, #12]
 8008eb4:	2200      	movs	r2, #0
 8008eb6:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

  /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 8008eba:	68fb      	ldr	r3, [r7, #12]
 8008ebc:	691b      	ldr	r3, [r3, #16]
 8008ebe:	2b00      	cmp	r3, #0
 8008ec0:	d019      	beq.n	8008ef6 <UART_Start_Receive_IT+0x14a>
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE);
 8008ec2:	68fb      	ldr	r3, [r7, #12]
 8008ec4:	681b      	ldr	r3, [r3, #0]
 8008ec6:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008ec8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008eca:	e853 3f00 	ldrex	r3, [r3]
 8008ece:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8008ed0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008ed2:	f443 7390 	orr.w	r3, r3, #288	; 0x120
 8008ed6:	64fb      	str	r3, [r7, #76]	; 0x4c
 8008ed8:	68fb      	ldr	r3, [r7, #12]
 8008eda:	681b      	ldr	r3, [r3, #0]
 8008edc:	461a      	mov	r2, r3
 8008ede:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8008ee0:	637b      	str	r3, [r7, #52]	; 0x34
 8008ee2:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008ee4:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8008ee6:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8008ee8:	e841 2300 	strex	r3, r2, [r1]
 8008eec:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8008eee:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008ef0:	2b00      	cmp	r3, #0
 8008ef2:	d1e6      	bne.n	8008ec2 <UART_Start_Receive_IT+0x116>
 8008ef4:	e018      	b.n	8008f28 <UART_Start_Receive_IT+0x17c>
  }
  else
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE);
 8008ef6:	68fb      	ldr	r3, [r7, #12]
 8008ef8:	681b      	ldr	r3, [r3, #0]
 8008efa:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008efc:	697b      	ldr	r3, [r7, #20]
 8008efe:	e853 3f00 	ldrex	r3, [r3]
 8008f02:	613b      	str	r3, [r7, #16]
   return(result);
 8008f04:	693b      	ldr	r3, [r7, #16]
 8008f06:	f043 0320 	orr.w	r3, r3, #32
 8008f0a:	653b      	str	r3, [r7, #80]	; 0x50
 8008f0c:	68fb      	ldr	r3, [r7, #12]
 8008f0e:	681b      	ldr	r3, [r3, #0]
 8008f10:	461a      	mov	r2, r3
 8008f12:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8008f14:	623b      	str	r3, [r7, #32]
 8008f16:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008f18:	69f9      	ldr	r1, [r7, #28]
 8008f1a:	6a3a      	ldr	r2, [r7, #32]
 8008f1c:	e841 2300 	strex	r3, r2, [r1]
 8008f20:	61bb      	str	r3, [r7, #24]
   return(result);
 8008f22:	69bb      	ldr	r3, [r7, #24]
 8008f24:	2b00      	cmp	r3, #0
 8008f26:	d1e6      	bne.n	8008ef6 <UART_Start_Receive_IT+0x14a>
  }
#endif /* USART_CR1_FIFOEN */
  return HAL_OK;
 8008f28:	2300      	movs	r3, #0
}
 8008f2a:	4618      	mov	r0, r3
 8008f2c:	375c      	adds	r7, #92	; 0x5c
 8008f2e:	46bd      	mov	sp, r7
 8008f30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f34:	4770      	bx	lr
 8008f36:	bf00      	nop
 8008f38:	0800935f 	.word	0x0800935f
 8008f3c:	080091ff 	.word	0x080091ff

08008f40 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8008f40:	b480      	push	{r7}
 8008f42:	b095      	sub	sp, #84	; 0x54
 8008f44:	af00      	add	r7, sp, #0
 8008f46:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8008f48:	687b      	ldr	r3, [r7, #4]
 8008f4a:	681b      	ldr	r3, [r3, #0]
 8008f4c:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008f4e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008f50:	e853 3f00 	ldrex	r3, [r3]
 8008f54:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8008f56:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008f58:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8008f5c:	64fb      	str	r3, [r7, #76]	; 0x4c
 8008f5e:	687b      	ldr	r3, [r7, #4]
 8008f60:	681b      	ldr	r3, [r3, #0]
 8008f62:	461a      	mov	r2, r3
 8008f64:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8008f66:	643b      	str	r3, [r7, #64]	; 0x40
 8008f68:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008f6a:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8008f6c:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8008f6e:	e841 2300 	strex	r3, r2, [r1]
 8008f72:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8008f74:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008f76:	2b00      	cmp	r3, #0
 8008f78:	d1e6      	bne.n	8008f48 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008f7a:	687b      	ldr	r3, [r7, #4]
 8008f7c:	681b      	ldr	r3, [r3, #0]
 8008f7e:	3308      	adds	r3, #8
 8008f80:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008f82:	6a3b      	ldr	r3, [r7, #32]
 8008f84:	e853 3f00 	ldrex	r3, [r3]
 8008f88:	61fb      	str	r3, [r7, #28]
   return(result);
 8008f8a:	69fb      	ldr	r3, [r7, #28]
 8008f8c:	f023 0301 	bic.w	r3, r3, #1
 8008f90:	64bb      	str	r3, [r7, #72]	; 0x48
 8008f92:	687b      	ldr	r3, [r7, #4]
 8008f94:	681b      	ldr	r3, [r3, #0]
 8008f96:	3308      	adds	r3, #8
 8008f98:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8008f9a:	62fa      	str	r2, [r7, #44]	; 0x2c
 8008f9c:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008f9e:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8008fa0:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8008fa2:	e841 2300 	strex	r3, r2, [r1]
 8008fa6:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8008fa8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008faa:	2b00      	cmp	r3, #0
 8008fac:	d1e5      	bne.n	8008f7a <UART_EndRxTransfer+0x3a>
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008fae:	687b      	ldr	r3, [r7, #4]
 8008fb0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8008fb2:	2b01      	cmp	r3, #1
 8008fb4:	d118      	bne.n	8008fe8 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008fb6:	687b      	ldr	r3, [r7, #4]
 8008fb8:	681b      	ldr	r3, [r3, #0]
 8008fba:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008fbc:	68fb      	ldr	r3, [r7, #12]
 8008fbe:	e853 3f00 	ldrex	r3, [r3]
 8008fc2:	60bb      	str	r3, [r7, #8]
   return(result);
 8008fc4:	68bb      	ldr	r3, [r7, #8]
 8008fc6:	f023 0310 	bic.w	r3, r3, #16
 8008fca:	647b      	str	r3, [r7, #68]	; 0x44
 8008fcc:	687b      	ldr	r3, [r7, #4]
 8008fce:	681b      	ldr	r3, [r3, #0]
 8008fd0:	461a      	mov	r2, r3
 8008fd2:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8008fd4:	61bb      	str	r3, [r7, #24]
 8008fd6:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008fd8:	6979      	ldr	r1, [r7, #20]
 8008fda:	69ba      	ldr	r2, [r7, #24]
 8008fdc:	e841 2300 	strex	r3, r2, [r1]
 8008fe0:	613b      	str	r3, [r7, #16]
   return(result);
 8008fe2:	693b      	ldr	r3, [r7, #16]
 8008fe4:	2b00      	cmp	r3, #0
 8008fe6:	d1e6      	bne.n	8008fb6 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8008fe8:	687b      	ldr	r3, [r7, #4]
 8008fea:	2220      	movs	r2, #32
 8008fec:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008fee:	687b      	ldr	r3, [r7, #4]
 8008ff0:	2200      	movs	r2, #0
 8008ff2:	661a      	str	r2, [r3, #96]	; 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8008ff4:	687b      	ldr	r3, [r7, #4]
 8008ff6:	2200      	movs	r2, #0
 8008ff8:	665a      	str	r2, [r3, #100]	; 0x64
}
 8008ffa:	bf00      	nop
 8008ffc:	3754      	adds	r7, #84	; 0x54
 8008ffe:	46bd      	mov	sp, r7
 8009000:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009004:	4770      	bx	lr

08009006 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8009006:	b580      	push	{r7, lr}
 8009008:	b084      	sub	sp, #16
 800900a:	af00      	add	r7, sp, #0
 800900c:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800900e:	687b      	ldr	r3, [r7, #4]
 8009010:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009012:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8009014:	68fb      	ldr	r3, [r7, #12]
 8009016:	2200      	movs	r2, #0
 8009018:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
  huart->TxXferCount = 0U;
 800901c:	68fb      	ldr	r3, [r7, #12]
 800901e:	2200      	movs	r2, #0
 8009020:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8009024:	68f8      	ldr	r0, [r7, #12]
 8009026:	f7ff faa1 	bl	800856c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800902a:	bf00      	nop
 800902c:	3710      	adds	r7, #16
 800902e:	46bd      	mov	sp, r7
 8009030:	bd80      	pop	{r7, pc}

08009032 <UART_TxISR_8BIT>:
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param huart UART handle.
  * @retval None
  */
static void UART_TxISR_8BIT(UART_HandleTypeDef *huart)
{
 8009032:	b480      	push	{r7}
 8009034:	b08f      	sub	sp, #60	; 0x3c
 8009036:	af00      	add	r7, sp, #0
 8009038:	6078      	str	r0, [r7, #4]
  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800903a:	687b      	ldr	r3, [r7, #4]
 800903c:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800903e:	2b21      	cmp	r3, #33	; 0x21
 8009040:	d14d      	bne.n	80090de <UART_TxISR_8BIT+0xac>
  {
    if (huart->TxXferCount == 0U)
 8009042:	687b      	ldr	r3, [r7, #4]
 8009044:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8009048:	b29b      	uxth	r3, r3
 800904a:	2b00      	cmp	r3, #0
 800904c:	d132      	bne.n	80090b4 <UART_TxISR_8BIT+0x82>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE_TXFNFIE);
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE);
 800904e:	687b      	ldr	r3, [r7, #4]
 8009050:	681b      	ldr	r3, [r3, #0]
 8009052:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009054:	6a3b      	ldr	r3, [r7, #32]
 8009056:	e853 3f00 	ldrex	r3, [r3]
 800905a:	61fb      	str	r3, [r7, #28]
   return(result);
 800905c:	69fb      	ldr	r3, [r7, #28]
 800905e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8009062:	637b      	str	r3, [r7, #52]	; 0x34
 8009064:	687b      	ldr	r3, [r7, #4]
 8009066:	681b      	ldr	r3, [r3, #0]
 8009068:	461a      	mov	r2, r3
 800906a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800906c:	62fb      	str	r3, [r7, #44]	; 0x2c
 800906e:	62ba      	str	r2, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009070:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8009072:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8009074:	e841 2300 	strex	r3, r2, [r1]
 8009078:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800907a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800907c:	2b00      	cmp	r3, #0
 800907e:	d1e6      	bne.n	800904e <UART_TxISR_8BIT+0x1c>
#endif /* USART_CR1_FIFOEN */

      /* Enable the UART Transmit Complete Interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8009080:	687b      	ldr	r3, [r7, #4]
 8009082:	681b      	ldr	r3, [r3, #0]
 8009084:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009086:	68fb      	ldr	r3, [r7, #12]
 8009088:	e853 3f00 	ldrex	r3, [r3]
 800908c:	60bb      	str	r3, [r7, #8]
   return(result);
 800908e:	68bb      	ldr	r3, [r7, #8]
 8009090:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009094:	633b      	str	r3, [r7, #48]	; 0x30
 8009096:	687b      	ldr	r3, [r7, #4]
 8009098:	681b      	ldr	r3, [r3, #0]
 800909a:	461a      	mov	r2, r3
 800909c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800909e:	61bb      	str	r3, [r7, #24]
 80090a0:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80090a2:	6979      	ldr	r1, [r7, #20]
 80090a4:	69ba      	ldr	r2, [r7, #24]
 80090a6:	e841 2300 	strex	r3, r2, [r1]
 80090aa:	613b      	str	r3, [r7, #16]
   return(result);
 80090ac:	693b      	ldr	r3, [r7, #16]
 80090ae:	2b00      	cmp	r3, #0
 80090b0:	d1e6      	bne.n	8009080 <UART_TxISR_8BIT+0x4e>
      huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr & (uint8_t)0xFF);
      huart->pTxBuffPtr++;
      huart->TxXferCount--;
    }
  }
}
 80090b2:	e014      	b.n	80090de <UART_TxISR_8BIT+0xac>
      huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr & (uint8_t)0xFF);
 80090b4:	687b      	ldr	r3, [r7, #4]
 80090b6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80090b8:	781a      	ldrb	r2, [r3, #0]
 80090ba:	687b      	ldr	r3, [r7, #4]
 80090bc:	681b      	ldr	r3, [r3, #0]
 80090be:	b292      	uxth	r2, r2
 80090c0:	851a      	strh	r2, [r3, #40]	; 0x28
      huart->pTxBuffPtr++;
 80090c2:	687b      	ldr	r3, [r7, #4]
 80090c4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80090c6:	1c5a      	adds	r2, r3, #1
 80090c8:	687b      	ldr	r3, [r7, #4]
 80090ca:	64da      	str	r2, [r3, #76]	; 0x4c
      huart->TxXferCount--;
 80090cc:	687b      	ldr	r3, [r7, #4]
 80090ce:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 80090d2:	b29b      	uxth	r3, r3
 80090d4:	3b01      	subs	r3, #1
 80090d6:	b29a      	uxth	r2, r3
 80090d8:	687b      	ldr	r3, [r7, #4]
 80090da:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
}
 80090de:	bf00      	nop
 80090e0:	373c      	adds	r7, #60	; 0x3c
 80090e2:	46bd      	mov	sp, r7
 80090e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80090e8:	4770      	bx	lr

080090ea <UART_TxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param huart UART handle.
  * @retval None
  */
static void UART_TxISR_16BIT(UART_HandleTypeDef *huart)
{
 80090ea:	b480      	push	{r7}
 80090ec:	b091      	sub	sp, #68	; 0x44
 80090ee:	af00      	add	r7, sp, #0
 80090f0:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 80090f2:	687b      	ldr	r3, [r7, #4]
 80090f4:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80090f6:	2b21      	cmp	r3, #33	; 0x21
 80090f8:	d151      	bne.n	800919e <UART_TxISR_16BIT+0xb4>
  {
    if (huart->TxXferCount == 0U)
 80090fa:	687b      	ldr	r3, [r7, #4]
 80090fc:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8009100:	b29b      	uxth	r3, r3
 8009102:	2b00      	cmp	r3, #0
 8009104:	d132      	bne.n	800916c <UART_TxISR_16BIT+0x82>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE_TXFNFIE);
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE);
 8009106:	687b      	ldr	r3, [r7, #4]
 8009108:	681b      	ldr	r3, [r3, #0]
 800910a:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800910c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800910e:	e853 3f00 	ldrex	r3, [r3]
 8009112:	623b      	str	r3, [r7, #32]
   return(result);
 8009114:	6a3b      	ldr	r3, [r7, #32]
 8009116:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800911a:	63bb      	str	r3, [r7, #56]	; 0x38
 800911c:	687b      	ldr	r3, [r7, #4]
 800911e:	681b      	ldr	r3, [r3, #0]
 8009120:	461a      	mov	r2, r3
 8009122:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009124:	633b      	str	r3, [r7, #48]	; 0x30
 8009126:	62fa      	str	r2, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009128:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800912a:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800912c:	e841 2300 	strex	r3, r2, [r1]
 8009130:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8009132:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009134:	2b00      	cmp	r3, #0
 8009136:	d1e6      	bne.n	8009106 <UART_TxISR_16BIT+0x1c>
#endif /* USART_CR1_FIFOEN */

      /* Enable the UART Transmit Complete Interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8009138:	687b      	ldr	r3, [r7, #4]
 800913a:	681b      	ldr	r3, [r3, #0]
 800913c:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800913e:	693b      	ldr	r3, [r7, #16]
 8009140:	e853 3f00 	ldrex	r3, [r3]
 8009144:	60fb      	str	r3, [r7, #12]
   return(result);
 8009146:	68fb      	ldr	r3, [r7, #12]
 8009148:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800914c:	637b      	str	r3, [r7, #52]	; 0x34
 800914e:	687b      	ldr	r3, [r7, #4]
 8009150:	681b      	ldr	r3, [r3, #0]
 8009152:	461a      	mov	r2, r3
 8009154:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8009156:	61fb      	str	r3, [r7, #28]
 8009158:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800915a:	69b9      	ldr	r1, [r7, #24]
 800915c:	69fa      	ldr	r2, [r7, #28]
 800915e:	e841 2300 	strex	r3, r2, [r1]
 8009162:	617b      	str	r3, [r7, #20]
   return(result);
 8009164:	697b      	ldr	r3, [r7, #20]
 8009166:	2b00      	cmp	r3, #0
 8009168:	d1e6      	bne.n	8009138 <UART_TxISR_16BIT+0x4e>
      huart->Instance->TDR = (((uint32_t)(*tmp)) & 0x01FFUL);
      huart->pTxBuffPtr += 2U;
      huart->TxXferCount--;
    }
  }
}
 800916a:	e018      	b.n	800919e <UART_TxISR_16BIT+0xb4>
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 800916c:	687b      	ldr	r3, [r7, #4]
 800916e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8009170:	63fb      	str	r3, [r7, #60]	; 0x3c
      huart->Instance->TDR = (((uint32_t)(*tmp)) & 0x01FFUL);
 8009172:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8009174:	881a      	ldrh	r2, [r3, #0]
 8009176:	687b      	ldr	r3, [r7, #4]
 8009178:	681b      	ldr	r3, [r3, #0]
 800917a:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800917e:	b292      	uxth	r2, r2
 8009180:	851a      	strh	r2, [r3, #40]	; 0x28
      huart->pTxBuffPtr += 2U;
 8009182:	687b      	ldr	r3, [r7, #4]
 8009184:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8009186:	1c9a      	adds	r2, r3, #2
 8009188:	687b      	ldr	r3, [r7, #4]
 800918a:	64da      	str	r2, [r3, #76]	; 0x4c
      huart->TxXferCount--;
 800918c:	687b      	ldr	r3, [r7, #4]
 800918e:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8009192:	b29b      	uxth	r3, r3
 8009194:	3b01      	subs	r3, #1
 8009196:	b29a      	uxth	r2, r3
 8009198:	687b      	ldr	r3, [r7, #4]
 800919a:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
}
 800919e:	bf00      	nop
 80091a0:	3744      	adds	r7, #68	; 0x44
 80091a2:	46bd      	mov	sp, r7
 80091a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80091a8:	4770      	bx	lr

080091aa <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80091aa:	b580      	push	{r7, lr}
 80091ac:	b088      	sub	sp, #32
 80091ae:	af00      	add	r7, sp, #0
 80091b0:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 80091b2:	687b      	ldr	r3, [r7, #4]
 80091b4:	681b      	ldr	r3, [r3, #0]
 80091b6:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80091b8:	68fb      	ldr	r3, [r7, #12]
 80091ba:	e853 3f00 	ldrex	r3, [r3]
 80091be:	60bb      	str	r3, [r7, #8]
   return(result);
 80091c0:	68bb      	ldr	r3, [r7, #8]
 80091c2:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80091c6:	61fb      	str	r3, [r7, #28]
 80091c8:	687b      	ldr	r3, [r7, #4]
 80091ca:	681b      	ldr	r3, [r3, #0]
 80091cc:	461a      	mov	r2, r3
 80091ce:	69fb      	ldr	r3, [r7, #28]
 80091d0:	61bb      	str	r3, [r7, #24]
 80091d2:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80091d4:	6979      	ldr	r1, [r7, #20]
 80091d6:	69ba      	ldr	r2, [r7, #24]
 80091d8:	e841 2300 	strex	r3, r2, [r1]
 80091dc:	613b      	str	r3, [r7, #16]
   return(result);
 80091de:	693b      	ldr	r3, [r7, #16]
 80091e0:	2b00      	cmp	r3, #0
 80091e2:	d1e6      	bne.n	80091b2 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80091e4:	687b      	ldr	r3, [r7, #4]
 80091e6:	2220      	movs	r2, #32
 80091e8:	679a      	str	r2, [r3, #120]	; 0x78

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 80091ea:	687b      	ldr	r3, [r7, #4]
 80091ec:	2200      	movs	r2, #0
 80091ee:	669a      	str	r2, [r3, #104]	; 0x68
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80091f0:	6878      	ldr	r0, [r7, #4]
 80091f2:	f000 fc9b 	bl	8009b2c <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80091f6:	bf00      	nop
 80091f8:	3720      	adds	r7, #32
 80091fa:	46bd      	mov	sp, r7
 80091fc:	bd80      	pop	{r7, pc}

080091fe <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 80091fe:	b580      	push	{r7, lr}
 8009200:	b096      	sub	sp, #88	; 0x58
 8009202:	af00      	add	r7, sp, #0
 8009204:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 8009206:	687b      	ldr	r3, [r7, #4]
 8009208:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 800920c:	f8a7 3056 	strh.w	r3, [r7, #86]	; 0x56
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8009210:	687b      	ldr	r3, [r7, #4]
 8009212:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8009214:	2b22      	cmp	r3, #34	; 0x22
 8009216:	f040 8094 	bne.w	8009342 <UART_RxISR_8BIT+0x144>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800921a:	687b      	ldr	r3, [r7, #4]
 800921c:	681b      	ldr	r3, [r3, #0]
 800921e:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 8009220:	f8a7 3054 	strh.w	r3, [r7, #84]	; 0x54
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8009224:	f8b7 3054 	ldrh.w	r3, [r7, #84]	; 0x54
 8009228:	b2d9      	uxtb	r1, r3
 800922a:	f8b7 3056 	ldrh.w	r3, [r7, #86]	; 0x56
 800922e:	b2da      	uxtb	r2, r3
 8009230:	687b      	ldr	r3, [r7, #4]
 8009232:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8009234:	400a      	ands	r2, r1
 8009236:	b2d2      	uxtb	r2, r2
 8009238:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 800923a:	687b      	ldr	r3, [r7, #4]
 800923c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800923e:	1c5a      	adds	r2, r3, #1
 8009240:	687b      	ldr	r3, [r7, #4]
 8009242:	655a      	str	r2, [r3, #84]	; 0x54
    huart->RxXferCount--;
 8009244:	687b      	ldr	r3, [r7, #4]
 8009246:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 800924a:	b29b      	uxth	r3, r3
 800924c:	3b01      	subs	r3, #1
 800924e:	b29a      	uxth	r2, r3
 8009250:	687b      	ldr	r3, [r7, #4]
 8009252:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    if (huart->RxXferCount == 0U)
 8009256:	687b      	ldr	r3, [r7, #4]
 8009258:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 800925c:	b29b      	uxth	r3, r3
 800925e:	2b00      	cmp	r3, #0
 8009260:	d179      	bne.n	8009356 <UART_RxISR_8BIT+0x158>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8009262:	687b      	ldr	r3, [r7, #4]
 8009264:	681b      	ldr	r3, [r3, #0]
 8009266:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009268:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800926a:	e853 3f00 	ldrex	r3, [r3]
 800926e:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8009270:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8009272:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8009276:	653b      	str	r3, [r7, #80]	; 0x50
 8009278:	687b      	ldr	r3, [r7, #4]
 800927a:	681b      	ldr	r3, [r3, #0]
 800927c:	461a      	mov	r2, r3
 800927e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8009280:	647b      	str	r3, [r7, #68]	; 0x44
 8009282:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009284:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8009286:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8009288:	e841 2300 	strex	r3, r2, [r1]
 800928c:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 800928e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8009290:	2b00      	cmp	r3, #0
 8009292:	d1e6      	bne.n	8009262 <UART_RxISR_8BIT+0x64>
#endif /* USART_CR1_FIFOEN */

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009294:	687b      	ldr	r3, [r7, #4]
 8009296:	681b      	ldr	r3, [r3, #0]
 8009298:	3308      	adds	r3, #8
 800929a:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800929c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800929e:	e853 3f00 	ldrex	r3, [r3]
 80092a2:	623b      	str	r3, [r7, #32]
   return(result);
 80092a4:	6a3b      	ldr	r3, [r7, #32]
 80092a6:	f023 0301 	bic.w	r3, r3, #1
 80092aa:	64fb      	str	r3, [r7, #76]	; 0x4c
 80092ac:	687b      	ldr	r3, [r7, #4]
 80092ae:	681b      	ldr	r3, [r3, #0]
 80092b0:	3308      	adds	r3, #8
 80092b2:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80092b4:	633a      	str	r2, [r7, #48]	; 0x30
 80092b6:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80092b8:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80092ba:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80092bc:	e841 2300 	strex	r3, r2, [r1]
 80092c0:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 80092c2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80092c4:	2b00      	cmp	r3, #0
 80092c6:	d1e5      	bne.n	8009294 <UART_RxISR_8BIT+0x96>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80092c8:	687b      	ldr	r3, [r7, #4]
 80092ca:	2220      	movs	r2, #32
 80092cc:	67da      	str	r2, [r3, #124]	; 0x7c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 80092ce:	687b      	ldr	r3, [r7, #4]
 80092d0:	2200      	movs	r2, #0
 80092d2:	665a      	str	r2, [r3, #100]	; 0x64

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80092d4:	687b      	ldr	r3, [r7, #4]
 80092d6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80092d8:	2b01      	cmp	r3, #1
 80092da:	d12e      	bne.n	800933a <UART_RxISR_8BIT+0x13c>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80092dc:	687b      	ldr	r3, [r7, #4]
 80092de:	2200      	movs	r2, #0
 80092e0:	661a      	str	r2, [r3, #96]	; 0x60

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80092e2:	687b      	ldr	r3, [r7, #4]
 80092e4:	681b      	ldr	r3, [r3, #0]
 80092e6:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80092e8:	693b      	ldr	r3, [r7, #16]
 80092ea:	e853 3f00 	ldrex	r3, [r3]
 80092ee:	60fb      	str	r3, [r7, #12]
   return(result);
 80092f0:	68fb      	ldr	r3, [r7, #12]
 80092f2:	f023 0310 	bic.w	r3, r3, #16
 80092f6:	64bb      	str	r3, [r7, #72]	; 0x48
 80092f8:	687b      	ldr	r3, [r7, #4]
 80092fa:	681b      	ldr	r3, [r3, #0]
 80092fc:	461a      	mov	r2, r3
 80092fe:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8009300:	61fb      	str	r3, [r7, #28]
 8009302:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009304:	69b9      	ldr	r1, [r7, #24]
 8009306:	69fa      	ldr	r2, [r7, #28]
 8009308:	e841 2300 	strex	r3, r2, [r1]
 800930c:	617b      	str	r3, [r7, #20]
   return(result);
 800930e:	697b      	ldr	r3, [r7, #20]
 8009310:	2b00      	cmp	r3, #0
 8009312:	d1e6      	bne.n	80092e2 <UART_RxISR_8BIT+0xe4>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8009314:	687b      	ldr	r3, [r7, #4]
 8009316:	681b      	ldr	r3, [r3, #0]
 8009318:	69db      	ldr	r3, [r3, #28]
 800931a:	f003 0310 	and.w	r3, r3, #16
 800931e:	2b10      	cmp	r3, #16
 8009320:	d103      	bne.n	800932a <UART_RxISR_8BIT+0x12c>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8009322:	687b      	ldr	r3, [r7, #4]
 8009324:	681b      	ldr	r3, [r3, #0]
 8009326:	2210      	movs	r2, #16
 8009328:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800932a:	687b      	ldr	r3, [r7, #4]
 800932c:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 8009330:	4619      	mov	r1, r3
 8009332:	6878      	ldr	r0, [r7, #4]
 8009334:	f7ff f924 	bl	8008580 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8009338:	e00d      	b.n	8009356 <UART_RxISR_8BIT+0x158>
        HAL_UART_RxCpltCallback(huart);
 800933a:	6878      	ldr	r0, [r7, #4]
 800933c:	f000 fc0a 	bl	8009b54 <HAL_UART_RxCpltCallback>
}
 8009340:	e009      	b.n	8009356 <UART_RxISR_8BIT+0x158>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8009342:	687b      	ldr	r3, [r7, #4]
 8009344:	681b      	ldr	r3, [r3, #0]
 8009346:	8b1b      	ldrh	r3, [r3, #24]
 8009348:	b29a      	uxth	r2, r3
 800934a:	687b      	ldr	r3, [r7, #4]
 800934c:	681b      	ldr	r3, [r3, #0]
 800934e:	f042 0208 	orr.w	r2, r2, #8
 8009352:	b292      	uxth	r2, r2
 8009354:	831a      	strh	r2, [r3, #24]
}
 8009356:	bf00      	nop
 8009358:	3758      	adds	r7, #88	; 0x58
 800935a:	46bd      	mov	sp, r7
 800935c:	bd80      	pop	{r7, pc}

0800935e <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 800935e:	b580      	push	{r7, lr}
 8009360:	b096      	sub	sp, #88	; 0x58
 8009362:	af00      	add	r7, sp, #0
 8009364:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 8009366:	687b      	ldr	r3, [r7, #4]
 8009368:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 800936c:	f8a7 3056 	strh.w	r3, [r7, #86]	; 0x56
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8009370:	687b      	ldr	r3, [r7, #4]
 8009372:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8009374:	2b22      	cmp	r3, #34	; 0x22
 8009376:	f040 8094 	bne.w	80094a2 <UART_RxISR_16BIT+0x144>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800937a:	687b      	ldr	r3, [r7, #4]
 800937c:	681b      	ldr	r3, [r3, #0]
 800937e:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 8009380:	f8a7 3054 	strh.w	r3, [r7, #84]	; 0x54
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 8009384:	687b      	ldr	r3, [r7, #4]
 8009386:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8009388:	653b      	str	r3, [r7, #80]	; 0x50
    *tmp = (uint16_t)(uhdata & uhMask);
 800938a:	f8b7 2054 	ldrh.w	r2, [r7, #84]	; 0x54
 800938e:	f8b7 3056 	ldrh.w	r3, [r7, #86]	; 0x56
 8009392:	4013      	ands	r3, r2
 8009394:	b29a      	uxth	r2, r3
 8009396:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8009398:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 800939a:	687b      	ldr	r3, [r7, #4]
 800939c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800939e:	1c9a      	adds	r2, r3, #2
 80093a0:	687b      	ldr	r3, [r7, #4]
 80093a2:	655a      	str	r2, [r3, #84]	; 0x54
    huart->RxXferCount--;
 80093a4:	687b      	ldr	r3, [r7, #4]
 80093a6:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 80093aa:	b29b      	uxth	r3, r3
 80093ac:	3b01      	subs	r3, #1
 80093ae:	b29a      	uxth	r2, r3
 80093b0:	687b      	ldr	r3, [r7, #4]
 80093b2:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    if (huart->RxXferCount == 0U)
 80093b6:	687b      	ldr	r3, [r7, #4]
 80093b8:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 80093bc:	b29b      	uxth	r3, r3
 80093be:	2b00      	cmp	r3, #0
 80093c0:	d179      	bne.n	80094b6 <UART_RxISR_16BIT+0x158>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80093c2:	687b      	ldr	r3, [r7, #4]
 80093c4:	681b      	ldr	r3, [r3, #0]
 80093c6:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80093c8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80093ca:	e853 3f00 	ldrex	r3, [r3]
 80093ce:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 80093d0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80093d2:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 80093d6:	64fb      	str	r3, [r7, #76]	; 0x4c
 80093d8:	687b      	ldr	r3, [r7, #4]
 80093da:	681b      	ldr	r3, [r3, #0]
 80093dc:	461a      	mov	r2, r3
 80093de:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80093e0:	643b      	str	r3, [r7, #64]	; 0x40
 80093e2:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80093e4:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 80093e6:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 80093e8:	e841 2300 	strex	r3, r2, [r1]
 80093ec:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 80093ee:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80093f0:	2b00      	cmp	r3, #0
 80093f2:	d1e6      	bne.n	80093c2 <UART_RxISR_16BIT+0x64>
#endif /* USART_CR1_FIFOEN */

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80093f4:	687b      	ldr	r3, [r7, #4]
 80093f6:	681b      	ldr	r3, [r3, #0]
 80093f8:	3308      	adds	r3, #8
 80093fa:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80093fc:	6a3b      	ldr	r3, [r7, #32]
 80093fe:	e853 3f00 	ldrex	r3, [r3]
 8009402:	61fb      	str	r3, [r7, #28]
   return(result);
 8009404:	69fb      	ldr	r3, [r7, #28]
 8009406:	f023 0301 	bic.w	r3, r3, #1
 800940a:	64bb      	str	r3, [r7, #72]	; 0x48
 800940c:	687b      	ldr	r3, [r7, #4]
 800940e:	681b      	ldr	r3, [r3, #0]
 8009410:	3308      	adds	r3, #8
 8009412:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8009414:	62fa      	str	r2, [r7, #44]	; 0x2c
 8009416:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009418:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800941a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800941c:	e841 2300 	strex	r3, r2, [r1]
 8009420:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8009422:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009424:	2b00      	cmp	r3, #0
 8009426:	d1e5      	bne.n	80093f4 <UART_RxISR_16BIT+0x96>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8009428:	687b      	ldr	r3, [r7, #4]
 800942a:	2220      	movs	r2, #32
 800942c:	67da      	str	r2, [r3, #124]	; 0x7c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 800942e:	687b      	ldr	r3, [r7, #4]
 8009430:	2200      	movs	r2, #0
 8009432:	665a      	str	r2, [r3, #100]	; 0x64

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009434:	687b      	ldr	r3, [r7, #4]
 8009436:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8009438:	2b01      	cmp	r3, #1
 800943a:	d12e      	bne.n	800949a <UART_RxISR_16BIT+0x13c>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800943c:	687b      	ldr	r3, [r7, #4]
 800943e:	2200      	movs	r2, #0
 8009440:	661a      	str	r2, [r3, #96]	; 0x60

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009442:	687b      	ldr	r3, [r7, #4]
 8009444:	681b      	ldr	r3, [r3, #0]
 8009446:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009448:	68fb      	ldr	r3, [r7, #12]
 800944a:	e853 3f00 	ldrex	r3, [r3]
 800944e:	60bb      	str	r3, [r7, #8]
   return(result);
 8009450:	68bb      	ldr	r3, [r7, #8]
 8009452:	f023 0310 	bic.w	r3, r3, #16
 8009456:	647b      	str	r3, [r7, #68]	; 0x44
 8009458:	687b      	ldr	r3, [r7, #4]
 800945a:	681b      	ldr	r3, [r3, #0]
 800945c:	461a      	mov	r2, r3
 800945e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8009460:	61bb      	str	r3, [r7, #24]
 8009462:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009464:	6979      	ldr	r1, [r7, #20]
 8009466:	69ba      	ldr	r2, [r7, #24]
 8009468:	e841 2300 	strex	r3, r2, [r1]
 800946c:	613b      	str	r3, [r7, #16]
   return(result);
 800946e:	693b      	ldr	r3, [r7, #16]
 8009470:	2b00      	cmp	r3, #0
 8009472:	d1e6      	bne.n	8009442 <UART_RxISR_16BIT+0xe4>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8009474:	687b      	ldr	r3, [r7, #4]
 8009476:	681b      	ldr	r3, [r3, #0]
 8009478:	69db      	ldr	r3, [r3, #28]
 800947a:	f003 0310 	and.w	r3, r3, #16
 800947e:	2b10      	cmp	r3, #16
 8009480:	d103      	bne.n	800948a <UART_RxISR_16BIT+0x12c>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8009482:	687b      	ldr	r3, [r7, #4]
 8009484:	681b      	ldr	r3, [r3, #0]
 8009486:	2210      	movs	r2, #16
 8009488:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800948a:	687b      	ldr	r3, [r7, #4]
 800948c:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 8009490:	4619      	mov	r1, r3
 8009492:	6878      	ldr	r0, [r7, #4]
 8009494:	f7ff f874 	bl	8008580 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8009498:	e00d      	b.n	80094b6 <UART_RxISR_16BIT+0x158>
        HAL_UART_RxCpltCallback(huart);
 800949a:	6878      	ldr	r0, [r7, #4]
 800949c:	f000 fb5a 	bl	8009b54 <HAL_UART_RxCpltCallback>
}
 80094a0:	e009      	b.n	80094b6 <UART_RxISR_16BIT+0x158>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 80094a2:	687b      	ldr	r3, [r7, #4]
 80094a4:	681b      	ldr	r3, [r3, #0]
 80094a6:	8b1b      	ldrh	r3, [r3, #24]
 80094a8:	b29a      	uxth	r2, r3
 80094aa:	687b      	ldr	r3, [r7, #4]
 80094ac:	681b      	ldr	r3, [r3, #0]
 80094ae:	f042 0208 	orr.w	r2, r2, #8
 80094b2:	b292      	uxth	r2, r2
 80094b4:	831a      	strh	r2, [r3, #24]
}
 80094b6:	bf00      	nop
 80094b8:	3758      	adds	r7, #88	; 0x58
 80094ba:	46bd      	mov	sp, r7
 80094bc:	bd80      	pop	{r7, pc}

080094be <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 80094be:	b480      	push	{r7}
 80094c0:	b083      	sub	sp, #12
 80094c2:	af00      	add	r7, sp, #0
 80094c4:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 80094c6:	bf00      	nop
 80094c8:	370c      	adds	r7, #12
 80094ca:	46bd      	mov	sp, r7
 80094cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80094d0:	4770      	bx	lr
	...

080094d4 <board_init_common_rtc_init>:
uint32_t g_button_on_count[NUM_PUSH_BUTTONS] = {0};
bool button_press_state[NUM_PUSH_BUTTONS] = {false};
extern UART_HandleTypeDef      gh_host_usart;

static void board_init_common_rtc_init(void)
{
 80094d4:	b580      	push	{r7, lr}
 80094d6:	af00      	add	r7, sp, #0
    g_rtc_handle.Instance = RTC;
 80094d8:	4b10      	ldr	r3, [pc, #64]	; (800951c <board_init_common_rtc_init+0x48>)
 80094da:	4a11      	ldr	r2, [pc, #68]	; (8009520 <board_init_common_rtc_init+0x4c>)
 80094dc:	601a      	str	r2, [r3, #0]
    g_rtc_handle.Init.HourFormat = RTC_HOURFORMAT_24;
 80094de:	4b0f      	ldr	r3, [pc, #60]	; (800951c <board_init_common_rtc_init+0x48>)
 80094e0:	2200      	movs	r2, #0
 80094e2:	605a      	str	r2, [r3, #4]
    g_rtc_handle.Init.AsynchPrediv = 127;
 80094e4:	4b0d      	ldr	r3, [pc, #52]	; (800951c <board_init_common_rtc_init+0x48>)
 80094e6:	227f      	movs	r2, #127	; 0x7f
 80094e8:	609a      	str	r2, [r3, #8]
    g_rtc_handle.Init.SynchPrediv = 255;
 80094ea:	4b0c      	ldr	r3, [pc, #48]	; (800951c <board_init_common_rtc_init+0x48>)
 80094ec:	22ff      	movs	r2, #255	; 0xff
 80094ee:	60da      	str	r2, [r3, #12]
    g_rtc_handle.Init.OutPut = RTC_OUTPUT_DISABLE;
 80094f0:	4b0a      	ldr	r3, [pc, #40]	; (800951c <board_init_common_rtc_init+0x48>)
 80094f2:	2200      	movs	r2, #0
 80094f4:	611a      	str	r2, [r3, #16]
    g_rtc_handle.Init.OutPutRemap = RTC_OUTPUT_REMAP_NONE;
 80094f6:	4b09      	ldr	r3, [pc, #36]	; (800951c <board_init_common_rtc_init+0x48>)
 80094f8:	2200      	movs	r2, #0
 80094fa:	615a      	str	r2, [r3, #20]
    g_rtc_handle.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 80094fc:	4b07      	ldr	r3, [pc, #28]	; (800951c <board_init_common_rtc_init+0x48>)
 80094fe:	2200      	movs	r2, #0
 8009500:	619a      	str	r2, [r3, #24]
    g_rtc_handle.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 8009502:	4b06      	ldr	r3, [pc, #24]	; (800951c <board_init_common_rtc_init+0x48>)
 8009504:	2200      	movs	r2, #0
 8009506:	61da      	str	r2, [r3, #28]
    if (HAL_RTC_Init(&g_rtc_handle) != HAL_OK) Error_Handler();
 8009508:	4804      	ldr	r0, [pc, #16]	; (800951c <board_init_common_rtc_init+0x48>)
 800950a:	f7fc fe8d 	bl	8006228 <HAL_RTC_Init>
 800950e:	4603      	mov	r3, r0
 8009510:	2b00      	cmp	r3, #0
 8009512:	d001      	beq.n	8009518 <board_init_common_rtc_init+0x44>
 8009514:	f000 fa4b 	bl	80099ae <Error_Handler>
}
 8009518:	bf00      	nop
 800951a:	bd80      	pop	{r7, pc}
 800951c:	20002608 	.word	0x20002608
 8009520:	40002800 	.word	0x40002800

08009524 <SystemClock_Config>:

static void SystemClock_Config(void)
{
 8009524:	b580      	push	{r7, lr}
 8009526:	b0ae      	sub	sp, #184	; 0xb8
 8009528:	af00      	add	r7, sp, #0
    RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800952a:	f107 0374 	add.w	r3, r7, #116	; 0x74
 800952e:	2244      	movs	r2, #68	; 0x44
 8009530:	2100      	movs	r1, #0
 8009532:	4618      	mov	r0, r3
 8009534:	f001 fc8c 	bl	800ae50 <memset>
    RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8009538:	f107 0360 	add.w	r3, r7, #96	; 0x60
 800953c:	2200      	movs	r2, #0
 800953e:	601a      	str	r2, [r3, #0]
 8009540:	605a      	str	r2, [r3, #4]
 8009542:	609a      	str	r2, [r3, #8]
 8009544:	60da      	str	r2, [r3, #12]
 8009546:	611a      	str	r2, [r3, #16]
    RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8009548:	1d3b      	adds	r3, r7, #4
 800954a:	225c      	movs	r2, #92	; 0x5c
 800954c:	2100      	movs	r1, #0
 800954e:	4618      	mov	r0, r3
 8009550:	f001 fc7e 	bl	800ae50 <memset>

    HAL_PWR_EnableBkUpAccess();
 8009554:	f7fb fc42 	bl	8004ddc <HAL_PWR_EnableBkUpAccess>
    __HAL_RCC_LSEDRIVE_CONFIG(RCC_LSEDRIVE_LOW);
 8009558:	4b25      	ldr	r3, [pc, #148]	; (80095f0 <SystemClock_Config+0xcc>)
 800955a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800955e:	4a24      	ldr	r2, [pc, #144]	; (80095f0 <SystemClock_Config+0xcc>)
 8009560:	f023 0318 	bic.w	r3, r3, #24
 8009564:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90

    RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE|RCC_OSCILLATORTYPE_LSE;
 8009568:	2305      	movs	r3, #5
 800956a:	677b      	str	r3, [r7, #116]	; 0x74
    RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 800956c:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8009570:	67bb      	str	r3, [r7, #120]	; 0x78
    RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 8009572:	2301      	movs	r3, #1
 8009574:	67fb      	str	r3, [r7, #124]	; 0x7c
    RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8009576:	2300      	movs	r3, #0
 8009578:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
    if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK) while(1);
 800957c:	f107 0374 	add.w	r3, r7, #116	; 0x74
 8009580:	4618      	mov	r0, r3
 8009582:	f7fb fd0f 	bl	8004fa4 <HAL_RCC_OscConfig>
 8009586:	4603      	mov	r3, r0
 8009588:	2b00      	cmp	r3, #0
 800958a:	d000      	beq.n	800958e <SystemClock_Config+0x6a>
 800958c:	e7fe      	b.n	800958c <SystemClock_Config+0x68>

    RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800958e:	230f      	movs	r3, #15
 8009590:	663b      	str	r3, [r7, #96]	; 0x60
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
    RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSE;
 8009592:	2302      	movs	r3, #2
 8009594:	667b      	str	r3, [r7, #100]	; 0x64
    RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8009596:	2300      	movs	r3, #0
 8009598:	66bb      	str	r3, [r7, #104]	; 0x68
    RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800959a:	2300      	movs	r3, #0
 800959c:	66fb      	str	r3, [r7, #108]	; 0x6c
    RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800959e:	2300      	movs	r3, #0
 80095a0:	673b      	str	r3, [r7, #112]	; 0x70

    if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK) while(1);
 80095a2:	f107 0360 	add.w	r3, r7, #96	; 0x60
 80095a6:	2102      	movs	r1, #2
 80095a8:	4618      	mov	r0, r3
 80095aa:	f7fc f90f 	bl	80057cc <HAL_RCC_ClockConfig>
 80095ae:	4603      	mov	r3, r0
 80095b0:	2b00      	cmp	r3, #0
 80095b2:	d000      	beq.n	80095b6 <SystemClock_Config+0x92>
 80095b4:	e7fe      	b.n	80095b4 <SystemClock_Config+0x90>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 80095b6:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80095ba:	607b      	str	r3, [r7, #4]
    PeriphClkInit.RTCClockSelection = RCC_RTCCLKSOURCE_LSE;
 80095bc:	f44f 7380 	mov.w	r3, #256	; 0x100
 80095c0:	65fb      	str	r3, [r7, #92]	; 0x5c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK) Error_Handler();
 80095c2:	1d3b      	adds	r3, r7, #4
 80095c4:	4618      	mov	r0, r3
 80095c6:	f7fc fb25 	bl	8005c14 <HAL_RCCEx_PeriphCLKConfig>
 80095ca:	4603      	mov	r3, r0
 80095cc:	2b00      	cmp	r3, #0
 80095ce:	d001      	beq.n	80095d4 <SystemClock_Config+0xb0>
 80095d0:	f000 f9ed 	bl	80099ae <Error_Handler>
    if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK) Error_Handler();
 80095d4:	f44f 7000 	mov.w	r0, #512	; 0x200
 80095d8:	f7fb fc8e 	bl	8004ef8 <HAL_PWREx_ControlVoltageScaling>
 80095dc:	4603      	mov	r3, r0
 80095de:	2b00      	cmp	r3, #0
 80095e0:	d001      	beq.n	80095e6 <SystemClock_Config+0xc2>
 80095e2:	f000 f9e4 	bl	80099ae <Error_Handler>
}
 80095e6:	bf00      	nop
 80095e8:	37b8      	adds	r7, #184	; 0xb8
 80095ea:	46bd      	mov	sp, r7
 80095ec:	bd80      	pop	{r7, pc}
 80095ee:	bf00      	nop
 80095f0:	40021000 	.word	0x40021000

080095f4 <board_init_common_timer_init>:


static void board_init_common_timer_init(void)
{
 80095f4:	b580      	push	{r7, lr}
 80095f6:	b09e      	sub	sp, #120	; 0x78
 80095f8:	af00      	add	r7, sp, #0
    GPIO_InitTypeDef GPIO_InitStruct = {0};
 80095fa:	f107 0364 	add.w	r3, r7, #100	; 0x64
 80095fe:	2200      	movs	r2, #0
 8009600:	601a      	str	r2, [r3, #0]
 8009602:	605a      	str	r2, [r3, #4]
 8009604:	609a      	str	r2, [r3, #8]
 8009606:	60da      	str	r2, [r3, #12]
 8009608:	611a      	str	r2, [r3, #16]
    TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800960a:	f107 0354 	add.w	r3, r7, #84	; 0x54
 800960e:	2200      	movs	r2, #0
 8009610:	601a      	str	r2, [r3, #0]
 8009612:	605a      	str	r2, [r3, #4]
 8009614:	609a      	str	r2, [r3, #8]
 8009616:	60da      	str	r2, [r3, #12]
    TIM_MasterConfigTypeDef sMasterConfig = {0};
 8009618:	f107 0348 	add.w	r3, r7, #72	; 0x48
 800961c:	2200      	movs	r2, #0
 800961e:	601a      	str	r2, [r3, #0]
 8009620:	605a      	str	r2, [r3, #4]
 8009622:	609a      	str	r2, [r3, #8]
    TIM_OC_InitTypeDef sConfigOC = {0};
 8009624:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8009628:	2200      	movs	r2, #0
 800962a:	601a      	str	r2, [r3, #0]
 800962c:	605a      	str	r2, [r3, #4]
 800962e:	609a      	str	r2, [r3, #8]
 8009630:	60da      	str	r2, [r3, #12]
 8009632:	611a      	str	r2, [r3, #16]
 8009634:	615a      	str	r2, [r3, #20]
 8009636:	619a      	str	r2, [r3, #24]
    TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8009638:	463b      	mov	r3, r7
 800963a:	222c      	movs	r2, #44	; 0x2c
 800963c:	2100      	movs	r1, #0
 800963e:	4618      	mov	r0, r3
 8009640:	f001 fc06 	bl	800ae50 <memset>
    g_tim1_handle.Instance = TIM1;
 8009644:	4b5c      	ldr	r3, [pc, #368]	; (80097b8 <board_init_common_timer_init+0x1c4>)
 8009646:	4a5d      	ldr	r2, [pc, #372]	; (80097bc <board_init_common_timer_init+0x1c8>)
 8009648:	601a      	str	r2, [r3, #0]
    g_tim1_handle.Init.Prescaler = 0;
 800964a:	4b5b      	ldr	r3, [pc, #364]	; (80097b8 <board_init_common_timer_init+0x1c4>)
 800964c:	2200      	movs	r2, #0
 800964e:	605a      	str	r2, [r3, #4]
    g_tim1_handle.Init.CounterMode = TIM_COUNTERMODE_UP;
 8009650:	4b59      	ldr	r3, [pc, #356]	; (80097b8 <board_init_common_timer_init+0x1c4>)
 8009652:	2200      	movs	r2, #0
 8009654:	609a      	str	r2, [r3, #8]
    g_tim1_handle.Init.Period = 60-1;
 8009656:	4b58      	ldr	r3, [pc, #352]	; (80097b8 <board_init_common_timer_init+0x1c4>)
 8009658:	223b      	movs	r2, #59	; 0x3b
 800965a:	60da      	str	r2, [r3, #12]
    g_tim1_handle.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800965c:	4b56      	ldr	r3, [pc, #344]	; (80097b8 <board_init_common_timer_init+0x1c4>)
 800965e:	2200      	movs	r2, #0
 8009660:	611a      	str	r2, [r3, #16]
    g_tim1_handle.Init.RepetitionCounter = 0;
 8009662:	4b55      	ldr	r3, [pc, #340]	; (80097b8 <board_init_common_timer_init+0x1c4>)
 8009664:	2200      	movs	r2, #0
 8009666:	615a      	str	r2, [r3, #20]
    g_tim1_handle.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8009668:	4b53      	ldr	r3, [pc, #332]	; (80097b8 <board_init_common_timer_init+0x1c4>)
 800966a:	2200      	movs	r2, #0
 800966c:	619a      	str	r2, [r3, #24]
    if (HAL_TIM_Base_Init(&g_tim1_handle) != HAL_OK) Error_Handler();
 800966e:	4852      	ldr	r0, [pc, #328]	; (80097b8 <board_init_common_timer_init+0x1c4>)
 8009670:	f7fc ff99 	bl	80065a6 <HAL_TIM_Base_Init>
 8009674:	4603      	mov	r3, r0
 8009676:	2b00      	cmp	r3, #0
 8009678:	d001      	beq.n	800967e <board_init_common_timer_init+0x8a>
 800967a:	f000 f998 	bl	80099ae <Error_Handler>
    sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800967e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8009682:	657b      	str	r3, [r7, #84]	; 0x54
    if (HAL_TIM_ConfigClockSource(&g_tim1_handle, &sClockSourceConfig) != HAL_OK) Error_Handler();
 8009684:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8009688:	4619      	mov	r1, r3
 800968a:	484b      	ldr	r0, [pc, #300]	; (80097b8 <board_init_common_timer_init+0x1c4>)
 800968c:	f7fd fc2e 	bl	8006eec <HAL_TIM_ConfigClockSource>
 8009690:	4603      	mov	r3, r0
 8009692:	2b00      	cmp	r3, #0
 8009694:	d001      	beq.n	800969a <board_init_common_timer_init+0xa6>
 8009696:	f000 f98a 	bl	80099ae <Error_Handler>
    if (HAL_TIM_PWM_Init(&g_tim1_handle) != HAL_OK) Error_Handler();
 800969a:	4847      	ldr	r0, [pc, #284]	; (80097b8 <board_init_common_timer_init+0x1c4>)
 800969c:	f7fc ffda 	bl	8006654 <HAL_TIM_PWM_Init>
 80096a0:	4603      	mov	r3, r0
 80096a2:	2b00      	cmp	r3, #0
 80096a4:	d001      	beq.n	80096aa <board_init_common_timer_init+0xb6>
 80096a6:	f000 f982 	bl	80099ae <Error_Handler>
    sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80096aa:	2300      	movs	r3, #0
 80096ac:	64bb      	str	r3, [r7, #72]	; 0x48
    sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 80096ae:	2300      	movs	r3, #0
 80096b0:	64fb      	str	r3, [r7, #76]	; 0x4c
    sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80096b2:	2300      	movs	r3, #0
 80096b4:	653b      	str	r3, [r7, #80]	; 0x50
    if (HAL_TIMEx_MasterConfigSynchronization(&g_tim1_handle, &sMasterConfig) != HAL_OK) Error_Handler();
 80096b6:	f107 0348 	add.w	r3, r7, #72	; 0x48
 80096ba:	4619      	mov	r1, r3
 80096bc:	483e      	ldr	r0, [pc, #248]	; (80097b8 <board_init_common_timer_init+0x1c4>)
 80096be:	f7fe f965 	bl	800798c <HAL_TIMEx_MasterConfigSynchronization>
 80096c2:	4603      	mov	r3, r0
 80096c4:	2b00      	cmp	r3, #0
 80096c6:	d001      	beq.n	80096cc <board_init_common_timer_init+0xd8>
 80096c8:	f000 f971 	bl	80099ae <Error_Handler>
    sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80096cc:	2360      	movs	r3, #96	; 0x60
 80096ce:	62fb      	str	r3, [r7, #44]	; 0x2c
    sConfigOC.Pulse = 0;
 80096d0:	2300      	movs	r3, #0
 80096d2:	633b      	str	r3, [r7, #48]	; 0x30
    sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80096d4:	2300      	movs	r3, #0
 80096d6:	637b      	str	r3, [r7, #52]	; 0x34
    sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 80096d8:	2300      	movs	r3, #0
 80096da:	63bb      	str	r3, [r7, #56]	; 0x38
    sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80096dc:	2300      	movs	r3, #0
 80096de:	63fb      	str	r3, [r7, #60]	; 0x3c
    sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 80096e0:	2300      	movs	r3, #0
 80096e2:	643b      	str	r3, [r7, #64]	; 0x40
    sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 80096e4:	2300      	movs	r3, #0
 80096e6:	647b      	str	r3, [r7, #68]	; 0x44
    if (HAL_TIM_PWM_ConfigChannel(&g_tim1_handle, &sConfigOC, TIM_CHANNEL_1) != HAL_OK) Error_Handler();
 80096e8:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80096ec:	2200      	movs	r2, #0
 80096ee:	4619      	mov	r1, r3
 80096f0:	4831      	ldr	r0, [pc, #196]	; (80097b8 <board_init_common_timer_init+0x1c4>)
 80096f2:	f7fd fae7 	bl	8006cc4 <HAL_TIM_PWM_ConfigChannel>
 80096f6:	4603      	mov	r3, r0
 80096f8:	2b00      	cmp	r3, #0
 80096fa:	d001      	beq.n	8009700 <board_init_common_timer_init+0x10c>
 80096fc:	f000 f957 	bl	80099ae <Error_Handler>
    if (HAL_TIM_PWM_ConfigChannel(&g_tim1_handle, &sConfigOC, TIM_CHANNEL_2) != HAL_OK) Error_Handler();
 8009700:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8009704:	2204      	movs	r2, #4
 8009706:	4619      	mov	r1, r3
 8009708:	482b      	ldr	r0, [pc, #172]	; (80097b8 <board_init_common_timer_init+0x1c4>)
 800970a:	f7fd fadb 	bl	8006cc4 <HAL_TIM_PWM_ConfigChannel>
 800970e:	4603      	mov	r3, r0
 8009710:	2b00      	cmp	r3, #0
 8009712:	d001      	beq.n	8009718 <board_init_common_timer_init+0x124>
 8009714:	f000 f94b 	bl	80099ae <Error_Handler>
    if (HAL_TIM_PWM_ConfigChannel(&g_tim1_handle, &sConfigOC, TIM_CHANNEL_3) != HAL_OK) Error_Handler();
 8009718:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800971c:	2208      	movs	r2, #8
 800971e:	4619      	mov	r1, r3
 8009720:	4825      	ldr	r0, [pc, #148]	; (80097b8 <board_init_common_timer_init+0x1c4>)
 8009722:	f7fd facf 	bl	8006cc4 <HAL_TIM_PWM_ConfigChannel>
 8009726:	4603      	mov	r3, r0
 8009728:	2b00      	cmp	r3, #0
 800972a:	d001      	beq.n	8009730 <board_init_common_timer_init+0x13c>
 800972c:	f000 f93f 	bl	80099ae <Error_Handler>
    sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8009730:	2300      	movs	r3, #0
 8009732:	603b      	str	r3, [r7, #0]
    sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8009734:	2300      	movs	r3, #0
 8009736:	607b      	str	r3, [r7, #4]
    sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8009738:	2300      	movs	r3, #0
 800973a:	60bb      	str	r3, [r7, #8]
    sBreakDeadTimeConfig.DeadTime = 0;
 800973c:	2300      	movs	r3, #0
 800973e:	60fb      	str	r3, [r7, #12]
    sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8009740:	2300      	movs	r3, #0
 8009742:	613b      	str	r3, [r7, #16]
    sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8009744:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8009748:	617b      	str	r3, [r7, #20]
    sBreakDeadTimeConfig.BreakFilter = 0;
 800974a:	2300      	movs	r3, #0
 800974c:	61bb      	str	r3, [r7, #24]
    sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 800974e:	2300      	movs	r3, #0
 8009750:	61fb      	str	r3, [r7, #28]
    sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 8009752:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8009756:	623b      	str	r3, [r7, #32]
    sBreakDeadTimeConfig.Break2Filter = 0;
 8009758:	2300      	movs	r3, #0
 800975a:	627b      	str	r3, [r7, #36]	; 0x24
    sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 800975c:	2300      	movs	r3, #0
 800975e:	62bb      	str	r3, [r7, #40]	; 0x28
    if (HAL_TIMEx_ConfigBreakDeadTime(&g_tim1_handle, &sBreakDeadTimeConfig) != HAL_OK) Error_Handler();
 8009760:	463b      	mov	r3, r7
 8009762:	4619      	mov	r1, r3
 8009764:	4814      	ldr	r0, [pc, #80]	; (80097b8 <board_init_common_timer_init+0x1c4>)
 8009766:	f7fe f977 	bl	8007a58 <HAL_TIMEx_ConfigBreakDeadTime>
 800976a:	4603      	mov	r3, r0
 800976c:	2b00      	cmp	r3, #0
 800976e:	d001      	beq.n	8009774 <board_init_common_timer_init+0x180>
 8009770:	f000 f91d 	bl	80099ae <Error_Handler>
    HAL_TIM_PWM_Stop_DMA(&g_tim1_handle, TIM_CHANNEL_1);
 8009774:	2100      	movs	r1, #0
 8009776:	4810      	ldr	r0, [pc, #64]	; (80097b8 <board_init_common_timer_init+0x1c4>)
 8009778:	f7fd f9bc 	bl	8006af4 <HAL_TIM_PWM_Stop_DMA>
    HAL_TIM_PWM_Stop_DMA(&g_tim1_handle, TIM_CHANNEL_2);
 800977c:	2104      	movs	r1, #4
 800977e:	480e      	ldr	r0, [pc, #56]	; (80097b8 <board_init_common_timer_init+0x1c4>)
 8009780:	f7fd f9b8 	bl	8006af4 <HAL_TIM_PWM_Stop_DMA>
    HAL_TIM_PWM_Stop_DMA(&g_tim1_handle, TIM_CHANNEL_3);
 8009784:	2108      	movs	r1, #8
 8009786:	480c      	ldr	r0, [pc, #48]	; (80097b8 <board_init_common_timer_init+0x1c4>)
 8009788:	f7fd f9b4 	bl	8006af4 <HAL_TIM_PWM_Stop_DMA>
    GPIO_InitStruct.Pin = PIN_TIM1_CH1|PIN_TIM1_CH2|PIN_TIM1_CH3;
 800978c:	f44f 63e0 	mov.w	r3, #1792	; 0x700
 8009790:	667b      	str	r3, [r7, #100]	; 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8009792:	2302      	movs	r3, #2
 8009794:	66bb      	str	r3, [r7, #104]	; 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8009796:	2300      	movs	r3, #0
 8009798:	66fb      	str	r3, [r7, #108]	; 0x6c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800979a:	2300      	movs	r3, #0
 800979c:	673b      	str	r3, [r7, #112]	; 0x70
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 800979e:	2301      	movs	r3, #1
 80097a0:	677b      	str	r3, [r7, #116]	; 0x74
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80097a2:	f107 0364 	add.w	r3, r7, #100	; 0x64
 80097a6:	4619      	mov	r1, r3
 80097a8:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80097ac:	f7fb f96c 	bl	8004a88 <HAL_GPIO_Init>
}
 80097b0:	bf00      	nop
 80097b2:	3778      	adds	r7, #120	; 0x78
 80097b4:	46bd      	mov	sp, r7
 80097b6:	bd80      	pop	{r7, pc}
 80097b8:	2000262c 	.word	0x2000262c
 80097bc:	40012c00 	.word	0x40012c00

080097c0 <board_init_common_nvic_setup_interrupts>:


static void board_init_common_nvic_setup_interrupts(void)
{
 80097c0:	b580      	push	{r7, lr}
 80097c2:	af00      	add	r7, sp, #0
    __HAL_GPIO_EXTI_CLEAR_IT(EXTI0_IRQn);
 80097c4:	4b30      	ldr	r3, [pc, #192]	; (8009888 <board_init_common_nvic_setup_interrupts+0xc8>)
 80097c6:	2206      	movs	r2, #6
 80097c8:	615a      	str	r2, [r3, #20]
    __HAL_GPIO_EXTI_CLEAR_IT(EXTI2_IRQn);
 80097ca:	4b2f      	ldr	r3, [pc, #188]	; (8009888 <board_init_common_nvic_setup_interrupts+0xc8>)
 80097cc:	2208      	movs	r2, #8
 80097ce:	615a      	str	r2, [r3, #20]
    __HAL_GPIO_EXTI_CLEAR_IT(EXTI9_5_IRQn);
 80097d0:	4b2d      	ldr	r3, [pc, #180]	; (8009888 <board_init_common_nvic_setup_interrupts+0xc8>)
 80097d2:	2217      	movs	r2, #23
 80097d4:	615a      	str	r2, [r3, #20]
    __HAL_GPIO_EXTI_CLEAR_IT(EXTI15_10_IRQn);
 80097d6:	4b2c      	ldr	r3, [pc, #176]	; (8009888 <board_init_common_nvic_setup_interrupts+0xc8>)
 80097d8:	2228      	movs	r2, #40	; 0x28
 80097da:	615a      	str	r2, [r3, #20]
    HAL_NVIC_SetPriority(EXTI0_IRQn, 24, 0);
 80097dc:	2200      	movs	r2, #0
 80097de:	2118      	movs	r1, #24
 80097e0:	2006      	movs	r0, #6
 80097e2:	f7fa fe40 	bl	8004466 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(EXTI0_IRQn);
 80097e6:	2006      	movs	r0, #6
 80097e8:	f7fa fe59 	bl	800449e <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(EXTI2_IRQn, 24, 0);
 80097ec:	2200      	movs	r2, #0
 80097ee:	2118      	movs	r1, #24
 80097f0:	2008      	movs	r0, #8
 80097f2:	f7fa fe38 	bl	8004466 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(EXTI2_IRQn);
 80097f6:	2008      	movs	r0, #8
 80097f8:	f7fa fe51 	bl	800449e <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(EXTI9_5_IRQn, 24, 0);
 80097fc:	2200      	movs	r2, #0
 80097fe:	2118      	movs	r1, #24
 8009800:	2017      	movs	r0, #23
 8009802:	f7fa fe30 	bl	8004466 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 8009806:	2017      	movs	r0, #23
 8009808:	f7fa fe49 	bl	800449e <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(EXTI15_10_IRQn, 24, 0);
 800980c:	2200      	movs	r2, #0
 800980e:	2118      	movs	r1, #24
 8009810:	2028      	movs	r0, #40	; 0x28
 8009812:	f7fa fe28 	bl	8004466 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8009816:	2028      	movs	r0, #40	; 0x28
 8009818:	f7fa fe41 	bl	800449e <HAL_NVIC_EnableIRQ>
    __HAL_GPIO_EXTI_CLEAR_IT(EXTI0_IRQn);
 800981c:	4b1a      	ldr	r3, [pc, #104]	; (8009888 <board_init_common_nvic_setup_interrupts+0xc8>)
 800981e:	2206      	movs	r2, #6
 8009820:	615a      	str	r2, [r3, #20]
    __HAL_GPIO_EXTI_CLEAR_IT(EXTI2_IRQn);
 8009822:	4b19      	ldr	r3, [pc, #100]	; (8009888 <board_init_common_nvic_setup_interrupts+0xc8>)
 8009824:	2208      	movs	r2, #8
 8009826:	615a      	str	r2, [r3, #20]
    __HAL_GPIO_EXTI_CLEAR_IT(EXTI9_5_IRQn);
 8009828:	4b17      	ldr	r3, [pc, #92]	; (8009888 <board_init_common_nvic_setup_interrupts+0xc8>)
 800982a:	2217      	movs	r2, #23
 800982c:	615a      	str	r2, [r3, #20]
    __HAL_GPIO_EXTI_CLEAR_IT(EXTI15_10_IRQn);
 800982e:	4b16      	ldr	r3, [pc, #88]	; (8009888 <board_init_common_nvic_setup_interrupts+0xc8>)
 8009830:	2228      	movs	r2, #40	; 0x28
 8009832:	615a      	str	r2, [r3, #20]
    HAL_NVIC_SetPriority(DMA1_Channel2_IRQn, 0, 0);
 8009834:	2200      	movs	r2, #0
 8009836:	2100      	movs	r1, #0
 8009838:	200c      	movs	r0, #12
 800983a:	f7fa fe14 	bl	8004466 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(DMA1_Channel2_IRQn);
 800983e:	200c      	movs	r0, #12
 8009840:	f7fa fe2d 	bl	800449e <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(DMA1_Channel3_IRQn, 0, 0);
 8009844:	2200      	movs	r2, #0
 8009846:	2100      	movs	r1, #0
 8009848:	200d      	movs	r0, #13
 800984a:	f7fa fe0c 	bl	8004466 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(DMA1_Channel3_IRQn);
 800984e:	200d      	movs	r0, #13
 8009850:	f7fa fe25 	bl	800449e <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(DMA1_Channel5_IRQn, 0, 0);
 8009854:	2200      	movs	r2, #0
 8009856:	2100      	movs	r1, #0
 8009858:	200f      	movs	r0, #15
 800985a:	f7fa fe04 	bl	8004466 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(DMA1_Channel5_IRQn);
 800985e:	200f      	movs	r0, #15
 8009860:	f7fa fe1d 	bl	800449e <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(DMA1_Channel6_IRQn, 0, 0);
 8009864:	2200      	movs	r2, #0
 8009866:	2100      	movs	r1, #0
 8009868:	2010      	movs	r0, #16
 800986a:	f7fa fdfc 	bl	8004466 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(DMA1_Channel6_IRQn);
 800986e:	2010      	movs	r0, #16
 8009870:	f7fa fe15 	bl	800449e <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(DMA1_Channel7_IRQn, 0, 0);
 8009874:	2200      	movs	r2, #0
 8009876:	2100      	movs	r1, #0
 8009878:	2011      	movs	r0, #17
 800987a:	f7fa fdf4 	bl	8004466 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(DMA1_Channel7_IRQn);
 800987e:	2011      	movs	r0, #17
 8009880:	f7fa fe0d 	bl	800449e <HAL_NVIC_EnableIRQ>
}
 8009884:	bf00      	nop
 8009886:	bd80      	pop	{r7, pc}
 8009888:	40010400 	.word	0x40010400

0800988c <board_init_common_setup_wakeups>:


static void board_init_common_setup_wakeups(void)
{
 800988c:	b580      	push	{r7, lr}
 800988e:	b086      	sub	sp, #24
 8009890:	af00      	add	r7, sp, #0
    GPIO_InitTypeDef GPIO_InitStruct = {0};
 8009892:	1d3b      	adds	r3, r7, #4
 8009894:	2200      	movs	r2, #0
 8009896:	601a      	str	r2, [r3, #0]
 8009898:	605a      	str	r2, [r3, #4]
 800989a:	609a      	str	r2, [r3, #8]
 800989c:	60da      	str	r2, [r3, #12]
 800989e:	611a      	str	r2, [r3, #16]

    // future setup wakeups
    GPIO_InitStruct.Pin = PIN_WKUP_1|PIN_WKUP_4;
 80098a0:	2305      	movs	r3, #5
 80098a2:	607b      	str	r3, [r7, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80098a4:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 80098a8:	60bb      	str	r3, [r7, #8]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80098aa:	2301      	movs	r3, #1
 80098ac:	60fb      	str	r3, [r7, #12]
    HAL_GPIO_Init(PIN_PORT_A, &GPIO_InitStruct);
 80098ae:	1d3b      	adds	r3, r7, #4
 80098b0:	4619      	mov	r1, r3
 80098b2:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80098b6:	f7fb f8e7 	bl	8004a88 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = PIN_WKUP_2|PIN_WKUP_3;
 80098ba:	f242 0320 	movw	r3, #8224	; 0x2020
 80098be:	607b      	str	r3, [r7, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80098c0:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 80098c4:	60bb      	str	r3, [r7, #8]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80098c6:	2301      	movs	r3, #1
 80098c8:	60fb      	str	r3, [r7, #12]
    HAL_GPIO_Init(PIN_PORT_C, &GPIO_InitStruct);
 80098ca:	1d3b      	adds	r3, r7, #4
 80098cc:	4619      	mov	r1, r3
 80098ce:	4804      	ldr	r0, [pc, #16]	; (80098e0 <board_init_common_setup_wakeups+0x54>)
 80098d0:	f7fb f8da 	bl	8004a88 <HAL_GPIO_Init>
    board_init_common_nvic_setup_interrupts();
 80098d4:	f7ff ff74 	bl	80097c0 <board_init_common_nvic_setup_interrupts>
}
 80098d8:	bf00      	nop
 80098da:	3718      	adds	r7, #24
 80098dc:	46bd      	mov	sp, r7
 80098de:	bd80      	pop	{r7, pc}
 80098e0:	48000800 	.word	0x48000800

080098e4 <board_init_port_wakeup>:

static void board_init_port_wakeup(void)
{
 80098e4:	b480      	push	{r7}
 80098e6:	b087      	sub	sp, #28
 80098e8:	af00      	add	r7, sp, #0
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80098ea:	4b21      	ldr	r3, [pc, #132]	; (8009970 <board_init_port_wakeup+0x8c>)
 80098ec:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80098ee:	4a20      	ldr	r2, [pc, #128]	; (8009970 <board_init_port_wakeup+0x8c>)
 80098f0:	f043 0301 	orr.w	r3, r3, #1
 80098f4:	64d3      	str	r3, [r2, #76]	; 0x4c
 80098f6:	4b1e      	ldr	r3, [pc, #120]	; (8009970 <board_init_port_wakeup+0x8c>)
 80098f8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80098fa:	f003 0301 	and.w	r3, r3, #1
 80098fe:	617b      	str	r3, [r7, #20]
 8009900:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8009902:	4b1b      	ldr	r3, [pc, #108]	; (8009970 <board_init_port_wakeup+0x8c>)
 8009904:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8009906:	4a1a      	ldr	r2, [pc, #104]	; (8009970 <board_init_port_wakeup+0x8c>)
 8009908:	f043 0302 	orr.w	r3, r3, #2
 800990c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800990e:	4b18      	ldr	r3, [pc, #96]	; (8009970 <board_init_port_wakeup+0x8c>)
 8009910:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8009912:	f003 0302 	and.w	r3, r3, #2
 8009916:	613b      	str	r3, [r7, #16]
 8009918:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800991a:	4b15      	ldr	r3, [pc, #84]	; (8009970 <board_init_port_wakeup+0x8c>)
 800991c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800991e:	4a14      	ldr	r2, [pc, #80]	; (8009970 <board_init_port_wakeup+0x8c>)
 8009920:	f043 0304 	orr.w	r3, r3, #4
 8009924:	64d3      	str	r3, [r2, #76]	; 0x4c
 8009926:	4b12      	ldr	r3, [pc, #72]	; (8009970 <board_init_port_wakeup+0x8c>)
 8009928:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800992a:	f003 0304 	and.w	r3, r3, #4
 800992e:	60fb      	str	r3, [r7, #12]
 8009930:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOH_CLK_ENABLE();
 8009932:	4b0f      	ldr	r3, [pc, #60]	; (8009970 <board_init_port_wakeup+0x8c>)
 8009934:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8009936:	4a0e      	ldr	r2, [pc, #56]	; (8009970 <board_init_port_wakeup+0x8c>)
 8009938:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800993c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800993e:	4b0c      	ldr	r3, [pc, #48]	; (8009970 <board_init_port_wakeup+0x8c>)
 8009940:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8009942:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009946:	60bb      	str	r3, [r7, #8]
 8009948:	68bb      	ldr	r3, [r7, #8]
    __HAL_RCC_DMA1_CLK_ENABLE();
 800994a:	4b09      	ldr	r3, [pc, #36]	; (8009970 <board_init_port_wakeup+0x8c>)
 800994c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800994e:	4a08      	ldr	r2, [pc, #32]	; (8009970 <board_init_port_wakeup+0x8c>)
 8009950:	f043 0301 	orr.w	r3, r3, #1
 8009954:	6493      	str	r3, [r2, #72]	; 0x48
 8009956:	4b06      	ldr	r3, [pc, #24]	; (8009970 <board_init_port_wakeup+0x8c>)
 8009958:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800995a:	f003 0301 	and.w	r3, r3, #1
 800995e:	607b      	str	r3, [r7, #4]
 8009960:	687b      	ldr	r3, [r7, #4]
}
 8009962:	bf00      	nop
 8009964:	371c      	adds	r7, #28
 8009966:	46bd      	mov	sp, r7
 8009968:	f85d 7b04 	ldr.w	r7, [sp], #4
 800996c:	4770      	bx	lr
 800996e:	bf00      	nop
 8009970:	40021000 	.word	0x40021000

08009974 <board_init_common_board_init>:


void board_init_common_board_init(void)
{
 8009974:	b580      	push	{r7, lr}
 8009976:	af00      	add	r7, sp, #0
    srand(time(0));
 8009978:	2000      	movs	r0, #0
 800997a:	f001 fa71 	bl	800ae60 <time>
 800997e:	4602      	mov	r2, r0
 8009980:	460b      	mov	r3, r1
 8009982:	4613      	mov	r3, r2
 8009984:	4618      	mov	r0, r3
 8009986:	f001 f973 	bl	800ac70 <srand>
    HAL_Init();
 800998a:	f7fa fba7 	bl	80040dc <HAL_Init>
    SystemClock_Config();
 800998e:	f7ff fdc9 	bl	8009524 <SystemClock_Config>

    board_init_port_wakeup();
 8009992:	f7ff ffa7 	bl	80098e4 <board_init_port_wakeup>
    board_init_common_setup_wakeups();
 8009996:	f7ff ff79 	bl	800988c <board_init_common_setup_wakeups>
    board_init_specific();
 800999a:	f000 fec3 	bl	800a724 <board_init_specific>

    board_init_common_timer_init();
 800999e:	f7ff fe29 	bl	80095f4 <board_init_common_timer_init>

    ws2812b_init();
 80099a2:	f7f7 f89f 	bl	8000ae4 <ws2812b_init>

    board_init_common_rtc_init();
 80099a6:	f7ff fd95 	bl	80094d4 <board_init_common_rtc_init>
}
 80099aa:	bf00      	nop
 80099ac:	bd80      	pop	{r7, pc}

080099ae <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80099ae:	b480      	push	{r7}
 80099b0:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 80099b2:	b672      	cpsid	i
}
 80099b4:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80099b6:	e7fe      	b.n	80099b6 <Error_Handler+0x8>

080099b8 <spi_config_hal_setup>:
}



void spi_config_hal_setup(void)
{
 80099b8:	b580      	push	{r7, lr}
 80099ba:	b088      	sub	sp, #32
 80099bc:	af00      	add	r7, sp, #0
    //RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
    GPIO_InitTypeDef  GPIO_InitStruct;

    for (spi_config_bus_e bus = SPI_CONFIG_BUS_FIRST; bus < NUM_SPI_CONFIG_BUSES; bus++)
 80099be:	2300      	movs	r3, #0
 80099c0:	77fb      	strb	r3, [r7, #31]
 80099c2:	e0a3      	b.n	8009b0c <spi_config_hal_setup+0x154>
    {
    	if (g_spi_num_chips_per_bus[bus])
 80099c4:	7ffb      	ldrb	r3, [r7, #31]
 80099c6:	4a56      	ldr	r2, [pc, #344]	; (8009b20 <spi_config_hal_setup+0x168>)
 80099c8:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80099cc:	2b00      	cmp	r3, #0
 80099ce:	f000 809a 	beq.w	8009b06 <spi_config_hal_setup+0x14e>
    	{
    	    GPIO_InitStruct.Pin       = g_spi_config[bus].pin.mosi;
 80099d2:	7ffa      	ldrb	r2, [r7, #31]
 80099d4:	4953      	ldr	r1, [pc, #332]	; (8009b24 <spi_config_hal_setup+0x16c>)
 80099d6:	4613      	mov	r3, r2
 80099d8:	009b      	lsls	r3, r3, #2
 80099da:	4413      	add	r3, r2
 80099dc:	00db      	lsls	r3, r3, #3
 80099de:	440b      	add	r3, r1
 80099e0:	881b      	ldrh	r3, [r3, #0]
 80099e2:	60bb      	str	r3, [r7, #8]
    	    GPIO_InitStruct.Mode      = GPIO_MODE_INPUT;
 80099e4:	2300      	movs	r3, #0
 80099e6:	60fb      	str	r3, [r7, #12]
    	    GPIO_InitStruct.Pull      = GPIO_NOPULL;
 80099e8:	2300      	movs	r3, #0
 80099ea:	613b      	str	r3, [r7, #16]
    	    GPIO_InitStruct.Speed     = GPIO_SPEED_FREQ_LOW;
 80099ec:	2300      	movs	r3, #0
 80099ee:	617b      	str	r3, [r7, #20]
//    	    GPIO_InitStruct.Alternate = g_spi_config[bus].pin.mosi_alt_func;
    	    HAL_GPIO_Init(g_spi_config[bus].pin.mosi_port, &GPIO_InitStruct);
 80099f0:	7ffa      	ldrb	r2, [r7, #31]
 80099f2:	494c      	ldr	r1, [pc, #304]	; (8009b24 <spi_config_hal_setup+0x16c>)
 80099f4:	4613      	mov	r3, r2
 80099f6:	009b      	lsls	r3, r3, #2
 80099f8:	4413      	add	r3, r2
 80099fa:	00db      	lsls	r3, r3, #3
 80099fc:	440b      	add	r3, r1
 80099fe:	3304      	adds	r3, #4
 8009a00:	681b      	ldr	r3, [r3, #0]
 8009a02:	f107 0208 	add.w	r2, r7, #8
 8009a06:	4611      	mov	r1, r2
 8009a08:	4618      	mov	r0, r3
 8009a0a:	f7fb f83d 	bl	8004a88 <HAL_GPIO_Init>

    	    GPIO_InitStruct.Pin       = g_spi_config[bus].pin.miso;
 8009a0e:	7ffa      	ldrb	r2, [r7, #31]
 8009a10:	4944      	ldr	r1, [pc, #272]	; (8009b24 <spi_config_hal_setup+0x16c>)
 8009a12:	4613      	mov	r3, r2
 8009a14:	009b      	lsls	r3, r3, #2
 8009a16:	4413      	add	r3, r2
 8009a18:	00db      	lsls	r3, r3, #3
 8009a1a:	440b      	add	r3, r1
 8009a1c:	330a      	adds	r3, #10
 8009a1e:	881b      	ldrh	r3, [r3, #0]
 8009a20:	60bb      	str	r3, [r7, #8]
    	    GPIO_InitStruct.Mode      = GPIO_MODE_INPUT;
 8009a22:	2300      	movs	r3, #0
 8009a24:	60fb      	str	r3, [r7, #12]
    	    GPIO_InitStruct.Pull      = GPIO_NOPULL;
 8009a26:	2300      	movs	r3, #0
 8009a28:	613b      	str	r3, [r7, #16]
    	    GPIO_InitStruct.Speed     = GPIO_SPEED_FREQ_LOW;
 8009a2a:	2300      	movs	r3, #0
 8009a2c:	617b      	str	r3, [r7, #20]
//    	    GPIO_InitStruct.Alternate = g_spi_config[bus].pin.miso_alt_func;
    	    HAL_GPIO_Init(g_spi_config[bus].pin.miso_port, &GPIO_InitStruct);
 8009a2e:	7ffa      	ldrb	r2, [r7, #31]
 8009a30:	493c      	ldr	r1, [pc, #240]	; (8009b24 <spi_config_hal_setup+0x16c>)
 8009a32:	4613      	mov	r3, r2
 8009a34:	009b      	lsls	r3, r3, #2
 8009a36:	4413      	add	r3, r2
 8009a38:	00db      	lsls	r3, r3, #3
 8009a3a:	440b      	add	r3, r1
 8009a3c:	330c      	adds	r3, #12
 8009a3e:	681b      	ldr	r3, [r3, #0]
 8009a40:	f107 0208 	add.w	r2, r7, #8
 8009a44:	4611      	mov	r1, r2
 8009a46:	4618      	mov	r0, r3
 8009a48:	f7fb f81e 	bl	8004a88 <HAL_GPIO_Init>

    	    GPIO_InitStruct.Pin       = g_spi_config[bus].pin.sck;
 8009a4c:	7ffa      	ldrb	r2, [r7, #31]
 8009a4e:	4935      	ldr	r1, [pc, #212]	; (8009b24 <spi_config_hal_setup+0x16c>)
 8009a50:	4613      	mov	r3, r2
 8009a52:	009b      	lsls	r3, r3, #2
 8009a54:	4413      	add	r3, r2
 8009a56:	00db      	lsls	r3, r3, #3
 8009a58:	440b      	add	r3, r1
 8009a5a:	3312      	adds	r3, #18
 8009a5c:	881b      	ldrh	r3, [r3, #0]
 8009a5e:	60bb      	str	r3, [r7, #8]
    	    GPIO_InitStruct.Mode      = GPIO_MODE_INPUT;
 8009a60:	2300      	movs	r3, #0
 8009a62:	60fb      	str	r3, [r7, #12]
    	    GPIO_InitStruct.Pull      = GPIO_NOPULL;
 8009a64:	2300      	movs	r3, #0
 8009a66:	613b      	str	r3, [r7, #16]
    	    GPIO_InitStruct.Speed     = GPIO_SPEED_FREQ_LOW;
 8009a68:	2300      	movs	r3, #0
 8009a6a:	617b      	str	r3, [r7, #20]
//    	    GPIO_InitStruct.Alternate = g_spi_config[bus].pin.sck_alt_func;
    	    HAL_GPIO_Init(g_spi_config[bus].pin.sck_port, &GPIO_InitStruct);
 8009a6c:	7ffa      	ldrb	r2, [r7, #31]
 8009a6e:	492d      	ldr	r1, [pc, #180]	; (8009b24 <spi_config_hal_setup+0x16c>)
 8009a70:	4613      	mov	r3, r2
 8009a72:	009b      	lsls	r3, r3, #2
 8009a74:	4413      	add	r3, r2
 8009a76:	00db      	lsls	r3, r3, #3
 8009a78:	440b      	add	r3, r1
 8009a7a:	3314      	adds	r3, #20
 8009a7c:	681b      	ldr	r3, [r3, #0]
 8009a7e:	f107 0208 	add.w	r2, r7, #8
 8009a82:	4611      	mov	r1, r2
 8009a84:	4618      	mov	r0, r3
 8009a86:	f7fa ffff 	bl	8004a88 <HAL_GPIO_Init>

    	    GPIO_InitStruct.Pin       = g_spi_config[bus].pin.csn;
 8009a8a:	7ffa      	ldrb	r2, [r7, #31]
 8009a8c:	4925      	ldr	r1, [pc, #148]	; (8009b24 <spi_config_hal_setup+0x16c>)
 8009a8e:	4613      	mov	r3, r2
 8009a90:	009b      	lsls	r3, r3, #2
 8009a92:	4413      	add	r3, r2
 8009a94:	00db      	lsls	r3, r3, #3
 8009a96:	440b      	add	r3, r1
 8009a98:	331a      	adds	r3, #26
 8009a9a:	881b      	ldrh	r3, [r3, #0]
 8009a9c:	60bb      	str	r3, [r7, #8]
    	    GPIO_InitStruct.Mode      = GPIO_MODE_INPUT;
 8009a9e:	2300      	movs	r3, #0
 8009aa0:	60fb      	str	r3, [r7, #12]
    	    GPIO_InitStruct.Pull      = GPIO_NOPULL;
 8009aa2:	2300      	movs	r3, #0
 8009aa4:	613b      	str	r3, [r7, #16]
//    	    GPIO_InitStruct.Speed     = GPIO_SPEED_FREQ_LOW;
    	    HAL_GPIO_Init(g_spi_config[bus].pin.csn_port, &GPIO_InitStruct);
 8009aa6:	7ffa      	ldrb	r2, [r7, #31]
 8009aa8:	491e      	ldr	r1, [pc, #120]	; (8009b24 <spi_config_hal_setup+0x16c>)
 8009aaa:	4613      	mov	r3, r2
 8009aac:	009b      	lsls	r3, r3, #2
 8009aae:	4413      	add	r3, r2
 8009ab0:	00db      	lsls	r3, r3, #3
 8009ab2:	440b      	add	r3, r1
 8009ab4:	331c      	adds	r3, #28
 8009ab6:	681b      	ldr	r3, [r3, #0]
 8009ab8:	f107 0208 	add.w	r2, r7, #8
 8009abc:	4611      	mov	r1, r2
 8009abe:	4618      	mov	r0, r3
 8009ac0:	f7fa ffe2 	bl	8004a88 <HAL_GPIO_Init>

        	switch (bus)
 8009ac4:	7ffb      	ldrb	r3, [r7, #31]
 8009ac6:	2b00      	cmp	r3, #0
 8009ac8:	d10c      	bne.n	8009ae4 <spi_config_hal_setup+0x12c>
        	{
        		case SPI_CONFIG_BUS_WIFI:
        		    __HAL_RCC_SPI1_CLK_ENABLE();
 8009aca:	4b17      	ldr	r3, [pc, #92]	; (8009b28 <spi_config_hal_setup+0x170>)
 8009acc:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8009ace:	4a16      	ldr	r2, [pc, #88]	; (8009b28 <spi_config_hal_setup+0x170>)
 8009ad0:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8009ad4:	6613      	str	r3, [r2, #96]	; 0x60
 8009ad6:	4b14      	ldr	r3, [pc, #80]	; (8009b28 <spi_config_hal_setup+0x170>)
 8009ad8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8009ada:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8009ade:	607b      	str	r3, [r7, #4]
 8009ae0:	687b      	ldr	r3, [r7, #4]
        		break;
 8009ae2:	e000      	b.n	8009ae6 <spi_config_hal_setup+0x12e>
        		default:
				break;
 8009ae4:	bf00      	nop
        	}
    	    if(HAL_SPI_Init(g_spi_config[bus].handle) != HAL_OK)
 8009ae6:	7ffa      	ldrb	r2, [r7, #31]
 8009ae8:	490e      	ldr	r1, [pc, #56]	; (8009b24 <spi_config_hal_setup+0x16c>)
 8009aea:	4613      	mov	r3, r2
 8009aec:	009b      	lsls	r3, r3, #2
 8009aee:	4413      	add	r3, r2
 8009af0:	00db      	lsls	r3, r3, #3
 8009af2:	440b      	add	r3, r1
 8009af4:	3324      	adds	r3, #36	; 0x24
 8009af6:	681b      	ldr	r3, [r3, #0]
 8009af8:	4618      	mov	r0, r3
 8009afa:	f7fc fca7 	bl	800644c <HAL_SPI_Init>
 8009afe:	4603      	mov	r3, r0
 8009b00:	2b00      	cmp	r3, #0
 8009b02:	d000      	beq.n	8009b06 <spi_config_hal_setup+0x14e>
    	    {
    	        /* Initialization Error */
    	        while(1);
 8009b04:	e7fe      	b.n	8009b04 <spi_config_hal_setup+0x14c>
    for (spi_config_bus_e bus = SPI_CONFIG_BUS_FIRST; bus < NUM_SPI_CONFIG_BUSES; bus++)
 8009b06:	7ffb      	ldrb	r3, [r7, #31]
 8009b08:	3301      	adds	r3, #1
 8009b0a:	77fb      	strb	r3, [r7, #31]
 8009b0c:	7ffb      	ldrb	r3, [r7, #31]
 8009b0e:	2b00      	cmp	r3, #0
 8009b10:	f43f af58 	beq.w	80099c4 <spi_config_hal_setup+0xc>
    // TODO make this an array that gets populated so you don't need to lookup everytime..
//    for (spi_access_chip_id_e chip_id = SPI_ACCESS_CHIP_ID_FIRST; chip_id < NUM_SPI_ACCESS_CHIP_IDS; chip_id++)
//    {
//    	g_spi_chip_id_handle[chip_id] = spi_config_bus_lookup_from_chip_id(chip_id);
//    }
}
 8009b14:	bf00      	nop
 8009b16:	bf00      	nop
 8009b18:	3720      	adds	r7, #32
 8009b1a:	46bd      	mov	sp, r7
 8009b1c:	bd80      	pop	{r7, pc}
 8009b1e:	bf00      	nop
 8009b20:	20000164 	.word	0x20000164
 8009b24:	0800bc94 	.word	0x0800bc94
 8009b28:	40021000 	.word	0x40021000

08009b2c <HAL_UART_TxCpltCallback>:

bool gb_tx_complete = false;
bool gb_rx_complete = false;

void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8009b2c:	b480      	push	{r7}
 8009b2e:	b083      	sub	sp, #12
 8009b30:	af00      	add	r7, sp, #0
 8009b32:	6078      	str	r0, [r7, #4]
	gb_tx_complete = true;
 8009b34:	4b05      	ldr	r3, [pc, #20]	; (8009b4c <HAL_UART_TxCpltCallback+0x20>)
 8009b36:	2201      	movs	r2, #1
 8009b38:	701a      	strb	r2, [r3, #0]
	gb_rx_complete = false;
 8009b3a:	4b05      	ldr	r3, [pc, #20]	; (8009b50 <HAL_UART_TxCpltCallback+0x24>)
 8009b3c:	2200      	movs	r2, #0
 8009b3e:	701a      	strb	r2, [r3, #0]
}
 8009b40:	bf00      	nop
 8009b42:	370c      	adds	r7, #12
 8009b44:	46bd      	mov	sp, r7
 8009b46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b4a:	4770      	bx	lr
 8009b4c:	20002678 	.word	0x20002678
 8009b50:	20002679 	.word	0x20002679

08009b54 <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8009b54:	b480      	push	{r7}
 8009b56:	b083      	sub	sp, #12
 8009b58:	af00      	add	r7, sp, #0
 8009b5a:	6078      	str	r0, [r7, #4]
	gb_rx_complete = true;
 8009b5c:	4b05      	ldr	r3, [pc, #20]	; (8009b74 <HAL_UART_RxCpltCallback+0x20>)
 8009b5e:	2201      	movs	r2, #1
 8009b60:	701a      	strb	r2, [r3, #0]
	gb_tx_complete = false;
 8009b62:	4b05      	ldr	r3, [pc, #20]	; (8009b78 <HAL_UART_RxCpltCallback+0x24>)
 8009b64:	2200      	movs	r2, #0
 8009b66:	701a      	strb	r2, [r3, #0]
}
 8009b68:	bf00      	nop
 8009b6a:	370c      	adds	r7, #12
 8009b6c:	46bd      	mov	sp, r7
 8009b6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b72:	4770      	bx	lr
 8009b74:	20002679 	.word	0x20002679
 8009b78:	20002678 	.word	0x20002678

08009b7c <USART1_IRQHandler>:

void USART1_IRQHandler(void)
{
 8009b7c:	b580      	push	{r7, lr}
 8009b7e:	af00      	add	r7, sp, #0
	HAL_UART_IRQHandler(uart_config_esp8266_handle());
 8009b80:	f000 f94a 	bl	8009e18 <uart_config_esp8266_handle>
 8009b84:	4603      	mov	r3, r0
 8009b86:	4618      	mov	r0, r3
 8009b88:	f7fe fa0e 	bl	8007fa8 <HAL_UART_IRQHandler>
	//__HAL_UART_CLEAR_IT(uart_config_esp8266_handle(), U ART_IT_TXE);

	//g_counter++;
}
 8009b8c:	bf00      	nop
 8009b8e:	bd80      	pop	{r7, pc}

08009b90 <uart_access_hal_write_and_read_block>:

uint8_t g_data_read[100] = {0xff};
void uart_access_hal_write_and_read_block(uart_handle_t ph_uart, uint8_t* write_data, uint16_t write_len, uint8_t* read_buf, uint16_t read_len)
{
 8009b90:	b580      	push	{r7, lr}
 8009b92:	b084      	sub	sp, #16
 8009b94:	af00      	add	r7, sp, #0
 8009b96:	60f8      	str	r0, [r7, #12]
 8009b98:	60b9      	str	r1, [r7, #8]
 8009b9a:	603b      	str	r3, [r7, #0]
 8009b9c:	4613      	mov	r3, r2
 8009b9e:	80fb      	strh	r3, [r7, #6]
	// clear UART with 0 timeout call below.
	HAL_UART_Receive(ph_uart, g_data_read, 1000, 0);
 8009ba0:	2300      	movs	r3, #0
 8009ba2:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8009ba6:	4914      	ldr	r1, [pc, #80]	; (8009bf8 <uart_access_hal_write_and_read_block+0x68>)
 8009ba8:	68f8      	ldr	r0, [r7, #12]
 8009baa:	f7fe f868 	bl	8007c7e <HAL_UART_Receive>

	// start listening for receive before TX
	if (HAL_OK != HAL_UART_Receive_IT(ph_uart, read_buf, read_len))
 8009bae:	8b3b      	ldrh	r3, [r7, #24]
 8009bb0:	461a      	mov	r2, r3
 8009bb2:	6839      	ldr	r1, [r7, #0]
 8009bb4:	68f8      	ldr	r0, [r7, #12]
 8009bb6:	f7fe f9a1 	bl	8007efc <HAL_UART_Receive_IT>
 8009bba:	4603      	mov	r3, r0
 8009bbc:	2b00      	cmp	r3, #0
 8009bbe:	d000      	beq.n	8009bc2 <uart_access_hal_write_and_read_block+0x32>
	{
		while (1);
 8009bc0:	e7fe      	b.n	8009bc0 <uart_access_hal_write_and_read_block+0x30>
	}
	gb_tx_complete = false;
 8009bc2:	4b0e      	ldr	r3, [pc, #56]	; (8009bfc <uart_access_hal_write_and_read_block+0x6c>)
 8009bc4:	2200      	movs	r2, #0
 8009bc6:	701a      	strb	r2, [r3, #0]

	// tx
	if (HAL_OK != HAL_UART_Transmit_IT(ph_uart, write_data, write_len))
 8009bc8:	88fb      	ldrh	r3, [r7, #6]
 8009bca:	461a      	mov	r2, r3
 8009bcc:	68b9      	ldr	r1, [r7, #8]
 8009bce:	68f8      	ldr	r0, [r7, #12]
 8009bd0:	f7fe f926 	bl	8007e20 <HAL_UART_Transmit_IT>
 8009bd4:	4603      	mov	r3, r0
 8009bd6:	2b00      	cmp	r3, #0
 8009bd8:	d000      	beq.n	8009bdc <uart_access_hal_write_and_read_block+0x4c>
	{
		while (1);
 8009bda:	e7fe      	b.n	8009bda <uart_access_hal_write_and_read_block+0x4a>
	}

	// wait for rx complete
	while (!gb_rx_complete);
 8009bdc:	bf00      	nop
 8009bde:	4b08      	ldr	r3, [pc, #32]	; (8009c00 <uart_access_hal_write_and_read_block+0x70>)
 8009be0:	781b      	ldrb	r3, [r3, #0]
 8009be2:	f083 0301 	eor.w	r3, r3, #1
 8009be6:	b2db      	uxtb	r3, r3
 8009be8:	2b00      	cmp	r3, #0
 8009bea:	d1f8      	bne.n	8009bde <uart_access_hal_write_and_read_block+0x4e>
}
 8009bec:	bf00      	nop
 8009bee:	bf00      	nop
 8009bf0:	3710      	adds	r7, #16
 8009bf2:	46bd      	mov	sp, r7
 8009bf4:	bd80      	pop	{r7, pc}
 8009bf6:	bf00      	nop
 8009bf8:	20000094 	.word	0x20000094
 8009bfc:	20002678 	.word	0x20002678
 8009c00:	20002679 	.word	0x20002679

08009c04 <uart_config_hal_setup>:
extern const uart_access_id_e* g_uart_chip_bus_lookup[NUM_UART_CONFIG_BUSES];
extern uint16_t g_uart_num_chips_per_bus[NUM_UART_CONFIG_BUSES];


void uart_config_hal_setup(void)
{
 8009c04:	b580      	push	{r7, lr}
 8009c06:	b0a0      	sub	sp, #128	; 0x80
 8009c08:	af00      	add	r7, sp, #0
    GPIO_InitTypeDef  GPIO_InitStruct;

    RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8009c0a:	f107 030c 	add.w	r3, r7, #12
 8009c0e:	225c      	movs	r2, #92	; 0x5c
 8009c10:	2100      	movs	r1, #0
 8009c12:	4618      	mov	r0, r3
 8009c14:	f001 f91c 	bl	800ae50 <memset>

    for (uart_config_bus_e bus = UART_CONFIG_BUS_FIRST; bus < NUM_UART_CONFIG_BUSES; bus++)
 8009c18:	2300      	movs	r3, #0
 8009c1a:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
 8009c1e:	e0e9      	b.n	8009df4 <uart_config_hal_setup+0x1f0>
    {
    	if (g_uart_num_chips_per_bus[bus])
 8009c20:	f897 307f 	ldrb.w	r3, [r7, #127]	; 0x7f
 8009c24:	4a78      	ldr	r2, [pc, #480]	; (8009e08 <uart_config_hal_setup+0x204>)
 8009c26:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8009c2a:	2b00      	cmp	r3, #0
 8009c2c:	f000 80dd 	beq.w	8009dea <uart_config_hal_setup+0x1e6>
    	{
    	    GPIO_InitStruct.Pin       = g_uart_config[bus].pin.rx;
 8009c30:	f897 207f 	ldrb.w	r2, [r7, #127]	; 0x7f
 8009c34:	4975      	ldr	r1, [pc, #468]	; (8009e0c <uart_config_hal_setup+0x208>)
 8009c36:	4613      	mov	r3, r2
 8009c38:	005b      	lsls	r3, r3, #1
 8009c3a:	4413      	add	r3, r2
 8009c3c:	00db      	lsls	r3, r3, #3
 8009c3e:	440b      	add	r3, r1
 8009c40:	881b      	ldrh	r3, [r3, #0]
 8009c42:	66bb      	str	r3, [r7, #104]	; 0x68
    	    GPIO_InitStruct.Mode      = GPIO_MODE_AF_PP;
 8009c44:	2302      	movs	r3, #2
 8009c46:	66fb      	str	r3, [r7, #108]	; 0x6c
    	    GPIO_InitStruct.Pull      = GPIO_NOPULL;
 8009c48:	2300      	movs	r3, #0
 8009c4a:	673b      	str	r3, [r7, #112]	; 0x70
    	    GPIO_InitStruct.Speed     = GPIO_SPEED_FREQ_VERY_HIGH;
 8009c4c:	2303      	movs	r3, #3
 8009c4e:	677b      	str	r3, [r7, #116]	; 0x74
    	    GPIO_InitStruct.Alternate = g_uart_config[bus].pin.rx_alt_func;
 8009c50:	f897 207f 	ldrb.w	r2, [r7, #127]	; 0x7f
 8009c54:	496d      	ldr	r1, [pc, #436]	; (8009e0c <uart_config_hal_setup+0x208>)
 8009c56:	4613      	mov	r3, r2
 8009c58:	005b      	lsls	r3, r3, #1
 8009c5a:	4413      	add	r3, r2
 8009c5c:	00db      	lsls	r3, r3, #3
 8009c5e:	440b      	add	r3, r1
 8009c60:	3308      	adds	r3, #8
 8009c62:	781b      	ldrb	r3, [r3, #0]
 8009c64:	67bb      	str	r3, [r7, #120]	; 0x78
    	    HAL_GPIO_Init(g_uart_config[bus].pin.rx_port, &GPIO_InitStruct);
 8009c66:	f897 207f 	ldrb.w	r2, [r7, #127]	; 0x7f
 8009c6a:	4968      	ldr	r1, [pc, #416]	; (8009e0c <uart_config_hal_setup+0x208>)
 8009c6c:	4613      	mov	r3, r2
 8009c6e:	005b      	lsls	r3, r3, #1
 8009c70:	4413      	add	r3, r2
 8009c72:	00db      	lsls	r3, r3, #3
 8009c74:	440b      	add	r3, r1
 8009c76:	3304      	adds	r3, #4
 8009c78:	681b      	ldr	r3, [r3, #0]
 8009c7a:	f107 0268 	add.w	r2, r7, #104	; 0x68
 8009c7e:	4611      	mov	r1, r2
 8009c80:	4618      	mov	r0, r3
 8009c82:	f7fa ff01 	bl	8004a88 <HAL_GPIO_Init>

    	    GPIO_InitStruct.Pin       = g_uart_config[bus].pin.tx;
 8009c86:	f897 207f 	ldrb.w	r2, [r7, #127]	; 0x7f
 8009c8a:	4960      	ldr	r1, [pc, #384]	; (8009e0c <uart_config_hal_setup+0x208>)
 8009c8c:	4613      	mov	r3, r2
 8009c8e:	005b      	lsls	r3, r3, #1
 8009c90:	4413      	add	r3, r2
 8009c92:	00db      	lsls	r3, r3, #3
 8009c94:	440b      	add	r3, r1
 8009c96:	330a      	adds	r3, #10
 8009c98:	881b      	ldrh	r3, [r3, #0]
 8009c9a:	66bb      	str	r3, [r7, #104]	; 0x68
    	    GPIO_InitStruct.Mode      = GPIO_MODE_AF_PP;
 8009c9c:	2302      	movs	r3, #2
 8009c9e:	66fb      	str	r3, [r7, #108]	; 0x6c
    	    GPIO_InitStruct.Pull      = GPIO_NOPULL;
 8009ca0:	2300      	movs	r3, #0
 8009ca2:	673b      	str	r3, [r7, #112]	; 0x70
    	    GPIO_InitStruct.Speed     = GPIO_SPEED_FREQ_VERY_HIGH;
 8009ca4:	2303      	movs	r3, #3
 8009ca6:	677b      	str	r3, [r7, #116]	; 0x74
    	    GPIO_InitStruct.Alternate = g_uart_config[bus].pin.tx_alt_func;
 8009ca8:	f897 207f 	ldrb.w	r2, [r7, #127]	; 0x7f
 8009cac:	4957      	ldr	r1, [pc, #348]	; (8009e0c <uart_config_hal_setup+0x208>)
 8009cae:	4613      	mov	r3, r2
 8009cb0:	005b      	lsls	r3, r3, #1
 8009cb2:	4413      	add	r3, r2
 8009cb4:	00db      	lsls	r3, r3, #3
 8009cb6:	440b      	add	r3, r1
 8009cb8:	3310      	adds	r3, #16
 8009cba:	781b      	ldrb	r3, [r3, #0]
 8009cbc:	67bb      	str	r3, [r7, #120]	; 0x78
    	    HAL_GPIO_Init(g_uart_config[bus].pin.tx_port, &GPIO_InitStruct);
 8009cbe:	f897 207f 	ldrb.w	r2, [r7, #127]	; 0x7f
 8009cc2:	4952      	ldr	r1, [pc, #328]	; (8009e0c <uart_config_hal_setup+0x208>)
 8009cc4:	4613      	mov	r3, r2
 8009cc6:	005b      	lsls	r3, r3, #1
 8009cc8:	4413      	add	r3, r2
 8009cca:	00db      	lsls	r3, r3, #3
 8009ccc:	440b      	add	r3, r1
 8009cce:	330c      	adds	r3, #12
 8009cd0:	681b      	ldr	r3, [r3, #0]
 8009cd2:	f107 0268 	add.w	r2, r7, #104	; 0x68
 8009cd6:	4611      	mov	r1, r2
 8009cd8:	4618      	mov	r0, r3
 8009cda:	f7fa fed5 	bl	8004a88 <HAL_GPIO_Init>

    	    switch (bus)
 8009cde:	f897 307f 	ldrb.w	r3, [r7, #127]	; 0x7f
 8009ce2:	2b00      	cmp	r3, #0
 8009ce4:	d002      	beq.n	8009cec <uart_config_hal_setup+0xe8>
 8009ce6:	2b01      	cmp	r3, #1
 8009ce8:	d01b      	beq.n	8009d22 <uart_config_hal_setup+0x11e>
    	    	       //Error_Handler();
    	    	     }
    	    	    __HAL_RCC_USART1_CLK_ENABLE();
				break;
    	    	default:
    	    	break;
 8009cea:	e034      	b.n	8009d56 <uart_config_hal_setup+0x152>
    	    	    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_LPUART1;
 8009cec:	2320      	movs	r3, #32
 8009cee:	60fb      	str	r3, [r7, #12]
    	    	    PeriphClkInit.Lpuart1ClockSelection = RCC_LPUART1CLKSOURCE_LSE;
 8009cf0:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8009cf4:	63bb      	str	r3, [r7, #56]	; 0x38
    	    	    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8009cf6:	f107 030c 	add.w	r3, r7, #12
 8009cfa:	4618      	mov	r0, r3
 8009cfc:	f7fb ff8a 	bl	8005c14 <HAL_RCCEx_PeriphCLKConfig>
 8009d00:	4603      	mov	r3, r0
 8009d02:	2b00      	cmp	r3, #0
 8009d04:	d000      	beq.n	8009d08 <uart_config_hal_setup+0x104>
    	    	         while(1);
 8009d06:	e7fe      	b.n	8009d06 <uart_config_hal_setup+0x102>
    	    	    __HAL_RCC_LPUART1_CLK_ENABLE();
 8009d08:	4b41      	ldr	r3, [pc, #260]	; (8009e10 <uart_config_hal_setup+0x20c>)
 8009d0a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8009d0c:	4a40      	ldr	r2, [pc, #256]	; (8009e10 <uart_config_hal_setup+0x20c>)
 8009d0e:	f043 0301 	orr.w	r3, r3, #1
 8009d12:	65d3      	str	r3, [r2, #92]	; 0x5c
 8009d14:	4b3e      	ldr	r3, [pc, #248]	; (8009e10 <uart_config_hal_setup+0x20c>)
 8009d16:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8009d18:	f003 0301 	and.w	r3, r3, #1
 8009d1c:	60bb      	str	r3, [r7, #8]
 8009d1e:	68bb      	ldr	r3, [r7, #8]
    	    	break;
 8009d20:	e019      	b.n	8009d56 <uart_config_hal_setup+0x152>
    	    	    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8009d22:	2301      	movs	r3, #1
 8009d24:	60fb      	str	r3, [r7, #12]
    	    	    PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 8009d26:	2300      	movs	r3, #0
 8009d28:	62fb      	str	r3, [r7, #44]	; 0x2c
    	    	    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8009d2a:	f107 030c 	add.w	r3, r7, #12
 8009d2e:	4618      	mov	r0, r3
 8009d30:	f7fb ff70 	bl	8005c14 <HAL_RCCEx_PeriphCLKConfig>
 8009d34:	4603      	mov	r3, r0
 8009d36:	2b00      	cmp	r3, #0
 8009d38:	d000      	beq.n	8009d3c <uart_config_hal_setup+0x138>
    	    	         while(1);
 8009d3a:	e7fe      	b.n	8009d3a <uart_config_hal_setup+0x136>
    	    	    __HAL_RCC_USART1_CLK_ENABLE();
 8009d3c:	4b34      	ldr	r3, [pc, #208]	; (8009e10 <uart_config_hal_setup+0x20c>)
 8009d3e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8009d40:	4a33      	ldr	r2, [pc, #204]	; (8009e10 <uart_config_hal_setup+0x20c>)
 8009d42:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8009d46:	6613      	str	r3, [r2, #96]	; 0x60
 8009d48:	4b31      	ldr	r3, [pc, #196]	; (8009e10 <uart_config_hal_setup+0x20c>)
 8009d4a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8009d4c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8009d50:	607b      	str	r3, [r7, #4]
 8009d52:	687b      	ldr	r3, [r7, #4]
				break;
 8009d54:	bf00      	nop
    	    }
    	    //UART_ITConfig(USART1, UART_IT_TXE, ENABLE);
    	    //UART_ITConfig(USART1, UART_IT_RXNE, ENABLE);
    	    if(HAL_UART_DeInit(&g_uart_handle_config[bus]) != HAL_OK)
 8009d56:	f897 207f 	ldrb.w	r2, [r7, #127]	; 0x7f
 8009d5a:	4613      	mov	r3, r2
 8009d5c:	015b      	lsls	r3, r3, #5
 8009d5e:	4413      	add	r3, r2
 8009d60:	009b      	lsls	r3, r3, #2
 8009d62:	4a2c      	ldr	r2, [pc, #176]	; (8009e14 <uart_config_hal_setup+0x210>)
 8009d64:	4413      	add	r3, r2
 8009d66:	4618      	mov	r0, r3
 8009d68:	f7fd ff3c 	bl	8007be4 <HAL_UART_DeInit>
 8009d6c:	4603      	mov	r3, r0
 8009d6e:	2b00      	cmp	r3, #0
 8009d70:	d000      	beq.n	8009d74 <uart_config_hal_setup+0x170>
    	    {
    	        while(1);//Error_Handler();
 8009d72:	e7fe      	b.n	8009d72 <uart_config_hal_setup+0x16e>
    	    }
    	    if(HAL_UART_Init(&g_uart_handle_config[bus]) != HAL_OK)
 8009d74:	f897 207f 	ldrb.w	r2, [r7, #127]	; 0x7f
 8009d78:	4613      	mov	r3, r2
 8009d7a:	015b      	lsls	r3, r3, #5
 8009d7c:	4413      	add	r3, r2
 8009d7e:	009b      	lsls	r3, r3, #2
 8009d80:	4a24      	ldr	r2, [pc, #144]	; (8009e14 <uart_config_hal_setup+0x210>)
 8009d82:	4413      	add	r3, r2
 8009d84:	4618      	mov	r0, r3
 8009d86:	f7fd fedf 	bl	8007b48 <HAL_UART_Init>
 8009d8a:	4603      	mov	r3, r0
 8009d8c:	2b00      	cmp	r3, #0
 8009d8e:	d000      	beq.n	8009d92 <uart_config_hal_setup+0x18e>
    	    {
    	        while(1);//Error_Handler();
 8009d90:	e7fe      	b.n	8009d90 <uart_config_hal_setup+0x18c>
    	    }
    	    HAL_NVIC_SetPriority(g_uart_config[bus].irqn, 0, 1);
 8009d92:	f897 207f 	ldrb.w	r2, [r7, #127]	; 0x7f
 8009d96:	491d      	ldr	r1, [pc, #116]	; (8009e0c <uart_config_hal_setup+0x208>)
 8009d98:	4613      	mov	r3, r2
 8009d9a:	005b      	lsls	r3, r3, #1
 8009d9c:	4413      	add	r3, r2
 8009d9e:	00db      	lsls	r3, r3, #3
 8009da0:	440b      	add	r3, r1
 8009da2:	3314      	adds	r3, #20
 8009da4:	f993 3000 	ldrsb.w	r3, [r3]
 8009da8:	2201      	movs	r2, #1
 8009daa:	2100      	movs	r1, #0
 8009dac:	4618      	mov	r0, r3
 8009dae:	f7fa fb5a 	bl	8004466 <HAL_NVIC_SetPriority>
    	    HAL_NVIC_EnableIRQ(g_uart_config[bus].irqn);
 8009db2:	f897 207f 	ldrb.w	r2, [r7, #127]	; 0x7f
 8009db6:	4915      	ldr	r1, [pc, #84]	; (8009e0c <uart_config_hal_setup+0x208>)
 8009db8:	4613      	mov	r3, r2
 8009dba:	005b      	lsls	r3, r3, #1
 8009dbc:	4413      	add	r3, r2
 8009dbe:	00db      	lsls	r3, r3, #3
 8009dc0:	440b      	add	r3, r1
 8009dc2:	3314      	adds	r3, #20
 8009dc4:	f993 3000 	ldrsb.w	r3, [r3]
 8009dc8:	4618      	mov	r0, r3
 8009dca:	f7fa fb68 	bl	800449e <HAL_NVIC_EnableIRQ>
    	    HAL_NVIC_ClearPendingIRQ(g_uart_config[bus].irqn);
 8009dce:	f897 207f 	ldrb.w	r2, [r7, #127]	; 0x7f
 8009dd2:	490e      	ldr	r1, [pc, #56]	; (8009e0c <uart_config_hal_setup+0x208>)
 8009dd4:	4613      	mov	r3, r2
 8009dd6:	005b      	lsls	r3, r3, #1
 8009dd8:	4413      	add	r3, r2
 8009dda:	00db      	lsls	r3, r3, #3
 8009ddc:	440b      	add	r3, r1
 8009dde:	3314      	adds	r3, #20
 8009de0:	f993 3000 	ldrsb.w	r3, [r3]
 8009de4:	4618      	mov	r0, r3
 8009de6:	f7fa fb82 	bl	80044ee <HAL_NVIC_ClearPendingIRQ>
    for (uart_config_bus_e bus = UART_CONFIG_BUS_FIRST; bus < NUM_UART_CONFIG_BUSES; bus++)
 8009dea:	f897 307f 	ldrb.w	r3, [r7, #127]	; 0x7f
 8009dee:	3301      	adds	r3, #1
 8009df0:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
 8009df4:	f897 307f 	ldrb.w	r3, [r7, #127]	; 0x7f
 8009df8:	2b01      	cmp	r3, #1
 8009dfa:	f67f af11 	bls.w	8009c20 <uart_config_hal_setup+0x1c>
    	}
    }

}
 8009dfe:	bf00      	nop
 8009e00:	bf00      	nop
 8009e02:	3780      	adds	r7, #128	; 0x80
 8009e04:	46bd      	mov	sp, r7
 8009e06:	bd80      	pop	{r7, pc}
 8009e08:	20000270 	.word	0x20000270
 8009e0c:	0800bcbc 	.word	0x0800bcbc
 8009e10:	40021000 	.word	0x40021000
 8009e14:	20000168 	.word	0x20000168

08009e18 <uart_config_esp8266_handle>:
	return &g_uart_handle_config[UART_CONFIG_BUS_HOST];
}


uart_handle_t uart_config_esp8266_handle(void)
{
 8009e18:	b480      	push	{r7}
 8009e1a:	af00      	add	r7, sp, #0
	return &g_uart_handle_config[UART_CONFIG_BUS_ESP8266];
 8009e1c:	4b02      	ldr	r3, [pc, #8]	; (8009e28 <uart_config_esp8266_handle+0x10>)
}
 8009e1e:	4618      	mov	r0, r3
 8009e20:	46bd      	mov	sp, r7
 8009e22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e26:	4770      	bx	lr
 8009e28:	200001ec 	.word	0x200001ec

08009e2c <HAL_Set_DMA_Callbacks>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);


// Function below added by SRW
static void HAL_Set_DMA_Callbacks(void)
{
 8009e2c:	b580      	push	{r7, lr}
 8009e2e:	af00      	add	r7, sp, #0
    HAL_DMA_RegisterCallback(&hdma_tim1_ch1, HAL_DMA_XFER_CPLT_CB_ID, HAL_DMA_CMPLT_CALLBACK);
 8009e30:	4a0d      	ldr	r2, [pc, #52]	; (8009e68 <HAL_Set_DMA_Callbacks+0x3c>)
 8009e32:	2100      	movs	r1, #0
 8009e34:	480d      	ldr	r0, [pc, #52]	; (8009e6c <HAL_Set_DMA_Callbacks+0x40>)
 8009e36:	f7fa fdaf 	bl	8004998 <HAL_DMA_RegisterCallback>
    HAL_DMA_RegisterCallback(&hdma_tim1_ch2, HAL_DMA_XFER_CPLT_CB_ID, HAL_DMA_CMPLT_CALLBACK);
 8009e3a:	4a0b      	ldr	r2, [pc, #44]	; (8009e68 <HAL_Set_DMA_Callbacks+0x3c>)
 8009e3c:	2100      	movs	r1, #0
 8009e3e:	480c      	ldr	r0, [pc, #48]	; (8009e70 <HAL_Set_DMA_Callbacks+0x44>)
 8009e40:	f7fa fdaa 	bl	8004998 <HAL_DMA_RegisterCallback>
    HAL_DMA_RegisterCallback(&hdma_tim1_ch3, HAL_DMA_XFER_CPLT_CB_ID, HAL_DMA_CMPLT_CALLBACK);
 8009e44:	4a08      	ldr	r2, [pc, #32]	; (8009e68 <HAL_Set_DMA_Callbacks+0x3c>)
 8009e46:	2100      	movs	r1, #0
 8009e48:	480a      	ldr	r0, [pc, #40]	; (8009e74 <HAL_Set_DMA_Callbacks+0x48>)
 8009e4a:	f7fa fda5 	bl	8004998 <HAL_DMA_RegisterCallback>
    HAL_DMA_RegisterCallback(&hdma_tim15_ch1_up_trig_com, HAL_DMA_XFER_CPLT_CB_ID, HAL_DMA_CMPLT_CALLBACK);
 8009e4e:	4a06      	ldr	r2, [pc, #24]	; (8009e68 <HAL_Set_DMA_Callbacks+0x3c>)
 8009e50:	2100      	movs	r1, #0
 8009e52:	4809      	ldr	r0, [pc, #36]	; (8009e78 <HAL_Set_DMA_Callbacks+0x4c>)
 8009e54:	f7fa fda0 	bl	8004998 <HAL_DMA_RegisterCallback>
    HAL_DMA_RegisterCallback(&hdma_tim16_ch1_up, HAL_DMA_XFER_CPLT_CB_ID, HAL_DMA_CMPLT_CALLBACK);
 8009e58:	4a03      	ldr	r2, [pc, #12]	; (8009e68 <HAL_Set_DMA_Callbacks+0x3c>)
 8009e5a:	2100      	movs	r1, #0
 8009e5c:	4807      	ldr	r0, [pc, #28]	; (8009e7c <HAL_Set_DMA_Callbacks+0x50>)
 8009e5e:	f7fa fd9b 	bl	8004998 <HAL_DMA_RegisterCallback>
}
 8009e62:	bf00      	nop
 8009e64:	bd80      	pop	{r7, pc}
 8009e66:	bf00      	nop
 8009e68:	0800a493 	.word	0x0800a493
 8009e6c:	200024a0 	.word	0x200024a0
 8009e70:	200024e8 	.word	0x200024e8
 8009e74:	20002530 	.word	0x20002530
 8009e78:	20002578 	.word	0x20002578
 8009e7c:	200025c0 	.word	0x200025c0

08009e80 <HAL_MspInit>:

/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8009e80:	b580      	push	{r7, lr}
 8009e82:	b084      	sub	sp, #16
 8009e84:	af00      	add	r7, sp, #0
  PWR_PVDTypeDef sConfigPVD = {0};
 8009e86:	f107 0308 	add.w	r3, r7, #8
 8009e8a:	2200      	movs	r2, #0
 8009e8c:	601a      	str	r2, [r3, #0]
 8009e8e:	605a      	str	r2, [r3, #4]

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8009e90:	4b13      	ldr	r3, [pc, #76]	; (8009ee0 <HAL_MspInit+0x60>)
 8009e92:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8009e94:	4a12      	ldr	r2, [pc, #72]	; (8009ee0 <HAL_MspInit+0x60>)
 8009e96:	f043 0301 	orr.w	r3, r3, #1
 8009e9a:	6613      	str	r3, [r2, #96]	; 0x60
 8009e9c:	4b10      	ldr	r3, [pc, #64]	; (8009ee0 <HAL_MspInit+0x60>)
 8009e9e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8009ea0:	f003 0301 	and.w	r3, r3, #1
 8009ea4:	607b      	str	r3, [r7, #4]
 8009ea6:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8009ea8:	4b0d      	ldr	r3, [pc, #52]	; (8009ee0 <HAL_MspInit+0x60>)
 8009eaa:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8009eac:	4a0c      	ldr	r2, [pc, #48]	; (8009ee0 <HAL_MspInit+0x60>)
 8009eae:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8009eb2:	6593      	str	r3, [r2, #88]	; 0x58
 8009eb4:	4b0a      	ldr	r3, [pc, #40]	; (8009ee0 <HAL_MspInit+0x60>)
 8009eb6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8009eb8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8009ebc:	603b      	str	r3, [r7, #0]
 8009ebe:	683b      	ldr	r3, [r7, #0]

  /** PVD Configuration
  */
  sConfigPVD.PVDLevel = PWR_PVDLEVEL_0;
 8009ec0:	2300      	movs	r3, #0
 8009ec2:	60bb      	str	r3, [r7, #8]
  sConfigPVD.Mode = PWR_PVD_MODE_NORMAL;
 8009ec4:	2300      	movs	r3, #0
 8009ec6:	60fb      	str	r3, [r7, #12]
  HAL_PWR_ConfigPVD(&sConfigPVD);
 8009ec8:	f107 0308 	add.w	r3, r7, #8
 8009ecc:	4618      	mov	r0, r3
 8009ece:	f7fa ff95 	bl	8004dfc <HAL_PWR_ConfigPVD>
  /** Enable the PVD Output
  */
  HAL_PWR_EnablePVD();
 8009ed2:	f7fa fff3 	bl	8004ebc <HAL_PWR_EnablePVD>
}
 8009ed6:	bf00      	nop
 8009ed8:	3710      	adds	r7, #16
 8009eda:	46bd      	mov	sp, r7
 8009edc:	bd80      	pop	{r7, pc}
 8009ede:	bf00      	nop
 8009ee0:	40021000 	.word	0x40021000

08009ee4 <HAL_RTC_MspInit>:
* This function configures the hardware resources used in this example
* @param hrtc: RTC handle pointer
* @retval None
*/
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 8009ee4:	b480      	push	{r7}
 8009ee6:	b083      	sub	sp, #12
 8009ee8:	af00      	add	r7, sp, #0
 8009eea:	6078      	str	r0, [r7, #4]
  if(hrtc->Instance==RTC)
 8009eec:	687b      	ldr	r3, [r7, #4]
 8009eee:	681b      	ldr	r3, [r3, #0]
 8009ef0:	4a08      	ldr	r2, [pc, #32]	; (8009f14 <HAL_RTC_MspInit+0x30>)
 8009ef2:	4293      	cmp	r3, r2
 8009ef4:	d107      	bne.n	8009f06 <HAL_RTC_MspInit+0x22>
  {
    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 8009ef6:	4b08      	ldr	r3, [pc, #32]	; (8009f18 <HAL_RTC_MspInit+0x34>)
 8009ef8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8009efc:	4a06      	ldr	r2, [pc, #24]	; (8009f18 <HAL_RTC_MspInit+0x34>)
 8009efe:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8009f02:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
  }

}
 8009f06:	bf00      	nop
 8009f08:	370c      	adds	r7, #12
 8009f0a:	46bd      	mov	sp, r7
 8009f0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f10:	4770      	bx	lr
 8009f12:	bf00      	nop
 8009f14:	40002800 	.word	0x40002800
 8009f18:	40021000 	.word	0x40021000

08009f1c <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8009f1c:	b580      	push	{r7, lr}
 8009f1e:	b084      	sub	sp, #16
 8009f20:	af00      	add	r7, sp, #0
 8009f22:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 8009f24:	687b      	ldr	r3, [r7, #4]
 8009f26:	681b      	ldr	r3, [r3, #0]
 8009f28:	4a6e      	ldr	r2, [pc, #440]	; (800a0e4 <HAL_TIM_Base_MspInit+0x1c8>)
 8009f2a:	4293      	cmp	r3, r2
 8009f2c:	f040 8091 	bne.w	800a052 <HAL_TIM_Base_MspInit+0x136>
  {
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8009f30:	4b6d      	ldr	r3, [pc, #436]	; (800a0e8 <HAL_TIM_Base_MspInit+0x1cc>)
 8009f32:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8009f34:	4a6c      	ldr	r2, [pc, #432]	; (800a0e8 <HAL_TIM_Base_MspInit+0x1cc>)
 8009f36:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8009f3a:	6613      	str	r3, [r2, #96]	; 0x60
 8009f3c:	4b6a      	ldr	r3, [pc, #424]	; (800a0e8 <HAL_TIM_Base_MspInit+0x1cc>)
 8009f3e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8009f40:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8009f44:	60fb      	str	r3, [r7, #12]
 8009f46:	68fb      	ldr	r3, [r7, #12]

    /* TIM1 DMA Init */
    /* TIM1_CH1 Init */
    hdma_tim1_ch1.Instance = DMA1_Channel2;
 8009f48:	4b68      	ldr	r3, [pc, #416]	; (800a0ec <HAL_TIM_Base_MspInit+0x1d0>)
 8009f4a:	4a69      	ldr	r2, [pc, #420]	; (800a0f0 <HAL_TIM_Base_MspInit+0x1d4>)
 8009f4c:	601a      	str	r2, [r3, #0]
    hdma_tim1_ch1.Init.Request = DMA_REQUEST_7;
 8009f4e:	4b67      	ldr	r3, [pc, #412]	; (800a0ec <HAL_TIM_Base_MspInit+0x1d0>)
 8009f50:	2207      	movs	r2, #7
 8009f52:	605a      	str	r2, [r3, #4]
    hdma_tim1_ch1.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8009f54:	4b65      	ldr	r3, [pc, #404]	; (800a0ec <HAL_TIM_Base_MspInit+0x1d0>)
 8009f56:	2210      	movs	r2, #16
 8009f58:	609a      	str	r2, [r3, #8]
    hdma_tim1_ch1.Init.PeriphInc = DMA_PINC_DISABLE;
 8009f5a:	4b64      	ldr	r3, [pc, #400]	; (800a0ec <HAL_TIM_Base_MspInit+0x1d0>)
 8009f5c:	2200      	movs	r2, #0
 8009f5e:	60da      	str	r2, [r3, #12]
    hdma_tim1_ch1.Init.MemInc = DMA_MINC_ENABLE;
 8009f60:	4b62      	ldr	r3, [pc, #392]	; (800a0ec <HAL_TIM_Base_MspInit+0x1d0>)
 8009f62:	2280      	movs	r2, #128	; 0x80
 8009f64:	611a      	str	r2, [r3, #16]
    hdma_tim1_ch1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8009f66:	4b61      	ldr	r3, [pc, #388]	; (800a0ec <HAL_TIM_Base_MspInit+0x1d0>)
 8009f68:	f44f 7280 	mov.w	r2, #256	; 0x100
 8009f6c:	615a      	str	r2, [r3, #20]
    hdma_tim1_ch1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8009f6e:	4b5f      	ldr	r3, [pc, #380]	; (800a0ec <HAL_TIM_Base_MspInit+0x1d0>)
 8009f70:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8009f74:	619a      	str	r2, [r3, #24]
    hdma_tim1_ch1.Init.Mode = DMA_NORMAL;
 8009f76:	4b5d      	ldr	r3, [pc, #372]	; (800a0ec <HAL_TIM_Base_MspInit+0x1d0>)
 8009f78:	2200      	movs	r2, #0
 8009f7a:	61da      	str	r2, [r3, #28]
    hdma_tim1_ch1.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 8009f7c:	4b5b      	ldr	r3, [pc, #364]	; (800a0ec <HAL_TIM_Base_MspInit+0x1d0>)
 8009f7e:	f44f 5240 	mov.w	r2, #12288	; 0x3000
 8009f82:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_tim1_ch1) != HAL_OK)
 8009f84:	4859      	ldr	r0, [pc, #356]	; (800a0ec <HAL_TIM_Base_MspInit+0x1d0>)
 8009f86:	f7fa fac1 	bl	800450c <HAL_DMA_Init>
 8009f8a:	4603      	mov	r3, r0
 8009f8c:	2b00      	cmp	r3, #0
 8009f8e:	d001      	beq.n	8009f94 <HAL_TIM_Base_MspInit+0x78>
    {
      Error_Handler();
 8009f90:	f7ff fd0d 	bl	80099ae <Error_Handler>
    }

    __HAL_LINKDMA(htim_base,hdma[TIM_DMA_ID_CC1],hdma_tim1_ch1);
 8009f94:	687b      	ldr	r3, [r7, #4]
 8009f96:	4a55      	ldr	r2, [pc, #340]	; (800a0ec <HAL_TIM_Base_MspInit+0x1d0>)
 8009f98:	625a      	str	r2, [r3, #36]	; 0x24
 8009f9a:	4a54      	ldr	r2, [pc, #336]	; (800a0ec <HAL_TIM_Base_MspInit+0x1d0>)
 8009f9c:	687b      	ldr	r3, [r7, #4]
 8009f9e:	6293      	str	r3, [r2, #40]	; 0x28

    /* TIM1_CH2 Init */
    hdma_tim1_ch2.Instance = DMA1_Channel3;
 8009fa0:	4b54      	ldr	r3, [pc, #336]	; (800a0f4 <HAL_TIM_Base_MspInit+0x1d8>)
 8009fa2:	4a55      	ldr	r2, [pc, #340]	; (800a0f8 <HAL_TIM_Base_MspInit+0x1dc>)
 8009fa4:	601a      	str	r2, [r3, #0]
    hdma_tim1_ch2.Init.Request = DMA_REQUEST_7;
 8009fa6:	4b53      	ldr	r3, [pc, #332]	; (800a0f4 <HAL_TIM_Base_MspInit+0x1d8>)
 8009fa8:	2207      	movs	r2, #7
 8009faa:	605a      	str	r2, [r3, #4]
    hdma_tim1_ch2.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8009fac:	4b51      	ldr	r3, [pc, #324]	; (800a0f4 <HAL_TIM_Base_MspInit+0x1d8>)
 8009fae:	2210      	movs	r2, #16
 8009fb0:	609a      	str	r2, [r3, #8]
    hdma_tim1_ch2.Init.PeriphInc = DMA_PINC_DISABLE;
 8009fb2:	4b50      	ldr	r3, [pc, #320]	; (800a0f4 <HAL_TIM_Base_MspInit+0x1d8>)
 8009fb4:	2200      	movs	r2, #0
 8009fb6:	60da      	str	r2, [r3, #12]
    hdma_tim1_ch2.Init.MemInc = DMA_MINC_ENABLE;
 8009fb8:	4b4e      	ldr	r3, [pc, #312]	; (800a0f4 <HAL_TIM_Base_MspInit+0x1d8>)
 8009fba:	2280      	movs	r2, #128	; 0x80
 8009fbc:	611a      	str	r2, [r3, #16]
    hdma_tim1_ch2.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8009fbe:	4b4d      	ldr	r3, [pc, #308]	; (800a0f4 <HAL_TIM_Base_MspInit+0x1d8>)
 8009fc0:	f44f 7280 	mov.w	r2, #256	; 0x100
 8009fc4:	615a      	str	r2, [r3, #20]
    hdma_tim1_ch2.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8009fc6:	4b4b      	ldr	r3, [pc, #300]	; (800a0f4 <HAL_TIM_Base_MspInit+0x1d8>)
 8009fc8:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8009fcc:	619a      	str	r2, [r3, #24]
    hdma_tim1_ch2.Init.Mode = DMA_NORMAL;
 8009fce:	4b49      	ldr	r3, [pc, #292]	; (800a0f4 <HAL_TIM_Base_MspInit+0x1d8>)
 8009fd0:	2200      	movs	r2, #0
 8009fd2:	61da      	str	r2, [r3, #28]
    hdma_tim1_ch2.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 8009fd4:	4b47      	ldr	r3, [pc, #284]	; (800a0f4 <HAL_TIM_Base_MspInit+0x1d8>)
 8009fd6:	f44f 5240 	mov.w	r2, #12288	; 0x3000
 8009fda:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_tim1_ch2) != HAL_OK)
 8009fdc:	4845      	ldr	r0, [pc, #276]	; (800a0f4 <HAL_TIM_Base_MspInit+0x1d8>)
 8009fde:	f7fa fa95 	bl	800450c <HAL_DMA_Init>
 8009fe2:	4603      	mov	r3, r0
 8009fe4:	2b00      	cmp	r3, #0
 8009fe6:	d001      	beq.n	8009fec <HAL_TIM_Base_MspInit+0xd0>
    {
      Error_Handler();
 8009fe8:	f7ff fce1 	bl	80099ae <Error_Handler>
    }

    __HAL_LINKDMA(htim_base,hdma[TIM_DMA_ID_CC2],hdma_tim1_ch2);
 8009fec:	687b      	ldr	r3, [r7, #4]
 8009fee:	4a41      	ldr	r2, [pc, #260]	; (800a0f4 <HAL_TIM_Base_MspInit+0x1d8>)
 8009ff0:	629a      	str	r2, [r3, #40]	; 0x28
 8009ff2:	4a40      	ldr	r2, [pc, #256]	; (800a0f4 <HAL_TIM_Base_MspInit+0x1d8>)
 8009ff4:	687b      	ldr	r3, [r7, #4]
 8009ff6:	6293      	str	r3, [r2, #40]	; 0x28

    /* TIM1_CH3 Init */
    hdma_tim1_ch3.Instance = DMA1_Channel7;
 8009ff8:	4b40      	ldr	r3, [pc, #256]	; (800a0fc <HAL_TIM_Base_MspInit+0x1e0>)
 8009ffa:	4a41      	ldr	r2, [pc, #260]	; (800a100 <HAL_TIM_Base_MspInit+0x1e4>)
 8009ffc:	601a      	str	r2, [r3, #0]
    hdma_tim1_ch3.Init.Request = DMA_REQUEST_7;
 8009ffe:	4b3f      	ldr	r3, [pc, #252]	; (800a0fc <HAL_TIM_Base_MspInit+0x1e0>)
 800a000:	2207      	movs	r2, #7
 800a002:	605a      	str	r2, [r3, #4]
    hdma_tim1_ch3.Init.Direction = DMA_MEMORY_TO_PERIPH;
 800a004:	4b3d      	ldr	r3, [pc, #244]	; (800a0fc <HAL_TIM_Base_MspInit+0x1e0>)
 800a006:	2210      	movs	r2, #16
 800a008:	609a      	str	r2, [r3, #8]
    hdma_tim1_ch3.Init.PeriphInc = DMA_PINC_DISABLE;
 800a00a:	4b3c      	ldr	r3, [pc, #240]	; (800a0fc <HAL_TIM_Base_MspInit+0x1e0>)
 800a00c:	2200      	movs	r2, #0
 800a00e:	60da      	str	r2, [r3, #12]
    hdma_tim1_ch3.Init.MemInc = DMA_MINC_ENABLE;
 800a010:	4b3a      	ldr	r3, [pc, #232]	; (800a0fc <HAL_TIM_Base_MspInit+0x1e0>)
 800a012:	2280      	movs	r2, #128	; 0x80
 800a014:	611a      	str	r2, [r3, #16]
    hdma_tim1_ch3.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 800a016:	4b39      	ldr	r3, [pc, #228]	; (800a0fc <HAL_TIM_Base_MspInit+0x1e0>)
 800a018:	f44f 7280 	mov.w	r2, #256	; 0x100
 800a01c:	615a      	str	r2, [r3, #20]
    hdma_tim1_ch3.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 800a01e:	4b37      	ldr	r3, [pc, #220]	; (800a0fc <HAL_TIM_Base_MspInit+0x1e0>)
 800a020:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800a024:	619a      	str	r2, [r3, #24]
    hdma_tim1_ch3.Init.Mode = DMA_NORMAL;
 800a026:	4b35      	ldr	r3, [pc, #212]	; (800a0fc <HAL_TIM_Base_MspInit+0x1e0>)
 800a028:	2200      	movs	r2, #0
 800a02a:	61da      	str	r2, [r3, #28]
    hdma_tim1_ch3.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 800a02c:	4b33      	ldr	r3, [pc, #204]	; (800a0fc <HAL_TIM_Base_MspInit+0x1e0>)
 800a02e:	f44f 5240 	mov.w	r2, #12288	; 0x3000
 800a032:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_tim1_ch3) != HAL_OK)
 800a034:	4831      	ldr	r0, [pc, #196]	; (800a0fc <HAL_TIM_Base_MspInit+0x1e0>)
 800a036:	f7fa fa69 	bl	800450c <HAL_DMA_Init>
 800a03a:	4603      	mov	r3, r0
 800a03c:	2b00      	cmp	r3, #0
 800a03e:	d001      	beq.n	800a044 <HAL_TIM_Base_MspInit+0x128>
    {
      Error_Handler();
 800a040:	f7ff fcb5 	bl	80099ae <Error_Handler>
    }

    __HAL_LINKDMA(htim_base,hdma[TIM_DMA_ID_CC3],hdma_tim1_ch3);
 800a044:	687b      	ldr	r3, [r7, #4]
 800a046:	4a2d      	ldr	r2, [pc, #180]	; (800a0fc <HAL_TIM_Base_MspInit+0x1e0>)
 800a048:	62da      	str	r2, [r3, #44]	; 0x2c
 800a04a:	4a2c      	ldr	r2, [pc, #176]	; (800a0fc <HAL_TIM_Base_MspInit+0x1e0>)
 800a04c:	687b      	ldr	r3, [r7, #4]
 800a04e:	6293      	str	r3, [r2, #40]	; 0x28
 800a050:	e041      	b.n	800a0d6 <HAL_TIM_Base_MspInit+0x1ba>
  }
  else if(htim_base->Instance==TIM16)
 800a052:	687b      	ldr	r3, [r7, #4]
 800a054:	681b      	ldr	r3, [r3, #0]
 800a056:	4a2b      	ldr	r2, [pc, #172]	; (800a104 <HAL_TIM_Base_MspInit+0x1e8>)
 800a058:	4293      	cmp	r3, r2
 800a05a:	d13c      	bne.n	800a0d6 <HAL_TIM_Base_MspInit+0x1ba>
  {
    /* Peripheral clock enable */
    __HAL_RCC_TIM16_CLK_ENABLE();
 800a05c:	4b22      	ldr	r3, [pc, #136]	; (800a0e8 <HAL_TIM_Base_MspInit+0x1cc>)
 800a05e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800a060:	4a21      	ldr	r2, [pc, #132]	; (800a0e8 <HAL_TIM_Base_MspInit+0x1cc>)
 800a062:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800a066:	6613      	str	r3, [r2, #96]	; 0x60
 800a068:	4b1f      	ldr	r3, [pc, #124]	; (800a0e8 <HAL_TIM_Base_MspInit+0x1cc>)
 800a06a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800a06c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800a070:	60bb      	str	r3, [r7, #8]
 800a072:	68bb      	ldr	r3, [r7, #8]

    /* TIM16 DMA Init */
    /* TIM16_CH1_UP Init */
    hdma_tim16_ch1_up.Instance = DMA1_Channel6;
 800a074:	4b24      	ldr	r3, [pc, #144]	; (800a108 <HAL_TIM_Base_MspInit+0x1ec>)
 800a076:	4a25      	ldr	r2, [pc, #148]	; (800a10c <HAL_TIM_Base_MspInit+0x1f0>)
 800a078:	601a      	str	r2, [r3, #0]
    hdma_tim16_ch1_up.Init.Request = DMA_REQUEST_4;
 800a07a:	4b23      	ldr	r3, [pc, #140]	; (800a108 <HAL_TIM_Base_MspInit+0x1ec>)
 800a07c:	2204      	movs	r2, #4
 800a07e:	605a      	str	r2, [r3, #4]
    hdma_tim16_ch1_up.Init.Direction = DMA_MEMORY_TO_PERIPH;
 800a080:	4b21      	ldr	r3, [pc, #132]	; (800a108 <HAL_TIM_Base_MspInit+0x1ec>)
 800a082:	2210      	movs	r2, #16
 800a084:	609a      	str	r2, [r3, #8]
    hdma_tim16_ch1_up.Init.PeriphInc = DMA_PINC_DISABLE;
 800a086:	4b20      	ldr	r3, [pc, #128]	; (800a108 <HAL_TIM_Base_MspInit+0x1ec>)
 800a088:	2200      	movs	r2, #0
 800a08a:	60da      	str	r2, [r3, #12]
    hdma_tim16_ch1_up.Init.MemInc = DMA_MINC_ENABLE;
 800a08c:	4b1e      	ldr	r3, [pc, #120]	; (800a108 <HAL_TIM_Base_MspInit+0x1ec>)
 800a08e:	2280      	movs	r2, #128	; 0x80
 800a090:	611a      	str	r2, [r3, #16]
    hdma_tim16_ch1_up.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 800a092:	4b1d      	ldr	r3, [pc, #116]	; (800a108 <HAL_TIM_Base_MspInit+0x1ec>)
 800a094:	f44f 7280 	mov.w	r2, #256	; 0x100
 800a098:	615a      	str	r2, [r3, #20]
    hdma_tim16_ch1_up.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 800a09a:	4b1b      	ldr	r3, [pc, #108]	; (800a108 <HAL_TIM_Base_MspInit+0x1ec>)
 800a09c:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800a0a0:	619a      	str	r2, [r3, #24]
    hdma_tim16_ch1_up.Init.Mode = DMA_NORMAL;
 800a0a2:	4b19      	ldr	r3, [pc, #100]	; (800a108 <HAL_TIM_Base_MspInit+0x1ec>)
 800a0a4:	2200      	movs	r2, #0
 800a0a6:	61da      	str	r2, [r3, #28]
    hdma_tim16_ch1_up.Init.Priority = DMA_PRIORITY_LOW;
 800a0a8:	4b17      	ldr	r3, [pc, #92]	; (800a108 <HAL_TIM_Base_MspInit+0x1ec>)
 800a0aa:	2200      	movs	r2, #0
 800a0ac:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_tim16_ch1_up) != HAL_OK)
 800a0ae:	4816      	ldr	r0, [pc, #88]	; (800a108 <HAL_TIM_Base_MspInit+0x1ec>)
 800a0b0:	f7fa fa2c 	bl	800450c <HAL_DMA_Init>
 800a0b4:	4603      	mov	r3, r0
 800a0b6:	2b00      	cmp	r3, #0
 800a0b8:	d001      	beq.n	800a0be <HAL_TIM_Base_MspInit+0x1a2>
    {
      Error_Handler();
 800a0ba:	f7ff fc78 	bl	80099ae <Error_Handler>
    }

    /* Several peripheral DMA handle pointers point to the same DMA handle.
     Be aware that there is only one channel to perform all the requested DMAs. */
    __HAL_LINKDMA(htim_base,hdma[TIM_DMA_ID_CC1],hdma_tim16_ch1_up);
 800a0be:	687b      	ldr	r3, [r7, #4]
 800a0c0:	4a11      	ldr	r2, [pc, #68]	; (800a108 <HAL_TIM_Base_MspInit+0x1ec>)
 800a0c2:	625a      	str	r2, [r3, #36]	; 0x24
 800a0c4:	4a10      	ldr	r2, [pc, #64]	; (800a108 <HAL_TIM_Base_MspInit+0x1ec>)
 800a0c6:	687b      	ldr	r3, [r7, #4]
 800a0c8:	6293      	str	r3, [r2, #40]	; 0x28
    __HAL_LINKDMA(htim_base,hdma[TIM_DMA_ID_UPDATE],hdma_tim16_ch1_up);
 800a0ca:	687b      	ldr	r3, [r7, #4]
 800a0cc:	4a0e      	ldr	r2, [pc, #56]	; (800a108 <HAL_TIM_Base_MspInit+0x1ec>)
 800a0ce:	621a      	str	r2, [r3, #32]
 800a0d0:	4a0d      	ldr	r2, [pc, #52]	; (800a108 <HAL_TIM_Base_MspInit+0x1ec>)
 800a0d2:	687b      	ldr	r3, [r7, #4]
 800a0d4:	6293      	str	r3, [r2, #40]	; 0x28
  }
  HAL_Set_DMA_Callbacks();
 800a0d6:	f7ff fea9 	bl	8009e2c <HAL_Set_DMA_Callbacks>
}
 800a0da:	bf00      	nop
 800a0dc:	3710      	adds	r7, #16
 800a0de:	46bd      	mov	sp, r7
 800a0e0:	bd80      	pop	{r7, pc}
 800a0e2:	bf00      	nop
 800a0e4:	40012c00 	.word	0x40012c00
 800a0e8:	40021000 	.word	0x40021000
 800a0ec:	200024a0 	.word	0x200024a0
 800a0f0:	4002001c 	.word	0x4002001c
 800a0f4:	200024e8 	.word	0x200024e8
 800a0f8:	40020030 	.word	0x40020030
 800a0fc:	20002530 	.word	0x20002530
 800a100:	40020080 	.word	0x40020080
 800a104:	40014400 	.word	0x40014400
 800a108:	200025c0 	.word	0x200025c0
 800a10c:	4002006c 	.word	0x4002006c

0800a110 <HAL_TIM_PWM_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_pwm: TIM_PWM handle pointer
* @retval None
*/
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 800a110:	b580      	push	{r7, lr}
 800a112:	b084      	sub	sp, #16
 800a114:	af00      	add	r7, sp, #0
 800a116:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM15)
 800a118:	687b      	ldr	r3, [r7, #4]
 800a11a:	681b      	ldr	r3, [r3, #0]
 800a11c:	4a28      	ldr	r2, [pc, #160]	; (800a1c0 <HAL_TIM_PWM_MspInit+0xb0>)
 800a11e:	4293      	cmp	r3, r2
 800a120:	d149      	bne.n	800a1b6 <HAL_TIM_PWM_MspInit+0xa6>
  {
    /* Peripheral clock enable */
    __HAL_RCC_TIM15_CLK_ENABLE();
 800a122:	4b28      	ldr	r3, [pc, #160]	; (800a1c4 <HAL_TIM_PWM_MspInit+0xb4>)
 800a124:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800a126:	4a27      	ldr	r2, [pc, #156]	; (800a1c4 <HAL_TIM_PWM_MspInit+0xb4>)
 800a128:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800a12c:	6613      	str	r3, [r2, #96]	; 0x60
 800a12e:	4b25      	ldr	r3, [pc, #148]	; (800a1c4 <HAL_TIM_PWM_MspInit+0xb4>)
 800a130:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800a132:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800a136:	60fb      	str	r3, [r7, #12]
 800a138:	68fb      	ldr	r3, [r7, #12]

    /* TIM15 DMA Init */
    /* TIM15_CH1_UP_TRIG_COM Init */
    hdma_tim15_ch1_up_trig_com.Instance = DMA1_Channel5;
 800a13a:	4b23      	ldr	r3, [pc, #140]	; (800a1c8 <HAL_TIM_PWM_MspInit+0xb8>)
 800a13c:	4a23      	ldr	r2, [pc, #140]	; (800a1cc <HAL_TIM_PWM_MspInit+0xbc>)
 800a13e:	601a      	str	r2, [r3, #0]
    hdma_tim15_ch1_up_trig_com.Init.Request = DMA_REQUEST_7;
 800a140:	4b21      	ldr	r3, [pc, #132]	; (800a1c8 <HAL_TIM_PWM_MspInit+0xb8>)
 800a142:	2207      	movs	r2, #7
 800a144:	605a      	str	r2, [r3, #4]
    hdma_tim15_ch1_up_trig_com.Init.Direction = DMA_MEMORY_TO_PERIPH;
 800a146:	4b20      	ldr	r3, [pc, #128]	; (800a1c8 <HAL_TIM_PWM_MspInit+0xb8>)
 800a148:	2210      	movs	r2, #16
 800a14a:	609a      	str	r2, [r3, #8]
    hdma_tim15_ch1_up_trig_com.Init.PeriphInc = DMA_PINC_DISABLE;
 800a14c:	4b1e      	ldr	r3, [pc, #120]	; (800a1c8 <HAL_TIM_PWM_MspInit+0xb8>)
 800a14e:	2200      	movs	r2, #0
 800a150:	60da      	str	r2, [r3, #12]
    hdma_tim15_ch1_up_trig_com.Init.MemInc = DMA_MINC_ENABLE;
 800a152:	4b1d      	ldr	r3, [pc, #116]	; (800a1c8 <HAL_TIM_PWM_MspInit+0xb8>)
 800a154:	2280      	movs	r2, #128	; 0x80
 800a156:	611a      	str	r2, [r3, #16]
    hdma_tim15_ch1_up_trig_com.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 800a158:	4b1b      	ldr	r3, [pc, #108]	; (800a1c8 <HAL_TIM_PWM_MspInit+0xb8>)
 800a15a:	f44f 7280 	mov.w	r2, #256	; 0x100
 800a15e:	615a      	str	r2, [r3, #20]
    hdma_tim15_ch1_up_trig_com.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 800a160:	4b19      	ldr	r3, [pc, #100]	; (800a1c8 <HAL_TIM_PWM_MspInit+0xb8>)
 800a162:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800a166:	619a      	str	r2, [r3, #24]
    hdma_tim15_ch1_up_trig_com.Init.Mode = DMA_NORMAL;
 800a168:	4b17      	ldr	r3, [pc, #92]	; (800a1c8 <HAL_TIM_PWM_MspInit+0xb8>)
 800a16a:	2200      	movs	r2, #0
 800a16c:	61da      	str	r2, [r3, #28]
    hdma_tim15_ch1_up_trig_com.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 800a16e:	4b16      	ldr	r3, [pc, #88]	; (800a1c8 <HAL_TIM_PWM_MspInit+0xb8>)
 800a170:	f44f 5240 	mov.w	r2, #12288	; 0x3000
 800a174:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_tim15_ch1_up_trig_com) != HAL_OK)
 800a176:	4814      	ldr	r0, [pc, #80]	; (800a1c8 <HAL_TIM_PWM_MspInit+0xb8>)
 800a178:	f7fa f9c8 	bl	800450c <HAL_DMA_Init>
 800a17c:	4603      	mov	r3, r0
 800a17e:	2b00      	cmp	r3, #0
 800a180:	d001      	beq.n	800a186 <HAL_TIM_PWM_MspInit+0x76>
    {
      Error_Handler();
 800a182:	f7ff fc14 	bl	80099ae <Error_Handler>
    }

    /* Several peripheral DMA handle pointers point to the same DMA handle.
     Be aware that there is only one channel to perform all the requested DMAs. */
    __HAL_LINKDMA(htim_pwm,hdma[TIM_DMA_ID_CC1],hdma_tim15_ch1_up_trig_com);
 800a186:	687b      	ldr	r3, [r7, #4]
 800a188:	4a0f      	ldr	r2, [pc, #60]	; (800a1c8 <HAL_TIM_PWM_MspInit+0xb8>)
 800a18a:	625a      	str	r2, [r3, #36]	; 0x24
 800a18c:	4a0e      	ldr	r2, [pc, #56]	; (800a1c8 <HAL_TIM_PWM_MspInit+0xb8>)
 800a18e:	687b      	ldr	r3, [r7, #4]
 800a190:	6293      	str	r3, [r2, #40]	; 0x28
    __HAL_LINKDMA(htim_pwm,hdma[TIM_DMA_ID_UPDATE],hdma_tim15_ch1_up_trig_com);
 800a192:	687b      	ldr	r3, [r7, #4]
 800a194:	4a0c      	ldr	r2, [pc, #48]	; (800a1c8 <HAL_TIM_PWM_MspInit+0xb8>)
 800a196:	621a      	str	r2, [r3, #32]
 800a198:	4a0b      	ldr	r2, [pc, #44]	; (800a1c8 <HAL_TIM_PWM_MspInit+0xb8>)
 800a19a:	687b      	ldr	r3, [r7, #4]
 800a19c:	6293      	str	r3, [r2, #40]	; 0x28
    __HAL_LINKDMA(htim_pwm,hdma[TIM_DMA_ID_TRIGGER],hdma_tim15_ch1_up_trig_com);
 800a19e:	687b      	ldr	r3, [r7, #4]
 800a1a0:	4a09      	ldr	r2, [pc, #36]	; (800a1c8 <HAL_TIM_PWM_MspInit+0xb8>)
 800a1a2:	639a      	str	r2, [r3, #56]	; 0x38
 800a1a4:	4a08      	ldr	r2, [pc, #32]	; (800a1c8 <HAL_TIM_PWM_MspInit+0xb8>)
 800a1a6:	687b      	ldr	r3, [r7, #4]
 800a1a8:	6293      	str	r3, [r2, #40]	; 0x28
    __HAL_LINKDMA(htim_pwm,hdma[TIM_DMA_ID_COMMUTATION],hdma_tim15_ch1_up_trig_com);
 800a1aa:	687b      	ldr	r3, [r7, #4]
 800a1ac:	4a06      	ldr	r2, [pc, #24]	; (800a1c8 <HAL_TIM_PWM_MspInit+0xb8>)
 800a1ae:	635a      	str	r2, [r3, #52]	; 0x34
 800a1b0:	4a05      	ldr	r2, [pc, #20]	; (800a1c8 <HAL_TIM_PWM_MspInit+0xb8>)
 800a1b2:	687b      	ldr	r3, [r7, #4]
 800a1b4:	6293      	str	r3, [r2, #40]	; 0x28
  }

}
 800a1b6:	bf00      	nop
 800a1b8:	3710      	adds	r7, #16
 800a1ba:	46bd      	mov	sp, r7
 800a1bc:	bd80      	pop	{r7, pc}
 800a1be:	bf00      	nop
 800a1c0:	40014000 	.word	0x40014000
 800a1c4:	40021000 	.word	0x40021000
 800a1c8:	20002578 	.word	0x20002578
 800a1cc:	40020058 	.word	0x40020058

0800a1d0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800a1d0:	b580      	push	{r7, lr}
 800a1d2:	b082      	sub	sp, #8
 800a1d4:	af00      	add	r7, sp, #0
    while (1)
    {
        for (uint8_t iii = 0; iii < 1; iii++)
 800a1d6:	2300      	movs	r3, #0
 800a1d8:	71fb      	strb	r3, [r7, #7]
 800a1da:	e005      	b.n	800a1e8 <NMI_Handler+0x18>
        {
            //board_init_red_led_on();
            HAL_Delay(100);
 800a1dc:	2064      	movs	r0, #100	; 0x64
 800a1de:	f7f9 ffdd 	bl	800419c <HAL_Delay>
        for (uint8_t iii = 0; iii < 1; iii++)
 800a1e2:	79fb      	ldrb	r3, [r7, #7]
 800a1e4:	3301      	adds	r3, #1
 800a1e6:	71fb      	strb	r3, [r7, #7]
 800a1e8:	79fb      	ldrb	r3, [r7, #7]
 800a1ea:	2b00      	cmp	r3, #0
 800a1ec:	d0f6      	beq.n	800a1dc <NMI_Handler+0xc>
            //board_init_red_led_off();
        }
        HAL_Delay(3000);
 800a1ee:	f640 30b8 	movw	r0, #3000	; 0xbb8
 800a1f2:	f7f9 ffd3 	bl	800419c <HAL_Delay>
        for (uint8_t iii = 0; iii < 1; iii++)
 800a1f6:	e7ee      	b.n	800a1d6 <NMI_Handler+0x6>

0800a1f8 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800a1f8:	b580      	push	{r7, lr}
 800a1fa:	b082      	sub	sp, #8
 800a1fc:	af00      	add	r7, sp, #0
    while (1)
    {
        for (uint8_t iii = 0; iii < 2; iii++)
 800a1fe:	2300      	movs	r3, #0
 800a200:	71fb      	strb	r3, [r7, #7]
 800a202:	e005      	b.n	800a210 <HardFault_Handler+0x18>
        {
            //board_init_red_led_on();
            HAL_Delay(100);
 800a204:	2064      	movs	r0, #100	; 0x64
 800a206:	f7f9 ffc9 	bl	800419c <HAL_Delay>
        for (uint8_t iii = 0; iii < 2; iii++)
 800a20a:	79fb      	ldrb	r3, [r7, #7]
 800a20c:	3301      	adds	r3, #1
 800a20e:	71fb      	strb	r3, [r7, #7]
 800a210:	79fb      	ldrb	r3, [r7, #7]
 800a212:	2b01      	cmp	r3, #1
 800a214:	d9f6      	bls.n	800a204 <HardFault_Handler+0xc>
            //board_init_red_led_off();
        }
        HAL_Delay(3000);
 800a216:	f640 30b8 	movw	r0, #3000	; 0xbb8
 800a21a:	f7f9 ffbf 	bl	800419c <HAL_Delay>
        for (uint8_t iii = 0; iii < 2; iii++)
 800a21e:	e7ee      	b.n	800a1fe <HardFault_Handler+0x6>

0800a220 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800a220:	b580      	push	{r7, lr}
 800a222:	b082      	sub	sp, #8
 800a224:	af00      	add	r7, sp, #0
    while (1)
    {
        for (uint8_t iii = 0; iii < 3; iii++)
 800a226:	2300      	movs	r3, #0
 800a228:	71fb      	strb	r3, [r7, #7]
 800a22a:	e005      	b.n	800a238 <MemManage_Handler+0x18>
        {
            //board_init_red_led_on();
            HAL_Delay(100);
 800a22c:	2064      	movs	r0, #100	; 0x64
 800a22e:	f7f9 ffb5 	bl	800419c <HAL_Delay>
        for (uint8_t iii = 0; iii < 3; iii++)
 800a232:	79fb      	ldrb	r3, [r7, #7]
 800a234:	3301      	adds	r3, #1
 800a236:	71fb      	strb	r3, [r7, #7]
 800a238:	79fb      	ldrb	r3, [r7, #7]
 800a23a:	2b02      	cmp	r3, #2
 800a23c:	d9f6      	bls.n	800a22c <MemManage_Handler+0xc>
            //board_init_red_led_off();
        }
        HAL_Delay(3000);
 800a23e:	f640 30b8 	movw	r0, #3000	; 0xbb8
 800a242:	f7f9 ffab 	bl	800419c <HAL_Delay>
        for (uint8_t iii = 0; iii < 3; iii++)
 800a246:	e7ee      	b.n	800a226 <MemManage_Handler+0x6>

0800a248 <BusFault_Handler>:
}
/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800a248:	b580      	push	{r7, lr}
 800a24a:	b082      	sub	sp, #8
 800a24c:	af00      	add	r7, sp, #0
    while (1)
    {
        for (uint8_t iii = 0; iii < 4; iii++)
 800a24e:	2300      	movs	r3, #0
 800a250:	71fb      	strb	r3, [r7, #7]
 800a252:	e005      	b.n	800a260 <BusFault_Handler+0x18>
        {
            //board_init_red_led_on();
            HAL_Delay(100);
 800a254:	2064      	movs	r0, #100	; 0x64
 800a256:	f7f9 ffa1 	bl	800419c <HAL_Delay>
        for (uint8_t iii = 0; iii < 4; iii++)
 800a25a:	79fb      	ldrb	r3, [r7, #7]
 800a25c:	3301      	adds	r3, #1
 800a25e:	71fb      	strb	r3, [r7, #7]
 800a260:	79fb      	ldrb	r3, [r7, #7]
 800a262:	2b03      	cmp	r3, #3
 800a264:	d9f6      	bls.n	800a254 <BusFault_Handler+0xc>
            //board_init_red_led_off();
        }
        HAL_Delay(3000);
 800a266:	f640 30b8 	movw	r0, #3000	; 0xbb8
 800a26a:	f7f9 ff97 	bl	800419c <HAL_Delay>
        for (uint8_t iii = 0; iii < 4; iii++)
 800a26e:	e7ee      	b.n	800a24e <BusFault_Handler+0x6>

0800a270 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800a270:	b580      	push	{r7, lr}
 800a272:	b082      	sub	sp, #8
 800a274:	af00      	add	r7, sp, #0
    while (1)
    {
        for (uint8_t iii = 0; iii < 5; iii++)
 800a276:	2300      	movs	r3, #0
 800a278:	71fb      	strb	r3, [r7, #7]
 800a27a:	e005      	b.n	800a288 <UsageFault_Handler+0x18>
        {
            //board_init_red_led_on();
            HAL_Delay(100);
 800a27c:	2064      	movs	r0, #100	; 0x64
 800a27e:	f7f9 ff8d 	bl	800419c <HAL_Delay>
        for (uint8_t iii = 0; iii < 5; iii++)
 800a282:	79fb      	ldrb	r3, [r7, #7]
 800a284:	3301      	adds	r3, #1
 800a286:	71fb      	strb	r3, [r7, #7]
 800a288:	79fb      	ldrb	r3, [r7, #7]
 800a28a:	2b04      	cmp	r3, #4
 800a28c:	d9f6      	bls.n	800a27c <UsageFault_Handler+0xc>
            //board_init_red_led_off();
        }
        HAL_Delay(3000);
 800a28e:	f640 30b8 	movw	r0, #3000	; 0xbb8
 800a292:	f7f9 ff83 	bl	800419c <HAL_Delay>
        for (uint8_t iii = 0; iii < 5; iii++)
 800a296:	e7ee      	b.n	800a276 <UsageFault_Handler+0x6>

0800a298 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800a298:	b480      	push	{r7}
 800a29a:	af00      	add	r7, sp, #0
}
 800a29c:	bf00      	nop
 800a29e:	46bd      	mov	sp, r7
 800a2a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a2a4:	4770      	bx	lr
	...

0800a2a8 <EXTI0_IRQHandler>:
volatile uint32_t d_passes = 0;
/**
  * @brief This function handles EXTI line0 interrupt.
  */
void EXTI0_IRQHandler(void)
{
 800a2a8:	b590      	push	{r4, r7, lr}
 800a2aa:	b085      	sub	sp, #20
 800a2ac:	af02      	add	r7, sp, #8
    // D is pause
    BaseType_t xHigherPriorityTaskWoken;
    board_init_push_button_pin_e button_pin = PUSH_BUTTON_D_PIN;
 800a2ae:	2301      	movs	r3, #1
 800a2b0:	80fb      	strh	r3, [r7, #6]
    board_init_push_buttons_e button = PUSH_BUTTON_D;
 800a2b2:	2303      	movs	r3, #3
 800a2b4:	717b      	strb	r3, [r7, #5]
    board_init_push_button_irq_e button_irq = PUSH_BUTTON_D_IRQ;
 800a2b6:	2306      	movs	r3, #6
 800a2b8:	713b      	strb	r3, [r7, #4]
    d_passes++;
 800a2ba:	4b15      	ldr	r3, [pc, #84]	; (800a310 <EXTI0_IRQHandler+0x68>)
 800a2bc:	681b      	ldr	r3, [r3, #0]
 800a2be:	3301      	adds	r3, #1
 800a2c0:	4a13      	ldr	r2, [pc, #76]	; (800a310 <EXTI0_IRQHandler+0x68>)
 800a2c2:	6013      	str	r3, [r2, #0]
    HAL_GPIO_EXTI_IRQHandler(button_pin);
 800a2c4:	88fb      	ldrh	r3, [r7, #6]
 800a2c6:	4618      	mov	r0, r3
 800a2c8:	f7fa fd70 	bl	8004dac <HAL_GPIO_EXTI_IRQHandler>
    g_button_press_timestamp[button][TIMESTAMP_PREVIOUS] = g_button_press_timestamp[button][TIMESTAMP_CURRENT];
 800a2cc:	797a      	ldrb	r2, [r7, #5]
 800a2ce:	797b      	ldrb	r3, [r7, #5]
 800a2d0:	4910      	ldr	r1, [pc, #64]	; (800a314 <EXTI0_IRQHandler+0x6c>)
 800a2d2:	f851 2032 	ldr.w	r2, [r1, r2, lsl #3]
 800a2d6:	490f      	ldr	r1, [pc, #60]	; (800a314 <EXTI0_IRQHandler+0x6c>)
 800a2d8:	00db      	lsls	r3, r3, #3
 800a2da:	440b      	add	r3, r1
 800a2dc:	605a      	str	r2, [r3, #4]
    g_button_press_timestamp[button][TIMESTAMP_CURRENT] = xTaskGetTickCountFromISR();
 800a2de:	797c      	ldrb	r4, [r7, #5]
 800a2e0:	f7f8 fa28 	bl	8002734 <xTaskGetTickCountFromISR>
 800a2e4:	4603      	mov	r3, r0
 800a2e6:	4a0b      	ldr	r2, [pc, #44]	; (800a314 <EXTI0_IRQHandler+0x6c>)
 800a2e8:	f842 3034 	str.w	r3, [r2, r4, lsl #3]
    HAL_NVIC_DisableIRQ(button_irq);
 800a2ec:	f997 3004 	ldrsb.w	r3, [r7, #4]
 800a2f0:	4618      	mov	r0, r3
 800a2f2:	f7fa f8e2 	bl	80044ba <HAL_NVIC_DisableIRQ>
    xTaskNotifyFromISR(g_button_press_handle, button, eSetValueWithOverwrite, &xHigherPriorityTaskWoken);
 800a2f6:	4b08      	ldr	r3, [pc, #32]	; (800a318 <EXTI0_IRQHandler+0x70>)
 800a2f8:	6818      	ldr	r0, [r3, #0]
 800a2fa:	7979      	ldrb	r1, [r7, #5]
 800a2fc:	463b      	mov	r3, r7
 800a2fe:	9300      	str	r3, [sp, #0]
 800a300:	2300      	movs	r3, #0
 800a302:	2203      	movs	r2, #3
 800a304:	f7f8 fe34 	bl	8002f70 <xTaskGenericNotifyFromISR>
}
 800a308:	bf00      	nop
 800a30a:	370c      	adds	r7, #12
 800a30c:	46bd      	mov	sp, r7
 800a30e:	bd90      	pop	{r4, r7, pc}
 800a310:	2000267c 	.word	0x2000267c
 800a314:	20000adc 	.word	0x20000adc
 800a318:	20002e98 	.word	0x20002e98

0800a31c <EXTI2_IRQHandler>:
uint32_t g_dbg_b_interrupt_count = 0;
/**
  * @brief This function handles EXTI line2 interrupt.
  */
void EXTI2_IRQHandler(void)
{
 800a31c:	b590      	push	{r4, r7, lr}
 800a31e:	b085      	sub	sp, #20
 800a320:	af02      	add	r7, sp, #8
    // A is speed
    BaseType_t xHigherPriorityTaskWoken;
    board_init_push_button_pin_e button_pin = PUSH_BUTTON_A_PIN;
 800a322:	2304      	movs	r3, #4
 800a324:	80fb      	strh	r3, [r7, #6]
    board_init_push_buttons_e button = PUSH_BUTTON_A;
 800a326:	2300      	movs	r3, #0
 800a328:	717b      	strb	r3, [r7, #5]
    board_init_push_button_irq_e button_irq = PUSH_BUTTON_A_IRQ;
 800a32a:	2308      	movs	r3, #8
 800a32c:	713b      	strb	r3, [r7, #4]
    a_passes++;
 800a32e:	4b15      	ldr	r3, [pc, #84]	; (800a384 <EXTI2_IRQHandler+0x68>)
 800a330:	681b      	ldr	r3, [r3, #0]
 800a332:	3301      	adds	r3, #1
 800a334:	4a13      	ldr	r2, [pc, #76]	; (800a384 <EXTI2_IRQHandler+0x68>)
 800a336:	6013      	str	r3, [r2, #0]
    HAL_GPIO_EXTI_IRQHandler(button_pin);
 800a338:	88fb      	ldrh	r3, [r7, #6]
 800a33a:	4618      	mov	r0, r3
 800a33c:	f7fa fd36 	bl	8004dac <HAL_GPIO_EXTI_IRQHandler>
    g_button_press_timestamp[button][TIMESTAMP_PREVIOUS] = g_button_press_timestamp[button][TIMESTAMP_CURRENT];
 800a340:	797a      	ldrb	r2, [r7, #5]
 800a342:	797b      	ldrb	r3, [r7, #5]
 800a344:	4910      	ldr	r1, [pc, #64]	; (800a388 <EXTI2_IRQHandler+0x6c>)
 800a346:	f851 2032 	ldr.w	r2, [r1, r2, lsl #3]
 800a34a:	490f      	ldr	r1, [pc, #60]	; (800a388 <EXTI2_IRQHandler+0x6c>)
 800a34c:	00db      	lsls	r3, r3, #3
 800a34e:	440b      	add	r3, r1
 800a350:	605a      	str	r2, [r3, #4]
    g_button_press_timestamp[button][TIMESTAMP_CURRENT] = xTaskGetTickCountFromISR();
 800a352:	797c      	ldrb	r4, [r7, #5]
 800a354:	f7f8 f9ee 	bl	8002734 <xTaskGetTickCountFromISR>
 800a358:	4603      	mov	r3, r0
 800a35a:	4a0b      	ldr	r2, [pc, #44]	; (800a388 <EXTI2_IRQHandler+0x6c>)
 800a35c:	f842 3034 	str.w	r3, [r2, r4, lsl #3]
    HAL_NVIC_DisableIRQ(button_irq);
 800a360:	f997 3004 	ldrsb.w	r3, [r7, #4]
 800a364:	4618      	mov	r0, r3
 800a366:	f7fa f8a8 	bl	80044ba <HAL_NVIC_DisableIRQ>
    xTaskNotifyFromISR(g_button_press_handle, button, eSetValueWithOverwrite, &xHigherPriorityTaskWoken);
 800a36a:	4b08      	ldr	r3, [pc, #32]	; (800a38c <EXTI2_IRQHandler+0x70>)
 800a36c:	6818      	ldr	r0, [r3, #0]
 800a36e:	7979      	ldrb	r1, [r7, #5]
 800a370:	463b      	mov	r3, r7
 800a372:	9300      	str	r3, [sp, #0]
 800a374:	2300      	movs	r3, #0
 800a376:	2203      	movs	r2, #3
 800a378:	f7f8 fdfa 	bl	8002f70 <xTaskGenericNotifyFromISR>
}
 800a37c:	bf00      	nop
 800a37e:	370c      	adds	r7, #12
 800a380:	46bd      	mov	sp, r7
 800a382:	bd90      	pop	{r4, r7, pc}
 800a384:	20002680 	.word	0x20002680
 800a388:	20000adc 	.word	0x20000adc
 800a38c:	20002e98 	.word	0x20002e98

0800a390 <EXTI15_10_IRQHandler>:
volatile uint32_t b_passes = 0;
/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 800a390:	b590      	push	{r4, r7, lr}
 800a392:	b085      	sub	sp, #20
 800a394:	af02      	add	r7, sp, #8
    // B is state
    BaseType_t xHigherPriorityTaskWoken;
    board_init_push_button_pin_e button_pin = PUSH_BUTTON_B_PIN;
 800a396:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800a39a:	80fb      	strh	r3, [r7, #6]
    board_init_push_buttons_e button = PUSH_BUTTON_B;
 800a39c:	2301      	movs	r3, #1
 800a39e:	717b      	strb	r3, [r7, #5]
    board_init_push_button_irq_e button_irq = PUSH_BUTTON_B_IRQ;
 800a3a0:	2328      	movs	r3, #40	; 0x28
 800a3a2:	713b      	strb	r3, [r7, #4]
    b_passes++;
 800a3a4:	4b15      	ldr	r3, [pc, #84]	; (800a3fc <EXTI15_10_IRQHandler+0x6c>)
 800a3a6:	681b      	ldr	r3, [r3, #0]
 800a3a8:	3301      	adds	r3, #1
 800a3aa:	4a14      	ldr	r2, [pc, #80]	; (800a3fc <EXTI15_10_IRQHandler+0x6c>)
 800a3ac:	6013      	str	r3, [r2, #0]
    HAL_GPIO_EXTI_IRQHandler(button_pin);
 800a3ae:	88fb      	ldrh	r3, [r7, #6]
 800a3b0:	4618      	mov	r0, r3
 800a3b2:	f7fa fcfb 	bl	8004dac <HAL_GPIO_EXTI_IRQHandler>
    g_button_press_timestamp[button][TIMESTAMP_PREVIOUS] = g_button_press_timestamp[button][TIMESTAMP_CURRENT];
 800a3b6:	797a      	ldrb	r2, [r7, #5]
 800a3b8:	797b      	ldrb	r3, [r7, #5]
 800a3ba:	4911      	ldr	r1, [pc, #68]	; (800a400 <EXTI15_10_IRQHandler+0x70>)
 800a3bc:	f851 2032 	ldr.w	r2, [r1, r2, lsl #3]
 800a3c0:	490f      	ldr	r1, [pc, #60]	; (800a400 <EXTI15_10_IRQHandler+0x70>)
 800a3c2:	00db      	lsls	r3, r3, #3
 800a3c4:	440b      	add	r3, r1
 800a3c6:	605a      	str	r2, [r3, #4]
    g_button_press_timestamp[button][TIMESTAMP_CURRENT] = xTaskGetTickCountFromISR();
 800a3c8:	797c      	ldrb	r4, [r7, #5]
 800a3ca:	f7f8 f9b3 	bl	8002734 <xTaskGetTickCountFromISR>
 800a3ce:	4603      	mov	r3, r0
 800a3d0:	4a0b      	ldr	r2, [pc, #44]	; (800a400 <EXTI15_10_IRQHandler+0x70>)
 800a3d2:	f842 3034 	str.w	r3, [r2, r4, lsl #3]
    HAL_NVIC_DisableIRQ(button_irq);
 800a3d6:	f997 3004 	ldrsb.w	r3, [r7, #4]
 800a3da:	4618      	mov	r0, r3
 800a3dc:	f7fa f86d 	bl	80044ba <HAL_NVIC_DisableIRQ>
    xTaskNotifyFromISR(g_button_press_handle, button, eSetValueWithOverwrite, &xHigherPriorityTaskWoken);
 800a3e0:	4b08      	ldr	r3, [pc, #32]	; (800a404 <EXTI15_10_IRQHandler+0x74>)
 800a3e2:	6818      	ldr	r0, [r3, #0]
 800a3e4:	7979      	ldrb	r1, [r7, #5]
 800a3e6:	463b      	mov	r3, r7
 800a3e8:	9300      	str	r3, [sp, #0]
 800a3ea:	2300      	movs	r3, #0
 800a3ec:	2203      	movs	r2, #3
 800a3ee:	f7f8 fdbf 	bl	8002f70 <xTaskGenericNotifyFromISR>
}
 800a3f2:	bf00      	nop
 800a3f4:	370c      	adds	r7, #12
 800a3f6:	46bd      	mov	sp, r7
 800a3f8:	bd90      	pop	{r4, r7, pc}
 800a3fa:	bf00      	nop
 800a3fc:	20002684 	.word	0x20002684
 800a400:	20000adc 	.word	0x20000adc
 800a404:	20002e98 	.word	0x20002e98

0800a408 <EXTI9_5_IRQHandler>:
volatile uint32_t c_passes = 0;
/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 800a408:	b590      	push	{r4, r7, lr}
 800a40a:	b085      	sub	sp, #20
 800a40c:	af02      	add	r7, sp, #8
    // C is color
    BaseType_t xHigherPriorityTaskWoken;
    board_init_push_button_pin_e button_pin = PUSH_BUTTON_C_PIN;
 800a40e:	2320      	movs	r3, #32
 800a410:	80fb      	strh	r3, [r7, #6]
    board_init_push_buttons_e button = PUSH_BUTTON_C;
 800a412:	2302      	movs	r3, #2
 800a414:	717b      	strb	r3, [r7, #5]
    board_init_push_button_irq_e button_irq = PUSH_BUTTON_C_IRQ;
 800a416:	2317      	movs	r3, #23
 800a418:	713b      	strb	r3, [r7, #4]
    c_passes++;
 800a41a:	4b15      	ldr	r3, [pc, #84]	; (800a470 <EXTI9_5_IRQHandler+0x68>)
 800a41c:	681b      	ldr	r3, [r3, #0]
 800a41e:	3301      	adds	r3, #1
 800a420:	4a13      	ldr	r2, [pc, #76]	; (800a470 <EXTI9_5_IRQHandler+0x68>)
 800a422:	6013      	str	r3, [r2, #0]
    // add button irq here..
    HAL_GPIO_EXTI_IRQHandler(button_pin);
 800a424:	88fb      	ldrh	r3, [r7, #6]
 800a426:	4618      	mov	r0, r3
 800a428:	f7fa fcc0 	bl	8004dac <HAL_GPIO_EXTI_IRQHandler>
    g_button_press_timestamp[button][TIMESTAMP_PREVIOUS] = g_button_press_timestamp[button][TIMESTAMP_CURRENT];
 800a42c:	797a      	ldrb	r2, [r7, #5]
 800a42e:	797b      	ldrb	r3, [r7, #5]
 800a430:	4910      	ldr	r1, [pc, #64]	; (800a474 <EXTI9_5_IRQHandler+0x6c>)
 800a432:	f851 2032 	ldr.w	r2, [r1, r2, lsl #3]
 800a436:	490f      	ldr	r1, [pc, #60]	; (800a474 <EXTI9_5_IRQHandler+0x6c>)
 800a438:	00db      	lsls	r3, r3, #3
 800a43a:	440b      	add	r3, r1
 800a43c:	605a      	str	r2, [r3, #4]
    g_button_press_timestamp[button][TIMESTAMP_CURRENT] = xTaskGetTickCountFromISR();
 800a43e:	797c      	ldrb	r4, [r7, #5]
 800a440:	f7f8 f978 	bl	8002734 <xTaskGetTickCountFromISR>
 800a444:	4603      	mov	r3, r0
 800a446:	4a0b      	ldr	r2, [pc, #44]	; (800a474 <EXTI9_5_IRQHandler+0x6c>)
 800a448:	f842 3034 	str.w	r3, [r2, r4, lsl #3]
    HAL_NVIC_DisableIRQ(button_irq);
 800a44c:	f997 3004 	ldrsb.w	r3, [r7, #4]
 800a450:	4618      	mov	r0, r3
 800a452:	f7fa f832 	bl	80044ba <HAL_NVIC_DisableIRQ>
    xTaskNotifyFromISR(g_button_press_handle, button, eSetValueWithOverwrite, &xHigherPriorityTaskWoken);
 800a456:	4b08      	ldr	r3, [pc, #32]	; (800a478 <EXTI9_5_IRQHandler+0x70>)
 800a458:	6818      	ldr	r0, [r3, #0]
 800a45a:	7979      	ldrb	r1, [r7, #5]
 800a45c:	463b      	mov	r3, r7
 800a45e:	9300      	str	r3, [sp, #0]
 800a460:	2300      	movs	r3, #0
 800a462:	2203      	movs	r2, #3
 800a464:	f7f8 fd84 	bl	8002f70 <xTaskGenericNotifyFromISR>
}
 800a468:	bf00      	nop
 800a46a:	370c      	adds	r7, #12
 800a46c:	46bd      	mov	sp, r7
 800a46e:	bd90      	pop	{r4, r7, pc}
 800a470:	20002688 	.word	0x20002688
 800a474:	20000adc 	.word	0x20000adc
 800a478:	20002e98 	.word	0x20002e98

0800a47c <HAL_GPIO_EXTI_Callback>:


void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 800a47c:	b480      	push	{r7}
 800a47e:	b083      	sub	sp, #12
 800a480:	af00      	add	r7, sp, #0
 800a482:	4603      	mov	r3, r0
 800a484:	80fb      	strh	r3, [r7, #6]

}
 800a486:	bf00      	nop
 800a488:	370c      	adds	r7, #12
 800a48a:	46bd      	mov	sp, r7
 800a48c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a490:	4770      	bx	lr

0800a492 <HAL_DMA_CMPLT_CALLBACK>:


void HAL_DMA_CMPLT_CALLBACK(DMA_HandleTypeDef *hdma)
{
 800a492:	b480      	push	{r7}
 800a494:	b083      	sub	sp, #12
 800a496:	af00      	add	r7, sp, #0
 800a498:	6078      	str	r0, [r7, #4]
    while(1);
 800a49a:	e7fe      	b.n	800a49a <HAL_DMA_CMPLT_CALLBACK+0x8>

0800a49c <HAL_TIM_PWM_PulseFinishedCallback>:
bool gb_dma_cmplt_strip_1 = true;
bool gb_dma_cmplt_strip_2 = true;
bool gb_dma_cmplt_strip_3 = true;

void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800a49c:	b580      	push	{r7, lr}
 800a49e:	b082      	sub	sp, #8
 800a4a0:	af00      	add	r7, sp, #0
 800a4a2:	6078      	str	r0, [r7, #4]
    switch (htim->Channel)
 800a4a4:	687b      	ldr	r3, [r7, #4]
 800a4a6:	7f1b      	ldrb	r3, [r3, #28]
 800a4a8:	2b04      	cmp	r3, #4
 800a4aa:	d016      	beq.n	800a4da <HAL_TIM_PWM_PulseFinishedCallback+0x3e>
 800a4ac:	2b04      	cmp	r3, #4
 800a4ae:	dc1c      	bgt.n	800a4ea <HAL_TIM_PWM_PulseFinishedCallback+0x4e>
 800a4b0:	2b01      	cmp	r3, #1
 800a4b2:	d002      	beq.n	800a4ba <HAL_TIM_PWM_PulseFinishedCallback+0x1e>
 800a4b4:	2b02      	cmp	r3, #2
 800a4b6:	d008      	beq.n	800a4ca <HAL_TIM_PWM_PulseFinishedCallback+0x2e>
        case HAL_TIM_ACTIVE_CHANNEL_3:
            HAL_TIM_PWM_Stop_DMA(htim, TIM_CHANNEL_3);
            gb_dma_cmplt_strip_3 = true;
        break;
        default:
        break;
 800a4b8:	e017      	b.n	800a4ea <HAL_TIM_PWM_PulseFinishedCallback+0x4e>
            HAL_TIM_PWM_Stop_DMA(htim, TIM_CHANNEL_1);
 800a4ba:	2100      	movs	r1, #0
 800a4bc:	6878      	ldr	r0, [r7, #4]
 800a4be:	f7fc fb19 	bl	8006af4 <HAL_TIM_PWM_Stop_DMA>
            gb_dma_cmplt_strip_1 = true;
 800a4c2:	4b0c      	ldr	r3, [pc, #48]	; (800a4f4 <HAL_TIM_PWM_PulseFinishedCallback+0x58>)
 800a4c4:	2201      	movs	r2, #1
 800a4c6:	701a      	strb	r2, [r3, #0]
        break;
 800a4c8:	e010      	b.n	800a4ec <HAL_TIM_PWM_PulseFinishedCallback+0x50>
            HAL_TIM_PWM_Stop_DMA(htim, TIM_CHANNEL_2);
 800a4ca:	2104      	movs	r1, #4
 800a4cc:	6878      	ldr	r0, [r7, #4]
 800a4ce:	f7fc fb11 	bl	8006af4 <HAL_TIM_PWM_Stop_DMA>
            gb_dma_cmplt_strip_2 = true;
 800a4d2:	4b09      	ldr	r3, [pc, #36]	; (800a4f8 <HAL_TIM_PWM_PulseFinishedCallback+0x5c>)
 800a4d4:	2201      	movs	r2, #1
 800a4d6:	701a      	strb	r2, [r3, #0]
        break;
 800a4d8:	e008      	b.n	800a4ec <HAL_TIM_PWM_PulseFinishedCallback+0x50>
            HAL_TIM_PWM_Stop_DMA(htim, TIM_CHANNEL_3);
 800a4da:	2108      	movs	r1, #8
 800a4dc:	6878      	ldr	r0, [r7, #4]
 800a4de:	f7fc fb09 	bl	8006af4 <HAL_TIM_PWM_Stop_DMA>
            gb_dma_cmplt_strip_3 = true;
 800a4e2:	4b06      	ldr	r3, [pc, #24]	; (800a4fc <HAL_TIM_PWM_PulseFinishedCallback+0x60>)
 800a4e4:	2201      	movs	r2, #1
 800a4e6:	701a      	strb	r2, [r3, #0]
        break;
 800a4e8:	e000      	b.n	800a4ec <HAL_TIM_PWM_PulseFinishedCallback+0x50>
        break;
 800a4ea:	bf00      	nop
    }
}
 800a4ec:	bf00      	nop
 800a4ee:	3708      	adds	r7, #8
 800a4f0:	46bd      	mov	sp, r7
 800a4f2:	bd80      	pop	{r7, pc}
 800a4f4:	200000f8 	.word	0x200000f8
 800a4f8:	200000f9 	.word	0x200000f9
 800a4fc:	200000fa 	.word	0x200000fa

0800a500 <DMA1_Channel2_IRQHandler>:

/**
  * @brief This function handles DMA1 channel2 global interrupt.
  */
void DMA1_Channel2_IRQHandler(void)
{
 800a500:	b580      	push	{r7, lr}
 800a502:	af00      	add	r7, sp, #0
    HAL_DMA_IRQHandler(&hdma_tim1_ch1);
 800a504:	4802      	ldr	r0, [pc, #8]	; (800a510 <DMA1_Channel2_IRQHandler+0x10>)
 800a506:	f7fa f998 	bl	800483a <HAL_DMA_IRQHandler>
}
 800a50a:	bf00      	nop
 800a50c:	bd80      	pop	{r7, pc}
 800a50e:	bf00      	nop
 800a510:	200024a0 	.word	0x200024a0

0800a514 <DMA1_Channel3_IRQHandler>:

/**
  * @brief This function handles DMA1 channel3 global interrupt.
  */
void DMA1_Channel3_IRQHandler(void)
{
 800a514:	b580      	push	{r7, lr}
 800a516:	af00      	add	r7, sp, #0
    HAL_DMA_IRQHandler(&hdma_tim1_ch2);
 800a518:	4802      	ldr	r0, [pc, #8]	; (800a524 <DMA1_Channel3_IRQHandler+0x10>)
 800a51a:	f7fa f98e 	bl	800483a <HAL_DMA_IRQHandler>
}
 800a51e:	bf00      	nop
 800a520:	bd80      	pop	{r7, pc}
 800a522:	bf00      	nop
 800a524:	200024e8 	.word	0x200024e8

0800a528 <DMA1_Channel5_IRQHandler>:

/**
  * @brief This function handles DMA1 channel5 global interrupt.
  */
void DMA1_Channel5_IRQHandler(void)
{
 800a528:	b580      	push	{r7, lr}
 800a52a:	af00      	add	r7, sp, #0
    HAL_DMA_IRQHandler(&hdma_tim15_ch1_up_trig_com);
 800a52c:	4802      	ldr	r0, [pc, #8]	; (800a538 <DMA1_Channel5_IRQHandler+0x10>)
 800a52e:	f7fa f984 	bl	800483a <HAL_DMA_IRQHandler>
}
 800a532:	bf00      	nop
 800a534:	bd80      	pop	{r7, pc}
 800a536:	bf00      	nop
 800a538:	20002578 	.word	0x20002578

0800a53c <DMA1_Channel6_IRQHandler>:

/**
  * @brief This function handles DMA1 channel6 global interrupt.
  */
void DMA1_Channel6_IRQHandler(void)
{
 800a53c:	b580      	push	{r7, lr}
 800a53e:	af00      	add	r7, sp, #0
    HAL_DMA_IRQHandler(&hdma_tim16_ch1_up);
 800a540:	4802      	ldr	r0, [pc, #8]	; (800a54c <DMA1_Channel6_IRQHandler+0x10>)
 800a542:	f7fa f97a 	bl	800483a <HAL_DMA_IRQHandler>
}
 800a546:	bf00      	nop
 800a548:	bd80      	pop	{r7, pc}
 800a54a:	bf00      	nop
 800a54c:	200025c0 	.word	0x200025c0

0800a550 <DMA1_Channel7_IRQHandler>:

/**
  * @brief This function handles DMA1 channel7 global interrupt.
  */
void DMA1_Channel7_IRQHandler(void)
{
 800a550:	b580      	push	{r7, lr}
 800a552:	af00      	add	r7, sp, #0
    HAL_DMA_IRQHandler(&hdma_tim1_ch3);
 800a554:	4802      	ldr	r0, [pc, #8]	; (800a560 <DMA1_Channel7_IRQHandler+0x10>)
 800a556:	f7fa f970 	bl	800483a <HAL_DMA_IRQHandler>
}
 800a55a:	bf00      	nop
 800a55c:	bd80      	pop	{r7, pc}
 800a55e:	bf00      	nop
 800a560:	20002530 	.word	0x20002530

0800a564 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 800a564:	b480      	push	{r7}
 800a566:	af00      	add	r7, sp, #0
	return 1;
 800a568:	2301      	movs	r3, #1
}
 800a56a:	4618      	mov	r0, r3
 800a56c:	46bd      	mov	sp, r7
 800a56e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a572:	4770      	bx	lr

0800a574 <_kill>:

int _kill(int pid, int sig)
{
 800a574:	b580      	push	{r7, lr}
 800a576:	b082      	sub	sp, #8
 800a578:	af00      	add	r7, sp, #0
 800a57a:	6078      	str	r0, [r7, #4]
 800a57c:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 800a57e:	f000 fcab 	bl	800aed8 <__errno>
 800a582:	4603      	mov	r3, r0
 800a584:	2216      	movs	r2, #22
 800a586:	601a      	str	r2, [r3, #0]
	return -1;
 800a588:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 800a58c:	4618      	mov	r0, r3
 800a58e:	3708      	adds	r7, #8
 800a590:	46bd      	mov	sp, r7
 800a592:	bd80      	pop	{r7, pc}

0800a594 <_exit>:

void _exit (int status)
{
 800a594:	b580      	push	{r7, lr}
 800a596:	b082      	sub	sp, #8
 800a598:	af00      	add	r7, sp, #0
 800a59a:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 800a59c:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 800a5a0:	6878      	ldr	r0, [r7, #4]
 800a5a2:	f7ff ffe7 	bl	800a574 <_kill>
	while (1) {}		/* Make sure we hang here */
 800a5a6:	e7fe      	b.n	800a5a6 <_exit+0x12>

0800a5a8 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800a5a8:	b580      	push	{r7, lr}
 800a5aa:	b086      	sub	sp, #24
 800a5ac:	af00      	add	r7, sp, #0
 800a5ae:	60f8      	str	r0, [r7, #12]
 800a5b0:	60b9      	str	r1, [r7, #8]
 800a5b2:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800a5b4:	2300      	movs	r3, #0
 800a5b6:	617b      	str	r3, [r7, #20]
 800a5b8:	e00a      	b.n	800a5d0 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 800a5ba:	f3af 8000 	nop.w
 800a5be:	4601      	mov	r1, r0
 800a5c0:	68bb      	ldr	r3, [r7, #8]
 800a5c2:	1c5a      	adds	r2, r3, #1
 800a5c4:	60ba      	str	r2, [r7, #8]
 800a5c6:	b2ca      	uxtb	r2, r1
 800a5c8:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800a5ca:	697b      	ldr	r3, [r7, #20]
 800a5cc:	3301      	adds	r3, #1
 800a5ce:	617b      	str	r3, [r7, #20]
 800a5d0:	697a      	ldr	r2, [r7, #20]
 800a5d2:	687b      	ldr	r3, [r7, #4]
 800a5d4:	429a      	cmp	r2, r3
 800a5d6:	dbf0      	blt.n	800a5ba <_read+0x12>
	}

return len;
 800a5d8:	687b      	ldr	r3, [r7, #4]
}
 800a5da:	4618      	mov	r0, r3
 800a5dc:	3718      	adds	r7, #24
 800a5de:	46bd      	mov	sp, r7
 800a5e0:	bd80      	pop	{r7, pc}

0800a5e2 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 800a5e2:	b580      	push	{r7, lr}
 800a5e4:	b086      	sub	sp, #24
 800a5e6:	af00      	add	r7, sp, #0
 800a5e8:	60f8      	str	r0, [r7, #12]
 800a5ea:	60b9      	str	r1, [r7, #8]
 800a5ec:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800a5ee:	2300      	movs	r3, #0
 800a5f0:	617b      	str	r3, [r7, #20]
 800a5f2:	e009      	b.n	800a608 <_write+0x26>
	{
		__io_putchar(*ptr++);
 800a5f4:	68bb      	ldr	r3, [r7, #8]
 800a5f6:	1c5a      	adds	r2, r3, #1
 800a5f8:	60ba      	str	r2, [r7, #8]
 800a5fa:	781b      	ldrb	r3, [r3, #0]
 800a5fc:	4618      	mov	r0, r3
 800a5fe:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800a602:	697b      	ldr	r3, [r7, #20]
 800a604:	3301      	adds	r3, #1
 800a606:	617b      	str	r3, [r7, #20]
 800a608:	697a      	ldr	r2, [r7, #20]
 800a60a:	687b      	ldr	r3, [r7, #4]
 800a60c:	429a      	cmp	r2, r3
 800a60e:	dbf1      	blt.n	800a5f4 <_write+0x12>
	}
	return len;
 800a610:	687b      	ldr	r3, [r7, #4]
}
 800a612:	4618      	mov	r0, r3
 800a614:	3718      	adds	r7, #24
 800a616:	46bd      	mov	sp, r7
 800a618:	bd80      	pop	{r7, pc}

0800a61a <_close>:

int _close(int file)
{
 800a61a:	b480      	push	{r7}
 800a61c:	b083      	sub	sp, #12
 800a61e:	af00      	add	r7, sp, #0
 800a620:	6078      	str	r0, [r7, #4]
	return -1;
 800a622:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 800a626:	4618      	mov	r0, r3
 800a628:	370c      	adds	r7, #12
 800a62a:	46bd      	mov	sp, r7
 800a62c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a630:	4770      	bx	lr

0800a632 <_fstat>:


int _fstat(int file, struct stat *st)
{
 800a632:	b480      	push	{r7}
 800a634:	b083      	sub	sp, #12
 800a636:	af00      	add	r7, sp, #0
 800a638:	6078      	str	r0, [r7, #4]
 800a63a:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 800a63c:	683b      	ldr	r3, [r7, #0]
 800a63e:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800a642:	605a      	str	r2, [r3, #4]
	return 0;
 800a644:	2300      	movs	r3, #0
}
 800a646:	4618      	mov	r0, r3
 800a648:	370c      	adds	r7, #12
 800a64a:	46bd      	mov	sp, r7
 800a64c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a650:	4770      	bx	lr

0800a652 <_isatty>:

int _isatty(int file)
{
 800a652:	b480      	push	{r7}
 800a654:	b083      	sub	sp, #12
 800a656:	af00      	add	r7, sp, #0
 800a658:	6078      	str	r0, [r7, #4]
	return 1;
 800a65a:	2301      	movs	r3, #1
}
 800a65c:	4618      	mov	r0, r3
 800a65e:	370c      	adds	r7, #12
 800a660:	46bd      	mov	sp, r7
 800a662:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a666:	4770      	bx	lr

0800a668 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800a668:	b480      	push	{r7}
 800a66a:	b085      	sub	sp, #20
 800a66c:	af00      	add	r7, sp, #0
 800a66e:	60f8      	str	r0, [r7, #12]
 800a670:	60b9      	str	r1, [r7, #8]
 800a672:	607a      	str	r2, [r7, #4]
	return 0;
 800a674:	2300      	movs	r3, #0
}
 800a676:	4618      	mov	r0, r3
 800a678:	3714      	adds	r7, #20
 800a67a:	46bd      	mov	sp, r7
 800a67c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a680:	4770      	bx	lr
	...

0800a684 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800a684:	b580      	push	{r7, lr}
 800a686:	b086      	sub	sp, #24
 800a688:	af00      	add	r7, sp, #0
 800a68a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800a68c:	4a14      	ldr	r2, [pc, #80]	; (800a6e0 <_sbrk+0x5c>)
 800a68e:	4b15      	ldr	r3, [pc, #84]	; (800a6e4 <_sbrk+0x60>)
 800a690:	1ad3      	subs	r3, r2, r3
 800a692:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800a694:	697b      	ldr	r3, [r7, #20]
 800a696:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800a698:	4b13      	ldr	r3, [pc, #76]	; (800a6e8 <_sbrk+0x64>)
 800a69a:	681b      	ldr	r3, [r3, #0]
 800a69c:	2b00      	cmp	r3, #0
 800a69e:	d102      	bne.n	800a6a6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800a6a0:	4b11      	ldr	r3, [pc, #68]	; (800a6e8 <_sbrk+0x64>)
 800a6a2:	4a12      	ldr	r2, [pc, #72]	; (800a6ec <_sbrk+0x68>)
 800a6a4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800a6a6:	4b10      	ldr	r3, [pc, #64]	; (800a6e8 <_sbrk+0x64>)
 800a6a8:	681a      	ldr	r2, [r3, #0]
 800a6aa:	687b      	ldr	r3, [r7, #4]
 800a6ac:	4413      	add	r3, r2
 800a6ae:	693a      	ldr	r2, [r7, #16]
 800a6b0:	429a      	cmp	r2, r3
 800a6b2:	d207      	bcs.n	800a6c4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 800a6b4:	f000 fc10 	bl	800aed8 <__errno>
 800a6b8:	4603      	mov	r3, r0
 800a6ba:	220c      	movs	r2, #12
 800a6bc:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800a6be:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800a6c2:	e009      	b.n	800a6d8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800a6c4:	4b08      	ldr	r3, [pc, #32]	; (800a6e8 <_sbrk+0x64>)
 800a6c6:	681b      	ldr	r3, [r3, #0]
 800a6c8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800a6ca:	4b07      	ldr	r3, [pc, #28]	; (800a6e8 <_sbrk+0x64>)
 800a6cc:	681a      	ldr	r2, [r3, #0]
 800a6ce:	687b      	ldr	r3, [r7, #4]
 800a6d0:	4413      	add	r3, r2
 800a6d2:	4a05      	ldr	r2, [pc, #20]	; (800a6e8 <_sbrk+0x64>)
 800a6d4:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800a6d6:	68fb      	ldr	r3, [r7, #12]
}
 800a6d8:	4618      	mov	r0, r3
 800a6da:	3718      	adds	r7, #24
 800a6dc:	46bd      	mov	sp, r7
 800a6de:	bd80      	pop	{r7, pc}
 800a6e0:	20010000 	.word	0x20010000
 800a6e4:	00000400 	.word	0x00000400
 800a6e8:	2000268c 	.word	0x2000268c
 800a6ec:	200040a8 	.word	0x200040a8

0800a6f0 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 800a6f0:	b480      	push	{r7}
 800a6f2:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 800a6f4:	4b06      	ldr	r3, [pc, #24]	; (800a710 <SystemInit+0x20>)
 800a6f6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800a6fa:	4a05      	ldr	r2, [pc, #20]	; (800a710 <SystemInit+0x20>)
 800a6fc:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800a700:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
#endif
}
 800a704:	bf00      	nop
 800a706:	46bd      	mov	sp, r7
 800a708:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a70c:	4770      	bx	lr
 800a70e:	bf00      	nop
 800a710:	e000ed00 	.word	0xe000ed00

0800a714 <board_init_peripheral_setup>:

#if defined(BOARD_SPUDGLO_V5)


static void board_init_peripheral_setup(void)
{
 800a714:	b580      	push	{r7, lr}
 800a716:	af00      	add	r7, sp, #0
	uart_config_hal_setup();
 800a718:	f7ff fa74 	bl	8009c04 <uart_config_hal_setup>
	spi_config_hal_setup();
 800a71c:	f7ff f94c 	bl	80099b8 <spi_config_hal_setup>
}
 800a720:	bf00      	nop
 800a722:	bd80      	pop	{r7, pc}

0800a724 <board_init_specific>:


void board_init_specific(void)
{
 800a724:	b580      	push	{r7, lr}
 800a726:	b086      	sub	sp, #24
 800a728:	af00      	add	r7, sp, #0
    GPIO_InitTypeDef GPIO_InitStruct = {0};
 800a72a:	1d3b      	adds	r3, r7, #4
 800a72c:	2200      	movs	r2, #0
 800a72e:	601a      	str	r2, [r3, #0]
 800a730:	605a      	str	r2, [r3, #4]
 800a732:	609a      	str	r2, [r3, #8]
 800a734:	60da      	str	r2, [r3, #12]
 800a736:	611a      	str	r2, [r3, #16]

    GPIO_InitStruct.Pin = PIN_LVL_EN;
 800a738:	2380      	movs	r3, #128	; 0x80
 800a73a:	607b      	str	r3, [r7, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800a73c:	2301      	movs	r3, #1
 800a73e:	60bb      	str	r3, [r7, #8]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800a740:	2300      	movs	r3, #0
 800a742:	60fb      	str	r3, [r7, #12]
    HAL_GPIO_Init(PIN_PORT_C, &GPIO_InitStruct);
 800a744:	1d3b      	adds	r3, r7, #4
 800a746:	4619      	mov	r1, r3
 800a748:	4825      	ldr	r0, [pc, #148]	; (800a7e0 <board_init_specific+0xbc>)
 800a74a:	f7fa f99d 	bl	8004a88 <HAL_GPIO_Init>
    HAL_GPIO_WritePin(PIN_PORT_C, PIN_LVL_EN, GPIO_PIN_RESET);
 800a74e:	2200      	movs	r2, #0
 800a750:	2180      	movs	r1, #128	; 0x80
 800a752:	4823      	ldr	r0, [pc, #140]	; (800a7e0 <board_init_specific+0xbc>)
 800a754:	f7fa fb12 	bl	8004d7c <HAL_GPIO_WritePin>

    GPIO_InitStruct.Pin = PIN_LVL_DIR;
 800a758:	f44f 7380 	mov.w	r3, #256	; 0x100
 800a75c:	607b      	str	r3, [r7, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800a75e:	2301      	movs	r3, #1
 800a760:	60bb      	str	r3, [r7, #8]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800a762:	2300      	movs	r3, #0
 800a764:	60fb      	str	r3, [r7, #12]
    HAL_GPIO_Init(PIN_PORT_C, &GPIO_InitStruct);
 800a766:	1d3b      	adds	r3, r7, #4
 800a768:	4619      	mov	r1, r3
 800a76a:	481d      	ldr	r0, [pc, #116]	; (800a7e0 <board_init_specific+0xbc>)
 800a76c:	f7fa f98c 	bl	8004a88 <HAL_GPIO_Init>
    HAL_GPIO_WritePin(PIN_PORT_C, PIN_LVL_DIR, GPIO_PIN_SET);
 800a770:	2201      	movs	r2, #1
 800a772:	f44f 7180 	mov.w	r1, #256	; 0x100
 800a776:	481a      	ldr	r0, [pc, #104]	; (800a7e0 <board_init_specific+0xbc>)
 800a778:	f7fa fb00 	bl	8004d7c <HAL_GPIO_WritePin>

    // setup XR_RX and XR_TX
    GPIO_InitStruct.Pin = PIN_VBUS_PRESENT;
 800a77c:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800a780:	607b      	str	r3, [r7, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800a782:	2300      	movs	r3, #0
 800a784:	60bb      	str	r3, [r7, #8]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800a786:	2300      	movs	r3, #0
 800a788:	60fb      	str	r3, [r7, #12]
    HAL_GPIO_Init(PIN_PORT_B, &GPIO_InitStruct);
 800a78a:	1d3b      	adds	r3, r7, #4
 800a78c:	4619      	mov	r1, r3
 800a78e:	4815      	ldr	r0, [pc, #84]	; (800a7e4 <board_init_specific+0xc0>)
 800a790:	f7fa f97a 	bl	8004a88 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = PIN_GREEN_LED;
 800a794:	2304      	movs	r3, #4
 800a796:	607b      	str	r3, [r7, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800a798:	2301      	movs	r3, #1
 800a79a:	60bb      	str	r3, [r7, #8]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800a79c:	2300      	movs	r3, #0
 800a79e:	60fb      	str	r3, [r7, #12]
    HAL_GPIO_Init(PIN_PORT_C, &GPIO_InitStruct);
 800a7a0:	1d3b      	adds	r3, r7, #4
 800a7a2:	4619      	mov	r1, r3
 800a7a4:	480e      	ldr	r0, [pc, #56]	; (800a7e0 <board_init_specific+0xbc>)
 800a7a6:	f7fa f96f 	bl	8004a88 <HAL_GPIO_Init>
    HAL_GPIO_WritePin(PIN_PORT_C, PIN_GREEN_LED, GPIO_PIN_RESET);
 800a7aa:	2200      	movs	r2, #0
 800a7ac:	2104      	movs	r1, #4
 800a7ae:	480c      	ldr	r0, [pc, #48]	; (800a7e0 <board_init_specific+0xbc>)
 800a7b0:	f7fa fae4 	bl	8004d7c <HAL_GPIO_WritePin>

    GPIO_InitStruct.Pin = PIN_RED_LED;
 800a7b4:	2308      	movs	r3, #8
 800a7b6:	607b      	str	r3, [r7, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800a7b8:	2301      	movs	r3, #1
 800a7ba:	60bb      	str	r3, [r7, #8]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800a7bc:	2300      	movs	r3, #0
 800a7be:	60fb      	str	r3, [r7, #12]
    HAL_GPIO_Init(PIN_PORT_C, &GPIO_InitStruct);
 800a7c0:	1d3b      	adds	r3, r7, #4
 800a7c2:	4619      	mov	r1, r3
 800a7c4:	4806      	ldr	r0, [pc, #24]	; (800a7e0 <board_init_specific+0xbc>)
 800a7c6:	f7fa f95f 	bl	8004a88 <HAL_GPIO_Init>
    HAL_GPIO_WritePin(PIN_PORT_C, PIN_RED_LED, GPIO_PIN_RESET);
 800a7ca:	2200      	movs	r2, #0
 800a7cc:	2108      	movs	r1, #8
 800a7ce:	4804      	ldr	r0, [pc, #16]	; (800a7e0 <board_init_specific+0xbc>)
 800a7d0:	f7fa fad4 	bl	8004d7c <HAL_GPIO_WritePin>

    board_init_peripheral_setup();
 800a7d4:	f7ff ff9e 	bl	800a714 <board_init_peripheral_setup>
}
 800a7d8:	bf00      	nop
 800a7da:	3718      	adds	r7, #24
 800a7dc:	46bd      	mov	sp, r7
 800a7de:	bd80      	pop	{r7, pc}
 800a7e0:	48000800 	.word	0x48000800
 800a7e4:	48000400 	.word	0x48000400

0800a7e8 <board_init_specific_esp8266_uart_boot_disable>:
    HAL_GPIO_WritePin(PIN_PORT_A, PIN_ESP8266_GPIO0, GPIO_PIN_RESET);
}


void board_init_specific_esp8266_uart_boot_disable(void)
{
 800a7e8:	b580      	push	{r7, lr}
 800a7ea:	b086      	sub	sp, #24
 800a7ec:	af00      	add	r7, sp, #0
    GPIO_InitTypeDef GPIO_InitStruct = {0};
 800a7ee:	1d3b      	adds	r3, r7, #4
 800a7f0:	2200      	movs	r2, #0
 800a7f2:	601a      	str	r2, [r3, #0]
 800a7f4:	605a      	str	r2, [r3, #4]
 800a7f6:	609a      	str	r2, [r3, #8]
 800a7f8:	60da      	str	r2, [r3, #12]
 800a7fa:	611a      	str	r2, [r3, #16]
    GPIO_InitStruct.Pin = PIN_ESP8266_GPIO0;
 800a7fc:	2320      	movs	r3, #32
 800a7fe:	607b      	str	r3, [r7, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800a800:	2301      	movs	r3, #1
 800a802:	60bb      	str	r3, [r7, #8]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800a804:	2300      	movs	r3, #0
 800a806:	60fb      	str	r3, [r7, #12]
    HAL_GPIO_Init(PIN_PORT_A, &GPIO_InitStruct);
 800a808:	1d3b      	adds	r3, r7, #4
 800a80a:	4619      	mov	r1, r3
 800a80c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800a810:	f7fa f93a 	bl	8004a88 <HAL_GPIO_Init>
    HAL_GPIO_WritePin(PIN_PORT_A, PIN_ESP8266_GPIO0, GPIO_PIN_SET);
 800a814:	2201      	movs	r2, #1
 800a816:	2120      	movs	r1, #32
 800a818:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800a81c:	f7fa faae 	bl	8004d7c <HAL_GPIO_WritePin>
}
 800a820:	bf00      	nop
 800a822:	3718      	adds	r7, #24
 800a824:	46bd      	mov	sp, r7
 800a826:	bd80      	pop	{r7, pc}

0800a828 <board_init_specific_esp8266_power_enable>:


void board_init_specific_esp8266_power_enable(void)
{
 800a828:	b580      	push	{r7, lr}
 800a82a:	b086      	sub	sp, #24
 800a82c:	af00      	add	r7, sp, #0
    GPIO_InitTypeDef GPIO_InitStruct = {0};
 800a82e:	1d3b      	adds	r3, r7, #4
 800a830:	2200      	movs	r2, #0
 800a832:	601a      	str	r2, [r3, #0]
 800a834:	605a      	str	r2, [r3, #4]
 800a836:	609a      	str	r2, [r3, #8]
 800a838:	60da      	str	r2, [r3, #12]
 800a83a:	611a      	str	r2, [r3, #16]
    GPIO_InitStruct.Pin = PIN_ESP8266_EN;
 800a83c:	2340      	movs	r3, #64	; 0x40
 800a83e:	607b      	str	r3, [r7, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800a840:	2301      	movs	r3, #1
 800a842:	60bb      	str	r3, [r7, #8]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800a844:	2300      	movs	r3, #0
 800a846:	60fb      	str	r3, [r7, #12]
    HAL_GPIO_Init(PIN_PORT_A, &GPIO_InitStruct);
 800a848:	1d3b      	adds	r3, r7, #4
 800a84a:	4619      	mov	r1, r3
 800a84c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800a850:	f7fa f91a 	bl	8004a88 <HAL_GPIO_Init>
    HAL_GPIO_WritePin(PIN_PORT_A, PIN_ESP8266_EN, GPIO_PIN_SET);
 800a854:	2201      	movs	r2, #1
 800a856:	2140      	movs	r1, #64	; 0x40
 800a858:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800a85c:	f7fa fa8e 	bl	8004d7c <HAL_GPIO_WritePin>
}
 800a860:	bf00      	nop
 800a862:	3718      	adds	r7, #24
 800a864:	46bd      	mov	sp, r7
 800a866:	bd80      	pop	{r7, pc}

0800a868 <board_init_specific_esp8266_power_disable>:


void board_init_specific_esp8266_power_disable(void)
{
 800a868:	b580      	push	{r7, lr}
 800a86a:	b086      	sub	sp, #24
 800a86c:	af00      	add	r7, sp, #0
    GPIO_InitTypeDef GPIO_InitStruct = {0};
 800a86e:	1d3b      	adds	r3, r7, #4
 800a870:	2200      	movs	r2, #0
 800a872:	601a      	str	r2, [r3, #0]
 800a874:	605a      	str	r2, [r3, #4]
 800a876:	609a      	str	r2, [r3, #8]
 800a878:	60da      	str	r2, [r3, #12]
 800a87a:	611a      	str	r2, [r3, #16]
    GPIO_InitStruct.Pin = PIN_ESP8266_EN;
 800a87c:	2340      	movs	r3, #64	; 0x40
 800a87e:	607b      	str	r3, [r7, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800a880:	2301      	movs	r3, #1
 800a882:	60bb      	str	r3, [r7, #8]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800a884:	2300      	movs	r3, #0
 800a886:	60fb      	str	r3, [r7, #12]
    HAL_GPIO_Init(PIN_PORT_A, &GPIO_InitStruct);
 800a888:	1d3b      	adds	r3, r7, #4
 800a88a:	4619      	mov	r1, r3
 800a88c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800a890:	f7fa f8fa 	bl	8004a88 <HAL_GPIO_Init>
    HAL_GPIO_WritePin(PIN_PORT_A, PIN_ESP8266_EN, GPIO_PIN_RESET);
 800a894:	2200      	movs	r2, #0
 800a896:	2140      	movs	r1, #64	; 0x40
 800a898:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800a89c:	f7fa fa6e 	bl	8004d7c <HAL_GPIO_WritePin>
}
 800a8a0:	bf00      	nop
 800a8a2:	3718      	adds	r7, #24
 800a8a4:	46bd      	mov	sp, r7
 800a8a6:	bd80      	pop	{r7, pc}

0800a8a8 <board_init_specific_esp8266_reset_assert>:


void board_init_specific_esp8266_reset_assert(void)
{
 800a8a8:	b580      	push	{r7, lr}
 800a8aa:	b086      	sub	sp, #24
 800a8ac:	af00      	add	r7, sp, #0
    GPIO_InitTypeDef GPIO_InitStruct = {0};
 800a8ae:	1d3b      	adds	r3, r7, #4
 800a8b0:	2200      	movs	r2, #0
 800a8b2:	601a      	str	r2, [r3, #0]
 800a8b4:	605a      	str	r2, [r3, #4]
 800a8b6:	609a      	str	r2, [r3, #8]
 800a8b8:	60da      	str	r2, [r3, #12]
 800a8ba:	611a      	str	r2, [r3, #16]
    GPIO_InitStruct.Pin = PIN_ESP8266_RST;
 800a8bc:	2380      	movs	r3, #128	; 0x80
 800a8be:	607b      	str	r3, [r7, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800a8c0:	2301      	movs	r3, #1
 800a8c2:	60bb      	str	r3, [r7, #8]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800a8c4:	2300      	movs	r3, #0
 800a8c6:	60fb      	str	r3, [r7, #12]
    HAL_GPIO_Init(PIN_PORT_A, &GPIO_InitStruct);
 800a8c8:	1d3b      	adds	r3, r7, #4
 800a8ca:	4619      	mov	r1, r3
 800a8cc:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800a8d0:	f7fa f8da 	bl	8004a88 <HAL_GPIO_Init>
    HAL_GPIO_WritePin(PIN_PORT_A, PIN_ESP8266_RST, GPIO_PIN_RESET);
 800a8d4:	2200      	movs	r2, #0
 800a8d6:	2180      	movs	r1, #128	; 0x80
 800a8d8:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800a8dc:	f7fa fa4e 	bl	8004d7c <HAL_GPIO_WritePin>
}
 800a8e0:	bf00      	nop
 800a8e2:	3718      	adds	r7, #24
 800a8e4:	46bd      	mov	sp, r7
 800a8e6:	bd80      	pop	{r7, pc}

0800a8e8 <board_init_specific_esp8266_reset_deassert>:


void board_init_specific_esp8266_reset_deassert(void)
{
 800a8e8:	b580      	push	{r7, lr}
 800a8ea:	b086      	sub	sp, #24
 800a8ec:	af00      	add	r7, sp, #0
    GPIO_InitTypeDef GPIO_InitStruct = {0};
 800a8ee:	1d3b      	adds	r3, r7, #4
 800a8f0:	2200      	movs	r2, #0
 800a8f2:	601a      	str	r2, [r3, #0]
 800a8f4:	605a      	str	r2, [r3, #4]
 800a8f6:	609a      	str	r2, [r3, #8]
 800a8f8:	60da      	str	r2, [r3, #12]
 800a8fa:	611a      	str	r2, [r3, #16]
    GPIO_InitStruct.Pin = PIN_ESP8266_RST;
 800a8fc:	2380      	movs	r3, #128	; 0x80
 800a8fe:	607b      	str	r3, [r7, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800a900:	2301      	movs	r3, #1
 800a902:	60bb      	str	r3, [r7, #8]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800a904:	2300      	movs	r3, #0
 800a906:	60fb      	str	r3, [r7, #12]
    HAL_GPIO_Init(PIN_PORT_A, &GPIO_InitStruct);
 800a908:	1d3b      	adds	r3, r7, #4
 800a90a:	4619      	mov	r1, r3
 800a90c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800a910:	f7fa f8ba 	bl	8004a88 <HAL_GPIO_Init>
    HAL_GPIO_WritePin(PIN_PORT_A, PIN_ESP8266_RST, GPIO_PIN_SET);
 800a914:	2201      	movs	r2, #1
 800a916:	2180      	movs	r1, #128	; 0x80
 800a918:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800a91c:	f7fa fa2e 	bl	8004d7c <HAL_GPIO_WritePin>
}
 800a920:	bf00      	nop
 800a922:	3718      	adds	r7, #24
 800a924:	46bd      	mov	sp, r7
 800a926:	bd80      	pop	{r7, pc}

0800a928 <flash_info_block_init>:
    return return_val;
}


void flash_info_block_init(void)
{
 800a928:	b580      	push	{r7, lr}
 800a92a:	af00      	add	r7, sp, #0
    g_flash_info_block.flash_info_data.uuid.data[0] = HAL_GetUIDw0();
 800a92c:	f7f9 fc5a 	bl	80041e4 <HAL_GetUIDw0>
 800a930:	4603      	mov	r3, r0
 800a932:	4a32      	ldr	r2, [pc, #200]	; (800a9fc <flash_info_block_init+0xd4>)
 800a934:	f8c2 3100 	str.w	r3, [r2, #256]	; 0x100
    g_flash_info_block.flash_info_data.uuid.data[1] = HAL_GetUIDw1();
 800a938:	f7f9 fc60 	bl	80041fc <HAL_GetUIDw1>
 800a93c:	4603      	mov	r3, r0
 800a93e:	4a2f      	ldr	r2, [pc, #188]	; (800a9fc <flash_info_block_init+0xd4>)
 800a940:	f8c2 3104 	str.w	r3, [r2, #260]	; 0x104
    g_flash_info_block.flash_info_data.uuid.data[2] = HAL_GetUIDw2();
 800a944:	f7f9 fc66 	bl	8004214 <HAL_GetUIDw2>
 800a948:	4603      	mov	r3, r0
 800a94a:	4a2c      	ldr	r2, [pc, #176]	; (800a9fc <flash_info_block_init+0xd4>)
 800a94c:	f8c2 3108 	str.w	r3, [r2, #264]	; 0x108

    g_flash_info_block.flash_info_data.strip_info.num_strips = 1;
 800a950:	4b2a      	ldr	r3, [pc, #168]	; (800a9fc <flash_info_block_init+0xd4>)
 800a952:	2201      	movs	r2, #1
 800a954:	701a      	strb	r2, [r3, #0]
    g_flash_info_block.flash_info_data.strip_info.strip_sync_animation = 1;
 800a956:	4b29      	ldr	r3, [pc, #164]	; (800a9fc <flash_info_block_init+0xd4>)
 800a958:	2201      	movs	r2, #1
 800a95a:	705a      	strb	r2, [r3, #1]
    g_flash_info_block.flash_info_data.strip_info.strip_length_one = 1;
 800a95c:	4b27      	ldr	r3, [pc, #156]	; (800a9fc <flash_info_block_init+0xd4>)
 800a95e:	2201      	movs	r2, #1
 800a960:	805a      	strh	r2, [r3, #2]
    g_flash_info_block.flash_info_data.strip_info.strip_length_two = 1;
 800a962:	4b26      	ldr	r3, [pc, #152]	; (800a9fc <flash_info_block_init+0xd4>)
 800a964:	2201      	movs	r2, #1
 800a966:	809a      	strh	r2, [r3, #4]
    g_flash_info_block.flash_info_data.strip_info.strip_length_three = 1;
 800a968:	4b24      	ldr	r3, [pc, #144]	; (800a9fc <flash_info_block_init+0xd4>)
 800a96a:	2201      	movs	r2, #1
 800a96c:	80da      	strh	r2, [r3, #6]
    g_flash_info_block.flash_info_data.strip_info.strip_one_brightness = 1;
 800a96e:	4b23      	ldr	r3, [pc, #140]	; (800a9fc <flash_info_block_init+0xd4>)
 800a970:	2201      	movs	r2, #1
 800a972:	721a      	strb	r2, [r3, #8]
    g_flash_info_block.flash_info_data.strip_info.strip_two_brightness = 1;
 800a974:	4b21      	ldr	r3, [pc, #132]	; (800a9fc <flash_info_block_init+0xd4>)
 800a976:	2201      	movs	r2, #1
 800a978:	725a      	strb	r2, [r3, #9]
    g_flash_info_block.flash_info_data.strip_info.strip_three_brightness = 1;
 800a97a:	4b20      	ldr	r3, [pc, #128]	; (800a9fc <flash_info_block_init+0xd4>)
 800a97c:	2201      	movs	r2, #1
 800a97e:	729a      	strb	r2, [r3, #10]
    g_flash_info_block.flash_info_data.strip_info.strip_one_brightness = 1;
 800a980:	4b1e      	ldr	r3, [pc, #120]	; (800a9fc <flash_info_block_init+0xd4>)
 800a982:	2201      	movs	r2, #1
 800a984:	721a      	strb	r2, [r3, #8]

    g_flash_info_block.flash_info_data.strip_info.strip_two_brightness = 1;
 800a986:	4b1d      	ldr	r3, [pc, #116]	; (800a9fc <flash_info_block_init+0xd4>)
 800a988:	2201      	movs	r2, #1
 800a98a:	725a      	strb	r2, [r3, #9]
    g_flash_info_block.flash_info_data.strip_info.strip_three_brightness = 1;
 800a98c:	4b1b      	ldr	r3, [pc, #108]	; (800a9fc <flash_info_block_init+0xd4>)
 800a98e:	2201      	movs	r2, #1
 800a990:	729a      	strb	r2, [r3, #10]

    g_flash_info_block.flash_info_data.strip_info.strip_one_active_animation_mask.spell = 1;
 800a992:	4a1a      	ldr	r2, [pc, #104]	; (800a9fc <flash_info_block_init+0xd4>)
 800a994:	7ad3      	ldrb	r3, [r2, #11]
 800a996:	f043 0301 	orr.w	r3, r3, #1
 800a99a:	72d3      	strb	r3, [r2, #11]
    g_flash_info_block.flash_info_data.strip_info.strip_one_active_animation_mask.white = 1;
 800a99c:	4a17      	ldr	r2, [pc, #92]	; (800a9fc <flash_info_block_init+0xd4>)
 800a99e:	7ad3      	ldrb	r3, [r2, #11]
 800a9a0:	f043 0302 	orr.w	r3, r3, #2
 800a9a4:	72d3      	strb	r3, [r2, #11]
    g_flash_info_block.flash_info_data.strip_info.strip_one_active_animation_mask.solid = 1;
 800a9a6:	4a15      	ldr	r2, [pc, #84]	; (800a9fc <flash_info_block_init+0xd4>)
 800a9a8:	7ad3      	ldrb	r3, [r2, #11]
 800a9aa:	f043 0304 	orr.w	r3, r3, #4
 800a9ae:	72d3      	strb	r3, [r2, #11]
    g_flash_info_block.flash_info_data.strip_info.strip_one_active_animation_mask.sparkle = 1;
 800a9b0:	4a12      	ldr	r2, [pc, #72]	; (800a9fc <flash_info_block_init+0xd4>)
 800a9b2:	7ad3      	ldrb	r3, [r2, #11]
 800a9b4:	f043 0308 	orr.w	r3, r3, #8
 800a9b8:	72d3      	strb	r3, [r2, #11]
    g_flash_info_block.flash_info_data.strip_info.strip_one_active_animation_mask.sparkle_no_fill = 1;
 800a9ba:	4a10      	ldr	r2, [pc, #64]	; (800a9fc <flash_info_block_init+0xd4>)
 800a9bc:	7ad3      	ldrb	r3, [r2, #11]
 800a9be:	f043 0310 	orr.w	r3, r3, #16
 800a9c2:	72d3      	strb	r3, [r2, #11]
    g_flash_info_block.flash_info_data.strip_info.strip_one_active_animation_mask.rainbow = 1;
 800a9c4:	4a0d      	ldr	r2, [pc, #52]	; (800a9fc <flash_info_block_init+0xd4>)
 800a9c6:	7ad3      	ldrb	r3, [r2, #11]
 800a9c8:	f043 0320 	orr.w	r3, r3, #32
 800a9cc:	72d3      	strb	r3, [r2, #11]
    g_flash_info_block.flash_info_data.strip_info.strip_one_active_animation_mask.chase = 1;
 800a9ce:	4a0b      	ldr	r2, [pc, #44]	; (800a9fc <flash_info_block_init+0xd4>)
 800a9d0:	7ad3      	ldrb	r3, [r2, #11]
 800a9d2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800a9d6:	72d3      	strb	r3, [r2, #11]
    g_flash_info_block.flash_info_data.strip_info.strip_one_active_animation_mask.chase_rainbow = 1;
 800a9d8:	4a08      	ldr	r2, [pc, #32]	; (800a9fc <flash_info_block_init+0xd4>)
 800a9da:	7ad3      	ldrb	r3, [r2, #11]
 800a9dc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800a9e0:	72d3      	strb	r3, [r2, #11]

    g_flash_info_block.flash_info_data.strip_info.strip_one_active_animation_mask.fade = 1;
 800a9e2:	4a06      	ldr	r2, [pc, #24]	; (800a9fc <flash_info_block_init+0xd4>)
 800a9e4:	7b13      	ldrb	r3, [r2, #12]
 800a9e6:	f043 0301 	orr.w	r3, r3, #1
 800a9ea:	7313      	strb	r3, [r2, #12]
    g_flash_info_block.flash_info_data.strip_info.strip_one_active_animation_mask.twinkle = 1;
 800a9ec:	4a03      	ldr	r2, [pc, #12]	; (800a9fc <flash_info_block_init+0xd4>)
 800a9ee:	7b13      	ldrb	r3, [r2, #12]
 800a9f0:	f043 0302 	orr.w	r3, r3, #2
 800a9f4:	7313      	strb	r3, [r2, #12]
    //g_flash_info_block.flash_info_data.strip_info.strip_one_active_animation_mask.rsvd0 = 1; // future
    //g_flash_info_block.flash_info_data.strip_info.strip_one_active_animation_mask.rsvd1 = 1; // future
    //g_flash_info_block.flash_info_data.strip_info.strip_one_active_animation_mask.rsvd2 = 1; // future

    // need to write to flash!
}
 800a9f6:	bf00      	nop
 800a9f8:	bd80      	pop	{r7, pc}
 800a9fa:	bf00      	nop
 800a9fc:	20002690 	.word	0x20002690

0800aa00 <flash_info_init>:
}


uint32_t temp = 0;
void flash_info_init(void)
{
 800aa00:	b580      	push	{r7, lr}
 800aa02:	af00      	add	r7, sp, #0
    temp = sizeof(flash_info_data_t);
 800aa04:	4b0d      	ldr	r3, [pc, #52]	; (800aa3c <flash_info_init+0x3c>)
 800aa06:	f44f 7286 	mov.w	r2, #268	; 0x10c
 800aa0a:	601a      	str	r2, [r3, #0]
    flash_info_block_init();
 800aa0c:	f7ff ff8c 	bl	800a928 <flash_info_block_init>
    //flash_access_read_flash_info_sector(g_flash_info_block.flat_data_uint32);
    if ((UINT32_MAX == g_flash_info_block.flash_info_data.uuid.data[0]) &&
 800aa10:	4b0b      	ldr	r3, [pc, #44]	; (800aa40 <flash_info_init+0x40>)
 800aa12:	f8d3 3100 	ldr.w	r3, [r3, #256]	; 0x100
 800aa16:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800aa1a:	d10d      	bne.n	800aa38 <flash_info_init+0x38>
                    (UINT32_MAX == g_flash_info_block.flash_info_data.uuid.data[1]) &&
 800aa1c:	4b08      	ldr	r3, [pc, #32]	; (800aa40 <flash_info_init+0x40>)
 800aa1e:	f8d3 3104 	ldr.w	r3, [r3, #260]	; 0x104
    if ((UINT32_MAX == g_flash_info_block.flash_info_data.uuid.data[0]) &&
 800aa22:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800aa26:	d107      	bne.n	800aa38 <flash_info_init+0x38>
                    (UINT32_MAX == g_flash_info_block.flash_info_data.uuid.data[2]))
 800aa28:	4b05      	ldr	r3, [pc, #20]	; (800aa40 <flash_info_init+0x40>)
 800aa2a:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
                    (UINT32_MAX == g_flash_info_block.flash_info_data.uuid.data[1]) &&
 800aa2e:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800aa32:	d101      	bne.n	800aa38 <flash_info_init+0x38>
    {
        flash_info_block_init();
 800aa34:	f7ff ff78 	bl	800a928 <flash_info_block_init>
    }
}
 800aa38:	bf00      	nop
 800aa3a:	bd80      	pop	{r7, pc}
 800aa3c:	20002e90 	.word	0x20002e90
 800aa40:	20002690 	.word	0x20002690

0800aa44 <main>:
#include "task_create.h"
#include "animate_led.h"
#include "flash_info.h"

int main(void)
{
 800aa44:	b580      	push	{r7, lr}
 800aa46:	af00      	add	r7, sp, #0
    board_init_common_board_init();
 800aa48:	f7fe ff94 	bl	8009974 <board_init_common_board_init>
    flash_info_init();
 800aa4c:	f7ff ffd8 	bl	800aa00 <flash_info_init>
    task_create();
 800aa50:	f000 f808 	bl	800aa64 <task_create>
	//semaphore_create();
    reset_ws2812b();
 800aa54:	f7f5 fea8 	bl	80007a8 <reset_ws2812b>
	osKernelStart();
 800aa58:	f7f6 fccc 	bl	80013f4 <osKernelStart>
 800aa5c:	2300      	movs	r3, #0
}
 800aa5e:	4618      	mov	r0, r3
 800aa60:	bd80      	pop	{r7, pc}
	...

0800aa64 <task_create>:
	.priority = (osPriority_t) osPriorityNormal,
};


void task_create(void)
{
 800aa64:	b580      	push	{r7, lr}
 800aa66:	af00      	add	r7, sp, #0
    osKernelInitialize();
 800aa68:	f7f6 fca0 	bl	80013ac <osKernelInitialize>
	g_button_press_handle = osThreadNew(task_button_press, NULL, &g_task_button_press_attributes);
 800aa6c:	4a0a      	ldr	r2, [pc, #40]	; (800aa98 <task_create+0x34>)
 800aa6e:	2100      	movs	r1, #0
 800aa70:	480a      	ldr	r0, [pc, #40]	; (800aa9c <task_create+0x38>)
 800aa72:	f7f6 fce5 	bl	8001440 <osThreadNew>
 800aa76:	4603      	mov	r3, r0
 800aa78:	4a09      	ldr	r2, [pc, #36]	; (800aaa0 <task_create+0x3c>)
 800aa7a:	6013      	str	r3, [r2, #0]
    //g_dma_transfer_handle = osThreadNew(task_dma_transfer, NULL, &g_task_dma_transfer_attributes);
    g_led_strip_1_ctrl_handle = osThreadNew(task_led_ctrl_strip_one, NULL, &g_task_strip_1_led_ctrl_attributes);
 800aa7c:	4a09      	ldr	r2, [pc, #36]	; (800aaa4 <task_create+0x40>)
 800aa7e:	2100      	movs	r1, #0
 800aa80:	4809      	ldr	r0, [pc, #36]	; (800aaa8 <task_create+0x44>)
 800aa82:	f7f6 fcdd 	bl	8001440 <osThreadNew>
 800aa86:	4603      	mov	r3, r0
 800aa88:	4a08      	ldr	r2, [pc, #32]	; (800aaac <task_create+0x48>)
 800aa8a:	6013      	str	r3, [r2, #0]
    g_tasks_running = true; // technically will be running after task scheduler started
 800aa8c:	4b08      	ldr	r3, [pc, #32]	; (800aab0 <task_create+0x4c>)
 800aa8e:	2201      	movs	r2, #1
 800aa90:	701a      	strb	r2, [r3, #0]
}
 800aa92:	bf00      	nop
 800aa94:	bd80      	pop	{r7, pc}
 800aa96:	bf00      	nop
 800aa98:	0800bcec 	.word	0x0800bcec
 800aa9c:	08000c89 	.word	0x08000c89
 800aaa0:	20002e98 	.word	0x20002e98
 800aaa4:	0800bd10 	.word	0x0800bd10
 800aaa8:	08000ee5 	.word	0x08000ee5
 800aaac:	20002e94 	.word	0x20002e94
 800aab0:	20003f54 	.word	0x20003f54

0800aab4 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 800aab4:	f8df d034 	ldr.w	sp, [pc, #52]	; 800aaec <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 800aab8:	f7ff fe1a 	bl	800a6f0 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800aabc:	480c      	ldr	r0, [pc, #48]	; (800aaf0 <LoopForever+0x6>)
  ldr r1, =_edata
 800aabe:	490d      	ldr	r1, [pc, #52]	; (800aaf4 <LoopForever+0xa>)
  ldr r2, =_sidata
 800aac0:	4a0d      	ldr	r2, [pc, #52]	; (800aaf8 <LoopForever+0xe>)
  movs r3, #0
 800aac2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800aac4:	e002      	b.n	800aacc <LoopCopyDataInit>

0800aac6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800aac6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800aac8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800aaca:	3304      	adds	r3, #4

0800aacc <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800aacc:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800aace:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800aad0:	d3f9      	bcc.n	800aac6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800aad2:	4a0a      	ldr	r2, [pc, #40]	; (800aafc <LoopForever+0x12>)
  ldr r4, =_ebss
 800aad4:	4c0a      	ldr	r4, [pc, #40]	; (800ab00 <LoopForever+0x16>)
  movs r3, #0
 800aad6:	2300      	movs	r3, #0
  b LoopFillZerobss
 800aad8:	e001      	b.n	800aade <LoopFillZerobss>

0800aada <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800aada:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800aadc:	3204      	adds	r2, #4

0800aade <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800aade:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800aae0:	d3fb      	bcc.n	800aada <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800aae2:	f000 f9ff 	bl	800aee4 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 800aae6:	f7ff ffad 	bl	800aa44 <main>

0800aaea <LoopForever>:

LoopForever:
    b LoopForever
 800aaea:	e7fe      	b.n	800aaea <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 800aaec:	20010000 	.word	0x20010000
  ldr r0, =_sdata
 800aaf0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800aaf4:	200002d0 	.word	0x200002d0
  ldr r2, =_sidata
 800aaf8:	0800be24 	.word	0x0800be24
  ldr r2, =_sbss
 800aafc:	200002d0 	.word	0x200002d0
  ldr r4, =_ebss
 800ab00:	200040a4 	.word	0x200040a4

0800ab04 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 800ab04:	e7fe      	b.n	800ab04 <ADC1_IRQHandler>
	...

0800ab08 <malloc>:
 800ab08:	4b02      	ldr	r3, [pc, #8]	; (800ab14 <malloc+0xc>)
 800ab0a:	4601      	mov	r1, r0
 800ab0c:	6818      	ldr	r0, [r3, #0]
 800ab0e:	f000 b823 	b.w	800ab58 <_malloc_r>
 800ab12:	bf00      	nop
 800ab14:	200002cc 	.word	0x200002cc

0800ab18 <sbrk_aligned>:
 800ab18:	b570      	push	{r4, r5, r6, lr}
 800ab1a:	4e0e      	ldr	r6, [pc, #56]	; (800ab54 <sbrk_aligned+0x3c>)
 800ab1c:	460c      	mov	r4, r1
 800ab1e:	6831      	ldr	r1, [r6, #0]
 800ab20:	4605      	mov	r5, r0
 800ab22:	b911      	cbnz	r1, 800ab2a <sbrk_aligned+0x12>
 800ab24:	f000 f9c8 	bl	800aeb8 <_sbrk_r>
 800ab28:	6030      	str	r0, [r6, #0]
 800ab2a:	4621      	mov	r1, r4
 800ab2c:	4628      	mov	r0, r5
 800ab2e:	f000 f9c3 	bl	800aeb8 <_sbrk_r>
 800ab32:	1c43      	adds	r3, r0, #1
 800ab34:	d00a      	beq.n	800ab4c <sbrk_aligned+0x34>
 800ab36:	1cc4      	adds	r4, r0, #3
 800ab38:	f024 0403 	bic.w	r4, r4, #3
 800ab3c:	42a0      	cmp	r0, r4
 800ab3e:	d007      	beq.n	800ab50 <sbrk_aligned+0x38>
 800ab40:	1a21      	subs	r1, r4, r0
 800ab42:	4628      	mov	r0, r5
 800ab44:	f000 f9b8 	bl	800aeb8 <_sbrk_r>
 800ab48:	3001      	adds	r0, #1
 800ab4a:	d101      	bne.n	800ab50 <sbrk_aligned+0x38>
 800ab4c:	f04f 34ff 	mov.w	r4, #4294967295	; 0xffffffff
 800ab50:	4620      	mov	r0, r4
 800ab52:	bd70      	pop	{r4, r5, r6, pc}
 800ab54:	20003f5c 	.word	0x20003f5c

0800ab58 <_malloc_r>:
 800ab58:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800ab5c:	1ccd      	adds	r5, r1, #3
 800ab5e:	f025 0503 	bic.w	r5, r5, #3
 800ab62:	3508      	adds	r5, #8
 800ab64:	2d0c      	cmp	r5, #12
 800ab66:	bf38      	it	cc
 800ab68:	250c      	movcc	r5, #12
 800ab6a:	2d00      	cmp	r5, #0
 800ab6c:	4607      	mov	r7, r0
 800ab6e:	db01      	blt.n	800ab74 <_malloc_r+0x1c>
 800ab70:	42a9      	cmp	r1, r5
 800ab72:	d905      	bls.n	800ab80 <_malloc_r+0x28>
 800ab74:	230c      	movs	r3, #12
 800ab76:	603b      	str	r3, [r7, #0]
 800ab78:	2600      	movs	r6, #0
 800ab7a:	4630      	mov	r0, r6
 800ab7c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800ab80:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 800ac54 <_malloc_r+0xfc>
 800ab84:	f000 f868 	bl	800ac58 <__malloc_lock>
 800ab88:	f8d8 3000 	ldr.w	r3, [r8]
 800ab8c:	461c      	mov	r4, r3
 800ab8e:	bb5c      	cbnz	r4, 800abe8 <_malloc_r+0x90>
 800ab90:	4629      	mov	r1, r5
 800ab92:	4638      	mov	r0, r7
 800ab94:	f7ff ffc0 	bl	800ab18 <sbrk_aligned>
 800ab98:	1c43      	adds	r3, r0, #1
 800ab9a:	4604      	mov	r4, r0
 800ab9c:	d155      	bne.n	800ac4a <_malloc_r+0xf2>
 800ab9e:	f8d8 4000 	ldr.w	r4, [r8]
 800aba2:	4626      	mov	r6, r4
 800aba4:	2e00      	cmp	r6, #0
 800aba6:	d145      	bne.n	800ac34 <_malloc_r+0xdc>
 800aba8:	2c00      	cmp	r4, #0
 800abaa:	d048      	beq.n	800ac3e <_malloc_r+0xe6>
 800abac:	6823      	ldr	r3, [r4, #0]
 800abae:	4631      	mov	r1, r6
 800abb0:	4638      	mov	r0, r7
 800abb2:	eb04 0903 	add.w	r9, r4, r3
 800abb6:	f000 f97f 	bl	800aeb8 <_sbrk_r>
 800abba:	4581      	cmp	r9, r0
 800abbc:	d13f      	bne.n	800ac3e <_malloc_r+0xe6>
 800abbe:	6821      	ldr	r1, [r4, #0]
 800abc0:	1a6d      	subs	r5, r5, r1
 800abc2:	4629      	mov	r1, r5
 800abc4:	4638      	mov	r0, r7
 800abc6:	f7ff ffa7 	bl	800ab18 <sbrk_aligned>
 800abca:	3001      	adds	r0, #1
 800abcc:	d037      	beq.n	800ac3e <_malloc_r+0xe6>
 800abce:	6823      	ldr	r3, [r4, #0]
 800abd0:	442b      	add	r3, r5
 800abd2:	6023      	str	r3, [r4, #0]
 800abd4:	f8d8 3000 	ldr.w	r3, [r8]
 800abd8:	2b00      	cmp	r3, #0
 800abda:	d038      	beq.n	800ac4e <_malloc_r+0xf6>
 800abdc:	685a      	ldr	r2, [r3, #4]
 800abde:	42a2      	cmp	r2, r4
 800abe0:	d12b      	bne.n	800ac3a <_malloc_r+0xe2>
 800abe2:	2200      	movs	r2, #0
 800abe4:	605a      	str	r2, [r3, #4]
 800abe6:	e00f      	b.n	800ac08 <_malloc_r+0xb0>
 800abe8:	6822      	ldr	r2, [r4, #0]
 800abea:	1b52      	subs	r2, r2, r5
 800abec:	d41f      	bmi.n	800ac2e <_malloc_r+0xd6>
 800abee:	2a0b      	cmp	r2, #11
 800abf0:	d917      	bls.n	800ac22 <_malloc_r+0xca>
 800abf2:	1961      	adds	r1, r4, r5
 800abf4:	42a3      	cmp	r3, r4
 800abf6:	6025      	str	r5, [r4, #0]
 800abf8:	bf18      	it	ne
 800abfa:	6059      	strne	r1, [r3, #4]
 800abfc:	6863      	ldr	r3, [r4, #4]
 800abfe:	bf08      	it	eq
 800ac00:	f8c8 1000 	streq.w	r1, [r8]
 800ac04:	5162      	str	r2, [r4, r5]
 800ac06:	604b      	str	r3, [r1, #4]
 800ac08:	4638      	mov	r0, r7
 800ac0a:	f104 060b 	add.w	r6, r4, #11
 800ac0e:	f000 f829 	bl	800ac64 <__malloc_unlock>
 800ac12:	f026 0607 	bic.w	r6, r6, #7
 800ac16:	1d23      	adds	r3, r4, #4
 800ac18:	1af2      	subs	r2, r6, r3
 800ac1a:	d0ae      	beq.n	800ab7a <_malloc_r+0x22>
 800ac1c:	1b9b      	subs	r3, r3, r6
 800ac1e:	50a3      	str	r3, [r4, r2]
 800ac20:	e7ab      	b.n	800ab7a <_malloc_r+0x22>
 800ac22:	42a3      	cmp	r3, r4
 800ac24:	6862      	ldr	r2, [r4, #4]
 800ac26:	d1dd      	bne.n	800abe4 <_malloc_r+0x8c>
 800ac28:	f8c8 2000 	str.w	r2, [r8]
 800ac2c:	e7ec      	b.n	800ac08 <_malloc_r+0xb0>
 800ac2e:	4623      	mov	r3, r4
 800ac30:	6864      	ldr	r4, [r4, #4]
 800ac32:	e7ac      	b.n	800ab8e <_malloc_r+0x36>
 800ac34:	4634      	mov	r4, r6
 800ac36:	6876      	ldr	r6, [r6, #4]
 800ac38:	e7b4      	b.n	800aba4 <_malloc_r+0x4c>
 800ac3a:	4613      	mov	r3, r2
 800ac3c:	e7cc      	b.n	800abd8 <_malloc_r+0x80>
 800ac3e:	230c      	movs	r3, #12
 800ac40:	603b      	str	r3, [r7, #0]
 800ac42:	4638      	mov	r0, r7
 800ac44:	f000 f80e 	bl	800ac64 <__malloc_unlock>
 800ac48:	e797      	b.n	800ab7a <_malloc_r+0x22>
 800ac4a:	6025      	str	r5, [r4, #0]
 800ac4c:	e7dc      	b.n	800ac08 <_malloc_r+0xb0>
 800ac4e:	605b      	str	r3, [r3, #4]
 800ac50:	deff      	udf	#255	; 0xff
 800ac52:	bf00      	nop
 800ac54:	20003f58 	.word	0x20003f58

0800ac58 <__malloc_lock>:
 800ac58:	4801      	ldr	r0, [pc, #4]	; (800ac60 <__malloc_lock+0x8>)
 800ac5a:	f000 b968 	b.w	800af2e <__retarget_lock_acquire_recursive>
 800ac5e:	bf00      	nop
 800ac60:	2000409c 	.word	0x2000409c

0800ac64 <__malloc_unlock>:
 800ac64:	4801      	ldr	r0, [pc, #4]	; (800ac6c <__malloc_unlock+0x8>)
 800ac66:	f000 b963 	b.w	800af30 <__retarget_lock_release_recursive>
 800ac6a:	bf00      	nop
 800ac6c:	2000409c 	.word	0x2000409c

0800ac70 <srand>:
 800ac70:	b538      	push	{r3, r4, r5, lr}
 800ac72:	4b10      	ldr	r3, [pc, #64]	; (800acb4 <srand+0x44>)
 800ac74:	681d      	ldr	r5, [r3, #0]
 800ac76:	6b2b      	ldr	r3, [r5, #48]	; 0x30
 800ac78:	4604      	mov	r4, r0
 800ac7a:	b9b3      	cbnz	r3, 800acaa <srand+0x3a>
 800ac7c:	2018      	movs	r0, #24
 800ac7e:	f7ff ff43 	bl	800ab08 <malloc>
 800ac82:	4602      	mov	r2, r0
 800ac84:	6328      	str	r0, [r5, #48]	; 0x30
 800ac86:	b920      	cbnz	r0, 800ac92 <srand+0x22>
 800ac88:	4b0b      	ldr	r3, [pc, #44]	; (800acb8 <srand+0x48>)
 800ac8a:	480c      	ldr	r0, [pc, #48]	; (800acbc <srand+0x4c>)
 800ac8c:	2146      	movs	r1, #70	; 0x46
 800ac8e:	f000 f95f 	bl	800af50 <__assert_func>
 800ac92:	490b      	ldr	r1, [pc, #44]	; (800acc0 <srand+0x50>)
 800ac94:	4b0b      	ldr	r3, [pc, #44]	; (800acc4 <srand+0x54>)
 800ac96:	e9c0 1300 	strd	r1, r3, [r0]
 800ac9a:	4b0b      	ldr	r3, [pc, #44]	; (800acc8 <srand+0x58>)
 800ac9c:	6083      	str	r3, [r0, #8]
 800ac9e:	230b      	movs	r3, #11
 800aca0:	8183      	strh	r3, [r0, #12]
 800aca2:	2100      	movs	r1, #0
 800aca4:	2001      	movs	r0, #1
 800aca6:	e9c2 0104 	strd	r0, r1, [r2, #16]
 800acaa:	6b2b      	ldr	r3, [r5, #48]	; 0x30
 800acac:	2200      	movs	r2, #0
 800acae:	611c      	str	r4, [r3, #16]
 800acb0:	615a      	str	r2, [r3, #20]
 800acb2:	bd38      	pop	{r3, r4, r5, pc}
 800acb4:	200002cc 	.word	0x200002cc
 800acb8:	0800bd34 	.word	0x0800bd34
 800acbc:	0800bd4b 	.word	0x0800bd4b
 800acc0:	abcd330e 	.word	0xabcd330e
 800acc4:	e66d1234 	.word	0xe66d1234
 800acc8:	0005deec 	.word	0x0005deec

0800accc <std>:
 800accc:	2300      	movs	r3, #0
 800acce:	b510      	push	{r4, lr}
 800acd0:	4604      	mov	r4, r0
 800acd2:	e9c0 3300 	strd	r3, r3, [r0]
 800acd6:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800acda:	6083      	str	r3, [r0, #8]
 800acdc:	8181      	strh	r1, [r0, #12]
 800acde:	6643      	str	r3, [r0, #100]	; 0x64
 800ace0:	81c2      	strh	r2, [r0, #14]
 800ace2:	6183      	str	r3, [r0, #24]
 800ace4:	4619      	mov	r1, r3
 800ace6:	2208      	movs	r2, #8
 800ace8:	305c      	adds	r0, #92	; 0x5c
 800acea:	f000 f8b1 	bl	800ae50 <memset>
 800acee:	4b0d      	ldr	r3, [pc, #52]	; (800ad24 <std+0x58>)
 800acf0:	6263      	str	r3, [r4, #36]	; 0x24
 800acf2:	4b0d      	ldr	r3, [pc, #52]	; (800ad28 <std+0x5c>)
 800acf4:	62a3      	str	r3, [r4, #40]	; 0x28
 800acf6:	4b0d      	ldr	r3, [pc, #52]	; (800ad2c <std+0x60>)
 800acf8:	62e3      	str	r3, [r4, #44]	; 0x2c
 800acfa:	4b0d      	ldr	r3, [pc, #52]	; (800ad30 <std+0x64>)
 800acfc:	6323      	str	r3, [r4, #48]	; 0x30
 800acfe:	4b0d      	ldr	r3, [pc, #52]	; (800ad34 <std+0x68>)
 800ad00:	6224      	str	r4, [r4, #32]
 800ad02:	429c      	cmp	r4, r3
 800ad04:	d006      	beq.n	800ad14 <std+0x48>
 800ad06:	f103 0268 	add.w	r2, r3, #104	; 0x68
 800ad0a:	4294      	cmp	r4, r2
 800ad0c:	d002      	beq.n	800ad14 <std+0x48>
 800ad0e:	33d0      	adds	r3, #208	; 0xd0
 800ad10:	429c      	cmp	r4, r3
 800ad12:	d105      	bne.n	800ad20 <std+0x54>
 800ad14:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800ad18:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800ad1c:	f000 b906 	b.w	800af2c <__retarget_lock_init_recursive>
 800ad20:	bd10      	pop	{r4, pc}
 800ad22:	bf00      	nop
 800ad24:	0800b181 	.word	0x0800b181
 800ad28:	0800b1a3 	.word	0x0800b1a3
 800ad2c:	0800b1db 	.word	0x0800b1db
 800ad30:	0800b1ff 	.word	0x0800b1ff
 800ad34:	20003f60 	.word	0x20003f60

0800ad38 <stdio_exit_handler>:
 800ad38:	4a02      	ldr	r2, [pc, #8]	; (800ad44 <stdio_exit_handler+0xc>)
 800ad3a:	4903      	ldr	r1, [pc, #12]	; (800ad48 <stdio_exit_handler+0x10>)
 800ad3c:	4803      	ldr	r0, [pc, #12]	; (800ad4c <stdio_exit_handler+0x14>)
 800ad3e:	f000 b869 	b.w	800ae14 <_fwalk_sglue>
 800ad42:	bf00      	nop
 800ad44:	20000274 	.word	0x20000274
 800ad48:	0800b131 	.word	0x0800b131
 800ad4c:	20000280 	.word	0x20000280

0800ad50 <cleanup_stdio>:
 800ad50:	6841      	ldr	r1, [r0, #4]
 800ad52:	4b0c      	ldr	r3, [pc, #48]	; (800ad84 <cleanup_stdio+0x34>)
 800ad54:	4299      	cmp	r1, r3
 800ad56:	b510      	push	{r4, lr}
 800ad58:	4604      	mov	r4, r0
 800ad5a:	d001      	beq.n	800ad60 <cleanup_stdio+0x10>
 800ad5c:	f000 f9e8 	bl	800b130 <_fflush_r>
 800ad60:	68a1      	ldr	r1, [r4, #8]
 800ad62:	4b09      	ldr	r3, [pc, #36]	; (800ad88 <cleanup_stdio+0x38>)
 800ad64:	4299      	cmp	r1, r3
 800ad66:	d002      	beq.n	800ad6e <cleanup_stdio+0x1e>
 800ad68:	4620      	mov	r0, r4
 800ad6a:	f000 f9e1 	bl	800b130 <_fflush_r>
 800ad6e:	68e1      	ldr	r1, [r4, #12]
 800ad70:	4b06      	ldr	r3, [pc, #24]	; (800ad8c <cleanup_stdio+0x3c>)
 800ad72:	4299      	cmp	r1, r3
 800ad74:	d004      	beq.n	800ad80 <cleanup_stdio+0x30>
 800ad76:	4620      	mov	r0, r4
 800ad78:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800ad7c:	f000 b9d8 	b.w	800b130 <_fflush_r>
 800ad80:	bd10      	pop	{r4, pc}
 800ad82:	bf00      	nop
 800ad84:	20003f60 	.word	0x20003f60
 800ad88:	20003fc8 	.word	0x20003fc8
 800ad8c:	20004030 	.word	0x20004030

0800ad90 <global_stdio_init.part.0>:
 800ad90:	b510      	push	{r4, lr}
 800ad92:	4b0b      	ldr	r3, [pc, #44]	; (800adc0 <global_stdio_init.part.0+0x30>)
 800ad94:	4c0b      	ldr	r4, [pc, #44]	; (800adc4 <global_stdio_init.part.0+0x34>)
 800ad96:	4a0c      	ldr	r2, [pc, #48]	; (800adc8 <global_stdio_init.part.0+0x38>)
 800ad98:	601a      	str	r2, [r3, #0]
 800ad9a:	4620      	mov	r0, r4
 800ad9c:	2200      	movs	r2, #0
 800ad9e:	2104      	movs	r1, #4
 800ada0:	f7ff ff94 	bl	800accc <std>
 800ada4:	f104 0068 	add.w	r0, r4, #104	; 0x68
 800ada8:	2201      	movs	r2, #1
 800adaa:	2109      	movs	r1, #9
 800adac:	f7ff ff8e 	bl	800accc <std>
 800adb0:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 800adb4:	2202      	movs	r2, #2
 800adb6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800adba:	2112      	movs	r1, #18
 800adbc:	f7ff bf86 	b.w	800accc <std>
 800adc0:	20004098 	.word	0x20004098
 800adc4:	20003f60 	.word	0x20003f60
 800adc8:	0800ad39 	.word	0x0800ad39

0800adcc <__sfp_lock_acquire>:
 800adcc:	4801      	ldr	r0, [pc, #4]	; (800add4 <__sfp_lock_acquire+0x8>)
 800adce:	f000 b8ae 	b.w	800af2e <__retarget_lock_acquire_recursive>
 800add2:	bf00      	nop
 800add4:	2000409d 	.word	0x2000409d

0800add8 <__sfp_lock_release>:
 800add8:	4801      	ldr	r0, [pc, #4]	; (800ade0 <__sfp_lock_release+0x8>)
 800adda:	f000 b8a9 	b.w	800af30 <__retarget_lock_release_recursive>
 800adde:	bf00      	nop
 800ade0:	2000409d 	.word	0x2000409d

0800ade4 <__sinit>:
 800ade4:	b510      	push	{r4, lr}
 800ade6:	4604      	mov	r4, r0
 800ade8:	f7ff fff0 	bl	800adcc <__sfp_lock_acquire>
 800adec:	6a23      	ldr	r3, [r4, #32]
 800adee:	b11b      	cbz	r3, 800adf8 <__sinit+0x14>
 800adf0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800adf4:	f7ff bff0 	b.w	800add8 <__sfp_lock_release>
 800adf8:	4b04      	ldr	r3, [pc, #16]	; (800ae0c <__sinit+0x28>)
 800adfa:	6223      	str	r3, [r4, #32]
 800adfc:	4b04      	ldr	r3, [pc, #16]	; (800ae10 <__sinit+0x2c>)
 800adfe:	681b      	ldr	r3, [r3, #0]
 800ae00:	2b00      	cmp	r3, #0
 800ae02:	d1f5      	bne.n	800adf0 <__sinit+0xc>
 800ae04:	f7ff ffc4 	bl	800ad90 <global_stdio_init.part.0>
 800ae08:	e7f2      	b.n	800adf0 <__sinit+0xc>
 800ae0a:	bf00      	nop
 800ae0c:	0800ad51 	.word	0x0800ad51
 800ae10:	20004098 	.word	0x20004098

0800ae14 <_fwalk_sglue>:
 800ae14:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800ae18:	4607      	mov	r7, r0
 800ae1a:	4688      	mov	r8, r1
 800ae1c:	4614      	mov	r4, r2
 800ae1e:	2600      	movs	r6, #0
 800ae20:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800ae24:	f1b9 0901 	subs.w	r9, r9, #1
 800ae28:	d505      	bpl.n	800ae36 <_fwalk_sglue+0x22>
 800ae2a:	6824      	ldr	r4, [r4, #0]
 800ae2c:	2c00      	cmp	r4, #0
 800ae2e:	d1f7      	bne.n	800ae20 <_fwalk_sglue+0xc>
 800ae30:	4630      	mov	r0, r6
 800ae32:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800ae36:	89ab      	ldrh	r3, [r5, #12]
 800ae38:	2b01      	cmp	r3, #1
 800ae3a:	d907      	bls.n	800ae4c <_fwalk_sglue+0x38>
 800ae3c:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800ae40:	3301      	adds	r3, #1
 800ae42:	d003      	beq.n	800ae4c <_fwalk_sglue+0x38>
 800ae44:	4629      	mov	r1, r5
 800ae46:	4638      	mov	r0, r7
 800ae48:	47c0      	blx	r8
 800ae4a:	4306      	orrs	r6, r0
 800ae4c:	3568      	adds	r5, #104	; 0x68
 800ae4e:	e7e9      	b.n	800ae24 <_fwalk_sglue+0x10>

0800ae50 <memset>:
 800ae50:	4402      	add	r2, r0
 800ae52:	4603      	mov	r3, r0
 800ae54:	4293      	cmp	r3, r2
 800ae56:	d100      	bne.n	800ae5a <memset+0xa>
 800ae58:	4770      	bx	lr
 800ae5a:	f803 1b01 	strb.w	r1, [r3], #1
 800ae5e:	e7f9      	b.n	800ae54 <memset+0x4>

0800ae60 <time>:
 800ae60:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800ae62:	4b0b      	ldr	r3, [pc, #44]	; (800ae90 <time+0x30>)
 800ae64:	2200      	movs	r2, #0
 800ae66:	4669      	mov	r1, sp
 800ae68:	4604      	mov	r4, r0
 800ae6a:	6818      	ldr	r0, [r3, #0]
 800ae6c:	f000 f812 	bl	800ae94 <_gettimeofday_r>
 800ae70:	2800      	cmp	r0, #0
 800ae72:	bfbe      	ittt	lt
 800ae74:	f04f 32ff 	movlt.w	r2, #4294967295	; 0xffffffff
 800ae78:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 800ae7c:	e9cd 2300 	strdlt	r2, r3, [sp]
 800ae80:	e9dd 0100 	ldrd	r0, r1, [sp]
 800ae84:	b10c      	cbz	r4, 800ae8a <time+0x2a>
 800ae86:	e9c4 0100 	strd	r0, r1, [r4]
 800ae8a:	b004      	add	sp, #16
 800ae8c:	bd10      	pop	{r4, pc}
 800ae8e:	bf00      	nop
 800ae90:	200002cc 	.word	0x200002cc

0800ae94 <_gettimeofday_r>:
 800ae94:	b538      	push	{r3, r4, r5, lr}
 800ae96:	4d07      	ldr	r5, [pc, #28]	; (800aeb4 <_gettimeofday_r+0x20>)
 800ae98:	2300      	movs	r3, #0
 800ae9a:	4604      	mov	r4, r0
 800ae9c:	4608      	mov	r0, r1
 800ae9e:	4611      	mov	r1, r2
 800aea0:	602b      	str	r3, [r5, #0]
 800aea2:	f000 fe41 	bl	800bb28 <_gettimeofday>
 800aea6:	1c43      	adds	r3, r0, #1
 800aea8:	d102      	bne.n	800aeb0 <_gettimeofday_r+0x1c>
 800aeaa:	682b      	ldr	r3, [r5, #0]
 800aeac:	b103      	cbz	r3, 800aeb0 <_gettimeofday_r+0x1c>
 800aeae:	6023      	str	r3, [r4, #0]
 800aeb0:	bd38      	pop	{r3, r4, r5, pc}
 800aeb2:	bf00      	nop
 800aeb4:	200040a0 	.word	0x200040a0

0800aeb8 <_sbrk_r>:
 800aeb8:	b538      	push	{r3, r4, r5, lr}
 800aeba:	4d06      	ldr	r5, [pc, #24]	; (800aed4 <_sbrk_r+0x1c>)
 800aebc:	2300      	movs	r3, #0
 800aebe:	4604      	mov	r4, r0
 800aec0:	4608      	mov	r0, r1
 800aec2:	602b      	str	r3, [r5, #0]
 800aec4:	f7ff fbde 	bl	800a684 <_sbrk>
 800aec8:	1c43      	adds	r3, r0, #1
 800aeca:	d102      	bne.n	800aed2 <_sbrk_r+0x1a>
 800aecc:	682b      	ldr	r3, [r5, #0]
 800aece:	b103      	cbz	r3, 800aed2 <_sbrk_r+0x1a>
 800aed0:	6023      	str	r3, [r4, #0]
 800aed2:	bd38      	pop	{r3, r4, r5, pc}
 800aed4:	200040a0 	.word	0x200040a0

0800aed8 <__errno>:
 800aed8:	4b01      	ldr	r3, [pc, #4]	; (800aee0 <__errno+0x8>)
 800aeda:	6818      	ldr	r0, [r3, #0]
 800aedc:	4770      	bx	lr
 800aede:	bf00      	nop
 800aee0:	200002cc 	.word	0x200002cc

0800aee4 <__libc_init_array>:
 800aee4:	b570      	push	{r4, r5, r6, lr}
 800aee6:	4d0d      	ldr	r5, [pc, #52]	; (800af1c <__libc_init_array+0x38>)
 800aee8:	4c0d      	ldr	r4, [pc, #52]	; (800af20 <__libc_init_array+0x3c>)
 800aeea:	1b64      	subs	r4, r4, r5
 800aeec:	10a4      	asrs	r4, r4, #2
 800aeee:	2600      	movs	r6, #0
 800aef0:	42a6      	cmp	r6, r4
 800aef2:	d109      	bne.n	800af08 <__libc_init_array+0x24>
 800aef4:	4d0b      	ldr	r5, [pc, #44]	; (800af24 <__libc_init_array+0x40>)
 800aef6:	4c0c      	ldr	r4, [pc, #48]	; (800af28 <__libc_init_array+0x44>)
 800aef8:	f000 fe1e 	bl	800bb38 <_init>
 800aefc:	1b64      	subs	r4, r4, r5
 800aefe:	10a4      	asrs	r4, r4, #2
 800af00:	2600      	movs	r6, #0
 800af02:	42a6      	cmp	r6, r4
 800af04:	d105      	bne.n	800af12 <__libc_init_array+0x2e>
 800af06:	bd70      	pop	{r4, r5, r6, pc}
 800af08:	f855 3b04 	ldr.w	r3, [r5], #4
 800af0c:	4798      	blx	r3
 800af0e:	3601      	adds	r6, #1
 800af10:	e7ee      	b.n	800aef0 <__libc_init_array+0xc>
 800af12:	f855 3b04 	ldr.w	r3, [r5], #4
 800af16:	4798      	blx	r3
 800af18:	3601      	adds	r6, #1
 800af1a:	e7f2      	b.n	800af02 <__libc_init_array+0x1e>
 800af1c:	0800be1c 	.word	0x0800be1c
 800af20:	0800be1c 	.word	0x0800be1c
 800af24:	0800be1c 	.word	0x0800be1c
 800af28:	0800be20 	.word	0x0800be20

0800af2c <__retarget_lock_init_recursive>:
 800af2c:	4770      	bx	lr

0800af2e <__retarget_lock_acquire_recursive>:
 800af2e:	4770      	bx	lr

0800af30 <__retarget_lock_release_recursive>:
 800af30:	4770      	bx	lr

0800af32 <memcpy>:
 800af32:	440a      	add	r2, r1
 800af34:	4291      	cmp	r1, r2
 800af36:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 800af3a:	d100      	bne.n	800af3e <memcpy+0xc>
 800af3c:	4770      	bx	lr
 800af3e:	b510      	push	{r4, lr}
 800af40:	f811 4b01 	ldrb.w	r4, [r1], #1
 800af44:	f803 4f01 	strb.w	r4, [r3, #1]!
 800af48:	4291      	cmp	r1, r2
 800af4a:	d1f9      	bne.n	800af40 <memcpy+0xe>
 800af4c:	bd10      	pop	{r4, pc}
	...

0800af50 <__assert_func>:
 800af50:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800af52:	4614      	mov	r4, r2
 800af54:	461a      	mov	r2, r3
 800af56:	4b09      	ldr	r3, [pc, #36]	; (800af7c <__assert_func+0x2c>)
 800af58:	681b      	ldr	r3, [r3, #0]
 800af5a:	4605      	mov	r5, r0
 800af5c:	68d8      	ldr	r0, [r3, #12]
 800af5e:	b14c      	cbz	r4, 800af74 <__assert_func+0x24>
 800af60:	4b07      	ldr	r3, [pc, #28]	; (800af80 <__assert_func+0x30>)
 800af62:	9100      	str	r1, [sp, #0]
 800af64:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800af68:	4906      	ldr	r1, [pc, #24]	; (800af84 <__assert_func+0x34>)
 800af6a:	462b      	mov	r3, r5
 800af6c:	f000 f94c 	bl	800b208 <fiprintf>
 800af70:	f000 f9a2 	bl	800b2b8 <abort>
 800af74:	4b04      	ldr	r3, [pc, #16]	; (800af88 <__assert_func+0x38>)
 800af76:	461c      	mov	r4, r3
 800af78:	e7f3      	b.n	800af62 <__assert_func+0x12>
 800af7a:	bf00      	nop
 800af7c:	200002cc 	.word	0x200002cc
 800af80:	0800bda3 	.word	0x0800bda3
 800af84:	0800bdb0 	.word	0x0800bdb0
 800af88:	0800bdde 	.word	0x0800bdde

0800af8c <_free_r>:
 800af8c:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800af8e:	2900      	cmp	r1, #0
 800af90:	d044      	beq.n	800b01c <_free_r+0x90>
 800af92:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800af96:	9001      	str	r0, [sp, #4]
 800af98:	2b00      	cmp	r3, #0
 800af9a:	f1a1 0404 	sub.w	r4, r1, #4
 800af9e:	bfb8      	it	lt
 800afa0:	18e4      	addlt	r4, r4, r3
 800afa2:	f7ff fe59 	bl	800ac58 <__malloc_lock>
 800afa6:	4a1e      	ldr	r2, [pc, #120]	; (800b020 <_free_r+0x94>)
 800afa8:	9801      	ldr	r0, [sp, #4]
 800afaa:	6813      	ldr	r3, [r2, #0]
 800afac:	b933      	cbnz	r3, 800afbc <_free_r+0x30>
 800afae:	6063      	str	r3, [r4, #4]
 800afb0:	6014      	str	r4, [r2, #0]
 800afb2:	b003      	add	sp, #12
 800afb4:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800afb8:	f7ff be54 	b.w	800ac64 <__malloc_unlock>
 800afbc:	42a3      	cmp	r3, r4
 800afbe:	d908      	bls.n	800afd2 <_free_r+0x46>
 800afc0:	6825      	ldr	r5, [r4, #0]
 800afc2:	1961      	adds	r1, r4, r5
 800afc4:	428b      	cmp	r3, r1
 800afc6:	bf01      	itttt	eq
 800afc8:	6819      	ldreq	r1, [r3, #0]
 800afca:	685b      	ldreq	r3, [r3, #4]
 800afcc:	1949      	addeq	r1, r1, r5
 800afce:	6021      	streq	r1, [r4, #0]
 800afd0:	e7ed      	b.n	800afae <_free_r+0x22>
 800afd2:	461a      	mov	r2, r3
 800afd4:	685b      	ldr	r3, [r3, #4]
 800afd6:	b10b      	cbz	r3, 800afdc <_free_r+0x50>
 800afd8:	42a3      	cmp	r3, r4
 800afda:	d9fa      	bls.n	800afd2 <_free_r+0x46>
 800afdc:	6811      	ldr	r1, [r2, #0]
 800afde:	1855      	adds	r5, r2, r1
 800afe0:	42a5      	cmp	r5, r4
 800afe2:	d10b      	bne.n	800affc <_free_r+0x70>
 800afe4:	6824      	ldr	r4, [r4, #0]
 800afe6:	4421      	add	r1, r4
 800afe8:	1854      	adds	r4, r2, r1
 800afea:	42a3      	cmp	r3, r4
 800afec:	6011      	str	r1, [r2, #0]
 800afee:	d1e0      	bne.n	800afb2 <_free_r+0x26>
 800aff0:	681c      	ldr	r4, [r3, #0]
 800aff2:	685b      	ldr	r3, [r3, #4]
 800aff4:	6053      	str	r3, [r2, #4]
 800aff6:	440c      	add	r4, r1
 800aff8:	6014      	str	r4, [r2, #0]
 800affa:	e7da      	b.n	800afb2 <_free_r+0x26>
 800affc:	d902      	bls.n	800b004 <_free_r+0x78>
 800affe:	230c      	movs	r3, #12
 800b000:	6003      	str	r3, [r0, #0]
 800b002:	e7d6      	b.n	800afb2 <_free_r+0x26>
 800b004:	6825      	ldr	r5, [r4, #0]
 800b006:	1961      	adds	r1, r4, r5
 800b008:	428b      	cmp	r3, r1
 800b00a:	bf04      	itt	eq
 800b00c:	6819      	ldreq	r1, [r3, #0]
 800b00e:	685b      	ldreq	r3, [r3, #4]
 800b010:	6063      	str	r3, [r4, #4]
 800b012:	bf04      	itt	eq
 800b014:	1949      	addeq	r1, r1, r5
 800b016:	6021      	streq	r1, [r4, #0]
 800b018:	6054      	str	r4, [r2, #4]
 800b01a:	e7ca      	b.n	800afb2 <_free_r+0x26>
 800b01c:	b003      	add	sp, #12
 800b01e:	bd30      	pop	{r4, r5, pc}
 800b020:	20003f58 	.word	0x20003f58

0800b024 <__sflush_r>:
 800b024:	898a      	ldrh	r2, [r1, #12]
 800b026:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b02a:	4605      	mov	r5, r0
 800b02c:	0710      	lsls	r0, r2, #28
 800b02e:	460c      	mov	r4, r1
 800b030:	d458      	bmi.n	800b0e4 <__sflush_r+0xc0>
 800b032:	684b      	ldr	r3, [r1, #4]
 800b034:	2b00      	cmp	r3, #0
 800b036:	dc05      	bgt.n	800b044 <__sflush_r+0x20>
 800b038:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800b03a:	2b00      	cmp	r3, #0
 800b03c:	dc02      	bgt.n	800b044 <__sflush_r+0x20>
 800b03e:	2000      	movs	r0, #0
 800b040:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b044:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800b046:	2e00      	cmp	r6, #0
 800b048:	d0f9      	beq.n	800b03e <__sflush_r+0x1a>
 800b04a:	2300      	movs	r3, #0
 800b04c:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800b050:	682f      	ldr	r7, [r5, #0]
 800b052:	6a21      	ldr	r1, [r4, #32]
 800b054:	602b      	str	r3, [r5, #0]
 800b056:	d032      	beq.n	800b0be <__sflush_r+0x9a>
 800b058:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800b05a:	89a3      	ldrh	r3, [r4, #12]
 800b05c:	075a      	lsls	r2, r3, #29
 800b05e:	d505      	bpl.n	800b06c <__sflush_r+0x48>
 800b060:	6863      	ldr	r3, [r4, #4]
 800b062:	1ac0      	subs	r0, r0, r3
 800b064:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800b066:	b10b      	cbz	r3, 800b06c <__sflush_r+0x48>
 800b068:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800b06a:	1ac0      	subs	r0, r0, r3
 800b06c:	2300      	movs	r3, #0
 800b06e:	4602      	mov	r2, r0
 800b070:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800b072:	6a21      	ldr	r1, [r4, #32]
 800b074:	4628      	mov	r0, r5
 800b076:	47b0      	blx	r6
 800b078:	1c43      	adds	r3, r0, #1
 800b07a:	89a3      	ldrh	r3, [r4, #12]
 800b07c:	d106      	bne.n	800b08c <__sflush_r+0x68>
 800b07e:	6829      	ldr	r1, [r5, #0]
 800b080:	291d      	cmp	r1, #29
 800b082:	d82b      	bhi.n	800b0dc <__sflush_r+0xb8>
 800b084:	4a29      	ldr	r2, [pc, #164]	; (800b12c <__sflush_r+0x108>)
 800b086:	410a      	asrs	r2, r1
 800b088:	07d6      	lsls	r6, r2, #31
 800b08a:	d427      	bmi.n	800b0dc <__sflush_r+0xb8>
 800b08c:	2200      	movs	r2, #0
 800b08e:	6062      	str	r2, [r4, #4]
 800b090:	04d9      	lsls	r1, r3, #19
 800b092:	6922      	ldr	r2, [r4, #16]
 800b094:	6022      	str	r2, [r4, #0]
 800b096:	d504      	bpl.n	800b0a2 <__sflush_r+0x7e>
 800b098:	1c42      	adds	r2, r0, #1
 800b09a:	d101      	bne.n	800b0a0 <__sflush_r+0x7c>
 800b09c:	682b      	ldr	r3, [r5, #0]
 800b09e:	b903      	cbnz	r3, 800b0a2 <__sflush_r+0x7e>
 800b0a0:	6560      	str	r0, [r4, #84]	; 0x54
 800b0a2:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800b0a4:	602f      	str	r7, [r5, #0]
 800b0a6:	2900      	cmp	r1, #0
 800b0a8:	d0c9      	beq.n	800b03e <__sflush_r+0x1a>
 800b0aa:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800b0ae:	4299      	cmp	r1, r3
 800b0b0:	d002      	beq.n	800b0b8 <__sflush_r+0x94>
 800b0b2:	4628      	mov	r0, r5
 800b0b4:	f7ff ff6a 	bl	800af8c <_free_r>
 800b0b8:	2000      	movs	r0, #0
 800b0ba:	6360      	str	r0, [r4, #52]	; 0x34
 800b0bc:	e7c0      	b.n	800b040 <__sflush_r+0x1c>
 800b0be:	2301      	movs	r3, #1
 800b0c0:	4628      	mov	r0, r5
 800b0c2:	47b0      	blx	r6
 800b0c4:	1c41      	adds	r1, r0, #1
 800b0c6:	d1c8      	bne.n	800b05a <__sflush_r+0x36>
 800b0c8:	682b      	ldr	r3, [r5, #0]
 800b0ca:	2b00      	cmp	r3, #0
 800b0cc:	d0c5      	beq.n	800b05a <__sflush_r+0x36>
 800b0ce:	2b1d      	cmp	r3, #29
 800b0d0:	d001      	beq.n	800b0d6 <__sflush_r+0xb2>
 800b0d2:	2b16      	cmp	r3, #22
 800b0d4:	d101      	bne.n	800b0da <__sflush_r+0xb6>
 800b0d6:	602f      	str	r7, [r5, #0]
 800b0d8:	e7b1      	b.n	800b03e <__sflush_r+0x1a>
 800b0da:	89a3      	ldrh	r3, [r4, #12]
 800b0dc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800b0e0:	81a3      	strh	r3, [r4, #12]
 800b0e2:	e7ad      	b.n	800b040 <__sflush_r+0x1c>
 800b0e4:	690f      	ldr	r7, [r1, #16]
 800b0e6:	2f00      	cmp	r7, #0
 800b0e8:	d0a9      	beq.n	800b03e <__sflush_r+0x1a>
 800b0ea:	0793      	lsls	r3, r2, #30
 800b0ec:	680e      	ldr	r6, [r1, #0]
 800b0ee:	bf08      	it	eq
 800b0f0:	694b      	ldreq	r3, [r1, #20]
 800b0f2:	600f      	str	r7, [r1, #0]
 800b0f4:	bf18      	it	ne
 800b0f6:	2300      	movne	r3, #0
 800b0f8:	eba6 0807 	sub.w	r8, r6, r7
 800b0fc:	608b      	str	r3, [r1, #8]
 800b0fe:	f1b8 0f00 	cmp.w	r8, #0
 800b102:	dd9c      	ble.n	800b03e <__sflush_r+0x1a>
 800b104:	6a21      	ldr	r1, [r4, #32]
 800b106:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800b108:	4643      	mov	r3, r8
 800b10a:	463a      	mov	r2, r7
 800b10c:	4628      	mov	r0, r5
 800b10e:	47b0      	blx	r6
 800b110:	2800      	cmp	r0, #0
 800b112:	dc06      	bgt.n	800b122 <__sflush_r+0xfe>
 800b114:	89a3      	ldrh	r3, [r4, #12]
 800b116:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800b11a:	81a3      	strh	r3, [r4, #12]
 800b11c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800b120:	e78e      	b.n	800b040 <__sflush_r+0x1c>
 800b122:	4407      	add	r7, r0
 800b124:	eba8 0800 	sub.w	r8, r8, r0
 800b128:	e7e9      	b.n	800b0fe <__sflush_r+0xda>
 800b12a:	bf00      	nop
 800b12c:	dfbffffe 	.word	0xdfbffffe

0800b130 <_fflush_r>:
 800b130:	b538      	push	{r3, r4, r5, lr}
 800b132:	690b      	ldr	r3, [r1, #16]
 800b134:	4605      	mov	r5, r0
 800b136:	460c      	mov	r4, r1
 800b138:	b913      	cbnz	r3, 800b140 <_fflush_r+0x10>
 800b13a:	2500      	movs	r5, #0
 800b13c:	4628      	mov	r0, r5
 800b13e:	bd38      	pop	{r3, r4, r5, pc}
 800b140:	b118      	cbz	r0, 800b14a <_fflush_r+0x1a>
 800b142:	6a03      	ldr	r3, [r0, #32]
 800b144:	b90b      	cbnz	r3, 800b14a <_fflush_r+0x1a>
 800b146:	f7ff fe4d 	bl	800ade4 <__sinit>
 800b14a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b14e:	2b00      	cmp	r3, #0
 800b150:	d0f3      	beq.n	800b13a <_fflush_r+0xa>
 800b152:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800b154:	07d0      	lsls	r0, r2, #31
 800b156:	d404      	bmi.n	800b162 <_fflush_r+0x32>
 800b158:	0599      	lsls	r1, r3, #22
 800b15a:	d402      	bmi.n	800b162 <_fflush_r+0x32>
 800b15c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800b15e:	f7ff fee6 	bl	800af2e <__retarget_lock_acquire_recursive>
 800b162:	4628      	mov	r0, r5
 800b164:	4621      	mov	r1, r4
 800b166:	f7ff ff5d 	bl	800b024 <__sflush_r>
 800b16a:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800b16c:	07da      	lsls	r2, r3, #31
 800b16e:	4605      	mov	r5, r0
 800b170:	d4e4      	bmi.n	800b13c <_fflush_r+0xc>
 800b172:	89a3      	ldrh	r3, [r4, #12]
 800b174:	059b      	lsls	r3, r3, #22
 800b176:	d4e1      	bmi.n	800b13c <_fflush_r+0xc>
 800b178:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800b17a:	f7ff fed9 	bl	800af30 <__retarget_lock_release_recursive>
 800b17e:	e7dd      	b.n	800b13c <_fflush_r+0xc>

0800b180 <__sread>:
 800b180:	b510      	push	{r4, lr}
 800b182:	460c      	mov	r4, r1
 800b184:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b188:	f000 f872 	bl	800b270 <_read_r>
 800b18c:	2800      	cmp	r0, #0
 800b18e:	bfab      	itete	ge
 800b190:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800b192:	89a3      	ldrhlt	r3, [r4, #12]
 800b194:	181b      	addge	r3, r3, r0
 800b196:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800b19a:	bfac      	ite	ge
 800b19c:	6563      	strge	r3, [r4, #84]	; 0x54
 800b19e:	81a3      	strhlt	r3, [r4, #12]
 800b1a0:	bd10      	pop	{r4, pc}

0800b1a2 <__swrite>:
 800b1a2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b1a6:	461f      	mov	r7, r3
 800b1a8:	898b      	ldrh	r3, [r1, #12]
 800b1aa:	05db      	lsls	r3, r3, #23
 800b1ac:	4605      	mov	r5, r0
 800b1ae:	460c      	mov	r4, r1
 800b1b0:	4616      	mov	r6, r2
 800b1b2:	d505      	bpl.n	800b1c0 <__swrite+0x1e>
 800b1b4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b1b8:	2302      	movs	r3, #2
 800b1ba:	2200      	movs	r2, #0
 800b1bc:	f000 f846 	bl	800b24c <_lseek_r>
 800b1c0:	89a3      	ldrh	r3, [r4, #12]
 800b1c2:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800b1c6:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800b1ca:	81a3      	strh	r3, [r4, #12]
 800b1cc:	4632      	mov	r2, r6
 800b1ce:	463b      	mov	r3, r7
 800b1d0:	4628      	mov	r0, r5
 800b1d2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800b1d6:	f000 b85d 	b.w	800b294 <_write_r>

0800b1da <__sseek>:
 800b1da:	b510      	push	{r4, lr}
 800b1dc:	460c      	mov	r4, r1
 800b1de:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b1e2:	f000 f833 	bl	800b24c <_lseek_r>
 800b1e6:	1c43      	adds	r3, r0, #1
 800b1e8:	89a3      	ldrh	r3, [r4, #12]
 800b1ea:	bf15      	itete	ne
 800b1ec:	6560      	strne	r0, [r4, #84]	; 0x54
 800b1ee:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800b1f2:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800b1f6:	81a3      	strheq	r3, [r4, #12]
 800b1f8:	bf18      	it	ne
 800b1fa:	81a3      	strhne	r3, [r4, #12]
 800b1fc:	bd10      	pop	{r4, pc}

0800b1fe <__sclose>:
 800b1fe:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b202:	f000 b813 	b.w	800b22c <_close_r>
	...

0800b208 <fiprintf>:
 800b208:	b40e      	push	{r1, r2, r3}
 800b20a:	b503      	push	{r0, r1, lr}
 800b20c:	4601      	mov	r1, r0
 800b20e:	ab03      	add	r3, sp, #12
 800b210:	4805      	ldr	r0, [pc, #20]	; (800b228 <fiprintf+0x20>)
 800b212:	f853 2b04 	ldr.w	r2, [r3], #4
 800b216:	6800      	ldr	r0, [r0, #0]
 800b218:	9301      	str	r3, [sp, #4]
 800b21a:	f000 f87d 	bl	800b318 <_vfiprintf_r>
 800b21e:	b002      	add	sp, #8
 800b220:	f85d eb04 	ldr.w	lr, [sp], #4
 800b224:	b003      	add	sp, #12
 800b226:	4770      	bx	lr
 800b228:	200002cc 	.word	0x200002cc

0800b22c <_close_r>:
 800b22c:	b538      	push	{r3, r4, r5, lr}
 800b22e:	4d06      	ldr	r5, [pc, #24]	; (800b248 <_close_r+0x1c>)
 800b230:	2300      	movs	r3, #0
 800b232:	4604      	mov	r4, r0
 800b234:	4608      	mov	r0, r1
 800b236:	602b      	str	r3, [r5, #0]
 800b238:	f7ff f9ef 	bl	800a61a <_close>
 800b23c:	1c43      	adds	r3, r0, #1
 800b23e:	d102      	bne.n	800b246 <_close_r+0x1a>
 800b240:	682b      	ldr	r3, [r5, #0]
 800b242:	b103      	cbz	r3, 800b246 <_close_r+0x1a>
 800b244:	6023      	str	r3, [r4, #0]
 800b246:	bd38      	pop	{r3, r4, r5, pc}
 800b248:	200040a0 	.word	0x200040a0

0800b24c <_lseek_r>:
 800b24c:	b538      	push	{r3, r4, r5, lr}
 800b24e:	4d07      	ldr	r5, [pc, #28]	; (800b26c <_lseek_r+0x20>)
 800b250:	4604      	mov	r4, r0
 800b252:	4608      	mov	r0, r1
 800b254:	4611      	mov	r1, r2
 800b256:	2200      	movs	r2, #0
 800b258:	602a      	str	r2, [r5, #0]
 800b25a:	461a      	mov	r2, r3
 800b25c:	f7ff fa04 	bl	800a668 <_lseek>
 800b260:	1c43      	adds	r3, r0, #1
 800b262:	d102      	bne.n	800b26a <_lseek_r+0x1e>
 800b264:	682b      	ldr	r3, [r5, #0]
 800b266:	b103      	cbz	r3, 800b26a <_lseek_r+0x1e>
 800b268:	6023      	str	r3, [r4, #0]
 800b26a:	bd38      	pop	{r3, r4, r5, pc}
 800b26c:	200040a0 	.word	0x200040a0

0800b270 <_read_r>:
 800b270:	b538      	push	{r3, r4, r5, lr}
 800b272:	4d07      	ldr	r5, [pc, #28]	; (800b290 <_read_r+0x20>)
 800b274:	4604      	mov	r4, r0
 800b276:	4608      	mov	r0, r1
 800b278:	4611      	mov	r1, r2
 800b27a:	2200      	movs	r2, #0
 800b27c:	602a      	str	r2, [r5, #0]
 800b27e:	461a      	mov	r2, r3
 800b280:	f7ff f992 	bl	800a5a8 <_read>
 800b284:	1c43      	adds	r3, r0, #1
 800b286:	d102      	bne.n	800b28e <_read_r+0x1e>
 800b288:	682b      	ldr	r3, [r5, #0]
 800b28a:	b103      	cbz	r3, 800b28e <_read_r+0x1e>
 800b28c:	6023      	str	r3, [r4, #0]
 800b28e:	bd38      	pop	{r3, r4, r5, pc}
 800b290:	200040a0 	.word	0x200040a0

0800b294 <_write_r>:
 800b294:	b538      	push	{r3, r4, r5, lr}
 800b296:	4d07      	ldr	r5, [pc, #28]	; (800b2b4 <_write_r+0x20>)
 800b298:	4604      	mov	r4, r0
 800b29a:	4608      	mov	r0, r1
 800b29c:	4611      	mov	r1, r2
 800b29e:	2200      	movs	r2, #0
 800b2a0:	602a      	str	r2, [r5, #0]
 800b2a2:	461a      	mov	r2, r3
 800b2a4:	f7ff f99d 	bl	800a5e2 <_write>
 800b2a8:	1c43      	adds	r3, r0, #1
 800b2aa:	d102      	bne.n	800b2b2 <_write_r+0x1e>
 800b2ac:	682b      	ldr	r3, [r5, #0]
 800b2ae:	b103      	cbz	r3, 800b2b2 <_write_r+0x1e>
 800b2b0:	6023      	str	r3, [r4, #0]
 800b2b2:	bd38      	pop	{r3, r4, r5, pc}
 800b2b4:	200040a0 	.word	0x200040a0

0800b2b8 <abort>:
 800b2b8:	b508      	push	{r3, lr}
 800b2ba:	2006      	movs	r0, #6
 800b2bc:	f000 fc18 	bl	800baf0 <raise>
 800b2c0:	2001      	movs	r0, #1
 800b2c2:	f7ff f967 	bl	800a594 <_exit>

0800b2c6 <__sfputc_r>:
 800b2c6:	6893      	ldr	r3, [r2, #8]
 800b2c8:	3b01      	subs	r3, #1
 800b2ca:	2b00      	cmp	r3, #0
 800b2cc:	b410      	push	{r4}
 800b2ce:	6093      	str	r3, [r2, #8]
 800b2d0:	da08      	bge.n	800b2e4 <__sfputc_r+0x1e>
 800b2d2:	6994      	ldr	r4, [r2, #24]
 800b2d4:	42a3      	cmp	r3, r4
 800b2d6:	db01      	blt.n	800b2dc <__sfputc_r+0x16>
 800b2d8:	290a      	cmp	r1, #10
 800b2da:	d103      	bne.n	800b2e4 <__sfputc_r+0x1e>
 800b2dc:	f85d 4b04 	ldr.w	r4, [sp], #4
 800b2e0:	f000 bac4 	b.w	800b86c <__swbuf_r>
 800b2e4:	6813      	ldr	r3, [r2, #0]
 800b2e6:	1c58      	adds	r0, r3, #1
 800b2e8:	6010      	str	r0, [r2, #0]
 800b2ea:	7019      	strb	r1, [r3, #0]
 800b2ec:	4608      	mov	r0, r1
 800b2ee:	f85d 4b04 	ldr.w	r4, [sp], #4
 800b2f2:	4770      	bx	lr

0800b2f4 <__sfputs_r>:
 800b2f4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b2f6:	4606      	mov	r6, r0
 800b2f8:	460f      	mov	r7, r1
 800b2fa:	4614      	mov	r4, r2
 800b2fc:	18d5      	adds	r5, r2, r3
 800b2fe:	42ac      	cmp	r4, r5
 800b300:	d101      	bne.n	800b306 <__sfputs_r+0x12>
 800b302:	2000      	movs	r0, #0
 800b304:	e007      	b.n	800b316 <__sfputs_r+0x22>
 800b306:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b30a:	463a      	mov	r2, r7
 800b30c:	4630      	mov	r0, r6
 800b30e:	f7ff ffda 	bl	800b2c6 <__sfputc_r>
 800b312:	1c43      	adds	r3, r0, #1
 800b314:	d1f3      	bne.n	800b2fe <__sfputs_r+0xa>
 800b316:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800b318 <_vfiprintf_r>:
 800b318:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b31c:	460d      	mov	r5, r1
 800b31e:	b09d      	sub	sp, #116	; 0x74
 800b320:	4614      	mov	r4, r2
 800b322:	4698      	mov	r8, r3
 800b324:	4606      	mov	r6, r0
 800b326:	b118      	cbz	r0, 800b330 <_vfiprintf_r+0x18>
 800b328:	6a03      	ldr	r3, [r0, #32]
 800b32a:	b90b      	cbnz	r3, 800b330 <_vfiprintf_r+0x18>
 800b32c:	f7ff fd5a 	bl	800ade4 <__sinit>
 800b330:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800b332:	07d9      	lsls	r1, r3, #31
 800b334:	d405      	bmi.n	800b342 <_vfiprintf_r+0x2a>
 800b336:	89ab      	ldrh	r3, [r5, #12]
 800b338:	059a      	lsls	r2, r3, #22
 800b33a:	d402      	bmi.n	800b342 <_vfiprintf_r+0x2a>
 800b33c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800b33e:	f7ff fdf6 	bl	800af2e <__retarget_lock_acquire_recursive>
 800b342:	89ab      	ldrh	r3, [r5, #12]
 800b344:	071b      	lsls	r3, r3, #28
 800b346:	d501      	bpl.n	800b34c <_vfiprintf_r+0x34>
 800b348:	692b      	ldr	r3, [r5, #16]
 800b34a:	b99b      	cbnz	r3, 800b374 <_vfiprintf_r+0x5c>
 800b34c:	4629      	mov	r1, r5
 800b34e:	4630      	mov	r0, r6
 800b350:	f000 faca 	bl	800b8e8 <__swsetup_r>
 800b354:	b170      	cbz	r0, 800b374 <_vfiprintf_r+0x5c>
 800b356:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800b358:	07dc      	lsls	r4, r3, #31
 800b35a:	d504      	bpl.n	800b366 <_vfiprintf_r+0x4e>
 800b35c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800b360:	b01d      	add	sp, #116	; 0x74
 800b362:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b366:	89ab      	ldrh	r3, [r5, #12]
 800b368:	0598      	lsls	r0, r3, #22
 800b36a:	d4f7      	bmi.n	800b35c <_vfiprintf_r+0x44>
 800b36c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800b36e:	f7ff fddf 	bl	800af30 <__retarget_lock_release_recursive>
 800b372:	e7f3      	b.n	800b35c <_vfiprintf_r+0x44>
 800b374:	2300      	movs	r3, #0
 800b376:	9309      	str	r3, [sp, #36]	; 0x24
 800b378:	2320      	movs	r3, #32
 800b37a:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800b37e:	f8cd 800c 	str.w	r8, [sp, #12]
 800b382:	2330      	movs	r3, #48	; 0x30
 800b384:	f8df 81b0 	ldr.w	r8, [pc, #432]	; 800b538 <_vfiprintf_r+0x220>
 800b388:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800b38c:	f04f 0901 	mov.w	r9, #1
 800b390:	4623      	mov	r3, r4
 800b392:	469a      	mov	sl, r3
 800b394:	f813 2b01 	ldrb.w	r2, [r3], #1
 800b398:	b10a      	cbz	r2, 800b39e <_vfiprintf_r+0x86>
 800b39a:	2a25      	cmp	r2, #37	; 0x25
 800b39c:	d1f9      	bne.n	800b392 <_vfiprintf_r+0x7a>
 800b39e:	ebba 0b04 	subs.w	fp, sl, r4
 800b3a2:	d00b      	beq.n	800b3bc <_vfiprintf_r+0xa4>
 800b3a4:	465b      	mov	r3, fp
 800b3a6:	4622      	mov	r2, r4
 800b3a8:	4629      	mov	r1, r5
 800b3aa:	4630      	mov	r0, r6
 800b3ac:	f7ff ffa2 	bl	800b2f4 <__sfputs_r>
 800b3b0:	3001      	adds	r0, #1
 800b3b2:	f000 80a9 	beq.w	800b508 <_vfiprintf_r+0x1f0>
 800b3b6:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800b3b8:	445a      	add	r2, fp
 800b3ba:	9209      	str	r2, [sp, #36]	; 0x24
 800b3bc:	f89a 3000 	ldrb.w	r3, [sl]
 800b3c0:	2b00      	cmp	r3, #0
 800b3c2:	f000 80a1 	beq.w	800b508 <_vfiprintf_r+0x1f0>
 800b3c6:	2300      	movs	r3, #0
 800b3c8:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800b3cc:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800b3d0:	f10a 0a01 	add.w	sl, sl, #1
 800b3d4:	9304      	str	r3, [sp, #16]
 800b3d6:	9307      	str	r3, [sp, #28]
 800b3d8:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800b3dc:	931a      	str	r3, [sp, #104]	; 0x68
 800b3de:	4654      	mov	r4, sl
 800b3e0:	2205      	movs	r2, #5
 800b3e2:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b3e6:	4854      	ldr	r0, [pc, #336]	; (800b538 <_vfiprintf_r+0x220>)
 800b3e8:	f7f4 fefa 	bl	80001e0 <memchr>
 800b3ec:	9a04      	ldr	r2, [sp, #16]
 800b3ee:	b9d8      	cbnz	r0, 800b428 <_vfiprintf_r+0x110>
 800b3f0:	06d1      	lsls	r1, r2, #27
 800b3f2:	bf44      	itt	mi
 800b3f4:	2320      	movmi	r3, #32
 800b3f6:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800b3fa:	0713      	lsls	r3, r2, #28
 800b3fc:	bf44      	itt	mi
 800b3fe:	232b      	movmi	r3, #43	; 0x2b
 800b400:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800b404:	f89a 3000 	ldrb.w	r3, [sl]
 800b408:	2b2a      	cmp	r3, #42	; 0x2a
 800b40a:	d015      	beq.n	800b438 <_vfiprintf_r+0x120>
 800b40c:	9a07      	ldr	r2, [sp, #28]
 800b40e:	4654      	mov	r4, sl
 800b410:	2000      	movs	r0, #0
 800b412:	f04f 0c0a 	mov.w	ip, #10
 800b416:	4621      	mov	r1, r4
 800b418:	f811 3b01 	ldrb.w	r3, [r1], #1
 800b41c:	3b30      	subs	r3, #48	; 0x30
 800b41e:	2b09      	cmp	r3, #9
 800b420:	d94d      	bls.n	800b4be <_vfiprintf_r+0x1a6>
 800b422:	b1b0      	cbz	r0, 800b452 <_vfiprintf_r+0x13a>
 800b424:	9207      	str	r2, [sp, #28]
 800b426:	e014      	b.n	800b452 <_vfiprintf_r+0x13a>
 800b428:	eba0 0308 	sub.w	r3, r0, r8
 800b42c:	fa09 f303 	lsl.w	r3, r9, r3
 800b430:	4313      	orrs	r3, r2
 800b432:	9304      	str	r3, [sp, #16]
 800b434:	46a2      	mov	sl, r4
 800b436:	e7d2      	b.n	800b3de <_vfiprintf_r+0xc6>
 800b438:	9b03      	ldr	r3, [sp, #12]
 800b43a:	1d19      	adds	r1, r3, #4
 800b43c:	681b      	ldr	r3, [r3, #0]
 800b43e:	9103      	str	r1, [sp, #12]
 800b440:	2b00      	cmp	r3, #0
 800b442:	bfbb      	ittet	lt
 800b444:	425b      	neglt	r3, r3
 800b446:	f042 0202 	orrlt.w	r2, r2, #2
 800b44a:	9307      	strge	r3, [sp, #28]
 800b44c:	9307      	strlt	r3, [sp, #28]
 800b44e:	bfb8      	it	lt
 800b450:	9204      	strlt	r2, [sp, #16]
 800b452:	7823      	ldrb	r3, [r4, #0]
 800b454:	2b2e      	cmp	r3, #46	; 0x2e
 800b456:	d10c      	bne.n	800b472 <_vfiprintf_r+0x15a>
 800b458:	7863      	ldrb	r3, [r4, #1]
 800b45a:	2b2a      	cmp	r3, #42	; 0x2a
 800b45c:	d134      	bne.n	800b4c8 <_vfiprintf_r+0x1b0>
 800b45e:	9b03      	ldr	r3, [sp, #12]
 800b460:	1d1a      	adds	r2, r3, #4
 800b462:	681b      	ldr	r3, [r3, #0]
 800b464:	9203      	str	r2, [sp, #12]
 800b466:	2b00      	cmp	r3, #0
 800b468:	bfb8      	it	lt
 800b46a:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 800b46e:	3402      	adds	r4, #2
 800b470:	9305      	str	r3, [sp, #20]
 800b472:	f8df a0d4 	ldr.w	sl, [pc, #212]	; 800b548 <_vfiprintf_r+0x230>
 800b476:	7821      	ldrb	r1, [r4, #0]
 800b478:	2203      	movs	r2, #3
 800b47a:	4650      	mov	r0, sl
 800b47c:	f7f4 feb0 	bl	80001e0 <memchr>
 800b480:	b138      	cbz	r0, 800b492 <_vfiprintf_r+0x17a>
 800b482:	9b04      	ldr	r3, [sp, #16]
 800b484:	eba0 000a 	sub.w	r0, r0, sl
 800b488:	2240      	movs	r2, #64	; 0x40
 800b48a:	4082      	lsls	r2, r0
 800b48c:	4313      	orrs	r3, r2
 800b48e:	3401      	adds	r4, #1
 800b490:	9304      	str	r3, [sp, #16]
 800b492:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b496:	4829      	ldr	r0, [pc, #164]	; (800b53c <_vfiprintf_r+0x224>)
 800b498:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800b49c:	2206      	movs	r2, #6
 800b49e:	f7f4 fe9f 	bl	80001e0 <memchr>
 800b4a2:	2800      	cmp	r0, #0
 800b4a4:	d03f      	beq.n	800b526 <_vfiprintf_r+0x20e>
 800b4a6:	4b26      	ldr	r3, [pc, #152]	; (800b540 <_vfiprintf_r+0x228>)
 800b4a8:	bb1b      	cbnz	r3, 800b4f2 <_vfiprintf_r+0x1da>
 800b4aa:	9b03      	ldr	r3, [sp, #12]
 800b4ac:	3307      	adds	r3, #7
 800b4ae:	f023 0307 	bic.w	r3, r3, #7
 800b4b2:	3308      	adds	r3, #8
 800b4b4:	9303      	str	r3, [sp, #12]
 800b4b6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b4b8:	443b      	add	r3, r7
 800b4ba:	9309      	str	r3, [sp, #36]	; 0x24
 800b4bc:	e768      	b.n	800b390 <_vfiprintf_r+0x78>
 800b4be:	fb0c 3202 	mla	r2, ip, r2, r3
 800b4c2:	460c      	mov	r4, r1
 800b4c4:	2001      	movs	r0, #1
 800b4c6:	e7a6      	b.n	800b416 <_vfiprintf_r+0xfe>
 800b4c8:	2300      	movs	r3, #0
 800b4ca:	3401      	adds	r4, #1
 800b4cc:	9305      	str	r3, [sp, #20]
 800b4ce:	4619      	mov	r1, r3
 800b4d0:	f04f 0c0a 	mov.w	ip, #10
 800b4d4:	4620      	mov	r0, r4
 800b4d6:	f810 2b01 	ldrb.w	r2, [r0], #1
 800b4da:	3a30      	subs	r2, #48	; 0x30
 800b4dc:	2a09      	cmp	r2, #9
 800b4de:	d903      	bls.n	800b4e8 <_vfiprintf_r+0x1d0>
 800b4e0:	2b00      	cmp	r3, #0
 800b4e2:	d0c6      	beq.n	800b472 <_vfiprintf_r+0x15a>
 800b4e4:	9105      	str	r1, [sp, #20]
 800b4e6:	e7c4      	b.n	800b472 <_vfiprintf_r+0x15a>
 800b4e8:	fb0c 2101 	mla	r1, ip, r1, r2
 800b4ec:	4604      	mov	r4, r0
 800b4ee:	2301      	movs	r3, #1
 800b4f0:	e7f0      	b.n	800b4d4 <_vfiprintf_r+0x1bc>
 800b4f2:	ab03      	add	r3, sp, #12
 800b4f4:	9300      	str	r3, [sp, #0]
 800b4f6:	462a      	mov	r2, r5
 800b4f8:	4b12      	ldr	r3, [pc, #72]	; (800b544 <_vfiprintf_r+0x22c>)
 800b4fa:	a904      	add	r1, sp, #16
 800b4fc:	4630      	mov	r0, r6
 800b4fe:	f3af 8000 	nop.w
 800b502:	4607      	mov	r7, r0
 800b504:	1c78      	adds	r0, r7, #1
 800b506:	d1d6      	bne.n	800b4b6 <_vfiprintf_r+0x19e>
 800b508:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800b50a:	07d9      	lsls	r1, r3, #31
 800b50c:	d405      	bmi.n	800b51a <_vfiprintf_r+0x202>
 800b50e:	89ab      	ldrh	r3, [r5, #12]
 800b510:	059a      	lsls	r2, r3, #22
 800b512:	d402      	bmi.n	800b51a <_vfiprintf_r+0x202>
 800b514:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800b516:	f7ff fd0b 	bl	800af30 <__retarget_lock_release_recursive>
 800b51a:	89ab      	ldrh	r3, [r5, #12]
 800b51c:	065b      	lsls	r3, r3, #25
 800b51e:	f53f af1d 	bmi.w	800b35c <_vfiprintf_r+0x44>
 800b522:	9809      	ldr	r0, [sp, #36]	; 0x24
 800b524:	e71c      	b.n	800b360 <_vfiprintf_r+0x48>
 800b526:	ab03      	add	r3, sp, #12
 800b528:	9300      	str	r3, [sp, #0]
 800b52a:	462a      	mov	r2, r5
 800b52c:	4b05      	ldr	r3, [pc, #20]	; (800b544 <_vfiprintf_r+0x22c>)
 800b52e:	a904      	add	r1, sp, #16
 800b530:	4630      	mov	r0, r6
 800b532:	f000 f879 	bl	800b628 <_printf_i>
 800b536:	e7e4      	b.n	800b502 <_vfiprintf_r+0x1ea>
 800b538:	0800bddf 	.word	0x0800bddf
 800b53c:	0800bde9 	.word	0x0800bde9
 800b540:	00000000 	.word	0x00000000
 800b544:	0800b2f5 	.word	0x0800b2f5
 800b548:	0800bde5 	.word	0x0800bde5

0800b54c <_printf_common>:
 800b54c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b550:	4616      	mov	r6, r2
 800b552:	4699      	mov	r9, r3
 800b554:	688a      	ldr	r2, [r1, #8]
 800b556:	690b      	ldr	r3, [r1, #16]
 800b558:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800b55c:	4293      	cmp	r3, r2
 800b55e:	bfb8      	it	lt
 800b560:	4613      	movlt	r3, r2
 800b562:	6033      	str	r3, [r6, #0]
 800b564:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800b568:	4607      	mov	r7, r0
 800b56a:	460c      	mov	r4, r1
 800b56c:	b10a      	cbz	r2, 800b572 <_printf_common+0x26>
 800b56e:	3301      	adds	r3, #1
 800b570:	6033      	str	r3, [r6, #0]
 800b572:	6823      	ldr	r3, [r4, #0]
 800b574:	0699      	lsls	r1, r3, #26
 800b576:	bf42      	ittt	mi
 800b578:	6833      	ldrmi	r3, [r6, #0]
 800b57a:	3302      	addmi	r3, #2
 800b57c:	6033      	strmi	r3, [r6, #0]
 800b57e:	6825      	ldr	r5, [r4, #0]
 800b580:	f015 0506 	ands.w	r5, r5, #6
 800b584:	d106      	bne.n	800b594 <_printf_common+0x48>
 800b586:	f104 0a19 	add.w	sl, r4, #25
 800b58a:	68e3      	ldr	r3, [r4, #12]
 800b58c:	6832      	ldr	r2, [r6, #0]
 800b58e:	1a9b      	subs	r3, r3, r2
 800b590:	42ab      	cmp	r3, r5
 800b592:	dc26      	bgt.n	800b5e2 <_printf_common+0x96>
 800b594:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800b598:	1e13      	subs	r3, r2, #0
 800b59a:	6822      	ldr	r2, [r4, #0]
 800b59c:	bf18      	it	ne
 800b59e:	2301      	movne	r3, #1
 800b5a0:	0692      	lsls	r2, r2, #26
 800b5a2:	d42b      	bmi.n	800b5fc <_printf_common+0xb0>
 800b5a4:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800b5a8:	4649      	mov	r1, r9
 800b5aa:	4638      	mov	r0, r7
 800b5ac:	47c0      	blx	r8
 800b5ae:	3001      	adds	r0, #1
 800b5b0:	d01e      	beq.n	800b5f0 <_printf_common+0xa4>
 800b5b2:	6823      	ldr	r3, [r4, #0]
 800b5b4:	6922      	ldr	r2, [r4, #16]
 800b5b6:	f003 0306 	and.w	r3, r3, #6
 800b5ba:	2b04      	cmp	r3, #4
 800b5bc:	bf02      	ittt	eq
 800b5be:	68e5      	ldreq	r5, [r4, #12]
 800b5c0:	6833      	ldreq	r3, [r6, #0]
 800b5c2:	1aed      	subeq	r5, r5, r3
 800b5c4:	68a3      	ldr	r3, [r4, #8]
 800b5c6:	bf0c      	ite	eq
 800b5c8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800b5cc:	2500      	movne	r5, #0
 800b5ce:	4293      	cmp	r3, r2
 800b5d0:	bfc4      	itt	gt
 800b5d2:	1a9b      	subgt	r3, r3, r2
 800b5d4:	18ed      	addgt	r5, r5, r3
 800b5d6:	2600      	movs	r6, #0
 800b5d8:	341a      	adds	r4, #26
 800b5da:	42b5      	cmp	r5, r6
 800b5dc:	d11a      	bne.n	800b614 <_printf_common+0xc8>
 800b5de:	2000      	movs	r0, #0
 800b5e0:	e008      	b.n	800b5f4 <_printf_common+0xa8>
 800b5e2:	2301      	movs	r3, #1
 800b5e4:	4652      	mov	r2, sl
 800b5e6:	4649      	mov	r1, r9
 800b5e8:	4638      	mov	r0, r7
 800b5ea:	47c0      	blx	r8
 800b5ec:	3001      	adds	r0, #1
 800b5ee:	d103      	bne.n	800b5f8 <_printf_common+0xac>
 800b5f0:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800b5f4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b5f8:	3501      	adds	r5, #1
 800b5fa:	e7c6      	b.n	800b58a <_printf_common+0x3e>
 800b5fc:	18e1      	adds	r1, r4, r3
 800b5fe:	1c5a      	adds	r2, r3, #1
 800b600:	2030      	movs	r0, #48	; 0x30
 800b602:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800b606:	4422      	add	r2, r4
 800b608:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800b60c:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800b610:	3302      	adds	r3, #2
 800b612:	e7c7      	b.n	800b5a4 <_printf_common+0x58>
 800b614:	2301      	movs	r3, #1
 800b616:	4622      	mov	r2, r4
 800b618:	4649      	mov	r1, r9
 800b61a:	4638      	mov	r0, r7
 800b61c:	47c0      	blx	r8
 800b61e:	3001      	adds	r0, #1
 800b620:	d0e6      	beq.n	800b5f0 <_printf_common+0xa4>
 800b622:	3601      	adds	r6, #1
 800b624:	e7d9      	b.n	800b5da <_printf_common+0x8e>
	...

0800b628 <_printf_i>:
 800b628:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800b62c:	7e0f      	ldrb	r7, [r1, #24]
 800b62e:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800b630:	2f78      	cmp	r7, #120	; 0x78
 800b632:	4691      	mov	r9, r2
 800b634:	4680      	mov	r8, r0
 800b636:	460c      	mov	r4, r1
 800b638:	469a      	mov	sl, r3
 800b63a:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800b63e:	d807      	bhi.n	800b650 <_printf_i+0x28>
 800b640:	2f62      	cmp	r7, #98	; 0x62
 800b642:	d80a      	bhi.n	800b65a <_printf_i+0x32>
 800b644:	2f00      	cmp	r7, #0
 800b646:	f000 80d4 	beq.w	800b7f2 <_printf_i+0x1ca>
 800b64a:	2f58      	cmp	r7, #88	; 0x58
 800b64c:	f000 80c0 	beq.w	800b7d0 <_printf_i+0x1a8>
 800b650:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800b654:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800b658:	e03a      	b.n	800b6d0 <_printf_i+0xa8>
 800b65a:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800b65e:	2b15      	cmp	r3, #21
 800b660:	d8f6      	bhi.n	800b650 <_printf_i+0x28>
 800b662:	a101      	add	r1, pc, #4	; (adr r1, 800b668 <_printf_i+0x40>)
 800b664:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800b668:	0800b6c1 	.word	0x0800b6c1
 800b66c:	0800b6d5 	.word	0x0800b6d5
 800b670:	0800b651 	.word	0x0800b651
 800b674:	0800b651 	.word	0x0800b651
 800b678:	0800b651 	.word	0x0800b651
 800b67c:	0800b651 	.word	0x0800b651
 800b680:	0800b6d5 	.word	0x0800b6d5
 800b684:	0800b651 	.word	0x0800b651
 800b688:	0800b651 	.word	0x0800b651
 800b68c:	0800b651 	.word	0x0800b651
 800b690:	0800b651 	.word	0x0800b651
 800b694:	0800b7d9 	.word	0x0800b7d9
 800b698:	0800b701 	.word	0x0800b701
 800b69c:	0800b793 	.word	0x0800b793
 800b6a0:	0800b651 	.word	0x0800b651
 800b6a4:	0800b651 	.word	0x0800b651
 800b6a8:	0800b7fb 	.word	0x0800b7fb
 800b6ac:	0800b651 	.word	0x0800b651
 800b6b0:	0800b701 	.word	0x0800b701
 800b6b4:	0800b651 	.word	0x0800b651
 800b6b8:	0800b651 	.word	0x0800b651
 800b6bc:	0800b79b 	.word	0x0800b79b
 800b6c0:	682b      	ldr	r3, [r5, #0]
 800b6c2:	1d1a      	adds	r2, r3, #4
 800b6c4:	681b      	ldr	r3, [r3, #0]
 800b6c6:	602a      	str	r2, [r5, #0]
 800b6c8:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800b6cc:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800b6d0:	2301      	movs	r3, #1
 800b6d2:	e09f      	b.n	800b814 <_printf_i+0x1ec>
 800b6d4:	6820      	ldr	r0, [r4, #0]
 800b6d6:	682b      	ldr	r3, [r5, #0]
 800b6d8:	0607      	lsls	r7, r0, #24
 800b6da:	f103 0104 	add.w	r1, r3, #4
 800b6de:	6029      	str	r1, [r5, #0]
 800b6e0:	d501      	bpl.n	800b6e6 <_printf_i+0xbe>
 800b6e2:	681e      	ldr	r6, [r3, #0]
 800b6e4:	e003      	b.n	800b6ee <_printf_i+0xc6>
 800b6e6:	0646      	lsls	r6, r0, #25
 800b6e8:	d5fb      	bpl.n	800b6e2 <_printf_i+0xba>
 800b6ea:	f9b3 6000 	ldrsh.w	r6, [r3]
 800b6ee:	2e00      	cmp	r6, #0
 800b6f0:	da03      	bge.n	800b6fa <_printf_i+0xd2>
 800b6f2:	232d      	movs	r3, #45	; 0x2d
 800b6f4:	4276      	negs	r6, r6
 800b6f6:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800b6fa:	485a      	ldr	r0, [pc, #360]	; (800b864 <_printf_i+0x23c>)
 800b6fc:	230a      	movs	r3, #10
 800b6fe:	e012      	b.n	800b726 <_printf_i+0xfe>
 800b700:	682b      	ldr	r3, [r5, #0]
 800b702:	6820      	ldr	r0, [r4, #0]
 800b704:	1d19      	adds	r1, r3, #4
 800b706:	6029      	str	r1, [r5, #0]
 800b708:	0605      	lsls	r5, r0, #24
 800b70a:	d501      	bpl.n	800b710 <_printf_i+0xe8>
 800b70c:	681e      	ldr	r6, [r3, #0]
 800b70e:	e002      	b.n	800b716 <_printf_i+0xee>
 800b710:	0641      	lsls	r1, r0, #25
 800b712:	d5fb      	bpl.n	800b70c <_printf_i+0xe4>
 800b714:	881e      	ldrh	r6, [r3, #0]
 800b716:	4853      	ldr	r0, [pc, #332]	; (800b864 <_printf_i+0x23c>)
 800b718:	2f6f      	cmp	r7, #111	; 0x6f
 800b71a:	bf0c      	ite	eq
 800b71c:	2308      	moveq	r3, #8
 800b71e:	230a      	movne	r3, #10
 800b720:	2100      	movs	r1, #0
 800b722:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800b726:	6865      	ldr	r5, [r4, #4]
 800b728:	60a5      	str	r5, [r4, #8]
 800b72a:	2d00      	cmp	r5, #0
 800b72c:	bfa2      	ittt	ge
 800b72e:	6821      	ldrge	r1, [r4, #0]
 800b730:	f021 0104 	bicge.w	r1, r1, #4
 800b734:	6021      	strge	r1, [r4, #0]
 800b736:	b90e      	cbnz	r6, 800b73c <_printf_i+0x114>
 800b738:	2d00      	cmp	r5, #0
 800b73a:	d04b      	beq.n	800b7d4 <_printf_i+0x1ac>
 800b73c:	4615      	mov	r5, r2
 800b73e:	fbb6 f1f3 	udiv	r1, r6, r3
 800b742:	fb03 6711 	mls	r7, r3, r1, r6
 800b746:	5dc7      	ldrb	r7, [r0, r7]
 800b748:	f805 7d01 	strb.w	r7, [r5, #-1]!
 800b74c:	4637      	mov	r7, r6
 800b74e:	42bb      	cmp	r3, r7
 800b750:	460e      	mov	r6, r1
 800b752:	d9f4      	bls.n	800b73e <_printf_i+0x116>
 800b754:	2b08      	cmp	r3, #8
 800b756:	d10b      	bne.n	800b770 <_printf_i+0x148>
 800b758:	6823      	ldr	r3, [r4, #0]
 800b75a:	07de      	lsls	r6, r3, #31
 800b75c:	d508      	bpl.n	800b770 <_printf_i+0x148>
 800b75e:	6923      	ldr	r3, [r4, #16]
 800b760:	6861      	ldr	r1, [r4, #4]
 800b762:	4299      	cmp	r1, r3
 800b764:	bfde      	ittt	le
 800b766:	2330      	movle	r3, #48	; 0x30
 800b768:	f805 3c01 	strble.w	r3, [r5, #-1]
 800b76c:	f105 35ff 	addle.w	r5, r5, #4294967295	; 0xffffffff
 800b770:	1b52      	subs	r2, r2, r5
 800b772:	6122      	str	r2, [r4, #16]
 800b774:	f8cd a000 	str.w	sl, [sp]
 800b778:	464b      	mov	r3, r9
 800b77a:	aa03      	add	r2, sp, #12
 800b77c:	4621      	mov	r1, r4
 800b77e:	4640      	mov	r0, r8
 800b780:	f7ff fee4 	bl	800b54c <_printf_common>
 800b784:	3001      	adds	r0, #1
 800b786:	d14a      	bne.n	800b81e <_printf_i+0x1f6>
 800b788:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800b78c:	b004      	add	sp, #16
 800b78e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b792:	6823      	ldr	r3, [r4, #0]
 800b794:	f043 0320 	orr.w	r3, r3, #32
 800b798:	6023      	str	r3, [r4, #0]
 800b79a:	4833      	ldr	r0, [pc, #204]	; (800b868 <_printf_i+0x240>)
 800b79c:	2778      	movs	r7, #120	; 0x78
 800b79e:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 800b7a2:	6823      	ldr	r3, [r4, #0]
 800b7a4:	6829      	ldr	r1, [r5, #0]
 800b7a6:	061f      	lsls	r7, r3, #24
 800b7a8:	f851 6b04 	ldr.w	r6, [r1], #4
 800b7ac:	d402      	bmi.n	800b7b4 <_printf_i+0x18c>
 800b7ae:	065f      	lsls	r7, r3, #25
 800b7b0:	bf48      	it	mi
 800b7b2:	b2b6      	uxthmi	r6, r6
 800b7b4:	07df      	lsls	r7, r3, #31
 800b7b6:	bf48      	it	mi
 800b7b8:	f043 0320 	orrmi.w	r3, r3, #32
 800b7bc:	6029      	str	r1, [r5, #0]
 800b7be:	bf48      	it	mi
 800b7c0:	6023      	strmi	r3, [r4, #0]
 800b7c2:	b91e      	cbnz	r6, 800b7cc <_printf_i+0x1a4>
 800b7c4:	6823      	ldr	r3, [r4, #0]
 800b7c6:	f023 0320 	bic.w	r3, r3, #32
 800b7ca:	6023      	str	r3, [r4, #0]
 800b7cc:	2310      	movs	r3, #16
 800b7ce:	e7a7      	b.n	800b720 <_printf_i+0xf8>
 800b7d0:	4824      	ldr	r0, [pc, #144]	; (800b864 <_printf_i+0x23c>)
 800b7d2:	e7e4      	b.n	800b79e <_printf_i+0x176>
 800b7d4:	4615      	mov	r5, r2
 800b7d6:	e7bd      	b.n	800b754 <_printf_i+0x12c>
 800b7d8:	682b      	ldr	r3, [r5, #0]
 800b7da:	6826      	ldr	r6, [r4, #0]
 800b7dc:	6961      	ldr	r1, [r4, #20]
 800b7de:	1d18      	adds	r0, r3, #4
 800b7e0:	6028      	str	r0, [r5, #0]
 800b7e2:	0635      	lsls	r5, r6, #24
 800b7e4:	681b      	ldr	r3, [r3, #0]
 800b7e6:	d501      	bpl.n	800b7ec <_printf_i+0x1c4>
 800b7e8:	6019      	str	r1, [r3, #0]
 800b7ea:	e002      	b.n	800b7f2 <_printf_i+0x1ca>
 800b7ec:	0670      	lsls	r0, r6, #25
 800b7ee:	d5fb      	bpl.n	800b7e8 <_printf_i+0x1c0>
 800b7f0:	8019      	strh	r1, [r3, #0]
 800b7f2:	2300      	movs	r3, #0
 800b7f4:	6123      	str	r3, [r4, #16]
 800b7f6:	4615      	mov	r5, r2
 800b7f8:	e7bc      	b.n	800b774 <_printf_i+0x14c>
 800b7fa:	682b      	ldr	r3, [r5, #0]
 800b7fc:	1d1a      	adds	r2, r3, #4
 800b7fe:	602a      	str	r2, [r5, #0]
 800b800:	681d      	ldr	r5, [r3, #0]
 800b802:	6862      	ldr	r2, [r4, #4]
 800b804:	2100      	movs	r1, #0
 800b806:	4628      	mov	r0, r5
 800b808:	f7f4 fcea 	bl	80001e0 <memchr>
 800b80c:	b108      	cbz	r0, 800b812 <_printf_i+0x1ea>
 800b80e:	1b40      	subs	r0, r0, r5
 800b810:	6060      	str	r0, [r4, #4]
 800b812:	6863      	ldr	r3, [r4, #4]
 800b814:	6123      	str	r3, [r4, #16]
 800b816:	2300      	movs	r3, #0
 800b818:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800b81c:	e7aa      	b.n	800b774 <_printf_i+0x14c>
 800b81e:	6923      	ldr	r3, [r4, #16]
 800b820:	462a      	mov	r2, r5
 800b822:	4649      	mov	r1, r9
 800b824:	4640      	mov	r0, r8
 800b826:	47d0      	blx	sl
 800b828:	3001      	adds	r0, #1
 800b82a:	d0ad      	beq.n	800b788 <_printf_i+0x160>
 800b82c:	6823      	ldr	r3, [r4, #0]
 800b82e:	079b      	lsls	r3, r3, #30
 800b830:	d413      	bmi.n	800b85a <_printf_i+0x232>
 800b832:	68e0      	ldr	r0, [r4, #12]
 800b834:	9b03      	ldr	r3, [sp, #12]
 800b836:	4298      	cmp	r0, r3
 800b838:	bfb8      	it	lt
 800b83a:	4618      	movlt	r0, r3
 800b83c:	e7a6      	b.n	800b78c <_printf_i+0x164>
 800b83e:	2301      	movs	r3, #1
 800b840:	4632      	mov	r2, r6
 800b842:	4649      	mov	r1, r9
 800b844:	4640      	mov	r0, r8
 800b846:	47d0      	blx	sl
 800b848:	3001      	adds	r0, #1
 800b84a:	d09d      	beq.n	800b788 <_printf_i+0x160>
 800b84c:	3501      	adds	r5, #1
 800b84e:	68e3      	ldr	r3, [r4, #12]
 800b850:	9903      	ldr	r1, [sp, #12]
 800b852:	1a5b      	subs	r3, r3, r1
 800b854:	42ab      	cmp	r3, r5
 800b856:	dcf2      	bgt.n	800b83e <_printf_i+0x216>
 800b858:	e7eb      	b.n	800b832 <_printf_i+0x20a>
 800b85a:	2500      	movs	r5, #0
 800b85c:	f104 0619 	add.w	r6, r4, #25
 800b860:	e7f5      	b.n	800b84e <_printf_i+0x226>
 800b862:	bf00      	nop
 800b864:	0800bdf0 	.word	0x0800bdf0
 800b868:	0800be01 	.word	0x0800be01

0800b86c <__swbuf_r>:
 800b86c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b86e:	460e      	mov	r6, r1
 800b870:	4614      	mov	r4, r2
 800b872:	4605      	mov	r5, r0
 800b874:	b118      	cbz	r0, 800b87e <__swbuf_r+0x12>
 800b876:	6a03      	ldr	r3, [r0, #32]
 800b878:	b90b      	cbnz	r3, 800b87e <__swbuf_r+0x12>
 800b87a:	f7ff fab3 	bl	800ade4 <__sinit>
 800b87e:	69a3      	ldr	r3, [r4, #24]
 800b880:	60a3      	str	r3, [r4, #8]
 800b882:	89a3      	ldrh	r3, [r4, #12]
 800b884:	071a      	lsls	r2, r3, #28
 800b886:	d525      	bpl.n	800b8d4 <__swbuf_r+0x68>
 800b888:	6923      	ldr	r3, [r4, #16]
 800b88a:	b31b      	cbz	r3, 800b8d4 <__swbuf_r+0x68>
 800b88c:	6823      	ldr	r3, [r4, #0]
 800b88e:	6922      	ldr	r2, [r4, #16]
 800b890:	1a98      	subs	r0, r3, r2
 800b892:	6963      	ldr	r3, [r4, #20]
 800b894:	b2f6      	uxtb	r6, r6
 800b896:	4283      	cmp	r3, r0
 800b898:	4637      	mov	r7, r6
 800b89a:	dc04      	bgt.n	800b8a6 <__swbuf_r+0x3a>
 800b89c:	4621      	mov	r1, r4
 800b89e:	4628      	mov	r0, r5
 800b8a0:	f7ff fc46 	bl	800b130 <_fflush_r>
 800b8a4:	b9e0      	cbnz	r0, 800b8e0 <__swbuf_r+0x74>
 800b8a6:	68a3      	ldr	r3, [r4, #8]
 800b8a8:	3b01      	subs	r3, #1
 800b8aa:	60a3      	str	r3, [r4, #8]
 800b8ac:	6823      	ldr	r3, [r4, #0]
 800b8ae:	1c5a      	adds	r2, r3, #1
 800b8b0:	6022      	str	r2, [r4, #0]
 800b8b2:	701e      	strb	r6, [r3, #0]
 800b8b4:	6962      	ldr	r2, [r4, #20]
 800b8b6:	1c43      	adds	r3, r0, #1
 800b8b8:	429a      	cmp	r2, r3
 800b8ba:	d004      	beq.n	800b8c6 <__swbuf_r+0x5a>
 800b8bc:	89a3      	ldrh	r3, [r4, #12]
 800b8be:	07db      	lsls	r3, r3, #31
 800b8c0:	d506      	bpl.n	800b8d0 <__swbuf_r+0x64>
 800b8c2:	2e0a      	cmp	r6, #10
 800b8c4:	d104      	bne.n	800b8d0 <__swbuf_r+0x64>
 800b8c6:	4621      	mov	r1, r4
 800b8c8:	4628      	mov	r0, r5
 800b8ca:	f7ff fc31 	bl	800b130 <_fflush_r>
 800b8ce:	b938      	cbnz	r0, 800b8e0 <__swbuf_r+0x74>
 800b8d0:	4638      	mov	r0, r7
 800b8d2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800b8d4:	4621      	mov	r1, r4
 800b8d6:	4628      	mov	r0, r5
 800b8d8:	f000 f806 	bl	800b8e8 <__swsetup_r>
 800b8dc:	2800      	cmp	r0, #0
 800b8de:	d0d5      	beq.n	800b88c <__swbuf_r+0x20>
 800b8e0:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
 800b8e4:	e7f4      	b.n	800b8d0 <__swbuf_r+0x64>
	...

0800b8e8 <__swsetup_r>:
 800b8e8:	b538      	push	{r3, r4, r5, lr}
 800b8ea:	4b2a      	ldr	r3, [pc, #168]	; (800b994 <__swsetup_r+0xac>)
 800b8ec:	4605      	mov	r5, r0
 800b8ee:	6818      	ldr	r0, [r3, #0]
 800b8f0:	460c      	mov	r4, r1
 800b8f2:	b118      	cbz	r0, 800b8fc <__swsetup_r+0x14>
 800b8f4:	6a03      	ldr	r3, [r0, #32]
 800b8f6:	b90b      	cbnz	r3, 800b8fc <__swsetup_r+0x14>
 800b8f8:	f7ff fa74 	bl	800ade4 <__sinit>
 800b8fc:	89a3      	ldrh	r3, [r4, #12]
 800b8fe:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800b902:	0718      	lsls	r0, r3, #28
 800b904:	d422      	bmi.n	800b94c <__swsetup_r+0x64>
 800b906:	06d9      	lsls	r1, r3, #27
 800b908:	d407      	bmi.n	800b91a <__swsetup_r+0x32>
 800b90a:	2309      	movs	r3, #9
 800b90c:	602b      	str	r3, [r5, #0]
 800b90e:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800b912:	81a3      	strh	r3, [r4, #12]
 800b914:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800b918:	e034      	b.n	800b984 <__swsetup_r+0x9c>
 800b91a:	0758      	lsls	r0, r3, #29
 800b91c:	d512      	bpl.n	800b944 <__swsetup_r+0x5c>
 800b91e:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800b920:	b141      	cbz	r1, 800b934 <__swsetup_r+0x4c>
 800b922:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800b926:	4299      	cmp	r1, r3
 800b928:	d002      	beq.n	800b930 <__swsetup_r+0x48>
 800b92a:	4628      	mov	r0, r5
 800b92c:	f7ff fb2e 	bl	800af8c <_free_r>
 800b930:	2300      	movs	r3, #0
 800b932:	6363      	str	r3, [r4, #52]	; 0x34
 800b934:	89a3      	ldrh	r3, [r4, #12]
 800b936:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800b93a:	81a3      	strh	r3, [r4, #12]
 800b93c:	2300      	movs	r3, #0
 800b93e:	6063      	str	r3, [r4, #4]
 800b940:	6923      	ldr	r3, [r4, #16]
 800b942:	6023      	str	r3, [r4, #0]
 800b944:	89a3      	ldrh	r3, [r4, #12]
 800b946:	f043 0308 	orr.w	r3, r3, #8
 800b94a:	81a3      	strh	r3, [r4, #12]
 800b94c:	6923      	ldr	r3, [r4, #16]
 800b94e:	b94b      	cbnz	r3, 800b964 <__swsetup_r+0x7c>
 800b950:	89a3      	ldrh	r3, [r4, #12]
 800b952:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800b956:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800b95a:	d003      	beq.n	800b964 <__swsetup_r+0x7c>
 800b95c:	4621      	mov	r1, r4
 800b95e:	4628      	mov	r0, r5
 800b960:	f000 f840 	bl	800b9e4 <__smakebuf_r>
 800b964:	89a0      	ldrh	r0, [r4, #12]
 800b966:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800b96a:	f010 0301 	ands.w	r3, r0, #1
 800b96e:	d00a      	beq.n	800b986 <__swsetup_r+0x9e>
 800b970:	2300      	movs	r3, #0
 800b972:	60a3      	str	r3, [r4, #8]
 800b974:	6963      	ldr	r3, [r4, #20]
 800b976:	425b      	negs	r3, r3
 800b978:	61a3      	str	r3, [r4, #24]
 800b97a:	6923      	ldr	r3, [r4, #16]
 800b97c:	b943      	cbnz	r3, 800b990 <__swsetup_r+0xa8>
 800b97e:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800b982:	d1c4      	bne.n	800b90e <__swsetup_r+0x26>
 800b984:	bd38      	pop	{r3, r4, r5, pc}
 800b986:	0781      	lsls	r1, r0, #30
 800b988:	bf58      	it	pl
 800b98a:	6963      	ldrpl	r3, [r4, #20]
 800b98c:	60a3      	str	r3, [r4, #8]
 800b98e:	e7f4      	b.n	800b97a <__swsetup_r+0x92>
 800b990:	2000      	movs	r0, #0
 800b992:	e7f7      	b.n	800b984 <__swsetup_r+0x9c>
 800b994:	200002cc 	.word	0x200002cc

0800b998 <__swhatbuf_r>:
 800b998:	b570      	push	{r4, r5, r6, lr}
 800b99a:	460c      	mov	r4, r1
 800b99c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b9a0:	2900      	cmp	r1, #0
 800b9a2:	b096      	sub	sp, #88	; 0x58
 800b9a4:	4615      	mov	r5, r2
 800b9a6:	461e      	mov	r6, r3
 800b9a8:	da0d      	bge.n	800b9c6 <__swhatbuf_r+0x2e>
 800b9aa:	89a3      	ldrh	r3, [r4, #12]
 800b9ac:	f013 0f80 	tst.w	r3, #128	; 0x80
 800b9b0:	f04f 0100 	mov.w	r1, #0
 800b9b4:	bf0c      	ite	eq
 800b9b6:	f44f 6380 	moveq.w	r3, #1024	; 0x400
 800b9ba:	2340      	movne	r3, #64	; 0x40
 800b9bc:	2000      	movs	r0, #0
 800b9be:	6031      	str	r1, [r6, #0]
 800b9c0:	602b      	str	r3, [r5, #0]
 800b9c2:	b016      	add	sp, #88	; 0x58
 800b9c4:	bd70      	pop	{r4, r5, r6, pc}
 800b9c6:	466a      	mov	r2, sp
 800b9c8:	f000 f848 	bl	800ba5c <_fstat_r>
 800b9cc:	2800      	cmp	r0, #0
 800b9ce:	dbec      	blt.n	800b9aa <__swhatbuf_r+0x12>
 800b9d0:	9901      	ldr	r1, [sp, #4]
 800b9d2:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 800b9d6:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 800b9da:	4259      	negs	r1, r3
 800b9dc:	4159      	adcs	r1, r3
 800b9de:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800b9e2:	e7eb      	b.n	800b9bc <__swhatbuf_r+0x24>

0800b9e4 <__smakebuf_r>:
 800b9e4:	898b      	ldrh	r3, [r1, #12]
 800b9e6:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800b9e8:	079d      	lsls	r5, r3, #30
 800b9ea:	4606      	mov	r6, r0
 800b9ec:	460c      	mov	r4, r1
 800b9ee:	d507      	bpl.n	800ba00 <__smakebuf_r+0x1c>
 800b9f0:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800b9f4:	6023      	str	r3, [r4, #0]
 800b9f6:	6123      	str	r3, [r4, #16]
 800b9f8:	2301      	movs	r3, #1
 800b9fa:	6163      	str	r3, [r4, #20]
 800b9fc:	b002      	add	sp, #8
 800b9fe:	bd70      	pop	{r4, r5, r6, pc}
 800ba00:	ab01      	add	r3, sp, #4
 800ba02:	466a      	mov	r2, sp
 800ba04:	f7ff ffc8 	bl	800b998 <__swhatbuf_r>
 800ba08:	9900      	ldr	r1, [sp, #0]
 800ba0a:	4605      	mov	r5, r0
 800ba0c:	4630      	mov	r0, r6
 800ba0e:	f7ff f8a3 	bl	800ab58 <_malloc_r>
 800ba12:	b948      	cbnz	r0, 800ba28 <__smakebuf_r+0x44>
 800ba14:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800ba18:	059a      	lsls	r2, r3, #22
 800ba1a:	d4ef      	bmi.n	800b9fc <__smakebuf_r+0x18>
 800ba1c:	f023 0303 	bic.w	r3, r3, #3
 800ba20:	f043 0302 	orr.w	r3, r3, #2
 800ba24:	81a3      	strh	r3, [r4, #12]
 800ba26:	e7e3      	b.n	800b9f0 <__smakebuf_r+0xc>
 800ba28:	89a3      	ldrh	r3, [r4, #12]
 800ba2a:	6020      	str	r0, [r4, #0]
 800ba2c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800ba30:	81a3      	strh	r3, [r4, #12]
 800ba32:	9b00      	ldr	r3, [sp, #0]
 800ba34:	6163      	str	r3, [r4, #20]
 800ba36:	9b01      	ldr	r3, [sp, #4]
 800ba38:	6120      	str	r0, [r4, #16]
 800ba3a:	b15b      	cbz	r3, 800ba54 <__smakebuf_r+0x70>
 800ba3c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800ba40:	4630      	mov	r0, r6
 800ba42:	f000 f81d 	bl	800ba80 <_isatty_r>
 800ba46:	b128      	cbz	r0, 800ba54 <__smakebuf_r+0x70>
 800ba48:	89a3      	ldrh	r3, [r4, #12]
 800ba4a:	f023 0303 	bic.w	r3, r3, #3
 800ba4e:	f043 0301 	orr.w	r3, r3, #1
 800ba52:	81a3      	strh	r3, [r4, #12]
 800ba54:	89a3      	ldrh	r3, [r4, #12]
 800ba56:	431d      	orrs	r5, r3
 800ba58:	81a5      	strh	r5, [r4, #12]
 800ba5a:	e7cf      	b.n	800b9fc <__smakebuf_r+0x18>

0800ba5c <_fstat_r>:
 800ba5c:	b538      	push	{r3, r4, r5, lr}
 800ba5e:	4d07      	ldr	r5, [pc, #28]	; (800ba7c <_fstat_r+0x20>)
 800ba60:	2300      	movs	r3, #0
 800ba62:	4604      	mov	r4, r0
 800ba64:	4608      	mov	r0, r1
 800ba66:	4611      	mov	r1, r2
 800ba68:	602b      	str	r3, [r5, #0]
 800ba6a:	f7fe fde2 	bl	800a632 <_fstat>
 800ba6e:	1c43      	adds	r3, r0, #1
 800ba70:	d102      	bne.n	800ba78 <_fstat_r+0x1c>
 800ba72:	682b      	ldr	r3, [r5, #0]
 800ba74:	b103      	cbz	r3, 800ba78 <_fstat_r+0x1c>
 800ba76:	6023      	str	r3, [r4, #0]
 800ba78:	bd38      	pop	{r3, r4, r5, pc}
 800ba7a:	bf00      	nop
 800ba7c:	200040a0 	.word	0x200040a0

0800ba80 <_isatty_r>:
 800ba80:	b538      	push	{r3, r4, r5, lr}
 800ba82:	4d06      	ldr	r5, [pc, #24]	; (800ba9c <_isatty_r+0x1c>)
 800ba84:	2300      	movs	r3, #0
 800ba86:	4604      	mov	r4, r0
 800ba88:	4608      	mov	r0, r1
 800ba8a:	602b      	str	r3, [r5, #0]
 800ba8c:	f7fe fde1 	bl	800a652 <_isatty>
 800ba90:	1c43      	adds	r3, r0, #1
 800ba92:	d102      	bne.n	800ba9a <_isatty_r+0x1a>
 800ba94:	682b      	ldr	r3, [r5, #0]
 800ba96:	b103      	cbz	r3, 800ba9a <_isatty_r+0x1a>
 800ba98:	6023      	str	r3, [r4, #0]
 800ba9a:	bd38      	pop	{r3, r4, r5, pc}
 800ba9c:	200040a0 	.word	0x200040a0

0800baa0 <_raise_r>:
 800baa0:	291f      	cmp	r1, #31
 800baa2:	b538      	push	{r3, r4, r5, lr}
 800baa4:	4604      	mov	r4, r0
 800baa6:	460d      	mov	r5, r1
 800baa8:	d904      	bls.n	800bab4 <_raise_r+0x14>
 800baaa:	2316      	movs	r3, #22
 800baac:	6003      	str	r3, [r0, #0]
 800baae:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800bab2:	bd38      	pop	{r3, r4, r5, pc}
 800bab4:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
 800bab6:	b112      	cbz	r2, 800babe <_raise_r+0x1e>
 800bab8:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800babc:	b94b      	cbnz	r3, 800bad2 <_raise_r+0x32>
 800babe:	4620      	mov	r0, r4
 800bac0:	f000 f830 	bl	800bb24 <_getpid_r>
 800bac4:	462a      	mov	r2, r5
 800bac6:	4601      	mov	r1, r0
 800bac8:	4620      	mov	r0, r4
 800baca:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800bace:	f000 b817 	b.w	800bb00 <_kill_r>
 800bad2:	2b01      	cmp	r3, #1
 800bad4:	d00a      	beq.n	800baec <_raise_r+0x4c>
 800bad6:	1c59      	adds	r1, r3, #1
 800bad8:	d103      	bne.n	800bae2 <_raise_r+0x42>
 800bada:	2316      	movs	r3, #22
 800badc:	6003      	str	r3, [r0, #0]
 800bade:	2001      	movs	r0, #1
 800bae0:	e7e7      	b.n	800bab2 <_raise_r+0x12>
 800bae2:	2400      	movs	r4, #0
 800bae4:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800bae8:	4628      	mov	r0, r5
 800baea:	4798      	blx	r3
 800baec:	2000      	movs	r0, #0
 800baee:	e7e0      	b.n	800bab2 <_raise_r+0x12>

0800baf0 <raise>:
 800baf0:	4b02      	ldr	r3, [pc, #8]	; (800bafc <raise+0xc>)
 800baf2:	4601      	mov	r1, r0
 800baf4:	6818      	ldr	r0, [r3, #0]
 800baf6:	f7ff bfd3 	b.w	800baa0 <_raise_r>
 800bafa:	bf00      	nop
 800bafc:	200002cc 	.word	0x200002cc

0800bb00 <_kill_r>:
 800bb00:	b538      	push	{r3, r4, r5, lr}
 800bb02:	4d07      	ldr	r5, [pc, #28]	; (800bb20 <_kill_r+0x20>)
 800bb04:	2300      	movs	r3, #0
 800bb06:	4604      	mov	r4, r0
 800bb08:	4608      	mov	r0, r1
 800bb0a:	4611      	mov	r1, r2
 800bb0c:	602b      	str	r3, [r5, #0]
 800bb0e:	f7fe fd31 	bl	800a574 <_kill>
 800bb12:	1c43      	adds	r3, r0, #1
 800bb14:	d102      	bne.n	800bb1c <_kill_r+0x1c>
 800bb16:	682b      	ldr	r3, [r5, #0]
 800bb18:	b103      	cbz	r3, 800bb1c <_kill_r+0x1c>
 800bb1a:	6023      	str	r3, [r4, #0]
 800bb1c:	bd38      	pop	{r3, r4, r5, pc}
 800bb1e:	bf00      	nop
 800bb20:	200040a0 	.word	0x200040a0

0800bb24 <_getpid_r>:
 800bb24:	f7fe bd1e 	b.w	800a564 <_getpid>

0800bb28 <_gettimeofday>:
 800bb28:	4b02      	ldr	r3, [pc, #8]	; (800bb34 <_gettimeofday+0xc>)
 800bb2a:	2258      	movs	r2, #88	; 0x58
 800bb2c:	601a      	str	r2, [r3, #0]
 800bb2e:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800bb32:	4770      	bx	lr
 800bb34:	200040a0 	.word	0x200040a0

0800bb38 <_init>:
 800bb38:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800bb3a:	bf00      	nop
 800bb3c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800bb3e:	bc08      	pop	{r3}
 800bb40:	469e      	mov	lr, r3
 800bb42:	4770      	bx	lr

0800bb44 <_fini>:
 800bb44:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800bb46:	bf00      	nop
 800bb48:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800bb4a:	bc08      	pop	{r3}
 800bb4c:	469e      	mov	lr, r3
 800bb4e:	4770      	bx	lr
