{
  "module_name": "fm10k_type.h",
  "hash_id": "91b9e5da8a985ad14a6b09cb8e7b42e263b4ee6360d1616e1b8e68f9bea07dba",
  "original_prompt": "Ingested from linux-6.6.14/drivers/net/ethernet/intel/fm10k/fm10k_type.h",
  "human_readable_source": " \n \n\n#ifndef _FM10K_TYPE_H_\n#define _FM10K_TYPE_H_\n\n \nstruct fm10k_hw;\n\n#include <linux/types.h>\n#include <asm/byteorder.h>\n#include <linux/etherdevice.h>\n\n#include \"fm10k_mbx.h\"\n\n#define FM10K_DEV_ID_PF\t\t\t0x15A4\n#define FM10K_DEV_ID_VF\t\t\t0x15A5\n#define FM10K_DEV_ID_SDI_FM10420_QDA2\t0x15D0\n#define FM10K_DEV_ID_SDI_FM10420_DA2\t0x15D5\n\n#define FM10K_MAX_QUEUES\t\t256\n#define FM10K_MAX_QUEUES_PF\t\t128\n#define FM10K_MAX_QUEUES_POOL\t\t16\n\n#define FM10K_48_BIT_MASK\t\t0x0000FFFFFFFFFFFFull\n#define FM10K_STAT_VALID\t\t0x80000000\n\n \n#define FM10K_PCIE_LINK_CAP\t\t0x7C\n#define FM10K_PCIE_LINK_STATUS\t\t0x82\n#define FM10K_PCIE_LINK_WIDTH\t\t0x3F0\n#define FM10K_PCIE_LINK_WIDTH_1\t\t0x10\n#define FM10K_PCIE_LINK_WIDTH_2\t\t0x20\n#define FM10K_PCIE_LINK_WIDTH_4\t\t0x40\n#define FM10K_PCIE_LINK_WIDTH_8\t\t0x80\n#define FM10K_PCIE_LINK_SPEED\t\t0xF\n#define FM10K_PCIE_LINK_SPEED_2500\t0x1\n#define FM10K_PCIE_LINK_SPEED_5000\t0x2\n#define FM10K_PCIE_LINK_SPEED_8000\t0x3\n\n \n#define FM10K_PCIE_DEV_CAP\t\t\t0x74\n#define FM10K_PCIE_DEV_CAP_PAYLOAD\t\t0x07\n#define FM10K_PCIE_DEV_CAP_PAYLOAD_128\t\t0x00\n#define FM10K_PCIE_DEV_CAP_PAYLOAD_256\t\t0x01\n#define FM10K_PCIE_DEV_CAP_PAYLOAD_512\t\t0x02\n#define FM10K_PCIE_DEV_CTRL\t\t\t0x78\n#define FM10K_PCIE_DEV_CTRL_PAYLOAD\t\t0xE0\n#define FM10K_PCIE_DEV_CTRL_PAYLOAD_128\t\t0x00\n#define FM10K_PCIE_DEV_CTRL_PAYLOAD_256\t\t0x20\n#define FM10K_PCIE_DEV_CTRL_PAYLOAD_512\t\t0x40\n\n \n#define FM10K_PCI_MSIX_MSG_CTRL\t\t\t0xB2\n#define FM10K_PCI_MSIX_MSG_CTRL_TBL_SZ_MASK\t0x7FF\n#define FM10K_MAX_MSIX_VECTORS\t\t\t256\n#define FM10K_MAX_VECTORS_PF\t\t\t256\n#define FM10K_MAX_VECTORS_POOL\t\t\t32\n\n \n#define FM10K_PCIE_SRIOV_CTRL\t\t\t0x190\n#define FM10K_PCIE_SRIOV_CTRL_VFARI\t\t0x10\n\n#define FM10K_ERR_PARAM\t\t\t\t-2\n#define FM10K_ERR_NO_RESOURCES\t\t\t-3\n#define FM10K_ERR_REQUESTS_PENDING\t\t-4\n#define FM10K_ERR_RESET_REQUESTED\t\t-5\n#define FM10K_ERR_DMA_PENDING\t\t\t-6\n#define FM10K_ERR_RESET_FAILED\t\t\t-7\n#define FM10K_ERR_INVALID_MAC_ADDR\t\t-8\n#define FM10K_ERR_INVALID_VALUE\t\t\t-9\n#define FM10K_NOT_IMPLEMENTED\t\t\t0x7FFFFFFF\n\n \n#define FM10K_CTRL\t\t0x0000\n#define FM10K_CTRL_BAR4_ALLOWED\t\t\t0x00000004\n\n#define FM10K_CTRL_EXT\t\t0x0001\n#define FM10K_GCR\t\t0x0003\n#define FM10K_GCR_EXT\t\t0x0005\n\n \n#define FM10K_EICR\t\t0x0006\n#define FM10K_EICR_FAULT_MASK\t\t\t0x0000003F\n#define FM10K_EICR_MAILBOX\t\t\t0x00000040\n#define FM10K_EICR_SWITCHREADY\t\t\t0x00000080\n#define FM10K_EICR_SWITCHNOTREADY\t\t0x00000100\n#define FM10K_EICR_SWITCHINTERRUPT\t\t0x00000200\n#define FM10K_EICR_VFLR\t\t\t\t0x00000800\n#define FM10K_EICR_MAXHOLDTIME\t\t\t0x00001000\n#define FM10K_EIMR\t\t0x0007\n#define FM10K_EIMR_PCA_FAULT\t\t\t0x00000001\n#define FM10K_EIMR_THI_FAULT\t\t\t0x00000010\n#define FM10K_EIMR_FUM_FAULT\t\t\t0x00000400\n#define FM10K_EIMR_MAILBOX\t\t\t0x00001000\n#define FM10K_EIMR_SWITCHREADY\t\t\t0x00004000\n#define FM10K_EIMR_SWITCHNOTREADY\t\t0x00010000\n#define FM10K_EIMR_SWITCHINTERRUPT\t\t0x00040000\n#define FM10K_EIMR_SRAMERROR\t\t\t0x00100000\n#define FM10K_EIMR_VFLR\t\t\t\t0x00400000\n#define FM10K_EIMR_MAXHOLDTIME\t\t\t0x01000000\n#define FM10K_EIMR_ALL\t\t\t\t0x55555555\n#define FM10K_EIMR_DISABLE(NAME)\t\t((FM10K_EIMR_ ## NAME) << 0)\n#define FM10K_EIMR_ENABLE(NAME)\t\t\t((FM10K_EIMR_ ## NAME) << 1)\n#define FM10K_FAULT_ADDR_LO\t\t0x0\n#define FM10K_FAULT_ADDR_HI\t\t0x1\n#define FM10K_FAULT_SPECINFO\t\t0x2\n#define FM10K_FAULT_FUNC\t\t0x3\n#define FM10K_FAULT_SIZE\t\t0x4\n#define FM10K_FAULT_FUNC_VALID\t\t\t0x00008000\n#define FM10K_FAULT_FUNC_PF\t\t\t0x00004000\n#define FM10K_FAULT_FUNC_VF_MASK\t\t0x00003F00\n#define FM10K_FAULT_FUNC_VF_SHIFT\t\t8\n#define FM10K_FAULT_FUNC_TYPE_MASK\t\t0x000000FF\n\n#define FM10K_PCA_FAULT\t\t0x0008\n#define FM10K_THI_FAULT\t\t0x0010\n#define FM10K_FUM_FAULT\t\t0x001C\n\n \n#define FM10K_MAXHOLDQ(_n)\t((_n) + 0x0020)\n\n \n#define FM10K_SM_AREA(_n)\t((_n) + 0x0028)\n\n \n#define FM10K_DGLORTMAP(_n)\t((_n) + 0x0030)\n#define FM10K_DGLORT_COUNT\t\t\t8\n#define FM10K_DGLORTMAP_MASK_SHIFT\t\t16\n#define FM10K_DGLORTMAP_ANY\t\t\t0x00000000\n#define FM10K_DGLORTMAP_NONE\t\t\t0x0000FFFF\n#define FM10K_DGLORTMAP_ZERO\t\t\t0xFFFF0000\n#define FM10K_DGLORTDEC(_n)\t((_n) + 0x0038)\n#define FM10K_DGLORTDEC_VSILENGTH_SHIFT\t\t4\n#define FM10K_DGLORTDEC_VSIBASE_SHIFT\t\t7\n#define FM10K_DGLORTDEC_PCLENGTH_SHIFT\t\t14\n#define FM10K_DGLORTDEC_QBASE_SHIFT\t\t16\n#define FM10K_DGLORTDEC_RSSLENGTH_SHIFT\t\t24\n#define FM10K_DGLORTDEC_INNERRSS_ENABLE\t\t0x08000000\n#define FM10K_TUNNEL_CFG\t0x0040\n#define FM10K_TUNNEL_CFG_NVGRE_SHIFT\t\t16\n#define FM10K_TUNNEL_CFG_GENEVE\t0x0041\n#define FM10K_SWPRI_MAP(_n)\t((_n) + 0x0050)\n#define FM10K_SWPRI_MAX\t\t16\n#define FM10K_RSSRK(_n, _m)\t(((_n) * 0x10) + (_m) + 0x0800)\n#define FM10K_RSSRK_SIZE\t10\n#define FM10K_RSSRK_ENTRIES_PER_REG\t\t4\n#define FM10K_RETA(_n, _m)\t(((_n) * 0x20) + (_m) + 0x1000)\n#define FM10K_RETA_SIZE\t\t32\n#define FM10K_RETA_ENTRIES_PER_REG\t\t4\n#define FM10K_MAX_RSS_INDICES\t128\n\n \n#define FM10K_TC_CREDIT(_n)\t((_n) + 0x2000)\n#define FM10K_TC_CREDIT_CREDIT_MASK\t\t0x001FFFFF\n#define FM10K_TC_MAXCREDIT(_n)\t((_n) + 0x2040)\n#define FM10K_TC_MAXCREDIT_64K\t\t\t0x00010000\n#define FM10K_TC_RATE(_n)\t((_n) + 0x2080)\n#define FM10K_TC_RATE_QUANTA_MASK\t\t0x0000FFFF\n#define FM10K_TC_RATE_INTERVAL_4US_GEN1\t\t0x00020000\n#define FM10K_TC_RATE_INTERVAL_4US_GEN2\t\t0x00040000\n#define FM10K_TC_RATE_INTERVAL_4US_GEN3\t\t0x00080000\n\n \n#define FM10K_DMA_CTRL\t\t0x20C3\n#define FM10K_DMA_CTRL_TX_ENABLE\t\t0x00000001\n#define FM10K_DMA_CTRL_TX_ACTIVE\t\t0x00000008\n#define FM10K_DMA_CTRL_RX_ENABLE\t\t0x00000010\n#define FM10K_DMA_CTRL_RX_ACTIVE\t\t0x00000080\n#define FM10K_DMA_CTRL_RX_DESC_SIZE\t\t0x00000100\n#define FM10K_DMA_CTRL_MINMSS_64\t\t0x00008000\n#define FM10K_DMA_CTRL_MAX_HOLD_1US_GEN3\t0x04800000\n#define FM10K_DMA_CTRL_MAX_HOLD_1US_GEN2\t0x04000000\n#define FM10K_DMA_CTRL_MAX_HOLD_1US_GEN1\t0x03800000\n#define FM10K_DMA_CTRL_DATAPATH_RESET\t\t0x20000000\n#define FM10K_DMA_CTRL_32_DESC\t\t\t0x00000000\n\n#define FM10K_DMA_CTRL2\t\t0x20C4\n#define FM10K_DMA_CTRL2_SWITCH_READY\t\t0x00002000\n\n \n#define FM10K_TSO_FLAGS_LOW\t\t0x00300FF6\n#define FM10K_TSO_FLAGS_HI\t\t0x00000039\n#define FM10K_DTXTCPFLGL\t0x20C5\n#define FM10K_DTXTCPFLGH\t0x20C6\n\n#define FM10K_TPH_CTRL\t\t0x20C7\n#define FM10K_MRQC(_n)\t\t((_n) + 0x2100)\n#define FM10K_MRQC_TCP_IPV4\t\t\t0x00000001\n#define FM10K_MRQC_IPV4\t\t\t\t0x00000002\n#define FM10K_MRQC_IPV6\t\t\t\t0x00000010\n#define FM10K_MRQC_TCP_IPV6\t\t\t0x00000020\n#define FM10K_MRQC_UDP_IPV4\t\t\t0x00000040\n#define FM10K_MRQC_UDP_IPV6\t\t\t0x00000080\n\n#define FM10K_TQMAP(_n)\t\t((_n) + 0x2800)\n#define FM10K_TQMAP_TABLE_SIZE\t\t\t2048\n#define FM10K_RQMAP(_n)\t\t((_n) + 0x3000)\n\n \n#define FM10K_STATS_TIMEOUT\t\t0x3800\n#define FM10K_STATS_UR\t\t\t0x3801\n#define FM10K_STATS_CA\t\t\t0x3802\n#define FM10K_STATS_UM\t\t\t0x3803\n#define FM10K_STATS_XEC\t\t\t0x3804\n#define FM10K_STATS_VLAN_DROP\t\t0x3805\n#define FM10K_STATS_LOOPBACK_DROP\t0x3806\n#define FM10K_STATS_NODESC_DROP\t\t0x3807\n\n \n#define FM10K_PHYADDR\t\t0x381C\n\n \n#define FM10K_RDBAL(_n)\t\t((0x40 * (_n)) + 0x4000)\n#define FM10K_RDBAH(_n)\t\t((0x40 * (_n)) + 0x4001)\n#define FM10K_RDLEN(_n)\t\t((0x40 * (_n)) + 0x4002)\n#define FM10K_TPH_RXCTRL(_n)\t((0x40 * (_n)) + 0x4003)\n#define FM10K_TPH_RXCTRL_DESC_TPHEN\t\t0x00000020\n#define FM10K_TPH_RXCTRL_DESC_RROEN\t\t0x00000200\n#define FM10K_TPH_RXCTRL_DATA_WROEN\t\t0x00002000\n#define FM10K_TPH_RXCTRL_HDR_WROEN\t\t0x00008000\n#define FM10K_RDH(_n)\t\t((0x40 * (_n)) + 0x4004)\n#define FM10K_RDT(_n)\t\t((0x40 * (_n)) + 0x4005)\n#define FM10K_RXQCTL(_n)\t((0x40 * (_n)) + 0x4006)\n#define FM10K_RXQCTL_ENABLE\t\t\t0x00000001\n#define FM10K_RXQCTL_PF\t\t\t\t0x000000FC\n#define FM10K_RXQCTL_VF_SHIFT\t\t\t2\n#define FM10K_RXQCTL_VF\t\t\t\t0x00000100\n#define FM10K_RXQCTL_ID_MASK\t(FM10K_RXQCTL_PF | FM10K_RXQCTL_VF)\n#define FM10K_RXDCTL(_n)\t((0x40 * (_n)) + 0x4007)\n#define FM10K_RXDCTL_WRITE_BACK_MIN_DELAY\t0x00000001\n#define FM10K_RXDCTL_DROP_ON_EMPTY\t\t0x00000200\n#define FM10K_RXINT(_n)\t\t((0x40 * (_n)) + 0x4008)\n#define FM10K_SRRCTL(_n)\t((0x40 * (_n)) + 0x4009)\n#define FM10K_SRRCTL_BSIZEPKT_SHIFT\t\t8  \n#define FM10K_SRRCTL_LOOPBACK_SUPPRESS\t\t0x40000000\n#define FM10K_SRRCTL_BUFFER_CHAINING_EN\t\t0x80000000\n\n \n#define FM10K_QPRC(_n)\t\t((0x40 * (_n)) + 0x400A)\n#define FM10K_QPRDC(_n)\t\t((0x40 * (_n)) + 0x400B)\n#define FM10K_QBRC_L(_n)\t((0x40 * (_n)) + 0x400C)\n#define FM10K_QBRC_H(_n)\t((0x40 * (_n)) + 0x400D)\n\n \n#define FM10K_RX_SGLORT(_n)\t\t((0x40 * (_n)) + 0x400E)\n\n \n#define FM10K_TDBAL(_n)\t\t((0x40 * (_n)) + 0x8000)\n#define FM10K_TDBAH(_n)\t\t((0x40 * (_n)) + 0x8001)\n#define FM10K_TDLEN(_n)\t\t((0x40 * (_n)) + 0x8002)\n \n#define FM10K_TDLEN_ITR_SCALE_SHIFT\t\t9\n#define FM10K_TDLEN_ITR_SCALE_MASK\t\t0x00000E00\n#define FM10K_TDLEN_ITR_SCALE_GEN1\t\t2\n#define FM10K_TDLEN_ITR_SCALE_GEN2\t\t1\n#define FM10K_TDLEN_ITR_SCALE_GEN3\t\t0\n#define FM10K_TPH_TXCTRL(_n)\t((0x40 * (_n)) + 0x8003)\n#define FM10K_TPH_TXCTRL_DESC_TPHEN\t\t0x00000020\n#define FM10K_TPH_TXCTRL_DESC_RROEN\t\t0x00000200\n#define FM10K_TPH_TXCTRL_DESC_WROEN\t\t0x00000800\n#define FM10K_TPH_TXCTRL_DATA_RROEN\t\t0x00002000\n#define FM10K_TDH(_n)\t\t((0x40 * (_n)) + 0x8004)\n#define FM10K_TDT(_n)\t\t((0x40 * (_n)) + 0x8005)\n#define FM10K_TXDCTL(_n)\t((0x40 * (_n)) + 0x8006)\n#define FM10K_TXDCTL_ENABLE\t\t\t0x00004000\n#define FM10K_TXDCTL_MAX_TIME_SHIFT\t\t16\n#define FM10K_TXQCTL(_n)\t((0x40 * (_n)) + 0x8007)\n#define FM10K_TXQCTL_PF\t\t\t\t0x0000003F\n#define FM10K_TXQCTL_VF\t\t\t\t0x00000040\n#define FM10K_TXQCTL_ID_MASK\t(FM10K_TXQCTL_PF | FM10K_TXQCTL_VF)\n#define FM10K_TXQCTL_PC_SHIFT\t\t\t7\n#define FM10K_TXQCTL_PC_MASK\t\t\t0x00000380\n#define FM10K_TXQCTL_TC_SHIFT\t\t\t10\n#define FM10K_TXQCTL_VID_SHIFT\t\t\t16\n#define FM10K_TXQCTL_VID_MASK\t\t\t0x0FFF0000\n#define FM10K_TXQCTL_UNLIMITED_BW\t\t0x10000000\n#define FM10K_TXINT(_n)\t\t((0x40 * (_n)) + 0x8008)\n\n \n#define FM10K_QPTC(_n)\t\t((0x40 * (_n)) + 0x8009)\n#define FM10K_QBTC_L(_n)\t((0x40 * (_n)) + 0x800A)\n#define FM10K_QBTC_H(_n)\t((0x40 * (_n)) + 0x800B)\n\n \n#define FM10K_TQDLOC(_n)\t((0x40 * (_n)) + 0x800C)\n#define FM10K_TQDLOC_BASE_32_DESC\t\t0x08\n#define FM10K_TQDLOC_SIZE_32_DESC\t\t0x00050000\n\n \n#define FM10K_TX_SGLORT(_n)\t((0x40 * (_n)) + 0x800D)\n#define FM10K_PFVTCTL(_n)\t((0x40 * (_n)) + 0x800E)\n#define FM10K_PFVTCTL_FTAG_DESC_ENABLE\t\t0x00000001\n\n \n#define FM10K_INT_MAP(_n)\t((_n) + 0x10080)\n#define FM10K_INT_MAP_TIMER0\t\t\t0x00000000\n#define FM10K_INT_MAP_TIMER1\t\t\t0x00000100\n#define FM10K_INT_MAP_IMMEDIATE\t\t\t0x00000200\n#define FM10K_INT_MAP_DISABLE\t\t\t0x00000300\n#define FM10K_MSIX_VECTOR_MASK(_n)\t((0x4 * (_n)) + 0x11003)\n#define FM10K_INT_CTRL\t\t0x12000\n#define FM10K_INT_CTRL_ENABLEMODERATOR\t\t0x00000400\n#define FM10K_ITR(_n)\t\t((_n) + 0x12400)\n#define FM10K_ITR_INTERVAL1_SHIFT\t\t12\n#define FM10K_ITR_PENDING2\t\t\t0x10000000\n#define FM10K_ITR_AUTOMASK\t\t\t0x20000000\n#define FM10K_ITR_MASK_SET\t\t\t0x40000000\n#define FM10K_ITR_MASK_CLEAR\t\t\t0x80000000\n#define FM10K_ITR2(_n)\t\t((0x2 * (_n)) + 0x12800)\n#define FM10K_ITR_REG_COUNT\t\t\t768\n#define FM10K_ITR_REG_COUNT_PF\t\t\t256\n\n \n#define FM10K_IP\t\t0x13000\n#define FM10K_IP_NOTINRESET\t\t\t0x00000100\n\n \n#define FM10K_VLAN_TABLE(_n, _m)\t((0x80 * (_n)) + (_m) + 0x14000)\n#define FM10K_VLAN_TABLE_SIZE\t\t\t128\n\n \n#define FM10K_VLAN_TABLE_VID_MAX\t\t4096\n#define FM10K_VLAN_TABLE_VSI_MAX\t\t64\n#define FM10K_VLAN_LENGTH_SHIFT\t\t\t16\n#define FM10K_VLAN_CLEAR\t\t\tBIT(15)\n#define FM10K_VLAN_OVERRIDE\t\t\tFM10K_VLAN_CLEAR\n#define FM10K_VLAN_ALL \\\n\t((FM10K_VLAN_TABLE_VID_MAX - 1) << FM10K_VLAN_LENGTH_SHIFT)\n\n \n#define FM10K_PFVFLRE(_n)\t((0x1 * (_n)) + 0x18844)\n#define FM10K_PFVFLREC(_n)\t((0x1 * (_n)) + 0x18846)\n\n \n#define FM10K_UC_ADDR_START\t0x000000\t \n#define FM10K_UC_ADDR_END\t0x100000\t \n#define FM10K_UC_ADDR_SIZE\t(FM10K_UC_ADDR_END - FM10K_UC_ADDR_START)\n\n \n#define FM10K_QUEUE_DISABLE_TIMEOUT\t\t100\n#define FM10K_RESET_TIMEOUT\t\t\t150\n\n \n#define FM10K_TUNNEL_HEADER_LENGTH\t184\n\n \n#define FM10K_VFCTRL\t\t0x00000\n#define FM10K_VFCTRL_RST\t\t\t0x00000008\n#define FM10K_VFINT_MAP\t\t0x00030\n#define FM10K_VFSYSTIME\t\t0x00040\n#define FM10K_VFITR(_n)\t\t((_n) + 0x00060)\n\nenum fm10k_int_source {\n\tfm10k_int_mailbox\t\t= 0,\n\tfm10k_int_pcie_fault\t\t= 1,\n\tfm10k_int_switch_up_down\t= 2,\n\tfm10k_int_switch_event\t\t= 3,\n\tfm10k_int_sram\t\t\t= 4,\n\tfm10k_int_vflr\t\t\t= 5,\n\tfm10k_int_max_hold_time\t\t= 6,\n\tfm10k_int_sources_max_pf\n};\n\n \nenum fm10k_bus_speed {\n\tfm10k_bus_speed_unknown\t= 0,\n\tfm10k_bus_speed_2500\t= 2500,\n\tfm10k_bus_speed_5000\t= 5000,\n\tfm10k_bus_speed_8000\t= 8000,\n\tfm10k_bus_speed_reserved\n};\n\n \nenum fm10k_bus_width {\n\tfm10k_bus_width_unknown\t= 0,\n\tfm10k_bus_width_pcie_x1\t= 1,\n\tfm10k_bus_width_pcie_x2\t= 2,\n\tfm10k_bus_width_pcie_x4\t= 4,\n\tfm10k_bus_width_pcie_x8\t= 8,\n\tfm10k_bus_width_reserved\n};\n\n \nenum fm10k_bus_payload {\n\tfm10k_bus_payload_unknown = 0,\n\tfm10k_bus_payload_128\t  = 1,\n\tfm10k_bus_payload_256\t  = 2,\n\tfm10k_bus_payload_512\t  = 3,\n\tfm10k_bus_payload_reserved\n};\n\n \nstruct fm10k_bus_info {\n\tenum fm10k_bus_speed speed;\n\tenum fm10k_bus_width width;\n\tenum fm10k_bus_payload payload;\n};\n\n \nstruct fm10k_hw_stat {\n\tu64 count;\n\tu32 base_l;\n\tu32 base_h;\n};\n\nstruct fm10k_hw_stats_q {\n\tstruct fm10k_hw_stat tx_bytes;\n\tstruct fm10k_hw_stat tx_packets;\n#define tx_stats_idx\ttx_packets.base_h\n\tstruct fm10k_hw_stat rx_bytes;\n\tstruct fm10k_hw_stat rx_packets;\n#define rx_stats_idx\trx_packets.base_h\n\tstruct fm10k_hw_stat rx_drops;\n};\n\nstruct fm10k_hw_stats {\n\tstruct fm10k_hw_stat\ttimeout;\n#define stats_idx\ttimeout.base_h\n\tstruct fm10k_hw_stat\tur;\n\tstruct fm10k_hw_stat\tca;\n\tstruct fm10k_hw_stat\tum;\n\tstruct fm10k_hw_stat\txec;\n\tstruct fm10k_hw_stat\tvlan_drop;\n\tstruct fm10k_hw_stat\tloopback_drop;\n\tstruct fm10k_hw_stat\tnodesc_drop;\n\tstruct fm10k_hw_stats_q q[FM10K_MAX_QUEUES_PF];\n};\n\n \nenum fm10k_dglortdec_idx {\n\tfm10k_dglort_default\t= 0,\n\tfm10k_dglort_vf_rsvd0\t= 1,\n\tfm10k_dglort_vf_rss\t= 2,\n\tfm10k_dglort_pf_rsvd0\t= 3,\n\tfm10k_dglort_pf_queue\t= 4,\n\tfm10k_dglort_pf_vsi\t= 5,\n\tfm10k_dglort_pf_rsvd1\t= 6,\n\tfm10k_dglort_pf_rss\t= 7\n};\n\nstruct fm10k_dglort_cfg {\n\tu16 glort;\t \n\tu16 queue_b;\t \n\tu8  vsi_b;\t \n\tu8  idx;\t \n\tu8  rss_l;\t \n\tu8  pc_l;\t \n\tu8  vsi_l;\t \n\tu8  queue_l;\t \n\tu8  shared_l;\t \n\tu8  inner_rss;\t \n};\n\nenum fm10k_pca_fault {\n\tPCA_NO_FAULT,\n\tPCA_UNMAPPED_ADDR,\n\tPCA_BAD_QACCESS_PF,\n\tPCA_BAD_QACCESS_VF,\n\tPCA_MALICIOUS_REQ,\n\tPCA_POISONED_TLP,\n\tPCA_TLP_ABORT,\n\t__PCA_MAX\n};\n\nenum fm10k_thi_fault {\n\tTHI_NO_FAULT,\n\tTHI_MAL_DIS_Q_FAULT,\n\t__THI_MAX\n};\n\nenum fm10k_fum_fault {\n\tFUM_NO_FAULT,\n\tFUM_UNMAPPED_ADDR,\n\tFUM_POISONED_TLP,\n\tFUM_BAD_VF_QACCESS,\n\tFUM_ADD_DECODE_ERR,\n\tFUM_RO_ERROR,\n\tFUM_QPRC_CRC_ERROR,\n\tFUM_CSR_TIMEOUT,\n\tFUM_INVALID_TYPE,\n\tFUM_INVALID_LENGTH,\n\tFUM_INVALID_BE,\n\tFUM_INVALID_ALIGN,\n\t__FUM_MAX\n};\n\nstruct fm10k_fault {\n\tu64 address;\t \n\tu32 specinfo;\t \n\tu8 type;\t \n\tu8 func;\t \n};\n\nstruct fm10k_mac_ops {\n\t \n\ts32 (*reset_hw)(struct fm10k_hw *);\n\ts32 (*init_hw)(struct fm10k_hw *);\n\ts32 (*start_hw)(struct fm10k_hw *);\n\ts32 (*stop_hw)(struct fm10k_hw *);\n\ts32 (*get_bus_info)(struct fm10k_hw *);\n\ts32 (*get_host_state)(struct fm10k_hw *, bool *);\n\ts32 (*request_lport_map)(struct fm10k_hw *);\n\ts32 (*update_vlan)(struct fm10k_hw *, u32, u8, bool);\n\ts32 (*read_mac_addr)(struct fm10k_hw *);\n\ts32 (*update_uc_addr)(struct fm10k_hw *, u16, const u8 *,\n\t\t\t      u16, bool, u8);\n\ts32 (*update_mc_addr)(struct fm10k_hw *, u16, const u8 *, u16, bool);\n\ts32 (*update_xcast_mode)(struct fm10k_hw *, u16, u8);\n\tvoid (*update_int_moderator)(struct fm10k_hw *);\n\ts32  (*update_lport_state)(struct fm10k_hw *, u16, u16, bool);\n\tvoid (*update_hw_stats)(struct fm10k_hw *, struct fm10k_hw_stats *);\n\tvoid (*rebind_hw_stats)(struct fm10k_hw *, struct fm10k_hw_stats *);\n\ts32 (*configure_dglort_map)(struct fm10k_hw *,\n\t\t\t\t    struct fm10k_dglort_cfg *);\n\tvoid (*set_dma_mask)(struct fm10k_hw *, u64);\n\ts32 (*get_fault)(struct fm10k_hw *, int, struct fm10k_fault *);\n};\n\nenum fm10k_mac_type {\n\tfm10k_mac_unknown = 0,\n\tfm10k_mac_pf,\n\tfm10k_mac_vf,\n\tfm10k_num_macs\n};\n\nstruct fm10k_mac_info {\n\tstruct fm10k_mac_ops ops;\n\tenum fm10k_mac_type type;\n\tu8 addr[ETH_ALEN];\n\tu8 perm_addr[ETH_ALEN];\n\tu16 default_vid;\n\tu16 max_msix_vectors;\n\tu16 max_queues;\n\tbool vlan_override;\n\tbool get_host_state;\n\tbool tx_ready;\n\tu32 dglort_map;\n\tu8 itr_scale;\n\tu64 reset_while_pending;\n};\n\nstruct fm10k_swapi_table_info {\n\tu32 used;\n\tu32 avail;\n};\n\nstruct fm10k_swapi_info {\n\tu32 status;\n\tstruct fm10k_swapi_table_info mac;\n\tstruct fm10k_swapi_table_info nexthop;\n\tstruct fm10k_swapi_table_info ffu;\n};\n\nenum fm10k_xcast_modes {\n\tFM10K_XCAST_MODE_ALLMULTI\t= 0,\n\tFM10K_XCAST_MODE_MULTI\t\t= 1,\n\tFM10K_XCAST_MODE_PROMISC\t= 2,\n\tFM10K_XCAST_MODE_NONE\t\t= 3,\n\tFM10K_XCAST_MODE_DISABLE\t= 4\n};\n\n#define FM10K_VF_TC_MAX\t\t100000\t \n#define FM10K_VF_TC_MIN\t\t1\t \n\nstruct fm10k_vf_info {\n\t \n\tstruct fm10k_mbx_info\tmbx;\t\t \n\tstruct fm10k_hw_stats_q\tstats[FM10K_MAX_QUEUES_POOL];\n\tint\t\t\trate;\t\t \n\tu16\t\t\tglort;\t\t \n\tu16\t\t\tsw_vid;\t\t \n\tu16\t\t\tpf_vid;\t\t \n\tu8\t\t\tmac[ETH_ALEN];\t \n\tu8\t\t\tvsi;\t\t \n\tu8\t\t\tvf_idx;\t\t \n\tu8\t\t\tvf_flags;\t \n};\n\n#define FM10K_VF_FLAG_ALLMULTI_CAPABLE\t(u8)(BIT(FM10K_XCAST_MODE_ALLMULTI))\n#define FM10K_VF_FLAG_MULTI_CAPABLE\t(u8)(BIT(FM10K_XCAST_MODE_MULTI))\n#define FM10K_VF_FLAG_PROMISC_CAPABLE\t(u8)(BIT(FM10K_XCAST_MODE_PROMISC))\n#define FM10K_VF_FLAG_NONE_CAPABLE\t(u8)(BIT(FM10K_XCAST_MODE_NONE))\n#define FM10K_VF_FLAG_CAPABLE(vf_info)\t((vf_info)->vf_flags & (u8)0xF)\n#define FM10K_VF_FLAG_ENABLED(vf_info)\t((vf_info)->vf_flags >> 4)\n#define FM10K_VF_FLAG_SET_MODE(mode)\t((u8)0x10 << (mode))\n#define FM10K_VF_FLAG_SET_MODE_NONE \\\n\tFM10K_VF_FLAG_SET_MODE(FM10K_XCAST_MODE_NONE)\n#define FM10K_VF_FLAG_MULTI_ENABLED \\\n\t(FM10K_VF_FLAG_SET_MODE(FM10K_XCAST_MODE_ALLMULTI) | \\\n\t FM10K_VF_FLAG_SET_MODE(FM10K_XCAST_MODE_MULTI) | \\\n\t FM10K_VF_FLAG_SET_MODE(FM10K_XCAST_MODE_PROMISC))\n\nstruct fm10k_iov_ops {\n\t \n\ts32 (*assign_resources)(struct fm10k_hw *, u16, u16);\n\ts32 (*configure_tc)(struct fm10k_hw *, u16, int);\n\ts32 (*assign_int_moderator)(struct fm10k_hw *, u16);\n\ts32 (*assign_default_mac_vlan)(struct fm10k_hw *,\n\t\t\t\t       struct fm10k_vf_info *);\n\ts32 (*reset_resources)(struct fm10k_hw *,\n\t\t\t       struct fm10k_vf_info *);\n\ts32 (*set_lport)(struct fm10k_hw *, struct fm10k_vf_info *, u16, u8);\n\tvoid (*reset_lport)(struct fm10k_hw *, struct fm10k_vf_info *);\n\tvoid (*update_stats)(struct fm10k_hw *, struct fm10k_hw_stats_q *, u16);\n};\n\nstruct fm10k_iov_info {\n\tstruct fm10k_iov_ops ops;\n\tu16 total_vfs;\n\tu16 num_vfs;\n\tu16 num_pools;\n};\n\nenum fm10k_devices {\n\tfm10k_device_pf,\n\tfm10k_device_vf,\n};\n\nstruct fm10k_info {\n\tenum fm10k_mac_type\t\tmac;\n\ts32\t\t\t\t(*get_invariants)(struct fm10k_hw *);\n\tconst struct fm10k_mac_ops\t*mac_ops;\n\tconst struct fm10k_iov_ops\t*iov_ops;\n};\n\nstruct fm10k_hw {\n\tu32 __iomem *hw_addr;\n\tvoid *back;\n\tstruct fm10k_mac_info mac;\n\tstruct fm10k_bus_info bus;\n\tstruct fm10k_bus_info bus_caps;\n\tstruct fm10k_iov_info iov;\n\tstruct fm10k_mbx_info mbx;\n\tstruct fm10k_swapi_info swapi;\n\tu16 device_id;\n\tu16 vendor_id;\n\tu16 subsystem_device_id;\n\tu16 subsystem_vendor_id;\n\tu8 revision_id;\n};\n\n \n#define FM10K_REQ_TX_DESCRIPTOR_MULTIPLE\t8\n#define FM10K_REQ_RX_DESCRIPTOR_MULTIPLE\t8\n\n \nstruct fm10k_tx_desc {\n\t__le64 buffer_addr;\t \n\t__le16 buflen;\t\t \n\t__le16 vlan;\t\t \n\t__le16 mss;\t\t \n\tu8 hdrlen;\t\t \n\tu8 flags;\t\t \n};\n\n \nstruct fm10k_tx_desc_cache {\n\tstruct fm10k_tx_desc tx_desc[256];\n};\n\n#define FM10K_TXD_FLAG_INT\t0x01\n#define FM10K_TXD_FLAG_TIME\t0x02\n#define FM10K_TXD_FLAG_CSUM\t0x04\n#define FM10K_TXD_FLAG_FTAG\t0x10\n#define FM10K_TXD_FLAG_RS\t0x20\n#define FM10K_TXD_FLAG_LAST\t0x40\n#define FM10K_TXD_FLAG_DONE\t0x80\n\n \n#define FM10K_TXD_WB_FIFO_SIZE\t4\n\n \nunion fm10k_rx_desc {\n\tstruct {\n\t\t__le64 pkt_addr;  \n\t\t__le64 hdr_addr;  \n\t\t__le64 reserved;  \n\t\t__le64 timestamp;\n\t} q;  \n\tstruct {\n\t\t__le32 data;  \n\t\t__le32 rss;   \n\t\t__le32 staterr;\n\t\t__le32 vlan_len;\n\t\t__le32 glort;  \n\t} d;  \n\tstruct {\n\t\t__le16 pkt_info;  \n\t\t__le16 hdr_info;  \n\t\t__le16 rss_lower;\n\t\t__le16 rss_upper;\n\t\t__le16 status;  \n\t\t__le16 csum_err;  \n\t\t__le16 length;  \n\t\t__le16 vlan;  \n\t\t__le16 dglort;\n\t\t__le16 sglort;\n\t} w;  \n};\n\n#define FM10K_RXD_RSSTYPE_MASK\t\t0x000F\nenum fm10k_rdesc_rss_type {\n\tFM10K_RSSTYPE_NONE\t= 0x0,\n\tFM10K_RSSTYPE_IPV4_TCP\t= 0x1,\n\tFM10K_RSSTYPE_IPV4\t= 0x2,\n\tFM10K_RSSTYPE_IPV6_TCP\t= 0x3,\n\t \n\tFM10K_RSSTYPE_IPV6\t= 0x5,\n\t \n\tFM10K_RSSTYPE_IPV4_UDP\t= 0x7,\n\tFM10K_RSSTYPE_IPV6_UDP\t= 0x8\n\t \n};\n\n#define FM10K_RXD_HDR_INFO_XC_MASK\t0x0006\nenum fm10k_rxdesc_xc {\n\tFM10K_XC_UNICAST\t= 0x0,\n\tFM10K_XC_MULTICAST\t= 0x4,\n\tFM10K_XC_BROADCAST\t= 0x6\n};\n\n#define FM10K_RXD_STATUS_DD\t\t0x0001  \n#define FM10K_RXD_STATUS_EOP\t\t0x0002  \n#define FM10K_RXD_STATUS_L4CS\t\t0x0010  \n#define FM10K_RXD_STATUS_L4CS2\t\t0x0040  \n#define FM10K_RXD_STATUS_L4E2\t\t0x0800  \n#define FM10K_RXD_STATUS_IPE2\t\t0x1000  \n#define FM10K_RXD_STATUS_RXE\t\t0x2000  \n#define FM10K_RXD_STATUS_L4E\t\t0x4000  \n#define FM10K_RXD_STATUS_IPE\t\t0x8000  \n\n#define FM10K_RXD_ERR_SWITCH_ERROR\t0x0001  \n#define FM10K_RXD_ERR_NO_DESCRIPTOR\t0x0002  \n#define FM10K_RXD_ERR_PP_ERROR\t\t0x0004  \n#define FM10K_RXD_ERR_SWITCH_READY\t0x0008  \n#define FM10K_RXD_ERR_TOO_BIG\t\t0x0010  \n\nstruct fm10k_ftag {\n\t__be16 swpri_type_user;\n\t__be16 vlan;\n\t__be16 sglort;\n\t__be16 dglort;\n};\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}