ARM GAS  /tmp/cciUpQga.s 			page 1


   1              		.cpu cortex-m3
   2              		.arch armv7-m
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"stm32f1xx_it.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.NMI_Handler,"ax",%progbits
  18              		.align	1
  19              		.global	NMI_Handler
  20              		.syntax unified
  21              		.thumb
  22              		.thumb_func
  24              	NMI_Handler:
  25              	.LFB65:
  26              		.file 1 "Core/Src/stm32f1xx_it.c"
   1:Core/Src/stm32f1xx_it.c **** /* USER CODE BEGIN Header */
   2:Core/Src/stm32f1xx_it.c **** /**
   3:Core/Src/stm32f1xx_it.c ****   ******************************************************************************
   4:Core/Src/stm32f1xx_it.c ****   * @file    stm32f1xx_it.c
   5:Core/Src/stm32f1xx_it.c ****   * @brief   Interrupt Service Routines.
   6:Core/Src/stm32f1xx_it.c ****   ******************************************************************************
   7:Core/Src/stm32f1xx_it.c ****   * @attention
   8:Core/Src/stm32f1xx_it.c ****   *
   9:Core/Src/stm32f1xx_it.c ****   * <h2><center>&copy; Copyright (c) 2022 STMicroelectronics.
  10:Core/Src/stm32f1xx_it.c ****   * All rights reserved.</center></h2>
  11:Core/Src/stm32f1xx_it.c ****   *
  12:Core/Src/stm32f1xx_it.c ****   * This software component is licensed by ST under BSD 3-Clause license,
  13:Core/Src/stm32f1xx_it.c ****   * the "License"; You may not use this file except in compliance with the
  14:Core/Src/stm32f1xx_it.c ****   * License. You may obtain a copy of the License at:
  15:Core/Src/stm32f1xx_it.c ****   *                        opensource.org/licenses/BSD-3-Clause
  16:Core/Src/stm32f1xx_it.c ****   *
  17:Core/Src/stm32f1xx_it.c ****   ******************************************************************************
  18:Core/Src/stm32f1xx_it.c ****   */
  19:Core/Src/stm32f1xx_it.c **** /* USER CODE END Header */
  20:Core/Src/stm32f1xx_it.c **** 
  21:Core/Src/stm32f1xx_it.c **** /* Includes ------------------------------------------------------------------*/
  22:Core/Src/stm32f1xx_it.c **** #include "main.h"
  23:Core/Src/stm32f1xx_it.c **** #include "stm32f1xx_it.h"
  24:Core/Src/stm32f1xx_it.c **** /* Private includes ----------------------------------------------------------*/
  25:Core/Src/stm32f1xx_it.c **** /* USER CODE BEGIN Includes */
  26:Core/Src/stm32f1xx_it.c **** /* USER CODE END Includes */
  27:Core/Src/stm32f1xx_it.c **** 
  28:Core/Src/stm32f1xx_it.c **** /* Private typedef -----------------------------------------------------------*/
  29:Core/Src/stm32f1xx_it.c **** /* USER CODE BEGIN TD */
  30:Core/Src/stm32f1xx_it.c **** 
  31:Core/Src/stm32f1xx_it.c **** /* USER CODE END TD */
  32:Core/Src/stm32f1xx_it.c **** 
ARM GAS  /tmp/cciUpQga.s 			page 2


  33:Core/Src/stm32f1xx_it.c **** /* Private define ------------------------------------------------------------*/
  34:Core/Src/stm32f1xx_it.c **** /* USER CODE BEGIN PD */
  35:Core/Src/stm32f1xx_it.c **** 
  36:Core/Src/stm32f1xx_it.c **** /* USER CODE END PD */
  37:Core/Src/stm32f1xx_it.c **** 
  38:Core/Src/stm32f1xx_it.c **** /* Private macro -------------------------------------------------------------*/
  39:Core/Src/stm32f1xx_it.c **** /* USER CODE BEGIN PM */
  40:Core/Src/stm32f1xx_it.c **** 
  41:Core/Src/stm32f1xx_it.c **** /* USER CODE END PM */
  42:Core/Src/stm32f1xx_it.c **** 
  43:Core/Src/stm32f1xx_it.c **** /* Private variables ---------------------------------------------------------*/
  44:Core/Src/stm32f1xx_it.c **** /* USER CODE BEGIN PV */
  45:Core/Src/stm32f1xx_it.c **** 
  46:Core/Src/stm32f1xx_it.c **** /* USER CODE END PV */
  47:Core/Src/stm32f1xx_it.c **** 
  48:Core/Src/stm32f1xx_it.c **** /* Private function prototypes -----------------------------------------------*/
  49:Core/Src/stm32f1xx_it.c **** /* USER CODE BEGIN PFP */
  50:Core/Src/stm32f1xx_it.c **** 
  51:Core/Src/stm32f1xx_it.c **** /* USER CODE END PFP */
  52:Core/Src/stm32f1xx_it.c **** 
  53:Core/Src/stm32f1xx_it.c **** /* Private user code ---------------------------------------------------------*/
  54:Core/Src/stm32f1xx_it.c **** /* USER CODE BEGIN 0 */
  55:Core/Src/stm32f1xx_it.c **** 
  56:Core/Src/stm32f1xx_it.c **** /* USER CODE END 0 */
  57:Core/Src/stm32f1xx_it.c **** 
  58:Core/Src/stm32f1xx_it.c **** /* External variables --------------------------------------------------------*/
  59:Core/Src/stm32f1xx_it.c **** 
  60:Core/Src/stm32f1xx_it.c **** /* USER CODE BEGIN EV */
  61:Core/Src/stm32f1xx_it.c **** 
  62:Core/Src/stm32f1xx_it.c **** /* USER CODE END EV */
  63:Core/Src/stm32f1xx_it.c **** 
  64:Core/Src/stm32f1xx_it.c **** /******************************************************************************/
  65:Core/Src/stm32f1xx_it.c **** /*           Cortex-M3 Processor Interruption and Exception Handlers          */
  66:Core/Src/stm32f1xx_it.c **** /******************************************************************************/
  67:Core/Src/stm32f1xx_it.c **** /**
  68:Core/Src/stm32f1xx_it.c ****   * @brief This function handles Non maskable interrupt.
  69:Core/Src/stm32f1xx_it.c ****   */
  70:Core/Src/stm32f1xx_it.c **** void NMI_Handler(void)
  71:Core/Src/stm32f1xx_it.c **** {
  27              		.loc 1 71 1 view -0
  28              		.cfi_startproc
  29              		@ Volatile: function does not return.
  30              		@ args = 0, pretend = 0, frame = 0
  31              		@ frame_needed = 0, uses_anonymous_args = 0
  32              		@ link register save eliminated.
  33              	.L2:
  72:Core/Src/stm32f1xx_it.c ****   /* USER CODE BEGIN NonMaskableInt_IRQn 0 */
  73:Core/Src/stm32f1xx_it.c **** 
  74:Core/Src/stm32f1xx_it.c ****   /* USER CODE END NonMaskableInt_IRQn 0 */
  75:Core/Src/stm32f1xx_it.c ****   /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  76:Core/Src/stm32f1xx_it.c ****   while (1)
  34              		.loc 1 76 3 discriminator 1 view .LVU1
  77:Core/Src/stm32f1xx_it.c ****   {
  78:Core/Src/stm32f1xx_it.c ****   }
  35              		.loc 1 78 3 discriminator 1 view .LVU2
  76:Core/Src/stm32f1xx_it.c ****   {
  36              		.loc 1 76 9 discriminator 1 view .LVU3
ARM GAS  /tmp/cciUpQga.s 			page 3


  37 0000 FEE7     		b	.L2
  38              		.cfi_endproc
  39              	.LFE65:
  41              		.section	.text.HardFault_Handler,"ax",%progbits
  42              		.align	1
  43              		.global	HardFault_Handler
  44              		.syntax unified
  45              		.thumb
  46              		.thumb_func
  48              	HardFault_Handler:
  49              	.LFB66:
  79:Core/Src/stm32f1xx_it.c ****   /* USER CODE END NonMaskableInt_IRQn 1 */
  80:Core/Src/stm32f1xx_it.c **** }
  81:Core/Src/stm32f1xx_it.c **** 
  82:Core/Src/stm32f1xx_it.c **** /**
  83:Core/Src/stm32f1xx_it.c ****   * @brief This function handles Hard fault interrupt.
  84:Core/Src/stm32f1xx_it.c ****   */
  85:Core/Src/stm32f1xx_it.c **** void HardFault_Handler(void)
  86:Core/Src/stm32f1xx_it.c **** {
  50              		.loc 1 86 1 view -0
  51              		.cfi_startproc
  52              		@ Volatile: function does not return.
  53              		@ args = 0, pretend = 0, frame = 0
  54              		@ frame_needed = 0, uses_anonymous_args = 0
  55              		@ link register save eliminated.
  56              	.L4:
  87:Core/Src/stm32f1xx_it.c ****   /* USER CODE BEGIN HardFault_IRQn 0 */
  88:Core/Src/stm32f1xx_it.c **** 
  89:Core/Src/stm32f1xx_it.c ****   /* USER CODE END HardFault_IRQn 0 */
  90:Core/Src/stm32f1xx_it.c ****   while (1)
  57              		.loc 1 90 3 discriminator 1 view .LVU5
  91:Core/Src/stm32f1xx_it.c ****   {
  92:Core/Src/stm32f1xx_it.c ****     /* USER CODE BEGIN W1_HardFau>
  93:Core/Src/stm32f1xx_it.c ****   {
  94:Core/Src/stm32f1xx_it.c ****     /* USER CODE BEGIN W1_MemoryManagement_IRQn 0 */
  95:Core/Src/stm32f1xx_it.c ****     /* USER CODE END W1_MemoryManagement_IRQn 0 */
  96:Core/Src/stm32f1xx_it.c ****   }
  58              		.loc 1 96 3 discriminator 1 view .LVU6
  90:Core/Src/stm32f1xx_it.c ****   {
  59              		.loc 1 90 9 discriminator 1 view .LVU7
  60 0000 FEE7     		b	.L4
  61              		.cfi_endproc
  62              	.LFE66:
  64              		.section	.text.BusFault_Handler,"ax",%progbits
  65              		.align	1
  66              		.global	BusFault_Handler
  67              		.syntax unified
  68              		.thumb
  69              		.thumb_func
  71              	BusFault_Handler:
  72              	.LFB67:
  97:Core/Src/stm32f1xx_it.c **** }
  98:Core/Src/stm32f1xx_it.c **** 
  99:Core/Src/stm32f1xx_it.c **** /**
 100:Core/Src/stm32f1xx_it.c ****   * @brief This function handles Prefetch fault, memory access fault.
 101:Core/Src/stm32f1xx_it.c ****   */
 102:Core/Src/stm32f1xx_it.c **** void BusFault_Handler(void)
ARM GAS  /tmp/cciUpQga.s 			page 4


 103:Core/Src/stm32f1xx_it.c **** {
  73              		.loc 1 103 1 view -0
  74              		.cfi_startproc
  75              		@ Volatile: function does not return.
  76              		@ args = 0, pretend = 0, frame = 0
  77              		@ frame_needed = 0, uses_anonymous_args = 0
  78              		@ link register save eliminated.
  79              	.L6:
 104:Core/Src/stm32f1xx_it.c ****   /* USER CODE BEGIN BusFault_IRQn 0 */
 105:Core/Src/stm32f1xx_it.c **** 
 106:Core/Src/stm32f1xx_it.c ****   /* USER CODE END BusFault_IRQn 0 */
 107:Core/Src/stm32f1xx_it.c ****   while (1)
  80              		.loc 1 107 3 discriminator 1 view .LVU9
 108:Core/Src/stm32f1xx_it.c ****   {
 109:Core/Src/stm32f1xx_it.c ****     /* USER CODE BEGIN W1_BusFault_IRQn 0 */
 110:Core/Src/stm32f1xx_it.c ****     /* USER CODE END W1_BusFault_IRQn 0 */
 111:Core/Src/stm32f1xx_it.c ****   }
  81              		.loc 1 111 3 discriminator 1 view .LVU10
 107:Core/Src/stm32f1xx_it.c ****   {
  82              		.loc 1 107 9 discriminator 1 view .LVU11
  83 0000 FEE7     		b	.L6
  84              		.cfi_endproc
  85              	.LFE67:
  87              		.section	.text.UsageFault_Handler,"ax",%progbits
  88              		.align	1
  89              		.global	UsageFault_Handler
  90              		.syntax unified
  91              		.thumb
  92              		.thumb_func
  94              	UsageFault_Handler:
  95              	.LFB68:
 112:Core/Src/stm32f1xx_it.c **** }
 113:Core/Src/stm32f1xx_it.c **** 
 114:Core/Src/stm32f1xx_it.c **** /**
 115:Core/Src/stm32f1xx_it.c ****   * @brief This function handles Undefined instruction or illegal state.
 116:Core/Src/stm32f1xx_it.c ****   */
 117:Core/Src/stm32f1xx_it.c **** void UsageFault_Handler(void)
 118:Core/Src/stm32f1xx_it.c **** {
  96              		.loc 1 118 1 view -0
  97              		.cfi_startproc
  98              		@ Volatile: function does not return.
  99              		@ args = 0, pretend = 0, frame = 0
 100              		@ frame_needed = 0, uses_anonymous_args = 0
 101              		@ link register save eliminated.
 102              	.L8:
 119:Core/Src/stm32f1xx_it.c ****   /* USER CODE BEGIN UsageFault_IRQn 0 */
 120:Core/Src/stm32f1xx_it.c **** 
 121:Core/Src/stm32f1xx_it.c ****   /* USER CODE END UsageFault_IRQn 0 */
 122:Core/Src/stm32f1xx_it.c ****   while (1)
 103              		.loc 1 122 3 discriminator 1 view .LVU13
 123:Core/Src/stm32f1xx_it.c ****   {
 124:Core/Src/stm32f1xx_it.c ****     /* USER CODE BEGIN W1_UsageFault_IRQn 0 */
 125:Core/Src/stm32f1xx_it.c ****     /* USER CODE END W1_UsageFault_IRQn 0 */
 126:Core/Src/stm32f1xx_it.c ****   }
 104              		.loc 1 126 3 discriminator 1 view .LVU14
 122:Core/Src/stm32f1xx_it.c ****   {
 105              		.loc 1 122 9 discriminator 1 view .LVU15
ARM GAS  /tmp/cciUpQga.s 			page 5


 106 0000 FEE7     		b	.L8
 107              		.cfi_endproc
 108              	.LFE68:
 110              		.section	.text.SVC_Handler,"ax",%progbits
 111              		.align	1
 112              		.global	SVC_Handler
 113              		.syntax unified
 114              		.thumb
 115              		.thumb_func
 117              	SVC_Handler:
 118              	.LFB69:
 127:Core/Src/stm32f1xx_it.c **** }
 128:Core/Src/stm32f1xx_it.c **** 
 129:Core/Src/stm32f1xx_it.c **** /**
 130:Core/Src/stm32f1xx_it.c ****   * @brief This function handles System service call via SWI instruction.
 131:Core/Src/stm32f1xx_it.c ****   */
 132:Core/Src/stm32f1xx_it.c **** void SVC_Handler(void)
 133:Core/Src/stm32f1xx_it.c **** {
 119              		.loc 1 133 1 view -0
 120              		.cfi_startproc
 121              		@ args = 0, pretend = 0, frame = 0
 122              		@ frame_needed = 0, uses_anonymous_args = 0
 123              		@ link register save eliminated.
 134:Core/Src/stm32f1xx_it.c ****   /* USER CODE BEGIN SVCall_IRQn 0 */
 135:Core/Src/stm32f1xx_it.c **** 
 136:Core/Src/stm32f1xx_it.c ****   /* USER CODE END SVCall_IRQn 0 */
 137:Core/Src/stm32f1xx_it.c ****   /* USER CODE BEGIN SVCall_IRQn 1 */
 138:Core/Src/stm32f1xx_it.c **** 
 139:Core/Src/stm32f1xx_it.c ****   /* USER CODE END SVCall_IRQn 1 */
 140:Core/Src/stm32f1xx_it.c **** }
 124              		.loc 1 140 1 view .LVU17
 125 0000 7047     		bx	lr
 126              		.cfi_endproc
 127              	.LFE69:
 129              		.section	.text.DebugMon_Handler,"ax",%progbits
 130              		.align	1
 131              		.global	DebugMon_Handler
 132              		.syntax unified
 133              		.thumb
 134              		.thumb_func
 136              	DebugMon_Handler:
 137              	.LFB70:
 141:Core/Src/stm32f1xx_it.c **** 
 142:Core/Src/stm32f1xx_it.c **** /**
 143:Core/Src/stm32f1xx_it.c ****   * @brief This function handles Debug monitor.
 144:Core/Src/stm32f1xx_it.c ****   */
 145:Core/Src/stm32f1xx_it.c **** void DebugMon_Handler(void)
 146:Core/Src/stm32f1xx_it.c **** {
 138              		.loc 1 146 1 view -0
 139              		.cfi_startproc
 140              		@ args = 0, pretend = 0, frame = 0
 141              		@ frame_needed = 0, uses_anonymous_args = 0
 142              		@ link register save eliminated.
 147:Core/Src/stm32f1xx_it.c ****   /* USER CODE BEGIN DebugMonitor_IRQn 0 */
 148:Core/Src/stm32f1xx_it.c **** 
 149:Core/Src/stm32f1xx_it.c ****   /* USER CODE END DebugMonitor_IRQn 0 */
 150:Core/Src/stm32f1xx_it.c ****   /* USER CODE BEGIN DebugMonitor_IRQn 1 */
ARM GAS  /tmp/cciUpQga.s 			page 6


 151:Core/Src/stm32f1xx_it.c **** 
 152:Core/Src/stm32f1xx_it.c ****   /* USER CODE END DebugMonitor_IRQn 1 */
 153:Core/Src/stm32f1xx_it.c **** }
 143              		.loc 1 153 1 view .LVU19
 144 0000 7047     		bx	lr
 145              		.cfi_endproc
 146              	.LFE70:
 148              		.section	.text.PendSV_Handler,"ax",%progbits
 149              		.align	1
 150              		.global	PendSV_Handler
 151              		.syntax unified
 152              		.thumb
 153              		.thumb_func
 155              	PendSV_Handler:
 156              	.LFB71:
 154:Core/Src/stm32f1xx_it.c **** 
 155:Core/Src/stm32f1xx_it.c **** /**
 156:Core/Src/stm32f1xx_it.c ****   * @brief This function handles Pendable request for system service.
 157:Core/Src/stm32f1xx_it.c ****   */
 158:Core/Src/stm32f1xx_it.c **** void PendSV_Handler(void)
 159:Core/Src/stm32f1xx_it.c **** {
 157              		.loc 1 159 1 view -0
 158              		.cfi_startproc
 159              		@ args = 0, pretend = 0, frame = 0
 160              		@ frame_needed = 0, uses_anonymous_args = 0
 161              		@ link register save eliminated.
 160:Core/Src/stm32f1xx_it.c ****   /* USER CODE BEGIN PendSV_IRQn 0 */
 161:Core/Src/stm32f1xx_it.c **** 
 162:Core/Src/stm32f1xx_it.c ****   /* USER CODE END PendSV_IRQn 0 */
 163:Core/Src/stm32f1xx_it.c ****   /* USER CODE BEGIN PendSV_IRQn 1 */
 164:Core/Src/stm32f1xx_it.c **** 
 165:Core/Src/stm32f1xx_it.c ****   /* USER CODE END PendSV_IRQn 1 */
 166:Core/Src/stm32f1xx_it.c **** }
 162              		.loc 1 166 1 view .LVU21
 163 0000 7047     		bx	lr
 164              		.cfi_endproc
 165              	.LFE71:
 167              		.text
 168              	.Letext0:
ARM GAS  /tmp/cciUpQga.s 			page 7


DEFINED SYMBOLS
                            *ABS*:0000000000000000 stm32f1xx_it.c
     /tmp/cciUpQga.s:18     .text.NMI_Handler:0000000000000000 $t
     /tmp/cciUpQga.s:24     .text.NMI_Handler:0000000000000000 NMI_Handler
     /tmp/cciUpQga.s:42     .text.HardFault_Handler:0000000000000000 $t
     /tmp/cciUpQga.s:48     .text.HardFault_Handler:0000000000000000 HardFault_Handler
     /tmp/cciUpQga.s:65     .text.BusFault_Handler:0000000000000000 $t
     /tmp/cciUpQga.s:71     .text.BusFault_Handler:0000000000000000 BusFault_Handler
     /tmp/cciUpQga.s:88     .text.UsageFault_Handler:0000000000000000 $t
     /tmp/cciUpQga.s:94     .text.UsageFault_Handler:0000000000000000 UsageFault_Handler
     /tmp/cciUpQga.s:111    .text.SVC_Handler:0000000000000000 $t
     /tmp/cciUpQga.s:117    .text.SVC_Handler:0000000000000000 SVC_Handler
     /tmp/cciUpQga.s:130    .text.DebugMon_Handler:0000000000000000 $t
     /tmp/cciUpQga.s:136    .text.DebugMon_Handler:0000000000000000 DebugMon_Handler
     /tmp/cciUpQga.s:149    .text.PendSV_Handler:0000000000000000 $t
     /tmp/cciUpQga.s:155    .text.PendSV_Handler:0000000000000000 PendSV_Handler

NO UNDEFINED SYMBOLS
