{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jul 11 14:33:31 2011 " "Info: Processing started: Mon Jul 11 14:33:31 2011" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off Fechadura -c Fechadura --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Fechadura -c Fechadura --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "Fechadura.vhd" "" { Text "E:/UFPEL/Circuitos Digitais 2/Projetos/CD2_Proj_fechadura/Fechadura.vhd" 8 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "btn0 " "Info: Assuming node \"btn0\" is an undefined clock" {  } { { "Fechadura.vhd" "" { Text "E:/UFPEL/Circuitos Digitais 2/Projetos/CD2_Proj_fechadura/Fechadura.vhd" 8 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "btn0" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "3 " "Warning: Found 3 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "Controle:ct1\|CLK_1HZ " "Info: Detected ripple clock \"Controle:ct1\|CLK_1HZ\" as buffer" {  } { { "Controle.vhd" "" { Text "E:/UFPEL/Circuitos Digitais 2/Projetos/CD2_Proj_fechadura/Controle.vhd" 19 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Controle:ct1\|CLK_1HZ" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Operativa:op1\|CLK_5HZ " "Info: Detected ripple clock \"Operativa:op1\|CLK_5HZ\" as buffer" {  } { { "Operativa.vhd" "" { Text "E:/UFPEL/Circuitos Digitais 2/Projetos/CD2_Proj_fechadura/Operativa.vhd" 33 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Operativa:op1\|CLK_5HZ" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "divisor:div\|cout " "Info: Detected ripple clock \"divisor:div\|cout\" as buffer" {  } { { "divisor.vhd" "" { Text "E:/UFPEL/Circuitos Digitais 2/Projetos/CD2_Proj_fechadura/divisor.vhd" 9 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor:div\|cout" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register DBase:dados\|R3\[1\] register DBase:dados\|n2\[1\] 188.18 MHz 5.314 ns Internal " "Info: Clock \"clk\" has Internal fmax of 188.18 MHz between source register \"DBase:dados\|R3\[1\]\" and destination register \"DBase:dados\|n2\[1\]\" (period= 5.314 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.103 ns + Longest register register " "Info: + Longest register to register delay is 5.103 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns DBase:dados\|R3\[1\] 1 REG LCFF_X36_Y34_N19 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X36_Y34_N19; Fanout = 2; REG Node = 'DBase:dados\|R3\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DBase:dados|R3[1] } "NODE_NAME" } } { "DBase.vhd" "" { Text "E:/UFPEL/Circuitos Digitais 2/Projetos/CD2_Proj_fechadura/DBase.vhd" 137 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.003 ns) + CELL(0.371 ns) 1.374 ns DBase:dados\|Equal3~0 2 COMB LCCOMB_X38_Y33_N4 3 " "Info: 2: + IC(1.003 ns) + CELL(0.371 ns) = 1.374 ns; Loc. = LCCOMB_X38_Y33_N4; Fanout = 3; COMB Node = 'DBase:dados\|Equal3~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.374 ns" { DBase:dados|R3[1] DBase:dados|Equal3~0 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1805 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.932 ns) + CELL(0.150 ns) 2.456 ns DBase:dados\|n0~0 3 COMB LCCOMB_X34_Y34_N24 5 " "Info: 3: + IC(0.932 ns) + CELL(0.150 ns) = 2.456 ns; Loc. = LCCOMB_X34_Y34_N24; Fanout = 5; COMB Node = 'DBase:dados\|n0~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.082 ns" { DBase:dados|Equal3~0 DBase:dados|n0~0 } "NODE_NAME" } } { "DBase.vhd" "" { Text "E:/UFPEL/Circuitos Digitais 2/Projetos/CD2_Proj_fechadura/DBase.vhd" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.755 ns) + CELL(0.150 ns) 3.361 ns DBase:dados\|n0\[1\]~4 4 COMB LCCOMB_X35_Y33_N2 1 " "Info: 4: + IC(0.755 ns) + CELL(0.150 ns) = 3.361 ns; Loc. = LCCOMB_X35_Y33_N2; Fanout = 1; COMB Node = 'DBase:dados\|n0\[1\]~4'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.905 ns" { DBase:dados|n0~0 DBase:dados|n0[1]~4 } "NODE_NAME" } } { "DBase.vhd" "" { Text "E:/UFPEL/Circuitos Digitais 2/Projetos/CD2_Proj_fechadura/DBase.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.251 ns) + CELL(0.150 ns) 3.762 ns DBase:dados\|n0\[1\]~5 5 COMB LCCOMB_X35_Y33_N4 8 " "Info: 5: + IC(0.251 ns) + CELL(0.150 ns) = 3.762 ns; Loc. = LCCOMB_X35_Y33_N4; Fanout = 8; COMB Node = 'DBase:dados\|n0\[1\]~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.401 ns" { DBase:dados|n0[1]~4 DBase:dados|n0[1]~5 } "NODE_NAME" } } { "DBase.vhd" "" { Text "E:/UFPEL/Circuitos Digitais 2/Projetos/CD2_Proj_fechadura/DBase.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.681 ns) + CELL(0.660 ns) 5.103 ns DBase:dados\|n2\[1\] 6 REG LCFF_X38_Y33_N17 15 " "Info: 6: + IC(0.681 ns) + CELL(0.660 ns) = 5.103 ns; Loc. = LCFF_X38_Y33_N17; Fanout = 15; REG Node = 'DBase:dados\|n2\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.341 ns" { DBase:dados|n0[1]~5 DBase:dados|n2[1] } "NODE_NAME" } } { "DBase.vhd" "" { Text "E:/UFPEL/Circuitos Digitais 2/Projetos/CD2_Proj_fechadura/DBase.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.481 ns ( 29.02 % ) " "Info: Total cell delay = 1.481 ns ( 29.02 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.622 ns ( 70.98 % ) " "Info: Total interconnect delay = 3.622 ns ( 70.98 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.103 ns" { DBase:dados|R3[1] DBase:dados|Equal3~0 DBase:dados|n0~0 DBase:dados|n0[1]~4 DBase:dados|n0[1]~5 DBase:dados|n2[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.103 ns" { DBase:dados|R3[1] {} DBase:dados|Equal3~0 {} DBase:dados|n0~0 {} DBase:dados|n0[1]~4 {} DBase:dados|n0[1]~5 {} DBase:dados|n2[1] {} } { 0.000ns 1.003ns 0.932ns 0.755ns 0.251ns 0.681ns } { 0.000ns 0.371ns 0.150ns 0.150ns 0.150ns 0.660ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.003 ns - Smallest " "Info: - Smallest clock skew is 0.003 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 7.549 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 7.549 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Fechadura.vhd" "" { Text "E:/UFPEL/Circuitos Digitais 2/Projetos/CD2_Proj_fechadura/Fechadura.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.411 ns) + CELL(0.787 ns) 3.197 ns divisor:div\|cout 2 REG LCFF_X36_Y18_N3 3 " "Info: 2: + IC(1.411 ns) + CELL(0.787 ns) = 3.197 ns; Loc. = LCFF_X36_Y18_N3; Fanout = 3; REG Node = 'divisor:div\|cout'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.198 ns" { clk divisor:div|cout } "NODE_NAME" } } { "divisor.vhd" "" { Text "E:/UFPEL/Circuitos Digitais 2/Projetos/CD2_Proj_fechadura/divisor.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.803 ns) + CELL(0.000 ns) 6.000 ns divisor:div\|cout~clkctrl 3 COMB CLKCTRL_G10 285 " "Info: 3: + IC(2.803 ns) + CELL(0.000 ns) = 6.000 ns; Loc. = CLKCTRL_G10; Fanout = 285; COMB Node = 'divisor:div\|cout~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.803 ns" { divisor:div|cout divisor:div|cout~clkctrl } "NODE_NAME" } } { "divisor.vhd" "" { Text "E:/UFPEL/Circuitos Digitais 2/Projetos/CD2_Proj_fechadura/divisor.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.012 ns) + CELL(0.537 ns) 7.549 ns DBase:dados\|n2\[1\] 4 REG LCFF_X38_Y33_N17 15 " "Info: 4: + IC(1.012 ns) + CELL(0.537 ns) = 7.549 ns; Loc. = LCFF_X38_Y33_N17; Fanout = 15; REG Node = 'DBase:dados\|n2\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.549 ns" { divisor:div|cout~clkctrl DBase:dados|n2[1] } "NODE_NAME" } } { "DBase.vhd" "" { Text "E:/UFPEL/Circuitos Digitais 2/Projetos/CD2_Proj_fechadura/DBase.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.323 ns ( 30.77 % ) " "Info: Total cell delay = 2.323 ns ( 30.77 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.226 ns ( 69.23 % ) " "Info: Total interconnect delay = 5.226 ns ( 69.23 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.549 ns" { clk divisor:div|cout divisor:div|cout~clkctrl DBase:dados|n2[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.549 ns" { clk {} clk~combout {} divisor:div|cout {} divisor:div|cout~clkctrl {} DBase:dados|n2[1] {} } { 0.000ns 0.000ns 1.411ns 2.803ns 1.012ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 7.546 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 7.546 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Fechadura.vhd" "" { Text "E:/UFPEL/Circuitos Digitais 2/Projetos/CD2_Proj_fechadura/Fechadura.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.411 ns) + CELL(0.787 ns) 3.197 ns divisor:div\|cout 2 REG LCFF_X36_Y18_N3 3 " "Info: 2: + IC(1.411 ns) + CELL(0.787 ns) = 3.197 ns; Loc. = LCFF_X36_Y18_N3; Fanout = 3; REG Node = 'divisor:div\|cout'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.198 ns" { clk divisor:div|cout } "NODE_NAME" } } { "divisor.vhd" "" { Text "E:/UFPEL/Circuitos Digitais 2/Projetos/CD2_Proj_fechadura/divisor.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.803 ns) + CELL(0.000 ns) 6.000 ns divisor:div\|cout~clkctrl 3 COMB CLKCTRL_G10 285 " "Info: 3: + IC(2.803 ns) + CELL(0.000 ns) = 6.000 ns; Loc. = CLKCTRL_G10; Fanout = 285; COMB Node = 'divisor:div\|cout~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.803 ns" { divisor:div|cout divisor:div|cout~clkctrl } "NODE_NAME" } } { "divisor.vhd" "" { Text "E:/UFPEL/Circuitos Digitais 2/Projetos/CD2_Proj_fechadura/divisor.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.009 ns) + CELL(0.537 ns) 7.546 ns DBase:dados\|R3\[1\] 4 REG LCFF_X36_Y34_N19 2 " "Info: 4: + IC(1.009 ns) + CELL(0.537 ns) = 7.546 ns; Loc. = LCFF_X36_Y34_N19; Fanout = 2; REG Node = 'DBase:dados\|R3\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.546 ns" { divisor:div|cout~clkctrl DBase:dados|R3[1] } "NODE_NAME" } } { "DBase.vhd" "" { Text "E:/UFPEL/Circuitos Digitais 2/Projetos/CD2_Proj_fechadura/DBase.vhd" 137 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.323 ns ( 30.78 % ) " "Info: Total cell delay = 2.323 ns ( 30.78 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.223 ns ( 69.22 % ) " "Info: Total interconnect delay = 5.223 ns ( 69.22 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.546 ns" { clk divisor:div|cout divisor:div|cout~clkctrl DBase:dados|R3[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.546 ns" { clk {} clk~combout {} divisor:div|cout {} divisor:div|cout~clkctrl {} DBase:dados|R3[1] {} } { 0.000ns 0.000ns 1.411ns 2.803ns 1.009ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.549 ns" { clk divisor:div|cout divisor:div|cout~clkctrl DBase:dados|n2[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.549 ns" { clk {} clk~combout {} divisor:div|cout {} divisor:div|cout~clkctrl {} DBase:dados|n2[1] {} } { 0.000ns 0.000ns 1.411ns 2.803ns 1.012ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.546 ns" { clk divisor:div|cout divisor:div|cout~clkctrl DBase:dados|R3[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.546 ns" { clk {} clk~combout {} divisor:div|cout {} divisor:div|cout~clkctrl {} DBase:dados|R3[1] {} } { 0.000ns 0.000ns 1.411ns 2.803ns 1.009ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "DBase.vhd" "" { Text "E:/UFPEL/Circuitos Digitais 2/Projetos/CD2_Proj_fechadura/DBase.vhd" 137 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "DBase.vhd" "" { Text "E:/UFPEL/Circuitos Digitais 2/Projetos/CD2_Proj_fechadura/DBase.vhd" 36 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.103 ns" { DBase:dados|R3[1] DBase:dados|Equal3~0 DBase:dados|n0~0 DBase:dados|n0[1]~4 DBase:dados|n0[1]~5 DBase:dados|n2[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.103 ns" { DBase:dados|R3[1] {} DBase:dados|Equal3~0 {} DBase:dados|n0~0 {} DBase:dados|n0[1]~4 {} DBase:dados|n0[1]~5 {} DBase:dados|n2[1] {} } { 0.000ns 1.003ns 0.932ns 0.755ns 0.251ns 0.681ns } { 0.000ns 0.371ns 0.150ns 0.150ns 0.150ns 0.660ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.549 ns" { clk divisor:div|cout divisor:div|cout~clkctrl DBase:dados|n2[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.549 ns" { clk {} clk~combout {} divisor:div|cout {} divisor:div|cout~clkctrl {} DBase:dados|n2[1] {} } { 0.000ns 0.000ns 1.411ns 2.803ns 1.012ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.546 ns" { clk divisor:div|cout divisor:div|cout~clkctrl DBase:dados|R3[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.546 ns" { clk {} clk~combout {} divisor:div|cout {} divisor:div|cout~clkctrl {} DBase:dados|R3[1] {} } { 0.000ns 0.000ns 1.411ns 2.803ns 1.009ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "btn0 " "Info: No valid register-to-register data paths exist for clock \"btn0\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "divisor:div\|CLK_COUNT_400HZ\[7\] reset clk 5.926 ns register " "Info: tsu for register \"divisor:div\|CLK_COUNT_400HZ\[7\]\" (data pin = \"reset\", clock pin = \"clk\") is 5.926 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.638 ns + Longest pin register " "Info: + Longest pin to register delay is 8.638 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.862 ns) 0.862 ns reset 1 PIN PIN_W26 13 " "Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_W26; Fanout = 13; PIN Node = 'reset'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "Fechadura.vhd" "" { Text "E:/UFPEL/Circuitos Digitais 2/Projetos/CD2_Proj_fechadura/Fechadura.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.280 ns) + CELL(0.275 ns) 7.417 ns divisor:div\|CLK_COUNT_400HZ\[8\]~50 2 COMB LCCOMB_X37_Y18_N22 20 " "Info: 2: + IC(6.280 ns) + CELL(0.275 ns) = 7.417 ns; Loc. = LCCOMB_X37_Y18_N22; Fanout = 20; COMB Node = 'divisor:div\|CLK_COUNT_400HZ\[8\]~50'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.555 ns" { reset divisor:div|CLK_COUNT_400HZ[8]~50 } "NODE_NAME" } } { "divisor.vhd" "" { Text "E:/UFPEL/Circuitos Digitais 2/Projetos/CD2_Proj_fechadura/divisor.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.711 ns) + CELL(0.510 ns) 8.638 ns divisor:div\|CLK_COUNT_400HZ\[7\] 3 REG LCFF_X37_Y19_N27 3 " "Info: 3: + IC(0.711 ns) + CELL(0.510 ns) = 8.638 ns; Loc. = LCFF_X37_Y19_N27; Fanout = 3; REG Node = 'divisor:div\|CLK_COUNT_400HZ\[7\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.221 ns" { divisor:div|CLK_COUNT_400HZ[8]~50 divisor:div|CLK_COUNT_400HZ[7] } "NODE_NAME" } } { "divisor.vhd" "" { Text "E:/UFPEL/Circuitos Digitais 2/Projetos/CD2_Proj_fechadura/divisor.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.647 ns ( 19.07 % ) " "Info: Total cell delay = 1.647 ns ( 19.07 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.991 ns ( 80.93 % ) " "Info: Total interconnect delay = 6.991 ns ( 80.93 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.638 ns" { reset divisor:div|CLK_COUNT_400HZ[8]~50 divisor:div|CLK_COUNT_400HZ[7] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.638 ns" { reset {} reset~combout {} divisor:div|CLK_COUNT_400HZ[8]~50 {} divisor:div|CLK_COUNT_400HZ[7] {} } { 0.000ns 0.000ns 6.280ns 0.711ns } { 0.000ns 0.862ns 0.275ns 0.510ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "divisor.vhd" "" { Text "E:/UFPEL/Circuitos Digitais 2/Projetos/CD2_Proj_fechadura/divisor.vhd" 36 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.676 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 2.676 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Fechadura.vhd" "" { Text "E:/UFPEL/Circuitos Digitais 2/Projetos/CD2_Proj_fechadura/Fechadura.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clk~clkctrl 2 COMB CLKCTRL_G2 21 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 21; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { clk clk~clkctrl } "NODE_NAME" } } { "Fechadura.vhd" "" { Text "E:/UFPEL/Circuitos Digitais 2/Projetos/CD2_Proj_fechadura/Fechadura.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.022 ns) + CELL(0.537 ns) 2.676 ns divisor:div\|CLK_COUNT_400HZ\[7\] 3 REG LCFF_X37_Y19_N27 3 " "Info: 3: + IC(1.022 ns) + CELL(0.537 ns) = 2.676 ns; Loc. = LCFF_X37_Y19_N27; Fanout = 3; REG Node = 'divisor:div\|CLK_COUNT_400HZ\[7\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.559 ns" { clk~clkctrl divisor:div|CLK_COUNT_400HZ[7] } "NODE_NAME" } } { "divisor.vhd" "" { Text "E:/UFPEL/Circuitos Digitais 2/Projetos/CD2_Proj_fechadura/divisor.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.40 % ) " "Info: Total cell delay = 1.536 ns ( 57.40 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.140 ns ( 42.60 % ) " "Info: Total interconnect delay = 1.140 ns ( 42.60 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.676 ns" { clk clk~clkctrl divisor:div|CLK_COUNT_400HZ[7] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.676 ns" { clk {} clk~combout {} clk~clkctrl {} divisor:div|CLK_COUNT_400HZ[7] {} } { 0.000ns 0.000ns 0.118ns 1.022ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.638 ns" { reset divisor:div|CLK_COUNT_400HZ[8]~50 divisor:div|CLK_COUNT_400HZ[7] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.638 ns" { reset {} reset~combout {} divisor:div|CLK_COUNT_400HZ[8]~50 {} divisor:div|CLK_COUNT_400HZ[7] {} } { 0.000ns 0.000ns 6.280ns 0.711ns } { 0.000ns 0.862ns 0.275ns 0.510ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.676 ns" { clk clk~clkctrl divisor:div|CLK_COUNT_400HZ[7] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.676 ns" { clk {} clk~combout {} clk~clkctrl {} divisor:div|CLK_COUNT_400HZ[7] {} } { 0.000ns 0.000ns 0.118ns 1.022ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk ld1 Controle:ct1\|ld1 14.794 ns register " "Info: tco from clock \"clk\" to destination pin \"ld1\" through register \"Controle:ct1\|ld1\" is 14.794 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 8.253 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 8.253 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Fechadura.vhd" "" { Text "E:/UFPEL/Circuitos Digitais 2/Projetos/CD2_Proj_fechadura/Fechadura.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.411 ns) + CELL(0.787 ns) 3.197 ns divisor:div\|cout 2 REG LCFF_X36_Y18_N3 3 " "Info: 2: + IC(1.411 ns) + CELL(0.787 ns) = 3.197 ns; Loc. = LCFF_X36_Y18_N3; Fanout = 3; REG Node = 'divisor:div\|cout'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.198 ns" { clk divisor:div|cout } "NODE_NAME" } } { "divisor.vhd" "" { Text "E:/UFPEL/Circuitos Digitais 2/Projetos/CD2_Proj_fechadura/divisor.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.399 ns) + CELL(0.787 ns) 5.383 ns Controle:ct1\|CLK_1HZ 3 REG LCFF_X35_Y30_N3 2 " "Info: 3: + IC(1.399 ns) + CELL(0.787 ns) = 5.383 ns; Loc. = LCFF_X35_Y30_N3; Fanout = 2; REG Node = 'Controle:ct1\|CLK_1HZ'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.186 ns" { divisor:div|cout Controle:ct1|CLK_1HZ } "NODE_NAME" } } { "Controle.vhd" "" { Text "E:/UFPEL/Circuitos Digitais 2/Projetos/CD2_Proj_fechadura/Controle.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.323 ns) + CELL(0.000 ns) 6.706 ns Controle:ct1\|CLK_1HZ~clkctrl 4 COMB CLKCTRL_G11 14 " "Info: 4: + IC(1.323 ns) + CELL(0.000 ns) = 6.706 ns; Loc. = CLKCTRL_G11; Fanout = 14; COMB Node = 'Controle:ct1\|CLK_1HZ~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.323 ns" { Controle:ct1|CLK_1HZ Controle:ct1|CLK_1HZ~clkctrl } "NODE_NAME" } } { "Controle.vhd" "" { Text "E:/UFPEL/Circuitos Digitais 2/Projetos/CD2_Proj_fechadura/Controle.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.010 ns) + CELL(0.537 ns) 8.253 ns Controle:ct1\|ld1 5 REG LCFF_X44_Y31_N27 1 " "Info: 5: + IC(1.010 ns) + CELL(0.537 ns) = 8.253 ns; Loc. = LCFF_X44_Y31_N27; Fanout = 1; REG Node = 'Controle:ct1\|ld1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.547 ns" { Controle:ct1|CLK_1HZ~clkctrl Controle:ct1|ld1 } "NODE_NAME" } } { "Controle.vhd" "" { Text "E:/UFPEL/Circuitos Digitais 2/Projetos/CD2_Proj_fechadura/Controle.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.110 ns ( 37.68 % ) " "Info: Total cell delay = 3.110 ns ( 37.68 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.143 ns ( 62.32 % ) " "Info: Total interconnect delay = 5.143 ns ( 62.32 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.253 ns" { clk divisor:div|cout Controle:ct1|CLK_1HZ Controle:ct1|CLK_1HZ~clkctrl Controle:ct1|ld1 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.253 ns" { clk {} clk~combout {} divisor:div|cout {} Controle:ct1|CLK_1HZ {} Controle:ct1|CLK_1HZ~clkctrl {} Controle:ct1|ld1 {} } { 0.000ns 0.000ns 1.411ns 1.399ns 1.323ns 1.010ns } { 0.000ns 0.999ns 0.787ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "Controle.vhd" "" { Text "E:/UFPEL/Circuitos Digitais 2/Projetos/CD2_Proj_fechadura/Controle.vhd" 9 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.291 ns + Longest register pin " "Info: + Longest register to pin delay is 6.291 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Controle:ct1\|ld1 1 REG LCFF_X44_Y31_N27 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X44_Y31_N27; Fanout = 1; REG Node = 'Controle:ct1\|ld1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Controle:ct1|ld1 } "NODE_NAME" } } { "Controle.vhd" "" { Text "E:/UFPEL/Circuitos Digitais 2/Projetos/CD2_Proj_fechadura/Controle.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.473 ns) + CELL(2.818 ns) 6.291 ns ld1 2 PIN PIN_AF23 0 " "Info: 2: + IC(3.473 ns) + CELL(2.818 ns) = 6.291 ns; Loc. = PIN_AF23; Fanout = 0; PIN Node = 'ld1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.291 ns" { Controle:ct1|ld1 ld1 } "NODE_NAME" } } { "Fechadura.vhd" "" { Text "E:/UFPEL/Circuitos Digitais 2/Projetos/CD2_Proj_fechadura/Fechadura.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.818 ns ( 44.79 % ) " "Info: Total cell delay = 2.818 ns ( 44.79 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.473 ns ( 55.21 % ) " "Info: Total interconnect delay = 3.473 ns ( 55.21 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.291 ns" { Controle:ct1|ld1 ld1 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.291 ns" { Controle:ct1|ld1 {} ld1 {} } { 0.000ns 3.473ns } { 0.000ns 2.818ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.253 ns" { clk divisor:div|cout Controle:ct1|CLK_1HZ Controle:ct1|CLK_1HZ~clkctrl Controle:ct1|ld1 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.253 ns" { clk {} clk~combout {} divisor:div|cout {} Controle:ct1|CLK_1HZ {} Controle:ct1|CLK_1HZ~clkctrl {} Controle:ct1|ld1 {} } { 0.000ns 0.000ns 1.411ns 1.399ns 1.323ns 1.010ns } { 0.000ns 0.999ns 0.787ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.291 ns" { Controle:ct1|ld1 ld1 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.291 ns" { Controle:ct1|ld1 {} ld1 {} } { 0.000ns 3.473ns } { 0.000ns 2.818ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "reset RESET_LED 9.347 ns Longest " "Info: Longest tpd from source pin \"reset\" to destination pin \"RESET_LED\" is 9.347 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.862 ns) 0.862 ns reset 1 PIN PIN_W26 13 " "Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_W26; Fanout = 13; PIN Node = 'reset'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "Fechadura.vhd" "" { Text "E:/UFPEL/Circuitos Digitais 2/Projetos/CD2_Proj_fechadura/Fechadura.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.667 ns) + CELL(2.818 ns) 9.347 ns RESET_LED 2 PIN PIN_U17 0 " "Info: 2: + IC(5.667 ns) + CELL(2.818 ns) = 9.347 ns; Loc. = PIN_U17; Fanout = 0; PIN Node = 'RESET_LED'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.485 ns" { reset RESET_LED } "NODE_NAME" } } { "Fechadura.vhd" "" { Text "E:/UFPEL/Circuitos Digitais 2/Projetos/CD2_Proj_fechadura/Fechadura.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.680 ns ( 39.37 % ) " "Info: Total cell delay = 3.680 ns ( 39.37 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.667 ns ( 60.63 % ) " "Info: Total interconnect delay = 5.667 ns ( 60.63 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.347 ns" { reset RESET_LED } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "9.347 ns" { reset {} reset~combout {} RESET_LED {} } { 0.000ns 0.000ns 5.667ns } { 0.000ns 0.862ns 2.818ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "Controle:ct1\|estado.nova_senha btn0 clk 1.951 ns register " "Info: th for register \"Controle:ct1\|estado.nova_senha\" (data pin = \"btn0\", clock pin = \"clk\") is 1.951 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 8.253 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 8.253 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Fechadura.vhd" "" { Text "E:/UFPEL/Circuitos Digitais 2/Projetos/CD2_Proj_fechadura/Fechadura.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.411 ns) + CELL(0.787 ns) 3.197 ns divisor:div\|cout 2 REG LCFF_X36_Y18_N3 3 " "Info: 2: + IC(1.411 ns) + CELL(0.787 ns) = 3.197 ns; Loc. = LCFF_X36_Y18_N3; Fanout = 3; REG Node = 'divisor:div\|cout'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.198 ns" { clk divisor:div|cout } "NODE_NAME" } } { "divisor.vhd" "" { Text "E:/UFPEL/Circuitos Digitais 2/Projetos/CD2_Proj_fechadura/divisor.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.399 ns) + CELL(0.787 ns) 5.383 ns Controle:ct1\|CLK_1HZ 3 REG LCFF_X35_Y30_N3 2 " "Info: 3: + IC(1.399 ns) + CELL(0.787 ns) = 5.383 ns; Loc. = LCFF_X35_Y30_N3; Fanout = 2; REG Node = 'Controle:ct1\|CLK_1HZ'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.186 ns" { divisor:div|cout Controle:ct1|CLK_1HZ } "NODE_NAME" } } { "Controle.vhd" "" { Text "E:/UFPEL/Circuitos Digitais 2/Projetos/CD2_Proj_fechadura/Controle.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.323 ns) + CELL(0.000 ns) 6.706 ns Controle:ct1\|CLK_1HZ~clkctrl 4 COMB CLKCTRL_G11 14 " "Info: 4: + IC(1.323 ns) + CELL(0.000 ns) = 6.706 ns; Loc. = CLKCTRL_G11; Fanout = 14; COMB Node = 'Controle:ct1\|CLK_1HZ~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.323 ns" { Controle:ct1|CLK_1HZ Controle:ct1|CLK_1HZ~clkctrl } "NODE_NAME" } } { "Controle.vhd" "" { Text "E:/UFPEL/Circuitos Digitais 2/Projetos/CD2_Proj_fechadura/Controle.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.010 ns) + CELL(0.537 ns) 8.253 ns Controle:ct1\|estado.nova_senha 5 REG LCFF_X44_Y31_N9 3 " "Info: 5: + IC(1.010 ns) + CELL(0.537 ns) = 8.253 ns; Loc. = LCFF_X44_Y31_N9; Fanout = 3; REG Node = 'Controle:ct1\|estado.nova_senha'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.547 ns" { Controle:ct1|CLK_1HZ~clkctrl Controle:ct1|estado.nova_senha } "NODE_NAME" } } { "Controle.vhd" "" { Text "E:/UFPEL/Circuitos Digitais 2/Projetos/CD2_Proj_fechadura/Controle.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.110 ns ( 37.68 % ) " "Info: Total cell delay = 3.110 ns ( 37.68 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.143 ns ( 62.32 % ) " "Info: Total interconnect delay = 5.143 ns ( 62.32 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.253 ns" { clk divisor:div|cout Controle:ct1|CLK_1HZ Controle:ct1|CLK_1HZ~clkctrl Controle:ct1|estado.nova_senha } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.253 ns" { clk {} clk~combout {} divisor:div|cout {} Controle:ct1|CLK_1HZ {} Controle:ct1|CLK_1HZ~clkctrl {} Controle:ct1|estado.nova_senha {} } { 0.000ns 0.000ns 1.411ns 1.399ns 1.323ns 1.010ns } { 0.000ns 0.999ns 0.787ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "Controle.vhd" "" { Text "E:/UFPEL/Circuitos Digitais 2/Projetos/CD2_Proj_fechadura/Controle.vhd" 23 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.568 ns - Shortest pin register " "Info: - Shortest pin to register delay is 6.568 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.862 ns) 0.862 ns btn0 1 CLK PIN_G26 10 " "Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_G26; Fanout = 10; CLK Node = 'btn0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { btn0 } "NODE_NAME" } } { "Fechadura.vhd" "" { Text "E:/UFPEL/Circuitos Digitais 2/Projetos/CD2_Proj_fechadura/Fechadura.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.472 ns) + CELL(0.150 ns) 6.484 ns Controle:ct1\|estado.nova_senha~0 2 COMB LCCOMB_X44_Y31_N8 1 " "Info: 2: + IC(5.472 ns) + CELL(0.150 ns) = 6.484 ns; Loc. = LCCOMB_X44_Y31_N8; Fanout = 1; COMB Node = 'Controle:ct1\|estado.nova_senha~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.622 ns" { btn0 Controle:ct1|estado.nova_senha~0 } "NODE_NAME" } } { "Controle.vhd" "" { Text "E:/UFPEL/Circuitos Digitais 2/Projetos/CD2_Proj_fechadura/Controle.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 6.568 ns Controle:ct1\|estado.nova_senha 3 REG LCFF_X44_Y31_N9 3 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 6.568 ns; Loc. = LCFF_X44_Y31_N9; Fanout = 3; REG Node = 'Controle:ct1\|estado.nova_senha'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { Controle:ct1|estado.nova_senha~0 Controle:ct1|estado.nova_senha } "NODE_NAME" } } { "Controle.vhd" "" { Text "E:/UFPEL/Circuitos Digitais 2/Projetos/CD2_Proj_fechadura/Controle.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.096 ns ( 16.69 % ) " "Info: Total cell delay = 1.096 ns ( 16.69 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.472 ns ( 83.31 % ) " "Info: Total interconnect delay = 5.472 ns ( 83.31 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.568 ns" { btn0 Controle:ct1|estado.nova_senha~0 Controle:ct1|estado.nova_senha } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.568 ns" { btn0 {} btn0~combout {} Controle:ct1|estado.nova_senha~0 {} Controle:ct1|estado.nova_senha {} } { 0.000ns 0.000ns 5.472ns 0.000ns } { 0.000ns 0.862ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.253 ns" { clk divisor:div|cout Controle:ct1|CLK_1HZ Controle:ct1|CLK_1HZ~clkctrl Controle:ct1|estado.nova_senha } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.253 ns" { clk {} clk~combout {} divisor:div|cout {} Controle:ct1|CLK_1HZ {} Controle:ct1|CLK_1HZ~clkctrl {} Controle:ct1|estado.nova_senha {} } { 0.000ns 0.000ns 1.411ns 1.399ns 1.323ns 1.010ns } { 0.000ns 0.999ns 0.787ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.568 ns" { btn0 Controle:ct1|estado.nova_senha~0 Controle:ct1|estado.nova_senha } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.568 ns" { btn0 {} btn0~combout {} Controle:ct1|estado.nova_senha~0 {} Controle:ct1|estado.nova_senha {} } { 0.000ns 0.000ns 5.472ns 0.000ns } { 0.000ns 0.862ns 0.150ns 0.084ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "171 " "Info: Peak virtual memory: 171 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jul 11 14:33:33 2011 " "Info: Processing ended: Mon Jul 11 14:33:33 2011" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
