# ğŸ§  RISC-V 3-Stage Pipelined Processor  
### RTL Design & Simulation using Verilog-HDL

---

## ğŸ“˜ Overview
This project involves designing and simulating a simple **3-stage pipelined RISC-V processor** supporting the **RV32I instruction set**.  
The processor is implemented entirely in **Verilog-HDL** and demonstrates core computer architecture concepts including pipelining, data hazards, stalls, and instruction flow.

The project helps understand:
- RTL-level processor design  
- Pipeline flow  
- Hazard generation and handling  
- Mapping theoretical architecture to hardware  

---

## ğŸ¯ Objectives

- Design a **32-bit RISC-V processor** with a **3-stage pipeline**  
- Implement instruction execution for **RV32I**  
- Handle **data hazards** using forwarding and stalling  
- Test and verify using a Verilog **testbench**  

---

## ğŸ”„ Processor Pipeline (3 Stages)

### 1ï¸âƒ£ Instruction Fetch (IF)
- Fetches instruction from Instruction Memory  
- Updates Program Counter (PC)

### 2ï¸âƒ£ Execute (EX)
- Decodes instruction  
- Performs ALU operations  
- Handles branching  
- Reads register operands  
- Performs load/store operations from Data Memory  

### 3ï¸âƒ£ Write Back (WB)
- Writes the ALU or memory result back to the Register File  

---

## â­ Key Features

### âœ” Data Forwarding  
Prevents unnecessary stalls by forwarding intermediate results.

### âœ” Stall Handling  
Introduces stalls when forwarding is not possible.

### âœ” Branch Handling  
Branch conditions are resolved in EX stage.

### âœ” Modular Architecture  
Each unit is designed as a separate Verilog module.

---

## ğŸ“‚ Project Structure

```
RISC_V_3_Stage_Pipeline/
â”‚
â”œâ”€â”€ Control_Unit/
â”‚   â”œâ”€â”€ control_unit.v
â”‚   â””â”€â”€ decoder.v
â”‚
â”œâ”€â”€ Datapath/
â”‚   â”œâ”€â”€ ALU.v
â”‚   â”œâ”€â”€ register_file.v
â”‚   â”œâ”€â”€ imm_gen.v
â”‚   â”œâ”€â”€ pc.v
â”‚   â”œâ”€â”€ pipeline_registers.v
â”‚   â””â”€â”€ muxes.v
â”‚
â”œâ”€â”€ Instruction_Memory/
â”‚   â”œâ”€â”€ instruction_memory.v
â”‚   â””â”€â”€ program.hex
â”‚
â”œâ”€â”€ Data_Memory/
â”‚   â””â”€â”€ data_memory.v
â”‚
â”œâ”€â”€ Testbench/
â”‚   â”œâ”€â”€ riscv_tb.v
â”‚   â””â”€â”€ wave.do
â”‚
â””â”€â”€ Top_Module/
    â””â”€â”€ riscv_pipeline_top.v
```

---

