$date
	Sat Oct 22 18:43:46 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#204992
b10010 !
1"
#204994
b10010 &
b10010 %
1$
#204995
0"
#204998
b1001 &
b1001 %
#205002
b11100 &
b11100 %
#205006
b1110 &
b1110 %
#205010
b111 &
b111 %
#205014
b10110 &
b10110 %
#205018
b1011 &
b1011 %
#205022
b100010 &
b100010 %
#205026
b10001 &
b10001 %
#205030
b110100 &
b110100 %
#205034
b11010 &
b11010 %
#205038
b1101 &
b1101 %
#205042
b101000 &
b101000 %
#205046
b10100 &
b10100 %
#205050
b1010 &
b1010 %
#205054
b101 &
b101 %
#205058
b10000 &
b10000 %
#205062
b1000 &
b1000 %
#205066
b100 &
b100 %
#205070
b10 &
b10 %
#205074
b1 &
b1 %
1#
#205078
b0 &
0#
b0 %
0$
#1275791
b101 !
1"
#1275794
b101 &
b101 %
1$
#1275795
0"
#1275798
b10000 &
b10000 %
#1275802
b1000 &
b1000 %
#1275806
b100 &
b100 %
#1275810
b10 &
b10 %
#1275814
b1 &
1#
b1 %
#1275818
b0 &
b0 %
0#
0$
#2196912
b1000 !
1"
#2196914
b1000 &
b1000 %
1$
#2196915
0"
#2196918
b100 &
b100 %
#2196922
b10 &
b10 %
#2196926
b1 &
1#
b1 %
#2196930
b0 &
b0 %
0#
0$
#4500012
