
==============================================================================
XRT Build Version: 2.3.1301
       Build Date: 2019-10-24 20:05:16
          Hash ID: 192e706aea53163a04c574f9b3fe9ed76b6ca471
==============================================================================
xclbin Information
------------------
   Generated by:           v++ (2019.2) on Wed Nov  6 21:39:14 MST 2019
   Version:                2.3.1301
   Kernels:                k_relu
   Signature:              
   Content:                SW Emulation Binary
   UUID (xclbin):          72597222-02db-4011-a306-215c7cec50ce
   Sections:               BITSTREAM, BUILD_METADATA, EMBEDDED_METADATA, 
                           DEBUG_DATA
==============================================================================
Hardware Platform (Shell) Information
-------------------------------------
   Vendor:                 xilinx
   Board:                  u200
   Name:                   xdma
   Version:                201830.2
   Generated Version:      Vivado 2018.3 (SW Build: 2568420)
   Created:                Tue Jun 25 06:55:20 2019
   FPGA Device:            xcu200
   Board Vendor:           xilinx.com
   Board Name:             xilinx.com:au200:1.0
   Board Part:             xilinx.com:au200:part0:1.0
   Platform VBNV:          xilinx_u200_xdma_201830_2
   Static UUID:            c102e7af-b2b8-4381-992b-9a00cc3863eb
   Feature ROM TimeStamp:  1561465320

Clocks
------
   No clock frequency data available.

Memory Configuration
--------------------
   No memory configuration data available.
==============================================================================
Kernel: k_relu

Definition
----------
   Signature: k_relu (float* A, float* B, long int size)

Ports
-----
   Port:          M_AXI_GMEM
   Mode:          master
   Range (bytes): 0xFFFFFFFF
   Data Width:    32 bits
   Port Type:     addressable

   Port:          S_AXI_CONTROL
   Mode:          slave
   Range (bytes): 0x1000
   Data Width:    32 bits
   Port Type:     addressable

--------------------------
Instance:        k_relu_1
   Base Address: --

   Argument:          A
   Register Offset:   0x10
   Port:              M_AXI_GMEM
   Memory:            <not applicable>

   Argument:          B
   Register Offset:   0x1C
   Port:              M_AXI_GMEM
   Memory:            <not applicable>

   Argument:          size
   Register Offset:   0x28
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>
==============================================================================
Generated By
------------
   Command:       v++
   Version:       2019.2 - Wed Nov  6 21:39:14 MST 2019 (SW BUILD: 2708876)
   Command Line:  v++ -t sw_emu --platform xilinx_u200_xdma_201830_2 --save-temps -g --temp_dir ./build_dir.sw_emu.xilinx_u200_xdma_201830_2 -l -obuild_dir.sw_emu.xilinx_u200_xdma_201830_2/kernel_relu.xclbin _x.sw_emu.xilinx_u200_xdma_201830_2/kernel_relu.xo 
   Options:       -t sw_emu
                  --platform xilinx_u200_xdma_201830_2
                  --save-temps
                  -g
                  --temp_dir ./build_dir.sw_emu.xilinx_u200_xdma_201830_2
                  -l
                  -obuild_dir.sw_emu.xilinx_u200_xdma_201830_2/kernel_relu.xclbin _x.sw_emu.xilinx_u200_xdma_201830_2/kernel_relu.xo 
==============================================================================
User Added Key Value Pairs
--------------------------
   <empty>
==============================================================================
