INFO: [VRFC 10-163] Analyzing VHDL file "/home/Sol/Digital-System-Design-II/hw4/testing_circuit/testing_circuit.srcs/sim_1/new/test_circuit_TB.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'test_circuit_TB'
