
C0_test2.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00000c3c  080000c0  080000c0  000100c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000040  08000cfc  08000cfc  00010cfc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08000d3c  08000d3c  0002000c  2**0
                  CONTENTS
  4 .ARM          00000000  08000d3c  08000d3c  0002000c  2**0
                  CONTENTS
  5 .preinit_array 00000000  08000d3c  08000d3c  0002000c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08000d3c  08000d3c  00010d3c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08000d40  08000d40  00010d40  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000000c  20000000  08000d44  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000020  2000000c  08000d50  0002000c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000002c  08000d50  0002002c  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  0002000c  2**0
                  CONTENTS, READONLY
 12 .debug_info   000022f4  00000000  00000000  00020034  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00000bcf  00000000  00000000  00022328  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000368  00000000  00000000  00022ef8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 000002f0  00000000  00000000  00023260  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00010f2c  00000000  00000000  00023550  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00003d43  00000000  00000000  0003447c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00069757  00000000  00000000  000381bf  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  000a1916  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00000a94  00000000  00000000  000a1968  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	; (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	; (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	; (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	2000000c 	.word	0x2000000c
 80000e0:	00000000 	.word	0x00000000
 80000e4:	08000ce4 	.word	0x08000ce4

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	; (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	; (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	; (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			; (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	20000010 	.word	0x20000010
 8000104:	08000ce4 	.word	0x08000ce4

08000108 <__udivsi3>:
 8000108:	2200      	movs	r2, #0
 800010a:	0843      	lsrs	r3, r0, #1
 800010c:	428b      	cmp	r3, r1
 800010e:	d374      	bcc.n	80001fa <__udivsi3+0xf2>
 8000110:	0903      	lsrs	r3, r0, #4
 8000112:	428b      	cmp	r3, r1
 8000114:	d35f      	bcc.n	80001d6 <__udivsi3+0xce>
 8000116:	0a03      	lsrs	r3, r0, #8
 8000118:	428b      	cmp	r3, r1
 800011a:	d344      	bcc.n	80001a6 <__udivsi3+0x9e>
 800011c:	0b03      	lsrs	r3, r0, #12
 800011e:	428b      	cmp	r3, r1
 8000120:	d328      	bcc.n	8000174 <__udivsi3+0x6c>
 8000122:	0c03      	lsrs	r3, r0, #16
 8000124:	428b      	cmp	r3, r1
 8000126:	d30d      	bcc.n	8000144 <__udivsi3+0x3c>
 8000128:	22ff      	movs	r2, #255	; 0xff
 800012a:	0209      	lsls	r1, r1, #8
 800012c:	ba12      	rev	r2, r2
 800012e:	0c03      	lsrs	r3, r0, #16
 8000130:	428b      	cmp	r3, r1
 8000132:	d302      	bcc.n	800013a <__udivsi3+0x32>
 8000134:	1212      	asrs	r2, r2, #8
 8000136:	0209      	lsls	r1, r1, #8
 8000138:	d065      	beq.n	8000206 <__udivsi3+0xfe>
 800013a:	0b03      	lsrs	r3, r0, #12
 800013c:	428b      	cmp	r3, r1
 800013e:	d319      	bcc.n	8000174 <__udivsi3+0x6c>
 8000140:	e000      	b.n	8000144 <__udivsi3+0x3c>
 8000142:	0a09      	lsrs	r1, r1, #8
 8000144:	0bc3      	lsrs	r3, r0, #15
 8000146:	428b      	cmp	r3, r1
 8000148:	d301      	bcc.n	800014e <__udivsi3+0x46>
 800014a:	03cb      	lsls	r3, r1, #15
 800014c:	1ac0      	subs	r0, r0, r3
 800014e:	4152      	adcs	r2, r2
 8000150:	0b83      	lsrs	r3, r0, #14
 8000152:	428b      	cmp	r3, r1
 8000154:	d301      	bcc.n	800015a <__udivsi3+0x52>
 8000156:	038b      	lsls	r3, r1, #14
 8000158:	1ac0      	subs	r0, r0, r3
 800015a:	4152      	adcs	r2, r2
 800015c:	0b43      	lsrs	r3, r0, #13
 800015e:	428b      	cmp	r3, r1
 8000160:	d301      	bcc.n	8000166 <__udivsi3+0x5e>
 8000162:	034b      	lsls	r3, r1, #13
 8000164:	1ac0      	subs	r0, r0, r3
 8000166:	4152      	adcs	r2, r2
 8000168:	0b03      	lsrs	r3, r0, #12
 800016a:	428b      	cmp	r3, r1
 800016c:	d301      	bcc.n	8000172 <__udivsi3+0x6a>
 800016e:	030b      	lsls	r3, r1, #12
 8000170:	1ac0      	subs	r0, r0, r3
 8000172:	4152      	adcs	r2, r2
 8000174:	0ac3      	lsrs	r3, r0, #11
 8000176:	428b      	cmp	r3, r1
 8000178:	d301      	bcc.n	800017e <__udivsi3+0x76>
 800017a:	02cb      	lsls	r3, r1, #11
 800017c:	1ac0      	subs	r0, r0, r3
 800017e:	4152      	adcs	r2, r2
 8000180:	0a83      	lsrs	r3, r0, #10
 8000182:	428b      	cmp	r3, r1
 8000184:	d301      	bcc.n	800018a <__udivsi3+0x82>
 8000186:	028b      	lsls	r3, r1, #10
 8000188:	1ac0      	subs	r0, r0, r3
 800018a:	4152      	adcs	r2, r2
 800018c:	0a43      	lsrs	r3, r0, #9
 800018e:	428b      	cmp	r3, r1
 8000190:	d301      	bcc.n	8000196 <__udivsi3+0x8e>
 8000192:	024b      	lsls	r3, r1, #9
 8000194:	1ac0      	subs	r0, r0, r3
 8000196:	4152      	adcs	r2, r2
 8000198:	0a03      	lsrs	r3, r0, #8
 800019a:	428b      	cmp	r3, r1
 800019c:	d301      	bcc.n	80001a2 <__udivsi3+0x9a>
 800019e:	020b      	lsls	r3, r1, #8
 80001a0:	1ac0      	subs	r0, r0, r3
 80001a2:	4152      	adcs	r2, r2
 80001a4:	d2cd      	bcs.n	8000142 <__udivsi3+0x3a>
 80001a6:	09c3      	lsrs	r3, r0, #7
 80001a8:	428b      	cmp	r3, r1
 80001aa:	d301      	bcc.n	80001b0 <__udivsi3+0xa8>
 80001ac:	01cb      	lsls	r3, r1, #7
 80001ae:	1ac0      	subs	r0, r0, r3
 80001b0:	4152      	adcs	r2, r2
 80001b2:	0983      	lsrs	r3, r0, #6
 80001b4:	428b      	cmp	r3, r1
 80001b6:	d301      	bcc.n	80001bc <__udivsi3+0xb4>
 80001b8:	018b      	lsls	r3, r1, #6
 80001ba:	1ac0      	subs	r0, r0, r3
 80001bc:	4152      	adcs	r2, r2
 80001be:	0943      	lsrs	r3, r0, #5
 80001c0:	428b      	cmp	r3, r1
 80001c2:	d301      	bcc.n	80001c8 <__udivsi3+0xc0>
 80001c4:	014b      	lsls	r3, r1, #5
 80001c6:	1ac0      	subs	r0, r0, r3
 80001c8:	4152      	adcs	r2, r2
 80001ca:	0903      	lsrs	r3, r0, #4
 80001cc:	428b      	cmp	r3, r1
 80001ce:	d301      	bcc.n	80001d4 <__udivsi3+0xcc>
 80001d0:	010b      	lsls	r3, r1, #4
 80001d2:	1ac0      	subs	r0, r0, r3
 80001d4:	4152      	adcs	r2, r2
 80001d6:	08c3      	lsrs	r3, r0, #3
 80001d8:	428b      	cmp	r3, r1
 80001da:	d301      	bcc.n	80001e0 <__udivsi3+0xd8>
 80001dc:	00cb      	lsls	r3, r1, #3
 80001de:	1ac0      	subs	r0, r0, r3
 80001e0:	4152      	adcs	r2, r2
 80001e2:	0883      	lsrs	r3, r0, #2
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d301      	bcc.n	80001ec <__udivsi3+0xe4>
 80001e8:	008b      	lsls	r3, r1, #2
 80001ea:	1ac0      	subs	r0, r0, r3
 80001ec:	4152      	adcs	r2, r2
 80001ee:	0843      	lsrs	r3, r0, #1
 80001f0:	428b      	cmp	r3, r1
 80001f2:	d301      	bcc.n	80001f8 <__udivsi3+0xf0>
 80001f4:	004b      	lsls	r3, r1, #1
 80001f6:	1ac0      	subs	r0, r0, r3
 80001f8:	4152      	adcs	r2, r2
 80001fa:	1a41      	subs	r1, r0, r1
 80001fc:	d200      	bcs.n	8000200 <__udivsi3+0xf8>
 80001fe:	4601      	mov	r1, r0
 8000200:	4152      	adcs	r2, r2
 8000202:	4610      	mov	r0, r2
 8000204:	4770      	bx	lr
 8000206:	e7ff      	b.n	8000208 <__udivsi3+0x100>
 8000208:	b501      	push	{r0, lr}
 800020a:	2000      	movs	r0, #0
 800020c:	f000 f806 	bl	800021c <__aeabi_idiv0>
 8000210:	bd02      	pop	{r1, pc}
 8000212:	46c0      	nop			; (mov r8, r8)

08000214 <__aeabi_uidivmod>:
 8000214:	2900      	cmp	r1, #0
 8000216:	d0f7      	beq.n	8000208 <__udivsi3+0x100>
 8000218:	e776      	b.n	8000108 <__udivsi3>
 800021a:	4770      	bx	lr

0800021c <__aeabi_idiv0>:
 800021c:	4770      	bx	lr
 800021e:	46c0      	nop			; (mov r8, r8)

08000220 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000220:	b580      	push	{r7, lr}
 8000222:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000224:	f000 f8bd 	bl	80003a2 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000228:	f000 f801 	bl	800022e <SystemClock_Config>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 800022c:	e7fe      	b.n	800022c <main+0xc>

0800022e <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800022e:	b590      	push	{r4, r7, lr}
 8000230:	b08d      	sub	sp, #52	; 0x34
 8000232:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000234:	2414      	movs	r4, #20
 8000236:	193b      	adds	r3, r7, r4
 8000238:	0018      	movs	r0, r3
 800023a:	231c      	movs	r3, #28
 800023c:	001a      	movs	r2, r3
 800023e:	2100      	movs	r1, #0
 8000240:	f000 fd48 	bl	8000cd4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000244:	003b      	movs	r3, r7
 8000246:	0018      	movs	r0, r3
 8000248:	2314      	movs	r3, #20
 800024a:	001a      	movs	r2, r3
 800024c:	2100      	movs	r1, #0
 800024e:	f000 fd41 	bl	8000cd4 <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000252:	193b      	adds	r3, r7, r4
 8000254:	2202      	movs	r2, #2
 8000256:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000258:	193b      	adds	r3, r7, r4
 800025a:	2280      	movs	r2, #128	; 0x80
 800025c:	0052      	lsls	r2, r2, #1
 800025e:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSIDiv = RCC_HSI_DIV4;
 8000260:	193b      	adds	r3, r7, r4
 8000262:	2280      	movs	r2, #128	; 0x80
 8000264:	0152      	lsls	r2, r2, #5
 8000266:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000268:	193b      	adds	r3, r7, r4
 800026a:	2240      	movs	r2, #64	; 0x40
 800026c:	615a      	str	r2, [r3, #20]
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800026e:	193b      	adds	r3, r7, r4
 8000270:	0018      	movs	r0, r3
 8000272:	f000 f9c5 	bl	8000600 <HAL_RCC_OscConfig>
 8000276:	1e03      	subs	r3, r0, #0
 8000278:	d001      	beq.n	800027e <SystemClock_Config+0x50>
  {
    Error_Handler();
 800027a:	f000 f81c 	bl	80002b6 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800027e:	003b      	movs	r3, r7
 8000280:	2207      	movs	r2, #7
 8000282:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8000284:	003b      	movs	r3, r7
 8000286:	2200      	movs	r2, #0
 8000288:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 800028a:	003b      	movs	r3, r7
 800028c:	2200      	movs	r2, #0
 800028e:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV1;
 8000290:	003b      	movs	r3, r7
 8000292:	2200      	movs	r2, #0
 8000294:	60da      	str	r2, [r3, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV1;
 8000296:	003b      	movs	r3, r7
 8000298:	2200      	movs	r2, #0
 800029a:	611a      	str	r2, [r3, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 800029c:	003b      	movs	r3, r7
 800029e:	2100      	movs	r1, #0
 80002a0:	0018      	movs	r0, r3
 80002a2:	f000 fba7 	bl	80009f4 <HAL_RCC_ClockConfig>
 80002a6:	1e03      	subs	r3, r0, #0
 80002a8:	d001      	beq.n	80002ae <SystemClock_Config+0x80>
  {
    Error_Handler();
 80002aa:	f000 f804 	bl	80002b6 <Error_Handler>
  }
}
 80002ae:	46c0      	nop			; (mov r8, r8)
 80002b0:	46bd      	mov	sp, r7
 80002b2:	b00d      	add	sp, #52	; 0x34
 80002b4:	bd90      	pop	{r4, r7, pc}

080002b6 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80002b6:	b580      	push	{r7, lr}
 80002b8:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80002ba:	b672      	cpsid	i
}
 80002bc:	46c0      	nop			; (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80002be:	e7fe      	b.n	80002be <Error_Handler+0x8>

080002c0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80002c0:	b580      	push	{r7, lr}
 80002c2:	b082      	sub	sp, #8
 80002c4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80002c6:	4b0f      	ldr	r3, [pc, #60]	; (8000304 <HAL_MspInit+0x44>)
 80002c8:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80002ca:	4b0e      	ldr	r3, [pc, #56]	; (8000304 <HAL_MspInit+0x44>)
 80002cc:	2101      	movs	r1, #1
 80002ce:	430a      	orrs	r2, r1
 80002d0:	641a      	str	r2, [r3, #64]	; 0x40
 80002d2:	4b0c      	ldr	r3, [pc, #48]	; (8000304 <HAL_MspInit+0x44>)
 80002d4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80002d6:	2201      	movs	r2, #1
 80002d8:	4013      	ands	r3, r2
 80002da:	607b      	str	r3, [r7, #4]
 80002dc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80002de:	4b09      	ldr	r3, [pc, #36]	; (8000304 <HAL_MspInit+0x44>)
 80002e0:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80002e2:	4b08      	ldr	r3, [pc, #32]	; (8000304 <HAL_MspInit+0x44>)
 80002e4:	2180      	movs	r1, #128	; 0x80
 80002e6:	0549      	lsls	r1, r1, #21
 80002e8:	430a      	orrs	r2, r1
 80002ea:	63da      	str	r2, [r3, #60]	; 0x3c
 80002ec:	4b05      	ldr	r3, [pc, #20]	; (8000304 <HAL_MspInit+0x44>)
 80002ee:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80002f0:	2380      	movs	r3, #128	; 0x80
 80002f2:	055b      	lsls	r3, r3, #21
 80002f4:	4013      	ands	r3, r2
 80002f6:	603b      	str	r3, [r7, #0]
 80002f8:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80002fa:	46c0      	nop			; (mov r8, r8)
 80002fc:	46bd      	mov	sp, r7
 80002fe:	b002      	add	sp, #8
 8000300:	bd80      	pop	{r7, pc}
 8000302:	46c0      	nop			; (mov r8, r8)
 8000304:	40021000 	.word	0x40021000

08000308 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000308:	b580      	push	{r7, lr}
 800030a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 800030c:	e7fe      	b.n	800030c <NMI_Handler+0x4>

0800030e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800030e:	b580      	push	{r7, lr}
 8000310:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000312:	e7fe      	b.n	8000312 <HardFault_Handler+0x4>

08000314 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000314:	b580      	push	{r7, lr}
 8000316:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8000318:	46c0      	nop			; (mov r8, r8)
 800031a:	46bd      	mov	sp, r7
 800031c:	bd80      	pop	{r7, pc}

0800031e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800031e:	b580      	push	{r7, lr}
 8000320:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000322:	46c0      	nop			; (mov r8, r8)
 8000324:	46bd      	mov	sp, r7
 8000326:	bd80      	pop	{r7, pc}

08000328 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000328:	b580      	push	{r7, lr}
 800032a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800032c:	f000 f89a 	bl	8000464 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000330:	46c0      	nop			; (mov r8, r8)
 8000332:	46bd      	mov	sp, r7
 8000334:	bd80      	pop	{r7, pc}
	...

08000338 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000338:	b580      	push	{r7, lr}
 800033a:	af00      	add	r7, sp, #0
  
  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 800033c:	4b03      	ldr	r3, [pc, #12]	; (800034c <SystemInit+0x14>)
 800033e:	2280      	movs	r2, #128	; 0x80
 8000340:	0512      	lsls	r2, r2, #20
 8000342:	609a      	str	r2, [r3, #8]
#endif
}
 8000344:	46c0      	nop			; (mov r8, r8)
 8000346:	46bd      	mov	sp, r7
 8000348:	bd80      	pop	{r7, pc}
 800034a:	46c0      	nop			; (mov r8, r8)
 800034c:	e000ed00 	.word	0xe000ed00

08000350 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000350:	480d      	ldr	r0, [pc, #52]	; (8000388 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8000352:	4685      	mov	sp, r0

/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
 8000354:	2100      	movs	r1, #0
  b LoopCopyDataInit
 8000356:	e003      	b.n	8000360 <LoopCopyDataInit>

08000358 <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 8000358:	4b0c      	ldr	r3, [pc, #48]	; (800038c <LoopForever+0x6>)
  ldr r3, [r3, r1]
 800035a:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 800035c:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 800035e:	3104      	adds	r1, #4

08000360 <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 8000360:	480b      	ldr	r0, [pc, #44]	; (8000390 <LoopForever+0xa>)
  ldr r3, =_edata
 8000362:	4b0c      	ldr	r3, [pc, #48]	; (8000394 <LoopForever+0xe>)
  adds r2, r0, r1
 8000364:	1842      	adds	r2, r0, r1
  cmp r2, r3
 8000366:	429a      	cmp	r2, r3
  bcc CopyDataInit
 8000368:	d3f6      	bcc.n	8000358 <CopyDataInit>
  ldr r2, =_sbss
 800036a:	4a0b      	ldr	r2, [pc, #44]	; (8000398 <LoopForever+0x12>)
  b LoopFillZerobss
 800036c:	e002      	b.n	8000374 <LoopFillZerobss>

0800036e <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 800036e:	2300      	movs	r3, #0
  str  r3, [r2]
 8000370:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000372:	3204      	adds	r2, #4

08000374 <LoopFillZerobss>:


LoopFillZerobss:
  ldr r3, = _ebss
 8000374:	4b09      	ldr	r3, [pc, #36]	; (800039c <LoopForever+0x16>)
  cmp r2, r3
 8000376:	429a      	cmp	r2, r3
  bcc FillZerobss
 8000378:	d3f9      	bcc.n	800036e <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit
 800037a:	f7ff ffdd 	bl	8000338 <SystemInit>
/* Call static constructors */
  bl __libc_init_array
 800037e:	f000 fc85 	bl	8000c8c <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8000382:	f7ff ff4d 	bl	8000220 <main>

08000386 <LoopForever>:

LoopForever:
    b LoopForever
 8000386:	e7fe      	b.n	8000386 <LoopForever>
  ldr   r0, =_estack
 8000388:	20001800 	.word	0x20001800
  ldr r3, =_sidata
 800038c:	08000d44 	.word	0x08000d44
  ldr r0, =_sdata
 8000390:	20000000 	.word	0x20000000
  ldr r3, =_edata
 8000394:	2000000c 	.word	0x2000000c
  ldr r2, =_sbss
 8000398:	2000000c 	.word	0x2000000c
  ldr r3, = _ebss
 800039c:	2000002c 	.word	0x2000002c

080003a0 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80003a0:	e7fe      	b.n	80003a0 <ADC1_IRQHandler>

080003a2 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80003a2:	b580      	push	{r7, lr}
 80003a4:	b082      	sub	sp, #8
 80003a6:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 80003a8:	1dfb      	adds	r3, r7, #7
 80003aa:	2200      	movs	r2, #0
 80003ac:	701a      	strb	r2, [r3, #0]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80003ae:	2003      	movs	r0, #3
 80003b0:	f000 f80e 	bl	80003d0 <HAL_InitTick>
 80003b4:	1e03      	subs	r3, r0, #0
 80003b6:	d003      	beq.n	80003c0 <HAL_Init+0x1e>
  {
    status = HAL_ERROR;
 80003b8:	1dfb      	adds	r3, r7, #7
 80003ba:	2201      	movs	r2, #1
 80003bc:	701a      	strb	r2, [r3, #0]
 80003be:	e001      	b.n	80003c4 <HAL_Init+0x22>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 80003c0:	f7ff ff7e 	bl	80002c0 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80003c4:	1dfb      	adds	r3, r7, #7
 80003c6:	781b      	ldrb	r3, [r3, #0]
}
 80003c8:	0018      	movs	r0, r3
 80003ca:	46bd      	mov	sp, r7
 80003cc:	b002      	add	sp, #8
 80003ce:	bd80      	pop	{r7, pc}

080003d0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80003d0:	b590      	push	{r4, r7, lr}
 80003d2:	b085      	sub	sp, #20
 80003d4:	af00      	add	r7, sp, #0
 80003d6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 80003d8:	230f      	movs	r3, #15
 80003da:	18fb      	adds	r3, r7, r3
 80003dc:	2200      	movs	r2, #0
 80003de:	701a      	strb	r2, [r3, #0]

  if (uwTickFreq != 0U)
 80003e0:	4b1d      	ldr	r3, [pc, #116]	; (8000458 <HAL_InitTick+0x88>)
 80003e2:	681b      	ldr	r3, [r3, #0]
 80003e4:	2b00      	cmp	r3, #0
 80003e6:	d02b      	beq.n	8000440 <HAL_InitTick+0x70>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 80003e8:	4b1c      	ldr	r3, [pc, #112]	; (800045c <HAL_InitTick+0x8c>)
 80003ea:	681c      	ldr	r4, [r3, #0]
 80003ec:	4b1a      	ldr	r3, [pc, #104]	; (8000458 <HAL_InitTick+0x88>)
 80003ee:	681b      	ldr	r3, [r3, #0]
 80003f0:	0019      	movs	r1, r3
 80003f2:	23fa      	movs	r3, #250	; 0xfa
 80003f4:	0098      	lsls	r0, r3, #2
 80003f6:	f7ff fe87 	bl	8000108 <__udivsi3>
 80003fa:	0003      	movs	r3, r0
 80003fc:	0019      	movs	r1, r3
 80003fe:	0020      	movs	r0, r4
 8000400:	f7ff fe82 	bl	8000108 <__udivsi3>
 8000404:	0003      	movs	r3, r0
 8000406:	0018      	movs	r0, r3
 8000408:	f000 f8ed 	bl	80005e6 <HAL_SYSTICK_Config>
 800040c:	1e03      	subs	r3, r0, #0
 800040e:	d112      	bne.n	8000436 <HAL_InitTick+0x66>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000410:	687b      	ldr	r3, [r7, #4]
 8000412:	2b03      	cmp	r3, #3
 8000414:	d80a      	bhi.n	800042c <HAL_InitTick+0x5c>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000416:	6879      	ldr	r1, [r7, #4]
 8000418:	2301      	movs	r3, #1
 800041a:	425b      	negs	r3, r3
 800041c:	2200      	movs	r2, #0
 800041e:	0018      	movs	r0, r3
 8000420:	f000 f8cc 	bl	80005bc <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000424:	4b0e      	ldr	r3, [pc, #56]	; (8000460 <HAL_InitTick+0x90>)
 8000426:	687a      	ldr	r2, [r7, #4]
 8000428:	601a      	str	r2, [r3, #0]
 800042a:	e00d      	b.n	8000448 <HAL_InitTick+0x78>
      }
      else
      {
        status = HAL_ERROR;
 800042c:	230f      	movs	r3, #15
 800042e:	18fb      	adds	r3, r7, r3
 8000430:	2201      	movs	r2, #1
 8000432:	701a      	strb	r2, [r3, #0]
 8000434:	e008      	b.n	8000448 <HAL_InitTick+0x78>
      }
    }
    else
    {
      status = HAL_ERROR;
 8000436:	230f      	movs	r3, #15
 8000438:	18fb      	adds	r3, r7, r3
 800043a:	2201      	movs	r2, #1
 800043c:	701a      	strb	r2, [r3, #0]
 800043e:	e003      	b.n	8000448 <HAL_InitTick+0x78>
    }
  }
  else
  {
    status = HAL_ERROR;
 8000440:	230f      	movs	r3, #15
 8000442:	18fb      	adds	r3, r7, r3
 8000444:	2201      	movs	r2, #1
 8000446:	701a      	strb	r2, [r3, #0]
  }

  /* Return function status */
  return status;
 8000448:	230f      	movs	r3, #15
 800044a:	18fb      	adds	r3, r7, r3
 800044c:	781b      	ldrb	r3, [r3, #0]
}
 800044e:	0018      	movs	r0, r3
 8000450:	46bd      	mov	sp, r7
 8000452:	b005      	add	sp, #20
 8000454:	bd90      	pop	{r4, r7, pc}
 8000456:	46c0      	nop			; (mov r8, r8)
 8000458:	20000008 	.word	0x20000008
 800045c:	20000000 	.word	0x20000000
 8000460:	20000004 	.word	0x20000004

08000464 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000464:	b580      	push	{r7, lr}
 8000466:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000468:	4b04      	ldr	r3, [pc, #16]	; (800047c <HAL_IncTick+0x18>)
 800046a:	681a      	ldr	r2, [r3, #0]
 800046c:	4b04      	ldr	r3, [pc, #16]	; (8000480 <HAL_IncTick+0x1c>)
 800046e:	681b      	ldr	r3, [r3, #0]
 8000470:	18d2      	adds	r2, r2, r3
 8000472:	4b02      	ldr	r3, [pc, #8]	; (800047c <HAL_IncTick+0x18>)
 8000474:	601a      	str	r2, [r3, #0]
}
 8000476:	46c0      	nop			; (mov r8, r8)
 8000478:	46bd      	mov	sp, r7
 800047a:	bd80      	pop	{r7, pc}
 800047c:	20000028 	.word	0x20000028
 8000480:	20000008 	.word	0x20000008

08000484 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000484:	b580      	push	{r7, lr}
 8000486:	af00      	add	r7, sp, #0
  return uwTick;
 8000488:	4b02      	ldr	r3, [pc, #8]	; (8000494 <HAL_GetTick+0x10>)
 800048a:	681b      	ldr	r3, [r3, #0]
}
 800048c:	0018      	movs	r0, r3
 800048e:	46bd      	mov	sp, r7
 8000490:	bd80      	pop	{r7, pc}
 8000492:	46c0      	nop			; (mov r8, r8)
 8000494:	20000028 	.word	0x20000028

08000498 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000498:	b590      	push	{r4, r7, lr}
 800049a:	b083      	sub	sp, #12
 800049c:	af00      	add	r7, sp, #0
 800049e:	0002      	movs	r2, r0
 80004a0:	6039      	str	r1, [r7, #0]
 80004a2:	1dfb      	adds	r3, r7, #7
 80004a4:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 80004a6:	1dfb      	adds	r3, r7, #7
 80004a8:	781b      	ldrb	r3, [r3, #0]
 80004aa:	2b7f      	cmp	r3, #127	; 0x7f
 80004ac:	d828      	bhi.n	8000500 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80004ae:	4a2f      	ldr	r2, [pc, #188]	; (800056c <__NVIC_SetPriority+0xd4>)
 80004b0:	1dfb      	adds	r3, r7, #7
 80004b2:	781b      	ldrb	r3, [r3, #0]
 80004b4:	b25b      	sxtb	r3, r3
 80004b6:	089b      	lsrs	r3, r3, #2
 80004b8:	33c0      	adds	r3, #192	; 0xc0
 80004ba:	009b      	lsls	r3, r3, #2
 80004bc:	589b      	ldr	r3, [r3, r2]
 80004be:	1dfa      	adds	r2, r7, #7
 80004c0:	7812      	ldrb	r2, [r2, #0]
 80004c2:	0011      	movs	r1, r2
 80004c4:	2203      	movs	r2, #3
 80004c6:	400a      	ands	r2, r1
 80004c8:	00d2      	lsls	r2, r2, #3
 80004ca:	21ff      	movs	r1, #255	; 0xff
 80004cc:	4091      	lsls	r1, r2
 80004ce:	000a      	movs	r2, r1
 80004d0:	43d2      	mvns	r2, r2
 80004d2:	401a      	ands	r2, r3
 80004d4:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80004d6:	683b      	ldr	r3, [r7, #0]
 80004d8:	019b      	lsls	r3, r3, #6
 80004da:	22ff      	movs	r2, #255	; 0xff
 80004dc:	401a      	ands	r2, r3
 80004de:	1dfb      	adds	r3, r7, #7
 80004e0:	781b      	ldrb	r3, [r3, #0]
 80004e2:	0018      	movs	r0, r3
 80004e4:	2303      	movs	r3, #3
 80004e6:	4003      	ands	r3, r0
 80004e8:	00db      	lsls	r3, r3, #3
 80004ea:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80004ec:	481f      	ldr	r0, [pc, #124]	; (800056c <__NVIC_SetPriority+0xd4>)
 80004ee:	1dfb      	adds	r3, r7, #7
 80004f0:	781b      	ldrb	r3, [r3, #0]
 80004f2:	b25b      	sxtb	r3, r3
 80004f4:	089b      	lsrs	r3, r3, #2
 80004f6:	430a      	orrs	r2, r1
 80004f8:	33c0      	adds	r3, #192	; 0xc0
 80004fa:	009b      	lsls	r3, r3, #2
 80004fc:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 80004fe:	e031      	b.n	8000564 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000500:	4a1b      	ldr	r2, [pc, #108]	; (8000570 <__NVIC_SetPriority+0xd8>)
 8000502:	1dfb      	adds	r3, r7, #7
 8000504:	781b      	ldrb	r3, [r3, #0]
 8000506:	0019      	movs	r1, r3
 8000508:	230f      	movs	r3, #15
 800050a:	400b      	ands	r3, r1
 800050c:	3b08      	subs	r3, #8
 800050e:	089b      	lsrs	r3, r3, #2
 8000510:	3306      	adds	r3, #6
 8000512:	009b      	lsls	r3, r3, #2
 8000514:	18d3      	adds	r3, r2, r3
 8000516:	3304      	adds	r3, #4
 8000518:	681b      	ldr	r3, [r3, #0]
 800051a:	1dfa      	adds	r2, r7, #7
 800051c:	7812      	ldrb	r2, [r2, #0]
 800051e:	0011      	movs	r1, r2
 8000520:	2203      	movs	r2, #3
 8000522:	400a      	ands	r2, r1
 8000524:	00d2      	lsls	r2, r2, #3
 8000526:	21ff      	movs	r1, #255	; 0xff
 8000528:	4091      	lsls	r1, r2
 800052a:	000a      	movs	r2, r1
 800052c:	43d2      	mvns	r2, r2
 800052e:	401a      	ands	r2, r3
 8000530:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8000532:	683b      	ldr	r3, [r7, #0]
 8000534:	019b      	lsls	r3, r3, #6
 8000536:	22ff      	movs	r2, #255	; 0xff
 8000538:	401a      	ands	r2, r3
 800053a:	1dfb      	adds	r3, r7, #7
 800053c:	781b      	ldrb	r3, [r3, #0]
 800053e:	0018      	movs	r0, r3
 8000540:	2303      	movs	r3, #3
 8000542:	4003      	ands	r3, r0
 8000544:	00db      	lsls	r3, r3, #3
 8000546:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000548:	4809      	ldr	r0, [pc, #36]	; (8000570 <__NVIC_SetPriority+0xd8>)
 800054a:	1dfb      	adds	r3, r7, #7
 800054c:	781b      	ldrb	r3, [r3, #0]
 800054e:	001c      	movs	r4, r3
 8000550:	230f      	movs	r3, #15
 8000552:	4023      	ands	r3, r4
 8000554:	3b08      	subs	r3, #8
 8000556:	089b      	lsrs	r3, r3, #2
 8000558:	430a      	orrs	r2, r1
 800055a:	3306      	adds	r3, #6
 800055c:	009b      	lsls	r3, r3, #2
 800055e:	18c3      	adds	r3, r0, r3
 8000560:	3304      	adds	r3, #4
 8000562:	601a      	str	r2, [r3, #0]
}
 8000564:	46c0      	nop			; (mov r8, r8)
 8000566:	46bd      	mov	sp, r7
 8000568:	b003      	add	sp, #12
 800056a:	bd90      	pop	{r4, r7, pc}
 800056c:	e000e100 	.word	0xe000e100
 8000570:	e000ed00 	.word	0xe000ed00

08000574 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000574:	b580      	push	{r7, lr}
 8000576:	b082      	sub	sp, #8
 8000578:	af00      	add	r7, sp, #0
 800057a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800057c:	687b      	ldr	r3, [r7, #4]
 800057e:	1e5a      	subs	r2, r3, #1
 8000580:	2380      	movs	r3, #128	; 0x80
 8000582:	045b      	lsls	r3, r3, #17
 8000584:	429a      	cmp	r2, r3
 8000586:	d301      	bcc.n	800058c <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000588:	2301      	movs	r3, #1
 800058a:	e010      	b.n	80005ae <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800058c:	4b0a      	ldr	r3, [pc, #40]	; (80005b8 <SysTick_Config+0x44>)
 800058e:	687a      	ldr	r2, [r7, #4]
 8000590:	3a01      	subs	r2, #1
 8000592:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000594:	2301      	movs	r3, #1
 8000596:	425b      	negs	r3, r3
 8000598:	2103      	movs	r1, #3
 800059a:	0018      	movs	r0, r3
 800059c:	f7ff ff7c 	bl	8000498 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80005a0:	4b05      	ldr	r3, [pc, #20]	; (80005b8 <SysTick_Config+0x44>)
 80005a2:	2200      	movs	r2, #0
 80005a4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80005a6:	4b04      	ldr	r3, [pc, #16]	; (80005b8 <SysTick_Config+0x44>)
 80005a8:	2207      	movs	r2, #7
 80005aa:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80005ac:	2300      	movs	r3, #0
}
 80005ae:	0018      	movs	r0, r3
 80005b0:	46bd      	mov	sp, r7
 80005b2:	b002      	add	sp, #8
 80005b4:	bd80      	pop	{r7, pc}
 80005b6:	46c0      	nop			; (mov r8, r8)
 80005b8:	e000e010 	.word	0xe000e010

080005bc <HAL_NVIC_SetPriority>:
  *         with stm32c0xx devices, this parameter is a dummy value and it is ignored, because
  *         no subpriority supported in Cortex M0+ based products.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80005bc:	b580      	push	{r7, lr}
 80005be:	b084      	sub	sp, #16
 80005c0:	af00      	add	r7, sp, #0
 80005c2:	60b9      	str	r1, [r7, #8]
 80005c4:	607a      	str	r2, [r7, #4]
 80005c6:	210f      	movs	r1, #15
 80005c8:	187b      	adds	r3, r7, r1
 80005ca:	1c02      	adds	r2, r0, #0
 80005cc:	701a      	strb	r2, [r3, #0]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(SubPriority);
  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn, PreemptPriority);
 80005ce:	68ba      	ldr	r2, [r7, #8]
 80005d0:	187b      	adds	r3, r7, r1
 80005d2:	781b      	ldrb	r3, [r3, #0]
 80005d4:	b25b      	sxtb	r3, r3
 80005d6:	0011      	movs	r1, r2
 80005d8:	0018      	movs	r0, r3
 80005da:	f7ff ff5d 	bl	8000498 <__NVIC_SetPriority>
}
 80005de:	46c0      	nop			; (mov r8, r8)
 80005e0:	46bd      	mov	sp, r7
 80005e2:	b004      	add	sp, #16
 80005e4:	bd80      	pop	{r7, pc}

080005e6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80005e6:	b580      	push	{r7, lr}
 80005e8:	b082      	sub	sp, #8
 80005ea:	af00      	add	r7, sp, #0
 80005ec:	6078      	str	r0, [r7, #4]
  return SysTick_Config(TicksNumb);
 80005ee:	687b      	ldr	r3, [r7, #4]
 80005f0:	0018      	movs	r0, r3
 80005f2:	f7ff ffbf 	bl	8000574 <SysTick_Config>
 80005f6:	0003      	movs	r3, r0
}
 80005f8:	0018      	movs	r0, r3
 80005fa:	46bd      	mov	sp, r7
 80005fc:	b002      	add	sp, #8
 80005fe:	bd80      	pop	{r7, pc}

08000600 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to LSE Off
  *         first and then to LSE On or LSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8000600:	b580      	push	{r7, lr}
 8000602:	b086      	sub	sp, #24
 8000604:	af00      	add	r7, sp, #0
 8000606:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8000608:	687b      	ldr	r3, [r7, #4]
 800060a:	2b00      	cmp	r3, #0
 800060c:	d101      	bne.n	8000612 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800060e:	2301      	movs	r3, #1
 8000610:	e1e5      	b.n	80009de <HAL_RCC_OscConfig+0x3de>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000612:	687b      	ldr	r3, [r7, #4]
 8000614:	681b      	ldr	r3, [r3, #0]
 8000616:	2201      	movs	r2, #1
 8000618:	4013      	ands	r3, r2
 800061a:	d100      	bne.n	800061e <HAL_RCC_OscConfig+0x1e>
 800061c:	e06f      	b.n	80006fe <HAL_RCC_OscConfig+0xfe>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800061e:	4bc4      	ldr	r3, [pc, #784]	; (8000930 <HAL_RCC_OscConfig+0x330>)
 8000620:	689b      	ldr	r3, [r3, #8]
 8000622:	2238      	movs	r2, #56	; 0x38
 8000624:	4013      	ands	r3, r2
 8000626:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock in these cases it is not allowed to be disabled */
    if (temp_sysclksrc == RCC_CFGR_SWS_HSE)
 8000628:	697b      	ldr	r3, [r7, #20]
 800062a:	2b08      	cmp	r3, #8
 800062c:	d10b      	bne.n	8000646 <HAL_RCC_OscConfig+0x46>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800062e:	4bc0      	ldr	r3, [pc, #768]	; (8000930 <HAL_RCC_OscConfig+0x330>)
 8000630:	681a      	ldr	r2, [r3, #0]
 8000632:	2380      	movs	r3, #128	; 0x80
 8000634:	029b      	lsls	r3, r3, #10
 8000636:	4013      	ands	r3, r2
 8000638:	d061      	beq.n	80006fe <HAL_RCC_OscConfig+0xfe>
 800063a:	687b      	ldr	r3, [r7, #4]
 800063c:	685b      	ldr	r3, [r3, #4]
 800063e:	2b00      	cmp	r3, #0
 8000640:	d15d      	bne.n	80006fe <HAL_RCC_OscConfig+0xfe>
      {
        return HAL_ERROR;
 8000642:	2301      	movs	r3, #1
 8000644:	e1cb      	b.n	80009de <HAL_RCC_OscConfig+0x3de>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000646:	687b      	ldr	r3, [r7, #4]
 8000648:	685a      	ldr	r2, [r3, #4]
 800064a:	2380      	movs	r3, #128	; 0x80
 800064c:	025b      	lsls	r3, r3, #9
 800064e:	429a      	cmp	r2, r3
 8000650:	d107      	bne.n	8000662 <HAL_RCC_OscConfig+0x62>
 8000652:	4bb7      	ldr	r3, [pc, #732]	; (8000930 <HAL_RCC_OscConfig+0x330>)
 8000654:	681a      	ldr	r2, [r3, #0]
 8000656:	4bb6      	ldr	r3, [pc, #728]	; (8000930 <HAL_RCC_OscConfig+0x330>)
 8000658:	2180      	movs	r1, #128	; 0x80
 800065a:	0249      	lsls	r1, r1, #9
 800065c:	430a      	orrs	r2, r1
 800065e:	601a      	str	r2, [r3, #0]
 8000660:	e020      	b.n	80006a4 <HAL_RCC_OscConfig+0xa4>
 8000662:	687b      	ldr	r3, [r7, #4]
 8000664:	685a      	ldr	r2, [r3, #4]
 8000666:	23a0      	movs	r3, #160	; 0xa0
 8000668:	02db      	lsls	r3, r3, #11
 800066a:	429a      	cmp	r2, r3
 800066c:	d10e      	bne.n	800068c <HAL_RCC_OscConfig+0x8c>
 800066e:	4bb0      	ldr	r3, [pc, #704]	; (8000930 <HAL_RCC_OscConfig+0x330>)
 8000670:	681a      	ldr	r2, [r3, #0]
 8000672:	4baf      	ldr	r3, [pc, #700]	; (8000930 <HAL_RCC_OscConfig+0x330>)
 8000674:	2180      	movs	r1, #128	; 0x80
 8000676:	02c9      	lsls	r1, r1, #11
 8000678:	430a      	orrs	r2, r1
 800067a:	601a      	str	r2, [r3, #0]
 800067c:	4bac      	ldr	r3, [pc, #688]	; (8000930 <HAL_RCC_OscConfig+0x330>)
 800067e:	681a      	ldr	r2, [r3, #0]
 8000680:	4bab      	ldr	r3, [pc, #684]	; (8000930 <HAL_RCC_OscConfig+0x330>)
 8000682:	2180      	movs	r1, #128	; 0x80
 8000684:	0249      	lsls	r1, r1, #9
 8000686:	430a      	orrs	r2, r1
 8000688:	601a      	str	r2, [r3, #0]
 800068a:	e00b      	b.n	80006a4 <HAL_RCC_OscConfig+0xa4>
 800068c:	4ba8      	ldr	r3, [pc, #672]	; (8000930 <HAL_RCC_OscConfig+0x330>)
 800068e:	681a      	ldr	r2, [r3, #0]
 8000690:	4ba7      	ldr	r3, [pc, #668]	; (8000930 <HAL_RCC_OscConfig+0x330>)
 8000692:	49a8      	ldr	r1, [pc, #672]	; (8000934 <HAL_RCC_OscConfig+0x334>)
 8000694:	400a      	ands	r2, r1
 8000696:	601a      	str	r2, [r3, #0]
 8000698:	4ba5      	ldr	r3, [pc, #660]	; (8000930 <HAL_RCC_OscConfig+0x330>)
 800069a:	681a      	ldr	r2, [r3, #0]
 800069c:	4ba4      	ldr	r3, [pc, #656]	; (8000930 <HAL_RCC_OscConfig+0x330>)
 800069e:	49a6      	ldr	r1, [pc, #664]	; (8000938 <HAL_RCC_OscConfig+0x338>)
 80006a0:	400a      	ands	r2, r1
 80006a2:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80006a4:	687b      	ldr	r3, [r7, #4]
 80006a6:	685b      	ldr	r3, [r3, #4]
 80006a8:	2b00      	cmp	r3, #0
 80006aa:	d014      	beq.n	80006d6 <HAL_RCC_OscConfig+0xd6>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80006ac:	f7ff feea 	bl	8000484 <HAL_GetTick>
 80006b0:	0003      	movs	r3, r0
 80006b2:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80006b4:	e008      	b.n	80006c8 <HAL_RCC_OscConfig+0xc8>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80006b6:	f7ff fee5 	bl	8000484 <HAL_GetTick>
 80006ba:	0002      	movs	r2, r0
 80006bc:	693b      	ldr	r3, [r7, #16]
 80006be:	1ad3      	subs	r3, r2, r3
 80006c0:	2b64      	cmp	r3, #100	; 0x64
 80006c2:	d901      	bls.n	80006c8 <HAL_RCC_OscConfig+0xc8>
          {
            return HAL_TIMEOUT;
 80006c4:	2303      	movs	r3, #3
 80006c6:	e18a      	b.n	80009de <HAL_RCC_OscConfig+0x3de>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80006c8:	4b99      	ldr	r3, [pc, #612]	; (8000930 <HAL_RCC_OscConfig+0x330>)
 80006ca:	681a      	ldr	r2, [r3, #0]
 80006cc:	2380      	movs	r3, #128	; 0x80
 80006ce:	029b      	lsls	r3, r3, #10
 80006d0:	4013      	ands	r3, r2
 80006d2:	d0f0      	beq.n	80006b6 <HAL_RCC_OscConfig+0xb6>
 80006d4:	e013      	b.n	80006fe <HAL_RCC_OscConfig+0xfe>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80006d6:	f7ff fed5 	bl	8000484 <HAL_GetTick>
 80006da:	0003      	movs	r3, r0
 80006dc:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80006de:	e008      	b.n	80006f2 <HAL_RCC_OscConfig+0xf2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80006e0:	f7ff fed0 	bl	8000484 <HAL_GetTick>
 80006e4:	0002      	movs	r2, r0
 80006e6:	693b      	ldr	r3, [r7, #16]
 80006e8:	1ad3      	subs	r3, r2, r3
 80006ea:	2b64      	cmp	r3, #100	; 0x64
 80006ec:	d901      	bls.n	80006f2 <HAL_RCC_OscConfig+0xf2>
          {
            return HAL_TIMEOUT;
 80006ee:	2303      	movs	r3, #3
 80006f0:	e175      	b.n	80009de <HAL_RCC_OscConfig+0x3de>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80006f2:	4b8f      	ldr	r3, [pc, #572]	; (8000930 <HAL_RCC_OscConfig+0x330>)
 80006f4:	681a      	ldr	r2, [r3, #0]
 80006f6:	2380      	movs	r3, #128	; 0x80
 80006f8:	029b      	lsls	r3, r3, #10
 80006fa:	4013      	ands	r3, r2
 80006fc:	d1f0      	bne.n	80006e0 <HAL_RCC_OscConfig+0xe0>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80006fe:	687b      	ldr	r3, [r7, #4]
 8000700:	681b      	ldr	r3, [r3, #0]
 8000702:	2202      	movs	r2, #2
 8000704:	4013      	ands	r3, r2
 8000706:	d100      	bne.n	800070a <HAL_RCC_OscConfig+0x10a>
 8000708:	e08c      	b.n	8000824 <HAL_RCC_OscConfig+0x224>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    assert_param(IS_RCC_HSIDIV(RCC_OscInitStruct->HSIDiv));

    /* Check if HSI48 is used as system clock  */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800070a:	4b89      	ldr	r3, [pc, #548]	; (8000930 <HAL_RCC_OscConfig+0x330>)
 800070c:	689b      	ldr	r3, [r3, #8]
 800070e:	2238      	movs	r2, #56	; 0x38
 8000710:	4013      	ands	r3, r2
 8000712:	617b      	str	r3, [r7, #20]

    if (temp_sysclksrc == RCC_CFGR_SWS_HSI)
 8000714:	697b      	ldr	r3, [r7, #20]
 8000716:	2b00      	cmp	r3, #0
 8000718:	d135      	bne.n	8000786 <HAL_RCC_OscConfig+0x186>
    {
      /* When HSI is used as system clock it can not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800071a:	4b85      	ldr	r3, [pc, #532]	; (8000930 <HAL_RCC_OscConfig+0x330>)
 800071c:	681a      	ldr	r2, [r3, #0]
 800071e:	2380      	movs	r3, #128	; 0x80
 8000720:	00db      	lsls	r3, r3, #3
 8000722:	4013      	ands	r3, r2
 8000724:	d005      	beq.n	8000732 <HAL_RCC_OscConfig+0x132>
 8000726:	687b      	ldr	r3, [r7, #4]
 8000728:	68db      	ldr	r3, [r3, #12]
 800072a:	2b00      	cmp	r3, #0
 800072c:	d101      	bne.n	8000732 <HAL_RCC_OscConfig+0x132>
      {
        return HAL_ERROR;
 800072e:	2301      	movs	r3, #1
 8000730:	e155      	b.n	80009de <HAL_RCC_OscConfig+0x3de>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000732:	4b7f      	ldr	r3, [pc, #508]	; (8000930 <HAL_RCC_OscConfig+0x330>)
 8000734:	685b      	ldr	r3, [r3, #4]
 8000736:	4a81      	ldr	r2, [pc, #516]	; (800093c <HAL_RCC_OscConfig+0x33c>)
 8000738:	4013      	ands	r3, r2
 800073a:	0019      	movs	r1, r3
 800073c:	687b      	ldr	r3, [r7, #4]
 800073e:	695b      	ldr	r3, [r3, #20]
 8000740:	021a      	lsls	r2, r3, #8
 8000742:	4b7b      	ldr	r3, [pc, #492]	; (8000930 <HAL_RCC_OscConfig+0x330>)
 8000744:	430a      	orrs	r2, r1
 8000746:	605a      	str	r2, [r3, #4]

        if (temp_sysclksrc == RCC_CFGR_SWS_HSI)
 8000748:	697b      	ldr	r3, [r7, #20]
 800074a:	2b00      	cmp	r3, #0
 800074c:	d112      	bne.n	8000774 <HAL_RCC_OscConfig+0x174>
        {
          /* Adjust the HSI48 division factor */
          __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 800074e:	4b78      	ldr	r3, [pc, #480]	; (8000930 <HAL_RCC_OscConfig+0x330>)
 8000750:	681b      	ldr	r3, [r3, #0]
 8000752:	4a7b      	ldr	r2, [pc, #492]	; (8000940 <HAL_RCC_OscConfig+0x340>)
 8000754:	4013      	ands	r3, r2
 8000756:	0019      	movs	r1, r3
 8000758:	687b      	ldr	r3, [r7, #4]
 800075a:	691a      	ldr	r2, [r3, #16]
 800075c:	4b74      	ldr	r3, [pc, #464]	; (8000930 <HAL_RCC_OscConfig+0x330>)
 800075e:	430a      	orrs	r2, r1
 8000760:	601a      	str	r2, [r3, #0]

          /* Update the SystemCoreClock global variable with HSISYS value  */
          SystemCoreClock = (HSI_VALUE / (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos)));
 8000762:	4b73      	ldr	r3, [pc, #460]	; (8000930 <HAL_RCC_OscConfig+0x330>)
 8000764:	681b      	ldr	r3, [r3, #0]
 8000766:	0adb      	lsrs	r3, r3, #11
 8000768:	2207      	movs	r2, #7
 800076a:	4013      	ands	r3, r2
 800076c:	4a75      	ldr	r2, [pc, #468]	; (8000944 <HAL_RCC_OscConfig+0x344>)
 800076e:	40da      	lsrs	r2, r3
 8000770:	4b75      	ldr	r3, [pc, #468]	; (8000948 <HAL_RCC_OscConfig+0x348>)
 8000772:	601a      	str	r2, [r3, #0]
        }

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8000774:	4b75      	ldr	r3, [pc, #468]	; (800094c <HAL_RCC_OscConfig+0x34c>)
 8000776:	681b      	ldr	r3, [r3, #0]
 8000778:	0018      	movs	r0, r3
 800077a:	f7ff fe29 	bl	80003d0 <HAL_InitTick>
 800077e:	1e03      	subs	r3, r0, #0
 8000780:	d050      	beq.n	8000824 <HAL_RCC_OscConfig+0x224>
        {
          return HAL_ERROR;
 8000782:	2301      	movs	r3, #1
 8000784:	e12b      	b.n	80009de <HAL_RCC_OscConfig+0x3de>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8000786:	687b      	ldr	r3, [r7, #4]
 8000788:	68db      	ldr	r3, [r3, #12]
 800078a:	2b00      	cmp	r3, #0
 800078c:	d030      	beq.n	80007f0 <HAL_RCC_OscConfig+0x1f0>
      {
        /* Configure the HSI48 division factor */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 800078e:	4b68      	ldr	r3, [pc, #416]	; (8000930 <HAL_RCC_OscConfig+0x330>)
 8000790:	681b      	ldr	r3, [r3, #0]
 8000792:	4a6b      	ldr	r2, [pc, #428]	; (8000940 <HAL_RCC_OscConfig+0x340>)
 8000794:	4013      	ands	r3, r2
 8000796:	0019      	movs	r1, r3
 8000798:	687b      	ldr	r3, [r7, #4]
 800079a:	691a      	ldr	r2, [r3, #16]
 800079c:	4b64      	ldr	r3, [pc, #400]	; (8000930 <HAL_RCC_OscConfig+0x330>)
 800079e:	430a      	orrs	r2, r1
 80007a0:	601a      	str	r2, [r3, #0]

        /* Enable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI_ENABLE();
 80007a2:	4b63      	ldr	r3, [pc, #396]	; (8000930 <HAL_RCC_OscConfig+0x330>)
 80007a4:	681a      	ldr	r2, [r3, #0]
 80007a6:	4b62      	ldr	r3, [pc, #392]	; (8000930 <HAL_RCC_OscConfig+0x330>)
 80007a8:	2180      	movs	r1, #128	; 0x80
 80007aa:	0049      	lsls	r1, r1, #1
 80007ac:	430a      	orrs	r2, r1
 80007ae:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80007b0:	f7ff fe68 	bl	8000484 <HAL_GetTick>
 80007b4:	0003      	movs	r3, r0
 80007b6:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80007b8:	e008      	b.n	80007cc <HAL_RCC_OscConfig+0x1cc>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80007ba:	f7ff fe63 	bl	8000484 <HAL_GetTick>
 80007be:	0002      	movs	r2, r0
 80007c0:	693b      	ldr	r3, [r7, #16]
 80007c2:	1ad3      	subs	r3, r2, r3
 80007c4:	2b02      	cmp	r3, #2
 80007c6:	d901      	bls.n	80007cc <HAL_RCC_OscConfig+0x1cc>
          {
            return HAL_TIMEOUT;
 80007c8:	2303      	movs	r3, #3
 80007ca:	e108      	b.n	80009de <HAL_RCC_OscConfig+0x3de>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80007cc:	4b58      	ldr	r3, [pc, #352]	; (8000930 <HAL_RCC_OscConfig+0x330>)
 80007ce:	681a      	ldr	r2, [r3, #0]
 80007d0:	2380      	movs	r3, #128	; 0x80
 80007d2:	00db      	lsls	r3, r3, #3
 80007d4:	4013      	ands	r3, r2
 80007d6:	d0f0      	beq.n	80007ba <HAL_RCC_OscConfig+0x1ba>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80007d8:	4b55      	ldr	r3, [pc, #340]	; (8000930 <HAL_RCC_OscConfig+0x330>)
 80007da:	685b      	ldr	r3, [r3, #4]
 80007dc:	4a57      	ldr	r2, [pc, #348]	; (800093c <HAL_RCC_OscConfig+0x33c>)
 80007de:	4013      	ands	r3, r2
 80007e0:	0019      	movs	r1, r3
 80007e2:	687b      	ldr	r3, [r7, #4]
 80007e4:	695b      	ldr	r3, [r3, #20]
 80007e6:	021a      	lsls	r2, r3, #8
 80007e8:	4b51      	ldr	r3, [pc, #324]	; (8000930 <HAL_RCC_OscConfig+0x330>)
 80007ea:	430a      	orrs	r2, r1
 80007ec:	605a      	str	r2, [r3, #4]
 80007ee:	e019      	b.n	8000824 <HAL_RCC_OscConfig+0x224>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI_DISABLE();
 80007f0:	4b4f      	ldr	r3, [pc, #316]	; (8000930 <HAL_RCC_OscConfig+0x330>)
 80007f2:	681a      	ldr	r2, [r3, #0]
 80007f4:	4b4e      	ldr	r3, [pc, #312]	; (8000930 <HAL_RCC_OscConfig+0x330>)
 80007f6:	4956      	ldr	r1, [pc, #344]	; (8000950 <HAL_RCC_OscConfig+0x350>)
 80007f8:	400a      	ands	r2, r1
 80007fa:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80007fc:	f7ff fe42 	bl	8000484 <HAL_GetTick>
 8000800:	0003      	movs	r3, r0
 8000802:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8000804:	e008      	b.n	8000818 <HAL_RCC_OscConfig+0x218>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8000806:	f7ff fe3d 	bl	8000484 <HAL_GetTick>
 800080a:	0002      	movs	r2, r0
 800080c:	693b      	ldr	r3, [r7, #16]
 800080e:	1ad3      	subs	r3, r2, r3
 8000810:	2b02      	cmp	r3, #2
 8000812:	d901      	bls.n	8000818 <HAL_RCC_OscConfig+0x218>
          {
            return HAL_TIMEOUT;
 8000814:	2303      	movs	r3, #3
 8000816:	e0e2      	b.n	80009de <HAL_RCC_OscConfig+0x3de>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8000818:	4b45      	ldr	r3, [pc, #276]	; (8000930 <HAL_RCC_OscConfig+0x330>)
 800081a:	681a      	ldr	r2, [r3, #0]
 800081c:	2380      	movs	r3, #128	; 0x80
 800081e:	00db      	lsls	r3, r3, #3
 8000820:	4013      	ands	r3, r2
 8000822:	d1f0      	bne.n	8000806 <HAL_RCC_OscConfig+0x206>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8000824:	687b      	ldr	r3, [r7, #4]
 8000826:	681b      	ldr	r3, [r3, #0]
 8000828:	2208      	movs	r2, #8
 800082a:	4013      	ands	r3, r2
 800082c:	d047      	beq.n	80008be <HAL_RCC_OscConfig+0x2be>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check if LSI is used as system clock */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_LSI)
 800082e:	4b40      	ldr	r3, [pc, #256]	; (8000930 <HAL_RCC_OscConfig+0x330>)
 8000830:	689b      	ldr	r3, [r3, #8]
 8000832:	2238      	movs	r2, #56	; 0x38
 8000834:	4013      	ands	r3, r2
 8000836:	2b18      	cmp	r3, #24
 8000838:	d10a      	bne.n	8000850 <HAL_RCC_OscConfig+0x250>
    {
      /* When LSI is used as system clock it will not be disabled */
      if ((((RCC->CSR2) & RCC_CSR2_LSIRDY) != 0U) && (RCC_OscInitStruct->LSIState == RCC_LSI_OFF))
 800083a:	4b3d      	ldr	r3, [pc, #244]	; (8000930 <HAL_RCC_OscConfig+0x330>)
 800083c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800083e:	2202      	movs	r2, #2
 8000840:	4013      	ands	r3, r2
 8000842:	d03c      	beq.n	80008be <HAL_RCC_OscConfig+0x2be>
 8000844:	687b      	ldr	r3, [r7, #4]
 8000846:	699b      	ldr	r3, [r3, #24]
 8000848:	2b00      	cmp	r3, #0
 800084a:	d138      	bne.n	80008be <HAL_RCC_OscConfig+0x2be>
      {
        return HAL_ERROR;
 800084c:	2301      	movs	r3, #1
 800084e:	e0c6      	b.n	80009de <HAL_RCC_OscConfig+0x3de>
      }
    }
    else
    {
      /* Check the LSI State */
      if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8000850:	687b      	ldr	r3, [r7, #4]
 8000852:	699b      	ldr	r3, [r3, #24]
 8000854:	2b00      	cmp	r3, #0
 8000856:	d019      	beq.n	800088c <HAL_RCC_OscConfig+0x28c>
      {
        /* Enable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_ENABLE();
 8000858:	4b35      	ldr	r3, [pc, #212]	; (8000930 <HAL_RCC_OscConfig+0x330>)
 800085a:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 800085c:	4b34      	ldr	r3, [pc, #208]	; (8000930 <HAL_RCC_OscConfig+0x330>)
 800085e:	2101      	movs	r1, #1
 8000860:	430a      	orrs	r2, r1
 8000862:	661a      	str	r2, [r3, #96]	; 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8000864:	f7ff fe0e 	bl	8000484 <HAL_GetTick>
 8000868:	0003      	movs	r3, r0
 800086a:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is ready */
        while (READ_BIT(RCC->CSR2, RCC_CSR2_LSIRDY) == 0U)
 800086c:	e008      	b.n	8000880 <HAL_RCC_OscConfig+0x280>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800086e:	f7ff fe09 	bl	8000484 <HAL_GetTick>
 8000872:	0002      	movs	r2, r0
 8000874:	693b      	ldr	r3, [r7, #16]
 8000876:	1ad3      	subs	r3, r2, r3
 8000878:	2b02      	cmp	r3, #2
 800087a:	d901      	bls.n	8000880 <HAL_RCC_OscConfig+0x280>
          {
            return HAL_TIMEOUT;
 800087c:	2303      	movs	r3, #3
 800087e:	e0ae      	b.n	80009de <HAL_RCC_OscConfig+0x3de>
        while (READ_BIT(RCC->CSR2, RCC_CSR2_LSIRDY) == 0U)
 8000880:	4b2b      	ldr	r3, [pc, #172]	; (8000930 <HAL_RCC_OscConfig+0x330>)
 8000882:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000884:	2202      	movs	r2, #2
 8000886:	4013      	ands	r3, r2
 8000888:	d0f1      	beq.n	800086e <HAL_RCC_OscConfig+0x26e>
 800088a:	e018      	b.n	80008be <HAL_RCC_OscConfig+0x2be>
        }
      }
      else
      {
        /* Disable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_DISABLE();
 800088c:	4b28      	ldr	r3, [pc, #160]	; (8000930 <HAL_RCC_OscConfig+0x330>)
 800088e:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8000890:	4b27      	ldr	r3, [pc, #156]	; (8000930 <HAL_RCC_OscConfig+0x330>)
 8000892:	2101      	movs	r1, #1
 8000894:	438a      	bics	r2, r1
 8000896:	661a      	str	r2, [r3, #96]	; 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8000898:	f7ff fdf4 	bl	8000484 <HAL_GetTick>
 800089c:	0003      	movs	r3, r0
 800089e:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is disabled */
        while (READ_BIT(RCC->CSR2, RCC_CSR2_LSIRDY) != 0U)
 80008a0:	e008      	b.n	80008b4 <HAL_RCC_OscConfig+0x2b4>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80008a2:	f7ff fdef 	bl	8000484 <HAL_GetTick>
 80008a6:	0002      	movs	r2, r0
 80008a8:	693b      	ldr	r3, [r7, #16]
 80008aa:	1ad3      	subs	r3, r2, r3
 80008ac:	2b02      	cmp	r3, #2
 80008ae:	d901      	bls.n	80008b4 <HAL_RCC_OscConfig+0x2b4>
          {
            return HAL_TIMEOUT;
 80008b0:	2303      	movs	r3, #3
 80008b2:	e094      	b.n	80009de <HAL_RCC_OscConfig+0x3de>
        while (READ_BIT(RCC->CSR2, RCC_CSR2_LSIRDY) != 0U)
 80008b4:	4b1e      	ldr	r3, [pc, #120]	; (8000930 <HAL_RCC_OscConfig+0x330>)
 80008b6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80008b8:	2202      	movs	r2, #2
 80008ba:	4013      	ands	r3, r2
 80008bc:	d1f1      	bne.n	80008a2 <HAL_RCC_OscConfig+0x2a2>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80008be:	687b      	ldr	r3, [r7, #4]
 80008c0:	681b      	ldr	r3, [r3, #0]
 80008c2:	2204      	movs	r2, #4
 80008c4:	4013      	ands	r3, r2
 80008c6:	d100      	bne.n	80008ca <HAL_RCC_OscConfig+0x2ca>
 80008c8:	e088      	b.n	80009dc <HAL_RCC_OscConfig+0x3dc>
  {
    FlagStatus       pwrclkchanged = RESET;
 80008ca:	230f      	movs	r3, #15
 80008cc:	18fb      	adds	r3, r7, r3
 80008ce:	2200      	movs	r2, #0
 80008d0:	701a      	strb	r2, [r3, #0]

    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* When the LSE is used as system clock, it is not allowed disable it */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_LSE)
 80008d2:	4b17      	ldr	r3, [pc, #92]	; (8000930 <HAL_RCC_OscConfig+0x330>)
 80008d4:	689b      	ldr	r3, [r3, #8]
 80008d6:	2238      	movs	r2, #56	; 0x38
 80008d8:	4013      	ands	r3, r2
 80008da:	2b20      	cmp	r3, #32
 80008dc:	d10c      	bne.n	80008f8 <HAL_RCC_OscConfig+0x2f8>
    {
      if ((((RCC->CSR1) & RCC_CSR1_LSERDY) != 0U) && (RCC_OscInitStruct->LSEState == RCC_LSE_OFF))
 80008de:	4b14      	ldr	r3, [pc, #80]	; (8000930 <HAL_RCC_OscConfig+0x330>)
 80008e0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80008e2:	2202      	movs	r2, #2
 80008e4:	4013      	ands	r3, r2
 80008e6:	d100      	bne.n	80008ea <HAL_RCC_OscConfig+0x2ea>
 80008e8:	e078      	b.n	80009dc <HAL_RCC_OscConfig+0x3dc>
 80008ea:	687b      	ldr	r3, [r7, #4]
 80008ec:	689b      	ldr	r3, [r3, #8]
 80008ee:	2b00      	cmp	r3, #0
 80008f0:	d000      	beq.n	80008f4 <HAL_RCC_OscConfig+0x2f4>
 80008f2:	e073      	b.n	80009dc <HAL_RCC_OscConfig+0x3dc>
      {
        return HAL_ERROR;
 80008f4:	2301      	movs	r3, #1
 80008f6:	e072      	b.n	80009de <HAL_RCC_OscConfig+0x3de>
    }
    else
    {
      /* Update LSE configuration in RTC Domain control register    */
      /* Set the new LSE configuration -----------------------------------------*/
      __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80008f8:	687b      	ldr	r3, [r7, #4]
 80008fa:	689b      	ldr	r3, [r3, #8]
 80008fc:	2b01      	cmp	r3, #1
 80008fe:	d106      	bne.n	800090e <HAL_RCC_OscConfig+0x30e>
 8000900:	4b0b      	ldr	r3, [pc, #44]	; (8000930 <HAL_RCC_OscConfig+0x330>)
 8000902:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8000904:	4b0a      	ldr	r3, [pc, #40]	; (8000930 <HAL_RCC_OscConfig+0x330>)
 8000906:	2101      	movs	r1, #1
 8000908:	430a      	orrs	r2, r1
 800090a:	65da      	str	r2, [r3, #92]	; 0x5c
 800090c:	e02e      	b.n	800096c <HAL_RCC_OscConfig+0x36c>
 800090e:	687b      	ldr	r3, [r7, #4]
 8000910:	689b      	ldr	r3, [r3, #8]
 8000912:	2b05      	cmp	r3, #5
 8000914:	d11e      	bne.n	8000954 <HAL_RCC_OscConfig+0x354>
 8000916:	4b06      	ldr	r3, [pc, #24]	; (8000930 <HAL_RCC_OscConfig+0x330>)
 8000918:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 800091a:	4b05      	ldr	r3, [pc, #20]	; (8000930 <HAL_RCC_OscConfig+0x330>)
 800091c:	2104      	movs	r1, #4
 800091e:	430a      	orrs	r2, r1
 8000920:	65da      	str	r2, [r3, #92]	; 0x5c
 8000922:	4b03      	ldr	r3, [pc, #12]	; (8000930 <HAL_RCC_OscConfig+0x330>)
 8000924:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8000926:	4b02      	ldr	r3, [pc, #8]	; (8000930 <HAL_RCC_OscConfig+0x330>)
 8000928:	2101      	movs	r1, #1
 800092a:	430a      	orrs	r2, r1
 800092c:	65da      	str	r2, [r3, #92]	; 0x5c
 800092e:	e01d      	b.n	800096c <HAL_RCC_OscConfig+0x36c>
 8000930:	40021000 	.word	0x40021000
 8000934:	fffeffff 	.word	0xfffeffff
 8000938:	fffbffff 	.word	0xfffbffff
 800093c:	ffff80ff 	.word	0xffff80ff
 8000940:	ffffc7ff 	.word	0xffffc7ff
 8000944:	02dc6c00 	.word	0x02dc6c00
 8000948:	20000000 	.word	0x20000000
 800094c:	20000004 	.word	0x20000004
 8000950:	fffffeff 	.word	0xfffffeff
 8000954:	4b24      	ldr	r3, [pc, #144]	; (80009e8 <HAL_RCC_OscConfig+0x3e8>)
 8000956:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8000958:	4b23      	ldr	r3, [pc, #140]	; (80009e8 <HAL_RCC_OscConfig+0x3e8>)
 800095a:	2101      	movs	r1, #1
 800095c:	438a      	bics	r2, r1
 800095e:	65da      	str	r2, [r3, #92]	; 0x5c
 8000960:	4b21      	ldr	r3, [pc, #132]	; (80009e8 <HAL_RCC_OscConfig+0x3e8>)
 8000962:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8000964:	4b20      	ldr	r3, [pc, #128]	; (80009e8 <HAL_RCC_OscConfig+0x3e8>)
 8000966:	2104      	movs	r1, #4
 8000968:	438a      	bics	r2, r1
 800096a:	65da      	str	r2, [r3, #92]	; 0x5c

      /* Check the LSE State */
      if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800096c:	687b      	ldr	r3, [r7, #4]
 800096e:	689b      	ldr	r3, [r3, #8]
 8000970:	2b00      	cmp	r3, #0
 8000972:	d014      	beq.n	800099e <HAL_RCC_OscConfig+0x39e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8000974:	f7ff fd86 	bl	8000484 <HAL_GetTick>
 8000978:	0003      	movs	r3, r0
 800097a:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->CSR1, RCC_CSR1_LSERDY) == 0U)
 800097c:	e009      	b.n	8000992 <HAL_RCC_OscConfig+0x392>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800097e:	f7ff fd81 	bl	8000484 <HAL_GetTick>
 8000982:	0002      	movs	r2, r0
 8000984:	693b      	ldr	r3, [r7, #16]
 8000986:	1ad3      	subs	r3, r2, r3
 8000988:	4a18      	ldr	r2, [pc, #96]	; (80009ec <HAL_RCC_OscConfig+0x3ec>)
 800098a:	4293      	cmp	r3, r2
 800098c:	d901      	bls.n	8000992 <HAL_RCC_OscConfig+0x392>
          {
            return HAL_TIMEOUT;
 800098e:	2303      	movs	r3, #3
 8000990:	e025      	b.n	80009de <HAL_RCC_OscConfig+0x3de>
        while (READ_BIT(RCC->CSR1, RCC_CSR1_LSERDY) == 0U)
 8000992:	4b15      	ldr	r3, [pc, #84]	; (80009e8 <HAL_RCC_OscConfig+0x3e8>)
 8000994:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8000996:	2202      	movs	r2, #2
 8000998:	4013      	ands	r3, r2
 800099a:	d0f0      	beq.n	800097e <HAL_RCC_OscConfig+0x37e>
 800099c:	e013      	b.n	80009c6 <HAL_RCC_OscConfig+0x3c6>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800099e:	f7ff fd71 	bl	8000484 <HAL_GetTick>
 80009a2:	0003      	movs	r3, r0
 80009a4:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is disabled */
        while (READ_BIT(RCC->CSR1, RCC_CSR1_LSERDY) != 0U)
 80009a6:	e009      	b.n	80009bc <HAL_RCC_OscConfig+0x3bc>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80009a8:	f7ff fd6c 	bl	8000484 <HAL_GetTick>
 80009ac:	0002      	movs	r2, r0
 80009ae:	693b      	ldr	r3, [r7, #16]
 80009b0:	1ad3      	subs	r3, r2, r3
 80009b2:	4a0e      	ldr	r2, [pc, #56]	; (80009ec <HAL_RCC_OscConfig+0x3ec>)
 80009b4:	4293      	cmp	r3, r2
 80009b6:	d901      	bls.n	80009bc <HAL_RCC_OscConfig+0x3bc>
          {
            return HAL_TIMEOUT;
 80009b8:	2303      	movs	r3, #3
 80009ba:	e010      	b.n	80009de <HAL_RCC_OscConfig+0x3de>
        while (READ_BIT(RCC->CSR1, RCC_CSR1_LSERDY) != 0U)
 80009bc:	4b0a      	ldr	r3, [pc, #40]	; (80009e8 <HAL_RCC_OscConfig+0x3e8>)
 80009be:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80009c0:	2202      	movs	r2, #2
 80009c2:	4013      	ands	r3, r2
 80009c4:	d1f0      	bne.n	80009a8 <HAL_RCC_OscConfig+0x3a8>
          }
        }
      }

      /* Restore clock configuration if changed */
      if (pwrclkchanged == SET)
 80009c6:	230f      	movs	r3, #15
 80009c8:	18fb      	adds	r3, r7, r3
 80009ca:	781b      	ldrb	r3, [r3, #0]
 80009cc:	2b01      	cmp	r3, #1
 80009ce:	d105      	bne.n	80009dc <HAL_RCC_OscConfig+0x3dc>
      {
        __HAL_RCC_PWR_CLK_DISABLE();
 80009d0:	4b05      	ldr	r3, [pc, #20]	; (80009e8 <HAL_RCC_OscConfig+0x3e8>)
 80009d2:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80009d4:	4b04      	ldr	r3, [pc, #16]	; (80009e8 <HAL_RCC_OscConfig+0x3e8>)
 80009d6:	4906      	ldr	r1, [pc, #24]	; (80009f0 <HAL_RCC_OscConfig+0x3f0>)
 80009d8:	400a      	ands	r2, r1
 80009da:	63da      	str	r2, [r3, #60]	; 0x3c
      }
    }
  }
  return HAL_OK;
 80009dc:	2300      	movs	r3, #0
}
 80009de:	0018      	movs	r0, r3
 80009e0:	46bd      	mov	sp, r7
 80009e2:	b006      	add	sp, #24
 80009e4:	bd80      	pop	{r7, pc}
 80009e6:	46c0      	nop			; (mov r8, r8)
 80009e8:	40021000 	.word	0x40021000
 80009ec:	00001388 	.word	0x00001388
 80009f0:	efffffff 	.word	0xefffffff

080009f4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80009f4:	b580      	push	{r7, lr}
 80009f6:	b084      	sub	sp, #16
 80009f8:	af00      	add	r7, sp, #0
 80009fa:	6078      	str	r0, [r7, #4]
 80009fc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80009fe:	687b      	ldr	r3, [r7, #4]
 8000a00:	2b00      	cmp	r3, #0
 8000a02:	d101      	bne.n	8000a08 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8000a04:	2301      	movs	r3, #1
 8000a06:	e0e9      	b.n	8000bdc <HAL_RCC_ClockConfig+0x1e8>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the FLASH clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8000a08:	4b76      	ldr	r3, [pc, #472]	; (8000be4 <HAL_RCC_ClockConfig+0x1f0>)
 8000a0a:	681b      	ldr	r3, [r3, #0]
 8000a0c:	2207      	movs	r2, #7
 8000a0e:	4013      	ands	r3, r2
 8000a10:	683a      	ldr	r2, [r7, #0]
 8000a12:	429a      	cmp	r2, r3
 8000a14:	d91e      	bls.n	8000a54 <HAL_RCC_ClockConfig+0x60>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8000a16:	4b73      	ldr	r3, [pc, #460]	; (8000be4 <HAL_RCC_ClockConfig+0x1f0>)
 8000a18:	681b      	ldr	r3, [r3, #0]
 8000a1a:	2207      	movs	r2, #7
 8000a1c:	4393      	bics	r3, r2
 8000a1e:	0019      	movs	r1, r3
 8000a20:	4b70      	ldr	r3, [pc, #448]	; (8000be4 <HAL_RCC_ClockConfig+0x1f0>)
 8000a22:	683a      	ldr	r2, [r7, #0]
 8000a24:	430a      	orrs	r2, r1
 8000a26:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8000a28:	f7ff fd2c 	bl	8000484 <HAL_GetTick>
 8000a2c:	0003      	movs	r3, r0
 8000a2e:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8000a30:	e009      	b.n	8000a46 <HAL_RCC_ClockConfig+0x52>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8000a32:	f7ff fd27 	bl	8000484 <HAL_GetTick>
 8000a36:	0002      	movs	r2, r0
 8000a38:	68fb      	ldr	r3, [r7, #12]
 8000a3a:	1ad3      	subs	r3, r2, r3
 8000a3c:	4a6a      	ldr	r2, [pc, #424]	; (8000be8 <HAL_RCC_ClockConfig+0x1f4>)
 8000a3e:	4293      	cmp	r3, r2
 8000a40:	d901      	bls.n	8000a46 <HAL_RCC_ClockConfig+0x52>
      {
        return HAL_TIMEOUT;
 8000a42:	2303      	movs	r3, #3
 8000a44:	e0ca      	b.n	8000bdc <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8000a46:	4b67      	ldr	r3, [pc, #412]	; (8000be4 <HAL_RCC_ClockConfig+0x1f0>)
 8000a48:	681b      	ldr	r3, [r3, #0]
 8000a4a:	2207      	movs	r2, #7
 8000a4c:	4013      	ands	r3, r2
 8000a4e:	683a      	ldr	r2, [r7, #0]
 8000a50:	429a      	cmp	r2, r3
 8000a52:	d1ee      	bne.n	8000a32 <HAL_RCC_ClockConfig+0x3e>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8000a54:	687b      	ldr	r3, [r7, #4]
 8000a56:	681b      	ldr	r3, [r3, #0]
 8000a58:	2202      	movs	r2, #2
 8000a5a:	4013      	ands	r3, r2
 8000a5c:	d017      	beq.n	8000a8e <HAL_RCC_ClockConfig+0x9a>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8000a5e:	687b      	ldr	r3, [r7, #4]
 8000a60:	681b      	ldr	r3, [r3, #0]
 8000a62:	2204      	movs	r2, #4
 8000a64:	4013      	ands	r3, r2
 8000a66:	d008      	beq.n	8000a7a <HAL_RCC_ClockConfig+0x86>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 8000a68:	4b60      	ldr	r3, [pc, #384]	; (8000bec <HAL_RCC_ClockConfig+0x1f8>)
 8000a6a:	689b      	ldr	r3, [r3, #8]
 8000a6c:	4a60      	ldr	r2, [pc, #384]	; (8000bf0 <HAL_RCC_ClockConfig+0x1fc>)
 8000a6e:	401a      	ands	r2, r3
 8000a70:	4b5e      	ldr	r3, [pc, #376]	; (8000bec <HAL_RCC_ClockConfig+0x1f8>)
 8000a72:	21b0      	movs	r1, #176	; 0xb0
 8000a74:	0109      	lsls	r1, r1, #4
 8000a76:	430a      	orrs	r2, r1
 8000a78:	609a      	str	r2, [r3, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8000a7a:	4b5c      	ldr	r3, [pc, #368]	; (8000bec <HAL_RCC_ClockConfig+0x1f8>)
 8000a7c:	689b      	ldr	r3, [r3, #8]
 8000a7e:	4a5d      	ldr	r2, [pc, #372]	; (8000bf4 <HAL_RCC_ClockConfig+0x200>)
 8000a80:	4013      	ands	r3, r2
 8000a82:	0019      	movs	r1, r3
 8000a84:	687b      	ldr	r3, [r7, #4]
 8000a86:	68da      	ldr	r2, [r3, #12]
 8000a88:	4b58      	ldr	r3, [pc, #352]	; (8000bec <HAL_RCC_ClockConfig+0x1f8>)
 8000a8a:	430a      	orrs	r2, r1
 8000a8c:	609a      	str	r2, [r3, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8000a8e:	687b      	ldr	r3, [r7, #4]
 8000a90:	681b      	ldr	r3, [r3, #0]
 8000a92:	2201      	movs	r2, #1
 8000a94:	4013      	ands	r3, r2
 8000a96:	d055      	beq.n	8000b44 <HAL_RCC_ClockConfig+0x150>
  {
    assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    MODIFY_REG(RCC->CR, RCC_CR_SYSDIV, RCC_ClkInitStruct->SYSCLKDivider);
 8000a98:	4b54      	ldr	r3, [pc, #336]	; (8000bec <HAL_RCC_ClockConfig+0x1f8>)
 8000a9a:	681b      	ldr	r3, [r3, #0]
 8000a9c:	221c      	movs	r2, #28
 8000a9e:	4393      	bics	r3, r2
 8000aa0:	0019      	movs	r1, r3
 8000aa2:	687b      	ldr	r3, [r7, #4]
 8000aa4:	689a      	ldr	r2, [r3, #8]
 8000aa6:	4b51      	ldr	r3, [pc, #324]	; (8000bec <HAL_RCC_ClockConfig+0x1f8>)
 8000aa8:	430a      	orrs	r2, r1
 8000aaa:	601a      	str	r2, [r3, #0]

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8000aac:	687b      	ldr	r3, [r7, #4]
 8000aae:	685b      	ldr	r3, [r3, #4]
 8000ab0:	2b01      	cmp	r3, #1
 8000ab2:	d107      	bne.n	8000ac4 <HAL_RCC_ClockConfig+0xd0>
    {
      /* Check the HSE ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8000ab4:	4b4d      	ldr	r3, [pc, #308]	; (8000bec <HAL_RCC_ClockConfig+0x1f8>)
 8000ab6:	681a      	ldr	r2, [r3, #0]
 8000ab8:	2380      	movs	r3, #128	; 0x80
 8000aba:	029b      	lsls	r3, r3, #10
 8000abc:	4013      	ands	r3, r2
 8000abe:	d11f      	bne.n	8000b00 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8000ac0:	2301      	movs	r3, #1
 8000ac2:	e08b      	b.n	8000bdc <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* HSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8000ac4:	687b      	ldr	r3, [r7, #4]
 8000ac6:	685b      	ldr	r3, [r3, #4]
 8000ac8:	2b00      	cmp	r3, #0
 8000aca:	d107      	bne.n	8000adc <HAL_RCC_ClockConfig+0xe8>
    {
      /* Check the HSI ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8000acc:	4b47      	ldr	r3, [pc, #284]	; (8000bec <HAL_RCC_ClockConfig+0x1f8>)
 8000ace:	681a      	ldr	r2, [r3, #0]
 8000ad0:	2380      	movs	r3, #128	; 0x80
 8000ad2:	00db      	lsls	r3, r3, #3
 8000ad4:	4013      	ands	r3, r2
 8000ad6:	d113      	bne.n	8000b00 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8000ad8:	2301      	movs	r3, #1
 8000ada:	e07f      	b.n	8000bdc <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* LSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_LSI)
 8000adc:	687b      	ldr	r3, [r7, #4]
 8000ade:	685b      	ldr	r3, [r3, #4]
 8000ae0:	2b03      	cmp	r3, #3
 8000ae2:	d106      	bne.n	8000af2 <HAL_RCC_ClockConfig+0xfe>
    {
      /* Check the LSI ready flag */
      if (READ_BIT(RCC->CSR2, RCC_CSR2_LSIRDY) == 0U)
 8000ae4:	4b41      	ldr	r3, [pc, #260]	; (8000bec <HAL_RCC_ClockConfig+0x1f8>)
 8000ae6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000ae8:	2202      	movs	r2, #2
 8000aea:	4013      	ands	r3, r2
 8000aec:	d108      	bne.n	8000b00 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8000aee:	2301      	movs	r3, #1
 8000af0:	e074      	b.n	8000bdc <HAL_RCC_ClockConfig+0x1e8>
    }
    /* LSE is selected as System Clock Source */
    else
    {
      /* Check the LSE ready flag */
      if (READ_BIT(RCC->CSR1, RCC_CSR1_LSERDY) == 0U)
 8000af2:	4b3e      	ldr	r3, [pc, #248]	; (8000bec <HAL_RCC_ClockConfig+0x1f8>)
 8000af4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8000af6:	2202      	movs	r2, #2
 8000af8:	4013      	ands	r3, r2
 8000afa:	d101      	bne.n	8000b00 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8000afc:	2301      	movs	r3, #1
 8000afe:	e06d      	b.n	8000bdc <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8000b00:	4b3a      	ldr	r3, [pc, #232]	; (8000bec <HAL_RCC_ClockConfig+0x1f8>)
 8000b02:	689b      	ldr	r3, [r3, #8]
 8000b04:	2207      	movs	r2, #7
 8000b06:	4393      	bics	r3, r2
 8000b08:	0019      	movs	r1, r3
 8000b0a:	687b      	ldr	r3, [r7, #4]
 8000b0c:	685a      	ldr	r2, [r3, #4]
 8000b0e:	4b37      	ldr	r3, [pc, #220]	; (8000bec <HAL_RCC_ClockConfig+0x1f8>)
 8000b10:	430a      	orrs	r2, r1
 8000b12:	609a      	str	r2, [r3, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8000b14:	f7ff fcb6 	bl	8000484 <HAL_GetTick>
 8000b18:	0003      	movs	r3, r0
 8000b1a:	60fb      	str	r3, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8000b1c:	e009      	b.n	8000b32 <HAL_RCC_ClockConfig+0x13e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8000b1e:	f7ff fcb1 	bl	8000484 <HAL_GetTick>
 8000b22:	0002      	movs	r2, r0
 8000b24:	68fb      	ldr	r3, [r7, #12]
 8000b26:	1ad3      	subs	r3, r2, r3
 8000b28:	4a2f      	ldr	r2, [pc, #188]	; (8000be8 <HAL_RCC_ClockConfig+0x1f4>)
 8000b2a:	4293      	cmp	r3, r2
 8000b2c:	d901      	bls.n	8000b32 <HAL_RCC_ClockConfig+0x13e>
      {
        return HAL_TIMEOUT;
 8000b2e:	2303      	movs	r3, #3
 8000b30:	e054      	b.n	8000bdc <HAL_RCC_ClockConfig+0x1e8>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8000b32:	4b2e      	ldr	r3, [pc, #184]	; (8000bec <HAL_RCC_ClockConfig+0x1f8>)
 8000b34:	689b      	ldr	r3, [r3, #8]
 8000b36:	2238      	movs	r2, #56	; 0x38
 8000b38:	401a      	ands	r2, r3
 8000b3a:	687b      	ldr	r3, [r7, #4]
 8000b3c:	685b      	ldr	r3, [r3, #4]
 8000b3e:	00db      	lsls	r3, r3, #3
 8000b40:	429a      	cmp	r2, r3
 8000b42:	d1ec      	bne.n	8000b1e <HAL_RCC_ClockConfig+0x12a>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8000b44:	4b27      	ldr	r3, [pc, #156]	; (8000be4 <HAL_RCC_ClockConfig+0x1f0>)
 8000b46:	681b      	ldr	r3, [r3, #0]
 8000b48:	2207      	movs	r2, #7
 8000b4a:	4013      	ands	r3, r2
 8000b4c:	683a      	ldr	r2, [r7, #0]
 8000b4e:	429a      	cmp	r2, r3
 8000b50:	d21e      	bcs.n	8000b90 <HAL_RCC_ClockConfig+0x19c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8000b52:	4b24      	ldr	r3, [pc, #144]	; (8000be4 <HAL_RCC_ClockConfig+0x1f0>)
 8000b54:	681b      	ldr	r3, [r3, #0]
 8000b56:	2207      	movs	r2, #7
 8000b58:	4393      	bics	r3, r2
 8000b5a:	0019      	movs	r1, r3
 8000b5c:	4b21      	ldr	r3, [pc, #132]	; (8000be4 <HAL_RCC_ClockConfig+0x1f0>)
 8000b5e:	683a      	ldr	r2, [r7, #0]
 8000b60:	430a      	orrs	r2, r1
 8000b62:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8000b64:	f7ff fc8e 	bl	8000484 <HAL_GetTick>
 8000b68:	0003      	movs	r3, r0
 8000b6a:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8000b6c:	e009      	b.n	8000b82 <HAL_RCC_ClockConfig+0x18e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8000b6e:	f7ff fc89 	bl	8000484 <HAL_GetTick>
 8000b72:	0002      	movs	r2, r0
 8000b74:	68fb      	ldr	r3, [r7, #12]
 8000b76:	1ad3      	subs	r3, r2, r3
 8000b78:	4a1b      	ldr	r2, [pc, #108]	; (8000be8 <HAL_RCC_ClockConfig+0x1f4>)
 8000b7a:	4293      	cmp	r3, r2
 8000b7c:	d901      	bls.n	8000b82 <HAL_RCC_ClockConfig+0x18e>
      {
        return HAL_TIMEOUT;
 8000b7e:	2303      	movs	r3, #3
 8000b80:	e02c      	b.n	8000bdc <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8000b82:	4b18      	ldr	r3, [pc, #96]	; (8000be4 <HAL_RCC_ClockConfig+0x1f0>)
 8000b84:	681b      	ldr	r3, [r3, #0]
 8000b86:	2207      	movs	r2, #7
 8000b88:	4013      	ands	r3, r2
 8000b8a:	683a      	ldr	r2, [r7, #0]
 8000b8c:	429a      	cmp	r2, r3
 8000b8e:	d1ee      	bne.n	8000b6e <HAL_RCC_ClockConfig+0x17a>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8000b90:	687b      	ldr	r3, [r7, #4]
 8000b92:	681b      	ldr	r3, [r3, #0]
 8000b94:	2204      	movs	r2, #4
 8000b96:	4013      	ands	r3, r2
 8000b98:	d009      	beq.n	8000bae <HAL_RCC_ClockConfig+0x1ba>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 8000b9a:	4b14      	ldr	r3, [pc, #80]	; (8000bec <HAL_RCC_ClockConfig+0x1f8>)
 8000b9c:	689b      	ldr	r3, [r3, #8]
 8000b9e:	4a16      	ldr	r2, [pc, #88]	; (8000bf8 <HAL_RCC_ClockConfig+0x204>)
 8000ba0:	4013      	ands	r3, r2
 8000ba2:	0019      	movs	r1, r3
 8000ba4:	687b      	ldr	r3, [r7, #4]
 8000ba6:	691a      	ldr	r2, [r3, #16]
 8000ba8:	4b10      	ldr	r3, [pc, #64]	; (8000bec <HAL_RCC_ClockConfig+0x1f8>)
 8000baa:	430a      	orrs	r2, r1
 8000bac:	609a      	str	r2, [r3, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos]) & 0x1FU));
 8000bae:	f000 f82b 	bl	8000c08 <HAL_RCC_GetSysClockFreq>
 8000bb2:	0001      	movs	r1, r0
 8000bb4:	4b0d      	ldr	r3, [pc, #52]	; (8000bec <HAL_RCC_ClockConfig+0x1f8>)
 8000bb6:	689b      	ldr	r3, [r3, #8]
 8000bb8:	0a1b      	lsrs	r3, r3, #8
 8000bba:	220f      	movs	r2, #15
 8000bbc:	401a      	ands	r2, r3
 8000bbe:	4b0f      	ldr	r3, [pc, #60]	; (8000bfc <HAL_RCC_ClockConfig+0x208>)
 8000bc0:	0092      	lsls	r2, r2, #2
 8000bc2:	58d3      	ldr	r3, [r2, r3]
 8000bc4:	221f      	movs	r2, #31
 8000bc6:	4013      	ands	r3, r2
 8000bc8:	000a      	movs	r2, r1
 8000bca:	40da      	lsrs	r2, r3
 8000bcc:	4b0c      	ldr	r3, [pc, #48]	; (8000c00 <HAL_RCC_ClockConfig+0x20c>)
 8000bce:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 8000bd0:	4b0c      	ldr	r3, [pc, #48]	; (8000c04 <HAL_RCC_ClockConfig+0x210>)
 8000bd2:	681b      	ldr	r3, [r3, #0]
 8000bd4:	0018      	movs	r0, r3
 8000bd6:	f7ff fbfb 	bl	80003d0 <HAL_InitTick>
 8000bda:	0003      	movs	r3, r0
}
 8000bdc:	0018      	movs	r0, r3
 8000bde:	46bd      	mov	sp, r7
 8000be0:	b004      	add	sp, #16
 8000be2:	bd80      	pop	{r7, pc}
 8000be4:	40022000 	.word	0x40022000
 8000be8:	00001388 	.word	0x00001388
 8000bec:	40021000 	.word	0x40021000
 8000bf0:	ffff84ff 	.word	0xffff84ff
 8000bf4:	fffff0ff 	.word	0xfffff0ff
 8000bf8:	ffff8fff 	.word	0xffff8fff
 8000bfc:	08000cfc 	.word	0x08000cfc
 8000c00:	20000000 	.word	0x20000000
 8000c04:	20000004 	.word	0x20000004

08000c08 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8000c08:	b580      	push	{r7, lr}
 8000c0a:	b082      	sub	sp, #8
 8000c0c:	af00      	add	r7, sp, #0
  uint32_t hsidiv;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 8000c0e:	4b1c      	ldr	r3, [pc, #112]	; (8000c80 <HAL_RCC_GetSysClockFreq+0x78>)
 8000c10:	689b      	ldr	r3, [r3, #8]
 8000c12:	2238      	movs	r2, #56	; 0x38
 8000c14:	4013      	ands	r3, r2
 8000c16:	d10f      	bne.n	8000c38 <HAL_RCC_GetSysClockFreq+0x30>
  {
    /* HSISYS can be derived for HSI48 */
    hsidiv = (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos));
 8000c18:	4b19      	ldr	r3, [pc, #100]	; (8000c80 <HAL_RCC_GetSysClockFreq+0x78>)
 8000c1a:	681b      	ldr	r3, [r3, #0]
 8000c1c:	0adb      	lsrs	r3, r3, #11
 8000c1e:	2207      	movs	r2, #7
 8000c20:	4013      	ands	r3, r2
 8000c22:	2201      	movs	r2, #1
 8000c24:	409a      	lsls	r2, r3
 8000c26:	0013      	movs	r3, r2
 8000c28:	603b      	str	r3, [r7, #0]

    /* HSI used as system clock source */
    sysclockfreq = (HSI_VALUE / hsidiv);
 8000c2a:	6839      	ldr	r1, [r7, #0]
 8000c2c:	4815      	ldr	r0, [pc, #84]	; (8000c84 <HAL_RCC_GetSysClockFreq+0x7c>)
 8000c2e:	f7ff fa6b 	bl	8000108 <__udivsi3>
 8000c32:	0003      	movs	r3, r0
 8000c34:	607b      	str	r3, [r7, #4]
 8000c36:	e01e      	b.n	8000c76 <HAL_RCC_GetSysClockFreq+0x6e>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8000c38:	4b11      	ldr	r3, [pc, #68]	; (8000c80 <HAL_RCC_GetSysClockFreq+0x78>)
 8000c3a:	689b      	ldr	r3, [r3, #8]
 8000c3c:	2238      	movs	r2, #56	; 0x38
 8000c3e:	4013      	ands	r3, r2
 8000c40:	2b08      	cmp	r3, #8
 8000c42:	d102      	bne.n	8000c4a <HAL_RCC_GetSysClockFreq+0x42>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8000c44:	4b10      	ldr	r3, [pc, #64]	; (8000c88 <HAL_RCC_GetSysClockFreq+0x80>)
 8000c46:	607b      	str	r3, [r7, #4]
 8000c48:	e015      	b.n	8000c76 <HAL_RCC_GetSysClockFreq+0x6e>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_LSE)
 8000c4a:	4b0d      	ldr	r3, [pc, #52]	; (8000c80 <HAL_RCC_GetSysClockFreq+0x78>)
 8000c4c:	689b      	ldr	r3, [r3, #8]
 8000c4e:	2238      	movs	r2, #56	; 0x38
 8000c50:	4013      	ands	r3, r2
 8000c52:	2b20      	cmp	r3, #32
 8000c54:	d103      	bne.n	8000c5e <HAL_RCC_GetSysClockFreq+0x56>
  {
    /* LSE used as system clock source */
    sysclockfreq = LSE_VALUE;
 8000c56:	2380      	movs	r3, #128	; 0x80
 8000c58:	021b      	lsls	r3, r3, #8
 8000c5a:	607b      	str	r3, [r7, #4]
 8000c5c:	e00b      	b.n	8000c76 <HAL_RCC_GetSysClockFreq+0x6e>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_LSI)
 8000c5e:	4b08      	ldr	r3, [pc, #32]	; (8000c80 <HAL_RCC_GetSysClockFreq+0x78>)
 8000c60:	689b      	ldr	r3, [r3, #8]
 8000c62:	2238      	movs	r2, #56	; 0x38
 8000c64:	4013      	ands	r3, r2
 8000c66:	2b18      	cmp	r3, #24
 8000c68:	d103      	bne.n	8000c72 <HAL_RCC_GetSysClockFreq+0x6a>
  {
    /* LSI used as system clock source */
    sysclockfreq = LSI_VALUE;
 8000c6a:	23fa      	movs	r3, #250	; 0xfa
 8000c6c:	01db      	lsls	r3, r3, #7
 8000c6e:	607b      	str	r3, [r7, #4]
 8000c70:	e001      	b.n	8000c76 <HAL_RCC_GetSysClockFreq+0x6e>
  }
  else
  {
    sysclockfreq = 0U;
 8000c72:	2300      	movs	r3, #0
 8000c74:	607b      	str	r3, [r7, #4]
  }

  return sysclockfreq;
 8000c76:	687b      	ldr	r3, [r7, #4]
}
 8000c78:	0018      	movs	r0, r3
 8000c7a:	46bd      	mov	sp, r7
 8000c7c:	b002      	add	sp, #8
 8000c7e:	bd80      	pop	{r7, pc}
 8000c80:	40021000 	.word	0x40021000
 8000c84:	02dc6c00 	.word	0x02dc6c00
 8000c88:	007a1200 	.word	0x007a1200

08000c8c <__libc_init_array>:
 8000c8c:	b570      	push	{r4, r5, r6, lr}
 8000c8e:	2600      	movs	r6, #0
 8000c90:	4d0c      	ldr	r5, [pc, #48]	; (8000cc4 <__libc_init_array+0x38>)
 8000c92:	4c0d      	ldr	r4, [pc, #52]	; (8000cc8 <__libc_init_array+0x3c>)
 8000c94:	1b64      	subs	r4, r4, r5
 8000c96:	10a4      	asrs	r4, r4, #2
 8000c98:	42a6      	cmp	r6, r4
 8000c9a:	d109      	bne.n	8000cb0 <__libc_init_array+0x24>
 8000c9c:	2600      	movs	r6, #0
 8000c9e:	f000 f821 	bl	8000ce4 <_init>
 8000ca2:	4d0a      	ldr	r5, [pc, #40]	; (8000ccc <__libc_init_array+0x40>)
 8000ca4:	4c0a      	ldr	r4, [pc, #40]	; (8000cd0 <__libc_init_array+0x44>)
 8000ca6:	1b64      	subs	r4, r4, r5
 8000ca8:	10a4      	asrs	r4, r4, #2
 8000caa:	42a6      	cmp	r6, r4
 8000cac:	d105      	bne.n	8000cba <__libc_init_array+0x2e>
 8000cae:	bd70      	pop	{r4, r5, r6, pc}
 8000cb0:	00b3      	lsls	r3, r6, #2
 8000cb2:	58eb      	ldr	r3, [r5, r3]
 8000cb4:	4798      	blx	r3
 8000cb6:	3601      	adds	r6, #1
 8000cb8:	e7ee      	b.n	8000c98 <__libc_init_array+0xc>
 8000cba:	00b3      	lsls	r3, r6, #2
 8000cbc:	58eb      	ldr	r3, [r5, r3]
 8000cbe:	4798      	blx	r3
 8000cc0:	3601      	adds	r6, #1
 8000cc2:	e7f2      	b.n	8000caa <__libc_init_array+0x1e>
 8000cc4:	08000d3c 	.word	0x08000d3c
 8000cc8:	08000d3c 	.word	0x08000d3c
 8000ccc:	08000d3c 	.word	0x08000d3c
 8000cd0:	08000d40 	.word	0x08000d40

08000cd4 <memset>:
 8000cd4:	0003      	movs	r3, r0
 8000cd6:	1882      	adds	r2, r0, r2
 8000cd8:	4293      	cmp	r3, r2
 8000cda:	d100      	bne.n	8000cde <memset+0xa>
 8000cdc:	4770      	bx	lr
 8000cde:	7019      	strb	r1, [r3, #0]
 8000ce0:	3301      	adds	r3, #1
 8000ce2:	e7f9      	b.n	8000cd8 <memset+0x4>

08000ce4 <_init>:
 8000ce4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000ce6:	46c0      	nop			; (mov r8, r8)
 8000ce8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8000cea:	bc08      	pop	{r3}
 8000cec:	469e      	mov	lr, r3
 8000cee:	4770      	bx	lr

08000cf0 <_fini>:
 8000cf0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000cf2:	46c0      	nop			; (mov r8, r8)
 8000cf4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8000cf6:	bc08      	pop	{r3}
 8000cf8:	469e      	mov	lr, r3
 8000cfa:	4770      	bx	lr
