name       : verilator
version    : '5.020'
release    : 41
source     :
    - https://github.com/verilator/verilator/archive/refs/tags/v5.020.tar.gz : 41ca9abfadf8d2413efbff7f8277379733d0095957fe7769dc38f8fd1bc899a6
license    :
    - LGPL-3.0-only
    - Artistic-2.0
homepage   : https://www.veripool.org/wiki/verilator
component  : programming.tools
summary    : Verilator converts synthesizable (generally not behavioral) Verilog code into C++ or SystemC code.
description: |
    Verilator converts synthesizable (generally not behavioral) Verilog code into C++ or SystemC code. It is not a complete simulator, just a translator.
builddeps  :
    - help2man
rundeps    :
    - ccache
setup      : |
    autoconf
    %configure
build      : |
    %make
install    : |
    %make_install
check      : |
    make test
