// Seed: 292793407
module module_0 ();
  logic [7:0][1 : 1  ~^  !  (  1  )] id_1;
  assign id_1 = id_1[1 :-1];
  genvar id_2;
endmodule
module module_1 #(
    parameter id_11 = 32'd39
) (
    input supply1 id_0,
    input tri id_1,
    input tri0 id_2,
    input tri id_3,
    input tri1 id_4,
    output wire id_5,
    output wire id_6,
    input tri id_7
);
  logic id_9;
  logic [1 : -1] id_10;
  wire [-1 : -1] _id_11;
  wire [1 : id_11] id_12;
  module_0 modCall_1 ();
endmodule
