
e
%s %s
410*	simulator2$
Vivado Simulator2default:default2
2014.12default:defaultZ43-3977
h
%s
*	simulator2T
@Copyright 1986-1999, 2001-2014 Xilinx, Inc. All Rights Reserved.2default:default
›
Running: %s
333*	simulator2ï
ÚC:/Xilinx/Vivado/2014.1/bin/unwrapped/win64.o/xelab.exe --debug typical --relax -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot rxMapleBusLoopBackTest_behav --prj C:/Users/me/Projects/Zynq/ip_repo/edit_rxMapleBus_v1_0.sim/Loopback/behav/rxMapleBusLoopBackTest.prj xil_defaultlib.rxMapleBusLoopBackTest xil_defaultlib.glbl 2default:defaultZ43-3449
b
.Multi-threading is on. Using %s slave threads
406*	simulator2
22default:defaultZ43-3954
H
+Determining compilation order of HDL files
286*	simulatorZ43-3402
ã
+Analyzing Verilog file "%s" into library %s165*xsimverific2t
`c:/Users/me/Projects/Zynq/ip_repo/rxMapleBus_1.0/src/fifo_generator_0/fifo_generator_0_funcsim.v2default:default2"
xil_defaultlib2default:defaultZ10-165
W
analyzing module %s311*xsimverific2$
fifo_generator_02default:defaultZ10-311
o
analyzing module %s311*xsimverific2<
(fifo_generator_0blk_mem_gen_generic_cstr2default:defaultZ10-311
m
analyzing module %s311*xsimverific2:
&fifo_generator_0blk_mem_gen_prim_width2default:defaultZ10-311
o
analyzing module %s311*xsimverific2<
(fifo_generator_0blk_mem_gen_prim_wrapper2default:defaultZ10-311
f
analyzing module %s311*xsimverific23
fifo_generator_0blk_mem_gen_top2default:defaultZ10-311
w
analyzing module %s311*xsimverific2D
0fifo_generator_0blk_mem_gen_v8_2__parameterized02default:defaultZ10-311
m
analyzing module %s311*xsimverific2:
&fifo_generator_0blk_mem_gen_v8_2_synth2default:defaultZ10-311
^
analyzing module %s311*xsimverific2+
fifo_generator_0compare2default:defaultZ10-311
`
analyzing module %s311*xsimverific2-
fifo_generator_0compare_02default:defaultZ10-311
`
analyzing module %s311*xsimverific2-
fifo_generator_0compare_12default:defaultZ10-311
`
analyzing module %s311*xsimverific2-
fifo_generator_0compare_22default:defaultZ10-311
`
analyzing module %s311*xsimverific2-
fifo_generator_0compare_32default:defaultZ10-311
m
analyzing module %s311*xsimverific2:
&fifo_generator_0fifo_generator_ramfifo2default:defaultZ10-311
i
analyzing module %s311*xsimverific26
"fifo_generator_0fifo_generator_top2default:defaultZ10-311
{
analyzing module %s311*xsimverific2H
4fifo_generator_0fifo_generator_v12_0__parameterized02default:defaultZ10-311
q
analyzing module %s311*xsimverific2>
*fifo_generator_0fifo_generator_v12_0_synth2default:defaultZ10-311
]
analyzing module %s311*xsimverific2*
fifo_generator_0memory2default:defaultZ10-311
b
analyzing module %s311*xsimverific2/
fifo_generator_0rd_bin_cntr2default:defaultZ10-311
^
analyzing module %s311*xsimverific2+
fifo_generator_0rd_fwft2default:defaultZ10-311
_
analyzing module %s311*xsimverific2,
fifo_generator_0rd_logic2default:defaultZ10-311
i
analyzing module %s311*xsimverific26
"fifo_generator_0rd_status_flags_ss2default:defaultZ10-311
h
analyzing module %s311*xsimverific25
!fifo_generator_0reset_blk_ramfifo2default:defaultZ10-311
b
analyzing module %s311*xsimverific2/
fifo_generator_0wr_bin_cntr2default:defaultZ10-311
_
analyzing module %s311*xsimverific2,
fifo_generator_0wr_logic2default:defaultZ10-311
i
analyzing module %s311*xsimverific26
"fifo_generator_0wr_status_flags_ss2default:defaultZ10-311
K
analyzing module %s311*xsimverific2
glbl2default:defaultZ10-311
è
+Analyzing Verilog file "%s" into library %s165*xsimverific2y
eC:/Users/me/Projects/Zynq/ip_repo/edit_rxMapleBus_v1_0.srcs/sources_1/imports/MapleBus/synchronizer.v2default:default2"
xil_defaultlib2default:defaultZ10-165
S
analyzing module %s311*xsimverific2 
synchronizer2default:defaultZ10-311
ð
+Analyzing Verilog file "%s" into library %s165*xsimverific2€
lC:/Users/me/Projects/Zynq/ip_repo/edit_rxMapleBus_v1_0.srcs/sources_1/imports/MapleBus/start_frame_decoder.v2default:default2"
xil_defaultlib2default:defaultZ10-165
Z
analyzing module %s311*xsimverific2'
start_frame_decoder2default:defaultZ10-311
ò
+Analyzing Verilog file "%s" into library %s165*xsimverific2‚
nC:/Users/me/Projects/Zynq/ip_repo/edit_rxMapleBus_v1_0.srcs/sources_1/imports/MapleBus/frame_pattern_encoder.v2default:default2"
xil_defaultlib2default:defaultZ10-165
\
analyzing module %s311*xsimverific2)
frame_pattern_encoder2default:defaultZ10-311
í
+Analyzing Verilog file "%s" into library %s165*xsimverific2~
jC:/Users/me/Projects/Zynq/ip_repo/edit_rxMapleBus_v1_0.srcs/sources_1/imports/MapleBus/end_frame_decoder.v2default:default2"
xil_defaultlib2default:defaultZ10-165
X
analyzing module %s311*xsimverific2%
end_frame_decoder2default:defaultZ10-311
è
+Analyzing Verilog file "%s" into library %s165*xsimverific2y
eC:/Users/me/Projects/Zynq/ip_repo/edit_rxMapleBus_v1_0.srcs/sources_1/imports/MapleBus/data_encoder.v2default:default2"
xil_defaultlib2default:defaultZ10-165
S
analyzing module %s311*xsimverific2 
data_encoder2default:defaultZ10-311
è
+Analyzing Verilog file "%s" into library %s165*xsimverific2y
eC:/Users/me/Projects/Zynq/ip_repo/edit_rxMapleBus_v1_0.srcs/sources_1/imports/MapleBus/data_decoder.v2default:default2"
xil_defaultlib2default:defaultZ10-165
S
analyzing module %s311*xsimverific2 
data_decoder2default:defaultZ10-311
Ô
+Analyzing Verilog file "%s" into library %s165*xsimverific2e
QC:/Users/me/Projects/Zynq/ip_repo/rxmaplebus_1.0/hdl/rxMapleBus_v1_0_S_AXI_CRTL.v2default:default2"
xil_defaultlib2default:defaultZ10-165
a
analyzing module %s311*xsimverific2.
rxMapleBus_v1_0_S_AXI_CRTL2default:defaultZ10-311
ç
+Analyzing Verilog file "%s" into library %s165*xsimverific2x
dC:/Users/me/Projects/Zynq/ip_repo/edit_rxMapleBus_v1_0.srcs/sources_1/imports/MapleBus/transmitter.v2default:default2"
xil_defaultlib2default:defaultZ10-165
R
analyzing module %s311*xsimverific2
transmitter2default:defaultZ10-311
ä
+Analyzing Verilog file "%s" into library %s165*xsimverific2u
aC:/Users/me/Projects/Zynq/ip_repo/edit_rxMapleBus_v1_0.srcs/sources_1/imports/MapleBus/receiver.v2default:default2"
xil_defaultlib2default:defaultZ10-165
O
analyzing module %s311*xsimverific2
receiver2default:defaultZ10-311
É
+Analyzing Verilog file "%s" into library %s165*xsimverific2Z
FC:/Users/me/Projects/Zynq/ip_repo/rxmaplebus_1.0/hdl/rxMapleBus_v1_0.v2default:default2"
xil_defaultlib2default:defaultZ10-165
V
analyzing module %s311*xsimverific2#
rxMapleBus_v1_02default:defaultZ10-311
æ
+Analyzing Verilog file "%s" into library %s165*xsimverific2w
cC:/Users/me/Projects/Zynq/ip_repo/edit_rxMapleBus_v1_0.srcs/Loopback/new/rxMapleBus_Loopback_test.v2default:default2"
xil_defaultlib2default:defaultZ10-165
]
analyzing module %s311*xsimverific2*
rxMapleBusLoopBackTest2default:defaultZ10-311
²
+Analyzing Verilog file "%s" into library %s165*xsimverific2C
/C:/Xilinx/Vivado/2014.1/data/verilog/src/glbl.v2default:default2"
xil_defaultlib2default:defaultZ10-165
K
analyzing module %s311*xsimverific2
glbl2default:defaultZ10-311
Ê
,overwriting previous definition of module %s1195*xsimverific2
glbl2default:default2E
/C:/Xilinx/Vivado/2014.1/data/verilog/src/glbl.v2default:default2
62default:default8@Z10-1195
9
Starting static elaboration
342*	simulatorZ43-3458
:
Completed static elaboration
280*	simulatorZ43-3396
D
'Starting simulation data flow analysis
341*	simulatorZ43-3457
²
c"%s" Line %s.  Module %s doesn't have a timescale but atleast one module in design has a timescale
469*	simulator2x
dC:/Users/me/Projects/Zynq/ip_repo/edit_rxMapleBus_v1_0.srcs/sources_1/imports/MapleBus/transmitter.v2default:default2
12default:default2
transmitter2default:defaultZ43-4099
Ð
c"%s" Line %s.  Module %s doesn't have a timescale but atleast one module in design has a timescale
469*	simulator2‚
nC:/Users/me/Projects/Zynq/ip_repo/edit_rxMapleBus_v1_0.srcs/sources_1/imports/MapleBus/frame_pattern_encoder.v2default:default2
42default:default22
frame_pattern_encoder(TICKS=4)2default:defaultZ43-4099
´
c"%s" Line %s.  Module %s doesn't have a timescale but atleast one module in design has a timescale
469*	simulator2y
eC:/Users/me/Projects/Zynq/ip_repo/edit_rxMapleBus_v1_0.srcs/sources_1/imports/MapleBus/data_encoder.v2default:default2
12default:default2 
data_encoder2default:defaultZ43-4099
Ð
c"%s" Line %s.  Module %s doesn't have a timescale but atleast one module in design has a timescale
469*	simulator2‚
nC:/Users/me/Projects/Zynq/ip_repo/edit_rxMapleBus_v1_0.srcs/sources_1/imports/MapleBus/frame_pattern_encoder.v2default:default2
42default:default22
frame_pattern_encoder(TICKS=2)2default:defaultZ43-4099
¬
c"%s" Line %s.  Module %s doesn't have a timescale but atleast one module in design has a timescale
469*	simulator2u
aC:/Users/me/Projects/Zynq/ip_repo/edit_rxMapleBus_v1_0.srcs/sources_1/imports/MapleBus/receiver.v2default:default2
32default:default2
receiver2default:defaultZ43-4099
´
c"%s" Line %s.  Module %s doesn't have a timescale but atleast one module in design has a timescale
469*	simulator2y
eC:/Users/me/Projects/Zynq/ip_repo/edit_rxMapleBus_v1_0.srcs/sources_1/imports/MapleBus/synchronizer.v2default:default2
32default:default2 
synchronizer2default:defaultZ43-4099
Ã
c"%s" Line %s.  Module %s doesn't have a timescale but atleast one module in design has a timescale
469*	simulator2€
lC:/Users/me/Projects/Zynq/ip_repo/edit_rxMapleBus_v1_0.srcs/sources_1/imports/MapleBus/start_frame_decoder.v2default:default2
42default:default2'
start_frame_decoder2default:defaultZ43-4099
´
c"%s" Line %s.  Module %s doesn't have a timescale but atleast one module in design has a timescale
469*	simulator2y
eC:/Users/me/Projects/Zynq/ip_repo/edit_rxMapleBus_v1_0.srcs/sources_1/imports/MapleBus/data_decoder.v2default:default2
52default:default2 
data_decoder2default:defaultZ43-4099
¾
c"%s" Line %s.  Module %s doesn't have a timescale but atleast one module in design has a timescale
469*	simulator2~
jC:/Users/me/Projects/Zynq/ip_repo/edit_rxMapleBus_v1_0.srcs/sources_1/imports/MapleBus/end_frame_decoder.v2default:default2
42default:default2%
end_frame_decoder2default:defaultZ43-4099
²
c"%s" Line %s.  Module %s doesn't have a timescale but atleast one module in design has a timescale
469*	simulator2x
dC:/Users/me/Projects/Zynq/ip_repo/edit_rxMapleBus_v1_0.srcs/sources_1/imports/MapleBus/transmitter.v2default:default2
12default:default2
transmitter2default:defaultZ43-4099
Ð
c"%s" Line %s.  Module %s doesn't have a timescale but atleast one module in design has a timescale
469*	simulator2‚
nC:/Users/me/Projects/Zynq/ip_repo/edit_rxMapleBus_v1_0.srcs/sources_1/imports/MapleBus/frame_pattern_encoder.v2default:default2
42default:default22
frame_pattern_encoder(TICKS=4)2default:defaultZ43-4099
´
c"%s" Line %s.  Module %s doesn't have a timescale but atleast one module in design has a timescale
469*	simulator2y
eC:/Users/me/Projects/Zynq/ip_repo/edit_rxMapleBus_v1_0.srcs/sources_1/imports/MapleBus/data_encoder.v2default:default2
12default:default2 
data_encoder2default:defaultZ43-4099
Ð
c"%s" Line %s.  Module %s doesn't have a timescale but atleast one module in design has a timescale
469*	simulator2‚
nC:/Users/me/Projects/Zynq/ip_repo/edit_rxMapleBus_v1_0.srcs/sources_1/imports/MapleBus/frame_pattern_encoder.v2default:default2
42default:default22
frame_pattern_encoder(TICKS=2)2default:defaultZ43-4099
¬
c"%s" Line %s.  Module %s doesn't have a timescale but atleast one module in design has a timescale
469*	simulator2u
aC:/Users/me/Projects/Zynq/ip_repo/edit_rxMapleBus_v1_0.srcs/sources_1/imports/MapleBus/receiver.v2default:default2
32default:default2
receiver2default:defaultZ43-4099
´
c"%s" Line %s.  Module %s doesn't have a timescale but atleast one module in design has a timescale
469*	simulator2y
eC:/Users/me/Projects/Zynq/ip_repo/edit_rxMapleBus_v1_0.srcs/sources_1/imports/MapleBus/synchronizer.v2default:default2
32default:default2 
synchronizer2default:defaultZ43-4099
Ã
c"%s" Line %s.  Module %s doesn't have a timescale but atleast one module in design has a timescale
469*	simulator2€
lC:/Users/me/Projects/Zynq/ip_repo/edit_rxMapleBus_v1_0.srcs/sources_1/imports/MapleBus/start_frame_decoder.v2default:default2
42default:default2'
start_frame_decoder2default:defaultZ43-4099
´
c"%s" Line %s.  Module %s doesn't have a timescale but atleast one module in design has a timescale
469*	simulator2y
eC:/Users/me/Projects/Zynq/ip_repo/edit_rxMapleBus_v1_0.srcs/sources_1/imports/MapleBus/data_decoder.v2default:default2
52default:default2 
data_decoder2default:defaultZ43-4099
¾
c"%s" Line %s.  Module %s doesn't have a timescale but atleast one module in design has a timescale
469*	simulator2~
jC:/Users/me/Projects/Zynq/ip_repo/edit_rxMapleBus_v1_0.srcs/sources_1/imports/MapleBus/end_frame_decoder.v2default:default2
42default:default2%
end_frame_decoder2default:defaultZ43-4099
E
(Completed simulation data flow analysis
279*	simulatorZ43-3395
[
%Time Resolution for simulation is %s
344*	simulator2
1ps2default:defaultZ43-3460
y
Compiling module %s405*	simulator2G
3xil_defaultlib.rxMapleBus_v1_0_S_AXI_CRTL(C_S_A...
2default:defaultZ43-3953
V
Compiling module %s405*	simulator2$
unisims_ver.GND
2default:defaultZ43-3953
V
Compiling module %s405*	simulator2$
unisims_ver.VCC
2default:defaultZ43-3953
W
Compiling module %s405*	simulator2%
unisims_ver.LUT6
2default:defaultZ43-3953
^
Compiling module %s405*	simulator2,
unisims_ver.ffsrce_fdpe
2default:defaultZ43-3953
W
Compiling module %s405*	simulator2%
unisims_ver.FDPE
2default:defaultZ43-3953
W
Compiling module %s405*	simulator2%
unisims_ver.LUT5
2default:defaultZ43-3953
Y
Compiling module %s405*	simulator2'
unisims_ver.CARRY4
2default:defaultZ43-3953
^
Compiling module %s405*	simulator2,
unisims_ver.ffsrce_fdce
2default:defaultZ43-3953
W
Compiling module %s405*	simulator2%
unisims_ver.FDCE
2default:defaultZ43-3953
^
Compiling module %s405*	simulator2,
unisims_ver.x_lut2_mux4
2default:defaultZ43-3953
W
Compiling module %s405*	simulator2%
unisims_ver.LUT2
2default:defaultZ43-3953
m
Compiling module %s405*	simulator2;
'xil_defaultlib.fifo_generator_0rd_fwft
2default:defaultZ43-3953
o
Compiling module %s405*	simulator2=
)xil_defaultlib.fifo_generator_0compare_2
2default:defaultZ43-3953
o
Compiling module %s405*	simulator2=
)xil_defaultlib.fifo_generator_0compare_3
2default:defaultZ43-3953
y
Compiling module %s405*	simulator2G
3xil_defaultlib.fifo_generator_0rd_status_flags_...
2default:defaultZ43-3953
^
Compiling module %s405*	simulator2,
unisims_ver.x_lut1_mux2
2default:defaultZ43-3953
W
Compiling module %s405*	simulator2%
unisims_ver.LUT1
2default:defaultZ43-3953
^
Compiling module %s405*	simulator2,
unisims_ver.x_lut3_mux4
2default:defaultZ43-3953
W
Compiling module %s405*	simulator2%
unisims_ver.LUT3
2default:defaultZ43-3953
W
Compiling module %s405*	simulator2%
unisims_ver.LUT4
2default:defaultZ43-3953
q
Compiling module %s405*	simulator2?
+xil_defaultlib.fifo_generator_0rd_bin_cntr
2default:defaultZ43-3953
n
Compiling module %s405*	simulator2<
(xil_defaultlib.fifo_generator_0rd_logic
2default:defaultZ43-3953
m
Compiling module %s405*	simulator2;
'xil_defaultlib.fifo_generator_0compare
2default:defaultZ43-3953
o
Compiling module %s405*	simulator2=
)xil_defaultlib.fifo_generator_0compare_0
2default:defaultZ43-3953
o
Compiling module %s405*	simulator2=
)xil_defaultlib.fifo_generator_0compare_1
2default:defaultZ43-3953
y
Compiling module %s405*	simulator2G
3xil_defaultlib.fifo_generator_0wr_status_flags_...
2default:defaultZ43-3953
q
Compiling module %s405*	simulator2?
+xil_defaultlib.fifo_generator_0wr_bin_cntr
2default:defaultZ43-3953
n
Compiling module %s405*	simulator2<
(xil_defaultlib.fifo_generator_0wr_logic
2default:defaultZ43-3953
v
Compiling module %s405*	simulator2D
0unisims_ver.RB18_INTERNAL_VLOG(DOA_REG=0,DOB...
2default:defaultZ43-3953
v
Compiling module %s405*	simulator2D
0unisims_ver.RAMB18E1(READ_WIDTH_A=18,READ_WI...
2default:defaultZ43-3953
y
Compiling module %s405*	simulator2G
3xil_defaultlib.fifo_generator_0blk_mem_gen_prim...
2default:defaultZ43-3953
y
Compiling module %s405*	simulator2G
3xil_defaultlib.fifo_generator_0blk_mem_gen_prim...
2default:defaultZ43-3953
y
Compiling module %s405*	simulator2G
3xil_defaultlib.fifo_generator_0blk_mem_gen_gene...
2default:defaultZ43-3953
u
Compiling module %s405*	simulator2C
/xil_defaultlib.fifo_generator_0blk_mem_gen_top
2default:defaultZ43-3953
y
Compiling module %s405*	simulator2G
3xil_defaultlib.fifo_generator_0blk_mem_gen_v8_2...
2default:defaultZ43-3953
y
Compiling module %s405*	simulator2G
3xil_defaultlib.fifo_generator_0blk_mem_gen_v8_2...
2default:defaultZ43-3953
_
Compiling module %s405*	simulator2-
unisims_ver.sffsrce_fdre
2default:defaultZ43-3953
W
Compiling module %s405*	simulator2%
unisims_ver.FDRE
2default:defaultZ43-3953
l
Compiling module %s405*	simulator2:
&xil_defaultlib.fifo_generator_0memory
2default:defaultZ43-3953
y
Compiling module %s405*	simulator2G
3xil_defaultlib.fifo_generator_0reset_blk_ramfif...
2default:defaultZ43-3953
y
Compiling module %s405*	simulator2G
3xil_defaultlib.fifo_generator_0fifo_generator_r...
2default:defaultZ43-3953
y
Compiling module %s405*	simulator2G
3xil_defaultlib.fifo_generator_0fifo_generator_t...
2default:defaultZ43-3953
y
Compiling module %s405*	simulator2G
3xil_defaultlib.fifo_generator_0fifo_generator_v...
2default:defaultZ43-3953
y
Compiling module %s405*	simulator2G
3xil_defaultlib.fifo_generator_0fifo_generator_v...
2default:defaultZ43-3953
f
Compiling module %s405*	simulator24
 xil_defaultlib.fifo_generator_0
2default:defaultZ43-3953
t
Compiling module %s405*	simulator2B
.xil_defaultlib.frame_pattern_encoder(TICKS=4)
2default:defaultZ43-3953
b
Compiling module %s405*	simulator20
xil_defaultlib.data_encoder
2default:defaultZ43-3953
t
Compiling module %s405*	simulator2B
.xil_defaultlib.frame_pattern_encoder(TICKS=2)
2default:defaultZ43-3953
a
Compiling module %s405*	simulator2/
xil_defaultlib.transmitter
2default:defaultZ43-3953
b
Compiling module %s405*	simulator20
xil_defaultlib.synchronizer
2default:defaultZ43-3953
i
Compiling module %s405*	simulator27
#xil_defaultlib.start_frame_decoder
2default:defaultZ43-3953
b
Compiling module %s405*	simulator20
xil_defaultlib.data_decoder
2default:defaultZ43-3953
g
Compiling module %s405*	simulator25
!xil_defaultlib.end_frame_decoder
2default:defaultZ43-3953
^
Compiling module %s405*	simulator2,
xil_defaultlib.receiver
2default:defaultZ43-3953
e
Compiling module %s405*	simulator23
xil_defaultlib.rxMapleBus_v1_0
2default:defaultZ43-3953
l
Compiling module %s405*	simulator2:
&xil_defaultlib.rxMapleBusLoopBackTest
2default:defaultZ43-3953
Z
Compiling module %s405*	simulator2(
xil_defaultlib.glbl
2default:defaultZ43-3953
c
/Waiting for %s sub-compilation(s) to finish...
381*	simulator2
32default:defaultZ43-3497
l
Built simulation snapshot %s
278*	simulator20
rxMapleBusLoopBackTest_behav2default:defaultZ43-3394


End Record