// Seed: 2236601934
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  inout wire id_3;
  input wire id_2;
  inout wire id_1;
  wire id_5;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10
);
  output wire id_10;
  output wire id_9;
  output wire id_8;
  input wire id_7;
  inout wire id_6;
  input wire id_5;
  output wire id_4;
  input wire id_3;
  inout wire id_2;
  input wire id_1;
  tri1 id_11 = id_2;
  id_12 :
  assert property (@(1) id_12)
  else begin : LABEL_0
    if (id_1) @(id_2 == id_2 or posedge 1'b0) @(posedge id_3) id_4 <= id_7[1||1];
  end
  module_0 modCall_1 (
      id_11,
      id_11,
      id_2,
      id_8
  );
  wire id_13;
  assign id_12 = 1;
  assign id_2  = id_5;
  assign id_13 = id_13;
endmodule
