0.6
2017.4
Dec 15 2017
21:07:18
D:/Documents/Programs/UnderGraduate_Programs/Computer Architecture/risc-v/risc-v.sim/sim_1/behav/xsim/glbl.v,1513215259,verilog,,,,glbl,,,,,,,,
D:/Documents/Programs/UnderGraduate_Programs/Computer Architecture/risc-v/risc-v.srcs/sim_1/testBench.v,1554300775,verilog,,,,testBench,,,,,,,,
D:/Documents/Programs/UnderGraduate_Programs/Computer Architecture/risc-v/risc-v.srcs/sources_1/ALU.v,1554207820,verilog,,D:/Documents/Programs/UnderGraduate_Programs/Computer Architecture/risc-v/risc-v.srcs/sources_1/BranchDecisionMaking.v,D:/Documents/Programs/UnderGraduate_Programs/Computer Architecture/risc-v/risc-v.srcs/sources_1/Parameters.v,ALU,,,,,,,,
D:/Documents/Programs/UnderGraduate_Programs/Computer Architecture/risc-v/risc-v.srcs/sources_1/BRAMModule/DataRam.v,1553758998,verilog,,D:/Documents/Programs/UnderGraduate_Programs/Computer Architecture/risc-v/risc-v.srcs/sources_1/EXSegReg.v,,DataRam,,,,,,,,
D:/Documents/Programs/UnderGraduate_Programs/Computer Architecture/risc-v/risc-v.srcs/sources_1/BRAMModule/InstructionRam.v,1553443277,verilog,,D:/Documents/Programs/UnderGraduate_Programs/Computer Architecture/risc-v/risc-v.srcs/sources_1/MEMSegReg.v,,InstructionRam,,,,,,,,
D:/Documents/Programs/UnderGraduate_Programs/Computer Architecture/risc-v/risc-v.srcs/sources_1/BranchDecisionMaking.v,1553761701,verilog,,D:/Documents/Programs/UnderGraduate_Programs/Computer Architecture/risc-v/risc-v.srcs/sources_1/ControlUnit.v,D:/Documents/Programs/UnderGraduate_Programs/Computer Architecture/risc-v/risc-v.srcs/sources_1/Parameters.v,BranchDecisionMaking,,,,,,,,
D:/Documents/Programs/UnderGraduate_Programs/Computer Architecture/risc-v/risc-v.srcs/sources_1/ControlUnit.v,1554282763,verilog,,D:/Documents/Programs/UnderGraduate_Programs/Computer Architecture/risc-v/risc-v.srcs/sources_1/DataExt.v,D:/Documents/Programs/UnderGraduate_Programs/Computer Architecture/risc-v/risc-v.srcs/sources_1/Parameters.v,ControlUnit,,,,,,,,
D:/Documents/Programs/UnderGraduate_Programs/Computer Architecture/risc-v/risc-v.srcs/sources_1/DataExt.v,1554207915,verilog,,D:/Documents/Programs/UnderGraduate_Programs/Computer Architecture/risc-v/risc-v.srcs/sources_1/BRAMModule/DataRam.v,D:/Documents/Programs/UnderGraduate_Programs/Computer Architecture/risc-v/risc-v.srcs/sources_1/Parameters.v,DataExt,,,,,,,,
D:/Documents/Programs/UnderGraduate_Programs/Computer Architecture/risc-v/risc-v.srcs/sources_1/EXSegReg.v,1553443277,verilog,,D:/Documents/Programs/UnderGraduate_Programs/Computer Architecture/risc-v/risc-v.srcs/sources_1/HarzardUnit.v,,EXSegReg,,,,,,,,
D:/Documents/Programs/UnderGraduate_Programs/Computer Architecture/risc-v/risc-v.srcs/sources_1/HarzardUnit.v,1554264516,verilog,,D:/Documents/Programs/UnderGraduate_Programs/Computer Architecture/risc-v/risc-v.srcs/sources_1/IDSegReg.v,,HarzardUnit,,,,,,,,
D:/Documents/Programs/UnderGraduate_Programs/Computer Architecture/risc-v/risc-v.srcs/sources_1/IDSegReg.v,1553789510,verilog,,D:/Documents/Programs/UnderGraduate_Programs/Computer Architecture/risc-v/risc-v.srcs/sources_1/IFSegReg.v,,IDSegReg,,,,,,,,
D:/Documents/Programs/UnderGraduate_Programs/Computer Architecture/risc-v/risc-v.srcs/sources_1/IFSegReg.v,1553443277,verilog,,D:/Documents/Programs/UnderGraduate_Programs/Computer Architecture/risc-v/risc-v.srcs/sources_1/ImmOperandUnit.v,,IFSegReg,,,,,,,,
D:/Documents/Programs/UnderGraduate_Programs/Computer Architecture/risc-v/risc-v.srcs/sources_1/ImmOperandUnit.v,1554206844,verilog,,D:/Documents/Programs/UnderGraduate_Programs/Computer Architecture/risc-v/risc-v.srcs/sources_1/BRAMModule/InstructionRam.v,D:/Documents/Programs/UnderGraduate_Programs/Computer Architecture/risc-v/risc-v.srcs/sources_1/Parameters.v,ImmOperandUnit,,,,,,,,
D:/Documents/Programs/UnderGraduate_Programs/Computer Architecture/risc-v/risc-v.srcs/sources_1/MEMSegReg.v,1553443277,verilog,,D:/Documents/Programs/UnderGraduate_Programs/Computer Architecture/risc-v/risc-v.srcs/sources_1/NPC_Generator.v,,MEMSegReg,,,,,,,,
D:/Documents/Programs/UnderGraduate_Programs/Computer Architecture/risc-v/risc-v.srcs/sources_1/NPC_Generator.v,1553780450,verilog,,D:/Documents/Programs/UnderGraduate_Programs/Computer Architecture/risc-v/risc-v.srcs/sources_1/RV32Core.v,,NPC_Generator,,,,,,,,
D:/Documents/Programs/UnderGraduate_Programs/Computer Architecture/risc-v/risc-v.srcs/sources_1/Parameters.v,1553443277,verilog,,,,,,,,,,,,
D:/Documents/Programs/UnderGraduate_Programs/Computer Architecture/risc-v/risc-v.srcs/sources_1/RV32Core.v,1554223964,verilog,,D:/Documents/Programs/UnderGraduate_Programs/Computer Architecture/risc-v/risc-v.srcs/sources_1/RegisterFile.v,,RV32Core,,,,,,,,
D:/Documents/Programs/UnderGraduate_Programs/Computer Architecture/risc-v/risc-v.srcs/sources_1/RegisterFile.v,1554223956,verilog,,D:/Documents/Programs/UnderGraduate_Programs/Computer Architecture/risc-v/risc-v.srcs/sources_1/WBSegReg.v,,RegisterFile,,,,,,,,
D:/Documents/Programs/UnderGraduate_Programs/Computer Architecture/risc-v/risc-v.srcs/sources_1/WBSegReg.v,1554300533,verilog,,D:/Documents/Programs/UnderGraduate_Programs/Computer Architecture/risc-v/risc-v.srcs/sim_1/testBench.v,,WBSegReg,,,,,,,,
