//
// _verilatorSSTSubcomponent_h_
//
// Copyright (C) 2017-2024 Tactical Computing Laboratories, LLC
// All Rights Reserved
// contact@tactcomplabs.com
//
// See LICENSE in the top level directory for licensing details
//

#ifndef _@VERILOG_DEVICE@_SUBCOMPONENT_H_
#define _@VERILOG_DEVICE@_SUBCOMPONENT_H_

// -- Standard Headers
#include <vector>
#include <string>
#include <tuple>
#include <list>
#include <cassert>

// -- SST Headers
#include "SST.h"

// -- Verilator Headers
#include "VTop.h"
#include "verilatorSSTAPI.h"
#include "verilated.h"
#include "verilated_vpi.h"

namespace SST::VerilatorSST {

typedef void (*DirectWriteFunc)(VTop*, const std::vector<uint8_t>&);
typedef std::vector<uint8_t> (*DirectReadFunc)(VTop*);

typedef std::tuple<std::string,
                   VPortType,
                   unsigned, //width
                   unsigned, //depth
                   DirectWriteFunc,
                   DirectReadFunc,
                   SST::Statistics::Statistic<uint64_t>*,
                   SST::Statistics::Statistic<uint64_t>*> PortEntry;


// ---------------------------------------------------------------
// VerilatorSST@VERILOG_DEVICE@
// ---------------------------------------------------------------
class VerilatorSST@VERILOG_DEVICE@ : public VerilatorSSTBase{
public:
  SST_ELI_REGISTER_SUBCOMPONENT(VerilatorSST@VERILOG_DEVICE@,
                                "verilatorsst@VERILOG_DEVICE@",
                                "VerilatorSST@VERILOG_DEVICE@",
                                SST_ELI_ELEMENT_VERSION(1, 0, 0),
                                "Verilator SST @VERILOG_DEVICE@ Wrapper",
                                SST::VerilatorSST::VerilatorSSTBase
  )

  // Set up parameters accesible from the python configuration
  SST_ELI_DOCUMENT_PARAMS(
    { "useVPI",     "Is Verilator VPI used",                      "false"},
    { "clockFreq",  "Sets the clock frequency",                   "1GHz"},
    { "clockPort",  "Sets the internal verilog clock port",       "clock"},
    { "resetVals",  "Initial reset values for each labeled port", "port:Val"},
  )

  // Register any subcomponents used by this element
  SST_ELI_DOCUMENT_SUBCOMPONENT_SLOTS()

  // Register any ports used with this element
  SST_ELI_DOCUMENT_PORTS(
  @VERILATOR_SST_PORT_DEF@
  )

  // Add statistics
  SST_ELI_DOCUMENT_STATISTICS(
    {"PortWrites", "Counts the total number of input port writes", "writes", 1 },
    {"PortReads",  "Counts the total number of output port reads", "reads",  1 },
  )

  /// default constructor
  VerilatorSST@VERILOG_DEVICE@(ComponentId_t id, const Params& params);

  /// default destructor
  virtual ~VerilatorSST@VERILOG_DEVICE@();

  /// initialization function
  virtual void init(unsigned int phase) override;

  /// setup function
  virtual void setup() override;

  /// finish function
  virtual void finish() override;

  /// clock tick function
  virtual bool clock(SST::Cycle_t cycle) override;

  /// get the current clock tick from verilator
  virtual uint64_t getCurrentTick() override;

  /// determine if the target port is valid
  virtual bool isNamedPort(std::string PortName) override;

  /// retrieve the number of configured ports
  virtual unsigned getNumPorts() override;

  /// retrieve a vector of all the port names
  virtual const std::vector<std::string> getPortsNames() override;

  /// retrieve the port type of the target port
  virtual bool getPortType(std::string PortName,
                           SST::VerilatorSST::VPortType& direction) override;

  /// retrieve the port width of the target port
  virtual bool getPortWidth(std::string PortName, unsigned& Width) override;

  /// retrieve the port depth of the target port
  virtual bool getPortDepth(std::string PortName, unsigned& Depth) override;

  /// retrieve the port reset value of the target port
  virtual bool getResetVal(std::string PortName, uint64_t& Val) override;

  /// write to the target port
  virtual void writePort(std::string portName,
                         const std::vector<uint8_t>& packet) override;

  /// write to the target port at the target clock cycle
  virtual void writePortAtTick(std::string portName,
                               const std::vector<uint8_t>& packet,
                               uint64_t tick) override;

  /// read from the target port
  virtual std::vector<uint8_t> readPort(std::string portName) override;

private:

  // Private data
  bool UseVPI;          ///< Is the verilator VPI interface used?
  VerilatedContext *ContextP;       ///< verilated context
  VTop *Top;                        ///< top module
  std::list<QueueEntry> WriteQueue; ///< port write queue
  // Links for each port
  @VERILATOR_SST_LINK_DEFS@

  // Private functions

  /// Check for write packets in the queue that need to be performed this tick
  void pollWriteQueue();

  /// Initializes the internal reset values for each port from the parameter list
  void initResetValues(const Params& params);

  /// Splits a parameter array into tokens of std::string values
  void splitStr(const std::string& s, char c, std::vector<std::string>& v);

  /// VPI Read of Port
  std::vector<uint8_t> readPortVPI(std::string PortName);

  /// VPI Write of Port
  void writePortVPI(std::string PortName,
                    const std::vector<uint8_t>& Packet);
  
  /// check all inout __en bits match isEnabled argument 
  bool verifyInoutEnabledIs(const bool isEnabled, const std::string portName);

  @VERILATOR_SST_PORT_IO_HANDLERS@

  @VERILATOR_SST_PORT_HANDLERS@

  // Private data
  std::string clockPort;                  ///< verilator named clock port

  ///< Map of port indices to reset values
  std::vector<PortReset> ResetVals;

  ///< Vector of port descriptor tuples
  std::vector<PortEntry>  Ports = {
    @VERILATOR_SST_PORT_ENTRY@
  };

  ///< Map of port names to descriptors
  const std::map<std::string, unsigned> PortMap = {
    @VERILATOR_SST_PORT_MAP@
  };
};

} // namespace SST::VerilatorSST

#endif
