                                        
                           Design Compiler Graphical 
                                 DC Ultra (TM)
                                  DFTMAX (TM)
                              Power Compiler (TM)
                                 DesignWare (R)
                                 DC Expert (TM)
                               Design Vision (TM)
                               HDL Compiler (TM)
                               VHDL Compiler (TM)
                                  DFT Compiler
                               Design Compiler(R)
                                        
                 Version K-2015.06 for linux64 - May 28, 2015 
                                        
                    Copyright (c) 1988 - 2015 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.
Initializing...
Initializing gui preferences from file  /home/IC/.synopsys_dv_prefs.tcl
# Formal verification setup file
set_svf "../logic_synthesis_output/UART_receiver.svf"
1
# Add the path of the std cells and the RTL files to the search path variable
lappend search_path "../../../../../../lib/std_cells"
. /opt/Synopsys/Synplify2015/libraries/syn /opt/Synopsys/Synplify2015/minpower/syn /opt/Synopsys/Synplify2015/dw/syn_ver /opt/Synopsys/Synplify2015/dw/sim_ver ../../../../../../lib/std_cells
lappend search_path "../../../"
. /opt/Synopsys/Synplify2015/libraries/syn /opt/Synopsys/Synplify2015/minpower/syn /opt/Synopsys/Synplify2015/dw/syn_ver /opt/Synopsys/Synplify2015/dw/sim_ver ../../../../../../lib/std_cells ../../../
# Standard cells' libraries
set SSLIB "scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db"
scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db
set TTLIB "scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.db"
scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.db
set FFLIB "scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.db"
scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.db
# Target library is the list of technology libraries of components to be used when compiling a design 
set target_library [list $SSLIB]
scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db
# Link library is the list of design files and libraries used during linking
set link_library [list * $FFLIB $SSLIB]  
* scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.db scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db
# Read RTL design files
set file_format verilog
verilog
# Reading the sub-modules' files are commented because they are included in the top design
# read_file -format $file_format "data_sampler.v"
# read_file -format $file_format "deserializer.v"
# read_file -format $file_format "edge_counter.v"
# read_file -format $file_format "UART_receiver_FSM.v"
# read_file -format $file_format "start_bit_checker.v"
# read_file -format $file_format "parity_bit_checker.v"
# read_file -format $file_format "stop_bit_checker.v"
read_file -format $file_format "UART_receiver.v"
Loading db file '/mnt/hgfs/D/Education/Digital_IC_Design_Diploma/Project/PrUcess/lib/std_cells/scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.db'
Loading db file '/mnt/hgfs/D/Education/Digital_IC_Design_Diploma/Project/PrUcess/lib/std_cells/scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db'
Loading db file '/opt/Synopsys/Synplify2015/libraries/syn/gtech.db'
Loading db file '/opt/Synopsys/Synplify2015/libraries/syn/standard.sldb'
  Loading link library 'scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c'
  Loading link library 'scmetro_tsmc_cl013g_rvt_ss_1p08v_125c'
  Loading link library 'gtech'
Loading verilog file '/mnt/hgfs/D/Education/Digital_IC_Design_Diploma/Project/PrUcess/RTL/UART/UART_receiver/UART_receiver.v'
Detecting input file type automatically (-rtl or -netlist).
Opening include file ../../..//UART_receiver_FSM.v
Opening include file ../../..//data_sampler.v
Opening include file ../../..//deserializer.v
Opening include file ../../..//edge_counter.v
Opening include file ../../..//start_bit_checker.v
Opening include file ../../..//parity_bit_checker.v
Opening include file ../../..//stop_bit_checker.v
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /mnt/hgfs/D/Education/Digital_IC_Design_Diploma/Project/PrUcess/RTL/UART/UART_receiver/UART_receiver.v
Opening include file ../../..//UART_receiver_FSM.v
Opening include file ../../..//data_sampler.v
Opening include file ../../..//deserializer.v
Opening include file ../../..//edge_counter.v
Opening include file ../../..//start_bit_checker.v
Opening include file ../../..//parity_bit_checker.v
Opening include file ../../..//stop_bit_checker.v

Statistics for case statements in always block at line 77 in file
	'../../..//UART_receiver_FSM.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            78            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 167 in file
	'../../..//UART_receiver_FSM.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           168            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine UART_receiver_FSM line 51 in file
		'../../..//UART_receiver_FSM.v'.
=======================================================================================
|        Register Name        |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
=======================================================================================
| data_transmission_state_reg | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
=======================================================================================

Inferred memory devices in process
	in routine UART_receiver_FSM line 66 in file
		'../../..//UART_receiver_FSM.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  current_state_reg  | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Statistics for case statements in always block at line 18 in file
	'../../..//data_sampler.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            24            |     auto/no      |
===============================================

Statistics for case statements in always block at line 52 in file
	'../../..//data_sampler.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            54            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine data_sampler line 18 in file
		'../../..//data_sampler.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  sample_enable_reg  | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|     samples_reg     | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine deserializer line 14 in file
		'../../..//deserializer.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  parallel_data_reg  | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine edge_counter line 11 in file
		'../../..//edge_counter.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   edge_count_reg    | Flip-flop |   5   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine start_bit_checker line 10 in file
		'../../..//start_bit_checker.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
| start_bit_error_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Statistics for case statements in always block at line 15 in file
	'../../..//parity_bit_checker.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            20            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine parity_bit_checker line 15 in file
		'../../..//parity_bit_checker.v'.
================================================================================
|    Register Name     |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
================================================================================
| parity_bit_error_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
================================================================================

Inferred memory devices in process
	in routine stop_bit_checker line 10 in file
		'../../..//stop_bit_checker.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
| stop_bit_error_reg  | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Current design is now '/mnt/hgfs/D/Education/Digital_IC_Design_Diploma/Project/PrUcess/RTL/UART/UART_receiver/UART_receiver_FSM.db:UART_receiver_FSM'
Loaded 8 designs.
Current design is 'UART_receiver_FSM'.
UART_receiver_FSM data_sampler deserializer edge_counter start_bit_checker parity_bit_checker stop_bit_checker UART_receiver
# Set top module
current_design UART_receiver
Current design is 'UART_receiver'.
{UART_receiver}
# Link the top module with its submodules
link 

  Linking design 'UART_receiver'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  * (8 designs)               /mnt/hgfs/D/Education/Digital_IC_Design_Diploma/Project/PrUcess/RTL/UART/UART_receiver/UART_receiver.db, etc
  scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c (library) /mnt/hgfs/D/Education/Digital_IC_Design_Diploma/Project/PrUcess/lib/std_cells/scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.db
  scmetro_tsmc_cl013g_rvt_ss_1p08v_125c (library) /mnt/hgfs/D/Education/Digital_IC_Design_Diploma/Project/PrUcess/lib/std_cells/scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db

1
# Constraints
source ./constraints.tcl
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
1
# Don't touch network (to prevent the tool from buffering the signals)
set_dont_touch_network {clk reset}
1
# Operating conditons
set_operating_conditions -min_library "scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c" -min "scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c" -max_library "scmetro_tsmc_cl013g_rvt_ss_1p08v_125c" -max "scmetro_tsmc_cl013g_rvt_ss_1p08v_125c"
Using operating conditions 'scmetro_tsmc_cl013g_rvt_ss_1p08v_125c' found in library 'scmetro_tsmc_cl013g_rvt_ss_1p08v_125c'.
Using operating conditions 'scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c' found in library 'scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c'.
1
# Wire load model
set_wire_load_model -name tsmc13_wl30 -library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c
1
# Mapping & optimization
compile
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | K-2015.06-DWBB_201506.0 |     *     |
| Licensed DW Building Blocks        |                         |           |
============================================================================


Information: There are 7 potential problems in your design. Please run 'check_design' for more information. (LINT-99)



  Beginning Pass 1 Mapping
  ------------------------
  Processing 'stop_bit_checker'
  Processing 'parity_bit_checker'
  Processing 'start_bit_checker'
  Processing 'edge_counter'
  Processing 'deserializer'
  Processing 'data_sampler'
  Processing 'UART_receiver_FSM'
  Processing 'UART_receiver'

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Implementation Selection
  ----------------------------------
  Processing 'edge_counter_DW01_inc_0'
  Processing 'data_sampler_DW01_cmp6_0'
  Processing 'data_sampler_DW01_add_0'
  Processing 'data_sampler_DW01_cmp6_1'
  Processing 'data_sampler_DW01_add_1'
  Processing 'data_sampler_DW01_cmp6_2'
  Processing 'data_sampler_DW01_inc_0'
  Processing 'data_sampler_DW01_cmp6_3'
  Processing 'data_sampler_DW01_sub_0'
  Processing 'UART_receiver_FSM_DW01_cmp6_0'
  Processing 'UART_receiver_FSM_DW01_sub_0'
  Processing 'UART_receiver_FSM_DW01_cmp6_1'
  Processing 'UART_receiver_FSM_DW01_add_0'
  Processing 'UART_receiver_FSM_DW01_sub_1'

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:01   86240.1      0.00       0.0      92.7                          
    0:00:01   86240.1      0.00       0.0      92.7                          
    0:00:01   86240.1      0.00       0.0      92.7                          
    0:00:02   86240.1      0.00       0.0      92.7                          
    0:00:02   86240.1      0.00       0.0      92.7                          
    0:00:02   84018.6      0.00       0.0      87.7                          
    0:00:02   84006.8      0.00       0.0      87.7                          
    0:00:02   84006.8      0.00       0.0      78.4                          
    0:00:02   84006.8      0.00       0.0      78.4                          
    0:00:02   84006.8      0.00       0.0      77.0                          
    0:00:02   84006.8      0.00       0.0      77.0                          
    0:00:02   84006.8      0.00       0.0      77.0                          
    0:00:02   84006.8      0.00       0.0      77.0                          
    0:00:02   84006.8      0.00       0.0      77.0                          
    0:00:02   84197.4      0.00       0.0      57.4                          
    0:00:02   84231.5      0.00       0.0      53.6                          
    0:00:02   84236.2      0.00       0.0      53.5                          
    0:00:02   84240.9      0.00       0.0      53.5                          
    0:00:02   84240.9      0.00       0.0      53.5                          
    0:00:02   84240.9      0.00       0.0      53.5                          
    0:00:02   84240.9      0.00       0.0      53.5                          



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:02   84240.9      0.00       0.0      53.5                          
    0:00:02   84240.9      0.00       0.0      53.5                          
    0:00:02   84100.9      0.00       0.0     239.4                          


  Beginning Design Rule Fixing  (max_transition)  (max_capacitance)
  ----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:02   84100.9      0.00       0.0     239.4                          
    0:00:02   87156.3      0.00       0.0       0.0                          


  Beginning Area-Recovery Phase  (cleanup)
  -----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:02   87156.3      0.00       0.0       0.0                          
    0:00:02   87156.3      0.00       0.0       0.0                          
    0:00:02   86866.8      0.00       0.0       0.0                          
    0:00:02   86866.8      0.00       0.0       0.0                          
    0:00:02   86866.8      0.00       0.0       0.0                          
    0:00:02   86866.8      0.00       0.0       0.0                          
    0:00:02   86866.8      0.00       0.0       0.0                          
    0:00:02   86855.1      0.00       0.0       0.0                          
    0:00:02   86855.1      0.00       0.0       0.0                          
    0:00:02   86855.1      0.00       0.0       0.0                          
    0:00:02   86855.1      0.00       0.0       0.0                          
    0:00:02   86855.1      0.00       0.0       0.0                          
    0:00:02   86855.1      0.00       0.0       0.0                          
    0:00:02   86855.1      0.00       0.0       0.0                          
Loading db file '/mnt/hgfs/D/Education/Digital_IC_Design_Diploma/Project/PrUcess/lib/std_cells/scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.db'
Loading db file '/mnt/hgfs/D/Education/Digital_IC_Design_Diploma/Project/PrUcess/lib/std_cells/scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
1
# Check the design consistency
check_design
1
# Generate synthesis reports
report_power -hierarchy > "../logic_synthesis_output/reports/power.rpt"
report_area -hierarchy > "../logic_synthesis_output/reports/area.rpt"
report_timing -max_paths 10 -delay_type max > "../logic_synthesis_output/reports/setup.rpt"
report_timing -max_paths 10 -delay_type min > "../logic_synthesis_output/reports/hold.rpt"
report_clock -attributes > "../logic_synthesis_output/reports/clocks.rpt"
report_constraint -all_violators > "../logic_synthesis_output/reports/constraints.rpt"
report_port > "../logic_synthesis_output/reports/ports.rpt"
# Generate Verilog gate level netlist
write_file -format verilog -hierarchy -output "../logic_synthesis_output/netlist/UART_receiver_netlist.v"
Writing verilog file '/mnt/hgfs/D/Education/Digital_IC_Design_Diploma/Project/PrUcess/RTL/UART/UART_receiver/backend/logic_synthesis/logic_synthesis_output/netlist/UART_receiver_netlist.v'.
Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4)
1
# Generate DDC gate level netlist
write_file -format ddc -hierarchy -output "../logic_synthesis_output/netlist/UART_receiver_netlist.ddc"
Writing ddc file '../logic_synthesis_output/netlist/UART_receiver_netlist.ddc'.
1
# Generate SDC (Synopsys Design Constraints) file
write_sdc -nosplit "../logic_synthesis_output/UART_receiver.sdc"
1
# Generate SDF (Standard Delay Format) file
write_sdf "../logic_synthesis_output/UART_receiver.sdf"
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
Information: Writing timing information to file '/mnt/hgfs/D/Education/Digital_IC_Design_Diploma/Project/PrUcess/RTL/UART/UART_receiver/backend/logic_synthesis/logic_synthesis_output/UART_receiver.sdf'. (WT-3)
1
set flops_per_chain 100.0
100.0
set num_flops [sizeof_collection [all_registers -edge_triggered]]
27
set num_chains [expr int(ceil($num_flops / $flops_per_chain))]
1
# Close the design compiler tool
exit
Memory usage for main task 246 Mbytes.
Memory usage for this session 246 Mbytes.
CPU usage for this session 4 seconds ( 0.00 hours ).

Thank you...
