

================================================================
== Vivado HLS Report for 'digitrec_MatVecMul'
================================================================
* Date:           Tue Dec  6 21:49:13 2022

* Version:        2016.2 (Build 1577090 on Thu Jun 02 16:59:10 MDT 2016)
* Project:        1-nn.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.52|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   71|   71|   71|   71|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+-----+-----+----------+-----------+-----------+------+----------+
        |                   |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+-----+-----+----------+-----------+-----------+------+----------+
        |- MatVecMul_pipe1  |   10|   10|         1|          1|          1|    10|    yes   |
        |- MatVecMul_pipe2  |   57|   57|        13|          5|          1|    10|    yes   |
        +-------------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|    284|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|     40|       0|      0|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|     75|
|Register         |        -|      -|     996|      5|
+-----------------+---------+-------+--------+-------+
|Total            |        0|     40|     996|    364|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|     18|   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +-------------------------------+---------------------------+---------+-------+---+----+
    |            Instance           |           Module          | BRAM_18K| DSP48E| FF| LUT|
    +-------------------------------+---------------------------+---------+-------+---+----+
    |digitrec_mul_32s_32s_32_6_U64  |digitrec_mul_32s_32s_32_6  |        0|      4|  0|   0|
    |digitrec_mul_32s_32s_32_6_U65  |digitrec_mul_32s_32s_32_6  |        0|      4|  0|   0|
    |digitrec_mul_32s_32s_32_6_U66  |digitrec_mul_32s_32s_32_6  |        0|      4|  0|   0|
    |digitrec_mul_32s_32s_32_6_U67  |digitrec_mul_32s_32s_32_6  |        0|      4|  0|   0|
    |digitrec_mul_32s_32s_32_6_U68  |digitrec_mul_32s_32s_32_6  |        0|      4|  0|   0|
    |digitrec_mul_32s_32s_32_6_U69  |digitrec_mul_32s_32s_32_6  |        0|      4|  0|   0|
    |digitrec_mul_32s_32s_32_6_U70  |digitrec_mul_32s_32s_32_6  |        0|      4|  0|   0|
    |digitrec_mul_32s_32s_32_6_U71  |digitrec_mul_32s_32s_32_6  |        0|      4|  0|   0|
    |digitrec_mul_32s_32s_32_6_U72  |digitrec_mul_32s_32s_32_6  |        0|      4|  0|   0|
    |digitrec_mul_32s_32s_32_6_U73  |digitrec_mul_32s_32s_32_6  |        0|      4|  0|   0|
    +-------------------------------+---------------------------+---------+-------+---+----+
    |Total                          |                           |        0|     40|  0|   0|
    +-------------------------------+---------------------------+---------+-------+---+----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+-------+---+----+------------+------------+
    |    Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+-------+---+----+------------+------------+
    |i_2_fu_304_p2        |     +    |      0|  0|   4|           4|           1|
    |r_1_fu_321_p2        |     +    |      0|  0|   4|           4|           1|
    |tmp1_fu_513_p2       |     +    |      0|  0|  16|          32|          32|
    |tmp2_fu_504_p2       |     +    |      0|  0|  32|          32|          32|
    |tmp3_fu_509_p2       |     +    |      0|  0|  16|          32|          32|
    |tmp4_fu_498_p2       |     +    |      0|  0|  32|          32|          32|
    |tmp5_fu_539_p2       |     +    |      0|  0|  16|          32|          32|
    |tmp6_fu_523_p2       |     +    |      0|  0|  16|          32|          32|
    |tmp7_fu_519_p2       |     +    |      0|  0|  16|          32|          32|
    |tmp8_fu_533_p2       |     +    |      0|  0|  16|          32|          32|
    |tmp9_fu_529_p2       |     +    |      0|  0|  16|          32|          32|
    |tmp_10_fu_454_p2     |     +    |      0|  0|   8|           8|           3|
    |tmp_11_fu_362_p2     |     +    |      0|  0|   8|           8|           3|
    |tmp_12_fu_373_p2     |     +    |      0|  0|   8|           8|           3|
    |tmp_13_fu_464_p2     |     +    |      0|  0|   8|           8|           3|
    |tmp_14_fu_384_p2     |     +    |      0|  0|   8|           8|           4|
    |tmp_15_fu_394_p2     |     +    |      0|  0|   8|           8|           4|
    |tmp_6_fu_356_p2      |     +    |      0|  0|   8|           8|           8|
    |tmp_8_9_fu_543_p2    |     +    |      0|  0|  16|          32|          32|
    |tmp_9_fu_426_p2      |     +    |      0|  0|   8|           8|           2|
    |tmp_s_fu_436_p2      |     +    |      0|  0|   8|           8|           2|
    |exitcond1_fu_315_p2  |   icmp   |      0|  0|   2|           4|           4|
    |exitcond2_fu_298_p2  |   icmp   |      0|  0|   2|           4|           4|
    |tmp_8_fu_408_p2      |    or    |      0|  0|   8|           8|           1|
    +---------------------+----------+-------+---+----+------------+------------+
    |Total                |          |      0|  0| 284|         416|         363|
    +---------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------+----+-----------+-----+-----------+
    |          Name         | LUT| Input Size| Bits| Total Bits|
    +-----------------------+----+-----------+-----+-----------+
    |A_address0             |   7|          6|    7|         42|
    |A_address1             |   7|          6|    7|         42|
    |ap_NS_fsm              |   4|         10|    1|         10|
    |ap_reg_ppiten_pp1_it2  |   1|          2|    1|          2|
    |i_reg_276              |   4|          2|    4|          8|
    |r_phi_fu_291_p4        |   4|          2|    4|          8|
    |r_reg_287              |   4|          2|    4|          8|
    |res_address0           |   4|          4|    4|         16|
    |res_d0                 |  32|          3|   32|         96|
    |x_address0             |   4|          6|    4|         24|
    |x_address1             |   4|          6|    4|         24|
    +-----------------------+----+-----------+-----+-----------+
    |Total                  |  75|         49|   72|        280|
    +-----------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------+----+----+-----+-----------+
    |          Name         | FF | LUT| Bits| Const Bits|
    +-----------------------+----+----+-----+-----------+
    |A_load_1_reg_723       |  32|   0|   32|          0|
    |A_load_2_reg_743       |  32|   0|   32|          0|
    |A_load_3_reg_753       |  32|   0|   32|          0|
    |A_load_4_reg_763       |  32|   0|   32|          0|
    |A_load_5_reg_653       |  32|   0|   32|          0|
    |A_load_6_reg_663       |  32|   0|   32|          0|
    |A_load_7_reg_773       |  32|   0|   32|          0|
    |A_load_8_reg_683       |  32|   0|   32|          0|
    |A_load_9_reg_693       |  32|   0|   32|          0|
    |A_load_reg_713         |  32|   0|   32|          0|
    |ap_CS_fsm              |   9|   0|    9|          0|
    |ap_reg_ppiten_pp1_it0  |   1|   0|    1|          0|
    |ap_reg_ppiten_pp1_it1  |   1|   0|    1|          0|
    |ap_reg_ppiten_pp1_it2  |   1|   0|    1|          0|
    |exitcond1_reg_607      |   1|   0|    1|          0|
    |i_reg_276              |   4|   0|    4|          0|
    |r_1_reg_611            |   4|   0|    4|          0|
    |r_reg_287              |   4|   0|    4|          0|
    |res_addr_1_reg_638     |   4|   0|    4|          0|
    |tmp1_reg_818           |  32|   0|   32|          0|
    |tmp4_reg_813           |  32|   0|   32|          0|
    |tmp6_reg_823           |  32|   0|   32|          0|
    |tmp8_reg_828           |  32|   0|   32|          0|
    |tmp_6_reg_616          |   7|   0|    8|          1|
    |tmp_7_1_reg_808        |  32|   0|   32|          0|
    |tmp_7_5_reg_783        |  32|   0|   32|          0|
    |tmp_7_6_reg_788        |  32|   0|   32|          0|
    |tmp_7_8_reg_793        |  32|   0|   32|          0|
    |tmp_7_9_reg_798        |  32|   0|   32|          0|
    |tmp_7_reg_803          |  32|   0|   32|          0|
    |x_load_1_reg_728       |  32|   0|   32|          0|
    |x_load_2_reg_748       |  32|   0|   32|          0|
    |x_load_3_reg_758       |  32|   0|   32|          0|
    |x_load_4_reg_768       |  32|   0|   32|          0|
    |x_load_5_reg_658       |  32|   0|   32|          0|
    |x_load_6_reg_668       |  32|   0|   32|          0|
    |x_load_7_reg_778       |  32|   0|   32|          0|
    |x_load_8_reg_688       |  32|   0|   32|          0|
    |x_load_9_reg_698       |  32|   0|   32|          0|
    |x_load_reg_718         |  32|   0|   32|          0|
    |exitcond1_reg_607      |   0|   1|    1|          0|
    |res_addr_1_reg_638     |   0|   4|    4|          0|
    +-----------------------+----+----+-----+-----------+
    |Total                  | 996|   5| 1002|          1|
    +-----------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+------------+--------------------+--------------+
|   RTL Ports  | Dir | Bits|  Protocol  |    Source Object   |    C Type    |
+--------------+-----+-----+------------+--------------------+--------------+
|ap_clk        |  in |    1| ap_ctrl_hs | digitrec_MatVecMul | return value |
|ap_rst        |  in |    1| ap_ctrl_hs | digitrec_MatVecMul | return value |
|ap_start      |  in |    1| ap_ctrl_hs | digitrec_MatVecMul | return value |
|ap_done       | out |    1| ap_ctrl_hs | digitrec_MatVecMul | return value |
|ap_idle       | out |    1| ap_ctrl_hs | digitrec_MatVecMul | return value |
|ap_ready      | out |    1| ap_ctrl_hs | digitrec_MatVecMul | return value |
|A_address0    | out |    7|  ap_memory |          A         |     array    |
|A_ce0         | out |    1|  ap_memory |          A         |     array    |
|A_q0          |  in |   32|  ap_memory |          A         |     array    |
|A_address1    | out |    7|  ap_memory |          A         |     array    |
|A_ce1         | out |    1|  ap_memory |          A         |     array    |
|A_q1          |  in |   32|  ap_memory |          A         |     array    |
|x_address0    | out |    4|  ap_memory |          x         |     array    |
|x_ce0         | out |    1|  ap_memory |          x         |     array    |
|x_q0          |  in |   32|  ap_memory |          x         |     array    |
|x_address1    | out |    4|  ap_memory |          x         |     array    |
|x_ce1         | out |    1|  ap_memory |          x         |     array    |
|x_q1          |  in |   32|  ap_memory |          x         |     array    |
|res_address0  | out |    4|  ap_memory |         res        |     array    |
|res_ce0       | out |    1|  ap_memory |         res        |     array    |
|res_we0       | out |    1|  ap_memory |         res        |     array    |
|res_d0        | out |   32|  ap_memory |         res        |     array    |
|res_q0        |  in |   32|  ap_memory |         res        |     array    |
+--------------+-----+-----+------------+--------------------+--------------+

