V3 11
FL $XILINX/verilog/src/glbl.v 2007/05/19.02:52:56 J.36
MO work/glbl FL $XILINX/verilog/src/glbl.v
FL F:/ECE/HDL_Design/CA/CA_3/B/Mux_16x1/Mux_16x1_4x1_2x1/mohit.v 2021/10/05.16:16:07 J.36
MO work/Mux_2x1 FL F:/ECE/HDL_Design/CA/CA_3/B/Mux_16x1/Mux_16x1_4x1_2x1/mohit.v
MO work/Mux_4x1 \
      FL F:/ECE/HDL_Design/CA/CA_3/B/Mux_16x1/Mux_16x1_4x1_2x1/mohit.v
MO work/mohit \
      FL F:/ECE/HDL_Design/CA/CA_3/B/Mux_16x1/Mux_16x1_4x1_2x1/mohit.v MI Mux_2x1 \
      MI Mux_4x1
FL F:/ECE/HDL_Design/CA/CA_3/B/Mux_16x1/Mux_16x1_4x1_2x1/mohit_tb.v 2021/10/05.16:19:47 J.36
MO work/mohit_tb \
      FL F:/ECE/HDL_Design/CA/CA_3/B/Mux_16x1/Mux_16x1_4x1_2x1/mohit_tb.v \
      MI mohit
