// Seed: 2199644875
module module_0 (
    input tri1 id_0,
    output wire id_1,
    input wire id_2
    , id_6, id_7,
    input supply1 id_3,
    output wire id_4
);
  initial begin : LABEL_0
    id_7 <= -(-1);
    id_6 = -1;
  end
  assign module_1.id_4 = 0;
endmodule
module module_1 (
    output logic id_0,
    output wire  id_1,
    input  uwire id_2,
    input  tri0  id_3,
    input  uwire id_4,
    output tri0  id_5,
    output tri   id_6,
    input  wire  id_7,
    input  tri0  id_8,
    output tri1  id_9,
    input  tri0  id_10,
    output uwire id_11,
    input  wire  id_12,
    output uwire id_13,
    output uwire id_14
);
  always
    repeat (id_10) begin : LABEL_0
      begin : LABEL_1
        id_0 = id_8;
      end
    end
  module_0 modCall_1 (
      id_8,
      id_11,
      id_4,
      id_4,
      id_9
  );
endmodule
