// Seed: 2672829959
module module_0;
  logic id_1;
  assign module_2.id_1 = 0;
  logic id_2;
endmodule
module module_1 #(
    parameter id_4 = 32'd73
) (
    output supply0 id_0,
    input wire id_1
    , id_9,
    input supply0 id_2,
    input wire id_3,
    input tri1 _id_4,
    input supply0 id_5,
    input wire id_6,
    output supply1 id_7
);
  logic [id_4 : 1] id_10;
  module_0 modCall_1 ();
endmodule
module module_2 #(
    parameter id_4 = 32'd2
) (
    input wire id_0,
    output tri1 id_1,
    output supply1 id_2,
    input tri1 id_3,
    input tri _id_4,
    output wand id_5
);
  wire id_7;
  module_0 modCall_1 ();
  logic [id_4 : id_4] id_8;
  logic id_9;
endmodule
