Lattice Timing Report -  Setup  and Hold, Version Radiant Software (64-bit) 2.2.0.97.3

Sat May  8 19:43:21 2021

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

Command line:    timing -sethld -v 10 -u 10 -endpoints 10 -nperend 1 -html -rpt froggy_road_impl_1.tws froggy_road_impl_1_syn.udb -gui

-----------------------------------------
Design:          top
Family:          iCE40UP
Device:          iCE40UP5K
Package:         SG48
Performance:     High-Performance_1.2V
Package Status:                     Preliminary    Version 1.5
-----------------------------------------


=====================================================================
                    Table of Contents
=====================================================================
    1  DESIGN CHECKING
        1.1  SDC Constraints
        1.2  Combinational Loop
    2  CLOCK SUMMARY
        2.1  Clock network_clock
        2.2  Clock control/clk_wire
        2.3  Clock pll/lscc_pll_inst/fpga_clock_c
    3  TIMING ANALYSIS SUMMARY
        3.1  Overall (Setup and Hold)
            3.1.1  Constraint Coverage
            3.1.2  Timing Errors
            3.1.3  Total Timing Score
        3.2  Setup Summary Report
        3.3  Hold Summary Report
        3.4  Unconstrained Report
            3.4.1  Unconstrained Start/End Points
            3.4.2  Start/End Points Without Timing Constraints
    4  DETAILED REPORT
        4.1  Setup Detailed Report
        4.2  Hold Detailed Report

=====================================================================
                    End of Table of Contents
=====================================================================

==============================================
1  DESIGN CHECKING
==============================================

1.1  SDC Constraints
=====================
create_clock -name {control/clk_wire} -period 20.8333 [get_pins {control/clk_inst/CLKHF }] 
create_generated_clock -name {network_clock} -source [get_pins {pll/lscc_pll_inst/u_PLL_B/REFERENCECLK}] -multiply_by 67 -divide_by 32 [get_pins {pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL }] 
create_clock -name {pll/lscc_pll_inst/fpga_clock_c} -period 83.3333333333333 [get_nets fpga_clock_c]

1.2  Combinational Loop
========================
None

==============================================
2  CLOCK SUMMARY
==============================================

2.1 Clock "network_clock"
=======================
create_generated_clock -name {network_clock} -source [get_pins {pll/lscc_pll_inst/u_PLL_B/REFERENCECLK}] -multiply_by 67 -divide_by 32 [get_pins {pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL }] 

Single Clock Domain
-------------------------------------------------------------------------------------------------------
          Clock network_clock           |                    |       Period       |     Frequency      
-------------------------------------------------------------------------------------------------------
 From network_clock                     |             Target |          39.801 ns |         25.125 MHz 
                                        | Actual (all paths) |           9.830 ns |        101.729 MHz 
-------------------------------------------------------------------------------------------------------

Clock Domain Crossing
------------------------------------------------------------------------------------------------------
          Clock network_clock           |   Worst Time Between Edges   |           Comment            
------------------------------------------------------------------------------------------------------
 From control/clk_wire                  |                         ---- |                      No path 
 From pll/lscc_pll_inst/fpga_clock_c    |                         ---- |                      No path 
------------------------------------------------------------------------------------------------------

2.2 Clock "control/clk_wire"
=======================
create_clock -name {control/clk_wire} -period 20.8333 [get_pins {control/clk_inst/CLKHF }] 

Single Clock Domain
-------------------------------------------------------------------------------------------------------
         Clock control/clk_wire         |                    |       Period       |     Frequency      
-------------------------------------------------------------------------------------------------------
 From control/clk_wire                  |             Target |          20.833 ns |         48.000 MHz 
                                        | Actual (all paths) |          20.830 ns |         48.008 MHz 
control/clk_inst/CLKHF (MPW)            |   (50% duty cycle) |          20.830 ns |         48.008 MHz 
-------------------------------------------------------------------------------------------------------

Clock Domain Crossing
------------------------------------------------------------------------------------------------------
         Clock control/clk_wire         |   Worst Time Between Edges   |           Comment            
------------------------------------------------------------------------------------------------------
 From network_clock                     |                         ---- |                      No path 
 From pll/lscc_pll_inst/fpga_clock_c    |                         ---- |                      No path 
------------------------------------------------------------------------------------------------------

2.3 Clock "pll/lscc_pll_inst/fpga_clock_c"
=======================
create_clock -name {pll/lscc_pll_inst/fpga_clock_c} -period 83.3333333333333 [get_nets fpga_clock_c]

Single Clock Domain
-------------------------------------------------------------------------------------------------------
  Clock pll/lscc_pll_inst/fpga_clock_c  |                    |       Period       |     Frequency      
-------------------------------------------------------------------------------------------------------
 From pll/lscc_pll_inst/fpga_clock_c    |             Target |          83.333 ns |         12.000 MHz 
                                        | Actual (all paths) |          39.650 ns |         25.221 MHz 
-------------------------------------------------------------------------------------------------------

Clock Domain Crossing
------------------------------------------------------------------------------------------------------
  Clock pll/lscc_pll_inst/fpga_clock_c  |   Worst Time Between Edges   |           Comment            
------------------------------------------------------------------------------------------------------
 From network_clock                     |                         ---- |                      No path 
 From control/clk_wire                  |                         ---- |                      No path 
------------------------------------------------------------------------------------------------------

==============================================
3  TIMING ANALYSIS SUMMARY
==============================================

3.1  Overall (Setup and Hold)
==============================

3.1.1  Constraint Coverage
---------------------------
Constraint Coverage: 15.947%

3.1.2  Timing Errors
---------------------
Timing Errors: 0 endpoints (setup), 0 endpoints (hold)

3.1.3  Total Timing Score
--------------------------
Total Negative Slack: 0.000 ns (setup), 0.000 ns (hold)

3.2  Setup Summary Report
==========================

-------------------------------------------------------
          Listing 10 End Points          |    Slack    
-------------------------------------------------------
control/counter_inst/counter_value_426__i14/D              
                                         |    7.296 ns 
control/counter_inst/counter_value_426__i13/D              
                                         |    7.854 ns 
control/counter_inst/counter_value_426__i12/D              
                                         |    8.412 ns 
control/counter_inst/counter_value_426__i11/D              
                                         |    8.970 ns 
control/counter_inst/counter_value_426__i10/D              
                                         |    9.528 ns 
control/counter_inst/counter_value_426__i9/D              
                                         |   10.086 ns 
control/counter_inst/counter_value_426__i8/D              
                                         |   10.644 ns 
control/counter_inst/counter_value_426__i7/D              
                                         |   11.202 ns 
control/counter_inst/counter_value_426__i6/D              
                                         |   11.760 ns 
control/counter_inst/counter_value_426__i5/D              
                                         |   12.318 ns 
-------------------------------------------------------
                                         |             
Setup # of endpoints with negative slack:|           0 
                                         |             
-------------------------------------------------------

3.3  Hold Summary Report
=========================

-------------------------------------------------------
          Listing 10 End Points          |    Slack    
-------------------------------------------------------
color/is_menu_c/D                        |    1.671 ns 
disp/col_count_424__i0/D                 |    4.196 ns 
disp/col_count_424__i1/D                 |    4.196 ns 
disp/col_count_424__i2/D                 |    4.196 ns 
disp/col_count_424__i3/D                 |    4.196 ns 
disp/col_count_424__i4/D                 |    4.196 ns 
disp/col_count_424__i5/D                 |    4.196 ns 
disp/col_count_424__i6/D                 |    4.196 ns 
disp/col_count_424__i7/D                 |    4.196 ns 
disp/col_count_424__i8/D                 |    4.196 ns 
-------------------------------------------------------
                                         |             
Hold # of endpoints with negative slack: |           0 
                                         |             
-------------------------------------------------------

3.4  Unconstrained Report
===========================

3.4.1  Unconstrained Start/End Points
--------------------------------------

Clocked but unconstrained timing start points
-------------------------------------------------------------------
         Listing 2 Start Points         |           Type           
-------------------------------------------------------------------
color/is_menu_c/Q                       |          No required time
control/counter_inst/counter_value_426__i14/Q                           
                                        |          No required time
-------------------------------------------------------------------
                                        |                          
Number of unconstrained timing start po |                          
ints                                    |                         2
                                        |                          
-------------------------------------------------------------------

Clocked but unconstrained timing end points
-------------------------------------------------------------------
         Listing 10 End Points          |           Type           
-------------------------------------------------------------------
color/temp_board[1]_i31/D               |    No arrival or required
color/temp_board[1]_i31/SR              |    No arrival or required
color/temp_board[2]_i31/D               |    No arrival or required
color/temp_board[2]_i31/SR              |    No arrival or required
color/temp_board[3]_i31/D               |    No arrival or required
color/temp_board[3]_i31/SR              |    No arrival or required
color/temp_board[4]_i31/D               |    No arrival or required
color/temp_board[4]_i31/SR              |    No arrival or required
color/temp_board[5]_i31/D               |    No arrival or required
color/temp_board[5]_i31/SR              |    No arrival or required
-------------------------------------------------------------------
                                        |                          
Number of unconstrained timing end poin |                          
ts                                      |                       723
                                        |                          
-------------------------------------------------------------------

3.4.2  Start/End Points Without Timing Constraints
---------------------------------------------------

I/O ports without constraint
----------------------------
Possible constraints to use on I/O ports are:
set_input_delay,
set_output_delay,
set_max_delay,
create_clock,
create_generated_clock,
...

-------------------------------------------------------------------
     Listing 10 Start or End Points     |           Type           
-------------------------------------------------------------------
acknowledge_in                          |                     input
rgb[5]                                  |                    output
rgb[4]                                  |                    output
rgb[3]                                  |                    output
rgb[2]                                  |                    output
rgb[1]                                  |                    output
rgb[0]                                  |                    output
clock_out                               |                    output
attention_out                           |                    output
command_out                             |                    output
-------------------------------------------------------------------
                                        |                          
Number of I/O ports without constraint  |                        12
                                        |                          
-------------------------------------------------------------------

Registers without clock definition
Define the clock for these registers.
--------------------------------------------------
There is no instance satisfying reporting criteria


==============================================
4  DETAILED REPORT
==============================================

4.1  Setup Detailed Report
===========================


XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

Detail report of critical paths

XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
                    Detailed Report for timing paths 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : control/counter_inst/counter_value_426__i1/Q  (FD1P3XZ)
Path End         : control/counter_inst/counter_value_426__i14/D  (FD1P3XZ)
Source Clock     : control/clk_wire (R)
Destination Clock: control/clk_wire (R)
Logic Level      : 15
Delay Ratio      : 58.4% (route), 41.6% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 20.833 ns 
Path Slack       : 7.296 ns  (Passed)

Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
control/clk_inst/CLKHF                    HSOSC_CORE      CLOCK LATENCY  0.000         0.000  14      
control/clk_wire                                          NET DELAY      2.075         2.075  1       



control/counter_inst/counter_value_426__i1/CK->control/counter_inst/counter_value_426__i1/Q
                                          FD1P3XZ         CK_TO_Q_DELAY     1.391         3.466  1       
control/counter_inst/n14                                  NET DELAY         2.075         5.541  1       
control/counter_inst/counter_value_426_add_4_1/C1->control/counter_inst/counter_value_426_add_4_1/CO1
                                          FA2             C1_TO_CO1_DELAY   0.344         5.885  2       
control/counter_inst/n6173                                NET DELAY         0.280         6.165  1       
control/counter_inst/counter_value_426_add_4_3/CI0->control/counter_inst/counter_value_426_add_4_3/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278         6.443  2       
control/counter_inst/n12377                               NET DELAY         0.280         6.723  1       
control/counter_inst/counter_value_426_add_4_3/CI1->control/counter_inst/counter_value_426_add_4_3/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278         7.001  2       
control/counter_inst/n6175                                NET DELAY         0.280         7.281  1       
control/counter_inst/counter_value_426_add_4_5/CI0->control/counter_inst/counter_value_426_add_4_5/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278         7.559  2       
control/counter_inst/n12380                               NET DELAY         0.280         7.839  1       
control/counter_inst/counter_value_426_add_4_5/CI1->control/counter_inst/counter_value_426_add_4_5/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278         8.117  2       
control/counter_inst/n6177                                NET DELAY         0.280         8.397  1       
control/counter_inst/counter_value_426_add_4_7/CI0->control/counter_inst/counter_value_426_add_4_7/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278         8.675  2       
control/counter_inst/n12383                               NET DELAY         0.280         8.955  1       
control/counter_inst/counter_value_426_add_4_7/CI1->control/counter_inst/counter_value_426_add_4_7/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278         9.233  2       
control/counter_inst/n6179                                NET DELAY         0.280         9.513  1       
control/counter_inst/counter_value_426_add_4_9/CI0->control/counter_inst/counter_value_426_add_4_9/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278         9.791  2       
control/counter_inst/n12386                               NET DELAY         0.280        10.071  1       
control/counter_inst/counter_value_426_add_4_9/CI1->control/counter_inst/counter_value_426_add_4_9/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        10.349  2       
control/counter_inst/n6181                                NET DELAY         0.280        10.629  1       
control/counter_inst/counter_value_426_add_4_11/CI0->control/counter_inst/counter_value_426_add_4_11/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        10.907  2       
control/counter_inst/n12389                               NET DELAY         0.280        11.187  1       
control/counter_inst/counter_value_426_add_4_11/CI1->control/counter_inst/counter_value_426_add_4_11/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        11.465  2       
control/counter_inst/n6183                                NET DELAY         0.280        11.745  1       
control/counter_inst/counter_value_426_add_4_13/CI0->control/counter_inst/counter_value_426_add_4_13/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        12.023  2       
control/counter_inst/n12392                               NET DELAY         0.280        12.303  1       
control/counter_inst/counter_value_426_add_4_13/CI1->control/counter_inst/counter_value_426_add_4_13/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        12.581  2       
control/counter_inst/n6185                                NET DELAY         0.280        12.861  1       
control/counter_inst/counter_value_426_add_4_15/D0->control/counter_inst/counter_value_426_add_4_15/S0
                                          FA2             D0_TO_S0_DELAY    0.477        13.338  1       
control/counter_inst/n61[13] ( D )                        NET DELAY         2.075        15.413  1       


                                                          CONSTRAINT     0.000        20.833  1       
control/clk_inst/CLKHF                    HSOSC_CORE      CLOCK LATENCY  0.000        20.833  14      
control/clk_wire ( CK )                                   NET DELAY      2.075        22.908  1       
                                                          Uncertainty    0.000        22.908  
                                                          Setup time     0.199        22.709  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Required Time                                                                         22.709  
Arrival Time                                                                         -15.412  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                                   7.296  




++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : control/counter_inst/counter_value_426__i1/Q  (FD1P3XZ)
Path End         : control/counter_inst/counter_value_426__i13/D  (FD1P3XZ)
Source Clock     : control/clk_wire (R)
Destination Clock: control/clk_wire (R)
Logic Level      : 14
Delay Ratio      : 58.8% (route), 41.2% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 20.833 ns 
Path Slack       : 7.854 ns  (Passed)

Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
control/clk_inst/CLKHF                    HSOSC_CORE      CLOCK LATENCY  0.000         0.000  14      
control/clk_wire                                          NET DELAY      2.075         2.075  1       



control/counter_inst/counter_value_426__i1/CK->control/counter_inst/counter_value_426__i1/Q
                                          FD1P3XZ         CK_TO_Q_DELAY     1.391         3.466  1       
control/counter_inst/n14                                  NET DELAY         2.075         5.541  1       
control/counter_inst/counter_value_426_add_4_1/C1->control/counter_inst/counter_value_426_add_4_1/CO1
                                          FA2             C1_TO_CO1_DELAY   0.344         5.885  2       
control/counter_inst/n6173                                NET DELAY         0.280         6.165  1       
control/counter_inst/counter_value_426_add_4_3/CI0->control/counter_inst/counter_value_426_add_4_3/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278         6.443  2       
control/counter_inst/n12377                               NET DELAY         0.280         6.723  1       
control/counter_inst/counter_value_426_add_4_3/CI1->control/counter_inst/counter_value_426_add_4_3/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278         7.001  2       
control/counter_inst/n6175                                NET DELAY         0.280         7.281  1       
control/counter_inst/counter_value_426_add_4_5/CI0->control/counter_inst/counter_value_426_add_4_5/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278         7.559  2       
control/counter_inst/n12380                               NET DELAY         0.280         7.839  1       
control/counter_inst/counter_value_426_add_4_5/CI1->control/counter_inst/counter_value_426_add_4_5/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278         8.117  2       
control/counter_inst/n6177                                NET DELAY         0.280         8.397  1       
control/counter_inst/counter_value_426_add_4_7/CI0->control/counter_inst/counter_value_426_add_4_7/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278         8.675  2       
control/counter_inst/n12383                               NET DELAY         0.280         8.955  1       
control/counter_inst/counter_value_426_add_4_7/CI1->control/counter_inst/counter_value_426_add_4_7/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278         9.233  2       
control/counter_inst/n6179                                NET DELAY         0.280         9.513  1       
control/counter_inst/counter_value_426_add_4_9/CI0->control/counter_inst/counter_value_426_add_4_9/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278         9.791  2       
control/counter_inst/n12386                               NET DELAY         0.280        10.071  1       
control/counter_inst/counter_value_426_add_4_9/CI1->control/counter_inst/counter_value_426_add_4_9/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        10.349  2       
control/counter_inst/n6181                                NET DELAY         0.280        10.629  1       
control/counter_inst/counter_value_426_add_4_11/CI0->control/counter_inst/counter_value_426_add_4_11/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        10.907  2       
control/counter_inst/n12389                               NET DELAY         0.280        11.187  1       
control/counter_inst/counter_value_426_add_4_11/CI1->control/counter_inst/counter_value_426_add_4_11/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        11.465  2       
control/counter_inst/n6183                                NET DELAY         0.280        11.745  1       
control/counter_inst/counter_value_426_add_4_13/CI0->control/counter_inst/counter_value_426_add_4_13/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        12.023  2       
control/counter_inst/n12392                               NET DELAY         0.280        12.303  1       
control/counter_inst/counter_value_426_add_4_13/D1->control/counter_inst/counter_value_426_add_4_13/S1
                                          FA2             D1_TO_S1_DELAY    0.477        12.780  1       
control/counter_inst/n61[12] ( D )                        NET DELAY         2.075        14.855  1       


                                                          CONSTRAINT     0.000        20.833  1       
control/clk_inst/CLKHF                    HSOSC_CORE      CLOCK LATENCY  0.000        20.833  14      
control/clk_wire ( CK )                                   NET DELAY      2.075        22.908  1       
                                                          Uncertainty    0.000        22.908  
                                                          Setup time     0.199        22.709  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Required Time                                                                         22.709  
Arrival Time                                                                         -14.854  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                                   7.854  




++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : control/counter_inst/counter_value_426__i1/Q  (FD1P3XZ)
Path End         : control/counter_inst/counter_value_426__i12/D  (FD1P3XZ)
Source Clock     : control/clk_wire (R)
Destination Clock: control/clk_wire (R)
Logic Level      : 13
Delay Ratio      : 59.2% (route), 40.8% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 20.833 ns 
Path Slack       : 8.412 ns  (Passed)

Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
control/clk_inst/CLKHF                    HSOSC_CORE      CLOCK LATENCY  0.000         0.000  14      
control/clk_wire                                          NET DELAY      2.075         2.075  1       



control/counter_inst/counter_value_426__i1/CK->control/counter_inst/counter_value_426__i1/Q
                                          FD1P3XZ         CK_TO_Q_DELAY     1.391         3.466  1       
control/counter_inst/n14                                  NET DELAY         2.075         5.541  1       
control/counter_inst/counter_value_426_add_4_1/C1->control/counter_inst/counter_value_426_add_4_1/CO1
                                          FA2             C1_TO_CO1_DELAY   0.344         5.885  2       
control/counter_inst/n6173                                NET DELAY         0.280         6.165  1       
control/counter_inst/counter_value_426_add_4_3/CI0->control/counter_inst/counter_value_426_add_4_3/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278         6.443  2       
control/counter_inst/n12377                               NET DELAY         0.280         6.723  1       
control/counter_inst/counter_value_426_add_4_3/CI1->control/counter_inst/counter_value_426_add_4_3/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278         7.001  2       
control/counter_inst/n6175                                NET DELAY         0.280         7.281  1       
control/counter_inst/counter_value_426_add_4_5/CI0->control/counter_inst/counter_value_426_add_4_5/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278         7.559  2       
control/counter_inst/n12380                               NET DELAY         0.280         7.839  1       
control/counter_inst/counter_value_426_add_4_5/CI1->control/counter_inst/counter_value_426_add_4_5/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278         8.117  2       
control/counter_inst/n6177                                NET DELAY         0.280         8.397  1       
control/counter_inst/counter_value_426_add_4_7/CI0->control/counter_inst/counter_value_426_add_4_7/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278         8.675  2       
control/counter_inst/n12383                               NET DELAY         0.280         8.955  1       
control/counter_inst/counter_value_426_add_4_7/CI1->control/counter_inst/counter_value_426_add_4_7/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278         9.233  2       
control/counter_inst/n6179                                NET DELAY         0.280         9.513  1       
control/counter_inst/counter_value_426_add_4_9/CI0->control/counter_inst/counter_value_426_add_4_9/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278         9.791  2       
control/counter_inst/n12386                               NET DELAY         0.280        10.071  1       
control/counter_inst/counter_value_426_add_4_9/CI1->control/counter_inst/counter_value_426_add_4_9/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        10.349  2       
control/counter_inst/n6181                                NET DELAY         0.280        10.629  1       
control/counter_inst/counter_value_426_add_4_11/CI0->control/counter_inst/counter_value_426_add_4_11/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        10.907  2       
control/counter_inst/n12389                               NET DELAY         0.280        11.187  1       
control/counter_inst/counter_value_426_add_4_11/CI1->control/counter_inst/counter_value_426_add_4_11/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        11.465  2       
control/counter_inst/n6183                                NET DELAY         0.280        11.745  1       
control/counter_inst/counter_value_426_add_4_13/D0->control/counter_inst/counter_value_426_add_4_13/S0
                                          FA2             D0_TO_S0_DELAY    0.477        12.222  1       
control/counter_inst/n61[11] ( D )                        NET DELAY         2.075        14.297  1       


                                                          CONSTRAINT     0.000        20.833  1       
control/clk_inst/CLKHF                    HSOSC_CORE      CLOCK LATENCY  0.000        20.833  14      
control/clk_wire ( CK )                                   NET DELAY      2.075        22.908  1       
                                                          Uncertainty    0.000        22.908  
                                                          Setup time     0.199        22.709  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Required Time                                                                         22.709  
Arrival Time                                                                         -14.296  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                                   8.412  




++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : control/counter_inst/counter_value_426__i1/Q  (FD1P3XZ)
Path End         : control/counter_inst/counter_value_426__i11/D  (FD1P3XZ)
Source Clock     : control/clk_wire (R)
Destination Clock: control/clk_wire (R)
Logic Level      : 12
Delay Ratio      : 59.6% (route), 40.4% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 20.833 ns 
Path Slack       : 8.970 ns  (Passed)

Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
control/clk_inst/CLKHF                    HSOSC_CORE      CLOCK LATENCY  0.000         0.000  14      
control/clk_wire                                          NET DELAY      2.075         2.075  1       



control/counter_inst/counter_value_426__i1/CK->control/counter_inst/counter_value_426__i1/Q
                                          FD1P3XZ         CK_TO_Q_DELAY     1.391         3.466  1       
control/counter_inst/n14                                  NET DELAY         2.075         5.541  1       
control/counter_inst/counter_value_426_add_4_1/C1->control/counter_inst/counter_value_426_add_4_1/CO1
                                          FA2             C1_TO_CO1_DELAY   0.344         5.885  2       
control/counter_inst/n6173                                NET DELAY         0.280         6.165  1       
control/counter_inst/counter_value_426_add_4_3/CI0->control/counter_inst/counter_value_426_add_4_3/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278         6.443  2       
control/counter_inst/n12377                               NET DELAY         0.280         6.723  1       
control/counter_inst/counter_value_426_add_4_3/CI1->control/counter_inst/counter_value_426_add_4_3/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278         7.001  2       
control/counter_inst/n6175                                NET DELAY         0.280         7.281  1       
control/counter_inst/counter_value_426_add_4_5/CI0->control/counter_inst/counter_value_426_add_4_5/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278         7.559  2       
control/counter_inst/n12380                               NET DELAY         0.280         7.839  1       
control/counter_inst/counter_value_426_add_4_5/CI1->control/counter_inst/counter_value_426_add_4_5/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278         8.117  2       
control/counter_inst/n6177                                NET DELAY         0.280         8.397  1       
control/counter_inst/counter_value_426_add_4_7/CI0->control/counter_inst/counter_value_426_add_4_7/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278         8.675  2       
control/counter_inst/n12383                               NET DELAY         0.280         8.955  1       
control/counter_inst/counter_value_426_add_4_7/CI1->control/counter_inst/counter_value_426_add_4_7/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278         9.233  2       
control/counter_inst/n6179                                NET DELAY         0.280         9.513  1       
control/counter_inst/counter_value_426_add_4_9/CI0->control/counter_inst/counter_value_426_add_4_9/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278         9.791  2       
control/counter_inst/n12386                               NET DELAY         0.280        10.071  1       
control/counter_inst/counter_value_426_add_4_9/CI1->control/counter_inst/counter_value_426_add_4_9/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        10.349  2       
control/counter_inst/n6181                                NET DELAY         0.280        10.629  1       
control/counter_inst/counter_value_426_add_4_11/CI0->control/counter_inst/counter_value_426_add_4_11/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        10.907  2       
control/counter_inst/n12389                               NET DELAY         0.280        11.187  1       
control/counter_inst/counter_value_426_add_4_11/D1->control/counter_inst/counter_value_426_add_4_11/S1
                                          FA2             D1_TO_S1_DELAY    0.477        11.664  1       
control/counter_inst/n61[10] ( D )                        NET DELAY         2.075        13.739  1       


                                                          CONSTRAINT     0.000        20.833  1       
control/clk_inst/CLKHF                    HSOSC_CORE      CLOCK LATENCY  0.000        20.833  14      
control/clk_wire ( CK )                                   NET DELAY      2.075        22.908  1       
                                                          Uncertainty    0.000        22.908  
                                                          Setup time     0.199        22.709  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Required Time                                                                         22.709  
Arrival Time                                                                         -13.738  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                                   8.970  




++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : control/counter_inst/counter_value_426__i1/Q  (FD1P3XZ)
Path End         : control/counter_inst/counter_value_426__i10/D  (FD1P3XZ)
Source Clock     : control/clk_wire (R)
Destination Clock: control/clk_wire (R)
Logic Level      : 11
Delay Ratio      : 60.1% (route), 39.9% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 20.833 ns 
Path Slack       : 9.528 ns  (Passed)

Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
control/clk_inst/CLKHF                    HSOSC_CORE      CLOCK LATENCY  0.000         0.000  14      
control/clk_wire                                          NET DELAY      2.075         2.075  1       



control/counter_inst/counter_value_426__i1/CK->control/counter_inst/counter_value_426__i1/Q
                                          FD1P3XZ         CK_TO_Q_DELAY     1.391         3.466  1       
control/counter_inst/n14                                  NET DELAY         2.075         5.541  1       
control/counter_inst/counter_value_426_add_4_1/C1->control/counter_inst/counter_value_426_add_4_1/CO1
                                          FA2             C1_TO_CO1_DELAY   0.344         5.885  2       
control/counter_inst/n6173                                NET DELAY         0.280         6.165  1       
control/counter_inst/counter_value_426_add_4_3/CI0->control/counter_inst/counter_value_426_add_4_3/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278         6.443  2       
control/counter_inst/n12377                               NET DELAY         0.280         6.723  1       
control/counter_inst/counter_value_426_add_4_3/CI1->control/counter_inst/counter_value_426_add_4_3/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278         7.001  2       
control/counter_inst/n6175                                NET DELAY         0.280         7.281  1       
control/counter_inst/counter_value_426_add_4_5/CI0->control/counter_inst/counter_value_426_add_4_5/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278         7.559  2       
control/counter_inst/n12380                               NET DELAY         0.280         7.839  1       
control/counter_inst/counter_value_426_add_4_5/CI1->control/counter_inst/counter_value_426_add_4_5/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278         8.117  2       
control/counter_inst/n6177                                NET DELAY         0.280         8.397  1       
control/counter_inst/counter_value_426_add_4_7/CI0->control/counter_inst/counter_value_426_add_4_7/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278         8.675  2       
control/counter_inst/n12383                               NET DELAY         0.280         8.955  1       
control/counter_inst/counter_value_426_add_4_7/CI1->control/counter_inst/counter_value_426_add_4_7/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278         9.233  2       
control/counter_inst/n6179                                NET DELAY         0.280         9.513  1       
control/counter_inst/counter_value_426_add_4_9/CI0->control/counter_inst/counter_value_426_add_4_9/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278         9.791  2       
control/counter_inst/n12386                               NET DELAY         0.280        10.071  1       
control/counter_inst/counter_value_426_add_4_9/CI1->control/counter_inst/counter_value_426_add_4_9/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        10.349  2       
control/counter_inst/n6181                                NET DELAY         0.280        10.629  1       
control/counter_inst/counter_value_426_add_4_11/D0->control/counter_inst/counter_value_426_add_4_11/S0
                                          FA2             D0_TO_S0_DELAY    0.477        11.106  1       
control/counter_inst/n61[9] ( D )                         NET DELAY         2.075        13.181  1       


                                                          CONSTRAINT     0.000        20.833  1       
control/clk_inst/CLKHF                    HSOSC_CORE      CLOCK LATENCY  0.000        20.833  14      
control/clk_wire ( CK )                                   NET DELAY      2.075        22.908  1       
                                                          Uncertainty    0.000        22.908  
                                                          Setup time     0.199        22.709  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Required Time                                                                         22.709  
Arrival Time                                                                         -13.180  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                                   9.528  




++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : control/counter_inst/counter_value_426__i1/Q  (FD1P3XZ)
Path End         : control/counter_inst/counter_value_426__i9/D  (FD1P3XZ)
Source Clock     : control/clk_wire (R)
Destination Clock: control/clk_wire (R)
Logic Level      : 10
Delay Ratio      : 60.6% (route), 39.4% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 20.833 ns 
Path Slack       : 10.086 ns  (Passed)

Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
control/clk_inst/CLKHF                    HSOSC_CORE      CLOCK LATENCY  0.000         0.000  14      
control/clk_wire                                          NET DELAY      2.075         2.075  1       



control/counter_inst/counter_value_426__i1/CK->control/counter_inst/counter_value_426__i1/Q
                                          FD1P3XZ         CK_TO_Q_DELAY     1.391         3.466  1       
control/counter_inst/n14                                  NET DELAY         2.075         5.541  1       
control/counter_inst/counter_value_426_add_4_1/C1->control/counter_inst/counter_value_426_add_4_1/CO1
                                          FA2             C1_TO_CO1_DELAY   0.344         5.885  2       
control/counter_inst/n6173                                NET DELAY         0.280         6.165  1       
control/counter_inst/counter_value_426_add_4_3/CI0->control/counter_inst/counter_value_426_add_4_3/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278         6.443  2       
control/counter_inst/n12377                               NET DELAY         0.280         6.723  1       
control/counter_inst/counter_value_426_add_4_3/CI1->control/counter_inst/counter_value_426_add_4_3/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278         7.001  2       
control/counter_inst/n6175                                NET DELAY         0.280         7.281  1       
control/counter_inst/counter_value_426_add_4_5/CI0->control/counter_inst/counter_value_426_add_4_5/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278         7.559  2       
control/counter_inst/n12380                               NET DELAY         0.280         7.839  1       
control/counter_inst/counter_value_426_add_4_5/CI1->control/counter_inst/counter_value_426_add_4_5/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278         8.117  2       
control/counter_inst/n6177                                NET DELAY         0.280         8.397  1       
control/counter_inst/counter_value_426_add_4_7/CI0->control/counter_inst/counter_value_426_add_4_7/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278         8.675  2       
control/counter_inst/n12383                               NET DELAY         0.280         8.955  1       
control/counter_inst/counter_value_426_add_4_7/CI1->control/counter_inst/counter_value_426_add_4_7/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278         9.233  2       
control/counter_inst/n6179                                NET DELAY         0.280         9.513  1       
control/counter_inst/counter_value_426_add_4_9/CI0->control/counter_inst/counter_value_426_add_4_9/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278         9.791  2       
control/counter_inst/n12386                               NET DELAY         0.280        10.071  1       
control/counter_inst/counter_value_426_add_4_9/D1->control/counter_inst/counter_value_426_add_4_9/S1
                                          FA2             D1_TO_S1_DELAY    0.477        10.548  1       
control/counter_inst/n61[8] ( D )                         NET DELAY         2.075        12.623  1       


                                                          CONSTRAINT     0.000        20.833  1       
control/clk_inst/CLKHF                    HSOSC_CORE      CLOCK LATENCY  0.000        20.833  14      
control/clk_wire ( CK )                                   NET DELAY      2.075        22.908  1       
                                                          Uncertainty    0.000        22.908  
                                                          Setup time     0.199        22.709  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Required Time                                                                         22.709  
Arrival Time                                                                         -12.622  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                                  10.086  




++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : control/counter_inst/counter_value_426__i1/Q  (FD1P3XZ)
Path End         : control/counter_inst/counter_value_426__i8/D  (FD1P3XZ)
Source Clock     : control/clk_wire (R)
Destination Clock: control/clk_wire (R)
Logic Level      : 9
Delay Ratio      : 61.2% (route), 38.8% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 20.833 ns 
Path Slack       : 10.644 ns  (Passed)

Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
control/clk_inst/CLKHF                    HSOSC_CORE      CLOCK LATENCY  0.000         0.000  14      
control/clk_wire                                          NET DELAY      2.075         2.075  1       



control/counter_inst/counter_value_426__i1/CK->control/counter_inst/counter_value_426__i1/Q
                                          FD1P3XZ         CK_TO_Q_DELAY     1.391         3.466  1       
control/counter_inst/n14                                  NET DELAY         2.075         5.541  1       
control/counter_inst/counter_value_426_add_4_1/C1->control/counter_inst/counter_value_426_add_4_1/CO1
                                          FA2             C1_TO_CO1_DELAY   0.344         5.885  2       
control/counter_inst/n6173                                NET DELAY         0.280         6.165  1       
control/counter_inst/counter_value_426_add_4_3/CI0->control/counter_inst/counter_value_426_add_4_3/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278         6.443  2       
control/counter_inst/n12377                               NET DELAY         0.280         6.723  1       
control/counter_inst/counter_value_426_add_4_3/CI1->control/counter_inst/counter_value_426_add_4_3/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278         7.001  2       
control/counter_inst/n6175                                NET DELAY         0.280         7.281  1       
control/counter_inst/counter_value_426_add_4_5/CI0->control/counter_inst/counter_value_426_add_4_5/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278         7.559  2       
control/counter_inst/n12380                               NET DELAY         0.280         7.839  1       
control/counter_inst/counter_value_426_add_4_5/CI1->control/counter_inst/counter_value_426_add_4_5/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278         8.117  2       
control/counter_inst/n6177                                NET DELAY         0.280         8.397  1       
control/counter_inst/counter_value_426_add_4_7/CI0->control/counter_inst/counter_value_426_add_4_7/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278         8.675  2       
control/counter_inst/n12383                               NET DELAY         0.280         8.955  1       
control/counter_inst/counter_value_426_add_4_7/CI1->control/counter_inst/counter_value_426_add_4_7/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278         9.233  2       
control/counter_inst/n6179                                NET DELAY         0.280         9.513  1       
control/counter_inst/counter_value_426_add_4_9/D0->control/counter_inst/counter_value_426_add_4_9/S0
                                          FA2             D0_TO_S0_DELAY    0.477         9.990  1       
control/counter_inst/n61[7] ( D )                         NET DELAY         2.075        12.065  1       


                                                          CONSTRAINT     0.000        20.833  1       
control/clk_inst/CLKHF                    HSOSC_CORE      CLOCK LATENCY  0.000        20.833  14      
control/clk_wire ( CK )                                   NET DELAY      2.075        22.908  1       
                                                          Uncertainty    0.000        22.908  
                                                          Setup time     0.199        22.709  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Required Time                                                                         22.709  
Arrival Time                                                                         -12.064  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                                  10.644  




++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : control/counter_inst/counter_value_426__i1/Q  (FD1P3XZ)
Path End         : control/counter_inst/counter_value_426__i7/D  (FD1P3XZ)
Source Clock     : control/clk_wire (R)
Destination Clock: control/clk_wire (R)
Logic Level      : 8
Delay Ratio      : 61.8% (route), 38.2% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 20.833 ns 
Path Slack       : 11.202 ns  (Passed)

Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
control/clk_inst/CLKHF                    HSOSC_CORE      CLOCK LATENCY  0.000         0.000  14      
control/clk_wire                                          NET DELAY      2.075         2.075  1       



control/counter_inst/counter_value_426__i1/CK->control/counter_inst/counter_value_426__i1/Q
                                          FD1P3XZ         CK_TO_Q_DELAY     1.391         3.466  1       
control/counter_inst/n14                                  NET DELAY         2.075         5.541  1       
control/counter_inst/counter_value_426_add_4_1/C1->control/counter_inst/counter_value_426_add_4_1/CO1
                                          FA2             C1_TO_CO1_DELAY   0.344         5.885  2       
control/counter_inst/n6173                                NET DELAY         0.280         6.165  1       
control/counter_inst/counter_value_426_add_4_3/CI0->control/counter_inst/counter_value_426_add_4_3/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278         6.443  2       
control/counter_inst/n12377                               NET DELAY         0.280         6.723  1       
control/counter_inst/counter_value_426_add_4_3/CI1->control/counter_inst/counter_value_426_add_4_3/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278         7.001  2       
control/counter_inst/n6175                                NET DELAY         0.280         7.281  1       
control/counter_inst/counter_value_426_add_4_5/CI0->control/counter_inst/counter_value_426_add_4_5/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278         7.559  2       
control/counter_inst/n12380                               NET DELAY         0.280         7.839  1       
control/counter_inst/counter_value_426_add_4_5/CI1->control/counter_inst/counter_value_426_add_4_5/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278         8.117  2       
control/counter_inst/n6177                                NET DELAY         0.280         8.397  1       
control/counter_inst/counter_value_426_add_4_7/CI0->control/counter_inst/counter_value_426_add_4_7/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278         8.675  2       
control/counter_inst/n12383                               NET DELAY         0.280         8.955  1       
control/counter_inst/counter_value_426_add_4_7/D1->control/counter_inst/counter_value_426_add_4_7/S1
                                          FA2             D1_TO_S1_DELAY    0.477         9.432  1       
control/counter_inst/n61[6] ( D )                         NET DELAY         2.075        11.507  1       


                                                          CONSTRAINT     0.000        20.833  1       
control/clk_inst/CLKHF                    HSOSC_CORE      CLOCK LATENCY  0.000        20.833  14      
control/clk_wire ( CK )                                   NET DELAY      2.075        22.908  1       
                                                          Uncertainty    0.000        22.908  
                                                          Setup time     0.199        22.709  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Required Time                                                                         22.709  
Arrival Time                                                                         -11.506  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                                  11.202  




++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : control/counter_inst/counter_value_426__i1/Q  (FD1P3XZ)
Path End         : control/counter_inst/counter_value_426__i6/D  (FD1P3XZ)
Source Clock     : control/clk_wire (R)
Destination Clock: control/clk_wire (R)
Logic Level      : 7
Delay Ratio      : 62.5% (route), 37.5% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 20.833 ns 
Path Slack       : 11.760 ns  (Passed)

Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
control/clk_inst/CLKHF                    HSOSC_CORE      CLOCK LATENCY  0.000         0.000  14      
control/clk_wire                                          NET DELAY      2.075         2.075  1       



control/counter_inst/counter_value_426__i1/CK->control/counter_inst/counter_value_426__i1/Q
                                          FD1P3XZ         CK_TO_Q_DELAY     1.391         3.466  1       
control/counter_inst/n14                                  NET DELAY         2.075         5.541  1       
control/counter_inst/counter_value_426_add_4_1/C1->control/counter_inst/counter_value_426_add_4_1/CO1
                                          FA2             C1_TO_CO1_DELAY   0.344         5.885  2       
control/counter_inst/n6173                                NET DELAY         0.280         6.165  1       
control/counter_inst/counter_value_426_add_4_3/CI0->control/counter_inst/counter_value_426_add_4_3/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278         6.443  2       
control/counter_inst/n12377                               NET DELAY         0.280         6.723  1       
control/counter_inst/counter_value_426_add_4_3/CI1->control/counter_inst/counter_value_426_add_4_3/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278         7.001  2       
control/counter_inst/n6175                                NET DELAY         0.280         7.281  1       
control/counter_inst/counter_value_426_add_4_5/CI0->control/counter_inst/counter_value_426_add_4_5/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278         7.559  2       
control/counter_inst/n12380                               NET DELAY         0.280         7.839  1       
control/counter_inst/counter_value_426_add_4_5/CI1->control/counter_inst/counter_value_426_add_4_5/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278         8.117  2       
control/counter_inst/n6177                                NET DELAY         0.280         8.397  1       
control/counter_inst/counter_value_426_add_4_7/D0->control/counter_inst/counter_value_426_add_4_7/S0
                                          FA2             D0_TO_S0_DELAY    0.477         8.874  1       
control/counter_inst/n61[5] ( D )                         NET DELAY         2.075        10.949  1       


                                                          CONSTRAINT     0.000        20.833  1       
control/clk_inst/CLKHF                    HSOSC_CORE      CLOCK LATENCY  0.000        20.833  14      
control/clk_wire ( CK )                                   NET DELAY      2.075        22.908  1       
                                                          Uncertainty    0.000        22.908  
                                                          Setup time     0.199        22.709  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Required Time                                                                         22.709  
Arrival Time                                                                         -10.948  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                                  11.760  




++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : control/counter_inst/counter_value_426__i1/Q  (FD1P3XZ)
Path End         : control/counter_inst/counter_value_426__i5/D  (FD1P3XZ)
Source Clock     : control/clk_wire (R)
Destination Clock: control/clk_wire (R)
Logic Level      : 6
Delay Ratio      : 63.4% (route), 36.6% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 20.833 ns 
Path Slack       : 12.318 ns  (Passed)

Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
control/clk_inst/CLKHF                    HSOSC_CORE      CLOCK LATENCY  0.000         0.000  14      
control/clk_wire                                          NET DELAY      2.075         2.075  1       



control/counter_inst/counter_value_426__i1/CK->control/counter_inst/counter_value_426__i1/Q
                                          FD1P3XZ         CK_TO_Q_DELAY     1.391         3.466  1       
control/counter_inst/n14                                  NET DELAY         2.075         5.541  1       
control/counter_inst/counter_value_426_add_4_1/C1->control/counter_inst/counter_value_426_add_4_1/CO1
                                          FA2             C1_TO_CO1_DELAY   0.344         5.885  2       
control/counter_inst/n6173                                NET DELAY         0.280         6.165  1       
control/counter_inst/counter_value_426_add_4_3/CI0->control/counter_inst/counter_value_426_add_4_3/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278         6.443  2       
control/counter_inst/n12377                               NET DELAY         0.280         6.723  1       
control/counter_inst/counter_value_426_add_4_3/CI1->control/counter_inst/counter_value_426_add_4_3/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278         7.001  2       
control/counter_inst/n6175                                NET DELAY         0.280         7.281  1       
control/counter_inst/counter_value_426_add_4_5/CI0->control/counter_inst/counter_value_426_add_4_5/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278         7.559  2       
control/counter_inst/n12380                               NET DELAY         0.280         7.839  1       
control/counter_inst/counter_value_426_add_4_5/D1->control/counter_inst/counter_value_426_add_4_5/S1
                                          FA2             D1_TO_S1_DELAY    0.477         8.316  1       
control/counter_inst/n61[4] ( D )                         NET DELAY         2.075        10.391  1       


                                                          CONSTRAINT     0.000        20.833  1       
control/clk_inst/CLKHF                    HSOSC_CORE      CLOCK LATENCY  0.000        20.833  14      
control/clk_wire ( CK )                                   NET DELAY      2.075        22.908  1       
                                                          Uncertainty    0.000        22.908  
                                                          Setup time     0.199        22.709  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Required Time                                                                         22.709  
Arrival Time                                                                         -10.390  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                                  12.318  



+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
                    End of Detailed Report for timing paths 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 


##########################################################

4.2  Hold Detailed Report
==========================


XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

Detail report of critical paths

XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
                    Detailed Report for timing paths 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : color/game_state_i1/Q  (FD1P3XZ)
Path End         : color/is_menu_c/D  (FD1P3XZ)
Source Clock     : pll/lscc_pll_inst/fpga_clock_c (R)
Destination Clock: pll/lscc_pll_inst/fpga_clock_c (R)
Logic Level      : 1
Delay Ratio      : 16.8% (route), 83.2% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 1.671 ns  (Passed)

Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
fpga_clock_pad.bb_inst/O                  BB_B            CLOCK LATENCY  0.000         0.000  72      
fpga_clock_c                                              NET DELAY      4.150         4.150  1       



color/game_state_i1/CK->color/game_state_i1/Q
                                          FD1P3XZ         CK_TO_Q_DELAY  1.391         5.541  8       
game_state[1] ( D )                                       NET DELAY      0.280         5.821  1       


                                                          CONSTRAINT     0.000         0.000  1       
fpga_clock_pad.bb_inst/O                  BB_B            CLOCK LATENCY  0.000         0.000  72      
fpga_clock_c ( CK )                                       NET DELAY      4.150         4.150  1       
                                                          Uncertainty    0.000         4.150  
                                                          Hold time      0.000         4.150  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Required Time                                                                         -4.150  
Arrival Time                                                                           5.821  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                                   1.671  




++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : disp/col_count_424__i0/Q  (FD1P3XZ)
Path End         : disp/col_count_424__i0/D  (FD1P3XZ)
Source Clock     : network_clock (R)
Destination Clock: network_clock (R)
Logic Level      : 2
Delay Ratio      : 56.1% (route), 43.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 4.196 ns  (Passed)

Name                                      Cell/Site Name  Delay Name     Delay         Arrival Time  Fanout  
----------------------------------------  --------------  -------------  ------------  ------------  ------  
fpga_clock_pad.bb_inst/O                  BB_B            CLOCK LATENCY         0.000         0.000  72      
fpga_clock_c                                              NET DELAY             4.150         4.150  1       
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_B                                 0.000         4.150  20      
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_B                          -2147483.648         4.300  20      
--pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (PLL External Feedback Delay)
                                          PLL_B                          -2147483.648           N/A  20      
network_clock ( CK )                                      NET DELAY             2.075         6.375  1       



disp/col_count_424__i0/CK->disp/col_count_424__i0/Q
                                          FD1P3XZ         CK_TO_Q_DELAY   1.391         7.766  3       
col_out[0]                                                NET DELAY       0.280         8.046  1       
disp/col_count_424_add_4_1/C1->disp/col_count_424_add_4_1/S1
                                          FA2             C1_TO_S1_DELAY  0.450         8.496  1       
disp/n45[0] ( D )                                         NET DELAY       2.075        10.571  1       


                                                          CONSTRAINT            0.000         0.000  1       
fpga_clock_pad.bb_inst/O                  BB_B            CLOCK LATENCY         0.000         0.000  72      
fpga_clock_c                                              NET DELAY             4.150         4.150  1       
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_B                                 0.000         4.150  20      
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_B                          -2147483.648         4.300  20      
--pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (PLL External Feedback Delay)
                                          PLL_B                          -2147483.648           N/A  20      
network_clock ( CK )                                      NET DELAY             2.075         6.375  1       
                                                          Uncertainty           0.000         6.375  
                                                          Hold time             0.000         6.375  
----------------------------------------  --------------  -------------  ------------  ------------  ------  
Required Time                                                                                -6.375  
Arrival Time                                                                                 10.571  
----------------------------------------  --------------  -------------  ------------  ------------  ------  
Path Slack  (Passed)                                                                          4.196  




++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : disp/col_count_424__i1/Q  (FD1P3XZ)
Path End         : disp/col_count_424__i1/D  (FD1P3XZ)
Source Clock     : network_clock (R)
Destination Clock: network_clock (R)
Logic Level      : 2
Delay Ratio      : 56.1% (route), 43.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 4.196 ns  (Passed)

Name                                      Cell/Site Name  Delay Name     Delay         Arrival Time  Fanout  
----------------------------------------  --------------  -------------  ------------  ------------  ------  
fpga_clock_pad.bb_inst/O                  BB_B            CLOCK LATENCY         0.000         0.000  72      
fpga_clock_c                                              NET DELAY             4.150         4.150  1       
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_B                                 0.000         4.150  20      
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_B                          -2147483.648         4.300  20      
--pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (PLL External Feedback Delay)
                                          PLL_B                          -2147483.648           N/A  20      
network_clock ( CK )                                      NET DELAY             2.075         6.375  1       



disp/col_count_424__i1/CK->disp/col_count_424__i1/Q
                                          FD1P3XZ         CK_TO_Q_DELAY   1.391         7.766  3       
col_out[1]                                                NET DELAY       0.280         8.046  1       
disp/col_count_424_add_4_3/C0->disp/col_count_424_add_4_3/S0
                                          FA2             C0_TO_S0_DELAY  0.450         8.496  1       
disp/n45[1] ( D )                                         NET DELAY       2.075        10.571  1       


                                                          CONSTRAINT            0.000         0.000  1       
fpga_clock_pad.bb_inst/O                  BB_B            CLOCK LATENCY         0.000         0.000  72      
fpga_clock_c                                              NET DELAY             4.150         4.150  1       
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_B                                 0.000         4.150  20      
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_B                          -2147483.648         4.300  20      
--pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (PLL External Feedback Delay)
                                          PLL_B                          -2147483.648           N/A  20      
network_clock ( CK )                                      NET DELAY             2.075         6.375  1       
                                                          Uncertainty           0.000         6.375  
                                                          Hold time             0.000         6.375  
----------------------------------------  --------------  -------------  ------------  ------------  ------  
Required Time                                                                                -6.375  
Arrival Time                                                                                 10.571  
----------------------------------------  --------------  -------------  ------------  ------------  ------  
Path Slack  (Passed)                                                                          4.196  




++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : disp/col_count_424__i2/Q  (FD1P3XZ)
Path End         : disp/col_count_424__i2/D  (FD1P3XZ)
Source Clock     : network_clock (R)
Destination Clock: network_clock (R)
Logic Level      : 2
Delay Ratio      : 56.1% (route), 43.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 4.196 ns  (Passed)

Name                                      Cell/Site Name  Delay Name     Delay         Arrival Time  Fanout  
----------------------------------------  --------------  -------------  ------------  ------------  ------  
fpga_clock_pad.bb_inst/O                  BB_B            CLOCK LATENCY         0.000         0.000  72      
fpga_clock_c                                              NET DELAY             4.150         4.150  1       
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_B                                 0.000         4.150  20      
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_B                          -2147483.648         4.300  20      
--pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (PLL External Feedback Delay)
                                          PLL_B                          -2147483.648           N/A  20      
network_clock ( CK )                                      NET DELAY             2.075         6.375  1       



disp/col_count_424__i2/CK->disp/col_count_424__i2/Q
                                          FD1P3XZ         CK_TO_Q_DELAY   1.391         7.766  5       
col_out[2]                                                NET DELAY       0.280         8.046  1       
disp/col_count_424_add_4_3/C1->disp/col_count_424_add_4_3/S1
                                          FA2             C1_TO_S1_DELAY  0.450         8.496  1       
disp/n45[2] ( D )                                         NET DELAY       2.075        10.571  1       


                                                          CONSTRAINT            0.000         0.000  1       
fpga_clock_pad.bb_inst/O                  BB_B            CLOCK LATENCY         0.000         0.000  72      
fpga_clock_c                                              NET DELAY             4.150         4.150  1       
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_B                                 0.000         4.150  20      
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_B                          -2147483.648         4.300  20      
--pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (PLL External Feedback Delay)
                                          PLL_B                          -2147483.648           N/A  20      
network_clock ( CK )                                      NET DELAY             2.075         6.375  1       
                                                          Uncertainty           0.000         6.375  
                                                          Hold time             0.000         6.375  
----------------------------------------  --------------  -------------  ------------  ------------  ------  
Required Time                                                                                -6.375  
Arrival Time                                                                                 10.571  
----------------------------------------  --------------  -------------  ------------  ------------  ------  
Path Slack  (Passed)                                                                          4.196  




++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : disp/col_count_424__i3/Q  (FD1P3XZ)
Path End         : disp/col_count_424__i3/D  (FD1P3XZ)
Source Clock     : network_clock (R)
Destination Clock: network_clock (R)
Logic Level      : 2
Delay Ratio      : 56.1% (route), 43.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 4.196 ns  (Passed)

Name                                      Cell/Site Name  Delay Name     Delay         Arrival Time  Fanout  
----------------------------------------  --------------  -------------  ------------  ------------  ------  
fpga_clock_pad.bb_inst/O                  BB_B            CLOCK LATENCY         0.000         0.000  72      
fpga_clock_c                                              NET DELAY             4.150         4.150  1       
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_B                                 0.000         4.150  20      
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_B                          -2147483.648         4.300  20      
--pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (PLL External Feedback Delay)
                                          PLL_B                          -2147483.648           N/A  20      
network_clock ( CK )                                      NET DELAY             2.075         6.375  1       



disp/col_count_424__i3/CK->disp/col_count_424__i3/Q
                                          FD1P3XZ         CK_TO_Q_DELAY   1.391         7.766  7       
col_out[3]                                                NET DELAY       0.280         8.046  1       
disp/col_count_424_add_4_5/C0->disp/col_count_424_add_4_5/S0
                                          FA2             C0_TO_S0_DELAY  0.450         8.496  1       
disp/n45[3] ( D )                                         NET DELAY       2.075        10.571  1       


                                                          CONSTRAINT            0.000         0.000  1       
fpga_clock_pad.bb_inst/O                  BB_B            CLOCK LATENCY         0.000         0.000  72      
fpga_clock_c                                              NET DELAY             4.150         4.150  1       
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_B                                 0.000         4.150  20      
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_B                          -2147483.648         4.300  20      
--pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (PLL External Feedback Delay)
                                          PLL_B                          -2147483.648           N/A  20      
network_clock ( CK )                                      NET DELAY             2.075         6.375  1       
                                                          Uncertainty           0.000         6.375  
                                                          Hold time             0.000         6.375  
----------------------------------------  --------------  -------------  ------------  ------------  ------  
Required Time                                                                                -6.375  
Arrival Time                                                                                 10.571  
----------------------------------------  --------------  -------------  ------------  ------------  ------  
Path Slack  (Passed)                                                                          4.196  




++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : disp/col_count_424__i4/Q  (FD1P3XZ)
Path End         : disp/col_count_424__i4/D  (FD1P3XZ)
Source Clock     : network_clock (R)
Destination Clock: network_clock (R)
Logic Level      : 2
Delay Ratio      : 56.1% (route), 43.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 4.196 ns  (Passed)

Name                                      Cell/Site Name  Delay Name     Delay         Arrival Time  Fanout  
----------------------------------------  --------------  -------------  ------------  ------------  ------  
fpga_clock_pad.bb_inst/O                  BB_B            CLOCK LATENCY         0.000         0.000  72      
fpga_clock_c                                              NET DELAY             4.150         4.150  1       
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_B                                 0.000         4.150  20      
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_B                          -2147483.648         4.300  20      
--pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (PLL External Feedback Delay)
                                          PLL_B                          -2147483.648           N/A  20      
network_clock ( CK )                                      NET DELAY             2.075         6.375  1       



disp/col_count_424__i4/CK->disp/col_count_424__i4/Q
                                          FD1P3XZ         CK_TO_Q_DELAY   1.391         7.766  8       
col_out[4]                                                NET DELAY       0.280         8.046  1       
disp/col_count_424_add_4_5/C1->disp/col_count_424_add_4_5/S1
                                          FA2             C1_TO_S1_DELAY  0.450         8.496  1       
disp/n45[4] ( D )                                         NET DELAY       2.075        10.571  1       


                                                          CONSTRAINT            0.000         0.000  1       
fpga_clock_pad.bb_inst/O                  BB_B            CLOCK LATENCY         0.000         0.000  72      
fpga_clock_c                                              NET DELAY             4.150         4.150  1       
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_B                                 0.000         4.150  20      
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_B                          -2147483.648         4.300  20      
--pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (PLL External Feedback Delay)
                                          PLL_B                          -2147483.648           N/A  20      
network_clock ( CK )                                      NET DELAY             2.075         6.375  1       
                                                          Uncertainty           0.000         6.375  
                                                          Hold time             0.000         6.375  
----------------------------------------  --------------  -------------  ------------  ------------  ------  
Required Time                                                                                -6.375  
Arrival Time                                                                                 10.571  
----------------------------------------  --------------  -------------  ------------  ------------  ------  
Path Slack  (Passed)                                                                          4.196  




++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : disp/col_count_424__i5/Q  (FD1P3XZ)
Path End         : disp/col_count_424__i5/D  (FD1P3XZ)
Source Clock     : network_clock (R)
Destination Clock: network_clock (R)
Logic Level      : 2
Delay Ratio      : 56.1% (route), 43.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 4.196 ns  (Passed)

Name                                      Cell/Site Name  Delay Name     Delay         Arrival Time  Fanout  
----------------------------------------  --------------  -------------  ------------  ------------  ------  
fpga_clock_pad.bb_inst/O                  BB_B            CLOCK LATENCY         0.000         0.000  72      
fpga_clock_c                                              NET DELAY             4.150         4.150  1       
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_B                                 0.000         4.150  20      
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_B                          -2147483.648         4.300  20      
--pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (PLL External Feedback Delay)
                                          PLL_B                          -2147483.648           N/A  20      
network_clock ( CK )                                      NET DELAY             2.075         6.375  1       



disp/col_count_424__i5/CK->disp/col_count_424__i5/Q
                                          FD1P3XZ         CK_TO_Q_DELAY   1.391         7.766  11      
col_out[5]                                                NET DELAY       0.280         8.046  1       
disp/col_count_424_add_4_7/C0->disp/col_count_424_add_4_7/S0
                                          FA2             C0_TO_S0_DELAY  0.450         8.496  1       
disp/n45[5] ( D )                                         NET DELAY       2.075        10.571  1       


                                                          CONSTRAINT            0.000         0.000  1       
fpga_clock_pad.bb_inst/O                  BB_B            CLOCK LATENCY         0.000         0.000  72      
fpga_clock_c                                              NET DELAY             4.150         4.150  1       
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_B                                 0.000         4.150  20      
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_B                          -2147483.648         4.300  20      
--pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (PLL External Feedback Delay)
                                          PLL_B                          -2147483.648           N/A  20      
network_clock ( CK )                                      NET DELAY             2.075         6.375  1       
                                                          Uncertainty           0.000         6.375  
                                                          Hold time             0.000         6.375  
----------------------------------------  --------------  -------------  ------------  ------------  ------  
Required Time                                                                                -6.375  
Arrival Time                                                                                 10.571  
----------------------------------------  --------------  -------------  ------------  ------------  ------  
Path Slack  (Passed)                                                                          4.196  




++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : disp/col_count_424__i6/Q  (FD1P3XZ)
Path End         : disp/col_count_424__i6/D  (FD1P3XZ)
Source Clock     : network_clock (R)
Destination Clock: network_clock (R)
Logic Level      : 2
Delay Ratio      : 56.1% (route), 43.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 4.196 ns  (Passed)

Name                                      Cell/Site Name  Delay Name     Delay         Arrival Time  Fanout  
----------------------------------------  --------------  -------------  ------------  ------------  ------  
fpga_clock_pad.bb_inst/O                  BB_B            CLOCK LATENCY         0.000         0.000  72      
fpga_clock_c                                              NET DELAY             4.150         4.150  1       
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_B                                 0.000         4.150  20      
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_B                          -2147483.648         4.300  20      
--pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (PLL External Feedback Delay)
                                          PLL_B                          -2147483.648           N/A  20      
network_clock ( CK )                                      NET DELAY             2.075         6.375  1       



disp/col_count_424__i6/CK->disp/col_count_424__i6/Q
                                          FD1P3XZ         CK_TO_Q_DELAY   1.391         7.766  9       
col_out[6]                                                NET DELAY       0.280         8.046  1       
disp/col_count_424_add_4_7/C1->disp/col_count_424_add_4_7/S1
                                          FA2             C1_TO_S1_DELAY  0.450         8.496  1       
disp/n45[6] ( D )                                         NET DELAY       2.075        10.571  1       


                                                          CONSTRAINT            0.000         0.000  1       
fpga_clock_pad.bb_inst/O                  BB_B            CLOCK LATENCY         0.000         0.000  72      
fpga_clock_c                                              NET DELAY             4.150         4.150  1       
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_B                                 0.000         4.150  20      
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_B                          -2147483.648         4.300  20      
--pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (PLL External Feedback Delay)
                                          PLL_B                          -2147483.648           N/A  20      
network_clock ( CK )                                      NET DELAY             2.075         6.375  1       
                                                          Uncertainty           0.000         6.375  
                                                          Hold time             0.000         6.375  
----------------------------------------  --------------  -------------  ------------  ------------  ------  
Required Time                                                                                -6.375  
Arrival Time                                                                                 10.571  
----------------------------------------  --------------  -------------  ------------  ------------  ------  
Path Slack  (Passed)                                                                          4.196  




++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : disp/col_count_424__i7/Q  (FD1P3XZ)
Path End         : disp/col_count_424__i7/D  (FD1P3XZ)
Source Clock     : network_clock (R)
Destination Clock: network_clock (R)
Logic Level      : 2
Delay Ratio      : 56.1% (route), 43.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 4.196 ns  (Passed)

Name                                      Cell/Site Name  Delay Name     Delay         Arrival Time  Fanout  
----------------------------------------  --------------  -------------  ------------  ------------  ------  
fpga_clock_pad.bb_inst/O                  BB_B            CLOCK LATENCY         0.000         0.000  72      
fpga_clock_c                                              NET DELAY             4.150         4.150  1       
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_B                                 0.000         4.150  20      
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_B                          -2147483.648         4.300  20      
--pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (PLL External Feedback Delay)
                                          PLL_B                          -2147483.648           N/A  20      
network_clock ( CK )                                      NET DELAY             2.075         6.375  1       



disp/col_count_424__i7/CK->disp/col_count_424__i7/Q
                                          FD1P3XZ         CK_TO_Q_DELAY   1.391         7.766  10      
col_out[7]                                                NET DELAY       0.280         8.046  1       
disp/col_count_424_add_4_9/C0->disp/col_count_424_add_4_9/S0
                                          FA2             C0_TO_S0_DELAY  0.450         8.496  1       
disp/n45[7] ( D )                                         NET DELAY       2.075        10.571  1       


                                                          CONSTRAINT            0.000         0.000  1       
fpga_clock_pad.bb_inst/O                  BB_B            CLOCK LATENCY         0.000         0.000  72      
fpga_clock_c                                              NET DELAY             4.150         4.150  1       
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_B                                 0.000         4.150  20      
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_B                          -2147483.648         4.300  20      
--pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (PLL External Feedback Delay)
                                          PLL_B                          -2147483.648           N/A  20      
network_clock ( CK )                                      NET DELAY             2.075         6.375  1       
                                                          Uncertainty           0.000         6.375  
                                                          Hold time             0.000         6.375  
----------------------------------------  --------------  -------------  ------------  ------------  ------  
Required Time                                                                                -6.375  
Arrival Time                                                                                 10.571  
----------------------------------------  --------------  -------------  ------------  ------------  ------  
Path Slack  (Passed)                                                                          4.196  




++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : disp/col_count_424__i8/Q  (FD1P3XZ)
Path End         : disp/col_count_424__i8/D  (FD1P3XZ)
Source Clock     : network_clock (R)
Destination Clock: network_clock (R)
Logic Level      : 2
Delay Ratio      : 56.1% (route), 43.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 4.196 ns  (Passed)

Name                                      Cell/Site Name  Delay Name     Delay         Arrival Time  Fanout  
----------------------------------------  --------------  -------------  ------------  ------------  ------  
fpga_clock_pad.bb_inst/O                  BB_B            CLOCK LATENCY         0.000         0.000  72      
fpga_clock_c                                              NET DELAY             4.150         4.150  1       
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_B                                 0.000         4.150  20      
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_B                          -2147483.648         4.300  20      
--pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (PLL External Feedback Delay)
                                          PLL_B                          -2147483.648           N/A  20      
network_clock ( CK )                                      NET DELAY             2.075         6.375  1       



disp/col_count_424__i8/CK->disp/col_count_424__i8/Q
                                          FD1P3XZ         CK_TO_Q_DELAY   1.391         7.766  10      
col_out[8]                                                NET DELAY       0.280         8.046  1       
disp/col_count_424_add_4_9/C1->disp/col_count_424_add_4_9/S1
                                          FA2             C1_TO_S1_DELAY  0.450         8.496  1       
disp/n45[8] ( D )                                         NET DELAY       2.075        10.571  1       


                                                          CONSTRAINT            0.000         0.000  1       
fpga_clock_pad.bb_inst/O                  BB_B            CLOCK LATENCY         0.000         0.000  72      
fpga_clock_c                                              NET DELAY             4.150         4.150  1       
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_B                                 0.000         4.150  20      
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_B                          -2147483.648         4.300  20      
--pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (PLL External Feedback Delay)
                                          PLL_B                          -2147483.648           N/A  20      
network_clock ( CK )                                      NET DELAY             2.075         6.375  1       
                                                          Uncertainty           0.000         6.375  
                                                          Hold time             0.000         6.375  
----------------------------------------  --------------  -------------  ------------  ------------  ------  
Required Time                                                                                -6.375  
Arrival Time                                                                                 10.571  
----------------------------------------  --------------  -------------  ------------  ------------  ------  
Path Slack  (Passed)                                                                          4.196  



+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
                    End of Detailed Report for timing paths 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 


##########################################################

