Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Tue Jun  8 16:09:16 2021
| Host         : LAPTOP-A067CLBD running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file MasterTrack_timing_summary_routed.rpt -pb MasterTrack_timing_summary_routed.pb -rpx MasterTrack_timing_summary_routed.rpx -warn_on_violation
| Design       : MasterTrack
| Device       : 7a35ti-cpg236
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (103)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (241)
5. checking no_input_delay (39)
6. checking no_output_delay (19)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (103)
--------------------------
 There are 37 register/latch pins with no clock driven by root clock pin: SSEG/clk_1_reg/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: VGActrl/clk_1_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (241)
--------------------------------------------------
 There are 241 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (39)
-------------------------------
 There are 39 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (19)
--------------------------------
 There are 19 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -24.634    -8186.377                    621                 1132        0.238        0.000                      0                 1132        4.500        0.000                       0                   615  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin       -24.634    -8186.377                    621                 1132        0.238        0.000                      0                 1132        4.500        0.000                       0                   615  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :          621  Failing Endpoints,  Worst Slack      -24.634ns,  Total Violation    -8186.377ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.238ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -24.634ns  (required time - arrival time)
  Source:                 RNG_Value_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            t_map_reg[9][2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        34.649ns  (logic 10.939ns (31.571%)  route 23.710ns (68.429%))
  Logic Levels:           52  (CARRY4=16 LUT1=2 LUT2=2 LUT3=6 LUT4=2 LUT5=9 LUT6=15)
  Clock Path Skew:        0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_100_IBUF_BUFG_inst/O
                         net (fo=614, routed)         1.565     5.086    clock_100_IBUF_BUFG
    SLICE_X38Y44         FDRE                                         r  RNG_Value_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y44         FDRE (Prop_fdre_C_Q)         0.518     5.604 f  RNG_Value_reg[0]/Q
                         net (fo=8, routed)           0.190     5.794    RNG_Value[0]
    SLICE_X39Y44         LUT1 (Prop_lut1_I0_O)        0.124     5.918 r  Piece_id[2]_i_13/O
                         net (fo=1, routed)           0.330     6.248    p_0_out[0]
    SLICE_X39Y45         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.828 r  Piece_id_reg[2]_i_11/CO[3]
                         net (fo=1, routed)           0.000     6.828    Piece_id_reg[2]_i_11_n_0
    SLICE_X39Y46         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.141 r  Piece_id_reg[2]_i_112/O[3]
                         net (fo=6, routed)           0.710     7.851    var_piece_id5[8]
    SLICE_X40Y45         LUT3 (Prop_lut3_I0_O)        0.306     8.157 r  Piece_id[2]_i_152/O
                         net (fo=7, routed)           0.754     8.911    Piece_id[2]_i_152_n_0
    SLICE_X40Y48         LUT6 (Prop_lut6_I0_O)        0.124     9.035 r  Piece_id[2]_i_140/O
                         net (fo=5, routed)           0.622     9.656    Piece_id[2]_i_140_n_0
    SLICE_X38Y48         LUT6 (Prop_lut6_I0_O)        0.124     9.780 r  Piece_id[2]_i_229/O
                         net (fo=1, routed)           0.000     9.780    Piece_id[2]_i_229_n_0
    SLICE_X38Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.313 r  Piece_id_reg[2]_i_183/CO[3]
                         net (fo=1, routed)           0.000    10.313    Piece_id_reg[2]_i_183_n_0
    SLICE_X38Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.430 r  Piece_id_reg[2]_i_131/CO[3]
                         net (fo=1, routed)           0.001    10.431    Piece_id_reg[2]_i_131_n_0
    SLICE_X38Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.548 r  Piece_id_reg[2]_i_70/CO[3]
                         net (fo=1, routed)           0.000    10.548    Piece_id_reg[2]_i_70_n_0
    SLICE_X38Y51         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.863 r  Piece_id_reg[2]_i_47/O[3]
                         net (fo=3, routed)           0.774    11.637    Piece_id_reg[2]_i_47_n_4
    SLICE_X44Y51         LUT3 (Prop_lut3_I0_O)        0.307    11.944 r  Piece_id[2]_i_51/O
                         net (fo=2, routed)           0.314    12.258    Piece_id[2]_i_51_n_0
    SLICE_X44Y50         LUT5 (Prop_lut5_I4_O)        0.124    12.382 r  Piece_id[2]_i_26/O
                         net (fo=2, routed)           0.435    12.818    Piece_id[2]_i_26_n_0
    SLICE_X42Y51         LUT6 (Prop_lut6_I0_O)        0.124    12.942 r  Piece_id[2]_i_30/O
                         net (fo=1, routed)           0.000    12.942    Piece_id[2]_i_30_n_0
    SLICE_X42Y51         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    13.520 f  Piece_id_reg[2]_i_21/O[2]
                         net (fo=1, routed)           0.680    14.200    Piece_id_reg[2]_i_21_n_5
    SLICE_X48Y52         LUT1 (Prop_lut1_I0_O)        0.301    14.501 r  Piece_id[2]_i_20/O
                         net (fo=1, routed)           0.000    14.501    Piece_id[2]_i_20_n_0
    SLICE_X48Y52         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    15.081 r  Piece_id_reg[2]_i_12/O[2]
                         net (fo=1, routed)           0.549    15.630    Piece_id_reg[2]_i_12_n_5
    SLICE_X49Y53         LUT4 (Prop_lut4_I3_O)        0.302    15.932 r  Piece_id[2]_i_8/O
                         net (fo=1, routed)           0.000    15.932    Piece_id[2]_i_8_n_0
    SLICE_X49Y53         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    16.284 r  Piece_id_reg[2]_i_4/O[3]
                         net (fo=5, routed)           0.630    16.914    Piece_id_reg[2]_i_4_n_4
    SLICE_X49Y52         LUT6 (Prop_lut6_I1_O)        0.306    17.220 f  Piece_id[2]_i_2/O
                         net (fo=2, routed)           0.433    17.653    Piece_id[2]_i_2_n_0
    SLICE_X48Y50         LUT5 (Prop_lut5_I3_O)        0.124    17.777 r  Piece_id[2]_i_1/O
                         net (fo=28, routed)          0.878    18.654    var_piece_id[2]
    SLICE_X49Y51         LUT5 (Prop_lut5_I1_O)        0.124    18.778 r  Piece_rot[0]_i_46/O
                         net (fo=1, routed)           0.602    19.381    Piece_rot[0]_i_46_n_0
    SLICE_X53Y45         LUT6 (Prop_lut6_I5_O)        0.124    19.505 f  Piece_rot[0]_i_15/O
                         net (fo=2, routed)           0.275    19.780    Piece_rot[0]_i_15_n_0
    SLICE_X53Y45         LUT6 (Prop_lut6_I4_O)        0.124    19.904 f  Piece_rot[0]_i_4/O
                         net (fo=60, routed)          0.902    20.805    Piece_rot[0]_i_4_n_0
    SLICE_X51Y44         LUT6 (Prop_lut6_I4_O)        0.124    20.929 r  Piece_rot[1]_i_2/O
                         net (fo=93, routed)          0.428    21.358    Piece_rot[1]_i_2_n_0
    SLICE_X51Y43         LUT4 (Prop_lut4_I1_O)        0.124    21.482 r  t_map[19][6]_i_34/O
                         net (fo=19, routed)          0.524    22.006    piece_posx[0]
    SLICE_X50Y40         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    22.601 r  t_map_reg[19][6]_i_12/CO[3]
                         net (fo=1, routed)           0.000    22.601    t_map_reg[19][6]_i_12_n_0
    SLICE_X50Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.718 r  t_map_reg[19][6]_i_49/CO[3]
                         net (fo=1, routed)           0.000    22.718    t_map_reg[19][6]_i_49_n_0
    SLICE_X50Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.835 r  t_map_reg[19][6]_i_48/CO[3]
                         net (fo=1, routed)           0.000    22.835    t_map_reg[19][6]_i_48_n_0
    SLICE_X50Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.952 r  t_map_reg[19][6]_i_73/CO[3]
                         net (fo=1, routed)           0.000    22.952    t_map_reg[19][6]_i_73_n_0
    SLICE_X50Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.069 r  t_map_reg[19][6]_i_72/CO[3]
                         net (fo=1, routed)           0.000    23.069    t_map_reg[19][6]_i_72_n_0
    SLICE_X50Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.186 r  Piece_y_reg[31]_i_242/CO[3]
                         net (fo=1, routed)           0.000    23.186    Piece_y_reg[31]_i_242_n_0
    SLICE_X50Y46         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    23.405 f  Piece_y_reg[31]_i_133/O[0]
                         net (fo=3, routed)           0.591    23.996    data15[25]
    SLICE_X51Y43         LUT2 (Prop_lut2_I1_O)        0.295    24.291 r  t_map[19][6]_i_60/O
                         net (fo=1, routed)           0.433    24.725    t_map[19][6]_i_60_n_0
    SLICE_X51Y43         LUT6 (Prop_lut6_I0_O)        0.124    24.849 f  t_map[19][6]_i_47/O
                         net (fo=1, routed)           0.742    25.591    t_map[19][6]_i_47_n_0
    SLICE_X54Y43         LUT6 (Prop_lut6_I0_O)        0.124    25.715 f  t_map[19][6]_i_39/O
                         net (fo=3, routed)           0.325    26.040    t_map[19][6]_i_39_n_0
    SLICE_X54Y42         LUT3 (Prop_lut3_I0_O)        0.124    26.164 f  t_map[19][10]_i_65/O
                         net (fo=3, routed)           0.326    26.489    t_map[19][10]_i_65_n_0
    SLICE_X54Y41         LUT6 (Prop_lut6_I0_O)        0.124    26.613 r  t_map[19][9]_i_11/O
                         net (fo=21, routed)          0.934    27.547    t_map[19][9]_i_11_n_0
    SLICE_X58Y45         LUT6 (Prop_lut6_I0_O)        0.124    27.671 r  Score[3]_i_222/O
                         net (fo=1, routed)           0.340    28.011    Score[3]_i_222_n_0
    SLICE_X59Y45         LUT6 (Prop_lut6_I2_O)        0.124    28.135 f  Score[3]_i_138/O
                         net (fo=5, routed)           0.822    28.957    Score[3]_i_138_n_0
    SLICE_X62Y45         LUT3 (Prop_lut3_I2_O)        0.124    29.081 r  Score[3]_i_56/O
                         net (fo=2, routed)           0.825    29.906    Score[3]_i_56_n_0
    SLICE_X63Y45         LUT6 (Prop_lut6_I0_O)        0.124    30.030 r  Score[3]_i_60/O
                         net (fo=22, routed)          0.544    30.574    Score[3]_i_60_n_0
    SLICE_X63Y47         LUT2 (Prop_lut2_I0_O)        0.124    30.698 r  Score[3]_i_30/O
                         net (fo=25, routed)          0.882    31.580    Score[3]_i_30_n_0
    SLICE_X63Y48         LUT5 (Prop_lut5_I0_O)        0.124    31.704 f  t_map[16][2]_i_19/O
                         net (fo=1, routed)           0.792    32.496    t_map[16][2]_i_19_n_0
    SLICE_X63Y45         LUT5 (Prop_lut5_I0_O)        0.124    32.620 r  t_map[16][2]_i_17/O
                         net (fo=3, routed)           0.583    33.202    t_map[16][2]_i_17_n_0
    SLICE_X64Y45         LUT5 (Prop_lut5_I4_O)        0.124    33.326 r  t_map[9][2]_i_45/O
                         net (fo=5, routed)           0.823    34.150    t_map[9][2]_i_45_n_0
    SLICE_X64Y42         LUT3 (Prop_lut3_I0_O)        0.124    34.274 r  t_map[9][2]_i_37/O
                         net (fo=3, routed)           0.854    35.128    t_map[9][2]_i_37_n_0
    SLICE_X64Y42         LUT6 (Prop_lut6_I2_O)        0.124    35.252 f  t_map[9][2]_i_24/O
                         net (fo=1, routed)           1.022    36.273    t_map[9][2]_i_24_n_0
    SLICE_X64Y34         LUT5 (Prop_lut5_I0_O)        0.124    36.397 f  t_map[9][2]_i_15/O
                         net (fo=3, routed)           0.905    37.302    t_map[9][2]_i_15_n_0
    SLICE_X64Y31         LUT5 (Prop_lut5_I0_O)        0.124    37.426 f  t_map[9][2]_i_10/O
                         net (fo=3, routed)           0.898    38.323    t_map[9][2]_i_10_n_0
    SLICE_X61Y30         LUT5 (Prop_lut5_I4_O)        0.124    38.447 f  t_map[9][2]_i_5/O
                         net (fo=2, routed)           0.431    38.878    t_map[9][2]_i_5_n_0
    SLICE_X60Y30         LUT3 (Prop_lut3_I0_O)        0.124    39.002 f  t_map[9][2]_i_2/O
                         net (fo=2, routed)           0.609    39.612    t_map[9][2]_i_2_n_0
    SLICE_X59Y30         LUT6 (Prop_lut6_I0_O)        0.124    39.736 r  t_map[9][2]_i_1/O
                         net (fo=1, routed)           0.000    39.736    t_map[9][2]_i_1_n_0
    SLICE_X59Y30         FDRE                                         r  t_map_reg[9][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock_100 (IN)
                         net (fo=0)                   0.000    10.000    clock_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_100_IBUF_BUFG_inst/O
                         net (fo=614, routed)         1.507    14.848    clock_100_IBUF_BUFG
    SLICE_X59Y30         FDRE                                         r  t_map_reg[9][2]/C
                         clock pessimism              0.260    15.108    
                         clock uncertainty           -0.035    15.073    
    SLICE_X59Y30         FDRE (Setup_fdre_C_D)        0.029    15.102    t_map_reg[9][2]
  -------------------------------------------------------------------
                         required time                         15.102    
                         arrival time                         -39.736    
  -------------------------------------------------------------------
                         slack                                -24.634    

Slack (VIOLATED) :        -24.614ns  (required time - arrival time)
  Source:                 RNG_Value_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            t_map_reg[14][10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        34.615ns  (logic 11.140ns (32.183%)  route 23.475ns (67.817%))
  Logic Levels:           52  (CARRY4=16 LUT1=2 LUT2=2 LUT3=3 LUT4=4 LUT5=11 LUT6=14)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_100_IBUF_BUFG_inst/O
                         net (fo=614, routed)         1.565     5.086    clock_100_IBUF_BUFG
    SLICE_X38Y44         FDRE                                         r  RNG_Value_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y44         FDRE (Prop_fdre_C_Q)         0.518     5.604 f  RNG_Value_reg[0]/Q
                         net (fo=8, routed)           0.190     5.794    RNG_Value[0]
    SLICE_X39Y44         LUT1 (Prop_lut1_I0_O)        0.124     5.918 r  Piece_id[2]_i_13/O
                         net (fo=1, routed)           0.330     6.248    p_0_out[0]
    SLICE_X39Y45         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.828 r  Piece_id_reg[2]_i_11/CO[3]
                         net (fo=1, routed)           0.000     6.828    Piece_id_reg[2]_i_11_n_0
    SLICE_X39Y46         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.141 r  Piece_id_reg[2]_i_112/O[3]
                         net (fo=6, routed)           0.710     7.851    var_piece_id5[8]
    SLICE_X40Y45         LUT3 (Prop_lut3_I0_O)        0.306     8.157 r  Piece_id[2]_i_152/O
                         net (fo=7, routed)           0.754     8.911    Piece_id[2]_i_152_n_0
    SLICE_X40Y48         LUT6 (Prop_lut6_I0_O)        0.124     9.035 r  Piece_id[2]_i_140/O
                         net (fo=5, routed)           0.622     9.656    Piece_id[2]_i_140_n_0
    SLICE_X38Y48         LUT6 (Prop_lut6_I0_O)        0.124     9.780 r  Piece_id[2]_i_229/O
                         net (fo=1, routed)           0.000     9.780    Piece_id[2]_i_229_n_0
    SLICE_X38Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.313 r  Piece_id_reg[2]_i_183/CO[3]
                         net (fo=1, routed)           0.000    10.313    Piece_id_reg[2]_i_183_n_0
    SLICE_X38Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.430 r  Piece_id_reg[2]_i_131/CO[3]
                         net (fo=1, routed)           0.001    10.431    Piece_id_reg[2]_i_131_n_0
    SLICE_X38Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.548 r  Piece_id_reg[2]_i_70/CO[3]
                         net (fo=1, routed)           0.000    10.548    Piece_id_reg[2]_i_70_n_0
    SLICE_X38Y51         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.863 r  Piece_id_reg[2]_i_47/O[3]
                         net (fo=3, routed)           0.774    11.637    Piece_id_reg[2]_i_47_n_4
    SLICE_X44Y51         LUT3 (Prop_lut3_I0_O)        0.307    11.944 r  Piece_id[2]_i_51/O
                         net (fo=2, routed)           0.314    12.258    Piece_id[2]_i_51_n_0
    SLICE_X44Y50         LUT5 (Prop_lut5_I4_O)        0.124    12.382 r  Piece_id[2]_i_26/O
                         net (fo=2, routed)           0.435    12.818    Piece_id[2]_i_26_n_0
    SLICE_X42Y51         LUT6 (Prop_lut6_I0_O)        0.124    12.942 r  Piece_id[2]_i_30/O
                         net (fo=1, routed)           0.000    12.942    Piece_id[2]_i_30_n_0
    SLICE_X42Y51         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    13.520 f  Piece_id_reg[2]_i_21/O[2]
                         net (fo=1, routed)           0.680    14.200    Piece_id_reg[2]_i_21_n_5
    SLICE_X48Y52         LUT1 (Prop_lut1_I0_O)        0.301    14.501 r  Piece_id[2]_i_20/O
                         net (fo=1, routed)           0.000    14.501    Piece_id[2]_i_20_n_0
    SLICE_X48Y52         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    15.081 r  Piece_id_reg[2]_i_12/O[2]
                         net (fo=1, routed)           0.549    15.630    Piece_id_reg[2]_i_12_n_5
    SLICE_X49Y53         LUT4 (Prop_lut4_I3_O)        0.302    15.932 r  Piece_id[2]_i_8/O
                         net (fo=1, routed)           0.000    15.932    Piece_id[2]_i_8_n_0
    SLICE_X49Y53         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    16.284 r  Piece_id_reg[2]_i_4/O[3]
                         net (fo=5, routed)           0.630    16.914    Piece_id_reg[2]_i_4_n_4
    SLICE_X49Y52         LUT6 (Prop_lut6_I1_O)        0.306    17.220 f  Piece_id[2]_i_2/O
                         net (fo=2, routed)           0.433    17.653    Piece_id[2]_i_2_n_0
    SLICE_X48Y50         LUT5 (Prop_lut5_I3_O)        0.124    17.777 r  Piece_id[2]_i_1/O
                         net (fo=28, routed)          0.878    18.654    var_piece_id[2]
    SLICE_X49Y51         LUT5 (Prop_lut5_I1_O)        0.124    18.778 r  Piece_rot[0]_i_46/O
                         net (fo=1, routed)           0.602    19.381    Piece_rot[0]_i_46_n_0
    SLICE_X53Y45         LUT6 (Prop_lut6_I5_O)        0.124    19.505 f  Piece_rot[0]_i_15/O
                         net (fo=2, routed)           0.275    19.780    Piece_rot[0]_i_15_n_0
    SLICE_X53Y45         LUT6 (Prop_lut6_I4_O)        0.124    19.904 f  Piece_rot[0]_i_4/O
                         net (fo=60, routed)          0.902    20.805    Piece_rot[0]_i_4_n_0
    SLICE_X51Y44         LUT6 (Prop_lut6_I4_O)        0.124    20.929 r  Piece_rot[1]_i_2/O
                         net (fo=93, routed)          0.428    21.358    Piece_rot[1]_i_2_n_0
    SLICE_X51Y43         LUT4 (Prop_lut4_I1_O)        0.124    21.482 r  t_map[19][6]_i_34/O
                         net (fo=19, routed)          0.524    22.006    piece_posx[0]
    SLICE_X50Y40         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    22.601 r  t_map_reg[19][6]_i_12/CO[3]
                         net (fo=1, routed)           0.000    22.601    t_map_reg[19][6]_i_12_n_0
    SLICE_X50Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.718 r  t_map_reg[19][6]_i_49/CO[3]
                         net (fo=1, routed)           0.000    22.718    t_map_reg[19][6]_i_49_n_0
    SLICE_X50Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.835 r  t_map_reg[19][6]_i_48/CO[3]
                         net (fo=1, routed)           0.000    22.835    t_map_reg[19][6]_i_48_n_0
    SLICE_X50Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.952 r  t_map_reg[19][6]_i_73/CO[3]
                         net (fo=1, routed)           0.000    22.952    t_map_reg[19][6]_i_73_n_0
    SLICE_X50Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.069 r  t_map_reg[19][6]_i_72/CO[3]
                         net (fo=1, routed)           0.000    23.069    t_map_reg[19][6]_i_72_n_0
    SLICE_X50Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.186 r  Piece_y_reg[31]_i_242/CO[3]
                         net (fo=1, routed)           0.000    23.186    Piece_y_reg[31]_i_242_n_0
    SLICE_X50Y46         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    23.405 r  Piece_y_reg[31]_i_133/O[0]
                         net (fo=3, routed)           0.591    23.996    data15[25]
    SLICE_X51Y43         LUT2 (Prop_lut2_I1_O)        0.295    24.291 f  t_map[19][6]_i_60/O
                         net (fo=1, routed)           0.433    24.725    t_map[19][6]_i_60_n_0
    SLICE_X51Y43         LUT6 (Prop_lut6_I0_O)        0.124    24.849 r  t_map[19][6]_i_47/O
                         net (fo=1, routed)           0.742    25.591    t_map[19][6]_i_47_n_0
    SLICE_X54Y43         LUT6 (Prop_lut6_I0_O)        0.124    25.715 r  t_map[19][6]_i_39/O
                         net (fo=3, routed)           0.316    26.031    t_map[19][6]_i_39_n_0
    SLICE_X55Y41         LUT3 (Prop_lut3_I1_O)        0.124    26.155 r  t_map[19][6]_i_13/O
                         net (fo=4, routed)           0.362    26.516    t_map[19][6]_i_13_n_0
    SLICE_X56Y42         LUT6 (Prop_lut6_I0_O)        0.124    26.640 f  t_map[19][4]_i_5/O
                         net (fo=24, routed)          0.662    27.303    t_map[19][4]_i_5_n_0
    SLICE_X56Y44         LUT6 (Prop_lut6_I5_O)        0.124    27.427 r  Score[7]_i_143/O
                         net (fo=1, routed)           0.303    27.730    Score[7]_i_143_n_0
    SLICE_X56Y45         LUT6 (Prop_lut6_I0_O)        0.124    27.854 r  Score[7]_i_112/O
                         net (fo=4, routed)           0.762    28.616    Score[7]_i_112_n_0
    SLICE_X55Y47         LUT4 (Prop_lut4_I3_O)        0.124    28.740 r  Score[7]_i_58/O
                         net (fo=3, routed)           0.428    29.168    Score[7]_i_58_n_0
    SLICE_X57Y46         LUT5 (Prop_lut5_I3_O)        0.124    29.292 f  Score[7]_i_32/O
                         net (fo=25, routed)          0.678    29.970    Score[7]_i_32_n_0
    SLICE_X57Y47         LUT2 (Prop_lut2_I1_O)        0.117    30.087 f  t_map[9][10]_i_67/O
                         net (fo=5, routed)           1.118    31.204    t_map[9][10]_i_67_n_0
    SLICE_X62Y44         LUT4 (Prop_lut4_I3_O)        0.332    31.536 f  t_map[9][10]_i_68/O
                         net (fo=5, routed)           0.970    32.506    t_map[9][10]_i_68_n_0
    SLICE_X64Y39         LUT5 (Prop_lut5_I0_O)        0.124    32.630 f  t_map[9][10]_i_65/O
                         net (fo=3, routed)           0.974    33.605    t_map[9][10]_i_65_n_0
    SLICE_X64Y35         LUT5 (Prop_lut5_I4_O)        0.124    33.729 f  t_map[9][10]_i_55/O
                         net (fo=3, routed)           0.893    34.621    t_map[9][10]_i_55_n_0
    SLICE_X64Y32         LUT5 (Prop_lut5_I0_O)        0.124    34.745 f  t_map[9][10]_i_44/O
                         net (fo=3, routed)           1.015    35.760    t_map[9][10]_i_44_n_0
    SLICE_X62Y28         LUT5 (Prop_lut5_I0_O)        0.124    35.884 f  t_map[9][10]_i_33/O
                         net (fo=3, routed)           0.309    36.193    t_map[9][10]_i_33_n_0
    SLICE_X63Y27         LUT5 (Prop_lut5_I0_O)        0.124    36.317 f  t_map[9][10]_i_23/O
                         net (fo=3, routed)           0.767    37.084    t_map[9][10]_i_23_n_0
    SLICE_X61Y25         LUT5 (Prop_lut5_I0_O)        0.124    37.208 f  t_map[11][10]_i_5/O
                         net (fo=3, routed)           0.445    37.653    t_map[11][10]_i_5_n_0
    SLICE_X61Y25         LUT5 (Prop_lut5_I0_O)        0.124    37.777 f  t_map[16][10]_i_10/O
                         net (fo=4, routed)           1.048    38.825    t_map[16][10]_i_10_n_0
    SLICE_X54Y22         LUT6 (Prop_lut6_I3_O)        0.124    38.949 r  t_map[15][10]_i_4/O
                         net (fo=2, routed)           0.628    39.577    t_map[15][10]_i_4_n_0
    SLICE_X54Y21         LUT6 (Prop_lut6_I1_O)        0.124    39.701 r  t_map[14][10]_i_1/O
                         net (fo=1, routed)           0.000    39.701    t_map[14][10]_i_1_n_0
    SLICE_X54Y21         FDRE                                         r  t_map_reg[14][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock_100 (IN)
                         net (fo=0)                   0.000    10.000    clock_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_100_IBUF_BUFG_inst/O
                         net (fo=614, routed)         1.440    14.781    clock_100_IBUF_BUFG
    SLICE_X54Y21         FDRE                                         r  t_map_reg[14][10]/C
                         clock pessimism              0.260    15.041    
                         clock uncertainty           -0.035    15.006    
    SLICE_X54Y21         FDRE (Setup_fdre_C_D)        0.081    15.087    t_map_reg[14][10]
  -------------------------------------------------------------------
                         required time                         15.087    
                         arrival time                         -39.701    
  -------------------------------------------------------------------
                         slack                                -24.614    

Slack (VIOLATED) :        -24.603ns  (required time - arrival time)
  Source:                 RNG_Value_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            t_map_reg[7][10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        34.600ns  (logic 11.140ns (32.196%)  route 23.460ns (67.804%))
  Logic Levels:           52  (CARRY4=16 LUT1=2 LUT2=2 LUT3=4 LUT4=4 LUT5=9 LUT6=15)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_100_IBUF_BUFG_inst/O
                         net (fo=614, routed)         1.565     5.086    clock_100_IBUF_BUFG
    SLICE_X38Y44         FDRE                                         r  RNG_Value_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y44         FDRE (Prop_fdre_C_Q)         0.518     5.604 f  RNG_Value_reg[0]/Q
                         net (fo=8, routed)           0.190     5.794    RNG_Value[0]
    SLICE_X39Y44         LUT1 (Prop_lut1_I0_O)        0.124     5.918 r  Piece_id[2]_i_13/O
                         net (fo=1, routed)           0.330     6.248    p_0_out[0]
    SLICE_X39Y45         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.828 r  Piece_id_reg[2]_i_11/CO[3]
                         net (fo=1, routed)           0.000     6.828    Piece_id_reg[2]_i_11_n_0
    SLICE_X39Y46         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.141 r  Piece_id_reg[2]_i_112/O[3]
                         net (fo=6, routed)           0.710     7.851    var_piece_id5[8]
    SLICE_X40Y45         LUT3 (Prop_lut3_I0_O)        0.306     8.157 r  Piece_id[2]_i_152/O
                         net (fo=7, routed)           0.754     8.911    Piece_id[2]_i_152_n_0
    SLICE_X40Y48         LUT6 (Prop_lut6_I0_O)        0.124     9.035 r  Piece_id[2]_i_140/O
                         net (fo=5, routed)           0.622     9.656    Piece_id[2]_i_140_n_0
    SLICE_X38Y48         LUT6 (Prop_lut6_I0_O)        0.124     9.780 r  Piece_id[2]_i_229/O
                         net (fo=1, routed)           0.000     9.780    Piece_id[2]_i_229_n_0
    SLICE_X38Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.313 r  Piece_id_reg[2]_i_183/CO[3]
                         net (fo=1, routed)           0.000    10.313    Piece_id_reg[2]_i_183_n_0
    SLICE_X38Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.430 r  Piece_id_reg[2]_i_131/CO[3]
                         net (fo=1, routed)           0.001    10.431    Piece_id_reg[2]_i_131_n_0
    SLICE_X38Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.548 r  Piece_id_reg[2]_i_70/CO[3]
                         net (fo=1, routed)           0.000    10.548    Piece_id_reg[2]_i_70_n_0
    SLICE_X38Y51         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.863 r  Piece_id_reg[2]_i_47/O[3]
                         net (fo=3, routed)           0.774    11.637    Piece_id_reg[2]_i_47_n_4
    SLICE_X44Y51         LUT3 (Prop_lut3_I0_O)        0.307    11.944 r  Piece_id[2]_i_51/O
                         net (fo=2, routed)           0.314    12.258    Piece_id[2]_i_51_n_0
    SLICE_X44Y50         LUT5 (Prop_lut5_I4_O)        0.124    12.382 r  Piece_id[2]_i_26/O
                         net (fo=2, routed)           0.435    12.818    Piece_id[2]_i_26_n_0
    SLICE_X42Y51         LUT6 (Prop_lut6_I0_O)        0.124    12.942 r  Piece_id[2]_i_30/O
                         net (fo=1, routed)           0.000    12.942    Piece_id[2]_i_30_n_0
    SLICE_X42Y51         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    13.520 f  Piece_id_reg[2]_i_21/O[2]
                         net (fo=1, routed)           0.680    14.200    Piece_id_reg[2]_i_21_n_5
    SLICE_X48Y52         LUT1 (Prop_lut1_I0_O)        0.301    14.501 r  Piece_id[2]_i_20/O
                         net (fo=1, routed)           0.000    14.501    Piece_id[2]_i_20_n_0
    SLICE_X48Y52         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    15.081 r  Piece_id_reg[2]_i_12/O[2]
                         net (fo=1, routed)           0.549    15.630    Piece_id_reg[2]_i_12_n_5
    SLICE_X49Y53         LUT4 (Prop_lut4_I3_O)        0.302    15.932 r  Piece_id[2]_i_8/O
                         net (fo=1, routed)           0.000    15.932    Piece_id[2]_i_8_n_0
    SLICE_X49Y53         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    16.284 r  Piece_id_reg[2]_i_4/O[3]
                         net (fo=5, routed)           0.630    16.914    Piece_id_reg[2]_i_4_n_4
    SLICE_X49Y52         LUT6 (Prop_lut6_I1_O)        0.306    17.220 f  Piece_id[2]_i_2/O
                         net (fo=2, routed)           0.433    17.653    Piece_id[2]_i_2_n_0
    SLICE_X48Y50         LUT5 (Prop_lut5_I3_O)        0.124    17.777 r  Piece_id[2]_i_1/O
                         net (fo=28, routed)          0.878    18.654    var_piece_id[2]
    SLICE_X49Y51         LUT5 (Prop_lut5_I1_O)        0.124    18.778 r  Piece_rot[0]_i_46/O
                         net (fo=1, routed)           0.602    19.381    Piece_rot[0]_i_46_n_0
    SLICE_X53Y45         LUT6 (Prop_lut6_I5_O)        0.124    19.505 f  Piece_rot[0]_i_15/O
                         net (fo=2, routed)           0.275    19.780    Piece_rot[0]_i_15_n_0
    SLICE_X53Y45         LUT6 (Prop_lut6_I4_O)        0.124    19.904 f  Piece_rot[0]_i_4/O
                         net (fo=60, routed)          0.902    20.805    Piece_rot[0]_i_4_n_0
    SLICE_X51Y44         LUT6 (Prop_lut6_I4_O)        0.124    20.929 r  Piece_rot[1]_i_2/O
                         net (fo=93, routed)          0.428    21.358    Piece_rot[1]_i_2_n_0
    SLICE_X51Y43         LUT4 (Prop_lut4_I1_O)        0.124    21.482 r  t_map[19][6]_i_34/O
                         net (fo=19, routed)          0.524    22.006    piece_posx[0]
    SLICE_X50Y40         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    22.601 r  t_map_reg[19][6]_i_12/CO[3]
                         net (fo=1, routed)           0.000    22.601    t_map_reg[19][6]_i_12_n_0
    SLICE_X50Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.718 r  t_map_reg[19][6]_i_49/CO[3]
                         net (fo=1, routed)           0.000    22.718    t_map_reg[19][6]_i_49_n_0
    SLICE_X50Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.835 r  t_map_reg[19][6]_i_48/CO[3]
                         net (fo=1, routed)           0.000    22.835    t_map_reg[19][6]_i_48_n_0
    SLICE_X50Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.952 r  t_map_reg[19][6]_i_73/CO[3]
                         net (fo=1, routed)           0.000    22.952    t_map_reg[19][6]_i_73_n_0
    SLICE_X50Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.069 r  t_map_reg[19][6]_i_72/CO[3]
                         net (fo=1, routed)           0.000    23.069    t_map_reg[19][6]_i_72_n_0
    SLICE_X50Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.186 r  Piece_y_reg[31]_i_242/CO[3]
                         net (fo=1, routed)           0.000    23.186    Piece_y_reg[31]_i_242_n_0
    SLICE_X50Y46         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    23.405 r  Piece_y_reg[31]_i_133/O[0]
                         net (fo=3, routed)           0.591    23.996    data15[25]
    SLICE_X51Y43         LUT2 (Prop_lut2_I1_O)        0.295    24.291 f  t_map[19][6]_i_60/O
                         net (fo=1, routed)           0.433    24.725    t_map[19][6]_i_60_n_0
    SLICE_X51Y43         LUT6 (Prop_lut6_I0_O)        0.124    24.849 r  t_map[19][6]_i_47/O
                         net (fo=1, routed)           0.742    25.591    t_map[19][6]_i_47_n_0
    SLICE_X54Y43         LUT6 (Prop_lut6_I0_O)        0.124    25.715 r  t_map[19][6]_i_39/O
                         net (fo=3, routed)           0.316    26.031    t_map[19][6]_i_39_n_0
    SLICE_X55Y41         LUT3 (Prop_lut3_I1_O)        0.124    26.155 r  t_map[19][6]_i_13/O
                         net (fo=4, routed)           0.362    26.516    t_map[19][6]_i_13_n_0
    SLICE_X56Y42         LUT6 (Prop_lut6_I0_O)        0.124    26.640 f  t_map[19][4]_i_5/O
                         net (fo=24, routed)          0.662    27.303    t_map[19][4]_i_5_n_0
    SLICE_X56Y44         LUT6 (Prop_lut6_I5_O)        0.124    27.427 r  Score[7]_i_143/O
                         net (fo=1, routed)           0.303    27.730    Score[7]_i_143_n_0
    SLICE_X56Y45         LUT6 (Prop_lut6_I0_O)        0.124    27.854 r  Score[7]_i_112/O
                         net (fo=4, routed)           0.762    28.616    Score[7]_i_112_n_0
    SLICE_X55Y47         LUT4 (Prop_lut4_I3_O)        0.124    28.740 r  Score[7]_i_58/O
                         net (fo=3, routed)           0.428    29.168    Score[7]_i_58_n_0
    SLICE_X57Y46         LUT5 (Prop_lut5_I3_O)        0.124    29.292 f  Score[7]_i_32/O
                         net (fo=25, routed)          0.678    29.970    Score[7]_i_32_n_0
    SLICE_X57Y47         LUT2 (Prop_lut2_I1_O)        0.117    30.087 f  t_map[9][10]_i_67/O
                         net (fo=5, routed)           1.118    31.204    t_map[9][10]_i_67_n_0
    SLICE_X62Y44         LUT4 (Prop_lut4_I3_O)        0.332    31.536 f  t_map[9][10]_i_68/O
                         net (fo=5, routed)           0.889    32.425    t_map[9][10]_i_68_n_0
    SLICE_X64Y38         LUT5 (Prop_lut5_I0_O)        0.124    32.549 f  t_map[9][10]_i_61/O
                         net (fo=4, routed)           0.953    33.502    t_map[9][10]_i_61_n_0
    SLICE_X65Y34         LUT6 (Prop_lut6_I3_O)        0.124    33.626 f  t_map[9][10]_i_54/O
                         net (fo=1, routed)           0.970    34.596    t_map[9][10]_i_54_n_0
    SLICE_X65Y30         LUT3 (Prop_lut3_I2_O)        0.124    34.720 f  t_map[9][10]_i_41/O
                         net (fo=2, routed)           0.726    35.446    t_map[9][10]_i_41_n_0
    SLICE_X65Y28         LUT5 (Prop_lut5_I0_O)        0.124    35.570 f  t_map[9][10]_i_28/O
                         net (fo=3, routed)           0.791    36.361    t_map[9][10]_i_28_n_0
    SLICE_X64Y24         LUT5 (Prop_lut5_I2_O)        0.124    36.485 f  t_map[9][10]_i_18/O
                         net (fo=3, routed)           0.817    37.302    t_map[9][10]_i_18_n_0
    SLICE_X63Y23         LUT6 (Prop_lut6_I3_O)        0.124    37.426 f  t_map[9][10]_i_11/O
                         net (fo=3, routed)           0.445    37.871    t_map[9][10]_i_11_n_0
    SLICE_X64Y22         LUT5 (Prop_lut5_I4_O)        0.124    37.995 f  t_map[9][10]_i_9/O
                         net (fo=3, routed)           0.879    38.874    t_map[9][10]_i_9_n_0
    SLICE_X58Y21         LUT5 (Prop_lut5_I2_O)        0.124    38.998 f  t_map[8][10]_i_2/O
                         net (fo=2, routed)           0.565    39.563    t_map[8][10]_i_2_n_0
    SLICE_X56Y21         LUT6 (Prop_lut6_I5_O)        0.124    39.687 r  t_map[7][10]_i_1/O
                         net (fo=1, routed)           0.000    39.687    t_map[7][10]_i_1_n_0
    SLICE_X56Y21         FDRE                                         r  t_map_reg[7][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock_100 (IN)
                         net (fo=0)                   0.000    10.000    clock_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_100_IBUF_BUFG_inst/O
                         net (fo=614, routed)         1.441    14.782    clock_100_IBUF_BUFG
    SLICE_X56Y21         FDRE                                         r  t_map_reg[7][10]/C
                         clock pessimism              0.260    15.042    
                         clock uncertainty           -0.035    15.007    
    SLICE_X56Y21         FDRE (Setup_fdre_C_D)        0.077    15.084    t_map_reg[7][10]
  -------------------------------------------------------------------
                         required time                         15.084    
                         arrival time                         -39.687    
  -------------------------------------------------------------------
                         slack                                -24.603    

Slack (VIOLATED) :        -24.602ns  (required time - arrival time)
  Source:                 RNG_Value_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            t_map_reg[13][10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        34.597ns  (logic 11.140ns (32.200%)  route 23.457ns (67.800%))
  Logic Levels:           52  (CARRY4=16 LUT1=2 LUT2=2 LUT3=3 LUT4=4 LUT5=11 LUT6=14)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_100_IBUF_BUFG_inst/O
                         net (fo=614, routed)         1.565     5.086    clock_100_IBUF_BUFG
    SLICE_X38Y44         FDRE                                         r  RNG_Value_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y44         FDRE (Prop_fdre_C_Q)         0.518     5.604 f  RNG_Value_reg[0]/Q
                         net (fo=8, routed)           0.190     5.794    RNG_Value[0]
    SLICE_X39Y44         LUT1 (Prop_lut1_I0_O)        0.124     5.918 r  Piece_id[2]_i_13/O
                         net (fo=1, routed)           0.330     6.248    p_0_out[0]
    SLICE_X39Y45         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.828 r  Piece_id_reg[2]_i_11/CO[3]
                         net (fo=1, routed)           0.000     6.828    Piece_id_reg[2]_i_11_n_0
    SLICE_X39Y46         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.141 r  Piece_id_reg[2]_i_112/O[3]
                         net (fo=6, routed)           0.710     7.851    var_piece_id5[8]
    SLICE_X40Y45         LUT3 (Prop_lut3_I0_O)        0.306     8.157 r  Piece_id[2]_i_152/O
                         net (fo=7, routed)           0.754     8.911    Piece_id[2]_i_152_n_0
    SLICE_X40Y48         LUT6 (Prop_lut6_I0_O)        0.124     9.035 r  Piece_id[2]_i_140/O
                         net (fo=5, routed)           0.622     9.656    Piece_id[2]_i_140_n_0
    SLICE_X38Y48         LUT6 (Prop_lut6_I0_O)        0.124     9.780 r  Piece_id[2]_i_229/O
                         net (fo=1, routed)           0.000     9.780    Piece_id[2]_i_229_n_0
    SLICE_X38Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.313 r  Piece_id_reg[2]_i_183/CO[3]
                         net (fo=1, routed)           0.000    10.313    Piece_id_reg[2]_i_183_n_0
    SLICE_X38Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.430 r  Piece_id_reg[2]_i_131/CO[3]
                         net (fo=1, routed)           0.001    10.431    Piece_id_reg[2]_i_131_n_0
    SLICE_X38Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.548 r  Piece_id_reg[2]_i_70/CO[3]
                         net (fo=1, routed)           0.000    10.548    Piece_id_reg[2]_i_70_n_0
    SLICE_X38Y51         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.863 r  Piece_id_reg[2]_i_47/O[3]
                         net (fo=3, routed)           0.774    11.637    Piece_id_reg[2]_i_47_n_4
    SLICE_X44Y51         LUT3 (Prop_lut3_I0_O)        0.307    11.944 r  Piece_id[2]_i_51/O
                         net (fo=2, routed)           0.314    12.258    Piece_id[2]_i_51_n_0
    SLICE_X44Y50         LUT5 (Prop_lut5_I4_O)        0.124    12.382 r  Piece_id[2]_i_26/O
                         net (fo=2, routed)           0.435    12.818    Piece_id[2]_i_26_n_0
    SLICE_X42Y51         LUT6 (Prop_lut6_I0_O)        0.124    12.942 r  Piece_id[2]_i_30/O
                         net (fo=1, routed)           0.000    12.942    Piece_id[2]_i_30_n_0
    SLICE_X42Y51         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    13.520 f  Piece_id_reg[2]_i_21/O[2]
                         net (fo=1, routed)           0.680    14.200    Piece_id_reg[2]_i_21_n_5
    SLICE_X48Y52         LUT1 (Prop_lut1_I0_O)        0.301    14.501 r  Piece_id[2]_i_20/O
                         net (fo=1, routed)           0.000    14.501    Piece_id[2]_i_20_n_0
    SLICE_X48Y52         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    15.081 r  Piece_id_reg[2]_i_12/O[2]
                         net (fo=1, routed)           0.549    15.630    Piece_id_reg[2]_i_12_n_5
    SLICE_X49Y53         LUT4 (Prop_lut4_I3_O)        0.302    15.932 r  Piece_id[2]_i_8/O
                         net (fo=1, routed)           0.000    15.932    Piece_id[2]_i_8_n_0
    SLICE_X49Y53         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    16.284 r  Piece_id_reg[2]_i_4/O[3]
                         net (fo=5, routed)           0.630    16.914    Piece_id_reg[2]_i_4_n_4
    SLICE_X49Y52         LUT6 (Prop_lut6_I1_O)        0.306    17.220 f  Piece_id[2]_i_2/O
                         net (fo=2, routed)           0.433    17.653    Piece_id[2]_i_2_n_0
    SLICE_X48Y50         LUT5 (Prop_lut5_I3_O)        0.124    17.777 r  Piece_id[2]_i_1/O
                         net (fo=28, routed)          0.878    18.654    var_piece_id[2]
    SLICE_X49Y51         LUT5 (Prop_lut5_I1_O)        0.124    18.778 r  Piece_rot[0]_i_46/O
                         net (fo=1, routed)           0.602    19.381    Piece_rot[0]_i_46_n_0
    SLICE_X53Y45         LUT6 (Prop_lut6_I5_O)        0.124    19.505 f  Piece_rot[0]_i_15/O
                         net (fo=2, routed)           0.275    19.780    Piece_rot[0]_i_15_n_0
    SLICE_X53Y45         LUT6 (Prop_lut6_I4_O)        0.124    19.904 f  Piece_rot[0]_i_4/O
                         net (fo=60, routed)          0.902    20.805    Piece_rot[0]_i_4_n_0
    SLICE_X51Y44         LUT6 (Prop_lut6_I4_O)        0.124    20.929 r  Piece_rot[1]_i_2/O
                         net (fo=93, routed)          0.428    21.358    Piece_rot[1]_i_2_n_0
    SLICE_X51Y43         LUT4 (Prop_lut4_I1_O)        0.124    21.482 r  t_map[19][6]_i_34/O
                         net (fo=19, routed)          0.524    22.006    piece_posx[0]
    SLICE_X50Y40         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    22.601 r  t_map_reg[19][6]_i_12/CO[3]
                         net (fo=1, routed)           0.000    22.601    t_map_reg[19][6]_i_12_n_0
    SLICE_X50Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.718 r  t_map_reg[19][6]_i_49/CO[3]
                         net (fo=1, routed)           0.000    22.718    t_map_reg[19][6]_i_49_n_0
    SLICE_X50Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.835 r  t_map_reg[19][6]_i_48/CO[3]
                         net (fo=1, routed)           0.000    22.835    t_map_reg[19][6]_i_48_n_0
    SLICE_X50Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.952 r  t_map_reg[19][6]_i_73/CO[3]
                         net (fo=1, routed)           0.000    22.952    t_map_reg[19][6]_i_73_n_0
    SLICE_X50Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.069 r  t_map_reg[19][6]_i_72/CO[3]
                         net (fo=1, routed)           0.000    23.069    t_map_reg[19][6]_i_72_n_0
    SLICE_X50Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.186 r  Piece_y_reg[31]_i_242/CO[3]
                         net (fo=1, routed)           0.000    23.186    Piece_y_reg[31]_i_242_n_0
    SLICE_X50Y46         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    23.405 r  Piece_y_reg[31]_i_133/O[0]
                         net (fo=3, routed)           0.591    23.996    data15[25]
    SLICE_X51Y43         LUT2 (Prop_lut2_I1_O)        0.295    24.291 f  t_map[19][6]_i_60/O
                         net (fo=1, routed)           0.433    24.725    t_map[19][6]_i_60_n_0
    SLICE_X51Y43         LUT6 (Prop_lut6_I0_O)        0.124    24.849 r  t_map[19][6]_i_47/O
                         net (fo=1, routed)           0.742    25.591    t_map[19][6]_i_47_n_0
    SLICE_X54Y43         LUT6 (Prop_lut6_I0_O)        0.124    25.715 r  t_map[19][6]_i_39/O
                         net (fo=3, routed)           0.316    26.031    t_map[19][6]_i_39_n_0
    SLICE_X55Y41         LUT3 (Prop_lut3_I1_O)        0.124    26.155 r  t_map[19][6]_i_13/O
                         net (fo=4, routed)           0.362    26.516    t_map[19][6]_i_13_n_0
    SLICE_X56Y42         LUT6 (Prop_lut6_I0_O)        0.124    26.640 f  t_map[19][4]_i_5/O
                         net (fo=24, routed)          0.662    27.303    t_map[19][4]_i_5_n_0
    SLICE_X56Y44         LUT6 (Prop_lut6_I5_O)        0.124    27.427 r  Score[7]_i_143/O
                         net (fo=1, routed)           0.303    27.730    Score[7]_i_143_n_0
    SLICE_X56Y45         LUT6 (Prop_lut6_I0_O)        0.124    27.854 r  Score[7]_i_112/O
                         net (fo=4, routed)           0.762    28.616    Score[7]_i_112_n_0
    SLICE_X55Y47         LUT4 (Prop_lut4_I3_O)        0.124    28.740 r  Score[7]_i_58/O
                         net (fo=3, routed)           0.428    29.168    Score[7]_i_58_n_0
    SLICE_X57Y46         LUT5 (Prop_lut5_I3_O)        0.124    29.292 f  Score[7]_i_32/O
                         net (fo=25, routed)          0.678    29.970    Score[7]_i_32_n_0
    SLICE_X57Y47         LUT2 (Prop_lut2_I1_O)        0.117    30.087 f  t_map[9][10]_i_67/O
                         net (fo=5, routed)           1.118    31.204    t_map[9][10]_i_67_n_0
    SLICE_X62Y44         LUT4 (Prop_lut4_I3_O)        0.332    31.536 f  t_map[9][10]_i_68/O
                         net (fo=5, routed)           0.970    32.506    t_map[9][10]_i_68_n_0
    SLICE_X64Y39         LUT5 (Prop_lut5_I0_O)        0.124    32.630 f  t_map[9][10]_i_65/O
                         net (fo=3, routed)           0.974    33.605    t_map[9][10]_i_65_n_0
    SLICE_X64Y35         LUT5 (Prop_lut5_I4_O)        0.124    33.729 f  t_map[9][10]_i_55/O
                         net (fo=3, routed)           0.893    34.621    t_map[9][10]_i_55_n_0
    SLICE_X64Y32         LUT5 (Prop_lut5_I0_O)        0.124    34.745 f  t_map[9][10]_i_44/O
                         net (fo=3, routed)           0.804    35.549    t_map[9][10]_i_44_n_0
    SLICE_X63Y29         LUT5 (Prop_lut5_I2_O)        0.124    35.673 f  t_map[9][10]_i_32/O
                         net (fo=3, routed)           0.879    36.553    t_map[9][10]_i_32_n_0
    SLICE_X62Y25         LUT5 (Prop_lut5_I2_O)        0.124    36.677 f  t_map[9][10]_i_21/O
                         net (fo=3, routed)           0.626    37.303    t_map[9][10]_i_21_n_0
    SLICE_X63Y23         LUT5 (Prop_lut5_I2_O)        0.124    37.427 f  t_map[9][10]_i_13/O
                         net (fo=3, routed)           0.602    38.028    t_map[9][10]_i_13_n_0
    SLICE_X61Y23         LUT5 (Prop_lut5_I0_O)        0.124    38.152 f  t_map[10][10]_i_4/O
                         net (fo=3, routed)           0.628    38.780    t_map[10][10]_i_4_n_0
    SLICE_X60Y22         LUT6 (Prop_lut6_I1_O)        0.124    38.904 r  t_map[13][10]_i_3/O
                         net (fo=2, routed)           0.655    39.559    t_map[13][10]_i_3_n_0
    SLICE_X56Y23         LUT6 (Prop_lut6_I4_O)        0.124    39.683 r  t_map[13][10]_i_1/O
                         net (fo=1, routed)           0.000    39.683    t_map[13][10]_i_1_n_0
    SLICE_X56Y23         FDRE                                         r  t_map_reg[13][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock_100 (IN)
                         net (fo=0)                   0.000    10.000    clock_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_100_IBUF_BUFG_inst/O
                         net (fo=614, routed)         1.438    14.779    clock_100_IBUF_BUFG
    SLICE_X56Y23         FDRE                                         r  t_map_reg[13][10]/C
                         clock pessimism              0.260    15.039    
                         clock uncertainty           -0.035    15.004    
    SLICE_X56Y23         FDRE (Setup_fdre_C_D)        0.077    15.081    t_map_reg[13][10]
  -------------------------------------------------------------------
                         required time                         15.081    
                         arrival time                         -39.683    
  -------------------------------------------------------------------
                         slack                                -24.602    

Slack (VIOLATED) :        -24.590ns  (required time - arrival time)
  Source:                 RNG_Value_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            t_map_reg[11][2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        34.540ns  (logic 10.939ns (31.671%)  route 23.601ns (68.329%))
  Logic Levels:           52  (CARRY4=16 LUT1=2 LUT2=2 LUT3=6 LUT4=2 LUT5=9 LUT6=15)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_100_IBUF_BUFG_inst/O
                         net (fo=614, routed)         1.565     5.086    clock_100_IBUF_BUFG
    SLICE_X38Y44         FDRE                                         r  RNG_Value_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y44         FDRE (Prop_fdre_C_Q)         0.518     5.604 f  RNG_Value_reg[0]/Q
                         net (fo=8, routed)           0.190     5.794    RNG_Value[0]
    SLICE_X39Y44         LUT1 (Prop_lut1_I0_O)        0.124     5.918 r  Piece_id[2]_i_13/O
                         net (fo=1, routed)           0.330     6.248    p_0_out[0]
    SLICE_X39Y45         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.828 r  Piece_id_reg[2]_i_11/CO[3]
                         net (fo=1, routed)           0.000     6.828    Piece_id_reg[2]_i_11_n_0
    SLICE_X39Y46         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.141 r  Piece_id_reg[2]_i_112/O[3]
                         net (fo=6, routed)           0.710     7.851    var_piece_id5[8]
    SLICE_X40Y45         LUT3 (Prop_lut3_I0_O)        0.306     8.157 r  Piece_id[2]_i_152/O
                         net (fo=7, routed)           0.754     8.911    Piece_id[2]_i_152_n_0
    SLICE_X40Y48         LUT6 (Prop_lut6_I0_O)        0.124     9.035 r  Piece_id[2]_i_140/O
                         net (fo=5, routed)           0.622     9.656    Piece_id[2]_i_140_n_0
    SLICE_X38Y48         LUT6 (Prop_lut6_I0_O)        0.124     9.780 r  Piece_id[2]_i_229/O
                         net (fo=1, routed)           0.000     9.780    Piece_id[2]_i_229_n_0
    SLICE_X38Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.313 r  Piece_id_reg[2]_i_183/CO[3]
                         net (fo=1, routed)           0.000    10.313    Piece_id_reg[2]_i_183_n_0
    SLICE_X38Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.430 r  Piece_id_reg[2]_i_131/CO[3]
                         net (fo=1, routed)           0.001    10.431    Piece_id_reg[2]_i_131_n_0
    SLICE_X38Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.548 r  Piece_id_reg[2]_i_70/CO[3]
                         net (fo=1, routed)           0.000    10.548    Piece_id_reg[2]_i_70_n_0
    SLICE_X38Y51         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.863 r  Piece_id_reg[2]_i_47/O[3]
                         net (fo=3, routed)           0.774    11.637    Piece_id_reg[2]_i_47_n_4
    SLICE_X44Y51         LUT3 (Prop_lut3_I0_O)        0.307    11.944 r  Piece_id[2]_i_51/O
                         net (fo=2, routed)           0.314    12.258    Piece_id[2]_i_51_n_0
    SLICE_X44Y50         LUT5 (Prop_lut5_I4_O)        0.124    12.382 r  Piece_id[2]_i_26/O
                         net (fo=2, routed)           0.435    12.818    Piece_id[2]_i_26_n_0
    SLICE_X42Y51         LUT6 (Prop_lut6_I0_O)        0.124    12.942 r  Piece_id[2]_i_30/O
                         net (fo=1, routed)           0.000    12.942    Piece_id[2]_i_30_n_0
    SLICE_X42Y51         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    13.520 f  Piece_id_reg[2]_i_21/O[2]
                         net (fo=1, routed)           0.680    14.200    Piece_id_reg[2]_i_21_n_5
    SLICE_X48Y52         LUT1 (Prop_lut1_I0_O)        0.301    14.501 r  Piece_id[2]_i_20/O
                         net (fo=1, routed)           0.000    14.501    Piece_id[2]_i_20_n_0
    SLICE_X48Y52         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    15.081 r  Piece_id_reg[2]_i_12/O[2]
                         net (fo=1, routed)           0.549    15.630    Piece_id_reg[2]_i_12_n_5
    SLICE_X49Y53         LUT4 (Prop_lut4_I3_O)        0.302    15.932 r  Piece_id[2]_i_8/O
                         net (fo=1, routed)           0.000    15.932    Piece_id[2]_i_8_n_0
    SLICE_X49Y53         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    16.284 r  Piece_id_reg[2]_i_4/O[3]
                         net (fo=5, routed)           0.630    16.914    Piece_id_reg[2]_i_4_n_4
    SLICE_X49Y52         LUT6 (Prop_lut6_I1_O)        0.306    17.220 f  Piece_id[2]_i_2/O
                         net (fo=2, routed)           0.433    17.653    Piece_id[2]_i_2_n_0
    SLICE_X48Y50         LUT5 (Prop_lut5_I3_O)        0.124    17.777 r  Piece_id[2]_i_1/O
                         net (fo=28, routed)          0.878    18.654    var_piece_id[2]
    SLICE_X49Y51         LUT5 (Prop_lut5_I1_O)        0.124    18.778 r  Piece_rot[0]_i_46/O
                         net (fo=1, routed)           0.602    19.381    Piece_rot[0]_i_46_n_0
    SLICE_X53Y45         LUT6 (Prop_lut6_I5_O)        0.124    19.505 f  Piece_rot[0]_i_15/O
                         net (fo=2, routed)           0.275    19.780    Piece_rot[0]_i_15_n_0
    SLICE_X53Y45         LUT6 (Prop_lut6_I4_O)        0.124    19.904 f  Piece_rot[0]_i_4/O
                         net (fo=60, routed)          0.902    20.805    Piece_rot[0]_i_4_n_0
    SLICE_X51Y44         LUT6 (Prop_lut6_I4_O)        0.124    20.929 r  Piece_rot[1]_i_2/O
                         net (fo=93, routed)          0.428    21.358    Piece_rot[1]_i_2_n_0
    SLICE_X51Y43         LUT4 (Prop_lut4_I1_O)        0.124    21.482 r  t_map[19][6]_i_34/O
                         net (fo=19, routed)          0.524    22.006    piece_posx[0]
    SLICE_X50Y40         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    22.601 r  t_map_reg[19][6]_i_12/CO[3]
                         net (fo=1, routed)           0.000    22.601    t_map_reg[19][6]_i_12_n_0
    SLICE_X50Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.718 r  t_map_reg[19][6]_i_49/CO[3]
                         net (fo=1, routed)           0.000    22.718    t_map_reg[19][6]_i_49_n_0
    SLICE_X50Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.835 r  t_map_reg[19][6]_i_48/CO[3]
                         net (fo=1, routed)           0.000    22.835    t_map_reg[19][6]_i_48_n_0
    SLICE_X50Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.952 r  t_map_reg[19][6]_i_73/CO[3]
                         net (fo=1, routed)           0.000    22.952    t_map_reg[19][6]_i_73_n_0
    SLICE_X50Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.069 r  t_map_reg[19][6]_i_72/CO[3]
                         net (fo=1, routed)           0.000    23.069    t_map_reg[19][6]_i_72_n_0
    SLICE_X50Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.186 r  Piece_y_reg[31]_i_242/CO[3]
                         net (fo=1, routed)           0.000    23.186    Piece_y_reg[31]_i_242_n_0
    SLICE_X50Y46         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    23.405 f  Piece_y_reg[31]_i_133/O[0]
                         net (fo=3, routed)           0.591    23.996    data15[25]
    SLICE_X51Y43         LUT2 (Prop_lut2_I1_O)        0.295    24.291 r  t_map[19][6]_i_60/O
                         net (fo=1, routed)           0.433    24.725    t_map[19][6]_i_60_n_0
    SLICE_X51Y43         LUT6 (Prop_lut6_I0_O)        0.124    24.849 f  t_map[19][6]_i_47/O
                         net (fo=1, routed)           0.742    25.591    t_map[19][6]_i_47_n_0
    SLICE_X54Y43         LUT6 (Prop_lut6_I0_O)        0.124    25.715 f  t_map[19][6]_i_39/O
                         net (fo=3, routed)           0.325    26.040    t_map[19][6]_i_39_n_0
    SLICE_X54Y42         LUT3 (Prop_lut3_I0_O)        0.124    26.164 f  t_map[19][10]_i_65/O
                         net (fo=3, routed)           0.326    26.489    t_map[19][10]_i_65_n_0
    SLICE_X54Y41         LUT6 (Prop_lut6_I0_O)        0.124    26.613 r  t_map[19][9]_i_11/O
                         net (fo=21, routed)          0.934    27.547    t_map[19][9]_i_11_n_0
    SLICE_X58Y45         LUT6 (Prop_lut6_I0_O)        0.124    27.671 r  Score[3]_i_222/O
                         net (fo=1, routed)           0.340    28.011    Score[3]_i_222_n_0
    SLICE_X59Y45         LUT6 (Prop_lut6_I2_O)        0.124    28.135 f  Score[3]_i_138/O
                         net (fo=5, routed)           0.822    28.957    Score[3]_i_138_n_0
    SLICE_X62Y45         LUT3 (Prop_lut3_I2_O)        0.124    29.081 r  Score[3]_i_56/O
                         net (fo=2, routed)           0.825    29.906    Score[3]_i_56_n_0
    SLICE_X63Y45         LUT6 (Prop_lut6_I0_O)        0.124    30.030 r  Score[3]_i_60/O
                         net (fo=22, routed)          0.544    30.574    Score[3]_i_60_n_0
    SLICE_X63Y47         LUT2 (Prop_lut2_I0_O)        0.124    30.698 r  Score[3]_i_30/O
                         net (fo=25, routed)          0.882    31.580    Score[3]_i_30_n_0
    SLICE_X63Y48         LUT5 (Prop_lut5_I0_O)        0.124    31.704 f  t_map[16][2]_i_19/O
                         net (fo=1, routed)           0.792    32.496    t_map[16][2]_i_19_n_0
    SLICE_X63Y45         LUT5 (Prop_lut5_I0_O)        0.124    32.620 r  t_map[16][2]_i_17/O
                         net (fo=3, routed)           0.583    33.202    t_map[16][2]_i_17_n_0
    SLICE_X64Y45         LUT5 (Prop_lut5_I4_O)        0.124    33.326 r  t_map[9][2]_i_45/O
                         net (fo=5, routed)           0.823    34.150    t_map[9][2]_i_45_n_0
    SLICE_X64Y42         LUT3 (Prop_lut3_I0_O)        0.124    34.274 r  t_map[9][2]_i_37/O
                         net (fo=3, routed)           0.854    35.128    t_map[9][2]_i_37_n_0
    SLICE_X64Y42         LUT6 (Prop_lut6_I2_O)        0.124    35.252 f  t_map[9][2]_i_24/O
                         net (fo=1, routed)           1.022    36.273    t_map[9][2]_i_24_n_0
    SLICE_X64Y34         LUT5 (Prop_lut5_I0_O)        0.124    36.397 f  t_map[9][2]_i_15/O
                         net (fo=3, routed)           0.905    37.302    t_map[9][2]_i_15_n_0
    SLICE_X64Y31         LUT5 (Prop_lut5_I0_O)        0.124    37.426 f  t_map[9][2]_i_10/O
                         net (fo=3, routed)           0.646    38.072    t_map[9][2]_i_10_n_0
    SLICE_X65Y31         LUT5 (Prop_lut5_I0_O)        0.124    38.196 f  t_map[10][2]_i_4/O
                         net (fo=2, routed)           0.748    38.943    t_map[10][2]_i_4_n_0
    SLICE_X57Y31         LUT3 (Prop_lut3_I0_O)        0.124    39.067 f  t_map[11][2]_i_2/O
                         net (fo=2, routed)           0.435    39.502    t_map[11][2]_i_2_n_0
    SLICE_X55Y30         LUT6 (Prop_lut6_I0_O)        0.124    39.626 r  t_map[11][2]_i_1/O
                         net (fo=1, routed)           0.000    39.626    t_map[11][2]_i_1_n_0
    SLICE_X55Y30         FDRE                                         r  t_map_reg[11][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock_100 (IN)
                         net (fo=0)                   0.000    10.000    clock_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_100_IBUF_BUFG_inst/O
                         net (fo=614, routed)         1.441    14.782    clock_100_IBUF_BUFG
    SLICE_X55Y30         FDRE                                         r  t_map_reg[11][2]/C
                         clock pessimism              0.260    15.042    
                         clock uncertainty           -0.035    15.007    
    SLICE_X55Y30         FDRE (Setup_fdre_C_D)        0.029    15.036    t_map_reg[11][2]
  -------------------------------------------------------------------
                         required time                         15.036    
                         arrival time                         -39.626    
  -------------------------------------------------------------------
                         slack                                -24.590    

Slack (VIOLATED) :        -24.559ns  (required time - arrival time)
  Source:                 RNG_Value_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            t_map_reg[12][10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        34.624ns  (logic 11.140ns (32.175%)  route 23.484ns (67.825%))
  Logic Levels:           52  (CARRY4=16 LUT1=2 LUT2=2 LUT3=3 LUT4=4 LUT5=11 LUT6=14)
  Clock Path Skew:        0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_100_IBUF_BUFG_inst/O
                         net (fo=614, routed)         1.565     5.086    clock_100_IBUF_BUFG
    SLICE_X38Y44         FDRE                                         r  RNG_Value_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y44         FDRE (Prop_fdre_C_Q)         0.518     5.604 f  RNG_Value_reg[0]/Q
                         net (fo=8, routed)           0.190     5.794    RNG_Value[0]
    SLICE_X39Y44         LUT1 (Prop_lut1_I0_O)        0.124     5.918 r  Piece_id[2]_i_13/O
                         net (fo=1, routed)           0.330     6.248    p_0_out[0]
    SLICE_X39Y45         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.828 r  Piece_id_reg[2]_i_11/CO[3]
                         net (fo=1, routed)           0.000     6.828    Piece_id_reg[2]_i_11_n_0
    SLICE_X39Y46         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.141 r  Piece_id_reg[2]_i_112/O[3]
                         net (fo=6, routed)           0.710     7.851    var_piece_id5[8]
    SLICE_X40Y45         LUT3 (Prop_lut3_I0_O)        0.306     8.157 r  Piece_id[2]_i_152/O
                         net (fo=7, routed)           0.754     8.911    Piece_id[2]_i_152_n_0
    SLICE_X40Y48         LUT6 (Prop_lut6_I0_O)        0.124     9.035 r  Piece_id[2]_i_140/O
                         net (fo=5, routed)           0.622     9.656    Piece_id[2]_i_140_n_0
    SLICE_X38Y48         LUT6 (Prop_lut6_I0_O)        0.124     9.780 r  Piece_id[2]_i_229/O
                         net (fo=1, routed)           0.000     9.780    Piece_id[2]_i_229_n_0
    SLICE_X38Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.313 r  Piece_id_reg[2]_i_183/CO[3]
                         net (fo=1, routed)           0.000    10.313    Piece_id_reg[2]_i_183_n_0
    SLICE_X38Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.430 r  Piece_id_reg[2]_i_131/CO[3]
                         net (fo=1, routed)           0.001    10.431    Piece_id_reg[2]_i_131_n_0
    SLICE_X38Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.548 r  Piece_id_reg[2]_i_70/CO[3]
                         net (fo=1, routed)           0.000    10.548    Piece_id_reg[2]_i_70_n_0
    SLICE_X38Y51         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.863 r  Piece_id_reg[2]_i_47/O[3]
                         net (fo=3, routed)           0.774    11.637    Piece_id_reg[2]_i_47_n_4
    SLICE_X44Y51         LUT3 (Prop_lut3_I0_O)        0.307    11.944 r  Piece_id[2]_i_51/O
                         net (fo=2, routed)           0.314    12.258    Piece_id[2]_i_51_n_0
    SLICE_X44Y50         LUT5 (Prop_lut5_I4_O)        0.124    12.382 r  Piece_id[2]_i_26/O
                         net (fo=2, routed)           0.435    12.818    Piece_id[2]_i_26_n_0
    SLICE_X42Y51         LUT6 (Prop_lut6_I0_O)        0.124    12.942 r  Piece_id[2]_i_30/O
                         net (fo=1, routed)           0.000    12.942    Piece_id[2]_i_30_n_0
    SLICE_X42Y51         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    13.520 f  Piece_id_reg[2]_i_21/O[2]
                         net (fo=1, routed)           0.680    14.200    Piece_id_reg[2]_i_21_n_5
    SLICE_X48Y52         LUT1 (Prop_lut1_I0_O)        0.301    14.501 r  Piece_id[2]_i_20/O
                         net (fo=1, routed)           0.000    14.501    Piece_id[2]_i_20_n_0
    SLICE_X48Y52         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    15.081 r  Piece_id_reg[2]_i_12/O[2]
                         net (fo=1, routed)           0.549    15.630    Piece_id_reg[2]_i_12_n_5
    SLICE_X49Y53         LUT4 (Prop_lut4_I3_O)        0.302    15.932 r  Piece_id[2]_i_8/O
                         net (fo=1, routed)           0.000    15.932    Piece_id[2]_i_8_n_0
    SLICE_X49Y53         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    16.284 r  Piece_id_reg[2]_i_4/O[3]
                         net (fo=5, routed)           0.630    16.914    Piece_id_reg[2]_i_4_n_4
    SLICE_X49Y52         LUT6 (Prop_lut6_I1_O)        0.306    17.220 f  Piece_id[2]_i_2/O
                         net (fo=2, routed)           0.433    17.653    Piece_id[2]_i_2_n_0
    SLICE_X48Y50         LUT5 (Prop_lut5_I3_O)        0.124    17.777 r  Piece_id[2]_i_1/O
                         net (fo=28, routed)          0.878    18.654    var_piece_id[2]
    SLICE_X49Y51         LUT5 (Prop_lut5_I1_O)        0.124    18.778 r  Piece_rot[0]_i_46/O
                         net (fo=1, routed)           0.602    19.381    Piece_rot[0]_i_46_n_0
    SLICE_X53Y45         LUT6 (Prop_lut6_I5_O)        0.124    19.505 f  Piece_rot[0]_i_15/O
                         net (fo=2, routed)           0.275    19.780    Piece_rot[0]_i_15_n_0
    SLICE_X53Y45         LUT6 (Prop_lut6_I4_O)        0.124    19.904 f  Piece_rot[0]_i_4/O
                         net (fo=60, routed)          0.902    20.805    Piece_rot[0]_i_4_n_0
    SLICE_X51Y44         LUT6 (Prop_lut6_I4_O)        0.124    20.929 r  Piece_rot[1]_i_2/O
                         net (fo=93, routed)          0.428    21.358    Piece_rot[1]_i_2_n_0
    SLICE_X51Y43         LUT4 (Prop_lut4_I1_O)        0.124    21.482 r  t_map[19][6]_i_34/O
                         net (fo=19, routed)          0.524    22.006    piece_posx[0]
    SLICE_X50Y40         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    22.601 r  t_map_reg[19][6]_i_12/CO[3]
                         net (fo=1, routed)           0.000    22.601    t_map_reg[19][6]_i_12_n_0
    SLICE_X50Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.718 r  t_map_reg[19][6]_i_49/CO[3]
                         net (fo=1, routed)           0.000    22.718    t_map_reg[19][6]_i_49_n_0
    SLICE_X50Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.835 r  t_map_reg[19][6]_i_48/CO[3]
                         net (fo=1, routed)           0.000    22.835    t_map_reg[19][6]_i_48_n_0
    SLICE_X50Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.952 r  t_map_reg[19][6]_i_73/CO[3]
                         net (fo=1, routed)           0.000    22.952    t_map_reg[19][6]_i_73_n_0
    SLICE_X50Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.069 r  t_map_reg[19][6]_i_72/CO[3]
                         net (fo=1, routed)           0.000    23.069    t_map_reg[19][6]_i_72_n_0
    SLICE_X50Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.186 r  Piece_y_reg[31]_i_242/CO[3]
                         net (fo=1, routed)           0.000    23.186    Piece_y_reg[31]_i_242_n_0
    SLICE_X50Y46         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    23.405 r  Piece_y_reg[31]_i_133/O[0]
                         net (fo=3, routed)           0.591    23.996    data15[25]
    SLICE_X51Y43         LUT2 (Prop_lut2_I1_O)        0.295    24.291 f  t_map[19][6]_i_60/O
                         net (fo=1, routed)           0.433    24.725    t_map[19][6]_i_60_n_0
    SLICE_X51Y43         LUT6 (Prop_lut6_I0_O)        0.124    24.849 r  t_map[19][6]_i_47/O
                         net (fo=1, routed)           0.742    25.591    t_map[19][6]_i_47_n_0
    SLICE_X54Y43         LUT6 (Prop_lut6_I0_O)        0.124    25.715 r  t_map[19][6]_i_39/O
                         net (fo=3, routed)           0.316    26.031    t_map[19][6]_i_39_n_0
    SLICE_X55Y41         LUT3 (Prop_lut3_I1_O)        0.124    26.155 r  t_map[19][6]_i_13/O
                         net (fo=4, routed)           0.362    26.516    t_map[19][6]_i_13_n_0
    SLICE_X56Y42         LUT6 (Prop_lut6_I0_O)        0.124    26.640 f  t_map[19][4]_i_5/O
                         net (fo=24, routed)          0.662    27.303    t_map[19][4]_i_5_n_0
    SLICE_X56Y44         LUT6 (Prop_lut6_I5_O)        0.124    27.427 r  Score[7]_i_143/O
                         net (fo=1, routed)           0.303    27.730    Score[7]_i_143_n_0
    SLICE_X56Y45         LUT6 (Prop_lut6_I0_O)        0.124    27.854 r  Score[7]_i_112/O
                         net (fo=4, routed)           0.762    28.616    Score[7]_i_112_n_0
    SLICE_X55Y47         LUT4 (Prop_lut4_I3_O)        0.124    28.740 r  Score[7]_i_58/O
                         net (fo=3, routed)           0.428    29.168    Score[7]_i_58_n_0
    SLICE_X57Y46         LUT5 (Prop_lut5_I3_O)        0.124    29.292 f  Score[7]_i_32/O
                         net (fo=25, routed)          0.678    29.970    Score[7]_i_32_n_0
    SLICE_X57Y47         LUT2 (Prop_lut2_I1_O)        0.117    30.087 f  t_map[9][10]_i_67/O
                         net (fo=5, routed)           1.118    31.204    t_map[9][10]_i_67_n_0
    SLICE_X62Y44         LUT4 (Prop_lut4_I3_O)        0.332    31.536 f  t_map[9][10]_i_68/O
                         net (fo=5, routed)           0.970    32.506    t_map[9][10]_i_68_n_0
    SLICE_X64Y39         LUT5 (Prop_lut5_I0_O)        0.124    32.630 f  t_map[9][10]_i_65/O
                         net (fo=3, routed)           0.974    33.605    t_map[9][10]_i_65_n_0
    SLICE_X64Y35         LUT5 (Prop_lut5_I4_O)        0.124    33.729 f  t_map[9][10]_i_55/O
                         net (fo=3, routed)           0.893    34.621    t_map[9][10]_i_55_n_0
    SLICE_X64Y32         LUT5 (Prop_lut5_I0_O)        0.124    34.745 f  t_map[9][10]_i_44/O
                         net (fo=3, routed)           0.804    35.549    t_map[9][10]_i_44_n_0
    SLICE_X63Y29         LUT5 (Prop_lut5_I2_O)        0.124    35.673 f  t_map[9][10]_i_32/O
                         net (fo=3, routed)           0.879    36.553    t_map[9][10]_i_32_n_0
    SLICE_X62Y25         LUT5 (Prop_lut5_I2_O)        0.124    36.677 f  t_map[9][10]_i_21/O
                         net (fo=3, routed)           0.626    37.303    t_map[9][10]_i_21_n_0
    SLICE_X63Y23         LUT5 (Prop_lut5_I2_O)        0.124    37.427 f  t_map[9][10]_i_13/O
                         net (fo=3, routed)           0.602    38.028    t_map[9][10]_i_13_n_0
    SLICE_X61Y23         LUT5 (Prop_lut5_I0_O)        0.124    38.152 f  t_map[10][10]_i_4/O
                         net (fo=3, routed)           0.628    38.780    t_map[10][10]_i_4_n_0
    SLICE_X60Y22         LUT6 (Prop_lut6_I1_O)        0.124    38.904 r  t_map[13][10]_i_3/O
                         net (fo=2, routed)           0.682    39.586    t_map[13][10]_i_3_n_0
    SLICE_X60Y22         LUT6 (Prop_lut6_I2_O)        0.124    39.710 r  t_map[12][10]_i_1/O
                         net (fo=1, routed)           0.000    39.710    t_map[12][10]_i_1_n_0
    SLICE_X60Y22         FDRE                                         r  t_map_reg[12][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock_100 (IN)
                         net (fo=0)                   0.000    10.000    clock_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_100_IBUF_BUFG_inst/O
                         net (fo=614, routed)         1.504    14.845    clock_100_IBUF_BUFG
    SLICE_X60Y22         FDRE                                         r  t_map_reg[12][10]/C
                         clock pessimism              0.260    15.105    
                         clock uncertainty           -0.035    15.070    
    SLICE_X60Y22         FDRE (Setup_fdre_C_D)        0.081    15.151    t_map_reg[12][10]
  -------------------------------------------------------------------
                         required time                         15.151    
                         arrival time                         -39.710    
  -------------------------------------------------------------------
                         slack                                -24.559    

Slack (VIOLATED) :        -24.530ns  (required time - arrival time)
  Source:                 RNG_Value_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            t_map_reg[11][5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        34.546ns  (logic 10.939ns (31.665%)  route 23.607ns (68.335%))
  Logic Levels:           52  (CARRY4=16 LUT1=2 LUT2=2 LUT3=5 LUT4=5 LUT5=4 LUT6=18)
  Clock Path Skew:        0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_100_IBUF_BUFG_inst/O
                         net (fo=614, routed)         1.565     5.086    clock_100_IBUF_BUFG
    SLICE_X38Y44         FDRE                                         r  RNG_Value_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y44         FDRE (Prop_fdre_C_Q)         0.518     5.604 f  RNG_Value_reg[0]/Q
                         net (fo=8, routed)           0.190     5.794    RNG_Value[0]
    SLICE_X39Y44         LUT1 (Prop_lut1_I0_O)        0.124     5.918 r  Piece_id[2]_i_13/O
                         net (fo=1, routed)           0.330     6.248    p_0_out[0]
    SLICE_X39Y45         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.828 r  Piece_id_reg[2]_i_11/CO[3]
                         net (fo=1, routed)           0.000     6.828    Piece_id_reg[2]_i_11_n_0
    SLICE_X39Y46         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.141 r  Piece_id_reg[2]_i_112/O[3]
                         net (fo=6, routed)           0.710     7.851    var_piece_id5[8]
    SLICE_X40Y45         LUT3 (Prop_lut3_I0_O)        0.306     8.157 r  Piece_id[2]_i_152/O
                         net (fo=7, routed)           0.754     8.911    Piece_id[2]_i_152_n_0
    SLICE_X40Y48         LUT6 (Prop_lut6_I0_O)        0.124     9.035 r  Piece_id[2]_i_140/O
                         net (fo=5, routed)           0.622     9.656    Piece_id[2]_i_140_n_0
    SLICE_X38Y48         LUT6 (Prop_lut6_I0_O)        0.124     9.780 r  Piece_id[2]_i_229/O
                         net (fo=1, routed)           0.000     9.780    Piece_id[2]_i_229_n_0
    SLICE_X38Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.313 r  Piece_id_reg[2]_i_183/CO[3]
                         net (fo=1, routed)           0.000    10.313    Piece_id_reg[2]_i_183_n_0
    SLICE_X38Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.430 r  Piece_id_reg[2]_i_131/CO[3]
                         net (fo=1, routed)           0.001    10.431    Piece_id_reg[2]_i_131_n_0
    SLICE_X38Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.548 r  Piece_id_reg[2]_i_70/CO[3]
                         net (fo=1, routed)           0.000    10.548    Piece_id_reg[2]_i_70_n_0
    SLICE_X38Y51         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.863 r  Piece_id_reg[2]_i_47/O[3]
                         net (fo=3, routed)           0.774    11.637    Piece_id_reg[2]_i_47_n_4
    SLICE_X44Y51         LUT3 (Prop_lut3_I0_O)        0.307    11.944 r  Piece_id[2]_i_51/O
                         net (fo=2, routed)           0.314    12.258    Piece_id[2]_i_51_n_0
    SLICE_X44Y50         LUT5 (Prop_lut5_I4_O)        0.124    12.382 r  Piece_id[2]_i_26/O
                         net (fo=2, routed)           0.435    12.818    Piece_id[2]_i_26_n_0
    SLICE_X42Y51         LUT6 (Prop_lut6_I0_O)        0.124    12.942 r  Piece_id[2]_i_30/O
                         net (fo=1, routed)           0.000    12.942    Piece_id[2]_i_30_n_0
    SLICE_X42Y51         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    13.520 f  Piece_id_reg[2]_i_21/O[2]
                         net (fo=1, routed)           0.680    14.200    Piece_id_reg[2]_i_21_n_5
    SLICE_X48Y52         LUT1 (Prop_lut1_I0_O)        0.301    14.501 r  Piece_id[2]_i_20/O
                         net (fo=1, routed)           0.000    14.501    Piece_id[2]_i_20_n_0
    SLICE_X48Y52         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    15.081 r  Piece_id_reg[2]_i_12/O[2]
                         net (fo=1, routed)           0.549    15.630    Piece_id_reg[2]_i_12_n_5
    SLICE_X49Y53         LUT4 (Prop_lut4_I3_O)        0.302    15.932 r  Piece_id[2]_i_8/O
                         net (fo=1, routed)           0.000    15.932    Piece_id[2]_i_8_n_0
    SLICE_X49Y53         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    16.284 r  Piece_id_reg[2]_i_4/O[3]
                         net (fo=5, routed)           0.630    16.914    Piece_id_reg[2]_i_4_n_4
    SLICE_X49Y52         LUT6 (Prop_lut6_I1_O)        0.306    17.220 f  Piece_id[2]_i_2/O
                         net (fo=2, routed)           0.433    17.653    Piece_id[2]_i_2_n_0
    SLICE_X48Y50         LUT5 (Prop_lut5_I3_O)        0.124    17.777 r  Piece_id[2]_i_1/O
                         net (fo=28, routed)          0.878    18.654    var_piece_id[2]
    SLICE_X49Y51         LUT5 (Prop_lut5_I1_O)        0.124    18.778 r  Piece_rot[0]_i_46/O
                         net (fo=1, routed)           0.602    19.381    Piece_rot[0]_i_46_n_0
    SLICE_X53Y45         LUT6 (Prop_lut6_I5_O)        0.124    19.505 f  Piece_rot[0]_i_15/O
                         net (fo=2, routed)           0.275    19.780    Piece_rot[0]_i_15_n_0
    SLICE_X53Y45         LUT6 (Prop_lut6_I4_O)        0.124    19.904 f  Piece_rot[0]_i_4/O
                         net (fo=60, routed)          0.902    20.805    Piece_rot[0]_i_4_n_0
    SLICE_X51Y44         LUT6 (Prop_lut6_I4_O)        0.124    20.929 r  Piece_rot[1]_i_2/O
                         net (fo=93, routed)          0.428    21.358    Piece_rot[1]_i_2_n_0
    SLICE_X51Y43         LUT4 (Prop_lut4_I1_O)        0.124    21.482 r  t_map[19][6]_i_34/O
                         net (fo=19, routed)          0.524    22.006    piece_posx[0]
    SLICE_X50Y40         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    22.601 r  t_map_reg[19][6]_i_12/CO[3]
                         net (fo=1, routed)           0.000    22.601    t_map_reg[19][6]_i_12_n_0
    SLICE_X50Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.718 r  t_map_reg[19][6]_i_49/CO[3]
                         net (fo=1, routed)           0.000    22.718    t_map_reg[19][6]_i_49_n_0
    SLICE_X50Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.835 r  t_map_reg[19][6]_i_48/CO[3]
                         net (fo=1, routed)           0.000    22.835    t_map_reg[19][6]_i_48_n_0
    SLICE_X50Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.952 r  t_map_reg[19][6]_i_73/CO[3]
                         net (fo=1, routed)           0.000    22.952    t_map_reg[19][6]_i_73_n_0
    SLICE_X50Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.069 r  t_map_reg[19][6]_i_72/CO[3]
                         net (fo=1, routed)           0.000    23.069    t_map_reg[19][6]_i_72_n_0
    SLICE_X50Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.186 r  Piece_y_reg[31]_i_242/CO[3]
                         net (fo=1, routed)           0.000    23.186    Piece_y_reg[31]_i_242_n_0
    SLICE_X50Y46         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    23.405 f  Piece_y_reg[31]_i_133/O[0]
                         net (fo=3, routed)           0.591    23.996    data15[25]
    SLICE_X51Y43         LUT2 (Prop_lut2_I1_O)        0.295    24.291 r  t_map[19][6]_i_60/O
                         net (fo=1, routed)           0.433    24.725    t_map[19][6]_i_60_n_0
    SLICE_X51Y43         LUT6 (Prop_lut6_I0_O)        0.124    24.849 f  t_map[19][6]_i_47/O
                         net (fo=1, routed)           0.742    25.591    t_map[19][6]_i_47_n_0
    SLICE_X54Y43         LUT6 (Prop_lut6_I0_O)        0.124    25.715 f  t_map[19][6]_i_39/O
                         net (fo=3, routed)           0.325    26.040    t_map[19][6]_i_39_n_0
    SLICE_X54Y42         LUT3 (Prop_lut3_I0_O)        0.124    26.164 f  t_map[19][10]_i_65/O
                         net (fo=3, routed)           0.326    26.489    t_map[19][10]_i_65_n_0
    SLICE_X54Y41         LUT6 (Prop_lut6_I0_O)        0.124    26.613 r  t_map[19][9]_i_11/O
                         net (fo=21, routed)          0.934    27.547    t_map[19][9]_i_11_n_0
    SLICE_X58Y45         LUT6 (Prop_lut6_I0_O)        0.124    27.671 r  Score[3]_i_222/O
                         net (fo=1, routed)           0.340    28.011    Score[3]_i_222_n_0
    SLICE_X59Y45         LUT6 (Prop_lut6_I2_O)        0.124    28.135 f  Score[3]_i_138/O
                         net (fo=5, routed)           0.822    28.957    Score[3]_i_138_n_0
    SLICE_X62Y45         LUT3 (Prop_lut3_I2_O)        0.124    29.081 r  Score[3]_i_56/O
                         net (fo=2, routed)           0.825    29.906    Score[3]_i_56_n_0
    SLICE_X63Y45         LUT6 (Prop_lut6_I0_O)        0.124    30.030 r  Score[3]_i_60/O
                         net (fo=22, routed)          0.544    30.574    Score[3]_i_60_n_0
    SLICE_X63Y47         LUT2 (Prop_lut2_I0_O)        0.124    30.698 r  Score[3]_i_30/O
                         net (fo=25, routed)          0.968    31.667    Score[3]_i_30_n_0
    SLICE_X62Y44         LUT4 (Prop_lut4_I3_O)        0.124    31.791 r  t_map[6][5]_i_24/O
                         net (fo=2, routed)           0.927    32.718    t_map[6][5]_i_24_n_0
    SLICE_X62Y41         LUT6 (Prop_lut6_I3_O)        0.124    32.842 r  t_map[6][5]_i_20/O
                         net (fo=2, routed)           0.633    33.475    t_map[6][5]_i_20_n_0
    SLICE_X62Y41         LUT3 (Prop_lut3_I2_O)        0.124    33.599 r  t_map[9][5]_i_47/O
                         net (fo=2, routed)           0.726    34.325    t_map[9][5]_i_47_n_0
    SLICE_X62Y40         LUT6 (Prop_lut6_I2_O)        0.124    34.449 r  t_map[9][5]_i_38/O
                         net (fo=4, routed)           0.894    35.342    t_map[9][5]_i_38_n_0
    SLICE_X62Y36         LUT6 (Prop_lut6_I0_O)        0.124    35.466 r  t_map[9][5]_i_31/O
                         net (fo=3, routed)           0.657    36.123    t_map[9][5]_i_31_n_0
    SLICE_X61Y38         LUT4 (Prop_lut4_I2_O)        0.124    36.247 r  t_map[9][5]_i_19/O
                         net (fo=4, routed)           0.797    37.044    t_map[9][5]_i_19_n_0
    SLICE_X63Y32         LUT4 (Prop_lut4_I2_O)        0.124    37.168 r  t_map[9][5]_i_10/O
                         net (fo=2, routed)           0.648    37.816    t_map[9][5]_i_10_n_0
    SLICE_X62Y32         LUT5 (Prop_lut5_I0_O)        0.124    37.940 r  t_map[9][5]_i_6/O
                         net (fo=4, routed)           0.954    38.894    t_map[9][5]_i_6_n_0
    SLICE_X61Y31         LUT6 (Prop_lut6_I0_O)        0.124    39.018 r  t_map[10][5]_i_3/O
                         net (fo=1, routed)           0.490    39.508    t_map[10][5]_i_3_n_0
    SLICE_X59Y29         LUT6 (Prop_lut6_I2_O)        0.124    39.632 r  t_map[11][5]_i_1/O
                         net (fo=1, routed)           0.000    39.632    t_map[11][5]_i_1_n_0
    SLICE_X59Y29         FDRE                                         r  t_map_reg[11][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock_100 (IN)
                         net (fo=0)                   0.000    10.000    clock_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_100_IBUF_BUFG_inst/O
                         net (fo=614, routed)         1.507    14.848    clock_100_IBUF_BUFG
    SLICE_X59Y29         FDRE                                         r  t_map_reg[11][5]/C
                         clock pessimism              0.260    15.108    
                         clock uncertainty           -0.035    15.073    
    SLICE_X59Y29         FDRE (Setup_fdre_C_D)        0.029    15.102    t_map_reg[11][5]
  -------------------------------------------------------------------
                         required time                         15.102    
                         arrival time                         -39.632    
  -------------------------------------------------------------------
                         slack                                -24.530    

Slack (VIOLATED) :        -24.514ns  (required time - arrival time)
  Source:                 RNG_Value_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            t_map_reg[13][7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        34.459ns  (logic 10.939ns (31.745%)  route 23.520ns (68.255%))
  Logic Levels:           52  (CARRY4=16 LUT1=2 LUT2=2 LUT3=4 LUT4=3 LUT5=11 LUT6=14)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_100_IBUF_BUFG_inst/O
                         net (fo=614, routed)         1.565     5.086    clock_100_IBUF_BUFG
    SLICE_X38Y44         FDRE                                         r  RNG_Value_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y44         FDRE (Prop_fdre_C_Q)         0.518     5.604 f  RNG_Value_reg[0]/Q
                         net (fo=8, routed)           0.190     5.794    RNG_Value[0]
    SLICE_X39Y44         LUT1 (Prop_lut1_I0_O)        0.124     5.918 r  Piece_id[2]_i_13/O
                         net (fo=1, routed)           0.330     6.248    p_0_out[0]
    SLICE_X39Y45         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.828 r  Piece_id_reg[2]_i_11/CO[3]
                         net (fo=1, routed)           0.000     6.828    Piece_id_reg[2]_i_11_n_0
    SLICE_X39Y46         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.141 r  Piece_id_reg[2]_i_112/O[3]
                         net (fo=6, routed)           0.710     7.851    var_piece_id5[8]
    SLICE_X40Y45         LUT3 (Prop_lut3_I0_O)        0.306     8.157 r  Piece_id[2]_i_152/O
                         net (fo=7, routed)           0.754     8.911    Piece_id[2]_i_152_n_0
    SLICE_X40Y48         LUT6 (Prop_lut6_I0_O)        0.124     9.035 r  Piece_id[2]_i_140/O
                         net (fo=5, routed)           0.622     9.656    Piece_id[2]_i_140_n_0
    SLICE_X38Y48         LUT6 (Prop_lut6_I0_O)        0.124     9.780 r  Piece_id[2]_i_229/O
                         net (fo=1, routed)           0.000     9.780    Piece_id[2]_i_229_n_0
    SLICE_X38Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.313 r  Piece_id_reg[2]_i_183/CO[3]
                         net (fo=1, routed)           0.000    10.313    Piece_id_reg[2]_i_183_n_0
    SLICE_X38Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.430 r  Piece_id_reg[2]_i_131/CO[3]
                         net (fo=1, routed)           0.001    10.431    Piece_id_reg[2]_i_131_n_0
    SLICE_X38Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.548 r  Piece_id_reg[2]_i_70/CO[3]
                         net (fo=1, routed)           0.000    10.548    Piece_id_reg[2]_i_70_n_0
    SLICE_X38Y51         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.863 r  Piece_id_reg[2]_i_47/O[3]
                         net (fo=3, routed)           0.774    11.637    Piece_id_reg[2]_i_47_n_4
    SLICE_X44Y51         LUT3 (Prop_lut3_I0_O)        0.307    11.944 r  Piece_id[2]_i_51/O
                         net (fo=2, routed)           0.314    12.258    Piece_id[2]_i_51_n_0
    SLICE_X44Y50         LUT5 (Prop_lut5_I4_O)        0.124    12.382 r  Piece_id[2]_i_26/O
                         net (fo=2, routed)           0.435    12.818    Piece_id[2]_i_26_n_0
    SLICE_X42Y51         LUT6 (Prop_lut6_I0_O)        0.124    12.942 r  Piece_id[2]_i_30/O
                         net (fo=1, routed)           0.000    12.942    Piece_id[2]_i_30_n_0
    SLICE_X42Y51         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    13.520 f  Piece_id_reg[2]_i_21/O[2]
                         net (fo=1, routed)           0.680    14.200    Piece_id_reg[2]_i_21_n_5
    SLICE_X48Y52         LUT1 (Prop_lut1_I0_O)        0.301    14.501 r  Piece_id[2]_i_20/O
                         net (fo=1, routed)           0.000    14.501    Piece_id[2]_i_20_n_0
    SLICE_X48Y52         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    15.081 r  Piece_id_reg[2]_i_12/O[2]
                         net (fo=1, routed)           0.549    15.630    Piece_id_reg[2]_i_12_n_5
    SLICE_X49Y53         LUT4 (Prop_lut4_I3_O)        0.302    15.932 r  Piece_id[2]_i_8/O
                         net (fo=1, routed)           0.000    15.932    Piece_id[2]_i_8_n_0
    SLICE_X49Y53         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    16.284 r  Piece_id_reg[2]_i_4/O[3]
                         net (fo=5, routed)           0.630    16.914    Piece_id_reg[2]_i_4_n_4
    SLICE_X49Y52         LUT6 (Prop_lut6_I1_O)        0.306    17.220 f  Piece_id[2]_i_2/O
                         net (fo=2, routed)           0.433    17.653    Piece_id[2]_i_2_n_0
    SLICE_X48Y50         LUT5 (Prop_lut5_I3_O)        0.124    17.777 r  Piece_id[2]_i_1/O
                         net (fo=28, routed)          0.878    18.654    var_piece_id[2]
    SLICE_X49Y51         LUT5 (Prop_lut5_I1_O)        0.124    18.778 r  Piece_rot[0]_i_46/O
                         net (fo=1, routed)           0.602    19.381    Piece_rot[0]_i_46_n_0
    SLICE_X53Y45         LUT6 (Prop_lut6_I5_O)        0.124    19.505 f  Piece_rot[0]_i_15/O
                         net (fo=2, routed)           0.275    19.780    Piece_rot[0]_i_15_n_0
    SLICE_X53Y45         LUT6 (Prop_lut6_I4_O)        0.124    19.904 f  Piece_rot[0]_i_4/O
                         net (fo=60, routed)          0.902    20.805    Piece_rot[0]_i_4_n_0
    SLICE_X51Y44         LUT6 (Prop_lut6_I4_O)        0.124    20.929 r  Piece_rot[1]_i_2/O
                         net (fo=93, routed)          0.428    21.358    Piece_rot[1]_i_2_n_0
    SLICE_X51Y43         LUT4 (Prop_lut4_I1_O)        0.124    21.482 r  t_map[19][6]_i_34/O
                         net (fo=19, routed)          0.524    22.006    piece_posx[0]
    SLICE_X50Y40         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    22.601 r  t_map_reg[19][6]_i_12/CO[3]
                         net (fo=1, routed)           0.000    22.601    t_map_reg[19][6]_i_12_n_0
    SLICE_X50Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.718 r  t_map_reg[19][6]_i_49/CO[3]
                         net (fo=1, routed)           0.000    22.718    t_map_reg[19][6]_i_49_n_0
    SLICE_X50Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.835 r  t_map_reg[19][6]_i_48/CO[3]
                         net (fo=1, routed)           0.000    22.835    t_map_reg[19][6]_i_48_n_0
    SLICE_X50Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.952 r  t_map_reg[19][6]_i_73/CO[3]
                         net (fo=1, routed)           0.000    22.952    t_map_reg[19][6]_i_73_n_0
    SLICE_X50Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.069 r  t_map_reg[19][6]_i_72/CO[3]
                         net (fo=1, routed)           0.000    23.069    t_map_reg[19][6]_i_72_n_0
    SLICE_X50Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.186 r  Piece_y_reg[31]_i_242/CO[3]
                         net (fo=1, routed)           0.000    23.186    Piece_y_reg[31]_i_242_n_0
    SLICE_X50Y46         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    23.405 r  Piece_y_reg[31]_i_133/O[0]
                         net (fo=3, routed)           0.591    23.996    data15[25]
    SLICE_X51Y43         LUT2 (Prop_lut2_I1_O)        0.295    24.291 f  t_map[19][6]_i_60/O
                         net (fo=1, routed)           0.433    24.725    t_map[19][6]_i_60_n_0
    SLICE_X51Y43         LUT6 (Prop_lut6_I0_O)        0.124    24.849 r  t_map[19][6]_i_47/O
                         net (fo=1, routed)           0.742    25.591    t_map[19][6]_i_47_n_0
    SLICE_X54Y43         LUT6 (Prop_lut6_I0_O)        0.124    25.715 r  t_map[19][6]_i_39/O
                         net (fo=3, routed)           0.316    26.031    t_map[19][6]_i_39_n_0
    SLICE_X55Y41         LUT3 (Prop_lut3_I1_O)        0.124    26.155 r  t_map[19][6]_i_13/O
                         net (fo=4, routed)           0.362    26.516    t_map[19][6]_i_13_n_0
    SLICE_X56Y42         LUT6 (Prop_lut6_I0_O)        0.124    26.640 f  t_map[19][4]_i_5/O
                         net (fo=24, routed)          0.662    27.303    t_map[19][4]_i_5_n_0
    SLICE_X56Y44         LUT6 (Prop_lut6_I5_O)        0.124    27.427 r  Score[7]_i_143/O
                         net (fo=1, routed)           0.303    27.730    Score[7]_i_143_n_0
    SLICE_X56Y45         LUT6 (Prop_lut6_I0_O)        0.124    27.854 r  Score[7]_i_112/O
                         net (fo=4, routed)           0.762    28.616    Score[7]_i_112_n_0
    SLICE_X55Y47         LUT4 (Prop_lut4_I3_O)        0.124    28.740 r  Score[7]_i_58/O
                         net (fo=3, routed)           0.428    29.168    Score[7]_i_58_n_0
    SLICE_X57Y46         LUT5 (Prop_lut5_I3_O)        0.124    29.292 f  Score[7]_i_32/O
                         net (fo=25, routed)          0.876    30.168    Score[7]_i_32_n_0
    SLICE_X58Y44         LUT2 (Prop_lut2_I1_O)        0.124    30.292 r  t_map[9][7]_i_64/O
                         net (fo=6, routed)           0.666    30.958    t_map[9][7]_i_64_n_0
    SLICE_X60Y41         LUT3 (Prop_lut3_I1_O)        0.124    31.082 f  t_map[9][7]_i_58/O
                         net (fo=4, routed)           1.006    32.088    t_map[9][7]_i_58_n_0
    SLICE_X65Y39         LUT5 (Prop_lut5_I0_O)        0.124    32.212 f  t_map[9][7]_i_61/O
                         net (fo=3, routed)           0.908    33.120    t_map[9][7]_i_61_n_0
    SLICE_X65Y31         LUT5 (Prop_lut5_I0_O)        0.124    33.244 f  t_map[9][7]_i_52/O
                         net (fo=3, routed)           0.929    34.174    t_map[9][7]_i_52_n_0
    SLICE_X65Y27         LUT5 (Prop_lut5_I0_O)        0.124    34.298 f  t_map[9][7]_i_42/O
                         net (fo=3, routed)           0.985    35.282    t_map[9][7]_i_42_n_0
    SLICE_X65Y24         LUT6 (Prop_lut6_I0_O)        0.124    35.406 f  t_map[9][7]_i_30/O
                         net (fo=3, routed)           0.543    35.949    t_map[9][7]_i_30_n_0
    SLICE_X64Y24         LUT5 (Prop_lut5_I0_O)        0.124    36.073 f  t_map[10][7]_i_6/O
                         net (fo=3, routed)           0.852    36.925    t_map[10][7]_i_6_n_0
    SLICE_X62Y24         LUT5 (Prop_lut5_I0_O)        0.124    37.049 f  t_map[16][7]_i_7/O
                         net (fo=3, routed)           0.674    37.723    t_map[16][7]_i_7_n_0
    SLICE_X58Y24         LUT5 (Prop_lut5_I4_O)        0.124    37.847 f  t_map[15][7]_i_4/O
                         net (fo=3, routed)           0.988    38.836    t_map[15][7]_i_4_n_0
    SLICE_X55Y23         LUT5 (Prop_lut5_I2_O)        0.124    38.960 f  t_map[14][7]_i_2/O
                         net (fo=2, routed)           0.462    39.422    t_map[14][7]_i_2_n_0
    SLICE_X55Y23         LUT6 (Prop_lut6_I1_O)        0.124    39.546 r  t_map[13][7]_i_1/O
                         net (fo=1, routed)           0.000    39.546    t_map[13][7]_i_1_n_0
    SLICE_X55Y23         FDRE                                         r  t_map_reg[13][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock_100 (IN)
                         net (fo=0)                   0.000    10.000    clock_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_100_IBUF_BUFG_inst/O
                         net (fo=614, routed)         1.437    14.778    clock_100_IBUF_BUFG
    SLICE_X55Y23         FDRE                                         r  t_map_reg[13][7]/C
                         clock pessimism              0.260    15.038    
                         clock uncertainty           -0.035    15.003    
    SLICE_X55Y23         FDRE (Setup_fdre_C_D)        0.029    15.032    t_map_reg[13][7]
  -------------------------------------------------------------------
                         required time                         15.032    
                         arrival time                         -39.546    
  -------------------------------------------------------------------
                         slack                                -24.514    

Slack (VIOLATED) :        -24.509ns  (required time - arrival time)
  Source:                 RNG_Value_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            t_map_reg[8][2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        34.525ns  (logic 10.939ns (31.684%)  route 23.586ns (68.316%))
  Logic Levels:           52  (CARRY4=16 LUT1=2 LUT2=2 LUT3=6 LUT4=2 LUT5=9 LUT6=15)
  Clock Path Skew:        0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_100_IBUF_BUFG_inst/O
                         net (fo=614, routed)         1.565     5.086    clock_100_IBUF_BUFG
    SLICE_X38Y44         FDRE                                         r  RNG_Value_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y44         FDRE (Prop_fdre_C_Q)         0.518     5.604 f  RNG_Value_reg[0]/Q
                         net (fo=8, routed)           0.190     5.794    RNG_Value[0]
    SLICE_X39Y44         LUT1 (Prop_lut1_I0_O)        0.124     5.918 r  Piece_id[2]_i_13/O
                         net (fo=1, routed)           0.330     6.248    p_0_out[0]
    SLICE_X39Y45         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.828 r  Piece_id_reg[2]_i_11/CO[3]
                         net (fo=1, routed)           0.000     6.828    Piece_id_reg[2]_i_11_n_0
    SLICE_X39Y46         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.141 r  Piece_id_reg[2]_i_112/O[3]
                         net (fo=6, routed)           0.710     7.851    var_piece_id5[8]
    SLICE_X40Y45         LUT3 (Prop_lut3_I0_O)        0.306     8.157 r  Piece_id[2]_i_152/O
                         net (fo=7, routed)           0.754     8.911    Piece_id[2]_i_152_n_0
    SLICE_X40Y48         LUT6 (Prop_lut6_I0_O)        0.124     9.035 r  Piece_id[2]_i_140/O
                         net (fo=5, routed)           0.622     9.656    Piece_id[2]_i_140_n_0
    SLICE_X38Y48         LUT6 (Prop_lut6_I0_O)        0.124     9.780 r  Piece_id[2]_i_229/O
                         net (fo=1, routed)           0.000     9.780    Piece_id[2]_i_229_n_0
    SLICE_X38Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.313 r  Piece_id_reg[2]_i_183/CO[3]
                         net (fo=1, routed)           0.000    10.313    Piece_id_reg[2]_i_183_n_0
    SLICE_X38Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.430 r  Piece_id_reg[2]_i_131/CO[3]
                         net (fo=1, routed)           0.001    10.431    Piece_id_reg[2]_i_131_n_0
    SLICE_X38Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.548 r  Piece_id_reg[2]_i_70/CO[3]
                         net (fo=1, routed)           0.000    10.548    Piece_id_reg[2]_i_70_n_0
    SLICE_X38Y51         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.863 r  Piece_id_reg[2]_i_47/O[3]
                         net (fo=3, routed)           0.774    11.637    Piece_id_reg[2]_i_47_n_4
    SLICE_X44Y51         LUT3 (Prop_lut3_I0_O)        0.307    11.944 r  Piece_id[2]_i_51/O
                         net (fo=2, routed)           0.314    12.258    Piece_id[2]_i_51_n_0
    SLICE_X44Y50         LUT5 (Prop_lut5_I4_O)        0.124    12.382 r  Piece_id[2]_i_26/O
                         net (fo=2, routed)           0.435    12.818    Piece_id[2]_i_26_n_0
    SLICE_X42Y51         LUT6 (Prop_lut6_I0_O)        0.124    12.942 r  Piece_id[2]_i_30/O
                         net (fo=1, routed)           0.000    12.942    Piece_id[2]_i_30_n_0
    SLICE_X42Y51         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    13.520 f  Piece_id_reg[2]_i_21/O[2]
                         net (fo=1, routed)           0.680    14.200    Piece_id_reg[2]_i_21_n_5
    SLICE_X48Y52         LUT1 (Prop_lut1_I0_O)        0.301    14.501 r  Piece_id[2]_i_20/O
                         net (fo=1, routed)           0.000    14.501    Piece_id[2]_i_20_n_0
    SLICE_X48Y52         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    15.081 r  Piece_id_reg[2]_i_12/O[2]
                         net (fo=1, routed)           0.549    15.630    Piece_id_reg[2]_i_12_n_5
    SLICE_X49Y53         LUT4 (Prop_lut4_I3_O)        0.302    15.932 r  Piece_id[2]_i_8/O
                         net (fo=1, routed)           0.000    15.932    Piece_id[2]_i_8_n_0
    SLICE_X49Y53         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    16.284 r  Piece_id_reg[2]_i_4/O[3]
                         net (fo=5, routed)           0.630    16.914    Piece_id_reg[2]_i_4_n_4
    SLICE_X49Y52         LUT6 (Prop_lut6_I1_O)        0.306    17.220 f  Piece_id[2]_i_2/O
                         net (fo=2, routed)           0.433    17.653    Piece_id[2]_i_2_n_0
    SLICE_X48Y50         LUT5 (Prop_lut5_I3_O)        0.124    17.777 r  Piece_id[2]_i_1/O
                         net (fo=28, routed)          0.878    18.654    var_piece_id[2]
    SLICE_X49Y51         LUT5 (Prop_lut5_I1_O)        0.124    18.778 r  Piece_rot[0]_i_46/O
                         net (fo=1, routed)           0.602    19.381    Piece_rot[0]_i_46_n_0
    SLICE_X53Y45         LUT6 (Prop_lut6_I5_O)        0.124    19.505 f  Piece_rot[0]_i_15/O
                         net (fo=2, routed)           0.275    19.780    Piece_rot[0]_i_15_n_0
    SLICE_X53Y45         LUT6 (Prop_lut6_I4_O)        0.124    19.904 f  Piece_rot[0]_i_4/O
                         net (fo=60, routed)          0.902    20.805    Piece_rot[0]_i_4_n_0
    SLICE_X51Y44         LUT6 (Prop_lut6_I4_O)        0.124    20.929 r  Piece_rot[1]_i_2/O
                         net (fo=93, routed)          0.428    21.358    Piece_rot[1]_i_2_n_0
    SLICE_X51Y43         LUT4 (Prop_lut4_I1_O)        0.124    21.482 r  t_map[19][6]_i_34/O
                         net (fo=19, routed)          0.524    22.006    piece_posx[0]
    SLICE_X50Y40         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    22.601 r  t_map_reg[19][6]_i_12/CO[3]
                         net (fo=1, routed)           0.000    22.601    t_map_reg[19][6]_i_12_n_0
    SLICE_X50Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.718 r  t_map_reg[19][6]_i_49/CO[3]
                         net (fo=1, routed)           0.000    22.718    t_map_reg[19][6]_i_49_n_0
    SLICE_X50Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.835 r  t_map_reg[19][6]_i_48/CO[3]
                         net (fo=1, routed)           0.000    22.835    t_map_reg[19][6]_i_48_n_0
    SLICE_X50Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.952 r  t_map_reg[19][6]_i_73/CO[3]
                         net (fo=1, routed)           0.000    22.952    t_map_reg[19][6]_i_73_n_0
    SLICE_X50Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.069 r  t_map_reg[19][6]_i_72/CO[3]
                         net (fo=1, routed)           0.000    23.069    t_map_reg[19][6]_i_72_n_0
    SLICE_X50Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.186 r  Piece_y_reg[31]_i_242/CO[3]
                         net (fo=1, routed)           0.000    23.186    Piece_y_reg[31]_i_242_n_0
    SLICE_X50Y46         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    23.405 f  Piece_y_reg[31]_i_133/O[0]
                         net (fo=3, routed)           0.591    23.996    data15[25]
    SLICE_X51Y43         LUT2 (Prop_lut2_I1_O)        0.295    24.291 r  t_map[19][6]_i_60/O
                         net (fo=1, routed)           0.433    24.725    t_map[19][6]_i_60_n_0
    SLICE_X51Y43         LUT6 (Prop_lut6_I0_O)        0.124    24.849 f  t_map[19][6]_i_47/O
                         net (fo=1, routed)           0.742    25.591    t_map[19][6]_i_47_n_0
    SLICE_X54Y43         LUT6 (Prop_lut6_I0_O)        0.124    25.715 f  t_map[19][6]_i_39/O
                         net (fo=3, routed)           0.325    26.040    t_map[19][6]_i_39_n_0
    SLICE_X54Y42         LUT3 (Prop_lut3_I0_O)        0.124    26.164 f  t_map[19][10]_i_65/O
                         net (fo=3, routed)           0.326    26.489    t_map[19][10]_i_65_n_0
    SLICE_X54Y41         LUT6 (Prop_lut6_I0_O)        0.124    26.613 r  t_map[19][9]_i_11/O
                         net (fo=21, routed)          0.934    27.547    t_map[19][9]_i_11_n_0
    SLICE_X58Y45         LUT6 (Prop_lut6_I0_O)        0.124    27.671 r  Score[3]_i_222/O
                         net (fo=1, routed)           0.340    28.011    Score[3]_i_222_n_0
    SLICE_X59Y45         LUT6 (Prop_lut6_I2_O)        0.124    28.135 f  Score[3]_i_138/O
                         net (fo=5, routed)           0.822    28.957    Score[3]_i_138_n_0
    SLICE_X62Y45         LUT3 (Prop_lut3_I2_O)        0.124    29.081 r  Score[3]_i_56/O
                         net (fo=2, routed)           0.825    29.906    Score[3]_i_56_n_0
    SLICE_X63Y45         LUT6 (Prop_lut6_I0_O)        0.124    30.030 r  Score[3]_i_60/O
                         net (fo=22, routed)          0.544    30.574    Score[3]_i_60_n_0
    SLICE_X63Y47         LUT2 (Prop_lut2_I0_O)        0.124    30.698 r  Score[3]_i_30/O
                         net (fo=25, routed)          0.882    31.580    Score[3]_i_30_n_0
    SLICE_X63Y48         LUT5 (Prop_lut5_I0_O)        0.124    31.704 f  t_map[16][2]_i_19/O
                         net (fo=1, routed)           0.792    32.496    t_map[16][2]_i_19_n_0
    SLICE_X63Y45         LUT5 (Prop_lut5_I0_O)        0.124    32.620 r  t_map[16][2]_i_17/O
                         net (fo=3, routed)           0.583    33.202    t_map[16][2]_i_17_n_0
    SLICE_X64Y45         LUT5 (Prop_lut5_I4_O)        0.124    33.326 r  t_map[9][2]_i_45/O
                         net (fo=5, routed)           0.823    34.150    t_map[9][2]_i_45_n_0
    SLICE_X64Y42         LUT3 (Prop_lut3_I0_O)        0.124    34.274 r  t_map[9][2]_i_37/O
                         net (fo=3, routed)           0.854    35.128    t_map[9][2]_i_37_n_0
    SLICE_X64Y42         LUT6 (Prop_lut6_I2_O)        0.124    35.252 f  t_map[9][2]_i_24/O
                         net (fo=1, routed)           1.022    36.273    t_map[9][2]_i_24_n_0
    SLICE_X64Y34         LUT5 (Prop_lut5_I0_O)        0.124    36.397 f  t_map[9][2]_i_15/O
                         net (fo=3, routed)           0.905    37.302    t_map[9][2]_i_15_n_0
    SLICE_X64Y31         LUT5 (Prop_lut5_I0_O)        0.124    37.426 f  t_map[9][2]_i_10/O
                         net (fo=3, routed)           0.898    38.323    t_map[9][2]_i_10_n_0
    SLICE_X61Y30         LUT5 (Prop_lut5_I4_O)        0.124    38.447 f  t_map[9][2]_i_5/O
                         net (fo=2, routed)           0.509    38.957    t_map[9][2]_i_5_n_0
    SLICE_X60Y30         LUT3 (Prop_lut3_I2_O)        0.124    39.081 f  t_map[9][2]_i_3/O
                         net (fo=2, routed)           0.407    39.488    t_map[9][2]_i_3_n_0
    SLICE_X59Y31         LUT6 (Prop_lut6_I0_O)        0.124    39.612 r  t_map[8][2]_i_1/O
                         net (fo=1, routed)           0.000    39.612    t_map[8][2]_i_1_n_0
    SLICE_X59Y31         FDRE                                         r  t_map_reg[8][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock_100 (IN)
                         net (fo=0)                   0.000    10.000    clock_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_100_IBUF_BUFG_inst/O
                         net (fo=614, routed)         1.508    14.849    clock_100_IBUF_BUFG
    SLICE_X59Y31         FDRE                                         r  t_map_reg[8][2]/C
                         clock pessimism              0.260    15.109    
                         clock uncertainty           -0.035    15.074    
    SLICE_X59Y31         FDRE (Setup_fdre_C_D)        0.029    15.103    t_map_reg[8][2]
  -------------------------------------------------------------------
                         required time                         15.103    
                         arrival time                         -39.612    
  -------------------------------------------------------------------
                         slack                                -24.509    

Slack (VIOLATED) :        -24.487ns  (required time - arrival time)
  Source:                 RNG_Value_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            t_map_reg[12][2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        34.486ns  (logic 10.939ns (31.720%)  route 23.547ns (68.280%))
  Logic Levels:           52  (CARRY4=16 LUT1=2 LUT2=2 LUT3=6 LUT4=2 LUT5=8 LUT6=16)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_100_IBUF_BUFG_inst/O
                         net (fo=614, routed)         1.565     5.086    clock_100_IBUF_BUFG
    SLICE_X38Y44         FDRE                                         r  RNG_Value_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y44         FDRE (Prop_fdre_C_Q)         0.518     5.604 f  RNG_Value_reg[0]/Q
                         net (fo=8, routed)           0.190     5.794    RNG_Value[0]
    SLICE_X39Y44         LUT1 (Prop_lut1_I0_O)        0.124     5.918 r  Piece_id[2]_i_13/O
                         net (fo=1, routed)           0.330     6.248    p_0_out[0]
    SLICE_X39Y45         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.828 r  Piece_id_reg[2]_i_11/CO[3]
                         net (fo=1, routed)           0.000     6.828    Piece_id_reg[2]_i_11_n_0
    SLICE_X39Y46         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.141 r  Piece_id_reg[2]_i_112/O[3]
                         net (fo=6, routed)           0.710     7.851    var_piece_id5[8]
    SLICE_X40Y45         LUT3 (Prop_lut3_I0_O)        0.306     8.157 r  Piece_id[2]_i_152/O
                         net (fo=7, routed)           0.754     8.911    Piece_id[2]_i_152_n_0
    SLICE_X40Y48         LUT6 (Prop_lut6_I0_O)        0.124     9.035 r  Piece_id[2]_i_140/O
                         net (fo=5, routed)           0.622     9.656    Piece_id[2]_i_140_n_0
    SLICE_X38Y48         LUT6 (Prop_lut6_I0_O)        0.124     9.780 r  Piece_id[2]_i_229/O
                         net (fo=1, routed)           0.000     9.780    Piece_id[2]_i_229_n_0
    SLICE_X38Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.313 r  Piece_id_reg[2]_i_183/CO[3]
                         net (fo=1, routed)           0.000    10.313    Piece_id_reg[2]_i_183_n_0
    SLICE_X38Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.430 r  Piece_id_reg[2]_i_131/CO[3]
                         net (fo=1, routed)           0.001    10.431    Piece_id_reg[2]_i_131_n_0
    SLICE_X38Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.548 r  Piece_id_reg[2]_i_70/CO[3]
                         net (fo=1, routed)           0.000    10.548    Piece_id_reg[2]_i_70_n_0
    SLICE_X38Y51         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.863 r  Piece_id_reg[2]_i_47/O[3]
                         net (fo=3, routed)           0.774    11.637    Piece_id_reg[2]_i_47_n_4
    SLICE_X44Y51         LUT3 (Prop_lut3_I0_O)        0.307    11.944 r  Piece_id[2]_i_51/O
                         net (fo=2, routed)           0.314    12.258    Piece_id[2]_i_51_n_0
    SLICE_X44Y50         LUT5 (Prop_lut5_I4_O)        0.124    12.382 r  Piece_id[2]_i_26/O
                         net (fo=2, routed)           0.435    12.818    Piece_id[2]_i_26_n_0
    SLICE_X42Y51         LUT6 (Prop_lut6_I0_O)        0.124    12.942 r  Piece_id[2]_i_30/O
                         net (fo=1, routed)           0.000    12.942    Piece_id[2]_i_30_n_0
    SLICE_X42Y51         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    13.520 f  Piece_id_reg[2]_i_21/O[2]
                         net (fo=1, routed)           0.680    14.200    Piece_id_reg[2]_i_21_n_5
    SLICE_X48Y52         LUT1 (Prop_lut1_I0_O)        0.301    14.501 r  Piece_id[2]_i_20/O
                         net (fo=1, routed)           0.000    14.501    Piece_id[2]_i_20_n_0
    SLICE_X48Y52         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    15.081 r  Piece_id_reg[2]_i_12/O[2]
                         net (fo=1, routed)           0.549    15.630    Piece_id_reg[2]_i_12_n_5
    SLICE_X49Y53         LUT4 (Prop_lut4_I3_O)        0.302    15.932 r  Piece_id[2]_i_8/O
                         net (fo=1, routed)           0.000    15.932    Piece_id[2]_i_8_n_0
    SLICE_X49Y53         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    16.284 r  Piece_id_reg[2]_i_4/O[3]
                         net (fo=5, routed)           0.630    16.914    Piece_id_reg[2]_i_4_n_4
    SLICE_X49Y52         LUT6 (Prop_lut6_I1_O)        0.306    17.220 f  Piece_id[2]_i_2/O
                         net (fo=2, routed)           0.433    17.653    Piece_id[2]_i_2_n_0
    SLICE_X48Y50         LUT5 (Prop_lut5_I3_O)        0.124    17.777 r  Piece_id[2]_i_1/O
                         net (fo=28, routed)          0.878    18.654    var_piece_id[2]
    SLICE_X49Y51         LUT5 (Prop_lut5_I1_O)        0.124    18.778 r  Piece_rot[0]_i_46/O
                         net (fo=1, routed)           0.602    19.381    Piece_rot[0]_i_46_n_0
    SLICE_X53Y45         LUT6 (Prop_lut6_I5_O)        0.124    19.505 f  Piece_rot[0]_i_15/O
                         net (fo=2, routed)           0.275    19.780    Piece_rot[0]_i_15_n_0
    SLICE_X53Y45         LUT6 (Prop_lut6_I4_O)        0.124    19.904 f  Piece_rot[0]_i_4/O
                         net (fo=60, routed)          0.902    20.805    Piece_rot[0]_i_4_n_0
    SLICE_X51Y44         LUT6 (Prop_lut6_I4_O)        0.124    20.929 r  Piece_rot[1]_i_2/O
                         net (fo=93, routed)          0.428    21.358    Piece_rot[1]_i_2_n_0
    SLICE_X51Y43         LUT4 (Prop_lut4_I1_O)        0.124    21.482 r  t_map[19][6]_i_34/O
                         net (fo=19, routed)          0.524    22.006    piece_posx[0]
    SLICE_X50Y40         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    22.601 r  t_map_reg[19][6]_i_12/CO[3]
                         net (fo=1, routed)           0.000    22.601    t_map_reg[19][6]_i_12_n_0
    SLICE_X50Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.718 r  t_map_reg[19][6]_i_49/CO[3]
                         net (fo=1, routed)           0.000    22.718    t_map_reg[19][6]_i_49_n_0
    SLICE_X50Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.835 r  t_map_reg[19][6]_i_48/CO[3]
                         net (fo=1, routed)           0.000    22.835    t_map_reg[19][6]_i_48_n_0
    SLICE_X50Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.952 r  t_map_reg[19][6]_i_73/CO[3]
                         net (fo=1, routed)           0.000    22.952    t_map_reg[19][6]_i_73_n_0
    SLICE_X50Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.069 r  t_map_reg[19][6]_i_72/CO[3]
                         net (fo=1, routed)           0.000    23.069    t_map_reg[19][6]_i_72_n_0
    SLICE_X50Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.186 r  Piece_y_reg[31]_i_242/CO[3]
                         net (fo=1, routed)           0.000    23.186    Piece_y_reg[31]_i_242_n_0
    SLICE_X50Y46         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    23.405 f  Piece_y_reg[31]_i_133/O[0]
                         net (fo=3, routed)           0.591    23.996    data15[25]
    SLICE_X51Y43         LUT2 (Prop_lut2_I1_O)        0.295    24.291 r  t_map[19][6]_i_60/O
                         net (fo=1, routed)           0.433    24.725    t_map[19][6]_i_60_n_0
    SLICE_X51Y43         LUT6 (Prop_lut6_I0_O)        0.124    24.849 f  t_map[19][6]_i_47/O
                         net (fo=1, routed)           0.742    25.591    t_map[19][6]_i_47_n_0
    SLICE_X54Y43         LUT6 (Prop_lut6_I0_O)        0.124    25.715 f  t_map[19][6]_i_39/O
                         net (fo=3, routed)           0.325    26.040    t_map[19][6]_i_39_n_0
    SLICE_X54Y42         LUT3 (Prop_lut3_I0_O)        0.124    26.164 f  t_map[19][10]_i_65/O
                         net (fo=3, routed)           0.326    26.489    t_map[19][10]_i_65_n_0
    SLICE_X54Y41         LUT6 (Prop_lut6_I0_O)        0.124    26.613 r  t_map[19][9]_i_11/O
                         net (fo=21, routed)          0.934    27.547    t_map[19][9]_i_11_n_0
    SLICE_X58Y45         LUT6 (Prop_lut6_I0_O)        0.124    27.671 r  Score[3]_i_222/O
                         net (fo=1, routed)           0.340    28.011    Score[3]_i_222_n_0
    SLICE_X59Y45         LUT6 (Prop_lut6_I2_O)        0.124    28.135 f  Score[3]_i_138/O
                         net (fo=5, routed)           0.822    28.957    Score[3]_i_138_n_0
    SLICE_X62Y45         LUT3 (Prop_lut3_I2_O)        0.124    29.081 r  Score[3]_i_56/O
                         net (fo=2, routed)           0.825    29.906    Score[3]_i_56_n_0
    SLICE_X63Y45         LUT6 (Prop_lut6_I0_O)        0.124    30.030 r  Score[3]_i_60/O
                         net (fo=22, routed)          0.544    30.574    Score[3]_i_60_n_0
    SLICE_X63Y47         LUT2 (Prop_lut2_I0_O)        0.124    30.698 r  Score[3]_i_30/O
                         net (fo=25, routed)          0.882    31.580    Score[3]_i_30_n_0
    SLICE_X63Y48         LUT5 (Prop_lut5_I0_O)        0.124    31.704 f  t_map[16][2]_i_19/O
                         net (fo=1, routed)           0.792    32.496    t_map[16][2]_i_19_n_0
    SLICE_X63Y45         LUT5 (Prop_lut5_I0_O)        0.124    32.620 r  t_map[16][2]_i_17/O
                         net (fo=3, routed)           0.583    33.202    t_map[16][2]_i_17_n_0
    SLICE_X64Y45         LUT5 (Prop_lut5_I4_O)        0.124    33.326 r  t_map[9][2]_i_45/O
                         net (fo=5, routed)           0.823    34.150    t_map[9][2]_i_45_n_0
    SLICE_X64Y42         LUT3 (Prop_lut3_I0_O)        0.124    34.274 r  t_map[9][2]_i_37/O
                         net (fo=3, routed)           1.047    35.320    t_map[9][2]_i_37_n_0
    SLICE_X64Y37         LUT6 (Prop_lut6_I5_O)        0.124    35.444 f  t_map[9][2]_i_25/O
                         net (fo=2, routed)           0.946    36.390    t_map[9][2]_i_25_n_0
    SLICE_X65Y31         LUT6 (Prop_lut6_I0_O)        0.124    36.514 f  t_map[9][2]_i_16/O
                         net (fo=3, routed)           0.844    37.358    t_map[9][2]_i_16_n_0
    SLICE_X62Y31         LUT5 (Prop_lut5_I0_O)        0.124    37.482 f  t_map[9][2]_i_11/O
                         net (fo=3, routed)           0.485    37.968    t_map[9][2]_i_11_n_0
    SLICE_X58Y29         LUT5 (Prop_lut5_I0_O)        0.124    38.092 f  t_map[11][2]_i_4/O
                         net (fo=3, routed)           0.818    38.909    t_map[11][2]_i_4_n_0
    SLICE_X57Y29         LUT3 (Prop_lut3_I0_O)        0.124    39.033 f  t_map[13][2]_i_3/O
                         net (fo=1, routed)           0.415    39.448    t_map[13][2]_i_3_n_0
    SLICE_X56Y30         LUT6 (Prop_lut6_I0_O)        0.124    39.572 r  t_map[12][2]_i_1/O
                         net (fo=1, routed)           0.000    39.572    t_map[12][2]_i_1_n_0
    SLICE_X56Y30         FDRE                                         r  t_map_reg[12][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock_100 (IN)
                         net (fo=0)                   0.000    10.000    clock_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_100_IBUF_BUFG_inst/O
                         net (fo=614, routed)         1.442    14.783    clock_100_IBUF_BUFG
    SLICE_X56Y30         FDRE                                         r  t_map_reg[12][2]/C
                         clock pessimism              0.260    15.043    
                         clock uncertainty           -0.035    15.008    
    SLICE_X56Y30         FDRE (Setup_fdre_C_D)        0.077    15.085    t_map_reg[12][2]
  -------------------------------------------------------------------
                         required time                         15.085    
                         arrival time                         -39.572    
  -------------------------------------------------------------------
                         slack                                -24.487    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 main_proc.move_clk_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_proc.move_clk_count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.293ns (78.721%)  route 0.079ns (21.279%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.974ns
    Source Clock Delay      (SCD):    1.462ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_100_IBUF_BUFG_inst/O
                         net (fo=614, routed)         0.579     1.462    clock_100_IBUF_BUFG
    SLICE_X6Y76          FDRE                                         r  main_proc.move_clk_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y76          FDRE (Prop_fdre_C_Q)         0.164     1.626 r  main_proc.move_clk_count_reg[0]/Q
                         net (fo=5, routed)           0.079     1.705    main_proc.move_clk_count_reg[0]
    SLICE_X6Y76          CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.129     1.834 r  main_proc.move_clk_count_reg[0]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.834    main_proc.move_clk_count_reg[0]_i_1_n_6
    SLICE_X6Y76          FDRE                                         r  main_proc.move_clk_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_100_IBUF_BUFG_inst/O
                         net (fo=614, routed)         0.846     1.974    clock_100_IBUF_BUFG
    SLICE_X6Y76          FDRE                                         r  main_proc.move_clk_count_reg[1]/C
                         clock pessimism             -0.512     1.462    
    SLICE_X6Y76          FDRE (Hold_fdre_C_D)         0.134     1.596    main_proc.move_clk_count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.596    
                         arrival time                           1.834    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 main_proc.control_clk_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_proc.control_clk_count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.299ns (73.104%)  route 0.110ns (26.896%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_100_IBUF_BUFG_inst/O
                         net (fo=614, routed)         0.587     1.470    clock_100_IBUF_BUFG
    SLICE_X7Y85          FDRE                                         r  main_proc.control_clk_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y85          FDRE (Prop_fdre_C_Q)         0.141     1.611 r  main_proc.control_clk_count_reg[0]/Q
                         net (fo=3, routed)           0.110     1.721    control_clk_count[0]
    SLICE_X6Y84          CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.158     1.879 r  main_proc.control_clk_count_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.879    main_proc.control_clk_count_reg[4]_i_1_n_7
    SLICE_X6Y84          FDRE                                         r  main_proc.control_clk_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_100_IBUF_BUFG_inst/O
                         net (fo=614, routed)         0.855     1.983    clock_100_IBUF_BUFG
    SLICE_X6Y84          FDRE                                         r  main_proc.control_clk_count_reg[1]/C
                         clock pessimism             -0.499     1.484    
    SLICE_X6Y84          FDRE (Hold_fdre_C_D)         0.134     1.618    main_proc.control_clk_count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           1.879    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 Score_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Score_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_100_IBUF_BUFG_inst/O
                         net (fo=614, routed)         0.565     1.448    clock_100_IBUF_BUFG
    SLICE_X57Y58         FDRE                                         r  Score_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y58         FDRE (Prop_fdre_C_Q)         0.141     1.589 r  Score_reg[0]/Q
                         net (fo=4, routed)           0.168     1.757    Score_reg_n_0_[0]
    SLICE_X57Y58         LUT5 (Prop_lut5_I3_O)        0.045     1.802 r  Score[0]_i_1/O
                         net (fo=1, routed)           0.000     1.802    Score[0]_i_1_n_0
    SLICE_X57Y58         FDRE                                         r  Score_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_100_IBUF_BUFG_inst/O
                         net (fo=614, routed)         0.833     1.961    clock_100_IBUF_BUFG
    SLICE_X57Y58         FDRE                                         r  Score_reg[0]/C
                         clock pessimism             -0.513     1.448    
    SLICE_X57Y58         FDRE (Hold_fdre_C_D)         0.091     1.539    Score_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.539    
                         arrival time                           1.802    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 t_map_reg[0][9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            t_map_reg[0][9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_100_IBUF_BUFG_inst/O
                         net (fo=614, routed)         0.560     1.443    clock_100_IBUF_BUFG
    SLICE_X39Y59         FDRE                                         r  t_map_reg[0][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y59         FDRE (Prop_fdre_C_Q)         0.141     1.584 r  t_map_reg[0][9]/Q
                         net (fo=4, routed)           0.168     1.753    t_map_reg_n_0_[0][9]
    SLICE_X39Y59         LUT5 (Prop_lut5_I2_O)        0.045     1.798 r  t_map[0][9]_i_1/O
                         net (fo=1, routed)           0.000     1.798    t_map[0][9]_i_1_n_0
    SLICE_X39Y59         FDRE                                         r  t_map_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_100_IBUF_BUFG_inst/O
                         net (fo=614, routed)         0.828     1.956    clock_100_IBUF_BUFG
    SLICE_X39Y59         FDRE                                         r  t_map_reg[0][9]/C
                         clock pessimism             -0.513     1.443    
    SLICE_X39Y59         FDRE (Hold_fdre_C_D)         0.091     1.534    t_map_reg[0][9]
  -------------------------------------------------------------------
                         required time                         -1.534    
                         arrival time                           1.798    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 t_map_reg[1][8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            t_map_reg[1][8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_100_IBUF_BUFG_inst/O
                         net (fo=614, routed)         0.555     1.438    clock_100_IBUF_BUFG
    SLICE_X57Y24         FDRE                                         r  t_map_reg[1][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y24         FDRE (Prop_fdre_C_Q)         0.141     1.579 r  t_map_reg[1][8]/Q
                         net (fo=6, routed)           0.168     1.747    t_map_reg_n_0_[1][8]
    SLICE_X57Y24         LUT6 (Prop_lut6_I2_O)        0.045     1.792 r  t_map[1][8]_i_1/O
                         net (fo=1, routed)           0.000     1.792    t_map[1][8]_i_1_n_0
    SLICE_X57Y24         FDRE                                         r  t_map_reg[1][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_100_IBUF_BUFG_inst/O
                         net (fo=614, routed)         0.821     1.948    clock_100_IBUF_BUFG
    SLICE_X57Y24         FDRE                                         r  t_map_reg[1][8]/C
                         clock pessimism             -0.510     1.438    
    SLICE_X57Y24         FDRE (Hold_fdre_C_D)         0.091     1.529    t_map_reg[1][8]
  -------------------------------------------------------------------
                         required time                         -1.529    
                         arrival time                           1.792    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 t_map_reg[0][2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            t_map_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.384%)  route 0.175ns (45.616%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_100_IBUF_BUFG_inst/O
                         net (fo=614, routed)         0.558     1.441    clock_100_IBUF_BUFG
    SLICE_X52Y30         FDRE                                         r  t_map_reg[0][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y30         FDRE (Prop_fdre_C_Q)         0.164     1.605 r  t_map_reg[0][2]/Q
                         net (fo=5, routed)           0.175     1.780    t_map_reg_n_0_[0][2]
    SLICE_X52Y30         LUT5 (Prop_lut5_I2_O)        0.045     1.825 r  t_map[0][2]_i_1/O
                         net (fo=1, routed)           0.000     1.825    t_map[0][2]_i_1_n_0
    SLICE_X52Y30         FDRE                                         r  t_map_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_100_IBUF_BUFG_inst/O
                         net (fo=614, routed)         0.827     1.954    clock_100_IBUF_BUFG
    SLICE_X52Y30         FDRE                                         r  t_map_reg[0][2]/C
                         clock pessimism             -0.513     1.441    
    SLICE_X52Y30         FDRE (Hold_fdre_C_D)         0.120     1.561    t_map_reg[0][2]
  -------------------------------------------------------------------
                         required time                         -1.561    
                         arrival time                           1.825    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 VGActrl/clk_proc.clk_count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGActrl/clk_proc.clk_count_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_100_IBUF_BUFG_inst/O
                         net (fo=614, routed)         0.585     1.468    VGActrl/clock_100_IBUF_BUFG
    SLICE_X1Y80          FDRE                                         r  VGActrl/clk_proc.clk_count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y80          FDRE (Prop_fdre_C_Q)         0.141     1.609 r  VGActrl/clk_proc.clk_count_reg[16]/Q
                         net (fo=2, routed)           0.120     1.730    VGActrl/clk_proc.clk_count_reg_n_0_[16]
    SLICE_X1Y80          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.838 r  VGActrl/clk_proc.clk_count_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.838    VGActrl/data0[16]
    SLICE_X1Y80          FDRE                                         r  VGActrl/clk_proc.clk_count_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_100_IBUF_BUFG_inst/O
                         net (fo=614, routed)         0.853     1.981    VGActrl/clock_100_IBUF_BUFG
    SLICE_X1Y80          FDRE                                         r  VGActrl/clk_proc.clk_count_reg[16]/C
                         clock pessimism             -0.513     1.468    
    SLICE_X1Y80          FDRE (Hold_fdre_C_D)         0.105     1.573    VGActrl/clk_proc.clk_count_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.838    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 VGActrl/clk_proc.clk_count_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGActrl/clk_proc.clk_count_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_100_IBUF_BUFG_inst/O
                         net (fo=614, routed)         0.586     1.469    VGActrl/clock_100_IBUF_BUFG
    SLICE_X1Y81          FDRE                                         r  VGActrl/clk_proc.clk_count_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y81          FDRE (Prop_fdre_C_Q)         0.141     1.610 r  VGActrl/clk_proc.clk_count_reg[20]/Q
                         net (fo=2, routed)           0.120     1.731    VGActrl/clk_proc.clk_count_reg_n_0_[20]
    SLICE_X1Y81          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.839 r  VGActrl/clk_proc.clk_count_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.839    VGActrl/data0[20]
    SLICE_X1Y81          FDRE                                         r  VGActrl/clk_proc.clk_count_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_100_IBUF_BUFG_inst/O
                         net (fo=614, routed)         0.854     1.982    VGActrl/clock_100_IBUF_BUFG
    SLICE_X1Y81          FDRE                                         r  VGActrl/clk_proc.clk_count_reg[20]/C
                         clock pessimism             -0.513     1.469    
    SLICE_X1Y81          FDRE (Hold_fdre_C_D)         0.105     1.574    VGActrl/clk_proc.clk_count_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.839    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 VGActrl/clk_proc.clk_count_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGActrl/clk_proc.clk_count_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_100_IBUF_BUFG_inst/O
                         net (fo=614, routed)         0.587     1.470    VGActrl/clock_100_IBUF_BUFG
    SLICE_X1Y82          FDRE                                         r  VGActrl/clk_proc.clk_count_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y82          FDRE (Prop_fdre_C_Q)         0.141     1.611 r  VGActrl/clk_proc.clk_count_reg[24]/Q
                         net (fo=2, routed)           0.120     1.732    VGActrl/clk_proc.clk_count_reg_n_0_[24]
    SLICE_X1Y82          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.840 r  VGActrl/clk_proc.clk_count_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.840    VGActrl/data0[24]
    SLICE_X1Y82          FDRE                                         r  VGActrl/clk_proc.clk_count_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_100_IBUF_BUFG_inst/O
                         net (fo=614, routed)         0.855     1.983    VGActrl/clock_100_IBUF_BUFG
    SLICE_X1Y82          FDRE                                         r  VGActrl/clk_proc.clk_count_reg[24]/C
                         clock pessimism             -0.513     1.470    
    SLICE_X1Y82          FDRE (Hold_fdre_C_D)         0.105     1.575    VGActrl/clk_proc.clk_count_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.840    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 VGActrl/clk_proc.clk_count_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGActrl/clk_proc.clk_count_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_100_IBUF_BUFG_inst/O
                         net (fo=614, routed)         0.588     1.471    VGActrl/clock_100_IBUF_BUFG
    SLICE_X1Y83          FDRE                                         r  VGActrl/clk_proc.clk_count_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y83          FDRE (Prop_fdre_C_Q)         0.141     1.612 r  VGActrl/clk_proc.clk_count_reg[28]/Q
                         net (fo=2, routed)           0.120     1.733    VGActrl/clk_proc.clk_count_reg_n_0_[28]
    SLICE_X1Y83          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.841 r  VGActrl/clk_proc.clk_count_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.841    VGActrl/data0[28]
    SLICE_X1Y83          FDRE                                         r  VGActrl/clk_proc.clk_count_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_100_IBUF_BUFG_inst/O
                         net (fo=614, routed)         0.856     1.984    VGActrl/clock_100_IBUF_BUFG
    SLICE_X1Y83          FDRE                                         r  VGActrl/clk_proc.clk_count_reg[28]/C
                         clock pessimism             -0.513     1.471    
    SLICE_X1Y83          FDRE (Hold_fdre_C_D)         0.105     1.576    VGActrl/clk_proc.clk_count_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.841    
  -------------------------------------------------------------------
                         slack                                  0.264    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock_100 }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clock_100_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y79    SSEG/clk_proc.clk_count_reg[8]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y80    SSEG/clk_proc.clk_count_reg[9]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y78    VGActrl/clk_proc.clk_count_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y78    VGActrl/clk_proc.clk_count_reg[6]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y78    VGActrl/clk_proc.clk_count_reg[7]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y78    VGActrl/clk_proc.clk_count_reg[8]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y79    VGActrl/clk_proc.clk_count_reg[9]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X28Y69   ready_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X45Y62   Piece_rot_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y69   ready_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y43   Piece_y_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y63   Count_reg[31]_rep/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y63   Count_reg[31]_rep__0/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y63   Count_reg[31]_rep__2/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X47Y41   Piece_x_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X47Y41   Piece_x_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X47Y41   Piece_x_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X47Y41   Piece_x_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X47Y42   Piece_x_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y79    SSEG/clk_proc.clk_count_reg[8]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y80    SSEG/clk_proc.clk_count_reg[9]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y79    VGActrl/clk_proc.clk_count_reg[9]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y55   Piece_rot_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X47Y55   Piece_rot_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X45Y61   Piece_rot_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X45Y61   Piece_rot_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X47Y56   Piece_rot_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X44Y61   Piece_rot_reg[16]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X44Y61   Piece_rot_reg[18]/C



