#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Fri Aug 27 17:42:39 2021
# Process ID: 53332
# Current directory: D:/Uni/RL/sha256d_zedboard
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent15124 D:\Uni\RL\sha256d_zedboard\sha256d_final.xpr
# Log file: D:/Uni/RL/sha256d_zedboard/vivado.log
# Journal file: D:/Uni/RL/sha256d_zedboard\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/Uni/RL/sha256d_zedboard/sha256d_final.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Uni/RL/ip_repo/multi_sha256d_axi_ip_intr_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Uni/RL/sha256d_zedboard/ip_repo/multi_sha256d_axi_ip_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Uni/RL/sha256d_zedboard/ip_repo/sha256d_axi_ip_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2020.2/data/ip'.
WARNING: [BD 41-1661] One or more IPs have been locked in the design 'design_1.bd'. Please run report_ip_status for more details and recommendations on how to fix this issue.
List of locked IPs:
design_1_multi_sha256d_axi_ip_0_1

open_project: Time (s): cpu = 00:00:26 ; elapsed = 00:00:10 . Memory (MB): peak = 1108.578 ; gain = 0.000
open_bd_design {D:/Uni/RL/sha256d_zedboard/sha256d_final.srcs/sources_1/bd/design_1/design_1.bd}
Reading block design file <D:/Uni/RL/sha256d_zedboard/sha256d_final.srcs/sources_1/bd/design_1/design_1.bd>...
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - ps7_0_axi_periph
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_100M
Adding component instance block -- xilinx.com:user:multi_sha256d_axi_ip_intr:1.13 - multi_sha256d_axi_ip_0
Successfully read diagram <design_1> from block design file <D:/Uni/RL/sha256d_zedboard/sha256d_final.srcs/sources_1/bd/design_1/design_1.bd>
open_bd_design: Time (s): cpu = 00:00:25 ; elapsed = 00:00:13 . Memory (MB): peak = 1171.582 ; gain = 63.004
update_compile_order -fileset sources_1
report_ip_status -name ip_status 
upgrade_ip -vlnv xilinx.com:user:multi_sha256d_axi_ip_intr:1.14 [get_ips  design_1_multi_sha256d_axi_ip_0_1] -log ip_upgrade.log
Upgrading 'D:/Uni/RL/sha256d_zedboard/sha256d_final.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-1972] Upgraded design_1_multi_sha256d_axi_ip_0_1 from multi_sha256d_axi_ip_intr_v1.0 1.13 to multi_sha256d_axi_ip_intr_v1.0 1.14
Wrote  : <D:\Uni\RL\sha256d_zedboard\sha256d_final.srcs\sources_1\bd\design_1\design_1.bd> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'D:/Uni/RL/sha256d_zedboard/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips design_1_multi_sha256d_axi_ip_0_1] -no_script -sync -force -quiet
generate_target all [get_files  D:/Uni/RL/sha256d_zedboard/sha256d_final.srcs/sources_1/bd/design_1/design_1.bd]
Wrote  : <D:\Uni\RL\sha256d_zedboard\sha256d_final.srcs\sources_1\bd\design_1\design_1.bd> 
VHDL Output written to : d:/Uni/RL/sha256d_zedboard/sha256d_final.gen/sources_1/bd/design_1/synth/design_1.vhd
VHDL Output written to : d:/Uni/RL/sha256d_zedboard/sha256d_final.gen/sources_1/bd/design_1/sim/design_1.vhd
VHDL Output written to : d:/Uni/RL/sha256d_zedboard/sha256d_final.gen/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block multi_sha256d_axi_ip_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/Uni/RL/sha256d_zedboard/sha256d_final.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0_1/design_1_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file d:/Uni/RL/sha256d_zedboard/sha256d_final.gen/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file d:/Uni/RL/sha256d_zedboard/sha256d_final.gen/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File d:/Uni/RL/sha256d_zedboard/sha256d_final.gen/sources_1/bd/design_1/synth/design_1.hwdef
generate_target: Time (s): cpu = 00:00:19 ; elapsed = 00:00:16 . Memory (MB): peak = 1618.215 ; gain = 6.199
catch { config_ip_cache -export [get_ips -all design_1_multi_sha256d_axi_ip_0_1] }
catch { config_ip_cache -export [get_ips -all design_1_auto_pc_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_0, cache-ID = db7e160575667fbe; cache size = 675.035 MB.
export_ip_user_files -of_objects [get_files D:/Uni/RL/sha256d_zedboard/sha256d_final.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/Uni/RL/sha256d_zedboard/sha256d_final.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs design_1_multi_sha256d_axi_ip_0_1_synth_1 -jobs 8
[Fri Aug 27 17:43:56 2021] Launched design_1_multi_sha256d_axi_ip_0_1_synth_1...
Run output will be captured here: D:/Uni/RL/sha256d_zedboard/sha256d_final.runs/design_1_multi_sha256d_axi_ip_0_1_synth_1/runme.log
export_simulation -of_objects [get_files D:/Uni/RL/sha256d_zedboard/sha256d_final.srcs/sources_1/bd/design_1/design_1.bd] -directory D:/Uni/RL/sha256d_zedboard/sha256d_final.ip_user_files/sim_scripts -ip_user_files_dir D:/Uni/RL/sha256d_zedboard/sha256d_final.ip_user_files -ipstatic_source_dir D:/Uni/RL/sha256d_zedboard/sha256d_final.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/Uni/RL/sha256d_zedboard/sha256d_final.cache/compile_simlib/modelsim} {questa=D:/Uni/RL/sha256d_zedboard/sha256d_final.cache/compile_simlib/questa} {riviera=D:/Uni/RL/sha256d_zedboard/sha256d_final.cache/compile_simlib/riviera} {activehdl=D:/Uni/RL/sha256d_zedboard/sha256d_final.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/Uni/RL/sha256d_zedboard/sha256d_final.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 8
[Fri Aug 27 17:44:18 2021] Launched design_1_multi_sha256d_axi_ip_0_1_synth_1, synth_1...
Run output will be captured here:
design_1_multi_sha256d_axi_ip_0_1_synth_1: D:/Uni/RL/sha256d_zedboard/sha256d_final.runs/design_1_multi_sha256d_axi_ip_0_1_synth_1/runme.log
synth_1: D:/Uni/RL/sha256d_zedboard/sha256d_final.runs/synth_1/runme.log
[Fri Aug 27 17:44:18 2021] Launched impl_1...
Run output will be captured here: D:/Uni/RL/sha256d_zedboard/sha256d_final.runs/impl_1/runme.log
report_ip_status -name ip_status 
open_run impl_1
INFO: [Device 21-403] Loading part xc7z020clg484-1
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.404 . Memory (MB): peak = 1875.082 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 1773 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
