<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.11"/>
<title>ScriptML Python API: resources/python/scriptml/sicm/FPGA.py File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { init_search(); });
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="logo.png"/></td>
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">ScriptML Python API
   </div>
   <div id="projectbrief">Standard functionality available to Python scripts</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.11 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="namespaces.html"><span>Namespaces</span></a></li>
      <li><a href="annotated.html"><span>Classes</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&#160;List</span></a></li>
    </ul>
  </div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_0fc3f8f3ef96ce2d45d66d6e29832317.html">resources</a></li><li class="navelem"><a class="el" href="dir_170c01fcc8a727a64e2718281fc3ce87.html">python</a></li><li class="navelem"><a class="el" href="dir_b9aae21f32ba3ce87acf24ca0e008d20.html">scriptml</a></li><li class="navelem"><a class="el" href="dir_8a2db2cad5bedaf9662cdc205adb7fb1.html">sicm</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#func-members">Functions</a> &#124;
<a href="#var-members">Variables</a>  </div>
  <div class="headertitle">
<div class="title">FPGA.py File Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p>SICM FPGA API header.  
<a href="#details">More...</a></p>

<p><a href="FPGA_8py_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:a8de9f597f53f296400080fea1f5fc6b0"><td class="memItemLeft" align="right" valign="top">def&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="FPGA_8py.html#a8de9f597f53f296400080fea1f5fc6b0">FPGA.FPGA_SetManualZp</a> (manualZp)</td></tr>
<tr class="memdesc:a8de9f597f53f296400080fea1f5fc6b0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set Manual Zp register.  <a href="FPGA_8py.html#a8de9f597f53f296400080fea1f5fc6b0">More...</a><br /></td></tr>
<tr class="separator:a8de9f597f53f296400080fea1f5fc6b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acca08c376b890dbce56a8ad9ee84056f"><td class="memItemLeft" align="right" valign="top">def&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="FPGA_8py.html#acca08c376b890dbce56a8ad9ee84056f">FPGA.FPGA_GetManualZp</a> ()</td></tr>
<tr class="memdesc:acca08c376b890dbce56a8ad9ee84056f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get Manual Zp register.  <a href="FPGA_8py.html#acca08c376b890dbce56a8ad9ee84056f">More...</a><br /></td></tr>
<tr class="separator:acca08c376b890dbce56a8ad9ee84056f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a79e6a613a1667f27c55f11a2f32b9580"><td class="memItemLeft" align="right" valign="top">def&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="FPGA_8py.html#a79e6a613a1667f27c55f11a2f32b9580">FPGA.FPGA_SetManualZs</a> (manualZs)</td></tr>
<tr class="memdesc:a79e6a613a1667f27c55f11a2f32b9580"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set Manual Zs register.  <a href="FPGA_8py.html#a79e6a613a1667f27c55f11a2f32b9580">More...</a><br /></td></tr>
<tr class="separator:a79e6a613a1667f27c55f11a2f32b9580"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a44f8ef5e3cac7d66fa87b178f0b0bbcd"><td class="memItemLeft" align="right" valign="top">def&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="FPGA_8py.html#a44f8ef5e3cac7d66fa87b178f0b0bbcd">FPGA.FPGA_GetManualZs</a> ()</td></tr>
<tr class="memdesc:a44f8ef5e3cac7d66fa87b178f0b0bbcd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get Manual Zs register.  <a href="FPGA_8py.html#a44f8ef5e3cac7d66fa87b178f0b0bbcd">More...</a><br /></td></tr>
<tr class="separator:a44f8ef5e3cac7d66fa87b178f0b0bbcd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a266c762504c9624f9dd7547ec75e32a2"><td class="memItemLeft" align="right" valign="top">def&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="FPGA_8py.html#a266c762504c9624f9dd7547ec75e32a2">FPGA.FPGA_SetManualXs</a> (manualXs)</td></tr>
<tr class="memdesc:a266c762504c9624f9dd7547ec75e32a2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set Manual Xs register.  <a href="FPGA_8py.html#a266c762504c9624f9dd7547ec75e32a2">More...</a><br /></td></tr>
<tr class="separator:a266c762504c9624f9dd7547ec75e32a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a125aa6af39fd90cf52c1a37aaa9d8d92"><td class="memItemLeft" align="right" valign="top">def&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="FPGA_8py.html#a125aa6af39fd90cf52c1a37aaa9d8d92">FPGA.FPGA_GetManualXs</a> ()</td></tr>
<tr class="memdesc:a125aa6af39fd90cf52c1a37aaa9d8d92"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get Manual Xs register.  <a href="FPGA_8py.html#a125aa6af39fd90cf52c1a37aaa9d8d92">More...</a><br /></td></tr>
<tr class="separator:a125aa6af39fd90cf52c1a37aaa9d8d92"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0d8ba785d3fc2a2bfcd7c3c8dc975af9"><td class="memItemLeft" align="right" valign="top">def&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="FPGA_8py.html#a0d8ba785d3fc2a2bfcd7c3c8dc975af9">FPGA.FPGA_SetManualYs</a> (manualYs)</td></tr>
<tr class="memdesc:a0d8ba785d3fc2a2bfcd7c3c8dc975af9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set Manual Ys register.  <a href="FPGA_8py.html#a0d8ba785d3fc2a2bfcd7c3c8dc975af9">More...</a><br /></td></tr>
<tr class="separator:a0d8ba785d3fc2a2bfcd7c3c8dc975af9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1a38ec4dc79ad8ae847a8ab4b391d70a"><td class="memItemLeft" align="right" valign="top">def&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="FPGA_8py.html#a1a38ec4dc79ad8ae847a8ab4b391d70a">FPGA.FPGA_GetManualYs</a> ()</td></tr>
<tr class="memdesc:a1a38ec4dc79ad8ae847a8ab4b391d70a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get Manual Ys register.  <a href="FPGA_8py.html#a1a38ec4dc79ad8ae847a8ab4b391d70a">More...</a><br /></td></tr>
<tr class="separator:a1a38ec4dc79ad8ae847a8ab4b391d70a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab52b15113f6246250b527f80b005e21e"><td class="memItemLeft" align="right" valign="top">def&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="FPGA_8py.html#ab52b15113f6246250b527f80b005e21e">FPGA.FPGA_SetIonCurrentOut</a> (ionCurrentOut)</td></tr>
<tr class="memdesc:ab52b15113f6246250b527f80b005e21e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set Ion Current Out register.  <a href="FPGA_8py.html#ab52b15113f6246250b527f80b005e21e">More...</a><br /></td></tr>
<tr class="separator:ab52b15113f6246250b527f80b005e21e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a83e39399bf8b45fd4efbb5322d472da4"><td class="memItemLeft" align="right" valign="top">def&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="FPGA_8py.html#a83e39399bf8b45fd4efbb5322d472da4">FPGA.FPGA_GetIonCurrentOut</a> ()</td></tr>
<tr class="memdesc:a83e39399bf8b45fd4efbb5322d472da4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get Ion Current Out register.  <a href="FPGA_8py.html#a83e39399bf8b45fd4efbb5322d472da4">More...</a><br /></td></tr>
<tr class="separator:a83e39399bf8b45fd4efbb5322d472da4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a503ab4ed5e0753ec5f17d38210076dda"><td class="memItemLeft" align="right" valign="top">def&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="FPGA_8py.html#a503ab4ed5e0753ec5f17d38210076dda">FPGA.FPGA_SetRiseIncrement</a> (riseIncrement)</td></tr>
<tr class="memdesc:a503ab4ed5e0753ec5f17d38210076dda"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set Rise Increment register.  <a href="FPGA_8py.html#a503ab4ed5e0753ec5f17d38210076dda">More...</a><br /></td></tr>
<tr class="separator:a503ab4ed5e0753ec5f17d38210076dda"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:addcbcb816c38c465cf05d8415b5973fd"><td class="memItemLeft" align="right" valign="top">def&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="FPGA_8py.html#addcbcb816c38c465cf05d8415b5973fd">FPGA.FPGA_GetRiseIncrement</a> ()</td></tr>
<tr class="memdesc:addcbcb816c38c465cf05d8415b5973fd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get Rise Increment register.  <a href="FPGA_8py.html#addcbcb816c38c465cf05d8415b5973fd">More...</a><br /></td></tr>
<tr class="separator:addcbcb816c38c465cf05d8415b5973fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac12e99b0958c058a369f6ba4bba9cd23"><td class="memItemLeft" align="right" valign="top">def&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="FPGA_8py.html#ac12e99b0958c058a369f6ba4bba9cd23">FPGA.FPGA_SetFallIncrement</a> (fallIncrement)</td></tr>
<tr class="memdesc:ac12e99b0958c058a369f6ba4bba9cd23"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set Fall Increment register.  <a href="FPGA_8py.html#ac12e99b0958c058a369f6ba4bba9cd23">More...</a><br /></td></tr>
<tr class="separator:ac12e99b0958c058a369f6ba4bba9cd23"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9272e0abeea2fa60433d2748224c5b0a"><td class="memItemLeft" align="right" valign="top">def&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="FPGA_8py.html#a9272e0abeea2fa60433d2748224c5b0a">FPGA.FPGA_GetFallIncrement</a> ()</td></tr>
<tr class="memdesc:a9272e0abeea2fa60433d2748224c5b0a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get Fall Increment register.  <a href="FPGA_8py.html#a9272e0abeea2fa60433d2748224c5b0a">More...</a><br /></td></tr>
<tr class="separator:a9272e0abeea2fa60433d2748224c5b0a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acbbcbb9be385f5e9a6a00903f15fddd8"><td class="memItemLeft" align="right" valign="top">def&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="FPGA_8py.html#acbbcbb9be385f5e9a6a00903f15fddd8">FPGA.FPGA_SetThreshold</a> (threshold)</td></tr>
<tr class="memdesc:acbbcbb9be385f5e9a6a00903f15fddd8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set Threshold register.  <a href="FPGA_8py.html#acbbcbb9be385f5e9a6a00903f15fddd8">More...</a><br /></td></tr>
<tr class="separator:acbbcbb9be385f5e9a6a00903f15fddd8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8529297f96a2bbd02f6d52d6789d6e44"><td class="memItemLeft" align="right" valign="top">def&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="FPGA_8py.html#a8529297f96a2bbd02f6d52d6789d6e44">FPGA.FPGA_GetThreshold</a> ()</td></tr>
<tr class="memdesc:a8529297f96a2bbd02f6d52d6789d6e44"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get Threshold register.  <a href="FPGA_8py.html#a8529297f96a2bbd02f6d52d6789d6e44">More...</a><br /></td></tr>
<tr class="separator:a8529297f96a2bbd02f6d52d6789d6e44"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acd9340e202e2f0a13714d38a75818766"><td class="memItemLeft" align="right" valign="top">def&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="FPGA_8py.html#acd9340e202e2f0a13714d38a75818766">FPGA.FPGA_SetZpMin</a> (zpMin)</td></tr>
<tr class="memdesc:acd9340e202e2f0a13714d38a75818766"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set Zp Min register.  <a href="FPGA_8py.html#acd9340e202e2f0a13714d38a75818766">More...</a><br /></td></tr>
<tr class="separator:acd9340e202e2f0a13714d38a75818766"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aab05851e8c1e2abc25acbebfd7044899"><td class="memItemLeft" align="right" valign="top">def&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="FPGA_8py.html#aab05851e8c1e2abc25acbebfd7044899">FPGA.FPGA_GetZpMin</a> ()</td></tr>
<tr class="memdesc:aab05851e8c1e2abc25acbebfd7044899"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get Zp Min register.  <a href="FPGA_8py.html#aab05851e8c1e2abc25acbebfd7044899">More...</a><br /></td></tr>
<tr class="separator:aab05851e8c1e2abc25acbebfd7044899"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a15730be4850dce2532c118183c82c040"><td class="memItemLeft" align="right" valign="top">def&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="FPGA_8py.html#a15730be4850dce2532c118183c82c040">FPGA.FPGA_SetZpMax</a> (zpMax)</td></tr>
<tr class="memdesc:a15730be4850dce2532c118183c82c040"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set Zp Max register.  <a href="FPGA_8py.html#a15730be4850dce2532c118183c82c040">More...</a><br /></td></tr>
<tr class="separator:a15730be4850dce2532c118183c82c040"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab9932b6b0c0c4fde0792309050828a52"><td class="memItemLeft" align="right" valign="top">def&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="FPGA_8py.html#ab9932b6b0c0c4fde0792309050828a52">FPGA.FPGA_GetZpMax</a> ()</td></tr>
<tr class="memdesc:ab9932b6b0c0c4fde0792309050828a52"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get Zp Max register.  <a href="FPGA_8py.html#ab9932b6b0c0c4fde0792309050828a52">More...</a><br /></td></tr>
<tr class="separator:ab9932b6b0c0c4fde0792309050828a52"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a648448a789ec4aadcf3f1a4f2b34006d"><td class="memItemLeft" align="right" valign="top">def&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="FPGA_8py.html#a648448a789ec4aadcf3f1a4f2b34006d">FPGA.FPGA_SetVbias</a> (VBias)</td></tr>
<tr class="memdesc:a648448a789ec4aadcf3f1a4f2b34006d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set V Bias register.  <a href="FPGA_8py.html#a648448a789ec4aadcf3f1a4f2b34006d">More...</a><br /></td></tr>
<tr class="separator:a648448a789ec4aadcf3f1a4f2b34006d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2dd690b55acf87af342db529966b4b05"><td class="memItemLeft" align="right" valign="top">def&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="FPGA_8py.html#a2dd690b55acf87af342db529966b4b05">FPGA.FPGA_GetVbias</a> ()</td></tr>
<tr class="memdesc:a2dd690b55acf87af342db529966b4b05"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get V Bias register.  <a href="FPGA_8py.html#a2dd690b55acf87af342db529966b4b05">More...</a><br /></td></tr>
<tr class="separator:a2dd690b55acf87af342db529966b4b05"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab11e871653915e91d3cfa97cc410739a"><td class="memItemLeft" align="right" valign="top">def&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="FPGA_8py.html#ab11e871653915e91d3cfa97cc410739a">FPGA.FPGA_SetXs</a> (xs)</td></tr>
<tr class="memdesc:ab11e871653915e91d3cfa97cc410739a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set Xs register.  <a href="FPGA_8py.html#ab11e871653915e91d3cfa97cc410739a">More...</a><br /></td></tr>
<tr class="separator:ab11e871653915e91d3cfa97cc410739a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a821a67272760f97fe5086deba2a03c20"><td class="memItemLeft" align="right" valign="top">def&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="FPGA_8py.html#a821a67272760f97fe5086deba2a03c20">FPGA.FPGA_GetXs</a> ()</td></tr>
<tr class="memdesc:a821a67272760f97fe5086deba2a03c20"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get Xs register.  <a href="FPGA_8py.html#a821a67272760f97fe5086deba2a03c20">More...</a><br /></td></tr>
<tr class="separator:a821a67272760f97fe5086deba2a03c20"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9a93b4b4d05283640efeea8fa19ef969"><td class="memItemLeft" align="right" valign="top">def&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="FPGA_8py.html#a9a93b4b4d05283640efeea8fa19ef969">FPGA.FPGA_SetYs</a> (ys)</td></tr>
<tr class="memdesc:a9a93b4b4d05283640efeea8fa19ef969"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set Ys register.  <a href="FPGA_8py.html#a9a93b4b4d05283640efeea8fa19ef969">More...</a><br /></td></tr>
<tr class="separator:a9a93b4b4d05283640efeea8fa19ef969"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a692260c2e3864911bf21e63f693e7a74"><td class="memItemLeft" align="right" valign="top">def&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="FPGA_8py.html#a692260c2e3864911bf21e63f693e7a74">FPGA.FPGA_GetYs</a> ()</td></tr>
<tr class="memdesc:a692260c2e3864911bf21e63f693e7a74"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get Ys register.  <a href="FPGA_8py.html#a692260c2e3864911bf21e63f693e7a74">More...</a><br /></td></tr>
<tr class="separator:a692260c2e3864911bf21e63f693e7a74"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a812f0c16931bbe6c4c134b5ad75005ed"><td class="memItemLeft" align="right" valign="top">def&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="FPGA_8py.html#a812f0c16931bbe6c4c134b5ad75005ed">FPGA.FPGA_SetReConfig</a> (reconfig)</td></tr>
<tr class="memdesc:a812f0c16931bbe6c4c134b5ad75005ed"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set Re-Config register.  <a href="FPGA_8py.html#a812f0c16931bbe6c4c134b5ad75005ed">More...</a><br /></td></tr>
<tr class="separator:a812f0c16931bbe6c4c134b5ad75005ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afb8c659c9b2ca76c08199114a529d000"><td class="memItemLeft" align="right" valign="top">def&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="FPGA_8py.html#afb8c659c9b2ca76c08199114a529d000">FPGA.FPGA_GetReConfig</a> ()</td></tr>
<tr class="memdesc:afb8c659c9b2ca76c08199114a529d000"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get Re-config register.  <a href="FPGA_8py.html#afb8c659c9b2ca76c08199114a529d000">More...</a><br /></td></tr>
<tr class="separator:afb8c659c9b2ca76c08199114a529d000"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6eb5c73977e1f71982e7f5629843b217"><td class="memItemLeft" align="right" valign="top">def&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="FPGA_8py.html#a6eb5c73977e1f71982e7f5629843b217">FPGA.FPGA_SetConfigDone</a> (configDone)</td></tr>
<tr class="memdesc:a6eb5c73977e1f71982e7f5629843b217"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set Config Done register.  <a href="FPGA_8py.html#a6eb5c73977e1f71982e7f5629843b217">More...</a><br /></td></tr>
<tr class="separator:a6eb5c73977e1f71982e7f5629843b217"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeff0344cca0191f9fc563103f9a8b407"><td class="memItemLeft" align="right" valign="top">def&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="FPGA_8py.html#aeff0344cca0191f9fc563103f9a8b407">FPGA.FPGA_GetConfigDone</a> ()</td></tr>
<tr class="memdesc:aeff0344cca0191f9fc563103f9a8b407"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get Config Done register.  <a href="FPGA_8py.html#aeff0344cca0191f9fc563103f9a8b407">More...</a><br /></td></tr>
<tr class="separator:aeff0344cca0191f9fc563103f9a8b407"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab2ea850f9305c9375ae26715f8e09cd4"><td class="memItemLeft" align="right" valign="top">def&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="FPGA_8py.html#ab2ea850f9305c9375ae26715f8e09cd4">FPGA.FPGA_SetStartScan</a> (startScan)</td></tr>
<tr class="memdesc:ab2ea850f9305c9375ae26715f8e09cd4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set Start Scan register.  <a href="FPGA_8py.html#ab2ea850f9305c9375ae26715f8e09cd4">More...</a><br /></td></tr>
<tr class="separator:ab2ea850f9305c9375ae26715f8e09cd4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a188a480b30cdd3c7382bcb46082ac85c"><td class="memItemLeft" align="right" valign="top">def&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="FPGA_8py.html#a188a480b30cdd3c7382bcb46082ac85c">FPGA.FPGA_GetStartScan</a> ()</td></tr>
<tr class="memdesc:a188a480b30cdd3c7382bcb46082ac85c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get Start Scan register.  <a href="FPGA_8py.html#a188a480b30cdd3c7382bcb46082ac85c">More...</a><br /></td></tr>
<tr class="separator:a188a480b30cdd3c7382bcb46082ac85c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1622974d7da052b188a08e3de7ece438"><td class="memItemLeft" align="right" valign="top">def&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="FPGA_8py.html#a1622974d7da052b188a08e3de7ece438">FPGA.FPGA_SetStopScan</a> (stopScan)</td></tr>
<tr class="memdesc:a1622974d7da052b188a08e3de7ece438"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set Stop Scan register.  <a href="FPGA_8py.html#a1622974d7da052b188a08e3de7ece438">More...</a><br /></td></tr>
<tr class="separator:a1622974d7da052b188a08e3de7ece438"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a640c71694799a054cb183d136357e4c8"><td class="memItemLeft" align="right" valign="top">def&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="FPGA_8py.html#a640c71694799a054cb183d136357e4c8">FPGA.FPGA_GetStopScan</a> ()</td></tr>
<tr class="memdesc:a640c71694799a054cb183d136357e4c8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get Stop Scan register.  <a href="FPGA_8py.html#a640c71694799a054cb183d136357e4c8">More...</a><br /></td></tr>
<tr class="separator:a640c71694799a054cb183d136357e4c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad63d4a06a38b9ecb63935b5f4bf73447"><td class="memItemLeft" align="right" valign="top">def&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="FPGA_8py.html#ad63d4a06a38b9ecb63935b5f4bf73447">FPGA.FPGA_SetResetAll</a> (resetAll)</td></tr>
<tr class="memdesc:ad63d4a06a38b9ecb63935b5f4bf73447"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set Reset All register.  <a href="FPGA_8py.html#ad63d4a06a38b9ecb63935b5f4bf73447">More...</a><br /></td></tr>
<tr class="separator:ad63d4a06a38b9ecb63935b5f4bf73447"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae241bdeb1eaeb8ee5e96f463a6fa8aa8"><td class="memItemLeft" align="right" valign="top">def&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="FPGA_8py.html#ae241bdeb1eaeb8ee5e96f463a6fa8aa8">FPGA.FPGA_GetResetAll</a> ()</td></tr>
<tr class="memdesc:ae241bdeb1eaeb8ee5e96f463a6fa8aa8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get Reset All register.  <a href="FPGA_8py.html#ae241bdeb1eaeb8ee5e96f463a6fa8aa8">More...</a><br /></td></tr>
<tr class="separator:ae241bdeb1eaeb8ee5e96f463a6fa8aa8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a97e7f20e1e89e2738adf02a964ddf434"><td class="memItemLeft" align="right" valign="top">def&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="FPGA_8py.html#a97e7f20e1e89e2738adf02a964ddf434">FPGA.FPGA_SetLongJumpIndicator</a> (longJumpInd)</td></tr>
<tr class="memdesc:a97e7f20e1e89e2738adf02a964ddf434"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set Long Jump Indicator register.  <a href="FPGA_8py.html#a97e7f20e1e89e2738adf02a964ddf434">More...</a><br /></td></tr>
<tr class="separator:a97e7f20e1e89e2738adf02a964ddf434"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a67bd8befc36b76501aacf0a9c7586998"><td class="memItemLeft" align="right" valign="top">def&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="FPGA_8py.html#a67bd8befc36b76501aacf0a9c7586998">FPGA.FPGA_GetLongJumpIndicator</a> ()</td></tr>
<tr class="memdesc:a67bd8befc36b76501aacf0a9c7586998"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get Long Jump Indicator register.  <a href="FPGA_8py.html#a67bd8befc36b76501aacf0a9c7586998">More...</a><br /></td></tr>
<tr class="separator:a67bd8befc36b76501aacf0a9c7586998"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2c1bd15d5d5c0b015b5163abeb9ed7d9"><td class="memItemLeft" align="right" valign="top">def&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="FPGA_8py.html#a2c1bd15d5d5c0b015b5163abeb9ed7d9">FPGA.FPGA_SetIonAmplifier</a> (ionAmplifier)</td></tr>
<tr class="memdesc:a2c1bd15d5d5c0b015b5163abeb9ed7d9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set Ion Amplifier register.  <a href="FPGA_8py.html#a2c1bd15d5d5c0b015b5163abeb9ed7d9">More...</a><br /></td></tr>
<tr class="separator:a2c1bd15d5d5c0b015b5163abeb9ed7d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a525a2127a15d10913b45410dfa8decb0"><td class="memItemLeft" align="right" valign="top">def&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="FPGA_8py.html#a525a2127a15d10913b45410dfa8decb0">FPGA.FPGA_GetIonAmplifier</a> ()</td></tr>
<tr class="memdesc:a525a2127a15d10913b45410dfa8decb0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get Ion Amplifier register.  <a href="FPGA_8py.html#a525a2127a15d10913b45410dfa8decb0">More...</a><br /></td></tr>
<tr class="separator:a525a2127a15d10913b45410dfa8decb0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4e7e3ecfff6b2a2ef5798dd1f695016a"><td class="memItemLeft" align="right" valign="top">def&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="FPGA_8py.html#a4e7e3ecfff6b2a2ef5798dd1f695016a">FPGA.FPGA_SetZControlMode</a> (zControlMode)</td></tr>
<tr class="memdesc:a4e7e3ecfff6b2a2ef5798dd1f695016a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set Z Control Mode register.  <a href="FPGA_8py.html#a4e7e3ecfff6b2a2ef5798dd1f695016a">More...</a><br /></td></tr>
<tr class="separator:a4e7e3ecfff6b2a2ef5798dd1f695016a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a745f40aa1d544e439926a93c5f4384f6"><td class="memItemLeft" align="right" valign="top">def&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="FPGA_8py.html#a745f40aa1d544e439926a93c5f4384f6">FPGA.FPGA_GetZControlMode</a> ()</td></tr>
<tr class="memdesc:a745f40aa1d544e439926a93c5f4384f6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get Z Control Mode register.  <a href="FPGA_8py.html#a745f40aa1d544e439926a93c5f4384f6">More...</a><br /></td></tr>
<tr class="separator:a745f40aa1d544e439926a93c5f4384f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abc20375718c5ef4c236e5a5f1b60832a"><td class="memItemLeft" align="right" valign="top">def&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="FPGA_8py.html#abc20375718c5ef4c236e5a5f1b60832a">FPGA.FPGA_SetZSense</a> (ZSense)</td></tr>
<tr class="memdesc:abc20375718c5ef4c236e5a5f1b60832a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set Z Sense register.  <a href="FPGA_8py.html#abc20375718c5ef4c236e5a5f1b60832a">More...</a><br /></td></tr>
<tr class="separator:abc20375718c5ef4c236e5a5f1b60832a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aae18e8144e451066de8cbcfd0683069b"><td class="memItemLeft" align="right" valign="top">def&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="FPGA_8py.html#aae18e8144e451066de8cbcfd0683069b">FPGA.FPGA_GetZSense</a> ()</td></tr>
<tr class="memdesc:aae18e8144e451066de8cbcfd0683069b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get Z Sense register.  <a href="FPGA_8py.html#aae18e8144e451066de8cbcfd0683069b">More...</a><br /></td></tr>
<tr class="separator:aae18e8144e451066de8cbcfd0683069b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acff4aca8c5c6448ebd0f0fd7839f17f8"><td class="memItemLeft" align="right" valign="top">def&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="FPGA_8py.html#acff4aca8c5c6448ebd0f0fd7839f17f8">FPGA.FPGA_SetHopSamplesEol</a> (hopSamplesEol)</td></tr>
<tr class="memdesc:acff4aca8c5c6448ebd0f0fd7839f17f8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set Hop Samples EOL register.  <a href="FPGA_8py.html#acff4aca8c5c6448ebd0f0fd7839f17f8">More...</a><br /></td></tr>
<tr class="separator:acff4aca8c5c6448ebd0f0fd7839f17f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7925f80b99bf0cab40a1d6b225665788"><td class="memItemLeft" align="right" valign="top">def&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="FPGA_8py.html#a7925f80b99bf0cab40a1d6b225665788">FPGA.FPGA_GetHopSamplesEol</a> ()</td></tr>
<tr class="memdesc:a7925f80b99bf0cab40a1d6b225665788"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get Hop Samples EOL register.  <a href="FPGA_8py.html#a7925f80b99bf0cab40a1d6b225665788">More...</a><br /></td></tr>
<tr class="separator:a7925f80b99bf0cab40a1d6b225665788"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa41a36bedf074659b7a7068be9199beb"><td class="memItemLeft" align="right" valign="top">def&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="FPGA_8py.html#aa41a36bedf074659b7a7068be9199beb">FPGA.FPGA_SetHopSamples</a> (hopSamples)</td></tr>
<tr class="memdesc:aa41a36bedf074659b7a7068be9199beb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set Hop Samples register.  <a href="FPGA_8py.html#aa41a36bedf074659b7a7068be9199beb">More...</a><br /></td></tr>
<tr class="separator:aa41a36bedf074659b7a7068be9199beb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a254cd69376105c14d14c0fb324c0bad2"><td class="memItemLeft" align="right" valign="top">def&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="FPGA_8py.html#a254cd69376105c14d14c0fb324c0bad2">FPGA.FPGA_GetHopSamples</a> ()</td></tr>
<tr class="memdesc:a254cd69376105c14d14c0fb324c0bad2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get Hop Samples register.  <a href="FPGA_8py.html#a254cd69376105c14d14c0fb324c0bad2">More...</a><br /></td></tr>
<tr class="separator:a254cd69376105c14d14c0fb324c0bad2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1b4f54a1a8ba0873a5ffdbde70791081"><td class="memItemLeft" align="right" valign="top">def&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="FPGA_8py.html#a1b4f54a1a8ba0873a5ffdbde70791081">FPGA.FPGA_SetMeasureSamples</a> (measureSamples)</td></tr>
<tr class="memdesc:a1b4f54a1a8ba0873a5ffdbde70791081"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set Measure Samples register.  <a href="FPGA_8py.html#a1b4f54a1a8ba0873a5ffdbde70791081">More...</a><br /></td></tr>
<tr class="separator:a1b4f54a1a8ba0873a5ffdbde70791081"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aff08aea0fb1669d5f88bb48912cd38f3"><td class="memItemLeft" align="right" valign="top">def&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="FPGA_8py.html#aff08aea0fb1669d5f88bb48912cd38f3">FPGA.FPGA_GetMeasureSamples</a> ()</td></tr>
<tr class="memdesc:aff08aea0fb1669d5f88bb48912cd38f3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get Measure Samples register.  <a href="FPGA_8py.html#aff08aea0fb1669d5f88bb48912cd38f3">More...</a><br /></td></tr>
<tr class="separator:aff08aea0fb1669d5f88bb48912cd38f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1727c13e3da1c7be3685ef9581ee6f18"><td class="memItemLeft" align="right" valign="top">def&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="FPGA_8py.html#a1727c13e3da1c7be3685ef9581ee6f18">FPGA.FPGA_SetIonFilter</a> (ionFilter)</td></tr>
<tr class="memdesc:a1727c13e3da1c7be3685ef9581ee6f18"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set Ion Filter register.  <a href="FPGA_8py.html#a1727c13e3da1c7be3685ef9581ee6f18">More...</a><br /></td></tr>
<tr class="separator:a1727c13e3da1c7be3685ef9581ee6f18"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a34a4d0a037cc83968c113a4306cf1cb9"><td class="memItemLeft" align="right" valign="top">def&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="FPGA_8py.html#a34a4d0a037cc83968c113a4306cf1cb9">FPGA.FPGA_GetIonFilter</a> ()</td></tr>
<tr class="memdesc:a34a4d0a037cc83968c113a4306cf1cb9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get Ion Filter All register.  <a href="FPGA_8py.html#a34a4d0a037cc83968c113a4306cf1cb9">More...</a><br /></td></tr>
<tr class="separator:a34a4d0a037cc83968c113a4306cf1cb9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2b3ae71ce874fea84c4da423950ab589"><td class="memItemLeft" align="right" valign="top">def&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="FPGA_8py.html#a2b3ae71ce874fea84c4da423950ab589">FPGA.FPGA_SetEolRepeatCount</a> (eolRepeatCount)</td></tr>
<tr class="memdesc:a2b3ae71ce874fea84c4da423950ab589"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set EOL Repeat Count register.  <a href="FPGA_8py.html#a2b3ae71ce874fea84c4da423950ab589">More...</a><br /></td></tr>
<tr class="separator:a2b3ae71ce874fea84c4da423950ab589"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2859d66f0a887c5bcfb454e9c6d80e9e"><td class="memItemLeft" align="right" valign="top">def&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="FPGA_8py.html#a2859d66f0a887c5bcfb454e9c6d80e9e">FPGA.FPGA_GetEolRepeatCount</a> ()</td></tr>
<tr class="memdesc:a2859d66f0a887c5bcfb454e9c6d80e9e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get EOL Repeat Count register.  <a href="FPGA_8py.html#a2859d66f0a887c5bcfb454e9c6d80e9e">More...</a><br /></td></tr>
<tr class="separator:a2859d66f0a887c5bcfb454e9c6d80e9e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a333069c99f0f6781fa84ff964d97a012"><td class="memItemLeft" align="right" valign="top">def&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="FPGA_8py.html#a333069c99f0f6781fa84ff964d97a012">FPGA.FPGA_SetXYSamples</a> (xySamples)</td></tr>
<tr class="memdesc:a333069c99f0f6781fa84ff964d97a012"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set X/Y Samples register.  <a href="FPGA_8py.html#a333069c99f0f6781fa84ff964d97a012">More...</a><br /></td></tr>
<tr class="separator:a333069c99f0f6781fa84ff964d97a012"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a75209597df8a089bfbe7869a11c2b252"><td class="memItemLeft" align="right" valign="top">def&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="FPGA_8py.html#a75209597df8a089bfbe7869a11c2b252">FPGA.FPGA_GetXySamples</a> ()</td></tr>
<tr class="memdesc:a75209597df8a089bfbe7869a11c2b252"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get X/Y Samples register.  <a href="FPGA_8py.html#a75209597df8a089bfbe7869a11c2b252">More...</a><br /></td></tr>
<tr class="separator:a75209597df8a089bfbe7869a11c2b252"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a081c0c4cbcaf96d8c421a05556edc8ea"><td class="memItemLeft" align="right" valign="top">def&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="FPGA_8py.html#a081c0c4cbcaf96d8c421a05556edc8ea">FPGA.FPGA_GetMeasured_Xs</a> ()</td></tr>
<tr class="memdesc:a081c0c4cbcaf96d8c421a05556edc8ea"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get Measured Xs register.  <a href="FPGA_8py.html#a081c0c4cbcaf96d8c421a05556edc8ea">More...</a><br /></td></tr>
<tr class="separator:a081c0c4cbcaf96d8c421a05556edc8ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a55cf354eb2297571cfac977db1e57d0b"><td class="memItemLeft" align="right" valign="top">def&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="FPGA_8py.html#a55cf354eb2297571cfac977db1e57d0b">FPGA.FPGA_GetMeasured_Ys</a> ()</td></tr>
<tr class="memdesc:a55cf354eb2297571cfac977db1e57d0b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get Measured Ys register.  <a href="FPGA_8py.html#a55cf354eb2297571cfac977db1e57d0b">More...</a><br /></td></tr>
<tr class="separator:a55cf354eb2297571cfac977db1e57d0b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad8d3a3de93e1dbfd42a18ce44e0cd166"><td class="memItemLeft" align="right" valign="top">def&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="FPGA_8py.html#ad8d3a3de93e1dbfd42a18ce44e0cd166">FPGA.FPGA_GetMeasured_Zp</a> ()</td></tr>
<tr class="memdesc:ad8d3a3de93e1dbfd42a18ce44e0cd166"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get Measured Zp register.  <a href="FPGA_8py.html#ad8d3a3de93e1dbfd42a18ce44e0cd166">More...</a><br /></td></tr>
<tr class="separator:ad8d3a3de93e1dbfd42a18ce44e0cd166"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae3158a3ea8b17bda379148885af3a4c9"><td class="memItemLeft" align="right" valign="top">def&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="FPGA_8py.html#ae3158a3ea8b17bda379148885af3a4c9">FPGA.FPGA_GetMeasured_iMean</a> ()</td></tr>
<tr class="memdesc:ae3158a3ea8b17bda379148885af3a4c9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get Measured I Mean register.  <a href="FPGA_8py.html#ae3158a3ea8b17bda379148885af3a4c9">More...</a><br /></td></tr>
<tr class="separator:ae3158a3ea8b17bda379148885af3a4c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aae9cefda56bf92f4ec6f4261a153dc05"><td class="memItemLeft" align="right" valign="top">def&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="FPGA_8py.html#aae9cefda56bf92f4ec6f4261a153dc05">FPGA.FPGA_GetMeasured_Aux1in</a> ()</td></tr>
<tr class="memdesc:aae9cefda56bf92f4ec6f4261a153dc05"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get Measured Aux 1 In register.  <a href="FPGA_8py.html#aae9cefda56bf92f4ec6f4261a153dc05">More...</a><br /></td></tr>
<tr class="separator:aae9cefda56bf92f4ec6f4261a153dc05"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7e03f3bcd7f31162526b1c51fff2636d"><td class="memItemLeft" align="right" valign="top">def&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="FPGA_8py.html#a7e03f3bcd7f31162526b1c51fff2636d">FPGA.FPGA_GetMeasured_Aux2in</a> ()</td></tr>
<tr class="memdesc:a7e03f3bcd7f31162526b1c51fff2636d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get Measured Aux 2 In register.  <a href="FPGA_8py.html#a7e03f3bcd7f31162526b1c51fff2636d">More...</a><br /></td></tr>
<tr class="separator:a7e03f3bcd7f31162526b1c51fff2636d"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="var-members"></a>
Variables</h2></td></tr>
<tr class="memitem:a6d1f8a91e1c8c6ba690a2192ddb8d930"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a6d1f8a91e1c8c6ba690a2192ddb8d930"></a>
int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="FPGA_8py.html#a6d1f8a91e1c8c6ba690a2192ddb8d930">FPGA.Undefined</a> = 0</td></tr>
<tr class="memdesc:a6d1f8a91e1c8c6ba690a2192ddb8d930"><td class="mdescLeft">&#160;</td><td class="mdescRight">Z axis states enumeration. <br /></td></tr>
<tr class="separator:a6d1f8a91e1c8c6ba690a2192ddb8d930"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a60659e86ad4b7fff54e2d3e566230bb6"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a60659e86ad4b7fff54e2d3e566230bb6"></a>
int&#160;</td><td class="memItemRight" valign="bottom"><b>FPGA.NotImmersed</b> = 1</td></tr>
<tr class="separator:a60659e86ad4b7fff54e2d3e566230bb6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2d78f154859cc0b0792796826d15fc19"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a2d78f154859cc0b0792796826d15fc19"></a>
int&#160;</td><td class="memItemRight" valign="bottom"><b>FPGA.Immersing</b> = 2</td></tr>
<tr class="separator:a2d78f154859cc0b0792796826d15fc19"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e2769e0a5858298e817a31935716d7b"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a3e2769e0a5858298e817a31935716d7b"></a>
int&#160;</td><td class="memItemRight" valign="bottom"><b>FPGA.Retracting</b> = 3</td></tr>
<tr class="separator:a3e2769e0a5858298e817a31935716d7b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adbfcbb94f06c54accbcc20334ff5d195"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="adbfcbb94f06c54accbcc20334ff5d195"></a>
int&#160;</td><td class="memItemRight" valign="bottom"><b>FPGA.Immersed</b> = 4</td></tr>
<tr class="separator:adbfcbb94f06c54accbcc20334ff5d195"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4d7c5bb9b79b5235b27334b662155a85"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a4d7c5bb9b79b5235b27334b662155a85"></a>
int&#160;</td><td class="memItemRight" valign="bottom"><b>FPGA.Approaching</b> = 5</td></tr>
<tr class="separator:a4d7c5bb9b79b5235b27334b662155a85"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af0eb6bab2f1074c39c5c9ede92083305"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="af0eb6bab2f1074c39c5c9ede92083305"></a>
int&#160;</td><td class="memItemRight" valign="bottom"><b>FPGA.Withdrawing</b> = 6</td></tr>
<tr class="separator:af0eb6bab2f1074c39c5c9ede92083305"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2df127be82fafa1af5e9f57d5f16912e"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a2df127be82fafa1af5e9f57d5f16912e"></a>
int&#160;</td><td class="memItemRight" valign="bottom"><b>FPGA.InControl</b> = 7</td></tr>
<tr class="separator:a2df127be82fafa1af5e9f57d5f16912e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af0996cdfaa0ed1f725c7f280d6a518bf"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="af0996cdfaa0ed1f725c7f280d6a518bf"></a>
int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="FPGA_8py.html#af0996cdfaa0ed1f725c7f280d6a518bf">FPGA.Internal</a> = 0</td></tr>
<tr class="memdesc:af0996cdfaa0ed1f725c7f280d6a518bf"><td class="mdescLeft">&#160;</td><td class="mdescRight">Amplifier type enumeration. <br /></td></tr>
<tr class="separator:af0996cdfaa0ed1f725c7f280d6a518bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a448025ad2d714d2bde18709b1a27a192"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a448025ad2d714d2bde18709b1a27a192"></a>
int&#160;</td><td class="memItemRight" valign="bottom"><b>FPGA.External</b> = 1</td></tr>
<tr class="separator:a448025ad2d714d2bde18709b1a27a192"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0ad4fd3feb3431642ee67868b17d7ed4"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a0ad4fd3feb3431642ee67868b17d7ed4"></a>
int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="FPGA_8py.html#a0ad4fd3feb3431642ee67868b17d7ed4">FPGA.ICNanoS2</a> = 0</td></tr>
<tr class="memdesc:a0ad4fd3feb3431642ee67868b17d7ed4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Scan head type enumeration. <br /></td></tr>
<tr class="separator:a0ad4fd3feb3431642ee67868b17d7ed4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac62d821981bcc73ab9ddf5eb53886d94"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ac62d821981bcc73ab9ddf5eb53886d94"></a>
int&#160;</td><td class="memItemRight" valign="bottom"><b>FPGA.ICNano2043</b> = 1</td></tr>
<tr class="separator:ac62d821981bcc73ab9ddf5eb53886d94"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a057772e7619033cfaa50cb54c0c73714"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a057772e7619033cfaa50cb54c0c73714"></a>
int&#160;</td><td class="memItemRight" valign="bottom"><b>FPGA.ICNano2223</b> = 2</td></tr>
<tr class="separator:a057772e7619033cfaa50cb54c0c73714"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af8e9bc21f6c75e394b5696bfb188bc13"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="af8e9bc21f6c75e394b5696bfb188bc13"></a>
int&#160;</td><td class="memItemRight" valign="bottom"><b>FPGA.ICNano2243</b> = 3</td></tr>
<tr class="separator:af8e9bc21f6c75e394b5696bfb188bc13"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a577494aa9d7a0b3485de5afc1423cd1d"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a577494aa9d7a0b3485de5afc1423cd1d"></a>
int&#160;</td><td class="memItemRight" valign="bottom"><b>FPGA.Manual</b> = 4</td></tr>
<tr class="separator:a577494aa9d7a0b3485de5afc1423cd1d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3fd1b5c1ce6e7086a619e6a6edbbee75"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a3fd1b5c1ce6e7086a619e6a6edbbee75"></a>
int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="FPGA_8py.html#a3fd1b5c1ce6e7086a619e6a6edbbee75">FPGA.UniDirectionalHopping</a> = 0</td></tr>
<tr class="memdesc:a3fd1b5c1ce6e7086a619e6a6edbbee75"><td class="mdescLeft">&#160;</td><td class="mdescRight">Measurement mode enumeration. <br /></td></tr>
<tr class="separator:a3fd1b5c1ce6e7086a619e6a6edbbee75"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa1e632a322848b60688af0386a52633e"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aa1e632a322848b60688af0386a52633e"></a>
int&#160;</td><td class="memItemRight" valign="bottom"><b>FPGA.BiDirectionalHopping</b> = 1</td></tr>
<tr class="separator:aa1e632a322848b60688af0386a52633e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a260e68c4414e194ccba69a1a2098bec4"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a260e68c4414e194ccba69a1a2098bec4"></a>
int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="FPGA_8py.html#a260e68c4414e194ccba69a1a2098bec4">FPGA.ZSenseInvert_Normal</a> = 0</td></tr>
<tr class="memdesc:a260e68c4414e194ccba69a1a2098bec4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Z Sense invert mode enumeration. <br /></td></tr>
<tr class="separator:a260e68c4414e194ccba69a1a2098bec4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa00b3dbe3fa2deac14e395fea8f15b31"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aa00b3dbe3fa2deac14e395fea8f15b31"></a>
int&#160;</td><td class="memItemRight" valign="bottom"><b>FPGA.ZSenseInvert_Inverted</b> = 1</td></tr>
<tr class="separator:aa00b3dbe3fa2deac14e395fea8f15b31"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>SICM FPGA API header. </p>

<p>Definition in file <a class="el" href="FPGA_8py_source.html">FPGA.py</a>.</p>
</div><h2 class="groupheader">Function Documentation</h2>
<a class="anchor" id="file_a8de9f597f53f296400080fea1f5fc6b0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">def FPGA.FPGA_SetManualZp </td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>manualZp</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Set Manual Zp register. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">manualZp</td><td>New Manual Zp value </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>true on success, false on failure </dd></dl>

<p>Definition at line <a class="el" href="FPGA_8py_source.html#l00127">127</a> of file <a class="el" href="FPGA_8py_source.html">FPGA.py</a>.</p>
<div class="fragment"><div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;<span class="keyword">def </span>FPGA_SetManualZp(manualZp):</div><div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;    <span class="keywordflow">return</span> _SICM_FPGA_SetFloatRegister(_FPGA_Config_Manual_Zp, manualZp)</div><div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;      </div></div><!-- fragment -->
</div>
</div>
<a class="anchor" id="file_acca08c376b890dbce56a8ad9ee84056f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">def FPGA.FPGA_GetManualZp </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Get Manual Zp register. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">manualZp</td><td>Pointer into which to get value </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>true on success, false on failure </dd></dl>

<p>Definition at line <a class="el" href="FPGA_8py_source.html#l00136">136</a> of file <a class="el" href="FPGA_8py_source.html">FPGA.py</a>.</p>
<div class="fragment"><div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;<span class="keyword">def </span>FPGA_GetManualZp():</div><div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;    <span class="keywordflow">return</span> _SICM_FPGA_GetFloatRegister(_FPGA_Config_Manual_Zp)</div><div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;      </div></div><!-- fragment -->
</div>
</div>
<a class="anchor" id="file_a79e6a613a1667f27c55f11a2f32b9580"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">def FPGA.FPGA_SetManualZs </td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>manualZs</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Set Manual Zs register. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">manualZs</td><td>New Manual Zs value </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>true on success, false on failure </dd></dl>

<p>Definition at line <a class="el" href="FPGA_8py_source.html#l00145">145</a> of file <a class="el" href="FPGA_8py_source.html">FPGA.py</a>.</p>
<div class="fragment"><div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;<span class="keyword">def </span>FPGA_SetManualZs(manualZs):</div><div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;    <span class="keywordflow">return</span> _SICM_FPGA_SetFloatRegister(_FPGA_Config_Manual_Zs, manualZs)</div><div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;      </div></div><!-- fragment -->
</div>
</div>
<a class="anchor" id="file_a44f8ef5e3cac7d66fa87b178f0b0bbcd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">def FPGA.FPGA_GetManualZs </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Get Manual Zs register. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">manualZs</td><td>Pointer into which to get value </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>true on success, false on failure </dd></dl>

<p>Definition at line <a class="el" href="FPGA_8py_source.html#l00154">154</a> of file <a class="el" href="FPGA_8py_source.html">FPGA.py</a>.</p>
<div class="fragment"><div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;<span class="keyword">def </span>FPGA_GetManualZs():</div><div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;    <span class="keywordflow">return</span> _SICM_FPGA_GetFloatRegister(_FPGA_Config_Manual_Zs)</div><div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;      </div></div><!-- fragment -->
</div>
</div>
<a class="anchor" id="file_a266c762504c9624f9dd7547ec75e32a2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">def FPGA.FPGA_SetManualXs </td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>manualXs</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Set Manual Xs register. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">manualXs</td><td>New Manual Xs value </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>true on success, false on failure </dd></dl>

<p>Definition at line <a class="el" href="FPGA_8py_source.html#l00163">163</a> of file <a class="el" href="FPGA_8py_source.html">FPGA.py</a>.</p>
<div class="fragment"><div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;<span class="keyword">def </span>FPGA_SetManualXs(manualXs):</div><div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;    <span class="keywordflow">return</span> _SICM_FPGA_SetFloatRegister(_FPGA_Config_Manual_Xs, manualXs)</div><div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;      </div></div><!-- fragment -->
</div>
</div>
<a class="anchor" id="file_a125aa6af39fd90cf52c1a37aaa9d8d92"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">def FPGA.FPGA_GetManualXs </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Get Manual Xs register. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">manualXs</td><td>Pointer into which to get value </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>true on success, false on failure </dd></dl>

<p>Definition at line <a class="el" href="FPGA_8py_source.html#l00172">172</a> of file <a class="el" href="FPGA_8py_source.html">FPGA.py</a>.</p>
<div class="fragment"><div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;<span class="keyword">def </span>FPGA_GetManualXs():</div><div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;    <span class="keywordflow">return</span> _SICM_FPGA_GetFloatRegister(_FPGA_Config_Manual_Xs)</div><div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;      </div></div><!-- fragment -->
</div>
</div>
<a class="anchor" id="file_a0d8ba785d3fc2a2bfcd7c3c8dc975af9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">def FPGA.FPGA_SetManualYs </td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>manualYs</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Set Manual Ys register. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">manualYs</td><td>New Manual Ys value </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>true on success, false on failure </dd></dl>

<p>Definition at line <a class="el" href="FPGA_8py_source.html#l00181">181</a> of file <a class="el" href="FPGA_8py_source.html">FPGA.py</a>.</p>
<div class="fragment"><div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;<span class="keyword">def </span>FPGA_SetManualYs(manualYs):      </div><div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;    <span class="keywordflow">return</span> _SICM_FPGA_SetFloatRegister(_FPGA_Config_Manual_Ys, manualYs)</div><div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;      </div></div><!-- fragment -->
</div>
</div>
<a class="anchor" id="file_a1a38ec4dc79ad8ae847a8ab4b391d70a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">def FPGA.FPGA_GetManualYs </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Get Manual Ys register. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">manualYs</td><td>Pointer into which to get value </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>true on success, false on failure </dd></dl>

<p>Definition at line <a class="el" href="FPGA_8py_source.html#l00190">190</a> of file <a class="el" href="FPGA_8py_source.html">FPGA.py</a>.</p>
<div class="fragment"><div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;<span class="keyword">def </span>FPGA_GetManualYs():      </div><div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;    <span class="keywordflow">return</span> _SICM_FPGA_GetFloatRegister(_FPGA_Config_Manual_Ys)</div><div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;      </div></div><!-- fragment -->
</div>
</div>
<a class="anchor" id="file_ab52b15113f6246250b527f80b005e21e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">def FPGA.FPGA_SetIonCurrentOut </td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>ionCurrentOut</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Set Ion Current Out register. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">manualYs</td><td>New Ion Current Out value </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>true on success, false on failure </dd></dl>

<p>Definition at line <a class="el" href="FPGA_8py_source.html#l00199">199</a> of file <a class="el" href="FPGA_8py_source.html">FPGA.py</a>.</p>
<div class="fragment"><div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;<span class="keyword">def </span>FPGA_SetIonCurrentOut(ionCurrentOut):      </div><div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;    <span class="keywordflow">return</span> _SICM_FPGA_SetFloatRegister(_FPGA_Config_Ion_Current_Out, ionCurrentOut)</div><div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;      </div></div><!-- fragment -->
</div>
</div>
<a class="anchor" id="file_a83e39399bf8b45fd4efbb5322d472da4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">def FPGA.FPGA_GetIonCurrentOut </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Get Ion Current Out register. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ionCurrentOut</td><td>Pointer into which to get value </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>true on success, false on failure </dd></dl>

<p>Definition at line <a class="el" href="FPGA_8py_source.html#l00208">208</a> of file <a class="el" href="FPGA_8py_source.html">FPGA.py</a>.</p>
<div class="fragment"><div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;<span class="keyword">def </span>FPGA_GetIonCurrentOut():      </div><div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;    <span class="keywordflow">return</span> _SICM_FPGA_GetFloatRegister(_FPGA_Config_Ion_Current_Out)</div><div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;      </div></div><!-- fragment -->
</div>
</div>
<a class="anchor" id="file_a503ab4ed5e0753ec5f17d38210076dda"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">def FPGA.FPGA_SetRiseIncrement </td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>riseIncrement</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Set Rise Increment register. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">riseIncrement</td><td>New Rise Increment value </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>true on success, false on failure </dd></dl>

<p>Definition at line <a class="el" href="FPGA_8py_source.html#l00217">217</a> of file <a class="el" href="FPGA_8py_source.html">FPGA.py</a>.</p>
<div class="fragment"><div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;<span class="keyword">def </span>FPGA_SetRiseIncrement(riseIncrement):      </div><div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;    <span class="keywordflow">return</span> _SICM_FPGA_SetFloatRegister(_FPGA_Config_Rise_Increment, riseIncrement)</div><div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;      </div></div><!-- fragment -->
</div>
</div>
<a class="anchor" id="file_addcbcb816c38c465cf05d8415b5973fd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">def FPGA.FPGA_GetRiseIncrement </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Get Rise Increment register. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">riseIncrement</td><td>Pointer into which to get value </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>true on success, false on failure </dd></dl>

<p>Definition at line <a class="el" href="FPGA_8py_source.html#l00226">226</a> of file <a class="el" href="FPGA_8py_source.html">FPGA.py</a>.</p>
<div class="fragment"><div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;<span class="keyword">def </span>FPGA_GetRiseIncrement():      </div><div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;    <span class="keywordflow">return</span> _SICM_FPGA_GetFloatRegister(_FPGA_Config_Rise_Increment)</div><div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;      </div></div><!-- fragment -->
</div>
</div>
<a class="anchor" id="file_ac12e99b0958c058a369f6ba4bba9cd23"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">def FPGA.FPGA_SetFallIncrement </td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>fallIncrement</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Set Fall Increment register. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">fallIncrement</td><td>New Fall Increment value </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>true on success, false on failure </dd></dl>

<p>Definition at line <a class="el" href="FPGA_8py_source.html#l00235">235</a> of file <a class="el" href="FPGA_8py_source.html">FPGA.py</a>.</p>
<div class="fragment"><div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;<span class="keyword">def </span>FPGA_SetFallIncrement(fallIncrement):      </div><div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;    <span class="keywordflow">return</span> _SICM_FPGA_SetFloatRegister(_FPGA_Config_Fall_Increment, fallIncrement)</div><div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;      </div></div><!-- fragment -->
</div>
</div>
<a class="anchor" id="file_a9272e0abeea2fa60433d2748224c5b0a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">def FPGA.FPGA_GetFallIncrement </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Get Fall Increment register. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">fallIncrement</td><td>Pointer into which to get value </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>true on success, false on failure </dd></dl>

<p>Definition at line <a class="el" href="FPGA_8py_source.html#l00244">244</a> of file <a class="el" href="FPGA_8py_source.html">FPGA.py</a>.</p>
<div class="fragment"><div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;<span class="keyword">def </span>FPGA_GetFallIncrement():      </div><div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;    <span class="keywordflow">return</span> _SICM_FPGA_GetFloatRegister(_FPGA_Config_Fall_Increment)</div><div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;      </div></div><!-- fragment -->
</div>
</div>
<a class="anchor" id="file_acbbcbb9be385f5e9a6a00903f15fddd8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">def FPGA.FPGA_SetThreshold </td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>threshold</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Set Threshold register. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">threshold</td><td>New Threshold value </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>true on success, false on failure </dd></dl>

<p>Definition at line <a class="el" href="FPGA_8py_source.html#l00253">253</a> of file <a class="el" href="FPGA_8py_source.html">FPGA.py</a>.</p>
<div class="fragment"><div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;<span class="keyword">def </span>FPGA_SetThreshold(threshold):      </div><div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;    <span class="keywordflow">return</span> _SICM_FPGA_SetFloatRegister(_FPGA_Config_Threshold, threshold)</div><div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160;      </div></div><!-- fragment -->
</div>
</div>
<a class="anchor" id="file_a8529297f96a2bbd02f6d52d6789d6e44"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">def FPGA.FPGA_GetThreshold </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Get Threshold register. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">threshold</td><td>Pointer into which to get value </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>true on success, false on failure </dd></dl>

<p>Definition at line <a class="el" href="FPGA_8py_source.html#l00262">262</a> of file <a class="el" href="FPGA_8py_source.html">FPGA.py</a>.</p>
<div class="fragment"><div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160;<span class="keyword">def </span>FPGA_GetThreshold():      </div><div class="line"><a name="l00263"></a><span class="lineno">  263</span>&#160;    <span class="keywordflow">return</span> _SICM_FPGA_GetFloatRegister(_FPGA_Config_Threshold)</div><div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160;      </div></div><!-- fragment -->
</div>
</div>
<a class="anchor" id="file_acd9340e202e2f0a13714d38a75818766"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">def FPGA.FPGA_SetZpMin </td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>zpMin</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Set Zp Min register. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">zpMin</td><td>Value to set </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>true on success, false on failure </dd></dl>

<p>Definition at line <a class="el" href="FPGA_8py_source.html#l00271">271</a> of file <a class="el" href="FPGA_8py_source.html">FPGA.py</a>.</p>
<div class="fragment"><div class="line"><a name="l00271"></a><span class="lineno">  271</span>&#160;<span class="keyword">def </span>FPGA_SetZpMin(zpMin):      </div><div class="line"><a name="l00272"></a><span class="lineno">  272</span>&#160;    <span class="keywordflow">return</span> _SICM_FPGA_SetFloatRegister(_FPGA_Config_ZP_Min, zpMin)</div><div class="line"><a name="l00273"></a><span class="lineno">  273</span>&#160;      </div></div><!-- fragment -->
</div>
</div>
<a class="anchor" id="file_aab05851e8c1e2abc25acbebfd7044899"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">def FPGA.FPGA_GetZpMin </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Get Zp Min register. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">zpMin</td><td>Pointer into which to get value </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>true on success, false on failure </dd></dl>

<p>Definition at line <a class="el" href="FPGA_8py_source.html#l00280">280</a> of file <a class="el" href="FPGA_8py_source.html">FPGA.py</a>.</p>
<div class="fragment"><div class="line"><a name="l00280"></a><span class="lineno">  280</span>&#160;<span class="keyword">def </span>FPGA_GetZpMin():      </div><div class="line"><a name="l00281"></a><span class="lineno">  281</span>&#160;    <span class="keywordflow">return</span> _SICM_FPGA_GetFloatRegister(_FPGA_Config_ZP_Min)</div><div class="line"><a name="l00282"></a><span class="lineno">  282</span>&#160;      </div></div><!-- fragment -->
</div>
</div>
<a class="anchor" id="file_a15730be4850dce2532c118183c82c040"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">def FPGA.FPGA_SetZpMax </td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>zpMax</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Set Zp Max register. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">zpMax</td><td>Value to set </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>true on success, false on failure </dd></dl>

<p>Definition at line <a class="el" href="FPGA_8py_source.html#l00289">289</a> of file <a class="el" href="FPGA_8py_source.html">FPGA.py</a>.</p>
<div class="fragment"><div class="line"><a name="l00289"></a><span class="lineno">  289</span>&#160;<span class="keyword">def </span>FPGA_SetZpMax(zpMax):      </div><div class="line"><a name="l00290"></a><span class="lineno">  290</span>&#160;    <span class="keywordflow">return</span> _SICM_FPGA_SetFloatRegister(_FPGA_Config_ZP_Max, zpMax)</div><div class="line"><a name="l00291"></a><span class="lineno">  291</span>&#160;      </div></div><!-- fragment -->
</div>
</div>
<a class="anchor" id="file_ab9932b6b0c0c4fde0792309050828a52"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">def FPGA.FPGA_GetZpMax </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Get Zp Max register. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">zpMax</td><td>Pointer into which to get value </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>true on success, false on failure </dd></dl>

<p>Definition at line <a class="el" href="FPGA_8py_source.html#l00298">298</a> of file <a class="el" href="FPGA_8py_source.html">FPGA.py</a>.</p>
<div class="fragment"><div class="line"><a name="l00298"></a><span class="lineno">  298</span>&#160;<span class="keyword">def </span>FPGA_GetZpMax():      </div><div class="line"><a name="l00299"></a><span class="lineno">  299</span>&#160;    <span class="keywordflow">return</span> _SICM_FPGA_GetFloatRegister(_FPGA_Config_ZP_Max)</div><div class="line"><a name="l00300"></a><span class="lineno">  300</span>&#160;      </div></div><!-- fragment -->
</div>
</div>
<a class="anchor" id="file_a648448a789ec4aadcf3f1a4f2b34006d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">def FPGA.FPGA_SetVbias </td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>VBias</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Set V Bias register. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">VBias</td><td>Value to set </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>true on success, false on failure </dd></dl>

<p>Definition at line <a class="el" href="FPGA_8py_source.html#l00307">307</a> of file <a class="el" href="FPGA_8py_source.html">FPGA.py</a>.</p>
<div class="fragment"><div class="line"><a name="l00307"></a><span class="lineno">  307</span>&#160;<span class="keyword">def </span>FPGA_SetVbias(VBias):      </div><div class="line"><a name="l00308"></a><span class="lineno">  308</span>&#160;    <span class="keywordflow">return</span> _SICM_FPGA_SetFloatRegister(_FPGA_Config_V_BIAS, VBias)</div><div class="line"><a name="l00309"></a><span class="lineno">  309</span>&#160;      </div></div><!-- fragment -->
</div>
</div>
<a class="anchor" id="file_a2dd690b55acf87af342db529966b4b05"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">def FPGA.FPGA_GetVbias </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Get V Bias register. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">VBias</td><td>Pointer into which to get value </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>true on success, false on failure </dd></dl>

<p>Definition at line <a class="el" href="FPGA_8py_source.html#l00316">316</a> of file <a class="el" href="FPGA_8py_source.html">FPGA.py</a>.</p>
<div class="fragment"><div class="line"><a name="l00316"></a><span class="lineno">  316</span>&#160;<span class="keyword">def </span>FPGA_GetVbias():      </div><div class="line"><a name="l00317"></a><span class="lineno">  317</span>&#160;    <span class="keywordflow">return</span> _SICM_FPGA_GetFloatRegister(_FPGA_Config_V_BIAS)</div><div class="line"><a name="l00318"></a><span class="lineno">  318</span>&#160;      </div></div><!-- fragment -->
</div>
</div>
<a class="anchor" id="file_ab11e871653915e91d3cfa97cc410739a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">def FPGA.FPGA_SetXs </td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>xs</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Set Xs register. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">xs</td><td>Value to set </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>true on success, false on failure </dd></dl>

<p>Definition at line <a class="el" href="FPGA_8py_source.html#l00325">325</a> of file <a class="el" href="FPGA_8py_source.html">FPGA.py</a>.</p>
<div class="fragment"><div class="line"><a name="l00325"></a><span class="lineno">  325</span>&#160;<span class="keyword">def </span>FPGA_SetXs(xs):      </div><div class="line"><a name="l00326"></a><span class="lineno">  326</span>&#160;    <span class="keywordflow">return</span> _SICM_FPGA_SetFloatRegister(_FPGA_Config_Xs, xs)</div><div class="line"><a name="l00327"></a><span class="lineno">  327</span>&#160;      </div></div><!-- fragment -->
</div>
</div>
<a class="anchor" id="file_a821a67272760f97fe5086deba2a03c20"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">def FPGA.FPGA_GetXs </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Get Xs register. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">xs</td><td>Pointer into which to get value </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>true on success, false on failure </dd></dl>

<p>Definition at line <a class="el" href="FPGA_8py_source.html#l00334">334</a> of file <a class="el" href="FPGA_8py_source.html">FPGA.py</a>.</p>
<div class="fragment"><div class="line"><a name="l00334"></a><span class="lineno">  334</span>&#160;<span class="keyword">def </span>FPGA_GetXs():      </div><div class="line"><a name="l00335"></a><span class="lineno">  335</span>&#160;    <span class="keywordflow">return</span> _SICM_FPGA_GetFloatRegister(_FPGA_Config_Xs)</div><div class="line"><a name="l00336"></a><span class="lineno">  336</span>&#160;      </div></div><!-- fragment -->
</div>
</div>
<a class="anchor" id="file_a9a93b4b4d05283640efeea8fa19ef969"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">def FPGA.FPGA_SetYs </td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>ys</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Set Ys register. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ys</td><td>Value to set </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>true on success, false on failure </dd></dl>

<p>Definition at line <a class="el" href="FPGA_8py_source.html#l00343">343</a> of file <a class="el" href="FPGA_8py_source.html">FPGA.py</a>.</p>
<div class="fragment"><div class="line"><a name="l00343"></a><span class="lineno">  343</span>&#160;<span class="keyword">def </span>FPGA_SetYs(ys):      </div><div class="line"><a name="l00344"></a><span class="lineno">  344</span>&#160;    <span class="keywordflow">return</span> _SICM_FPGA_SetFloatRegister(_FPGA_Config_Ys, ys)</div><div class="line"><a name="l00345"></a><span class="lineno">  345</span>&#160;      </div></div><!-- fragment -->
</div>
</div>
<a class="anchor" id="file_a692260c2e3864911bf21e63f693e7a74"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">def FPGA.FPGA_GetYs </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Get Ys register. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ys</td><td>Pointer into which to get value </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>true on success, false on failure </dd></dl>

<p>Definition at line <a class="el" href="FPGA_8py_source.html#l00352">352</a> of file <a class="el" href="FPGA_8py_source.html">FPGA.py</a>.</p>
<div class="fragment"><div class="line"><a name="l00352"></a><span class="lineno">  352</span>&#160;<span class="keyword">def </span>FPGA_GetYs():      </div><div class="line"><a name="l00353"></a><span class="lineno">  353</span>&#160;    <span class="keywordflow">return</span> _SICM_FPGA_GetFloatRegister(_FPGA_Config_Ys)</div><div class="line"><a name="l00354"></a><span class="lineno">  354</span>&#160;      </div></div><!-- fragment -->
</div>
</div>
<a class="anchor" id="file_a812f0c16931bbe6c4c134b5ad75005ed"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">def FPGA.FPGA_SetReConfig </td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>reconfig</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Set Re-Config register. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">reconfig</td><td>Value to set </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>true on success, false on failure </dd></dl>

<p>Definition at line <a class="el" href="FPGA_8py_source.html#l00361">361</a> of file <a class="el" href="FPGA_8py_source.html">FPGA.py</a>.</p>
<div class="fragment"><div class="line"><a name="l00361"></a><span class="lineno">  361</span>&#160;<span class="keyword">def </span>FPGA_SetReConfig(reconfig):      </div><div class="line"><a name="l00362"></a><span class="lineno">  362</span>&#160;    <span class="keywordflow">return</span> _SICM_FPGA_SetIntegerRegister(_FPGA_Reconfig, reconfig)</div><div class="line"><a name="l00363"></a><span class="lineno">  363</span>&#160;      </div></div><!-- fragment -->
</div>
</div>
<a class="anchor" id="file_afb8c659c9b2ca76c08199114a529d000"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">def FPGA.FPGA_GetReConfig </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Get Re-config register. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">reconfig</td><td>Pointer into which to get value </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>true on success, false on failure </dd></dl>

<p>Definition at line <a class="el" href="FPGA_8py_source.html#l00370">370</a> of file <a class="el" href="FPGA_8py_source.html">FPGA.py</a>.</p>
<div class="fragment"><div class="line"><a name="l00370"></a><span class="lineno">  370</span>&#160;<span class="keyword">def </span>FPGA_GetReConfig():      </div><div class="line"><a name="l00371"></a><span class="lineno">  371</span>&#160;    <span class="keywordflow">return</span> _SICM_FPGA_GetIntegerRegister(_FPGA_Reconfig)</div><div class="line"><a name="l00372"></a><span class="lineno">  372</span>&#160;      </div></div><!-- fragment -->
</div>
</div>
<a class="anchor" id="file_a6eb5c73977e1f71982e7f5629843b217"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">def FPGA.FPGA_SetConfigDone </td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>configDone</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Set Config Done register. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">configDone</td><td>Value to set </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>true on success, false on failure </dd></dl>

<p>Definition at line <a class="el" href="FPGA_8py_source.html#l00379">379</a> of file <a class="el" href="FPGA_8py_source.html">FPGA.py</a>.</p>
<div class="fragment"><div class="line"><a name="l00379"></a><span class="lineno">  379</span>&#160;<span class="keyword">def </span>FPGA_SetConfigDone(configDone):      </div><div class="line"><a name="l00380"></a><span class="lineno">  380</span>&#160;    <span class="keywordflow">return</span> _SICM_FPGA_SetIntegerRegister(_FPGA_ConfigDone, configDone)</div><div class="line"><a name="l00381"></a><span class="lineno">  381</span>&#160;      </div></div><!-- fragment -->
</div>
</div>
<a class="anchor" id="file_aeff0344cca0191f9fc563103f9a8b407"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">def FPGA.FPGA_GetConfigDone </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Get Config Done register. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">configDone</td><td>Pointer into which to get value </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>true on success, false on failure </dd></dl>

<p>Definition at line <a class="el" href="FPGA_8py_source.html#l00388">388</a> of file <a class="el" href="FPGA_8py_source.html">FPGA.py</a>.</p>
<div class="fragment"><div class="line"><a name="l00388"></a><span class="lineno">  388</span>&#160;<span class="keyword">def </span>FPGA_GetConfigDone():      </div><div class="line"><a name="l00389"></a><span class="lineno">  389</span>&#160;    <span class="keywordflow">return</span> _SICM_FPGA_GetIntegerRegister(_FPGA_ConfigDone)</div><div class="line"><a name="l00390"></a><span class="lineno">  390</span>&#160;      </div></div><!-- fragment -->
</div>
</div>
<a class="anchor" id="file_ab2ea850f9305c9375ae26715f8e09cd4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">def FPGA.FPGA_SetStartScan </td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>startScan</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Set Start Scan register. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">startScan</td><td>Value to set </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>true on success, false on failure </dd></dl>

<p>Definition at line <a class="el" href="FPGA_8py_source.html#l00397">397</a> of file <a class="el" href="FPGA_8py_source.html">FPGA.py</a>.</p>
<div class="fragment"><div class="line"><a name="l00397"></a><span class="lineno">  397</span>&#160;<span class="keyword">def </span>FPGA_SetStartScan(startScan):      </div><div class="line"><a name="l00398"></a><span class="lineno">  398</span>&#160;    <span class="keywordflow">return</span> _SICM_FPGA_SetIntegerRegister(_FPGA_Start, startScan)</div><div class="line"><a name="l00399"></a><span class="lineno">  399</span>&#160;      </div></div><!-- fragment -->
</div>
</div>
<a class="anchor" id="file_a188a480b30cdd3c7382bcb46082ac85c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">def FPGA.FPGA_GetStartScan </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Get Start Scan register. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">startScan</td><td>Pointer into which to get value </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>true on success, false on failure </dd></dl>

<p>Definition at line <a class="el" href="FPGA_8py_source.html#l00406">406</a> of file <a class="el" href="FPGA_8py_source.html">FPGA.py</a>.</p>
<div class="fragment"><div class="line"><a name="l00406"></a><span class="lineno">  406</span>&#160;<span class="keyword">def </span>FPGA_GetStartScan():      </div><div class="line"><a name="l00407"></a><span class="lineno">  407</span>&#160;    <span class="keywordflow">return</span> _SICM_FPGA_GetIntegerRegister(_FPGA_Start)</div><div class="line"><a name="l00408"></a><span class="lineno">  408</span>&#160;      </div></div><!-- fragment -->
</div>
</div>
<a class="anchor" id="file_a1622974d7da052b188a08e3de7ece438"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">def FPGA.FPGA_SetStopScan </td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>stopScan</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Set Stop Scan register. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">stopScan</td><td>Value to set </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>true on success, false on failure </dd></dl>

<p>Definition at line <a class="el" href="FPGA_8py_source.html#l00415">415</a> of file <a class="el" href="FPGA_8py_source.html">FPGA.py</a>.</p>
<div class="fragment"><div class="line"><a name="l00415"></a><span class="lineno">  415</span>&#160;<span class="keyword">def </span>FPGA_SetStopScan(stopScan):      </div><div class="line"><a name="l00416"></a><span class="lineno">  416</span>&#160;    <span class="keywordflow">return</span> _SICM_FPGA_SetIntegerRegister(_FPGA_Stop, stopScan)</div><div class="line"><a name="l00417"></a><span class="lineno">  417</span>&#160;      </div></div><!-- fragment -->
</div>
</div>
<a class="anchor" id="file_a640c71694799a054cb183d136357e4c8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">def FPGA.FPGA_GetStopScan </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Get Stop Scan register. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">stopScan</td><td>Pointer into which to get value </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>true on success, false on failure </dd></dl>

<p>Definition at line <a class="el" href="FPGA_8py_source.html#l00424">424</a> of file <a class="el" href="FPGA_8py_source.html">FPGA.py</a>.</p>
<div class="fragment"><div class="line"><a name="l00424"></a><span class="lineno">  424</span>&#160;<span class="keyword">def </span>FPGA_GetStopScan():      </div><div class="line"><a name="l00425"></a><span class="lineno">  425</span>&#160;    <span class="keywordflow">return</span> _SICM_FPGA_GetIntegerRegister(_FPGA_Stop)</div><div class="line"><a name="l00426"></a><span class="lineno">  426</span>&#160;      </div></div><!-- fragment -->
</div>
</div>
<a class="anchor" id="file_ad63d4a06a38b9ecb63935b5f4bf73447"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">def FPGA.FPGA_SetResetAll </td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>resetAll</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Set Reset All register. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">resetAll</td><td>Value to set </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>true on success, false on failure </dd></dl>

<p>Definition at line <a class="el" href="FPGA_8py_source.html#l00433">433</a> of file <a class="el" href="FPGA_8py_source.html">FPGA.py</a>.</p>
<div class="fragment"><div class="line"><a name="l00433"></a><span class="lineno">  433</span>&#160;<span class="keyword">def </span>FPGA_SetResetAll(resetAll):      </div><div class="line"><a name="l00434"></a><span class="lineno">  434</span>&#160;    <span class="keywordflow">return</span> _SICM_FPGA_SetIntegerRegister(_FPGA_Reset_All, resetAll)</div><div class="line"><a name="l00435"></a><span class="lineno">  435</span>&#160;      </div></div><!-- fragment -->
</div>
</div>
<a class="anchor" id="file_ae241bdeb1eaeb8ee5e96f463a6fa8aa8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">def FPGA.FPGA_GetResetAll </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Get Reset All register. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">resetAll</td><td>Pointer into which to get value </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>true on success, false on failure </dd></dl>

<p>Definition at line <a class="el" href="FPGA_8py_source.html#l00442">442</a> of file <a class="el" href="FPGA_8py_source.html">FPGA.py</a>.</p>
<div class="fragment"><div class="line"><a name="l00442"></a><span class="lineno">  442</span>&#160;<span class="keyword">def </span>FPGA_GetResetAll():      </div><div class="line"><a name="l00443"></a><span class="lineno">  443</span>&#160;    <span class="keywordflow">return</span> _SICM_FPGA_GetIntegerRegister(_FPGA_Reset_All)</div><div class="line"><a name="l00444"></a><span class="lineno">  444</span>&#160;      </div></div><!-- fragment -->
</div>
</div>
<a class="anchor" id="file_a97e7f20e1e89e2738adf02a964ddf434"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">def FPGA.FPGA_SetLongJumpIndicator </td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>longJumpInd</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Set Long Jump Indicator register. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">longJumpInd</td><td>Value to set </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>true on success, false on failure </dd></dl>

<p>Definition at line <a class="el" href="FPGA_8py_source.html#l00451">451</a> of file <a class="el" href="FPGA_8py_source.html">FPGA.py</a>.</p>
<div class="fragment"><div class="line"><a name="l00451"></a><span class="lineno">  451</span>&#160;<span class="keyword">def </span>FPGA_SetLongJumpIndicator(longJumpInd):      </div><div class="line"><a name="l00452"></a><span class="lineno">  452</span>&#160;    <span class="keywordflow">return</span> _SICM_FPGA_SetIntegerRegister(_FPGA_Long_Jump_Indicator, longJumpInd)</div><div class="line"><a name="l00453"></a><span class="lineno">  453</span>&#160;      </div></div><!-- fragment -->
</div>
</div>
<a class="anchor" id="file_a67bd8befc36b76501aacf0a9c7586998"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">def FPGA.FPGA_GetLongJumpIndicator </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Get Long Jump Indicator register. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">longJumpInd</td><td>Pointer into which to get value </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>true on success, false on failure </dd></dl>

<p>Definition at line <a class="el" href="FPGA_8py_source.html#l00460">460</a> of file <a class="el" href="FPGA_8py_source.html">FPGA.py</a>.</p>
<div class="fragment"><div class="line"><a name="l00460"></a><span class="lineno">  460</span>&#160;<span class="keyword">def </span>FPGA_GetLongJumpIndicator():      </div><div class="line"><a name="l00461"></a><span class="lineno">  461</span>&#160;    <span class="keywordflow">return</span> _SICM_FPGA_GetIntegerRegister(_FPGA_Long_Jump_Indicator)</div><div class="line"><a name="l00462"></a><span class="lineno">  462</span>&#160;      </div></div><!-- fragment -->
</div>
</div>
<a class="anchor" id="file_a2c1bd15d5d5c0b015b5163abeb9ed7d9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">def FPGA.FPGA_SetIonAmplifier </td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>ionAmplifier</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Set Ion Amplifier register. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ionAmplifier</td><td>Value to set </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>true on success, false on failure </dd></dl>

<p>Definition at line <a class="el" href="FPGA_8py_source.html#l00469">469</a> of file <a class="el" href="FPGA_8py_source.html">FPGA.py</a>.</p>
<div class="fragment"><div class="line"><a name="l00469"></a><span class="lineno">  469</span>&#160;<span class="keyword">def </span>FPGA_SetIonAmplifier(ionAmplifier):      </div><div class="line"><a name="l00470"></a><span class="lineno">  470</span>&#160;    <span class="keywordflow">return</span> _SICM_FPGA_SetIntegerRegister(_FPGA_Config_Ion_Amplifier, ionAmplifier)</div><div class="line"><a name="l00471"></a><span class="lineno">  471</span>&#160;      </div></div><!-- fragment -->
</div>
</div>
<a class="anchor" id="file_a525a2127a15d10913b45410dfa8decb0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">def FPGA.FPGA_GetIonAmplifier </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Get Ion Amplifier register. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ionAmplifier</td><td>Pointer into which to get value </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>true on success, false on failure </dd></dl>

<p>Definition at line <a class="el" href="FPGA_8py_source.html#l00478">478</a> of file <a class="el" href="FPGA_8py_source.html">FPGA.py</a>.</p>
<div class="fragment"><div class="line"><a name="l00478"></a><span class="lineno">  478</span>&#160;<span class="keyword">def </span>FPGA_GetIonAmplifier():      </div><div class="line"><a name="l00479"></a><span class="lineno">  479</span>&#160;    <span class="keywordflow">return</span> _SICM_FPGA_GetIntegerRegister(_FPGA_Config_Ion_Amplifier)</div><div class="line"><a name="l00480"></a><span class="lineno">  480</span>&#160;      </div></div><!-- fragment -->
</div>
</div>
<a class="anchor" id="file_a4e7e3ecfff6b2a2ef5798dd1f695016a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">def FPGA.FPGA_SetZControlMode </td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>zControlMode</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Set Z Control Mode register. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">zControlMode</td><td>Value to set </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>true on success, false on failure </dd></dl>

<p>Definition at line <a class="el" href="FPGA_8py_source.html#l00487">487</a> of file <a class="el" href="FPGA_8py_source.html">FPGA.py</a>.</p>
<div class="fragment"><div class="line"><a name="l00487"></a><span class="lineno">  487</span>&#160;<span class="keyword">def </span>FPGA_SetZControlMode(zControlMode):      </div><div class="line"><a name="l00488"></a><span class="lineno">  488</span>&#160;    <span class="keywordflow">return</span> _SICM_FPGA_SetIntegerRegister(_FPGA_Config_Z_Control_Mode, zControlMode)</div><div class="line"><a name="l00489"></a><span class="lineno">  489</span>&#160;      </div></div><!-- fragment -->
</div>
</div>
<a class="anchor" id="file_a745f40aa1d544e439926a93c5f4384f6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">def FPGA.FPGA_GetZControlMode </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Get Z Control Mode register. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">zControlMode</td><td>Pointer into which to get value </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>true on success, false on failure </dd></dl>

<p>Definition at line <a class="el" href="FPGA_8py_source.html#l00496">496</a> of file <a class="el" href="FPGA_8py_source.html">FPGA.py</a>.</p>
<div class="fragment"><div class="line"><a name="l00496"></a><span class="lineno">  496</span>&#160;<span class="keyword">def </span>FPGA_GetZControlMode():      </div><div class="line"><a name="l00497"></a><span class="lineno">  497</span>&#160;    <span class="keywordflow">return</span> _SICM_FPGA_GetIntegerRegister(_FPGA_Config_Z_Control_Mode)</div><div class="line"><a name="l00498"></a><span class="lineno">  498</span>&#160;      </div></div><!-- fragment -->
</div>
</div>
<a class="anchor" id="file_abc20375718c5ef4c236e5a5f1b60832a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">def FPGA.FPGA_SetZSense </td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>ZSense</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Set Z Sense register. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ZSense</td><td>Value to set </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>true on success, false on failure </dd></dl>

<p>Definition at line <a class="el" href="FPGA_8py_source.html#l00505">505</a> of file <a class="el" href="FPGA_8py_source.html">FPGA.py</a>.</p>
<div class="fragment"><div class="line"><a name="l00505"></a><span class="lineno">  505</span>&#160;<span class="keyword">def </span>FPGA_SetZSense(ZSense):      </div><div class="line"><a name="l00506"></a><span class="lineno">  506</span>&#160;    <span class="keywordflow">return</span> _SICM_FPGA_SetIntegerRegister(_FPGA_Config_Z_Sense, ZSense)</div><div class="line"><a name="l00507"></a><span class="lineno">  507</span>&#160;      </div></div><!-- fragment -->
</div>
</div>
<a class="anchor" id="file_aae18e8144e451066de8cbcfd0683069b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">def FPGA.FPGA_GetZSense </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Get Z Sense register. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ZSense</td><td>Pointer into which to get value </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>true on success, false on failure </dd></dl>

<p>Definition at line <a class="el" href="FPGA_8py_source.html#l00514">514</a> of file <a class="el" href="FPGA_8py_source.html">FPGA.py</a>.</p>
<div class="fragment"><div class="line"><a name="l00514"></a><span class="lineno">  514</span>&#160;<span class="keyword">def </span>FPGA_GetZSense():      </div><div class="line"><a name="l00515"></a><span class="lineno">  515</span>&#160;    <span class="keywordflow">return</span> _SICM_FPGA_GetIntegerRegister(_FPGA_Config_Z_Sense)</div><div class="line"><a name="l00516"></a><span class="lineno">  516</span>&#160;      </div></div><!-- fragment -->
</div>
</div>
<a class="anchor" id="file_acff4aca8c5c6448ebd0f0fd7839f17f8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">def FPGA.FPGA_SetHopSamplesEol </td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>hopSamplesEol</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Set Hop Samples EOL register. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">hopSamplesEol</td><td>Value to set </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>true on success, false on failure </dd></dl>

<p>Definition at line <a class="el" href="FPGA_8py_source.html#l00523">523</a> of file <a class="el" href="FPGA_8py_source.html">FPGA.py</a>.</p>
<div class="fragment"><div class="line"><a name="l00523"></a><span class="lineno">  523</span>&#160;<span class="keyword">def </span>FPGA_SetHopSamplesEol(hopSamplesEol):      </div><div class="line"><a name="l00524"></a><span class="lineno">  524</span>&#160;    <span class="keywordflow">return</span> _SICM_FPGA_SetIntegerRegister(_FPGA_Config_Hop_Samples_Eol, hopSamplesEol)</div><div class="line"><a name="l00525"></a><span class="lineno">  525</span>&#160;      </div></div><!-- fragment -->
</div>
</div>
<a class="anchor" id="file_a7925f80b99bf0cab40a1d6b225665788"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">def FPGA.FPGA_GetHopSamplesEol </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Get Hop Samples EOL register. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">hopSamplesEol</td><td>Pointer into which to get value </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>true on success, false on failure </dd></dl>

<p>Definition at line <a class="el" href="FPGA_8py_source.html#l00532">532</a> of file <a class="el" href="FPGA_8py_source.html">FPGA.py</a>.</p>
<div class="fragment"><div class="line"><a name="l00532"></a><span class="lineno">  532</span>&#160;<span class="keyword">def </span>FPGA_GetHopSamplesEol():      </div><div class="line"><a name="l00533"></a><span class="lineno">  533</span>&#160;    <span class="keywordflow">return</span> _SICM_FPGA_GetIntegerRegister(_FPGA_Config_Hop_Samples_Eol)</div><div class="line"><a name="l00534"></a><span class="lineno">  534</span>&#160;      </div></div><!-- fragment -->
</div>
</div>
<a class="anchor" id="file_aa41a36bedf074659b7a7068be9199beb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">def FPGA.FPGA_SetHopSamples </td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>hopSamples</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Set Hop Samples register. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">hopSamples</td><td>Value to set </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>true on success, false on failure </dd></dl>

<p>Definition at line <a class="el" href="FPGA_8py_source.html#l00541">541</a> of file <a class="el" href="FPGA_8py_source.html">FPGA.py</a>.</p>
<div class="fragment"><div class="line"><a name="l00541"></a><span class="lineno">  541</span>&#160;<span class="keyword">def </span>FPGA_SetHopSamples(hopSamples):      </div><div class="line"><a name="l00542"></a><span class="lineno">  542</span>&#160;    <span class="keywordflow">return</span> _SICM_FPGA_SetIntegerRegister(_FPGA_Config_Hop_Samples, hopSamples)</div><div class="line"><a name="l00543"></a><span class="lineno">  543</span>&#160;      </div></div><!-- fragment -->
</div>
</div>
<a class="anchor" id="file_a254cd69376105c14d14c0fb324c0bad2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">def FPGA.FPGA_GetHopSamples </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Get Hop Samples register. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">hopSamples</td><td>Pointer into which to get value </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>true on success, false on failure </dd></dl>

<p>Definition at line <a class="el" href="FPGA_8py_source.html#l00550">550</a> of file <a class="el" href="FPGA_8py_source.html">FPGA.py</a>.</p>
<div class="fragment"><div class="line"><a name="l00550"></a><span class="lineno">  550</span>&#160;<span class="keyword">def </span>FPGA_GetHopSamples():      </div><div class="line"><a name="l00551"></a><span class="lineno">  551</span>&#160;    <span class="keywordflow">return</span> _SICM_FPGA_GetIntegerRegister(_FPGA_Config_Hop_Samples)</div><div class="line"><a name="l00552"></a><span class="lineno">  552</span>&#160;      </div></div><!-- fragment -->
</div>
</div>
<a class="anchor" id="file_a1b4f54a1a8ba0873a5ffdbde70791081"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">def FPGA.FPGA_SetMeasureSamples </td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>measureSamples</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Set Measure Samples register. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">measureSamples</td><td>Value to set </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>true on success, false on failure </dd></dl>

<p>Definition at line <a class="el" href="FPGA_8py_source.html#l00559">559</a> of file <a class="el" href="FPGA_8py_source.html">FPGA.py</a>.</p>
<div class="fragment"><div class="line"><a name="l00559"></a><span class="lineno">  559</span>&#160;<span class="keyword">def </span>FPGA_SetMeasureSamples(measureSamples):      </div><div class="line"><a name="l00560"></a><span class="lineno">  560</span>&#160;    <span class="keywordflow">return</span> _SICM_FPGA_SetIntegerRegister(_FPGA_Config_Measure_Samples, measureSamples)</div><div class="line"><a name="l00561"></a><span class="lineno">  561</span>&#160;      </div></div><!-- fragment -->
</div>
</div>
<a class="anchor" id="file_aff08aea0fb1669d5f88bb48912cd38f3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">def FPGA.FPGA_GetMeasureSamples </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Get Measure Samples register. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">measureSamples</td><td>Pointer into which to get value </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>true on success, false on failure </dd></dl>

<p>Definition at line <a class="el" href="FPGA_8py_source.html#l00568">568</a> of file <a class="el" href="FPGA_8py_source.html">FPGA.py</a>.</p>
<div class="fragment"><div class="line"><a name="l00568"></a><span class="lineno">  568</span>&#160;<span class="keyword">def </span>FPGA_GetMeasureSamples():      </div><div class="line"><a name="l00569"></a><span class="lineno">  569</span>&#160;    <span class="keywordflow">return</span> _SICM_FPGA_GetIntegerRegister(_FPGA_Config_Measure_Samples)</div><div class="line"><a name="l00570"></a><span class="lineno">  570</span>&#160;      </div></div><!-- fragment -->
</div>
</div>
<a class="anchor" id="file_a1727c13e3da1c7be3685ef9581ee6f18"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">def FPGA.FPGA_SetIonFilter </td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>ionFilter</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Set Ion Filter register. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ionFilter</td><td>Value to set </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>true on success, false on failure </dd></dl>

<p>Definition at line <a class="el" href="FPGA_8py_source.html#l00577">577</a> of file <a class="el" href="FPGA_8py_source.html">FPGA.py</a>.</p>
<div class="fragment"><div class="line"><a name="l00577"></a><span class="lineno">  577</span>&#160;<span class="keyword">def </span>FPGA_SetIonFilter(ionFilter):      </div><div class="line"><a name="l00578"></a><span class="lineno">  578</span>&#160;    <span class="keywordflow">return</span> _SICM_FPGA_SetIntegerRegister(_FPGA_Config_Ion_Filter, ionFilter)</div><div class="line"><a name="l00579"></a><span class="lineno">  579</span>&#160;      </div></div><!-- fragment -->
</div>
</div>
<a class="anchor" id="file_a34a4d0a037cc83968c113a4306cf1cb9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">def FPGA.FPGA_GetIonFilter </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Get Ion Filter All register. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">resetAll</td><td>Pointer into which to get value </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>true on success, false on failure </dd></dl>

<p>Definition at line <a class="el" href="FPGA_8py_source.html#l00586">586</a> of file <a class="el" href="FPGA_8py_source.html">FPGA.py</a>.</p>
<div class="fragment"><div class="line"><a name="l00586"></a><span class="lineno">  586</span>&#160;<span class="keyword">def </span>FPGA_GetIonFilter():      </div><div class="line"><a name="l00587"></a><span class="lineno">  587</span>&#160;    <span class="keywordflow">return</span> _SICM_FPGA_GetIntegerRegister(_FPGA_Config_Ion_Filter)</div><div class="line"><a name="l00588"></a><span class="lineno">  588</span>&#160;      </div></div><!-- fragment -->
</div>
</div>
<a class="anchor" id="file_a2b3ae71ce874fea84c4da423950ab589"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">def FPGA.FPGA_SetEolRepeatCount </td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>eolRepeatCount</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Set EOL Repeat Count register. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">eolRepeatCount</td><td>Value to set </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>true on success, false on failure </dd></dl>

<p>Definition at line <a class="el" href="FPGA_8py_source.html#l00595">595</a> of file <a class="el" href="FPGA_8py_source.html">FPGA.py</a>.</p>
<div class="fragment"><div class="line"><a name="l00595"></a><span class="lineno">  595</span>&#160;<span class="keyword">def </span>FPGA_SetEolRepeatCount(eolRepeatCount):      </div><div class="line"><a name="l00596"></a><span class="lineno">  596</span>&#160;    <span class="keywordflow">return</span> _SICM_FPGA_SetIntegerRegister(_FPGA_Config_Eol_Repeat_Count, eolRepeatCount)</div><div class="line"><a name="l00597"></a><span class="lineno">  597</span>&#160;      </div></div><!-- fragment -->
</div>
</div>
<a class="anchor" id="file_a2859d66f0a887c5bcfb454e9c6d80e9e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">def FPGA.FPGA_GetEolRepeatCount </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Get EOL Repeat Count register. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">eolRepeatCount</td><td>Pointer into which to get value </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>true on success, false on failure </dd></dl>

<p>Definition at line <a class="el" href="FPGA_8py_source.html#l00604">604</a> of file <a class="el" href="FPGA_8py_source.html">FPGA.py</a>.</p>
<div class="fragment"><div class="line"><a name="l00604"></a><span class="lineno">  604</span>&#160;<span class="keyword">def </span>FPGA_GetEolRepeatCount():      </div><div class="line"><a name="l00605"></a><span class="lineno">  605</span>&#160;    <span class="keywordflow">return</span> _SICM_FPGA_GetIntegerRegister(_FPGA_Config_Eol_Repeat_Count)</div><div class="line"><a name="l00606"></a><span class="lineno">  606</span>&#160;      </div></div><!-- fragment -->
</div>
</div>
<a class="anchor" id="file_a333069c99f0f6781fa84ff964d97a012"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">def FPGA.FPGA_SetXYSamples </td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>xySamples</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Set X/Y Samples register. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">xySamples</td><td>Value to set </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>true on success, false on failure </dd></dl>

<p>Definition at line <a class="el" href="FPGA_8py_source.html#l00613">613</a> of file <a class="el" href="FPGA_8py_source.html">FPGA.py</a>.</p>
<div class="fragment"><div class="line"><a name="l00613"></a><span class="lineno">  613</span>&#160;<span class="keyword">def </span>FPGA_SetXYSamples(xySamples):      </div><div class="line"><a name="l00614"></a><span class="lineno">  614</span>&#160;    <span class="keywordflow">return</span> _SICM_FPGA_SetIntegerRegister(_FPGA_Config_XY_Samples, xySamples)</div><div class="line"><a name="l00615"></a><span class="lineno">  615</span>&#160;      </div></div><!-- fragment -->
</div>
</div>
<a class="anchor" id="file_a75209597df8a089bfbe7869a11c2b252"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">def FPGA.FPGA_GetXySamples </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Get X/Y Samples register. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">xySamples</td><td>Pointer into which to get value </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>true on success, false on failure </dd></dl>

<p>Definition at line <a class="el" href="FPGA_8py_source.html#l00622">622</a> of file <a class="el" href="FPGA_8py_source.html">FPGA.py</a>.</p>
<div class="fragment"><div class="line"><a name="l00622"></a><span class="lineno">  622</span>&#160;<span class="keyword">def </span>FPGA_GetXySamples():      </div><div class="line"><a name="l00623"></a><span class="lineno">  623</span>&#160;    <span class="keywordflow">return</span> _SICM_FPGA_GetIntegerRegister(_FPGA_Config_XY_Samples)</div><div class="line"><a name="l00624"></a><span class="lineno">  624</span>&#160;      </div></div><!-- fragment -->
</div>
</div>
<a class="anchor" id="file_a081c0c4cbcaf96d8c421a05556edc8ea"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">def FPGA.FPGA_GetMeasured_Xs </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Get Measured Xs register. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">measured_xs</td><td>Pointer into which to get value </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>true on success, false on failure </dd></dl>

<p>Definition at line <a class="el" href="FPGA_8py_source.html#l00631">631</a> of file <a class="el" href="FPGA_8py_source.html">FPGA.py</a>.</p>
<div class="fragment"><div class="line"><a name="l00631"></a><span class="lineno">  631</span>&#160;<span class="keyword">def </span>FPGA_GetMeasured_Xs():      </div><div class="line"><a name="l00632"></a><span class="lineno">  632</span>&#160;    <span class="keywordflow">return</span> _SICM_FPGA_GetFloatRegister(_FPGA_Measured_Xs)</div><div class="line"><a name="l00633"></a><span class="lineno">  633</span>&#160;      </div></div><!-- fragment -->
</div>
</div>
<a class="anchor" id="file_a55cf354eb2297571cfac977db1e57d0b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">def FPGA.FPGA_GetMeasured_Ys </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Get Measured Ys register. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">measured_ys</td><td>Pointer into which to get value </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>true on success, false on failure </dd></dl>

<p>Definition at line <a class="el" href="FPGA_8py_source.html#l00640">640</a> of file <a class="el" href="FPGA_8py_source.html">FPGA.py</a>.</p>
<div class="fragment"><div class="line"><a name="l00640"></a><span class="lineno">  640</span>&#160;<span class="keyword">def </span>FPGA_GetMeasured_Ys():      </div><div class="line"><a name="l00641"></a><span class="lineno">  641</span>&#160;    <span class="keywordflow">return</span> _SICM_FPGA_GetFloatRegister(_FPGA_Measured_Ys)</div><div class="line"><a name="l00642"></a><span class="lineno">  642</span>&#160;      </div></div><!-- fragment -->
</div>
</div>
<a class="anchor" id="file_ad8d3a3de93e1dbfd42a18ce44e0cd166"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">def FPGA.FPGA_GetMeasured_Zp </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Get Measured Zp register. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">measured_zp</td><td>Pointer into which to get value </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>true on success, false on failure </dd></dl>

<p>Definition at line <a class="el" href="FPGA_8py_source.html#l00649">649</a> of file <a class="el" href="FPGA_8py_source.html">FPGA.py</a>.</p>
<div class="fragment"><div class="line"><a name="l00649"></a><span class="lineno">  649</span>&#160;<span class="keyword">def </span>FPGA_GetMeasured_Zp():      </div><div class="line"><a name="l00650"></a><span class="lineno">  650</span>&#160;    <span class="keywordflow">return</span> _SICM_FPGA_GetFloatRegister(_FPGA_Measured_Zp)</div><div class="line"><a name="l00651"></a><span class="lineno">  651</span>&#160;      </div></div><!-- fragment -->
</div>
</div>
<a class="anchor" id="file_ae3158a3ea8b17bda379148885af3a4c9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">def FPGA.FPGA_GetMeasured_iMean </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Get Measured I Mean register. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">imean</td><td>Pointer into which to get value </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>true on success, false on failure </dd></dl>

<p>Definition at line <a class="el" href="FPGA_8py_source.html#l00658">658</a> of file <a class="el" href="FPGA_8py_source.html">FPGA.py</a>.</p>
<div class="fragment"><div class="line"><a name="l00658"></a><span class="lineno">  658</span>&#160;<span class="keyword">def </span>FPGA_GetMeasured_iMean():      </div><div class="line"><a name="l00659"></a><span class="lineno">  659</span>&#160;    <span class="keywordflow">return</span> _SICM_FPGA_GetFloatRegister(_FPGA_Measured_Imean)</div><div class="line"><a name="l00660"></a><span class="lineno">  660</span>&#160;      </div></div><!-- fragment -->
</div>
</div>
<a class="anchor" id="file_aae9cefda56bf92f4ec6f4261a153dc05"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">def FPGA.FPGA_GetMeasured_Aux1in </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Get Measured Aux 1 In register. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">measured_aux1in</td><td>Pointer into which to get value </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>true on success, false on failure </dd></dl>

<p>Definition at line <a class="el" href="FPGA_8py_source.html#l00667">667</a> of file <a class="el" href="FPGA_8py_source.html">FPGA.py</a>.</p>
<div class="fragment"><div class="line"><a name="l00667"></a><span class="lineno">  667</span>&#160;<span class="keyword">def </span>FPGA_GetMeasured_Aux1in():      </div><div class="line"><a name="l00668"></a><span class="lineno">  668</span>&#160;    <span class="keywordflow">return</span> _SICM_FPGA_GetFloatRegister(_FPGA_Measured_Aux1in)</div><div class="line"><a name="l00669"></a><span class="lineno">  669</span>&#160;      </div></div><!-- fragment -->
</div>
</div>
<a class="anchor" id="file_a7e03f3bcd7f31162526b1c51fff2636d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">def FPGA.FPGA_GetMeasured_Aux2in </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Get Measured Aux 2 In register. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">measured_aux2in</td><td>Pointer into which to get value </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>true on success, false on failure </dd></dl>

<p>Definition at line <a class="el" href="FPGA_8py_source.html#l00676">676</a> of file <a class="el" href="FPGA_8py_source.html">FPGA.py</a>.</p>
<div class="fragment"><div class="line"><a name="l00676"></a><span class="lineno">  676</span>&#160;<span class="keyword">def </span>FPGA_GetMeasured_Aux2in():</div><div class="line"><a name="l00677"></a><span class="lineno">  677</span>&#160;    <span class="keywordflow">return</span> _SICM_FPGA_GetFloatRegister(_FPGA_Measured_Aux2in)</div><div class="line"><a name="l00678"></a><span class="lineno">  678</span>&#160;      </div><!-- fragment -->
</div>
</div>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Sun May 13 2018 03:06:21 for ScriptML Python API by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.11
</small></address>
</body>
</html>
