#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:54:30 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Tue Feb 23 13:26:15 2021
# Process ID: 287495
# Current directory: /home/xyh/NFS_Alinx/VivadoProjects/CCD231
# Command line: vivado CCD231.xpr
# Log file: /home/xyh/NFS_Alinx/VivadoProjects/CCD231/vivado.log
# Journal file: /home/xyh/NFS_Alinx/VivadoProjects/CCD231/vivado.jou
#-----------------------------------------------------------
start_gui
open_project CCD231.xpr
update_compile_order -fileset sources_1
open_bd_design {/home/xyh/NFS_Alinx/VivadoProjects/CCD231/CCD231.srcs/sources_1/bd/CCD231/CCD231.bd}
set_property location {868 404} [get_bd_ports FCLK_CLK0]
regenerate_bd_layout -routing
startgroup
set_property -dict [list CONFIG.PCW_USE_S_AXI_HP0 {1}] [get_bd_cells processing_system7_0]
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_interconnect:2.1 axi_interconnect_0
endgroup
set_property location {1 8 371} [get_bd_cells axi_interconnect_0]
set_property location {1 28 377} [get_bd_cells axi_interconnect_0]
set_property location {1 120 351} [get_bd_cells axi_interconnect_0]
set_property location {1 122 372} [get_bd_cells axi_interconnect_0]
set_property -dict [list CONFIG.NUM_MI {1}] [get_bd_cells axi_interconnect_0]
startgroup
make_bd_intf_pins_external  [get_bd_intf_pins axi_interconnect_0/S00_AXI]
endgroup
set_property name S00_AXI [get_bd_intf_ports S00_AXI_0]
regenerate_bd_layout -routing
set_property location {1 167 360} [get_bd_cells axi_interconnect_0]
connect_bd_intf_net -boundary_type upper [get_bd_intf_pins axi_interconnect_0/M00_AXI] [get_bd_intf_pins processing_system7_0/S_AXI_HP0]
startgroup
create_bd_port -dir I -type clk axi_hp_clk
set_property CONFIG.FREQ_HZ 150000000 [get_bd_ports axi_hp_clk]
endgroup
connect_bd_net [get_bd_ports axi_hp_clk] [get_bd_pins axi_interconnect_0/ACLK]
connect_bd_net [get_bd_ports axi_hp_clk] [get_bd_pins axi_interconnect_0/S00_ACLK]
connect_bd_net [get_bd_ports axi_hp_clk] [get_bd_pins axi_interconnect_0/M00_ACLK]
connect_bd_net [get_bd_pins axi_interconnect_0/ARESETN] [get_bd_pins rst_ps7_0_148M/interconnect_aresetn]
regenerate_bd_layout -routing
connect_bd_net [get_bd_pins axi_interconnect_0/S00_ARESETN] [get_bd_pins axi_interconnect_0/M00_ARESETN] -boundary_type upper
undo
undo
undo
connect_bd_net [get_bd_pins axi_interconnect_0/ARESETN] [get_bd_pins axi_interconnect_0/S00_ARESETN] -boundary_type upper
connect_bd_net [get_bd_pins axi_interconnect_0/S00_ARESETN] [get_bd_pins axi_interconnect_0/M00_ARESETN] -boundary_type upper
delete_bd_objs [get_bd_nets ARESETN_1]
validate_bd_design
regenerate_bd_layout -routing
delete_bd_objs [get_bd_ports FCLK_CLK0]
delete_bd_objs [get_bd_nets processing_system7_0_FCLK_CLK0]
connect_bd_net [get_bd_pins AXI_INTERCONNECT/ACLK] [get_bd_pins AXI_INTERCONNECT/S00_ACLK] -boundary_type upper
connect_bd_net [get_bd_pins AXI_INTERCONNECT/S00_ACLK] [get_bd_pins AXI_INTERCONNECT/M00_ACLK] -boundary_type upper
connect_bd_net [get_bd_pins AXI_INTERCONNECT/M00_ACLK] [get_bd_pins AXI_INTERCONNECT/M01_ACLK] -boundary_type upper
undo
undo
undo
undo
undo
undo
undo
undo
undo
undo
undo
undo
undo
undo
undo
undo
undo
undo
undo
undo
regenerate_bd_layout -routing
delete_bd_objs [get_bd_nets processing_system7_0_FCLK_CLK0]
startgroup
make_bd_pins_external  [get_bd_pins processing_system7_0/FCLK_CLK0]
endgroup
startgroup
create_bd_port -dir I -type clk axi_clk
set_property CONFIG.FREQ_HZ 150000000 [get_bd_ports axi_clk]
endgroup
connect_bd_net [get_bd_ports axi_clk] [get_bd_pins axi_interconnect_0/ACLK]
connect_bd_net [get_bd_ports axi_clk] [get_bd_pins axi_interconnect_0/S00_ACLK]
connect_bd_net [get_bd_ports axi_clk] [get_bd_pins axi_interconnect_0/M00_ACLK]
connect_bd_net [get_bd_ports axi_clk] [get_bd_pins axi_interconnect_0/M01_ACLK]
connect_bd_net [get_bd_ports axi_clk] [get_bd_pins rst_ps7_0_148M/slowest_sync_clk]
connect_bd_net [get_bd_ports axi_clk] [get_bd_pins processing_system7_0/S_AXI_HP0_ACLK]
connect_bd_net [get_bd_ports axi_clk] [get_bd_pins processing_system7_0/M_AXI_GP0_ACLK]
connect_bd_net [get_bd_pins AXI_INTERCONNECT/ACLK] [get_bd_pins AXI_INTERCONNECT/S00_ACLK] -boundary_type upper
connect_bd_net [get_bd_pins AXI_INTERCONNECT/S00_ACLK] [get_bd_pins AXI_INTERCONNECT/M00_ACLK] -boundary_type upper
connect_bd_net [get_bd_pins AXI_INTERCONNECT/M00_ACLK] [get_bd_pins AXI_INTERCONNECT/M01_ACLK] -boundary_type upper
regenerate_bd_layout -routing
undo
undo
connect_bd_net [get_bd_ports axi_clk] [get_bd_pins AXI_INTERCONNECT/M01_ACLK]
delete_bd_objs [get_bd_nets ACLK_1]
connect_bd_net [get_bd_ports axi_clk] [get_bd_pins AXI_INTERCONNECT/ACLK]
connect_bd_net [get_bd_ports axi_clk] [get_bd_pins AXI_INTERCONNECT/S00_ACLK]
connect_bd_net [get_bd_ports axi_clk] [get_bd_pins AXI_INTERCONNECT/M00_ACLK]
connect_bd_net [get_bd_ports axi_clk] [get_bd_pins AXI_GPIO_OUT/s_axi_aclk]
connect_bd_net [get_bd_ports axi_clk] [get_bd_pins AXI_GPIO_IN/s_axi_aclk]
startgroup
set_property -dict [list CONFIG.NUM_MI {1}] [get_bd_cells axi_interconnect_0]
endgroup
connect_bd_net [get_bd_pins axi_interconnect_0/ARESETN] [get_bd_pins rst_ps7_0_148M/interconnect_aresetn]
set_property location {1 154 360} [get_bd_cells axi_interconnect_0]
connect_bd_intf_net -boundary_type upper [get_bd_intf_pins axi_interconnect_0/M00_AXI] [get_bd_intf_pins processing_system7_0/S_AXI_HP0]
regenerate_bd_layout -routing
set_property location {-33 331} [get_bd_ports axi_clk]
startgroup
make_bd_intf_pins_external  [get_bd_intf_pins axi_interconnect_0/S00_AXI]
endgroup
set_property name S00_AXI [get_bd_intf_ports S00_AXI_0]
delete_bd_objs [get_bd_nets rst_ps7_0_148M_peripheral_aresetn]
startgroup
make_bd_pins_external  [get_bd_pins rst_ps7_0_148M/peripheral_aresetn]
endgroup
set_property name axim_rst_n [get_bd_ports peripheral_aresetn_0]
connect_bd_net [get_bd_pins AXI_GPIO_OUT/s_axi_aresetn] [get_bd_pins rst_ps7_0_148M/peripheral_aresetn]
connect_bd_net [get_bd_pins AXI_GPIO_IN/s_axi_aresetn] [get_bd_pins rst_ps7_0_148M/peripheral_aresetn]
connect_bd_net [get_bd_pins AXI_INTERCONNECT/S00_ARESETN] [get_bd_pins rst_ps7_0_148M/peripheral_aresetn]
connect_bd_net [get_bd_pins AXI_INTERCONNECT/M00_ARESETN] [get_bd_pins rst_ps7_0_148M/peripheral_aresetn]
connect_bd_net [get_bd_pins AXI_INTERCONNECT/M01_ARESETN] [get_bd_pins rst_ps7_0_148M/peripheral_aresetn]
connect_bd_net [get_bd_pins axi_interconnect_0/S00_ARESETN] [get_bd_pins rst_ps7_0_148M/peripheral_aresetn]
connect_bd_net [get_bd_pins axi_interconnect_0/M00_ARESETN] [get_bd_pins rst_ps7_0_148M/peripheral_aresetn]
validate_bd_design
assign_bd_address
validate_bd_design
set_property name axi_hp_clk [get_bd_ports axi_clk]
save_bd_design
delete_bd_objs [get_bd_ports FCLK_CLK0]
regenerate_bd_layout -routing
save_bd_design
generate_target all [get_files  /home/xyh/NFS_Alinx/VivadoProjects/CCD231/CCD231.srcs/sources_1/bd/CCD231/CCD231.bd]
catch { config_ip_cache -export [get_ips -all CCD231_processing_system7_0_1] }
catch { config_ip_cache -export [get_ips -all CCD231_rst_ps7_0_148M_1] }
catch { config_ip_cache -export [get_ips -all CCD231_xbar_0] }
catch { config_ip_cache -export [get_ips -all CCD231_auto_pc_0] }
export_ip_user_files -of_objects [get_files /home/xyh/NFS_Alinx/VivadoProjects/CCD231/CCD231.srcs/sources_1/bd/CCD231/CCD231.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/xyh/NFS_Alinx/VivadoProjects/CCD231/CCD231.srcs/sources_1/bd/CCD231/CCD231.bd]
launch_runs -jobs 4 {CCD231_rst_ps7_0_148M_1_synth_1 CCD231_xbar_0_synth_1 CCD231_processing_system7_0_1_synth_1 CCD231_auto_pc_0_synth_1}
export_simulation -of_objects [get_files /home/xyh/NFS_Alinx/VivadoProjects/CCD231/CCD231.srcs/sources_1/bd/CCD231/CCD231.bd] -directory /home/xyh/NFS_Alinx/VivadoProjects/CCD231/CCD231.ip_user_files/sim_scripts -ip_user_files_dir /home/xyh/NFS_Alinx/VivadoProjects/CCD231/CCD231.ip_user_files -ipstatic_source_dir /home/xyh/NFS_Alinx/VivadoProjects/CCD231/CCD231.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/xyh/NFS_Alinx/VivadoProjects/CCD231/CCD231.cache/compile_simlib/modelsim} {questa=/home/xyh/NFS_Alinx/VivadoProjects/CCD231/CCD231.cache/compile_simlib/questa} {ies=/home/xyh/NFS_Alinx/VivadoProjects/CCD231/CCD231.cache/compile_simlib/ies} {vcs=/home/xyh/NFS_Alinx/VivadoProjects/CCD231/CCD231.cache/compile_simlib/vcs} {riviera=/home/xyh/NFS_Alinx/VivadoProjects/CCD231/CCD231.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
import_files -norecurse {/home/xyh/NFS_Alinx/VivadoProjects/adc_test_4ch/adc_test_4ch.srcs/sources_1/imports/rtl/mem_test.v /home/xyh/NFS_Alinx/VivadoProjects/adc_test_4ch/adc_test_4ch.srcs/sources_1/imports/rtl/aq_axi_master.v}
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
