Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2022.2 (lin64) Build 3671981 Fri Oct 14 04:59:54 MDT 2022
| Date             : Mon Nov  6 16:40:40 2023
| Host             : tesla running 64-bit Ubuntu 20.04.6 LTS
| Command          : report_power -file Simple10GbeRudpKcu105Example_power_routed.rpt -pb Simple10GbeRudpKcu105Example_power_summary_routed.pb -rpx Simple10GbeRudpKcu105Example_power_routed.rpx
| Design           : Simple10GbeRudpKcu105Example
| Device           : xcku040-ffva1156-2-e
| Design State     : routed
| Grade            : extended
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 1.556        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 1.019        |
| Device Static (W)        | 0.536        |
| Effective TJA (C/W)      | 1.4          |
| Max Ambient (C)          | 97.8         |
| Junction Temperature (C) | 27.2         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.217 |       10 |       --- |             --- |
| CLB Logic                |     0.145 |    94800 |       --- |             --- |
|   LUT as Logic           |     0.090 |    31778 |    242400 |           13.11 |
|   LUT as Distributed RAM |     0.041 |     1174 |    112800 |            1.04 |
|   Register               |     0.007 |    49079 |    484800 |           10.12 |
|   LUT as Shift Register  |     0.006 |      403 |    112800 |            0.36 |
|   CARRY8                 |    <0.001 |      708 |     30300 |            2.34 |
|   F7/F8 Muxes            |    <0.001 |      872 |    242400 |            0.36 |
|   BUFG                   |    <0.001 |        5 |        80 |            6.25 |
|   Others                 |     0.000 |     1867 |       --- |             --- |
| Signals                  |     0.138 |    76414 |       --- |             --- |
| Block RAM                |     0.177 |    159.5 |       600 |           26.58 |
| DSPs                     |     0.003 |       24 |      1920 |            1.25 |
| I/O                      |     0.001 |       19 |       520 |            3.65 |
| GTH                      |     0.336 |        1 |        20 |            5.00 |
| SYSMON                   |     0.003 |        1 |       --- |             --- |
| Static Power             |     0.536 |          |           |                 |
| Total                    |     1.556 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+------------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Source     | Voltage (V) | Total (A) | Dynamic (A) | Static (A) | Powerup (A) | Budget (A)  | Margin (A) |
+------------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Vccint     |       0.950 |     0.902 |       0.749 |      0.153 |       NA    | Unspecified | NA         |
| Vccaux     |       1.800 |     0.096 |       0.000 |      0.096 |       NA    | Unspecified | NA         |
| Vccaux_io  |       1.800 |     0.065 |       0.000 |      0.065 |       NA    | Unspecified | NA         |
| Vccint_io  |       0.950 |     0.017 |       0.001 |      0.016 |       NA    | Unspecified | NA         |
| Vcco33     |       3.300 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco25     |       2.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco18     |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco15     |       1.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco135    |       1.350 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco12     |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco10     |       1.000 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccbram    |       0.950 |     0.018 |       0.004 |      0.014 |       NA    | Unspecified | NA         |
| MGTAVcc    |       1.000 |     0.230 |       0.199 |      0.031 |       NA    | Unspecified | NA         |
| MGTAVtt    |       1.200 |     0.080 |       0.066 |      0.014 |       NA    | Unspecified | NA         |
| MGTVccaux  |       1.800 |     0.013 |       0.013 |      0.000 |       NA    | Unspecified | NA         |
| Vccadc     |       1.800 |     0.014 |       0.000 |      0.014 |       NA    | Unspecified | NA         |
| MGTYVccaux |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTYAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTYAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
+------------+-------------+-----------+-------------+------------+-------------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 1.4                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 2.4                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+--------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
| Clock                                                                                                                                            | Domain                                                                                                                                                                                                                                                                                                                                                         | Constraint (ns) |
+--------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
| U_Core/GEN_ETH.U_Rudp/U_XVC/U_XvcServer/U_AxisJtagDebugBridge/U_JTAG_BSCAN/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q | U_Core/GEN_ETH.U_Rudp/U_XVC/U_XvcServer/U_AxisJtagDebugBridge/U_JTAG_BSCAN/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O                                                                                                                                                                                                                     |             6.4 |
| ethClkP                                                                                                                                          | ethClkP                                                                                                                                                                                                                                                                                                                                                        |             6.4 |
| qPllOutClk[0]                                                                                                                                    | U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/GthUltraScaleQuadPll_Inst/qPllOutClk[0]                                                                                                                                                                                                                                                          |             0.2 |
| qPllOutRefClk[0]                                                                                                                                 | U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/GthUltraScaleQuadPll_Inst/qPllOutRefClk[0]                                                                                                                                                                                                                                                       |             6.4 |
| rxoutclk_out[0]_1                                                                                                                                | U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/rxoutclk_out[0] |             3.2 |
| rxrecclk_out_1                                                                                                                                   | U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_local_clock_reset_block/CLK                                                                                                                                                                                         |             6.4 |
| txClockGt                                                                                                                                        | U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthRst/txClockGt                                                                                                                                                                                                                                                                |             6.4 |
| txoutclk_out[0]_1                                                                                                                                | U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/txoutclk_out[0] |             3.2 |
+--------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+------------------------------------------------+-----------+
| Name                                           | Power (W) |
+------------------------------------------------+-----------+
| Simple10GbeRudpKcu105Example                   |     1.019 |
|   U_App                                        |     0.006 |
|     U_AppTx                                    |     0.001 |
|     U_Mem                                      |     0.004 |
|       GEN_INFERRED.AXI_RW_SYS_RO.DualPortRam_1 |     0.004 |
|   U_Core                                       |     0.987 |
|     GEN_ETH.U_Rudp                             |     0.967 |
|       GEN_VEC[0].U_RssiServer                  |     0.124 |
|       GEN_VEC[1].U_RssiServer                  |     0.147 |
|       U_10GigE                                 |     0.615 |
|       U_AXIS_MON                               |     0.008 |
|       U_SRPv3                                  |     0.013 |
|       U_UDP                                    |     0.037 |
|       U_XBAR                                   |     0.002 |
|       U_XVC                                    |     0.020 |
|     GEN_REAL.GEN_SFP[2].U_I2C                  |     0.001 |
|     GEN_REAL.GEN_SFP[3].U_I2C                  |     0.001 |
|     GEN_REAL.GEN_VEC[0].U_BootProm             |     0.003 |
|       AxiMicronN25QReg_Inst                    |     0.003 |
|     GEN_REAL.GEN_VEC[1].U_BootProm             |     0.003 |
|       AxiMicronN25QReg_Inst                    |     0.003 |
|     GEN_REAL.U_SysMon                          |     0.005 |
|       U_SysmonIpCore                           |     0.005 |
|     GEN_REAL.U_XbarI2cMux                      |     0.003 |
|     U_AxiVersion                               |     0.003 |
|       GEN_DEVICE_DNA.DeviceDna_1               |     0.001 |
|     U_XBAR                                     |     0.002 |
|   dbg_hub                                      |     0.007 |
|     inst                                       |     0.007 |
|       BSCANID.u_xsdbm_id                       |     0.007 |
|   u_ila_0                                      |     0.018 |
|     inst                                       |     0.018 |
|       ila_core_inst                            |     0.018 |
+------------------------------------------------+-----------+


