Source Block: hdl/library/jesd204/jesd204_tx/jesd204_tx_gearbox.v@67:77@HdlIdDef
localparam MEM_W = IN_DATA_PATH_WIDTH*8*NUM_LANES;
localparam D_LOG2 = $clog2(DEPTH);

reg [MEM_W-1:0] mem [0:DEPTH-1];
reg [D_LOG2-1:0]  in_addr ='h00;
reg [D_LOG2-1:0]  out_addr = 'b0;
reg               mem_rd_valid = 'b0;
reg [MEM_W-1:0]  mem_rd_data;

wire                mem_wr_en = 1'b1;
wire                mem_rd_en;

Diff Content:
- 72 reg [D_LOG2-1:0]  out_addr = 'b0;

Clone Blocks:
Clone Blocks 1:
hdl/library/jesd204/jesd204_tx/jesd204_tx_gearbox.v@69:79

reg [MEM_W-1:0] mem [0:DEPTH-1];
reg [D_LOG2-1:0]  in_addr ='h00;
reg [D_LOG2-1:0]  out_addr = 'b0;
reg               mem_rd_valid = 'b0;
reg [MEM_W-1:0]  mem_rd_data;

wire                mem_wr_en = 1'b1;
wire                mem_rd_en;
wire [D_LOG2-1:0]  in_out_addr;
wire [D_LOG2-1:0]  out_in_addr;

Clone Blocks 2:
hdl/library/jesd204/jesd204_tx/jesd204_tx_gearbox.v@66:76

localparam MEM_W = IN_DATA_PATH_WIDTH*8*NUM_LANES;
localparam D_LOG2 = $clog2(DEPTH);

reg [MEM_W-1:0] mem [0:DEPTH-1];
reg [D_LOG2-1:0]  in_addr ='h00;
reg [D_LOG2-1:0]  out_addr = 'b0;
reg               mem_rd_valid = 'b0;
reg [MEM_W-1:0]  mem_rd_data;

wire                mem_wr_en = 1'b1;

Clone Blocks 3:
hdl/library/jesd204/jesd204_tx/jesd204_tx_gearbox.v@68:78
localparam D_LOG2 = $clog2(DEPTH);

reg [MEM_W-1:0] mem [0:DEPTH-1];
reg [D_LOG2-1:0]  in_addr ='h00;
reg [D_LOG2-1:0]  out_addr = 'b0;
reg               mem_rd_valid = 'b0;
reg [MEM_W-1:0]  mem_rd_data;

wire                mem_wr_en = 1'b1;
wire                mem_rd_en;
wire [D_LOG2-1:0]  in_out_addr;

Clone Blocks 4:
hdl/library/jesd204/jesd204_tx/jesd204_tx_gearbox.v@65:75
);

localparam MEM_W = IN_DATA_PATH_WIDTH*8*NUM_LANES;
localparam D_LOG2 = $clog2(DEPTH);

reg [MEM_W-1:0] mem [0:DEPTH-1];
reg [D_LOG2-1:0]  in_addr ='h00;
reg [D_LOG2-1:0]  out_addr = 'b0;
reg               mem_rd_valid = 'b0;
reg [MEM_W-1:0]  mem_rd_data;


Clone Blocks 5:
hdl/library/jesd204/jesd204_tx/jesd204_tx_gearbox.v@63:73
  output [NUM_LANES*OUT_DATA_PATH_WIDTH*8-1:0] link_data,
  input output_ready
);

localparam MEM_W = IN_DATA_PATH_WIDTH*8*NUM_LANES;
localparam D_LOG2 = $clog2(DEPTH);

reg [MEM_W-1:0] mem [0:DEPTH-1];
reg [D_LOG2-1:0]  in_addr ='h00;
reg [D_LOG2-1:0]  out_addr = 'b0;
reg               mem_rd_valid = 'b0;

Clone Blocks 6:
hdl/library/jesd204/jesd204_tx/jesd204_tx_gearbox.v@72:82
reg [D_LOG2-1:0]  out_addr = 'b0;
reg               mem_rd_valid = 'b0;
reg [MEM_W-1:0]  mem_rd_data;

wire                mem_wr_en = 1'b1;
wire                mem_rd_en;
wire [D_LOG2-1:0]  in_out_addr;
wire [D_LOG2-1:0]  out_in_addr;
wire [NUM_LANES-1:0] unpacker_ready;
wire output_ready_sync;


