

================================================================
== Vitis HLS Report for 'single_heap_sort_Pipeline_VITIS_LOOP_44_1'
================================================================
* Date:           Wed Apr 26 16:22:05 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        sort_seperate_bucket
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  3.582 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+----------+-----------+-----------+-----+----------+---------+
    |  Latency (cycles)  |   Latency (absolute)  |    Interval    | Pipeline|
    |   min   |    max   |    min    |    max    | min |    max   |   Type  |
    +---------+----------+-----------+-----------+-----+----------+---------+
    |        9|  25000004|  90.000 ns|  0.250 sec|    9|  25000004|       no|
    +---------+----------+-----------+-----------+-----+----------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+----------+----------+-----------+-----------+-------------+----------+
        |                   |  Latency (cycles)  | Iteration|  Initiation Interval  |     Trip    |          |
        |     Loop Name     |   min   |    max   |  Latency |  achieved |   target  |    Count    | Pipelined|
        +-------------------+---------+----------+----------+-----------+-----------+-------------+----------+
        |- VITIS_LOOP_44_1  |        7|  25000002|         5|          5|          1|  1 ~ 5000000|       yes|
        +-------------------+---------+----------+----------+-----------+-----------+-------------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 5, depth = 6


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 1
  Pipeline-0 : II = 5, D = 6, States = { 1 2 3 4 5 6 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.38>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%largest_1 = alloca i32 1"   --->   Operation 8 'alloca' 'largest_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%loop_iter = alloca i32 1"   --->   Operation 9 'alloca' 'loop_iter' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%zext_ln75_read = read i22 @_ssdm_op_Read.ap_auto.i22, i22 %zext_ln75"   --->   Operation 10 'read' 'zext_ln75_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%zext_ln75_cast = zext i22 %zext_ln75_read"   --->   Operation 11 'zext' 'zext_ln75_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %input_r, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.38ns)   --->   "%store_ln0 = store i23 0, i23 %loop_iter"   --->   Operation 13 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 14 [1/1] (0.38ns)   --->   "%store_ln0 = store i32 %zext_ln75_cast, i32 %largest_1"   --->   Operation 14 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body.i"   --->   Operation 15 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.24>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%loop_iter_1 = load i23 %loop_iter" [sort_seperate_bucket/single_heap_sort.c:44]   --->   Operation 16 'load' 'loop_iter_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 17 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.75ns)   --->   "%icmp_ln44 = icmp_eq  i23 %loop_iter_1, i23 5000000" [sort_seperate_bucket/single_heap_sort.c:44]   --->   Operation 18 'icmp' 'icmp_ln44' <Predicate = true> <Delay = 0.75> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 5000000, i64 2500000"   --->   Operation 19 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.82ns)   --->   "%loop_iter_2 = add i23 %loop_iter_1, i23 1" [sort_seperate_bucket/single_heap_sort.c:44]   --->   Operation 20 'add' 'loop_iter_2' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%br_ln44 = br i1 %icmp_ln44, void %for.body.i.split_ifconv, void %for.body.i.single_maxHeapify.exit_crit_edge.exitStub" [sort_seperate_bucket/single_heap_sort.c:44]   --->   Operation 21 'br' 'br_ln44' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%largest_1_load = load i32 %largest_1" [sort_seperate_bucket/single_heap_sort.c:46]   --->   Operation 22 'load' 'largest_1_load' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%shl_ln46 = shl i32 %largest_1_load, i32 1" [sort_seperate_bucket/single_heap_sort.c:46]   --->   Operation 23 'shl' 'shl_ln46' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%left = or i32 %shl_ln46, i32 1" [sort_seperate_bucket/single_heap_sort.c:46]   --->   Operation 24 'or' 'left' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%zext_ln50 = zext i32 %left" [sort_seperate_bucket/single_heap_sort.c:50]   --->   Operation 25 'zext' 'zext_ln50' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%input_r_addr_2 = getelementptr i32 %input_r, i64 0, i64 %zext_ln50" [sort_seperate_bucket/single_heap_sort.c:50]   --->   Operation 26 'getelementptr' 'input_r_addr_2' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_2 : Operation 27 [2/2] (1.24ns)   --->   "%input_r_load_1 = load i23 %input_r_addr_2" [sort_seperate_bucket/single_heap_sort.c:50]   --->   Operation 27 'load' 'input_r_load_1' <Predicate = (!icmp_ln44)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5000000> <RAM>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%zext_ln50_1 = zext i32 %largest_1_load" [sort_seperate_bucket/single_heap_sort.c:50]   --->   Operation 28 'zext' 'zext_ln50_1' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%input_r_addr_3 = getelementptr i32 %input_r, i64 0, i64 %zext_ln50_1" [sort_seperate_bucket/single_heap_sort.c:50]   --->   Operation 29 'getelementptr' 'input_r_addr_3' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_2 : Operation 30 [2/2] (1.24ns)   --->   "%temp = load i23 %input_r_addr_3" [sort_seperate_bucket/single_heap_sort.c:50]   --->   Operation 30 'load' 'temp' <Predicate = (!icmp_ln44)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5000000> <RAM>

State 3 <SV = 2> <Delay = 3.58>
ST_3 : Operation 31 [1/1] (0.88ns)   --->   "%right = add i32 %shl_ln46, i32 2" [sort_seperate_bucket/single_heap_sort.c:47]   --->   Operation 31 'add' 'right' <Predicate = (!icmp_ln44)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 32 [1/1] (0.85ns)   --->   "%icmp_ln50 = icmp_slt  i32 %left, i32 5000000" [sort_seperate_bucket/single_heap_sort.c:50]   --->   Operation 32 'icmp' 'icmp_ln50' <Predicate = (!icmp_ln44)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 33 [1/2] (1.24ns)   --->   "%input_r_load_1 = load i23 %input_r_addr_2" [sort_seperate_bucket/single_heap_sort.c:50]   --->   Operation 33 'load' 'input_r_load_1' <Predicate = (!icmp_ln44)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5000000> <RAM>
ST_3 : Operation 34 [1/2] (1.24ns)   --->   "%temp = load i23 %input_r_addr_3" [sort_seperate_bucket/single_heap_sort.c:50]   --->   Operation 34 'load' 'temp' <Predicate = (!icmp_ln44)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5000000> <RAM>
ST_3 : Operation 35 [1/1] (0.85ns)   --->   "%icmp_ln50_1 = icmp_sgt  i32 %input_r_load_1, i32 %temp" [sort_seperate_bucket/single_heap_sort.c:50]   --->   Operation 35 'icmp' 'icmp_ln50_1' <Predicate = (!icmp_ln44)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 36 [1/1] (0.00ns) (grouped into LUT with out node largest_3)   --->   "%select_ln50 = select i1 %icmp_ln50_1, i32 %left, i32 %largest_1_load" [sort_seperate_bucket/single_heap_sort.c:50]   --->   Operation 36 'select' 'select_ln50' <Predicate = (!icmp_ln44)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 37 [1/1] (0.22ns) (out node of the LUT)   --->   "%largest_3 = select i1 %icmp_ln50, i32 %select_ln50, i32 %largest_1_load" [sort_seperate_bucket/single_heap_sort.c:50]   --->   Operation 37 'select' 'largest_3' <Predicate = (!icmp_ln44)> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%zext_ln54 = zext i32 %right" [sort_seperate_bucket/single_heap_sort.c:54]   --->   Operation 38 'zext' 'zext_ln54' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%input_r_addr_4 = getelementptr i32 %input_r, i64 0, i64 %zext_ln54" [sort_seperate_bucket/single_heap_sort.c:54]   --->   Operation 39 'getelementptr' 'input_r_addr_4' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_3 : Operation 40 [2/2] (1.24ns)   --->   "%input_r_load_3 = load i23 %input_r_addr_4" [sort_seperate_bucket/single_heap_sort.c:54]   --->   Operation 40 'load' 'input_r_load_3' <Predicate = (!icmp_ln44)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5000000> <RAM>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%zext_ln54_1 = zext i32 %largest_3" [sort_seperate_bucket/single_heap_sort.c:54]   --->   Operation 41 'zext' 'zext_ln54_1' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%input_r_addr_5 = getelementptr i32 %input_r, i64 0, i64 %zext_ln54_1" [sort_seperate_bucket/single_heap_sort.c:54]   --->   Operation 42 'getelementptr' 'input_r_addr_5' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_3 : Operation 43 [2/2] (1.24ns)   --->   "%input_r_load_4 = load i23 %input_r_addr_5" [sort_seperate_bucket/single_heap_sort.c:54]   --->   Operation 43 'load' 'input_r_load_4' <Predicate = (!icmp_ln44)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5000000> <RAM>

State 4 <SV = 3> <Delay = 3.58>
ST_4 : Operation 44 [1/1] (0.00ns)   --->   "%specloopname_ln39 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3" [sort_seperate_bucket/single_heap_sort.c:39]   --->   Operation 44 'specloopname' 'specloopname_ln39' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_4 : Operation 45 [1/1] (0.85ns)   --->   "%icmp_ln54 = icmp_slt  i32 %right, i32 5000000" [sort_seperate_bucket/single_heap_sort.c:54]   --->   Operation 45 'icmp' 'icmp_ln54' <Predicate = (!icmp_ln44)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 46 [1/2] (1.24ns)   --->   "%input_r_load_3 = load i23 %input_r_addr_4" [sort_seperate_bucket/single_heap_sort.c:54]   --->   Operation 46 'load' 'input_r_load_3' <Predicate = (!icmp_ln44)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5000000> <RAM>
ST_4 : Operation 47 [1/2] (1.24ns)   --->   "%input_r_load_4 = load i23 %input_r_addr_5" [sort_seperate_bucket/single_heap_sort.c:54]   --->   Operation 47 'load' 'input_r_load_4' <Predicate = (!icmp_ln44)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5000000> <RAM>
ST_4 : Operation 48 [1/1] (0.85ns)   --->   "%icmp_ln54_1 = icmp_sgt  i32 %input_r_load_3, i32 %input_r_load_4" [sort_seperate_bucket/single_heap_sort.c:54]   --->   Operation 48 'icmp' 'icmp_ln54_1' <Predicate = (!icmp_ln44)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 49 [1/1] (0.00ns) (grouped into LUT with out node largest)   --->   "%select_ln54 = select i1 %icmp_ln54_1, i32 %right, i32 %largest_3" [sort_seperate_bucket/single_heap_sort.c:54]   --->   Operation 49 'select' 'select_ln54' <Predicate = (!icmp_ln44)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 50 [1/1] (0.22ns) (out node of the LUT)   --->   "%largest = select i1 %icmp_ln54, i32 %select_ln54, i32 %largest_3" [sort_seperate_bucket/single_heap_sort.c:54]   --->   Operation 50 'select' 'largest' <Predicate = (!icmp_ln44)> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 51 [1/1] (0.85ns)   --->   "%icmp_ln58 = icmp_eq  i32 %largest, i32 %largest_1_load" [sort_seperate_bucket/single_heap_sort.c:58]   --->   Operation 51 'icmp' 'icmp_ln58' <Predicate = (!icmp_ln44)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 52 [1/1] (0.00ns)   --->   "%br_ln58 = br i1 %icmp_ln58, void %for.inc.i, void %for.body.i.single_maxHeapify.exit_crit_edge.exitStub" [sort_seperate_bucket/single_heap_sort.c:58]   --->   Operation 52 'br' 'br_ln58' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_4 : Operation 53 [1/1] (0.00ns)   --->   "%zext_ln62 = zext i32 %largest" [sort_seperate_bucket/single_heap_sort.c:62]   --->   Operation 53 'zext' 'zext_ln62' <Predicate = (!icmp_ln44 & !icmp_ln58)> <Delay = 0.00>
ST_4 : Operation 54 [1/1] (0.00ns)   --->   "%input_r_addr = getelementptr i32 %input_r, i64 0, i64 %zext_ln62" [sort_seperate_bucket/single_heap_sort.c:11]   --->   Operation 54 'getelementptr' 'input_r_addr' <Predicate = (!icmp_ln44 & !icmp_ln58)> <Delay = 0.00>
ST_4 : Operation 55 [2/2] (1.24ns)   --->   "%input_r_load = load i23 %input_r_addr" [sort_seperate_bucket/single_heap_sort.c:11]   --->   Operation 55 'load' 'input_r_load' <Predicate = (!icmp_ln44 & !icmp_ln58)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5000000> <RAM>
ST_4 : Operation 56 [1/1] (0.38ns)   --->   "%store_ln44 = store i23 %loop_iter_2, i23 %loop_iter" [sort_seperate_bucket/single_heap_sort.c:44]   --->   Operation 56 'store' 'store_ln44' <Predicate = (!icmp_ln44 & !icmp_ln58)> <Delay = 0.38>
ST_4 : Operation 57 [1/1] (0.38ns)   --->   "%store_ln44 = store i32 %largest, i32 %largest_1" [sort_seperate_bucket/single_heap_sort.c:44]   --->   Operation 57 'store' 'store_ln44' <Predicate = (!icmp_ln44 & !icmp_ln58)> <Delay = 0.38>
ST_4 : Operation 62 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 62 'ret' 'ret_ln0' <Predicate = (icmp_ln58) | (icmp_ln44)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 2.49>
ST_5 : Operation 58 [1/2] (1.24ns)   --->   "%input_r_load = load i23 %input_r_addr" [sort_seperate_bucket/single_heap_sort.c:11]   --->   Operation 58 'load' 'input_r_load' <Predicate = (!icmp_ln44 & !icmp_ln58)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5000000> <RAM>
ST_5 : Operation 59 [1/1] (1.24ns)   --->   "%store_ln11 = store i32 %input_r_load, i23 %input_r_addr_3" [sort_seperate_bucket/single_heap_sort.c:11]   --->   Operation 59 'store' 'store_ln11' <Predicate = (!icmp_ln44 & !icmp_ln58)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5000000> <RAM>

State 6 <SV = 5> <Delay = 1.24>
ST_6 : Operation 60 [1/1] (1.24ns)   --->   "%store_ln12 = store i32 %temp, i23 %input_r_addr" [sort_seperate_bucket/single_heap_sort.c:12]   --->   Operation 60 'store' 'store_ln12' <Predicate = (!icmp_ln44 & !icmp_ln58)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5000000> <RAM>
ST_6 : Operation 61 [1/1] (0.00ns)   --->   "%br_ln44 = br void %for.body.i" [sort_seperate_bucket/single_heap_sort.c:44]   --->   Operation 61 'br' 'br_ln44' <Predicate = (!icmp_ln44 & !icmp_ln58)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ zext_ln75]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ input_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[21]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
largest_1         (alloca           ) [ 0111100]
loop_iter         (alloca           ) [ 0111100]
zext_ln75_read    (read             ) [ 0000000]
zext_ln75_cast    (zext             ) [ 0000000]
specinterface_ln0 (specinterface    ) [ 0000000]
store_ln0         (store            ) [ 0000000]
store_ln0         (store            ) [ 0000000]
br_ln0            (br               ) [ 0000000]
loop_iter_1       (load             ) [ 0000000]
specpipeline_ln0  (specpipeline     ) [ 0000000]
icmp_ln44         (icmp             ) [ 0111111]
empty             (speclooptripcount) [ 0000000]
loop_iter_2       (add              ) [ 0001100]
br_ln44           (br               ) [ 0000000]
largest_1_load    (load             ) [ 0001100]
shl_ln46          (shl              ) [ 0001000]
left              (or               ) [ 0001000]
zext_ln50         (zext             ) [ 0000000]
input_r_addr_2    (getelementptr    ) [ 0001000]
zext_ln50_1       (zext             ) [ 0000000]
input_r_addr_3    (getelementptr    ) [ 0001110]
right             (add              ) [ 0000100]
icmp_ln50         (icmp             ) [ 0000000]
input_r_load_1    (load             ) [ 0000000]
temp              (load             ) [ 0100111]
icmp_ln50_1       (icmp             ) [ 0000000]
select_ln50       (select           ) [ 0000000]
largest_3         (select           ) [ 0000100]
zext_ln54         (zext             ) [ 0000000]
input_r_addr_4    (getelementptr    ) [ 0000100]
zext_ln54_1       (zext             ) [ 0000000]
input_r_addr_5    (getelementptr    ) [ 0000100]
specloopname_ln39 (specloopname     ) [ 0000000]
icmp_ln54         (icmp             ) [ 0000000]
input_r_load_3    (load             ) [ 0000000]
input_r_load_4    (load             ) [ 0000000]
icmp_ln54_1       (icmp             ) [ 0000000]
select_ln54       (select           ) [ 0000000]
largest           (select           ) [ 0000000]
icmp_ln58         (icmp             ) [ 0100111]
br_ln58           (br               ) [ 0000000]
zext_ln62         (zext             ) [ 0000000]
input_r_addr      (getelementptr    ) [ 0100011]
store_ln44        (store            ) [ 0000000]
store_ln44        (store            ) [ 0000000]
input_r_load      (load             ) [ 0000000]
store_ln11        (store            ) [ 0000000]
store_ln12        (store            ) [ 0000000]
br_ln44           (br               ) [ 0000000]
ret_ln0           (ret              ) [ 0000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="zext_ln75">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="zext_ln75"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="input_r">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_r"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i22"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="46" class="1004" name="largest_1_fu_46">
<pin_list>
<pin id="47" dir="0" index="0" bw="1" slack="0"/>
<pin id="48" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="largest_1/1 "/>
</bind>
</comp>

<comp id="50" class="1004" name="loop_iter_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="1" slack="0"/>
<pin id="52" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="loop_iter/1 "/>
</bind>
</comp>

<comp id="54" class="1004" name="zext_ln75_read_read_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="22" slack="0"/>
<pin id="56" dir="0" index="1" bw="22" slack="0"/>
<pin id="57" dir="1" index="2" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="zext_ln75_read/1 "/>
</bind>
</comp>

<comp id="60" class="1004" name="input_r_addr_2_gep_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="32" slack="0"/>
<pin id="62" dir="0" index="1" bw="1" slack="0"/>
<pin id="63" dir="0" index="2" bw="32" slack="0"/>
<pin id="64" dir="1" index="3" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_r_addr_2/2 "/>
</bind>
</comp>

<comp id="67" class="1004" name="grp_access_fu_67">
<pin_list>
<pin id="68" dir="0" index="0" bw="23" slack="0"/>
<pin id="69" dir="0" index="1" bw="32" slack="0"/>
<pin id="70" dir="0" index="2" bw="0" slack="0"/>
<pin id="72" dir="0" index="4" bw="23" slack="2147483647"/>
<pin id="73" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="74" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="71" dir="1" index="3" bw="32" slack="0"/>
<pin id="75" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="input_r_load_1/2 temp/2 input_r_load_3/3 input_r_load_4/3 input_r_load/4 store_ln11/5 store_ln12/6 "/>
</bind>
</comp>

<comp id="77" class="1004" name="input_r_addr_3_gep_fu_77">
<pin_list>
<pin id="78" dir="0" index="0" bw="32" slack="0"/>
<pin id="79" dir="0" index="1" bw="1" slack="0"/>
<pin id="80" dir="0" index="2" bw="32" slack="0"/>
<pin id="81" dir="1" index="3" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_r_addr_3/2 "/>
</bind>
</comp>

<comp id="85" class="1004" name="input_r_addr_4_gep_fu_85">
<pin_list>
<pin id="86" dir="0" index="0" bw="32" slack="0"/>
<pin id="87" dir="0" index="1" bw="1" slack="0"/>
<pin id="88" dir="0" index="2" bw="32" slack="0"/>
<pin id="89" dir="1" index="3" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_r_addr_4/3 "/>
</bind>
</comp>

<comp id="93" class="1004" name="input_r_addr_5_gep_fu_93">
<pin_list>
<pin id="94" dir="0" index="0" bw="32" slack="0"/>
<pin id="95" dir="0" index="1" bw="1" slack="0"/>
<pin id="96" dir="0" index="2" bw="32" slack="0"/>
<pin id="97" dir="1" index="3" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_r_addr_5/3 "/>
</bind>
</comp>

<comp id="101" class="1004" name="input_r_addr_gep_fu_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="32" slack="0"/>
<pin id="103" dir="0" index="1" bw="1" slack="0"/>
<pin id="104" dir="0" index="2" bw="32" slack="0"/>
<pin id="105" dir="1" index="3" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_r_addr/4 "/>
</bind>
</comp>

<comp id="110" class="1004" name="zext_ln75_cast_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="22" slack="0"/>
<pin id="112" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln75_cast/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="store_ln0_store_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="1" slack="0"/>
<pin id="116" dir="0" index="1" bw="23" slack="0"/>
<pin id="117" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="119" class="1004" name="store_ln0_store_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="22" slack="0"/>
<pin id="121" dir="0" index="1" bw="32" slack="0"/>
<pin id="122" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="loop_iter_1_load_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="23" slack="1"/>
<pin id="126" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="loop_iter_1/2 "/>
</bind>
</comp>

<comp id="127" class="1004" name="icmp_ln44_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="23" slack="0"/>
<pin id="129" dir="0" index="1" bw="23" slack="0"/>
<pin id="130" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln44/2 "/>
</bind>
</comp>

<comp id="133" class="1004" name="loop_iter_2_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="23" slack="0"/>
<pin id="135" dir="0" index="1" bw="1" slack="0"/>
<pin id="136" dir="1" index="2" bw="23" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="loop_iter_2/2 "/>
</bind>
</comp>

<comp id="139" class="1004" name="largest_1_load_load_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="32" slack="1"/>
<pin id="141" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="largest_1_load/2 "/>
</bind>
</comp>

<comp id="142" class="1004" name="shl_ln46_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="32" slack="0"/>
<pin id="144" dir="0" index="1" bw="1" slack="0"/>
<pin id="145" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln46/2 "/>
</bind>
</comp>

<comp id="148" class="1004" name="left_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="32" slack="0"/>
<pin id="150" dir="0" index="1" bw="1" slack="0"/>
<pin id="151" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="left/2 "/>
</bind>
</comp>

<comp id="154" class="1004" name="zext_ln50_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="32" slack="0"/>
<pin id="156" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln50/2 "/>
</bind>
</comp>

<comp id="159" class="1004" name="zext_ln50_1_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="32" slack="0"/>
<pin id="161" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln50_1/2 "/>
</bind>
</comp>

<comp id="164" class="1004" name="right_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="32" slack="1"/>
<pin id="166" dir="0" index="1" bw="3" slack="0"/>
<pin id="167" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="right/3 "/>
</bind>
</comp>

<comp id="169" class="1004" name="icmp_ln50_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="32" slack="1"/>
<pin id="171" dir="0" index="1" bw="24" slack="0"/>
<pin id="172" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln50/3 "/>
</bind>
</comp>

<comp id="174" class="1004" name="icmp_ln50_1_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="32" slack="0"/>
<pin id="176" dir="0" index="1" bw="32" slack="0"/>
<pin id="177" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln50_1/3 "/>
</bind>
</comp>

<comp id="180" class="1004" name="select_ln50_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="1" slack="0"/>
<pin id="182" dir="0" index="1" bw="32" slack="1"/>
<pin id="183" dir="0" index="2" bw="32" slack="1"/>
<pin id="184" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln50/3 "/>
</bind>
</comp>

<comp id="186" class="1004" name="largest_3_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="1" slack="0"/>
<pin id="188" dir="0" index="1" bw="32" slack="0"/>
<pin id="189" dir="0" index="2" bw="32" slack="1"/>
<pin id="190" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="largest_3/3 "/>
</bind>
</comp>

<comp id="193" class="1004" name="zext_ln54_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="32" slack="0"/>
<pin id="195" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln54/3 "/>
</bind>
</comp>

<comp id="198" class="1004" name="zext_ln54_1_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="32" slack="0"/>
<pin id="200" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln54_1/3 "/>
</bind>
</comp>

<comp id="203" class="1004" name="icmp_ln54_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="32" slack="1"/>
<pin id="205" dir="0" index="1" bw="24" slack="0"/>
<pin id="206" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln54/4 "/>
</bind>
</comp>

<comp id="208" class="1004" name="icmp_ln54_1_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="32" slack="0"/>
<pin id="210" dir="0" index="1" bw="32" slack="0"/>
<pin id="211" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln54_1/4 "/>
</bind>
</comp>

<comp id="214" class="1004" name="select_ln54_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="1" slack="0"/>
<pin id="216" dir="0" index="1" bw="32" slack="1"/>
<pin id="217" dir="0" index="2" bw="32" slack="1"/>
<pin id="218" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln54/4 "/>
</bind>
</comp>

<comp id="220" class="1004" name="largest_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="1" slack="0"/>
<pin id="222" dir="0" index="1" bw="32" slack="0"/>
<pin id="223" dir="0" index="2" bw="32" slack="1"/>
<pin id="224" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="largest/4 "/>
</bind>
</comp>

<comp id="227" class="1004" name="icmp_ln58_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="32" slack="0"/>
<pin id="229" dir="0" index="1" bw="32" slack="2"/>
<pin id="230" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln58/4 "/>
</bind>
</comp>

<comp id="232" class="1004" name="zext_ln62_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="32" slack="0"/>
<pin id="234" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln62/4 "/>
</bind>
</comp>

<comp id="237" class="1004" name="store_ln44_store_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="23" slack="2"/>
<pin id="239" dir="0" index="1" bw="23" slack="3"/>
<pin id="240" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln44/4 "/>
</bind>
</comp>

<comp id="241" class="1004" name="store_ln44_store_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="32" slack="0"/>
<pin id="243" dir="0" index="1" bw="32" slack="3"/>
<pin id="244" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln44/4 "/>
</bind>
</comp>

<comp id="246" class="1005" name="largest_1_reg_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="32" slack="0"/>
<pin id="248" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="largest_1 "/>
</bind>
</comp>

<comp id="253" class="1005" name="loop_iter_reg_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="23" slack="0"/>
<pin id="255" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opset="loop_iter "/>
</bind>
</comp>

<comp id="260" class="1005" name="icmp_ln44_reg_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="1" slack="1"/>
<pin id="262" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln44 "/>
</bind>
</comp>

<comp id="264" class="1005" name="loop_iter_2_reg_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="23" slack="2"/>
<pin id="266" dir="1" index="1" bw="23" slack="2"/>
</pin_list>
<bind>
<opset="loop_iter_2 "/>
</bind>
</comp>

<comp id="269" class="1005" name="largest_1_load_reg_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="32" slack="1"/>
<pin id="271" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="largest_1_load "/>
</bind>
</comp>

<comp id="276" class="1005" name="shl_ln46_reg_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="32" slack="1"/>
<pin id="278" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="shl_ln46 "/>
</bind>
</comp>

<comp id="281" class="1005" name="left_reg_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="32" slack="1"/>
<pin id="283" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="left "/>
</bind>
</comp>

<comp id="287" class="1005" name="input_r_addr_2_reg_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="23" slack="1"/>
<pin id="289" dir="1" index="1" bw="23" slack="1"/>
</pin_list>
<bind>
<opset="input_r_addr_2 "/>
</bind>
</comp>

<comp id="292" class="1005" name="input_r_addr_3_reg_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="23" slack="1"/>
<pin id="294" dir="1" index="1" bw="23" slack="1"/>
</pin_list>
<bind>
<opset="input_r_addr_3 "/>
</bind>
</comp>

<comp id="297" class="1005" name="right_reg_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="32" slack="1"/>
<pin id="299" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="right "/>
</bind>
</comp>

<comp id="303" class="1005" name="temp_reg_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="32" slack="3"/>
<pin id="305" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="temp "/>
</bind>
</comp>

<comp id="308" class="1005" name="largest_3_reg_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="32" slack="1"/>
<pin id="310" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="largest_3 "/>
</bind>
</comp>

<comp id="314" class="1005" name="input_r_addr_4_reg_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="23" slack="1"/>
<pin id="316" dir="1" index="1" bw="23" slack="1"/>
</pin_list>
<bind>
<opset="input_r_addr_4 "/>
</bind>
</comp>

<comp id="319" class="1005" name="input_r_addr_5_reg_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="23" slack="1"/>
<pin id="321" dir="1" index="1" bw="23" slack="1"/>
</pin_list>
<bind>
<opset="input_r_addr_5 "/>
</bind>
</comp>

<comp id="324" class="1005" name="icmp_ln58_reg_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="1" slack="1"/>
<pin id="326" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln58 "/>
</bind>
</comp>

<comp id="328" class="1005" name="input_r_addr_reg_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="23" slack="1"/>
<pin id="330" dir="1" index="1" bw="23" slack="1"/>
</pin_list>
<bind>
<opset="input_r_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="49"><net_src comp="4" pin="0"/><net_sink comp="46" pin=0"/></net>

<net id="53"><net_src comp="4" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="58"><net_src comp="6" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="59"><net_src comp="0" pin="0"/><net_sink comp="54" pin=1"/></net>

<net id="65"><net_src comp="2" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="66"><net_src comp="36" pin="0"/><net_sink comp="60" pin=1"/></net>

<net id="76"><net_src comp="60" pin="3"/><net_sink comp="67" pin=2"/></net>

<net id="82"><net_src comp="2" pin="0"/><net_sink comp="77" pin=0"/></net>

<net id="83"><net_src comp="36" pin="0"/><net_sink comp="77" pin=1"/></net>

<net id="84"><net_src comp="77" pin="3"/><net_sink comp="67" pin=0"/></net>

<net id="90"><net_src comp="2" pin="0"/><net_sink comp="85" pin=0"/></net>

<net id="91"><net_src comp="36" pin="0"/><net_sink comp="85" pin=1"/></net>

<net id="92"><net_src comp="85" pin="3"/><net_sink comp="67" pin=0"/></net>

<net id="98"><net_src comp="2" pin="0"/><net_sink comp="93" pin=0"/></net>

<net id="99"><net_src comp="36" pin="0"/><net_sink comp="93" pin=1"/></net>

<net id="100"><net_src comp="93" pin="3"/><net_sink comp="67" pin=2"/></net>

<net id="106"><net_src comp="2" pin="0"/><net_sink comp="101" pin=0"/></net>

<net id="107"><net_src comp="36" pin="0"/><net_sink comp="101" pin=1"/></net>

<net id="108"><net_src comp="101" pin="3"/><net_sink comp="67" pin=2"/></net>

<net id="109"><net_src comp="67" pin="7"/><net_sink comp="67" pin=1"/></net>

<net id="113"><net_src comp="54" pin="2"/><net_sink comp="110" pin=0"/></net>

<net id="118"><net_src comp="18" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="123"><net_src comp="110" pin="1"/><net_sink comp="119" pin=0"/></net>

<net id="131"><net_src comp="124" pin="1"/><net_sink comp="127" pin=0"/></net>

<net id="132"><net_src comp="24" pin="0"/><net_sink comp="127" pin=1"/></net>

<net id="137"><net_src comp="124" pin="1"/><net_sink comp="133" pin=0"/></net>

<net id="138"><net_src comp="34" pin="0"/><net_sink comp="133" pin=1"/></net>

<net id="146"><net_src comp="139" pin="1"/><net_sink comp="142" pin=0"/></net>

<net id="147"><net_src comp="4" pin="0"/><net_sink comp="142" pin=1"/></net>

<net id="152"><net_src comp="142" pin="2"/><net_sink comp="148" pin=0"/></net>

<net id="153"><net_src comp="4" pin="0"/><net_sink comp="148" pin=1"/></net>

<net id="157"><net_src comp="148" pin="2"/><net_sink comp="154" pin=0"/></net>

<net id="158"><net_src comp="154" pin="1"/><net_sink comp="60" pin=2"/></net>

<net id="162"><net_src comp="139" pin="1"/><net_sink comp="159" pin=0"/></net>

<net id="163"><net_src comp="159" pin="1"/><net_sink comp="77" pin=2"/></net>

<net id="168"><net_src comp="38" pin="0"/><net_sink comp="164" pin=1"/></net>

<net id="173"><net_src comp="40" pin="0"/><net_sink comp="169" pin=1"/></net>

<net id="178"><net_src comp="67" pin="7"/><net_sink comp="174" pin=0"/></net>

<net id="179"><net_src comp="67" pin="3"/><net_sink comp="174" pin=1"/></net>

<net id="185"><net_src comp="174" pin="2"/><net_sink comp="180" pin=0"/></net>

<net id="191"><net_src comp="169" pin="2"/><net_sink comp="186" pin=0"/></net>

<net id="192"><net_src comp="180" pin="3"/><net_sink comp="186" pin=1"/></net>

<net id="196"><net_src comp="164" pin="2"/><net_sink comp="193" pin=0"/></net>

<net id="197"><net_src comp="193" pin="1"/><net_sink comp="85" pin=2"/></net>

<net id="201"><net_src comp="186" pin="3"/><net_sink comp="198" pin=0"/></net>

<net id="202"><net_src comp="198" pin="1"/><net_sink comp="93" pin=2"/></net>

<net id="207"><net_src comp="40" pin="0"/><net_sink comp="203" pin=1"/></net>

<net id="212"><net_src comp="67" pin="3"/><net_sink comp="208" pin=0"/></net>

<net id="213"><net_src comp="67" pin="7"/><net_sink comp="208" pin=1"/></net>

<net id="219"><net_src comp="208" pin="2"/><net_sink comp="214" pin=0"/></net>

<net id="225"><net_src comp="203" pin="2"/><net_sink comp="220" pin=0"/></net>

<net id="226"><net_src comp="214" pin="3"/><net_sink comp="220" pin=1"/></net>

<net id="231"><net_src comp="220" pin="3"/><net_sink comp="227" pin=0"/></net>

<net id="235"><net_src comp="220" pin="3"/><net_sink comp="232" pin=0"/></net>

<net id="236"><net_src comp="232" pin="1"/><net_sink comp="101" pin=2"/></net>

<net id="245"><net_src comp="220" pin="3"/><net_sink comp="241" pin=0"/></net>

<net id="249"><net_src comp="46" pin="1"/><net_sink comp="246" pin=0"/></net>

<net id="250"><net_src comp="246" pin="1"/><net_sink comp="119" pin=1"/></net>

<net id="251"><net_src comp="246" pin="1"/><net_sink comp="139" pin=0"/></net>

<net id="252"><net_src comp="246" pin="1"/><net_sink comp="241" pin=1"/></net>

<net id="256"><net_src comp="50" pin="1"/><net_sink comp="253" pin=0"/></net>

<net id="257"><net_src comp="253" pin="1"/><net_sink comp="114" pin=1"/></net>

<net id="258"><net_src comp="253" pin="1"/><net_sink comp="124" pin=0"/></net>

<net id="259"><net_src comp="253" pin="1"/><net_sink comp="237" pin=1"/></net>

<net id="263"><net_src comp="127" pin="2"/><net_sink comp="260" pin=0"/></net>

<net id="267"><net_src comp="133" pin="2"/><net_sink comp="264" pin=0"/></net>

<net id="268"><net_src comp="264" pin="1"/><net_sink comp="237" pin=0"/></net>

<net id="272"><net_src comp="139" pin="1"/><net_sink comp="269" pin=0"/></net>

<net id="273"><net_src comp="269" pin="1"/><net_sink comp="180" pin=2"/></net>

<net id="274"><net_src comp="269" pin="1"/><net_sink comp="186" pin=2"/></net>

<net id="275"><net_src comp="269" pin="1"/><net_sink comp="227" pin=1"/></net>

<net id="279"><net_src comp="142" pin="2"/><net_sink comp="276" pin=0"/></net>

<net id="280"><net_src comp="276" pin="1"/><net_sink comp="164" pin=0"/></net>

<net id="284"><net_src comp="148" pin="2"/><net_sink comp="281" pin=0"/></net>

<net id="285"><net_src comp="281" pin="1"/><net_sink comp="169" pin=0"/></net>

<net id="286"><net_src comp="281" pin="1"/><net_sink comp="180" pin=1"/></net>

<net id="290"><net_src comp="60" pin="3"/><net_sink comp="287" pin=0"/></net>

<net id="291"><net_src comp="287" pin="1"/><net_sink comp="67" pin=2"/></net>

<net id="295"><net_src comp="77" pin="3"/><net_sink comp="292" pin=0"/></net>

<net id="296"><net_src comp="292" pin="1"/><net_sink comp="67" pin=0"/></net>

<net id="300"><net_src comp="164" pin="2"/><net_sink comp="297" pin=0"/></net>

<net id="301"><net_src comp="297" pin="1"/><net_sink comp="203" pin=0"/></net>

<net id="302"><net_src comp="297" pin="1"/><net_sink comp="214" pin=1"/></net>

<net id="306"><net_src comp="67" pin="3"/><net_sink comp="303" pin=0"/></net>

<net id="307"><net_src comp="303" pin="1"/><net_sink comp="67" pin=1"/></net>

<net id="311"><net_src comp="186" pin="3"/><net_sink comp="308" pin=0"/></net>

<net id="312"><net_src comp="308" pin="1"/><net_sink comp="214" pin=2"/></net>

<net id="313"><net_src comp="308" pin="1"/><net_sink comp="220" pin=2"/></net>

<net id="317"><net_src comp="85" pin="3"/><net_sink comp="314" pin=0"/></net>

<net id="318"><net_src comp="314" pin="1"/><net_sink comp="67" pin=0"/></net>

<net id="322"><net_src comp="93" pin="3"/><net_sink comp="319" pin=0"/></net>

<net id="323"><net_src comp="319" pin="1"/><net_sink comp="67" pin=2"/></net>

<net id="327"><net_src comp="227" pin="2"/><net_sink comp="324" pin=0"/></net>

<net id="331"><net_src comp="101" pin="3"/><net_sink comp="328" pin=0"/></net>

<net id="332"><net_src comp="328" pin="1"/><net_sink comp="67" pin=2"/></net>

<net id="333"><net_src comp="328" pin="1"/><net_sink comp="67" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: input_r | {5 6 }
 - Input state : 
	Port: single_heap_sort_Pipeline_VITIS_LOOP_44_1 : zext_ln75 | {1 }
	Port: single_heap_sort_Pipeline_VITIS_LOOP_44_1 : input_r | {2 3 4 5 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
	State 2
		icmp_ln44 : 1
		loop_iter_2 : 1
		br_ln44 : 2
		shl_ln46 : 1
		left : 1
		zext_ln50 : 1
		input_r_addr_2 : 2
		input_r_load_1 : 3
		zext_ln50_1 : 1
		input_r_addr_3 : 2
		temp : 3
	State 3
		icmp_ln50_1 : 1
		select_ln50 : 2
		largest_3 : 3
		zext_ln54 : 1
		input_r_addr_4 : 2
		input_r_load_3 : 3
		zext_ln54_1 : 4
		input_r_addr_5 : 5
		input_r_load_4 : 6
	State 4
		icmp_ln54_1 : 1
		select_ln54 : 2
		largest : 3
		icmp_ln58 : 4
		br_ln58 : 5
		zext_ln62 : 4
		input_r_addr : 5
		input_r_load : 6
		store_ln44 : 4
	State 5
		store_ln11 : 1
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------|---------|---------|
| Operation|      Functional Unit      |    FF   |   LUT   |
|----------|---------------------------|---------|---------|
|          |     select_ln50_fu_180    |    0    |    32   |
|  select  |      largest_3_fu_186     |    0    |    32   |
|          |     select_ln54_fu_214    |    0    |    32   |
|          |       largest_fu_220      |    0    |    32   |
|----------|---------------------------|---------|---------|
|          |      icmp_ln44_fu_127     |    0    |    16   |
|          |      icmp_ln50_fu_169     |    0    |    20   |
|   icmp   |     icmp_ln50_1_fu_174    |    0    |    20   |
|          |      icmp_ln54_fu_203     |    0    |    20   |
|          |     icmp_ln54_1_fu_208    |    0    |    20   |
|          |      icmp_ln58_fu_227     |    0    |    20   |
|----------|---------------------------|---------|---------|
|    add   |     loop_iter_2_fu_133    |    0    |    30   |
|          |        right_fu_164       |    0    |    39   |
|----------|---------------------------|---------|---------|
|   read   | zext_ln75_read_read_fu_54 |    0    |    0    |
|----------|---------------------------|---------|---------|
|          |   zext_ln75_cast_fu_110   |    0    |    0    |
|          |      zext_ln50_fu_154     |    0    |    0    |
|   zext   |     zext_ln50_1_fu_159    |    0    |    0    |
|          |      zext_ln54_fu_193     |    0    |    0    |
|          |     zext_ln54_1_fu_198    |    0    |    0    |
|          |      zext_ln62_fu_232     |    0    |    0    |
|----------|---------------------------|---------|---------|
|    shl   |      shl_ln46_fu_142      |    0    |    0    |
|----------|---------------------------|---------|---------|
|    or    |        left_fu_148        |    0    |    0    |
|----------|---------------------------|---------|---------|
|   Total  |                           |    0    |   313   |
|----------|---------------------------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|   icmp_ln44_reg_260  |    1   |
|   icmp_ln58_reg_324  |    1   |
|input_r_addr_2_reg_287|   23   |
|input_r_addr_3_reg_292|   23   |
|input_r_addr_4_reg_314|   23   |
|input_r_addr_5_reg_319|   23   |
| input_r_addr_reg_328 |   23   |
|largest_1_load_reg_269|   32   |
|   largest_1_reg_246  |   32   |
|   largest_3_reg_308  |   32   |
|     left_reg_281     |   32   |
|  loop_iter_2_reg_264 |   23   |
|   loop_iter_reg_253  |   23   |
|     right_reg_297    |   32   |
|   shl_ln46_reg_276   |   32   |
|     temp_reg_303     |   32   |
+----------------------+--------+
|         Total        |   387  |
+----------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_67 |  p0  |   5  |  23  |   115  ||    26   |
| grp_access_fu_67 |  p1  |   2  |  32  |   64   ||    9    |
| grp_access_fu_67 |  p2  |   6  |   0  |    0   ||    31   |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   179  ||  1.391  ||    66   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   313  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    -   |   66   |
|  Register |    -   |   387  |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   387  |   379  |
+-----------+--------+--------+--------+
