///*
// * SYSTEM_Driver.c
// *
// *  Created on: Oct 1, 2018
// *      Author: zsolt.balo
// */
//
//#include "SYSTEM_Driver_Cfg.h"
//
//void SYSTEM_Driver_Software_Reset()
//{
//	uint32 Old_register_value = 0x00;
//	uint32 New_register_value = 0x00;
//
//	Old_register_value = SCB->AIRCR;
//	Old_register_value &= ~(SYSTEM_DRIVER_AIRCR_VECTORKEY_CLEAR_MASK);
//
//	New_register_value = (Old_register_value)|(SYSTEM_DRIVER_AIRCR_VECTORKEY_MASK)|(0x01<<0x02);
//
//	SCB->AIRCR = New_register_value;
//}
//
//void SYSTEM_Driver_Set_System_Clock()
//{
//	volatile uint32  StartUpCounter = 0, HSEStatus = 0;
//
//	/* Enable HSE */
//	RCC->CR |= SYSTEM_DRIVER_HSE_ON;
//
//	do
//	{
//		HSEStatus = RCC->CR & SYSTEM_DRIVER_HSE_CLOCK_READY;
//		StartUpCounter++;
//	} while((HSEStatus == 0) && (StartUpCounter != 0x500));
//
//	if ((RCC->CR & SYSTEM_DRIVER_HSE_CLOCK_READY) != NOK)
//	{
//		HSEStatus = (uint32_t)0x01;
//	}
//	else
//	{
//		HSEStatus = (uint32_t)0x00;
//	}
//
//	if (HSEStatus == (uint32_t)0x01)
//	{
//		/* Enable HSI */
//		RCC->CR |= SYSTEM_DRIVER_HSI_ON;
//		/* Wait till HSI is ready */
//		while((RCC->CR & SYSTEM_DRIVER_HSI_CLOCK_READY) == 0){}
//
//		/* Select HSI as system clock source */
//		RCC->CFGR &= (uint32_t)((uint32_t)~(0x03));
//		RCC->CFGR |= (uint32_t)SYSTEM_DRIVER_SWITCH_TO_HSI;
//
//		/* Clear AHB,APB1 and APB2 prescalers*/
//		RCC->CFGR &= (uint32_t)(~((0x0F)<<0x04));
//		RCC->CFGR &= (uint32_t)(~((0x07)<<0x08));
//		RCC->CFGR &= (uint32_t)(~((0x07)<<0x0B));
//
//		/* Disable PLL */
//		RCC->CR &= SYSTEM_DRIVER_PLL_OFF;
//
//		/* HCLK = SYSCLK */
//		RCC->CFGR |= (uint32_t)SYSTEM_DRIVER_HCLK_DIV;
//
//		/* PCLK1 = HCLK */
//		RCC->CFGR |= (uint32_t)SYSTEM_DRIVER_PCLK1_DIV;
//
//		/* PCLK2 = HCLK */
//		RCC->CFGR |= (uint32_t)SYSTEM_DRIVER_PCLK2_DIV;
//
//		/*  PLL configuration: PLLCLK = HSE * 9 = 72 MHz */
//		RCC->CFGR &= (uint32)((uint32)(~((uint32)((0x0F<<0x12)|(0x01<<0x10)))));
//		RCC->CFGR |= (uint32)(SYSTEM_DRIVER_PLL_SOURCE | SYSTEM_DRIVER_PLL_MULTIPLIER);
//
//		/* Enable PLL */
//		RCC->CR |= SYSTEM_DRIVER_PLL_ON;
//
//		/* Wait till PLL is ready */
//		while((RCC->CR & SYSTEM_DRIVER_PLL_CLOCK_READY) == 0){}
//
//		#if(SYSTEM_DRIVER_CLK_SOURCE == SYSTEM_DRIVER_SWITCH_TO_HSI)
//			/* Select configured clock source */
//			RCC->CFGR |= (uint32_t)SYSTEM_DRIVER_CLK_SOURCE;
//
//			/* Wait till PLL is used as system clock source */
//			while ((RCC->CFGR & (uint32_t)RCC_CFGR_SWS) != 0x00){}
//
//		#elif(SYSTEM_DRIVER_CLK_SOURCE == SYSTEM_DRIVER_SWITCH_TO_HSE)
//			/* Select configured clock source */
//			RCC->CFGR |= (uint32_t)SYSTEM_DRIVER_CLK_SOURCE;
//
//			/* Wait till PLL is used as system clock source */
//			while ((RCC->CFGR & (uint32_t)RCC_CFGR_SWS) != 0x04){}
//
//		#elif(SYSTEM_DRIVER_CLK_SOURCE == SYSTEM_DRIVER_SWITCH_TO_PLL)
//			/* Select configured clock source */
//			RCC->CFGR |= (uint32_t)SYSTEM_DRIVER_CLK_SOURCE;
//
//			/* Wait till PLL is used as system clock source */
//			while ((RCC->CFGR & (uint32_t)RCC_CFGR_SWS) != 0x08){}
//		#endif
//	}
//}
//
//
