============================================================
   Tang Dynasty, V4.5.12562
   Copyright:   Shanghai Anlogic Infotech Co., Ltd.
                2011 - 2021
   Executable = E:/Anlogic/bin/td.exe
   Built at =   11:23:57 Jun  4 2019
   Run by =     Administrator
   Run Date =   Mon Dec  9 16:52:11 2019

   Run on =     PC-20190811NNTS
============================================================
RUN-1002 : start command "open_project Quick_Start.al"
HDL-1007 : analyze verilog file CPLD_SOC_AHB_TOP.v
HDL-5007 WARNING: redeclaration of ansi port 'gpio_out' is not allowed in CPLD_SOC_AHB_TOP.v(26)
HDL-5007 WARNING: 'pnumcnt0' is already implicitly declared on line 34 in CPLD_SOC_AHB_TOP.v(91)
HDL-5007 WARNING: 'pwm_state_read' is already implicitly declared on line 51 in CPLD_SOC_AHB_TOP.v(92)
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/M3WithAHB.v
HDL-1007 : analyze verilog file src/AHB.v
HDL-1007 : analyze verilog file src/OnePWM.v
RUN-1003 : finish command "open_project Quick_Start.al" in  1.602289s wall, 0.093601s user + 0.015600s system = 0.109201s CPU (6.8%)

RUN-1004 : used memory is 32 MB, reserved memory is 14 MB, peak memory is 32 MB
RUN-1002 : start command "import_device ef2_4.db -package EF2L45LG144B"
ARC-1001 : Device Initialization.
ARC-1001 : ---------------------------------------------------------
ARC-1001 :       OPTION       |          IO           |   SETTING   
ARC-1001 : ---------------------------------------------------------
ARC-1001 :        done        |         P109          |    gpio    
ARC-1001 :        initn       |         P110          |    gpio    
ARC-1001 :      programn      |         P119          |  dedicated  
ARC-1001 :   tdi/tms/tck/tdo  |  P136/P130/P131/P137  |  dedicated  
ARC-1001 : ---------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db Quick_Start_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V4.5.12562.
RUN-1001 : Database version number 46115.
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import flow parameters
RUN-1003 : finish command "import_db Quick_Start_pr.db" in  5.778840s wall, 3.525623s user + 0.296402s system = 3.822024s CPU (66.1%)

RUN-1004 : used memory is 261 MB, reserved memory is 240 MB, peak memory is 261 MB
RUN-1002 : start command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EF2L45B
RUN-1002 : start command "bit_to_vec -chip EF2L45B -m program_spi -bit Quick_Start.bit"
RUN-1003 : finish command "bit_to_vec -chip EF2L45B -m program_spi -bit Quick_Start.bit" in  3.332106s wall, 1.310408s user + 0.062400s system = 1.372809s CPU (41.2%)

RUN-1004 : used memory is 399 MB, reserved memory is 374 MB, peak memory is 402 MB
RUN-1002 : start command "program_spief -cable 0 -spd 6"
RUN-1003 : finish command "program_spief -cable 0 -spd 6" in  7.640922s wall, 1.809612s user + 0.171601s system = 1.981213s CPU (25.9%)

RUN-1004 : used memory is 398 MB, reserved memory is 376 MB, peak memory is 402 MB
RUN-1002 : start command "bit_to_vec -chip EF2L45B -m verify_spi -bit Quick_Start.bit"
RUN-1002 : start command "program -cable 0 -spd 4"
RUN-1003 : finish command "program -cable 0 -spd 4" in  2.143543s wall, 0.124801s user + 0.015600s system = 0.140401s CPU (6.5%)

RUN-1004 : used memory is 343 MB, reserved memory is 321 MB, peak memory is 402 MB
RUN-1002 : start command "program -cable 0 -spd 1"
RUN-1003 : finish command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0" in  14.223659s wall, 3.744024s user + 0.312002s system = 4.056026s CPU (28.5%)

RUN-1004 : used memory is 331 MB, reserved memory is 311 MB, peak memory is 402 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file CPLD_SOC_AHB_TOP.v
HDL-5007 WARNING: redeclaration of ansi port 'gpio_out' is not allowed in CPLD_SOC_AHB_TOP.v(26)
HDL-5007 WARNING: 'pnumcnt0' is already implicitly declared on line 34 in CPLD_SOC_AHB_TOP.v(91)
HDL-5007 WARNING: 'pwm_state_read' is already implicitly declared on line 51 in CPLD_SOC_AHB_TOP.v(92)
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/M3WithAHB.v
HDL-1007 : analyze verilog file src/AHB.v
HDL-1007 : analyze verilog file src/OnePWM.v
RUN-1002 : start command "elaborate -top CPLD_SOC_AHB_TOP"
HDL-1007 : elaborate module CPLD_SOC_AHB_TOP in CPLD_SOC_AHB_TOP.v(1)
HDL-1007 : elaborate module PLL in al_ip/PLL.v(25)
HDL-1007 : elaborate module EF2_PHY_PLL(FIN="25.000",FBCLK_DIV=40,CLKC0_DIV=5,CLKC1_DIV=10,CLKC2_DIV=40,CLKC3_DIV=125,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",CLKC3_ENABLE="ENABLE",FEEDBK_MODE="NOCOMP",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=4,CLKC1_CPHASE=9,CLKC2_CPHASE=39,CLKC3_CPHASE=124,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE",INTPI=3,HIGH_SPEED_EN="ENABLE",OFFSET_MODE="EXT",CLKC0_DUTY=0.5,CLKC1_DUTY=0.5,CLKC0_DUTY_INT=3,CLKC1_DUTY_INT=5) in E:/Anlogic/arch/ef2_macro.v(2693)
HDL-1007 : elaborate module AHB in src/AHB.v(1)
HDL-5007 WARNING: port 'i2s_mst_clk' is not connected on this instance in al_ip/M3WithAHB.v(62)
HDL-5007 WARNING: port 'sleep_out' remains unconnected for this instance in al_ip/M3WithAHB.v(62)
HDL-1007 : elaborate module M3WithAHB in al_ip/M3WithAHB.v(14)
HDL-1007 : elaborate module EF2_PHY_MCU(GPIO_L0="ENABLE",GPIO_L1="ENABLE",GPIO_L8="ENABLE",GPIO_L9="ENABLE") in E:/Anlogic/arch/ef2_macro.v(780)
HDL-5007 WARNING: input port 'i2s_mst_clk' is not connected on this instance in al_ip/M3WithAHB.v(46)
HDL-5007 WARNING: actual bit length 1 differs from formal bit length 32 for port 'gpio_in' in CPLD_SOC_AHB_TOP.v(50)
HDL-1007 : elaborate module OnePWM in src/OnePWM.v(1)
HDL-5007 WARNING: net 'gpio_in' does not have a driver in CPLD_SOC_AHB_TOP.v(50)
HDL-1200 : Current top model is CPLD_SOC_AHB_TOP
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc EF2L45BG144B.adc"
RUN-1002 : start command "set_pin_assignment clkin  LOCATION = P28;  	"
RUN-1002 : start command "set_pin_assignment rst_n  LOCATION = P38;  	"
RUN-1002 : start command "set_pin_assignment ledout[0]  LOCATION = P105;"
RUN-1002 : start command "set_pin_assignment ledout[1]  LOCATION = P104;"
RUN-1002 : start command "set_pin_assignment ledout[2]  LOCATION = P103;"
RUN-1002 : start command "set_pin_assignment ledout[3]  LOCATION = P100;"
RUN-1002 : start command "set_pin_assignment pwm[0]  LOCATION = P141;  "
RUN-1002 : start command "set_pin_assignment pwm[1]  LOCATION = P128;  "
RUN-1002 : start command "set_pin_assignment pwm[2]  LOCATION = P127;  "
RUN-1002 : start command "set_pin_assignment pwm[3]  LOCATION = P126;  "
RUN-1002 : start command "set_pin_assignment pwm[4]  LOCATION = P125;  "
RUN-1002 : start command "set_pin_assignment pwm[5]  LOCATION = P25;   "
RUN-1002 : start command "set_pin_assignment pwm[6]  LOCATION = P121;  "
RUN-1002 : start command "set_pin_assignment pwm[7]  LOCATION = P113;  "
RUN-1002 : start command "set_pin_assignment pwm[8]  LOCATION = P107;  "
RUN-1002 : start command "set_pin_assignment pwm[9]  LOCATION = P44;   "
RUN-1002 : start command "set_pin_assignment pwm[10]  LOCATION = P47;   "
RUN-1002 : start command "set_pin_assignment pwm[11]  LOCATION = P52;   "
RUN-1002 : start command "set_pin_assignment pwm[12]  LOCATION = P117;  "
RUN-1002 : start command "set_pin_assignment pwm[13]  LOCATION = P115;  "
RUN-1002 : start command "set_pin_assignment pwm[14]  LOCATION = P112;  "
RUN-1002 : start command "set_pin_assignment pwm[15]  LOCATION = P111;  "
RUN-1002 : start command "set_pin_assignment dir[0]  LOCATION = P138; "
RUN-1002 : start command "set_pin_assignment dir[1]  LOCATION = P21;  "
RUN-1002 : start command "set_pin_assignment dir[2]  LOCATION = P133; "
RUN-1002 : start command "set_pin_assignment dir[3]  LOCATION = P132; "
RUN-1002 : start command "set_pin_assignment dir[4]  LOCATION = P22;  "
RUN-1002 : start command "set_pin_assignment dir[5]  LOCATION = P23;  "
RUN-1002 : start command "set_pin_assignment dir[6]  LOCATION = P24;  "
RUN-1002 : start command "set_pin_assignment dir[7]  LOCATION = P122; "
RUN-1002 : start command "set_pin_assignment dir[8]  LOCATION = P114; "
RUN-1002 : start command "set_pin_assignment dir[9]  LOCATION = P42;  "
RUN-1002 : start command "set_pin_assignment dir[10]  LOCATION = P106; "
RUN-1002 : start command "set_pin_assignment dir[11]  LOCATION = P43;  "
RUN-1002 : start command "set_pin_assignment dir[12]  LOCATION = P45;  "
RUN-1002 : start command "set_pin_assignment dir[13]  LOCATION = P48;  "
RUN-1002 : start command "set_pin_assignment dir[14]  LOCATION = P54;  "
RUN-1002 : start command "set_pin_assignment dir[15]  LOCATION = P142; "
RUN-1002 : start command "set_pin_assignment limit_l[0]  LOCATION = P41; "
RUN-1002 : start command "set_pin_assignment limit_l[1]  LOCATION = P50; "
RUN-1002 : start command "set_pin_assignment limit_l[2]  LOCATION = P56; "
RUN-1002 : start command "set_pin_assignment limit_l[3]  LOCATION = P58; "
RUN-1002 : start command "set_pin_assignment limit_l[4]  LOCATION = P60; "
RUN-1002 : start command "set_pin_assignment limit_l[5]  LOCATION = P6;  "
RUN-1002 : start command "set_pin_assignment limit_l[6]  LOCATION = P2;  "
RUN-1002 : start command "set_pin_assignment limit_l[7]  LOCATION = P89; "
RUN-1002 : start command "set_pin_assignment limit_l[8]  LOCATION = P33; "
RUN-1002 : start command "set_pin_assignment limit_l[9]  LOCATION = P34; "
RUN-1002 : start command "set_pin_assignment limit_l[10]  LOCATION = P65; "
RUN-1002 : start command "set_pin_assignment limit_l[11]  LOCATION = P67; "
RUN-1002 : start command "set_pin_assignment limit_l[12]  LOCATION = P69;  "
RUN-1002 : start command "set_pin_assignment limit_l[13]  LOCATION = P1;  "
RUN-1002 : start command "set_pin_assignment limit_l[14]  LOCATION = P85; "
RUN-1002 : start command "set_pin_assignment limit_l[15]  LOCATION = P87; "
RUN-1002 : start command "set_pin_assignment limit_r[0]  LOCATION = P40; "
RUN-1002 : start command "set_pin_assignment limit_r[1]  LOCATION = P49; "
RUN-1002 : start command "set_pin_assignment limit_r[2]  LOCATION = P55; "
RUN-1002 : start command "set_pin_assignment limit_r[3]  LOCATION = P57; "
RUN-1002 : start command "set_pin_assignment limit_r[4]  LOCATION = P59; "
RUN-1002 : start command "set_pin_assignment limit_r[5]  LOCATION = P70; "
RUN-1002 : start command "set_pin_assignment limit_r[6]  LOCATION = P4;  "
RUN-1002 : start command "set_pin_assignment limit_r[7]  LOCATION = P86; "
RUN-1002 : start command "set_pin_assignment limit_r[8]  LOCATION = P94; "
RUN-1002 : start command "set_pin_assignment limit_r[9]  LOCATION = P94; "
USR-8055 ERROR: Pin limit_r[9] is set to the same pad with limit_r[8].
USR-8064 ERROR: Read EF2L45BG144B.adc error-out.
GUI-8309 ERROR: Failed to read adc EF2L45BG144B.adc.
HDL-1007 : analyze verilog file CPLD_SOC_AHB_TOP.v
HDL-5007 WARNING: redeclaration of ansi port 'gpio_out' is not allowed in CPLD_SOC_AHB_TOP.v(26)
HDL-5007 WARNING: 'pnumcnt0' is already implicitly declared on line 34 in CPLD_SOC_AHB_TOP.v(91)
HDL-5007 WARNING: 'pwm_state_read' is already implicitly declared on line 51 in CPLD_SOC_AHB_TOP.v(92)
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/M3WithAHB.v
HDL-1007 : analyze verilog file src/AHB.v
HDL-1007 : analyze verilog file src/OnePWM.v
RUN-1002 : start command "elaborate -top CPLD_SOC_AHB_TOP"
HDL-1007 : elaborate module CPLD_SOC_AHB_TOP in CPLD_SOC_AHB_TOP.v(1)
HDL-1007 : elaborate module PLL in al_ip/PLL.v(25)
HDL-1007 : elaborate module EF2_PHY_PLL(FIN="25.000",FBCLK_DIV=40,CLKC0_DIV=5,CLKC1_DIV=10,CLKC2_DIV=40,CLKC3_DIV=125,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",CLKC3_ENABLE="ENABLE",FEEDBK_MODE="NOCOMP",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=4,CLKC1_CPHASE=9,CLKC2_CPHASE=39,CLKC3_CPHASE=124,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE",INTPI=3,HIGH_SPEED_EN="ENABLE",OFFSET_MODE="EXT",CLKC0_DUTY=0.5,CLKC1_DUTY=0.5,CLKC0_DUTY_INT=3,CLKC1_DUTY_INT=5) in E:/Anlogic/arch/ef2_macro.v(2693)
HDL-1007 : elaborate module AHB in src/AHB.v(1)
HDL-5007 WARNING: port 'i2s_mst_clk' is not connected on this instance in al_ip/M3WithAHB.v(62)
HDL-5007 WARNING: port 'sleep_out' remains unconnected for this instance in al_ip/M3WithAHB.v(62)
HDL-1007 : elaborate module M3WithAHB in al_ip/M3WithAHB.v(14)
HDL-1007 : elaborate module EF2_PHY_MCU(GPIO_L0="ENABLE",GPIO_L1="ENABLE",GPIO_L8="ENABLE",GPIO_L9="ENABLE") in E:/Anlogic/arch/ef2_macro.v(780)
HDL-5007 WARNING: input port 'i2s_mst_clk' is not connected on this instance in al_ip/M3WithAHB.v(46)
HDL-5007 WARNING: actual bit length 1 differs from formal bit length 32 for port 'gpio_in' in CPLD_SOC_AHB_TOP.v(50)
HDL-1007 : elaborate module OnePWM in src/OnePWM.v(1)
HDL-5007 WARNING: net 'gpio_in' does not have a driver in CPLD_SOC_AHB_TOP.v(50)
HDL-1200 : Current top model is CPLD_SOC_AHB_TOP
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc EF2L45BG144B.adc"
RUN-1002 : start command "set_pin_assignment clkin  LOCATION = P28;  	"
RUN-1002 : start command "set_pin_assignment rst_n  LOCATION = P38;  	"
RUN-1002 : start command "set_pin_assignment ledout[0]  LOCATION = P105;"
RUN-1002 : start command "set_pin_assignment ledout[1]  LOCATION = P104;"
RUN-1002 : start command "set_pin_assignment ledout[2]  LOCATION = P103;"
RUN-1002 : start command "set_pin_assignment ledout[3]  LOCATION = P100;"
RUN-1002 : start command "set_pin_assignment pwm[0]  LOCATION = P141;  "
RUN-1002 : start command "set_pin_assignment pwm[1]  LOCATION = P128;  "
RUN-1002 : start command "set_pin_assignment pwm[2]  LOCATION = P127;  "
RUN-1002 : start command "set_pin_assignment pwm[3]  LOCATION = P126;  "
RUN-1002 : start command "set_pin_assignment pwm[4]  LOCATION = P125;  "
RUN-1002 : start command "set_pin_assignment pwm[5]  LOCATION = P25;   "
RUN-1002 : start command "set_pin_assignment pwm[6]  LOCATION = P121;  "
RUN-1002 : start command "set_pin_assignment pwm[7]  LOCATION = P113;  "
RUN-1002 : start command "set_pin_assignment pwm[8]  LOCATION = P107;  "
RUN-1002 : start command "set_pin_assignment pwm[9]  LOCATION = P44;   "
RUN-1002 : start command "set_pin_assignment pwm[10]  LOCATION = P47;   "
RUN-1002 : start command "set_pin_assignment pwm[11]  LOCATION = P52;   "
RUN-1002 : start command "set_pin_assignment pwm[12]  LOCATION = P117;  "
RUN-1002 : start command "set_pin_assignment pwm[13]  LOCATION = P115;  "
RUN-1002 : start command "set_pin_assignment pwm[14]  LOCATION = P112;  "
RUN-1002 : start command "set_pin_assignment pwm[15]  LOCATION = P111;  "
RUN-1002 : start command "set_pin_assignment dir[0]  LOCATION = P138; "
RUN-1002 : start command "set_pin_assignment dir[1]  LOCATION = P21;  "
RUN-1002 : start command "set_pin_assignment dir[2]  LOCATION = P133; "
RUN-1002 : start command "set_pin_assignment dir[3]  LOCATION = P132; "
RUN-1002 : start command "set_pin_assignment dir[4]  LOCATION = P22;  "
RUN-1002 : start command "set_pin_assignment dir[5]  LOCATION = P23;  "
RUN-1002 : start command "set_pin_assignment dir[6]  LOCATION = P24;  "
RUN-1002 : start command "set_pin_assignment dir[7]  LOCATION = P122; "
RUN-1002 : start command "set_pin_assignment dir[8]  LOCATION = P114; "
RUN-1002 : start command "set_pin_assignment dir[9]  LOCATION = P42;  "
RUN-1002 : start command "set_pin_assignment dir[10]  LOCATION = P106; "
RUN-1002 : start command "set_pin_assignment dir[11]  LOCATION = P43;  "
RUN-1002 : start command "set_pin_assignment dir[12]  LOCATION = P45;  "
RUN-1002 : start command "set_pin_assignment dir[13]  LOCATION = P48;  "
RUN-1002 : start command "set_pin_assignment dir[14]  LOCATION = P54;  "
RUN-1002 : start command "set_pin_assignment dir[15]  LOCATION = P142; "
RUN-1002 : start command "set_pin_assignment limit_l[0]  LOCATION = P41; "
RUN-1002 : start command "set_pin_assignment limit_l[1]  LOCATION = P50; "
RUN-1002 : start command "set_pin_assignment limit_l[2]  LOCATION = P56; "
RUN-1002 : start command "set_pin_assignment limit_l[3]  LOCATION = P58; "
RUN-1002 : start command "set_pin_assignment limit_l[4]  LOCATION = P60; "
RUN-1002 : start command "set_pin_assignment limit_l[5]  LOCATION = P6;  "
RUN-1002 : start command "set_pin_assignment limit_l[6]  LOCATION = P2;  "
RUN-1002 : start command "set_pin_assignment limit_l[7]  LOCATION = P89; "
RUN-1002 : start command "set_pin_assignment limit_l[8]  LOCATION = P33; "
RUN-1002 : start command "set_pin_assignment limit_l[9]  LOCATION = P34; "
RUN-1002 : start command "set_pin_assignment limit_l[10]  LOCATION = P65; "
RUN-1002 : start command "set_pin_assignment limit_l[11]  LOCATION = P67; "
RUN-1002 : start command "set_pin_assignment limit_l[12]  LOCATION = P69;  "
RUN-1002 : start command "set_pin_assignment limit_l[13]  LOCATION = P1;  "
RUN-1002 : start command "set_pin_assignment limit_l[14]  LOCATION = P85; "
RUN-1002 : start command "set_pin_assignment limit_l[15]  LOCATION = P87; "
RUN-1002 : start command "set_pin_assignment limit_r[0]  LOCATION = P40; "
RUN-1002 : start command "set_pin_assignment limit_r[1]  LOCATION = P49; "
RUN-1002 : start command "set_pin_assignment limit_r[2]  LOCATION = P55; "
RUN-1002 : start command "set_pin_assignment limit_r[3]  LOCATION = P57; "
RUN-1002 : start command "set_pin_assignment limit_r[4]  LOCATION = P59; "
RUN-1002 : start command "set_pin_assignment limit_r[5]  LOCATION = P6;  "
USR-8055 ERROR: Pin limit_r[5] is set to the same pad with limit_l[5].
USR-8064 ERROR: Read EF2L45BG144B.adc error-out.
GUI-8309 ERROR: Failed to read adc EF2L45BG144B.adc.
HDL-1007 : analyze verilog file CPLD_SOC_AHB_TOP.v
HDL-5007 WARNING: redeclaration of ansi port 'gpio_out' is not allowed in CPLD_SOC_AHB_TOP.v(26)
HDL-5007 WARNING: 'pnumcnt0' is already implicitly declared on line 34 in CPLD_SOC_AHB_TOP.v(91)
HDL-5007 WARNING: 'pwm_state_read' is already implicitly declared on line 51 in CPLD_SOC_AHB_TOP.v(92)
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/M3WithAHB.v
HDL-1007 : analyze verilog file src/AHB.v
HDL-1007 : analyze verilog file src/OnePWM.v
RUN-1002 : start command "elaborate -top CPLD_SOC_AHB_TOP"
HDL-1007 : elaborate module CPLD_SOC_AHB_TOP in CPLD_SOC_AHB_TOP.v(1)
HDL-1007 : elaborate module PLL in al_ip/PLL.v(25)
HDL-1007 : elaborate module EF2_PHY_PLL(FIN="25.000",FBCLK_DIV=40,CLKC0_DIV=5,CLKC1_DIV=10,CLKC2_DIV=40,CLKC3_DIV=125,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",CLKC3_ENABLE="ENABLE",FEEDBK_MODE="NOCOMP",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=4,CLKC1_CPHASE=9,CLKC2_CPHASE=39,CLKC3_CPHASE=124,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE",INTPI=3,HIGH_SPEED_EN="ENABLE",OFFSET_MODE="EXT",CLKC0_DUTY=0.5,CLKC1_DUTY=0.5,CLKC0_DUTY_INT=3,CLKC1_DUTY_INT=5) in E:/Anlogic/arch/ef2_macro.v(2693)
HDL-1007 : elaborate module AHB in src/AHB.v(1)
HDL-5007 WARNING: port 'i2s_mst_clk' is not connected on this instance in al_ip/M3WithAHB.v(62)
HDL-5007 WARNING: port 'sleep_out' remains unconnected for this instance in al_ip/M3WithAHB.v(62)
HDL-1007 : elaborate module M3WithAHB in al_ip/M3WithAHB.v(14)
HDL-1007 : elaborate module EF2_PHY_MCU(GPIO_L0="ENABLE",GPIO_L1="ENABLE",GPIO_L8="ENABLE",GPIO_L9="ENABLE") in E:/Anlogic/arch/ef2_macro.v(780)
HDL-5007 WARNING: input port 'i2s_mst_clk' is not connected on this instance in al_ip/M3WithAHB.v(46)
HDL-5007 WARNING: actual bit length 1 differs from formal bit length 32 for port 'gpio_in' in CPLD_SOC_AHB_TOP.v(50)
HDL-1007 : elaborate module OnePWM in src/OnePWM.v(1)
HDL-5007 WARNING: net 'gpio_in' does not have a driver in CPLD_SOC_AHB_TOP.v(50)
HDL-1200 : Current top model is CPLD_SOC_AHB_TOP
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc EF2L45BG144B.adc"
RUN-1002 : start command "set_pin_assignment clkin  LOCATION = P28;  	"
RUN-1002 : start command "set_pin_assignment rst_n  LOCATION = P38;  	"
RUN-1002 : start command "set_pin_assignment ledout[0]  LOCATION = P105;"
RUN-1002 : start command "set_pin_assignment ledout[1]  LOCATION = P104;"
RUN-1002 : start command "set_pin_assignment ledout[2]  LOCATION = P103;"
RUN-1002 : start command "set_pin_assignment ledout[3]  LOCATION = P100;"
RUN-1002 : start command "set_pin_assignment pwm[0]  LOCATION = P141;  "
RUN-1002 : start command "set_pin_assignment pwm[1]  LOCATION = P128;  "
RUN-1002 : start command "set_pin_assignment pwm[2]  LOCATION = P127;  "
RUN-1002 : start command "set_pin_assignment pwm[3]  LOCATION = P126;  "
RUN-1002 : start command "set_pin_assignment pwm[4]  LOCATION = P125;  "
RUN-1002 : start command "set_pin_assignment pwm[5]  LOCATION = P25;   "
RUN-1002 : start command "set_pin_assignment pwm[6]  LOCATION = P121;  "
RUN-1002 : start command "set_pin_assignment pwm[7]  LOCATION = P113;  "
RUN-1002 : start command "set_pin_assignment pwm[8]  LOCATION = P107;  "
RUN-1002 : start command "set_pin_assignment pwm[9]  LOCATION = P44;   "
RUN-1002 : start command "set_pin_assignment pwm[10]  LOCATION = P47;   "
RUN-1002 : start command "set_pin_assignment pwm[11]  LOCATION = P52;   "
RUN-1002 : start command "set_pin_assignment pwm[12]  LOCATION = P117;  "
RUN-1002 : start command "set_pin_assignment pwm[13]  LOCATION = P115;  "
RUN-1002 : start command "set_pin_assignment pwm[14]  LOCATION = P112;  "
RUN-1002 : start command "set_pin_assignment pwm[15]  LOCATION = P111;  "
RUN-1002 : start command "set_pin_assignment dir[0]  LOCATION = P138; "
RUN-1002 : start command "set_pin_assignment dir[1]  LOCATION = P21;  "
RUN-1002 : start command "set_pin_assignment dir[2]  LOCATION = P133; "
RUN-1002 : start command "set_pin_assignment dir[3]  LOCATION = P132; "
RUN-1002 : start command "set_pin_assignment dir[4]  LOCATION = P22;  "
RUN-1002 : start command "set_pin_assignment dir[5]  LOCATION = P23;  "
RUN-1002 : start command "set_pin_assignment dir[6]  LOCATION = P24;  "
RUN-1002 : start command "set_pin_assignment dir[7]  LOCATION = P122; "
RUN-1002 : start command "set_pin_assignment dir[8]  LOCATION = P114; "
RUN-1002 : start command "set_pin_assignment dir[9]  LOCATION = P42;  "
RUN-1002 : start command "set_pin_assignment dir[10]  LOCATION = P106; "
RUN-1002 : start command "set_pin_assignment dir[11]  LOCATION = P43;  "
RUN-1002 : start command "set_pin_assignment dir[12]  LOCATION = P45;  "
RUN-1002 : start command "set_pin_assignment dir[13]  LOCATION = P48;  "
RUN-1002 : start command "set_pin_assignment dir[14]  LOCATION = P54;  "
RUN-1002 : start command "set_pin_assignment dir[15]  LOCATION = P142; "
RUN-1002 : start command "set_pin_assignment limit_l[0]  LOCATION = P41; "
RUN-1002 : start command "set_pin_assignment limit_l[1]  LOCATION = P50; "
RUN-1002 : start command "set_pin_assignment limit_l[2]  LOCATION = P56; "
RUN-1002 : start command "set_pin_assignment limit_l[3]  LOCATION = P58; "
RUN-1002 : start command "set_pin_assignment limit_l[4]  LOCATION = P60; "
RUN-1002 : start command "set_pin_assignment limit_l[5]  LOCATION = P6;  "
RUN-1002 : start command "set_pin_assignment limit_l[6]  LOCATION = P2;  "
RUN-1002 : start command "set_pin_assignment limit_l[7]  LOCATION = P89; "
RUN-1002 : start command "set_pin_assignment limit_l[8]  LOCATION = P33; "
RUN-1002 : start command "set_pin_assignment limit_l[9]  LOCATION = P34; "
RUN-1002 : start command "set_pin_assignment limit_l[10]  LOCATION = P65; "
RUN-1002 : start command "set_pin_assignment limit_l[11]  LOCATION = P67; "
RUN-1002 : start command "set_pin_assignment limit_l[12]  LOCATION = P69; "
RUN-1002 : start command "set_pin_assignment limit_l[13]  LOCATION = P1;  "
RUN-1002 : start command "set_pin_assignment limit_l[14]  LOCATION = P85; "
RUN-1002 : start command "set_pin_assignment limit_l[15]  LOCATION = P87; "
RUN-1002 : start command "set_pin_assignment limit_r[0]  LOCATION = P40; "
RUN-1002 : start command "set_pin_assignment limit_r[1]  LOCATION = P49; "
RUN-1002 : start command "set_pin_assignment limit_r[2]  LOCATION = P55; "
RUN-1002 : start command "set_pin_assignment limit_r[3]  LOCATION = P57; "
RUN-1002 : start command "set_pin_assignment limit_r[4]  LOCATION = P59; "
RUN-1002 : start command "set_pin_assignment limit_r[5]  LOCATION = P70; "
RUN-1002 : start command "set_pin_assignment limit_r[6]  LOCATION = P4;  "
RUN-1002 : start command "set_pin_assignment limit_r[7]  LOCATION = P82; "
RUN-1002 : start command "set_pin_assignment limit_r[8]  LOCATION = P86; "
RUN-1002 : start command "set_pin_assignment limit_r[9]  LOCATION = P94; "
RUN-1002 : start command "set_pin_assignment limit_r[10]  LOCATION = P35; "
RUN-1002 : start command "set_pin_assignment limit_r[11]  LOCATION = P68; "
RUN-1002 : start command "set_pin_assignment limit_r[12]  LOCATION = P5;  "
RUN-1002 : start command "set_pin_assignment limit_r[13]  LOCATION = P3;  "
RUN-1002 : start command "set_pin_assignment limit_r[14]  LOCATION = P81; "
RUN-1002 : start command "set_pin_assignment limit_r[15]  LOCATION = P95; "
USR-6010 WARNING: ADC constraints: pin gpio_out[31] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[30] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[29] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[28] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[27] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[26] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[25] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[24] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[23] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[22] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[21] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[20] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[19] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[18] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[17] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[16] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[15] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[14] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[13] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[12] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[11] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[10] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[9] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[8] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[7] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[6] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[5] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[4] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[0] has no constraint.
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file E:/Anlogic/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "CPLD_SOC_AHB_TOP"
SYN-1012 : SanityCheck: Model "OnePWM"
SYN-1012 : SanityCheck: Model "AHB"
SYN-1012 : SanityCheck: Model "M3WithAHB"
SYN-1012 : SanityCheck: Model "PLL"
SYN-1043 : Mark PLL as IO macro for instance pll_inst
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "gpio_in" in CPLD_SOC_AHB_TOP.v(50)
SYN-5014 WARNING: the net's pin: pin "gpio_in[0]" in CPLD_SOC_AHB_TOP.v(29)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "ledout[0]" in CPLD_SOC_AHB_TOP.v(10)
SYN-5014 WARNING: the net's pin: pin "ledout[0]" in CPLD_SOC_AHB_TOP.v(10)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "ledout[1]" in CPLD_SOC_AHB_TOP.v(10)
SYN-5014 WARNING: the net's pin: pin "ledout[1]" in CPLD_SOC_AHB_TOP.v(10)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "ledout[2]" in CPLD_SOC_AHB_TOP.v(10)
SYN-5014 WARNING: the net's pin: pin "ledout[2]" in CPLD_SOC_AHB_TOP.v(10)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "ledout[3]" in CPLD_SOC_AHB_TOP.v(10)
SYN-5014 WARNING: the net's pin: pin "ledout[3]" in CPLD_SOC_AHB_TOP.v(10)
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
SYN-1011 : Flatten model OnePWM
SYN-1011 : Flatten model AHB
SYN-1011 : Flatten model M3WithAHB
SYN-1016 : Merged 1 instances.
SYN-1011 : Flatten model PLL
SYN-1016 : Merged 49 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 10353/263 useful/useless nets, 9488/160 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1021 : Optimized 8 onehot mux instances.
SYN-1020 : Optimized 480 distributor mux.
SYN-1016 : Merged 542 instances.
SYN-1015 : Optimize round 1, 3351 better
SYN-1014 : Optimize round 2
SYN-1032 : 9008/2969 useful/useless nets, 8143/512 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 562 better
SYN-1014 : Optimize round 3
SYN-1032 : 9008/0 useful/useless nets, 8143/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1003 : finish command "optimize_rtl" in  3.769981s wall, 3.463222s user + 0.031200s system = 3.494422s CPU (92.7%)

RUN-1004 : used memory is 162 MB, reserved memory is 207 MB, peak memory is 402 MB
RUN-1002 : start command "report_area -file Quick_Start_rtl.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                   102
  #input               34
  #output              68
  #inout                0

Gate Statistics
#Basic gates         4343
  #and                715
  #nand                 0
  #or                 506
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                140
  #bufif1               0
  #MX21                88
  #FADD                 0
  #DFF               2894
  #LATCH                0
#MACRO_ADD             32
#MACRO_EQ              84
#MACRO_MUX           2736

RUN-1001 : 
Report Hierarchy Area:
+---------------------------------------------------+
|Instance |Module           |gates  |seq    |macros |
+---------------------------------------------------+
|top      |CPLD_SOC_AHB_TOP |1449   |2894   |116    |
+---------------------------------------------------+

RUN-1002 : start command "read_sdc Quick_Start.sdc"
RUN-1002 : start command "get_nets clk100m"
RUN-1002 : start command "create_clock -name clk100m -period 10 -waveform 0 5 "
RUN-1102 : create_clock: clock name: clk100m, type: 0, period: 10000, rise: 0, fall: 5000.
RUN-1104 : Import SDC file Quick_Start.sdc finished, there are 2 nets kept by constraints.
RUN-1002 : start command "export_db Quick_Start_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db Quick_Start_rtl.db" in  1.810039s wall, 1.419609s user + 0.109201s system = 1.528810s CPU (84.5%)

RUN-1004 : used memory is 206 MB, reserved memory is 248 MB, peak memory is 402 MB
RUN-1002 : start command "set_param gate pack_effort high"
RUN-1002 : start command "optimize_gate -packarea Quick_Start_gate.area"
RUN-1001 : Open license file E:/Anlogic/license/Anlogic.lic
SYN-2001 : Map 102 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 9142/1 useful/useless nets, 8279/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 11614/0 useful/useless nets, 10751/0 useful/useless insts
SYN-1016 : Merged 2 instances.
SYN-2501 : Optimize round 1, 1242 better
SYN-2501 : Optimize round 2
SYN-1032 : 11612/0 useful/useless nets, 10749/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 32 macro adder
SYN-1032 : 12460/0 useful/useless nets, 11597/0 useful/useless insts
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 8, tpin num: 45616, tnet num: 12451, tinst num: 11572, tnode num: 86119, tedge num: 87067.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 67 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -prepack" in  1.791672s wall, 1.372809s user + 0.140401s system = 1.513210s CPU (84.5%)

RUN-1004 : used memory is 345 MB, reserved memory is 377 MB, peak memory is 402 MB
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 12451 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 3125 (4.10), #lev = 7 (4.00)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 3124 (4.10), #lev = 7 (4.00)
SYN-2581 : Mapping with K=5, #lut = 3124 (4.10), #lev = 7 (4.00)
SYN-3001 : Logic optimization runtime opt =   0.64 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 6771 instances into 3124 LUTs, name keeping = 51%.
SYN-1001 : Packing model "CPLD_SOC_AHB_TOP" ...
SYN-4010 : Pack lib has 35 rtl pack models with 12 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 8781/0 useful/useless nets, 7918/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 2894 DFF/LATCH to SEQ ...
SYN-4009 : Pack 16 carry chain into lslice
SYN-4007 : Packing 400 adder to BLE ...
SYN-4008 : Packed 400 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 3124 LUT to BLE ...
SYN-4008 : Packed 3124 LUT and 1456 SEQ to BLE.
SYN-4003 : Packing 1438 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (1438 nodes)...
SYN-4004 : #1: Packed 477 SEQ (74987 nodes)...
SYN-4004 : #2: Packed 1219 SEQ (1123360 nodes)...
SYN-4004 : #3: Packed 1438 SEQ (126091 nodes)...
SYN-4004 : #4: Packed 1438 SEQ (0 nodes)...
SYN-4005 : Packed 1438 SEQ with LUT/SLICE
SYN-4006 : 252 single LUT's are left
SYN-4006 : 1438 single SEQ's are left
SYN-4011 : Packing model "CPLD_SOC_AHB_TOP" (AL_USER_NORMAL) with 3124/4496 primitive instances ...
RUN-1002 : start command "report_area -file Quick_Start_gate.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                   102
  #input               34
  #output              68
  #inout                0

Utilization Statistics
#lut                 4023   out of   4480   89.80%
#reg                 2894   out of   4480   64.60%
#le                  4023
  #lut only          1129   out of   4023   28.06%
  #reg only             0   out of   4023    0.00%
  #lut&reg           2894   out of   4023   71.94%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#mcu                    1   out of      1  100.00%
#pad                  102   out of    109   93.58%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 
Report Hierarchy Area:
+------------------------------------------------+
|Instance |Module           |le    |lut   |seq   |
+------------------------------------------------+
|top      |CPLD_SOC_AHB_TOP |4023  |4023  |2894  |
+------------------------------------------------+

RUN-1003 : finish command "optimize_gate -packarea Quick_Start_gate.area" in  19.573308s wall, 15.537700s user + 0.327602s system = 15.865302s CPU (81.1%)

RUN-1004 : used memory is 327 MB, reserved memory is 368 MB, peak memory is 414 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
RUN-1002 : start command "read_sdc Quick_Start.sdc"
RUN-1002 : start command "get_nets clk100m"
RUN-1002 : start command "create_clock -name clk100m -period 10 -waveform 0 5 "
RUN-1102 : create_clock: clock name: clk100m, type: 0, period: 10000, rise: 0, fall: 5000.
RUN-1104 : Import SDC file Quick_Start.sdc finished, there are 3 nets kept by constraints.
RUN-1002 : start command "export_db Quick_Start_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db Quick_Start_gate.db" in  3.096889s wall, 2.620817s user + 0.109201s system = 2.730018s CPU (88.2%)

RUN-1004 : used memory is 330 MB, reserved memory is 369 MB, peak memory is 414 MB
RUN-1002 : start command "place"
RUN-1001 : Open license file E:/Anlogic/license/Anlogic.lic
PHY-3001 : Placer runs in 2 thread(s).
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[0]' to 'PWM0/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[0]' to 'PWM0/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[1]' to 'PWM1/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[1]' to 'PWM1/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[2]' to 'PWM2/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[2]' to 'PWM2/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[3]' to 'PWM3/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[3]' to 'PWM3/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[4]' to 'PWM4/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[4]' to 'PWM4/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[5]' to 'PWM5/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[5]' to 'PWM5/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[6]' to 'PWM6/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[6]' to 'PWM6/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[7]' to 'PWM7/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[7]' to 'PWM7/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[8]' to 'PWM8/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[8]' to 'PWM8/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[9]' to 'PWM9/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[9]' to 'PWM9/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[10]' to 'PWMA/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[10]' to 'PWMA/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[11]' to 'PWMB/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[11]' to 'PWMB/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[12]' to 'PWMC/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[12]' to 'PWMC/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[13]' to 'PWMD/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[13]' to 'PWMD/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[14]' to 'PWME/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[14]' to 'PWME/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[15]' to 'PWMF/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[15]' to 'PWMF/pwm'.
SYN-4027 : Net clk100m is clkc1 of pll U_PLL/pll_inst.
SYN-4027 : Net clk25m is clkc2 of pll U_PLL/pll_inst.
SYN-4019 : Net clkin_pad is refclk of pll U_PLL/pll_inst.
SYN-4025 : Tag rtl::Net clk100m as clock net
SYN-4025 : Tag rtl::Net clk25m as clock net
SYN-4025 : Tag rtl::Net clkin_pad as clock net
SYN-4026 : Tagged 3 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 2124 instances
RUN-1001 : 1008 mslices, 1009 lslices, 102 pads, 0 brams, 0 dsps
RUN-1001 : There are total 5852 nets
RUN-1001 : 3047 nets have 2 pins
RUN-1001 : 2155 nets have [3 - 5] pins
RUN-1001 : 449 nets have [6 - 10] pins
RUN-1001 : 69 nets have [11 - 20] pins
RUN-1001 : 129 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 2122 instances, 2017 slices, 32 macros(320 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 8, tpin num: 25185, tnet num: 5850, tinst num: 2122, tnode num: 30830, tedge num: 42230.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 5850 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.237501s wall, 1.216808s user + 0.078001s system = 1.294808s CPU (104.6%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 931238
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 90%, beta_incr = 0.459732
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 527502, overlap = 193
PHY-3002 : Step(2): len = 357201, overlap = 252.25
PHY-3002 : Step(3): len = 273190, overlap = 280
PHY-3002 : Step(4): len = 220835, overlap = 297.5
PHY-3002 : Step(5): len = 181408, overlap = 311.75
PHY-3002 : Step(6): len = 148549, overlap = 328.75
PHY-3002 : Step(7): len = 123833, overlap = 346.25
PHY-3002 : Step(8): len = 97099.2, overlap = 365
PHY-3002 : Step(9): len = 85387.1, overlap = 373.5
PHY-3002 : Step(10): len = 76687.1, overlap = 382
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 9.3436e-07
PHY-3002 : Step(11): len = 75359.9, overlap = 380.75
PHY-3002 : Step(12): len = 76172.9, overlap = 377.75
PHY-3002 : Step(13): len = 81129.2, overlap = 358.5
PHY-3002 : Step(14): len = 85829.9, overlap = 347.5
PHY-3002 : Step(15): len = 91858.6, overlap = 344.5
PHY-3002 : Step(16): len = 94861.9, overlap = 339.75
PHY-3002 : Step(17): len = 96500.8, overlap = 334
PHY-3002 : Step(18): len = 98406.8, overlap = 321
PHY-3002 : Step(19): len = 98210.7, overlap = 318.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.86872e-06
PHY-3002 : Step(20): len = 98719.4, overlap = 317.75
PHY-3002 : Step(21): len = 99451.9, overlap = 317.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 3.24877e-06
PHY-3002 : Step(22): len = 101212, overlap = 317
PHY-3002 : Step(23): len = 110664, overlap = 297.25
PHY-3002 : Step(24): len = 115294, overlap = 266.25
PHY-3002 : Step(25): len = 115575, overlap = 259.25
PHY-3002 : Step(26): len = 118151, overlap = 255.25
PHY-3002 : Step(27): len = 121965, overlap = 249.5
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 6.49755e-06
PHY-3002 : Step(28): len = 123442, overlap = 249.5
PHY-3002 : Step(29): len = 130333, overlap = 246.5
PHY-3002 : Step(30): len = 130418, overlap = 238.75
PHY-3002 : Step(31): len = 132916, overlap = 230.25
PHY-3002 : Step(32): len = 133432, overlap = 226.5
PHY-3002 : Step(33): len = 135722, overlap = 226.5
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 1.29951e-05
PHY-3002 : Step(34): len = 137691, overlap = 220.5
PHY-3002 : Step(35): len = 148870, overlap = 196.25
PHY-3002 : Step(36): len = 149946, overlap = 183
PHY-3002 : Step(37): len = 148737, overlap = 178
PHY-3002 : Step(38): len = 149409, overlap = 177.25
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 2.59902e-05
PHY-3002 : Step(39): len = 156360, overlap = 170.5
PHY-3002 : Step(40): len = 167486, overlap = 154
PHY-3002 : Step(41): len = 163711, overlap = 156.25
PHY-3002 : Step(42): len = 162529, overlap = 154.5
PHY-3002 : Step(43): len = 162289, overlap = 157.5
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 5.19804e-05
PHY-3002 : Step(44): len = 168652, overlap = 154.25
PHY-3002 : Step(45): len = 174721, overlap = 147.25
PHY-3002 : Step(46): len = 172077, overlap = 146.25
PHY-3002 : Step(47): len = 171051, overlap = 145.25
PHY-3002 : Step(48): len = 171010, overlap = 143.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.002444s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 92%, beta_incr = 0.459732
PHY-3001 : Analyzing congestion ...
PHY-3001 : End congestion estimation;  1.251345s wall, 1.154407s user + 0.000000s system = 1.154407s CPU (92.3%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 5850 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.701327s wall, 0.717605s user + 0.000000s system = 0.717605s CPU (102.3%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 8.75607e-06
PHY-3002 : Step(49): len = 173345, overlap = 148.75
PHY-3002 : Step(50): len = 172663, overlap = 153.75
PHY-3002 : Step(51): len = 171182, overlap = 161.25
PHY-3002 : Step(52): len = 167192, overlap = 168.75
PHY-3002 : Step(53): len = 161772, overlap = 174
PHY-3002 : Step(54): len = 157557, overlap = 178.25
PHY-3002 : Step(55): len = 153266, overlap = 180
PHY-3002 : Step(56): len = 150160, overlap = 184.5
PHY-3002 : Step(57): len = 147880, overlap = 184.5
PHY-3002 : Step(58): len = 146032, overlap = 184
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.74395e-05
PHY-3002 : Step(59): len = 153926, overlap = 173.5
PHY-3002 : Step(60): len = 163598, overlap = 157.5
PHY-3002 : Step(61): len = 162089, overlap = 156
PHY-3002 : Step(62): len = 162046, overlap = 155.5
PHY-3002 : Step(63): len = 162451, overlap = 153
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 3.30653e-05
PHY-3002 : Step(64): len = 172077, overlap = 138.75
PHY-3002 : Step(65): len = 179479, overlap = 126.5
PHY-3002 : Step(66): len = 178908, overlap = 122.75
PHY-3002 : Step(67): len = 178963, overlap = 124.5
PHY-3002 : Step(68): len = 179826, overlap = 125.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 6.61306e-05
PHY-3002 : Step(69): len = 187017, overlap = 121.5
PHY-3002 : Step(70): len = 191715, overlap = 117.5
PHY-3002 : Step(71): len = 192547, overlap = 116.5
PHY-3002 : Step(72): len = 193295, overlap = 111.25
PHY-3002 : Step(73): len = 194777, overlap = 108.5
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000132261
PHY-3002 : Step(74): len = 199416, overlap = 107.25
PHY-3002 : Step(75): len = 202815, overlap = 105.5
PHY-3002 : Step(76): len = 205600, overlap = 102.25
PHY-3002 : Step(77): len = 205551, overlap = 98.25
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 92%, beta_incr = 0.459732
PHY-3001 : Analyzing congestion ...
PHY-3001 : End congestion estimation;  1.159383s wall, 1.138807s user + 0.000000s system = 1.138807s CPU (98.2%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 5850 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.707833s wall, 0.748805s user + 0.000000s system = 0.748805s CPU (105.8%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 7.25858e-05
PHY-3002 : Step(78): len = 210830, overlap = 181
PHY-3002 : Step(79): len = 208486, overlap = 171.75
PHY-3002 : Step(80): len = 202887, overlap = 172.75
PHY-3002 : Step(81): len = 195844, overlap = 179.25
PHY-3002 : Step(82): len = 188768, overlap = 189.5
PHY-3002 : Step(83): len = 184137, overlap = 193.25
PHY-3002 : Step(84): len = 179595, overlap = 199.5
PHY-3002 : Step(85): len = 175737, overlap = 205.25
PHY-3002 : Step(86): len = 173633, overlap = 210
PHY-3002 : Step(87): len = 171468, overlap = 216
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000145172
PHY-3002 : Step(88): len = 178956, overlap = 203.25
PHY-3002 : Step(89): len = 183872, overlap = 192.75
PHY-3002 : Step(90): len = 187002, overlap = 185.75
PHY-3002 : Step(91): len = 187765, overlap = 177.5
PHY-3002 : Step(92): len = 188434, overlap = 177.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000290343
PHY-3002 : Step(93): len = 196798, overlap = 169.75
PHY-3002 : Step(94): len = 199633, overlap = 167.75
PHY-3002 : Step(95): len = 203064, overlap = 159
PHY-3002 : Step(96): len = 204775, overlap = 158
PHY-3002 : Step(97): len = 205097, overlap = 161.25
PHY-3002 : Step(98): len = 205379, overlap = 158.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.00052652
PHY-3002 : Step(99): len = 210377, overlap = 156.75
PHY-3002 : Step(100): len = 212422, overlap = 152.25
PHY-3002 : Step(101): len = 215338, overlap = 146.25
PHY-3002 : Step(102): len = 216765, overlap = 143.75
PHY-3002 : Step(103): len = 217658, overlap = 140.5
PHY-3002 : Step(104): len = 218152, overlap = 141.25
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000955899
PHY-3002 : Step(105): len = 221093, overlap = 139.25
PHY-3002 : Step(106): len = 222396, overlap = 137.5
PHY-3002 : Step(107): len = 224236, overlap = 137.5
PHY-3002 : Step(108): len = 225282, overlap = 137.5
PHY-3002 : Step(109): len = 225578, overlap = 139
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.00168953
PHY-3002 : Step(110): len = 227277, overlap = 137.25
PHY-3002 : Step(111): len = 227999, overlap = 137.25
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.00229875
PHY-3002 : Step(112): len = 229033, overlap = 136
PHY-3002 : Step(113): len = 229641, overlap = 136
PHY-3002 : Step(114): len = 230372, overlap = 135
PHY-3002 : Step(115): len = 230777, overlap = 134.75
PHY-3002 : Step(116): len = 231426, overlap = 133.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.730445s wall, 0.202801s user + 0.234002s system = 0.436803s CPU (59.8%)

PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 91%, beta_incr = 0.459732
PHY-3001 : Analyzing congestion ...
PHY-3001 : End congestion estimation;  1.146179s wall, 1.138807s user + 0.000000s system = 1.138807s CPU (99.4%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 5850 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.744627s wall, 0.780005s user + 0.015600s system = 0.795605s CPU (106.8%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000305634
PHY-3002 : Step(117): len = 229101, overlap = 111.25
PHY-3002 : Step(118): len = 228299, overlap = 109.75
PHY-3002 : Step(119): len = 224406, overlap = 122
PHY-3002 : Step(120): len = 222414, overlap = 130.75
PHY-3002 : Step(121): len = 221226, overlap = 134.25
PHY-3002 : Step(122): len = 219615, overlap = 134
PHY-3002 : Step(123): len = 218966, overlap = 136.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000611267
PHY-3002 : Step(124): len = 223823, overlap = 132
PHY-3002 : Step(125): len = 224155, overlap = 128.5
PHY-3002 : Step(126): len = 225658, overlap = 123.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00107451
PHY-3002 : Step(127): len = 228393, overlap = 126.75
PHY-3002 : Step(128): len = 229762, overlap = 124.25
PHY-3002 : Step(129): len = 230982, overlap = 124.25
PHY-3002 : Step(130): len = 231917, overlap = 122
PHY-3002 : Step(131): len = 232733, overlap = 123
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.00176602
PHY-3002 : Step(132): len = 234035, overlap = 122.25
PHY-3002 : Step(133): len = 235689, overlap = 119.75
PHY-3002 : Step(134): len = 236474, overlap = 120
PHY-3002 : Step(135): len = 236767, overlap = 117.25
PHY-3002 : Step(136): len = 237203, overlap = 116
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.027184s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (114.8%)

PHY-3001 : Legalized: Len = 245253, Over = 0
PHY-3001 : Final: Len = 245253, Over = 0
RUN-1003 : finish command "place" in  34.774671s wall, 31.137800s user + 1.575610s system = 32.713410s CPU (94.1%)

RUN-1004 : used memory is 383 MB, reserved memory is 409 MB, peak memory is 414 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file E:/Anlogic/license/Anlogic.lic
PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin misalignment score is improved from 2973 to 2272
PHY-1001 : Pin misalignment score is improved from 2272 to 2233
PHY-1001 : Pin misalignment score is improved from 2233 to 2228
PHY-1001 : Pin misalignment score is improved from 2228 to 2227
PHY-1001 : Pin misalignment score is improved from 2227 to 2227
PHY-1001 : Pin local connectivity score is improved from 199 to 0
PHY-1001 : Pin misalignment score is improved from 2304 to 2241
PHY-1001 : Pin misalignment score is improved from 2241 to 2232
PHY-1001 : Pin misalignment score is improved from 2232 to 2232
PHY-1001 : Pin local connectivity score is improved from 55 to 0
PHY-1001 : End pin swap;  3.874783s wall, 3.447622s user + 0.000000s system = 3.447622s CPU (89.0%)

PHY-1001 : Route runs in 2 thread(s)
RUN-1001 : There are total 2124 instances
RUN-1001 : 1008 mslices, 1009 lslices, 102 pads, 0 brams, 0 dsps
RUN-1001 : There are total 5852 nets
RUN-1001 : 3047 nets have 2 pins
RUN-1001 : 2155 nets have [3 - 5] pins
RUN-1001 : 449 nets have [6 - 10] pins
RUN-1001 : 69 nets have [11 - 20] pins
RUN-1001 : 129 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
PHY-1001 : Start global routing ...
PHY-1001 : Generate routing grids ...
PHY-1001 : Initialize routing nets ...
PHY-1001 : Ripup & Reroute ...
PHY-1002 : len = 318072, over cnt = 1748(21%), over = 3324, worst = 9
PHY-1002 : len = 327688, over cnt = 1455(18%), over = 2262, worst = 5
PHY-1002 : len = 334760, over cnt = 1360(16%), over = 1822, worst = 4
PHY-1002 : len = 357864, over cnt = 942(11%), over = 1014, worst = 3
PHY-1002 : len = 373824, over cnt = 707(8%), over = 724, worst = 2
PHY-1002 : len = 388048, over cnt = 604(7%), over = 608, worst = 2
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 8, tpin num: 25185, tnet num: 5850, tinst num: 2122, tnode num: 30830, tedge num: 42230.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : Generate timing info.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 5850 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Optimize timing.
PHY-1001 : 23 out of 5852 nets being processed.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 5850 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : End global routing;  5.651338s wall, 5.444435s user + 0.015600s system = 5.460035s CPU (96.6%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clkin_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 33808, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.133813s wall, 0.140401s user + 0.000000s system = 0.140401s CPU (104.9%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 41592, over cnt = 4(0%), over = 4, worst = 1
PHY-1001 : End Routed; 0.269956s wall, 0.265202s user + 0.000000s system = 0.265202s CPU (98.2%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 41440, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End DR Iter 1; 0.013326s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (117.1%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 46% nets.
PHY-1001 : Routed 52% nets.
PHY-1001 : Routed 62% nets.
PHY-1001 : Routed 75% nets.
PHY-1001 : Routed 93% nets.
PHY-1002 : len = 690224, over cnt = 2189(1%), over = 2274, worst = 3
PHY-1001 : End Routed; 36.442056s wall, 34.367020s user + 0.234002s system = 34.601022s CPU (94.9%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 624168, over cnt = 1340(0%), over = 1352, worst = 2
PHY-1001 : End DR Iter 1; 25.837463s wall, 22.822946s user + 0.015600s system = 22.838546s CPU (88.4%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 603800, over cnt = 575(0%), over = 578, worst = 2
PHY-1001 : End DR Iter 2; 13.859265s wall, 12.308479s user + 0.000000s system = 12.308479s CPU (88.8%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 605336, over cnt = 235(0%), over = 235, worst = 1
PHY-1001 : End DR Iter 3; 2.666847s wall, 2.277615s user + 0.000000s system = 2.277615s CPU (85.4%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1002 : len = 609048, over cnt = 118(0%), over = 118, worst = 1
PHY-1001 : End DR Iter 4; 2.187067s wall, 1.934412s user + 0.000000s system = 1.934412s CPU (88.4%)

PHY-1001 : ===== DR Iter 5 =====
PHY-1002 : len = 612920, over cnt = 56(0%), over = 56, worst = 1
PHY-1001 : End DR Iter 5; 1.847606s wall, 1.669211s user + 0.000000s system = 1.669211s CPU (90.3%)

PHY-1001 : ===== DR Iter 6 =====
PHY-1002 : len = 616504, over cnt = 23(0%), over = 23, worst = 1
PHY-1001 : End DR Iter 6; 3.416937s wall, 2.995219s user + 0.000000s system = 2.995219s CPU (87.7%)

PHY-1001 : ===== DR Iter 7 =====
PHY-1002 : len = 617992, over cnt = 14(0%), over = 14, worst = 1
PHY-1001 : End DR Iter 7; 4.072373s wall, 4.024826s user + 0.015600s system = 4.040426s CPU (99.2%)

PHY-1001 : ===== DR Iter 8 =====
PHY-1002 : len = 618136, over cnt = 13(0%), over = 13, worst = 1
PHY-1001 : End DR Iter 8; 4.304525s wall, 4.134027s user + 0.000000s system = 4.134027s CPU (96.0%)

PHY-1001 : ===== DR Iter 9 =====
PHY-1002 : len = 618136, over cnt = 13(0%), over = 13, worst = 1
PHY-1001 : End DR Iter 9; 4.159386s wall, 4.024826s user + 0.000000s system = 4.024826s CPU (96.8%)

PHY-1001 : ===== DR Iter 10 =====
PHY-1002 : len = 618136, over cnt = 13(0%), over = 13, worst = 1
PHY-1001 : End DR Iter 10; 4.066208s wall, 4.024826s user + 0.000000s system = 4.024826s CPU (99.0%)

PHY-1001 : LB ...
PHY-1001 : ===== LB Iter 1 =====
PHY-1002 : len = 618136, over cnt = 13(0%), over = 13, worst = 1
PHY-1001 : End LB Iter 9; 4.241271s wall, 4.056026s user + 0.000000s system = 4.056026s CPU (95.6%)

PHY-1001 : ===== LB Iter 2 =====
PHY-1002 : len = 618136, over cnt = 13(0%), over = 13, worst = 1
PHY-1001 : End LB Iter 10; 4.288762s wall, 4.180827s user + 0.000000s system = 4.180827s CPU (97.5%)

PHY-1001 : ===== LB Iter 3 =====
PHY-1002 : len = 618136, over cnt = 13(0%), over = 13, worst = 1
PHY-1001 : End LB Iter 11; 4.136242s wall, 4.102826s user + 0.000000s system = 4.102826s CPU (99.2%)

PHY-1001 : ===== LB Iter 4 =====
PHY-1002 : len = 618136, over cnt = 13(0%), over = 13, worst = 1
PHY-1001 : End LB Iter 12; 4.243006s wall, 4.118426s user + 0.000000s system = 4.118426s CPU (97.1%)

PHY-1001 : ===== LB Iter 5 =====
PHY-1002 : len = 618136, over cnt = 13(0%), over = 13, worst = 1
PHY-1001 : End LB Iter 13; 4.333731s wall, 4.087226s user + 0.000000s system = 4.087226s CPU (94.3%)

PHY-1001 : DC ...
PHY-1001 : ==== DC Iter 1 ====
PHY-1002 : len = 618680, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : End DC Iter 2; 3.009375s wall, 2.652017s user + 0.000000s system = 2.652017s CPU (88.1%)

PHY-1001 : ==== DC Iter 2 ====
PHY-1002 : len = 618712, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : End DC Iter 3; 4.499263s wall, 4.056026s user + 0.000000s system = 4.056026s CPU (90.1%)

PHY-1001 : ==== DC Iter 3 ====
PHY-1002 : len = 618680, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : End DC Iter 4; 2.398968s wall, 2.324415s user + 0.015600s system = 2.340015s CPU (97.5%)

PHY-1001 : ==== DC Iter 4 ====
PHY-1002 : len = 618736, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : End DC Iter 5; 3.239228s wall, 3.198021s user + 0.015600s system = 3.213621s CPU (99.2%)

PHY-1001 : ==== DC Iter 5 ====
PHY-1002 : len = 619032, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 619032
PHY-1001 : End DC Iter 5; 0.804742s wall, 0.795605s user + 0.000000s system = 0.795605s CPU (98.9%)

PHY-1001 : 10 feed throughs used by 8 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clkin_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  149.928586s wall, 138.606888s user + 0.468003s system = 139.074892s CPU (92.8%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  159.653559s wall, 147.639346s user + 0.499203s system = 148.138550s CPU (92.8%)

RUN-1004 : used memory is 500 MB, reserved memory is 537 MB, peak memory is 544 MB
RUN-1002 : start command "report_area -io_info -file Quick_Start_phy.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                   102
  #input               34
  #output              68
  #inout                0

Utilization Statistics
#lut                 4030   out of   4480   89.96%
#reg                 2894   out of   4480   64.60%
#le                  4030
  #lut only          1136   out of   4030   28.19%
  #reg only             0   out of   4030    0.00%
  #lut&reg           2894   out of   4030   71.81%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#mcu                    1   out of      1  100.00%
#pad                  102   out of    109   93.58%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 

RUN-1002 : start command "export_db Quick_Start_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db Quick_Start_pr.db" in  2.922780s wall, 2.636417s user + 0.109201s system = 2.745618s CPU (93.9%)

RUN-1004 : used memory is 500 MB, reserved memory is 537 MB, peak memory is 544 MB
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 8, tpin num: 25185, tnet num: 5850, tinst num: 2132, tnode num: 30830, tedge num: 42230.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file Quick_Start_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clkin_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
TMR-2504 : Update delay of 5850 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : clock_nets size = 3, clk_num = 1.
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in Quick_Start_phy.timing, timing summary in Quick_Start_phy.tsm.
RUN-1003 : finish command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file Quick_Start_phy.timing" in  5.293731s wall, 4.040426s user + 0.046800s system = 4.087226s CPU (77.2%)

RUN-1004 : used memory is 542 MB, reserved memory is 589 MB, peak memory is 544 MB
RUN-1002 : start command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../AHB_SDK144_CC/Quick_Start.bin -g ucode:00000000000000000000000000000000 -f Quick_Start.btc"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 2 threads.
BIT-1002 : Init instances completely, inst num: 2134
BIT-1002 : Init pips with 2 threads.
BIT-1002 : Init pips completely, net num: 5852, pip num: 55931
BIT-1003 : Multithreading accelaration with 2 threads.
BIT-1003 : Generate bitstream completely, there are 935 valid insts, and 157648 bits set as '1'.
BIT-1004 : Generate bits file Quick_Start.bit.
RUN-1003 : finish command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../AHB_SDK144_CC/Quick_Start.bin -g ucode:00000000000000000000000000000000 -f Quick_Start.btc" in  15.734837s wall, 20.872934s user + 0.062400s system = 20.935334s CPU (133.1%)

RUN-1004 : used memory is 573 MB, reserved memory is 614 MB, peak memory is 582 MB
RUN-1002 : start command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EF2L45B
RUN-1002 : start command "bit_to_vec -chip EF2L45B -m program_spi -bit Quick_Start.bit"
RUN-1003 : finish command "bit_to_vec -chip EF2L45B -m program_spi -bit Quick_Start.bit" in  1.963579s wall, 1.248008s user + 0.093601s system = 1.341609s CPU (68.3%)

RUN-1004 : used memory is 674 MB, reserved memory is 718 MB, peak memory is 677 MB
RUN-1002 : start command "program_spief -cable 0 -spd 6"
RUN-1003 : finish command "program_spief -cable 0 -spd 6" in  7.492874s wall, 1.653611s user + 0.187201s system = 1.840812s CPU (24.6%)

RUN-1004 : used memory is 674 MB, reserved memory is 720 MB, peak memory is 678 MB
RUN-1002 : start command "bit_to_vec -chip EF2L45B -m verify_spi -bit Quick_Start.bit"
RUN-1002 : start command "program -cable 0 -spd 4"
RUN-1003 : finish command "program -cable 0 -spd 4" in  2.166248s wall, 0.265202s user + 0.046800s system = 0.312002s CPU (14.4%)

RUN-1004 : used memory is 659 MB, reserved memory is 704 MB, peak memory is 678 MB
RUN-1002 : start command "program -cable 0 -spd 1"
RUN-1003 : finish command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0" in  12.449418s wall, 3.634823s user + 0.374402s system = 4.009226s CPU (32.2%)

RUN-1004 : used memory is 648 MB, reserved memory is 693 MB, peak memory is 678 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file CPLD_SOC_AHB_TOP.v
HDL-5007 WARNING: redeclaration of ansi port 'gpio_out' is not allowed in CPLD_SOC_AHB_TOP.v(26)
HDL-5007 WARNING: 'pnumcnt0' is already implicitly declared on line 34 in CPLD_SOC_AHB_TOP.v(91)
HDL-5007 WARNING: 'pwm_state_read' is already implicitly declared on line 51 in CPLD_SOC_AHB_TOP.v(92)
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/M3WithAHB.v
HDL-1007 : analyze verilog file src/AHB.v
HDL-1007 : analyze verilog file src/OnePWM.v
HDL-1007 : analyze verilog file CPLD_SOC_AHB_TOP.v
HDL-5007 WARNING: redeclaration of ansi port 'gpio_out' is not allowed in CPLD_SOC_AHB_TOP.v(26)
HDL-5007 WARNING: 'pnumcnt0' is already implicitly declared on line 34 in CPLD_SOC_AHB_TOP.v(91)
HDL-5007 WARNING: 'pwm_state_read' is already implicitly declared on line 51 in CPLD_SOC_AHB_TOP.v(92)
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/M3WithAHB.v
HDL-1007 : analyze verilog file src/AHB.v
HDL-1007 : analyze verilog file src/OnePWM.v
RUN-1002 : start command "elaborate -top CPLD_SOC_AHB_TOP"
HDL-1007 : elaborate module CPLD_SOC_AHB_TOP in CPLD_SOC_AHB_TOP.v(1)
HDL-1007 : elaborate module PLL in al_ip/PLL.v(25)
HDL-1007 : elaborate module EF2_PHY_PLL(FIN="25.000",FBCLK_DIV=40,CLKC0_DIV=5,CLKC1_DIV=10,CLKC2_DIV=40,CLKC3_DIV=125,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",CLKC3_ENABLE="ENABLE",FEEDBK_MODE="NOCOMP",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=4,CLKC1_CPHASE=9,CLKC2_CPHASE=39,CLKC3_CPHASE=124,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE",INTPI=3,HIGH_SPEED_EN="ENABLE",OFFSET_MODE="EXT",CLKC0_DUTY=0.5,CLKC1_DUTY=0.5,CLKC0_DUTY_INT=3,CLKC1_DUTY_INT=5) in E:/Anlogic/arch/ef2_macro.v(2693)
HDL-1007 : elaborate module AHB in src/AHB.v(1)
HDL-5007 WARNING: port 'i2s_mst_clk' is not connected on this instance in al_ip/M3WithAHB.v(62)
HDL-5007 WARNING: port 'sleep_out' remains unconnected for this instance in al_ip/M3WithAHB.v(62)
HDL-1007 : elaborate module M3WithAHB in al_ip/M3WithAHB.v(14)
HDL-1007 : elaborate module EF2_PHY_MCU(GPIO_L0="ENABLE",GPIO_L1="ENABLE",GPIO_L8="ENABLE",GPIO_L9="ENABLE") in E:/Anlogic/arch/ef2_macro.v(780)
HDL-5007 WARNING: input port 'i2s_mst_clk' is not connected on this instance in al_ip/M3WithAHB.v(46)
HDL-5007 WARNING: actual bit length 1 differs from formal bit length 32 for port 'gpio_in' in CPLD_SOC_AHB_TOP.v(50)
HDL-1007 : elaborate module OnePWM in src/OnePWM.v(1)
HDL-5007 WARNING: net 'gpio_in' does not have a driver in CPLD_SOC_AHB_TOP.v(50)
HDL-1200 : Current top model is CPLD_SOC_AHB_TOP
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc EF2L45BG144B.adc"
RUN-1002 : start command "set_pin_assignment clkin  LOCATION = P28;  	"
RUN-1002 : start command "set_pin_assignment rst_n  LOCATION = P38;  	"
RUN-1002 : start command "set_pin_assignment ledout[0]  LOCATION = P105;"
RUN-1002 : start command "set_pin_assignment ledout[1]  LOCATION = P104;"
RUN-1002 : start command "set_pin_assignment ledout[2]  LOCATION = P103;"
RUN-1002 : start command "set_pin_assignment ledout[3]  LOCATION = P100;"
RUN-1002 : start command "set_pin_assignment pwm[0]  LOCATION = P141;  "
RUN-1002 : start command "set_pin_assignment pwm[1]  LOCATION = P128;  "
RUN-1002 : start command "set_pin_assignment pwm[2]  LOCATION = P127;  "
RUN-1002 : start command "set_pin_assignment pwm[3]  LOCATION = P126;  "
RUN-1002 : start command "set_pin_assignment pwm[4]  LOCATION = P125;  "
RUN-1002 : start command "set_pin_assignment pwm[5]  LOCATION = P25;   "
RUN-1002 : start command "set_pin_assignment pwm[6]  LOCATION = P121;  "
RUN-1002 : start command "set_pin_assignment pwm[7]  LOCATION = P113;  "
RUN-1002 : start command "set_pin_assignment pwm[8]  LOCATION = P107;  "
RUN-1002 : start command "set_pin_assignment pwm[9]  LOCATION = P44;   "
RUN-1002 : start command "set_pin_assignment pwm[10]  LOCATION = P47;   "
RUN-1002 : start command "set_pin_assignment pwm[11]  LOCATION = P52;   "
RUN-1002 : start command "set_pin_assignment pwm[12]  LOCATION = P117;  "
RUN-1002 : start command "set_pin_assignment pwm[13]  LOCATION = P115;  "
RUN-1002 : start command "set_pin_assignment pwm[14]  LOCATION = P112;  "
RUN-1002 : start command "set_pin_assignment pwm[15]  LOCATION = P111;  "
RUN-1002 : start command "set_pin_assignment dir[0]  LOCATION = P138; "
RUN-1002 : start command "set_pin_assignment dir[1]  LOCATION = P21;  "
RUN-1002 : start command "set_pin_assignment dir[2]  LOCATION = P133; "
RUN-1002 : start command "set_pin_assignment dir[3]  LOCATION = P132; "
RUN-1002 : start command "set_pin_assignment dir[4]  LOCATION = P22;  "
RUN-1002 : start command "set_pin_assignment dir[5]  LOCATION = P23;  "
RUN-1002 : start command "set_pin_assignment dir[6]  LOCATION = P24;  "
RUN-1002 : start command "set_pin_assignment dir[7]  LOCATION = P122; "
RUN-1002 : start command "set_pin_assignment dir[8]  LOCATION = P114; "
RUN-1002 : start command "set_pin_assignment dir[9]  LOCATION = P42;  "
RUN-1002 : start command "set_pin_assignment dir[10]  LOCATION = P106; "
RUN-1002 : start command "set_pin_assignment dir[11]  LOCATION = P43;  "
RUN-1002 : start command "set_pin_assignment dir[12]  LOCATION = P45;  "
RUN-1002 : start command "set_pin_assignment dir[13]  LOCATION = P48;  "
RUN-1002 : start command "set_pin_assignment dir[14]  LOCATION = P54;  "
RUN-1002 : start command "set_pin_assignment dir[15]  LOCATION = P142; "
RUN-1002 : start command "set_pin_assignment limit_l[0]  LOCATION = P41; "
RUN-1002 : start command "set_pin_assignment limit_l[1]  LOCATION = P50; "
RUN-1002 : start command "set_pin_assignment limit_l[2]  LOCATION = P56; "
RUN-1002 : start command "set_pin_assignment limit_l[3]  LOCATION = P58; "
RUN-1002 : start command "set_pin_assignment limit_l[4]  LOCATION = P60; "
RUN-1002 : start command "set_pin_assignment limit_l[5]  LOCATION = P6;  "
RUN-1002 : start command "set_pin_assignment limit_l[6]  LOCATION = P2;  "
RUN-1002 : start command "set_pin_assignment limit_l[7]  LOCATION = P89; "
RUN-1002 : start command "set_pin_assignment limit_l[8]  LOCATION = P33; "
RUN-1002 : start command "set_pin_assignment limit_l[9]  LOCATION = P34; "
RUN-1002 : start command "set_pin_assignment limit_l[10]  LOCATION = P65; "
RUN-1002 : start command "set_pin_assignment limit_l[11]  LOCATION = P67; "
RUN-1002 : start command "set_pin_assignment limit_l[12]  LOCATION = P69; "
RUN-1002 : start command "set_pin_assignment limit_l[13]  LOCATION = P1;  "
RUN-1002 : start command "set_pin_assignment limit_l[14]  LOCATION = P85; "
RUN-1002 : start command "set_pin_assignment limit_l[15]  LOCATION = P87; "
RUN-1002 : start command "set_pin_assignment limit_r[0]  LOCATION = P40; "
RUN-1002 : start command "set_pin_assignment limit_r[1]  LOCATION = P49; "
RUN-1002 : start command "set_pin_assignment limit_r[2]  LOCATION = P55; "
RUN-1002 : start command "set_pin_assignment limit_r[3]  LOCATION = P57; "
RUN-1002 : start command "set_pin_assignment limit_r[4]  LOCATION = P59; "
RUN-1002 : start command "set_pin_assignment limit_r[5]  LOCATION = P70; "
RUN-1002 : start command "set_pin_assignment limit_r[6]  LOCATION = P4;  "
RUN-1002 : start command "set_pin_assignment limit_r[7]  LOCATION = P82; "
RUN-1002 : start command "set_pin_assignment limit_r[8]  LOCATION = P86; "
RUN-1002 : start command "set_pin_assignment limit_r[9]  LOCATION = P94; "
RUN-1002 : start command "set_pin_assignment limit_r[10]  LOCATION = P35; "
RUN-1002 : start command "set_pin_assignment limit_r[11]  LOCATION = P68; "
RUN-1002 : start command "set_pin_assignment limit_r[12]  LOCATION = P5;  "
RUN-1002 : start command "set_pin_assignment limit_r[13]  LOCATION = P3;  "
RUN-1002 : start command "set_pin_assignment limit_r[14]  LOCATION = P81; "
RUN-1002 : start command "set_pin_assignment limit_r[15]  LOCATION = P95; "
USR-6010 WARNING: ADC constraints: pin gpio_out[31] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[30] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[29] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[28] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[27] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[26] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[25] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[24] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[23] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[22] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[21] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[20] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[19] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[18] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[17] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[16] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[15] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[14] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[13] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[12] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[11] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[10] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[9] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[8] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[7] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[6] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[5] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[4] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[0] has no constraint.
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file E:/Anlogic/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "CPLD_SOC_AHB_TOP"
SYN-1012 : SanityCheck: Model "OnePWM"
SYN-1012 : SanityCheck: Model "AHB"
SYN-1012 : SanityCheck: Model "M3WithAHB"
SYN-1012 : SanityCheck: Model "PLL"
SYN-1043 : Mark PLL as IO macro for instance pll_inst
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "gpio_in" in CPLD_SOC_AHB_TOP.v(50)
SYN-5014 WARNING: the net's pin: pin "gpio_in[0]" in CPLD_SOC_AHB_TOP.v(29)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "ledout[0]" in CPLD_SOC_AHB_TOP.v(10)
SYN-5014 WARNING: the net's pin: pin "ledout[0]" in CPLD_SOC_AHB_TOP.v(10)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "ledout[1]" in CPLD_SOC_AHB_TOP.v(10)
SYN-5014 WARNING: the net's pin: pin "ledout[1]" in CPLD_SOC_AHB_TOP.v(10)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "ledout[2]" in CPLD_SOC_AHB_TOP.v(10)
SYN-5014 WARNING: the net's pin: pin "ledout[2]" in CPLD_SOC_AHB_TOP.v(10)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "ledout[3]" in CPLD_SOC_AHB_TOP.v(10)
SYN-5014 WARNING: the net's pin: pin "ledout[3]" in CPLD_SOC_AHB_TOP.v(10)
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
SYN-1011 : Flatten model OnePWM
SYN-1011 : Flatten model AHB
SYN-1011 : Flatten model M3WithAHB
SYN-1016 : Merged 1 instances.
SYN-1011 : Flatten model PLL
SYN-1016 : Merged 49 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 10354/263 useful/useless nets, 9489/160 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1021 : Optimized 8 onehot mux instances.
SYN-1020 : Optimized 480 distributor mux.
SYN-1016 : Merged 542 instances.
SYN-1015 : Optimize round 1, 3351 better
SYN-1014 : Optimize round 2
SYN-1032 : 9009/2969 useful/useless nets, 8144/512 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 562 better
SYN-1014 : Optimize round 3
SYN-1032 : 9009/0 useful/useless nets, 8144/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1003 : finish command "optimize_rtl" in  3.551235s wall, 3.432022s user + 0.015600s system = 3.447622s CPU (97.1%)

RUN-1004 : used memory is 337 MB, reserved memory is 396 MB, peak memory is 678 MB
RUN-1002 : start command "report_area -file Quick_Start_rtl.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                   102
  #input               34
  #output              68
  #inout                0

Gate Statistics
#Basic gates         4344
  #and                715
  #nand                 0
  #or                 506
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                141
  #bufif1               0
  #MX21                88
  #FADD                 0
  #DFF               2894
  #LATCH                0
#MACRO_ADD             32
#MACRO_EQ              84
#MACRO_MUX           2736

RUN-1001 : 
Report Hierarchy Area:
+---------------------------------------------------+
|Instance |Module           |gates  |seq    |macros |
+---------------------------------------------------+
|top      |CPLD_SOC_AHB_TOP |1450   |2894   |116    |
+---------------------------------------------------+

RUN-1002 : start command "read_sdc Quick_Start.sdc"
RUN-1002 : start command "get_nets clk100m"
RUN-1002 : start command "create_clock -name clk100m -period 10 -waveform 0 5 "
RUN-1102 : create_clock: clock name: clk100m, type: 0, period: 10000, rise: 0, fall: 5000.
RUN-1104 : Import SDC file Quick_Start.sdc finished, there are 4 nets kept by constraints.
RUN-1002 : start command "export_db Quick_Start_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db Quick_Start_rtl.db" in  1.508910s wall, 1.482009s user + 0.046800s system = 1.528810s CPU (101.3%)

RUN-1004 : used memory is 350 MB, reserved memory is 405 MB, peak memory is 678 MB
RUN-1002 : start command "set_param gate pack_effort high"
RUN-1002 : start command "optimize_gate -packarea Quick_Start_gate.area"
RUN-1001 : Open license file E:/Anlogic/license/Anlogic.lic
SYN-2001 : Map 102 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 9143/1 useful/useless nets, 8280/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 11615/0 useful/useless nets, 10752/0 useful/useless insts
SYN-1016 : Merged 2 instances.
SYN-2501 : Optimize round 1, 1242 better
SYN-2501 : Optimize round 2
SYN-1032 : 11613/0 useful/useless nets, 10750/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 32 macro adder
SYN-1032 : 12461/0 useful/useless nets, 11598/0 useful/useless insts
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 8, tpin num: 45618, tnet num: 12452, tinst num: 11573, tnode num: 86121, tedge num: 87069.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 67 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -prepack" in  1.395671s wall, 1.357209s user + 0.062400s system = 1.419609s CPU (101.7%)

RUN-1004 : used memory is 434 MB, reserved memory is 481 MB, peak memory is 678 MB
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 12452 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 3125 (4.10), #lev = 7 (4.00)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 3124 (4.10), #lev = 7 (4.00)
SYN-2581 : Mapping with K=5, #lut = 3124 (4.10), #lev = 7 (4.00)
SYN-3001 : Logic optimization runtime opt =   0.54 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 6772 instances into 3124 LUTs, name keeping = 51%.
SYN-1001 : Packing model "CPLD_SOC_AHB_TOP" ...
SYN-4010 : Pack lib has 35 rtl pack models with 12 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 8781/0 useful/useless nets, 7918/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 2894 DFF/LATCH to SEQ ...
SYN-4009 : Pack 16 carry chain into lslice
SYN-4007 : Packing 400 adder to BLE ...
SYN-4008 : Packed 400 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 3124 LUT to BLE ...
SYN-4008 : Packed 3124 LUT and 1456 SEQ to BLE.
SYN-4003 : Packing 1438 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (1438 nodes)...
SYN-4004 : #1: Packed 477 SEQ (74987 nodes)...
SYN-4004 : #2: Packed 1219 SEQ (1123360 nodes)...
SYN-4004 : #3: Packed 1438 SEQ (126091 nodes)...
SYN-4004 : #4: Packed 1438 SEQ (0 nodes)...
SYN-4005 : Packed 1438 SEQ with LUT/SLICE
SYN-4006 : 252 single LUT's are left
SYN-4006 : 1438 single SEQ's are left
SYN-4011 : Packing model "CPLD_SOC_AHB_TOP" (AL_USER_NORMAL) with 3124/4496 primitive instances ...
RUN-1002 : start command "report_area -file Quick_Start_gate.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                   102
  #input               34
  #output              68
  #inout                0

Utilization Statistics
#lut                 4023   out of   4480   89.80%
#reg                 2894   out of   4480   64.60%
#le                  4023
  #lut only          1129   out of   4023   28.06%
  #reg only             0   out of   4023    0.00%
  #lut&reg           2894   out of   4023   71.94%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#mcu                    1   out of      1  100.00%
#pad                  102   out of    109   93.58%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 
Report Hierarchy Area:
+------------------------------------------------+
|Instance |Module           |le    |lut   |seq   |
+------------------------------------------------+
|top      |CPLD_SOC_AHB_TOP |4023  |4023  |2894  |
+------------------------------------------------+

RUN-1003 : finish command "optimize_gate -packarea Quick_Start_gate.area" in  16.126369s wall, 15.615700s user + 0.171601s system = 15.787301s CPU (97.9%)

RUN-1004 : used memory is 422 MB, reserved memory is 465 MB, peak memory is 678 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
RUN-1002 : start command "read_sdc Quick_Start.sdc"
RUN-1002 : start command "get_nets clk100m"
RUN-1002 : start command "create_clock -name clk100m -period 10 -waveform 0 5 "
RUN-1102 : create_clock: clock name: clk100m, type: 0, period: 10000, rise: 0, fall: 5000.
RUN-1104 : Import SDC file Quick_Start.sdc finished, there are 5 nets kept by constraints.
RUN-1002 : start command "export_db Quick_Start_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db Quick_Start_gate.db" in  2.821458s wall, 2.714417s user + 0.062400s system = 2.776818s CPU (98.4%)

RUN-1004 : used memory is 428 MB, reserved memory is 470 MB, peak memory is 678 MB
RUN-1002 : start command "place"
RUN-1001 : Open license file E:/Anlogic/license/Anlogic.lic
PHY-3001 : Placer runs in 2 thread(s).
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[0]' to 'PWM0/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[0]' to 'PWM0/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[1]' to 'PWM1/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[1]' to 'PWM1/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[2]' to 'PWM2/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[2]' to 'PWM2/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[3]' to 'PWM3/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[3]' to 'PWM3/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[4]' to 'PWM4/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[4]' to 'PWM4/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[5]' to 'PWM5/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[5]' to 'PWM5/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[6]' to 'PWM6/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[6]' to 'PWM6/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[7]' to 'PWM7/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[7]' to 'PWM7/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[8]' to 'PWM8/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[8]' to 'PWM8/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[9]' to 'PWM9/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[9]' to 'PWM9/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[10]' to 'PWMA/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[10]' to 'PWMA/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[11]' to 'PWMB/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[11]' to 'PWMB/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[12]' to 'PWMC/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[12]' to 'PWMC/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[13]' to 'PWMD/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[13]' to 'PWMD/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[14]' to 'PWME/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[14]' to 'PWME/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[15]' to 'PWMF/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[15]' to 'PWMF/pwm'.
SYN-4027 : Net clk100m is clkc1 of pll U_PLL/pll_inst.
SYN-4027 : Net clk25m is clkc2 of pll U_PLL/pll_inst.
SYN-4019 : Net clkin_pad is refclk of pll U_PLL/pll_inst.
SYN-4025 : Tag rtl::Net clk100m as clock net
SYN-4025 : Tag rtl::Net clk25m as clock net
SYN-4025 : Tag rtl::Net clkin_pad as clock net
SYN-4026 : Tagged 3 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 2124 instances
RUN-1001 : 1008 mslices, 1009 lslices, 102 pads, 0 brams, 0 dsps
RUN-1001 : There are total 5852 nets
RUN-1001 : 3047 nets have 2 pins
RUN-1001 : 2155 nets have [3 - 5] pins
RUN-1001 : 449 nets have [6 - 10] pins
RUN-1001 : 69 nets have [11 - 20] pins
RUN-1001 : 129 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 2122 instances, 2017 slices, 32 macros(320 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 8, tpin num: 25185, tnet num: 5850, tinst num: 2122, tnode num: 30830, tedge num: 42230.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 5850 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.219721s wall, 1.216808s user + 0.031200s system = 1.248008s CPU (102.3%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 931238
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 90%, beta_incr = 0.459732
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(137): len = 527502, overlap = 193
PHY-3002 : Step(138): len = 357201, overlap = 252.25
PHY-3002 : Step(139): len = 273190, overlap = 280
PHY-3002 : Step(140): len = 220835, overlap = 297.5
PHY-3002 : Step(141): len = 181408, overlap = 311.75
PHY-3002 : Step(142): len = 148549, overlap = 328.75
PHY-3002 : Step(143): len = 123833, overlap = 346.25
PHY-3002 : Step(144): len = 97099.2, overlap = 365
PHY-3002 : Step(145): len = 85387.1, overlap = 373.5
PHY-3002 : Step(146): len = 76687.1, overlap = 382
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 9.3436e-07
PHY-3002 : Step(147): len = 75359.9, overlap = 380.75
PHY-3002 : Step(148): len = 76172.9, overlap = 377.75
PHY-3002 : Step(149): len = 81129.2, overlap = 358.5
PHY-3002 : Step(150): len = 85829.9, overlap = 347.5
PHY-3002 : Step(151): len = 91858.6, overlap = 344.5
PHY-3002 : Step(152): len = 94861.9, overlap = 339.75
PHY-3002 : Step(153): len = 96500.8, overlap = 334
PHY-3002 : Step(154): len = 98406.8, overlap = 321
PHY-3002 : Step(155): len = 98210.7, overlap = 318.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.86872e-06
PHY-3002 : Step(156): len = 98719.4, overlap = 317.75
PHY-3002 : Step(157): len = 99451.9, overlap = 317.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 3.24877e-06
PHY-3002 : Step(158): len = 101212, overlap = 317
PHY-3002 : Step(159): len = 110664, overlap = 297.25
PHY-3002 : Step(160): len = 115294, overlap = 266.25
PHY-3002 : Step(161): len = 115575, overlap = 259.25
PHY-3002 : Step(162): len = 118151, overlap = 255.25
PHY-3002 : Step(163): len = 121965, overlap = 249.5
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 6.49755e-06
PHY-3002 : Step(164): len = 123442, overlap = 249.5
PHY-3002 : Step(165): len = 130333, overlap = 246.5
PHY-3002 : Step(166): len = 130418, overlap = 238.75
PHY-3002 : Step(167): len = 132916, overlap = 230.25
PHY-3002 : Step(168): len = 133432, overlap = 226.5
PHY-3002 : Step(169): len = 135722, overlap = 226.5
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 1.29951e-05
PHY-3002 : Step(170): len = 137691, overlap = 220.5
PHY-3002 : Step(171): len = 148870, overlap = 196.25
PHY-3002 : Step(172): len = 149946, overlap = 183
PHY-3002 : Step(173): len = 148737, overlap = 178
PHY-3002 : Step(174): len = 149409, overlap = 177.25
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 2.59902e-05
PHY-3002 : Step(175): len = 156360, overlap = 170.5
PHY-3002 : Step(176): len = 167486, overlap = 154
PHY-3002 : Step(177): len = 163711, overlap = 156.25
PHY-3002 : Step(178): len = 162529, overlap = 154.5
PHY-3002 : Step(179): len = 162289, overlap = 157.5
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 5.19804e-05
PHY-3002 : Step(180): len = 168652, overlap = 154.25
PHY-3002 : Step(181): len = 174721, overlap = 147.25
PHY-3002 : Step(182): len = 172077, overlap = 146.25
PHY-3002 : Step(183): len = 171051, overlap = 145.25
PHY-3002 : Step(184): len = 171010, overlap = 143.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004217s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 92%, beta_incr = 0.459732
PHY-3001 : Analyzing congestion ...
PHY-3001 : End congestion estimation;  1.338829s wall, 1.326008s user + 0.000000s system = 1.326008s CPU (99.0%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 5850 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.757262s wall, 0.748805s user + 0.000000s system = 0.748805s CPU (98.9%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 8.75607e-06
PHY-3002 : Step(185): len = 173345, overlap = 148.75
PHY-3002 : Step(186): len = 172663, overlap = 153.75
PHY-3002 : Step(187): len = 171182, overlap = 161.25
PHY-3002 : Step(188): len = 167192, overlap = 168.75
PHY-3002 : Step(189): len = 161772, overlap = 174
PHY-3002 : Step(190): len = 157557, overlap = 178.25
PHY-3002 : Step(191): len = 153266, overlap = 180
PHY-3002 : Step(192): len = 150160, overlap = 184.5
PHY-3002 : Step(193): len = 147880, overlap = 184.5
PHY-3002 : Step(194): len = 146032, overlap = 184
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.74395e-05
PHY-3002 : Step(195): len = 153926, overlap = 173.5
PHY-3002 : Step(196): len = 163598, overlap = 157.5
PHY-3002 : Step(197): len = 162089, overlap = 156
PHY-3002 : Step(198): len = 162046, overlap = 155.5
PHY-3002 : Step(199): len = 162451, overlap = 153
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 3.30653e-05
PHY-3002 : Step(200): len = 172077, overlap = 138.75
PHY-3002 : Step(201): len = 179479, overlap = 126.5
PHY-3002 : Step(202): len = 178908, overlap = 122.75
PHY-3002 : Step(203): len = 178963, overlap = 124.5
PHY-3002 : Step(204): len = 179826, overlap = 125.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 6.61306e-05
PHY-3002 : Step(205): len = 187017, overlap = 121.5
PHY-3002 : Step(206): len = 191715, overlap = 117.5
PHY-3002 : Step(207): len = 192547, overlap = 116.5
PHY-3002 : Step(208): len = 193295, overlap = 111.25
PHY-3002 : Step(209): len = 194777, overlap = 108.5
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000132261
PHY-3002 : Step(210): len = 199416, overlap = 107.25
PHY-3002 : Step(211): len = 202815, overlap = 105.5
PHY-3002 : Step(212): len = 205600, overlap = 102.25
PHY-3002 : Step(213): len = 205551, overlap = 98.25
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 92%, beta_incr = 0.459732
PHY-3001 : Analyzing congestion ...
PHY-3001 : End congestion estimation;  1.383881s wall, 1.326008s user + 0.000000s system = 1.326008s CPU (95.8%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 5850 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.776756s wall, 0.764405s user + 0.000000s system = 0.764405s CPU (98.4%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 7.25858e-05
PHY-3002 : Step(214): len = 210830, overlap = 181
PHY-3002 : Step(215): len = 208486, overlap = 171.75
PHY-3002 : Step(216): len = 202887, overlap = 172.75
PHY-3002 : Step(217): len = 195844, overlap = 179.25
PHY-3002 : Step(218): len = 188768, overlap = 189.5
PHY-3002 : Step(219): len = 184137, overlap = 193.25
PHY-3002 : Step(220): len = 179595, overlap = 199.5
PHY-3002 : Step(221): len = 175737, overlap = 205.25
PHY-3002 : Step(222): len = 173633, overlap = 210
PHY-3002 : Step(223): len = 171468, overlap = 216
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000145172
PHY-3002 : Step(224): len = 178956, overlap = 203.25
PHY-3002 : Step(225): len = 183872, overlap = 192.75
PHY-3002 : Step(226): len = 187002, overlap = 185.75
PHY-3002 : Step(227): len = 187765, overlap = 177.5
PHY-3002 : Step(228): len = 188434, overlap = 177.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000290343
PHY-3002 : Step(229): len = 196798, overlap = 169.75
PHY-3002 : Step(230): len = 199633, overlap = 167.75
PHY-3002 : Step(231): len = 203064, overlap = 159
PHY-3002 : Step(232): len = 204775, overlap = 158
PHY-3002 : Step(233): len = 205097, overlap = 161.25
PHY-3002 : Step(234): len = 205379, overlap = 158.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.00052652
PHY-3002 : Step(235): len = 210377, overlap = 156.75
PHY-3002 : Step(236): len = 212422, overlap = 152.25
PHY-3002 : Step(237): len = 215338, overlap = 146.25
PHY-3002 : Step(238): len = 216765, overlap = 143.75
PHY-3002 : Step(239): len = 217658, overlap = 140.5
PHY-3002 : Step(240): len = 218152, overlap = 141.25
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000955899
PHY-3002 : Step(241): len = 221093, overlap = 139.25
PHY-3002 : Step(242): len = 222396, overlap = 137.5
PHY-3002 : Step(243): len = 224236, overlap = 137.5
PHY-3002 : Step(244): len = 225282, overlap = 137.5
PHY-3002 : Step(245): len = 225578, overlap = 139
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.00168953
PHY-3002 : Step(246): len = 227277, overlap = 137.25
PHY-3002 : Step(247): len = 227999, overlap = 137.25
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.00229875
PHY-3002 : Step(248): len = 229033, overlap = 136
PHY-3002 : Step(249): len = 229641, overlap = 136
PHY-3002 : Step(250): len = 230372, overlap = 135
PHY-3002 : Step(251): len = 230777, overlap = 134.75
PHY-3002 : Step(252): len = 231426, overlap = 133.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.394469s wall, 0.265202s user + 0.187201s system = 0.452403s CPU (114.7%)

PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 91%, beta_incr = 0.459732
PHY-3001 : Analyzing congestion ...
PHY-3001 : End congestion estimation;  1.393721s wall, 1.341609s user + 0.000000s system = 1.341609s CPU (96.3%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 5850 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.795401s wall, 0.780005s user + 0.000000s system = 0.780005s CPU (98.1%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000305634
PHY-3002 : Step(253): len = 229101, overlap = 111.25
PHY-3002 : Step(254): len = 228299, overlap = 109.75
PHY-3002 : Step(255): len = 224406, overlap = 122
PHY-3002 : Step(256): len = 222414, overlap = 130.75
PHY-3002 : Step(257): len = 221226, overlap = 134.25
PHY-3002 : Step(258): len = 219615, overlap = 134
PHY-3002 : Step(259): len = 218966, overlap = 136.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000611267
PHY-3002 : Step(260): len = 223823, overlap = 132
PHY-3002 : Step(261): len = 224155, overlap = 128.5
PHY-3002 : Step(262): len = 225658, overlap = 123.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00107451
PHY-3002 : Step(263): len = 228393, overlap = 126.75
PHY-3002 : Step(264): len = 229762, overlap = 124.25
PHY-3002 : Step(265): len = 230982, overlap = 124.25
PHY-3002 : Step(266): len = 231917, overlap = 122
PHY-3002 : Step(267): len = 232733, overlap = 123
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.00176602
PHY-3002 : Step(268): len = 234035, overlap = 122.25
PHY-3002 : Step(269): len = 235689, overlap = 119.75
PHY-3002 : Step(270): len = 236474, overlap = 120
PHY-3002 : Step(271): len = 236767, overlap = 117.25
PHY-3002 : Step(272): len = 237203, overlap = 116
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.025461s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (61.3%)

PHY-3001 : Legalized: Len = 245253, Over = 0
PHY-3001 : Final: Len = 245253, Over = 0
RUN-1003 : finish command "place" in  27.672229s wall, 31.730603s user + 1.560010s system = 33.290613s CPU (120.3%)

RUN-1004 : used memory is 463 MB, reserved memory is 497 MB, peak memory is 678 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file E:/Anlogic/license/Anlogic.lic
PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin misalignment score is improved from 2973 to 2269
PHY-1001 : Pin misalignment score is improved from 2269 to 2232
PHY-1001 : Pin misalignment score is improved from 2232 to 2229
PHY-1001 : Pin misalignment score is improved from 2229 to 2228
PHY-1001 : Pin misalignment score is improved from 2228 to 2228
PHY-1001 : Pin local connectivity score is improved from 200 to 0
PHY-1001 : Pin misalignment score is improved from 2305 to 2249
PHY-1001 : Pin misalignment score is improved from 2249 to 2239
PHY-1001 : Pin misalignment score is improved from 2239 to 2239
PHY-1001 : Pin local connectivity score is improved from 57 to 0
PHY-1001 : End pin swap;  3.538851s wall, 3.447622s user + 0.015600s system = 3.463222s CPU (97.9%)

PHY-1001 : Route runs in 2 thread(s)
RUN-1001 : There are total 2124 instances
RUN-1001 : 1008 mslices, 1009 lslices, 102 pads, 0 brams, 0 dsps
RUN-1001 : There are total 5852 nets
RUN-1001 : 3047 nets have 2 pins
RUN-1001 : 2155 nets have [3 - 5] pins
RUN-1001 : 449 nets have [6 - 10] pins
RUN-1001 : 69 nets have [11 - 20] pins
RUN-1001 : 129 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
PHY-1001 : Start global routing ...
PHY-1001 : Generate routing grids ...
PHY-1001 : Initialize routing nets ...
PHY-1001 : Ripup & Reroute ...
PHY-1002 : len = 318072, over cnt = 1748(21%), over = 3324, worst = 9
PHY-1002 : len = 327688, over cnt = 1455(18%), over = 2262, worst = 5
PHY-1002 : len = 334760, over cnt = 1360(16%), over = 1822, worst = 4
PHY-1002 : len = 357864, over cnt = 942(11%), over = 1014, worst = 3
PHY-1002 : len = 373824, over cnt = 707(8%), over = 724, worst = 2
PHY-1002 : len = 388048, over cnt = 604(7%), over = 608, worst = 2
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 8, tpin num: 25185, tnet num: 5850, tinst num: 2122, tnode num: 30830, tedge num: 42230.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : Generate timing info.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 5850 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Optimize timing.
PHY-1001 : 23 out of 5852 nets being processed.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 5850 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : End global routing;  6.180739s wall, 5.943638s user + 0.078001s system = 6.021639s CPU (97.4%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clkin_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 33808, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.133915s wall, 0.140401s user + 0.000000s system = 0.140401s CPU (104.8%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 41592, over cnt = 4(0%), over = 4, worst = 1
PHY-1001 : End Routed; 0.276153s wall, 0.280802s user + 0.000000s system = 0.280802s CPU (101.7%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 41440, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End DR Iter 1; 0.013999s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (111.4%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 46% nets.
PHY-1001 : Routed 52% nets.
PHY-1001 : Routed 62% nets.
PHY-1001 : Routed 75% nets.
PHY-1001 : Routed 93% nets.
PHY-1002 : len = 690704, over cnt = 2139(1%), over = 2224, worst = 3
PHY-1001 : End Routed; 32.497217s wall, 35.115825s user + 0.265202s system = 35.381027s CPU (108.9%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 619560, over cnt = 1245(0%), over = 1255, worst = 2
PHY-1001 : End DR Iter 1; 24.312335s wall, 23.634152s user + 0.062400s system = 23.696552s CPU (97.5%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 597648, over cnt = 578(0%), over = 578, worst = 1
PHY-1001 : End DR Iter 2; 14.167625s wall, 15.615700s user + 0.436803s system = 16.052503s CPU (113.3%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 598088, over cnt = 258(0%), over = 258, worst = 1
PHY-1001 : End DR Iter 3; 3.793981s wall, 3.978026s user + 0.156001s system = 4.134027s CPU (109.0%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1002 : len = 601904, over cnt = 117(0%), over = 117, worst = 1
PHY-1001 : End DR Iter 4; 2.538698s wall, 2.761218s user + 0.093601s system = 2.854818s CPU (112.5%)

PHY-1001 : ===== DR Iter 5 =====
PHY-1002 : len = 605864, over cnt = 62(0%), over = 62, worst = 1
PHY-1001 : End DR Iter 5; 1.922139s wall, 1.996813s user + 0.062400s system = 2.059213s CPU (107.1%)

PHY-1001 : ===== DR Iter 6 =====
PHY-1002 : len = 610200, over cnt = 20(0%), over = 20, worst = 1
PHY-1001 : End DR Iter 6; 3.292213s wall, 3.556823s user + 0.234002s system = 3.790824s CPU (115.1%)

PHY-1001 : ===== DR Iter 7 =====
PHY-1002 : len = 611744, over cnt = 9(0%), over = 9, worst = 1
PHY-1001 : End DR Iter 7; 3.105234s wall, 2.917219s user + 0.000000s system = 2.917219s CPU (93.9%)

PHY-1001 : ===== DR Iter 8 =====
PHY-1002 : len = 612240, over cnt = 5(0%), over = 5, worst = 1
PHY-1001 : End DR Iter 8; 2.026595s wall, 1.965613s user + 0.000000s system = 1.965613s CPU (97.0%)

PHY-1001 : ===== DR Iter 9 =====
PHY-1002 : len = 612240, over cnt = 5(0%), over = 5, worst = 1
PHY-1001 : End DR Iter 9; 1.620881s wall, 1.606810s user + 0.000000s system = 1.606810s CPU (99.1%)

PHY-1001 : ===== DR Iter 10 =====
PHY-1002 : len = 612240, over cnt = 5(0%), over = 5, worst = 1
PHY-1001 : End DR Iter 10; 1.652340s wall, 1.591210s user + 0.000000s system = 1.591210s CPU (96.3%)

PHY-1001 : LB ...
PHY-1001 : ===== LB Iter 1 =====
PHY-1002 : len = 612240, over cnt = 5(0%), over = 5, worst = 1
PHY-1001 : End LB Iter 9; 1.650177s wall, 1.638011s user + 0.000000s system = 1.638011s CPU (99.3%)

PHY-1001 : ===== LB Iter 2 =====
PHY-1002 : len = 612240, over cnt = 5(0%), over = 5, worst = 1
PHY-1001 : End LB Iter 10; 1.656516s wall, 1.622410s user + 0.015600s system = 1.638011s CPU (98.9%)

PHY-1001 : ===== LB Iter 3 =====
PHY-1002 : len = 612240, over cnt = 5(0%), over = 5, worst = 1
PHY-1001 : End LB Iter 11; 1.684264s wall, 1.653611s user + 0.000000s system = 1.653611s CPU (98.2%)

PHY-1001 : ===== LB Iter 4 =====
PHY-1002 : len = 612240, over cnt = 5(0%), over = 5, worst = 1
PHY-1001 : End LB Iter 12; 1.668812s wall, 1.622410s user + 0.000000s system = 1.622410s CPU (97.2%)

PHY-1001 : ===== LB Iter 5 =====
PHY-1002 : len = 612240, over cnt = 5(0%), over = 5, worst = 1
PHY-1001 : End LB Iter 13; 1.674894s wall, 1.622410s user + 0.015600s system = 1.638011s CPU (97.8%)

PHY-1001 : DC ...
PHY-1001 : ==== DC Iter 1 ====
PHY-1002 : len = 612448, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : End DC Iter 2; 1.764201s wall, 1.747211s user + 0.015600s system = 1.762811s CPU (99.9%)

PHY-1001 : ==== DC Iter 2 ====
PHY-1002 : len = 612448, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : End DC Iter 3; 2.818969s wall, 2.776818s user + 0.000000s system = 2.776818s CPU (98.5%)

PHY-1001 : ==== DC Iter 3 ====
PHY-1002 : len = 612608, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 612608
PHY-1001 : End DC Iter 3; 0.320906s wall, 0.312002s user + 0.000000s system = 0.312002s CPU (97.2%)

PHY-1001 : 8 feed throughs used by 4 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clkin_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  112.456359s wall, 115.705942s user + 1.419609s system = 117.125551s CPU (104.2%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  122.330749s wall, 125.237603s user + 1.513210s system = 126.750812s CPU (103.6%)

RUN-1004 : used memory is 525 MB, reserved memory is 572 MB, peak memory is 678 MB
RUN-1002 : start command "report_area -io_info -file Quick_Start_phy.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                   102
  #input               34
  #output              68
  #inout                0

Utilization Statistics
#lut                 4026   out of   4480   89.87%
#reg                 2894   out of   4480   64.60%
#le                  4026
  #lut only          1132   out of   4026   28.12%
  #reg only             0   out of   4026    0.00%
  #lut&reg           2894   out of   4026   71.88%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#mcu                    1   out of      1  100.00%
#pad                  102   out of    109   93.58%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 

RUN-1002 : start command "export_db Quick_Start_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db Quick_Start_pr.db" in  2.940437s wall, 2.776818s user + 0.093601s system = 2.870418s CPU (97.6%)

RUN-1004 : used memory is 525 MB, reserved memory is 572 MB, peak memory is 678 MB
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 8, tpin num: 25185, tnet num: 5850, tinst num: 2127, tnode num: 30830, tedge num: 42230.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file Quick_Start_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clkin_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
TMR-2504 : Update delay of 5850 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : clock_nets size = 3, clk_num = 1.
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in Quick_Start_phy.timing, timing summary in Quick_Start_phy.tsm.
RUN-1003 : finish command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file Quick_Start_phy.timing" in  4.226637s wall, 3.962425s user + 0.031200s system = 3.993626s CPU (94.5%)

RUN-1004 : used memory is 579 MB, reserved memory is 625 MB, peak memory is 678 MB
RUN-1002 : start command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../AHB_SDK144_CC/Quick_Start.bin -g ucode:00000000000000000000000000000000 -f Quick_Start.btc"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 2 threads.
BIT-1002 : Init instances completely, inst num: 2129
BIT-1002 : Init pips with 2 threads.
BIT-1002 : Init pips completely, net num: 5852, pip num: 55947
BIT-1003 : Multithreading accelaration with 2 threads.
BIT-1003 : Generate bitstream completely, there are 935 valid insts, and 157694 bits set as '1'.
BIT-1004 : Generate bits file Quick_Start.bit.
RUN-1003 : finish command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../AHB_SDK144_CC/Quick_Start.bin -g ucode:00000000000000000000000000000000 -f Quick_Start.btc" in  12.001488s wall, 21.356537s user + 0.000000s system = 21.356537s CPU (177.9%)

RUN-1004 : used memory is 608 MB, reserved memory is 647 MB, peak memory is 678 MB
RUN-1002 : start command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EF2L45B
RUN-1002 : start command "bit_to_vec -chip EF2L45B -m program_spi -bit Quick_Start.bit"
RUN-1003 : finish command "bit_to_vec -chip EF2L45B -m program_spi -bit Quick_Start.bit" in  1.503455s wall, 1.279208s user + 0.109201s system = 1.388409s CPU (92.3%)

RUN-1004 : used memory is 721 MB, reserved memory is 752 MB, peak memory is 723 MB
RUN-1002 : start command "program_spief -cable 0 -spd 6"
RUN-1003 : finish command "program_spief -cable 0 -spd 6" in  8.355087s wall, 2.605217s user + 0.249602s system = 2.854818s CPU (34.2%)

RUN-1004 : used memory is 721 MB, reserved memory is 753 MB, peak memory is 724 MB
RUN-1002 : start command "bit_to_vec -chip EF2L45B -m verify_spi -bit Quick_Start.bit"
RUN-1002 : start command "program -cable 0 -spd 4"
RUN-1003 : finish command "program -cable 0 -spd 4" in  2.159485s wall, 0.312002s user + 0.062400s system = 0.374402s CPU (17.3%)

RUN-1004 : used memory is 708 MB, reserved memory is 740 MB, peak memory is 724 MB
RUN-1002 : start command "program -cable 0 -spd 1"
RUN-1003 : finish command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0" in  12.757934s wall, 4.742430s user + 0.452403s system = 5.194833s CPU (40.7%)

RUN-1004 : used memory is 698 MB, reserved memory is 730 MB, peak memory is 724 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file CPLD_SOC_AHB_TOP.v
HDL-5007 WARNING: redeclaration of ansi port 'gpio_out' is not allowed in CPLD_SOC_AHB_TOP.v(27)
HDL-5007 WARNING: 'pnumcnt0' is already implicitly declared on line 35 in CPLD_SOC_AHB_TOP.v(93)
HDL-5007 WARNING: 'pwm_state_read' is already implicitly declared on line 52 in CPLD_SOC_AHB_TOP.v(94)
HDL-5007 WARNING: assignment to input 'limit_r' in CPLD_SOC_AHB_TOP.v(91)
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/M3WithAHB.v
HDL-1007 : analyze verilog file src/AHB.v
HDL-1007 : analyze verilog file src/OnePWM.v
HDL-1007 : analyze verilog file CPLD_SOC_AHB_TOP.v
HDL-5007 WARNING: redeclaration of ansi port 'gpio_out' is not allowed in CPLD_SOC_AHB_TOP.v(27)
HDL-5007 WARNING: 'pnumcnt0' is already implicitly declared on line 35 in CPLD_SOC_AHB_TOP.v(93)
HDL-5007 WARNING: 'pwm_state_read' is already implicitly declared on line 52 in CPLD_SOC_AHB_TOP.v(94)
HDL-5007 WARNING: assignment to input 'limit_r' in CPLD_SOC_AHB_TOP.v(91)
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/M3WithAHB.v
HDL-1007 : analyze verilog file src/AHB.v
HDL-1007 : analyze verilog file src/OnePWM.v
RUN-1002 : start command "elaborate -top CPLD_SOC_AHB_TOP"
HDL-1007 : elaborate module CPLD_SOC_AHB_TOP in CPLD_SOC_AHB_TOP.v(1)
HDL-1007 : elaborate module PLL in al_ip/PLL.v(25)
HDL-1007 : elaborate module EF2_PHY_PLL(FIN="25.000",FBCLK_DIV=40,CLKC0_DIV=5,CLKC1_DIV=10,CLKC2_DIV=40,CLKC3_DIV=125,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",CLKC3_ENABLE="ENABLE",FEEDBK_MODE="NOCOMP",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=4,CLKC1_CPHASE=9,CLKC2_CPHASE=39,CLKC3_CPHASE=124,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE",INTPI=3,HIGH_SPEED_EN="ENABLE",OFFSET_MODE="EXT",CLKC0_DUTY=0.5,CLKC1_DUTY=0.5,CLKC0_DUTY_INT=3,CLKC1_DUTY_INT=5) in E:/Anlogic/arch/ef2_macro.v(2693)
HDL-1007 : elaborate module AHB in src/AHB.v(1)
HDL-5007 WARNING: port 'i2s_mst_clk' is not connected on this instance in al_ip/M3WithAHB.v(62)
HDL-5007 WARNING: port 'sleep_out' remains unconnected for this instance in al_ip/M3WithAHB.v(62)
HDL-1007 : elaborate module M3WithAHB in al_ip/M3WithAHB.v(14)
HDL-1007 : elaborate module EF2_PHY_MCU(GPIO_L0="ENABLE",GPIO_L1="ENABLE",GPIO_L8="ENABLE",GPIO_L9="ENABLE") in E:/Anlogic/arch/ef2_macro.v(780)
HDL-5007 WARNING: input port 'i2s_mst_clk' is not connected on this instance in al_ip/M3WithAHB.v(46)
HDL-5007 WARNING: actual bit length 1 differs from formal bit length 32 for port 'gpio_in' in CPLD_SOC_AHB_TOP.v(51)
HDL-5007 WARNING: net 'limit_r[2]' is already driven by input port 'limit_r[2]' in CPLD_SOC_AHB_TOP.v(91)
HDL-1007 : driving port 'limit_r[2]' is declared here in CPLD_SOC_AHB_TOP.v(6)
HDL-1007 : elaborate module OnePWM in src/OnePWM.v(1)
HDL-5007 WARNING: net 'gpio_in' does not have a driver in CPLD_SOC_AHB_TOP.v(51)
HDL-1200 : Current top model is CPLD_SOC_AHB_TOP
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc EF2L45BG144B.adc"
RUN-1002 : start command "set_pin_assignment clkin  LOCATION = P28;  	"
RUN-1002 : start command "set_pin_assignment rst_n  LOCATION = P38;  	"
RUN-1002 : start command "set_pin_assignment ledout[0]  LOCATION = P105;"
RUN-1002 : start command "set_pin_assignment ledout[1]  LOCATION = P104;"
RUN-1002 : start command "set_pin_assignment ledout[2]  LOCATION = P103;"
RUN-1002 : start command "set_pin_assignment ledout[3]  LOCATION = P100;"
RUN-1002 : start command "set_pin_assignment pwm[0]  LOCATION = P141;  "
RUN-1002 : start command "set_pin_assignment pwm[1]  LOCATION = P128;  "
RUN-1002 : start command "set_pin_assignment pwm[2]  LOCATION = P127;  "
RUN-1002 : start command "set_pin_assignment pwm[3]  LOCATION = P126;  "
RUN-1002 : start command "set_pin_assignment pwm[4]  LOCATION = P125;  "
RUN-1002 : start command "set_pin_assignment pwm[5]  LOCATION = P25;   "
RUN-1002 : start command "set_pin_assignment pwm[6]  LOCATION = P121;  "
RUN-1002 : start command "set_pin_assignment pwm[7]  LOCATION = P113;  "
RUN-1002 : start command "set_pin_assignment pwm[8]  LOCATION = P107;  "
RUN-1002 : start command "set_pin_assignment pwm[9]  LOCATION = P44;   "
RUN-1002 : start command "set_pin_assignment pwm[10]  LOCATION = P47;   "
RUN-1002 : start command "set_pin_assignment pwm[11]  LOCATION = P52;   "
RUN-1002 : start command "set_pin_assignment pwm[12]  LOCATION = P117;  "
RUN-1002 : start command "set_pin_assignment pwm[13]  LOCATION = P115;  "
RUN-1002 : start command "set_pin_assignment pwm[14]  LOCATION = P112;  "
RUN-1002 : start command "set_pin_assignment pwm[15]  LOCATION = P111;  "
RUN-1002 : start command "set_pin_assignment dir[0]  LOCATION = P138; "
RUN-1002 : start command "set_pin_assignment dir[1]  LOCATION = P21;  "
RUN-1002 : start command "set_pin_assignment dir[2]  LOCATION = P133; "
RUN-1002 : start command "set_pin_assignment dir[3]  LOCATION = P132; "
RUN-1002 : start command "set_pin_assignment dir[4]  LOCATION = P22;  "
RUN-1002 : start command "set_pin_assignment dir[5]  LOCATION = P23;  "
RUN-1002 : start command "set_pin_assignment dir[6]  LOCATION = P24;  "
RUN-1002 : start command "set_pin_assignment dir[7]  LOCATION = P122; "
RUN-1002 : start command "set_pin_assignment dir[8]  LOCATION = P114; "
RUN-1002 : start command "set_pin_assignment dir[9]  LOCATION = P42;  "
RUN-1002 : start command "set_pin_assignment dir[10]  LOCATION = P106; "
RUN-1002 : start command "set_pin_assignment dir[11]  LOCATION = P43;  "
RUN-1002 : start command "set_pin_assignment dir[12]  LOCATION = P45;  "
RUN-1002 : start command "set_pin_assignment dir[13]  LOCATION = P48;  "
RUN-1002 : start command "set_pin_assignment dir[14]  LOCATION = P54;  "
RUN-1002 : start command "set_pin_assignment dir[15]  LOCATION = P142; "
RUN-1002 : start command "set_pin_assignment limit_l[0]  LOCATION = P41; "
RUN-1002 : start command "set_pin_assignment limit_l[1]  LOCATION = P50; "
RUN-1002 : start command "set_pin_assignment limit_l[2]  LOCATION = P56; "
RUN-1002 : start command "set_pin_assignment limit_l[3]  LOCATION = P58; "
RUN-1002 : start command "set_pin_assignment limit_l[4]  LOCATION = P60; "
RUN-1002 : start command "set_pin_assignment limit_l[5]  LOCATION = P6;  "
RUN-1002 : start command "set_pin_assignment limit_l[6]  LOCATION = P2;  "
RUN-1002 : start command "set_pin_assignment limit_l[7]  LOCATION = P89; "
RUN-1002 : start command "set_pin_assignment limit_l[8]  LOCATION = P33; "
RUN-1002 : start command "set_pin_assignment limit_l[9]  LOCATION = P34; "
RUN-1002 : start command "set_pin_assignment limit_l[10]  LOCATION = P65; "
RUN-1002 : start command "set_pin_assignment limit_l[11]  LOCATION = P67; "
RUN-1002 : start command "set_pin_assignment limit_l[12]  LOCATION = P69; "
RUN-1002 : start command "set_pin_assignment limit_l[13]  LOCATION = P1;  "
RUN-1002 : start command "set_pin_assignment limit_l[14]  LOCATION = P85; "
RUN-1002 : start command "set_pin_assignment limit_l[15]  LOCATION = P87; "
RUN-1002 : start command "set_pin_assignment limit_r[0]  LOCATION = P40; "
RUN-1002 : start command "set_pin_assignment limit_r[1]  LOCATION = P49; "
RUN-1002 : start command "set_pin_assignment limit_r_2   LOCATION = P55; "
RUN-1002 : start command "set_pin_assignment limit_r[3]  LOCATION = P57; "
RUN-1002 : start command "set_pin_assignment limit_r[4]  LOCATION = P59; "
RUN-1002 : start command "set_pin_assignment limit_r[5]  LOCATION = P70; "
RUN-1002 : start command "set_pin_assignment limit_r[6]  LOCATION = P4;  "
RUN-1002 : start command "set_pin_assignment limit_r[7]  LOCATION = P82; "
RUN-1002 : start command "set_pin_assignment limit_r[8]  LOCATION = P86; "
RUN-1002 : start command "set_pin_assignment limit_r[9]  LOCATION = P94; "
RUN-1002 : start command "set_pin_assignment limit_r[10]  LOCATION = P35; "
RUN-1002 : start command "set_pin_assignment limit_r[11]  LOCATION = P68; "
RUN-1002 : start command "set_pin_assignment limit_r[12]  LOCATION = P5;  "
RUN-1002 : start command "set_pin_assignment limit_r[13]  LOCATION = P3;  "
RUN-1002 : start command "set_pin_assignment limit_r[14]  LOCATION = P81; "
RUN-1002 : start command "set_pin_assignment limit_r[15]  LOCATION = P95; "
USR-6010 WARNING: ADC constraints: pin gpio_out[31] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[30] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[29] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[28] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[27] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[26] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[25] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[24] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[23] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[22] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[21] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[20] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[19] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[18] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[17] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[16] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[15] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[14] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[13] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[12] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[11] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[10] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[9] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[8] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[7] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[6] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[5] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[4] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[0] has no constraint.
USR-6010 WARNING: ADC constraints: pin limit_r[2] has no constraint.
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file E:/Anlogic/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "CPLD_SOC_AHB_TOP"
SYN-8105 ERROR: Multi-driven net: model "CPLD_SOC_AHB_TOP" / net "limit_r[2]" in CPLD_SOC_AHB_TOP.v(6)
SYN-8106 ERROR: the net's in pin: pin "O" in CPLD_SOC_AHB_TOP.v(91)
SYN-8106 ERROR: the net's in pin: pin "limit_r[2]" in CPLD_SOC_AHB_TOP.v(6)
HDL-1007 : analyze verilog file CPLD_SOC_AHB_TOP.v
HDL-5007 WARNING: redeclaration of ansi port 'gpio_out' is not allowed in CPLD_SOC_AHB_TOP.v(26)
HDL-5007 WARNING: 'pnumcnt0' is already implicitly declared on line 34 in CPLD_SOC_AHB_TOP.v(91)
HDL-5007 WARNING: 'pwm_state_read' is already implicitly declared on line 51 in CPLD_SOC_AHB_TOP.v(92)
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/M3WithAHB.v
HDL-1007 : analyze verilog file src/AHB.v
HDL-1007 : analyze verilog file src/OnePWM.v
HDL-1007 : analyze verilog file CPLD_SOC_AHB_TOP.v
HDL-5007 WARNING: redeclaration of ansi port 'gpio_out' is not allowed in CPLD_SOC_AHB_TOP.v(26)
HDL-5007 WARNING: 'pnumcnt0' is already implicitly declared on line 34 in CPLD_SOC_AHB_TOP.v(91)
HDL-5007 WARNING: 'pwm_state_read' is already implicitly declared on line 51 in CPLD_SOC_AHB_TOP.v(92)
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/M3WithAHB.v
HDL-1007 : analyze verilog file src/AHB.v
HDL-1007 : analyze verilog file src/OnePWM.v
RUN-1002 : start command "elaborate -top CPLD_SOC_AHB_TOP"
HDL-1007 : elaborate module CPLD_SOC_AHB_TOP in CPLD_SOC_AHB_TOP.v(1)
HDL-1007 : elaborate module PLL in al_ip/PLL.v(25)
HDL-1007 : elaborate module EF2_PHY_PLL(FIN="25.000",FBCLK_DIV=40,CLKC0_DIV=5,CLKC1_DIV=10,CLKC2_DIV=40,CLKC3_DIV=125,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",CLKC3_ENABLE="ENABLE",FEEDBK_MODE="NOCOMP",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=4,CLKC1_CPHASE=9,CLKC2_CPHASE=39,CLKC3_CPHASE=124,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE",INTPI=3,HIGH_SPEED_EN="ENABLE",OFFSET_MODE="EXT",CLKC0_DUTY=0.5,CLKC1_DUTY=0.5,CLKC0_DUTY_INT=3,CLKC1_DUTY_INT=5) in E:/Anlogic/arch/ef2_macro.v(2693)
HDL-1007 : elaborate module AHB in src/AHB.v(1)
HDL-5007 WARNING: port 'i2s_mst_clk' is not connected on this instance in al_ip/M3WithAHB.v(62)
HDL-5007 WARNING: port 'sleep_out' remains unconnected for this instance in al_ip/M3WithAHB.v(62)
HDL-1007 : elaborate module M3WithAHB in al_ip/M3WithAHB.v(14)
HDL-1007 : elaborate module EF2_PHY_MCU(GPIO_L0="ENABLE",GPIO_L1="ENABLE",GPIO_L8="ENABLE",GPIO_L9="ENABLE") in E:/Anlogic/arch/ef2_macro.v(780)
HDL-5007 WARNING: input port 'i2s_mst_clk' is not connected on this instance in al_ip/M3WithAHB.v(46)
HDL-5007 WARNING: actual bit length 1 differs from formal bit length 32 for port 'gpio_in' in CPLD_SOC_AHB_TOP.v(50)
HDL-1007 : elaborate module OnePWM in src/OnePWM.v(1)
HDL-5007 WARNING: net 'gpio_in' does not have a driver in CPLD_SOC_AHB_TOP.v(50)
HDL-1200 : Current top model is CPLD_SOC_AHB_TOP
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc EF2L45BG144B.adc"
RUN-1002 : start command "set_pin_assignment clkin  LOCATION = P28;  	"
RUN-1002 : start command "set_pin_assignment rst_n  LOCATION = P38;  	"
RUN-1002 : start command "set_pin_assignment ledout[0]  LOCATION = P105;"
RUN-1002 : start command "set_pin_assignment ledout[1]  LOCATION = P104;"
RUN-1002 : start command "set_pin_assignment ledout[2]  LOCATION = P103;"
RUN-1002 : start command "set_pin_assignment ledout[3]  LOCATION = P100;"
RUN-1002 : start command "set_pin_assignment pwm[0]  LOCATION = P141;  "
RUN-1002 : start command "set_pin_assignment pwm[1]  LOCATION = P128;  "
RUN-1002 : start command "set_pin_assignment pwm[2]  LOCATION = P127;  "
RUN-1002 : start command "set_pin_assignment pwm[3]  LOCATION = P126;  "
RUN-1002 : start command "set_pin_assignment pwm[4]  LOCATION = P125;  "
RUN-1002 : start command "set_pin_assignment pwm[5]  LOCATION = P25;   "
RUN-1002 : start command "set_pin_assignment pwm[6]  LOCATION = P121;  "
RUN-1002 : start command "set_pin_assignment pwm[7]  LOCATION = P113;  "
RUN-1002 : start command "set_pin_assignment pwm[8]  LOCATION = P107;  "
RUN-1002 : start command "set_pin_assignment pwm[9]  LOCATION = P44;   "
RUN-1002 : start command "set_pin_assignment pwm[10]  LOCATION = P47;   "
RUN-1002 : start command "set_pin_assignment pwm[11]  LOCATION = P52;   "
RUN-1002 : start command "set_pin_assignment pwm[12]  LOCATION = P117;  "
RUN-1002 : start command "set_pin_assignment pwm[13]  LOCATION = P115;  "
RUN-1002 : start command "set_pin_assignment pwm[14]  LOCATION = P112;  "
RUN-1002 : start command "set_pin_assignment pwm[15]  LOCATION = P111;  "
RUN-1002 : start command "set_pin_assignment dir[0]  LOCATION = P138; "
RUN-1002 : start command "set_pin_assignment dir[1]  LOCATION = P21;  "
RUN-1002 : start command "set_pin_assignment dir[2]  LOCATION = P133; "
RUN-1002 : start command "set_pin_assignment dir[3]  LOCATION = P132; "
RUN-1002 : start command "set_pin_assignment dir[4]  LOCATION = P22;  "
RUN-1002 : start command "set_pin_assignment dir[5]  LOCATION = P23;  "
RUN-1002 : start command "set_pin_assignment dir[6]  LOCATION = P24;  "
RUN-1002 : start command "set_pin_assignment dir[7]  LOCATION = P122; "
RUN-1002 : start command "set_pin_assignment dir[8]  LOCATION = P114; "
RUN-1002 : start command "set_pin_assignment dir[9]  LOCATION = P42;  "
RUN-1002 : start command "set_pin_assignment dir[10]  LOCATION = P106; "
RUN-1002 : start command "set_pin_assignment dir[11]  LOCATION = P43;  "
RUN-1002 : start command "set_pin_assignment dir[12]  LOCATION = P45;  "
RUN-1002 : start command "set_pin_assignment dir[13]  LOCATION = P48;  "
RUN-1002 : start command "set_pin_assignment dir[14]  LOCATION = P54;  "
RUN-1002 : start command "set_pin_assignment dir[15]  LOCATION = P142; "
RUN-1002 : start command "set_pin_assignment limit_l[0]  LOCATION = P41; "
RUN-1002 : start command "set_pin_assignment limit_l[1]  LOCATION = P50; "
RUN-1002 : start command "set_pin_assignment limit_l[2]  LOCATION = P56; "
RUN-1002 : start command "set_pin_assignment limit_l[3]  LOCATION = P58; "
RUN-1002 : start command "set_pin_assignment limit_l[4]  LOCATION = P60; "
RUN-1002 : start command "set_pin_assignment limit_l[5]  LOCATION = P6;  "
RUN-1002 : start command "set_pin_assignment limit_l[6]  LOCATION = P2;  "
RUN-1002 : start command "set_pin_assignment limit_l[7]  LOCATION = P89; "
RUN-1002 : start command "set_pin_assignment limit_l[8]  LOCATION = P33; "
RUN-1002 : start command "set_pin_assignment limit_l[9]  LOCATION = P34; "
RUN-1002 : start command "set_pin_assignment limit_l[10]  LOCATION = P65; "
RUN-1002 : start command "set_pin_assignment limit_l[11]  LOCATION = P67; "
RUN-1002 : start command "set_pin_assignment limit_l[12]  LOCATION = P69; "
RUN-1002 : start command "set_pin_assignment limit_l[13]  LOCATION = P1;  "
RUN-1002 : start command "set_pin_assignment limit_l[14]  LOCATION = P85; "
RUN-1002 : start command "set_pin_assignment limit_l[15]  LOCATION = P87; "
RUN-1002 : start command "set_pin_assignment limit_r[0]  LOCATION = P40; "
RUN-1002 : start command "set_pin_assignment limit_r[1]  LOCATION = P49; "
RUN-1002 : start command "set_pin_assignment limit_r[2]  LOCATION = P55; "
RUN-1002 : start command "set_pin_assignment limit_r[3]  LOCATION = P57; "
RUN-1002 : start command "set_pin_assignment limit_r[4]  LOCATION = P59; "
RUN-1002 : start command "set_pin_assignment limit_r[5]  LOCATION = P70; "
RUN-1002 : start command "set_pin_assignment limit_r[6]  LOCATION = P4;  "
RUN-1002 : start command "set_pin_assignment limit_r[7]  LOCATION = P82; "
RUN-1002 : start command "set_pin_assignment limit_r[8]  LOCATION = P86; "
RUN-1002 : start command "set_pin_assignment limit_r[9]  LOCATION = P94; "
RUN-1002 : start command "set_pin_assignment limit_r[10]  LOCATION = P35; "
RUN-1002 : start command "set_pin_assignment limit_r[11]  LOCATION = P68; "
RUN-1002 : start command "set_pin_assignment limit_r[12]  LOCATION = P5;  "
RUN-1002 : start command "set_pin_assignment limit_r[13]  LOCATION = P3;  "
RUN-1002 : start command "set_pin_assignment limit_r[14]  LOCATION = P81; "
RUN-1002 : start command "set_pin_assignment limit_r[15]  LOCATION = P95; "
USR-6010 WARNING: ADC constraints: pin gpio_out[31] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[30] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[29] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[28] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[27] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[26] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[25] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[24] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[23] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[22] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[21] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[20] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[19] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[18] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[17] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[16] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[15] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[14] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[13] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[12] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[11] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[10] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[9] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[8] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[7] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[6] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[5] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[4] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[0] has no constraint.
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file E:/Anlogic/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "CPLD_SOC_AHB_TOP"
SYN-1012 : SanityCheck: Model "OnePWM"
SYN-1012 : SanityCheck: Model "AHB"
SYN-1012 : SanityCheck: Model "M3WithAHB"
SYN-1012 : SanityCheck: Model "PLL"
SYN-1043 : Mark PLL as IO macro for instance pll_inst
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "gpio_in" in CPLD_SOC_AHB_TOP.v(50)
SYN-5014 WARNING: the net's pin: pin "gpio_in[0]" in CPLD_SOC_AHB_TOP.v(29)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "ledout[0]" in CPLD_SOC_AHB_TOP.v(10)
SYN-5014 WARNING: the net's pin: pin "ledout[0]" in CPLD_SOC_AHB_TOP.v(10)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "ledout[1]" in CPLD_SOC_AHB_TOP.v(10)
SYN-5014 WARNING: the net's pin: pin "ledout[1]" in CPLD_SOC_AHB_TOP.v(10)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "ledout[2]" in CPLD_SOC_AHB_TOP.v(10)
SYN-5014 WARNING: the net's pin: pin "ledout[2]" in CPLD_SOC_AHB_TOP.v(10)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "ledout[3]" in CPLD_SOC_AHB_TOP.v(10)
SYN-5014 WARNING: the net's pin: pin "ledout[3]" in CPLD_SOC_AHB_TOP.v(10)
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
SYN-1011 : Flatten model OnePWM
SYN-1011 : Flatten model AHB
SYN-1011 : Flatten model M3WithAHB
SYN-1016 : Merged 1 instances.
SYN-1011 : Flatten model PLL
SYN-1016 : Merged 49 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 10353/263 useful/useless nets, 9488/160 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1021 : Optimized 8 onehot mux instances.
SYN-1020 : Optimized 480 distributor mux.
SYN-1016 : Merged 542 instances.
SYN-1015 : Optimize round 1, 3351 better
SYN-1014 : Optimize round 2
SYN-1032 : 9008/2969 useful/useless nets, 8143/512 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 562 better
SYN-1014 : Optimize round 3
SYN-1032 : 9008/0 useful/useless nets, 8143/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1003 : finish command "optimize_rtl" in  3.458603s wall, 3.572423s user + 0.062400s system = 3.634823s CPU (105.1%)

RUN-1004 : used memory is 405 MB, reserved memory is 473 MB, peak memory is 724 MB
RUN-1002 : start command "report_area -file Quick_Start_rtl.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                   102
  #input               34
  #output              68
  #inout                0

Gate Statistics
#Basic gates         4343
  #and                715
  #nand                 0
  #or                 506
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                140
  #bufif1               0
  #MX21                88
  #FADD                 0
  #DFF               2894
  #LATCH                0
#MACRO_ADD             32
#MACRO_EQ              84
#MACRO_MUX           2736

RUN-1001 : 
Report Hierarchy Area:
+---------------------------------------------------+
|Instance |Module           |gates  |seq    |macros |
+---------------------------------------------------+
|top      |CPLD_SOC_AHB_TOP |1449   |2894   |116    |
+---------------------------------------------------+

RUN-1002 : start command "read_sdc Quick_Start.sdc"
RUN-1002 : start command "get_nets clk100m"
RUN-1002 : start command "create_clock -name clk100m -period 10 -waveform 0 5 "
RUN-1102 : create_clock: clock name: clk100m, type: 0, period: 10000, rise: 0, fall: 5000.
RUN-1104 : Import SDC file Quick_Start.sdc finished, there are 6 nets kept by constraints.
RUN-1002 : start command "export_db Quick_Start_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db Quick_Start_rtl.db" in  1.571205s wall, 1.528810s user + 0.046800s system = 1.575610s CPU (100.3%)

RUN-1004 : used memory is 410 MB, reserved memory is 476 MB, peak memory is 724 MB
RUN-1002 : start command "set_param gate pack_effort high"
RUN-1002 : start command "optimize_gate -packarea Quick_Start_gate.area"
RUN-1001 : Open license file E:/Anlogic/license/Anlogic.lic
SYN-2001 : Map 102 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 9142/1 useful/useless nets, 8279/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 11614/0 useful/useless nets, 10751/0 useful/useless insts
SYN-1016 : Merged 2 instances.
SYN-2501 : Optimize round 1, 1242 better
SYN-2501 : Optimize round 2
SYN-1032 : 11612/0 useful/useless nets, 10749/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 32 macro adder
SYN-1032 : 12460/0 useful/useless nets, 11597/0 useful/useless insts
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 8, tpin num: 45616, tnet num: 12451, tinst num: 11572, tnode num: 86119, tedge num: 87067.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 67 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -prepack" in  1.464483s wall, 1.388409s user + 0.031200s system = 1.419609s CPU (96.9%)

RUN-1004 : used memory is 477 MB, reserved memory is 538 MB, peak memory is 724 MB
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 12451 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 3125 (4.10), #lev = 7 (4.00)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 3124 (4.10), #lev = 7 (4.00)
SYN-2581 : Mapping with K=5, #lut = 3124 (4.10), #lev = 7 (4.00)
SYN-3001 : Logic optimization runtime opt =   0.53 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 6771 instances into 3124 LUTs, name keeping = 51%.
SYN-1001 : Packing model "CPLD_SOC_AHB_TOP" ...
SYN-4010 : Pack lib has 35 rtl pack models with 12 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 8781/0 useful/useless nets, 7918/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 2894 DFF/LATCH to SEQ ...
SYN-4009 : Pack 16 carry chain into lslice
SYN-4007 : Packing 400 adder to BLE ...
SYN-4008 : Packed 400 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 3124 LUT to BLE ...
SYN-4008 : Packed 3124 LUT and 1456 SEQ to BLE.
SYN-4003 : Packing 1438 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (1438 nodes)...
SYN-4004 : #1: Packed 477 SEQ (74987 nodes)...
SYN-4004 : #2: Packed 1219 SEQ (1123360 nodes)...
SYN-4004 : #3: Packed 1438 SEQ (126091 nodes)...
SYN-4004 : #4: Packed 1438 SEQ (0 nodes)...
SYN-4005 : Packed 1438 SEQ with LUT/SLICE
SYN-4006 : 252 single LUT's are left
SYN-4006 : 1438 single SEQ's are left
SYN-4011 : Packing model "CPLD_SOC_AHB_TOP" (AL_USER_NORMAL) with 3124/4496 primitive instances ...
RUN-1002 : start command "report_area -file Quick_Start_gate.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                   102
  #input               34
  #output              68
  #inout                0

Utilization Statistics
#lut                 4023   out of   4480   89.80%
#reg                 2894   out of   4480   64.60%
#le                  4023
  #lut only          1129   out of   4023   28.06%
  #reg only             0   out of   4023    0.00%
  #lut&reg           2894   out of   4023   71.94%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#mcu                    1   out of      1  100.00%
#pad                  102   out of    109   93.58%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 
Report Hierarchy Area:
+------------------------------------------------+
|Instance |Module           |le    |lut   |seq   |
+------------------------------------------------+
|top      |CPLD_SOC_AHB_TOP |4023  |4023  |2894  |
+------------------------------------------------+

RUN-1003 : finish command "optimize_gate -packarea Quick_Start_gate.area" in  15.656185s wall, 15.210097s user + 0.265202s system = 15.475299s CPU (98.8%)

RUN-1004 : used memory is 459 MB, reserved memory is 501 MB, peak memory is 724 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
RUN-1002 : start command "read_sdc Quick_Start.sdc"
RUN-1002 : start command "get_nets clk100m"
RUN-1002 : start command "create_clock -name clk100m -period 10 -waveform 0 5 "
RUN-1102 : create_clock: clock name: clk100m, type: 0, period: 10000, rise: 0, fall: 5000.
RUN-1104 : Import SDC file Quick_Start.sdc finished, there are 7 nets kept by constraints.
RUN-1002 : start command "export_db Quick_Start_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db Quick_Start_gate.db" in  2.707462s wall, 2.698817s user + 0.031200s system = 2.730018s CPU (100.8%)

RUN-1004 : used memory is 463 MB, reserved memory is 505 MB, peak memory is 724 MB
RUN-1002 : start command "place"
RUN-1001 : Open license file E:/Anlogic/license/Anlogic.lic
PHY-3001 : Placer runs in 2 thread(s).
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[0]' to 'PWM0/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[0]' to 'PWM0/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[1]' to 'PWM1/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[1]' to 'PWM1/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[2]' to 'PWM2/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[2]' to 'PWM2/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[3]' to 'PWM3/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[3]' to 'PWM3/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[4]' to 'PWM4/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[4]' to 'PWM4/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[5]' to 'PWM5/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[5]' to 'PWM5/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[6]' to 'PWM6/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[6]' to 'PWM6/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[7]' to 'PWM7/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[7]' to 'PWM7/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[8]' to 'PWM8/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[8]' to 'PWM8/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[9]' to 'PWM9/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[9]' to 'PWM9/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[10]' to 'PWMA/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[10]' to 'PWMA/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[11]' to 'PWMB/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[11]' to 'PWMB/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[12]' to 'PWMC/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[12]' to 'PWMC/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[13]' to 'PWMD/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[13]' to 'PWMD/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[14]' to 'PWME/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[14]' to 'PWME/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[15]' to 'PWMF/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[15]' to 'PWMF/pwm'.
SYN-4027 : Net clk100m is clkc1 of pll U_PLL/pll_inst.
SYN-4027 : Net clk25m is clkc2 of pll U_PLL/pll_inst.
SYN-4019 : Net clkin_pad is refclk of pll U_PLL/pll_inst.
SYN-4025 : Tag rtl::Net clk100m as clock net
SYN-4025 : Tag rtl::Net clk25m as clock net
SYN-4025 : Tag rtl::Net clkin_pad as clock net
SYN-4026 : Tagged 3 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 2124 instances
RUN-1001 : 1008 mslices, 1009 lslices, 102 pads, 0 brams, 0 dsps
RUN-1001 : There are total 5852 nets
RUN-1001 : 3047 nets have 2 pins
RUN-1001 : 2155 nets have [3 - 5] pins
RUN-1001 : 449 nets have [6 - 10] pins
RUN-1001 : 69 nets have [11 - 20] pins
RUN-1001 : 129 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 2122 instances, 2017 slices, 32 macros(320 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 8, tpin num: 25185, tnet num: 5850, tinst num: 2122, tnode num: 30830, tedge num: 42230.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 5850 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.139595s wall, 1.138807s user + 0.015600s system = 1.154407s CPU (101.3%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 931238
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 90%, beta_incr = 0.459732
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(273): len = 527502, overlap = 193
PHY-3002 : Step(274): len = 357201, overlap = 252.25
PHY-3002 : Step(275): len = 273190, overlap = 280
PHY-3002 : Step(276): len = 220835, overlap = 297.5
PHY-3002 : Step(277): len = 181408, overlap = 311.75
PHY-3002 : Step(278): len = 148549, overlap = 328.75
PHY-3002 : Step(279): len = 123833, overlap = 346.25
PHY-3002 : Step(280): len = 97099.2, overlap = 365
PHY-3002 : Step(281): len = 85387.1, overlap = 373.5
PHY-3002 : Step(282): len = 76687.1, overlap = 382
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 9.3436e-07
PHY-3002 : Step(283): len = 75359.9, overlap = 380.75
PHY-3002 : Step(284): len = 76172.9, overlap = 377.75
PHY-3002 : Step(285): len = 81129.2, overlap = 358.5
PHY-3002 : Step(286): len = 85829.9, overlap = 347.5
PHY-3002 : Step(287): len = 91858.6, overlap = 344.5
PHY-3002 : Step(288): len = 94861.9, overlap = 339.75
PHY-3002 : Step(289): len = 96500.8, overlap = 334
PHY-3002 : Step(290): len = 98406.8, overlap = 321
PHY-3002 : Step(291): len = 98210.7, overlap = 318.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.86872e-06
PHY-3002 : Step(292): len = 98719.4, overlap = 317.75
PHY-3002 : Step(293): len = 99451.9, overlap = 317.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 3.24877e-06
PHY-3002 : Step(294): len = 101212, overlap = 317
PHY-3002 : Step(295): len = 110664, overlap = 297.25
PHY-3002 : Step(296): len = 115294, overlap = 266.25
PHY-3002 : Step(297): len = 115575, overlap = 259.25
PHY-3002 : Step(298): len = 118151, overlap = 255.25
PHY-3002 : Step(299): len = 121965, overlap = 249.5
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 6.49755e-06
PHY-3002 : Step(300): len = 123442, overlap = 249.5
PHY-3002 : Step(301): len = 130333, overlap = 246.5
PHY-3002 : Step(302): len = 130418, overlap = 238.75
PHY-3002 : Step(303): len = 132916, overlap = 230.25
PHY-3002 : Step(304): len = 133432, overlap = 226.5
PHY-3002 : Step(305): len = 135722, overlap = 226.5
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 1.29951e-05
PHY-3002 : Step(306): len = 137691, overlap = 220.5
PHY-3002 : Step(307): len = 148870, overlap = 196.25
PHY-3002 : Step(308): len = 149946, overlap = 183
PHY-3002 : Step(309): len = 148737, overlap = 178
PHY-3002 : Step(310): len = 149409, overlap = 177.25
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 2.59902e-05
PHY-3002 : Step(311): len = 156360, overlap = 170.5
PHY-3002 : Step(312): len = 167486, overlap = 154
PHY-3002 : Step(313): len = 163711, overlap = 156.25
PHY-3002 : Step(314): len = 162529, overlap = 154.5
PHY-3002 : Step(315): len = 162289, overlap = 157.5
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 5.19804e-05
PHY-3002 : Step(316): len = 168652, overlap = 154.25
PHY-3002 : Step(317): len = 174721, overlap = 147.25
PHY-3002 : Step(318): len = 172077, overlap = 146.25
PHY-3002 : Step(319): len = 171051, overlap = 145.25
PHY-3002 : Step(320): len = 171010, overlap = 143.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.002449s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 92%, beta_incr = 0.459732
PHY-3001 : Analyzing congestion ...
PHY-3001 : End congestion estimation;  1.063581s wall, 1.060807s user + 0.000000s system = 1.060807s CPU (99.7%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 5850 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.680866s wall, 0.702005s user + 0.000000s system = 0.702005s CPU (103.1%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 8.75607e-06
PHY-3002 : Step(321): len = 173345, overlap = 148.75
PHY-3002 : Step(322): len = 172663, overlap = 153.75
PHY-3002 : Step(323): len = 171182, overlap = 161.25
PHY-3002 : Step(324): len = 167192, overlap = 168.75
PHY-3002 : Step(325): len = 161772, overlap = 174
PHY-3002 : Step(326): len = 157557, overlap = 178.25
PHY-3002 : Step(327): len = 153266, overlap = 180
PHY-3002 : Step(328): len = 150160, overlap = 184.5
PHY-3002 : Step(329): len = 147880, overlap = 184.5
PHY-3002 : Step(330): len = 146032, overlap = 184
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.74395e-05
PHY-3002 : Step(331): len = 153926, overlap = 173.5
PHY-3002 : Step(332): len = 163598, overlap = 157.5
PHY-3002 : Step(333): len = 162089, overlap = 156
PHY-3002 : Step(334): len = 162046, overlap = 155.5
PHY-3002 : Step(335): len = 162451, overlap = 153
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 3.30653e-05
PHY-3002 : Step(336): len = 172077, overlap = 138.75
PHY-3002 : Step(337): len = 179479, overlap = 126.5
PHY-3002 : Step(338): len = 178908, overlap = 122.75
PHY-3002 : Step(339): len = 178963, overlap = 124.5
PHY-3002 : Step(340): len = 179826, overlap = 125.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 6.61306e-05
PHY-3002 : Step(341): len = 187017, overlap = 121.5
PHY-3002 : Step(342): len = 191715, overlap = 117.5
PHY-3002 : Step(343): len = 192547, overlap = 116.5
PHY-3002 : Step(344): len = 193295, overlap = 111.25
PHY-3002 : Step(345): len = 194777, overlap = 108.5
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000132261
PHY-3002 : Step(346): len = 199416, overlap = 107.25
PHY-3002 : Step(347): len = 202815, overlap = 105.5
PHY-3002 : Step(348): len = 205600, overlap = 102.25
PHY-3002 : Step(349): len = 205551, overlap = 98.25
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 92%, beta_incr = 0.459732
PHY-3001 : Analyzing congestion ...
PHY-3001 : End congestion estimation;  1.077304s wall, 1.076407s user + 0.000000s system = 1.076407s CPU (99.9%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 5850 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.692684s wall, 0.717605s user + 0.000000s system = 0.717605s CPU (103.6%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 7.25858e-05
PHY-3002 : Step(350): len = 210830, overlap = 181
PHY-3002 : Step(351): len = 208486, overlap = 171.75
PHY-3002 : Step(352): len = 202887, overlap = 172.75
PHY-3002 : Step(353): len = 195844, overlap = 179.25
PHY-3002 : Step(354): len = 188768, overlap = 189.5
PHY-3002 : Step(355): len = 184137, overlap = 193.25
PHY-3002 : Step(356): len = 179595, overlap = 199.5
PHY-3002 : Step(357): len = 175737, overlap = 205.25
PHY-3002 : Step(358): len = 173633, overlap = 210
PHY-3002 : Step(359): len = 171468, overlap = 216
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000145172
PHY-3002 : Step(360): len = 178956, overlap = 203.25
PHY-3002 : Step(361): len = 183872, overlap = 192.75
PHY-3002 : Step(362): len = 187002, overlap = 185.75
PHY-3002 : Step(363): len = 187765, overlap = 177.5
PHY-3002 : Step(364): len = 188434, overlap = 177.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000290343
PHY-3002 : Step(365): len = 196798, overlap = 169.75
PHY-3002 : Step(366): len = 199633, overlap = 167.75
PHY-3002 : Step(367): len = 203064, overlap = 159
PHY-3002 : Step(368): len = 204775, overlap = 158
PHY-3002 : Step(369): len = 205097, overlap = 161.25
PHY-3002 : Step(370): len = 205379, overlap = 158.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.00052652
PHY-3002 : Step(371): len = 210377, overlap = 156.75
PHY-3002 : Step(372): len = 212422, overlap = 152.25
PHY-3002 : Step(373): len = 215338, overlap = 146.25
PHY-3002 : Step(374): len = 216765, overlap = 143.75
PHY-3002 : Step(375): len = 217658, overlap = 140.5
PHY-3002 : Step(376): len = 218152, overlap = 141.25
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000955899
PHY-3002 : Step(377): len = 221093, overlap = 139.25
PHY-3002 : Step(378): len = 222396, overlap = 137.5
PHY-3002 : Step(379): len = 224236, overlap = 137.5
PHY-3002 : Step(380): len = 225282, overlap = 137.5
PHY-3002 : Step(381): len = 225578, overlap = 139
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.00168953
PHY-3002 : Step(382): len = 227277, overlap = 137.25
PHY-3002 : Step(383): len = 227999, overlap = 137.25
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.00229875
PHY-3002 : Step(384): len = 229033, overlap = 136
PHY-3002 : Step(385): len = 229641, overlap = 136
PHY-3002 : Step(386): len = 230372, overlap = 135
PHY-3002 : Step(387): len = 230777, overlap = 134.75
PHY-3002 : Step(388): len = 231426, overlap = 133.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.311875s wall, 0.218401s user + 0.187201s system = 0.405603s CPU (130.1%)

PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 91%, beta_incr = 0.459732
PHY-3001 : Analyzing congestion ...
PHY-3001 : End congestion estimation;  1.064264s wall, 1.076407s user + 0.000000s system = 1.076407s CPU (101.1%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 5850 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.714266s wall, 0.717605s user + 0.000000s system = 0.717605s CPU (100.5%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000305634
PHY-3002 : Step(389): len = 229101, overlap = 111.25
PHY-3002 : Step(390): len = 228299, overlap = 109.75
PHY-3002 : Step(391): len = 224406, overlap = 122
PHY-3002 : Step(392): len = 222414, overlap = 130.75
PHY-3002 : Step(393): len = 221226, overlap = 134.25
PHY-3002 : Step(394): len = 219615, overlap = 134
PHY-3002 : Step(395): len = 218966, overlap = 136.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000611267
PHY-3002 : Step(396): len = 223823, overlap = 132
PHY-3002 : Step(397): len = 224155, overlap = 128.5
PHY-3002 : Step(398): len = 225658, overlap = 123.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00107451
PHY-3002 : Step(399): len = 228393, overlap = 126.75
PHY-3002 : Step(400): len = 229762, overlap = 124.25
PHY-3002 : Step(401): len = 230982, overlap = 124.25
PHY-3002 : Step(402): len = 231917, overlap = 122
PHY-3002 : Step(403): len = 232733, overlap = 123
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.00176602
PHY-3002 : Step(404): len = 234035, overlap = 122.25
PHY-3002 : Step(405): len = 235689, overlap = 119.75
PHY-3002 : Step(406): len = 236474, overlap = 120
PHY-3002 : Step(407): len = 236767, overlap = 117.25
PHY-3002 : Step(408): len = 237203, overlap = 116
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.023472s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (66.5%)

PHY-3001 : Legalized: Len = 245253, Over = 0
PHY-3001 : Final: Len = 245253, Over = 0
RUN-1003 : finish command "place" in  20.195941s wall, 29.577790s user + 1.435209s system = 31.012999s CPU (153.6%)

RUN-1004 : used memory is 498 MB, reserved memory is 538 MB, peak memory is 724 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file E:/Anlogic/license/Anlogic.lic
PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin misalignment score is improved from 2973 to 2272
PHY-1001 : Pin misalignment score is improved from 2272 to 2233
PHY-1001 : Pin misalignment score is improved from 2233 to 2228
PHY-1001 : Pin misalignment score is improved from 2228 to 2227
PHY-1001 : Pin misalignment score is improved from 2227 to 2227
PHY-1001 : Pin local connectivity score is improved from 199 to 0
PHY-1001 : Pin misalignment score is improved from 2304 to 2241
PHY-1001 : Pin misalignment score is improved from 2241 to 2232
PHY-1001 : Pin misalignment score is improved from 2232 to 2232
PHY-1001 : Pin local connectivity score is improved from 55 to 0
PHY-1001 : End pin swap;  3.333951s wall, 3.338421s user + 0.000000s system = 3.338421s CPU (100.1%)

PHY-1001 : Route runs in 2 thread(s)
RUN-1001 : There are total 2124 instances
RUN-1001 : 1008 mslices, 1009 lslices, 102 pads, 0 brams, 0 dsps
RUN-1001 : There are total 5852 nets
RUN-1001 : 3047 nets have 2 pins
RUN-1001 : 2155 nets have [3 - 5] pins
RUN-1001 : 449 nets have [6 - 10] pins
RUN-1001 : 69 nets have [11 - 20] pins
RUN-1001 : 129 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
PHY-1001 : Start global routing ...
PHY-1001 : Generate routing grids ...
PHY-1001 : Initialize routing nets ...
PHY-1001 : Ripup & Reroute ...
PHY-1002 : len = 318072, over cnt = 1748(21%), over = 3324, worst = 9
PHY-1002 : len = 327688, over cnt = 1455(18%), over = 2262, worst = 5
PHY-1002 : len = 334760, over cnt = 1360(16%), over = 1822, worst = 4
PHY-1002 : len = 357864, over cnt = 942(11%), over = 1014, worst = 3
PHY-1002 : len = 373824, over cnt = 707(8%), over = 724, worst = 2
PHY-1002 : len = 388048, over cnt = 604(7%), over = 608, worst = 2
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 8, tpin num: 25185, tnet num: 5850, tinst num: 2122, tnode num: 30830, tedge num: 42230.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : Generate timing info.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 5850 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Optimize timing.
PHY-1001 : 23 out of 5852 nets being processed.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 5850 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : End global routing;  5.364875s wall, 5.382034s user + 0.031200s system = 5.413235s CPU (100.9%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clkin_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 33808, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.119305s wall, 0.109201s user + 0.000000s system = 0.109201s CPU (91.5%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 41592, over cnt = 4(0%), over = 4, worst = 1
PHY-1001 : End Routed; 0.252122s wall, 0.249602s user + 0.000000s system = 0.249602s CPU (99.0%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 41440, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End DR Iter 1; 0.012415s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (251.3%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 46% nets.
PHY-1001 : Routed 52% nets.
PHY-1001 : Routed 62% nets.
PHY-1001 : Routed 75% nets.
PHY-1001 : Routed 93% nets.
PHY-1002 : len = 690224, over cnt = 2189(1%), over = 2274, worst = 3
PHY-1001 : End Routed; 27.885889s wall, 33.134612s user + 0.171601s system = 33.306213s CPU (119.4%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 624168, over cnt = 1340(0%), over = 1352, worst = 2
PHY-1001 : End DR Iter 1; 20.060874s wall, 20.202130s user + 0.015600s system = 20.217730s CPU (100.8%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 603800, over cnt = 575(0%), over = 578, worst = 2
PHY-1001 : End DR Iter 2; 11.008605s wall, 10.998071s user + 0.015600s system = 11.013671s CPU (100.0%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 605336, over cnt = 235(0%), over = 235, worst = 1
PHY-1001 : End DR Iter 3; 2.109435s wall, 2.090413s user + 0.015600s system = 2.106013s CPU (99.8%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1002 : len = 609048, over cnt = 118(0%), over = 118, worst = 1
PHY-1001 : End DR Iter 4; 1.771297s wall, 1.778411s user + 0.000000s system = 1.778411s CPU (100.4%)

PHY-1001 : ===== DR Iter 5 =====
PHY-1002 : len = 612920, over cnt = 56(0%), over = 56, worst = 1
PHY-1001 : End DR Iter 5; 1.485677s wall, 1.450809s user + 0.000000s system = 1.450809s CPU (97.7%)

PHY-1001 : ===== DR Iter 6 =====
PHY-1002 : len = 616504, over cnt = 23(0%), over = 23, worst = 1
PHY-1001 : End DR Iter 6; 2.741706s wall, 2.745618s user + 0.000000s system = 2.745618s CPU (100.1%)

PHY-1001 : ===== DR Iter 7 =====
PHY-1002 : len = 617992, over cnt = 14(0%), over = 14, worst = 1
PHY-1001 : End DR Iter 7; 3.757089s wall, 3.744024s user + 0.000000s system = 3.744024s CPU (99.7%)

PHY-1001 : ===== DR Iter 8 =====
PHY-1002 : len = 618136, over cnt = 13(0%), over = 13, worst = 1
PHY-1001 : End DR Iter 8; 3.806380s wall, 3.806424s user + 0.000000s system = 3.806424s CPU (100.0%)

PHY-1001 : ===== DR Iter 9 =====
PHY-1002 : len = 618136, over cnt = 13(0%), over = 13, worst = 1
PHY-1001 : End DR Iter 9; 3.684195s wall, 3.712824s user + 0.000000s system = 3.712824s CPU (100.8%)

PHY-1001 : ===== DR Iter 10 =====
PHY-1002 : len = 618136, over cnt = 13(0%), over = 13, worst = 1
PHY-1001 : End DR Iter 10; 3.681725s wall, 3.681624s user + 0.000000s system = 3.681624s CPU (100.0%)

PHY-1001 : LB ...
PHY-1001 : ===== LB Iter 1 =====
PHY-1002 : len = 618136, over cnt = 13(0%), over = 13, worst = 1
PHY-1001 : End LB Iter 9; 3.734786s wall, 3.744024s user + 0.000000s system = 3.744024s CPU (100.2%)

PHY-1001 : ===== LB Iter 2 =====
PHY-1002 : len = 618136, over cnt = 13(0%), over = 13, worst = 1
PHY-1001 : End LB Iter 10; 3.756779s wall, 3.744024s user + 0.000000s system = 3.744024s CPU (99.7%)

PHY-1001 : ===== LB Iter 3 =====
PHY-1002 : len = 618136, over cnt = 13(0%), over = 13, worst = 1
PHY-1001 : End LB Iter 11; 3.764007s wall, 3.759624s user + 0.000000s system = 3.759624s CPU (99.9%)

PHY-1001 : ===== LB Iter 4 =====
PHY-1002 : len = 618136, over cnt = 13(0%), over = 13, worst = 1
PHY-1001 : End LB Iter 12; 3.869477s wall, 3.868825s user + 0.000000s system = 3.868825s CPU (100.0%)

PHY-1001 : ===== LB Iter 5 =====
PHY-1002 : len = 618136, over cnt = 13(0%), over = 13, worst = 1
PHY-1001 : End LB Iter 13; 3.841771s wall, 3.837625s user + 0.000000s system = 3.837625s CPU (99.9%)

PHY-1001 : DC ...
PHY-1001 : ==== DC Iter 1 ====
PHY-1002 : len = 618680, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : End DC Iter 2; 2.404814s wall, 2.402415s user + 0.015600s system = 2.418016s CPU (100.5%)

PHY-1001 : ==== DC Iter 2 ====
PHY-1002 : len = 618712, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : End DC Iter 3; 3.628512s wall, 3.603623s user + 0.015600s system = 3.619223s CPU (99.7%)

PHY-1001 : ==== DC Iter 3 ====
PHY-1002 : len = 618680, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : End DC Iter 4; 2.113952s wall, 2.106013s user + 0.000000s system = 2.106013s CPU (99.6%)

PHY-1001 : ==== DC Iter 4 ====
PHY-1002 : len = 618736, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : End DC Iter 5; 3.069201s wall, 3.088820s user + 0.000000s system = 3.088820s CPU (100.6%)

PHY-1001 : ==== DC Iter 5 ====
PHY-1002 : len = 619032, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 619032
PHY-1001 : End DC Iter 5; 0.777146s wall, 0.795605s user + 0.000000s system = 0.795605s CPU (102.4%)

PHY-1001 : 10 feed throughs used by 8 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clkin_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  120.502057s wall, 125.721206s user + 0.312002s system = 126.033208s CPU (104.6%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  129.320644s wall, 134.550862s user + 0.343202s system = 134.894065s CPU (104.3%)

RUN-1004 : used memory is 564 MB, reserved memory is 623 MB, peak memory is 724 MB
RUN-1002 : start command "report_area -io_info -file Quick_Start_phy.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                   102
  #input               34
  #output              68
  #inout                0

Utilization Statistics
#lut                 4030   out of   4480   89.96%
#reg                 2894   out of   4480   64.60%
#le                  4030
  #lut only          1136   out of   4030   28.19%
  #reg only             0   out of   4030    0.00%
  #lut&reg           2894   out of   4030   71.81%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#mcu                    1   out of      1  100.00%
#pad                  102   out of    109   93.58%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 

RUN-1002 : start command "export_db Quick_Start_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db Quick_Start_pr.db" in  2.820093s wall, 2.745618s user + 0.078001s system = 2.823618s CPU (100.1%)

RUN-1004 : used memory is 564 MB, reserved memory is 623 MB, peak memory is 724 MB
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 8, tpin num: 25185, tnet num: 5850, tinst num: 2132, tnode num: 30830, tedge num: 42230.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file Quick_Start_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clkin_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
TMR-2504 : Update delay of 5850 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : clock_nets size = 3, clk_num = 1.
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in Quick_Start_phy.timing, timing summary in Quick_Start_phy.tsm.
RUN-1003 : finish command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file Quick_Start_phy.timing" in  3.656824s wall, 3.666024s user + 0.031200s system = 3.697224s CPU (101.1%)

RUN-1004 : used memory is 595 MB, reserved memory is 657 MB, peak memory is 724 MB
RUN-1002 : start command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../AHB_SDK144_CC/Quick_Start.bin -g ucode:00000000000000000000000000000000 -f Quick_Start.btc"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 2 threads.
BIT-1002 : Init instances completely, inst num: 2134
BIT-1002 : Init pips with 2 threads.
BIT-1002 : Init pips completely, net num: 5852, pip num: 55931
BIT-1003 : Multithreading accelaration with 2 threads.
BIT-1003 : Generate bitstream completely, there are 935 valid insts, and 157648 bits set as '1'.
BIT-1004 : Generate bits file Quick_Start.bit.
RUN-1003 : finish command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../AHB_SDK144_CC/Quick_Start.bin -g ucode:00000000000000000000000000000000 -f Quick_Start.btc" in  10.528625s wall, 20.311330s user + 0.015600s system = 20.326930s CPU (193.1%)

RUN-1004 : used memory is 617 MB, reserved memory is 677 MB, peak memory is 724 MB
RUN-1002 : start command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EF2L45B
RUN-1002 : start command "bit_to_vec -chip EF2L45B -m program_spi -bit Quick_Start.bit"
RUN-1003 : finish command "bit_to_vec -chip EF2L45B -m program_spi -bit Quick_Start.bit" in  1.330146s wall, 1.232408s user + 0.031200s system = 1.263608s CPU (95.0%)

RUN-1004 : used memory is 719 MB, reserved memory is 772 MB, peak memory is 724 MB
RUN-1002 : start command "program_spief -cable 0 -spd 6"
RUN-1003 : finish command "program_spief -cable 0 -spd 6" in  7.964681s wall, 2.277615s user + 0.265202s system = 2.542816s CPU (31.9%)

RUN-1004 : used memory is 720 MB, reserved memory is 774 MB, peak memory is 724 MB
RUN-1002 : start command "bit_to_vec -chip EF2L45B -m verify_spi -bit Quick_Start.bit"
RUN-1002 : start command "program -cable 0 -spd 4"
RUN-1003 : finish command "program -cable 0 -spd 4" in  2.255735s wall, 0.327602s user + 0.031200s system = 0.358802s CPU (15.9%)

RUN-1004 : used memory is 709 MB, reserved memory is 762 MB, peak memory is 724 MB
RUN-1002 : start command "program -cable 0 -spd 1"
RUN-1003 : finish command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0" in  12.294452s wall, 4.258827s user + 0.358802s system = 4.617630s CPU (37.6%)

RUN-1004 : used memory is 699 MB, reserved memory is 752 MB, peak memory is 724 MB
GUI-1001 : Download success!
