/* ==================================================================================/* 
/*  Author: GWX Technology
/*  Attribution: Plain Text
/*  Birthday: Tue Oct 10 15:36:16 CST 2023
/*  Organization: GWX Technology
/*  Copyright: GWX Technology Â©2023 GWX Technology Inc. All rights reserved.
/* ----------------------------------------------------------------------------------/* 
/*  Description:
/*  All the data in the file was generated by GWX Technology. This information was
/*  prepared only for EDA tools training. GWX Technology does not guarantee the
/*  accuracy or completeness of the information contained herein. GWX Technology
/*  shall not be liable for any loss or damage of any kind arising from the use of
/*  this document or the information contained herein.
/* ----------------------------------------------------------------------------------/* 
/*  Version: 0.9.0.0 Alpha
/* ==================================================================================/* 


/*   --------------------------------------------------------------   */
/*                       Template Revision : 3.6.3                    */
/*   --------------------------------------------------------------   */

MemoryTemplate ( ram256x64_1p1r1w ) {
   CellName:      ram256x64_1p1r1w;
   MemoryType:    SRAM;
   LogicalPorts:  1RW;
   NumberofWords:  256;
   NumberofBits :  64;
   Algorithm:  SMarch ;
   BitGrouping : 1;
   OperationSet: Sync;
   MinHold:  0.355;
   ShadowRead: Off;
   WriteOutOfRange: Off;
   AddressCounter {
     Function (Address) {
       LogicalAddressMaP {
         ColumnAddress [1:0] :
         Address [1:0] ;
         RowAddress [5:0] :
         Address [7:2] ;
       }
     }
     Function (Rowaddress) {
       CountRange [0:63];
     }
     Function (Columnaddress) {
       CountRange [0:3];
     }
   }
Port (  Q[63:0] )
             {   
               Direction: OUTPUT;
               Function: data;

             }
Port (  ADR[7:0] )
             {   
               Direction: INPUT;
               Function: Address;

             }
Port (  D[63:0] )
             {   
               Direction: INPUT;
               Function: data;

             }
Port (  WE )
             {   
               Direction: INPUT;
               Function: WriteEnable;
               Polarity: ActiveHigh;

             }
Port (  ME )
             {   
               Direction: INPUT;
               Function: Select;
               Polarity: ActiveHigh;

             }
Port (  CLK )
             {   
               Direction: INPUT;
               Function: Clock;
               Polarity: ActiveHigh;

             }
Port (  TEST1 )
             {   
               Direction: INPUT;
               Function: LogicLow;

             }
Port (  RME )
             {   
               Direction: INPUT;
               Function: LogicLow;

             }
Port (  RM[3:0] )
             {   
               Direction: INPUT;
               Function: none;

             }
}
