{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1476929422828 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1476929422832 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 19 22:10:22 2016 " "Processing started: Wed Oct 19 22:10:22 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1476929422832 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1476929422832 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off part6 -c part6 " "Command: quartus_map --read_settings_files=on --write_settings_files=off part6 -c part6" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1476929422832 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Analysis & Synthesis" 0 -1 1476929423280 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "part6.v 4 4 " "Found 4 design units, including 4 entities, in source file part6.v" { { "Info" "ISGN_ENTITY_NAME" "1 part6 " "Found entity 1: part6" {  } { { "part6.v" "" { Text "C:/altera_lite/16.0/Lab5/part6/part6.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1476929437703 ""} { "Info" "ISGN_ENTITY_NAME" "2 counter_50million " "Found entity 2: counter_50million" {  } { { "part6.v" "" { Text "C:/altera_lite/16.0/Lab5/part6/part6.v" 73 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1476929437703 ""} { "Info" "ISGN_ENTITY_NAME" "3 counter_4bit " "Found entity 3: counter_4bit" {  } { { "part6.v" "" { Text "C:/altera_lite/16.0/Lab5/part6/part6.v" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1476929437703 ""} { "Info" "ISGN_ENTITY_NAME" "4 binary_to_7seg_hex " "Found entity 4: binary_to_7seg_hex" {  } { { "part6.v" "" { Text "C:/altera_lite/16.0/Lab5/part6/part6.v" 95 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1476929437703 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1476929437703 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "part6 " "Elaborating entity \"part6\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1476929437726 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "HEX5 part6.v(15) " "Verilog HDL Always Construct warning at part6.v(15): inferring latch(es) for variable \"HEX5\", which holds its previous value in one or more paths through the always construct" {  } { { "part6.v" "" { Text "C:/altera_lite/16.0/Lab5/part6/part6.v" 15 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1476929437728 "|part6"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "HEX3 part6.v(15) " "Verilog HDL Always Construct warning at part6.v(15): inferring latch(es) for variable \"HEX3\", which holds its previous value in one or more paths through the always construct" {  } { { "part6.v" "" { Text "C:/altera_lite/16.0/Lab5/part6/part6.v" 15 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1476929437728 "|part6"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "HEX4 part6.v(15) " "Verilog HDL Always Construct warning at part6.v(15): inferring latch(es) for variable \"HEX4\", which holds its previous value in one or more paths through the always construct" {  } { { "part6.v" "" { Text "C:/altera_lite/16.0/Lab5/part6/part6.v" 15 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1476929437728 "|part6"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "HEX2 part6.v(15) " "Verilog HDL Always Construct warning at part6.v(15): inferring latch(es) for variable \"HEX2\", which holds its previous value in one or more paths through the always construct" {  } { { "part6.v" "" { Text "C:/altera_lite/16.0/Lab5/part6/part6.v" 15 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1476929437729 "|part6"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "HEX1 part6.v(15) " "Verilog HDL Always Construct warning at part6.v(15): inferring latch(es) for variable \"HEX1\", which holds its previous value in one or more paths through the always construct" {  } { { "part6.v" "" { Text "C:/altera_lite/16.0/Lab5/part6/part6.v" 15 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1476929437729 "|part6"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "HEX0 part6.v(15) " "Verilog HDL Always Construct warning at part6.v(15): inferring latch(es) for variable \"HEX0\", which holds its previous value in one or more paths through the always construct" {  } { { "part6.v" "" { Text "C:/altera_lite/16.0/Lab5/part6/part6.v" 15 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1476929437729 "|part6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX0\[6\] part6.v(25) " "Inferred latch for \"HEX0\[6\]\" at part6.v(25)" {  } { { "part6.v" "" { Text "C:/altera_lite/16.0/Lab5/part6/part6.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1476929437741 "|part6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX0\[5\] part6.v(25) " "Inferred latch for \"HEX0\[5\]\" at part6.v(25)" {  } { { "part6.v" "" { Text "C:/altera_lite/16.0/Lab5/part6/part6.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1476929437741 "|part6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX0\[4\] part6.v(25) " "Inferred latch for \"HEX0\[4\]\" at part6.v(25)" {  } { { "part6.v" "" { Text "C:/altera_lite/16.0/Lab5/part6/part6.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1476929437742 "|part6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX0\[3\] part6.v(25) " "Inferred latch for \"HEX0\[3\]\" at part6.v(25)" {  } { { "part6.v" "" { Text "C:/altera_lite/16.0/Lab5/part6/part6.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1476929437742 "|part6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX0\[2\] part6.v(25) " "Inferred latch for \"HEX0\[2\]\" at part6.v(25)" {  } { { "part6.v" "" { Text "C:/altera_lite/16.0/Lab5/part6/part6.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1476929437742 "|part6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX0\[1\] part6.v(25) " "Inferred latch for \"HEX0\[1\]\" at part6.v(25)" {  } { { "part6.v" "" { Text "C:/altera_lite/16.0/Lab5/part6/part6.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1476929437742 "|part6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX0\[0\] part6.v(25) " "Inferred latch for \"HEX0\[0\]\" at part6.v(25)" {  } { { "part6.v" "" { Text "C:/altera_lite/16.0/Lab5/part6/part6.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1476929437742 "|part6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX1\[6\] part6.v(25) " "Inferred latch for \"HEX1\[6\]\" at part6.v(25)" {  } { { "part6.v" "" { Text "C:/altera_lite/16.0/Lab5/part6/part6.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1476929437742 "|part6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX1\[5\] part6.v(25) " "Inferred latch for \"HEX1\[5\]\" at part6.v(25)" {  } { { "part6.v" "" { Text "C:/altera_lite/16.0/Lab5/part6/part6.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1476929437742 "|part6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX1\[4\] part6.v(25) " "Inferred latch for \"HEX1\[4\]\" at part6.v(25)" {  } { { "part6.v" "" { Text "C:/altera_lite/16.0/Lab5/part6/part6.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1476929437743 "|part6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX1\[3\] part6.v(25) " "Inferred latch for \"HEX1\[3\]\" at part6.v(25)" {  } { { "part6.v" "" { Text "C:/altera_lite/16.0/Lab5/part6/part6.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1476929437743 "|part6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX1\[2\] part6.v(25) " "Inferred latch for \"HEX1\[2\]\" at part6.v(25)" {  } { { "part6.v" "" { Text "C:/altera_lite/16.0/Lab5/part6/part6.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1476929437743 "|part6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX1\[1\] part6.v(25) " "Inferred latch for \"HEX1\[1\]\" at part6.v(25)" {  } { { "part6.v" "" { Text "C:/altera_lite/16.0/Lab5/part6/part6.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1476929437743 "|part6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX1\[0\] part6.v(25) " "Inferred latch for \"HEX1\[0\]\" at part6.v(25)" {  } { { "part6.v" "" { Text "C:/altera_lite/16.0/Lab5/part6/part6.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1476929437743 "|part6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX2\[6\] part6.v(25) " "Inferred latch for \"HEX2\[6\]\" at part6.v(25)" {  } { { "part6.v" "" { Text "C:/altera_lite/16.0/Lab5/part6/part6.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1476929437743 "|part6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX2\[5\] part6.v(25) " "Inferred latch for \"HEX2\[5\]\" at part6.v(25)" {  } { { "part6.v" "" { Text "C:/altera_lite/16.0/Lab5/part6/part6.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1476929437743 "|part6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX2\[4\] part6.v(25) " "Inferred latch for \"HEX2\[4\]\" at part6.v(25)" {  } { { "part6.v" "" { Text "C:/altera_lite/16.0/Lab5/part6/part6.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1476929437743 "|part6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX2\[3\] part6.v(25) " "Inferred latch for \"HEX2\[3\]\" at part6.v(25)" {  } { { "part6.v" "" { Text "C:/altera_lite/16.0/Lab5/part6/part6.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1476929437743 "|part6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX2\[2\] part6.v(25) " "Inferred latch for \"HEX2\[2\]\" at part6.v(25)" {  } { { "part6.v" "" { Text "C:/altera_lite/16.0/Lab5/part6/part6.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1476929437743 "|part6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX2\[1\] part6.v(25) " "Inferred latch for \"HEX2\[1\]\" at part6.v(25)" {  } { { "part6.v" "" { Text "C:/altera_lite/16.0/Lab5/part6/part6.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1476929437744 "|part6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX2\[0\] part6.v(25) " "Inferred latch for \"HEX2\[0\]\" at part6.v(25)" {  } { { "part6.v" "" { Text "C:/altera_lite/16.0/Lab5/part6/part6.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1476929437744 "|part6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX4\[6\] part6.v(25) " "Inferred latch for \"HEX4\[6\]\" at part6.v(25)" {  } { { "part6.v" "" { Text "C:/altera_lite/16.0/Lab5/part6/part6.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1476929437744 "|part6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX4\[5\] part6.v(25) " "Inferred latch for \"HEX4\[5\]\" at part6.v(25)" {  } { { "part6.v" "" { Text "C:/altera_lite/16.0/Lab5/part6/part6.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1476929437744 "|part6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX4\[4\] part6.v(25) " "Inferred latch for \"HEX4\[4\]\" at part6.v(25)" {  } { { "part6.v" "" { Text "C:/altera_lite/16.0/Lab5/part6/part6.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1476929437744 "|part6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX4\[3\] part6.v(25) " "Inferred latch for \"HEX4\[3\]\" at part6.v(25)" {  } { { "part6.v" "" { Text "C:/altera_lite/16.0/Lab5/part6/part6.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1476929437744 "|part6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX4\[2\] part6.v(25) " "Inferred latch for \"HEX4\[2\]\" at part6.v(25)" {  } { { "part6.v" "" { Text "C:/altera_lite/16.0/Lab5/part6/part6.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1476929437744 "|part6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX4\[1\] part6.v(25) " "Inferred latch for \"HEX4\[1\]\" at part6.v(25)" {  } { { "part6.v" "" { Text "C:/altera_lite/16.0/Lab5/part6/part6.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1476929437744 "|part6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX4\[0\] part6.v(25) " "Inferred latch for \"HEX4\[0\]\" at part6.v(25)" {  } { { "part6.v" "" { Text "C:/altera_lite/16.0/Lab5/part6/part6.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1476929437744 "|part6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX3\[6\] part6.v(25) " "Inferred latch for \"HEX3\[6\]\" at part6.v(25)" {  } { { "part6.v" "" { Text "C:/altera_lite/16.0/Lab5/part6/part6.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1476929437744 "|part6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX3\[5\] part6.v(25) " "Inferred latch for \"HEX3\[5\]\" at part6.v(25)" {  } { { "part6.v" "" { Text "C:/altera_lite/16.0/Lab5/part6/part6.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1476929437745 "|part6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX3\[4\] part6.v(25) " "Inferred latch for \"HEX3\[4\]\" at part6.v(25)" {  } { { "part6.v" "" { Text "C:/altera_lite/16.0/Lab5/part6/part6.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1476929437745 "|part6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX3\[3\] part6.v(25) " "Inferred latch for \"HEX3\[3\]\" at part6.v(25)" {  } { { "part6.v" "" { Text "C:/altera_lite/16.0/Lab5/part6/part6.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1476929437745 "|part6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX3\[2\] part6.v(25) " "Inferred latch for \"HEX3\[2\]\" at part6.v(25)" {  } { { "part6.v" "" { Text "C:/altera_lite/16.0/Lab5/part6/part6.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1476929437745 "|part6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX3\[1\] part6.v(25) " "Inferred latch for \"HEX3\[1\]\" at part6.v(25)" {  } { { "part6.v" "" { Text "C:/altera_lite/16.0/Lab5/part6/part6.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1476929437745 "|part6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX3\[0\] part6.v(25) " "Inferred latch for \"HEX3\[0\]\" at part6.v(25)" {  } { { "part6.v" "" { Text "C:/altera_lite/16.0/Lab5/part6/part6.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1476929437745 "|part6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX5\[6\] part6.v(25) " "Inferred latch for \"HEX5\[6\]\" at part6.v(25)" {  } { { "part6.v" "" { Text "C:/altera_lite/16.0/Lab5/part6/part6.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1476929437745 "|part6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX5\[5\] part6.v(25) " "Inferred latch for \"HEX5\[5\]\" at part6.v(25)" {  } { { "part6.v" "" { Text "C:/altera_lite/16.0/Lab5/part6/part6.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1476929437745 "|part6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX5\[4\] part6.v(25) " "Inferred latch for \"HEX5\[4\]\" at part6.v(25)" {  } { { "part6.v" "" { Text "C:/altera_lite/16.0/Lab5/part6/part6.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1476929437746 "|part6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX5\[3\] part6.v(25) " "Inferred latch for \"HEX5\[3\]\" at part6.v(25)" {  } { { "part6.v" "" { Text "C:/altera_lite/16.0/Lab5/part6/part6.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1476929437746 "|part6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX5\[2\] part6.v(25) " "Inferred latch for \"HEX5\[2\]\" at part6.v(25)" {  } { { "part6.v" "" { Text "C:/altera_lite/16.0/Lab5/part6/part6.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1476929437746 "|part6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX5\[1\] part6.v(25) " "Inferred latch for \"HEX5\[1\]\" at part6.v(25)" {  } { { "part6.v" "" { Text "C:/altera_lite/16.0/Lab5/part6/part6.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1476929437746 "|part6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX5\[0\] part6.v(25) " "Inferred latch for \"HEX5\[0\]\" at part6.v(25)" {  } { { "part6.v" "" { Text "C:/altera_lite/16.0/Lab5/part6/part6.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1476929437746 "|part6"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_50million counter_50million:M0 " "Elaborating entity \"counter_50million\" for hierarchy \"counter_50million:M0\"" {  } { { "part6.v" "M0" { Text "C:/altera_lite/16.0/Lab5/part6/part6.v" 4 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1476929437758 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 26 part6.v(81) " "Verilog HDL assignment warning at part6.v(81): truncated value with size 32 to match size of target (26)" {  } { { "part6.v" "" { Text "C:/altera_lite/16.0/Lab5/part6/part6.v" 81 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1476929437759 "|part6|counter_50million:M0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_4bit counter_4bit:N0 " "Elaborating entity \"counter_4bit\" for hierarchy \"counter_4bit:N0\"" {  } { { "part6.v" "N0" { Text "C:/altera_lite/16.0/Lab5/part6/part6.v" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1476929437768 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 part6.v(92) " "Verilog HDL assignment warning at part6.v(92): truncated value with size 32 to match size of target (4)" {  } { { "part6.v" "" { Text "C:/altera_lite/16.0/Lab5/part6/part6.v" 92 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1476929437769 "|part6|counter_4bit:N0"}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1476929438529 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1476929438887 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1476929438887 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "8 " "Design contains 8 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "part6.v" "" { Text "C:/altera_lite/16.0/Lab5/part6/part6.v" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1476929438922 "|part6|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "part6.v" "" { Text "C:/altera_lite/16.0/Lab5/part6/part6.v" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1476929438922 "|part6|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "part6.v" "" { Text "C:/altera_lite/16.0/Lab5/part6/part6.v" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1476929438922 "|part6|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "part6.v" "" { Text "C:/altera_lite/16.0/Lab5/part6/part6.v" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1476929438922 "|part6|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "part6.v" "" { Text "C:/altera_lite/16.0/Lab5/part6/part6.v" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1476929438922 "|part6|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "part6.v" "" { Text "C:/altera_lite/16.0/Lab5/part6/part6.v" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1476929438922 "|part6|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "part6.v" "" { Text "C:/altera_lite/16.0/Lab5/part6/part6.v" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1476929438922 "|part6|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "part6.v" "" { Text "C:/altera_lite/16.0/Lab5/part6/part6.v" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1476929438922 "|part6|SW[9]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1476929438922 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "154 " "Implemented 154 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "11 " "Implemented 11 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1476929438923 ""} { "Info" "ICUT_CUT_TM_OPINS" "42 " "Implemented 42 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1476929438923 ""} { "Info" "ICUT_CUT_TM_LCELLS" "101 " "Implemented 101 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1476929438923 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1476929438923 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 18 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 18 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "884 " "Peak virtual memory: 884 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1476929438935 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct 19 22:10:38 2016 " "Processing ended: Wed Oct 19 22:10:38 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1476929438935 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1476929438935 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:35 " "Total CPU time (on all processors): 00:00:35" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1476929438935 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1476929438935 ""}
