{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1707394334152 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1707394334155 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Feb 08 12:12:13 2024 " "Processing started: Thu Feb 08 12:12:13 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1707394334155 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1707394334155 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off full_uart -c full_uart " "Command: quartus_map --read_settings_files=on --write_settings_files=off full_uart -c full_uart" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1707394334155 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "8 8 16 " "Parallel Compilation has detected 16 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 8 of the 8 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1707394334734 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/elec473/projects/elec473_assignment2/irda_inverter/irda_inverter.v 1 1 " "Found 1 design units, including 1 entities, in source file /elec473/projects/elec473_assignment2/irda_inverter/irda_inverter.v" { { "Info" "ISGN_ENTITY_NAME" "1 irda_inverter " "Found entity 1: irda_inverter" {  } { { "../irda_inverter/irda_inverter.v" "" { Text "M:/ELEC473/projects/ELEC473_assignment2/irda_inverter/irda_inverter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1707394334823 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1707394334823 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/elec473/projects/elec473_assignment2/tx_synchroniser/tx_synchroniser.v 1 1 " "Found 1 design units, including 1 entities, in source file /elec473/projects/elec473_assignment2/tx_synchroniser/tx_synchroniser.v" { { "Info" "ISGN_ENTITY_NAME" "1 tx_synchroniser " "Found entity 1: tx_synchroniser" {  } { { "../tx_synchroniser/tx_synchroniser.v" "" { Text "M:/ELEC473/projects/ELEC473_assignment2/tx_synchroniser/tx_synchroniser.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1707394334839 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1707394334839 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/elec473/projects/elec473_assignment2/tx_single_pulser/tx_single_pulser.v 1 1 " "Found 1 design units, including 1 entities, in source file /elec473/projects/elec473_assignment2/tx_single_pulser/tx_single_pulser.v" { { "Info" "ISGN_ENTITY_NAME" "1 tx_single_pulser " "Found entity 1: tx_single_pulser" {  } { { "../tx_single_pulser/tx_single_pulser.v" "" { Text "M:/ELEC473/projects/ELEC473_assignment2/tx_single_pulser/tx_single_pulser.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1707394334855 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1707394334855 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/elec473/projects/elec473_assignment2/tx_shift_register/tx_shift_register.v 1 1 " "Found 1 design units, including 1 entities, in source file /elec473/projects/elec473_assignment2/tx_shift_register/tx_shift_register.v" { { "Info" "ISGN_ENTITY_NAME" "1 tx_shift_register " "Found entity 1: tx_shift_register" {  } { { "../tx_shift_register/tx_shift_register.v" "" { Text "M:/ELEC473/projects/ELEC473_assignment2/tx_shift_register/tx_shift_register.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1707394334871 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1707394334871 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/elec473/projects/elec473_assignment2/tx_parity/tx_parity.v 1 1 " "Found 1 design units, including 1 entities, in source file /elec473/projects/elec473_assignment2/tx_parity/tx_parity.v" { { "Info" "ISGN_ENTITY_NAME" "1 tx_parity " "Found entity 1: tx_parity" {  } { { "../tx_parity/tx_parity.v" "" { Text "M:/ELEC473/projects/ELEC473_assignment2/tx_parity/tx_parity.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1707394334893 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1707394334893 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/elec473/projects/elec473_assignment2/tx_counter/tx_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file /elec473/projects/elec473_assignment2/tx_counter/tx_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 tx_counter " "Found entity 1: tx_counter" {  } { { "../tx_counter/tx_counter.v" "" { Text "M:/ELEC473/projects/ELEC473_assignment2/tx_counter/tx_counter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1707394334910 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1707394334910 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/elec473/projects/elec473_assignment2/tx_controller/tx_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file /elec473/projects/elec473_assignment2/tx_controller/tx_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 tx_controller " "Found entity 1: tx_controller" {  } { { "../tx_controller/tx_controller.v" "" { Text "M:/ELEC473/projects/ELEC473_assignment2/tx_controller/tx_controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1707394334926 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1707394334926 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/elec473/projects/elec473_assignment2/tx_baud_counter/tx_baud_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file /elec473/projects/elec473_assignment2/tx_baud_counter/tx_baud_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 tx_baud_counter " "Found entity 1: tx_baud_counter" {  } { { "../tx_baud_counter/tx_baud_counter.v" "" { Text "M:/ELEC473/projects/ELEC473_assignment2/tx_baud_counter/tx_baud_counter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1707394334942 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1707394334942 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/elec473/projects/elec473_assignment2/tx_7segdecoder/tx_7segdecoder.v 1 1 " "Found 1 design units, including 1 entities, in source file /elec473/projects/elec473_assignment2/tx_7segdecoder/tx_7segdecoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 tx_7segdecoder " "Found entity 1: tx_7segdecoder" {  } { { "../tx_7segdecoder/tx_7segdecoder.v" "" { Text "M:/ELEC473/projects/ELEC473_assignment2/tx_7segdecoder/tx_7segdecoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1707394334958 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1707394334958 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/elec473/projects/elec473_assignment2/rx_shift_register/rx_shift_register.v 1 1 " "Found 1 design units, including 1 entities, in source file /elec473/projects/elec473_assignment2/rx_shift_register/rx_shift_register.v" { { "Info" "ISGN_ENTITY_NAME" "1 rx_shift_register " "Found entity 1: rx_shift_register" {  } { { "../rx_shift_register/rx_shift_register.v" "" { Text "M:/ELEC473/projects/ELEC473_assignment2/rx_shift_register/rx_shift_register.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1707394334974 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1707394334974 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/elec473/projects/elec473_assignment2/rx_parity_check/rx_parity_check.v 1 1 " "Found 1 design units, including 1 entities, in source file /elec473/projects/elec473_assignment2/rx_parity_check/rx_parity_check.v" { { "Info" "ISGN_ENTITY_NAME" "1 rx_parity_check " "Found entity 1: rx_parity_check" {  } { { "../rx_parity_check/rx_parity_check.v" "" { Text "M:/ELEC473/projects/ELEC473_assignment2/rx_parity_check/rx_parity_check.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1707394334990 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1707394334990 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/elec473/projects/elec473_assignment2/rx_controller/rx_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file /elec473/projects/elec473_assignment2/rx_controller/rx_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 rx_controller " "Found entity 1: rx_controller" {  } { { "../rx_controller/rx_controller.v" "" { Text "M:/ELEC473/projects/ELEC473_assignment2/rx_controller/rx_controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1707394335008 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1707394335008 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "tx_uart.v(94) " "Verilog HDL Module Instantiation warning at tx_uart.v(94): ignored dangling comma in List of Port Connections" {  } { { "../tx_uart/tx_uart.v" "" { Text "M:/ELEC473/projects/ELEC473_assignment2/tx_uart/tx_uart.v" 94 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Quartus II" 0 -1 1707394335026 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/elec473/projects/elec473_assignment2/tx_uart/tx_uart.v 1 1 " "Found 1 design units, including 1 entities, in source file /elec473/projects/elec473_assignment2/tx_uart/tx_uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 tx_uart " "Found entity 1: tx_uart" {  } { { "../tx_uart/tx_uart.v" "" { Text "M:/ELEC473/projects/ELEC473_assignment2/tx_uart/tx_uart.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1707394335027 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1707394335027 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/elec473/projects/elec473_assignment2/rx_uart/rx_uart.v 1 1 " "Found 1 design units, including 1 entities, in source file /elec473/projects/elec473_assignment2/rx_uart/rx_uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 rx_uart " "Found entity 1: rx_uart" {  } { { "../rx_uart/rx_uart.v" "" { Text "M:/ELEC473/projects/ELEC473_assignment2/rx_uart/rx_uart.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1707394335046 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1707394335046 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "full_uart.v 1 1 " "Found 1 design units, including 1 entities, in source file full_uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 full_uart " "Found entity 1: full_uart" {  } { { "full_uart.v" "" { Text "M:/ELEC473/projects/ELEC473_assignment2/full_uart/full_uart.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1707394335062 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1707394335062 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "full_uart " "Elaborating entity \"full_uart\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1707394335163 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tx_uart tx_uart:tx " "Elaborating entity \"tx_uart\" for hierarchy \"tx_uart:tx\"" {  } { { "full_uart.v" "tx" { Text "M:/ELEC473/projects/ELEC473_assignment2/full_uart/full_uart.v" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1707394335178 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tx_7segdecoder tx_uart:tx\|tx_7segdecoder:msb " "Elaborating entity \"tx_7segdecoder\" for hierarchy \"tx_uart:tx\|tx_7segdecoder:msb\"" {  } { { "../tx_uart/tx_uart.v" "msb" { Text "M:/ELEC473/projects/ELEC473_assignment2/tx_uart/tx_uart.v" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1707394335191 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tx_baud_counter tx_uart:tx\|tx_baud_counter:baud " "Elaborating entity \"tx_baud_counter\" for hierarchy \"tx_uart:tx\|tx_baud_counter:baud\"" {  } { { "../tx_uart/tx_uart.v" "baud" { Text "M:/ELEC473/projects/ELEC473_assignment2/tx_uart/tx_uart.v" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1707394335211 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tx_counter tx_uart:tx\|tx_counter:counter " "Elaborating entity \"tx_counter\" for hierarchy \"tx_uart:tx\|tx_counter:counter\"" {  } { { "../tx_uart/tx_uart.v" "counter" { Text "M:/ELEC473/projects/ELEC473_assignment2/tx_uart/tx_uart.v" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1707394335225 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 tx_counter.v(18) " "Verilog HDL assignment warning at tx_counter.v(18): truncated value with size 32 to match size of target (4)" {  } { { "../tx_counter/tx_counter.v" "" { Text "M:/ELEC473/projects/ELEC473_assignment2/tx_counter/tx_counter.v" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1707394335229 "|full_uart|tx_uart:tx|tx_counter:counter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tx_synchroniser tx_uart:tx\|tx_synchroniser:synchroniser " "Elaborating entity \"tx_synchroniser\" for hierarchy \"tx_uart:tx\|tx_synchroniser:synchroniser\"" {  } { { "../tx_uart/tx_uart.v" "synchroniser" { Text "M:/ELEC473/projects/ELEC473_assignment2/tx_uart/tx_uart.v" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1707394335237 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tx_single_pulser tx_uart:tx\|tx_single_pulser:pulser " "Elaborating entity \"tx_single_pulser\" for hierarchy \"tx_uart:tx\|tx_single_pulser:pulser\"" {  } { { "../tx_uart/tx_uart.v" "pulser" { Text "M:/ELEC473/projects/ELEC473_assignment2/tx_uart/tx_uart.v" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1707394335250 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tx_parity tx_uart:tx\|tx_parity:parity " "Elaborating entity \"tx_parity\" for hierarchy \"tx_uart:tx\|tx_parity:parity\"" {  } { { "../tx_uart/tx_uart.v" "parity" { Text "M:/ELEC473/projects/ELEC473_assignment2/tx_uart/tx_uart.v" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1707394335263 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tx_shift_register tx_uart:tx\|tx_shift_register:sr " "Elaborating entity \"tx_shift_register\" for hierarchy \"tx_uart:tx\|tx_shift_register:sr\"" {  } { { "../tx_uart/tx_uart.v" "sr" { Text "M:/ELEC473/projects/ELEC473_assignment2/tx_uart/tx_uart.v" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1707394335276 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tx_controller tx_uart:tx\|tx_controller:ctrl " "Elaborating entity \"tx_controller\" for hierarchy \"tx_uart:tx\|tx_controller:ctrl\"" {  } { { "../tx_uart/tx_uart.v" "ctrl" { Text "M:/ELEC473/projects/ELEC473_assignment2/tx_uart/tx_uart.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1707394335290 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "irda_inverter tx_uart:tx\|irda_inverter:inv " "Elaborating entity \"irda_inverter\" for hierarchy \"tx_uart:tx\|irda_inverter:inv\"" {  } { { "../tx_uart/tx_uart.v" "inv" { Text "M:/ELEC473/projects/ELEC473_assignment2/tx_uart/tx_uart.v" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1707394335303 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "SW irda_inverter.v(8) " "Verilog HDL Always Construct warning at irda_inverter.v(8): variable \"SW\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../irda_inverter/irda_inverter.v" "" { Text "M:/ELEC473/projects/ELEC473_assignment2/irda_inverter/irda_inverter.v" 8 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1707394335308 "|full_uart|tx_uart:tx|irda_inverter:inv"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "irda_baud irda_inverter.v(10) " "Verilog HDL Always Construct warning at irda_inverter.v(10): variable \"irda_baud\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../irda_inverter/irda_inverter.v" "" { Text "M:/ELEC473/projects/ELEC473_assignment2/irda_inverter/irda_inverter.v" 10 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1707394335308 "|full_uart|tx_uart:tx|irda_inverter:inv"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rx_uart rx_uart:rx " "Elaborating entity \"rx_uart\" for hierarchy \"rx_uart:rx\"" {  } { { "full_uart.v" "rx" { Text "M:/ELEC473/projects/ELEC473_assignment2/full_uart/full_uart.v" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1707394335316 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rx_parity_check rx_uart:rx\|rx_parity_check:parity_rx " "Elaborating entity \"rx_parity_check\" for hierarchy \"rx_uart:rx\|rx_parity_check:parity_rx\"" {  } { { "../rx_uart/rx_uart.v" "parity_rx" { Text "M:/ELEC473/projects/ELEC473_assignment2/rx_uart/rx_uart.v" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1707394335356 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "parity_out rx_parity_check.v(9) " "Verilog HDL Always Construct warning at rx_parity_check.v(9): variable \"parity_out\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../rx_parity_check/rx_parity_check.v" "" { Text "M:/ELEC473/projects/ELEC473_assignment2/rx_parity_check/rx_parity_check.v" 9 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1707394335361 "|full_uart|rx_uart:rx|rx_parity_check:parity_rx"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rx_shift_register rx_uart:rx\|rx_shift_register:sr_rx " "Elaborating entity \"rx_shift_register\" for hierarchy \"rx_uart:rx\|rx_shift_register:sr_rx\"" {  } { { "../rx_uart/rx_uart.v" "sr_rx" { Text "M:/ELEC473/projects/ELEC473_assignment2/rx_uart/rx_uart.v" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1707394335369 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rx_controller rx_uart:rx\|rx_controller:ctrl_rx " "Elaborating entity \"rx_controller\" for hierarchy \"rx_uart:rx\|rx_controller:ctrl_rx\"" {  } { { "../rx_uart/rx_uart.v" "ctrl_rx" { Text "M:/ELEC473/projects/ELEC473_assignment2/rx_uart/rx_uart.v" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1707394335382 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "4 " "4 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1707394335886 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1707394336588 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1707394336588 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "4 " "Design contains 4 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "full_uart.v" "" { Text "M:/ELEC473/projects/ELEC473_assignment2/full_uart/full_uart.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1707394336797 "|full_uart|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "full_uart.v" "" { Text "M:/ELEC473/projects/ELEC473_assignment2/full_uart/full_uart.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1707394336797 "|full_uart|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "full_uart.v" "" { Text "M:/ELEC473/projects/ELEC473_assignment2/full_uart/full_uart.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1707394336797 "|full_uart|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "IRDA_RXD " "No output dependent on input pin \"IRDA_RXD\"" {  } { { "full_uart.v" "" { Text "M:/ELEC473/projects/ELEC473_assignment2/full_uart/full_uart.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1707394336797 "|full_uart|IRDA_RXD"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1707394336797 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "192 " "Implemented 192 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "16 " "Implemented 16 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1707394336803 ""} { "Info" "ICUT_CUT_TM_OPINS" "54 " "Implemented 54 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1707394336803 ""} { "Info" "ICUT_CUT_TM_LCELLS" "122 " "Implemented 122 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1707394336803 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1707394336803 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 11 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4614 " "Peak virtual memory: 4614 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1707394336898 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Feb 08 12:12:16 2024 " "Processing ended: Thu Feb 08 12:12:16 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1707394336898 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1707394336898 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1707394336898 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1707394336898 ""}
