INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 01:54:48 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : mvt_float
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -2.377ns  (required time - arrival time)
  Source:                 mulf1/operator/sigProdExt_c2_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            addf1/operator/expDiff_c1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (clk rise@3.200ns - clk rise@0.000ns)
  Data Path Delay:        5.564ns  (logic 2.285ns (41.067%)  route 3.279ns (58.933%))
  Logic Levels:           21  (CARRY4=13 LUT2=1 LUT4=1 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 3.683 - 3.200 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2294, unset)         0.508     0.508    mulf1/operator/clk
    SLICE_X44Y37         FDRE                                         r  mulf1/operator/sigProdExt_c2_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y37         FDRE (Prop_fdre_C_Q)         0.254     0.762 r  mulf1/operator/sigProdExt_c2_reg[15]/Q
                         net (fo=1, routed)           0.507     1.269    mulf1/operator/sigProdExt_c2[15]
    SLICE_X45Y37         LUT6 (Prop_lut6_I0_O)        0.043     1.312 r  mulf1/operator/newY_c1[4]_i_7__0/O
                         net (fo=1, routed)           0.314     1.626    mulf1/operator/newY_c1[4]_i_7__0_n_0
    SLICE_X45Y38         LUT5 (Prop_lut5_I2_O)        0.043     1.669 r  mulf1/operator/newY_c1[4]_i_5__0/O
                         net (fo=1, routed)           0.000     1.669    mulf1/operator/RoundingAdder/S[0]
    SLICE_X45Y38         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.251     1.920 r  mulf1/operator/RoundingAdder/newY_c1_reg[4]_i_4__0/CO[3]
                         net (fo=1, routed)           0.000     1.920    mulf1/operator/RoundingAdder/newY_c1_reg[4]_i_4__0_n_0
    SLICE_X45Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     1.969 r  mulf1/operator/RoundingAdder/newY_c1_reg[8]_i_4__0/CO[3]
                         net (fo=1, routed)           0.000     1.969    mulf1/operator/RoundingAdder/newY_c1_reg[8]_i_4__0_n_0
    SLICE_X45Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     2.018 r  mulf1/operator/RoundingAdder/newY_c1_reg[12]_i_4__0/CO[3]
                         net (fo=1, routed)           0.000     2.018    mulf1/operator/RoundingAdder/newY_c1_reg[12]_i_4__0_n_0
    SLICE_X45Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     2.067 r  mulf1/operator/RoundingAdder/newY_c1_reg[16]_i_4__0/CO[3]
                         net (fo=1, routed)           0.000     2.067    mulf1/operator/RoundingAdder/newY_c1_reg[16]_i_4__0_n_0
    SLICE_X45Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     2.116 r  mulf1/operator/RoundingAdder/expX_c1_reg[0]_i_4__0/CO[3]
                         net (fo=1, routed)           0.000     2.116    mulf1/operator/RoundingAdder/expX_c1_reg[0]_i_4__0_n_0
    SLICE_X45Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     2.165 r  mulf1/operator/RoundingAdder/expX_c1_reg[0]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     2.165    mulf1/operator/RoundingAdder/expX_c1_reg[0]_i_2__0_n_0
    SLICE_X45Y44         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.145     2.310 f  mulf1/operator/RoundingAdder/expX_c1_reg[4]_i_2__0/O[3]
                         net (fo=6, routed)           0.463     2.773    mulf1/operator/RoundingAdder/ip_result__0[27]
    SLICE_X47Y43         LUT5 (Prop_lut5_I0_O)        0.120     2.893 f  mulf1/operator/RoundingAdder/sXsYExnXY_c1[3]_i_12/O
                         net (fo=2, routed)           0.343     3.237    mulf1/operator/RoundingAdder/mulf1_result[27]
    SLICE_X44Y44         LUT5 (Prop_lut5_I0_O)        0.043     3.280 r  mulf1/operator/RoundingAdder/newY_c1[22]_i_8__0/O
                         net (fo=3, routed)           0.181     3.461    mulf1/operator/RoundingAdder/addf1/ieee2nfloat_1/eqOp1_in
    SLICE_X46Y43         LUT4 (Prop_lut4_I0_O)        0.043     3.504 r  mulf1/operator/RoundingAdder/newY_c1[0]_i_3__0/O
                         net (fo=25, routed)          0.298     3.802    mulf1/operator/RoundingAdder/exc_c2_reg[1]_2
    SLICE_X47Y45         LUT6 (Prop_lut6_I1_O)        0.043     3.845 r  mulf1/operator/RoundingAdder/newY_c1[10]_i_3__0/O
                         net (fo=4, routed)           0.339     4.184    buffer22/control/excExpFracY_c0[9]
    SLICE_X47Y45         LUT6 (Prop_lut6_I0_O)        0.043     4.227 r  buffer22/control/ltOp_carry__0_i_3__0/O
                         net (fo=1, routed)           0.298     4.524    addf1/operator/ltOp_carry__1_0[1]
    SLICE_X48Y45         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.242     4.766 r  addf1/operator/ltOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.766    addf1/operator/ltOp_carry__0_n_0
    SLICE_X48Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     4.815 r  addf1/operator/ltOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.815    addf1/operator/ltOp_carry__1_n_0
    SLICE_X48Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     4.864 r  addf1/operator/ltOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.864    addf1/operator/ltOp_carry__2_n_0
    SLICE_X48Y48         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.127     4.991 r  addf1/operator/ltOp_carry__3/CO[0]
                         net (fo=67, routed)          0.212     5.203    buffer22/control/CO[0]
    SLICE_X49Y48         LUT2 (Prop_lut2_I0_O)        0.130     5.333 r  buffer22/control/i__carry_i_4__0/O
                         net (fo=1, routed)           0.324     5.657    addf1/operator/expDiff_c1_reg[3]_0[0]
    SLICE_X49Y46         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.262     5.919 r  addf1/operator/_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     5.919    addf1/operator/_inferred__1/i__carry_n_0
    SLICE_X49Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.153     6.072 r  addf1/operator/_inferred__1/i__carry__0/O[1]
                         net (fo=1, routed)           0.000     6.072    addf1/operator/expDiff_c0[5]
    SLICE_X49Y47         FDRE                                         r  addf1/operator/expDiff_c1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        3.200     3.200 r  
                                                      0.000     3.200 r  clk (IN)
                         net (fo=2294, unset)         0.483     3.683    addf1/operator/clk
    SLICE_X49Y47         FDRE                                         r  addf1/operator/expDiff_c1_reg[5]/C
                         clock pessimism              0.000     3.683    
                         clock uncertainty           -0.035     3.647    
    SLICE_X49Y47         FDRE (Setup_fdre_C_D)        0.048     3.695    addf1/operator/expDiff_c1_reg[5]
  -------------------------------------------------------------------
                         required time                          3.695    
                         arrival time                          -6.072    
  -------------------------------------------------------------------
                         slack                                 -2.377    




