<profile>

<section name = "Vitis HLS Report for 'v_vcresampler_core'" level="0">
<item name = "Date">Fri Mar  1 09:43:19 2024
</item>
<item name = "Version">2023.2 (Build 4023990 on Oct 11 2023)</item>
<item name = "Project">prj</item>
<item name = "Solution">sol (Vivado IP Flow Target)</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg484-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">6.73 ns, 5.253 ns, 1.82 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">2, 1073938427, 13.468 ns, 7.232 sec, 2, 1073938427, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
<column name="grp_v_vcresampler_core_Pipeline_VITIS_LOOP_2275_2_fu_138">v_vcresampler_core_Pipeline_VITIS_LOOP_2275_2, 2, 32772, 13.468 ns, 0.221 ms, 2, 32772, no</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- VITIS_LOOP_2272_1">0, 1073938425, 5 ~ 32775, -, -, 0 ~ 32767, no</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 138, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, 256, 276, -</column>
<column name="Memory">6, -, 0, 0, 0</column>
<column name="Multiplexer">-, -, -, 103, -</column>
<column name="Register">-, -, 115, -, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">2, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="grp_v_vcresampler_core_Pipeline_VITIS_LOOP_2275_2_fu_138">v_vcresampler_core_Pipeline_VITIS_LOOP_2275_2, 0, 0, 256, 276, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="linebuf_c_U">v_vcresampler_core_linebuf_c_RAM_AUTO_1R1W, 2, 0, 0, 0, 4096, 8, 1, 32768</column>
<column name="linebuf_c_1_U">v_vcresampler_core_linebuf_c_RAM_AUTO_1R1W, 2, 0, 0, 0, 4096, 8, 1, 32768</column>
<column name="linebuf_y_U">v_vcresampler_core_linebuf_y_RAM_AUTO_1R1W, 2, 0, 0, 0, 4096, 8, 1, 32768</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln2272_fu_202_p2">+, 0, 0, 20, 15, 1</column>
<column name="loopHeight_fu_184_p2">+, 0, 0, 23, 16, 16</column>
<column name="out_y_fu_208_p2">-, 0, 0, 23, 16, 16</column>
<column name="cmp107_i_fu_222_p2">icmp, 0, 0, 20, 15, 1</column>
<column name="cmp33_i_fu_217_p2">icmp, 0, 0, 23, 16, 16</column>
<column name="icmp_ln2272_fu_197_p2">icmp, 0, 0, 23, 16, 16</column>
<column name="ap_block_state1">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state2">or, 0, 0, 2, 1, 1</column>
<column name="yOffset_fu_175_p2">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">31, 6, 1, 6</column>
<column name="ap_done">9, 2, 1, 2</column>
<column name="height_val7_blk_n">9, 2, 1, 2</column>
<column name="height_val7_c_blk_n">9, 2, 1, 2</column>
<column name="stream_out_hresampled_read">9, 2, 1, 2</column>
<column name="stream_out_vresampled_write">9, 2, 1, 2</column>
<column name="width_val12_blk_n">9, 2, 1, 2</column>
<column name="width_val12_c_blk_n">9, 2, 1, 2</column>
<column name="y_fu_90">9, 2, 15, 30</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">5, 0, 5, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="cmp107_i_reg_312">1, 0, 1, 0</column>
<column name="cmp33_i_reg_307">1, 0, 1, 0</column>
<column name="empty_77_reg_302">1, 0, 1, 0</column>
<column name="grp_v_vcresampler_core_Pipeline_VITIS_LOOP_2275_2_fu_138_ap_start_reg">1, 0, 1, 0</column>
<column name="height_val7_read_reg_284">16, 0, 16, 0</column>
<column name="loopHeight_reg_294">16, 0, 16, 0</column>
<column name="loopWidth_reg_279">16, 0, 16, 0</column>
<column name="p_0_0324493_lcssa516_i_fu_86">8, 0, 8, 0</column>
<column name="p_0_0335491_lcssa513_i_fu_82">8, 0, 8, 0</column>
<column name="pix_0_0_0_0_0_load485_lcssa504_i_fu_70">8, 0, 8, 0</column>
<column name="pix_0_1_0_0_0_load487_lcssa507_i_fu_74">8, 0, 8, 0</column>
<column name="pix_0_2_0_0_0_load489_lcssa510_i_fu_78">8, 0, 8, 0</column>
<column name="tmp_reg_317">1, 0, 1, 0</column>
<column name="y_fu_90">15, 0, 15, 0</column>
<column name="zext_ln2232_reg_289">1, 0, 16, 15</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, v_vcresampler_core, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, v_vcresampler_core, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, v_vcresampler_core, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, v_vcresampler_core, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_hs, v_vcresampler_core, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, v_vcresampler_core, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, v_vcresampler_core, return value</column>
<column name="stream_out_hresampled_dout">in, 24, ap_fifo, stream_out_hresampled, pointer</column>
<column name="stream_out_hresampled_num_data_valid">in, 3, ap_fifo, stream_out_hresampled, pointer</column>
<column name="stream_out_hresampled_fifo_cap">in, 3, ap_fifo, stream_out_hresampled, pointer</column>
<column name="stream_out_hresampled_empty_n">in, 1, ap_fifo, stream_out_hresampled, pointer</column>
<column name="stream_out_hresampled_read">out, 1, ap_fifo, stream_out_hresampled, pointer</column>
<column name="height_val7_dout">in, 16, ap_fifo, height_val7, pointer</column>
<column name="height_val7_num_data_valid">in, 3, ap_fifo, height_val7, pointer</column>
<column name="height_val7_fifo_cap">in, 3, ap_fifo, height_val7, pointer</column>
<column name="height_val7_empty_n">in, 1, ap_fifo, height_val7, pointer</column>
<column name="height_val7_read">out, 1, ap_fifo, height_val7, pointer</column>
<column name="width_val12_dout">in, 16, ap_fifo, width_val12, pointer</column>
<column name="width_val12_num_data_valid">in, 3, ap_fifo, width_val12, pointer</column>
<column name="width_val12_fifo_cap">in, 3, ap_fifo, width_val12, pointer</column>
<column name="width_val12_empty_n">in, 1, ap_fifo, width_val12, pointer</column>
<column name="width_val12_read">out, 1, ap_fifo, width_val12, pointer</column>
<column name="p_read">in, 1, ap_none, p_read, scalar</column>
<column name="stream_out_vresampled_din">out, 24, ap_fifo, stream_out_vresampled, pointer</column>
<column name="stream_out_vresampled_num_data_valid">in, 3, ap_fifo, stream_out_vresampled, pointer</column>
<column name="stream_out_vresampled_fifo_cap">in, 3, ap_fifo, stream_out_vresampled, pointer</column>
<column name="stream_out_vresampled_full_n">in, 1, ap_fifo, stream_out_vresampled, pointer</column>
<column name="stream_out_vresampled_write">out, 1, ap_fifo, stream_out_vresampled, pointer</column>
<column name="height_val7_c_din">out, 12, ap_fifo, height_val7_c, pointer</column>
<column name="height_val7_c_num_data_valid">in, 3, ap_fifo, height_val7_c, pointer</column>
<column name="height_val7_c_fifo_cap">in, 3, ap_fifo, height_val7_c, pointer</column>
<column name="height_val7_c_full_n">in, 1, ap_fifo, height_val7_c, pointer</column>
<column name="height_val7_c_write">out, 1, ap_fifo, height_val7_c, pointer</column>
<column name="width_val12_c_din">out, 13, ap_fifo, width_val12_c, pointer</column>
<column name="width_val12_c_num_data_valid">in, 3, ap_fifo, width_val12_c, pointer</column>
<column name="width_val12_c_fifo_cap">in, 3, ap_fifo, width_val12_c, pointer</column>
<column name="width_val12_c_full_n">in, 1, ap_fifo, width_val12_c, pointer</column>
<column name="width_val12_c_write">out, 1, ap_fifo, width_val12_c, pointer</column>
</table>
</item>
</section>
</profile>
