{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1711386470928 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1711386470932 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Mar 25 13:07:50 2024 " "Processing started: Mon Mar 25 13:07:50 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1711386470932 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1711386470932 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CPUPhase3 -c CPUPhase3 --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off CPUPhase3 -c CPUPhase3 --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1711386470932 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1711386471583 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1711386471583 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register32bit.v 1 1 " "Found 1 design units, including 1 entities, in source file register32bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 Register32bit " "Found entity 1: Register32bit" {  } { { "register32bit.v" "" { Text "D:/Verilog-Code-374/register32bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711386481032 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1711386481032 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "r0.v 1 1 " "Found 1 design units, including 1 entities, in source file r0.v" { { "Info" "ISGN_ENTITY_NAME" "1 R0 " "Found entity 1: R0" {  } { { "R0.v" "" { Text "D:/Verilog-Code-374/R0.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711386481035 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1711386481035 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mdr.v 1 1 " "Found 1 design units, including 1 entities, in source file mdr.v" { { "Info" "ISGN_ENTITY_NAME" "1 MDR " "Found entity 1: MDR" {  } { { "MDR.v" "" { Text "D:/Verilog-Code-374/MDR.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711386481037 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1711386481037 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mar.v 1 1 " "Found 1 design units, including 1 entities, in source file mar.v" { { "Info" "ISGN_ENTITY_NAME" "1 MAR " "Found entity 1: MAR" {  } { { "MAR.v" "" { Text "D:/Verilog-Code-374/MAR.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711386481041 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1711386481041 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "InPort.v(13) " "Verilog HDL information at InPort.v(13): always construct contains both blocking and non-blocking assignments" {  } { { "InPort.v" "" { Text "D:/Verilog-Code-374/InPort.v" 13 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Design Software" 0 -1 1711386481043 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "inport.v 1 1 " "Found 1 design units, including 1 entities, in source file inport.v" { { "Info" "ISGN_ENTITY_NAME" "1 InPort " "Found entity 1: InPort" {  } { { "InPort.v" "" { Text "D:/Verilog-Code-374/InPort.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711386481066 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1711386481066 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.v" "" { Text "D:/Verilog-Code-374/ALU.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711386481070 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1711386481070 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram.v 1 1 " "Found 1 design units, including 1 entities, in source file ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 RAM " "Found entity 1: RAM" {  } { { "RAM.v" "" { Text "D:/Verilog-Code-374/RAM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711386481073 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1711386481073 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "SelectEncode.v(39) " "Verilog HDL information at SelectEncode.v(39): always construct contains both blocking and non-blocking assignments" {  } { { "SelectEncode.v" "" { Text "D:/Verilog-Code-374/SelectEncode.v" 39 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Design Software" 0 -1 1711386481076 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "selectencode.v 1 1 " "Found 1 design units, including 1 entities, in source file selectencode.v" { { "Info" "ISGN_ENTITY_NAME" "1 SelectEncode " "Found entity 1: SelectEncode" {  } { { "SelectEncode.v" "" { Text "D:/Verilog-Code-374/SelectEncode.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711386481077 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1711386481077 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "confflogic.v 1 1 " "Found 1 design units, including 1 entities, in source file confflogic.v" { { "Info" "ISGN_ENTITY_NAME" "1 ConFFLogic " "Found entity 1: ConFFLogic" {  } { { "ConFFLogic.v" "" { Text "D:/Verilog-Code-374/ConFFLogic.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711386481079 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1711386481079 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.v 1 1 " "Found 1 design units, including 1 entities, in source file datapath.v" { { "Info" "ISGN_ENTITY_NAME" "1 Datapath " "Found entity 1: Datapath" {  } { { "Datapath.v" "" { Text "D:/Verilog-Code-374/Datapath.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711386481083 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1711386481083 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controlunit.v 1 1 " "Found 1 design units, including 1 entities, in source file controlunit.v" { { "Info" "ISGN_ENTITY_NAME" "1 ControlUnit " "Found entity 1: ControlUnit" {  } { { "ControlUnit.v" "" { Text "D:/Verilog-Code-374/ControlUnit.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711386481087 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1711386481087 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bus.v 1 1 " "Found 1 design units, including 1 entities, in source file bus.v" { { "Info" "ISGN_ENTITY_NAME" "1 Bus " "Found entity 1: Bus" {  } { { "Bus.v" "" { Text "D:/Verilog-Code-374/Bus.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711386481092 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1711386481092 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Datapath " "Elaborating entity \"Datapath\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1711386482735 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "R0 R0:R0 " "Elaborating entity \"R0\" for hierarchy \"R0:R0\"" {  } { { "Datapath.v" "R0" { Text "D:/Verilog-Code-374/Datapath.v" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1711386482741 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "q R0.v(21) " "Verilog HDL Always Construct warning at R0.v(21): variable \"q\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "R0.v" "" { Text "D:/Verilog-Code-374/R0.v" 21 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1711386482742 "|Datapath|R0:R0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register32bit Register32bit:R1 " "Elaborating entity \"Register32bit\" for hierarchy \"Register32bit:R1\"" {  } { { "Datapath.v" "R1" { Text "D:/Verilog-Code-374/Datapath.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1711386482742 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MDR MDR:MDR " "Elaborating entity \"MDR\" for hierarchy \"MDR:MDR\"" {  } { { "Datapath.v" "MDR" { Text "D:/Verilog-Code-374/Datapath.v" 113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1711386482750 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MAR MAR:MAR " "Elaborating entity \"MAR\" for hierarchy \"MAR:MAR\"" {  } { { "Datapath.v" "MAR" { Text "D:/Verilog-Code-374/Datapath.v" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1711386482752 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "InPort InPort:InPort " "Elaborating entity \"InPort\" for hierarchy \"InPort:InPort\"" {  } { { "Datapath.v" "InPort" { Text "D:/Verilog-Code-374/Datapath.v" 119 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1711386482754 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Bus Bus:BUS " "Elaborating entity \"Bus\" for hierarchy \"Bus:BUS\"" {  } { { "Datapath.v" "BUS" { Text "D:/Verilog-Code-374/Datapath.v" 156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1711386482757 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "q Bus.v(28) " "Verilog HDL Always Construct warning at Bus.v(28): inferring latch(es) for variable \"q\", which holds its previous value in one or more paths through the always construct" {  } { { "Bus.v" "" { Text "D:/Verilog-Code-374/Bus.v" 28 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1711386482759 "|Datapath|Bus:BUS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[0\] Bus.v(57) " "Inferred latch for \"q\[0\]\" at Bus.v(57)" {  } { { "Bus.v" "" { Text "D:/Verilog-Code-374/Bus.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711386482760 "|Datapath|Bus:BUS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[1\] Bus.v(57) " "Inferred latch for \"q\[1\]\" at Bus.v(57)" {  } { { "Bus.v" "" { Text "D:/Verilog-Code-374/Bus.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711386482763 "|Datapath|Bus:BUS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[2\] Bus.v(57) " "Inferred latch for \"q\[2\]\" at Bus.v(57)" {  } { { "Bus.v" "" { Text "D:/Verilog-Code-374/Bus.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711386482763 "|Datapath|Bus:BUS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[3\] Bus.v(57) " "Inferred latch for \"q\[3\]\" at Bus.v(57)" {  } { { "Bus.v" "" { Text "D:/Verilog-Code-374/Bus.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711386482763 "|Datapath|Bus:BUS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[4\] Bus.v(57) " "Inferred latch for \"q\[4\]\" at Bus.v(57)" {  } { { "Bus.v" "" { Text "D:/Verilog-Code-374/Bus.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711386482763 "|Datapath|Bus:BUS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[5\] Bus.v(57) " "Inferred latch for \"q\[5\]\" at Bus.v(57)" {  } { { "Bus.v" "" { Text "D:/Verilog-Code-374/Bus.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711386482763 "|Datapath|Bus:BUS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[6\] Bus.v(57) " "Inferred latch for \"q\[6\]\" at Bus.v(57)" {  } { { "Bus.v" "" { Text "D:/Verilog-Code-374/Bus.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711386482763 "|Datapath|Bus:BUS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[7\] Bus.v(57) " "Inferred latch for \"q\[7\]\" at Bus.v(57)" {  } { { "Bus.v" "" { Text "D:/Verilog-Code-374/Bus.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711386482763 "|Datapath|Bus:BUS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[8\] Bus.v(57) " "Inferred latch for \"q\[8\]\" at Bus.v(57)" {  } { { "Bus.v" "" { Text "D:/Verilog-Code-374/Bus.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711386482763 "|Datapath|Bus:BUS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[9\] Bus.v(57) " "Inferred latch for \"q\[9\]\" at Bus.v(57)" {  } { { "Bus.v" "" { Text "D:/Verilog-Code-374/Bus.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711386482763 "|Datapath|Bus:BUS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[10\] Bus.v(57) " "Inferred latch for \"q\[10\]\" at Bus.v(57)" {  } { { "Bus.v" "" { Text "D:/Verilog-Code-374/Bus.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711386482763 "|Datapath|Bus:BUS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[11\] Bus.v(57) " "Inferred latch for \"q\[11\]\" at Bus.v(57)" {  } { { "Bus.v" "" { Text "D:/Verilog-Code-374/Bus.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711386482763 "|Datapath|Bus:BUS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[12\] Bus.v(57) " "Inferred latch for \"q\[12\]\" at Bus.v(57)" {  } { { "Bus.v" "" { Text "D:/Verilog-Code-374/Bus.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711386482763 "|Datapath|Bus:BUS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[13\] Bus.v(57) " "Inferred latch for \"q\[13\]\" at Bus.v(57)" {  } { { "Bus.v" "" { Text "D:/Verilog-Code-374/Bus.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711386482763 "|Datapath|Bus:BUS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[14\] Bus.v(57) " "Inferred latch for \"q\[14\]\" at Bus.v(57)" {  } { { "Bus.v" "" { Text "D:/Verilog-Code-374/Bus.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711386482763 "|Datapath|Bus:BUS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[15\] Bus.v(57) " "Inferred latch for \"q\[15\]\" at Bus.v(57)" {  } { { "Bus.v" "" { Text "D:/Verilog-Code-374/Bus.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711386482763 "|Datapath|Bus:BUS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[16\] Bus.v(57) " "Inferred latch for \"q\[16\]\" at Bus.v(57)" {  } { { "Bus.v" "" { Text "D:/Verilog-Code-374/Bus.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711386482767 "|Datapath|Bus:BUS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[17\] Bus.v(57) " "Inferred latch for \"q\[17\]\" at Bus.v(57)" {  } { { "Bus.v" "" { Text "D:/Verilog-Code-374/Bus.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711386482767 "|Datapath|Bus:BUS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[18\] Bus.v(57) " "Inferred latch for \"q\[18\]\" at Bus.v(57)" {  } { { "Bus.v" "" { Text "D:/Verilog-Code-374/Bus.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711386482767 "|Datapath|Bus:BUS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[19\] Bus.v(57) " "Inferred latch for \"q\[19\]\" at Bus.v(57)" {  } { { "Bus.v" "" { Text "D:/Verilog-Code-374/Bus.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711386482767 "|Datapath|Bus:BUS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[20\] Bus.v(57) " "Inferred latch for \"q\[20\]\" at Bus.v(57)" {  } { { "Bus.v" "" { Text "D:/Verilog-Code-374/Bus.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711386482767 "|Datapath|Bus:BUS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[21\] Bus.v(57) " "Inferred latch for \"q\[21\]\" at Bus.v(57)" {  } { { "Bus.v" "" { Text "D:/Verilog-Code-374/Bus.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711386482767 "|Datapath|Bus:BUS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[22\] Bus.v(57) " "Inferred latch for \"q\[22\]\" at Bus.v(57)" {  } { { "Bus.v" "" { Text "D:/Verilog-Code-374/Bus.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711386482767 "|Datapath|Bus:BUS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[23\] Bus.v(57) " "Inferred latch for \"q\[23\]\" at Bus.v(57)" {  } { { "Bus.v" "" { Text "D:/Verilog-Code-374/Bus.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711386482767 "|Datapath|Bus:BUS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[24\] Bus.v(57) " "Inferred latch for \"q\[24\]\" at Bus.v(57)" {  } { { "Bus.v" "" { Text "D:/Verilog-Code-374/Bus.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711386482767 "|Datapath|Bus:BUS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[25\] Bus.v(57) " "Inferred latch for \"q\[25\]\" at Bus.v(57)" {  } { { "Bus.v" "" { Text "D:/Verilog-Code-374/Bus.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711386482767 "|Datapath|Bus:BUS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[26\] Bus.v(57) " "Inferred latch for \"q\[26\]\" at Bus.v(57)" {  } { { "Bus.v" "" { Text "D:/Verilog-Code-374/Bus.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711386482767 "|Datapath|Bus:BUS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[27\] Bus.v(57) " "Inferred latch for \"q\[27\]\" at Bus.v(57)" {  } { { "Bus.v" "" { Text "D:/Verilog-Code-374/Bus.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711386482767 "|Datapath|Bus:BUS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[28\] Bus.v(57) " "Inferred latch for \"q\[28\]\" at Bus.v(57)" {  } { { "Bus.v" "" { Text "D:/Verilog-Code-374/Bus.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711386482767 "|Datapath|Bus:BUS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[29\] Bus.v(57) " "Inferred latch for \"q\[29\]\" at Bus.v(57)" {  } { { "Bus.v" "" { Text "D:/Verilog-Code-374/Bus.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711386482767 "|Datapath|Bus:BUS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[30\] Bus.v(57) " "Inferred latch for \"q\[30\]\" at Bus.v(57)" {  } { { "Bus.v" "" { Text "D:/Verilog-Code-374/Bus.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711386482770 "|Datapath|Bus:BUS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[31\] Bus.v(57) " "Inferred latch for \"q\[31\]\" at Bus.v(57)" {  } { { "Bus.v" "" { Text "D:/Verilog-Code-374/Bus.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711386482770 "|Datapath|Bus:BUS"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:ALU " "Elaborating entity \"ALU\" for hierarchy \"ALU:ALU\"" {  } { { "Datapath.v" "ALU" { Text "D:/Verilog-Code-374/Datapath.v" 168 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1711386482772 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ADD_cout ALU.v(39) " "Verilog HDL or VHDL warning at ALU.v(39): object \"ADD_cout\" assigned a value but never read" {  } { { "ALU.v" "" { Text "D:/Verilog-Code-374/ALU.v" 39 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1711386482785 "|Datapath|ALU:ALU"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 ALU.v(365) " "Verilog HDL assignment warning at ALU.v(365): truncated value with size 32 to match size of target (5)" {  } { { "ALU.v" "" { Text "D:/Verilog-Code-374/ALU.v" 365 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1711386482785 "|Datapath|ALU:ALU"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 ALU.v(409) " "Verilog HDL assignment warning at ALU.v(409): truncated value with size 32 to match size of target (5)" {  } { { "ALU.v" "" { Text "D:/Verilog-Code-374/ALU.v" 409 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1711386482785 "|Datapath|ALU:ALU"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "C ALU.v(68) " "Verilog HDL Always Construct warning at ALU.v(68): inferring latch(es) for variable \"C\", which holds its previous value in one or more paths through the always construct" {  } { { "ALU.v" "" { Text "D:/Verilog-Code-374/ALU.v" 68 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1711386482785 "|Datapath|ALU:ALU"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "j ALU.v(68) " "Verilog HDL Always Construct warning at ALU.v(68): inferring latch(es) for variable \"j\", which holds its previous value in one or more paths through the always construct" {  } { { "ALU.v" "" { Text "D:/Verilog-Code-374/ALU.v" 68 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1711386482785 "|Datapath|ALU:ALU"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "FAs ALU.v(68) " "Verilog HDL Always Construct warning at ALU.v(68): inferring latch(es) for variable \"FAs\", which holds its previous value in one or more paths through the always construct" {  } { { "ALU.v" "" { Text "D:/Verilog-Code-374/ALU.v" 68 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1711386482785 "|Datapath|ALU:ALU"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "FAc ALU.v(68) " "Verilog HDL Always Construct warning at ALU.v(68): inferring latch(es) for variable \"FAc\", which holds its previous value in one or more paths through the always construct" {  } { { "ALU.v" "" { Text "D:/Verilog-Code-374/ALU.v" 68 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1711386482785 "|Datapath|ALU:ALU"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ADD_sum ALU.v(68) " "Verilog HDL Always Construct warning at ALU.v(68): inferring latch(es) for variable \"ADD_sum\", which holds its previous value in one or more paths through the always construct" {  } { { "ALU.v" "" { Text "D:/Verilog-Code-374/ALU.v" 68 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1711386482789 "|Datapath|ALU:ALU"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "RCAc ALU.v(68) " "Verilog HDL Always Construct warning at ALU.v(68): inferring latch(es) for variable \"RCAc\", which holds its previous value in one or more paths through the always construct" {  } { { "ALU.v" "" { Text "D:/Verilog-Code-374/ALU.v" 68 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1711386482789 "|Datapath|ALU:ALU"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "i ALU.v(68) " "Verilog HDL Always Construct warning at ALU.v(68): inferring latch(es) for variable \"i\", which holds its previous value in one or more paths through the always construct" {  } { { "ALU.v" "" { Text "D:/Verilog-Code-374/ALU.v" 68 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1711386482789 "|Datapath|ALU:ALU"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ALU_Result ALU.v(68) " "Verilog HDL Always Construct warning at ALU.v(68): inferring latch(es) for variable \"ALU_Result\", which holds its previous value in one or more paths through the always construct" {  } { { "ALU.v" "" { Text "D:/Verilog-Code-374/ALU.v" 68 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1711386482789 "|Datapath|ALU:ALU"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "SUB_temp ALU.v(68) " "Verilog HDL Always Construct warning at ALU.v(68): inferring latch(es) for variable \"SUB_temp\", which holds its previous value in one or more paths through the always construct" {  } { { "ALU.v" "" { Text "D:/Verilog-Code-374/ALU.v" 68 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1711386482789 "|Datapath|ALU:ALU"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "MUL_X ALU.v(68) " "Verilog HDL Always Construct warning at ALU.v(68): inferring latch(es) for variable \"MUL_X\", which holds its previous value in one or more paths through the always construct" {  } { { "ALU.v" "" { Text "D:/Verilog-Code-374/ALU.v" 68 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1711386482789 "|Datapath|ALU:ALU"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "DIV_A ALU.v(68) " "Verilog HDL Always Construct warning at ALU.v(68): inferring latch(es) for variable \"DIV_A\", which holds its previous value in one or more paths through the always construct" {  } { { "ALU.v" "" { Text "D:/Verilog-Code-374/ALU.v" 68 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1711386482789 "|Datapath|ALU:ALU"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Q ALU.v(68) " "Verilog HDL Always Construct warning at ALU.v(68): inferring latch(es) for variable \"Q\", which holds its previous value in one or more paths through the always construct" {  } { { "ALU.v" "" { Text "D:/Verilog-Code-374/ALU.v" 68 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1711386482792 "|Datapath|ALU:ALU"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "M ALU.v(68) " "Verilog HDL Always Construct warning at ALU.v(68): inferring latch(es) for variable \"M\", which holds its previous value in one or more paths through the always construct" {  } { { "ALU.v" "" { Text "D:/Verilog-Code-374/ALU.v" 68 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1711386482792 "|Datapath|ALU:ALU"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Rotate ALU.v(68) " "Verilog HDL Always Construct warning at ALU.v(68): inferring latch(es) for variable \"Rotate\", which holds its previous value in one or more paths through the always construct" {  } { { "ALU.v" "" { Text "D:/Verilog-Code-374/ALU.v" 68 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1711386482792 "|Datapath|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MUL_X\[32\] ALU.v(95) " "Inferred latch for \"MUL_X\[32\]\" at ALU.v(95)" {  } { { "ALU.v" "" { Text "D:/Verilog-Code-374/ALU.v" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711386482792 "|Datapath|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MUL_X\[33\] ALU.v(95) " "Inferred latch for \"MUL_X\[33\]\" at ALU.v(95)" {  } { { "ALU.v" "" { Text "D:/Verilog-Code-374/ALU.v" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711386482792 "|Datapath|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MUL_X\[34\] ALU.v(95) " "Inferred latch for \"MUL_X\[34\]\" at ALU.v(95)" {  } { { "ALU.v" "" { Text "D:/Verilog-Code-374/ALU.v" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711386482792 "|Datapath|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MUL_X\[35\] ALU.v(95) " "Inferred latch for \"MUL_X\[35\]\" at ALU.v(95)" {  } { { "ALU.v" "" { Text "D:/Verilog-Code-374/ALU.v" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711386482792 "|Datapath|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MUL_X\[36\] ALU.v(95) " "Inferred latch for \"MUL_X\[36\]\" at ALU.v(95)" {  } { { "ALU.v" "" { Text "D:/Verilog-Code-374/ALU.v" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711386482792 "|Datapath|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MUL_X\[37\] ALU.v(95) " "Inferred latch for \"MUL_X\[37\]\" at ALU.v(95)" {  } { { "ALU.v" "" { Text "D:/Verilog-Code-374/ALU.v" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711386482792 "|Datapath|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MUL_X\[38\] ALU.v(95) " "Inferred latch for \"MUL_X\[38\]\" at ALU.v(95)" {  } { { "ALU.v" "" { Text "D:/Verilog-Code-374/ALU.v" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711386482792 "|Datapath|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MUL_X\[39\] ALU.v(95) " "Inferred latch for \"MUL_X\[39\]\" at ALU.v(95)" {  } { { "ALU.v" "" { Text "D:/Verilog-Code-374/ALU.v" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711386482792 "|Datapath|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MUL_X\[40\] ALU.v(95) " "Inferred latch for \"MUL_X\[40\]\" at ALU.v(95)" {  } { { "ALU.v" "" { Text "D:/Verilog-Code-374/ALU.v" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711386482795 "|Datapath|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MUL_X\[41\] ALU.v(95) " "Inferred latch for \"MUL_X\[41\]\" at ALU.v(95)" {  } { { "ALU.v" "" { Text "D:/Verilog-Code-374/ALU.v" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711386482795 "|Datapath|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MUL_X\[42\] ALU.v(95) " "Inferred latch for \"MUL_X\[42\]\" at ALU.v(95)" {  } { { "ALU.v" "" { Text "D:/Verilog-Code-374/ALU.v" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711386482795 "|Datapath|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MUL_X\[43\] ALU.v(95) " "Inferred latch for \"MUL_X\[43\]\" at ALU.v(95)" {  } { { "ALU.v" "" { Text "D:/Verilog-Code-374/ALU.v" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711386482795 "|Datapath|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MUL_X\[44\] ALU.v(95) " "Inferred latch for \"MUL_X\[44\]\" at ALU.v(95)" {  } { { "ALU.v" "" { Text "D:/Verilog-Code-374/ALU.v" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711386482796 "|Datapath|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MUL_X\[45\] ALU.v(95) " "Inferred latch for \"MUL_X\[45\]\" at ALU.v(95)" {  } { { "ALU.v" "" { Text "D:/Verilog-Code-374/ALU.v" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711386482796 "|Datapath|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MUL_X\[46\] ALU.v(95) " "Inferred latch for \"MUL_X\[46\]\" at ALU.v(95)" {  } { { "ALU.v" "" { Text "D:/Verilog-Code-374/ALU.v" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711386482796 "|Datapath|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MUL_X\[47\] ALU.v(95) " "Inferred latch for \"MUL_X\[47\]\" at ALU.v(95)" {  } { { "ALU.v" "" { Text "D:/Verilog-Code-374/ALU.v" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711386482796 "|Datapath|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MUL_X\[48\] ALU.v(95) " "Inferred latch for \"MUL_X\[48\]\" at ALU.v(95)" {  } { { "ALU.v" "" { Text "D:/Verilog-Code-374/ALU.v" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711386482796 "|Datapath|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MUL_X\[49\] ALU.v(95) " "Inferred latch for \"MUL_X\[49\]\" at ALU.v(95)" {  } { { "ALU.v" "" { Text "D:/Verilog-Code-374/ALU.v" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711386482796 "|Datapath|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MUL_X\[50\] ALU.v(95) " "Inferred latch for \"MUL_X\[50\]\" at ALU.v(95)" {  } { { "ALU.v" "" { Text "D:/Verilog-Code-374/ALU.v" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711386482796 "|Datapath|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MUL_X\[51\] ALU.v(95) " "Inferred latch for \"MUL_X\[51\]\" at ALU.v(95)" {  } { { "ALU.v" "" { Text "D:/Verilog-Code-374/ALU.v" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711386482796 "|Datapath|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MUL_X\[52\] ALU.v(95) " "Inferred latch for \"MUL_X\[52\]\" at ALU.v(95)" {  } { { "ALU.v" "" { Text "D:/Verilog-Code-374/ALU.v" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711386482796 "|Datapath|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MUL_X\[53\] ALU.v(95) " "Inferred latch for \"MUL_X\[53\]\" at ALU.v(95)" {  } { { "ALU.v" "" { Text "D:/Verilog-Code-374/ALU.v" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711386482796 "|Datapath|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MUL_X\[54\] ALU.v(95) " "Inferred latch for \"MUL_X\[54\]\" at ALU.v(95)" {  } { { "ALU.v" "" { Text "D:/Verilog-Code-374/ALU.v" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711386482799 "|Datapath|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MUL_X\[55\] ALU.v(95) " "Inferred latch for \"MUL_X\[55\]\" at ALU.v(95)" {  } { { "ALU.v" "" { Text "D:/Verilog-Code-374/ALU.v" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711386482799 "|Datapath|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MUL_X\[56\] ALU.v(95) " "Inferred latch for \"MUL_X\[56\]\" at ALU.v(95)" {  } { { "ALU.v" "" { Text "D:/Verilog-Code-374/ALU.v" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711386482799 "|Datapath|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MUL_X\[57\] ALU.v(95) " "Inferred latch for \"MUL_X\[57\]\" at ALU.v(95)" {  } { { "ALU.v" "" { Text "D:/Verilog-Code-374/ALU.v" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711386482799 "|Datapath|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MUL_X\[58\] ALU.v(95) " "Inferred latch for \"MUL_X\[58\]\" at ALU.v(95)" {  } { { "ALU.v" "" { Text "D:/Verilog-Code-374/ALU.v" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711386482799 "|Datapath|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MUL_X\[59\] ALU.v(95) " "Inferred latch for \"MUL_X\[59\]\" at ALU.v(95)" {  } { { "ALU.v" "" { Text "D:/Verilog-Code-374/ALU.v" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711386482799 "|Datapath|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MUL_X\[60\] ALU.v(95) " "Inferred latch for \"MUL_X\[60\]\" at ALU.v(95)" {  } { { "ALU.v" "" { Text "D:/Verilog-Code-374/ALU.v" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711386482799 "|Datapath|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MUL_X\[61\] ALU.v(95) " "Inferred latch for \"MUL_X\[61\]\" at ALU.v(95)" {  } { { "ALU.v" "" { Text "D:/Verilog-Code-374/ALU.v" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711386482799 "|Datapath|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MUL_X\[62\] ALU.v(95) " "Inferred latch for \"MUL_X\[62\]\" at ALU.v(95)" {  } { { "ALU.v" "" { Text "D:/Verilog-Code-374/ALU.v" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711386482799 "|Datapath|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MUL_X\[63\] ALU.v(95) " "Inferred latch for \"MUL_X\[63\]\" at ALU.v(95)" {  } { { "ALU.v" "" { Text "D:/Verilog-Code-374/ALU.v" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711386482799 "|Datapath|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Result\[0\] ALU.v(95) " "Inferred latch for \"ALU_Result\[0\]\" at ALU.v(95)" {  } { { "ALU.v" "" { Text "D:/Verilog-Code-374/ALU.v" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711386482799 "|Datapath|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Result\[1\] ALU.v(95) " "Inferred latch for \"ALU_Result\[1\]\" at ALU.v(95)" {  } { { "ALU.v" "" { Text "D:/Verilog-Code-374/ALU.v" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711386482799 "|Datapath|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Result\[2\] ALU.v(95) " "Inferred latch for \"ALU_Result\[2\]\" at ALU.v(95)" {  } { { "ALU.v" "" { Text "D:/Verilog-Code-374/ALU.v" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711386482799 "|Datapath|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Result\[3\] ALU.v(95) " "Inferred latch for \"ALU_Result\[3\]\" at ALU.v(95)" {  } { { "ALU.v" "" { Text "D:/Verilog-Code-374/ALU.v" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711386482799 "|Datapath|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Result\[4\] ALU.v(95) " "Inferred latch for \"ALU_Result\[4\]\" at ALU.v(95)" {  } { { "ALU.v" "" { Text "D:/Verilog-Code-374/ALU.v" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711386482802 "|Datapath|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Result\[5\] ALU.v(95) " "Inferred latch for \"ALU_Result\[5\]\" at ALU.v(95)" {  } { { "ALU.v" "" { Text "D:/Verilog-Code-374/ALU.v" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711386482802 "|Datapath|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Result\[6\] ALU.v(95) " "Inferred latch for \"ALU_Result\[6\]\" at ALU.v(95)" {  } { { "ALU.v" "" { Text "D:/Verilog-Code-374/ALU.v" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711386482802 "|Datapath|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Result\[7\] ALU.v(95) " "Inferred latch for \"ALU_Result\[7\]\" at ALU.v(95)" {  } { { "ALU.v" "" { Text "D:/Verilog-Code-374/ALU.v" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711386482802 "|Datapath|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Result\[8\] ALU.v(95) " "Inferred latch for \"ALU_Result\[8\]\" at ALU.v(95)" {  } { { "ALU.v" "" { Text "D:/Verilog-Code-374/ALU.v" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711386482802 "|Datapath|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Result\[9\] ALU.v(95) " "Inferred latch for \"ALU_Result\[9\]\" at ALU.v(95)" {  } { { "ALU.v" "" { Text "D:/Verilog-Code-374/ALU.v" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711386482802 "|Datapath|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Result\[10\] ALU.v(95) " "Inferred latch for \"ALU_Result\[10\]\" at ALU.v(95)" {  } { { "ALU.v" "" { Text "D:/Verilog-Code-374/ALU.v" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711386482802 "|Datapath|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Result\[11\] ALU.v(95) " "Inferred latch for \"ALU_Result\[11\]\" at ALU.v(95)" {  } { { "ALU.v" "" { Text "D:/Verilog-Code-374/ALU.v" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711386482802 "|Datapath|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Result\[12\] ALU.v(95) " "Inferred latch for \"ALU_Result\[12\]\" at ALU.v(95)" {  } { { "ALU.v" "" { Text "D:/Verilog-Code-374/ALU.v" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711386482802 "|Datapath|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Result\[13\] ALU.v(95) " "Inferred latch for \"ALU_Result\[13\]\" at ALU.v(95)" {  } { { "ALU.v" "" { Text "D:/Verilog-Code-374/ALU.v" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711386482802 "|Datapath|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Result\[14\] ALU.v(95) " "Inferred latch for \"ALU_Result\[14\]\" at ALU.v(95)" {  } { { "ALU.v" "" { Text "D:/Verilog-Code-374/ALU.v" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711386482802 "|Datapath|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Result\[15\] ALU.v(95) " "Inferred latch for \"ALU_Result\[15\]\" at ALU.v(95)" {  } { { "ALU.v" "" { Text "D:/Verilog-Code-374/ALU.v" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711386482802 "|Datapath|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Result\[16\] ALU.v(95) " "Inferred latch for \"ALU_Result\[16\]\" at ALU.v(95)" {  } { { "ALU.v" "" { Text "D:/Verilog-Code-374/ALU.v" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711386482802 "|Datapath|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Result\[17\] ALU.v(95) " "Inferred latch for \"ALU_Result\[17\]\" at ALU.v(95)" {  } { { "ALU.v" "" { Text "D:/Verilog-Code-374/ALU.v" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711386482805 "|Datapath|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Result\[18\] ALU.v(95) " "Inferred latch for \"ALU_Result\[18\]\" at ALU.v(95)" {  } { { "ALU.v" "" { Text "D:/Verilog-Code-374/ALU.v" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711386482805 "|Datapath|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Result\[19\] ALU.v(95) " "Inferred latch for \"ALU_Result\[19\]\" at ALU.v(95)" {  } { { "ALU.v" "" { Text "D:/Verilog-Code-374/ALU.v" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711386482806 "|Datapath|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Result\[20\] ALU.v(95) " "Inferred latch for \"ALU_Result\[20\]\" at ALU.v(95)" {  } { { "ALU.v" "" { Text "D:/Verilog-Code-374/ALU.v" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711386482806 "|Datapath|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Result\[21\] ALU.v(95) " "Inferred latch for \"ALU_Result\[21\]\" at ALU.v(95)" {  } { { "ALU.v" "" { Text "D:/Verilog-Code-374/ALU.v" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711386482806 "|Datapath|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Result\[22\] ALU.v(95) " "Inferred latch for \"ALU_Result\[22\]\" at ALU.v(95)" {  } { { "ALU.v" "" { Text "D:/Verilog-Code-374/ALU.v" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711386482806 "|Datapath|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Result\[23\] ALU.v(95) " "Inferred latch for \"ALU_Result\[23\]\" at ALU.v(95)" {  } { { "ALU.v" "" { Text "D:/Verilog-Code-374/ALU.v" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711386482806 "|Datapath|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Result\[24\] ALU.v(95) " "Inferred latch for \"ALU_Result\[24\]\" at ALU.v(95)" {  } { { "ALU.v" "" { Text "D:/Verilog-Code-374/ALU.v" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711386482806 "|Datapath|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Result\[25\] ALU.v(95) " "Inferred latch for \"ALU_Result\[25\]\" at ALU.v(95)" {  } { { "ALU.v" "" { Text "D:/Verilog-Code-374/ALU.v" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711386482806 "|Datapath|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Result\[26\] ALU.v(95) " "Inferred latch for \"ALU_Result\[26\]\" at ALU.v(95)" {  } { { "ALU.v" "" { Text "D:/Verilog-Code-374/ALU.v" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711386482806 "|Datapath|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Result\[27\] ALU.v(95) " "Inferred latch for \"ALU_Result\[27\]\" at ALU.v(95)" {  } { { "ALU.v" "" { Text "D:/Verilog-Code-374/ALU.v" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711386482806 "|Datapath|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Result\[28\] ALU.v(95) " "Inferred latch for \"ALU_Result\[28\]\" at ALU.v(95)" {  } { { "ALU.v" "" { Text "D:/Verilog-Code-374/ALU.v" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711386482806 "|Datapath|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Result\[29\] ALU.v(95) " "Inferred latch for \"ALU_Result\[29\]\" at ALU.v(95)" {  } { { "ALU.v" "" { Text "D:/Verilog-Code-374/ALU.v" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711386482806 "|Datapath|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Result\[30\] ALU.v(95) " "Inferred latch for \"ALU_Result\[30\]\" at ALU.v(95)" {  } { { "ALU.v" "" { Text "D:/Verilog-Code-374/ALU.v" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711386482806 "|Datapath|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Result\[31\] ALU.v(95) " "Inferred latch for \"ALU_Result\[31\]\" at ALU.v(95)" {  } { { "ALU.v" "" { Text "D:/Verilog-Code-374/ALU.v" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711386482809 "|Datapath|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Result\[32\] ALU.v(95) " "Inferred latch for \"ALU_Result\[32\]\" at ALU.v(95)" {  } { { "ALU.v" "" { Text "D:/Verilog-Code-374/ALU.v" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711386482809 "|Datapath|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Result\[33\] ALU.v(95) " "Inferred latch for \"ALU_Result\[33\]\" at ALU.v(95)" {  } { { "ALU.v" "" { Text "D:/Verilog-Code-374/ALU.v" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711386482809 "|Datapath|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Result\[34\] ALU.v(95) " "Inferred latch for \"ALU_Result\[34\]\" at ALU.v(95)" {  } { { "ALU.v" "" { Text "D:/Verilog-Code-374/ALU.v" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711386482809 "|Datapath|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Result\[35\] ALU.v(95) " "Inferred latch for \"ALU_Result\[35\]\" at ALU.v(95)" {  } { { "ALU.v" "" { Text "D:/Verilog-Code-374/ALU.v" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711386482809 "|Datapath|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Result\[36\] ALU.v(95) " "Inferred latch for \"ALU_Result\[36\]\" at ALU.v(95)" {  } { { "ALU.v" "" { Text "D:/Verilog-Code-374/ALU.v" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711386482809 "|Datapath|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Result\[37\] ALU.v(95) " "Inferred latch for \"ALU_Result\[37\]\" at ALU.v(95)" {  } { { "ALU.v" "" { Text "D:/Verilog-Code-374/ALU.v" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711386482809 "|Datapath|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Result\[38\] ALU.v(95) " "Inferred latch for \"ALU_Result\[38\]\" at ALU.v(95)" {  } { { "ALU.v" "" { Text "D:/Verilog-Code-374/ALU.v" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711386482809 "|Datapath|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Result\[39\] ALU.v(95) " "Inferred latch for \"ALU_Result\[39\]\" at ALU.v(95)" {  } { { "ALU.v" "" { Text "D:/Verilog-Code-374/ALU.v" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711386482809 "|Datapath|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Result\[40\] ALU.v(95) " "Inferred latch for \"ALU_Result\[40\]\" at ALU.v(95)" {  } { { "ALU.v" "" { Text "D:/Verilog-Code-374/ALU.v" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711386482809 "|Datapath|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Result\[41\] ALU.v(95) " "Inferred latch for \"ALU_Result\[41\]\" at ALU.v(95)" {  } { { "ALU.v" "" { Text "D:/Verilog-Code-374/ALU.v" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711386482809 "|Datapath|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Result\[42\] ALU.v(95) " "Inferred latch for \"ALU_Result\[42\]\" at ALU.v(95)" {  } { { "ALU.v" "" { Text "D:/Verilog-Code-374/ALU.v" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711386482809 "|Datapath|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Result\[43\] ALU.v(95) " "Inferred latch for \"ALU_Result\[43\]\" at ALU.v(95)" {  } { { "ALU.v" "" { Text "D:/Verilog-Code-374/ALU.v" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711386482809 "|Datapath|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Result\[44\] ALU.v(95) " "Inferred latch for \"ALU_Result\[44\]\" at ALU.v(95)" {  } { { "ALU.v" "" { Text "D:/Verilog-Code-374/ALU.v" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711386482812 "|Datapath|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Result\[45\] ALU.v(95) " "Inferred latch for \"ALU_Result\[45\]\" at ALU.v(95)" {  } { { "ALU.v" "" { Text "D:/Verilog-Code-374/ALU.v" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711386482812 "|Datapath|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Result\[46\] ALU.v(95) " "Inferred latch for \"ALU_Result\[46\]\" at ALU.v(95)" {  } { { "ALU.v" "" { Text "D:/Verilog-Code-374/ALU.v" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711386482812 "|Datapath|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Result\[47\] ALU.v(95) " "Inferred latch for \"ALU_Result\[47\]\" at ALU.v(95)" {  } { { "ALU.v" "" { Text "D:/Verilog-Code-374/ALU.v" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711386482812 "|Datapath|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Result\[48\] ALU.v(95) " "Inferred latch for \"ALU_Result\[48\]\" at ALU.v(95)" {  } { { "ALU.v" "" { Text "D:/Verilog-Code-374/ALU.v" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711386482812 "|Datapath|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Result\[49\] ALU.v(95) " "Inferred latch for \"ALU_Result\[49\]\" at ALU.v(95)" {  } { { "ALU.v" "" { Text "D:/Verilog-Code-374/ALU.v" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711386482812 "|Datapath|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Result\[50\] ALU.v(95) " "Inferred latch for \"ALU_Result\[50\]\" at ALU.v(95)" {  } { { "ALU.v" "" { Text "D:/Verilog-Code-374/ALU.v" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711386482812 "|Datapath|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Result\[51\] ALU.v(95) " "Inferred latch for \"ALU_Result\[51\]\" at ALU.v(95)" {  } { { "ALU.v" "" { Text "D:/Verilog-Code-374/ALU.v" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711386482812 "|Datapath|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Result\[52\] ALU.v(95) " "Inferred latch for \"ALU_Result\[52\]\" at ALU.v(95)" {  } { { "ALU.v" "" { Text "D:/Verilog-Code-374/ALU.v" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711386482812 "|Datapath|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Result\[53\] ALU.v(95) " "Inferred latch for \"ALU_Result\[53\]\" at ALU.v(95)" {  } { { "ALU.v" "" { Text "D:/Verilog-Code-374/ALU.v" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711386482812 "|Datapath|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Result\[54\] ALU.v(95) " "Inferred latch for \"ALU_Result\[54\]\" at ALU.v(95)" {  } { { "ALU.v" "" { Text "D:/Verilog-Code-374/ALU.v" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711386482812 "|Datapath|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Result\[55\] ALU.v(95) " "Inferred latch for \"ALU_Result\[55\]\" at ALU.v(95)" {  } { { "ALU.v" "" { Text "D:/Verilog-Code-374/ALU.v" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711386482812 "|Datapath|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Result\[56\] ALU.v(95) " "Inferred latch for \"ALU_Result\[56\]\" at ALU.v(95)" {  } { { "ALU.v" "" { Text "D:/Verilog-Code-374/ALU.v" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711386482812 "|Datapath|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Result\[57\] ALU.v(95) " "Inferred latch for \"ALU_Result\[57\]\" at ALU.v(95)" {  } { { "ALU.v" "" { Text "D:/Verilog-Code-374/ALU.v" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711386482812 "|Datapath|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Result\[58\] ALU.v(95) " "Inferred latch for \"ALU_Result\[58\]\" at ALU.v(95)" {  } { { "ALU.v" "" { Text "D:/Verilog-Code-374/ALU.v" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711386482816 "|Datapath|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Result\[59\] ALU.v(95) " "Inferred latch for \"ALU_Result\[59\]\" at ALU.v(95)" {  } { { "ALU.v" "" { Text "D:/Verilog-Code-374/ALU.v" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711386482816 "|Datapath|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Result\[60\] ALU.v(95) " "Inferred latch for \"ALU_Result\[60\]\" at ALU.v(95)" {  } { { "ALU.v" "" { Text "D:/Verilog-Code-374/ALU.v" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711386482816 "|Datapath|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Result\[61\] ALU.v(95) " "Inferred latch for \"ALU_Result\[61\]\" at ALU.v(95)" {  } { { "ALU.v" "" { Text "D:/Verilog-Code-374/ALU.v" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711386482816 "|Datapath|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Result\[62\] ALU.v(95) " "Inferred latch for \"ALU_Result\[62\]\" at ALU.v(95)" {  } { { "ALU.v" "" { Text "D:/Verilog-Code-374/ALU.v" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711386482816 "|Datapath|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Result\[63\] ALU.v(95) " "Inferred latch for \"ALU_Result\[63\]\" at ALU.v(95)" {  } { { "ALU.v" "" { Text "D:/Verilog-Code-374/ALU.v" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711386482816 "|Datapath|ALU:ALU"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM RAM:RAM " "Elaborating entity \"RAM\" for hierarchy \"RAM:RAM\"" {  } { { "Datapath.v" "RAM" { Text "D:/Verilog-Code-374/Datapath.v" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1711386482817 ""}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "RAM.v(42) " "Verilog HDL warning at RAM.v(42): ignoring unsupported system task" {  } { { "RAM.v" "" { Text "D:/Verilog-Code-374/RAM.v" 42 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "Design Software" 0 -1 1711386482817 "|Datapath|RAM:RAM"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SelectEncode SelectEncode:SELogic " "Elaborating entity \"SelectEncode\" for hierarchy \"SelectEncode:SELogic\"" {  } { { "Datapath.v" "SELogic" { Text "D:/Verilog-Code-374/Datapath.v" 187 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1711386482819 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ConFFLogic ConFFLogic:ConFF " "Elaborating entity \"ConFFLogic\" for hierarchy \"ConFFLogic:ConFF\"" {  } { { "Datapath.v" "ConFF" { Text "D:/Verilog-Code-374/Datapath.v" 193 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1711386482821 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Q ConFFLogic.v(32) " "Verilog HDL Always Construct warning at ConFFLogic.v(32): inferring latch(es) for variable \"Q\", which holds its previous value in one or more paths through the always construct" {  } { { "ConFFLogic.v" "" { Text "D:/Verilog-Code-374/ConFFLogic.v" 32 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1711386482822 "|Datapath|ConFFLogic:ConFF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q ConFFLogic.v(32) " "Inferred latch for \"Q\" at ConFFLogic.v(32)" {  } { { "ConFFLogic.v" "" { Text "D:/Verilog-Code-374/ConFFLogic.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711386482822 "|Datapath|ConFFLogic:ConFF"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ControlUnit ControlUnit:CU " "Elaborating entity \"ControlUnit\" for hierarchy \"ControlUnit:CU\"" {  } { { "Datapath.v" "CU" { Text "D:/Verilog-Code-374/Datapath.v" 217 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1711386482826 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "run ControlUnit.v(272) " "Verilog HDL Always Construct warning at ControlUnit.v(272): variable \"run\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ControlUnit.v" "" { Text "D:/Verilog-Code-374/ControlUnit.v" 272 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1711386482829 "|Datapath|ControlUnit:CU"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ConFFQ ControlUnit.v(682) " "Verilog HDL Always Construct warning at ControlUnit.v(682): variable \"ConFFQ\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ControlUnit.v" "" { Text "D:/Verilog-Code-374/ControlUnit.v" 682 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1711386482829 "|Datapath|ControlUnit:CU"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "ControlUnit.v(273) " "Verilog HDL Case Statement warning at ControlUnit.v(273): incomplete case statement has no default case item" {  } { { "ControlUnit.v" "" { Text "D:/Verilog-Code-374/ControlUnit.v" 273 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Design Software" 0 -1 1711386482829 "|Datapath|ControlUnit:CU"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "ControlUnit.v(273) " "Verilog HDL Case Statement information at ControlUnit.v(273): all case item expressions in this case statement are onehot" {  } { { "ControlUnit.v" "" { Text "D:/Verilog-Code-374/ControlUnit.v" 273 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Design Software" 0 -1 1711386482829 "|Datapath|ControlUnit:CU"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "clear ControlUnit.v(269) " "Verilog HDL Always Construct warning at ControlUnit.v(269): inferring latch(es) for variable \"clear\", which holds its previous value in one or more paths through the always construct" {  } { { "ControlUnit.v" "" { Text "D:/Verilog-Code-374/ControlUnit.v" 269 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1711386482829 "|Datapath|ControlUnit:CU"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "run ControlUnit.v(269) " "Verilog HDL Always Construct warning at ControlUnit.v(269): inferring latch(es) for variable \"run\", which holds its previous value in one or more paths through the always construct" {  } { { "ControlUnit.v" "" { Text "D:/Verilog-Code-374/ControlUnit.v" 269 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1711386482829 "|Datapath|ControlUnit:CU"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "MEMread ControlUnit.v(269) " "Verilog HDL Always Construct warning at ControlUnit.v(269): inferring latch(es) for variable \"MEMread\", which holds its previous value in one or more paths through the always construct" {  } { { "ControlUnit.v" "" { Text "D:/Verilog-Code-374/ControlUnit.v" 269 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1711386482829 "|Datapath|ControlUnit:CU"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "MEMwrite ControlUnit.v(269) " "Verilog HDL Always Construct warning at ControlUnit.v(269): inferring latch(es) for variable \"MEMwrite\", which holds its previous value in one or more paths through the always construct" {  } { { "ControlUnit.v" "" { Text "D:/Verilog-Code-374/ControlUnit.v" 269 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1711386482834 "|Datapath|ControlUnit:CU"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Rin ControlUnit.v(269) " "Verilog HDL Always Construct warning at ControlUnit.v(269): inferring latch(es) for variable \"Rin\", which holds its previous value in one or more paths through the always construct" {  } { { "ControlUnit.v" "" { Text "D:/Verilog-Code-374/ControlUnit.v" 269 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1711386482834 "|Datapath|ControlUnit:CU"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Rout ControlUnit.v(269) " "Verilog HDL Always Construct warning at ControlUnit.v(269): inferring latch(es) for variable \"Rout\", which holds its previous value in one or more paths through the always construct" {  } { { "ControlUnit.v" "" { Text "D:/Verilog-Code-374/ControlUnit.v" 269 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1711386482834 "|Datapath|ControlUnit:CU"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "BAout ControlUnit.v(269) " "Verilog HDL Always Construct warning at ControlUnit.v(269): inferring latch(es) for variable \"BAout\", which holds its previous value in one or more paths through the always construct" {  } { { "ControlUnit.v" "" { Text "D:/Verilog-Code-374/ControlUnit.v" 269 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1711386482834 "|Datapath|ControlUnit:CU"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Gra ControlUnit.v(269) " "Verilog HDL Always Construct warning at ControlUnit.v(269): inferring latch(es) for variable \"Gra\", which holds its previous value in one or more paths through the always construct" {  } { { "ControlUnit.v" "" { Text "D:/Verilog-Code-374/ControlUnit.v" 269 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1711386482834 "|Datapath|ControlUnit:CU"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Grb ControlUnit.v(269) " "Verilog HDL Always Construct warning at ControlUnit.v(269): inferring latch(es) for variable \"Grb\", which holds its previous value in one or more paths through the always construct" {  } { { "ControlUnit.v" "" { Text "D:/Verilog-Code-374/ControlUnit.v" 269 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1711386482834 "|Datapath|ControlUnit:CU"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Grc ControlUnit.v(269) " "Verilog HDL Always Construct warning at ControlUnit.v(269): inferring latch(es) for variable \"Grc\", which holds its previous value in one or more paths through the always construct" {  } { { "ControlUnit.v" "" { Text "D:/Verilog-Code-374/ControlUnit.v" 269 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1711386482834 "|Datapath|ControlUnit:CU"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ADD ControlUnit.v(269) " "Verilog HDL Always Construct warning at ControlUnit.v(269): inferring latch(es) for variable \"ADD\", which holds its previous value in one or more paths through the always construct" {  } { { "ControlUnit.v" "" { Text "D:/Verilog-Code-374/ControlUnit.v" 269 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1711386482837 "|Datapath|ControlUnit:CU"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "SUB ControlUnit.v(269) " "Verilog HDL Always Construct warning at ControlUnit.v(269): inferring latch(es) for variable \"SUB\", which holds its previous value in one or more paths through the always construct" {  } { { "ControlUnit.v" "" { Text "D:/Verilog-Code-374/ControlUnit.v" 269 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1711386482837 "|Datapath|ControlUnit:CU"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "MUL ControlUnit.v(269) " "Verilog HDL Always Construct warning at ControlUnit.v(269): inferring latch(es) for variable \"MUL\", which holds its previous value in one or more paths through the always construct" {  } { { "ControlUnit.v" "" { Text "D:/Verilog-Code-374/ControlUnit.v" 269 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1711386482837 "|Datapath|ControlUnit:CU"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "DIV ControlUnit.v(269) " "Verilog HDL Always Construct warning at ControlUnit.v(269): inferring latch(es) for variable \"DIV\", which holds its previous value in one or more paths through the always construct" {  } { { "ControlUnit.v" "" { Text "D:/Verilog-Code-374/ControlUnit.v" 269 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1711386482837 "|Datapath|ControlUnit:CU"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "AND ControlUnit.v(269) " "Verilog HDL Always Construct warning at ControlUnit.v(269): inferring latch(es) for variable \"AND\", which holds its previous value in one or more paths through the always construct" {  } { { "ControlUnit.v" "" { Text "D:/Verilog-Code-374/ControlUnit.v" 269 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1711386482837 "|Datapath|ControlUnit:CU"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "OR ControlUnit.v(269) " "Verilog HDL Always Construct warning at ControlUnit.v(269): inferring latch(es) for variable \"OR\", which holds its previous value in one or more paths through the always construct" {  } { { "ControlUnit.v" "" { Text "D:/Verilog-Code-374/ControlUnit.v" 269 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1711386482837 "|Datapath|ControlUnit:CU"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "SHR ControlUnit.v(269) " "Verilog HDL Always Construct warning at ControlUnit.v(269): inferring latch(es) for variable \"SHR\", which holds its previous value in one or more paths through the always construct" {  } { { "ControlUnit.v" "" { Text "D:/Verilog-Code-374/ControlUnit.v" 269 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1711386482837 "|Datapath|ControlUnit:CU"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "SHRA ControlUnit.v(269) " "Verilog HDL Always Construct warning at ControlUnit.v(269): inferring latch(es) for variable \"SHRA\", which holds its previous value in one or more paths through the always construct" {  } { { "ControlUnit.v" "" { Text "D:/Verilog-Code-374/ControlUnit.v" 269 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1711386482840 "|Datapath|ControlUnit:CU"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "SHL ControlUnit.v(269) " "Verilog HDL Always Construct warning at ControlUnit.v(269): inferring latch(es) for variable \"SHL\", which holds its previous value in one or more paths through the always construct" {  } { { "ControlUnit.v" "" { Text "D:/Verilog-Code-374/ControlUnit.v" 269 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1711386482840 "|Datapath|ControlUnit:CU"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ROR ControlUnit.v(269) " "Verilog HDL Always Construct warning at ControlUnit.v(269): inferring latch(es) for variable \"ROR\", which holds its previous value in one or more paths through the always construct" {  } { { "ControlUnit.v" "" { Text "D:/Verilog-Code-374/ControlUnit.v" 269 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1711386482840 "|Datapath|ControlUnit:CU"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ROL ControlUnit.v(269) " "Verilog HDL Always Construct warning at ControlUnit.v(269): inferring latch(es) for variable \"ROL\", which holds its previous value in one or more paths through the always construct" {  } { { "ControlUnit.v" "" { Text "D:/Verilog-Code-374/ControlUnit.v" 269 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1711386482840 "|Datapath|ControlUnit:CU"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "NEG ControlUnit.v(269) " "Verilog HDL Always Construct warning at ControlUnit.v(269): inferring latch(es) for variable \"NEG\", which holds its previous value in one or more paths through the always construct" {  } { { "ControlUnit.v" "" { Text "D:/Verilog-Code-374/ControlUnit.v" 269 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1711386482840 "|Datapath|ControlUnit:CU"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "NOT ControlUnit.v(269) " "Verilog HDL Always Construct warning at ControlUnit.v(269): inferring latch(es) for variable \"NOT\", which holds its previous value in one or more paths through the always construct" {  } { { "ControlUnit.v" "" { Text "D:/Verilog-Code-374/ControlUnit.v" 269 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1711386482840 "|Datapath|ControlUnit:CU"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "IncPC ControlUnit.v(269) " "Verilog HDL Always Construct warning at ControlUnit.v(269): inferring latch(es) for variable \"IncPC\", which holds its previous value in one or more paths through the always construct" {  } { { "ControlUnit.v" "" { Text "D:/Verilog-Code-374/ControlUnit.v" 269 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1711386482840 "|Datapath|ControlUnit:CU"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "PCin ControlUnit.v(269) " "Verilog HDL Always Construct warning at ControlUnit.v(269): inferring latch(es) for variable \"PCin\", which holds its previous value in one or more paths through the always construct" {  } { { "ControlUnit.v" "" { Text "D:/Verilog-Code-374/ControlUnit.v" 269 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1711386482842 "|Datapath|ControlUnit:CU"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "PCout ControlUnit.v(269) " "Verilog HDL Always Construct warning at ControlUnit.v(269): inferring latch(es) for variable \"PCout\", which holds its previous value in one or more paths through the always construct" {  } { { "ControlUnit.v" "" { Text "D:/Verilog-Code-374/ControlUnit.v" 269 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1711386482843 "|Datapath|ControlUnit:CU"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "IRin ControlUnit.v(269) " "Verilog HDL Always Construct warning at ControlUnit.v(269): inferring latch(es) for variable \"IRin\", which holds its previous value in one or more paths through the always construct" {  } { { "ControlUnit.v" "" { Text "D:/Verilog-Code-374/ControlUnit.v" 269 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1711386482843 "|Datapath|ControlUnit:CU"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "MDRin ControlUnit.v(269) " "Verilog HDL Always Construct warning at ControlUnit.v(269): inferring latch(es) for variable \"MDRin\", which holds its previous value in one or more paths through the always construct" {  } { { "ControlUnit.v" "" { Text "D:/Verilog-Code-374/ControlUnit.v" 269 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1711386482843 "|Datapath|ControlUnit:CU"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "MDRout ControlUnit.v(269) " "Verilog HDL Always Construct warning at ControlUnit.v(269): inferring latch(es) for variable \"MDRout\", which holds its previous value in one or more paths through the always construct" {  } { { "ControlUnit.v" "" { Text "D:/Verilog-Code-374/ControlUnit.v" 269 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1711386482843 "|Datapath|ControlUnit:CU"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "MARin ControlUnit.v(269) " "Verilog HDL Always Construct warning at ControlUnit.v(269): inferring latch(es) for variable \"MARin\", which holds its previous value in one or more paths through the always construct" {  } { { "ControlUnit.v" "" { Text "D:/Verilog-Code-374/ControlUnit.v" 269 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1711386482843 "|Datapath|ControlUnit:CU"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Zhighin ControlUnit.v(269) " "Verilog HDL Always Construct warning at ControlUnit.v(269): inferring latch(es) for variable \"Zhighin\", which holds its previous value in one or more paths through the always construct" {  } { { "ControlUnit.v" "" { Text "D:/Verilog-Code-374/ControlUnit.v" 269 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1711386482843 "|Datapath|ControlUnit:CU"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Zlowin ControlUnit.v(269) " "Verilog HDL Always Construct warning at ControlUnit.v(269): inferring latch(es) for variable \"Zlowin\", which holds its previous value in one or more paths through the always construct" {  } { { "ControlUnit.v" "" { Text "D:/Verilog-Code-374/ControlUnit.v" 269 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1711386482845 "|Datapath|ControlUnit:CU"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Zhighout ControlUnit.v(269) " "Verilog HDL Always Construct warning at ControlUnit.v(269): inferring latch(es) for variable \"Zhighout\", which holds its previous value in one or more paths through the always construct" {  } { { "ControlUnit.v" "" { Text "D:/Verilog-Code-374/ControlUnit.v" 269 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1711386482845 "|Datapath|ControlUnit:CU"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Zlowout ControlUnit.v(269) " "Verilog HDL Always Construct warning at ControlUnit.v(269): inferring latch(es) for variable \"Zlowout\", which holds its previous value in one or more paths through the always construct" {  } { { "ControlUnit.v" "" { Text "D:/Verilog-Code-374/ControlUnit.v" 269 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1711386482845 "|Datapath|ControlUnit:CU"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "HIin ControlUnit.v(269) " "Verilog HDL Always Construct warning at ControlUnit.v(269): inferring latch(es) for variable \"HIin\", which holds its previous value in one or more paths through the always construct" {  } { { "ControlUnit.v" "" { Text "D:/Verilog-Code-374/ControlUnit.v" 269 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1711386482845 "|Datapath|ControlUnit:CU"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "LOin ControlUnit.v(269) " "Verilog HDL Always Construct warning at ControlUnit.v(269): inferring latch(es) for variable \"LOin\", which holds its previous value in one or more paths through the always construct" {  } { { "ControlUnit.v" "" { Text "D:/Verilog-Code-374/ControlUnit.v" 269 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1711386482846 "|Datapath|ControlUnit:CU"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "HIout ControlUnit.v(269) " "Verilog HDL Always Construct warning at ControlUnit.v(269): inferring latch(es) for variable \"HIout\", which holds its previous value in one or more paths through the always construct" {  } { { "ControlUnit.v" "" { Text "D:/Verilog-Code-374/ControlUnit.v" 269 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1711386482846 "|Datapath|ControlUnit:CU"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "LOout ControlUnit.v(269) " "Verilog HDL Always Construct warning at ControlUnit.v(269): inferring latch(es) for variable \"LOout\", which holds its previous value in one or more paths through the always construct" {  } { { "ControlUnit.v" "" { Text "D:/Verilog-Code-374/ControlUnit.v" 269 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1711386482848 "|Datapath|ControlUnit:CU"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "CSEout ControlUnit.v(269) " "Verilog HDL Always Construct warning at ControlUnit.v(269): inferring latch(es) for variable \"CSEout\", which holds its previous value in one or more paths through the always construct" {  } { { "ControlUnit.v" "" { Text "D:/Verilog-Code-374/ControlUnit.v" 269 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1711386482848 "|Datapath|ControlUnit:CU"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Yin ControlUnit.v(269) " "Verilog HDL Always Construct warning at ControlUnit.v(269): inferring latch(es) for variable \"Yin\", which holds its previous value in one or more paths through the always construct" {  } { { "ControlUnit.v" "" { Text "D:/Verilog-Code-374/ControlUnit.v" 269 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1711386482848 "|Datapath|ControlUnit:CU"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ConIn ControlUnit.v(269) " "Verilog HDL Always Construct warning at ControlUnit.v(269): inferring latch(es) for variable \"ConIn\", which holds its previous value in one or more paths through the always construct" {  } { { "ControlUnit.v" "" { Text "D:/Verilog-Code-374/ControlUnit.v" 269 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1711386482848 "|Datapath|ControlUnit:CU"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "OutPortin ControlUnit.v(269) " "Verilog HDL Always Construct warning at ControlUnit.v(269): inferring latch(es) for variable \"OutPortin\", which holds its previous value in one or more paths through the always construct" {  } { { "ControlUnit.v" "" { Text "D:/Verilog-Code-374/ControlUnit.v" 269 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1711386482848 "|Datapath|ControlUnit:CU"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "InPortout ControlUnit.v(269) " "Verilog HDL Always Construct warning at ControlUnit.v(269): inferring latch(es) for variable \"InPortout\", which holds its previous value in one or more paths through the always construct" {  } { { "ControlUnit.v" "" { Text "D:/Verilog-Code-374/ControlUnit.v" 269 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1711386482848 "|Datapath|ControlUnit:CU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "InPortout ControlUnit.v(269) " "Inferred latch for \"InPortout\" at ControlUnit.v(269)" {  } { { "ControlUnit.v" "" { Text "D:/Verilog-Code-374/ControlUnit.v" 269 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711386482848 "|Datapath|ControlUnit:CU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OutPortin ControlUnit.v(269) " "Inferred latch for \"OutPortin\" at ControlUnit.v(269)" {  } { { "ControlUnit.v" "" { Text "D:/Verilog-Code-374/ControlUnit.v" 269 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711386482848 "|Datapath|ControlUnit:CU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConIn ControlUnit.v(269) " "Inferred latch for \"ConIn\" at ControlUnit.v(269)" {  } { { "ControlUnit.v" "" { Text "D:/Verilog-Code-374/ControlUnit.v" 269 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711386482851 "|Datapath|ControlUnit:CU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Yin ControlUnit.v(269) " "Inferred latch for \"Yin\" at ControlUnit.v(269)" {  } { { "ControlUnit.v" "" { Text "D:/Verilog-Code-374/ControlUnit.v" 269 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711386482851 "|Datapath|ControlUnit:CU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CSEout ControlUnit.v(269) " "Inferred latch for \"CSEout\" at ControlUnit.v(269)" {  } { { "ControlUnit.v" "" { Text "D:/Verilog-Code-374/ControlUnit.v" 269 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711386482851 "|Datapath|ControlUnit:CU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LOout ControlUnit.v(269) " "Inferred latch for \"LOout\" at ControlUnit.v(269)" {  } { { "ControlUnit.v" "" { Text "D:/Verilog-Code-374/ControlUnit.v" 269 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711386482851 "|Datapath|ControlUnit:CU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HIout ControlUnit.v(269) " "Inferred latch for \"HIout\" at ControlUnit.v(269)" {  } { { "ControlUnit.v" "" { Text "D:/Verilog-Code-374/ControlUnit.v" 269 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711386482851 "|Datapath|ControlUnit:CU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LOin ControlUnit.v(269) " "Inferred latch for \"LOin\" at ControlUnit.v(269)" {  } { { "ControlUnit.v" "" { Text "D:/Verilog-Code-374/ControlUnit.v" 269 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711386482851 "|Datapath|ControlUnit:CU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HIin ControlUnit.v(269) " "Inferred latch for \"HIin\" at ControlUnit.v(269)" {  } { { "ControlUnit.v" "" { Text "D:/Verilog-Code-374/ControlUnit.v" 269 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711386482851 "|Datapath|ControlUnit:CU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Zlowout ControlUnit.v(269) " "Inferred latch for \"Zlowout\" at ControlUnit.v(269)" {  } { { "ControlUnit.v" "" { Text "D:/Verilog-Code-374/ControlUnit.v" 269 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711386482851 "|Datapath|ControlUnit:CU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Zhighout ControlUnit.v(269) " "Inferred latch for \"Zhighout\" at ControlUnit.v(269)" {  } { { "ControlUnit.v" "" { Text "D:/Verilog-Code-374/ControlUnit.v" 269 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711386482851 "|Datapath|ControlUnit:CU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Zlowin ControlUnit.v(269) " "Inferred latch for \"Zlowin\" at ControlUnit.v(269)" {  } { { "ControlUnit.v" "" { Text "D:/Verilog-Code-374/ControlUnit.v" 269 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711386482852 "|Datapath|ControlUnit:CU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Zhighin ControlUnit.v(269) " "Inferred latch for \"Zhighin\" at ControlUnit.v(269)" {  } { { "ControlUnit.v" "" { Text "D:/Verilog-Code-374/ControlUnit.v" 269 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711386482852 "|Datapath|ControlUnit:CU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MARin ControlUnit.v(269) " "Inferred latch for \"MARin\" at ControlUnit.v(269)" {  } { { "ControlUnit.v" "" { Text "D:/Verilog-Code-374/ControlUnit.v" 269 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711386482852 "|Datapath|ControlUnit:CU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MDRout ControlUnit.v(269) " "Inferred latch for \"MDRout\" at ControlUnit.v(269)" {  } { { "ControlUnit.v" "" { Text "D:/Verilog-Code-374/ControlUnit.v" 269 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711386482854 "|Datapath|ControlUnit:CU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MDRin ControlUnit.v(269) " "Inferred latch for \"MDRin\" at ControlUnit.v(269)" {  } { { "ControlUnit.v" "" { Text "D:/Verilog-Code-374/ControlUnit.v" 269 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711386482854 "|Datapath|ControlUnit:CU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IRin ControlUnit.v(269) " "Inferred latch for \"IRin\" at ControlUnit.v(269)" {  } { { "ControlUnit.v" "" { Text "D:/Verilog-Code-374/ControlUnit.v" 269 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711386482854 "|Datapath|ControlUnit:CU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PCout ControlUnit.v(269) " "Inferred latch for \"PCout\" at ControlUnit.v(269)" {  } { { "ControlUnit.v" "" { Text "D:/Verilog-Code-374/ControlUnit.v" 269 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711386482854 "|Datapath|ControlUnit:CU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PCin ControlUnit.v(269) " "Inferred latch for \"PCin\" at ControlUnit.v(269)" {  } { { "ControlUnit.v" "" { Text "D:/Verilog-Code-374/ControlUnit.v" 269 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711386482854 "|Datapath|ControlUnit:CU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IncPC ControlUnit.v(269) " "Inferred latch for \"IncPC\" at ControlUnit.v(269)" {  } { { "ControlUnit.v" "" { Text "D:/Verilog-Code-374/ControlUnit.v" 269 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711386482854 "|Datapath|ControlUnit:CU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NOT ControlUnit.v(269) " "Inferred latch for \"NOT\" at ControlUnit.v(269)" {  } { { "ControlUnit.v" "" { Text "D:/Verilog-Code-374/ControlUnit.v" 269 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711386482854 "|Datapath|ControlUnit:CU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NEG ControlUnit.v(269) " "Inferred latch for \"NEG\" at ControlUnit.v(269)" {  } { { "ControlUnit.v" "" { Text "D:/Verilog-Code-374/ControlUnit.v" 269 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711386482855 "|Datapath|ControlUnit:CU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ROL ControlUnit.v(269) " "Inferred latch for \"ROL\" at ControlUnit.v(269)" {  } { { "ControlUnit.v" "" { Text "D:/Verilog-Code-374/ControlUnit.v" 269 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711386482855 "|Datapath|ControlUnit:CU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ROR ControlUnit.v(269) " "Inferred latch for \"ROR\" at ControlUnit.v(269)" {  } { { "ControlUnit.v" "" { Text "D:/Verilog-Code-374/ControlUnit.v" 269 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711386482855 "|Datapath|ControlUnit:CU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SHL ControlUnit.v(269) " "Inferred latch for \"SHL\" at ControlUnit.v(269)" {  } { { "ControlUnit.v" "" { Text "D:/Verilog-Code-374/ControlUnit.v" 269 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711386482855 "|Datapath|ControlUnit:CU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SHRA ControlUnit.v(269) " "Inferred latch for \"SHRA\" at ControlUnit.v(269)" {  } { { "ControlUnit.v" "" { Text "D:/Verilog-Code-374/ControlUnit.v" 269 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711386482855 "|Datapath|ControlUnit:CU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SHR ControlUnit.v(269) " "Inferred latch for \"SHR\" at ControlUnit.v(269)" {  } { { "ControlUnit.v" "" { Text "D:/Verilog-Code-374/ControlUnit.v" 269 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711386482855 "|Datapath|ControlUnit:CU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OR ControlUnit.v(269) " "Inferred latch for \"OR\" at ControlUnit.v(269)" {  } { { "ControlUnit.v" "" { Text "D:/Verilog-Code-374/ControlUnit.v" 269 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711386482857 "|Datapath|ControlUnit:CU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AND ControlUnit.v(269) " "Inferred latch for \"AND\" at ControlUnit.v(269)" {  } { { "ControlUnit.v" "" { Text "D:/Verilog-Code-374/ControlUnit.v" 269 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711386482857 "|Datapath|ControlUnit:CU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DIV ControlUnit.v(269) " "Inferred latch for \"DIV\" at ControlUnit.v(269)" {  } { { "ControlUnit.v" "" { Text "D:/Verilog-Code-374/ControlUnit.v" 269 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711386482857 "|Datapath|ControlUnit:CU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MUL ControlUnit.v(269) " "Inferred latch for \"MUL\" at ControlUnit.v(269)" {  } { { "ControlUnit.v" "" { Text "D:/Verilog-Code-374/ControlUnit.v" 269 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711386482857 "|Datapath|ControlUnit:CU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SUB ControlUnit.v(269) " "Inferred latch for \"SUB\" at ControlUnit.v(269)" {  } { { "ControlUnit.v" "" { Text "D:/Verilog-Code-374/ControlUnit.v" 269 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711386482857 "|Datapath|ControlUnit:CU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ADD ControlUnit.v(269) " "Inferred latch for \"ADD\" at ControlUnit.v(269)" {  } { { "ControlUnit.v" "" { Text "D:/Verilog-Code-374/ControlUnit.v" 269 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711386482857 "|Datapath|ControlUnit:CU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Grc ControlUnit.v(269) " "Inferred latch for \"Grc\" at ControlUnit.v(269)" {  } { { "ControlUnit.v" "" { Text "D:/Verilog-Code-374/ControlUnit.v" 269 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711386482857 "|Datapath|ControlUnit:CU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Grb ControlUnit.v(269) " "Inferred latch for \"Grb\" at ControlUnit.v(269)" {  } { { "ControlUnit.v" "" { Text "D:/Verilog-Code-374/ControlUnit.v" 269 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711386482857 "|Datapath|ControlUnit:CU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Gra ControlUnit.v(269) " "Inferred latch for \"Gra\" at ControlUnit.v(269)" {  } { { "ControlUnit.v" "" { Text "D:/Verilog-Code-374/ControlUnit.v" 269 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711386482857 "|Datapath|ControlUnit:CU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BAout ControlUnit.v(269) " "Inferred latch for \"BAout\" at ControlUnit.v(269)" {  } { { "ControlUnit.v" "" { Text "D:/Verilog-Code-374/ControlUnit.v" 269 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711386482858 "|Datapath|ControlUnit:CU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rout ControlUnit.v(269) " "Inferred latch for \"Rout\" at ControlUnit.v(269)" {  } { { "ControlUnit.v" "" { Text "D:/Verilog-Code-374/ControlUnit.v" 269 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711386482858 "|Datapath|ControlUnit:CU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rin ControlUnit.v(269) " "Inferred latch for \"Rin\" at ControlUnit.v(269)" {  } { { "ControlUnit.v" "" { Text "D:/Verilog-Code-374/ControlUnit.v" 269 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711386482858 "|Datapath|ControlUnit:CU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MEMwrite ControlUnit.v(269) " "Inferred latch for \"MEMwrite\" at ControlUnit.v(269)" {  } { { "ControlUnit.v" "" { Text "D:/Verilog-Code-374/ControlUnit.v" 269 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711386482858 "|Datapath|ControlUnit:CU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MEMread ControlUnit.v(269) " "Inferred latch for \"MEMread\" at ControlUnit.v(269)" {  } { { "ControlUnit.v" "" { Text "D:/Verilog-Code-374/ControlUnit.v" 269 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711386482860 "|Datapath|ControlUnit:CU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "run ControlUnit.v(269) " "Inferred latch for \"run\" at ControlUnit.v(269)" {  } { { "ControlUnit.v" "" { Text "D:/Verilog-Code-374/ControlUnit.v" 269 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711386482861 "|Datapath|ControlUnit:CU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "clear ControlUnit.v(269) " "Inferred latch for \"clear\" at ControlUnit.v(269)" {  } { { "ControlUnit.v" "" { Text "D:/Verilog-Code-374/ControlUnit.v" 269 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711386482861 "|Datapath|ControlUnit:CU"}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Verilog-Code-374/output_files/CPUPhase3.map.smsg " "Generated suppressed messages file D:/Verilog-Code-374/output_files/CPUPhase3.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Design Software" 0 -1 1711386485337 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 68 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 68 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4795 " "Peak virtual memory: 4795 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1711386485511 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Mar 25 13:08:05 2024 " "Processing ended: Mon Mar 25 13:08:05 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1711386485511 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1711386485511 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1711386485511 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1711386485511 ""}
