0.6
2018.3
Dec  7 2018
00:33:28
C:/Users/UjjayantKadian/Vivado_Projects/assigment2/assigment2.sim/sim_1/behav/xsim/glbl.v,1544155481,verilog,,,,glbl,,,,,,,,
C:/Users/UjjayantKadian/Vivado_Projects/assigment2/assigment2.srcs/sim_1/new/top_module_tb.v,1681498289,verilog,,,,top_tb,,,,,,,,
C:/Users/UjjayantKadian/Vivado_Projects/assigment2/assigment2.srcs/sources_1/new/FSM.v,1681493173,verilog,,C:/Users/UjjayantKadian/Vivado_Projects/assigment2/assigment2.srcs/sources_1/new/counter.v,,FSM,,,,,,,,
C:/Users/UjjayantKadian/Vivado_Projects/assigment2/assigment2.srcs/sources_1/new/clock.v,1681409158,verilog,,C:/Users/UjjayantKadian/Vivado_Projects/assigment2/assigment2.srcs/sources_1/new/counter.v,,clock,,,,,,,,
C:/Users/UjjayantKadian/Vivado_Projects/assigment2/assigment2.srcs/sources_1/new/counter.v,1681495675,verilog,,C:/Users/UjjayantKadian/Vivado_Projects/assigment2/assigment2.srcs/sources_1/new/lfsr_21bit.v,,counter,,,,,,,,
C:/Users/UjjayantKadian/Vivado_Projects/assigment2/assigment2.srcs/sources_1/new/disp_hex_mux.v,1681408241,verilog,,C:/Users/UjjayantKadian/Vivado_Projects/assigment2/assigment2.srcs/sources_1/new/lfsr_21bit.v,,disp_hex_mux,,,,,,,,
C:/Users/UjjayantKadian/Vivado_Projects/assigment2/assigment2.srcs/sources_1/new/lfsr_21bit.v,1681498344,verilog,,C:/Users/UjjayantKadian/Vivado_Projects/assigment2/assigment2.srcs/sim_1/new/top_module_tb.v,,LFSR_21bit,,,,,,,,
C:/Users/UjjayantKadian/Vivado_Projects/assigment2/assigment2.srcs/sources_1/new/top_module.v,1681496909,verilog,,,,Top,,,,,,,,
