Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Wed Oct 17 00:33:07 2018
| Host         : DESKTOP-IL90O25 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file blinky_timing_summary_routed.rpt -pb blinky_timing_summary_routed.pb -rpx blinky_timing_summary_routed.rpx -warn_on_violation
| Design       : blinky
| Device       : 7a35ti-csg324
| Speed File   : -1L  PRODUCTION 1.22 2018-03-21
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.466        0.000                      0                   25        0.268        0.000                      0                   25        4.500        0.000                       0                    26  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         7.466        0.000                      0                   25        0.268        0.000                      0                   25        4.500        0.000                       0                    26  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        7.466ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.268ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.466ns  (required time - arrival time)
  Source:                 count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.538ns  (logic 1.791ns (70.580%)  route 0.747ns (29.420%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.052ns = ( 15.052 - 10.000 ) 
    Source Clock Delay      (SCD):    5.358ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.806     5.358    clk_IBUF_BUFG
    SLICE_X0Y142         FDCE                                         r  count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y142         FDCE (Prop_fdce_C_Q)         0.456     5.814 r  count_reg[4]/Q
                         net (fo=1, routed)           0.747     6.560    count_reg_n_0_[4]
    SLICE_X0Y142         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.216 r  count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.216    count_reg[4]_i_1_n_0
    SLICE_X0Y143         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.330 r  count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.330    count_reg[8]_i_1_n_0
    SLICE_X0Y144         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.444 r  count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.444    count_reg[12]_i_1_n_0
    SLICE_X0Y145         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.558 r  count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.558    count_reg[16]_i_1_n_0
    SLICE_X0Y146         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.672 r  count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.672    count_reg[20]_i_1_n_0
    SLICE_X0Y147         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.895 r  count_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.895    count_reg[24]_i_1_n_7
    SLICE_X0Y147         FDCE                                         r  count_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.681    15.052    clk_IBUF_BUFG
    SLICE_X0Y147         FDCE                                         r  count_reg[24]/C
                         clock pessimism              0.282    15.335    
                         clock uncertainty           -0.035    15.299    
    SLICE_X0Y147         FDCE (Setup_fdce_C_D)        0.062    15.361    count_reg[24]
  -------------------------------------------------------------------
                         required time                         15.361    
                         arrival time                          -7.895    
  -------------------------------------------------------------------
                         slack                                  7.466    

Slack (MET) :             7.468ns  (required time - arrival time)
  Source:                 count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.535ns  (logic 1.788ns (70.546%)  route 0.747ns (29.454%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.051ns = ( 15.051 - 10.000 ) 
    Source Clock Delay      (SCD):    5.358ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.806     5.358    clk_IBUF_BUFG
    SLICE_X0Y142         FDCE                                         r  count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y142         FDCE (Prop_fdce_C_Q)         0.456     5.814 r  count_reg[4]/Q
                         net (fo=1, routed)           0.747     6.560    count_reg_n_0_[4]
    SLICE_X0Y142         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.216 r  count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.216    count_reg[4]_i_1_n_0
    SLICE_X0Y143         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.330 r  count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.330    count_reg[8]_i_1_n_0
    SLICE_X0Y144         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.444 r  count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.444    count_reg[12]_i_1_n_0
    SLICE_X0Y145         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.558 r  count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.558    count_reg[16]_i_1_n_0
    SLICE_X0Y146         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.892 r  count_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.892    count_reg[20]_i_1_n_6
    SLICE_X0Y146         FDCE                                         r  count_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.680    15.051    clk_IBUF_BUFG
    SLICE_X0Y146         FDCE                                         r  count_reg[21]/C
                         clock pessimism              0.282    15.334    
                         clock uncertainty           -0.035    15.298    
    SLICE_X0Y146         FDCE (Setup_fdce_C_D)        0.062    15.360    count_reg[21]
  -------------------------------------------------------------------
                         required time                         15.360    
                         arrival time                          -7.892    
  -------------------------------------------------------------------
                         slack                                  7.468    

Slack (MET) :             7.489ns  (required time - arrival time)
  Source:                 count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.514ns  (logic 1.767ns (70.299%)  route 0.747ns (29.701%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.051ns = ( 15.051 - 10.000 ) 
    Source Clock Delay      (SCD):    5.358ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.806     5.358    clk_IBUF_BUFG
    SLICE_X0Y142         FDCE                                         r  count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y142         FDCE (Prop_fdce_C_Q)         0.456     5.814 r  count_reg[4]/Q
                         net (fo=1, routed)           0.747     6.560    count_reg_n_0_[4]
    SLICE_X0Y142         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.216 r  count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.216    count_reg[4]_i_1_n_0
    SLICE_X0Y143         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.330 r  count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.330    count_reg[8]_i_1_n_0
    SLICE_X0Y144         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.444 r  count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.444    count_reg[12]_i_1_n_0
    SLICE_X0Y145         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.558 r  count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.558    count_reg[16]_i_1_n_0
    SLICE_X0Y146         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.871 r  count_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.871    count_reg[20]_i_1_n_4
    SLICE_X0Y146         FDCE                                         r  count_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.680    15.051    clk_IBUF_BUFG
    SLICE_X0Y146         FDCE                                         r  count_reg[23]/C
                         clock pessimism              0.282    15.334    
                         clock uncertainty           -0.035    15.298    
    SLICE_X0Y146         FDCE (Setup_fdce_C_D)        0.062    15.360    count_reg[23]
  -------------------------------------------------------------------
                         required time                         15.360    
                         arrival time                          -7.871    
  -------------------------------------------------------------------
                         slack                                  7.489    

Slack (MET) :             7.563ns  (required time - arrival time)
  Source:                 count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.440ns  (logic 1.693ns (69.399%)  route 0.747ns (30.601%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.051ns = ( 15.051 - 10.000 ) 
    Source Clock Delay      (SCD):    5.358ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.806     5.358    clk_IBUF_BUFG
    SLICE_X0Y142         FDCE                                         r  count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y142         FDCE (Prop_fdce_C_Q)         0.456     5.814 r  count_reg[4]/Q
                         net (fo=1, routed)           0.747     6.560    count_reg_n_0_[4]
    SLICE_X0Y142         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.216 r  count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.216    count_reg[4]_i_1_n_0
    SLICE_X0Y143         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.330 r  count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.330    count_reg[8]_i_1_n_0
    SLICE_X0Y144         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.444 r  count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.444    count_reg[12]_i_1_n_0
    SLICE_X0Y145         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.558 r  count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.558    count_reg[16]_i_1_n_0
    SLICE_X0Y146         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.797 r  count_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.797    count_reg[20]_i_1_n_5
    SLICE_X0Y146         FDCE                                         r  count_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.680    15.051    clk_IBUF_BUFG
    SLICE_X0Y146         FDCE                                         r  count_reg[22]/C
                         clock pessimism              0.282    15.334    
                         clock uncertainty           -0.035    15.298    
    SLICE_X0Y146         FDCE (Setup_fdce_C_D)        0.062    15.360    count_reg[22]
  -------------------------------------------------------------------
                         required time                         15.360    
                         arrival time                          -7.797    
  -------------------------------------------------------------------
                         slack                                  7.563    

Slack (MET) :             7.579ns  (required time - arrival time)
  Source:                 count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.424ns  (logic 1.677ns (69.196%)  route 0.747ns (30.803%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.051ns = ( 15.051 - 10.000 ) 
    Source Clock Delay      (SCD):    5.358ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.806     5.358    clk_IBUF_BUFG
    SLICE_X0Y142         FDCE                                         r  count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y142         FDCE (Prop_fdce_C_Q)         0.456     5.814 r  count_reg[4]/Q
                         net (fo=1, routed)           0.747     6.560    count_reg_n_0_[4]
    SLICE_X0Y142         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.216 r  count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.216    count_reg[4]_i_1_n_0
    SLICE_X0Y143         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.330 r  count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.330    count_reg[8]_i_1_n_0
    SLICE_X0Y144         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.444 r  count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.444    count_reg[12]_i_1_n_0
    SLICE_X0Y145         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.558 r  count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.558    count_reg[16]_i_1_n_0
    SLICE_X0Y146         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.781 r  count_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.781    count_reg[20]_i_1_n_7
    SLICE_X0Y146         FDCE                                         r  count_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.680    15.051    clk_IBUF_BUFG
    SLICE_X0Y146         FDCE                                         r  count_reg[20]/C
                         clock pessimism              0.282    15.334    
                         clock uncertainty           -0.035    15.298    
    SLICE_X0Y146         FDCE (Setup_fdce_C_D)        0.062    15.360    count_reg[20]
  -------------------------------------------------------------------
                         required time                         15.360    
                         arrival time                          -7.781    
  -------------------------------------------------------------------
                         slack                                  7.579    

Slack (MET) :             7.582ns  (required time - arrival time)
  Source:                 count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.421ns  (logic 1.674ns (69.158%)  route 0.747ns (30.842%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.051ns = ( 15.051 - 10.000 ) 
    Source Clock Delay      (SCD):    5.358ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.806     5.358    clk_IBUF_BUFG
    SLICE_X0Y142         FDCE                                         r  count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y142         FDCE (Prop_fdce_C_Q)         0.456     5.814 r  count_reg[4]/Q
                         net (fo=1, routed)           0.747     6.560    count_reg_n_0_[4]
    SLICE_X0Y142         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.216 r  count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.216    count_reg[4]_i_1_n_0
    SLICE_X0Y143         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.330 r  count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.330    count_reg[8]_i_1_n_0
    SLICE_X0Y144         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.444 r  count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.444    count_reg[12]_i_1_n_0
    SLICE_X0Y145         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.778 r  count_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.778    count_reg[16]_i_1_n_6
    SLICE_X0Y145         FDCE                                         r  count_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.680    15.051    clk_IBUF_BUFG
    SLICE_X0Y145         FDCE                                         r  count_reg[17]/C
                         clock pessimism              0.282    15.334    
                         clock uncertainty           -0.035    15.298    
    SLICE_X0Y145         FDCE (Setup_fdce_C_D)        0.062    15.360    count_reg[17]
  -------------------------------------------------------------------
                         required time                         15.360    
                         arrival time                          -7.778    
  -------------------------------------------------------------------
                         slack                                  7.582    

Slack (MET) :             7.603ns  (required time - arrival time)
  Source:                 count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.400ns  (logic 1.653ns (68.888%)  route 0.747ns (31.112%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.051ns = ( 15.051 - 10.000 ) 
    Source Clock Delay      (SCD):    5.358ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.806     5.358    clk_IBUF_BUFG
    SLICE_X0Y142         FDCE                                         r  count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y142         FDCE (Prop_fdce_C_Q)         0.456     5.814 r  count_reg[4]/Q
                         net (fo=1, routed)           0.747     6.560    count_reg_n_0_[4]
    SLICE_X0Y142         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.216 r  count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.216    count_reg[4]_i_1_n_0
    SLICE_X0Y143         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.330 r  count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.330    count_reg[8]_i_1_n_0
    SLICE_X0Y144         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.444 r  count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.444    count_reg[12]_i_1_n_0
    SLICE_X0Y145         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.757 r  count_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.757    count_reg[16]_i_1_n_4
    SLICE_X0Y145         FDCE                                         r  count_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.680    15.051    clk_IBUF_BUFG
    SLICE_X0Y145         FDCE                                         r  count_reg[19]/C
                         clock pessimism              0.282    15.334    
                         clock uncertainty           -0.035    15.298    
    SLICE_X0Y145         FDCE (Setup_fdce_C_D)        0.062    15.360    count_reg[19]
  -------------------------------------------------------------------
                         required time                         15.360    
                         arrival time                          -7.757    
  -------------------------------------------------------------------
                         slack                                  7.603    

Slack (MET) :             7.677ns  (required time - arrival time)
  Source:                 count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.326ns  (logic 1.579ns (67.898%)  route 0.747ns (32.102%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.051ns = ( 15.051 - 10.000 ) 
    Source Clock Delay      (SCD):    5.358ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.806     5.358    clk_IBUF_BUFG
    SLICE_X0Y142         FDCE                                         r  count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y142         FDCE (Prop_fdce_C_Q)         0.456     5.814 r  count_reg[4]/Q
                         net (fo=1, routed)           0.747     6.560    count_reg_n_0_[4]
    SLICE_X0Y142         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.216 r  count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.216    count_reg[4]_i_1_n_0
    SLICE_X0Y143         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.330 r  count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.330    count_reg[8]_i_1_n_0
    SLICE_X0Y144         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.444 r  count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.444    count_reg[12]_i_1_n_0
    SLICE_X0Y145         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.683 r  count_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.683    count_reg[16]_i_1_n_5
    SLICE_X0Y145         FDCE                                         r  count_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.680    15.051    clk_IBUF_BUFG
    SLICE_X0Y145         FDCE                                         r  count_reg[18]/C
                         clock pessimism              0.282    15.334    
                         clock uncertainty           -0.035    15.298    
    SLICE_X0Y145         FDCE (Setup_fdce_C_D)        0.062    15.360    count_reg[18]
  -------------------------------------------------------------------
                         required time                         15.360    
                         arrival time                          -7.683    
  -------------------------------------------------------------------
                         slack                                  7.677    

Slack (MET) :             7.693ns  (required time - arrival time)
  Source:                 count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.310ns  (logic 1.563ns (67.676%)  route 0.747ns (32.324%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.051ns = ( 15.051 - 10.000 ) 
    Source Clock Delay      (SCD):    5.358ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.806     5.358    clk_IBUF_BUFG
    SLICE_X0Y142         FDCE                                         r  count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y142         FDCE (Prop_fdce_C_Q)         0.456     5.814 r  count_reg[4]/Q
                         net (fo=1, routed)           0.747     6.560    count_reg_n_0_[4]
    SLICE_X0Y142         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.216 r  count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.216    count_reg[4]_i_1_n_0
    SLICE_X0Y143         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.330 r  count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.330    count_reg[8]_i_1_n_0
    SLICE_X0Y144         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.444 r  count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.444    count_reg[12]_i_1_n_0
    SLICE_X0Y145         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.667 r  count_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.667    count_reg[16]_i_1_n_7
    SLICE_X0Y145         FDCE                                         r  count_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.680    15.051    clk_IBUF_BUFG
    SLICE_X0Y145         FDCE                                         r  count_reg[16]/C
                         clock pessimism              0.282    15.334    
                         clock uncertainty           -0.035    15.298    
    SLICE_X0Y145         FDCE (Setup_fdce_C_D)        0.062    15.360    count_reg[16]
  -------------------------------------------------------------------
                         required time                         15.360    
                         arrival time                          -7.667    
  -------------------------------------------------------------------
                         slack                                  7.693    

Slack (MET) :             7.696ns  (required time - arrival time)
  Source:                 count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.307ns  (logic 1.560ns (67.634%)  route 0.747ns (32.366%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.051ns = ( 15.051 - 10.000 ) 
    Source Clock Delay      (SCD):    5.358ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.806     5.358    clk_IBUF_BUFG
    SLICE_X0Y142         FDCE                                         r  count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y142         FDCE (Prop_fdce_C_Q)         0.456     5.814 r  count_reg[4]/Q
                         net (fo=1, routed)           0.747     6.560    count_reg_n_0_[4]
    SLICE_X0Y142         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.216 r  count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.216    count_reg[4]_i_1_n_0
    SLICE_X0Y143         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.330 r  count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.330    count_reg[8]_i_1_n_0
    SLICE_X0Y144         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.664 r  count_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.664    count_reg[12]_i_1_n_6
    SLICE_X0Y144         FDCE                                         r  count_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.680    15.051    clk_IBUF_BUFG
    SLICE_X0Y144         FDCE                                         r  count_reg[13]/C
                         clock pessimism              0.282    15.334    
                         clock uncertainty           -0.035    15.298    
    SLICE_X0Y144         FDCE (Setup_fdce_C_D)        0.062    15.360    count_reg[13]
  -------------------------------------------------------------------
                         required time                         15.360    
                         arrival time                          -7.664    
  -------------------------------------------------------------------
                         slack                                  7.696    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 count_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.478%)  route 0.121ns (32.522%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.106ns
    Source Clock Delay      (SCD):    1.587ns
    Clock Pessimism Removal (CPR):    0.520ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.673     1.587    clk_IBUF_BUFG
    SLICE_X0Y143         FDCE                                         r  count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y143         FDCE (Prop_fdce_C_Q)         0.141     1.728 r  count_reg[10]/Q
                         net (fo=1, routed)           0.121     1.849    count_reg_n_0_[10]
    SLICE_X0Y143         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.960 r  count_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.960    count_reg[8]_i_1_n_5
    SLICE_X0Y143         FDCE                                         r  count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.948     2.106    clk_IBUF_BUFG
    SLICE_X0Y143         FDCE                                         r  count_reg[10]/C
                         clock pessimism             -0.520     1.587    
    SLICE_X0Y143         FDCE (Hold_fdce_C_D)         0.105     1.692    count_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.692    
                         arrival time                           1.960    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 count_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.478%)  route 0.121ns (32.522%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.106ns
    Source Clock Delay      (SCD):    1.587ns
    Clock Pessimism Removal (CPR):    0.520ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.673     1.587    clk_IBUF_BUFG
    SLICE_X0Y144         FDCE                                         r  count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y144         FDCE (Prop_fdce_C_Q)         0.141     1.728 r  count_reg[14]/Q
                         net (fo=1, routed)           0.121     1.849    count_reg_n_0_[14]
    SLICE_X0Y144         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.960 r  count_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.960    count_reg[12]_i_1_n_5
    SLICE_X0Y144         FDCE                                         r  count_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.948     2.106    clk_IBUF_BUFG
    SLICE_X0Y144         FDCE                                         r  count_reg[14]/C
                         clock pessimism             -0.520     1.587    
    SLICE_X0Y144         FDCE (Hold_fdce_C_D)         0.105     1.692    count_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.692    
                         arrival time                           1.960    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 count_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.478%)  route 0.121ns (32.522%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.106ns
    Source Clock Delay      (SCD):    1.587ns
    Clock Pessimism Removal (CPR):    0.520ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.673     1.587    clk_IBUF_BUFG
    SLICE_X0Y145         FDCE                                         r  count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y145         FDCE (Prop_fdce_C_Q)         0.141     1.728 r  count_reg[18]/Q
                         net (fo=1, routed)           0.121     1.849    count_reg_n_0_[18]
    SLICE_X0Y145         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.960 r  count_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.960    count_reg[16]_i_1_n_5
    SLICE_X0Y145         FDCE                                         r  count_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.948     2.106    clk_IBUF_BUFG
    SLICE_X0Y145         FDCE                                         r  count_reg[18]/C
                         clock pessimism             -0.520     1.587    
    SLICE_X0Y145         FDCE (Hold_fdce_C_D)         0.105     1.692    count_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.692    
                         arrival time                           1.960    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 count_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.478%)  route 0.121ns (32.522%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.106ns
    Source Clock Delay      (SCD):    1.587ns
    Clock Pessimism Removal (CPR):    0.520ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.673     1.587    clk_IBUF_BUFG
    SLICE_X0Y146         FDCE                                         r  count_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y146         FDCE (Prop_fdce_C_Q)         0.141     1.728 r  count_reg[22]/Q
                         net (fo=1, routed)           0.121     1.849    count_reg_n_0_[22]
    SLICE_X0Y146         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.960 r  count_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.960    count_reg[20]_i_1_n_5
    SLICE_X0Y146         FDCE                                         r  count_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.948     2.106    clk_IBUF_BUFG
    SLICE_X0Y146         FDCE                                         r  count_reg[22]/C
                         clock pessimism             -0.520     1.587    
    SLICE_X0Y146         FDCE (Hold_fdce_C_D)         0.105     1.692    count_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.692    
                         arrival time                           1.960    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.478%)  route 0.121ns (32.522%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.105ns
    Source Clock Delay      (SCD):    1.586ns
    Clock Pessimism Removal (CPR):    0.520ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.672     1.586    clk_IBUF_BUFG
    SLICE_X0Y141         FDCE                                         r  count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y141         FDCE (Prop_fdce_C_Q)         0.141     1.727 r  count_reg[2]/Q
                         net (fo=1, routed)           0.121     1.848    count_reg_n_0_[2]
    SLICE_X0Y141         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.959 r  count_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.959    count_reg[0]_i_1_n_5
    SLICE_X0Y141         FDCE                                         r  count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.947     2.105    clk_IBUF_BUFG
    SLICE_X0Y141         FDCE                                         r  count_reg[2]/C
                         clock pessimism             -0.520     1.586    
    SLICE_X0Y141         FDCE (Hold_fdce_C_D)         0.105     1.691    count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.691    
                         arrival time                           1.959    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 count_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.478%)  route 0.121ns (32.522%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.105ns
    Source Clock Delay      (SCD):    1.586ns
    Clock Pessimism Removal (CPR):    0.520ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.672     1.586    clk_IBUF_BUFG
    SLICE_X0Y142         FDCE                                         r  count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y142         FDCE (Prop_fdce_C_Q)         0.141     1.727 r  count_reg[6]/Q
                         net (fo=1, routed)           0.121     1.848    count_reg_n_0_[6]
    SLICE_X0Y142         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.959 r  count_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.959    count_reg[4]_i_1_n_5
    SLICE_X0Y142         FDCE                                         r  count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.947     2.105    clk_IBUF_BUFG
    SLICE_X0Y142         FDCE                                         r  count_reg[6]/C
                         clock pessimism             -0.520     1.586    
    SLICE_X0Y142         FDCE (Hold_fdce_C_D)         0.105     1.691    count_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.691    
                         arrival time                           1.959    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.285ns (70.118%)  route 0.121ns (29.882%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.105ns
    Source Clock Delay      (SCD):    1.586ns
    Clock Pessimism Removal (CPR):    0.520ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.672     1.586    clk_IBUF_BUFG
    SLICE_X0Y141         FDCE                                         r  count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y141         FDCE (Prop_fdce_C_Q)         0.141     1.727 r  count_reg[2]/Q
                         net (fo=1, routed)           0.121     1.848    count_reg_n_0_[2]
    SLICE_X0Y141         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     1.992 r  count_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.992    count_reg[0]_i_1_n_4
    SLICE_X0Y141         FDCE                                         r  count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.947     2.105    clk_IBUF_BUFG
    SLICE_X0Y141         FDCE                                         r  count_reg[3]/C
                         clock pessimism             -0.520     1.586    
    SLICE_X0Y141         FDCE (Hold_fdce_C_D)         0.105     1.691    count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.691    
                         arrival time                           1.992    
  -------------------------------------------------------------------
                         slack                                  0.301    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 count_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.285ns (70.118%)  route 0.121ns (29.882%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.105ns
    Source Clock Delay      (SCD):    1.586ns
    Clock Pessimism Removal (CPR):    0.520ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.672     1.586    clk_IBUF_BUFG
    SLICE_X0Y142         FDCE                                         r  count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y142         FDCE (Prop_fdce_C_Q)         0.141     1.727 r  count_reg[6]/Q
                         net (fo=1, routed)           0.121     1.848    count_reg_n_0_[6]
    SLICE_X0Y142         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     1.992 r  count_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.992    count_reg[4]_i_1_n_4
    SLICE_X0Y142         FDCE                                         r  count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.947     2.105    clk_IBUF_BUFG
    SLICE_X0Y142         FDCE                                         r  count_reg[7]/C
                         clock pessimism             -0.520     1.586    
    SLICE_X0Y142         FDCE (Hold_fdce_C_D)         0.105     1.691    count_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.691    
                         arrival time                           1.992    
  -------------------------------------------------------------------
                         slack                                  0.301    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 count_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.285ns (70.118%)  route 0.121ns (29.882%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.106ns
    Source Clock Delay      (SCD):    1.587ns
    Clock Pessimism Removal (CPR):    0.520ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.673     1.587    clk_IBUF_BUFG
    SLICE_X0Y143         FDCE                                         r  count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y143         FDCE (Prop_fdce_C_Q)         0.141     1.728 r  count_reg[10]/Q
                         net (fo=1, routed)           0.121     1.849    count_reg_n_0_[10]
    SLICE_X0Y143         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     1.993 r  count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.993    count_reg[8]_i_1_n_4
    SLICE_X0Y143         FDCE                                         r  count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.948     2.106    clk_IBUF_BUFG
    SLICE_X0Y143         FDCE                                         r  count_reg[11]/C
                         clock pessimism             -0.520     1.587    
    SLICE_X0Y143         FDCE (Hold_fdce_C_D)         0.105     1.692    count_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.692    
                         arrival time                           1.993    
  -------------------------------------------------------------------
                         slack                                  0.301    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 count_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.285ns (70.118%)  route 0.121ns (29.882%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.106ns
    Source Clock Delay      (SCD):    1.587ns
    Clock Pessimism Removal (CPR):    0.520ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.673     1.587    clk_IBUF_BUFG
    SLICE_X0Y144         FDCE                                         r  count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y144         FDCE (Prop_fdce_C_Q)         0.141     1.728 r  count_reg[14]/Q
                         net (fo=1, routed)           0.121     1.849    count_reg_n_0_[14]
    SLICE_X0Y144         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     1.993 r  count_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.993    count_reg[12]_i_1_n_4
    SLICE_X0Y144         FDCE                                         r  count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.948     2.106    clk_IBUF_BUFG
    SLICE_X0Y144         FDCE                                         r  count_reg[15]/C
                         clock pessimism             -0.520     1.587    
    SLICE_X0Y144         FDCE (Hold_fdce_C_D)         0.105     1.692    count_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.692    
                         arrival time                           1.993    
  -------------------------------------------------------------------
                         slack                                  0.301    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y141    count_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y143    count_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y143    count_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y144    count_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y144    count_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y144    count_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y144    count_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y145    count_reg[16]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y145    count_reg[17]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y141    count_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y141    count_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y141    count_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y141    count_reg[3]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y142    count_reg[4]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y142    count_reg[5]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y142    count_reg[6]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y142    count_reg[7]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y141    count_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y143    count_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y147    count_reg[24]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y141    count_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y143    count_reg[10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y143    count_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y143    count_reg[11]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y143    count_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y144    count_reg[12]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y144    count_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y144    count_reg[13]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y144    count_reg[13]/C



