awk: symbol lookup error: awk: undefined symbol: mpfr_z_sub
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/pingwin/Dokumenty/Verilog/compound-project/vb/vb.srcs/sources_1/new/delay.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module delay
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/pingwin/Dokumenty/Verilog/compound-project/vb/vb.srcs/sources_1/ip/delayLineBRAM/sim/delayLineBRAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module delayLineBRAM
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/pingwin/Dokumenty/Verilog/compound-project/vb/vb.srcs/sources_1/new/sobell/sobell_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sobell_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/pingwin/Dokumenty/Verilog/compound-project/vb/vb.srcs/sources_1/ip/divider_32_20_0/src/divider_32_20.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider_32_20
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/pingwin/Dokumenty/Verilog/compound-project/vb/vb.srcs/sources_1/ip/divider_32_20_0/sim/divider_32_20_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider_32_20_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/pingwin/Dokumenty/Verilog/compound-project/vb/vb.srcs/sources_1/new/sobell/sobell_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sobell_2
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/pingwin/Dokumenty/Verilog/compound-project/vb/vb.srcs/sources_1/new/delayLinieBRAM_WP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module delayLinieBRAM_WP
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/pingwin/Dokumenty/Verilog/compound-project/vb/vb.srcs/sources_1/new/average/two_signal_bram_full_delay.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module two_signal_bram_delay
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/pingwin/Dokumenty/Verilog/compound-project/vb/vb.srcs/sources_1/new/average/full_bram_delay.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_bram_delay
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/pingwin/Dokumenty/Verilog/compound-project/vb/vb.srcs/sources_1/new/sobell/combined_sobell.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module combined_sobell
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/pingwin/Dokumenty/Verilog/compound-project/vb/vb.srcs/sources_1/new/erosion/erosion_delay_line.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module erosion_delay_line
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/pingwin/Dokumenty/Verilog/compound-project/vb/vb.srcs/sources_1/new/dilatation/dilatation_delay_line.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dilatation_delay_line
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/pingwin/Dokumenty/Verilog/compound-project/vb/vb.srcs/sources_1/new/core_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module core_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/pingwin/Dokumenty/Verilog/compound-project/vb/vb.srcs/sources_1/new/median/median_bram_delay.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module median_bram_delay
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/pingwin/Dokumenty/Verilog/compound-project/vb/vb.srcs/sources_1/new/median/median_delay_line.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module median_delay_line
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/pingwin/Dokumenty/Verilog/compound-project/vb/vb.srcs/sources_1/new/sobell/sobell_bram_delay.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sobell_bram_delay
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/pingwin/Dokumenty/Verilog/compound-project/vb/vb.srcs/sources_1/ip/rgb2ycbcr_0/src/delay_5_3/src/delay.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module delay
WARNING: [VRFC 10-1195] overwriting previous definition of module delay [/home/pingwin/Dokumenty/Verilog/compound-project/vb/vb.srcs/sources_1/ip/rgb2ycbcr_0/src/delay_5_3/src/delay.v:23]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/pingwin/Dokumenty/Verilog/compound-project/vb/vb.srcs/sources_1/ip/rgb2ycbcr_0/src/delay_5_3/sim/delay_5_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module delay_5_3
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/pingwin/Dokumenty/Verilog/compound-project/vb/vb.srcs/sources_1/ip/rgb2ycbcr_0/src/delay_3_8/sim/delay_3_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module delay_3_8
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/pingwin/Dokumenty/Verilog/compound-project/vb/vb.srcs/sources_1/ip/rgb2ycbcr_0/src/cb_row.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module matrix_row
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/pingwin/Dokumenty/Verilog/compound-project/vb/vb.srcs/sources_1/ip/rgb2ycbcr_0/src/rgb2ycbcr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rgb2ycbcr
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/pingwin/Dokumenty/Verilog/compound-project/vb/vb.srcs/sources_1/ip/rgb2ycbcr_0/sim/rgb2ycbcr_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rgb2ycbcr_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/pingwin/Dokumenty/Verilog/compound-project/vb/vb.srcs/sources_1/ip/binarisation_0/src/binarisation.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module binarisation
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/pingwin/Dokumenty/Verilog/compound-project/vb/vb.srcs/sources_1/ip/binarisation_0/sim/binarisation_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module binarisation_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/pingwin/Dokumenty/Verilog/compound-project/vb/vb.srcs/sources_1/new/average/average.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module average
WARNING: [VRFC 10-2502] extra semicolon in $unit (global) scope [/home/pingwin/Dokumenty/Verilog/compound-project/vb/vb.srcs/sources_1/new/average/average.v:107]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/pingwin/Dokumenty/Verilog/compound-project/vb/vb.srcs/sources_1/new/sobell/sobell.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sobell
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/pingwin/Dokumenty/Verilog/compound-project/vb/vb.srcs/sources_1/new/erosion/erosion.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module erosion
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/pingwin/Dokumenty/Verilog/compound-project/vb/vb.srcs/sources_1/new/draw_shape.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module draw_shape
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/pingwin/Dokumenty/Verilog/compound-project/vb/vb.srcs/sources_1/new/dilatation/dilatation.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dilatation
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/pingwin/Dokumenty/Verilog/compound-project/vb/vb.srcs/sources_1/new/center_seeker.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module center_seeker
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/pingwin/Dokumenty/Verilog/compound-project/vb/vb.srcs/sources_1/new/median_5_5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module median_5_5
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/pingwin/Dokumenty/Verilog/compound-project/vb/vb.srcs/sources_1/new/mux/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/pingwin/Dokumenty/Verilog/compound-project/vb/vb.srcs/sources_1/new/vb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vb
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/pingwin/Dokumenty/Verilog/compound-project/vb/vb.srcs/tb_src/hdmi_out.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hdmi_out
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/pingwin/Dokumenty/Verilog/compound-project/vb/vb.srcs/tb_src/hdmi_in.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hdmi_in
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/pingwin/Dokumenty/Verilog/compound-project/vb/vb.srcs/tb_src/tb_hdmi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_hdmi
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/pingwin/Dokumenty/Verilog/compound-project/vb/vb.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
awk: symbol lookup error: awk: undefined symbol: mpfr_z_sub
INFO: [VRFC 10-163] Analyzing VHDL file "/home/pingwin/Dokumenty/Verilog/compound-project/vb/vb.srcs/sources_1/ip/summ_11s_11s/sim/summ_11s_11s.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity summ_11s_11s
INFO: [VRFC 10-163] Analyzing VHDL file "/home/pingwin/Dokumenty/Verilog/compound-project/vb/vb.srcs/sources_1/ip/summ_10s_10s/sim/summ_10s_10s.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity summ_10s_10s
INFO: [VRFC 10-163] Analyzing VHDL file "/home/pingwin/Dokumenty/Verilog/compound-project/vb/vb.srcs/sources_1/ip/sub_9u_9u/sim/sub_9u_9u.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity sub_9u_9u
INFO: [VRFC 10-163] Analyzing VHDL file "/home/pingwin/Dokumenty/Verilog/compound-project/vb/vb.srcs/sources_1/ip/summ_8u_8u/sim/summ_8u_8u.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity summ_8u_8u
INFO: [VRFC 10-163] Analyzing VHDL file "/home/pingwin/Dokumenty/Verilog/compound-project/vb/vb.srcs/sources_1/ip/divider_32_20_0/src/mult_32_20_lm/sim/mult_32_20_lm.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mult_32_20_lm
INFO: [VRFC 10-163] Analyzing VHDL file "/home/pingwin/Dokumenty/Verilog/compound-project/vb/vb.srcs/sources_1/ip/add_32u_11u_1/sim/add_32u_11u.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity add_32u_11u
INFO: [VRFC 10-163] Analyzing VHDL file "/home/pingwin/Dokumenty/Verilog/compound-project/vb/vb.srcs/sources_1/ip/sum_24u_24u/sim/sum_24u_24u.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity sum_24u_24u
INFO: [VRFC 10-163] Analyzing VHDL file "/home/pingwin/Dokumenty/Verilog/compound-project/vb/vb.srcs/sources_1/ip/summatr_12u_12u/sim/summatr_12u_12u.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity summatr_12u_12u
INFO: [VRFC 10-163] Analyzing VHDL file "/home/pingwin/Dokumenty/Verilog/compound-project/vb/vb.srcs/sources_1/ip/summatr_11u_11u/sim/summatr_11u_11u.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity summatr_11u_11u
INFO: [VRFC 10-163] Analyzing VHDL file "/home/pingwin/Dokumenty/Verilog/compound-project/vb/vb.srcs/sources_1/ip/sub_11u_11u/sim/sub_11u_11u.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity sub_11u_11u
INFO: [VRFC 10-163] Analyzing VHDL file "/home/pingwin/Dokumenty/Verilog/compound-project/vb/vb.srcs/sources_1/ip/mul_12s_12s/sim/mul_12s_12s.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mul_12s_12s
INFO: [VRFC 10-163] Analyzing VHDL file "/home/pingwin/Dokumenty/Verilog/compound-project/vb/vb.srcs/sources_1/ip/summatr_9u_9u/sim/summatr_9u_9u.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity summatr_9u_9u
INFO: [VRFC 10-163] Analyzing VHDL file "/home/pingwin/Dokumenty/Verilog/compound-project/vb/vb.srcs/sources_1/ip/summatr_10u_10u/sim/summatr_10u_10u.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity summatr_10u_10u
INFO: [VRFC 10-163] Analyzing VHDL file "/home/pingwin/Dokumenty/Verilog/compound-project/vb/vb.srcs/sources_1/ip/rgb2ycbcr_0/src/sum_11s_11s/sim/sum_11s_11s.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity sum_11s_11s
INFO: [VRFC 10-163] Analyzing VHDL file "/home/pingwin/Dokumenty/Verilog/compound-project/vb/vb.srcs/sources_1/ip/rgb2ycbcr_0/src/sum_10s_10s/sim/sum_10s_10s.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity sum_10s_10s
INFO: [VRFC 10-163] Analyzing VHDL file "/home/pingwin/Dokumenty/Verilog/compound-project/vb/vb.srcs/sources_1/ip/rgb2ycbcr_0/src/mul_8u_11s/sim/mul_8u_11s.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mul_8u_11s
