#! /usr/local/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1147-g7ee7a483)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
S_0x558a17920730 .scope module, "sprite_tb" "sprite_tb" 2 2;
 .timescale -9 -12;
o0x7fcb371830f8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x558a17978490 .functor BUFZ 1, o0x7fcb371830f8, C4<0>, C4<0>, C4<0>;
v0x558a17999ac0_0 .var "ADDRESS", 9 0;
v0x558a17999bd0_0 .var "CLK", 0 0;
v0x558a17999c70_0 .var "DATA_IN", 15 0;
v0x558a17999d70_0 .net "H_tick", 0 0, L_0x558a179aaec0;  1 drivers
v0x558a17999e40_0 .var "INPUT_PINS", 7 0;
v0x558a17999ee0_0 .var "RSTb", 0 0;
v0x558a17999f80_0 .net "V_tick", 0 0, L_0x558a179ab230;  1 drivers
v0x558a1799a050_0 .var "WR", 0 0;
L_0x7fcb37139018 .functor BUFT 1, C4<0000000000>, C4<0>, C4<0>, C4<0>;
v0x558a1799a120_0 .net/2u *"_ivl_0", 9 0, L_0x7fcb37139018;  1 drivers
L_0x7fcb371390f0 .functor BUFT 1, C4<0000000000>, C4<0>, C4<0>, C4<0>;
v0x558a1799a1c0_0 .net/2u *"_ivl_10", 9 0, L_0x7fcb371390f0;  1 drivers
v0x558a1799a260_0 .net *"_ivl_12", 0 0, L_0x558a179ab0a0;  1 drivers
L_0x7fcb37139138 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x558a1799a320_0 .net/2u *"_ivl_14", 0 0, L_0x7fcb37139138;  1 drivers
L_0x7fcb37139180 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x558a1799a400_0 .net/2u *"_ivl_16", 0 0, L_0x7fcb37139180;  1 drivers
v0x558a1799a4e0_0 .net *"_ivl_2", 0 0, L_0x558a179aad70;  1 drivers
L_0x7fcb37139060 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x558a1799a5a0_0 .net/2u *"_ivl_4", 0 0, L_0x7fcb37139060;  1 drivers
L_0x7fcb371390a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x558a1799a680_0 .net/2u *"_ivl_6", 0 0, L_0x7fcb371390a8;  1 drivers
v0x558a1799a760_0 .net "color_index", 7 0, L_0x558a179abf30;  1 drivers
v0x558a1799a850_0 .var "display_x", 9 0;
v0x558a1799a920_0 .var "display_y", 9 0;
o0x7fcb37182fd8 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0x558a1799a9f0_0 .net "memory_address", 15 0, o0x7fcb37182fd8;  0 drivers
v0x558a1799aac0_0 .var "memory_data", 15 0;
v0x558a1799ab90_0 .net "rready", 0 0, L_0x558a17978490;  1 drivers
v0x558a1799ac60_0 .net "rvalid", 0 0, o0x7fcb371830f8;  0 drivers
L_0x558a179aad70 .cmp/eq 10, v0x558a1799a850_0, L_0x7fcb37139018;
L_0x558a179aaec0 .functor MUXZ 1, L_0x7fcb371390a8, L_0x7fcb37139060, L_0x558a179aad70, C4<>;
L_0x558a179ab0a0 .cmp/eq 10, v0x558a1799a920_0, L_0x7fcb371390f0;
L_0x558a179ab230 .functor MUXZ 1, L_0x7fcb37139180, L_0x7fcb37139138, L_0x558a179ab0a0, C4<>;
S_0x558a17921430 .scope module, "con0" "sprite_controller" 2 33, 3 9 0, S_0x558a17920730;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 1 "RSTb";
    .port_info 2 /INPUT 10 "ADDRESS";
    .port_info 3 /INPUT 16 "DATA_IN";
    .port_info 4 /INPUT 1 "WR";
    .port_info 5 /INPUT 1 "V_tick";
    .port_info 6 /INPUT 1 "H_tick";
    .port_info 7 /INPUT 10 "display_x";
    .port_info 8 /INPUT 10 "display_y";
    .port_info 9 /INPUT 1 "re";
    .port_info 10 /OUTPUT 8 "color_index";
    .port_info 11 /OUTPUT 16 "memory_address";
    .port_info 12 /INPUT 16 "memory_data";
    .port_info 13 /OUTPUT 1 "rvalid";
    .port_info 14 /INPUT 1 "rready";
P_0x558a1793a9f0 .param/l "r_blit_0" 1 3 187, C4<0011>;
P_0x558a1793aa30 .param/l "r_blit_1" 1 3 188, C4<0100>;
P_0x558a1793aa70 .param/l "r_blit_2" 1 3 189, C4<0101>;
P_0x558a1793aab0 .param/l "r_blit_3" 1 3 190, C4<0110>;
P_0x558a1793aaf0 .param/l "r_finish" 1 3 191, C4<0111>;
P_0x558a1793ab30 .param/l "r_idle" 1 3 184, C4<0000>;
P_0x558a1793ab70 .param/l "r_load_sprite_regs" 1 3 185, C4<0001>;
P_0x558a1793abb0 .param/l "r_wait_mem_0" 1 3 186, C4<0010>;
L_0x558a17965a40 .functor BUFZ 16, v0x558a17999c70_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x558a17961ad0 .functor BUFZ 16, v0x558a17999c70_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x558a179aba70 .functor BUFZ 16, v0x558a17999c70_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x558a179abf30 .functor BUFZ 8, L_0x558a179abcc0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x558a179ac040 .functor BUFZ 8, v0x558a179978d0_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x558a179ac100 .functor BUFZ 8, v0x558a179978d0_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x558a179ac250 .functor BUFZ 8, v0x558a179978d0_0, C4<00000000>, C4<00000000>, C4<00000000>;
v0x558a17996bd0_0 .net "ADDRESS", 9 0, v0x558a17999ac0_0;  1 drivers
v0x558a17996cd0_0 .net "CLK", 0 0, v0x558a17999bd0_0;  1 drivers
v0x558a17996d90_0 .net "DATA_IN", 15 0, v0x558a17999c70_0;  1 drivers
v0x558a17996e30_0 .net "H_tick", 0 0, L_0x558a179aaec0;  alias, 1 drivers
v0x558a17996ef0_0 .net "RSTb", 0 0, v0x558a17999ee0_0;  1 drivers
v0x558a17997000_0 .net "V_tick", 0 0, L_0x558a179ab230;  alias, 1 drivers
v0x558a179970c0_0 .net "WR", 0 0, v0x558a1799a050_0;  1 drivers
v0x558a17997180_0 .net *"_ivl_14", 7 0, L_0x558a179abcc0;  1 drivers
v0x558a17997260_0 .net *"_ivl_16", 2 0, L_0x558a179abd60;  1 drivers
L_0x7fcb371391c8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x558a179973d0_0 .net *"_ivl_19", 1 0, L_0x7fcb371391c8;  1 drivers
v0x558a179974b0_0 .var "active_buffer", 0 0;
v0x558a17997570_0 .var "active_buffer_next", 0 0;
v0x558a17997630_0 .net "color_index", 7 0, L_0x558a179abf30;  alias, 1 drivers
v0x558a17997710_0 .var "cur_sprite_palette", 3 0;
v0x558a179977f0_0 .var "cur_sprite_palette_next", 3 0;
v0x558a179978d0_0 .var "cur_sprite_r", 7 0;
v0x558a179979b0_0 .var "cur_sprite_r_next", 7 0;
v0x558a17997a90_0 .var "cur_sprite_x", 9 0;
v0x558a17997b70_0 .var "cur_sprite_x_count", 6 0;
v0x558a17997c50_0 .var "cur_sprite_x_count_next", 6 0;
v0x558a17997d30_0 .var "cur_sprite_x_next", 9 0;
v0x558a17997e10_0 .net "display_buffer", 0 0, L_0x558a179abc20;  1 drivers
v0x558a17997ed0_0 .net "display_x", 9 0, v0x558a1799a850_0;  1 drivers
v0x558a17997fb0_0 .net "display_y", 9 0, v0x558a1799a920_0;  1 drivers
v0x558a17998090_0 .var "hram_WR", 0 0;
v0x558a17998130_0 .net "hram_in", 15 0, L_0x558a179aba70;  1 drivers
v0x558a17998200_0 .net "hram_out", 15 0, L_0x558a179abb90;  1 drivers
v0x558a179982d0_0 .net "hram_rd_addr", 7 0, L_0x558a179ac250;  1 drivers
v0x558a179983a0_0 .net "hram_wr_addr", 7 0, L_0x558a179ab980;  1 drivers
v0x558a17998470_0 .net "memory_address", 15 0, o0x7fcb37182fd8;  alias, 0 drivers
v0x558a17998530_0 .net "memory_data", 15 0, v0x558a1799aac0_0;  1 drivers
v0x558a17998610_0 .var "r_state", 3 0;
v0x558a179986f0_0 .var "r_state_next", 3 0;
L_0x7fcb37139210 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x558a179989e0_0 .net "re", 0 0, L_0x7fcb37139210;  1 drivers
v0x558a17998aa0_0 .net "rready", 0 0, L_0x558a17978490;  alias, 1 drivers
v0x558a17998b60_0 .net "rvalid", 0 0, o0x7fcb371830f8;  alias, 0 drivers
v0x558a17998c20 .array "scanline_rd_addr", 0 1, 9 0;
v0x558a17998d60 .array "scanline_rd_data", 0 1;
v0x558a17998d60_0 .net v0x558a17998d60 0, 7 0, L_0x558a17973bf0; 1 drivers
v0x558a17998d60_1 .net v0x558a17998d60 1, 7 0, L_0x558a17966e70; 1 drivers
v0x558a17998e60 .array "scanline_wr", 0 1, 0 0;
v0x558a17998f60 .array "scanline_wr_addr", 0 1, 9 0;
v0x558a17999060 .array "scanline_wr_data", 0 1, 7 0;
v0x558a17999160_0 .var "xram_WR", 0 0;
v0x558a17999230_0 .net "xram_in", 15 0, L_0x558a17965a40;  1 drivers
v0x558a17999300_0 .net "xram_out", 15 0, L_0x558a179636a0;  1 drivers
v0x558a179993d0_0 .net "xram_rd_addr", 7 0, L_0x558a179ac040;  1 drivers
v0x558a179994a0_0 .net "xram_wr_addr", 7 0, L_0x558a179ab580;  1 drivers
v0x558a17999570_0 .var "yram_WR", 0 0;
v0x558a17999640_0 .net "yram_in", 15 0, L_0x558a17961ad0;  1 drivers
v0x558a17999710_0 .net "yram_out", 15 0, L_0x558a17978c90;  1 drivers
v0x558a179997e0_0 .net "yram_rd_addr", 7 0, L_0x558a179ac100;  1 drivers
v0x558a179998b0_0 .net "yram_wr_addr", 7 0, L_0x558a179ab7b0;  1 drivers
E_0x558a1795ede0 .event anyedge, v0x558a179974b0_0, v0x558a17997ed0_0, v0x558a17997e10_0;
E_0x558a17960090/0 .event anyedge, v0x558a17998610_0, v0x558a179974b0_0, v0x558a179978d0_0, v0x558a17997a90_0;
E_0x558a17960090/1 .event anyedge, v0x558a17997e10_0, v0x558a17997ed0_0, v0x558a17997b70_0, v0x558a17997710_0;
E_0x558a17960090/2 .event anyedge, v0x558a179959c0_0, v0x558a179965c0_0, v0x558a17997fb0_0, v0x558a17966f90_0;
E_0x558a17960090/3 .event anyedge, v0x558a17996e30_0;
E_0x558a17960090 .event/or E_0x558a17960090/0, E_0x558a17960090/1, E_0x558a17960090/2, E_0x558a17960090/3;
E_0x558a1795f560 .event anyedge, v0x558a17996bd0_0, v0x558a179970c0_0;
L_0x558a179ab580 .part v0x558a17999ac0_0, 0, 8;
L_0x558a179ab7b0 .part v0x558a17999ac0_0, 0, 8;
L_0x558a179ab980 .part v0x558a17999ac0_0, 0, 8;
L_0x558a179abc20 .reduce/nor v0x558a179974b0_0;
L_0x558a179abcc0 .array/port v0x558a17998d60, L_0x558a179abd60;
L_0x558a179abd60 .concat [ 1 2 0 0], L_0x558a179abc20, L_0x7fcb371391c8;
S_0x558a17965230 .scope module, "hram" "bram" 3 120, 4 3 0, S_0x558a17921430;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 8 "RD_ADDRESS";
    .port_info 2 /OUTPUT 16 "DATA_OUT";
    .port_info 3 /INPUT 8 "WR_ADDRESS";
    .port_info 4 /INPUT 16 "DATA_IN";
    .port_info 5 /INPUT 1 "WR";
P_0x558a179748d0 .param/l "ADDRESS_BITS" 0 4 4, +C4<00000000000000000000000000001000>;
P_0x558a17974910 .param/l "BITS" 0 4 4, +C4<00000000000000000000000000010000>;
L_0x558a179abb90 .functor BUFZ 16, v0x558a17993d10_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x558a179785b0_0 .net "CLK", 0 0, v0x558a17999bd0_0;  alias, 1 drivers
v0x558a17973d10_0 .net "DATA_IN", 15 0, L_0x558a179aba70;  alias, 1 drivers
v0x558a17966f90_0 .net "DATA_OUT", 15 0, L_0x558a179abb90;  alias, 1 drivers
v0x558a17965b60 .array "RAM", 0 255, 15 0;
v0x558a179637c0_0 .net "RD_ADDRESS", 7 0, L_0x558a179ac250;  alias, 1 drivers
v0x558a17961bf0_0 .net "WR", 0 0, v0x558a17998090_0;  1 drivers
v0x558a17993c30_0 .net "WR_ADDRESS", 7 0, L_0x558a179ab980;  alias, 1 drivers
v0x558a17993d10_0 .var "dout", 15 0;
E_0x558a17978b70 .event posedge, v0x558a179785b0_0;
S_0x558a17966660 .scope generate, "scanline_buffers[0]" "scanline_buffers[0]" 3 147, 3 147 0, S_0x558a17921430;
 .timescale -9 -12;
P_0x558a17993f40 .param/l "j" 0 3 147, +C4<00>;
S_0x558a179697c0 .scope module, "br_inst" "bram" 3 148, 4 3 0, S_0x558a17966660;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 10 "RD_ADDRESS";
    .port_info 2 /OUTPUT 8 "DATA_OUT";
    .port_info 3 /INPUT 10 "WR_ADDRESS";
    .port_info 4 /INPUT 8 "DATA_IN";
    .port_info 5 /INPUT 1 "WR";
P_0x558a17978d00 .param/l "ADDRESS_BITS" 0 4 4, +C4<00000000000000000000000000001010>;
P_0x558a17978d40 .param/l "BITS" 0 4 4, +C4<00000000000000000000000000001000>;
L_0x558a17973bf0 .functor BUFZ 8, v0x558a17994820_0, C4<00000000>, C4<00000000>, C4<00000000>;
v0x558a17994220_0 .net "CLK", 0 0, v0x558a17999bd0_0;  alias, 1 drivers
v0x558a17999060_0 .array/port v0x558a17999060, 0;
v0x558a179942e0_0 .net "DATA_IN", 7 0, v0x558a17999060_0;  1 drivers
v0x558a179943a0_0 .net "DATA_OUT", 7 0, L_0x558a17973bf0;  alias, 1 drivers
v0x558a17994490 .array "RAM", 0 1023, 7 0;
v0x558a17998c20_0 .array/port v0x558a17998c20, 0;
v0x558a17994550_0 .net "RD_ADDRESS", 9 0, v0x558a17998c20_0;  1 drivers
v0x558a17998e60_0 .array/port v0x558a17998e60, 0;
v0x558a17994680_0 .net "WR", 0 0, v0x558a17998e60_0;  1 drivers
v0x558a17998f60_0 .array/port v0x558a17998f60, 0;
v0x558a17994740_0 .net "WR_ADDRESS", 9 0, v0x558a17998f60_0;  1 drivers
v0x558a17994820_0 .var "dout", 7 0;
S_0x558a17969b10 .scope generate, "scanline_buffers[1]" "scanline_buffers[1]" 3 147, 3 147 0, S_0x558a17921430;
 .timescale -9 -12;
P_0x558a17994a70 .param/l "j" 0 3 147, +C4<01>;
S_0x558a17969e60 .scope module, "br_inst" "bram" 3 148, 4 3 0, S_0x558a17969b10;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 10 "RD_ADDRESS";
    .port_info 2 /OUTPUT 8 "DATA_OUT";
    .port_info 3 /INPUT 10 "WR_ADDRESS";
    .port_info 4 /INPUT 8 "DATA_IN";
    .port_info 5 /INPUT 1 "WR";
P_0x558a179940a0 .param/l "ADDRESS_BITS" 0 4 4, +C4<00000000000000000000000000001010>;
P_0x558a179940e0 .param/l "BITS" 0 4 4, +C4<00000000000000000000000000001000>;
L_0x558a17966e70 .functor BUFZ 8, v0x558a179953f0_0, C4<00000000>, C4<00000000>, C4<00000000>;
v0x558a17994db0_0 .net "CLK", 0 0, v0x558a17999bd0_0;  alias, 1 drivers
v0x558a17999060_1 .array/port v0x558a17999060, 1;
v0x558a17994ec0_0 .net "DATA_IN", 7 0, v0x558a17999060_1;  1 drivers
v0x558a17994fa0_0 .net "DATA_OUT", 7 0, L_0x558a17966e70;  alias, 1 drivers
v0x558a17995060 .array "RAM", 0 1023, 7 0;
v0x558a17998c20_1 .array/port v0x558a17998c20, 1;
v0x558a17995120_0 .net "RD_ADDRESS", 9 0, v0x558a17998c20_1;  1 drivers
v0x558a17998e60_1 .array/port v0x558a17998e60, 1;
v0x558a17995250_0 .net "WR", 0 0, v0x558a17998e60_1;  1 drivers
v0x558a17998f60_1 .array/port v0x558a17998f60, 1;
v0x558a17995310_0 .net "WR_ADDRESS", 9 0, v0x558a17998f60_1;  1 drivers
v0x558a179953f0_0 .var "dout", 7 0;
S_0x558a17964e60 .scope module, "xram" "bram" 3 62, 4 3 0, S_0x558a17921430;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 8 "RD_ADDRESS";
    .port_info 2 /OUTPUT 16 "DATA_OUT";
    .port_info 3 /INPUT 8 "WR_ADDRESS";
    .port_info 4 /INPUT 16 "DATA_IN";
    .port_info 5 /INPUT 1 "WR";
P_0x558a17994bd0 .param/l "ADDRESS_BITS" 0 4 4, +C4<00000000000000000000000000001000>;
P_0x558a17994c10 .param/l "BITS" 0 4 4, +C4<00000000000000000000000000010000>;
L_0x558a179636a0 .functor BUFZ 16, v0x558a17995e40_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x558a17995820_0 .net "CLK", 0 0, v0x558a17999bd0_0;  alias, 1 drivers
v0x558a179958e0_0 .net "DATA_IN", 15 0, L_0x558a17965a40;  alias, 1 drivers
v0x558a179959c0_0 .net "DATA_OUT", 15 0, L_0x558a179636a0;  alias, 1 drivers
v0x558a17995ab0 .array "RAM", 0 255, 15 0;
v0x558a17995b70_0 .net "RD_ADDRESS", 7 0, L_0x558a179ac040;  alias, 1 drivers
v0x558a17995ca0_0 .net "WR", 0 0, v0x558a17999160_0;  1 drivers
v0x558a17995d60_0 .net "WR_ADDRESS", 7 0, L_0x558a179ab580;  alias, 1 drivers
v0x558a17995e40_0 .var "dout", 15 0;
S_0x558a17996020 .scope module, "yram" "bram" 3 91, 4 3 0, S_0x558a17921430;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 8 "RD_ADDRESS";
    .port_info 2 /OUTPUT 16 "DATA_OUT";
    .port_info 3 /INPUT 8 "WR_ADDRESS";
    .port_info 4 /INPUT 16 "DATA_IN";
    .port_info 5 /INPUT 1 "WR";
P_0x558a17995670 .param/l "ADDRESS_BITS" 0 4 4, +C4<00000000000000000000000000001000>;
P_0x558a179956b0 .param/l "BITS" 0 4 4, +C4<00000000000000000000000000010000>;
L_0x558a17978c90 .functor BUFZ 16, v0x558a179969f0_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x558a17996420_0 .net "CLK", 0 0, v0x558a17999bd0_0;  alias, 1 drivers
v0x558a179964e0_0 .net "DATA_IN", 15 0, L_0x558a17961ad0;  alias, 1 drivers
v0x558a179965c0_0 .net "DATA_OUT", 15 0, L_0x558a17978c90;  alias, 1 drivers
v0x558a179966b0 .array "RAM", 0 255, 15 0;
v0x558a17996770_0 .net "RD_ADDRESS", 7 0, L_0x558a179ac100;  alias, 1 drivers
v0x558a17996850_0 .net "WR", 0 0, v0x558a17999570_0;  1 drivers
v0x558a17996910_0 .net "WR_ADDRESS", 7 0, L_0x558a179ab7b0;  alias, 1 drivers
v0x558a179969f0_0 .var "dout", 15 0;
    .scope S_0x558a179697c0;
T_0 ;
    %wait E_0x558a17978b70;
    %load/vec4 v0x558a17994680_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_0.0, 4;
    %load/vec4 v0x558a179942e0_0;
    %load/vec4 v0x558a17994740_0;
    %pad/u 12;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x558a17994490, 0, 4;
T_0.0 ;
    %load/vec4 v0x558a17994550_0;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v0x558a17994490, 4;
    %assign/vec4 v0x558a17994820_0, 0;
    %jmp T_0;
    .thread T_0;
    .scope S_0x558a17969e60;
T_1 ;
    %wait E_0x558a17978b70;
    %load/vec4 v0x558a17995250_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_1.0, 4;
    %load/vec4 v0x558a17994ec0_0;
    %load/vec4 v0x558a17995310_0;
    %pad/u 12;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x558a17995060, 0, 4;
T_1.0 ;
    %load/vec4 v0x558a17995120_0;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v0x558a17995060, 4;
    %assign/vec4 v0x558a179953f0_0, 0;
    %jmp T_1;
    .thread T_1;
    .scope S_0x558a17964e60;
T_2 ;
    %wait E_0x558a17978b70;
    %load/vec4 v0x558a17995ca0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_2.0, 4;
    %load/vec4 v0x558a179958e0_0;
    %load/vec4 v0x558a17995d60_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x558a17995ab0, 0, 4;
T_2.0 ;
    %load/vec4 v0x558a17995b70_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x558a17995ab0, 4;
    %assign/vec4 v0x558a17995e40_0, 0;
    %jmp T_2;
    .thread T_2;
    .scope S_0x558a17996020;
T_3 ;
    %wait E_0x558a17978b70;
    %load/vec4 v0x558a17996850_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_3.0, 4;
    %load/vec4 v0x558a179964e0_0;
    %load/vec4 v0x558a17996910_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x558a179966b0, 0, 4;
T_3.0 ;
    %load/vec4 v0x558a17996770_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x558a179966b0, 4;
    %assign/vec4 v0x558a179969f0_0, 0;
    %jmp T_3;
    .thread T_3;
    .scope S_0x558a17965230;
T_4 ;
    %wait E_0x558a17978b70;
    %load/vec4 v0x558a17961bf0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_4.0, 4;
    %load/vec4 v0x558a17973d10_0;
    %load/vec4 v0x558a17993c30_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x558a17965b60, 0, 4;
T_4.0 ;
    %load/vec4 v0x558a179637c0_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x558a17965b60, 4;
    %assign/vec4 v0x558a17993d10_0, 0;
    %jmp T_4;
    .thread T_4;
    .scope S_0x558a17921430;
T_5 ;
    %wait E_0x558a1795f560;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558a17999160_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558a17999570_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558a17998090_0, 0, 1;
    %load/vec4 v0x558a17996bd0_0;
    %parti/s 2, 8, 5;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %jmp T_5.4;
T_5.0 ;
    %load/vec4 v0x558a179970c0_0;
    %store/vec4 v0x558a17999160_0, 0, 1;
    %jmp T_5.4;
T_5.1 ;
    %load/vec4 v0x558a179970c0_0;
    %store/vec4 v0x558a17999570_0, 0, 1;
    %jmp T_5.4;
T_5.2 ;
    %load/vec4 v0x558a179970c0_0;
    %store/vec4 v0x558a17998090_0, 0, 1;
    %jmp T_5.4;
T_5.4 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x558a17921430;
T_6 ;
    %wait E_0x558a17960090;
    %load/vec4 v0x558a17998610_0;
    %store/vec4 v0x558a179986f0_0, 0, 4;
    %load/vec4 v0x558a179974b0_0;
    %store/vec4 v0x558a17997570_0, 0, 1;
    %load/vec4 v0x558a179978d0_0;
    %store/vec4 v0x558a179979b0_0, 0, 8;
    %pushi/vec4 0, 0, 10;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x558a17998f60, 4, 0;
    %pushi/vec4 0, 0, 10;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x558a17998f60, 4, 0;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x558a17998e60, 4, 0;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x558a17998e60, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x558a17999060, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x558a17999060, 4, 0;
    %load/vec4 v0x558a17997a90_0;
    %load/vec4 v0x558a179974b0_0;
    %pad/u 3;
    %ix/vec4 4;
    %store/vec4a v0x558a17998f60, 4, 0;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x558a179974b0_0;
    %pad/u 3;
    %ix/vec4 4;
    %store/vec4a v0x558a17998e60, 4, 0;
    %pushi/vec4 0, 0, 8;
    %load/vec4 v0x558a179974b0_0;
    %pad/u 3;
    %ix/vec4 4;
    %store/vec4a v0x558a17999060, 4, 0;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x558a17997e10_0;
    %pad/u 3;
    %ix/vec4 4;
    %store/vec4a v0x558a17998e60, 4, 0;
    %load/vec4 v0x558a17997ed0_0;
    %cmpi/e 0, 0, 10;
    %flag_mov 8, 4;
    %jmp/0 T_6.0, 8;
    %pushi/vec4 799, 0, 10;
    %jmp/1 T_6.1, 8;
T_6.0 ; End of true expr.
    %load/vec4 v0x558a17997ed0_0;
    %subi 1, 0, 10;
    %jmp/0 T_6.1, 8;
 ; End of false expr.
    %blend;
T_6.1;
    %load/vec4 v0x558a17997e10_0;
    %pad/u 3;
    %ix/vec4 4;
    %store/vec4a v0x558a17998f60, 4, 0;
    %pushi/vec4 15, 0, 8;
    %load/vec4 v0x558a17997e10_0;
    %pad/u 3;
    %ix/vec4 4;
    %store/vec4a v0x558a17999060, 4, 0;
    %load/vec4 v0x558a17997a90_0;
    %store/vec4 v0x558a17997d30_0, 0, 10;
    %load/vec4 v0x558a17997b70_0;
    %store/vec4 v0x558a17997c50_0, 0, 7;
    %load/vec4 v0x558a17997710_0;
    %store/vec4 v0x558a179977f0_0, 0, 4;
    %load/vec4 v0x558a17998610_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_6.8, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_6.9, 6;
    %jmp T_6.10;
T_6.2 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x558a179979b0_0, 0, 8;
    %jmp T_6.10;
T_6.3 ;
    %load/vec4 v0x558a179978d0_0;
    %addi 1, 0, 8;
    %store/vec4 v0x558a179979b0_0, 0, 8;
    %load/vec4 v0x558a17999300_0;
    %parti/s 10, 0, 2;
    %store/vec4 v0x558a17997d30_0, 0, 10;
    %load/vec4 v0x558a17999710_0;
    %parti/s 6, 10, 5;
    %pad/u 7;
    %store/vec4 v0x558a17997c50_0, 0, 7;
    %load/vec4 v0x558a17999300_0;
    %parti/s 4, 11, 5;
    %store/vec4 v0x558a179977f0_0, 0, 4;
    %load/vec4 v0x558a17999300_0;
    %parti/s 1, 10, 5;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x558a17999710_0;
    %parti/s 10, 0, 2;
    %load/vec4 v0x558a17997fb0_0;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
    %load/vec4 v0x558a17997fb0_0;
    %load/vec4 v0x558a17998200_0;
    %parti/s 10, 0, 2;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.11, 8;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x558a179986f0_0, 0, 4;
    %jmp T_6.12;
T_6.11 ;
    %load/vec4 v0x558a179978d0_0;
    %cmpi/e 255, 0, 8;
    %jmp/0xz  T_6.13, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x558a179986f0_0, 0, 4;
T_6.13 ;
T_6.12 ;
    %jmp T_6.10;
T_6.4 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x558a179986f0_0, 0, 4;
    %jmp T_6.10;
T_6.5 ;
    %load/vec4 v0x558a17997a90_0;
    %addi 1, 0, 10;
    %store/vec4 v0x558a17997d30_0, 0, 10;
    %load/vec4 v0x558a17997b70_0;
    %subi 1, 0, 7;
    %store/vec4 v0x558a17997c50_0, 0, 7;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x558a179974b0_0;
    %pad/u 3;
    %ix/vec4 4;
    %store/vec4a v0x558a17998e60, 4, 0;
    %load/vec4 v0x558a17997710_0;
    %load/vec4 v0x558a17997710_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x558a179974b0_0;
    %pad/u 3;
    %ix/vec4 4;
    %store/vec4a v0x558a17999060, 4, 0;
    %load/vec4 v0x558a17997b70_0;
    %cmpi/e 0, 0, 7;
    %jmp/0xz  T_6.15, 4;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x558a179986f0_0, 0, 4;
    %jmp T_6.16;
T_6.15 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x558a179986f0_0, 0, 4;
T_6.16 ;
    %jmp T_6.10;
T_6.6 ;
    %load/vec4 v0x558a17997a90_0;
    %addi 1, 0, 10;
    %store/vec4 v0x558a17997d30_0, 0, 10;
    %load/vec4 v0x558a17997b70_0;
    %subi 1, 0, 7;
    %store/vec4 v0x558a17997c50_0, 0, 7;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x558a179974b0_0;
    %pad/u 3;
    %ix/vec4 4;
    %store/vec4a v0x558a17998e60, 4, 0;
    %load/vec4 v0x558a17997710_0;
    %load/vec4 v0x558a17997710_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x558a179974b0_0;
    %pad/u 3;
    %ix/vec4 4;
    %store/vec4a v0x558a17999060, 4, 0;
    %load/vec4 v0x558a17997b70_0;
    %cmpi/e 0, 0, 7;
    %jmp/0xz  T_6.17, 4;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x558a179986f0_0, 0, 4;
    %jmp T_6.18;
T_6.17 ;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x558a179986f0_0, 0, 4;
T_6.18 ;
    %jmp T_6.10;
T_6.7 ;
    %load/vec4 v0x558a17997a90_0;
    %addi 1, 0, 10;
    %store/vec4 v0x558a17997d30_0, 0, 10;
    %load/vec4 v0x558a17997b70_0;
    %subi 1, 0, 7;
    %store/vec4 v0x558a17997c50_0, 0, 7;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x558a179974b0_0;
    %pad/u 3;
    %ix/vec4 4;
    %store/vec4a v0x558a17998e60, 4, 0;
    %load/vec4 v0x558a17997710_0;
    %load/vec4 v0x558a17997710_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x558a179974b0_0;
    %pad/u 3;
    %ix/vec4 4;
    %store/vec4a v0x558a17999060, 4, 0;
    %load/vec4 v0x558a17997b70_0;
    %cmpi/e 0, 0, 7;
    %jmp/0xz  T_6.19, 4;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x558a179986f0_0, 0, 4;
    %jmp T_6.20;
T_6.19 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x558a179986f0_0, 0, 4;
T_6.20 ;
    %jmp T_6.10;
T_6.8 ;
    %load/vec4 v0x558a17997a90_0;
    %addi 1, 0, 10;
    %store/vec4 v0x558a17997d30_0, 0, 10;
    %load/vec4 v0x558a17997b70_0;
    %subi 1, 0, 7;
    %store/vec4 v0x558a17997c50_0, 0, 7;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x558a179974b0_0;
    %pad/u 3;
    %ix/vec4 4;
    %store/vec4a v0x558a17998e60, 4, 0;
    %load/vec4 v0x558a17997710_0;
    %load/vec4 v0x558a17997710_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x558a179974b0_0;
    %pad/u 3;
    %ix/vec4 4;
    %store/vec4a v0x558a17999060, 4, 0;
    %load/vec4 v0x558a17997b70_0;
    %cmpi/e 0, 0, 7;
    %jmp/0xz  T_6.21, 4;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x558a179986f0_0, 0, 4;
    %jmp T_6.22;
T_6.21 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x558a179986f0_0, 0, 4;
T_6.22 ;
    %jmp T_6.10;
T_6.9 ;
    %load/vec4 v0x558a179978d0_0;
    %cmpi/e 255, 0, 8;
    %jmp/0xz  T_6.23, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x558a179986f0_0, 0, 4;
    %jmp T_6.24;
T_6.23 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x558a179986f0_0, 0, 4;
T_6.24 ;
    %jmp T_6.10;
T_6.10 ;
    %pop/vec4 1;
    %load/vec4 v0x558a17996e30_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_6.25, 4;
    %load/vec4 v0x558a17997e10_0;
    %store/vec4 v0x558a17997570_0, 0, 1;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x558a179986f0_0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x558a179979b0_0, 0, 8;
T_6.25 ;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x558a17921430;
T_7 ;
    %wait E_0x558a1795ede0;
    %pushi/vec4 0, 0, 10;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x558a17998c20, 4, 0;
    %pushi/vec4 0, 0, 10;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x558a17998c20, 4, 0;
    %pushi/vec4 0, 0, 10;
    %load/vec4 v0x558a179974b0_0;
    %pad/u 3;
    %ix/vec4 4;
    %store/vec4a v0x558a17998c20, 4, 0;
    %load/vec4 v0x558a17997ed0_0;
    %load/vec4 v0x558a17997e10_0;
    %pad/u 3;
    %ix/vec4 4;
    %store/vec4a v0x558a17998c20, 4, 0;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x558a17921430;
T_8 ;
    %wait E_0x558a17978b70;
    %load/vec4 v0x558a17996ef0_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_8.0, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x558a179974b0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x558a17998610_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x558a179978d0_0, 0;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x558a17997a90_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x558a17997710_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x558a17997b70_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x558a17997570_0;
    %assign/vec4 v0x558a179974b0_0, 0;
    %load/vec4 v0x558a179986f0_0;
    %assign/vec4 v0x558a17998610_0, 0;
    %load/vec4 v0x558a179979b0_0;
    %assign/vec4 v0x558a179978d0_0, 0;
    %load/vec4 v0x558a17997d30_0;
    %assign/vec4 v0x558a17997a90_0, 0;
    %load/vec4 v0x558a179977f0_0;
    %assign/vec4 v0x558a17997710_0, 0;
    %load/vec4 v0x558a17997c50_0;
    %assign/vec4 v0x558a17997b70_0, 0;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x558a17920730;
T_9 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x558a17999bd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558a17999ee0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558a1799a050_0, 0, 1;
    %pushi/vec4 0, 0, 10;
    %store/vec4 v0x558a1799a850_0, 0, 10;
    %pushi/vec4 0, 0, 10;
    %store/vec4 v0x558a1799a920_0, 0, 10;
    %pushi/vec4 43605, 0, 16;
    %store/vec4 v0x558a1799aac0_0, 0, 16;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x558a17999e40_0, 0, 8;
    %end;
    .thread T_9;
    .scope S_0x558a17920730;
T_10 ;
    %delay 50000, 0;
    %load/vec4 v0x558a17999bd0_0;
    %nor/r;
    %assign/vec4 v0x558a17999bd0_0, 0;
    %jmp T_10;
    .thread T_10;
    .scope S_0x558a17920730;
T_11 ;
    %delay 150000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x558a17999ee0_0, 0, 1;
    %delay 100000, 0;
    %pushi/vec4 0, 0, 10;
    %store/vec4 v0x558a17999ac0_0, 0, 10;
    %pushi/vec4 1026, 0, 16;
    %store/vec4 v0x558a17999c70_0, 0, 16;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x558a1799a050_0, 0, 1;
    %delay 100000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558a1799a050_0, 0, 1;
    %delay 100000, 0;
    %pushi/vec4 256, 0, 10;
    %store/vec4 v0x558a17999ac0_0, 0, 10;
    %pushi/vec4 64514, 0, 16;
    %store/vec4 v0x558a17999c70_0, 0, 16;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x558a1799a050_0, 0, 1;
    %delay 100000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558a1799a050_0, 0, 1;
    %delay 100000, 0;
    %pushi/vec4 512, 0, 10;
    %store/vec4 v0x558a17999ac0_0, 0, 10;
    %pushi/vec4 18, 0, 16;
    %store/vec4 v0x558a17999c70_0, 0, 16;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x558a1799a050_0, 0, 1;
    %delay 100000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558a1799a050_0, 0, 1;
    %delay 100000, 0;
    %pushi/vec4 1, 0, 10;
    %store/vec4 v0x558a17999ac0_0, 0, 10;
    %pushi/vec4 15376, 0, 16;
    %store/vec4 v0x558a17999c70_0, 0, 16;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x558a1799a050_0, 0, 1;
    %delay 100000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558a1799a050_0, 0, 1;
    %delay 100000, 0;
    %pushi/vec4 257, 0, 10;
    %store/vec4 v0x558a17999ac0_0, 0, 10;
    %pushi/vec4 64514, 0, 16;
    %store/vec4 v0x558a17999c70_0, 0, 16;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x558a1799a050_0, 0, 1;
    %delay 100000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558a1799a050_0, 0, 1;
    %delay 100000, 0;
    %pushi/vec4 513, 0, 10;
    %store/vec4 v0x558a17999ac0_0, 0, 10;
    %pushi/vec4 18, 0, 16;
    %store/vec4 v0x558a17999c70_0, 0, 16;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x558a1799a050_0, 0, 1;
    %delay 100000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558a1799a050_0, 0, 1;
    %delay 100000, 0;
    %pushi/vec4 2, 0, 10;
    %store/vec4 v0x558a17999ac0_0, 0, 10;
    %pushi/vec4 31761, 0, 16;
    %store/vec4 v0x558a17999c70_0, 0, 16;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x558a1799a050_0, 0, 1;
    %delay 100000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558a1799a050_0, 0, 1;
    %delay 100000, 0;
    %pushi/vec4 258, 0, 10;
    %store/vec4 v0x558a17999ac0_0, 0, 10;
    %pushi/vec4 64515, 0, 16;
    %store/vec4 v0x558a17999c70_0, 0, 16;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x558a1799a050_0, 0, 1;
    %delay 100000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558a1799a050_0, 0, 1;
    %delay 100000, 0;
    %pushi/vec4 514, 0, 10;
    %store/vec4 v0x558a17999ac0_0, 0, 10;
    %pushi/vec4 18, 0, 16;
    %store/vec4 v0x558a17999c70_0, 0, 16;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x558a1799a050_0, 0, 1;
    %delay 100000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558a1799a050_0, 0, 1;
    %end;
    .thread T_11;
    .scope S_0x558a17920730;
T_12 ;
    %wait E_0x558a17978b70;
    %load/vec4 v0x558a1799a850_0;
    %addi 1, 0, 10;
    %assign/vec4 v0x558a1799a850_0, 0;
    %load/vec4 v0x558a1799a850_0;
    %cmpi/e 799, 0, 10;
    %jmp/0xz  T_12.0, 4;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x558a1799a850_0, 0;
    %load/vec4 v0x558a1799a920_0;
    %addi 1, 0, 10;
    %assign/vec4 v0x558a1799a920_0, 0;
    %load/vec4 v0x558a1799a920_0;
    %cmpi/e 525, 0, 10;
    %jmp/0xz  T_12.2, 4;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x558a1799a920_0, 0;
T_12.2 ;
T_12.0 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x558a17920730;
T_13 ;
    %vpi_call 2 120 "$dumpfile", "sprite_test.vcd" {0 0 0};
    %vpi_call 2 121 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x558a17920730 {0 0 0};
    %delay 1410065408, 2;
    %vpi_call 2 122 "$finish" {0 0 0};
    %end;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "sprite_test_tb.v";
    "../../src/sprite_controller.v";
    "../../src/bram.v";
