Created a complete verification environment with generate generator, driver, monitor, scoreboard and other features for testing the code using System Verilog features
