// Seed: 3652411606
module module_0 (
    output wor   id_0,
    input  tri   id_1,
    input  uwire id_2,
    input  tri0  id_3,
    input  tri   id_4,
    input  tri   id_5
);
  reg id_7;
  assign module_1.id_0 = 0;
  assign id_0 = 1;
  always @* if (1'b0) id_7 <= #1 1 - 1;
endmodule
module module_1 (
    output wor  id_0,
    input  wire id_1,
    output tri0 id_2,
    input  wor  id_3
);
  wire id_5, id_6;
  module_0 modCall_1 (
      id_2,
      id_1,
      id_3,
      id_1,
      id_1,
      id_3
  );
  int id_7;
  assign id_2 = 1;
  wire id_8;
  wire id_9;
  wire id_10;
endmodule
