// Seed: 3395621124
module module_0 (
    id_1,
    id_2
);
  input wire id_2;
  inout wire id_1;
  wire id_3 = id_2;
  assign module_1.id_1 = 0;
  wire id_4;
  wire id_5;
endmodule
module module_1 (
    input wor id_0,
    input supply1 id_1,
    input wor id_2,
    input wor id_3,
    input wire id_4,
    output tri id_5
);
  wire id_7;
  specify
    (posedge id_8 => (id_9 +: 1'b0)) = (id_3, 1);
  endspecify
  module_0 modCall_1 (
      id_7,
      id_7
  );
endmodule
module module_2 (
    input supply0 id_0,
    output wand id_1,
    input supply1 id_2,
    input tri1 id_3,
    input tri1 id_4,
    input tri0 id_5
);
  supply1 id_7;
  always
  fork : SymbolIdentifier
    id_8(id_5, id_7);
    repeat (id_5) begin : LABEL_0
      id_1 = (1'd0);
    end
  join : SymbolIdentifier
  assign id_7 = 1 % 1'b0;
  always @(posedge {id_7 ~^ 1{id_4 == 1}} or posedge 1 - 1) id_1 = id_4;
  module_0 modCall_1 (
      id_8,
      id_8
  );
endmodule
