// Seed: 2595834691
module module_0 (
    output tri  id_0,
    output wire id_1,
    input  wor  id_2,
    output wor  id_3,
    input  wor  id_4,
    input  tri1 id_5,
    input  tri1 id_6,
    input  wand id_7
);
endmodule
module module_1 (
    output wor id_0,
    input uwire id_1,
    input uwire id_2,
    input uwire id_3
    , id_30,
    input tri id_4,
    input supply1 id_5,
    output tri id_6,
    input wor id_7,
    output tri id_8,
    input tri id_9,
    output supply0 id_10,
    output uwire id_11,
    output wand id_12,
    output supply0 id_13,
    output supply0 id_14,
    input supply1 id_15,
    input supply0 id_16,
    input tri1 id_17,
    input tri id_18,
    output wire id_19,
    output tri1 id_20,
    output uwire id_21,
    output tri0 id_22,
    input tri1 id_23,
    output tri0 id_24,
    input tri0 id_25,
    input supply1 id_26,
    input tri0 id_27,
    output tri0 id_28
);
  always_latch @((+id_3) or id_18 or posedge 1) assign id_0 = 1'h0;
  module_0 modCall_1 (
      id_6,
      id_6,
      id_2,
      id_22,
      id_27,
      id_7,
      id_16,
      id_4
  );
  assign modCall_1.id_7 = 0;
endmodule
