module Ivory.BSP.STM32.AF.F411 where

import Ivory.BSP.STM32.AF (AltFunctionDB)

afDB :: AltFunctionDB
afDB = [("A",[(0,[("TIM2",1),("TIM5",2),("USART2",7)]),(1,[("SPI4",5),("TIM2",1),("TIM5",2),("USART2",7)]),(10,[("SPI5",6),("TIM1",1),("USART1",7),("OTG_FS",10)]),(11,[("SPI4",6),("TIM1",1),("USART1",7),("USART6",8),("OTG_FS",10)]),(12,[("SPI5",6),("TIM1",1),("USART1",7),("USART6",8),("OTG_FS",10)]),(13,[("TRACE",0)]),(14,[("TRACE",0)]),(15,[("SPI1",5),("SPI3",6),("TRACE",0),("TIM2",1),("USART1",7)]),(2,[("SPI1",5),("TIM2",1),("TIM5",2),("TIM9",3),("USART2",7)]),(3,[("SPI2",5),("TIM2",1),("TIM5",2),("TIM9",3),("USART2",7)]),(4,[("SPI1",5),("SPI3",6),("USART2",7)]),(5,[("SPI1",5),("TIM2",1)]),(6,[("SPI2",6),("SDIO",12),("SPI1",5),("TIM1",1),("TIM3",2)]),(7,[("SPI1",5),("TIM1",1),("TIM3",2)]),(8,[("I2C3",4),("MCO",0),("SDIO",12),("TIM1",1),("USART1",7),("OTG_FS",10)]),(9,[("I2C3",4),("SDIO",12),("TIM1",1),("USART1",7),("OTG_FS",10)])]),("B",[(0,[("SPI5",6),("TIM1",1),("TIM3",2)]),(1,[("SPI5",6),("TIM1",1),("TIM3",2)]),(10,[("I2C2",4),("SPI2",5),("SPI3",6),("SDIO",12),("TIM2",1)]),(11,[("I2C2",4),("SPI1",5),("TIM2",1)]),(12,[("I2C2",4),("SPI2",5),("SPI3",7),("SPI4",6),("TIM1",1)]),(13,[("SPI2",5),("SPI4",6),("TIM1",1)]),(14,[("I2S2ext",6),("SDIO",12),("SPI2",5),("TIM1",1)]),(15,[("SPI2",5),("RTC_50Hz",0),("SDIO",12),("TIM1",1)]),(3,[("I2C2",9),("SPI1",5),("SPI3",6),("TRACE",0),("TIM2",1),("USART1",7)]),(4,[("I2C3",9),("I2S3ext",7),("SDIO",12),("SPI1",5),("SPI3",6),("TRACE",0),("TIM3",2)]),(5,[("I2C1",4),("SPI1",5),("SPI3",6),("SDIO",12),("TIM3",2)]),(6,[("I2C1",4),("TIM4",2),("USART1",7)]),(7,[("I2C1",4),("SDIO",12),("TIM4",2),("USART1",7)]),(8,[("I2C1",4),("I2C3",9),("SPI5",6),("SDIO",12),("TIM10",3),("TIM4",2)]),(9,[("I2C1",4),("I2C2",9),("SPI2",5),("SDIO",12),("TIM11",3),("TIM4",2)])]),("C",[(10,[("SPI3",6),("SDIO",12)]),(11,[("I2S3ext",5),("SDIO",12),("SPI3",6)]),(12,[("SPI3",6),("SDIO",12)]),(2,[("I2S2ext",6),("SPI2",5)]),(3,[("SPI2",5)]),(6,[("SPI2",5),("SDIO",12),("TIM3",2),("USART6",8)]),(7,[("SPI2",5),("SPI3",6),("SDIO",12),("TIM3",2),("USART6",8)]),(8,[("SDIO",12),("TIM3",2),("USART6",8)]),(9,[("I2C3",4),("SPI1",5),("MCO",0),("SDIO",12),("TIM3",2)])]),("D",[(12,[("TIM4",2)]),(13,[("TIM4",2)]),(14,[("TIM4",2)]),(15,[("TIM4",2)]),(2,[("SDIO",12),("TIM3",2)]),(3,[("SPI2",5),("USART2",7)]),(4,[("USART2",7)]),(5,[("USART2",7)]),(6,[("SPI3",5),("USART2",7)]),(7,[("USART2",7)])]),("E",[(0,[("TIM4",2)]),(10,[("TIM1",1)]),(11,[("SPI4",5),("SPI5",6),("TIM1",1)]),(12,[("SPI4",5),("SPI5",6),("TIM1",1)]),(13,[("SPI4",5),("SPI5",6),("TIM1",1)]),(14,[("SPI4",5),("SPI5",6),("TIM1",1)]),(15,[("TIM1",1)]),(2,[("SPI4",5),("SPI5",6),("TRACE",0)]),(3,[("TRACE",0)]),(4,[("SPI4",5),("SPI5",6),("TRACE",0)]),(5,[("SPI4",5),("SPI5",6),("TRACE",0),("TIM9",3)]),(6,[("SPI4",5),("SPI5",6),("TRACE",0),("TIM9",3)]),(7,[("TIM1",1)]),(8,[("TIM1",1)]),(9,[("TIM1",1)])])]
