#include "Vysyx_24120009_core.h"
#include "verilated.h"
#include "difftest.h"
#include "registers.h"
#include "program_loader.h"
#include "memory.h"
#include "difftest.h"
#include <iostream>
#include <svdpi.h>
#include <iomanip> 
#include <readline/readline.h>
#include <readline/history.h>
#include <sys/time.h> // 包含 gettimeofday
#include <cassert>

#define CLOCK_ADDRESS 0xa0000048 
#define UART_BASE_ADDR 0xa00003F8  
#define CLOCK_ADDR_LEN 8  
#define UART_ADDR_LEN  8          

// #define ENABLE_MEMORY_CHECK 1
#define DIFFTEST 1
#define is_silent_mode 0

// Declare global variables
Vysyx_24120009_core* top;  // Top module (global)
bool step_mode;  // Step mode flag (global)
int total_cycle;

// define the DPI-C functions
// note: extern "C" 是 C++ 中的一个声明方式，用来告诉编译器，函数使用 C 的链接方式，而不是 C++ 默认的链接方式。
extern "C" void simulation_exit() {
    Verilated::gotFinish(true); 
}

extern "C" void get_register_values(uint32_t rf[32]) {
    set_register_values(rf);  // set the register values
}

static uint64_t boot_time = 0;

static uint64_t get_time_internal() {
  struct timeval now;
  gettimeofday(&now, NULL);
  uint64_t us = now.tv_sec * 1000000 + now.tv_usec;
  return us;
}

static uint64_t get_time() {
  if (boot_time == 0) boot_time = get_time_internal();
  uint64_t now = get_time_internal();
  return now - boot_time;
}

// fundamental memory access unit is 4 bytes, and the address is aligned to 4 bytes
extern "C" int pmem_read(int raddr) {
    raddr = raddr & ~0x3u;  // 清除低两位，确保按4字节对齐

    // 时钟
    if (raddr >= CLOCK_ADDRESS && raddr < CLOCK_ADDRESS + CLOCK_ADDR_LEN ) {
      uint64_t us = get_time();
      
      if (raddr == CLOCK_ADDRESS) {
        return (uint32_t)(us & 0xFFFFFFFF); // 返回低 32 位
      } else if (raddr == CLOCK_ADDRESS + 4) {
        return (uint32_t)((us >> 32) & 0xFFFFFFFF); // 返回高 32 位
      }
    }

    // 串口
    if (raddr >= UART_BASE_ADDR && raddr < UART_BASE_ADDR + UART_ADDR_LEN) {
      return 0;
    }

    return Memory::pmem_read(raddr);
}

extern "C" void pmem_write(int waddr, int wdata, char wmask) {
    waddr = waddr & ~0x3u;  // 清除低两位，确保按4字节对齐

    // 串口
    if (waddr >= UART_BASE_ADDR && waddr < UART_BASE_ADDR + UART_ADDR_LEN) {
      putchar(static_cast<char>(wdata & 0xFF));  
      return;  
    }

    Memory::pmem_write(waddr, wdata, wmask);
}

static riscv32_CPU_state ref;

void print_memory(paddr_t start_addr, size_t size) {
    // Allocate buffers for memory data
    std::vector<uint8_t> ref_mem(size, 0); // Buffer for REF memory
    std::vector<uint8_t> dut_mem(size, 0); // Buffer for DUT memory

    // Fetch memory data from REF
    ref_difftest_memcpy(start_addr, ref_mem.data(), size, DIFFTEST_TO_DUT);

    // Fetch memory data from DUT
    for (size_t i = 0; i < size; ++i) {
        dut_mem[i] = Memory::pmem_read(start_addr + i) & 0xFF; // Read byte by byte
    }

    // Print the memory in a more readable format
    std::cout << "\nMemory Dump (Start Address: 0x" << std::hex << start_addr << ", Size: " << std::dec << size << " bytes)" << std::endl;
    std::cout << "-------------------------------------------------------------------------------" << std::endl;
    std::cout << "| Address      | REF Value  | DUT Value  | Match |" << std::endl;
    std::cout << "-------------------------------------------------------------------------------" << std::endl;

    for (size_t i = 0; i < size; ++i) {
        paddr_t addr = start_addr + i;
        bool match = (ref_mem[i] == dut_mem[i]);

        // Print memory content with formatting
        std::cout << "| 0x" << std::setw(10) << std::setfill('0') << std::hex << addr
                  << " | 0x" << std::setw(8) << std::setfill('0') << static_cast<int>(ref_mem[i])
                  << " | 0x" << std::setw(8) << std::setfill('0') << static_cast<int>(dut_mem[i])
                  << " |  " << (match ? "Yes" : "No ") << "  |" << std::endl;
    }

    std::cout << "-------------------------------------------------------------------------------" << std::endl;
}

#ifdef DIFFTEST
int check_dut_and_ref(Vysyx_24120009_core* top, paddr_t start_addr, size_t size) {
  // ----------- 检查寄存器 -----------
  // Compare DUT registers with REF registers
  for (int i = 0; i < 32; i++) {
      if (rf_values[i] != ref.gpr[i]) {
          std::cerr << "Register mismatch at x" << i 
                    << " - DUT: 0x" << std::hex << rf_values[i] 
                    << " REF: 0x" << ref.gpr[i] 
                    << std::endl;
          
          // Print all registers of DUT (rf_values) and REF (ref.gpr)
          std::cerr << "DUT Registers (rf_values):" << std::endl;
          for (int j = 0; j < 32; j++) {
              std::cerr << "x" << j << ": 0x" << std::hex << rf_values[j] << std::endl;
          }
          std::cerr << "REF Registers (ref.gpr):" << std::endl;
          for (int j = 0; j < 32; j++) {
              std::cerr << "x" << j << ": 0x" << std::hex << ref.gpr[j] << std::endl;
          }

          // Stop the simulation on a mismatch
          return -1;  
      }
  }

  // Compare program counter (PC) between DUT and REF
  if (top->imem_addr_debug != ref.pc) {
      std::cerr << "PC mismatch - DUT: 0x" << std::hex << top->imem_addr_debug 
                << " REF: 0x" << std::hex << ref.pc << std::endl;
      
      // Print DUT and REF register values (optional)
      std::cerr << "DUT Registers (rf_values):" << std::endl;
      for (int j = 0; j < 32; j++) {
          std::cerr << "x" << j << ": 0x" << std::hex << rf_values[j] << std::endl;
      }
      std::cerr << "REF Registers (ref.gpr):" << std::endl;
      for (int j = 0; j < 32; j++) {
          std::cerr << "x" << j << ": 0x" << std::hex << ref.gpr[j] << std::endl;
      }

      return -1;  // End simulation
  }

#ifdef ENABLE_MEMORY_CHECK
  // ----------- 检查内存 -----------
  // Allocate buffers for memory comparison
  std::vector<uint8_t> ref_mem(size, 0); // Buffer to store memory from REF
  std::vector<uint8_t> dut_mem(size, 0); // Buffer to store memory from DUT

  // Copy memory from REF to ref_mem buffer
  ref_difftest_memcpy(start_addr, ref_mem.data(), size, DIFFTEST_TO_DUT);

  // Copy memory from DUT to dut_mem buffer
  for (size_t i = 0; i < size; ++i) {
      dut_mem[i] = Memory::pmem_read(start_addr + i) & 0xFF; // Read one byte at a time
  }

  // Compare REF memory and DUT memory
  if (memcmp(ref_mem.data(), dut_mem.data(), size) != 0) {
      // If there's a mismatch, find the first mismatched byte
      for (size_t i = 0; i < size; ++i) {
          if (ref_mem[i] != dut_mem[i]) {
              std::cerr << "Memory mismatch detected!" << std::endl;
              std::cerr << "Address: 0x" << std::hex << (start_addr + i) << std::endl;
              std::cerr << "REF: 0x" << std::hex << static_cast<int>(ref_mem[i]) << std::endl;
              std::cerr << "DUT: 0x" << std::hex << static_cast<int>(dut_mem[i]) << std::endl;
              print_memory((start_addr + i), 40); // Optional memory dump
              return -1;
          }
      }
  }
#endif
  // If no mismatches, return 0
  return 0;
}
#endif

void tick(Vysyx_24120009_core* top, bool silent_mode ) {
    top->clk = 0;
    top->eval();
    
    if (!silent_mode ) {
      // print some debug info when registers have yet been updated!
      printf("------------------------------------------------------------------------------\n");
      std::cout << "Op1: 0x" << std::setw(8) << std::setfill('0') << std::hex << top->Op1_debug
                << ", Op2: 0x" << std::setw(8) << std::setfill('0') << std::hex << top->Op2_debug
                << ", wb_data: 0x" << std::setw(8) << std::setfill('0') << std::hex << top->reg_write_data_debug
                << ", Instruction: 0x" << std::setw(8) << std::setfill('0') << std::hex << top->inst_debug
                << ", PC: 0x" << std::setw(8) << std::setfill('0') << std::hex << top->pc_debug
                << ", PC_PLUS4: 0x" << std::hex << static_cast<int>(top->pc_plus4_debug) // Cast to int for proper printing
                << ", rf_we_debug: 0x" << std::hex << static_cast<int>(top->rf_we_debug) // Cast to int for proper printing
                << ", wb_sel_debug: 0x" << std::hex << static_cast<int>(top->wb_sel_debug) // Cast to int for proper printing
                << ", opcode: 0x" << std::setw(2) << std::setfill('0') << std::hex << static_cast<int>(top->opcode_debug) // Cast to int for proper printing
                << ", pc_wen: 0x" << std::hex << static_cast<int>(top->pc_wen_debug) // Cast to int for proper printing
                << ", result_from_EXU: 0x" << std::setw(8) << std::setfill('0') << std::hex << top->result_from_EXU_to_MEM_debug
                << ", result_from_MEM: 0x" << std::setw(8) << std::setfill('0') << std::hex << top->result_from_MEM_to_WBU_debug
                << ", result_from_WB: 0x" << std::setw(8) << std::setfill('0') << std::hex << top->result_from_WB_debug
                << ", alu_op: 0x" << std::setw(2) << std::setfill('0') << std::hex << static_cast<int>(top->alu_op_debug) // Cast to int for proper printing
                << ", inst_from_EXU_to_MEM_debug: 0x" << std::setw(8) << std::setfill('0') << std::hex << top->inst_from_EXU_to_MEM_debug
                << ", mem_active: 0x" << std::setw(2) << std::setfill('0') << std::hex << static_cast<int>(top->mem_active_debug)
                << ", mem_access: 0x" << std::setw(2) << std::setfill('0') << std::hex << static_cast<int>(top->mem_access_done_debug)
                << ". dmem_rdata_from_MEM: 0x" << std::setw(8) << std::setfill('0') << std::hex << top->dmem_rdata_from_MEM_to_WBU_debug
                << ", wt_res_valid: 0x" << std::setw(2) << std::setfill('0') << std::hex << static_cast<int>(top->wt_res_valid_debug)
                << ", wbu_active: 0x" << std::setw(2) << std::setfill('0') << std::hex << static_cast<int>(top->wbu_active_debug)
                << std::dec << std::endl;
    }
  
/*
    // print some debug info of memory write
    if (top->mem_wen_debug == 1 && !silent_mode ) {  
        std::cout << "Memory Write - Addr: 0x" << std::setw(8) << std::setfill('0') << std::hex << top->dmem_addr_debug
                << ", Data: 0x" << std::setw(8) << std::setfill('0') << top->dmem_wdata_debug
                << ", Mask: 0x" << std::setw(2) << static_cast<unsigned>(top->wmask_debug) 
                << std::dec << std::endl;
        print_memory(top->dmem_addr_debug, 20);
    }

    // print some debug info of memory read
    if (top->mem_en_debug == 1 && top->mem_wen_debug != 1 && !silent_mode ) {  
            std::cout << "Memory Read  - Addr: 0x" << std::setw(8) << std::setfill('0') << std::hex << top->dmem_addr_debug
                      << std::dec << std::endl;
    }
*/

    top->clk = 1;
    top->eval();
    Verilated::timeInc(1); // 增加仿真时间
}

void reset(Vysyx_24120009_core* top, int cycles) {
    top->rst = 1;
    for (int i = 0; i < cycles; ++i) {
        tick(top, true);  // forbidden single-step mode
    }
    top->rst = 0;
}

/* We use the `readline' library to provide more flexibility to read from stdin. */
static char* rl_gets() {
    static char *line_read = NULL;
  
    if (line_read) {
      free(line_read);
      line_read = NULL;
    }
  
    line_read = readline("(npc) ");
  
    if (line_read && *line_read) {
      add_history(line_read);
    }
  
    return line_read;
  }
  
int wbu_active_debug_old;
static int execute_single_step() {
  tick(top, is_silent_mode);  
#ifdef DIFFTEST
  if (wbu_active_debug_old == 1) {
    printf("enable difftest: %d\n", top->wbu_active_debug);
    ref_difftest_regcpy(&ref, DIFFTEST_TO_REF);
    ref_difftest_exec(1);
    wbu_active_debug_old = top->wbu_active_debug;
    return check_dut_and_ref(top, 0x80000000, 0x1000);
  } else {
    wbu_active_debug_old = top->wbu_active_debug;
    return 0;
  }
#else 
  return 0;
#endif
}

static int cmd_c(char *args) {
  while(!Verilated::gotFinish()) {
    int ret = execute_single_step();
    if (ret < 0) return -1;
    total_cycle++;
  }
  return 0;
}

static int cmd_q(char *args) {
  return -1;
}

static int cmd_si(char* args);

static int cmd_x(char* args);

static int cmd_info(char* args);

static struct {
  const char *name;
  const char *description;
  int (*handler) (char *);
} cmd_table [] = {
  { "c", "Continue the execution of the program", cmd_c },
  { "q", "Exit NPC", cmd_q },
  { "si", "Single-step execute N instructions and then pause. If N is not provided, default to 1", cmd_si },
  { "info", "Print registers", cmd_info},
  { "x", "Use the expression as the starting memory address, and output N consecutive 4-byte blocks in hexadecimal", cmd_x}
};

#define NR_CMD 5

static int cmd_si(char* args) {
  char *arg = strtok(NULL, "");

  if (arg == NULL) {
      // 单步执行
      int ret = execute_single_step();
      if (ret < 0) return -1;
  } else {
      // 多步执行
      int steps = atoi(arg);
      for (int i = 0; i < steps; i++) {
          int ret = execute_single_step();
          if (ret < 0) return -1;
      }
  }

  return 0;
}

static int cmd_info(char* args){
  char *arg = strtok(NULL, "");

  if (arg == NULL){
    printf("info r : 打印寄存器状态\n");
  } else if (strcmp(arg, "r") == 0) {
    print_register_values();
  } else {
    printf("Unknown arg '%s'\n", arg);
  }
  return 0;
}

static int cmd_x(char* args){
  int arg0;
  char arg1[100]; 

  if (args == NULL){
    printf("Lack args\n");
    return 0;
  }
    
  if (sscanf(args, "%d %[^\n]", &arg0, arg1) != 2) {
    printf("Invalid args\n");
    return 0;
  }
  
  int len = 4 * arg0;

  print_memory((paddr_t)((uintptr_t)arg1 & 0xFFFFFFFF), len);

  return 0;
}

int sdb_mainloop() {
  for (char *str; (str = rl_gets()) != NULL && !Verilated::gotFinish(); ) {
    char *str_end = str + strlen(str);

    /* extract the first token as the command */
    char *cmd = strtok(str, " ");
    if (cmd == NULL) { continue; }

    /* treat the remaining string as the arguments,
    * which may need further parsing
    */
    char *args = cmd + strlen(cmd) + 1;
    if (args >= str_end) {
      args = NULL;
    }

    int i;
    for (i = 0; i < NR_CMD; i ++) {
      if (strcmp(cmd, cmd_table[i].name) == 0) {
        if (cmd_table[i].handler(args) < 0) { return -1; }
        break;
      }
    }

    if (i == NR_CMD) { printf("Unknown command '%s'\n", cmd); }
  }
  return 0;
}
  
int main(int argc, char **argv) {
    Verilated::commandArgs(argc, argv);
    top = new Vysyx_24120009_core;

    // Default to single step mode (if no argument is provided)
    step_mode = true;
    if (argc > 2) {
        std::string mode = argv[2];
        if (mode == "step") {
            step_mode = true; // Single-step mode
        } else if (mode == "run") {
            step_mode = false; // Run mode (continuous execution)
        } else {
            std::cerr << "Invalid step_mode argument. Use 'step' or 'run'." << std::endl;
            return -1; // Exit with error code
        }
    }

    // Load program
    load_program(argv[1]);

#ifdef DIFFTEST
    // Initialize difftest
    init_difftest("/root/ysyx-workbench/nemu/build/riscv32-nemu-interpreter-so", 0);
    // Copy the program to the reference model
    ref_difftest_meminit(argv[1]);  
#endif

    // Reset
    reset(top, 10); // Reset for 10 cycles
    
    if (step_mode) {
      if (sdb_mainloop() < 0) return -1;
    } else {
      if (cmd_c(NULL) < 0) return -1;
      printf("total cycle: %d\n", total_cycle);
    }
/*
    while(!Verilated::gotFinish()) {
        if (step_mode) {
            std::string input;
            std::cout << "(npc) : ";
            std::getline(std::cin, input);

            // 根据用户输入的命令来决定行为
            if (input == "si") {
                // 执行单步操作
                tick(top, step_mode, false);  // 执行一次 tick
                // ref execute one instruction
                ref_difftest_exec(1);
                // Copy registers from DUT to REF and compare them
                ref_difftest_regcpy(&ref, DIFFTEST_TO_REF);
                // Check if the registers are consistent
                int ret = check_reg(top);
                if (ret < 0) return -1;                 
                // Check memory consistency
                ret = check_memory(0x80000000, 0x1000); 
                if (ret < 0) return -1;
            } 
            else if (input == "info r") {
                // 打印寄存器信息，不进行 tick
                print_register_values();  // 打印寄存器
            } 
            else if (input == "q") {
                // 退出仿真
                Verilated::gotFinish(true);  
            }
            else {
                std::cout << "Unknown command!" << std::endl;
            }
        } else {
            tick(top, step_mode, true);  
            // ref execute one instruction
            ref_difftest_exec(1);
            // Copy registers from DUT to REF and compare them
            ref_difftest_regcpy(&ref, DIFFTEST_TO_REF);
            // Check if the registers are consistent
            int ret = check_reg(top);
            if (ret < 0) return -1;
            // Check memory consistency
            ret = check_memory(0x80000000, 0x1000); 
            if (ret < 0) return -1;
        }
    } 
*/
    delete top;
    return 0;
}


