"OpCode","Cycles","CPU State","CPU Halt","CPU Error","R1","R1","R2","R3","R4","R5"
"add imm",4,0,0,0,0,2,0,0,0,0
"add reg",4,0,0,0,0,2,1,0,0,0
"sub imm",4,0,0,0,0,1,0,0,0,0
"sub reg",4,0,0,0,0,1,1,0,0,0
"mul imm",4,0,0,0,0,4,0,0,0,0
"mul reg",4,0,0,0,0,4,2,0,0,0
"div imm",76,0,0,0,0,2,0,0,0,0
"div reg",76,0,0,0,0,2,2,0,0,0
"or imm",4,0,0,0,0,3,0,0,0,0
"or reg",4,0,0,0,0,3,1,0,0,0
"and imm",4,0,0,0,0,2,0,0,0,0
"and reg",4,0,0,0,0,2,2,0,0,0
"lsh imm",7,0,0,0,0,16,0,0,0,0
"lsh reg",7,0,0,0,0,16,4,0,0,0
"rsh imm",7,0,0,0,0,2,0,0,0,0
"rsh reg",7,0,0,0,0,2,3,0,0,0
"neg",4,0,0,0,0,18446744073709551613,0,0,0,0
"mod imm",76,0,0,0,0,1,0,0,0,0
"mod reg",76,0,0,0,0,1,2,0,0,0
"xor imm",4,0,0,0,0,5,0,0,0,0
"xor reg",4,0,0,0,0,5,2,0,0,0
"mov imm",4,0,0,0,0,2,0,0,0,0
"arsh imm",7,0,0,0,0,18446603336221196288,0,0,0,0
"arsh reg",7,0,0,0,0,18446603336221196288,16,0,0,0
"le16",4,0,0,0,0,43707,0,0,0,0
"le32",4,0,0,0,0,2864434397,0,0,0,0
"le64",4,0,0,0,0,12302652060662169617,0,0,0,0
"be16",4,0,0,0,0,48042,0,0,0,0
"be32",4,0,0,0,0,3721182122,0,0,0,0
"be64",4,0,0,0,0,1225260500033256362,0,0,0,0
"add32 imm",4,0,0,0,0,2,0,0,0,0
"add32 reg",4,0,0,0,0,2,1,0,0,0
"sub32 imm",4,0,0,0,0,1,0,0,0,0
"sub32 reg",4,0,0,0,0,1,1,0,0,0
"mul32 imm",4,0,0,0,0,4,0,0,0,0
"mul32 reg",4,0,0,0,0,4,2,0,0,0
"div32 imm",76,0,0,0,0,2,0,0,0,0
"div32 reg",76,0,0,0,0,2,2,0,0,0
"or32 imm",4,0,0,0,0,3,0,0,0,0
"or32 reg",4,0,0,0,0,3,1,0,0,0
"and32 imm",4,0,0,0,0,2,0,0,0,0
"and32 reg",4,0,0,0,0,2,2,0,0,0
"lsh32 imm",7,0,0,0,0,16,0,0,0,0
"lsh32 reg",7,0,0,0,0,16,4,0,0,0
"rsh32 imm",7,0,0,0,0,2,0,0,0,0
"rsh32 reg",7,0,0,0,0,2,3,0,0,0
"neg32",4,0,0,0,0,4294967293,0,0,0,0
"mod32 imm",76,0,0,0,0,1,0,0,0,0
"mod32 reg",76,0,0,0,0,1,2,0,0,0
"xor32 imm",4,0,0,0,0,5,0,0,0,0
"xor32 reg",4,0,0,0,0,5,2,0,0,0
"mov32 imm",4,0,0,0,0,2,0,0,0,0
"arsh32 imm",7,0,0,0,0,4294934528,0,0,0,0
"arsh32 reg",7,0,0,0,0,4294934528,16,0,0,0
"ldxb",17,0,0,0,0,1,68,0,0,0
"ldxh",17,0,0,0,0,1,21828,0,0,0
"ldxw",17,0,0,0,0,1,2003195204,0,0,0
"ldxdw",17,0,0,0,0,1,13522789642531132740,0,0,0
"stxb",19,0,0,0,0,1,64,0,0,0
"stxh",20,0,0,0,0,1,20544,0,0,0
"stxw",22,0,0,0,0,1,1885360192,0,0,0
"stxdw",26,0,0,0,0,1,12727331428264595520,0,0,0
"lddw",8,0,0,0,0,13522789642531132740,0,0,0,0
"stb",19,0,0,0,0,1,0,0,0,0
"sth",20,0,0,0,0,1,0,0,0,0
"stw",22,0,0,0,0,1,0,0,0,0
"stdw",26,0,0,0,0,1,0,0,0,0
"ja",4,0,0,0,0,0,0,0,0,0
"jeq imm",4,0,0,0,0,9,0,0,0,0
"jeq reg",4,0,0,0,0,9,9,0,0,0
"jgt imm",4,0,0,0,0,5,0,0,0,0
"jgt reg",4,0,0,0,0,5,6,0,0,0
"jge imm",4,0,0,0,0,5,0,0,0,0
"jge reg",4,0,0,0,0,5,6,0,0,0
"jset imm",4,0,0,0,0,9,0,0,0,0
"jset reg",4,0,0,0,0,9,8,0,0,0
"jne imm",4,0,0,0,0,6,0,0,0,0
"jne reg",4,0,0,0,0,6,7,0,0,0
"jsgt imm",4,0,0,0,0,0,0,0,0,0
"jsgt reg",4,0,0,0,0,0,0,0,0,0
"jsge imm",4,0,0,0,0,0,0,0,0,0
"jsge reg",4,0,0,0,0,0,0,0,0,0
"exit",4,0,1,0,0,0,0,0,0,0
"jlt imm",4,0,0,0,0,3,0,0,0,0
"jlt reg",4,0,0,0,0,3,4,0,0,0
"jle imm",4,0,0,0,0,4,0,0,0,0
"jle reg",4,0,0,0,0,4,5,0,0,0
"jslt imm",4,0,0,0,0,0,0,0,0,0
"jslt reg",4,0,0,0,0,0,0,0,0,0
"jsle imm",4,0,0,0,0,0,0,0,0,0
"jsle reg",4,0,0,0,0,0,0,0,0,0
