P5 Printout for CS 3410
----------------------------------
Trace  		trace.2t.long.txt
Instruction Limit 	none
 *** Cache Configuration *** 
capacity   		   64 B
block_size 		    4 B
associativity 		4-way
n_set 			4
n_cache_line 	16
tag: 28, index: 2, offset: 2
Coherence Protocol: 	vi
lru_on_invalidate_f: 	false
Processing trace...
2 1
Processed 500000 lines.
    *** Results for Core 0 ***
0.n_cpu_accesses 	250001
0.n_loads 		192500
0.n_stores 		57501
0.n_hits 		0
0.n_misses 		250001
0.hit_rate 		0.00
0.miss_rate 		100.00
0.n_upgrade_miss 	0
0.n_bus_snoops 	249999
0.n_snoop_hits 	0
0.n_writebacks 	57494
Memory Traffic:
0.B_written_bus_to_cache 	1000004
0.B_written_cache_to_bus_wb 	229976
0.B_written_cache_to_bus_wt 	0
0.B_total_traffic_wb 	1229980
0.B_total_traffic_wt 	0
    *** Results for Core 1 ***
1.n_cpu_accesses 	249999
1.n_loads 		166714
1.n_stores 		83285
1.n_hits 		0
1.n_misses 		249999
1.hit_rate 		0.00
1.miss_rate 		100.00
1.n_upgrade_miss 	0
1.n_bus_snoops 	250001
1.n_snoop_hits 	0
1.n_writebacks 	83270
Memory Traffic:
1.B_written_bus_to_cache 	999996
1.B_written_cache_to_bus_wb 	333080
1.B_written_cache_to_bus_wt 	0
1.B_total_traffic_wb 	1333076
1.B_total_traffic_wt 	0
