{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1738732636755 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1738732636755 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Feb  5 02:17:16 2025 " "Processing started: Wed Feb  5 02:17:16 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1738732636755 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738732636755 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off datapath -c datapath " "Command: quartus_map --read_settings_files=on --write_settings_files=off datapath -c datapath" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738732636755 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1738732637079 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1738732637079 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/gdcon/documentos/validador/validador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/gdcon/documentos/validador/validador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 validador-validador_arch " "Found design unit 1: validador-validador_arch" {  } { { "../validador/validador.vhd" "" { Text "C:/Users/gdcon/Documentos/validador/validador.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738732644096 ""} { "Info" "ISGN_ENTITY_NAME" "1 validador " "Found entity 1: validador" {  } { { "../validador/validador.vhd" "" { Text "C:/Users/gdcon/Documentos/validador/validador.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738732644096 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738732644096 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.vhd 2 1 " "Found 2 design units, including 1 entities, in source file datapath.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 datapath-sistema_arch " "Found design unit 1: datapath-sistema_arch" {  } { { "datapath.vhd" "" { Text "C:/Users/gdcon/Documentos/datapath/datapath.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738732644098 ""} { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "datapath.vhd" "" { Text "C:/Users/gdcon/Documentos/datapath/datapath.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738732644098 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738732644098 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file datapath_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 datapath_tb-tb_arch " "Found design unit 1: datapath_tb-tb_arch" {  } { { "datapath_tb.vhd" "" { Text "C:/Users/gdcon/Documentos/datapath/datapath_tb.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738732644099 ""} { "Info" "ISGN_ENTITY_NAME" "1 datapath_tb " "Found entity 1: datapath_tb" {  } { { "datapath_tb.vhd" "" { Text "C:/Users/gdcon/Documentos/datapath/datapath_tb.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738732644099 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738732644099 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "datapath " "Elaborating entity \"datapath\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1738732644124 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "validador validador:U1 " "Elaborating entity \"validador\" for hierarchy \"validador:U1\"" {  } { { "datapath.vhd" "U1" { Text "C:/Users/gdcon/Documentos/datapath/datapath.vhd" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1738732644139 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "disp1\[1\] GND " "Pin \"disp1\[1\]\" is stuck at GND" {  } { { "datapath.vhd" "" { Text "C:/Users/gdcon/Documentos/datapath/datapath.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1738732644550 "|datapath|disp1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "disp1\[3\] VCC " "Pin \"disp1\[3\]\" is stuck at VCC" {  } { { "datapath.vhd" "" { Text "C:/Users/gdcon/Documentos/datapath/datapath.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1738732644550 "|datapath|disp1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "disp1\[6\] GND " "Pin \"disp1\[6\]\" is stuck at GND" {  } { { "datapath.vhd" "" { Text "C:/Users/gdcon/Documentos/datapath/datapath.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1738732644550 "|datapath|disp1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "disp2\[1\] GND " "Pin \"disp2\[1\]\" is stuck at GND" {  } { { "datapath.vhd" "" { Text "C:/Users/gdcon/Documentos/datapath/datapath.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1738732644550 "|datapath|disp2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "disp2\[3\] VCC " "Pin \"disp2\[3\]\" is stuck at VCC" {  } { { "datapath.vhd" "" { Text "C:/Users/gdcon/Documentos/datapath/datapath.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1738732644550 "|datapath|disp2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "disp2\[6\] GND " "Pin \"disp2\[6\]\" is stuck at GND" {  } { { "datapath.vhd" "" { Text "C:/Users/gdcon/Documentos/datapath/datapath.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1738732644550 "|datapath|disp2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "disp3\[1\] GND " "Pin \"disp3\[1\]\" is stuck at GND" {  } { { "datapath.vhd" "" { Text "C:/Users/gdcon/Documentos/datapath/datapath.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1738732644550 "|datapath|disp3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "disp3\[3\] VCC " "Pin \"disp3\[3\]\" is stuck at VCC" {  } { { "datapath.vhd" "" { Text "C:/Users/gdcon/Documentos/datapath/datapath.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1738732644550 "|datapath|disp3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "disp3\[6\] GND " "Pin \"disp3\[6\]\" is stuck at GND" {  } { { "datapath.vhd" "" { Text "C:/Users/gdcon/Documentos/datapath/datapath.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1738732644550 "|datapath|disp3[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1738732644550 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1738732644615 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1738732644877 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1738732644877 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "50 " "Implemented 50 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1738732644906 ""} { "Info" "ICUT_CUT_TM_OPINS" "25 " "Implemented 25 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1738732644906 ""} { "Info" "ICUT_CUT_TM_LCELLS" "17 " "Implemented 17 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1738732644906 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1738732644906 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 11 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4884 " "Peak virtual memory: 4884 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1738732644920 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Feb  5 02:17:24 2025 " "Processing ended: Wed Feb  5 02:17:24 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1738732644920 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1738732644920 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:12 " "Total CPU time (on all processors): 00:00:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1738732644920 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1738732644920 ""}
