
---------- Begin Simulation Statistics ----------
final_tick                               594362402500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 214081                       # Simulator instruction rate (inst/s)
host_mem_usage                                 977924                       # Number of bytes of host memory used
host_op_rate                                   214682                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  4904.69                       # Real time elapsed on the host
host_tick_rate                              121182498                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1050000001                       # Number of instructions simulated
sim_ops                                    1052950274                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.594362                       # Number of seconds simulated
sim_ticks                                594362402500                       # Number of ticks simulated
system.cpu.Branches                          47777946                       # Number of branches fetched
system.cpu.committedInsts                  1000000001                       # Number of instructions committed
system.cpu.committedOps                    1002907212                       # Number of ops (including micro ops) committed
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                           20                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                           20                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                       1002907620                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                 1002907620                       # Number of busy cycles
system.cpu.num_cc_register_reads            531145311                       # number of times the CC registers were read
system.cpu.num_cc_register_writes           531538812                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts     46786996                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                      784476                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses             953055447                       # Number of integer alu accesses
system.cpu.num_int_insts                    953055447                       # number of integer instructions
system.cpu.num_int_register_reads          2006139414                       # number of times the integer registers were read
system.cpu.num_int_register_writes          804721122                       # number of times the integer registers were written
system.cpu.num_load_insts                   281951273                       # Number of load instructions
system.cpu.num_mem_refs                     430350499                       # number of memory refs
system.cpu.num_store_insts                  148399226                       # Number of store instructions
system.cpu.num_vec_alu_accesses               5492552                       # Number of vector alu accesses
system.cpu.num_vec_insts                      5492552                       # number of vector instructions
system.cpu.num_vec_register_reads             7301563                       # number of times the vector registers were read
system.cpu.num_vec_register_writes            4782710                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                 82965      0.01%      0.01% # Class of executed instruction
system.cpu.op_class::IntAlu                 568024006     56.64%     56.65% # Class of executed instruction
system.cpu.op_class::IntMult                   445019      0.04%     56.69% # Class of executed instruction
system.cpu.op_class::IntDiv                        23      0.00%     56.69% # Class of executed instruction
system.cpu.op_class::FloatAdd                  670197      0.07%     56.76% # Class of executed instruction
system.cpu.op_class::FloatCmp                  545043      0.05%     56.81% # Class of executed instruction
system.cpu.op_class::FloatCvt                  301502      0.03%     56.84% # Class of executed instruction
system.cpu.op_class::FloatMult                 171646      0.02%     56.86% # Class of executed instruction
system.cpu.op_class::FloatMultAcc              396081      0.04%     56.90% # Class of executed instruction
system.cpu.op_class::FloatDiv                  157918      0.02%     56.91% # Class of executed instruction
system.cpu.op_class::FloatMisc                 250918      0.03%     56.94% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     56.94% # Class of executed instruction
system.cpu.op_class::SimdAdd                   242769      0.02%     56.96% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     56.96% # Class of executed instruction
system.cpu.op_class::SimdAlu                   566619      0.06%     57.02% # Class of executed instruction
system.cpu.op_class::SimdCmp                   322984      0.03%     57.05% # Class of executed instruction
system.cpu.op_class::SimdCvt                    98390      0.01%     57.06% # Class of executed instruction
system.cpu.op_class::SimdMisc                  281041      0.03%     57.09% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     57.09% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     57.09% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     57.09% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     57.09% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     57.09% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     57.09% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     57.09% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     57.09% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     57.09% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     57.09% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     57.09% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     57.09% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     57.09% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     57.09% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     57.09% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     57.09% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     57.09% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     57.09% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     57.09% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     57.09% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     57.09% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     57.09% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     57.09% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     57.09% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     57.09% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     57.09% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     57.09% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     57.09% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     57.09% # Class of executed instruction
system.cpu.op_class::MemRead                281951273     28.11%     85.20% # Class of executed instruction
system.cpu.op_class::MemWrite               148399226     14.80%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                 1002907620                       # Class of executed instruction
system.cpu.workload.numSyscalls                    43                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       792533                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       1618327                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.Branches                   2317131                       # Number of branches fetched
system.switch_cpus.committedInsts            50000000                       # Number of instructions committed
system.switch_cpus.committedOps              50043062                       # Number of ops (including micro ops) committed
system.switch_cpus.dtb.accesses                     0                       # DTB accesses
system.switch_cpus.dtb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.hits                         0                       # DTB hits
system.switch_cpus.dtb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.dtb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.dtb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.dtb.misses                       0                       # DTB misses
system.switch_cpus.dtb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.read_accesses                0                       # DTB read accesses
system.switch_cpus.dtb.read_hits                    0                       # DTB read hits
system.switch_cpus.dtb.read_misses                  0                       # DTB read misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.dtb.write_accesses               0                       # DTB write accesses
system.switch_cpus.dtb.write_hits                   0                       # DTB write hits
system.switch_cpus.dtb.write_misses                 0                       # DTB write misses
system.switch_cpus.idle_fraction             0.843684                       # Percentage of idle cycles
system.switch_cpus.itb.accesses                     0                       # DTB accesses
system.switch_cpus.itb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.hits                         0                       # DTB hits
system.switch_cpus.itb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.itb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.itb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.itb.misses                       0                       # DTB misses
system.switch_cpus.itb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.not_idle_fraction         0.156316                       # Percentage of non-idle cycles
system.switch_cpus.numCycles                185817186                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.num_busy_cycles       29046274.182250                       # Number of busy cycles
system.switch_cpus.num_cc_register_reads     26698488                       # number of times the CC registers were read
system.switch_cpus.num_cc_register_writes     26719365                       # number of times the CC registers were written
system.switch_cpus.num_conditional_control_insts      2292105                       # number of instructions that are conditional controls
system.switch_cpus.num_fp_alu_accesses              0                       # Number of float alu accesses
system.switch_cpus.num_fp_insts                     0                       # number of float instructions
system.switch_cpus.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus.num_func_calls               20840                       # number of times a function call or return occured
system.switch_cpus.num_idle_cycles       156770911.817750                       # Number of idle cycles
system.switch_cpus.num_int_alu_accesses      47652289                       # Number of integer alu accesses
system.switch_cpus.num_int_insts             47652289                       # number of integer instructions
system.switch_cpus.num_int_register_reads    100418595                       # number of times the integer registers were read
system.switch_cpus.num_int_register_writes     40253324                       # number of times the integer registers were written
system.switch_cpus.num_load_insts            14153969                       # Number of load instructions
system.switch_cpus.num_mem_refs              21563195                       # number of memory refs
system.switch_cpus.num_store_insts            7409226                       # Number of store instructions
system.switch_cpus.num_vec_alu_accesses        150738                       # Number of vector alu accesses
system.switch_cpus.num_vec_insts               150738                       # number of vector instructions
system.switch_cpus.num_vec_register_reads       203230                       # number of times the vector registers were read
system.switch_cpus.num_vec_register_writes       124426                       # number of times the vector registers were written
system.switch_cpus.op_class::No_OpClass          3291      0.01%      0.01% # Class of executed instruction
system.switch_cpus.op_class::IntAlu          28348342     56.65%     56.65% # Class of executed instruction
system.switch_cpus.op_class::IntMult            16576      0.03%     56.69% # Class of executed instruction
system.switch_cpus.op_class::IntDiv                 0      0.00%     56.69% # Class of executed instruction
system.switch_cpus.op_class::FloatAdd           20880      0.04%     56.73% # Class of executed instruction
system.switch_cpus.op_class::FloatCmp           20877      0.04%     56.77% # Class of executed instruction
system.switch_cpus.op_class::FloatCvt            4246      0.01%     56.78% # Class of executed instruction
system.switch_cpus.op_class::FloatMult             42      0.00%     56.78% # Class of executed instruction
system.switch_cpus.op_class::FloatMultAcc           24      0.00%     56.78% # Class of executed instruction
system.switch_cpus.op_class::FloatDiv            4150      0.01%     56.79% # Class of executed instruction
system.switch_cpus.op_class::FloatMisc            120      0.00%     56.79% # Class of executed instruction
system.switch_cpus.op_class::FloatSqrt              0      0.00%     56.79% # Class of executed instruction
system.switch_cpus.op_class::SimdAdd             9873      0.02%     56.81% # Class of executed instruction
system.switch_cpus.op_class::SimdAddAcc             0      0.00%     56.81% # Class of executed instruction
system.switch_cpus.op_class::SimdAlu            23421      0.05%     56.85% # Class of executed instruction
system.switch_cpus.op_class::SimdCmp            13164      0.03%     56.88% # Class of executed instruction
system.switch_cpus.op_class::SimdCvt             4144      0.01%     56.89% # Class of executed instruction
system.switch_cpus.op_class::SimdMisc           10717      0.02%     56.91% # Class of executed instruction
system.switch_cpus.op_class::SimdMult               0      0.00%     56.91% # Class of executed instruction
system.switch_cpus.op_class::SimdMultAcc            0      0.00%     56.91% # Class of executed instruction
system.switch_cpus.op_class::SimdShift              0      0.00%     56.91% # Class of executed instruction
system.switch_cpus.op_class::SimdShiftAcc            0      0.00%     56.91% # Class of executed instruction
system.switch_cpus.op_class::SimdDiv                0      0.00%     56.91% # Class of executed instruction
system.switch_cpus.op_class::SimdSqrt               0      0.00%     56.91% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAdd            0      0.00%     56.91% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAlu            0      0.00%     56.91% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCmp            0      0.00%     56.91% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCvt            0      0.00%     56.91% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatDiv            0      0.00%     56.91% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMisc            0      0.00%     56.91% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMult            0      0.00%     56.91% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMultAcc            0      0.00%     56.91% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatSqrt            0      0.00%     56.91% # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAdd            0      0.00%     56.91% # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAlu            0      0.00%     56.91% # Class of executed instruction
system.switch_cpus.op_class::SimdReduceCmp            0      0.00%     56.91% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceAdd            0      0.00%     56.91% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceCmp            0      0.00%     56.91% # Class of executed instruction
system.switch_cpus.op_class::SimdAes                0      0.00%     56.91% # Class of executed instruction
system.switch_cpus.op_class::SimdAesMix             0      0.00%     56.91% # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash            0      0.00%     56.91% # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash2            0      0.00%     56.91% # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash            0      0.00%     56.91% # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash2            0      0.00%     56.91% # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma2            0      0.00%     56.91% # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma3            0      0.00%     56.91% # Class of executed instruction
system.switch_cpus.op_class::SimdPredAlu            0      0.00%     56.91% # Class of executed instruction
system.switch_cpus.op_class::MemRead         14153969     28.28%     85.19% # Class of executed instruction
system.switch_cpus.op_class::MemWrite         7409226     14.81%    100.00% # Class of executed instruction
system.switch_cpus.op_class::FloatMemRead            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus.op_class::FloatMemWrite            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus.op_class::IprAccess              0      0.00%    100.00% # Class of executed instruction
system.switch_cpus.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus.op_class::total           50043062                       # Class of executed instruction
system.switch_cpus_1.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus_1.branchPred.BTBHitPct          nan                       # BTB Hit Percentage
system.switch_cpus_1.branchPred.BTBHits             0                       # Number of BTB hits
system.switch_cpus_1.branchPred.BTBLookups            0                       # Number of BTB lookups
system.switch_cpus_1.branchPred.RASInCorrect            0                       # Number of incorrect RAS predictions.
system.switch_cpus_1.branchPred.condIncorrect            0                       # Number of conditional branches incorrect
system.switch_cpus_1.branchPred.condPredicted            0                       # Number of conditional branches predicted
system.switch_cpus_1.branchPred.indirectHits            0                       # Number of indirect target hits.
system.switch_cpus_1.branchPred.indirectLookups            0                       # Number of indirect predictor lookups.
system.switch_cpus_1.branchPred.indirectMisses            0                       # Number of indirect misses.
system.switch_cpus_1.branchPred.lookups             0                       # Number of BP lookups
system.switch_cpus_1.branchPred.loop_predictor.loopPredictorCorrect            0                       # Number of times the loop predictor is the provider and the prediction is correct
system.switch_cpus_1.branchPred.loop_predictor.loopPredictorWrong            0                       # Number of times the loop predictor is the provider and the prediction is wrong
system.switch_cpus_1.branchPred.statistical_corrector.scPredictorCorrect            0                       # Number of time the SC predictor is the provider and the prediction is correct
system.switch_cpus_1.branchPred.statistical_corrector.scPredictorWrong            0                       # Number of time the SC predictor is the provider and the prediction is wrong
system.switch_cpus_1.branchPred.tage.bimodalAltMatchProviderCorrect            0                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is correct
system.switch_cpus_1.branchPred.tage.bimodalAltMatchProviderWrong            0                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is wrong
system.switch_cpus_1.branchPred.tage.tageAltMatchProvider::0            0                       # TAGE provider for alt match
system.switch_cpus_1.branchPred.tage.tageAltMatchProvider::1            0                       # TAGE provider for alt match
system.switch_cpus_1.branchPred.tage.tageAltMatchProvider::2            0                       # TAGE provider for alt match
system.switch_cpus_1.branchPred.tage.tageAltMatchProvider::3            0                       # TAGE provider for alt match
system.switch_cpus_1.branchPred.tage.tageAltMatchProvider::4            0                       # TAGE provider for alt match
system.switch_cpus_1.branchPred.tage.tageAltMatchProvider::5            0                       # TAGE provider for alt match
system.switch_cpus_1.branchPred.tage.tageAltMatchProvider::6            0                       # TAGE provider for alt match
system.switch_cpus_1.branchPred.tage.tageAltMatchProvider::7            0                       # TAGE provider for alt match
system.switch_cpus_1.branchPred.tage.tageAltMatchProvider::8            0                       # TAGE provider for alt match
system.switch_cpus_1.branchPred.tage.tageAltMatchProvider::9            0                       # TAGE provider for alt match
system.switch_cpus_1.branchPred.tage.tageAltMatchProvider::10            0                       # TAGE provider for alt match
system.switch_cpus_1.branchPred.tage.tageAltMatchProvider::11            0                       # TAGE provider for alt match
system.switch_cpus_1.branchPred.tage.tageAltMatchProvider::12            0                       # TAGE provider for alt match
system.switch_cpus_1.branchPred.tage.tageAltMatchProvider::13            0                       # TAGE provider for alt match
system.switch_cpus_1.branchPred.tage.tageAltMatchProvider::14            0                       # TAGE provider for alt match
system.switch_cpus_1.branchPred.tage.tageAltMatchProvider::15            0                       # TAGE provider for alt match
system.switch_cpus_1.branchPred.tage.tageAltMatchProvider::16            0                       # TAGE provider for alt match
system.switch_cpus_1.branchPred.tage.tageAltMatchProvider::17            0                       # TAGE provider for alt match
system.switch_cpus_1.branchPred.tage.tageAltMatchProvider::18            0                       # TAGE provider for alt match
system.switch_cpus_1.branchPred.tage.tageAltMatchProvider::19            0                       # TAGE provider for alt match
system.switch_cpus_1.branchPred.tage.tageAltMatchProvider::20            0                       # TAGE provider for alt match
system.switch_cpus_1.branchPred.tage.tageAltMatchProvider::21            0                       # TAGE provider for alt match
system.switch_cpus_1.branchPred.tage.tageAltMatchProvider::22            0                       # TAGE provider for alt match
system.switch_cpus_1.branchPred.tage.tageAltMatchProvider::23            0                       # TAGE provider for alt match
system.switch_cpus_1.branchPred.tage.tageAltMatchProvider::24            0                       # TAGE provider for alt match
system.switch_cpus_1.branchPred.tage.tageAltMatchProvider::25            0                       # TAGE provider for alt match
system.switch_cpus_1.branchPred.tage.tageAltMatchProvider::26            0                       # TAGE provider for alt match
system.switch_cpus_1.branchPred.tage.tageAltMatchProvider::27            0                       # TAGE provider for alt match
system.switch_cpus_1.branchPred.tage.tageAltMatchProvider::28            0                       # TAGE provider for alt match
system.switch_cpus_1.branchPred.tage.tageAltMatchProvider::29            0                       # TAGE provider for alt match
system.switch_cpus_1.branchPred.tage.tageAltMatchProvider::30            0                       # TAGE provider for alt match
system.switch_cpus_1.branchPred.tage.tageAltMatchProviderCorrect            0                       # Number of times TAGE Alt Match is the provider and the prediction is correct
system.switch_cpus_1.branchPred.tage.tageAltMatchProviderWouldHaveHit            0                       # Number of times TAGE Longest Match is the provider, the prediction is wrong and Alt Match prediction was correct
system.switch_cpus_1.branchPred.tage.tageAltMatchProviderWrong            0                       # Number of times TAGE Alt Match is the provider and the prediction is wrong
system.switch_cpus_1.branchPred.tage.tageBimodalProviderCorrect            0                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is correct
system.switch_cpus_1.branchPred.tage.tageBimodalProviderWrong            0                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is wrong
system.switch_cpus_1.branchPred.tage.tageLongestMatchProvider::0            0                       # TAGE provider for longest match
system.switch_cpus_1.branchPred.tage.tageLongestMatchProvider::1            0                       # TAGE provider for longest match
system.switch_cpus_1.branchPred.tage.tageLongestMatchProvider::2            0                       # TAGE provider for longest match
system.switch_cpus_1.branchPred.tage.tageLongestMatchProvider::3            0                       # TAGE provider for longest match
system.switch_cpus_1.branchPred.tage.tageLongestMatchProvider::4            0                       # TAGE provider for longest match
system.switch_cpus_1.branchPred.tage.tageLongestMatchProvider::5            0                       # TAGE provider for longest match
system.switch_cpus_1.branchPred.tage.tageLongestMatchProvider::6            0                       # TAGE provider for longest match
system.switch_cpus_1.branchPred.tage.tageLongestMatchProvider::7            0                       # TAGE provider for longest match
system.switch_cpus_1.branchPred.tage.tageLongestMatchProvider::8            0                       # TAGE provider for longest match
system.switch_cpus_1.branchPred.tage.tageLongestMatchProvider::9            0                       # TAGE provider for longest match
system.switch_cpus_1.branchPred.tage.tageLongestMatchProvider::10            0                       # TAGE provider for longest match
system.switch_cpus_1.branchPred.tage.tageLongestMatchProvider::11            0                       # TAGE provider for longest match
system.switch_cpus_1.branchPred.tage.tageLongestMatchProvider::12            0                       # TAGE provider for longest match
system.switch_cpus_1.branchPred.tage.tageLongestMatchProvider::13            0                       # TAGE provider for longest match
system.switch_cpus_1.branchPred.tage.tageLongestMatchProvider::14            0                       # TAGE provider for longest match
system.switch_cpus_1.branchPred.tage.tageLongestMatchProvider::15            0                       # TAGE provider for longest match
system.switch_cpus_1.branchPred.tage.tageLongestMatchProvider::16            0                       # TAGE provider for longest match
system.switch_cpus_1.branchPred.tage.tageLongestMatchProvider::17            0                       # TAGE provider for longest match
system.switch_cpus_1.branchPred.tage.tageLongestMatchProvider::18            0                       # TAGE provider for longest match
system.switch_cpus_1.branchPred.tage.tageLongestMatchProvider::19            0                       # TAGE provider for longest match
system.switch_cpus_1.branchPred.tage.tageLongestMatchProvider::20            0                       # TAGE provider for longest match
system.switch_cpus_1.branchPred.tage.tageLongestMatchProvider::21            0                       # TAGE provider for longest match
system.switch_cpus_1.branchPred.tage.tageLongestMatchProvider::22            0                       # TAGE provider for longest match
system.switch_cpus_1.branchPred.tage.tageLongestMatchProvider::23            0                       # TAGE provider for longest match
system.switch_cpus_1.branchPred.tage.tageLongestMatchProvider::24            0                       # TAGE provider for longest match
system.switch_cpus_1.branchPred.tage.tageLongestMatchProvider::25            0                       # TAGE provider for longest match
system.switch_cpus_1.branchPred.tage.tageLongestMatchProvider::26            0                       # TAGE provider for longest match
system.switch_cpus_1.branchPred.tage.tageLongestMatchProvider::27            0                       # TAGE provider for longest match
system.switch_cpus_1.branchPred.tage.tageLongestMatchProvider::28            0                       # TAGE provider for longest match
system.switch_cpus_1.branchPred.tage.tageLongestMatchProvider::29            0                       # TAGE provider for longest match
system.switch_cpus_1.branchPred.tage.tageLongestMatchProvider::30            0                       # TAGE provider for longest match
system.switch_cpus_1.branchPred.tage.tageLongestMatchProviderCorrect            0                       # Number of times TAGE Longest Match is the provider and the prediction is correct
system.switch_cpus_1.branchPred.tage.tageLongestMatchProviderWouldHaveHit            0                       # Number of times TAGE Alt Match is the provider, the prediction is wrong and Longest Match prediction was correct
system.switch_cpus_1.branchPred.tage.tageLongestMatchProviderWrong            0                       # Number of times TAGE Longest Match is the provider and the prediction is wrong
system.switch_cpus_1.branchPred.usedRAS             0                       # Number of times the RAS was used to get a target.
system.switch_cpus_1.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.switch_cpus_1.commit.amos                    0                       # Number of atomic instructions committed
system.switch_cpus_1.commit.branches                0                       # Number of branches committed
system.switch_cpus_1.commit.bw_lim_events            0                       # number cycles where commit BW limit reached
system.switch_cpus_1.commit.committedInsts            0                       # Number of instructions committed
system.switch_cpus_1.commit.committedOps            0                       # Number of ops (including micro ops) committed
system.switch_cpus_1.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.switch_cpus_1.commit.fp_insts                0                       # Number of committed floating point instructions.
system.switch_cpus_1.commit.function_calls            0                       # Number of function calls committed.
system.switch_cpus_1.commit.int_insts               0                       # Number of committed integer instructions.
system.switch_cpus_1.commit.loads                   0                       # Number of loads committed
system.switch_cpus_1.commit.membars                 0                       # Number of memory barriers committed
system.switch_cpus_1.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntAlu            0                       # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntMult            0                       # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntDiv            0                       # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatAdd            0                       # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatCmp            0                       # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatCvt            0                       # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatDiv            0                       # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAdd            0                       # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAlu            0                       # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdCmp            0                       # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdCvt            0                       # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMisc            0                       # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMult            0                       # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdDiv            0                       # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSqrt            0                       # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAes            0                       # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::MemRead            0                       # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::MemWrite            0                       # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::total            0                       # Class of committed instruction
system.switch_cpus_1.commit.refs                    0                       # Number of memory references committed
system.switch_cpus_1.commit.swp_count               0                       # Number of s/w prefetches committed
system.switch_cpus_1.commit.vec_insts               0                       # Number of committed Vector instructions.
system.switch_cpus_1.committedInsts                 0                       # Number of Instructions Simulated
system.switch_cpus_1.committedOps                   0                       # Number of Ops (including micro ops) Simulated
system.switch_cpus_1.cpi                          nan                       # CPI: Cycles Per Instruction
system.switch_cpus_1.cpi_total                    nan                       # CPI: Total CPI of All Threads
system.switch_cpus_1.dtb.accesses                   0                       # DTB accesses
system.switch_cpus_1.dtb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus_1.dtb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus_1.dtb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus_1.dtb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus_1.dtb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus_1.dtb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus_1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus_1.dtb.hits                       0                       # DTB hits
system.switch_cpus_1.dtb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus_1.dtb.inst_hits                  0                       # ITB inst hits
system.switch_cpus_1.dtb.inst_misses                0                       # ITB inst misses
system.switch_cpus_1.dtb.misses                     0                       # DTB misses
system.switch_cpus_1.dtb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus_1.dtb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus_1.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus_1.dtb.read_hits                  0                       # DTB read hits
system.switch_cpus_1.dtb.read_misses                0                       # DTB read misses
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus_1.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.dtb.walker.walks               0                       # Table walker walks requested
system.switch_cpus_1.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus_1.dtb.write_hits                 0                       # DTB write hits
system.switch_cpus_1.dtb.write_misses               0                       # DTB write misses
system.switch_cpus_1.fetch.branchRate             nan                       # Number of branch fetches per cycle
system.switch_cpus_1.fetch.idleRate               nan                       # Percent of cycles fetch was idle
system.switch_cpus_1.fetch.rate                   nan                       # Number of inst fetches per cycle
system.switch_cpus_1.fetch.rateDist::samples            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::mean          nan                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::stdev          nan                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::underflows            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::0              0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::1              0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::2              0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::3              0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::4              0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::5              0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::6              0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::7              0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::8              0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::overflows            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::max_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::total            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.iew.branchMispredicts            0                       # Number of branch mispredicts detected at execute
system.switch_cpus_1.iew.exec_branches              0                       # Number of branches executed
system.switch_cpus_1.iew.exec_nop                   0                       # number of nop insts executed
system.switch_cpus_1.iew.exec_rate                nan                       # Inst execution rate
system.switch_cpus_1.iew.exec_refs                  0                       # number of memory reference insts executed
system.switch_cpus_1.iew.exec_stores                0                       # Number of stores executed
system.switch_cpus_1.iew.exec_swp                   0                       # number of swp insts executed
system.switch_cpus_1.iew.iewBlockCycles             0                       # Number of cycles IEW is blocking
system.switch_cpus_1.iew.iewDispLoadInsts            0                       # Number of dispatched load instructions
system.switch_cpus_1.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus_1.iew.iewDispSquashedInsts            0                       # Number of squashed instructions skipped by dispatch
system.switch_cpus_1.iew.iewDispStoreInsts            0                       # Number of dispatched store instructions
system.switch_cpus_1.iew.iewDispatchedInsts            0                       # Number of instructions dispatched to IQ
system.switch_cpus_1.iew.iewExecLoadInsts            0                       # Number of load instructions executed
system.switch_cpus_1.iew.iewExecSquashedInsts            0                       # Number of squashed instructions skipped in execute
system.switch_cpus_1.iew.iewExecutedInsts            0                       # Number of executed instructions
system.switch_cpus_1.iew.iewIQFullEvents            0                       # Number of times the IQ has become full, causing a stall
system.switch_cpus_1.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus_1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus_1.iew.iewSquashCycles            0                       # Number of cycles IEW is squashing
system.switch_cpus_1.iew.iewUnblockCycles            0                       # Number of cycles IEW is unblocking
system.switch_cpus_1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus_1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus_1.iew.lsq.thread0.forwLoads            0                       # Number of loads that had data forwarded from stores
system.switch_cpus_1.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus_1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.switch_cpus_1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus_1.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.switch_cpus_1.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.switch_cpus_1.iew.memOrderViolationEvents            0                       # Number of memory order violations
system.switch_cpus_1.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus_1.iew.predictedTakenIncorrect            0                       # Number of branches that were predicted taken incorrectly
system.switch_cpus_1.iew.wb_consumers               0                       # num instructions consuming a value
system.switch_cpus_1.iew.wb_count                   0                       # cumulative count of insts written-back
system.switch_cpus_1.iew.wb_fanout                nan                       # average fanout of values written-back
system.switch_cpus_1.iew.wb_producers               0                       # num instructions producing a value
system.switch_cpus_1.iew.wb_rate                  nan                       # insts written-back per cycle
system.switch_cpus_1.iew.wb_sent                    0                       # cumulative count of insts sent to commit
system.switch_cpus_1.ipc                          nan                       # IPC: Instructions Per Cycle
system.switch_cpus_1.ipc_total                    nan                       # IPC: Total IPC of All Threads
system.switch_cpus_1.iq.FU_type_0::No_OpClass            0                       # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntAlu            0                       # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntMult            0                       # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntDiv            0                       # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatAdd            0                       # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatCmp            0                       # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatCvt            0                       # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMult            0                       # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMultAcc            0                       # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatDiv            0                       # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMisc            0                       # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatSqrt            0                       # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAdd            0                       # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAddAcc            0                       # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAlu            0                       # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdCmp            0                       # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdCvt            0                       # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMisc            0                       # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMult            0                       # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMultAcc            0                       # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShift            0                       # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShiftAcc            0                       # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdDiv            0                       # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSqrt            0                       # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatAdd            0                       # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatAlu            0                       # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatCmp            0                       # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatCvt            0                       # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatDiv            0                       # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMisc            0                       # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMult            0                       # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatSqrt            0                       # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceAdd            0                       # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceAlu            0                       # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceCmp            0                       # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAes            0                       # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAesMix            0                       # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha1Hash            0                       # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha1Hash2            0                       # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShaSigma2            0                       # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShaSigma3            0                       # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdPredAlu            0                       # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::MemRead            0                       # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::MemWrite            0                       # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMemRead            0                       # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMemWrite            0                       # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IprAccess            0                       # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::InstPrefetch            0                       # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::total            0                       # Type of FU issued
system.switch_cpus_1.iq.fp_alu_accesses             0                       # Number of floating point alu accesses
system.switch_cpus_1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus_1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus_1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus_1.iq.fu_busy_cnt                 0                       # FU busy when requested
system.switch_cpus_1.iq.fu_busy_rate              nan                       # FU busy rate (busy events/executed inst)
system.switch_cpus_1.iq.fu_full::No_OpClass            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntAlu             0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntMult            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntDiv             0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatAdd            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatCmp            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatCvt            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMult            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMultAcc            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatDiv            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMisc            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatSqrt            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAdd            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAddAcc            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAlu            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdCmp            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdCvt            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMisc            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMult            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMultAcc            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShift            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShiftAcc            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdDiv            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSqrt            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatAdd            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatAlu            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatCmp            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatCvt            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatDiv            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMisc            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMult            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatSqrt            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceAdd            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceAlu            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceCmp            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAes            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAesMix            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha1Hash            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha1Hash2            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha256Hash            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha256Hash2            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShaSigma2            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShaSigma3            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdPredAlu            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::MemRead            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::MemWrite            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMemRead            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMemWrite            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IprAccess            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::InstPrefetch            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.int_alu_accesses            0                       # Number of integer alu accesses
system.switch_cpus_1.iq.int_inst_queue_reads            0                       # Number of integer instruction queue reads
system.switch_cpus_1.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.switch_cpus_1.iq.int_inst_queue_writes            0                       # Number of integer instruction queue writes
system.switch_cpus_1.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::mean          nan                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::stdev          nan                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::0            0                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::1            0                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::2            0                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::3            0                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::4            0                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::5            0                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::6            0                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::7            0                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::8            0                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::total            0                       # Number of insts issued each cycle
system.switch_cpus_1.iq.rate                      nan                       # Inst issue rate
system.switch_cpus_1.iq.vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus_1.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus_1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus_1.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus_1.itb.accesses                   0                       # DTB accesses
system.switch_cpus_1.itb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus_1.itb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus_1.itb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus_1.itb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus_1.itb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus_1.itb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus_1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus_1.itb.hits                       0                       # DTB hits
system.switch_cpus_1.itb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus_1.itb.inst_hits                  0                       # ITB inst hits
system.switch_cpus_1.itb.inst_misses                0                       # ITB inst misses
system.switch_cpus_1.itb.misses                     0                       # DTB misses
system.switch_cpus_1.itb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus_1.itb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus_1.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus_1.itb.read_hits                  0                       # DTB read hits
system.switch_cpus_1.itb.read_misses                0                       # DTB read misses
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus_1.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.itb.walker.walks               0                       # Table walker walks requested
system.switch_cpus_1.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus_1.itb.write_hits                 0                       # DTB write hits
system.switch_cpus_1.itb.write_misses               0                       # DTB write misses
system.switch_cpus_1.memDep0.conflictingLoads            0                       # Number of conflicting loads.
system.switch_cpus_1.memDep0.conflictingStores            0                       # Number of conflicting stores.
system.switch_cpus_1.memDep0.insertedLoads            0                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus_1.memDep0.insertedStores            0                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus_1.numCycles                      0                       # number of cpu cycles simulated
system.switch_cpus_1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus_1.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus_1.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus_1.rename.serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus_1.rename.skidInsts               0                       # count of insts added to the skid buffer
system.switch_cpus_1.rename.tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus_1.rob.rob_reads                  0                       # The number of ROB reads
system.switch_cpus_1.rob.rob_writes                 0                       # The number of ROB writes
system.tol2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     30059930                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          549                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     60120867                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            549                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp               9913                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       784557                       # Transaction distribution
system.membus.trans_dist::CleanEvict             7976                       # Transaction distribution
system.membus.trans_dist::ReadExReq            815874                       # Transaction distribution
system.membus.trans_dist::ReadExResp           815874                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          9913                       # Transaction distribution
system.membus.trans_dist::InvalidateReq             7                       # Transaction distribution
system.membus.trans_dist::InvalidateResp            7                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      2444121                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                2444121                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    103062016                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               103062016                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            825794                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  825794    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              825794                       # Request fanout histogram
system.membus.reqLayer0.occupancy           378302000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy          342891750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.1                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 594362402500                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 594362402500                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 594362402500                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 594362402500                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 594362402500                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.power_state.pwrStateResidencyTicks::OFF 594362402500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 594362402500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 594362402500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 594362402500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 594362402500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.power_state.numTransitions            1                       # Number of power state transitions
system.switch_cpus.power_state.pwrStateResidencyTicks::OFF 594362402500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          20608154                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     30033236                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         1231                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           88876                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          9452776                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         9452776                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          1726                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     20606428                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq            7                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp            7                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         4683                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     90177121                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              90181804                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       189248                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side   3841893248                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             3842082496                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          793082                       # Total snoops (count)
system.tol2bus.snoopTraffic                  50211648                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         30854019                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000018                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.004222                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               30853469    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    550      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           30854019                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         2768967000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.5                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        2079879000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy             27000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 594362402500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.cpu.inst                  611                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data             27911339                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus.inst           16                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus.data      1323177                       # number of demand (read+write) hits
system.l2.demand_hits::total                 29235143                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                 611                       # number of overall hits
system.l2.overall_hits::.cpu.data            27911339                       # number of overall hits
system.l2.overall_hits::.switch_cpus.inst           16                       # number of overall hits
system.l2.overall_hits::.switch_cpus.data      1323177                       # number of overall hits
system.l2.overall_hits::total                29235143                       # number of overall hits
system.l2.demand_misses::.cpu.inst               1097                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             761279                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.inst            2                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data        63409                       # number of demand (read+write) misses
system.l2.demand_misses::total                 825787                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              1097                       # number of overall misses
system.l2.overall_misses::.cpu.data            761279                       # number of overall misses
system.l2.overall_misses::.switch_cpus.inst            2                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data        63409                       # number of overall misses
system.l2.overall_misses::total                825787                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst       195000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data   5315714500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       5315909500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst       195000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data   5315714500                       # number of overall miss cycles
system.l2.overall_miss_latency::total      5315909500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst             1708                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data         28672618                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.inst           18                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data      1386586                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             30060930                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst            1708                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data        28672618                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst           18                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data      1386586                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            30060930                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.642272                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.026551                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.inst     0.111111                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.045730                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.027470                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.642272                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.026551                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.inst     0.111111                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.045730                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.027470                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst        97500                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 83832.176820                       # average overall miss latency
system.l2.demand_avg_miss_latency::total  6437.385791                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst        97500                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 83832.176820                       # average overall miss latency
system.l2.overall_avg_miss_latency::total  6437.385791                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              784557                       # number of writebacks
system.l2.writebacks::total                    784557                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst            2                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data        63409                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             63411                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst            2                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data        63409                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            63411                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst       175000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data   4681624500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   4681799500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst       175000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data   4681624500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   4681799500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst     0.111111                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.045730                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.002109                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst     0.111111                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.045730                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.002109                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst        87500                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 73832.176820                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 73832.607907                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst        87500                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 73832.176820                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 73832.607907                       # average overall mshr miss latency
system.l2.replacements                         793082                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks     29970378                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total         29970378                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks     29970378                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total     29970378                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks         1230                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             1230                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks         1230                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         1230                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data           8263607                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.switch_cpus.data       373295                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               8636902                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data          753041                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.switch_cpus.data        62833                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              815874                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data   5264354000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    5264354000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data       9016648                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.switch_cpus.data       436128                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           9452776                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.083517                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.144070                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.086311                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 83783.266755                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total  6452.410544                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data        62833                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          62833                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data   4636024000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   4636024000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.144070                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.006647                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 73783.266755                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 73783.266755                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst            611                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.switch_cpus.inst           16                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                627                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         1097                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus.inst            2                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1099                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst       195000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total       195000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst         1708                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus.inst           18                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           1726                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.642272                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst     0.111111                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.636732                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst        97500                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total   177.434031                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst            2                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total            2                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst       175000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total       175000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst     0.111111                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.001159                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst        87500                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total        87500                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data      19647732                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.switch_cpus.data       949882                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          20597614                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data         8238                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus.data          576                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            8814                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data     51360500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     51360500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data     19655970                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus.data       950458                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      20606428                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.000419                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.000606                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.000428                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 89167.534722                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total  5827.149989                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data          576                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          576                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data     45600500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     45600500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.000606                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.000028                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 79167.534722                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 79167.534722                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_misses::.cpu.data            7                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total               7                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu.data            7                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total             7                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total            1                       # miss rate for InvalidateReq accesses
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 594362402500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 32305.873881                       # Cycle average of tags in use
system.l2.tags.total_refs                    60120859                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    825850                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     72.798764                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       2.640384                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        23.880702                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     28125.815134                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst     0.104726                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  4153.432935                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000081                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.000729                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.858332                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.000003                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.126753                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.985897                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         2290                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        30478                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 481792778                       # Number of tag accesses
system.l2.tags.data_accesses                481792778                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 594362402500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu.inst          70208                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data       48721856                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.inst          128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data      4058176                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           52850368                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        70208                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         70336                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     50211648                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        50211648                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst            1097                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data          761279                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.inst            2                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data        63409                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              825787                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       784557                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             784557                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst            118123                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          81973314                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.inst          215                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data      6827780                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              88919433                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst       118123                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus.inst          215                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           118339                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       84479852                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             84479852                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       84479852                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst           118123                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         81973314                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst          215                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data      6827780                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            173399286                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     62858.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples         2.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples     63409.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.040212352500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         3583                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         3583                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              212545                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              59351                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       63411                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      62858                       # Number of write requests accepted
system.mem_ctrls.readBursts                     63411                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    62858                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              2828                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              3376                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              2133                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              1814                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              3684                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              5637                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              5431                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              4608                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              4384                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              3952                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             3248                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             3480                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             4404                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             5907                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             5430                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             3095                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              2683                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              3355                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              2133                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              1814                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              3678                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              5625                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              5429                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              4608                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              4382                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              3927                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             3016                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             3348                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             4398                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             5907                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             5428                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             3095                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       0.16                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       3.86                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                    898813000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  317055000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              2087769250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     14174.40                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                32924.40                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    35216                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   54783                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 55.54                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                87.15                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 63411                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                62858                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   63411                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   2739                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   2755                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   3587                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   3584                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   3584                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   3584                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   3584                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   3584                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   3584                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   3586                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   3585                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   3584                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   3584                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   3584                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   3584                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   3584                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   3584                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   3583                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        36238                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    222.947403                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   138.584506                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   258.682351                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        17616     48.61%     48.61% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         8340     23.01%     71.63% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         3825     10.56%     82.18% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         1508      4.16%     86.34% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         1229      3.39%     89.73% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          763      2.11%     91.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          478      1.32%     93.16% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          980      2.70%     95.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         1499      4.14%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        36238                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         3583                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      17.692995                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     17.653401                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev      1.238717                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::14-15             2      0.06%      0.06% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-17           800     22.33%     22.38% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::18-19          2690     75.08%     97.46% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::20-21            35      0.98%     98.44% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::22-23            21      0.59%     99.02% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-25            22      0.61%     99.64% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::26-27            11      0.31%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::28-29             1      0.03%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-33             1      0.03%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          3583                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         3583                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.534468                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.513212                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.845637                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              829     23.14%     23.14% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               16      0.45%     23.58% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             2732     76.25%     99.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                6      0.17%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          3583                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                4058304                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 4020864                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 4058304                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              4022912                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                         6.83                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         6.77                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      6.83                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      6.77                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.11                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.05                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.05                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   88045739500                       # Total gap between requests
system.mem_ctrls.avgGap                     697287.06                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus.inst          128                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data      4058176                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      4020864                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus.inst 215.356825165266                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 6827780.463452177122                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 6765003.948916502297                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst            2                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data        63409                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        62858                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst        92500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data   2087676750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 1941031243250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     46250.00                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     32923.98                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  30879621.42                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    71.28                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            139565580                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy             74180865                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           242046000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          174875220                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     7333884480.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      17326836630                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      21085879200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        46377267975                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower         78.028603                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  54561150250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   3102320000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  35245122750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            119173740                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy             63342345                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           210708540                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          153076500                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     7333884480.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      15579383640                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      22557418560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        46016987805                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower         77.422441                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  58420255750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   3102320000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  31386017250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 594362402500                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst    999998701                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst     49999983                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total       1049998684                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst    999998701                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst     49999983                       # number of overall hits
system.cpu.icache.overall_hits::total      1049998684                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         1708                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst           18                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1726                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         1708                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst           18                       # number of overall misses
system.cpu.icache.overall_misses::total          1726                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst       408000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total       408000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst       408000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total       408000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst   1000000409                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst     50000001                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total   1050000410                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst   1000000409                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst     50000001                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total   1050000410                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000002                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000002                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000002                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000002                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 22666.666667                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total   236.384705                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 22666.666667                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total   236.384705                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         1231                       # number of writebacks
system.cpu.icache.writebacks::total              1231                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst           18                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           18                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst           18                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           18                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst       390000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total       390000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst       390000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total       390000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000000                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000000                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 21666.666667                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 21666.666667                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 21666.666667                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 21666.666667                       # average overall mshr miss latency
system.cpu.icache.replacements                   1231                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst    999998701                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst     49999983                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total      1049998684                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         1708                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst           18                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1726                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst       408000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total       408000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst   1000000409                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst     50000001                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total   1050000410                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000002                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000002                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 22666.666667                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total   236.384705                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst           18                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           18                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst       390000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total       390000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 21666.666667                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 21666.666667                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 594362402500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           494.803843                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          1050000410                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1726                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          608343.227115                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   494.569991                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst     0.233852                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.965957                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.000457                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.966414                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          495                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          493                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.966797                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses        2100002546                       # Number of tag accesses
system.cpu.icache.tags.data_accesses       2100002546                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 594362402500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 594362402500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 594362402500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 594362402500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 594362402500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    401698009                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data     20176763                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        421874772                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    401699143                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data     20176763                       # number of overall hits
system.cpu.dcache.overall_hits::total       421875906                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data     28672619                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data      1386586                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       30059205                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data     28672625                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data      1386586                       # number of overall misses
system.cpu.dcache.overall_misses::total      30059211                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data  22731516000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  22731516000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data  22731516000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  22731516000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    430370628                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data     21563349                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    451933977                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    430371768                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data     21563349                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    451935117                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.066623                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.064303                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.066512                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.066623                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.064303                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.066512                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 16393.873874                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total   756.224790                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 16393.873874                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total   756.224639                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks     29970378                       # number of writebacks
system.cpu.dcache.writebacks::total          29970378                       # number of writebacks
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data      1386586                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      1386586                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data      1386586                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      1386586                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data  21344930000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  21344930000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data  21344930000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  21344930000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.064303                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003068                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.064303                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003068                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 15393.873874                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 15393.873874                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 15393.873874                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 15393.873874                       # average overall mshr miss latency
system.cpu.dcache.replacements               30058699                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data    262317109                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data     13203665                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       275520774                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data     19655964                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data       950458                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total      20606422                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data  12446358500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  12446358500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data    281973073                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data     14154123                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    296127196                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.069709                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.067151                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.069586                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 13095.116775                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total   604.003863                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data       950458                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       950458                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data  11495900500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  11495900500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.067151                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.003210                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 12095.116775                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 12095.116775                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data    139380900                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data      6973098                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      146353998                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data      9016648                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data       436128                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      9452776                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data  10285157500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  10285157500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data    148397548                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data      7409226                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    155806774                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.060760                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.058863                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.060670                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 23582.887363                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total  1088.056831                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data       436128                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       436128                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data   9849029500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   9849029500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.058863                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002799                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 22582.887363                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 22582.887363                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data         1134                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total          1134                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data            6                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total            6                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         1140                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         1140                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.005263                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.005263                       # miss rate for SoftPFReq accesses
system.cpu.dcache.WriteLineReq_misses::.cpu.data            7                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_misses::total            7                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_accesses::.cpu.data            7                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_accesses::total            7                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_miss_rate::.cpu.data            1                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.cpu.dcache.LoadLockedReq_hits::.cpu.data         1940                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total         1940                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data         1940                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total         1940                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data         1940                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total         1940                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data         1940                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total         1940                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 594362402500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.894235                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           451938997                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs          30059211                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             15.034959                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle              1500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   431.969888                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data    79.924346                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.843691                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.156102                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999793                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           69                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          282                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          159                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         933937205                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        933937205                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 594362402500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.numTransitions               2                       # Number of power state transitions
system.cpu.power_state.pwrStateResidencyTicks::ON 501453809500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::OFF  92908593000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
