ieeevarstd_logic_1164ieee.sym/std_logic_1164/prim.var
ieeesrcstd_logic_1164stdlogic.vhd
ieeevarstd_logic_arithieee.sym/std_logic_arith/prim.var
ieeesrcstd_logic_arithstdlogicarith.vhd
.varalu(behavioral)project2.sym/alu/_behavioral.var
.srcalu(behavioral)alu.vhd
.varaluproject2.sym/alu/prim.var
