|skeleton
clock => clock.IN2
reset => reset.IN2
data_writeReg[0] << data_writeReg[0].DB_MAX_OUTPUT_PORT_TYPE
data_writeReg[1] << data_writeReg[1].DB_MAX_OUTPUT_PORT_TYPE
data_writeReg[2] << data_writeReg[2].DB_MAX_OUTPUT_PORT_TYPE
data_writeReg[3] << data_writeReg[3].DB_MAX_OUTPUT_PORT_TYPE
data_writeReg[4] << data_writeReg[4].DB_MAX_OUTPUT_PORT_TYPE
data_writeReg[5] << data_writeReg[5].DB_MAX_OUTPUT_PORT_TYPE
data_writeReg[6] << data_writeReg[6].DB_MAX_OUTPUT_PORT_TYPE
data_writeReg[7] << data_writeReg[7].DB_MAX_OUTPUT_PORT_TYPE
data_writeReg[8] << data_writeReg[8].DB_MAX_OUTPUT_PORT_TYPE
data_writeReg[9] << data_writeReg[9].DB_MAX_OUTPUT_PORT_TYPE
data_writeReg[10] << data_writeReg[10].DB_MAX_OUTPUT_PORT_TYPE
data_writeReg[11] << data_writeReg[11].DB_MAX_OUTPUT_PORT_TYPE
data_writeReg[12] << data_writeReg[12].DB_MAX_OUTPUT_PORT_TYPE
data_writeReg[13] << data_writeReg[13].DB_MAX_OUTPUT_PORT_TYPE
data_writeReg[14] << data_writeReg[14].DB_MAX_OUTPUT_PORT_TYPE
data_writeReg[15] << data_writeReg[15].DB_MAX_OUTPUT_PORT_TYPE
data_writeReg[16] << data_writeReg[16].DB_MAX_OUTPUT_PORT_TYPE
data_writeReg[17] << data_writeReg[17].DB_MAX_OUTPUT_PORT_TYPE
data_writeReg[18] << data_writeReg[18].DB_MAX_OUTPUT_PORT_TYPE
data_writeReg[19] << data_writeReg[19].DB_MAX_OUTPUT_PORT_TYPE
data_writeReg[20] << data_writeReg[20].DB_MAX_OUTPUT_PORT_TYPE
data_writeReg[21] << data_writeReg[21].DB_MAX_OUTPUT_PORT_TYPE
data_writeReg[22] << data_writeReg[22].DB_MAX_OUTPUT_PORT_TYPE
data_writeReg[23] << data_writeReg[23].DB_MAX_OUTPUT_PORT_TYPE
data_writeReg[24] << data_writeReg[24].DB_MAX_OUTPUT_PORT_TYPE
data_writeReg[25] << data_writeReg[25].DB_MAX_OUTPUT_PORT_TYPE
data_writeReg[26] << data_writeReg[26].DB_MAX_OUTPUT_PORT_TYPE
data_writeReg[27] << data_writeReg[27].DB_MAX_OUTPUT_PORT_TYPE
data_writeReg[28] << data_writeReg[28].DB_MAX_OUTPUT_PORT_TYPE
data_writeReg[29] << data_writeReg[29].DB_MAX_OUTPUT_PORT_TYPE
data_writeReg[30] << data_writeReg[30].DB_MAX_OUTPUT_PORT_TYPE
data_writeReg[31] << data_writeReg[31].DB_MAX_OUTPUT_PORT_TYPE
ctrl_writeEnable << ctrl_writeEnable.DB_MAX_OUTPUT_PORT_TYPE
ctrl_writeReg[0] << ctrl_writeReg[0].DB_MAX_OUTPUT_PORT_TYPE
ctrl_writeReg[1] << ctrl_writeReg[1].DB_MAX_OUTPUT_PORT_TYPE
ctrl_writeReg[2] << ctrl_writeReg[2].DB_MAX_OUTPUT_PORT_TYPE
ctrl_writeReg[3] << ctrl_writeReg[3].DB_MAX_OUTPUT_PORT_TYPE
ctrl_writeReg[4] << ctrl_writeReg[4].DB_MAX_OUTPUT_PORT_TYPE
wren << wren.DB_MAX_OUTPUT_PORT_TYPE
address_dmem[0] << address_dmem[0].DB_MAX_OUTPUT_PORT_TYPE
address_dmem[1] << address_dmem[1].DB_MAX_OUTPUT_PORT_TYPE
address_dmem[2] << address_dmem[2].DB_MAX_OUTPUT_PORT_TYPE
address_dmem[3] << address_dmem[3].DB_MAX_OUTPUT_PORT_TYPE
address_dmem[4] << address_dmem[4].DB_MAX_OUTPUT_PORT_TYPE
address_dmem[5] << address_dmem[5].DB_MAX_OUTPUT_PORT_TYPE
address_dmem[6] << address_dmem[6].DB_MAX_OUTPUT_PORT_TYPE
address_dmem[7] << address_dmem[7].DB_MAX_OUTPUT_PORT_TYPE
address_dmem[8] << address_dmem[8].DB_MAX_OUTPUT_PORT_TYPE
address_dmem[9] << address_dmem[9].DB_MAX_OUTPUT_PORT_TYPE
address_dmem[10] << address_dmem[10].DB_MAX_OUTPUT_PORT_TYPE
address_dmem[11] << address_dmem[11].DB_MAX_OUTPUT_PORT_TYPE
data[0] << data[0].DB_MAX_OUTPUT_PORT_TYPE
data[1] << data[1].DB_MAX_OUTPUT_PORT_TYPE
data[2] << data[2].DB_MAX_OUTPUT_PORT_TYPE
data[3] << data[3].DB_MAX_OUTPUT_PORT_TYPE
data[4] << data[4].DB_MAX_OUTPUT_PORT_TYPE
data[5] << data[5].DB_MAX_OUTPUT_PORT_TYPE
data[6] << data[6].DB_MAX_OUTPUT_PORT_TYPE
data[7] << data[7].DB_MAX_OUTPUT_PORT_TYPE
data[8] << data[8].DB_MAX_OUTPUT_PORT_TYPE
data[9] << data[9].DB_MAX_OUTPUT_PORT_TYPE
data[10] << data[10].DB_MAX_OUTPUT_PORT_TYPE
data[11] << data[11].DB_MAX_OUTPUT_PORT_TYPE
data[12] << data[12].DB_MAX_OUTPUT_PORT_TYPE
data[13] << data[13].DB_MAX_OUTPUT_PORT_TYPE
data[14] << data[14].DB_MAX_OUTPUT_PORT_TYPE
data[15] << data[15].DB_MAX_OUTPUT_PORT_TYPE
data[16] << data[16].DB_MAX_OUTPUT_PORT_TYPE
data[17] << data[17].DB_MAX_OUTPUT_PORT_TYPE
data[18] << data[18].DB_MAX_OUTPUT_PORT_TYPE
data[19] << data[19].DB_MAX_OUTPUT_PORT_TYPE
data[20] << data[20].DB_MAX_OUTPUT_PORT_TYPE
data[21] << data[21].DB_MAX_OUTPUT_PORT_TYPE
data[22] << data[22].DB_MAX_OUTPUT_PORT_TYPE
data[23] << data[23].DB_MAX_OUTPUT_PORT_TYPE
data[24] << data[24].DB_MAX_OUTPUT_PORT_TYPE
data[25] << data[25].DB_MAX_OUTPUT_PORT_TYPE
data[26] << data[26].DB_MAX_OUTPUT_PORT_TYPE
data[27] << data[27].DB_MAX_OUTPUT_PORT_TYPE
data[28] << data[28].DB_MAX_OUTPUT_PORT_TYPE
data[29] << data[29].DB_MAX_OUTPUT_PORT_TYPE
data[30] << data[30].DB_MAX_OUTPUT_PORT_TYPE
data[31] << data[31].DB_MAX_OUTPUT_PORT_TYPE
ctrl_readRegA[0] << ctrl_readRegA[0].DB_MAX_OUTPUT_PORT_TYPE
ctrl_readRegA[1] << ctrl_readRegA[1].DB_MAX_OUTPUT_PORT_TYPE
ctrl_readRegA[2] << ctrl_readRegA[2].DB_MAX_OUTPUT_PORT_TYPE
ctrl_readRegA[3] << ctrl_readRegA[3].DB_MAX_OUTPUT_PORT_TYPE
ctrl_readRegA[4] << ctrl_readRegA[4].DB_MAX_OUTPUT_PORT_TYPE
ctrl_readRegB[0] << ctrl_readRegB[0].DB_MAX_OUTPUT_PORT_TYPE
ctrl_readRegB[1] << ctrl_readRegB[1].DB_MAX_OUTPUT_PORT_TYPE
ctrl_readRegB[2] << ctrl_readRegB[2].DB_MAX_OUTPUT_PORT_TYPE
ctrl_readRegB[3] << ctrl_readRegB[3].DB_MAX_OUTPUT_PORT_TYPE
ctrl_readRegB[4] << ctrl_readRegB[4].DB_MAX_OUTPUT_PORT_TYPE
address_imem[0] << address_imem[0].DB_MAX_OUTPUT_PORT_TYPE
address_imem[1] << address_imem[1].DB_MAX_OUTPUT_PORT_TYPE
address_imem[2] << address_imem[2].DB_MAX_OUTPUT_PORT_TYPE
address_imem[3] << address_imem[3].DB_MAX_OUTPUT_PORT_TYPE
address_imem[4] << address_imem[4].DB_MAX_OUTPUT_PORT_TYPE
address_imem[5] << address_imem[5].DB_MAX_OUTPUT_PORT_TYPE
address_imem[6] << address_imem[6].DB_MAX_OUTPUT_PORT_TYPE
address_imem[7] << address_imem[7].DB_MAX_OUTPUT_PORT_TYPE
address_imem[8] << address_imem[8].DB_MAX_OUTPUT_PORT_TYPE
address_imem[9] << address_imem[9].DB_MAX_OUTPUT_PORT_TYPE
address_imem[10] << address_imem[10].DB_MAX_OUTPUT_PORT_TYPE
address_imem[11] << address_imem[11].DB_MAX_OUTPUT_PORT_TYPE
flush_overall << processor:my_processor.port15
opcode[0] << q_imem[27].DB_MAX_OUTPUT_PORT_TYPE
opcode[1] << q_imem[28].DB_MAX_OUTPUT_PORT_TYPE
opcode[2] << q_imem[29].DB_MAX_OUTPUT_PORT_TYPE
opcode[3] << q_imem[30].DB_MAX_OUTPUT_PORT_TYPE
opcode[4] << q_imem[31].DB_MAX_OUTPUT_PORT_TYPE
control[0] << processor:my_processor.port16
control[1] << processor:my_processor.port16
control[2] << processor:my_processor.port16
control[3] << processor:my_processor.port16
control[4] << processor:my_processor.port16
control[5] << processor:my_processor.port16
control[6] << processor:my_processor.port16
control[7] << processor:my_processor.port16
control[8] << processor:my_processor.port16
control[9] << processor:my_processor.port16
control[10] << processor:my_processor.port16
control[11] << processor:my_processor.port16
control[12] << processor:my_processor.port16
control[13] << processor:my_processor.port16
control[14] << processor:my_processor.port16
control[15] << processor:my_processor.port16
control[16] << processor:my_processor.port16
control[17] << processor:my_processor.port16
control[18] << processor:my_processor.port16
control[19] << processor:my_processor.port16
control[20] << processor:my_processor.port16
control[21] << processor:my_processor.port16
control[22] << processor:my_processor.port16
control[23] << processor:my_processor.port16
control[24] << processor:my_processor.port16
control[25] << processor:my_processor.port16
control[26] << processor:my_processor.port16
control[27] << processor:my_processor.port16
control[28] << processor:my_processor.port16
control[29] << processor:my_processor.port16
control[30] << processor:my_processor.port16
control[31] << processor:my_processor.port16
control_prev[0] << processor:my_processor.port17
control_prev[1] << processor:my_processor.port17
control_prev[2] << processor:my_processor.port17
control_prev[3] << processor:my_processor.port17
control_prev[4] << processor:my_processor.port17
control_prev[5] << processor:my_processor.port17
control_prev[6] << processor:my_processor.port17
control_prev[7] << processor:my_processor.port17
control_prev[8] << processor:my_processor.port17
control_prev[9] << processor:my_processor.port17
control_prev[10] << processor:my_processor.port17
control_prev[11] << processor:my_processor.port17
control_prev[12] << processor:my_processor.port17
control_prev[13] << processor:my_processor.port17
control_prev[14] << processor:my_processor.port17
control_prev[15] << processor:my_processor.port17
control_prev[16] << processor:my_processor.port17
control_prev[17] << processor:my_processor.port17
control_prev[18] << processor:my_processor.port17
control_prev[19] << processor:my_processor.port17
control_prev[20] << processor:my_processor.port17
control_prev[21] << processor:my_processor.port17
control_prev[22] << processor:my_processor.port17
control_prev[23] << processor:my_processor.port17
control_prev[24] << processor:my_processor.port17
control_prev[25] << processor:my_processor.port17
control_prev[26] << processor:my_processor.port17
control_prev[27] << processor:my_processor.port17
control_prev[28] << processor:my_processor.port17
control_prev[29] << processor:my_processor.port17
control_prev[30] << processor:my_processor.port17
control_prev[31] << processor:my_processor.port17
reg3[0] << regfile:my_regfile.port9
reg3[1] << regfile:my_regfile.port9
reg3[2] << regfile:my_regfile.port9
reg3[3] << regfile:my_regfile.port9
reg3[4] << regfile:my_regfile.port9
reg3[5] << regfile:my_regfile.port9
reg3[6] << regfile:my_regfile.port9
reg3[7] << regfile:my_regfile.port9
reg3[8] << regfile:my_regfile.port9
reg3[9] << regfile:my_regfile.port9
reg3[10] << regfile:my_regfile.port9
reg3[11] << regfile:my_regfile.port9
reg3[12] << regfile:my_regfile.port9
reg3[13] << regfile:my_regfile.port9
reg3[14] << regfile:my_regfile.port9
reg3[15] << regfile:my_regfile.port9
reg3[16] << regfile:my_regfile.port9
reg3[17] << regfile:my_regfile.port9
reg3[18] << regfile:my_regfile.port9
reg3[19] << regfile:my_regfile.port9
reg3[20] << regfile:my_regfile.port9
reg3[21] << regfile:my_regfile.port9
reg3[22] << regfile:my_regfile.port9
reg3[23] << regfile:my_regfile.port9
reg3[24] << regfile:my_regfile.port9
reg3[25] << regfile:my_regfile.port9
reg3[26] << regfile:my_regfile.port9
reg3[27] << regfile:my_regfile.port9
reg3[28] << regfile:my_regfile.port9
reg3[29] << regfile:my_regfile.port9
reg3[30] << regfile:my_regfile.port9
reg3[31] << regfile:my_regfile.port9
signal_to_write => signal_to_write.IN1


|skeleton|imem:my_imem
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
address[11] => address[11].IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a
q[8] <= altsyncram:altsyncram_component.q_a
q[9] <= altsyncram:altsyncram_component.q_a
q[10] <= altsyncram:altsyncram_component.q_a
q[11] <= altsyncram:altsyncram_component.q_a
q[12] <= altsyncram:altsyncram_component.q_a
q[13] <= altsyncram:altsyncram_component.q_a
q[14] <= altsyncram:altsyncram_component.q_a
q[15] <= altsyncram:altsyncram_component.q_a
q[16] <= altsyncram:altsyncram_component.q_a
q[17] <= altsyncram:altsyncram_component.q_a
q[18] <= altsyncram:altsyncram_component.q_a
q[19] <= altsyncram:altsyncram_component.q_a
q[20] <= altsyncram:altsyncram_component.q_a
q[21] <= altsyncram:altsyncram_component.q_a
q[22] <= altsyncram:altsyncram_component.q_a
q[23] <= altsyncram:altsyncram_component.q_a
q[24] <= altsyncram:altsyncram_component.q_a
q[25] <= altsyncram:altsyncram_component.q_a
q[26] <= altsyncram:altsyncram_component.q_a
q[27] <= altsyncram:altsyncram_component.q_a
q[28] <= altsyncram:altsyncram_component.q_a
q[29] <= altsyncram:altsyncram_component.q_a
q[30] <= altsyncram:altsyncram_component.q_a
q[31] <= altsyncram:altsyncram_component.q_a


|skeleton|imem:my_imem|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_a[9] => ~NO_FANOUT~
data_a[10] => ~NO_FANOUT~
data_a[11] => ~NO_FANOUT~
data_a[12] => ~NO_FANOUT~
data_a[13] => ~NO_FANOUT~
data_a[14] => ~NO_FANOUT~
data_a[15] => ~NO_FANOUT~
data_a[16] => ~NO_FANOUT~
data_a[17] => ~NO_FANOUT~
data_a[18] => ~NO_FANOUT~
data_a[19] => ~NO_FANOUT~
data_a[20] => ~NO_FANOUT~
data_a[21] => ~NO_FANOUT~
data_a[22] => ~NO_FANOUT~
data_a[23] => ~NO_FANOUT~
data_a[24] => ~NO_FANOUT~
data_a[25] => ~NO_FANOUT~
data_a[26] => ~NO_FANOUT~
data_a[27] => ~NO_FANOUT~
data_a[28] => ~NO_FANOUT~
data_a[29] => ~NO_FANOUT~
data_a[30] => ~NO_FANOUT~
data_a[31] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_m2a1:auto_generated.address_a[0]
address_a[1] => altsyncram_m2a1:auto_generated.address_a[1]
address_a[2] => altsyncram_m2a1:auto_generated.address_a[2]
address_a[3] => altsyncram_m2a1:auto_generated.address_a[3]
address_a[4] => altsyncram_m2a1:auto_generated.address_a[4]
address_a[5] => altsyncram_m2a1:auto_generated.address_a[5]
address_a[6] => altsyncram_m2a1:auto_generated.address_a[6]
address_a[7] => altsyncram_m2a1:auto_generated.address_a[7]
address_a[8] => altsyncram_m2a1:auto_generated.address_a[8]
address_a[9] => altsyncram_m2a1:auto_generated.address_a[9]
address_a[10] => altsyncram_m2a1:auto_generated.address_a[10]
address_a[11] => altsyncram_m2a1:auto_generated.address_a[11]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_m2a1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_m2a1:auto_generated.q_a[0]
q_a[1] <= altsyncram_m2a1:auto_generated.q_a[1]
q_a[2] <= altsyncram_m2a1:auto_generated.q_a[2]
q_a[3] <= altsyncram_m2a1:auto_generated.q_a[3]
q_a[4] <= altsyncram_m2a1:auto_generated.q_a[4]
q_a[5] <= altsyncram_m2a1:auto_generated.q_a[5]
q_a[6] <= altsyncram_m2a1:auto_generated.q_a[6]
q_a[7] <= altsyncram_m2a1:auto_generated.q_a[7]
q_a[8] <= altsyncram_m2a1:auto_generated.q_a[8]
q_a[9] <= altsyncram_m2a1:auto_generated.q_a[9]
q_a[10] <= altsyncram_m2a1:auto_generated.q_a[10]
q_a[11] <= altsyncram_m2a1:auto_generated.q_a[11]
q_a[12] <= altsyncram_m2a1:auto_generated.q_a[12]
q_a[13] <= altsyncram_m2a1:auto_generated.q_a[13]
q_a[14] <= altsyncram_m2a1:auto_generated.q_a[14]
q_a[15] <= altsyncram_m2a1:auto_generated.q_a[15]
q_a[16] <= altsyncram_m2a1:auto_generated.q_a[16]
q_a[17] <= altsyncram_m2a1:auto_generated.q_a[17]
q_a[18] <= altsyncram_m2a1:auto_generated.q_a[18]
q_a[19] <= altsyncram_m2a1:auto_generated.q_a[19]
q_a[20] <= altsyncram_m2a1:auto_generated.q_a[20]
q_a[21] <= altsyncram_m2a1:auto_generated.q_a[21]
q_a[22] <= altsyncram_m2a1:auto_generated.q_a[22]
q_a[23] <= altsyncram_m2a1:auto_generated.q_a[23]
q_a[24] <= altsyncram_m2a1:auto_generated.q_a[24]
q_a[25] <= altsyncram_m2a1:auto_generated.q_a[25]
q_a[26] <= altsyncram_m2a1:auto_generated.q_a[26]
q_a[27] <= altsyncram_m2a1:auto_generated.q_a[27]
q_a[28] <= altsyncram_m2a1:auto_generated.q_a[28]
q_a[29] <= altsyncram_m2a1:auto_generated.q_a[29]
q_a[30] <= altsyncram_m2a1:auto_generated.q_a[30]
q_a[31] <= altsyncram_m2a1:auto_generated.q_a[31]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|skeleton|imem:my_imem|altsyncram:altsyncram_component|altsyncram_m2a1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_a[7] => ram_block1a29.PORTAADDR7
address_a[7] => ram_block1a30.PORTAADDR7
address_a[7] => ram_block1a31.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[8] => ram_block1a16.PORTAADDR8
address_a[8] => ram_block1a17.PORTAADDR8
address_a[8] => ram_block1a18.PORTAADDR8
address_a[8] => ram_block1a19.PORTAADDR8
address_a[8] => ram_block1a20.PORTAADDR8
address_a[8] => ram_block1a21.PORTAADDR8
address_a[8] => ram_block1a22.PORTAADDR8
address_a[8] => ram_block1a23.PORTAADDR8
address_a[8] => ram_block1a24.PORTAADDR8
address_a[8] => ram_block1a25.PORTAADDR8
address_a[8] => ram_block1a26.PORTAADDR8
address_a[8] => ram_block1a27.PORTAADDR8
address_a[8] => ram_block1a28.PORTAADDR8
address_a[8] => ram_block1a29.PORTAADDR8
address_a[8] => ram_block1a30.PORTAADDR8
address_a[8] => ram_block1a31.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[9] => ram_block1a16.PORTAADDR9
address_a[9] => ram_block1a17.PORTAADDR9
address_a[9] => ram_block1a18.PORTAADDR9
address_a[9] => ram_block1a19.PORTAADDR9
address_a[9] => ram_block1a20.PORTAADDR9
address_a[9] => ram_block1a21.PORTAADDR9
address_a[9] => ram_block1a22.PORTAADDR9
address_a[9] => ram_block1a23.PORTAADDR9
address_a[9] => ram_block1a24.PORTAADDR9
address_a[9] => ram_block1a25.PORTAADDR9
address_a[9] => ram_block1a26.PORTAADDR9
address_a[9] => ram_block1a27.PORTAADDR9
address_a[9] => ram_block1a28.PORTAADDR9
address_a[9] => ram_block1a29.PORTAADDR9
address_a[9] => ram_block1a30.PORTAADDR9
address_a[9] => ram_block1a31.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[10] => ram_block1a9.PORTAADDR10
address_a[10] => ram_block1a10.PORTAADDR10
address_a[10] => ram_block1a11.PORTAADDR10
address_a[10] => ram_block1a12.PORTAADDR10
address_a[10] => ram_block1a13.PORTAADDR10
address_a[10] => ram_block1a14.PORTAADDR10
address_a[10] => ram_block1a15.PORTAADDR10
address_a[10] => ram_block1a16.PORTAADDR10
address_a[10] => ram_block1a17.PORTAADDR10
address_a[10] => ram_block1a18.PORTAADDR10
address_a[10] => ram_block1a19.PORTAADDR10
address_a[10] => ram_block1a20.PORTAADDR10
address_a[10] => ram_block1a21.PORTAADDR10
address_a[10] => ram_block1a22.PORTAADDR10
address_a[10] => ram_block1a23.PORTAADDR10
address_a[10] => ram_block1a24.PORTAADDR10
address_a[10] => ram_block1a25.PORTAADDR10
address_a[10] => ram_block1a26.PORTAADDR10
address_a[10] => ram_block1a27.PORTAADDR10
address_a[10] => ram_block1a28.PORTAADDR10
address_a[10] => ram_block1a29.PORTAADDR10
address_a[10] => ram_block1a30.PORTAADDR10
address_a[10] => ram_block1a31.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
address_a[11] => ram_block1a8.PORTAADDR11
address_a[11] => ram_block1a9.PORTAADDR11
address_a[11] => ram_block1a10.PORTAADDR11
address_a[11] => ram_block1a11.PORTAADDR11
address_a[11] => ram_block1a12.PORTAADDR11
address_a[11] => ram_block1a13.PORTAADDR11
address_a[11] => ram_block1a14.PORTAADDR11
address_a[11] => ram_block1a15.PORTAADDR11
address_a[11] => ram_block1a16.PORTAADDR11
address_a[11] => ram_block1a17.PORTAADDR11
address_a[11] => ram_block1a18.PORTAADDR11
address_a[11] => ram_block1a19.PORTAADDR11
address_a[11] => ram_block1a20.PORTAADDR11
address_a[11] => ram_block1a21.PORTAADDR11
address_a[11] => ram_block1a22.PORTAADDR11
address_a[11] => ram_block1a23.PORTAADDR11
address_a[11] => ram_block1a24.PORTAADDR11
address_a[11] => ram_block1a25.PORTAADDR11
address_a[11] => ram_block1a26.PORTAADDR11
address_a[11] => ram_block1a27.PORTAADDR11
address_a[11] => ram_block1a28.PORTAADDR11
address_a[11] => ram_block1a29.PORTAADDR11
address_a[11] => ram_block1a30.PORTAADDR11
address_a[11] => ram_block1a31.PORTAADDR11
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
q_a[16] <= ram_block1a16.PORTADATAOUT
q_a[17] <= ram_block1a17.PORTADATAOUT
q_a[18] <= ram_block1a18.PORTADATAOUT
q_a[19] <= ram_block1a19.PORTADATAOUT
q_a[20] <= ram_block1a20.PORTADATAOUT
q_a[21] <= ram_block1a21.PORTADATAOUT
q_a[22] <= ram_block1a22.PORTADATAOUT
q_a[23] <= ram_block1a23.PORTADATAOUT
q_a[24] <= ram_block1a24.PORTADATAOUT
q_a[25] <= ram_block1a25.PORTADATAOUT
q_a[26] <= ram_block1a26.PORTADATAOUT
q_a[27] <= ram_block1a27.PORTADATAOUT
q_a[28] <= ram_block1a28.PORTADATAOUT
q_a[29] <= ram_block1a29.PORTADATAOUT
q_a[30] <= ram_block1a30.PORTADATAOUT
q_a[31] <= ram_block1a31.PORTADATAOUT


|skeleton|dmem:my_dmem
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
address[11] => address[11].IN1
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
data[16] => data[16].IN1
data[17] => data[17].IN1
data[18] => data[18].IN1
data[19] => data[19].IN1
data[20] => data[20].IN1
data[21] => data[21].IN1
data[22] => data[22].IN1
data[23] => data[23].IN1
data[24] => data[24].IN1
data[25] => data[25].IN1
data[26] => data[26].IN1
data[27] => data[27].IN1
data[28] => data[28].IN1
data[29] => data[29].IN1
data[30] => data[30].IN1
data[31] => data[31].IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a
q[8] <= altsyncram:altsyncram_component.q_a
q[9] <= altsyncram:altsyncram_component.q_a
q[10] <= altsyncram:altsyncram_component.q_a
q[11] <= altsyncram:altsyncram_component.q_a
q[12] <= altsyncram:altsyncram_component.q_a
q[13] <= altsyncram:altsyncram_component.q_a
q[14] <= altsyncram:altsyncram_component.q_a
q[15] <= altsyncram:altsyncram_component.q_a
q[16] <= altsyncram:altsyncram_component.q_a
q[17] <= altsyncram:altsyncram_component.q_a
q[18] <= altsyncram:altsyncram_component.q_a
q[19] <= altsyncram:altsyncram_component.q_a
q[20] <= altsyncram:altsyncram_component.q_a
q[21] <= altsyncram:altsyncram_component.q_a
q[22] <= altsyncram:altsyncram_component.q_a
q[23] <= altsyncram:altsyncram_component.q_a
q[24] <= altsyncram:altsyncram_component.q_a
q[25] <= altsyncram:altsyncram_component.q_a
q[26] <= altsyncram:altsyncram_component.q_a
q[27] <= altsyncram:altsyncram_component.q_a
q[28] <= altsyncram:altsyncram_component.q_a
q[29] <= altsyncram:altsyncram_component.q_a
q[30] <= altsyncram:altsyncram_component.q_a
q[31] <= altsyncram:altsyncram_component.q_a


|skeleton|dmem:my_dmem|altsyncram:altsyncram_component
wren_a => altsyncram_7ih1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_7ih1:auto_generated.data_a[0]
data_a[1] => altsyncram_7ih1:auto_generated.data_a[1]
data_a[2] => altsyncram_7ih1:auto_generated.data_a[2]
data_a[3] => altsyncram_7ih1:auto_generated.data_a[3]
data_a[4] => altsyncram_7ih1:auto_generated.data_a[4]
data_a[5] => altsyncram_7ih1:auto_generated.data_a[5]
data_a[6] => altsyncram_7ih1:auto_generated.data_a[6]
data_a[7] => altsyncram_7ih1:auto_generated.data_a[7]
data_a[8] => altsyncram_7ih1:auto_generated.data_a[8]
data_a[9] => altsyncram_7ih1:auto_generated.data_a[9]
data_a[10] => altsyncram_7ih1:auto_generated.data_a[10]
data_a[11] => altsyncram_7ih1:auto_generated.data_a[11]
data_a[12] => altsyncram_7ih1:auto_generated.data_a[12]
data_a[13] => altsyncram_7ih1:auto_generated.data_a[13]
data_a[14] => altsyncram_7ih1:auto_generated.data_a[14]
data_a[15] => altsyncram_7ih1:auto_generated.data_a[15]
data_a[16] => altsyncram_7ih1:auto_generated.data_a[16]
data_a[17] => altsyncram_7ih1:auto_generated.data_a[17]
data_a[18] => altsyncram_7ih1:auto_generated.data_a[18]
data_a[19] => altsyncram_7ih1:auto_generated.data_a[19]
data_a[20] => altsyncram_7ih1:auto_generated.data_a[20]
data_a[21] => altsyncram_7ih1:auto_generated.data_a[21]
data_a[22] => altsyncram_7ih1:auto_generated.data_a[22]
data_a[23] => altsyncram_7ih1:auto_generated.data_a[23]
data_a[24] => altsyncram_7ih1:auto_generated.data_a[24]
data_a[25] => altsyncram_7ih1:auto_generated.data_a[25]
data_a[26] => altsyncram_7ih1:auto_generated.data_a[26]
data_a[27] => altsyncram_7ih1:auto_generated.data_a[27]
data_a[28] => altsyncram_7ih1:auto_generated.data_a[28]
data_a[29] => altsyncram_7ih1:auto_generated.data_a[29]
data_a[30] => altsyncram_7ih1:auto_generated.data_a[30]
data_a[31] => altsyncram_7ih1:auto_generated.data_a[31]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_7ih1:auto_generated.address_a[0]
address_a[1] => altsyncram_7ih1:auto_generated.address_a[1]
address_a[2] => altsyncram_7ih1:auto_generated.address_a[2]
address_a[3] => altsyncram_7ih1:auto_generated.address_a[3]
address_a[4] => altsyncram_7ih1:auto_generated.address_a[4]
address_a[5] => altsyncram_7ih1:auto_generated.address_a[5]
address_a[6] => altsyncram_7ih1:auto_generated.address_a[6]
address_a[7] => altsyncram_7ih1:auto_generated.address_a[7]
address_a[8] => altsyncram_7ih1:auto_generated.address_a[8]
address_a[9] => altsyncram_7ih1:auto_generated.address_a[9]
address_a[10] => altsyncram_7ih1:auto_generated.address_a[10]
address_a[11] => altsyncram_7ih1:auto_generated.address_a[11]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_7ih1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_7ih1:auto_generated.q_a[0]
q_a[1] <= altsyncram_7ih1:auto_generated.q_a[1]
q_a[2] <= altsyncram_7ih1:auto_generated.q_a[2]
q_a[3] <= altsyncram_7ih1:auto_generated.q_a[3]
q_a[4] <= altsyncram_7ih1:auto_generated.q_a[4]
q_a[5] <= altsyncram_7ih1:auto_generated.q_a[5]
q_a[6] <= altsyncram_7ih1:auto_generated.q_a[6]
q_a[7] <= altsyncram_7ih1:auto_generated.q_a[7]
q_a[8] <= altsyncram_7ih1:auto_generated.q_a[8]
q_a[9] <= altsyncram_7ih1:auto_generated.q_a[9]
q_a[10] <= altsyncram_7ih1:auto_generated.q_a[10]
q_a[11] <= altsyncram_7ih1:auto_generated.q_a[11]
q_a[12] <= altsyncram_7ih1:auto_generated.q_a[12]
q_a[13] <= altsyncram_7ih1:auto_generated.q_a[13]
q_a[14] <= altsyncram_7ih1:auto_generated.q_a[14]
q_a[15] <= altsyncram_7ih1:auto_generated.q_a[15]
q_a[16] <= altsyncram_7ih1:auto_generated.q_a[16]
q_a[17] <= altsyncram_7ih1:auto_generated.q_a[17]
q_a[18] <= altsyncram_7ih1:auto_generated.q_a[18]
q_a[19] <= altsyncram_7ih1:auto_generated.q_a[19]
q_a[20] <= altsyncram_7ih1:auto_generated.q_a[20]
q_a[21] <= altsyncram_7ih1:auto_generated.q_a[21]
q_a[22] <= altsyncram_7ih1:auto_generated.q_a[22]
q_a[23] <= altsyncram_7ih1:auto_generated.q_a[23]
q_a[24] <= altsyncram_7ih1:auto_generated.q_a[24]
q_a[25] <= altsyncram_7ih1:auto_generated.q_a[25]
q_a[26] <= altsyncram_7ih1:auto_generated.q_a[26]
q_a[27] <= altsyncram_7ih1:auto_generated.q_a[27]
q_a[28] <= altsyncram_7ih1:auto_generated.q_a[28]
q_a[29] <= altsyncram_7ih1:auto_generated.q_a[29]
q_a[30] <= altsyncram_7ih1:auto_generated.q_a[30]
q_a[31] <= altsyncram_7ih1:auto_generated.q_a[31]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|skeleton|dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_7ih1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_a[7] => ram_block1a29.PORTAADDR7
address_a[7] => ram_block1a30.PORTAADDR7
address_a[7] => ram_block1a31.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[8] => ram_block1a16.PORTAADDR8
address_a[8] => ram_block1a17.PORTAADDR8
address_a[8] => ram_block1a18.PORTAADDR8
address_a[8] => ram_block1a19.PORTAADDR8
address_a[8] => ram_block1a20.PORTAADDR8
address_a[8] => ram_block1a21.PORTAADDR8
address_a[8] => ram_block1a22.PORTAADDR8
address_a[8] => ram_block1a23.PORTAADDR8
address_a[8] => ram_block1a24.PORTAADDR8
address_a[8] => ram_block1a25.PORTAADDR8
address_a[8] => ram_block1a26.PORTAADDR8
address_a[8] => ram_block1a27.PORTAADDR8
address_a[8] => ram_block1a28.PORTAADDR8
address_a[8] => ram_block1a29.PORTAADDR8
address_a[8] => ram_block1a30.PORTAADDR8
address_a[8] => ram_block1a31.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[9] => ram_block1a16.PORTAADDR9
address_a[9] => ram_block1a17.PORTAADDR9
address_a[9] => ram_block1a18.PORTAADDR9
address_a[9] => ram_block1a19.PORTAADDR9
address_a[9] => ram_block1a20.PORTAADDR9
address_a[9] => ram_block1a21.PORTAADDR9
address_a[9] => ram_block1a22.PORTAADDR9
address_a[9] => ram_block1a23.PORTAADDR9
address_a[9] => ram_block1a24.PORTAADDR9
address_a[9] => ram_block1a25.PORTAADDR9
address_a[9] => ram_block1a26.PORTAADDR9
address_a[9] => ram_block1a27.PORTAADDR9
address_a[9] => ram_block1a28.PORTAADDR9
address_a[9] => ram_block1a29.PORTAADDR9
address_a[9] => ram_block1a30.PORTAADDR9
address_a[9] => ram_block1a31.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[10] => ram_block1a9.PORTAADDR10
address_a[10] => ram_block1a10.PORTAADDR10
address_a[10] => ram_block1a11.PORTAADDR10
address_a[10] => ram_block1a12.PORTAADDR10
address_a[10] => ram_block1a13.PORTAADDR10
address_a[10] => ram_block1a14.PORTAADDR10
address_a[10] => ram_block1a15.PORTAADDR10
address_a[10] => ram_block1a16.PORTAADDR10
address_a[10] => ram_block1a17.PORTAADDR10
address_a[10] => ram_block1a18.PORTAADDR10
address_a[10] => ram_block1a19.PORTAADDR10
address_a[10] => ram_block1a20.PORTAADDR10
address_a[10] => ram_block1a21.PORTAADDR10
address_a[10] => ram_block1a22.PORTAADDR10
address_a[10] => ram_block1a23.PORTAADDR10
address_a[10] => ram_block1a24.PORTAADDR10
address_a[10] => ram_block1a25.PORTAADDR10
address_a[10] => ram_block1a26.PORTAADDR10
address_a[10] => ram_block1a27.PORTAADDR10
address_a[10] => ram_block1a28.PORTAADDR10
address_a[10] => ram_block1a29.PORTAADDR10
address_a[10] => ram_block1a30.PORTAADDR10
address_a[10] => ram_block1a31.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
address_a[11] => ram_block1a8.PORTAADDR11
address_a[11] => ram_block1a9.PORTAADDR11
address_a[11] => ram_block1a10.PORTAADDR11
address_a[11] => ram_block1a11.PORTAADDR11
address_a[11] => ram_block1a12.PORTAADDR11
address_a[11] => ram_block1a13.PORTAADDR11
address_a[11] => ram_block1a14.PORTAADDR11
address_a[11] => ram_block1a15.PORTAADDR11
address_a[11] => ram_block1a16.PORTAADDR11
address_a[11] => ram_block1a17.PORTAADDR11
address_a[11] => ram_block1a18.PORTAADDR11
address_a[11] => ram_block1a19.PORTAADDR11
address_a[11] => ram_block1a20.PORTAADDR11
address_a[11] => ram_block1a21.PORTAADDR11
address_a[11] => ram_block1a22.PORTAADDR11
address_a[11] => ram_block1a23.PORTAADDR11
address_a[11] => ram_block1a24.PORTAADDR11
address_a[11] => ram_block1a25.PORTAADDR11
address_a[11] => ram_block1a26.PORTAADDR11
address_a[11] => ram_block1a27.PORTAADDR11
address_a[11] => ram_block1a28.PORTAADDR11
address_a[11] => ram_block1a29.PORTAADDR11
address_a[11] => ram_block1a30.PORTAADDR11
address_a[11] => ram_block1a31.PORTAADDR11
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
q_a[16] <= ram_block1a16.PORTADATAOUT
q_a[17] <= ram_block1a17.PORTADATAOUT
q_a[18] <= ram_block1a18.PORTADATAOUT
q_a[19] <= ram_block1a19.PORTADATAOUT
q_a[20] <= ram_block1a20.PORTADATAOUT
q_a[21] <= ram_block1a21.PORTADATAOUT
q_a[22] <= ram_block1a22.PORTADATAOUT
q_a[23] <= ram_block1a23.PORTADATAOUT
q_a[24] <= ram_block1a24.PORTADATAOUT
q_a[25] <= ram_block1a25.PORTADATAOUT
q_a[26] <= ram_block1a26.PORTADATAOUT
q_a[27] <= ram_block1a27.PORTADATAOUT
q_a[28] <= ram_block1a28.PORTADATAOUT
q_a[29] <= ram_block1a29.PORTADATAOUT
q_a[30] <= ram_block1a30.PORTADATAOUT
q_a[31] <= ram_block1a31.PORTADATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a31.PORTAWE


|skeleton|regfile:my_regfile
clock => clock.IN32
ctrl_writeEnable => gen_registers[2].and_enable.IN1
ctrl_writeEnable => gen_registers[3].and_enable.IN1
ctrl_writeEnable => gen_registers[4].and_enable.IN1
ctrl_writeEnable => gen_registers[5].and_enable.IN1
ctrl_writeEnable => gen_registers[6].and_enable.IN1
ctrl_writeEnable => gen_registers[7].and_enable.IN1
ctrl_writeEnable => gen_registers[8].and_enable.IN1
ctrl_writeEnable => gen_registers[9].and_enable.IN1
ctrl_writeEnable => gen_registers[10].and_enable.IN1
ctrl_writeEnable => gen_registers[11].and_enable.IN1
ctrl_writeEnable => gen_registers[12].and_enable.IN1
ctrl_writeEnable => gen_registers[13].and_enable.IN1
ctrl_writeEnable => gen_registers[14].and_enable.IN1
ctrl_writeEnable => gen_registers[15].and_enable.IN1
ctrl_writeEnable => gen_registers[16].and_enable.IN1
ctrl_writeEnable => gen_registers[17].and_enable.IN1
ctrl_writeEnable => gen_registers[18].and_enable.IN1
ctrl_writeEnable => gen_registers[19].and_enable.IN1
ctrl_writeEnable => gen_registers[20].and_enable.IN1
ctrl_writeEnable => gen_registers[21].and_enable.IN1
ctrl_writeEnable => gen_registers[22].and_enable.IN1
ctrl_writeEnable => gen_registers[23].and_enable.IN1
ctrl_writeEnable => gen_registers[24].and_enable.IN1
ctrl_writeEnable => gen_registers[25].and_enable.IN1
ctrl_writeEnable => gen_registers[26].and_enable.IN1
ctrl_writeEnable => gen_registers[27].and_enable.IN1
ctrl_writeEnable => gen_registers[28].and_enable.IN1
ctrl_writeEnable => gen_registers[29].and_enable.IN1
ctrl_writeEnable => gen_registers[30].and_enable.IN1
ctrl_writeEnable => gen_registers[31].and_enable.IN1
ctrl_reset => ctrl_reset.IN32
ctrl_writeReg[0] => ctrl_writeReg[0].IN1
ctrl_writeReg[1] => ctrl_writeReg[1].IN1
ctrl_writeReg[2] => ctrl_writeReg[2].IN1
ctrl_writeReg[3] => ctrl_writeReg[3].IN1
ctrl_writeReg[4] => ctrl_writeReg[4].IN1
ctrl_readRegA[0] => ctrl_readRegA[0].IN1
ctrl_readRegA[1] => ctrl_readRegA[1].IN1
ctrl_readRegA[2] => ctrl_readRegA[2].IN1
ctrl_readRegA[3] => ctrl_readRegA[3].IN1
ctrl_readRegA[4] => ctrl_readRegA[4].IN1
ctrl_readRegB[0] => ctrl_readRegB[0].IN1
ctrl_readRegB[1] => ctrl_readRegB[1].IN1
ctrl_readRegB[2] => ctrl_readRegB[2].IN1
ctrl_readRegB[3] => ctrl_readRegB[3].IN1
ctrl_readRegB[4] => ctrl_readRegB[4].IN1
data_writeReg[0] => data_writeReg[0].IN30
data_writeReg[1] => data_writeReg[1].IN30
data_writeReg[2] => data_writeReg[2].IN30
data_writeReg[3] => data_writeReg[3].IN30
data_writeReg[4] => data_writeReg[4].IN30
data_writeReg[5] => data_writeReg[5].IN30
data_writeReg[6] => data_writeReg[6].IN30
data_writeReg[7] => data_writeReg[7].IN30
data_writeReg[8] => data_writeReg[8].IN30
data_writeReg[9] => data_writeReg[9].IN30
data_writeReg[10] => data_writeReg[10].IN30
data_writeReg[11] => data_writeReg[11].IN30
data_writeReg[12] => data_writeReg[12].IN30
data_writeReg[13] => data_writeReg[13].IN30
data_writeReg[14] => data_writeReg[14].IN30
data_writeReg[15] => data_writeReg[15].IN30
data_writeReg[16] => data_writeReg[16].IN30
data_writeReg[17] => data_writeReg[17].IN30
data_writeReg[18] => data_writeReg[18].IN30
data_writeReg[19] => data_writeReg[19].IN30
data_writeReg[20] => data_writeReg[20].IN30
data_writeReg[21] => data_writeReg[21].IN30
data_writeReg[22] => data_writeReg[22].IN30
data_writeReg[23] => data_writeReg[23].IN30
data_writeReg[24] => data_writeReg[24].IN30
data_writeReg[25] => data_writeReg[25].IN30
data_writeReg[26] => data_writeReg[26].IN30
data_writeReg[27] => data_writeReg[27].IN30
data_writeReg[28] => data_writeReg[28].IN30
data_writeReg[29] => data_writeReg[29].IN30
data_writeReg[30] => data_writeReg[30].IN30
data_writeReg[31] => data_writeReg[31].IN30
data_readRegA[0] <= mux_thirtytwo:muxA.port33
data_readRegA[1] <= mux_thirtytwo:muxA.port33
data_readRegA[2] <= mux_thirtytwo:muxA.port33
data_readRegA[3] <= mux_thirtytwo:muxA.port33
data_readRegA[4] <= mux_thirtytwo:muxA.port33
data_readRegA[5] <= mux_thirtytwo:muxA.port33
data_readRegA[6] <= mux_thirtytwo:muxA.port33
data_readRegA[7] <= mux_thirtytwo:muxA.port33
data_readRegA[8] <= mux_thirtytwo:muxA.port33
data_readRegA[9] <= mux_thirtytwo:muxA.port33
data_readRegA[10] <= mux_thirtytwo:muxA.port33
data_readRegA[11] <= mux_thirtytwo:muxA.port33
data_readRegA[12] <= mux_thirtytwo:muxA.port33
data_readRegA[13] <= mux_thirtytwo:muxA.port33
data_readRegA[14] <= mux_thirtytwo:muxA.port33
data_readRegA[15] <= mux_thirtytwo:muxA.port33
data_readRegA[16] <= mux_thirtytwo:muxA.port33
data_readRegA[17] <= mux_thirtytwo:muxA.port33
data_readRegA[18] <= mux_thirtytwo:muxA.port33
data_readRegA[19] <= mux_thirtytwo:muxA.port33
data_readRegA[20] <= mux_thirtytwo:muxA.port33
data_readRegA[21] <= mux_thirtytwo:muxA.port33
data_readRegA[22] <= mux_thirtytwo:muxA.port33
data_readRegA[23] <= mux_thirtytwo:muxA.port33
data_readRegA[24] <= mux_thirtytwo:muxA.port33
data_readRegA[25] <= mux_thirtytwo:muxA.port33
data_readRegA[26] <= mux_thirtytwo:muxA.port33
data_readRegA[27] <= mux_thirtytwo:muxA.port33
data_readRegA[28] <= mux_thirtytwo:muxA.port33
data_readRegA[29] <= mux_thirtytwo:muxA.port33
data_readRegA[30] <= mux_thirtytwo:muxA.port33
data_readRegA[31] <= mux_thirtytwo:muxA.port33
data_readRegB[0] <= mux_thirtytwo:muxB.port33
data_readRegB[1] <= mux_thirtytwo:muxB.port33
data_readRegB[2] <= mux_thirtytwo:muxB.port33
data_readRegB[3] <= mux_thirtytwo:muxB.port33
data_readRegB[4] <= mux_thirtytwo:muxB.port33
data_readRegB[5] <= mux_thirtytwo:muxB.port33
data_readRegB[6] <= mux_thirtytwo:muxB.port33
data_readRegB[7] <= mux_thirtytwo:muxB.port33
data_readRegB[8] <= mux_thirtytwo:muxB.port33
data_readRegB[9] <= mux_thirtytwo:muxB.port33
data_readRegB[10] <= mux_thirtytwo:muxB.port33
data_readRegB[11] <= mux_thirtytwo:muxB.port33
data_readRegB[12] <= mux_thirtytwo:muxB.port33
data_readRegB[13] <= mux_thirtytwo:muxB.port33
data_readRegB[14] <= mux_thirtytwo:muxB.port33
data_readRegB[15] <= mux_thirtytwo:muxB.port33
data_readRegB[16] <= mux_thirtytwo:muxB.port33
data_readRegB[17] <= mux_thirtytwo:muxB.port33
data_readRegB[18] <= mux_thirtytwo:muxB.port33
data_readRegB[19] <= mux_thirtytwo:muxB.port33
data_readRegB[20] <= mux_thirtytwo:muxB.port33
data_readRegB[21] <= mux_thirtytwo:muxB.port33
data_readRegB[22] <= mux_thirtytwo:muxB.port33
data_readRegB[23] <= mux_thirtytwo:muxB.port33
data_readRegB[24] <= mux_thirtytwo:muxB.port33
data_readRegB[25] <= mux_thirtytwo:muxB.port33
data_readRegB[26] <= mux_thirtytwo:muxB.port33
data_readRegB[27] <= mux_thirtytwo:muxB.port33
data_readRegB[28] <= mux_thirtytwo:muxB.port33
data_readRegB[29] <= mux_thirtytwo:muxB.port33
data_readRegB[30] <= mux_thirtytwo:muxB.port33
data_readRegB[31] <= mux_thirtytwo:muxB.port33
reg_3_out[0] <= registers_out[3][0].DB_MAX_OUTPUT_PORT_TYPE
reg_3_out[1] <= registers_out[3][1].DB_MAX_OUTPUT_PORT_TYPE
reg_3_out[2] <= registers_out[3][2].DB_MAX_OUTPUT_PORT_TYPE
reg_3_out[3] <= registers_out[3][3].DB_MAX_OUTPUT_PORT_TYPE
reg_3_out[4] <= registers_out[3][4].DB_MAX_OUTPUT_PORT_TYPE
reg_3_out[5] <= registers_out[3][5].DB_MAX_OUTPUT_PORT_TYPE
reg_3_out[6] <= registers_out[3][6].DB_MAX_OUTPUT_PORT_TYPE
reg_3_out[7] <= registers_out[3][7].DB_MAX_OUTPUT_PORT_TYPE
reg_3_out[8] <= registers_out[3][8].DB_MAX_OUTPUT_PORT_TYPE
reg_3_out[9] <= registers_out[3][9].DB_MAX_OUTPUT_PORT_TYPE
reg_3_out[10] <= registers_out[3][10].DB_MAX_OUTPUT_PORT_TYPE
reg_3_out[11] <= registers_out[3][11].DB_MAX_OUTPUT_PORT_TYPE
reg_3_out[12] <= registers_out[3][12].DB_MAX_OUTPUT_PORT_TYPE
reg_3_out[13] <= registers_out[3][13].DB_MAX_OUTPUT_PORT_TYPE
reg_3_out[14] <= registers_out[3][14].DB_MAX_OUTPUT_PORT_TYPE
reg_3_out[15] <= registers_out[3][15].DB_MAX_OUTPUT_PORT_TYPE
reg_3_out[16] <= registers_out[3][16].DB_MAX_OUTPUT_PORT_TYPE
reg_3_out[17] <= registers_out[3][17].DB_MAX_OUTPUT_PORT_TYPE
reg_3_out[18] <= registers_out[3][18].DB_MAX_OUTPUT_PORT_TYPE
reg_3_out[19] <= registers_out[3][19].DB_MAX_OUTPUT_PORT_TYPE
reg_3_out[20] <= registers_out[3][20].DB_MAX_OUTPUT_PORT_TYPE
reg_3_out[21] <= registers_out[3][21].DB_MAX_OUTPUT_PORT_TYPE
reg_3_out[22] <= registers_out[3][22].DB_MAX_OUTPUT_PORT_TYPE
reg_3_out[23] <= registers_out[3][23].DB_MAX_OUTPUT_PORT_TYPE
reg_3_out[24] <= registers_out[3][24].DB_MAX_OUTPUT_PORT_TYPE
reg_3_out[25] <= registers_out[3][25].DB_MAX_OUTPUT_PORT_TYPE
reg_3_out[26] <= registers_out[3][26].DB_MAX_OUTPUT_PORT_TYPE
reg_3_out[27] <= registers_out[3][27].DB_MAX_OUTPUT_PORT_TYPE
reg_3_out[28] <= registers_out[3][28].DB_MAX_OUTPUT_PORT_TYPE
reg_3_out[29] <= registers_out[3][29].DB_MAX_OUTPUT_PORT_TYPE
reg_3_out[30] <= registers_out[3][30].DB_MAX_OUTPUT_PORT_TYPE
reg_3_out[31] <= registers_out[3][31].DB_MAX_OUTPUT_PORT_TYPE
r1_signal => write_to_r1[0].IN1


|skeleton|regfile:my_regfile|decoder:decoder_writeReg
decoded_bits[0] <= and0.DB_MAX_OUTPUT_PORT_TYPE
decoded_bits[1] <= and1.DB_MAX_OUTPUT_PORT_TYPE
decoded_bits[2] <= and2.DB_MAX_OUTPUT_PORT_TYPE
decoded_bits[3] <= and3.DB_MAX_OUTPUT_PORT_TYPE
decoded_bits[4] <= and4.DB_MAX_OUTPUT_PORT_TYPE
decoded_bits[5] <= and5.DB_MAX_OUTPUT_PORT_TYPE
decoded_bits[6] <= and6.DB_MAX_OUTPUT_PORT_TYPE
decoded_bits[7] <= and7.DB_MAX_OUTPUT_PORT_TYPE
decoded_bits[8] <= and8.DB_MAX_OUTPUT_PORT_TYPE
decoded_bits[9] <= and9.DB_MAX_OUTPUT_PORT_TYPE
decoded_bits[10] <= and10.DB_MAX_OUTPUT_PORT_TYPE
decoded_bits[11] <= and11.DB_MAX_OUTPUT_PORT_TYPE
decoded_bits[12] <= and12.DB_MAX_OUTPUT_PORT_TYPE
decoded_bits[13] <= and13.DB_MAX_OUTPUT_PORT_TYPE
decoded_bits[14] <= and14.DB_MAX_OUTPUT_PORT_TYPE
decoded_bits[15] <= and15.DB_MAX_OUTPUT_PORT_TYPE
decoded_bits[16] <= and16.DB_MAX_OUTPUT_PORT_TYPE
decoded_bits[17] <= and17.DB_MAX_OUTPUT_PORT_TYPE
decoded_bits[18] <= and18.DB_MAX_OUTPUT_PORT_TYPE
decoded_bits[19] <= and19.DB_MAX_OUTPUT_PORT_TYPE
decoded_bits[20] <= and20.DB_MAX_OUTPUT_PORT_TYPE
decoded_bits[21] <= and21.DB_MAX_OUTPUT_PORT_TYPE
decoded_bits[22] <= and22.DB_MAX_OUTPUT_PORT_TYPE
decoded_bits[23] <= and23.DB_MAX_OUTPUT_PORT_TYPE
decoded_bits[24] <= and24.DB_MAX_OUTPUT_PORT_TYPE
decoded_bits[25] <= and25.DB_MAX_OUTPUT_PORT_TYPE
decoded_bits[26] <= and26.DB_MAX_OUTPUT_PORT_TYPE
decoded_bits[27] <= and27.DB_MAX_OUTPUT_PORT_TYPE
decoded_bits[28] <= and28.DB_MAX_OUTPUT_PORT_TYPE
decoded_bits[29] <= and29.DB_MAX_OUTPUT_PORT_TYPE
decoded_bits[30] <= and30.DB_MAX_OUTPUT_PORT_TYPE
decoded_bits[31] <= and31.DB_MAX_OUTPUT_PORT_TYPE
in_code[0] => and1.IN0
in_code[0] => and3.IN0
in_code[0] => and5.IN0
in_code[0] => and7.IN0
in_code[0] => and9.IN0
in_code[0] => and11.IN0
in_code[0] => and13.IN0
in_code[0] => and15.IN0
in_code[0] => and17.IN0
in_code[0] => and19.IN0
in_code[0] => and21.IN0
in_code[0] => and23.IN0
in_code[0] => and25.IN0
in_code[0] => and27.IN0
in_code[0] => and29.IN0
in_code[0] => and31.IN0
in_code[0] => and0.IN0
in_code[0] => and2.IN0
in_code[0] => and4.IN0
in_code[0] => and6.IN0
in_code[0] => and8.IN0
in_code[0] => and10.IN0
in_code[0] => and12.IN0
in_code[0] => and14.IN0
in_code[0] => and16.IN0
in_code[0] => and18.IN0
in_code[0] => and20.IN0
in_code[0] => and22.IN0
in_code[0] => and24.IN0
in_code[0] => and26.IN0
in_code[0] => and28.IN0
in_code[0] => and30.IN0
in_code[1] => and2.IN1
in_code[1] => and3.IN1
in_code[1] => and6.IN1
in_code[1] => and7.IN1
in_code[1] => and10.IN1
in_code[1] => and11.IN1
in_code[1] => and14.IN1
in_code[1] => and15.IN1
in_code[1] => and18.IN1
in_code[1] => and19.IN1
in_code[1] => and22.IN1
in_code[1] => and23.IN1
in_code[1] => and26.IN1
in_code[1] => and27.IN1
in_code[1] => and30.IN1
in_code[1] => and31.IN1
in_code[1] => and0.IN1
in_code[1] => and1.IN1
in_code[1] => and4.IN1
in_code[1] => and5.IN1
in_code[1] => and8.IN1
in_code[1] => and9.IN1
in_code[1] => and12.IN1
in_code[1] => and13.IN1
in_code[1] => and16.IN1
in_code[1] => and17.IN1
in_code[1] => and20.IN1
in_code[1] => and21.IN1
in_code[1] => and24.IN1
in_code[1] => and25.IN1
in_code[1] => and28.IN1
in_code[1] => and29.IN1
in_code[2] => and4.IN2
in_code[2] => and5.IN2
in_code[2] => and6.IN2
in_code[2] => and7.IN2
in_code[2] => and12.IN2
in_code[2] => and13.IN2
in_code[2] => and14.IN2
in_code[2] => and15.IN2
in_code[2] => and20.IN2
in_code[2] => and21.IN2
in_code[2] => and22.IN2
in_code[2] => and23.IN2
in_code[2] => and28.IN2
in_code[2] => and29.IN2
in_code[2] => and30.IN2
in_code[2] => and31.IN2
in_code[2] => and0.IN2
in_code[2] => and1.IN2
in_code[2] => and2.IN2
in_code[2] => and3.IN2
in_code[2] => and8.IN2
in_code[2] => and9.IN2
in_code[2] => and10.IN2
in_code[2] => and11.IN2
in_code[2] => and16.IN2
in_code[2] => and17.IN2
in_code[2] => and18.IN2
in_code[2] => and19.IN2
in_code[2] => and24.IN2
in_code[2] => and25.IN2
in_code[2] => and26.IN2
in_code[2] => and27.IN2
in_code[3] => and8.IN3
in_code[3] => and9.IN3
in_code[3] => and10.IN3
in_code[3] => and11.IN3
in_code[3] => and12.IN3
in_code[3] => and13.IN3
in_code[3] => and14.IN3
in_code[3] => and15.IN3
in_code[3] => and24.IN3
in_code[3] => and25.IN3
in_code[3] => and26.IN3
in_code[3] => and27.IN3
in_code[3] => and28.IN3
in_code[3] => and29.IN3
in_code[3] => and30.IN3
in_code[3] => and31.IN3
in_code[3] => and0.IN3
in_code[3] => and1.IN3
in_code[3] => and2.IN3
in_code[3] => and3.IN3
in_code[3] => and4.IN3
in_code[3] => and5.IN3
in_code[3] => and6.IN3
in_code[3] => and7.IN3
in_code[3] => and16.IN3
in_code[3] => and17.IN3
in_code[3] => and18.IN3
in_code[3] => and19.IN3
in_code[3] => and20.IN3
in_code[3] => and21.IN3
in_code[3] => and22.IN3
in_code[3] => and23.IN3
in_code[4] => and16.IN4
in_code[4] => and17.IN4
in_code[4] => and18.IN4
in_code[4] => and19.IN4
in_code[4] => and20.IN4
in_code[4] => and21.IN4
in_code[4] => and22.IN4
in_code[4] => and23.IN4
in_code[4] => and24.IN4
in_code[4] => and25.IN4
in_code[4] => and26.IN4
in_code[4] => and27.IN4
in_code[4] => and28.IN4
in_code[4] => and29.IN4
in_code[4] => and30.IN4
in_code[4] => and31.IN4
in_code[4] => and0.IN4
in_code[4] => and1.IN4
in_code[4] => and2.IN4
in_code[4] => and3.IN4
in_code[4] => and4.IN4
in_code[4] => and5.IN4
in_code[4] => and6.IN4
in_code[4] => and7.IN4
in_code[4] => and8.IN4
in_code[4] => and9.IN4
in_code[4] => and10.IN4
in_code[4] => and11.IN4
in_code[4] => and12.IN4
in_code[4] => and13.IN4
in_code[4] => and14.IN4
in_code[4] => and15.IN4


|skeleton|regfile:my_regfile|register:regs
register_out[0] <= dffe_ref:dffe0.port0
register_out[1] <= dffe_ref:dffe1.port0
register_out[2] <= dffe_ref:dffe2.port0
register_out[3] <= dffe_ref:dffe3.port0
register_out[4] <= dffe_ref:dffe4.port0
register_out[5] <= dffe_ref:dffe5.port0
register_out[6] <= dffe_ref:dffe6.port0
register_out[7] <= dffe_ref:dffe7.port0
register_out[8] <= dffe_ref:dffe8.port0
register_out[9] <= dffe_ref:dffe9.port0
register_out[10] <= dffe_ref:dffe10.port0
register_out[11] <= dffe_ref:dffe11.port0
register_out[12] <= dffe_ref:dffe12.port0
register_out[13] <= dffe_ref:dffe13.port0
register_out[14] <= dffe_ref:dffe14.port0
register_out[15] <= dffe_ref:dffe15.port0
register_out[16] <= dffe_ref:dffe16.port0
register_out[17] <= dffe_ref:dffe17.port0
register_out[18] <= dffe_ref:dffe18.port0
register_out[19] <= dffe_ref:dffe19.port0
register_out[20] <= dffe_ref:dffe20.port0
register_out[21] <= dffe_ref:dffe21.port0
register_out[22] <= dffe_ref:dffe22.port0
register_out[23] <= dffe_ref:dffe23.port0
register_out[24] <= dffe_ref:dffe24.port0
register_out[25] <= dffe_ref:dffe25.port0
register_out[26] <= dffe_ref:dffe26.port0
register_out[27] <= dffe_ref:dffe27.port0
register_out[28] <= dffe_ref:dffe28.port0
register_out[29] <= dffe_ref:dffe29.port0
register_out[30] <= dffe_ref:dffe30.port0
register_out[31] <= dffe_ref:dffe31.port0
register_in[0] => register_in[0].IN1
register_in[1] => register_in[1].IN1
register_in[2] => register_in[2].IN1
register_in[3] => register_in[3].IN1
register_in[4] => register_in[4].IN1
register_in[5] => register_in[5].IN1
register_in[6] => register_in[6].IN1
register_in[7] => register_in[7].IN1
register_in[8] => register_in[8].IN1
register_in[9] => register_in[9].IN1
register_in[10] => register_in[10].IN1
register_in[11] => register_in[11].IN1
register_in[12] => register_in[12].IN1
register_in[13] => register_in[13].IN1
register_in[14] => register_in[14].IN1
register_in[15] => register_in[15].IN1
register_in[16] => register_in[16].IN1
register_in[17] => register_in[17].IN1
register_in[18] => register_in[18].IN1
register_in[19] => register_in[19].IN1
register_in[20] => register_in[20].IN1
register_in[21] => register_in[21].IN1
register_in[22] => register_in[22].IN1
register_in[23] => register_in[23].IN1
register_in[24] => register_in[24].IN1
register_in[25] => register_in[25].IN1
register_in[26] => register_in[26].IN1
register_in[27] => register_in[27].IN1
register_in[28] => register_in[28].IN1
register_in[29] => register_in[29].IN1
register_in[30] => register_in[30].IN1
register_in[31] => register_in[31].IN1
clk => clk.IN32
en => en.IN32
clr => clr.IN32


|skeleton|regfile:my_regfile|register:regs|dffe_ref:dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:regs|dffe_ref:dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:regs|dffe_ref:dffe2
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:regs|dffe_ref:dffe3
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:regs|dffe_ref:dffe4
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:regs|dffe_ref:dffe5
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:regs|dffe_ref:dffe6
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:regs|dffe_ref:dffe7
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:regs|dffe_ref:dffe8
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:regs|dffe_ref:dffe9
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:regs|dffe_ref:dffe10
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:regs|dffe_ref:dffe11
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:regs|dffe_ref:dffe12
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:regs|dffe_ref:dffe13
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:regs|dffe_ref:dffe14
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:regs|dffe_ref:dffe15
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:regs|dffe_ref:dffe16
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:regs|dffe_ref:dffe17
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:regs|dffe_ref:dffe18
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:regs|dffe_ref:dffe19
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:regs|dffe_ref:dffe20
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:regs|dffe_ref:dffe21
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:regs|dffe_ref:dffe22
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:regs|dffe_ref:dffe23
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:regs|dffe_ref:dffe24
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:regs|dffe_ref:dffe25
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:regs|dffe_ref:dffe26
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:regs|dffe_ref:dffe27
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:regs|dffe_ref:dffe28
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:regs|dffe_ref:dffe29
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:regs|dffe_ref:dffe30
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:regs|dffe_ref:dffe31
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:reg1
register_out[0] <= dffe_ref:dffe0.port0
register_out[1] <= dffe_ref:dffe1.port0
register_out[2] <= dffe_ref:dffe2.port0
register_out[3] <= dffe_ref:dffe3.port0
register_out[4] <= dffe_ref:dffe4.port0
register_out[5] <= dffe_ref:dffe5.port0
register_out[6] <= dffe_ref:dffe6.port0
register_out[7] <= dffe_ref:dffe7.port0
register_out[8] <= dffe_ref:dffe8.port0
register_out[9] <= dffe_ref:dffe9.port0
register_out[10] <= dffe_ref:dffe10.port0
register_out[11] <= dffe_ref:dffe11.port0
register_out[12] <= dffe_ref:dffe12.port0
register_out[13] <= dffe_ref:dffe13.port0
register_out[14] <= dffe_ref:dffe14.port0
register_out[15] <= dffe_ref:dffe15.port0
register_out[16] <= dffe_ref:dffe16.port0
register_out[17] <= dffe_ref:dffe17.port0
register_out[18] <= dffe_ref:dffe18.port0
register_out[19] <= dffe_ref:dffe19.port0
register_out[20] <= dffe_ref:dffe20.port0
register_out[21] <= dffe_ref:dffe21.port0
register_out[22] <= dffe_ref:dffe22.port0
register_out[23] <= dffe_ref:dffe23.port0
register_out[24] <= dffe_ref:dffe24.port0
register_out[25] <= dffe_ref:dffe25.port0
register_out[26] <= dffe_ref:dffe26.port0
register_out[27] <= dffe_ref:dffe27.port0
register_out[28] <= dffe_ref:dffe28.port0
register_out[29] <= dffe_ref:dffe29.port0
register_out[30] <= dffe_ref:dffe30.port0
register_out[31] <= dffe_ref:dffe31.port0
register_in[0] => register_in[0].IN1
register_in[1] => register_in[1].IN1
register_in[2] => register_in[2].IN1
register_in[3] => register_in[3].IN1
register_in[4] => register_in[4].IN1
register_in[5] => register_in[5].IN1
register_in[6] => register_in[6].IN1
register_in[7] => register_in[7].IN1
register_in[8] => register_in[8].IN1
register_in[9] => register_in[9].IN1
register_in[10] => register_in[10].IN1
register_in[11] => register_in[11].IN1
register_in[12] => register_in[12].IN1
register_in[13] => register_in[13].IN1
register_in[14] => register_in[14].IN1
register_in[15] => register_in[15].IN1
register_in[16] => register_in[16].IN1
register_in[17] => register_in[17].IN1
register_in[18] => register_in[18].IN1
register_in[19] => register_in[19].IN1
register_in[20] => register_in[20].IN1
register_in[21] => register_in[21].IN1
register_in[22] => register_in[22].IN1
register_in[23] => register_in[23].IN1
register_in[24] => register_in[24].IN1
register_in[25] => register_in[25].IN1
register_in[26] => register_in[26].IN1
register_in[27] => register_in[27].IN1
register_in[28] => register_in[28].IN1
register_in[29] => register_in[29].IN1
register_in[30] => register_in[30].IN1
register_in[31] => register_in[31].IN1
clk => clk.IN32
en => en.IN32
clr => clr.IN32


|skeleton|regfile:my_regfile|register:reg1|dffe_ref:dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:reg1|dffe_ref:dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:reg1|dffe_ref:dffe2
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:reg1|dffe_ref:dffe3
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:reg1|dffe_ref:dffe4
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:reg1|dffe_ref:dffe5
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:reg1|dffe_ref:dffe6
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:reg1|dffe_ref:dffe7
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:reg1|dffe_ref:dffe8
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:reg1|dffe_ref:dffe9
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:reg1|dffe_ref:dffe10
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:reg1|dffe_ref:dffe11
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:reg1|dffe_ref:dffe12
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:reg1|dffe_ref:dffe13
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:reg1|dffe_ref:dffe14
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:reg1|dffe_ref:dffe15
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:reg1|dffe_ref:dffe16
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:reg1|dffe_ref:dffe17
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:reg1|dffe_ref:dffe18
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:reg1|dffe_ref:dffe19
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:reg1|dffe_ref:dffe20
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:reg1|dffe_ref:dffe21
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:reg1|dffe_ref:dffe22
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:reg1|dffe_ref:dffe23
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:reg1|dffe_ref:dffe24
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:reg1|dffe_ref:dffe25
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:reg1|dffe_ref:dffe26
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:reg1|dffe_ref:dffe27
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:reg1|dffe_ref:dffe28
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:reg1|dffe_ref:dffe29
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:reg1|dffe_ref:dffe30
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:reg1|dffe_ref:dffe31
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[2].regs
register_out[0] <= dffe_ref:dffe0.port0
register_out[1] <= dffe_ref:dffe1.port0
register_out[2] <= dffe_ref:dffe2.port0
register_out[3] <= dffe_ref:dffe3.port0
register_out[4] <= dffe_ref:dffe4.port0
register_out[5] <= dffe_ref:dffe5.port0
register_out[6] <= dffe_ref:dffe6.port0
register_out[7] <= dffe_ref:dffe7.port0
register_out[8] <= dffe_ref:dffe8.port0
register_out[9] <= dffe_ref:dffe9.port0
register_out[10] <= dffe_ref:dffe10.port0
register_out[11] <= dffe_ref:dffe11.port0
register_out[12] <= dffe_ref:dffe12.port0
register_out[13] <= dffe_ref:dffe13.port0
register_out[14] <= dffe_ref:dffe14.port0
register_out[15] <= dffe_ref:dffe15.port0
register_out[16] <= dffe_ref:dffe16.port0
register_out[17] <= dffe_ref:dffe17.port0
register_out[18] <= dffe_ref:dffe18.port0
register_out[19] <= dffe_ref:dffe19.port0
register_out[20] <= dffe_ref:dffe20.port0
register_out[21] <= dffe_ref:dffe21.port0
register_out[22] <= dffe_ref:dffe22.port0
register_out[23] <= dffe_ref:dffe23.port0
register_out[24] <= dffe_ref:dffe24.port0
register_out[25] <= dffe_ref:dffe25.port0
register_out[26] <= dffe_ref:dffe26.port0
register_out[27] <= dffe_ref:dffe27.port0
register_out[28] <= dffe_ref:dffe28.port0
register_out[29] <= dffe_ref:dffe29.port0
register_out[30] <= dffe_ref:dffe30.port0
register_out[31] <= dffe_ref:dffe31.port0
register_in[0] => register_in[0].IN1
register_in[1] => register_in[1].IN1
register_in[2] => register_in[2].IN1
register_in[3] => register_in[3].IN1
register_in[4] => register_in[4].IN1
register_in[5] => register_in[5].IN1
register_in[6] => register_in[6].IN1
register_in[7] => register_in[7].IN1
register_in[8] => register_in[8].IN1
register_in[9] => register_in[9].IN1
register_in[10] => register_in[10].IN1
register_in[11] => register_in[11].IN1
register_in[12] => register_in[12].IN1
register_in[13] => register_in[13].IN1
register_in[14] => register_in[14].IN1
register_in[15] => register_in[15].IN1
register_in[16] => register_in[16].IN1
register_in[17] => register_in[17].IN1
register_in[18] => register_in[18].IN1
register_in[19] => register_in[19].IN1
register_in[20] => register_in[20].IN1
register_in[21] => register_in[21].IN1
register_in[22] => register_in[22].IN1
register_in[23] => register_in[23].IN1
register_in[24] => register_in[24].IN1
register_in[25] => register_in[25].IN1
register_in[26] => register_in[26].IN1
register_in[27] => register_in[27].IN1
register_in[28] => register_in[28].IN1
register_in[29] => register_in[29].IN1
register_in[30] => register_in[30].IN1
register_in[31] => register_in[31].IN1
clk => clk.IN32
en => en.IN32
clr => clr.IN32


|skeleton|regfile:my_regfile|register:gen_registers[2].regs|dffe_ref:dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[2].regs|dffe_ref:dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[2].regs|dffe_ref:dffe2
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[2].regs|dffe_ref:dffe3
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[2].regs|dffe_ref:dffe4
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[2].regs|dffe_ref:dffe5
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[2].regs|dffe_ref:dffe6
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[2].regs|dffe_ref:dffe7
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[2].regs|dffe_ref:dffe8
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[2].regs|dffe_ref:dffe9
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[2].regs|dffe_ref:dffe10
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[2].regs|dffe_ref:dffe11
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[2].regs|dffe_ref:dffe12
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[2].regs|dffe_ref:dffe13
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[2].regs|dffe_ref:dffe14
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[2].regs|dffe_ref:dffe15
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[2].regs|dffe_ref:dffe16
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[2].regs|dffe_ref:dffe17
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[2].regs|dffe_ref:dffe18
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[2].regs|dffe_ref:dffe19
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[2].regs|dffe_ref:dffe20
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[2].regs|dffe_ref:dffe21
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[2].regs|dffe_ref:dffe22
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[2].regs|dffe_ref:dffe23
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[2].regs|dffe_ref:dffe24
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[2].regs|dffe_ref:dffe25
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[2].regs|dffe_ref:dffe26
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[2].regs|dffe_ref:dffe27
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[2].regs|dffe_ref:dffe28
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[2].regs|dffe_ref:dffe29
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[2].regs|dffe_ref:dffe30
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[2].regs|dffe_ref:dffe31
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[3].regs
register_out[0] <= dffe_ref:dffe0.port0
register_out[1] <= dffe_ref:dffe1.port0
register_out[2] <= dffe_ref:dffe2.port0
register_out[3] <= dffe_ref:dffe3.port0
register_out[4] <= dffe_ref:dffe4.port0
register_out[5] <= dffe_ref:dffe5.port0
register_out[6] <= dffe_ref:dffe6.port0
register_out[7] <= dffe_ref:dffe7.port0
register_out[8] <= dffe_ref:dffe8.port0
register_out[9] <= dffe_ref:dffe9.port0
register_out[10] <= dffe_ref:dffe10.port0
register_out[11] <= dffe_ref:dffe11.port0
register_out[12] <= dffe_ref:dffe12.port0
register_out[13] <= dffe_ref:dffe13.port0
register_out[14] <= dffe_ref:dffe14.port0
register_out[15] <= dffe_ref:dffe15.port0
register_out[16] <= dffe_ref:dffe16.port0
register_out[17] <= dffe_ref:dffe17.port0
register_out[18] <= dffe_ref:dffe18.port0
register_out[19] <= dffe_ref:dffe19.port0
register_out[20] <= dffe_ref:dffe20.port0
register_out[21] <= dffe_ref:dffe21.port0
register_out[22] <= dffe_ref:dffe22.port0
register_out[23] <= dffe_ref:dffe23.port0
register_out[24] <= dffe_ref:dffe24.port0
register_out[25] <= dffe_ref:dffe25.port0
register_out[26] <= dffe_ref:dffe26.port0
register_out[27] <= dffe_ref:dffe27.port0
register_out[28] <= dffe_ref:dffe28.port0
register_out[29] <= dffe_ref:dffe29.port0
register_out[30] <= dffe_ref:dffe30.port0
register_out[31] <= dffe_ref:dffe31.port0
register_in[0] => register_in[0].IN1
register_in[1] => register_in[1].IN1
register_in[2] => register_in[2].IN1
register_in[3] => register_in[3].IN1
register_in[4] => register_in[4].IN1
register_in[5] => register_in[5].IN1
register_in[6] => register_in[6].IN1
register_in[7] => register_in[7].IN1
register_in[8] => register_in[8].IN1
register_in[9] => register_in[9].IN1
register_in[10] => register_in[10].IN1
register_in[11] => register_in[11].IN1
register_in[12] => register_in[12].IN1
register_in[13] => register_in[13].IN1
register_in[14] => register_in[14].IN1
register_in[15] => register_in[15].IN1
register_in[16] => register_in[16].IN1
register_in[17] => register_in[17].IN1
register_in[18] => register_in[18].IN1
register_in[19] => register_in[19].IN1
register_in[20] => register_in[20].IN1
register_in[21] => register_in[21].IN1
register_in[22] => register_in[22].IN1
register_in[23] => register_in[23].IN1
register_in[24] => register_in[24].IN1
register_in[25] => register_in[25].IN1
register_in[26] => register_in[26].IN1
register_in[27] => register_in[27].IN1
register_in[28] => register_in[28].IN1
register_in[29] => register_in[29].IN1
register_in[30] => register_in[30].IN1
register_in[31] => register_in[31].IN1
clk => clk.IN32
en => en.IN32
clr => clr.IN32


|skeleton|regfile:my_regfile|register:gen_registers[3].regs|dffe_ref:dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[3].regs|dffe_ref:dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[3].regs|dffe_ref:dffe2
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[3].regs|dffe_ref:dffe3
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[3].regs|dffe_ref:dffe4
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[3].regs|dffe_ref:dffe5
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[3].regs|dffe_ref:dffe6
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[3].regs|dffe_ref:dffe7
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[3].regs|dffe_ref:dffe8
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[3].regs|dffe_ref:dffe9
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[3].regs|dffe_ref:dffe10
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[3].regs|dffe_ref:dffe11
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[3].regs|dffe_ref:dffe12
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[3].regs|dffe_ref:dffe13
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[3].regs|dffe_ref:dffe14
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[3].regs|dffe_ref:dffe15
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[3].regs|dffe_ref:dffe16
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[3].regs|dffe_ref:dffe17
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[3].regs|dffe_ref:dffe18
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[3].regs|dffe_ref:dffe19
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[3].regs|dffe_ref:dffe20
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[3].regs|dffe_ref:dffe21
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[3].regs|dffe_ref:dffe22
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[3].regs|dffe_ref:dffe23
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[3].regs|dffe_ref:dffe24
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[3].regs|dffe_ref:dffe25
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[3].regs|dffe_ref:dffe26
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[3].regs|dffe_ref:dffe27
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[3].regs|dffe_ref:dffe28
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[3].regs|dffe_ref:dffe29
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[3].regs|dffe_ref:dffe30
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[3].regs|dffe_ref:dffe31
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[4].regs
register_out[0] <= dffe_ref:dffe0.port0
register_out[1] <= dffe_ref:dffe1.port0
register_out[2] <= dffe_ref:dffe2.port0
register_out[3] <= dffe_ref:dffe3.port0
register_out[4] <= dffe_ref:dffe4.port0
register_out[5] <= dffe_ref:dffe5.port0
register_out[6] <= dffe_ref:dffe6.port0
register_out[7] <= dffe_ref:dffe7.port0
register_out[8] <= dffe_ref:dffe8.port0
register_out[9] <= dffe_ref:dffe9.port0
register_out[10] <= dffe_ref:dffe10.port0
register_out[11] <= dffe_ref:dffe11.port0
register_out[12] <= dffe_ref:dffe12.port0
register_out[13] <= dffe_ref:dffe13.port0
register_out[14] <= dffe_ref:dffe14.port0
register_out[15] <= dffe_ref:dffe15.port0
register_out[16] <= dffe_ref:dffe16.port0
register_out[17] <= dffe_ref:dffe17.port0
register_out[18] <= dffe_ref:dffe18.port0
register_out[19] <= dffe_ref:dffe19.port0
register_out[20] <= dffe_ref:dffe20.port0
register_out[21] <= dffe_ref:dffe21.port0
register_out[22] <= dffe_ref:dffe22.port0
register_out[23] <= dffe_ref:dffe23.port0
register_out[24] <= dffe_ref:dffe24.port0
register_out[25] <= dffe_ref:dffe25.port0
register_out[26] <= dffe_ref:dffe26.port0
register_out[27] <= dffe_ref:dffe27.port0
register_out[28] <= dffe_ref:dffe28.port0
register_out[29] <= dffe_ref:dffe29.port0
register_out[30] <= dffe_ref:dffe30.port0
register_out[31] <= dffe_ref:dffe31.port0
register_in[0] => register_in[0].IN1
register_in[1] => register_in[1].IN1
register_in[2] => register_in[2].IN1
register_in[3] => register_in[3].IN1
register_in[4] => register_in[4].IN1
register_in[5] => register_in[5].IN1
register_in[6] => register_in[6].IN1
register_in[7] => register_in[7].IN1
register_in[8] => register_in[8].IN1
register_in[9] => register_in[9].IN1
register_in[10] => register_in[10].IN1
register_in[11] => register_in[11].IN1
register_in[12] => register_in[12].IN1
register_in[13] => register_in[13].IN1
register_in[14] => register_in[14].IN1
register_in[15] => register_in[15].IN1
register_in[16] => register_in[16].IN1
register_in[17] => register_in[17].IN1
register_in[18] => register_in[18].IN1
register_in[19] => register_in[19].IN1
register_in[20] => register_in[20].IN1
register_in[21] => register_in[21].IN1
register_in[22] => register_in[22].IN1
register_in[23] => register_in[23].IN1
register_in[24] => register_in[24].IN1
register_in[25] => register_in[25].IN1
register_in[26] => register_in[26].IN1
register_in[27] => register_in[27].IN1
register_in[28] => register_in[28].IN1
register_in[29] => register_in[29].IN1
register_in[30] => register_in[30].IN1
register_in[31] => register_in[31].IN1
clk => clk.IN32
en => en.IN32
clr => clr.IN32


|skeleton|regfile:my_regfile|register:gen_registers[4].regs|dffe_ref:dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[4].regs|dffe_ref:dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[4].regs|dffe_ref:dffe2
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[4].regs|dffe_ref:dffe3
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[4].regs|dffe_ref:dffe4
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[4].regs|dffe_ref:dffe5
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[4].regs|dffe_ref:dffe6
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[4].regs|dffe_ref:dffe7
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[4].regs|dffe_ref:dffe8
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[4].regs|dffe_ref:dffe9
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[4].regs|dffe_ref:dffe10
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[4].regs|dffe_ref:dffe11
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[4].regs|dffe_ref:dffe12
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[4].regs|dffe_ref:dffe13
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[4].regs|dffe_ref:dffe14
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[4].regs|dffe_ref:dffe15
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[4].regs|dffe_ref:dffe16
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[4].regs|dffe_ref:dffe17
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[4].regs|dffe_ref:dffe18
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[4].regs|dffe_ref:dffe19
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[4].regs|dffe_ref:dffe20
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[4].regs|dffe_ref:dffe21
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[4].regs|dffe_ref:dffe22
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[4].regs|dffe_ref:dffe23
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[4].regs|dffe_ref:dffe24
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[4].regs|dffe_ref:dffe25
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[4].regs|dffe_ref:dffe26
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[4].regs|dffe_ref:dffe27
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[4].regs|dffe_ref:dffe28
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[4].regs|dffe_ref:dffe29
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[4].regs|dffe_ref:dffe30
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[4].regs|dffe_ref:dffe31
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[5].regs
register_out[0] <= dffe_ref:dffe0.port0
register_out[1] <= dffe_ref:dffe1.port0
register_out[2] <= dffe_ref:dffe2.port0
register_out[3] <= dffe_ref:dffe3.port0
register_out[4] <= dffe_ref:dffe4.port0
register_out[5] <= dffe_ref:dffe5.port0
register_out[6] <= dffe_ref:dffe6.port0
register_out[7] <= dffe_ref:dffe7.port0
register_out[8] <= dffe_ref:dffe8.port0
register_out[9] <= dffe_ref:dffe9.port0
register_out[10] <= dffe_ref:dffe10.port0
register_out[11] <= dffe_ref:dffe11.port0
register_out[12] <= dffe_ref:dffe12.port0
register_out[13] <= dffe_ref:dffe13.port0
register_out[14] <= dffe_ref:dffe14.port0
register_out[15] <= dffe_ref:dffe15.port0
register_out[16] <= dffe_ref:dffe16.port0
register_out[17] <= dffe_ref:dffe17.port0
register_out[18] <= dffe_ref:dffe18.port0
register_out[19] <= dffe_ref:dffe19.port0
register_out[20] <= dffe_ref:dffe20.port0
register_out[21] <= dffe_ref:dffe21.port0
register_out[22] <= dffe_ref:dffe22.port0
register_out[23] <= dffe_ref:dffe23.port0
register_out[24] <= dffe_ref:dffe24.port0
register_out[25] <= dffe_ref:dffe25.port0
register_out[26] <= dffe_ref:dffe26.port0
register_out[27] <= dffe_ref:dffe27.port0
register_out[28] <= dffe_ref:dffe28.port0
register_out[29] <= dffe_ref:dffe29.port0
register_out[30] <= dffe_ref:dffe30.port0
register_out[31] <= dffe_ref:dffe31.port0
register_in[0] => register_in[0].IN1
register_in[1] => register_in[1].IN1
register_in[2] => register_in[2].IN1
register_in[3] => register_in[3].IN1
register_in[4] => register_in[4].IN1
register_in[5] => register_in[5].IN1
register_in[6] => register_in[6].IN1
register_in[7] => register_in[7].IN1
register_in[8] => register_in[8].IN1
register_in[9] => register_in[9].IN1
register_in[10] => register_in[10].IN1
register_in[11] => register_in[11].IN1
register_in[12] => register_in[12].IN1
register_in[13] => register_in[13].IN1
register_in[14] => register_in[14].IN1
register_in[15] => register_in[15].IN1
register_in[16] => register_in[16].IN1
register_in[17] => register_in[17].IN1
register_in[18] => register_in[18].IN1
register_in[19] => register_in[19].IN1
register_in[20] => register_in[20].IN1
register_in[21] => register_in[21].IN1
register_in[22] => register_in[22].IN1
register_in[23] => register_in[23].IN1
register_in[24] => register_in[24].IN1
register_in[25] => register_in[25].IN1
register_in[26] => register_in[26].IN1
register_in[27] => register_in[27].IN1
register_in[28] => register_in[28].IN1
register_in[29] => register_in[29].IN1
register_in[30] => register_in[30].IN1
register_in[31] => register_in[31].IN1
clk => clk.IN32
en => en.IN32
clr => clr.IN32


|skeleton|regfile:my_regfile|register:gen_registers[5].regs|dffe_ref:dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[5].regs|dffe_ref:dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[5].regs|dffe_ref:dffe2
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[5].regs|dffe_ref:dffe3
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[5].regs|dffe_ref:dffe4
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[5].regs|dffe_ref:dffe5
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[5].regs|dffe_ref:dffe6
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[5].regs|dffe_ref:dffe7
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[5].regs|dffe_ref:dffe8
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[5].regs|dffe_ref:dffe9
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[5].regs|dffe_ref:dffe10
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[5].regs|dffe_ref:dffe11
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[5].regs|dffe_ref:dffe12
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[5].regs|dffe_ref:dffe13
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[5].regs|dffe_ref:dffe14
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[5].regs|dffe_ref:dffe15
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[5].regs|dffe_ref:dffe16
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[5].regs|dffe_ref:dffe17
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[5].regs|dffe_ref:dffe18
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[5].regs|dffe_ref:dffe19
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[5].regs|dffe_ref:dffe20
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[5].regs|dffe_ref:dffe21
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[5].regs|dffe_ref:dffe22
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[5].regs|dffe_ref:dffe23
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[5].regs|dffe_ref:dffe24
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[5].regs|dffe_ref:dffe25
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[5].regs|dffe_ref:dffe26
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[5].regs|dffe_ref:dffe27
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[5].regs|dffe_ref:dffe28
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[5].regs|dffe_ref:dffe29
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[5].regs|dffe_ref:dffe30
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[5].regs|dffe_ref:dffe31
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[6].regs
register_out[0] <= dffe_ref:dffe0.port0
register_out[1] <= dffe_ref:dffe1.port0
register_out[2] <= dffe_ref:dffe2.port0
register_out[3] <= dffe_ref:dffe3.port0
register_out[4] <= dffe_ref:dffe4.port0
register_out[5] <= dffe_ref:dffe5.port0
register_out[6] <= dffe_ref:dffe6.port0
register_out[7] <= dffe_ref:dffe7.port0
register_out[8] <= dffe_ref:dffe8.port0
register_out[9] <= dffe_ref:dffe9.port0
register_out[10] <= dffe_ref:dffe10.port0
register_out[11] <= dffe_ref:dffe11.port0
register_out[12] <= dffe_ref:dffe12.port0
register_out[13] <= dffe_ref:dffe13.port0
register_out[14] <= dffe_ref:dffe14.port0
register_out[15] <= dffe_ref:dffe15.port0
register_out[16] <= dffe_ref:dffe16.port0
register_out[17] <= dffe_ref:dffe17.port0
register_out[18] <= dffe_ref:dffe18.port0
register_out[19] <= dffe_ref:dffe19.port0
register_out[20] <= dffe_ref:dffe20.port0
register_out[21] <= dffe_ref:dffe21.port0
register_out[22] <= dffe_ref:dffe22.port0
register_out[23] <= dffe_ref:dffe23.port0
register_out[24] <= dffe_ref:dffe24.port0
register_out[25] <= dffe_ref:dffe25.port0
register_out[26] <= dffe_ref:dffe26.port0
register_out[27] <= dffe_ref:dffe27.port0
register_out[28] <= dffe_ref:dffe28.port0
register_out[29] <= dffe_ref:dffe29.port0
register_out[30] <= dffe_ref:dffe30.port0
register_out[31] <= dffe_ref:dffe31.port0
register_in[0] => register_in[0].IN1
register_in[1] => register_in[1].IN1
register_in[2] => register_in[2].IN1
register_in[3] => register_in[3].IN1
register_in[4] => register_in[4].IN1
register_in[5] => register_in[5].IN1
register_in[6] => register_in[6].IN1
register_in[7] => register_in[7].IN1
register_in[8] => register_in[8].IN1
register_in[9] => register_in[9].IN1
register_in[10] => register_in[10].IN1
register_in[11] => register_in[11].IN1
register_in[12] => register_in[12].IN1
register_in[13] => register_in[13].IN1
register_in[14] => register_in[14].IN1
register_in[15] => register_in[15].IN1
register_in[16] => register_in[16].IN1
register_in[17] => register_in[17].IN1
register_in[18] => register_in[18].IN1
register_in[19] => register_in[19].IN1
register_in[20] => register_in[20].IN1
register_in[21] => register_in[21].IN1
register_in[22] => register_in[22].IN1
register_in[23] => register_in[23].IN1
register_in[24] => register_in[24].IN1
register_in[25] => register_in[25].IN1
register_in[26] => register_in[26].IN1
register_in[27] => register_in[27].IN1
register_in[28] => register_in[28].IN1
register_in[29] => register_in[29].IN1
register_in[30] => register_in[30].IN1
register_in[31] => register_in[31].IN1
clk => clk.IN32
en => en.IN32
clr => clr.IN32


|skeleton|regfile:my_regfile|register:gen_registers[6].regs|dffe_ref:dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[6].regs|dffe_ref:dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[6].regs|dffe_ref:dffe2
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[6].regs|dffe_ref:dffe3
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[6].regs|dffe_ref:dffe4
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[6].regs|dffe_ref:dffe5
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[6].regs|dffe_ref:dffe6
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[6].regs|dffe_ref:dffe7
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[6].regs|dffe_ref:dffe8
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[6].regs|dffe_ref:dffe9
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[6].regs|dffe_ref:dffe10
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[6].regs|dffe_ref:dffe11
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[6].regs|dffe_ref:dffe12
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[6].regs|dffe_ref:dffe13
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[6].regs|dffe_ref:dffe14
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[6].regs|dffe_ref:dffe15
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[6].regs|dffe_ref:dffe16
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[6].regs|dffe_ref:dffe17
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[6].regs|dffe_ref:dffe18
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[6].regs|dffe_ref:dffe19
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[6].regs|dffe_ref:dffe20
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[6].regs|dffe_ref:dffe21
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[6].regs|dffe_ref:dffe22
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[6].regs|dffe_ref:dffe23
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[6].regs|dffe_ref:dffe24
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[6].regs|dffe_ref:dffe25
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[6].regs|dffe_ref:dffe26
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[6].regs|dffe_ref:dffe27
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[6].regs|dffe_ref:dffe28
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[6].regs|dffe_ref:dffe29
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[6].regs|dffe_ref:dffe30
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[6].regs|dffe_ref:dffe31
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[7].regs
register_out[0] <= dffe_ref:dffe0.port0
register_out[1] <= dffe_ref:dffe1.port0
register_out[2] <= dffe_ref:dffe2.port0
register_out[3] <= dffe_ref:dffe3.port0
register_out[4] <= dffe_ref:dffe4.port0
register_out[5] <= dffe_ref:dffe5.port0
register_out[6] <= dffe_ref:dffe6.port0
register_out[7] <= dffe_ref:dffe7.port0
register_out[8] <= dffe_ref:dffe8.port0
register_out[9] <= dffe_ref:dffe9.port0
register_out[10] <= dffe_ref:dffe10.port0
register_out[11] <= dffe_ref:dffe11.port0
register_out[12] <= dffe_ref:dffe12.port0
register_out[13] <= dffe_ref:dffe13.port0
register_out[14] <= dffe_ref:dffe14.port0
register_out[15] <= dffe_ref:dffe15.port0
register_out[16] <= dffe_ref:dffe16.port0
register_out[17] <= dffe_ref:dffe17.port0
register_out[18] <= dffe_ref:dffe18.port0
register_out[19] <= dffe_ref:dffe19.port0
register_out[20] <= dffe_ref:dffe20.port0
register_out[21] <= dffe_ref:dffe21.port0
register_out[22] <= dffe_ref:dffe22.port0
register_out[23] <= dffe_ref:dffe23.port0
register_out[24] <= dffe_ref:dffe24.port0
register_out[25] <= dffe_ref:dffe25.port0
register_out[26] <= dffe_ref:dffe26.port0
register_out[27] <= dffe_ref:dffe27.port0
register_out[28] <= dffe_ref:dffe28.port0
register_out[29] <= dffe_ref:dffe29.port0
register_out[30] <= dffe_ref:dffe30.port0
register_out[31] <= dffe_ref:dffe31.port0
register_in[0] => register_in[0].IN1
register_in[1] => register_in[1].IN1
register_in[2] => register_in[2].IN1
register_in[3] => register_in[3].IN1
register_in[4] => register_in[4].IN1
register_in[5] => register_in[5].IN1
register_in[6] => register_in[6].IN1
register_in[7] => register_in[7].IN1
register_in[8] => register_in[8].IN1
register_in[9] => register_in[9].IN1
register_in[10] => register_in[10].IN1
register_in[11] => register_in[11].IN1
register_in[12] => register_in[12].IN1
register_in[13] => register_in[13].IN1
register_in[14] => register_in[14].IN1
register_in[15] => register_in[15].IN1
register_in[16] => register_in[16].IN1
register_in[17] => register_in[17].IN1
register_in[18] => register_in[18].IN1
register_in[19] => register_in[19].IN1
register_in[20] => register_in[20].IN1
register_in[21] => register_in[21].IN1
register_in[22] => register_in[22].IN1
register_in[23] => register_in[23].IN1
register_in[24] => register_in[24].IN1
register_in[25] => register_in[25].IN1
register_in[26] => register_in[26].IN1
register_in[27] => register_in[27].IN1
register_in[28] => register_in[28].IN1
register_in[29] => register_in[29].IN1
register_in[30] => register_in[30].IN1
register_in[31] => register_in[31].IN1
clk => clk.IN32
en => en.IN32
clr => clr.IN32


|skeleton|regfile:my_regfile|register:gen_registers[7].regs|dffe_ref:dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[7].regs|dffe_ref:dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[7].regs|dffe_ref:dffe2
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[7].regs|dffe_ref:dffe3
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[7].regs|dffe_ref:dffe4
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[7].regs|dffe_ref:dffe5
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[7].regs|dffe_ref:dffe6
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[7].regs|dffe_ref:dffe7
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[7].regs|dffe_ref:dffe8
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[7].regs|dffe_ref:dffe9
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[7].regs|dffe_ref:dffe10
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[7].regs|dffe_ref:dffe11
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[7].regs|dffe_ref:dffe12
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[7].regs|dffe_ref:dffe13
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[7].regs|dffe_ref:dffe14
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[7].regs|dffe_ref:dffe15
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[7].regs|dffe_ref:dffe16
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[7].regs|dffe_ref:dffe17
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[7].regs|dffe_ref:dffe18
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[7].regs|dffe_ref:dffe19
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[7].regs|dffe_ref:dffe20
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[7].regs|dffe_ref:dffe21
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[7].regs|dffe_ref:dffe22
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[7].regs|dffe_ref:dffe23
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[7].regs|dffe_ref:dffe24
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[7].regs|dffe_ref:dffe25
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[7].regs|dffe_ref:dffe26
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[7].regs|dffe_ref:dffe27
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[7].regs|dffe_ref:dffe28
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[7].regs|dffe_ref:dffe29
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[7].regs|dffe_ref:dffe30
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[7].regs|dffe_ref:dffe31
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[8].regs
register_out[0] <= dffe_ref:dffe0.port0
register_out[1] <= dffe_ref:dffe1.port0
register_out[2] <= dffe_ref:dffe2.port0
register_out[3] <= dffe_ref:dffe3.port0
register_out[4] <= dffe_ref:dffe4.port0
register_out[5] <= dffe_ref:dffe5.port0
register_out[6] <= dffe_ref:dffe6.port0
register_out[7] <= dffe_ref:dffe7.port0
register_out[8] <= dffe_ref:dffe8.port0
register_out[9] <= dffe_ref:dffe9.port0
register_out[10] <= dffe_ref:dffe10.port0
register_out[11] <= dffe_ref:dffe11.port0
register_out[12] <= dffe_ref:dffe12.port0
register_out[13] <= dffe_ref:dffe13.port0
register_out[14] <= dffe_ref:dffe14.port0
register_out[15] <= dffe_ref:dffe15.port0
register_out[16] <= dffe_ref:dffe16.port0
register_out[17] <= dffe_ref:dffe17.port0
register_out[18] <= dffe_ref:dffe18.port0
register_out[19] <= dffe_ref:dffe19.port0
register_out[20] <= dffe_ref:dffe20.port0
register_out[21] <= dffe_ref:dffe21.port0
register_out[22] <= dffe_ref:dffe22.port0
register_out[23] <= dffe_ref:dffe23.port0
register_out[24] <= dffe_ref:dffe24.port0
register_out[25] <= dffe_ref:dffe25.port0
register_out[26] <= dffe_ref:dffe26.port0
register_out[27] <= dffe_ref:dffe27.port0
register_out[28] <= dffe_ref:dffe28.port0
register_out[29] <= dffe_ref:dffe29.port0
register_out[30] <= dffe_ref:dffe30.port0
register_out[31] <= dffe_ref:dffe31.port0
register_in[0] => register_in[0].IN1
register_in[1] => register_in[1].IN1
register_in[2] => register_in[2].IN1
register_in[3] => register_in[3].IN1
register_in[4] => register_in[4].IN1
register_in[5] => register_in[5].IN1
register_in[6] => register_in[6].IN1
register_in[7] => register_in[7].IN1
register_in[8] => register_in[8].IN1
register_in[9] => register_in[9].IN1
register_in[10] => register_in[10].IN1
register_in[11] => register_in[11].IN1
register_in[12] => register_in[12].IN1
register_in[13] => register_in[13].IN1
register_in[14] => register_in[14].IN1
register_in[15] => register_in[15].IN1
register_in[16] => register_in[16].IN1
register_in[17] => register_in[17].IN1
register_in[18] => register_in[18].IN1
register_in[19] => register_in[19].IN1
register_in[20] => register_in[20].IN1
register_in[21] => register_in[21].IN1
register_in[22] => register_in[22].IN1
register_in[23] => register_in[23].IN1
register_in[24] => register_in[24].IN1
register_in[25] => register_in[25].IN1
register_in[26] => register_in[26].IN1
register_in[27] => register_in[27].IN1
register_in[28] => register_in[28].IN1
register_in[29] => register_in[29].IN1
register_in[30] => register_in[30].IN1
register_in[31] => register_in[31].IN1
clk => clk.IN32
en => en.IN32
clr => clr.IN32


|skeleton|regfile:my_regfile|register:gen_registers[8].regs|dffe_ref:dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[8].regs|dffe_ref:dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[8].regs|dffe_ref:dffe2
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[8].regs|dffe_ref:dffe3
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[8].regs|dffe_ref:dffe4
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[8].regs|dffe_ref:dffe5
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[8].regs|dffe_ref:dffe6
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[8].regs|dffe_ref:dffe7
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[8].regs|dffe_ref:dffe8
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[8].regs|dffe_ref:dffe9
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[8].regs|dffe_ref:dffe10
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[8].regs|dffe_ref:dffe11
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[8].regs|dffe_ref:dffe12
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[8].regs|dffe_ref:dffe13
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[8].regs|dffe_ref:dffe14
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[8].regs|dffe_ref:dffe15
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[8].regs|dffe_ref:dffe16
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[8].regs|dffe_ref:dffe17
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[8].regs|dffe_ref:dffe18
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[8].regs|dffe_ref:dffe19
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[8].regs|dffe_ref:dffe20
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[8].regs|dffe_ref:dffe21
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[8].regs|dffe_ref:dffe22
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[8].regs|dffe_ref:dffe23
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[8].regs|dffe_ref:dffe24
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[8].regs|dffe_ref:dffe25
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[8].regs|dffe_ref:dffe26
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[8].regs|dffe_ref:dffe27
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[8].regs|dffe_ref:dffe28
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[8].regs|dffe_ref:dffe29
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[8].regs|dffe_ref:dffe30
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[8].regs|dffe_ref:dffe31
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[9].regs
register_out[0] <= dffe_ref:dffe0.port0
register_out[1] <= dffe_ref:dffe1.port0
register_out[2] <= dffe_ref:dffe2.port0
register_out[3] <= dffe_ref:dffe3.port0
register_out[4] <= dffe_ref:dffe4.port0
register_out[5] <= dffe_ref:dffe5.port0
register_out[6] <= dffe_ref:dffe6.port0
register_out[7] <= dffe_ref:dffe7.port0
register_out[8] <= dffe_ref:dffe8.port0
register_out[9] <= dffe_ref:dffe9.port0
register_out[10] <= dffe_ref:dffe10.port0
register_out[11] <= dffe_ref:dffe11.port0
register_out[12] <= dffe_ref:dffe12.port0
register_out[13] <= dffe_ref:dffe13.port0
register_out[14] <= dffe_ref:dffe14.port0
register_out[15] <= dffe_ref:dffe15.port0
register_out[16] <= dffe_ref:dffe16.port0
register_out[17] <= dffe_ref:dffe17.port0
register_out[18] <= dffe_ref:dffe18.port0
register_out[19] <= dffe_ref:dffe19.port0
register_out[20] <= dffe_ref:dffe20.port0
register_out[21] <= dffe_ref:dffe21.port0
register_out[22] <= dffe_ref:dffe22.port0
register_out[23] <= dffe_ref:dffe23.port0
register_out[24] <= dffe_ref:dffe24.port0
register_out[25] <= dffe_ref:dffe25.port0
register_out[26] <= dffe_ref:dffe26.port0
register_out[27] <= dffe_ref:dffe27.port0
register_out[28] <= dffe_ref:dffe28.port0
register_out[29] <= dffe_ref:dffe29.port0
register_out[30] <= dffe_ref:dffe30.port0
register_out[31] <= dffe_ref:dffe31.port0
register_in[0] => register_in[0].IN1
register_in[1] => register_in[1].IN1
register_in[2] => register_in[2].IN1
register_in[3] => register_in[3].IN1
register_in[4] => register_in[4].IN1
register_in[5] => register_in[5].IN1
register_in[6] => register_in[6].IN1
register_in[7] => register_in[7].IN1
register_in[8] => register_in[8].IN1
register_in[9] => register_in[9].IN1
register_in[10] => register_in[10].IN1
register_in[11] => register_in[11].IN1
register_in[12] => register_in[12].IN1
register_in[13] => register_in[13].IN1
register_in[14] => register_in[14].IN1
register_in[15] => register_in[15].IN1
register_in[16] => register_in[16].IN1
register_in[17] => register_in[17].IN1
register_in[18] => register_in[18].IN1
register_in[19] => register_in[19].IN1
register_in[20] => register_in[20].IN1
register_in[21] => register_in[21].IN1
register_in[22] => register_in[22].IN1
register_in[23] => register_in[23].IN1
register_in[24] => register_in[24].IN1
register_in[25] => register_in[25].IN1
register_in[26] => register_in[26].IN1
register_in[27] => register_in[27].IN1
register_in[28] => register_in[28].IN1
register_in[29] => register_in[29].IN1
register_in[30] => register_in[30].IN1
register_in[31] => register_in[31].IN1
clk => clk.IN32
en => en.IN32
clr => clr.IN32


|skeleton|regfile:my_regfile|register:gen_registers[9].regs|dffe_ref:dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[9].regs|dffe_ref:dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[9].regs|dffe_ref:dffe2
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[9].regs|dffe_ref:dffe3
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[9].regs|dffe_ref:dffe4
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[9].regs|dffe_ref:dffe5
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[9].regs|dffe_ref:dffe6
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[9].regs|dffe_ref:dffe7
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[9].regs|dffe_ref:dffe8
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[9].regs|dffe_ref:dffe9
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[9].regs|dffe_ref:dffe10
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[9].regs|dffe_ref:dffe11
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[9].regs|dffe_ref:dffe12
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[9].regs|dffe_ref:dffe13
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[9].regs|dffe_ref:dffe14
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[9].regs|dffe_ref:dffe15
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[9].regs|dffe_ref:dffe16
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[9].regs|dffe_ref:dffe17
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[9].regs|dffe_ref:dffe18
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[9].regs|dffe_ref:dffe19
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[9].regs|dffe_ref:dffe20
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[9].regs|dffe_ref:dffe21
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[9].regs|dffe_ref:dffe22
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[9].regs|dffe_ref:dffe23
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[9].regs|dffe_ref:dffe24
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[9].regs|dffe_ref:dffe25
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[9].regs|dffe_ref:dffe26
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[9].regs|dffe_ref:dffe27
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[9].regs|dffe_ref:dffe28
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[9].regs|dffe_ref:dffe29
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[9].regs|dffe_ref:dffe30
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[9].regs|dffe_ref:dffe31
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[10].regs
register_out[0] <= dffe_ref:dffe0.port0
register_out[1] <= dffe_ref:dffe1.port0
register_out[2] <= dffe_ref:dffe2.port0
register_out[3] <= dffe_ref:dffe3.port0
register_out[4] <= dffe_ref:dffe4.port0
register_out[5] <= dffe_ref:dffe5.port0
register_out[6] <= dffe_ref:dffe6.port0
register_out[7] <= dffe_ref:dffe7.port0
register_out[8] <= dffe_ref:dffe8.port0
register_out[9] <= dffe_ref:dffe9.port0
register_out[10] <= dffe_ref:dffe10.port0
register_out[11] <= dffe_ref:dffe11.port0
register_out[12] <= dffe_ref:dffe12.port0
register_out[13] <= dffe_ref:dffe13.port0
register_out[14] <= dffe_ref:dffe14.port0
register_out[15] <= dffe_ref:dffe15.port0
register_out[16] <= dffe_ref:dffe16.port0
register_out[17] <= dffe_ref:dffe17.port0
register_out[18] <= dffe_ref:dffe18.port0
register_out[19] <= dffe_ref:dffe19.port0
register_out[20] <= dffe_ref:dffe20.port0
register_out[21] <= dffe_ref:dffe21.port0
register_out[22] <= dffe_ref:dffe22.port0
register_out[23] <= dffe_ref:dffe23.port0
register_out[24] <= dffe_ref:dffe24.port0
register_out[25] <= dffe_ref:dffe25.port0
register_out[26] <= dffe_ref:dffe26.port0
register_out[27] <= dffe_ref:dffe27.port0
register_out[28] <= dffe_ref:dffe28.port0
register_out[29] <= dffe_ref:dffe29.port0
register_out[30] <= dffe_ref:dffe30.port0
register_out[31] <= dffe_ref:dffe31.port0
register_in[0] => register_in[0].IN1
register_in[1] => register_in[1].IN1
register_in[2] => register_in[2].IN1
register_in[3] => register_in[3].IN1
register_in[4] => register_in[4].IN1
register_in[5] => register_in[5].IN1
register_in[6] => register_in[6].IN1
register_in[7] => register_in[7].IN1
register_in[8] => register_in[8].IN1
register_in[9] => register_in[9].IN1
register_in[10] => register_in[10].IN1
register_in[11] => register_in[11].IN1
register_in[12] => register_in[12].IN1
register_in[13] => register_in[13].IN1
register_in[14] => register_in[14].IN1
register_in[15] => register_in[15].IN1
register_in[16] => register_in[16].IN1
register_in[17] => register_in[17].IN1
register_in[18] => register_in[18].IN1
register_in[19] => register_in[19].IN1
register_in[20] => register_in[20].IN1
register_in[21] => register_in[21].IN1
register_in[22] => register_in[22].IN1
register_in[23] => register_in[23].IN1
register_in[24] => register_in[24].IN1
register_in[25] => register_in[25].IN1
register_in[26] => register_in[26].IN1
register_in[27] => register_in[27].IN1
register_in[28] => register_in[28].IN1
register_in[29] => register_in[29].IN1
register_in[30] => register_in[30].IN1
register_in[31] => register_in[31].IN1
clk => clk.IN32
en => en.IN32
clr => clr.IN32


|skeleton|regfile:my_regfile|register:gen_registers[10].regs|dffe_ref:dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[10].regs|dffe_ref:dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[10].regs|dffe_ref:dffe2
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[10].regs|dffe_ref:dffe3
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[10].regs|dffe_ref:dffe4
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[10].regs|dffe_ref:dffe5
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[10].regs|dffe_ref:dffe6
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[10].regs|dffe_ref:dffe7
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[10].regs|dffe_ref:dffe8
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[10].regs|dffe_ref:dffe9
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[10].regs|dffe_ref:dffe10
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[10].regs|dffe_ref:dffe11
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[10].regs|dffe_ref:dffe12
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[10].regs|dffe_ref:dffe13
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[10].regs|dffe_ref:dffe14
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[10].regs|dffe_ref:dffe15
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[10].regs|dffe_ref:dffe16
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[10].regs|dffe_ref:dffe17
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[10].regs|dffe_ref:dffe18
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[10].regs|dffe_ref:dffe19
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[10].regs|dffe_ref:dffe20
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[10].regs|dffe_ref:dffe21
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[10].regs|dffe_ref:dffe22
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[10].regs|dffe_ref:dffe23
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[10].regs|dffe_ref:dffe24
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[10].regs|dffe_ref:dffe25
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[10].regs|dffe_ref:dffe26
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[10].regs|dffe_ref:dffe27
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[10].regs|dffe_ref:dffe28
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[10].regs|dffe_ref:dffe29
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[10].regs|dffe_ref:dffe30
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[10].regs|dffe_ref:dffe31
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[11].regs
register_out[0] <= dffe_ref:dffe0.port0
register_out[1] <= dffe_ref:dffe1.port0
register_out[2] <= dffe_ref:dffe2.port0
register_out[3] <= dffe_ref:dffe3.port0
register_out[4] <= dffe_ref:dffe4.port0
register_out[5] <= dffe_ref:dffe5.port0
register_out[6] <= dffe_ref:dffe6.port0
register_out[7] <= dffe_ref:dffe7.port0
register_out[8] <= dffe_ref:dffe8.port0
register_out[9] <= dffe_ref:dffe9.port0
register_out[10] <= dffe_ref:dffe10.port0
register_out[11] <= dffe_ref:dffe11.port0
register_out[12] <= dffe_ref:dffe12.port0
register_out[13] <= dffe_ref:dffe13.port0
register_out[14] <= dffe_ref:dffe14.port0
register_out[15] <= dffe_ref:dffe15.port0
register_out[16] <= dffe_ref:dffe16.port0
register_out[17] <= dffe_ref:dffe17.port0
register_out[18] <= dffe_ref:dffe18.port0
register_out[19] <= dffe_ref:dffe19.port0
register_out[20] <= dffe_ref:dffe20.port0
register_out[21] <= dffe_ref:dffe21.port0
register_out[22] <= dffe_ref:dffe22.port0
register_out[23] <= dffe_ref:dffe23.port0
register_out[24] <= dffe_ref:dffe24.port0
register_out[25] <= dffe_ref:dffe25.port0
register_out[26] <= dffe_ref:dffe26.port0
register_out[27] <= dffe_ref:dffe27.port0
register_out[28] <= dffe_ref:dffe28.port0
register_out[29] <= dffe_ref:dffe29.port0
register_out[30] <= dffe_ref:dffe30.port0
register_out[31] <= dffe_ref:dffe31.port0
register_in[0] => register_in[0].IN1
register_in[1] => register_in[1].IN1
register_in[2] => register_in[2].IN1
register_in[3] => register_in[3].IN1
register_in[4] => register_in[4].IN1
register_in[5] => register_in[5].IN1
register_in[6] => register_in[6].IN1
register_in[7] => register_in[7].IN1
register_in[8] => register_in[8].IN1
register_in[9] => register_in[9].IN1
register_in[10] => register_in[10].IN1
register_in[11] => register_in[11].IN1
register_in[12] => register_in[12].IN1
register_in[13] => register_in[13].IN1
register_in[14] => register_in[14].IN1
register_in[15] => register_in[15].IN1
register_in[16] => register_in[16].IN1
register_in[17] => register_in[17].IN1
register_in[18] => register_in[18].IN1
register_in[19] => register_in[19].IN1
register_in[20] => register_in[20].IN1
register_in[21] => register_in[21].IN1
register_in[22] => register_in[22].IN1
register_in[23] => register_in[23].IN1
register_in[24] => register_in[24].IN1
register_in[25] => register_in[25].IN1
register_in[26] => register_in[26].IN1
register_in[27] => register_in[27].IN1
register_in[28] => register_in[28].IN1
register_in[29] => register_in[29].IN1
register_in[30] => register_in[30].IN1
register_in[31] => register_in[31].IN1
clk => clk.IN32
en => en.IN32
clr => clr.IN32


|skeleton|regfile:my_regfile|register:gen_registers[11].regs|dffe_ref:dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[11].regs|dffe_ref:dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[11].regs|dffe_ref:dffe2
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[11].regs|dffe_ref:dffe3
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[11].regs|dffe_ref:dffe4
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[11].regs|dffe_ref:dffe5
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[11].regs|dffe_ref:dffe6
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[11].regs|dffe_ref:dffe7
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[11].regs|dffe_ref:dffe8
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[11].regs|dffe_ref:dffe9
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[11].regs|dffe_ref:dffe10
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[11].regs|dffe_ref:dffe11
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[11].regs|dffe_ref:dffe12
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[11].regs|dffe_ref:dffe13
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[11].regs|dffe_ref:dffe14
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[11].regs|dffe_ref:dffe15
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[11].regs|dffe_ref:dffe16
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[11].regs|dffe_ref:dffe17
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[11].regs|dffe_ref:dffe18
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[11].regs|dffe_ref:dffe19
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[11].regs|dffe_ref:dffe20
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[11].regs|dffe_ref:dffe21
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[11].regs|dffe_ref:dffe22
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[11].regs|dffe_ref:dffe23
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[11].regs|dffe_ref:dffe24
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[11].regs|dffe_ref:dffe25
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[11].regs|dffe_ref:dffe26
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[11].regs|dffe_ref:dffe27
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[11].regs|dffe_ref:dffe28
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[11].regs|dffe_ref:dffe29
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[11].regs|dffe_ref:dffe30
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[11].regs|dffe_ref:dffe31
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[12].regs
register_out[0] <= dffe_ref:dffe0.port0
register_out[1] <= dffe_ref:dffe1.port0
register_out[2] <= dffe_ref:dffe2.port0
register_out[3] <= dffe_ref:dffe3.port0
register_out[4] <= dffe_ref:dffe4.port0
register_out[5] <= dffe_ref:dffe5.port0
register_out[6] <= dffe_ref:dffe6.port0
register_out[7] <= dffe_ref:dffe7.port0
register_out[8] <= dffe_ref:dffe8.port0
register_out[9] <= dffe_ref:dffe9.port0
register_out[10] <= dffe_ref:dffe10.port0
register_out[11] <= dffe_ref:dffe11.port0
register_out[12] <= dffe_ref:dffe12.port0
register_out[13] <= dffe_ref:dffe13.port0
register_out[14] <= dffe_ref:dffe14.port0
register_out[15] <= dffe_ref:dffe15.port0
register_out[16] <= dffe_ref:dffe16.port0
register_out[17] <= dffe_ref:dffe17.port0
register_out[18] <= dffe_ref:dffe18.port0
register_out[19] <= dffe_ref:dffe19.port0
register_out[20] <= dffe_ref:dffe20.port0
register_out[21] <= dffe_ref:dffe21.port0
register_out[22] <= dffe_ref:dffe22.port0
register_out[23] <= dffe_ref:dffe23.port0
register_out[24] <= dffe_ref:dffe24.port0
register_out[25] <= dffe_ref:dffe25.port0
register_out[26] <= dffe_ref:dffe26.port0
register_out[27] <= dffe_ref:dffe27.port0
register_out[28] <= dffe_ref:dffe28.port0
register_out[29] <= dffe_ref:dffe29.port0
register_out[30] <= dffe_ref:dffe30.port0
register_out[31] <= dffe_ref:dffe31.port0
register_in[0] => register_in[0].IN1
register_in[1] => register_in[1].IN1
register_in[2] => register_in[2].IN1
register_in[3] => register_in[3].IN1
register_in[4] => register_in[4].IN1
register_in[5] => register_in[5].IN1
register_in[6] => register_in[6].IN1
register_in[7] => register_in[7].IN1
register_in[8] => register_in[8].IN1
register_in[9] => register_in[9].IN1
register_in[10] => register_in[10].IN1
register_in[11] => register_in[11].IN1
register_in[12] => register_in[12].IN1
register_in[13] => register_in[13].IN1
register_in[14] => register_in[14].IN1
register_in[15] => register_in[15].IN1
register_in[16] => register_in[16].IN1
register_in[17] => register_in[17].IN1
register_in[18] => register_in[18].IN1
register_in[19] => register_in[19].IN1
register_in[20] => register_in[20].IN1
register_in[21] => register_in[21].IN1
register_in[22] => register_in[22].IN1
register_in[23] => register_in[23].IN1
register_in[24] => register_in[24].IN1
register_in[25] => register_in[25].IN1
register_in[26] => register_in[26].IN1
register_in[27] => register_in[27].IN1
register_in[28] => register_in[28].IN1
register_in[29] => register_in[29].IN1
register_in[30] => register_in[30].IN1
register_in[31] => register_in[31].IN1
clk => clk.IN32
en => en.IN32
clr => clr.IN32


|skeleton|regfile:my_regfile|register:gen_registers[12].regs|dffe_ref:dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[12].regs|dffe_ref:dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[12].regs|dffe_ref:dffe2
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[12].regs|dffe_ref:dffe3
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[12].regs|dffe_ref:dffe4
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[12].regs|dffe_ref:dffe5
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[12].regs|dffe_ref:dffe6
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[12].regs|dffe_ref:dffe7
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[12].regs|dffe_ref:dffe8
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[12].regs|dffe_ref:dffe9
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[12].regs|dffe_ref:dffe10
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[12].regs|dffe_ref:dffe11
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[12].regs|dffe_ref:dffe12
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[12].regs|dffe_ref:dffe13
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[12].regs|dffe_ref:dffe14
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[12].regs|dffe_ref:dffe15
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[12].regs|dffe_ref:dffe16
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[12].regs|dffe_ref:dffe17
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[12].regs|dffe_ref:dffe18
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[12].regs|dffe_ref:dffe19
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[12].regs|dffe_ref:dffe20
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[12].regs|dffe_ref:dffe21
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[12].regs|dffe_ref:dffe22
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[12].regs|dffe_ref:dffe23
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[12].regs|dffe_ref:dffe24
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[12].regs|dffe_ref:dffe25
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[12].regs|dffe_ref:dffe26
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[12].regs|dffe_ref:dffe27
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[12].regs|dffe_ref:dffe28
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[12].regs|dffe_ref:dffe29
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[12].regs|dffe_ref:dffe30
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[12].regs|dffe_ref:dffe31
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[13].regs
register_out[0] <= dffe_ref:dffe0.port0
register_out[1] <= dffe_ref:dffe1.port0
register_out[2] <= dffe_ref:dffe2.port0
register_out[3] <= dffe_ref:dffe3.port0
register_out[4] <= dffe_ref:dffe4.port0
register_out[5] <= dffe_ref:dffe5.port0
register_out[6] <= dffe_ref:dffe6.port0
register_out[7] <= dffe_ref:dffe7.port0
register_out[8] <= dffe_ref:dffe8.port0
register_out[9] <= dffe_ref:dffe9.port0
register_out[10] <= dffe_ref:dffe10.port0
register_out[11] <= dffe_ref:dffe11.port0
register_out[12] <= dffe_ref:dffe12.port0
register_out[13] <= dffe_ref:dffe13.port0
register_out[14] <= dffe_ref:dffe14.port0
register_out[15] <= dffe_ref:dffe15.port0
register_out[16] <= dffe_ref:dffe16.port0
register_out[17] <= dffe_ref:dffe17.port0
register_out[18] <= dffe_ref:dffe18.port0
register_out[19] <= dffe_ref:dffe19.port0
register_out[20] <= dffe_ref:dffe20.port0
register_out[21] <= dffe_ref:dffe21.port0
register_out[22] <= dffe_ref:dffe22.port0
register_out[23] <= dffe_ref:dffe23.port0
register_out[24] <= dffe_ref:dffe24.port0
register_out[25] <= dffe_ref:dffe25.port0
register_out[26] <= dffe_ref:dffe26.port0
register_out[27] <= dffe_ref:dffe27.port0
register_out[28] <= dffe_ref:dffe28.port0
register_out[29] <= dffe_ref:dffe29.port0
register_out[30] <= dffe_ref:dffe30.port0
register_out[31] <= dffe_ref:dffe31.port0
register_in[0] => register_in[0].IN1
register_in[1] => register_in[1].IN1
register_in[2] => register_in[2].IN1
register_in[3] => register_in[3].IN1
register_in[4] => register_in[4].IN1
register_in[5] => register_in[5].IN1
register_in[6] => register_in[6].IN1
register_in[7] => register_in[7].IN1
register_in[8] => register_in[8].IN1
register_in[9] => register_in[9].IN1
register_in[10] => register_in[10].IN1
register_in[11] => register_in[11].IN1
register_in[12] => register_in[12].IN1
register_in[13] => register_in[13].IN1
register_in[14] => register_in[14].IN1
register_in[15] => register_in[15].IN1
register_in[16] => register_in[16].IN1
register_in[17] => register_in[17].IN1
register_in[18] => register_in[18].IN1
register_in[19] => register_in[19].IN1
register_in[20] => register_in[20].IN1
register_in[21] => register_in[21].IN1
register_in[22] => register_in[22].IN1
register_in[23] => register_in[23].IN1
register_in[24] => register_in[24].IN1
register_in[25] => register_in[25].IN1
register_in[26] => register_in[26].IN1
register_in[27] => register_in[27].IN1
register_in[28] => register_in[28].IN1
register_in[29] => register_in[29].IN1
register_in[30] => register_in[30].IN1
register_in[31] => register_in[31].IN1
clk => clk.IN32
en => en.IN32
clr => clr.IN32


|skeleton|regfile:my_regfile|register:gen_registers[13].regs|dffe_ref:dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[13].regs|dffe_ref:dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[13].regs|dffe_ref:dffe2
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[13].regs|dffe_ref:dffe3
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[13].regs|dffe_ref:dffe4
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[13].regs|dffe_ref:dffe5
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[13].regs|dffe_ref:dffe6
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[13].regs|dffe_ref:dffe7
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[13].regs|dffe_ref:dffe8
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[13].regs|dffe_ref:dffe9
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[13].regs|dffe_ref:dffe10
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[13].regs|dffe_ref:dffe11
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[13].regs|dffe_ref:dffe12
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[13].regs|dffe_ref:dffe13
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[13].regs|dffe_ref:dffe14
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[13].regs|dffe_ref:dffe15
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[13].regs|dffe_ref:dffe16
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[13].regs|dffe_ref:dffe17
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[13].regs|dffe_ref:dffe18
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[13].regs|dffe_ref:dffe19
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[13].regs|dffe_ref:dffe20
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[13].regs|dffe_ref:dffe21
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[13].regs|dffe_ref:dffe22
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[13].regs|dffe_ref:dffe23
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[13].regs|dffe_ref:dffe24
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[13].regs|dffe_ref:dffe25
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[13].regs|dffe_ref:dffe26
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[13].regs|dffe_ref:dffe27
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[13].regs|dffe_ref:dffe28
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[13].regs|dffe_ref:dffe29
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[13].regs|dffe_ref:dffe30
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[13].regs|dffe_ref:dffe31
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[14].regs
register_out[0] <= dffe_ref:dffe0.port0
register_out[1] <= dffe_ref:dffe1.port0
register_out[2] <= dffe_ref:dffe2.port0
register_out[3] <= dffe_ref:dffe3.port0
register_out[4] <= dffe_ref:dffe4.port0
register_out[5] <= dffe_ref:dffe5.port0
register_out[6] <= dffe_ref:dffe6.port0
register_out[7] <= dffe_ref:dffe7.port0
register_out[8] <= dffe_ref:dffe8.port0
register_out[9] <= dffe_ref:dffe9.port0
register_out[10] <= dffe_ref:dffe10.port0
register_out[11] <= dffe_ref:dffe11.port0
register_out[12] <= dffe_ref:dffe12.port0
register_out[13] <= dffe_ref:dffe13.port0
register_out[14] <= dffe_ref:dffe14.port0
register_out[15] <= dffe_ref:dffe15.port0
register_out[16] <= dffe_ref:dffe16.port0
register_out[17] <= dffe_ref:dffe17.port0
register_out[18] <= dffe_ref:dffe18.port0
register_out[19] <= dffe_ref:dffe19.port0
register_out[20] <= dffe_ref:dffe20.port0
register_out[21] <= dffe_ref:dffe21.port0
register_out[22] <= dffe_ref:dffe22.port0
register_out[23] <= dffe_ref:dffe23.port0
register_out[24] <= dffe_ref:dffe24.port0
register_out[25] <= dffe_ref:dffe25.port0
register_out[26] <= dffe_ref:dffe26.port0
register_out[27] <= dffe_ref:dffe27.port0
register_out[28] <= dffe_ref:dffe28.port0
register_out[29] <= dffe_ref:dffe29.port0
register_out[30] <= dffe_ref:dffe30.port0
register_out[31] <= dffe_ref:dffe31.port0
register_in[0] => register_in[0].IN1
register_in[1] => register_in[1].IN1
register_in[2] => register_in[2].IN1
register_in[3] => register_in[3].IN1
register_in[4] => register_in[4].IN1
register_in[5] => register_in[5].IN1
register_in[6] => register_in[6].IN1
register_in[7] => register_in[7].IN1
register_in[8] => register_in[8].IN1
register_in[9] => register_in[9].IN1
register_in[10] => register_in[10].IN1
register_in[11] => register_in[11].IN1
register_in[12] => register_in[12].IN1
register_in[13] => register_in[13].IN1
register_in[14] => register_in[14].IN1
register_in[15] => register_in[15].IN1
register_in[16] => register_in[16].IN1
register_in[17] => register_in[17].IN1
register_in[18] => register_in[18].IN1
register_in[19] => register_in[19].IN1
register_in[20] => register_in[20].IN1
register_in[21] => register_in[21].IN1
register_in[22] => register_in[22].IN1
register_in[23] => register_in[23].IN1
register_in[24] => register_in[24].IN1
register_in[25] => register_in[25].IN1
register_in[26] => register_in[26].IN1
register_in[27] => register_in[27].IN1
register_in[28] => register_in[28].IN1
register_in[29] => register_in[29].IN1
register_in[30] => register_in[30].IN1
register_in[31] => register_in[31].IN1
clk => clk.IN32
en => en.IN32
clr => clr.IN32


|skeleton|regfile:my_regfile|register:gen_registers[14].regs|dffe_ref:dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[14].regs|dffe_ref:dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[14].regs|dffe_ref:dffe2
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[14].regs|dffe_ref:dffe3
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[14].regs|dffe_ref:dffe4
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[14].regs|dffe_ref:dffe5
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[14].regs|dffe_ref:dffe6
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[14].regs|dffe_ref:dffe7
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[14].regs|dffe_ref:dffe8
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[14].regs|dffe_ref:dffe9
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[14].regs|dffe_ref:dffe10
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[14].regs|dffe_ref:dffe11
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[14].regs|dffe_ref:dffe12
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[14].regs|dffe_ref:dffe13
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[14].regs|dffe_ref:dffe14
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[14].regs|dffe_ref:dffe15
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[14].regs|dffe_ref:dffe16
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[14].regs|dffe_ref:dffe17
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[14].regs|dffe_ref:dffe18
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[14].regs|dffe_ref:dffe19
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[14].regs|dffe_ref:dffe20
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[14].regs|dffe_ref:dffe21
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[14].regs|dffe_ref:dffe22
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[14].regs|dffe_ref:dffe23
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[14].regs|dffe_ref:dffe24
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[14].regs|dffe_ref:dffe25
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[14].regs|dffe_ref:dffe26
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[14].regs|dffe_ref:dffe27
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[14].regs|dffe_ref:dffe28
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[14].regs|dffe_ref:dffe29
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[14].regs|dffe_ref:dffe30
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[14].regs|dffe_ref:dffe31
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[15].regs
register_out[0] <= dffe_ref:dffe0.port0
register_out[1] <= dffe_ref:dffe1.port0
register_out[2] <= dffe_ref:dffe2.port0
register_out[3] <= dffe_ref:dffe3.port0
register_out[4] <= dffe_ref:dffe4.port0
register_out[5] <= dffe_ref:dffe5.port0
register_out[6] <= dffe_ref:dffe6.port0
register_out[7] <= dffe_ref:dffe7.port0
register_out[8] <= dffe_ref:dffe8.port0
register_out[9] <= dffe_ref:dffe9.port0
register_out[10] <= dffe_ref:dffe10.port0
register_out[11] <= dffe_ref:dffe11.port0
register_out[12] <= dffe_ref:dffe12.port0
register_out[13] <= dffe_ref:dffe13.port0
register_out[14] <= dffe_ref:dffe14.port0
register_out[15] <= dffe_ref:dffe15.port0
register_out[16] <= dffe_ref:dffe16.port0
register_out[17] <= dffe_ref:dffe17.port0
register_out[18] <= dffe_ref:dffe18.port0
register_out[19] <= dffe_ref:dffe19.port0
register_out[20] <= dffe_ref:dffe20.port0
register_out[21] <= dffe_ref:dffe21.port0
register_out[22] <= dffe_ref:dffe22.port0
register_out[23] <= dffe_ref:dffe23.port0
register_out[24] <= dffe_ref:dffe24.port0
register_out[25] <= dffe_ref:dffe25.port0
register_out[26] <= dffe_ref:dffe26.port0
register_out[27] <= dffe_ref:dffe27.port0
register_out[28] <= dffe_ref:dffe28.port0
register_out[29] <= dffe_ref:dffe29.port0
register_out[30] <= dffe_ref:dffe30.port0
register_out[31] <= dffe_ref:dffe31.port0
register_in[0] => register_in[0].IN1
register_in[1] => register_in[1].IN1
register_in[2] => register_in[2].IN1
register_in[3] => register_in[3].IN1
register_in[4] => register_in[4].IN1
register_in[5] => register_in[5].IN1
register_in[6] => register_in[6].IN1
register_in[7] => register_in[7].IN1
register_in[8] => register_in[8].IN1
register_in[9] => register_in[9].IN1
register_in[10] => register_in[10].IN1
register_in[11] => register_in[11].IN1
register_in[12] => register_in[12].IN1
register_in[13] => register_in[13].IN1
register_in[14] => register_in[14].IN1
register_in[15] => register_in[15].IN1
register_in[16] => register_in[16].IN1
register_in[17] => register_in[17].IN1
register_in[18] => register_in[18].IN1
register_in[19] => register_in[19].IN1
register_in[20] => register_in[20].IN1
register_in[21] => register_in[21].IN1
register_in[22] => register_in[22].IN1
register_in[23] => register_in[23].IN1
register_in[24] => register_in[24].IN1
register_in[25] => register_in[25].IN1
register_in[26] => register_in[26].IN1
register_in[27] => register_in[27].IN1
register_in[28] => register_in[28].IN1
register_in[29] => register_in[29].IN1
register_in[30] => register_in[30].IN1
register_in[31] => register_in[31].IN1
clk => clk.IN32
en => en.IN32
clr => clr.IN32


|skeleton|regfile:my_regfile|register:gen_registers[15].regs|dffe_ref:dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[15].regs|dffe_ref:dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[15].regs|dffe_ref:dffe2
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[15].regs|dffe_ref:dffe3
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[15].regs|dffe_ref:dffe4
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[15].regs|dffe_ref:dffe5
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[15].regs|dffe_ref:dffe6
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[15].regs|dffe_ref:dffe7
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[15].regs|dffe_ref:dffe8
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[15].regs|dffe_ref:dffe9
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[15].regs|dffe_ref:dffe10
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[15].regs|dffe_ref:dffe11
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[15].regs|dffe_ref:dffe12
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[15].regs|dffe_ref:dffe13
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[15].regs|dffe_ref:dffe14
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[15].regs|dffe_ref:dffe15
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[15].regs|dffe_ref:dffe16
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[15].regs|dffe_ref:dffe17
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[15].regs|dffe_ref:dffe18
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[15].regs|dffe_ref:dffe19
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[15].regs|dffe_ref:dffe20
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[15].regs|dffe_ref:dffe21
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[15].regs|dffe_ref:dffe22
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[15].regs|dffe_ref:dffe23
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[15].regs|dffe_ref:dffe24
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[15].regs|dffe_ref:dffe25
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[15].regs|dffe_ref:dffe26
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[15].regs|dffe_ref:dffe27
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[15].regs|dffe_ref:dffe28
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[15].regs|dffe_ref:dffe29
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[15].regs|dffe_ref:dffe30
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[15].regs|dffe_ref:dffe31
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[16].regs
register_out[0] <= dffe_ref:dffe0.port0
register_out[1] <= dffe_ref:dffe1.port0
register_out[2] <= dffe_ref:dffe2.port0
register_out[3] <= dffe_ref:dffe3.port0
register_out[4] <= dffe_ref:dffe4.port0
register_out[5] <= dffe_ref:dffe5.port0
register_out[6] <= dffe_ref:dffe6.port0
register_out[7] <= dffe_ref:dffe7.port0
register_out[8] <= dffe_ref:dffe8.port0
register_out[9] <= dffe_ref:dffe9.port0
register_out[10] <= dffe_ref:dffe10.port0
register_out[11] <= dffe_ref:dffe11.port0
register_out[12] <= dffe_ref:dffe12.port0
register_out[13] <= dffe_ref:dffe13.port0
register_out[14] <= dffe_ref:dffe14.port0
register_out[15] <= dffe_ref:dffe15.port0
register_out[16] <= dffe_ref:dffe16.port0
register_out[17] <= dffe_ref:dffe17.port0
register_out[18] <= dffe_ref:dffe18.port0
register_out[19] <= dffe_ref:dffe19.port0
register_out[20] <= dffe_ref:dffe20.port0
register_out[21] <= dffe_ref:dffe21.port0
register_out[22] <= dffe_ref:dffe22.port0
register_out[23] <= dffe_ref:dffe23.port0
register_out[24] <= dffe_ref:dffe24.port0
register_out[25] <= dffe_ref:dffe25.port0
register_out[26] <= dffe_ref:dffe26.port0
register_out[27] <= dffe_ref:dffe27.port0
register_out[28] <= dffe_ref:dffe28.port0
register_out[29] <= dffe_ref:dffe29.port0
register_out[30] <= dffe_ref:dffe30.port0
register_out[31] <= dffe_ref:dffe31.port0
register_in[0] => register_in[0].IN1
register_in[1] => register_in[1].IN1
register_in[2] => register_in[2].IN1
register_in[3] => register_in[3].IN1
register_in[4] => register_in[4].IN1
register_in[5] => register_in[5].IN1
register_in[6] => register_in[6].IN1
register_in[7] => register_in[7].IN1
register_in[8] => register_in[8].IN1
register_in[9] => register_in[9].IN1
register_in[10] => register_in[10].IN1
register_in[11] => register_in[11].IN1
register_in[12] => register_in[12].IN1
register_in[13] => register_in[13].IN1
register_in[14] => register_in[14].IN1
register_in[15] => register_in[15].IN1
register_in[16] => register_in[16].IN1
register_in[17] => register_in[17].IN1
register_in[18] => register_in[18].IN1
register_in[19] => register_in[19].IN1
register_in[20] => register_in[20].IN1
register_in[21] => register_in[21].IN1
register_in[22] => register_in[22].IN1
register_in[23] => register_in[23].IN1
register_in[24] => register_in[24].IN1
register_in[25] => register_in[25].IN1
register_in[26] => register_in[26].IN1
register_in[27] => register_in[27].IN1
register_in[28] => register_in[28].IN1
register_in[29] => register_in[29].IN1
register_in[30] => register_in[30].IN1
register_in[31] => register_in[31].IN1
clk => clk.IN32
en => en.IN32
clr => clr.IN32


|skeleton|regfile:my_regfile|register:gen_registers[16].regs|dffe_ref:dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[16].regs|dffe_ref:dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[16].regs|dffe_ref:dffe2
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[16].regs|dffe_ref:dffe3
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[16].regs|dffe_ref:dffe4
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[16].regs|dffe_ref:dffe5
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[16].regs|dffe_ref:dffe6
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[16].regs|dffe_ref:dffe7
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[16].regs|dffe_ref:dffe8
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[16].regs|dffe_ref:dffe9
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[16].regs|dffe_ref:dffe10
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[16].regs|dffe_ref:dffe11
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[16].regs|dffe_ref:dffe12
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[16].regs|dffe_ref:dffe13
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[16].regs|dffe_ref:dffe14
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[16].regs|dffe_ref:dffe15
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[16].regs|dffe_ref:dffe16
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[16].regs|dffe_ref:dffe17
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[16].regs|dffe_ref:dffe18
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[16].regs|dffe_ref:dffe19
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[16].regs|dffe_ref:dffe20
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[16].regs|dffe_ref:dffe21
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[16].regs|dffe_ref:dffe22
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[16].regs|dffe_ref:dffe23
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[16].regs|dffe_ref:dffe24
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[16].regs|dffe_ref:dffe25
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[16].regs|dffe_ref:dffe26
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[16].regs|dffe_ref:dffe27
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[16].regs|dffe_ref:dffe28
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[16].regs|dffe_ref:dffe29
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[16].regs|dffe_ref:dffe30
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[16].regs|dffe_ref:dffe31
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[17].regs
register_out[0] <= dffe_ref:dffe0.port0
register_out[1] <= dffe_ref:dffe1.port0
register_out[2] <= dffe_ref:dffe2.port0
register_out[3] <= dffe_ref:dffe3.port0
register_out[4] <= dffe_ref:dffe4.port0
register_out[5] <= dffe_ref:dffe5.port0
register_out[6] <= dffe_ref:dffe6.port0
register_out[7] <= dffe_ref:dffe7.port0
register_out[8] <= dffe_ref:dffe8.port0
register_out[9] <= dffe_ref:dffe9.port0
register_out[10] <= dffe_ref:dffe10.port0
register_out[11] <= dffe_ref:dffe11.port0
register_out[12] <= dffe_ref:dffe12.port0
register_out[13] <= dffe_ref:dffe13.port0
register_out[14] <= dffe_ref:dffe14.port0
register_out[15] <= dffe_ref:dffe15.port0
register_out[16] <= dffe_ref:dffe16.port0
register_out[17] <= dffe_ref:dffe17.port0
register_out[18] <= dffe_ref:dffe18.port0
register_out[19] <= dffe_ref:dffe19.port0
register_out[20] <= dffe_ref:dffe20.port0
register_out[21] <= dffe_ref:dffe21.port0
register_out[22] <= dffe_ref:dffe22.port0
register_out[23] <= dffe_ref:dffe23.port0
register_out[24] <= dffe_ref:dffe24.port0
register_out[25] <= dffe_ref:dffe25.port0
register_out[26] <= dffe_ref:dffe26.port0
register_out[27] <= dffe_ref:dffe27.port0
register_out[28] <= dffe_ref:dffe28.port0
register_out[29] <= dffe_ref:dffe29.port0
register_out[30] <= dffe_ref:dffe30.port0
register_out[31] <= dffe_ref:dffe31.port0
register_in[0] => register_in[0].IN1
register_in[1] => register_in[1].IN1
register_in[2] => register_in[2].IN1
register_in[3] => register_in[3].IN1
register_in[4] => register_in[4].IN1
register_in[5] => register_in[5].IN1
register_in[6] => register_in[6].IN1
register_in[7] => register_in[7].IN1
register_in[8] => register_in[8].IN1
register_in[9] => register_in[9].IN1
register_in[10] => register_in[10].IN1
register_in[11] => register_in[11].IN1
register_in[12] => register_in[12].IN1
register_in[13] => register_in[13].IN1
register_in[14] => register_in[14].IN1
register_in[15] => register_in[15].IN1
register_in[16] => register_in[16].IN1
register_in[17] => register_in[17].IN1
register_in[18] => register_in[18].IN1
register_in[19] => register_in[19].IN1
register_in[20] => register_in[20].IN1
register_in[21] => register_in[21].IN1
register_in[22] => register_in[22].IN1
register_in[23] => register_in[23].IN1
register_in[24] => register_in[24].IN1
register_in[25] => register_in[25].IN1
register_in[26] => register_in[26].IN1
register_in[27] => register_in[27].IN1
register_in[28] => register_in[28].IN1
register_in[29] => register_in[29].IN1
register_in[30] => register_in[30].IN1
register_in[31] => register_in[31].IN1
clk => clk.IN32
en => en.IN32
clr => clr.IN32


|skeleton|regfile:my_regfile|register:gen_registers[17].regs|dffe_ref:dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[17].regs|dffe_ref:dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[17].regs|dffe_ref:dffe2
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[17].regs|dffe_ref:dffe3
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[17].regs|dffe_ref:dffe4
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[17].regs|dffe_ref:dffe5
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[17].regs|dffe_ref:dffe6
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[17].regs|dffe_ref:dffe7
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[17].regs|dffe_ref:dffe8
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[17].regs|dffe_ref:dffe9
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[17].regs|dffe_ref:dffe10
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[17].regs|dffe_ref:dffe11
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[17].regs|dffe_ref:dffe12
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[17].regs|dffe_ref:dffe13
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[17].regs|dffe_ref:dffe14
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[17].regs|dffe_ref:dffe15
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[17].regs|dffe_ref:dffe16
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[17].regs|dffe_ref:dffe17
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[17].regs|dffe_ref:dffe18
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[17].regs|dffe_ref:dffe19
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[17].regs|dffe_ref:dffe20
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[17].regs|dffe_ref:dffe21
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[17].regs|dffe_ref:dffe22
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[17].regs|dffe_ref:dffe23
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[17].regs|dffe_ref:dffe24
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[17].regs|dffe_ref:dffe25
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[17].regs|dffe_ref:dffe26
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[17].regs|dffe_ref:dffe27
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[17].regs|dffe_ref:dffe28
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[17].regs|dffe_ref:dffe29
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[17].regs|dffe_ref:dffe30
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[17].regs|dffe_ref:dffe31
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[18].regs
register_out[0] <= dffe_ref:dffe0.port0
register_out[1] <= dffe_ref:dffe1.port0
register_out[2] <= dffe_ref:dffe2.port0
register_out[3] <= dffe_ref:dffe3.port0
register_out[4] <= dffe_ref:dffe4.port0
register_out[5] <= dffe_ref:dffe5.port0
register_out[6] <= dffe_ref:dffe6.port0
register_out[7] <= dffe_ref:dffe7.port0
register_out[8] <= dffe_ref:dffe8.port0
register_out[9] <= dffe_ref:dffe9.port0
register_out[10] <= dffe_ref:dffe10.port0
register_out[11] <= dffe_ref:dffe11.port0
register_out[12] <= dffe_ref:dffe12.port0
register_out[13] <= dffe_ref:dffe13.port0
register_out[14] <= dffe_ref:dffe14.port0
register_out[15] <= dffe_ref:dffe15.port0
register_out[16] <= dffe_ref:dffe16.port0
register_out[17] <= dffe_ref:dffe17.port0
register_out[18] <= dffe_ref:dffe18.port0
register_out[19] <= dffe_ref:dffe19.port0
register_out[20] <= dffe_ref:dffe20.port0
register_out[21] <= dffe_ref:dffe21.port0
register_out[22] <= dffe_ref:dffe22.port0
register_out[23] <= dffe_ref:dffe23.port0
register_out[24] <= dffe_ref:dffe24.port0
register_out[25] <= dffe_ref:dffe25.port0
register_out[26] <= dffe_ref:dffe26.port0
register_out[27] <= dffe_ref:dffe27.port0
register_out[28] <= dffe_ref:dffe28.port0
register_out[29] <= dffe_ref:dffe29.port0
register_out[30] <= dffe_ref:dffe30.port0
register_out[31] <= dffe_ref:dffe31.port0
register_in[0] => register_in[0].IN1
register_in[1] => register_in[1].IN1
register_in[2] => register_in[2].IN1
register_in[3] => register_in[3].IN1
register_in[4] => register_in[4].IN1
register_in[5] => register_in[5].IN1
register_in[6] => register_in[6].IN1
register_in[7] => register_in[7].IN1
register_in[8] => register_in[8].IN1
register_in[9] => register_in[9].IN1
register_in[10] => register_in[10].IN1
register_in[11] => register_in[11].IN1
register_in[12] => register_in[12].IN1
register_in[13] => register_in[13].IN1
register_in[14] => register_in[14].IN1
register_in[15] => register_in[15].IN1
register_in[16] => register_in[16].IN1
register_in[17] => register_in[17].IN1
register_in[18] => register_in[18].IN1
register_in[19] => register_in[19].IN1
register_in[20] => register_in[20].IN1
register_in[21] => register_in[21].IN1
register_in[22] => register_in[22].IN1
register_in[23] => register_in[23].IN1
register_in[24] => register_in[24].IN1
register_in[25] => register_in[25].IN1
register_in[26] => register_in[26].IN1
register_in[27] => register_in[27].IN1
register_in[28] => register_in[28].IN1
register_in[29] => register_in[29].IN1
register_in[30] => register_in[30].IN1
register_in[31] => register_in[31].IN1
clk => clk.IN32
en => en.IN32
clr => clr.IN32


|skeleton|regfile:my_regfile|register:gen_registers[18].regs|dffe_ref:dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[18].regs|dffe_ref:dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[18].regs|dffe_ref:dffe2
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[18].regs|dffe_ref:dffe3
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[18].regs|dffe_ref:dffe4
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[18].regs|dffe_ref:dffe5
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[18].regs|dffe_ref:dffe6
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[18].regs|dffe_ref:dffe7
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[18].regs|dffe_ref:dffe8
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[18].regs|dffe_ref:dffe9
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[18].regs|dffe_ref:dffe10
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[18].regs|dffe_ref:dffe11
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[18].regs|dffe_ref:dffe12
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[18].regs|dffe_ref:dffe13
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[18].regs|dffe_ref:dffe14
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[18].regs|dffe_ref:dffe15
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[18].regs|dffe_ref:dffe16
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[18].regs|dffe_ref:dffe17
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[18].regs|dffe_ref:dffe18
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[18].regs|dffe_ref:dffe19
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[18].regs|dffe_ref:dffe20
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[18].regs|dffe_ref:dffe21
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[18].regs|dffe_ref:dffe22
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[18].regs|dffe_ref:dffe23
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[18].regs|dffe_ref:dffe24
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[18].regs|dffe_ref:dffe25
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[18].regs|dffe_ref:dffe26
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[18].regs|dffe_ref:dffe27
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[18].regs|dffe_ref:dffe28
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[18].regs|dffe_ref:dffe29
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[18].regs|dffe_ref:dffe30
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[18].regs|dffe_ref:dffe31
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[19].regs
register_out[0] <= dffe_ref:dffe0.port0
register_out[1] <= dffe_ref:dffe1.port0
register_out[2] <= dffe_ref:dffe2.port0
register_out[3] <= dffe_ref:dffe3.port0
register_out[4] <= dffe_ref:dffe4.port0
register_out[5] <= dffe_ref:dffe5.port0
register_out[6] <= dffe_ref:dffe6.port0
register_out[7] <= dffe_ref:dffe7.port0
register_out[8] <= dffe_ref:dffe8.port0
register_out[9] <= dffe_ref:dffe9.port0
register_out[10] <= dffe_ref:dffe10.port0
register_out[11] <= dffe_ref:dffe11.port0
register_out[12] <= dffe_ref:dffe12.port0
register_out[13] <= dffe_ref:dffe13.port0
register_out[14] <= dffe_ref:dffe14.port0
register_out[15] <= dffe_ref:dffe15.port0
register_out[16] <= dffe_ref:dffe16.port0
register_out[17] <= dffe_ref:dffe17.port0
register_out[18] <= dffe_ref:dffe18.port0
register_out[19] <= dffe_ref:dffe19.port0
register_out[20] <= dffe_ref:dffe20.port0
register_out[21] <= dffe_ref:dffe21.port0
register_out[22] <= dffe_ref:dffe22.port0
register_out[23] <= dffe_ref:dffe23.port0
register_out[24] <= dffe_ref:dffe24.port0
register_out[25] <= dffe_ref:dffe25.port0
register_out[26] <= dffe_ref:dffe26.port0
register_out[27] <= dffe_ref:dffe27.port0
register_out[28] <= dffe_ref:dffe28.port0
register_out[29] <= dffe_ref:dffe29.port0
register_out[30] <= dffe_ref:dffe30.port0
register_out[31] <= dffe_ref:dffe31.port0
register_in[0] => register_in[0].IN1
register_in[1] => register_in[1].IN1
register_in[2] => register_in[2].IN1
register_in[3] => register_in[3].IN1
register_in[4] => register_in[4].IN1
register_in[5] => register_in[5].IN1
register_in[6] => register_in[6].IN1
register_in[7] => register_in[7].IN1
register_in[8] => register_in[8].IN1
register_in[9] => register_in[9].IN1
register_in[10] => register_in[10].IN1
register_in[11] => register_in[11].IN1
register_in[12] => register_in[12].IN1
register_in[13] => register_in[13].IN1
register_in[14] => register_in[14].IN1
register_in[15] => register_in[15].IN1
register_in[16] => register_in[16].IN1
register_in[17] => register_in[17].IN1
register_in[18] => register_in[18].IN1
register_in[19] => register_in[19].IN1
register_in[20] => register_in[20].IN1
register_in[21] => register_in[21].IN1
register_in[22] => register_in[22].IN1
register_in[23] => register_in[23].IN1
register_in[24] => register_in[24].IN1
register_in[25] => register_in[25].IN1
register_in[26] => register_in[26].IN1
register_in[27] => register_in[27].IN1
register_in[28] => register_in[28].IN1
register_in[29] => register_in[29].IN1
register_in[30] => register_in[30].IN1
register_in[31] => register_in[31].IN1
clk => clk.IN32
en => en.IN32
clr => clr.IN32


|skeleton|regfile:my_regfile|register:gen_registers[19].regs|dffe_ref:dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[19].regs|dffe_ref:dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[19].regs|dffe_ref:dffe2
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[19].regs|dffe_ref:dffe3
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[19].regs|dffe_ref:dffe4
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[19].regs|dffe_ref:dffe5
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[19].regs|dffe_ref:dffe6
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[19].regs|dffe_ref:dffe7
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[19].regs|dffe_ref:dffe8
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[19].regs|dffe_ref:dffe9
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[19].regs|dffe_ref:dffe10
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[19].regs|dffe_ref:dffe11
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[19].regs|dffe_ref:dffe12
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[19].regs|dffe_ref:dffe13
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[19].regs|dffe_ref:dffe14
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[19].regs|dffe_ref:dffe15
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[19].regs|dffe_ref:dffe16
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[19].regs|dffe_ref:dffe17
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[19].regs|dffe_ref:dffe18
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[19].regs|dffe_ref:dffe19
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[19].regs|dffe_ref:dffe20
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[19].regs|dffe_ref:dffe21
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[19].regs|dffe_ref:dffe22
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[19].regs|dffe_ref:dffe23
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[19].regs|dffe_ref:dffe24
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[19].regs|dffe_ref:dffe25
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[19].regs|dffe_ref:dffe26
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[19].regs|dffe_ref:dffe27
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[19].regs|dffe_ref:dffe28
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[19].regs|dffe_ref:dffe29
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[19].regs|dffe_ref:dffe30
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[19].regs|dffe_ref:dffe31
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[20].regs
register_out[0] <= dffe_ref:dffe0.port0
register_out[1] <= dffe_ref:dffe1.port0
register_out[2] <= dffe_ref:dffe2.port0
register_out[3] <= dffe_ref:dffe3.port0
register_out[4] <= dffe_ref:dffe4.port0
register_out[5] <= dffe_ref:dffe5.port0
register_out[6] <= dffe_ref:dffe6.port0
register_out[7] <= dffe_ref:dffe7.port0
register_out[8] <= dffe_ref:dffe8.port0
register_out[9] <= dffe_ref:dffe9.port0
register_out[10] <= dffe_ref:dffe10.port0
register_out[11] <= dffe_ref:dffe11.port0
register_out[12] <= dffe_ref:dffe12.port0
register_out[13] <= dffe_ref:dffe13.port0
register_out[14] <= dffe_ref:dffe14.port0
register_out[15] <= dffe_ref:dffe15.port0
register_out[16] <= dffe_ref:dffe16.port0
register_out[17] <= dffe_ref:dffe17.port0
register_out[18] <= dffe_ref:dffe18.port0
register_out[19] <= dffe_ref:dffe19.port0
register_out[20] <= dffe_ref:dffe20.port0
register_out[21] <= dffe_ref:dffe21.port0
register_out[22] <= dffe_ref:dffe22.port0
register_out[23] <= dffe_ref:dffe23.port0
register_out[24] <= dffe_ref:dffe24.port0
register_out[25] <= dffe_ref:dffe25.port0
register_out[26] <= dffe_ref:dffe26.port0
register_out[27] <= dffe_ref:dffe27.port0
register_out[28] <= dffe_ref:dffe28.port0
register_out[29] <= dffe_ref:dffe29.port0
register_out[30] <= dffe_ref:dffe30.port0
register_out[31] <= dffe_ref:dffe31.port0
register_in[0] => register_in[0].IN1
register_in[1] => register_in[1].IN1
register_in[2] => register_in[2].IN1
register_in[3] => register_in[3].IN1
register_in[4] => register_in[4].IN1
register_in[5] => register_in[5].IN1
register_in[6] => register_in[6].IN1
register_in[7] => register_in[7].IN1
register_in[8] => register_in[8].IN1
register_in[9] => register_in[9].IN1
register_in[10] => register_in[10].IN1
register_in[11] => register_in[11].IN1
register_in[12] => register_in[12].IN1
register_in[13] => register_in[13].IN1
register_in[14] => register_in[14].IN1
register_in[15] => register_in[15].IN1
register_in[16] => register_in[16].IN1
register_in[17] => register_in[17].IN1
register_in[18] => register_in[18].IN1
register_in[19] => register_in[19].IN1
register_in[20] => register_in[20].IN1
register_in[21] => register_in[21].IN1
register_in[22] => register_in[22].IN1
register_in[23] => register_in[23].IN1
register_in[24] => register_in[24].IN1
register_in[25] => register_in[25].IN1
register_in[26] => register_in[26].IN1
register_in[27] => register_in[27].IN1
register_in[28] => register_in[28].IN1
register_in[29] => register_in[29].IN1
register_in[30] => register_in[30].IN1
register_in[31] => register_in[31].IN1
clk => clk.IN32
en => en.IN32
clr => clr.IN32


|skeleton|regfile:my_regfile|register:gen_registers[20].regs|dffe_ref:dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[20].regs|dffe_ref:dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[20].regs|dffe_ref:dffe2
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[20].regs|dffe_ref:dffe3
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[20].regs|dffe_ref:dffe4
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[20].regs|dffe_ref:dffe5
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[20].regs|dffe_ref:dffe6
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[20].regs|dffe_ref:dffe7
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[20].regs|dffe_ref:dffe8
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[20].regs|dffe_ref:dffe9
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[20].regs|dffe_ref:dffe10
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[20].regs|dffe_ref:dffe11
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[20].regs|dffe_ref:dffe12
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[20].regs|dffe_ref:dffe13
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[20].regs|dffe_ref:dffe14
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[20].regs|dffe_ref:dffe15
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[20].regs|dffe_ref:dffe16
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[20].regs|dffe_ref:dffe17
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[20].regs|dffe_ref:dffe18
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[20].regs|dffe_ref:dffe19
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[20].regs|dffe_ref:dffe20
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[20].regs|dffe_ref:dffe21
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[20].regs|dffe_ref:dffe22
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[20].regs|dffe_ref:dffe23
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[20].regs|dffe_ref:dffe24
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[20].regs|dffe_ref:dffe25
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[20].regs|dffe_ref:dffe26
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[20].regs|dffe_ref:dffe27
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[20].regs|dffe_ref:dffe28
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[20].regs|dffe_ref:dffe29
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[20].regs|dffe_ref:dffe30
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[20].regs|dffe_ref:dffe31
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[21].regs
register_out[0] <= dffe_ref:dffe0.port0
register_out[1] <= dffe_ref:dffe1.port0
register_out[2] <= dffe_ref:dffe2.port0
register_out[3] <= dffe_ref:dffe3.port0
register_out[4] <= dffe_ref:dffe4.port0
register_out[5] <= dffe_ref:dffe5.port0
register_out[6] <= dffe_ref:dffe6.port0
register_out[7] <= dffe_ref:dffe7.port0
register_out[8] <= dffe_ref:dffe8.port0
register_out[9] <= dffe_ref:dffe9.port0
register_out[10] <= dffe_ref:dffe10.port0
register_out[11] <= dffe_ref:dffe11.port0
register_out[12] <= dffe_ref:dffe12.port0
register_out[13] <= dffe_ref:dffe13.port0
register_out[14] <= dffe_ref:dffe14.port0
register_out[15] <= dffe_ref:dffe15.port0
register_out[16] <= dffe_ref:dffe16.port0
register_out[17] <= dffe_ref:dffe17.port0
register_out[18] <= dffe_ref:dffe18.port0
register_out[19] <= dffe_ref:dffe19.port0
register_out[20] <= dffe_ref:dffe20.port0
register_out[21] <= dffe_ref:dffe21.port0
register_out[22] <= dffe_ref:dffe22.port0
register_out[23] <= dffe_ref:dffe23.port0
register_out[24] <= dffe_ref:dffe24.port0
register_out[25] <= dffe_ref:dffe25.port0
register_out[26] <= dffe_ref:dffe26.port0
register_out[27] <= dffe_ref:dffe27.port0
register_out[28] <= dffe_ref:dffe28.port0
register_out[29] <= dffe_ref:dffe29.port0
register_out[30] <= dffe_ref:dffe30.port0
register_out[31] <= dffe_ref:dffe31.port0
register_in[0] => register_in[0].IN1
register_in[1] => register_in[1].IN1
register_in[2] => register_in[2].IN1
register_in[3] => register_in[3].IN1
register_in[4] => register_in[4].IN1
register_in[5] => register_in[5].IN1
register_in[6] => register_in[6].IN1
register_in[7] => register_in[7].IN1
register_in[8] => register_in[8].IN1
register_in[9] => register_in[9].IN1
register_in[10] => register_in[10].IN1
register_in[11] => register_in[11].IN1
register_in[12] => register_in[12].IN1
register_in[13] => register_in[13].IN1
register_in[14] => register_in[14].IN1
register_in[15] => register_in[15].IN1
register_in[16] => register_in[16].IN1
register_in[17] => register_in[17].IN1
register_in[18] => register_in[18].IN1
register_in[19] => register_in[19].IN1
register_in[20] => register_in[20].IN1
register_in[21] => register_in[21].IN1
register_in[22] => register_in[22].IN1
register_in[23] => register_in[23].IN1
register_in[24] => register_in[24].IN1
register_in[25] => register_in[25].IN1
register_in[26] => register_in[26].IN1
register_in[27] => register_in[27].IN1
register_in[28] => register_in[28].IN1
register_in[29] => register_in[29].IN1
register_in[30] => register_in[30].IN1
register_in[31] => register_in[31].IN1
clk => clk.IN32
en => en.IN32
clr => clr.IN32


|skeleton|regfile:my_regfile|register:gen_registers[21].regs|dffe_ref:dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[21].regs|dffe_ref:dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[21].regs|dffe_ref:dffe2
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[21].regs|dffe_ref:dffe3
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[21].regs|dffe_ref:dffe4
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[21].regs|dffe_ref:dffe5
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[21].regs|dffe_ref:dffe6
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[21].regs|dffe_ref:dffe7
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[21].regs|dffe_ref:dffe8
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[21].regs|dffe_ref:dffe9
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[21].regs|dffe_ref:dffe10
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[21].regs|dffe_ref:dffe11
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[21].regs|dffe_ref:dffe12
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[21].regs|dffe_ref:dffe13
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[21].regs|dffe_ref:dffe14
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[21].regs|dffe_ref:dffe15
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[21].regs|dffe_ref:dffe16
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[21].regs|dffe_ref:dffe17
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[21].regs|dffe_ref:dffe18
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[21].regs|dffe_ref:dffe19
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[21].regs|dffe_ref:dffe20
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[21].regs|dffe_ref:dffe21
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[21].regs|dffe_ref:dffe22
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[21].regs|dffe_ref:dffe23
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[21].regs|dffe_ref:dffe24
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[21].regs|dffe_ref:dffe25
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[21].regs|dffe_ref:dffe26
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[21].regs|dffe_ref:dffe27
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[21].regs|dffe_ref:dffe28
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[21].regs|dffe_ref:dffe29
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[21].regs|dffe_ref:dffe30
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[21].regs|dffe_ref:dffe31
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[22].regs
register_out[0] <= dffe_ref:dffe0.port0
register_out[1] <= dffe_ref:dffe1.port0
register_out[2] <= dffe_ref:dffe2.port0
register_out[3] <= dffe_ref:dffe3.port0
register_out[4] <= dffe_ref:dffe4.port0
register_out[5] <= dffe_ref:dffe5.port0
register_out[6] <= dffe_ref:dffe6.port0
register_out[7] <= dffe_ref:dffe7.port0
register_out[8] <= dffe_ref:dffe8.port0
register_out[9] <= dffe_ref:dffe9.port0
register_out[10] <= dffe_ref:dffe10.port0
register_out[11] <= dffe_ref:dffe11.port0
register_out[12] <= dffe_ref:dffe12.port0
register_out[13] <= dffe_ref:dffe13.port0
register_out[14] <= dffe_ref:dffe14.port0
register_out[15] <= dffe_ref:dffe15.port0
register_out[16] <= dffe_ref:dffe16.port0
register_out[17] <= dffe_ref:dffe17.port0
register_out[18] <= dffe_ref:dffe18.port0
register_out[19] <= dffe_ref:dffe19.port0
register_out[20] <= dffe_ref:dffe20.port0
register_out[21] <= dffe_ref:dffe21.port0
register_out[22] <= dffe_ref:dffe22.port0
register_out[23] <= dffe_ref:dffe23.port0
register_out[24] <= dffe_ref:dffe24.port0
register_out[25] <= dffe_ref:dffe25.port0
register_out[26] <= dffe_ref:dffe26.port0
register_out[27] <= dffe_ref:dffe27.port0
register_out[28] <= dffe_ref:dffe28.port0
register_out[29] <= dffe_ref:dffe29.port0
register_out[30] <= dffe_ref:dffe30.port0
register_out[31] <= dffe_ref:dffe31.port0
register_in[0] => register_in[0].IN1
register_in[1] => register_in[1].IN1
register_in[2] => register_in[2].IN1
register_in[3] => register_in[3].IN1
register_in[4] => register_in[4].IN1
register_in[5] => register_in[5].IN1
register_in[6] => register_in[6].IN1
register_in[7] => register_in[7].IN1
register_in[8] => register_in[8].IN1
register_in[9] => register_in[9].IN1
register_in[10] => register_in[10].IN1
register_in[11] => register_in[11].IN1
register_in[12] => register_in[12].IN1
register_in[13] => register_in[13].IN1
register_in[14] => register_in[14].IN1
register_in[15] => register_in[15].IN1
register_in[16] => register_in[16].IN1
register_in[17] => register_in[17].IN1
register_in[18] => register_in[18].IN1
register_in[19] => register_in[19].IN1
register_in[20] => register_in[20].IN1
register_in[21] => register_in[21].IN1
register_in[22] => register_in[22].IN1
register_in[23] => register_in[23].IN1
register_in[24] => register_in[24].IN1
register_in[25] => register_in[25].IN1
register_in[26] => register_in[26].IN1
register_in[27] => register_in[27].IN1
register_in[28] => register_in[28].IN1
register_in[29] => register_in[29].IN1
register_in[30] => register_in[30].IN1
register_in[31] => register_in[31].IN1
clk => clk.IN32
en => en.IN32
clr => clr.IN32


|skeleton|regfile:my_regfile|register:gen_registers[22].regs|dffe_ref:dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[22].regs|dffe_ref:dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[22].regs|dffe_ref:dffe2
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[22].regs|dffe_ref:dffe3
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[22].regs|dffe_ref:dffe4
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[22].regs|dffe_ref:dffe5
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[22].regs|dffe_ref:dffe6
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[22].regs|dffe_ref:dffe7
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[22].regs|dffe_ref:dffe8
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[22].regs|dffe_ref:dffe9
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[22].regs|dffe_ref:dffe10
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[22].regs|dffe_ref:dffe11
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[22].regs|dffe_ref:dffe12
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[22].regs|dffe_ref:dffe13
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[22].regs|dffe_ref:dffe14
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[22].regs|dffe_ref:dffe15
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[22].regs|dffe_ref:dffe16
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[22].regs|dffe_ref:dffe17
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[22].regs|dffe_ref:dffe18
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[22].regs|dffe_ref:dffe19
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[22].regs|dffe_ref:dffe20
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[22].regs|dffe_ref:dffe21
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[22].regs|dffe_ref:dffe22
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[22].regs|dffe_ref:dffe23
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[22].regs|dffe_ref:dffe24
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[22].regs|dffe_ref:dffe25
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[22].regs|dffe_ref:dffe26
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[22].regs|dffe_ref:dffe27
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[22].regs|dffe_ref:dffe28
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[22].regs|dffe_ref:dffe29
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[22].regs|dffe_ref:dffe30
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[22].regs|dffe_ref:dffe31
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[23].regs
register_out[0] <= dffe_ref:dffe0.port0
register_out[1] <= dffe_ref:dffe1.port0
register_out[2] <= dffe_ref:dffe2.port0
register_out[3] <= dffe_ref:dffe3.port0
register_out[4] <= dffe_ref:dffe4.port0
register_out[5] <= dffe_ref:dffe5.port0
register_out[6] <= dffe_ref:dffe6.port0
register_out[7] <= dffe_ref:dffe7.port0
register_out[8] <= dffe_ref:dffe8.port0
register_out[9] <= dffe_ref:dffe9.port0
register_out[10] <= dffe_ref:dffe10.port0
register_out[11] <= dffe_ref:dffe11.port0
register_out[12] <= dffe_ref:dffe12.port0
register_out[13] <= dffe_ref:dffe13.port0
register_out[14] <= dffe_ref:dffe14.port0
register_out[15] <= dffe_ref:dffe15.port0
register_out[16] <= dffe_ref:dffe16.port0
register_out[17] <= dffe_ref:dffe17.port0
register_out[18] <= dffe_ref:dffe18.port0
register_out[19] <= dffe_ref:dffe19.port0
register_out[20] <= dffe_ref:dffe20.port0
register_out[21] <= dffe_ref:dffe21.port0
register_out[22] <= dffe_ref:dffe22.port0
register_out[23] <= dffe_ref:dffe23.port0
register_out[24] <= dffe_ref:dffe24.port0
register_out[25] <= dffe_ref:dffe25.port0
register_out[26] <= dffe_ref:dffe26.port0
register_out[27] <= dffe_ref:dffe27.port0
register_out[28] <= dffe_ref:dffe28.port0
register_out[29] <= dffe_ref:dffe29.port0
register_out[30] <= dffe_ref:dffe30.port0
register_out[31] <= dffe_ref:dffe31.port0
register_in[0] => register_in[0].IN1
register_in[1] => register_in[1].IN1
register_in[2] => register_in[2].IN1
register_in[3] => register_in[3].IN1
register_in[4] => register_in[4].IN1
register_in[5] => register_in[5].IN1
register_in[6] => register_in[6].IN1
register_in[7] => register_in[7].IN1
register_in[8] => register_in[8].IN1
register_in[9] => register_in[9].IN1
register_in[10] => register_in[10].IN1
register_in[11] => register_in[11].IN1
register_in[12] => register_in[12].IN1
register_in[13] => register_in[13].IN1
register_in[14] => register_in[14].IN1
register_in[15] => register_in[15].IN1
register_in[16] => register_in[16].IN1
register_in[17] => register_in[17].IN1
register_in[18] => register_in[18].IN1
register_in[19] => register_in[19].IN1
register_in[20] => register_in[20].IN1
register_in[21] => register_in[21].IN1
register_in[22] => register_in[22].IN1
register_in[23] => register_in[23].IN1
register_in[24] => register_in[24].IN1
register_in[25] => register_in[25].IN1
register_in[26] => register_in[26].IN1
register_in[27] => register_in[27].IN1
register_in[28] => register_in[28].IN1
register_in[29] => register_in[29].IN1
register_in[30] => register_in[30].IN1
register_in[31] => register_in[31].IN1
clk => clk.IN32
en => en.IN32
clr => clr.IN32


|skeleton|regfile:my_regfile|register:gen_registers[23].regs|dffe_ref:dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[23].regs|dffe_ref:dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[23].regs|dffe_ref:dffe2
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[23].regs|dffe_ref:dffe3
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[23].regs|dffe_ref:dffe4
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[23].regs|dffe_ref:dffe5
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[23].regs|dffe_ref:dffe6
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[23].regs|dffe_ref:dffe7
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[23].regs|dffe_ref:dffe8
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[23].regs|dffe_ref:dffe9
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[23].regs|dffe_ref:dffe10
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[23].regs|dffe_ref:dffe11
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[23].regs|dffe_ref:dffe12
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[23].regs|dffe_ref:dffe13
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[23].regs|dffe_ref:dffe14
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[23].regs|dffe_ref:dffe15
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[23].regs|dffe_ref:dffe16
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[23].regs|dffe_ref:dffe17
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[23].regs|dffe_ref:dffe18
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[23].regs|dffe_ref:dffe19
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[23].regs|dffe_ref:dffe20
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[23].regs|dffe_ref:dffe21
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[23].regs|dffe_ref:dffe22
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[23].regs|dffe_ref:dffe23
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[23].regs|dffe_ref:dffe24
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[23].regs|dffe_ref:dffe25
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[23].regs|dffe_ref:dffe26
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[23].regs|dffe_ref:dffe27
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[23].regs|dffe_ref:dffe28
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[23].regs|dffe_ref:dffe29
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[23].regs|dffe_ref:dffe30
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[23].regs|dffe_ref:dffe31
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[24].regs
register_out[0] <= dffe_ref:dffe0.port0
register_out[1] <= dffe_ref:dffe1.port0
register_out[2] <= dffe_ref:dffe2.port0
register_out[3] <= dffe_ref:dffe3.port0
register_out[4] <= dffe_ref:dffe4.port0
register_out[5] <= dffe_ref:dffe5.port0
register_out[6] <= dffe_ref:dffe6.port0
register_out[7] <= dffe_ref:dffe7.port0
register_out[8] <= dffe_ref:dffe8.port0
register_out[9] <= dffe_ref:dffe9.port0
register_out[10] <= dffe_ref:dffe10.port0
register_out[11] <= dffe_ref:dffe11.port0
register_out[12] <= dffe_ref:dffe12.port0
register_out[13] <= dffe_ref:dffe13.port0
register_out[14] <= dffe_ref:dffe14.port0
register_out[15] <= dffe_ref:dffe15.port0
register_out[16] <= dffe_ref:dffe16.port0
register_out[17] <= dffe_ref:dffe17.port0
register_out[18] <= dffe_ref:dffe18.port0
register_out[19] <= dffe_ref:dffe19.port0
register_out[20] <= dffe_ref:dffe20.port0
register_out[21] <= dffe_ref:dffe21.port0
register_out[22] <= dffe_ref:dffe22.port0
register_out[23] <= dffe_ref:dffe23.port0
register_out[24] <= dffe_ref:dffe24.port0
register_out[25] <= dffe_ref:dffe25.port0
register_out[26] <= dffe_ref:dffe26.port0
register_out[27] <= dffe_ref:dffe27.port0
register_out[28] <= dffe_ref:dffe28.port0
register_out[29] <= dffe_ref:dffe29.port0
register_out[30] <= dffe_ref:dffe30.port0
register_out[31] <= dffe_ref:dffe31.port0
register_in[0] => register_in[0].IN1
register_in[1] => register_in[1].IN1
register_in[2] => register_in[2].IN1
register_in[3] => register_in[3].IN1
register_in[4] => register_in[4].IN1
register_in[5] => register_in[5].IN1
register_in[6] => register_in[6].IN1
register_in[7] => register_in[7].IN1
register_in[8] => register_in[8].IN1
register_in[9] => register_in[9].IN1
register_in[10] => register_in[10].IN1
register_in[11] => register_in[11].IN1
register_in[12] => register_in[12].IN1
register_in[13] => register_in[13].IN1
register_in[14] => register_in[14].IN1
register_in[15] => register_in[15].IN1
register_in[16] => register_in[16].IN1
register_in[17] => register_in[17].IN1
register_in[18] => register_in[18].IN1
register_in[19] => register_in[19].IN1
register_in[20] => register_in[20].IN1
register_in[21] => register_in[21].IN1
register_in[22] => register_in[22].IN1
register_in[23] => register_in[23].IN1
register_in[24] => register_in[24].IN1
register_in[25] => register_in[25].IN1
register_in[26] => register_in[26].IN1
register_in[27] => register_in[27].IN1
register_in[28] => register_in[28].IN1
register_in[29] => register_in[29].IN1
register_in[30] => register_in[30].IN1
register_in[31] => register_in[31].IN1
clk => clk.IN32
en => en.IN32
clr => clr.IN32


|skeleton|regfile:my_regfile|register:gen_registers[24].regs|dffe_ref:dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[24].regs|dffe_ref:dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[24].regs|dffe_ref:dffe2
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[24].regs|dffe_ref:dffe3
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[24].regs|dffe_ref:dffe4
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[24].regs|dffe_ref:dffe5
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[24].regs|dffe_ref:dffe6
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[24].regs|dffe_ref:dffe7
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[24].regs|dffe_ref:dffe8
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[24].regs|dffe_ref:dffe9
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[24].regs|dffe_ref:dffe10
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[24].regs|dffe_ref:dffe11
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[24].regs|dffe_ref:dffe12
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[24].regs|dffe_ref:dffe13
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[24].regs|dffe_ref:dffe14
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[24].regs|dffe_ref:dffe15
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[24].regs|dffe_ref:dffe16
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[24].regs|dffe_ref:dffe17
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[24].regs|dffe_ref:dffe18
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[24].regs|dffe_ref:dffe19
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[24].regs|dffe_ref:dffe20
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[24].regs|dffe_ref:dffe21
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[24].regs|dffe_ref:dffe22
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[24].regs|dffe_ref:dffe23
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[24].regs|dffe_ref:dffe24
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[24].regs|dffe_ref:dffe25
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[24].regs|dffe_ref:dffe26
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[24].regs|dffe_ref:dffe27
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[24].regs|dffe_ref:dffe28
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[24].regs|dffe_ref:dffe29
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[24].regs|dffe_ref:dffe30
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[24].regs|dffe_ref:dffe31
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[25].regs
register_out[0] <= dffe_ref:dffe0.port0
register_out[1] <= dffe_ref:dffe1.port0
register_out[2] <= dffe_ref:dffe2.port0
register_out[3] <= dffe_ref:dffe3.port0
register_out[4] <= dffe_ref:dffe4.port0
register_out[5] <= dffe_ref:dffe5.port0
register_out[6] <= dffe_ref:dffe6.port0
register_out[7] <= dffe_ref:dffe7.port0
register_out[8] <= dffe_ref:dffe8.port0
register_out[9] <= dffe_ref:dffe9.port0
register_out[10] <= dffe_ref:dffe10.port0
register_out[11] <= dffe_ref:dffe11.port0
register_out[12] <= dffe_ref:dffe12.port0
register_out[13] <= dffe_ref:dffe13.port0
register_out[14] <= dffe_ref:dffe14.port0
register_out[15] <= dffe_ref:dffe15.port0
register_out[16] <= dffe_ref:dffe16.port0
register_out[17] <= dffe_ref:dffe17.port0
register_out[18] <= dffe_ref:dffe18.port0
register_out[19] <= dffe_ref:dffe19.port0
register_out[20] <= dffe_ref:dffe20.port0
register_out[21] <= dffe_ref:dffe21.port0
register_out[22] <= dffe_ref:dffe22.port0
register_out[23] <= dffe_ref:dffe23.port0
register_out[24] <= dffe_ref:dffe24.port0
register_out[25] <= dffe_ref:dffe25.port0
register_out[26] <= dffe_ref:dffe26.port0
register_out[27] <= dffe_ref:dffe27.port0
register_out[28] <= dffe_ref:dffe28.port0
register_out[29] <= dffe_ref:dffe29.port0
register_out[30] <= dffe_ref:dffe30.port0
register_out[31] <= dffe_ref:dffe31.port0
register_in[0] => register_in[0].IN1
register_in[1] => register_in[1].IN1
register_in[2] => register_in[2].IN1
register_in[3] => register_in[3].IN1
register_in[4] => register_in[4].IN1
register_in[5] => register_in[5].IN1
register_in[6] => register_in[6].IN1
register_in[7] => register_in[7].IN1
register_in[8] => register_in[8].IN1
register_in[9] => register_in[9].IN1
register_in[10] => register_in[10].IN1
register_in[11] => register_in[11].IN1
register_in[12] => register_in[12].IN1
register_in[13] => register_in[13].IN1
register_in[14] => register_in[14].IN1
register_in[15] => register_in[15].IN1
register_in[16] => register_in[16].IN1
register_in[17] => register_in[17].IN1
register_in[18] => register_in[18].IN1
register_in[19] => register_in[19].IN1
register_in[20] => register_in[20].IN1
register_in[21] => register_in[21].IN1
register_in[22] => register_in[22].IN1
register_in[23] => register_in[23].IN1
register_in[24] => register_in[24].IN1
register_in[25] => register_in[25].IN1
register_in[26] => register_in[26].IN1
register_in[27] => register_in[27].IN1
register_in[28] => register_in[28].IN1
register_in[29] => register_in[29].IN1
register_in[30] => register_in[30].IN1
register_in[31] => register_in[31].IN1
clk => clk.IN32
en => en.IN32
clr => clr.IN32


|skeleton|regfile:my_regfile|register:gen_registers[25].regs|dffe_ref:dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[25].regs|dffe_ref:dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[25].regs|dffe_ref:dffe2
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[25].regs|dffe_ref:dffe3
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[25].regs|dffe_ref:dffe4
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[25].regs|dffe_ref:dffe5
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[25].regs|dffe_ref:dffe6
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[25].regs|dffe_ref:dffe7
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[25].regs|dffe_ref:dffe8
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[25].regs|dffe_ref:dffe9
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[25].regs|dffe_ref:dffe10
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[25].regs|dffe_ref:dffe11
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[25].regs|dffe_ref:dffe12
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[25].regs|dffe_ref:dffe13
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[25].regs|dffe_ref:dffe14
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[25].regs|dffe_ref:dffe15
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[25].regs|dffe_ref:dffe16
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[25].regs|dffe_ref:dffe17
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[25].regs|dffe_ref:dffe18
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[25].regs|dffe_ref:dffe19
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[25].regs|dffe_ref:dffe20
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[25].regs|dffe_ref:dffe21
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[25].regs|dffe_ref:dffe22
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[25].regs|dffe_ref:dffe23
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[25].regs|dffe_ref:dffe24
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[25].regs|dffe_ref:dffe25
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[25].regs|dffe_ref:dffe26
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[25].regs|dffe_ref:dffe27
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[25].regs|dffe_ref:dffe28
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[25].regs|dffe_ref:dffe29
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[25].regs|dffe_ref:dffe30
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[25].regs|dffe_ref:dffe31
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[26].regs
register_out[0] <= dffe_ref:dffe0.port0
register_out[1] <= dffe_ref:dffe1.port0
register_out[2] <= dffe_ref:dffe2.port0
register_out[3] <= dffe_ref:dffe3.port0
register_out[4] <= dffe_ref:dffe4.port0
register_out[5] <= dffe_ref:dffe5.port0
register_out[6] <= dffe_ref:dffe6.port0
register_out[7] <= dffe_ref:dffe7.port0
register_out[8] <= dffe_ref:dffe8.port0
register_out[9] <= dffe_ref:dffe9.port0
register_out[10] <= dffe_ref:dffe10.port0
register_out[11] <= dffe_ref:dffe11.port0
register_out[12] <= dffe_ref:dffe12.port0
register_out[13] <= dffe_ref:dffe13.port0
register_out[14] <= dffe_ref:dffe14.port0
register_out[15] <= dffe_ref:dffe15.port0
register_out[16] <= dffe_ref:dffe16.port0
register_out[17] <= dffe_ref:dffe17.port0
register_out[18] <= dffe_ref:dffe18.port0
register_out[19] <= dffe_ref:dffe19.port0
register_out[20] <= dffe_ref:dffe20.port0
register_out[21] <= dffe_ref:dffe21.port0
register_out[22] <= dffe_ref:dffe22.port0
register_out[23] <= dffe_ref:dffe23.port0
register_out[24] <= dffe_ref:dffe24.port0
register_out[25] <= dffe_ref:dffe25.port0
register_out[26] <= dffe_ref:dffe26.port0
register_out[27] <= dffe_ref:dffe27.port0
register_out[28] <= dffe_ref:dffe28.port0
register_out[29] <= dffe_ref:dffe29.port0
register_out[30] <= dffe_ref:dffe30.port0
register_out[31] <= dffe_ref:dffe31.port0
register_in[0] => register_in[0].IN1
register_in[1] => register_in[1].IN1
register_in[2] => register_in[2].IN1
register_in[3] => register_in[3].IN1
register_in[4] => register_in[4].IN1
register_in[5] => register_in[5].IN1
register_in[6] => register_in[6].IN1
register_in[7] => register_in[7].IN1
register_in[8] => register_in[8].IN1
register_in[9] => register_in[9].IN1
register_in[10] => register_in[10].IN1
register_in[11] => register_in[11].IN1
register_in[12] => register_in[12].IN1
register_in[13] => register_in[13].IN1
register_in[14] => register_in[14].IN1
register_in[15] => register_in[15].IN1
register_in[16] => register_in[16].IN1
register_in[17] => register_in[17].IN1
register_in[18] => register_in[18].IN1
register_in[19] => register_in[19].IN1
register_in[20] => register_in[20].IN1
register_in[21] => register_in[21].IN1
register_in[22] => register_in[22].IN1
register_in[23] => register_in[23].IN1
register_in[24] => register_in[24].IN1
register_in[25] => register_in[25].IN1
register_in[26] => register_in[26].IN1
register_in[27] => register_in[27].IN1
register_in[28] => register_in[28].IN1
register_in[29] => register_in[29].IN1
register_in[30] => register_in[30].IN1
register_in[31] => register_in[31].IN1
clk => clk.IN32
en => en.IN32
clr => clr.IN32


|skeleton|regfile:my_regfile|register:gen_registers[26].regs|dffe_ref:dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[26].regs|dffe_ref:dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[26].regs|dffe_ref:dffe2
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[26].regs|dffe_ref:dffe3
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[26].regs|dffe_ref:dffe4
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[26].regs|dffe_ref:dffe5
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[26].regs|dffe_ref:dffe6
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[26].regs|dffe_ref:dffe7
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[26].regs|dffe_ref:dffe8
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[26].regs|dffe_ref:dffe9
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[26].regs|dffe_ref:dffe10
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[26].regs|dffe_ref:dffe11
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[26].regs|dffe_ref:dffe12
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[26].regs|dffe_ref:dffe13
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[26].regs|dffe_ref:dffe14
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[26].regs|dffe_ref:dffe15
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[26].regs|dffe_ref:dffe16
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[26].regs|dffe_ref:dffe17
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[26].regs|dffe_ref:dffe18
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[26].regs|dffe_ref:dffe19
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[26].regs|dffe_ref:dffe20
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[26].regs|dffe_ref:dffe21
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[26].regs|dffe_ref:dffe22
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[26].regs|dffe_ref:dffe23
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[26].regs|dffe_ref:dffe24
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[26].regs|dffe_ref:dffe25
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[26].regs|dffe_ref:dffe26
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[26].regs|dffe_ref:dffe27
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[26].regs|dffe_ref:dffe28
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[26].regs|dffe_ref:dffe29
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[26].regs|dffe_ref:dffe30
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[26].regs|dffe_ref:dffe31
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[27].regs
register_out[0] <= dffe_ref:dffe0.port0
register_out[1] <= dffe_ref:dffe1.port0
register_out[2] <= dffe_ref:dffe2.port0
register_out[3] <= dffe_ref:dffe3.port0
register_out[4] <= dffe_ref:dffe4.port0
register_out[5] <= dffe_ref:dffe5.port0
register_out[6] <= dffe_ref:dffe6.port0
register_out[7] <= dffe_ref:dffe7.port0
register_out[8] <= dffe_ref:dffe8.port0
register_out[9] <= dffe_ref:dffe9.port0
register_out[10] <= dffe_ref:dffe10.port0
register_out[11] <= dffe_ref:dffe11.port0
register_out[12] <= dffe_ref:dffe12.port0
register_out[13] <= dffe_ref:dffe13.port0
register_out[14] <= dffe_ref:dffe14.port0
register_out[15] <= dffe_ref:dffe15.port0
register_out[16] <= dffe_ref:dffe16.port0
register_out[17] <= dffe_ref:dffe17.port0
register_out[18] <= dffe_ref:dffe18.port0
register_out[19] <= dffe_ref:dffe19.port0
register_out[20] <= dffe_ref:dffe20.port0
register_out[21] <= dffe_ref:dffe21.port0
register_out[22] <= dffe_ref:dffe22.port0
register_out[23] <= dffe_ref:dffe23.port0
register_out[24] <= dffe_ref:dffe24.port0
register_out[25] <= dffe_ref:dffe25.port0
register_out[26] <= dffe_ref:dffe26.port0
register_out[27] <= dffe_ref:dffe27.port0
register_out[28] <= dffe_ref:dffe28.port0
register_out[29] <= dffe_ref:dffe29.port0
register_out[30] <= dffe_ref:dffe30.port0
register_out[31] <= dffe_ref:dffe31.port0
register_in[0] => register_in[0].IN1
register_in[1] => register_in[1].IN1
register_in[2] => register_in[2].IN1
register_in[3] => register_in[3].IN1
register_in[4] => register_in[4].IN1
register_in[5] => register_in[5].IN1
register_in[6] => register_in[6].IN1
register_in[7] => register_in[7].IN1
register_in[8] => register_in[8].IN1
register_in[9] => register_in[9].IN1
register_in[10] => register_in[10].IN1
register_in[11] => register_in[11].IN1
register_in[12] => register_in[12].IN1
register_in[13] => register_in[13].IN1
register_in[14] => register_in[14].IN1
register_in[15] => register_in[15].IN1
register_in[16] => register_in[16].IN1
register_in[17] => register_in[17].IN1
register_in[18] => register_in[18].IN1
register_in[19] => register_in[19].IN1
register_in[20] => register_in[20].IN1
register_in[21] => register_in[21].IN1
register_in[22] => register_in[22].IN1
register_in[23] => register_in[23].IN1
register_in[24] => register_in[24].IN1
register_in[25] => register_in[25].IN1
register_in[26] => register_in[26].IN1
register_in[27] => register_in[27].IN1
register_in[28] => register_in[28].IN1
register_in[29] => register_in[29].IN1
register_in[30] => register_in[30].IN1
register_in[31] => register_in[31].IN1
clk => clk.IN32
en => en.IN32
clr => clr.IN32


|skeleton|regfile:my_regfile|register:gen_registers[27].regs|dffe_ref:dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[27].regs|dffe_ref:dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[27].regs|dffe_ref:dffe2
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[27].regs|dffe_ref:dffe3
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[27].regs|dffe_ref:dffe4
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[27].regs|dffe_ref:dffe5
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[27].regs|dffe_ref:dffe6
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[27].regs|dffe_ref:dffe7
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[27].regs|dffe_ref:dffe8
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[27].regs|dffe_ref:dffe9
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[27].regs|dffe_ref:dffe10
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[27].regs|dffe_ref:dffe11
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[27].regs|dffe_ref:dffe12
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[27].regs|dffe_ref:dffe13
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[27].regs|dffe_ref:dffe14
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[27].regs|dffe_ref:dffe15
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[27].regs|dffe_ref:dffe16
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[27].regs|dffe_ref:dffe17
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[27].regs|dffe_ref:dffe18
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[27].regs|dffe_ref:dffe19
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[27].regs|dffe_ref:dffe20
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[27].regs|dffe_ref:dffe21
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[27].regs|dffe_ref:dffe22
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[27].regs|dffe_ref:dffe23
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[27].regs|dffe_ref:dffe24
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[27].regs|dffe_ref:dffe25
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[27].regs|dffe_ref:dffe26
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[27].regs|dffe_ref:dffe27
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[27].regs|dffe_ref:dffe28
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[27].regs|dffe_ref:dffe29
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[27].regs|dffe_ref:dffe30
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[27].regs|dffe_ref:dffe31
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[28].regs
register_out[0] <= dffe_ref:dffe0.port0
register_out[1] <= dffe_ref:dffe1.port0
register_out[2] <= dffe_ref:dffe2.port0
register_out[3] <= dffe_ref:dffe3.port0
register_out[4] <= dffe_ref:dffe4.port0
register_out[5] <= dffe_ref:dffe5.port0
register_out[6] <= dffe_ref:dffe6.port0
register_out[7] <= dffe_ref:dffe7.port0
register_out[8] <= dffe_ref:dffe8.port0
register_out[9] <= dffe_ref:dffe9.port0
register_out[10] <= dffe_ref:dffe10.port0
register_out[11] <= dffe_ref:dffe11.port0
register_out[12] <= dffe_ref:dffe12.port0
register_out[13] <= dffe_ref:dffe13.port0
register_out[14] <= dffe_ref:dffe14.port0
register_out[15] <= dffe_ref:dffe15.port0
register_out[16] <= dffe_ref:dffe16.port0
register_out[17] <= dffe_ref:dffe17.port0
register_out[18] <= dffe_ref:dffe18.port0
register_out[19] <= dffe_ref:dffe19.port0
register_out[20] <= dffe_ref:dffe20.port0
register_out[21] <= dffe_ref:dffe21.port0
register_out[22] <= dffe_ref:dffe22.port0
register_out[23] <= dffe_ref:dffe23.port0
register_out[24] <= dffe_ref:dffe24.port0
register_out[25] <= dffe_ref:dffe25.port0
register_out[26] <= dffe_ref:dffe26.port0
register_out[27] <= dffe_ref:dffe27.port0
register_out[28] <= dffe_ref:dffe28.port0
register_out[29] <= dffe_ref:dffe29.port0
register_out[30] <= dffe_ref:dffe30.port0
register_out[31] <= dffe_ref:dffe31.port0
register_in[0] => register_in[0].IN1
register_in[1] => register_in[1].IN1
register_in[2] => register_in[2].IN1
register_in[3] => register_in[3].IN1
register_in[4] => register_in[4].IN1
register_in[5] => register_in[5].IN1
register_in[6] => register_in[6].IN1
register_in[7] => register_in[7].IN1
register_in[8] => register_in[8].IN1
register_in[9] => register_in[9].IN1
register_in[10] => register_in[10].IN1
register_in[11] => register_in[11].IN1
register_in[12] => register_in[12].IN1
register_in[13] => register_in[13].IN1
register_in[14] => register_in[14].IN1
register_in[15] => register_in[15].IN1
register_in[16] => register_in[16].IN1
register_in[17] => register_in[17].IN1
register_in[18] => register_in[18].IN1
register_in[19] => register_in[19].IN1
register_in[20] => register_in[20].IN1
register_in[21] => register_in[21].IN1
register_in[22] => register_in[22].IN1
register_in[23] => register_in[23].IN1
register_in[24] => register_in[24].IN1
register_in[25] => register_in[25].IN1
register_in[26] => register_in[26].IN1
register_in[27] => register_in[27].IN1
register_in[28] => register_in[28].IN1
register_in[29] => register_in[29].IN1
register_in[30] => register_in[30].IN1
register_in[31] => register_in[31].IN1
clk => clk.IN32
en => en.IN32
clr => clr.IN32


|skeleton|regfile:my_regfile|register:gen_registers[28].regs|dffe_ref:dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[28].regs|dffe_ref:dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[28].regs|dffe_ref:dffe2
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[28].regs|dffe_ref:dffe3
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[28].regs|dffe_ref:dffe4
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[28].regs|dffe_ref:dffe5
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[28].regs|dffe_ref:dffe6
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[28].regs|dffe_ref:dffe7
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[28].regs|dffe_ref:dffe8
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[28].regs|dffe_ref:dffe9
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[28].regs|dffe_ref:dffe10
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[28].regs|dffe_ref:dffe11
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[28].regs|dffe_ref:dffe12
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[28].regs|dffe_ref:dffe13
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[28].regs|dffe_ref:dffe14
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[28].regs|dffe_ref:dffe15
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[28].regs|dffe_ref:dffe16
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[28].regs|dffe_ref:dffe17
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[28].regs|dffe_ref:dffe18
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[28].regs|dffe_ref:dffe19
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[28].regs|dffe_ref:dffe20
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[28].regs|dffe_ref:dffe21
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[28].regs|dffe_ref:dffe22
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[28].regs|dffe_ref:dffe23
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[28].regs|dffe_ref:dffe24
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[28].regs|dffe_ref:dffe25
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[28].regs|dffe_ref:dffe26
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[28].regs|dffe_ref:dffe27
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[28].regs|dffe_ref:dffe28
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[28].regs|dffe_ref:dffe29
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[28].regs|dffe_ref:dffe30
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[28].regs|dffe_ref:dffe31
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[29].regs
register_out[0] <= dffe_ref:dffe0.port0
register_out[1] <= dffe_ref:dffe1.port0
register_out[2] <= dffe_ref:dffe2.port0
register_out[3] <= dffe_ref:dffe3.port0
register_out[4] <= dffe_ref:dffe4.port0
register_out[5] <= dffe_ref:dffe5.port0
register_out[6] <= dffe_ref:dffe6.port0
register_out[7] <= dffe_ref:dffe7.port0
register_out[8] <= dffe_ref:dffe8.port0
register_out[9] <= dffe_ref:dffe9.port0
register_out[10] <= dffe_ref:dffe10.port0
register_out[11] <= dffe_ref:dffe11.port0
register_out[12] <= dffe_ref:dffe12.port0
register_out[13] <= dffe_ref:dffe13.port0
register_out[14] <= dffe_ref:dffe14.port0
register_out[15] <= dffe_ref:dffe15.port0
register_out[16] <= dffe_ref:dffe16.port0
register_out[17] <= dffe_ref:dffe17.port0
register_out[18] <= dffe_ref:dffe18.port0
register_out[19] <= dffe_ref:dffe19.port0
register_out[20] <= dffe_ref:dffe20.port0
register_out[21] <= dffe_ref:dffe21.port0
register_out[22] <= dffe_ref:dffe22.port0
register_out[23] <= dffe_ref:dffe23.port0
register_out[24] <= dffe_ref:dffe24.port0
register_out[25] <= dffe_ref:dffe25.port0
register_out[26] <= dffe_ref:dffe26.port0
register_out[27] <= dffe_ref:dffe27.port0
register_out[28] <= dffe_ref:dffe28.port0
register_out[29] <= dffe_ref:dffe29.port0
register_out[30] <= dffe_ref:dffe30.port0
register_out[31] <= dffe_ref:dffe31.port0
register_in[0] => register_in[0].IN1
register_in[1] => register_in[1].IN1
register_in[2] => register_in[2].IN1
register_in[3] => register_in[3].IN1
register_in[4] => register_in[4].IN1
register_in[5] => register_in[5].IN1
register_in[6] => register_in[6].IN1
register_in[7] => register_in[7].IN1
register_in[8] => register_in[8].IN1
register_in[9] => register_in[9].IN1
register_in[10] => register_in[10].IN1
register_in[11] => register_in[11].IN1
register_in[12] => register_in[12].IN1
register_in[13] => register_in[13].IN1
register_in[14] => register_in[14].IN1
register_in[15] => register_in[15].IN1
register_in[16] => register_in[16].IN1
register_in[17] => register_in[17].IN1
register_in[18] => register_in[18].IN1
register_in[19] => register_in[19].IN1
register_in[20] => register_in[20].IN1
register_in[21] => register_in[21].IN1
register_in[22] => register_in[22].IN1
register_in[23] => register_in[23].IN1
register_in[24] => register_in[24].IN1
register_in[25] => register_in[25].IN1
register_in[26] => register_in[26].IN1
register_in[27] => register_in[27].IN1
register_in[28] => register_in[28].IN1
register_in[29] => register_in[29].IN1
register_in[30] => register_in[30].IN1
register_in[31] => register_in[31].IN1
clk => clk.IN32
en => en.IN32
clr => clr.IN32


|skeleton|regfile:my_regfile|register:gen_registers[29].regs|dffe_ref:dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[29].regs|dffe_ref:dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[29].regs|dffe_ref:dffe2
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[29].regs|dffe_ref:dffe3
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[29].regs|dffe_ref:dffe4
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[29].regs|dffe_ref:dffe5
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[29].regs|dffe_ref:dffe6
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[29].regs|dffe_ref:dffe7
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[29].regs|dffe_ref:dffe8
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[29].regs|dffe_ref:dffe9
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[29].regs|dffe_ref:dffe10
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[29].regs|dffe_ref:dffe11
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[29].regs|dffe_ref:dffe12
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[29].regs|dffe_ref:dffe13
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[29].regs|dffe_ref:dffe14
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[29].regs|dffe_ref:dffe15
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[29].regs|dffe_ref:dffe16
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[29].regs|dffe_ref:dffe17
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[29].regs|dffe_ref:dffe18
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[29].regs|dffe_ref:dffe19
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[29].regs|dffe_ref:dffe20
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[29].regs|dffe_ref:dffe21
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[29].regs|dffe_ref:dffe22
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[29].regs|dffe_ref:dffe23
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[29].regs|dffe_ref:dffe24
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[29].regs|dffe_ref:dffe25
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[29].regs|dffe_ref:dffe26
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[29].regs|dffe_ref:dffe27
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[29].regs|dffe_ref:dffe28
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[29].regs|dffe_ref:dffe29
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[29].regs|dffe_ref:dffe30
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[29].regs|dffe_ref:dffe31
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[30].regs
register_out[0] <= dffe_ref:dffe0.port0
register_out[1] <= dffe_ref:dffe1.port0
register_out[2] <= dffe_ref:dffe2.port0
register_out[3] <= dffe_ref:dffe3.port0
register_out[4] <= dffe_ref:dffe4.port0
register_out[5] <= dffe_ref:dffe5.port0
register_out[6] <= dffe_ref:dffe6.port0
register_out[7] <= dffe_ref:dffe7.port0
register_out[8] <= dffe_ref:dffe8.port0
register_out[9] <= dffe_ref:dffe9.port0
register_out[10] <= dffe_ref:dffe10.port0
register_out[11] <= dffe_ref:dffe11.port0
register_out[12] <= dffe_ref:dffe12.port0
register_out[13] <= dffe_ref:dffe13.port0
register_out[14] <= dffe_ref:dffe14.port0
register_out[15] <= dffe_ref:dffe15.port0
register_out[16] <= dffe_ref:dffe16.port0
register_out[17] <= dffe_ref:dffe17.port0
register_out[18] <= dffe_ref:dffe18.port0
register_out[19] <= dffe_ref:dffe19.port0
register_out[20] <= dffe_ref:dffe20.port0
register_out[21] <= dffe_ref:dffe21.port0
register_out[22] <= dffe_ref:dffe22.port0
register_out[23] <= dffe_ref:dffe23.port0
register_out[24] <= dffe_ref:dffe24.port0
register_out[25] <= dffe_ref:dffe25.port0
register_out[26] <= dffe_ref:dffe26.port0
register_out[27] <= dffe_ref:dffe27.port0
register_out[28] <= dffe_ref:dffe28.port0
register_out[29] <= dffe_ref:dffe29.port0
register_out[30] <= dffe_ref:dffe30.port0
register_out[31] <= dffe_ref:dffe31.port0
register_in[0] => register_in[0].IN1
register_in[1] => register_in[1].IN1
register_in[2] => register_in[2].IN1
register_in[3] => register_in[3].IN1
register_in[4] => register_in[4].IN1
register_in[5] => register_in[5].IN1
register_in[6] => register_in[6].IN1
register_in[7] => register_in[7].IN1
register_in[8] => register_in[8].IN1
register_in[9] => register_in[9].IN1
register_in[10] => register_in[10].IN1
register_in[11] => register_in[11].IN1
register_in[12] => register_in[12].IN1
register_in[13] => register_in[13].IN1
register_in[14] => register_in[14].IN1
register_in[15] => register_in[15].IN1
register_in[16] => register_in[16].IN1
register_in[17] => register_in[17].IN1
register_in[18] => register_in[18].IN1
register_in[19] => register_in[19].IN1
register_in[20] => register_in[20].IN1
register_in[21] => register_in[21].IN1
register_in[22] => register_in[22].IN1
register_in[23] => register_in[23].IN1
register_in[24] => register_in[24].IN1
register_in[25] => register_in[25].IN1
register_in[26] => register_in[26].IN1
register_in[27] => register_in[27].IN1
register_in[28] => register_in[28].IN1
register_in[29] => register_in[29].IN1
register_in[30] => register_in[30].IN1
register_in[31] => register_in[31].IN1
clk => clk.IN32
en => en.IN32
clr => clr.IN32


|skeleton|regfile:my_regfile|register:gen_registers[30].regs|dffe_ref:dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[30].regs|dffe_ref:dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[30].regs|dffe_ref:dffe2
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[30].regs|dffe_ref:dffe3
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[30].regs|dffe_ref:dffe4
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[30].regs|dffe_ref:dffe5
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[30].regs|dffe_ref:dffe6
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[30].regs|dffe_ref:dffe7
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[30].regs|dffe_ref:dffe8
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[30].regs|dffe_ref:dffe9
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[30].regs|dffe_ref:dffe10
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[30].regs|dffe_ref:dffe11
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[30].regs|dffe_ref:dffe12
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[30].regs|dffe_ref:dffe13
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[30].regs|dffe_ref:dffe14
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[30].regs|dffe_ref:dffe15
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[30].regs|dffe_ref:dffe16
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[30].regs|dffe_ref:dffe17
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[30].regs|dffe_ref:dffe18
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[30].regs|dffe_ref:dffe19
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[30].regs|dffe_ref:dffe20
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[30].regs|dffe_ref:dffe21
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[30].regs|dffe_ref:dffe22
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[30].regs|dffe_ref:dffe23
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[30].regs|dffe_ref:dffe24
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[30].regs|dffe_ref:dffe25
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[30].regs|dffe_ref:dffe26
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[30].regs|dffe_ref:dffe27
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[30].regs|dffe_ref:dffe28
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[30].regs|dffe_ref:dffe29
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[30].regs|dffe_ref:dffe30
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[30].regs|dffe_ref:dffe31
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[31].regs
register_out[0] <= dffe_ref:dffe0.port0
register_out[1] <= dffe_ref:dffe1.port0
register_out[2] <= dffe_ref:dffe2.port0
register_out[3] <= dffe_ref:dffe3.port0
register_out[4] <= dffe_ref:dffe4.port0
register_out[5] <= dffe_ref:dffe5.port0
register_out[6] <= dffe_ref:dffe6.port0
register_out[7] <= dffe_ref:dffe7.port0
register_out[8] <= dffe_ref:dffe8.port0
register_out[9] <= dffe_ref:dffe9.port0
register_out[10] <= dffe_ref:dffe10.port0
register_out[11] <= dffe_ref:dffe11.port0
register_out[12] <= dffe_ref:dffe12.port0
register_out[13] <= dffe_ref:dffe13.port0
register_out[14] <= dffe_ref:dffe14.port0
register_out[15] <= dffe_ref:dffe15.port0
register_out[16] <= dffe_ref:dffe16.port0
register_out[17] <= dffe_ref:dffe17.port0
register_out[18] <= dffe_ref:dffe18.port0
register_out[19] <= dffe_ref:dffe19.port0
register_out[20] <= dffe_ref:dffe20.port0
register_out[21] <= dffe_ref:dffe21.port0
register_out[22] <= dffe_ref:dffe22.port0
register_out[23] <= dffe_ref:dffe23.port0
register_out[24] <= dffe_ref:dffe24.port0
register_out[25] <= dffe_ref:dffe25.port0
register_out[26] <= dffe_ref:dffe26.port0
register_out[27] <= dffe_ref:dffe27.port0
register_out[28] <= dffe_ref:dffe28.port0
register_out[29] <= dffe_ref:dffe29.port0
register_out[30] <= dffe_ref:dffe30.port0
register_out[31] <= dffe_ref:dffe31.port0
register_in[0] => register_in[0].IN1
register_in[1] => register_in[1].IN1
register_in[2] => register_in[2].IN1
register_in[3] => register_in[3].IN1
register_in[4] => register_in[4].IN1
register_in[5] => register_in[5].IN1
register_in[6] => register_in[6].IN1
register_in[7] => register_in[7].IN1
register_in[8] => register_in[8].IN1
register_in[9] => register_in[9].IN1
register_in[10] => register_in[10].IN1
register_in[11] => register_in[11].IN1
register_in[12] => register_in[12].IN1
register_in[13] => register_in[13].IN1
register_in[14] => register_in[14].IN1
register_in[15] => register_in[15].IN1
register_in[16] => register_in[16].IN1
register_in[17] => register_in[17].IN1
register_in[18] => register_in[18].IN1
register_in[19] => register_in[19].IN1
register_in[20] => register_in[20].IN1
register_in[21] => register_in[21].IN1
register_in[22] => register_in[22].IN1
register_in[23] => register_in[23].IN1
register_in[24] => register_in[24].IN1
register_in[25] => register_in[25].IN1
register_in[26] => register_in[26].IN1
register_in[27] => register_in[27].IN1
register_in[28] => register_in[28].IN1
register_in[29] => register_in[29].IN1
register_in[30] => register_in[30].IN1
register_in[31] => register_in[31].IN1
clk => clk.IN32
en => en.IN32
clr => clr.IN32


|skeleton|regfile:my_regfile|register:gen_registers[31].regs|dffe_ref:dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[31].regs|dffe_ref:dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[31].regs|dffe_ref:dffe2
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[31].regs|dffe_ref:dffe3
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[31].regs|dffe_ref:dffe4
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[31].regs|dffe_ref:dffe5
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[31].regs|dffe_ref:dffe6
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[31].regs|dffe_ref:dffe7
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[31].regs|dffe_ref:dffe8
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[31].regs|dffe_ref:dffe9
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[31].regs|dffe_ref:dffe10
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[31].regs|dffe_ref:dffe11
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[31].regs|dffe_ref:dffe12
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[31].regs|dffe_ref:dffe13
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[31].regs|dffe_ref:dffe14
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[31].regs|dffe_ref:dffe15
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[31].regs|dffe_ref:dffe16
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[31].regs|dffe_ref:dffe17
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[31].regs|dffe_ref:dffe18
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[31].regs|dffe_ref:dffe19
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[31].regs|dffe_ref:dffe20
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[31].regs|dffe_ref:dffe21
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[31].regs|dffe_ref:dffe22
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[31].regs|dffe_ref:dffe23
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[31].regs|dffe_ref:dffe24
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[31].regs|dffe_ref:dffe25
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[31].regs|dffe_ref:dffe26
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[31].regs|dffe_ref:dffe27
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[31].regs|dffe_ref:dffe28
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[31].regs|dffe_ref:dffe29
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[31].regs|dffe_ref:dffe30
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|register:gen_registers[31].regs|dffe_ref:dffe31
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|mux_thirtytwo:muxA
five_bit_select[0] => three_of_five_bits[0].IN4
five_bit_select[1] => three_of_five_bits[1].IN4
five_bit_select[2] => three_of_five_bits[2].IN4
five_bit_select[3] => two_of_five_bits[0].IN1
five_bit_select[4] => two_of_five_bits[1].IN1
register0[0] => register0[0].IN1
register0[1] => register0[1].IN1
register0[2] => register0[2].IN1
register0[3] => register0[3].IN1
register0[4] => register0[4].IN1
register0[5] => register0[5].IN1
register0[6] => register0[6].IN1
register0[7] => register0[7].IN1
register0[8] => register0[8].IN1
register0[9] => register0[9].IN1
register0[10] => register0[10].IN1
register0[11] => register0[11].IN1
register0[12] => register0[12].IN1
register0[13] => register0[13].IN1
register0[14] => register0[14].IN1
register0[15] => register0[15].IN1
register0[16] => register0[16].IN1
register0[17] => register0[17].IN1
register0[18] => register0[18].IN1
register0[19] => register0[19].IN1
register0[20] => register0[20].IN1
register0[21] => register0[21].IN1
register0[22] => register0[22].IN1
register0[23] => register0[23].IN1
register0[24] => register0[24].IN1
register0[25] => register0[25].IN1
register0[26] => register0[26].IN1
register0[27] => register0[27].IN1
register0[28] => register0[28].IN1
register0[29] => register0[29].IN1
register0[30] => register0[30].IN1
register0[31] => register0[31].IN1
register1[0] => register1[0].IN1
register1[1] => register1[1].IN1
register1[2] => register1[2].IN1
register1[3] => register1[3].IN1
register1[4] => register1[4].IN1
register1[5] => register1[5].IN1
register1[6] => register1[6].IN1
register1[7] => register1[7].IN1
register1[8] => register1[8].IN1
register1[9] => register1[9].IN1
register1[10] => register1[10].IN1
register1[11] => register1[11].IN1
register1[12] => register1[12].IN1
register1[13] => register1[13].IN1
register1[14] => register1[14].IN1
register1[15] => register1[15].IN1
register1[16] => register1[16].IN1
register1[17] => register1[17].IN1
register1[18] => register1[18].IN1
register1[19] => register1[19].IN1
register1[20] => register1[20].IN1
register1[21] => register1[21].IN1
register1[22] => register1[22].IN1
register1[23] => register1[23].IN1
register1[24] => register1[24].IN1
register1[25] => register1[25].IN1
register1[26] => register1[26].IN1
register1[27] => register1[27].IN1
register1[28] => register1[28].IN1
register1[29] => register1[29].IN1
register1[30] => register1[30].IN1
register1[31] => register1[31].IN1
register2[0] => register2[0].IN1
register2[1] => register2[1].IN1
register2[2] => register2[2].IN1
register2[3] => register2[3].IN1
register2[4] => register2[4].IN1
register2[5] => register2[5].IN1
register2[6] => register2[6].IN1
register2[7] => register2[7].IN1
register2[8] => register2[8].IN1
register2[9] => register2[9].IN1
register2[10] => register2[10].IN1
register2[11] => register2[11].IN1
register2[12] => register2[12].IN1
register2[13] => register2[13].IN1
register2[14] => register2[14].IN1
register2[15] => register2[15].IN1
register2[16] => register2[16].IN1
register2[17] => register2[17].IN1
register2[18] => register2[18].IN1
register2[19] => register2[19].IN1
register2[20] => register2[20].IN1
register2[21] => register2[21].IN1
register2[22] => register2[22].IN1
register2[23] => register2[23].IN1
register2[24] => register2[24].IN1
register2[25] => register2[25].IN1
register2[26] => register2[26].IN1
register2[27] => register2[27].IN1
register2[28] => register2[28].IN1
register2[29] => register2[29].IN1
register2[30] => register2[30].IN1
register2[31] => register2[31].IN1
register3[0] => register3[0].IN1
register3[1] => register3[1].IN1
register3[2] => register3[2].IN1
register3[3] => register3[3].IN1
register3[4] => register3[4].IN1
register3[5] => register3[5].IN1
register3[6] => register3[6].IN1
register3[7] => register3[7].IN1
register3[8] => register3[8].IN1
register3[9] => register3[9].IN1
register3[10] => register3[10].IN1
register3[11] => register3[11].IN1
register3[12] => register3[12].IN1
register3[13] => register3[13].IN1
register3[14] => register3[14].IN1
register3[15] => register3[15].IN1
register3[16] => register3[16].IN1
register3[17] => register3[17].IN1
register3[18] => register3[18].IN1
register3[19] => register3[19].IN1
register3[20] => register3[20].IN1
register3[21] => register3[21].IN1
register3[22] => register3[22].IN1
register3[23] => register3[23].IN1
register3[24] => register3[24].IN1
register3[25] => register3[25].IN1
register3[26] => register3[26].IN1
register3[27] => register3[27].IN1
register3[28] => register3[28].IN1
register3[29] => register3[29].IN1
register3[30] => register3[30].IN1
register3[31] => register3[31].IN1
register4[0] => register4[0].IN1
register4[1] => register4[1].IN1
register4[2] => register4[2].IN1
register4[3] => register4[3].IN1
register4[4] => register4[4].IN1
register4[5] => register4[5].IN1
register4[6] => register4[6].IN1
register4[7] => register4[7].IN1
register4[8] => register4[8].IN1
register4[9] => register4[9].IN1
register4[10] => register4[10].IN1
register4[11] => register4[11].IN1
register4[12] => register4[12].IN1
register4[13] => register4[13].IN1
register4[14] => register4[14].IN1
register4[15] => register4[15].IN1
register4[16] => register4[16].IN1
register4[17] => register4[17].IN1
register4[18] => register4[18].IN1
register4[19] => register4[19].IN1
register4[20] => register4[20].IN1
register4[21] => register4[21].IN1
register4[22] => register4[22].IN1
register4[23] => register4[23].IN1
register4[24] => register4[24].IN1
register4[25] => register4[25].IN1
register4[26] => register4[26].IN1
register4[27] => register4[27].IN1
register4[28] => register4[28].IN1
register4[29] => register4[29].IN1
register4[30] => register4[30].IN1
register4[31] => register4[31].IN1
register5[0] => register5[0].IN1
register5[1] => register5[1].IN1
register5[2] => register5[2].IN1
register5[3] => register5[3].IN1
register5[4] => register5[4].IN1
register5[5] => register5[5].IN1
register5[6] => register5[6].IN1
register5[7] => register5[7].IN1
register5[8] => register5[8].IN1
register5[9] => register5[9].IN1
register5[10] => register5[10].IN1
register5[11] => register5[11].IN1
register5[12] => register5[12].IN1
register5[13] => register5[13].IN1
register5[14] => register5[14].IN1
register5[15] => register5[15].IN1
register5[16] => register5[16].IN1
register5[17] => register5[17].IN1
register5[18] => register5[18].IN1
register5[19] => register5[19].IN1
register5[20] => register5[20].IN1
register5[21] => register5[21].IN1
register5[22] => register5[22].IN1
register5[23] => register5[23].IN1
register5[24] => register5[24].IN1
register5[25] => register5[25].IN1
register5[26] => register5[26].IN1
register5[27] => register5[27].IN1
register5[28] => register5[28].IN1
register5[29] => register5[29].IN1
register5[30] => register5[30].IN1
register5[31] => register5[31].IN1
register6[0] => register6[0].IN1
register6[1] => register6[1].IN1
register6[2] => register6[2].IN1
register6[3] => register6[3].IN1
register6[4] => register6[4].IN1
register6[5] => register6[5].IN1
register6[6] => register6[6].IN1
register6[7] => register6[7].IN1
register6[8] => register6[8].IN1
register6[9] => register6[9].IN1
register6[10] => register6[10].IN1
register6[11] => register6[11].IN1
register6[12] => register6[12].IN1
register6[13] => register6[13].IN1
register6[14] => register6[14].IN1
register6[15] => register6[15].IN1
register6[16] => register6[16].IN1
register6[17] => register6[17].IN1
register6[18] => register6[18].IN1
register6[19] => register6[19].IN1
register6[20] => register6[20].IN1
register6[21] => register6[21].IN1
register6[22] => register6[22].IN1
register6[23] => register6[23].IN1
register6[24] => register6[24].IN1
register6[25] => register6[25].IN1
register6[26] => register6[26].IN1
register6[27] => register6[27].IN1
register6[28] => register6[28].IN1
register6[29] => register6[29].IN1
register6[30] => register6[30].IN1
register6[31] => register6[31].IN1
register7[0] => register7[0].IN1
register7[1] => register7[1].IN1
register7[2] => register7[2].IN1
register7[3] => register7[3].IN1
register7[4] => register7[4].IN1
register7[5] => register7[5].IN1
register7[6] => register7[6].IN1
register7[7] => register7[7].IN1
register7[8] => register7[8].IN1
register7[9] => register7[9].IN1
register7[10] => register7[10].IN1
register7[11] => register7[11].IN1
register7[12] => register7[12].IN1
register7[13] => register7[13].IN1
register7[14] => register7[14].IN1
register7[15] => register7[15].IN1
register7[16] => register7[16].IN1
register7[17] => register7[17].IN1
register7[18] => register7[18].IN1
register7[19] => register7[19].IN1
register7[20] => register7[20].IN1
register7[21] => register7[21].IN1
register7[22] => register7[22].IN1
register7[23] => register7[23].IN1
register7[24] => register7[24].IN1
register7[25] => register7[25].IN1
register7[26] => register7[26].IN1
register7[27] => register7[27].IN1
register7[28] => register7[28].IN1
register7[29] => register7[29].IN1
register7[30] => register7[30].IN1
register7[31] => register7[31].IN1
register8[0] => register8[0].IN1
register8[1] => register8[1].IN1
register8[2] => register8[2].IN1
register8[3] => register8[3].IN1
register8[4] => register8[4].IN1
register8[5] => register8[5].IN1
register8[6] => register8[6].IN1
register8[7] => register8[7].IN1
register8[8] => register8[8].IN1
register8[9] => register8[9].IN1
register8[10] => register8[10].IN1
register8[11] => register8[11].IN1
register8[12] => register8[12].IN1
register8[13] => register8[13].IN1
register8[14] => register8[14].IN1
register8[15] => register8[15].IN1
register8[16] => register8[16].IN1
register8[17] => register8[17].IN1
register8[18] => register8[18].IN1
register8[19] => register8[19].IN1
register8[20] => register8[20].IN1
register8[21] => register8[21].IN1
register8[22] => register8[22].IN1
register8[23] => register8[23].IN1
register8[24] => register8[24].IN1
register8[25] => register8[25].IN1
register8[26] => register8[26].IN1
register8[27] => register8[27].IN1
register8[28] => register8[28].IN1
register8[29] => register8[29].IN1
register8[30] => register8[30].IN1
register8[31] => register8[31].IN1
register9[0] => register9[0].IN1
register9[1] => register9[1].IN1
register9[2] => register9[2].IN1
register9[3] => register9[3].IN1
register9[4] => register9[4].IN1
register9[5] => register9[5].IN1
register9[6] => register9[6].IN1
register9[7] => register9[7].IN1
register9[8] => register9[8].IN1
register9[9] => register9[9].IN1
register9[10] => register9[10].IN1
register9[11] => register9[11].IN1
register9[12] => register9[12].IN1
register9[13] => register9[13].IN1
register9[14] => register9[14].IN1
register9[15] => register9[15].IN1
register9[16] => register9[16].IN1
register9[17] => register9[17].IN1
register9[18] => register9[18].IN1
register9[19] => register9[19].IN1
register9[20] => register9[20].IN1
register9[21] => register9[21].IN1
register9[22] => register9[22].IN1
register9[23] => register9[23].IN1
register9[24] => register9[24].IN1
register9[25] => register9[25].IN1
register9[26] => register9[26].IN1
register9[27] => register9[27].IN1
register9[28] => register9[28].IN1
register9[29] => register9[29].IN1
register9[30] => register9[30].IN1
register9[31] => register9[31].IN1
register10[0] => register10[0].IN1
register10[1] => register10[1].IN1
register10[2] => register10[2].IN1
register10[3] => register10[3].IN1
register10[4] => register10[4].IN1
register10[5] => register10[5].IN1
register10[6] => register10[6].IN1
register10[7] => register10[7].IN1
register10[8] => register10[8].IN1
register10[9] => register10[9].IN1
register10[10] => register10[10].IN1
register10[11] => register10[11].IN1
register10[12] => register10[12].IN1
register10[13] => register10[13].IN1
register10[14] => register10[14].IN1
register10[15] => register10[15].IN1
register10[16] => register10[16].IN1
register10[17] => register10[17].IN1
register10[18] => register10[18].IN1
register10[19] => register10[19].IN1
register10[20] => register10[20].IN1
register10[21] => register10[21].IN1
register10[22] => register10[22].IN1
register10[23] => register10[23].IN1
register10[24] => register10[24].IN1
register10[25] => register10[25].IN1
register10[26] => register10[26].IN1
register10[27] => register10[27].IN1
register10[28] => register10[28].IN1
register10[29] => register10[29].IN1
register10[30] => register10[30].IN1
register10[31] => register10[31].IN1
register11[0] => register11[0].IN1
register11[1] => register11[1].IN1
register11[2] => register11[2].IN1
register11[3] => register11[3].IN1
register11[4] => register11[4].IN1
register11[5] => register11[5].IN1
register11[6] => register11[6].IN1
register11[7] => register11[7].IN1
register11[8] => register11[8].IN1
register11[9] => register11[9].IN1
register11[10] => register11[10].IN1
register11[11] => register11[11].IN1
register11[12] => register11[12].IN1
register11[13] => register11[13].IN1
register11[14] => register11[14].IN1
register11[15] => register11[15].IN1
register11[16] => register11[16].IN1
register11[17] => register11[17].IN1
register11[18] => register11[18].IN1
register11[19] => register11[19].IN1
register11[20] => register11[20].IN1
register11[21] => register11[21].IN1
register11[22] => register11[22].IN1
register11[23] => register11[23].IN1
register11[24] => register11[24].IN1
register11[25] => register11[25].IN1
register11[26] => register11[26].IN1
register11[27] => register11[27].IN1
register11[28] => register11[28].IN1
register11[29] => register11[29].IN1
register11[30] => register11[30].IN1
register11[31] => register11[31].IN1
register12[0] => register12[0].IN1
register12[1] => register12[1].IN1
register12[2] => register12[2].IN1
register12[3] => register12[3].IN1
register12[4] => register12[4].IN1
register12[5] => register12[5].IN1
register12[6] => register12[6].IN1
register12[7] => register12[7].IN1
register12[8] => register12[8].IN1
register12[9] => register12[9].IN1
register12[10] => register12[10].IN1
register12[11] => register12[11].IN1
register12[12] => register12[12].IN1
register12[13] => register12[13].IN1
register12[14] => register12[14].IN1
register12[15] => register12[15].IN1
register12[16] => register12[16].IN1
register12[17] => register12[17].IN1
register12[18] => register12[18].IN1
register12[19] => register12[19].IN1
register12[20] => register12[20].IN1
register12[21] => register12[21].IN1
register12[22] => register12[22].IN1
register12[23] => register12[23].IN1
register12[24] => register12[24].IN1
register12[25] => register12[25].IN1
register12[26] => register12[26].IN1
register12[27] => register12[27].IN1
register12[28] => register12[28].IN1
register12[29] => register12[29].IN1
register12[30] => register12[30].IN1
register12[31] => register12[31].IN1
register13[0] => register13[0].IN1
register13[1] => register13[1].IN1
register13[2] => register13[2].IN1
register13[3] => register13[3].IN1
register13[4] => register13[4].IN1
register13[5] => register13[5].IN1
register13[6] => register13[6].IN1
register13[7] => register13[7].IN1
register13[8] => register13[8].IN1
register13[9] => register13[9].IN1
register13[10] => register13[10].IN1
register13[11] => register13[11].IN1
register13[12] => register13[12].IN1
register13[13] => register13[13].IN1
register13[14] => register13[14].IN1
register13[15] => register13[15].IN1
register13[16] => register13[16].IN1
register13[17] => register13[17].IN1
register13[18] => register13[18].IN1
register13[19] => register13[19].IN1
register13[20] => register13[20].IN1
register13[21] => register13[21].IN1
register13[22] => register13[22].IN1
register13[23] => register13[23].IN1
register13[24] => register13[24].IN1
register13[25] => register13[25].IN1
register13[26] => register13[26].IN1
register13[27] => register13[27].IN1
register13[28] => register13[28].IN1
register13[29] => register13[29].IN1
register13[30] => register13[30].IN1
register13[31] => register13[31].IN1
register14[0] => register14[0].IN1
register14[1] => register14[1].IN1
register14[2] => register14[2].IN1
register14[3] => register14[3].IN1
register14[4] => register14[4].IN1
register14[5] => register14[5].IN1
register14[6] => register14[6].IN1
register14[7] => register14[7].IN1
register14[8] => register14[8].IN1
register14[9] => register14[9].IN1
register14[10] => register14[10].IN1
register14[11] => register14[11].IN1
register14[12] => register14[12].IN1
register14[13] => register14[13].IN1
register14[14] => register14[14].IN1
register14[15] => register14[15].IN1
register14[16] => register14[16].IN1
register14[17] => register14[17].IN1
register14[18] => register14[18].IN1
register14[19] => register14[19].IN1
register14[20] => register14[20].IN1
register14[21] => register14[21].IN1
register14[22] => register14[22].IN1
register14[23] => register14[23].IN1
register14[24] => register14[24].IN1
register14[25] => register14[25].IN1
register14[26] => register14[26].IN1
register14[27] => register14[27].IN1
register14[28] => register14[28].IN1
register14[29] => register14[29].IN1
register14[30] => register14[30].IN1
register14[31] => register14[31].IN1
register15[0] => register15[0].IN1
register15[1] => register15[1].IN1
register15[2] => register15[2].IN1
register15[3] => register15[3].IN1
register15[4] => register15[4].IN1
register15[5] => register15[5].IN1
register15[6] => register15[6].IN1
register15[7] => register15[7].IN1
register15[8] => register15[8].IN1
register15[9] => register15[9].IN1
register15[10] => register15[10].IN1
register15[11] => register15[11].IN1
register15[12] => register15[12].IN1
register15[13] => register15[13].IN1
register15[14] => register15[14].IN1
register15[15] => register15[15].IN1
register15[16] => register15[16].IN1
register15[17] => register15[17].IN1
register15[18] => register15[18].IN1
register15[19] => register15[19].IN1
register15[20] => register15[20].IN1
register15[21] => register15[21].IN1
register15[22] => register15[22].IN1
register15[23] => register15[23].IN1
register15[24] => register15[24].IN1
register15[25] => register15[25].IN1
register15[26] => register15[26].IN1
register15[27] => register15[27].IN1
register15[28] => register15[28].IN1
register15[29] => register15[29].IN1
register15[30] => register15[30].IN1
register15[31] => register15[31].IN1
register16[0] => register16[0].IN1
register16[1] => register16[1].IN1
register16[2] => register16[2].IN1
register16[3] => register16[3].IN1
register16[4] => register16[4].IN1
register16[5] => register16[5].IN1
register16[6] => register16[6].IN1
register16[7] => register16[7].IN1
register16[8] => register16[8].IN1
register16[9] => register16[9].IN1
register16[10] => register16[10].IN1
register16[11] => register16[11].IN1
register16[12] => register16[12].IN1
register16[13] => register16[13].IN1
register16[14] => register16[14].IN1
register16[15] => register16[15].IN1
register16[16] => register16[16].IN1
register16[17] => register16[17].IN1
register16[18] => register16[18].IN1
register16[19] => register16[19].IN1
register16[20] => register16[20].IN1
register16[21] => register16[21].IN1
register16[22] => register16[22].IN1
register16[23] => register16[23].IN1
register16[24] => register16[24].IN1
register16[25] => register16[25].IN1
register16[26] => register16[26].IN1
register16[27] => register16[27].IN1
register16[28] => register16[28].IN1
register16[29] => register16[29].IN1
register16[30] => register16[30].IN1
register16[31] => register16[31].IN1
register17[0] => register17[0].IN1
register17[1] => register17[1].IN1
register17[2] => register17[2].IN1
register17[3] => register17[3].IN1
register17[4] => register17[4].IN1
register17[5] => register17[5].IN1
register17[6] => register17[6].IN1
register17[7] => register17[7].IN1
register17[8] => register17[8].IN1
register17[9] => register17[9].IN1
register17[10] => register17[10].IN1
register17[11] => register17[11].IN1
register17[12] => register17[12].IN1
register17[13] => register17[13].IN1
register17[14] => register17[14].IN1
register17[15] => register17[15].IN1
register17[16] => register17[16].IN1
register17[17] => register17[17].IN1
register17[18] => register17[18].IN1
register17[19] => register17[19].IN1
register17[20] => register17[20].IN1
register17[21] => register17[21].IN1
register17[22] => register17[22].IN1
register17[23] => register17[23].IN1
register17[24] => register17[24].IN1
register17[25] => register17[25].IN1
register17[26] => register17[26].IN1
register17[27] => register17[27].IN1
register17[28] => register17[28].IN1
register17[29] => register17[29].IN1
register17[30] => register17[30].IN1
register17[31] => register17[31].IN1
register18[0] => register18[0].IN1
register18[1] => register18[1].IN1
register18[2] => register18[2].IN1
register18[3] => register18[3].IN1
register18[4] => register18[4].IN1
register18[5] => register18[5].IN1
register18[6] => register18[6].IN1
register18[7] => register18[7].IN1
register18[8] => register18[8].IN1
register18[9] => register18[9].IN1
register18[10] => register18[10].IN1
register18[11] => register18[11].IN1
register18[12] => register18[12].IN1
register18[13] => register18[13].IN1
register18[14] => register18[14].IN1
register18[15] => register18[15].IN1
register18[16] => register18[16].IN1
register18[17] => register18[17].IN1
register18[18] => register18[18].IN1
register18[19] => register18[19].IN1
register18[20] => register18[20].IN1
register18[21] => register18[21].IN1
register18[22] => register18[22].IN1
register18[23] => register18[23].IN1
register18[24] => register18[24].IN1
register18[25] => register18[25].IN1
register18[26] => register18[26].IN1
register18[27] => register18[27].IN1
register18[28] => register18[28].IN1
register18[29] => register18[29].IN1
register18[30] => register18[30].IN1
register18[31] => register18[31].IN1
register19[0] => register19[0].IN1
register19[1] => register19[1].IN1
register19[2] => register19[2].IN1
register19[3] => register19[3].IN1
register19[4] => register19[4].IN1
register19[5] => register19[5].IN1
register19[6] => register19[6].IN1
register19[7] => register19[7].IN1
register19[8] => register19[8].IN1
register19[9] => register19[9].IN1
register19[10] => register19[10].IN1
register19[11] => register19[11].IN1
register19[12] => register19[12].IN1
register19[13] => register19[13].IN1
register19[14] => register19[14].IN1
register19[15] => register19[15].IN1
register19[16] => register19[16].IN1
register19[17] => register19[17].IN1
register19[18] => register19[18].IN1
register19[19] => register19[19].IN1
register19[20] => register19[20].IN1
register19[21] => register19[21].IN1
register19[22] => register19[22].IN1
register19[23] => register19[23].IN1
register19[24] => register19[24].IN1
register19[25] => register19[25].IN1
register19[26] => register19[26].IN1
register19[27] => register19[27].IN1
register19[28] => register19[28].IN1
register19[29] => register19[29].IN1
register19[30] => register19[30].IN1
register19[31] => register19[31].IN1
register20[0] => register20[0].IN1
register20[1] => register20[1].IN1
register20[2] => register20[2].IN1
register20[3] => register20[3].IN1
register20[4] => register20[4].IN1
register20[5] => register20[5].IN1
register20[6] => register20[6].IN1
register20[7] => register20[7].IN1
register20[8] => register20[8].IN1
register20[9] => register20[9].IN1
register20[10] => register20[10].IN1
register20[11] => register20[11].IN1
register20[12] => register20[12].IN1
register20[13] => register20[13].IN1
register20[14] => register20[14].IN1
register20[15] => register20[15].IN1
register20[16] => register20[16].IN1
register20[17] => register20[17].IN1
register20[18] => register20[18].IN1
register20[19] => register20[19].IN1
register20[20] => register20[20].IN1
register20[21] => register20[21].IN1
register20[22] => register20[22].IN1
register20[23] => register20[23].IN1
register20[24] => register20[24].IN1
register20[25] => register20[25].IN1
register20[26] => register20[26].IN1
register20[27] => register20[27].IN1
register20[28] => register20[28].IN1
register20[29] => register20[29].IN1
register20[30] => register20[30].IN1
register20[31] => register20[31].IN1
register21[0] => register21[0].IN1
register21[1] => register21[1].IN1
register21[2] => register21[2].IN1
register21[3] => register21[3].IN1
register21[4] => register21[4].IN1
register21[5] => register21[5].IN1
register21[6] => register21[6].IN1
register21[7] => register21[7].IN1
register21[8] => register21[8].IN1
register21[9] => register21[9].IN1
register21[10] => register21[10].IN1
register21[11] => register21[11].IN1
register21[12] => register21[12].IN1
register21[13] => register21[13].IN1
register21[14] => register21[14].IN1
register21[15] => register21[15].IN1
register21[16] => register21[16].IN1
register21[17] => register21[17].IN1
register21[18] => register21[18].IN1
register21[19] => register21[19].IN1
register21[20] => register21[20].IN1
register21[21] => register21[21].IN1
register21[22] => register21[22].IN1
register21[23] => register21[23].IN1
register21[24] => register21[24].IN1
register21[25] => register21[25].IN1
register21[26] => register21[26].IN1
register21[27] => register21[27].IN1
register21[28] => register21[28].IN1
register21[29] => register21[29].IN1
register21[30] => register21[30].IN1
register21[31] => register21[31].IN1
register22[0] => register22[0].IN1
register22[1] => register22[1].IN1
register22[2] => register22[2].IN1
register22[3] => register22[3].IN1
register22[4] => register22[4].IN1
register22[5] => register22[5].IN1
register22[6] => register22[6].IN1
register22[7] => register22[7].IN1
register22[8] => register22[8].IN1
register22[9] => register22[9].IN1
register22[10] => register22[10].IN1
register22[11] => register22[11].IN1
register22[12] => register22[12].IN1
register22[13] => register22[13].IN1
register22[14] => register22[14].IN1
register22[15] => register22[15].IN1
register22[16] => register22[16].IN1
register22[17] => register22[17].IN1
register22[18] => register22[18].IN1
register22[19] => register22[19].IN1
register22[20] => register22[20].IN1
register22[21] => register22[21].IN1
register22[22] => register22[22].IN1
register22[23] => register22[23].IN1
register22[24] => register22[24].IN1
register22[25] => register22[25].IN1
register22[26] => register22[26].IN1
register22[27] => register22[27].IN1
register22[28] => register22[28].IN1
register22[29] => register22[29].IN1
register22[30] => register22[30].IN1
register22[31] => register22[31].IN1
register23[0] => register23[0].IN1
register23[1] => register23[1].IN1
register23[2] => register23[2].IN1
register23[3] => register23[3].IN1
register23[4] => register23[4].IN1
register23[5] => register23[5].IN1
register23[6] => register23[6].IN1
register23[7] => register23[7].IN1
register23[8] => register23[8].IN1
register23[9] => register23[9].IN1
register23[10] => register23[10].IN1
register23[11] => register23[11].IN1
register23[12] => register23[12].IN1
register23[13] => register23[13].IN1
register23[14] => register23[14].IN1
register23[15] => register23[15].IN1
register23[16] => register23[16].IN1
register23[17] => register23[17].IN1
register23[18] => register23[18].IN1
register23[19] => register23[19].IN1
register23[20] => register23[20].IN1
register23[21] => register23[21].IN1
register23[22] => register23[22].IN1
register23[23] => register23[23].IN1
register23[24] => register23[24].IN1
register23[25] => register23[25].IN1
register23[26] => register23[26].IN1
register23[27] => register23[27].IN1
register23[28] => register23[28].IN1
register23[29] => register23[29].IN1
register23[30] => register23[30].IN1
register23[31] => register23[31].IN1
register24[0] => register24[0].IN1
register24[1] => register24[1].IN1
register24[2] => register24[2].IN1
register24[3] => register24[3].IN1
register24[4] => register24[4].IN1
register24[5] => register24[5].IN1
register24[6] => register24[6].IN1
register24[7] => register24[7].IN1
register24[8] => register24[8].IN1
register24[9] => register24[9].IN1
register24[10] => register24[10].IN1
register24[11] => register24[11].IN1
register24[12] => register24[12].IN1
register24[13] => register24[13].IN1
register24[14] => register24[14].IN1
register24[15] => register24[15].IN1
register24[16] => register24[16].IN1
register24[17] => register24[17].IN1
register24[18] => register24[18].IN1
register24[19] => register24[19].IN1
register24[20] => register24[20].IN1
register24[21] => register24[21].IN1
register24[22] => register24[22].IN1
register24[23] => register24[23].IN1
register24[24] => register24[24].IN1
register24[25] => register24[25].IN1
register24[26] => register24[26].IN1
register24[27] => register24[27].IN1
register24[28] => register24[28].IN1
register24[29] => register24[29].IN1
register24[30] => register24[30].IN1
register24[31] => register24[31].IN1
register25[0] => register25[0].IN1
register25[1] => register25[1].IN1
register25[2] => register25[2].IN1
register25[3] => register25[3].IN1
register25[4] => register25[4].IN1
register25[5] => register25[5].IN1
register25[6] => register25[6].IN1
register25[7] => register25[7].IN1
register25[8] => register25[8].IN1
register25[9] => register25[9].IN1
register25[10] => register25[10].IN1
register25[11] => register25[11].IN1
register25[12] => register25[12].IN1
register25[13] => register25[13].IN1
register25[14] => register25[14].IN1
register25[15] => register25[15].IN1
register25[16] => register25[16].IN1
register25[17] => register25[17].IN1
register25[18] => register25[18].IN1
register25[19] => register25[19].IN1
register25[20] => register25[20].IN1
register25[21] => register25[21].IN1
register25[22] => register25[22].IN1
register25[23] => register25[23].IN1
register25[24] => register25[24].IN1
register25[25] => register25[25].IN1
register25[26] => register25[26].IN1
register25[27] => register25[27].IN1
register25[28] => register25[28].IN1
register25[29] => register25[29].IN1
register25[30] => register25[30].IN1
register25[31] => register25[31].IN1
register26[0] => register26[0].IN1
register26[1] => register26[1].IN1
register26[2] => register26[2].IN1
register26[3] => register26[3].IN1
register26[4] => register26[4].IN1
register26[5] => register26[5].IN1
register26[6] => register26[6].IN1
register26[7] => register26[7].IN1
register26[8] => register26[8].IN1
register26[9] => register26[9].IN1
register26[10] => register26[10].IN1
register26[11] => register26[11].IN1
register26[12] => register26[12].IN1
register26[13] => register26[13].IN1
register26[14] => register26[14].IN1
register26[15] => register26[15].IN1
register26[16] => register26[16].IN1
register26[17] => register26[17].IN1
register26[18] => register26[18].IN1
register26[19] => register26[19].IN1
register26[20] => register26[20].IN1
register26[21] => register26[21].IN1
register26[22] => register26[22].IN1
register26[23] => register26[23].IN1
register26[24] => register26[24].IN1
register26[25] => register26[25].IN1
register26[26] => register26[26].IN1
register26[27] => register26[27].IN1
register26[28] => register26[28].IN1
register26[29] => register26[29].IN1
register26[30] => register26[30].IN1
register26[31] => register26[31].IN1
register27[0] => register27[0].IN1
register27[1] => register27[1].IN1
register27[2] => register27[2].IN1
register27[3] => register27[3].IN1
register27[4] => register27[4].IN1
register27[5] => register27[5].IN1
register27[6] => register27[6].IN1
register27[7] => register27[7].IN1
register27[8] => register27[8].IN1
register27[9] => register27[9].IN1
register27[10] => register27[10].IN1
register27[11] => register27[11].IN1
register27[12] => register27[12].IN1
register27[13] => register27[13].IN1
register27[14] => register27[14].IN1
register27[15] => register27[15].IN1
register27[16] => register27[16].IN1
register27[17] => register27[17].IN1
register27[18] => register27[18].IN1
register27[19] => register27[19].IN1
register27[20] => register27[20].IN1
register27[21] => register27[21].IN1
register27[22] => register27[22].IN1
register27[23] => register27[23].IN1
register27[24] => register27[24].IN1
register27[25] => register27[25].IN1
register27[26] => register27[26].IN1
register27[27] => register27[27].IN1
register27[28] => register27[28].IN1
register27[29] => register27[29].IN1
register27[30] => register27[30].IN1
register27[31] => register27[31].IN1
register28[0] => register28[0].IN1
register28[1] => register28[1].IN1
register28[2] => register28[2].IN1
register28[3] => register28[3].IN1
register28[4] => register28[4].IN1
register28[5] => register28[5].IN1
register28[6] => register28[6].IN1
register28[7] => register28[7].IN1
register28[8] => register28[8].IN1
register28[9] => register28[9].IN1
register28[10] => register28[10].IN1
register28[11] => register28[11].IN1
register28[12] => register28[12].IN1
register28[13] => register28[13].IN1
register28[14] => register28[14].IN1
register28[15] => register28[15].IN1
register28[16] => register28[16].IN1
register28[17] => register28[17].IN1
register28[18] => register28[18].IN1
register28[19] => register28[19].IN1
register28[20] => register28[20].IN1
register28[21] => register28[21].IN1
register28[22] => register28[22].IN1
register28[23] => register28[23].IN1
register28[24] => register28[24].IN1
register28[25] => register28[25].IN1
register28[26] => register28[26].IN1
register28[27] => register28[27].IN1
register28[28] => register28[28].IN1
register28[29] => register28[29].IN1
register28[30] => register28[30].IN1
register28[31] => register28[31].IN1
register29[0] => register29[0].IN1
register29[1] => register29[1].IN1
register29[2] => register29[2].IN1
register29[3] => register29[3].IN1
register29[4] => register29[4].IN1
register29[5] => register29[5].IN1
register29[6] => register29[6].IN1
register29[7] => register29[7].IN1
register29[8] => register29[8].IN1
register29[9] => register29[9].IN1
register29[10] => register29[10].IN1
register29[11] => register29[11].IN1
register29[12] => register29[12].IN1
register29[13] => register29[13].IN1
register29[14] => register29[14].IN1
register29[15] => register29[15].IN1
register29[16] => register29[16].IN1
register29[17] => register29[17].IN1
register29[18] => register29[18].IN1
register29[19] => register29[19].IN1
register29[20] => register29[20].IN1
register29[21] => register29[21].IN1
register29[22] => register29[22].IN1
register29[23] => register29[23].IN1
register29[24] => register29[24].IN1
register29[25] => register29[25].IN1
register29[26] => register29[26].IN1
register29[27] => register29[27].IN1
register29[28] => register29[28].IN1
register29[29] => register29[29].IN1
register29[30] => register29[30].IN1
register29[31] => register29[31].IN1
register30[0] => register30[0].IN1
register30[1] => register30[1].IN1
register30[2] => register30[2].IN1
register30[3] => register30[3].IN1
register30[4] => register30[4].IN1
register30[5] => register30[5].IN1
register30[6] => register30[6].IN1
register30[7] => register30[7].IN1
register30[8] => register30[8].IN1
register30[9] => register30[9].IN1
register30[10] => register30[10].IN1
register30[11] => register30[11].IN1
register30[12] => register30[12].IN1
register30[13] => register30[13].IN1
register30[14] => register30[14].IN1
register30[15] => register30[15].IN1
register30[16] => register30[16].IN1
register30[17] => register30[17].IN1
register30[18] => register30[18].IN1
register30[19] => register30[19].IN1
register30[20] => register30[20].IN1
register30[21] => register30[21].IN1
register30[22] => register30[22].IN1
register30[23] => register30[23].IN1
register30[24] => register30[24].IN1
register30[25] => register30[25].IN1
register30[26] => register30[26].IN1
register30[27] => register30[27].IN1
register30[28] => register30[28].IN1
register30[29] => register30[29].IN1
register30[30] => register30[30].IN1
register30[31] => register30[31].IN1
register31[0] => register31[0].IN1
register31[1] => register31[1].IN1
register31[2] => register31[2].IN1
register31[3] => register31[3].IN1
register31[4] => register31[4].IN1
register31[5] => register31[5].IN1
register31[6] => register31[6].IN1
register31[7] => register31[7].IN1
register31[8] => register31[8].IN1
register31[9] => register31[9].IN1
register31[10] => register31[10].IN1
register31[11] => register31[11].IN1
register31[12] => register31[12].IN1
register31[13] => register31[13].IN1
register31[14] => register31[14].IN1
register31[15] => register31[15].IN1
register31[16] => register31[16].IN1
register31[17] => register31[17].IN1
register31[18] => register31[18].IN1
register31[19] => register31[19].IN1
register31[20] => register31[20].IN1
register31[21] => register31[21].IN1
register31[22] => register31[22].IN1
register31[23] => register31[23].IN1
register31[24] => register31[24].IN1
register31[25] => register31[25].IN1
register31[26] => register31[26].IN1
register31[27] => register31[27].IN1
register31[28] => register31[28].IN1
register31[29] => register31[29].IN1
register31[30] => register31[30].IN1
register31[31] => register31[31].IN1
register_out[0] <= mux_four:mux_results.port6
register_out[1] <= mux_four:mux_results.port6
register_out[2] <= mux_four:mux_results.port6
register_out[3] <= mux_four:mux_results.port6
register_out[4] <= mux_four:mux_results.port6
register_out[5] <= mux_four:mux_results.port6
register_out[6] <= mux_four:mux_results.port6
register_out[7] <= mux_four:mux_results.port6
register_out[8] <= mux_four:mux_results.port6
register_out[9] <= mux_four:mux_results.port6
register_out[10] <= mux_four:mux_results.port6
register_out[11] <= mux_four:mux_results.port6
register_out[12] <= mux_four:mux_results.port6
register_out[13] <= mux_four:mux_results.port6
register_out[14] <= mux_four:mux_results.port6
register_out[15] <= mux_four:mux_results.port6
register_out[16] <= mux_four:mux_results.port6
register_out[17] <= mux_four:mux_results.port6
register_out[18] <= mux_four:mux_results.port6
register_out[19] <= mux_four:mux_results.port6
register_out[20] <= mux_four:mux_results.port6
register_out[21] <= mux_four:mux_results.port6
register_out[22] <= mux_four:mux_results.port6
register_out[23] <= mux_four:mux_results.port6
register_out[24] <= mux_four:mux_results.port6
register_out[25] <= mux_four:mux_results.port6
register_out[26] <= mux_four:mux_results.port6
register_out[27] <= mux_four:mux_results.port6
register_out[28] <= mux_four:mux_results.port6
register_out[29] <= mux_four:mux_results.port6
register_out[30] <= mux_four:mux_results.port6
register_out[31] <= mux_four:mux_results.port6


|skeleton|regfile:my_regfile|mux_thirtytwo:muxA|mux_eight:mux_eight_zero
three_bit_select[0] => two_of_three_bit_select[0].IN2
three_bit_select[1] => two_of_three_bit_select[1].IN2
three_bit_select[2] => register_out.OUTPUTSELECT
three_bit_select[2] => register_out.OUTPUTSELECT
three_bit_select[2] => register_out.OUTPUTSELECT
three_bit_select[2] => register_out.OUTPUTSELECT
three_bit_select[2] => register_out.OUTPUTSELECT
three_bit_select[2] => register_out.OUTPUTSELECT
three_bit_select[2] => register_out.OUTPUTSELECT
three_bit_select[2] => register_out.OUTPUTSELECT
three_bit_select[2] => register_out.OUTPUTSELECT
three_bit_select[2] => register_out.OUTPUTSELECT
three_bit_select[2] => register_out.OUTPUTSELECT
three_bit_select[2] => register_out.OUTPUTSELECT
three_bit_select[2] => register_out.OUTPUTSELECT
three_bit_select[2] => register_out.OUTPUTSELECT
three_bit_select[2] => register_out.OUTPUTSELECT
three_bit_select[2] => register_out.OUTPUTSELECT
three_bit_select[2] => register_out.OUTPUTSELECT
three_bit_select[2] => register_out.OUTPUTSELECT
three_bit_select[2] => register_out.OUTPUTSELECT
three_bit_select[2] => register_out.OUTPUTSELECT
three_bit_select[2] => register_out.OUTPUTSELECT
three_bit_select[2] => register_out.OUTPUTSELECT
three_bit_select[2] => register_out.OUTPUTSELECT
three_bit_select[2] => register_out.OUTPUTSELECT
three_bit_select[2] => register_out.OUTPUTSELECT
three_bit_select[2] => register_out.OUTPUTSELECT
three_bit_select[2] => register_out.OUTPUTSELECT
three_bit_select[2] => register_out.OUTPUTSELECT
three_bit_select[2] => register_out.OUTPUTSELECT
three_bit_select[2] => register_out.OUTPUTSELECT
three_bit_select[2] => register_out.OUTPUTSELECT
three_bit_select[2] => register_out.OUTPUTSELECT
register0[0] => register0[0].IN1
register0[1] => register0[1].IN1
register0[2] => register0[2].IN1
register0[3] => register0[3].IN1
register0[4] => register0[4].IN1
register0[5] => register0[5].IN1
register0[6] => register0[6].IN1
register0[7] => register0[7].IN1
register0[8] => register0[8].IN1
register0[9] => register0[9].IN1
register0[10] => register0[10].IN1
register0[11] => register0[11].IN1
register0[12] => register0[12].IN1
register0[13] => register0[13].IN1
register0[14] => register0[14].IN1
register0[15] => register0[15].IN1
register0[16] => register0[16].IN1
register0[17] => register0[17].IN1
register0[18] => register0[18].IN1
register0[19] => register0[19].IN1
register0[20] => register0[20].IN1
register0[21] => register0[21].IN1
register0[22] => register0[22].IN1
register0[23] => register0[23].IN1
register0[24] => register0[24].IN1
register0[25] => register0[25].IN1
register0[26] => register0[26].IN1
register0[27] => register0[27].IN1
register0[28] => register0[28].IN1
register0[29] => register0[29].IN1
register0[30] => register0[30].IN1
register0[31] => register0[31].IN1
register1[0] => register1[0].IN1
register1[1] => register1[1].IN1
register1[2] => register1[2].IN1
register1[3] => register1[3].IN1
register1[4] => register1[4].IN1
register1[5] => register1[5].IN1
register1[6] => register1[6].IN1
register1[7] => register1[7].IN1
register1[8] => register1[8].IN1
register1[9] => register1[9].IN1
register1[10] => register1[10].IN1
register1[11] => register1[11].IN1
register1[12] => register1[12].IN1
register1[13] => register1[13].IN1
register1[14] => register1[14].IN1
register1[15] => register1[15].IN1
register1[16] => register1[16].IN1
register1[17] => register1[17].IN1
register1[18] => register1[18].IN1
register1[19] => register1[19].IN1
register1[20] => register1[20].IN1
register1[21] => register1[21].IN1
register1[22] => register1[22].IN1
register1[23] => register1[23].IN1
register1[24] => register1[24].IN1
register1[25] => register1[25].IN1
register1[26] => register1[26].IN1
register1[27] => register1[27].IN1
register1[28] => register1[28].IN1
register1[29] => register1[29].IN1
register1[30] => register1[30].IN1
register1[31] => register1[31].IN1
register2[0] => register2[0].IN1
register2[1] => register2[1].IN1
register2[2] => register2[2].IN1
register2[3] => register2[3].IN1
register2[4] => register2[4].IN1
register2[5] => register2[5].IN1
register2[6] => register2[6].IN1
register2[7] => register2[7].IN1
register2[8] => register2[8].IN1
register2[9] => register2[9].IN1
register2[10] => register2[10].IN1
register2[11] => register2[11].IN1
register2[12] => register2[12].IN1
register2[13] => register2[13].IN1
register2[14] => register2[14].IN1
register2[15] => register2[15].IN1
register2[16] => register2[16].IN1
register2[17] => register2[17].IN1
register2[18] => register2[18].IN1
register2[19] => register2[19].IN1
register2[20] => register2[20].IN1
register2[21] => register2[21].IN1
register2[22] => register2[22].IN1
register2[23] => register2[23].IN1
register2[24] => register2[24].IN1
register2[25] => register2[25].IN1
register2[26] => register2[26].IN1
register2[27] => register2[27].IN1
register2[28] => register2[28].IN1
register2[29] => register2[29].IN1
register2[30] => register2[30].IN1
register2[31] => register2[31].IN1
register3[0] => register3[0].IN1
register3[1] => register3[1].IN1
register3[2] => register3[2].IN1
register3[3] => register3[3].IN1
register3[4] => register3[4].IN1
register3[5] => register3[5].IN1
register3[6] => register3[6].IN1
register3[7] => register3[7].IN1
register3[8] => register3[8].IN1
register3[9] => register3[9].IN1
register3[10] => register3[10].IN1
register3[11] => register3[11].IN1
register3[12] => register3[12].IN1
register3[13] => register3[13].IN1
register3[14] => register3[14].IN1
register3[15] => register3[15].IN1
register3[16] => register3[16].IN1
register3[17] => register3[17].IN1
register3[18] => register3[18].IN1
register3[19] => register3[19].IN1
register3[20] => register3[20].IN1
register3[21] => register3[21].IN1
register3[22] => register3[22].IN1
register3[23] => register3[23].IN1
register3[24] => register3[24].IN1
register3[25] => register3[25].IN1
register3[26] => register3[26].IN1
register3[27] => register3[27].IN1
register3[28] => register3[28].IN1
register3[29] => register3[29].IN1
register3[30] => register3[30].IN1
register3[31] => register3[31].IN1
register4[0] => register4[0].IN1
register4[1] => register4[1].IN1
register4[2] => register4[2].IN1
register4[3] => register4[3].IN1
register4[4] => register4[4].IN1
register4[5] => register4[5].IN1
register4[6] => register4[6].IN1
register4[7] => register4[7].IN1
register4[8] => register4[8].IN1
register4[9] => register4[9].IN1
register4[10] => register4[10].IN1
register4[11] => register4[11].IN1
register4[12] => register4[12].IN1
register4[13] => register4[13].IN1
register4[14] => register4[14].IN1
register4[15] => register4[15].IN1
register4[16] => register4[16].IN1
register4[17] => register4[17].IN1
register4[18] => register4[18].IN1
register4[19] => register4[19].IN1
register4[20] => register4[20].IN1
register4[21] => register4[21].IN1
register4[22] => register4[22].IN1
register4[23] => register4[23].IN1
register4[24] => register4[24].IN1
register4[25] => register4[25].IN1
register4[26] => register4[26].IN1
register4[27] => register4[27].IN1
register4[28] => register4[28].IN1
register4[29] => register4[29].IN1
register4[30] => register4[30].IN1
register4[31] => register4[31].IN1
register5[0] => register5[0].IN1
register5[1] => register5[1].IN1
register5[2] => register5[2].IN1
register5[3] => register5[3].IN1
register5[4] => register5[4].IN1
register5[5] => register5[5].IN1
register5[6] => register5[6].IN1
register5[7] => register5[7].IN1
register5[8] => register5[8].IN1
register5[9] => register5[9].IN1
register5[10] => register5[10].IN1
register5[11] => register5[11].IN1
register5[12] => register5[12].IN1
register5[13] => register5[13].IN1
register5[14] => register5[14].IN1
register5[15] => register5[15].IN1
register5[16] => register5[16].IN1
register5[17] => register5[17].IN1
register5[18] => register5[18].IN1
register5[19] => register5[19].IN1
register5[20] => register5[20].IN1
register5[21] => register5[21].IN1
register5[22] => register5[22].IN1
register5[23] => register5[23].IN1
register5[24] => register5[24].IN1
register5[25] => register5[25].IN1
register5[26] => register5[26].IN1
register5[27] => register5[27].IN1
register5[28] => register5[28].IN1
register5[29] => register5[29].IN1
register5[30] => register5[30].IN1
register5[31] => register5[31].IN1
register6[0] => register6[0].IN1
register6[1] => register6[1].IN1
register6[2] => register6[2].IN1
register6[3] => register6[3].IN1
register6[4] => register6[4].IN1
register6[5] => register6[5].IN1
register6[6] => register6[6].IN1
register6[7] => register6[7].IN1
register6[8] => register6[8].IN1
register6[9] => register6[9].IN1
register6[10] => register6[10].IN1
register6[11] => register6[11].IN1
register6[12] => register6[12].IN1
register6[13] => register6[13].IN1
register6[14] => register6[14].IN1
register6[15] => register6[15].IN1
register6[16] => register6[16].IN1
register6[17] => register6[17].IN1
register6[18] => register6[18].IN1
register6[19] => register6[19].IN1
register6[20] => register6[20].IN1
register6[21] => register6[21].IN1
register6[22] => register6[22].IN1
register6[23] => register6[23].IN1
register6[24] => register6[24].IN1
register6[25] => register6[25].IN1
register6[26] => register6[26].IN1
register6[27] => register6[27].IN1
register6[28] => register6[28].IN1
register6[29] => register6[29].IN1
register6[30] => register6[30].IN1
register6[31] => register6[31].IN1
register7[0] => register7[0].IN1
register7[1] => register7[1].IN1
register7[2] => register7[2].IN1
register7[3] => register7[3].IN1
register7[4] => register7[4].IN1
register7[5] => register7[5].IN1
register7[6] => register7[6].IN1
register7[7] => register7[7].IN1
register7[8] => register7[8].IN1
register7[9] => register7[9].IN1
register7[10] => register7[10].IN1
register7[11] => register7[11].IN1
register7[12] => register7[12].IN1
register7[13] => register7[13].IN1
register7[14] => register7[14].IN1
register7[15] => register7[15].IN1
register7[16] => register7[16].IN1
register7[17] => register7[17].IN1
register7[18] => register7[18].IN1
register7[19] => register7[19].IN1
register7[20] => register7[20].IN1
register7[21] => register7[21].IN1
register7[22] => register7[22].IN1
register7[23] => register7[23].IN1
register7[24] => register7[24].IN1
register7[25] => register7[25].IN1
register7[26] => register7[26].IN1
register7[27] => register7[27].IN1
register7[28] => register7[28].IN1
register7[29] => register7[29].IN1
register7[30] => register7[30].IN1
register7[31] => register7[31].IN1
register_out[0] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[1] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[2] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[3] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[4] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[5] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[6] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[7] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[8] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[9] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[10] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[11] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[12] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[13] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[14] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[15] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[16] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[17] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[18] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[19] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[20] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[21] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[22] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[23] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[24] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[25] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[26] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[27] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[28] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[29] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[30] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[31] <= register_out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|regfile:my_regfile|mux_thirtytwo:muxA|mux_eight:mux_eight_zero|mux_four:mux_four_zero
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
low_bit_select => bracket0[31].OUTPUTSELECT
low_bit_select => bracket0[30].OUTPUTSELECT
low_bit_select => bracket0[29].OUTPUTSELECT
low_bit_select => bracket0[28].OUTPUTSELECT
low_bit_select => bracket0[27].OUTPUTSELECT
low_bit_select => bracket0[26].OUTPUTSELECT
low_bit_select => bracket0[25].OUTPUTSELECT
low_bit_select => bracket0[24].OUTPUTSELECT
low_bit_select => bracket0[23].OUTPUTSELECT
low_bit_select => bracket0[22].OUTPUTSELECT
low_bit_select => bracket0[21].OUTPUTSELECT
low_bit_select => bracket0[20].OUTPUTSELECT
low_bit_select => bracket0[19].OUTPUTSELECT
low_bit_select => bracket0[18].OUTPUTSELECT
low_bit_select => bracket0[17].OUTPUTSELECT
low_bit_select => bracket0[16].OUTPUTSELECT
low_bit_select => bracket0[15].OUTPUTSELECT
low_bit_select => bracket0[14].OUTPUTSELECT
low_bit_select => bracket0[13].OUTPUTSELECT
low_bit_select => bracket0[12].OUTPUTSELECT
low_bit_select => bracket0[11].OUTPUTSELECT
low_bit_select => bracket0[10].OUTPUTSELECT
low_bit_select => bracket0[9].OUTPUTSELECT
low_bit_select => bracket0[8].OUTPUTSELECT
low_bit_select => bracket0[7].OUTPUTSELECT
low_bit_select => bracket0[6].OUTPUTSELECT
low_bit_select => bracket0[5].OUTPUTSELECT
low_bit_select => bracket0[4].OUTPUTSELECT
low_bit_select => bracket0[3].OUTPUTSELECT
low_bit_select => bracket0[2].OUTPUTSELECT
low_bit_select => bracket0[1].OUTPUTSELECT
low_bit_select => bracket0[0].OUTPUTSELECT
low_bit_select => bracket1[31].OUTPUTSELECT
low_bit_select => bracket1[30].OUTPUTSELECT
low_bit_select => bracket1[29].OUTPUTSELECT
low_bit_select => bracket1[28].OUTPUTSELECT
low_bit_select => bracket1[27].OUTPUTSELECT
low_bit_select => bracket1[26].OUTPUTSELECT
low_bit_select => bracket1[25].OUTPUTSELECT
low_bit_select => bracket1[24].OUTPUTSELECT
low_bit_select => bracket1[23].OUTPUTSELECT
low_bit_select => bracket1[22].OUTPUTSELECT
low_bit_select => bracket1[21].OUTPUTSELECT
low_bit_select => bracket1[20].OUTPUTSELECT
low_bit_select => bracket1[19].OUTPUTSELECT
low_bit_select => bracket1[18].OUTPUTSELECT
low_bit_select => bracket1[17].OUTPUTSELECT
low_bit_select => bracket1[16].OUTPUTSELECT
low_bit_select => bracket1[15].OUTPUTSELECT
low_bit_select => bracket1[14].OUTPUTSELECT
low_bit_select => bracket1[13].OUTPUTSELECT
low_bit_select => bracket1[12].OUTPUTSELECT
low_bit_select => bracket1[11].OUTPUTSELECT
low_bit_select => bracket1[10].OUTPUTSELECT
low_bit_select => bracket1[9].OUTPUTSELECT
low_bit_select => bracket1[8].OUTPUTSELECT
low_bit_select => bracket1[7].OUTPUTSELECT
low_bit_select => bracket1[6].OUTPUTSELECT
low_bit_select => bracket1[5].OUTPUTSELECT
low_bit_select => bracket1[4].OUTPUTSELECT
low_bit_select => bracket1[3].OUTPUTSELECT
low_bit_select => bracket1[2].OUTPUTSELECT
low_bit_select => bracket1[1].OUTPUTSELECT
low_bit_select => bracket1[0].OUTPUTSELECT
register0[0] => bracket0[0].DATAA
register0[1] => bracket0[1].DATAA
register0[2] => bracket0[2].DATAA
register0[3] => bracket0[3].DATAA
register0[4] => bracket0[4].DATAA
register0[5] => bracket0[5].DATAA
register0[6] => bracket0[6].DATAA
register0[7] => bracket0[7].DATAA
register0[8] => bracket0[8].DATAA
register0[9] => bracket0[9].DATAA
register0[10] => bracket0[10].DATAA
register0[11] => bracket0[11].DATAA
register0[12] => bracket0[12].DATAA
register0[13] => bracket0[13].DATAA
register0[14] => bracket0[14].DATAA
register0[15] => bracket0[15].DATAA
register0[16] => bracket0[16].DATAA
register0[17] => bracket0[17].DATAA
register0[18] => bracket0[18].DATAA
register0[19] => bracket0[19].DATAA
register0[20] => bracket0[20].DATAA
register0[21] => bracket0[21].DATAA
register0[22] => bracket0[22].DATAA
register0[23] => bracket0[23].DATAA
register0[24] => bracket0[24].DATAA
register0[25] => bracket0[25].DATAA
register0[26] => bracket0[26].DATAA
register0[27] => bracket0[27].DATAA
register0[28] => bracket0[28].DATAA
register0[29] => bracket0[29].DATAA
register0[30] => bracket0[30].DATAA
register0[31] => bracket0[31].DATAA
register1[0] => bracket0[0].DATAB
register1[1] => bracket0[1].DATAB
register1[2] => bracket0[2].DATAB
register1[3] => bracket0[3].DATAB
register1[4] => bracket0[4].DATAB
register1[5] => bracket0[5].DATAB
register1[6] => bracket0[6].DATAB
register1[7] => bracket0[7].DATAB
register1[8] => bracket0[8].DATAB
register1[9] => bracket0[9].DATAB
register1[10] => bracket0[10].DATAB
register1[11] => bracket0[11].DATAB
register1[12] => bracket0[12].DATAB
register1[13] => bracket0[13].DATAB
register1[14] => bracket0[14].DATAB
register1[15] => bracket0[15].DATAB
register1[16] => bracket0[16].DATAB
register1[17] => bracket0[17].DATAB
register1[18] => bracket0[18].DATAB
register1[19] => bracket0[19].DATAB
register1[20] => bracket0[20].DATAB
register1[21] => bracket0[21].DATAB
register1[22] => bracket0[22].DATAB
register1[23] => bracket0[23].DATAB
register1[24] => bracket0[24].DATAB
register1[25] => bracket0[25].DATAB
register1[26] => bracket0[26].DATAB
register1[27] => bracket0[27].DATAB
register1[28] => bracket0[28].DATAB
register1[29] => bracket0[29].DATAB
register1[30] => bracket0[30].DATAB
register1[31] => bracket0[31].DATAB
register2[0] => bracket1[0].DATAA
register2[1] => bracket1[1].DATAA
register2[2] => bracket1[2].DATAA
register2[3] => bracket1[3].DATAA
register2[4] => bracket1[4].DATAA
register2[5] => bracket1[5].DATAA
register2[6] => bracket1[6].DATAA
register2[7] => bracket1[7].DATAA
register2[8] => bracket1[8].DATAA
register2[9] => bracket1[9].DATAA
register2[10] => bracket1[10].DATAA
register2[11] => bracket1[11].DATAA
register2[12] => bracket1[12].DATAA
register2[13] => bracket1[13].DATAA
register2[14] => bracket1[14].DATAA
register2[15] => bracket1[15].DATAA
register2[16] => bracket1[16].DATAA
register2[17] => bracket1[17].DATAA
register2[18] => bracket1[18].DATAA
register2[19] => bracket1[19].DATAA
register2[20] => bracket1[20].DATAA
register2[21] => bracket1[21].DATAA
register2[22] => bracket1[22].DATAA
register2[23] => bracket1[23].DATAA
register2[24] => bracket1[24].DATAA
register2[25] => bracket1[25].DATAA
register2[26] => bracket1[26].DATAA
register2[27] => bracket1[27].DATAA
register2[28] => bracket1[28].DATAA
register2[29] => bracket1[29].DATAA
register2[30] => bracket1[30].DATAA
register2[31] => bracket1[31].DATAA
register3[0] => bracket1[0].DATAB
register3[1] => bracket1[1].DATAB
register3[2] => bracket1[2].DATAB
register3[3] => bracket1[3].DATAB
register3[4] => bracket1[4].DATAB
register3[5] => bracket1[5].DATAB
register3[6] => bracket1[6].DATAB
register3[7] => bracket1[7].DATAB
register3[8] => bracket1[8].DATAB
register3[9] => bracket1[9].DATAB
register3[10] => bracket1[10].DATAB
register3[11] => bracket1[11].DATAB
register3[12] => bracket1[12].DATAB
register3[13] => bracket1[13].DATAB
register3[14] => bracket1[14].DATAB
register3[15] => bracket1[15].DATAB
register3[16] => bracket1[16].DATAB
register3[17] => bracket1[17].DATAB
register3[18] => bracket1[18].DATAB
register3[19] => bracket1[19].DATAB
register3[20] => bracket1[20].DATAB
register3[21] => bracket1[21].DATAB
register3[22] => bracket1[22].DATAB
register3[23] => bracket1[23].DATAB
register3[24] => bracket1[24].DATAB
register3[25] => bracket1[25].DATAB
register3[26] => bracket1[26].DATAB
register3[27] => bracket1[27].DATAB
register3[28] => bracket1[28].DATAB
register3[29] => bracket1[29].DATAB
register3[30] => bracket1[30].DATAB
register3[31] => bracket1[31].DATAB
register_out[0] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[1] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[2] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[3] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[4] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[5] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[6] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[7] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[8] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[9] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[10] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[11] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[12] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[13] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[14] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[15] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[16] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[17] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[18] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[19] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[20] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[21] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[22] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[23] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[24] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[25] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[26] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[27] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[28] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[29] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[30] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[31] <= register_out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|regfile:my_regfile|mux_thirtytwo:muxA|mux_eight:mux_eight_zero|mux_four:mux_four_one
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
low_bit_select => bracket0[31].OUTPUTSELECT
low_bit_select => bracket0[30].OUTPUTSELECT
low_bit_select => bracket0[29].OUTPUTSELECT
low_bit_select => bracket0[28].OUTPUTSELECT
low_bit_select => bracket0[27].OUTPUTSELECT
low_bit_select => bracket0[26].OUTPUTSELECT
low_bit_select => bracket0[25].OUTPUTSELECT
low_bit_select => bracket0[24].OUTPUTSELECT
low_bit_select => bracket0[23].OUTPUTSELECT
low_bit_select => bracket0[22].OUTPUTSELECT
low_bit_select => bracket0[21].OUTPUTSELECT
low_bit_select => bracket0[20].OUTPUTSELECT
low_bit_select => bracket0[19].OUTPUTSELECT
low_bit_select => bracket0[18].OUTPUTSELECT
low_bit_select => bracket0[17].OUTPUTSELECT
low_bit_select => bracket0[16].OUTPUTSELECT
low_bit_select => bracket0[15].OUTPUTSELECT
low_bit_select => bracket0[14].OUTPUTSELECT
low_bit_select => bracket0[13].OUTPUTSELECT
low_bit_select => bracket0[12].OUTPUTSELECT
low_bit_select => bracket0[11].OUTPUTSELECT
low_bit_select => bracket0[10].OUTPUTSELECT
low_bit_select => bracket0[9].OUTPUTSELECT
low_bit_select => bracket0[8].OUTPUTSELECT
low_bit_select => bracket0[7].OUTPUTSELECT
low_bit_select => bracket0[6].OUTPUTSELECT
low_bit_select => bracket0[5].OUTPUTSELECT
low_bit_select => bracket0[4].OUTPUTSELECT
low_bit_select => bracket0[3].OUTPUTSELECT
low_bit_select => bracket0[2].OUTPUTSELECT
low_bit_select => bracket0[1].OUTPUTSELECT
low_bit_select => bracket0[0].OUTPUTSELECT
low_bit_select => bracket1[31].OUTPUTSELECT
low_bit_select => bracket1[30].OUTPUTSELECT
low_bit_select => bracket1[29].OUTPUTSELECT
low_bit_select => bracket1[28].OUTPUTSELECT
low_bit_select => bracket1[27].OUTPUTSELECT
low_bit_select => bracket1[26].OUTPUTSELECT
low_bit_select => bracket1[25].OUTPUTSELECT
low_bit_select => bracket1[24].OUTPUTSELECT
low_bit_select => bracket1[23].OUTPUTSELECT
low_bit_select => bracket1[22].OUTPUTSELECT
low_bit_select => bracket1[21].OUTPUTSELECT
low_bit_select => bracket1[20].OUTPUTSELECT
low_bit_select => bracket1[19].OUTPUTSELECT
low_bit_select => bracket1[18].OUTPUTSELECT
low_bit_select => bracket1[17].OUTPUTSELECT
low_bit_select => bracket1[16].OUTPUTSELECT
low_bit_select => bracket1[15].OUTPUTSELECT
low_bit_select => bracket1[14].OUTPUTSELECT
low_bit_select => bracket1[13].OUTPUTSELECT
low_bit_select => bracket1[12].OUTPUTSELECT
low_bit_select => bracket1[11].OUTPUTSELECT
low_bit_select => bracket1[10].OUTPUTSELECT
low_bit_select => bracket1[9].OUTPUTSELECT
low_bit_select => bracket1[8].OUTPUTSELECT
low_bit_select => bracket1[7].OUTPUTSELECT
low_bit_select => bracket1[6].OUTPUTSELECT
low_bit_select => bracket1[5].OUTPUTSELECT
low_bit_select => bracket1[4].OUTPUTSELECT
low_bit_select => bracket1[3].OUTPUTSELECT
low_bit_select => bracket1[2].OUTPUTSELECT
low_bit_select => bracket1[1].OUTPUTSELECT
low_bit_select => bracket1[0].OUTPUTSELECT
register0[0] => bracket0[0].DATAA
register0[1] => bracket0[1].DATAA
register0[2] => bracket0[2].DATAA
register0[3] => bracket0[3].DATAA
register0[4] => bracket0[4].DATAA
register0[5] => bracket0[5].DATAA
register0[6] => bracket0[6].DATAA
register0[7] => bracket0[7].DATAA
register0[8] => bracket0[8].DATAA
register0[9] => bracket0[9].DATAA
register0[10] => bracket0[10].DATAA
register0[11] => bracket0[11].DATAA
register0[12] => bracket0[12].DATAA
register0[13] => bracket0[13].DATAA
register0[14] => bracket0[14].DATAA
register0[15] => bracket0[15].DATAA
register0[16] => bracket0[16].DATAA
register0[17] => bracket0[17].DATAA
register0[18] => bracket0[18].DATAA
register0[19] => bracket0[19].DATAA
register0[20] => bracket0[20].DATAA
register0[21] => bracket0[21].DATAA
register0[22] => bracket0[22].DATAA
register0[23] => bracket0[23].DATAA
register0[24] => bracket0[24].DATAA
register0[25] => bracket0[25].DATAA
register0[26] => bracket0[26].DATAA
register0[27] => bracket0[27].DATAA
register0[28] => bracket0[28].DATAA
register0[29] => bracket0[29].DATAA
register0[30] => bracket0[30].DATAA
register0[31] => bracket0[31].DATAA
register1[0] => bracket0[0].DATAB
register1[1] => bracket0[1].DATAB
register1[2] => bracket0[2].DATAB
register1[3] => bracket0[3].DATAB
register1[4] => bracket0[4].DATAB
register1[5] => bracket0[5].DATAB
register1[6] => bracket0[6].DATAB
register1[7] => bracket0[7].DATAB
register1[8] => bracket0[8].DATAB
register1[9] => bracket0[9].DATAB
register1[10] => bracket0[10].DATAB
register1[11] => bracket0[11].DATAB
register1[12] => bracket0[12].DATAB
register1[13] => bracket0[13].DATAB
register1[14] => bracket0[14].DATAB
register1[15] => bracket0[15].DATAB
register1[16] => bracket0[16].DATAB
register1[17] => bracket0[17].DATAB
register1[18] => bracket0[18].DATAB
register1[19] => bracket0[19].DATAB
register1[20] => bracket0[20].DATAB
register1[21] => bracket0[21].DATAB
register1[22] => bracket0[22].DATAB
register1[23] => bracket0[23].DATAB
register1[24] => bracket0[24].DATAB
register1[25] => bracket0[25].DATAB
register1[26] => bracket0[26].DATAB
register1[27] => bracket0[27].DATAB
register1[28] => bracket0[28].DATAB
register1[29] => bracket0[29].DATAB
register1[30] => bracket0[30].DATAB
register1[31] => bracket0[31].DATAB
register2[0] => bracket1[0].DATAA
register2[1] => bracket1[1].DATAA
register2[2] => bracket1[2].DATAA
register2[3] => bracket1[3].DATAA
register2[4] => bracket1[4].DATAA
register2[5] => bracket1[5].DATAA
register2[6] => bracket1[6].DATAA
register2[7] => bracket1[7].DATAA
register2[8] => bracket1[8].DATAA
register2[9] => bracket1[9].DATAA
register2[10] => bracket1[10].DATAA
register2[11] => bracket1[11].DATAA
register2[12] => bracket1[12].DATAA
register2[13] => bracket1[13].DATAA
register2[14] => bracket1[14].DATAA
register2[15] => bracket1[15].DATAA
register2[16] => bracket1[16].DATAA
register2[17] => bracket1[17].DATAA
register2[18] => bracket1[18].DATAA
register2[19] => bracket1[19].DATAA
register2[20] => bracket1[20].DATAA
register2[21] => bracket1[21].DATAA
register2[22] => bracket1[22].DATAA
register2[23] => bracket1[23].DATAA
register2[24] => bracket1[24].DATAA
register2[25] => bracket1[25].DATAA
register2[26] => bracket1[26].DATAA
register2[27] => bracket1[27].DATAA
register2[28] => bracket1[28].DATAA
register2[29] => bracket1[29].DATAA
register2[30] => bracket1[30].DATAA
register2[31] => bracket1[31].DATAA
register3[0] => bracket1[0].DATAB
register3[1] => bracket1[1].DATAB
register3[2] => bracket1[2].DATAB
register3[3] => bracket1[3].DATAB
register3[4] => bracket1[4].DATAB
register3[5] => bracket1[5].DATAB
register3[6] => bracket1[6].DATAB
register3[7] => bracket1[7].DATAB
register3[8] => bracket1[8].DATAB
register3[9] => bracket1[9].DATAB
register3[10] => bracket1[10].DATAB
register3[11] => bracket1[11].DATAB
register3[12] => bracket1[12].DATAB
register3[13] => bracket1[13].DATAB
register3[14] => bracket1[14].DATAB
register3[15] => bracket1[15].DATAB
register3[16] => bracket1[16].DATAB
register3[17] => bracket1[17].DATAB
register3[18] => bracket1[18].DATAB
register3[19] => bracket1[19].DATAB
register3[20] => bracket1[20].DATAB
register3[21] => bracket1[21].DATAB
register3[22] => bracket1[22].DATAB
register3[23] => bracket1[23].DATAB
register3[24] => bracket1[24].DATAB
register3[25] => bracket1[25].DATAB
register3[26] => bracket1[26].DATAB
register3[27] => bracket1[27].DATAB
register3[28] => bracket1[28].DATAB
register3[29] => bracket1[29].DATAB
register3[30] => bracket1[30].DATAB
register3[31] => bracket1[31].DATAB
register_out[0] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[1] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[2] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[3] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[4] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[5] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[6] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[7] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[8] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[9] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[10] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[11] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[12] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[13] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[14] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[15] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[16] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[17] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[18] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[19] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[20] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[21] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[22] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[23] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[24] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[25] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[26] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[27] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[28] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[29] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[30] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[31] <= register_out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|regfile:my_regfile|mux_thirtytwo:muxA|mux_eight:mux_eight_one
three_bit_select[0] => two_of_three_bit_select[0].IN2
three_bit_select[1] => two_of_three_bit_select[1].IN2
three_bit_select[2] => register_out.OUTPUTSELECT
three_bit_select[2] => register_out.OUTPUTSELECT
three_bit_select[2] => register_out.OUTPUTSELECT
three_bit_select[2] => register_out.OUTPUTSELECT
three_bit_select[2] => register_out.OUTPUTSELECT
three_bit_select[2] => register_out.OUTPUTSELECT
three_bit_select[2] => register_out.OUTPUTSELECT
three_bit_select[2] => register_out.OUTPUTSELECT
three_bit_select[2] => register_out.OUTPUTSELECT
three_bit_select[2] => register_out.OUTPUTSELECT
three_bit_select[2] => register_out.OUTPUTSELECT
three_bit_select[2] => register_out.OUTPUTSELECT
three_bit_select[2] => register_out.OUTPUTSELECT
three_bit_select[2] => register_out.OUTPUTSELECT
three_bit_select[2] => register_out.OUTPUTSELECT
three_bit_select[2] => register_out.OUTPUTSELECT
three_bit_select[2] => register_out.OUTPUTSELECT
three_bit_select[2] => register_out.OUTPUTSELECT
three_bit_select[2] => register_out.OUTPUTSELECT
three_bit_select[2] => register_out.OUTPUTSELECT
three_bit_select[2] => register_out.OUTPUTSELECT
three_bit_select[2] => register_out.OUTPUTSELECT
three_bit_select[2] => register_out.OUTPUTSELECT
three_bit_select[2] => register_out.OUTPUTSELECT
three_bit_select[2] => register_out.OUTPUTSELECT
three_bit_select[2] => register_out.OUTPUTSELECT
three_bit_select[2] => register_out.OUTPUTSELECT
three_bit_select[2] => register_out.OUTPUTSELECT
three_bit_select[2] => register_out.OUTPUTSELECT
three_bit_select[2] => register_out.OUTPUTSELECT
three_bit_select[2] => register_out.OUTPUTSELECT
three_bit_select[2] => register_out.OUTPUTSELECT
register0[0] => register0[0].IN1
register0[1] => register0[1].IN1
register0[2] => register0[2].IN1
register0[3] => register0[3].IN1
register0[4] => register0[4].IN1
register0[5] => register0[5].IN1
register0[6] => register0[6].IN1
register0[7] => register0[7].IN1
register0[8] => register0[8].IN1
register0[9] => register0[9].IN1
register0[10] => register0[10].IN1
register0[11] => register0[11].IN1
register0[12] => register0[12].IN1
register0[13] => register0[13].IN1
register0[14] => register0[14].IN1
register0[15] => register0[15].IN1
register0[16] => register0[16].IN1
register0[17] => register0[17].IN1
register0[18] => register0[18].IN1
register0[19] => register0[19].IN1
register0[20] => register0[20].IN1
register0[21] => register0[21].IN1
register0[22] => register0[22].IN1
register0[23] => register0[23].IN1
register0[24] => register0[24].IN1
register0[25] => register0[25].IN1
register0[26] => register0[26].IN1
register0[27] => register0[27].IN1
register0[28] => register0[28].IN1
register0[29] => register0[29].IN1
register0[30] => register0[30].IN1
register0[31] => register0[31].IN1
register1[0] => register1[0].IN1
register1[1] => register1[1].IN1
register1[2] => register1[2].IN1
register1[3] => register1[3].IN1
register1[4] => register1[4].IN1
register1[5] => register1[5].IN1
register1[6] => register1[6].IN1
register1[7] => register1[7].IN1
register1[8] => register1[8].IN1
register1[9] => register1[9].IN1
register1[10] => register1[10].IN1
register1[11] => register1[11].IN1
register1[12] => register1[12].IN1
register1[13] => register1[13].IN1
register1[14] => register1[14].IN1
register1[15] => register1[15].IN1
register1[16] => register1[16].IN1
register1[17] => register1[17].IN1
register1[18] => register1[18].IN1
register1[19] => register1[19].IN1
register1[20] => register1[20].IN1
register1[21] => register1[21].IN1
register1[22] => register1[22].IN1
register1[23] => register1[23].IN1
register1[24] => register1[24].IN1
register1[25] => register1[25].IN1
register1[26] => register1[26].IN1
register1[27] => register1[27].IN1
register1[28] => register1[28].IN1
register1[29] => register1[29].IN1
register1[30] => register1[30].IN1
register1[31] => register1[31].IN1
register2[0] => register2[0].IN1
register2[1] => register2[1].IN1
register2[2] => register2[2].IN1
register2[3] => register2[3].IN1
register2[4] => register2[4].IN1
register2[5] => register2[5].IN1
register2[6] => register2[6].IN1
register2[7] => register2[7].IN1
register2[8] => register2[8].IN1
register2[9] => register2[9].IN1
register2[10] => register2[10].IN1
register2[11] => register2[11].IN1
register2[12] => register2[12].IN1
register2[13] => register2[13].IN1
register2[14] => register2[14].IN1
register2[15] => register2[15].IN1
register2[16] => register2[16].IN1
register2[17] => register2[17].IN1
register2[18] => register2[18].IN1
register2[19] => register2[19].IN1
register2[20] => register2[20].IN1
register2[21] => register2[21].IN1
register2[22] => register2[22].IN1
register2[23] => register2[23].IN1
register2[24] => register2[24].IN1
register2[25] => register2[25].IN1
register2[26] => register2[26].IN1
register2[27] => register2[27].IN1
register2[28] => register2[28].IN1
register2[29] => register2[29].IN1
register2[30] => register2[30].IN1
register2[31] => register2[31].IN1
register3[0] => register3[0].IN1
register3[1] => register3[1].IN1
register3[2] => register3[2].IN1
register3[3] => register3[3].IN1
register3[4] => register3[4].IN1
register3[5] => register3[5].IN1
register3[6] => register3[6].IN1
register3[7] => register3[7].IN1
register3[8] => register3[8].IN1
register3[9] => register3[9].IN1
register3[10] => register3[10].IN1
register3[11] => register3[11].IN1
register3[12] => register3[12].IN1
register3[13] => register3[13].IN1
register3[14] => register3[14].IN1
register3[15] => register3[15].IN1
register3[16] => register3[16].IN1
register3[17] => register3[17].IN1
register3[18] => register3[18].IN1
register3[19] => register3[19].IN1
register3[20] => register3[20].IN1
register3[21] => register3[21].IN1
register3[22] => register3[22].IN1
register3[23] => register3[23].IN1
register3[24] => register3[24].IN1
register3[25] => register3[25].IN1
register3[26] => register3[26].IN1
register3[27] => register3[27].IN1
register3[28] => register3[28].IN1
register3[29] => register3[29].IN1
register3[30] => register3[30].IN1
register3[31] => register3[31].IN1
register4[0] => register4[0].IN1
register4[1] => register4[1].IN1
register4[2] => register4[2].IN1
register4[3] => register4[3].IN1
register4[4] => register4[4].IN1
register4[5] => register4[5].IN1
register4[6] => register4[6].IN1
register4[7] => register4[7].IN1
register4[8] => register4[8].IN1
register4[9] => register4[9].IN1
register4[10] => register4[10].IN1
register4[11] => register4[11].IN1
register4[12] => register4[12].IN1
register4[13] => register4[13].IN1
register4[14] => register4[14].IN1
register4[15] => register4[15].IN1
register4[16] => register4[16].IN1
register4[17] => register4[17].IN1
register4[18] => register4[18].IN1
register4[19] => register4[19].IN1
register4[20] => register4[20].IN1
register4[21] => register4[21].IN1
register4[22] => register4[22].IN1
register4[23] => register4[23].IN1
register4[24] => register4[24].IN1
register4[25] => register4[25].IN1
register4[26] => register4[26].IN1
register4[27] => register4[27].IN1
register4[28] => register4[28].IN1
register4[29] => register4[29].IN1
register4[30] => register4[30].IN1
register4[31] => register4[31].IN1
register5[0] => register5[0].IN1
register5[1] => register5[1].IN1
register5[2] => register5[2].IN1
register5[3] => register5[3].IN1
register5[4] => register5[4].IN1
register5[5] => register5[5].IN1
register5[6] => register5[6].IN1
register5[7] => register5[7].IN1
register5[8] => register5[8].IN1
register5[9] => register5[9].IN1
register5[10] => register5[10].IN1
register5[11] => register5[11].IN1
register5[12] => register5[12].IN1
register5[13] => register5[13].IN1
register5[14] => register5[14].IN1
register5[15] => register5[15].IN1
register5[16] => register5[16].IN1
register5[17] => register5[17].IN1
register5[18] => register5[18].IN1
register5[19] => register5[19].IN1
register5[20] => register5[20].IN1
register5[21] => register5[21].IN1
register5[22] => register5[22].IN1
register5[23] => register5[23].IN1
register5[24] => register5[24].IN1
register5[25] => register5[25].IN1
register5[26] => register5[26].IN1
register5[27] => register5[27].IN1
register5[28] => register5[28].IN1
register5[29] => register5[29].IN1
register5[30] => register5[30].IN1
register5[31] => register5[31].IN1
register6[0] => register6[0].IN1
register6[1] => register6[1].IN1
register6[2] => register6[2].IN1
register6[3] => register6[3].IN1
register6[4] => register6[4].IN1
register6[5] => register6[5].IN1
register6[6] => register6[6].IN1
register6[7] => register6[7].IN1
register6[8] => register6[8].IN1
register6[9] => register6[9].IN1
register6[10] => register6[10].IN1
register6[11] => register6[11].IN1
register6[12] => register6[12].IN1
register6[13] => register6[13].IN1
register6[14] => register6[14].IN1
register6[15] => register6[15].IN1
register6[16] => register6[16].IN1
register6[17] => register6[17].IN1
register6[18] => register6[18].IN1
register6[19] => register6[19].IN1
register6[20] => register6[20].IN1
register6[21] => register6[21].IN1
register6[22] => register6[22].IN1
register6[23] => register6[23].IN1
register6[24] => register6[24].IN1
register6[25] => register6[25].IN1
register6[26] => register6[26].IN1
register6[27] => register6[27].IN1
register6[28] => register6[28].IN1
register6[29] => register6[29].IN1
register6[30] => register6[30].IN1
register6[31] => register6[31].IN1
register7[0] => register7[0].IN1
register7[1] => register7[1].IN1
register7[2] => register7[2].IN1
register7[3] => register7[3].IN1
register7[4] => register7[4].IN1
register7[5] => register7[5].IN1
register7[6] => register7[6].IN1
register7[7] => register7[7].IN1
register7[8] => register7[8].IN1
register7[9] => register7[9].IN1
register7[10] => register7[10].IN1
register7[11] => register7[11].IN1
register7[12] => register7[12].IN1
register7[13] => register7[13].IN1
register7[14] => register7[14].IN1
register7[15] => register7[15].IN1
register7[16] => register7[16].IN1
register7[17] => register7[17].IN1
register7[18] => register7[18].IN1
register7[19] => register7[19].IN1
register7[20] => register7[20].IN1
register7[21] => register7[21].IN1
register7[22] => register7[22].IN1
register7[23] => register7[23].IN1
register7[24] => register7[24].IN1
register7[25] => register7[25].IN1
register7[26] => register7[26].IN1
register7[27] => register7[27].IN1
register7[28] => register7[28].IN1
register7[29] => register7[29].IN1
register7[30] => register7[30].IN1
register7[31] => register7[31].IN1
register_out[0] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[1] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[2] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[3] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[4] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[5] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[6] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[7] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[8] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[9] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[10] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[11] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[12] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[13] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[14] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[15] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[16] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[17] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[18] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[19] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[20] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[21] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[22] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[23] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[24] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[25] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[26] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[27] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[28] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[29] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[30] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[31] <= register_out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|regfile:my_regfile|mux_thirtytwo:muxA|mux_eight:mux_eight_one|mux_four:mux_four_zero
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
low_bit_select => bracket0[31].OUTPUTSELECT
low_bit_select => bracket0[30].OUTPUTSELECT
low_bit_select => bracket0[29].OUTPUTSELECT
low_bit_select => bracket0[28].OUTPUTSELECT
low_bit_select => bracket0[27].OUTPUTSELECT
low_bit_select => bracket0[26].OUTPUTSELECT
low_bit_select => bracket0[25].OUTPUTSELECT
low_bit_select => bracket0[24].OUTPUTSELECT
low_bit_select => bracket0[23].OUTPUTSELECT
low_bit_select => bracket0[22].OUTPUTSELECT
low_bit_select => bracket0[21].OUTPUTSELECT
low_bit_select => bracket0[20].OUTPUTSELECT
low_bit_select => bracket0[19].OUTPUTSELECT
low_bit_select => bracket0[18].OUTPUTSELECT
low_bit_select => bracket0[17].OUTPUTSELECT
low_bit_select => bracket0[16].OUTPUTSELECT
low_bit_select => bracket0[15].OUTPUTSELECT
low_bit_select => bracket0[14].OUTPUTSELECT
low_bit_select => bracket0[13].OUTPUTSELECT
low_bit_select => bracket0[12].OUTPUTSELECT
low_bit_select => bracket0[11].OUTPUTSELECT
low_bit_select => bracket0[10].OUTPUTSELECT
low_bit_select => bracket0[9].OUTPUTSELECT
low_bit_select => bracket0[8].OUTPUTSELECT
low_bit_select => bracket0[7].OUTPUTSELECT
low_bit_select => bracket0[6].OUTPUTSELECT
low_bit_select => bracket0[5].OUTPUTSELECT
low_bit_select => bracket0[4].OUTPUTSELECT
low_bit_select => bracket0[3].OUTPUTSELECT
low_bit_select => bracket0[2].OUTPUTSELECT
low_bit_select => bracket0[1].OUTPUTSELECT
low_bit_select => bracket0[0].OUTPUTSELECT
low_bit_select => bracket1[31].OUTPUTSELECT
low_bit_select => bracket1[30].OUTPUTSELECT
low_bit_select => bracket1[29].OUTPUTSELECT
low_bit_select => bracket1[28].OUTPUTSELECT
low_bit_select => bracket1[27].OUTPUTSELECT
low_bit_select => bracket1[26].OUTPUTSELECT
low_bit_select => bracket1[25].OUTPUTSELECT
low_bit_select => bracket1[24].OUTPUTSELECT
low_bit_select => bracket1[23].OUTPUTSELECT
low_bit_select => bracket1[22].OUTPUTSELECT
low_bit_select => bracket1[21].OUTPUTSELECT
low_bit_select => bracket1[20].OUTPUTSELECT
low_bit_select => bracket1[19].OUTPUTSELECT
low_bit_select => bracket1[18].OUTPUTSELECT
low_bit_select => bracket1[17].OUTPUTSELECT
low_bit_select => bracket1[16].OUTPUTSELECT
low_bit_select => bracket1[15].OUTPUTSELECT
low_bit_select => bracket1[14].OUTPUTSELECT
low_bit_select => bracket1[13].OUTPUTSELECT
low_bit_select => bracket1[12].OUTPUTSELECT
low_bit_select => bracket1[11].OUTPUTSELECT
low_bit_select => bracket1[10].OUTPUTSELECT
low_bit_select => bracket1[9].OUTPUTSELECT
low_bit_select => bracket1[8].OUTPUTSELECT
low_bit_select => bracket1[7].OUTPUTSELECT
low_bit_select => bracket1[6].OUTPUTSELECT
low_bit_select => bracket1[5].OUTPUTSELECT
low_bit_select => bracket1[4].OUTPUTSELECT
low_bit_select => bracket1[3].OUTPUTSELECT
low_bit_select => bracket1[2].OUTPUTSELECT
low_bit_select => bracket1[1].OUTPUTSELECT
low_bit_select => bracket1[0].OUTPUTSELECT
register0[0] => bracket0[0].DATAA
register0[1] => bracket0[1].DATAA
register0[2] => bracket0[2].DATAA
register0[3] => bracket0[3].DATAA
register0[4] => bracket0[4].DATAA
register0[5] => bracket0[5].DATAA
register0[6] => bracket0[6].DATAA
register0[7] => bracket0[7].DATAA
register0[8] => bracket0[8].DATAA
register0[9] => bracket0[9].DATAA
register0[10] => bracket0[10].DATAA
register0[11] => bracket0[11].DATAA
register0[12] => bracket0[12].DATAA
register0[13] => bracket0[13].DATAA
register0[14] => bracket0[14].DATAA
register0[15] => bracket0[15].DATAA
register0[16] => bracket0[16].DATAA
register0[17] => bracket0[17].DATAA
register0[18] => bracket0[18].DATAA
register0[19] => bracket0[19].DATAA
register0[20] => bracket0[20].DATAA
register0[21] => bracket0[21].DATAA
register0[22] => bracket0[22].DATAA
register0[23] => bracket0[23].DATAA
register0[24] => bracket0[24].DATAA
register0[25] => bracket0[25].DATAA
register0[26] => bracket0[26].DATAA
register0[27] => bracket0[27].DATAA
register0[28] => bracket0[28].DATAA
register0[29] => bracket0[29].DATAA
register0[30] => bracket0[30].DATAA
register0[31] => bracket0[31].DATAA
register1[0] => bracket0[0].DATAB
register1[1] => bracket0[1].DATAB
register1[2] => bracket0[2].DATAB
register1[3] => bracket0[3].DATAB
register1[4] => bracket0[4].DATAB
register1[5] => bracket0[5].DATAB
register1[6] => bracket0[6].DATAB
register1[7] => bracket0[7].DATAB
register1[8] => bracket0[8].DATAB
register1[9] => bracket0[9].DATAB
register1[10] => bracket0[10].DATAB
register1[11] => bracket0[11].DATAB
register1[12] => bracket0[12].DATAB
register1[13] => bracket0[13].DATAB
register1[14] => bracket0[14].DATAB
register1[15] => bracket0[15].DATAB
register1[16] => bracket0[16].DATAB
register1[17] => bracket0[17].DATAB
register1[18] => bracket0[18].DATAB
register1[19] => bracket0[19].DATAB
register1[20] => bracket0[20].DATAB
register1[21] => bracket0[21].DATAB
register1[22] => bracket0[22].DATAB
register1[23] => bracket0[23].DATAB
register1[24] => bracket0[24].DATAB
register1[25] => bracket0[25].DATAB
register1[26] => bracket0[26].DATAB
register1[27] => bracket0[27].DATAB
register1[28] => bracket0[28].DATAB
register1[29] => bracket0[29].DATAB
register1[30] => bracket0[30].DATAB
register1[31] => bracket0[31].DATAB
register2[0] => bracket1[0].DATAA
register2[1] => bracket1[1].DATAA
register2[2] => bracket1[2].DATAA
register2[3] => bracket1[3].DATAA
register2[4] => bracket1[4].DATAA
register2[5] => bracket1[5].DATAA
register2[6] => bracket1[6].DATAA
register2[7] => bracket1[7].DATAA
register2[8] => bracket1[8].DATAA
register2[9] => bracket1[9].DATAA
register2[10] => bracket1[10].DATAA
register2[11] => bracket1[11].DATAA
register2[12] => bracket1[12].DATAA
register2[13] => bracket1[13].DATAA
register2[14] => bracket1[14].DATAA
register2[15] => bracket1[15].DATAA
register2[16] => bracket1[16].DATAA
register2[17] => bracket1[17].DATAA
register2[18] => bracket1[18].DATAA
register2[19] => bracket1[19].DATAA
register2[20] => bracket1[20].DATAA
register2[21] => bracket1[21].DATAA
register2[22] => bracket1[22].DATAA
register2[23] => bracket1[23].DATAA
register2[24] => bracket1[24].DATAA
register2[25] => bracket1[25].DATAA
register2[26] => bracket1[26].DATAA
register2[27] => bracket1[27].DATAA
register2[28] => bracket1[28].DATAA
register2[29] => bracket1[29].DATAA
register2[30] => bracket1[30].DATAA
register2[31] => bracket1[31].DATAA
register3[0] => bracket1[0].DATAB
register3[1] => bracket1[1].DATAB
register3[2] => bracket1[2].DATAB
register3[3] => bracket1[3].DATAB
register3[4] => bracket1[4].DATAB
register3[5] => bracket1[5].DATAB
register3[6] => bracket1[6].DATAB
register3[7] => bracket1[7].DATAB
register3[8] => bracket1[8].DATAB
register3[9] => bracket1[9].DATAB
register3[10] => bracket1[10].DATAB
register3[11] => bracket1[11].DATAB
register3[12] => bracket1[12].DATAB
register3[13] => bracket1[13].DATAB
register3[14] => bracket1[14].DATAB
register3[15] => bracket1[15].DATAB
register3[16] => bracket1[16].DATAB
register3[17] => bracket1[17].DATAB
register3[18] => bracket1[18].DATAB
register3[19] => bracket1[19].DATAB
register3[20] => bracket1[20].DATAB
register3[21] => bracket1[21].DATAB
register3[22] => bracket1[22].DATAB
register3[23] => bracket1[23].DATAB
register3[24] => bracket1[24].DATAB
register3[25] => bracket1[25].DATAB
register3[26] => bracket1[26].DATAB
register3[27] => bracket1[27].DATAB
register3[28] => bracket1[28].DATAB
register3[29] => bracket1[29].DATAB
register3[30] => bracket1[30].DATAB
register3[31] => bracket1[31].DATAB
register_out[0] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[1] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[2] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[3] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[4] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[5] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[6] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[7] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[8] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[9] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[10] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[11] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[12] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[13] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[14] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[15] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[16] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[17] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[18] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[19] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[20] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[21] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[22] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[23] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[24] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[25] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[26] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[27] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[28] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[29] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[30] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[31] <= register_out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|regfile:my_regfile|mux_thirtytwo:muxA|mux_eight:mux_eight_one|mux_four:mux_four_one
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
low_bit_select => bracket0[31].OUTPUTSELECT
low_bit_select => bracket0[30].OUTPUTSELECT
low_bit_select => bracket0[29].OUTPUTSELECT
low_bit_select => bracket0[28].OUTPUTSELECT
low_bit_select => bracket0[27].OUTPUTSELECT
low_bit_select => bracket0[26].OUTPUTSELECT
low_bit_select => bracket0[25].OUTPUTSELECT
low_bit_select => bracket0[24].OUTPUTSELECT
low_bit_select => bracket0[23].OUTPUTSELECT
low_bit_select => bracket0[22].OUTPUTSELECT
low_bit_select => bracket0[21].OUTPUTSELECT
low_bit_select => bracket0[20].OUTPUTSELECT
low_bit_select => bracket0[19].OUTPUTSELECT
low_bit_select => bracket0[18].OUTPUTSELECT
low_bit_select => bracket0[17].OUTPUTSELECT
low_bit_select => bracket0[16].OUTPUTSELECT
low_bit_select => bracket0[15].OUTPUTSELECT
low_bit_select => bracket0[14].OUTPUTSELECT
low_bit_select => bracket0[13].OUTPUTSELECT
low_bit_select => bracket0[12].OUTPUTSELECT
low_bit_select => bracket0[11].OUTPUTSELECT
low_bit_select => bracket0[10].OUTPUTSELECT
low_bit_select => bracket0[9].OUTPUTSELECT
low_bit_select => bracket0[8].OUTPUTSELECT
low_bit_select => bracket0[7].OUTPUTSELECT
low_bit_select => bracket0[6].OUTPUTSELECT
low_bit_select => bracket0[5].OUTPUTSELECT
low_bit_select => bracket0[4].OUTPUTSELECT
low_bit_select => bracket0[3].OUTPUTSELECT
low_bit_select => bracket0[2].OUTPUTSELECT
low_bit_select => bracket0[1].OUTPUTSELECT
low_bit_select => bracket0[0].OUTPUTSELECT
low_bit_select => bracket1[31].OUTPUTSELECT
low_bit_select => bracket1[30].OUTPUTSELECT
low_bit_select => bracket1[29].OUTPUTSELECT
low_bit_select => bracket1[28].OUTPUTSELECT
low_bit_select => bracket1[27].OUTPUTSELECT
low_bit_select => bracket1[26].OUTPUTSELECT
low_bit_select => bracket1[25].OUTPUTSELECT
low_bit_select => bracket1[24].OUTPUTSELECT
low_bit_select => bracket1[23].OUTPUTSELECT
low_bit_select => bracket1[22].OUTPUTSELECT
low_bit_select => bracket1[21].OUTPUTSELECT
low_bit_select => bracket1[20].OUTPUTSELECT
low_bit_select => bracket1[19].OUTPUTSELECT
low_bit_select => bracket1[18].OUTPUTSELECT
low_bit_select => bracket1[17].OUTPUTSELECT
low_bit_select => bracket1[16].OUTPUTSELECT
low_bit_select => bracket1[15].OUTPUTSELECT
low_bit_select => bracket1[14].OUTPUTSELECT
low_bit_select => bracket1[13].OUTPUTSELECT
low_bit_select => bracket1[12].OUTPUTSELECT
low_bit_select => bracket1[11].OUTPUTSELECT
low_bit_select => bracket1[10].OUTPUTSELECT
low_bit_select => bracket1[9].OUTPUTSELECT
low_bit_select => bracket1[8].OUTPUTSELECT
low_bit_select => bracket1[7].OUTPUTSELECT
low_bit_select => bracket1[6].OUTPUTSELECT
low_bit_select => bracket1[5].OUTPUTSELECT
low_bit_select => bracket1[4].OUTPUTSELECT
low_bit_select => bracket1[3].OUTPUTSELECT
low_bit_select => bracket1[2].OUTPUTSELECT
low_bit_select => bracket1[1].OUTPUTSELECT
low_bit_select => bracket1[0].OUTPUTSELECT
register0[0] => bracket0[0].DATAA
register0[1] => bracket0[1].DATAA
register0[2] => bracket0[2].DATAA
register0[3] => bracket0[3].DATAA
register0[4] => bracket0[4].DATAA
register0[5] => bracket0[5].DATAA
register0[6] => bracket0[6].DATAA
register0[7] => bracket0[7].DATAA
register0[8] => bracket0[8].DATAA
register0[9] => bracket0[9].DATAA
register0[10] => bracket0[10].DATAA
register0[11] => bracket0[11].DATAA
register0[12] => bracket0[12].DATAA
register0[13] => bracket0[13].DATAA
register0[14] => bracket0[14].DATAA
register0[15] => bracket0[15].DATAA
register0[16] => bracket0[16].DATAA
register0[17] => bracket0[17].DATAA
register0[18] => bracket0[18].DATAA
register0[19] => bracket0[19].DATAA
register0[20] => bracket0[20].DATAA
register0[21] => bracket0[21].DATAA
register0[22] => bracket0[22].DATAA
register0[23] => bracket0[23].DATAA
register0[24] => bracket0[24].DATAA
register0[25] => bracket0[25].DATAA
register0[26] => bracket0[26].DATAA
register0[27] => bracket0[27].DATAA
register0[28] => bracket0[28].DATAA
register0[29] => bracket0[29].DATAA
register0[30] => bracket0[30].DATAA
register0[31] => bracket0[31].DATAA
register1[0] => bracket0[0].DATAB
register1[1] => bracket0[1].DATAB
register1[2] => bracket0[2].DATAB
register1[3] => bracket0[3].DATAB
register1[4] => bracket0[4].DATAB
register1[5] => bracket0[5].DATAB
register1[6] => bracket0[6].DATAB
register1[7] => bracket0[7].DATAB
register1[8] => bracket0[8].DATAB
register1[9] => bracket0[9].DATAB
register1[10] => bracket0[10].DATAB
register1[11] => bracket0[11].DATAB
register1[12] => bracket0[12].DATAB
register1[13] => bracket0[13].DATAB
register1[14] => bracket0[14].DATAB
register1[15] => bracket0[15].DATAB
register1[16] => bracket0[16].DATAB
register1[17] => bracket0[17].DATAB
register1[18] => bracket0[18].DATAB
register1[19] => bracket0[19].DATAB
register1[20] => bracket0[20].DATAB
register1[21] => bracket0[21].DATAB
register1[22] => bracket0[22].DATAB
register1[23] => bracket0[23].DATAB
register1[24] => bracket0[24].DATAB
register1[25] => bracket0[25].DATAB
register1[26] => bracket0[26].DATAB
register1[27] => bracket0[27].DATAB
register1[28] => bracket0[28].DATAB
register1[29] => bracket0[29].DATAB
register1[30] => bracket0[30].DATAB
register1[31] => bracket0[31].DATAB
register2[0] => bracket1[0].DATAA
register2[1] => bracket1[1].DATAA
register2[2] => bracket1[2].DATAA
register2[3] => bracket1[3].DATAA
register2[4] => bracket1[4].DATAA
register2[5] => bracket1[5].DATAA
register2[6] => bracket1[6].DATAA
register2[7] => bracket1[7].DATAA
register2[8] => bracket1[8].DATAA
register2[9] => bracket1[9].DATAA
register2[10] => bracket1[10].DATAA
register2[11] => bracket1[11].DATAA
register2[12] => bracket1[12].DATAA
register2[13] => bracket1[13].DATAA
register2[14] => bracket1[14].DATAA
register2[15] => bracket1[15].DATAA
register2[16] => bracket1[16].DATAA
register2[17] => bracket1[17].DATAA
register2[18] => bracket1[18].DATAA
register2[19] => bracket1[19].DATAA
register2[20] => bracket1[20].DATAA
register2[21] => bracket1[21].DATAA
register2[22] => bracket1[22].DATAA
register2[23] => bracket1[23].DATAA
register2[24] => bracket1[24].DATAA
register2[25] => bracket1[25].DATAA
register2[26] => bracket1[26].DATAA
register2[27] => bracket1[27].DATAA
register2[28] => bracket1[28].DATAA
register2[29] => bracket1[29].DATAA
register2[30] => bracket1[30].DATAA
register2[31] => bracket1[31].DATAA
register3[0] => bracket1[0].DATAB
register3[1] => bracket1[1].DATAB
register3[2] => bracket1[2].DATAB
register3[3] => bracket1[3].DATAB
register3[4] => bracket1[4].DATAB
register3[5] => bracket1[5].DATAB
register3[6] => bracket1[6].DATAB
register3[7] => bracket1[7].DATAB
register3[8] => bracket1[8].DATAB
register3[9] => bracket1[9].DATAB
register3[10] => bracket1[10].DATAB
register3[11] => bracket1[11].DATAB
register3[12] => bracket1[12].DATAB
register3[13] => bracket1[13].DATAB
register3[14] => bracket1[14].DATAB
register3[15] => bracket1[15].DATAB
register3[16] => bracket1[16].DATAB
register3[17] => bracket1[17].DATAB
register3[18] => bracket1[18].DATAB
register3[19] => bracket1[19].DATAB
register3[20] => bracket1[20].DATAB
register3[21] => bracket1[21].DATAB
register3[22] => bracket1[22].DATAB
register3[23] => bracket1[23].DATAB
register3[24] => bracket1[24].DATAB
register3[25] => bracket1[25].DATAB
register3[26] => bracket1[26].DATAB
register3[27] => bracket1[27].DATAB
register3[28] => bracket1[28].DATAB
register3[29] => bracket1[29].DATAB
register3[30] => bracket1[30].DATAB
register3[31] => bracket1[31].DATAB
register_out[0] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[1] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[2] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[3] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[4] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[5] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[6] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[7] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[8] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[9] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[10] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[11] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[12] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[13] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[14] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[15] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[16] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[17] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[18] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[19] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[20] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[21] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[22] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[23] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[24] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[25] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[26] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[27] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[28] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[29] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[30] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[31] <= register_out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|regfile:my_regfile|mux_thirtytwo:muxA|mux_eight:mux_eight_two
three_bit_select[0] => two_of_three_bit_select[0].IN2
three_bit_select[1] => two_of_three_bit_select[1].IN2
three_bit_select[2] => register_out.OUTPUTSELECT
three_bit_select[2] => register_out.OUTPUTSELECT
three_bit_select[2] => register_out.OUTPUTSELECT
three_bit_select[2] => register_out.OUTPUTSELECT
three_bit_select[2] => register_out.OUTPUTSELECT
three_bit_select[2] => register_out.OUTPUTSELECT
three_bit_select[2] => register_out.OUTPUTSELECT
three_bit_select[2] => register_out.OUTPUTSELECT
three_bit_select[2] => register_out.OUTPUTSELECT
three_bit_select[2] => register_out.OUTPUTSELECT
three_bit_select[2] => register_out.OUTPUTSELECT
three_bit_select[2] => register_out.OUTPUTSELECT
three_bit_select[2] => register_out.OUTPUTSELECT
three_bit_select[2] => register_out.OUTPUTSELECT
three_bit_select[2] => register_out.OUTPUTSELECT
three_bit_select[2] => register_out.OUTPUTSELECT
three_bit_select[2] => register_out.OUTPUTSELECT
three_bit_select[2] => register_out.OUTPUTSELECT
three_bit_select[2] => register_out.OUTPUTSELECT
three_bit_select[2] => register_out.OUTPUTSELECT
three_bit_select[2] => register_out.OUTPUTSELECT
three_bit_select[2] => register_out.OUTPUTSELECT
three_bit_select[2] => register_out.OUTPUTSELECT
three_bit_select[2] => register_out.OUTPUTSELECT
three_bit_select[2] => register_out.OUTPUTSELECT
three_bit_select[2] => register_out.OUTPUTSELECT
three_bit_select[2] => register_out.OUTPUTSELECT
three_bit_select[2] => register_out.OUTPUTSELECT
three_bit_select[2] => register_out.OUTPUTSELECT
three_bit_select[2] => register_out.OUTPUTSELECT
three_bit_select[2] => register_out.OUTPUTSELECT
three_bit_select[2] => register_out.OUTPUTSELECT
register0[0] => register0[0].IN1
register0[1] => register0[1].IN1
register0[2] => register0[2].IN1
register0[3] => register0[3].IN1
register0[4] => register0[4].IN1
register0[5] => register0[5].IN1
register0[6] => register0[6].IN1
register0[7] => register0[7].IN1
register0[8] => register0[8].IN1
register0[9] => register0[9].IN1
register0[10] => register0[10].IN1
register0[11] => register0[11].IN1
register0[12] => register0[12].IN1
register0[13] => register0[13].IN1
register0[14] => register0[14].IN1
register0[15] => register0[15].IN1
register0[16] => register0[16].IN1
register0[17] => register0[17].IN1
register0[18] => register0[18].IN1
register0[19] => register0[19].IN1
register0[20] => register0[20].IN1
register0[21] => register0[21].IN1
register0[22] => register0[22].IN1
register0[23] => register0[23].IN1
register0[24] => register0[24].IN1
register0[25] => register0[25].IN1
register0[26] => register0[26].IN1
register0[27] => register0[27].IN1
register0[28] => register0[28].IN1
register0[29] => register0[29].IN1
register0[30] => register0[30].IN1
register0[31] => register0[31].IN1
register1[0] => register1[0].IN1
register1[1] => register1[1].IN1
register1[2] => register1[2].IN1
register1[3] => register1[3].IN1
register1[4] => register1[4].IN1
register1[5] => register1[5].IN1
register1[6] => register1[6].IN1
register1[7] => register1[7].IN1
register1[8] => register1[8].IN1
register1[9] => register1[9].IN1
register1[10] => register1[10].IN1
register1[11] => register1[11].IN1
register1[12] => register1[12].IN1
register1[13] => register1[13].IN1
register1[14] => register1[14].IN1
register1[15] => register1[15].IN1
register1[16] => register1[16].IN1
register1[17] => register1[17].IN1
register1[18] => register1[18].IN1
register1[19] => register1[19].IN1
register1[20] => register1[20].IN1
register1[21] => register1[21].IN1
register1[22] => register1[22].IN1
register1[23] => register1[23].IN1
register1[24] => register1[24].IN1
register1[25] => register1[25].IN1
register1[26] => register1[26].IN1
register1[27] => register1[27].IN1
register1[28] => register1[28].IN1
register1[29] => register1[29].IN1
register1[30] => register1[30].IN1
register1[31] => register1[31].IN1
register2[0] => register2[0].IN1
register2[1] => register2[1].IN1
register2[2] => register2[2].IN1
register2[3] => register2[3].IN1
register2[4] => register2[4].IN1
register2[5] => register2[5].IN1
register2[6] => register2[6].IN1
register2[7] => register2[7].IN1
register2[8] => register2[8].IN1
register2[9] => register2[9].IN1
register2[10] => register2[10].IN1
register2[11] => register2[11].IN1
register2[12] => register2[12].IN1
register2[13] => register2[13].IN1
register2[14] => register2[14].IN1
register2[15] => register2[15].IN1
register2[16] => register2[16].IN1
register2[17] => register2[17].IN1
register2[18] => register2[18].IN1
register2[19] => register2[19].IN1
register2[20] => register2[20].IN1
register2[21] => register2[21].IN1
register2[22] => register2[22].IN1
register2[23] => register2[23].IN1
register2[24] => register2[24].IN1
register2[25] => register2[25].IN1
register2[26] => register2[26].IN1
register2[27] => register2[27].IN1
register2[28] => register2[28].IN1
register2[29] => register2[29].IN1
register2[30] => register2[30].IN1
register2[31] => register2[31].IN1
register3[0] => register3[0].IN1
register3[1] => register3[1].IN1
register3[2] => register3[2].IN1
register3[3] => register3[3].IN1
register3[4] => register3[4].IN1
register3[5] => register3[5].IN1
register3[6] => register3[6].IN1
register3[7] => register3[7].IN1
register3[8] => register3[8].IN1
register3[9] => register3[9].IN1
register3[10] => register3[10].IN1
register3[11] => register3[11].IN1
register3[12] => register3[12].IN1
register3[13] => register3[13].IN1
register3[14] => register3[14].IN1
register3[15] => register3[15].IN1
register3[16] => register3[16].IN1
register3[17] => register3[17].IN1
register3[18] => register3[18].IN1
register3[19] => register3[19].IN1
register3[20] => register3[20].IN1
register3[21] => register3[21].IN1
register3[22] => register3[22].IN1
register3[23] => register3[23].IN1
register3[24] => register3[24].IN1
register3[25] => register3[25].IN1
register3[26] => register3[26].IN1
register3[27] => register3[27].IN1
register3[28] => register3[28].IN1
register3[29] => register3[29].IN1
register3[30] => register3[30].IN1
register3[31] => register3[31].IN1
register4[0] => register4[0].IN1
register4[1] => register4[1].IN1
register4[2] => register4[2].IN1
register4[3] => register4[3].IN1
register4[4] => register4[4].IN1
register4[5] => register4[5].IN1
register4[6] => register4[6].IN1
register4[7] => register4[7].IN1
register4[8] => register4[8].IN1
register4[9] => register4[9].IN1
register4[10] => register4[10].IN1
register4[11] => register4[11].IN1
register4[12] => register4[12].IN1
register4[13] => register4[13].IN1
register4[14] => register4[14].IN1
register4[15] => register4[15].IN1
register4[16] => register4[16].IN1
register4[17] => register4[17].IN1
register4[18] => register4[18].IN1
register4[19] => register4[19].IN1
register4[20] => register4[20].IN1
register4[21] => register4[21].IN1
register4[22] => register4[22].IN1
register4[23] => register4[23].IN1
register4[24] => register4[24].IN1
register4[25] => register4[25].IN1
register4[26] => register4[26].IN1
register4[27] => register4[27].IN1
register4[28] => register4[28].IN1
register4[29] => register4[29].IN1
register4[30] => register4[30].IN1
register4[31] => register4[31].IN1
register5[0] => register5[0].IN1
register5[1] => register5[1].IN1
register5[2] => register5[2].IN1
register5[3] => register5[3].IN1
register5[4] => register5[4].IN1
register5[5] => register5[5].IN1
register5[6] => register5[6].IN1
register5[7] => register5[7].IN1
register5[8] => register5[8].IN1
register5[9] => register5[9].IN1
register5[10] => register5[10].IN1
register5[11] => register5[11].IN1
register5[12] => register5[12].IN1
register5[13] => register5[13].IN1
register5[14] => register5[14].IN1
register5[15] => register5[15].IN1
register5[16] => register5[16].IN1
register5[17] => register5[17].IN1
register5[18] => register5[18].IN1
register5[19] => register5[19].IN1
register5[20] => register5[20].IN1
register5[21] => register5[21].IN1
register5[22] => register5[22].IN1
register5[23] => register5[23].IN1
register5[24] => register5[24].IN1
register5[25] => register5[25].IN1
register5[26] => register5[26].IN1
register5[27] => register5[27].IN1
register5[28] => register5[28].IN1
register5[29] => register5[29].IN1
register5[30] => register5[30].IN1
register5[31] => register5[31].IN1
register6[0] => register6[0].IN1
register6[1] => register6[1].IN1
register6[2] => register6[2].IN1
register6[3] => register6[3].IN1
register6[4] => register6[4].IN1
register6[5] => register6[5].IN1
register6[6] => register6[6].IN1
register6[7] => register6[7].IN1
register6[8] => register6[8].IN1
register6[9] => register6[9].IN1
register6[10] => register6[10].IN1
register6[11] => register6[11].IN1
register6[12] => register6[12].IN1
register6[13] => register6[13].IN1
register6[14] => register6[14].IN1
register6[15] => register6[15].IN1
register6[16] => register6[16].IN1
register6[17] => register6[17].IN1
register6[18] => register6[18].IN1
register6[19] => register6[19].IN1
register6[20] => register6[20].IN1
register6[21] => register6[21].IN1
register6[22] => register6[22].IN1
register6[23] => register6[23].IN1
register6[24] => register6[24].IN1
register6[25] => register6[25].IN1
register6[26] => register6[26].IN1
register6[27] => register6[27].IN1
register6[28] => register6[28].IN1
register6[29] => register6[29].IN1
register6[30] => register6[30].IN1
register6[31] => register6[31].IN1
register7[0] => register7[0].IN1
register7[1] => register7[1].IN1
register7[2] => register7[2].IN1
register7[3] => register7[3].IN1
register7[4] => register7[4].IN1
register7[5] => register7[5].IN1
register7[6] => register7[6].IN1
register7[7] => register7[7].IN1
register7[8] => register7[8].IN1
register7[9] => register7[9].IN1
register7[10] => register7[10].IN1
register7[11] => register7[11].IN1
register7[12] => register7[12].IN1
register7[13] => register7[13].IN1
register7[14] => register7[14].IN1
register7[15] => register7[15].IN1
register7[16] => register7[16].IN1
register7[17] => register7[17].IN1
register7[18] => register7[18].IN1
register7[19] => register7[19].IN1
register7[20] => register7[20].IN1
register7[21] => register7[21].IN1
register7[22] => register7[22].IN1
register7[23] => register7[23].IN1
register7[24] => register7[24].IN1
register7[25] => register7[25].IN1
register7[26] => register7[26].IN1
register7[27] => register7[27].IN1
register7[28] => register7[28].IN1
register7[29] => register7[29].IN1
register7[30] => register7[30].IN1
register7[31] => register7[31].IN1
register_out[0] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[1] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[2] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[3] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[4] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[5] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[6] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[7] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[8] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[9] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[10] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[11] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[12] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[13] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[14] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[15] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[16] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[17] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[18] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[19] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[20] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[21] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[22] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[23] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[24] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[25] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[26] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[27] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[28] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[29] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[30] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[31] <= register_out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|regfile:my_regfile|mux_thirtytwo:muxA|mux_eight:mux_eight_two|mux_four:mux_four_zero
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
low_bit_select => bracket0[31].OUTPUTSELECT
low_bit_select => bracket0[30].OUTPUTSELECT
low_bit_select => bracket0[29].OUTPUTSELECT
low_bit_select => bracket0[28].OUTPUTSELECT
low_bit_select => bracket0[27].OUTPUTSELECT
low_bit_select => bracket0[26].OUTPUTSELECT
low_bit_select => bracket0[25].OUTPUTSELECT
low_bit_select => bracket0[24].OUTPUTSELECT
low_bit_select => bracket0[23].OUTPUTSELECT
low_bit_select => bracket0[22].OUTPUTSELECT
low_bit_select => bracket0[21].OUTPUTSELECT
low_bit_select => bracket0[20].OUTPUTSELECT
low_bit_select => bracket0[19].OUTPUTSELECT
low_bit_select => bracket0[18].OUTPUTSELECT
low_bit_select => bracket0[17].OUTPUTSELECT
low_bit_select => bracket0[16].OUTPUTSELECT
low_bit_select => bracket0[15].OUTPUTSELECT
low_bit_select => bracket0[14].OUTPUTSELECT
low_bit_select => bracket0[13].OUTPUTSELECT
low_bit_select => bracket0[12].OUTPUTSELECT
low_bit_select => bracket0[11].OUTPUTSELECT
low_bit_select => bracket0[10].OUTPUTSELECT
low_bit_select => bracket0[9].OUTPUTSELECT
low_bit_select => bracket0[8].OUTPUTSELECT
low_bit_select => bracket0[7].OUTPUTSELECT
low_bit_select => bracket0[6].OUTPUTSELECT
low_bit_select => bracket0[5].OUTPUTSELECT
low_bit_select => bracket0[4].OUTPUTSELECT
low_bit_select => bracket0[3].OUTPUTSELECT
low_bit_select => bracket0[2].OUTPUTSELECT
low_bit_select => bracket0[1].OUTPUTSELECT
low_bit_select => bracket0[0].OUTPUTSELECT
low_bit_select => bracket1[31].OUTPUTSELECT
low_bit_select => bracket1[30].OUTPUTSELECT
low_bit_select => bracket1[29].OUTPUTSELECT
low_bit_select => bracket1[28].OUTPUTSELECT
low_bit_select => bracket1[27].OUTPUTSELECT
low_bit_select => bracket1[26].OUTPUTSELECT
low_bit_select => bracket1[25].OUTPUTSELECT
low_bit_select => bracket1[24].OUTPUTSELECT
low_bit_select => bracket1[23].OUTPUTSELECT
low_bit_select => bracket1[22].OUTPUTSELECT
low_bit_select => bracket1[21].OUTPUTSELECT
low_bit_select => bracket1[20].OUTPUTSELECT
low_bit_select => bracket1[19].OUTPUTSELECT
low_bit_select => bracket1[18].OUTPUTSELECT
low_bit_select => bracket1[17].OUTPUTSELECT
low_bit_select => bracket1[16].OUTPUTSELECT
low_bit_select => bracket1[15].OUTPUTSELECT
low_bit_select => bracket1[14].OUTPUTSELECT
low_bit_select => bracket1[13].OUTPUTSELECT
low_bit_select => bracket1[12].OUTPUTSELECT
low_bit_select => bracket1[11].OUTPUTSELECT
low_bit_select => bracket1[10].OUTPUTSELECT
low_bit_select => bracket1[9].OUTPUTSELECT
low_bit_select => bracket1[8].OUTPUTSELECT
low_bit_select => bracket1[7].OUTPUTSELECT
low_bit_select => bracket1[6].OUTPUTSELECT
low_bit_select => bracket1[5].OUTPUTSELECT
low_bit_select => bracket1[4].OUTPUTSELECT
low_bit_select => bracket1[3].OUTPUTSELECT
low_bit_select => bracket1[2].OUTPUTSELECT
low_bit_select => bracket1[1].OUTPUTSELECT
low_bit_select => bracket1[0].OUTPUTSELECT
register0[0] => bracket0[0].DATAA
register0[1] => bracket0[1].DATAA
register0[2] => bracket0[2].DATAA
register0[3] => bracket0[3].DATAA
register0[4] => bracket0[4].DATAA
register0[5] => bracket0[5].DATAA
register0[6] => bracket0[6].DATAA
register0[7] => bracket0[7].DATAA
register0[8] => bracket0[8].DATAA
register0[9] => bracket0[9].DATAA
register0[10] => bracket0[10].DATAA
register0[11] => bracket0[11].DATAA
register0[12] => bracket0[12].DATAA
register0[13] => bracket0[13].DATAA
register0[14] => bracket0[14].DATAA
register0[15] => bracket0[15].DATAA
register0[16] => bracket0[16].DATAA
register0[17] => bracket0[17].DATAA
register0[18] => bracket0[18].DATAA
register0[19] => bracket0[19].DATAA
register0[20] => bracket0[20].DATAA
register0[21] => bracket0[21].DATAA
register0[22] => bracket0[22].DATAA
register0[23] => bracket0[23].DATAA
register0[24] => bracket0[24].DATAA
register0[25] => bracket0[25].DATAA
register0[26] => bracket0[26].DATAA
register0[27] => bracket0[27].DATAA
register0[28] => bracket0[28].DATAA
register0[29] => bracket0[29].DATAA
register0[30] => bracket0[30].DATAA
register0[31] => bracket0[31].DATAA
register1[0] => bracket0[0].DATAB
register1[1] => bracket0[1].DATAB
register1[2] => bracket0[2].DATAB
register1[3] => bracket0[3].DATAB
register1[4] => bracket0[4].DATAB
register1[5] => bracket0[5].DATAB
register1[6] => bracket0[6].DATAB
register1[7] => bracket0[7].DATAB
register1[8] => bracket0[8].DATAB
register1[9] => bracket0[9].DATAB
register1[10] => bracket0[10].DATAB
register1[11] => bracket0[11].DATAB
register1[12] => bracket0[12].DATAB
register1[13] => bracket0[13].DATAB
register1[14] => bracket0[14].DATAB
register1[15] => bracket0[15].DATAB
register1[16] => bracket0[16].DATAB
register1[17] => bracket0[17].DATAB
register1[18] => bracket0[18].DATAB
register1[19] => bracket0[19].DATAB
register1[20] => bracket0[20].DATAB
register1[21] => bracket0[21].DATAB
register1[22] => bracket0[22].DATAB
register1[23] => bracket0[23].DATAB
register1[24] => bracket0[24].DATAB
register1[25] => bracket0[25].DATAB
register1[26] => bracket0[26].DATAB
register1[27] => bracket0[27].DATAB
register1[28] => bracket0[28].DATAB
register1[29] => bracket0[29].DATAB
register1[30] => bracket0[30].DATAB
register1[31] => bracket0[31].DATAB
register2[0] => bracket1[0].DATAA
register2[1] => bracket1[1].DATAA
register2[2] => bracket1[2].DATAA
register2[3] => bracket1[3].DATAA
register2[4] => bracket1[4].DATAA
register2[5] => bracket1[5].DATAA
register2[6] => bracket1[6].DATAA
register2[7] => bracket1[7].DATAA
register2[8] => bracket1[8].DATAA
register2[9] => bracket1[9].DATAA
register2[10] => bracket1[10].DATAA
register2[11] => bracket1[11].DATAA
register2[12] => bracket1[12].DATAA
register2[13] => bracket1[13].DATAA
register2[14] => bracket1[14].DATAA
register2[15] => bracket1[15].DATAA
register2[16] => bracket1[16].DATAA
register2[17] => bracket1[17].DATAA
register2[18] => bracket1[18].DATAA
register2[19] => bracket1[19].DATAA
register2[20] => bracket1[20].DATAA
register2[21] => bracket1[21].DATAA
register2[22] => bracket1[22].DATAA
register2[23] => bracket1[23].DATAA
register2[24] => bracket1[24].DATAA
register2[25] => bracket1[25].DATAA
register2[26] => bracket1[26].DATAA
register2[27] => bracket1[27].DATAA
register2[28] => bracket1[28].DATAA
register2[29] => bracket1[29].DATAA
register2[30] => bracket1[30].DATAA
register2[31] => bracket1[31].DATAA
register3[0] => bracket1[0].DATAB
register3[1] => bracket1[1].DATAB
register3[2] => bracket1[2].DATAB
register3[3] => bracket1[3].DATAB
register3[4] => bracket1[4].DATAB
register3[5] => bracket1[5].DATAB
register3[6] => bracket1[6].DATAB
register3[7] => bracket1[7].DATAB
register3[8] => bracket1[8].DATAB
register3[9] => bracket1[9].DATAB
register3[10] => bracket1[10].DATAB
register3[11] => bracket1[11].DATAB
register3[12] => bracket1[12].DATAB
register3[13] => bracket1[13].DATAB
register3[14] => bracket1[14].DATAB
register3[15] => bracket1[15].DATAB
register3[16] => bracket1[16].DATAB
register3[17] => bracket1[17].DATAB
register3[18] => bracket1[18].DATAB
register3[19] => bracket1[19].DATAB
register3[20] => bracket1[20].DATAB
register3[21] => bracket1[21].DATAB
register3[22] => bracket1[22].DATAB
register3[23] => bracket1[23].DATAB
register3[24] => bracket1[24].DATAB
register3[25] => bracket1[25].DATAB
register3[26] => bracket1[26].DATAB
register3[27] => bracket1[27].DATAB
register3[28] => bracket1[28].DATAB
register3[29] => bracket1[29].DATAB
register3[30] => bracket1[30].DATAB
register3[31] => bracket1[31].DATAB
register_out[0] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[1] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[2] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[3] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[4] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[5] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[6] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[7] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[8] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[9] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[10] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[11] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[12] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[13] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[14] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[15] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[16] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[17] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[18] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[19] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[20] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[21] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[22] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[23] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[24] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[25] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[26] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[27] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[28] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[29] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[30] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[31] <= register_out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|regfile:my_regfile|mux_thirtytwo:muxA|mux_eight:mux_eight_two|mux_four:mux_four_one
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
low_bit_select => bracket0[31].OUTPUTSELECT
low_bit_select => bracket0[30].OUTPUTSELECT
low_bit_select => bracket0[29].OUTPUTSELECT
low_bit_select => bracket0[28].OUTPUTSELECT
low_bit_select => bracket0[27].OUTPUTSELECT
low_bit_select => bracket0[26].OUTPUTSELECT
low_bit_select => bracket0[25].OUTPUTSELECT
low_bit_select => bracket0[24].OUTPUTSELECT
low_bit_select => bracket0[23].OUTPUTSELECT
low_bit_select => bracket0[22].OUTPUTSELECT
low_bit_select => bracket0[21].OUTPUTSELECT
low_bit_select => bracket0[20].OUTPUTSELECT
low_bit_select => bracket0[19].OUTPUTSELECT
low_bit_select => bracket0[18].OUTPUTSELECT
low_bit_select => bracket0[17].OUTPUTSELECT
low_bit_select => bracket0[16].OUTPUTSELECT
low_bit_select => bracket0[15].OUTPUTSELECT
low_bit_select => bracket0[14].OUTPUTSELECT
low_bit_select => bracket0[13].OUTPUTSELECT
low_bit_select => bracket0[12].OUTPUTSELECT
low_bit_select => bracket0[11].OUTPUTSELECT
low_bit_select => bracket0[10].OUTPUTSELECT
low_bit_select => bracket0[9].OUTPUTSELECT
low_bit_select => bracket0[8].OUTPUTSELECT
low_bit_select => bracket0[7].OUTPUTSELECT
low_bit_select => bracket0[6].OUTPUTSELECT
low_bit_select => bracket0[5].OUTPUTSELECT
low_bit_select => bracket0[4].OUTPUTSELECT
low_bit_select => bracket0[3].OUTPUTSELECT
low_bit_select => bracket0[2].OUTPUTSELECT
low_bit_select => bracket0[1].OUTPUTSELECT
low_bit_select => bracket0[0].OUTPUTSELECT
low_bit_select => bracket1[31].OUTPUTSELECT
low_bit_select => bracket1[30].OUTPUTSELECT
low_bit_select => bracket1[29].OUTPUTSELECT
low_bit_select => bracket1[28].OUTPUTSELECT
low_bit_select => bracket1[27].OUTPUTSELECT
low_bit_select => bracket1[26].OUTPUTSELECT
low_bit_select => bracket1[25].OUTPUTSELECT
low_bit_select => bracket1[24].OUTPUTSELECT
low_bit_select => bracket1[23].OUTPUTSELECT
low_bit_select => bracket1[22].OUTPUTSELECT
low_bit_select => bracket1[21].OUTPUTSELECT
low_bit_select => bracket1[20].OUTPUTSELECT
low_bit_select => bracket1[19].OUTPUTSELECT
low_bit_select => bracket1[18].OUTPUTSELECT
low_bit_select => bracket1[17].OUTPUTSELECT
low_bit_select => bracket1[16].OUTPUTSELECT
low_bit_select => bracket1[15].OUTPUTSELECT
low_bit_select => bracket1[14].OUTPUTSELECT
low_bit_select => bracket1[13].OUTPUTSELECT
low_bit_select => bracket1[12].OUTPUTSELECT
low_bit_select => bracket1[11].OUTPUTSELECT
low_bit_select => bracket1[10].OUTPUTSELECT
low_bit_select => bracket1[9].OUTPUTSELECT
low_bit_select => bracket1[8].OUTPUTSELECT
low_bit_select => bracket1[7].OUTPUTSELECT
low_bit_select => bracket1[6].OUTPUTSELECT
low_bit_select => bracket1[5].OUTPUTSELECT
low_bit_select => bracket1[4].OUTPUTSELECT
low_bit_select => bracket1[3].OUTPUTSELECT
low_bit_select => bracket1[2].OUTPUTSELECT
low_bit_select => bracket1[1].OUTPUTSELECT
low_bit_select => bracket1[0].OUTPUTSELECT
register0[0] => bracket0[0].DATAA
register0[1] => bracket0[1].DATAA
register0[2] => bracket0[2].DATAA
register0[3] => bracket0[3].DATAA
register0[4] => bracket0[4].DATAA
register0[5] => bracket0[5].DATAA
register0[6] => bracket0[6].DATAA
register0[7] => bracket0[7].DATAA
register0[8] => bracket0[8].DATAA
register0[9] => bracket0[9].DATAA
register0[10] => bracket0[10].DATAA
register0[11] => bracket0[11].DATAA
register0[12] => bracket0[12].DATAA
register0[13] => bracket0[13].DATAA
register0[14] => bracket0[14].DATAA
register0[15] => bracket0[15].DATAA
register0[16] => bracket0[16].DATAA
register0[17] => bracket0[17].DATAA
register0[18] => bracket0[18].DATAA
register0[19] => bracket0[19].DATAA
register0[20] => bracket0[20].DATAA
register0[21] => bracket0[21].DATAA
register0[22] => bracket0[22].DATAA
register0[23] => bracket0[23].DATAA
register0[24] => bracket0[24].DATAA
register0[25] => bracket0[25].DATAA
register0[26] => bracket0[26].DATAA
register0[27] => bracket0[27].DATAA
register0[28] => bracket0[28].DATAA
register0[29] => bracket0[29].DATAA
register0[30] => bracket0[30].DATAA
register0[31] => bracket0[31].DATAA
register1[0] => bracket0[0].DATAB
register1[1] => bracket0[1].DATAB
register1[2] => bracket0[2].DATAB
register1[3] => bracket0[3].DATAB
register1[4] => bracket0[4].DATAB
register1[5] => bracket0[5].DATAB
register1[6] => bracket0[6].DATAB
register1[7] => bracket0[7].DATAB
register1[8] => bracket0[8].DATAB
register1[9] => bracket0[9].DATAB
register1[10] => bracket0[10].DATAB
register1[11] => bracket0[11].DATAB
register1[12] => bracket0[12].DATAB
register1[13] => bracket0[13].DATAB
register1[14] => bracket0[14].DATAB
register1[15] => bracket0[15].DATAB
register1[16] => bracket0[16].DATAB
register1[17] => bracket0[17].DATAB
register1[18] => bracket0[18].DATAB
register1[19] => bracket0[19].DATAB
register1[20] => bracket0[20].DATAB
register1[21] => bracket0[21].DATAB
register1[22] => bracket0[22].DATAB
register1[23] => bracket0[23].DATAB
register1[24] => bracket0[24].DATAB
register1[25] => bracket0[25].DATAB
register1[26] => bracket0[26].DATAB
register1[27] => bracket0[27].DATAB
register1[28] => bracket0[28].DATAB
register1[29] => bracket0[29].DATAB
register1[30] => bracket0[30].DATAB
register1[31] => bracket0[31].DATAB
register2[0] => bracket1[0].DATAA
register2[1] => bracket1[1].DATAA
register2[2] => bracket1[2].DATAA
register2[3] => bracket1[3].DATAA
register2[4] => bracket1[4].DATAA
register2[5] => bracket1[5].DATAA
register2[6] => bracket1[6].DATAA
register2[7] => bracket1[7].DATAA
register2[8] => bracket1[8].DATAA
register2[9] => bracket1[9].DATAA
register2[10] => bracket1[10].DATAA
register2[11] => bracket1[11].DATAA
register2[12] => bracket1[12].DATAA
register2[13] => bracket1[13].DATAA
register2[14] => bracket1[14].DATAA
register2[15] => bracket1[15].DATAA
register2[16] => bracket1[16].DATAA
register2[17] => bracket1[17].DATAA
register2[18] => bracket1[18].DATAA
register2[19] => bracket1[19].DATAA
register2[20] => bracket1[20].DATAA
register2[21] => bracket1[21].DATAA
register2[22] => bracket1[22].DATAA
register2[23] => bracket1[23].DATAA
register2[24] => bracket1[24].DATAA
register2[25] => bracket1[25].DATAA
register2[26] => bracket1[26].DATAA
register2[27] => bracket1[27].DATAA
register2[28] => bracket1[28].DATAA
register2[29] => bracket1[29].DATAA
register2[30] => bracket1[30].DATAA
register2[31] => bracket1[31].DATAA
register3[0] => bracket1[0].DATAB
register3[1] => bracket1[1].DATAB
register3[2] => bracket1[2].DATAB
register3[3] => bracket1[3].DATAB
register3[4] => bracket1[4].DATAB
register3[5] => bracket1[5].DATAB
register3[6] => bracket1[6].DATAB
register3[7] => bracket1[7].DATAB
register3[8] => bracket1[8].DATAB
register3[9] => bracket1[9].DATAB
register3[10] => bracket1[10].DATAB
register3[11] => bracket1[11].DATAB
register3[12] => bracket1[12].DATAB
register3[13] => bracket1[13].DATAB
register3[14] => bracket1[14].DATAB
register3[15] => bracket1[15].DATAB
register3[16] => bracket1[16].DATAB
register3[17] => bracket1[17].DATAB
register3[18] => bracket1[18].DATAB
register3[19] => bracket1[19].DATAB
register3[20] => bracket1[20].DATAB
register3[21] => bracket1[21].DATAB
register3[22] => bracket1[22].DATAB
register3[23] => bracket1[23].DATAB
register3[24] => bracket1[24].DATAB
register3[25] => bracket1[25].DATAB
register3[26] => bracket1[26].DATAB
register3[27] => bracket1[27].DATAB
register3[28] => bracket1[28].DATAB
register3[29] => bracket1[29].DATAB
register3[30] => bracket1[30].DATAB
register3[31] => bracket1[31].DATAB
register_out[0] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[1] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[2] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[3] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[4] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[5] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[6] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[7] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[8] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[9] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[10] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[11] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[12] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[13] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[14] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[15] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[16] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[17] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[18] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[19] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[20] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[21] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[22] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[23] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[24] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[25] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[26] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[27] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[28] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[29] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[30] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[31] <= register_out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|regfile:my_regfile|mux_thirtytwo:muxA|mux_eight:mux_eight_three
three_bit_select[0] => two_of_three_bit_select[0].IN2
three_bit_select[1] => two_of_three_bit_select[1].IN2
three_bit_select[2] => register_out.OUTPUTSELECT
three_bit_select[2] => register_out.OUTPUTSELECT
three_bit_select[2] => register_out.OUTPUTSELECT
three_bit_select[2] => register_out.OUTPUTSELECT
three_bit_select[2] => register_out.OUTPUTSELECT
three_bit_select[2] => register_out.OUTPUTSELECT
three_bit_select[2] => register_out.OUTPUTSELECT
three_bit_select[2] => register_out.OUTPUTSELECT
three_bit_select[2] => register_out.OUTPUTSELECT
three_bit_select[2] => register_out.OUTPUTSELECT
three_bit_select[2] => register_out.OUTPUTSELECT
three_bit_select[2] => register_out.OUTPUTSELECT
three_bit_select[2] => register_out.OUTPUTSELECT
three_bit_select[2] => register_out.OUTPUTSELECT
three_bit_select[2] => register_out.OUTPUTSELECT
three_bit_select[2] => register_out.OUTPUTSELECT
three_bit_select[2] => register_out.OUTPUTSELECT
three_bit_select[2] => register_out.OUTPUTSELECT
three_bit_select[2] => register_out.OUTPUTSELECT
three_bit_select[2] => register_out.OUTPUTSELECT
three_bit_select[2] => register_out.OUTPUTSELECT
three_bit_select[2] => register_out.OUTPUTSELECT
three_bit_select[2] => register_out.OUTPUTSELECT
three_bit_select[2] => register_out.OUTPUTSELECT
three_bit_select[2] => register_out.OUTPUTSELECT
three_bit_select[2] => register_out.OUTPUTSELECT
three_bit_select[2] => register_out.OUTPUTSELECT
three_bit_select[2] => register_out.OUTPUTSELECT
three_bit_select[2] => register_out.OUTPUTSELECT
three_bit_select[2] => register_out.OUTPUTSELECT
three_bit_select[2] => register_out.OUTPUTSELECT
three_bit_select[2] => register_out.OUTPUTSELECT
register0[0] => register0[0].IN1
register0[1] => register0[1].IN1
register0[2] => register0[2].IN1
register0[3] => register0[3].IN1
register0[4] => register0[4].IN1
register0[5] => register0[5].IN1
register0[6] => register0[6].IN1
register0[7] => register0[7].IN1
register0[8] => register0[8].IN1
register0[9] => register0[9].IN1
register0[10] => register0[10].IN1
register0[11] => register0[11].IN1
register0[12] => register0[12].IN1
register0[13] => register0[13].IN1
register0[14] => register0[14].IN1
register0[15] => register0[15].IN1
register0[16] => register0[16].IN1
register0[17] => register0[17].IN1
register0[18] => register0[18].IN1
register0[19] => register0[19].IN1
register0[20] => register0[20].IN1
register0[21] => register0[21].IN1
register0[22] => register0[22].IN1
register0[23] => register0[23].IN1
register0[24] => register0[24].IN1
register0[25] => register0[25].IN1
register0[26] => register0[26].IN1
register0[27] => register0[27].IN1
register0[28] => register0[28].IN1
register0[29] => register0[29].IN1
register0[30] => register0[30].IN1
register0[31] => register0[31].IN1
register1[0] => register1[0].IN1
register1[1] => register1[1].IN1
register1[2] => register1[2].IN1
register1[3] => register1[3].IN1
register1[4] => register1[4].IN1
register1[5] => register1[5].IN1
register1[6] => register1[6].IN1
register1[7] => register1[7].IN1
register1[8] => register1[8].IN1
register1[9] => register1[9].IN1
register1[10] => register1[10].IN1
register1[11] => register1[11].IN1
register1[12] => register1[12].IN1
register1[13] => register1[13].IN1
register1[14] => register1[14].IN1
register1[15] => register1[15].IN1
register1[16] => register1[16].IN1
register1[17] => register1[17].IN1
register1[18] => register1[18].IN1
register1[19] => register1[19].IN1
register1[20] => register1[20].IN1
register1[21] => register1[21].IN1
register1[22] => register1[22].IN1
register1[23] => register1[23].IN1
register1[24] => register1[24].IN1
register1[25] => register1[25].IN1
register1[26] => register1[26].IN1
register1[27] => register1[27].IN1
register1[28] => register1[28].IN1
register1[29] => register1[29].IN1
register1[30] => register1[30].IN1
register1[31] => register1[31].IN1
register2[0] => register2[0].IN1
register2[1] => register2[1].IN1
register2[2] => register2[2].IN1
register2[3] => register2[3].IN1
register2[4] => register2[4].IN1
register2[5] => register2[5].IN1
register2[6] => register2[6].IN1
register2[7] => register2[7].IN1
register2[8] => register2[8].IN1
register2[9] => register2[9].IN1
register2[10] => register2[10].IN1
register2[11] => register2[11].IN1
register2[12] => register2[12].IN1
register2[13] => register2[13].IN1
register2[14] => register2[14].IN1
register2[15] => register2[15].IN1
register2[16] => register2[16].IN1
register2[17] => register2[17].IN1
register2[18] => register2[18].IN1
register2[19] => register2[19].IN1
register2[20] => register2[20].IN1
register2[21] => register2[21].IN1
register2[22] => register2[22].IN1
register2[23] => register2[23].IN1
register2[24] => register2[24].IN1
register2[25] => register2[25].IN1
register2[26] => register2[26].IN1
register2[27] => register2[27].IN1
register2[28] => register2[28].IN1
register2[29] => register2[29].IN1
register2[30] => register2[30].IN1
register2[31] => register2[31].IN1
register3[0] => register3[0].IN1
register3[1] => register3[1].IN1
register3[2] => register3[2].IN1
register3[3] => register3[3].IN1
register3[4] => register3[4].IN1
register3[5] => register3[5].IN1
register3[6] => register3[6].IN1
register3[7] => register3[7].IN1
register3[8] => register3[8].IN1
register3[9] => register3[9].IN1
register3[10] => register3[10].IN1
register3[11] => register3[11].IN1
register3[12] => register3[12].IN1
register3[13] => register3[13].IN1
register3[14] => register3[14].IN1
register3[15] => register3[15].IN1
register3[16] => register3[16].IN1
register3[17] => register3[17].IN1
register3[18] => register3[18].IN1
register3[19] => register3[19].IN1
register3[20] => register3[20].IN1
register3[21] => register3[21].IN1
register3[22] => register3[22].IN1
register3[23] => register3[23].IN1
register3[24] => register3[24].IN1
register3[25] => register3[25].IN1
register3[26] => register3[26].IN1
register3[27] => register3[27].IN1
register3[28] => register3[28].IN1
register3[29] => register3[29].IN1
register3[30] => register3[30].IN1
register3[31] => register3[31].IN1
register4[0] => register4[0].IN1
register4[1] => register4[1].IN1
register4[2] => register4[2].IN1
register4[3] => register4[3].IN1
register4[4] => register4[4].IN1
register4[5] => register4[5].IN1
register4[6] => register4[6].IN1
register4[7] => register4[7].IN1
register4[8] => register4[8].IN1
register4[9] => register4[9].IN1
register4[10] => register4[10].IN1
register4[11] => register4[11].IN1
register4[12] => register4[12].IN1
register4[13] => register4[13].IN1
register4[14] => register4[14].IN1
register4[15] => register4[15].IN1
register4[16] => register4[16].IN1
register4[17] => register4[17].IN1
register4[18] => register4[18].IN1
register4[19] => register4[19].IN1
register4[20] => register4[20].IN1
register4[21] => register4[21].IN1
register4[22] => register4[22].IN1
register4[23] => register4[23].IN1
register4[24] => register4[24].IN1
register4[25] => register4[25].IN1
register4[26] => register4[26].IN1
register4[27] => register4[27].IN1
register4[28] => register4[28].IN1
register4[29] => register4[29].IN1
register4[30] => register4[30].IN1
register4[31] => register4[31].IN1
register5[0] => register5[0].IN1
register5[1] => register5[1].IN1
register5[2] => register5[2].IN1
register5[3] => register5[3].IN1
register5[4] => register5[4].IN1
register5[5] => register5[5].IN1
register5[6] => register5[6].IN1
register5[7] => register5[7].IN1
register5[8] => register5[8].IN1
register5[9] => register5[9].IN1
register5[10] => register5[10].IN1
register5[11] => register5[11].IN1
register5[12] => register5[12].IN1
register5[13] => register5[13].IN1
register5[14] => register5[14].IN1
register5[15] => register5[15].IN1
register5[16] => register5[16].IN1
register5[17] => register5[17].IN1
register5[18] => register5[18].IN1
register5[19] => register5[19].IN1
register5[20] => register5[20].IN1
register5[21] => register5[21].IN1
register5[22] => register5[22].IN1
register5[23] => register5[23].IN1
register5[24] => register5[24].IN1
register5[25] => register5[25].IN1
register5[26] => register5[26].IN1
register5[27] => register5[27].IN1
register5[28] => register5[28].IN1
register5[29] => register5[29].IN1
register5[30] => register5[30].IN1
register5[31] => register5[31].IN1
register6[0] => register6[0].IN1
register6[1] => register6[1].IN1
register6[2] => register6[2].IN1
register6[3] => register6[3].IN1
register6[4] => register6[4].IN1
register6[5] => register6[5].IN1
register6[6] => register6[6].IN1
register6[7] => register6[7].IN1
register6[8] => register6[8].IN1
register6[9] => register6[9].IN1
register6[10] => register6[10].IN1
register6[11] => register6[11].IN1
register6[12] => register6[12].IN1
register6[13] => register6[13].IN1
register6[14] => register6[14].IN1
register6[15] => register6[15].IN1
register6[16] => register6[16].IN1
register6[17] => register6[17].IN1
register6[18] => register6[18].IN1
register6[19] => register6[19].IN1
register6[20] => register6[20].IN1
register6[21] => register6[21].IN1
register6[22] => register6[22].IN1
register6[23] => register6[23].IN1
register6[24] => register6[24].IN1
register6[25] => register6[25].IN1
register6[26] => register6[26].IN1
register6[27] => register6[27].IN1
register6[28] => register6[28].IN1
register6[29] => register6[29].IN1
register6[30] => register6[30].IN1
register6[31] => register6[31].IN1
register7[0] => register7[0].IN1
register7[1] => register7[1].IN1
register7[2] => register7[2].IN1
register7[3] => register7[3].IN1
register7[4] => register7[4].IN1
register7[5] => register7[5].IN1
register7[6] => register7[6].IN1
register7[7] => register7[7].IN1
register7[8] => register7[8].IN1
register7[9] => register7[9].IN1
register7[10] => register7[10].IN1
register7[11] => register7[11].IN1
register7[12] => register7[12].IN1
register7[13] => register7[13].IN1
register7[14] => register7[14].IN1
register7[15] => register7[15].IN1
register7[16] => register7[16].IN1
register7[17] => register7[17].IN1
register7[18] => register7[18].IN1
register7[19] => register7[19].IN1
register7[20] => register7[20].IN1
register7[21] => register7[21].IN1
register7[22] => register7[22].IN1
register7[23] => register7[23].IN1
register7[24] => register7[24].IN1
register7[25] => register7[25].IN1
register7[26] => register7[26].IN1
register7[27] => register7[27].IN1
register7[28] => register7[28].IN1
register7[29] => register7[29].IN1
register7[30] => register7[30].IN1
register7[31] => register7[31].IN1
register_out[0] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[1] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[2] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[3] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[4] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[5] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[6] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[7] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[8] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[9] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[10] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[11] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[12] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[13] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[14] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[15] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[16] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[17] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[18] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[19] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[20] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[21] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[22] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[23] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[24] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[25] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[26] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[27] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[28] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[29] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[30] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[31] <= register_out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|regfile:my_regfile|mux_thirtytwo:muxA|mux_eight:mux_eight_three|mux_four:mux_four_zero
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
low_bit_select => bracket0[31].OUTPUTSELECT
low_bit_select => bracket0[30].OUTPUTSELECT
low_bit_select => bracket0[29].OUTPUTSELECT
low_bit_select => bracket0[28].OUTPUTSELECT
low_bit_select => bracket0[27].OUTPUTSELECT
low_bit_select => bracket0[26].OUTPUTSELECT
low_bit_select => bracket0[25].OUTPUTSELECT
low_bit_select => bracket0[24].OUTPUTSELECT
low_bit_select => bracket0[23].OUTPUTSELECT
low_bit_select => bracket0[22].OUTPUTSELECT
low_bit_select => bracket0[21].OUTPUTSELECT
low_bit_select => bracket0[20].OUTPUTSELECT
low_bit_select => bracket0[19].OUTPUTSELECT
low_bit_select => bracket0[18].OUTPUTSELECT
low_bit_select => bracket0[17].OUTPUTSELECT
low_bit_select => bracket0[16].OUTPUTSELECT
low_bit_select => bracket0[15].OUTPUTSELECT
low_bit_select => bracket0[14].OUTPUTSELECT
low_bit_select => bracket0[13].OUTPUTSELECT
low_bit_select => bracket0[12].OUTPUTSELECT
low_bit_select => bracket0[11].OUTPUTSELECT
low_bit_select => bracket0[10].OUTPUTSELECT
low_bit_select => bracket0[9].OUTPUTSELECT
low_bit_select => bracket0[8].OUTPUTSELECT
low_bit_select => bracket0[7].OUTPUTSELECT
low_bit_select => bracket0[6].OUTPUTSELECT
low_bit_select => bracket0[5].OUTPUTSELECT
low_bit_select => bracket0[4].OUTPUTSELECT
low_bit_select => bracket0[3].OUTPUTSELECT
low_bit_select => bracket0[2].OUTPUTSELECT
low_bit_select => bracket0[1].OUTPUTSELECT
low_bit_select => bracket0[0].OUTPUTSELECT
low_bit_select => bracket1[31].OUTPUTSELECT
low_bit_select => bracket1[30].OUTPUTSELECT
low_bit_select => bracket1[29].OUTPUTSELECT
low_bit_select => bracket1[28].OUTPUTSELECT
low_bit_select => bracket1[27].OUTPUTSELECT
low_bit_select => bracket1[26].OUTPUTSELECT
low_bit_select => bracket1[25].OUTPUTSELECT
low_bit_select => bracket1[24].OUTPUTSELECT
low_bit_select => bracket1[23].OUTPUTSELECT
low_bit_select => bracket1[22].OUTPUTSELECT
low_bit_select => bracket1[21].OUTPUTSELECT
low_bit_select => bracket1[20].OUTPUTSELECT
low_bit_select => bracket1[19].OUTPUTSELECT
low_bit_select => bracket1[18].OUTPUTSELECT
low_bit_select => bracket1[17].OUTPUTSELECT
low_bit_select => bracket1[16].OUTPUTSELECT
low_bit_select => bracket1[15].OUTPUTSELECT
low_bit_select => bracket1[14].OUTPUTSELECT
low_bit_select => bracket1[13].OUTPUTSELECT
low_bit_select => bracket1[12].OUTPUTSELECT
low_bit_select => bracket1[11].OUTPUTSELECT
low_bit_select => bracket1[10].OUTPUTSELECT
low_bit_select => bracket1[9].OUTPUTSELECT
low_bit_select => bracket1[8].OUTPUTSELECT
low_bit_select => bracket1[7].OUTPUTSELECT
low_bit_select => bracket1[6].OUTPUTSELECT
low_bit_select => bracket1[5].OUTPUTSELECT
low_bit_select => bracket1[4].OUTPUTSELECT
low_bit_select => bracket1[3].OUTPUTSELECT
low_bit_select => bracket1[2].OUTPUTSELECT
low_bit_select => bracket1[1].OUTPUTSELECT
low_bit_select => bracket1[0].OUTPUTSELECT
register0[0] => bracket0[0].DATAA
register0[1] => bracket0[1].DATAA
register0[2] => bracket0[2].DATAA
register0[3] => bracket0[3].DATAA
register0[4] => bracket0[4].DATAA
register0[5] => bracket0[5].DATAA
register0[6] => bracket0[6].DATAA
register0[7] => bracket0[7].DATAA
register0[8] => bracket0[8].DATAA
register0[9] => bracket0[9].DATAA
register0[10] => bracket0[10].DATAA
register0[11] => bracket0[11].DATAA
register0[12] => bracket0[12].DATAA
register0[13] => bracket0[13].DATAA
register0[14] => bracket0[14].DATAA
register0[15] => bracket0[15].DATAA
register0[16] => bracket0[16].DATAA
register0[17] => bracket0[17].DATAA
register0[18] => bracket0[18].DATAA
register0[19] => bracket0[19].DATAA
register0[20] => bracket0[20].DATAA
register0[21] => bracket0[21].DATAA
register0[22] => bracket0[22].DATAA
register0[23] => bracket0[23].DATAA
register0[24] => bracket0[24].DATAA
register0[25] => bracket0[25].DATAA
register0[26] => bracket0[26].DATAA
register0[27] => bracket0[27].DATAA
register0[28] => bracket0[28].DATAA
register0[29] => bracket0[29].DATAA
register0[30] => bracket0[30].DATAA
register0[31] => bracket0[31].DATAA
register1[0] => bracket0[0].DATAB
register1[1] => bracket0[1].DATAB
register1[2] => bracket0[2].DATAB
register1[3] => bracket0[3].DATAB
register1[4] => bracket0[4].DATAB
register1[5] => bracket0[5].DATAB
register1[6] => bracket0[6].DATAB
register1[7] => bracket0[7].DATAB
register1[8] => bracket0[8].DATAB
register1[9] => bracket0[9].DATAB
register1[10] => bracket0[10].DATAB
register1[11] => bracket0[11].DATAB
register1[12] => bracket0[12].DATAB
register1[13] => bracket0[13].DATAB
register1[14] => bracket0[14].DATAB
register1[15] => bracket0[15].DATAB
register1[16] => bracket0[16].DATAB
register1[17] => bracket0[17].DATAB
register1[18] => bracket0[18].DATAB
register1[19] => bracket0[19].DATAB
register1[20] => bracket0[20].DATAB
register1[21] => bracket0[21].DATAB
register1[22] => bracket0[22].DATAB
register1[23] => bracket0[23].DATAB
register1[24] => bracket0[24].DATAB
register1[25] => bracket0[25].DATAB
register1[26] => bracket0[26].DATAB
register1[27] => bracket0[27].DATAB
register1[28] => bracket0[28].DATAB
register1[29] => bracket0[29].DATAB
register1[30] => bracket0[30].DATAB
register1[31] => bracket0[31].DATAB
register2[0] => bracket1[0].DATAA
register2[1] => bracket1[1].DATAA
register2[2] => bracket1[2].DATAA
register2[3] => bracket1[3].DATAA
register2[4] => bracket1[4].DATAA
register2[5] => bracket1[5].DATAA
register2[6] => bracket1[6].DATAA
register2[7] => bracket1[7].DATAA
register2[8] => bracket1[8].DATAA
register2[9] => bracket1[9].DATAA
register2[10] => bracket1[10].DATAA
register2[11] => bracket1[11].DATAA
register2[12] => bracket1[12].DATAA
register2[13] => bracket1[13].DATAA
register2[14] => bracket1[14].DATAA
register2[15] => bracket1[15].DATAA
register2[16] => bracket1[16].DATAA
register2[17] => bracket1[17].DATAA
register2[18] => bracket1[18].DATAA
register2[19] => bracket1[19].DATAA
register2[20] => bracket1[20].DATAA
register2[21] => bracket1[21].DATAA
register2[22] => bracket1[22].DATAA
register2[23] => bracket1[23].DATAA
register2[24] => bracket1[24].DATAA
register2[25] => bracket1[25].DATAA
register2[26] => bracket1[26].DATAA
register2[27] => bracket1[27].DATAA
register2[28] => bracket1[28].DATAA
register2[29] => bracket1[29].DATAA
register2[30] => bracket1[30].DATAA
register2[31] => bracket1[31].DATAA
register3[0] => bracket1[0].DATAB
register3[1] => bracket1[1].DATAB
register3[2] => bracket1[2].DATAB
register3[3] => bracket1[3].DATAB
register3[4] => bracket1[4].DATAB
register3[5] => bracket1[5].DATAB
register3[6] => bracket1[6].DATAB
register3[7] => bracket1[7].DATAB
register3[8] => bracket1[8].DATAB
register3[9] => bracket1[9].DATAB
register3[10] => bracket1[10].DATAB
register3[11] => bracket1[11].DATAB
register3[12] => bracket1[12].DATAB
register3[13] => bracket1[13].DATAB
register3[14] => bracket1[14].DATAB
register3[15] => bracket1[15].DATAB
register3[16] => bracket1[16].DATAB
register3[17] => bracket1[17].DATAB
register3[18] => bracket1[18].DATAB
register3[19] => bracket1[19].DATAB
register3[20] => bracket1[20].DATAB
register3[21] => bracket1[21].DATAB
register3[22] => bracket1[22].DATAB
register3[23] => bracket1[23].DATAB
register3[24] => bracket1[24].DATAB
register3[25] => bracket1[25].DATAB
register3[26] => bracket1[26].DATAB
register3[27] => bracket1[27].DATAB
register3[28] => bracket1[28].DATAB
register3[29] => bracket1[29].DATAB
register3[30] => bracket1[30].DATAB
register3[31] => bracket1[31].DATAB
register_out[0] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[1] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[2] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[3] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[4] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[5] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[6] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[7] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[8] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[9] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[10] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[11] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[12] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[13] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[14] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[15] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[16] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[17] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[18] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[19] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[20] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[21] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[22] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[23] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[24] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[25] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[26] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[27] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[28] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[29] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[30] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[31] <= register_out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|regfile:my_regfile|mux_thirtytwo:muxA|mux_eight:mux_eight_three|mux_four:mux_four_one
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
low_bit_select => bracket0[31].OUTPUTSELECT
low_bit_select => bracket0[30].OUTPUTSELECT
low_bit_select => bracket0[29].OUTPUTSELECT
low_bit_select => bracket0[28].OUTPUTSELECT
low_bit_select => bracket0[27].OUTPUTSELECT
low_bit_select => bracket0[26].OUTPUTSELECT
low_bit_select => bracket0[25].OUTPUTSELECT
low_bit_select => bracket0[24].OUTPUTSELECT
low_bit_select => bracket0[23].OUTPUTSELECT
low_bit_select => bracket0[22].OUTPUTSELECT
low_bit_select => bracket0[21].OUTPUTSELECT
low_bit_select => bracket0[20].OUTPUTSELECT
low_bit_select => bracket0[19].OUTPUTSELECT
low_bit_select => bracket0[18].OUTPUTSELECT
low_bit_select => bracket0[17].OUTPUTSELECT
low_bit_select => bracket0[16].OUTPUTSELECT
low_bit_select => bracket0[15].OUTPUTSELECT
low_bit_select => bracket0[14].OUTPUTSELECT
low_bit_select => bracket0[13].OUTPUTSELECT
low_bit_select => bracket0[12].OUTPUTSELECT
low_bit_select => bracket0[11].OUTPUTSELECT
low_bit_select => bracket0[10].OUTPUTSELECT
low_bit_select => bracket0[9].OUTPUTSELECT
low_bit_select => bracket0[8].OUTPUTSELECT
low_bit_select => bracket0[7].OUTPUTSELECT
low_bit_select => bracket0[6].OUTPUTSELECT
low_bit_select => bracket0[5].OUTPUTSELECT
low_bit_select => bracket0[4].OUTPUTSELECT
low_bit_select => bracket0[3].OUTPUTSELECT
low_bit_select => bracket0[2].OUTPUTSELECT
low_bit_select => bracket0[1].OUTPUTSELECT
low_bit_select => bracket0[0].OUTPUTSELECT
low_bit_select => bracket1[31].OUTPUTSELECT
low_bit_select => bracket1[30].OUTPUTSELECT
low_bit_select => bracket1[29].OUTPUTSELECT
low_bit_select => bracket1[28].OUTPUTSELECT
low_bit_select => bracket1[27].OUTPUTSELECT
low_bit_select => bracket1[26].OUTPUTSELECT
low_bit_select => bracket1[25].OUTPUTSELECT
low_bit_select => bracket1[24].OUTPUTSELECT
low_bit_select => bracket1[23].OUTPUTSELECT
low_bit_select => bracket1[22].OUTPUTSELECT
low_bit_select => bracket1[21].OUTPUTSELECT
low_bit_select => bracket1[20].OUTPUTSELECT
low_bit_select => bracket1[19].OUTPUTSELECT
low_bit_select => bracket1[18].OUTPUTSELECT
low_bit_select => bracket1[17].OUTPUTSELECT
low_bit_select => bracket1[16].OUTPUTSELECT
low_bit_select => bracket1[15].OUTPUTSELECT
low_bit_select => bracket1[14].OUTPUTSELECT
low_bit_select => bracket1[13].OUTPUTSELECT
low_bit_select => bracket1[12].OUTPUTSELECT
low_bit_select => bracket1[11].OUTPUTSELECT
low_bit_select => bracket1[10].OUTPUTSELECT
low_bit_select => bracket1[9].OUTPUTSELECT
low_bit_select => bracket1[8].OUTPUTSELECT
low_bit_select => bracket1[7].OUTPUTSELECT
low_bit_select => bracket1[6].OUTPUTSELECT
low_bit_select => bracket1[5].OUTPUTSELECT
low_bit_select => bracket1[4].OUTPUTSELECT
low_bit_select => bracket1[3].OUTPUTSELECT
low_bit_select => bracket1[2].OUTPUTSELECT
low_bit_select => bracket1[1].OUTPUTSELECT
low_bit_select => bracket1[0].OUTPUTSELECT
register0[0] => bracket0[0].DATAA
register0[1] => bracket0[1].DATAA
register0[2] => bracket0[2].DATAA
register0[3] => bracket0[3].DATAA
register0[4] => bracket0[4].DATAA
register0[5] => bracket0[5].DATAA
register0[6] => bracket0[6].DATAA
register0[7] => bracket0[7].DATAA
register0[8] => bracket0[8].DATAA
register0[9] => bracket0[9].DATAA
register0[10] => bracket0[10].DATAA
register0[11] => bracket0[11].DATAA
register0[12] => bracket0[12].DATAA
register0[13] => bracket0[13].DATAA
register0[14] => bracket0[14].DATAA
register0[15] => bracket0[15].DATAA
register0[16] => bracket0[16].DATAA
register0[17] => bracket0[17].DATAA
register0[18] => bracket0[18].DATAA
register0[19] => bracket0[19].DATAA
register0[20] => bracket0[20].DATAA
register0[21] => bracket0[21].DATAA
register0[22] => bracket0[22].DATAA
register0[23] => bracket0[23].DATAA
register0[24] => bracket0[24].DATAA
register0[25] => bracket0[25].DATAA
register0[26] => bracket0[26].DATAA
register0[27] => bracket0[27].DATAA
register0[28] => bracket0[28].DATAA
register0[29] => bracket0[29].DATAA
register0[30] => bracket0[30].DATAA
register0[31] => bracket0[31].DATAA
register1[0] => bracket0[0].DATAB
register1[1] => bracket0[1].DATAB
register1[2] => bracket0[2].DATAB
register1[3] => bracket0[3].DATAB
register1[4] => bracket0[4].DATAB
register1[5] => bracket0[5].DATAB
register1[6] => bracket0[6].DATAB
register1[7] => bracket0[7].DATAB
register1[8] => bracket0[8].DATAB
register1[9] => bracket0[9].DATAB
register1[10] => bracket0[10].DATAB
register1[11] => bracket0[11].DATAB
register1[12] => bracket0[12].DATAB
register1[13] => bracket0[13].DATAB
register1[14] => bracket0[14].DATAB
register1[15] => bracket0[15].DATAB
register1[16] => bracket0[16].DATAB
register1[17] => bracket0[17].DATAB
register1[18] => bracket0[18].DATAB
register1[19] => bracket0[19].DATAB
register1[20] => bracket0[20].DATAB
register1[21] => bracket0[21].DATAB
register1[22] => bracket0[22].DATAB
register1[23] => bracket0[23].DATAB
register1[24] => bracket0[24].DATAB
register1[25] => bracket0[25].DATAB
register1[26] => bracket0[26].DATAB
register1[27] => bracket0[27].DATAB
register1[28] => bracket0[28].DATAB
register1[29] => bracket0[29].DATAB
register1[30] => bracket0[30].DATAB
register1[31] => bracket0[31].DATAB
register2[0] => bracket1[0].DATAA
register2[1] => bracket1[1].DATAA
register2[2] => bracket1[2].DATAA
register2[3] => bracket1[3].DATAA
register2[4] => bracket1[4].DATAA
register2[5] => bracket1[5].DATAA
register2[6] => bracket1[6].DATAA
register2[7] => bracket1[7].DATAA
register2[8] => bracket1[8].DATAA
register2[9] => bracket1[9].DATAA
register2[10] => bracket1[10].DATAA
register2[11] => bracket1[11].DATAA
register2[12] => bracket1[12].DATAA
register2[13] => bracket1[13].DATAA
register2[14] => bracket1[14].DATAA
register2[15] => bracket1[15].DATAA
register2[16] => bracket1[16].DATAA
register2[17] => bracket1[17].DATAA
register2[18] => bracket1[18].DATAA
register2[19] => bracket1[19].DATAA
register2[20] => bracket1[20].DATAA
register2[21] => bracket1[21].DATAA
register2[22] => bracket1[22].DATAA
register2[23] => bracket1[23].DATAA
register2[24] => bracket1[24].DATAA
register2[25] => bracket1[25].DATAA
register2[26] => bracket1[26].DATAA
register2[27] => bracket1[27].DATAA
register2[28] => bracket1[28].DATAA
register2[29] => bracket1[29].DATAA
register2[30] => bracket1[30].DATAA
register2[31] => bracket1[31].DATAA
register3[0] => bracket1[0].DATAB
register3[1] => bracket1[1].DATAB
register3[2] => bracket1[2].DATAB
register3[3] => bracket1[3].DATAB
register3[4] => bracket1[4].DATAB
register3[5] => bracket1[5].DATAB
register3[6] => bracket1[6].DATAB
register3[7] => bracket1[7].DATAB
register3[8] => bracket1[8].DATAB
register3[9] => bracket1[9].DATAB
register3[10] => bracket1[10].DATAB
register3[11] => bracket1[11].DATAB
register3[12] => bracket1[12].DATAB
register3[13] => bracket1[13].DATAB
register3[14] => bracket1[14].DATAB
register3[15] => bracket1[15].DATAB
register3[16] => bracket1[16].DATAB
register3[17] => bracket1[17].DATAB
register3[18] => bracket1[18].DATAB
register3[19] => bracket1[19].DATAB
register3[20] => bracket1[20].DATAB
register3[21] => bracket1[21].DATAB
register3[22] => bracket1[22].DATAB
register3[23] => bracket1[23].DATAB
register3[24] => bracket1[24].DATAB
register3[25] => bracket1[25].DATAB
register3[26] => bracket1[26].DATAB
register3[27] => bracket1[27].DATAB
register3[28] => bracket1[28].DATAB
register3[29] => bracket1[29].DATAB
register3[30] => bracket1[30].DATAB
register3[31] => bracket1[31].DATAB
register_out[0] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[1] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[2] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[3] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[4] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[5] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[6] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[7] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[8] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[9] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[10] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[11] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[12] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[13] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[14] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[15] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[16] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[17] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[18] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[19] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[20] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[21] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[22] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[23] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[24] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[25] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[26] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[27] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[28] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[29] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[30] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[31] <= register_out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|regfile:my_regfile|mux_thirtytwo:muxA|mux_four:mux_results
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
low_bit_select => bracket0[31].OUTPUTSELECT
low_bit_select => bracket0[30].OUTPUTSELECT
low_bit_select => bracket0[29].OUTPUTSELECT
low_bit_select => bracket0[28].OUTPUTSELECT
low_bit_select => bracket0[27].OUTPUTSELECT
low_bit_select => bracket0[26].OUTPUTSELECT
low_bit_select => bracket0[25].OUTPUTSELECT
low_bit_select => bracket0[24].OUTPUTSELECT
low_bit_select => bracket0[23].OUTPUTSELECT
low_bit_select => bracket0[22].OUTPUTSELECT
low_bit_select => bracket0[21].OUTPUTSELECT
low_bit_select => bracket0[20].OUTPUTSELECT
low_bit_select => bracket0[19].OUTPUTSELECT
low_bit_select => bracket0[18].OUTPUTSELECT
low_bit_select => bracket0[17].OUTPUTSELECT
low_bit_select => bracket0[16].OUTPUTSELECT
low_bit_select => bracket0[15].OUTPUTSELECT
low_bit_select => bracket0[14].OUTPUTSELECT
low_bit_select => bracket0[13].OUTPUTSELECT
low_bit_select => bracket0[12].OUTPUTSELECT
low_bit_select => bracket0[11].OUTPUTSELECT
low_bit_select => bracket0[10].OUTPUTSELECT
low_bit_select => bracket0[9].OUTPUTSELECT
low_bit_select => bracket0[8].OUTPUTSELECT
low_bit_select => bracket0[7].OUTPUTSELECT
low_bit_select => bracket0[6].OUTPUTSELECT
low_bit_select => bracket0[5].OUTPUTSELECT
low_bit_select => bracket0[4].OUTPUTSELECT
low_bit_select => bracket0[3].OUTPUTSELECT
low_bit_select => bracket0[2].OUTPUTSELECT
low_bit_select => bracket0[1].OUTPUTSELECT
low_bit_select => bracket0[0].OUTPUTSELECT
low_bit_select => bracket1[31].OUTPUTSELECT
low_bit_select => bracket1[30].OUTPUTSELECT
low_bit_select => bracket1[29].OUTPUTSELECT
low_bit_select => bracket1[28].OUTPUTSELECT
low_bit_select => bracket1[27].OUTPUTSELECT
low_bit_select => bracket1[26].OUTPUTSELECT
low_bit_select => bracket1[25].OUTPUTSELECT
low_bit_select => bracket1[24].OUTPUTSELECT
low_bit_select => bracket1[23].OUTPUTSELECT
low_bit_select => bracket1[22].OUTPUTSELECT
low_bit_select => bracket1[21].OUTPUTSELECT
low_bit_select => bracket1[20].OUTPUTSELECT
low_bit_select => bracket1[19].OUTPUTSELECT
low_bit_select => bracket1[18].OUTPUTSELECT
low_bit_select => bracket1[17].OUTPUTSELECT
low_bit_select => bracket1[16].OUTPUTSELECT
low_bit_select => bracket1[15].OUTPUTSELECT
low_bit_select => bracket1[14].OUTPUTSELECT
low_bit_select => bracket1[13].OUTPUTSELECT
low_bit_select => bracket1[12].OUTPUTSELECT
low_bit_select => bracket1[11].OUTPUTSELECT
low_bit_select => bracket1[10].OUTPUTSELECT
low_bit_select => bracket1[9].OUTPUTSELECT
low_bit_select => bracket1[8].OUTPUTSELECT
low_bit_select => bracket1[7].OUTPUTSELECT
low_bit_select => bracket1[6].OUTPUTSELECT
low_bit_select => bracket1[5].OUTPUTSELECT
low_bit_select => bracket1[4].OUTPUTSELECT
low_bit_select => bracket1[3].OUTPUTSELECT
low_bit_select => bracket1[2].OUTPUTSELECT
low_bit_select => bracket1[1].OUTPUTSELECT
low_bit_select => bracket1[0].OUTPUTSELECT
register0[0] => bracket0[0].DATAA
register0[1] => bracket0[1].DATAA
register0[2] => bracket0[2].DATAA
register0[3] => bracket0[3].DATAA
register0[4] => bracket0[4].DATAA
register0[5] => bracket0[5].DATAA
register0[6] => bracket0[6].DATAA
register0[7] => bracket0[7].DATAA
register0[8] => bracket0[8].DATAA
register0[9] => bracket0[9].DATAA
register0[10] => bracket0[10].DATAA
register0[11] => bracket0[11].DATAA
register0[12] => bracket0[12].DATAA
register0[13] => bracket0[13].DATAA
register0[14] => bracket0[14].DATAA
register0[15] => bracket0[15].DATAA
register0[16] => bracket0[16].DATAA
register0[17] => bracket0[17].DATAA
register0[18] => bracket0[18].DATAA
register0[19] => bracket0[19].DATAA
register0[20] => bracket0[20].DATAA
register0[21] => bracket0[21].DATAA
register0[22] => bracket0[22].DATAA
register0[23] => bracket0[23].DATAA
register0[24] => bracket0[24].DATAA
register0[25] => bracket0[25].DATAA
register0[26] => bracket0[26].DATAA
register0[27] => bracket0[27].DATAA
register0[28] => bracket0[28].DATAA
register0[29] => bracket0[29].DATAA
register0[30] => bracket0[30].DATAA
register0[31] => bracket0[31].DATAA
register1[0] => bracket0[0].DATAB
register1[1] => bracket0[1].DATAB
register1[2] => bracket0[2].DATAB
register1[3] => bracket0[3].DATAB
register1[4] => bracket0[4].DATAB
register1[5] => bracket0[5].DATAB
register1[6] => bracket0[6].DATAB
register1[7] => bracket0[7].DATAB
register1[8] => bracket0[8].DATAB
register1[9] => bracket0[9].DATAB
register1[10] => bracket0[10].DATAB
register1[11] => bracket0[11].DATAB
register1[12] => bracket0[12].DATAB
register1[13] => bracket0[13].DATAB
register1[14] => bracket0[14].DATAB
register1[15] => bracket0[15].DATAB
register1[16] => bracket0[16].DATAB
register1[17] => bracket0[17].DATAB
register1[18] => bracket0[18].DATAB
register1[19] => bracket0[19].DATAB
register1[20] => bracket0[20].DATAB
register1[21] => bracket0[21].DATAB
register1[22] => bracket0[22].DATAB
register1[23] => bracket0[23].DATAB
register1[24] => bracket0[24].DATAB
register1[25] => bracket0[25].DATAB
register1[26] => bracket0[26].DATAB
register1[27] => bracket0[27].DATAB
register1[28] => bracket0[28].DATAB
register1[29] => bracket0[29].DATAB
register1[30] => bracket0[30].DATAB
register1[31] => bracket0[31].DATAB
register2[0] => bracket1[0].DATAA
register2[1] => bracket1[1].DATAA
register2[2] => bracket1[2].DATAA
register2[3] => bracket1[3].DATAA
register2[4] => bracket1[4].DATAA
register2[5] => bracket1[5].DATAA
register2[6] => bracket1[6].DATAA
register2[7] => bracket1[7].DATAA
register2[8] => bracket1[8].DATAA
register2[9] => bracket1[9].DATAA
register2[10] => bracket1[10].DATAA
register2[11] => bracket1[11].DATAA
register2[12] => bracket1[12].DATAA
register2[13] => bracket1[13].DATAA
register2[14] => bracket1[14].DATAA
register2[15] => bracket1[15].DATAA
register2[16] => bracket1[16].DATAA
register2[17] => bracket1[17].DATAA
register2[18] => bracket1[18].DATAA
register2[19] => bracket1[19].DATAA
register2[20] => bracket1[20].DATAA
register2[21] => bracket1[21].DATAA
register2[22] => bracket1[22].DATAA
register2[23] => bracket1[23].DATAA
register2[24] => bracket1[24].DATAA
register2[25] => bracket1[25].DATAA
register2[26] => bracket1[26].DATAA
register2[27] => bracket1[27].DATAA
register2[28] => bracket1[28].DATAA
register2[29] => bracket1[29].DATAA
register2[30] => bracket1[30].DATAA
register2[31] => bracket1[31].DATAA
register3[0] => bracket1[0].DATAB
register3[1] => bracket1[1].DATAB
register3[2] => bracket1[2].DATAB
register3[3] => bracket1[3].DATAB
register3[4] => bracket1[4].DATAB
register3[5] => bracket1[5].DATAB
register3[6] => bracket1[6].DATAB
register3[7] => bracket1[7].DATAB
register3[8] => bracket1[8].DATAB
register3[9] => bracket1[9].DATAB
register3[10] => bracket1[10].DATAB
register3[11] => bracket1[11].DATAB
register3[12] => bracket1[12].DATAB
register3[13] => bracket1[13].DATAB
register3[14] => bracket1[14].DATAB
register3[15] => bracket1[15].DATAB
register3[16] => bracket1[16].DATAB
register3[17] => bracket1[17].DATAB
register3[18] => bracket1[18].DATAB
register3[19] => bracket1[19].DATAB
register3[20] => bracket1[20].DATAB
register3[21] => bracket1[21].DATAB
register3[22] => bracket1[22].DATAB
register3[23] => bracket1[23].DATAB
register3[24] => bracket1[24].DATAB
register3[25] => bracket1[25].DATAB
register3[26] => bracket1[26].DATAB
register3[27] => bracket1[27].DATAB
register3[28] => bracket1[28].DATAB
register3[29] => bracket1[29].DATAB
register3[30] => bracket1[30].DATAB
register3[31] => bracket1[31].DATAB
register_out[0] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[1] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[2] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[3] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[4] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[5] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[6] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[7] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[8] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[9] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[10] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[11] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[12] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[13] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[14] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[15] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[16] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[17] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[18] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[19] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[20] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[21] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[22] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[23] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[24] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[25] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[26] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[27] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[28] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[29] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[30] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[31] <= register_out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|regfile:my_regfile|mux_thirtytwo:muxB
five_bit_select[0] => three_of_five_bits[0].IN4
five_bit_select[1] => three_of_five_bits[1].IN4
five_bit_select[2] => three_of_five_bits[2].IN4
five_bit_select[3] => two_of_five_bits[0].IN1
five_bit_select[4] => two_of_five_bits[1].IN1
register0[0] => register0[0].IN1
register0[1] => register0[1].IN1
register0[2] => register0[2].IN1
register0[3] => register0[3].IN1
register0[4] => register0[4].IN1
register0[5] => register0[5].IN1
register0[6] => register0[6].IN1
register0[7] => register0[7].IN1
register0[8] => register0[8].IN1
register0[9] => register0[9].IN1
register0[10] => register0[10].IN1
register0[11] => register0[11].IN1
register0[12] => register0[12].IN1
register0[13] => register0[13].IN1
register0[14] => register0[14].IN1
register0[15] => register0[15].IN1
register0[16] => register0[16].IN1
register0[17] => register0[17].IN1
register0[18] => register0[18].IN1
register0[19] => register0[19].IN1
register0[20] => register0[20].IN1
register0[21] => register0[21].IN1
register0[22] => register0[22].IN1
register0[23] => register0[23].IN1
register0[24] => register0[24].IN1
register0[25] => register0[25].IN1
register0[26] => register0[26].IN1
register0[27] => register0[27].IN1
register0[28] => register0[28].IN1
register0[29] => register0[29].IN1
register0[30] => register0[30].IN1
register0[31] => register0[31].IN1
register1[0] => register1[0].IN1
register1[1] => register1[1].IN1
register1[2] => register1[2].IN1
register1[3] => register1[3].IN1
register1[4] => register1[4].IN1
register1[5] => register1[5].IN1
register1[6] => register1[6].IN1
register1[7] => register1[7].IN1
register1[8] => register1[8].IN1
register1[9] => register1[9].IN1
register1[10] => register1[10].IN1
register1[11] => register1[11].IN1
register1[12] => register1[12].IN1
register1[13] => register1[13].IN1
register1[14] => register1[14].IN1
register1[15] => register1[15].IN1
register1[16] => register1[16].IN1
register1[17] => register1[17].IN1
register1[18] => register1[18].IN1
register1[19] => register1[19].IN1
register1[20] => register1[20].IN1
register1[21] => register1[21].IN1
register1[22] => register1[22].IN1
register1[23] => register1[23].IN1
register1[24] => register1[24].IN1
register1[25] => register1[25].IN1
register1[26] => register1[26].IN1
register1[27] => register1[27].IN1
register1[28] => register1[28].IN1
register1[29] => register1[29].IN1
register1[30] => register1[30].IN1
register1[31] => register1[31].IN1
register2[0] => register2[0].IN1
register2[1] => register2[1].IN1
register2[2] => register2[2].IN1
register2[3] => register2[3].IN1
register2[4] => register2[4].IN1
register2[5] => register2[5].IN1
register2[6] => register2[6].IN1
register2[7] => register2[7].IN1
register2[8] => register2[8].IN1
register2[9] => register2[9].IN1
register2[10] => register2[10].IN1
register2[11] => register2[11].IN1
register2[12] => register2[12].IN1
register2[13] => register2[13].IN1
register2[14] => register2[14].IN1
register2[15] => register2[15].IN1
register2[16] => register2[16].IN1
register2[17] => register2[17].IN1
register2[18] => register2[18].IN1
register2[19] => register2[19].IN1
register2[20] => register2[20].IN1
register2[21] => register2[21].IN1
register2[22] => register2[22].IN1
register2[23] => register2[23].IN1
register2[24] => register2[24].IN1
register2[25] => register2[25].IN1
register2[26] => register2[26].IN1
register2[27] => register2[27].IN1
register2[28] => register2[28].IN1
register2[29] => register2[29].IN1
register2[30] => register2[30].IN1
register2[31] => register2[31].IN1
register3[0] => register3[0].IN1
register3[1] => register3[1].IN1
register3[2] => register3[2].IN1
register3[3] => register3[3].IN1
register3[4] => register3[4].IN1
register3[5] => register3[5].IN1
register3[6] => register3[6].IN1
register3[7] => register3[7].IN1
register3[8] => register3[8].IN1
register3[9] => register3[9].IN1
register3[10] => register3[10].IN1
register3[11] => register3[11].IN1
register3[12] => register3[12].IN1
register3[13] => register3[13].IN1
register3[14] => register3[14].IN1
register3[15] => register3[15].IN1
register3[16] => register3[16].IN1
register3[17] => register3[17].IN1
register3[18] => register3[18].IN1
register3[19] => register3[19].IN1
register3[20] => register3[20].IN1
register3[21] => register3[21].IN1
register3[22] => register3[22].IN1
register3[23] => register3[23].IN1
register3[24] => register3[24].IN1
register3[25] => register3[25].IN1
register3[26] => register3[26].IN1
register3[27] => register3[27].IN1
register3[28] => register3[28].IN1
register3[29] => register3[29].IN1
register3[30] => register3[30].IN1
register3[31] => register3[31].IN1
register4[0] => register4[0].IN1
register4[1] => register4[1].IN1
register4[2] => register4[2].IN1
register4[3] => register4[3].IN1
register4[4] => register4[4].IN1
register4[5] => register4[5].IN1
register4[6] => register4[6].IN1
register4[7] => register4[7].IN1
register4[8] => register4[8].IN1
register4[9] => register4[9].IN1
register4[10] => register4[10].IN1
register4[11] => register4[11].IN1
register4[12] => register4[12].IN1
register4[13] => register4[13].IN1
register4[14] => register4[14].IN1
register4[15] => register4[15].IN1
register4[16] => register4[16].IN1
register4[17] => register4[17].IN1
register4[18] => register4[18].IN1
register4[19] => register4[19].IN1
register4[20] => register4[20].IN1
register4[21] => register4[21].IN1
register4[22] => register4[22].IN1
register4[23] => register4[23].IN1
register4[24] => register4[24].IN1
register4[25] => register4[25].IN1
register4[26] => register4[26].IN1
register4[27] => register4[27].IN1
register4[28] => register4[28].IN1
register4[29] => register4[29].IN1
register4[30] => register4[30].IN1
register4[31] => register4[31].IN1
register5[0] => register5[0].IN1
register5[1] => register5[1].IN1
register5[2] => register5[2].IN1
register5[3] => register5[3].IN1
register5[4] => register5[4].IN1
register5[5] => register5[5].IN1
register5[6] => register5[6].IN1
register5[7] => register5[7].IN1
register5[8] => register5[8].IN1
register5[9] => register5[9].IN1
register5[10] => register5[10].IN1
register5[11] => register5[11].IN1
register5[12] => register5[12].IN1
register5[13] => register5[13].IN1
register5[14] => register5[14].IN1
register5[15] => register5[15].IN1
register5[16] => register5[16].IN1
register5[17] => register5[17].IN1
register5[18] => register5[18].IN1
register5[19] => register5[19].IN1
register5[20] => register5[20].IN1
register5[21] => register5[21].IN1
register5[22] => register5[22].IN1
register5[23] => register5[23].IN1
register5[24] => register5[24].IN1
register5[25] => register5[25].IN1
register5[26] => register5[26].IN1
register5[27] => register5[27].IN1
register5[28] => register5[28].IN1
register5[29] => register5[29].IN1
register5[30] => register5[30].IN1
register5[31] => register5[31].IN1
register6[0] => register6[0].IN1
register6[1] => register6[1].IN1
register6[2] => register6[2].IN1
register6[3] => register6[3].IN1
register6[4] => register6[4].IN1
register6[5] => register6[5].IN1
register6[6] => register6[6].IN1
register6[7] => register6[7].IN1
register6[8] => register6[8].IN1
register6[9] => register6[9].IN1
register6[10] => register6[10].IN1
register6[11] => register6[11].IN1
register6[12] => register6[12].IN1
register6[13] => register6[13].IN1
register6[14] => register6[14].IN1
register6[15] => register6[15].IN1
register6[16] => register6[16].IN1
register6[17] => register6[17].IN1
register6[18] => register6[18].IN1
register6[19] => register6[19].IN1
register6[20] => register6[20].IN1
register6[21] => register6[21].IN1
register6[22] => register6[22].IN1
register6[23] => register6[23].IN1
register6[24] => register6[24].IN1
register6[25] => register6[25].IN1
register6[26] => register6[26].IN1
register6[27] => register6[27].IN1
register6[28] => register6[28].IN1
register6[29] => register6[29].IN1
register6[30] => register6[30].IN1
register6[31] => register6[31].IN1
register7[0] => register7[0].IN1
register7[1] => register7[1].IN1
register7[2] => register7[2].IN1
register7[3] => register7[3].IN1
register7[4] => register7[4].IN1
register7[5] => register7[5].IN1
register7[6] => register7[6].IN1
register7[7] => register7[7].IN1
register7[8] => register7[8].IN1
register7[9] => register7[9].IN1
register7[10] => register7[10].IN1
register7[11] => register7[11].IN1
register7[12] => register7[12].IN1
register7[13] => register7[13].IN1
register7[14] => register7[14].IN1
register7[15] => register7[15].IN1
register7[16] => register7[16].IN1
register7[17] => register7[17].IN1
register7[18] => register7[18].IN1
register7[19] => register7[19].IN1
register7[20] => register7[20].IN1
register7[21] => register7[21].IN1
register7[22] => register7[22].IN1
register7[23] => register7[23].IN1
register7[24] => register7[24].IN1
register7[25] => register7[25].IN1
register7[26] => register7[26].IN1
register7[27] => register7[27].IN1
register7[28] => register7[28].IN1
register7[29] => register7[29].IN1
register7[30] => register7[30].IN1
register7[31] => register7[31].IN1
register8[0] => register8[0].IN1
register8[1] => register8[1].IN1
register8[2] => register8[2].IN1
register8[3] => register8[3].IN1
register8[4] => register8[4].IN1
register8[5] => register8[5].IN1
register8[6] => register8[6].IN1
register8[7] => register8[7].IN1
register8[8] => register8[8].IN1
register8[9] => register8[9].IN1
register8[10] => register8[10].IN1
register8[11] => register8[11].IN1
register8[12] => register8[12].IN1
register8[13] => register8[13].IN1
register8[14] => register8[14].IN1
register8[15] => register8[15].IN1
register8[16] => register8[16].IN1
register8[17] => register8[17].IN1
register8[18] => register8[18].IN1
register8[19] => register8[19].IN1
register8[20] => register8[20].IN1
register8[21] => register8[21].IN1
register8[22] => register8[22].IN1
register8[23] => register8[23].IN1
register8[24] => register8[24].IN1
register8[25] => register8[25].IN1
register8[26] => register8[26].IN1
register8[27] => register8[27].IN1
register8[28] => register8[28].IN1
register8[29] => register8[29].IN1
register8[30] => register8[30].IN1
register8[31] => register8[31].IN1
register9[0] => register9[0].IN1
register9[1] => register9[1].IN1
register9[2] => register9[2].IN1
register9[3] => register9[3].IN1
register9[4] => register9[4].IN1
register9[5] => register9[5].IN1
register9[6] => register9[6].IN1
register9[7] => register9[7].IN1
register9[8] => register9[8].IN1
register9[9] => register9[9].IN1
register9[10] => register9[10].IN1
register9[11] => register9[11].IN1
register9[12] => register9[12].IN1
register9[13] => register9[13].IN1
register9[14] => register9[14].IN1
register9[15] => register9[15].IN1
register9[16] => register9[16].IN1
register9[17] => register9[17].IN1
register9[18] => register9[18].IN1
register9[19] => register9[19].IN1
register9[20] => register9[20].IN1
register9[21] => register9[21].IN1
register9[22] => register9[22].IN1
register9[23] => register9[23].IN1
register9[24] => register9[24].IN1
register9[25] => register9[25].IN1
register9[26] => register9[26].IN1
register9[27] => register9[27].IN1
register9[28] => register9[28].IN1
register9[29] => register9[29].IN1
register9[30] => register9[30].IN1
register9[31] => register9[31].IN1
register10[0] => register10[0].IN1
register10[1] => register10[1].IN1
register10[2] => register10[2].IN1
register10[3] => register10[3].IN1
register10[4] => register10[4].IN1
register10[5] => register10[5].IN1
register10[6] => register10[6].IN1
register10[7] => register10[7].IN1
register10[8] => register10[8].IN1
register10[9] => register10[9].IN1
register10[10] => register10[10].IN1
register10[11] => register10[11].IN1
register10[12] => register10[12].IN1
register10[13] => register10[13].IN1
register10[14] => register10[14].IN1
register10[15] => register10[15].IN1
register10[16] => register10[16].IN1
register10[17] => register10[17].IN1
register10[18] => register10[18].IN1
register10[19] => register10[19].IN1
register10[20] => register10[20].IN1
register10[21] => register10[21].IN1
register10[22] => register10[22].IN1
register10[23] => register10[23].IN1
register10[24] => register10[24].IN1
register10[25] => register10[25].IN1
register10[26] => register10[26].IN1
register10[27] => register10[27].IN1
register10[28] => register10[28].IN1
register10[29] => register10[29].IN1
register10[30] => register10[30].IN1
register10[31] => register10[31].IN1
register11[0] => register11[0].IN1
register11[1] => register11[1].IN1
register11[2] => register11[2].IN1
register11[3] => register11[3].IN1
register11[4] => register11[4].IN1
register11[5] => register11[5].IN1
register11[6] => register11[6].IN1
register11[7] => register11[7].IN1
register11[8] => register11[8].IN1
register11[9] => register11[9].IN1
register11[10] => register11[10].IN1
register11[11] => register11[11].IN1
register11[12] => register11[12].IN1
register11[13] => register11[13].IN1
register11[14] => register11[14].IN1
register11[15] => register11[15].IN1
register11[16] => register11[16].IN1
register11[17] => register11[17].IN1
register11[18] => register11[18].IN1
register11[19] => register11[19].IN1
register11[20] => register11[20].IN1
register11[21] => register11[21].IN1
register11[22] => register11[22].IN1
register11[23] => register11[23].IN1
register11[24] => register11[24].IN1
register11[25] => register11[25].IN1
register11[26] => register11[26].IN1
register11[27] => register11[27].IN1
register11[28] => register11[28].IN1
register11[29] => register11[29].IN1
register11[30] => register11[30].IN1
register11[31] => register11[31].IN1
register12[0] => register12[0].IN1
register12[1] => register12[1].IN1
register12[2] => register12[2].IN1
register12[3] => register12[3].IN1
register12[4] => register12[4].IN1
register12[5] => register12[5].IN1
register12[6] => register12[6].IN1
register12[7] => register12[7].IN1
register12[8] => register12[8].IN1
register12[9] => register12[9].IN1
register12[10] => register12[10].IN1
register12[11] => register12[11].IN1
register12[12] => register12[12].IN1
register12[13] => register12[13].IN1
register12[14] => register12[14].IN1
register12[15] => register12[15].IN1
register12[16] => register12[16].IN1
register12[17] => register12[17].IN1
register12[18] => register12[18].IN1
register12[19] => register12[19].IN1
register12[20] => register12[20].IN1
register12[21] => register12[21].IN1
register12[22] => register12[22].IN1
register12[23] => register12[23].IN1
register12[24] => register12[24].IN1
register12[25] => register12[25].IN1
register12[26] => register12[26].IN1
register12[27] => register12[27].IN1
register12[28] => register12[28].IN1
register12[29] => register12[29].IN1
register12[30] => register12[30].IN1
register12[31] => register12[31].IN1
register13[0] => register13[0].IN1
register13[1] => register13[1].IN1
register13[2] => register13[2].IN1
register13[3] => register13[3].IN1
register13[4] => register13[4].IN1
register13[5] => register13[5].IN1
register13[6] => register13[6].IN1
register13[7] => register13[7].IN1
register13[8] => register13[8].IN1
register13[9] => register13[9].IN1
register13[10] => register13[10].IN1
register13[11] => register13[11].IN1
register13[12] => register13[12].IN1
register13[13] => register13[13].IN1
register13[14] => register13[14].IN1
register13[15] => register13[15].IN1
register13[16] => register13[16].IN1
register13[17] => register13[17].IN1
register13[18] => register13[18].IN1
register13[19] => register13[19].IN1
register13[20] => register13[20].IN1
register13[21] => register13[21].IN1
register13[22] => register13[22].IN1
register13[23] => register13[23].IN1
register13[24] => register13[24].IN1
register13[25] => register13[25].IN1
register13[26] => register13[26].IN1
register13[27] => register13[27].IN1
register13[28] => register13[28].IN1
register13[29] => register13[29].IN1
register13[30] => register13[30].IN1
register13[31] => register13[31].IN1
register14[0] => register14[0].IN1
register14[1] => register14[1].IN1
register14[2] => register14[2].IN1
register14[3] => register14[3].IN1
register14[4] => register14[4].IN1
register14[5] => register14[5].IN1
register14[6] => register14[6].IN1
register14[7] => register14[7].IN1
register14[8] => register14[8].IN1
register14[9] => register14[9].IN1
register14[10] => register14[10].IN1
register14[11] => register14[11].IN1
register14[12] => register14[12].IN1
register14[13] => register14[13].IN1
register14[14] => register14[14].IN1
register14[15] => register14[15].IN1
register14[16] => register14[16].IN1
register14[17] => register14[17].IN1
register14[18] => register14[18].IN1
register14[19] => register14[19].IN1
register14[20] => register14[20].IN1
register14[21] => register14[21].IN1
register14[22] => register14[22].IN1
register14[23] => register14[23].IN1
register14[24] => register14[24].IN1
register14[25] => register14[25].IN1
register14[26] => register14[26].IN1
register14[27] => register14[27].IN1
register14[28] => register14[28].IN1
register14[29] => register14[29].IN1
register14[30] => register14[30].IN1
register14[31] => register14[31].IN1
register15[0] => register15[0].IN1
register15[1] => register15[1].IN1
register15[2] => register15[2].IN1
register15[3] => register15[3].IN1
register15[4] => register15[4].IN1
register15[5] => register15[5].IN1
register15[6] => register15[6].IN1
register15[7] => register15[7].IN1
register15[8] => register15[8].IN1
register15[9] => register15[9].IN1
register15[10] => register15[10].IN1
register15[11] => register15[11].IN1
register15[12] => register15[12].IN1
register15[13] => register15[13].IN1
register15[14] => register15[14].IN1
register15[15] => register15[15].IN1
register15[16] => register15[16].IN1
register15[17] => register15[17].IN1
register15[18] => register15[18].IN1
register15[19] => register15[19].IN1
register15[20] => register15[20].IN1
register15[21] => register15[21].IN1
register15[22] => register15[22].IN1
register15[23] => register15[23].IN1
register15[24] => register15[24].IN1
register15[25] => register15[25].IN1
register15[26] => register15[26].IN1
register15[27] => register15[27].IN1
register15[28] => register15[28].IN1
register15[29] => register15[29].IN1
register15[30] => register15[30].IN1
register15[31] => register15[31].IN1
register16[0] => register16[0].IN1
register16[1] => register16[1].IN1
register16[2] => register16[2].IN1
register16[3] => register16[3].IN1
register16[4] => register16[4].IN1
register16[5] => register16[5].IN1
register16[6] => register16[6].IN1
register16[7] => register16[7].IN1
register16[8] => register16[8].IN1
register16[9] => register16[9].IN1
register16[10] => register16[10].IN1
register16[11] => register16[11].IN1
register16[12] => register16[12].IN1
register16[13] => register16[13].IN1
register16[14] => register16[14].IN1
register16[15] => register16[15].IN1
register16[16] => register16[16].IN1
register16[17] => register16[17].IN1
register16[18] => register16[18].IN1
register16[19] => register16[19].IN1
register16[20] => register16[20].IN1
register16[21] => register16[21].IN1
register16[22] => register16[22].IN1
register16[23] => register16[23].IN1
register16[24] => register16[24].IN1
register16[25] => register16[25].IN1
register16[26] => register16[26].IN1
register16[27] => register16[27].IN1
register16[28] => register16[28].IN1
register16[29] => register16[29].IN1
register16[30] => register16[30].IN1
register16[31] => register16[31].IN1
register17[0] => register17[0].IN1
register17[1] => register17[1].IN1
register17[2] => register17[2].IN1
register17[3] => register17[3].IN1
register17[4] => register17[4].IN1
register17[5] => register17[5].IN1
register17[6] => register17[6].IN1
register17[7] => register17[7].IN1
register17[8] => register17[8].IN1
register17[9] => register17[9].IN1
register17[10] => register17[10].IN1
register17[11] => register17[11].IN1
register17[12] => register17[12].IN1
register17[13] => register17[13].IN1
register17[14] => register17[14].IN1
register17[15] => register17[15].IN1
register17[16] => register17[16].IN1
register17[17] => register17[17].IN1
register17[18] => register17[18].IN1
register17[19] => register17[19].IN1
register17[20] => register17[20].IN1
register17[21] => register17[21].IN1
register17[22] => register17[22].IN1
register17[23] => register17[23].IN1
register17[24] => register17[24].IN1
register17[25] => register17[25].IN1
register17[26] => register17[26].IN1
register17[27] => register17[27].IN1
register17[28] => register17[28].IN1
register17[29] => register17[29].IN1
register17[30] => register17[30].IN1
register17[31] => register17[31].IN1
register18[0] => register18[0].IN1
register18[1] => register18[1].IN1
register18[2] => register18[2].IN1
register18[3] => register18[3].IN1
register18[4] => register18[4].IN1
register18[5] => register18[5].IN1
register18[6] => register18[6].IN1
register18[7] => register18[7].IN1
register18[8] => register18[8].IN1
register18[9] => register18[9].IN1
register18[10] => register18[10].IN1
register18[11] => register18[11].IN1
register18[12] => register18[12].IN1
register18[13] => register18[13].IN1
register18[14] => register18[14].IN1
register18[15] => register18[15].IN1
register18[16] => register18[16].IN1
register18[17] => register18[17].IN1
register18[18] => register18[18].IN1
register18[19] => register18[19].IN1
register18[20] => register18[20].IN1
register18[21] => register18[21].IN1
register18[22] => register18[22].IN1
register18[23] => register18[23].IN1
register18[24] => register18[24].IN1
register18[25] => register18[25].IN1
register18[26] => register18[26].IN1
register18[27] => register18[27].IN1
register18[28] => register18[28].IN1
register18[29] => register18[29].IN1
register18[30] => register18[30].IN1
register18[31] => register18[31].IN1
register19[0] => register19[0].IN1
register19[1] => register19[1].IN1
register19[2] => register19[2].IN1
register19[3] => register19[3].IN1
register19[4] => register19[4].IN1
register19[5] => register19[5].IN1
register19[6] => register19[6].IN1
register19[7] => register19[7].IN1
register19[8] => register19[8].IN1
register19[9] => register19[9].IN1
register19[10] => register19[10].IN1
register19[11] => register19[11].IN1
register19[12] => register19[12].IN1
register19[13] => register19[13].IN1
register19[14] => register19[14].IN1
register19[15] => register19[15].IN1
register19[16] => register19[16].IN1
register19[17] => register19[17].IN1
register19[18] => register19[18].IN1
register19[19] => register19[19].IN1
register19[20] => register19[20].IN1
register19[21] => register19[21].IN1
register19[22] => register19[22].IN1
register19[23] => register19[23].IN1
register19[24] => register19[24].IN1
register19[25] => register19[25].IN1
register19[26] => register19[26].IN1
register19[27] => register19[27].IN1
register19[28] => register19[28].IN1
register19[29] => register19[29].IN1
register19[30] => register19[30].IN1
register19[31] => register19[31].IN1
register20[0] => register20[0].IN1
register20[1] => register20[1].IN1
register20[2] => register20[2].IN1
register20[3] => register20[3].IN1
register20[4] => register20[4].IN1
register20[5] => register20[5].IN1
register20[6] => register20[6].IN1
register20[7] => register20[7].IN1
register20[8] => register20[8].IN1
register20[9] => register20[9].IN1
register20[10] => register20[10].IN1
register20[11] => register20[11].IN1
register20[12] => register20[12].IN1
register20[13] => register20[13].IN1
register20[14] => register20[14].IN1
register20[15] => register20[15].IN1
register20[16] => register20[16].IN1
register20[17] => register20[17].IN1
register20[18] => register20[18].IN1
register20[19] => register20[19].IN1
register20[20] => register20[20].IN1
register20[21] => register20[21].IN1
register20[22] => register20[22].IN1
register20[23] => register20[23].IN1
register20[24] => register20[24].IN1
register20[25] => register20[25].IN1
register20[26] => register20[26].IN1
register20[27] => register20[27].IN1
register20[28] => register20[28].IN1
register20[29] => register20[29].IN1
register20[30] => register20[30].IN1
register20[31] => register20[31].IN1
register21[0] => register21[0].IN1
register21[1] => register21[1].IN1
register21[2] => register21[2].IN1
register21[3] => register21[3].IN1
register21[4] => register21[4].IN1
register21[5] => register21[5].IN1
register21[6] => register21[6].IN1
register21[7] => register21[7].IN1
register21[8] => register21[8].IN1
register21[9] => register21[9].IN1
register21[10] => register21[10].IN1
register21[11] => register21[11].IN1
register21[12] => register21[12].IN1
register21[13] => register21[13].IN1
register21[14] => register21[14].IN1
register21[15] => register21[15].IN1
register21[16] => register21[16].IN1
register21[17] => register21[17].IN1
register21[18] => register21[18].IN1
register21[19] => register21[19].IN1
register21[20] => register21[20].IN1
register21[21] => register21[21].IN1
register21[22] => register21[22].IN1
register21[23] => register21[23].IN1
register21[24] => register21[24].IN1
register21[25] => register21[25].IN1
register21[26] => register21[26].IN1
register21[27] => register21[27].IN1
register21[28] => register21[28].IN1
register21[29] => register21[29].IN1
register21[30] => register21[30].IN1
register21[31] => register21[31].IN1
register22[0] => register22[0].IN1
register22[1] => register22[1].IN1
register22[2] => register22[2].IN1
register22[3] => register22[3].IN1
register22[4] => register22[4].IN1
register22[5] => register22[5].IN1
register22[6] => register22[6].IN1
register22[7] => register22[7].IN1
register22[8] => register22[8].IN1
register22[9] => register22[9].IN1
register22[10] => register22[10].IN1
register22[11] => register22[11].IN1
register22[12] => register22[12].IN1
register22[13] => register22[13].IN1
register22[14] => register22[14].IN1
register22[15] => register22[15].IN1
register22[16] => register22[16].IN1
register22[17] => register22[17].IN1
register22[18] => register22[18].IN1
register22[19] => register22[19].IN1
register22[20] => register22[20].IN1
register22[21] => register22[21].IN1
register22[22] => register22[22].IN1
register22[23] => register22[23].IN1
register22[24] => register22[24].IN1
register22[25] => register22[25].IN1
register22[26] => register22[26].IN1
register22[27] => register22[27].IN1
register22[28] => register22[28].IN1
register22[29] => register22[29].IN1
register22[30] => register22[30].IN1
register22[31] => register22[31].IN1
register23[0] => register23[0].IN1
register23[1] => register23[1].IN1
register23[2] => register23[2].IN1
register23[3] => register23[3].IN1
register23[4] => register23[4].IN1
register23[5] => register23[5].IN1
register23[6] => register23[6].IN1
register23[7] => register23[7].IN1
register23[8] => register23[8].IN1
register23[9] => register23[9].IN1
register23[10] => register23[10].IN1
register23[11] => register23[11].IN1
register23[12] => register23[12].IN1
register23[13] => register23[13].IN1
register23[14] => register23[14].IN1
register23[15] => register23[15].IN1
register23[16] => register23[16].IN1
register23[17] => register23[17].IN1
register23[18] => register23[18].IN1
register23[19] => register23[19].IN1
register23[20] => register23[20].IN1
register23[21] => register23[21].IN1
register23[22] => register23[22].IN1
register23[23] => register23[23].IN1
register23[24] => register23[24].IN1
register23[25] => register23[25].IN1
register23[26] => register23[26].IN1
register23[27] => register23[27].IN1
register23[28] => register23[28].IN1
register23[29] => register23[29].IN1
register23[30] => register23[30].IN1
register23[31] => register23[31].IN1
register24[0] => register24[0].IN1
register24[1] => register24[1].IN1
register24[2] => register24[2].IN1
register24[3] => register24[3].IN1
register24[4] => register24[4].IN1
register24[5] => register24[5].IN1
register24[6] => register24[6].IN1
register24[7] => register24[7].IN1
register24[8] => register24[8].IN1
register24[9] => register24[9].IN1
register24[10] => register24[10].IN1
register24[11] => register24[11].IN1
register24[12] => register24[12].IN1
register24[13] => register24[13].IN1
register24[14] => register24[14].IN1
register24[15] => register24[15].IN1
register24[16] => register24[16].IN1
register24[17] => register24[17].IN1
register24[18] => register24[18].IN1
register24[19] => register24[19].IN1
register24[20] => register24[20].IN1
register24[21] => register24[21].IN1
register24[22] => register24[22].IN1
register24[23] => register24[23].IN1
register24[24] => register24[24].IN1
register24[25] => register24[25].IN1
register24[26] => register24[26].IN1
register24[27] => register24[27].IN1
register24[28] => register24[28].IN1
register24[29] => register24[29].IN1
register24[30] => register24[30].IN1
register24[31] => register24[31].IN1
register25[0] => register25[0].IN1
register25[1] => register25[1].IN1
register25[2] => register25[2].IN1
register25[3] => register25[3].IN1
register25[4] => register25[4].IN1
register25[5] => register25[5].IN1
register25[6] => register25[6].IN1
register25[7] => register25[7].IN1
register25[8] => register25[8].IN1
register25[9] => register25[9].IN1
register25[10] => register25[10].IN1
register25[11] => register25[11].IN1
register25[12] => register25[12].IN1
register25[13] => register25[13].IN1
register25[14] => register25[14].IN1
register25[15] => register25[15].IN1
register25[16] => register25[16].IN1
register25[17] => register25[17].IN1
register25[18] => register25[18].IN1
register25[19] => register25[19].IN1
register25[20] => register25[20].IN1
register25[21] => register25[21].IN1
register25[22] => register25[22].IN1
register25[23] => register25[23].IN1
register25[24] => register25[24].IN1
register25[25] => register25[25].IN1
register25[26] => register25[26].IN1
register25[27] => register25[27].IN1
register25[28] => register25[28].IN1
register25[29] => register25[29].IN1
register25[30] => register25[30].IN1
register25[31] => register25[31].IN1
register26[0] => register26[0].IN1
register26[1] => register26[1].IN1
register26[2] => register26[2].IN1
register26[3] => register26[3].IN1
register26[4] => register26[4].IN1
register26[5] => register26[5].IN1
register26[6] => register26[6].IN1
register26[7] => register26[7].IN1
register26[8] => register26[8].IN1
register26[9] => register26[9].IN1
register26[10] => register26[10].IN1
register26[11] => register26[11].IN1
register26[12] => register26[12].IN1
register26[13] => register26[13].IN1
register26[14] => register26[14].IN1
register26[15] => register26[15].IN1
register26[16] => register26[16].IN1
register26[17] => register26[17].IN1
register26[18] => register26[18].IN1
register26[19] => register26[19].IN1
register26[20] => register26[20].IN1
register26[21] => register26[21].IN1
register26[22] => register26[22].IN1
register26[23] => register26[23].IN1
register26[24] => register26[24].IN1
register26[25] => register26[25].IN1
register26[26] => register26[26].IN1
register26[27] => register26[27].IN1
register26[28] => register26[28].IN1
register26[29] => register26[29].IN1
register26[30] => register26[30].IN1
register26[31] => register26[31].IN1
register27[0] => register27[0].IN1
register27[1] => register27[1].IN1
register27[2] => register27[2].IN1
register27[3] => register27[3].IN1
register27[4] => register27[4].IN1
register27[5] => register27[5].IN1
register27[6] => register27[6].IN1
register27[7] => register27[7].IN1
register27[8] => register27[8].IN1
register27[9] => register27[9].IN1
register27[10] => register27[10].IN1
register27[11] => register27[11].IN1
register27[12] => register27[12].IN1
register27[13] => register27[13].IN1
register27[14] => register27[14].IN1
register27[15] => register27[15].IN1
register27[16] => register27[16].IN1
register27[17] => register27[17].IN1
register27[18] => register27[18].IN1
register27[19] => register27[19].IN1
register27[20] => register27[20].IN1
register27[21] => register27[21].IN1
register27[22] => register27[22].IN1
register27[23] => register27[23].IN1
register27[24] => register27[24].IN1
register27[25] => register27[25].IN1
register27[26] => register27[26].IN1
register27[27] => register27[27].IN1
register27[28] => register27[28].IN1
register27[29] => register27[29].IN1
register27[30] => register27[30].IN1
register27[31] => register27[31].IN1
register28[0] => register28[0].IN1
register28[1] => register28[1].IN1
register28[2] => register28[2].IN1
register28[3] => register28[3].IN1
register28[4] => register28[4].IN1
register28[5] => register28[5].IN1
register28[6] => register28[6].IN1
register28[7] => register28[7].IN1
register28[8] => register28[8].IN1
register28[9] => register28[9].IN1
register28[10] => register28[10].IN1
register28[11] => register28[11].IN1
register28[12] => register28[12].IN1
register28[13] => register28[13].IN1
register28[14] => register28[14].IN1
register28[15] => register28[15].IN1
register28[16] => register28[16].IN1
register28[17] => register28[17].IN1
register28[18] => register28[18].IN1
register28[19] => register28[19].IN1
register28[20] => register28[20].IN1
register28[21] => register28[21].IN1
register28[22] => register28[22].IN1
register28[23] => register28[23].IN1
register28[24] => register28[24].IN1
register28[25] => register28[25].IN1
register28[26] => register28[26].IN1
register28[27] => register28[27].IN1
register28[28] => register28[28].IN1
register28[29] => register28[29].IN1
register28[30] => register28[30].IN1
register28[31] => register28[31].IN1
register29[0] => register29[0].IN1
register29[1] => register29[1].IN1
register29[2] => register29[2].IN1
register29[3] => register29[3].IN1
register29[4] => register29[4].IN1
register29[5] => register29[5].IN1
register29[6] => register29[6].IN1
register29[7] => register29[7].IN1
register29[8] => register29[8].IN1
register29[9] => register29[9].IN1
register29[10] => register29[10].IN1
register29[11] => register29[11].IN1
register29[12] => register29[12].IN1
register29[13] => register29[13].IN1
register29[14] => register29[14].IN1
register29[15] => register29[15].IN1
register29[16] => register29[16].IN1
register29[17] => register29[17].IN1
register29[18] => register29[18].IN1
register29[19] => register29[19].IN1
register29[20] => register29[20].IN1
register29[21] => register29[21].IN1
register29[22] => register29[22].IN1
register29[23] => register29[23].IN1
register29[24] => register29[24].IN1
register29[25] => register29[25].IN1
register29[26] => register29[26].IN1
register29[27] => register29[27].IN1
register29[28] => register29[28].IN1
register29[29] => register29[29].IN1
register29[30] => register29[30].IN1
register29[31] => register29[31].IN1
register30[0] => register30[0].IN1
register30[1] => register30[1].IN1
register30[2] => register30[2].IN1
register30[3] => register30[3].IN1
register30[4] => register30[4].IN1
register30[5] => register30[5].IN1
register30[6] => register30[6].IN1
register30[7] => register30[7].IN1
register30[8] => register30[8].IN1
register30[9] => register30[9].IN1
register30[10] => register30[10].IN1
register30[11] => register30[11].IN1
register30[12] => register30[12].IN1
register30[13] => register30[13].IN1
register30[14] => register30[14].IN1
register30[15] => register30[15].IN1
register30[16] => register30[16].IN1
register30[17] => register30[17].IN1
register30[18] => register30[18].IN1
register30[19] => register30[19].IN1
register30[20] => register30[20].IN1
register30[21] => register30[21].IN1
register30[22] => register30[22].IN1
register30[23] => register30[23].IN1
register30[24] => register30[24].IN1
register30[25] => register30[25].IN1
register30[26] => register30[26].IN1
register30[27] => register30[27].IN1
register30[28] => register30[28].IN1
register30[29] => register30[29].IN1
register30[30] => register30[30].IN1
register30[31] => register30[31].IN1
register31[0] => register31[0].IN1
register31[1] => register31[1].IN1
register31[2] => register31[2].IN1
register31[3] => register31[3].IN1
register31[4] => register31[4].IN1
register31[5] => register31[5].IN1
register31[6] => register31[6].IN1
register31[7] => register31[7].IN1
register31[8] => register31[8].IN1
register31[9] => register31[9].IN1
register31[10] => register31[10].IN1
register31[11] => register31[11].IN1
register31[12] => register31[12].IN1
register31[13] => register31[13].IN1
register31[14] => register31[14].IN1
register31[15] => register31[15].IN1
register31[16] => register31[16].IN1
register31[17] => register31[17].IN1
register31[18] => register31[18].IN1
register31[19] => register31[19].IN1
register31[20] => register31[20].IN1
register31[21] => register31[21].IN1
register31[22] => register31[22].IN1
register31[23] => register31[23].IN1
register31[24] => register31[24].IN1
register31[25] => register31[25].IN1
register31[26] => register31[26].IN1
register31[27] => register31[27].IN1
register31[28] => register31[28].IN1
register31[29] => register31[29].IN1
register31[30] => register31[30].IN1
register31[31] => register31[31].IN1
register_out[0] <= mux_four:mux_results.port6
register_out[1] <= mux_four:mux_results.port6
register_out[2] <= mux_four:mux_results.port6
register_out[3] <= mux_four:mux_results.port6
register_out[4] <= mux_four:mux_results.port6
register_out[5] <= mux_four:mux_results.port6
register_out[6] <= mux_four:mux_results.port6
register_out[7] <= mux_four:mux_results.port6
register_out[8] <= mux_four:mux_results.port6
register_out[9] <= mux_four:mux_results.port6
register_out[10] <= mux_four:mux_results.port6
register_out[11] <= mux_four:mux_results.port6
register_out[12] <= mux_four:mux_results.port6
register_out[13] <= mux_four:mux_results.port6
register_out[14] <= mux_four:mux_results.port6
register_out[15] <= mux_four:mux_results.port6
register_out[16] <= mux_four:mux_results.port6
register_out[17] <= mux_four:mux_results.port6
register_out[18] <= mux_four:mux_results.port6
register_out[19] <= mux_four:mux_results.port6
register_out[20] <= mux_four:mux_results.port6
register_out[21] <= mux_four:mux_results.port6
register_out[22] <= mux_four:mux_results.port6
register_out[23] <= mux_four:mux_results.port6
register_out[24] <= mux_four:mux_results.port6
register_out[25] <= mux_four:mux_results.port6
register_out[26] <= mux_four:mux_results.port6
register_out[27] <= mux_four:mux_results.port6
register_out[28] <= mux_four:mux_results.port6
register_out[29] <= mux_four:mux_results.port6
register_out[30] <= mux_four:mux_results.port6
register_out[31] <= mux_four:mux_results.port6


|skeleton|regfile:my_regfile|mux_thirtytwo:muxB|mux_eight:mux_eight_zero
three_bit_select[0] => two_of_three_bit_select[0].IN2
three_bit_select[1] => two_of_three_bit_select[1].IN2
three_bit_select[2] => register_out.OUTPUTSELECT
three_bit_select[2] => register_out.OUTPUTSELECT
three_bit_select[2] => register_out.OUTPUTSELECT
three_bit_select[2] => register_out.OUTPUTSELECT
three_bit_select[2] => register_out.OUTPUTSELECT
three_bit_select[2] => register_out.OUTPUTSELECT
three_bit_select[2] => register_out.OUTPUTSELECT
three_bit_select[2] => register_out.OUTPUTSELECT
three_bit_select[2] => register_out.OUTPUTSELECT
three_bit_select[2] => register_out.OUTPUTSELECT
three_bit_select[2] => register_out.OUTPUTSELECT
three_bit_select[2] => register_out.OUTPUTSELECT
three_bit_select[2] => register_out.OUTPUTSELECT
three_bit_select[2] => register_out.OUTPUTSELECT
three_bit_select[2] => register_out.OUTPUTSELECT
three_bit_select[2] => register_out.OUTPUTSELECT
three_bit_select[2] => register_out.OUTPUTSELECT
three_bit_select[2] => register_out.OUTPUTSELECT
three_bit_select[2] => register_out.OUTPUTSELECT
three_bit_select[2] => register_out.OUTPUTSELECT
three_bit_select[2] => register_out.OUTPUTSELECT
three_bit_select[2] => register_out.OUTPUTSELECT
three_bit_select[2] => register_out.OUTPUTSELECT
three_bit_select[2] => register_out.OUTPUTSELECT
three_bit_select[2] => register_out.OUTPUTSELECT
three_bit_select[2] => register_out.OUTPUTSELECT
three_bit_select[2] => register_out.OUTPUTSELECT
three_bit_select[2] => register_out.OUTPUTSELECT
three_bit_select[2] => register_out.OUTPUTSELECT
three_bit_select[2] => register_out.OUTPUTSELECT
three_bit_select[2] => register_out.OUTPUTSELECT
three_bit_select[2] => register_out.OUTPUTSELECT
register0[0] => register0[0].IN1
register0[1] => register0[1].IN1
register0[2] => register0[2].IN1
register0[3] => register0[3].IN1
register0[4] => register0[4].IN1
register0[5] => register0[5].IN1
register0[6] => register0[6].IN1
register0[7] => register0[7].IN1
register0[8] => register0[8].IN1
register0[9] => register0[9].IN1
register0[10] => register0[10].IN1
register0[11] => register0[11].IN1
register0[12] => register0[12].IN1
register0[13] => register0[13].IN1
register0[14] => register0[14].IN1
register0[15] => register0[15].IN1
register0[16] => register0[16].IN1
register0[17] => register0[17].IN1
register0[18] => register0[18].IN1
register0[19] => register0[19].IN1
register0[20] => register0[20].IN1
register0[21] => register0[21].IN1
register0[22] => register0[22].IN1
register0[23] => register0[23].IN1
register0[24] => register0[24].IN1
register0[25] => register0[25].IN1
register0[26] => register0[26].IN1
register0[27] => register0[27].IN1
register0[28] => register0[28].IN1
register0[29] => register0[29].IN1
register0[30] => register0[30].IN1
register0[31] => register0[31].IN1
register1[0] => register1[0].IN1
register1[1] => register1[1].IN1
register1[2] => register1[2].IN1
register1[3] => register1[3].IN1
register1[4] => register1[4].IN1
register1[5] => register1[5].IN1
register1[6] => register1[6].IN1
register1[7] => register1[7].IN1
register1[8] => register1[8].IN1
register1[9] => register1[9].IN1
register1[10] => register1[10].IN1
register1[11] => register1[11].IN1
register1[12] => register1[12].IN1
register1[13] => register1[13].IN1
register1[14] => register1[14].IN1
register1[15] => register1[15].IN1
register1[16] => register1[16].IN1
register1[17] => register1[17].IN1
register1[18] => register1[18].IN1
register1[19] => register1[19].IN1
register1[20] => register1[20].IN1
register1[21] => register1[21].IN1
register1[22] => register1[22].IN1
register1[23] => register1[23].IN1
register1[24] => register1[24].IN1
register1[25] => register1[25].IN1
register1[26] => register1[26].IN1
register1[27] => register1[27].IN1
register1[28] => register1[28].IN1
register1[29] => register1[29].IN1
register1[30] => register1[30].IN1
register1[31] => register1[31].IN1
register2[0] => register2[0].IN1
register2[1] => register2[1].IN1
register2[2] => register2[2].IN1
register2[3] => register2[3].IN1
register2[4] => register2[4].IN1
register2[5] => register2[5].IN1
register2[6] => register2[6].IN1
register2[7] => register2[7].IN1
register2[8] => register2[8].IN1
register2[9] => register2[9].IN1
register2[10] => register2[10].IN1
register2[11] => register2[11].IN1
register2[12] => register2[12].IN1
register2[13] => register2[13].IN1
register2[14] => register2[14].IN1
register2[15] => register2[15].IN1
register2[16] => register2[16].IN1
register2[17] => register2[17].IN1
register2[18] => register2[18].IN1
register2[19] => register2[19].IN1
register2[20] => register2[20].IN1
register2[21] => register2[21].IN1
register2[22] => register2[22].IN1
register2[23] => register2[23].IN1
register2[24] => register2[24].IN1
register2[25] => register2[25].IN1
register2[26] => register2[26].IN1
register2[27] => register2[27].IN1
register2[28] => register2[28].IN1
register2[29] => register2[29].IN1
register2[30] => register2[30].IN1
register2[31] => register2[31].IN1
register3[0] => register3[0].IN1
register3[1] => register3[1].IN1
register3[2] => register3[2].IN1
register3[3] => register3[3].IN1
register3[4] => register3[4].IN1
register3[5] => register3[5].IN1
register3[6] => register3[6].IN1
register3[7] => register3[7].IN1
register3[8] => register3[8].IN1
register3[9] => register3[9].IN1
register3[10] => register3[10].IN1
register3[11] => register3[11].IN1
register3[12] => register3[12].IN1
register3[13] => register3[13].IN1
register3[14] => register3[14].IN1
register3[15] => register3[15].IN1
register3[16] => register3[16].IN1
register3[17] => register3[17].IN1
register3[18] => register3[18].IN1
register3[19] => register3[19].IN1
register3[20] => register3[20].IN1
register3[21] => register3[21].IN1
register3[22] => register3[22].IN1
register3[23] => register3[23].IN1
register3[24] => register3[24].IN1
register3[25] => register3[25].IN1
register3[26] => register3[26].IN1
register3[27] => register3[27].IN1
register3[28] => register3[28].IN1
register3[29] => register3[29].IN1
register3[30] => register3[30].IN1
register3[31] => register3[31].IN1
register4[0] => register4[0].IN1
register4[1] => register4[1].IN1
register4[2] => register4[2].IN1
register4[3] => register4[3].IN1
register4[4] => register4[4].IN1
register4[5] => register4[5].IN1
register4[6] => register4[6].IN1
register4[7] => register4[7].IN1
register4[8] => register4[8].IN1
register4[9] => register4[9].IN1
register4[10] => register4[10].IN1
register4[11] => register4[11].IN1
register4[12] => register4[12].IN1
register4[13] => register4[13].IN1
register4[14] => register4[14].IN1
register4[15] => register4[15].IN1
register4[16] => register4[16].IN1
register4[17] => register4[17].IN1
register4[18] => register4[18].IN1
register4[19] => register4[19].IN1
register4[20] => register4[20].IN1
register4[21] => register4[21].IN1
register4[22] => register4[22].IN1
register4[23] => register4[23].IN1
register4[24] => register4[24].IN1
register4[25] => register4[25].IN1
register4[26] => register4[26].IN1
register4[27] => register4[27].IN1
register4[28] => register4[28].IN1
register4[29] => register4[29].IN1
register4[30] => register4[30].IN1
register4[31] => register4[31].IN1
register5[0] => register5[0].IN1
register5[1] => register5[1].IN1
register5[2] => register5[2].IN1
register5[3] => register5[3].IN1
register5[4] => register5[4].IN1
register5[5] => register5[5].IN1
register5[6] => register5[6].IN1
register5[7] => register5[7].IN1
register5[8] => register5[8].IN1
register5[9] => register5[9].IN1
register5[10] => register5[10].IN1
register5[11] => register5[11].IN1
register5[12] => register5[12].IN1
register5[13] => register5[13].IN1
register5[14] => register5[14].IN1
register5[15] => register5[15].IN1
register5[16] => register5[16].IN1
register5[17] => register5[17].IN1
register5[18] => register5[18].IN1
register5[19] => register5[19].IN1
register5[20] => register5[20].IN1
register5[21] => register5[21].IN1
register5[22] => register5[22].IN1
register5[23] => register5[23].IN1
register5[24] => register5[24].IN1
register5[25] => register5[25].IN1
register5[26] => register5[26].IN1
register5[27] => register5[27].IN1
register5[28] => register5[28].IN1
register5[29] => register5[29].IN1
register5[30] => register5[30].IN1
register5[31] => register5[31].IN1
register6[0] => register6[0].IN1
register6[1] => register6[1].IN1
register6[2] => register6[2].IN1
register6[3] => register6[3].IN1
register6[4] => register6[4].IN1
register6[5] => register6[5].IN1
register6[6] => register6[6].IN1
register6[7] => register6[7].IN1
register6[8] => register6[8].IN1
register6[9] => register6[9].IN1
register6[10] => register6[10].IN1
register6[11] => register6[11].IN1
register6[12] => register6[12].IN1
register6[13] => register6[13].IN1
register6[14] => register6[14].IN1
register6[15] => register6[15].IN1
register6[16] => register6[16].IN1
register6[17] => register6[17].IN1
register6[18] => register6[18].IN1
register6[19] => register6[19].IN1
register6[20] => register6[20].IN1
register6[21] => register6[21].IN1
register6[22] => register6[22].IN1
register6[23] => register6[23].IN1
register6[24] => register6[24].IN1
register6[25] => register6[25].IN1
register6[26] => register6[26].IN1
register6[27] => register6[27].IN1
register6[28] => register6[28].IN1
register6[29] => register6[29].IN1
register6[30] => register6[30].IN1
register6[31] => register6[31].IN1
register7[0] => register7[0].IN1
register7[1] => register7[1].IN1
register7[2] => register7[2].IN1
register7[3] => register7[3].IN1
register7[4] => register7[4].IN1
register7[5] => register7[5].IN1
register7[6] => register7[6].IN1
register7[7] => register7[7].IN1
register7[8] => register7[8].IN1
register7[9] => register7[9].IN1
register7[10] => register7[10].IN1
register7[11] => register7[11].IN1
register7[12] => register7[12].IN1
register7[13] => register7[13].IN1
register7[14] => register7[14].IN1
register7[15] => register7[15].IN1
register7[16] => register7[16].IN1
register7[17] => register7[17].IN1
register7[18] => register7[18].IN1
register7[19] => register7[19].IN1
register7[20] => register7[20].IN1
register7[21] => register7[21].IN1
register7[22] => register7[22].IN1
register7[23] => register7[23].IN1
register7[24] => register7[24].IN1
register7[25] => register7[25].IN1
register7[26] => register7[26].IN1
register7[27] => register7[27].IN1
register7[28] => register7[28].IN1
register7[29] => register7[29].IN1
register7[30] => register7[30].IN1
register7[31] => register7[31].IN1
register_out[0] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[1] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[2] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[3] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[4] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[5] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[6] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[7] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[8] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[9] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[10] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[11] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[12] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[13] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[14] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[15] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[16] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[17] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[18] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[19] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[20] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[21] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[22] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[23] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[24] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[25] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[26] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[27] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[28] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[29] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[30] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[31] <= register_out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|regfile:my_regfile|mux_thirtytwo:muxB|mux_eight:mux_eight_zero|mux_four:mux_four_zero
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
low_bit_select => bracket0[31].OUTPUTSELECT
low_bit_select => bracket0[30].OUTPUTSELECT
low_bit_select => bracket0[29].OUTPUTSELECT
low_bit_select => bracket0[28].OUTPUTSELECT
low_bit_select => bracket0[27].OUTPUTSELECT
low_bit_select => bracket0[26].OUTPUTSELECT
low_bit_select => bracket0[25].OUTPUTSELECT
low_bit_select => bracket0[24].OUTPUTSELECT
low_bit_select => bracket0[23].OUTPUTSELECT
low_bit_select => bracket0[22].OUTPUTSELECT
low_bit_select => bracket0[21].OUTPUTSELECT
low_bit_select => bracket0[20].OUTPUTSELECT
low_bit_select => bracket0[19].OUTPUTSELECT
low_bit_select => bracket0[18].OUTPUTSELECT
low_bit_select => bracket0[17].OUTPUTSELECT
low_bit_select => bracket0[16].OUTPUTSELECT
low_bit_select => bracket0[15].OUTPUTSELECT
low_bit_select => bracket0[14].OUTPUTSELECT
low_bit_select => bracket0[13].OUTPUTSELECT
low_bit_select => bracket0[12].OUTPUTSELECT
low_bit_select => bracket0[11].OUTPUTSELECT
low_bit_select => bracket0[10].OUTPUTSELECT
low_bit_select => bracket0[9].OUTPUTSELECT
low_bit_select => bracket0[8].OUTPUTSELECT
low_bit_select => bracket0[7].OUTPUTSELECT
low_bit_select => bracket0[6].OUTPUTSELECT
low_bit_select => bracket0[5].OUTPUTSELECT
low_bit_select => bracket0[4].OUTPUTSELECT
low_bit_select => bracket0[3].OUTPUTSELECT
low_bit_select => bracket0[2].OUTPUTSELECT
low_bit_select => bracket0[1].OUTPUTSELECT
low_bit_select => bracket0[0].OUTPUTSELECT
low_bit_select => bracket1[31].OUTPUTSELECT
low_bit_select => bracket1[30].OUTPUTSELECT
low_bit_select => bracket1[29].OUTPUTSELECT
low_bit_select => bracket1[28].OUTPUTSELECT
low_bit_select => bracket1[27].OUTPUTSELECT
low_bit_select => bracket1[26].OUTPUTSELECT
low_bit_select => bracket1[25].OUTPUTSELECT
low_bit_select => bracket1[24].OUTPUTSELECT
low_bit_select => bracket1[23].OUTPUTSELECT
low_bit_select => bracket1[22].OUTPUTSELECT
low_bit_select => bracket1[21].OUTPUTSELECT
low_bit_select => bracket1[20].OUTPUTSELECT
low_bit_select => bracket1[19].OUTPUTSELECT
low_bit_select => bracket1[18].OUTPUTSELECT
low_bit_select => bracket1[17].OUTPUTSELECT
low_bit_select => bracket1[16].OUTPUTSELECT
low_bit_select => bracket1[15].OUTPUTSELECT
low_bit_select => bracket1[14].OUTPUTSELECT
low_bit_select => bracket1[13].OUTPUTSELECT
low_bit_select => bracket1[12].OUTPUTSELECT
low_bit_select => bracket1[11].OUTPUTSELECT
low_bit_select => bracket1[10].OUTPUTSELECT
low_bit_select => bracket1[9].OUTPUTSELECT
low_bit_select => bracket1[8].OUTPUTSELECT
low_bit_select => bracket1[7].OUTPUTSELECT
low_bit_select => bracket1[6].OUTPUTSELECT
low_bit_select => bracket1[5].OUTPUTSELECT
low_bit_select => bracket1[4].OUTPUTSELECT
low_bit_select => bracket1[3].OUTPUTSELECT
low_bit_select => bracket1[2].OUTPUTSELECT
low_bit_select => bracket1[1].OUTPUTSELECT
low_bit_select => bracket1[0].OUTPUTSELECT
register0[0] => bracket0[0].DATAA
register0[1] => bracket0[1].DATAA
register0[2] => bracket0[2].DATAA
register0[3] => bracket0[3].DATAA
register0[4] => bracket0[4].DATAA
register0[5] => bracket0[5].DATAA
register0[6] => bracket0[6].DATAA
register0[7] => bracket0[7].DATAA
register0[8] => bracket0[8].DATAA
register0[9] => bracket0[9].DATAA
register0[10] => bracket0[10].DATAA
register0[11] => bracket0[11].DATAA
register0[12] => bracket0[12].DATAA
register0[13] => bracket0[13].DATAA
register0[14] => bracket0[14].DATAA
register0[15] => bracket0[15].DATAA
register0[16] => bracket0[16].DATAA
register0[17] => bracket0[17].DATAA
register0[18] => bracket0[18].DATAA
register0[19] => bracket0[19].DATAA
register0[20] => bracket0[20].DATAA
register0[21] => bracket0[21].DATAA
register0[22] => bracket0[22].DATAA
register0[23] => bracket0[23].DATAA
register0[24] => bracket0[24].DATAA
register0[25] => bracket0[25].DATAA
register0[26] => bracket0[26].DATAA
register0[27] => bracket0[27].DATAA
register0[28] => bracket0[28].DATAA
register0[29] => bracket0[29].DATAA
register0[30] => bracket0[30].DATAA
register0[31] => bracket0[31].DATAA
register1[0] => bracket0[0].DATAB
register1[1] => bracket0[1].DATAB
register1[2] => bracket0[2].DATAB
register1[3] => bracket0[3].DATAB
register1[4] => bracket0[4].DATAB
register1[5] => bracket0[5].DATAB
register1[6] => bracket0[6].DATAB
register1[7] => bracket0[7].DATAB
register1[8] => bracket0[8].DATAB
register1[9] => bracket0[9].DATAB
register1[10] => bracket0[10].DATAB
register1[11] => bracket0[11].DATAB
register1[12] => bracket0[12].DATAB
register1[13] => bracket0[13].DATAB
register1[14] => bracket0[14].DATAB
register1[15] => bracket0[15].DATAB
register1[16] => bracket0[16].DATAB
register1[17] => bracket0[17].DATAB
register1[18] => bracket0[18].DATAB
register1[19] => bracket0[19].DATAB
register1[20] => bracket0[20].DATAB
register1[21] => bracket0[21].DATAB
register1[22] => bracket0[22].DATAB
register1[23] => bracket0[23].DATAB
register1[24] => bracket0[24].DATAB
register1[25] => bracket0[25].DATAB
register1[26] => bracket0[26].DATAB
register1[27] => bracket0[27].DATAB
register1[28] => bracket0[28].DATAB
register1[29] => bracket0[29].DATAB
register1[30] => bracket0[30].DATAB
register1[31] => bracket0[31].DATAB
register2[0] => bracket1[0].DATAA
register2[1] => bracket1[1].DATAA
register2[2] => bracket1[2].DATAA
register2[3] => bracket1[3].DATAA
register2[4] => bracket1[4].DATAA
register2[5] => bracket1[5].DATAA
register2[6] => bracket1[6].DATAA
register2[7] => bracket1[7].DATAA
register2[8] => bracket1[8].DATAA
register2[9] => bracket1[9].DATAA
register2[10] => bracket1[10].DATAA
register2[11] => bracket1[11].DATAA
register2[12] => bracket1[12].DATAA
register2[13] => bracket1[13].DATAA
register2[14] => bracket1[14].DATAA
register2[15] => bracket1[15].DATAA
register2[16] => bracket1[16].DATAA
register2[17] => bracket1[17].DATAA
register2[18] => bracket1[18].DATAA
register2[19] => bracket1[19].DATAA
register2[20] => bracket1[20].DATAA
register2[21] => bracket1[21].DATAA
register2[22] => bracket1[22].DATAA
register2[23] => bracket1[23].DATAA
register2[24] => bracket1[24].DATAA
register2[25] => bracket1[25].DATAA
register2[26] => bracket1[26].DATAA
register2[27] => bracket1[27].DATAA
register2[28] => bracket1[28].DATAA
register2[29] => bracket1[29].DATAA
register2[30] => bracket1[30].DATAA
register2[31] => bracket1[31].DATAA
register3[0] => bracket1[0].DATAB
register3[1] => bracket1[1].DATAB
register3[2] => bracket1[2].DATAB
register3[3] => bracket1[3].DATAB
register3[4] => bracket1[4].DATAB
register3[5] => bracket1[5].DATAB
register3[6] => bracket1[6].DATAB
register3[7] => bracket1[7].DATAB
register3[8] => bracket1[8].DATAB
register3[9] => bracket1[9].DATAB
register3[10] => bracket1[10].DATAB
register3[11] => bracket1[11].DATAB
register3[12] => bracket1[12].DATAB
register3[13] => bracket1[13].DATAB
register3[14] => bracket1[14].DATAB
register3[15] => bracket1[15].DATAB
register3[16] => bracket1[16].DATAB
register3[17] => bracket1[17].DATAB
register3[18] => bracket1[18].DATAB
register3[19] => bracket1[19].DATAB
register3[20] => bracket1[20].DATAB
register3[21] => bracket1[21].DATAB
register3[22] => bracket1[22].DATAB
register3[23] => bracket1[23].DATAB
register3[24] => bracket1[24].DATAB
register3[25] => bracket1[25].DATAB
register3[26] => bracket1[26].DATAB
register3[27] => bracket1[27].DATAB
register3[28] => bracket1[28].DATAB
register3[29] => bracket1[29].DATAB
register3[30] => bracket1[30].DATAB
register3[31] => bracket1[31].DATAB
register_out[0] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[1] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[2] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[3] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[4] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[5] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[6] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[7] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[8] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[9] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[10] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[11] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[12] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[13] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[14] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[15] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[16] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[17] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[18] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[19] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[20] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[21] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[22] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[23] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[24] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[25] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[26] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[27] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[28] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[29] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[30] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[31] <= register_out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|regfile:my_regfile|mux_thirtytwo:muxB|mux_eight:mux_eight_zero|mux_four:mux_four_one
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
low_bit_select => bracket0[31].OUTPUTSELECT
low_bit_select => bracket0[30].OUTPUTSELECT
low_bit_select => bracket0[29].OUTPUTSELECT
low_bit_select => bracket0[28].OUTPUTSELECT
low_bit_select => bracket0[27].OUTPUTSELECT
low_bit_select => bracket0[26].OUTPUTSELECT
low_bit_select => bracket0[25].OUTPUTSELECT
low_bit_select => bracket0[24].OUTPUTSELECT
low_bit_select => bracket0[23].OUTPUTSELECT
low_bit_select => bracket0[22].OUTPUTSELECT
low_bit_select => bracket0[21].OUTPUTSELECT
low_bit_select => bracket0[20].OUTPUTSELECT
low_bit_select => bracket0[19].OUTPUTSELECT
low_bit_select => bracket0[18].OUTPUTSELECT
low_bit_select => bracket0[17].OUTPUTSELECT
low_bit_select => bracket0[16].OUTPUTSELECT
low_bit_select => bracket0[15].OUTPUTSELECT
low_bit_select => bracket0[14].OUTPUTSELECT
low_bit_select => bracket0[13].OUTPUTSELECT
low_bit_select => bracket0[12].OUTPUTSELECT
low_bit_select => bracket0[11].OUTPUTSELECT
low_bit_select => bracket0[10].OUTPUTSELECT
low_bit_select => bracket0[9].OUTPUTSELECT
low_bit_select => bracket0[8].OUTPUTSELECT
low_bit_select => bracket0[7].OUTPUTSELECT
low_bit_select => bracket0[6].OUTPUTSELECT
low_bit_select => bracket0[5].OUTPUTSELECT
low_bit_select => bracket0[4].OUTPUTSELECT
low_bit_select => bracket0[3].OUTPUTSELECT
low_bit_select => bracket0[2].OUTPUTSELECT
low_bit_select => bracket0[1].OUTPUTSELECT
low_bit_select => bracket0[0].OUTPUTSELECT
low_bit_select => bracket1[31].OUTPUTSELECT
low_bit_select => bracket1[30].OUTPUTSELECT
low_bit_select => bracket1[29].OUTPUTSELECT
low_bit_select => bracket1[28].OUTPUTSELECT
low_bit_select => bracket1[27].OUTPUTSELECT
low_bit_select => bracket1[26].OUTPUTSELECT
low_bit_select => bracket1[25].OUTPUTSELECT
low_bit_select => bracket1[24].OUTPUTSELECT
low_bit_select => bracket1[23].OUTPUTSELECT
low_bit_select => bracket1[22].OUTPUTSELECT
low_bit_select => bracket1[21].OUTPUTSELECT
low_bit_select => bracket1[20].OUTPUTSELECT
low_bit_select => bracket1[19].OUTPUTSELECT
low_bit_select => bracket1[18].OUTPUTSELECT
low_bit_select => bracket1[17].OUTPUTSELECT
low_bit_select => bracket1[16].OUTPUTSELECT
low_bit_select => bracket1[15].OUTPUTSELECT
low_bit_select => bracket1[14].OUTPUTSELECT
low_bit_select => bracket1[13].OUTPUTSELECT
low_bit_select => bracket1[12].OUTPUTSELECT
low_bit_select => bracket1[11].OUTPUTSELECT
low_bit_select => bracket1[10].OUTPUTSELECT
low_bit_select => bracket1[9].OUTPUTSELECT
low_bit_select => bracket1[8].OUTPUTSELECT
low_bit_select => bracket1[7].OUTPUTSELECT
low_bit_select => bracket1[6].OUTPUTSELECT
low_bit_select => bracket1[5].OUTPUTSELECT
low_bit_select => bracket1[4].OUTPUTSELECT
low_bit_select => bracket1[3].OUTPUTSELECT
low_bit_select => bracket1[2].OUTPUTSELECT
low_bit_select => bracket1[1].OUTPUTSELECT
low_bit_select => bracket1[0].OUTPUTSELECT
register0[0] => bracket0[0].DATAA
register0[1] => bracket0[1].DATAA
register0[2] => bracket0[2].DATAA
register0[3] => bracket0[3].DATAA
register0[4] => bracket0[4].DATAA
register0[5] => bracket0[5].DATAA
register0[6] => bracket0[6].DATAA
register0[7] => bracket0[7].DATAA
register0[8] => bracket0[8].DATAA
register0[9] => bracket0[9].DATAA
register0[10] => bracket0[10].DATAA
register0[11] => bracket0[11].DATAA
register0[12] => bracket0[12].DATAA
register0[13] => bracket0[13].DATAA
register0[14] => bracket0[14].DATAA
register0[15] => bracket0[15].DATAA
register0[16] => bracket0[16].DATAA
register0[17] => bracket0[17].DATAA
register0[18] => bracket0[18].DATAA
register0[19] => bracket0[19].DATAA
register0[20] => bracket0[20].DATAA
register0[21] => bracket0[21].DATAA
register0[22] => bracket0[22].DATAA
register0[23] => bracket0[23].DATAA
register0[24] => bracket0[24].DATAA
register0[25] => bracket0[25].DATAA
register0[26] => bracket0[26].DATAA
register0[27] => bracket0[27].DATAA
register0[28] => bracket0[28].DATAA
register0[29] => bracket0[29].DATAA
register0[30] => bracket0[30].DATAA
register0[31] => bracket0[31].DATAA
register1[0] => bracket0[0].DATAB
register1[1] => bracket0[1].DATAB
register1[2] => bracket0[2].DATAB
register1[3] => bracket0[3].DATAB
register1[4] => bracket0[4].DATAB
register1[5] => bracket0[5].DATAB
register1[6] => bracket0[6].DATAB
register1[7] => bracket0[7].DATAB
register1[8] => bracket0[8].DATAB
register1[9] => bracket0[9].DATAB
register1[10] => bracket0[10].DATAB
register1[11] => bracket0[11].DATAB
register1[12] => bracket0[12].DATAB
register1[13] => bracket0[13].DATAB
register1[14] => bracket0[14].DATAB
register1[15] => bracket0[15].DATAB
register1[16] => bracket0[16].DATAB
register1[17] => bracket0[17].DATAB
register1[18] => bracket0[18].DATAB
register1[19] => bracket0[19].DATAB
register1[20] => bracket0[20].DATAB
register1[21] => bracket0[21].DATAB
register1[22] => bracket0[22].DATAB
register1[23] => bracket0[23].DATAB
register1[24] => bracket0[24].DATAB
register1[25] => bracket0[25].DATAB
register1[26] => bracket0[26].DATAB
register1[27] => bracket0[27].DATAB
register1[28] => bracket0[28].DATAB
register1[29] => bracket0[29].DATAB
register1[30] => bracket0[30].DATAB
register1[31] => bracket0[31].DATAB
register2[0] => bracket1[0].DATAA
register2[1] => bracket1[1].DATAA
register2[2] => bracket1[2].DATAA
register2[3] => bracket1[3].DATAA
register2[4] => bracket1[4].DATAA
register2[5] => bracket1[5].DATAA
register2[6] => bracket1[6].DATAA
register2[7] => bracket1[7].DATAA
register2[8] => bracket1[8].DATAA
register2[9] => bracket1[9].DATAA
register2[10] => bracket1[10].DATAA
register2[11] => bracket1[11].DATAA
register2[12] => bracket1[12].DATAA
register2[13] => bracket1[13].DATAA
register2[14] => bracket1[14].DATAA
register2[15] => bracket1[15].DATAA
register2[16] => bracket1[16].DATAA
register2[17] => bracket1[17].DATAA
register2[18] => bracket1[18].DATAA
register2[19] => bracket1[19].DATAA
register2[20] => bracket1[20].DATAA
register2[21] => bracket1[21].DATAA
register2[22] => bracket1[22].DATAA
register2[23] => bracket1[23].DATAA
register2[24] => bracket1[24].DATAA
register2[25] => bracket1[25].DATAA
register2[26] => bracket1[26].DATAA
register2[27] => bracket1[27].DATAA
register2[28] => bracket1[28].DATAA
register2[29] => bracket1[29].DATAA
register2[30] => bracket1[30].DATAA
register2[31] => bracket1[31].DATAA
register3[0] => bracket1[0].DATAB
register3[1] => bracket1[1].DATAB
register3[2] => bracket1[2].DATAB
register3[3] => bracket1[3].DATAB
register3[4] => bracket1[4].DATAB
register3[5] => bracket1[5].DATAB
register3[6] => bracket1[6].DATAB
register3[7] => bracket1[7].DATAB
register3[8] => bracket1[8].DATAB
register3[9] => bracket1[9].DATAB
register3[10] => bracket1[10].DATAB
register3[11] => bracket1[11].DATAB
register3[12] => bracket1[12].DATAB
register3[13] => bracket1[13].DATAB
register3[14] => bracket1[14].DATAB
register3[15] => bracket1[15].DATAB
register3[16] => bracket1[16].DATAB
register3[17] => bracket1[17].DATAB
register3[18] => bracket1[18].DATAB
register3[19] => bracket1[19].DATAB
register3[20] => bracket1[20].DATAB
register3[21] => bracket1[21].DATAB
register3[22] => bracket1[22].DATAB
register3[23] => bracket1[23].DATAB
register3[24] => bracket1[24].DATAB
register3[25] => bracket1[25].DATAB
register3[26] => bracket1[26].DATAB
register3[27] => bracket1[27].DATAB
register3[28] => bracket1[28].DATAB
register3[29] => bracket1[29].DATAB
register3[30] => bracket1[30].DATAB
register3[31] => bracket1[31].DATAB
register_out[0] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[1] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[2] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[3] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[4] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[5] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[6] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[7] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[8] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[9] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[10] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[11] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[12] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[13] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[14] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[15] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[16] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[17] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[18] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[19] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[20] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[21] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[22] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[23] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[24] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[25] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[26] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[27] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[28] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[29] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[30] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[31] <= register_out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|regfile:my_regfile|mux_thirtytwo:muxB|mux_eight:mux_eight_one
three_bit_select[0] => two_of_three_bit_select[0].IN2
three_bit_select[1] => two_of_three_bit_select[1].IN2
three_bit_select[2] => register_out.OUTPUTSELECT
three_bit_select[2] => register_out.OUTPUTSELECT
three_bit_select[2] => register_out.OUTPUTSELECT
three_bit_select[2] => register_out.OUTPUTSELECT
three_bit_select[2] => register_out.OUTPUTSELECT
three_bit_select[2] => register_out.OUTPUTSELECT
three_bit_select[2] => register_out.OUTPUTSELECT
three_bit_select[2] => register_out.OUTPUTSELECT
three_bit_select[2] => register_out.OUTPUTSELECT
three_bit_select[2] => register_out.OUTPUTSELECT
three_bit_select[2] => register_out.OUTPUTSELECT
three_bit_select[2] => register_out.OUTPUTSELECT
three_bit_select[2] => register_out.OUTPUTSELECT
three_bit_select[2] => register_out.OUTPUTSELECT
three_bit_select[2] => register_out.OUTPUTSELECT
three_bit_select[2] => register_out.OUTPUTSELECT
three_bit_select[2] => register_out.OUTPUTSELECT
three_bit_select[2] => register_out.OUTPUTSELECT
three_bit_select[2] => register_out.OUTPUTSELECT
three_bit_select[2] => register_out.OUTPUTSELECT
three_bit_select[2] => register_out.OUTPUTSELECT
three_bit_select[2] => register_out.OUTPUTSELECT
three_bit_select[2] => register_out.OUTPUTSELECT
three_bit_select[2] => register_out.OUTPUTSELECT
three_bit_select[2] => register_out.OUTPUTSELECT
three_bit_select[2] => register_out.OUTPUTSELECT
three_bit_select[2] => register_out.OUTPUTSELECT
three_bit_select[2] => register_out.OUTPUTSELECT
three_bit_select[2] => register_out.OUTPUTSELECT
three_bit_select[2] => register_out.OUTPUTSELECT
three_bit_select[2] => register_out.OUTPUTSELECT
three_bit_select[2] => register_out.OUTPUTSELECT
register0[0] => register0[0].IN1
register0[1] => register0[1].IN1
register0[2] => register0[2].IN1
register0[3] => register0[3].IN1
register0[4] => register0[4].IN1
register0[5] => register0[5].IN1
register0[6] => register0[6].IN1
register0[7] => register0[7].IN1
register0[8] => register0[8].IN1
register0[9] => register0[9].IN1
register0[10] => register0[10].IN1
register0[11] => register0[11].IN1
register0[12] => register0[12].IN1
register0[13] => register0[13].IN1
register0[14] => register0[14].IN1
register0[15] => register0[15].IN1
register0[16] => register0[16].IN1
register0[17] => register0[17].IN1
register0[18] => register0[18].IN1
register0[19] => register0[19].IN1
register0[20] => register0[20].IN1
register0[21] => register0[21].IN1
register0[22] => register0[22].IN1
register0[23] => register0[23].IN1
register0[24] => register0[24].IN1
register0[25] => register0[25].IN1
register0[26] => register0[26].IN1
register0[27] => register0[27].IN1
register0[28] => register0[28].IN1
register0[29] => register0[29].IN1
register0[30] => register0[30].IN1
register0[31] => register0[31].IN1
register1[0] => register1[0].IN1
register1[1] => register1[1].IN1
register1[2] => register1[2].IN1
register1[3] => register1[3].IN1
register1[4] => register1[4].IN1
register1[5] => register1[5].IN1
register1[6] => register1[6].IN1
register1[7] => register1[7].IN1
register1[8] => register1[8].IN1
register1[9] => register1[9].IN1
register1[10] => register1[10].IN1
register1[11] => register1[11].IN1
register1[12] => register1[12].IN1
register1[13] => register1[13].IN1
register1[14] => register1[14].IN1
register1[15] => register1[15].IN1
register1[16] => register1[16].IN1
register1[17] => register1[17].IN1
register1[18] => register1[18].IN1
register1[19] => register1[19].IN1
register1[20] => register1[20].IN1
register1[21] => register1[21].IN1
register1[22] => register1[22].IN1
register1[23] => register1[23].IN1
register1[24] => register1[24].IN1
register1[25] => register1[25].IN1
register1[26] => register1[26].IN1
register1[27] => register1[27].IN1
register1[28] => register1[28].IN1
register1[29] => register1[29].IN1
register1[30] => register1[30].IN1
register1[31] => register1[31].IN1
register2[0] => register2[0].IN1
register2[1] => register2[1].IN1
register2[2] => register2[2].IN1
register2[3] => register2[3].IN1
register2[4] => register2[4].IN1
register2[5] => register2[5].IN1
register2[6] => register2[6].IN1
register2[7] => register2[7].IN1
register2[8] => register2[8].IN1
register2[9] => register2[9].IN1
register2[10] => register2[10].IN1
register2[11] => register2[11].IN1
register2[12] => register2[12].IN1
register2[13] => register2[13].IN1
register2[14] => register2[14].IN1
register2[15] => register2[15].IN1
register2[16] => register2[16].IN1
register2[17] => register2[17].IN1
register2[18] => register2[18].IN1
register2[19] => register2[19].IN1
register2[20] => register2[20].IN1
register2[21] => register2[21].IN1
register2[22] => register2[22].IN1
register2[23] => register2[23].IN1
register2[24] => register2[24].IN1
register2[25] => register2[25].IN1
register2[26] => register2[26].IN1
register2[27] => register2[27].IN1
register2[28] => register2[28].IN1
register2[29] => register2[29].IN1
register2[30] => register2[30].IN1
register2[31] => register2[31].IN1
register3[0] => register3[0].IN1
register3[1] => register3[1].IN1
register3[2] => register3[2].IN1
register3[3] => register3[3].IN1
register3[4] => register3[4].IN1
register3[5] => register3[5].IN1
register3[6] => register3[6].IN1
register3[7] => register3[7].IN1
register3[8] => register3[8].IN1
register3[9] => register3[9].IN1
register3[10] => register3[10].IN1
register3[11] => register3[11].IN1
register3[12] => register3[12].IN1
register3[13] => register3[13].IN1
register3[14] => register3[14].IN1
register3[15] => register3[15].IN1
register3[16] => register3[16].IN1
register3[17] => register3[17].IN1
register3[18] => register3[18].IN1
register3[19] => register3[19].IN1
register3[20] => register3[20].IN1
register3[21] => register3[21].IN1
register3[22] => register3[22].IN1
register3[23] => register3[23].IN1
register3[24] => register3[24].IN1
register3[25] => register3[25].IN1
register3[26] => register3[26].IN1
register3[27] => register3[27].IN1
register3[28] => register3[28].IN1
register3[29] => register3[29].IN1
register3[30] => register3[30].IN1
register3[31] => register3[31].IN1
register4[0] => register4[0].IN1
register4[1] => register4[1].IN1
register4[2] => register4[2].IN1
register4[3] => register4[3].IN1
register4[4] => register4[4].IN1
register4[5] => register4[5].IN1
register4[6] => register4[6].IN1
register4[7] => register4[7].IN1
register4[8] => register4[8].IN1
register4[9] => register4[9].IN1
register4[10] => register4[10].IN1
register4[11] => register4[11].IN1
register4[12] => register4[12].IN1
register4[13] => register4[13].IN1
register4[14] => register4[14].IN1
register4[15] => register4[15].IN1
register4[16] => register4[16].IN1
register4[17] => register4[17].IN1
register4[18] => register4[18].IN1
register4[19] => register4[19].IN1
register4[20] => register4[20].IN1
register4[21] => register4[21].IN1
register4[22] => register4[22].IN1
register4[23] => register4[23].IN1
register4[24] => register4[24].IN1
register4[25] => register4[25].IN1
register4[26] => register4[26].IN1
register4[27] => register4[27].IN1
register4[28] => register4[28].IN1
register4[29] => register4[29].IN1
register4[30] => register4[30].IN1
register4[31] => register4[31].IN1
register5[0] => register5[0].IN1
register5[1] => register5[1].IN1
register5[2] => register5[2].IN1
register5[3] => register5[3].IN1
register5[4] => register5[4].IN1
register5[5] => register5[5].IN1
register5[6] => register5[6].IN1
register5[7] => register5[7].IN1
register5[8] => register5[8].IN1
register5[9] => register5[9].IN1
register5[10] => register5[10].IN1
register5[11] => register5[11].IN1
register5[12] => register5[12].IN1
register5[13] => register5[13].IN1
register5[14] => register5[14].IN1
register5[15] => register5[15].IN1
register5[16] => register5[16].IN1
register5[17] => register5[17].IN1
register5[18] => register5[18].IN1
register5[19] => register5[19].IN1
register5[20] => register5[20].IN1
register5[21] => register5[21].IN1
register5[22] => register5[22].IN1
register5[23] => register5[23].IN1
register5[24] => register5[24].IN1
register5[25] => register5[25].IN1
register5[26] => register5[26].IN1
register5[27] => register5[27].IN1
register5[28] => register5[28].IN1
register5[29] => register5[29].IN1
register5[30] => register5[30].IN1
register5[31] => register5[31].IN1
register6[0] => register6[0].IN1
register6[1] => register6[1].IN1
register6[2] => register6[2].IN1
register6[3] => register6[3].IN1
register6[4] => register6[4].IN1
register6[5] => register6[5].IN1
register6[6] => register6[6].IN1
register6[7] => register6[7].IN1
register6[8] => register6[8].IN1
register6[9] => register6[9].IN1
register6[10] => register6[10].IN1
register6[11] => register6[11].IN1
register6[12] => register6[12].IN1
register6[13] => register6[13].IN1
register6[14] => register6[14].IN1
register6[15] => register6[15].IN1
register6[16] => register6[16].IN1
register6[17] => register6[17].IN1
register6[18] => register6[18].IN1
register6[19] => register6[19].IN1
register6[20] => register6[20].IN1
register6[21] => register6[21].IN1
register6[22] => register6[22].IN1
register6[23] => register6[23].IN1
register6[24] => register6[24].IN1
register6[25] => register6[25].IN1
register6[26] => register6[26].IN1
register6[27] => register6[27].IN1
register6[28] => register6[28].IN1
register6[29] => register6[29].IN1
register6[30] => register6[30].IN1
register6[31] => register6[31].IN1
register7[0] => register7[0].IN1
register7[1] => register7[1].IN1
register7[2] => register7[2].IN1
register7[3] => register7[3].IN1
register7[4] => register7[4].IN1
register7[5] => register7[5].IN1
register7[6] => register7[6].IN1
register7[7] => register7[7].IN1
register7[8] => register7[8].IN1
register7[9] => register7[9].IN1
register7[10] => register7[10].IN1
register7[11] => register7[11].IN1
register7[12] => register7[12].IN1
register7[13] => register7[13].IN1
register7[14] => register7[14].IN1
register7[15] => register7[15].IN1
register7[16] => register7[16].IN1
register7[17] => register7[17].IN1
register7[18] => register7[18].IN1
register7[19] => register7[19].IN1
register7[20] => register7[20].IN1
register7[21] => register7[21].IN1
register7[22] => register7[22].IN1
register7[23] => register7[23].IN1
register7[24] => register7[24].IN1
register7[25] => register7[25].IN1
register7[26] => register7[26].IN1
register7[27] => register7[27].IN1
register7[28] => register7[28].IN1
register7[29] => register7[29].IN1
register7[30] => register7[30].IN1
register7[31] => register7[31].IN1
register_out[0] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[1] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[2] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[3] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[4] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[5] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[6] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[7] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[8] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[9] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[10] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[11] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[12] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[13] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[14] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[15] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[16] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[17] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[18] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[19] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[20] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[21] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[22] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[23] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[24] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[25] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[26] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[27] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[28] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[29] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[30] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[31] <= register_out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|regfile:my_regfile|mux_thirtytwo:muxB|mux_eight:mux_eight_one|mux_four:mux_four_zero
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
low_bit_select => bracket0[31].OUTPUTSELECT
low_bit_select => bracket0[30].OUTPUTSELECT
low_bit_select => bracket0[29].OUTPUTSELECT
low_bit_select => bracket0[28].OUTPUTSELECT
low_bit_select => bracket0[27].OUTPUTSELECT
low_bit_select => bracket0[26].OUTPUTSELECT
low_bit_select => bracket0[25].OUTPUTSELECT
low_bit_select => bracket0[24].OUTPUTSELECT
low_bit_select => bracket0[23].OUTPUTSELECT
low_bit_select => bracket0[22].OUTPUTSELECT
low_bit_select => bracket0[21].OUTPUTSELECT
low_bit_select => bracket0[20].OUTPUTSELECT
low_bit_select => bracket0[19].OUTPUTSELECT
low_bit_select => bracket0[18].OUTPUTSELECT
low_bit_select => bracket0[17].OUTPUTSELECT
low_bit_select => bracket0[16].OUTPUTSELECT
low_bit_select => bracket0[15].OUTPUTSELECT
low_bit_select => bracket0[14].OUTPUTSELECT
low_bit_select => bracket0[13].OUTPUTSELECT
low_bit_select => bracket0[12].OUTPUTSELECT
low_bit_select => bracket0[11].OUTPUTSELECT
low_bit_select => bracket0[10].OUTPUTSELECT
low_bit_select => bracket0[9].OUTPUTSELECT
low_bit_select => bracket0[8].OUTPUTSELECT
low_bit_select => bracket0[7].OUTPUTSELECT
low_bit_select => bracket0[6].OUTPUTSELECT
low_bit_select => bracket0[5].OUTPUTSELECT
low_bit_select => bracket0[4].OUTPUTSELECT
low_bit_select => bracket0[3].OUTPUTSELECT
low_bit_select => bracket0[2].OUTPUTSELECT
low_bit_select => bracket0[1].OUTPUTSELECT
low_bit_select => bracket0[0].OUTPUTSELECT
low_bit_select => bracket1[31].OUTPUTSELECT
low_bit_select => bracket1[30].OUTPUTSELECT
low_bit_select => bracket1[29].OUTPUTSELECT
low_bit_select => bracket1[28].OUTPUTSELECT
low_bit_select => bracket1[27].OUTPUTSELECT
low_bit_select => bracket1[26].OUTPUTSELECT
low_bit_select => bracket1[25].OUTPUTSELECT
low_bit_select => bracket1[24].OUTPUTSELECT
low_bit_select => bracket1[23].OUTPUTSELECT
low_bit_select => bracket1[22].OUTPUTSELECT
low_bit_select => bracket1[21].OUTPUTSELECT
low_bit_select => bracket1[20].OUTPUTSELECT
low_bit_select => bracket1[19].OUTPUTSELECT
low_bit_select => bracket1[18].OUTPUTSELECT
low_bit_select => bracket1[17].OUTPUTSELECT
low_bit_select => bracket1[16].OUTPUTSELECT
low_bit_select => bracket1[15].OUTPUTSELECT
low_bit_select => bracket1[14].OUTPUTSELECT
low_bit_select => bracket1[13].OUTPUTSELECT
low_bit_select => bracket1[12].OUTPUTSELECT
low_bit_select => bracket1[11].OUTPUTSELECT
low_bit_select => bracket1[10].OUTPUTSELECT
low_bit_select => bracket1[9].OUTPUTSELECT
low_bit_select => bracket1[8].OUTPUTSELECT
low_bit_select => bracket1[7].OUTPUTSELECT
low_bit_select => bracket1[6].OUTPUTSELECT
low_bit_select => bracket1[5].OUTPUTSELECT
low_bit_select => bracket1[4].OUTPUTSELECT
low_bit_select => bracket1[3].OUTPUTSELECT
low_bit_select => bracket1[2].OUTPUTSELECT
low_bit_select => bracket1[1].OUTPUTSELECT
low_bit_select => bracket1[0].OUTPUTSELECT
register0[0] => bracket0[0].DATAA
register0[1] => bracket0[1].DATAA
register0[2] => bracket0[2].DATAA
register0[3] => bracket0[3].DATAA
register0[4] => bracket0[4].DATAA
register0[5] => bracket0[5].DATAA
register0[6] => bracket0[6].DATAA
register0[7] => bracket0[7].DATAA
register0[8] => bracket0[8].DATAA
register0[9] => bracket0[9].DATAA
register0[10] => bracket0[10].DATAA
register0[11] => bracket0[11].DATAA
register0[12] => bracket0[12].DATAA
register0[13] => bracket0[13].DATAA
register0[14] => bracket0[14].DATAA
register0[15] => bracket0[15].DATAA
register0[16] => bracket0[16].DATAA
register0[17] => bracket0[17].DATAA
register0[18] => bracket0[18].DATAA
register0[19] => bracket0[19].DATAA
register0[20] => bracket0[20].DATAA
register0[21] => bracket0[21].DATAA
register0[22] => bracket0[22].DATAA
register0[23] => bracket0[23].DATAA
register0[24] => bracket0[24].DATAA
register0[25] => bracket0[25].DATAA
register0[26] => bracket0[26].DATAA
register0[27] => bracket0[27].DATAA
register0[28] => bracket0[28].DATAA
register0[29] => bracket0[29].DATAA
register0[30] => bracket0[30].DATAA
register0[31] => bracket0[31].DATAA
register1[0] => bracket0[0].DATAB
register1[1] => bracket0[1].DATAB
register1[2] => bracket0[2].DATAB
register1[3] => bracket0[3].DATAB
register1[4] => bracket0[4].DATAB
register1[5] => bracket0[5].DATAB
register1[6] => bracket0[6].DATAB
register1[7] => bracket0[7].DATAB
register1[8] => bracket0[8].DATAB
register1[9] => bracket0[9].DATAB
register1[10] => bracket0[10].DATAB
register1[11] => bracket0[11].DATAB
register1[12] => bracket0[12].DATAB
register1[13] => bracket0[13].DATAB
register1[14] => bracket0[14].DATAB
register1[15] => bracket0[15].DATAB
register1[16] => bracket0[16].DATAB
register1[17] => bracket0[17].DATAB
register1[18] => bracket0[18].DATAB
register1[19] => bracket0[19].DATAB
register1[20] => bracket0[20].DATAB
register1[21] => bracket0[21].DATAB
register1[22] => bracket0[22].DATAB
register1[23] => bracket0[23].DATAB
register1[24] => bracket0[24].DATAB
register1[25] => bracket0[25].DATAB
register1[26] => bracket0[26].DATAB
register1[27] => bracket0[27].DATAB
register1[28] => bracket0[28].DATAB
register1[29] => bracket0[29].DATAB
register1[30] => bracket0[30].DATAB
register1[31] => bracket0[31].DATAB
register2[0] => bracket1[0].DATAA
register2[1] => bracket1[1].DATAA
register2[2] => bracket1[2].DATAA
register2[3] => bracket1[3].DATAA
register2[4] => bracket1[4].DATAA
register2[5] => bracket1[5].DATAA
register2[6] => bracket1[6].DATAA
register2[7] => bracket1[7].DATAA
register2[8] => bracket1[8].DATAA
register2[9] => bracket1[9].DATAA
register2[10] => bracket1[10].DATAA
register2[11] => bracket1[11].DATAA
register2[12] => bracket1[12].DATAA
register2[13] => bracket1[13].DATAA
register2[14] => bracket1[14].DATAA
register2[15] => bracket1[15].DATAA
register2[16] => bracket1[16].DATAA
register2[17] => bracket1[17].DATAA
register2[18] => bracket1[18].DATAA
register2[19] => bracket1[19].DATAA
register2[20] => bracket1[20].DATAA
register2[21] => bracket1[21].DATAA
register2[22] => bracket1[22].DATAA
register2[23] => bracket1[23].DATAA
register2[24] => bracket1[24].DATAA
register2[25] => bracket1[25].DATAA
register2[26] => bracket1[26].DATAA
register2[27] => bracket1[27].DATAA
register2[28] => bracket1[28].DATAA
register2[29] => bracket1[29].DATAA
register2[30] => bracket1[30].DATAA
register2[31] => bracket1[31].DATAA
register3[0] => bracket1[0].DATAB
register3[1] => bracket1[1].DATAB
register3[2] => bracket1[2].DATAB
register3[3] => bracket1[3].DATAB
register3[4] => bracket1[4].DATAB
register3[5] => bracket1[5].DATAB
register3[6] => bracket1[6].DATAB
register3[7] => bracket1[7].DATAB
register3[8] => bracket1[8].DATAB
register3[9] => bracket1[9].DATAB
register3[10] => bracket1[10].DATAB
register3[11] => bracket1[11].DATAB
register3[12] => bracket1[12].DATAB
register3[13] => bracket1[13].DATAB
register3[14] => bracket1[14].DATAB
register3[15] => bracket1[15].DATAB
register3[16] => bracket1[16].DATAB
register3[17] => bracket1[17].DATAB
register3[18] => bracket1[18].DATAB
register3[19] => bracket1[19].DATAB
register3[20] => bracket1[20].DATAB
register3[21] => bracket1[21].DATAB
register3[22] => bracket1[22].DATAB
register3[23] => bracket1[23].DATAB
register3[24] => bracket1[24].DATAB
register3[25] => bracket1[25].DATAB
register3[26] => bracket1[26].DATAB
register3[27] => bracket1[27].DATAB
register3[28] => bracket1[28].DATAB
register3[29] => bracket1[29].DATAB
register3[30] => bracket1[30].DATAB
register3[31] => bracket1[31].DATAB
register_out[0] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[1] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[2] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[3] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[4] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[5] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[6] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[7] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[8] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[9] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[10] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[11] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[12] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[13] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[14] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[15] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[16] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[17] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[18] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[19] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[20] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[21] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[22] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[23] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[24] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[25] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[26] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[27] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[28] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[29] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[30] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[31] <= register_out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|regfile:my_regfile|mux_thirtytwo:muxB|mux_eight:mux_eight_one|mux_four:mux_four_one
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
low_bit_select => bracket0[31].OUTPUTSELECT
low_bit_select => bracket0[30].OUTPUTSELECT
low_bit_select => bracket0[29].OUTPUTSELECT
low_bit_select => bracket0[28].OUTPUTSELECT
low_bit_select => bracket0[27].OUTPUTSELECT
low_bit_select => bracket0[26].OUTPUTSELECT
low_bit_select => bracket0[25].OUTPUTSELECT
low_bit_select => bracket0[24].OUTPUTSELECT
low_bit_select => bracket0[23].OUTPUTSELECT
low_bit_select => bracket0[22].OUTPUTSELECT
low_bit_select => bracket0[21].OUTPUTSELECT
low_bit_select => bracket0[20].OUTPUTSELECT
low_bit_select => bracket0[19].OUTPUTSELECT
low_bit_select => bracket0[18].OUTPUTSELECT
low_bit_select => bracket0[17].OUTPUTSELECT
low_bit_select => bracket0[16].OUTPUTSELECT
low_bit_select => bracket0[15].OUTPUTSELECT
low_bit_select => bracket0[14].OUTPUTSELECT
low_bit_select => bracket0[13].OUTPUTSELECT
low_bit_select => bracket0[12].OUTPUTSELECT
low_bit_select => bracket0[11].OUTPUTSELECT
low_bit_select => bracket0[10].OUTPUTSELECT
low_bit_select => bracket0[9].OUTPUTSELECT
low_bit_select => bracket0[8].OUTPUTSELECT
low_bit_select => bracket0[7].OUTPUTSELECT
low_bit_select => bracket0[6].OUTPUTSELECT
low_bit_select => bracket0[5].OUTPUTSELECT
low_bit_select => bracket0[4].OUTPUTSELECT
low_bit_select => bracket0[3].OUTPUTSELECT
low_bit_select => bracket0[2].OUTPUTSELECT
low_bit_select => bracket0[1].OUTPUTSELECT
low_bit_select => bracket0[0].OUTPUTSELECT
low_bit_select => bracket1[31].OUTPUTSELECT
low_bit_select => bracket1[30].OUTPUTSELECT
low_bit_select => bracket1[29].OUTPUTSELECT
low_bit_select => bracket1[28].OUTPUTSELECT
low_bit_select => bracket1[27].OUTPUTSELECT
low_bit_select => bracket1[26].OUTPUTSELECT
low_bit_select => bracket1[25].OUTPUTSELECT
low_bit_select => bracket1[24].OUTPUTSELECT
low_bit_select => bracket1[23].OUTPUTSELECT
low_bit_select => bracket1[22].OUTPUTSELECT
low_bit_select => bracket1[21].OUTPUTSELECT
low_bit_select => bracket1[20].OUTPUTSELECT
low_bit_select => bracket1[19].OUTPUTSELECT
low_bit_select => bracket1[18].OUTPUTSELECT
low_bit_select => bracket1[17].OUTPUTSELECT
low_bit_select => bracket1[16].OUTPUTSELECT
low_bit_select => bracket1[15].OUTPUTSELECT
low_bit_select => bracket1[14].OUTPUTSELECT
low_bit_select => bracket1[13].OUTPUTSELECT
low_bit_select => bracket1[12].OUTPUTSELECT
low_bit_select => bracket1[11].OUTPUTSELECT
low_bit_select => bracket1[10].OUTPUTSELECT
low_bit_select => bracket1[9].OUTPUTSELECT
low_bit_select => bracket1[8].OUTPUTSELECT
low_bit_select => bracket1[7].OUTPUTSELECT
low_bit_select => bracket1[6].OUTPUTSELECT
low_bit_select => bracket1[5].OUTPUTSELECT
low_bit_select => bracket1[4].OUTPUTSELECT
low_bit_select => bracket1[3].OUTPUTSELECT
low_bit_select => bracket1[2].OUTPUTSELECT
low_bit_select => bracket1[1].OUTPUTSELECT
low_bit_select => bracket1[0].OUTPUTSELECT
register0[0] => bracket0[0].DATAA
register0[1] => bracket0[1].DATAA
register0[2] => bracket0[2].DATAA
register0[3] => bracket0[3].DATAA
register0[4] => bracket0[4].DATAA
register0[5] => bracket0[5].DATAA
register0[6] => bracket0[6].DATAA
register0[7] => bracket0[7].DATAA
register0[8] => bracket0[8].DATAA
register0[9] => bracket0[9].DATAA
register0[10] => bracket0[10].DATAA
register0[11] => bracket0[11].DATAA
register0[12] => bracket0[12].DATAA
register0[13] => bracket0[13].DATAA
register0[14] => bracket0[14].DATAA
register0[15] => bracket0[15].DATAA
register0[16] => bracket0[16].DATAA
register0[17] => bracket0[17].DATAA
register0[18] => bracket0[18].DATAA
register0[19] => bracket0[19].DATAA
register0[20] => bracket0[20].DATAA
register0[21] => bracket0[21].DATAA
register0[22] => bracket0[22].DATAA
register0[23] => bracket0[23].DATAA
register0[24] => bracket0[24].DATAA
register0[25] => bracket0[25].DATAA
register0[26] => bracket0[26].DATAA
register0[27] => bracket0[27].DATAA
register0[28] => bracket0[28].DATAA
register0[29] => bracket0[29].DATAA
register0[30] => bracket0[30].DATAA
register0[31] => bracket0[31].DATAA
register1[0] => bracket0[0].DATAB
register1[1] => bracket0[1].DATAB
register1[2] => bracket0[2].DATAB
register1[3] => bracket0[3].DATAB
register1[4] => bracket0[4].DATAB
register1[5] => bracket0[5].DATAB
register1[6] => bracket0[6].DATAB
register1[7] => bracket0[7].DATAB
register1[8] => bracket0[8].DATAB
register1[9] => bracket0[9].DATAB
register1[10] => bracket0[10].DATAB
register1[11] => bracket0[11].DATAB
register1[12] => bracket0[12].DATAB
register1[13] => bracket0[13].DATAB
register1[14] => bracket0[14].DATAB
register1[15] => bracket0[15].DATAB
register1[16] => bracket0[16].DATAB
register1[17] => bracket0[17].DATAB
register1[18] => bracket0[18].DATAB
register1[19] => bracket0[19].DATAB
register1[20] => bracket0[20].DATAB
register1[21] => bracket0[21].DATAB
register1[22] => bracket0[22].DATAB
register1[23] => bracket0[23].DATAB
register1[24] => bracket0[24].DATAB
register1[25] => bracket0[25].DATAB
register1[26] => bracket0[26].DATAB
register1[27] => bracket0[27].DATAB
register1[28] => bracket0[28].DATAB
register1[29] => bracket0[29].DATAB
register1[30] => bracket0[30].DATAB
register1[31] => bracket0[31].DATAB
register2[0] => bracket1[0].DATAA
register2[1] => bracket1[1].DATAA
register2[2] => bracket1[2].DATAA
register2[3] => bracket1[3].DATAA
register2[4] => bracket1[4].DATAA
register2[5] => bracket1[5].DATAA
register2[6] => bracket1[6].DATAA
register2[7] => bracket1[7].DATAA
register2[8] => bracket1[8].DATAA
register2[9] => bracket1[9].DATAA
register2[10] => bracket1[10].DATAA
register2[11] => bracket1[11].DATAA
register2[12] => bracket1[12].DATAA
register2[13] => bracket1[13].DATAA
register2[14] => bracket1[14].DATAA
register2[15] => bracket1[15].DATAA
register2[16] => bracket1[16].DATAA
register2[17] => bracket1[17].DATAA
register2[18] => bracket1[18].DATAA
register2[19] => bracket1[19].DATAA
register2[20] => bracket1[20].DATAA
register2[21] => bracket1[21].DATAA
register2[22] => bracket1[22].DATAA
register2[23] => bracket1[23].DATAA
register2[24] => bracket1[24].DATAA
register2[25] => bracket1[25].DATAA
register2[26] => bracket1[26].DATAA
register2[27] => bracket1[27].DATAA
register2[28] => bracket1[28].DATAA
register2[29] => bracket1[29].DATAA
register2[30] => bracket1[30].DATAA
register2[31] => bracket1[31].DATAA
register3[0] => bracket1[0].DATAB
register3[1] => bracket1[1].DATAB
register3[2] => bracket1[2].DATAB
register3[3] => bracket1[3].DATAB
register3[4] => bracket1[4].DATAB
register3[5] => bracket1[5].DATAB
register3[6] => bracket1[6].DATAB
register3[7] => bracket1[7].DATAB
register3[8] => bracket1[8].DATAB
register3[9] => bracket1[9].DATAB
register3[10] => bracket1[10].DATAB
register3[11] => bracket1[11].DATAB
register3[12] => bracket1[12].DATAB
register3[13] => bracket1[13].DATAB
register3[14] => bracket1[14].DATAB
register3[15] => bracket1[15].DATAB
register3[16] => bracket1[16].DATAB
register3[17] => bracket1[17].DATAB
register3[18] => bracket1[18].DATAB
register3[19] => bracket1[19].DATAB
register3[20] => bracket1[20].DATAB
register3[21] => bracket1[21].DATAB
register3[22] => bracket1[22].DATAB
register3[23] => bracket1[23].DATAB
register3[24] => bracket1[24].DATAB
register3[25] => bracket1[25].DATAB
register3[26] => bracket1[26].DATAB
register3[27] => bracket1[27].DATAB
register3[28] => bracket1[28].DATAB
register3[29] => bracket1[29].DATAB
register3[30] => bracket1[30].DATAB
register3[31] => bracket1[31].DATAB
register_out[0] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[1] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[2] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[3] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[4] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[5] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[6] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[7] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[8] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[9] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[10] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[11] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[12] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[13] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[14] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[15] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[16] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[17] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[18] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[19] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[20] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[21] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[22] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[23] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[24] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[25] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[26] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[27] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[28] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[29] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[30] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[31] <= register_out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|regfile:my_regfile|mux_thirtytwo:muxB|mux_eight:mux_eight_two
three_bit_select[0] => two_of_three_bit_select[0].IN2
three_bit_select[1] => two_of_three_bit_select[1].IN2
three_bit_select[2] => register_out.OUTPUTSELECT
three_bit_select[2] => register_out.OUTPUTSELECT
three_bit_select[2] => register_out.OUTPUTSELECT
three_bit_select[2] => register_out.OUTPUTSELECT
three_bit_select[2] => register_out.OUTPUTSELECT
three_bit_select[2] => register_out.OUTPUTSELECT
three_bit_select[2] => register_out.OUTPUTSELECT
three_bit_select[2] => register_out.OUTPUTSELECT
three_bit_select[2] => register_out.OUTPUTSELECT
three_bit_select[2] => register_out.OUTPUTSELECT
three_bit_select[2] => register_out.OUTPUTSELECT
three_bit_select[2] => register_out.OUTPUTSELECT
three_bit_select[2] => register_out.OUTPUTSELECT
three_bit_select[2] => register_out.OUTPUTSELECT
three_bit_select[2] => register_out.OUTPUTSELECT
three_bit_select[2] => register_out.OUTPUTSELECT
three_bit_select[2] => register_out.OUTPUTSELECT
three_bit_select[2] => register_out.OUTPUTSELECT
three_bit_select[2] => register_out.OUTPUTSELECT
three_bit_select[2] => register_out.OUTPUTSELECT
three_bit_select[2] => register_out.OUTPUTSELECT
three_bit_select[2] => register_out.OUTPUTSELECT
three_bit_select[2] => register_out.OUTPUTSELECT
three_bit_select[2] => register_out.OUTPUTSELECT
three_bit_select[2] => register_out.OUTPUTSELECT
three_bit_select[2] => register_out.OUTPUTSELECT
three_bit_select[2] => register_out.OUTPUTSELECT
three_bit_select[2] => register_out.OUTPUTSELECT
three_bit_select[2] => register_out.OUTPUTSELECT
three_bit_select[2] => register_out.OUTPUTSELECT
three_bit_select[2] => register_out.OUTPUTSELECT
three_bit_select[2] => register_out.OUTPUTSELECT
register0[0] => register0[0].IN1
register0[1] => register0[1].IN1
register0[2] => register0[2].IN1
register0[3] => register0[3].IN1
register0[4] => register0[4].IN1
register0[5] => register0[5].IN1
register0[6] => register0[6].IN1
register0[7] => register0[7].IN1
register0[8] => register0[8].IN1
register0[9] => register0[9].IN1
register0[10] => register0[10].IN1
register0[11] => register0[11].IN1
register0[12] => register0[12].IN1
register0[13] => register0[13].IN1
register0[14] => register0[14].IN1
register0[15] => register0[15].IN1
register0[16] => register0[16].IN1
register0[17] => register0[17].IN1
register0[18] => register0[18].IN1
register0[19] => register0[19].IN1
register0[20] => register0[20].IN1
register0[21] => register0[21].IN1
register0[22] => register0[22].IN1
register0[23] => register0[23].IN1
register0[24] => register0[24].IN1
register0[25] => register0[25].IN1
register0[26] => register0[26].IN1
register0[27] => register0[27].IN1
register0[28] => register0[28].IN1
register0[29] => register0[29].IN1
register0[30] => register0[30].IN1
register0[31] => register0[31].IN1
register1[0] => register1[0].IN1
register1[1] => register1[1].IN1
register1[2] => register1[2].IN1
register1[3] => register1[3].IN1
register1[4] => register1[4].IN1
register1[5] => register1[5].IN1
register1[6] => register1[6].IN1
register1[7] => register1[7].IN1
register1[8] => register1[8].IN1
register1[9] => register1[9].IN1
register1[10] => register1[10].IN1
register1[11] => register1[11].IN1
register1[12] => register1[12].IN1
register1[13] => register1[13].IN1
register1[14] => register1[14].IN1
register1[15] => register1[15].IN1
register1[16] => register1[16].IN1
register1[17] => register1[17].IN1
register1[18] => register1[18].IN1
register1[19] => register1[19].IN1
register1[20] => register1[20].IN1
register1[21] => register1[21].IN1
register1[22] => register1[22].IN1
register1[23] => register1[23].IN1
register1[24] => register1[24].IN1
register1[25] => register1[25].IN1
register1[26] => register1[26].IN1
register1[27] => register1[27].IN1
register1[28] => register1[28].IN1
register1[29] => register1[29].IN1
register1[30] => register1[30].IN1
register1[31] => register1[31].IN1
register2[0] => register2[0].IN1
register2[1] => register2[1].IN1
register2[2] => register2[2].IN1
register2[3] => register2[3].IN1
register2[4] => register2[4].IN1
register2[5] => register2[5].IN1
register2[6] => register2[6].IN1
register2[7] => register2[7].IN1
register2[8] => register2[8].IN1
register2[9] => register2[9].IN1
register2[10] => register2[10].IN1
register2[11] => register2[11].IN1
register2[12] => register2[12].IN1
register2[13] => register2[13].IN1
register2[14] => register2[14].IN1
register2[15] => register2[15].IN1
register2[16] => register2[16].IN1
register2[17] => register2[17].IN1
register2[18] => register2[18].IN1
register2[19] => register2[19].IN1
register2[20] => register2[20].IN1
register2[21] => register2[21].IN1
register2[22] => register2[22].IN1
register2[23] => register2[23].IN1
register2[24] => register2[24].IN1
register2[25] => register2[25].IN1
register2[26] => register2[26].IN1
register2[27] => register2[27].IN1
register2[28] => register2[28].IN1
register2[29] => register2[29].IN1
register2[30] => register2[30].IN1
register2[31] => register2[31].IN1
register3[0] => register3[0].IN1
register3[1] => register3[1].IN1
register3[2] => register3[2].IN1
register3[3] => register3[3].IN1
register3[4] => register3[4].IN1
register3[5] => register3[5].IN1
register3[6] => register3[6].IN1
register3[7] => register3[7].IN1
register3[8] => register3[8].IN1
register3[9] => register3[9].IN1
register3[10] => register3[10].IN1
register3[11] => register3[11].IN1
register3[12] => register3[12].IN1
register3[13] => register3[13].IN1
register3[14] => register3[14].IN1
register3[15] => register3[15].IN1
register3[16] => register3[16].IN1
register3[17] => register3[17].IN1
register3[18] => register3[18].IN1
register3[19] => register3[19].IN1
register3[20] => register3[20].IN1
register3[21] => register3[21].IN1
register3[22] => register3[22].IN1
register3[23] => register3[23].IN1
register3[24] => register3[24].IN1
register3[25] => register3[25].IN1
register3[26] => register3[26].IN1
register3[27] => register3[27].IN1
register3[28] => register3[28].IN1
register3[29] => register3[29].IN1
register3[30] => register3[30].IN1
register3[31] => register3[31].IN1
register4[0] => register4[0].IN1
register4[1] => register4[1].IN1
register4[2] => register4[2].IN1
register4[3] => register4[3].IN1
register4[4] => register4[4].IN1
register4[5] => register4[5].IN1
register4[6] => register4[6].IN1
register4[7] => register4[7].IN1
register4[8] => register4[8].IN1
register4[9] => register4[9].IN1
register4[10] => register4[10].IN1
register4[11] => register4[11].IN1
register4[12] => register4[12].IN1
register4[13] => register4[13].IN1
register4[14] => register4[14].IN1
register4[15] => register4[15].IN1
register4[16] => register4[16].IN1
register4[17] => register4[17].IN1
register4[18] => register4[18].IN1
register4[19] => register4[19].IN1
register4[20] => register4[20].IN1
register4[21] => register4[21].IN1
register4[22] => register4[22].IN1
register4[23] => register4[23].IN1
register4[24] => register4[24].IN1
register4[25] => register4[25].IN1
register4[26] => register4[26].IN1
register4[27] => register4[27].IN1
register4[28] => register4[28].IN1
register4[29] => register4[29].IN1
register4[30] => register4[30].IN1
register4[31] => register4[31].IN1
register5[0] => register5[0].IN1
register5[1] => register5[1].IN1
register5[2] => register5[2].IN1
register5[3] => register5[3].IN1
register5[4] => register5[4].IN1
register5[5] => register5[5].IN1
register5[6] => register5[6].IN1
register5[7] => register5[7].IN1
register5[8] => register5[8].IN1
register5[9] => register5[9].IN1
register5[10] => register5[10].IN1
register5[11] => register5[11].IN1
register5[12] => register5[12].IN1
register5[13] => register5[13].IN1
register5[14] => register5[14].IN1
register5[15] => register5[15].IN1
register5[16] => register5[16].IN1
register5[17] => register5[17].IN1
register5[18] => register5[18].IN1
register5[19] => register5[19].IN1
register5[20] => register5[20].IN1
register5[21] => register5[21].IN1
register5[22] => register5[22].IN1
register5[23] => register5[23].IN1
register5[24] => register5[24].IN1
register5[25] => register5[25].IN1
register5[26] => register5[26].IN1
register5[27] => register5[27].IN1
register5[28] => register5[28].IN1
register5[29] => register5[29].IN1
register5[30] => register5[30].IN1
register5[31] => register5[31].IN1
register6[0] => register6[0].IN1
register6[1] => register6[1].IN1
register6[2] => register6[2].IN1
register6[3] => register6[3].IN1
register6[4] => register6[4].IN1
register6[5] => register6[5].IN1
register6[6] => register6[6].IN1
register6[7] => register6[7].IN1
register6[8] => register6[8].IN1
register6[9] => register6[9].IN1
register6[10] => register6[10].IN1
register6[11] => register6[11].IN1
register6[12] => register6[12].IN1
register6[13] => register6[13].IN1
register6[14] => register6[14].IN1
register6[15] => register6[15].IN1
register6[16] => register6[16].IN1
register6[17] => register6[17].IN1
register6[18] => register6[18].IN1
register6[19] => register6[19].IN1
register6[20] => register6[20].IN1
register6[21] => register6[21].IN1
register6[22] => register6[22].IN1
register6[23] => register6[23].IN1
register6[24] => register6[24].IN1
register6[25] => register6[25].IN1
register6[26] => register6[26].IN1
register6[27] => register6[27].IN1
register6[28] => register6[28].IN1
register6[29] => register6[29].IN1
register6[30] => register6[30].IN1
register6[31] => register6[31].IN1
register7[0] => register7[0].IN1
register7[1] => register7[1].IN1
register7[2] => register7[2].IN1
register7[3] => register7[3].IN1
register7[4] => register7[4].IN1
register7[5] => register7[5].IN1
register7[6] => register7[6].IN1
register7[7] => register7[7].IN1
register7[8] => register7[8].IN1
register7[9] => register7[9].IN1
register7[10] => register7[10].IN1
register7[11] => register7[11].IN1
register7[12] => register7[12].IN1
register7[13] => register7[13].IN1
register7[14] => register7[14].IN1
register7[15] => register7[15].IN1
register7[16] => register7[16].IN1
register7[17] => register7[17].IN1
register7[18] => register7[18].IN1
register7[19] => register7[19].IN1
register7[20] => register7[20].IN1
register7[21] => register7[21].IN1
register7[22] => register7[22].IN1
register7[23] => register7[23].IN1
register7[24] => register7[24].IN1
register7[25] => register7[25].IN1
register7[26] => register7[26].IN1
register7[27] => register7[27].IN1
register7[28] => register7[28].IN1
register7[29] => register7[29].IN1
register7[30] => register7[30].IN1
register7[31] => register7[31].IN1
register_out[0] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[1] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[2] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[3] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[4] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[5] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[6] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[7] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[8] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[9] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[10] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[11] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[12] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[13] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[14] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[15] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[16] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[17] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[18] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[19] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[20] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[21] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[22] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[23] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[24] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[25] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[26] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[27] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[28] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[29] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[30] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[31] <= register_out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|regfile:my_regfile|mux_thirtytwo:muxB|mux_eight:mux_eight_two|mux_four:mux_four_zero
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
low_bit_select => bracket0[31].OUTPUTSELECT
low_bit_select => bracket0[30].OUTPUTSELECT
low_bit_select => bracket0[29].OUTPUTSELECT
low_bit_select => bracket0[28].OUTPUTSELECT
low_bit_select => bracket0[27].OUTPUTSELECT
low_bit_select => bracket0[26].OUTPUTSELECT
low_bit_select => bracket0[25].OUTPUTSELECT
low_bit_select => bracket0[24].OUTPUTSELECT
low_bit_select => bracket0[23].OUTPUTSELECT
low_bit_select => bracket0[22].OUTPUTSELECT
low_bit_select => bracket0[21].OUTPUTSELECT
low_bit_select => bracket0[20].OUTPUTSELECT
low_bit_select => bracket0[19].OUTPUTSELECT
low_bit_select => bracket0[18].OUTPUTSELECT
low_bit_select => bracket0[17].OUTPUTSELECT
low_bit_select => bracket0[16].OUTPUTSELECT
low_bit_select => bracket0[15].OUTPUTSELECT
low_bit_select => bracket0[14].OUTPUTSELECT
low_bit_select => bracket0[13].OUTPUTSELECT
low_bit_select => bracket0[12].OUTPUTSELECT
low_bit_select => bracket0[11].OUTPUTSELECT
low_bit_select => bracket0[10].OUTPUTSELECT
low_bit_select => bracket0[9].OUTPUTSELECT
low_bit_select => bracket0[8].OUTPUTSELECT
low_bit_select => bracket0[7].OUTPUTSELECT
low_bit_select => bracket0[6].OUTPUTSELECT
low_bit_select => bracket0[5].OUTPUTSELECT
low_bit_select => bracket0[4].OUTPUTSELECT
low_bit_select => bracket0[3].OUTPUTSELECT
low_bit_select => bracket0[2].OUTPUTSELECT
low_bit_select => bracket0[1].OUTPUTSELECT
low_bit_select => bracket0[0].OUTPUTSELECT
low_bit_select => bracket1[31].OUTPUTSELECT
low_bit_select => bracket1[30].OUTPUTSELECT
low_bit_select => bracket1[29].OUTPUTSELECT
low_bit_select => bracket1[28].OUTPUTSELECT
low_bit_select => bracket1[27].OUTPUTSELECT
low_bit_select => bracket1[26].OUTPUTSELECT
low_bit_select => bracket1[25].OUTPUTSELECT
low_bit_select => bracket1[24].OUTPUTSELECT
low_bit_select => bracket1[23].OUTPUTSELECT
low_bit_select => bracket1[22].OUTPUTSELECT
low_bit_select => bracket1[21].OUTPUTSELECT
low_bit_select => bracket1[20].OUTPUTSELECT
low_bit_select => bracket1[19].OUTPUTSELECT
low_bit_select => bracket1[18].OUTPUTSELECT
low_bit_select => bracket1[17].OUTPUTSELECT
low_bit_select => bracket1[16].OUTPUTSELECT
low_bit_select => bracket1[15].OUTPUTSELECT
low_bit_select => bracket1[14].OUTPUTSELECT
low_bit_select => bracket1[13].OUTPUTSELECT
low_bit_select => bracket1[12].OUTPUTSELECT
low_bit_select => bracket1[11].OUTPUTSELECT
low_bit_select => bracket1[10].OUTPUTSELECT
low_bit_select => bracket1[9].OUTPUTSELECT
low_bit_select => bracket1[8].OUTPUTSELECT
low_bit_select => bracket1[7].OUTPUTSELECT
low_bit_select => bracket1[6].OUTPUTSELECT
low_bit_select => bracket1[5].OUTPUTSELECT
low_bit_select => bracket1[4].OUTPUTSELECT
low_bit_select => bracket1[3].OUTPUTSELECT
low_bit_select => bracket1[2].OUTPUTSELECT
low_bit_select => bracket1[1].OUTPUTSELECT
low_bit_select => bracket1[0].OUTPUTSELECT
register0[0] => bracket0[0].DATAA
register0[1] => bracket0[1].DATAA
register0[2] => bracket0[2].DATAA
register0[3] => bracket0[3].DATAA
register0[4] => bracket0[4].DATAA
register0[5] => bracket0[5].DATAA
register0[6] => bracket0[6].DATAA
register0[7] => bracket0[7].DATAA
register0[8] => bracket0[8].DATAA
register0[9] => bracket0[9].DATAA
register0[10] => bracket0[10].DATAA
register0[11] => bracket0[11].DATAA
register0[12] => bracket0[12].DATAA
register0[13] => bracket0[13].DATAA
register0[14] => bracket0[14].DATAA
register0[15] => bracket0[15].DATAA
register0[16] => bracket0[16].DATAA
register0[17] => bracket0[17].DATAA
register0[18] => bracket0[18].DATAA
register0[19] => bracket0[19].DATAA
register0[20] => bracket0[20].DATAA
register0[21] => bracket0[21].DATAA
register0[22] => bracket0[22].DATAA
register0[23] => bracket0[23].DATAA
register0[24] => bracket0[24].DATAA
register0[25] => bracket0[25].DATAA
register0[26] => bracket0[26].DATAA
register0[27] => bracket0[27].DATAA
register0[28] => bracket0[28].DATAA
register0[29] => bracket0[29].DATAA
register0[30] => bracket0[30].DATAA
register0[31] => bracket0[31].DATAA
register1[0] => bracket0[0].DATAB
register1[1] => bracket0[1].DATAB
register1[2] => bracket0[2].DATAB
register1[3] => bracket0[3].DATAB
register1[4] => bracket0[4].DATAB
register1[5] => bracket0[5].DATAB
register1[6] => bracket0[6].DATAB
register1[7] => bracket0[7].DATAB
register1[8] => bracket0[8].DATAB
register1[9] => bracket0[9].DATAB
register1[10] => bracket0[10].DATAB
register1[11] => bracket0[11].DATAB
register1[12] => bracket0[12].DATAB
register1[13] => bracket0[13].DATAB
register1[14] => bracket0[14].DATAB
register1[15] => bracket0[15].DATAB
register1[16] => bracket0[16].DATAB
register1[17] => bracket0[17].DATAB
register1[18] => bracket0[18].DATAB
register1[19] => bracket0[19].DATAB
register1[20] => bracket0[20].DATAB
register1[21] => bracket0[21].DATAB
register1[22] => bracket0[22].DATAB
register1[23] => bracket0[23].DATAB
register1[24] => bracket0[24].DATAB
register1[25] => bracket0[25].DATAB
register1[26] => bracket0[26].DATAB
register1[27] => bracket0[27].DATAB
register1[28] => bracket0[28].DATAB
register1[29] => bracket0[29].DATAB
register1[30] => bracket0[30].DATAB
register1[31] => bracket0[31].DATAB
register2[0] => bracket1[0].DATAA
register2[1] => bracket1[1].DATAA
register2[2] => bracket1[2].DATAA
register2[3] => bracket1[3].DATAA
register2[4] => bracket1[4].DATAA
register2[5] => bracket1[5].DATAA
register2[6] => bracket1[6].DATAA
register2[7] => bracket1[7].DATAA
register2[8] => bracket1[8].DATAA
register2[9] => bracket1[9].DATAA
register2[10] => bracket1[10].DATAA
register2[11] => bracket1[11].DATAA
register2[12] => bracket1[12].DATAA
register2[13] => bracket1[13].DATAA
register2[14] => bracket1[14].DATAA
register2[15] => bracket1[15].DATAA
register2[16] => bracket1[16].DATAA
register2[17] => bracket1[17].DATAA
register2[18] => bracket1[18].DATAA
register2[19] => bracket1[19].DATAA
register2[20] => bracket1[20].DATAA
register2[21] => bracket1[21].DATAA
register2[22] => bracket1[22].DATAA
register2[23] => bracket1[23].DATAA
register2[24] => bracket1[24].DATAA
register2[25] => bracket1[25].DATAA
register2[26] => bracket1[26].DATAA
register2[27] => bracket1[27].DATAA
register2[28] => bracket1[28].DATAA
register2[29] => bracket1[29].DATAA
register2[30] => bracket1[30].DATAA
register2[31] => bracket1[31].DATAA
register3[0] => bracket1[0].DATAB
register3[1] => bracket1[1].DATAB
register3[2] => bracket1[2].DATAB
register3[3] => bracket1[3].DATAB
register3[4] => bracket1[4].DATAB
register3[5] => bracket1[5].DATAB
register3[6] => bracket1[6].DATAB
register3[7] => bracket1[7].DATAB
register3[8] => bracket1[8].DATAB
register3[9] => bracket1[9].DATAB
register3[10] => bracket1[10].DATAB
register3[11] => bracket1[11].DATAB
register3[12] => bracket1[12].DATAB
register3[13] => bracket1[13].DATAB
register3[14] => bracket1[14].DATAB
register3[15] => bracket1[15].DATAB
register3[16] => bracket1[16].DATAB
register3[17] => bracket1[17].DATAB
register3[18] => bracket1[18].DATAB
register3[19] => bracket1[19].DATAB
register3[20] => bracket1[20].DATAB
register3[21] => bracket1[21].DATAB
register3[22] => bracket1[22].DATAB
register3[23] => bracket1[23].DATAB
register3[24] => bracket1[24].DATAB
register3[25] => bracket1[25].DATAB
register3[26] => bracket1[26].DATAB
register3[27] => bracket1[27].DATAB
register3[28] => bracket1[28].DATAB
register3[29] => bracket1[29].DATAB
register3[30] => bracket1[30].DATAB
register3[31] => bracket1[31].DATAB
register_out[0] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[1] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[2] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[3] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[4] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[5] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[6] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[7] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[8] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[9] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[10] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[11] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[12] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[13] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[14] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[15] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[16] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[17] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[18] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[19] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[20] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[21] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[22] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[23] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[24] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[25] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[26] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[27] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[28] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[29] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[30] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[31] <= register_out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|regfile:my_regfile|mux_thirtytwo:muxB|mux_eight:mux_eight_two|mux_four:mux_four_one
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
low_bit_select => bracket0[31].OUTPUTSELECT
low_bit_select => bracket0[30].OUTPUTSELECT
low_bit_select => bracket0[29].OUTPUTSELECT
low_bit_select => bracket0[28].OUTPUTSELECT
low_bit_select => bracket0[27].OUTPUTSELECT
low_bit_select => bracket0[26].OUTPUTSELECT
low_bit_select => bracket0[25].OUTPUTSELECT
low_bit_select => bracket0[24].OUTPUTSELECT
low_bit_select => bracket0[23].OUTPUTSELECT
low_bit_select => bracket0[22].OUTPUTSELECT
low_bit_select => bracket0[21].OUTPUTSELECT
low_bit_select => bracket0[20].OUTPUTSELECT
low_bit_select => bracket0[19].OUTPUTSELECT
low_bit_select => bracket0[18].OUTPUTSELECT
low_bit_select => bracket0[17].OUTPUTSELECT
low_bit_select => bracket0[16].OUTPUTSELECT
low_bit_select => bracket0[15].OUTPUTSELECT
low_bit_select => bracket0[14].OUTPUTSELECT
low_bit_select => bracket0[13].OUTPUTSELECT
low_bit_select => bracket0[12].OUTPUTSELECT
low_bit_select => bracket0[11].OUTPUTSELECT
low_bit_select => bracket0[10].OUTPUTSELECT
low_bit_select => bracket0[9].OUTPUTSELECT
low_bit_select => bracket0[8].OUTPUTSELECT
low_bit_select => bracket0[7].OUTPUTSELECT
low_bit_select => bracket0[6].OUTPUTSELECT
low_bit_select => bracket0[5].OUTPUTSELECT
low_bit_select => bracket0[4].OUTPUTSELECT
low_bit_select => bracket0[3].OUTPUTSELECT
low_bit_select => bracket0[2].OUTPUTSELECT
low_bit_select => bracket0[1].OUTPUTSELECT
low_bit_select => bracket0[0].OUTPUTSELECT
low_bit_select => bracket1[31].OUTPUTSELECT
low_bit_select => bracket1[30].OUTPUTSELECT
low_bit_select => bracket1[29].OUTPUTSELECT
low_bit_select => bracket1[28].OUTPUTSELECT
low_bit_select => bracket1[27].OUTPUTSELECT
low_bit_select => bracket1[26].OUTPUTSELECT
low_bit_select => bracket1[25].OUTPUTSELECT
low_bit_select => bracket1[24].OUTPUTSELECT
low_bit_select => bracket1[23].OUTPUTSELECT
low_bit_select => bracket1[22].OUTPUTSELECT
low_bit_select => bracket1[21].OUTPUTSELECT
low_bit_select => bracket1[20].OUTPUTSELECT
low_bit_select => bracket1[19].OUTPUTSELECT
low_bit_select => bracket1[18].OUTPUTSELECT
low_bit_select => bracket1[17].OUTPUTSELECT
low_bit_select => bracket1[16].OUTPUTSELECT
low_bit_select => bracket1[15].OUTPUTSELECT
low_bit_select => bracket1[14].OUTPUTSELECT
low_bit_select => bracket1[13].OUTPUTSELECT
low_bit_select => bracket1[12].OUTPUTSELECT
low_bit_select => bracket1[11].OUTPUTSELECT
low_bit_select => bracket1[10].OUTPUTSELECT
low_bit_select => bracket1[9].OUTPUTSELECT
low_bit_select => bracket1[8].OUTPUTSELECT
low_bit_select => bracket1[7].OUTPUTSELECT
low_bit_select => bracket1[6].OUTPUTSELECT
low_bit_select => bracket1[5].OUTPUTSELECT
low_bit_select => bracket1[4].OUTPUTSELECT
low_bit_select => bracket1[3].OUTPUTSELECT
low_bit_select => bracket1[2].OUTPUTSELECT
low_bit_select => bracket1[1].OUTPUTSELECT
low_bit_select => bracket1[0].OUTPUTSELECT
register0[0] => bracket0[0].DATAA
register0[1] => bracket0[1].DATAA
register0[2] => bracket0[2].DATAA
register0[3] => bracket0[3].DATAA
register0[4] => bracket0[4].DATAA
register0[5] => bracket0[5].DATAA
register0[6] => bracket0[6].DATAA
register0[7] => bracket0[7].DATAA
register0[8] => bracket0[8].DATAA
register0[9] => bracket0[9].DATAA
register0[10] => bracket0[10].DATAA
register0[11] => bracket0[11].DATAA
register0[12] => bracket0[12].DATAA
register0[13] => bracket0[13].DATAA
register0[14] => bracket0[14].DATAA
register0[15] => bracket0[15].DATAA
register0[16] => bracket0[16].DATAA
register0[17] => bracket0[17].DATAA
register0[18] => bracket0[18].DATAA
register0[19] => bracket0[19].DATAA
register0[20] => bracket0[20].DATAA
register0[21] => bracket0[21].DATAA
register0[22] => bracket0[22].DATAA
register0[23] => bracket0[23].DATAA
register0[24] => bracket0[24].DATAA
register0[25] => bracket0[25].DATAA
register0[26] => bracket0[26].DATAA
register0[27] => bracket0[27].DATAA
register0[28] => bracket0[28].DATAA
register0[29] => bracket0[29].DATAA
register0[30] => bracket0[30].DATAA
register0[31] => bracket0[31].DATAA
register1[0] => bracket0[0].DATAB
register1[1] => bracket0[1].DATAB
register1[2] => bracket0[2].DATAB
register1[3] => bracket0[3].DATAB
register1[4] => bracket0[4].DATAB
register1[5] => bracket0[5].DATAB
register1[6] => bracket0[6].DATAB
register1[7] => bracket0[7].DATAB
register1[8] => bracket0[8].DATAB
register1[9] => bracket0[9].DATAB
register1[10] => bracket0[10].DATAB
register1[11] => bracket0[11].DATAB
register1[12] => bracket0[12].DATAB
register1[13] => bracket0[13].DATAB
register1[14] => bracket0[14].DATAB
register1[15] => bracket0[15].DATAB
register1[16] => bracket0[16].DATAB
register1[17] => bracket0[17].DATAB
register1[18] => bracket0[18].DATAB
register1[19] => bracket0[19].DATAB
register1[20] => bracket0[20].DATAB
register1[21] => bracket0[21].DATAB
register1[22] => bracket0[22].DATAB
register1[23] => bracket0[23].DATAB
register1[24] => bracket0[24].DATAB
register1[25] => bracket0[25].DATAB
register1[26] => bracket0[26].DATAB
register1[27] => bracket0[27].DATAB
register1[28] => bracket0[28].DATAB
register1[29] => bracket0[29].DATAB
register1[30] => bracket0[30].DATAB
register1[31] => bracket0[31].DATAB
register2[0] => bracket1[0].DATAA
register2[1] => bracket1[1].DATAA
register2[2] => bracket1[2].DATAA
register2[3] => bracket1[3].DATAA
register2[4] => bracket1[4].DATAA
register2[5] => bracket1[5].DATAA
register2[6] => bracket1[6].DATAA
register2[7] => bracket1[7].DATAA
register2[8] => bracket1[8].DATAA
register2[9] => bracket1[9].DATAA
register2[10] => bracket1[10].DATAA
register2[11] => bracket1[11].DATAA
register2[12] => bracket1[12].DATAA
register2[13] => bracket1[13].DATAA
register2[14] => bracket1[14].DATAA
register2[15] => bracket1[15].DATAA
register2[16] => bracket1[16].DATAA
register2[17] => bracket1[17].DATAA
register2[18] => bracket1[18].DATAA
register2[19] => bracket1[19].DATAA
register2[20] => bracket1[20].DATAA
register2[21] => bracket1[21].DATAA
register2[22] => bracket1[22].DATAA
register2[23] => bracket1[23].DATAA
register2[24] => bracket1[24].DATAA
register2[25] => bracket1[25].DATAA
register2[26] => bracket1[26].DATAA
register2[27] => bracket1[27].DATAA
register2[28] => bracket1[28].DATAA
register2[29] => bracket1[29].DATAA
register2[30] => bracket1[30].DATAA
register2[31] => bracket1[31].DATAA
register3[0] => bracket1[0].DATAB
register3[1] => bracket1[1].DATAB
register3[2] => bracket1[2].DATAB
register3[3] => bracket1[3].DATAB
register3[4] => bracket1[4].DATAB
register3[5] => bracket1[5].DATAB
register3[6] => bracket1[6].DATAB
register3[7] => bracket1[7].DATAB
register3[8] => bracket1[8].DATAB
register3[9] => bracket1[9].DATAB
register3[10] => bracket1[10].DATAB
register3[11] => bracket1[11].DATAB
register3[12] => bracket1[12].DATAB
register3[13] => bracket1[13].DATAB
register3[14] => bracket1[14].DATAB
register3[15] => bracket1[15].DATAB
register3[16] => bracket1[16].DATAB
register3[17] => bracket1[17].DATAB
register3[18] => bracket1[18].DATAB
register3[19] => bracket1[19].DATAB
register3[20] => bracket1[20].DATAB
register3[21] => bracket1[21].DATAB
register3[22] => bracket1[22].DATAB
register3[23] => bracket1[23].DATAB
register3[24] => bracket1[24].DATAB
register3[25] => bracket1[25].DATAB
register3[26] => bracket1[26].DATAB
register3[27] => bracket1[27].DATAB
register3[28] => bracket1[28].DATAB
register3[29] => bracket1[29].DATAB
register3[30] => bracket1[30].DATAB
register3[31] => bracket1[31].DATAB
register_out[0] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[1] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[2] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[3] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[4] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[5] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[6] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[7] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[8] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[9] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[10] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[11] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[12] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[13] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[14] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[15] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[16] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[17] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[18] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[19] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[20] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[21] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[22] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[23] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[24] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[25] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[26] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[27] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[28] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[29] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[30] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[31] <= register_out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|regfile:my_regfile|mux_thirtytwo:muxB|mux_eight:mux_eight_three
three_bit_select[0] => two_of_three_bit_select[0].IN2
three_bit_select[1] => two_of_three_bit_select[1].IN2
three_bit_select[2] => register_out.OUTPUTSELECT
three_bit_select[2] => register_out.OUTPUTSELECT
three_bit_select[2] => register_out.OUTPUTSELECT
three_bit_select[2] => register_out.OUTPUTSELECT
three_bit_select[2] => register_out.OUTPUTSELECT
three_bit_select[2] => register_out.OUTPUTSELECT
three_bit_select[2] => register_out.OUTPUTSELECT
three_bit_select[2] => register_out.OUTPUTSELECT
three_bit_select[2] => register_out.OUTPUTSELECT
three_bit_select[2] => register_out.OUTPUTSELECT
three_bit_select[2] => register_out.OUTPUTSELECT
three_bit_select[2] => register_out.OUTPUTSELECT
three_bit_select[2] => register_out.OUTPUTSELECT
three_bit_select[2] => register_out.OUTPUTSELECT
three_bit_select[2] => register_out.OUTPUTSELECT
three_bit_select[2] => register_out.OUTPUTSELECT
three_bit_select[2] => register_out.OUTPUTSELECT
three_bit_select[2] => register_out.OUTPUTSELECT
three_bit_select[2] => register_out.OUTPUTSELECT
three_bit_select[2] => register_out.OUTPUTSELECT
three_bit_select[2] => register_out.OUTPUTSELECT
three_bit_select[2] => register_out.OUTPUTSELECT
three_bit_select[2] => register_out.OUTPUTSELECT
three_bit_select[2] => register_out.OUTPUTSELECT
three_bit_select[2] => register_out.OUTPUTSELECT
three_bit_select[2] => register_out.OUTPUTSELECT
three_bit_select[2] => register_out.OUTPUTSELECT
three_bit_select[2] => register_out.OUTPUTSELECT
three_bit_select[2] => register_out.OUTPUTSELECT
three_bit_select[2] => register_out.OUTPUTSELECT
three_bit_select[2] => register_out.OUTPUTSELECT
three_bit_select[2] => register_out.OUTPUTSELECT
register0[0] => register0[0].IN1
register0[1] => register0[1].IN1
register0[2] => register0[2].IN1
register0[3] => register0[3].IN1
register0[4] => register0[4].IN1
register0[5] => register0[5].IN1
register0[6] => register0[6].IN1
register0[7] => register0[7].IN1
register0[8] => register0[8].IN1
register0[9] => register0[9].IN1
register0[10] => register0[10].IN1
register0[11] => register0[11].IN1
register0[12] => register0[12].IN1
register0[13] => register0[13].IN1
register0[14] => register0[14].IN1
register0[15] => register0[15].IN1
register0[16] => register0[16].IN1
register0[17] => register0[17].IN1
register0[18] => register0[18].IN1
register0[19] => register0[19].IN1
register0[20] => register0[20].IN1
register0[21] => register0[21].IN1
register0[22] => register0[22].IN1
register0[23] => register0[23].IN1
register0[24] => register0[24].IN1
register0[25] => register0[25].IN1
register0[26] => register0[26].IN1
register0[27] => register0[27].IN1
register0[28] => register0[28].IN1
register0[29] => register0[29].IN1
register0[30] => register0[30].IN1
register0[31] => register0[31].IN1
register1[0] => register1[0].IN1
register1[1] => register1[1].IN1
register1[2] => register1[2].IN1
register1[3] => register1[3].IN1
register1[4] => register1[4].IN1
register1[5] => register1[5].IN1
register1[6] => register1[6].IN1
register1[7] => register1[7].IN1
register1[8] => register1[8].IN1
register1[9] => register1[9].IN1
register1[10] => register1[10].IN1
register1[11] => register1[11].IN1
register1[12] => register1[12].IN1
register1[13] => register1[13].IN1
register1[14] => register1[14].IN1
register1[15] => register1[15].IN1
register1[16] => register1[16].IN1
register1[17] => register1[17].IN1
register1[18] => register1[18].IN1
register1[19] => register1[19].IN1
register1[20] => register1[20].IN1
register1[21] => register1[21].IN1
register1[22] => register1[22].IN1
register1[23] => register1[23].IN1
register1[24] => register1[24].IN1
register1[25] => register1[25].IN1
register1[26] => register1[26].IN1
register1[27] => register1[27].IN1
register1[28] => register1[28].IN1
register1[29] => register1[29].IN1
register1[30] => register1[30].IN1
register1[31] => register1[31].IN1
register2[0] => register2[0].IN1
register2[1] => register2[1].IN1
register2[2] => register2[2].IN1
register2[3] => register2[3].IN1
register2[4] => register2[4].IN1
register2[5] => register2[5].IN1
register2[6] => register2[6].IN1
register2[7] => register2[7].IN1
register2[8] => register2[8].IN1
register2[9] => register2[9].IN1
register2[10] => register2[10].IN1
register2[11] => register2[11].IN1
register2[12] => register2[12].IN1
register2[13] => register2[13].IN1
register2[14] => register2[14].IN1
register2[15] => register2[15].IN1
register2[16] => register2[16].IN1
register2[17] => register2[17].IN1
register2[18] => register2[18].IN1
register2[19] => register2[19].IN1
register2[20] => register2[20].IN1
register2[21] => register2[21].IN1
register2[22] => register2[22].IN1
register2[23] => register2[23].IN1
register2[24] => register2[24].IN1
register2[25] => register2[25].IN1
register2[26] => register2[26].IN1
register2[27] => register2[27].IN1
register2[28] => register2[28].IN1
register2[29] => register2[29].IN1
register2[30] => register2[30].IN1
register2[31] => register2[31].IN1
register3[0] => register3[0].IN1
register3[1] => register3[1].IN1
register3[2] => register3[2].IN1
register3[3] => register3[3].IN1
register3[4] => register3[4].IN1
register3[5] => register3[5].IN1
register3[6] => register3[6].IN1
register3[7] => register3[7].IN1
register3[8] => register3[8].IN1
register3[9] => register3[9].IN1
register3[10] => register3[10].IN1
register3[11] => register3[11].IN1
register3[12] => register3[12].IN1
register3[13] => register3[13].IN1
register3[14] => register3[14].IN1
register3[15] => register3[15].IN1
register3[16] => register3[16].IN1
register3[17] => register3[17].IN1
register3[18] => register3[18].IN1
register3[19] => register3[19].IN1
register3[20] => register3[20].IN1
register3[21] => register3[21].IN1
register3[22] => register3[22].IN1
register3[23] => register3[23].IN1
register3[24] => register3[24].IN1
register3[25] => register3[25].IN1
register3[26] => register3[26].IN1
register3[27] => register3[27].IN1
register3[28] => register3[28].IN1
register3[29] => register3[29].IN1
register3[30] => register3[30].IN1
register3[31] => register3[31].IN1
register4[0] => register4[0].IN1
register4[1] => register4[1].IN1
register4[2] => register4[2].IN1
register4[3] => register4[3].IN1
register4[4] => register4[4].IN1
register4[5] => register4[5].IN1
register4[6] => register4[6].IN1
register4[7] => register4[7].IN1
register4[8] => register4[8].IN1
register4[9] => register4[9].IN1
register4[10] => register4[10].IN1
register4[11] => register4[11].IN1
register4[12] => register4[12].IN1
register4[13] => register4[13].IN1
register4[14] => register4[14].IN1
register4[15] => register4[15].IN1
register4[16] => register4[16].IN1
register4[17] => register4[17].IN1
register4[18] => register4[18].IN1
register4[19] => register4[19].IN1
register4[20] => register4[20].IN1
register4[21] => register4[21].IN1
register4[22] => register4[22].IN1
register4[23] => register4[23].IN1
register4[24] => register4[24].IN1
register4[25] => register4[25].IN1
register4[26] => register4[26].IN1
register4[27] => register4[27].IN1
register4[28] => register4[28].IN1
register4[29] => register4[29].IN1
register4[30] => register4[30].IN1
register4[31] => register4[31].IN1
register5[0] => register5[0].IN1
register5[1] => register5[1].IN1
register5[2] => register5[2].IN1
register5[3] => register5[3].IN1
register5[4] => register5[4].IN1
register5[5] => register5[5].IN1
register5[6] => register5[6].IN1
register5[7] => register5[7].IN1
register5[8] => register5[8].IN1
register5[9] => register5[9].IN1
register5[10] => register5[10].IN1
register5[11] => register5[11].IN1
register5[12] => register5[12].IN1
register5[13] => register5[13].IN1
register5[14] => register5[14].IN1
register5[15] => register5[15].IN1
register5[16] => register5[16].IN1
register5[17] => register5[17].IN1
register5[18] => register5[18].IN1
register5[19] => register5[19].IN1
register5[20] => register5[20].IN1
register5[21] => register5[21].IN1
register5[22] => register5[22].IN1
register5[23] => register5[23].IN1
register5[24] => register5[24].IN1
register5[25] => register5[25].IN1
register5[26] => register5[26].IN1
register5[27] => register5[27].IN1
register5[28] => register5[28].IN1
register5[29] => register5[29].IN1
register5[30] => register5[30].IN1
register5[31] => register5[31].IN1
register6[0] => register6[0].IN1
register6[1] => register6[1].IN1
register6[2] => register6[2].IN1
register6[3] => register6[3].IN1
register6[4] => register6[4].IN1
register6[5] => register6[5].IN1
register6[6] => register6[6].IN1
register6[7] => register6[7].IN1
register6[8] => register6[8].IN1
register6[9] => register6[9].IN1
register6[10] => register6[10].IN1
register6[11] => register6[11].IN1
register6[12] => register6[12].IN1
register6[13] => register6[13].IN1
register6[14] => register6[14].IN1
register6[15] => register6[15].IN1
register6[16] => register6[16].IN1
register6[17] => register6[17].IN1
register6[18] => register6[18].IN1
register6[19] => register6[19].IN1
register6[20] => register6[20].IN1
register6[21] => register6[21].IN1
register6[22] => register6[22].IN1
register6[23] => register6[23].IN1
register6[24] => register6[24].IN1
register6[25] => register6[25].IN1
register6[26] => register6[26].IN1
register6[27] => register6[27].IN1
register6[28] => register6[28].IN1
register6[29] => register6[29].IN1
register6[30] => register6[30].IN1
register6[31] => register6[31].IN1
register7[0] => register7[0].IN1
register7[1] => register7[1].IN1
register7[2] => register7[2].IN1
register7[3] => register7[3].IN1
register7[4] => register7[4].IN1
register7[5] => register7[5].IN1
register7[6] => register7[6].IN1
register7[7] => register7[7].IN1
register7[8] => register7[8].IN1
register7[9] => register7[9].IN1
register7[10] => register7[10].IN1
register7[11] => register7[11].IN1
register7[12] => register7[12].IN1
register7[13] => register7[13].IN1
register7[14] => register7[14].IN1
register7[15] => register7[15].IN1
register7[16] => register7[16].IN1
register7[17] => register7[17].IN1
register7[18] => register7[18].IN1
register7[19] => register7[19].IN1
register7[20] => register7[20].IN1
register7[21] => register7[21].IN1
register7[22] => register7[22].IN1
register7[23] => register7[23].IN1
register7[24] => register7[24].IN1
register7[25] => register7[25].IN1
register7[26] => register7[26].IN1
register7[27] => register7[27].IN1
register7[28] => register7[28].IN1
register7[29] => register7[29].IN1
register7[30] => register7[30].IN1
register7[31] => register7[31].IN1
register_out[0] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[1] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[2] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[3] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[4] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[5] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[6] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[7] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[8] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[9] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[10] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[11] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[12] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[13] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[14] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[15] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[16] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[17] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[18] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[19] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[20] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[21] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[22] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[23] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[24] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[25] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[26] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[27] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[28] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[29] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[30] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[31] <= register_out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|regfile:my_regfile|mux_thirtytwo:muxB|mux_eight:mux_eight_three|mux_four:mux_four_zero
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
low_bit_select => bracket0[31].OUTPUTSELECT
low_bit_select => bracket0[30].OUTPUTSELECT
low_bit_select => bracket0[29].OUTPUTSELECT
low_bit_select => bracket0[28].OUTPUTSELECT
low_bit_select => bracket0[27].OUTPUTSELECT
low_bit_select => bracket0[26].OUTPUTSELECT
low_bit_select => bracket0[25].OUTPUTSELECT
low_bit_select => bracket0[24].OUTPUTSELECT
low_bit_select => bracket0[23].OUTPUTSELECT
low_bit_select => bracket0[22].OUTPUTSELECT
low_bit_select => bracket0[21].OUTPUTSELECT
low_bit_select => bracket0[20].OUTPUTSELECT
low_bit_select => bracket0[19].OUTPUTSELECT
low_bit_select => bracket0[18].OUTPUTSELECT
low_bit_select => bracket0[17].OUTPUTSELECT
low_bit_select => bracket0[16].OUTPUTSELECT
low_bit_select => bracket0[15].OUTPUTSELECT
low_bit_select => bracket0[14].OUTPUTSELECT
low_bit_select => bracket0[13].OUTPUTSELECT
low_bit_select => bracket0[12].OUTPUTSELECT
low_bit_select => bracket0[11].OUTPUTSELECT
low_bit_select => bracket0[10].OUTPUTSELECT
low_bit_select => bracket0[9].OUTPUTSELECT
low_bit_select => bracket0[8].OUTPUTSELECT
low_bit_select => bracket0[7].OUTPUTSELECT
low_bit_select => bracket0[6].OUTPUTSELECT
low_bit_select => bracket0[5].OUTPUTSELECT
low_bit_select => bracket0[4].OUTPUTSELECT
low_bit_select => bracket0[3].OUTPUTSELECT
low_bit_select => bracket0[2].OUTPUTSELECT
low_bit_select => bracket0[1].OUTPUTSELECT
low_bit_select => bracket0[0].OUTPUTSELECT
low_bit_select => bracket1[31].OUTPUTSELECT
low_bit_select => bracket1[30].OUTPUTSELECT
low_bit_select => bracket1[29].OUTPUTSELECT
low_bit_select => bracket1[28].OUTPUTSELECT
low_bit_select => bracket1[27].OUTPUTSELECT
low_bit_select => bracket1[26].OUTPUTSELECT
low_bit_select => bracket1[25].OUTPUTSELECT
low_bit_select => bracket1[24].OUTPUTSELECT
low_bit_select => bracket1[23].OUTPUTSELECT
low_bit_select => bracket1[22].OUTPUTSELECT
low_bit_select => bracket1[21].OUTPUTSELECT
low_bit_select => bracket1[20].OUTPUTSELECT
low_bit_select => bracket1[19].OUTPUTSELECT
low_bit_select => bracket1[18].OUTPUTSELECT
low_bit_select => bracket1[17].OUTPUTSELECT
low_bit_select => bracket1[16].OUTPUTSELECT
low_bit_select => bracket1[15].OUTPUTSELECT
low_bit_select => bracket1[14].OUTPUTSELECT
low_bit_select => bracket1[13].OUTPUTSELECT
low_bit_select => bracket1[12].OUTPUTSELECT
low_bit_select => bracket1[11].OUTPUTSELECT
low_bit_select => bracket1[10].OUTPUTSELECT
low_bit_select => bracket1[9].OUTPUTSELECT
low_bit_select => bracket1[8].OUTPUTSELECT
low_bit_select => bracket1[7].OUTPUTSELECT
low_bit_select => bracket1[6].OUTPUTSELECT
low_bit_select => bracket1[5].OUTPUTSELECT
low_bit_select => bracket1[4].OUTPUTSELECT
low_bit_select => bracket1[3].OUTPUTSELECT
low_bit_select => bracket1[2].OUTPUTSELECT
low_bit_select => bracket1[1].OUTPUTSELECT
low_bit_select => bracket1[0].OUTPUTSELECT
register0[0] => bracket0[0].DATAA
register0[1] => bracket0[1].DATAA
register0[2] => bracket0[2].DATAA
register0[3] => bracket0[3].DATAA
register0[4] => bracket0[4].DATAA
register0[5] => bracket0[5].DATAA
register0[6] => bracket0[6].DATAA
register0[7] => bracket0[7].DATAA
register0[8] => bracket0[8].DATAA
register0[9] => bracket0[9].DATAA
register0[10] => bracket0[10].DATAA
register0[11] => bracket0[11].DATAA
register0[12] => bracket0[12].DATAA
register0[13] => bracket0[13].DATAA
register0[14] => bracket0[14].DATAA
register0[15] => bracket0[15].DATAA
register0[16] => bracket0[16].DATAA
register0[17] => bracket0[17].DATAA
register0[18] => bracket0[18].DATAA
register0[19] => bracket0[19].DATAA
register0[20] => bracket0[20].DATAA
register0[21] => bracket0[21].DATAA
register0[22] => bracket0[22].DATAA
register0[23] => bracket0[23].DATAA
register0[24] => bracket0[24].DATAA
register0[25] => bracket0[25].DATAA
register0[26] => bracket0[26].DATAA
register0[27] => bracket0[27].DATAA
register0[28] => bracket0[28].DATAA
register0[29] => bracket0[29].DATAA
register0[30] => bracket0[30].DATAA
register0[31] => bracket0[31].DATAA
register1[0] => bracket0[0].DATAB
register1[1] => bracket0[1].DATAB
register1[2] => bracket0[2].DATAB
register1[3] => bracket0[3].DATAB
register1[4] => bracket0[4].DATAB
register1[5] => bracket0[5].DATAB
register1[6] => bracket0[6].DATAB
register1[7] => bracket0[7].DATAB
register1[8] => bracket0[8].DATAB
register1[9] => bracket0[9].DATAB
register1[10] => bracket0[10].DATAB
register1[11] => bracket0[11].DATAB
register1[12] => bracket0[12].DATAB
register1[13] => bracket0[13].DATAB
register1[14] => bracket0[14].DATAB
register1[15] => bracket0[15].DATAB
register1[16] => bracket0[16].DATAB
register1[17] => bracket0[17].DATAB
register1[18] => bracket0[18].DATAB
register1[19] => bracket0[19].DATAB
register1[20] => bracket0[20].DATAB
register1[21] => bracket0[21].DATAB
register1[22] => bracket0[22].DATAB
register1[23] => bracket0[23].DATAB
register1[24] => bracket0[24].DATAB
register1[25] => bracket0[25].DATAB
register1[26] => bracket0[26].DATAB
register1[27] => bracket0[27].DATAB
register1[28] => bracket0[28].DATAB
register1[29] => bracket0[29].DATAB
register1[30] => bracket0[30].DATAB
register1[31] => bracket0[31].DATAB
register2[0] => bracket1[0].DATAA
register2[1] => bracket1[1].DATAA
register2[2] => bracket1[2].DATAA
register2[3] => bracket1[3].DATAA
register2[4] => bracket1[4].DATAA
register2[5] => bracket1[5].DATAA
register2[6] => bracket1[6].DATAA
register2[7] => bracket1[7].DATAA
register2[8] => bracket1[8].DATAA
register2[9] => bracket1[9].DATAA
register2[10] => bracket1[10].DATAA
register2[11] => bracket1[11].DATAA
register2[12] => bracket1[12].DATAA
register2[13] => bracket1[13].DATAA
register2[14] => bracket1[14].DATAA
register2[15] => bracket1[15].DATAA
register2[16] => bracket1[16].DATAA
register2[17] => bracket1[17].DATAA
register2[18] => bracket1[18].DATAA
register2[19] => bracket1[19].DATAA
register2[20] => bracket1[20].DATAA
register2[21] => bracket1[21].DATAA
register2[22] => bracket1[22].DATAA
register2[23] => bracket1[23].DATAA
register2[24] => bracket1[24].DATAA
register2[25] => bracket1[25].DATAA
register2[26] => bracket1[26].DATAA
register2[27] => bracket1[27].DATAA
register2[28] => bracket1[28].DATAA
register2[29] => bracket1[29].DATAA
register2[30] => bracket1[30].DATAA
register2[31] => bracket1[31].DATAA
register3[0] => bracket1[0].DATAB
register3[1] => bracket1[1].DATAB
register3[2] => bracket1[2].DATAB
register3[3] => bracket1[3].DATAB
register3[4] => bracket1[4].DATAB
register3[5] => bracket1[5].DATAB
register3[6] => bracket1[6].DATAB
register3[7] => bracket1[7].DATAB
register3[8] => bracket1[8].DATAB
register3[9] => bracket1[9].DATAB
register3[10] => bracket1[10].DATAB
register3[11] => bracket1[11].DATAB
register3[12] => bracket1[12].DATAB
register3[13] => bracket1[13].DATAB
register3[14] => bracket1[14].DATAB
register3[15] => bracket1[15].DATAB
register3[16] => bracket1[16].DATAB
register3[17] => bracket1[17].DATAB
register3[18] => bracket1[18].DATAB
register3[19] => bracket1[19].DATAB
register3[20] => bracket1[20].DATAB
register3[21] => bracket1[21].DATAB
register3[22] => bracket1[22].DATAB
register3[23] => bracket1[23].DATAB
register3[24] => bracket1[24].DATAB
register3[25] => bracket1[25].DATAB
register3[26] => bracket1[26].DATAB
register3[27] => bracket1[27].DATAB
register3[28] => bracket1[28].DATAB
register3[29] => bracket1[29].DATAB
register3[30] => bracket1[30].DATAB
register3[31] => bracket1[31].DATAB
register_out[0] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[1] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[2] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[3] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[4] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[5] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[6] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[7] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[8] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[9] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[10] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[11] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[12] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[13] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[14] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[15] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[16] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[17] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[18] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[19] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[20] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[21] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[22] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[23] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[24] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[25] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[26] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[27] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[28] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[29] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[30] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[31] <= register_out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|regfile:my_regfile|mux_thirtytwo:muxB|mux_eight:mux_eight_three|mux_four:mux_four_one
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
low_bit_select => bracket0[31].OUTPUTSELECT
low_bit_select => bracket0[30].OUTPUTSELECT
low_bit_select => bracket0[29].OUTPUTSELECT
low_bit_select => bracket0[28].OUTPUTSELECT
low_bit_select => bracket0[27].OUTPUTSELECT
low_bit_select => bracket0[26].OUTPUTSELECT
low_bit_select => bracket0[25].OUTPUTSELECT
low_bit_select => bracket0[24].OUTPUTSELECT
low_bit_select => bracket0[23].OUTPUTSELECT
low_bit_select => bracket0[22].OUTPUTSELECT
low_bit_select => bracket0[21].OUTPUTSELECT
low_bit_select => bracket0[20].OUTPUTSELECT
low_bit_select => bracket0[19].OUTPUTSELECT
low_bit_select => bracket0[18].OUTPUTSELECT
low_bit_select => bracket0[17].OUTPUTSELECT
low_bit_select => bracket0[16].OUTPUTSELECT
low_bit_select => bracket0[15].OUTPUTSELECT
low_bit_select => bracket0[14].OUTPUTSELECT
low_bit_select => bracket0[13].OUTPUTSELECT
low_bit_select => bracket0[12].OUTPUTSELECT
low_bit_select => bracket0[11].OUTPUTSELECT
low_bit_select => bracket0[10].OUTPUTSELECT
low_bit_select => bracket0[9].OUTPUTSELECT
low_bit_select => bracket0[8].OUTPUTSELECT
low_bit_select => bracket0[7].OUTPUTSELECT
low_bit_select => bracket0[6].OUTPUTSELECT
low_bit_select => bracket0[5].OUTPUTSELECT
low_bit_select => bracket0[4].OUTPUTSELECT
low_bit_select => bracket0[3].OUTPUTSELECT
low_bit_select => bracket0[2].OUTPUTSELECT
low_bit_select => bracket0[1].OUTPUTSELECT
low_bit_select => bracket0[0].OUTPUTSELECT
low_bit_select => bracket1[31].OUTPUTSELECT
low_bit_select => bracket1[30].OUTPUTSELECT
low_bit_select => bracket1[29].OUTPUTSELECT
low_bit_select => bracket1[28].OUTPUTSELECT
low_bit_select => bracket1[27].OUTPUTSELECT
low_bit_select => bracket1[26].OUTPUTSELECT
low_bit_select => bracket1[25].OUTPUTSELECT
low_bit_select => bracket1[24].OUTPUTSELECT
low_bit_select => bracket1[23].OUTPUTSELECT
low_bit_select => bracket1[22].OUTPUTSELECT
low_bit_select => bracket1[21].OUTPUTSELECT
low_bit_select => bracket1[20].OUTPUTSELECT
low_bit_select => bracket1[19].OUTPUTSELECT
low_bit_select => bracket1[18].OUTPUTSELECT
low_bit_select => bracket1[17].OUTPUTSELECT
low_bit_select => bracket1[16].OUTPUTSELECT
low_bit_select => bracket1[15].OUTPUTSELECT
low_bit_select => bracket1[14].OUTPUTSELECT
low_bit_select => bracket1[13].OUTPUTSELECT
low_bit_select => bracket1[12].OUTPUTSELECT
low_bit_select => bracket1[11].OUTPUTSELECT
low_bit_select => bracket1[10].OUTPUTSELECT
low_bit_select => bracket1[9].OUTPUTSELECT
low_bit_select => bracket1[8].OUTPUTSELECT
low_bit_select => bracket1[7].OUTPUTSELECT
low_bit_select => bracket1[6].OUTPUTSELECT
low_bit_select => bracket1[5].OUTPUTSELECT
low_bit_select => bracket1[4].OUTPUTSELECT
low_bit_select => bracket1[3].OUTPUTSELECT
low_bit_select => bracket1[2].OUTPUTSELECT
low_bit_select => bracket1[1].OUTPUTSELECT
low_bit_select => bracket1[0].OUTPUTSELECT
register0[0] => bracket0[0].DATAA
register0[1] => bracket0[1].DATAA
register0[2] => bracket0[2].DATAA
register0[3] => bracket0[3].DATAA
register0[4] => bracket0[4].DATAA
register0[5] => bracket0[5].DATAA
register0[6] => bracket0[6].DATAA
register0[7] => bracket0[7].DATAA
register0[8] => bracket0[8].DATAA
register0[9] => bracket0[9].DATAA
register0[10] => bracket0[10].DATAA
register0[11] => bracket0[11].DATAA
register0[12] => bracket0[12].DATAA
register0[13] => bracket0[13].DATAA
register0[14] => bracket0[14].DATAA
register0[15] => bracket0[15].DATAA
register0[16] => bracket0[16].DATAA
register0[17] => bracket0[17].DATAA
register0[18] => bracket0[18].DATAA
register0[19] => bracket0[19].DATAA
register0[20] => bracket0[20].DATAA
register0[21] => bracket0[21].DATAA
register0[22] => bracket0[22].DATAA
register0[23] => bracket0[23].DATAA
register0[24] => bracket0[24].DATAA
register0[25] => bracket0[25].DATAA
register0[26] => bracket0[26].DATAA
register0[27] => bracket0[27].DATAA
register0[28] => bracket0[28].DATAA
register0[29] => bracket0[29].DATAA
register0[30] => bracket0[30].DATAA
register0[31] => bracket0[31].DATAA
register1[0] => bracket0[0].DATAB
register1[1] => bracket0[1].DATAB
register1[2] => bracket0[2].DATAB
register1[3] => bracket0[3].DATAB
register1[4] => bracket0[4].DATAB
register1[5] => bracket0[5].DATAB
register1[6] => bracket0[6].DATAB
register1[7] => bracket0[7].DATAB
register1[8] => bracket0[8].DATAB
register1[9] => bracket0[9].DATAB
register1[10] => bracket0[10].DATAB
register1[11] => bracket0[11].DATAB
register1[12] => bracket0[12].DATAB
register1[13] => bracket0[13].DATAB
register1[14] => bracket0[14].DATAB
register1[15] => bracket0[15].DATAB
register1[16] => bracket0[16].DATAB
register1[17] => bracket0[17].DATAB
register1[18] => bracket0[18].DATAB
register1[19] => bracket0[19].DATAB
register1[20] => bracket0[20].DATAB
register1[21] => bracket0[21].DATAB
register1[22] => bracket0[22].DATAB
register1[23] => bracket0[23].DATAB
register1[24] => bracket0[24].DATAB
register1[25] => bracket0[25].DATAB
register1[26] => bracket0[26].DATAB
register1[27] => bracket0[27].DATAB
register1[28] => bracket0[28].DATAB
register1[29] => bracket0[29].DATAB
register1[30] => bracket0[30].DATAB
register1[31] => bracket0[31].DATAB
register2[0] => bracket1[0].DATAA
register2[1] => bracket1[1].DATAA
register2[2] => bracket1[2].DATAA
register2[3] => bracket1[3].DATAA
register2[4] => bracket1[4].DATAA
register2[5] => bracket1[5].DATAA
register2[6] => bracket1[6].DATAA
register2[7] => bracket1[7].DATAA
register2[8] => bracket1[8].DATAA
register2[9] => bracket1[9].DATAA
register2[10] => bracket1[10].DATAA
register2[11] => bracket1[11].DATAA
register2[12] => bracket1[12].DATAA
register2[13] => bracket1[13].DATAA
register2[14] => bracket1[14].DATAA
register2[15] => bracket1[15].DATAA
register2[16] => bracket1[16].DATAA
register2[17] => bracket1[17].DATAA
register2[18] => bracket1[18].DATAA
register2[19] => bracket1[19].DATAA
register2[20] => bracket1[20].DATAA
register2[21] => bracket1[21].DATAA
register2[22] => bracket1[22].DATAA
register2[23] => bracket1[23].DATAA
register2[24] => bracket1[24].DATAA
register2[25] => bracket1[25].DATAA
register2[26] => bracket1[26].DATAA
register2[27] => bracket1[27].DATAA
register2[28] => bracket1[28].DATAA
register2[29] => bracket1[29].DATAA
register2[30] => bracket1[30].DATAA
register2[31] => bracket1[31].DATAA
register3[0] => bracket1[0].DATAB
register3[1] => bracket1[1].DATAB
register3[2] => bracket1[2].DATAB
register3[3] => bracket1[3].DATAB
register3[4] => bracket1[4].DATAB
register3[5] => bracket1[5].DATAB
register3[6] => bracket1[6].DATAB
register3[7] => bracket1[7].DATAB
register3[8] => bracket1[8].DATAB
register3[9] => bracket1[9].DATAB
register3[10] => bracket1[10].DATAB
register3[11] => bracket1[11].DATAB
register3[12] => bracket1[12].DATAB
register3[13] => bracket1[13].DATAB
register3[14] => bracket1[14].DATAB
register3[15] => bracket1[15].DATAB
register3[16] => bracket1[16].DATAB
register3[17] => bracket1[17].DATAB
register3[18] => bracket1[18].DATAB
register3[19] => bracket1[19].DATAB
register3[20] => bracket1[20].DATAB
register3[21] => bracket1[21].DATAB
register3[22] => bracket1[22].DATAB
register3[23] => bracket1[23].DATAB
register3[24] => bracket1[24].DATAB
register3[25] => bracket1[25].DATAB
register3[26] => bracket1[26].DATAB
register3[27] => bracket1[27].DATAB
register3[28] => bracket1[28].DATAB
register3[29] => bracket1[29].DATAB
register3[30] => bracket1[30].DATAB
register3[31] => bracket1[31].DATAB
register_out[0] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[1] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[2] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[3] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[4] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[5] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[6] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[7] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[8] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[9] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[10] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[11] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[12] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[13] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[14] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[15] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[16] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[17] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[18] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[19] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[20] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[21] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[22] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[23] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[24] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[25] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[26] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[27] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[28] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[29] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[30] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[31] <= register_out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|regfile:my_regfile|mux_thirtytwo:muxB|mux_four:mux_results
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
low_bit_select => bracket0[31].OUTPUTSELECT
low_bit_select => bracket0[30].OUTPUTSELECT
low_bit_select => bracket0[29].OUTPUTSELECT
low_bit_select => bracket0[28].OUTPUTSELECT
low_bit_select => bracket0[27].OUTPUTSELECT
low_bit_select => bracket0[26].OUTPUTSELECT
low_bit_select => bracket0[25].OUTPUTSELECT
low_bit_select => bracket0[24].OUTPUTSELECT
low_bit_select => bracket0[23].OUTPUTSELECT
low_bit_select => bracket0[22].OUTPUTSELECT
low_bit_select => bracket0[21].OUTPUTSELECT
low_bit_select => bracket0[20].OUTPUTSELECT
low_bit_select => bracket0[19].OUTPUTSELECT
low_bit_select => bracket0[18].OUTPUTSELECT
low_bit_select => bracket0[17].OUTPUTSELECT
low_bit_select => bracket0[16].OUTPUTSELECT
low_bit_select => bracket0[15].OUTPUTSELECT
low_bit_select => bracket0[14].OUTPUTSELECT
low_bit_select => bracket0[13].OUTPUTSELECT
low_bit_select => bracket0[12].OUTPUTSELECT
low_bit_select => bracket0[11].OUTPUTSELECT
low_bit_select => bracket0[10].OUTPUTSELECT
low_bit_select => bracket0[9].OUTPUTSELECT
low_bit_select => bracket0[8].OUTPUTSELECT
low_bit_select => bracket0[7].OUTPUTSELECT
low_bit_select => bracket0[6].OUTPUTSELECT
low_bit_select => bracket0[5].OUTPUTSELECT
low_bit_select => bracket0[4].OUTPUTSELECT
low_bit_select => bracket0[3].OUTPUTSELECT
low_bit_select => bracket0[2].OUTPUTSELECT
low_bit_select => bracket0[1].OUTPUTSELECT
low_bit_select => bracket0[0].OUTPUTSELECT
low_bit_select => bracket1[31].OUTPUTSELECT
low_bit_select => bracket1[30].OUTPUTSELECT
low_bit_select => bracket1[29].OUTPUTSELECT
low_bit_select => bracket1[28].OUTPUTSELECT
low_bit_select => bracket1[27].OUTPUTSELECT
low_bit_select => bracket1[26].OUTPUTSELECT
low_bit_select => bracket1[25].OUTPUTSELECT
low_bit_select => bracket1[24].OUTPUTSELECT
low_bit_select => bracket1[23].OUTPUTSELECT
low_bit_select => bracket1[22].OUTPUTSELECT
low_bit_select => bracket1[21].OUTPUTSELECT
low_bit_select => bracket1[20].OUTPUTSELECT
low_bit_select => bracket1[19].OUTPUTSELECT
low_bit_select => bracket1[18].OUTPUTSELECT
low_bit_select => bracket1[17].OUTPUTSELECT
low_bit_select => bracket1[16].OUTPUTSELECT
low_bit_select => bracket1[15].OUTPUTSELECT
low_bit_select => bracket1[14].OUTPUTSELECT
low_bit_select => bracket1[13].OUTPUTSELECT
low_bit_select => bracket1[12].OUTPUTSELECT
low_bit_select => bracket1[11].OUTPUTSELECT
low_bit_select => bracket1[10].OUTPUTSELECT
low_bit_select => bracket1[9].OUTPUTSELECT
low_bit_select => bracket1[8].OUTPUTSELECT
low_bit_select => bracket1[7].OUTPUTSELECT
low_bit_select => bracket1[6].OUTPUTSELECT
low_bit_select => bracket1[5].OUTPUTSELECT
low_bit_select => bracket1[4].OUTPUTSELECT
low_bit_select => bracket1[3].OUTPUTSELECT
low_bit_select => bracket1[2].OUTPUTSELECT
low_bit_select => bracket1[1].OUTPUTSELECT
low_bit_select => bracket1[0].OUTPUTSELECT
register0[0] => bracket0[0].DATAA
register0[1] => bracket0[1].DATAA
register0[2] => bracket0[2].DATAA
register0[3] => bracket0[3].DATAA
register0[4] => bracket0[4].DATAA
register0[5] => bracket0[5].DATAA
register0[6] => bracket0[6].DATAA
register0[7] => bracket0[7].DATAA
register0[8] => bracket0[8].DATAA
register0[9] => bracket0[9].DATAA
register0[10] => bracket0[10].DATAA
register0[11] => bracket0[11].DATAA
register0[12] => bracket0[12].DATAA
register0[13] => bracket0[13].DATAA
register0[14] => bracket0[14].DATAA
register0[15] => bracket0[15].DATAA
register0[16] => bracket0[16].DATAA
register0[17] => bracket0[17].DATAA
register0[18] => bracket0[18].DATAA
register0[19] => bracket0[19].DATAA
register0[20] => bracket0[20].DATAA
register0[21] => bracket0[21].DATAA
register0[22] => bracket0[22].DATAA
register0[23] => bracket0[23].DATAA
register0[24] => bracket0[24].DATAA
register0[25] => bracket0[25].DATAA
register0[26] => bracket0[26].DATAA
register0[27] => bracket0[27].DATAA
register0[28] => bracket0[28].DATAA
register0[29] => bracket0[29].DATAA
register0[30] => bracket0[30].DATAA
register0[31] => bracket0[31].DATAA
register1[0] => bracket0[0].DATAB
register1[1] => bracket0[1].DATAB
register1[2] => bracket0[2].DATAB
register1[3] => bracket0[3].DATAB
register1[4] => bracket0[4].DATAB
register1[5] => bracket0[5].DATAB
register1[6] => bracket0[6].DATAB
register1[7] => bracket0[7].DATAB
register1[8] => bracket0[8].DATAB
register1[9] => bracket0[9].DATAB
register1[10] => bracket0[10].DATAB
register1[11] => bracket0[11].DATAB
register1[12] => bracket0[12].DATAB
register1[13] => bracket0[13].DATAB
register1[14] => bracket0[14].DATAB
register1[15] => bracket0[15].DATAB
register1[16] => bracket0[16].DATAB
register1[17] => bracket0[17].DATAB
register1[18] => bracket0[18].DATAB
register1[19] => bracket0[19].DATAB
register1[20] => bracket0[20].DATAB
register1[21] => bracket0[21].DATAB
register1[22] => bracket0[22].DATAB
register1[23] => bracket0[23].DATAB
register1[24] => bracket0[24].DATAB
register1[25] => bracket0[25].DATAB
register1[26] => bracket0[26].DATAB
register1[27] => bracket0[27].DATAB
register1[28] => bracket0[28].DATAB
register1[29] => bracket0[29].DATAB
register1[30] => bracket0[30].DATAB
register1[31] => bracket0[31].DATAB
register2[0] => bracket1[0].DATAA
register2[1] => bracket1[1].DATAA
register2[2] => bracket1[2].DATAA
register2[3] => bracket1[3].DATAA
register2[4] => bracket1[4].DATAA
register2[5] => bracket1[5].DATAA
register2[6] => bracket1[6].DATAA
register2[7] => bracket1[7].DATAA
register2[8] => bracket1[8].DATAA
register2[9] => bracket1[9].DATAA
register2[10] => bracket1[10].DATAA
register2[11] => bracket1[11].DATAA
register2[12] => bracket1[12].DATAA
register2[13] => bracket1[13].DATAA
register2[14] => bracket1[14].DATAA
register2[15] => bracket1[15].DATAA
register2[16] => bracket1[16].DATAA
register2[17] => bracket1[17].DATAA
register2[18] => bracket1[18].DATAA
register2[19] => bracket1[19].DATAA
register2[20] => bracket1[20].DATAA
register2[21] => bracket1[21].DATAA
register2[22] => bracket1[22].DATAA
register2[23] => bracket1[23].DATAA
register2[24] => bracket1[24].DATAA
register2[25] => bracket1[25].DATAA
register2[26] => bracket1[26].DATAA
register2[27] => bracket1[27].DATAA
register2[28] => bracket1[28].DATAA
register2[29] => bracket1[29].DATAA
register2[30] => bracket1[30].DATAA
register2[31] => bracket1[31].DATAA
register3[0] => bracket1[0].DATAB
register3[1] => bracket1[1].DATAB
register3[2] => bracket1[2].DATAB
register3[3] => bracket1[3].DATAB
register3[4] => bracket1[4].DATAB
register3[5] => bracket1[5].DATAB
register3[6] => bracket1[6].DATAB
register3[7] => bracket1[7].DATAB
register3[8] => bracket1[8].DATAB
register3[9] => bracket1[9].DATAB
register3[10] => bracket1[10].DATAB
register3[11] => bracket1[11].DATAB
register3[12] => bracket1[12].DATAB
register3[13] => bracket1[13].DATAB
register3[14] => bracket1[14].DATAB
register3[15] => bracket1[15].DATAB
register3[16] => bracket1[16].DATAB
register3[17] => bracket1[17].DATAB
register3[18] => bracket1[18].DATAB
register3[19] => bracket1[19].DATAB
register3[20] => bracket1[20].DATAB
register3[21] => bracket1[21].DATAB
register3[22] => bracket1[22].DATAB
register3[23] => bracket1[23].DATAB
register3[24] => bracket1[24].DATAB
register3[25] => bracket1[25].DATAB
register3[26] => bracket1[26].DATAB
register3[27] => bracket1[27].DATAB
register3[28] => bracket1[28].DATAB
register3[29] => bracket1[29].DATAB
register3[30] => bracket1[30].DATAB
register3[31] => bracket1[31].DATAB
register_out[0] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[1] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[2] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[3] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[4] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[5] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[6] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[7] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[8] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[9] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[10] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[11] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[12] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[13] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[14] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[15] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[16] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[17] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[18] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[19] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[20] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[21] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[22] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[23] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[24] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[25] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[26] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[27] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[28] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[29] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[30] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[31] <= register_out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:my_processor
clock => clock.IN5
reset => reset.IN6
address_imem[0] <= PC_current_out[0].DB_MAX_OUTPUT_PORT_TYPE
address_imem[1] <= PC_current_out[1].DB_MAX_OUTPUT_PORT_TYPE
address_imem[2] <= PC_current_out[2].DB_MAX_OUTPUT_PORT_TYPE
address_imem[3] <= PC_current_out[3].DB_MAX_OUTPUT_PORT_TYPE
address_imem[4] <= PC_current_out[4].DB_MAX_OUTPUT_PORT_TYPE
address_imem[5] <= PC_current_out[5].DB_MAX_OUTPUT_PORT_TYPE
address_imem[6] <= PC_current_out[6].DB_MAX_OUTPUT_PORT_TYPE
address_imem[7] <= PC_current_out[7].DB_MAX_OUTPUT_PORT_TYPE
address_imem[8] <= PC_current_out[8].DB_MAX_OUTPUT_PORT_TYPE
address_imem[9] <= PC_current_out[9].DB_MAX_OUTPUT_PORT_TYPE
address_imem[10] <= PC_current_out[10].DB_MAX_OUTPUT_PORT_TYPE
address_imem[11] <= PC_current_out[11].DB_MAX_OUTPUT_PORT_TYPE
q_imem[0] => FD_in.DATAA
q_imem[1] => FD_in.DATAA
q_imem[2] => FD_in.DATAA
q_imem[3] => FD_in.DATAA
q_imem[4] => FD_in.DATAA
q_imem[5] => FD_in.DATAA
q_imem[6] => FD_in.DATAA
q_imem[7] => FD_in.DATAA
q_imem[8] => FD_in.DATAA
q_imem[9] => FD_in.DATAA
q_imem[10] => FD_in.DATAA
q_imem[11] => FD_in.DATAA
q_imem[12] => FD_in.DATAA
q_imem[13] => FD_in.DATAA
q_imem[14] => FD_in.DATAA
q_imem[15] => FD_in.DATAA
q_imem[16] => FD_in.DATAA
q_imem[17] => FD_in.DATAA
q_imem[18] => FD_in.DATAA
q_imem[19] => FD_in.DATAA
q_imem[20] => FD_in.DATAA
q_imem[21] => FD_in.DATAA
q_imem[22] => FD_in.DATAA
q_imem[23] => FD_in.DATAA
q_imem[24] => FD_in.DATAA
q_imem[25] => FD_in.DATAA
q_imem[26] => FD_in.DATAA
q_imem[27] => FD_in.DATAA
q_imem[28] => FD_in.DATAA
q_imem[29] => FD_in.DATAA
q_imem[30] => FD_in.DATAA
q_imem[31] => FD_in.DATAA
address_dmem[0] <= XM_output[0].DB_MAX_OUTPUT_PORT_TYPE
address_dmem[1] <= XM_output[1].DB_MAX_OUTPUT_PORT_TYPE
address_dmem[2] <= XM_output[2].DB_MAX_OUTPUT_PORT_TYPE
address_dmem[3] <= XM_output[3].DB_MAX_OUTPUT_PORT_TYPE
address_dmem[4] <= XM_output[4].DB_MAX_OUTPUT_PORT_TYPE
address_dmem[5] <= XM_output[5].DB_MAX_OUTPUT_PORT_TYPE
address_dmem[6] <= XM_output[6].DB_MAX_OUTPUT_PORT_TYPE
address_dmem[7] <= XM_output[7].DB_MAX_OUTPUT_PORT_TYPE
address_dmem[8] <= XM_output[8].DB_MAX_OUTPUT_PORT_TYPE
address_dmem[9] <= XM_output[9].DB_MAX_OUTPUT_PORT_TYPE
address_dmem[10] <= XM_output[10].DB_MAX_OUTPUT_PORT_TYPE
address_dmem[11] <= XM_output[11].DB_MAX_OUTPUT_PORT_TYPE
data[0] <= data.DB_MAX_OUTPUT_PORT_TYPE
data[1] <= data.DB_MAX_OUTPUT_PORT_TYPE
data[2] <= data.DB_MAX_OUTPUT_PORT_TYPE
data[3] <= data.DB_MAX_OUTPUT_PORT_TYPE
data[4] <= data.DB_MAX_OUTPUT_PORT_TYPE
data[5] <= data.DB_MAX_OUTPUT_PORT_TYPE
data[6] <= data.DB_MAX_OUTPUT_PORT_TYPE
data[7] <= data.DB_MAX_OUTPUT_PORT_TYPE
data[8] <= data.DB_MAX_OUTPUT_PORT_TYPE
data[9] <= data.DB_MAX_OUTPUT_PORT_TYPE
data[10] <= data.DB_MAX_OUTPUT_PORT_TYPE
data[11] <= data.DB_MAX_OUTPUT_PORT_TYPE
data[12] <= data.DB_MAX_OUTPUT_PORT_TYPE
data[13] <= data.DB_MAX_OUTPUT_PORT_TYPE
data[14] <= data.DB_MAX_OUTPUT_PORT_TYPE
data[15] <= data.DB_MAX_OUTPUT_PORT_TYPE
data[16] <= data.DB_MAX_OUTPUT_PORT_TYPE
data[17] <= data.DB_MAX_OUTPUT_PORT_TYPE
data[18] <= data.DB_MAX_OUTPUT_PORT_TYPE
data[19] <= data.DB_MAX_OUTPUT_PORT_TYPE
data[20] <= data.DB_MAX_OUTPUT_PORT_TYPE
data[21] <= data.DB_MAX_OUTPUT_PORT_TYPE
data[22] <= data.DB_MAX_OUTPUT_PORT_TYPE
data[23] <= data.DB_MAX_OUTPUT_PORT_TYPE
data[24] <= data.DB_MAX_OUTPUT_PORT_TYPE
data[25] <= data.DB_MAX_OUTPUT_PORT_TYPE
data[26] <= data.DB_MAX_OUTPUT_PORT_TYPE
data[27] <= data.DB_MAX_OUTPUT_PORT_TYPE
data[28] <= data.DB_MAX_OUTPUT_PORT_TYPE
data[29] <= data.DB_MAX_OUTPUT_PORT_TYPE
data[30] <= data.DB_MAX_OUTPUT_PORT_TYPE
data[31] <= data.DB_MAX_OUTPUT_PORT_TYPE
wren <= XM_control[5].DB_MAX_OUTPUT_PORT_TYPE
q_dmem[0] => q_dmem[0].IN1
q_dmem[1] => q_dmem[1].IN1
q_dmem[2] => q_dmem[2].IN1
q_dmem[3] => q_dmem[3].IN1
q_dmem[4] => q_dmem[4].IN1
q_dmem[5] => q_dmem[5].IN1
q_dmem[6] => q_dmem[6].IN1
q_dmem[7] => q_dmem[7].IN1
q_dmem[8] => q_dmem[8].IN1
q_dmem[9] => q_dmem[9].IN1
q_dmem[10] => q_dmem[10].IN1
q_dmem[11] => q_dmem[11].IN1
q_dmem[12] => q_dmem[12].IN1
q_dmem[13] => q_dmem[13].IN1
q_dmem[14] => q_dmem[14].IN1
q_dmem[15] => q_dmem[15].IN1
q_dmem[16] => q_dmem[16].IN1
q_dmem[17] => q_dmem[17].IN1
q_dmem[18] => q_dmem[18].IN1
q_dmem[19] => q_dmem[19].IN1
q_dmem[20] => q_dmem[20].IN1
q_dmem[21] => q_dmem[21].IN1
q_dmem[22] => q_dmem[22].IN1
q_dmem[23] => q_dmem[23].IN1
q_dmem[24] => q_dmem[24].IN1
q_dmem[25] => q_dmem[25].IN1
q_dmem[26] => q_dmem[26].IN1
q_dmem[27] => q_dmem[27].IN1
q_dmem[28] => q_dmem[28].IN1
q_dmem[29] => q_dmem[29].IN1
q_dmem[30] => q_dmem[30].IN1
q_dmem[31] => q_dmem[31].IN1
ctrl_writeEnable <= MW:mw1.port11
ctrl_writeReg[0] <= MW:mw1.port10
ctrl_writeReg[1] <= MW:mw1.port10
ctrl_writeReg[2] <= MW:mw1.port10
ctrl_writeReg[3] <= MW:mw1.port10
ctrl_writeReg[4] <= MW:mw1.port10
ctrl_readRegA[0] <= FD_IR[17].DB_MAX_OUTPUT_PORT_TYPE
ctrl_readRegA[1] <= FD_IR[18].DB_MAX_OUTPUT_PORT_TYPE
ctrl_readRegA[2] <= FD_IR[19].DB_MAX_OUTPUT_PORT_TYPE
ctrl_readRegA[3] <= FD_IR[20].DB_MAX_OUTPUT_PORT_TYPE
ctrl_readRegA[4] <= FD_IR[21].DB_MAX_OUTPUT_PORT_TYPE
ctrl_readRegB[0] <= ctrl_readRegB.DB_MAX_OUTPUT_PORT_TYPE
ctrl_readRegB[1] <= ctrl_readRegB.DB_MAX_OUTPUT_PORT_TYPE
ctrl_readRegB[2] <= ctrl_readRegB.DB_MAX_OUTPUT_PORT_TYPE
ctrl_readRegB[3] <= ctrl_readRegB.DB_MAX_OUTPUT_PORT_TYPE
ctrl_readRegB[4] <= ctrl_readRegB.DB_MAX_OUTPUT_PORT_TYPE
data_writeReg[0] <= WM_bypass_data[0].DB_MAX_OUTPUT_PORT_TYPE
data_writeReg[1] <= WM_bypass_data[1].DB_MAX_OUTPUT_PORT_TYPE
data_writeReg[2] <= WM_bypass_data[2].DB_MAX_OUTPUT_PORT_TYPE
data_writeReg[3] <= WM_bypass_data[3].DB_MAX_OUTPUT_PORT_TYPE
data_writeReg[4] <= WM_bypass_data[4].DB_MAX_OUTPUT_PORT_TYPE
data_writeReg[5] <= WM_bypass_data[5].DB_MAX_OUTPUT_PORT_TYPE
data_writeReg[6] <= WM_bypass_data[6].DB_MAX_OUTPUT_PORT_TYPE
data_writeReg[7] <= WM_bypass_data[7].DB_MAX_OUTPUT_PORT_TYPE
data_writeReg[8] <= WM_bypass_data[8].DB_MAX_OUTPUT_PORT_TYPE
data_writeReg[9] <= WM_bypass_data[9].DB_MAX_OUTPUT_PORT_TYPE
data_writeReg[10] <= WM_bypass_data[10].DB_MAX_OUTPUT_PORT_TYPE
data_writeReg[11] <= WM_bypass_data[11].DB_MAX_OUTPUT_PORT_TYPE
data_writeReg[12] <= WM_bypass_data[12].DB_MAX_OUTPUT_PORT_TYPE
data_writeReg[13] <= WM_bypass_data[13].DB_MAX_OUTPUT_PORT_TYPE
data_writeReg[14] <= WM_bypass_data[14].DB_MAX_OUTPUT_PORT_TYPE
data_writeReg[15] <= WM_bypass_data[15].DB_MAX_OUTPUT_PORT_TYPE
data_writeReg[16] <= WM_bypass_data[16].DB_MAX_OUTPUT_PORT_TYPE
data_writeReg[17] <= WM_bypass_data[17].DB_MAX_OUTPUT_PORT_TYPE
data_writeReg[18] <= WM_bypass_data[18].DB_MAX_OUTPUT_PORT_TYPE
data_writeReg[19] <= WM_bypass_data[19].DB_MAX_OUTPUT_PORT_TYPE
data_writeReg[20] <= WM_bypass_data[20].DB_MAX_OUTPUT_PORT_TYPE
data_writeReg[21] <= WM_bypass_data[21].DB_MAX_OUTPUT_PORT_TYPE
data_writeReg[22] <= WM_bypass_data[22].DB_MAX_OUTPUT_PORT_TYPE
data_writeReg[23] <= WM_bypass_data[23].DB_MAX_OUTPUT_PORT_TYPE
data_writeReg[24] <= WM_bypass_data[24].DB_MAX_OUTPUT_PORT_TYPE
data_writeReg[25] <= WM_bypass_data[25].DB_MAX_OUTPUT_PORT_TYPE
data_writeReg[26] <= WM_bypass_data[26].DB_MAX_OUTPUT_PORT_TYPE
data_writeReg[27] <= WM_bypass_data[27].DB_MAX_OUTPUT_PORT_TYPE
data_writeReg[28] <= WM_bypass_data[28].DB_MAX_OUTPUT_PORT_TYPE
data_writeReg[29] <= WM_bypass_data[29].DB_MAX_OUTPUT_PORT_TYPE
data_writeReg[30] <= WM_bypass_data[30].DB_MAX_OUTPUT_PORT_TYPE
data_writeReg[31] <= WM_bypass_data[31].DB_MAX_OUTPUT_PORT_TYPE
data_readRegA[0] => data_readRegA[0].IN1
data_readRegA[1] => data_readRegA[1].IN1
data_readRegA[2] => data_readRegA[2].IN1
data_readRegA[3] => data_readRegA[3].IN1
data_readRegA[4] => data_readRegA[4].IN1
data_readRegA[5] => data_readRegA[5].IN1
data_readRegA[6] => data_readRegA[6].IN1
data_readRegA[7] => data_readRegA[7].IN1
data_readRegA[8] => data_readRegA[8].IN1
data_readRegA[9] => data_readRegA[9].IN1
data_readRegA[10] => data_readRegA[10].IN1
data_readRegA[11] => data_readRegA[11].IN1
data_readRegA[12] => data_readRegA[12].IN1
data_readRegA[13] => data_readRegA[13].IN1
data_readRegA[14] => data_readRegA[14].IN1
data_readRegA[15] => data_readRegA[15].IN1
data_readRegA[16] => data_readRegA[16].IN1
data_readRegA[17] => data_readRegA[17].IN1
data_readRegA[18] => data_readRegA[18].IN1
data_readRegA[19] => data_readRegA[19].IN1
data_readRegA[20] => data_readRegA[20].IN1
data_readRegA[21] => data_readRegA[21].IN1
data_readRegA[22] => data_readRegA[22].IN1
data_readRegA[23] => data_readRegA[23].IN1
data_readRegA[24] => data_readRegA[24].IN1
data_readRegA[25] => data_readRegA[25].IN1
data_readRegA[26] => data_readRegA[26].IN1
data_readRegA[27] => data_readRegA[27].IN1
data_readRegA[28] => data_readRegA[28].IN1
data_readRegA[29] => data_readRegA[29].IN1
data_readRegA[30] => data_readRegA[30].IN1
data_readRegA[31] => data_readRegA[31].IN1
data_readRegB[0] => data_readRegB[0].IN1
data_readRegB[1] => data_readRegB[1].IN1
data_readRegB[2] => data_readRegB[2].IN1
data_readRegB[3] => data_readRegB[3].IN1
data_readRegB[4] => data_readRegB[4].IN1
data_readRegB[5] => data_readRegB[5].IN1
data_readRegB[6] => data_readRegB[6].IN1
data_readRegB[7] => data_readRegB[7].IN1
data_readRegB[8] => data_readRegB[8].IN1
data_readRegB[9] => data_readRegB[9].IN1
data_readRegB[10] => data_readRegB[10].IN1
data_readRegB[11] => data_readRegB[11].IN1
data_readRegB[12] => data_readRegB[12].IN1
data_readRegB[13] => data_readRegB[13].IN1
data_readRegB[14] => data_readRegB[14].IN1
data_readRegB[15] => data_readRegB[15].IN1
data_readRegB[16] => data_readRegB[16].IN1
data_readRegB[17] => data_readRegB[17].IN1
data_readRegB[18] => data_readRegB[18].IN1
data_readRegB[19] => data_readRegB[19].IN1
data_readRegB[20] => data_readRegB[20].IN1
data_readRegB[21] => data_readRegB[21].IN1
data_readRegB[22] => data_readRegB[22].IN1
data_readRegB[23] => data_readRegB[23].IN1
data_readRegB[24] => data_readRegB[24].IN1
data_readRegB[25] => data_readRegB[25].IN1
data_readRegB[26] => data_readRegB[26].IN1
data_readRegB[27] => data_readRegB[27].IN1
data_readRegB[28] => data_readRegB[28].IN1
data_readRegB[29] => data_readRegB[29].IN1
data_readRegB[30] => data_readRegB[30].IN1
data_readRegB[31] => data_readRegB[31].IN1
flush <= flush.DB_MAX_OUTPUT_PORT_TYPE
DX_control[0] <= DX_control[0].DB_MAX_OUTPUT_PORT_TYPE
DX_control[1] <= DX_control[1].DB_MAX_OUTPUT_PORT_TYPE
DX_control[2] <= DX_control[2].DB_MAX_OUTPUT_PORT_TYPE
DX_control[3] <= DX_control[3].DB_MAX_OUTPUT_PORT_TYPE
DX_control[4] <= DX_control[4].DB_MAX_OUTPUT_PORT_TYPE
DX_control[5] <= DX_control[5].DB_MAX_OUTPUT_PORT_TYPE
DX_control[6] <= DX_control[6].DB_MAX_OUTPUT_PORT_TYPE
DX_control[7] <= DX_control[7].DB_MAX_OUTPUT_PORT_TYPE
DX_control[8] <= DX_control[8].DB_MAX_OUTPUT_PORT_TYPE
DX_control[9] <= DX_control[9].DB_MAX_OUTPUT_PORT_TYPE
DX_control[10] <= DX_control[10].DB_MAX_OUTPUT_PORT_TYPE
DX_control[11] <= DX_control[11].DB_MAX_OUTPUT_PORT_TYPE
DX_control[12] <= DX_control[12].DB_MAX_OUTPUT_PORT_TYPE
DX_control[13] <= DX_control[13].DB_MAX_OUTPUT_PORT_TYPE
DX_control[14] <= DX_control[14].DB_MAX_OUTPUT_PORT_TYPE
DX_control[15] <= DX_control[15].DB_MAX_OUTPUT_PORT_TYPE
DX_control[16] <= DX_control[16].DB_MAX_OUTPUT_PORT_TYPE
DX_control[17] <= DX_control[17].DB_MAX_OUTPUT_PORT_TYPE
DX_control[18] <= DX_control[18].DB_MAX_OUTPUT_PORT_TYPE
DX_control[19] <= DX_control[19].DB_MAX_OUTPUT_PORT_TYPE
DX_control[20] <= DX_control[20].DB_MAX_OUTPUT_PORT_TYPE
DX_control[21] <= DX_control[21].DB_MAX_OUTPUT_PORT_TYPE
DX_control[22] <= DX_control[22].DB_MAX_OUTPUT_PORT_TYPE
DX_control[23] <= DX_control[23].DB_MAX_OUTPUT_PORT_TYPE
DX_control[24] <= DX_control[24].DB_MAX_OUTPUT_PORT_TYPE
DX_control[25] <= DX_control[25].DB_MAX_OUTPUT_PORT_TYPE
DX_control[26] <= DX_control[26].DB_MAX_OUTPUT_PORT_TYPE
DX_control[27] <= DX_control[27].DB_MAX_OUTPUT_PORT_TYPE
DX_control[28] <= DX_control[28].DB_MAX_OUTPUT_PORT_TYPE
DX_control[29] <= DX_control[29].DB_MAX_OUTPUT_PORT_TYPE
DX_control[30] <= DX_control[30].DB_MAX_OUTPUT_PORT_TYPE
DX_control[31] <= DX_control[31].DB_MAX_OUTPUT_PORT_TYPE
control[0] <= control[0].DB_MAX_OUTPUT_PORT_TYPE
control[1] <= control[1].DB_MAX_OUTPUT_PORT_TYPE
control[2] <= control[2].DB_MAX_OUTPUT_PORT_TYPE
control[3] <= control[3].DB_MAX_OUTPUT_PORT_TYPE
control[4] <= control[4].DB_MAX_OUTPUT_PORT_TYPE
control[5] <= control[5].DB_MAX_OUTPUT_PORT_TYPE
control[6] <= control[6].DB_MAX_OUTPUT_PORT_TYPE
control[7] <= control[7].DB_MAX_OUTPUT_PORT_TYPE
control[8] <= control[8].DB_MAX_OUTPUT_PORT_TYPE
control[9] <= control[9].DB_MAX_OUTPUT_PORT_TYPE
control[10] <= control[10].DB_MAX_OUTPUT_PORT_TYPE
control[11] <= control[11].DB_MAX_OUTPUT_PORT_TYPE
control[12] <= control[12].DB_MAX_OUTPUT_PORT_TYPE
control[13] <= control[13].DB_MAX_OUTPUT_PORT_TYPE
control[14] <= control[14].DB_MAX_OUTPUT_PORT_TYPE
control[15] <= control[15].DB_MAX_OUTPUT_PORT_TYPE
control[16] <= control[16].DB_MAX_OUTPUT_PORT_TYPE
control[17] <= control[17].DB_MAX_OUTPUT_PORT_TYPE
control[18] <= control[18].DB_MAX_OUTPUT_PORT_TYPE
control[19] <= control[19].DB_MAX_OUTPUT_PORT_TYPE
control[20] <= control[20].DB_MAX_OUTPUT_PORT_TYPE
control[21] <= control[21].DB_MAX_OUTPUT_PORT_TYPE
control[22] <= control[22].DB_MAX_OUTPUT_PORT_TYPE
control[23] <= control[23].DB_MAX_OUTPUT_PORT_TYPE
control[24] <= control[24].DB_MAX_OUTPUT_PORT_TYPE
control[25] <= control[25].DB_MAX_OUTPUT_PORT_TYPE
control[26] <= control[26].DB_MAX_OUTPUT_PORT_TYPE
control[27] <= control[27].DB_MAX_OUTPUT_PORT_TYPE
control[28] <= control[28].DB_MAX_OUTPUT_PORT_TYPE
control[29] <= control[29].DB_MAX_OUTPUT_PORT_TYPE
control[30] <= control[30].DB_MAX_OUTPUT_PORT_TYPE
control[31] <= control[31].DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:my_processor|register:PC
register_out[0] <= dffe_ref:dffe0.port0
register_out[1] <= dffe_ref:dffe1.port0
register_out[2] <= dffe_ref:dffe2.port0
register_out[3] <= dffe_ref:dffe3.port0
register_out[4] <= dffe_ref:dffe4.port0
register_out[5] <= dffe_ref:dffe5.port0
register_out[6] <= dffe_ref:dffe6.port0
register_out[7] <= dffe_ref:dffe7.port0
register_out[8] <= dffe_ref:dffe8.port0
register_out[9] <= dffe_ref:dffe9.port0
register_out[10] <= dffe_ref:dffe10.port0
register_out[11] <= dffe_ref:dffe11.port0
register_out[12] <= dffe_ref:dffe12.port0
register_out[13] <= dffe_ref:dffe13.port0
register_out[14] <= dffe_ref:dffe14.port0
register_out[15] <= dffe_ref:dffe15.port0
register_out[16] <= dffe_ref:dffe16.port0
register_out[17] <= dffe_ref:dffe17.port0
register_out[18] <= dffe_ref:dffe18.port0
register_out[19] <= dffe_ref:dffe19.port0
register_out[20] <= dffe_ref:dffe20.port0
register_out[21] <= dffe_ref:dffe21.port0
register_out[22] <= dffe_ref:dffe22.port0
register_out[23] <= dffe_ref:dffe23.port0
register_out[24] <= dffe_ref:dffe24.port0
register_out[25] <= dffe_ref:dffe25.port0
register_out[26] <= dffe_ref:dffe26.port0
register_out[27] <= dffe_ref:dffe27.port0
register_out[28] <= dffe_ref:dffe28.port0
register_out[29] <= dffe_ref:dffe29.port0
register_out[30] <= dffe_ref:dffe30.port0
register_out[31] <= dffe_ref:dffe31.port0
register_in[0] => register_in[0].IN1
register_in[1] => register_in[1].IN1
register_in[2] => register_in[2].IN1
register_in[3] => register_in[3].IN1
register_in[4] => register_in[4].IN1
register_in[5] => register_in[5].IN1
register_in[6] => register_in[6].IN1
register_in[7] => register_in[7].IN1
register_in[8] => register_in[8].IN1
register_in[9] => register_in[9].IN1
register_in[10] => register_in[10].IN1
register_in[11] => register_in[11].IN1
register_in[12] => register_in[12].IN1
register_in[13] => register_in[13].IN1
register_in[14] => register_in[14].IN1
register_in[15] => register_in[15].IN1
register_in[16] => register_in[16].IN1
register_in[17] => register_in[17].IN1
register_in[18] => register_in[18].IN1
register_in[19] => register_in[19].IN1
register_in[20] => register_in[20].IN1
register_in[21] => register_in[21].IN1
register_in[22] => register_in[22].IN1
register_in[23] => register_in[23].IN1
register_in[24] => register_in[24].IN1
register_in[25] => register_in[25].IN1
register_in[26] => register_in[26].IN1
register_in[27] => register_in[27].IN1
register_in[28] => register_in[28].IN1
register_in[29] => register_in[29].IN1
register_in[30] => register_in[30].IN1
register_in[31] => register_in[31].IN1
clk => clk.IN32
en => en.IN32
clr => clr.IN32


|skeleton|processor:my_processor|register:PC|dffe_ref:dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|register:PC|dffe_ref:dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|register:PC|dffe_ref:dffe2
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|register:PC|dffe_ref:dffe3
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|register:PC|dffe_ref:dffe4
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|register:PC|dffe_ref:dffe5
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|register:PC|dffe_ref:dffe6
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|register:PC|dffe_ref:dffe7
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|register:PC|dffe_ref:dffe8
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|register:PC|dffe_ref:dffe9
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|register:PC|dffe_ref:dffe10
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|register:PC|dffe_ref:dffe11
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|register:PC|dffe_ref:dffe12
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|register:PC|dffe_ref:dffe13
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|register:PC|dffe_ref:dffe14
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|register:PC|dffe_ref:dffe15
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|register:PC|dffe_ref:dffe16
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|register:PC|dffe_ref:dffe17
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|register:PC|dffe_ref:dffe18
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|register:PC|dffe_ref:dffe19
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|register:PC|dffe_ref:dffe20
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|register:PC|dffe_ref:dffe21
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|register:PC|dffe_ref:dffe22
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|register:PC|dffe_ref:dffe23
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|register:PC|dffe_ref:dffe24
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|register:PC|dffe_ref:dffe25
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|register:PC|dffe_ref:dffe26
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|register:PC|dffe_ref:dffe27
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|register:PC|dffe_ref:dffe28
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|register:PC|dffe_ref:dffe29
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|register:PC|dffe_ref:dffe30
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|register:PC|dffe_ref:dffe31
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|register:PC_FD1
register_out[0] <= dffe_ref:dffe0.port0
register_out[1] <= dffe_ref:dffe1.port0
register_out[2] <= dffe_ref:dffe2.port0
register_out[3] <= dffe_ref:dffe3.port0
register_out[4] <= dffe_ref:dffe4.port0
register_out[5] <= dffe_ref:dffe5.port0
register_out[6] <= dffe_ref:dffe6.port0
register_out[7] <= dffe_ref:dffe7.port0
register_out[8] <= dffe_ref:dffe8.port0
register_out[9] <= dffe_ref:dffe9.port0
register_out[10] <= dffe_ref:dffe10.port0
register_out[11] <= dffe_ref:dffe11.port0
register_out[12] <= dffe_ref:dffe12.port0
register_out[13] <= dffe_ref:dffe13.port0
register_out[14] <= dffe_ref:dffe14.port0
register_out[15] <= dffe_ref:dffe15.port0
register_out[16] <= dffe_ref:dffe16.port0
register_out[17] <= dffe_ref:dffe17.port0
register_out[18] <= dffe_ref:dffe18.port0
register_out[19] <= dffe_ref:dffe19.port0
register_out[20] <= dffe_ref:dffe20.port0
register_out[21] <= dffe_ref:dffe21.port0
register_out[22] <= dffe_ref:dffe22.port0
register_out[23] <= dffe_ref:dffe23.port0
register_out[24] <= dffe_ref:dffe24.port0
register_out[25] <= dffe_ref:dffe25.port0
register_out[26] <= dffe_ref:dffe26.port0
register_out[27] <= dffe_ref:dffe27.port0
register_out[28] <= dffe_ref:dffe28.port0
register_out[29] <= dffe_ref:dffe29.port0
register_out[30] <= dffe_ref:dffe30.port0
register_out[31] <= dffe_ref:dffe31.port0
register_in[0] => register_in[0].IN1
register_in[1] => register_in[1].IN1
register_in[2] => register_in[2].IN1
register_in[3] => register_in[3].IN1
register_in[4] => register_in[4].IN1
register_in[5] => register_in[5].IN1
register_in[6] => register_in[6].IN1
register_in[7] => register_in[7].IN1
register_in[8] => register_in[8].IN1
register_in[9] => register_in[9].IN1
register_in[10] => register_in[10].IN1
register_in[11] => register_in[11].IN1
register_in[12] => register_in[12].IN1
register_in[13] => register_in[13].IN1
register_in[14] => register_in[14].IN1
register_in[15] => register_in[15].IN1
register_in[16] => register_in[16].IN1
register_in[17] => register_in[17].IN1
register_in[18] => register_in[18].IN1
register_in[19] => register_in[19].IN1
register_in[20] => register_in[20].IN1
register_in[21] => register_in[21].IN1
register_in[22] => register_in[22].IN1
register_in[23] => register_in[23].IN1
register_in[24] => register_in[24].IN1
register_in[25] => register_in[25].IN1
register_in[26] => register_in[26].IN1
register_in[27] => register_in[27].IN1
register_in[28] => register_in[28].IN1
register_in[29] => register_in[29].IN1
register_in[30] => register_in[30].IN1
register_in[31] => register_in[31].IN1
clk => clk.IN32
en => en.IN32
clr => clr.IN32


|skeleton|processor:my_processor|register:PC_FD1|dffe_ref:dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|register:PC_FD1|dffe_ref:dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|register:PC_FD1|dffe_ref:dffe2
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|register:PC_FD1|dffe_ref:dffe3
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|register:PC_FD1|dffe_ref:dffe4
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|register:PC_FD1|dffe_ref:dffe5
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|register:PC_FD1|dffe_ref:dffe6
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|register:PC_FD1|dffe_ref:dffe7
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|register:PC_FD1|dffe_ref:dffe8
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|register:PC_FD1|dffe_ref:dffe9
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|register:PC_FD1|dffe_ref:dffe10
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|register:PC_FD1|dffe_ref:dffe11
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|register:PC_FD1|dffe_ref:dffe12
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|register:PC_FD1|dffe_ref:dffe13
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|register:PC_FD1|dffe_ref:dffe14
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|register:PC_FD1|dffe_ref:dffe15
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|register:PC_FD1|dffe_ref:dffe16
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|register:PC_FD1|dffe_ref:dffe17
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|register:PC_FD1|dffe_ref:dffe18
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|register:PC_FD1|dffe_ref:dffe19
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|register:PC_FD1|dffe_ref:dffe20
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|register:PC_FD1|dffe_ref:dffe21
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|register:PC_FD1|dffe_ref:dffe22
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|register:PC_FD1|dffe_ref:dffe23
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|register:PC_FD1|dffe_ref:dffe24
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|register:PC_FD1|dffe_ref:dffe25
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|register:PC_FD1|dffe_ref:dffe26
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|register:PC_FD1|dffe_ref:dffe27
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|register:PC_FD1|dffe_ref:dffe28
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|register:PC_FD1|dffe_ref:dffe29
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|register:PC_FD1|dffe_ref:dffe30
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|register:PC_FD1|dffe_ref:dffe31
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|thirty_two_bit_adder:PCadder
A_in_bits[0] => A_in_bits[0].IN1
A_in_bits[1] => A_in_bits[1].IN1
A_in_bits[2] => A_in_bits[2].IN1
A_in_bits[3] => A_in_bits[3].IN1
A_in_bits[4] => A_in_bits[4].IN1
A_in_bits[5] => A_in_bits[5].IN1
A_in_bits[6] => A_in_bits[6].IN1
A_in_bits[7] => A_in_bits[7].IN1
A_in_bits[8] => A_in_bits[8].IN1
A_in_bits[9] => A_in_bits[9].IN1
A_in_bits[10] => A_in_bits[10].IN1
A_in_bits[11] => A_in_bits[11].IN1
A_in_bits[12] => A_in_bits[12].IN1
A_in_bits[13] => A_in_bits[13].IN1
A_in_bits[14] => A_in_bits[14].IN1
A_in_bits[15] => A_in_bits[15].IN1
A_in_bits[16] => A_in_bits[16].IN1
A_in_bits[17] => A_in_bits[17].IN1
A_in_bits[18] => A_in_bits[18].IN1
A_in_bits[19] => A_in_bits[19].IN1
A_in_bits[20] => A_in_bits[20].IN1
A_in_bits[21] => A_in_bits[21].IN1
A_in_bits[22] => A_in_bits[22].IN1
A_in_bits[23] => A_in_bits[23].IN1
A_in_bits[24] => A_in_bits[24].IN1
A_in_bits[25] => A_in_bits[25].IN1
A_in_bits[26] => A_in_bits[26].IN1
A_in_bits[27] => A_in_bits[27].IN1
A_in_bits[28] => A_in_bits[28].IN1
A_in_bits[29] => A_in_bits[29].IN1
A_in_bits[30] => A_in_bits[30].IN1
A_in_bits[31] => A_in_bits[31].IN1
B_in_bits[0] => xor_for_sub0.IN0
B_in_bits[1] => xor_for_sub1.IN0
B_in_bits[2] => xor_for_sub2.IN0
B_in_bits[3] => xor_for_sub3.IN0
B_in_bits[4] => xor_for_sub4.IN0
B_in_bits[5] => xor_for_sub5.IN0
B_in_bits[6] => xor_for_sub6.IN0
B_in_bits[7] => xor_for_sub7.IN0
B_in_bits[8] => xor_for_sub8.IN0
B_in_bits[9] => xor_for_sub9.IN0
B_in_bits[10] => xor_for_sub10.IN0
B_in_bits[11] => xor_for_sub11.IN0
B_in_bits[12] => xor_for_sub12.IN0
B_in_bits[13] => xor_for_sub13.IN0
B_in_bits[14] => xor_for_sub14.IN0
B_in_bits[15] => xor_for_sub15.IN0
B_in_bits[16] => xor_for_sub16.IN0
B_in_bits[17] => xor_for_sub17.IN0
B_in_bits[18] => xor_for_sub18.IN0
B_in_bits[19] => xor_for_sub19.IN0
B_in_bits[20] => xor_for_sub20.IN0
B_in_bits[21] => xor_for_sub21.IN0
B_in_bits[22] => xor_for_sub22.IN0
B_in_bits[23] => xor_for_sub23.IN0
B_in_bits[24] => xor_for_sub24.IN0
B_in_bits[25] => xor_for_sub25.IN0
B_in_bits[26] => xor_for_sub26.IN0
B_in_bits[27] => xor_for_sub27.IN0
B_in_bits[28] => xor_for_sub28.IN0
B_in_bits[29] => xor_for_sub29.IN0
B_in_bits[30] => xor_for_sub30.IN0
B_in_bits[31] => xor_for_sub31.IN0
B_in_bits[31] => and_for_overflow_negative_add.IN1
B_in_bits[31] => and_for_overflow_positive.IN1
B_in_bits[31] => andneg.IN0
sub => sub.IN1
thirty_two_bit_sum[0] <= eight_bit_adder:eba_0.port3
thirty_two_bit_sum[1] <= eight_bit_adder:eba_0.port3
thirty_two_bit_sum[2] <= eight_bit_adder:eba_0.port3
thirty_two_bit_sum[3] <= eight_bit_adder:eba_0.port3
thirty_two_bit_sum[4] <= eight_bit_adder:eba_0.port3
thirty_two_bit_sum[5] <= eight_bit_adder:eba_0.port3
thirty_two_bit_sum[6] <= eight_bit_adder:eba_0.port3
thirty_two_bit_sum[7] <= eight_bit_adder:eba_0.port3
thirty_two_bit_sum[8] <= eight_bit_adder:eba_1.port3
thirty_two_bit_sum[9] <= eight_bit_adder:eba_1.port3
thirty_two_bit_sum[10] <= eight_bit_adder:eba_1.port3
thirty_two_bit_sum[11] <= eight_bit_adder:eba_1.port3
thirty_two_bit_sum[12] <= eight_bit_adder:eba_1.port3
thirty_two_bit_sum[13] <= eight_bit_adder:eba_1.port3
thirty_two_bit_sum[14] <= eight_bit_adder:eba_1.port3
thirty_two_bit_sum[15] <= eight_bit_adder:eba_1.port3
thirty_two_bit_sum[16] <= eight_bit_adder:eba_2.port3
thirty_two_bit_sum[17] <= eight_bit_adder:eba_2.port3
thirty_two_bit_sum[18] <= eight_bit_adder:eba_2.port3
thirty_two_bit_sum[19] <= eight_bit_adder:eba_2.port3
thirty_two_bit_sum[20] <= eight_bit_adder:eba_2.port3
thirty_two_bit_sum[21] <= eight_bit_adder:eba_2.port3
thirty_two_bit_sum[22] <= eight_bit_adder:eba_2.port3
thirty_two_bit_sum[23] <= eight_bit_adder:eba_2.port3
thirty_two_bit_sum[24] <= eight_bit_adder:eba_3.port3
thirty_two_bit_sum[25] <= eight_bit_adder:eba_3.port3
thirty_two_bit_sum[26] <= eight_bit_adder:eba_3.port3
thirty_two_bit_sum[27] <= eight_bit_adder:eba_3.port3
thirty_two_bit_sum[28] <= eight_bit_adder:eba_3.port3
thirty_two_bit_sum[29] <= eight_bit_adder:eba_3.port3
thirty_two_bit_sum[30] <= eight_bit_adder:eba_3.port3
thirty_two_bit_sum[31] <= eight_bit_adder:eba_3.port3
c_out <= or_for_c_out.DB_MAX_OUTPUT_PORT_TYPE
isGreaterThan <= or_ilt.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:my_processor|thirty_two_bit_adder:PCadder|eight_bit_adder:eba_0
A_bits[0] => and0.IN0
A_bits[0] => xor0.IN0
A_bits[1] => and1.IN0
A_bits[1] => xor1.IN0
A_bits[2] => and2.IN0
A_bits[2] => xor2.IN0
A_bits[3] => and3.IN0
A_bits[3] => xor3.IN0
A_bits[4] => and4.IN0
A_bits[4] => xor4.IN0
A_bits[5] => and5.IN0
A_bits[5] => xor5.IN0
A_bits[6] => and6.IN0
A_bits[6] => xor6.IN0
A_bits[7] => and7.IN0
A_bits[7] => xor7.IN0
B_bits[0] => and0.IN1
B_bits[0] => xor0.IN1
B_bits[1] => and1.IN1
B_bits[1] => xor1.IN1
B_bits[2] => and2.IN1
B_bits[2] => xor2.IN1
B_bits[3] => and3.IN1
B_bits[3] => xor3.IN1
B_bits[4] => and4.IN1
B_bits[4] => xor4.IN1
B_bits[5] => and5.IN1
B_bits[5] => xor5.IN1
B_bits[6] => and6.IN1
B_bits[6] => xor6.IN1
B_bits[7] => and7.IN1
B_bits[7] => xor7.IN1
carry_in => andc0.IN1
carry_in => xor_sum0.IN1
eight_bit_sum[0] <= xor_sum0.DB_MAX_OUTPUT_PORT_TYPE
eight_bit_sum[1] <= xor_sum1.DB_MAX_OUTPUT_PORT_TYPE
eight_bit_sum[2] <= xor_sum2.DB_MAX_OUTPUT_PORT_TYPE
eight_bit_sum[3] <= xor_sum3.DB_MAX_OUTPUT_PORT_TYPE
eight_bit_sum[4] <= xor_sum4.DB_MAX_OUTPUT_PORT_TYPE
eight_bit_sum[5] <= xor_sum5.DB_MAX_OUTPUT_PORT_TYPE
eight_bit_sum[6] <= xor_sum6.DB_MAX_OUTPUT_PORT_TYPE
eight_bit_sum[7] <= xor_sum7.DB_MAX_OUTPUT_PORT_TYPE
c_out <= orc7.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:my_processor|thirty_two_bit_adder:PCadder|eight_bit_adder:eba_1
A_bits[0] => and0.IN0
A_bits[0] => xor0.IN0
A_bits[1] => and1.IN0
A_bits[1] => xor1.IN0
A_bits[2] => and2.IN0
A_bits[2] => xor2.IN0
A_bits[3] => and3.IN0
A_bits[3] => xor3.IN0
A_bits[4] => and4.IN0
A_bits[4] => xor4.IN0
A_bits[5] => and5.IN0
A_bits[5] => xor5.IN0
A_bits[6] => and6.IN0
A_bits[6] => xor6.IN0
A_bits[7] => and7.IN0
A_bits[7] => xor7.IN0
B_bits[0] => and0.IN1
B_bits[0] => xor0.IN1
B_bits[1] => and1.IN1
B_bits[1] => xor1.IN1
B_bits[2] => and2.IN1
B_bits[2] => xor2.IN1
B_bits[3] => and3.IN1
B_bits[3] => xor3.IN1
B_bits[4] => and4.IN1
B_bits[4] => xor4.IN1
B_bits[5] => and5.IN1
B_bits[5] => xor5.IN1
B_bits[6] => and6.IN1
B_bits[6] => xor6.IN1
B_bits[7] => and7.IN1
B_bits[7] => xor7.IN1
carry_in => andc0.IN1
carry_in => xor_sum0.IN1
eight_bit_sum[0] <= xor_sum0.DB_MAX_OUTPUT_PORT_TYPE
eight_bit_sum[1] <= xor_sum1.DB_MAX_OUTPUT_PORT_TYPE
eight_bit_sum[2] <= xor_sum2.DB_MAX_OUTPUT_PORT_TYPE
eight_bit_sum[3] <= xor_sum3.DB_MAX_OUTPUT_PORT_TYPE
eight_bit_sum[4] <= xor_sum4.DB_MAX_OUTPUT_PORT_TYPE
eight_bit_sum[5] <= xor_sum5.DB_MAX_OUTPUT_PORT_TYPE
eight_bit_sum[6] <= xor_sum6.DB_MAX_OUTPUT_PORT_TYPE
eight_bit_sum[7] <= xor_sum7.DB_MAX_OUTPUT_PORT_TYPE
c_out <= orc7.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:my_processor|thirty_two_bit_adder:PCadder|eight_bit_adder:eba_2
A_bits[0] => and0.IN0
A_bits[0] => xor0.IN0
A_bits[1] => and1.IN0
A_bits[1] => xor1.IN0
A_bits[2] => and2.IN0
A_bits[2] => xor2.IN0
A_bits[3] => and3.IN0
A_bits[3] => xor3.IN0
A_bits[4] => and4.IN0
A_bits[4] => xor4.IN0
A_bits[5] => and5.IN0
A_bits[5] => xor5.IN0
A_bits[6] => and6.IN0
A_bits[6] => xor6.IN0
A_bits[7] => and7.IN0
A_bits[7] => xor7.IN0
B_bits[0] => and0.IN1
B_bits[0] => xor0.IN1
B_bits[1] => and1.IN1
B_bits[1] => xor1.IN1
B_bits[2] => and2.IN1
B_bits[2] => xor2.IN1
B_bits[3] => and3.IN1
B_bits[3] => xor3.IN1
B_bits[4] => and4.IN1
B_bits[4] => xor4.IN1
B_bits[5] => and5.IN1
B_bits[5] => xor5.IN1
B_bits[6] => and6.IN1
B_bits[6] => xor6.IN1
B_bits[7] => and7.IN1
B_bits[7] => xor7.IN1
carry_in => andc0.IN1
carry_in => xor_sum0.IN1
eight_bit_sum[0] <= xor_sum0.DB_MAX_OUTPUT_PORT_TYPE
eight_bit_sum[1] <= xor_sum1.DB_MAX_OUTPUT_PORT_TYPE
eight_bit_sum[2] <= xor_sum2.DB_MAX_OUTPUT_PORT_TYPE
eight_bit_sum[3] <= xor_sum3.DB_MAX_OUTPUT_PORT_TYPE
eight_bit_sum[4] <= xor_sum4.DB_MAX_OUTPUT_PORT_TYPE
eight_bit_sum[5] <= xor_sum5.DB_MAX_OUTPUT_PORT_TYPE
eight_bit_sum[6] <= xor_sum6.DB_MAX_OUTPUT_PORT_TYPE
eight_bit_sum[7] <= xor_sum7.DB_MAX_OUTPUT_PORT_TYPE
c_out <= orc7.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:my_processor|thirty_two_bit_adder:PCadder|eight_bit_adder:eba_3
A_bits[0] => and0.IN0
A_bits[0] => xor0.IN0
A_bits[1] => and1.IN0
A_bits[1] => xor1.IN0
A_bits[2] => and2.IN0
A_bits[2] => xor2.IN0
A_bits[3] => and3.IN0
A_bits[3] => xor3.IN0
A_bits[4] => and4.IN0
A_bits[4] => xor4.IN0
A_bits[5] => and5.IN0
A_bits[5] => xor5.IN0
A_bits[6] => and6.IN0
A_bits[6] => xor6.IN0
A_bits[7] => and7.IN0
A_bits[7] => xor7.IN0
B_bits[0] => and0.IN1
B_bits[0] => xor0.IN1
B_bits[1] => and1.IN1
B_bits[1] => xor1.IN1
B_bits[2] => and2.IN1
B_bits[2] => xor2.IN1
B_bits[3] => and3.IN1
B_bits[3] => xor3.IN1
B_bits[4] => and4.IN1
B_bits[4] => xor4.IN1
B_bits[5] => and5.IN1
B_bits[5] => xor5.IN1
B_bits[6] => and6.IN1
B_bits[6] => xor6.IN1
B_bits[7] => and7.IN1
B_bits[7] => xor7.IN1
carry_in => andc0.IN1
carry_in => xor_sum0.IN1
eight_bit_sum[0] <= xor_sum0.DB_MAX_OUTPUT_PORT_TYPE
eight_bit_sum[1] <= xor_sum1.DB_MAX_OUTPUT_PORT_TYPE
eight_bit_sum[2] <= xor_sum2.DB_MAX_OUTPUT_PORT_TYPE
eight_bit_sum[3] <= xor_sum3.DB_MAX_OUTPUT_PORT_TYPE
eight_bit_sum[4] <= xor_sum4.DB_MAX_OUTPUT_PORT_TYPE
eight_bit_sum[5] <= xor_sum5.DB_MAX_OUTPUT_PORT_TYPE
eight_bit_sum[6] <= xor_sum6.DB_MAX_OUTPUT_PORT_TYPE
eight_bit_sum[7] <= xor_sum7.DB_MAX_OUTPUT_PORT_TYPE
c_out <= orc7.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:my_processor|register:FD_IR1
register_out[0] <= dffe_ref:dffe0.port0
register_out[1] <= dffe_ref:dffe1.port0
register_out[2] <= dffe_ref:dffe2.port0
register_out[3] <= dffe_ref:dffe3.port0
register_out[4] <= dffe_ref:dffe4.port0
register_out[5] <= dffe_ref:dffe5.port0
register_out[6] <= dffe_ref:dffe6.port0
register_out[7] <= dffe_ref:dffe7.port0
register_out[8] <= dffe_ref:dffe8.port0
register_out[9] <= dffe_ref:dffe9.port0
register_out[10] <= dffe_ref:dffe10.port0
register_out[11] <= dffe_ref:dffe11.port0
register_out[12] <= dffe_ref:dffe12.port0
register_out[13] <= dffe_ref:dffe13.port0
register_out[14] <= dffe_ref:dffe14.port0
register_out[15] <= dffe_ref:dffe15.port0
register_out[16] <= dffe_ref:dffe16.port0
register_out[17] <= dffe_ref:dffe17.port0
register_out[18] <= dffe_ref:dffe18.port0
register_out[19] <= dffe_ref:dffe19.port0
register_out[20] <= dffe_ref:dffe20.port0
register_out[21] <= dffe_ref:dffe21.port0
register_out[22] <= dffe_ref:dffe22.port0
register_out[23] <= dffe_ref:dffe23.port0
register_out[24] <= dffe_ref:dffe24.port0
register_out[25] <= dffe_ref:dffe25.port0
register_out[26] <= dffe_ref:dffe26.port0
register_out[27] <= dffe_ref:dffe27.port0
register_out[28] <= dffe_ref:dffe28.port0
register_out[29] <= dffe_ref:dffe29.port0
register_out[30] <= dffe_ref:dffe30.port0
register_out[31] <= dffe_ref:dffe31.port0
register_in[0] => register_in[0].IN1
register_in[1] => register_in[1].IN1
register_in[2] => register_in[2].IN1
register_in[3] => register_in[3].IN1
register_in[4] => register_in[4].IN1
register_in[5] => register_in[5].IN1
register_in[6] => register_in[6].IN1
register_in[7] => register_in[7].IN1
register_in[8] => register_in[8].IN1
register_in[9] => register_in[9].IN1
register_in[10] => register_in[10].IN1
register_in[11] => register_in[11].IN1
register_in[12] => register_in[12].IN1
register_in[13] => register_in[13].IN1
register_in[14] => register_in[14].IN1
register_in[15] => register_in[15].IN1
register_in[16] => register_in[16].IN1
register_in[17] => register_in[17].IN1
register_in[18] => register_in[18].IN1
register_in[19] => register_in[19].IN1
register_in[20] => register_in[20].IN1
register_in[21] => register_in[21].IN1
register_in[22] => register_in[22].IN1
register_in[23] => register_in[23].IN1
register_in[24] => register_in[24].IN1
register_in[25] => register_in[25].IN1
register_in[26] => register_in[26].IN1
register_in[27] => register_in[27].IN1
register_in[28] => register_in[28].IN1
register_in[29] => register_in[29].IN1
register_in[30] => register_in[30].IN1
register_in[31] => register_in[31].IN1
clk => clk.IN32
en => en.IN32
clr => clr.IN32


|skeleton|processor:my_processor|register:FD_IR1|dffe_ref:dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|register:FD_IR1|dffe_ref:dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|register:FD_IR1|dffe_ref:dffe2
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|register:FD_IR1|dffe_ref:dffe3
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|register:FD_IR1|dffe_ref:dffe4
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|register:FD_IR1|dffe_ref:dffe5
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|register:FD_IR1|dffe_ref:dffe6
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|register:FD_IR1|dffe_ref:dffe7
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|register:FD_IR1|dffe_ref:dffe8
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|register:FD_IR1|dffe_ref:dffe9
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|register:FD_IR1|dffe_ref:dffe10
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|register:FD_IR1|dffe_ref:dffe11
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|register:FD_IR1|dffe_ref:dffe12
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|register:FD_IR1|dffe_ref:dffe13
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|register:FD_IR1|dffe_ref:dffe14
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|register:FD_IR1|dffe_ref:dffe15
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|register:FD_IR1|dffe_ref:dffe16
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|register:FD_IR1|dffe_ref:dffe17
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|register:FD_IR1|dffe_ref:dffe18
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|register:FD_IR1|dffe_ref:dffe19
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|register:FD_IR1|dffe_ref:dffe20
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|register:FD_IR1|dffe_ref:dffe21
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|register:FD_IR1|dffe_ref:dffe22
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|register:FD_IR1|dffe_ref:dffe23
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|register:FD_IR1|dffe_ref:dffe24
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|register:FD_IR1|dffe_ref:dffe25
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|register:FD_IR1|dffe_ref:dffe26
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|register:FD_IR1|dffe_ref:dffe27
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|register:FD_IR1|dffe_ref:dffe28
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|register:FD_IR1|dffe_ref:dffe29
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|register:FD_IR1|dffe_ref:dffe30
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|register:FD_IR1|dffe_ref:dffe31
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|control_unit:controls
FD_IR[0] => ~NO_FANOUT~
FD_IR[1] => ~NO_FANOUT~
FD_IR[2] => WideNor1.IN0
FD_IR[2] => control.IN1
FD_IR[2] => WideAnd3.IN0
FD_IR[2] => control.IN1
FD_IR[3] => WideNor1.IN1
FD_IR[3] => WideNor2.IN0
FD_IR[3] => WideAnd1.IN0
FD_IR[3] => WideAnd3.IN1
FD_IR[4] => WideNor1.IN2
FD_IR[4] => WideNor2.IN1
FD_IR[4] => WideAnd1.IN1
FD_IR[4] => WideAnd3.IN2
FD_IR[5] => WideNor1.IN3
FD_IR[5] => WideNor2.IN2
FD_IR[5] => WideNor6.IN0
FD_IR[6] => WideNor1.IN4
FD_IR[6] => WideNor2.IN3
FD_IR[6] => WideNor6.IN1
FD_IR[7] => ~NO_FANOUT~
FD_IR[8] => ~NO_FANOUT~
FD_IR[9] => ~NO_FANOUT~
FD_IR[10] => ~NO_FANOUT~
FD_IR[11] => ~NO_FANOUT~
FD_IR[12] => ~NO_FANOUT~
FD_IR[13] => ~NO_FANOUT~
FD_IR[14] => ~NO_FANOUT~
FD_IR[15] => ~NO_FANOUT~
FD_IR[16] => ~NO_FANOUT~
FD_IR[17] => ~NO_FANOUT~
FD_IR[18] => ~NO_FANOUT~
FD_IR[19] => ~NO_FANOUT~
FD_IR[20] => ~NO_FANOUT~
FD_IR[21] => ~NO_FANOUT~
FD_IR[22] => ~NO_FANOUT~
FD_IR[23] => ~NO_FANOUT~
FD_IR[24] => ~NO_FANOUT~
FD_IR[25] => ~NO_FANOUT~
FD_IR[26] => ~NO_FANOUT~
FD_IR[27] => WideNor0.IN0
FD_IR[27] => WideAnd0.IN0
FD_IR[27] => control.IN1
FD_IR[27] => WideNor3.IN0
FD_IR[27] => WideAnd2.IN0
FD_IR[27] => WideNor4.IN0
FD_IR[27] => control.IN1
FD_IR[27] => control.IN1
FD_IR[27] => control.IN1
FD_IR[27] => control.IN1
FD_IR[27] => control.IN1
FD_IR[28] => WideNor0.IN1
FD_IR[28] => WideAnd0.IN1
FD_IR[28] => WideNor3.IN1
FD_IR[28] => WideAnd2.IN1
FD_IR[28] => WideNor4.IN1
FD_IR[28] => WideNor5.IN0
FD_IR[28] => control.IN1
FD_IR[28] => WideAnd4.IN0
FD_IR[28] => control.IN1
FD_IR[28] => control.IN1
FD_IR[29] => WideNor0.IN2
FD_IR[29] => WideAnd0.IN2
FD_IR[29] => WideNor3.IN2
FD_IR[29] => control.IN1
FD_IR[29] => WideNor5.IN1
FD_IR[29] => control.IN1
FD_IR[29] => WideNor7.IN0
FD_IR[29] => WideAnd4.IN1
FD_IR[30] => WideNor0.IN3
FD_IR[30] => control.IN0
FD_IR[30] => WideNor5.IN2
FD_IR[30] => WideNor7.IN1
FD_IR[30] => WideNor8.IN0
FD_IR[30] => control.IN0
FD_IR[31] => WideNor0.IN4
FD_IR[31] => WideNor5.IN3
FD_IR[31] => control.IN1
FD_IR[31] => WideNor7.IN2
FD_IR[31] => WideNor8.IN1
FD_IR[31] => control.IN1
control[0] <= WideNor0.DB_MAX_OUTPUT_PORT_TYPE
control[1] <= control.DB_MAX_OUTPUT_PORT_TYPE
control[2] <= control.DB_MAX_OUTPUT_PORT_TYPE
control[3] <= control.DB_MAX_OUTPUT_PORT_TYPE
control[4] <= control.DB_MAX_OUTPUT_PORT_TYPE
control[5] <= control.DB_MAX_OUTPUT_PORT_TYPE
control[6] <= <GND>
control[7] <= control.DB_MAX_OUTPUT_PORT_TYPE
control[8] <= control.DB_MAX_OUTPUT_PORT_TYPE
control[9] <= control.DB_MAX_OUTPUT_PORT_TYPE
control[10] <= control.DB_MAX_OUTPUT_PORT_TYPE
control[11] <= control.DB_MAX_OUTPUT_PORT_TYPE
control[12] <= control.DB_MAX_OUTPUT_PORT_TYPE
control[13] <= control.DB_MAX_OUTPUT_PORT_TYPE
control[14] <= control.DB_MAX_OUTPUT_PORT_TYPE
control[15] <= control.DB_MAX_OUTPUT_PORT_TYPE
control[16] <= control.DB_MAX_OUTPUT_PORT_TYPE
control[17] <= control.DB_MAX_OUTPUT_PORT_TYPE
control[18] <= control.DB_MAX_OUTPUT_PORT_TYPE
control[19] <= control.DB_MAX_OUTPUT_PORT_TYPE
control[20] <= control.DB_MAX_OUTPUT_PORT_TYPE
control[21] <= control.DB_MAX_OUTPUT_PORT_TYPE
control[22] <= control.DB_MAX_OUTPUT_PORT_TYPE
control[23] <= control.DB_MAX_OUTPUT_PORT_TYPE
control[24] <= control.DB_MAX_OUTPUT_PORT_TYPE
control[25] <= control.DB_MAX_OUTPUT_PORT_TYPE
control[26] <= <GND>
control[27] <= <GND>
control[28] <= <GND>
control[29] <= <GND>
control[30] <= <GND>
control[31] <= <GND>


|skeleton|processor:my_processor|DX:dx1
FD_PC[0] => PC_in.DATAA
FD_PC[1] => PC_in.DATAA
FD_PC[2] => PC_in.DATAA
FD_PC[3] => PC_in.DATAA
FD_PC[4] => PC_in.DATAA
FD_PC[5] => PC_in.DATAA
FD_PC[6] => PC_in.DATAA
FD_PC[7] => PC_in.DATAA
FD_PC[8] => PC_in.DATAA
FD_PC[9] => PC_in.DATAA
FD_PC[10] => PC_in.DATAA
FD_PC[11] => PC_in.DATAA
FD_PC[12] => PC_in.DATAA
FD_PC[13] => PC_in.DATAA
FD_PC[14] => PC_in.DATAA
FD_PC[15] => PC_in.DATAA
FD_PC[16] => PC_in.DATAA
FD_PC[17] => PC_in.DATAA
FD_PC[18] => PC_in.DATAA
FD_PC[19] => PC_in.DATAA
FD_PC[20] => PC_in.DATAA
FD_PC[21] => PC_in.DATAA
FD_PC[22] => PC_in.DATAA
FD_PC[23] => PC_in.DATAA
FD_PC[24] => PC_in.DATAA
FD_PC[25] => PC_in.DATAA
FD_PC[26] => PC_in.DATAA
FD_PC[27] => PC_in.DATAA
FD_PC[28] => PC_in.DATAA
FD_PC[29] => PC_in.DATAA
FD_PC[30] => PC_in.DATAA
FD_PC[31] => PC_in.DATAA
data_readRegA[0] => A_in.DATAA
data_readRegA[1] => A_in.DATAA
data_readRegA[2] => A_in.DATAA
data_readRegA[3] => A_in.DATAA
data_readRegA[4] => A_in.DATAA
data_readRegA[5] => A_in.DATAA
data_readRegA[6] => A_in.DATAA
data_readRegA[7] => A_in.DATAA
data_readRegA[8] => A_in.DATAA
data_readRegA[9] => A_in.DATAA
data_readRegA[10] => A_in.DATAA
data_readRegA[11] => A_in.DATAA
data_readRegA[12] => A_in.DATAA
data_readRegA[13] => A_in.DATAA
data_readRegA[14] => A_in.DATAA
data_readRegA[15] => A_in.DATAA
data_readRegA[16] => A_in.DATAA
data_readRegA[17] => A_in.DATAA
data_readRegA[18] => A_in.DATAA
data_readRegA[19] => A_in.DATAA
data_readRegA[20] => A_in.DATAA
data_readRegA[21] => A_in.DATAA
data_readRegA[22] => A_in.DATAA
data_readRegA[23] => A_in.DATAA
data_readRegA[24] => A_in.DATAA
data_readRegA[25] => A_in.DATAA
data_readRegA[26] => A_in.DATAA
data_readRegA[27] => A_in.DATAA
data_readRegA[28] => A_in.DATAA
data_readRegA[29] => A_in.DATAA
data_readRegA[30] => A_in.DATAA
data_readRegA[31] => A_in.DATAA
data_readRegB[0] => B_in.DATAA
data_readRegB[1] => B_in.DATAA
data_readRegB[2] => B_in.DATAA
data_readRegB[3] => B_in.DATAA
data_readRegB[4] => B_in.DATAA
data_readRegB[5] => B_in.DATAA
data_readRegB[6] => B_in.DATAA
data_readRegB[7] => B_in.DATAA
data_readRegB[8] => B_in.DATAA
data_readRegB[9] => B_in.DATAA
data_readRegB[10] => B_in.DATAA
data_readRegB[11] => B_in.DATAA
data_readRegB[12] => B_in.DATAA
data_readRegB[13] => B_in.DATAA
data_readRegB[14] => B_in.DATAA
data_readRegB[15] => B_in.DATAA
data_readRegB[16] => B_in.DATAA
data_readRegB[17] => B_in.DATAA
data_readRegB[18] => B_in.DATAA
data_readRegB[19] => B_in.DATAA
data_readRegB[20] => B_in.DATAA
data_readRegB[21] => B_in.DATAA
data_readRegB[22] => B_in.DATAA
data_readRegB[23] => B_in.DATAA
data_readRegB[24] => B_in.DATAA
data_readRegB[25] => B_in.DATAA
data_readRegB[26] => B_in.DATAA
data_readRegB[27] => B_in.DATAA
data_readRegB[28] => B_in.DATAA
data_readRegB[29] => B_in.DATAA
data_readRegB[30] => B_in.DATAA
data_readRegB[31] => B_in.DATAA
FD_IR[0] => IR_in.DATAA
FD_IR[1] => IR_in.DATAA
FD_IR[2] => IR_in.DATAA
FD_IR[3] => IR_in.DATAA
FD_IR[4] => IR_in.DATAA
FD_IR[5] => IR_in.DATAA
FD_IR[6] => IR_in.DATAA
FD_IR[7] => IR_in.DATAA
FD_IR[8] => IR_in.DATAA
FD_IR[9] => IR_in.DATAA
FD_IR[10] => IR_in.DATAA
FD_IR[11] => IR_in.DATAA
FD_IR[12] => IR_in.DATAA
FD_IR[13] => IR_in.DATAA
FD_IR[14] => IR_in.DATAA
FD_IR[15] => IR_in.DATAA
FD_IR[16] => IR_in.DATAA
FD_IR[17] => IR_in.DATAA
FD_IR[18] => IR_in.DATAA
FD_IR[19] => IR_in.DATAA
FD_IR[20] => IR_in.DATAA
FD_IR[21] => IR_in.DATAA
FD_IR[22] => IR_in.DATAA
FD_IR[23] => IR_in.DATAA
FD_IR[24] => IR_in.DATAA
FD_IR[25] => IR_in.DATAA
FD_IR[26] => IR_in.DATAA
FD_IR[27] => IR_in.DATAA
FD_IR[28] => IR_in.DATAA
FD_IR[29] => IR_in.DATAA
FD_IR[30] => IR_in.DATAA
FD_IR[31] => IR_in.DATAA
imm_sx[0] => imm_in.DATAA
imm_sx[1] => imm_in.DATAA
imm_sx[2] => imm_in.DATAA
imm_sx[3] => imm_in.DATAA
imm_sx[4] => imm_in.DATAA
imm_sx[5] => imm_in.DATAA
imm_sx[6] => imm_in.DATAA
imm_sx[7] => imm_in.DATAA
imm_sx[8] => imm_in.DATAA
imm_sx[9] => imm_in.DATAA
imm_sx[10] => imm_in.DATAA
imm_sx[11] => imm_in.DATAA
imm_sx[12] => imm_in.DATAA
imm_sx[13] => imm_in.DATAA
imm_sx[14] => imm_in.DATAA
imm_sx[15] => imm_in.DATAA
imm_sx[16] => imm_in.DATAA
imm_sx[17] => imm_in.DATAA
imm_sx[18] => imm_in.DATAA
imm_sx[19] => imm_in.DATAA
imm_sx[20] => imm_in.DATAA
imm_sx[21] => imm_in.DATAA
imm_sx[22] => imm_in.DATAA
imm_sx[23] => imm_in.DATAA
imm_sx[24] => imm_in.DATAA
imm_sx[25] => imm_in.DATAA
imm_sx[26] => imm_in.DATAA
imm_sx[27] => imm_in.DATAA
imm_sx[28] => imm_in.DATAA
imm_sx[29] => imm_in.DATAA
imm_sx[30] => imm_in.DATAA
imm_sx[31] => imm_in.DATAA
target_sx[0] => target_in.DATAA
target_sx[1] => target_in.DATAA
target_sx[2] => target_in.DATAA
target_sx[3] => target_in.DATAA
target_sx[4] => target_in.DATAA
target_sx[5] => target_in.DATAA
target_sx[6] => target_in.DATAA
target_sx[7] => target_in.DATAA
target_sx[8] => target_in.DATAA
target_sx[9] => target_in.DATAA
target_sx[10] => target_in.DATAA
target_sx[11] => target_in.DATAA
target_sx[12] => target_in.DATAA
target_sx[13] => target_in.DATAA
target_sx[14] => target_in.DATAA
target_sx[15] => target_in.DATAA
target_sx[16] => target_in.DATAA
target_sx[17] => target_in.DATAA
target_sx[18] => target_in.DATAA
target_sx[19] => target_in.DATAA
target_sx[20] => target_in.DATAA
target_sx[21] => target_in.DATAA
target_sx[22] => target_in.DATAA
target_sx[23] => target_in.DATAA
target_sx[24] => target_in.DATAA
target_sx[25] => target_in.DATAA
target_sx[26] => target_in.DATAA
target_sx[27] => target_in.DATAA
target_sx[28] => target_in.DATAA
target_sx[29] => target_in.DATAA
target_sx[30] => target_in.DATAA
target_sx[31] => target_in.DATAA
control[0] => control_in.DATAA
control[1] => control_in.DATAA
control[2] => control_in.DATAA
control[3] => control_in.DATAA
control[4] => control_in.DATAA
control[5] => control_in.DATAA
control[6] => control_in.DATAA
control[7] => control_in.DATAA
control[8] => control_in.DATAA
control[9] => control_in.DATAA
control[10] => control_in.DATAA
control[11] => control_in.DATAA
control[12] => control_in.DATAA
control[13] => control_in.DATAA
control[14] => control_in.DATAA
control[15] => control_in.DATAA
control[16] => control_in.DATAA
control[17] => control_in.DATAA
control[18] => control_in.DATAA
control[19] => control_in.DATAA
control[20] => control_in.DATAA
control[21] => control_in.DATAA
control[22] => control_in.DATAA
control[23] => control_in.DATAA
control[24] => control_in.DATAA
control[25] => control_in.DATAA
control[26] => control_in.DATAA
control[27] => control_in.DATAA
control[28] => control_in.DATAA
control[29] => control_in.DATAA
control[30] => control_in.DATAA
control[31] => control_in.DATAA
clock => clock.IN7
en => en.IN7
reset => clr.IN7
flush => A_in.OUTPUTSELECT
flush => A_in.OUTPUTSELECT
flush => A_in.OUTPUTSELECT
flush => A_in.OUTPUTSELECT
flush => A_in.OUTPUTSELECT
flush => A_in.OUTPUTSELECT
flush => A_in.OUTPUTSELECT
flush => A_in.OUTPUTSELECT
flush => A_in.OUTPUTSELECT
flush => A_in.OUTPUTSELECT
flush => A_in.OUTPUTSELECT
flush => A_in.OUTPUTSELECT
flush => A_in.OUTPUTSELECT
flush => A_in.OUTPUTSELECT
flush => A_in.OUTPUTSELECT
flush => A_in.OUTPUTSELECT
flush => A_in.OUTPUTSELECT
flush => A_in.OUTPUTSELECT
flush => A_in.OUTPUTSELECT
flush => A_in.OUTPUTSELECT
flush => A_in.OUTPUTSELECT
flush => A_in.OUTPUTSELECT
flush => A_in.OUTPUTSELECT
flush => A_in.OUTPUTSELECT
flush => A_in.OUTPUTSELECT
flush => A_in.OUTPUTSELECT
flush => A_in.OUTPUTSELECT
flush => A_in.OUTPUTSELECT
flush => A_in.OUTPUTSELECT
flush => A_in.OUTPUTSELECT
flush => A_in.OUTPUTSELECT
flush => A_in.OUTPUTSELECT
flush => B_in.OUTPUTSELECT
flush => B_in.OUTPUTSELECT
flush => B_in.OUTPUTSELECT
flush => B_in.OUTPUTSELECT
flush => B_in.OUTPUTSELECT
flush => B_in.OUTPUTSELECT
flush => B_in.OUTPUTSELECT
flush => B_in.OUTPUTSELECT
flush => B_in.OUTPUTSELECT
flush => B_in.OUTPUTSELECT
flush => B_in.OUTPUTSELECT
flush => B_in.OUTPUTSELECT
flush => B_in.OUTPUTSELECT
flush => B_in.OUTPUTSELECT
flush => B_in.OUTPUTSELECT
flush => B_in.OUTPUTSELECT
flush => B_in.OUTPUTSELECT
flush => B_in.OUTPUTSELECT
flush => B_in.OUTPUTSELECT
flush => B_in.OUTPUTSELECT
flush => B_in.OUTPUTSELECT
flush => B_in.OUTPUTSELECT
flush => B_in.OUTPUTSELECT
flush => B_in.OUTPUTSELECT
flush => B_in.OUTPUTSELECT
flush => B_in.OUTPUTSELECT
flush => B_in.OUTPUTSELECT
flush => B_in.OUTPUTSELECT
flush => B_in.OUTPUTSELECT
flush => B_in.OUTPUTSELECT
flush => B_in.OUTPUTSELECT
flush => B_in.OUTPUTSELECT
flush => control_in.OUTPUTSELECT
flush => control_in.OUTPUTSELECT
flush => control_in.OUTPUTSELECT
flush => control_in.OUTPUTSELECT
flush => control_in.OUTPUTSELECT
flush => control_in.OUTPUTSELECT
flush => control_in.OUTPUTSELECT
flush => control_in.OUTPUTSELECT
flush => control_in.OUTPUTSELECT
flush => control_in.OUTPUTSELECT
flush => control_in.OUTPUTSELECT
flush => control_in.OUTPUTSELECT
flush => control_in.OUTPUTSELECT
flush => control_in.OUTPUTSELECT
flush => control_in.OUTPUTSELECT
flush => control_in.OUTPUTSELECT
flush => control_in.OUTPUTSELECT
flush => control_in.OUTPUTSELECT
flush => control_in.OUTPUTSELECT
flush => control_in.OUTPUTSELECT
flush => control_in.OUTPUTSELECT
flush => control_in.OUTPUTSELECT
flush => control_in.OUTPUTSELECT
flush => control_in.OUTPUTSELECT
flush => control_in.OUTPUTSELECT
flush => control_in.OUTPUTSELECT
flush => control_in.OUTPUTSELECT
flush => control_in.OUTPUTSELECT
flush => control_in.OUTPUTSELECT
flush => control_in.OUTPUTSELECT
flush => control_in.OUTPUTSELECT
flush => control_in.OUTPUTSELECT
flush => PC_in.OUTPUTSELECT
flush => PC_in.OUTPUTSELECT
flush => PC_in.OUTPUTSELECT
flush => PC_in.OUTPUTSELECT
flush => PC_in.OUTPUTSELECT
flush => PC_in.OUTPUTSELECT
flush => PC_in.OUTPUTSELECT
flush => PC_in.OUTPUTSELECT
flush => PC_in.OUTPUTSELECT
flush => PC_in.OUTPUTSELECT
flush => PC_in.OUTPUTSELECT
flush => PC_in.OUTPUTSELECT
flush => PC_in.OUTPUTSELECT
flush => PC_in.OUTPUTSELECT
flush => PC_in.OUTPUTSELECT
flush => PC_in.OUTPUTSELECT
flush => PC_in.OUTPUTSELECT
flush => PC_in.OUTPUTSELECT
flush => PC_in.OUTPUTSELECT
flush => PC_in.OUTPUTSELECT
flush => PC_in.OUTPUTSELECT
flush => PC_in.OUTPUTSELECT
flush => PC_in.OUTPUTSELECT
flush => PC_in.OUTPUTSELECT
flush => PC_in.OUTPUTSELECT
flush => PC_in.OUTPUTSELECT
flush => PC_in.OUTPUTSELECT
flush => PC_in.OUTPUTSELECT
flush => PC_in.OUTPUTSELECT
flush => PC_in.OUTPUTSELECT
flush => PC_in.OUTPUTSELECT
flush => PC_in.OUTPUTSELECT
flush => IR_in.OUTPUTSELECT
flush => IR_in.OUTPUTSELECT
flush => IR_in.OUTPUTSELECT
flush => IR_in.OUTPUTSELECT
flush => IR_in.OUTPUTSELECT
flush => IR_in.OUTPUTSELECT
flush => IR_in.OUTPUTSELECT
flush => IR_in.OUTPUTSELECT
flush => IR_in.OUTPUTSELECT
flush => IR_in.OUTPUTSELECT
flush => IR_in.OUTPUTSELECT
flush => IR_in.OUTPUTSELECT
flush => IR_in.OUTPUTSELECT
flush => IR_in.OUTPUTSELECT
flush => IR_in.OUTPUTSELECT
flush => IR_in.OUTPUTSELECT
flush => IR_in.OUTPUTSELECT
flush => IR_in.OUTPUTSELECT
flush => IR_in.OUTPUTSELECT
flush => IR_in.OUTPUTSELECT
flush => IR_in.OUTPUTSELECT
flush => IR_in.OUTPUTSELECT
flush => IR_in.OUTPUTSELECT
flush => IR_in.OUTPUTSELECT
flush => IR_in.OUTPUTSELECT
flush => IR_in.OUTPUTSELECT
flush => IR_in.OUTPUTSELECT
flush => IR_in.OUTPUTSELECT
flush => IR_in.OUTPUTSELECT
flush => IR_in.OUTPUTSELECT
flush => IR_in.OUTPUTSELECT
flush => IR_in.OUTPUTSELECT
flush => imm_in.OUTPUTSELECT
flush => imm_in.OUTPUTSELECT
flush => imm_in.OUTPUTSELECT
flush => imm_in.OUTPUTSELECT
flush => imm_in.OUTPUTSELECT
flush => imm_in.OUTPUTSELECT
flush => imm_in.OUTPUTSELECT
flush => imm_in.OUTPUTSELECT
flush => imm_in.OUTPUTSELECT
flush => imm_in.OUTPUTSELECT
flush => imm_in.OUTPUTSELECT
flush => imm_in.OUTPUTSELECT
flush => imm_in.OUTPUTSELECT
flush => imm_in.OUTPUTSELECT
flush => imm_in.OUTPUTSELECT
flush => imm_in.OUTPUTSELECT
flush => imm_in.OUTPUTSELECT
flush => imm_in.OUTPUTSELECT
flush => imm_in.OUTPUTSELECT
flush => imm_in.OUTPUTSELECT
flush => imm_in.OUTPUTSELECT
flush => imm_in.OUTPUTSELECT
flush => imm_in.OUTPUTSELECT
flush => imm_in.OUTPUTSELECT
flush => imm_in.OUTPUTSELECT
flush => imm_in.OUTPUTSELECT
flush => imm_in.OUTPUTSELECT
flush => imm_in.OUTPUTSELECT
flush => imm_in.OUTPUTSELECT
flush => imm_in.OUTPUTSELECT
flush => imm_in.OUTPUTSELECT
flush => imm_in.OUTPUTSELECT
flush => target_in.OUTPUTSELECT
flush => target_in.OUTPUTSELECT
flush => target_in.OUTPUTSELECT
flush => target_in.OUTPUTSELECT
flush => target_in.OUTPUTSELECT
flush => target_in.OUTPUTSELECT
flush => target_in.OUTPUTSELECT
flush => target_in.OUTPUTSELECT
flush => target_in.OUTPUTSELECT
flush => target_in.OUTPUTSELECT
flush => target_in.OUTPUTSELECT
flush => target_in.OUTPUTSELECT
flush => target_in.OUTPUTSELECT
flush => target_in.OUTPUTSELECT
flush => target_in.OUTPUTSELECT
flush => target_in.OUTPUTSELECT
flush => target_in.OUTPUTSELECT
flush => target_in.OUTPUTSELECT
flush => target_in.OUTPUTSELECT
flush => target_in.OUTPUTSELECT
flush => target_in.OUTPUTSELECT
flush => target_in.OUTPUTSELECT
flush => target_in.OUTPUTSELECT
flush => target_in.OUTPUTSELECT
flush => target_in.OUTPUTSELECT
flush => target_in.OUTPUTSELECT
flush => target_in.OUTPUTSELECT
flush => target_in.OUTPUTSELECT
flush => target_in.OUTPUTSELECT
flush => target_in.OUTPUTSELECT
flush => target_in.OUTPUTSELECT
flush => target_in.OUTPUTSELECT
DX_PC[0] <= register:FDPC.port0
DX_PC[1] <= register:FDPC.port0
DX_PC[2] <= register:FDPC.port0
DX_PC[3] <= register:FDPC.port0
DX_PC[4] <= register:FDPC.port0
DX_PC[5] <= register:FDPC.port0
DX_PC[6] <= register:FDPC.port0
DX_PC[7] <= register:FDPC.port0
DX_PC[8] <= register:FDPC.port0
DX_PC[9] <= register:FDPC.port0
DX_PC[10] <= register:FDPC.port0
DX_PC[11] <= register:FDPC.port0
DX_PC[12] <= register:FDPC.port0
DX_PC[13] <= register:FDPC.port0
DX_PC[14] <= register:FDPC.port0
DX_PC[15] <= register:FDPC.port0
DX_PC[16] <= register:FDPC.port0
DX_PC[17] <= register:FDPC.port0
DX_PC[18] <= register:FDPC.port0
DX_PC[19] <= register:FDPC.port0
DX_PC[20] <= register:FDPC.port0
DX_PC[21] <= register:FDPC.port0
DX_PC[22] <= register:FDPC.port0
DX_PC[23] <= register:FDPC.port0
DX_PC[24] <= register:FDPC.port0
DX_PC[25] <= register:FDPC.port0
DX_PC[26] <= register:FDPC.port0
DX_PC[27] <= register:FDPC.port0
DX_PC[28] <= register:FDPC.port0
DX_PC[29] <= register:FDPC.port0
DX_PC[30] <= register:FDPC.port0
DX_PC[31] <= register:FDPC.port0
DX_A[0] <= register:DXA.port0
DX_A[1] <= register:DXA.port0
DX_A[2] <= register:DXA.port0
DX_A[3] <= register:DXA.port0
DX_A[4] <= register:DXA.port0
DX_A[5] <= register:DXA.port0
DX_A[6] <= register:DXA.port0
DX_A[7] <= register:DXA.port0
DX_A[8] <= register:DXA.port0
DX_A[9] <= register:DXA.port0
DX_A[10] <= register:DXA.port0
DX_A[11] <= register:DXA.port0
DX_A[12] <= register:DXA.port0
DX_A[13] <= register:DXA.port0
DX_A[14] <= register:DXA.port0
DX_A[15] <= register:DXA.port0
DX_A[16] <= register:DXA.port0
DX_A[17] <= register:DXA.port0
DX_A[18] <= register:DXA.port0
DX_A[19] <= register:DXA.port0
DX_A[20] <= register:DXA.port0
DX_A[21] <= register:DXA.port0
DX_A[22] <= register:DXA.port0
DX_A[23] <= register:DXA.port0
DX_A[24] <= register:DXA.port0
DX_A[25] <= register:DXA.port0
DX_A[26] <= register:DXA.port0
DX_A[27] <= register:DXA.port0
DX_A[28] <= register:DXA.port0
DX_A[29] <= register:DXA.port0
DX_A[30] <= register:DXA.port0
DX_A[31] <= register:DXA.port0
DX_B[0] <= register:DXB.port0
DX_B[1] <= register:DXB.port0
DX_B[2] <= register:DXB.port0
DX_B[3] <= register:DXB.port0
DX_B[4] <= register:DXB.port0
DX_B[5] <= register:DXB.port0
DX_B[6] <= register:DXB.port0
DX_B[7] <= register:DXB.port0
DX_B[8] <= register:DXB.port0
DX_B[9] <= register:DXB.port0
DX_B[10] <= register:DXB.port0
DX_B[11] <= register:DXB.port0
DX_B[12] <= register:DXB.port0
DX_B[13] <= register:DXB.port0
DX_B[14] <= register:DXB.port0
DX_B[15] <= register:DXB.port0
DX_B[16] <= register:DXB.port0
DX_B[17] <= register:DXB.port0
DX_B[18] <= register:DXB.port0
DX_B[19] <= register:DXB.port0
DX_B[20] <= register:DXB.port0
DX_B[21] <= register:DXB.port0
DX_B[22] <= register:DXB.port0
DX_B[23] <= register:DXB.port0
DX_B[24] <= register:DXB.port0
DX_B[25] <= register:DXB.port0
DX_B[26] <= register:DXB.port0
DX_B[27] <= register:DXB.port0
DX_B[28] <= register:DXB.port0
DX_B[29] <= register:DXB.port0
DX_B[30] <= register:DXB.port0
DX_B[31] <= register:DXB.port0
DX_IR[0] <= register:DXIR.port0
DX_IR[1] <= register:DXIR.port0
DX_IR[2] <= register:DXIR.port0
DX_IR[3] <= register:DXIR.port0
DX_IR[4] <= register:DXIR.port0
DX_IR[5] <= register:DXIR.port0
DX_IR[6] <= register:DXIR.port0
DX_IR[7] <= register:DXIR.port0
DX_IR[8] <= register:DXIR.port0
DX_IR[9] <= register:DXIR.port0
DX_IR[10] <= register:DXIR.port0
DX_IR[11] <= register:DXIR.port0
DX_IR[12] <= register:DXIR.port0
DX_IR[13] <= register:DXIR.port0
DX_IR[14] <= register:DXIR.port0
DX_IR[15] <= register:DXIR.port0
DX_IR[16] <= register:DXIR.port0
DX_IR[17] <= register:DXIR.port0
DX_IR[18] <= register:DXIR.port0
DX_IR[19] <= register:DXIR.port0
DX_IR[20] <= register:DXIR.port0
DX_IR[21] <= register:DXIR.port0
DX_IR[22] <= register:DXIR.port0
DX_IR[23] <= register:DXIR.port0
DX_IR[24] <= register:DXIR.port0
DX_IR[25] <= register:DXIR.port0
DX_IR[26] <= register:DXIR.port0
DX_IR[27] <= register:DXIR.port0
DX_IR[28] <= register:DXIR.port0
DX_IR[29] <= register:DXIR.port0
DX_IR[30] <= register:DXIR.port0
DX_IR[31] <= register:DXIR.port0
DX_imm_sx[0] <= register:DXimm.port0
DX_imm_sx[1] <= register:DXimm.port0
DX_imm_sx[2] <= register:DXimm.port0
DX_imm_sx[3] <= register:DXimm.port0
DX_imm_sx[4] <= register:DXimm.port0
DX_imm_sx[5] <= register:DXimm.port0
DX_imm_sx[6] <= register:DXimm.port0
DX_imm_sx[7] <= register:DXimm.port0
DX_imm_sx[8] <= register:DXimm.port0
DX_imm_sx[9] <= register:DXimm.port0
DX_imm_sx[10] <= register:DXimm.port0
DX_imm_sx[11] <= register:DXimm.port0
DX_imm_sx[12] <= register:DXimm.port0
DX_imm_sx[13] <= register:DXimm.port0
DX_imm_sx[14] <= register:DXimm.port0
DX_imm_sx[15] <= register:DXimm.port0
DX_imm_sx[16] <= register:DXimm.port0
DX_imm_sx[17] <= register:DXimm.port0
DX_imm_sx[18] <= register:DXimm.port0
DX_imm_sx[19] <= register:DXimm.port0
DX_imm_sx[20] <= register:DXimm.port0
DX_imm_sx[21] <= register:DXimm.port0
DX_imm_sx[22] <= register:DXimm.port0
DX_imm_sx[23] <= register:DXimm.port0
DX_imm_sx[24] <= register:DXimm.port0
DX_imm_sx[25] <= register:DXimm.port0
DX_imm_sx[26] <= register:DXimm.port0
DX_imm_sx[27] <= register:DXimm.port0
DX_imm_sx[28] <= register:DXimm.port0
DX_imm_sx[29] <= register:DXimm.port0
DX_imm_sx[30] <= register:DXimm.port0
DX_imm_sx[31] <= register:DXimm.port0
DX_target_sx[0] <= register:DXtarget.port0
DX_target_sx[1] <= register:DXtarget.port0
DX_target_sx[2] <= register:DXtarget.port0
DX_target_sx[3] <= register:DXtarget.port0
DX_target_sx[4] <= register:DXtarget.port0
DX_target_sx[5] <= register:DXtarget.port0
DX_target_sx[6] <= register:DXtarget.port0
DX_target_sx[7] <= register:DXtarget.port0
DX_target_sx[8] <= register:DXtarget.port0
DX_target_sx[9] <= register:DXtarget.port0
DX_target_sx[10] <= register:DXtarget.port0
DX_target_sx[11] <= register:DXtarget.port0
DX_target_sx[12] <= register:DXtarget.port0
DX_target_sx[13] <= register:DXtarget.port0
DX_target_sx[14] <= register:DXtarget.port0
DX_target_sx[15] <= register:DXtarget.port0
DX_target_sx[16] <= register:DXtarget.port0
DX_target_sx[17] <= register:DXtarget.port0
DX_target_sx[18] <= register:DXtarget.port0
DX_target_sx[19] <= register:DXtarget.port0
DX_target_sx[20] <= register:DXtarget.port0
DX_target_sx[21] <= register:DXtarget.port0
DX_target_sx[22] <= register:DXtarget.port0
DX_target_sx[23] <= register:DXtarget.port0
DX_target_sx[24] <= register:DXtarget.port0
DX_target_sx[25] <= register:DXtarget.port0
DX_target_sx[26] <= register:DXtarget.port0
DX_target_sx[27] <= register:DXtarget.port0
DX_target_sx[28] <= register:DXtarget.port0
DX_target_sx[29] <= register:DXtarget.port0
DX_target_sx[30] <= register:DXtarget.port0
DX_target_sx[31] <= register:DXtarget.port0
DX_control[0] <= register:DXcontrol.port0
DX_control[1] <= register:DXcontrol.port0
DX_control[2] <= register:DXcontrol.port0
DX_control[3] <= register:DXcontrol.port0
DX_control[4] <= register:DXcontrol.port0
DX_control[5] <= register:DXcontrol.port0
DX_control[6] <= register:DXcontrol.port0
DX_control[7] <= register:DXcontrol.port0
DX_control[8] <= register:DXcontrol.port0
DX_control[9] <= register:DXcontrol.port0
DX_control[10] <= register:DXcontrol.port0
DX_control[11] <= register:DXcontrol.port0
DX_control[12] <= register:DXcontrol.port0
DX_control[13] <= register:DXcontrol.port0
DX_control[14] <= register:DXcontrol.port0
DX_control[15] <= register:DXcontrol.port0
DX_control[16] <= register:DXcontrol.port0
DX_control[17] <= register:DXcontrol.port0
DX_control[18] <= register:DXcontrol.port0
DX_control[19] <= register:DXcontrol.port0
DX_control[20] <= register:DXcontrol.port0
DX_control[21] <= register:DXcontrol.port0
DX_control[22] <= register:DXcontrol.port0
DX_control[23] <= register:DXcontrol.port0
DX_control[24] <= register:DXcontrol.port0
DX_control[25] <= register:DXcontrol.port0
DX_control[26] <= register:DXcontrol.port0
DX_control[27] <= register:DXcontrol.port0
DX_control[28] <= register:DXcontrol.port0
DX_control[29] <= register:DXcontrol.port0
DX_control[30] <= register:DXcontrol.port0
DX_control[31] <= register:DXcontrol.port0


|skeleton|processor:my_processor|DX:dx1|register:DXcontrol
register_out[0] <= dffe_ref:dffe0.port0
register_out[1] <= dffe_ref:dffe1.port0
register_out[2] <= dffe_ref:dffe2.port0
register_out[3] <= dffe_ref:dffe3.port0
register_out[4] <= dffe_ref:dffe4.port0
register_out[5] <= dffe_ref:dffe5.port0
register_out[6] <= dffe_ref:dffe6.port0
register_out[7] <= dffe_ref:dffe7.port0
register_out[8] <= dffe_ref:dffe8.port0
register_out[9] <= dffe_ref:dffe9.port0
register_out[10] <= dffe_ref:dffe10.port0
register_out[11] <= dffe_ref:dffe11.port0
register_out[12] <= dffe_ref:dffe12.port0
register_out[13] <= dffe_ref:dffe13.port0
register_out[14] <= dffe_ref:dffe14.port0
register_out[15] <= dffe_ref:dffe15.port0
register_out[16] <= dffe_ref:dffe16.port0
register_out[17] <= dffe_ref:dffe17.port0
register_out[18] <= dffe_ref:dffe18.port0
register_out[19] <= dffe_ref:dffe19.port0
register_out[20] <= dffe_ref:dffe20.port0
register_out[21] <= dffe_ref:dffe21.port0
register_out[22] <= dffe_ref:dffe22.port0
register_out[23] <= dffe_ref:dffe23.port0
register_out[24] <= dffe_ref:dffe24.port0
register_out[25] <= dffe_ref:dffe25.port0
register_out[26] <= dffe_ref:dffe26.port0
register_out[27] <= dffe_ref:dffe27.port0
register_out[28] <= dffe_ref:dffe28.port0
register_out[29] <= dffe_ref:dffe29.port0
register_out[30] <= dffe_ref:dffe30.port0
register_out[31] <= dffe_ref:dffe31.port0
register_in[0] => register_in[0].IN1
register_in[1] => register_in[1].IN1
register_in[2] => register_in[2].IN1
register_in[3] => register_in[3].IN1
register_in[4] => register_in[4].IN1
register_in[5] => register_in[5].IN1
register_in[6] => register_in[6].IN1
register_in[7] => register_in[7].IN1
register_in[8] => register_in[8].IN1
register_in[9] => register_in[9].IN1
register_in[10] => register_in[10].IN1
register_in[11] => register_in[11].IN1
register_in[12] => register_in[12].IN1
register_in[13] => register_in[13].IN1
register_in[14] => register_in[14].IN1
register_in[15] => register_in[15].IN1
register_in[16] => register_in[16].IN1
register_in[17] => register_in[17].IN1
register_in[18] => register_in[18].IN1
register_in[19] => register_in[19].IN1
register_in[20] => register_in[20].IN1
register_in[21] => register_in[21].IN1
register_in[22] => register_in[22].IN1
register_in[23] => register_in[23].IN1
register_in[24] => register_in[24].IN1
register_in[25] => register_in[25].IN1
register_in[26] => register_in[26].IN1
register_in[27] => register_in[27].IN1
register_in[28] => register_in[28].IN1
register_in[29] => register_in[29].IN1
register_in[30] => register_in[30].IN1
register_in[31] => register_in[31].IN1
clk => clk.IN32
en => en.IN32
clr => clr.IN32


|skeleton|processor:my_processor|DX:dx1|register:DXcontrol|dffe_ref:dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|DX:dx1|register:DXcontrol|dffe_ref:dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|DX:dx1|register:DXcontrol|dffe_ref:dffe2
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|DX:dx1|register:DXcontrol|dffe_ref:dffe3
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|DX:dx1|register:DXcontrol|dffe_ref:dffe4
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|DX:dx1|register:DXcontrol|dffe_ref:dffe5
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|DX:dx1|register:DXcontrol|dffe_ref:dffe6
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|DX:dx1|register:DXcontrol|dffe_ref:dffe7
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|DX:dx1|register:DXcontrol|dffe_ref:dffe8
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|DX:dx1|register:DXcontrol|dffe_ref:dffe9
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|DX:dx1|register:DXcontrol|dffe_ref:dffe10
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|DX:dx1|register:DXcontrol|dffe_ref:dffe11
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|DX:dx1|register:DXcontrol|dffe_ref:dffe12
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|DX:dx1|register:DXcontrol|dffe_ref:dffe13
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|DX:dx1|register:DXcontrol|dffe_ref:dffe14
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|DX:dx1|register:DXcontrol|dffe_ref:dffe15
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|DX:dx1|register:DXcontrol|dffe_ref:dffe16
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|DX:dx1|register:DXcontrol|dffe_ref:dffe17
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|DX:dx1|register:DXcontrol|dffe_ref:dffe18
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|DX:dx1|register:DXcontrol|dffe_ref:dffe19
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|DX:dx1|register:DXcontrol|dffe_ref:dffe20
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|DX:dx1|register:DXcontrol|dffe_ref:dffe21
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|DX:dx1|register:DXcontrol|dffe_ref:dffe22
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|DX:dx1|register:DXcontrol|dffe_ref:dffe23
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|DX:dx1|register:DXcontrol|dffe_ref:dffe24
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|DX:dx1|register:DXcontrol|dffe_ref:dffe25
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|DX:dx1|register:DXcontrol|dffe_ref:dffe26
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|DX:dx1|register:DXcontrol|dffe_ref:dffe27
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|DX:dx1|register:DXcontrol|dffe_ref:dffe28
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|DX:dx1|register:DXcontrol|dffe_ref:dffe29
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|DX:dx1|register:DXcontrol|dffe_ref:dffe30
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|DX:dx1|register:DXcontrol|dffe_ref:dffe31
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|DX:dx1|register:FDPC
register_out[0] <= dffe_ref:dffe0.port0
register_out[1] <= dffe_ref:dffe1.port0
register_out[2] <= dffe_ref:dffe2.port0
register_out[3] <= dffe_ref:dffe3.port0
register_out[4] <= dffe_ref:dffe4.port0
register_out[5] <= dffe_ref:dffe5.port0
register_out[6] <= dffe_ref:dffe6.port0
register_out[7] <= dffe_ref:dffe7.port0
register_out[8] <= dffe_ref:dffe8.port0
register_out[9] <= dffe_ref:dffe9.port0
register_out[10] <= dffe_ref:dffe10.port0
register_out[11] <= dffe_ref:dffe11.port0
register_out[12] <= dffe_ref:dffe12.port0
register_out[13] <= dffe_ref:dffe13.port0
register_out[14] <= dffe_ref:dffe14.port0
register_out[15] <= dffe_ref:dffe15.port0
register_out[16] <= dffe_ref:dffe16.port0
register_out[17] <= dffe_ref:dffe17.port0
register_out[18] <= dffe_ref:dffe18.port0
register_out[19] <= dffe_ref:dffe19.port0
register_out[20] <= dffe_ref:dffe20.port0
register_out[21] <= dffe_ref:dffe21.port0
register_out[22] <= dffe_ref:dffe22.port0
register_out[23] <= dffe_ref:dffe23.port0
register_out[24] <= dffe_ref:dffe24.port0
register_out[25] <= dffe_ref:dffe25.port0
register_out[26] <= dffe_ref:dffe26.port0
register_out[27] <= dffe_ref:dffe27.port0
register_out[28] <= dffe_ref:dffe28.port0
register_out[29] <= dffe_ref:dffe29.port0
register_out[30] <= dffe_ref:dffe30.port0
register_out[31] <= dffe_ref:dffe31.port0
register_in[0] => register_in[0].IN1
register_in[1] => register_in[1].IN1
register_in[2] => register_in[2].IN1
register_in[3] => register_in[3].IN1
register_in[4] => register_in[4].IN1
register_in[5] => register_in[5].IN1
register_in[6] => register_in[6].IN1
register_in[7] => register_in[7].IN1
register_in[8] => register_in[8].IN1
register_in[9] => register_in[9].IN1
register_in[10] => register_in[10].IN1
register_in[11] => register_in[11].IN1
register_in[12] => register_in[12].IN1
register_in[13] => register_in[13].IN1
register_in[14] => register_in[14].IN1
register_in[15] => register_in[15].IN1
register_in[16] => register_in[16].IN1
register_in[17] => register_in[17].IN1
register_in[18] => register_in[18].IN1
register_in[19] => register_in[19].IN1
register_in[20] => register_in[20].IN1
register_in[21] => register_in[21].IN1
register_in[22] => register_in[22].IN1
register_in[23] => register_in[23].IN1
register_in[24] => register_in[24].IN1
register_in[25] => register_in[25].IN1
register_in[26] => register_in[26].IN1
register_in[27] => register_in[27].IN1
register_in[28] => register_in[28].IN1
register_in[29] => register_in[29].IN1
register_in[30] => register_in[30].IN1
register_in[31] => register_in[31].IN1
clk => clk.IN32
en => en.IN32
clr => clr.IN32


|skeleton|processor:my_processor|DX:dx1|register:FDPC|dffe_ref:dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|DX:dx1|register:FDPC|dffe_ref:dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|DX:dx1|register:FDPC|dffe_ref:dffe2
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|DX:dx1|register:FDPC|dffe_ref:dffe3
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|DX:dx1|register:FDPC|dffe_ref:dffe4
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|DX:dx1|register:FDPC|dffe_ref:dffe5
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|DX:dx1|register:FDPC|dffe_ref:dffe6
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|DX:dx1|register:FDPC|dffe_ref:dffe7
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|DX:dx1|register:FDPC|dffe_ref:dffe8
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|DX:dx1|register:FDPC|dffe_ref:dffe9
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|DX:dx1|register:FDPC|dffe_ref:dffe10
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|DX:dx1|register:FDPC|dffe_ref:dffe11
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|DX:dx1|register:FDPC|dffe_ref:dffe12
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|DX:dx1|register:FDPC|dffe_ref:dffe13
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|DX:dx1|register:FDPC|dffe_ref:dffe14
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|DX:dx1|register:FDPC|dffe_ref:dffe15
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|DX:dx1|register:FDPC|dffe_ref:dffe16
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|DX:dx1|register:FDPC|dffe_ref:dffe17
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|DX:dx1|register:FDPC|dffe_ref:dffe18
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|DX:dx1|register:FDPC|dffe_ref:dffe19
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|DX:dx1|register:FDPC|dffe_ref:dffe20
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|DX:dx1|register:FDPC|dffe_ref:dffe21
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|DX:dx1|register:FDPC|dffe_ref:dffe22
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|DX:dx1|register:FDPC|dffe_ref:dffe23
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|DX:dx1|register:FDPC|dffe_ref:dffe24
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|DX:dx1|register:FDPC|dffe_ref:dffe25
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|DX:dx1|register:FDPC|dffe_ref:dffe26
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|DX:dx1|register:FDPC|dffe_ref:dffe27
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|DX:dx1|register:FDPC|dffe_ref:dffe28
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|DX:dx1|register:FDPC|dffe_ref:dffe29
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|DX:dx1|register:FDPC|dffe_ref:dffe30
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|DX:dx1|register:FDPC|dffe_ref:dffe31
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|DX:dx1|register:DXA
register_out[0] <= dffe_ref:dffe0.port0
register_out[1] <= dffe_ref:dffe1.port0
register_out[2] <= dffe_ref:dffe2.port0
register_out[3] <= dffe_ref:dffe3.port0
register_out[4] <= dffe_ref:dffe4.port0
register_out[5] <= dffe_ref:dffe5.port0
register_out[6] <= dffe_ref:dffe6.port0
register_out[7] <= dffe_ref:dffe7.port0
register_out[8] <= dffe_ref:dffe8.port0
register_out[9] <= dffe_ref:dffe9.port0
register_out[10] <= dffe_ref:dffe10.port0
register_out[11] <= dffe_ref:dffe11.port0
register_out[12] <= dffe_ref:dffe12.port0
register_out[13] <= dffe_ref:dffe13.port0
register_out[14] <= dffe_ref:dffe14.port0
register_out[15] <= dffe_ref:dffe15.port0
register_out[16] <= dffe_ref:dffe16.port0
register_out[17] <= dffe_ref:dffe17.port0
register_out[18] <= dffe_ref:dffe18.port0
register_out[19] <= dffe_ref:dffe19.port0
register_out[20] <= dffe_ref:dffe20.port0
register_out[21] <= dffe_ref:dffe21.port0
register_out[22] <= dffe_ref:dffe22.port0
register_out[23] <= dffe_ref:dffe23.port0
register_out[24] <= dffe_ref:dffe24.port0
register_out[25] <= dffe_ref:dffe25.port0
register_out[26] <= dffe_ref:dffe26.port0
register_out[27] <= dffe_ref:dffe27.port0
register_out[28] <= dffe_ref:dffe28.port0
register_out[29] <= dffe_ref:dffe29.port0
register_out[30] <= dffe_ref:dffe30.port0
register_out[31] <= dffe_ref:dffe31.port0
register_in[0] => register_in[0].IN1
register_in[1] => register_in[1].IN1
register_in[2] => register_in[2].IN1
register_in[3] => register_in[3].IN1
register_in[4] => register_in[4].IN1
register_in[5] => register_in[5].IN1
register_in[6] => register_in[6].IN1
register_in[7] => register_in[7].IN1
register_in[8] => register_in[8].IN1
register_in[9] => register_in[9].IN1
register_in[10] => register_in[10].IN1
register_in[11] => register_in[11].IN1
register_in[12] => register_in[12].IN1
register_in[13] => register_in[13].IN1
register_in[14] => register_in[14].IN1
register_in[15] => register_in[15].IN1
register_in[16] => register_in[16].IN1
register_in[17] => register_in[17].IN1
register_in[18] => register_in[18].IN1
register_in[19] => register_in[19].IN1
register_in[20] => register_in[20].IN1
register_in[21] => register_in[21].IN1
register_in[22] => register_in[22].IN1
register_in[23] => register_in[23].IN1
register_in[24] => register_in[24].IN1
register_in[25] => register_in[25].IN1
register_in[26] => register_in[26].IN1
register_in[27] => register_in[27].IN1
register_in[28] => register_in[28].IN1
register_in[29] => register_in[29].IN1
register_in[30] => register_in[30].IN1
register_in[31] => register_in[31].IN1
clk => clk.IN32
en => en.IN32
clr => clr.IN32


|skeleton|processor:my_processor|DX:dx1|register:DXA|dffe_ref:dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|DX:dx1|register:DXA|dffe_ref:dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|DX:dx1|register:DXA|dffe_ref:dffe2
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|DX:dx1|register:DXA|dffe_ref:dffe3
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|DX:dx1|register:DXA|dffe_ref:dffe4
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|DX:dx1|register:DXA|dffe_ref:dffe5
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|DX:dx1|register:DXA|dffe_ref:dffe6
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|DX:dx1|register:DXA|dffe_ref:dffe7
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|DX:dx1|register:DXA|dffe_ref:dffe8
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|DX:dx1|register:DXA|dffe_ref:dffe9
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|DX:dx1|register:DXA|dffe_ref:dffe10
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|DX:dx1|register:DXA|dffe_ref:dffe11
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|DX:dx1|register:DXA|dffe_ref:dffe12
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|DX:dx1|register:DXA|dffe_ref:dffe13
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|DX:dx1|register:DXA|dffe_ref:dffe14
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|DX:dx1|register:DXA|dffe_ref:dffe15
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|DX:dx1|register:DXA|dffe_ref:dffe16
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|DX:dx1|register:DXA|dffe_ref:dffe17
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|DX:dx1|register:DXA|dffe_ref:dffe18
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|DX:dx1|register:DXA|dffe_ref:dffe19
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|DX:dx1|register:DXA|dffe_ref:dffe20
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|DX:dx1|register:DXA|dffe_ref:dffe21
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|DX:dx1|register:DXA|dffe_ref:dffe22
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|DX:dx1|register:DXA|dffe_ref:dffe23
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|DX:dx1|register:DXA|dffe_ref:dffe24
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|DX:dx1|register:DXA|dffe_ref:dffe25
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|DX:dx1|register:DXA|dffe_ref:dffe26
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|DX:dx1|register:DXA|dffe_ref:dffe27
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|DX:dx1|register:DXA|dffe_ref:dffe28
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|DX:dx1|register:DXA|dffe_ref:dffe29
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|DX:dx1|register:DXA|dffe_ref:dffe30
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|DX:dx1|register:DXA|dffe_ref:dffe31
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|DX:dx1|register:DXB
register_out[0] <= dffe_ref:dffe0.port0
register_out[1] <= dffe_ref:dffe1.port0
register_out[2] <= dffe_ref:dffe2.port0
register_out[3] <= dffe_ref:dffe3.port0
register_out[4] <= dffe_ref:dffe4.port0
register_out[5] <= dffe_ref:dffe5.port0
register_out[6] <= dffe_ref:dffe6.port0
register_out[7] <= dffe_ref:dffe7.port0
register_out[8] <= dffe_ref:dffe8.port0
register_out[9] <= dffe_ref:dffe9.port0
register_out[10] <= dffe_ref:dffe10.port0
register_out[11] <= dffe_ref:dffe11.port0
register_out[12] <= dffe_ref:dffe12.port0
register_out[13] <= dffe_ref:dffe13.port0
register_out[14] <= dffe_ref:dffe14.port0
register_out[15] <= dffe_ref:dffe15.port0
register_out[16] <= dffe_ref:dffe16.port0
register_out[17] <= dffe_ref:dffe17.port0
register_out[18] <= dffe_ref:dffe18.port0
register_out[19] <= dffe_ref:dffe19.port0
register_out[20] <= dffe_ref:dffe20.port0
register_out[21] <= dffe_ref:dffe21.port0
register_out[22] <= dffe_ref:dffe22.port0
register_out[23] <= dffe_ref:dffe23.port0
register_out[24] <= dffe_ref:dffe24.port0
register_out[25] <= dffe_ref:dffe25.port0
register_out[26] <= dffe_ref:dffe26.port0
register_out[27] <= dffe_ref:dffe27.port0
register_out[28] <= dffe_ref:dffe28.port0
register_out[29] <= dffe_ref:dffe29.port0
register_out[30] <= dffe_ref:dffe30.port0
register_out[31] <= dffe_ref:dffe31.port0
register_in[0] => register_in[0].IN1
register_in[1] => register_in[1].IN1
register_in[2] => register_in[2].IN1
register_in[3] => register_in[3].IN1
register_in[4] => register_in[4].IN1
register_in[5] => register_in[5].IN1
register_in[6] => register_in[6].IN1
register_in[7] => register_in[7].IN1
register_in[8] => register_in[8].IN1
register_in[9] => register_in[9].IN1
register_in[10] => register_in[10].IN1
register_in[11] => register_in[11].IN1
register_in[12] => register_in[12].IN1
register_in[13] => register_in[13].IN1
register_in[14] => register_in[14].IN1
register_in[15] => register_in[15].IN1
register_in[16] => register_in[16].IN1
register_in[17] => register_in[17].IN1
register_in[18] => register_in[18].IN1
register_in[19] => register_in[19].IN1
register_in[20] => register_in[20].IN1
register_in[21] => register_in[21].IN1
register_in[22] => register_in[22].IN1
register_in[23] => register_in[23].IN1
register_in[24] => register_in[24].IN1
register_in[25] => register_in[25].IN1
register_in[26] => register_in[26].IN1
register_in[27] => register_in[27].IN1
register_in[28] => register_in[28].IN1
register_in[29] => register_in[29].IN1
register_in[30] => register_in[30].IN1
register_in[31] => register_in[31].IN1
clk => clk.IN32
en => en.IN32
clr => clr.IN32


|skeleton|processor:my_processor|DX:dx1|register:DXB|dffe_ref:dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|DX:dx1|register:DXB|dffe_ref:dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|DX:dx1|register:DXB|dffe_ref:dffe2
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|DX:dx1|register:DXB|dffe_ref:dffe3
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|DX:dx1|register:DXB|dffe_ref:dffe4
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|DX:dx1|register:DXB|dffe_ref:dffe5
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|DX:dx1|register:DXB|dffe_ref:dffe6
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|DX:dx1|register:DXB|dffe_ref:dffe7
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|DX:dx1|register:DXB|dffe_ref:dffe8
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|DX:dx1|register:DXB|dffe_ref:dffe9
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|DX:dx1|register:DXB|dffe_ref:dffe10
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|DX:dx1|register:DXB|dffe_ref:dffe11
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|DX:dx1|register:DXB|dffe_ref:dffe12
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|DX:dx1|register:DXB|dffe_ref:dffe13
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|DX:dx1|register:DXB|dffe_ref:dffe14
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|DX:dx1|register:DXB|dffe_ref:dffe15
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|DX:dx1|register:DXB|dffe_ref:dffe16
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|DX:dx1|register:DXB|dffe_ref:dffe17
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|DX:dx1|register:DXB|dffe_ref:dffe18
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|DX:dx1|register:DXB|dffe_ref:dffe19
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|DX:dx1|register:DXB|dffe_ref:dffe20
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|DX:dx1|register:DXB|dffe_ref:dffe21
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|DX:dx1|register:DXB|dffe_ref:dffe22
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|DX:dx1|register:DXB|dffe_ref:dffe23
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|DX:dx1|register:DXB|dffe_ref:dffe24
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|DX:dx1|register:DXB|dffe_ref:dffe25
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|DX:dx1|register:DXB|dffe_ref:dffe26
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|DX:dx1|register:DXB|dffe_ref:dffe27
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|DX:dx1|register:DXB|dffe_ref:dffe28
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|DX:dx1|register:DXB|dffe_ref:dffe29
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|DX:dx1|register:DXB|dffe_ref:dffe30
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|DX:dx1|register:DXB|dffe_ref:dffe31
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|DX:dx1|register:DXIR
register_out[0] <= dffe_ref:dffe0.port0
register_out[1] <= dffe_ref:dffe1.port0
register_out[2] <= dffe_ref:dffe2.port0
register_out[3] <= dffe_ref:dffe3.port0
register_out[4] <= dffe_ref:dffe4.port0
register_out[5] <= dffe_ref:dffe5.port0
register_out[6] <= dffe_ref:dffe6.port0
register_out[7] <= dffe_ref:dffe7.port0
register_out[8] <= dffe_ref:dffe8.port0
register_out[9] <= dffe_ref:dffe9.port0
register_out[10] <= dffe_ref:dffe10.port0
register_out[11] <= dffe_ref:dffe11.port0
register_out[12] <= dffe_ref:dffe12.port0
register_out[13] <= dffe_ref:dffe13.port0
register_out[14] <= dffe_ref:dffe14.port0
register_out[15] <= dffe_ref:dffe15.port0
register_out[16] <= dffe_ref:dffe16.port0
register_out[17] <= dffe_ref:dffe17.port0
register_out[18] <= dffe_ref:dffe18.port0
register_out[19] <= dffe_ref:dffe19.port0
register_out[20] <= dffe_ref:dffe20.port0
register_out[21] <= dffe_ref:dffe21.port0
register_out[22] <= dffe_ref:dffe22.port0
register_out[23] <= dffe_ref:dffe23.port0
register_out[24] <= dffe_ref:dffe24.port0
register_out[25] <= dffe_ref:dffe25.port0
register_out[26] <= dffe_ref:dffe26.port0
register_out[27] <= dffe_ref:dffe27.port0
register_out[28] <= dffe_ref:dffe28.port0
register_out[29] <= dffe_ref:dffe29.port0
register_out[30] <= dffe_ref:dffe30.port0
register_out[31] <= dffe_ref:dffe31.port0
register_in[0] => register_in[0].IN1
register_in[1] => register_in[1].IN1
register_in[2] => register_in[2].IN1
register_in[3] => register_in[3].IN1
register_in[4] => register_in[4].IN1
register_in[5] => register_in[5].IN1
register_in[6] => register_in[6].IN1
register_in[7] => register_in[7].IN1
register_in[8] => register_in[8].IN1
register_in[9] => register_in[9].IN1
register_in[10] => register_in[10].IN1
register_in[11] => register_in[11].IN1
register_in[12] => register_in[12].IN1
register_in[13] => register_in[13].IN1
register_in[14] => register_in[14].IN1
register_in[15] => register_in[15].IN1
register_in[16] => register_in[16].IN1
register_in[17] => register_in[17].IN1
register_in[18] => register_in[18].IN1
register_in[19] => register_in[19].IN1
register_in[20] => register_in[20].IN1
register_in[21] => register_in[21].IN1
register_in[22] => register_in[22].IN1
register_in[23] => register_in[23].IN1
register_in[24] => register_in[24].IN1
register_in[25] => register_in[25].IN1
register_in[26] => register_in[26].IN1
register_in[27] => register_in[27].IN1
register_in[28] => register_in[28].IN1
register_in[29] => register_in[29].IN1
register_in[30] => register_in[30].IN1
register_in[31] => register_in[31].IN1
clk => clk.IN32
en => en.IN32
clr => clr.IN32


|skeleton|processor:my_processor|DX:dx1|register:DXIR|dffe_ref:dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|DX:dx1|register:DXIR|dffe_ref:dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|DX:dx1|register:DXIR|dffe_ref:dffe2
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|DX:dx1|register:DXIR|dffe_ref:dffe3
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|DX:dx1|register:DXIR|dffe_ref:dffe4
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|DX:dx1|register:DXIR|dffe_ref:dffe5
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|DX:dx1|register:DXIR|dffe_ref:dffe6
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|DX:dx1|register:DXIR|dffe_ref:dffe7
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|DX:dx1|register:DXIR|dffe_ref:dffe8
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|DX:dx1|register:DXIR|dffe_ref:dffe9
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|DX:dx1|register:DXIR|dffe_ref:dffe10
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|DX:dx1|register:DXIR|dffe_ref:dffe11
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|DX:dx1|register:DXIR|dffe_ref:dffe12
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|DX:dx1|register:DXIR|dffe_ref:dffe13
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|DX:dx1|register:DXIR|dffe_ref:dffe14
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|DX:dx1|register:DXIR|dffe_ref:dffe15
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|DX:dx1|register:DXIR|dffe_ref:dffe16
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|DX:dx1|register:DXIR|dffe_ref:dffe17
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|DX:dx1|register:DXIR|dffe_ref:dffe18
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|DX:dx1|register:DXIR|dffe_ref:dffe19
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|DX:dx1|register:DXIR|dffe_ref:dffe20
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|DX:dx1|register:DXIR|dffe_ref:dffe21
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|DX:dx1|register:DXIR|dffe_ref:dffe22
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|DX:dx1|register:DXIR|dffe_ref:dffe23
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|DX:dx1|register:DXIR|dffe_ref:dffe24
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|DX:dx1|register:DXIR|dffe_ref:dffe25
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|DX:dx1|register:DXIR|dffe_ref:dffe26
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|DX:dx1|register:DXIR|dffe_ref:dffe27
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|DX:dx1|register:DXIR|dffe_ref:dffe28
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|DX:dx1|register:DXIR|dffe_ref:dffe29
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|DX:dx1|register:DXIR|dffe_ref:dffe30
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|DX:dx1|register:DXIR|dffe_ref:dffe31
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|DX:dx1|register:DXimm
register_out[0] <= dffe_ref:dffe0.port0
register_out[1] <= dffe_ref:dffe1.port0
register_out[2] <= dffe_ref:dffe2.port0
register_out[3] <= dffe_ref:dffe3.port0
register_out[4] <= dffe_ref:dffe4.port0
register_out[5] <= dffe_ref:dffe5.port0
register_out[6] <= dffe_ref:dffe6.port0
register_out[7] <= dffe_ref:dffe7.port0
register_out[8] <= dffe_ref:dffe8.port0
register_out[9] <= dffe_ref:dffe9.port0
register_out[10] <= dffe_ref:dffe10.port0
register_out[11] <= dffe_ref:dffe11.port0
register_out[12] <= dffe_ref:dffe12.port0
register_out[13] <= dffe_ref:dffe13.port0
register_out[14] <= dffe_ref:dffe14.port0
register_out[15] <= dffe_ref:dffe15.port0
register_out[16] <= dffe_ref:dffe16.port0
register_out[17] <= dffe_ref:dffe17.port0
register_out[18] <= dffe_ref:dffe18.port0
register_out[19] <= dffe_ref:dffe19.port0
register_out[20] <= dffe_ref:dffe20.port0
register_out[21] <= dffe_ref:dffe21.port0
register_out[22] <= dffe_ref:dffe22.port0
register_out[23] <= dffe_ref:dffe23.port0
register_out[24] <= dffe_ref:dffe24.port0
register_out[25] <= dffe_ref:dffe25.port0
register_out[26] <= dffe_ref:dffe26.port0
register_out[27] <= dffe_ref:dffe27.port0
register_out[28] <= dffe_ref:dffe28.port0
register_out[29] <= dffe_ref:dffe29.port0
register_out[30] <= dffe_ref:dffe30.port0
register_out[31] <= dffe_ref:dffe31.port0
register_in[0] => register_in[0].IN1
register_in[1] => register_in[1].IN1
register_in[2] => register_in[2].IN1
register_in[3] => register_in[3].IN1
register_in[4] => register_in[4].IN1
register_in[5] => register_in[5].IN1
register_in[6] => register_in[6].IN1
register_in[7] => register_in[7].IN1
register_in[8] => register_in[8].IN1
register_in[9] => register_in[9].IN1
register_in[10] => register_in[10].IN1
register_in[11] => register_in[11].IN1
register_in[12] => register_in[12].IN1
register_in[13] => register_in[13].IN1
register_in[14] => register_in[14].IN1
register_in[15] => register_in[15].IN1
register_in[16] => register_in[16].IN1
register_in[17] => register_in[17].IN1
register_in[18] => register_in[18].IN1
register_in[19] => register_in[19].IN1
register_in[20] => register_in[20].IN1
register_in[21] => register_in[21].IN1
register_in[22] => register_in[22].IN1
register_in[23] => register_in[23].IN1
register_in[24] => register_in[24].IN1
register_in[25] => register_in[25].IN1
register_in[26] => register_in[26].IN1
register_in[27] => register_in[27].IN1
register_in[28] => register_in[28].IN1
register_in[29] => register_in[29].IN1
register_in[30] => register_in[30].IN1
register_in[31] => register_in[31].IN1
clk => clk.IN32
en => en.IN32
clr => clr.IN32


|skeleton|processor:my_processor|DX:dx1|register:DXimm|dffe_ref:dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|DX:dx1|register:DXimm|dffe_ref:dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|DX:dx1|register:DXimm|dffe_ref:dffe2
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|DX:dx1|register:DXimm|dffe_ref:dffe3
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|DX:dx1|register:DXimm|dffe_ref:dffe4
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|DX:dx1|register:DXimm|dffe_ref:dffe5
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|DX:dx1|register:DXimm|dffe_ref:dffe6
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|DX:dx1|register:DXimm|dffe_ref:dffe7
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|DX:dx1|register:DXimm|dffe_ref:dffe8
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|DX:dx1|register:DXimm|dffe_ref:dffe9
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|DX:dx1|register:DXimm|dffe_ref:dffe10
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|DX:dx1|register:DXimm|dffe_ref:dffe11
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|DX:dx1|register:DXimm|dffe_ref:dffe12
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|DX:dx1|register:DXimm|dffe_ref:dffe13
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|DX:dx1|register:DXimm|dffe_ref:dffe14
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|DX:dx1|register:DXimm|dffe_ref:dffe15
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|DX:dx1|register:DXimm|dffe_ref:dffe16
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|DX:dx1|register:DXimm|dffe_ref:dffe17
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|DX:dx1|register:DXimm|dffe_ref:dffe18
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|DX:dx1|register:DXimm|dffe_ref:dffe19
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|DX:dx1|register:DXimm|dffe_ref:dffe20
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|DX:dx1|register:DXimm|dffe_ref:dffe21
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|DX:dx1|register:DXimm|dffe_ref:dffe22
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|DX:dx1|register:DXimm|dffe_ref:dffe23
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|DX:dx1|register:DXimm|dffe_ref:dffe24
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|DX:dx1|register:DXimm|dffe_ref:dffe25
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|DX:dx1|register:DXimm|dffe_ref:dffe26
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|DX:dx1|register:DXimm|dffe_ref:dffe27
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|DX:dx1|register:DXimm|dffe_ref:dffe28
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|DX:dx1|register:DXimm|dffe_ref:dffe29
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|DX:dx1|register:DXimm|dffe_ref:dffe30
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|DX:dx1|register:DXimm|dffe_ref:dffe31
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|DX:dx1|register:DXtarget
register_out[0] <= dffe_ref:dffe0.port0
register_out[1] <= dffe_ref:dffe1.port0
register_out[2] <= dffe_ref:dffe2.port0
register_out[3] <= dffe_ref:dffe3.port0
register_out[4] <= dffe_ref:dffe4.port0
register_out[5] <= dffe_ref:dffe5.port0
register_out[6] <= dffe_ref:dffe6.port0
register_out[7] <= dffe_ref:dffe7.port0
register_out[8] <= dffe_ref:dffe8.port0
register_out[9] <= dffe_ref:dffe9.port0
register_out[10] <= dffe_ref:dffe10.port0
register_out[11] <= dffe_ref:dffe11.port0
register_out[12] <= dffe_ref:dffe12.port0
register_out[13] <= dffe_ref:dffe13.port0
register_out[14] <= dffe_ref:dffe14.port0
register_out[15] <= dffe_ref:dffe15.port0
register_out[16] <= dffe_ref:dffe16.port0
register_out[17] <= dffe_ref:dffe17.port0
register_out[18] <= dffe_ref:dffe18.port0
register_out[19] <= dffe_ref:dffe19.port0
register_out[20] <= dffe_ref:dffe20.port0
register_out[21] <= dffe_ref:dffe21.port0
register_out[22] <= dffe_ref:dffe22.port0
register_out[23] <= dffe_ref:dffe23.port0
register_out[24] <= dffe_ref:dffe24.port0
register_out[25] <= dffe_ref:dffe25.port0
register_out[26] <= dffe_ref:dffe26.port0
register_out[27] <= dffe_ref:dffe27.port0
register_out[28] <= dffe_ref:dffe28.port0
register_out[29] <= dffe_ref:dffe29.port0
register_out[30] <= dffe_ref:dffe30.port0
register_out[31] <= dffe_ref:dffe31.port0
register_in[0] => register_in[0].IN1
register_in[1] => register_in[1].IN1
register_in[2] => register_in[2].IN1
register_in[3] => register_in[3].IN1
register_in[4] => register_in[4].IN1
register_in[5] => register_in[5].IN1
register_in[6] => register_in[6].IN1
register_in[7] => register_in[7].IN1
register_in[8] => register_in[8].IN1
register_in[9] => register_in[9].IN1
register_in[10] => register_in[10].IN1
register_in[11] => register_in[11].IN1
register_in[12] => register_in[12].IN1
register_in[13] => register_in[13].IN1
register_in[14] => register_in[14].IN1
register_in[15] => register_in[15].IN1
register_in[16] => register_in[16].IN1
register_in[17] => register_in[17].IN1
register_in[18] => register_in[18].IN1
register_in[19] => register_in[19].IN1
register_in[20] => register_in[20].IN1
register_in[21] => register_in[21].IN1
register_in[22] => register_in[22].IN1
register_in[23] => register_in[23].IN1
register_in[24] => register_in[24].IN1
register_in[25] => register_in[25].IN1
register_in[26] => register_in[26].IN1
register_in[27] => register_in[27].IN1
register_in[28] => register_in[28].IN1
register_in[29] => register_in[29].IN1
register_in[30] => register_in[30].IN1
register_in[31] => register_in[31].IN1
clk => clk.IN32
en => en.IN32
clr => clr.IN32


|skeleton|processor:my_processor|DX:dx1|register:DXtarget|dffe_ref:dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|DX:dx1|register:DXtarget|dffe_ref:dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|DX:dx1|register:DXtarget|dffe_ref:dffe2
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|DX:dx1|register:DXtarget|dffe_ref:dffe3
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|DX:dx1|register:DXtarget|dffe_ref:dffe4
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|DX:dx1|register:DXtarget|dffe_ref:dffe5
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|DX:dx1|register:DXtarget|dffe_ref:dffe6
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|DX:dx1|register:DXtarget|dffe_ref:dffe7
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|DX:dx1|register:DXtarget|dffe_ref:dffe8
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|DX:dx1|register:DXtarget|dffe_ref:dffe9
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|DX:dx1|register:DXtarget|dffe_ref:dffe10
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|DX:dx1|register:DXtarget|dffe_ref:dffe11
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|DX:dx1|register:DXtarget|dffe_ref:dffe12
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|DX:dx1|register:DXtarget|dffe_ref:dffe13
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|DX:dx1|register:DXtarget|dffe_ref:dffe14
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|DX:dx1|register:DXtarget|dffe_ref:dffe15
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|DX:dx1|register:DXtarget|dffe_ref:dffe16
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|DX:dx1|register:DXtarget|dffe_ref:dffe17
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|DX:dx1|register:DXtarget|dffe_ref:dffe18
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|DX:dx1|register:DXtarget|dffe_ref:dffe19
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|DX:dx1|register:DXtarget|dffe_ref:dffe20
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|DX:dx1|register:DXtarget|dffe_ref:dffe21
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|DX:dx1|register:DXtarget|dffe_ref:dffe22
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|DX:dx1|register:DXtarget|dffe_ref:dffe23
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|DX:dx1|register:DXtarget|dffe_ref:dffe24
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|DX:dx1|register:DXtarget|dffe_ref:dffe25
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|DX:dx1|register:DXtarget|dffe_ref:dffe26
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|DX:dx1|register:DXtarget|dffe_ref:dffe27
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|DX:dx1|register:DXtarget|dffe_ref:dffe28
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|DX:dx1|register:DXtarget|dffe_ref:dffe29
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|DX:dx1|register:DXtarget|dffe_ref:dffe30
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|DX:dx1|register:DXtarget|dffe_ref:dffe31
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|alu:aluer
data_operandA[0] => data_operandA[0].IN6
data_operandA[1] => data_operandA[1].IN6
data_operandA[2] => data_operandA[2].IN6
data_operandA[3] => data_operandA[3].IN6
data_operandA[4] => data_operandA[4].IN6
data_operandA[5] => data_operandA[5].IN6
data_operandA[6] => data_operandA[6].IN6
data_operandA[7] => data_operandA[7].IN6
data_operandA[8] => data_operandA[8].IN6
data_operandA[9] => data_operandA[9].IN6
data_operandA[10] => data_operandA[10].IN6
data_operandA[11] => data_operandA[11].IN6
data_operandA[12] => data_operandA[12].IN6
data_operandA[13] => data_operandA[13].IN6
data_operandA[14] => data_operandA[14].IN6
data_operandA[15] => data_operandA[15].IN6
data_operandA[16] => data_operandA[16].IN6
data_operandA[17] => data_operandA[17].IN6
data_operandA[18] => data_operandA[18].IN6
data_operandA[19] => data_operandA[19].IN6
data_operandA[20] => data_operandA[20].IN6
data_operandA[21] => data_operandA[21].IN6
data_operandA[22] => data_operandA[22].IN6
data_operandA[23] => data_operandA[23].IN6
data_operandA[24] => data_operandA[24].IN6
data_operandA[25] => data_operandA[25].IN6
data_operandA[26] => data_operandA[26].IN6
data_operandA[27] => data_operandA[27].IN6
data_operandA[28] => data_operandA[28].IN6
data_operandA[29] => data_operandA[29].IN6
data_operandA[30] => data_operandA[30].IN6
data_operandA[31] => data_operandA[31].IN6
data_operandB[0] => data_operandB[0].IN4
data_operandB[1] => data_operandB[1].IN4
data_operandB[2] => data_operandB[2].IN4
data_operandB[3] => data_operandB[3].IN4
data_operandB[4] => data_operandB[4].IN4
data_operandB[5] => data_operandB[5].IN4
data_operandB[6] => data_operandB[6].IN4
data_operandB[7] => data_operandB[7].IN4
data_operandB[8] => data_operandB[8].IN4
data_operandB[9] => data_operandB[9].IN4
data_operandB[10] => data_operandB[10].IN4
data_operandB[11] => data_operandB[11].IN4
data_operandB[12] => data_operandB[12].IN4
data_operandB[13] => data_operandB[13].IN4
data_operandB[14] => data_operandB[14].IN4
data_operandB[15] => data_operandB[15].IN4
data_operandB[16] => data_operandB[16].IN4
data_operandB[17] => data_operandB[17].IN4
data_operandB[18] => data_operandB[18].IN4
data_operandB[19] => data_operandB[19].IN4
data_operandB[20] => data_operandB[20].IN4
data_operandB[21] => data_operandB[21].IN4
data_operandB[22] => data_operandB[22].IN4
data_operandB[23] => data_operandB[23].IN4
data_operandB[24] => data_operandB[24].IN4
data_operandB[25] => data_operandB[25].IN4
data_operandB[26] => data_operandB[26].IN4
data_operandB[27] => data_operandB[27].IN4
data_operandB[28] => data_operandB[28].IN4
data_operandB[29] => data_operandB[29].IN4
data_operandB[30] => data_operandB[30].IN4
data_operandB[31] => data_operandB[31].IN4
ctrl_ALUopcode[0] => ctrl_ALUopcode[0].IN1
ctrl_ALUopcode[1] => ctrl_ALUopcode[1].IN1
ctrl_ALUopcode[2] => ctrl_ALUopcode[2].IN1
ctrl_ALUopcode[3] => ctrl_ALUopcode[3].IN1
ctrl_ALUopcode[4] => ctrl_ALUopcode[4].IN1
ctrl_shiftamt[0] => ctrl_shiftamt[0].IN2
ctrl_shiftamt[1] => ctrl_shiftamt[1].IN2
ctrl_shiftamt[2] => ctrl_shiftamt[2].IN2
ctrl_shiftamt[3] => ctrl_shiftamt[3].IN2
ctrl_shiftamt[4] => ctrl_shiftamt[4].IN2
data_result[0] <= mux_thirty_two:mux_for_alu_out.port33
data_result[1] <= mux_thirty_two:mux_for_alu_out.port33
data_result[2] <= mux_thirty_two:mux_for_alu_out.port33
data_result[3] <= mux_thirty_two:mux_for_alu_out.port33
data_result[4] <= mux_thirty_two:mux_for_alu_out.port33
data_result[5] <= mux_thirty_two:mux_for_alu_out.port33
data_result[6] <= mux_thirty_two:mux_for_alu_out.port33
data_result[7] <= mux_thirty_two:mux_for_alu_out.port33
data_result[8] <= mux_thirty_two:mux_for_alu_out.port33
data_result[9] <= mux_thirty_two:mux_for_alu_out.port33
data_result[10] <= mux_thirty_two:mux_for_alu_out.port33
data_result[11] <= mux_thirty_two:mux_for_alu_out.port33
data_result[12] <= mux_thirty_two:mux_for_alu_out.port33
data_result[13] <= mux_thirty_two:mux_for_alu_out.port33
data_result[14] <= mux_thirty_two:mux_for_alu_out.port33
data_result[15] <= mux_thirty_two:mux_for_alu_out.port33
data_result[16] <= mux_thirty_two:mux_for_alu_out.port33
data_result[17] <= mux_thirty_two:mux_for_alu_out.port33
data_result[18] <= mux_thirty_two:mux_for_alu_out.port33
data_result[19] <= mux_thirty_two:mux_for_alu_out.port33
data_result[20] <= mux_thirty_two:mux_for_alu_out.port33
data_result[21] <= mux_thirty_two:mux_for_alu_out.port33
data_result[22] <= mux_thirty_two:mux_for_alu_out.port33
data_result[23] <= mux_thirty_two:mux_for_alu_out.port33
data_result[24] <= mux_thirty_two:mux_for_alu_out.port33
data_result[25] <= mux_thirty_two:mux_for_alu_out.port33
data_result[26] <= mux_thirty_two:mux_for_alu_out.port33
data_result[27] <= mux_thirty_two:mux_for_alu_out.port33
data_result[28] <= mux_thirty_two:mux_for_alu_out.port33
data_result[29] <= mux_thirty_two:mux_for_alu_out.port33
data_result[30] <= mux_thirty_two:mux_for_alu_out.port33
data_result[31] <= mux_thirty_two:mux_for_alu_out.port33
isNotEqual <= or_ine.DB_MAX_OUTPUT_PORT_TYPE
isLessThan <= or_ilt.DB_MAX_OUTPUT_PORT_TYPE
overflow <= overflow.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:my_processor|alu:aluer|thirty_two_bit_adder:addition
A_in_bits[0] => A_in_bits[0].IN1
A_in_bits[1] => A_in_bits[1].IN1
A_in_bits[2] => A_in_bits[2].IN1
A_in_bits[3] => A_in_bits[3].IN1
A_in_bits[4] => A_in_bits[4].IN1
A_in_bits[5] => A_in_bits[5].IN1
A_in_bits[6] => A_in_bits[6].IN1
A_in_bits[7] => A_in_bits[7].IN1
A_in_bits[8] => A_in_bits[8].IN1
A_in_bits[9] => A_in_bits[9].IN1
A_in_bits[10] => A_in_bits[10].IN1
A_in_bits[11] => A_in_bits[11].IN1
A_in_bits[12] => A_in_bits[12].IN1
A_in_bits[13] => A_in_bits[13].IN1
A_in_bits[14] => A_in_bits[14].IN1
A_in_bits[15] => A_in_bits[15].IN1
A_in_bits[16] => A_in_bits[16].IN1
A_in_bits[17] => A_in_bits[17].IN1
A_in_bits[18] => A_in_bits[18].IN1
A_in_bits[19] => A_in_bits[19].IN1
A_in_bits[20] => A_in_bits[20].IN1
A_in_bits[21] => A_in_bits[21].IN1
A_in_bits[22] => A_in_bits[22].IN1
A_in_bits[23] => A_in_bits[23].IN1
A_in_bits[24] => A_in_bits[24].IN1
A_in_bits[25] => A_in_bits[25].IN1
A_in_bits[26] => A_in_bits[26].IN1
A_in_bits[27] => A_in_bits[27].IN1
A_in_bits[28] => A_in_bits[28].IN1
A_in_bits[29] => A_in_bits[29].IN1
A_in_bits[30] => A_in_bits[30].IN1
A_in_bits[31] => A_in_bits[31].IN1
B_in_bits[0] => xor_for_sub0.IN0
B_in_bits[1] => xor_for_sub1.IN0
B_in_bits[2] => xor_for_sub2.IN0
B_in_bits[3] => xor_for_sub3.IN0
B_in_bits[4] => xor_for_sub4.IN0
B_in_bits[5] => xor_for_sub5.IN0
B_in_bits[6] => xor_for_sub6.IN0
B_in_bits[7] => xor_for_sub7.IN0
B_in_bits[8] => xor_for_sub8.IN0
B_in_bits[9] => xor_for_sub9.IN0
B_in_bits[10] => xor_for_sub10.IN0
B_in_bits[11] => xor_for_sub11.IN0
B_in_bits[12] => xor_for_sub12.IN0
B_in_bits[13] => xor_for_sub13.IN0
B_in_bits[14] => xor_for_sub14.IN0
B_in_bits[15] => xor_for_sub15.IN0
B_in_bits[16] => xor_for_sub16.IN0
B_in_bits[17] => xor_for_sub17.IN0
B_in_bits[18] => xor_for_sub18.IN0
B_in_bits[19] => xor_for_sub19.IN0
B_in_bits[20] => xor_for_sub20.IN0
B_in_bits[21] => xor_for_sub21.IN0
B_in_bits[22] => xor_for_sub22.IN0
B_in_bits[23] => xor_for_sub23.IN0
B_in_bits[24] => xor_for_sub24.IN0
B_in_bits[25] => xor_for_sub25.IN0
B_in_bits[26] => xor_for_sub26.IN0
B_in_bits[27] => xor_for_sub27.IN0
B_in_bits[28] => xor_for_sub28.IN0
B_in_bits[29] => xor_for_sub29.IN0
B_in_bits[30] => xor_for_sub30.IN0
B_in_bits[31] => xor_for_sub31.IN0
B_in_bits[31] => and_for_overflow_negative_add.IN1
B_in_bits[31] => and_for_overflow_positive.IN1
B_in_bits[31] => andneg.IN0
sub => sub.IN1
thirty_two_bit_sum[0] <= eight_bit_adder:eba_0.port3
thirty_two_bit_sum[1] <= eight_bit_adder:eba_0.port3
thirty_two_bit_sum[2] <= eight_bit_adder:eba_0.port3
thirty_two_bit_sum[3] <= eight_bit_adder:eba_0.port3
thirty_two_bit_sum[4] <= eight_bit_adder:eba_0.port3
thirty_two_bit_sum[5] <= eight_bit_adder:eba_0.port3
thirty_two_bit_sum[6] <= eight_bit_adder:eba_0.port3
thirty_two_bit_sum[7] <= eight_bit_adder:eba_0.port3
thirty_two_bit_sum[8] <= eight_bit_adder:eba_1.port3
thirty_two_bit_sum[9] <= eight_bit_adder:eba_1.port3
thirty_two_bit_sum[10] <= eight_bit_adder:eba_1.port3
thirty_two_bit_sum[11] <= eight_bit_adder:eba_1.port3
thirty_two_bit_sum[12] <= eight_bit_adder:eba_1.port3
thirty_two_bit_sum[13] <= eight_bit_adder:eba_1.port3
thirty_two_bit_sum[14] <= eight_bit_adder:eba_1.port3
thirty_two_bit_sum[15] <= eight_bit_adder:eba_1.port3
thirty_two_bit_sum[16] <= eight_bit_adder:eba_2.port3
thirty_two_bit_sum[17] <= eight_bit_adder:eba_2.port3
thirty_two_bit_sum[18] <= eight_bit_adder:eba_2.port3
thirty_two_bit_sum[19] <= eight_bit_adder:eba_2.port3
thirty_two_bit_sum[20] <= eight_bit_adder:eba_2.port3
thirty_two_bit_sum[21] <= eight_bit_adder:eba_2.port3
thirty_two_bit_sum[22] <= eight_bit_adder:eba_2.port3
thirty_two_bit_sum[23] <= eight_bit_adder:eba_2.port3
thirty_two_bit_sum[24] <= eight_bit_adder:eba_3.port3
thirty_two_bit_sum[25] <= eight_bit_adder:eba_3.port3
thirty_two_bit_sum[26] <= eight_bit_adder:eba_3.port3
thirty_two_bit_sum[27] <= eight_bit_adder:eba_3.port3
thirty_two_bit_sum[28] <= eight_bit_adder:eba_3.port3
thirty_two_bit_sum[29] <= eight_bit_adder:eba_3.port3
thirty_two_bit_sum[30] <= eight_bit_adder:eba_3.port3
thirty_two_bit_sum[31] <= eight_bit_adder:eba_3.port3
c_out <= or_for_c_out.DB_MAX_OUTPUT_PORT_TYPE
isGreaterThan <= or_ilt.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:my_processor|alu:aluer|thirty_two_bit_adder:addition|eight_bit_adder:eba_0
A_bits[0] => and0.IN0
A_bits[0] => xor0.IN0
A_bits[1] => and1.IN0
A_bits[1] => xor1.IN0
A_bits[2] => and2.IN0
A_bits[2] => xor2.IN0
A_bits[3] => and3.IN0
A_bits[3] => xor3.IN0
A_bits[4] => and4.IN0
A_bits[4] => xor4.IN0
A_bits[5] => and5.IN0
A_bits[5] => xor5.IN0
A_bits[6] => and6.IN0
A_bits[6] => xor6.IN0
A_bits[7] => and7.IN0
A_bits[7] => xor7.IN0
B_bits[0] => and0.IN1
B_bits[0] => xor0.IN1
B_bits[1] => and1.IN1
B_bits[1] => xor1.IN1
B_bits[2] => and2.IN1
B_bits[2] => xor2.IN1
B_bits[3] => and3.IN1
B_bits[3] => xor3.IN1
B_bits[4] => and4.IN1
B_bits[4] => xor4.IN1
B_bits[5] => and5.IN1
B_bits[5] => xor5.IN1
B_bits[6] => and6.IN1
B_bits[6] => xor6.IN1
B_bits[7] => and7.IN1
B_bits[7] => xor7.IN1
carry_in => andc0.IN1
carry_in => xor_sum0.IN1
eight_bit_sum[0] <= xor_sum0.DB_MAX_OUTPUT_PORT_TYPE
eight_bit_sum[1] <= xor_sum1.DB_MAX_OUTPUT_PORT_TYPE
eight_bit_sum[2] <= xor_sum2.DB_MAX_OUTPUT_PORT_TYPE
eight_bit_sum[3] <= xor_sum3.DB_MAX_OUTPUT_PORT_TYPE
eight_bit_sum[4] <= xor_sum4.DB_MAX_OUTPUT_PORT_TYPE
eight_bit_sum[5] <= xor_sum5.DB_MAX_OUTPUT_PORT_TYPE
eight_bit_sum[6] <= xor_sum6.DB_MAX_OUTPUT_PORT_TYPE
eight_bit_sum[7] <= xor_sum7.DB_MAX_OUTPUT_PORT_TYPE
c_out <= orc7.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:my_processor|alu:aluer|thirty_two_bit_adder:addition|eight_bit_adder:eba_1
A_bits[0] => and0.IN0
A_bits[0] => xor0.IN0
A_bits[1] => and1.IN0
A_bits[1] => xor1.IN0
A_bits[2] => and2.IN0
A_bits[2] => xor2.IN0
A_bits[3] => and3.IN0
A_bits[3] => xor3.IN0
A_bits[4] => and4.IN0
A_bits[4] => xor4.IN0
A_bits[5] => and5.IN0
A_bits[5] => xor5.IN0
A_bits[6] => and6.IN0
A_bits[6] => xor6.IN0
A_bits[7] => and7.IN0
A_bits[7] => xor7.IN0
B_bits[0] => and0.IN1
B_bits[0] => xor0.IN1
B_bits[1] => and1.IN1
B_bits[1] => xor1.IN1
B_bits[2] => and2.IN1
B_bits[2] => xor2.IN1
B_bits[3] => and3.IN1
B_bits[3] => xor3.IN1
B_bits[4] => and4.IN1
B_bits[4] => xor4.IN1
B_bits[5] => and5.IN1
B_bits[5] => xor5.IN1
B_bits[6] => and6.IN1
B_bits[6] => xor6.IN1
B_bits[7] => and7.IN1
B_bits[7] => xor7.IN1
carry_in => andc0.IN1
carry_in => xor_sum0.IN1
eight_bit_sum[0] <= xor_sum0.DB_MAX_OUTPUT_PORT_TYPE
eight_bit_sum[1] <= xor_sum1.DB_MAX_OUTPUT_PORT_TYPE
eight_bit_sum[2] <= xor_sum2.DB_MAX_OUTPUT_PORT_TYPE
eight_bit_sum[3] <= xor_sum3.DB_MAX_OUTPUT_PORT_TYPE
eight_bit_sum[4] <= xor_sum4.DB_MAX_OUTPUT_PORT_TYPE
eight_bit_sum[5] <= xor_sum5.DB_MAX_OUTPUT_PORT_TYPE
eight_bit_sum[6] <= xor_sum6.DB_MAX_OUTPUT_PORT_TYPE
eight_bit_sum[7] <= xor_sum7.DB_MAX_OUTPUT_PORT_TYPE
c_out <= orc7.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:my_processor|alu:aluer|thirty_two_bit_adder:addition|eight_bit_adder:eba_2
A_bits[0] => and0.IN0
A_bits[0] => xor0.IN0
A_bits[1] => and1.IN0
A_bits[1] => xor1.IN0
A_bits[2] => and2.IN0
A_bits[2] => xor2.IN0
A_bits[3] => and3.IN0
A_bits[3] => xor3.IN0
A_bits[4] => and4.IN0
A_bits[4] => xor4.IN0
A_bits[5] => and5.IN0
A_bits[5] => xor5.IN0
A_bits[6] => and6.IN0
A_bits[6] => xor6.IN0
A_bits[7] => and7.IN0
A_bits[7] => xor7.IN0
B_bits[0] => and0.IN1
B_bits[0] => xor0.IN1
B_bits[1] => and1.IN1
B_bits[1] => xor1.IN1
B_bits[2] => and2.IN1
B_bits[2] => xor2.IN1
B_bits[3] => and3.IN1
B_bits[3] => xor3.IN1
B_bits[4] => and4.IN1
B_bits[4] => xor4.IN1
B_bits[5] => and5.IN1
B_bits[5] => xor5.IN1
B_bits[6] => and6.IN1
B_bits[6] => xor6.IN1
B_bits[7] => and7.IN1
B_bits[7] => xor7.IN1
carry_in => andc0.IN1
carry_in => xor_sum0.IN1
eight_bit_sum[0] <= xor_sum0.DB_MAX_OUTPUT_PORT_TYPE
eight_bit_sum[1] <= xor_sum1.DB_MAX_OUTPUT_PORT_TYPE
eight_bit_sum[2] <= xor_sum2.DB_MAX_OUTPUT_PORT_TYPE
eight_bit_sum[3] <= xor_sum3.DB_MAX_OUTPUT_PORT_TYPE
eight_bit_sum[4] <= xor_sum4.DB_MAX_OUTPUT_PORT_TYPE
eight_bit_sum[5] <= xor_sum5.DB_MAX_OUTPUT_PORT_TYPE
eight_bit_sum[6] <= xor_sum6.DB_MAX_OUTPUT_PORT_TYPE
eight_bit_sum[7] <= xor_sum7.DB_MAX_OUTPUT_PORT_TYPE
c_out <= orc7.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:my_processor|alu:aluer|thirty_two_bit_adder:addition|eight_bit_adder:eba_3
A_bits[0] => and0.IN0
A_bits[0] => xor0.IN0
A_bits[1] => and1.IN0
A_bits[1] => xor1.IN0
A_bits[2] => and2.IN0
A_bits[2] => xor2.IN0
A_bits[3] => and3.IN0
A_bits[3] => xor3.IN0
A_bits[4] => and4.IN0
A_bits[4] => xor4.IN0
A_bits[5] => and5.IN0
A_bits[5] => xor5.IN0
A_bits[6] => and6.IN0
A_bits[6] => xor6.IN0
A_bits[7] => and7.IN0
A_bits[7] => xor7.IN0
B_bits[0] => and0.IN1
B_bits[0] => xor0.IN1
B_bits[1] => and1.IN1
B_bits[1] => xor1.IN1
B_bits[2] => and2.IN1
B_bits[2] => xor2.IN1
B_bits[3] => and3.IN1
B_bits[3] => xor3.IN1
B_bits[4] => and4.IN1
B_bits[4] => xor4.IN1
B_bits[5] => and5.IN1
B_bits[5] => xor5.IN1
B_bits[6] => and6.IN1
B_bits[6] => xor6.IN1
B_bits[7] => and7.IN1
B_bits[7] => xor7.IN1
carry_in => andc0.IN1
carry_in => xor_sum0.IN1
eight_bit_sum[0] <= xor_sum0.DB_MAX_OUTPUT_PORT_TYPE
eight_bit_sum[1] <= xor_sum1.DB_MAX_OUTPUT_PORT_TYPE
eight_bit_sum[2] <= xor_sum2.DB_MAX_OUTPUT_PORT_TYPE
eight_bit_sum[3] <= xor_sum3.DB_MAX_OUTPUT_PORT_TYPE
eight_bit_sum[4] <= xor_sum4.DB_MAX_OUTPUT_PORT_TYPE
eight_bit_sum[5] <= xor_sum5.DB_MAX_OUTPUT_PORT_TYPE
eight_bit_sum[6] <= xor_sum6.DB_MAX_OUTPUT_PORT_TYPE
eight_bit_sum[7] <= xor_sum7.DB_MAX_OUTPUT_PORT_TYPE
c_out <= orc7.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:my_processor|alu:aluer|thirty_two_bit_adder:subtraction
A_in_bits[0] => A_in_bits[0].IN1
A_in_bits[1] => A_in_bits[1].IN1
A_in_bits[2] => A_in_bits[2].IN1
A_in_bits[3] => A_in_bits[3].IN1
A_in_bits[4] => A_in_bits[4].IN1
A_in_bits[5] => A_in_bits[5].IN1
A_in_bits[6] => A_in_bits[6].IN1
A_in_bits[7] => A_in_bits[7].IN1
A_in_bits[8] => A_in_bits[8].IN1
A_in_bits[9] => A_in_bits[9].IN1
A_in_bits[10] => A_in_bits[10].IN1
A_in_bits[11] => A_in_bits[11].IN1
A_in_bits[12] => A_in_bits[12].IN1
A_in_bits[13] => A_in_bits[13].IN1
A_in_bits[14] => A_in_bits[14].IN1
A_in_bits[15] => A_in_bits[15].IN1
A_in_bits[16] => A_in_bits[16].IN1
A_in_bits[17] => A_in_bits[17].IN1
A_in_bits[18] => A_in_bits[18].IN1
A_in_bits[19] => A_in_bits[19].IN1
A_in_bits[20] => A_in_bits[20].IN1
A_in_bits[21] => A_in_bits[21].IN1
A_in_bits[22] => A_in_bits[22].IN1
A_in_bits[23] => A_in_bits[23].IN1
A_in_bits[24] => A_in_bits[24].IN1
A_in_bits[25] => A_in_bits[25].IN1
A_in_bits[26] => A_in_bits[26].IN1
A_in_bits[27] => A_in_bits[27].IN1
A_in_bits[28] => A_in_bits[28].IN1
A_in_bits[29] => A_in_bits[29].IN1
A_in_bits[30] => A_in_bits[30].IN1
A_in_bits[31] => A_in_bits[31].IN1
B_in_bits[0] => xor_for_sub0.IN0
B_in_bits[1] => xor_for_sub1.IN0
B_in_bits[2] => xor_for_sub2.IN0
B_in_bits[3] => xor_for_sub3.IN0
B_in_bits[4] => xor_for_sub4.IN0
B_in_bits[5] => xor_for_sub5.IN0
B_in_bits[6] => xor_for_sub6.IN0
B_in_bits[7] => xor_for_sub7.IN0
B_in_bits[8] => xor_for_sub8.IN0
B_in_bits[9] => xor_for_sub9.IN0
B_in_bits[10] => xor_for_sub10.IN0
B_in_bits[11] => xor_for_sub11.IN0
B_in_bits[12] => xor_for_sub12.IN0
B_in_bits[13] => xor_for_sub13.IN0
B_in_bits[14] => xor_for_sub14.IN0
B_in_bits[15] => xor_for_sub15.IN0
B_in_bits[16] => xor_for_sub16.IN0
B_in_bits[17] => xor_for_sub17.IN0
B_in_bits[18] => xor_for_sub18.IN0
B_in_bits[19] => xor_for_sub19.IN0
B_in_bits[20] => xor_for_sub20.IN0
B_in_bits[21] => xor_for_sub21.IN0
B_in_bits[22] => xor_for_sub22.IN0
B_in_bits[23] => xor_for_sub23.IN0
B_in_bits[24] => xor_for_sub24.IN0
B_in_bits[25] => xor_for_sub25.IN0
B_in_bits[26] => xor_for_sub26.IN0
B_in_bits[27] => xor_for_sub27.IN0
B_in_bits[28] => xor_for_sub28.IN0
B_in_bits[29] => xor_for_sub29.IN0
B_in_bits[30] => xor_for_sub30.IN0
B_in_bits[31] => xor_for_sub31.IN0
B_in_bits[31] => and_for_overflow_negative_add.IN1
B_in_bits[31] => and_for_overflow_positive.IN1
B_in_bits[31] => andneg.IN0
sub => sub.IN1
thirty_two_bit_sum[0] <= eight_bit_adder:eba_0.port3
thirty_two_bit_sum[1] <= eight_bit_adder:eba_0.port3
thirty_two_bit_sum[2] <= eight_bit_adder:eba_0.port3
thirty_two_bit_sum[3] <= eight_bit_adder:eba_0.port3
thirty_two_bit_sum[4] <= eight_bit_adder:eba_0.port3
thirty_two_bit_sum[5] <= eight_bit_adder:eba_0.port3
thirty_two_bit_sum[6] <= eight_bit_adder:eba_0.port3
thirty_two_bit_sum[7] <= eight_bit_adder:eba_0.port3
thirty_two_bit_sum[8] <= eight_bit_adder:eba_1.port3
thirty_two_bit_sum[9] <= eight_bit_adder:eba_1.port3
thirty_two_bit_sum[10] <= eight_bit_adder:eba_1.port3
thirty_two_bit_sum[11] <= eight_bit_adder:eba_1.port3
thirty_two_bit_sum[12] <= eight_bit_adder:eba_1.port3
thirty_two_bit_sum[13] <= eight_bit_adder:eba_1.port3
thirty_two_bit_sum[14] <= eight_bit_adder:eba_1.port3
thirty_two_bit_sum[15] <= eight_bit_adder:eba_1.port3
thirty_two_bit_sum[16] <= eight_bit_adder:eba_2.port3
thirty_two_bit_sum[17] <= eight_bit_adder:eba_2.port3
thirty_two_bit_sum[18] <= eight_bit_adder:eba_2.port3
thirty_two_bit_sum[19] <= eight_bit_adder:eba_2.port3
thirty_two_bit_sum[20] <= eight_bit_adder:eba_2.port3
thirty_two_bit_sum[21] <= eight_bit_adder:eba_2.port3
thirty_two_bit_sum[22] <= eight_bit_adder:eba_2.port3
thirty_two_bit_sum[23] <= eight_bit_adder:eba_2.port3
thirty_two_bit_sum[24] <= eight_bit_adder:eba_3.port3
thirty_two_bit_sum[25] <= eight_bit_adder:eba_3.port3
thirty_two_bit_sum[26] <= eight_bit_adder:eba_3.port3
thirty_two_bit_sum[27] <= eight_bit_adder:eba_3.port3
thirty_two_bit_sum[28] <= eight_bit_adder:eba_3.port3
thirty_two_bit_sum[29] <= eight_bit_adder:eba_3.port3
thirty_two_bit_sum[30] <= eight_bit_adder:eba_3.port3
thirty_two_bit_sum[31] <= eight_bit_adder:eba_3.port3
c_out <= or_for_c_out.DB_MAX_OUTPUT_PORT_TYPE
isGreaterThan <= or_ilt.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:my_processor|alu:aluer|thirty_two_bit_adder:subtraction|eight_bit_adder:eba_0
A_bits[0] => and0.IN0
A_bits[0] => xor0.IN0
A_bits[1] => and1.IN0
A_bits[1] => xor1.IN0
A_bits[2] => and2.IN0
A_bits[2] => xor2.IN0
A_bits[3] => and3.IN0
A_bits[3] => xor3.IN0
A_bits[4] => and4.IN0
A_bits[4] => xor4.IN0
A_bits[5] => and5.IN0
A_bits[5] => xor5.IN0
A_bits[6] => and6.IN0
A_bits[6] => xor6.IN0
A_bits[7] => and7.IN0
A_bits[7] => xor7.IN0
B_bits[0] => and0.IN1
B_bits[0] => xor0.IN1
B_bits[1] => and1.IN1
B_bits[1] => xor1.IN1
B_bits[2] => and2.IN1
B_bits[2] => xor2.IN1
B_bits[3] => and3.IN1
B_bits[3] => xor3.IN1
B_bits[4] => and4.IN1
B_bits[4] => xor4.IN1
B_bits[5] => and5.IN1
B_bits[5] => xor5.IN1
B_bits[6] => and6.IN1
B_bits[6] => xor6.IN1
B_bits[7] => and7.IN1
B_bits[7] => xor7.IN1
carry_in => andc0.IN1
carry_in => xor_sum0.IN1
eight_bit_sum[0] <= xor_sum0.DB_MAX_OUTPUT_PORT_TYPE
eight_bit_sum[1] <= xor_sum1.DB_MAX_OUTPUT_PORT_TYPE
eight_bit_sum[2] <= xor_sum2.DB_MAX_OUTPUT_PORT_TYPE
eight_bit_sum[3] <= xor_sum3.DB_MAX_OUTPUT_PORT_TYPE
eight_bit_sum[4] <= xor_sum4.DB_MAX_OUTPUT_PORT_TYPE
eight_bit_sum[5] <= xor_sum5.DB_MAX_OUTPUT_PORT_TYPE
eight_bit_sum[6] <= xor_sum6.DB_MAX_OUTPUT_PORT_TYPE
eight_bit_sum[7] <= xor_sum7.DB_MAX_OUTPUT_PORT_TYPE
c_out <= orc7.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:my_processor|alu:aluer|thirty_two_bit_adder:subtraction|eight_bit_adder:eba_1
A_bits[0] => and0.IN0
A_bits[0] => xor0.IN0
A_bits[1] => and1.IN0
A_bits[1] => xor1.IN0
A_bits[2] => and2.IN0
A_bits[2] => xor2.IN0
A_bits[3] => and3.IN0
A_bits[3] => xor3.IN0
A_bits[4] => and4.IN0
A_bits[4] => xor4.IN0
A_bits[5] => and5.IN0
A_bits[5] => xor5.IN0
A_bits[6] => and6.IN0
A_bits[6] => xor6.IN0
A_bits[7] => and7.IN0
A_bits[7] => xor7.IN0
B_bits[0] => and0.IN1
B_bits[0] => xor0.IN1
B_bits[1] => and1.IN1
B_bits[1] => xor1.IN1
B_bits[2] => and2.IN1
B_bits[2] => xor2.IN1
B_bits[3] => and3.IN1
B_bits[3] => xor3.IN1
B_bits[4] => and4.IN1
B_bits[4] => xor4.IN1
B_bits[5] => and5.IN1
B_bits[5] => xor5.IN1
B_bits[6] => and6.IN1
B_bits[6] => xor6.IN1
B_bits[7] => and7.IN1
B_bits[7] => xor7.IN1
carry_in => andc0.IN1
carry_in => xor_sum0.IN1
eight_bit_sum[0] <= xor_sum0.DB_MAX_OUTPUT_PORT_TYPE
eight_bit_sum[1] <= xor_sum1.DB_MAX_OUTPUT_PORT_TYPE
eight_bit_sum[2] <= xor_sum2.DB_MAX_OUTPUT_PORT_TYPE
eight_bit_sum[3] <= xor_sum3.DB_MAX_OUTPUT_PORT_TYPE
eight_bit_sum[4] <= xor_sum4.DB_MAX_OUTPUT_PORT_TYPE
eight_bit_sum[5] <= xor_sum5.DB_MAX_OUTPUT_PORT_TYPE
eight_bit_sum[6] <= xor_sum6.DB_MAX_OUTPUT_PORT_TYPE
eight_bit_sum[7] <= xor_sum7.DB_MAX_OUTPUT_PORT_TYPE
c_out <= orc7.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:my_processor|alu:aluer|thirty_two_bit_adder:subtraction|eight_bit_adder:eba_2
A_bits[0] => and0.IN0
A_bits[0] => xor0.IN0
A_bits[1] => and1.IN0
A_bits[1] => xor1.IN0
A_bits[2] => and2.IN0
A_bits[2] => xor2.IN0
A_bits[3] => and3.IN0
A_bits[3] => xor3.IN0
A_bits[4] => and4.IN0
A_bits[4] => xor4.IN0
A_bits[5] => and5.IN0
A_bits[5] => xor5.IN0
A_bits[6] => and6.IN0
A_bits[6] => xor6.IN0
A_bits[7] => and7.IN0
A_bits[7] => xor7.IN0
B_bits[0] => and0.IN1
B_bits[0] => xor0.IN1
B_bits[1] => and1.IN1
B_bits[1] => xor1.IN1
B_bits[2] => and2.IN1
B_bits[2] => xor2.IN1
B_bits[3] => and3.IN1
B_bits[3] => xor3.IN1
B_bits[4] => and4.IN1
B_bits[4] => xor4.IN1
B_bits[5] => and5.IN1
B_bits[5] => xor5.IN1
B_bits[6] => and6.IN1
B_bits[6] => xor6.IN1
B_bits[7] => and7.IN1
B_bits[7] => xor7.IN1
carry_in => andc0.IN1
carry_in => xor_sum0.IN1
eight_bit_sum[0] <= xor_sum0.DB_MAX_OUTPUT_PORT_TYPE
eight_bit_sum[1] <= xor_sum1.DB_MAX_OUTPUT_PORT_TYPE
eight_bit_sum[2] <= xor_sum2.DB_MAX_OUTPUT_PORT_TYPE
eight_bit_sum[3] <= xor_sum3.DB_MAX_OUTPUT_PORT_TYPE
eight_bit_sum[4] <= xor_sum4.DB_MAX_OUTPUT_PORT_TYPE
eight_bit_sum[5] <= xor_sum5.DB_MAX_OUTPUT_PORT_TYPE
eight_bit_sum[6] <= xor_sum6.DB_MAX_OUTPUT_PORT_TYPE
eight_bit_sum[7] <= xor_sum7.DB_MAX_OUTPUT_PORT_TYPE
c_out <= orc7.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:my_processor|alu:aluer|thirty_two_bit_adder:subtraction|eight_bit_adder:eba_3
A_bits[0] => and0.IN0
A_bits[0] => xor0.IN0
A_bits[1] => and1.IN0
A_bits[1] => xor1.IN0
A_bits[2] => and2.IN0
A_bits[2] => xor2.IN0
A_bits[3] => and3.IN0
A_bits[3] => xor3.IN0
A_bits[4] => and4.IN0
A_bits[4] => xor4.IN0
A_bits[5] => and5.IN0
A_bits[5] => xor5.IN0
A_bits[6] => and6.IN0
A_bits[6] => xor6.IN0
A_bits[7] => and7.IN0
A_bits[7] => xor7.IN0
B_bits[0] => and0.IN1
B_bits[0] => xor0.IN1
B_bits[1] => and1.IN1
B_bits[1] => xor1.IN1
B_bits[2] => and2.IN1
B_bits[2] => xor2.IN1
B_bits[3] => and3.IN1
B_bits[3] => xor3.IN1
B_bits[4] => and4.IN1
B_bits[4] => xor4.IN1
B_bits[5] => and5.IN1
B_bits[5] => xor5.IN1
B_bits[6] => and6.IN1
B_bits[6] => xor6.IN1
B_bits[7] => and7.IN1
B_bits[7] => xor7.IN1
carry_in => andc0.IN1
carry_in => xor_sum0.IN1
eight_bit_sum[0] <= xor_sum0.DB_MAX_OUTPUT_PORT_TYPE
eight_bit_sum[1] <= xor_sum1.DB_MAX_OUTPUT_PORT_TYPE
eight_bit_sum[2] <= xor_sum2.DB_MAX_OUTPUT_PORT_TYPE
eight_bit_sum[3] <= xor_sum3.DB_MAX_OUTPUT_PORT_TYPE
eight_bit_sum[4] <= xor_sum4.DB_MAX_OUTPUT_PORT_TYPE
eight_bit_sum[5] <= xor_sum5.DB_MAX_OUTPUT_PORT_TYPE
eight_bit_sum[6] <= xor_sum6.DB_MAX_OUTPUT_PORT_TYPE
eight_bit_sum[7] <= xor_sum7.DB_MAX_OUTPUT_PORT_TYPE
c_out <= orc7.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:my_processor|alu:aluer|bitwise_and:and_func
A[0] => gen1[0].and_func.IN0
A[1] => gen1[1].and_func.IN0
A[2] => gen1[2].and_func.IN0
A[3] => gen1[3].and_func.IN0
A[4] => gen1[4].and_func.IN0
A[5] => gen1[5].and_func.IN0
A[6] => gen1[6].and_func.IN0
A[7] => gen1[7].and_func.IN0
A[8] => gen1[8].and_func.IN0
A[9] => gen1[9].and_func.IN0
A[10] => gen1[10].and_func.IN0
A[11] => gen1[11].and_func.IN0
A[12] => gen1[12].and_func.IN0
A[13] => gen1[13].and_func.IN0
A[14] => gen1[14].and_func.IN0
A[15] => gen1[15].and_func.IN0
A[16] => gen1[16].and_func.IN0
A[17] => gen1[17].and_func.IN0
A[18] => gen1[18].and_func.IN0
A[19] => gen1[19].and_func.IN0
A[20] => gen1[20].and_func.IN0
A[21] => gen1[21].and_func.IN0
A[22] => gen1[22].and_func.IN0
A[23] => gen1[23].and_func.IN0
A[24] => gen1[24].and_func.IN0
A[25] => gen1[25].and_func.IN0
A[26] => gen1[26].and_func.IN0
A[27] => gen1[27].and_func.IN0
A[28] => gen1[28].and_func.IN0
A[29] => gen1[29].and_func.IN0
A[30] => gen1[30].and_func.IN0
A[31] => gen1[31].and_func.IN0
B[0] => gen1[0].and_func.IN1
B[1] => gen1[1].and_func.IN1
B[2] => gen1[2].and_func.IN1
B[3] => gen1[3].and_func.IN1
B[4] => gen1[4].and_func.IN1
B[5] => gen1[5].and_func.IN1
B[6] => gen1[6].and_func.IN1
B[7] => gen1[7].and_func.IN1
B[8] => gen1[8].and_func.IN1
B[9] => gen1[9].and_func.IN1
B[10] => gen1[10].and_func.IN1
B[11] => gen1[11].and_func.IN1
B[12] => gen1[12].and_func.IN1
B[13] => gen1[13].and_func.IN1
B[14] => gen1[14].and_func.IN1
B[15] => gen1[15].and_func.IN1
B[16] => gen1[16].and_func.IN1
B[17] => gen1[17].and_func.IN1
B[18] => gen1[18].and_func.IN1
B[19] => gen1[19].and_func.IN1
B[20] => gen1[20].and_func.IN1
B[21] => gen1[21].and_func.IN1
B[22] => gen1[22].and_func.IN1
B[23] => gen1[23].and_func.IN1
B[24] => gen1[24].and_func.IN1
B[25] => gen1[25].and_func.IN1
B[26] => gen1[26].and_func.IN1
B[27] => gen1[27].and_func.IN1
B[28] => gen1[28].and_func.IN1
B[29] => gen1[29].and_func.IN1
B[30] => gen1[30].and_func.IN1
B[31] => gen1[31].and_func.IN1
and_output[0] <= gen1[0].and_func.DB_MAX_OUTPUT_PORT_TYPE
and_output[1] <= gen1[1].and_func.DB_MAX_OUTPUT_PORT_TYPE
and_output[2] <= gen1[2].and_func.DB_MAX_OUTPUT_PORT_TYPE
and_output[3] <= gen1[3].and_func.DB_MAX_OUTPUT_PORT_TYPE
and_output[4] <= gen1[4].and_func.DB_MAX_OUTPUT_PORT_TYPE
and_output[5] <= gen1[5].and_func.DB_MAX_OUTPUT_PORT_TYPE
and_output[6] <= gen1[6].and_func.DB_MAX_OUTPUT_PORT_TYPE
and_output[7] <= gen1[7].and_func.DB_MAX_OUTPUT_PORT_TYPE
and_output[8] <= gen1[8].and_func.DB_MAX_OUTPUT_PORT_TYPE
and_output[9] <= gen1[9].and_func.DB_MAX_OUTPUT_PORT_TYPE
and_output[10] <= gen1[10].and_func.DB_MAX_OUTPUT_PORT_TYPE
and_output[11] <= gen1[11].and_func.DB_MAX_OUTPUT_PORT_TYPE
and_output[12] <= gen1[12].and_func.DB_MAX_OUTPUT_PORT_TYPE
and_output[13] <= gen1[13].and_func.DB_MAX_OUTPUT_PORT_TYPE
and_output[14] <= gen1[14].and_func.DB_MAX_OUTPUT_PORT_TYPE
and_output[15] <= gen1[15].and_func.DB_MAX_OUTPUT_PORT_TYPE
and_output[16] <= gen1[16].and_func.DB_MAX_OUTPUT_PORT_TYPE
and_output[17] <= gen1[17].and_func.DB_MAX_OUTPUT_PORT_TYPE
and_output[18] <= gen1[18].and_func.DB_MAX_OUTPUT_PORT_TYPE
and_output[19] <= gen1[19].and_func.DB_MAX_OUTPUT_PORT_TYPE
and_output[20] <= gen1[20].and_func.DB_MAX_OUTPUT_PORT_TYPE
and_output[21] <= gen1[21].and_func.DB_MAX_OUTPUT_PORT_TYPE
and_output[22] <= gen1[22].and_func.DB_MAX_OUTPUT_PORT_TYPE
and_output[23] <= gen1[23].and_func.DB_MAX_OUTPUT_PORT_TYPE
and_output[24] <= gen1[24].and_func.DB_MAX_OUTPUT_PORT_TYPE
and_output[25] <= gen1[25].and_func.DB_MAX_OUTPUT_PORT_TYPE
and_output[26] <= gen1[26].and_func.DB_MAX_OUTPUT_PORT_TYPE
and_output[27] <= gen1[27].and_func.DB_MAX_OUTPUT_PORT_TYPE
and_output[28] <= gen1[28].and_func.DB_MAX_OUTPUT_PORT_TYPE
and_output[29] <= gen1[29].and_func.DB_MAX_OUTPUT_PORT_TYPE
and_output[30] <= gen1[30].and_func.DB_MAX_OUTPUT_PORT_TYPE
and_output[31] <= gen1[31].and_func.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:my_processor|alu:aluer|bitwise_or:or_func
A[0] => gen1[0].or_func.IN0
A[1] => gen1[1].or_func.IN0
A[2] => gen1[2].or_func.IN0
A[3] => gen1[3].or_func.IN0
A[4] => gen1[4].or_func.IN0
A[5] => gen1[5].or_func.IN0
A[6] => gen1[6].or_func.IN0
A[7] => gen1[7].or_func.IN0
A[8] => gen1[8].or_func.IN0
A[9] => gen1[9].or_func.IN0
A[10] => gen1[10].or_func.IN0
A[11] => gen1[11].or_func.IN0
A[12] => gen1[12].or_func.IN0
A[13] => gen1[13].or_func.IN0
A[14] => gen1[14].or_func.IN0
A[15] => gen1[15].or_func.IN0
A[16] => gen1[16].or_func.IN0
A[17] => gen1[17].or_func.IN0
A[18] => gen1[18].or_func.IN0
A[19] => gen1[19].or_func.IN0
A[20] => gen1[20].or_func.IN0
A[21] => gen1[21].or_func.IN0
A[22] => gen1[22].or_func.IN0
A[23] => gen1[23].or_func.IN0
A[24] => gen1[24].or_func.IN0
A[25] => gen1[25].or_func.IN0
A[26] => gen1[26].or_func.IN0
A[27] => gen1[27].or_func.IN0
A[28] => gen1[28].or_func.IN0
A[29] => gen1[29].or_func.IN0
A[30] => gen1[30].or_func.IN0
A[31] => gen1[31].or_func.IN0
B[0] => gen1[0].or_func.IN1
B[1] => gen1[1].or_func.IN1
B[2] => gen1[2].or_func.IN1
B[3] => gen1[3].or_func.IN1
B[4] => gen1[4].or_func.IN1
B[5] => gen1[5].or_func.IN1
B[6] => gen1[6].or_func.IN1
B[7] => gen1[7].or_func.IN1
B[8] => gen1[8].or_func.IN1
B[9] => gen1[9].or_func.IN1
B[10] => gen1[10].or_func.IN1
B[11] => gen1[11].or_func.IN1
B[12] => gen1[12].or_func.IN1
B[13] => gen1[13].or_func.IN1
B[14] => gen1[14].or_func.IN1
B[15] => gen1[15].or_func.IN1
B[16] => gen1[16].or_func.IN1
B[17] => gen1[17].or_func.IN1
B[18] => gen1[18].or_func.IN1
B[19] => gen1[19].or_func.IN1
B[20] => gen1[20].or_func.IN1
B[21] => gen1[21].or_func.IN1
B[22] => gen1[22].or_func.IN1
B[23] => gen1[23].or_func.IN1
B[24] => gen1[24].or_func.IN1
B[25] => gen1[25].or_func.IN1
B[26] => gen1[26].or_func.IN1
B[27] => gen1[27].or_func.IN1
B[28] => gen1[28].or_func.IN1
B[29] => gen1[29].or_func.IN1
B[30] => gen1[30].or_func.IN1
B[31] => gen1[31].or_func.IN1
or_output[0] <= gen1[0].or_func.DB_MAX_OUTPUT_PORT_TYPE
or_output[1] <= gen1[1].or_func.DB_MAX_OUTPUT_PORT_TYPE
or_output[2] <= gen1[2].or_func.DB_MAX_OUTPUT_PORT_TYPE
or_output[3] <= gen1[3].or_func.DB_MAX_OUTPUT_PORT_TYPE
or_output[4] <= gen1[4].or_func.DB_MAX_OUTPUT_PORT_TYPE
or_output[5] <= gen1[5].or_func.DB_MAX_OUTPUT_PORT_TYPE
or_output[6] <= gen1[6].or_func.DB_MAX_OUTPUT_PORT_TYPE
or_output[7] <= gen1[7].or_func.DB_MAX_OUTPUT_PORT_TYPE
or_output[8] <= gen1[8].or_func.DB_MAX_OUTPUT_PORT_TYPE
or_output[9] <= gen1[9].or_func.DB_MAX_OUTPUT_PORT_TYPE
or_output[10] <= gen1[10].or_func.DB_MAX_OUTPUT_PORT_TYPE
or_output[11] <= gen1[11].or_func.DB_MAX_OUTPUT_PORT_TYPE
or_output[12] <= gen1[12].or_func.DB_MAX_OUTPUT_PORT_TYPE
or_output[13] <= gen1[13].or_func.DB_MAX_OUTPUT_PORT_TYPE
or_output[14] <= gen1[14].or_func.DB_MAX_OUTPUT_PORT_TYPE
or_output[15] <= gen1[15].or_func.DB_MAX_OUTPUT_PORT_TYPE
or_output[16] <= gen1[16].or_func.DB_MAX_OUTPUT_PORT_TYPE
or_output[17] <= gen1[17].or_func.DB_MAX_OUTPUT_PORT_TYPE
or_output[18] <= gen1[18].or_func.DB_MAX_OUTPUT_PORT_TYPE
or_output[19] <= gen1[19].or_func.DB_MAX_OUTPUT_PORT_TYPE
or_output[20] <= gen1[20].or_func.DB_MAX_OUTPUT_PORT_TYPE
or_output[21] <= gen1[21].or_func.DB_MAX_OUTPUT_PORT_TYPE
or_output[22] <= gen1[22].or_func.DB_MAX_OUTPUT_PORT_TYPE
or_output[23] <= gen1[23].or_func.DB_MAX_OUTPUT_PORT_TYPE
or_output[24] <= gen1[24].or_func.DB_MAX_OUTPUT_PORT_TYPE
or_output[25] <= gen1[25].or_func.DB_MAX_OUTPUT_PORT_TYPE
or_output[26] <= gen1[26].or_func.DB_MAX_OUTPUT_PORT_TYPE
or_output[27] <= gen1[27].or_func.DB_MAX_OUTPUT_PORT_TYPE
or_output[28] <= gen1[28].or_func.DB_MAX_OUTPUT_PORT_TYPE
or_output[29] <= gen1[29].or_func.DB_MAX_OUTPUT_PORT_TYPE
or_output[30] <= gen1[30].or_func.DB_MAX_OUTPUT_PORT_TYPE
or_output[31] <= gen1[31].or_func.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:my_processor|alu:aluer|SLL:shift_logical_left
in[0] => mux_eight_shifted[24].DATAB
in[0] => mux_eight_shifted[8].DATAA
in[1] => mux_eight_shifted[25].DATAB
in[1] => mux_eight_shifted[9].DATAA
in[2] => mux_eight_shifted[26].DATAB
in[2] => mux_eight_shifted[10].DATAA
in[3] => mux_eight_shifted[27].DATAB
in[3] => mux_eight_shifted[11].DATAA
in[4] => mux_eight_shifted[28].DATAB
in[4] => mux_eight_shifted[12].DATAA
in[5] => mux_eight_shifted[29].DATAB
in[5] => mux_eight_shifted[13].DATAA
in[6] => mux_eight_shifted[30].DATAB
in[6] => mux_eight_shifted[14].DATAA
in[7] => mux_eight_shifted[31].DATAB
in[7] => mux_eight_shifted[15].DATAA
in[8] => sixteen_out[24].DATAB
in[8] => mux_eight_shifted[16].DATAA
in[9] => sixteen_out[25].DATAB
in[9] => mux_eight_shifted[17].DATAA
in[10] => sixteen_out[26].DATAB
in[10] => mux_eight_shifted[18].DATAA
in[11] => sixteen_out[27].DATAB
in[11] => mux_eight_shifted[19].DATAA
in[12] => sixteen_out[28].DATAB
in[12] => mux_eight_shifted[20].DATAA
in[13] => sixteen_out[29].DATAB
in[13] => mux_eight_shifted[21].DATAA
in[14] => sixteen_out[30].DATAB
in[14] => mux_eight_shifted[22].DATAA
in[15] => sixteen_out[31].DATAB
in[15] => mux_eight_shifted[23].DATAA
in[16] => mux_eight_shifted[24].DATAA
in[17] => mux_eight_shifted[25].DATAA
in[18] => mux_eight_shifted[26].DATAA
in[19] => mux_eight_shifted[27].DATAA
in[20] => mux_eight_shifted[28].DATAA
in[21] => mux_eight_shifted[29].DATAA
in[22] => mux_eight_shifted[30].DATAA
in[23] => mux_eight_shifted[31].DATAA
in[24] => sixteen_out[24].DATAA
in[25] => sixteen_out[25].DATAA
in[26] => sixteen_out[26].DATAA
in[27] => sixteen_out[27].DATAA
in[28] => sixteen_out[28].DATAA
in[29] => sixteen_out[29].DATAA
in[30] => sixteen_out[30].DATAA
in[31] => sixteen_out[31].DATAA
shift_amount[0] => shifted_out.OUTPUTSELECT
shift_amount[0] => shifted_out.OUTPUTSELECT
shift_amount[0] => shifted_out.OUTPUTSELECT
shift_amount[0] => shifted_out.OUTPUTSELECT
shift_amount[0] => shifted_out.OUTPUTSELECT
shift_amount[0] => shifted_out.OUTPUTSELECT
shift_amount[0] => shifted_out.OUTPUTSELECT
shift_amount[0] => shifted_out.OUTPUTSELECT
shift_amount[0] => shifted_out.OUTPUTSELECT
shift_amount[0] => shifted_out.OUTPUTSELECT
shift_amount[0] => shifted_out.OUTPUTSELECT
shift_amount[0] => shifted_out.OUTPUTSELECT
shift_amount[0] => shifted_out.OUTPUTSELECT
shift_amount[0] => shifted_out.OUTPUTSELECT
shift_amount[0] => shifted_out.OUTPUTSELECT
shift_amount[0] => shifted_out.OUTPUTSELECT
shift_amount[0] => shifted_out.OUTPUTSELECT
shift_amount[0] => shifted_out.OUTPUTSELECT
shift_amount[0] => shifted_out.OUTPUTSELECT
shift_amount[0] => shifted_out.OUTPUTSELECT
shift_amount[0] => shifted_out.OUTPUTSELECT
shift_amount[0] => shifted_out.OUTPUTSELECT
shift_amount[0] => shifted_out.OUTPUTSELECT
shift_amount[0] => shifted_out.OUTPUTSELECT
shift_amount[0] => shifted_out.OUTPUTSELECT
shift_amount[0] => shifted_out.OUTPUTSELECT
shift_amount[0] => shifted_out.OUTPUTSELECT
shift_amount[0] => shifted_out.OUTPUTSELECT
shift_amount[0] => shifted_out.OUTPUTSELECT
shift_amount[0] => shifted_out.OUTPUTSELECT
shift_amount[0] => shifted_out.OUTPUTSELECT
shift_amount[0] => shifted_out.OUTPUTSELECT
shift_amount[1] => two_out[31].OUTPUTSELECT
shift_amount[1] => mux_one_shifted[31].OUTPUTSELECT
shift_amount[1] => mux_one_shifted[30].OUTPUTSELECT
shift_amount[1] => mux_one_shifted[29].OUTPUTSELECT
shift_amount[1] => mux_one_shifted[28].OUTPUTSELECT
shift_amount[1] => mux_one_shifted[27].OUTPUTSELECT
shift_amount[1] => mux_one_shifted[26].OUTPUTSELECT
shift_amount[1] => mux_one_shifted[25].OUTPUTSELECT
shift_amount[1] => mux_one_shifted[24].OUTPUTSELECT
shift_amount[1] => mux_one_shifted[23].OUTPUTSELECT
shift_amount[1] => mux_one_shifted[22].OUTPUTSELECT
shift_amount[1] => mux_one_shifted[21].OUTPUTSELECT
shift_amount[1] => mux_one_shifted[20].OUTPUTSELECT
shift_amount[1] => mux_one_shifted[19].OUTPUTSELECT
shift_amount[1] => mux_one_shifted[18].OUTPUTSELECT
shift_amount[1] => mux_one_shifted[17].OUTPUTSELECT
shift_amount[1] => mux_one_shifted[16].OUTPUTSELECT
shift_amount[1] => mux_one_shifted[15].OUTPUTSELECT
shift_amount[1] => mux_one_shifted[14].OUTPUTSELECT
shift_amount[1] => mux_one_shifted[13].OUTPUTSELECT
shift_amount[1] => mux_one_shifted[12].OUTPUTSELECT
shift_amount[1] => mux_one_shifted[11].OUTPUTSELECT
shift_amount[1] => mux_one_shifted[10].OUTPUTSELECT
shift_amount[1] => mux_one_shifted[9].OUTPUTSELECT
shift_amount[1] => mux_one_shifted[8].OUTPUTSELECT
shift_amount[1] => mux_one_shifted[7].OUTPUTSELECT
shift_amount[1] => mux_one_shifted[6].OUTPUTSELECT
shift_amount[1] => mux_one_shifted[5].OUTPUTSELECT
shift_amount[1] => mux_one_shifted[4].OUTPUTSELECT
shift_amount[1] => mux_one_shifted[3].OUTPUTSELECT
shift_amount[1] => mux_one_shifted[2].OUTPUTSELECT
shift_amount[1] => mux_one_shifted[1].OUTPUTSELECT
shift_amount[2] => four_out[31].OUTPUTSELECT
shift_amount[2] => four_out[30].OUTPUTSELECT
shift_amount[2] => mux_two_shifted[31].OUTPUTSELECT
shift_amount[2] => mux_two_shifted[30].OUTPUTSELECT
shift_amount[2] => mux_two_shifted[29].OUTPUTSELECT
shift_amount[2] => mux_two_shifted[28].OUTPUTSELECT
shift_amount[2] => mux_two_shifted[27].OUTPUTSELECT
shift_amount[2] => mux_two_shifted[26].OUTPUTSELECT
shift_amount[2] => mux_two_shifted[25].OUTPUTSELECT
shift_amount[2] => mux_two_shifted[24].OUTPUTSELECT
shift_amount[2] => mux_two_shifted[23].OUTPUTSELECT
shift_amount[2] => mux_two_shifted[22].OUTPUTSELECT
shift_amount[2] => mux_two_shifted[21].OUTPUTSELECT
shift_amount[2] => mux_two_shifted[20].OUTPUTSELECT
shift_amount[2] => mux_two_shifted[19].OUTPUTSELECT
shift_amount[2] => mux_two_shifted[18].OUTPUTSELECT
shift_amount[2] => mux_two_shifted[17].OUTPUTSELECT
shift_amount[2] => mux_two_shifted[16].OUTPUTSELECT
shift_amount[2] => mux_two_shifted[15].OUTPUTSELECT
shift_amount[2] => mux_two_shifted[14].OUTPUTSELECT
shift_amount[2] => mux_two_shifted[13].OUTPUTSELECT
shift_amount[2] => mux_two_shifted[12].OUTPUTSELECT
shift_amount[2] => mux_two_shifted[11].OUTPUTSELECT
shift_amount[2] => mux_two_shifted[10].OUTPUTSELECT
shift_amount[2] => mux_two_shifted[9].OUTPUTSELECT
shift_amount[2] => mux_two_shifted[8].OUTPUTSELECT
shift_amount[2] => mux_two_shifted[7].OUTPUTSELECT
shift_amount[2] => mux_two_shifted[6].OUTPUTSELECT
shift_amount[2] => mux_two_shifted[5].OUTPUTSELECT
shift_amount[2] => mux_two_shifted[4].OUTPUTSELECT
shift_amount[2] => mux_two_shifted[3].OUTPUTSELECT
shift_amount[2] => mux_two_shifted[2].OUTPUTSELECT
shift_amount[3] => eight_out[31].OUTPUTSELECT
shift_amount[3] => eight_out[30].OUTPUTSELECT
shift_amount[3] => eight_out[29].OUTPUTSELECT
shift_amount[3] => eight_out[28].OUTPUTSELECT
shift_amount[3] => mux_four_shifted[31].OUTPUTSELECT
shift_amount[3] => mux_four_shifted[30].OUTPUTSELECT
shift_amount[3] => mux_four_shifted[29].OUTPUTSELECT
shift_amount[3] => mux_four_shifted[28].OUTPUTSELECT
shift_amount[3] => mux_four_shifted[27].OUTPUTSELECT
shift_amount[3] => mux_four_shifted[26].OUTPUTSELECT
shift_amount[3] => mux_four_shifted[25].OUTPUTSELECT
shift_amount[3] => mux_four_shifted[24].OUTPUTSELECT
shift_amount[3] => mux_four_shifted[23].OUTPUTSELECT
shift_amount[3] => mux_four_shifted[22].OUTPUTSELECT
shift_amount[3] => mux_four_shifted[21].OUTPUTSELECT
shift_amount[3] => mux_four_shifted[20].OUTPUTSELECT
shift_amount[3] => mux_four_shifted[19].OUTPUTSELECT
shift_amount[3] => mux_four_shifted[18].OUTPUTSELECT
shift_amount[3] => mux_four_shifted[17].OUTPUTSELECT
shift_amount[3] => mux_four_shifted[16].OUTPUTSELECT
shift_amount[3] => mux_four_shifted[15].OUTPUTSELECT
shift_amount[3] => mux_four_shifted[14].OUTPUTSELECT
shift_amount[3] => mux_four_shifted[13].OUTPUTSELECT
shift_amount[3] => mux_four_shifted[12].OUTPUTSELECT
shift_amount[3] => mux_four_shifted[11].OUTPUTSELECT
shift_amount[3] => mux_four_shifted[10].OUTPUTSELECT
shift_amount[3] => mux_four_shifted[9].OUTPUTSELECT
shift_amount[3] => mux_four_shifted[8].OUTPUTSELECT
shift_amount[3] => mux_four_shifted[7].OUTPUTSELECT
shift_amount[3] => mux_four_shifted[6].OUTPUTSELECT
shift_amount[3] => mux_four_shifted[5].OUTPUTSELECT
shift_amount[3] => mux_four_shifted[4].OUTPUTSELECT
shift_amount[4] => sixteen_out[31].OUTPUTSELECT
shift_amount[4] => sixteen_out[30].OUTPUTSELECT
shift_amount[4] => sixteen_out[29].OUTPUTSELECT
shift_amount[4] => sixteen_out[28].OUTPUTSELECT
shift_amount[4] => sixteen_out[27].OUTPUTSELECT
shift_amount[4] => sixteen_out[26].OUTPUTSELECT
shift_amount[4] => sixteen_out[25].OUTPUTSELECT
shift_amount[4] => sixteen_out[24].OUTPUTSELECT
shift_amount[4] => mux_eight_shifted[31].OUTPUTSELECT
shift_amount[4] => mux_eight_shifted[30].OUTPUTSELECT
shift_amount[4] => mux_eight_shifted[29].OUTPUTSELECT
shift_amount[4] => mux_eight_shifted[28].OUTPUTSELECT
shift_amount[4] => mux_eight_shifted[27].OUTPUTSELECT
shift_amount[4] => mux_eight_shifted[26].OUTPUTSELECT
shift_amount[4] => mux_eight_shifted[25].OUTPUTSELECT
shift_amount[4] => mux_eight_shifted[24].OUTPUTSELECT
shift_amount[4] => mux_eight_shifted[23].OUTPUTSELECT
shift_amount[4] => mux_eight_shifted[22].OUTPUTSELECT
shift_amount[4] => mux_eight_shifted[21].OUTPUTSELECT
shift_amount[4] => mux_eight_shifted[20].OUTPUTSELECT
shift_amount[4] => mux_eight_shifted[19].OUTPUTSELECT
shift_amount[4] => mux_eight_shifted[18].OUTPUTSELECT
shift_amount[4] => mux_eight_shifted[17].OUTPUTSELECT
shift_amount[4] => mux_eight_shifted[16].OUTPUTSELECT
shift_amount[4] => mux_eight_shifted[15].OUTPUTSELECT
shift_amount[4] => mux_eight_shifted[14].OUTPUTSELECT
shift_amount[4] => mux_eight_shifted[13].OUTPUTSELECT
shift_amount[4] => mux_eight_shifted[12].OUTPUTSELECT
shift_amount[4] => mux_eight_shifted[11].OUTPUTSELECT
shift_amount[4] => mux_eight_shifted[10].OUTPUTSELECT
shift_amount[4] => mux_eight_shifted[9].OUTPUTSELECT
shift_amount[4] => mux_eight_shifted[8].OUTPUTSELECT
shifted_out[0] <= shifted_out.DB_MAX_OUTPUT_PORT_TYPE
shifted_out[1] <= shifted_out.DB_MAX_OUTPUT_PORT_TYPE
shifted_out[2] <= shifted_out.DB_MAX_OUTPUT_PORT_TYPE
shifted_out[3] <= shifted_out.DB_MAX_OUTPUT_PORT_TYPE
shifted_out[4] <= shifted_out.DB_MAX_OUTPUT_PORT_TYPE
shifted_out[5] <= shifted_out.DB_MAX_OUTPUT_PORT_TYPE
shifted_out[6] <= shifted_out.DB_MAX_OUTPUT_PORT_TYPE
shifted_out[7] <= shifted_out.DB_MAX_OUTPUT_PORT_TYPE
shifted_out[8] <= shifted_out.DB_MAX_OUTPUT_PORT_TYPE
shifted_out[9] <= shifted_out.DB_MAX_OUTPUT_PORT_TYPE
shifted_out[10] <= shifted_out.DB_MAX_OUTPUT_PORT_TYPE
shifted_out[11] <= shifted_out.DB_MAX_OUTPUT_PORT_TYPE
shifted_out[12] <= shifted_out.DB_MAX_OUTPUT_PORT_TYPE
shifted_out[13] <= shifted_out.DB_MAX_OUTPUT_PORT_TYPE
shifted_out[14] <= shifted_out.DB_MAX_OUTPUT_PORT_TYPE
shifted_out[15] <= shifted_out.DB_MAX_OUTPUT_PORT_TYPE
shifted_out[16] <= shifted_out.DB_MAX_OUTPUT_PORT_TYPE
shifted_out[17] <= shifted_out.DB_MAX_OUTPUT_PORT_TYPE
shifted_out[18] <= shifted_out.DB_MAX_OUTPUT_PORT_TYPE
shifted_out[19] <= shifted_out.DB_MAX_OUTPUT_PORT_TYPE
shifted_out[20] <= shifted_out.DB_MAX_OUTPUT_PORT_TYPE
shifted_out[21] <= shifted_out.DB_MAX_OUTPUT_PORT_TYPE
shifted_out[22] <= shifted_out.DB_MAX_OUTPUT_PORT_TYPE
shifted_out[23] <= shifted_out.DB_MAX_OUTPUT_PORT_TYPE
shifted_out[24] <= shifted_out.DB_MAX_OUTPUT_PORT_TYPE
shifted_out[25] <= shifted_out.DB_MAX_OUTPUT_PORT_TYPE
shifted_out[26] <= shifted_out.DB_MAX_OUTPUT_PORT_TYPE
shifted_out[27] <= shifted_out.DB_MAX_OUTPUT_PORT_TYPE
shifted_out[28] <= shifted_out.DB_MAX_OUTPUT_PORT_TYPE
shifted_out[29] <= shifted_out.DB_MAX_OUTPUT_PORT_TYPE
shifted_out[30] <= shifted_out.DB_MAX_OUTPUT_PORT_TYPE
shifted_out[31] <= shifted_out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:my_processor|alu:aluer|SRA:shift_right_arithmetic
in[0] => sixteen_out[0].DATAA
in[1] => sixteen_out[1].DATAA
in[2] => sixteen_out[2].DATAA
in[3] => sixteen_out[3].DATAA
in[4] => sixteen_out[4].DATAA
in[5] => sixteen_out[5].DATAA
in[6] => sixteen_out[6].DATAA
in[7] => sixteen_out[7].DATAA
in[8] => mux_eight_shifted[0].DATAA
in[9] => mux_eight_shifted[1].DATAA
in[10] => mux_eight_shifted[2].DATAA
in[11] => mux_eight_shifted[3].DATAA
in[12] => mux_eight_shifted[4].DATAA
in[13] => mux_eight_shifted[5].DATAA
in[14] => mux_eight_shifted[6].DATAA
in[15] => mux_eight_shifted[7].DATAA
in[16] => sixteen_out[0].DATAB
in[16] => mux_eight_shifted[8].DATAA
in[17] => sixteen_out[1].DATAB
in[17] => mux_eight_shifted[9].DATAA
in[18] => sixteen_out[2].DATAB
in[18] => mux_eight_shifted[10].DATAA
in[19] => sixteen_out[3].DATAB
in[19] => mux_eight_shifted[11].DATAA
in[20] => sixteen_out[4].DATAB
in[20] => mux_eight_shifted[12].DATAA
in[21] => sixteen_out[5].DATAB
in[21] => mux_eight_shifted[13].DATAA
in[22] => sixteen_out[6].DATAB
in[22] => mux_eight_shifted[14].DATAA
in[23] => sixteen_out[7].DATAB
in[23] => mux_eight_shifted[15].DATAA
in[24] => mux_eight_shifted[0].DATAB
in[24] => mux_eight_shifted[16].DATAA
in[25] => mux_eight_shifted[1].DATAB
in[25] => mux_eight_shifted[17].DATAA
in[26] => mux_eight_shifted[2].DATAB
in[26] => mux_eight_shifted[18].DATAA
in[27] => mux_eight_shifted[3].DATAB
in[27] => mux_eight_shifted[19].DATAA
in[28] => mux_eight_shifted[4].DATAB
in[28] => mux_eight_shifted[20].DATAA
in[29] => mux_eight_shifted[5].DATAB
in[29] => mux_eight_shifted[21].DATAA
in[30] => mux_eight_shifted[6].DATAB
in[30] => mux_eight_shifted[22].DATAA
in[31] => mux_eight_shifted[7].DATAB
in[31] => mux_eight_shifted[22].DATAB
in[31] => mux_eight_shifted[21].DATAB
in[31] => mux_eight_shifted[20].DATAB
in[31] => mux_eight_shifted[19].DATAB
in[31] => mux_eight_shifted[18].DATAB
in[31] => mux_eight_shifted[17].DATAB
in[31] => mux_eight_shifted[16].DATAB
in[31] => mux_eight_shifted[15].DATAB
in[31] => mux_eight_shifted[14].DATAB
in[31] => mux_eight_shifted[13].DATAB
in[31] => mux_eight_shifted[12].DATAB
in[31] => mux_eight_shifted[11].DATAB
in[31] => mux_eight_shifted[10].DATAB
in[31] => mux_eight_shifted[9].DATAB
in[31] => mux_eight_shifted[8].DATAB
in[31] => mux_four_shifted[26].DATAB
in[31] => mux_four_shifted[25].DATAB
in[31] => mux_four_shifted[24].DATAB
in[31] => mux_four_shifted[23].DATAB
in[31] => mux_four_shifted[22].DATAB
in[31] => mux_four_shifted[21].DATAB
in[31] => mux_four_shifted[20].DATAB
in[31] => mux_two_shifted[28].DATAB
in[31] => mux_two_shifted[27].DATAB
in[31] => mux_two_shifted[26].DATAB
in[31] => mux_one_shifted[29].DATAB
in[31] => mux_four_shifted[19].DATAB
in[31] => mux_two_shifted[25].DATAB
in[31] => mux_one_shifted[28].DATAB
in[31] => shifted_out.DATAB
in[31] => shifted_out[31].DATAIN
shift_amount[0] => shifted_out.OUTPUTSELECT
shift_amount[0] => shifted_out.OUTPUTSELECT
shift_amount[0] => shifted_out.OUTPUTSELECT
shift_amount[0] => shifted_out.OUTPUTSELECT
shift_amount[0] => shifted_out.OUTPUTSELECT
shift_amount[0] => shifted_out.OUTPUTSELECT
shift_amount[0] => shifted_out.OUTPUTSELECT
shift_amount[0] => shifted_out.OUTPUTSELECT
shift_amount[0] => shifted_out.OUTPUTSELECT
shift_amount[0] => shifted_out.OUTPUTSELECT
shift_amount[0] => shifted_out.OUTPUTSELECT
shift_amount[0] => shifted_out.OUTPUTSELECT
shift_amount[0] => shifted_out.OUTPUTSELECT
shift_amount[0] => shifted_out.OUTPUTSELECT
shift_amount[0] => shifted_out.OUTPUTSELECT
shift_amount[0] => shifted_out.OUTPUTSELECT
shift_amount[0] => shifted_out.OUTPUTSELECT
shift_amount[0] => shifted_out.OUTPUTSELECT
shift_amount[0] => shifted_out.OUTPUTSELECT
shift_amount[0] => shifted_out.OUTPUTSELECT
shift_amount[0] => shifted_out.OUTPUTSELECT
shift_amount[0] => shifted_out.OUTPUTSELECT
shift_amount[0] => shifted_out.OUTPUTSELECT
shift_amount[0] => shifted_out.OUTPUTSELECT
shift_amount[0] => shifted_out.OUTPUTSELECT
shift_amount[0] => shifted_out.OUTPUTSELECT
shift_amount[0] => shifted_out.OUTPUTSELECT
shift_amount[0] => shifted_out.OUTPUTSELECT
shift_amount[0] => shifted_out.OUTPUTSELECT
shift_amount[0] => shifted_out.OUTPUTSELECT
shift_amount[0] => shifted_out.OUTPUTSELECT
shift_amount[1] => mux_one_shifted[29].OUTPUTSELECT
shift_amount[1] => mux_one_shifted[28].OUTPUTSELECT
shift_amount[1] => mux_one_shifted[27].OUTPUTSELECT
shift_amount[1] => mux_one_shifted[26].OUTPUTSELECT
shift_amount[1] => mux_one_shifted[25].OUTPUTSELECT
shift_amount[1] => mux_one_shifted[24].OUTPUTSELECT
shift_amount[1] => mux_one_shifted[23].OUTPUTSELECT
shift_amount[1] => mux_one_shifted[22].OUTPUTSELECT
shift_amount[1] => mux_one_shifted[21].OUTPUTSELECT
shift_amount[1] => mux_one_shifted[20].OUTPUTSELECT
shift_amount[1] => mux_one_shifted[19].OUTPUTSELECT
shift_amount[1] => mux_one_shifted[18].OUTPUTSELECT
shift_amount[1] => mux_one_shifted[17].OUTPUTSELECT
shift_amount[1] => mux_one_shifted[16].OUTPUTSELECT
shift_amount[1] => mux_one_shifted[15].OUTPUTSELECT
shift_amount[1] => mux_one_shifted[14].OUTPUTSELECT
shift_amount[1] => mux_one_shifted[13].OUTPUTSELECT
shift_amount[1] => mux_one_shifted[12].OUTPUTSELECT
shift_amount[1] => mux_one_shifted[11].OUTPUTSELECT
shift_amount[1] => mux_one_shifted[10].OUTPUTSELECT
shift_amount[1] => mux_one_shifted[9].OUTPUTSELECT
shift_amount[1] => mux_one_shifted[8].OUTPUTSELECT
shift_amount[1] => mux_one_shifted[7].OUTPUTSELECT
shift_amount[1] => mux_one_shifted[6].OUTPUTSELECT
shift_amount[1] => mux_one_shifted[5].OUTPUTSELECT
shift_amount[1] => mux_one_shifted[4].OUTPUTSELECT
shift_amount[1] => mux_one_shifted[3].OUTPUTSELECT
shift_amount[1] => mux_one_shifted[2].OUTPUTSELECT
shift_amount[1] => mux_one_shifted[1].OUTPUTSELECT
shift_amount[1] => mux_one_shifted[0].OUTPUTSELECT
shift_amount[1] => two_out[0].OUTPUTSELECT
shift_amount[2] => mux_two_shifted[28].OUTPUTSELECT
shift_amount[2] => mux_two_shifted[27].OUTPUTSELECT
shift_amount[2] => mux_two_shifted[26].OUTPUTSELECT
shift_amount[2] => mux_two_shifted[25].OUTPUTSELECT
shift_amount[2] => mux_two_shifted[24].OUTPUTSELECT
shift_amount[2] => mux_two_shifted[23].OUTPUTSELECT
shift_amount[2] => mux_two_shifted[22].OUTPUTSELECT
shift_amount[2] => mux_two_shifted[21].OUTPUTSELECT
shift_amount[2] => mux_two_shifted[20].OUTPUTSELECT
shift_amount[2] => mux_two_shifted[19].OUTPUTSELECT
shift_amount[2] => mux_two_shifted[18].OUTPUTSELECT
shift_amount[2] => mux_two_shifted[17].OUTPUTSELECT
shift_amount[2] => mux_two_shifted[16].OUTPUTSELECT
shift_amount[2] => mux_two_shifted[15].OUTPUTSELECT
shift_amount[2] => mux_two_shifted[14].OUTPUTSELECT
shift_amount[2] => mux_two_shifted[13].OUTPUTSELECT
shift_amount[2] => mux_two_shifted[12].OUTPUTSELECT
shift_amount[2] => mux_two_shifted[11].OUTPUTSELECT
shift_amount[2] => mux_two_shifted[10].OUTPUTSELECT
shift_amount[2] => mux_two_shifted[9].OUTPUTSELECT
shift_amount[2] => mux_two_shifted[8].OUTPUTSELECT
shift_amount[2] => mux_two_shifted[7].OUTPUTSELECT
shift_amount[2] => mux_two_shifted[6].OUTPUTSELECT
shift_amount[2] => mux_two_shifted[5].OUTPUTSELECT
shift_amount[2] => mux_two_shifted[4].OUTPUTSELECT
shift_amount[2] => mux_two_shifted[3].OUTPUTSELECT
shift_amount[2] => mux_two_shifted[2].OUTPUTSELECT
shift_amount[2] => mux_two_shifted[1].OUTPUTSELECT
shift_amount[2] => mux_two_shifted[0].OUTPUTSELECT
shift_amount[2] => four_out[1].OUTPUTSELECT
shift_amount[2] => four_out[0].OUTPUTSELECT
shift_amount[3] => mux_four_shifted[26].OUTPUTSELECT
shift_amount[3] => mux_four_shifted[25].OUTPUTSELECT
shift_amount[3] => mux_four_shifted[24].OUTPUTSELECT
shift_amount[3] => mux_four_shifted[23].OUTPUTSELECT
shift_amount[3] => mux_four_shifted[22].OUTPUTSELECT
shift_amount[3] => mux_four_shifted[21].OUTPUTSELECT
shift_amount[3] => mux_four_shifted[20].OUTPUTSELECT
shift_amount[3] => mux_four_shifted[19].OUTPUTSELECT
shift_amount[3] => mux_four_shifted[18].OUTPUTSELECT
shift_amount[3] => mux_four_shifted[17].OUTPUTSELECT
shift_amount[3] => mux_four_shifted[16].OUTPUTSELECT
shift_amount[3] => mux_four_shifted[15].OUTPUTSELECT
shift_amount[3] => mux_four_shifted[14].OUTPUTSELECT
shift_amount[3] => mux_four_shifted[13].OUTPUTSELECT
shift_amount[3] => mux_four_shifted[12].OUTPUTSELECT
shift_amount[3] => mux_four_shifted[11].OUTPUTSELECT
shift_amount[3] => mux_four_shifted[10].OUTPUTSELECT
shift_amount[3] => mux_four_shifted[9].OUTPUTSELECT
shift_amount[3] => mux_four_shifted[8].OUTPUTSELECT
shift_amount[3] => mux_four_shifted[7].OUTPUTSELECT
shift_amount[3] => mux_four_shifted[6].OUTPUTSELECT
shift_amount[3] => mux_four_shifted[5].OUTPUTSELECT
shift_amount[3] => mux_four_shifted[4].OUTPUTSELECT
shift_amount[3] => mux_four_shifted[3].OUTPUTSELECT
shift_amount[3] => mux_four_shifted[2].OUTPUTSELECT
shift_amount[3] => mux_four_shifted[1].OUTPUTSELECT
shift_amount[3] => mux_four_shifted[0].OUTPUTSELECT
shift_amount[3] => eight_out[3].OUTPUTSELECT
shift_amount[3] => eight_out[2].OUTPUTSELECT
shift_amount[3] => eight_out[1].OUTPUTSELECT
shift_amount[3] => eight_out[0].OUTPUTSELECT
shift_amount[4] => mux_eight_shifted[22].OUTPUTSELECT
shift_amount[4] => mux_eight_shifted[21].OUTPUTSELECT
shift_amount[4] => mux_eight_shifted[20].OUTPUTSELECT
shift_amount[4] => mux_eight_shifted[19].OUTPUTSELECT
shift_amount[4] => mux_eight_shifted[18].OUTPUTSELECT
shift_amount[4] => mux_eight_shifted[17].OUTPUTSELECT
shift_amount[4] => mux_eight_shifted[16].OUTPUTSELECT
shift_amount[4] => mux_eight_shifted[15].OUTPUTSELECT
shift_amount[4] => mux_eight_shifted[14].OUTPUTSELECT
shift_amount[4] => mux_eight_shifted[13].OUTPUTSELECT
shift_amount[4] => mux_eight_shifted[12].OUTPUTSELECT
shift_amount[4] => mux_eight_shifted[11].OUTPUTSELECT
shift_amount[4] => mux_eight_shifted[10].OUTPUTSELECT
shift_amount[4] => mux_eight_shifted[9].OUTPUTSELECT
shift_amount[4] => mux_eight_shifted[8].OUTPUTSELECT
shift_amount[4] => mux_eight_shifted[7].OUTPUTSELECT
shift_amount[4] => mux_eight_shifted[6].OUTPUTSELECT
shift_amount[4] => mux_eight_shifted[5].OUTPUTSELECT
shift_amount[4] => mux_eight_shifted[4].OUTPUTSELECT
shift_amount[4] => mux_eight_shifted[3].OUTPUTSELECT
shift_amount[4] => mux_eight_shifted[2].OUTPUTSELECT
shift_amount[4] => mux_eight_shifted[1].OUTPUTSELECT
shift_amount[4] => mux_eight_shifted[0].OUTPUTSELECT
shift_amount[4] => sixteen_out[7].OUTPUTSELECT
shift_amount[4] => sixteen_out[6].OUTPUTSELECT
shift_amount[4] => sixteen_out[5].OUTPUTSELECT
shift_amount[4] => sixteen_out[4].OUTPUTSELECT
shift_amount[4] => sixteen_out[3].OUTPUTSELECT
shift_amount[4] => sixteen_out[2].OUTPUTSELECT
shift_amount[4] => sixteen_out[1].OUTPUTSELECT
shift_amount[4] => sixteen_out[0].OUTPUTSELECT
shifted_out[0] <= shifted_out.DB_MAX_OUTPUT_PORT_TYPE
shifted_out[1] <= shifted_out.DB_MAX_OUTPUT_PORT_TYPE
shifted_out[2] <= shifted_out.DB_MAX_OUTPUT_PORT_TYPE
shifted_out[3] <= shifted_out.DB_MAX_OUTPUT_PORT_TYPE
shifted_out[4] <= shifted_out.DB_MAX_OUTPUT_PORT_TYPE
shifted_out[5] <= shifted_out.DB_MAX_OUTPUT_PORT_TYPE
shifted_out[6] <= shifted_out.DB_MAX_OUTPUT_PORT_TYPE
shifted_out[7] <= shifted_out.DB_MAX_OUTPUT_PORT_TYPE
shifted_out[8] <= shifted_out.DB_MAX_OUTPUT_PORT_TYPE
shifted_out[9] <= shifted_out.DB_MAX_OUTPUT_PORT_TYPE
shifted_out[10] <= shifted_out.DB_MAX_OUTPUT_PORT_TYPE
shifted_out[11] <= shifted_out.DB_MAX_OUTPUT_PORT_TYPE
shifted_out[12] <= shifted_out.DB_MAX_OUTPUT_PORT_TYPE
shifted_out[13] <= shifted_out.DB_MAX_OUTPUT_PORT_TYPE
shifted_out[14] <= shifted_out.DB_MAX_OUTPUT_PORT_TYPE
shifted_out[15] <= shifted_out.DB_MAX_OUTPUT_PORT_TYPE
shifted_out[16] <= shifted_out.DB_MAX_OUTPUT_PORT_TYPE
shifted_out[17] <= shifted_out.DB_MAX_OUTPUT_PORT_TYPE
shifted_out[18] <= shifted_out.DB_MAX_OUTPUT_PORT_TYPE
shifted_out[19] <= shifted_out.DB_MAX_OUTPUT_PORT_TYPE
shifted_out[20] <= shifted_out.DB_MAX_OUTPUT_PORT_TYPE
shifted_out[21] <= shifted_out.DB_MAX_OUTPUT_PORT_TYPE
shifted_out[22] <= shifted_out.DB_MAX_OUTPUT_PORT_TYPE
shifted_out[23] <= shifted_out.DB_MAX_OUTPUT_PORT_TYPE
shifted_out[24] <= shifted_out.DB_MAX_OUTPUT_PORT_TYPE
shifted_out[25] <= shifted_out.DB_MAX_OUTPUT_PORT_TYPE
shifted_out[26] <= shifted_out.DB_MAX_OUTPUT_PORT_TYPE
shifted_out[27] <= shifted_out.DB_MAX_OUTPUT_PORT_TYPE
shifted_out[28] <= shifted_out.DB_MAX_OUTPUT_PORT_TYPE
shifted_out[29] <= shifted_out.DB_MAX_OUTPUT_PORT_TYPE
shifted_out[30] <= shifted_out.DB_MAX_OUTPUT_PORT_TYPE
shifted_out[31] <= in[31].DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:my_processor|alu:aluer|mux_thirty_two:mux_for_alu_out
five_bit_select[0] => three_of_five_bits[0].IN4
five_bit_select[1] => three_of_five_bits[1].IN4
five_bit_select[2] => three_of_five_bits[2].IN4
five_bit_select[3] => ~NO_FANOUT~
five_bit_select[4] => two_of_five_bits[1].IN2
register0[0] => register0[0].IN1
register0[1] => register0[1].IN1
register0[2] => register0[2].IN1
register0[3] => register0[3].IN1
register0[4] => register0[4].IN1
register0[5] => register0[5].IN1
register0[6] => register0[6].IN1
register0[7] => register0[7].IN1
register0[8] => register0[8].IN1
register0[9] => register0[9].IN1
register0[10] => register0[10].IN1
register0[11] => register0[11].IN1
register0[12] => register0[12].IN1
register0[13] => register0[13].IN1
register0[14] => register0[14].IN1
register0[15] => register0[15].IN1
register0[16] => register0[16].IN1
register0[17] => register0[17].IN1
register0[18] => register0[18].IN1
register0[19] => register0[19].IN1
register0[20] => register0[20].IN1
register0[21] => register0[21].IN1
register0[22] => register0[22].IN1
register0[23] => register0[23].IN1
register0[24] => register0[24].IN1
register0[25] => register0[25].IN1
register0[26] => register0[26].IN1
register0[27] => register0[27].IN1
register0[28] => register0[28].IN1
register0[29] => register0[29].IN1
register0[30] => register0[30].IN1
register0[31] => register0[31].IN1
register1[0] => register1[0].IN1
register1[1] => register1[1].IN1
register1[2] => register1[2].IN1
register1[3] => register1[3].IN1
register1[4] => register1[4].IN1
register1[5] => register1[5].IN1
register1[6] => register1[6].IN1
register1[7] => register1[7].IN1
register1[8] => register1[8].IN1
register1[9] => register1[9].IN1
register1[10] => register1[10].IN1
register1[11] => register1[11].IN1
register1[12] => register1[12].IN1
register1[13] => register1[13].IN1
register1[14] => register1[14].IN1
register1[15] => register1[15].IN1
register1[16] => register1[16].IN1
register1[17] => register1[17].IN1
register1[18] => register1[18].IN1
register1[19] => register1[19].IN1
register1[20] => register1[20].IN1
register1[21] => register1[21].IN1
register1[22] => register1[22].IN1
register1[23] => register1[23].IN1
register1[24] => register1[24].IN1
register1[25] => register1[25].IN1
register1[26] => register1[26].IN1
register1[27] => register1[27].IN1
register1[28] => register1[28].IN1
register1[29] => register1[29].IN1
register1[30] => register1[30].IN1
register1[31] => register1[31].IN1
register2[0] => register2[0].IN1
register2[1] => register2[1].IN1
register2[2] => register2[2].IN1
register2[3] => register2[3].IN1
register2[4] => register2[4].IN1
register2[5] => register2[5].IN1
register2[6] => register2[6].IN1
register2[7] => register2[7].IN1
register2[8] => register2[8].IN1
register2[9] => register2[9].IN1
register2[10] => register2[10].IN1
register2[11] => register2[11].IN1
register2[12] => register2[12].IN1
register2[13] => register2[13].IN1
register2[14] => register2[14].IN1
register2[15] => register2[15].IN1
register2[16] => register2[16].IN1
register2[17] => register2[17].IN1
register2[18] => register2[18].IN1
register2[19] => register2[19].IN1
register2[20] => register2[20].IN1
register2[21] => register2[21].IN1
register2[22] => register2[22].IN1
register2[23] => register2[23].IN1
register2[24] => register2[24].IN1
register2[25] => register2[25].IN1
register2[26] => register2[26].IN1
register2[27] => register2[27].IN1
register2[28] => register2[28].IN1
register2[29] => register2[29].IN1
register2[30] => register2[30].IN1
register2[31] => register2[31].IN1
register3[0] => register3[0].IN1
register3[1] => register3[1].IN1
register3[2] => register3[2].IN1
register3[3] => register3[3].IN1
register3[4] => register3[4].IN1
register3[5] => register3[5].IN1
register3[6] => register3[6].IN1
register3[7] => register3[7].IN1
register3[8] => register3[8].IN1
register3[9] => register3[9].IN1
register3[10] => register3[10].IN1
register3[11] => register3[11].IN1
register3[12] => register3[12].IN1
register3[13] => register3[13].IN1
register3[14] => register3[14].IN1
register3[15] => register3[15].IN1
register3[16] => register3[16].IN1
register3[17] => register3[17].IN1
register3[18] => register3[18].IN1
register3[19] => register3[19].IN1
register3[20] => register3[20].IN1
register3[21] => register3[21].IN1
register3[22] => register3[22].IN1
register3[23] => register3[23].IN1
register3[24] => register3[24].IN1
register3[25] => register3[25].IN1
register3[26] => register3[26].IN1
register3[27] => register3[27].IN1
register3[28] => register3[28].IN1
register3[29] => register3[29].IN1
register3[30] => register3[30].IN1
register3[31] => register3[31].IN1
register4[0] => register4[0].IN1
register4[1] => register4[1].IN1
register4[2] => register4[2].IN1
register4[3] => register4[3].IN1
register4[4] => register4[4].IN1
register4[5] => register4[5].IN1
register4[6] => register4[6].IN1
register4[7] => register4[7].IN1
register4[8] => register4[8].IN1
register4[9] => register4[9].IN1
register4[10] => register4[10].IN1
register4[11] => register4[11].IN1
register4[12] => register4[12].IN1
register4[13] => register4[13].IN1
register4[14] => register4[14].IN1
register4[15] => register4[15].IN1
register4[16] => register4[16].IN1
register4[17] => register4[17].IN1
register4[18] => register4[18].IN1
register4[19] => register4[19].IN1
register4[20] => register4[20].IN1
register4[21] => register4[21].IN1
register4[22] => register4[22].IN1
register4[23] => register4[23].IN1
register4[24] => register4[24].IN1
register4[25] => register4[25].IN1
register4[26] => register4[26].IN1
register4[27] => register4[27].IN1
register4[28] => register4[28].IN1
register4[29] => register4[29].IN1
register4[30] => register4[30].IN1
register4[31] => register4[31].IN1
register5[0] => register5[0].IN1
register5[1] => register5[1].IN1
register5[2] => register5[2].IN1
register5[3] => register5[3].IN1
register5[4] => register5[4].IN1
register5[5] => register5[5].IN1
register5[6] => register5[6].IN1
register5[7] => register5[7].IN1
register5[8] => register5[8].IN1
register5[9] => register5[9].IN1
register5[10] => register5[10].IN1
register5[11] => register5[11].IN1
register5[12] => register5[12].IN1
register5[13] => register5[13].IN1
register5[14] => register5[14].IN1
register5[15] => register5[15].IN1
register5[16] => register5[16].IN1
register5[17] => register5[17].IN1
register5[18] => register5[18].IN1
register5[19] => register5[19].IN1
register5[20] => register5[20].IN1
register5[21] => register5[21].IN1
register5[22] => register5[22].IN1
register5[23] => register5[23].IN1
register5[24] => register5[24].IN1
register5[25] => register5[25].IN1
register5[26] => register5[26].IN1
register5[27] => register5[27].IN1
register5[28] => register5[28].IN1
register5[29] => register5[29].IN1
register5[30] => register5[30].IN1
register5[31] => register5[31].IN1
register6[0] => register6[0].IN1
register6[1] => register6[1].IN1
register6[2] => register6[2].IN1
register6[3] => register6[3].IN1
register6[4] => register6[4].IN1
register6[5] => register6[5].IN1
register6[6] => register6[6].IN1
register6[7] => register6[7].IN1
register6[8] => register6[8].IN1
register6[9] => register6[9].IN1
register6[10] => register6[10].IN1
register6[11] => register6[11].IN1
register6[12] => register6[12].IN1
register6[13] => register6[13].IN1
register6[14] => register6[14].IN1
register6[15] => register6[15].IN1
register6[16] => register6[16].IN1
register6[17] => register6[17].IN1
register6[18] => register6[18].IN1
register6[19] => register6[19].IN1
register6[20] => register6[20].IN1
register6[21] => register6[21].IN1
register6[22] => register6[22].IN1
register6[23] => register6[23].IN1
register6[24] => register6[24].IN1
register6[25] => register6[25].IN1
register6[26] => register6[26].IN1
register6[27] => register6[27].IN1
register6[28] => register6[28].IN1
register6[29] => register6[29].IN1
register6[30] => register6[30].IN1
register6[31] => register6[31].IN1
register7[0] => register7[0].IN1
register7[1] => register7[1].IN1
register7[2] => register7[2].IN1
register7[3] => register7[3].IN1
register7[4] => register7[4].IN1
register7[5] => register7[5].IN1
register7[6] => register7[6].IN1
register7[7] => register7[7].IN1
register7[8] => register7[8].IN1
register7[9] => register7[9].IN1
register7[10] => register7[10].IN1
register7[11] => register7[11].IN1
register7[12] => register7[12].IN1
register7[13] => register7[13].IN1
register7[14] => register7[14].IN1
register7[15] => register7[15].IN1
register7[16] => register7[16].IN1
register7[17] => register7[17].IN1
register7[18] => register7[18].IN1
register7[19] => register7[19].IN1
register7[20] => register7[20].IN1
register7[21] => register7[21].IN1
register7[22] => register7[22].IN1
register7[23] => register7[23].IN1
register7[24] => register7[24].IN1
register7[25] => register7[25].IN1
register7[26] => register7[26].IN1
register7[27] => register7[27].IN1
register7[28] => register7[28].IN1
register7[29] => register7[29].IN1
register7[30] => register7[30].IN1
register7[31] => register7[31].IN1
register8[0] => register8[0].IN1
register8[1] => register8[1].IN1
register8[2] => register8[2].IN1
register8[3] => register8[3].IN1
register8[4] => register8[4].IN1
register8[5] => register8[5].IN1
register8[6] => register8[6].IN1
register8[7] => register8[7].IN1
register8[8] => register8[8].IN1
register8[9] => register8[9].IN1
register8[10] => register8[10].IN1
register8[11] => register8[11].IN1
register8[12] => register8[12].IN1
register8[13] => register8[13].IN1
register8[14] => register8[14].IN1
register8[15] => register8[15].IN1
register8[16] => register8[16].IN1
register8[17] => register8[17].IN1
register8[18] => register8[18].IN1
register8[19] => register8[19].IN1
register8[20] => register8[20].IN1
register8[21] => register8[21].IN1
register8[22] => register8[22].IN1
register8[23] => register8[23].IN1
register8[24] => register8[24].IN1
register8[25] => register8[25].IN1
register8[26] => register8[26].IN1
register8[27] => register8[27].IN1
register8[28] => register8[28].IN1
register8[29] => register8[29].IN1
register8[30] => register8[30].IN1
register8[31] => register8[31].IN1
register9[0] => register9[0].IN1
register9[1] => register9[1].IN1
register9[2] => register9[2].IN1
register9[3] => register9[3].IN1
register9[4] => register9[4].IN1
register9[5] => register9[5].IN1
register9[6] => register9[6].IN1
register9[7] => register9[7].IN1
register9[8] => register9[8].IN1
register9[9] => register9[9].IN1
register9[10] => register9[10].IN1
register9[11] => register9[11].IN1
register9[12] => register9[12].IN1
register9[13] => register9[13].IN1
register9[14] => register9[14].IN1
register9[15] => register9[15].IN1
register9[16] => register9[16].IN1
register9[17] => register9[17].IN1
register9[18] => register9[18].IN1
register9[19] => register9[19].IN1
register9[20] => register9[20].IN1
register9[21] => register9[21].IN1
register9[22] => register9[22].IN1
register9[23] => register9[23].IN1
register9[24] => register9[24].IN1
register9[25] => register9[25].IN1
register9[26] => register9[26].IN1
register9[27] => register9[27].IN1
register9[28] => register9[28].IN1
register9[29] => register9[29].IN1
register9[30] => register9[30].IN1
register9[31] => register9[31].IN1
register10[0] => register10[0].IN1
register10[1] => register10[1].IN1
register10[2] => register10[2].IN1
register10[3] => register10[3].IN1
register10[4] => register10[4].IN1
register10[5] => register10[5].IN1
register10[6] => register10[6].IN1
register10[7] => register10[7].IN1
register10[8] => register10[8].IN1
register10[9] => register10[9].IN1
register10[10] => register10[10].IN1
register10[11] => register10[11].IN1
register10[12] => register10[12].IN1
register10[13] => register10[13].IN1
register10[14] => register10[14].IN1
register10[15] => register10[15].IN1
register10[16] => register10[16].IN1
register10[17] => register10[17].IN1
register10[18] => register10[18].IN1
register10[19] => register10[19].IN1
register10[20] => register10[20].IN1
register10[21] => register10[21].IN1
register10[22] => register10[22].IN1
register10[23] => register10[23].IN1
register10[24] => register10[24].IN1
register10[25] => register10[25].IN1
register10[26] => register10[26].IN1
register10[27] => register10[27].IN1
register10[28] => register10[28].IN1
register10[29] => register10[29].IN1
register10[30] => register10[30].IN1
register10[31] => register10[31].IN1
register11[0] => register11[0].IN1
register11[1] => register11[1].IN1
register11[2] => register11[2].IN1
register11[3] => register11[3].IN1
register11[4] => register11[4].IN1
register11[5] => register11[5].IN1
register11[6] => register11[6].IN1
register11[7] => register11[7].IN1
register11[8] => register11[8].IN1
register11[9] => register11[9].IN1
register11[10] => register11[10].IN1
register11[11] => register11[11].IN1
register11[12] => register11[12].IN1
register11[13] => register11[13].IN1
register11[14] => register11[14].IN1
register11[15] => register11[15].IN1
register11[16] => register11[16].IN1
register11[17] => register11[17].IN1
register11[18] => register11[18].IN1
register11[19] => register11[19].IN1
register11[20] => register11[20].IN1
register11[21] => register11[21].IN1
register11[22] => register11[22].IN1
register11[23] => register11[23].IN1
register11[24] => register11[24].IN1
register11[25] => register11[25].IN1
register11[26] => register11[26].IN1
register11[27] => register11[27].IN1
register11[28] => register11[28].IN1
register11[29] => register11[29].IN1
register11[30] => register11[30].IN1
register11[31] => register11[31].IN1
register12[0] => register12[0].IN1
register12[1] => register12[1].IN1
register12[2] => register12[2].IN1
register12[3] => register12[3].IN1
register12[4] => register12[4].IN1
register12[5] => register12[5].IN1
register12[6] => register12[6].IN1
register12[7] => register12[7].IN1
register12[8] => register12[8].IN1
register12[9] => register12[9].IN1
register12[10] => register12[10].IN1
register12[11] => register12[11].IN1
register12[12] => register12[12].IN1
register12[13] => register12[13].IN1
register12[14] => register12[14].IN1
register12[15] => register12[15].IN1
register12[16] => register12[16].IN1
register12[17] => register12[17].IN1
register12[18] => register12[18].IN1
register12[19] => register12[19].IN1
register12[20] => register12[20].IN1
register12[21] => register12[21].IN1
register12[22] => register12[22].IN1
register12[23] => register12[23].IN1
register12[24] => register12[24].IN1
register12[25] => register12[25].IN1
register12[26] => register12[26].IN1
register12[27] => register12[27].IN1
register12[28] => register12[28].IN1
register12[29] => register12[29].IN1
register12[30] => register12[30].IN1
register12[31] => register12[31].IN1
register13[0] => register13[0].IN1
register13[1] => register13[1].IN1
register13[2] => register13[2].IN1
register13[3] => register13[3].IN1
register13[4] => register13[4].IN1
register13[5] => register13[5].IN1
register13[6] => register13[6].IN1
register13[7] => register13[7].IN1
register13[8] => register13[8].IN1
register13[9] => register13[9].IN1
register13[10] => register13[10].IN1
register13[11] => register13[11].IN1
register13[12] => register13[12].IN1
register13[13] => register13[13].IN1
register13[14] => register13[14].IN1
register13[15] => register13[15].IN1
register13[16] => register13[16].IN1
register13[17] => register13[17].IN1
register13[18] => register13[18].IN1
register13[19] => register13[19].IN1
register13[20] => register13[20].IN1
register13[21] => register13[21].IN1
register13[22] => register13[22].IN1
register13[23] => register13[23].IN1
register13[24] => register13[24].IN1
register13[25] => register13[25].IN1
register13[26] => register13[26].IN1
register13[27] => register13[27].IN1
register13[28] => register13[28].IN1
register13[29] => register13[29].IN1
register13[30] => register13[30].IN1
register13[31] => register13[31].IN1
register14[0] => register14[0].IN1
register14[1] => register14[1].IN1
register14[2] => register14[2].IN1
register14[3] => register14[3].IN1
register14[4] => register14[4].IN1
register14[5] => register14[5].IN1
register14[6] => register14[6].IN1
register14[7] => register14[7].IN1
register14[8] => register14[8].IN1
register14[9] => register14[9].IN1
register14[10] => register14[10].IN1
register14[11] => register14[11].IN1
register14[12] => register14[12].IN1
register14[13] => register14[13].IN1
register14[14] => register14[14].IN1
register14[15] => register14[15].IN1
register14[16] => register14[16].IN1
register14[17] => register14[17].IN1
register14[18] => register14[18].IN1
register14[19] => register14[19].IN1
register14[20] => register14[20].IN1
register14[21] => register14[21].IN1
register14[22] => register14[22].IN1
register14[23] => register14[23].IN1
register14[24] => register14[24].IN1
register14[25] => register14[25].IN1
register14[26] => register14[26].IN1
register14[27] => register14[27].IN1
register14[28] => register14[28].IN1
register14[29] => register14[29].IN1
register14[30] => register14[30].IN1
register14[31] => register14[31].IN1
register15[0] => register15[0].IN1
register15[1] => register15[1].IN1
register15[2] => register15[2].IN1
register15[3] => register15[3].IN1
register15[4] => register15[4].IN1
register15[5] => register15[5].IN1
register15[6] => register15[6].IN1
register15[7] => register15[7].IN1
register15[8] => register15[8].IN1
register15[9] => register15[9].IN1
register15[10] => register15[10].IN1
register15[11] => register15[11].IN1
register15[12] => register15[12].IN1
register15[13] => register15[13].IN1
register15[14] => register15[14].IN1
register15[15] => register15[15].IN1
register15[16] => register15[16].IN1
register15[17] => register15[17].IN1
register15[18] => register15[18].IN1
register15[19] => register15[19].IN1
register15[20] => register15[20].IN1
register15[21] => register15[21].IN1
register15[22] => register15[22].IN1
register15[23] => register15[23].IN1
register15[24] => register15[24].IN1
register15[25] => register15[25].IN1
register15[26] => register15[26].IN1
register15[27] => register15[27].IN1
register15[28] => register15[28].IN1
register15[29] => register15[29].IN1
register15[30] => register15[30].IN1
register15[31] => register15[31].IN1
register16[0] => register16[0].IN1
register16[1] => register16[1].IN1
register16[2] => register16[2].IN1
register16[3] => register16[3].IN1
register16[4] => register16[4].IN1
register16[5] => register16[5].IN1
register16[6] => register16[6].IN1
register16[7] => register16[7].IN1
register16[8] => register16[8].IN1
register16[9] => register16[9].IN1
register16[10] => register16[10].IN1
register16[11] => register16[11].IN1
register16[12] => register16[12].IN1
register16[13] => register16[13].IN1
register16[14] => register16[14].IN1
register16[15] => register16[15].IN1
register16[16] => register16[16].IN1
register16[17] => register16[17].IN1
register16[18] => register16[18].IN1
register16[19] => register16[19].IN1
register16[20] => register16[20].IN1
register16[21] => register16[21].IN1
register16[22] => register16[22].IN1
register16[23] => register16[23].IN1
register16[24] => register16[24].IN1
register16[25] => register16[25].IN1
register16[26] => register16[26].IN1
register16[27] => register16[27].IN1
register16[28] => register16[28].IN1
register16[29] => register16[29].IN1
register16[30] => register16[30].IN1
register16[31] => register16[31].IN1
register17[0] => register17[0].IN1
register17[1] => register17[1].IN1
register17[2] => register17[2].IN1
register17[3] => register17[3].IN1
register17[4] => register17[4].IN1
register17[5] => register17[5].IN1
register17[6] => register17[6].IN1
register17[7] => register17[7].IN1
register17[8] => register17[8].IN1
register17[9] => register17[9].IN1
register17[10] => register17[10].IN1
register17[11] => register17[11].IN1
register17[12] => register17[12].IN1
register17[13] => register17[13].IN1
register17[14] => register17[14].IN1
register17[15] => register17[15].IN1
register17[16] => register17[16].IN1
register17[17] => register17[17].IN1
register17[18] => register17[18].IN1
register17[19] => register17[19].IN1
register17[20] => register17[20].IN1
register17[21] => register17[21].IN1
register17[22] => register17[22].IN1
register17[23] => register17[23].IN1
register17[24] => register17[24].IN1
register17[25] => register17[25].IN1
register17[26] => register17[26].IN1
register17[27] => register17[27].IN1
register17[28] => register17[28].IN1
register17[29] => register17[29].IN1
register17[30] => register17[30].IN1
register17[31] => register17[31].IN1
register18[0] => register18[0].IN1
register18[1] => register18[1].IN1
register18[2] => register18[2].IN1
register18[3] => register18[3].IN1
register18[4] => register18[4].IN1
register18[5] => register18[5].IN1
register18[6] => register18[6].IN1
register18[7] => register18[7].IN1
register18[8] => register18[8].IN1
register18[9] => register18[9].IN1
register18[10] => register18[10].IN1
register18[11] => register18[11].IN1
register18[12] => register18[12].IN1
register18[13] => register18[13].IN1
register18[14] => register18[14].IN1
register18[15] => register18[15].IN1
register18[16] => register18[16].IN1
register18[17] => register18[17].IN1
register18[18] => register18[18].IN1
register18[19] => register18[19].IN1
register18[20] => register18[20].IN1
register18[21] => register18[21].IN1
register18[22] => register18[22].IN1
register18[23] => register18[23].IN1
register18[24] => register18[24].IN1
register18[25] => register18[25].IN1
register18[26] => register18[26].IN1
register18[27] => register18[27].IN1
register18[28] => register18[28].IN1
register18[29] => register18[29].IN1
register18[30] => register18[30].IN1
register18[31] => register18[31].IN1
register19[0] => register19[0].IN1
register19[1] => register19[1].IN1
register19[2] => register19[2].IN1
register19[3] => register19[3].IN1
register19[4] => register19[4].IN1
register19[5] => register19[5].IN1
register19[6] => register19[6].IN1
register19[7] => register19[7].IN1
register19[8] => register19[8].IN1
register19[9] => register19[9].IN1
register19[10] => register19[10].IN1
register19[11] => register19[11].IN1
register19[12] => register19[12].IN1
register19[13] => register19[13].IN1
register19[14] => register19[14].IN1
register19[15] => register19[15].IN1
register19[16] => register19[16].IN1
register19[17] => register19[17].IN1
register19[18] => register19[18].IN1
register19[19] => register19[19].IN1
register19[20] => register19[20].IN1
register19[21] => register19[21].IN1
register19[22] => register19[22].IN1
register19[23] => register19[23].IN1
register19[24] => register19[24].IN1
register19[25] => register19[25].IN1
register19[26] => register19[26].IN1
register19[27] => register19[27].IN1
register19[28] => register19[28].IN1
register19[29] => register19[29].IN1
register19[30] => register19[30].IN1
register19[31] => register19[31].IN1
register20[0] => register20[0].IN1
register20[1] => register20[1].IN1
register20[2] => register20[2].IN1
register20[3] => register20[3].IN1
register20[4] => register20[4].IN1
register20[5] => register20[5].IN1
register20[6] => register20[6].IN1
register20[7] => register20[7].IN1
register20[8] => register20[8].IN1
register20[9] => register20[9].IN1
register20[10] => register20[10].IN1
register20[11] => register20[11].IN1
register20[12] => register20[12].IN1
register20[13] => register20[13].IN1
register20[14] => register20[14].IN1
register20[15] => register20[15].IN1
register20[16] => register20[16].IN1
register20[17] => register20[17].IN1
register20[18] => register20[18].IN1
register20[19] => register20[19].IN1
register20[20] => register20[20].IN1
register20[21] => register20[21].IN1
register20[22] => register20[22].IN1
register20[23] => register20[23].IN1
register20[24] => register20[24].IN1
register20[25] => register20[25].IN1
register20[26] => register20[26].IN1
register20[27] => register20[27].IN1
register20[28] => register20[28].IN1
register20[29] => register20[29].IN1
register20[30] => register20[30].IN1
register20[31] => register20[31].IN1
register21[0] => register21[0].IN1
register21[1] => register21[1].IN1
register21[2] => register21[2].IN1
register21[3] => register21[3].IN1
register21[4] => register21[4].IN1
register21[5] => register21[5].IN1
register21[6] => register21[6].IN1
register21[7] => register21[7].IN1
register21[8] => register21[8].IN1
register21[9] => register21[9].IN1
register21[10] => register21[10].IN1
register21[11] => register21[11].IN1
register21[12] => register21[12].IN1
register21[13] => register21[13].IN1
register21[14] => register21[14].IN1
register21[15] => register21[15].IN1
register21[16] => register21[16].IN1
register21[17] => register21[17].IN1
register21[18] => register21[18].IN1
register21[19] => register21[19].IN1
register21[20] => register21[20].IN1
register21[21] => register21[21].IN1
register21[22] => register21[22].IN1
register21[23] => register21[23].IN1
register21[24] => register21[24].IN1
register21[25] => register21[25].IN1
register21[26] => register21[26].IN1
register21[27] => register21[27].IN1
register21[28] => register21[28].IN1
register21[29] => register21[29].IN1
register21[30] => register21[30].IN1
register21[31] => register21[31].IN1
register22[0] => register22[0].IN1
register22[1] => register22[1].IN1
register22[2] => register22[2].IN1
register22[3] => register22[3].IN1
register22[4] => register22[4].IN1
register22[5] => register22[5].IN1
register22[6] => register22[6].IN1
register22[7] => register22[7].IN1
register22[8] => register22[8].IN1
register22[9] => register22[9].IN1
register22[10] => register22[10].IN1
register22[11] => register22[11].IN1
register22[12] => register22[12].IN1
register22[13] => register22[13].IN1
register22[14] => register22[14].IN1
register22[15] => register22[15].IN1
register22[16] => register22[16].IN1
register22[17] => register22[17].IN1
register22[18] => register22[18].IN1
register22[19] => register22[19].IN1
register22[20] => register22[20].IN1
register22[21] => register22[21].IN1
register22[22] => register22[22].IN1
register22[23] => register22[23].IN1
register22[24] => register22[24].IN1
register22[25] => register22[25].IN1
register22[26] => register22[26].IN1
register22[27] => register22[27].IN1
register22[28] => register22[28].IN1
register22[29] => register22[29].IN1
register22[30] => register22[30].IN1
register22[31] => register22[31].IN1
register23[0] => register23[0].IN1
register23[1] => register23[1].IN1
register23[2] => register23[2].IN1
register23[3] => register23[3].IN1
register23[4] => register23[4].IN1
register23[5] => register23[5].IN1
register23[6] => register23[6].IN1
register23[7] => register23[7].IN1
register23[8] => register23[8].IN1
register23[9] => register23[9].IN1
register23[10] => register23[10].IN1
register23[11] => register23[11].IN1
register23[12] => register23[12].IN1
register23[13] => register23[13].IN1
register23[14] => register23[14].IN1
register23[15] => register23[15].IN1
register23[16] => register23[16].IN1
register23[17] => register23[17].IN1
register23[18] => register23[18].IN1
register23[19] => register23[19].IN1
register23[20] => register23[20].IN1
register23[21] => register23[21].IN1
register23[22] => register23[22].IN1
register23[23] => register23[23].IN1
register23[24] => register23[24].IN1
register23[25] => register23[25].IN1
register23[26] => register23[26].IN1
register23[27] => register23[27].IN1
register23[28] => register23[28].IN1
register23[29] => register23[29].IN1
register23[30] => register23[30].IN1
register23[31] => register23[31].IN1
register24[0] => register24[0].IN1
register24[1] => register24[1].IN1
register24[2] => register24[2].IN1
register24[3] => register24[3].IN1
register24[4] => register24[4].IN1
register24[5] => register24[5].IN1
register24[6] => register24[6].IN1
register24[7] => register24[7].IN1
register24[8] => register24[8].IN1
register24[9] => register24[9].IN1
register24[10] => register24[10].IN1
register24[11] => register24[11].IN1
register24[12] => register24[12].IN1
register24[13] => register24[13].IN1
register24[14] => register24[14].IN1
register24[15] => register24[15].IN1
register24[16] => register24[16].IN1
register24[17] => register24[17].IN1
register24[18] => register24[18].IN1
register24[19] => register24[19].IN1
register24[20] => register24[20].IN1
register24[21] => register24[21].IN1
register24[22] => register24[22].IN1
register24[23] => register24[23].IN1
register24[24] => register24[24].IN1
register24[25] => register24[25].IN1
register24[26] => register24[26].IN1
register24[27] => register24[27].IN1
register24[28] => register24[28].IN1
register24[29] => register24[29].IN1
register24[30] => register24[30].IN1
register24[31] => register24[31].IN1
register25[0] => register25[0].IN1
register25[1] => register25[1].IN1
register25[2] => register25[2].IN1
register25[3] => register25[3].IN1
register25[4] => register25[4].IN1
register25[5] => register25[5].IN1
register25[6] => register25[6].IN1
register25[7] => register25[7].IN1
register25[8] => register25[8].IN1
register25[9] => register25[9].IN1
register25[10] => register25[10].IN1
register25[11] => register25[11].IN1
register25[12] => register25[12].IN1
register25[13] => register25[13].IN1
register25[14] => register25[14].IN1
register25[15] => register25[15].IN1
register25[16] => register25[16].IN1
register25[17] => register25[17].IN1
register25[18] => register25[18].IN1
register25[19] => register25[19].IN1
register25[20] => register25[20].IN1
register25[21] => register25[21].IN1
register25[22] => register25[22].IN1
register25[23] => register25[23].IN1
register25[24] => register25[24].IN1
register25[25] => register25[25].IN1
register25[26] => register25[26].IN1
register25[27] => register25[27].IN1
register25[28] => register25[28].IN1
register25[29] => register25[29].IN1
register25[30] => register25[30].IN1
register25[31] => register25[31].IN1
register26[0] => register26[0].IN1
register26[1] => register26[1].IN1
register26[2] => register26[2].IN1
register26[3] => register26[3].IN1
register26[4] => register26[4].IN1
register26[5] => register26[5].IN1
register26[6] => register26[6].IN1
register26[7] => register26[7].IN1
register26[8] => register26[8].IN1
register26[9] => register26[9].IN1
register26[10] => register26[10].IN1
register26[11] => register26[11].IN1
register26[12] => register26[12].IN1
register26[13] => register26[13].IN1
register26[14] => register26[14].IN1
register26[15] => register26[15].IN1
register26[16] => register26[16].IN1
register26[17] => register26[17].IN1
register26[18] => register26[18].IN1
register26[19] => register26[19].IN1
register26[20] => register26[20].IN1
register26[21] => register26[21].IN1
register26[22] => register26[22].IN1
register26[23] => register26[23].IN1
register26[24] => register26[24].IN1
register26[25] => register26[25].IN1
register26[26] => register26[26].IN1
register26[27] => register26[27].IN1
register26[28] => register26[28].IN1
register26[29] => register26[29].IN1
register26[30] => register26[30].IN1
register26[31] => register26[31].IN1
register27[0] => register27[0].IN1
register27[1] => register27[1].IN1
register27[2] => register27[2].IN1
register27[3] => register27[3].IN1
register27[4] => register27[4].IN1
register27[5] => register27[5].IN1
register27[6] => register27[6].IN1
register27[7] => register27[7].IN1
register27[8] => register27[8].IN1
register27[9] => register27[9].IN1
register27[10] => register27[10].IN1
register27[11] => register27[11].IN1
register27[12] => register27[12].IN1
register27[13] => register27[13].IN1
register27[14] => register27[14].IN1
register27[15] => register27[15].IN1
register27[16] => register27[16].IN1
register27[17] => register27[17].IN1
register27[18] => register27[18].IN1
register27[19] => register27[19].IN1
register27[20] => register27[20].IN1
register27[21] => register27[21].IN1
register27[22] => register27[22].IN1
register27[23] => register27[23].IN1
register27[24] => register27[24].IN1
register27[25] => register27[25].IN1
register27[26] => register27[26].IN1
register27[27] => register27[27].IN1
register27[28] => register27[28].IN1
register27[29] => register27[29].IN1
register27[30] => register27[30].IN1
register27[31] => register27[31].IN1
register28[0] => register28[0].IN1
register28[1] => register28[1].IN1
register28[2] => register28[2].IN1
register28[3] => register28[3].IN1
register28[4] => register28[4].IN1
register28[5] => register28[5].IN1
register28[6] => register28[6].IN1
register28[7] => register28[7].IN1
register28[8] => register28[8].IN1
register28[9] => register28[9].IN1
register28[10] => register28[10].IN1
register28[11] => register28[11].IN1
register28[12] => register28[12].IN1
register28[13] => register28[13].IN1
register28[14] => register28[14].IN1
register28[15] => register28[15].IN1
register28[16] => register28[16].IN1
register28[17] => register28[17].IN1
register28[18] => register28[18].IN1
register28[19] => register28[19].IN1
register28[20] => register28[20].IN1
register28[21] => register28[21].IN1
register28[22] => register28[22].IN1
register28[23] => register28[23].IN1
register28[24] => register28[24].IN1
register28[25] => register28[25].IN1
register28[26] => register28[26].IN1
register28[27] => register28[27].IN1
register28[28] => register28[28].IN1
register28[29] => register28[29].IN1
register28[30] => register28[30].IN1
register28[31] => register28[31].IN1
register29[0] => register29[0].IN1
register29[1] => register29[1].IN1
register29[2] => register29[2].IN1
register29[3] => register29[3].IN1
register29[4] => register29[4].IN1
register29[5] => register29[5].IN1
register29[6] => register29[6].IN1
register29[7] => register29[7].IN1
register29[8] => register29[8].IN1
register29[9] => register29[9].IN1
register29[10] => register29[10].IN1
register29[11] => register29[11].IN1
register29[12] => register29[12].IN1
register29[13] => register29[13].IN1
register29[14] => register29[14].IN1
register29[15] => register29[15].IN1
register29[16] => register29[16].IN1
register29[17] => register29[17].IN1
register29[18] => register29[18].IN1
register29[19] => register29[19].IN1
register29[20] => register29[20].IN1
register29[21] => register29[21].IN1
register29[22] => register29[22].IN1
register29[23] => register29[23].IN1
register29[24] => register29[24].IN1
register29[25] => register29[25].IN1
register29[26] => register29[26].IN1
register29[27] => register29[27].IN1
register29[28] => register29[28].IN1
register29[29] => register29[29].IN1
register29[30] => register29[30].IN1
register29[31] => register29[31].IN1
register30[0] => register30[0].IN1
register30[1] => register30[1].IN1
register30[2] => register30[2].IN1
register30[3] => register30[3].IN1
register30[4] => register30[4].IN1
register30[5] => register30[5].IN1
register30[6] => register30[6].IN1
register30[7] => register30[7].IN1
register30[8] => register30[8].IN1
register30[9] => register30[9].IN1
register30[10] => register30[10].IN1
register30[11] => register30[11].IN1
register30[12] => register30[12].IN1
register30[13] => register30[13].IN1
register30[14] => register30[14].IN1
register30[15] => register30[15].IN1
register30[16] => register30[16].IN1
register30[17] => register30[17].IN1
register30[18] => register30[18].IN1
register30[19] => register30[19].IN1
register30[20] => register30[20].IN1
register30[21] => register30[21].IN1
register30[22] => register30[22].IN1
register30[23] => register30[23].IN1
register30[24] => register30[24].IN1
register30[25] => register30[25].IN1
register30[26] => register30[26].IN1
register30[27] => register30[27].IN1
register30[28] => register30[28].IN1
register30[29] => register30[29].IN1
register30[30] => register30[30].IN1
register30[31] => register30[31].IN1
register31[0] => register31[0].IN1
register31[1] => register31[1].IN1
register31[2] => register31[2].IN1
register31[3] => register31[3].IN1
register31[4] => register31[4].IN1
register31[5] => register31[5].IN1
register31[6] => register31[6].IN1
register31[7] => register31[7].IN1
register31[8] => register31[8].IN1
register31[9] => register31[9].IN1
register31[10] => register31[10].IN1
register31[11] => register31[11].IN1
register31[12] => register31[12].IN1
register31[13] => register31[13].IN1
register31[14] => register31[14].IN1
register31[15] => register31[15].IN1
register31[16] => register31[16].IN1
register31[17] => register31[17].IN1
register31[18] => register31[18].IN1
register31[19] => register31[19].IN1
register31[20] => register31[20].IN1
register31[21] => register31[21].IN1
register31[22] => register31[22].IN1
register31[23] => register31[23].IN1
register31[24] => register31[24].IN1
register31[25] => register31[25].IN1
register31[26] => register31[26].IN1
register31[27] => register31[27].IN1
register31[28] => register31[28].IN1
register31[29] => register31[29].IN1
register31[30] => register31[30].IN1
register31[31] => register31[31].IN1
register_out[0] <= mux_four:mux_results.port6
register_out[1] <= mux_four:mux_results.port6
register_out[2] <= mux_four:mux_results.port6
register_out[3] <= mux_four:mux_results.port6
register_out[4] <= mux_four:mux_results.port6
register_out[5] <= mux_four:mux_results.port6
register_out[6] <= mux_four:mux_results.port6
register_out[7] <= mux_four:mux_results.port6
register_out[8] <= mux_four:mux_results.port6
register_out[9] <= mux_four:mux_results.port6
register_out[10] <= mux_four:mux_results.port6
register_out[11] <= mux_four:mux_results.port6
register_out[12] <= mux_four:mux_results.port6
register_out[13] <= mux_four:mux_results.port6
register_out[14] <= mux_four:mux_results.port6
register_out[15] <= mux_four:mux_results.port6
register_out[16] <= mux_four:mux_results.port6
register_out[17] <= mux_four:mux_results.port6
register_out[18] <= mux_four:mux_results.port6
register_out[19] <= mux_four:mux_results.port6
register_out[20] <= mux_four:mux_results.port6
register_out[21] <= mux_four:mux_results.port6
register_out[22] <= mux_four:mux_results.port6
register_out[23] <= mux_four:mux_results.port6
register_out[24] <= mux_four:mux_results.port6
register_out[25] <= mux_four:mux_results.port6
register_out[26] <= mux_four:mux_results.port6
register_out[27] <= mux_four:mux_results.port6
register_out[28] <= mux_four:mux_results.port6
register_out[29] <= mux_four:mux_results.port6
register_out[30] <= mux_four:mux_results.port6
register_out[31] <= mux_four:mux_results.port6


|skeleton|processor:my_processor|alu:aluer|mux_thirty_two:mux_for_alu_out|mux_eight:mux_eight_zero
three_bit_select[0] => two_of_three_bit_select[0].IN2
three_bit_select[1] => two_of_three_bit_select[1].IN2
three_bit_select[2] => register_out.OUTPUTSELECT
three_bit_select[2] => register_out.OUTPUTSELECT
three_bit_select[2] => register_out.OUTPUTSELECT
three_bit_select[2] => register_out.OUTPUTSELECT
three_bit_select[2] => register_out.OUTPUTSELECT
three_bit_select[2] => register_out.OUTPUTSELECT
three_bit_select[2] => register_out.OUTPUTSELECT
three_bit_select[2] => register_out.OUTPUTSELECT
three_bit_select[2] => register_out.OUTPUTSELECT
three_bit_select[2] => register_out.OUTPUTSELECT
three_bit_select[2] => register_out.OUTPUTSELECT
three_bit_select[2] => register_out.OUTPUTSELECT
three_bit_select[2] => register_out.OUTPUTSELECT
three_bit_select[2] => register_out.OUTPUTSELECT
three_bit_select[2] => register_out.OUTPUTSELECT
three_bit_select[2] => register_out.OUTPUTSELECT
three_bit_select[2] => register_out.OUTPUTSELECT
three_bit_select[2] => register_out.OUTPUTSELECT
three_bit_select[2] => register_out.OUTPUTSELECT
three_bit_select[2] => register_out.OUTPUTSELECT
three_bit_select[2] => register_out.OUTPUTSELECT
three_bit_select[2] => register_out.OUTPUTSELECT
three_bit_select[2] => register_out.OUTPUTSELECT
three_bit_select[2] => register_out.OUTPUTSELECT
three_bit_select[2] => register_out.OUTPUTSELECT
three_bit_select[2] => register_out.OUTPUTSELECT
three_bit_select[2] => register_out.OUTPUTSELECT
three_bit_select[2] => register_out.OUTPUTSELECT
three_bit_select[2] => register_out.OUTPUTSELECT
three_bit_select[2] => register_out.OUTPUTSELECT
three_bit_select[2] => register_out.OUTPUTSELECT
three_bit_select[2] => register_out.OUTPUTSELECT
register0[0] => register0[0].IN1
register0[1] => register0[1].IN1
register0[2] => register0[2].IN1
register0[3] => register0[3].IN1
register0[4] => register0[4].IN1
register0[5] => register0[5].IN1
register0[6] => register0[6].IN1
register0[7] => register0[7].IN1
register0[8] => register0[8].IN1
register0[9] => register0[9].IN1
register0[10] => register0[10].IN1
register0[11] => register0[11].IN1
register0[12] => register0[12].IN1
register0[13] => register0[13].IN1
register0[14] => register0[14].IN1
register0[15] => register0[15].IN1
register0[16] => register0[16].IN1
register0[17] => register0[17].IN1
register0[18] => register0[18].IN1
register0[19] => register0[19].IN1
register0[20] => register0[20].IN1
register0[21] => register0[21].IN1
register0[22] => register0[22].IN1
register0[23] => register0[23].IN1
register0[24] => register0[24].IN1
register0[25] => register0[25].IN1
register0[26] => register0[26].IN1
register0[27] => register0[27].IN1
register0[28] => register0[28].IN1
register0[29] => register0[29].IN1
register0[30] => register0[30].IN1
register0[31] => register0[31].IN1
register1[0] => register1[0].IN1
register1[1] => register1[1].IN1
register1[2] => register1[2].IN1
register1[3] => register1[3].IN1
register1[4] => register1[4].IN1
register1[5] => register1[5].IN1
register1[6] => register1[6].IN1
register1[7] => register1[7].IN1
register1[8] => register1[8].IN1
register1[9] => register1[9].IN1
register1[10] => register1[10].IN1
register1[11] => register1[11].IN1
register1[12] => register1[12].IN1
register1[13] => register1[13].IN1
register1[14] => register1[14].IN1
register1[15] => register1[15].IN1
register1[16] => register1[16].IN1
register1[17] => register1[17].IN1
register1[18] => register1[18].IN1
register1[19] => register1[19].IN1
register1[20] => register1[20].IN1
register1[21] => register1[21].IN1
register1[22] => register1[22].IN1
register1[23] => register1[23].IN1
register1[24] => register1[24].IN1
register1[25] => register1[25].IN1
register1[26] => register1[26].IN1
register1[27] => register1[27].IN1
register1[28] => register1[28].IN1
register1[29] => register1[29].IN1
register1[30] => register1[30].IN1
register1[31] => register1[31].IN1
register2[0] => register2[0].IN1
register2[1] => register2[1].IN1
register2[2] => register2[2].IN1
register2[3] => register2[3].IN1
register2[4] => register2[4].IN1
register2[5] => register2[5].IN1
register2[6] => register2[6].IN1
register2[7] => register2[7].IN1
register2[8] => register2[8].IN1
register2[9] => register2[9].IN1
register2[10] => register2[10].IN1
register2[11] => register2[11].IN1
register2[12] => register2[12].IN1
register2[13] => register2[13].IN1
register2[14] => register2[14].IN1
register2[15] => register2[15].IN1
register2[16] => register2[16].IN1
register2[17] => register2[17].IN1
register2[18] => register2[18].IN1
register2[19] => register2[19].IN1
register2[20] => register2[20].IN1
register2[21] => register2[21].IN1
register2[22] => register2[22].IN1
register2[23] => register2[23].IN1
register2[24] => register2[24].IN1
register2[25] => register2[25].IN1
register2[26] => register2[26].IN1
register2[27] => register2[27].IN1
register2[28] => register2[28].IN1
register2[29] => register2[29].IN1
register2[30] => register2[30].IN1
register2[31] => register2[31].IN1
register3[0] => register3[0].IN1
register3[1] => register3[1].IN1
register3[2] => register3[2].IN1
register3[3] => register3[3].IN1
register3[4] => register3[4].IN1
register3[5] => register3[5].IN1
register3[6] => register3[6].IN1
register3[7] => register3[7].IN1
register3[8] => register3[8].IN1
register3[9] => register3[9].IN1
register3[10] => register3[10].IN1
register3[11] => register3[11].IN1
register3[12] => register3[12].IN1
register3[13] => register3[13].IN1
register3[14] => register3[14].IN1
register3[15] => register3[15].IN1
register3[16] => register3[16].IN1
register3[17] => register3[17].IN1
register3[18] => register3[18].IN1
register3[19] => register3[19].IN1
register3[20] => register3[20].IN1
register3[21] => register3[21].IN1
register3[22] => register3[22].IN1
register3[23] => register3[23].IN1
register3[24] => register3[24].IN1
register3[25] => register3[25].IN1
register3[26] => register3[26].IN1
register3[27] => register3[27].IN1
register3[28] => register3[28].IN1
register3[29] => register3[29].IN1
register3[30] => register3[30].IN1
register3[31] => register3[31].IN1
register4[0] => register4[0].IN1
register4[1] => register4[1].IN1
register4[2] => register4[2].IN1
register4[3] => register4[3].IN1
register4[4] => register4[4].IN1
register4[5] => register4[5].IN1
register4[6] => register4[6].IN1
register4[7] => register4[7].IN1
register4[8] => register4[8].IN1
register4[9] => register4[9].IN1
register4[10] => register4[10].IN1
register4[11] => register4[11].IN1
register4[12] => register4[12].IN1
register4[13] => register4[13].IN1
register4[14] => register4[14].IN1
register4[15] => register4[15].IN1
register4[16] => register4[16].IN1
register4[17] => register4[17].IN1
register4[18] => register4[18].IN1
register4[19] => register4[19].IN1
register4[20] => register4[20].IN1
register4[21] => register4[21].IN1
register4[22] => register4[22].IN1
register4[23] => register4[23].IN1
register4[24] => register4[24].IN1
register4[25] => register4[25].IN1
register4[26] => register4[26].IN1
register4[27] => register4[27].IN1
register4[28] => register4[28].IN1
register4[29] => register4[29].IN1
register4[30] => register4[30].IN1
register4[31] => register4[31].IN1
register5[0] => register5[0].IN1
register5[1] => register5[1].IN1
register5[2] => register5[2].IN1
register5[3] => register5[3].IN1
register5[4] => register5[4].IN1
register5[5] => register5[5].IN1
register5[6] => register5[6].IN1
register5[7] => register5[7].IN1
register5[8] => register5[8].IN1
register5[9] => register5[9].IN1
register5[10] => register5[10].IN1
register5[11] => register5[11].IN1
register5[12] => register5[12].IN1
register5[13] => register5[13].IN1
register5[14] => register5[14].IN1
register5[15] => register5[15].IN1
register5[16] => register5[16].IN1
register5[17] => register5[17].IN1
register5[18] => register5[18].IN1
register5[19] => register5[19].IN1
register5[20] => register5[20].IN1
register5[21] => register5[21].IN1
register5[22] => register5[22].IN1
register5[23] => register5[23].IN1
register5[24] => register5[24].IN1
register5[25] => register5[25].IN1
register5[26] => register5[26].IN1
register5[27] => register5[27].IN1
register5[28] => register5[28].IN1
register5[29] => register5[29].IN1
register5[30] => register5[30].IN1
register5[31] => register5[31].IN1
register6[0] => register6[0].IN1
register6[1] => register6[1].IN1
register6[2] => register6[2].IN1
register6[3] => register6[3].IN1
register6[4] => register6[4].IN1
register6[5] => register6[5].IN1
register6[6] => register6[6].IN1
register6[7] => register6[7].IN1
register6[8] => register6[8].IN1
register6[9] => register6[9].IN1
register6[10] => register6[10].IN1
register6[11] => register6[11].IN1
register6[12] => register6[12].IN1
register6[13] => register6[13].IN1
register6[14] => register6[14].IN1
register6[15] => register6[15].IN1
register6[16] => register6[16].IN1
register6[17] => register6[17].IN1
register6[18] => register6[18].IN1
register6[19] => register6[19].IN1
register6[20] => register6[20].IN1
register6[21] => register6[21].IN1
register6[22] => register6[22].IN1
register6[23] => register6[23].IN1
register6[24] => register6[24].IN1
register6[25] => register6[25].IN1
register6[26] => register6[26].IN1
register6[27] => register6[27].IN1
register6[28] => register6[28].IN1
register6[29] => register6[29].IN1
register6[30] => register6[30].IN1
register6[31] => register6[31].IN1
register7[0] => register7[0].IN1
register7[1] => register7[1].IN1
register7[2] => register7[2].IN1
register7[3] => register7[3].IN1
register7[4] => register7[4].IN1
register7[5] => register7[5].IN1
register7[6] => register7[6].IN1
register7[7] => register7[7].IN1
register7[8] => register7[8].IN1
register7[9] => register7[9].IN1
register7[10] => register7[10].IN1
register7[11] => register7[11].IN1
register7[12] => register7[12].IN1
register7[13] => register7[13].IN1
register7[14] => register7[14].IN1
register7[15] => register7[15].IN1
register7[16] => register7[16].IN1
register7[17] => register7[17].IN1
register7[18] => register7[18].IN1
register7[19] => register7[19].IN1
register7[20] => register7[20].IN1
register7[21] => register7[21].IN1
register7[22] => register7[22].IN1
register7[23] => register7[23].IN1
register7[24] => register7[24].IN1
register7[25] => register7[25].IN1
register7[26] => register7[26].IN1
register7[27] => register7[27].IN1
register7[28] => register7[28].IN1
register7[29] => register7[29].IN1
register7[30] => register7[30].IN1
register7[31] => register7[31].IN1
register_out[0] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[1] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[2] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[3] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[4] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[5] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[6] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[7] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[8] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[9] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[10] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[11] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[12] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[13] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[14] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[15] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[16] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[17] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[18] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[19] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[20] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[21] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[22] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[23] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[24] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[25] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[26] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[27] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[28] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[29] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[30] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[31] <= register_out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:my_processor|alu:aluer|mux_thirty_two:mux_for_alu_out|mux_eight:mux_eight_zero|mux_four:mux_four_zero
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
low_bit_select => bracket0[31].OUTPUTSELECT
low_bit_select => bracket0[30].OUTPUTSELECT
low_bit_select => bracket0[29].OUTPUTSELECT
low_bit_select => bracket0[28].OUTPUTSELECT
low_bit_select => bracket0[27].OUTPUTSELECT
low_bit_select => bracket0[26].OUTPUTSELECT
low_bit_select => bracket0[25].OUTPUTSELECT
low_bit_select => bracket0[24].OUTPUTSELECT
low_bit_select => bracket0[23].OUTPUTSELECT
low_bit_select => bracket0[22].OUTPUTSELECT
low_bit_select => bracket0[21].OUTPUTSELECT
low_bit_select => bracket0[20].OUTPUTSELECT
low_bit_select => bracket0[19].OUTPUTSELECT
low_bit_select => bracket0[18].OUTPUTSELECT
low_bit_select => bracket0[17].OUTPUTSELECT
low_bit_select => bracket0[16].OUTPUTSELECT
low_bit_select => bracket0[15].OUTPUTSELECT
low_bit_select => bracket0[14].OUTPUTSELECT
low_bit_select => bracket0[13].OUTPUTSELECT
low_bit_select => bracket0[12].OUTPUTSELECT
low_bit_select => bracket0[11].OUTPUTSELECT
low_bit_select => bracket0[10].OUTPUTSELECT
low_bit_select => bracket0[9].OUTPUTSELECT
low_bit_select => bracket0[8].OUTPUTSELECT
low_bit_select => bracket0[7].OUTPUTSELECT
low_bit_select => bracket0[6].OUTPUTSELECT
low_bit_select => bracket0[5].OUTPUTSELECT
low_bit_select => bracket0[4].OUTPUTSELECT
low_bit_select => bracket0[3].OUTPUTSELECT
low_bit_select => bracket0[2].OUTPUTSELECT
low_bit_select => bracket0[1].OUTPUTSELECT
low_bit_select => bracket0[0].OUTPUTSELECT
low_bit_select => bracket1[31].OUTPUTSELECT
low_bit_select => bracket1[30].OUTPUTSELECT
low_bit_select => bracket1[29].OUTPUTSELECT
low_bit_select => bracket1[28].OUTPUTSELECT
low_bit_select => bracket1[27].OUTPUTSELECT
low_bit_select => bracket1[26].OUTPUTSELECT
low_bit_select => bracket1[25].OUTPUTSELECT
low_bit_select => bracket1[24].OUTPUTSELECT
low_bit_select => bracket1[23].OUTPUTSELECT
low_bit_select => bracket1[22].OUTPUTSELECT
low_bit_select => bracket1[21].OUTPUTSELECT
low_bit_select => bracket1[20].OUTPUTSELECT
low_bit_select => bracket1[19].OUTPUTSELECT
low_bit_select => bracket1[18].OUTPUTSELECT
low_bit_select => bracket1[17].OUTPUTSELECT
low_bit_select => bracket1[16].OUTPUTSELECT
low_bit_select => bracket1[15].OUTPUTSELECT
low_bit_select => bracket1[14].OUTPUTSELECT
low_bit_select => bracket1[13].OUTPUTSELECT
low_bit_select => bracket1[12].OUTPUTSELECT
low_bit_select => bracket1[11].OUTPUTSELECT
low_bit_select => bracket1[10].OUTPUTSELECT
low_bit_select => bracket1[9].OUTPUTSELECT
low_bit_select => bracket1[8].OUTPUTSELECT
low_bit_select => bracket1[7].OUTPUTSELECT
low_bit_select => bracket1[6].OUTPUTSELECT
low_bit_select => bracket1[5].OUTPUTSELECT
low_bit_select => bracket1[4].OUTPUTSELECT
low_bit_select => bracket1[3].OUTPUTSELECT
low_bit_select => bracket1[2].OUTPUTSELECT
low_bit_select => bracket1[1].OUTPUTSELECT
low_bit_select => bracket1[0].OUTPUTSELECT
register0[0] => bracket0[0].DATAA
register0[1] => bracket0[1].DATAA
register0[2] => bracket0[2].DATAA
register0[3] => bracket0[3].DATAA
register0[4] => bracket0[4].DATAA
register0[5] => bracket0[5].DATAA
register0[6] => bracket0[6].DATAA
register0[7] => bracket0[7].DATAA
register0[8] => bracket0[8].DATAA
register0[9] => bracket0[9].DATAA
register0[10] => bracket0[10].DATAA
register0[11] => bracket0[11].DATAA
register0[12] => bracket0[12].DATAA
register0[13] => bracket0[13].DATAA
register0[14] => bracket0[14].DATAA
register0[15] => bracket0[15].DATAA
register0[16] => bracket0[16].DATAA
register0[17] => bracket0[17].DATAA
register0[18] => bracket0[18].DATAA
register0[19] => bracket0[19].DATAA
register0[20] => bracket0[20].DATAA
register0[21] => bracket0[21].DATAA
register0[22] => bracket0[22].DATAA
register0[23] => bracket0[23].DATAA
register0[24] => bracket0[24].DATAA
register0[25] => bracket0[25].DATAA
register0[26] => bracket0[26].DATAA
register0[27] => bracket0[27].DATAA
register0[28] => bracket0[28].DATAA
register0[29] => bracket0[29].DATAA
register0[30] => bracket0[30].DATAA
register0[31] => bracket0[31].DATAA
register1[0] => bracket0[0].DATAB
register1[1] => bracket0[1].DATAB
register1[2] => bracket0[2].DATAB
register1[3] => bracket0[3].DATAB
register1[4] => bracket0[4].DATAB
register1[5] => bracket0[5].DATAB
register1[6] => bracket0[6].DATAB
register1[7] => bracket0[7].DATAB
register1[8] => bracket0[8].DATAB
register1[9] => bracket0[9].DATAB
register1[10] => bracket0[10].DATAB
register1[11] => bracket0[11].DATAB
register1[12] => bracket0[12].DATAB
register1[13] => bracket0[13].DATAB
register1[14] => bracket0[14].DATAB
register1[15] => bracket0[15].DATAB
register1[16] => bracket0[16].DATAB
register1[17] => bracket0[17].DATAB
register1[18] => bracket0[18].DATAB
register1[19] => bracket0[19].DATAB
register1[20] => bracket0[20].DATAB
register1[21] => bracket0[21].DATAB
register1[22] => bracket0[22].DATAB
register1[23] => bracket0[23].DATAB
register1[24] => bracket0[24].DATAB
register1[25] => bracket0[25].DATAB
register1[26] => bracket0[26].DATAB
register1[27] => bracket0[27].DATAB
register1[28] => bracket0[28].DATAB
register1[29] => bracket0[29].DATAB
register1[30] => bracket0[30].DATAB
register1[31] => bracket0[31].DATAB
register2[0] => bracket1[0].DATAA
register2[1] => bracket1[1].DATAA
register2[2] => bracket1[2].DATAA
register2[3] => bracket1[3].DATAA
register2[4] => bracket1[4].DATAA
register2[5] => bracket1[5].DATAA
register2[6] => bracket1[6].DATAA
register2[7] => bracket1[7].DATAA
register2[8] => bracket1[8].DATAA
register2[9] => bracket1[9].DATAA
register2[10] => bracket1[10].DATAA
register2[11] => bracket1[11].DATAA
register2[12] => bracket1[12].DATAA
register2[13] => bracket1[13].DATAA
register2[14] => bracket1[14].DATAA
register2[15] => bracket1[15].DATAA
register2[16] => bracket1[16].DATAA
register2[17] => bracket1[17].DATAA
register2[18] => bracket1[18].DATAA
register2[19] => bracket1[19].DATAA
register2[20] => bracket1[20].DATAA
register2[21] => bracket1[21].DATAA
register2[22] => bracket1[22].DATAA
register2[23] => bracket1[23].DATAA
register2[24] => bracket1[24].DATAA
register2[25] => bracket1[25].DATAA
register2[26] => bracket1[26].DATAA
register2[27] => bracket1[27].DATAA
register2[28] => bracket1[28].DATAA
register2[29] => bracket1[29].DATAA
register2[30] => bracket1[30].DATAA
register2[31] => bracket1[31].DATAA
register3[0] => bracket1[0].DATAB
register3[1] => bracket1[1].DATAB
register3[2] => bracket1[2].DATAB
register3[3] => bracket1[3].DATAB
register3[4] => bracket1[4].DATAB
register3[5] => bracket1[5].DATAB
register3[6] => bracket1[6].DATAB
register3[7] => bracket1[7].DATAB
register3[8] => bracket1[8].DATAB
register3[9] => bracket1[9].DATAB
register3[10] => bracket1[10].DATAB
register3[11] => bracket1[11].DATAB
register3[12] => bracket1[12].DATAB
register3[13] => bracket1[13].DATAB
register3[14] => bracket1[14].DATAB
register3[15] => bracket1[15].DATAB
register3[16] => bracket1[16].DATAB
register3[17] => bracket1[17].DATAB
register3[18] => bracket1[18].DATAB
register3[19] => bracket1[19].DATAB
register3[20] => bracket1[20].DATAB
register3[21] => bracket1[21].DATAB
register3[22] => bracket1[22].DATAB
register3[23] => bracket1[23].DATAB
register3[24] => bracket1[24].DATAB
register3[25] => bracket1[25].DATAB
register3[26] => bracket1[26].DATAB
register3[27] => bracket1[27].DATAB
register3[28] => bracket1[28].DATAB
register3[29] => bracket1[29].DATAB
register3[30] => bracket1[30].DATAB
register3[31] => bracket1[31].DATAB
register_out[0] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[1] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[2] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[3] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[4] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[5] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[6] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[7] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[8] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[9] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[10] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[11] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[12] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[13] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[14] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[15] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[16] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[17] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[18] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[19] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[20] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[21] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[22] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[23] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[24] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[25] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[26] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[27] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[28] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[29] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[30] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[31] <= register_out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:my_processor|alu:aluer|mux_thirty_two:mux_for_alu_out|mux_eight:mux_eight_zero|mux_four:mux_four_one
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
low_bit_select => bracket0[31].OUTPUTSELECT
low_bit_select => bracket0[30].OUTPUTSELECT
low_bit_select => bracket0[29].OUTPUTSELECT
low_bit_select => bracket0[28].OUTPUTSELECT
low_bit_select => bracket0[27].OUTPUTSELECT
low_bit_select => bracket0[26].OUTPUTSELECT
low_bit_select => bracket0[25].OUTPUTSELECT
low_bit_select => bracket0[24].OUTPUTSELECT
low_bit_select => bracket0[23].OUTPUTSELECT
low_bit_select => bracket0[22].OUTPUTSELECT
low_bit_select => bracket0[21].OUTPUTSELECT
low_bit_select => bracket0[20].OUTPUTSELECT
low_bit_select => bracket0[19].OUTPUTSELECT
low_bit_select => bracket0[18].OUTPUTSELECT
low_bit_select => bracket0[17].OUTPUTSELECT
low_bit_select => bracket0[16].OUTPUTSELECT
low_bit_select => bracket0[15].OUTPUTSELECT
low_bit_select => bracket0[14].OUTPUTSELECT
low_bit_select => bracket0[13].OUTPUTSELECT
low_bit_select => bracket0[12].OUTPUTSELECT
low_bit_select => bracket0[11].OUTPUTSELECT
low_bit_select => bracket0[10].OUTPUTSELECT
low_bit_select => bracket0[9].OUTPUTSELECT
low_bit_select => bracket0[8].OUTPUTSELECT
low_bit_select => bracket0[7].OUTPUTSELECT
low_bit_select => bracket0[6].OUTPUTSELECT
low_bit_select => bracket0[5].OUTPUTSELECT
low_bit_select => bracket0[4].OUTPUTSELECT
low_bit_select => bracket0[3].OUTPUTSELECT
low_bit_select => bracket0[2].OUTPUTSELECT
low_bit_select => bracket0[1].OUTPUTSELECT
low_bit_select => bracket0[0].OUTPUTSELECT
low_bit_select => bracket1[31].OUTPUTSELECT
low_bit_select => bracket1[30].OUTPUTSELECT
low_bit_select => bracket1[29].OUTPUTSELECT
low_bit_select => bracket1[28].OUTPUTSELECT
low_bit_select => bracket1[27].OUTPUTSELECT
low_bit_select => bracket1[26].OUTPUTSELECT
low_bit_select => bracket1[25].OUTPUTSELECT
low_bit_select => bracket1[24].OUTPUTSELECT
low_bit_select => bracket1[23].OUTPUTSELECT
low_bit_select => bracket1[22].OUTPUTSELECT
low_bit_select => bracket1[21].OUTPUTSELECT
low_bit_select => bracket1[20].OUTPUTSELECT
low_bit_select => bracket1[19].OUTPUTSELECT
low_bit_select => bracket1[18].OUTPUTSELECT
low_bit_select => bracket1[17].OUTPUTSELECT
low_bit_select => bracket1[16].OUTPUTSELECT
low_bit_select => bracket1[15].OUTPUTSELECT
low_bit_select => bracket1[14].OUTPUTSELECT
low_bit_select => bracket1[13].OUTPUTSELECT
low_bit_select => bracket1[12].OUTPUTSELECT
low_bit_select => bracket1[11].OUTPUTSELECT
low_bit_select => bracket1[10].OUTPUTSELECT
low_bit_select => bracket1[9].OUTPUTSELECT
low_bit_select => bracket1[8].OUTPUTSELECT
low_bit_select => bracket1[7].OUTPUTSELECT
low_bit_select => bracket1[6].OUTPUTSELECT
low_bit_select => bracket1[5].OUTPUTSELECT
low_bit_select => bracket1[4].OUTPUTSELECT
low_bit_select => bracket1[3].OUTPUTSELECT
low_bit_select => bracket1[2].OUTPUTSELECT
low_bit_select => bracket1[1].OUTPUTSELECT
low_bit_select => bracket1[0].OUTPUTSELECT
register0[0] => bracket0[0].DATAA
register0[1] => bracket0[1].DATAA
register0[2] => bracket0[2].DATAA
register0[3] => bracket0[3].DATAA
register0[4] => bracket0[4].DATAA
register0[5] => bracket0[5].DATAA
register0[6] => bracket0[6].DATAA
register0[7] => bracket0[7].DATAA
register0[8] => bracket0[8].DATAA
register0[9] => bracket0[9].DATAA
register0[10] => bracket0[10].DATAA
register0[11] => bracket0[11].DATAA
register0[12] => bracket0[12].DATAA
register0[13] => bracket0[13].DATAA
register0[14] => bracket0[14].DATAA
register0[15] => bracket0[15].DATAA
register0[16] => bracket0[16].DATAA
register0[17] => bracket0[17].DATAA
register0[18] => bracket0[18].DATAA
register0[19] => bracket0[19].DATAA
register0[20] => bracket0[20].DATAA
register0[21] => bracket0[21].DATAA
register0[22] => bracket0[22].DATAA
register0[23] => bracket0[23].DATAA
register0[24] => bracket0[24].DATAA
register0[25] => bracket0[25].DATAA
register0[26] => bracket0[26].DATAA
register0[27] => bracket0[27].DATAA
register0[28] => bracket0[28].DATAA
register0[29] => bracket0[29].DATAA
register0[30] => bracket0[30].DATAA
register0[31] => bracket0[31].DATAA
register1[0] => bracket0[0].DATAB
register1[1] => bracket0[1].DATAB
register1[2] => bracket0[2].DATAB
register1[3] => bracket0[3].DATAB
register1[4] => bracket0[4].DATAB
register1[5] => bracket0[5].DATAB
register1[6] => bracket0[6].DATAB
register1[7] => bracket0[7].DATAB
register1[8] => bracket0[8].DATAB
register1[9] => bracket0[9].DATAB
register1[10] => bracket0[10].DATAB
register1[11] => bracket0[11].DATAB
register1[12] => bracket0[12].DATAB
register1[13] => bracket0[13].DATAB
register1[14] => bracket0[14].DATAB
register1[15] => bracket0[15].DATAB
register1[16] => bracket0[16].DATAB
register1[17] => bracket0[17].DATAB
register1[18] => bracket0[18].DATAB
register1[19] => bracket0[19].DATAB
register1[20] => bracket0[20].DATAB
register1[21] => bracket0[21].DATAB
register1[22] => bracket0[22].DATAB
register1[23] => bracket0[23].DATAB
register1[24] => bracket0[24].DATAB
register1[25] => bracket0[25].DATAB
register1[26] => bracket0[26].DATAB
register1[27] => bracket0[27].DATAB
register1[28] => bracket0[28].DATAB
register1[29] => bracket0[29].DATAB
register1[30] => bracket0[30].DATAB
register1[31] => bracket0[31].DATAB
register2[0] => bracket1[0].DATAA
register2[1] => bracket1[1].DATAA
register2[2] => bracket1[2].DATAA
register2[3] => bracket1[3].DATAA
register2[4] => bracket1[4].DATAA
register2[5] => bracket1[5].DATAA
register2[6] => bracket1[6].DATAA
register2[7] => bracket1[7].DATAA
register2[8] => bracket1[8].DATAA
register2[9] => bracket1[9].DATAA
register2[10] => bracket1[10].DATAA
register2[11] => bracket1[11].DATAA
register2[12] => bracket1[12].DATAA
register2[13] => bracket1[13].DATAA
register2[14] => bracket1[14].DATAA
register2[15] => bracket1[15].DATAA
register2[16] => bracket1[16].DATAA
register2[17] => bracket1[17].DATAA
register2[18] => bracket1[18].DATAA
register2[19] => bracket1[19].DATAA
register2[20] => bracket1[20].DATAA
register2[21] => bracket1[21].DATAA
register2[22] => bracket1[22].DATAA
register2[23] => bracket1[23].DATAA
register2[24] => bracket1[24].DATAA
register2[25] => bracket1[25].DATAA
register2[26] => bracket1[26].DATAA
register2[27] => bracket1[27].DATAA
register2[28] => bracket1[28].DATAA
register2[29] => bracket1[29].DATAA
register2[30] => bracket1[30].DATAA
register2[31] => bracket1[31].DATAA
register3[0] => bracket1[0].DATAB
register3[1] => bracket1[1].DATAB
register3[2] => bracket1[2].DATAB
register3[3] => bracket1[3].DATAB
register3[4] => bracket1[4].DATAB
register3[5] => bracket1[5].DATAB
register3[6] => bracket1[6].DATAB
register3[7] => bracket1[7].DATAB
register3[8] => bracket1[8].DATAB
register3[9] => bracket1[9].DATAB
register3[10] => bracket1[10].DATAB
register3[11] => bracket1[11].DATAB
register3[12] => bracket1[12].DATAB
register3[13] => bracket1[13].DATAB
register3[14] => bracket1[14].DATAB
register3[15] => bracket1[15].DATAB
register3[16] => bracket1[16].DATAB
register3[17] => bracket1[17].DATAB
register3[18] => bracket1[18].DATAB
register3[19] => bracket1[19].DATAB
register3[20] => bracket1[20].DATAB
register3[21] => bracket1[21].DATAB
register3[22] => bracket1[22].DATAB
register3[23] => bracket1[23].DATAB
register3[24] => bracket1[24].DATAB
register3[25] => bracket1[25].DATAB
register3[26] => bracket1[26].DATAB
register3[27] => bracket1[27].DATAB
register3[28] => bracket1[28].DATAB
register3[29] => bracket1[29].DATAB
register3[30] => bracket1[30].DATAB
register3[31] => bracket1[31].DATAB
register_out[0] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[1] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[2] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[3] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[4] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[5] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[6] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[7] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[8] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[9] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[10] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[11] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[12] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[13] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[14] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[15] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[16] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[17] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[18] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[19] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[20] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[21] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[22] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[23] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[24] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[25] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[26] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[27] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[28] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[29] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[30] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[31] <= register_out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:my_processor|alu:aluer|mux_thirty_two:mux_for_alu_out|mux_eight:mux_eight_one
three_bit_select[0] => two_of_three_bit_select[0].IN2
three_bit_select[1] => two_of_three_bit_select[1].IN2
three_bit_select[2] => register_out.OUTPUTSELECT
three_bit_select[2] => register_out.OUTPUTSELECT
three_bit_select[2] => register_out.OUTPUTSELECT
three_bit_select[2] => register_out.OUTPUTSELECT
three_bit_select[2] => register_out.OUTPUTSELECT
three_bit_select[2] => register_out.OUTPUTSELECT
three_bit_select[2] => register_out.OUTPUTSELECT
three_bit_select[2] => register_out.OUTPUTSELECT
three_bit_select[2] => register_out.OUTPUTSELECT
three_bit_select[2] => register_out.OUTPUTSELECT
three_bit_select[2] => register_out.OUTPUTSELECT
three_bit_select[2] => register_out.OUTPUTSELECT
three_bit_select[2] => register_out.OUTPUTSELECT
three_bit_select[2] => register_out.OUTPUTSELECT
three_bit_select[2] => register_out.OUTPUTSELECT
three_bit_select[2] => register_out.OUTPUTSELECT
three_bit_select[2] => register_out.OUTPUTSELECT
three_bit_select[2] => register_out.OUTPUTSELECT
three_bit_select[2] => register_out.OUTPUTSELECT
three_bit_select[2] => register_out.OUTPUTSELECT
three_bit_select[2] => register_out.OUTPUTSELECT
three_bit_select[2] => register_out.OUTPUTSELECT
three_bit_select[2] => register_out.OUTPUTSELECT
three_bit_select[2] => register_out.OUTPUTSELECT
three_bit_select[2] => register_out.OUTPUTSELECT
three_bit_select[2] => register_out.OUTPUTSELECT
three_bit_select[2] => register_out.OUTPUTSELECT
three_bit_select[2] => register_out.OUTPUTSELECT
three_bit_select[2] => register_out.OUTPUTSELECT
three_bit_select[2] => register_out.OUTPUTSELECT
three_bit_select[2] => register_out.OUTPUTSELECT
three_bit_select[2] => register_out.OUTPUTSELECT
register0[0] => register0[0].IN1
register0[1] => register0[1].IN1
register0[2] => register0[2].IN1
register0[3] => register0[3].IN1
register0[4] => register0[4].IN1
register0[5] => register0[5].IN1
register0[6] => register0[6].IN1
register0[7] => register0[7].IN1
register0[8] => register0[8].IN1
register0[9] => register0[9].IN1
register0[10] => register0[10].IN1
register0[11] => register0[11].IN1
register0[12] => register0[12].IN1
register0[13] => register0[13].IN1
register0[14] => register0[14].IN1
register0[15] => register0[15].IN1
register0[16] => register0[16].IN1
register0[17] => register0[17].IN1
register0[18] => register0[18].IN1
register0[19] => register0[19].IN1
register0[20] => register0[20].IN1
register0[21] => register0[21].IN1
register0[22] => register0[22].IN1
register0[23] => register0[23].IN1
register0[24] => register0[24].IN1
register0[25] => register0[25].IN1
register0[26] => register0[26].IN1
register0[27] => register0[27].IN1
register0[28] => register0[28].IN1
register0[29] => register0[29].IN1
register0[30] => register0[30].IN1
register0[31] => register0[31].IN1
register1[0] => register1[0].IN1
register1[1] => register1[1].IN1
register1[2] => register1[2].IN1
register1[3] => register1[3].IN1
register1[4] => register1[4].IN1
register1[5] => register1[5].IN1
register1[6] => register1[6].IN1
register1[7] => register1[7].IN1
register1[8] => register1[8].IN1
register1[9] => register1[9].IN1
register1[10] => register1[10].IN1
register1[11] => register1[11].IN1
register1[12] => register1[12].IN1
register1[13] => register1[13].IN1
register1[14] => register1[14].IN1
register1[15] => register1[15].IN1
register1[16] => register1[16].IN1
register1[17] => register1[17].IN1
register1[18] => register1[18].IN1
register1[19] => register1[19].IN1
register1[20] => register1[20].IN1
register1[21] => register1[21].IN1
register1[22] => register1[22].IN1
register1[23] => register1[23].IN1
register1[24] => register1[24].IN1
register1[25] => register1[25].IN1
register1[26] => register1[26].IN1
register1[27] => register1[27].IN1
register1[28] => register1[28].IN1
register1[29] => register1[29].IN1
register1[30] => register1[30].IN1
register1[31] => register1[31].IN1
register2[0] => register2[0].IN1
register2[1] => register2[1].IN1
register2[2] => register2[2].IN1
register2[3] => register2[3].IN1
register2[4] => register2[4].IN1
register2[5] => register2[5].IN1
register2[6] => register2[6].IN1
register2[7] => register2[7].IN1
register2[8] => register2[8].IN1
register2[9] => register2[9].IN1
register2[10] => register2[10].IN1
register2[11] => register2[11].IN1
register2[12] => register2[12].IN1
register2[13] => register2[13].IN1
register2[14] => register2[14].IN1
register2[15] => register2[15].IN1
register2[16] => register2[16].IN1
register2[17] => register2[17].IN1
register2[18] => register2[18].IN1
register2[19] => register2[19].IN1
register2[20] => register2[20].IN1
register2[21] => register2[21].IN1
register2[22] => register2[22].IN1
register2[23] => register2[23].IN1
register2[24] => register2[24].IN1
register2[25] => register2[25].IN1
register2[26] => register2[26].IN1
register2[27] => register2[27].IN1
register2[28] => register2[28].IN1
register2[29] => register2[29].IN1
register2[30] => register2[30].IN1
register2[31] => register2[31].IN1
register3[0] => register3[0].IN1
register3[1] => register3[1].IN1
register3[2] => register3[2].IN1
register3[3] => register3[3].IN1
register3[4] => register3[4].IN1
register3[5] => register3[5].IN1
register3[6] => register3[6].IN1
register3[7] => register3[7].IN1
register3[8] => register3[8].IN1
register3[9] => register3[9].IN1
register3[10] => register3[10].IN1
register3[11] => register3[11].IN1
register3[12] => register3[12].IN1
register3[13] => register3[13].IN1
register3[14] => register3[14].IN1
register3[15] => register3[15].IN1
register3[16] => register3[16].IN1
register3[17] => register3[17].IN1
register3[18] => register3[18].IN1
register3[19] => register3[19].IN1
register3[20] => register3[20].IN1
register3[21] => register3[21].IN1
register3[22] => register3[22].IN1
register3[23] => register3[23].IN1
register3[24] => register3[24].IN1
register3[25] => register3[25].IN1
register3[26] => register3[26].IN1
register3[27] => register3[27].IN1
register3[28] => register3[28].IN1
register3[29] => register3[29].IN1
register3[30] => register3[30].IN1
register3[31] => register3[31].IN1
register4[0] => register4[0].IN1
register4[1] => register4[1].IN1
register4[2] => register4[2].IN1
register4[3] => register4[3].IN1
register4[4] => register4[4].IN1
register4[5] => register4[5].IN1
register4[6] => register4[6].IN1
register4[7] => register4[7].IN1
register4[8] => register4[8].IN1
register4[9] => register4[9].IN1
register4[10] => register4[10].IN1
register4[11] => register4[11].IN1
register4[12] => register4[12].IN1
register4[13] => register4[13].IN1
register4[14] => register4[14].IN1
register4[15] => register4[15].IN1
register4[16] => register4[16].IN1
register4[17] => register4[17].IN1
register4[18] => register4[18].IN1
register4[19] => register4[19].IN1
register4[20] => register4[20].IN1
register4[21] => register4[21].IN1
register4[22] => register4[22].IN1
register4[23] => register4[23].IN1
register4[24] => register4[24].IN1
register4[25] => register4[25].IN1
register4[26] => register4[26].IN1
register4[27] => register4[27].IN1
register4[28] => register4[28].IN1
register4[29] => register4[29].IN1
register4[30] => register4[30].IN1
register4[31] => register4[31].IN1
register5[0] => register5[0].IN1
register5[1] => register5[1].IN1
register5[2] => register5[2].IN1
register5[3] => register5[3].IN1
register5[4] => register5[4].IN1
register5[5] => register5[5].IN1
register5[6] => register5[6].IN1
register5[7] => register5[7].IN1
register5[8] => register5[8].IN1
register5[9] => register5[9].IN1
register5[10] => register5[10].IN1
register5[11] => register5[11].IN1
register5[12] => register5[12].IN1
register5[13] => register5[13].IN1
register5[14] => register5[14].IN1
register5[15] => register5[15].IN1
register5[16] => register5[16].IN1
register5[17] => register5[17].IN1
register5[18] => register5[18].IN1
register5[19] => register5[19].IN1
register5[20] => register5[20].IN1
register5[21] => register5[21].IN1
register5[22] => register5[22].IN1
register5[23] => register5[23].IN1
register5[24] => register5[24].IN1
register5[25] => register5[25].IN1
register5[26] => register5[26].IN1
register5[27] => register5[27].IN1
register5[28] => register5[28].IN1
register5[29] => register5[29].IN1
register5[30] => register5[30].IN1
register5[31] => register5[31].IN1
register6[0] => register6[0].IN1
register6[1] => register6[1].IN1
register6[2] => register6[2].IN1
register6[3] => register6[3].IN1
register6[4] => register6[4].IN1
register6[5] => register6[5].IN1
register6[6] => register6[6].IN1
register6[7] => register6[7].IN1
register6[8] => register6[8].IN1
register6[9] => register6[9].IN1
register6[10] => register6[10].IN1
register6[11] => register6[11].IN1
register6[12] => register6[12].IN1
register6[13] => register6[13].IN1
register6[14] => register6[14].IN1
register6[15] => register6[15].IN1
register6[16] => register6[16].IN1
register6[17] => register6[17].IN1
register6[18] => register6[18].IN1
register6[19] => register6[19].IN1
register6[20] => register6[20].IN1
register6[21] => register6[21].IN1
register6[22] => register6[22].IN1
register6[23] => register6[23].IN1
register6[24] => register6[24].IN1
register6[25] => register6[25].IN1
register6[26] => register6[26].IN1
register6[27] => register6[27].IN1
register6[28] => register6[28].IN1
register6[29] => register6[29].IN1
register6[30] => register6[30].IN1
register6[31] => register6[31].IN1
register7[0] => register7[0].IN1
register7[1] => register7[1].IN1
register7[2] => register7[2].IN1
register7[3] => register7[3].IN1
register7[4] => register7[4].IN1
register7[5] => register7[5].IN1
register7[6] => register7[6].IN1
register7[7] => register7[7].IN1
register7[8] => register7[8].IN1
register7[9] => register7[9].IN1
register7[10] => register7[10].IN1
register7[11] => register7[11].IN1
register7[12] => register7[12].IN1
register7[13] => register7[13].IN1
register7[14] => register7[14].IN1
register7[15] => register7[15].IN1
register7[16] => register7[16].IN1
register7[17] => register7[17].IN1
register7[18] => register7[18].IN1
register7[19] => register7[19].IN1
register7[20] => register7[20].IN1
register7[21] => register7[21].IN1
register7[22] => register7[22].IN1
register7[23] => register7[23].IN1
register7[24] => register7[24].IN1
register7[25] => register7[25].IN1
register7[26] => register7[26].IN1
register7[27] => register7[27].IN1
register7[28] => register7[28].IN1
register7[29] => register7[29].IN1
register7[30] => register7[30].IN1
register7[31] => register7[31].IN1
register_out[0] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[1] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[2] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[3] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[4] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[5] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[6] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[7] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[8] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[9] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[10] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[11] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[12] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[13] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[14] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[15] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[16] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[17] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[18] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[19] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[20] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[21] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[22] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[23] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[24] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[25] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[26] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[27] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[28] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[29] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[30] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[31] <= register_out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:my_processor|alu:aluer|mux_thirty_two:mux_for_alu_out|mux_eight:mux_eight_one|mux_four:mux_four_zero
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
low_bit_select => bracket0[31].OUTPUTSELECT
low_bit_select => bracket0[30].OUTPUTSELECT
low_bit_select => bracket0[29].OUTPUTSELECT
low_bit_select => bracket0[28].OUTPUTSELECT
low_bit_select => bracket0[27].OUTPUTSELECT
low_bit_select => bracket0[26].OUTPUTSELECT
low_bit_select => bracket0[25].OUTPUTSELECT
low_bit_select => bracket0[24].OUTPUTSELECT
low_bit_select => bracket0[23].OUTPUTSELECT
low_bit_select => bracket0[22].OUTPUTSELECT
low_bit_select => bracket0[21].OUTPUTSELECT
low_bit_select => bracket0[20].OUTPUTSELECT
low_bit_select => bracket0[19].OUTPUTSELECT
low_bit_select => bracket0[18].OUTPUTSELECT
low_bit_select => bracket0[17].OUTPUTSELECT
low_bit_select => bracket0[16].OUTPUTSELECT
low_bit_select => bracket0[15].OUTPUTSELECT
low_bit_select => bracket0[14].OUTPUTSELECT
low_bit_select => bracket0[13].OUTPUTSELECT
low_bit_select => bracket0[12].OUTPUTSELECT
low_bit_select => bracket0[11].OUTPUTSELECT
low_bit_select => bracket0[10].OUTPUTSELECT
low_bit_select => bracket0[9].OUTPUTSELECT
low_bit_select => bracket0[8].OUTPUTSELECT
low_bit_select => bracket0[7].OUTPUTSELECT
low_bit_select => bracket0[6].OUTPUTSELECT
low_bit_select => bracket0[5].OUTPUTSELECT
low_bit_select => bracket0[4].OUTPUTSELECT
low_bit_select => bracket0[3].OUTPUTSELECT
low_bit_select => bracket0[2].OUTPUTSELECT
low_bit_select => bracket0[1].OUTPUTSELECT
low_bit_select => bracket0[0].OUTPUTSELECT
low_bit_select => bracket1[31].OUTPUTSELECT
low_bit_select => bracket1[30].OUTPUTSELECT
low_bit_select => bracket1[29].OUTPUTSELECT
low_bit_select => bracket1[28].OUTPUTSELECT
low_bit_select => bracket1[27].OUTPUTSELECT
low_bit_select => bracket1[26].OUTPUTSELECT
low_bit_select => bracket1[25].OUTPUTSELECT
low_bit_select => bracket1[24].OUTPUTSELECT
low_bit_select => bracket1[23].OUTPUTSELECT
low_bit_select => bracket1[22].OUTPUTSELECT
low_bit_select => bracket1[21].OUTPUTSELECT
low_bit_select => bracket1[20].OUTPUTSELECT
low_bit_select => bracket1[19].OUTPUTSELECT
low_bit_select => bracket1[18].OUTPUTSELECT
low_bit_select => bracket1[17].OUTPUTSELECT
low_bit_select => bracket1[16].OUTPUTSELECT
low_bit_select => bracket1[15].OUTPUTSELECT
low_bit_select => bracket1[14].OUTPUTSELECT
low_bit_select => bracket1[13].OUTPUTSELECT
low_bit_select => bracket1[12].OUTPUTSELECT
low_bit_select => bracket1[11].OUTPUTSELECT
low_bit_select => bracket1[10].OUTPUTSELECT
low_bit_select => bracket1[9].OUTPUTSELECT
low_bit_select => bracket1[8].OUTPUTSELECT
low_bit_select => bracket1[7].OUTPUTSELECT
low_bit_select => bracket1[6].OUTPUTSELECT
low_bit_select => bracket1[5].OUTPUTSELECT
low_bit_select => bracket1[4].OUTPUTSELECT
low_bit_select => bracket1[3].OUTPUTSELECT
low_bit_select => bracket1[2].OUTPUTSELECT
low_bit_select => bracket1[1].OUTPUTSELECT
low_bit_select => bracket1[0].OUTPUTSELECT
register0[0] => bracket0[0].DATAA
register0[1] => bracket0[1].DATAA
register0[2] => bracket0[2].DATAA
register0[3] => bracket0[3].DATAA
register0[4] => bracket0[4].DATAA
register0[5] => bracket0[5].DATAA
register0[6] => bracket0[6].DATAA
register0[7] => bracket0[7].DATAA
register0[8] => bracket0[8].DATAA
register0[9] => bracket0[9].DATAA
register0[10] => bracket0[10].DATAA
register0[11] => bracket0[11].DATAA
register0[12] => bracket0[12].DATAA
register0[13] => bracket0[13].DATAA
register0[14] => bracket0[14].DATAA
register0[15] => bracket0[15].DATAA
register0[16] => bracket0[16].DATAA
register0[17] => bracket0[17].DATAA
register0[18] => bracket0[18].DATAA
register0[19] => bracket0[19].DATAA
register0[20] => bracket0[20].DATAA
register0[21] => bracket0[21].DATAA
register0[22] => bracket0[22].DATAA
register0[23] => bracket0[23].DATAA
register0[24] => bracket0[24].DATAA
register0[25] => bracket0[25].DATAA
register0[26] => bracket0[26].DATAA
register0[27] => bracket0[27].DATAA
register0[28] => bracket0[28].DATAA
register0[29] => bracket0[29].DATAA
register0[30] => bracket0[30].DATAA
register0[31] => bracket0[31].DATAA
register1[0] => bracket0[0].DATAB
register1[1] => bracket0[1].DATAB
register1[2] => bracket0[2].DATAB
register1[3] => bracket0[3].DATAB
register1[4] => bracket0[4].DATAB
register1[5] => bracket0[5].DATAB
register1[6] => bracket0[6].DATAB
register1[7] => bracket0[7].DATAB
register1[8] => bracket0[8].DATAB
register1[9] => bracket0[9].DATAB
register1[10] => bracket0[10].DATAB
register1[11] => bracket0[11].DATAB
register1[12] => bracket0[12].DATAB
register1[13] => bracket0[13].DATAB
register1[14] => bracket0[14].DATAB
register1[15] => bracket0[15].DATAB
register1[16] => bracket0[16].DATAB
register1[17] => bracket0[17].DATAB
register1[18] => bracket0[18].DATAB
register1[19] => bracket0[19].DATAB
register1[20] => bracket0[20].DATAB
register1[21] => bracket0[21].DATAB
register1[22] => bracket0[22].DATAB
register1[23] => bracket0[23].DATAB
register1[24] => bracket0[24].DATAB
register1[25] => bracket0[25].DATAB
register1[26] => bracket0[26].DATAB
register1[27] => bracket0[27].DATAB
register1[28] => bracket0[28].DATAB
register1[29] => bracket0[29].DATAB
register1[30] => bracket0[30].DATAB
register1[31] => bracket0[31].DATAB
register2[0] => bracket1[0].DATAA
register2[1] => bracket1[1].DATAA
register2[2] => bracket1[2].DATAA
register2[3] => bracket1[3].DATAA
register2[4] => bracket1[4].DATAA
register2[5] => bracket1[5].DATAA
register2[6] => bracket1[6].DATAA
register2[7] => bracket1[7].DATAA
register2[8] => bracket1[8].DATAA
register2[9] => bracket1[9].DATAA
register2[10] => bracket1[10].DATAA
register2[11] => bracket1[11].DATAA
register2[12] => bracket1[12].DATAA
register2[13] => bracket1[13].DATAA
register2[14] => bracket1[14].DATAA
register2[15] => bracket1[15].DATAA
register2[16] => bracket1[16].DATAA
register2[17] => bracket1[17].DATAA
register2[18] => bracket1[18].DATAA
register2[19] => bracket1[19].DATAA
register2[20] => bracket1[20].DATAA
register2[21] => bracket1[21].DATAA
register2[22] => bracket1[22].DATAA
register2[23] => bracket1[23].DATAA
register2[24] => bracket1[24].DATAA
register2[25] => bracket1[25].DATAA
register2[26] => bracket1[26].DATAA
register2[27] => bracket1[27].DATAA
register2[28] => bracket1[28].DATAA
register2[29] => bracket1[29].DATAA
register2[30] => bracket1[30].DATAA
register2[31] => bracket1[31].DATAA
register3[0] => bracket1[0].DATAB
register3[1] => bracket1[1].DATAB
register3[2] => bracket1[2].DATAB
register3[3] => bracket1[3].DATAB
register3[4] => bracket1[4].DATAB
register3[5] => bracket1[5].DATAB
register3[6] => bracket1[6].DATAB
register3[7] => bracket1[7].DATAB
register3[8] => bracket1[8].DATAB
register3[9] => bracket1[9].DATAB
register3[10] => bracket1[10].DATAB
register3[11] => bracket1[11].DATAB
register3[12] => bracket1[12].DATAB
register3[13] => bracket1[13].DATAB
register3[14] => bracket1[14].DATAB
register3[15] => bracket1[15].DATAB
register3[16] => bracket1[16].DATAB
register3[17] => bracket1[17].DATAB
register3[18] => bracket1[18].DATAB
register3[19] => bracket1[19].DATAB
register3[20] => bracket1[20].DATAB
register3[21] => bracket1[21].DATAB
register3[22] => bracket1[22].DATAB
register3[23] => bracket1[23].DATAB
register3[24] => bracket1[24].DATAB
register3[25] => bracket1[25].DATAB
register3[26] => bracket1[26].DATAB
register3[27] => bracket1[27].DATAB
register3[28] => bracket1[28].DATAB
register3[29] => bracket1[29].DATAB
register3[30] => bracket1[30].DATAB
register3[31] => bracket1[31].DATAB
register_out[0] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[1] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[2] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[3] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[4] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[5] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[6] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[7] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[8] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[9] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[10] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[11] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[12] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[13] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[14] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[15] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[16] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[17] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[18] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[19] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[20] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[21] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[22] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[23] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[24] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[25] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[26] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[27] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[28] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[29] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[30] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[31] <= register_out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:my_processor|alu:aluer|mux_thirty_two:mux_for_alu_out|mux_eight:mux_eight_one|mux_four:mux_four_one
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
low_bit_select => bracket0[31].OUTPUTSELECT
low_bit_select => bracket0[30].OUTPUTSELECT
low_bit_select => bracket0[29].OUTPUTSELECT
low_bit_select => bracket0[28].OUTPUTSELECT
low_bit_select => bracket0[27].OUTPUTSELECT
low_bit_select => bracket0[26].OUTPUTSELECT
low_bit_select => bracket0[25].OUTPUTSELECT
low_bit_select => bracket0[24].OUTPUTSELECT
low_bit_select => bracket0[23].OUTPUTSELECT
low_bit_select => bracket0[22].OUTPUTSELECT
low_bit_select => bracket0[21].OUTPUTSELECT
low_bit_select => bracket0[20].OUTPUTSELECT
low_bit_select => bracket0[19].OUTPUTSELECT
low_bit_select => bracket0[18].OUTPUTSELECT
low_bit_select => bracket0[17].OUTPUTSELECT
low_bit_select => bracket0[16].OUTPUTSELECT
low_bit_select => bracket0[15].OUTPUTSELECT
low_bit_select => bracket0[14].OUTPUTSELECT
low_bit_select => bracket0[13].OUTPUTSELECT
low_bit_select => bracket0[12].OUTPUTSELECT
low_bit_select => bracket0[11].OUTPUTSELECT
low_bit_select => bracket0[10].OUTPUTSELECT
low_bit_select => bracket0[9].OUTPUTSELECT
low_bit_select => bracket0[8].OUTPUTSELECT
low_bit_select => bracket0[7].OUTPUTSELECT
low_bit_select => bracket0[6].OUTPUTSELECT
low_bit_select => bracket0[5].OUTPUTSELECT
low_bit_select => bracket0[4].OUTPUTSELECT
low_bit_select => bracket0[3].OUTPUTSELECT
low_bit_select => bracket0[2].OUTPUTSELECT
low_bit_select => bracket0[1].OUTPUTSELECT
low_bit_select => bracket0[0].OUTPUTSELECT
low_bit_select => bracket1[31].OUTPUTSELECT
low_bit_select => bracket1[30].OUTPUTSELECT
low_bit_select => bracket1[29].OUTPUTSELECT
low_bit_select => bracket1[28].OUTPUTSELECT
low_bit_select => bracket1[27].OUTPUTSELECT
low_bit_select => bracket1[26].OUTPUTSELECT
low_bit_select => bracket1[25].OUTPUTSELECT
low_bit_select => bracket1[24].OUTPUTSELECT
low_bit_select => bracket1[23].OUTPUTSELECT
low_bit_select => bracket1[22].OUTPUTSELECT
low_bit_select => bracket1[21].OUTPUTSELECT
low_bit_select => bracket1[20].OUTPUTSELECT
low_bit_select => bracket1[19].OUTPUTSELECT
low_bit_select => bracket1[18].OUTPUTSELECT
low_bit_select => bracket1[17].OUTPUTSELECT
low_bit_select => bracket1[16].OUTPUTSELECT
low_bit_select => bracket1[15].OUTPUTSELECT
low_bit_select => bracket1[14].OUTPUTSELECT
low_bit_select => bracket1[13].OUTPUTSELECT
low_bit_select => bracket1[12].OUTPUTSELECT
low_bit_select => bracket1[11].OUTPUTSELECT
low_bit_select => bracket1[10].OUTPUTSELECT
low_bit_select => bracket1[9].OUTPUTSELECT
low_bit_select => bracket1[8].OUTPUTSELECT
low_bit_select => bracket1[7].OUTPUTSELECT
low_bit_select => bracket1[6].OUTPUTSELECT
low_bit_select => bracket1[5].OUTPUTSELECT
low_bit_select => bracket1[4].OUTPUTSELECT
low_bit_select => bracket1[3].OUTPUTSELECT
low_bit_select => bracket1[2].OUTPUTSELECT
low_bit_select => bracket1[1].OUTPUTSELECT
low_bit_select => bracket1[0].OUTPUTSELECT
register0[0] => bracket0[0].DATAA
register0[1] => bracket0[1].DATAA
register0[2] => bracket0[2].DATAA
register0[3] => bracket0[3].DATAA
register0[4] => bracket0[4].DATAA
register0[5] => bracket0[5].DATAA
register0[6] => bracket0[6].DATAA
register0[7] => bracket0[7].DATAA
register0[8] => bracket0[8].DATAA
register0[9] => bracket0[9].DATAA
register0[10] => bracket0[10].DATAA
register0[11] => bracket0[11].DATAA
register0[12] => bracket0[12].DATAA
register0[13] => bracket0[13].DATAA
register0[14] => bracket0[14].DATAA
register0[15] => bracket0[15].DATAA
register0[16] => bracket0[16].DATAA
register0[17] => bracket0[17].DATAA
register0[18] => bracket0[18].DATAA
register0[19] => bracket0[19].DATAA
register0[20] => bracket0[20].DATAA
register0[21] => bracket0[21].DATAA
register0[22] => bracket0[22].DATAA
register0[23] => bracket0[23].DATAA
register0[24] => bracket0[24].DATAA
register0[25] => bracket0[25].DATAA
register0[26] => bracket0[26].DATAA
register0[27] => bracket0[27].DATAA
register0[28] => bracket0[28].DATAA
register0[29] => bracket0[29].DATAA
register0[30] => bracket0[30].DATAA
register0[31] => bracket0[31].DATAA
register1[0] => bracket0[0].DATAB
register1[1] => bracket0[1].DATAB
register1[2] => bracket0[2].DATAB
register1[3] => bracket0[3].DATAB
register1[4] => bracket0[4].DATAB
register1[5] => bracket0[5].DATAB
register1[6] => bracket0[6].DATAB
register1[7] => bracket0[7].DATAB
register1[8] => bracket0[8].DATAB
register1[9] => bracket0[9].DATAB
register1[10] => bracket0[10].DATAB
register1[11] => bracket0[11].DATAB
register1[12] => bracket0[12].DATAB
register1[13] => bracket0[13].DATAB
register1[14] => bracket0[14].DATAB
register1[15] => bracket0[15].DATAB
register1[16] => bracket0[16].DATAB
register1[17] => bracket0[17].DATAB
register1[18] => bracket0[18].DATAB
register1[19] => bracket0[19].DATAB
register1[20] => bracket0[20].DATAB
register1[21] => bracket0[21].DATAB
register1[22] => bracket0[22].DATAB
register1[23] => bracket0[23].DATAB
register1[24] => bracket0[24].DATAB
register1[25] => bracket0[25].DATAB
register1[26] => bracket0[26].DATAB
register1[27] => bracket0[27].DATAB
register1[28] => bracket0[28].DATAB
register1[29] => bracket0[29].DATAB
register1[30] => bracket0[30].DATAB
register1[31] => bracket0[31].DATAB
register2[0] => bracket1[0].DATAA
register2[1] => bracket1[1].DATAA
register2[2] => bracket1[2].DATAA
register2[3] => bracket1[3].DATAA
register2[4] => bracket1[4].DATAA
register2[5] => bracket1[5].DATAA
register2[6] => bracket1[6].DATAA
register2[7] => bracket1[7].DATAA
register2[8] => bracket1[8].DATAA
register2[9] => bracket1[9].DATAA
register2[10] => bracket1[10].DATAA
register2[11] => bracket1[11].DATAA
register2[12] => bracket1[12].DATAA
register2[13] => bracket1[13].DATAA
register2[14] => bracket1[14].DATAA
register2[15] => bracket1[15].DATAA
register2[16] => bracket1[16].DATAA
register2[17] => bracket1[17].DATAA
register2[18] => bracket1[18].DATAA
register2[19] => bracket1[19].DATAA
register2[20] => bracket1[20].DATAA
register2[21] => bracket1[21].DATAA
register2[22] => bracket1[22].DATAA
register2[23] => bracket1[23].DATAA
register2[24] => bracket1[24].DATAA
register2[25] => bracket1[25].DATAA
register2[26] => bracket1[26].DATAA
register2[27] => bracket1[27].DATAA
register2[28] => bracket1[28].DATAA
register2[29] => bracket1[29].DATAA
register2[30] => bracket1[30].DATAA
register2[31] => bracket1[31].DATAA
register3[0] => bracket1[0].DATAB
register3[1] => bracket1[1].DATAB
register3[2] => bracket1[2].DATAB
register3[3] => bracket1[3].DATAB
register3[4] => bracket1[4].DATAB
register3[5] => bracket1[5].DATAB
register3[6] => bracket1[6].DATAB
register3[7] => bracket1[7].DATAB
register3[8] => bracket1[8].DATAB
register3[9] => bracket1[9].DATAB
register3[10] => bracket1[10].DATAB
register3[11] => bracket1[11].DATAB
register3[12] => bracket1[12].DATAB
register3[13] => bracket1[13].DATAB
register3[14] => bracket1[14].DATAB
register3[15] => bracket1[15].DATAB
register3[16] => bracket1[16].DATAB
register3[17] => bracket1[17].DATAB
register3[18] => bracket1[18].DATAB
register3[19] => bracket1[19].DATAB
register3[20] => bracket1[20].DATAB
register3[21] => bracket1[21].DATAB
register3[22] => bracket1[22].DATAB
register3[23] => bracket1[23].DATAB
register3[24] => bracket1[24].DATAB
register3[25] => bracket1[25].DATAB
register3[26] => bracket1[26].DATAB
register3[27] => bracket1[27].DATAB
register3[28] => bracket1[28].DATAB
register3[29] => bracket1[29].DATAB
register3[30] => bracket1[30].DATAB
register3[31] => bracket1[31].DATAB
register_out[0] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[1] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[2] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[3] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[4] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[5] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[6] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[7] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[8] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[9] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[10] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[11] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[12] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[13] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[14] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[15] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[16] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[17] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[18] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[19] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[20] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[21] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[22] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[23] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[24] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[25] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[26] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[27] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[28] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[29] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[30] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[31] <= register_out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:my_processor|alu:aluer|mux_thirty_two:mux_for_alu_out|mux_eight:mux_eight_two
three_bit_select[0] => two_of_three_bit_select[0].IN2
three_bit_select[1] => two_of_three_bit_select[1].IN2
three_bit_select[2] => register_out.OUTPUTSELECT
three_bit_select[2] => register_out.OUTPUTSELECT
three_bit_select[2] => register_out.OUTPUTSELECT
three_bit_select[2] => register_out.OUTPUTSELECT
three_bit_select[2] => register_out.OUTPUTSELECT
three_bit_select[2] => register_out.OUTPUTSELECT
three_bit_select[2] => register_out.OUTPUTSELECT
three_bit_select[2] => register_out.OUTPUTSELECT
three_bit_select[2] => register_out.OUTPUTSELECT
three_bit_select[2] => register_out.OUTPUTSELECT
three_bit_select[2] => register_out.OUTPUTSELECT
three_bit_select[2] => register_out.OUTPUTSELECT
three_bit_select[2] => register_out.OUTPUTSELECT
three_bit_select[2] => register_out.OUTPUTSELECT
three_bit_select[2] => register_out.OUTPUTSELECT
three_bit_select[2] => register_out.OUTPUTSELECT
three_bit_select[2] => register_out.OUTPUTSELECT
three_bit_select[2] => register_out.OUTPUTSELECT
three_bit_select[2] => register_out.OUTPUTSELECT
three_bit_select[2] => register_out.OUTPUTSELECT
three_bit_select[2] => register_out.OUTPUTSELECT
three_bit_select[2] => register_out.OUTPUTSELECT
three_bit_select[2] => register_out.OUTPUTSELECT
three_bit_select[2] => register_out.OUTPUTSELECT
three_bit_select[2] => register_out.OUTPUTSELECT
three_bit_select[2] => register_out.OUTPUTSELECT
three_bit_select[2] => register_out.OUTPUTSELECT
three_bit_select[2] => register_out.OUTPUTSELECT
three_bit_select[2] => register_out.OUTPUTSELECT
three_bit_select[2] => register_out.OUTPUTSELECT
three_bit_select[2] => register_out.OUTPUTSELECT
three_bit_select[2] => register_out.OUTPUTSELECT
register0[0] => register0[0].IN1
register0[1] => register0[1].IN1
register0[2] => register0[2].IN1
register0[3] => register0[3].IN1
register0[4] => register0[4].IN1
register0[5] => register0[5].IN1
register0[6] => register0[6].IN1
register0[7] => register0[7].IN1
register0[8] => register0[8].IN1
register0[9] => register0[9].IN1
register0[10] => register0[10].IN1
register0[11] => register0[11].IN1
register0[12] => register0[12].IN1
register0[13] => register0[13].IN1
register0[14] => register0[14].IN1
register0[15] => register0[15].IN1
register0[16] => register0[16].IN1
register0[17] => register0[17].IN1
register0[18] => register0[18].IN1
register0[19] => register0[19].IN1
register0[20] => register0[20].IN1
register0[21] => register0[21].IN1
register0[22] => register0[22].IN1
register0[23] => register0[23].IN1
register0[24] => register0[24].IN1
register0[25] => register0[25].IN1
register0[26] => register0[26].IN1
register0[27] => register0[27].IN1
register0[28] => register0[28].IN1
register0[29] => register0[29].IN1
register0[30] => register0[30].IN1
register0[31] => register0[31].IN1
register1[0] => register1[0].IN1
register1[1] => register1[1].IN1
register1[2] => register1[2].IN1
register1[3] => register1[3].IN1
register1[4] => register1[4].IN1
register1[5] => register1[5].IN1
register1[6] => register1[6].IN1
register1[7] => register1[7].IN1
register1[8] => register1[8].IN1
register1[9] => register1[9].IN1
register1[10] => register1[10].IN1
register1[11] => register1[11].IN1
register1[12] => register1[12].IN1
register1[13] => register1[13].IN1
register1[14] => register1[14].IN1
register1[15] => register1[15].IN1
register1[16] => register1[16].IN1
register1[17] => register1[17].IN1
register1[18] => register1[18].IN1
register1[19] => register1[19].IN1
register1[20] => register1[20].IN1
register1[21] => register1[21].IN1
register1[22] => register1[22].IN1
register1[23] => register1[23].IN1
register1[24] => register1[24].IN1
register1[25] => register1[25].IN1
register1[26] => register1[26].IN1
register1[27] => register1[27].IN1
register1[28] => register1[28].IN1
register1[29] => register1[29].IN1
register1[30] => register1[30].IN1
register1[31] => register1[31].IN1
register2[0] => register2[0].IN1
register2[1] => register2[1].IN1
register2[2] => register2[2].IN1
register2[3] => register2[3].IN1
register2[4] => register2[4].IN1
register2[5] => register2[5].IN1
register2[6] => register2[6].IN1
register2[7] => register2[7].IN1
register2[8] => register2[8].IN1
register2[9] => register2[9].IN1
register2[10] => register2[10].IN1
register2[11] => register2[11].IN1
register2[12] => register2[12].IN1
register2[13] => register2[13].IN1
register2[14] => register2[14].IN1
register2[15] => register2[15].IN1
register2[16] => register2[16].IN1
register2[17] => register2[17].IN1
register2[18] => register2[18].IN1
register2[19] => register2[19].IN1
register2[20] => register2[20].IN1
register2[21] => register2[21].IN1
register2[22] => register2[22].IN1
register2[23] => register2[23].IN1
register2[24] => register2[24].IN1
register2[25] => register2[25].IN1
register2[26] => register2[26].IN1
register2[27] => register2[27].IN1
register2[28] => register2[28].IN1
register2[29] => register2[29].IN1
register2[30] => register2[30].IN1
register2[31] => register2[31].IN1
register3[0] => register3[0].IN1
register3[1] => register3[1].IN1
register3[2] => register3[2].IN1
register3[3] => register3[3].IN1
register3[4] => register3[4].IN1
register3[5] => register3[5].IN1
register3[6] => register3[6].IN1
register3[7] => register3[7].IN1
register3[8] => register3[8].IN1
register3[9] => register3[9].IN1
register3[10] => register3[10].IN1
register3[11] => register3[11].IN1
register3[12] => register3[12].IN1
register3[13] => register3[13].IN1
register3[14] => register3[14].IN1
register3[15] => register3[15].IN1
register3[16] => register3[16].IN1
register3[17] => register3[17].IN1
register3[18] => register3[18].IN1
register3[19] => register3[19].IN1
register3[20] => register3[20].IN1
register3[21] => register3[21].IN1
register3[22] => register3[22].IN1
register3[23] => register3[23].IN1
register3[24] => register3[24].IN1
register3[25] => register3[25].IN1
register3[26] => register3[26].IN1
register3[27] => register3[27].IN1
register3[28] => register3[28].IN1
register3[29] => register3[29].IN1
register3[30] => register3[30].IN1
register3[31] => register3[31].IN1
register4[0] => register4[0].IN1
register4[1] => register4[1].IN1
register4[2] => register4[2].IN1
register4[3] => register4[3].IN1
register4[4] => register4[4].IN1
register4[5] => register4[5].IN1
register4[6] => register4[6].IN1
register4[7] => register4[7].IN1
register4[8] => register4[8].IN1
register4[9] => register4[9].IN1
register4[10] => register4[10].IN1
register4[11] => register4[11].IN1
register4[12] => register4[12].IN1
register4[13] => register4[13].IN1
register4[14] => register4[14].IN1
register4[15] => register4[15].IN1
register4[16] => register4[16].IN1
register4[17] => register4[17].IN1
register4[18] => register4[18].IN1
register4[19] => register4[19].IN1
register4[20] => register4[20].IN1
register4[21] => register4[21].IN1
register4[22] => register4[22].IN1
register4[23] => register4[23].IN1
register4[24] => register4[24].IN1
register4[25] => register4[25].IN1
register4[26] => register4[26].IN1
register4[27] => register4[27].IN1
register4[28] => register4[28].IN1
register4[29] => register4[29].IN1
register4[30] => register4[30].IN1
register4[31] => register4[31].IN1
register5[0] => register5[0].IN1
register5[1] => register5[1].IN1
register5[2] => register5[2].IN1
register5[3] => register5[3].IN1
register5[4] => register5[4].IN1
register5[5] => register5[5].IN1
register5[6] => register5[6].IN1
register5[7] => register5[7].IN1
register5[8] => register5[8].IN1
register5[9] => register5[9].IN1
register5[10] => register5[10].IN1
register5[11] => register5[11].IN1
register5[12] => register5[12].IN1
register5[13] => register5[13].IN1
register5[14] => register5[14].IN1
register5[15] => register5[15].IN1
register5[16] => register5[16].IN1
register5[17] => register5[17].IN1
register5[18] => register5[18].IN1
register5[19] => register5[19].IN1
register5[20] => register5[20].IN1
register5[21] => register5[21].IN1
register5[22] => register5[22].IN1
register5[23] => register5[23].IN1
register5[24] => register5[24].IN1
register5[25] => register5[25].IN1
register5[26] => register5[26].IN1
register5[27] => register5[27].IN1
register5[28] => register5[28].IN1
register5[29] => register5[29].IN1
register5[30] => register5[30].IN1
register5[31] => register5[31].IN1
register6[0] => register6[0].IN1
register6[1] => register6[1].IN1
register6[2] => register6[2].IN1
register6[3] => register6[3].IN1
register6[4] => register6[4].IN1
register6[5] => register6[5].IN1
register6[6] => register6[6].IN1
register6[7] => register6[7].IN1
register6[8] => register6[8].IN1
register6[9] => register6[9].IN1
register6[10] => register6[10].IN1
register6[11] => register6[11].IN1
register6[12] => register6[12].IN1
register6[13] => register6[13].IN1
register6[14] => register6[14].IN1
register6[15] => register6[15].IN1
register6[16] => register6[16].IN1
register6[17] => register6[17].IN1
register6[18] => register6[18].IN1
register6[19] => register6[19].IN1
register6[20] => register6[20].IN1
register6[21] => register6[21].IN1
register6[22] => register6[22].IN1
register6[23] => register6[23].IN1
register6[24] => register6[24].IN1
register6[25] => register6[25].IN1
register6[26] => register6[26].IN1
register6[27] => register6[27].IN1
register6[28] => register6[28].IN1
register6[29] => register6[29].IN1
register6[30] => register6[30].IN1
register6[31] => register6[31].IN1
register7[0] => register7[0].IN1
register7[1] => register7[1].IN1
register7[2] => register7[2].IN1
register7[3] => register7[3].IN1
register7[4] => register7[4].IN1
register7[5] => register7[5].IN1
register7[6] => register7[6].IN1
register7[7] => register7[7].IN1
register7[8] => register7[8].IN1
register7[9] => register7[9].IN1
register7[10] => register7[10].IN1
register7[11] => register7[11].IN1
register7[12] => register7[12].IN1
register7[13] => register7[13].IN1
register7[14] => register7[14].IN1
register7[15] => register7[15].IN1
register7[16] => register7[16].IN1
register7[17] => register7[17].IN1
register7[18] => register7[18].IN1
register7[19] => register7[19].IN1
register7[20] => register7[20].IN1
register7[21] => register7[21].IN1
register7[22] => register7[22].IN1
register7[23] => register7[23].IN1
register7[24] => register7[24].IN1
register7[25] => register7[25].IN1
register7[26] => register7[26].IN1
register7[27] => register7[27].IN1
register7[28] => register7[28].IN1
register7[29] => register7[29].IN1
register7[30] => register7[30].IN1
register7[31] => register7[31].IN1
register_out[0] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[1] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[2] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[3] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[4] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[5] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[6] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[7] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[8] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[9] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[10] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[11] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[12] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[13] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[14] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[15] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[16] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[17] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[18] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[19] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[20] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[21] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[22] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[23] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[24] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[25] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[26] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[27] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[28] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[29] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[30] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[31] <= register_out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:my_processor|alu:aluer|mux_thirty_two:mux_for_alu_out|mux_eight:mux_eight_two|mux_four:mux_four_zero
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
low_bit_select => bracket0[31].OUTPUTSELECT
low_bit_select => bracket0[30].OUTPUTSELECT
low_bit_select => bracket0[29].OUTPUTSELECT
low_bit_select => bracket0[28].OUTPUTSELECT
low_bit_select => bracket0[27].OUTPUTSELECT
low_bit_select => bracket0[26].OUTPUTSELECT
low_bit_select => bracket0[25].OUTPUTSELECT
low_bit_select => bracket0[24].OUTPUTSELECT
low_bit_select => bracket0[23].OUTPUTSELECT
low_bit_select => bracket0[22].OUTPUTSELECT
low_bit_select => bracket0[21].OUTPUTSELECT
low_bit_select => bracket0[20].OUTPUTSELECT
low_bit_select => bracket0[19].OUTPUTSELECT
low_bit_select => bracket0[18].OUTPUTSELECT
low_bit_select => bracket0[17].OUTPUTSELECT
low_bit_select => bracket0[16].OUTPUTSELECT
low_bit_select => bracket0[15].OUTPUTSELECT
low_bit_select => bracket0[14].OUTPUTSELECT
low_bit_select => bracket0[13].OUTPUTSELECT
low_bit_select => bracket0[12].OUTPUTSELECT
low_bit_select => bracket0[11].OUTPUTSELECT
low_bit_select => bracket0[10].OUTPUTSELECT
low_bit_select => bracket0[9].OUTPUTSELECT
low_bit_select => bracket0[8].OUTPUTSELECT
low_bit_select => bracket0[7].OUTPUTSELECT
low_bit_select => bracket0[6].OUTPUTSELECT
low_bit_select => bracket0[5].OUTPUTSELECT
low_bit_select => bracket0[4].OUTPUTSELECT
low_bit_select => bracket0[3].OUTPUTSELECT
low_bit_select => bracket0[2].OUTPUTSELECT
low_bit_select => bracket0[1].OUTPUTSELECT
low_bit_select => bracket0[0].OUTPUTSELECT
low_bit_select => bracket1[31].OUTPUTSELECT
low_bit_select => bracket1[30].OUTPUTSELECT
low_bit_select => bracket1[29].OUTPUTSELECT
low_bit_select => bracket1[28].OUTPUTSELECT
low_bit_select => bracket1[27].OUTPUTSELECT
low_bit_select => bracket1[26].OUTPUTSELECT
low_bit_select => bracket1[25].OUTPUTSELECT
low_bit_select => bracket1[24].OUTPUTSELECT
low_bit_select => bracket1[23].OUTPUTSELECT
low_bit_select => bracket1[22].OUTPUTSELECT
low_bit_select => bracket1[21].OUTPUTSELECT
low_bit_select => bracket1[20].OUTPUTSELECT
low_bit_select => bracket1[19].OUTPUTSELECT
low_bit_select => bracket1[18].OUTPUTSELECT
low_bit_select => bracket1[17].OUTPUTSELECT
low_bit_select => bracket1[16].OUTPUTSELECT
low_bit_select => bracket1[15].OUTPUTSELECT
low_bit_select => bracket1[14].OUTPUTSELECT
low_bit_select => bracket1[13].OUTPUTSELECT
low_bit_select => bracket1[12].OUTPUTSELECT
low_bit_select => bracket1[11].OUTPUTSELECT
low_bit_select => bracket1[10].OUTPUTSELECT
low_bit_select => bracket1[9].OUTPUTSELECT
low_bit_select => bracket1[8].OUTPUTSELECT
low_bit_select => bracket1[7].OUTPUTSELECT
low_bit_select => bracket1[6].OUTPUTSELECT
low_bit_select => bracket1[5].OUTPUTSELECT
low_bit_select => bracket1[4].OUTPUTSELECT
low_bit_select => bracket1[3].OUTPUTSELECT
low_bit_select => bracket1[2].OUTPUTSELECT
low_bit_select => bracket1[1].OUTPUTSELECT
low_bit_select => bracket1[0].OUTPUTSELECT
register0[0] => bracket0[0].DATAA
register0[1] => bracket0[1].DATAA
register0[2] => bracket0[2].DATAA
register0[3] => bracket0[3].DATAA
register0[4] => bracket0[4].DATAA
register0[5] => bracket0[5].DATAA
register0[6] => bracket0[6].DATAA
register0[7] => bracket0[7].DATAA
register0[8] => bracket0[8].DATAA
register0[9] => bracket0[9].DATAA
register0[10] => bracket0[10].DATAA
register0[11] => bracket0[11].DATAA
register0[12] => bracket0[12].DATAA
register0[13] => bracket0[13].DATAA
register0[14] => bracket0[14].DATAA
register0[15] => bracket0[15].DATAA
register0[16] => bracket0[16].DATAA
register0[17] => bracket0[17].DATAA
register0[18] => bracket0[18].DATAA
register0[19] => bracket0[19].DATAA
register0[20] => bracket0[20].DATAA
register0[21] => bracket0[21].DATAA
register0[22] => bracket0[22].DATAA
register0[23] => bracket0[23].DATAA
register0[24] => bracket0[24].DATAA
register0[25] => bracket0[25].DATAA
register0[26] => bracket0[26].DATAA
register0[27] => bracket0[27].DATAA
register0[28] => bracket0[28].DATAA
register0[29] => bracket0[29].DATAA
register0[30] => bracket0[30].DATAA
register0[31] => bracket0[31].DATAA
register1[0] => bracket0[0].DATAB
register1[1] => bracket0[1].DATAB
register1[2] => bracket0[2].DATAB
register1[3] => bracket0[3].DATAB
register1[4] => bracket0[4].DATAB
register1[5] => bracket0[5].DATAB
register1[6] => bracket0[6].DATAB
register1[7] => bracket0[7].DATAB
register1[8] => bracket0[8].DATAB
register1[9] => bracket0[9].DATAB
register1[10] => bracket0[10].DATAB
register1[11] => bracket0[11].DATAB
register1[12] => bracket0[12].DATAB
register1[13] => bracket0[13].DATAB
register1[14] => bracket0[14].DATAB
register1[15] => bracket0[15].DATAB
register1[16] => bracket0[16].DATAB
register1[17] => bracket0[17].DATAB
register1[18] => bracket0[18].DATAB
register1[19] => bracket0[19].DATAB
register1[20] => bracket0[20].DATAB
register1[21] => bracket0[21].DATAB
register1[22] => bracket0[22].DATAB
register1[23] => bracket0[23].DATAB
register1[24] => bracket0[24].DATAB
register1[25] => bracket0[25].DATAB
register1[26] => bracket0[26].DATAB
register1[27] => bracket0[27].DATAB
register1[28] => bracket0[28].DATAB
register1[29] => bracket0[29].DATAB
register1[30] => bracket0[30].DATAB
register1[31] => bracket0[31].DATAB
register2[0] => bracket1[0].DATAA
register2[1] => bracket1[1].DATAA
register2[2] => bracket1[2].DATAA
register2[3] => bracket1[3].DATAA
register2[4] => bracket1[4].DATAA
register2[5] => bracket1[5].DATAA
register2[6] => bracket1[6].DATAA
register2[7] => bracket1[7].DATAA
register2[8] => bracket1[8].DATAA
register2[9] => bracket1[9].DATAA
register2[10] => bracket1[10].DATAA
register2[11] => bracket1[11].DATAA
register2[12] => bracket1[12].DATAA
register2[13] => bracket1[13].DATAA
register2[14] => bracket1[14].DATAA
register2[15] => bracket1[15].DATAA
register2[16] => bracket1[16].DATAA
register2[17] => bracket1[17].DATAA
register2[18] => bracket1[18].DATAA
register2[19] => bracket1[19].DATAA
register2[20] => bracket1[20].DATAA
register2[21] => bracket1[21].DATAA
register2[22] => bracket1[22].DATAA
register2[23] => bracket1[23].DATAA
register2[24] => bracket1[24].DATAA
register2[25] => bracket1[25].DATAA
register2[26] => bracket1[26].DATAA
register2[27] => bracket1[27].DATAA
register2[28] => bracket1[28].DATAA
register2[29] => bracket1[29].DATAA
register2[30] => bracket1[30].DATAA
register2[31] => bracket1[31].DATAA
register3[0] => bracket1[0].DATAB
register3[1] => bracket1[1].DATAB
register3[2] => bracket1[2].DATAB
register3[3] => bracket1[3].DATAB
register3[4] => bracket1[4].DATAB
register3[5] => bracket1[5].DATAB
register3[6] => bracket1[6].DATAB
register3[7] => bracket1[7].DATAB
register3[8] => bracket1[8].DATAB
register3[9] => bracket1[9].DATAB
register3[10] => bracket1[10].DATAB
register3[11] => bracket1[11].DATAB
register3[12] => bracket1[12].DATAB
register3[13] => bracket1[13].DATAB
register3[14] => bracket1[14].DATAB
register3[15] => bracket1[15].DATAB
register3[16] => bracket1[16].DATAB
register3[17] => bracket1[17].DATAB
register3[18] => bracket1[18].DATAB
register3[19] => bracket1[19].DATAB
register3[20] => bracket1[20].DATAB
register3[21] => bracket1[21].DATAB
register3[22] => bracket1[22].DATAB
register3[23] => bracket1[23].DATAB
register3[24] => bracket1[24].DATAB
register3[25] => bracket1[25].DATAB
register3[26] => bracket1[26].DATAB
register3[27] => bracket1[27].DATAB
register3[28] => bracket1[28].DATAB
register3[29] => bracket1[29].DATAB
register3[30] => bracket1[30].DATAB
register3[31] => bracket1[31].DATAB
register_out[0] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[1] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[2] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[3] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[4] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[5] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[6] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[7] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[8] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[9] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[10] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[11] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[12] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[13] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[14] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[15] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[16] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[17] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[18] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[19] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[20] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[21] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[22] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[23] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[24] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[25] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[26] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[27] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[28] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[29] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[30] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[31] <= register_out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:my_processor|alu:aluer|mux_thirty_two:mux_for_alu_out|mux_eight:mux_eight_two|mux_four:mux_four_one
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
low_bit_select => bracket0[31].OUTPUTSELECT
low_bit_select => bracket0[30].OUTPUTSELECT
low_bit_select => bracket0[29].OUTPUTSELECT
low_bit_select => bracket0[28].OUTPUTSELECT
low_bit_select => bracket0[27].OUTPUTSELECT
low_bit_select => bracket0[26].OUTPUTSELECT
low_bit_select => bracket0[25].OUTPUTSELECT
low_bit_select => bracket0[24].OUTPUTSELECT
low_bit_select => bracket0[23].OUTPUTSELECT
low_bit_select => bracket0[22].OUTPUTSELECT
low_bit_select => bracket0[21].OUTPUTSELECT
low_bit_select => bracket0[20].OUTPUTSELECT
low_bit_select => bracket0[19].OUTPUTSELECT
low_bit_select => bracket0[18].OUTPUTSELECT
low_bit_select => bracket0[17].OUTPUTSELECT
low_bit_select => bracket0[16].OUTPUTSELECT
low_bit_select => bracket0[15].OUTPUTSELECT
low_bit_select => bracket0[14].OUTPUTSELECT
low_bit_select => bracket0[13].OUTPUTSELECT
low_bit_select => bracket0[12].OUTPUTSELECT
low_bit_select => bracket0[11].OUTPUTSELECT
low_bit_select => bracket0[10].OUTPUTSELECT
low_bit_select => bracket0[9].OUTPUTSELECT
low_bit_select => bracket0[8].OUTPUTSELECT
low_bit_select => bracket0[7].OUTPUTSELECT
low_bit_select => bracket0[6].OUTPUTSELECT
low_bit_select => bracket0[5].OUTPUTSELECT
low_bit_select => bracket0[4].OUTPUTSELECT
low_bit_select => bracket0[3].OUTPUTSELECT
low_bit_select => bracket0[2].OUTPUTSELECT
low_bit_select => bracket0[1].OUTPUTSELECT
low_bit_select => bracket0[0].OUTPUTSELECT
low_bit_select => bracket1[31].OUTPUTSELECT
low_bit_select => bracket1[30].OUTPUTSELECT
low_bit_select => bracket1[29].OUTPUTSELECT
low_bit_select => bracket1[28].OUTPUTSELECT
low_bit_select => bracket1[27].OUTPUTSELECT
low_bit_select => bracket1[26].OUTPUTSELECT
low_bit_select => bracket1[25].OUTPUTSELECT
low_bit_select => bracket1[24].OUTPUTSELECT
low_bit_select => bracket1[23].OUTPUTSELECT
low_bit_select => bracket1[22].OUTPUTSELECT
low_bit_select => bracket1[21].OUTPUTSELECT
low_bit_select => bracket1[20].OUTPUTSELECT
low_bit_select => bracket1[19].OUTPUTSELECT
low_bit_select => bracket1[18].OUTPUTSELECT
low_bit_select => bracket1[17].OUTPUTSELECT
low_bit_select => bracket1[16].OUTPUTSELECT
low_bit_select => bracket1[15].OUTPUTSELECT
low_bit_select => bracket1[14].OUTPUTSELECT
low_bit_select => bracket1[13].OUTPUTSELECT
low_bit_select => bracket1[12].OUTPUTSELECT
low_bit_select => bracket1[11].OUTPUTSELECT
low_bit_select => bracket1[10].OUTPUTSELECT
low_bit_select => bracket1[9].OUTPUTSELECT
low_bit_select => bracket1[8].OUTPUTSELECT
low_bit_select => bracket1[7].OUTPUTSELECT
low_bit_select => bracket1[6].OUTPUTSELECT
low_bit_select => bracket1[5].OUTPUTSELECT
low_bit_select => bracket1[4].OUTPUTSELECT
low_bit_select => bracket1[3].OUTPUTSELECT
low_bit_select => bracket1[2].OUTPUTSELECT
low_bit_select => bracket1[1].OUTPUTSELECT
low_bit_select => bracket1[0].OUTPUTSELECT
register0[0] => bracket0[0].DATAA
register0[1] => bracket0[1].DATAA
register0[2] => bracket0[2].DATAA
register0[3] => bracket0[3].DATAA
register0[4] => bracket0[4].DATAA
register0[5] => bracket0[5].DATAA
register0[6] => bracket0[6].DATAA
register0[7] => bracket0[7].DATAA
register0[8] => bracket0[8].DATAA
register0[9] => bracket0[9].DATAA
register0[10] => bracket0[10].DATAA
register0[11] => bracket0[11].DATAA
register0[12] => bracket0[12].DATAA
register0[13] => bracket0[13].DATAA
register0[14] => bracket0[14].DATAA
register0[15] => bracket0[15].DATAA
register0[16] => bracket0[16].DATAA
register0[17] => bracket0[17].DATAA
register0[18] => bracket0[18].DATAA
register0[19] => bracket0[19].DATAA
register0[20] => bracket0[20].DATAA
register0[21] => bracket0[21].DATAA
register0[22] => bracket0[22].DATAA
register0[23] => bracket0[23].DATAA
register0[24] => bracket0[24].DATAA
register0[25] => bracket0[25].DATAA
register0[26] => bracket0[26].DATAA
register0[27] => bracket0[27].DATAA
register0[28] => bracket0[28].DATAA
register0[29] => bracket0[29].DATAA
register0[30] => bracket0[30].DATAA
register0[31] => bracket0[31].DATAA
register1[0] => bracket0[0].DATAB
register1[1] => bracket0[1].DATAB
register1[2] => bracket0[2].DATAB
register1[3] => bracket0[3].DATAB
register1[4] => bracket0[4].DATAB
register1[5] => bracket0[5].DATAB
register1[6] => bracket0[6].DATAB
register1[7] => bracket0[7].DATAB
register1[8] => bracket0[8].DATAB
register1[9] => bracket0[9].DATAB
register1[10] => bracket0[10].DATAB
register1[11] => bracket0[11].DATAB
register1[12] => bracket0[12].DATAB
register1[13] => bracket0[13].DATAB
register1[14] => bracket0[14].DATAB
register1[15] => bracket0[15].DATAB
register1[16] => bracket0[16].DATAB
register1[17] => bracket0[17].DATAB
register1[18] => bracket0[18].DATAB
register1[19] => bracket0[19].DATAB
register1[20] => bracket0[20].DATAB
register1[21] => bracket0[21].DATAB
register1[22] => bracket0[22].DATAB
register1[23] => bracket0[23].DATAB
register1[24] => bracket0[24].DATAB
register1[25] => bracket0[25].DATAB
register1[26] => bracket0[26].DATAB
register1[27] => bracket0[27].DATAB
register1[28] => bracket0[28].DATAB
register1[29] => bracket0[29].DATAB
register1[30] => bracket0[30].DATAB
register1[31] => bracket0[31].DATAB
register2[0] => bracket1[0].DATAA
register2[1] => bracket1[1].DATAA
register2[2] => bracket1[2].DATAA
register2[3] => bracket1[3].DATAA
register2[4] => bracket1[4].DATAA
register2[5] => bracket1[5].DATAA
register2[6] => bracket1[6].DATAA
register2[7] => bracket1[7].DATAA
register2[8] => bracket1[8].DATAA
register2[9] => bracket1[9].DATAA
register2[10] => bracket1[10].DATAA
register2[11] => bracket1[11].DATAA
register2[12] => bracket1[12].DATAA
register2[13] => bracket1[13].DATAA
register2[14] => bracket1[14].DATAA
register2[15] => bracket1[15].DATAA
register2[16] => bracket1[16].DATAA
register2[17] => bracket1[17].DATAA
register2[18] => bracket1[18].DATAA
register2[19] => bracket1[19].DATAA
register2[20] => bracket1[20].DATAA
register2[21] => bracket1[21].DATAA
register2[22] => bracket1[22].DATAA
register2[23] => bracket1[23].DATAA
register2[24] => bracket1[24].DATAA
register2[25] => bracket1[25].DATAA
register2[26] => bracket1[26].DATAA
register2[27] => bracket1[27].DATAA
register2[28] => bracket1[28].DATAA
register2[29] => bracket1[29].DATAA
register2[30] => bracket1[30].DATAA
register2[31] => bracket1[31].DATAA
register3[0] => bracket1[0].DATAB
register3[1] => bracket1[1].DATAB
register3[2] => bracket1[2].DATAB
register3[3] => bracket1[3].DATAB
register3[4] => bracket1[4].DATAB
register3[5] => bracket1[5].DATAB
register3[6] => bracket1[6].DATAB
register3[7] => bracket1[7].DATAB
register3[8] => bracket1[8].DATAB
register3[9] => bracket1[9].DATAB
register3[10] => bracket1[10].DATAB
register3[11] => bracket1[11].DATAB
register3[12] => bracket1[12].DATAB
register3[13] => bracket1[13].DATAB
register3[14] => bracket1[14].DATAB
register3[15] => bracket1[15].DATAB
register3[16] => bracket1[16].DATAB
register3[17] => bracket1[17].DATAB
register3[18] => bracket1[18].DATAB
register3[19] => bracket1[19].DATAB
register3[20] => bracket1[20].DATAB
register3[21] => bracket1[21].DATAB
register3[22] => bracket1[22].DATAB
register3[23] => bracket1[23].DATAB
register3[24] => bracket1[24].DATAB
register3[25] => bracket1[25].DATAB
register3[26] => bracket1[26].DATAB
register3[27] => bracket1[27].DATAB
register3[28] => bracket1[28].DATAB
register3[29] => bracket1[29].DATAB
register3[30] => bracket1[30].DATAB
register3[31] => bracket1[31].DATAB
register_out[0] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[1] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[2] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[3] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[4] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[5] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[6] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[7] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[8] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[9] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[10] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[11] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[12] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[13] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[14] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[15] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[16] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[17] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[18] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[19] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[20] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[21] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[22] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[23] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[24] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[25] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[26] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[27] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[28] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[29] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[30] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[31] <= register_out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:my_processor|alu:aluer|mux_thirty_two:mux_for_alu_out|mux_eight:mux_eight_three
three_bit_select[0] => two_of_three_bit_select[0].IN2
three_bit_select[1] => two_of_three_bit_select[1].IN2
three_bit_select[2] => register_out.OUTPUTSELECT
three_bit_select[2] => register_out.OUTPUTSELECT
three_bit_select[2] => register_out.OUTPUTSELECT
three_bit_select[2] => register_out.OUTPUTSELECT
three_bit_select[2] => register_out.OUTPUTSELECT
three_bit_select[2] => register_out.OUTPUTSELECT
three_bit_select[2] => register_out.OUTPUTSELECT
three_bit_select[2] => register_out.OUTPUTSELECT
three_bit_select[2] => register_out.OUTPUTSELECT
three_bit_select[2] => register_out.OUTPUTSELECT
three_bit_select[2] => register_out.OUTPUTSELECT
three_bit_select[2] => register_out.OUTPUTSELECT
three_bit_select[2] => register_out.OUTPUTSELECT
three_bit_select[2] => register_out.OUTPUTSELECT
three_bit_select[2] => register_out.OUTPUTSELECT
three_bit_select[2] => register_out.OUTPUTSELECT
three_bit_select[2] => register_out.OUTPUTSELECT
three_bit_select[2] => register_out.OUTPUTSELECT
three_bit_select[2] => register_out.OUTPUTSELECT
three_bit_select[2] => register_out.OUTPUTSELECT
three_bit_select[2] => register_out.OUTPUTSELECT
three_bit_select[2] => register_out.OUTPUTSELECT
three_bit_select[2] => register_out.OUTPUTSELECT
three_bit_select[2] => register_out.OUTPUTSELECT
three_bit_select[2] => register_out.OUTPUTSELECT
three_bit_select[2] => register_out.OUTPUTSELECT
three_bit_select[2] => register_out.OUTPUTSELECT
three_bit_select[2] => register_out.OUTPUTSELECT
three_bit_select[2] => register_out.OUTPUTSELECT
three_bit_select[2] => register_out.OUTPUTSELECT
three_bit_select[2] => register_out.OUTPUTSELECT
three_bit_select[2] => register_out.OUTPUTSELECT
register0[0] => register0[0].IN1
register0[1] => register0[1].IN1
register0[2] => register0[2].IN1
register0[3] => register0[3].IN1
register0[4] => register0[4].IN1
register0[5] => register0[5].IN1
register0[6] => register0[6].IN1
register0[7] => register0[7].IN1
register0[8] => register0[8].IN1
register0[9] => register0[9].IN1
register0[10] => register0[10].IN1
register0[11] => register0[11].IN1
register0[12] => register0[12].IN1
register0[13] => register0[13].IN1
register0[14] => register0[14].IN1
register0[15] => register0[15].IN1
register0[16] => register0[16].IN1
register0[17] => register0[17].IN1
register0[18] => register0[18].IN1
register0[19] => register0[19].IN1
register0[20] => register0[20].IN1
register0[21] => register0[21].IN1
register0[22] => register0[22].IN1
register0[23] => register0[23].IN1
register0[24] => register0[24].IN1
register0[25] => register0[25].IN1
register0[26] => register0[26].IN1
register0[27] => register0[27].IN1
register0[28] => register0[28].IN1
register0[29] => register0[29].IN1
register0[30] => register0[30].IN1
register0[31] => register0[31].IN1
register1[0] => register1[0].IN1
register1[1] => register1[1].IN1
register1[2] => register1[2].IN1
register1[3] => register1[3].IN1
register1[4] => register1[4].IN1
register1[5] => register1[5].IN1
register1[6] => register1[6].IN1
register1[7] => register1[7].IN1
register1[8] => register1[8].IN1
register1[9] => register1[9].IN1
register1[10] => register1[10].IN1
register1[11] => register1[11].IN1
register1[12] => register1[12].IN1
register1[13] => register1[13].IN1
register1[14] => register1[14].IN1
register1[15] => register1[15].IN1
register1[16] => register1[16].IN1
register1[17] => register1[17].IN1
register1[18] => register1[18].IN1
register1[19] => register1[19].IN1
register1[20] => register1[20].IN1
register1[21] => register1[21].IN1
register1[22] => register1[22].IN1
register1[23] => register1[23].IN1
register1[24] => register1[24].IN1
register1[25] => register1[25].IN1
register1[26] => register1[26].IN1
register1[27] => register1[27].IN1
register1[28] => register1[28].IN1
register1[29] => register1[29].IN1
register1[30] => register1[30].IN1
register1[31] => register1[31].IN1
register2[0] => register2[0].IN1
register2[1] => register2[1].IN1
register2[2] => register2[2].IN1
register2[3] => register2[3].IN1
register2[4] => register2[4].IN1
register2[5] => register2[5].IN1
register2[6] => register2[6].IN1
register2[7] => register2[7].IN1
register2[8] => register2[8].IN1
register2[9] => register2[9].IN1
register2[10] => register2[10].IN1
register2[11] => register2[11].IN1
register2[12] => register2[12].IN1
register2[13] => register2[13].IN1
register2[14] => register2[14].IN1
register2[15] => register2[15].IN1
register2[16] => register2[16].IN1
register2[17] => register2[17].IN1
register2[18] => register2[18].IN1
register2[19] => register2[19].IN1
register2[20] => register2[20].IN1
register2[21] => register2[21].IN1
register2[22] => register2[22].IN1
register2[23] => register2[23].IN1
register2[24] => register2[24].IN1
register2[25] => register2[25].IN1
register2[26] => register2[26].IN1
register2[27] => register2[27].IN1
register2[28] => register2[28].IN1
register2[29] => register2[29].IN1
register2[30] => register2[30].IN1
register2[31] => register2[31].IN1
register3[0] => register3[0].IN1
register3[1] => register3[1].IN1
register3[2] => register3[2].IN1
register3[3] => register3[3].IN1
register3[4] => register3[4].IN1
register3[5] => register3[5].IN1
register3[6] => register3[6].IN1
register3[7] => register3[7].IN1
register3[8] => register3[8].IN1
register3[9] => register3[9].IN1
register3[10] => register3[10].IN1
register3[11] => register3[11].IN1
register3[12] => register3[12].IN1
register3[13] => register3[13].IN1
register3[14] => register3[14].IN1
register3[15] => register3[15].IN1
register3[16] => register3[16].IN1
register3[17] => register3[17].IN1
register3[18] => register3[18].IN1
register3[19] => register3[19].IN1
register3[20] => register3[20].IN1
register3[21] => register3[21].IN1
register3[22] => register3[22].IN1
register3[23] => register3[23].IN1
register3[24] => register3[24].IN1
register3[25] => register3[25].IN1
register3[26] => register3[26].IN1
register3[27] => register3[27].IN1
register3[28] => register3[28].IN1
register3[29] => register3[29].IN1
register3[30] => register3[30].IN1
register3[31] => register3[31].IN1
register4[0] => register4[0].IN1
register4[1] => register4[1].IN1
register4[2] => register4[2].IN1
register4[3] => register4[3].IN1
register4[4] => register4[4].IN1
register4[5] => register4[5].IN1
register4[6] => register4[6].IN1
register4[7] => register4[7].IN1
register4[8] => register4[8].IN1
register4[9] => register4[9].IN1
register4[10] => register4[10].IN1
register4[11] => register4[11].IN1
register4[12] => register4[12].IN1
register4[13] => register4[13].IN1
register4[14] => register4[14].IN1
register4[15] => register4[15].IN1
register4[16] => register4[16].IN1
register4[17] => register4[17].IN1
register4[18] => register4[18].IN1
register4[19] => register4[19].IN1
register4[20] => register4[20].IN1
register4[21] => register4[21].IN1
register4[22] => register4[22].IN1
register4[23] => register4[23].IN1
register4[24] => register4[24].IN1
register4[25] => register4[25].IN1
register4[26] => register4[26].IN1
register4[27] => register4[27].IN1
register4[28] => register4[28].IN1
register4[29] => register4[29].IN1
register4[30] => register4[30].IN1
register4[31] => register4[31].IN1
register5[0] => register5[0].IN1
register5[1] => register5[1].IN1
register5[2] => register5[2].IN1
register5[3] => register5[3].IN1
register5[4] => register5[4].IN1
register5[5] => register5[5].IN1
register5[6] => register5[6].IN1
register5[7] => register5[7].IN1
register5[8] => register5[8].IN1
register5[9] => register5[9].IN1
register5[10] => register5[10].IN1
register5[11] => register5[11].IN1
register5[12] => register5[12].IN1
register5[13] => register5[13].IN1
register5[14] => register5[14].IN1
register5[15] => register5[15].IN1
register5[16] => register5[16].IN1
register5[17] => register5[17].IN1
register5[18] => register5[18].IN1
register5[19] => register5[19].IN1
register5[20] => register5[20].IN1
register5[21] => register5[21].IN1
register5[22] => register5[22].IN1
register5[23] => register5[23].IN1
register5[24] => register5[24].IN1
register5[25] => register5[25].IN1
register5[26] => register5[26].IN1
register5[27] => register5[27].IN1
register5[28] => register5[28].IN1
register5[29] => register5[29].IN1
register5[30] => register5[30].IN1
register5[31] => register5[31].IN1
register6[0] => register6[0].IN1
register6[1] => register6[1].IN1
register6[2] => register6[2].IN1
register6[3] => register6[3].IN1
register6[4] => register6[4].IN1
register6[5] => register6[5].IN1
register6[6] => register6[6].IN1
register6[7] => register6[7].IN1
register6[8] => register6[8].IN1
register6[9] => register6[9].IN1
register6[10] => register6[10].IN1
register6[11] => register6[11].IN1
register6[12] => register6[12].IN1
register6[13] => register6[13].IN1
register6[14] => register6[14].IN1
register6[15] => register6[15].IN1
register6[16] => register6[16].IN1
register6[17] => register6[17].IN1
register6[18] => register6[18].IN1
register6[19] => register6[19].IN1
register6[20] => register6[20].IN1
register6[21] => register6[21].IN1
register6[22] => register6[22].IN1
register6[23] => register6[23].IN1
register6[24] => register6[24].IN1
register6[25] => register6[25].IN1
register6[26] => register6[26].IN1
register6[27] => register6[27].IN1
register6[28] => register6[28].IN1
register6[29] => register6[29].IN1
register6[30] => register6[30].IN1
register6[31] => register6[31].IN1
register7[0] => register7[0].IN1
register7[1] => register7[1].IN1
register7[2] => register7[2].IN1
register7[3] => register7[3].IN1
register7[4] => register7[4].IN1
register7[5] => register7[5].IN1
register7[6] => register7[6].IN1
register7[7] => register7[7].IN1
register7[8] => register7[8].IN1
register7[9] => register7[9].IN1
register7[10] => register7[10].IN1
register7[11] => register7[11].IN1
register7[12] => register7[12].IN1
register7[13] => register7[13].IN1
register7[14] => register7[14].IN1
register7[15] => register7[15].IN1
register7[16] => register7[16].IN1
register7[17] => register7[17].IN1
register7[18] => register7[18].IN1
register7[19] => register7[19].IN1
register7[20] => register7[20].IN1
register7[21] => register7[21].IN1
register7[22] => register7[22].IN1
register7[23] => register7[23].IN1
register7[24] => register7[24].IN1
register7[25] => register7[25].IN1
register7[26] => register7[26].IN1
register7[27] => register7[27].IN1
register7[28] => register7[28].IN1
register7[29] => register7[29].IN1
register7[30] => register7[30].IN1
register7[31] => register7[31].IN1
register_out[0] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[1] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[2] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[3] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[4] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[5] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[6] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[7] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[8] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[9] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[10] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[11] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[12] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[13] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[14] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[15] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[16] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[17] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[18] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[19] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[20] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[21] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[22] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[23] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[24] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[25] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[26] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[27] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[28] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[29] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[30] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[31] <= register_out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:my_processor|alu:aluer|mux_thirty_two:mux_for_alu_out|mux_eight:mux_eight_three|mux_four:mux_four_zero
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
low_bit_select => bracket0[31].OUTPUTSELECT
low_bit_select => bracket0[30].OUTPUTSELECT
low_bit_select => bracket0[29].OUTPUTSELECT
low_bit_select => bracket0[28].OUTPUTSELECT
low_bit_select => bracket0[27].OUTPUTSELECT
low_bit_select => bracket0[26].OUTPUTSELECT
low_bit_select => bracket0[25].OUTPUTSELECT
low_bit_select => bracket0[24].OUTPUTSELECT
low_bit_select => bracket0[23].OUTPUTSELECT
low_bit_select => bracket0[22].OUTPUTSELECT
low_bit_select => bracket0[21].OUTPUTSELECT
low_bit_select => bracket0[20].OUTPUTSELECT
low_bit_select => bracket0[19].OUTPUTSELECT
low_bit_select => bracket0[18].OUTPUTSELECT
low_bit_select => bracket0[17].OUTPUTSELECT
low_bit_select => bracket0[16].OUTPUTSELECT
low_bit_select => bracket0[15].OUTPUTSELECT
low_bit_select => bracket0[14].OUTPUTSELECT
low_bit_select => bracket0[13].OUTPUTSELECT
low_bit_select => bracket0[12].OUTPUTSELECT
low_bit_select => bracket0[11].OUTPUTSELECT
low_bit_select => bracket0[10].OUTPUTSELECT
low_bit_select => bracket0[9].OUTPUTSELECT
low_bit_select => bracket0[8].OUTPUTSELECT
low_bit_select => bracket0[7].OUTPUTSELECT
low_bit_select => bracket0[6].OUTPUTSELECT
low_bit_select => bracket0[5].OUTPUTSELECT
low_bit_select => bracket0[4].OUTPUTSELECT
low_bit_select => bracket0[3].OUTPUTSELECT
low_bit_select => bracket0[2].OUTPUTSELECT
low_bit_select => bracket0[1].OUTPUTSELECT
low_bit_select => bracket0[0].OUTPUTSELECT
low_bit_select => bracket1[31].OUTPUTSELECT
low_bit_select => bracket1[30].OUTPUTSELECT
low_bit_select => bracket1[29].OUTPUTSELECT
low_bit_select => bracket1[28].OUTPUTSELECT
low_bit_select => bracket1[27].OUTPUTSELECT
low_bit_select => bracket1[26].OUTPUTSELECT
low_bit_select => bracket1[25].OUTPUTSELECT
low_bit_select => bracket1[24].OUTPUTSELECT
low_bit_select => bracket1[23].OUTPUTSELECT
low_bit_select => bracket1[22].OUTPUTSELECT
low_bit_select => bracket1[21].OUTPUTSELECT
low_bit_select => bracket1[20].OUTPUTSELECT
low_bit_select => bracket1[19].OUTPUTSELECT
low_bit_select => bracket1[18].OUTPUTSELECT
low_bit_select => bracket1[17].OUTPUTSELECT
low_bit_select => bracket1[16].OUTPUTSELECT
low_bit_select => bracket1[15].OUTPUTSELECT
low_bit_select => bracket1[14].OUTPUTSELECT
low_bit_select => bracket1[13].OUTPUTSELECT
low_bit_select => bracket1[12].OUTPUTSELECT
low_bit_select => bracket1[11].OUTPUTSELECT
low_bit_select => bracket1[10].OUTPUTSELECT
low_bit_select => bracket1[9].OUTPUTSELECT
low_bit_select => bracket1[8].OUTPUTSELECT
low_bit_select => bracket1[7].OUTPUTSELECT
low_bit_select => bracket1[6].OUTPUTSELECT
low_bit_select => bracket1[5].OUTPUTSELECT
low_bit_select => bracket1[4].OUTPUTSELECT
low_bit_select => bracket1[3].OUTPUTSELECT
low_bit_select => bracket1[2].OUTPUTSELECT
low_bit_select => bracket1[1].OUTPUTSELECT
low_bit_select => bracket1[0].OUTPUTSELECT
register0[0] => bracket0[0].DATAA
register0[1] => bracket0[1].DATAA
register0[2] => bracket0[2].DATAA
register0[3] => bracket0[3].DATAA
register0[4] => bracket0[4].DATAA
register0[5] => bracket0[5].DATAA
register0[6] => bracket0[6].DATAA
register0[7] => bracket0[7].DATAA
register0[8] => bracket0[8].DATAA
register0[9] => bracket0[9].DATAA
register0[10] => bracket0[10].DATAA
register0[11] => bracket0[11].DATAA
register0[12] => bracket0[12].DATAA
register0[13] => bracket0[13].DATAA
register0[14] => bracket0[14].DATAA
register0[15] => bracket0[15].DATAA
register0[16] => bracket0[16].DATAA
register0[17] => bracket0[17].DATAA
register0[18] => bracket0[18].DATAA
register0[19] => bracket0[19].DATAA
register0[20] => bracket0[20].DATAA
register0[21] => bracket0[21].DATAA
register0[22] => bracket0[22].DATAA
register0[23] => bracket0[23].DATAA
register0[24] => bracket0[24].DATAA
register0[25] => bracket0[25].DATAA
register0[26] => bracket0[26].DATAA
register0[27] => bracket0[27].DATAA
register0[28] => bracket0[28].DATAA
register0[29] => bracket0[29].DATAA
register0[30] => bracket0[30].DATAA
register0[31] => bracket0[31].DATAA
register1[0] => bracket0[0].DATAB
register1[1] => bracket0[1].DATAB
register1[2] => bracket0[2].DATAB
register1[3] => bracket0[3].DATAB
register1[4] => bracket0[4].DATAB
register1[5] => bracket0[5].DATAB
register1[6] => bracket0[6].DATAB
register1[7] => bracket0[7].DATAB
register1[8] => bracket0[8].DATAB
register1[9] => bracket0[9].DATAB
register1[10] => bracket0[10].DATAB
register1[11] => bracket0[11].DATAB
register1[12] => bracket0[12].DATAB
register1[13] => bracket0[13].DATAB
register1[14] => bracket0[14].DATAB
register1[15] => bracket0[15].DATAB
register1[16] => bracket0[16].DATAB
register1[17] => bracket0[17].DATAB
register1[18] => bracket0[18].DATAB
register1[19] => bracket0[19].DATAB
register1[20] => bracket0[20].DATAB
register1[21] => bracket0[21].DATAB
register1[22] => bracket0[22].DATAB
register1[23] => bracket0[23].DATAB
register1[24] => bracket0[24].DATAB
register1[25] => bracket0[25].DATAB
register1[26] => bracket0[26].DATAB
register1[27] => bracket0[27].DATAB
register1[28] => bracket0[28].DATAB
register1[29] => bracket0[29].DATAB
register1[30] => bracket0[30].DATAB
register1[31] => bracket0[31].DATAB
register2[0] => bracket1[0].DATAA
register2[1] => bracket1[1].DATAA
register2[2] => bracket1[2].DATAA
register2[3] => bracket1[3].DATAA
register2[4] => bracket1[4].DATAA
register2[5] => bracket1[5].DATAA
register2[6] => bracket1[6].DATAA
register2[7] => bracket1[7].DATAA
register2[8] => bracket1[8].DATAA
register2[9] => bracket1[9].DATAA
register2[10] => bracket1[10].DATAA
register2[11] => bracket1[11].DATAA
register2[12] => bracket1[12].DATAA
register2[13] => bracket1[13].DATAA
register2[14] => bracket1[14].DATAA
register2[15] => bracket1[15].DATAA
register2[16] => bracket1[16].DATAA
register2[17] => bracket1[17].DATAA
register2[18] => bracket1[18].DATAA
register2[19] => bracket1[19].DATAA
register2[20] => bracket1[20].DATAA
register2[21] => bracket1[21].DATAA
register2[22] => bracket1[22].DATAA
register2[23] => bracket1[23].DATAA
register2[24] => bracket1[24].DATAA
register2[25] => bracket1[25].DATAA
register2[26] => bracket1[26].DATAA
register2[27] => bracket1[27].DATAA
register2[28] => bracket1[28].DATAA
register2[29] => bracket1[29].DATAA
register2[30] => bracket1[30].DATAA
register2[31] => bracket1[31].DATAA
register3[0] => bracket1[0].DATAB
register3[1] => bracket1[1].DATAB
register3[2] => bracket1[2].DATAB
register3[3] => bracket1[3].DATAB
register3[4] => bracket1[4].DATAB
register3[5] => bracket1[5].DATAB
register3[6] => bracket1[6].DATAB
register3[7] => bracket1[7].DATAB
register3[8] => bracket1[8].DATAB
register3[9] => bracket1[9].DATAB
register3[10] => bracket1[10].DATAB
register3[11] => bracket1[11].DATAB
register3[12] => bracket1[12].DATAB
register3[13] => bracket1[13].DATAB
register3[14] => bracket1[14].DATAB
register3[15] => bracket1[15].DATAB
register3[16] => bracket1[16].DATAB
register3[17] => bracket1[17].DATAB
register3[18] => bracket1[18].DATAB
register3[19] => bracket1[19].DATAB
register3[20] => bracket1[20].DATAB
register3[21] => bracket1[21].DATAB
register3[22] => bracket1[22].DATAB
register3[23] => bracket1[23].DATAB
register3[24] => bracket1[24].DATAB
register3[25] => bracket1[25].DATAB
register3[26] => bracket1[26].DATAB
register3[27] => bracket1[27].DATAB
register3[28] => bracket1[28].DATAB
register3[29] => bracket1[29].DATAB
register3[30] => bracket1[30].DATAB
register3[31] => bracket1[31].DATAB
register_out[0] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[1] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[2] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[3] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[4] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[5] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[6] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[7] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[8] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[9] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[10] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[11] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[12] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[13] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[14] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[15] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[16] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[17] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[18] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[19] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[20] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[21] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[22] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[23] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[24] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[25] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[26] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[27] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[28] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[29] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[30] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[31] <= register_out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:my_processor|alu:aluer|mux_thirty_two:mux_for_alu_out|mux_eight:mux_eight_three|mux_four:mux_four_one
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
low_bit_select => bracket0[31].OUTPUTSELECT
low_bit_select => bracket0[30].OUTPUTSELECT
low_bit_select => bracket0[29].OUTPUTSELECT
low_bit_select => bracket0[28].OUTPUTSELECT
low_bit_select => bracket0[27].OUTPUTSELECT
low_bit_select => bracket0[26].OUTPUTSELECT
low_bit_select => bracket0[25].OUTPUTSELECT
low_bit_select => bracket0[24].OUTPUTSELECT
low_bit_select => bracket0[23].OUTPUTSELECT
low_bit_select => bracket0[22].OUTPUTSELECT
low_bit_select => bracket0[21].OUTPUTSELECT
low_bit_select => bracket0[20].OUTPUTSELECT
low_bit_select => bracket0[19].OUTPUTSELECT
low_bit_select => bracket0[18].OUTPUTSELECT
low_bit_select => bracket0[17].OUTPUTSELECT
low_bit_select => bracket0[16].OUTPUTSELECT
low_bit_select => bracket0[15].OUTPUTSELECT
low_bit_select => bracket0[14].OUTPUTSELECT
low_bit_select => bracket0[13].OUTPUTSELECT
low_bit_select => bracket0[12].OUTPUTSELECT
low_bit_select => bracket0[11].OUTPUTSELECT
low_bit_select => bracket0[10].OUTPUTSELECT
low_bit_select => bracket0[9].OUTPUTSELECT
low_bit_select => bracket0[8].OUTPUTSELECT
low_bit_select => bracket0[7].OUTPUTSELECT
low_bit_select => bracket0[6].OUTPUTSELECT
low_bit_select => bracket0[5].OUTPUTSELECT
low_bit_select => bracket0[4].OUTPUTSELECT
low_bit_select => bracket0[3].OUTPUTSELECT
low_bit_select => bracket0[2].OUTPUTSELECT
low_bit_select => bracket0[1].OUTPUTSELECT
low_bit_select => bracket0[0].OUTPUTSELECT
low_bit_select => bracket1[31].OUTPUTSELECT
low_bit_select => bracket1[30].OUTPUTSELECT
low_bit_select => bracket1[29].OUTPUTSELECT
low_bit_select => bracket1[28].OUTPUTSELECT
low_bit_select => bracket1[27].OUTPUTSELECT
low_bit_select => bracket1[26].OUTPUTSELECT
low_bit_select => bracket1[25].OUTPUTSELECT
low_bit_select => bracket1[24].OUTPUTSELECT
low_bit_select => bracket1[23].OUTPUTSELECT
low_bit_select => bracket1[22].OUTPUTSELECT
low_bit_select => bracket1[21].OUTPUTSELECT
low_bit_select => bracket1[20].OUTPUTSELECT
low_bit_select => bracket1[19].OUTPUTSELECT
low_bit_select => bracket1[18].OUTPUTSELECT
low_bit_select => bracket1[17].OUTPUTSELECT
low_bit_select => bracket1[16].OUTPUTSELECT
low_bit_select => bracket1[15].OUTPUTSELECT
low_bit_select => bracket1[14].OUTPUTSELECT
low_bit_select => bracket1[13].OUTPUTSELECT
low_bit_select => bracket1[12].OUTPUTSELECT
low_bit_select => bracket1[11].OUTPUTSELECT
low_bit_select => bracket1[10].OUTPUTSELECT
low_bit_select => bracket1[9].OUTPUTSELECT
low_bit_select => bracket1[8].OUTPUTSELECT
low_bit_select => bracket1[7].OUTPUTSELECT
low_bit_select => bracket1[6].OUTPUTSELECT
low_bit_select => bracket1[5].OUTPUTSELECT
low_bit_select => bracket1[4].OUTPUTSELECT
low_bit_select => bracket1[3].OUTPUTSELECT
low_bit_select => bracket1[2].OUTPUTSELECT
low_bit_select => bracket1[1].OUTPUTSELECT
low_bit_select => bracket1[0].OUTPUTSELECT
register0[0] => bracket0[0].DATAA
register0[1] => bracket0[1].DATAA
register0[2] => bracket0[2].DATAA
register0[3] => bracket0[3].DATAA
register0[4] => bracket0[4].DATAA
register0[5] => bracket0[5].DATAA
register0[6] => bracket0[6].DATAA
register0[7] => bracket0[7].DATAA
register0[8] => bracket0[8].DATAA
register0[9] => bracket0[9].DATAA
register0[10] => bracket0[10].DATAA
register0[11] => bracket0[11].DATAA
register0[12] => bracket0[12].DATAA
register0[13] => bracket0[13].DATAA
register0[14] => bracket0[14].DATAA
register0[15] => bracket0[15].DATAA
register0[16] => bracket0[16].DATAA
register0[17] => bracket0[17].DATAA
register0[18] => bracket0[18].DATAA
register0[19] => bracket0[19].DATAA
register0[20] => bracket0[20].DATAA
register0[21] => bracket0[21].DATAA
register0[22] => bracket0[22].DATAA
register0[23] => bracket0[23].DATAA
register0[24] => bracket0[24].DATAA
register0[25] => bracket0[25].DATAA
register0[26] => bracket0[26].DATAA
register0[27] => bracket0[27].DATAA
register0[28] => bracket0[28].DATAA
register0[29] => bracket0[29].DATAA
register0[30] => bracket0[30].DATAA
register0[31] => bracket0[31].DATAA
register1[0] => bracket0[0].DATAB
register1[1] => bracket0[1].DATAB
register1[2] => bracket0[2].DATAB
register1[3] => bracket0[3].DATAB
register1[4] => bracket0[4].DATAB
register1[5] => bracket0[5].DATAB
register1[6] => bracket0[6].DATAB
register1[7] => bracket0[7].DATAB
register1[8] => bracket0[8].DATAB
register1[9] => bracket0[9].DATAB
register1[10] => bracket0[10].DATAB
register1[11] => bracket0[11].DATAB
register1[12] => bracket0[12].DATAB
register1[13] => bracket0[13].DATAB
register1[14] => bracket0[14].DATAB
register1[15] => bracket0[15].DATAB
register1[16] => bracket0[16].DATAB
register1[17] => bracket0[17].DATAB
register1[18] => bracket0[18].DATAB
register1[19] => bracket0[19].DATAB
register1[20] => bracket0[20].DATAB
register1[21] => bracket0[21].DATAB
register1[22] => bracket0[22].DATAB
register1[23] => bracket0[23].DATAB
register1[24] => bracket0[24].DATAB
register1[25] => bracket0[25].DATAB
register1[26] => bracket0[26].DATAB
register1[27] => bracket0[27].DATAB
register1[28] => bracket0[28].DATAB
register1[29] => bracket0[29].DATAB
register1[30] => bracket0[30].DATAB
register1[31] => bracket0[31].DATAB
register2[0] => bracket1[0].DATAA
register2[1] => bracket1[1].DATAA
register2[2] => bracket1[2].DATAA
register2[3] => bracket1[3].DATAA
register2[4] => bracket1[4].DATAA
register2[5] => bracket1[5].DATAA
register2[6] => bracket1[6].DATAA
register2[7] => bracket1[7].DATAA
register2[8] => bracket1[8].DATAA
register2[9] => bracket1[9].DATAA
register2[10] => bracket1[10].DATAA
register2[11] => bracket1[11].DATAA
register2[12] => bracket1[12].DATAA
register2[13] => bracket1[13].DATAA
register2[14] => bracket1[14].DATAA
register2[15] => bracket1[15].DATAA
register2[16] => bracket1[16].DATAA
register2[17] => bracket1[17].DATAA
register2[18] => bracket1[18].DATAA
register2[19] => bracket1[19].DATAA
register2[20] => bracket1[20].DATAA
register2[21] => bracket1[21].DATAA
register2[22] => bracket1[22].DATAA
register2[23] => bracket1[23].DATAA
register2[24] => bracket1[24].DATAA
register2[25] => bracket1[25].DATAA
register2[26] => bracket1[26].DATAA
register2[27] => bracket1[27].DATAA
register2[28] => bracket1[28].DATAA
register2[29] => bracket1[29].DATAA
register2[30] => bracket1[30].DATAA
register2[31] => bracket1[31].DATAA
register3[0] => bracket1[0].DATAB
register3[1] => bracket1[1].DATAB
register3[2] => bracket1[2].DATAB
register3[3] => bracket1[3].DATAB
register3[4] => bracket1[4].DATAB
register3[5] => bracket1[5].DATAB
register3[6] => bracket1[6].DATAB
register3[7] => bracket1[7].DATAB
register3[8] => bracket1[8].DATAB
register3[9] => bracket1[9].DATAB
register3[10] => bracket1[10].DATAB
register3[11] => bracket1[11].DATAB
register3[12] => bracket1[12].DATAB
register3[13] => bracket1[13].DATAB
register3[14] => bracket1[14].DATAB
register3[15] => bracket1[15].DATAB
register3[16] => bracket1[16].DATAB
register3[17] => bracket1[17].DATAB
register3[18] => bracket1[18].DATAB
register3[19] => bracket1[19].DATAB
register3[20] => bracket1[20].DATAB
register3[21] => bracket1[21].DATAB
register3[22] => bracket1[22].DATAB
register3[23] => bracket1[23].DATAB
register3[24] => bracket1[24].DATAB
register3[25] => bracket1[25].DATAB
register3[26] => bracket1[26].DATAB
register3[27] => bracket1[27].DATAB
register3[28] => bracket1[28].DATAB
register3[29] => bracket1[29].DATAB
register3[30] => bracket1[30].DATAB
register3[31] => bracket1[31].DATAB
register_out[0] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[1] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[2] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[3] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[4] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[5] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[6] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[7] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[8] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[9] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[10] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[11] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[12] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[13] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[14] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[15] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[16] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[17] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[18] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[19] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[20] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[21] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[22] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[23] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[24] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[25] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[26] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[27] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[28] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[29] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[30] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[31] <= register_out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:my_processor|alu:aluer|mux_thirty_two:mux_for_alu_out|mux_four:mux_results
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
high_bit_select => register_out.OUTPUTSELECT
low_bit_select => bracket0[31].OUTPUTSELECT
low_bit_select => bracket0[30].OUTPUTSELECT
low_bit_select => bracket0[29].OUTPUTSELECT
low_bit_select => bracket0[28].OUTPUTSELECT
low_bit_select => bracket0[27].OUTPUTSELECT
low_bit_select => bracket0[26].OUTPUTSELECT
low_bit_select => bracket0[25].OUTPUTSELECT
low_bit_select => bracket0[24].OUTPUTSELECT
low_bit_select => bracket0[23].OUTPUTSELECT
low_bit_select => bracket0[22].OUTPUTSELECT
low_bit_select => bracket0[21].OUTPUTSELECT
low_bit_select => bracket0[20].OUTPUTSELECT
low_bit_select => bracket0[19].OUTPUTSELECT
low_bit_select => bracket0[18].OUTPUTSELECT
low_bit_select => bracket0[17].OUTPUTSELECT
low_bit_select => bracket0[16].OUTPUTSELECT
low_bit_select => bracket0[15].OUTPUTSELECT
low_bit_select => bracket0[14].OUTPUTSELECT
low_bit_select => bracket0[13].OUTPUTSELECT
low_bit_select => bracket0[12].OUTPUTSELECT
low_bit_select => bracket0[11].OUTPUTSELECT
low_bit_select => bracket0[10].OUTPUTSELECT
low_bit_select => bracket0[9].OUTPUTSELECT
low_bit_select => bracket0[8].OUTPUTSELECT
low_bit_select => bracket0[7].OUTPUTSELECT
low_bit_select => bracket0[6].OUTPUTSELECT
low_bit_select => bracket0[5].OUTPUTSELECT
low_bit_select => bracket0[4].OUTPUTSELECT
low_bit_select => bracket0[3].OUTPUTSELECT
low_bit_select => bracket0[2].OUTPUTSELECT
low_bit_select => bracket0[1].OUTPUTSELECT
low_bit_select => bracket0[0].OUTPUTSELECT
low_bit_select => bracket1[31].OUTPUTSELECT
low_bit_select => bracket1[30].OUTPUTSELECT
low_bit_select => bracket1[29].OUTPUTSELECT
low_bit_select => bracket1[28].OUTPUTSELECT
low_bit_select => bracket1[27].OUTPUTSELECT
low_bit_select => bracket1[26].OUTPUTSELECT
low_bit_select => bracket1[25].OUTPUTSELECT
low_bit_select => bracket1[24].OUTPUTSELECT
low_bit_select => bracket1[23].OUTPUTSELECT
low_bit_select => bracket1[22].OUTPUTSELECT
low_bit_select => bracket1[21].OUTPUTSELECT
low_bit_select => bracket1[20].OUTPUTSELECT
low_bit_select => bracket1[19].OUTPUTSELECT
low_bit_select => bracket1[18].OUTPUTSELECT
low_bit_select => bracket1[17].OUTPUTSELECT
low_bit_select => bracket1[16].OUTPUTSELECT
low_bit_select => bracket1[15].OUTPUTSELECT
low_bit_select => bracket1[14].OUTPUTSELECT
low_bit_select => bracket1[13].OUTPUTSELECT
low_bit_select => bracket1[12].OUTPUTSELECT
low_bit_select => bracket1[11].OUTPUTSELECT
low_bit_select => bracket1[10].OUTPUTSELECT
low_bit_select => bracket1[9].OUTPUTSELECT
low_bit_select => bracket1[8].OUTPUTSELECT
low_bit_select => bracket1[7].OUTPUTSELECT
low_bit_select => bracket1[6].OUTPUTSELECT
low_bit_select => bracket1[5].OUTPUTSELECT
low_bit_select => bracket1[4].OUTPUTSELECT
low_bit_select => bracket1[3].OUTPUTSELECT
low_bit_select => bracket1[2].OUTPUTSELECT
low_bit_select => bracket1[1].OUTPUTSELECT
low_bit_select => bracket1[0].OUTPUTSELECT
register0[0] => bracket0[0].DATAA
register0[1] => bracket0[1].DATAA
register0[2] => bracket0[2].DATAA
register0[3] => bracket0[3].DATAA
register0[4] => bracket0[4].DATAA
register0[5] => bracket0[5].DATAA
register0[6] => bracket0[6].DATAA
register0[7] => bracket0[7].DATAA
register0[8] => bracket0[8].DATAA
register0[9] => bracket0[9].DATAA
register0[10] => bracket0[10].DATAA
register0[11] => bracket0[11].DATAA
register0[12] => bracket0[12].DATAA
register0[13] => bracket0[13].DATAA
register0[14] => bracket0[14].DATAA
register0[15] => bracket0[15].DATAA
register0[16] => bracket0[16].DATAA
register0[17] => bracket0[17].DATAA
register0[18] => bracket0[18].DATAA
register0[19] => bracket0[19].DATAA
register0[20] => bracket0[20].DATAA
register0[21] => bracket0[21].DATAA
register0[22] => bracket0[22].DATAA
register0[23] => bracket0[23].DATAA
register0[24] => bracket0[24].DATAA
register0[25] => bracket0[25].DATAA
register0[26] => bracket0[26].DATAA
register0[27] => bracket0[27].DATAA
register0[28] => bracket0[28].DATAA
register0[29] => bracket0[29].DATAA
register0[30] => bracket0[30].DATAA
register0[31] => bracket0[31].DATAA
register1[0] => bracket0[0].DATAB
register1[1] => bracket0[1].DATAB
register1[2] => bracket0[2].DATAB
register1[3] => bracket0[3].DATAB
register1[4] => bracket0[4].DATAB
register1[5] => bracket0[5].DATAB
register1[6] => bracket0[6].DATAB
register1[7] => bracket0[7].DATAB
register1[8] => bracket0[8].DATAB
register1[9] => bracket0[9].DATAB
register1[10] => bracket0[10].DATAB
register1[11] => bracket0[11].DATAB
register1[12] => bracket0[12].DATAB
register1[13] => bracket0[13].DATAB
register1[14] => bracket0[14].DATAB
register1[15] => bracket0[15].DATAB
register1[16] => bracket0[16].DATAB
register1[17] => bracket0[17].DATAB
register1[18] => bracket0[18].DATAB
register1[19] => bracket0[19].DATAB
register1[20] => bracket0[20].DATAB
register1[21] => bracket0[21].DATAB
register1[22] => bracket0[22].DATAB
register1[23] => bracket0[23].DATAB
register1[24] => bracket0[24].DATAB
register1[25] => bracket0[25].DATAB
register1[26] => bracket0[26].DATAB
register1[27] => bracket0[27].DATAB
register1[28] => bracket0[28].DATAB
register1[29] => bracket0[29].DATAB
register1[30] => bracket0[30].DATAB
register1[31] => bracket0[31].DATAB
register2[0] => bracket1[0].DATAA
register2[1] => bracket1[1].DATAA
register2[2] => bracket1[2].DATAA
register2[3] => bracket1[3].DATAA
register2[4] => bracket1[4].DATAA
register2[5] => bracket1[5].DATAA
register2[6] => bracket1[6].DATAA
register2[7] => bracket1[7].DATAA
register2[8] => bracket1[8].DATAA
register2[9] => bracket1[9].DATAA
register2[10] => bracket1[10].DATAA
register2[11] => bracket1[11].DATAA
register2[12] => bracket1[12].DATAA
register2[13] => bracket1[13].DATAA
register2[14] => bracket1[14].DATAA
register2[15] => bracket1[15].DATAA
register2[16] => bracket1[16].DATAA
register2[17] => bracket1[17].DATAA
register2[18] => bracket1[18].DATAA
register2[19] => bracket1[19].DATAA
register2[20] => bracket1[20].DATAA
register2[21] => bracket1[21].DATAA
register2[22] => bracket1[22].DATAA
register2[23] => bracket1[23].DATAA
register2[24] => bracket1[24].DATAA
register2[25] => bracket1[25].DATAA
register2[26] => bracket1[26].DATAA
register2[27] => bracket1[27].DATAA
register2[28] => bracket1[28].DATAA
register2[29] => bracket1[29].DATAA
register2[30] => bracket1[30].DATAA
register2[31] => bracket1[31].DATAA
register3[0] => bracket1[0].DATAB
register3[1] => bracket1[1].DATAB
register3[2] => bracket1[2].DATAB
register3[3] => bracket1[3].DATAB
register3[4] => bracket1[4].DATAB
register3[5] => bracket1[5].DATAB
register3[6] => bracket1[6].DATAB
register3[7] => bracket1[7].DATAB
register3[8] => bracket1[8].DATAB
register3[9] => bracket1[9].DATAB
register3[10] => bracket1[10].DATAB
register3[11] => bracket1[11].DATAB
register3[12] => bracket1[12].DATAB
register3[13] => bracket1[13].DATAB
register3[14] => bracket1[14].DATAB
register3[15] => bracket1[15].DATAB
register3[16] => bracket1[16].DATAB
register3[17] => bracket1[17].DATAB
register3[18] => bracket1[18].DATAB
register3[19] => bracket1[19].DATAB
register3[20] => bracket1[20].DATAB
register3[21] => bracket1[21].DATAB
register3[22] => bracket1[22].DATAB
register3[23] => bracket1[23].DATAB
register3[24] => bracket1[24].DATAB
register3[25] => bracket1[25].DATAB
register3[26] => bracket1[26].DATAB
register3[27] => bracket1[27].DATAB
register3[28] => bracket1[28].DATAB
register3[29] => bracket1[29].DATAB
register3[30] => bracket1[30].DATAB
register3[31] => bracket1[31].DATAB
register_out[0] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[1] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[2] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[3] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[4] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[5] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[6] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[7] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[8] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[9] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[10] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[11] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[12] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[13] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[14] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[15] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[16] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[17] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[18] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[19] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[20] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[21] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[22] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[23] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[24] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[25] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[26] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[27] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[28] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[29] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[30] <= register_out.DB_MAX_OUTPUT_PORT_TYPE
register_out[31] <= register_out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:my_processor|thirty_two_bit_adder:PCadder_branch
A_in_bits[0] => A_in_bits[0].IN1
A_in_bits[1] => A_in_bits[1].IN1
A_in_bits[2] => A_in_bits[2].IN1
A_in_bits[3] => A_in_bits[3].IN1
A_in_bits[4] => A_in_bits[4].IN1
A_in_bits[5] => A_in_bits[5].IN1
A_in_bits[6] => A_in_bits[6].IN1
A_in_bits[7] => A_in_bits[7].IN1
A_in_bits[8] => A_in_bits[8].IN1
A_in_bits[9] => A_in_bits[9].IN1
A_in_bits[10] => A_in_bits[10].IN1
A_in_bits[11] => A_in_bits[11].IN1
A_in_bits[12] => A_in_bits[12].IN1
A_in_bits[13] => A_in_bits[13].IN1
A_in_bits[14] => A_in_bits[14].IN1
A_in_bits[15] => A_in_bits[15].IN1
A_in_bits[16] => A_in_bits[16].IN1
A_in_bits[17] => A_in_bits[17].IN1
A_in_bits[18] => A_in_bits[18].IN1
A_in_bits[19] => A_in_bits[19].IN1
A_in_bits[20] => A_in_bits[20].IN1
A_in_bits[21] => A_in_bits[21].IN1
A_in_bits[22] => A_in_bits[22].IN1
A_in_bits[23] => A_in_bits[23].IN1
A_in_bits[24] => A_in_bits[24].IN1
A_in_bits[25] => A_in_bits[25].IN1
A_in_bits[26] => A_in_bits[26].IN1
A_in_bits[27] => A_in_bits[27].IN1
A_in_bits[28] => A_in_bits[28].IN1
A_in_bits[29] => A_in_bits[29].IN1
A_in_bits[30] => A_in_bits[30].IN1
A_in_bits[31] => A_in_bits[31].IN1
B_in_bits[0] => xor_for_sub0.IN0
B_in_bits[1] => xor_for_sub1.IN0
B_in_bits[2] => xor_for_sub2.IN0
B_in_bits[3] => xor_for_sub3.IN0
B_in_bits[4] => xor_for_sub4.IN0
B_in_bits[5] => xor_for_sub5.IN0
B_in_bits[6] => xor_for_sub6.IN0
B_in_bits[7] => xor_for_sub7.IN0
B_in_bits[8] => xor_for_sub8.IN0
B_in_bits[9] => xor_for_sub9.IN0
B_in_bits[10] => xor_for_sub10.IN0
B_in_bits[11] => xor_for_sub11.IN0
B_in_bits[12] => xor_for_sub12.IN0
B_in_bits[13] => xor_for_sub13.IN0
B_in_bits[14] => xor_for_sub14.IN0
B_in_bits[15] => xor_for_sub15.IN0
B_in_bits[16] => xor_for_sub16.IN0
B_in_bits[17] => xor_for_sub17.IN0
B_in_bits[18] => xor_for_sub18.IN0
B_in_bits[19] => xor_for_sub19.IN0
B_in_bits[20] => xor_for_sub20.IN0
B_in_bits[21] => xor_for_sub21.IN0
B_in_bits[22] => xor_for_sub22.IN0
B_in_bits[23] => xor_for_sub23.IN0
B_in_bits[24] => xor_for_sub24.IN0
B_in_bits[25] => xor_for_sub25.IN0
B_in_bits[26] => xor_for_sub26.IN0
B_in_bits[27] => xor_for_sub27.IN0
B_in_bits[28] => xor_for_sub28.IN0
B_in_bits[29] => xor_for_sub29.IN0
B_in_bits[30] => xor_for_sub30.IN0
B_in_bits[31] => xor_for_sub31.IN0
B_in_bits[31] => and_for_overflow_negative_add.IN1
B_in_bits[31] => and_for_overflow_positive.IN1
B_in_bits[31] => andneg.IN0
sub => sub.IN1
thirty_two_bit_sum[0] <= eight_bit_adder:eba_0.port3
thirty_two_bit_sum[1] <= eight_bit_adder:eba_0.port3
thirty_two_bit_sum[2] <= eight_bit_adder:eba_0.port3
thirty_two_bit_sum[3] <= eight_bit_adder:eba_0.port3
thirty_two_bit_sum[4] <= eight_bit_adder:eba_0.port3
thirty_two_bit_sum[5] <= eight_bit_adder:eba_0.port3
thirty_two_bit_sum[6] <= eight_bit_adder:eba_0.port3
thirty_two_bit_sum[7] <= eight_bit_adder:eba_0.port3
thirty_two_bit_sum[8] <= eight_bit_adder:eba_1.port3
thirty_two_bit_sum[9] <= eight_bit_adder:eba_1.port3
thirty_two_bit_sum[10] <= eight_bit_adder:eba_1.port3
thirty_two_bit_sum[11] <= eight_bit_adder:eba_1.port3
thirty_two_bit_sum[12] <= eight_bit_adder:eba_1.port3
thirty_two_bit_sum[13] <= eight_bit_adder:eba_1.port3
thirty_two_bit_sum[14] <= eight_bit_adder:eba_1.port3
thirty_two_bit_sum[15] <= eight_bit_adder:eba_1.port3
thirty_two_bit_sum[16] <= eight_bit_adder:eba_2.port3
thirty_two_bit_sum[17] <= eight_bit_adder:eba_2.port3
thirty_two_bit_sum[18] <= eight_bit_adder:eba_2.port3
thirty_two_bit_sum[19] <= eight_bit_adder:eba_2.port3
thirty_two_bit_sum[20] <= eight_bit_adder:eba_2.port3
thirty_two_bit_sum[21] <= eight_bit_adder:eba_2.port3
thirty_two_bit_sum[22] <= eight_bit_adder:eba_2.port3
thirty_two_bit_sum[23] <= eight_bit_adder:eba_2.port3
thirty_two_bit_sum[24] <= eight_bit_adder:eba_3.port3
thirty_two_bit_sum[25] <= eight_bit_adder:eba_3.port3
thirty_two_bit_sum[26] <= eight_bit_adder:eba_3.port3
thirty_two_bit_sum[27] <= eight_bit_adder:eba_3.port3
thirty_two_bit_sum[28] <= eight_bit_adder:eba_3.port3
thirty_two_bit_sum[29] <= eight_bit_adder:eba_3.port3
thirty_two_bit_sum[30] <= eight_bit_adder:eba_3.port3
thirty_two_bit_sum[31] <= eight_bit_adder:eba_3.port3
c_out <= or_for_c_out.DB_MAX_OUTPUT_PORT_TYPE
isGreaterThan <= or_ilt.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:my_processor|thirty_two_bit_adder:PCadder_branch|eight_bit_adder:eba_0
A_bits[0] => and0.IN0
A_bits[0] => xor0.IN0
A_bits[1] => and1.IN0
A_bits[1] => xor1.IN0
A_bits[2] => and2.IN0
A_bits[2] => xor2.IN0
A_bits[3] => and3.IN0
A_bits[3] => xor3.IN0
A_bits[4] => and4.IN0
A_bits[4] => xor4.IN0
A_bits[5] => and5.IN0
A_bits[5] => xor5.IN0
A_bits[6] => and6.IN0
A_bits[6] => xor6.IN0
A_bits[7] => and7.IN0
A_bits[7] => xor7.IN0
B_bits[0] => and0.IN1
B_bits[0] => xor0.IN1
B_bits[1] => and1.IN1
B_bits[1] => xor1.IN1
B_bits[2] => and2.IN1
B_bits[2] => xor2.IN1
B_bits[3] => and3.IN1
B_bits[3] => xor3.IN1
B_bits[4] => and4.IN1
B_bits[4] => xor4.IN1
B_bits[5] => and5.IN1
B_bits[5] => xor5.IN1
B_bits[6] => and6.IN1
B_bits[6] => xor6.IN1
B_bits[7] => and7.IN1
B_bits[7] => xor7.IN1
carry_in => andc0.IN1
carry_in => xor_sum0.IN1
eight_bit_sum[0] <= xor_sum0.DB_MAX_OUTPUT_PORT_TYPE
eight_bit_sum[1] <= xor_sum1.DB_MAX_OUTPUT_PORT_TYPE
eight_bit_sum[2] <= xor_sum2.DB_MAX_OUTPUT_PORT_TYPE
eight_bit_sum[3] <= xor_sum3.DB_MAX_OUTPUT_PORT_TYPE
eight_bit_sum[4] <= xor_sum4.DB_MAX_OUTPUT_PORT_TYPE
eight_bit_sum[5] <= xor_sum5.DB_MAX_OUTPUT_PORT_TYPE
eight_bit_sum[6] <= xor_sum6.DB_MAX_OUTPUT_PORT_TYPE
eight_bit_sum[7] <= xor_sum7.DB_MAX_OUTPUT_PORT_TYPE
c_out <= orc7.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:my_processor|thirty_two_bit_adder:PCadder_branch|eight_bit_adder:eba_1
A_bits[0] => and0.IN0
A_bits[0] => xor0.IN0
A_bits[1] => and1.IN0
A_bits[1] => xor1.IN0
A_bits[2] => and2.IN0
A_bits[2] => xor2.IN0
A_bits[3] => and3.IN0
A_bits[3] => xor3.IN0
A_bits[4] => and4.IN0
A_bits[4] => xor4.IN0
A_bits[5] => and5.IN0
A_bits[5] => xor5.IN0
A_bits[6] => and6.IN0
A_bits[6] => xor6.IN0
A_bits[7] => and7.IN0
A_bits[7] => xor7.IN0
B_bits[0] => and0.IN1
B_bits[0] => xor0.IN1
B_bits[1] => and1.IN1
B_bits[1] => xor1.IN1
B_bits[2] => and2.IN1
B_bits[2] => xor2.IN1
B_bits[3] => and3.IN1
B_bits[3] => xor3.IN1
B_bits[4] => and4.IN1
B_bits[4] => xor4.IN1
B_bits[5] => and5.IN1
B_bits[5] => xor5.IN1
B_bits[6] => and6.IN1
B_bits[6] => xor6.IN1
B_bits[7] => and7.IN1
B_bits[7] => xor7.IN1
carry_in => andc0.IN1
carry_in => xor_sum0.IN1
eight_bit_sum[0] <= xor_sum0.DB_MAX_OUTPUT_PORT_TYPE
eight_bit_sum[1] <= xor_sum1.DB_MAX_OUTPUT_PORT_TYPE
eight_bit_sum[2] <= xor_sum2.DB_MAX_OUTPUT_PORT_TYPE
eight_bit_sum[3] <= xor_sum3.DB_MAX_OUTPUT_PORT_TYPE
eight_bit_sum[4] <= xor_sum4.DB_MAX_OUTPUT_PORT_TYPE
eight_bit_sum[5] <= xor_sum5.DB_MAX_OUTPUT_PORT_TYPE
eight_bit_sum[6] <= xor_sum6.DB_MAX_OUTPUT_PORT_TYPE
eight_bit_sum[7] <= xor_sum7.DB_MAX_OUTPUT_PORT_TYPE
c_out <= orc7.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:my_processor|thirty_two_bit_adder:PCadder_branch|eight_bit_adder:eba_2
A_bits[0] => and0.IN0
A_bits[0] => xor0.IN0
A_bits[1] => and1.IN0
A_bits[1] => xor1.IN0
A_bits[2] => and2.IN0
A_bits[2] => xor2.IN0
A_bits[3] => and3.IN0
A_bits[3] => xor3.IN0
A_bits[4] => and4.IN0
A_bits[4] => xor4.IN0
A_bits[5] => and5.IN0
A_bits[5] => xor5.IN0
A_bits[6] => and6.IN0
A_bits[6] => xor6.IN0
A_bits[7] => and7.IN0
A_bits[7] => xor7.IN0
B_bits[0] => and0.IN1
B_bits[0] => xor0.IN1
B_bits[1] => and1.IN1
B_bits[1] => xor1.IN1
B_bits[2] => and2.IN1
B_bits[2] => xor2.IN1
B_bits[3] => and3.IN1
B_bits[3] => xor3.IN1
B_bits[4] => and4.IN1
B_bits[4] => xor4.IN1
B_bits[5] => and5.IN1
B_bits[5] => xor5.IN1
B_bits[6] => and6.IN1
B_bits[6] => xor6.IN1
B_bits[7] => and7.IN1
B_bits[7] => xor7.IN1
carry_in => andc0.IN1
carry_in => xor_sum0.IN1
eight_bit_sum[0] <= xor_sum0.DB_MAX_OUTPUT_PORT_TYPE
eight_bit_sum[1] <= xor_sum1.DB_MAX_OUTPUT_PORT_TYPE
eight_bit_sum[2] <= xor_sum2.DB_MAX_OUTPUT_PORT_TYPE
eight_bit_sum[3] <= xor_sum3.DB_MAX_OUTPUT_PORT_TYPE
eight_bit_sum[4] <= xor_sum4.DB_MAX_OUTPUT_PORT_TYPE
eight_bit_sum[5] <= xor_sum5.DB_MAX_OUTPUT_PORT_TYPE
eight_bit_sum[6] <= xor_sum6.DB_MAX_OUTPUT_PORT_TYPE
eight_bit_sum[7] <= xor_sum7.DB_MAX_OUTPUT_PORT_TYPE
c_out <= orc7.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:my_processor|thirty_two_bit_adder:PCadder_branch|eight_bit_adder:eba_3
A_bits[0] => and0.IN0
A_bits[0] => xor0.IN0
A_bits[1] => and1.IN0
A_bits[1] => xor1.IN0
A_bits[2] => and2.IN0
A_bits[2] => xor2.IN0
A_bits[3] => and3.IN0
A_bits[3] => xor3.IN0
A_bits[4] => and4.IN0
A_bits[4] => xor4.IN0
A_bits[5] => and5.IN0
A_bits[5] => xor5.IN0
A_bits[6] => and6.IN0
A_bits[6] => xor6.IN0
A_bits[7] => and7.IN0
A_bits[7] => xor7.IN0
B_bits[0] => and0.IN1
B_bits[0] => xor0.IN1
B_bits[1] => and1.IN1
B_bits[1] => xor1.IN1
B_bits[2] => and2.IN1
B_bits[2] => xor2.IN1
B_bits[3] => and3.IN1
B_bits[3] => xor3.IN1
B_bits[4] => and4.IN1
B_bits[4] => xor4.IN1
B_bits[5] => and5.IN1
B_bits[5] => xor5.IN1
B_bits[6] => and6.IN1
B_bits[6] => xor6.IN1
B_bits[7] => and7.IN1
B_bits[7] => xor7.IN1
carry_in => andc0.IN1
carry_in => xor_sum0.IN1
eight_bit_sum[0] <= xor_sum0.DB_MAX_OUTPUT_PORT_TYPE
eight_bit_sum[1] <= xor_sum1.DB_MAX_OUTPUT_PORT_TYPE
eight_bit_sum[2] <= xor_sum2.DB_MAX_OUTPUT_PORT_TYPE
eight_bit_sum[3] <= xor_sum3.DB_MAX_OUTPUT_PORT_TYPE
eight_bit_sum[4] <= xor_sum4.DB_MAX_OUTPUT_PORT_TYPE
eight_bit_sum[5] <= xor_sum5.DB_MAX_OUTPUT_PORT_TYPE
eight_bit_sum[6] <= xor_sum6.DB_MAX_OUTPUT_PORT_TYPE
eight_bit_sum[7] <= xor_sum7.DB_MAX_OUTPUT_PORT_TYPE
c_out <= orc7.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:my_processor|XM:xm1
old_pc[0] => old_pc[0].IN1
old_pc[1] => old_pc[1].IN1
old_pc[2] => old_pc[2].IN1
old_pc[3] => old_pc[3].IN1
old_pc[4] => old_pc[4].IN1
old_pc[5] => old_pc[5].IN1
old_pc[6] => old_pc[6].IN1
old_pc[7] => old_pc[7].IN1
old_pc[8] => old_pc[8].IN1
old_pc[9] => old_pc[9].IN1
old_pc[10] => old_pc[10].IN1
old_pc[11] => old_pc[11].IN1
old_pc[12] => old_pc[12].IN1
old_pc[13] => old_pc[13].IN1
old_pc[14] => old_pc[14].IN1
old_pc[15] => old_pc[15].IN1
old_pc[16] => old_pc[16].IN1
old_pc[17] => old_pc[17].IN1
old_pc[18] => old_pc[18].IN1
old_pc[19] => old_pc[19].IN1
old_pc[20] => old_pc[20].IN1
old_pc[21] => old_pc[21].IN1
old_pc[22] => old_pc[22].IN1
old_pc[23] => old_pc[23].IN1
old_pc[24] => old_pc[24].IN1
old_pc[25] => old_pc[25].IN1
old_pc[26] => old_pc[26].IN1
old_pc[27] => old_pc[27].IN1
old_pc[28] => old_pc[28].IN1
old_pc[29] => old_pc[29].IN1
old_pc[30] => old_pc[30].IN1
old_pc[31] => old_pc[31].IN1
DX_PC[0] => DX_PC[0].IN1
DX_PC[1] => DX_PC[1].IN1
DX_PC[2] => DX_PC[2].IN1
DX_PC[3] => DX_PC[3].IN1
DX_PC[4] => DX_PC[4].IN1
DX_PC[5] => DX_PC[5].IN1
DX_PC[6] => DX_PC[6].IN1
DX_PC[7] => DX_PC[7].IN1
DX_PC[8] => DX_PC[8].IN1
DX_PC[9] => DX_PC[9].IN1
DX_PC[10] => DX_PC[10].IN1
DX_PC[11] => DX_PC[11].IN1
DX_PC[12] => DX_PC[12].IN1
DX_PC[13] => DX_PC[13].IN1
DX_PC[14] => DX_PC[14].IN1
DX_PC[15] => DX_PC[15].IN1
DX_PC[16] => DX_PC[16].IN1
DX_PC[17] => DX_PC[17].IN1
DX_PC[18] => DX_PC[18].IN1
DX_PC[19] => DX_PC[19].IN1
DX_PC[20] => DX_PC[20].IN1
DX_PC[21] => DX_PC[21].IN1
DX_PC[22] => DX_PC[22].IN1
DX_PC[23] => DX_PC[23].IN1
DX_PC[24] => DX_PC[24].IN1
DX_PC[25] => DX_PC[25].IN1
DX_PC[26] => DX_PC[26].IN1
DX_PC[27] => DX_PC[27].IN1
DX_PC[28] => DX_PC[28].IN1
DX_PC[29] => DX_PC[29].IN1
DX_PC[30] => DX_PC[30].IN1
DX_PC[31] => DX_PC[31].IN1
DX_IR[0] => DX_IR[0].IN1
DX_IR[1] => DX_IR[1].IN1
DX_IR[2] => DX_IR[2].IN1
DX_IR[3] => DX_IR[3].IN1
DX_IR[4] => DX_IR[4].IN1
DX_IR[5] => DX_IR[5].IN1
DX_IR[6] => DX_IR[6].IN1
DX_IR[7] => DX_IR[7].IN1
DX_IR[8] => DX_IR[8].IN1
DX_IR[9] => DX_IR[9].IN1
DX_IR[10] => DX_IR[10].IN1
DX_IR[11] => DX_IR[11].IN1
DX_IR[12] => DX_IR[12].IN1
DX_IR[13] => DX_IR[13].IN1
DX_IR[14] => DX_IR[14].IN1
DX_IR[15] => DX_IR[15].IN1
DX_IR[16] => DX_IR[16].IN1
DX_IR[17] => DX_IR[17].IN1
DX_IR[18] => DX_IR[18].IN1
DX_IR[19] => DX_IR[19].IN1
DX_IR[20] => DX_IR[20].IN1
DX_IR[21] => DX_IR[21].IN1
DX_IR[22] => DX_IR[22].IN1
DX_IR[23] => DX_IR[23].IN1
DX_IR[24] => DX_IR[24].IN1
DX_IR[25] => DX_IR[25].IN1
DX_IR[26] => DX_IR[26].IN1
DX_IR[27] => DX_IR[27].IN1
DX_IR[28] => DX_IR[28].IN1
DX_IR[29] => DX_IR[29].IN1
DX_IR[30] => DX_IR[30].IN1
DX_IR[31] => DX_IR[31].IN1
DX_target_sx[0] => DX_target_sx[0].IN1
DX_target_sx[1] => DX_target_sx[1].IN1
DX_target_sx[2] => DX_target_sx[2].IN1
DX_target_sx[3] => DX_target_sx[3].IN1
DX_target_sx[4] => DX_target_sx[4].IN1
DX_target_sx[5] => DX_target_sx[5].IN1
DX_target_sx[6] => DX_target_sx[6].IN1
DX_target_sx[7] => DX_target_sx[7].IN1
DX_target_sx[8] => DX_target_sx[8].IN1
DX_target_sx[9] => DX_target_sx[9].IN1
DX_target_sx[10] => DX_target_sx[10].IN1
DX_target_sx[11] => DX_target_sx[11].IN1
DX_target_sx[12] => DX_target_sx[12].IN1
DX_target_sx[13] => DX_target_sx[13].IN1
DX_target_sx[14] => DX_target_sx[14].IN1
DX_target_sx[15] => DX_target_sx[15].IN1
DX_target_sx[16] => DX_target_sx[16].IN1
DX_target_sx[17] => DX_target_sx[17].IN1
DX_target_sx[18] => DX_target_sx[18].IN1
DX_target_sx[19] => DX_target_sx[19].IN1
DX_target_sx[20] => DX_target_sx[20].IN1
DX_target_sx[21] => DX_target_sx[21].IN1
DX_target_sx[22] => DX_target_sx[22].IN1
DX_target_sx[23] => DX_target_sx[23].IN1
DX_target_sx[24] => DX_target_sx[24].IN1
DX_target_sx[25] => DX_target_sx[25].IN1
DX_target_sx[26] => DX_target_sx[26].IN1
DX_target_sx[27] => DX_target_sx[27].IN1
DX_target_sx[28] => DX_target_sx[28].IN1
DX_target_sx[29] => DX_target_sx[29].IN1
DX_target_sx[30] => DX_target_sx[30].IN1
DX_target_sx[31] => DX_target_sx[31].IN1
DX_control[0] => new_control[0].IN1
DX_control[1] => new_control[1].IN1
DX_control[2] => new_control[2].IN1
DX_control[3] => new_control[3].IN1
DX_control[4] => new_control[4].IN1
DX_control[5] => new_control[5].IN1
DX_control[6] => new_control[6].IN1
DX_control[7] => new_control[7].IN1
DX_control[8] => new_control[8].IN1
DX_control[9] => new_control[9].IN1
DX_control[10] => new_control[10].IN1
DX_control[11] => new_control[11].IN1
DX_control[12] => new_control[12].IN1
DX_control[13] => new_control[13].IN1
DX_control[14] => new_control[14].IN1
DX_control[15] => new_control[15].IN1
DX_control[16] => new_control[16].IN1
DX_control[17] => new_control[17].IN1
DX_control[18] => new_control[18].IN1
DX_control[19] => new_control[19].IN1
DX_control[20] => new_control[20].IN1
DX_control[21] => new_control[21].IN1
DX_control[22] => new_control[22].IN1
DX_control[23] => new_control[23].IN1
DX_control[24] => new_control[24].IN1
DX_control[25] => new_control[25].IN1
DX_control[26] => new_control[26].IN1
DX_control[27] => new_control[27].IN1
DX_control[28] => new_control[28].IN1
DX_control[29] => new_control[29].IN1
DX_control[30] => new_control[30].IN1
DX_control[31] => ~NO_FANOUT~
X_output[0] => X_output[0].IN1
X_output[1] => X_output[1].IN1
X_output[2] => X_output[2].IN1
X_output[3] => X_output[3].IN1
X_output[4] => X_output[4].IN1
X_output[5] => X_output[5].IN1
X_output[6] => X_output[6].IN1
X_output[7] => X_output[7].IN1
X_output[8] => X_output[8].IN1
X_output[9] => X_output[9].IN1
X_output[10] => X_output[10].IN1
X_output[11] => X_output[11].IN1
X_output[12] => X_output[12].IN1
X_output[13] => X_output[13].IN1
X_output[14] => X_output[14].IN1
X_output[15] => X_output[15].IN1
X_output[16] => X_output[16].IN1
X_output[17] => X_output[17].IN1
X_output[18] => X_output[18].IN1
X_output[19] => X_output[19].IN1
X_output[20] => X_output[20].IN1
X_output[21] => X_output[21].IN1
X_output[22] => X_output[22].IN1
X_output[23] => X_output[23].IN1
X_output[24] => X_output[24].IN1
X_output[25] => X_output[25].IN1
X_output[26] => X_output[26].IN1
X_output[27] => X_output[27].IN1
X_output[28] => X_output[28].IN1
X_output[29] => X_output[29].IN1
X_output[30] => X_output[30].IN1
X_output[31] => X_output[31].IN1
DX_B[0] => DX_B[0].IN1
DX_B[1] => DX_B[1].IN1
DX_B[2] => DX_B[2].IN1
DX_B[3] => DX_B[3].IN1
DX_B[4] => DX_B[4].IN1
DX_B[5] => DX_B[5].IN1
DX_B[6] => DX_B[6].IN1
DX_B[7] => DX_B[7].IN1
DX_B[8] => DX_B[8].IN1
DX_B[9] => DX_B[9].IN1
DX_B[10] => DX_B[10].IN1
DX_B[11] => DX_B[11].IN1
DX_B[12] => DX_B[12].IN1
DX_B[13] => DX_B[13].IN1
DX_B[14] => DX_B[14].IN1
DX_B[15] => DX_B[15].IN1
DX_B[16] => DX_B[16].IN1
DX_B[17] => DX_B[17].IN1
DX_B[18] => DX_B[18].IN1
DX_B[19] => DX_B[19].IN1
DX_B[20] => DX_B[20].IN1
DX_B[21] => DX_B[21].IN1
DX_B[22] => DX_B[22].IN1
DX_B[23] => DX_B[23].IN1
DX_B[24] => DX_B[24].IN1
DX_B[25] => DX_B[25].IN1
DX_B[26] => DX_B[26].IN1
DX_B[27] => DX_B[27].IN1
DX_B[28] => DX_B[28].IN1
DX_B[29] => DX_B[29].IN1
DX_B[30] => DX_B[30].IN1
DX_B[31] => DX_B[31].IN1
flush => new_control[31].IN1
clock => clock.IN7
en => en.IN7
clr => clr.IN7
XM_old_PC[0] <= register:xmoldp.port0
XM_old_PC[1] <= register:xmoldp.port0
XM_old_PC[2] <= register:xmoldp.port0
XM_old_PC[3] <= register:xmoldp.port0
XM_old_PC[4] <= register:xmoldp.port0
XM_old_PC[5] <= register:xmoldp.port0
XM_old_PC[6] <= register:xmoldp.port0
XM_old_PC[7] <= register:xmoldp.port0
XM_old_PC[8] <= register:xmoldp.port0
XM_old_PC[9] <= register:xmoldp.port0
XM_old_PC[10] <= register:xmoldp.port0
XM_old_PC[11] <= register:xmoldp.port0
XM_old_PC[12] <= register:xmoldp.port0
XM_old_PC[13] <= register:xmoldp.port0
XM_old_PC[14] <= register:xmoldp.port0
XM_old_PC[15] <= register:xmoldp.port0
XM_old_PC[16] <= register:xmoldp.port0
XM_old_PC[17] <= register:xmoldp.port0
XM_old_PC[18] <= register:xmoldp.port0
XM_old_PC[19] <= register:xmoldp.port0
XM_old_PC[20] <= register:xmoldp.port0
XM_old_PC[21] <= register:xmoldp.port0
XM_old_PC[22] <= register:xmoldp.port0
XM_old_PC[23] <= register:xmoldp.port0
XM_old_PC[24] <= register:xmoldp.port0
XM_old_PC[25] <= register:xmoldp.port0
XM_old_PC[26] <= register:xmoldp.port0
XM_old_PC[27] <= register:xmoldp.port0
XM_old_PC[28] <= register:xmoldp.port0
XM_old_PC[29] <= register:xmoldp.port0
XM_old_PC[30] <= register:xmoldp.port0
XM_old_PC[31] <= register:xmoldp.port0
XM_PC[0] <= register:XMPC.port0
XM_PC[1] <= register:XMPC.port0
XM_PC[2] <= register:XMPC.port0
XM_PC[3] <= register:XMPC.port0
XM_PC[4] <= register:XMPC.port0
XM_PC[5] <= register:XMPC.port0
XM_PC[6] <= register:XMPC.port0
XM_PC[7] <= register:XMPC.port0
XM_PC[8] <= register:XMPC.port0
XM_PC[9] <= register:XMPC.port0
XM_PC[10] <= register:XMPC.port0
XM_PC[11] <= register:XMPC.port0
XM_PC[12] <= register:XMPC.port0
XM_PC[13] <= register:XMPC.port0
XM_PC[14] <= register:XMPC.port0
XM_PC[15] <= register:XMPC.port0
XM_PC[16] <= register:XMPC.port0
XM_PC[17] <= register:XMPC.port0
XM_PC[18] <= register:XMPC.port0
XM_PC[19] <= register:XMPC.port0
XM_PC[20] <= register:XMPC.port0
XM_PC[21] <= register:XMPC.port0
XM_PC[22] <= register:XMPC.port0
XM_PC[23] <= register:XMPC.port0
XM_PC[24] <= register:XMPC.port0
XM_PC[25] <= register:XMPC.port0
XM_PC[26] <= register:XMPC.port0
XM_PC[27] <= register:XMPC.port0
XM_PC[28] <= register:XMPC.port0
XM_PC[29] <= register:XMPC.port0
XM_PC[30] <= register:XMPC.port0
XM_PC[31] <= register:XMPC.port0
XM_IR[0] <= register:XMIR.port0
XM_IR[1] <= register:XMIR.port0
XM_IR[2] <= register:XMIR.port0
XM_IR[3] <= register:XMIR.port0
XM_IR[4] <= register:XMIR.port0
XM_IR[5] <= register:XMIR.port0
XM_IR[6] <= register:XMIR.port0
XM_IR[7] <= register:XMIR.port0
XM_IR[8] <= register:XMIR.port0
XM_IR[9] <= register:XMIR.port0
XM_IR[10] <= register:XMIR.port0
XM_IR[11] <= register:XMIR.port0
XM_IR[12] <= register:XMIR.port0
XM_IR[13] <= register:XMIR.port0
XM_IR[14] <= register:XMIR.port0
XM_IR[15] <= register:XMIR.port0
XM_IR[16] <= register:XMIR.port0
XM_IR[17] <= register:XMIR.port0
XM_IR[18] <= register:XMIR.port0
XM_IR[19] <= register:XMIR.port0
XM_IR[20] <= register:XMIR.port0
XM_IR[21] <= register:XMIR.port0
XM_IR[22] <= register:XMIR.port0
XM_IR[23] <= register:XMIR.port0
XM_IR[24] <= register:XMIR.port0
XM_IR[25] <= register:XMIR.port0
XM_IR[26] <= register:XMIR.port0
XM_IR[27] <= register:XMIR.port0
XM_IR[28] <= register:XMIR.port0
XM_IR[29] <= register:XMIR.port0
XM_IR[30] <= register:XMIR.port0
XM_IR[31] <= register:XMIR.port0
XM_target_sx[0] <= register:XMtarget.port0
XM_target_sx[1] <= register:XMtarget.port0
XM_target_sx[2] <= register:XMtarget.port0
XM_target_sx[3] <= register:XMtarget.port0
XM_target_sx[4] <= register:XMtarget.port0
XM_target_sx[5] <= register:XMtarget.port0
XM_target_sx[6] <= register:XMtarget.port0
XM_target_sx[7] <= register:XMtarget.port0
XM_target_sx[8] <= register:XMtarget.port0
XM_target_sx[9] <= register:XMtarget.port0
XM_target_sx[10] <= register:XMtarget.port0
XM_target_sx[11] <= register:XMtarget.port0
XM_target_sx[12] <= register:XMtarget.port0
XM_target_sx[13] <= register:XMtarget.port0
XM_target_sx[14] <= register:XMtarget.port0
XM_target_sx[15] <= register:XMtarget.port0
XM_target_sx[16] <= register:XMtarget.port0
XM_target_sx[17] <= register:XMtarget.port0
XM_target_sx[18] <= register:XMtarget.port0
XM_target_sx[19] <= register:XMtarget.port0
XM_target_sx[20] <= register:XMtarget.port0
XM_target_sx[21] <= register:XMtarget.port0
XM_target_sx[22] <= register:XMtarget.port0
XM_target_sx[23] <= register:XMtarget.port0
XM_target_sx[24] <= register:XMtarget.port0
XM_target_sx[25] <= register:XMtarget.port0
XM_target_sx[26] <= register:XMtarget.port0
XM_target_sx[27] <= register:XMtarget.port0
XM_target_sx[28] <= register:XMtarget.port0
XM_target_sx[29] <= register:XMtarget.port0
XM_target_sx[30] <= register:XMtarget.port0
XM_target_sx[31] <= register:XMtarget.port0
XM_control[0] <= register:XMcontrol.port0
XM_control[1] <= register:XMcontrol.port0
XM_control[2] <= register:XMcontrol.port0
XM_control[3] <= register:XMcontrol.port0
XM_control[4] <= register:XMcontrol.port0
XM_control[5] <= register:XMcontrol.port0
XM_control[6] <= register:XMcontrol.port0
XM_control[7] <= register:XMcontrol.port0
XM_control[8] <= register:XMcontrol.port0
XM_control[9] <= register:XMcontrol.port0
XM_control[10] <= register:XMcontrol.port0
XM_control[11] <= register:XMcontrol.port0
XM_control[12] <= register:XMcontrol.port0
XM_control[13] <= register:XMcontrol.port0
XM_control[14] <= register:XMcontrol.port0
XM_control[15] <= register:XMcontrol.port0
XM_control[16] <= register:XMcontrol.port0
XM_control[17] <= register:XMcontrol.port0
XM_control[18] <= register:XMcontrol.port0
XM_control[19] <= register:XMcontrol.port0
XM_control[20] <= register:XMcontrol.port0
XM_control[21] <= register:XMcontrol.port0
XM_control[22] <= register:XMcontrol.port0
XM_control[23] <= register:XMcontrol.port0
XM_control[24] <= register:XMcontrol.port0
XM_control[25] <= register:XMcontrol.port0
XM_control[26] <= register:XMcontrol.port0
XM_control[27] <= register:XMcontrol.port0
XM_control[28] <= register:XMcontrol.port0
XM_control[29] <= register:XMcontrol.port0
XM_control[30] <= register:XMcontrol.port0
XM_control[31] <= register:XMcontrol.port0
XM_output[0] <= register:XMoutput.port0
XM_output[1] <= register:XMoutput.port0
XM_output[2] <= register:XMoutput.port0
XM_output[3] <= register:XMoutput.port0
XM_output[4] <= register:XMoutput.port0
XM_output[5] <= register:XMoutput.port0
XM_output[6] <= register:XMoutput.port0
XM_output[7] <= register:XMoutput.port0
XM_output[8] <= register:XMoutput.port0
XM_output[9] <= register:XMoutput.port0
XM_output[10] <= register:XMoutput.port0
XM_output[11] <= register:XMoutput.port0
XM_output[12] <= register:XMoutput.port0
XM_output[13] <= register:XMoutput.port0
XM_output[14] <= register:XMoutput.port0
XM_output[15] <= register:XMoutput.port0
XM_output[16] <= register:XMoutput.port0
XM_output[17] <= register:XMoutput.port0
XM_output[18] <= register:XMoutput.port0
XM_output[19] <= register:XMoutput.port0
XM_output[20] <= register:XMoutput.port0
XM_output[21] <= register:XMoutput.port0
XM_output[22] <= register:XMoutput.port0
XM_output[23] <= register:XMoutput.port0
XM_output[24] <= register:XMoutput.port0
XM_output[25] <= register:XMoutput.port0
XM_output[26] <= register:XMoutput.port0
XM_output[27] <= register:XMoutput.port0
XM_output[28] <= register:XMoutput.port0
XM_output[29] <= register:XMoutput.port0
XM_output[30] <= register:XMoutput.port0
XM_output[31] <= register:XMoutput.port0
XM_B_data[0] <= register:b.port0
XM_B_data[1] <= register:b.port0
XM_B_data[2] <= register:b.port0
XM_B_data[3] <= register:b.port0
XM_B_data[4] <= register:b.port0
XM_B_data[5] <= register:b.port0
XM_B_data[6] <= register:b.port0
XM_B_data[7] <= register:b.port0
XM_B_data[8] <= register:b.port0
XM_B_data[9] <= register:b.port0
XM_B_data[10] <= register:b.port0
XM_B_data[11] <= register:b.port0
XM_B_data[12] <= register:b.port0
XM_B_data[13] <= register:b.port0
XM_B_data[14] <= register:b.port0
XM_B_data[15] <= register:b.port0
XM_B_data[16] <= register:b.port0
XM_B_data[17] <= register:b.port0
XM_B_data[18] <= register:b.port0
XM_B_data[19] <= register:b.port0
XM_B_data[20] <= register:b.port0
XM_B_data[21] <= register:b.port0
XM_B_data[22] <= register:b.port0
XM_B_data[23] <= register:b.port0
XM_B_data[24] <= register:b.port0
XM_B_data[25] <= register:b.port0
XM_B_data[26] <= register:b.port0
XM_B_data[27] <= register:b.port0
XM_B_data[28] <= register:b.port0
XM_B_data[29] <= register:b.port0
XM_B_data[30] <= register:b.port0
XM_B_data[31] <= register:b.port0


|skeleton|processor:my_processor|XM:xm1|register:b
register_out[0] <= dffe_ref:dffe0.port0
register_out[1] <= dffe_ref:dffe1.port0
register_out[2] <= dffe_ref:dffe2.port0
register_out[3] <= dffe_ref:dffe3.port0
register_out[4] <= dffe_ref:dffe4.port0
register_out[5] <= dffe_ref:dffe5.port0
register_out[6] <= dffe_ref:dffe6.port0
register_out[7] <= dffe_ref:dffe7.port0
register_out[8] <= dffe_ref:dffe8.port0
register_out[9] <= dffe_ref:dffe9.port0
register_out[10] <= dffe_ref:dffe10.port0
register_out[11] <= dffe_ref:dffe11.port0
register_out[12] <= dffe_ref:dffe12.port0
register_out[13] <= dffe_ref:dffe13.port0
register_out[14] <= dffe_ref:dffe14.port0
register_out[15] <= dffe_ref:dffe15.port0
register_out[16] <= dffe_ref:dffe16.port0
register_out[17] <= dffe_ref:dffe17.port0
register_out[18] <= dffe_ref:dffe18.port0
register_out[19] <= dffe_ref:dffe19.port0
register_out[20] <= dffe_ref:dffe20.port0
register_out[21] <= dffe_ref:dffe21.port0
register_out[22] <= dffe_ref:dffe22.port0
register_out[23] <= dffe_ref:dffe23.port0
register_out[24] <= dffe_ref:dffe24.port0
register_out[25] <= dffe_ref:dffe25.port0
register_out[26] <= dffe_ref:dffe26.port0
register_out[27] <= dffe_ref:dffe27.port0
register_out[28] <= dffe_ref:dffe28.port0
register_out[29] <= dffe_ref:dffe29.port0
register_out[30] <= dffe_ref:dffe30.port0
register_out[31] <= dffe_ref:dffe31.port0
register_in[0] => register_in[0].IN1
register_in[1] => register_in[1].IN1
register_in[2] => register_in[2].IN1
register_in[3] => register_in[3].IN1
register_in[4] => register_in[4].IN1
register_in[5] => register_in[5].IN1
register_in[6] => register_in[6].IN1
register_in[7] => register_in[7].IN1
register_in[8] => register_in[8].IN1
register_in[9] => register_in[9].IN1
register_in[10] => register_in[10].IN1
register_in[11] => register_in[11].IN1
register_in[12] => register_in[12].IN1
register_in[13] => register_in[13].IN1
register_in[14] => register_in[14].IN1
register_in[15] => register_in[15].IN1
register_in[16] => register_in[16].IN1
register_in[17] => register_in[17].IN1
register_in[18] => register_in[18].IN1
register_in[19] => register_in[19].IN1
register_in[20] => register_in[20].IN1
register_in[21] => register_in[21].IN1
register_in[22] => register_in[22].IN1
register_in[23] => register_in[23].IN1
register_in[24] => register_in[24].IN1
register_in[25] => register_in[25].IN1
register_in[26] => register_in[26].IN1
register_in[27] => register_in[27].IN1
register_in[28] => register_in[28].IN1
register_in[29] => register_in[29].IN1
register_in[30] => register_in[30].IN1
register_in[31] => register_in[31].IN1
clk => clk.IN32
en => en.IN32
clr => clr.IN32


|skeleton|processor:my_processor|XM:xm1|register:b|dffe_ref:dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|XM:xm1|register:b|dffe_ref:dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|XM:xm1|register:b|dffe_ref:dffe2
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|XM:xm1|register:b|dffe_ref:dffe3
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|XM:xm1|register:b|dffe_ref:dffe4
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|XM:xm1|register:b|dffe_ref:dffe5
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|XM:xm1|register:b|dffe_ref:dffe6
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|XM:xm1|register:b|dffe_ref:dffe7
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|XM:xm1|register:b|dffe_ref:dffe8
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|XM:xm1|register:b|dffe_ref:dffe9
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|XM:xm1|register:b|dffe_ref:dffe10
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|XM:xm1|register:b|dffe_ref:dffe11
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|XM:xm1|register:b|dffe_ref:dffe12
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|XM:xm1|register:b|dffe_ref:dffe13
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|XM:xm1|register:b|dffe_ref:dffe14
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|XM:xm1|register:b|dffe_ref:dffe15
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|XM:xm1|register:b|dffe_ref:dffe16
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|XM:xm1|register:b|dffe_ref:dffe17
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|XM:xm1|register:b|dffe_ref:dffe18
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|XM:xm1|register:b|dffe_ref:dffe19
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|XM:xm1|register:b|dffe_ref:dffe20
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|XM:xm1|register:b|dffe_ref:dffe21
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|XM:xm1|register:b|dffe_ref:dffe22
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|XM:xm1|register:b|dffe_ref:dffe23
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|XM:xm1|register:b|dffe_ref:dffe24
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|XM:xm1|register:b|dffe_ref:dffe25
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|XM:xm1|register:b|dffe_ref:dffe26
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|XM:xm1|register:b|dffe_ref:dffe27
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|XM:xm1|register:b|dffe_ref:dffe28
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|XM:xm1|register:b|dffe_ref:dffe29
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|XM:xm1|register:b|dffe_ref:dffe30
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|XM:xm1|register:b|dffe_ref:dffe31
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|XM:xm1|register:xmoldp
register_out[0] <= dffe_ref:dffe0.port0
register_out[1] <= dffe_ref:dffe1.port0
register_out[2] <= dffe_ref:dffe2.port0
register_out[3] <= dffe_ref:dffe3.port0
register_out[4] <= dffe_ref:dffe4.port0
register_out[5] <= dffe_ref:dffe5.port0
register_out[6] <= dffe_ref:dffe6.port0
register_out[7] <= dffe_ref:dffe7.port0
register_out[8] <= dffe_ref:dffe8.port0
register_out[9] <= dffe_ref:dffe9.port0
register_out[10] <= dffe_ref:dffe10.port0
register_out[11] <= dffe_ref:dffe11.port0
register_out[12] <= dffe_ref:dffe12.port0
register_out[13] <= dffe_ref:dffe13.port0
register_out[14] <= dffe_ref:dffe14.port0
register_out[15] <= dffe_ref:dffe15.port0
register_out[16] <= dffe_ref:dffe16.port0
register_out[17] <= dffe_ref:dffe17.port0
register_out[18] <= dffe_ref:dffe18.port0
register_out[19] <= dffe_ref:dffe19.port0
register_out[20] <= dffe_ref:dffe20.port0
register_out[21] <= dffe_ref:dffe21.port0
register_out[22] <= dffe_ref:dffe22.port0
register_out[23] <= dffe_ref:dffe23.port0
register_out[24] <= dffe_ref:dffe24.port0
register_out[25] <= dffe_ref:dffe25.port0
register_out[26] <= dffe_ref:dffe26.port0
register_out[27] <= dffe_ref:dffe27.port0
register_out[28] <= dffe_ref:dffe28.port0
register_out[29] <= dffe_ref:dffe29.port0
register_out[30] <= dffe_ref:dffe30.port0
register_out[31] <= dffe_ref:dffe31.port0
register_in[0] => register_in[0].IN1
register_in[1] => register_in[1].IN1
register_in[2] => register_in[2].IN1
register_in[3] => register_in[3].IN1
register_in[4] => register_in[4].IN1
register_in[5] => register_in[5].IN1
register_in[6] => register_in[6].IN1
register_in[7] => register_in[7].IN1
register_in[8] => register_in[8].IN1
register_in[9] => register_in[9].IN1
register_in[10] => register_in[10].IN1
register_in[11] => register_in[11].IN1
register_in[12] => register_in[12].IN1
register_in[13] => register_in[13].IN1
register_in[14] => register_in[14].IN1
register_in[15] => register_in[15].IN1
register_in[16] => register_in[16].IN1
register_in[17] => register_in[17].IN1
register_in[18] => register_in[18].IN1
register_in[19] => register_in[19].IN1
register_in[20] => register_in[20].IN1
register_in[21] => register_in[21].IN1
register_in[22] => register_in[22].IN1
register_in[23] => register_in[23].IN1
register_in[24] => register_in[24].IN1
register_in[25] => register_in[25].IN1
register_in[26] => register_in[26].IN1
register_in[27] => register_in[27].IN1
register_in[28] => register_in[28].IN1
register_in[29] => register_in[29].IN1
register_in[30] => register_in[30].IN1
register_in[31] => register_in[31].IN1
clk => clk.IN32
en => en.IN32
clr => clr.IN32


|skeleton|processor:my_processor|XM:xm1|register:xmoldp|dffe_ref:dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|XM:xm1|register:xmoldp|dffe_ref:dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|XM:xm1|register:xmoldp|dffe_ref:dffe2
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|XM:xm1|register:xmoldp|dffe_ref:dffe3
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|XM:xm1|register:xmoldp|dffe_ref:dffe4
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|XM:xm1|register:xmoldp|dffe_ref:dffe5
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|XM:xm1|register:xmoldp|dffe_ref:dffe6
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|XM:xm1|register:xmoldp|dffe_ref:dffe7
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|XM:xm1|register:xmoldp|dffe_ref:dffe8
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|XM:xm1|register:xmoldp|dffe_ref:dffe9
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|XM:xm1|register:xmoldp|dffe_ref:dffe10
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|XM:xm1|register:xmoldp|dffe_ref:dffe11
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|XM:xm1|register:xmoldp|dffe_ref:dffe12
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|XM:xm1|register:xmoldp|dffe_ref:dffe13
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|XM:xm1|register:xmoldp|dffe_ref:dffe14
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|XM:xm1|register:xmoldp|dffe_ref:dffe15
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|XM:xm1|register:xmoldp|dffe_ref:dffe16
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|XM:xm1|register:xmoldp|dffe_ref:dffe17
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|XM:xm1|register:xmoldp|dffe_ref:dffe18
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|XM:xm1|register:xmoldp|dffe_ref:dffe19
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|XM:xm1|register:xmoldp|dffe_ref:dffe20
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|XM:xm1|register:xmoldp|dffe_ref:dffe21
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|XM:xm1|register:xmoldp|dffe_ref:dffe22
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|XM:xm1|register:xmoldp|dffe_ref:dffe23
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|XM:xm1|register:xmoldp|dffe_ref:dffe24
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|XM:xm1|register:xmoldp|dffe_ref:dffe25
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|XM:xm1|register:xmoldp|dffe_ref:dffe26
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|XM:xm1|register:xmoldp|dffe_ref:dffe27
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|XM:xm1|register:xmoldp|dffe_ref:dffe28
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|XM:xm1|register:xmoldp|dffe_ref:dffe29
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|XM:xm1|register:xmoldp|dffe_ref:dffe30
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|XM:xm1|register:xmoldp|dffe_ref:dffe31
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|XM:xm1|register:XMPC
register_out[0] <= dffe_ref:dffe0.port0
register_out[1] <= dffe_ref:dffe1.port0
register_out[2] <= dffe_ref:dffe2.port0
register_out[3] <= dffe_ref:dffe3.port0
register_out[4] <= dffe_ref:dffe4.port0
register_out[5] <= dffe_ref:dffe5.port0
register_out[6] <= dffe_ref:dffe6.port0
register_out[7] <= dffe_ref:dffe7.port0
register_out[8] <= dffe_ref:dffe8.port0
register_out[9] <= dffe_ref:dffe9.port0
register_out[10] <= dffe_ref:dffe10.port0
register_out[11] <= dffe_ref:dffe11.port0
register_out[12] <= dffe_ref:dffe12.port0
register_out[13] <= dffe_ref:dffe13.port0
register_out[14] <= dffe_ref:dffe14.port0
register_out[15] <= dffe_ref:dffe15.port0
register_out[16] <= dffe_ref:dffe16.port0
register_out[17] <= dffe_ref:dffe17.port0
register_out[18] <= dffe_ref:dffe18.port0
register_out[19] <= dffe_ref:dffe19.port0
register_out[20] <= dffe_ref:dffe20.port0
register_out[21] <= dffe_ref:dffe21.port0
register_out[22] <= dffe_ref:dffe22.port0
register_out[23] <= dffe_ref:dffe23.port0
register_out[24] <= dffe_ref:dffe24.port0
register_out[25] <= dffe_ref:dffe25.port0
register_out[26] <= dffe_ref:dffe26.port0
register_out[27] <= dffe_ref:dffe27.port0
register_out[28] <= dffe_ref:dffe28.port0
register_out[29] <= dffe_ref:dffe29.port0
register_out[30] <= dffe_ref:dffe30.port0
register_out[31] <= dffe_ref:dffe31.port0
register_in[0] => register_in[0].IN1
register_in[1] => register_in[1].IN1
register_in[2] => register_in[2].IN1
register_in[3] => register_in[3].IN1
register_in[4] => register_in[4].IN1
register_in[5] => register_in[5].IN1
register_in[6] => register_in[6].IN1
register_in[7] => register_in[7].IN1
register_in[8] => register_in[8].IN1
register_in[9] => register_in[9].IN1
register_in[10] => register_in[10].IN1
register_in[11] => register_in[11].IN1
register_in[12] => register_in[12].IN1
register_in[13] => register_in[13].IN1
register_in[14] => register_in[14].IN1
register_in[15] => register_in[15].IN1
register_in[16] => register_in[16].IN1
register_in[17] => register_in[17].IN1
register_in[18] => register_in[18].IN1
register_in[19] => register_in[19].IN1
register_in[20] => register_in[20].IN1
register_in[21] => register_in[21].IN1
register_in[22] => register_in[22].IN1
register_in[23] => register_in[23].IN1
register_in[24] => register_in[24].IN1
register_in[25] => register_in[25].IN1
register_in[26] => register_in[26].IN1
register_in[27] => register_in[27].IN1
register_in[28] => register_in[28].IN1
register_in[29] => register_in[29].IN1
register_in[30] => register_in[30].IN1
register_in[31] => register_in[31].IN1
clk => clk.IN32
en => en.IN32
clr => clr.IN32


|skeleton|processor:my_processor|XM:xm1|register:XMPC|dffe_ref:dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|XM:xm1|register:XMPC|dffe_ref:dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|XM:xm1|register:XMPC|dffe_ref:dffe2
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|XM:xm1|register:XMPC|dffe_ref:dffe3
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|XM:xm1|register:XMPC|dffe_ref:dffe4
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|XM:xm1|register:XMPC|dffe_ref:dffe5
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|XM:xm1|register:XMPC|dffe_ref:dffe6
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|XM:xm1|register:XMPC|dffe_ref:dffe7
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|XM:xm1|register:XMPC|dffe_ref:dffe8
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|XM:xm1|register:XMPC|dffe_ref:dffe9
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|XM:xm1|register:XMPC|dffe_ref:dffe10
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|XM:xm1|register:XMPC|dffe_ref:dffe11
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|XM:xm1|register:XMPC|dffe_ref:dffe12
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|XM:xm1|register:XMPC|dffe_ref:dffe13
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|XM:xm1|register:XMPC|dffe_ref:dffe14
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|XM:xm1|register:XMPC|dffe_ref:dffe15
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|XM:xm1|register:XMPC|dffe_ref:dffe16
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|XM:xm1|register:XMPC|dffe_ref:dffe17
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|XM:xm1|register:XMPC|dffe_ref:dffe18
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|XM:xm1|register:XMPC|dffe_ref:dffe19
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|XM:xm1|register:XMPC|dffe_ref:dffe20
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|XM:xm1|register:XMPC|dffe_ref:dffe21
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|XM:xm1|register:XMPC|dffe_ref:dffe22
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|XM:xm1|register:XMPC|dffe_ref:dffe23
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|XM:xm1|register:XMPC|dffe_ref:dffe24
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|XM:xm1|register:XMPC|dffe_ref:dffe25
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|XM:xm1|register:XMPC|dffe_ref:dffe26
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|XM:xm1|register:XMPC|dffe_ref:dffe27
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|XM:xm1|register:XMPC|dffe_ref:dffe28
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|XM:xm1|register:XMPC|dffe_ref:dffe29
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|XM:xm1|register:XMPC|dffe_ref:dffe30
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|XM:xm1|register:XMPC|dffe_ref:dffe31
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|XM:xm1|register:XMIR
register_out[0] <= dffe_ref:dffe0.port0
register_out[1] <= dffe_ref:dffe1.port0
register_out[2] <= dffe_ref:dffe2.port0
register_out[3] <= dffe_ref:dffe3.port0
register_out[4] <= dffe_ref:dffe4.port0
register_out[5] <= dffe_ref:dffe5.port0
register_out[6] <= dffe_ref:dffe6.port0
register_out[7] <= dffe_ref:dffe7.port0
register_out[8] <= dffe_ref:dffe8.port0
register_out[9] <= dffe_ref:dffe9.port0
register_out[10] <= dffe_ref:dffe10.port0
register_out[11] <= dffe_ref:dffe11.port0
register_out[12] <= dffe_ref:dffe12.port0
register_out[13] <= dffe_ref:dffe13.port0
register_out[14] <= dffe_ref:dffe14.port0
register_out[15] <= dffe_ref:dffe15.port0
register_out[16] <= dffe_ref:dffe16.port0
register_out[17] <= dffe_ref:dffe17.port0
register_out[18] <= dffe_ref:dffe18.port0
register_out[19] <= dffe_ref:dffe19.port0
register_out[20] <= dffe_ref:dffe20.port0
register_out[21] <= dffe_ref:dffe21.port0
register_out[22] <= dffe_ref:dffe22.port0
register_out[23] <= dffe_ref:dffe23.port0
register_out[24] <= dffe_ref:dffe24.port0
register_out[25] <= dffe_ref:dffe25.port0
register_out[26] <= dffe_ref:dffe26.port0
register_out[27] <= dffe_ref:dffe27.port0
register_out[28] <= dffe_ref:dffe28.port0
register_out[29] <= dffe_ref:dffe29.port0
register_out[30] <= dffe_ref:dffe30.port0
register_out[31] <= dffe_ref:dffe31.port0
register_in[0] => register_in[0].IN1
register_in[1] => register_in[1].IN1
register_in[2] => register_in[2].IN1
register_in[3] => register_in[3].IN1
register_in[4] => register_in[4].IN1
register_in[5] => register_in[5].IN1
register_in[6] => register_in[6].IN1
register_in[7] => register_in[7].IN1
register_in[8] => register_in[8].IN1
register_in[9] => register_in[9].IN1
register_in[10] => register_in[10].IN1
register_in[11] => register_in[11].IN1
register_in[12] => register_in[12].IN1
register_in[13] => register_in[13].IN1
register_in[14] => register_in[14].IN1
register_in[15] => register_in[15].IN1
register_in[16] => register_in[16].IN1
register_in[17] => register_in[17].IN1
register_in[18] => register_in[18].IN1
register_in[19] => register_in[19].IN1
register_in[20] => register_in[20].IN1
register_in[21] => register_in[21].IN1
register_in[22] => register_in[22].IN1
register_in[23] => register_in[23].IN1
register_in[24] => register_in[24].IN1
register_in[25] => register_in[25].IN1
register_in[26] => register_in[26].IN1
register_in[27] => register_in[27].IN1
register_in[28] => register_in[28].IN1
register_in[29] => register_in[29].IN1
register_in[30] => register_in[30].IN1
register_in[31] => register_in[31].IN1
clk => clk.IN32
en => en.IN32
clr => clr.IN32


|skeleton|processor:my_processor|XM:xm1|register:XMIR|dffe_ref:dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|XM:xm1|register:XMIR|dffe_ref:dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|XM:xm1|register:XMIR|dffe_ref:dffe2
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|XM:xm1|register:XMIR|dffe_ref:dffe3
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|XM:xm1|register:XMIR|dffe_ref:dffe4
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|XM:xm1|register:XMIR|dffe_ref:dffe5
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|XM:xm1|register:XMIR|dffe_ref:dffe6
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|XM:xm1|register:XMIR|dffe_ref:dffe7
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|XM:xm1|register:XMIR|dffe_ref:dffe8
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|XM:xm1|register:XMIR|dffe_ref:dffe9
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|XM:xm1|register:XMIR|dffe_ref:dffe10
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|XM:xm1|register:XMIR|dffe_ref:dffe11
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|XM:xm1|register:XMIR|dffe_ref:dffe12
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|XM:xm1|register:XMIR|dffe_ref:dffe13
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|XM:xm1|register:XMIR|dffe_ref:dffe14
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|XM:xm1|register:XMIR|dffe_ref:dffe15
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|XM:xm1|register:XMIR|dffe_ref:dffe16
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|XM:xm1|register:XMIR|dffe_ref:dffe17
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|XM:xm1|register:XMIR|dffe_ref:dffe18
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|XM:xm1|register:XMIR|dffe_ref:dffe19
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|XM:xm1|register:XMIR|dffe_ref:dffe20
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|XM:xm1|register:XMIR|dffe_ref:dffe21
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|XM:xm1|register:XMIR|dffe_ref:dffe22
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|XM:xm1|register:XMIR|dffe_ref:dffe23
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|XM:xm1|register:XMIR|dffe_ref:dffe24
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|XM:xm1|register:XMIR|dffe_ref:dffe25
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|XM:xm1|register:XMIR|dffe_ref:dffe26
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|XM:xm1|register:XMIR|dffe_ref:dffe27
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|XM:xm1|register:XMIR|dffe_ref:dffe28
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|XM:xm1|register:XMIR|dffe_ref:dffe29
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|XM:xm1|register:XMIR|dffe_ref:dffe30
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|XM:xm1|register:XMIR|dffe_ref:dffe31
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|XM:xm1|register:XMtarget
register_out[0] <= dffe_ref:dffe0.port0
register_out[1] <= dffe_ref:dffe1.port0
register_out[2] <= dffe_ref:dffe2.port0
register_out[3] <= dffe_ref:dffe3.port0
register_out[4] <= dffe_ref:dffe4.port0
register_out[5] <= dffe_ref:dffe5.port0
register_out[6] <= dffe_ref:dffe6.port0
register_out[7] <= dffe_ref:dffe7.port0
register_out[8] <= dffe_ref:dffe8.port0
register_out[9] <= dffe_ref:dffe9.port0
register_out[10] <= dffe_ref:dffe10.port0
register_out[11] <= dffe_ref:dffe11.port0
register_out[12] <= dffe_ref:dffe12.port0
register_out[13] <= dffe_ref:dffe13.port0
register_out[14] <= dffe_ref:dffe14.port0
register_out[15] <= dffe_ref:dffe15.port0
register_out[16] <= dffe_ref:dffe16.port0
register_out[17] <= dffe_ref:dffe17.port0
register_out[18] <= dffe_ref:dffe18.port0
register_out[19] <= dffe_ref:dffe19.port0
register_out[20] <= dffe_ref:dffe20.port0
register_out[21] <= dffe_ref:dffe21.port0
register_out[22] <= dffe_ref:dffe22.port0
register_out[23] <= dffe_ref:dffe23.port0
register_out[24] <= dffe_ref:dffe24.port0
register_out[25] <= dffe_ref:dffe25.port0
register_out[26] <= dffe_ref:dffe26.port0
register_out[27] <= dffe_ref:dffe27.port0
register_out[28] <= dffe_ref:dffe28.port0
register_out[29] <= dffe_ref:dffe29.port0
register_out[30] <= dffe_ref:dffe30.port0
register_out[31] <= dffe_ref:dffe31.port0
register_in[0] => register_in[0].IN1
register_in[1] => register_in[1].IN1
register_in[2] => register_in[2].IN1
register_in[3] => register_in[3].IN1
register_in[4] => register_in[4].IN1
register_in[5] => register_in[5].IN1
register_in[6] => register_in[6].IN1
register_in[7] => register_in[7].IN1
register_in[8] => register_in[8].IN1
register_in[9] => register_in[9].IN1
register_in[10] => register_in[10].IN1
register_in[11] => register_in[11].IN1
register_in[12] => register_in[12].IN1
register_in[13] => register_in[13].IN1
register_in[14] => register_in[14].IN1
register_in[15] => register_in[15].IN1
register_in[16] => register_in[16].IN1
register_in[17] => register_in[17].IN1
register_in[18] => register_in[18].IN1
register_in[19] => register_in[19].IN1
register_in[20] => register_in[20].IN1
register_in[21] => register_in[21].IN1
register_in[22] => register_in[22].IN1
register_in[23] => register_in[23].IN1
register_in[24] => register_in[24].IN1
register_in[25] => register_in[25].IN1
register_in[26] => register_in[26].IN1
register_in[27] => register_in[27].IN1
register_in[28] => register_in[28].IN1
register_in[29] => register_in[29].IN1
register_in[30] => register_in[30].IN1
register_in[31] => register_in[31].IN1
clk => clk.IN32
en => en.IN32
clr => clr.IN32


|skeleton|processor:my_processor|XM:xm1|register:XMtarget|dffe_ref:dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|XM:xm1|register:XMtarget|dffe_ref:dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|XM:xm1|register:XMtarget|dffe_ref:dffe2
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|XM:xm1|register:XMtarget|dffe_ref:dffe3
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|XM:xm1|register:XMtarget|dffe_ref:dffe4
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|XM:xm1|register:XMtarget|dffe_ref:dffe5
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|XM:xm1|register:XMtarget|dffe_ref:dffe6
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|XM:xm1|register:XMtarget|dffe_ref:dffe7
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|XM:xm1|register:XMtarget|dffe_ref:dffe8
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|XM:xm1|register:XMtarget|dffe_ref:dffe9
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|XM:xm1|register:XMtarget|dffe_ref:dffe10
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|XM:xm1|register:XMtarget|dffe_ref:dffe11
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|XM:xm1|register:XMtarget|dffe_ref:dffe12
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|XM:xm1|register:XMtarget|dffe_ref:dffe13
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|XM:xm1|register:XMtarget|dffe_ref:dffe14
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|XM:xm1|register:XMtarget|dffe_ref:dffe15
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|XM:xm1|register:XMtarget|dffe_ref:dffe16
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|XM:xm1|register:XMtarget|dffe_ref:dffe17
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|XM:xm1|register:XMtarget|dffe_ref:dffe18
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|XM:xm1|register:XMtarget|dffe_ref:dffe19
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|XM:xm1|register:XMtarget|dffe_ref:dffe20
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|XM:xm1|register:XMtarget|dffe_ref:dffe21
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|XM:xm1|register:XMtarget|dffe_ref:dffe22
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|XM:xm1|register:XMtarget|dffe_ref:dffe23
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|XM:xm1|register:XMtarget|dffe_ref:dffe24
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|XM:xm1|register:XMtarget|dffe_ref:dffe25
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|XM:xm1|register:XMtarget|dffe_ref:dffe26
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|XM:xm1|register:XMtarget|dffe_ref:dffe27
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|XM:xm1|register:XMtarget|dffe_ref:dffe28
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|XM:xm1|register:XMtarget|dffe_ref:dffe29
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|XM:xm1|register:XMtarget|dffe_ref:dffe30
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|XM:xm1|register:XMtarget|dffe_ref:dffe31
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|XM:xm1|register:XMcontrol
register_out[0] <= dffe_ref:dffe0.port0
register_out[1] <= dffe_ref:dffe1.port0
register_out[2] <= dffe_ref:dffe2.port0
register_out[3] <= dffe_ref:dffe3.port0
register_out[4] <= dffe_ref:dffe4.port0
register_out[5] <= dffe_ref:dffe5.port0
register_out[6] <= dffe_ref:dffe6.port0
register_out[7] <= dffe_ref:dffe7.port0
register_out[8] <= dffe_ref:dffe8.port0
register_out[9] <= dffe_ref:dffe9.port0
register_out[10] <= dffe_ref:dffe10.port0
register_out[11] <= dffe_ref:dffe11.port0
register_out[12] <= dffe_ref:dffe12.port0
register_out[13] <= dffe_ref:dffe13.port0
register_out[14] <= dffe_ref:dffe14.port0
register_out[15] <= dffe_ref:dffe15.port0
register_out[16] <= dffe_ref:dffe16.port0
register_out[17] <= dffe_ref:dffe17.port0
register_out[18] <= dffe_ref:dffe18.port0
register_out[19] <= dffe_ref:dffe19.port0
register_out[20] <= dffe_ref:dffe20.port0
register_out[21] <= dffe_ref:dffe21.port0
register_out[22] <= dffe_ref:dffe22.port0
register_out[23] <= dffe_ref:dffe23.port0
register_out[24] <= dffe_ref:dffe24.port0
register_out[25] <= dffe_ref:dffe25.port0
register_out[26] <= dffe_ref:dffe26.port0
register_out[27] <= dffe_ref:dffe27.port0
register_out[28] <= dffe_ref:dffe28.port0
register_out[29] <= dffe_ref:dffe29.port0
register_out[30] <= dffe_ref:dffe30.port0
register_out[31] <= dffe_ref:dffe31.port0
register_in[0] => register_in[0].IN1
register_in[1] => register_in[1].IN1
register_in[2] => register_in[2].IN1
register_in[3] => register_in[3].IN1
register_in[4] => register_in[4].IN1
register_in[5] => register_in[5].IN1
register_in[6] => register_in[6].IN1
register_in[7] => register_in[7].IN1
register_in[8] => register_in[8].IN1
register_in[9] => register_in[9].IN1
register_in[10] => register_in[10].IN1
register_in[11] => register_in[11].IN1
register_in[12] => register_in[12].IN1
register_in[13] => register_in[13].IN1
register_in[14] => register_in[14].IN1
register_in[15] => register_in[15].IN1
register_in[16] => register_in[16].IN1
register_in[17] => register_in[17].IN1
register_in[18] => register_in[18].IN1
register_in[19] => register_in[19].IN1
register_in[20] => register_in[20].IN1
register_in[21] => register_in[21].IN1
register_in[22] => register_in[22].IN1
register_in[23] => register_in[23].IN1
register_in[24] => register_in[24].IN1
register_in[25] => register_in[25].IN1
register_in[26] => register_in[26].IN1
register_in[27] => register_in[27].IN1
register_in[28] => register_in[28].IN1
register_in[29] => register_in[29].IN1
register_in[30] => register_in[30].IN1
register_in[31] => register_in[31].IN1
clk => clk.IN32
en => en.IN32
clr => clr.IN32


|skeleton|processor:my_processor|XM:xm1|register:XMcontrol|dffe_ref:dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|XM:xm1|register:XMcontrol|dffe_ref:dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|XM:xm1|register:XMcontrol|dffe_ref:dffe2
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|XM:xm1|register:XMcontrol|dffe_ref:dffe3
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|XM:xm1|register:XMcontrol|dffe_ref:dffe4
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|XM:xm1|register:XMcontrol|dffe_ref:dffe5
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|XM:xm1|register:XMcontrol|dffe_ref:dffe6
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|XM:xm1|register:XMcontrol|dffe_ref:dffe7
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|XM:xm1|register:XMcontrol|dffe_ref:dffe8
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|XM:xm1|register:XMcontrol|dffe_ref:dffe9
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|XM:xm1|register:XMcontrol|dffe_ref:dffe10
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|XM:xm1|register:XMcontrol|dffe_ref:dffe11
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|XM:xm1|register:XMcontrol|dffe_ref:dffe12
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|XM:xm1|register:XMcontrol|dffe_ref:dffe13
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|XM:xm1|register:XMcontrol|dffe_ref:dffe14
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|XM:xm1|register:XMcontrol|dffe_ref:dffe15
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|XM:xm1|register:XMcontrol|dffe_ref:dffe16
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|XM:xm1|register:XMcontrol|dffe_ref:dffe17
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|XM:xm1|register:XMcontrol|dffe_ref:dffe18
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|XM:xm1|register:XMcontrol|dffe_ref:dffe19
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|XM:xm1|register:XMcontrol|dffe_ref:dffe20
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|XM:xm1|register:XMcontrol|dffe_ref:dffe21
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|XM:xm1|register:XMcontrol|dffe_ref:dffe22
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|XM:xm1|register:XMcontrol|dffe_ref:dffe23
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|XM:xm1|register:XMcontrol|dffe_ref:dffe24
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|XM:xm1|register:XMcontrol|dffe_ref:dffe25
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|XM:xm1|register:XMcontrol|dffe_ref:dffe26
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|XM:xm1|register:XMcontrol|dffe_ref:dffe27
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|XM:xm1|register:XMcontrol|dffe_ref:dffe28
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|XM:xm1|register:XMcontrol|dffe_ref:dffe29
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|XM:xm1|register:XMcontrol|dffe_ref:dffe30
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|XM:xm1|register:XMcontrol|dffe_ref:dffe31
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|XM:xm1|register:XMoutput
register_out[0] <= dffe_ref:dffe0.port0
register_out[1] <= dffe_ref:dffe1.port0
register_out[2] <= dffe_ref:dffe2.port0
register_out[3] <= dffe_ref:dffe3.port0
register_out[4] <= dffe_ref:dffe4.port0
register_out[5] <= dffe_ref:dffe5.port0
register_out[6] <= dffe_ref:dffe6.port0
register_out[7] <= dffe_ref:dffe7.port0
register_out[8] <= dffe_ref:dffe8.port0
register_out[9] <= dffe_ref:dffe9.port0
register_out[10] <= dffe_ref:dffe10.port0
register_out[11] <= dffe_ref:dffe11.port0
register_out[12] <= dffe_ref:dffe12.port0
register_out[13] <= dffe_ref:dffe13.port0
register_out[14] <= dffe_ref:dffe14.port0
register_out[15] <= dffe_ref:dffe15.port0
register_out[16] <= dffe_ref:dffe16.port0
register_out[17] <= dffe_ref:dffe17.port0
register_out[18] <= dffe_ref:dffe18.port0
register_out[19] <= dffe_ref:dffe19.port0
register_out[20] <= dffe_ref:dffe20.port0
register_out[21] <= dffe_ref:dffe21.port0
register_out[22] <= dffe_ref:dffe22.port0
register_out[23] <= dffe_ref:dffe23.port0
register_out[24] <= dffe_ref:dffe24.port0
register_out[25] <= dffe_ref:dffe25.port0
register_out[26] <= dffe_ref:dffe26.port0
register_out[27] <= dffe_ref:dffe27.port0
register_out[28] <= dffe_ref:dffe28.port0
register_out[29] <= dffe_ref:dffe29.port0
register_out[30] <= dffe_ref:dffe30.port0
register_out[31] <= dffe_ref:dffe31.port0
register_in[0] => register_in[0].IN1
register_in[1] => register_in[1].IN1
register_in[2] => register_in[2].IN1
register_in[3] => register_in[3].IN1
register_in[4] => register_in[4].IN1
register_in[5] => register_in[5].IN1
register_in[6] => register_in[6].IN1
register_in[7] => register_in[7].IN1
register_in[8] => register_in[8].IN1
register_in[9] => register_in[9].IN1
register_in[10] => register_in[10].IN1
register_in[11] => register_in[11].IN1
register_in[12] => register_in[12].IN1
register_in[13] => register_in[13].IN1
register_in[14] => register_in[14].IN1
register_in[15] => register_in[15].IN1
register_in[16] => register_in[16].IN1
register_in[17] => register_in[17].IN1
register_in[18] => register_in[18].IN1
register_in[19] => register_in[19].IN1
register_in[20] => register_in[20].IN1
register_in[21] => register_in[21].IN1
register_in[22] => register_in[22].IN1
register_in[23] => register_in[23].IN1
register_in[24] => register_in[24].IN1
register_in[25] => register_in[25].IN1
register_in[26] => register_in[26].IN1
register_in[27] => register_in[27].IN1
register_in[28] => register_in[28].IN1
register_in[29] => register_in[29].IN1
register_in[30] => register_in[30].IN1
register_in[31] => register_in[31].IN1
clk => clk.IN32
en => en.IN32
clr => clr.IN32


|skeleton|processor:my_processor|XM:xm1|register:XMoutput|dffe_ref:dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|XM:xm1|register:XMoutput|dffe_ref:dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|XM:xm1|register:XMoutput|dffe_ref:dffe2
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|XM:xm1|register:XMoutput|dffe_ref:dffe3
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|XM:xm1|register:XMoutput|dffe_ref:dffe4
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|XM:xm1|register:XMoutput|dffe_ref:dffe5
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|XM:xm1|register:XMoutput|dffe_ref:dffe6
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|XM:xm1|register:XMoutput|dffe_ref:dffe7
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|XM:xm1|register:XMoutput|dffe_ref:dffe8
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|XM:xm1|register:XMoutput|dffe_ref:dffe9
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|XM:xm1|register:XMoutput|dffe_ref:dffe10
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|XM:xm1|register:XMoutput|dffe_ref:dffe11
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|XM:xm1|register:XMoutput|dffe_ref:dffe12
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|XM:xm1|register:XMoutput|dffe_ref:dffe13
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|XM:xm1|register:XMoutput|dffe_ref:dffe14
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|XM:xm1|register:XMoutput|dffe_ref:dffe15
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|XM:xm1|register:XMoutput|dffe_ref:dffe16
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|XM:xm1|register:XMoutput|dffe_ref:dffe17
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|XM:xm1|register:XMoutput|dffe_ref:dffe18
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|XM:xm1|register:XMoutput|dffe_ref:dffe19
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|XM:xm1|register:XMoutput|dffe_ref:dffe20
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|XM:xm1|register:XMoutput|dffe_ref:dffe21
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|XM:xm1|register:XMoutput|dffe_ref:dffe22
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|XM:xm1|register:XMoutput|dffe_ref:dffe23
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|XM:xm1|register:XMoutput|dffe_ref:dffe24
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|XM:xm1|register:XMoutput|dffe_ref:dffe25
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|XM:xm1|register:XMoutput|dffe_ref:dffe26
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|XM:xm1|register:XMoutput|dffe_ref:dffe27
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|XM:xm1|register:XMoutput|dffe_ref:dffe28
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|XM:xm1|register:XMoutput|dffe_ref:dffe29
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|XM:xm1|register:XMoutput|dffe_ref:dffe30
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|XM:xm1|register:XMoutput|dffe_ref:dffe31
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|MW:mw1
XM_old_PC[0] => XM_old_PC[0].IN1
XM_old_PC[1] => XM_old_PC[1].IN1
XM_old_PC[2] => XM_old_PC[2].IN1
XM_old_PC[3] => XM_old_PC[3].IN1
XM_old_PC[4] => XM_old_PC[4].IN1
XM_old_PC[5] => XM_old_PC[5].IN1
XM_old_PC[6] => XM_old_PC[6].IN1
XM_old_PC[7] => XM_old_PC[7].IN1
XM_old_PC[8] => XM_old_PC[8].IN1
XM_old_PC[9] => XM_old_PC[9].IN1
XM_old_PC[10] => XM_old_PC[10].IN1
XM_old_PC[11] => XM_old_PC[11].IN1
XM_old_PC[12] => XM_old_PC[12].IN1
XM_old_PC[13] => XM_old_PC[13].IN1
XM_old_PC[14] => XM_old_PC[14].IN1
XM_old_PC[15] => XM_old_PC[15].IN1
XM_old_PC[16] => XM_old_PC[16].IN1
XM_old_PC[17] => XM_old_PC[17].IN1
XM_old_PC[18] => XM_old_PC[18].IN1
XM_old_PC[19] => XM_old_PC[19].IN1
XM_old_PC[20] => XM_old_PC[20].IN1
XM_old_PC[21] => XM_old_PC[21].IN1
XM_old_PC[22] => XM_old_PC[22].IN1
XM_old_PC[23] => XM_old_PC[23].IN1
XM_old_PC[24] => XM_old_PC[24].IN1
XM_old_PC[25] => XM_old_PC[25].IN1
XM_old_PC[26] => XM_old_PC[26].IN1
XM_old_PC[27] => XM_old_PC[27].IN1
XM_old_PC[28] => XM_old_PC[28].IN1
XM_old_PC[29] => XM_old_PC[29].IN1
XM_old_PC[30] => XM_old_PC[30].IN1
XM_old_PC[31] => XM_old_PC[31].IN1
XM_IR[0] => XM_IR[0].IN1
XM_IR[1] => XM_IR[1].IN1
XM_IR[2] => XM_IR[2].IN1
XM_IR[3] => XM_IR[3].IN1
XM_IR[4] => XM_IR[4].IN1
XM_IR[5] => XM_IR[5].IN1
XM_IR[6] => XM_IR[6].IN1
XM_IR[7] => XM_IR[7].IN1
XM_IR[8] => XM_IR[8].IN1
XM_IR[9] => XM_IR[9].IN1
XM_IR[10] => XM_IR[10].IN1
XM_IR[11] => XM_IR[11].IN1
XM_IR[12] => XM_IR[12].IN1
XM_IR[13] => XM_IR[13].IN1
XM_IR[14] => XM_IR[14].IN1
XM_IR[15] => XM_IR[15].IN1
XM_IR[16] => XM_IR[16].IN1
XM_IR[17] => XM_IR[17].IN1
XM_IR[18] => XM_IR[18].IN1
XM_IR[19] => XM_IR[19].IN1
XM_IR[20] => XM_IR[20].IN1
XM_IR[21] => XM_IR[21].IN1
XM_IR[22] => XM_IR[22].IN1
XM_IR[23] => XM_IR[23].IN1
XM_IR[24] => XM_IR[24].IN1
XM_IR[25] => XM_IR[25].IN1
XM_IR[26] => XM_IR[26].IN1
XM_IR[27] => XM_IR[27].IN1
XM_IR[28] => XM_IR[28].IN1
XM_IR[29] => XM_IR[29].IN1
XM_IR[30] => XM_IR[30].IN1
XM_IR[31] => XM_IR[31].IN1
XM_control[0] => XM_control[0].IN1
XM_control[1] => XM_control[1].IN1
XM_control[2] => XM_control[2].IN1
XM_control[3] => XM_control[3].IN1
XM_control[4] => XM_control[4].IN1
XM_control[5] => XM_control[5].IN1
XM_control[6] => XM_control[6].IN1
XM_control[7] => XM_control[7].IN1
XM_control[8] => XM_control[8].IN1
XM_control[9] => XM_control[9].IN1
XM_control[10] => XM_control[10].IN1
XM_control[11] => XM_control[11].IN1
XM_control[12] => XM_control[12].IN1
XM_control[13] => XM_control[13].IN1
XM_control[14] => XM_control[14].IN1
XM_control[15] => XM_control[15].IN1
XM_control[16] => XM_control[16].IN1
XM_control[17] => XM_control[17].IN1
XM_control[18] => XM_control[18].IN1
XM_control[19] => XM_control[19].IN1
XM_control[20] => XM_control[20].IN1
XM_control[21] => XM_control[21].IN1
XM_control[22] => XM_control[22].IN1
XM_control[23] => XM_control[23].IN1
XM_control[24] => XM_control[24].IN1
XM_control[25] => XM_control[25].IN1
XM_control[26] => XM_control[26].IN1
XM_control[27] => XM_control[27].IN1
XM_control[28] => XM_control[28].IN1
XM_control[29] => XM_control[29].IN1
XM_control[30] => XM_control[30].IN1
XM_control[31] => XM_control[31].IN1
XM_output[0] => XM_output[0].IN1
XM_output[1] => XM_output[1].IN1
XM_output[2] => XM_output[2].IN1
XM_output[3] => XM_output[3].IN1
XM_output[4] => XM_output[4].IN1
XM_output[5] => XM_output[5].IN1
XM_output[6] => XM_output[6].IN1
XM_output[7] => XM_output[7].IN1
XM_output[8] => XM_output[8].IN1
XM_output[9] => XM_output[9].IN1
XM_output[10] => XM_output[10].IN1
XM_output[11] => XM_output[11].IN1
XM_output[12] => XM_output[12].IN1
XM_output[13] => XM_output[13].IN1
XM_output[14] => XM_output[14].IN1
XM_output[15] => XM_output[15].IN1
XM_output[16] => XM_output[16].IN1
XM_output[17] => XM_output[17].IN1
XM_output[18] => XM_output[18].IN1
XM_output[19] => XM_output[19].IN1
XM_output[20] => XM_output[20].IN1
XM_output[21] => XM_output[21].IN1
XM_output[22] => XM_output[22].IN1
XM_output[23] => XM_output[23].IN1
XM_output[24] => XM_output[24].IN1
XM_output[25] => XM_output[25].IN1
XM_output[26] => XM_output[26].IN1
XM_output[27] => XM_output[27].IN1
XM_output[28] => XM_output[28].IN1
XM_output[29] => XM_output[29].IN1
XM_output[30] => XM_output[30].IN1
XM_output[31] => XM_output[31].IN1
q_dmem[0] => q_dmem[0].IN1
q_dmem[1] => q_dmem[1].IN1
q_dmem[2] => q_dmem[2].IN1
q_dmem[3] => q_dmem[3].IN1
q_dmem[4] => q_dmem[4].IN1
q_dmem[5] => q_dmem[5].IN1
q_dmem[6] => q_dmem[6].IN1
q_dmem[7] => q_dmem[7].IN1
q_dmem[8] => q_dmem[8].IN1
q_dmem[9] => q_dmem[9].IN1
q_dmem[10] => q_dmem[10].IN1
q_dmem[11] => q_dmem[11].IN1
q_dmem[12] => q_dmem[12].IN1
q_dmem[13] => q_dmem[13].IN1
q_dmem[14] => q_dmem[14].IN1
q_dmem[15] => q_dmem[15].IN1
q_dmem[16] => q_dmem[16].IN1
q_dmem[17] => q_dmem[17].IN1
q_dmem[18] => q_dmem[18].IN1
q_dmem[19] => q_dmem[19].IN1
q_dmem[20] => q_dmem[20].IN1
q_dmem[21] => q_dmem[21].IN1
q_dmem[22] => q_dmem[22].IN1
q_dmem[23] => q_dmem[23].IN1
q_dmem[24] => q_dmem[24].IN1
q_dmem[25] => q_dmem[25].IN1
q_dmem[26] => q_dmem[26].IN1
q_dmem[27] => q_dmem[27].IN1
q_dmem[28] => q_dmem[28].IN1
q_dmem[29] => q_dmem[29].IN1
q_dmem[30] => q_dmem[30].IN1
q_dmem[31] => q_dmem[31].IN1
XM_target_sx[0] => XM_target_sx[0].IN1
XM_target_sx[1] => XM_target_sx[1].IN1
XM_target_sx[2] => XM_target_sx[2].IN1
XM_target_sx[3] => XM_target_sx[3].IN1
XM_target_sx[4] => XM_target_sx[4].IN1
XM_target_sx[5] => XM_target_sx[5].IN1
XM_target_sx[6] => XM_target_sx[6].IN1
XM_target_sx[7] => XM_target_sx[7].IN1
XM_target_sx[8] => XM_target_sx[8].IN1
XM_target_sx[9] => XM_target_sx[9].IN1
XM_target_sx[10] => XM_target_sx[10].IN1
XM_target_sx[11] => XM_target_sx[11].IN1
XM_target_sx[12] => XM_target_sx[12].IN1
XM_target_sx[13] => XM_target_sx[13].IN1
XM_target_sx[14] => XM_target_sx[14].IN1
XM_target_sx[15] => XM_target_sx[15].IN1
XM_target_sx[16] => XM_target_sx[16].IN1
XM_target_sx[17] => XM_target_sx[17].IN1
XM_target_sx[18] => XM_target_sx[18].IN1
XM_target_sx[19] => XM_target_sx[19].IN1
XM_target_sx[20] => XM_target_sx[20].IN1
XM_target_sx[21] => XM_target_sx[21].IN1
XM_target_sx[22] => XM_target_sx[22].IN1
XM_target_sx[23] => XM_target_sx[23].IN1
XM_target_sx[24] => XM_target_sx[24].IN1
XM_target_sx[25] => XM_target_sx[25].IN1
XM_target_sx[26] => XM_target_sx[26].IN1
XM_target_sx[27] => XM_target_sx[27].IN1
XM_target_sx[28] => XM_target_sx[28].IN1
XM_target_sx[29] => XM_target_sx[29].IN1
XM_target_sx[30] => XM_target_sx[30].IN1
XM_target_sx[31] => XM_target_sx[31].IN1
clock => clock.IN6
en => en.IN6
reset => reset.IN6
MW_old_PC[0] <= register:MW_oldPC.port0
MW_old_PC[1] <= register:MW_oldPC.port0
MW_old_PC[2] <= register:MW_oldPC.port0
MW_old_PC[3] <= register:MW_oldPC.port0
MW_old_PC[4] <= register:MW_oldPC.port0
MW_old_PC[5] <= register:MW_oldPC.port0
MW_old_PC[6] <= register:MW_oldPC.port0
MW_old_PC[7] <= register:MW_oldPC.port0
MW_old_PC[8] <= register:MW_oldPC.port0
MW_old_PC[9] <= register:MW_oldPC.port0
MW_old_PC[10] <= register:MW_oldPC.port0
MW_old_PC[11] <= register:MW_oldPC.port0
MW_old_PC[12] <= register:MW_oldPC.port0
MW_old_PC[13] <= register:MW_oldPC.port0
MW_old_PC[14] <= register:MW_oldPC.port0
MW_old_PC[15] <= register:MW_oldPC.port0
MW_old_PC[16] <= register:MW_oldPC.port0
MW_old_PC[17] <= register:MW_oldPC.port0
MW_old_PC[18] <= register:MW_oldPC.port0
MW_old_PC[19] <= register:MW_oldPC.port0
MW_old_PC[20] <= register:MW_oldPC.port0
MW_old_PC[21] <= register:MW_oldPC.port0
MW_old_PC[22] <= register:MW_oldPC.port0
MW_old_PC[23] <= register:MW_oldPC.port0
MW_old_PC[24] <= register:MW_oldPC.port0
MW_old_PC[25] <= register:MW_oldPC.port0
MW_old_PC[26] <= register:MW_oldPC.port0
MW_old_PC[27] <= register:MW_oldPC.port0
MW_old_PC[28] <= register:MW_oldPC.port0
MW_old_PC[29] <= register:MW_oldPC.port0
MW_old_PC[30] <= register:MW_oldPC.port0
MW_old_PC[31] <= register:MW_oldPC.port0
MW_IR[0] <= register:MWir.port0
MW_IR[1] <= register:MWir.port0
MW_IR[2] <= register:MWir.port0
MW_IR[3] <= register:MWir.port0
MW_IR[4] <= register:MWir.port0
MW_IR[5] <= register:MWir.port0
MW_IR[6] <= register:MWir.port0
MW_IR[7] <= register:MWir.port0
MW_IR[8] <= register:MWir.port0
MW_IR[9] <= register:MWir.port0
MW_IR[10] <= register:MWir.port0
MW_IR[11] <= register:MWir.port0
MW_IR[12] <= register:MWir.port0
MW_IR[13] <= register:MWir.port0
MW_IR[14] <= register:MWir.port0
MW_IR[15] <= register:MWir.port0
MW_IR[16] <= register:MWir.port0
MW_IR[17] <= register:MWir.port0
MW_IR[18] <= register:MWir.port0
MW_IR[19] <= register:MWir.port0
MW_IR[20] <= register:MWir.port0
MW_IR[21] <= register:MWir.port0
MW_IR[22] <= register:MWir.port0
MW_IR[23] <= register:MWir.port0
MW_IR[24] <= register:MWir.port0
MW_IR[25] <= register:MWir.port0
MW_IR[26] <= register:MWir.port0
MW_IR[27] <= register:MWir.port0
MW_IR[28] <= register:MWir.port0
MW_IR[29] <= register:MWir.port0
MW_IR[30] <= register:MWir.port0
MW_IR[31] <= register:MWir.port0
MW_control[0] <= register:MWctrl.port0
MW_control[1] <= register:MWctrl.port0
MW_control[2] <= register:MWctrl.port0
MW_control[3] <= register:MWctrl.port0
MW_control[4] <= register:MWctrl.port0
MW_control[5] <= register:MWctrl.port0
MW_control[6] <= register:MWctrl.port0
MW_control[7] <= register:MWctrl.port0
MW_control[8] <= register:MWctrl.port0
MW_control[9] <= register:MWctrl.port0
MW_control[10] <= register:MWctrl.port0
MW_control[11] <= register:MWctrl.port0
MW_control[12] <= register:MWctrl.port0
MW_control[13] <= register:MWctrl.port0
MW_control[14] <= register:MWctrl.port0
MW_control[15] <= register:MWctrl.port0
MW_control[16] <= register:MWctrl.port0
MW_control[17] <= register:MWctrl.port0
MW_control[18] <= register:MWctrl.port0
MW_control[19] <= register:MWctrl.port0
MW_control[20] <= register:MWctrl.port0
MW_control[21] <= register:MWctrl.port0
MW_control[22] <= register:MWctrl.port0
MW_control[23] <= register:MWctrl.port0
MW_control[24] <= register:MWctrl.port0
MW_control[25] <= register:MWctrl.port0
MW_control[26] <= register:MWctrl.port0
MW_control[27] <= register:MWctrl.port0
MW_control[28] <= register:MWctrl.port0
MW_control[29] <= register:MWctrl.port0
MW_control[30] <= register:MWctrl.port0
MW_control[31] <= register:MWctrl.port0
MW_output[0] <= register:MWout.port0
MW_output[1] <= register:MWout.port0
MW_output[2] <= register:MWout.port0
MW_output[3] <= register:MWout.port0
MW_output[4] <= register:MWout.port0
MW_output[5] <= register:MWout.port0
MW_output[6] <= register:MWout.port0
MW_output[7] <= register:MWout.port0
MW_output[8] <= register:MWout.port0
MW_output[9] <= register:MWout.port0
MW_output[10] <= register:MWout.port0
MW_output[11] <= register:MWout.port0
MW_output[12] <= register:MWout.port0
MW_output[13] <= register:MWout.port0
MW_output[14] <= register:MWout.port0
MW_output[15] <= register:MWout.port0
MW_output[16] <= register:MWout.port0
MW_output[17] <= register:MWout.port0
MW_output[18] <= register:MWout.port0
MW_output[19] <= register:MWout.port0
MW_output[20] <= register:MWout.port0
MW_output[21] <= register:MWout.port0
MW_output[22] <= register:MWout.port0
MW_output[23] <= register:MWout.port0
MW_output[24] <= register:MWout.port0
MW_output[25] <= register:MWout.port0
MW_output[26] <= register:MWout.port0
MW_output[27] <= register:MWout.port0
MW_output[28] <= register:MWout.port0
MW_output[29] <= register:MWout.port0
MW_output[30] <= register:MWout.port0
MW_output[31] <= register:MWout.port0
MW_dmem[0] <= register:MWmem.port0
MW_dmem[1] <= register:MWmem.port0
MW_dmem[2] <= register:MWmem.port0
MW_dmem[3] <= register:MWmem.port0
MW_dmem[4] <= register:MWmem.port0
MW_dmem[5] <= register:MWmem.port0
MW_dmem[6] <= register:MWmem.port0
MW_dmem[7] <= register:MWmem.port0
MW_dmem[8] <= register:MWmem.port0
MW_dmem[9] <= register:MWmem.port0
MW_dmem[10] <= register:MWmem.port0
MW_dmem[11] <= register:MWmem.port0
MW_dmem[12] <= register:MWmem.port0
MW_dmem[13] <= register:MWmem.port0
MW_dmem[14] <= register:MWmem.port0
MW_dmem[15] <= register:MWmem.port0
MW_dmem[16] <= register:MWmem.port0
MW_dmem[17] <= register:MWmem.port0
MW_dmem[18] <= register:MWmem.port0
MW_dmem[19] <= register:MWmem.port0
MW_dmem[20] <= register:MWmem.port0
MW_dmem[21] <= register:MWmem.port0
MW_dmem[22] <= register:MWmem.port0
MW_dmem[23] <= register:MWmem.port0
MW_dmem[24] <= register:MWmem.port0
MW_dmem[25] <= register:MWmem.port0
MW_dmem[26] <= register:MWmem.port0
MW_dmem[27] <= register:MWmem.port0
MW_dmem[28] <= register:MWmem.port0
MW_dmem[29] <= register:MWmem.port0
MW_dmem[30] <= register:MWmem.port0
MW_dmem[31] <= register:MWmem.port0
MW_target_sx[0] <= register:MWtarget.port0
MW_target_sx[1] <= register:MWtarget.port0
MW_target_sx[2] <= register:MWtarget.port0
MW_target_sx[3] <= register:MWtarget.port0
MW_target_sx[4] <= register:MWtarget.port0
MW_target_sx[5] <= register:MWtarget.port0
MW_target_sx[6] <= register:MWtarget.port0
MW_target_sx[7] <= register:MWtarget.port0
MW_target_sx[8] <= register:MWtarget.port0
MW_target_sx[9] <= register:MWtarget.port0
MW_target_sx[10] <= register:MWtarget.port0
MW_target_sx[11] <= register:MWtarget.port0
MW_target_sx[12] <= register:MWtarget.port0
MW_target_sx[13] <= register:MWtarget.port0
MW_target_sx[14] <= register:MWtarget.port0
MW_target_sx[15] <= register:MWtarget.port0
MW_target_sx[16] <= register:MWtarget.port0
MW_target_sx[17] <= register:MWtarget.port0
MW_target_sx[18] <= register:MWtarget.port0
MW_target_sx[19] <= register:MWtarget.port0
MW_target_sx[20] <= register:MWtarget.port0
MW_target_sx[21] <= register:MWtarget.port0
MW_target_sx[22] <= register:MWtarget.port0
MW_target_sx[23] <= register:MWtarget.port0
MW_target_sx[24] <= register:MWtarget.port0
MW_target_sx[25] <= register:MWtarget.port0
MW_target_sx[26] <= register:MWtarget.port0
MW_target_sx[27] <= register:MWtarget.port0
MW_target_sx[28] <= register:MWtarget.port0
MW_target_sx[29] <= register:MWtarget.port0
MW_target_sx[30] <= register:MWtarget.port0
MW_target_sx[31] <= register:MWtarget.port0


|skeleton|processor:my_processor|MW:mw1|register:MW_oldPC
register_out[0] <= dffe_ref:dffe0.port0
register_out[1] <= dffe_ref:dffe1.port0
register_out[2] <= dffe_ref:dffe2.port0
register_out[3] <= dffe_ref:dffe3.port0
register_out[4] <= dffe_ref:dffe4.port0
register_out[5] <= dffe_ref:dffe5.port0
register_out[6] <= dffe_ref:dffe6.port0
register_out[7] <= dffe_ref:dffe7.port0
register_out[8] <= dffe_ref:dffe8.port0
register_out[9] <= dffe_ref:dffe9.port0
register_out[10] <= dffe_ref:dffe10.port0
register_out[11] <= dffe_ref:dffe11.port0
register_out[12] <= dffe_ref:dffe12.port0
register_out[13] <= dffe_ref:dffe13.port0
register_out[14] <= dffe_ref:dffe14.port0
register_out[15] <= dffe_ref:dffe15.port0
register_out[16] <= dffe_ref:dffe16.port0
register_out[17] <= dffe_ref:dffe17.port0
register_out[18] <= dffe_ref:dffe18.port0
register_out[19] <= dffe_ref:dffe19.port0
register_out[20] <= dffe_ref:dffe20.port0
register_out[21] <= dffe_ref:dffe21.port0
register_out[22] <= dffe_ref:dffe22.port0
register_out[23] <= dffe_ref:dffe23.port0
register_out[24] <= dffe_ref:dffe24.port0
register_out[25] <= dffe_ref:dffe25.port0
register_out[26] <= dffe_ref:dffe26.port0
register_out[27] <= dffe_ref:dffe27.port0
register_out[28] <= dffe_ref:dffe28.port0
register_out[29] <= dffe_ref:dffe29.port0
register_out[30] <= dffe_ref:dffe30.port0
register_out[31] <= dffe_ref:dffe31.port0
register_in[0] => register_in[0].IN1
register_in[1] => register_in[1].IN1
register_in[2] => register_in[2].IN1
register_in[3] => register_in[3].IN1
register_in[4] => register_in[4].IN1
register_in[5] => register_in[5].IN1
register_in[6] => register_in[6].IN1
register_in[7] => register_in[7].IN1
register_in[8] => register_in[8].IN1
register_in[9] => register_in[9].IN1
register_in[10] => register_in[10].IN1
register_in[11] => register_in[11].IN1
register_in[12] => register_in[12].IN1
register_in[13] => register_in[13].IN1
register_in[14] => register_in[14].IN1
register_in[15] => register_in[15].IN1
register_in[16] => register_in[16].IN1
register_in[17] => register_in[17].IN1
register_in[18] => register_in[18].IN1
register_in[19] => register_in[19].IN1
register_in[20] => register_in[20].IN1
register_in[21] => register_in[21].IN1
register_in[22] => register_in[22].IN1
register_in[23] => register_in[23].IN1
register_in[24] => register_in[24].IN1
register_in[25] => register_in[25].IN1
register_in[26] => register_in[26].IN1
register_in[27] => register_in[27].IN1
register_in[28] => register_in[28].IN1
register_in[29] => register_in[29].IN1
register_in[30] => register_in[30].IN1
register_in[31] => register_in[31].IN1
clk => clk.IN32
en => en.IN32
clr => clr.IN32


|skeleton|processor:my_processor|MW:mw1|register:MW_oldPC|dffe_ref:dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|MW:mw1|register:MW_oldPC|dffe_ref:dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|MW:mw1|register:MW_oldPC|dffe_ref:dffe2
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|MW:mw1|register:MW_oldPC|dffe_ref:dffe3
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|MW:mw1|register:MW_oldPC|dffe_ref:dffe4
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|MW:mw1|register:MW_oldPC|dffe_ref:dffe5
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|MW:mw1|register:MW_oldPC|dffe_ref:dffe6
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|MW:mw1|register:MW_oldPC|dffe_ref:dffe7
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|MW:mw1|register:MW_oldPC|dffe_ref:dffe8
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|MW:mw1|register:MW_oldPC|dffe_ref:dffe9
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|MW:mw1|register:MW_oldPC|dffe_ref:dffe10
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|MW:mw1|register:MW_oldPC|dffe_ref:dffe11
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|MW:mw1|register:MW_oldPC|dffe_ref:dffe12
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|MW:mw1|register:MW_oldPC|dffe_ref:dffe13
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|MW:mw1|register:MW_oldPC|dffe_ref:dffe14
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|MW:mw1|register:MW_oldPC|dffe_ref:dffe15
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|MW:mw1|register:MW_oldPC|dffe_ref:dffe16
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|MW:mw1|register:MW_oldPC|dffe_ref:dffe17
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|MW:mw1|register:MW_oldPC|dffe_ref:dffe18
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|MW:mw1|register:MW_oldPC|dffe_ref:dffe19
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|MW:mw1|register:MW_oldPC|dffe_ref:dffe20
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|MW:mw1|register:MW_oldPC|dffe_ref:dffe21
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|MW:mw1|register:MW_oldPC|dffe_ref:dffe22
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|MW:mw1|register:MW_oldPC|dffe_ref:dffe23
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|MW:mw1|register:MW_oldPC|dffe_ref:dffe24
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|MW:mw1|register:MW_oldPC|dffe_ref:dffe25
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|MW:mw1|register:MW_oldPC|dffe_ref:dffe26
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|MW:mw1|register:MW_oldPC|dffe_ref:dffe27
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|MW:mw1|register:MW_oldPC|dffe_ref:dffe28
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|MW:mw1|register:MW_oldPC|dffe_ref:dffe29
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|MW:mw1|register:MW_oldPC|dffe_ref:dffe30
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|MW:mw1|register:MW_oldPC|dffe_ref:dffe31
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|MW:mw1|register:MWir
register_out[0] <= dffe_ref:dffe0.port0
register_out[1] <= dffe_ref:dffe1.port0
register_out[2] <= dffe_ref:dffe2.port0
register_out[3] <= dffe_ref:dffe3.port0
register_out[4] <= dffe_ref:dffe4.port0
register_out[5] <= dffe_ref:dffe5.port0
register_out[6] <= dffe_ref:dffe6.port0
register_out[7] <= dffe_ref:dffe7.port0
register_out[8] <= dffe_ref:dffe8.port0
register_out[9] <= dffe_ref:dffe9.port0
register_out[10] <= dffe_ref:dffe10.port0
register_out[11] <= dffe_ref:dffe11.port0
register_out[12] <= dffe_ref:dffe12.port0
register_out[13] <= dffe_ref:dffe13.port0
register_out[14] <= dffe_ref:dffe14.port0
register_out[15] <= dffe_ref:dffe15.port0
register_out[16] <= dffe_ref:dffe16.port0
register_out[17] <= dffe_ref:dffe17.port0
register_out[18] <= dffe_ref:dffe18.port0
register_out[19] <= dffe_ref:dffe19.port0
register_out[20] <= dffe_ref:dffe20.port0
register_out[21] <= dffe_ref:dffe21.port0
register_out[22] <= dffe_ref:dffe22.port0
register_out[23] <= dffe_ref:dffe23.port0
register_out[24] <= dffe_ref:dffe24.port0
register_out[25] <= dffe_ref:dffe25.port0
register_out[26] <= dffe_ref:dffe26.port0
register_out[27] <= dffe_ref:dffe27.port0
register_out[28] <= dffe_ref:dffe28.port0
register_out[29] <= dffe_ref:dffe29.port0
register_out[30] <= dffe_ref:dffe30.port0
register_out[31] <= dffe_ref:dffe31.port0
register_in[0] => register_in[0].IN1
register_in[1] => register_in[1].IN1
register_in[2] => register_in[2].IN1
register_in[3] => register_in[3].IN1
register_in[4] => register_in[4].IN1
register_in[5] => register_in[5].IN1
register_in[6] => register_in[6].IN1
register_in[7] => register_in[7].IN1
register_in[8] => register_in[8].IN1
register_in[9] => register_in[9].IN1
register_in[10] => register_in[10].IN1
register_in[11] => register_in[11].IN1
register_in[12] => register_in[12].IN1
register_in[13] => register_in[13].IN1
register_in[14] => register_in[14].IN1
register_in[15] => register_in[15].IN1
register_in[16] => register_in[16].IN1
register_in[17] => register_in[17].IN1
register_in[18] => register_in[18].IN1
register_in[19] => register_in[19].IN1
register_in[20] => register_in[20].IN1
register_in[21] => register_in[21].IN1
register_in[22] => register_in[22].IN1
register_in[23] => register_in[23].IN1
register_in[24] => register_in[24].IN1
register_in[25] => register_in[25].IN1
register_in[26] => register_in[26].IN1
register_in[27] => register_in[27].IN1
register_in[28] => register_in[28].IN1
register_in[29] => register_in[29].IN1
register_in[30] => register_in[30].IN1
register_in[31] => register_in[31].IN1
clk => clk.IN32
en => en.IN32
clr => clr.IN32


|skeleton|processor:my_processor|MW:mw1|register:MWir|dffe_ref:dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|MW:mw1|register:MWir|dffe_ref:dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|MW:mw1|register:MWir|dffe_ref:dffe2
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|MW:mw1|register:MWir|dffe_ref:dffe3
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|MW:mw1|register:MWir|dffe_ref:dffe4
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|MW:mw1|register:MWir|dffe_ref:dffe5
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|MW:mw1|register:MWir|dffe_ref:dffe6
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|MW:mw1|register:MWir|dffe_ref:dffe7
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|MW:mw1|register:MWir|dffe_ref:dffe8
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|MW:mw1|register:MWir|dffe_ref:dffe9
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|MW:mw1|register:MWir|dffe_ref:dffe10
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|MW:mw1|register:MWir|dffe_ref:dffe11
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|MW:mw1|register:MWir|dffe_ref:dffe12
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|MW:mw1|register:MWir|dffe_ref:dffe13
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|MW:mw1|register:MWir|dffe_ref:dffe14
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|MW:mw1|register:MWir|dffe_ref:dffe15
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|MW:mw1|register:MWir|dffe_ref:dffe16
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|MW:mw1|register:MWir|dffe_ref:dffe17
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|MW:mw1|register:MWir|dffe_ref:dffe18
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|MW:mw1|register:MWir|dffe_ref:dffe19
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|MW:mw1|register:MWir|dffe_ref:dffe20
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|MW:mw1|register:MWir|dffe_ref:dffe21
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|MW:mw1|register:MWir|dffe_ref:dffe22
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|MW:mw1|register:MWir|dffe_ref:dffe23
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|MW:mw1|register:MWir|dffe_ref:dffe24
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|MW:mw1|register:MWir|dffe_ref:dffe25
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|MW:mw1|register:MWir|dffe_ref:dffe26
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|MW:mw1|register:MWir|dffe_ref:dffe27
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|MW:mw1|register:MWir|dffe_ref:dffe28
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|MW:mw1|register:MWir|dffe_ref:dffe29
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|MW:mw1|register:MWir|dffe_ref:dffe30
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|MW:mw1|register:MWir|dffe_ref:dffe31
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|MW:mw1|register:MWctrl
register_out[0] <= dffe_ref:dffe0.port0
register_out[1] <= dffe_ref:dffe1.port0
register_out[2] <= dffe_ref:dffe2.port0
register_out[3] <= dffe_ref:dffe3.port0
register_out[4] <= dffe_ref:dffe4.port0
register_out[5] <= dffe_ref:dffe5.port0
register_out[6] <= dffe_ref:dffe6.port0
register_out[7] <= dffe_ref:dffe7.port0
register_out[8] <= dffe_ref:dffe8.port0
register_out[9] <= dffe_ref:dffe9.port0
register_out[10] <= dffe_ref:dffe10.port0
register_out[11] <= dffe_ref:dffe11.port0
register_out[12] <= dffe_ref:dffe12.port0
register_out[13] <= dffe_ref:dffe13.port0
register_out[14] <= dffe_ref:dffe14.port0
register_out[15] <= dffe_ref:dffe15.port0
register_out[16] <= dffe_ref:dffe16.port0
register_out[17] <= dffe_ref:dffe17.port0
register_out[18] <= dffe_ref:dffe18.port0
register_out[19] <= dffe_ref:dffe19.port0
register_out[20] <= dffe_ref:dffe20.port0
register_out[21] <= dffe_ref:dffe21.port0
register_out[22] <= dffe_ref:dffe22.port0
register_out[23] <= dffe_ref:dffe23.port0
register_out[24] <= dffe_ref:dffe24.port0
register_out[25] <= dffe_ref:dffe25.port0
register_out[26] <= dffe_ref:dffe26.port0
register_out[27] <= dffe_ref:dffe27.port0
register_out[28] <= dffe_ref:dffe28.port0
register_out[29] <= dffe_ref:dffe29.port0
register_out[30] <= dffe_ref:dffe30.port0
register_out[31] <= dffe_ref:dffe31.port0
register_in[0] => register_in[0].IN1
register_in[1] => register_in[1].IN1
register_in[2] => register_in[2].IN1
register_in[3] => register_in[3].IN1
register_in[4] => register_in[4].IN1
register_in[5] => register_in[5].IN1
register_in[6] => register_in[6].IN1
register_in[7] => register_in[7].IN1
register_in[8] => register_in[8].IN1
register_in[9] => register_in[9].IN1
register_in[10] => register_in[10].IN1
register_in[11] => register_in[11].IN1
register_in[12] => register_in[12].IN1
register_in[13] => register_in[13].IN1
register_in[14] => register_in[14].IN1
register_in[15] => register_in[15].IN1
register_in[16] => register_in[16].IN1
register_in[17] => register_in[17].IN1
register_in[18] => register_in[18].IN1
register_in[19] => register_in[19].IN1
register_in[20] => register_in[20].IN1
register_in[21] => register_in[21].IN1
register_in[22] => register_in[22].IN1
register_in[23] => register_in[23].IN1
register_in[24] => register_in[24].IN1
register_in[25] => register_in[25].IN1
register_in[26] => register_in[26].IN1
register_in[27] => register_in[27].IN1
register_in[28] => register_in[28].IN1
register_in[29] => register_in[29].IN1
register_in[30] => register_in[30].IN1
register_in[31] => register_in[31].IN1
clk => clk.IN32
en => en.IN32
clr => clr.IN32


|skeleton|processor:my_processor|MW:mw1|register:MWctrl|dffe_ref:dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|MW:mw1|register:MWctrl|dffe_ref:dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|MW:mw1|register:MWctrl|dffe_ref:dffe2
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|MW:mw1|register:MWctrl|dffe_ref:dffe3
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|MW:mw1|register:MWctrl|dffe_ref:dffe4
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|MW:mw1|register:MWctrl|dffe_ref:dffe5
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|MW:mw1|register:MWctrl|dffe_ref:dffe6
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|MW:mw1|register:MWctrl|dffe_ref:dffe7
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|MW:mw1|register:MWctrl|dffe_ref:dffe8
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|MW:mw1|register:MWctrl|dffe_ref:dffe9
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|MW:mw1|register:MWctrl|dffe_ref:dffe10
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|MW:mw1|register:MWctrl|dffe_ref:dffe11
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|MW:mw1|register:MWctrl|dffe_ref:dffe12
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|MW:mw1|register:MWctrl|dffe_ref:dffe13
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|MW:mw1|register:MWctrl|dffe_ref:dffe14
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|MW:mw1|register:MWctrl|dffe_ref:dffe15
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|MW:mw1|register:MWctrl|dffe_ref:dffe16
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|MW:mw1|register:MWctrl|dffe_ref:dffe17
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|MW:mw1|register:MWctrl|dffe_ref:dffe18
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|MW:mw1|register:MWctrl|dffe_ref:dffe19
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|MW:mw1|register:MWctrl|dffe_ref:dffe20
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|MW:mw1|register:MWctrl|dffe_ref:dffe21
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|MW:mw1|register:MWctrl|dffe_ref:dffe22
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|MW:mw1|register:MWctrl|dffe_ref:dffe23
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|MW:mw1|register:MWctrl|dffe_ref:dffe24
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|MW:mw1|register:MWctrl|dffe_ref:dffe25
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|MW:mw1|register:MWctrl|dffe_ref:dffe26
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|MW:mw1|register:MWctrl|dffe_ref:dffe27
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|MW:mw1|register:MWctrl|dffe_ref:dffe28
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|MW:mw1|register:MWctrl|dffe_ref:dffe29
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|MW:mw1|register:MWctrl|dffe_ref:dffe30
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|MW:mw1|register:MWctrl|dffe_ref:dffe31
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|MW:mw1|register:MWout
register_out[0] <= dffe_ref:dffe0.port0
register_out[1] <= dffe_ref:dffe1.port0
register_out[2] <= dffe_ref:dffe2.port0
register_out[3] <= dffe_ref:dffe3.port0
register_out[4] <= dffe_ref:dffe4.port0
register_out[5] <= dffe_ref:dffe5.port0
register_out[6] <= dffe_ref:dffe6.port0
register_out[7] <= dffe_ref:dffe7.port0
register_out[8] <= dffe_ref:dffe8.port0
register_out[9] <= dffe_ref:dffe9.port0
register_out[10] <= dffe_ref:dffe10.port0
register_out[11] <= dffe_ref:dffe11.port0
register_out[12] <= dffe_ref:dffe12.port0
register_out[13] <= dffe_ref:dffe13.port0
register_out[14] <= dffe_ref:dffe14.port0
register_out[15] <= dffe_ref:dffe15.port0
register_out[16] <= dffe_ref:dffe16.port0
register_out[17] <= dffe_ref:dffe17.port0
register_out[18] <= dffe_ref:dffe18.port0
register_out[19] <= dffe_ref:dffe19.port0
register_out[20] <= dffe_ref:dffe20.port0
register_out[21] <= dffe_ref:dffe21.port0
register_out[22] <= dffe_ref:dffe22.port0
register_out[23] <= dffe_ref:dffe23.port0
register_out[24] <= dffe_ref:dffe24.port0
register_out[25] <= dffe_ref:dffe25.port0
register_out[26] <= dffe_ref:dffe26.port0
register_out[27] <= dffe_ref:dffe27.port0
register_out[28] <= dffe_ref:dffe28.port0
register_out[29] <= dffe_ref:dffe29.port0
register_out[30] <= dffe_ref:dffe30.port0
register_out[31] <= dffe_ref:dffe31.port0
register_in[0] => register_in[0].IN1
register_in[1] => register_in[1].IN1
register_in[2] => register_in[2].IN1
register_in[3] => register_in[3].IN1
register_in[4] => register_in[4].IN1
register_in[5] => register_in[5].IN1
register_in[6] => register_in[6].IN1
register_in[7] => register_in[7].IN1
register_in[8] => register_in[8].IN1
register_in[9] => register_in[9].IN1
register_in[10] => register_in[10].IN1
register_in[11] => register_in[11].IN1
register_in[12] => register_in[12].IN1
register_in[13] => register_in[13].IN1
register_in[14] => register_in[14].IN1
register_in[15] => register_in[15].IN1
register_in[16] => register_in[16].IN1
register_in[17] => register_in[17].IN1
register_in[18] => register_in[18].IN1
register_in[19] => register_in[19].IN1
register_in[20] => register_in[20].IN1
register_in[21] => register_in[21].IN1
register_in[22] => register_in[22].IN1
register_in[23] => register_in[23].IN1
register_in[24] => register_in[24].IN1
register_in[25] => register_in[25].IN1
register_in[26] => register_in[26].IN1
register_in[27] => register_in[27].IN1
register_in[28] => register_in[28].IN1
register_in[29] => register_in[29].IN1
register_in[30] => register_in[30].IN1
register_in[31] => register_in[31].IN1
clk => clk.IN32
en => en.IN32
clr => clr.IN32


|skeleton|processor:my_processor|MW:mw1|register:MWout|dffe_ref:dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|MW:mw1|register:MWout|dffe_ref:dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|MW:mw1|register:MWout|dffe_ref:dffe2
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|MW:mw1|register:MWout|dffe_ref:dffe3
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|MW:mw1|register:MWout|dffe_ref:dffe4
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|MW:mw1|register:MWout|dffe_ref:dffe5
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|MW:mw1|register:MWout|dffe_ref:dffe6
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|MW:mw1|register:MWout|dffe_ref:dffe7
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|MW:mw1|register:MWout|dffe_ref:dffe8
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|MW:mw1|register:MWout|dffe_ref:dffe9
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|MW:mw1|register:MWout|dffe_ref:dffe10
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|MW:mw1|register:MWout|dffe_ref:dffe11
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|MW:mw1|register:MWout|dffe_ref:dffe12
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|MW:mw1|register:MWout|dffe_ref:dffe13
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|MW:mw1|register:MWout|dffe_ref:dffe14
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|MW:mw1|register:MWout|dffe_ref:dffe15
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|MW:mw1|register:MWout|dffe_ref:dffe16
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|MW:mw1|register:MWout|dffe_ref:dffe17
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|MW:mw1|register:MWout|dffe_ref:dffe18
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|MW:mw1|register:MWout|dffe_ref:dffe19
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|MW:mw1|register:MWout|dffe_ref:dffe20
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|MW:mw1|register:MWout|dffe_ref:dffe21
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|MW:mw1|register:MWout|dffe_ref:dffe22
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|MW:mw1|register:MWout|dffe_ref:dffe23
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|MW:mw1|register:MWout|dffe_ref:dffe24
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|MW:mw1|register:MWout|dffe_ref:dffe25
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|MW:mw1|register:MWout|dffe_ref:dffe26
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|MW:mw1|register:MWout|dffe_ref:dffe27
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|MW:mw1|register:MWout|dffe_ref:dffe28
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|MW:mw1|register:MWout|dffe_ref:dffe29
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|MW:mw1|register:MWout|dffe_ref:dffe30
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|MW:mw1|register:MWout|dffe_ref:dffe31
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|MW:mw1|register:MWmem
register_out[0] <= dffe_ref:dffe0.port0
register_out[1] <= dffe_ref:dffe1.port0
register_out[2] <= dffe_ref:dffe2.port0
register_out[3] <= dffe_ref:dffe3.port0
register_out[4] <= dffe_ref:dffe4.port0
register_out[5] <= dffe_ref:dffe5.port0
register_out[6] <= dffe_ref:dffe6.port0
register_out[7] <= dffe_ref:dffe7.port0
register_out[8] <= dffe_ref:dffe8.port0
register_out[9] <= dffe_ref:dffe9.port0
register_out[10] <= dffe_ref:dffe10.port0
register_out[11] <= dffe_ref:dffe11.port0
register_out[12] <= dffe_ref:dffe12.port0
register_out[13] <= dffe_ref:dffe13.port0
register_out[14] <= dffe_ref:dffe14.port0
register_out[15] <= dffe_ref:dffe15.port0
register_out[16] <= dffe_ref:dffe16.port0
register_out[17] <= dffe_ref:dffe17.port0
register_out[18] <= dffe_ref:dffe18.port0
register_out[19] <= dffe_ref:dffe19.port0
register_out[20] <= dffe_ref:dffe20.port0
register_out[21] <= dffe_ref:dffe21.port0
register_out[22] <= dffe_ref:dffe22.port0
register_out[23] <= dffe_ref:dffe23.port0
register_out[24] <= dffe_ref:dffe24.port0
register_out[25] <= dffe_ref:dffe25.port0
register_out[26] <= dffe_ref:dffe26.port0
register_out[27] <= dffe_ref:dffe27.port0
register_out[28] <= dffe_ref:dffe28.port0
register_out[29] <= dffe_ref:dffe29.port0
register_out[30] <= dffe_ref:dffe30.port0
register_out[31] <= dffe_ref:dffe31.port0
register_in[0] => register_in[0].IN1
register_in[1] => register_in[1].IN1
register_in[2] => register_in[2].IN1
register_in[3] => register_in[3].IN1
register_in[4] => register_in[4].IN1
register_in[5] => register_in[5].IN1
register_in[6] => register_in[6].IN1
register_in[7] => register_in[7].IN1
register_in[8] => register_in[8].IN1
register_in[9] => register_in[9].IN1
register_in[10] => register_in[10].IN1
register_in[11] => register_in[11].IN1
register_in[12] => register_in[12].IN1
register_in[13] => register_in[13].IN1
register_in[14] => register_in[14].IN1
register_in[15] => register_in[15].IN1
register_in[16] => register_in[16].IN1
register_in[17] => register_in[17].IN1
register_in[18] => register_in[18].IN1
register_in[19] => register_in[19].IN1
register_in[20] => register_in[20].IN1
register_in[21] => register_in[21].IN1
register_in[22] => register_in[22].IN1
register_in[23] => register_in[23].IN1
register_in[24] => register_in[24].IN1
register_in[25] => register_in[25].IN1
register_in[26] => register_in[26].IN1
register_in[27] => register_in[27].IN1
register_in[28] => register_in[28].IN1
register_in[29] => register_in[29].IN1
register_in[30] => register_in[30].IN1
register_in[31] => register_in[31].IN1
clk => clk.IN32
en => en.IN32
clr => clr.IN32


|skeleton|processor:my_processor|MW:mw1|register:MWmem|dffe_ref:dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|MW:mw1|register:MWmem|dffe_ref:dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|MW:mw1|register:MWmem|dffe_ref:dffe2
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|MW:mw1|register:MWmem|dffe_ref:dffe3
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|MW:mw1|register:MWmem|dffe_ref:dffe4
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|MW:mw1|register:MWmem|dffe_ref:dffe5
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|MW:mw1|register:MWmem|dffe_ref:dffe6
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|MW:mw1|register:MWmem|dffe_ref:dffe7
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|MW:mw1|register:MWmem|dffe_ref:dffe8
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|MW:mw1|register:MWmem|dffe_ref:dffe9
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|MW:mw1|register:MWmem|dffe_ref:dffe10
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|MW:mw1|register:MWmem|dffe_ref:dffe11
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|MW:mw1|register:MWmem|dffe_ref:dffe12
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|MW:mw1|register:MWmem|dffe_ref:dffe13
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|MW:mw1|register:MWmem|dffe_ref:dffe14
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|MW:mw1|register:MWmem|dffe_ref:dffe15
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|MW:mw1|register:MWmem|dffe_ref:dffe16
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|MW:mw1|register:MWmem|dffe_ref:dffe17
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|MW:mw1|register:MWmem|dffe_ref:dffe18
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|MW:mw1|register:MWmem|dffe_ref:dffe19
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|MW:mw1|register:MWmem|dffe_ref:dffe20
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|MW:mw1|register:MWmem|dffe_ref:dffe21
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|MW:mw1|register:MWmem|dffe_ref:dffe22
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|MW:mw1|register:MWmem|dffe_ref:dffe23
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|MW:mw1|register:MWmem|dffe_ref:dffe24
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|MW:mw1|register:MWmem|dffe_ref:dffe25
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|MW:mw1|register:MWmem|dffe_ref:dffe26
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|MW:mw1|register:MWmem|dffe_ref:dffe27
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|MW:mw1|register:MWmem|dffe_ref:dffe28
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|MW:mw1|register:MWmem|dffe_ref:dffe29
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|MW:mw1|register:MWmem|dffe_ref:dffe30
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|MW:mw1|register:MWmem|dffe_ref:dffe31
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|MW:mw1|register:MWtarget
register_out[0] <= dffe_ref:dffe0.port0
register_out[1] <= dffe_ref:dffe1.port0
register_out[2] <= dffe_ref:dffe2.port0
register_out[3] <= dffe_ref:dffe3.port0
register_out[4] <= dffe_ref:dffe4.port0
register_out[5] <= dffe_ref:dffe5.port0
register_out[6] <= dffe_ref:dffe6.port0
register_out[7] <= dffe_ref:dffe7.port0
register_out[8] <= dffe_ref:dffe8.port0
register_out[9] <= dffe_ref:dffe9.port0
register_out[10] <= dffe_ref:dffe10.port0
register_out[11] <= dffe_ref:dffe11.port0
register_out[12] <= dffe_ref:dffe12.port0
register_out[13] <= dffe_ref:dffe13.port0
register_out[14] <= dffe_ref:dffe14.port0
register_out[15] <= dffe_ref:dffe15.port0
register_out[16] <= dffe_ref:dffe16.port0
register_out[17] <= dffe_ref:dffe17.port0
register_out[18] <= dffe_ref:dffe18.port0
register_out[19] <= dffe_ref:dffe19.port0
register_out[20] <= dffe_ref:dffe20.port0
register_out[21] <= dffe_ref:dffe21.port0
register_out[22] <= dffe_ref:dffe22.port0
register_out[23] <= dffe_ref:dffe23.port0
register_out[24] <= dffe_ref:dffe24.port0
register_out[25] <= dffe_ref:dffe25.port0
register_out[26] <= dffe_ref:dffe26.port0
register_out[27] <= dffe_ref:dffe27.port0
register_out[28] <= dffe_ref:dffe28.port0
register_out[29] <= dffe_ref:dffe29.port0
register_out[30] <= dffe_ref:dffe30.port0
register_out[31] <= dffe_ref:dffe31.port0
register_in[0] => register_in[0].IN1
register_in[1] => register_in[1].IN1
register_in[2] => register_in[2].IN1
register_in[3] => register_in[3].IN1
register_in[4] => register_in[4].IN1
register_in[5] => register_in[5].IN1
register_in[6] => register_in[6].IN1
register_in[7] => register_in[7].IN1
register_in[8] => register_in[8].IN1
register_in[9] => register_in[9].IN1
register_in[10] => register_in[10].IN1
register_in[11] => register_in[11].IN1
register_in[12] => register_in[12].IN1
register_in[13] => register_in[13].IN1
register_in[14] => register_in[14].IN1
register_in[15] => register_in[15].IN1
register_in[16] => register_in[16].IN1
register_in[17] => register_in[17].IN1
register_in[18] => register_in[18].IN1
register_in[19] => register_in[19].IN1
register_in[20] => register_in[20].IN1
register_in[21] => register_in[21].IN1
register_in[22] => register_in[22].IN1
register_in[23] => register_in[23].IN1
register_in[24] => register_in[24].IN1
register_in[25] => register_in[25].IN1
register_in[26] => register_in[26].IN1
register_in[27] => register_in[27].IN1
register_in[28] => register_in[28].IN1
register_in[29] => register_in[29].IN1
register_in[30] => register_in[30].IN1
register_in[31] => register_in[31].IN1
clk => clk.IN32
en => en.IN32
clr => clr.IN32


|skeleton|processor:my_processor|MW:mw1|register:MWtarget|dffe_ref:dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|MW:mw1|register:MWtarget|dffe_ref:dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|MW:mw1|register:MWtarget|dffe_ref:dffe2
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|MW:mw1|register:MWtarget|dffe_ref:dffe3
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|MW:mw1|register:MWtarget|dffe_ref:dffe4
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|MW:mw1|register:MWtarget|dffe_ref:dffe5
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|MW:mw1|register:MWtarget|dffe_ref:dffe6
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|MW:mw1|register:MWtarget|dffe_ref:dffe7
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|MW:mw1|register:MWtarget|dffe_ref:dffe8
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|MW:mw1|register:MWtarget|dffe_ref:dffe9
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|MW:mw1|register:MWtarget|dffe_ref:dffe10
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|MW:mw1|register:MWtarget|dffe_ref:dffe11
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|MW:mw1|register:MWtarget|dffe_ref:dffe12
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|MW:mw1|register:MWtarget|dffe_ref:dffe13
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|MW:mw1|register:MWtarget|dffe_ref:dffe14
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|MW:mw1|register:MWtarget|dffe_ref:dffe15
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|MW:mw1|register:MWtarget|dffe_ref:dffe16
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|MW:mw1|register:MWtarget|dffe_ref:dffe17
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|MW:mw1|register:MWtarget|dffe_ref:dffe18
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|MW:mw1|register:MWtarget|dffe_ref:dffe19
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|MW:mw1|register:MWtarget|dffe_ref:dffe20
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|MW:mw1|register:MWtarget|dffe_ref:dffe21
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|MW:mw1|register:MWtarget|dffe_ref:dffe22
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|MW:mw1|register:MWtarget|dffe_ref:dffe23
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|MW:mw1|register:MWtarget|dffe_ref:dffe24
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|MW:mw1|register:MWtarget|dffe_ref:dffe25
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|MW:mw1|register:MWtarget|dffe_ref:dffe26
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|MW:mw1|register:MWtarget|dffe_ref:dffe27
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|MW:mw1|register:MWtarget|dffe_ref:dffe28
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|MW:mw1|register:MWtarget|dffe_ref:dffe29
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|MW:mw1|register:MWtarget|dffe_ref:dffe30
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|MW:mw1|register:MWtarget|dffe_ref:dffe31
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


