<!doctype html><html lang=en dir=ltr class=scroll-smooth data-default-appearance=light data-auto-appearance=false><head><meta charset=utf-8><meta http-equiv=content-language content="en"><meta name=viewport content="width=device-width,initial-scale=1"><meta http-equiv=X-UA-Compatible content="ie=edge"><title>ESP-IDF Adv. - Assign. 4.3 &#183; Workshops</title>
<meta name=title content="ESP-IDF Adv. - Assign.  4.3 &#183; Workshops"><meta name=description content="The developer resources in just one place!"><link rel=canonical href=https://fbez.github.io/workshop-esp-idf/workshops/esp-idf-advanced/assignment-4-3/><link type=text/css rel=stylesheet href=../../../workshop-esp-idf/css/main.bundle.min.07ac84810cad0ed08da8b416798009536fa2093f146cd2365bed74f9139c75a1a7fdbca3b4d77a97a90689aba4635d5467091cff70733f074b4356478b66bb9c.css integrity="sha512-B6yEgQytDtCNqLQWeYAJU2+iCT8UbNI2W+10+ROcdaGn/byjtNd6l6kGiaukY11UZwkc/3BzPwdLQ1ZHi2a7nA=="><script type=text/javascript src=../../../workshop-esp-idf/js/appearance.min.516a16745bea5a9bd011138d254cc0fd3973cd55ce6e15f3dec763e7c7c2c7448f8fe7b54cca811cb821b0c7e12cd161caace1dd794ac3d34d40937cbcc9ee12.js integrity="sha512-UWoWdFvqWpvQERONJUzA/TlzzVXObhXz3sdj58fCx0SPj+e1TMqBHLghsMfhLNFhyqzh3XlKw9NNQJN8vMnuEg=="></script><script defer type=text/javascript id=script-bundle src=../../../workshop-esp-idf/js/main.bundle.min.829f1a320d5c2d64e9e0220d20960155b426b094cfb2440e4938166a93f52805a398e64abc400353e7a0b8ea9cb75083d6dd5238a5d4a59fd0cd01008d407301.js integrity="sha512-gp8aMg1cLWTp4CINIJYBVbQmsJTPskQOSTgWapP1KAWjmOZKvEADU+eguOqct1CD1t1SOKXUpZ/QzQEAjUBzAQ==" data-copy data-copied></script><script src=../../../workshop-esp-idf/lib/zoom/zoom.min.f592a181a15d2a5b042daa7f746c3721acf9063f8b6acd175d989129865a37d400ae0e85b640f9ad42cd98d1f8ad30931718cf8811abdcc5fcb264400d1a2b0c.js integrity="sha512-9ZKhgaFdKlsELap/dGw3Iaz5Bj+Las0XXZiRKYZaN9QArg6FtkD5rULNmNH4rTCTFxjPiBGr3MX8smRADRorDA=="></script><link rel=apple-touch-icon sizes=180x180 href=../../../apple-touch-icon.png><link rel=icon type=image/png sizes=32x32 href=../../../favicon-32x32.png><link rel=icon type=image/png sizes=16x16 href=../../../favicon-16x16.png><link rel=manifest href=../../../site.webmanifest><meta property="og:url" content="https://fbez.github.io/workshop-esp-idf/workshops/esp-idf-advanced/assignment-4-3/"><meta property="og:site_name" content="Workshops"><meta property="og:title" content="ESP-IDF Adv. - Assign.  4.3"><meta property="og:description" content="The developer resources in just one place!"><meta property="og:locale" content="en"><meta property="og:type" content="article"><meta property="article:section" content="workshops"><meta property="article:published_time" content="2025-08-05T00:00:00+00:00"><meta property="article:modified_time" content="2025-08-05T00:00:00+00:00"><meta property="og:see_also" content="https://fbez.github.io/workshop-esp-idf/workshops/esp-idf-advanced/"><meta property="og:see_also" content="https://fbez.github.io/workshop-esp-idf/workshops/esp-idf-advanced/assignment-1-1/"><meta property="og:see_also" content="https://fbez.github.io/workshop-esp-idf/workshops/esp-idf-advanced/assignment-1-2/"><meta property="og:see_also" content="https://fbez.github.io/workshop-esp-idf/workshops/esp-idf-advanced/assignment-1-3/"><meta property="og:see_also" content="https://fbez.github.io/workshop-esp-idf/workshops/esp-idf-advanced/assignment-2-1/"><meta property="og:see_also" content="https://fbez.github.io/workshop-esp-idf/workshops/esp-idf-advanced/assignment-2-2/"><meta property="og:see_also" content="https://fbez.github.io/workshop-esp-idf/workshops/esp-idf-advanced/assignment-3-1/"><meta name=twitter:card content="summary"><meta name=twitter:title content="ESP-IDF Adv. - Assign.  4.3"><meta name=twitter:description content="The developer resources in just one place!"><script type=application/ld+json>[{"@context":"https://schema.org","@type":"Article","articleSection":"Workshops","name":"ESP-IDF Adv. - Assign.  4.3","headline":"ESP-IDF Adv. - Assign.  4.3","inLanguage":"en","url":"https:\/\/fbez.github.io\/workshop-esp-idf\/workshops\/esp-idf-advanced\/assignment-4-3\/","author":{"@type":"Person","name":"John Lee"},"copyrightYear":"2025","dateCreated":"2025-08-05T00:00:00\u002b00:00","datePublished":"2025-08-05T00:00:00\u002b00:00","dateModified":"2025-08-05T00:00:00\u002b00:00","mainEntityOfPage":"true","wordCount":"7764"}]</script><meta name=author content="John Lee"><link href=https://www.linkedin.com/company/espressif-systems rel=me><link href=https://twitter.com/EspressifSystem rel=me><link href=https://www.instagram.com/espressif_systems_official rel=me><link href=https://blog.espressif.com/ rel=me><link href=https://github.com/espressif rel=me><link href=https://espressif.com/ rel=me><script src=../../../workshop-esp-idf/lib/jquery/jquery.slim.min.b0dca576e87d7eaa5850ae4e61759c065786cdb6489d68fcc82240539eebd5da522bdb4fda085ffd245808c8fe2acb2516408eb774ef26b5f6015fc6737c0ea8.js integrity="sha512-sNylduh9fqpYUK5OYXWcBleGzbZInWj8yCJAU57r1dpSK9tP2ghf/SRYCMj+KsslFkCOt3TvJrX2AV/Gc3wOqA=="></script><script async src="https://www.googletagmanager.com/gtag/js?id=G-K9NTMXPGN3"></script><script>window.dataLayer=window.dataLayer||[];function gtag(){dataLayer.push(arguments)}gtag("js",new Date),gtag("config","G-K9NTMXPGN3")</script><meta name=theme-color><script src=https://www.gstatic.com/firebasejs/8.10.0/firebase-app.js></script><script src=https://www.gstatic.com/firebasejs/8.10.0/firebase-firestore.js></script><script src=https://www.gstatic.com/firebasejs/8.10.0/firebase-auth.js></script><script>const firebaseConfig={apiKey:"",authDomain:"",projectId:"",storageBucket:"",messagingSenderId:"",appId:"",measurementId:""};var app=firebase.initializeApp(firebaseConfig),db=firebase.firestore(),auth=firebase.auth()</script></head><body class="bg-neutral text-neutral-900 dark:bg-neutral-800 dark:text-neutral"><div class="flex flex-col min-h-screen w-full max-w-7xl mx-auto px-6 sm:px-14 md:px-24 lg:px-32 scrollbar-thin scrollbar-track-neutral-200 scrollbar-thumb-neutral-400 dark:scrollbar-track-neutral-800 dark:scrollbar-thumb-neutral-600"><div id=the-top class="absolute flex self-center"><a class="px-3 py-1 text-sm -translate-y-8 rounded-b-lg bg-primary-200 focus:translate-y-0 dark:bg-neutral-600" href=#main-content><span class="font-bold text-primary-600 ltr:pr-2 rtl:pl-2 dark:text-primary-400">&darr;</span>Skip to main content</a></div><div class=min-h-[148px]></div><div class="fixed inset-x-0 pl-[24px] pr-[24px] bg-neutral dark:bg-neutral-800" style=z-index:100><div class="relative max-w-[64rem] ml-auto mr-auto"><div style=padding-left:0;padding-right:0;padding-top:2px;padding-bottom:3px class="main-menu flex flex-wrap items-center justify-between px-4 py-6 sm:px-6 md:justify-start space-x-3"><div><a href=../../../ class=flex><span class=sr-only>Workshops</span>
<img src=../../../workshop-esp-idf/img/espressif_logo_contour.png width=192 height=39.5 class="logo max-h-[0.625rem] max-w-[0.625rem] object-scale-down object-left nozoom" alt=Workshops></a></div><div class="flex flex-1 items-center justify-between w-full md:w-auto"><nav class="flex space-x-3"><a href=../../../ class="text-base font-medium text-gray-500 hover:text-gray-900">Workshops</a></nav><nav class="hidden md:flex items-center space-x-5 md:ml-12 h-12"><a href=../../../workshops/ class="flex items-center text-gray-500 hover:text-primary-600 dark:hover:text-primary-400"><p class="text-base font-medium" title=Workshops>Workshops</p></a><div><div class="cursor-pointer flex items-center nested-menu"><a class="text-base font-medium text-gray-500 hover:text-primary-600 dark:hover:text-primary-400" title>Quick Links
</a><span><span class="relative block icon"><svg viewBox="0 0 20 20" fill="currentcolor" aria-hidden="true"><path fill-rule="evenodd" d="M5.23 7.21a.75.75.0 011.06.02L10 11.168l3.71-3.938a.75.75.0 111.08 1.04l-4.25 4.5a.75.75.0 01-1.08.0l-4.25-4.5a.75.75.0 01.02-1.06z" clip-rule="evenodd"/></svg></span></span></div><div class="absolute menuhide"><div class="pt-2 p-5 mt-2 rounded-xl backdrop-blur shadow-2xl"><div class="flex flex-col space-y-3"><a href=https://espressif.com target=_blank class="flex items-center text-gray-500 hover:text-primary-600 dark:hover:text-primary-400"><p class="text-sm font-sm" title>Espressif Site</p></a><a href=https://documentation.espressif.com/en/home target=_blank class="flex items-center text-gray-500 hover:text-primary-600 dark:hover:text-primary-400"><p class="text-sm font-sm" title>Documents</p></a><a href=https://components.espressif.com/ target=_blank class="flex items-center text-gray-500 hover:text-primary-600 dark:hover:text-primary-400"><p class="text-sm font-sm" title>Component Registry</p></a><a href=https://devcon.espressif.com/ target=_blank class="flex items-center text-gray-500 hover:text-primary-600 dark:hover:text-primary-400"><p class="text-sm font-sm" title>DevCon</p></a><a href=https://esp32.com target=_blank class="flex items-center text-gray-500 hover:text-primary-600 dark:hover:text-primary-400"><p class="text-sm font-sm" title>ESP32 Forum</p></a><a href=https://products.espressif.com/ target=_blank class="flex items-center text-gray-500 hover:text-primary-600 dark:hover:text-primary-400"><p class="text-sm font-sm" title>Product Selector</p></a><a href=https://www.reddit.com/r/esp32/ target=_blank class="flex items-center text-gray-500 hover:text-primary-600 dark:hover:text-primary-400"><p class="text-sm font-sm" title>Reddit</p></a></div></div></div></div><div><div class="cursor-pointer flex items-center nested-menu"><span class="ltr:mr-1 rtl:ml-1"><span class="relative block icon"><svg viewBox="0 0 640 512"><path fill="currentcolor" d="M0 128C0 92.7 28.7 64 64 64H256h48 16H576c35.3.0 64 28.7 64 64V384c0 35.3-28.7 64-64 64H320 304 256 64c-35.3.0-64-28.7-64-64V128zm320 0V384H576V128H320zM178.3 175.9c-3.2-7.2-10.4-11.9-18.3-11.9s-15.1 4.7-18.3 11.9l-64 144c-4.5 10.1.1 21.9 10.2 26.4s21.9-.1 26.4-10.2l8.9-20.1h73.6l8.9 20.1c4.5 10.1 16.3 14.6 26.4 10.2s14.6-16.3 10.2-26.4l-64-144zM160 233.2 179 276H141l19-42.8zM448 164c11 0 20 9 20 20v4h44 16c11 0 20 9 20 20s-9 20-20 20h-2l-1.6 4.5c-8.9 24.4-22.4 46.6-39.6 65.4.9.6 1.8 1.1 2.7 1.6l18.9 11.3c9.5 5.7 12.5 18 6.9 27.4s-18 12.5-27.4 6.9L467 333.8c-4.5-2.7-8.8-5.5-13.1-8.5-10.6 7.5-21.9 14-34 19.4l-3.6 1.6c-10.1 4.5-21.9-.1-26.4-10.2s.1-21.9 10.2-26.4l3.6-1.6c6.4-2.9 12.6-6.1 18.5-9.8L410 286.1c-7.8-7.8-7.8-20.5.0-28.3s20.5-7.8 28.3.0l14.6 14.6.5.5c12.4-13.1 22.5-28.3 29.8-45H448 376c-11 0-20-9-20-20s9-20 20-20h52v-4c0-11 9-20 20-20z"/></svg></span></span><div class="text-sm font-medium text-gray-500 hover:text-primary-600 dark:hover:text-primary-400" title="ESP-IDF Adv. - Assign.  4.3">EN</div></div><div class="absolute menuhide"><div class="pt-2 p-5 mt-2 rounded-xl backdrop-blur shadow-2xl"><div class="flex flex-col space-y-3"><a href=../../../it/workshops/esp-idf-advanced/assignment-4-3/ class="flex items-center"><p class="text-sm font-sm text-gray-500 hover:text-primary-600 dark:hover:text-primary-400" title="ESP-IDF Avanzato - Esercizio 4.3">IT</p></a><a href=../../../workshops/esp-idf-advanced/assignment-4-3/ class="flex items-center"><p class="text-sm font-sm text-gray-500 hover:text-primary-600 dark:hover:text-primary-400" title="ESP-IDF Adv. - Assign.  4.3">EN</p></a></div></div></div></div><button id=search-button aria-label=Search class="text-base hover:text-primary-600 dark:hover:text-primary-400 h-12" title>
<span class="relative block icon"><svg aria-hidden="true" focusable="false" data-prefix="fas" data-icon="search" class="svg-inline--fa fa-search fa-w-16" role="img" viewBox="0 0 512 512"><path fill="currentcolor" d="M505 442.7 405.3 343c-4.5-4.5-10.6-7-17-7H372c27.6-35.3 44-79.7 44-128C416 93.1 322.9.0 208 0S0 93.1.0 208s93.1 208 208 208c48.3.0 92.7-16.4 128-44v16.3c0 6.4 2.5 12.5 7 17l99.7 99.7c9.4 9.4 24.6 9.4 33.9.0l28.3-28.3c9.4-9.4 9.4-24.6.1-34zM208 336c-70.7.0-128-57.2-128-128 0-70.7 57.2-128 128-128 70.7.0 128 57.2 128 128 0 70.7-57.2 128-128 128z"/></svg></span></button></nav></div><div class="w-full flex flex-wrap justify-between md:hidden mt-2 space-y-2"><div class="flex items-center space-x-5 ml-auto"><div><div class="cursor-pointer flex items-center nested-menu"><span class="ltr:mr-1 rtl:ml-1"><span class="relative block icon"><svg viewBox="0 0 640 512"><path fill="currentcolor" d="M0 128C0 92.7 28.7 64 64 64H256h48 16H576c35.3.0 64 28.7 64 64V384c0 35.3-28.7 64-64 64H320 304 256 64c-35.3.0-64-28.7-64-64V128zm320 0V384H576V128H320zM178.3 175.9c-3.2-7.2-10.4-11.9-18.3-11.9s-15.1 4.7-18.3 11.9l-64 144c-4.5 10.1.1 21.9 10.2 26.4s21.9-.1 26.4-10.2l8.9-20.1h73.6l8.9 20.1c4.5 10.1 16.3 14.6 26.4 10.2s14.6-16.3 10.2-26.4l-64-144zM160 233.2 179 276H141l19-42.8zM448 164c11 0 20 9 20 20v4h44 16c11 0 20 9 20 20s-9 20-20 20h-2l-1.6 4.5c-8.9 24.4-22.4 46.6-39.6 65.4.9.6 1.8 1.1 2.7 1.6l18.9 11.3c9.5 5.7 12.5 18 6.9 27.4s-18 12.5-27.4 6.9L467 333.8c-4.5-2.7-8.8-5.5-13.1-8.5-10.6 7.5-21.9 14-34 19.4l-3.6 1.6c-10.1 4.5-21.9-.1-26.4-10.2s.1-21.9 10.2-26.4l3.6-1.6c6.4-2.9 12.6-6.1 18.5-9.8L410 286.1c-7.8-7.8-7.8-20.5.0-28.3s20.5-7.8 28.3.0l14.6 14.6.5.5c12.4-13.1 22.5-28.3 29.8-45H448 376c-11 0-20-9-20-20s9-20 20-20h52v-4c0-11 9-20 20-20z"/></svg></span></span><div class="text-sm font-medium text-gray-500 hover:text-primary-600 dark:hover:text-primary-400" title="ESP-IDF Adv. - Assign.  4.3">EN</div></div><div class="absolute menuhide"><div class="pt-2 p-5 mt-2 rounded-xl backdrop-blur shadow-2xl"><div class="flex flex-col space-y-3"><a href=../../../it/workshops/esp-idf-advanced/assignment-4-3/ class="flex items-center"><p class="text-sm font-sm text-gray-500 hover:text-primary-600 dark:hover:text-primary-400" title="ESP-IDF Avanzato - Esercizio 4.3">IT</p></a><a href=../../../workshops/esp-idf-advanced/assignment-4-3/ class="flex items-center"><p class="text-sm font-sm text-gray-500 hover:text-primary-600 dark:hover:text-primary-400" title="ESP-IDF Adv. - Assign.  4.3">EN</p></a></div></div></div></div><button id=search-button-mobile aria-label=Search class="text-base hover:text-primary-600 dark:hover:text-primary-400" title>
<span class="relative block icon"><svg aria-hidden="true" focusable="false" data-prefix="fas" data-icon="search" class="svg-inline--fa fa-search fa-w-16" role="img" viewBox="0 0 512 512"><path fill="currentcolor" d="M505 442.7 405.3 343c-4.5-4.5-10.6-7-17-7H372c27.6-35.3 44-79.7 44-128C416 93.1 322.9.0 208 0S0 93.1.0 208s93.1 208 208 208c48.3.0 92.7-16.4 128-44v16.3c0 6.4 2.5 12.5 7 17l99.7 99.7c9.4 9.4 24.6 9.4 33.9.0l28.3-28.3c9.4-9.4 9.4-24.6.1-34zM208 336c-70.7.0-128-57.2-128-128 0-70.7 57.2-128 128-128 70.7.0 128 57.2 128 128 0 70.7-57.2 128-128 128z"/></svg>
</span></button>
<label id=menu-button class=block><div class="cursor-pointer hover:text-primary-600 dark:hover:text-primary-400"><span class="relative block icon"><svg viewBox="0 0 448 512"><path fill="currentcolor" d="M0 96C0 78.33 14.33 64 32 64H416c17.7.0 32 14.33 32 32 0 17.7-14.3 32-32 32H32C14.33 128 0 113.7.0 96zM0 256c0-17.7 14.33-32 32-32H416c17.7.0 32 14.3 32 32s-14.3 32-32 32H32c-17.67.0-32-14.3-32-32zM416 448H32c-17.67.0-32-14.3-32-32s14.33-32 32-32H416c17.7.0 32 14.3 32 32s-14.3 32-32 32z"/></svg></span></div><div id=menu-wrapper style=padding-top:5px class="fixed inset-0 z-30 invisible w-screen h-screen m-0 overflow-auto transition-opacity opacity-0 cursor-default bg-neutral-100/50 backdrop-blur-sm dark:bg-neutral-900/50"><ul class="flex space-y-2 mt-3 flex-col items-end w-full px-6 py-6 mx-auto overflow-visible list-none ltr:text-right rtl:text-left max-w-7xl menu-ul"><li id=menu-close-button><span class="cursor-pointer inline-block align-text-bottom hover:text-primary-600 dark:hover:text-primary-400 menu-close"><span class="relative block icon"><svg viewBox="0 0 320 512"><path fill="currentcolor" d="M310.6 361.4c12.5 12.5 12.5 32.75.0 45.25C304.4 412.9 296.2 416 288 416s-16.38-3.125-22.62-9.375L160 301.3 54.63 406.6C48.38 412.9 40.19 416 32 416S15.63 412.9 9.375 406.6c-12.5-12.5-12.5-32.75.0-45.25l105.4-105.4L9.375 150.6c-12.5-12.5-12.5-32.75.0-45.25s32.75-12.5 45.25.0L160 210.8l105.4-105.4c12.5-12.5 32.75-12.5 45.25.0s12.5 32.75.0 45.25l-105.4 105.4L310.6 361.4z"/></svg></span></span></li><li class=mt-1><a href=../../../workshops/ class="flex items-center text-gray-500 hover:text-primary-600 dark:hover:text-primary-400"><p class="text-bg font-bg" title=Workshops>Workshops</p></a></li><li class=mt-1><a href class="flex items-center text-gray-500 hover:text-primary-600 dark:hover:text-primary-400"><p class="text-bg font-bg" title>Quick Links</p><span><span class="relative block icon"><svg viewBox="0 0 20 20" fill="currentcolor" aria-hidden="true"><path fill-rule="evenodd" d="M5.23 7.21a.75.75.0 011.06.02L10 11.168l3.71-3.938a.75.75.0 111.08 1.04l-4.25 4.5a.75.75.0 01-1.08.0l-4.25-4.5a.75.75.0 01.02-1.06z" clip-rule="evenodd"/></svg></span></span></a></li><li class=mt-1><a href=https://espressif.com target=_blank class="flex items-center text-gray-500 hover:text-primary-600 dark:hover:text-primary-400"><p class="text-sm font-small" title>Espressif Site</p></a></li><li class=mt-1><a href=https://documentation.espressif.com/en/home target=_blank class="flex items-center text-gray-500 hover:text-primary-600 dark:hover:text-primary-400"><p class="text-sm font-small" title>Documents</p></a></li><li class=mt-1><a href=https://components.espressif.com/ target=_blank class="flex items-center text-gray-500 hover:text-primary-600 dark:hover:text-primary-400"><p class="text-sm font-small" title>Component Registry</p></a></li><li class=mt-1><a href=https://devcon.espressif.com/ target=_blank class="flex items-center text-gray-500 hover:text-primary-600 dark:hover:text-primary-400"><p class="text-sm font-small" title>DevCon</p></a></li><li class=mt-1><a href=https://esp32.com target=_blank class="flex items-center text-gray-500 hover:text-primary-600 dark:hover:text-primary-400"><p class="text-sm font-small" title>ESP32 Forum</p></a></li><li class=mt-1><a href=https://products.espressif.com/ target=_blank class="flex items-center text-gray-500 hover:text-primary-600 dark:hover:text-primary-400"><p class="text-sm font-small" title>Product Selector</p></a></li><li class=mt-1><a href=https://www.reddit.com/r/esp32/ target=_blank class="flex items-center text-gray-500 hover:text-primary-600 dark:hover:text-primary-400"><p class="text-sm font-small" title>Reddit</p></a></li><li class=mb-2></li></ul></div></label></div></div></div><script>(function(){var e=$(".main-menu"),t=window.location.pathname;e.find('a[href="'+t+'"]').each(function(e,t){$(t).children("p").addClass("active")}),document.querySelectorAll("#menu-wrapper .mt-1").forEach(e=>{e.style.width="7rem",e.style.textAlign="left",e.querySelector("span")!==null&&e.addEventListener("click",function(t){t.preventDefault(),t.stopPropagation();const o=document.querySelector("#menu-wrapper");o.style.display="block",this.classList.contains("menu-show")?this.classList.remove("menu-show"):this.classList.add("menu-show");for(var s=[],n=this.nextSibling;n;){if(n.nodeType===1&&n.classList.contains("mb-2"))break;n.nodeType===1&&n.tagName.toLowerCase()==="li"&&s.push(n),n=n.nextSibling}s.forEach(function(t){t.style.display=e.classList.contains("menu-show")?"block":"none"})}),e.querySelector("a")?.querySelector("p.text-sm")&&(e.style.display="none")}),document.querySelectorAll("#menu-wrapper .mb-2").forEach(e=>{e.style.display="none"})})()</script><link rel=stylesheet href=https://fbez.github.io/workshop-esp-idf/css/styles.css integrity></div></div><div class="relative flex flex-col grow"><main id=main-content class="grow pb-[120px]"><article><header id=single_header class="mt-5 max-w-prose"><h1 class="mt-0 text-4xl font-extrabold text-neutral-900 dark:text-neutral">ESP-IDF Adv. - Assign. 4.3</h1><div class="mt-1 mb-6 text-base text-neutral-500 dark:text-neutral-400 print:hidden"><div class="flex flex-row flex-wrap items-center"><time datetime=2025-08-05T00:00:00+00:00>5 August 2025</time><span class="px-2 text-primary-500">&#183;</span><span title="Reading time">37 mins</span><span class="px-2 text-primary-500">&#183;</span>
<script type=text/javascript src=../../../workshop-esp-idf/js/zen-mode.min.2a0a1375509c03daf41c53a9831aa2d560895b7a2528c3eb3b56e7b11a135c7529e49727162a053b6193be8340270a8342f42c69f3d7e262ae54bc248eaac8f5.js integrity="sha512-KgoTdVCcA9r0HFOpgxqi1WCJW3olKMPrO1bnsRoTXHUp5JcnFioFO2GTvoNAJwqDQvQsafPX4mKuVLwkjqrI9Q=="></script><span class=mb-[2px]><span id=zen-mode-button class="text-lg hover:text-primary-500" title="Enable zen mode" data-title-i18n-disable="Enable zen mode" data-title-i18n-enable="Disable zen mode"><span class="inline-block align-text-bottom"><span class="relative block icon"><svg viewBox="0 0 50 50" width="50" height="50"><path fill="currentcolor" d="M12.980469 4C9.1204688 4 5.9804688 7.14 5.9804688 11L6 26H9.9804688V11c0-1.65 1.3400002-3 3.0000002-3H40.019531c1.66.0 3 1.35 3 3V39c0 1.65-1.34 3-3 3H29c0 1.54-.579062 2.94-1.539062 4H40.019531c3.86.0 7-3.14 7-7V11c0-3.86-3.14-7-7-7H12.980469zM7 28c-2.206.0-4 1.794-4 4V42c0 2.206 1.794 4 4 4H23c2.206.0 4-1.794 4-4V32c0-2.206-1.794-4-4-4H7zm0 4H23L23.001953 42H7V32z"/></svg></span></span></span></span></div><div class="flex flex-row flex-wrap items-center"></div></div></header><section class="flex flex-col max-w-full mt-0 prose dark:prose-invert lg:flex-row"><div class="order-first lg:ml-auto px-0 lg:order-last ltr:lg:pl-8 rtl:lg:pr-8"><div class="toc ltr:pl-5 rtl:pr-5 print:hidden lg:sticky lg:top-[140px]"><details open class="toc-right mt-0 overflow-hidden rounded-lg ltr:-ml-5 ltr:pl-5 rtl:-mr-5 rtl:pr-5 hidden lg:block"><summary class="block py-1 text-lg font-semibold cursor-pointer bg-neutral-100 text-neutral-800 ltr:-ml-5 ltr:pl-5 rtl:-mr-5 rtl:pr-5 dark:bg-neutral-700 dark:text-neutral-100 lg:hidden">Table of Contents</summary><div class="min-w-[220px] py-2 border-dotted border-neutral-300 ltr:-ml-5 ltr:border-l ltr:pl-5 rtl:-mr-5 rtl:border-r rtl:pr-5 dark:border-neutral-600"><nav id=TableOfContents><ul><li><a href=#assignment-steps>Assignment steps</a><ul><li><a href=#check-your-device-encryption-status>Check your device encryption status</a></li><li><a href=#enable-encryption>Enable encryption</a></li><li><a href=#set-partition-table>Set partition table</a></li><li><a href=#check-the-device-encryption-status>Check the device encryption status</a></li></ul></li><li><a href=#conclusion>Conclusion</a></li></ul></nav></div></details><details class="toc-inside mt-0 overflow-hidden rounded-lg ltr:-ml-5 ltr:pl-5 rtl:-mr-5 rtl:pr-5 lg:hidden"><summary class="py-1 text-lg font-semibold cursor-pointer bg-neutral-100 text-neutral-800 ltr:-ml-5 ltr:pl-5 rtl:-mr-5 rtl:pr-5 dark:bg-neutral-700 dark:text-neutral-100 lg:hidden">Table of Contents</summary><div class="py-2 border-dotted border-neutral-300 ltr:-ml-5 ltr:border-l ltr:pl-5 rtl:-mr-5 rtl:border-r rtl:pr-5 dark:border-neutral-600"><nav id=TableOfContents><ul><li><a href=#assignment-steps>Assignment steps</a><ul><li><a href=#check-your-device-encryption-status>Check your device encryption status</a></li><li><a href=#enable-encryption>Enable encryption</a></li><li><a href=#set-partition-table>Set partition table</a></li><li><a href=#check-the-device-encryption-status>Check the device encryption status</a></li></ul></li><li><a href=#conclusion>Conclusion</a></li></ul></nav></div></details><script>(function(){var t,e=$("#TableOfContents");if(e.length>0){t=$(window);function n(){var s,o=t.scrollTop(),i=$(".anchor"),n="";if(i.each(function(e,t){t=$(t),t.offset().top-$(window).height()/3<=o&&(n=t.attr("id"))}),s=e.find("a.active"),s.length==1&&s.eq(0).attr("href")=="#"+n)return!0;s.each(function(e,t){$(t).removeClass("active")}),e.find('a[href="#'+n+'"]').addClass("active"),e.find('a[href="#'+n+'"]').parentsUntil("#TableOfContents").each(function(e,t){$(t).children("a").parents("ul").show()})}t.on("scroll",n),$(document).ready(function(){n()})}})()</script></div></div><div class="min-w-0 min-h-0 max-w-fit"><div class="article-content max-w-prose mb-20"><p>In this assignment, we will enable flash encryption.</p><div class="flex px-4 py-3 rounded-md" style=background-color:#edcea3><span class="ltr:pr-3 rtl:pl-3 flex items-center" style=color:#df8e1d><span class="relative block icon"><svg viewBox="0 0 512 512"><path fill="currentcolor" d="M506.3 417 293 53c-16.33-28-57.54-28-73.98.0l-213.2 364C-10.59 444.9 9.849 480 42.74 480h426.6c32.76.0 53.26-35 36.96-63zM232 168c0-13.25 10.75-24 24-24s24 10.8 24 24v128c0 13.25-10.75 24-23.1 24S232 309.3 232 296V168zm24 248c-17.36.0-31.44-14.08-31.44-31.44s14.07-31.44 31.44-31.44 31.44 14.08 31.44 31.44C287.4 401.9 273.4 416 256 416z"/></svg>
</span></span><span class=dark:text-neutral-300>Enabling flash encryption (and secure bootloader) is an irreversible operation. Double check before doing any step.</span></div><h2 class="relative group">Assignment steps<div id=assignment-steps class=anchor></div><span class="absolute top-0 w-6 transition-opacity opacity-0 ltr:-left-6 rtl:-right-6 not-prose group-hover:opacity-100"><a class="group-hover:text-primary-300 dark:group-hover:text-neutral-700" style=text-decoration-line:none!important href=#assignment-steps aria-label=Anchor>#</a></span></h2><p>In this assignment, we will:</p><ol><li>Check your device encryption status</li><li>Enable flash encryption (development mode)</li><li>Set partition table</li><li>Check the encryption status again</li></ol><h3 class="relative group">Check your device encryption status<div id=check-your-device-encryption-status class=anchor></div><span class="absolute top-0 w-6 transition-opacity opacity-0 ltr:-left-6 rtl:-right-6 not-prose group-hover:opacity-100"><a class="group-hover:text-primary-300 dark:group-hover:text-neutral-700" style=text-decoration-line:none!important href=#check-your-device-encryption-status aria-label=Anchor>#</a></span></h3><ul><li>Open an ESP-IDF terminal : <code>> ESP-IDF: Open ESP-IDF Terminal</code></li><li>Inside the terminal, run <code>idf.py efuse-summary</code></li></ul><p>Now check the relevant eFuses listed in the table below. They must all be at their default zero state.</p><table><thead><tr><th><strong>eFuse</strong></th><th><strong>Description</strong></th></tr></thead><tbody><tr><td><code>BLOCK_KEYN</code></td><td>AES key storage. N is between 0 and 5.</td></tr><tr><td><code>KEY_PURPOSE_N</code></td><td>Control the purpose of eFuse block <code>BLOCK_KEYN</code>, where N is between 0 and 5.</td></tr><tr><td><code>DIS_DOWNLOAD_MANUAL_ENCRYPT</code></td><td>Disables flash encryption when in download boot modes.</td></tr><tr><td><code>SPI_BOOT_CRYPT_CNT</code></td><td>Enables encryption and decryption when an SPI boot mode is set. Feature is enabled if 1 or 3 bits are set in the eFuse.</td></tr></tbody></table><details><summary>Show the eFuse blocks</summary><div class=highlight><pre tabindex=0 class=chroma><code class=language-bash data-lang=bash><span class=line><span class=cl>EFUSE_NAME <span class=o>(</span>Block<span class=o>)</span> <span class=nv>Description</span>  <span class=o>=</span> <span class=o>[</span>Meaningful Value<span class=o>]</span> <span class=o>[</span>Readable/Writeable<span class=o>]</span> <span class=o>(</span>Hex Value<span class=o>)</span>
</span></span><span class=line><span class=cl>----------------------------------------------------------------------------------------
</span></span><span class=line><span class=cl>Calibration fuses:
</span></span><span class=line><span class=cl>K_RTC_LDO <span class=o>(</span>BLOCK1<span class=o>)</span>                                 BLOCK1 <span class=nv>K_RTC_LDO</span>                                   <span class=o>=</span> <span class=m>96</span> R/W <span class=o>(</span>0b0011000<span class=o>)</span>
</span></span><span class=line><span class=cl>K_DIG_LDO <span class=o>(</span>BLOCK1<span class=o>)</span>                                 BLOCK1 <span class=nv>K_DIG_LDO</span>                                   <span class=o>=</span> <span class=m>20</span> R/W <span class=o>(</span>0b0000101<span class=o>)</span>
</span></span><span class=line><span class=cl>V_RTC_DBIAS20 <span class=o>(</span>BLOCK1<span class=o>)</span>                             BLOCK1 voltage of rtc <span class=nv>dbias20</span>                      <span class=o>=</span> <span class=m>172</span> R/W <span class=o>(</span>0x2b<span class=o>)</span>
</span></span><span class=line><span class=cl>V_DIG_DBIAS20 <span class=o>(</span>BLOCK1<span class=o>)</span>                             BLOCK1 voltage of digital <span class=nv>dbias20</span>                  <span class=o>=</span> <span class=m>32</span> R/W <span class=o>(</span>0x08<span class=o>)</span>
</span></span><span class=line><span class=cl>DIG_DBIAS_HVT <span class=o>(</span>BLOCK1<span class=o>)</span>                             BLOCK1 digital dbias when <span class=nv>hvt</span>                      <span class=o>=</span> -12 R/W <span class=o>(</span>0b10011<span class=o>)</span>
</span></span><span class=line><span class=cl>THRES_HVT <span class=o>(</span>BLOCK1<span class=o>)</span>                                 BLOCK1 pvt threshold when <span class=nv>hvt</span>                      <span class=o>=</span> <span class=m>1600</span> R/W <span class=o>(</span>0b0110010000<span class=o>)</span>
</span></span><span class=line><span class=cl>TEMP_CALIB <span class=o>(</span>BLOCK2<span class=o>)</span>                                Temperature calibration <span class=nv>data</span>                       <span class=o>=</span> -9.0 R/W <span class=o>(</span>0b101011010<span class=o>)</span>
</span></span><span class=line><span class=cl>OCODE <span class=o>(</span>BLOCK2<span class=o>)</span>                                     ADC <span class=nv>OCode</span>                                          <span class=o>=</span> <span class=m>96</span> R/W <span class=o>(</span>0x60<span class=o>)</span>
</span></span><span class=line><span class=cl>ADC1_INIT_CODE_ATTEN0 <span class=o>(</span>BLOCK2<span class=o>)</span>                     ADC1 init code at <span class=nv>atten0</span>                           <span class=o>=</span> <span class=m>1736</span> R/W <span class=o>(</span>0b0110110010<span class=o>)</span>
</span></span><span class=line><span class=cl>ADC1_INIT_CODE_ATTEN1 <span class=o>(</span>BLOCK2<span class=o>)</span>                     ADC1 init code at <span class=nv>atten1</span>                           <span class=o>=</span> -272 R/W <span class=o>(</span>0b1001000100<span class=o>)</span>
</span></span><span class=line><span class=cl>ADC1_INIT_CODE_ATTEN2 <span class=o>(</span>BLOCK2<span class=o>)</span>                     ADC1 init code at <span class=nv>atten2</span>                           <span class=o>=</span> -368 R/W <span class=o>(</span>0b1001011100<span class=o>)</span>
</span></span><span class=line><span class=cl>ADC1_INIT_CODE_ATTEN3 <span class=o>(</span>BLOCK2<span class=o>)</span>                     ADC1 init code at <span class=nv>atten3</span>                           <span class=o>=</span> -824 R/W <span class=o>(</span>0b1011001110<span class=o>)</span>
</span></span><span class=line><span class=cl>ADC1_CAL_VOL_ATTEN0 <span class=o>(</span>BLOCK2<span class=o>)</span>                       ADC1 calibration voltage at <span class=nv>atten0</span>                 <span class=o>=</span> -204 R/W <span class=o>(</span>0b1000110011<span class=o>)</span>
</span></span><span class=line><span class=cl>ADC1_CAL_VOL_ATTEN1 <span class=o>(</span>BLOCK2<span class=o>)</span>                       ADC1 calibration voltage at <span class=nv>atten1</span>                 <span class=o>=</span> -4 R/W <span class=o>(</span>0b1000000001<span class=o>)</span>
</span></span><span class=line><span class=cl>ADC1_CAL_VOL_ATTEN2 <span class=o>(</span>BLOCK2<span class=o>)</span>                       ADC1 calibration voltage at <span class=nv>atten2</span>                 <span class=o>=</span> -160 R/W <span class=o>(</span>0b1000101000<span class=o>)</span>
</span></span><span class=line><span class=cl>ADC1_CAL_VOL_ATTEN3 <span class=o>(</span>BLOCK2<span class=o>)</span>                       ADC1 calibration voltage at <span class=nv>atten3</span>                 <span class=o>=</span> -332 R/W <span class=o>(</span>0b1001010011<span class=o>)</span>
</span></span><span class=line><span class=cl>
</span></span><span class=line><span class=cl>Config fuses:
</span></span><span class=line><span class=cl>WR_DIS <span class=o>(</span>BLOCK0<span class=o>)</span>                                    Disable programming of individual <span class=nv>eFuses</span>           <span class=o>=</span> <span class=m>0</span> R/W <span class=o>(</span>0x00000000<span class=o>)</span>
</span></span><span class=line><span class=cl>RD_DIS <span class=o>(</span>BLOCK0<span class=o>)</span>                                    Disable reading from BlOCK4-10                     <span class=o>=</span> <span class=m>0</span> R/W <span class=o>(</span>0b0000000<span class=o>)</span>
</span></span><span class=line><span class=cl>DIS_ICACHE <span class=o>(</span>BLOCK0<span class=o>)</span>                                Set this bit to disable <span class=nv>Icache</span>                     <span class=o>=</span> False R/W <span class=o>(</span>0b0<span class=o>)</span>
</span></span><span class=line><span class=cl>DIS_TWAI <span class=o>(</span>BLOCK0<span class=o>)</span>                                  Set this bit to disable CAN <span class=k>function</span>               <span class=o>=</span> False R/W <span class=o>(</span>0b0<span class=o>)</span>
</span></span><span class=line><span class=cl>DIS_DIRECT_BOOT <span class=o>(</span>BLOCK0<span class=o>)</span>                           Disable direct boot <span class=nv>mode</span>                           <span class=o>=</span> False R/W <span class=o>(</span>0b0<span class=o>)</span>
</span></span><span class=line><span class=cl>UART_PRINT_CONTROL <span class=o>(</span>BLOCK0<span class=o>)</span>                        Set the default UARTboot message output <span class=nv>mode</span>
</span></span><span class=line><span class=cl>   <span class=o>=</span> Enable when GPIO8 is high at reset R/W <span class=o>(</span>0b10<span class=o>)</span>
</span></span><span class=line><span class=cl>ERR_RST_ENABLE <span class=o>(</span>BLOCK0<span class=o>)</span>                            Use BLOCK0 to check error record <span class=nv>registers</span>         <span class=o>=</span> without check R/W <span class=o>(</span>0b0<span class=o>)</span>
</span></span><span class=line><span class=cl>BLOCK_USR_DATA <span class=o>(</span>BLOCK3<span class=o>)</span>                            User <span class=nv>data</span>
</span></span><span class=line><span class=cl>   <span class=o>=</span> <span class=m>00</span> <span class=m>00</span> <span class=m>00</span> <span class=m>00</span> <span class=m>00</span> <span class=m>00</span> <span class=m>00</span> <span class=m>00</span> <span class=m>00</span> <span class=m>00</span> <span class=m>00</span> <span class=m>00</span> <span class=m>00</span> <span class=m>00</span> <span class=m>00</span> <span class=m>00</span> <span class=m>00</span> <span class=m>00</span> <span class=m>00</span> <span class=m>00</span> <span class=m>00</span> <span class=m>00</span> <span class=m>00</span> <span class=m>00</span> <span class=m>00</span> <span class=m>00</span> <span class=m>00</span> <span class=m>00</span> <span class=m>00</span> <span class=m>00</span> <span class=m>00</span> <span class=m>00</span> R/W
</span></span><span class=line><span class=cl>BLOCK_SYS_DATA2 <span class=o>(</span>BLOCK10<span class=o>)</span>                          System data part <span class=m>2</span> <span class=o>(</span>reserved<span class=o>)</span>
</span></span><span class=line><span class=cl>   <span class=o>=</span> <span class=m>00</span> <span class=m>00</span> <span class=m>00</span> <span class=m>00</span> <span class=m>00</span> <span class=m>00</span> <span class=m>00</span> <span class=m>00</span> <span class=m>00</span> <span class=m>00</span> <span class=m>00</span> <span class=m>00</span> <span class=m>00</span> <span class=m>00</span> <span class=m>00</span> <span class=m>00</span> <span class=m>00</span> <span class=m>00</span> <span class=m>00</span> <span class=m>00</span> <span class=m>00</span> <span class=m>00</span> <span class=m>00</span> <span class=m>00</span> <span class=m>00</span> <span class=m>00</span> <span class=m>00</span> <span class=m>00</span> <span class=m>00</span> <span class=m>00</span> <span class=m>00</span> <span class=m>00</span> R/W
</span></span><span class=line><span class=cl>
</span></span><span class=line><span class=cl>Flash fuses:
</span></span><span class=line><span class=cl>FLASH_TPUW <span class=o>(</span>BLOCK0<span class=o>)</span>                                Configures flash waiting <span class=nb>time</span> after power-up<span class=p>;</span> in <span class=nv>u</span> <span class=o>=</span> <span class=m>0</span> R/W <span class=o>(</span>0x0<span class=o>)</span>
</span></span><span class=line><span class=cl>                                                   nit of ms. If the value is less than 15<span class=p>;</span> the waiti
</span></span><span class=line><span class=cl>                                                   ng <span class=nb>time</span> is the configurable value<span class=p>;</span> Otherwise<span class=p>;</span> the
</span></span><span class=line><span class=cl>                                                   waiting <span class=nb>time</span> is twice the configurable value
</span></span><span class=line><span class=cl>FORCE_SEND_RESUME <span class=o>(</span>BLOCK0<span class=o>)</span>                         Set this bit to force ROM code to send a resume <span class=nv>co</span> <span class=o>=</span> False R/W <span class=o>(</span>0b0<span class=o>)</span>
</span></span><span class=line><span class=cl>                                                   mmand during SPI boot
</span></span><span class=line><span class=cl>FLASH_CAP <span class=o>(</span>BLOCK1<span class=o>)</span>                                 Flash <span class=nv>capacity</span>                                     <span class=o>=</span> 4M R/W <span class=o>(</span>0b001<span class=o>)</span>
</span></span><span class=line><span class=cl>FLASH_TEMP <span class=o>(</span>BLOCK1<span class=o>)</span>                                Flash <span class=nv>temperature</span>                                  <span class=o>=</span> 105C R/W <span class=o>(</span>0b01<span class=o>)</span>
</span></span><span class=line><span class=cl>FLASH_VENDOR <span class=o>(</span>BLOCK1<span class=o>)</span>                              Flash <span class=nv>vendor</span>                                       <span class=o>=</span> XMC R/W <span class=o>(</span>0b001<span class=o>)</span>
</span></span><span class=line><span class=cl>
</span></span><span class=line><span class=cl>Identity fuses:
</span></span><span class=line><span class=cl>DISABLE_WAFER_VERSION_MAJOR <span class=o>(</span>BLOCK0<span class=o>)</span>               Disables check of wafer version <span class=nv>major</span>              <span class=o>=</span> False R/W <span class=o>(</span>0b0<span class=o>)</span>
</span></span><span class=line><span class=cl>DISABLE_BLK_VERSION_MAJOR <span class=o>(</span>BLOCK0<span class=o>)</span>                 Disables check of blk version <span class=nv>major</span>                <span class=o>=</span> False R/W <span class=o>(</span>0b0<span class=o>)</span>
</span></span><span class=line><span class=cl>WAFER_VERSION_MINOR_LO <span class=o>(</span>BLOCK1<span class=o>)</span>                    WAFER_VERSION_MINOR least significant <span class=nv>bits</span>         <span class=o>=</span> <span class=m>3</span> R/W <span class=o>(</span>0b011<span class=o>)</span>
</span></span><span class=line><span class=cl>PKG_VERSION <span class=o>(</span>BLOCK1<span class=o>)</span>                               Package <span class=nv>version</span>                                    <span class=o>=</span> <span class=m>0</span> R/W <span class=o>(</span>0b000<span class=o>)</span>
</span></span><span class=line><span class=cl>BLK_VERSION_MINOR <span class=o>(</span>BLOCK1<span class=o>)</span>                         <span class=nv>BLK_VERSION_MINOR</span>                                  <span class=o>=</span> <span class=m>1</span> R/W <span class=o>(</span>0b001<span class=o>)</span>
</span></span><span class=line><span class=cl>WAFER_VERSION_MINOR_HI <span class=o>(</span>BLOCK1<span class=o>)</span>                    WAFER_VERSION_MINOR most significant <span class=nv>bit</span>           <span class=o>=</span> False R/W <span class=o>(</span>0b0<span class=o>)</span>
</span></span><span class=line><span class=cl>WAFER_VERSION_MAJOR <span class=o>(</span>BLOCK1<span class=o>)</span>                       <span class=nv>WAFER_VERSION_MAJOR</span>                                <span class=o>=</span> <span class=m>0</span> R/W <span class=o>(</span>0b00<span class=o>)</span>
</span></span><span class=line><span class=cl>OPTIONAL_UNIQUE_ID <span class=o>(</span>BLOCK2<span class=o>)</span>                        Optional unique 128-bit <span class=nv>ID</span>
</span></span><span class=line><span class=cl>   <span class=o>=</span> 7c c7 9b 3a 4c 1f e1 be <span class=m>56</span> <span class=m>79</span> <span class=m>19</span> <span class=m>20</span> 4f ff <span class=nb>cd</span> 0e R/W
</span></span><span class=line><span class=cl>BLK_VERSION_MAJOR <span class=o>(</span>BLOCK2<span class=o>)</span>                         BLK_VERSION_MAJOR of <span class=nv>BLOCK2</span>                        <span class=o>=</span> With calibration R/W <span class=o>(</span>0b01<span class=o>)</span>
</span></span><span class=line><span class=cl>WAFER_VERSION_MINOR <span class=o>(</span>BLOCK0<span class=o>)</span>                       calc WAFER VERSION <span class=nv>MINOR</span> <span class=o>=</span> <span class=nv>WAFER_VERSION_MINOR_HI</span>  <span class=o>=</span> <span class=m>3</span> R/W <span class=o>(</span>0x3<span class=o>)</span>
</span></span><span class=line><span class=cl>                                                   <span class=s>&lt;&lt; 3 + WAFER_VERSION_MINOR_LO (read only)
</span></span></span><span class=line><span class=cl><span class=s>
</span></span></span><span class=line><span class=cl><span class=s>Jtag fuses:
</span></span></span><span class=line><span class=cl><span class=s>SOFT_DIS_JTAG (BLOCK0)                             Set these bits to disable JTAG in the soft way (od = 0 R/W (0b000)
</span></span></span><span class=line><span class=cl><span class=s>                                                   d number 1 means disable ). JTAG can be enabled in
</span></span></span><span class=line><span class=cl><span class=s>                                                    HMAC module
</span></span></span><span class=line><span class=cl><span class=s>DIS_PAD_JTAG (BLOCK0)                              Set this bit to disable JTAG in the hard way. JTAG = False R/W (0b0)
</span></span></span><span class=line><span class=cl><span class=s>                                                    is disabled permanently
</span></span></span><span class=line><span class=cl><span class=s>
</span></span></span><span class=line><span class=cl><span class=s>Mac fuses:
</span></span></span><span class=line><span class=cl><span class=s>MAC (BLOCK1)                                       MAC address
</span></span></span><span class=line><span class=cl><span class=s>   = 84:f7:03</span>:42:8c:a8 <span class=o>(</span>OK<span class=o>)</span> R/W
</span></span><span class=line><span class=cl>CUSTOM_MAC <span class=o>(</span>BLOCK3<span class=o>)</span>                                Custom MAC <span class=nv>address</span>
</span></span><span class=line><span class=cl>   <span class=o>=</span> 00:00:00:00:00:00 <span class=o>(</span>OK<span class=o>)</span> R/W
</span></span><span class=line><span class=cl>
</span></span><span class=line><span class=cl>Security fuses:
</span></span><span class=line><span class=cl>DIS_DOWNLOAD_ICACHE <span class=o>(</span>BLOCK0<span class=o>)</span>                       Set this bit to disable Icache in download mode <span class=o>(</span><span class=nv>b</span> <span class=o>=</span> False R/W <span class=o>(</span>0b0<span class=o>)</span>
</span></span><span class=line><span class=cl>                                                   oot_mode<span class=o>[</span>3:0<span class=o>]</span> is 0<span class=p>;</span> 1<span class=p>;</span> 2<span class=p>;</span> 3<span class=p>;</span> 6<span class=p>;</span> 7<span class=o>)</span>
</span></span><span class=line><span class=cl>DIS_FORCE_DOWNLOAD <span class=o>(</span>BLOCK0<span class=o>)</span>                        Set this bit to disable the <span class=k>function</span> that forces <span class=nv>c</span> <span class=o>=</span> False R/W <span class=o>(</span>0b0<span class=o>)</span>
</span></span><span class=line><span class=cl>                                                   hip into download mode
</span></span><span class=line><span class=cl>DIS_DOWNLOAD_MANUAL_ENCRYPT <span class=o>(</span>BLOCK0<span class=o>)</span>               Set this bit to disable flash encryption when in <span class=nv>d</span> <span class=o>=</span> False R/W <span class=o>(</span>0b0<span class=o>)</span>
</span></span><span class=line><span class=cl>                                                   ownload boot modes
</span></span><span class=line><span class=cl>SPI_BOOT_CRYPT_CNT <span class=o>(</span>BLOCK0<span class=o>)</span>                        Enables flash encryption when <span class=m>1</span> or <span class=m>3</span> bits are <span class=nb>set</span>  <span class=o>=</span> Disable R/W <span class=o>(</span>0b000<span class=o>)</span>
</span></span><span class=line><span class=cl>                                                   and disables otherwise
</span></span><span class=line><span class=cl>SECURE_BOOT_KEY_REVOKE0 <span class=o>(</span>BLOCK0<span class=o>)</span>                   Revoke 1st secure boot <span class=nv>key</span>                         <span class=o>=</span> False R/W <span class=o>(</span>0b0<span class=o>)</span>
</span></span><span class=line><span class=cl>SECURE_BOOT_KEY_REVOKE1 <span class=o>(</span>BLOCK0<span class=o>)</span>                   Revoke 2nd secure boot <span class=nv>key</span>                         <span class=o>=</span> False R/W <span class=o>(</span>0b0<span class=o>)</span>
</span></span><span class=line><span class=cl>SECURE_BOOT_KEY_REVOKE2 <span class=o>(</span>BLOCK0<span class=o>)</span>                   Revoke 3rd secure boot <span class=nv>key</span>                         <span class=o>=</span> False R/W <span class=o>(</span>0b0<span class=o>)</span>
</span></span><span class=line><span class=cl>KEY_PURPOSE_0 <span class=o>(</span>BLOCK0<span class=o>)</span>                             Purpose of <span class=nv>Key0</span>                                    <span class=o>=</span> USER R/W <span class=o>(</span>0x0<span class=o>)</span>
</span></span><span class=line><span class=cl>KEY_PURPOSE_1 <span class=o>(</span>BLOCK0<span class=o>)</span>                             Purpose of <span class=nv>Key1</span>                                    <span class=o>=</span> USER R/W <span class=o>(</span>0x0<span class=o>)</span>
</span></span><span class=line><span class=cl>KEY_PURPOSE_2 <span class=o>(</span>BLOCK0<span class=o>)</span>                             Purpose of <span class=nv>Key2</span>                                    <span class=o>=</span> USER R/W <span class=o>(</span>0x0<span class=o>)</span>
</span></span><span class=line><span class=cl>KEY_PURPOSE_3 <span class=o>(</span>BLOCK0<span class=o>)</span>                             Purpose of <span class=nv>Key3</span>                                    <span class=o>=</span> USER R/W <span class=o>(</span>0x0<span class=o>)</span>
</span></span><span class=line><span class=cl>KEY_PURPOSE_4 <span class=o>(</span>BLOCK0<span class=o>)</span>                             Purpose of <span class=nv>Key4</span>                                    <span class=o>=</span> USER R/W <span class=o>(</span>0x0<span class=o>)</span>
</span></span><span class=line><span class=cl>KEY_PURPOSE_5 <span class=o>(</span>BLOCK0<span class=o>)</span>                             Purpose of <span class=nv>Key5</span>                                    <span class=o>=</span> USER R/W <span class=o>(</span>0x0<span class=o>)</span>
</span></span><span class=line><span class=cl>SECURE_BOOT_EN <span class=o>(</span>BLOCK0<span class=o>)</span>                            Set this bit to <span class=nb>enable</span> secure <span class=nv>boot</span>                 <span class=o>=</span> False R/W <span class=o>(</span>0b0<span class=o>)</span>
</span></span><span class=line><span class=cl>SECURE_BOOT_AGGRESSIVE_REVOKE <span class=o>(</span>BLOCK0<span class=o>)</span>             Set this bit to <span class=nb>enable</span> revoking aggressive <span class=nv>secure</span>  <span class=o>=</span> False R/W <span class=o>(</span>0b0<span class=o>)</span>
</span></span><span class=line><span class=cl>                                                   boot
</span></span><span class=line><span class=cl>DIS_DOWNLOAD_MODE <span class=o>(</span>BLOCK0<span class=o>)</span>                         Set this bit to disable download mode <span class=o>(</span>boot_mode<span class=o>[</span><span class=nv>3</span> <span class=o>=</span> False R/W <span class=o>(</span>0b0<span class=o>)</span>
</span></span><span class=line><span class=cl>                                                   :0<span class=o>]</span> <span class=o>=</span> 0<span class=p>;</span> 1<span class=p>;</span> 2<span class=p>;</span> 3<span class=p>;</span> 6<span class=p>;</span> 7<span class=o>)</span>
</span></span><span class=line><span class=cl>ENABLE_SECURITY_DOWNLOAD <span class=o>(</span>BLOCK0<span class=o>)</span>                  Set this bit to <span class=nb>enable</span> secure UART download <span class=nv>mode</span>   <span class=o>=</span> False R/W <span class=o>(</span>0b0<span class=o>)</span>
</span></span><span class=line><span class=cl>SECURE_VERSION <span class=o>(</span>BLOCK0<span class=o>)</span>                            Secure version <span class=o>(</span>used by ESP-IDF anti-rollback <span class=nv>feat</span> <span class=o>=</span> <span class=m>0</span> R/W <span class=o>(</span>0x0000<span class=o>)</span>
</span></span><span class=line><span class=cl>                                                   ure<span class=o>)</span>
</span></span><span class=line><span class=cl>BLOCK_KEY0 <span class=o>(</span>BLOCK4<span class=o>)</span>
</span></span><span class=line><span class=cl>  Purpose: USER
</span></span><span class=line><span class=cl>               Key0 or user <span class=nv>data</span>
</span></span><span class=line><span class=cl>   <span class=o>=</span> <span class=m>00</span> <span class=m>00</span> <span class=m>00</span> <span class=m>00</span> <span class=m>00</span> <span class=m>00</span> <span class=m>00</span> <span class=m>00</span> <span class=m>00</span> <span class=m>00</span> <span class=m>00</span> <span class=m>00</span> <span class=m>00</span> <span class=m>00</span> <span class=m>00</span> <span class=m>00</span> <span class=m>00</span> <span class=m>00</span> <span class=m>00</span> <span class=m>00</span> <span class=m>00</span> <span class=m>00</span> <span class=m>00</span> <span class=m>00</span> <span class=m>00</span> <span class=m>00</span> <span class=m>00</span> <span class=m>00</span> <span class=m>00</span> <span class=m>00</span> <span class=m>00</span> <span class=m>00</span> R/W
</span></span><span class=line><span class=cl>BLOCK_KEY1 <span class=o>(</span>BLOCK5<span class=o>)</span>
</span></span><span class=line><span class=cl>  Purpose: USER
</span></span><span class=line><span class=cl>               Key1 or user <span class=nv>data</span>
</span></span><span class=line><span class=cl>   <span class=o>=</span> <span class=m>00</span> <span class=m>00</span> <span class=m>00</span> <span class=m>00</span> <span class=m>00</span> <span class=m>00</span> <span class=m>00</span> <span class=m>00</span> <span class=m>00</span> <span class=m>00</span> <span class=m>00</span> <span class=m>00</span> <span class=m>00</span> <span class=m>00</span> <span class=m>00</span> <span class=m>00</span> <span class=m>00</span> <span class=m>00</span> <span class=m>00</span> <span class=m>00</span> <span class=m>00</span> <span class=m>00</span> <span class=m>00</span> <span class=m>00</span> <span class=m>00</span> <span class=m>00</span> <span class=m>00</span> <span class=m>00</span> <span class=m>00</span> <span class=m>00</span> <span class=m>00</span> <span class=m>00</span> R/W
</span></span><span class=line><span class=cl>BLOCK_KEY2 <span class=o>(</span>BLOCK6<span class=o>)</span>
</span></span><span class=line><span class=cl>  Purpose: USER
</span></span><span class=line><span class=cl>               Key2 or user <span class=nv>data</span>
</span></span><span class=line><span class=cl>   <span class=o>=</span> <span class=m>00</span> <span class=m>00</span> <span class=m>00</span> <span class=m>00</span> <span class=m>00</span> <span class=m>00</span> <span class=m>00</span> <span class=m>00</span> <span class=m>00</span> <span class=m>00</span> <span class=m>00</span> <span class=m>00</span> <span class=m>00</span> <span class=m>00</span> <span class=m>00</span> <span class=m>00</span> <span class=m>00</span> <span class=m>00</span> <span class=m>00</span> <span class=m>00</span> <span class=m>00</span> <span class=m>00</span> <span class=m>00</span> <span class=m>00</span> <span class=m>00</span> <span class=m>00</span> <span class=m>00</span> <span class=m>00</span> <span class=m>00</span> <span class=m>00</span> <span class=m>00</span> <span class=m>00</span> R/W
</span></span><span class=line><span class=cl>BLOCK_KEY3 <span class=o>(</span>BLOCK7<span class=o>)</span>
</span></span><span class=line><span class=cl>  Purpose: USER
</span></span><span class=line><span class=cl>               Key3 or user <span class=nv>data</span>
</span></span><span class=line><span class=cl>   <span class=o>=</span> <span class=m>00</span> <span class=m>00</span> <span class=m>00</span> <span class=m>00</span> <span class=m>00</span> <span class=m>00</span> <span class=m>00</span> <span class=m>00</span> <span class=m>00</span> <span class=m>00</span> <span class=m>00</span> <span class=m>00</span> <span class=m>00</span> <span class=m>00</span> <span class=m>00</span> <span class=m>00</span> <span class=m>00</span> <span class=m>00</span> <span class=m>00</span> <span class=m>00</span> <span class=m>00</span> <span class=m>00</span> <span class=m>00</span> <span class=m>00</span> <span class=m>00</span> <span class=m>00</span> <span class=m>00</span> <span class=m>00</span> <span class=m>00</span> <span class=m>00</span> <span class=m>00</span> <span class=m>00</span> R/W
</span></span><span class=line><span class=cl>BLOCK_KEY4 <span class=o>(</span>BLOCK8<span class=o>)</span>
</span></span><span class=line><span class=cl>  Purpose: USER
</span></span><span class=line><span class=cl>               Key4 or user <span class=nv>data</span>
</span></span><span class=line><span class=cl>   <span class=o>=</span> <span class=m>00</span> <span class=m>00</span> <span class=m>00</span> <span class=m>00</span> <span class=m>00</span> <span class=m>00</span> <span class=m>00</span> <span class=m>00</span> <span class=m>00</span> <span class=m>00</span> <span class=m>00</span> <span class=m>00</span> <span class=m>00</span> <span class=m>00</span> <span class=m>00</span> <span class=m>00</span> <span class=m>00</span> <span class=m>00</span> <span class=m>00</span> <span class=m>00</span> <span class=m>00</span> <span class=m>00</span> <span class=m>00</span> <span class=m>00</span> <span class=m>00</span> <span class=m>00</span> <span class=m>00</span> <span class=m>00</span> <span class=m>00</span> <span class=m>00</span> <span class=m>00</span> <span class=m>00</span> R/W
</span></span><span class=line><span class=cl>BLOCK_KEY5 <span class=o>(</span>BLOCK9<span class=o>)</span>
</span></span><span class=line><span class=cl>  Purpose: USER
</span></span><span class=line><span class=cl>               Key5 or user <span class=nv>data</span>
</span></span><span class=line><span class=cl>   <span class=o>=</span> <span class=m>00</span> <span class=m>00</span> <span class=m>00</span> <span class=m>00</span> <span class=m>00</span> <span class=m>00</span> <span class=m>00</span> <span class=m>00</span> <span class=m>00</span> <span class=m>00</span> <span class=m>00</span> <span class=m>00</span> <span class=m>00</span> <span class=m>00</span> <span class=m>00</span> <span class=m>00</span> <span class=m>00</span> <span class=m>00</span> <span class=m>00</span> <span class=m>00</span> <span class=m>00</span> <span class=m>00</span> <span class=m>00</span> <span class=m>00</span> <span class=m>00</span> <span class=m>00</span> <span class=m>00</span> <span class=m>00</span> <span class=m>00</span> <span class=m>00</span> <span class=m>00</span> <span class=m>00</span> R/W
</span></span><span class=line><span class=cl>
</span></span><span class=line><span class=cl>Spi Pad fuses:
</span></span><span class=line><span class=cl>SPI_PAD_CONFIG_CLK <span class=o>(</span>BLOCK1<span class=o>)</span>                        SPI PAD <span class=nv>CLK</span>                                        <span class=o>=</span> <span class=m>0</span> R/W <span class=o>(</span>0b000000<span class=o>)</span>
</span></span><span class=line><span class=cl>SPI_PAD_CONFIG_Q <span class=o>(</span>BLOCK1<span class=o>)</span>                          SPI PAD Q<span class=o>(</span>D1<span class=o>)</span>                                      <span class=o>=</span> <span class=m>0</span> R/W <span class=o>(</span>0b000000<span class=o>)</span>
</span></span><span class=line><span class=cl>SPI_PAD_CONFIG_D <span class=o>(</span>BLOCK1<span class=o>)</span>                          SPI PAD D<span class=o>(</span>D0<span class=o>)</span>                                      <span class=o>=</span> <span class=m>0</span> R/W <span class=o>(</span>0b000000<span class=o>)</span>
</span></span><span class=line><span class=cl>SPI_PAD_CONFIG_CS <span class=o>(</span>BLOCK1<span class=o>)</span>                         SPI PAD <span class=nv>CS</span>                                         <span class=o>=</span> <span class=m>0</span> R/W <span class=o>(</span>0b000000<span class=o>)</span>
</span></span><span class=line><span class=cl>SPI_PAD_CONFIG_HD <span class=o>(</span>BLOCK1<span class=o>)</span>                         SPI PAD HD<span class=o>(</span>D3<span class=o>)</span>                                     <span class=o>=</span> <span class=m>0</span> R/W <span class=o>(</span>0b000000<span class=o>)</span>
</span></span><span class=line><span class=cl>SPI_PAD_CONFIG_WP <span class=o>(</span>BLOCK1<span class=o>)</span>                         SPI PAD WP<span class=o>(</span>D2<span class=o>)</span>                                     <span class=o>=</span> <span class=m>0</span> R/W <span class=o>(</span>0b000000<span class=o>)</span>
</span></span><span class=line><span class=cl>SPI_PAD_CONFIG_DQS <span class=o>(</span>BLOCK1<span class=o>)</span>                        SPI PAD <span class=nv>DQS</span>                                        <span class=o>=</span> <span class=m>0</span> R/W <span class=o>(</span>0b000000<span class=o>)</span>
</span></span><span class=line><span class=cl>SPI_PAD_CONFIG_D4 <span class=o>(</span>BLOCK1<span class=o>)</span>                         SPI PAD <span class=nv>D4</span>                                         <span class=o>=</span> <span class=m>0</span> R/W <span class=o>(</span>0b000000<span class=o>)</span>
</span></span><span class=line><span class=cl>SPI_PAD_CONFIG_D5 <span class=o>(</span>BLOCK1<span class=o>)</span>                         SPI PAD <span class=nv>D5</span>                                         <span class=o>=</span> <span class=m>0</span> R/W <span class=o>(</span>0b000000<span class=o>)</span>
</span></span><span class=line><span class=cl>SPI_PAD_CONFIG_D6 <span class=o>(</span>BLOCK1<span class=o>)</span>                         SPI PAD <span class=nv>D6</span>                                         <span class=o>=</span> <span class=m>0</span> R/W <span class=o>(</span>0b000000<span class=o>)</span>
</span></span><span class=line><span class=cl>SPI_PAD_CONFIG_D7 <span class=o>(</span>BLOCK1<span class=o>)</span>                         SPI PAD <span class=nv>D7</span>                                         <span class=o>=</span> <span class=m>0</span> R/W <span class=o>(</span>0b000000<span class=o>)</span>
</span></span><span class=line><span class=cl>
</span></span><span class=line><span class=cl>Usb fuses:
</span></span><span class=line><span class=cl>DIS_USB_JTAG <span class=o>(</span>BLOCK0<span class=o>)</span>                              Set this bit to disable <span class=k>function</span> of usb switch <span class=nv>to</span>  <span class=o>=</span> False R/W <span class=o>(</span>0b0<span class=o>)</span>
</span></span><span class=line><span class=cl>                                                   jtag in module of usb device
</span></span><span class=line><span class=cl>DIS_USB_SERIAL_JTAG <span class=o>(</span>BLOCK0<span class=o>)</span>                       USB-Serial-JTAG                                    <span class=o>=</span> Enable R/W <span class=o>(</span>0b0<span class=o>)</span>
</span></span><span class=line><span class=cl>USB_EXCHG_PINS <span class=o>(</span>BLOCK0<span class=o>)</span>                            Set this bit to exchange USB D+ and D- <span class=nv>pins</span>        <span class=o>=</span> False R/W <span class=o>(</span>0b0<span class=o>)</span>
</span></span><span class=line><span class=cl>DIS_USB_SERIAL_JTAG_ROM_PRINT <span class=o>(</span>BLOCK0<span class=o>)</span>             USB <span class=nv>printing</span>                                       <span class=o>=</span> Enable R/W <span class=o>(</span>0b0<span class=o>)</span>
</span></span><span class=line><span class=cl>DIS_USB_SERIAL_JTAG_DOWNLOAD_MODE <span class=o>(</span>BLOCK0<span class=o>)</span>         Disable UART download mode through USB-Serial-JTAG <span class=o>=</span> False R/W <span class=o>(</span>0b0<span class=o>)</span>
</span></span><span class=line><span class=cl>
</span></span><span class=line><span class=cl>Vdd fuses:
</span></span><span class=line><span class=cl>VDD_SPI_AS_GPIO <span class=o>(</span>BLOCK0<span class=o>)</span>                           Set this bit to vdd spi pin <span class=k>function</span> as <span class=nv>gpio</span>       <span class=o>=</span> False R/W <span class=o>(</span>0b0<span class=o>)</span>
</span></span><span class=line><span class=cl>
</span></span><span class=line><span class=cl>Wdt fuses:
</span></span><span class=line><span class=cl>WDT_DELAY_SEL <span class=o>(</span>BLOCK0<span class=o>)</span>                             RTC watchdog timeout threshold<span class=p>;</span> in unit of slow <span class=nv>cl</span> <span class=o>=</span> <span class=m>40000</span> R/W <span class=o>(</span>0b00<span class=o>)</span>
</span></span><span class=line><span class=cl>                                                   ock cycle
</span></span></code></pre></div></details><h3 class="relative group">Enable encryption<div id=enable-encryption class=anchor></div><span class="absolute top-0 w-6 transition-opacity opacity-0 ltr:-left-6 rtl:-right-6 not-prose group-hover:opacity-100"><a class="group-hover:text-primary-300 dark:group-hover:text-neutral-700" style=text-decoration-line:none!important href=#enable-encryption aria-label=Anchor>#</a></span></h3><ul><li><p>Open menuconfig: <code>> ESP-IDF: SDK Configuration Editor (menuconfig)</code><br> <code>Security Features</code>  <code>Enable flash encryption on boot (READ DOCS FIRST)</code></p></li><li><p>Make sure you have: <code>Enable usage mode</code>  <code>Development (Not secure)</code></p></li></ul><p>Your configuration should ressemble this:</p><figure><img src=../assets/assignment_4_2_flash_encryption.webp alt="Flash encryption options" height=500><figcaption><p>Flash encryption options</p></figcaption></figure><p>We will also increase the bootloader verbosity to see what happens</p><ul><li>Open menuconfig: <code>> ESP-IDF: SDK Configuration Editor (menuconfig)</code><br> <code>Bootloader log verbosity</code>  <code>verbose</code></li></ul><h3 class="relative group">Set partition table<div id=set-partition-table class=anchor></div><span class="absolute top-0 w-6 transition-opacity opacity-0 ltr:-left-6 rtl:-right-6 not-prose group-hover:opacity-100"><a class="group-hover:text-primary-300 dark:group-hover:text-neutral-700" style=text-decoration-line:none!important href=#set-partition-table aria-label=Anchor>#</a></span></h3><p>If you&rsquo;d try to flash the project, you will get an error.</p><details><summary>Show error</summary><div class=highlight><pre tabindex=0 class=chroma><code class=language-bash data-lang=bash><span class=line><span class=cl>Successfully created esp32c3 image.
</span></span><span class=line><span class=cl>Generated &lt;PROJECT_ROOT&gt;/build/bootloader/bootloader.bin
</span></span><span class=line><span class=cl><span class=o>[</span>103/103<span class=o>]</span> <span class=nb>cd</span> &lt;PROJECT_ROOT&gt;/build/bootloader/esp-idf/esptool_py <span class=o>&amp;&amp;</span> &lt;PYTHON_ENV_PATH&gt;/bin/python &lt;ESP_IDF_PATH&gt;/components/partition_table/check_sizes.py --offset 0x8000 bootloader 0x0 &lt;PROJECT_ROOT&gt;/build/bootloader/bootloader.bin
</span></span><span class=line><span class=cl>FAILED: esp-idf/esptool_py/CMakeFiles/bootloader_check_size &lt;PROJECT_ROOT&gt;/build/bootloader/esp-idf/esptool_py/CMakeFiles/bootloader_check_size
</span></span><span class=line><span class=cl><span class=nb>cd</span> &lt;PROJECT_ROOT&gt;/build/bootloader/esp-idf/esptool_py <span class=o>&amp;&amp;</span> &lt;PYTHON_ENV_PATH&gt;/bin/python &lt;ESP_IDF_PATH&gt;/components/partition_table/check_sizes.py --offset 0x8000 bootloader 0x0 &lt;PROJECT_ROOT&gt;/build/bootloader/bootloader.bin
</span></span><span class=line><span class=cl>Error: Bootloader binary size 0x91f0 bytes is too large <span class=k>for</span> partition table offset 0x8000. Bootloader binary can be maximum 0x8000 <span class=o>(</span>32768<span class=o>)</span> bytes unless the partition table offset is increased in the Partition Table section of the project configuration menu.
</span></span><span class=line><span class=cl>ninja: build stopped: subcommand failed.
</span></span><span class=line><span class=cl><span class=o>[</span>972/978<span class=o>]</span> Generating ld/sections.ld
</span></span><span class=line><span class=cl>ninja: build stopped: subcommand failed.
</span></span></code></pre></div></details><p>The reason is that the bootloader now takes more space and does not fit in the space of the standard partition table offset (0x8000). We need to change it to <code>0xf000</code> before moving on.</p><ul><li>Open menuconfig: <code>> ESP-IDF: SDK Configuration Editor (menuconfig)</code><br> <code>Offset of partition table</code>  <code>0xf000</code></li></ul><p>Now you can build and flash again and you will get:</p><div class=highlight><pre tabindex=0 class=chroma><code class=language-bash data-lang=bash><span class=line><span class=cl><span class=o>[</span>Flash Encryption<span class=o>]</span>
</span></span><span class=line><span class=cl>WARNING: Flash Encryption in Development Mode
</span></span><span class=line><span class=cl>
</span></span><span class=line><span class=cl>This will burn eFuses on your device which is an IRREVERSIBLE operation.
</span></span><span class=line><span class=cl>
</span></span><span class=line><span class=cl>In Development Mode:
</span></span><span class=line><span class=cl>Development Mode: Allows re-flashing with plaintext data
</span></span><span class=line><span class=cl>
</span></span><span class=line><span class=cl>The flash encryption process requires two steps:
</span></span><span class=line><span class=cl>1. First, you need to confirm by typing <span class=s2>&#34;BURN DEV&#34;</span> in the input box at the top of the screen
</span></span><span class=line><span class=cl>2. After flashing completes, you MUST reset your device
</span></span><span class=line><span class=cl>3. Then flash again to <span class=nb>enable</span> encryption
</span></span></code></pre></div><div class="flex px-4 py-3 rounded-md" style=background-color:#b3e0f2><span class="ltr:pr-3 rtl:pl-3 flex items-center" style=color:#04a5e5><span class="relative block icon"><svg viewBox="0 0 512 512"><path fill="currentcolor" d="M256 0C114.6.0.0 114.6.0 256s114.6 256 256 256 256-114.6 256-256S397.4.0 256 0zm0 128c17.67.0 32 14.33 32 32 0 17.67-14.33 32-32 32s-32-14.3-32-32 14.3-32 32-32zm40 256h-80c-13.2.0-24-10.7-24-24s10.75-24 24-24h16v-64h-8c-13.25.0-24-10.75-24-24s10.8-24 24-24h32c13.25.0 24 10.75 24 24v88h16c13.25.0 24 10.75 24 24s-10.7 24-24 24z"/></svg>
</span></span><span class=dark:text-neutral-300>The flashing logs will be different than usual this time, informing us about the flashing encryption process.</span></div><details><summary>Show flashing logs</summary><div class=highlight><pre tabindex=0 class=chroma><code class=language-bash data-lang=bash><span class=line><span class=cl>D <span class=o>(</span>122<span class=o>)</span> boot: <span class=nv>type</span><span class=o>=</span><span class=m>1</span> <span class=nv>subtype</span><span class=o>=</span><span class=m>2</span>
</span></span><span class=line><span class=cl>I <span class=o>(</span>125<span class=o>)</span> boot:  <span class=m>0</span> nvs              WiFi data        <span class=m>01</span> <span class=m>02</span> <span class=m>00010000</span> <span class=m>00004000</span>
</span></span><span class=line><span class=cl>D <span class=o>(</span>132<span class=o>)</span> boot: load partition table entry 0x3c00f020
</span></span><span class=line><span class=cl>D <span class=o>(</span>136<span class=o>)</span> boot: <span class=nv>type</span><span class=o>=</span><span class=m>1</span> <span class=nv>subtype</span><span class=o>=</span><span class=m>0</span>
</span></span><span class=line><span class=cl>I <span class=o>(</span>139<span class=o>)</span> boot:  <span class=m>1</span> otadata          OTA data         <span class=m>01</span> <span class=m>00</span> <span class=m>00014000</span> <span class=m>00002000</span>
</span></span><span class=line><span class=cl>D <span class=o>(</span>146<span class=o>)</span> boot: load partition table entry 0x3c00f040
</span></span><span class=line><span class=cl>D <span class=o>(</span>150<span class=o>)</span> boot: <span class=nv>type</span><span class=o>=</span><span class=m>1</span> <span class=nv>subtype</span><span class=o>=</span><span class=m>1</span>
</span></span><span class=line><span class=cl>I <span class=o>(</span>153<span class=o>)</span> boot:  <span class=m>2</span> phy_init         RF data          <span class=m>01</span> <span class=m>01</span> <span class=m>00016000</span> <span class=m>00001000</span>
</span></span><span class=line><span class=cl>D <span class=o>(</span>160<span class=o>)</span> boot: load partition table entry 0x3c00f060
</span></span><span class=line><span class=cl>D <span class=o>(</span>164<span class=o>)</span> boot: <span class=nv>type</span><span class=o>=</span><span class=m>0</span> <span class=nv>subtype</span><span class=o>=</span><span class=m>0</span>
</span></span><span class=line><span class=cl>I <span class=o>(</span>167<span class=o>)</span> boot:  <span class=m>3</span> factory          factory app      <span class=m>00</span> <span class=m>00</span> <span class=m>00020000</span> <span class=m>00100000</span>
</span></span><span class=line><span class=cl>D <span class=o>(</span>174<span class=o>)</span> boot: load partition table entry 0x3c00f080
</span></span><span class=line><span class=cl>D <span class=o>(</span>178<span class=o>)</span> boot: <span class=nv>type</span><span class=o>=</span><span class=m>0</span> <span class=nv>subtype</span><span class=o>=</span><span class=m>10</span>
</span></span><span class=line><span class=cl>I <span class=o>(</span>181<span class=o>)</span> boot:  <span class=m>4</span> ota_0            OTA app          <span class=m>00</span> <span class=m>10</span> <span class=m>00120000</span> <span class=m>00100000</span>
</span></span><span class=line><span class=cl>D <span class=o>(</span>188<span class=o>)</span> boot: load partition table entry 0x3c00f0a0
</span></span><span class=line><span class=cl>D <span class=o>(</span>192<span class=o>)</span> boot: <span class=nv>type</span><span class=o>=</span><span class=m>0</span> <span class=nv>subtype</span><span class=o>=</span><span class=m>11</span>
</span></span><span class=line><span class=cl>I <span class=o>(</span>195<span class=o>)</span> boot:  <span class=m>5</span> ota_1            OTA app          <span class=m>00</span> <span class=m>11</span> <span class=m>00220000</span> <span class=m>00100000</span>
</span></span><span class=line><span class=cl>I <span class=o>(</span>202<span class=o>)</span> boot: End of partition table
</span></span><span class=line><span class=cl>D <span class=o>(</span>205<span class=o>)</span> boot: OTA data offset 0x14000
</span></span><span class=line><span class=cl>D <span class=o>(</span>208<span class=o>)</span> bootloader_flash: rodata starts from <span class=nv>paddr</span><span class=o>=</span>0x00014000, <span class=nv>size</span><span class=o>=</span>0x2000, will be mapped to <span class=nv>vaddr</span><span class=o>=</span>0x3c000000
</span></span><span class=line><span class=cl>V <span class=o>(</span>218<span class=o>)</span> bootloader_flash: after mapping, starting from <span class=nv>paddr</span><span class=o>=</span>0x00010000 and <span class=nv>vaddr</span><span class=o>=</span>0x3c000000, 0x10000 bytes are mapped
</span></span><span class=line><span class=cl>D <span class=o>(</span>229<span class=o>)</span> boot: otadata<span class=o>[</span>0<span class=o>]</span>: sequence values 0xffffffff
</span></span><span class=line><span class=cl>D <span class=o>(</span>233<span class=o>)</span> boot: otadata<span class=o>[</span>1<span class=o>]</span>: sequence values 0xffffffff
</span></span><span class=line><span class=cl>D <span class=o>(</span>238<span class=o>)</span> boot: OTA sequence numbers both empty <span class=o>(</span>all-0xFF<span class=o>)</span> or partition table does not have bootable ota_apps <span class=o>(</span><span class=nv>app_count</span><span class=o>=</span>2<span class=o>)</span>
</span></span><span class=line><span class=cl>I <span class=o>(</span>249<span class=o>)</span> boot: Defaulting to factory image
</span></span><span class=line><span class=cl>D <span class=o>(</span>252<span class=o>)</span> boot: Trying partition index -1 offs 0x20000 size 0x100000
</span></span><span class=line><span class=cl>D <span class=o>(</span>258<span class=o>)</span> esp_image: reading image header @ 0x20000
</span></span><span class=line><span class=cl>D <span class=o>(</span>263<span class=o>)</span> bootloader_flash: mmu <span class=nb>set</span> block <span class=nv>paddr</span><span class=o>=</span>0x00020000 <span class=o>(</span>was 0xffffffff<span class=o>)</span>
</span></span><span class=line><span class=cl>D <span class=o>(</span>269<span class=o>)</span> esp_image: image header: 0xe9 0x06 0x02 0x02 403802ea
</span></span><span class=line><span class=cl>V <span class=o>(</span>275<span class=o>)</span> esp_image: loading segment header <span class=m>0</span> at offset 0x20018
</span></span><span class=line><span class=cl>V <span class=o>(</span>280<span class=o>)</span> esp_image: segment data length 0x1fd24 data starts 0x20020
</span></span><span class=line><span class=cl>V <span class=o>(</span>286<span class=o>)</span> esp_image: MMU page size 0x10000
</span></span><span class=line><span class=cl>V <span class=o>(</span>290<span class=o>)</span> esp_image: segment <span class=m>0</span> map_segment <span class=m>1</span> segment_data_offs 0x20020 load_addr 0x3c0c0020
</span></span><span class=line><span class=cl>I <span class=o>(</span>297<span class=o>)</span> esp_image: segment 0: <span class=nv>paddr</span><span class=o>=</span><span class=m>00020020</span> <span class=nv>vaddr</span><span class=o>=</span>3c0c0020 <span class=nv>size</span><span class=o>=</span>1fd24h <span class=o>(</span>130340<span class=o>)</span> map
</span></span><span class=line><span class=cl>D <span class=o>(</span>305<span class=o>)</span> esp_image: free data page_count 0x00000080
</span></span><span class=line><span class=cl>D <span class=o>(</span>309<span class=o>)</span> bootloader_flash: rodata starts from <span class=nv>paddr</span><span class=o>=</span>0x00020020, <span class=nv>size</span><span class=o>=</span>0x1fd24, will be mapped to <span class=nv>vaddr</span><span class=o>=</span>0x3c000000
</span></span><span class=line><span class=cl>V <span class=o>(</span>319<span class=o>)</span> bootloader_flash: after mapping, starting from <span class=nv>paddr</span><span class=o>=</span>0x00020000 and <span class=nv>vaddr</span><span class=o>=</span>0x3c000000, 0x20000 bytes are mapped
</span></span><span class=line><span class=cl>V <span class=o>(</span>351<span class=o>)</span> esp_image: loading segment header <span class=m>1</span> at offset 0x3fd44
</span></span><span class=line><span class=cl>D <span class=o>(</span>351<span class=o>)</span> bootloader_flash: mmu <span class=nb>set</span> block <span class=nv>paddr</span><span class=o>=</span>0x00030000 <span class=o>(</span>was 0xffffffff<span class=o>)</span>
</span></span><span class=line><span class=cl>V <span class=o>(</span>351<span class=o>)</span> esp_image: segment data length 0x2cc data starts 0x3fd4c
</span></span><span class=line><span class=cl>V <span class=o>(</span>357<span class=o>)</span> esp_image: MMU page size 0x10000
</span></span><span class=line><span class=cl>V <span class=o>(</span>361<span class=o>)</span> esp_image: segment <span class=m>1</span> map_segment <span class=m>0</span> segment_data_offs 0x3fd4c load_addr 0x3fc93e00
</span></span><span class=line><span class=cl>I <span class=o>(</span>369<span class=o>)</span> esp_image: segment 1: <span class=nv>paddr</span><span class=o>=</span>0003fd4c <span class=nv>vaddr</span><span class=o>=</span>3fc93e00 <span class=nv>size</span><span class=o>=</span>002cch <span class=o>(</span>   716<span class=o>)</span> load
</span></span><span class=line><span class=cl>D <span class=o>(</span>376<span class=o>)</span> esp_image: free data page_count 0x00000080
</span></span><span class=line><span class=cl>D <span class=o>(</span>381<span class=o>)</span> bootloader_flash: rodata starts from <span class=nv>paddr</span><span class=o>=</span>0x0003fd4c, <span class=nv>size</span><span class=o>=</span>0x2cc, will be mapped to <span class=nv>vaddr</span><span class=o>=</span>0x3c000000
</span></span><span class=line><span class=cl>V <span class=o>(</span>390<span class=o>)</span> bootloader_flash: after mapping, starting from <span class=nv>paddr</span><span class=o>=</span>0x00030000 and <span class=nv>vaddr</span><span class=o>=</span>0x3c000000, 0x20000 bytes are mapped
</span></span><span class=line><span class=cl>V <span class=o>(</span>401<span class=o>)</span> esp_image: loading segment header <span class=m>2</span> at offset 0x40018
</span></span><span class=line><span class=cl>D <span class=o>(</span>406<span class=o>)</span> bootloader_flash: mmu <span class=nb>set</span> block <span class=nv>paddr</span><span class=o>=</span>0x00040000 <span class=o>(</span>was 0xffffffff<span class=o>)</span>
</span></span><span class=line><span class=cl>V <span class=o>(</span>413<span class=o>)</span> esp_image: segment data length 0xb4b94 data starts 0x40020
</span></span><span class=line><span class=cl>V <span class=o>(</span>419<span class=o>)</span> esp_image: MMU page size 0x10000
</span></span><span class=line><span class=cl>V <span class=o>(</span>422<span class=o>)</span> esp_image: segment <span class=m>2</span> map_segment <span class=m>1</span> segment_data_offs 0x40020 load_addr 0x42000020
</span></span><span class=line><span class=cl>--- 0x42000020: esp_app_format_init_elf_sha256 at /Users/francesco/esp/v5.4.2/esp-idf/components/esp_app_format/esp_app_desc.c:88
</span></span><span class=line><span class=cl>
</span></span><span class=line><span class=cl>I <span class=o>(</span>430<span class=o>)</span> esp_image: segment 2: <span class=nv>paddr</span><span class=o>=</span><span class=m>00040020</span> <span class=nv>vaddr</span><span class=o>=</span><span class=m>42000020</span> <span class=nv>size</span><span class=o>=</span>b4b94h <span class=o>(</span>740244<span class=o>)</span> map
</span></span><span class=line><span class=cl>D <span class=o>(</span>438<span class=o>)</span> esp_image: free data page_count 0x00000080
</span></span><span class=line><span class=cl>D <span class=o>(</span>442<span class=o>)</span> bootloader_flash: rodata starts from <span class=nv>paddr</span><span class=o>=</span>0x00040020, <span class=nv>size</span><span class=o>=</span>0xb4b94, will be mapped to <span class=nv>vaddr</span><span class=o>=</span>0x3c000000
</span></span><span class=line><span class=cl>V <span class=o>(</span>452<span class=o>)</span> bootloader_flash: after mapping, starting from <span class=nv>paddr</span><span class=o>=</span>0x00040000 and <span class=nv>vaddr</span><span class=o>=</span>0x3c000000, 0xc0000 bytes are mapped
</span></span><span class=line><span class=cl>V <span class=o>(</span>580<span class=o>)</span> esp_image: loading segment header <span class=m>3</span> at offset 0xf4bb4
</span></span><span class=line><span class=cl>D <span class=o>(</span>580<span class=o>)</span> bootloader_flash: mmu <span class=nb>set</span> block <span class=nv>paddr</span><span class=o>=</span>0x000f0000 <span class=o>(</span>was 0xffffffff<span class=o>)</span>
</span></span><span class=line><span class=cl>V <span class=o>(</span>581<span class=o>)</span> esp_image: segment data length 0x2c24 data starts 0xf4bbc
</span></span><span class=line><span class=cl>V <span class=o>(</span>587<span class=o>)</span> esp_image: MMU page size 0x10000
</span></span><span class=line><span class=cl>V <span class=o>(</span>591<span class=o>)</span> esp_image: segment <span class=m>3</span> map_segment <span class=m>0</span> segment_data_offs 0xf4bbc load_addr 0x3fc940cc
</span></span><span class=line><span class=cl>I <span class=o>(</span>598<span class=o>)</span> esp_image: segment 3: <span class=nv>paddr</span><span class=o>=</span>000f4bbc <span class=nv>vaddr</span><span class=o>=</span>3fc940cc <span class=nv>size</span><span class=o>=</span>02c24h <span class=o>(</span> 11300<span class=o>)</span> load
</span></span><span class=line><span class=cl>D <span class=o>(</span>606<span class=o>)</span> esp_image: free data page_count 0x00000080
</span></span><span class=line><span class=cl>D <span class=o>(</span>610<span class=o>)</span> bootloader_flash: rodata starts from <span class=nv>paddr</span><span class=o>=</span>0x000f4bbc, <span class=nv>size</span><span class=o>=</span>0x2c24, will be mapped to <span class=nv>vaddr</span><span class=o>=</span>0x3c000000
</span></span><span class=line><span class=cl>V <span class=o>(</span>620<span class=o>)</span> bootloader_flash: after mapping, starting from <span class=nv>paddr</span><span class=o>=</span>0x000f0000 and <span class=nv>vaddr</span><span class=o>=</span>0x3c000000, 0x10000 bytes are mapped
</span></span><span class=line><span class=cl>V <span class=o>(</span>633<span class=o>)</span> esp_image: loading segment header <span class=m>4</span> at offset 0xf77e0
</span></span><span class=line><span class=cl>D <span class=o>(</span>636<span class=o>)</span> bootloader_flash: mmu <span class=nb>set</span> block <span class=nv>paddr</span><span class=o>=</span>0x000f0000 <span class=o>(</span>was 0xffffffff<span class=o>)</span>
</span></span><span class=line><span class=cl>V <span class=o>(</span>643<span class=o>)</span> esp_image: segment data length 0x13cc8 data starts 0xf77e8
</span></span><span class=line><span class=cl>V <span class=o>(</span>649<span class=o>)</span> esp_image: MMU page size 0x10000
</span></span><span class=line><span class=cl>V <span class=o>(</span>652<span class=o>)</span> esp_image: segment <span class=m>4</span> map_segment <span class=m>0</span> segment_data_offs 0xf77e8 load_addr 0x40380000
</span></span><span class=line><span class=cl>--- 0x40380000: _vector_table at /Users/francesco/esp/v5.4.2/esp-idf/components/riscv/vectors_intc.S:54
</span></span><span class=line><span class=cl>
</span></span><span class=line><span class=cl>I <span class=o>(</span>660<span class=o>)</span> esp_image: segment 4: <span class=nv>paddr</span><span class=o>=</span>000f77e8 <span class=nv>vaddr</span><span class=o>=</span><span class=m>40380000</span> <span class=nv>size</span><span class=o>=</span>13cc8h <span class=o>(</span> 81096<span class=o>)</span> load
</span></span><span class=line><span class=cl>D <span class=o>(</span>668<span class=o>)</span> esp_image: free data page_count 0x00000080
</span></span><span class=line><span class=cl>D <span class=o>(</span>672<span class=o>)</span> bootloader_flash: rodata starts from <span class=nv>paddr</span><span class=o>=</span>0x000f77e8, <span class=nv>size</span><span class=o>=</span>0x13cc8, will be mapped to <span class=nv>vaddr</span><span class=o>=</span>0x3c000000
</span></span><span class=line><span class=cl>V <span class=o>(</span>682<span class=o>)</span> bootloader_flash: after mapping, starting from <span class=nv>paddr</span><span class=o>=</span>0x000f0000 and <span class=nv>vaddr</span><span class=o>=</span>0x3c000000, 0x20000 bytes are mapped
</span></span><span class=line><span class=cl>V <span class=o>(</span>708<span class=o>)</span> esp_image: loading segment header <span class=m>5</span> at offset 0x10b4b0
</span></span><span class=line><span class=cl>D <span class=o>(</span>708<span class=o>)</span> bootloader_flash: mmu <span class=nb>set</span> block <span class=nv>paddr</span><span class=o>=</span>0x00100000 <span class=o>(</span>was 0xffffffff<span class=o>)</span>
</span></span><span class=line><span class=cl>V <span class=o>(</span>709<span class=o>)</span> esp_image: segment data length 0x1c data starts 0x10b4b8
</span></span><span class=line><span class=cl>V <span class=o>(</span>714<span class=o>)</span> esp_image: MMU page size 0x10000
</span></span><span class=line><span class=cl>V <span class=o>(</span>718<span class=o>)</span> esp_image: segment <span class=m>5</span> map_segment <span class=m>0</span> segment_data_offs 0x10b4b8 load_addr 0x50000000
</span></span><span class=line><span class=cl>I <span class=o>(</span>726<span class=o>)</span> esp_image: segment 5: <span class=nv>paddr</span><span class=o>=</span>0010b4b8 <span class=nv>vaddr</span><span class=o>=</span><span class=m>50000000</span> <span class=nv>size</span><span class=o>=</span>0001ch <span class=o>(</span>    28<span class=o>)</span> load
</span></span><span class=line><span class=cl>D <span class=o>(</span>734<span class=o>)</span> esp_image: free data page_count 0x00000080
</span></span><span class=line><span class=cl>D <span class=o>(</span>738<span class=o>)</span> bootloader_flash: rodata starts from <span class=nv>paddr</span><span class=o>=</span>0x0010b4b8, <span class=nv>size</span><span class=o>=</span>0x1c, will be mapped to <span class=nv>vaddr</span><span class=o>=</span>0x3c000000
</span></span><span class=line><span class=cl>V <span class=o>(</span>748<span class=o>)</span> bootloader_flash: after mapping, starting from <span class=nv>paddr</span><span class=o>=</span>0x00100000 and <span class=nv>vaddr</span><span class=o>=</span>0x3c000000, 0x10000 bytes are mapped
</span></span><span class=line><span class=cl>V <span class=o>(</span>758<span class=o>)</span> esp_image: image start 0x00020000 end of last section 0x0010b4d4
</span></span><span class=line><span class=cl>D <span class=o>(</span>764<span class=o>)</span> bootloader_flash: mmu <span class=nb>set</span> block <span class=nv>paddr</span><span class=o>=</span>0x00100000 <span class=o>(</span>was 0xffffffff<span class=o>)</span>
</span></span><span class=line><span class=cl>D <span class=o>(</span>771<span class=o>)</span> boot: Calculated hash: 95320d19f00e1b0ae9da94d51f205ea7a1731fc9a3252e2a61a665c109798d46
</span></span><span class=line><span class=cl>I <span class=o>(</span>785<span class=o>)</span> boot: Loaded app from partition at offset 0x20000
</span></span><span class=line><span class=cl>I <span class=o>(</span>785<span class=o>)</span> boot: Checking flash encryption...
</span></span><span class=line><span class=cl>D <span class=o>(</span>788<span class=o>)</span> efuse: BLK0 REG2 <span class=o>[</span>18-20<span class=o>]</span>, <span class=nv>len</span><span class=o>=</span><span class=m>3</span> bits
</span></span><span class=line><span class=cl>D <span class=o>(</span>792<span class=o>)</span> efuse: BLK0 REG0 <span class=o>[</span>4-4<span class=o>]</span>, <span class=nv>len</span><span class=o>=</span><span class=m>1</span> bits
</span></span><span class=line><span class=cl>V <span class=o>(</span>796<span class=o>)</span> flash_encrypt: CRYPT_CNT 0, write protection <span class=m>0</span>
</span></span><span class=line><span class=cl>D <span class=o>(</span>801<span class=o>)</span> efuse: BLK0 REG0 <span class=o>[</span>4-4<span class=o>]</span>, <span class=nv>len</span><span class=o>=</span><span class=m>1</span> bits
</span></span><span class=line><span class=cl>D <span class=o>(</span>805<span class=o>)</span> efuse: BLK0 REG2 <span class=o>[</span>18-20<span class=o>]</span>, <span class=nv>len</span><span class=o>=</span><span class=m>3</span> bits
</span></span><span class=line><span class=cl>I <span class=o>(</span>809<span class=o>)</span> efuse: Batch mode of writing fields is enabled
</span></span><span class=line><span class=cl>D <span class=o>(</span>814<span class=o>)</span> efuse: BLK0 REG2 <span class=o>[</span>24-27<span class=o>]</span>, <span class=nv>len</span><span class=o>=</span><span class=m>4</span> bits
</span></span><span class=line><span class=cl>D <span class=o>(</span>818<span class=o>)</span> efuse: BLK0 REG2 <span class=o>[</span>28-31<span class=o>]</span>, <span class=nv>len</span><span class=o>=</span><span class=m>4</span> bits
</span></span><span class=line><span class=cl>D <span class=o>(</span>822<span class=o>)</span> efuse: BLK0 REG3 <span class=o>[</span>0-3<span class=o>]</span>, <span class=nv>len</span><span class=o>=</span><span class=m>4</span> bits
</span></span><span class=line><span class=cl>D <span class=o>(</span>825<span class=o>)</span> efuse: BLK0 REG3 <span class=o>[</span>4-7<span class=o>]</span>, <span class=nv>len</span><span class=o>=</span><span class=m>4</span> bits
</span></span><span class=line><span class=cl>D <span class=o>(</span>829<span class=o>)</span> efuse: BLK0 REG3 <span class=o>[</span>8-11<span class=o>]</span>, <span class=nv>len</span><span class=o>=</span><span class=m>4</span> bits
</span></span><span class=line><span class=cl>D <span class=o>(</span>833<span class=o>)</span> efuse: BLK0 REG3 <span class=o>[</span>12-15<span class=o>]</span>, <span class=nv>len</span><span class=o>=</span><span class=m>4</span> bits
</span></span><span class=line><span class=cl>I <span class=o>(</span>837<span class=o>)</span> flash_encrypt: Generating new flash encryption key...
</span></span><span class=line><span class=cl>D <span class=o>(</span>843<span class=o>)</span> flash_encrypt: Key generation <span class=nb>complete</span>
</span></span><span class=line><span class=cl>D <span class=o>(</span>847<span class=o>)</span> efuse: BLK0 REG2 <span class=o>[</span>24-27<span class=o>]</span>, <span class=nv>len</span><span class=o>=</span><span class=m>4</span> bits
</span></span><span class=line><span class=cl>D <span class=o>(</span>851<span class=o>)</span> efuse: BLK0 REG0 <span class=o>[</span>8-8<span class=o>]</span>, <span class=nv>len</span><span class=o>=</span><span class=m>1</span> bits
</span></span><span class=line><span class=cl>D <span class=o>(</span>855<span class=o>)</span> efuse: BLK0 REG1 <span class=o>[</span>0-0<span class=o>]</span>, <span class=nv>len</span><span class=o>=</span><span class=m>1</span> bits
</span></span><span class=line><span class=cl>D <span class=o>(</span>858<span class=o>)</span> efuse: BLK0 REG0 <span class=o>[</span>23-23<span class=o>]</span>, <span class=nv>len</span><span class=o>=</span><span class=m>1</span> bits
</span></span><span class=line><span class=cl>D <span class=o>(</span>862<span class=o>)</span> efuse: BLK4 REG0 <span class=o>[</span>0-31<span class=o>]</span>, <span class=nv>len</span><span class=o>=</span><span class=m>32</span> bits
</span></span><span class=line><span class=cl>D <span class=o>(</span>866<span class=o>)</span> efuse: BLK4 REG1 <span class=o>[</span>0-31<span class=o>]</span>, <span class=nv>len</span><span class=o>=</span><span class=m>32</span> bits
</span></span><span class=line><span class=cl>D <span class=o>(</span>870<span class=o>)</span> efuse: BLK4 REG2 <span class=o>[</span>0-31<span class=o>]</span>, <span class=nv>len</span><span class=o>=</span><span class=m>32</span> bits
</span></span><span class=line><span class=cl>D <span class=o>(</span>874<span class=o>)</span> efuse: BLK4 REG3 <span class=o>[</span>0-31<span class=o>]</span>, <span class=nv>len</span><span class=o>=</span><span class=m>32</span> bits
</span></span><span class=line><span class=cl>D <span class=o>(</span>878<span class=o>)</span> efuse: BLK4 REG4 <span class=o>[</span>0-31<span class=o>]</span>, <span class=nv>len</span><span class=o>=</span><span class=m>32</span> bits
</span></span><span class=line><span class=cl>D <span class=o>(</span>882<span class=o>)</span> efuse: BLK4 REG5 <span class=o>[</span>0-31<span class=o>]</span>, <span class=nv>len</span><span class=o>=</span><span class=m>32</span> bits
</span></span><span class=line><span class=cl>D <span class=o>(</span>886<span class=o>)</span> efuse: BLK4 REG6 <span class=o>[</span>0-31<span class=o>]</span>, <span class=nv>len</span><span class=o>=</span><span class=m>32</span> bits
</span></span><span class=line><span class=cl>D <span class=o>(</span>890<span class=o>)</span> efuse: BLK4 REG7 <span class=o>[</span>0-31<span class=o>]</span>, <span class=nv>len</span><span class=o>=</span><span class=m>32</span> bits
</span></span><span class=line><span class=cl>D <span class=o>(</span>894<span class=o>)</span> efuse: BLK0 REG2 <span class=o>[</span>28-31<span class=o>]</span>, <span class=nv>len</span><span class=o>=</span><span class=m>4</span> bits
</span></span><span class=line><span class=cl>D <span class=o>(</span>898<span class=o>)</span> efuse: BLK0 REG0 <span class=o>[</span>9-9<span class=o>]</span>, <span class=nv>len</span><span class=o>=</span><span class=m>1</span> bits
</span></span><span class=line><span class=cl>D <span class=o>(</span>902<span class=o>)</span> efuse: BLK0 REG1 <span class=o>[</span>1-1<span class=o>]</span>, <span class=nv>len</span><span class=o>=</span><span class=m>1</span> bits
</span></span><span class=line><span class=cl>D <span class=o>(</span>906<span class=o>)</span> efuse: BLK0 REG0 <span class=o>[</span>24-24<span class=o>]</span>, <span class=nv>len</span><span class=o>=</span><span class=m>1</span> bits
</span></span><span class=line><span class=cl>D <span class=o>(</span>910<span class=o>)</span> efuse: BLK5 REG0 <span class=o>[</span>0-31<span class=o>]</span>, <span class=nv>len</span><span class=o>=</span><span class=m>32</span> bits
</span></span><span class=line><span class=cl>D <span class=o>(</span>914<span class=o>)</span> efuse: BLK5 REG1 <span class=o>[</span>0-31<span class=o>]</span>, <span class=nv>len</span><span class=o>=</span><span class=m>32</span> bits
</span></span><span class=line><span class=cl>D <span class=o>(</span>918<span class=o>)</span> efuse: BLK5 REG2 <span class=o>[</span>0-31<span class=o>]</span>, <span class=nv>len</span><span class=o>=</span><span class=m>32</span> bits
</span></span><span class=line><span class=cl>D <span class=o>(</span>922<span class=o>)</span> efuse: BLK5 REG3 <span class=o>[</span>0-31<span class=o>]</span>, <span class=nv>len</span><span class=o>=</span><span class=m>32</span> bits
</span></span><span class=line><span class=cl>D <span class=o>(</span>926<span class=o>)</span> efuse: BLK5 REG4 <span class=o>[</span>0-31<span class=o>]</span>, <span class=nv>len</span><span class=o>=</span><span class=m>32</span> bits
</span></span><span class=line><span class=cl>D <span class=o>(</span>930<span class=o>)</span> efuse: BLK5 REG5 <span class=o>[</span>0-31<span class=o>]</span>, <span class=nv>len</span><span class=o>=</span><span class=m>32</span> bits
</span></span><span class=line><span class=cl>D <span class=o>(</span>934<span class=o>)</span> efuse: BLK5 REG6 <span class=o>[</span>0-31<span class=o>]</span>, <span class=nv>len</span><span class=o>=</span><span class=m>32</span> bits
</span></span><span class=line><span class=cl>D <span class=o>(</span>938<span class=o>)</span> efuse: BLK5 REG7 <span class=o>[</span>0-31<span class=o>]</span>, <span class=nv>len</span><span class=o>=</span><span class=m>32</span> bits
</span></span><span class=line><span class=cl>D <span class=o>(</span>942<span class=o>)</span> efuse: BLK0 REG3 <span class=o>[</span>0-3<span class=o>]</span>, <span class=nv>len</span><span class=o>=</span><span class=m>4</span> bits
</span></span><span class=line><span class=cl>D <span class=o>(</span>946<span class=o>)</span> efuse: BLK0 REG0 <span class=o>[</span>10-10<span class=o>]</span>, <span class=nv>len</span><span class=o>=</span><span class=m>1</span> bits
</span></span><span class=line><span class=cl>D <span class=o>(</span>950<span class=o>)</span> efuse: BLK0 REG1 <span class=o>[</span>2-2<span class=o>]</span>, <span class=nv>len</span><span class=o>=</span><span class=m>1</span> bits
</span></span><span class=line><span class=cl>D <span class=o>(</span>954<span class=o>)</span> efuse: BLK0 REG0 <span class=o>[</span>25-25<span class=o>]</span>, <span class=nv>len</span><span class=o>=</span><span class=m>1</span> bits
</span></span><span class=line><span class=cl>D <span class=o>(</span>958<span class=o>)</span> efuse: BLK6 REG0 <span class=o>[</span>0-31<span class=o>]</span>, <span class=nv>len</span><span class=o>=</span><span class=m>32</span> bits
</span></span><span class=line><span class=cl>D <span class=o>(</span>962<span class=o>)</span> efuse: BLK6 REG1 <span class=o>[</span>0-31<span class=o>]</span>, <span class=nv>len</span><span class=o>=</span><span class=m>32</span> bits
</span></span><span class=line><span class=cl>D <span class=o>(</span>966<span class=o>)</span> efuse: BLK6 REG2 <span class=o>[</span>0-31<span class=o>]</span>, <span class=nv>len</span><span class=o>=</span><span class=m>32</span> bits
</span></span><span class=line><span class=cl>D <span class=o>(</span>970<span class=o>)</span> efuse: BLK6 REG3 <span class=o>[</span>0-31<span class=o>]</span>, <span class=nv>len</span><span class=o>=</span><span class=m>32</span> bits
</span></span><span class=line><span class=cl>D <span class=o>(</span>974<span class=o>)</span> efuse: BLK6 REG4 <span class=o>[</span>0-31<span class=o>]</span>, <span class=nv>len</span><span class=o>=</span><span class=m>32</span> bits
</span></span><span class=line><span class=cl>D <span class=o>(</span>978<span class=o>)</span> efuse: BLK6 REG5 <span class=o>[</span>0-31<span class=o>]</span>, <span class=nv>len</span><span class=o>=</span><span class=m>32</span> bits
</span></span><span class=line><span class=cl>D <span class=o>(</span>982<span class=o>)</span> efuse: BLK6 REG6 <span class=o>[</span>0-31<span class=o>]</span>, <span class=nv>len</span><span class=o>=</span><span class=m>32</span> bits
</span></span><span class=line><span class=cl>D <span class=o>(</span>986<span class=o>)</span> efuse: BLK6 REG7 <span class=o>[</span>0-31<span class=o>]</span>, <span class=nv>len</span><span class=o>=</span><span class=m>32</span> bits
</span></span><span class=line><span class=cl>D <span class=o>(</span>990<span class=o>)</span> efuse: BLK0 REG3 <span class=o>[</span>4-7<span class=o>]</span>, <span class=nv>len</span><span class=o>=</span><span class=m>4</span> bits
</span></span><span class=line><span class=cl>D <span class=o>(</span>993<span class=o>)</span> efuse: BLK0 REG0 <span class=o>[</span>11-11<span class=o>]</span>, <span class=nv>len</span><span class=o>=</span><span class=m>1</span> bits
</span></span><span class=line><span class=cl>D <span class=o>(</span>997<span class=o>)</span> efuse: BLK0 REG1 <span class=o>[</span>3-3<span class=o>]</span>, <span class=nv>len</span><span class=o>=</span><span class=m>1</span> bits
</span></span><span class=line><span class=cl>D <span class=o>(</span>1001<span class=o>)</span> efuse: BLK0 REG0 <span class=o>[</span>26-26<span class=o>]</span>, <span class=nv>len</span><span class=o>=</span><span class=m>1</span> bits
</span></span><span class=line><span class=cl>D <span class=o>(</span>1005<span class=o>)</span> efuse: BLK7 REG0 <span class=o>[</span>0-31<span class=o>]</span>, <span class=nv>len</span><span class=o>=</span><span class=m>32</span> bits
</span></span><span class=line><span class=cl>D <span class=o>(</span>1009<span class=o>)</span> efuse: BLK7 REG1 <span class=o>[</span>0-31<span class=o>]</span>, <span class=nv>len</span><span class=o>=</span><span class=m>32</span> bits
</span></span><span class=line><span class=cl>D <span class=o>(</span>1013<span class=o>)</span> efuse: BLK7 REG2 <span class=o>[</span>0-31<span class=o>]</span>, <span class=nv>len</span><span class=o>=</span><span class=m>32</span> bits
</span></span><span class=line><span class=cl>D <span class=o>(</span>1017<span class=o>)</span> efuse: BLK7 REG3 <span class=o>[</span>0-31<span class=o>]</span>, <span class=nv>len</span><span class=o>=</span><span class=m>32</span> bits
</span></span><span class=line><span class=cl>D <span class=o>(</span>1022<span class=o>)</span> efuse: BLK7 REG4 <span class=o>[</span>0-31<span class=o>]</span>, <span class=nv>len</span><span class=o>=</span><span class=m>32</span> bits
</span></span><span class=line><span class=cl>D <span class=o>(</span>1026<span class=o>)</span> efuse: BLK7 REG5 <span class=o>[</span>0-31<span class=o>]</span>, <span class=nv>len</span><span class=o>=</span><span class=m>32</span> bits
</span></span><span class=line><span class=cl>D <span class=o>(</span>1030<span class=o>)</span> efuse: BLK7 REG6 <span class=o>[</span>0-31<span class=o>]</span>, <span class=nv>len</span><span class=o>=</span><span class=m>32</span> bits
</span></span><span class=line><span class=cl>D <span class=o>(</span>1034<span class=o>)</span> efuse: BLK7 REG7 <span class=o>[</span>0-31<span class=o>]</span>, <span class=nv>len</span><span class=o>=</span><span class=m>32</span> bits
</span></span><span class=line><span class=cl>D <span class=o>(</span>1038<span class=o>)</span> efuse: BLK0 REG3 <span class=o>[</span>8-11<span class=o>]</span>, <span class=nv>len</span><span class=o>=</span><span class=m>4</span> bits
</span></span><span class=line><span class=cl>D <span class=o>(</span>1042<span class=o>)</span> efuse: BLK0 REG0 <span class=o>[</span>12-12<span class=o>]</span>, <span class=nv>len</span><span class=o>=</span><span class=m>1</span> bits
</span></span><span class=line><span class=cl>D <span class=o>(</span>1046<span class=o>)</span> efuse: BLK0 REG1 <span class=o>[</span>4-4<span class=o>]</span>, <span class=nv>len</span><span class=o>=</span><span class=m>1</span> bits
</span></span><span class=line><span class=cl>D <span class=o>(</span>1050<span class=o>)</span> efuse: BLK0 REG0 <span class=o>[</span>27-27<span class=o>]</span>, <span class=nv>len</span><span class=o>=</span><span class=m>1</span> bits
</span></span><span class=line><span class=cl>D <span class=o>(</span>1054<span class=o>)</span> efuse: BLK8 REG0 <span class=o>[</span>0-31<span class=o>]</span>, <span class=nv>len</span><span class=o>=</span><span class=m>32</span> bits
</span></span><span class=line><span class=cl>D <span class=o>(</span>1058<span class=o>)</span> efuse: BLK8 REG1 <span class=o>[</span>0-31<span class=o>]</span>, <span class=nv>len</span><span class=o>=</span><span class=m>32</span> bits
</span></span><span class=line><span class=cl>D <span class=o>(</span>1062<span class=o>)</span> efuse: BLK8 REG2 <span class=o>[</span>0-31<span class=o>]</span>, <span class=nv>len</span><span class=o>=</span><span class=m>32</span> bits
</span></span><span class=line><span class=cl>D <span class=o>(</span>1066<span class=o>)</span> efuse: BLK8 REG3 <span class=o>[</span>0-31<span class=o>]</span>, <span class=nv>len</span><span class=o>=</span><span class=m>32</span> bits
</span></span><span class=line><span class=cl>D <span class=o>(</span>1070<span class=o>)</span> efuse: BLK8 REG4 <span class=o>[</span>0-31<span class=o>]</span>, <span class=nv>len</span><span class=o>=</span><span class=m>32</span> bits
</span></span><span class=line><span class=cl>D <span class=o>(</span>1074<span class=o>)</span> efuse: BLK8 REG5 <span class=o>[</span>0-31<span class=o>]</span>, <span class=nv>len</span><span class=o>=</span><span class=m>32</span> bits
</span></span><span class=line><span class=cl>D <span class=o>(</span>1078<span class=o>)</span> efuse: BLK8 REG6 <span class=o>[</span>0-31<span class=o>]</span>, <span class=nv>len</span><span class=o>=</span><span class=m>32</span> bits
</span></span><span class=line><span class=cl>D <span class=o>(</span>1082<span class=o>)</span> efuse: BLK8 REG7 <span class=o>[</span>0-31<span class=o>]</span>, <span class=nv>len</span><span class=o>=</span><span class=m>32</span> bits
</span></span><span class=line><span class=cl>D <span class=o>(</span>1087<span class=o>)</span> efuse: BLK0 REG3 <span class=o>[</span>12-15<span class=o>]</span>, <span class=nv>len</span><span class=o>=</span><span class=m>4</span> bits
</span></span><span class=line><span class=cl>D <span class=o>(</span>1091<span class=o>)</span> efuse: BLK0 REG0 <span class=o>[</span>13-13<span class=o>]</span>, <span class=nv>len</span><span class=o>=</span><span class=m>1</span> bits
</span></span><span class=line><span class=cl>D <span class=o>(</span>1095<span class=o>)</span> efuse: BLK0 REG1 <span class=o>[</span>5-5<span class=o>]</span>, <span class=nv>len</span><span class=o>=</span><span class=m>1</span> bits
</span></span><span class=line><span class=cl>D <span class=o>(</span>1099<span class=o>)</span> efuse: BLK0 REG0 <span class=o>[</span>28-28<span class=o>]</span>, <span class=nv>len</span><span class=o>=</span><span class=m>1</span> bits
</span></span><span class=line><span class=cl>D <span class=o>(</span>1103<span class=o>)</span> efuse: BLK9 REG0 <span class=o>[</span>0-31<span class=o>]</span>, <span class=nv>len</span><span class=o>=</span><span class=m>32</span> bits
</span></span><span class=line><span class=cl>D <span class=o>(</span>1107<span class=o>)</span> efuse: BLK9 REG1 <span class=o>[</span>0-31<span class=o>]</span>, <span class=nv>len</span><span class=o>=</span><span class=m>32</span> bits
</span></span><span class=line><span class=cl>D <span class=o>(</span>1111<span class=o>)</span> efuse: BLK9 REG2 <span class=o>[</span>0-31<span class=o>]</span>, <span class=nv>len</span><span class=o>=</span><span class=m>32</span> bits
</span></span><span class=line><span class=cl>D <span class=o>(</span>1115<span class=o>)</span> efuse: BLK9 REG3 <span class=o>[</span>0-31<span class=o>]</span>, <span class=nv>len</span><span class=o>=</span><span class=m>32</span> bits
</span></span><span class=line><span class=cl>D <span class=o>(</span>1119<span class=o>)</span> efuse: BLK9 REG4 <span class=o>[</span>0-31<span class=o>]</span>, <span class=nv>len</span><span class=o>=</span><span class=m>32</span> bits
</span></span><span class=line><span class=cl>D <span class=o>(</span>1123<span class=o>)</span> efuse: BLK9 REG5 <span class=o>[</span>0-31<span class=o>]</span>, <span class=nv>len</span><span class=o>=</span><span class=m>32</span> bits
</span></span><span class=line><span class=cl>D <span class=o>(</span>1127<span class=o>)</span> efuse: BLK9 REG6 <span class=o>[</span>0-31<span class=o>]</span>, <span class=nv>len</span><span class=o>=</span><span class=m>32</span> bits
</span></span><span class=line><span class=cl>D <span class=o>(</span>1131<span class=o>)</span> efuse: BLK9 REG7 <span class=o>[</span>0-31<span class=o>]</span>, <span class=nv>len</span><span class=o>=</span><span class=m>32</span> bits
</span></span><span class=line><span class=cl>D <span class=o>(</span>1135<span class=o>)</span> efuse: BLK0 REG2 <span class=o>[</span>24-27<span class=o>]</span>, <span class=nv>len</span><span class=o>=</span><span class=m>4</span> bits
</span></span><span class=line><span class=cl>D <span class=o>(</span>1139<span class=o>)</span> efuse: BLK0 REG0 <span class=o>[</span>8-8<span class=o>]</span>, <span class=nv>len</span><span class=o>=</span><span class=m>1</span> bits
</span></span><span class=line><span class=cl>D <span class=o>(</span>1143<span class=o>)</span> efuse: BLK0 REG1 <span class=o>[</span>0-0<span class=o>]</span>, <span class=nv>len</span><span class=o>=</span><span class=m>1</span> bits
</span></span><span class=line><span class=cl>D <span class=o>(</span>1147<span class=o>)</span> efuse: BLK0 REG0 <span class=o>[</span>23-23<span class=o>]</span>, <span class=nv>len</span><span class=o>=</span><span class=m>1</span> bits
</span></span><span class=line><span class=cl>D <span class=o>(</span>1151<span class=o>)</span> efuse: BLK4 REG0 <span class=o>[</span>0-31<span class=o>]</span>, <span class=nv>len</span><span class=o>=</span><span class=m>32</span> bits
</span></span><span class=line><span class=cl>D <span class=o>(</span>1155<span class=o>)</span> efuse: BLK4 REG1 <span class=o>[</span>0-31<span class=o>]</span>, <span class=nv>len</span><span class=o>=</span><span class=m>32</span> bits
</span></span><span class=line><span class=cl>D <span class=o>(</span>1159<span class=o>)</span> efuse: BLK4 REG2 <span class=o>[</span>0-31<span class=o>]</span>, <span class=nv>len</span><span class=o>=</span><span class=m>32</span> bits
</span></span><span class=line><span class=cl>D <span class=o>(</span>1164<span class=o>)</span> efuse: BLK4 REG3 <span class=o>[</span>0-31<span class=o>]</span>, <span class=nv>len</span><span class=o>=</span><span class=m>32</span> bits
</span></span><span class=line><span class=cl>D <span class=o>(</span>1168<span class=o>)</span> efuse: BLK4 REG4 <span class=o>[</span>0-31<span class=o>]</span>, <span class=nv>len</span><span class=o>=</span><span class=m>32</span> bits
</span></span><span class=line><span class=cl>D <span class=o>(</span>1172<span class=o>)</span> efuse: BLK4 REG5 <span class=o>[</span>0-31<span class=o>]</span>, <span class=nv>len</span><span class=o>=</span><span class=m>32</span> bits
</span></span><span class=line><span class=cl>D <span class=o>(</span>1176<span class=o>)</span> efuse: BLK4 REG6 <span class=o>[</span>0-31<span class=o>]</span>, <span class=nv>len</span><span class=o>=</span><span class=m>32</span> bits
</span></span><span class=line><span class=cl>D <span class=o>(</span>1180<span class=o>)</span> efuse: BLK4 REG7 <span class=o>[</span>0-31<span class=o>]</span>, <span class=nv>len</span><span class=o>=</span><span class=m>32</span> bits
</span></span><span class=line><span class=cl>I <span class=o>(</span>1184<span class=o>)</span> efuse: Writing EFUSE_BLK_KEY0 with purpose <span class=m>4</span>
</span></span><span class=line><span class=cl>D <span class=o>(</span>1189<span class=o>)</span> efuse: BLK0 REG2 <span class=o>[</span>24-27<span class=o>]</span>, <span class=nv>len</span><span class=o>=</span><span class=m>4</span> bits
</span></span><span class=line><span class=cl>D <span class=o>(</span>1193<span class=o>)</span> efuse: BLK0 REG0 <span class=o>[</span>8-8<span class=o>]</span>, <span class=nv>len</span><span class=o>=</span><span class=m>1</span> bits
</span></span><span class=line><span class=cl>D <span class=o>(</span>1197<span class=o>)</span> efuse: BLK0 REG1 <span class=o>[</span>0-0<span class=o>]</span>, <span class=nv>len</span><span class=o>=</span><span class=m>1</span> bits
</span></span><span class=line><span class=cl>D <span class=o>(</span>1201<span class=o>)</span> efuse: BLK0 REG0 <span class=o>[</span>23-23<span class=o>]</span>, <span class=nv>len</span><span class=o>=</span><span class=m>1</span> bits
</span></span><span class=line><span class=cl>D <span class=o>(</span>1205<span class=o>)</span> efuse: BLK4 REG0 <span class=o>[</span>0-31<span class=o>]</span>, <span class=nv>len</span><span class=o>=</span><span class=m>32</span> bits
</span></span><span class=line><span class=cl>D <span class=o>(</span>1209<span class=o>)</span> efuse: BLK4 REG1 <span class=o>[</span>0-31<span class=o>]</span>, <span class=nv>len</span><span class=o>=</span><span class=m>32</span> bits
</span></span><span class=line><span class=cl>D <span class=o>(</span>1213<span class=o>)</span> efuse: BLK4 REG2 <span class=o>[</span>0-31<span class=o>]</span>, <span class=nv>len</span><span class=o>=</span><span class=m>32</span> bits
</span></span><span class=line><span class=cl>D <span class=o>(</span>1217<span class=o>)</span> efuse: BLK4 REG3 <span class=o>[</span>0-31<span class=o>]</span>, <span class=nv>len</span><span class=o>=</span><span class=m>32</span> bits
</span></span><span class=line><span class=cl>D <span class=o>(</span>1221<span class=o>)</span> efuse: BLK4 REG4 <span class=o>[</span>0-31<span class=o>]</span>, <span class=nv>len</span><span class=o>=</span><span class=m>32</span> bits
</span></span><span class=line><span class=cl>D <span class=o>(</span>1225<span class=o>)</span> efuse: BLK4 REG5 <span class=o>[</span>0-31<span class=o>]</span>, <span class=nv>len</span><span class=o>=</span><span class=m>32</span> bits
</span></span><span class=line><span class=cl>D <span class=o>(</span>1229<span class=o>)</span> efuse: BLK4 REG6 <span class=o>[</span>0-31<span class=o>]</span>, <span class=nv>len</span><span class=o>=</span><span class=m>32</span> bits
</span></span><span class=line><span class=cl>D <span class=o>(</span>1233<span class=o>)</span> efuse: BLK4 REG7 <span class=o>[</span>0-31<span class=o>]</span>, <span class=nv>len</span><span class=o>=</span><span class=m>32</span> bits
</span></span><span class=line><span class=cl>D <span class=o>(</span>1237<span class=o>)</span> efuse: BLK4 REG0 <span class=o>[</span>0-31<span class=o>]</span>, <span class=nv>len</span><span class=o>=</span><span class=m>32</span> bits
</span></span><span class=line><span class=cl>D <span class=o>(</span>1241<span class=o>)</span> efuse: BLK4 REG1 <span class=o>[</span>0-31<span class=o>]</span>, <span class=nv>len</span><span class=o>=</span><span class=m>32</span> bits
</span></span><span class=line><span class=cl>D <span class=o>(</span>1245<span class=o>)</span> efuse: BLK4 REG2 <span class=o>[</span>0-31<span class=o>]</span>, <span class=nv>len</span><span class=o>=</span><span class=m>32</span> bits
</span></span><span class=line><span class=cl>D <span class=o>(</span>1250<span class=o>)</span> efuse: BLK4 REG3 <span class=o>[</span>0-31<span class=o>]</span>, <span class=nv>len</span><span class=o>=</span><span class=m>32</span> bits
</span></span><span class=line><span class=cl>D <span class=o>(</span>1254<span class=o>)</span> efuse: BLK4 REG4 <span class=o>[</span>0-31<span class=o>]</span>, <span class=nv>len</span><span class=o>=</span><span class=m>32</span> bits
</span></span><span class=line><span class=cl>D <span class=o>(</span>1258<span class=o>)</span> efuse: BLK4 REG5 <span class=o>[</span>0-31<span class=o>]</span>, <span class=nv>len</span><span class=o>=</span><span class=m>32</span> bits
</span></span><span class=line><span class=cl>D <span class=o>(</span>1262<span class=o>)</span> efuse: BLK4 REG6 <span class=o>[</span>0-31<span class=o>]</span>, <span class=nv>len</span><span class=o>=</span><span class=m>32</span> bits
</span></span><span class=line><span class=cl>D <span class=o>(</span>1266<span class=o>)</span> efuse: BLK4 REG7 <span class=o>[</span>0-31<span class=o>]</span>, <span class=nv>len</span><span class=o>=</span><span class=m>32</span> bits
</span></span><span class=line><span class=cl>D <span class=o>(</span>1270<span class=o>)</span> efuse: BLK0 REG0 <span class=o>[</span>23-23<span class=o>]</span>, <span class=nv>len</span><span class=o>=</span><span class=m>1</span> bits
</span></span><span class=line><span class=cl>D <span class=o>(</span>1274<span class=o>)</span> efuse: BLK0 REG0 <span class=o>[</span>23-23<span class=o>]</span>, <span class=nv>len</span><span class=o>=</span><span class=m>1</span> bits
</span></span><span class=line><span class=cl>D <span class=o>(</span>1278<span class=o>)</span> efuse: BLK0 REG1 <span class=o>[</span>0-0<span class=o>]</span>, <span class=nv>len</span><span class=o>=</span><span class=m>1</span> bits
</span></span><span class=line><span class=cl>D <span class=o>(</span>1282<span class=o>)</span> efuse: BLK0 REG1 <span class=o>[</span>0-0<span class=o>]</span>, <span class=nv>len</span><span class=o>=</span><span class=m>1</span> bits
</span></span><span class=line><span class=cl>D <span class=o>(</span>1286<span class=o>)</span> efuse: BLK0 REG2 <span class=o>[</span>24-27<span class=o>]</span>, <span class=nv>len</span><span class=o>=</span><span class=m>4</span> bits
</span></span><span class=line><span class=cl>D <span class=o>(</span>1290<span class=o>)</span> efuse: BLK0 REG0 <span class=o>[</span>8-8<span class=o>]</span>, <span class=nv>len</span><span class=o>=</span><span class=m>1</span> bits
</span></span><span class=line><span class=cl>D <span class=o>(</span>1294<span class=o>)</span> efuse: BLK0 REG0 <span class=o>[</span>8-8<span class=o>]</span>, <span class=nv>len</span><span class=o>=</span><span class=m>1</span> bits
</span></span><span class=line><span class=cl>W <span class=o>(</span>1298<span class=o>)</span> flash_encrypt: Not disabling UART bootloader encryption
</span></span><span class=line><span class=cl>I <span class=o>(</span>1304<span class=o>)</span> flash_encrypt: Disable UART bootloader cache...
</span></span><span class=line><span class=cl>D <span class=o>(</span>1309<span class=o>)</span> efuse: BLK0 REG1 <span class=o>[</span>10-10<span class=o>]</span>, <span class=nv>len</span><span class=o>=</span><span class=m>1</span> bits
</span></span><span class=line><span class=cl>D <span class=o>(</span>1313<span class=o>)</span> efuse: BLK0 REG1 <span class=o>[</span>10-10<span class=o>]</span>, <span class=nv>len</span><span class=o>=</span><span class=m>1</span> bits
</span></span><span class=line><span class=cl>I <span class=o>(</span>1317<span class=o>)</span> flash_encrypt: Disable JTAG...
</span></span><span class=line><span class=cl>D <span class=o>(</span>1320<span class=o>)</span> efuse: BLK0 REG1 <span class=o>[</span>19-19<span class=o>]</span>, <span class=nv>len</span><span class=o>=</span><span class=m>1</span> bits
</span></span><span class=line><span class=cl>D <span class=o>(</span>1324<span class=o>)</span> efuse: BLK0 REG1 <span class=o>[</span>19-19<span class=o>]</span>, <span class=nv>len</span><span class=o>=</span><span class=m>1</span> bits
</span></span><span class=line><span class=cl>D <span class=o>(</span>1328<span class=o>)</span> efuse: BLK0 REG1 <span class=o>[</span>9-9<span class=o>]</span>, <span class=nv>len</span><span class=o>=</span><span class=m>1</span> bits
</span></span><span class=line><span class=cl>D <span class=o>(</span>1332<span class=o>)</span> efuse: BLK0 REG1 <span class=o>[</span>9-9<span class=o>]</span>, <span class=nv>len</span><span class=o>=</span><span class=m>1</span> bits
</span></span><span class=line><span class=cl>D <span class=o>(</span>1336<span class=o>)</span> efuse: BLK0 REG4 <span class=o>[</span>1-1<span class=o>]</span>, <span class=nv>len</span><span class=o>=</span><span class=m>1</span> bits
</span></span><span class=line><span class=cl>D <span class=o>(</span>1340<span class=o>)</span> efuse: BLK0 REG4 <span class=o>[</span>1-1<span class=o>]</span>, <span class=nv>len</span><span class=o>=</span><span class=m>1</span> bits
</span></span><span class=line><span class=cl>I <span class=o>(</span>1345<span class=o>)</span> efuse: BURN BLOCK4
</span></span><span class=line><span class=cl>I <span class=o>(</span>1350<span class=o>)</span> efuse: BURN BLOCK4 - OK <span class=o>(</span>write <span class=nv>block</span> <span class=o>==</span> <span class=nb>read</span> block<span class=o>)</span>
</span></span><span class=line><span class=cl>I <span class=o>(</span>1352<span class=o>)</span> efuse: BURN BLOCK0
</span></span><span class=line><span class=cl>I <span class=o>(</span>1357<span class=o>)</span> efuse: BURN BLOCK0 - OK <span class=o>(</span>all write block bits are <span class=nb>set</span><span class=o>)</span>
</span></span><span class=line><span class=cl>I <span class=o>(</span>1360<span class=o>)</span> efuse: Batch mode. Prepared fields are committed
</span></span><span class=line><span class=cl>D <span class=o>(</span>1365<span class=o>)</span> esp_image: reading image header @ 0x0
</span></span><span class=line><span class=cl>D <span class=o>(</span>1369<span class=o>)</span> bootloader_flash: mmu <span class=nb>set</span> block <span class=nv>paddr</span><span class=o>=</span>0x00000000 <span class=o>(</span>was 0x00100000<span class=o>)</span>
</span></span><span class=line><span class=cl>D <span class=o>(</span>1376<span class=o>)</span> esp_image: image header: 0xe9 0x03 0x02 0x02 403cc71a
</span></span><span class=line><span class=cl>V <span class=o>(</span>1382<span class=o>)</span> esp_image: loading segment header <span class=m>0</span> at offset 0x18
</span></span><span class=line><span class=cl>V <span class=o>(</span>1387<span class=o>)</span> esp_image: segment data length 0x32e8 data starts 0x20
</span></span><span class=line><span class=cl>V <span class=o>(</span>1393<span class=o>)</span> esp_image: MMU page size 0x10000
</span></span><span class=line><span class=cl>V <span class=o>(</span>1396<span class=o>)</span> esp_image: segment <span class=m>0</span> map_segment <span class=m>0</span> segment_data_offs 0x20 load_addr 0x3fcd5990
</span></span><span class=line><span class=cl>I <span class=o>(</span>1404<span class=o>)</span> esp_image: segment 0: <span class=nv>paddr</span><span class=o>=</span><span class=m>00000020</span> <span class=nv>vaddr</span><span class=o>=</span>3fcd5990 <span class=nv>size</span><span class=o>=</span>032e8h <span class=o>(</span> 13032<span class=o>)</span>
</span></span><span class=line><span class=cl>D <span class=o>(</span>1411<span class=o>)</span> esp_image: free data page_count 0x00000080
</span></span><span class=line><span class=cl>D <span class=o>(</span>1416<span class=o>)</span> bootloader_flash: rodata starts from <span class=nv>paddr</span><span class=o>=</span>0x00000020, <span class=nv>size</span><span class=o>=</span>0x32e8, will be mapped to <span class=nv>vaddr</span><span class=o>=</span>0x3c000000
</span></span><span class=line><span class=cl>V <span class=o>(</span>1426<span class=o>)</span> bootloader_flash: after mapping, starting from <span class=nv>paddr</span><span class=o>=</span>0x00000000 and <span class=nv>vaddr</span><span class=o>=</span>0x3c000000, 0x10000 bytes are mapped
</span></span><span class=line><span class=cl>V <span class=o>(</span>1437<span class=o>)</span> esp_image: loading segment header <span class=m>1</span> at offset 0x3308
</span></span><span class=line><span class=cl>D <span class=o>(</span>1442<span class=o>)</span> bootloader_flash: mmu <span class=nb>set</span> block <span class=nv>paddr</span><span class=o>=</span>0x00000000 <span class=o>(</span>was 0xffffffff<span class=o>)</span>
</span></span><span class=line><span class=cl>V <span class=o>(</span>1448<span class=o>)</span> esp_image: segment data length 0xcfc data starts 0x3310
</span></span><span class=line><span class=cl>V <span class=o>(</span>1454<span class=o>)</span> esp_image: MMU page size 0x10000
</span></span><span class=line><span class=cl>V <span class=o>(</span>1458<span class=o>)</span> esp_image: segment <span class=m>1</span> map_segment <span class=m>0</span> segment_data_offs 0x3310 load_addr 0x403cc710
</span></span><span class=line><span class=cl>I <span class=o>(</span>1466<span class=o>)</span> esp_image: segment 1: <span class=nv>paddr</span><span class=o>=</span><span class=m>00003310</span> <span class=nv>vaddr</span><span class=o>=</span>403cc710 <span class=nv>size</span><span class=o>=</span>00cfch <span class=o>(</span>  3324<span class=o>)</span>
</span></span><span class=line><span class=cl>D <span class=o>(</span>1473<span class=o>)</span> esp_image: free data page_count 0x00000080
</span></span><span class=line><span class=cl>D <span class=o>(</span>1477<span class=o>)</span> bootloader_flash: rodata starts from <span class=nv>paddr</span><span class=o>=</span>0x00003310, <span class=nv>size</span><span class=o>=</span>0xcfc, will be mapped to <span class=nv>vaddr</span><span class=o>=</span>0x3c000000
</span></span><span class=line><span class=cl>V <span class=o>(</span>1487<span class=o>)</span> bootloader_flash: after mapping, starting from <span class=nv>paddr</span><span class=o>=</span>0x00000000 and <span class=nv>vaddr</span><span class=o>=</span>0x3c000000, 0x10000 bytes are mapped
</span></span><span class=line><span class=cl>V <span class=o>(</span>1498<span class=o>)</span> esp_image: loading segment header <span class=m>2</span> at offset 0x400c
</span></span><span class=line><span class=cl>D <span class=o>(</span>1503<span class=o>)</span> bootloader_flash: mmu <span class=nb>set</span> block <span class=nv>paddr</span><span class=o>=</span>0x00000000 <span class=o>(</span>was 0xffffffff<span class=o>)</span>
</span></span><span class=line><span class=cl>V <span class=o>(</span>1510<span class=o>)</span> esp_image: segment data length 0x51b8 data starts 0x4014
</span></span><span class=line><span class=cl>V <span class=o>(</span>1516<span class=o>)</span> esp_image: MMU page size 0x10000
</span></span><span class=line><span class=cl>V <span class=o>(</span>1519<span class=o>)</span> esp_image: segment <span class=m>2</span> map_segment <span class=m>0</span> segment_data_offs 0x4014 load_addr 0x403ce710
</span></span><span class=line><span class=cl>I <span class=o>(</span>1527<span class=o>)</span> esp_image: segment 2: <span class=nv>paddr</span><span class=o>=</span><span class=m>00004014</span> <span class=nv>vaddr</span><span class=o>=</span>403ce710 <span class=nv>size</span><span class=o>=</span>051b8h <span class=o>(</span> 20920<span class=o>)</span>
</span></span><span class=line><span class=cl>D <span class=o>(</span>1535<span class=o>)</span> esp_image: free data page_count 0x00000080
</span></span><span class=line><span class=cl>D <span class=o>(</span>1539<span class=o>)</span> bootloader_flash: rodata starts from <span class=nv>paddr</span><span class=o>=</span>0x00004014, <span class=nv>size</span><span class=o>=</span>0x51b8, will be mapped to <span class=nv>vaddr</span><span class=o>=</span>0x3c000000
</span></span><span class=line><span class=cl>V <span class=o>(</span>1549<span class=o>)</span> bootloader_flash: after mapping, starting from <span class=nv>paddr</span><span class=o>=</span>0x00000000 and <span class=nv>vaddr</span><span class=o>=</span>0x3c000000, 0x10000 bytes are mapped
</span></span><span class=line><span class=cl>V <span class=o>(</span>1561<span class=o>)</span> esp_image: image start 0x00000000 end of last section 0x000091cc
</span></span><span class=line><span class=cl>D <span class=o>(</span>1566<span class=o>)</span> bootloader_flash: mmu <span class=nb>set</span> block <span class=nv>paddr</span><span class=o>=</span>0x00000000 <span class=o>(</span>was 0xffffffff<span class=o>)</span>
</span></span><span class=line><span class=cl>D <span class=o>(</span>1573<span class=o>)</span> flash_encrypt: bootloader is plaintext. Encrypting...
</span></span><span class=line><span class=cl>I <span class=o>(</span>2151<span class=o>)</span> flash_encrypt: bootloader encrypted successfully
</span></span><span class=line><span class=cl>D <span class=o>(</span>2151<span class=o>)</span> flash_parts: partition table verified, <span class=m>7</span> entries
</span></span><span class=line><span class=cl>D <span class=o>(</span>2151<span class=o>)</span> flash_encrypt: partition table is plaintext. Encrypting...
</span></span><span class=line><span class=cl>I <span class=o>(</span>2205<span class=o>)</span> flash_encrypt: partition table encrypted and loaded successfully
</span></span><span class=line><span class=cl>I <span class=o>(</span>2206<span class=o>)</span> flash_encrypt: Encrypting partition <span class=m>1</span> at offset 0x14000 <span class=o>(</span>length 0x2000<span class=o>)</span>...
</span></span><span class=line><span class=cl>I <span class=o>(</span>2331<span class=o>)</span> flash_encrypt: Done encrypting
</span></span><span class=line><span class=cl>D <span class=o>(</span>2331<span class=o>)</span> esp_image: reading image header @ 0x20000
</span></span><span class=line><span class=cl>D <span class=o>(</span>2331<span class=o>)</span> bootloader_flash: mmu <span class=nb>set</span> block <span class=nv>paddr</span><span class=o>=</span>0x00020000 <span class=o>(</span>was 0x00000000<span class=o>)</span>
</span></span><span class=line><span class=cl>D <span class=o>(</span>2334<span class=o>)</span> esp_image: image header: 0xe9 0x06 0x02 0x02 403802ea
</span></span><span class=line><span class=cl>V <span class=o>(</span>2340<span class=o>)</span> esp_image: loading segment header <span class=m>0</span> at offset 0x20018
</span></span><span class=line><span class=cl>V <span class=o>(</span>2345<span class=o>)</span> esp_image: segment data length 0x1fd24 data starts 0x20020
</span></span><span class=line><span class=cl>V <span class=o>(</span>2351<span class=o>)</span> esp_image: MMU page size 0x10000
</span></span><span class=line><span class=cl>V <span class=o>(</span>2355<span class=o>)</span> esp_image: segment <span class=m>0</span> map_segment <span class=m>1</span> segment_data_offs 0x20020 load_addr 0x3c0c0020
</span></span><span class=line><span class=cl>I <span class=o>(</span>2363<span class=o>)</span> esp_image: segment 0: <span class=nv>paddr</span><span class=o>=</span><span class=m>00020020</span> <span class=nv>vaddr</span><span class=o>=</span>3c0c0020 <span class=nv>size</span><span class=o>=</span>1fd24h <span class=o>(</span>130340<span class=o>)</span> map
</span></span><span class=line><span class=cl>D <span class=o>(</span>2370<span class=o>)</span> esp_image: free data page_count 0x00000080
</span></span><span class=line><span class=cl>D <span class=o>(</span>2375<span class=o>)</span> bootloader_flash: rodata starts from <span class=nv>paddr</span><span class=o>=</span>0x00020020, <span class=nv>size</span><span class=o>=</span>0x1fd24, will be mapped to <span class=nv>vaddr</span><span class=o>=</span>0x3c000000
</span></span><span class=line><span class=cl>V <span class=o>(</span>2385<span class=o>)</span> bootloader_flash: after mapping, starting from <span class=nv>paddr</span><span class=o>=</span>0x00020000 and <span class=nv>vaddr</span><span class=o>=</span>0x3c000000, 0x20000 bytes are mapped
</span></span><span class=line><span class=cl>V <span class=o>(</span>2416<span class=o>)</span> esp_image: loading segment header <span class=m>1</span> at offset 0x3fd44
</span></span><span class=line><span class=cl>D <span class=o>(</span>2416<span class=o>)</span> bootloader_flash: mmu <span class=nb>set</span> block <span class=nv>paddr</span><span class=o>=</span>0x00030000 <span class=o>(</span>was 0xffffffff<span class=o>)</span>
</span></span><span class=line><span class=cl>V <span class=o>(</span>2417<span class=o>)</span> esp_image: segment data length 0x2cc data starts 0x3fd4c
</span></span><span class=line><span class=cl>V <span class=o>(</span>2423<span class=o>)</span> esp_image: MMU page size 0x10000
</span></span><span class=line><span class=cl>V <span class=o>(</span>2427<span class=o>)</span> esp_image: segment <span class=m>1</span> map_segment <span class=m>0</span> segment_data_offs 0x3fd4c load_addr 0x3fc93e00
</span></span><span class=line><span class=cl>I <span class=o>(</span>2435<span class=o>)</span> esp_image: segment 1: <span class=nv>paddr</span><span class=o>=</span>0003fd4c <span class=nv>vaddr</span><span class=o>=</span>3fc93e00 <span class=nv>size</span><span class=o>=</span>002cch <span class=o>(</span>   716<span class=o>)</span>
</span></span><span class=line><span class=cl>D <span class=o>(</span>2442<span class=o>)</span> esp_image: free data page_count 0x00000080
</span></span><span class=line><span class=cl>D <span class=o>(</span>2447<span class=o>)</span> bootloader_flash: rodata starts from <span class=nv>paddr</span><span class=o>=</span>0x0003fd4c, <span class=nv>size</span><span class=o>=</span>0x2cc, will be mapped to <span class=nv>vaddr</span><span class=o>=</span>0x3c000000
</span></span><span class=line><span class=cl>V <span class=o>(</span>2456<span class=o>)</span> bootloader_flash: after mapping, starting from <span class=nv>paddr</span><span class=o>=</span>0x00030000 and <span class=nv>vaddr</span><span class=o>=</span>0x3c000000, 0x20000 bytes are mapped
</span></span><span class=line><span class=cl>V <span class=o>(</span>2467<span class=o>)</span> esp_image: loading segment header <span class=m>2</span> at offset 0x40018
</span></span><span class=line><span class=cl>D <span class=o>(</span>2472<span class=o>)</span> bootloader_flash: mmu <span class=nb>set</span> block <span class=nv>paddr</span><span class=o>=</span>0x00040000 <span class=o>(</span>was 0xffffffff<span class=o>)</span>
</span></span><span class=line><span class=cl>V <span class=o>(</span>2479<span class=o>)</span> esp_image: segment data length 0xb4b94 data starts 0x40020
</span></span><span class=line><span class=cl>V <span class=o>(</span>2485<span class=o>)</span> esp_image: MMU page size 0x10000
</span></span><span class=line><span class=cl>V <span class=o>(</span>2489<span class=o>)</span> esp_image: segment <span class=m>2</span> map_segment <span class=m>1</span> segment_data_offs 0x40020 load_addr 0x42000020
</span></span><span class=line><span class=cl>--- 0x42000020: esp_app_format_init_elf_sha256 at /Users/francesco/esp/v5.4.2/esp-idf/components/esp_app_format/esp_app_desc.c:88
</span></span><span class=line><span class=cl>
</span></span><span class=line><span class=cl>I <span class=o>(</span>2497<span class=o>)</span> esp_image: segment 2: <span class=nv>paddr</span><span class=o>=</span><span class=m>00040020</span> <span class=nv>vaddr</span><span class=o>=</span><span class=m>42000020</span> <span class=nv>size</span><span class=o>=</span>b4b94h <span class=o>(</span>740244<span class=o>)</span> map
</span></span><span class=line><span class=cl>D <span class=o>(</span>2504<span class=o>)</span> esp_image: free data page_count 0x00000080
</span></span><span class=line><span class=cl>D <span class=o>(</span>2509<span class=o>)</span> bootloader_flash: rodata starts from <span class=nv>paddr</span><span class=o>=</span>0x00040020, <span class=nv>size</span><span class=o>=</span>0xb4b94, will be mapped to <span class=nv>vaddr</span><span class=o>=</span>0x3c000000
</span></span><span class=line><span class=cl>V <span class=o>(</span>2519<span class=o>)</span> bootloader_flash: after mapping, starting from <span class=nv>paddr</span><span class=o>=</span>0x00040000 and <span class=nv>vaddr</span><span class=o>=</span>0x3c000000, 0xc0000 bytes are mapped
</span></span><span class=line><span class=cl>V <span class=o>(</span>2647<span class=o>)</span> esp_image: loading segment header <span class=m>3</span> at offset 0xf4bb4
</span></span><span class=line><span class=cl>D <span class=o>(</span>2647<span class=o>)</span> bootloader_flash: mmu <span class=nb>set</span> block <span class=nv>paddr</span><span class=o>=</span>0x000f0000 <span class=o>(</span>was 0xffffffff<span class=o>)</span>
</span></span><span class=line><span class=cl>V <span class=o>(</span>2648<span class=o>)</span> esp_image: segment data length 0x2c24 data starts 0xf4bbc
</span></span><span class=line><span class=cl>V <span class=o>(</span>2654<span class=o>)</span> esp_image: MMU page size 0x10000
</span></span><span class=line><span class=cl>V <span class=o>(</span>2658<span class=o>)</span> esp_image: segment <span class=m>3</span> map_segment <span class=m>0</span> segment_data_offs 0xf4bbc load_addr 0x3fc940cc
</span></span><span class=line><span class=cl>I <span class=o>(</span>2666<span class=o>)</span> esp_image: segment 3: <span class=nv>paddr</span><span class=o>=</span>000f4bbc <span class=nv>vaddr</span><span class=o>=</span>3fc940cc <span class=nv>size</span><span class=o>=</span>02c24h <span class=o>(</span> 11300<span class=o>)</span>
</span></span><span class=line><span class=cl>D <span class=o>(</span>2673<span class=o>)</span> esp_image: free data page_count 0x00000080
</span></span><span class=line><span class=cl>D <span class=o>(</span>2678<span class=o>)</span> bootloader_flash: rodata starts from <span class=nv>paddr</span><span class=o>=</span>0x000f4bbc, <span class=nv>size</span><span class=o>=</span>0x2c24, will be mapped to <span class=nv>vaddr</span><span class=o>=</span>0x3c000000
</span></span><span class=line><span class=cl>V <span class=o>(</span>2687<span class=o>)</span> bootloader_flash: after mapping, starting from <span class=nv>paddr</span><span class=o>=</span>0x000f0000 and <span class=nv>vaddr</span><span class=o>=</span>0x3c000000, 0x10000 bytes are mapped
</span></span><span class=line><span class=cl>V <span class=o>(</span>2700<span class=o>)</span> esp_image: loading segment header <span class=m>4</span> at offset 0xf77e0
</span></span><span class=line><span class=cl>D <span class=o>(</span>2703<span class=o>)</span> bootloader_flash: mmu <span class=nb>set</span> block <span class=nv>paddr</span><span class=o>=</span>0x000f0000 <span class=o>(</span>was 0xffffffff<span class=o>)</span>
</span></span><span class=line><span class=cl>V <span class=o>(</span>2710<span class=o>)</span> esp_image: segment data length 0x13cc8 data starts 0xf77e8
</span></span><span class=line><span class=cl>V <span class=o>(</span>2716<span class=o>)</span> esp_image: MMU page size 0x10000
</span></span><span class=line><span class=cl>V <span class=o>(</span>2720<span class=o>)</span> esp_image: segment <span class=m>4</span> map_segment <span class=m>0</span> segment_data_offs 0xf77e8 load_addr 0x40380000
</span></span><span class=line><span class=cl>--- 0x40380000: _vector_table at /Users/francesco/esp/v5.4.2/esp-idf/components/riscv/vectors_intc.S:54
</span></span><span class=line><span class=cl>
</span></span><span class=line><span class=cl>I <span class=o>(</span>2728<span class=o>)</span> esp_image: segment 4: <span class=nv>paddr</span><span class=o>=</span>000f77e8 <span class=nv>vaddr</span><span class=o>=</span><span class=m>40380000</span> <span class=nv>size</span><span class=o>=</span>13cc8h <span class=o>(</span> 81096<span class=o>)</span>
</span></span><span class=line><span class=cl>D <span class=o>(</span>2735<span class=o>)</span> esp_image: free data page_count 0x00000080
</span></span><span class=line><span class=cl>D <span class=o>(</span>2740<span class=o>)</span> bootloader_flash: rodata starts from <span class=nv>paddr</span><span class=o>=</span>0x000f77e8, <span class=nv>size</span><span class=o>=</span>0x13cc8, will be mapped to <span class=nv>vaddr</span><span class=o>=</span>0x3c000000
</span></span><span class=line><span class=cl>V <span class=o>(</span>2750<span class=o>)</span> bootloader_flash: after mapping, starting from <span class=nv>paddr</span><span class=o>=</span>0x000f0000 and <span class=nv>vaddr</span><span class=o>=</span>0x3c000000, 0x20000 bytes are mapped
</span></span><span class=line><span class=cl>V <span class=o>(</span>2773<span class=o>)</span> esp_image: loading segment header <span class=m>5</span> at offset 0x10b4b0
</span></span><span class=line><span class=cl>D <span class=o>(</span>2773<span class=o>)</span> bootloader_flash: mmu <span class=nb>set</span> block <span class=nv>paddr</span><span class=o>=</span>0x00100000 <span class=o>(</span>was 0xffffffff<span class=o>)</span>
</span></span><span class=line><span class=cl>V <span class=o>(</span>2774<span class=o>)</span> esp_image: segment data length 0x1c data starts 0x10b4b8
</span></span><span class=line><span class=cl>V <span class=o>(</span>2780<span class=o>)</span> esp_image: MMU page size 0x10000
</span></span><span class=line><span class=cl>V <span class=o>(</span>2784<span class=o>)</span> esp_image: segment <span class=m>5</span> map_segment <span class=m>0</span> segment_data_offs 0x10b4b8 load_addr 0x50000000
</span></span><span class=line><span class=cl>I <span class=o>(</span>2792<span class=o>)</span> esp_image: segment 5: <span class=nv>paddr</span><span class=o>=</span>0010b4b8 <span class=nv>vaddr</span><span class=o>=</span><span class=m>50000000</span> <span class=nv>size</span><span class=o>=</span>0001ch <span class=o>(</span>    28<span class=o>)</span>
</span></span><span class=line><span class=cl>D <span class=o>(</span>2799<span class=o>)</span> esp_image: free data page_count 0x00000080
</span></span><span class=line><span class=cl>D <span class=o>(</span>2804<span class=o>)</span> bootloader_flash: rodata starts from <span class=nv>paddr</span><span class=o>=</span>0x0010b4b8, <span class=nv>size</span><span class=o>=</span>0x1c, will be mapped to <span class=nv>vaddr</span><span class=o>=</span>0x3c000000
</span></span><span class=line><span class=cl>V <span class=o>(</span>2813<span class=o>)</span> bootloader_flash: after mapping, starting from <span class=nv>paddr</span><span class=o>=</span>0x00100000 and <span class=nv>vaddr</span><span class=o>=</span>0x3c000000, 0x10000 bytes are mapped
</span></span><span class=line><span class=cl>V <span class=o>(</span>2824<span class=o>)</span> esp_image: image start 0x00020000 end of last section 0x0010b4d4
</span></span><span class=line><span class=cl>D <span class=o>(</span>2830<span class=o>)</span> bootloader_flash: mmu <span class=nb>set</span> block <span class=nv>paddr</span><span class=o>=</span>0x00100000 <span class=o>(</span>was 0xffffffff<span class=o>)</span>
</span></span><span class=line><span class=cl>D <span class=o>(</span>2837<span class=o>)</span> boot: Calculated hash: 95320d19f00e1b0ae9da94d51f205ea7a1731fc9a3252e2a61a665c109798d46
</span></span><span class=line><span class=cl>I <span class=o>(</span>2845<span class=o>)</span> flash_encrypt: Encrypting partition <span class=m>3</span> at offset 0x20000 <span class=o>(</span>length 0xeb500<span class=o>)</span>...
</span></span><span class=line><span class=cl>I <span class=o>(</span>16131<span class=o>)</span> flash_encrypt: Done encrypting
</span></span><span class=line><span class=cl>D <span class=o>(</span>16131<span class=o>)</span> esp_image: reading image header @ 0x120000
</span></span><span class=line><span class=cl>D <span class=o>(</span>16131<span class=o>)</span> bootloader_flash: mmu <span class=nb>set</span> block <span class=nv>paddr</span><span class=o>=</span>0x00120000 <span class=o>(</span>was 0x00100000<span class=o>)</span>
</span></span><span class=line><span class=cl>D <span class=o>(</span>16135<span class=o>)</span> esp_image: image header: 0x09 0xe5 0x92 0x04 10ef8522
</span></span><span class=line><span class=cl>E <span class=o>(</span>16140<span class=o>)</span> esp_image: image at 0x120000 has invalid magic byte <span class=o>(</span>nothing flashed here?<span class=o>)</span>
</span></span><span class=line><span class=cl>D <span class=o>(</span>16148<span class=o>)</span> esp_image: reading image header @ 0x220000
</span></span><span class=line><span class=cl>D <span class=o>(</span>16153<span class=o>)</span> bootloader_flash: mmu <span class=nb>set</span> block <span class=nv>paddr</span><span class=o>=</span>0x00220000 <span class=o>(</span>was 0x00120000<span class=o>)</span>
</span></span><span class=line><span class=cl>D <span class=o>(</span>16159<span class=o>)</span> esp_image: image header: 0xff 0xff 0xff 0x0f ffffffff
</span></span><span class=line><span class=cl>E <span class=o>(</span>16165<span class=o>)</span> esp_image: image at 0x220000 has invalid magic byte <span class=o>(</span>nothing flashed here?<span class=o>)</span>
</span></span><span class=line><span class=cl>D <span class=o>(</span>16172<span class=o>)</span> flash_encrypt: All flash regions checked <span class=k>for</span> encryption pass
</span></span><span class=line><span class=cl>D <span class=o>(</span>16179<span class=o>)</span> efuse: BLK0 REG0 <span class=o>[</span>4-4<span class=o>]</span>, <span class=nv>len</span><span class=o>=</span><span class=m>1</span> bits
</span></span><span class=line><span class=cl>D <span class=o>(</span>16183<span class=o>)</span> efuse: BLK0 REG2 <span class=o>[</span>18-20<span class=o>]</span>, <span class=nv>len</span><span class=o>=</span><span class=m>3</span> bits
</span></span><span class=line><span class=cl>D <span class=o>(</span>16187<span class=o>)</span> flash_encrypt: CRYPT_CNT <span class=m>0</span> -&gt; <span class=m>1</span>
</span></span><span class=line><span class=cl>D <span class=o>(</span>16191<span class=o>)</span> efuse: BLK0 REG2 <span class=o>[</span>18-20<span class=o>]</span>, <span class=nv>len</span><span class=o>=</span><span class=m>3</span> bits
</span></span><span class=line><span class=cl>I <span class=o>(</span>16195<span class=o>)</span> efuse: BURN BLOCK0
</span></span><span class=line><span class=cl>I <span class=o>(</span>16200<span class=o>)</span> efuse: BURN BLOCK0 - OK <span class=o>(</span>all write block bits are <span class=nb>set</span><span class=o>)</span>
</span></span><span class=line><span class=cl>I <span class=o>(</span>16204<span class=o>)</span> flash_encrypt: Flash encryption completed
</span></span><span class=line><span class=cl>I <span class=o>(</span>16208<span class=o>)</span> boot: Resetting with flash encryption enabled...
</span></span><span class=line><span class=cl>ESP-ROM:esp32c3-api1-20210207
</span></span><span class=line><span class=cl>Build:Feb  <span class=m>7</span> <span class=m>2021</span>
</span></span><span class=line><span class=cl>rst:0x3 <span class=o>(</span>RTC_SW_SYS_RST<span class=o>)</span>,boot:0xc <span class=o>(</span>SPI_FAST_FLASH_BOOT<span class=o>)</span>
</span></span><span class=line><span class=cl>Saved PC:0x40048b82
</span></span><span class=line><span class=cl>--- 0x40048b82: ets_secure_boot_verify_bootloader_with_keys in ROM
</span></span><span class=line><span class=cl>
</span></span><span class=line><span class=cl>SPIWP:0xee
</span></span><span class=line><span class=cl>mode:DIO, clock div:1
</span></span><span class=line><span class=cl>load:0x3fcd5990,len:0x32e8
</span></span><span class=line><span class=cl>load:0x403cc710,len:0xcfc
</span></span><span class=line><span class=cl>load:0x403ce710,len:0x51b8
</span></span><span class=line><span class=cl>entry 0x403cc71a
</span></span><span class=line><span class=cl>I <span class=o>(</span>31<span class=o>)</span> boot: ESP-IDF v5.4.2-dirty 2nd stage bootloader
</span></span><span class=line><span class=cl>I <span class=o>(</span>31<span class=o>)</span> boot: compile <span class=nb>time</span> Jul <span class=m>22</span> <span class=m>2025</span> 09:21:12
</span></span><span class=line><span class=cl>D <span class=o>(</span>31<span class=o>)</span> bootloader_flash: XMC chip detected by RDID <span class=o>(</span>00204016<span class=o>)</span>, skip.
</span></span><span class=line><span class=cl>D <span class=o>(</span>35<span class=o>)</span> bootloader_flash: mmu <span class=nb>set</span> block <span class=nv>paddr</span><span class=o>=</span>0x00000000 <span class=o>(</span>was 0xffffffff<span class=o>)</span>
</span></span><span class=line><span class=cl>I <span class=o>(</span>41<span class=o>)</span> boot: chip revision: v0.3
</span></span><span class=line><span class=cl>I <span class=o>(</span>44<span class=o>)</span> boot: efuse block revision: v1.1
</span></span><span class=line><span class=cl>D <span class=o>(</span>48<span class=o>)</span> boot.esp32c3: magic e9
</span></span><span class=line><span class=cl>D <span class=o>(</span>51<span class=o>)</span> boot.esp32c3: segments <span class=m>03</span>
</span></span><span class=line><span class=cl>D <span class=o>(</span>53<span class=o>)</span> boot.esp32c3: spi_mode <span class=m>02</span>
</span></span><span class=line><span class=cl>D <span class=o>(</span>56<span class=o>)</span> boot.esp32c3: spi_speed 0f
</span></span><span class=line><span class=cl>D <span class=o>(</span>59<span class=o>)</span> boot.esp32c3: spi_size <span class=m>02</span>
</span></span><span class=line><span class=cl>I <span class=o>(</span>62<span class=o>)</span> boot.esp32c3: SPI Speed      : 80MHz
</span></span><span class=line><span class=cl>I <span class=o>(</span>66<span class=o>)</span> boot.esp32c3: SPI Mode       : DIO
</span></span><span class=line><span class=cl>I <span class=o>(</span>70<span class=o>)</span> boot.esp32c3: SPI Flash Size : 4MB
</span></span><span class=line><span class=cl>D <span class=o>(</span>74<span class=o>)</span> boot: Enabling RTCWDT<span class=o>(</span><span class=m>9000</span> ms<span class=o>)</span>
</span></span><span class=line><span class=cl>I <span class=o>(</span>77<span class=o>)</span> boot: Enabling RNG early entropy source...
</span></span><span class=line><span class=cl>D <span class=o>(</span>82<span class=o>)</span> bootloader_flash: rodata starts from <span class=nv>paddr</span><span class=o>=</span>0x0000f000, <span class=nv>size</span><span class=o>=</span>0xc00, will be mapped to <span class=nv>vaddr</span><span class=o>=</span>0x3c000000
</span></span><span class=line><span class=cl>V <span class=o>(</span>91<span class=o>)</span> bootloader_flash: after mapping, starting from <span class=nv>paddr</span><span class=o>=</span>0x00000000 and <span class=nv>vaddr</span><span class=o>=</span>0x3c000000, 0x10000 bytes are mapped
</span></span><span class=line><span class=cl>D <span class=o>(</span>101<span class=o>)</span> boot: mapped partition table 0xf000 at 0x3c00f000
</span></span><span class=line><span class=cl>D <span class=o>(</span>107<span class=o>)</span> flash_parts: partition table verified, <span class=m>7</span> entries
</span></span><span class=line><span class=cl>I <span class=o>(</span>112<span class=o>)</span> boot: Partition Table:
</span></span><span class=line><span class=cl>I <span class=o>(</span>114<span class=o>)</span> boot: <span class=c1>## Label            Usage          Type ST Offset   Length</span>
</span></span><span class=line><span class=cl>D <span class=o>(</span>121<span class=o>)</span> boot: load partition table entry 0x3c00f000
</span></span><span class=line><span class=cl>D <span class=o>(</span>125<span class=o>)</span> boot: <span class=nv>type</span><span class=o>=</span><span class=m>1</span> <span class=nv>subtype</span><span class=o>=</span><span class=m>2</span>
</span></span><span class=line><span class=cl>I <span class=o>(</span>128<span class=o>)</span> boot:  <span class=m>0</span> nvs              WiFi data        <span class=m>01</span> <span class=m>02</span> <span class=m>00010000</span> <span class=m>00004000</span>
</span></span><span class=line><span class=cl>D <span class=o>(</span>135<span class=o>)</span> boot: load partition table entry 0x3c00f020
</span></span><span class=line><span class=cl>D <span class=o>(</span>139<span class=o>)</span> boot: <span class=nv>type</span><span class=o>=</span><span class=m>1</span> <span class=nv>subtype</span><span class=o>=</span><span class=m>0</span>
</span></span><span class=line><span class=cl>I <span class=o>(</span>142<span class=o>)</span> boot:  <span class=m>1</span> otadata          OTA data         <span class=m>01</span> <span class=m>00</span> <span class=m>00014000</span> <span class=m>00002000</span>
</span></span><span class=line><span class=cl>D <span class=o>(</span>149<span class=o>)</span> boot: load partition table entry 0x3c00f040
</span></span><span class=line><span class=cl>D <span class=o>(</span>153<span class=o>)</span> boot: <span class=nv>type</span><span class=o>=</span><span class=m>1</span> <span class=nv>subtype</span><span class=o>=</span><span class=m>1</span>
</span></span><span class=line><span class=cl>I <span class=o>(</span>156<span class=o>)</span> boot:  <span class=m>2</span> phy_init         RF data          <span class=m>01</span> <span class=m>01</span> <span class=m>00016000</span> <span class=m>00001000</span>
</span></span><span class=line><span class=cl>D <span class=o>(</span>163<span class=o>)</span> boot: load partition table entry 0x3c00f060
</span></span><span class=line><span class=cl>D <span class=o>(</span>167<span class=o>)</span> boot: <span class=nv>type</span><span class=o>=</span><span class=m>0</span> <span class=nv>subtype</span><span class=o>=</span><span class=m>0</span>
</span></span><span class=line><span class=cl>I <span class=o>(</span>170<span class=o>)</span> boot:  <span class=m>3</span> factory          factory app      <span class=m>00</span> <span class=m>00</span> <span class=m>00020000</span> <span class=m>00100000</span>
</span></span><span class=line><span class=cl>D <span class=o>(</span>177<span class=o>)</span> boot: load partition table entry 0x3c00f080
</span></span><span class=line><span class=cl>D <span class=o>(</span>181<span class=o>)</span> boot: <span class=nv>type</span><span class=o>=</span><span class=m>0</span> <span class=nv>subtype</span><span class=o>=</span><span class=m>10</span>
</span></span><span class=line><span class=cl>I <span class=o>(</span>184<span class=o>)</span> boot:  <span class=m>4</span> ota_0            OTA app          <span class=m>00</span> <span class=m>10</span> <span class=m>00120000</span> <span class=m>00100000</span>
</span></span><span class=line><span class=cl>D <span class=o>(</span>191<span class=o>)</span> boot: load partition table entry 0x3c00f0a0
</span></span><span class=line><span class=cl>D <span class=o>(</span>195<span class=o>)</span> boot: <span class=nv>type</span><span class=o>=</span><span class=m>0</span> <span class=nv>subtype</span><span class=o>=</span><span class=m>11</span>
</span></span><span class=line><span class=cl>I <span class=o>(</span>198<span class=o>)</span> boot:  <span class=m>5</span> ota_1            OTA app          <span class=m>00</span> <span class=m>11</span> <span class=m>00220000</span> <span class=m>00100000</span>
</span></span><span class=line><span class=cl>I <span class=o>(</span>205<span class=o>)</span> boot: End of partition table
</span></span><span class=line><span class=cl>D <span class=o>(</span>208<span class=o>)</span> boot: OTA data offset 0x14000
</span></span><span class=line><span class=cl>D <span class=o>(</span>212<span class=o>)</span> bootloader_flash: rodata starts from <span class=nv>paddr</span><span class=o>=</span>0x00014000, <span class=nv>size</span><span class=o>=</span>0x2000, will be mapped to <span class=nv>vaddr</span><span class=o>=</span>0x3c000000
</span></span><span class=line><span class=cl>V <span class=o>(</span>221<span class=o>)</span> bootloader_flash: after mapping, starting from <span class=nv>paddr</span><span class=o>=</span>0x00010000 and <span class=nv>vaddr</span><span class=o>=</span>0x3c000000, 0x10000 bytes are mapped
</span></span><span class=line><span class=cl>D <span class=o>(</span>232<span class=o>)</span> boot: otadata<span class=o>[</span>0<span class=o>]</span>: sequence values 0xffffffff
</span></span><span class=line><span class=cl>D <span class=o>(</span>236<span class=o>)</span> boot: otadata<span class=o>[</span>1<span class=o>]</span>: sequence values 0xffffffff
</span></span><span class=line><span class=cl>D <span class=o>(</span>241<span class=o>)</span> boot: OTA sequence numbers both empty <span class=o>(</span>all-0xFF<span class=o>)</span> or partition table does not have bootable ota_apps <span class=o>(</span><span class=nv>app_count</span><span class=o>=</span>2<span class=o>)</span>
</span></span><span class=line><span class=cl>I <span class=o>(</span>252<span class=o>)</span> boot: Defaulting to factory image
</span></span><span class=line><span class=cl>D <span class=o>(</span>255<span class=o>)</span> boot: Trying partition index -1 offs 0x20000 size 0x100000
</span></span><span class=line><span class=cl>D <span class=o>(</span>261<span class=o>)</span> esp_image: reading image header @ 0x20000
</span></span><span class=line><span class=cl>D <span class=o>(</span>266<span class=o>)</span> bootloader_flash: mmu <span class=nb>set</span> block <span class=nv>paddr</span><span class=o>=</span>0x00020000 <span class=o>(</span>was 0xffffffff<span class=o>)</span>
</span></span><span class=line><span class=cl>D <span class=o>(</span>272<span class=o>)</span> esp_image: image header: 0xe9 0x06 0x02 0x02 403802ea
</span></span><span class=line><span class=cl>V <span class=o>(</span>278<span class=o>)</span> esp_image: loading segment header <span class=m>0</span> at offset 0x20018
</span></span><span class=line><span class=cl>V <span class=o>(</span>283<span class=o>)</span> esp_image: segment data length 0x1fd24 data starts 0x20020
</span></span><span class=line><span class=cl>V <span class=o>(</span>289<span class=o>)</span> esp_image: MMU page size 0x10000
</span></span><span class=line><span class=cl>V <span class=o>(</span>293<span class=o>)</span> esp_image: segment <span class=m>0</span> map_segment <span class=m>1</span> segment_data_offs 0x20020 load_addr 0x3c0c0020
</span></span><span class=line><span class=cl>I <span class=o>(</span>301<span class=o>)</span> esp_image: segment 0: <span class=nv>paddr</span><span class=o>=</span><span class=m>00020020</span> <span class=nv>vaddr</span><span class=o>=</span>3c0c0020 <span class=nv>size</span><span class=o>=</span>1fd24h <span class=o>(</span>130340<span class=o>)</span> map
</span></span><span class=line><span class=cl>D <span class=o>(</span>308<span class=o>)</span> esp_image: free data page_count 0x00000080
</span></span><span class=line><span class=cl>D <span class=o>(</span>313<span class=o>)</span> bootloader_flash: rodata starts from <span class=nv>paddr</span><span class=o>=</span>0x00020020, <span class=nv>size</span><span class=o>=</span>0x1fd24, will be mapped to <span class=nv>vaddr</span><span class=o>=</span>0x3c000000
</span></span><span class=line><span class=cl>V <span class=o>(</span>322<span class=o>)</span> bootloader_flash: after mapping, starting from <span class=nv>paddr</span><span class=o>=</span>0x00020000 and <span class=nv>vaddr</span><span class=o>=</span>0x3c000000, 0x20000 bytes are mapped
</span></span><span class=line><span class=cl>V <span class=o>(</span>356<span class=o>)</span> esp_image: loading segment header <span class=m>1</span> at offset 0x3fd44
</span></span><span class=line><span class=cl>D <span class=o>(</span>356<span class=o>)</span> bootloader_flash: mmu <span class=nb>set</span> block <span class=nv>paddr</span><span class=o>=</span>0x00030000 <span class=o>(</span>was 0xffffffff<span class=o>)</span>
</span></span><span class=line><span class=cl>V <span class=o>(</span>357<span class=o>)</span> esp_image: segment data length 0x2cc data starts 0x3fd4c
</span></span><span class=line><span class=cl>V <span class=o>(</span>362<span class=o>)</span> esp_image: MMU page size 0x10000
</span></span><span class=line><span class=cl>V <span class=o>(</span>366<span class=o>)</span> esp_image: segment <span class=m>1</span> map_segment <span class=m>0</span> segment_data_offs 0x3fd4c load_addr 0x3fc93e00
</span></span><span class=line><span class=cl>I <span class=o>(</span>374<span class=o>)</span> esp_image: segment 1: <span class=nv>paddr</span><span class=o>=</span>0003fd4c <span class=nv>vaddr</span><span class=o>=</span>3fc93e00 <span class=nv>size</span><span class=o>=</span>002cch <span class=o>(</span>   716<span class=o>)</span> load
</span></span><span class=line><span class=cl>D <span class=o>(</span>382<span class=o>)</span> esp_image: free data page_count 0x00000080
</span></span><span class=line><span class=cl>D <span class=o>(</span>386<span class=o>)</span> bootloader_flash: rodata starts from <span class=nv>paddr</span><span class=o>=</span>0x0003fd4c, <span class=nv>size</span><span class=o>=</span>0x2cc, will be mapped to <span class=nv>vaddr</span><span class=o>=</span>0x3c000000
</span></span><span class=line><span class=cl>V <span class=o>(</span>396<span class=o>)</span> bootloader_flash: after mapping, starting from <span class=nv>paddr</span><span class=o>=</span>0x00030000 and <span class=nv>vaddr</span><span class=o>=</span>0x3c000000, 0x20000 bytes are mapped
</span></span><span class=line><span class=cl>V <span class=o>(</span>406<span class=o>)</span> esp_image: loading segment header <span class=m>2</span> at offset 0x40018
</span></span><span class=line><span class=cl>D <span class=o>(</span>412<span class=o>)</span> bootloader_flash: mmu <span class=nb>set</span> block <span class=nv>paddr</span><span class=o>=</span>0x00040000 <span class=o>(</span>was 0xffffffff<span class=o>)</span>
</span></span><span class=line><span class=cl>V <span class=o>(</span>418<span class=o>)</span> esp_image: segment data length 0xb4b94 data starts 0x40020
</span></span><span class=line><span class=cl>V <span class=o>(</span>424<span class=o>)</span> esp_image: MMU page size 0x10000
</span></span><span class=line><span class=cl>V <span class=o>(</span>428<span class=o>)</span> esp_image: segment <span class=m>2</span> map_segment <span class=m>1</span> segment_data_offs 0x40020 load_addr 0x42000020
</span></span><span class=line><span class=cl>--- 0x42000020: esp_app_format_init_elf_sha256 at /Users/francesco/esp/v5.4.2/esp-idf/components/esp_app_format/esp_app_desc.c:88
</span></span><span class=line><span class=cl>
</span></span><span class=line><span class=cl>I <span class=o>(</span>436<span class=o>)</span> esp_image: segment 2: <span class=nv>paddr</span><span class=o>=</span><span class=m>00040020</span> <span class=nv>vaddr</span><span class=o>=</span><span class=m>42000020</span> <span class=nv>size</span><span class=o>=</span>b4b94h <span class=o>(</span>740244<span class=o>)</span> map
</span></span><span class=line><span class=cl>D <span class=o>(</span>443<span class=o>)</span> esp_image: free data page_count 0x00000080
</span></span><span class=line><span class=cl>D <span class=o>(</span>447<span class=o>)</span> bootloader_flash: rodata starts from <span class=nv>paddr</span><span class=o>=</span>0x00040020, <span class=nv>size</span><span class=o>=</span>0xb4b94, will be mapped to <span class=nv>vaddr</span><span class=o>=</span>0x3c000000
</span></span><span class=line><span class=cl>V <span class=o>(</span>457<span class=o>)</span> bootloader_flash: after mapping, starting from <span class=nv>paddr</span><span class=o>=</span>0x00040000 and <span class=nv>vaddr</span><span class=o>=</span>0x3c000000, 0xc0000 bytes are mapped
</span></span><span class=line><span class=cl>V <span class=o>(</span>598<span class=o>)</span> esp_image: loading segment header <span class=m>3</span> at offset 0xf4bb4
</span></span><span class=line><span class=cl>D <span class=o>(</span>598<span class=o>)</span> bootloader_flash: mmu <span class=nb>set</span> block <span class=nv>paddr</span><span class=o>=</span>0x000f0000 <span class=o>(</span>was 0xffffffff<span class=o>)</span>
</span></span><span class=line><span class=cl>V <span class=o>(</span>599<span class=o>)</span> esp_image: segment data length 0x2c24 data starts 0xf4bbc
</span></span><span class=line><span class=cl>V <span class=o>(</span>604<span class=o>)</span> esp_image: MMU page size 0x10000
</span></span><span class=line><span class=cl>V <span class=o>(</span>608<span class=o>)</span> esp_image: segment <span class=m>3</span> map_segment <span class=m>0</span> segment_data_offs 0xf4bbc load_addr 0x3fc940cc
</span></span><span class=line><span class=cl>I <span class=o>(</span>616<span class=o>)</span> esp_image: segment 3: <span class=nv>paddr</span><span class=o>=</span>000f4bbc <span class=nv>vaddr</span><span class=o>=</span>3fc940cc <span class=nv>size</span><span class=o>=</span>02c24h <span class=o>(</span> 11300<span class=o>)</span> load
</span></span><span class=line><span class=cl>D <span class=o>(</span>623<span class=o>)</span> esp_image: free data page_count 0x00000080
</span></span><span class=line><span class=cl>D <span class=o>(</span>628<span class=o>)</span> bootloader_flash: rodata starts from <span class=nv>paddr</span><span class=o>=</span>0x000f4bbc, <span class=nv>size</span><span class=o>=</span>0x2c24, will be mapped to <span class=nv>vaddr</span><span class=o>=</span>0x3c000000
</span></span><span class=line><span class=cl>V <span class=o>(</span>638<span class=o>)</span> bootloader_flash: after mapping, starting from <span class=nv>paddr</span><span class=o>=</span>0x000f0000 and <span class=nv>vaddr</span><span class=o>=</span>0x3c000000, 0x10000 bytes are mapped
</span></span><span class=line><span class=cl>V <span class=o>(</span>650<span class=o>)</span> esp_image: loading segment header <span class=m>4</span> at offset 0xf77e0
</span></span><span class=line><span class=cl>D <span class=o>(</span>654<span class=o>)</span> bootloader_flash: mmu <span class=nb>set</span> block <span class=nv>paddr</span><span class=o>=</span>0x000f0000 <span class=o>(</span>was 0xffffffff<span class=o>)</span>
</span></span><span class=line><span class=cl>V <span class=o>(</span>660<span class=o>)</span> esp_image: segment data length 0x13cc8 data starts 0xf77e8
</span></span><span class=line><span class=cl>V <span class=o>(</span>666<span class=o>)</span> esp_image: MMU page size 0x10000
</span></span><span class=line><span class=cl>V <span class=o>(</span>670<span class=o>)</span> esp_image: segment <span class=m>4</span> map_segment <span class=m>0</span> segment_data_offs 0xf77e8 load_addr 0x40380000
</span></span><span class=line><span class=cl>--- 0x40380000: _vector_table at /Users/francesco/esp/v5.4.2/esp-idf/components/riscv/vectors_intc.S:54
</span></span><span class=line><span class=cl>
</span></span><span class=line><span class=cl>I <span class=o>(</span>678<span class=o>)</span> esp_image: segment 4: <span class=nv>paddr</span><span class=o>=</span>000f77e8 <span class=nv>vaddr</span><span class=o>=</span><span class=m>40380000</span> <span class=nv>size</span><span class=o>=</span>13cc8h <span class=o>(</span> 81096<span class=o>)</span> load
</span></span><span class=line><span class=cl>D <span class=o>(</span>685<span class=o>)</span> esp_image: free data page_count 0x00000080
</span></span><span class=line><span class=cl>D <span class=o>(</span>690<span class=o>)</span> bootloader_flash: rodata starts from <span class=nv>paddr</span><span class=o>=</span>0x000f77e8, <span class=nv>size</span><span class=o>=</span>0x13cc8, will be mapped to <span class=nv>vaddr</span><span class=o>=</span>0x3c000000
</span></span><span class=line><span class=cl>V <span class=o>(</span>699<span class=o>)</span> bootloader_flash: after mapping, starting from <span class=nv>paddr</span><span class=o>=</span>0x000f0000 and <span class=nv>vaddr</span><span class=o>=</span>0x3c000000, 0x20000 bytes are mapped
</span></span><span class=line><span class=cl>V <span class=o>(</span>727<span class=o>)</span> esp_image: loading segment header <span class=m>5</span> at offset 0x10b4b0
</span></span><span class=line><span class=cl>D <span class=o>(</span>727<span class=o>)</span> bootloader_flash: mmu <span class=nb>set</span> block <span class=nv>paddr</span><span class=o>=</span>0x00100000 <span class=o>(</span>was 0xffffffff<span class=o>)</span>
</span></span><span class=line><span class=cl>V <span class=o>(</span>727<span class=o>)</span> esp_image: segment data length 0x1c data starts 0x10b4b8
</span></span><span class=line><span class=cl>V <span class=o>(</span>733<span class=o>)</span> esp_image: MMU page size 0x10000
</span></span><span class=line><span class=cl>V <span class=o>(</span>737<span class=o>)</span> esp_image: segment <span class=m>5</span> map_segment <span class=m>0</span> segment_data_offs 0x10b4b8 load_addr 0x50000000
</span></span><span class=line><span class=cl>I <span class=o>(</span>745<span class=o>)</span> esp_image: segment 5: <span class=nv>paddr</span><span class=o>=</span>0010b4b8 <span class=nv>vaddr</span><span class=o>=</span><span class=m>50000000</span> <span class=nv>size</span><span class=o>=</span>0001ch <span class=o>(</span>    28<span class=o>)</span> load
</span></span><span class=line><span class=cl>D <span class=o>(</span>752<span class=o>)</span> esp_image: free data page_count 0x00000080
</span></span><span class=line><span class=cl>D <span class=o>(</span>757<span class=o>)</span> bootloader_flash: rodata starts from <span class=nv>paddr</span><span class=o>=</span>0x0010b4b8, <span class=nv>size</span><span class=o>=</span>0x1c, will be mapped to <span class=nv>vaddr</span><span class=o>=</span>0x3c000000
</span></span><span class=line><span class=cl>V <span class=o>(</span>766<span class=o>)</span> bootloader_flash: after mapping, starting from <span class=nv>paddr</span><span class=o>=</span>0x00100000 and <span class=nv>vaddr</span><span class=o>=</span>0x3c000000, 0x10000 bytes are mapped
</span></span><span class=line><span class=cl>V <span class=o>(</span>777<span class=o>)</span> esp_image: image start 0x00020000 end of last section 0x0010b4d4
</span></span><span class=line><span class=cl>D <span class=o>(</span>783<span class=o>)</span> bootloader_flash: mmu <span class=nb>set</span> block <span class=nv>paddr</span><span class=o>=</span>0x00100000 <span class=o>(</span>was 0xffffffff<span class=o>)</span>
</span></span><span class=line><span class=cl>D <span class=o>(</span>790<span class=o>)</span> boot: Calculated hash: 95320d19f00e1b0ae9da94d51f205ea7a1731fc9a3252e2a61a665c109798d46
</span></span><span class=line><span class=cl>I <span class=o>(</span>804<span class=o>)</span> boot: Loaded app from partition at offset 0x20000
</span></span><span class=line><span class=cl>I <span class=o>(</span>804<span class=o>)</span> boot: Checking flash encryption...
</span></span><span class=line><span class=cl>D <span class=o>(</span>807<span class=o>)</span> efuse: BLK0 REG2 <span class=o>[</span>18-20<span class=o>]</span>, <span class=nv>len</span><span class=o>=</span><span class=m>3</span> bits
</span></span><span class=line><span class=cl>D <span class=o>(</span>811<span class=o>)</span> efuse: BLK0 REG0 <span class=o>[</span>4-4<span class=o>]</span>, <span class=nv>len</span><span class=o>=</span><span class=m>1</span> bits
</span></span><span class=line><span class=cl>V <span class=o>(</span>815<span class=o>)</span> flash_encrypt: CRYPT_CNT 1, write protection <span class=m>0</span>
</span></span><span class=line><span class=cl>I <span class=o>(</span>820<span class=o>)</span> flash_encrypt: flash encryption is enabled <span class=o>(</span><span class=m>1</span> plaintext flashes left<span class=o>)</span>
</span></span><span class=line><span class=cl>I <span class=o>(</span>827<span class=o>)</span> boot: Disabling RNG early entropy source...
</span></span><span class=line><span class=cl>D <span class=o>(</span>831<span class=o>)</span> boot: Mapping segment <span class=m>0</span> as DROM
</span></span><span class=line><span class=cl>D <span class=o>(</span>835<span class=o>)</span> boot: Mapping segment <span class=m>2</span> as IROM
</span></span><span class=line><span class=cl>D <span class=o>(</span>838<span class=o>)</span> boot: calling set_cache_and_start_app
</span></span><span class=line><span class=cl>D <span class=o>(</span>842<span class=o>)</span> boot: configure drom and irom and start
</span></span><span class=line><span class=cl>V <span class=o>(</span>847<span class=o>)</span> boot: rodata starts from <span class=nv>paddr</span><span class=o>=</span>0x00020020, <span class=nv>vaddr</span><span class=o>=</span>0x3c0c0020, <span class=nv>size</span><span class=o>=</span>0x1fd24
</span></span><span class=line><span class=cl>V <span class=o>(</span>854<span class=o>)</span> boot: after mapping rodata, starting from <span class=nv>paddr</span><span class=o>=</span>0x00020000 and <span class=nv>vaddr</span><span class=o>=</span>0x3c0c0000, 0x20000 bytes are mapped
</span></span><span class=line><span class=cl>V <span class=o>(</span>864<span class=o>)</span> boot: mapped one page of the rodata, from <span class=nv>paddr</span><span class=o>=</span>0x00020000 and <span class=nv>vaddr</span><span class=o>=</span>0x3c7f0000, 0x10000 bytes are mapped
</span></span><span class=line><span class=cl>V <span class=o>(</span>874<span class=o>)</span> boot: text starts from <span class=nv>paddr</span><span class=o>=</span>0x00040020, <span class=nv>vaddr</span><span class=o>=</span>0x42000020, <span class=nv>size</span><span class=o>=</span>0xb4b94
</span></span><span class=line><span class=cl>--- 0x42000020: esp_app_format_init_elf_sha256 at /Users/francesco/esp/v5.4.2/esp-idf/components/esp_app_format/esp_app_desc.c:88
</span></span><span class=line><span class=cl>
</span></span><span class=line><span class=cl>V <span class=o>(</span>881<span class=o>)</span> boot: after mapping text, starting from <span class=nv>paddr</span><span class=o>=</span>0x00040000 and <span class=nv>vaddr</span><span class=o>=</span>0x42000000, 0xc0000 bytes are mapped
</span></span><span class=line><span class=cl>D <span class=o>(</span>891<span class=o>)</span> boot: start: 0x403802ea
</span></span><span class=line><span class=cl>--- 0x403802ea: call_start_cpu0 at /Users/francesco/esp/v5.4.2/esp-idf/components/esp_system/port/cpu_start.c:387
</span></span></code></pre></div></details><p>You need to do the last two steps.</p><ul><li>Click the reset button on your device</li><li>Flash the project again: <code>> ESP-IDF: Flash (UART) Your Project</code></li></ul><h3 class="relative group">Check the device encryption status<div id=check-the-device-encryption-status class=anchor></div><span class="absolute top-0 w-6 transition-opacity opacity-0 ltr:-left-6 rtl:-right-6 not-prose group-hover:opacity-100"><a class="group-hover:text-primary-300 dark:group-hover:text-neutral-700" style=text-decoration-line:none!important href=#check-the-device-encryption-status aria-label=Anchor>#</a></span></h3><ul><li>Open an ESP-IDF terminal : <code>> ESP-IDF: Open ESP-IDF Terminal</code></li><li>Inside the terminal, run <code>idf.py efuse-summary</code></li></ul><details><summary>Show eFuses summary</summary><div class=highlight><pre tabindex=0 class=chroma><code class=language-bash data-lang=bash><span class=line><span class=cl>espefuse.py v4.9.0
</span></span><span class=line><span class=cl>Connecting...
</span></span><span class=line><span class=cl>
</span></span><span class=line><span class=cl><span class=o>===</span> Run <span class=s2>&#34;summary&#34;</span> <span class=nb>command</span> <span class=o>===</span>
</span></span><span class=line><span class=cl>EFUSE_NAME <span class=o>(</span>Block<span class=o>)</span> <span class=nv>Description</span>  <span class=o>=</span> <span class=o>[</span>Meaningful Value<span class=o>]</span> <span class=o>[</span>Readable/Writeable<span class=o>]</span> <span class=o>(</span>Hex Value<span class=o>)</span>
</span></span><span class=line><span class=cl>----------------------------------------------------------------------------------------
</span></span><span class=line><span class=cl>Calibration fuses:
</span></span><span class=line><span class=cl>K_RTC_LDO <span class=o>(</span>BLOCK1<span class=o>)</span>                                 BLOCK1 <span class=nv>K_RTC_LDO</span>                                   <span class=o>=</span> <span class=m>96</span> R/W <span class=o>(</span>0b0011000<span class=o>)</span>
</span></span><span class=line><span class=cl>K_DIG_LDO <span class=o>(</span>BLOCK1<span class=o>)</span>                                 BLOCK1 <span class=nv>K_DIG_LDO</span>                                   <span class=o>=</span> <span class=m>20</span> R/W <span class=o>(</span>0b0000101<span class=o>)</span>
</span></span><span class=line><span class=cl>V_RTC_DBIAS20 <span class=o>(</span>BLOCK1<span class=o>)</span>                             BLOCK1 voltage of rtc <span class=nv>dbias20</span>                      <span class=o>=</span> <span class=m>172</span> R/W <span class=o>(</span>0x2b<span class=o>)</span>
</span></span><span class=line><span class=cl>V_DIG_DBIAS20 <span class=o>(</span>BLOCK1<span class=o>)</span>                             BLOCK1 voltage of digital <span class=nv>dbias20</span>                  <span class=o>=</span> <span class=m>32</span> R/W <span class=o>(</span>0x08<span class=o>)</span>
</span></span><span class=line><span class=cl>DIG_DBIAS_HVT <span class=o>(</span>BLOCK1<span class=o>)</span>                             BLOCK1 digital dbias when <span class=nv>hvt</span>                      <span class=o>=</span> -12 R/W <span class=o>(</span>0b10011<span class=o>)</span>
</span></span><span class=line><span class=cl>THRES_HVT <span class=o>(</span>BLOCK1<span class=o>)</span>                                 BLOCK1 pvt threshold when <span class=nv>hvt</span>                      <span class=o>=</span> <span class=m>1600</span> R/W <span class=o>(</span>0b0110010000<span class=o>)</span>
</span></span><span class=line><span class=cl>TEMP_CALIB <span class=o>(</span>BLOCK2<span class=o>)</span>                                Temperature calibration <span class=nv>data</span>                       <span class=o>=</span> -9.0 R/W <span class=o>(</span>0b101011010<span class=o>)</span>
</span></span><span class=line><span class=cl>OCODE <span class=o>(</span>BLOCK2<span class=o>)</span>                                     ADC <span class=nv>OCode</span>                                          <span class=o>=</span> <span class=m>96</span> R/W <span class=o>(</span>0x60<span class=o>)</span>
</span></span><span class=line><span class=cl>ADC1_INIT_CODE_ATTEN0 <span class=o>(</span>BLOCK2<span class=o>)</span>                     ADC1 init code at <span class=nv>atten0</span>                           <span class=o>=</span> <span class=m>1736</span> R/W <span class=o>(</span>0b0110110010<span class=o>)</span>
</span></span><span class=line><span class=cl>ADC1_INIT_CODE_ATTEN1 <span class=o>(</span>BLOCK2<span class=o>)</span>                     ADC1 init code at <span class=nv>atten1</span>                           <span class=o>=</span> -272 R/W <span class=o>(</span>0b1001000100<span class=o>)</span>
</span></span><span class=line><span class=cl>ADC1_INIT_CODE_ATTEN2 <span class=o>(</span>BLOCK2<span class=o>)</span>                     ADC1 init code at <span class=nv>atten2</span>                           <span class=o>=</span> -368 R/W <span class=o>(</span>0b1001011100<span class=o>)</span>
</span></span><span class=line><span class=cl>ADC1_INIT_CODE_ATTEN3 <span class=o>(</span>BLOCK2<span class=o>)</span>                     ADC1 init code at <span class=nv>atten3</span>                           <span class=o>=</span> -824 R/W <span class=o>(</span>0b1011001110<span class=o>)</span>
</span></span><span class=line><span class=cl>ADC1_CAL_VOL_ATTEN0 <span class=o>(</span>BLOCK2<span class=o>)</span>                       ADC1 calibration voltage at <span class=nv>atten0</span>                 <span class=o>=</span> -204 R/W <span class=o>(</span>0b1000110011<span class=o>)</span>
</span></span><span class=line><span class=cl>ADC1_CAL_VOL_ATTEN1 <span class=o>(</span>BLOCK2<span class=o>)</span>                       ADC1 calibration voltage at <span class=nv>atten1</span>                 <span class=o>=</span> -4 R/W <span class=o>(</span>0b1000000001<span class=o>)</span>
</span></span><span class=line><span class=cl>ADC1_CAL_VOL_ATTEN2 <span class=o>(</span>BLOCK2<span class=o>)</span>                       ADC1 calibration voltage at <span class=nv>atten2</span>                 <span class=o>=</span> -160 R/W <span class=o>(</span>0b1000101000<span class=o>)</span>
</span></span><span class=line><span class=cl>ADC1_CAL_VOL_ATTEN3 <span class=o>(</span>BLOCK2<span class=o>)</span>                       ADC1 calibration voltage at <span class=nv>atten3</span>                 <span class=o>=</span> -332 R/W <span class=o>(</span>0b1001010011<span class=o>)</span>
</span></span><span class=line><span class=cl>
</span></span><span class=line><span class=cl>Config fuses:
</span></span><span class=line><span class=cl>WR_DIS <span class=o>(</span>BLOCK0<span class=o>)</span>                                    Disable programming of individual <span class=nv>eFuses</span>           <span class=o>=</span> <span class=m>8388864</span> R/W <span class=o>(</span>0x00800100<span class=o>)</span>
</span></span><span class=line><span class=cl>RD_DIS <span class=o>(</span>BLOCK0<span class=o>)</span>                                    Disable reading from BlOCK4-10                     <span class=o>=</span> <span class=m>1</span> R/W <span class=o>(</span>0b0000001<span class=o>)</span>
</span></span><span class=line><span class=cl>DIS_ICACHE <span class=o>(</span>BLOCK0<span class=o>)</span>                                Set this bit to disable <span class=nv>Icache</span>                     <span class=o>=</span> False R/W <span class=o>(</span>0b0<span class=o>)</span>
</span></span><span class=line><span class=cl>DIS_TWAI <span class=o>(</span>BLOCK0<span class=o>)</span>                                  Set this bit to disable CAN <span class=k>function</span>               <span class=o>=</span> False R/W <span class=o>(</span>0b0<span class=o>)</span>
</span></span><span class=line><span class=cl>DIS_DIRECT_BOOT <span class=o>(</span>BLOCK0<span class=o>)</span>                           Disable direct boot <span class=nv>mode</span>                           <span class=o>=</span> True R/W <span class=o>(</span>0b1<span class=o>)</span>
</span></span><span class=line><span class=cl>UART_PRINT_CONTROL <span class=o>(</span>BLOCK0<span class=o>)</span>                        Set the default UARTboot message output <span class=nv>mode</span>
</span></span><span class=line><span class=cl>   <span class=o>=</span> Enable when GPIO8 is high at reset R/W <span class=o>(</span>0b10<span class=o>)</span>
</span></span><span class=line><span class=cl>ERR_RST_ENABLE <span class=o>(</span>BLOCK0<span class=o>)</span>                            Use BLOCK0 to check error record <span class=nv>registers</span>         <span class=o>=</span> without check R/W <span class=o>(</span>0b0<span class=o>)</span>
</span></span><span class=line><span class=cl>BLOCK_USR_DATA <span class=o>(</span>BLOCK3<span class=o>)</span>                            User <span class=nv>data</span>
</span></span><span class=line><span class=cl>   <span class=o>=</span> <span class=m>00</span> <span class=m>00</span> <span class=m>00</span> <span class=m>00</span> <span class=m>00</span> <span class=m>00</span> <span class=m>00</span> <span class=m>00</span> <span class=m>00</span> <span class=m>00</span> <span class=m>00</span> <span class=m>00</span> <span class=m>00</span> <span class=m>00</span> <span class=m>00</span> <span class=m>00</span> <span class=m>00</span> <span class=m>00</span> <span class=m>00</span> <span class=m>00</span> <span class=m>00</span> <span class=m>00</span> <span class=m>00</span> <span class=m>00</span> <span class=m>00</span> <span class=m>00</span> <span class=m>00</span> <span class=m>00</span> <span class=m>00</span> <span class=m>00</span> <span class=m>00</span> <span class=m>00</span> R/W
</span></span><span class=line><span class=cl>BLOCK_SYS_DATA2 <span class=o>(</span>BLOCK10<span class=o>)</span>                          System data part <span class=m>2</span> <span class=o>(</span>reserved<span class=o>)</span>
</span></span><span class=line><span class=cl>   <span class=o>=</span> <span class=m>00</span> <span class=m>00</span> <span class=m>00</span> <span class=m>00</span> <span class=m>00</span> <span class=m>00</span> <span class=m>00</span> <span class=m>00</span> <span class=m>00</span> <span class=m>00</span> <span class=m>00</span> <span class=m>00</span> <span class=m>00</span> <span class=m>00</span> <span class=m>00</span> <span class=m>00</span> <span class=m>00</span> <span class=m>00</span> <span class=m>00</span> <span class=m>00</span> <span class=m>00</span> <span class=m>00</span> <span class=m>00</span> <span class=m>00</span> <span class=m>00</span> <span class=m>00</span> <span class=m>00</span> <span class=m>00</span> <span class=m>00</span> <span class=m>00</span> <span class=m>00</span> <span class=m>00</span> R/W
</span></span><span class=line><span class=cl>
</span></span><span class=line><span class=cl>Flash fuses:
</span></span><span class=line><span class=cl>FLASH_TPUW <span class=o>(</span>BLOCK0<span class=o>)</span>                                Configures flash waiting <span class=nb>time</span> after power-up<span class=p>;</span> in <span class=nv>u</span> <span class=o>=</span> <span class=m>0</span> R/W <span class=o>(</span>0x0<span class=o>)</span>
</span></span><span class=line><span class=cl>                                                   nit of ms. If the value is less than 15<span class=p>;</span> the waiti
</span></span><span class=line><span class=cl>                                                   ng <span class=nb>time</span> is the configurable value<span class=p>;</span> Otherwise<span class=p>;</span> the
</span></span><span class=line><span class=cl>                                                   waiting <span class=nb>time</span> is twice the configurable value
</span></span><span class=line><span class=cl>FORCE_SEND_RESUME <span class=o>(</span>BLOCK0<span class=o>)</span>                         Set this bit to force ROM code to send a resume <span class=nv>co</span> <span class=o>=</span> False R/W <span class=o>(</span>0b0<span class=o>)</span>
</span></span><span class=line><span class=cl>                                                   mmand during SPI boot
</span></span><span class=line><span class=cl>FLASH_CAP <span class=o>(</span>BLOCK1<span class=o>)</span>                                 Flash <span class=nv>capacity</span>                                     <span class=o>=</span> 4M R/W <span class=o>(</span>0b001<span class=o>)</span>
</span></span><span class=line><span class=cl>FLASH_TEMP <span class=o>(</span>BLOCK1<span class=o>)</span>                                Flash <span class=nv>temperature</span>                                  <span class=o>=</span> 105C R/W <span class=o>(</span>0b01<span class=o>)</span>
</span></span><span class=line><span class=cl>FLASH_VENDOR <span class=o>(</span>BLOCK1<span class=o>)</span>                              Flash <span class=nv>vendor</span>                                       <span class=o>=</span> XMC R/W <span class=o>(</span>0b001<span class=o>)</span>
</span></span><span class=line><span class=cl>
</span></span><span class=line><span class=cl>Identity fuses:
</span></span><span class=line><span class=cl>DISABLE_WAFER_VERSION_MAJOR <span class=o>(</span>BLOCK0<span class=o>)</span>               Disables check of wafer version <span class=nv>major</span>              <span class=o>=</span> False R/W <span class=o>(</span>0b0<span class=o>)</span>
</span></span><span class=line><span class=cl>DISABLE_BLK_VERSION_MAJOR <span class=o>(</span>BLOCK0<span class=o>)</span>                 Disables check of blk version <span class=nv>major</span>                <span class=o>=</span> False R/W <span class=o>(</span>0b0<span class=o>)</span>
</span></span><span class=line><span class=cl>WAFER_VERSION_MINOR_LO <span class=o>(</span>BLOCK1<span class=o>)</span>                    WAFER_VERSION_MINOR least significant <span class=nv>bits</span>         <span class=o>=</span> <span class=m>3</span> R/W <span class=o>(</span>0b011<span class=o>)</span>
</span></span><span class=line><span class=cl>PKG_VERSION <span class=o>(</span>BLOCK1<span class=o>)</span>                               Package <span class=nv>version</span>                                    <span class=o>=</span> <span class=m>0</span> R/W <span class=o>(</span>0b000<span class=o>)</span>
</span></span><span class=line><span class=cl>BLK_VERSION_MINOR <span class=o>(</span>BLOCK1<span class=o>)</span>                         <span class=nv>BLK_VERSION_MINOR</span>                                  <span class=o>=</span> <span class=m>1</span> R/W <span class=o>(</span>0b001<span class=o>)</span>
</span></span><span class=line><span class=cl>WAFER_VERSION_MINOR_HI <span class=o>(</span>BLOCK1<span class=o>)</span>                    WAFER_VERSION_MINOR most significant <span class=nv>bit</span>           <span class=o>=</span> False R/W <span class=o>(</span>0b0<span class=o>)</span>
</span></span><span class=line><span class=cl>WAFER_VERSION_MAJOR <span class=o>(</span>BLOCK1<span class=o>)</span>                       <span class=nv>WAFER_VERSION_MAJOR</span>                                <span class=o>=</span> <span class=m>0</span> R/W <span class=o>(</span>0b00<span class=o>)</span>
</span></span><span class=line><span class=cl>OPTIONAL_UNIQUE_ID <span class=o>(</span>BLOCK2<span class=o>)</span>                        Optional unique 128-bit <span class=nv>ID</span>
</span></span><span class=line><span class=cl>   <span class=o>=</span> 7c c7 9b 3a 4c 1f e1 be <span class=m>56</span> <span class=m>79</span> <span class=m>19</span> <span class=m>20</span> 4f ff <span class=nb>cd</span> 0e R/W
</span></span><span class=line><span class=cl>BLK_VERSION_MAJOR <span class=o>(</span>BLOCK2<span class=o>)</span>                         BLK_VERSION_MAJOR of <span class=nv>BLOCK2</span>                        <span class=o>=</span> With calibration R/W <span class=o>(</span>0b01<span class=o>)</span>
</span></span><span class=line><span class=cl>WAFER_VERSION_MINOR <span class=o>(</span>BLOCK0<span class=o>)</span>                       calc WAFER VERSION <span class=nv>MINOR</span> <span class=o>=</span> <span class=nv>WAFER_VERSION_MINOR_HI</span>  <span class=o>=</span> <span class=m>3</span> R/W <span class=o>(</span>0x3<span class=o>)</span>
</span></span><span class=line><span class=cl>                                                   <span class=s>&lt;&lt; 3 + WAFER_VERSION_MINOR_LO (read only)
</span></span></span><span class=line><span class=cl><span class=s>
</span></span></span><span class=line><span class=cl><span class=s>Jtag fuses:
</span></span></span><span class=line><span class=cl><span class=s>SOFT_DIS_JTAG (BLOCK0)                             Set these bits to disable JTAG in the soft way (od = 0 R/W (0b000)
</span></span></span><span class=line><span class=cl><span class=s>                                                   d number 1 means disable ). JTAG can be enabled in
</span></span></span><span class=line><span class=cl><span class=s>                                                    HMAC module
</span></span></span><span class=line><span class=cl><span class=s>DIS_PAD_JTAG (BLOCK0)                              Set this bit to disable JTAG in the hard way. JTAG = True R/W (0b1)
</span></span></span><span class=line><span class=cl><span class=s>                                                    is disabled permanently
</span></span></span><span class=line><span class=cl><span class=s>
</span></span></span><span class=line><span class=cl><span class=s>Mac fuses:
</span></span></span><span class=line><span class=cl><span class=s>MAC (BLOCK1)                                       MAC address
</span></span></span><span class=line><span class=cl><span class=s>   = 84:f7:03</span>:42:8c:a8 <span class=o>(</span>OK<span class=o>)</span> R/W
</span></span><span class=line><span class=cl>CUSTOM_MAC <span class=o>(</span>BLOCK3<span class=o>)</span>                                Custom MAC <span class=nv>address</span>
</span></span><span class=line><span class=cl>   <span class=o>=</span> 00:00:00:00:00:00 <span class=o>(</span>OK<span class=o>)</span> R/W
</span></span><span class=line><span class=cl>
</span></span><span class=line><span class=cl>Security fuses:
</span></span><span class=line><span class=cl>DIS_DOWNLOAD_ICACHE <span class=o>(</span>BLOCK0<span class=o>)</span>                       Set this bit to disable Icache in download mode <span class=o>(</span><span class=nv>b</span> <span class=o>=</span> True R/W <span class=o>(</span>0b1<span class=o>)</span>
</span></span><span class=line><span class=cl>                                                   oot_mode<span class=o>[</span>3:0<span class=o>]</span> is 0<span class=p>;</span> 1<span class=p>;</span> 2<span class=p>;</span> 3<span class=p>;</span> 6<span class=p>;</span> 7<span class=o>)</span>
</span></span><span class=line><span class=cl>DIS_FORCE_DOWNLOAD <span class=o>(</span>BLOCK0<span class=o>)</span>                        Set this bit to disable the <span class=k>function</span> that forces <span class=nv>c</span> <span class=o>=</span> False R/W <span class=o>(</span>0b0<span class=o>)</span>
</span></span><span class=line><span class=cl>                                                   hip into download mode
</span></span><span class=line><span class=cl>DIS_DOWNLOAD_MANUAL_ENCRYPT <span class=o>(</span>BLOCK0<span class=o>)</span>               Set this bit to disable flash encryption when in <span class=nv>d</span> <span class=o>=</span> False R/W <span class=o>(</span>0b0<span class=o>)</span>
</span></span><span class=line><span class=cl>                                                   ownload boot modes
</span></span><span class=line><span class=cl>SPI_BOOT_CRYPT_CNT <span class=o>(</span>BLOCK0<span class=o>)</span>                        Enables flash encryption when <span class=m>1</span> or <span class=m>3</span> bits are <span class=nb>set</span>  <span class=o>=</span> Enable R/W <span class=o>(</span>0b001<span class=o>)</span>
</span></span><span class=line><span class=cl>                                                   and disables otherwise
</span></span><span class=line><span class=cl>SECURE_BOOT_KEY_REVOKE0 <span class=o>(</span>BLOCK0<span class=o>)</span>                   Revoke 1st secure boot <span class=nv>key</span>                         <span class=o>=</span> False R/W <span class=o>(</span>0b0<span class=o>)</span>
</span></span><span class=line><span class=cl>SECURE_BOOT_KEY_REVOKE1 <span class=o>(</span>BLOCK0<span class=o>)</span>                   Revoke 2nd secure boot <span class=nv>key</span>                         <span class=o>=</span> False R/W <span class=o>(</span>0b0<span class=o>)</span>
</span></span><span class=line><span class=cl>SECURE_BOOT_KEY_REVOKE2 <span class=o>(</span>BLOCK0<span class=o>)</span>                   Revoke 3rd secure boot <span class=nv>key</span>                         <span class=o>=</span> False R/W <span class=o>(</span>0b0<span class=o>)</span>
</span></span><span class=line><span class=cl>KEY_PURPOSE_0 <span class=o>(</span>BLOCK0<span class=o>)</span>                             Purpose of <span class=nv>Key0</span>                                    <span class=o>=</span> XTS_AES_128_KEY R/- <span class=o>(</span>0x4<span class=o>)</span>
</span></span><span class=line><span class=cl>KEY_PURPOSE_1 <span class=o>(</span>BLOCK0<span class=o>)</span>                             Purpose of <span class=nv>Key1</span>                                    <span class=o>=</span> USER R/W <span class=o>(</span>0x0<span class=o>)</span>
</span></span><span class=line><span class=cl>KEY_PURPOSE_2 <span class=o>(</span>BLOCK0<span class=o>)</span>                             Purpose of <span class=nv>Key2</span>                                    <span class=o>=</span> USER R/W <span class=o>(</span>0x0<span class=o>)</span>
</span></span><span class=line><span class=cl>KEY_PURPOSE_3 <span class=o>(</span>BLOCK0<span class=o>)</span>                             Purpose of <span class=nv>Key3</span>                                    <span class=o>=</span> USER R/W <span class=o>(</span>0x0<span class=o>)</span>
</span></span><span class=line><span class=cl>KEY_PURPOSE_4 <span class=o>(</span>BLOCK0<span class=o>)</span>                             Purpose of <span class=nv>Key4</span>                                    <span class=o>=</span> USER R/W <span class=o>(</span>0x0<span class=o>)</span>
</span></span><span class=line><span class=cl>KEY_PURPOSE_5 <span class=o>(</span>BLOCK0<span class=o>)</span>                             Purpose of <span class=nv>Key5</span>                                    <span class=o>=</span> USER R/W <span class=o>(</span>0x0<span class=o>)</span>
</span></span><span class=line><span class=cl>SECURE_BOOT_EN <span class=o>(</span>BLOCK0<span class=o>)</span>                            Set this bit to <span class=nb>enable</span> secure <span class=nv>boot</span>                 <span class=o>=</span> False R/W <span class=o>(</span>0b0<span class=o>)</span>
</span></span><span class=line><span class=cl>SECURE_BOOT_AGGRESSIVE_REVOKE <span class=o>(</span>BLOCK0<span class=o>)</span>             Set this bit to <span class=nb>enable</span> revoking aggressive <span class=nv>secure</span>  <span class=o>=</span> False R/W <span class=o>(</span>0b0<span class=o>)</span>
</span></span><span class=line><span class=cl>                                                   boot
</span></span><span class=line><span class=cl>DIS_DOWNLOAD_MODE <span class=o>(</span>BLOCK0<span class=o>)</span>                         Set this bit to disable download mode <span class=o>(</span>boot_mode<span class=o>[</span><span class=nv>3</span> <span class=o>=</span> False R/W <span class=o>(</span>0b0<span class=o>)</span>
</span></span><span class=line><span class=cl>                                                   :0<span class=o>]</span> <span class=o>=</span> 0<span class=p>;</span> 1<span class=p>;</span> 2<span class=p>;</span> 3<span class=p>;</span> 6<span class=p>;</span> 7<span class=o>)</span>
</span></span><span class=line><span class=cl>ENABLE_SECURITY_DOWNLOAD <span class=o>(</span>BLOCK0<span class=o>)</span>                  Set this bit to <span class=nb>enable</span> secure UART download <span class=nv>mode</span>   <span class=o>=</span> False R/W <span class=o>(</span>0b0<span class=o>)</span>
</span></span><span class=line><span class=cl>SECURE_VERSION <span class=o>(</span>BLOCK0<span class=o>)</span>                            Secure version <span class=o>(</span>used by ESP-IDF anti-rollback <span class=nv>feat</span> <span class=o>=</span> <span class=m>0</span> R/W <span class=o>(</span>0x0000<span class=o>)</span>
</span></span><span class=line><span class=cl>                                                   ure<span class=o>)</span>
</span></span><span class=line><span class=cl>BLOCK_KEY0 <span class=o>(</span>BLOCK4<span class=o>)</span>
</span></span><span class=line><span class=cl>  Purpose: XTS_AES_128_KEY
</span></span><span class=line><span class=cl>    Key0 or user <span class=nv>data</span>
</span></span><span class=line><span class=cl>   <span class=o>=</span> ?? ?? ?? ?? ?? ?? ?? ?? ?? ?? ?? ?? ?? ?? ?? ?? ?? ?? ?? ?? ?? ?? ?? ?? ?? ?? ?? ?? ?? ?? ?? ?? -/-
</span></span><span class=line><span class=cl>BLOCK_KEY1 <span class=o>(</span>BLOCK5<span class=o>)</span>
</span></span><span class=line><span class=cl>  Purpose: USER
</span></span><span class=line><span class=cl>               Key1 or user <span class=nv>data</span>
</span></span><span class=line><span class=cl>   <span class=o>=</span> <span class=m>00</span> <span class=m>00</span> <span class=m>00</span> <span class=m>00</span> <span class=m>00</span> <span class=m>00</span> <span class=m>00</span> <span class=m>00</span> <span class=m>00</span> <span class=m>00</span> <span class=m>00</span> <span class=m>00</span> <span class=m>00</span> <span class=m>00</span> <span class=m>00</span> <span class=m>00</span> <span class=m>00</span> <span class=m>00</span> <span class=m>00</span> <span class=m>00</span> <span class=m>00</span> <span class=m>00</span> <span class=m>00</span> <span class=m>00</span> <span class=m>00</span> <span class=m>00</span> <span class=m>00</span> <span class=m>00</span> <span class=m>00</span> <span class=m>00</span> <span class=m>00</span> <span class=m>00</span> R/W
</span></span><span class=line><span class=cl>BLOCK_KEY2 <span class=o>(</span>BLOCK6<span class=o>)</span>
</span></span><span class=line><span class=cl>  Purpose: USER
</span></span><span class=line><span class=cl>               Key2 or user <span class=nv>data</span>
</span></span><span class=line><span class=cl>   <span class=o>=</span> <span class=m>00</span> <span class=m>00</span> <span class=m>00</span> <span class=m>00</span> <span class=m>00</span> <span class=m>00</span> <span class=m>00</span> <span class=m>00</span> <span class=m>00</span> <span class=m>00</span> <span class=m>00</span> <span class=m>00</span> <span class=m>00</span> <span class=m>00</span> <span class=m>00</span> <span class=m>00</span> <span class=m>00</span> <span class=m>00</span> <span class=m>00</span> <span class=m>00</span> <span class=m>00</span> <span class=m>00</span> <span class=m>00</span> <span class=m>00</span> <span class=m>00</span> <span class=m>00</span> <span class=m>00</span> <span class=m>00</span> <span class=m>00</span> <span class=m>00</span> <span class=m>00</span> <span class=m>00</span> R/W
</span></span><span class=line><span class=cl>BLOCK_KEY3 <span class=o>(</span>BLOCK7<span class=o>)</span>
</span></span><span class=line><span class=cl>  Purpose: USER
</span></span><span class=line><span class=cl>               Key3 or user <span class=nv>data</span>
</span></span><span class=line><span class=cl>   <span class=o>=</span> <span class=m>00</span> <span class=m>00</span> <span class=m>00</span> <span class=m>00</span> <span class=m>00</span> <span class=m>00</span> <span class=m>00</span> <span class=m>00</span> <span class=m>00</span> <span class=m>00</span> <span class=m>00</span> <span class=m>00</span> <span class=m>00</span> <span class=m>00</span> <span class=m>00</span> <span class=m>00</span> <span class=m>00</span> <span class=m>00</span> <span class=m>00</span> <span class=m>00</span> <span class=m>00</span> <span class=m>00</span> <span class=m>00</span> <span class=m>00</span> <span class=m>00</span> <span class=m>00</span> <span class=m>00</span> <span class=m>00</span> <span class=m>00</span> <span class=m>00</span> <span class=m>00</span> <span class=m>00</span> R/W
</span></span><span class=line><span class=cl>BLOCK_KEY4 <span class=o>(</span>BLOCK8<span class=o>)</span>
</span></span><span class=line><span class=cl>  Purpose: USER
</span></span><span class=line><span class=cl>               Key4 or user <span class=nv>data</span>
</span></span><span class=line><span class=cl>   <span class=o>=</span> <span class=m>00</span> <span class=m>00</span> <span class=m>00</span> <span class=m>00</span> <span class=m>00</span> <span class=m>00</span> <span class=m>00</span> <span class=m>00</span> <span class=m>00</span> <span class=m>00</span> <span class=m>00</span> <span class=m>00</span> <span class=m>00</span> <span class=m>00</span> <span class=m>00</span> <span class=m>00</span> <span class=m>00</span> <span class=m>00</span> <span class=m>00</span> <span class=m>00</span> <span class=m>00</span> <span class=m>00</span> <span class=m>00</span> <span class=m>00</span> <span class=m>00</span> <span class=m>00</span> <span class=m>00</span> <span class=m>00</span> <span class=m>00</span> <span class=m>00</span> <span class=m>00</span> <span class=m>00</span> R/W
</span></span><span class=line><span class=cl>BLOCK_KEY5 <span class=o>(</span>BLOCK9<span class=o>)</span>
</span></span><span class=line><span class=cl>  Purpose: USER
</span></span><span class=line><span class=cl>               Key5 or user <span class=nv>data</span>
</span></span><span class=line><span class=cl>   <span class=o>=</span> <span class=m>00</span> <span class=m>00</span> <span class=m>00</span> <span class=m>00</span> <span class=m>00</span> <span class=m>00</span> <span class=m>00</span> <span class=m>00</span> <span class=m>00</span> <span class=m>00</span> <span class=m>00</span> <span class=m>00</span> <span class=m>00</span> <span class=m>00</span> <span class=m>00</span> <span class=m>00</span> <span class=m>00</span> <span class=m>00</span> <span class=m>00</span> <span class=m>00</span> <span class=m>00</span> <span class=m>00</span> <span class=m>00</span> <span class=m>00</span> <span class=m>00</span> <span class=m>00</span> <span class=m>00</span> <span class=m>00</span> <span class=m>00</span> <span class=m>00</span> <span class=m>00</span> <span class=m>00</span> R/W
</span></span><span class=line><span class=cl>
</span></span><span class=line><span class=cl>Spi Pad fuses:
</span></span><span class=line><span class=cl>SPI_PAD_CONFIG_CLK <span class=o>(</span>BLOCK1<span class=o>)</span>                        SPI PAD <span class=nv>CLK</span>                                        <span class=o>=</span> <span class=m>0</span> R/W <span class=o>(</span>0b000000<span class=o>)</span>
</span></span><span class=line><span class=cl>SPI_PAD_CONFIG_Q <span class=o>(</span>BLOCK1<span class=o>)</span>                          SPI PAD Q<span class=o>(</span>D1<span class=o>)</span>                                      <span class=o>=</span> <span class=m>0</span> R/W <span class=o>(</span>0b000000<span class=o>)</span>
</span></span><span class=line><span class=cl>SPI_PAD_CONFIG_D <span class=o>(</span>BLOCK1<span class=o>)</span>                          SPI PAD D<span class=o>(</span>D0<span class=o>)</span>                                      <span class=o>=</span> <span class=m>0</span> R/W <span class=o>(</span>0b000000<span class=o>)</span>
</span></span><span class=line><span class=cl>SPI_PAD_CONFIG_CS <span class=o>(</span>BLOCK1<span class=o>)</span>                         SPI PAD <span class=nv>CS</span>                                         <span class=o>=</span> <span class=m>0</span> R/W <span class=o>(</span>0b000000<span class=o>)</span>
</span></span><span class=line><span class=cl>SPI_PAD_CONFIG_HD <span class=o>(</span>BLOCK1<span class=o>)</span>                         SPI PAD HD<span class=o>(</span>D3<span class=o>)</span>                                     <span class=o>=</span> <span class=m>0</span> R/W <span class=o>(</span>0b000000<span class=o>)</span>
</span></span><span class=line><span class=cl>SPI_PAD_CONFIG_WP <span class=o>(</span>BLOCK1<span class=o>)</span>                         SPI PAD WP<span class=o>(</span>D2<span class=o>)</span>                                     <span class=o>=</span> <span class=m>0</span> R/W <span class=o>(</span>0b000000<span class=o>)</span>
</span></span><span class=line><span class=cl>SPI_PAD_CONFIG_DQS <span class=o>(</span>BLOCK1<span class=o>)</span>                        SPI PAD <span class=nv>DQS</span>                                        <span class=o>=</span> <span class=m>0</span> R/W <span class=o>(</span>0b000000<span class=o>)</span>
</span></span><span class=line><span class=cl>SPI_PAD_CONFIG_D4 <span class=o>(</span>BLOCK1<span class=o>)</span>                         SPI PAD <span class=nv>D4</span>                                         <span class=o>=</span> <span class=m>0</span> R/W <span class=o>(</span>0b000000<span class=o>)</span>
</span></span><span class=line><span class=cl>SPI_PAD_CONFIG_D5 <span class=o>(</span>BLOCK1<span class=o>)</span>                         SPI PAD <span class=nv>D5</span>                                         <span class=o>=</span> <span class=m>0</span> R/W <span class=o>(</span>0b000000<span class=o>)</span>
</span></span><span class=line><span class=cl>SPI_PAD_CONFIG_D6 <span class=o>(</span>BLOCK1<span class=o>)</span>                         SPI PAD <span class=nv>D6</span>                                         <span class=o>=</span> <span class=m>0</span> R/W <span class=o>(</span>0b000000<span class=o>)</span>
</span></span><span class=line><span class=cl>SPI_PAD_CONFIG_D7 <span class=o>(</span>BLOCK1<span class=o>)</span>                         SPI PAD <span class=nv>D7</span>                                         <span class=o>=</span> <span class=m>0</span> R/W <span class=o>(</span>0b000000<span class=o>)</span>
</span></span><span class=line><span class=cl>
</span></span><span class=line><span class=cl>Usb fuses:
</span></span><span class=line><span class=cl>DIS_USB_JTAG <span class=o>(</span>BLOCK0<span class=o>)</span>                              Set this bit to disable <span class=k>function</span> of usb switch <span class=nv>to</span>  <span class=o>=</span> True R/W <span class=o>(</span>0b1<span class=o>)</span>
</span></span><span class=line><span class=cl>                                                   jtag in module of usb device
</span></span><span class=line><span class=cl>DIS_USB_SERIAL_JTAG <span class=o>(</span>BLOCK0<span class=o>)</span>                       USB-Serial-JTAG                                    <span class=o>=</span> Enable R/W <span class=o>(</span>0b0<span class=o>)</span>
</span></span><span class=line><span class=cl>USB_EXCHG_PINS <span class=o>(</span>BLOCK0<span class=o>)</span>                            Set this bit to exchange USB D+ and D- <span class=nv>pins</span>        <span class=o>=</span> False R/W <span class=o>(</span>0b0<span class=o>)</span>
</span></span><span class=line><span class=cl>DIS_USB_SERIAL_JTAG_ROM_PRINT <span class=o>(</span>BLOCK0<span class=o>)</span>             USB <span class=nv>printing</span>                                       <span class=o>=</span> Enable R/W <span class=o>(</span>0b0<span class=o>)</span>
</span></span><span class=line><span class=cl>DIS_USB_SERIAL_JTAG_DOWNLOAD_MODE <span class=o>(</span>BLOCK0<span class=o>)</span>         Disable UART download mode through USB-Serial-JTAG <span class=o>=</span> False R/W <span class=o>(</span>0b0<span class=o>)</span>
</span></span><span class=line><span class=cl>
</span></span><span class=line><span class=cl>Vdd fuses:
</span></span><span class=line><span class=cl>VDD_SPI_AS_GPIO <span class=o>(</span>BLOCK0<span class=o>)</span>                           Set this bit to vdd spi pin <span class=k>function</span> as <span class=nv>gpio</span>       <span class=o>=</span> False R/W <span class=o>(</span>0b0<span class=o>)</span>
</span></span><span class=line><span class=cl>
</span></span><span class=line><span class=cl>Wdt fuses:
</span></span><span class=line><span class=cl>WDT_DELAY_SEL <span class=o>(</span>BLOCK0<span class=o>)</span>                             RTC watchdog timeout threshold<span class=p>;</span> in unit of slow <span class=nv>cl</span> <span class=o>=</span> <span class=m>40000</span> R/W <span class=o>(</span>0b00<span class=o>)</span>
</span></span><span class=line><span class=cl>                                                   ock cycle
</span></span></code></pre></div></details><p>You should spot the following differences:</p><div class=highlight><pre tabindex=0 class=chroma><code class=language-bash data-lang=bash><span class=line><span class=cl><span class=o>[</span>...<span class=o>]</span>
</span></span><span class=line><span class=cl>WR_DIS <span class=o>(</span>BLOCK0<span class=o>)</span>                                    Disable programming of individual <span class=nv>eFuses</span>           <span class=o>=</span> <span class=m>8388864</span> R/W <span class=o>(</span>0x00800100<span class=o>)</span>
</span></span><span class=line><span class=cl>RD_DIS <span class=o>(</span>BLOCK0<span class=o>)</span>                                    Disable reading from BlOCK4-10                     <span class=o>=</span> <span class=m>1</span> R/W <span class=o>(</span>0b0000001<span class=o>)</span>
</span></span><span class=line><span class=cl><span class=o>[</span>...<span class=o>]</span>
</span></span><span class=line><span class=cl>DIS_DIRECT_BOOT <span class=o>(</span>BLOCK0<span class=o>)</span>                           Disable direct boot <span class=nv>mode</span>                           <span class=o>=</span> True R/W <span class=o>(</span>0b1<span class=o>)</span>
</span></span><span class=line><span class=cl><span class=o>[</span>...<span class=o>]</span>
</span></span><span class=line><span class=cl>DIS_PAD_JTAG <span class=o>(</span>BLOCK0<span class=o>)</span>                              Set this bit to disable JTAG in the hard way. <span class=nv>JTAG</span> <span class=o>=</span> True R/W <span class=o>(</span>0b1<span class=o>)</span>
</span></span><span class=line><span class=cl><span class=o>[</span>...<span class=o>]</span>
</span></span><span class=line><span class=cl>DIS_DOWNLOAD_ICACHE <span class=o>(</span>BLOCK0<span class=o>)</span>                       Set this bit to disable Icache in download mode <span class=o>(</span><span class=nv>b</span> <span class=o>=</span> True R/W <span class=o>(</span>0b1<span class=o>))</span>
</span></span><span class=line><span class=cl><span class=o>[</span>...<span class=o>]</span>
</span></span><span class=line><span class=cl>SPI_BOOT_CRYPT_CNT <span class=o>(</span>BLOCK0<span class=o>)</span>                        Enables flash encryption when <span class=m>1</span> or <span class=m>3</span> bits are <span class=nb>set</span>  <span class=o>=</span> Enable R/W <span class=o>(</span>0b001<span class=o>)</span>
</span></span><span class=line><span class=cl><span class=o>[</span>...<span class=o>]</span>
</span></span><span class=line><span class=cl>KEY_PURPOSE_0 <span class=o>(</span>BLOCK0<span class=o>)</span>                             Purpose of <span class=nv>Key0</span>                                    <span class=o>=</span> XTS_AES_128_KEY R/- <span class=o>(</span>0x4<span class=o>)</span>
</span></span><span class=line><span class=cl><span class=o>[</span>...<span class=o>]</span>
</span></span><span class=line><span class=cl>BLOCK_KEY0 <span class=o>(</span>BLOCK4<span class=o>)</span>
</span></span><span class=line><span class=cl>  Purpose: XTS_AES_128_KEY
</span></span><span class=line><span class=cl>    Key0 or user <span class=nv>data</span>
</span></span><span class=line><span class=cl>   <span class=o>=</span> ?? ?? ?? ?? ?? ?? ?? ?? ?? ?? ?? ?? ?? ?? ?? ?? ?? ?? ?? ?? ?? ?? ?? ?? ?? ?? ?? ?? ?? ?? ?? ?? -/-
</span></span><span class=line><span class=cl><span class=o>[</span>...<span class=o>]</span>
</span></span><span class=line><span class=cl>DIS_USB_JTAG <span class=o>(</span>BLOCK0<span class=o>)</span>                              Set this bit to disable <span class=k>function</span> of usb switch <span class=nv>to</span>  <span class=o>=</span> True R/W <span class=o>(</span>0b1<span class=o>)</span>
</span></span></code></pre></div><p>We can see that:</p><ul><li>The flash encryption is set (<code>SPI_BOOT_CRYPT_CNT</code>).</li><li>One of the eFuse blocks has been reserved to store the encryption key.</li></ul><p>Now your device has flash encryption. Since we selected the development, you can still flash it again using the serial port.</p><h2 class="relative group">Conclusion<div id=conclusion class=anchor></div><span class="absolute top-0 w-6 transition-opacity opacity-0 ltr:-left-6 rtl:-right-6 not-prose group-hover:opacity-100"><a class="group-hover:text-primary-300 dark:group-hover:text-neutral-700" style=text-decoration-line:none!important href=#conclusion aria-label=Anchor>#</a></span></h2><p>In this assignment, we added flash encryption to the project by enabling the appropriate options in the <code>menuconfig</code> and by accommodating the partition table offset as required.</p><blockquote><p>Next step: <a href=../#conclusion>Conclusion</a></p></blockquote><blockquote><p>Or <a href=../#agenda>go back to navigation menu</a></p></blockquote></div><h2 class="mt-8 text-2xl font-extrabold mb-10">Related</h2><section class="w-full grid gap-4 sm:grid-cols-2 md:grid-cols-3"><a href=../../../workshops/esp-idf-advanced/assignment-2-1/ class=min-w-full><div class="min-h-full border border-neutral-200 dark:border-neutral-700 border-2 rounded overflow-hidden shadow-2xl relative"><div class="px-6 py-4"><div class="font-bold text-xl text-neutral-800 decoration-primary-500 hover:underline hover:underline-offset-2 dark:text-neutral" href=../../../workshops/esp-idf-advanced/assignment-2-1/>ESP-IDF Adv. - Assign. 2.1</div><div class="text-sm text-neutral-500 dark:text-neutral-400"><div class="flex flex-row flex-wrap items-center"><span title="Reading time">4 mins</span></div><div class="flex flex-row flex-wrap items-center"></div></div><div class="py-1 prose dark:prose-invert">Event loop: Manage temperature and alarm sensor via events (guided)</div></div><div class="px-6 pt-4 pb-2"></div></div></a><a href=../../../workshops/esp-idf-advanced/assignment-3-1/ class=min-w-full><div class="min-h-full border border-neutral-200 dark:border-neutral-700 border-2 rounded overflow-hidden shadow-2xl relative"><div class="px-6 py-4"><div class="font-bold text-xl text-neutral-800 decoration-primary-500 hover:underline hover:underline-offset-2 dark:text-neutral" href=../../../workshops/esp-idf-advanced/assignment-3-1/>ESP-IDF Adv. - Assign. 3.1</div><div class="text-sm text-neutral-500 dark:text-neutral-400"><div class="flex flex-row flex-wrap items-center"><span title="Reading time">2 mins</span></div><div class="flex flex-row flex-wrap items-center"></div></div><div class="py-1 prose dark:prose-invert">Reduce binary size by working on configuration.</div></div><div class="px-6 pt-4 pb-2"></div></div></a><a href=../../../workshops/esp-idf-advanced/assignment-3-2/ class=min-w-full><div class="min-h-full border border-neutral-200 dark:border-neutral-700 border-2 rounded overflow-hidden shadow-2xl relative"><div class="px-6 py-4"><div class="font-bold text-xl text-neutral-800 decoration-primary-500 hover:underline hover:underline-offset-2 dark:text-neutral" href=../../../workshops/esp-idf-advanced/assignment-3-2/>ESP-IDF Adv. - Assign. 3.2</div><div class="text-sm text-neutral-500 dark:text-neutral-400"><div class="flex flex-row flex-wrap items-center"><span title="Reading time">8 mins</span></div><div class="flex flex-row flex-wrap items-center"></div></div><div class="py-1 prose dark:prose-invert">Explore core dump &ndash; guided</div></div><div class="px-6 pt-4 pb-2"></div></div></a></section></div><script>var oid="views_workshops/esp-idf-advanced/assignment-4-3/index.md",oid_likes="likes_workshops/esp-idf-advanced/assignment-4-3/index.md"</script><script type=text/javascript src=../../../workshop-esp-idf/js/page.min.0860cf4e04fa2d72cc33ddba263083464d48f67de06114529043cb4623319efed4f484fd7f1730df5abea0e2da6f3538855634081d02f2d6e920b956f063e823.js integrity="sha512-CGDPTgT6LXLMM926JjCDRk1I9n3gYRRSkEPLRiMxnv7U9IT9fxcw31q+oOLabzU4hVY0CB0C8tbpILlW8GPoIw=="></script></section><footer class="pt-8 max-w-prose print:hidden"><div class=pt-8><hr class="border-dotted border-neutral-300 dark:border-neutral-600"><div class="flex justify-between pt-3"><span><a class="flex group mr-3" href=../../../workshops/esp-idf-advanced/assignment-4-2/><span class="mr-3 text-neutral-700 group-hover:text-primary-600 ltr:inline rtl:hidden dark:text-neutral dark:group-hover:text-primary-400">&larr;</span>
<span class="ml-3 text-neutral-700 group-hover:text-primary-600 ltr:hidden rtl:inline dark:text-neutral dark:group-hover:text-primary-400">&rarr;</span>
<span class="flex flex-col"><span class="mt-[0.1rem] leading-6 group-hover:underline group-hover:decoration-primary-500">ESP-IDF Adv. - Assign. 4.2</span>
<span class="mt-[0.1rem] text-xs text-neutral-500 dark:text-neutral-400"></span></span></a></span><span><a class="flex text-right group ml-3" href=../../../workshops/esp-idf-advanced/lecture-1/><span class="flex flex-col"><span class="mt-[0.1rem] leading-6 group-hover:underline group-hover:decoration-primary-500">ESP-IDF Adv. - Lecture 1</span>
<span class="mt-[0.1rem] text-xs text-neutral-500 dark:text-neutral-400"></span></span><span class="ml-3 text-neutral-700 group-hover:text-primary-600 ltr:inline rtl:hidden dark:text-neutral dark:group-hover:text-primary-400">&rarr;</span>
<span class="mr-3 text-neutral-700 group-hover:text-primary-600 ltr:hidden rtl:inline dark:text-neutral dark:group-hover:text-primary-400">&larr;</span></a></span></div></div></footer></article><div id=top-scroller class="pointer-events-none absolute top-[110vh] bottom-0 w-12 ltr:right-0 rtl:left-0"><a href=#the-top class="pointer-events-auto sticky top-[calc(100vh-5.5rem)] flex h-12 w-12 mb-16 items-center justify-center rounded-full bg-neutral/50 text-xl text-neutral-700 hover:text-primary-600 dark:bg-neutral-800/50 dark:text-neutral dark:hover:text-primary-400" aria-label="Scroll to top" title="Scroll to top">&uarr;</a></div></main><footer id=site-footer class="py-10 print:hidden"><nav class="flex flex-row pb-4 text-base font-medium text-neutral-500 dark:text-neutral-400"><ul class="flex flex-col list-none sm:flex-row"><li class="flex mb-1 ltr:text-right rtl:text-left sm:mb-0 ltr:sm:mr-7 ltr:sm:last:mr-0 rtl:sm:ml-7 rtl:sm:last:ml-0"><a class="decoration-primary-500 hover:underline hover:decoration-2 hover:underline-offset-2 flex items-center" href=../../../tags/ title=Tags>Tags</a></li><li class="flex mb-1 ltr:text-right rtl:text-left sm:mb-0 ltr:sm:mr-7 ltr:sm:last:mr-0 rtl:sm:ml-7 rtl:sm:last:ml-0"><a class="decoration-primary-500 hover:underline hover:decoration-2 hover:underline-offset-2 flex items-center" href=../../../authors/ title="Developer Portal Authors">Authors</a></li><li class="flex mb-1 ltr:text-right rtl:text-left sm:mb-0 ltr:sm:mr-7 ltr:sm:last:mr-0 rtl:sm:ml-7 rtl:sm:last:ml-0"><a class="decoration-primary-500 hover:underline hover:decoration-2 hover:underline-offset-2 flex items-center" href title>About</a></li><li class="flex mb-1 ltr:text-right rtl:text-left sm:mb-0 ltr:sm:mr-7 ltr:sm:last:mr-0 rtl:sm:ml-7 rtl:sm:last:ml-0"><a class="decoration-primary-500 hover:underline hover:decoration-2 hover:underline-offset-2 flex items-center" href title>Contribute</a></li><li class="flex mb-1 ltr:text-right rtl:text-left sm:mb-0 ltr:sm:mr-7 ltr:sm:last:mr-0 rtl:sm:ml-7 rtl:sm:last:ml-0"><a class="decoration-primary-500 hover:underline hover:decoration-2 hover:underline-offset-2 flex items-center" href=https://github.com/espressif/developer-portal/ title><span><span class="relative block icon"><svg viewBox="0 0 496 512"><path fill="currentcolor" d="M165.9 397.4c0 2-2.3 3.6-5.2 3.6-3.3.3-5.6-1.3-5.6-3.6.0-2 2.3-3.6 5.2-3.6 3-.3 5.6 1.3 5.6 3.6zm-31.1-4.5c-.7 2 1.3 4.3 4.3 4.9 2.6 1 5.6.0 6.2-2s-1.3-4.3-4.3-5.2c-2.6-.7-5.5.3-6.2 2.3zm44.2-1.7c-2.9.7-4.9 2.6-4.6 4.9.3 2 2.9 3.3 5.9 2.6 2.9-.7 4.9-2.6 4.6-4.6-.3-1.9-3-3.2-5.9-2.9zM244.8 8C106.1 8 0 113.3.0 252c0 110.9 69.8 205.8 169.5 239.2 12.8 2.3 17.3-5.6 17.3-12.1.0-6.2-.3-40.4-.3-61.4.0.0-70 15-84.7-29.8.0.0-11.4-29.1-27.8-36.6.0.0-22.9-15.7 1.6-15.4.0.0 24.9 2 38.6 25.8 21.9 38.6 58.6 27.5 72.9 20.9 2.3-16 8.8-27.1 16-33.7-55.9-6.2-112.3-14.3-112.3-110.5.0-27.5 7.6-41.3 23.6-58.9-2.6-6.5-11.1-33.3 2.6-67.9 20.9-6.5 69 27 69 27 20-5.6 41.5-8.5 62.8-8.5s42.8 2.9 62.8 8.5c0 0 48.1-33.6 69-27 13.7 34.7 5.2 61.4 2.6 67.9 16 17.7 25.8 31.5 25.8 58.9.0 96.5-58.9 104.2-114.8 110.5 9.2 7.9 17 22.9 17 46.4.0 33.7-.3 75.4-.3 83.6.0 6.5 4.6 14.4 17.3 12.1C428.2 457.8 496 362.9 496 252 496 113.3 383.5 8 244.8 8zM97.2 352.9c-1.3 1-1 3.3.7 5.2 1.6 1.6 3.9 2.3 5.2 1 1.3-1 1-3.3-.7-5.2-1.6-1.6-3.9-2.3-5.2-1zm-10.8-8.1c-.7 1.3.3 2.9 2.3 3.9 1.6 1 3.6.7 4.3-.7.7-1.3-.3-2.9-2.3-3.9-2-.6-3.6-.3-4.3.7zm32.4 35.6c-1.6 1.3-1 4.3 1.3 6.2 2.3 2.3 5.2 2.6 6.5 1 1.3-1.3.7-4.3-1.3-6.2-2.2-2.3-5.2-2.6-6.5-1zm-11.4-14.7c-1.6 1-1.6 3.6.0 5.9 1.6 2.3 4.3 3.3 5.6 2.3 1.6-1.3 1.6-3.9.0-6.2-1.4-2.3-4-3.3-5.6-2z"/></svg></span></span></a></li></ul></nav><div class="flex items-center justify-between"><p class="text-sm text-neutral-500 dark:text-neutral-500">&copy;
2025
John Lee</p><p class="text-xs text-neutral-500 dark:text-neutral-400">Powered by <a class="hover:underline hover:decoration-primary-400 hover:text-primary-500" href=https://gohugo.io/ target=_blank rel="noopener noreferrer">Hugo</a> & <a class="hover:underline hover:decoration-primary-400 hover:text-primary-500" href=https://blowfish.page/ target=_blank rel="noopener noreferrer">Blowfish</a></p></div><script>mediumZoom(document.querySelectorAll("img:not(.nozoom)"),{margin:24,background:"rgba(0,0,0,0.5)",scrollOffset:0})</script><script type=text/javascript src=../../../workshop-esp-idf/js/process.min.ee03488f19c93c2efb199e2e3014ea5f3cb2ce7d45154adb3399a158cac27ca52831db249ede5bb602700ef87eb02434139de0858af1818ab0fb4182472204a4.js integrity="sha512-7gNIjxnJPC77GZ4uMBTqXzyyzn1FFUrbM5mhWMrCfKUoMdsknt5btgJwDvh+sCQ0E53ghYrxgYqw+0GCRyIEpA=="></script></footer><div id=search-wrapper class="invisible fixed inset-0 flex h-screen w-screen cursor-default flex-col bg-neutral-500/50 p-4 backdrop-blur-sm dark:bg-neutral-900/50 sm:p-6 md:p-[10vh] lg:p-[12vh]" data-url=https://fbez.github.io/workshop-esp-idf/ style=z-index:500><div id=search-modal class="flex flex-col w-full max-w-3xl min-h-0 mx-auto border rounded-md shadow-lg top-20 border-neutral-200 bg-neutral dark:border-neutral-700 dark:bg-neutral-800"><header class="relative z-10 flex items-center justify-between flex-none px-2"><form class="flex items-center flex-auto min-w-0"><div class="flex items-center justify-center w-8 h-8 text-neutral-400"><span class="relative block icon"><svg aria-hidden="true" focusable="false" data-prefix="fas" data-icon="search" class="svg-inline--fa fa-search fa-w-16" role="img" viewBox="0 0 512 512"><path fill="currentcolor" d="M505 442.7 405.3 343c-4.5-4.5-10.6-7-17-7H372c27.6-35.3 44-79.7 44-128C416 93.1 322.9.0 208 0S0 93.1.0 208s93.1 208 208 208c48.3.0 92.7-16.4 128-44v16.3c0 6.4 2.5 12.5 7 17l99.7 99.7c9.4 9.4 24.6 9.4 33.9.0l28.3-28.3c9.4-9.4 9.4-24.6.1-34zM208 336c-70.7.0-128-57.2-128-128 0-70.7 57.2-128 128-128 70.7.0 128 57.2 128 128 0 70.7-57.2 128-128 128z"/></svg></span></div><input type=search id=search-query class="flex flex-auto h-12 mx-1 bg-transparent appearance-none focus:outline-dotted focus:outline-2 focus:outline-transparent" placeholder=Search tabindex=0></form><button id=close-search-button class="flex items-center justify-center w-8 h-8 text-neutral-700 hover:text-primary-600 dark:text-neutral dark:hover:text-primary-400" title="Close (Esc)">
<span class="relative block icon"><svg viewBox="0 0 320 512"><path fill="currentcolor" d="M310.6 361.4c12.5 12.5 12.5 32.75.0 45.25C304.4 412.9 296.2 416 288 416s-16.38-3.125-22.62-9.375L160 301.3 54.63 406.6C48.38 412.9 40.19 416 32 416S15.63 412.9 9.375 406.6c-12.5-12.5-12.5-32.75.0-45.25l105.4-105.4L9.375 150.6c-12.5-12.5-12.5-32.75.0-45.25s32.75-12.5 45.25.0L160 210.8l105.4-105.4c12.5-12.5 32.75-12.5 45.25.0s12.5 32.75.0 45.25l-105.4 105.4L310.6 361.4z"/></svg></span></button></header><section class="flex-auto px-2 overflow-auto"><ul id=search-results></ul></section></div></div></div></div><script async src=https://widget.kapa.ai/kapa-widget.bundle.js data-website-id=10bca275-31d7-43dc-a7d7-160913512ad4 data-project-name="Developer Portal" data-project-color=#38393a data-project-logo=/logo-ai.webp data-button-image=/logo-ai-new.webp data-modal-disclaimer="This custom large language model (LLM), trained on official documentation from espressif.com, is designed to provide technical support and answers related to Espressifs products and services. Give it a try, share your thoughts, and let us know your feedbackwe truly appreciate it! 
\n\n*Note*: AI-generated information may be incomplete or inaccurate. Always verify critical information with official sources." data-modal-example-questions="How do I put an ESP32-DevkitC into download mode?" data-button-text-font-size=0px data-button-border-radius=50% data-button-bg-color=#38393a data-button-border=#38393a data-button-height=52px data-button-width=52px data-button-animation-enabled=false data-button-image-height=100% data-button-image-width=100% data-button-padding=0 data-button-hover-animation-enabled=false data-button-position-right=16px data-button-position-bottom=96px data-button-box-shadow="0px 6px 12px 1px rgba(0,0,0,0.16)" data-bot-protection-mechanism=hcaptcha></script></body></html>