{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1707482494939 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1707482494940 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Feb 09 12:41:34 2024 " "Processing started: Fri Feb 09 12:41:34 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1707482494940 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707482494940 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off audio_controller -c audio_controller " "Command: quartus_map --read_settings_files=on --write_settings_files=off audio_controller -c audio_controller" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707482494940 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1707482495244 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1707482495244 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sv files/octave_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file sv files/octave_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 octave_mux " "Found entity 1: octave_mux" {  } { { "sv files/octave_mux.sv" "" { Text "C:/Users/minec/Desktop/Work/GitHub Repos/PROJ300/Firmware/Audio Controller/sv files/octave_mux.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707482499694 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707482499694 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sv files/shift_detector.sv 1 1 " "Found 1 design units, including 1 entities, in source file sv files/shift_detector.sv" { { "Info" "ISGN_ENTITY_NAME" "1 shift_detector " "Found entity 1: shift_detector" {  } { { "sv files/shift_detector.sv" "" { Text "C:/Users/minec/Desktop/Work/GitHub Repos/PROJ300/Firmware/Audio Controller/sv files/shift_detector.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707482499695 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707482499695 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ps2 files/sv files/seven_seg_controller_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file ps2 files/sv files/seven_seg_controller_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 seven_seg_controller_tb " "Found entity 1: seven_seg_controller_tb" {  } { { "ps2 files/sv files/seven_seg_controller_tb.sv" "" { Text "C:/Users/minec/Desktop/Work/GitHub Repos/PROJ300/Firmware/Audio Controller/ps2 files/sv files/seven_seg_controller_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707482499696 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707482499696 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ps2 files/sv files/seven_seg_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file ps2 files/sv files/seven_seg_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 seven_seg_controller " "Found entity 1: seven_seg_controller" {  } { { "ps2 files/sv files/seven_seg_controller.sv" "" { Text "C:/Users/minec/Desktop/Work/GitHub Repos/PROJ300/Firmware/Audio Controller/ps2 files/sv files/seven_seg_controller.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707482499698 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707482499698 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ps2 files/sv files/ps2controller_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file ps2 files/sv files/ps2controller_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 PS2controller_tb " "Found entity 1: PS2controller_tb" {  } { { "ps2 files/sv files/PS2controller_tb.sv" "" { Text "C:/Users/minec/Desktop/Work/GitHub Repos/PROJ300/Firmware/Audio Controller/ps2 files/sv files/PS2controller_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707482499699 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707482499699 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ps2 files/sv files/ps2_controller_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file ps2 files/sv files/ps2_controller_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ps2_controller_tb " "Found entity 1: ps2_controller_tb" {  } { { "ps2 files/sv files/ps2_controller_tb.sv" "" { Text "C:/Users/minec/Desktop/Work/GitHub Repos/PROJ300/Firmware/Audio Controller/ps2 files/sv files/ps2_controller_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707482499700 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707482499700 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ps2 files/sv files/ps2_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file ps2 files/sv files/ps2_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ps2_controller " "Found entity 1: ps2_controller" {  } { { "ps2 files/sv files/ps2_controller.sv" "" { Text "C:/Users/minec/Desktop/Work/GitHub Repos/PROJ300/Firmware/Audio Controller/ps2 files/sv files/ps2_controller.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707482499702 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707482499702 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ps2 files/sv files/bsy_reader_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file ps2 files/sv files/bsy_reader_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bsy_reader_tb " "Found entity 1: bsy_reader_tb" {  } { { "ps2 files/sv files/bsy_reader_tb.sv" "" { Text "C:/Users/minec/Desktop/Work/GitHub Repos/PROJ300/Firmware/Audio Controller/ps2 files/sv files/bsy_reader_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707482499703 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707482499703 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ps2 files/sv files/bsy_reader.sv 1 1 " "Found 1 design units, including 1 entities, in source file ps2 files/sv files/bsy_reader.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bsy_reader " "Found entity 1: bsy_reader" {  } { { "ps2 files/sv files/bsy_reader.sv" "" { Text "C:/Users/minec/Desktop/Work/GitHub Repos/PROJ300/Firmware/Audio Controller/ps2 files/sv files/bsy_reader.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707482499704 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707482499704 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ps2 files/sv files/break_code_detector.sv 1 1 " "Found 1 design units, including 1 entities, in source file ps2 files/sv files/break_code_detector.sv" { { "Info" "ISGN_ENTITY_NAME" "1 break_code_detector " "Found entity 1: break_code_detector" {  } { { "ps2 files/sv files/break_code_detector.sv" "" { Text "C:/Users/minec/Desktop/Work/GitHub Repos/PROJ300/Firmware/Audio Controller/ps2 files/sv files/break_code_detector.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707482499705 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707482499705 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ps2 files/ps2controller.bdf 1 1 " "Found 1 design units, including 1 entities, in source file ps2 files/ps2controller.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 PS2controller " "Found entity 1: PS2controller" {  } { { "ps2 files/PS2controller.bdf" "" { Schematic "C:/Users/minec/Desktop/Work/GitHub Repos/PROJ300/Firmware/Audio Controller/ps2 files/PS2controller.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707482499706 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707482499706 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sv files/key_detector.sv 1 1 " "Found 1 design units, including 1 entities, in source file sv files/key_detector.sv" { { "Info" "ISGN_ENTITY_NAME" "1 key_detector " "Found entity 1: key_detector" {  } { { "sv files/key_detector.sv" "" { Text "C:/Users/minec/Desktop/Work/GitHub Repos/PROJ300/Firmware/Audio Controller/sv files/key_detector.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707482499708 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707482499708 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "sv files/encoder.sv " "Can't analyze file -- file sv files/encoder.sv is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1707482499709 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sv files/muxn.sv 1 1 " "Found 1 design units, including 1 entities, in source file sv files/muxn.sv" { { "Info" "ISGN_ENTITY_NAME" "1 muxN " "Found entity 1: muxN" {  } { { "sv files/muxN.sv" "" { Text "C:/Users/minec/Desktop/Work/GitHub Repos/PROJ300/Firmware/Audio Controller/sv files/muxN.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707482499710 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707482499710 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sv files/d_ffn.sv 1 1 " "Found 1 design units, including 1 entities, in source file sv files/d_ffn.sv" { { "Info" "ISGN_ENTITY_NAME" "1 d_ffN " "Found entity 1: d_ffN" {  } { { "sv files/d_ffN.sv" "" { Text "C:/Users/minec/Desktop/Work/GitHub Repos/PROJ300/Firmware/Audio Controller/sv files/d_ffN.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707482499711 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707482499711 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sv files/fine_clk_divn.sv 1 1 " "Found 1 design units, including 1 entities, in source file sv files/fine_clk_divn.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fine_clk_divN " "Found entity 1: fine_clk_divN" {  } { { "sv files/fine_clk_divN.sv" "" { Text "C:/Users/minec/Desktop/Work/GitHub Repos/PROJ300/Firmware/Audio Controller/sv files/fine_clk_divN.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707482499713 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707482499713 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audiocontroller.bdf 1 1 " "Found 1 design units, including 1 entities, in source file audiocontroller.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 AudioController " "Found entity 1: AudioController" {  } { { "AudioController.bdf" "" { Schematic "C:/Users/minec/Desktop/Work/GitHub Repos/PROJ300/Firmware/Audio Controller/AudioController.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707482499714 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707482499714 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "music_frequencies.bdf 1 1 " "Found 1 design units, including 1 entities, in source file music_frequencies.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 music_frequencies " "Found entity 1: music_frequencies" {  } { { "music_frequencies.bdf" "" { Schematic "C:/Users/minec/Desktop/Work/GitHub Repos/PROJ300/Firmware/Audio Controller/music_frequencies.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707482499715 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707482499715 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "fine_clk_divN fine_clk_divN.sv(18) " "Verilog HDL Parameter Declaration warning at fine_clk_divN.sv(18): Parameter Declaration in module \"fine_clk_divN\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "sv files/fine_clk_divN.sv" "" { Text "C:/Users/minec/Desktop/Work/GitHub Repos/PROJ300/Firmware/Audio Controller/sv files/fine_clk_divN.sv" 18 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1707482499716 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "AudioController " "Elaborating entity \"AudioController\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1707482499742 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxN muxN:inst4 " "Elaborating entity \"muxN\" for hierarchy \"muxN:inst4\"" {  } { { "AudioController.bdf" "inst4" { Schematic "C:/Users/minec/Desktop/Work/GitHub Repos/PROJ300/Firmware/Audio Controller/AudioController.bdf" { { 336 704 856 416 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707482499742 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "music_frequencies music_frequencies:inst " "Elaborating entity \"music_frequencies\" for hierarchy \"music_frequencies:inst\"" {  } { { "AudioController.bdf" "inst" { Schematic "C:/Users/minec/Desktop/Work/GitHub Repos/PROJ300/Firmware/Audio Controller/AudioController.bdf" { { 336 296 480 432 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707482499743 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "octave_mux music_frequencies:inst\|octave_mux:inst26 " "Elaborating entity \"octave_mux\" for hierarchy \"music_frequencies:inst\|octave_mux:inst26\"" {  } { { "music_frequencies.bdf" "inst26" { Schematic "C:/Users/minec/Desktop/Work/GitHub Repos/PROJ300/Firmware/Audio Controller/music_frequencies.bdf" { { 936 600 792 1048 "inst26" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707482499744 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fine_clk_divN music_frequencies:inst\|fine_clk_divN:inst " "Elaborating entity \"fine_clk_divN\" for hierarchy \"music_frequencies:inst\|fine_clk_divN:inst\"" {  } { { "music_frequencies.bdf" "inst" { Schematic "C:/Users/minec/Desktop/Work/GitHub Repos/PROJ300/Firmware/Audio Controller/music_frequencies.bdf" { { 352 352 504 432 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707482499745 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 fine_clk_divN.sv(38) " "Verilog HDL assignment warning at fine_clk_divN.sv(38): truncated value with size 32 to match size of target (25)" {  } { { "sv files/fine_clk_divN.sv" "" { Text "C:/Users/minec/Desktop/Work/GitHub Repos/PROJ300/Firmware/Audio Controller/sv files/fine_clk_divN.sv" 38 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1707482499745 "|AudioController|fine_clk_divN:inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fine_clk_divN music_frequencies:inst\|fine_clk_divN:inst1 " "Elaborating entity \"fine_clk_divN\" for hierarchy \"music_frequencies:inst\|fine_clk_divN:inst1\"" {  } { { "music_frequencies.bdf" "inst1" { Schematic "C:/Users/minec/Desktop/Work/GitHub Repos/PROJ300/Firmware/Audio Controller/music_frequencies.bdf" { { 472 352 504 552 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707482499746 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 fine_clk_divN.sv(38) " "Verilog HDL assignment warning at fine_clk_divN.sv(38): truncated value with size 32 to match size of target (25)" {  } { { "sv files/fine_clk_divN.sv" "" { Text "C:/Users/minec/Desktop/Work/GitHub Repos/PROJ300/Firmware/Audio Controller/sv files/fine_clk_divN.sv" 38 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1707482499746 "|AudioController|music_frequencies:inst|fine_clk_divN:inst1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fine_clk_divN music_frequencies:inst\|fine_clk_divN:inst2 " "Elaborating entity \"fine_clk_divN\" for hierarchy \"music_frequencies:inst\|fine_clk_divN:inst2\"" {  } { { "music_frequencies.bdf" "inst2" { Schematic "C:/Users/minec/Desktop/Work/GitHub Repos/PROJ300/Firmware/Audio Controller/music_frequencies.bdf" { { 592 352 504 672 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707482499746 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 fine_clk_divN.sv(38) " "Verilog HDL assignment warning at fine_clk_divN.sv(38): truncated value with size 32 to match size of target (25)" {  } { { "sv files/fine_clk_divN.sv" "" { Text "C:/Users/minec/Desktop/Work/GitHub Repos/PROJ300/Firmware/Audio Controller/sv files/fine_clk_divN.sv" 38 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1707482499747 "|AudioController|fine_clk_divN:inst1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fine_clk_divN music_frequencies:inst\|fine_clk_divN:inst3 " "Elaborating entity \"fine_clk_divN\" for hierarchy \"music_frequencies:inst\|fine_clk_divN:inst3\"" {  } { { "music_frequencies.bdf" "inst3" { Schematic "C:/Users/minec/Desktop/Work/GitHub Repos/PROJ300/Firmware/Audio Controller/music_frequencies.bdf" { { 712 352 504 792 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707482499747 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 fine_clk_divN.sv(38) " "Verilog HDL assignment warning at fine_clk_divN.sv(38): truncated value with size 32 to match size of target (25)" {  } { { "sv files/fine_clk_divN.sv" "" { Text "C:/Users/minec/Desktop/Work/GitHub Repos/PROJ300/Firmware/Audio Controller/sv files/fine_clk_divN.sv" 38 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1707482499748 "|AudioController|music_frequencies:inst|fine_clk_divN:inst3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fine_clk_divN music_frequencies:inst\|fine_clk_divN:inst15 " "Elaborating entity \"fine_clk_divN\" for hierarchy \"music_frequencies:inst\|fine_clk_divN:inst15\"" {  } { { "music_frequencies.bdf" "inst15" { Schematic "C:/Users/minec/Desktop/Work/GitHub Repos/PROJ300/Firmware/Audio Controller/music_frequencies.bdf" { { 352 720 872 432 "inst15" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707482499748 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 fine_clk_divN.sv(38) " "Verilog HDL assignment warning at fine_clk_divN.sv(38): truncated value with size 32 to match size of target (25)" {  } { { "sv files/fine_clk_divN.sv" "" { Text "C:/Users/minec/Desktop/Work/GitHub Repos/PROJ300/Firmware/Audio Controller/sv files/fine_clk_divN.sv" 38 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1707482499748 "|AudioController|fine_clk_divN:inst2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fine_clk_divN music_frequencies:inst\|fine_clk_divN:inst4 " "Elaborating entity \"fine_clk_divN\" for hierarchy \"music_frequencies:inst\|fine_clk_divN:inst4\"" {  } { { "music_frequencies.bdf" "inst4" { Schematic "C:/Users/minec/Desktop/Work/GitHub Repos/PROJ300/Firmware/Audio Controller/music_frequencies.bdf" { { 472 720 872 552 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707482499749 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 fine_clk_divN.sv(38) " "Verilog HDL assignment warning at fine_clk_divN.sv(38): truncated value with size 32 to match size of target (25)" {  } { { "sv files/fine_clk_divN.sv" "" { Text "C:/Users/minec/Desktop/Work/GitHub Repos/PROJ300/Firmware/Audio Controller/sv files/fine_clk_divN.sv" 38 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1707482499749 "|AudioController|music_frequencies:inst|fine_clk_divN:inst4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fine_clk_divN music_frequencies:inst\|fine_clk_divN:inst5 " "Elaborating entity \"fine_clk_divN\" for hierarchy \"music_frequencies:inst\|fine_clk_divN:inst5\"" {  } { { "music_frequencies.bdf" "inst5" { Schematic "C:/Users/minec/Desktop/Work/GitHub Repos/PROJ300/Firmware/Audio Controller/music_frequencies.bdf" { { 592 720 872 672 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707482499749 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 fine_clk_divN.sv(38) " "Verilog HDL assignment warning at fine_clk_divN.sv(38): truncated value with size 32 to match size of target (25)" {  } { { "sv files/fine_clk_divN.sv" "" { Text "C:/Users/minec/Desktop/Work/GitHub Repos/PROJ300/Firmware/Audio Controller/sv files/fine_clk_divN.sv" 38 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1707482499750 "|AudioController|music_frequencies:inst|fine_clk_divN:inst5"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fine_clk_divN music_frequencies:inst\|fine_clk_divN:inst7 " "Elaborating entity \"fine_clk_divN\" for hierarchy \"music_frequencies:inst\|fine_clk_divN:inst7\"" {  } { { "music_frequencies.bdf" "inst7" { Schematic "C:/Users/minec/Desktop/Work/GitHub Repos/PROJ300/Firmware/Audio Controller/music_frequencies.bdf" { { 712 720 872 792 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707482499750 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 fine_clk_divN.sv(38) " "Verilog HDL assignment warning at fine_clk_divN.sv(38): truncated value with size 32 to match size of target (25)" {  } { { "sv files/fine_clk_divN.sv" "" { Text "C:/Users/minec/Desktop/Work/GitHub Repos/PROJ300/Firmware/Audio Controller/sv files/fine_clk_divN.sv" 38 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1707482499751 "|AudioController|music_frequencies:inst|fine_clk_divN:inst7"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fine_clk_divN music_frequencies:inst\|fine_clk_divN:inst16 " "Elaborating entity \"fine_clk_divN\" for hierarchy \"music_frequencies:inst\|fine_clk_divN:inst16\"" {  } { { "music_frequencies.bdf" "inst16" { Schematic "C:/Users/minec/Desktop/Work/GitHub Repos/PROJ300/Firmware/Audio Controller/music_frequencies.bdf" { { 352 1088 1240 432 "inst16" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707482499751 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 fine_clk_divN.sv(38) " "Verilog HDL assignment warning at fine_clk_divN.sv(38): truncated value with size 32 to match size of target (25)" {  } { { "sv files/fine_clk_divN.sv" "" { Text "C:/Users/minec/Desktop/Work/GitHub Repos/PROJ300/Firmware/Audio Controller/sv files/fine_clk_divN.sv" 38 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1707482499752 "|AudioController|music_frequencies:inst|fine_clk_divN:inst16"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fine_clk_divN music_frequencies:inst\|fine_clk_divN:inst8 " "Elaborating entity \"fine_clk_divN\" for hierarchy \"music_frequencies:inst\|fine_clk_divN:inst8\"" {  } { { "music_frequencies.bdf" "inst8" { Schematic "C:/Users/minec/Desktop/Work/GitHub Repos/PROJ300/Firmware/Audio Controller/music_frequencies.bdf" { { 472 1088 1240 552 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707482499752 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 fine_clk_divN.sv(38) " "Verilog HDL assignment warning at fine_clk_divN.sv(38): truncated value with size 32 to match size of target (25)" {  } { { "sv files/fine_clk_divN.sv" "" { Text "C:/Users/minec/Desktop/Work/GitHub Repos/PROJ300/Firmware/Audio Controller/sv files/fine_clk_divN.sv" 38 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1707482499752 "|AudioController|music_frequencies:inst|fine_clk_divN:inst8"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fine_clk_divN music_frequencies:inst\|fine_clk_divN:inst9 " "Elaborating entity \"fine_clk_divN\" for hierarchy \"music_frequencies:inst\|fine_clk_divN:inst9\"" {  } { { "music_frequencies.bdf" "inst9" { Schematic "C:/Users/minec/Desktop/Work/GitHub Repos/PROJ300/Firmware/Audio Controller/music_frequencies.bdf" { { 592 1088 1240 672 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707482499753 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 fine_clk_divN.sv(38) " "Verilog HDL assignment warning at fine_clk_divN.sv(38): truncated value with size 32 to match size of target (25)" {  } { { "sv files/fine_clk_divN.sv" "" { Text "C:/Users/minec/Desktop/Work/GitHub Repos/PROJ300/Firmware/Audio Controller/sv files/fine_clk_divN.sv" 38 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1707482499753 "|AudioController|music_frequencies:inst|fine_clk_divN:inst9"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fine_clk_divN music_frequencies:inst\|fine_clk_divN:inst10 " "Elaborating entity \"fine_clk_divN\" for hierarchy \"music_frequencies:inst\|fine_clk_divN:inst10\"" {  } { { "music_frequencies.bdf" "inst10" { Schematic "C:/Users/minec/Desktop/Work/GitHub Repos/PROJ300/Firmware/Audio Controller/music_frequencies.bdf" { { 712 1088 1240 792 "inst10" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707482499754 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 fine_clk_divN.sv(38) " "Verilog HDL assignment warning at fine_clk_divN.sv(38): truncated value with size 32 to match size of target (25)" {  } { { "sv files/fine_clk_divN.sv" "" { Text "C:/Users/minec/Desktop/Work/GitHub Repos/PROJ300/Firmware/Audio Controller/sv files/fine_clk_divN.sv" 38 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1707482499754 "|AudioController|music_frequencies:inst|fine_clk_divN:inst10"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fine_clk_divN music_frequencies:inst\|fine_clk_divN:inst14 " "Elaborating entity \"fine_clk_divN\" for hierarchy \"music_frequencies:inst\|fine_clk_divN:inst14\"" {  } { { "music_frequencies.bdf" "inst14" { Schematic "C:/Users/minec/Desktop/Work/GitHub Repos/PROJ300/Firmware/Audio Controller/music_frequencies.bdf" { { 1256 288 440 1336 "inst14" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707482499754 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 fine_clk_divN.sv(38) " "Verilog HDL assignment warning at fine_clk_divN.sv(38): truncated value with size 32 to match size of target (25)" {  } { { "sv files/fine_clk_divN.sv" "" { Text "C:/Users/minec/Desktop/Work/GitHub Repos/PROJ300/Firmware/Audio Controller/sv files/fine_clk_divN.sv" 38 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1707482499755 "|AudioController|music_frequencies:inst|fine_clk_divN:inst14"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fine_clk_divN music_frequencies:inst\|fine_clk_divN:inst12 " "Elaborating entity \"fine_clk_divN\" for hierarchy \"music_frequencies:inst\|fine_clk_divN:inst12\"" {  } { { "music_frequencies.bdf" "inst12" { Schematic "C:/Users/minec/Desktop/Work/GitHub Repos/PROJ300/Firmware/Audio Controller/music_frequencies.bdf" { { 1376 288 440 1456 "inst12" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707482499755 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 fine_clk_divN.sv(38) " "Verilog HDL assignment warning at fine_clk_divN.sv(38): truncated value with size 32 to match size of target (25)" {  } { { "sv files/fine_clk_divN.sv" "" { Text "C:/Users/minec/Desktop/Work/GitHub Repos/PROJ300/Firmware/Audio Controller/sv files/fine_clk_divN.sv" 38 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1707482499756 "|AudioController|music_frequencies:inst|fine_clk_divN:inst12"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fine_clk_divN music_frequencies:inst\|fine_clk_divN:inst13 " "Elaborating entity \"fine_clk_divN\" for hierarchy \"music_frequencies:inst\|fine_clk_divN:inst13\"" {  } { { "music_frequencies.bdf" "inst13" { Schematic "C:/Users/minec/Desktop/Work/GitHub Repos/PROJ300/Firmware/Audio Controller/music_frequencies.bdf" { { 1496 288 440 1576 "inst13" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707482499756 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 fine_clk_divN.sv(38) " "Verilog HDL assignment warning at fine_clk_divN.sv(38): truncated value with size 32 to match size of target (25)" {  } { { "sv files/fine_clk_divN.sv" "" { Text "C:/Users/minec/Desktop/Work/GitHub Repos/PROJ300/Firmware/Audio Controller/sv files/fine_clk_divN.sv" 38 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1707482499757 "|AudioController|music_frequencies:inst|fine_clk_divN:inst13"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fine_clk_divN music_frequencies:inst\|fine_clk_divN:inst17 " "Elaborating entity \"fine_clk_divN\" for hierarchy \"music_frequencies:inst\|fine_clk_divN:inst17\"" {  } { { "music_frequencies.bdf" "inst17" { Schematic "C:/Users/minec/Desktop/Work/GitHub Repos/PROJ300/Firmware/Audio Controller/music_frequencies.bdf" { { 1616 288 440 1696 "inst17" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707482499757 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 fine_clk_divN.sv(38) " "Verilog HDL assignment warning at fine_clk_divN.sv(38): truncated value with size 32 to match size of target (25)" {  } { { "sv files/fine_clk_divN.sv" "" { Text "C:/Users/minec/Desktop/Work/GitHub Repos/PROJ300/Firmware/Audio Controller/sv files/fine_clk_divN.sv" 38 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1707482499758 "|AudioController|music_frequencies:inst|fine_clk_divN:inst17"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fine_clk_divN music_frequencies:inst\|fine_clk_divN:inst18 " "Elaborating entity \"fine_clk_divN\" for hierarchy \"music_frequencies:inst\|fine_clk_divN:inst18\"" {  } { { "music_frequencies.bdf" "inst18" { Schematic "C:/Users/minec/Desktop/Work/GitHub Repos/PROJ300/Firmware/Audio Controller/music_frequencies.bdf" { { 1256 656 808 1336 "inst18" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707482499758 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 fine_clk_divN.sv(38) " "Verilog HDL assignment warning at fine_clk_divN.sv(38): truncated value with size 32 to match size of target (25)" {  } { { "sv files/fine_clk_divN.sv" "" { Text "C:/Users/minec/Desktop/Work/GitHub Repos/PROJ300/Firmware/Audio Controller/sv files/fine_clk_divN.sv" 38 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1707482499759 "|AudioController|music_frequencies:inst|fine_clk_divN:inst18"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fine_clk_divN music_frequencies:inst\|fine_clk_divN:inst19 " "Elaborating entity \"fine_clk_divN\" for hierarchy \"music_frequencies:inst\|fine_clk_divN:inst19\"" {  } { { "music_frequencies.bdf" "inst19" { Schematic "C:/Users/minec/Desktop/Work/GitHub Repos/PROJ300/Firmware/Audio Controller/music_frequencies.bdf" { { 1376 656 808 1456 "inst19" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707482499759 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 fine_clk_divN.sv(38) " "Verilog HDL assignment warning at fine_clk_divN.sv(38): truncated value with size 32 to match size of target (25)" {  } { { "sv files/fine_clk_divN.sv" "" { Text "C:/Users/minec/Desktop/Work/GitHub Repos/PROJ300/Firmware/Audio Controller/sv files/fine_clk_divN.sv" 38 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1707482499759 "|AudioController|music_frequencies:inst|fine_clk_divN:inst19"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fine_clk_divN music_frequencies:inst\|fine_clk_divN:inst20 " "Elaborating entity \"fine_clk_divN\" for hierarchy \"music_frequencies:inst\|fine_clk_divN:inst20\"" {  } { { "music_frequencies.bdf" "inst20" { Schematic "C:/Users/minec/Desktop/Work/GitHub Repos/PROJ300/Firmware/Audio Controller/music_frequencies.bdf" { { 1496 656 808 1576 "inst20" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707482499760 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 fine_clk_divN.sv(38) " "Verilog HDL assignment warning at fine_clk_divN.sv(38): truncated value with size 32 to match size of target (25)" {  } { { "sv files/fine_clk_divN.sv" "" { Text "C:/Users/minec/Desktop/Work/GitHub Repos/PROJ300/Firmware/Audio Controller/sv files/fine_clk_divN.sv" 38 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1707482499760 "|AudioController|music_frequencies:inst|fine_clk_divN:inst20"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fine_clk_divN music_frequencies:inst\|fine_clk_divN:inst21 " "Elaborating entity \"fine_clk_divN\" for hierarchy \"music_frequencies:inst\|fine_clk_divN:inst21\"" {  } { { "music_frequencies.bdf" "inst21" { Schematic "C:/Users/minec/Desktop/Work/GitHub Repos/PROJ300/Firmware/Audio Controller/music_frequencies.bdf" { { 1616 656 808 1696 "inst21" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707482499761 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 fine_clk_divN.sv(38) " "Verilog HDL assignment warning at fine_clk_divN.sv(38): truncated value with size 32 to match size of target (25)" {  } { { "sv files/fine_clk_divN.sv" "" { Text "C:/Users/minec/Desktop/Work/GitHub Repos/PROJ300/Firmware/Audio Controller/sv files/fine_clk_divN.sv" 38 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1707482499761 "|AudioController|music_frequencies:inst|fine_clk_divN:inst21"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fine_clk_divN music_frequencies:inst\|fine_clk_divN:inst22 " "Elaborating entity \"fine_clk_divN\" for hierarchy \"music_frequencies:inst\|fine_clk_divN:inst22\"" {  } { { "music_frequencies.bdf" "inst22" { Schematic "C:/Users/minec/Desktop/Work/GitHub Repos/PROJ300/Firmware/Audio Controller/music_frequencies.bdf" { { 1256 1024 1176 1336 "inst22" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707482499762 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 fine_clk_divN.sv(38) " "Verilog HDL assignment warning at fine_clk_divN.sv(38): truncated value with size 32 to match size of target (25)" {  } { { "sv files/fine_clk_divN.sv" "" { Text "C:/Users/minec/Desktop/Work/GitHub Repos/PROJ300/Firmware/Audio Controller/sv files/fine_clk_divN.sv" 38 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1707482499762 "|AudioController|music_frequencies:inst|fine_clk_divN:inst22"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fine_clk_divN music_frequencies:inst\|fine_clk_divN:inst23 " "Elaborating entity \"fine_clk_divN\" for hierarchy \"music_frequencies:inst\|fine_clk_divN:inst23\"" {  } { { "music_frequencies.bdf" "inst23" { Schematic "C:/Users/minec/Desktop/Work/GitHub Repos/PROJ300/Firmware/Audio Controller/music_frequencies.bdf" { { 1376 1024 1176 1456 "inst23" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707482499763 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 fine_clk_divN.sv(38) " "Verilog HDL assignment warning at fine_clk_divN.sv(38): truncated value with size 32 to match size of target (25)" {  } { { "sv files/fine_clk_divN.sv" "" { Text "C:/Users/minec/Desktop/Work/GitHub Repos/PROJ300/Firmware/Audio Controller/sv files/fine_clk_divN.sv" 38 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1707482499763 "|AudioController|music_frequencies:inst|fine_clk_divN:inst23"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fine_clk_divN music_frequencies:inst\|fine_clk_divN:inst24 " "Elaborating entity \"fine_clk_divN\" for hierarchy \"music_frequencies:inst\|fine_clk_divN:inst24\"" {  } { { "music_frequencies.bdf" "inst24" { Schematic "C:/Users/minec/Desktop/Work/GitHub Repos/PROJ300/Firmware/Audio Controller/music_frequencies.bdf" { { 1496 1024 1176 1576 "inst24" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707482499764 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 fine_clk_divN.sv(38) " "Verilog HDL assignment warning at fine_clk_divN.sv(38): truncated value with size 32 to match size of target (25)" {  } { { "sv files/fine_clk_divN.sv" "" { Text "C:/Users/minec/Desktop/Work/GitHub Repos/PROJ300/Firmware/Audio Controller/sv files/fine_clk_divN.sv" 38 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1707482499764 "|AudioController|music_frequencies:inst|fine_clk_divN:inst24"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fine_clk_divN music_frequencies:inst\|fine_clk_divN:inst25 " "Elaborating entity \"fine_clk_divN\" for hierarchy \"music_frequencies:inst\|fine_clk_divN:inst25\"" {  } { { "music_frequencies.bdf" "inst25" { Schematic "C:/Users/minec/Desktop/Work/GitHub Repos/PROJ300/Firmware/Audio Controller/music_frequencies.bdf" { { 1616 1024 1176 1696 "inst25" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707482499764 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 fine_clk_divN.sv(38) " "Verilog HDL assignment warning at fine_clk_divN.sv(38): truncated value with size 32 to match size of target (25)" {  } { { "sv files/fine_clk_divN.sv" "" { Text "C:/Users/minec/Desktop/Work/GitHub Repos/PROJ300/Firmware/Audio Controller/sv files/fine_clk_divN.sv" 38 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1707482499765 "|AudioController|music_frequencies:inst|fine_clk_divN:inst25"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_detector shift_detector:inst7 " "Elaborating entity \"shift_detector\" for hierarchy \"shift_detector:inst7\"" {  } { { "AudioController.bdf" "inst7" { Schematic "C:/Users/minec/Desktop/Work/GitHub Repos/PROJ300/Firmware/Audio Controller/AudioController.bdf" { { 432 488 680 512 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707482499766 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PS2controller PS2controller:inst2 " "Elaborating entity \"PS2controller\" for hierarchy \"PS2controller:inst2\"" {  } { { "AudioController.bdf" "inst2" { Schematic "C:/Users/minec/Desktop/Work/GitHub Repos/PROJ300/Firmware/Audio Controller/AudioController.bdf" { { 520 216 408 648 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707482499766 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bsy_reader PS2controller:inst2\|bsy_reader:inst2 " "Elaborating entity \"bsy_reader\" for hierarchy \"PS2controller:inst2\|bsy_reader:inst2\"" {  } { { "ps2 files/PS2controller.bdf" "inst2" { Schematic "C:/Users/minec/Desktop/Work/GitHub Repos/PROJ300/Firmware/Audio Controller/ps2 files/PS2controller.bdf" { { 240 744 952 352 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707482499767 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ps2_controller PS2controller:inst2\|ps2_controller:inst1 " "Elaborating entity \"ps2_controller\" for hierarchy \"PS2controller:inst2\|ps2_controller:inst1\"" {  } { { "ps2 files/PS2controller.bdf" "inst1" { Schematic "C:/Users/minec/Desktop/Work/GitHub Repos/PROJ300/Firmware/Audio Controller/ps2 files/PS2controller.bdf" { { 240 424 608 352 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707482499768 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 ps2_controller.sv(21) " "Verilog HDL assignment warning at ps2_controller.sv(21): truncated value with size 32 to match size of target (4)" {  } { { "ps2 files/sv files/ps2_controller.sv" "" { Text "C:/Users/minec/Desktop/Work/GitHub Repos/PROJ300/Firmware/Audio Controller/ps2 files/sv files/ps2_controller.sv" 21 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1707482499768 "|AudioController|PS2controller:inst2|ps2_controller:inst1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "break_code_detector PS2controller:inst2\|break_code_detector:inst " "Elaborating entity \"break_code_detector\" for hierarchy \"PS2controller:inst2\|break_code_detector:inst\"" {  } { { "ps2 files/PS2controller.bdf" "inst" { Schematic "C:/Users/minec/Desktop/Work/GitHub Repos/PROJ300/Firmware/Audio Controller/ps2 files/PS2controller.bdf" { { 448 832 976 528 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707482499768 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 break_code_detector.sv(27) " "Verilog HDL assignment warning at break_code_detector.sv(27): truncated value with size 32 to match size of target (25)" {  } { { "ps2 files/sv files/break_code_detector.sv" "" { Text "C:/Users/minec/Desktop/Work/GitHub Repos/PROJ300/Firmware/Audio Controller/ps2 files/sv files/break_code_detector.sv" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1707482499769 "|AudioController|PS2controller:inst2|break_code_detector:inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "key_detector key_detector:inst1 " "Elaborating entity \"key_detector\" for hierarchy \"key_detector:inst1\"" {  } { { "AudioController.bdf" "inst1" { Schematic "C:/Users/minec/Desktop/Work/GitHub Repos/PROJ300/Firmware/Audio Controller/AudioController.bdf" { { 520 544 752 632 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707482499769 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seven_seg_controller seven_seg_controller:inst3 " "Elaborating entity \"seven_seg_controller\" for hierarchy \"seven_seg_controller:inst3\"" {  } { { "AudioController.bdf" "inst3" { Schematic "C:/Users/minec/Desktop/Work/GitHub Repos/PROJ300/Firmware/Audio Controller/AudioController.bdf" { { 656 456 632 736 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707482499770 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1707482500245 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1707482500525 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707482500525 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "870 " "Implemented 870 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1707482500589 ""} { "Info" "ICUT_CUT_TM_OPINS" "17 " "Implemented 17 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1707482500589 ""} { "Info" "ICUT_CUT_TM_LCELLS" "849 " "Implemented 849 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1707482500589 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1707482500589 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 29 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 29 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4905 " "Peak virtual memory: 4905 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1707482500601 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Feb 09 12:41:40 2024 " "Processing ended: Fri Feb 09 12:41:40 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1707482500601 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1707482500601 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1707482500601 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1707482500601 ""}
