Report time       : Fri Jul 24 17:57:59     2020.
Solution          : simple_optimizada_parada.
Simulation tool   : xsim.

+----------+----------+-----------------------------------------------+-----------------------------------------------+
|          |          |                    Latency                    |                    Interval                   |
+   RTL    +  Status  +-----------------------------------------------+-----------------------------------------------+
|          |          |      min      |      avg      |      max      |      min      |      avg      |      max      |
+----------+----------+-----------------------------------------------+-----------------------------------------------+
|      VHDL|        NA|             NA|             NA|             NA|             NA|             NA|             NA|
|   Verilog|      Pass|              5|           1299|           3077|              6|           1233|           3078|
+----------+----------+-----------------------------------------------+-----------------------------------------------+
