# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../ALU.srcs/sources_1/new/ALU.vhd" \
"../../../../ALU.srcs/sources_1/new/add_sub.vhd" \
"../../../../ALU.srcs/sources_1/new/comparator.vhd" \
"../../../../ALU.srcs/sources_1/new/logic_unit.vhd" \
"../../../../ALU.srcs/sources_1/new/multiplexer.vhd" \
"../../../../ALU.srcs/sources_1/new/shift_unit.vhd" \
"../../../../ALU.srcs/sim_1/new/ALU_Testbench.vhd" \

# Do not sort compile order
nosort
