
# Parameterized Non-Restoring Divider Design and Verification

This project implements a parameterizable **Non-Restoring Divider** in Verilog, capable of handling both signed and unsigned division. The design supports a fully FSM-controlled sequential approach and performs accurate quotient and remainder calculations with error detection (like divide-by-zero).

## ğŸ”§ Project Structure

```
.
â”œâ”€â”€ rtl/        # RTL source code for the Divider
â”œâ”€â”€ tb/         # Testbenches covering signed and unsigned divisions
â”œâ”€â”€ sim/        # Simulation outputs and logs
â”œâ”€â”€ lint/       # SpyGlass linting reports
â”œâ”€â”€ synth/      # Synopsys Design Compiler synthesis reports and gate-level netlist
â””â”€â”€ README.md   # Project documentation
```

## ğŸ“‚ RTL Design

- **File**: `rtl/non_restoring_divider.v`
- **Description**: Implements a divider with the following features:
  - Parameterized data width (`width`)
  - Parameterized iteration counter width (`counter_width`)
  - Handles both **signed** and **unsigned** operations
  - FSM-controlled stages: `reset`, `sign_detection`, `shift`, `operate`, `decide`, and `finish`
  - Detects division by zero and outputs an error flag
  - Outputs both quotient and remainder

## ğŸ§ª Testbench

- **Directory**: `tb/`
- **Coverage**:
  - Verifies unsigned division for normal, edge, and error conditions
  - Verifies signed division with positive/negative combinations
  - Tests divide-by-zero case
- **Simulation Tool**: SIEMENS QuestaSim

## ğŸ“Š Linting

- **Tool**: Synopsys VC SpyGlass
- **Directory**: `lint/`
- **Report**: Ensures clean RTL with no unused logic, correct coding style, and synthesis readiness

## ğŸ—ï¸ Synthesis

- **Tool**: Synopsys Design Compiler
- **Directory**: `synth/`
- **Output Files**:
  - `non_restoring_divider_netlist.v`: Synthesized gate-level netlist
  - `schematic.png`: Post-synthesis schematic for design clarity
- **Notes**: Synthesized targeting standard cell library `lsi_10k.db`

## ğŸ“ How to Run Simulations

1. Navigate to the `tb/` directory.
2. Use `QuestaSim` simulator with the provided `Makefile`:
   ```bash
   make all
   ```
3. View output waveforms or logs in the `sim/` folder.

## âœ… Deliverables Summary

| Deliverable                     | Status          |
|---------------------------------|-----------------|
| RTL Divider Design              | âœ… Completed     |
| Testbench with Signed/Unsigned | âœ… Completed     |
| Linting via SpyGlass            | âœ… Passed        |
| Synthesis via Design Compiler   | âœ… Completed     |
| Gate-Level Netlist              | âœ… Available     |
| Schematic Diagram               | âœ… Available     |

## ğŸ–¼ï¸ Screenshots

![Simulation](sim/simulation.png)

![Schematic](synth/schematic.png)

## ğŸ“Œ Author

- Name: Hithaishi S R
- Profile: [LinkedIn](https://www.linkedin.com/in/hithaishisr)

## ğŸ“œ License

This project is intended for educational and learning purposes. Feel free to adapt and build upon it for your use.
