#-----------------------------------------------------------
# Vivado v2015.4 (64-bit)
# SW Build 1412921 on Wed Nov 18 09:43:45 MST 2015
# IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
# Start of session at: Tue Apr 26 23:57:05 2016
# Process ID: 10288
# Current directory: C:/Users/Matt/Projects/mipsfpga-display/new/mipsfpga-display.runs/impl_1
# Command line: vivado.exe -log mf_disp_hw_axi_tb.vdi -applog -messageDb vivado.pb -mode batch -source mf_disp_hw_axi_tb.tcl -notrace
# Log file: C:/Users/Matt/Projects/mipsfpga-display/new/mipsfpga-display.runs/impl_1/mf_disp_hw_axi_tb.vdi
# Journal file: C:/Users/Matt/Projects/mipsfpga-display/new/mipsfpga-display.runs/impl_1\vivado.jou
#-----------------------------------------------------------
source mf_disp_hw_axi_tb.tcl -notrace
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/Xilinx/Vivado/2015.4/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:zybo:part0:1.0 available at C:/Xilinx/Vivado/2015.4/data/boards/board_files/zybo/B.3/board.xml as part xc7z010clg400-1 specified in board_part file is either invalid or not available
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint 'C:/Users/Matt/Projects/mipsfpga-display/new/mipsfpga-display.runs/cdc_fifo_gen_synth_1/cdc_fifo_gen.dcp' for cell 'mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync'
INFO: [Project 1-454] Reading design checkpoint 'C:/Users/Matt/Projects/mipsfpga-display/new/mipsfpga-display.runs/pal_bram_mem_gen_synth_1/pal_bram_mem_gen.dcp' for cell 'mf_disp_axi_top_inst/disp/fb/pal_ram'
INFO: [Project 1-454] Reading design checkpoint 'C:/Users/Matt/Projects/mipsfpga-display/new/mipsfpga-display.runs/fb_bram_mem_gen_synth_1/fb_bram_mem_gen.dcp' for cell 'mf_disp_axi_top_inst/disp/fb/fb_ram'
INFO: [Project 1-454] Reading design checkpoint 'C:/Users/Matt/Projects/mipsfpga-display/new/mipsfpga-display.runs/tb_hw_clk_wiz_synth_1/tb_hw_clk_wiz.dcp' for cell 'vga_clk'
INFO: [Netlist 29-17] Analyzing 59 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2015.4
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/Users/Matt/Projects/mipsfpga-display/new/mipsfpga-display.srcs/sources_1/ip/cdc_fifo_gen/cdc_fifo_gen/cdc_fifo_gen.xdc] for cell 'mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0'
Finished Parsing XDC File [c:/Users/Matt/Projects/mipsfpga-display/new/mipsfpga-display.srcs/sources_1/ip/cdc_fifo_gen/cdc_fifo_gen/cdc_fifo_gen.xdc] for cell 'mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0'
Parsing XDC File [c:/Users/Matt/Projects/mipsfpga-display/new/mipsfpga-display.srcs/sources_1/ip/tb_hw_clk_wiz/tb_hw_clk_wiz_board.xdc] for cell 'vga_clk/inst'
Finished Parsing XDC File [c:/Users/Matt/Projects/mipsfpga-display/new/mipsfpga-display.srcs/sources_1/ip/tb_hw_clk_wiz/tb_hw_clk_wiz_board.xdc] for cell 'vga_clk/inst'
Parsing XDC File [c:/Users/Matt/Projects/mipsfpga-display/new/mipsfpga-display.srcs/sources_1/ip/tb_hw_clk_wiz/tb_hw_clk_wiz.xdc] for cell 'vga_clk/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [c:/Users/Matt/Projects/mipsfpga-display/new/mipsfpga-display.srcs/sources_1/ip/tb_hw_clk_wiz/tb_hw_clk_wiz.xdc:56]
INFO: [Timing 38-2] Deriving generated clocks [c:/Users/Matt/Projects/mipsfpga-display/new/mipsfpga-display.srcs/sources_1/ip/tb_hw_clk_wiz/tb_hw_clk_wiz.xdc:56]
get_clocks: Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 951.914 ; gain = 490.563
Finished Parsing XDC File [c:/Users/Matt/Projects/mipsfpga-display/new/mipsfpga-display.srcs/sources_1/ip/tb_hw_clk_wiz/tb_hw_clk_wiz.xdc] for cell 'vga_clk/inst'
Parsing XDC File [C:/Users/Matt/Projects/mipsfpga-display/new/mipsfpga-display.srcs/hw_tb_constrs/imports/hw_tb_constrs/mf_disp_hw_tb_pins.xdc]
WARNING: [Constraints 18-619] A clock with name 'CLK100MHZ' already exists, overwriting the previous clock with the same name. [C:/Users/Matt/Projects/mipsfpga-display/new/mipsfpga-display.srcs/hw_tb_constrs/imports/hw_tb_constrs/mf_disp_hw_tb_pins.xdc:7]
Finished Parsing XDC File [C:/Users/Matt/Projects/mipsfpga-display/new/mipsfpga-display.srcs/hw_tb_constrs/imports/hw_tb_constrs/mf_disp_hw_tb_pins.xdc]
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'C:/Users/Matt/Projects/mipsfpga-display/new/mipsfpga-display.runs/cdc_fifo_gen_synth_1/cdc_fifo_gen.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'C:/Users/Matt/Projects/mipsfpga-display/new/mipsfpga-display.runs/pal_bram_mem_gen_synth_1/pal_bram_mem_gen.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'C:/Users/Matt/Projects/mipsfpga-display/new/mipsfpga-display.runs/fb_bram_mem_gen_synth_1/fb_bram_mem_gen.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'C:/Users/Matt/Projects/mipsfpga-display/new/mipsfpga-display.runs/tb_hw_clk_wiz_synth_1/tb_hw_clk_wiz.dcp'
Parsing XDC File [c:/Users/Matt/Projects/mipsfpga-display/new/mipsfpga-display.srcs/sources_1/ip/cdc_fifo_gen/cdc_fifo_gen/cdc_fifo_gen_clocks.xdc] for cell 'mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0'
Finished Parsing XDC File [c:/Users/Matt/Projects/mipsfpga-display/new/mipsfpga-display.srcs/sources_1/ip/cdc_fifo_gen/cdc_fifo_gen/cdc_fifo_gen_clocks.xdc] for cell 'mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 1 instances

link_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 952.906 ; gain = 761.730
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.096 . Memory (MB): peak = 952.906 ; gain = 0.000
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task
Implement Debug Cores | Checksum: 1c4c940eb

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 1 inverter(s) to 3 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 192d51d89

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.156 . Memory (MB): peak = 952.906 ; gain = 0.000

Phase 2 Constant Propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-10] Eliminated 8 cells.
Phase 2 Constant Propagation | Checksum: 1c56864d2

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.304 . Memory (MB): peak = 952.906 ; gain = 0.000

Phase 3 Sweep
INFO: [Opt 31-12] Eliminated 852 unconnected nets.
INFO: [Opt 31-11] Eliminated 264 unconnected cells.
Phase 3 Sweep | Checksum: 2a41d3bbf

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.793 . Memory (MB): peak = 952.906 ; gain = 0.000

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 952.906 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 2a41d3bbf

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.813 . Memory (MB): peak = 952.906 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 11 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 11 newly gated: 0 Total Ports: 22
Ending PowerOpt Patch Enables Task | Checksum: 1b091b2da

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.028 . Memory (MB): peak = 1058.191 ; gain = 0.000
Ending Power Optimization Task | Checksum: 1b091b2da

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1058.191 ; gain = 105.285
INFO: [Common 17-83] Releasing license: Implementation
35 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.068 . Memory (MB): peak = 1058.191 ; gain = 0.000
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/Matt/Projects/mipsfpga-display/new/mipsfpga-display.runs/impl_1/mf_disp_hw_axi_tb_drc_opted.rpt.
INFO: [Vivado_Tcl 4-424] Cannot write hardware definition file as there are no IPI block design hardware handoff files present
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.037 . Memory (MB): peak = 1058.191 ; gain = 0.000
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1058.191 ; gain = 0.000

Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device

Phase 1.1.1 Pre-Place Cells
Phase 1.1.1 Pre-Place Cells | Checksum: e114eb0d

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.299 . Memory (MB): peak = 1058.191 ; gain = 0.000
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 1.1.2 IO and Clk Clean Up
Phase 1.1.2 IO and Clk Clean Up | Checksum: e114eb0d

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1058.191 ; gain = 0.000

Phase 1.1.3 Implementation Feasibility check On IDelay
Phase 1.1.3 Implementation Feasibility check On IDelay | Checksum: e114eb0d

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1058.191 ; gain = 0.000

Phase 1.1.4 Commit IO Placement
Phase 1.1.4 Commit IO Placement | Checksum: bfeb598d

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1058.191 ; gain = 0.000
Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device | Checksum: f27d44e5

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1058.191 ; gain = 0.000

Phase 1.2 Build Placer Netlist Model

Phase 1.2.1 Place Init Design

Phase 1.2.1.1 Init Lut Pin Assignment
Phase 1.2.1.1 Init Lut Pin Assignment | Checksum: 152a34048

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1058.191 ; gain = 0.000
Phase 1.2.1 Place Init Design | Checksum: 15e5ffd05

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1058.191 ; gain = 0.000
Phase 1.2 Build Placer Netlist Model | Checksum: 15e5ffd05

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1058.191 ; gain = 0.000

Phase 1.3 Constrain Clocks/Macros

Phase 1.3.1 Constrain Global/Regional Clocks
Phase 1.3.1 Constrain Global/Regional Clocks | Checksum: 15e5ffd05

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1058.191 ; gain = 0.000
Phase 1.3 Constrain Clocks/Macros | Checksum: 15e5ffd05

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1058.191 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 15e5ffd05

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1058.191 ; gain = 0.000

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 114afb495

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1058.191 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 114afb495

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1058.191 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 13ce0a5c2

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1058.191 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 93cc82dc

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1058.191 ; gain = 0.000

Phase 3.4 updateClock Trees: DP
Phase 3.4 updateClock Trees: DP | Checksum: 93cc82dc

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1058.191 ; gain = 0.000

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: abdd96a6

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1058.191 ; gain = 0.000

Phase 3.6 Fast Optimization
Phase 3.6 Fast Optimization | Checksum: abdd96a6

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1058.191 ; gain = 0.000

Phase 3.7 Small Shape Detail Placement

Phase 3.7.1 Commit Small Macros and Core Logic

Phase 3.7.1.1 Commit Slice Clusters
Phase 3.7.1.1 Commit Slice Clusters | Checksum: 145010a48

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 1058.191 ; gain = 0.000
Phase 3.7.1 Commit Small Macros and Core Logic | Checksum: 145010a48

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 1058.191 ; gain = 0.000

Phase 3.7.2 Clock Restriction Legalization for Leaf Columns
Phase 3.7.2 Clock Restriction Legalization for Leaf Columns | Checksum: 145010a48

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 1058.191 ; gain = 0.000

Phase 3.7.3 Clock Restriction Legalization for Non-Clock Pins
Phase 3.7.3 Clock Restriction Legalization for Non-Clock Pins | Checksum: 145010a48

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 1058.191 ; gain = 0.000
Phase 3.7 Small Shape Detail Placement | Checksum: 145010a48

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 1058.191 ; gain = 0.000

Phase 3.8 Re-assign LUT pins
Phase 3.8 Re-assign LUT pins | Checksum: 1caa0a596

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 1058.191 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 1caa0a596

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 1058.191 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization

Phase 4.1.1 callUpdateTimingBeforePCO
Phase 4.1.1 callUpdateTimingBeforePCO | Checksum: 1a823d35f

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 1058.191 ; gain = 0.000

Phase 4.1.2 updateClock Trees: PCOPT
Phase 4.1.2 updateClock Trees: PCOPT | Checksum: 1a823d35f

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 1058.191 ; gain = 0.000

Phase 4.1.3 Post Placement Optimization

Phase 4.1.3.1 PCOPT Shape updates

Phase 4.1.3.1.1 removeOptionalFFsFromShapes
Phase 4.1.3.1.1 removeOptionalFFsFromShapes | Checksum: 1a823d35f

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 1058.191 ; gain = 0.000

Phase 4.1.3.1.2 deleteLutnmShapes

Phase 4.1.3.1.2.1 deleteShapes
Phase 4.1.3.1.2.1 deleteShapes | Checksum: d90130c1

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 1058.191 ; gain = 0.000
Phase 4.1.3.1.2 deleteLutnmShapes | Checksum: d90130c1

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 1058.191 ; gain = 0.000
Phase 4.1.3.1 PCOPT Shape updates | Checksum: d90130c1

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 1058.191 ; gain = 0.000

Phase 4.1.3.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=3.962. For the most accurate timing information please run report_timing.
Phase 4.1.3.2 Post Placement Timing Optimization | Checksum: 19368c939

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 1058.191 ; gain = 0.000
Phase 4.1.3 Post Placement Optimization | Checksum: 19368c939

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 1058.191 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: 19368c939

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 1058.191 ; gain = 0.000

Phase 4.2 Sweep Clock Roots: Post-Placement
Phase 4.2 Sweep Clock Roots: Post-Placement | Checksum: 19368c939

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 1058.191 ; gain = 0.000

Phase 4.3 Post Placement Cleanup
Phase 4.3 Post Placement Cleanup | Checksum: 19368c939

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 1058.191 ; gain = 0.000

Phase 4.4 Placer Reporting

Phase 4.4.1 Restore STA
Phase 4.4.1 Restore STA | Checksum: 19368c939

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 1058.191 ; gain = 0.000
Phase 4.4 Placer Reporting | Checksum: 19368c939

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 1058.191 ; gain = 0.000

Phase 4.5 Final Placement Cleanup
Phase 4.5 Final Placement Cleanup | Checksum: 183a70a12

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 1058.191 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 183a70a12

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 1058.191 ; gain = 0.000
Ending Placer Task | Checksum: b0f3f149

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 1058.191 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
51 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.167 . Memory (MB): peak = 1058.191 ; gain = 0.000
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.049 . Memory (MB): peak = 1058.191 ; gain = 0.000
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.032 . Memory (MB): peak = 1058.191 ; gain = 0.000
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1058.191 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: aebaf819 ConstDB: 0 ShapeSum: 238f930 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 638ff8ae

Time (s): cpu = 00:00:52 ; elapsed = 00:00:48 . Memory (MB): peak = 1085.609 ; gain = 27.418

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 638ff8ae

Time (s): cpu = 00:00:52 ; elapsed = 00:00:48 . Memory (MB): peak = 1087.547 ; gain = 29.355

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 638ff8ae

Time (s): cpu = 00:00:52 ; elapsed = 00:00:48 . Memory (MB): peak = 1094.684 ; gain = 36.492
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 19fcf53f6

Time (s): cpu = 00:00:53 ; elapsed = 00:00:49 . Memory (MB): peak = 1101.945 ; gain = 43.754
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.937  | TNS=0.000  | WHS=-0.168 | THS=-22.266|

Phase 2 Router Initialization | Checksum: 1acdcd498

Time (s): cpu = 00:00:53 ; elapsed = 00:00:49 . Memory (MB): peak = 1101.945 ; gain = 43.754

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1cd2aba5f

Time (s): cpu = 00:00:54 ; elapsed = 00:00:50 . Memory (MB): peak = 1101.945 ; gain = 43.754

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 28
 Number of Nodes with overlaps = 0

Phase 4.1.1 Update Timing
Phase 4.1.1 Update Timing | Checksum: 199177532

Time (s): cpu = 00:00:55 ; elapsed = 00:00:50 . Memory (MB): peak = 1101.945 ; gain = 43.754
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.938  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: ae72cf5d

Time (s): cpu = 00:00:55 ; elapsed = 00:00:50 . Memory (MB): peak = 1101.945 ; gain = 43.754
Phase 4 Rip-up And Reroute | Checksum: ae72cf5d

Time (s): cpu = 00:00:55 ; elapsed = 00:00:50 . Memory (MB): peak = 1101.945 ; gain = 43.754

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 11611b8f7

Time (s): cpu = 00:00:55 ; elapsed = 00:00:50 . Memory (MB): peak = 1101.945 ; gain = 43.754
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.556  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: 11611b8f7

Time (s): cpu = 00:00:55 ; elapsed = 00:00:50 . Memory (MB): peak = 1101.945 ; gain = 43.754

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 11611b8f7

Time (s): cpu = 00:00:55 ; elapsed = 00:00:50 . Memory (MB): peak = 1101.945 ; gain = 43.754
Phase 5 Delay and Skew Optimization | Checksum: 11611b8f7

Time (s): cpu = 00:00:55 ; elapsed = 00:00:50 . Memory (MB): peak = 1101.945 ; gain = 43.754

Phase 6 Post Hold Fix

Phase 6.1 Update Timing
Phase 6.1 Update Timing | Checksum: 15254b3ad

Time (s): cpu = 00:00:55 ; elapsed = 00:00:50 . Memory (MB): peak = 1101.945 ; gain = 43.754
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.556  | TNS=0.000  | WHS=0.099  | THS=0.000  |

Phase 6 Post Hold Fix | Checksum: 11296aeb7

Time (s): cpu = 00:00:55 ; elapsed = 00:00:50 . Memory (MB): peak = 1101.945 ; gain = 43.754

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.082909 %
  Global Horizontal Routing Utilization  = 0.124609 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: f3793059

Time (s): cpu = 00:00:55 ; elapsed = 00:00:50 . Memory (MB): peak = 1101.945 ; gain = 43.754

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: f3793059

Time (s): cpu = 00:00:55 ; elapsed = 00:00:50 . Memory (MB): peak = 1101.945 ; gain = 43.754

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 16f0bc33b

Time (s): cpu = 00:00:55 ; elapsed = 00:00:51 . Memory (MB): peak = 1101.945 ; gain = 43.754

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=3.556  | TNS=0.000  | WHS=0.099  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 16f0bc33b

Time (s): cpu = 00:00:55 ; elapsed = 00:00:51 . Memory (MB): peak = 1101.945 ; gain = 43.754
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:55 ; elapsed = 00:00:51 . Memory (MB): peak = 1101.945 ; gain = 43.754

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
64 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:56 ; elapsed = 00:00:51 . Memory (MB): peak = 1101.945 ; gain = 43.754
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.192 . Memory (MB): peak = 1101.945 ; gain = 0.000
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/Matt/Projects/mipsfpga-display/new/mipsfpga-display.runs/impl_1/mf_disp_hw_axi_tb_drc_routed.rpt.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Common 17-206] Exiting Vivado at Tue Apr 26 23:58:37 2016...
