<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p4801" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_4801{left:782px;bottom:68px;letter-spacing:0.09px;word-spacing:-0.09px;}
#t2_4801{left:820px;bottom:68px;letter-spacing:0.12px;}
#t3_4801{left:644px;bottom:1141px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t4_4801{left:70px;bottom:722px;letter-spacing:0.14px;}
#t5_4801{left:152px;bottom:722px;letter-spacing:0.15px;word-spacing:0.01px;}
#t6_4801{left:537px;bottom:722px;letter-spacing:0.16px;}
#t7_4801{left:70px;bottom:698px;letter-spacing:-0.18px;word-spacing:-0.44px;}
#t8_4801{left:418px;bottom:705px;}
#t9_4801{left:433px;bottom:698px;letter-spacing:-0.31px;}
#ta_4801{left:468px;bottom:705px;}
#tb_4801{left:483px;bottom:698px;letter-spacing:-0.16px;word-spacing:-0.46px;}
#tc_4801{left:70px;bottom:681px;letter-spacing:-0.17px;word-spacing:-1.27px;}
#td_4801{left:454px;bottom:688px;}
#te_4801{left:468px;bottom:681px;letter-spacing:-0.28px;}
#tf_4801{left:502px;bottom:688px;}
#tg_4801{left:517px;bottom:681px;letter-spacing:-0.13px;word-spacing:-1.34px;}
#th_4801{left:70px;bottom:664px;letter-spacing:-0.21px;word-spacing:-0.4px;}
#ti_4801{left:70px;bottom:648px;letter-spacing:-0.31px;word-spacing:-0.34px;}
#tj_4801{left:83px;bottom:979px;letter-spacing:-0.16px;}
#tk_4801{left:139px;bottom:979px;letter-spacing:-0.16px;}
#tl_4801{left:190px;bottom:979px;letter-spacing:-0.14px;}
#tm_4801{left:434px;bottom:979px;letter-spacing:-0.13px;}
#tn_4801{left:528px;bottom:979px;letter-spacing:-0.12px;}
#to_4801{left:528px;bottom:958px;letter-spacing:-0.13px;}
#tp_4801{left:190px;bottom:933px;letter-spacing:-0.14px;}
#tq_4801{left:528px;bottom:933px;letter-spacing:-0.11px;}
#tr_4801{left:528px;bottom:917px;letter-spacing:-0.13px;}
#ts_4801{left:190px;bottom:892px;letter-spacing:-0.14px;}
#tt_4801{left:528px;bottom:892px;letter-spacing:-0.14px;}
#tu_4801{left:83px;bottom:868px;letter-spacing:-0.16px;}
#tv_4801{left:139px;bottom:868px;letter-spacing:-0.16px;}
#tw_4801{left:190px;bottom:868px;letter-spacing:-0.14px;}
#tx_4801{left:434px;bottom:868px;letter-spacing:-0.13px;}
#ty_4801{left:528px;bottom:868px;letter-spacing:-0.12px;}
#tz_4801{left:528px;bottom:846px;letter-spacing:-0.13px;}
#t10_4801{left:190px;bottom:822px;letter-spacing:-0.14px;}
#t11_4801{left:528px;bottom:822px;letter-spacing:-0.11px;}
#t12_4801{left:528px;bottom:805px;letter-spacing:-0.13px;}
#t13_4801{left:190px;bottom:781px;letter-spacing:-0.14px;}
#t14_4801{left:528px;bottom:781px;letter-spacing:-0.14px;}
#t15_4801{left:147px;bottom:603px;letter-spacing:0.12px;word-spacing:-0.07px;}
#t16_4801{left:233px;bottom:603px;letter-spacing:0.13px;word-spacing:-0.02px;}
#t17_4801{left:302px;bottom:585px;letter-spacing:0.13px;word-spacing:-0.04px;}
#t18_4801{left:101px;bottom:562px;letter-spacing:-0.12px;}
#t19_4801{left:102px;bottom:545px;letter-spacing:-0.14px;}
#t1a_4801{left:223px;bottom:545px;letter-spacing:-0.13px;word-spacing:0.04px;}
#t1b_4801{left:453px;bottom:545px;letter-spacing:-0.15px;}
#t1c_4801{left:639px;bottom:545px;letter-spacing:-0.12px;word-spacing:-0.03px;}
#t1d_4801{left:88px;bottom:521px;letter-spacing:-0.17px;}
#t1e_4801{left:144px;bottom:521px;letter-spacing:-0.16px;}
#t1f_4801{left:82px;bottom:496px;letter-spacing:-0.17px;}
#t1g_4801{left:143px;bottom:496px;letter-spacing:-0.18px;}
#t1h_4801{left:190px;bottom:496px;letter-spacing:-0.14px;}
#t1i_4801{left:431px;bottom:496px;letter-spacing:-0.14px;}
#t1j_4801{left:524px;bottom:496px;letter-spacing:-0.12px;word-spacing:-0.01px;}
#t1k_4801{left:524px;bottom:475px;letter-spacing:-0.13px;}
#t1l_4801{left:524px;bottom:454px;letter-spacing:-0.13px;}
#t1m_4801{left:190px;bottom:429px;letter-spacing:-0.14px;}
#t1n_4801{left:430px;bottom:429px;letter-spacing:-0.14px;}
#t1o_4801{left:524px;bottom:429px;letter-spacing:-0.14px;}
#t1p_4801{left:190px;bottom:405px;letter-spacing:-0.17px;}
#t1q_4801{left:431px;bottom:405px;letter-spacing:-0.14px;}
#t1r_4801{left:524px;bottom:405px;letter-spacing:-0.12px;}
#t1s_4801{left:524px;bottom:383px;letter-spacing:-0.11px;}
#t1t_4801{left:793px;bottom:390px;}
#t1u_4801{left:524px;bottom:367px;letter-spacing:-0.13px;}
#t1v_4801{left:524px;bottom:350px;letter-spacing:-0.14px;}
#t1w_4801{left:524px;bottom:328px;letter-spacing:-0.11px;}
#t1x_4801{left:524px;bottom:312px;letter-spacing:-0.1px;}
#t1y_4801{left:82px;bottom:287px;letter-spacing:-0.16px;}
#t1z_4801{left:143px;bottom:287px;letter-spacing:-0.17px;}
#t20_4801{left:190px;bottom:287px;letter-spacing:-0.14px;}
#t21_4801{left:431px;bottom:287px;letter-spacing:-0.13px;}
#t22_4801{left:524px;bottom:287px;letter-spacing:-0.11px;word-spacing:-0.03px;}
#t23_4801{left:82px;bottom:263px;letter-spacing:-0.16px;}
#t24_4801{left:143px;bottom:263px;letter-spacing:-0.17px;}
#t25_4801{left:190px;bottom:263px;letter-spacing:-0.14px;}
#t26_4801{left:431px;bottom:263px;letter-spacing:-0.13px;}
#t27_4801{left:524px;bottom:263px;letter-spacing:-0.11px;word-spacing:-0.03px;}
#t28_4801{left:82px;bottom:238px;letter-spacing:-0.16px;}
#t29_4801{left:143px;bottom:238px;letter-spacing:-0.17px;}
#t2a_4801{left:190px;bottom:238px;letter-spacing:-0.14px;}
#t2b_4801{left:431px;bottom:238px;letter-spacing:-0.13px;}
#t2c_4801{left:524px;bottom:238px;letter-spacing:-0.11px;word-spacing:-0.03px;}
#t2d_4801{left:82px;bottom:214px;letter-spacing:-0.14px;}
#t2e_4801{left:143px;bottom:214px;letter-spacing:-0.17px;}
#t2f_4801{left:190px;bottom:214px;letter-spacing:-0.14px;}
#t2g_4801{left:431px;bottom:214px;letter-spacing:-0.12px;}
#t2h_4801{left:524px;bottom:214px;letter-spacing:-0.11px;word-spacing:-0.03px;}
#t2i_4801{left:82px;bottom:189px;letter-spacing:-0.16px;}
#t2j_4801{left:143px;bottom:189px;letter-spacing:-0.17px;}
#t2k_4801{left:190px;bottom:189px;letter-spacing:-0.14px;}
#t2l_4801{left:431px;bottom:189px;letter-spacing:-0.12px;}
#t2m_4801{left:524px;bottom:189px;letter-spacing:-0.11px;word-spacing:-0.03px;}
#t2n_4801{left:82px;bottom:165px;letter-spacing:-0.16px;}
#t2o_4801{left:143px;bottom:165px;letter-spacing:-0.17px;}
#t2p_4801{left:190px;bottom:165px;letter-spacing:-0.14px;}
#t2q_4801{left:431px;bottom:165px;letter-spacing:-0.12px;}
#t2r_4801{left:524px;bottom:165px;letter-spacing:-0.11px;word-spacing:-0.03px;}
#t2s_4801{left:82px;bottom:140px;letter-spacing:-0.16px;}
#t2t_4801{left:143px;bottom:140px;letter-spacing:-0.17px;}
#t2u_4801{left:190px;bottom:140px;letter-spacing:-0.14px;}
#t2v_4801{left:431px;bottom:140px;letter-spacing:-0.12px;}
#t2w_4801{left:524px;bottom:140px;letter-spacing:-0.11px;word-spacing:-0.03px;}
#t2x_4801{left:71px;bottom:1086px;letter-spacing:0.12px;word-spacing:-0.16px;}
#t2y_4801{left:156px;bottom:1086px;letter-spacing:0.13px;word-spacing:-0.2px;}
#t2z_4801{left:301px;bottom:1068px;letter-spacing:0.12px;word-spacing:0.02px;}
#t30_4801{left:570px;bottom:1068px;letter-spacing:0.13px;}
#t31_4801{left:101px;bottom:1045px;letter-spacing:-0.12px;}
#t32_4801{left:102px;bottom:1028px;letter-spacing:-0.14px;}
#t33_4801{left:225px;bottom:1028px;letter-spacing:-0.13px;word-spacing:0.04px;}
#t34_4801{left:456px;bottom:1028px;letter-spacing:-0.15px;}
#t35_4801{left:642px;bottom:1028px;letter-spacing:-0.12px;word-spacing:-0.03px;}
#t36_4801{left:88px;bottom:1004px;letter-spacing:-0.17px;}
#t37_4801{left:144px;bottom:1004px;letter-spacing:-0.16px;}

.s1_4801{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_4801{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_4801{font-size:18px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s4_4801{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s5_4801{font-size:11px;font-family:Verdana_b5t;color:#000;}
.s6_4801{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
.s7_4801{font-size:15px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s8_4801{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#000;}
.s9_4801{font-size:11px;font-family:NeoSansIntel_6wv3;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts4801" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg4801Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg4801" style="-webkit-user-select: none;"><object width="935" height="1210" data="4801/4801.svg" type="image/svg+xml" id="pdf4801" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_4801" class="t s1_4801">Vol. 4 </span><span id="t2_4801" class="t s1_4801">2-279 </span>
<span id="t3_4801" class="t s2_4801">MODEL-SPECIFIC REGISTERS (MSRS) </span>
<span id="t4_4801" class="t s3_4801">2.16.1 </span><span id="t5_4801" class="t s3_4801">Additional MSRs Supported in the Intel® Xeon® </span><span id="t6_4801" class="t s3_4801">Processor D Product Family </span>
<span id="t7_4801" class="t s4_4801">The MSRs listed in Table 2-37 are available to Intel </span>
<span id="t8_4801" class="t s5_4801">® </span>
<span id="t9_4801" class="t s4_4801">Xeon </span>
<span id="ta_4801" class="t s5_4801">® </span>
<span id="tb_4801" class="t s4_4801">Processor D Product Family (CPUID Signature </span>
<span id="tc_4801" class="t s4_4801">DisplayFamily_DisplayModel value of 06_56H). The Intel </span>
<span id="td_4801" class="t s5_4801">® </span>
<span id="te_4801" class="t s4_4801">Xeon </span>
<span id="tf_4801" class="t s5_4801">® </span>
<span id="tg_4801" class="t s4_4801">processor D product family is based on Broadwell </span>
<span id="th_4801" class="t s4_4801">microarchitecture and supports the MSR interfaces listed in Table 2-20, Table 2-29, Table 2-34, Table 2-36, and </span>
<span id="ti_4801" class="t s4_4801">Table 2-37. </span>
<span id="tj_4801" class="t s6_4801">C9EH </span><span id="tk_4801" class="t s6_4801">3230 </span><span id="tl_4801" class="t s6_4801">IA32_L3_QOS_MASK_14 </span><span id="tm_4801" class="t s6_4801">Package </span><span id="tn_4801" class="t s6_4801">L3 Class Of Service Mask - COS 14 (R/W) </span>
<span id="to_4801" class="t s6_4801">If CPUID.(EAX=10H, ECX=1):EDX.COS_MAX[15:0] &gt;=14. </span>
<span id="tp_4801" class="t s6_4801">0:19 </span><span id="tq_4801" class="t s6_4801">CBM: Bit vector of available L3 ways for COS 14 </span>
<span id="tr_4801" class="t s6_4801">enforcement. </span>
<span id="ts_4801" class="t s6_4801">63:20 </span><span id="tt_4801" class="t s6_4801">Reserved </span>
<span id="tu_4801" class="t s6_4801">C9FH </span><span id="tv_4801" class="t s6_4801">3231 </span><span id="tw_4801" class="t s6_4801">IA32_L3_QOS_MASK_15 </span><span id="tx_4801" class="t s6_4801">Package </span><span id="ty_4801" class="t s6_4801">L3 Class Of Service Mask - COS 15 (R/W) </span>
<span id="tz_4801" class="t s6_4801">If CPUID.(EAX=10H, ECX=1):EDX.COS_MAX[15:0] &gt;=15. </span>
<span id="t10_4801" class="t s6_4801">0:19 </span><span id="t11_4801" class="t s6_4801">CBM: Bit vector of available L3 ways for COS 15 </span>
<span id="t12_4801" class="t s6_4801">enforcement. </span>
<span id="t13_4801" class="t s6_4801">63:20 </span><span id="t14_4801" class="t s6_4801">Reserved </span>
<span id="t15_4801" class="t s7_4801">Table 2-37. </span><span id="t16_4801" class="t s7_4801">Additional MSRs Supported by Intel® Xeon® Processor D with a CPUID Signature </span>
<span id="t17_4801" class="t s7_4801">DisplayFamily_DisplayModel Value of 06_56H </span>
<span id="t18_4801" class="t s8_4801">Register </span>
<span id="t19_4801" class="t s8_4801">Address </span><span id="t1a_4801" class="t s8_4801">Register Name / Bit Fields </span><span id="t1b_4801" class="t s8_4801">Scope </span><span id="t1c_4801" class="t s8_4801">Bit Description </span>
<span id="t1d_4801" class="t s8_4801">Hex </span><span id="t1e_4801" class="t s8_4801">Dec </span>
<span id="t1f_4801" class="t s6_4801">1ACH </span><span id="t1g_4801" class="t s6_4801">428 </span><span id="t1h_4801" class="t s6_4801">MSR_TURBO_RATIO_LIMIT3 </span><span id="t1i_4801" class="t s6_4801">Package </span><span id="t1j_4801" class="t s6_4801">Config Ratio Limit of Turbo Mode </span>
<span id="t1k_4801" class="t s6_4801">R/O if MSR_PLATFORM_INFO.[28] = 0. </span>
<span id="t1l_4801" class="t s6_4801">R/W if MSR_PLATFORM_INFO.[28] = 1. </span>
<span id="t1m_4801" class="t s6_4801">62:0 </span><span id="t1n_4801" class="t s6_4801">Package </span><span id="t1o_4801" class="t s6_4801">Reserved </span>
<span id="t1p_4801" class="t s6_4801">63 </span><span id="t1q_4801" class="t s6_4801">Package </span><span id="t1r_4801" class="t s6_4801">Semaphore for Turbo Ratio Limit Configuration </span>
<span id="t1s_4801" class="t s6_4801">If 1, the processor uses override configuration </span>
<span id="t1t_4801" class="t s9_4801">1 </span>
<span id="t1u_4801" class="t s6_4801">specified in MSR_TURBO_RATIO_LIMIT, </span>
<span id="t1v_4801" class="t s6_4801">MSR_TURBO_RATIO_LIMIT1. </span>
<span id="t1w_4801" class="t s6_4801">If 0, the processor uses factory-set configuration </span>
<span id="t1x_4801" class="t s6_4801">(Default). </span>
<span id="t1y_4801" class="t s6_4801">286H </span><span id="t1z_4801" class="t s6_4801">646 </span><span id="t20_4801" class="t s6_4801">IA32_MC6_CTL2 </span><span id="t21_4801" class="t s6_4801">Package </span><span id="t22_4801" class="t s6_4801">See Table 2-2. </span>
<span id="t23_4801" class="t s6_4801">287H </span><span id="t24_4801" class="t s6_4801">647 </span><span id="t25_4801" class="t s6_4801">IA32_MC7_CTL2 </span><span id="t26_4801" class="t s6_4801">Package </span><span id="t27_4801" class="t s6_4801">See Table 2-2. </span>
<span id="t28_4801" class="t s6_4801">289H </span><span id="t29_4801" class="t s6_4801">649 </span><span id="t2a_4801" class="t s6_4801">IA32_MC9_CTL2 </span><span id="t2b_4801" class="t s6_4801">Package </span><span id="t2c_4801" class="t s6_4801">See Table 2-2. </span>
<span id="t2d_4801" class="t s6_4801">28AH </span><span id="t2e_4801" class="t s6_4801">650 </span><span id="t2f_4801" class="t s6_4801">IA32_MC10_CTL2 </span><span id="t2g_4801" class="t s6_4801">Package </span><span id="t2h_4801" class="t s6_4801">See Table 2-2. </span>
<span id="t2i_4801" class="t s6_4801">291H </span><span id="t2j_4801" class="t s6_4801">657 </span><span id="t2k_4801" class="t s6_4801">IA32_MC17_CTL2 </span><span id="t2l_4801" class="t s6_4801">Package </span><span id="t2m_4801" class="t s6_4801">See Table 2-2. </span>
<span id="t2n_4801" class="t s6_4801">292H </span><span id="t2o_4801" class="t s6_4801">658 </span><span id="t2p_4801" class="t s6_4801">IA32_MC18_CTL2 </span><span id="t2q_4801" class="t s6_4801">Package </span><span id="t2r_4801" class="t s6_4801">See Table 2-2. </span>
<span id="t2s_4801" class="t s6_4801">293H </span><span id="t2t_4801" class="t s6_4801">659 </span><span id="t2u_4801" class="t s6_4801">IA32_MC19_CTL2 </span><span id="t2v_4801" class="t s6_4801">Package </span><span id="t2w_4801" class="t s6_4801">See Table 2-2. </span>
<span id="t2x_4801" class="t s7_4801">Table 2-36. </span><span id="t2y_4801" class="t s7_4801">Additional MSRs Common to the Intel® Xeon® Processor D and the Intel® Xeon® Processor E5 v4 Family </span>
<span id="t2z_4801" class="t s7_4801">Based on Broadwell Microarchitecture </span><span id="t30_4801" class="t s7_4801">(Contd.) </span>
<span id="t31_4801" class="t s8_4801">Register </span>
<span id="t32_4801" class="t s8_4801">Address </span><span id="t33_4801" class="t s8_4801">Register Name / Bit Fields </span><span id="t34_4801" class="t s8_4801">Scope </span><span id="t35_4801" class="t s8_4801">Bit Description </span>
<span id="t36_4801" class="t s8_4801">Hex </span><span id="t37_4801" class="t s8_4801">Dec </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
