

Microchip MPLAB XC8 Assembler V2.32 build 20210201212658 
                                                                                               Mon Mar 21 21:13:43 2022

Microchip MPLAB XC8 C Compiler v2.32 (Free license) build 20210201212658 Og1 
     1                           	processor	18F4431
     2                           	fnconf	rparam,??,?,0
     3                           	pagewidth 120
     4                           	opt	flic
     5                           	psect	cinit,global,reloc=2,class=CODE,delta=1
     6                           	psect	cstackCOMRAM,global,class=COMRAM,space=1,delta=1,lowdata,noexec
     7                           	psect	text0,global,reloc=2,class=CODE,delta=1
     8                           	psect	intsave_regs,global,class=BIGRAM,space=1,delta=1,noexec
     9                           	psect	rparam,global,class=COMRAM,space=1,delta=1,noexec
    10                           	psect	idloc,global,abs,ovrld,class=IDLOC,space=5,delta=1,noexec
    11                           	psect	config,global,abs,ovrld,class=CONFIG,space=4,delta=1,noexec
    12  0000                     
    13                           ; Version 2.40
    14                           ; Generated 17/11/2021 GMT
    15                           ; 
    16                           ; Copyright Â© 2021, Microchip Technology Inc. and its subsidiaries ("Microchip")
    17                           ; All rights reserved.
    18                           ; 
    19                           ; This software is developed by Microchip Technology Inc. and its subsidiaries ("Microch
      +                          ip").
    20                           ; 
    21                           ; Redistribution and use in source and binary forms, with or without modification, are
    22                           ; permitted provided that the following conditions are met:
    23                           ; 
    24                           ;     1. Redistributions of source code must retain the above copyright notice, this lis
      +                          t of
    25                           ;        conditions and the following disclaimer.
    26                           ; 
    27                           ;     2. Redistributions in binary form must reproduce the above copyright notice, this 
      +                          list
    28                           ;        of conditions and the following disclaimer in the documentation and/or other
    29                           ;        materials provided with the distribution. Publication is not required when
    30                           ;        this file is used in an embedded application.
    31                           ; 
    32                           ;     3. Microchip's name may not be used to endorse or promote products derived from th
      +                          is
    33                           ;        software without specific prior written permission.
    34                           ; 
    35                           ; THIS SOFTWARE IS PROVIDED BY MICROCHIP "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES,
    36                           ; INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS F
      +                          OR
    37                           ; PURPOSE ARE DISCLAIMED.  IN NO EVENT SHALL MICROCHIP BE LIABLE FOR ANY DIRECT, INDIREC
      +                          T,
    38                           ; INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING BUT NOT LIMITED TO
    39                           ; PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA OR PROFITS; OR BUSINESS
    40                           ; INTERRUPTION) HOWSOEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, ST
      +                          RICT
    41                           ; LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE U
      +                          SE OF
    42                           ; THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
    43                           ; 
    44                           ; 
    45                           ; Code-generator required, PIC18F4431 Definitions
    46                           ; 
    47                           ; SFR Addresses
    48  0000                     _RCONbits	set	4048
    49  0000                     _OSCTUNEbits	set	3995
    50  0000                     _OSCCONbits	set	4051
    51                           
    52                           ; #config settings
    53                           
    54                           	psect	cinit
    55  003FDE                     __pcinit:
    56                           	callstack 0
    57  003FDE                     start_initialization:
    58                           	callstack 0
    59  003FDE                     __initialization:
    60                           	callstack 0
    61  003FDE                     end_of_initialization:
    62                           	callstack 0
    63  003FDE                     __end_of__initialization:
    64                           	callstack 0
    65  003FDE  0100               	movlb	0
    66  003FE0  EFF2  F01F         	goto	_main	;jump to C main() function
    67                           
    68                           	psect	cstackCOMRAM
    69  000000                     __pcstackCOMRAM:
    70                           	callstack 0
    71  000000                     
    72                           ; 1 bytes @ 0x0
    73 ;;
    74 ;;Main: autosize = 0, tempsize = 0, incstack = 0, save=0
    75 ;;
    76 ;; *************** function _main *****************
    77 ;; Defined at:
    78 ;;		line 12 in file "main.c"
    79 ;; Parameters:    Size  Location     Type
    80 ;;		None
    81 ;; Auto vars:     Size  Location     Type
    82 ;;		None
    83 ;; Return value:  Size  Location     Type
    84 ;;                  1    wreg      void 
    85 ;; Registers used:
    86 ;;		wreg, status,2
    87 ;; Tracked objects:
    88 ;;		On entry : 0/0
    89 ;;		On exit  : 0/0
    90 ;;		Unchanged: 0/0
    91 ;; Data sizes:     COMRAM   BANK0   BANK1   BANK2
    92 ;;      Params:         0       0       0       0
    93 ;;      Locals:         0       0       0       0
    94 ;;      Temps:          0       0       0       0
    95 ;;      Totals:         0       0       0       0
    96 ;;Total ram usage:        0 bytes
    97 ;; This function calls:
    98 ;;		Nothing
    99 ;; This function is called by:
   100 ;;		Startup code after reset
   101 ;; This function uses a non-reentrant model
   102 ;;
   103                           
   104                           	psect	text0
   105  003FE4                     __ptext0:
   106                           	callstack 0
   107  003FE4                     _main:
   108                           	callstack 31
   109  003FE4                     
   110                           ;main.c: 15:     OSCCONbits.IRCF=0x07;
   111  003FE4  0E70               	movlw	112
   112  003FE6  12D3               	iorwf	211,f,c	;volatile
   113  003FE8                     
   114                           ;main.c: 16:     OSCCONbits.IOFS=1;
   115  003FE8  84D3               	bsf	211,2,c	;volatile
   116                           
   117                           ;main.c: 17:     OSCCONbits.SCS=0x02;
   118  003FEA  50D3               	movf	211,w,c	;volatile
   119  003FEC  0BFC               	andlw	-4
   120  003FEE  0902               	iorlw	2
   121  003FF0  6ED3               	movwf	211,c	;volatile
   122                           
   123                           ;main.c: 20:     OSCTUNEbits.TUN=00000;
   124  003FF2  0EC0               	movlw	-64
   125  003FF4  169B               	andwf	155,f,c	;volatile
   126  003FF6                     
   127                           ;main.c: 23:     RCONbits.IPEN=0;
   128  003FF6  9ED0               	bcf	208,7,c	;volatile
   129  003FF8                     l11:
   130  003FF8  EFFC  F01F         	goto	l11
   131  003FFC  EF00  F000         	goto	start
   132  004000                     __end_of_main:
   133                           	callstack 0
   134  0000                     
   135                           	psect	rparam
   136  0000                     
   137                           	psect	idloc
   138                           
   139                           ;Config register IDLOC0 @ 0x200000
   140                           ;	unspecified, using default values
   141  200000                     	org	2097152
   142  200000  FF                 	db	255
   143                           
   144                           ;Config register IDLOC1 @ 0x200001
   145                           ;	unspecified, using default values
   146  200001                     	org	2097153
   147  200001  FF                 	db	255
   148                           
   149                           ;Config register IDLOC2 @ 0x200002
   150                           ;	unspecified, using default values
   151  200002                     	org	2097154
   152  200002  FF                 	db	255
   153                           
   154                           ;Config register IDLOC3 @ 0x200003
   155                           ;	unspecified, using default values
   156  200003                     	org	2097155
   157  200003  FF                 	db	255
   158                           
   159                           ;Config register IDLOC4 @ 0x200004
   160                           ;	unspecified, using default values
   161  200004                     	org	2097156
   162  200004  FF                 	db	255
   163                           
   164                           ;Config register IDLOC5 @ 0x200005
   165                           ;	unspecified, using default values
   166  200005                     	org	2097157
   167  200005  FF                 	db	255
   168                           
   169                           ;Config register IDLOC6 @ 0x200006
   170                           ;	unspecified, using default values
   171  200006                     	org	2097158
   172  200006  FF                 	db	255
   173                           
   174                           ;Config register IDLOC7 @ 0x200007
   175                           ;	unspecified, using default values
   176  200007                     	org	2097159
   177  200007  FF                 	db	255
   178                           
   179                           	psect	config
   180                           
   181                           ; Padding undefined space
   182  300000                     	org	3145728
   183  300000  FF                 	db	255
   184                           
   185                           ;Config register CONFIG1H @ 0x300001
   186                           ;	Oscillator Selection bits
   187                           ;	OSC = IRCIO, Internal oscillator block, port function on RA6 and port function on RA7
   188                           ;	Fail-Safe Clock Monitor Enable bit
   189                           ;	FCMEN = ON, Fail-Safe Clock Monitor enabled
   190                           ;	Internal External Oscillator Switchover bit
   191                           ;	IESO = ON, Internal External Switchover mode enabled
   192  300001                     	org	3145729
   193  300001  C8                 	db	200
   194                           
   195                           ;Config register CONFIG2L @ 0x300002
   196                           ;	Power-up Timer Enable bit
   197                           ;	PWRTEN = ON, PWRT enabled
   198                           ;	Brown-out Reset Enable bits
   199                           ;	BOREN = ON, Brown-out Reset enabled
   200                           ;	Brown Out Reset Voltage bits
   201                           ;	BORV = 27, VBOR set to 2.7V
   202  300002                     	org	3145730
   203  300002  0A                 	db	10
   204                           
   205                           ;Config register CONFIG2H @ 0x300003
   206                           ;	Watchdog Timer Enable bit
   207                           ;	WDTEN = OFF, WDT disabled (control is placed on the SWDTEN bit)
   208                           ;	Watchdog Timer Postscale Select bits
   209                           ;	WDPS = 32768, 1:32768
   210                           ;	Watchdog Timer Window Enable bit
   211                           ;	WINEN = OFF, WDT window disabled
   212  300003                     	org	3145731
   213  300003  3E                 	db	62
   214                           
   215                           ;Config register CONFIG3L @ 0x300004
   216                           ;	PWM output pins Reset state control
   217                           ;	PWMPIN = OFF, PWM outputs disabled upon Reset (default)
   218                           ;	Low-Side Transistors Polarity
   219                           ;	LPOL = HIGH, PWM0, 2, 4 and 6 are active-high
   220                           ;	High-Side Transistors Polarity
   221                           ;	HPOL = HIGH, PWM1, 3, 5 and 7 are active-high
   222                           ;	Timer1 Oscillator MUX
   223                           ;	T1OSCMX = ON, Low-power Timer1 operation when microcontroller is in Sleep mode
   224  300004                     	org	3145732
   225  300004  3C                 	db	60
   226                           
   227                           ;Config register CONFIG3H @ 0x300005
   228                           ;	FLTA MUX bit
   229                           ;	FLTAMX = RC1, FLTA input is multiplexed with RC1
   230                           ;	SSP I/O MUX bit
   231                           ;	SSPMX = RC7, SCK/SCL clocks and SDA/SDI data are multiplexed with RC5 and RC4, respect
      +                          ively. SDO output is multiplexed with RC7.
   232                           ;	PWM4 MUX bit
   233                           ;	PWM4MX = RB5, PWM4 output is multiplexed with RB5
   234                           ;	TMR0/T5CKI External clock MUX bit
   235                           ;	EXCLKMX = RC3, TMR0/T5CKI external clock input is multiplexed with RC3
   236                           ;	MCLR Pin Enable bit
   237                           ;	MCLRE = ON, Enabled
   238  300005                     	org	3145733
   239  300005  9D                 	db	157
   240                           
   241                           ;Config register CONFIG4L @ 0x300006
   242                           ;	Stack Full/Underflow Reset Enable bit
   243                           ;	STVREN = ON, Stack full/underflow will cause Reset
   244                           ;	Low-Voltage ICSP Enable bit
   245                           ;	LVP = ON, Low-voltage ICSP enabled
   246                           ;	Background Debugger Enable bit
   247                           ;	DEBUG = 0x1, unprogrammed default
   248  300006                     	org	3145734
   249  300006  85                 	db	133
   250                           
   251                           ; Padding undefined space
   252  300007                     	org	3145735
   253  300007  FF                 	db	255
   254                           
   255                           ;Config register CONFIG5L @ 0x300008
   256                           ;	Code Protection bit
   257                           ;	CP0 = OFF, Block 0 (000200-000FFFh) not code-protected
   258                           ;	Code Protection bit
   259                           ;	CP1 = OFF, Block 1 (001000-001FFF) not code-protected
   260                           ;	Code Protection bit
   261                           ;	CP2 = OFF, Block 2 (002000-002FFFh) not code-protected
   262                           ;	Code Protection bit
   263                           ;	CP3 = OFF, Block 3 (003000-003FFFh) not code-protected
   264  300008                     	org	3145736
   265  300008  0F                 	db	15
   266                           
   267                           ;Config register CONFIG5H @ 0x300009
   268                           ;	Boot Block Code Protection bit
   269                           ;	CPB = OFF, Boot Block (000000-0001FFh) not code-protected
   270                           ;	Data EEPROM Code Protection bit
   271                           ;	CPD = OFF, Data EEPROM not code-protected
   272  300009                     	org	3145737
   273  300009  C0                 	db	192
   274                           
   275                           ;Config register CONFIG6L @ 0x30000A
   276                           ;	Write Protection bit
   277                           ;	WRT0 = OFF, Block 0 (000200-000FFFh) not write-protected
   278                           ;	Write Protection bit
   279                           ;	WRT1 = OFF, Block 1 (001000-001FFF) not write-protected
   280                           ;	Write Protection bit
   281                           ;	WRT2 = OFF, Block 2 (002000-002FFFh) not write-protected
   282                           ;	Write Protection bit
   283                           ;	WRT3 = OFF, Block 3 (003000-003FFFh) not write-protected
   284  30000A                     	org	3145738
   285  30000A  0F                 	db	15
   286                           
   287                           ;Config register CONFIG6H @ 0x30000B
   288                           ;	Configuration Register Write Protection bit
   289                           ;	WRTC = OFF, Configuration registers (300000-3000FFh) not write-protected
   290                           ;	Boot Block Write Protection bit
   291                           ;	WRTB = OFF, Boot Block (000000-0001FFh) not write-protected
   292                           ;	Data EEPROM Write Protection bit
   293                           ;	WRTD = OFF, Data EEPROM not write-protected
   294  30000B                     	org	3145739
   295  30000B  E0                 	db	224
   296                           
   297                           ;Config register CONFIG7L @ 0x30000C
   298                           ;	Table Read Protection bit
   299                           ;	EBTR0 = OFF, Block 0 (000200-000FFFh) not protected from table reads executed in other
      +                           blocks
   300                           ;	Table Read Protection bit
   301                           ;	EBTR1 = OFF, Block 1 (001000-001FFF) not protected from table reads executed in other 
      +                          blocks
   302                           ;	Table Read Protection bit
   303                           ;	EBTR2 = OFF, Block 2 (002000-002FFFh) not protected from table reads executed in other
      +                           blocks
   304                           ;	Table Read Protection bit
   305                           ;	EBTR3 = OFF, Block 3 (003000-003FFFh) not protected from table reads executed in other
      +                           blocks
   306  30000C                     	org	3145740
   307  30000C  0F                 	db	15
   308                           
   309                           ;Config register CONFIG7H @ 0x30000D
   310                           ;	Boot Block Table Read Protection bit
   311                           ;	EBTRB = OFF, Boot Block (000000-0001FFh) not protected from table reads executed in ot
      +                          her blocks
   312  30000D                     	org	3145741
   313  30000D  40                 	db	64
   314                           tosu	equ	0xFFF
   315                           tosh	equ	0xFFE
   316                           tosl	equ	0xFFD
   317                           stkptr	equ	0xFFC
   318                           pclatu	equ	0xFFB
   319                           pclath	equ	0xFFA
   320                           pcl	equ	0xFF9
   321                           tblptru	equ	0xFF8
   322                           tblptrh	equ	0xFF7
   323                           tblptrl	equ	0xFF6
   324                           tablat	equ	0xFF5
   325                           prodh	equ	0xFF4
   326                           prodl	equ	0xFF3
   327                           indf0	equ	0xFEF
   328                           postinc0	equ	0xFEE
   329                           postdec0	equ	0xFED
   330                           preinc0	equ	0xFEC
   331                           plusw0	equ	0xFEB
   332                           fsr0h	equ	0xFEA
   333                           fsr0l	equ	0xFE9
   334                           wreg	equ	0xFE8
   335                           indf1	equ	0xFE7
   336                           postinc1	equ	0xFE6
   337                           postdec1	equ	0xFE5
   338                           preinc1	equ	0xFE4
   339                           plusw1	equ	0xFE3
   340                           fsr1h	equ	0xFE2
   341                           fsr1l	equ	0xFE1
   342                           bsr	equ	0xFE0
   343                           indf2	equ	0xFDF
   344                           postinc2	equ	0xFDE
   345                           postdec2	equ	0xFDD
   346                           preinc2	equ	0xFDC
   347                           plusw2	equ	0xFDB
   348                           fsr2h	equ	0xFDA
   349                           fsr2l	equ	0xFD9
   350                           status	equ	0xFD8

Data Sizes:
    Strings     0
    Constant    0
    Data        0
    BSS         0
    Persistent  0
    Stack       0

Auto Spaces:
    Space          Size  Autos    Used
    COMRAM           95      0       0
    BANK0           160      0       0
    BANK1           256      0       0
    BANK2           256      0       0

Pointer List with Targets:

    None.

Critical Paths under _main in COMRAM

    None.

Critical Paths under _main in BANK0

    None.

Critical Paths under _main in BANK1

    None.

Critical Paths under _main in BANK2

    None.

Call Graph Tables:

 ---------------------------------------------------------------------------------
 (Depth) Function   	        Calls       Base Space   Used Autos Params    Refs
 ---------------------------------------------------------------------------------
 (0) _main                                                 0     0      0       0
 ---------------------------------------------------------------------------------
 Estimated maximum stack depth 0
 ---------------------------------------------------------------------------------

 Call Graph Graphs:

 _main (ROOT)

 Address spaces:
Name               Size   Autos  Total    Cost      Usage
BITCOMRAM           5F      0       0       0        0.0%
EEDATA             100      0       0       0        0.0%
NULL                 0      0       0       0        0.0%
CODE                 0      0       0       0        0.0%
COMRAM              5F      0       0       1        0.0%
STACK                0      0       0       2        0.0%
ABS                  0      0       0       3        0.0%
BITBANK0            A0      0       0       4        0.0%
BANK0               A0      0       0       5        0.0%
BITBANK1           100      0       0       6        0.0%
BANK1              100      0       0       7        0.0%
BITBANK2           100      0       0       8        0.0%
BANK2              100      0       0       9        0.0%
BIGRAM             2FF      0       0      10        0.0%
DATA                 0      0       0      11        0.0%
BITSFR               0      0       0     200        0.0%
SFR                  0      0       0     200        0.0%


Microchip Technology PIC18 Macro Assembler V2.32 build 20210201212658 
Symbol Table                                                                                   Mon Mar 21 21:13:43 2022

                     l11 3FF8                       l12 3FF8                      l690 3FE4  
                    l692 3FE8                      l694 3FF6                     _main 3FE4  
                   start 0000             ___param_bank 000000                    ?_main 0000  
        __initialization 3FDE             __end_of_main 4000                   ??_main 0000  
          __activetblptr 000000                   isa$std 000001               __accesstop 0060  
__end_of__initialization 3FDE            ___rparam_used 000001           __pcstackCOMRAM 0000  
                __Hparam 0000                  __Lparam 0000                  __pcinit 3FDE  
                __ramtop 0300                  __ptext0 3FE4     end_of_initialization 3FDE  
    start_initialization 3FDE                 _RCONbits 000FD0                 __Hrparam 0000  
               __Lrparam 0000            __size_of_main 001C                 isa$xinst 000000  
            _OSCTUNEbits 000F9B               _OSCCONbits 000FD3  
