\subsection{europa Architecture Reference}
\label{classddr2__example__driver_1_1europa}\index{europa@{europa}}


Collaboration diagram for europa\+:\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=213pt]{de/de8/classddr2__example__driver_1_1europa__coll__graph}
\end{center}
\end{figure}
\subsubsection*{Components}
 \begin{DoxyCompactItemize}
\item 
{\bf ddr2\+\_\+ex\+\_\+lfsr8}  {\bfseries }  
\end{DoxyCompactItemize}
\subsubsection*{Signals}
 \begin{DoxyCompactItemize}
\item 
{\bf C\+O\+U\+N\+T\+E\+R\+\_\+\+V\+A\+L\+UE} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{19} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf L\+O\+C\+A\+L\+\_\+\+B\+U\+R\+S\+T\+\_\+\+L\+E\+N\+\_\+s} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf M\+A\+X\+\_\+\+B\+A\+NK} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{2} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf M\+A\+X\+\_\+\+C\+H\+I\+P\+S\+EL} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} 
\item 
{\bf M\+A\+X\+\_\+\+C\+OL} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{9} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf M\+A\+X\+\_\+\+R\+OW} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{12} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf M\+A\+X\+\_\+\+R\+O\+W\+\_\+\+P\+IN} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{12} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf M\+I\+N\+\_\+\+C\+H\+I\+P\+S\+EL} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} 
\item 
{\bf addr\+\_\+value} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{3} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf avalon\+\_\+burst\+\_\+mode} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} 
\item 
{\bf bank\+\_\+addr} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{2} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf be} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{3} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf burst\+\_\+beat\+\_\+count} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf burst\+\_\+begin} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} 
\item 
{\bf col\+\_\+addr} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{9} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf compare} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{3} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf compare\+\_\+reg} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{3} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf compare\+\_\+valid} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{3} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf compare\+\_\+valid\+\_\+reg} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{3} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf cs\+\_\+addr} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} 
\item 
{\bf dgen\+\_\+data} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{31} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf dgen\+\_\+enable} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} 
\item 
{\bf dgen\+\_\+ldata} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{31} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf dgen\+\_\+load} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} 
\item 
{\bf dgen\+\_\+pause} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} 
\item 
{\bf enable\+\_\+be} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} 
\item 
{\bf full\+\_\+burst\+\_\+on} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} 
\item 
{\bf internal\+\_\+test\+\_\+complete} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} 
\item 
{\bf last\+\_\+rdata\+\_\+valid} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} 
\item 
{\bf last\+\_\+wdata\+\_\+req} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} 
\item 
{\bf max\+\_\+col\+\_\+value} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{9} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf p\+\_\+burst\+\_\+begin} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} 
\item 
{\bf p\+\_\+read\+\_\+req} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} 
\item 
{\bf p\+\_\+state\+\_\+on} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} 
\item 
{\bf pause\+\_\+be} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} 
\item 
{\bf pnf\+\_\+persist1} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} 
\item 
{\bf pnf\+\_\+persist\+\_\+compare} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} 
\item 
{\bf powerdn\+\_\+on} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} 
\item 
{\bf rdata\+\_\+valid\+\_\+flag} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} 
\item 
{\bf rdata\+\_\+valid\+\_\+flag\+\_\+reg} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} 
\item 
{\bf rdata\+\_\+valid\+\_\+flag\+\_\+reg\+\_\+2} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} 
\item 
{\bf reached\+\_\+max\+\_\+address} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} 
\item 
{\bf read\+\_\+req} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} 
\item 
{\bf reads\+\_\+remaining} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{7} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf reset\+\_\+address} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} 
\item 
{\bf reset\+\_\+be} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} 
\item 
{\bf reset\+\_\+data} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} 
\item 
{\bf restart\+\_\+\+L\+F\+S\+R\+\_\+n} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} 
\item 
{\bf row\+\_\+addr} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{12} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf selfrfsh\+\_\+on} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} 
\item 
{\bf size} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf state} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{4} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf test\+\_\+addr\+\_\+pin} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} 
\item 
{\bf test\+\_\+addr\+\_\+pin\+\_\+mode} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} 
\item 
{\bf test\+\_\+addr\+\_\+pin\+\_\+on} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} 
\item 
{\bf test\+\_\+dm\+\_\+pin} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} 
\item 
{\bf test\+\_\+dm\+\_\+pin\+\_\+mode} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} 
\item 
{\bf test\+\_\+dm\+\_\+pin\+\_\+on} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} 
\item 
{\bf test\+\_\+incomplete\+\_\+writes} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} 
\item 
{\bf test\+\_\+incomplete\+\_\+writes\+\_\+mode} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} 
\item 
{\bf test\+\_\+incomplete\+\_\+writes\+\_\+on} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} 
\item 
{\bf test\+\_\+seq\+\_\+addr} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} 
\item 
{\bf test\+\_\+seq\+\_\+addr\+\_\+mode} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} 
\item 
{\bf test\+\_\+seq\+\_\+addr\+\_\+on} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} 
\item 
{\bf wait\+\_\+first\+\_\+write\+\_\+data} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} 
\item 
{\bf wdata} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{31} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf wdata\+\_\+req} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} 
\item 
{\bf write\+\_\+req} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} 
\item 
{\bf writes\+\_\+remaining} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{7} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\end{DoxyCompactItemize}


\subsubsection{Detailed Description}


Definition at line {\bf 59} of file {\bf ddr2\+\_\+example\+\_\+driver.\+vhd}.



\subsubsection{Member Data Documentation}
\index{ddr2\+\_\+example\+\_\+driver\+::europa@{ddr2\+\_\+example\+\_\+driver\+::europa}!addr\+\_\+value@{addr\+\_\+value}}
\index{addr\+\_\+value@{addr\+\_\+value}!ddr2\+\_\+example\+\_\+driver\+::europa@{ddr2\+\_\+example\+\_\+driver\+::europa}}
\paragraph[{addr\+\_\+value}]{\setlength{\rightskip}{0pt plus 5cm}{\bf addr\+\_\+value} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{3} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classddr2__example__driver_1_1europa_aa94c6a04189a0e503e9f2e94a9025971}


Definition at line {\bf 82} of file {\bf ddr2\+\_\+example\+\_\+driver.\+vhd}.

\index{ddr2\+\_\+example\+\_\+driver\+::europa@{ddr2\+\_\+example\+\_\+driver\+::europa}!avalon\+\_\+burst\+\_\+mode@{avalon\+\_\+burst\+\_\+mode}}
\index{avalon\+\_\+burst\+\_\+mode@{avalon\+\_\+burst\+\_\+mode}!ddr2\+\_\+example\+\_\+driver\+::europa@{ddr2\+\_\+example\+\_\+driver\+::europa}}
\paragraph[{avalon\+\_\+burst\+\_\+mode}]{\setlength{\rightskip}{0pt plus 5cm}{\bf avalon\+\_\+burst\+\_\+mode} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classddr2__example__driver_1_1europa_ae666880260032372ddde1ed95db5fe66}


Definition at line {\bf 83} of file {\bf ddr2\+\_\+example\+\_\+driver.\+vhd}.

\index{ddr2\+\_\+example\+\_\+driver\+::europa@{ddr2\+\_\+example\+\_\+driver\+::europa}!bank\+\_\+addr@{bank\+\_\+addr}}
\index{bank\+\_\+addr@{bank\+\_\+addr}!ddr2\+\_\+example\+\_\+driver\+::europa@{ddr2\+\_\+example\+\_\+driver\+::europa}}
\paragraph[{bank\+\_\+addr}]{\setlength{\rightskip}{0pt plus 5cm}{\bf bank\+\_\+addr} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{2} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classddr2__example__driver_1_1europa_adb7b0e4d4fdae46df5442bc760a4aeef}


Definition at line {\bf 84} of file {\bf ddr2\+\_\+example\+\_\+driver.\+vhd}.

\index{ddr2\+\_\+example\+\_\+driver\+::europa@{ddr2\+\_\+example\+\_\+driver\+::europa}!be@{be}}
\index{be@{be}!ddr2\+\_\+example\+\_\+driver\+::europa@{ddr2\+\_\+example\+\_\+driver\+::europa}}
\paragraph[{be}]{\setlength{\rightskip}{0pt plus 5cm}{\bf be} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{3} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classddr2__example__driver_1_1europa_ab0acace84a6ed3443048bb6148f683e9}


Definition at line {\bf 85} of file {\bf ddr2\+\_\+example\+\_\+driver.\+vhd}.

\index{ddr2\+\_\+example\+\_\+driver\+::europa@{ddr2\+\_\+example\+\_\+driver\+::europa}!burst\+\_\+beat\+\_\+count@{burst\+\_\+beat\+\_\+count}}
\index{burst\+\_\+beat\+\_\+count@{burst\+\_\+beat\+\_\+count}!ddr2\+\_\+example\+\_\+driver\+::europa@{ddr2\+\_\+example\+\_\+driver\+::europa}}
\paragraph[{burst\+\_\+beat\+\_\+count}]{\setlength{\rightskip}{0pt plus 5cm}{\bf burst\+\_\+beat\+\_\+count} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classddr2__example__driver_1_1europa_a5196ebc6f4c9997a35558a18333f35f6}


Definition at line {\bf 86} of file {\bf ddr2\+\_\+example\+\_\+driver.\+vhd}.

\index{ddr2\+\_\+example\+\_\+driver\+::europa@{ddr2\+\_\+example\+\_\+driver\+::europa}!burst\+\_\+begin@{burst\+\_\+begin}}
\index{burst\+\_\+begin@{burst\+\_\+begin}!ddr2\+\_\+example\+\_\+driver\+::europa@{ddr2\+\_\+example\+\_\+driver\+::europa}}
\paragraph[{burst\+\_\+begin}]{\setlength{\rightskip}{0pt plus 5cm}{\bf burst\+\_\+begin} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classddr2__example__driver_1_1europa_a4e53ec6825a6f642008ecab7dcea6299}


Definition at line {\bf 87} of file {\bf ddr2\+\_\+example\+\_\+driver.\+vhd}.

\index{ddr2\+\_\+example\+\_\+driver\+::europa@{ddr2\+\_\+example\+\_\+driver\+::europa}!col\+\_\+addr@{col\+\_\+addr}}
\index{col\+\_\+addr@{col\+\_\+addr}!ddr2\+\_\+example\+\_\+driver\+::europa@{ddr2\+\_\+example\+\_\+driver\+::europa}}
\paragraph[{col\+\_\+addr}]{\setlength{\rightskip}{0pt plus 5cm}{\bf col\+\_\+addr} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{9} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classddr2__example__driver_1_1europa_aacb875ab04d3b2486e3794f14dd2eee0}


Definition at line {\bf 88} of file {\bf ddr2\+\_\+example\+\_\+driver.\+vhd}.

\index{ddr2\+\_\+example\+\_\+driver\+::europa@{ddr2\+\_\+example\+\_\+driver\+::europa}!compare@{compare}}
\index{compare@{compare}!ddr2\+\_\+example\+\_\+driver\+::europa@{ddr2\+\_\+example\+\_\+driver\+::europa}}
\paragraph[{compare}]{\setlength{\rightskip}{0pt plus 5cm}{\bf compare} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{3} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classddr2__example__driver_1_1europa_af8c8f9c4b9a3696938535268b1a78b35}


Definition at line {\bf 89} of file {\bf ddr2\+\_\+example\+\_\+driver.\+vhd}.

\index{ddr2\+\_\+example\+\_\+driver\+::europa@{ddr2\+\_\+example\+\_\+driver\+::europa}!compare\+\_\+reg@{compare\+\_\+reg}}
\index{compare\+\_\+reg@{compare\+\_\+reg}!ddr2\+\_\+example\+\_\+driver\+::europa@{ddr2\+\_\+example\+\_\+driver\+::europa}}
\paragraph[{compare\+\_\+reg}]{\setlength{\rightskip}{0pt plus 5cm}{\bf compare\+\_\+reg} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{3} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classddr2__example__driver_1_1europa_a69cb0ce6ceac126a8e5fab070c8394e8}


Definition at line {\bf 90} of file {\bf ddr2\+\_\+example\+\_\+driver.\+vhd}.

\index{ddr2\+\_\+example\+\_\+driver\+::europa@{ddr2\+\_\+example\+\_\+driver\+::europa}!compare\+\_\+valid@{compare\+\_\+valid}}
\index{compare\+\_\+valid@{compare\+\_\+valid}!ddr2\+\_\+example\+\_\+driver\+::europa@{ddr2\+\_\+example\+\_\+driver\+::europa}}
\paragraph[{compare\+\_\+valid}]{\setlength{\rightskip}{0pt plus 5cm}{\bf compare\+\_\+valid} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{3} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classddr2__example__driver_1_1europa_addc6d618b19937b15a951b9077e20025}


Definition at line {\bf 91} of file {\bf ddr2\+\_\+example\+\_\+driver.\+vhd}.

\index{ddr2\+\_\+example\+\_\+driver\+::europa@{ddr2\+\_\+example\+\_\+driver\+::europa}!compare\+\_\+valid\+\_\+reg@{compare\+\_\+valid\+\_\+reg}}
\index{compare\+\_\+valid\+\_\+reg@{compare\+\_\+valid\+\_\+reg}!ddr2\+\_\+example\+\_\+driver\+::europa@{ddr2\+\_\+example\+\_\+driver\+::europa}}
\paragraph[{compare\+\_\+valid\+\_\+reg}]{\setlength{\rightskip}{0pt plus 5cm}{\bf compare\+\_\+valid\+\_\+reg} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{3} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classddr2__example__driver_1_1europa_a3ead95b0a944a4362ab3477b39a8b7ca}


Definition at line {\bf 92} of file {\bf ddr2\+\_\+example\+\_\+driver.\+vhd}.

\index{ddr2\+\_\+example\+\_\+driver\+::europa@{ddr2\+\_\+example\+\_\+driver\+::europa}!C\+O\+U\+N\+T\+E\+R\+\_\+\+V\+A\+L\+UE@{C\+O\+U\+N\+T\+E\+R\+\_\+\+V\+A\+L\+UE}}
\index{C\+O\+U\+N\+T\+E\+R\+\_\+\+V\+A\+L\+UE@{C\+O\+U\+N\+T\+E\+R\+\_\+\+V\+A\+L\+UE}!ddr2\+\_\+example\+\_\+driver\+::europa@{ddr2\+\_\+example\+\_\+driver\+::europa}}
\paragraph[{C\+O\+U\+N\+T\+E\+R\+\_\+\+V\+A\+L\+UE}]{\setlength{\rightskip}{0pt plus 5cm}{\bf C\+O\+U\+N\+T\+E\+R\+\_\+\+V\+A\+L\+UE} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{19} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classddr2__example__driver_1_1europa_aec473f0cd07d417358ba9e927f6c050c}


Definition at line {\bf 74} of file {\bf ddr2\+\_\+example\+\_\+driver.\+vhd}.

\index{ddr2\+\_\+example\+\_\+driver\+::europa@{ddr2\+\_\+example\+\_\+driver\+::europa}!cs\+\_\+addr@{cs\+\_\+addr}}
\index{cs\+\_\+addr@{cs\+\_\+addr}!ddr2\+\_\+example\+\_\+driver\+::europa@{ddr2\+\_\+example\+\_\+driver\+::europa}}
\paragraph[{cs\+\_\+addr}]{\setlength{\rightskip}{0pt plus 5cm}{\bf cs\+\_\+addr} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classddr2__example__driver_1_1europa_a39b56c11b3a8807368e9537474499adf}


Definition at line {\bf 93} of file {\bf ddr2\+\_\+example\+\_\+driver.\+vhd}.

\index{ddr2\+\_\+example\+\_\+driver\+::europa@{ddr2\+\_\+example\+\_\+driver\+::europa}!ddr2\+\_\+ex\+\_\+lfsr8@{ddr2\+\_\+ex\+\_\+lfsr8}}
\index{ddr2\+\_\+ex\+\_\+lfsr8@{ddr2\+\_\+ex\+\_\+lfsr8}!ddr2\+\_\+example\+\_\+driver\+::europa@{ddr2\+\_\+example\+\_\+driver\+::europa}}
\paragraph[{ddr2\+\_\+ex\+\_\+lfsr8}]{\setlength{\rightskip}{0pt plus 5cm}{\bf ddr2\+\_\+ex\+\_\+lfsr8} {\bfseries \textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Component]}}\label{classddr2__example__driver_1_1europa_a4f645313cfdd70e3636c1627a7dbc01f}


Definition at line {\bf 60} of file {\bf ddr2\+\_\+example\+\_\+driver.\+vhd}.

\index{ddr2\+\_\+example\+\_\+driver\+::europa@{ddr2\+\_\+example\+\_\+driver\+::europa}!dgen\+\_\+data@{dgen\+\_\+data}}
\index{dgen\+\_\+data@{dgen\+\_\+data}!ddr2\+\_\+example\+\_\+driver\+::europa@{ddr2\+\_\+example\+\_\+driver\+::europa}}
\paragraph[{dgen\+\_\+data}]{\setlength{\rightskip}{0pt plus 5cm}{\bf dgen\+\_\+data} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{31} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classddr2__example__driver_1_1europa_ad9c73008c2c2f81940700be6bad031d6}


Definition at line {\bf 94} of file {\bf ddr2\+\_\+example\+\_\+driver.\+vhd}.

\index{ddr2\+\_\+example\+\_\+driver\+::europa@{ddr2\+\_\+example\+\_\+driver\+::europa}!dgen\+\_\+enable@{dgen\+\_\+enable}}
\index{dgen\+\_\+enable@{dgen\+\_\+enable}!ddr2\+\_\+example\+\_\+driver\+::europa@{ddr2\+\_\+example\+\_\+driver\+::europa}}
\paragraph[{dgen\+\_\+enable}]{\setlength{\rightskip}{0pt plus 5cm}{\bf dgen\+\_\+enable} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classddr2__example__driver_1_1europa_ad67f62f9dff2e1d232b3d962ad9e8357}


Definition at line {\bf 95} of file {\bf ddr2\+\_\+example\+\_\+driver.\+vhd}.

\index{ddr2\+\_\+example\+\_\+driver\+::europa@{ddr2\+\_\+example\+\_\+driver\+::europa}!dgen\+\_\+ldata@{dgen\+\_\+ldata}}
\index{dgen\+\_\+ldata@{dgen\+\_\+ldata}!ddr2\+\_\+example\+\_\+driver\+::europa@{ddr2\+\_\+example\+\_\+driver\+::europa}}
\paragraph[{dgen\+\_\+ldata}]{\setlength{\rightskip}{0pt plus 5cm}{\bf dgen\+\_\+ldata} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{31} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classddr2__example__driver_1_1europa_aa7a0aa71f416888e5681cac4c6290da8}


Definition at line {\bf 96} of file {\bf ddr2\+\_\+example\+\_\+driver.\+vhd}.

\index{ddr2\+\_\+example\+\_\+driver\+::europa@{ddr2\+\_\+example\+\_\+driver\+::europa}!dgen\+\_\+load@{dgen\+\_\+load}}
\index{dgen\+\_\+load@{dgen\+\_\+load}!ddr2\+\_\+example\+\_\+driver\+::europa@{ddr2\+\_\+example\+\_\+driver\+::europa}}
\paragraph[{dgen\+\_\+load}]{\setlength{\rightskip}{0pt plus 5cm}{\bf dgen\+\_\+load} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classddr2__example__driver_1_1europa_af2916d2c1588797f9814af65600858f1}


Definition at line {\bf 97} of file {\bf ddr2\+\_\+example\+\_\+driver.\+vhd}.

\index{ddr2\+\_\+example\+\_\+driver\+::europa@{ddr2\+\_\+example\+\_\+driver\+::europa}!dgen\+\_\+pause@{dgen\+\_\+pause}}
\index{dgen\+\_\+pause@{dgen\+\_\+pause}!ddr2\+\_\+example\+\_\+driver\+::europa@{ddr2\+\_\+example\+\_\+driver\+::europa}}
\paragraph[{dgen\+\_\+pause}]{\setlength{\rightskip}{0pt plus 5cm}{\bf dgen\+\_\+pause} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classddr2__example__driver_1_1europa_a06356583d07e3e9828bd79d16184dd6a}


Definition at line {\bf 98} of file {\bf ddr2\+\_\+example\+\_\+driver.\+vhd}.

\index{ddr2\+\_\+example\+\_\+driver\+::europa@{ddr2\+\_\+example\+\_\+driver\+::europa}!enable\+\_\+be@{enable\+\_\+be}}
\index{enable\+\_\+be@{enable\+\_\+be}!ddr2\+\_\+example\+\_\+driver\+::europa@{ddr2\+\_\+example\+\_\+driver\+::europa}}
\paragraph[{enable\+\_\+be}]{\setlength{\rightskip}{0pt plus 5cm}{\bf enable\+\_\+be} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classddr2__example__driver_1_1europa_ad2e0661544017b8436bf785a94ca5dee}


Definition at line {\bf 99} of file {\bf ddr2\+\_\+example\+\_\+driver.\+vhd}.

\index{ddr2\+\_\+example\+\_\+driver\+::europa@{ddr2\+\_\+example\+\_\+driver\+::europa}!full\+\_\+burst\+\_\+on@{full\+\_\+burst\+\_\+on}}
\index{full\+\_\+burst\+\_\+on@{full\+\_\+burst\+\_\+on}!ddr2\+\_\+example\+\_\+driver\+::europa@{ddr2\+\_\+example\+\_\+driver\+::europa}}
\paragraph[{full\+\_\+burst\+\_\+on}]{\setlength{\rightskip}{0pt plus 5cm}{\bf full\+\_\+burst\+\_\+on} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classddr2__example__driver_1_1europa_a5d7b8250dfea5d3748651ae616704434}


Definition at line {\bf 100} of file {\bf ddr2\+\_\+example\+\_\+driver.\+vhd}.

\index{ddr2\+\_\+example\+\_\+driver\+::europa@{ddr2\+\_\+example\+\_\+driver\+::europa}!internal\+\_\+test\+\_\+complete@{internal\+\_\+test\+\_\+complete}}
\index{internal\+\_\+test\+\_\+complete@{internal\+\_\+test\+\_\+complete}!ddr2\+\_\+example\+\_\+driver\+::europa@{ddr2\+\_\+example\+\_\+driver\+::europa}}
\paragraph[{internal\+\_\+test\+\_\+complete}]{\setlength{\rightskip}{0pt plus 5cm}{\bf internal\+\_\+test\+\_\+complete} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classddr2__example__driver_1_1europa_a1c392ac98b4dfef199f2bd4ebaa90c1a}


Definition at line {\bf 101} of file {\bf ddr2\+\_\+example\+\_\+driver.\+vhd}.

\index{ddr2\+\_\+example\+\_\+driver\+::europa@{ddr2\+\_\+example\+\_\+driver\+::europa}!last\+\_\+rdata\+\_\+valid@{last\+\_\+rdata\+\_\+valid}}
\index{last\+\_\+rdata\+\_\+valid@{last\+\_\+rdata\+\_\+valid}!ddr2\+\_\+example\+\_\+driver\+::europa@{ddr2\+\_\+example\+\_\+driver\+::europa}}
\paragraph[{last\+\_\+rdata\+\_\+valid}]{\setlength{\rightskip}{0pt plus 5cm}{\bf last\+\_\+rdata\+\_\+valid} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classddr2__example__driver_1_1europa_a3c40c9ebacce665bdc26b0c445689106}


Definition at line {\bf 102} of file {\bf ddr2\+\_\+example\+\_\+driver.\+vhd}.

\index{ddr2\+\_\+example\+\_\+driver\+::europa@{ddr2\+\_\+example\+\_\+driver\+::europa}!last\+\_\+wdata\+\_\+req@{last\+\_\+wdata\+\_\+req}}
\index{last\+\_\+wdata\+\_\+req@{last\+\_\+wdata\+\_\+req}!ddr2\+\_\+example\+\_\+driver\+::europa@{ddr2\+\_\+example\+\_\+driver\+::europa}}
\paragraph[{last\+\_\+wdata\+\_\+req}]{\setlength{\rightskip}{0pt plus 5cm}{\bf last\+\_\+wdata\+\_\+req} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classddr2__example__driver_1_1europa_a3b71d76891ca032b912216663173c9ef}


Definition at line {\bf 103} of file {\bf ddr2\+\_\+example\+\_\+driver.\+vhd}.

\index{ddr2\+\_\+example\+\_\+driver\+::europa@{ddr2\+\_\+example\+\_\+driver\+::europa}!L\+O\+C\+A\+L\+\_\+\+B\+U\+R\+S\+T\+\_\+\+L\+E\+N\+\_\+s@{L\+O\+C\+A\+L\+\_\+\+B\+U\+R\+S\+T\+\_\+\+L\+E\+N\+\_\+s}}
\index{L\+O\+C\+A\+L\+\_\+\+B\+U\+R\+S\+T\+\_\+\+L\+E\+N\+\_\+s@{L\+O\+C\+A\+L\+\_\+\+B\+U\+R\+S\+T\+\_\+\+L\+E\+N\+\_\+s}!ddr2\+\_\+example\+\_\+driver\+::europa@{ddr2\+\_\+example\+\_\+driver\+::europa}}
\paragraph[{L\+O\+C\+A\+L\+\_\+\+B\+U\+R\+S\+T\+\_\+\+L\+E\+N\+\_\+s}]{\setlength{\rightskip}{0pt plus 5cm}{\bf L\+O\+C\+A\+L\+\_\+\+B\+U\+R\+S\+T\+\_\+\+L\+E\+N\+\_\+s} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classddr2__example__driver_1_1europa_ae4da6965cdfc48cb3c9099d4bc89af3d}


Definition at line {\bf 75} of file {\bf ddr2\+\_\+example\+\_\+driver.\+vhd}.

\index{ddr2\+\_\+example\+\_\+driver\+::europa@{ddr2\+\_\+example\+\_\+driver\+::europa}!M\+A\+X\+\_\+\+B\+A\+NK@{M\+A\+X\+\_\+\+B\+A\+NK}}
\index{M\+A\+X\+\_\+\+B\+A\+NK@{M\+A\+X\+\_\+\+B\+A\+NK}!ddr2\+\_\+example\+\_\+driver\+::europa@{ddr2\+\_\+example\+\_\+driver\+::europa}}
\paragraph[{M\+A\+X\+\_\+\+B\+A\+NK}]{\setlength{\rightskip}{0pt plus 5cm}{\bf M\+A\+X\+\_\+\+B\+A\+NK} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{2} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classddr2__example__driver_1_1europa_aa5afd6f17393ebc72ec53c7e0bb3290e}


Definition at line {\bf 76} of file {\bf ddr2\+\_\+example\+\_\+driver.\+vhd}.

\index{ddr2\+\_\+example\+\_\+driver\+::europa@{ddr2\+\_\+example\+\_\+driver\+::europa}!M\+A\+X\+\_\+\+C\+H\+I\+P\+S\+EL@{M\+A\+X\+\_\+\+C\+H\+I\+P\+S\+EL}}
\index{M\+A\+X\+\_\+\+C\+H\+I\+P\+S\+EL@{M\+A\+X\+\_\+\+C\+H\+I\+P\+S\+EL}!ddr2\+\_\+example\+\_\+driver\+::europa@{ddr2\+\_\+example\+\_\+driver\+::europa}}
\paragraph[{M\+A\+X\+\_\+\+C\+H\+I\+P\+S\+EL}]{\setlength{\rightskip}{0pt plus 5cm}{\bf M\+A\+X\+\_\+\+C\+H\+I\+P\+S\+EL} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classddr2__example__driver_1_1europa_a34d720e221f5c2270af990aeffab2f2e}


Definition at line {\bf 77} of file {\bf ddr2\+\_\+example\+\_\+driver.\+vhd}.

\index{ddr2\+\_\+example\+\_\+driver\+::europa@{ddr2\+\_\+example\+\_\+driver\+::europa}!M\+A\+X\+\_\+\+C\+OL@{M\+A\+X\+\_\+\+C\+OL}}
\index{M\+A\+X\+\_\+\+C\+OL@{M\+A\+X\+\_\+\+C\+OL}!ddr2\+\_\+example\+\_\+driver\+::europa@{ddr2\+\_\+example\+\_\+driver\+::europa}}
\paragraph[{M\+A\+X\+\_\+\+C\+OL}]{\setlength{\rightskip}{0pt plus 5cm}{\bf M\+A\+X\+\_\+\+C\+OL} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{9} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classddr2__example__driver_1_1europa_a4a540fbb87bf2e1b2a0006f67df3009d}


Definition at line {\bf 78} of file {\bf ddr2\+\_\+example\+\_\+driver.\+vhd}.

\index{ddr2\+\_\+example\+\_\+driver\+::europa@{ddr2\+\_\+example\+\_\+driver\+::europa}!max\+\_\+col\+\_\+value@{max\+\_\+col\+\_\+value}}
\index{max\+\_\+col\+\_\+value@{max\+\_\+col\+\_\+value}!ddr2\+\_\+example\+\_\+driver\+::europa@{ddr2\+\_\+example\+\_\+driver\+::europa}}
\paragraph[{max\+\_\+col\+\_\+value}]{\setlength{\rightskip}{0pt plus 5cm}{\bf max\+\_\+col\+\_\+value} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{9} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classddr2__example__driver_1_1europa_a804bc53b023631cd5a6c5dfaba7913cc}


Definition at line {\bf 104} of file {\bf ddr2\+\_\+example\+\_\+driver.\+vhd}.

\index{ddr2\+\_\+example\+\_\+driver\+::europa@{ddr2\+\_\+example\+\_\+driver\+::europa}!M\+A\+X\+\_\+\+R\+OW@{M\+A\+X\+\_\+\+R\+OW}}
\index{M\+A\+X\+\_\+\+R\+OW@{M\+A\+X\+\_\+\+R\+OW}!ddr2\+\_\+example\+\_\+driver\+::europa@{ddr2\+\_\+example\+\_\+driver\+::europa}}
\paragraph[{M\+A\+X\+\_\+\+R\+OW}]{\setlength{\rightskip}{0pt plus 5cm}{\bf M\+A\+X\+\_\+\+R\+OW} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{12} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classddr2__example__driver_1_1europa_ae92305616841aa86bcac30665f07b9b8}


Definition at line {\bf 79} of file {\bf ddr2\+\_\+example\+\_\+driver.\+vhd}.

\index{ddr2\+\_\+example\+\_\+driver\+::europa@{ddr2\+\_\+example\+\_\+driver\+::europa}!M\+A\+X\+\_\+\+R\+O\+W\+\_\+\+P\+IN@{M\+A\+X\+\_\+\+R\+O\+W\+\_\+\+P\+IN}}
\index{M\+A\+X\+\_\+\+R\+O\+W\+\_\+\+P\+IN@{M\+A\+X\+\_\+\+R\+O\+W\+\_\+\+P\+IN}!ddr2\+\_\+example\+\_\+driver\+::europa@{ddr2\+\_\+example\+\_\+driver\+::europa}}
\paragraph[{M\+A\+X\+\_\+\+R\+O\+W\+\_\+\+P\+IN}]{\setlength{\rightskip}{0pt plus 5cm}{\bf M\+A\+X\+\_\+\+R\+O\+W\+\_\+\+P\+IN} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{12} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classddr2__example__driver_1_1europa_a58fc42c35e6296c862e1d9a43085a3df}


Definition at line {\bf 80} of file {\bf ddr2\+\_\+example\+\_\+driver.\+vhd}.

\index{ddr2\+\_\+example\+\_\+driver\+::europa@{ddr2\+\_\+example\+\_\+driver\+::europa}!M\+I\+N\+\_\+\+C\+H\+I\+P\+S\+EL@{M\+I\+N\+\_\+\+C\+H\+I\+P\+S\+EL}}
\index{M\+I\+N\+\_\+\+C\+H\+I\+P\+S\+EL@{M\+I\+N\+\_\+\+C\+H\+I\+P\+S\+EL}!ddr2\+\_\+example\+\_\+driver\+::europa@{ddr2\+\_\+example\+\_\+driver\+::europa}}
\paragraph[{M\+I\+N\+\_\+\+C\+H\+I\+P\+S\+EL}]{\setlength{\rightskip}{0pt plus 5cm}{\bf M\+I\+N\+\_\+\+C\+H\+I\+P\+S\+EL} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classddr2__example__driver_1_1europa_ac2bf2215e38aa365d3e312b1aeea1261}


Definition at line {\bf 81} of file {\bf ddr2\+\_\+example\+\_\+driver.\+vhd}.

\index{ddr2\+\_\+example\+\_\+driver\+::europa@{ddr2\+\_\+example\+\_\+driver\+::europa}!p\+\_\+burst\+\_\+begin@{p\+\_\+burst\+\_\+begin}}
\index{p\+\_\+burst\+\_\+begin@{p\+\_\+burst\+\_\+begin}!ddr2\+\_\+example\+\_\+driver\+::europa@{ddr2\+\_\+example\+\_\+driver\+::europa}}
\paragraph[{p\+\_\+burst\+\_\+begin}]{\setlength{\rightskip}{0pt plus 5cm}{\bf p\+\_\+burst\+\_\+begin} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classddr2__example__driver_1_1europa_a66a93efe6d3d66e29dc053895053ab0b}


Definition at line {\bf 105} of file {\bf ddr2\+\_\+example\+\_\+driver.\+vhd}.

\index{ddr2\+\_\+example\+\_\+driver\+::europa@{ddr2\+\_\+example\+\_\+driver\+::europa}!p\+\_\+read\+\_\+req@{p\+\_\+read\+\_\+req}}
\index{p\+\_\+read\+\_\+req@{p\+\_\+read\+\_\+req}!ddr2\+\_\+example\+\_\+driver\+::europa@{ddr2\+\_\+example\+\_\+driver\+::europa}}
\paragraph[{p\+\_\+read\+\_\+req}]{\setlength{\rightskip}{0pt plus 5cm}{\bf p\+\_\+read\+\_\+req} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classddr2__example__driver_1_1europa_ae593f38bb079778a791d38fc31bc2826}


Definition at line {\bf 106} of file {\bf ddr2\+\_\+example\+\_\+driver.\+vhd}.

\index{ddr2\+\_\+example\+\_\+driver\+::europa@{ddr2\+\_\+example\+\_\+driver\+::europa}!p\+\_\+state\+\_\+on@{p\+\_\+state\+\_\+on}}
\index{p\+\_\+state\+\_\+on@{p\+\_\+state\+\_\+on}!ddr2\+\_\+example\+\_\+driver\+::europa@{ddr2\+\_\+example\+\_\+driver\+::europa}}
\paragraph[{p\+\_\+state\+\_\+on}]{\setlength{\rightskip}{0pt plus 5cm}{\bf p\+\_\+state\+\_\+on} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classddr2__example__driver_1_1europa_a5095491ba8c1f1957e859cff27411976}


Definition at line {\bf 107} of file {\bf ddr2\+\_\+example\+\_\+driver.\+vhd}.

\index{ddr2\+\_\+example\+\_\+driver\+::europa@{ddr2\+\_\+example\+\_\+driver\+::europa}!pause\+\_\+be@{pause\+\_\+be}}
\index{pause\+\_\+be@{pause\+\_\+be}!ddr2\+\_\+example\+\_\+driver\+::europa@{ddr2\+\_\+example\+\_\+driver\+::europa}}
\paragraph[{pause\+\_\+be}]{\setlength{\rightskip}{0pt plus 5cm}{\bf pause\+\_\+be} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classddr2__example__driver_1_1europa_a2a9dd19b8488a2af4dd2a7e41d14e69c}


Definition at line {\bf 108} of file {\bf ddr2\+\_\+example\+\_\+driver.\+vhd}.

\index{ddr2\+\_\+example\+\_\+driver\+::europa@{ddr2\+\_\+example\+\_\+driver\+::europa}!pnf\+\_\+persist1@{pnf\+\_\+persist1}}
\index{pnf\+\_\+persist1@{pnf\+\_\+persist1}!ddr2\+\_\+example\+\_\+driver\+::europa@{ddr2\+\_\+example\+\_\+driver\+::europa}}
\paragraph[{pnf\+\_\+persist1}]{\setlength{\rightskip}{0pt plus 5cm}{\bf pnf\+\_\+persist1} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classddr2__example__driver_1_1europa_ae8042b917d85da6249ec008926712f63}


Definition at line {\bf 109} of file {\bf ddr2\+\_\+example\+\_\+driver.\+vhd}.

\index{ddr2\+\_\+example\+\_\+driver\+::europa@{ddr2\+\_\+example\+\_\+driver\+::europa}!pnf\+\_\+persist\+\_\+compare@{pnf\+\_\+persist\+\_\+compare}}
\index{pnf\+\_\+persist\+\_\+compare@{pnf\+\_\+persist\+\_\+compare}!ddr2\+\_\+example\+\_\+driver\+::europa@{ddr2\+\_\+example\+\_\+driver\+::europa}}
\paragraph[{pnf\+\_\+persist\+\_\+compare}]{\setlength{\rightskip}{0pt plus 5cm}{\bf pnf\+\_\+persist\+\_\+compare} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classddr2__example__driver_1_1europa_ae1e6eb757e0b9a3dce32a28d4fb9a6dc}


Definition at line {\bf 110} of file {\bf ddr2\+\_\+example\+\_\+driver.\+vhd}.

\index{ddr2\+\_\+example\+\_\+driver\+::europa@{ddr2\+\_\+example\+\_\+driver\+::europa}!powerdn\+\_\+on@{powerdn\+\_\+on}}
\index{powerdn\+\_\+on@{powerdn\+\_\+on}!ddr2\+\_\+example\+\_\+driver\+::europa@{ddr2\+\_\+example\+\_\+driver\+::europa}}
\paragraph[{powerdn\+\_\+on}]{\setlength{\rightskip}{0pt plus 5cm}{\bf powerdn\+\_\+on} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classddr2__example__driver_1_1europa_a53a4ad24cb86642d5086c638255bd99e}


Definition at line {\bf 111} of file {\bf ddr2\+\_\+example\+\_\+driver.\+vhd}.

\index{ddr2\+\_\+example\+\_\+driver\+::europa@{ddr2\+\_\+example\+\_\+driver\+::europa}!rdata\+\_\+valid\+\_\+flag@{rdata\+\_\+valid\+\_\+flag}}
\index{rdata\+\_\+valid\+\_\+flag@{rdata\+\_\+valid\+\_\+flag}!ddr2\+\_\+example\+\_\+driver\+::europa@{ddr2\+\_\+example\+\_\+driver\+::europa}}
\paragraph[{rdata\+\_\+valid\+\_\+flag}]{\setlength{\rightskip}{0pt plus 5cm}{\bf rdata\+\_\+valid\+\_\+flag} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classddr2__example__driver_1_1europa_a6d49e57cacefd5a40c9e1bc83be69843}


Definition at line {\bf 112} of file {\bf ddr2\+\_\+example\+\_\+driver.\+vhd}.

\index{ddr2\+\_\+example\+\_\+driver\+::europa@{ddr2\+\_\+example\+\_\+driver\+::europa}!rdata\+\_\+valid\+\_\+flag\+\_\+reg@{rdata\+\_\+valid\+\_\+flag\+\_\+reg}}
\index{rdata\+\_\+valid\+\_\+flag\+\_\+reg@{rdata\+\_\+valid\+\_\+flag\+\_\+reg}!ddr2\+\_\+example\+\_\+driver\+::europa@{ddr2\+\_\+example\+\_\+driver\+::europa}}
\paragraph[{rdata\+\_\+valid\+\_\+flag\+\_\+reg}]{\setlength{\rightskip}{0pt plus 5cm}{\bf rdata\+\_\+valid\+\_\+flag\+\_\+reg} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classddr2__example__driver_1_1europa_afb536fd2a68f59d1695b761d2b4ef2fc}


Definition at line {\bf 113} of file {\bf ddr2\+\_\+example\+\_\+driver.\+vhd}.

\index{ddr2\+\_\+example\+\_\+driver\+::europa@{ddr2\+\_\+example\+\_\+driver\+::europa}!rdata\+\_\+valid\+\_\+flag\+\_\+reg\+\_\+2@{rdata\+\_\+valid\+\_\+flag\+\_\+reg\+\_\+2}}
\index{rdata\+\_\+valid\+\_\+flag\+\_\+reg\+\_\+2@{rdata\+\_\+valid\+\_\+flag\+\_\+reg\+\_\+2}!ddr2\+\_\+example\+\_\+driver\+::europa@{ddr2\+\_\+example\+\_\+driver\+::europa}}
\paragraph[{rdata\+\_\+valid\+\_\+flag\+\_\+reg\+\_\+2}]{\setlength{\rightskip}{0pt plus 5cm}{\bf rdata\+\_\+valid\+\_\+flag\+\_\+reg\+\_\+2} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classddr2__example__driver_1_1europa_af8ee4fa83f0efa0b9d36b8806a779276}


Definition at line {\bf 114} of file {\bf ddr2\+\_\+example\+\_\+driver.\+vhd}.

\index{ddr2\+\_\+example\+\_\+driver\+::europa@{ddr2\+\_\+example\+\_\+driver\+::europa}!reached\+\_\+max\+\_\+address@{reached\+\_\+max\+\_\+address}}
\index{reached\+\_\+max\+\_\+address@{reached\+\_\+max\+\_\+address}!ddr2\+\_\+example\+\_\+driver\+::europa@{ddr2\+\_\+example\+\_\+driver\+::europa}}
\paragraph[{reached\+\_\+max\+\_\+address}]{\setlength{\rightskip}{0pt plus 5cm}{\bf reached\+\_\+max\+\_\+address} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classddr2__example__driver_1_1europa_a3050495992c5eb7b17dc4249d1a7fad3}


Definition at line {\bf 115} of file {\bf ddr2\+\_\+example\+\_\+driver.\+vhd}.

\index{ddr2\+\_\+example\+\_\+driver\+::europa@{ddr2\+\_\+example\+\_\+driver\+::europa}!read\+\_\+req@{read\+\_\+req}}
\index{read\+\_\+req@{read\+\_\+req}!ddr2\+\_\+example\+\_\+driver\+::europa@{ddr2\+\_\+example\+\_\+driver\+::europa}}
\paragraph[{read\+\_\+req}]{\setlength{\rightskip}{0pt plus 5cm}{\bf read\+\_\+req} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classddr2__example__driver_1_1europa_ae46dbe4728bcca10d1e6d53d27bd06df}


Definition at line {\bf 116} of file {\bf ddr2\+\_\+example\+\_\+driver.\+vhd}.

\index{ddr2\+\_\+example\+\_\+driver\+::europa@{ddr2\+\_\+example\+\_\+driver\+::europa}!reads\+\_\+remaining@{reads\+\_\+remaining}}
\index{reads\+\_\+remaining@{reads\+\_\+remaining}!ddr2\+\_\+example\+\_\+driver\+::europa@{ddr2\+\_\+example\+\_\+driver\+::europa}}
\paragraph[{reads\+\_\+remaining}]{\setlength{\rightskip}{0pt plus 5cm}{\bf reads\+\_\+remaining} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{7} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classddr2__example__driver_1_1europa_a59ee54dc2c34f47f40a42e65bf87da4a}


Definition at line {\bf 117} of file {\bf ddr2\+\_\+example\+\_\+driver.\+vhd}.

\index{ddr2\+\_\+example\+\_\+driver\+::europa@{ddr2\+\_\+example\+\_\+driver\+::europa}!reset\+\_\+address@{reset\+\_\+address}}
\index{reset\+\_\+address@{reset\+\_\+address}!ddr2\+\_\+example\+\_\+driver\+::europa@{ddr2\+\_\+example\+\_\+driver\+::europa}}
\paragraph[{reset\+\_\+address}]{\setlength{\rightskip}{0pt plus 5cm}{\bf reset\+\_\+address} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classddr2__example__driver_1_1europa_a72d432cb344cea41aa742512aaf4f540}


Definition at line {\bf 118} of file {\bf ddr2\+\_\+example\+\_\+driver.\+vhd}.

\index{ddr2\+\_\+example\+\_\+driver\+::europa@{ddr2\+\_\+example\+\_\+driver\+::europa}!reset\+\_\+be@{reset\+\_\+be}}
\index{reset\+\_\+be@{reset\+\_\+be}!ddr2\+\_\+example\+\_\+driver\+::europa@{ddr2\+\_\+example\+\_\+driver\+::europa}}
\paragraph[{reset\+\_\+be}]{\setlength{\rightskip}{0pt plus 5cm}{\bf reset\+\_\+be} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classddr2__example__driver_1_1europa_abb3822dfe885671ecdf70785042618a7}


Definition at line {\bf 119} of file {\bf ddr2\+\_\+example\+\_\+driver.\+vhd}.

\index{ddr2\+\_\+example\+\_\+driver\+::europa@{ddr2\+\_\+example\+\_\+driver\+::europa}!reset\+\_\+data@{reset\+\_\+data}}
\index{reset\+\_\+data@{reset\+\_\+data}!ddr2\+\_\+example\+\_\+driver\+::europa@{ddr2\+\_\+example\+\_\+driver\+::europa}}
\paragraph[{reset\+\_\+data}]{\setlength{\rightskip}{0pt plus 5cm}{\bf reset\+\_\+data} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classddr2__example__driver_1_1europa_a157fad1da31d22107507a2ac43327228}


Definition at line {\bf 120} of file {\bf ddr2\+\_\+example\+\_\+driver.\+vhd}.

\index{ddr2\+\_\+example\+\_\+driver\+::europa@{ddr2\+\_\+example\+\_\+driver\+::europa}!restart\+\_\+\+L\+F\+S\+R\+\_\+n@{restart\+\_\+\+L\+F\+S\+R\+\_\+n}}
\index{restart\+\_\+\+L\+F\+S\+R\+\_\+n@{restart\+\_\+\+L\+F\+S\+R\+\_\+n}!ddr2\+\_\+example\+\_\+driver\+::europa@{ddr2\+\_\+example\+\_\+driver\+::europa}}
\paragraph[{restart\+\_\+\+L\+F\+S\+R\+\_\+n}]{\setlength{\rightskip}{0pt plus 5cm}{\bf restart\+\_\+\+L\+F\+S\+R\+\_\+n} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classddr2__example__driver_1_1europa_a9c349f64a32aa84f64ede5f7aaabcba6}


Definition at line {\bf 121} of file {\bf ddr2\+\_\+example\+\_\+driver.\+vhd}.

\index{ddr2\+\_\+example\+\_\+driver\+::europa@{ddr2\+\_\+example\+\_\+driver\+::europa}!row\+\_\+addr@{row\+\_\+addr}}
\index{row\+\_\+addr@{row\+\_\+addr}!ddr2\+\_\+example\+\_\+driver\+::europa@{ddr2\+\_\+example\+\_\+driver\+::europa}}
\paragraph[{row\+\_\+addr}]{\setlength{\rightskip}{0pt plus 5cm}{\bf row\+\_\+addr} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{12} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classddr2__example__driver_1_1europa_a0a8a573f04fa4e0ff6932c002f05c4a3}


Definition at line {\bf 122} of file {\bf ddr2\+\_\+example\+\_\+driver.\+vhd}.

\index{ddr2\+\_\+example\+\_\+driver\+::europa@{ddr2\+\_\+example\+\_\+driver\+::europa}!selfrfsh\+\_\+on@{selfrfsh\+\_\+on}}
\index{selfrfsh\+\_\+on@{selfrfsh\+\_\+on}!ddr2\+\_\+example\+\_\+driver\+::europa@{ddr2\+\_\+example\+\_\+driver\+::europa}}
\paragraph[{selfrfsh\+\_\+on}]{\setlength{\rightskip}{0pt plus 5cm}{\bf selfrfsh\+\_\+on} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classddr2__example__driver_1_1europa_ad8996ce542ac05c90e7d5369f333af58}


Definition at line {\bf 123} of file {\bf ddr2\+\_\+example\+\_\+driver.\+vhd}.

\index{ddr2\+\_\+example\+\_\+driver\+::europa@{ddr2\+\_\+example\+\_\+driver\+::europa}!size@{size}}
\index{size@{size}!ddr2\+\_\+example\+\_\+driver\+::europa@{ddr2\+\_\+example\+\_\+driver\+::europa}}
\paragraph[{size}]{\setlength{\rightskip}{0pt plus 5cm}{\bf size} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classddr2__example__driver_1_1europa_abd1bfc69d9348a8b25bc0050424247c7}


Definition at line {\bf 124} of file {\bf ddr2\+\_\+example\+\_\+driver.\+vhd}.

\index{ddr2\+\_\+example\+\_\+driver\+::europa@{ddr2\+\_\+example\+\_\+driver\+::europa}!state@{state}}
\index{state@{state}!ddr2\+\_\+example\+\_\+driver\+::europa@{ddr2\+\_\+example\+\_\+driver\+::europa}}
\paragraph[{state}]{\setlength{\rightskip}{0pt plus 5cm}{\bf state} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{4} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classddr2__example__driver_1_1europa_a62ec310a48b67168f37fcf82d1e08855}


Definition at line {\bf 125} of file {\bf ddr2\+\_\+example\+\_\+driver.\+vhd}.

\index{ddr2\+\_\+example\+\_\+driver\+::europa@{ddr2\+\_\+example\+\_\+driver\+::europa}!test\+\_\+addr\+\_\+pin@{test\+\_\+addr\+\_\+pin}}
\index{test\+\_\+addr\+\_\+pin@{test\+\_\+addr\+\_\+pin}!ddr2\+\_\+example\+\_\+driver\+::europa@{ddr2\+\_\+example\+\_\+driver\+::europa}}
\paragraph[{test\+\_\+addr\+\_\+pin}]{\setlength{\rightskip}{0pt plus 5cm}{\bf test\+\_\+addr\+\_\+pin} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classddr2__example__driver_1_1europa_a6bd92fe8e3241f39456644babcb0f06e}


Definition at line {\bf 126} of file {\bf ddr2\+\_\+example\+\_\+driver.\+vhd}.

\index{ddr2\+\_\+example\+\_\+driver\+::europa@{ddr2\+\_\+example\+\_\+driver\+::europa}!test\+\_\+addr\+\_\+pin\+\_\+mode@{test\+\_\+addr\+\_\+pin\+\_\+mode}}
\index{test\+\_\+addr\+\_\+pin\+\_\+mode@{test\+\_\+addr\+\_\+pin\+\_\+mode}!ddr2\+\_\+example\+\_\+driver\+::europa@{ddr2\+\_\+example\+\_\+driver\+::europa}}
\paragraph[{test\+\_\+addr\+\_\+pin\+\_\+mode}]{\setlength{\rightskip}{0pt plus 5cm}{\bf test\+\_\+addr\+\_\+pin\+\_\+mode} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classddr2__example__driver_1_1europa_ae11090afe40564c0111a2670916727a5}


Definition at line {\bf 127} of file {\bf ddr2\+\_\+example\+\_\+driver.\+vhd}.

\index{ddr2\+\_\+example\+\_\+driver\+::europa@{ddr2\+\_\+example\+\_\+driver\+::europa}!test\+\_\+addr\+\_\+pin\+\_\+on@{test\+\_\+addr\+\_\+pin\+\_\+on}}
\index{test\+\_\+addr\+\_\+pin\+\_\+on@{test\+\_\+addr\+\_\+pin\+\_\+on}!ddr2\+\_\+example\+\_\+driver\+::europa@{ddr2\+\_\+example\+\_\+driver\+::europa}}
\paragraph[{test\+\_\+addr\+\_\+pin\+\_\+on}]{\setlength{\rightskip}{0pt plus 5cm}{\bf test\+\_\+addr\+\_\+pin\+\_\+on} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classddr2__example__driver_1_1europa_a9f8d4dbc261535ab11465c5176d37f33}


Definition at line {\bf 128} of file {\bf ddr2\+\_\+example\+\_\+driver.\+vhd}.

\index{ddr2\+\_\+example\+\_\+driver\+::europa@{ddr2\+\_\+example\+\_\+driver\+::europa}!test\+\_\+dm\+\_\+pin@{test\+\_\+dm\+\_\+pin}}
\index{test\+\_\+dm\+\_\+pin@{test\+\_\+dm\+\_\+pin}!ddr2\+\_\+example\+\_\+driver\+::europa@{ddr2\+\_\+example\+\_\+driver\+::europa}}
\paragraph[{test\+\_\+dm\+\_\+pin}]{\setlength{\rightskip}{0pt plus 5cm}{\bf test\+\_\+dm\+\_\+pin} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classddr2__example__driver_1_1europa_a1af2a4c6e438fb841e51a34a0f1f6cd0}


Definition at line {\bf 129} of file {\bf ddr2\+\_\+example\+\_\+driver.\+vhd}.

\index{ddr2\+\_\+example\+\_\+driver\+::europa@{ddr2\+\_\+example\+\_\+driver\+::europa}!test\+\_\+dm\+\_\+pin\+\_\+mode@{test\+\_\+dm\+\_\+pin\+\_\+mode}}
\index{test\+\_\+dm\+\_\+pin\+\_\+mode@{test\+\_\+dm\+\_\+pin\+\_\+mode}!ddr2\+\_\+example\+\_\+driver\+::europa@{ddr2\+\_\+example\+\_\+driver\+::europa}}
\paragraph[{test\+\_\+dm\+\_\+pin\+\_\+mode}]{\setlength{\rightskip}{0pt plus 5cm}{\bf test\+\_\+dm\+\_\+pin\+\_\+mode} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classddr2__example__driver_1_1europa_a2951c6b20421c0be00aafa0fb148579f}


Definition at line {\bf 130} of file {\bf ddr2\+\_\+example\+\_\+driver.\+vhd}.

\index{ddr2\+\_\+example\+\_\+driver\+::europa@{ddr2\+\_\+example\+\_\+driver\+::europa}!test\+\_\+dm\+\_\+pin\+\_\+on@{test\+\_\+dm\+\_\+pin\+\_\+on}}
\index{test\+\_\+dm\+\_\+pin\+\_\+on@{test\+\_\+dm\+\_\+pin\+\_\+on}!ddr2\+\_\+example\+\_\+driver\+::europa@{ddr2\+\_\+example\+\_\+driver\+::europa}}
\paragraph[{test\+\_\+dm\+\_\+pin\+\_\+on}]{\setlength{\rightskip}{0pt plus 5cm}{\bf test\+\_\+dm\+\_\+pin\+\_\+on} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classddr2__example__driver_1_1europa_a0b5299e1ae5839dc68493ce4e64a89ab}


Definition at line {\bf 131} of file {\bf ddr2\+\_\+example\+\_\+driver.\+vhd}.

\index{ddr2\+\_\+example\+\_\+driver\+::europa@{ddr2\+\_\+example\+\_\+driver\+::europa}!test\+\_\+incomplete\+\_\+writes@{test\+\_\+incomplete\+\_\+writes}}
\index{test\+\_\+incomplete\+\_\+writes@{test\+\_\+incomplete\+\_\+writes}!ddr2\+\_\+example\+\_\+driver\+::europa@{ddr2\+\_\+example\+\_\+driver\+::europa}}
\paragraph[{test\+\_\+incomplete\+\_\+writes}]{\setlength{\rightskip}{0pt plus 5cm}{\bf test\+\_\+incomplete\+\_\+writes} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classddr2__example__driver_1_1europa_a4cc19972589b86a65837c2eb06b47231}


Definition at line {\bf 132} of file {\bf ddr2\+\_\+example\+\_\+driver.\+vhd}.

\index{ddr2\+\_\+example\+\_\+driver\+::europa@{ddr2\+\_\+example\+\_\+driver\+::europa}!test\+\_\+incomplete\+\_\+writes\+\_\+mode@{test\+\_\+incomplete\+\_\+writes\+\_\+mode}}
\index{test\+\_\+incomplete\+\_\+writes\+\_\+mode@{test\+\_\+incomplete\+\_\+writes\+\_\+mode}!ddr2\+\_\+example\+\_\+driver\+::europa@{ddr2\+\_\+example\+\_\+driver\+::europa}}
\paragraph[{test\+\_\+incomplete\+\_\+writes\+\_\+mode}]{\setlength{\rightskip}{0pt plus 5cm}{\bf test\+\_\+incomplete\+\_\+writes\+\_\+mode} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classddr2__example__driver_1_1europa_ab71e9b519d37ef41d93dfeedabf6f91a}


Definition at line {\bf 133} of file {\bf ddr2\+\_\+example\+\_\+driver.\+vhd}.

\index{ddr2\+\_\+example\+\_\+driver\+::europa@{ddr2\+\_\+example\+\_\+driver\+::europa}!test\+\_\+incomplete\+\_\+writes\+\_\+on@{test\+\_\+incomplete\+\_\+writes\+\_\+on}}
\index{test\+\_\+incomplete\+\_\+writes\+\_\+on@{test\+\_\+incomplete\+\_\+writes\+\_\+on}!ddr2\+\_\+example\+\_\+driver\+::europa@{ddr2\+\_\+example\+\_\+driver\+::europa}}
\paragraph[{test\+\_\+incomplete\+\_\+writes\+\_\+on}]{\setlength{\rightskip}{0pt plus 5cm}{\bf test\+\_\+incomplete\+\_\+writes\+\_\+on} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classddr2__example__driver_1_1europa_ae3368aedb1823b9d3dcdd54a5b304bc1}


Definition at line {\bf 134} of file {\bf ddr2\+\_\+example\+\_\+driver.\+vhd}.

\index{ddr2\+\_\+example\+\_\+driver\+::europa@{ddr2\+\_\+example\+\_\+driver\+::europa}!test\+\_\+seq\+\_\+addr@{test\+\_\+seq\+\_\+addr}}
\index{test\+\_\+seq\+\_\+addr@{test\+\_\+seq\+\_\+addr}!ddr2\+\_\+example\+\_\+driver\+::europa@{ddr2\+\_\+example\+\_\+driver\+::europa}}
\paragraph[{test\+\_\+seq\+\_\+addr}]{\setlength{\rightskip}{0pt plus 5cm}{\bf test\+\_\+seq\+\_\+addr} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classddr2__example__driver_1_1europa_a87d5a98a38836c3de0a46f062d3ec56b}


Definition at line {\bf 135} of file {\bf ddr2\+\_\+example\+\_\+driver.\+vhd}.

\index{ddr2\+\_\+example\+\_\+driver\+::europa@{ddr2\+\_\+example\+\_\+driver\+::europa}!test\+\_\+seq\+\_\+addr\+\_\+mode@{test\+\_\+seq\+\_\+addr\+\_\+mode}}
\index{test\+\_\+seq\+\_\+addr\+\_\+mode@{test\+\_\+seq\+\_\+addr\+\_\+mode}!ddr2\+\_\+example\+\_\+driver\+::europa@{ddr2\+\_\+example\+\_\+driver\+::europa}}
\paragraph[{test\+\_\+seq\+\_\+addr\+\_\+mode}]{\setlength{\rightskip}{0pt plus 5cm}{\bf test\+\_\+seq\+\_\+addr\+\_\+mode} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classddr2__example__driver_1_1europa_a99a4f7b65ae3a3c6c312593568f85475}


Definition at line {\bf 136} of file {\bf ddr2\+\_\+example\+\_\+driver.\+vhd}.

\index{ddr2\+\_\+example\+\_\+driver\+::europa@{ddr2\+\_\+example\+\_\+driver\+::europa}!test\+\_\+seq\+\_\+addr\+\_\+on@{test\+\_\+seq\+\_\+addr\+\_\+on}}
\index{test\+\_\+seq\+\_\+addr\+\_\+on@{test\+\_\+seq\+\_\+addr\+\_\+on}!ddr2\+\_\+example\+\_\+driver\+::europa@{ddr2\+\_\+example\+\_\+driver\+::europa}}
\paragraph[{test\+\_\+seq\+\_\+addr\+\_\+on}]{\setlength{\rightskip}{0pt plus 5cm}{\bf test\+\_\+seq\+\_\+addr\+\_\+on} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classddr2__example__driver_1_1europa_a0024cc7bc409a029a428c4fde8269bd7}


Definition at line {\bf 137} of file {\bf ddr2\+\_\+example\+\_\+driver.\+vhd}.

\index{ddr2\+\_\+example\+\_\+driver\+::europa@{ddr2\+\_\+example\+\_\+driver\+::europa}!wait\+\_\+first\+\_\+write\+\_\+data@{wait\+\_\+first\+\_\+write\+\_\+data}}
\index{wait\+\_\+first\+\_\+write\+\_\+data@{wait\+\_\+first\+\_\+write\+\_\+data}!ddr2\+\_\+example\+\_\+driver\+::europa@{ddr2\+\_\+example\+\_\+driver\+::europa}}
\paragraph[{wait\+\_\+first\+\_\+write\+\_\+data}]{\setlength{\rightskip}{0pt plus 5cm}{\bf wait\+\_\+first\+\_\+write\+\_\+data} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classddr2__example__driver_1_1europa_aa84d93b9345741547fa83483d2b8f7c3}


Definition at line {\bf 138} of file {\bf ddr2\+\_\+example\+\_\+driver.\+vhd}.

\index{ddr2\+\_\+example\+\_\+driver\+::europa@{ddr2\+\_\+example\+\_\+driver\+::europa}!wdata@{wdata}}
\index{wdata@{wdata}!ddr2\+\_\+example\+\_\+driver\+::europa@{ddr2\+\_\+example\+\_\+driver\+::europa}}
\paragraph[{wdata}]{\setlength{\rightskip}{0pt plus 5cm}{\bf wdata} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{31} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classddr2__example__driver_1_1europa_a80a1afc403452960b9ef533c0420032f}


Definition at line {\bf 139} of file {\bf ddr2\+\_\+example\+\_\+driver.\+vhd}.

\index{ddr2\+\_\+example\+\_\+driver\+::europa@{ddr2\+\_\+example\+\_\+driver\+::europa}!wdata\+\_\+req@{wdata\+\_\+req}}
\index{wdata\+\_\+req@{wdata\+\_\+req}!ddr2\+\_\+example\+\_\+driver\+::europa@{ddr2\+\_\+example\+\_\+driver\+::europa}}
\paragraph[{wdata\+\_\+req}]{\setlength{\rightskip}{0pt plus 5cm}{\bf wdata\+\_\+req} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classddr2__example__driver_1_1europa_a6fe0aba13877697d3e962a50517741ed}


Definition at line {\bf 140} of file {\bf ddr2\+\_\+example\+\_\+driver.\+vhd}.

\index{ddr2\+\_\+example\+\_\+driver\+::europa@{ddr2\+\_\+example\+\_\+driver\+::europa}!write\+\_\+req@{write\+\_\+req}}
\index{write\+\_\+req@{write\+\_\+req}!ddr2\+\_\+example\+\_\+driver\+::europa@{ddr2\+\_\+example\+\_\+driver\+::europa}}
\paragraph[{write\+\_\+req}]{\setlength{\rightskip}{0pt plus 5cm}{\bf write\+\_\+req} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classddr2__example__driver_1_1europa_a8c76d0d21444dd5883c87cd10e3a1fd9}


Definition at line {\bf 141} of file {\bf ddr2\+\_\+example\+\_\+driver.\+vhd}.

\index{ddr2\+\_\+example\+\_\+driver\+::europa@{ddr2\+\_\+example\+\_\+driver\+::europa}!writes\+\_\+remaining@{writes\+\_\+remaining}}
\index{writes\+\_\+remaining@{writes\+\_\+remaining}!ddr2\+\_\+example\+\_\+driver\+::europa@{ddr2\+\_\+example\+\_\+driver\+::europa}}
\paragraph[{writes\+\_\+remaining}]{\setlength{\rightskip}{0pt plus 5cm}{\bf writes\+\_\+remaining} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{7} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classddr2__example__driver_1_1europa_a48dd42f9507a47efc8814e4d5a5ba737}


Definition at line {\bf 142} of file {\bf ddr2\+\_\+example\+\_\+driver.\+vhd}.



The documentation for this class was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
/home/erik/git/dev/\+Lime\+S\+D\+R-\/\+U\+S\+B\+\_\+\+G\+W/ip/ddr2/{\bf ddr2\+\_\+example\+\_\+driver.\+vhd}\end{DoxyCompactItemize}
