
Baremetal_one_pluse_mode.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00000224  08000188  08000188  00001188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000000  080003ac  080003b4  000013b4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  3 .ARM.extab    00000000  080003ac  080003ac  000013b4  2**0
                  CONTENTS, READONLY
  4 .ARM          00000000  080003ac  080003ac  000013b4  2**0
                  CONTENTS, READONLY
  5 .preinit_array 00000000  080003ac  080003b4  000013b4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080003ac  080003ac  000013ac  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080003b0  080003b0  000013b0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000000  20000000  20000000  000013b4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  000013b4  2**0
                  CONTENTS
 10 .bss          0000001c  20000000  20000000  00002000  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  2000001c  2000001c  00002000  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  000013b4  2**0
                  CONTENTS, READONLY
 13 .debug_info   000000ef  00000000  00000000  000013e4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00000095  00000000  00000000  000014d3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000058  00000000  00000000  00001568  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000039  00000000  00000000  000015c0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00000fee  00000000  00000000  000015f9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00000497  00000000  00000000  000025e7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    00003fb1  00000000  00000000  00002a7e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  00006a2f  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00000098  00000000  00000000  00006a74  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000071  00000000  00000000  00006b0c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	@ (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	@ (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	@ (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	20000000 	.word	0x20000000
 80001a4:	00000000 	.word	0x00000000
 80001a8:	08000394 	.word	0x08000394

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	@ (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	@ (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	@ (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	20000004 	.word	0x20000004
 80001c4:	08000394 	.word	0x08000394

080001c8 <tim3_ch1_one_pulse_init>:
#define TIM3_CCR1    (*(volatile uint32_t *)(TIM3_BASE + 0x34))
#define TIM3_EGR     (*(volatile uint32_t *)(TIM3_BASE + 0x14))
#define TIM3_SR      (*(volatile uint32_t *)(TIM3_BASE + 0x10))

void tim3_ch1_one_pulse_init(void)
{
 80001c8:	b480      	push	{r7}
 80001ca:	af00      	add	r7, sp, #0
    /* 1) Enable clocks */
    RCC_AHB1ENR |= (1U << 2);   // Enable GPIOC clock
 80001cc:	4b2c      	ldr	r3, [pc, #176]	@ (8000280 <tim3_ch1_one_pulse_init+0xb8>)
 80001ce:	681b      	ldr	r3, [r3, #0]
 80001d0:	4a2b      	ldr	r2, [pc, #172]	@ (8000280 <tim3_ch1_one_pulse_init+0xb8>)
 80001d2:	f043 0304 	orr.w	r3, r3, #4
 80001d6:	6013      	str	r3, [r2, #0]
    RCC_APB1ENR |= (1U << 1);   // Enable TIM3 clock
 80001d8:	4b2a      	ldr	r3, [pc, #168]	@ (8000284 <tim3_ch1_one_pulse_init+0xbc>)
 80001da:	681b      	ldr	r3, [r3, #0]
 80001dc:	4a29      	ldr	r2, [pc, #164]	@ (8000284 <tim3_ch1_one_pulse_init+0xbc>)
 80001de:	f043 0302 	orr.w	r3, r3, #2
 80001e2:	6013      	str	r3, [r2, #0]

    /* 2) Configure PC6 as AF mode (AF2 for TIM3_CH1) */
    GPIOC_MODER &= ~(3U << (6 * 2));
 80001e4:	4b28      	ldr	r3, [pc, #160]	@ (8000288 <tim3_ch1_one_pulse_init+0xc0>)
 80001e6:	681b      	ldr	r3, [r3, #0]
 80001e8:	4a27      	ldr	r2, [pc, #156]	@ (8000288 <tim3_ch1_one_pulse_init+0xc0>)
 80001ea:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 80001ee:	6013      	str	r3, [r2, #0]
    GPIOC_MODER |=  (2U << (6 * 2));
 80001f0:	4b25      	ldr	r3, [pc, #148]	@ (8000288 <tim3_ch1_one_pulse_init+0xc0>)
 80001f2:	681b      	ldr	r3, [r3, #0]
 80001f4:	4a24      	ldr	r2, [pc, #144]	@ (8000288 <tim3_ch1_one_pulse_init+0xc0>)
 80001f6:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 80001fa:	6013      	str	r3, [r2, #0]

    GPIOC_AFRL &= ~(0xFU << (6 * 4));
 80001fc:	4b23      	ldr	r3, [pc, #140]	@ (800028c <tim3_ch1_one_pulse_init+0xc4>)
 80001fe:	681b      	ldr	r3, [r3, #0]
 8000200:	4a22      	ldr	r2, [pc, #136]	@ (800028c <tim3_ch1_one_pulse_init+0xc4>)
 8000202:	f023 6370 	bic.w	r3, r3, #251658240	@ 0xf000000
 8000206:	6013      	str	r3, [r2, #0]
    GPIOC_AFRL |=  (2U << (6 * 4));
 8000208:	4b20      	ldr	r3, [pc, #128]	@ (800028c <tim3_ch1_one_pulse_init+0xc4>)
 800020a:	681b      	ldr	r3, [r3, #0]
 800020c:	4a1f      	ldr	r2, [pc, #124]	@ (800028c <tim3_ch1_one_pulse_init+0xc4>)
 800020e:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8000212:	6013      	str	r3, [r2, #0]

    /* 3) Timer reset */
    TIM3_CR1 = 0;
 8000214:	4b1e      	ldr	r3, [pc, #120]	@ (8000290 <tim3_ch1_one_pulse_init+0xc8>)
 8000216:	2200      	movs	r2, #0
 8000218:	601a      	str	r2, [r3, #0]
    TIM3_CCER = 0;
 800021a:	4b1e      	ldr	r3, [pc, #120]	@ (8000294 <tim3_ch1_one_pulse_init+0xcc>)
 800021c:	2200      	movs	r2, #0
 800021e:	601a      	str	r2, [r3, #0]

    /* 4) Timer base settings */
    TIM3_PSC  = 15999;   // 16 MHz / (15999 + 1) = 1 kHz (1 ms tick)
 8000220:	4b1d      	ldr	r3, [pc, #116]	@ (8000298 <tim3_ch1_one_pulse_init+0xd0>)
 8000222:	f643 627f 	movw	r2, #15999	@ 0x3e7f
 8000226:	601a      	str	r2, [r3, #0]
    TIM3_ARR  = 999;     // Total period = 1000 ms = 1 second
 8000228:	4b1c      	ldr	r3, [pc, #112]	@ (800029c <tim3_ch1_one_pulse_init+0xd4>)
 800022a:	f240 32e7 	movw	r2, #999	@ 0x3e7
 800022e:	601a      	str	r2, [r3, #0]
    TIM3_CCR1 = 500;     // Pulse width = 500 ms (HIGH time)
 8000230:	4b1b      	ldr	r3, [pc, #108]	@ (80002a0 <tim3_ch1_one_pulse_init+0xd8>)
 8000232:	f44f 72fa 	mov.w	r2, #500	@ 0x1f4
 8000236:	601a      	str	r2, [r3, #0]

    /* 5) PWM mode 1 (OC1M = 110) + preload */
    TIM3_CCMR1 &= ~(7U << 4);
 8000238:	4b1a      	ldr	r3, [pc, #104]	@ (80002a4 <tim3_ch1_one_pulse_init+0xdc>)
 800023a:	681b      	ldr	r3, [r3, #0]
 800023c:	4a19      	ldr	r2, [pc, #100]	@ (80002a4 <tim3_ch1_one_pulse_init+0xdc>)
 800023e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8000242:	6013      	str	r3, [r2, #0]
    TIM3_CCMR1 |=  (6U << 4);   // OC1M = 110 (PWM1)
 8000244:	4b17      	ldr	r3, [pc, #92]	@ (80002a4 <tim3_ch1_one_pulse_init+0xdc>)
 8000246:	681b      	ldr	r3, [r3, #0]
 8000248:	4a16      	ldr	r2, [pc, #88]	@ (80002a4 <tim3_ch1_one_pulse_init+0xdc>)
 800024a:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 800024e:	6013      	str	r3, [r2, #0]
    TIM3_CCMR1 |=  (1U << 3);   // OC1PE = 1 (preload enable)
 8000250:	4b14      	ldr	r3, [pc, #80]	@ (80002a4 <tim3_ch1_one_pulse_init+0xdc>)
 8000252:	681b      	ldr	r3, [r3, #0]
 8000254:	4a13      	ldr	r2, [pc, #76]	@ (80002a4 <tim3_ch1_one_pulse_init+0xdc>)
 8000256:	f043 0308 	orr.w	r3, r3, #8
 800025a:	6013      	str	r3, [r2, #0]

    /* 6) Load PSC, ARR, CCR into active registers */
    TIM3_EGR = 1;      // UG = 1 (force update event)
 800025c:	4b12      	ldr	r3, [pc, #72]	@ (80002a8 <tim3_ch1_one_pulse_init+0xe0>)
 800025e:	2201      	movs	r2, #1
 8000260:	601a      	str	r2, [r3, #0]

    /* 7) Clear flags */
    TIM3_SR = 0;
 8000262:	4b12      	ldr	r3, [pc, #72]	@ (80002ac <tim3_ch1_one_pulse_init+0xe4>)
 8000264:	2200      	movs	r2, #0
 8000266:	601a      	str	r2, [r3, #0]

    /* 8) Enable One-Pulse Mode */
    TIM3_CR1 |= (1U << 3);      // OPM = 1
 8000268:	4b09      	ldr	r3, [pc, #36]	@ (8000290 <tim3_ch1_one_pulse_init+0xc8>)
 800026a:	681b      	ldr	r3, [r3, #0]
 800026c:	4a08      	ldr	r2, [pc, #32]	@ (8000290 <tim3_ch1_one_pulse_init+0xc8>)
 800026e:	f043 0308 	orr.w	r3, r3, #8
 8000272:	6013      	str	r3, [r2, #0]
}
 8000274:	bf00      	nop
 8000276:	46bd      	mov	sp, r7
 8000278:	f85d 7b04 	ldr.w	r7, [sp], #4
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop
 8000280:	40023830 	.word	0x40023830
 8000284:	40023840 	.word	0x40023840
 8000288:	40020800 	.word	0x40020800
 800028c:	40020820 	.word	0x40020820
 8000290:	40000400 	.word	0x40000400
 8000294:	40000420 	.word	0x40000420
 8000298:	40000428 	.word	0x40000428
 800029c:	4000042c 	.word	0x4000042c
 80002a0:	40000434 	.word	0x40000434
 80002a4:	40000418 	.word	0x40000418
 80002a8:	40000414 	.word	0x40000414
 80002ac:	40000410 	.word	0x40000410

080002b0 <tim3_start_pulse>:

void tim3_start_pulse(void)
{
 80002b0:	b480      	push	{r7}
 80002b2:	af00      	add	r7, sp, #0
    TIM3_CNT = 0;           // Reset counter
 80002b4:	4b09      	ldr	r3, [pc, #36]	@ (80002dc <tim3_start_pulse+0x2c>)
 80002b6:	2200      	movs	r2, #0
 80002b8:	601a      	str	r2, [r3, #0]
    TIM3_CR1 |= (1U << 0);  // CEN = 1 (start timer)
 80002ba:	4b09      	ldr	r3, [pc, #36]	@ (80002e0 <tim3_start_pulse+0x30>)
 80002bc:	681b      	ldr	r3, [r3, #0]
 80002be:	4a08      	ldr	r2, [pc, #32]	@ (80002e0 <tim3_start_pulse+0x30>)
 80002c0:	f043 0301 	orr.w	r3, r3, #1
 80002c4:	6013      	str	r3, [r2, #0]
    TIM3_CCER |= (1U << 0); // CC1E = 1 (enable output)
 80002c6:	4b07      	ldr	r3, [pc, #28]	@ (80002e4 <tim3_start_pulse+0x34>)
 80002c8:	681b      	ldr	r3, [r3, #0]
 80002ca:	4a06      	ldr	r2, [pc, #24]	@ (80002e4 <tim3_start_pulse+0x34>)
 80002cc:	f043 0301 	orr.w	r3, r3, #1
 80002d0:	6013      	str	r3, [r2, #0]
}
 80002d2:	bf00      	nop
 80002d4:	46bd      	mov	sp, r7
 80002d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80002da:	4770      	bx	lr
 80002dc:	40000424 	.word	0x40000424
 80002e0:	40000400 	.word	0x40000400
 80002e4:	40000420 	.word	0x40000420

080002e8 <main>:

int main(void)
{
 80002e8:	b580      	push	{r7, lr}
 80002ea:	af00      	add	r7, sp, #0
    tim3_ch1_one_pulse_init();
 80002ec:	f7ff ff6c 	bl	80001c8 <tim3_ch1_one_pulse_init>
    tim3_start_pulse();
 80002f0:	f7ff ffde 	bl	80002b0 <tim3_start_pulse>

    while (1)
 80002f4:	bf00      	nop
 80002f6:	e7fd      	b.n	80002f4 <main+0xc>

080002f8 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 80002f8:	480d      	ldr	r0, [pc, #52]	@ (8000330 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 80002fa:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 80002fc:	f3af 8000 	nop.w

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000300:	480c      	ldr	r0, [pc, #48]	@ (8000334 <LoopForever+0x6>)
  ldr r1, =_edata
 8000302:	490d      	ldr	r1, [pc, #52]	@ (8000338 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000304:	4a0d      	ldr	r2, [pc, #52]	@ (800033c <LoopForever+0xe>)
  movs r3, #0
 8000306:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000308:	e002      	b.n	8000310 <LoopCopyDataInit>

0800030a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800030a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800030c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800030e:	3304      	adds	r3, #4

08000310 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000310:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000312:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000314:	d3f9      	bcc.n	800030a <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000316:	4a0a      	ldr	r2, [pc, #40]	@ (8000340 <LoopForever+0x12>)
  ldr r4, =_ebss
 8000318:	4c0a      	ldr	r4, [pc, #40]	@ (8000344 <LoopForever+0x16>)
  movs r3, #0
 800031a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800031c:	e001      	b.n	8000322 <LoopFillZerobss>

0800031e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800031e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000320:	3204      	adds	r2, #4

08000322 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000322:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000324:	d3fb      	bcc.n	800031e <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8000326:	f000 f811 	bl	800034c <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800032a:	f7ff ffdd 	bl	80002e8 <main>

0800032e <LoopForever>:

LoopForever:
  b LoopForever
 800032e:	e7fe      	b.n	800032e <LoopForever>
  ldr   r0, =_estack
 8000330:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8000334:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000338:	20000000 	.word	0x20000000
  ldr r2, =_sidata
 800033c:	080003b4 	.word	0x080003b4
  ldr r2, =_sbss
 8000340:	20000000 	.word	0x20000000
  ldr r4, =_ebss
 8000344:	2000001c 	.word	0x2000001c

08000348 <ADC_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000348:	e7fe      	b.n	8000348 <ADC_IRQHandler>
	...

0800034c <__libc_init_array>:
 800034c:	b570      	push	{r4, r5, r6, lr}
 800034e:	4d0d      	ldr	r5, [pc, #52]	@ (8000384 <__libc_init_array+0x38>)
 8000350:	4c0d      	ldr	r4, [pc, #52]	@ (8000388 <__libc_init_array+0x3c>)
 8000352:	1b64      	subs	r4, r4, r5
 8000354:	10a4      	asrs	r4, r4, #2
 8000356:	2600      	movs	r6, #0
 8000358:	42a6      	cmp	r6, r4
 800035a:	d109      	bne.n	8000370 <__libc_init_array+0x24>
 800035c:	4d0b      	ldr	r5, [pc, #44]	@ (800038c <__libc_init_array+0x40>)
 800035e:	4c0c      	ldr	r4, [pc, #48]	@ (8000390 <__libc_init_array+0x44>)
 8000360:	f000 f818 	bl	8000394 <_init>
 8000364:	1b64      	subs	r4, r4, r5
 8000366:	10a4      	asrs	r4, r4, #2
 8000368:	2600      	movs	r6, #0
 800036a:	42a6      	cmp	r6, r4
 800036c:	d105      	bne.n	800037a <__libc_init_array+0x2e>
 800036e:	bd70      	pop	{r4, r5, r6, pc}
 8000370:	f855 3b04 	ldr.w	r3, [r5], #4
 8000374:	4798      	blx	r3
 8000376:	3601      	adds	r6, #1
 8000378:	e7ee      	b.n	8000358 <__libc_init_array+0xc>
 800037a:	f855 3b04 	ldr.w	r3, [r5], #4
 800037e:	4798      	blx	r3
 8000380:	3601      	adds	r6, #1
 8000382:	e7f2      	b.n	800036a <__libc_init_array+0x1e>
 8000384:	080003ac 	.word	0x080003ac
 8000388:	080003ac 	.word	0x080003ac
 800038c:	080003ac 	.word	0x080003ac
 8000390:	080003b0 	.word	0x080003b0

08000394 <_init>:
 8000394:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000396:	bf00      	nop
 8000398:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800039a:	bc08      	pop	{r3}
 800039c:	469e      	mov	lr, r3
 800039e:	4770      	bx	lr

080003a0 <_fini>:
 80003a0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80003a2:	bf00      	nop
 80003a4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80003a6:	bc08      	pop	{r3}
 80003a8:	469e      	mov	lr, r3
 80003aa:	4770      	bx	lr
