\doxysubsubsection{Peripheral\+\_\+declaration}
\hypertarget{group__Peripheral__declaration}{}\label{group__Peripheral__declaration}\index{Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group__Peripheral__declaration_ga3cfac9f2e43673f790f8668d48b4b92b}{TIM2}}~((\mbox{\hyperlink{structTIM__TypeDef}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group__Peripheral__memory__map_ga00d0fe6ad532ab32f0f81cafca8d3aa5}{TIM2\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__declaration_gad16b79dd94ee85d261d08a8ee94187e7}{IWDG}}~((\mbox{\hyperlink{structIWDG__TypeDef}{IWDG\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group__Peripheral__memory__map_ga8543ee4997296af5536b007cd4748f55}{IWDG\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__declaration_ga9821fd01757986612ddb8982e2fe27f1}{WWDG}}~((\mbox{\hyperlink{structWWDG__TypeDef}{WWDG\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group__Peripheral__memory__map_ga9a5bf4728ab93dea5b569f5b972cbe62}{WWDG\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__declaration_ga4aa2a4ab86ce00c23035e5cee2e7fc7e}{DAC}}~((\mbox{\hyperlink{structDAC__TypeDef}{DAC\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group__Peripheral__memory__map_gad18d0b914c7f68cecbee1a2d23a67d38}{DAC\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__declaration_ga02dc619f9b5ac74c5b90f1d17560d16a}{LPTIM1}}~((\mbox{\hyperlink{structLPTIM__TypeDef}{LPTIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group__Peripheral__memory__map_ga012ceb003fbb615eedb39a8d7f31c9c6}{LPTIM1\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__declaration_ga43f2e57fca0162644dc98f485da13ce6}{LPTIM2}}~((\mbox{\hyperlink{structLPTIM__TypeDef}{LPTIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group__Peripheral__memory__map_ga74dc5e8a0008c0e16598591753b71b17}{LPTIM2\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__declaration_gaec5cb56d1bbc188449989449990ab38d}{LPTIM3}}~((\mbox{\hyperlink{structLPTIM__TypeDef}{LPTIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group__Peripheral__memory__map_ga5cd6c66f06ccfbce4fe7d28d1839a23d}{LPTIM3\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__declaration_ga5359a088f5d8b20ce74d920e46059304}{RTC}}~((\mbox{\hyperlink{structRTC__TypeDef}{RTC\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group__Peripheral__memory__map_ga4265e665d56225412e57a61d87417022}{RTC\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__declaration_gaf2c3d8ce359dcfbb2261e07ed42af72b}{SPI2}}~((\mbox{\hyperlink{structSPI__TypeDef}{SPI\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group__Peripheral__memory__map_gac3e357b4c25106ed375fb1affab6bb86}{SPI2\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__declaration_gab45d257574da6fe1f091cc45b7eda6cc}{I2\+C1}}~((\mbox{\hyperlink{structI2C__TypeDef}{I2\+C\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group__Peripheral__memory__map_gacd72dbffb1738ca87c838545c4eb85a3}{I2\+C1\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__declaration_gafa60ac20c1921ef1002083bb3e1f5d16}{I2\+C2}}~((\mbox{\hyperlink{structI2C__TypeDef}{I2\+C\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group__Peripheral__memory__map_ga04bda70f25c795fb79f163b633ad4a5d}{I2\+C2\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__declaration_ga1489b37ed2bca9d9c659119590583bda}{I2\+C3}}~((\mbox{\hyperlink{structI2C__TypeDef}{I2\+C\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group__Peripheral__memory__map_ga4e8b9198748235a1729e1e8f8f24983b}{I2\+C3\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__declaration_gad3c4110792684d6735dab4cd8d25d5e6}{TAMP}}~((\mbox{\hyperlink{structTAMP__TypeDef}{TAMP\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group__Peripheral__memory__map_gab6c536f4e63f5f710948483a0ed95e0d}{TAMP\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__declaration_gaf114a9eab03ca08a6fb720e511595930}{USART2}}~((\mbox{\hyperlink{structUSART__TypeDef}{USART\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group__Peripheral__memory__map_gade83162a04bca0b15b39018a8e8ec090}{USART2\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__declaration_ga73eb37d103f4e4f2d18ec3d3f5208ab9}{LPUART1}}~((\mbox{\hyperlink{structUSART__TypeDef}{USART\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group__Peripheral__memory__map_ga42584c807077cea9525819eaf29c7e34}{LPUART1\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__declaration_ga3c833fe1c486cb62250ccbca32899cb8}{SYSCFG}}~((\mbox{\hyperlink{structSYSCFG__TypeDef}{SYSCFG\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group__Peripheral__memory__map_ga62246020bf3b34b6a4d8d0e84ec79d3d}{SYSCFG\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__declaration_ga1446a32e57e1b1cfa1683494561a5b2f}{VREFBUF}}~((\mbox{\hyperlink{structVREFBUF__TypeDef}{VREFBUF\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group__Peripheral__memory__map_ga206fcc501d1ab876346acc1a922f8dbe}{VREFBUF\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__declaration_gaf5713f83009027d48805b049d55bb01b}{COMP1}}~((\mbox{\hyperlink{structCOMP__TypeDef}{COMP\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group__Peripheral__memory__map_gac21d535b541bcfb0c778a9584ebb132e}{COMP1\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__declaration_ga6985fa7e9bb3c2edf15b29b7af210a2b}{COMP2}}~((\mbox{\hyperlink{structCOMP__TypeDef}{COMP\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group__Peripheral__memory__map_gacb8799f3d5301795f51e3b87d345cd50}{COMP2\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__declaration_ga7c0dbc759386dc94597d1ab7b798e75f}{COMP12\+\_\+\+COMMON}}~((\mbox{\hyperlink{structCOMP__Common__TypeDef}{COMP\+\_\+\+Common\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group__Peripheral__memory__map_gacb8799f3d5301795f51e3b87d345cd50}{COMP2\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__declaration_ga2e87451fea8dc9380056d3cfc5ed81fb}{TIM1}}~((\mbox{\hyperlink{structTIM__TypeDef}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group__Peripheral__memory__map_gaf8aa324ca5011b8173ab16585ed7324a}{TIM1\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__declaration_gad483be344a28ac800be8f03654a9612f}{SPI1}}~((\mbox{\hyperlink{structSPI__TypeDef}{SPI\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group__Peripheral__memory__map_ga50cd8b47929f18b05efbd0f41253bf8d}{SPI1\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__declaration_ga54d148b91f3d356713f7e367a2243bea}{ADC}}~((\mbox{\hyperlink{structADC__TypeDef}{ADC\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group__Peripheral__memory__map_gad06cb9e5985bd216a376f26f22303cd6}{ADC\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__declaration_ga435a3a89417f788d4d23f161c01bda5f}{ADC\+\_\+\+COMMON}}~((\mbox{\hyperlink{structADC__Common__TypeDef}{ADC\+\_\+\+Common\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group__Peripheral__memory__map_ga9492043c7185155e1faf075a5c6dd671}{ADC\+\_\+\+COMMON\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__declaration_ga73ec606e7dacf17e18c661e8ff8c7c8d}{TIM16}}~((\mbox{\hyperlink{structTIM__TypeDef}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group__Peripheral__memory__map_ga16c97093a531d763b0794c3e6d09e1bf}{TIM16\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__declaration_ga65aea6c8b36439e44ad6cde0e6891aab}{TIM17}}~((\mbox{\hyperlink{structTIM__TypeDef}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group__Peripheral__memory__map_gaffbedbe30e8c4cffdea326d6c1800574}{TIM17\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__declaration_ga92871691058ff7ccffd7635930cb08da}{USART1}}~((\mbox{\hyperlink{structUSART__TypeDef}{USART\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group__Peripheral__memory__map_ga86162ab3f740db9026c1320d46938b4d}{USART1\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__declaration_gacc16d2a5937f7585320a98f7f6b578f9}{DMA1}}~((\mbox{\hyperlink{structDMA__TypeDef}{DMA\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group__Peripheral__memory__map_gab2d8a917a0e4ea99a22ac6ebf279bc72}{DMA1\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__declaration_gac83c5be824be1c02716e2522e80ddf7a}{DMA1\+\_\+\+Channel1}}~((\mbox{\hyperlink{structDMA__Channel__TypeDef}{DMA\+\_\+\+Channel\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group__Peripheral__memory__map_ga888dbc1608243badeb3554ffedc7364c}{DMA1\+\_\+\+Channel1\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__declaration_ga23d7631dd10c645e06971b2543ba2949}{DMA1\+\_\+\+Channel2}}~((\mbox{\hyperlink{structDMA__Channel__TypeDef}{DMA\+\_\+\+Channel\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group__Peripheral__memory__map_ga38a70090eef3687e83fa6ac0c6d22267}{DMA1\+\_\+\+Channel2\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__declaration_gacf7b6093a37b306d7f1f50b2f200f0d0}{DMA1\+\_\+\+Channel3}}~((\mbox{\hyperlink{structDMA__Channel__TypeDef}{DMA\+\_\+\+Channel\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group__Peripheral__memory__map_ga70b3d9f36ca9ce95b4e421c11154fe5d}{DMA1\+\_\+\+Channel3\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__declaration_gad2c42743316bf64da557130061b1f56a}{DMA1\+\_\+\+Channel4}}~((\mbox{\hyperlink{structDMA__Channel__TypeDef}{DMA\+\_\+\+Channel\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group__Peripheral__memory__map_ga1adc93cd0baf0897202c71110e045692}{DMA1\+\_\+\+Channel4\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__declaration_ga06ff98ddef3c962795d2e2444004abff}{DMA1\+\_\+\+Channel5}}~((\mbox{\hyperlink{structDMA__Channel__TypeDef}{DMA\+\_\+\+Channel\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group__Peripheral__memory__map_gac041a71cd6c1973964f847a68aa14478}{DMA1\+\_\+\+Channel5\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__declaration_gac013c4376e4797831b5ddd2a09519df8}{DMA1\+\_\+\+Channel6}}~((\mbox{\hyperlink{structDMA__Channel__TypeDef}{DMA\+\_\+\+Channel\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group__Peripheral__memory__map_ga896c2c7585dd8bc3969cf8561f689d2d}{DMA1\+\_\+\+Channel6\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__declaration_ga4f9c23b3d1add93ed206b5c9afa5cda3}{DMA1\+\_\+\+Channel7}}~((\mbox{\hyperlink{structDMA__Channel__TypeDef}{DMA\+\_\+\+Channel\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group__Peripheral__memory__map_gaeee0d1f77d0db1db533016a09351166c}{DMA1\+\_\+\+Channel7\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__declaration_ga506520140eec1708bc7570c49bdf972d}{DMA2}}~((\mbox{\hyperlink{structDMA__TypeDef}{DMA\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group__Peripheral__memory__map_gab72a9ae145053ee13d1d491fb5c1df64}{DMA2\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__declaration_gad86c75e1ff89e03e15570f47962865c8}{DMA2\+\_\+\+Channel1}}~((\mbox{\hyperlink{structDMA__Channel__TypeDef}{DMA\+\_\+\+Channel\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group__Peripheral__memory__map_gad3bd6c4201d12f5d474518c1b02f8e3b}{DMA2\+\_\+\+Channel1\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__declaration_ga316024020799373b9d8e35c316c74f24}{DMA2\+\_\+\+Channel2}}~((\mbox{\hyperlink{structDMA__Channel__TypeDef}{DMA\+\_\+\+Channel\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group__Peripheral__memory__map_ga22f39f23c879c699b88e04a629f69d1c}{DMA2\+\_\+\+Channel2\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__declaration_ga6dca52a79587e0ca9a5d669048b4c7eb}{DMA2\+\_\+\+Channel3}}~((\mbox{\hyperlink{structDMA__Channel__TypeDef}{DMA\+\_\+\+Channel\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group__Peripheral__memory__map_ga6f2369b8bc155fb55a28891987605c2c}{DMA2\+\_\+\+Channel3\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__declaration_ga612b396657695191ad740b0b59bc9f12}{DMA2\+\_\+\+Channel4}}~((\mbox{\hyperlink{structDMA__Channel__TypeDef}{DMA\+\_\+\+Channel\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group__Peripheral__memory__map_ga01b063266473f290a55047654fbbfbee}{DMA2\+\_\+\+Channel4\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__declaration_ga521c13b7d0f82a6897d47995da392750}{DMA2\+\_\+\+Channel5}}~((\mbox{\hyperlink{structDMA__Channel__TypeDef}{DMA\+\_\+\+Channel\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group__Peripheral__memory__map_ga1eea983a5d68bf36f4d19fbb07955ca1}{DMA2\+\_\+\+Channel5\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__declaration_ga74a1cc88faa12064831fb58fe3fd4fd3}{DMA2\+\_\+\+Channel6}}~((\mbox{\hyperlink{structDMA__Channel__TypeDef}{DMA\+\_\+\+Channel\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group__Peripheral__memory__map_gae8888e635a33f196f414145b0e2b858d}{DMA2\+\_\+\+Channel6\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__declaration_gafe0f69ba23ce944272e7197490479ddb}{DMA2\+\_\+\+Channel7}}~((\mbox{\hyperlink{structDMA__Channel__TypeDef}{DMA\+\_\+\+Channel\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group__Peripheral__memory__map_ga1e48711c9b40cf50ac47b1e17c787807}{DMA2\+\_\+\+Channel7\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__declaration_gacdd9451393b5f43783b46b8e5ca54a22}{DMAMUX1}}~((\mbox{\hyperlink{structDMAMUX__Channel__TypeDef}{DMAMUX\+\_\+\+Channel\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group__Peripheral__memory__map_ga67fc40a974f5bf83c2817d921ad95efd}{DMAMUX1\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__declaration_ga7672f776007b4a365bd34f2432142ab4}{DMAMUX1\+\_\+\+Channel0}}~((\mbox{\hyperlink{structDMAMUX__Channel__TypeDef}{DMAMUX\+\_\+\+Channel\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group__Peripheral__memory__map_gaccfb10abd55a74b368b4c96c230808f5}{DMAMUX1\+\_\+\+Channel0\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__declaration_gadadd8a5c0cf583d6416a3932b3445c08}{DMAMUX1\+\_\+\+Channel1}}~((\mbox{\hyperlink{structDMAMUX__Channel__TypeDef}{DMAMUX\+\_\+\+Channel\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group__Peripheral__memory__map_gaea698d2efb0595ed32e748f28eba3f3a}{DMAMUX1\+\_\+\+Channel1\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__declaration_gacff7c36abeb207a583b7941a83d3c5c6}{DMAMUX1\+\_\+\+Channel2}}~((\mbox{\hyperlink{structDMAMUX__Channel__TypeDef}{DMAMUX\+\_\+\+Channel\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group__Peripheral__memory__map_ga4656629781ee3e6dd45c96e960ee2107}{DMAMUX1\+\_\+\+Channel2\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__declaration_gaad984a052e01de77e5f34675c432eeaa}{DMAMUX1\+\_\+\+Channel3}}~((\mbox{\hyperlink{structDMAMUX__Channel__TypeDef}{DMAMUX\+\_\+\+Channel\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group__Peripheral__memory__map_gad1af2c5629d0bdd1bbb3c13724c4a299}{DMAMUX1\+\_\+\+Channel3\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__declaration_gaa61ad2c7671da23901e0e608a2afe602}{DMAMUX1\+\_\+\+Channel4}}~((\mbox{\hyperlink{structDMAMUX__Channel__TypeDef}{DMAMUX\+\_\+\+Channel\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group__Peripheral__memory__map_ga1d951becb3cfb504959d4044a7b9d058}{DMAMUX1\+\_\+\+Channel4\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__declaration_ga78334be34430180aad55371ed13c72e2}{DMAMUX1\+\_\+\+Channel5}}~((\mbox{\hyperlink{structDMAMUX__Channel__TypeDef}{DMAMUX\+\_\+\+Channel\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group__Peripheral__memory__map_gacb77d1d51186e22ac2614d6c54483060}{DMAMUX1\+\_\+\+Channel5\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__declaration_gaf441cef1c7258d5a12d2651b76bc48b9}{DMAMUX1\+\_\+\+Channel6}}~((\mbox{\hyperlink{structDMAMUX__Channel__TypeDef}{DMAMUX\+\_\+\+Channel\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group__Peripheral__memory__map_gae4d818de4c042e8e3e31899e7d3d953c}{DMAMUX1\+\_\+\+Channel6\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__declaration_ga69ff0ff07eb8075872d9ff8dcad68dc7}{DMAMUX1\+\_\+\+Channel7}}~((\mbox{\hyperlink{structDMAMUX__Channel__TypeDef}{DMAMUX\+\_\+\+Channel\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group__Peripheral__memory__map_ga38225a2055253723093e66e32a25e00c}{DMAMUX1\+\_\+\+Channel7\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__declaration_ga29fb28f3d90e2c13003e5d585e95b4e8}{DMAMUX1\+\_\+\+Channel8}}~((\mbox{\hyperlink{structDMAMUX__Channel__TypeDef}{DMAMUX\+\_\+\+Channel\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group__Peripheral__memory__map_ga4f3d7c0ebfb1d798029a9a7f0f11618d}{DMAMUX1\+\_\+\+Channel8\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__declaration_ga07a529ccb51fd00980bb4ac4ff2908c6}{DMAMUX1\+\_\+\+Channel9}}~((\mbox{\hyperlink{structDMAMUX__Channel__TypeDef}{DMAMUX\+\_\+\+Channel\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group__Peripheral__memory__map_ga29c77dd6518f0a81a48b9fa8d2ffb2a2}{DMAMUX1\+\_\+\+Channel9\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__declaration_ga37cc369f673843e4fc67d109e3c1f59a}{DMAMUX1\+\_\+\+Channel10}}~((\mbox{\hyperlink{structDMAMUX__Channel__TypeDef}{DMAMUX\+\_\+\+Channel\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group__Peripheral__memory__map_gaa01fa040ab8f318cbb4a8bb7af3d64d1}{DMAMUX1\+\_\+\+Channel10\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__declaration_ga9c963235ceb229ecdb6a2ccb99af0651}{DMAMUX1\+\_\+\+Channel11}}~((\mbox{\hyperlink{structDMAMUX__Channel__TypeDef}{DMAMUX\+\_\+\+Channel\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group__Peripheral__memory__map_ga821608a69113372c11d663c8b4f21fe9}{DMAMUX1\+\_\+\+Channel11\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__declaration_ga83dac4fb064b7e864da490b149510f2c}{DMAMUX1\+\_\+\+Channel12}}~((\mbox{\hyperlink{structDMAMUX__Channel__TypeDef}{DMAMUX\+\_\+\+Channel\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group__Peripheral__memory__map_gaec2fe991014b9c95da15b86817ebdb72}{DMAMUX1\+\_\+\+Channel12\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__declaration_gacb233f5ce25db8624100fcfde2b973bb}{DMAMUX1\+\_\+\+Channel13}}~((\mbox{\hyperlink{structDMAMUX__Channel__TypeDef}{DMAMUX\+\_\+\+Channel\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group__Peripheral__memory__map_ga6703a28691162df4df5aefab041ef706}{DMAMUX1\+\_\+\+Channel13\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__declaration_ga7f2de783aee1e5411ae43f2e59dc49d6}{DMAMUX1\+\_\+\+Request\+Generator0}}~((\mbox{\hyperlink{structDMAMUX__RequestGen__TypeDef}{DMAMUX\+\_\+\+Request\+Gen\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group__Peripheral__memory__map_ga4a6cd371ee5ca30425ba4670566910f7}{DMAMUX1\+\_\+\+Request\+Generator0\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__declaration_ga83e88aa28c950544c6ebf1abb20c373d}{DMAMUX1\+\_\+\+Request\+Generator1}}~((\mbox{\hyperlink{structDMAMUX__RequestGen__TypeDef}{DMAMUX\+\_\+\+Request\+Gen\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group__Peripheral__memory__map_gae504e59cfd5eaf11893a1e70a8c99447}{DMAMUX1\+\_\+\+Request\+Generator1\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__declaration_ga1450a8de2768f65e97bf6df9d4cecb4a}{DMAMUX1\+\_\+\+Request\+Generator2}}~((\mbox{\hyperlink{structDMAMUX__RequestGen__TypeDef}{DMAMUX\+\_\+\+Request\+Gen\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group__Peripheral__memory__map_gac7a406e4df5814aebf7a241f2f8695c0}{DMAMUX1\+\_\+\+Request\+Generator2\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__declaration_ga8a66bf5b6f1c6303f622ab091dcce796}{DMAMUX1\+\_\+\+Request\+Generator3}}~((\mbox{\hyperlink{structDMAMUX__RequestGen__TypeDef}{DMAMUX\+\_\+\+Request\+Gen\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group__Peripheral__memory__map_gaf6bfb649f38140a0b8b845a57b7ff867}{DMAMUX1\+\_\+\+Request\+Generator3\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__declaration_gaa3bf9725a03595373c83946d3666174a}{DMAMUX1\+\_\+\+Channel\+Status}}~((\mbox{\hyperlink{structDMAMUX__ChannelStatus__TypeDef}{DMAMUX\+\_\+\+Channel\+Status\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group__Peripheral__memory__map_ga1c159f60f321afdf7871dbe5a13a33c6}{DMAMUX1\+\_\+\+Channel\+Status\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__declaration_ga6c9a2e5335db4ae71ef7c2536fcf97b3}{DMAMUX1\+\_\+\+Request\+Gen\+Status}}~((\mbox{\hyperlink{structDMAMUX__RequestGenStatus__TypeDef}{DMAMUX\+\_\+\+Request\+Gen\+Status\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group__Peripheral__memory__map_ga657882d8c743486033ac4d766d7c782e}{DMAMUX1\+\_\+\+Request\+Gen\+Status\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__declaration_ga4381bb54c2dbc34500521165aa7b89b1}{CRC}}~((\mbox{\hyperlink{structCRC__TypeDef}{CRC\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group__Peripheral__memory__map_ga656a447589e785594cbf2f45c835ad7e}{CRC\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__declaration_gac485358099728ddae050db37924dd6b7}{GPIOA}}~((\mbox{\hyperlink{structGPIO__TypeDef}{GPIO\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group__Peripheral__memory__map_gad7723846cc5db8e43a44d78cf21f6efa}{GPIOA\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__declaration_ga68b66ac73be4c836db878a42e1fea3cd}{GPIOB}}~((\mbox{\hyperlink{structGPIO__TypeDef}{GPIO\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group__Peripheral__memory__map_gac944a89eb789000ece920c0f89cb6a68}{GPIOB\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__declaration_ga2dca03332d620196ba943bc2346eaa08}{GPIOC}}~((\mbox{\hyperlink{structGPIO__TypeDef}{GPIO\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group__Peripheral__memory__map_ga26f267dc35338eef219544c51f1e6b3f}{GPIOC\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__declaration_gadeacbb43ae86c879945afe98c679b285}{GPIOH}}~((\mbox{\hyperlink{structGPIO__TypeDef}{GPIO\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group__Peripheral__memory__map_gaee4716389f3a1c727495375b76645608}{GPIOH\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__declaration_ga5412ac9ff64f4ab68c289a0da739eaef}{AES}}~((\mbox{\hyperlink{structAES__TypeDef}{AES\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group__Peripheral__memory__map_gad099ae8679538f6c00294639d67528bf}{AES\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__declaration_ga9189e770cd9b63dadd36683eb9843cac}{EXTI}}~((\mbox{\hyperlink{structEXTI__TypeDef}{EXTI\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group__Peripheral__memory__map_ga87371508b3bcdcd98cd1ec629be29061}{EXTI\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__declaration_ga3cf4a942a0f57a11ab00e32fa4056a86}{IPCC}}~((\mbox{\hyperlink{structIPCC__TypeDef}{IPCC\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group__Peripheral__memory__map_ga72f043283fdab6151718bdb9a5adf163}{IPCC\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__declaration_ga84373f4102fac9867ef4502dd1e51da6}{IPCC\+\_\+\+C1}}~((\mbox{\hyperlink{structIPCC__CommonTypeDef}{IPCC\+\_\+\+Common\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group__Peripheral__memory__map_ga72f043283fdab6151718bdb9a5adf163}{IPCC\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__declaration_ga4b95c5f87931d83a2a6cf8d41e627bd7}{IPCC\+\_\+\+C2}}~((\mbox{\hyperlink{structIPCC__CommonTypeDef}{IPCC\+\_\+\+Common\+Type\+Def}} \texorpdfstring{$\ast$}{*}) (\mbox{\hyperlink{group__Peripheral__memory__map_ga72f043283fdab6151718bdb9a5adf163}{IPCC\+\_\+\+BASE}} + 0x10U))
\item 
\#define \mbox{\hyperlink{group__Peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}~((\mbox{\hyperlink{structRCC__TypeDef}{RCC\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group__Peripheral__memory__map_ga0e681b03f364532055d88f63fec0d99d}{RCC\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__declaration_ga04651c526497822a859942b928e57f8e}{PWR}}~((\mbox{\hyperlink{structPWR__TypeDef}{PWR\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group__Peripheral__memory__map_gac691ec23dace8b7a649a25acb110217a}{PWR\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__declaration_ga5b0885b8b55bbc13691092b704d9309f}{RNG}}~((\mbox{\hyperlink{structRNG__TypeDef}{RNG\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group__Peripheral__memory__map_gab92662976cfe62457141e5b4f83d541c}{RNG\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__declaration_gaede09ab1497537af0a0ec19da6d5e5be}{HSEM}}~((\mbox{\hyperlink{structHSEM__TypeDef}{HSEM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group__Peripheral__memory__map_ga9e052bfbb418ce4602669e714acd0c78}{HSEM\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__declaration_gaed3d1a19416a1229032480d71c32398a}{HSEM\+\_\+\+COMMON}}~((\mbox{\hyperlink{structHSEM__Common__TypeDef}{HSEM\+\_\+\+Common\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) (\mbox{\hyperlink{group__Peripheral__memory__map_ga9e052bfbb418ce4602669e714acd0c78}{HSEM\+\_\+\+BASE}} + 0x100U))
\item 
\#define \mbox{\hyperlink{group__Peripheral__declaration_ga1a9e163bcec0f01c07cc900db2a85642}{PKA}}~((\mbox{\hyperlink{structPKA__TypeDef}{PKA\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group__Peripheral__memory__map_ga7399e83ebf73f4bb138963d04eb9e2bc}{PKA\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__declaration_ga844ea28ba1e0a5a0e497f16b61ea306b}{FLASH}}~((\mbox{\hyperlink{structFLASH__TypeDef}{FLASH\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group__Peripheral__memory__map_ga8311d9a635d57a643676ca37bf461dd3}{FLASH\+\_\+\+REG\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__declaration_gaf62df81298d4766de5e0524d112eed67}{GTZC\+\_\+\+TZSC}}~((\mbox{\hyperlink{structGTZC__TZSC__TypeDef}{GTZC\+\_\+\+TZSC\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group__Peripheral__memory__map_gaee52ff501f1597677d8b5bae1e366b79}{GTZC\+\_\+\+TZSC\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__declaration_gaf31b243788cdeb832318f5faf20e8acb}{GTZC\+\_\+\+TZIC}}~((\mbox{\hyperlink{structGTZC__TZIC__TypeDef}{GTZC\+\_\+\+TZIC\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group__Peripheral__memory__map_ga4a35a8d3629e4520a391715d23b1ba34}{GTZC\+\_\+\+TZIC\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__declaration_ga0b2c09e52de41b2ddeec0e1d7830ce70}{SUBGHZSPI}}~((\mbox{\hyperlink{structSPI__TypeDef}{SPI\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group__Peripheral__memory__map_ga5b6f2197329ce798974feb54043f53c7}{SUBGHZSPI\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__declaration_ga92ec6d9ec2251fda7d4ce09748cd74b4}{DBGMCU}}~((\mbox{\hyperlink{structDBGMCU__TypeDef}{DBGMCU\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group__Peripheral__memory__map_ga4adaf4fd82ccc3a538f1f27a70cdbbef}{DBGMCU\+\_\+\+BASE}})
\end{DoxyCompactItemize}


\doxysubsubsubsection{Detailed Description}


\doxysubsubsubsection{Macro Definition Documentation}
\Hypertarget{group__Peripheral__declaration_ga54d148b91f3d356713f7e367a2243bea}\label{group__Peripheral__declaration_ga54d148b91f3d356713f7e367a2243bea} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!ADC@{ADC}}
\index{ADC@{ADC}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{ADC}{ADC}}
{\footnotesize\ttfamily \#define ADC~((\mbox{\hyperlink{structADC__TypeDef}{ADC\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group__Peripheral__memory__map_gad06cb9e5985bd216a376f26f22303cd6}{ADC\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32wl55xx_8h_source_l01095}{1095}} of file \mbox{\hyperlink{stm32wl55xx_8h_source}{stm32wl55xx.\+h}}.

\Hypertarget{group__Peripheral__declaration_ga435a3a89417f788d4d23f161c01bda5f}\label{group__Peripheral__declaration_ga435a3a89417f788d4d23f161c01bda5f} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!ADC\_COMMON@{ADC\_COMMON}}
\index{ADC\_COMMON@{ADC\_COMMON}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{ADC\_COMMON}{ADC\_COMMON}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+COMMON~((\mbox{\hyperlink{structADC__Common__TypeDef}{ADC\+\_\+\+Common\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group__Peripheral__memory__map_ga9492043c7185155e1faf075a5c6dd671}{ADC\+\_\+\+COMMON\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32wl55xx_8h_source_l01096}{1096}} of file \mbox{\hyperlink{stm32wl55xx_8h_source}{stm32wl55xx.\+h}}.

\Hypertarget{group__Peripheral__declaration_ga5412ac9ff64f4ab68c289a0da739eaef}\label{group__Peripheral__declaration_ga5412ac9ff64f4ab68c289a0da739eaef} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!AES@{AES}}
\index{AES@{AES}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{AES}{AES}}
{\footnotesize\ttfamily \#define AES~((\mbox{\hyperlink{structAES__TypeDef}{AES\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group__Peripheral__memory__map_gad099ae8679538f6c00294639d67528bf}{AES\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32wl55xx_8h_source_l01153}{1153}} of file \mbox{\hyperlink{stm32wl55xx_8h_source}{stm32wl55xx.\+h}}.

\Hypertarget{group__Peripheral__declaration_gaf5713f83009027d48805b049d55bb01b}\label{group__Peripheral__declaration_gaf5713f83009027d48805b049d55bb01b} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!COMP1@{COMP1}}
\index{COMP1@{COMP1}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{COMP1}{COMP1}}
{\footnotesize\ttfamily \#define COMP1~((\mbox{\hyperlink{structCOMP__TypeDef}{COMP\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group__Peripheral__memory__map_gac21d535b541bcfb0c778a9584ebb132e}{COMP1\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32wl55xx_8h_source_l01090}{1090}} of file \mbox{\hyperlink{stm32wl55xx_8h_source}{stm32wl55xx.\+h}}.

\Hypertarget{group__Peripheral__declaration_ga7c0dbc759386dc94597d1ab7b798e75f}\label{group__Peripheral__declaration_ga7c0dbc759386dc94597d1ab7b798e75f} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!COMP12\_COMMON@{COMP12\_COMMON}}
\index{COMP12\_COMMON@{COMP12\_COMMON}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{COMP12\_COMMON}{COMP12\_COMMON}}
{\footnotesize\ttfamily \#define COMP12\+\_\+\+COMMON~((\mbox{\hyperlink{structCOMP__Common__TypeDef}{COMP\+\_\+\+Common\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group__Peripheral__memory__map_gacb8799f3d5301795f51e3b87d345cd50}{COMP2\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32wl55xx_8h_source_l01092}{1092}} of file \mbox{\hyperlink{stm32wl55xx_8h_source}{stm32wl55xx.\+h}}.

\Hypertarget{group__Peripheral__declaration_ga6985fa7e9bb3c2edf15b29b7af210a2b}\label{group__Peripheral__declaration_ga6985fa7e9bb3c2edf15b29b7af210a2b} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!COMP2@{COMP2}}
\index{COMP2@{COMP2}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{COMP2}{COMP2}}
{\footnotesize\ttfamily \#define COMP2~((\mbox{\hyperlink{structCOMP__TypeDef}{COMP\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group__Peripheral__memory__map_gacb8799f3d5301795f51e3b87d345cd50}{COMP2\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32wl55xx_8h_source_l01091}{1091}} of file \mbox{\hyperlink{stm32wl55xx_8h_source}{stm32wl55xx.\+h}}.

\Hypertarget{group__Peripheral__declaration_ga4381bb54c2dbc34500521165aa7b89b1}\label{group__Peripheral__declaration_ga4381bb54c2dbc34500521165aa7b89b1} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!CRC@{CRC}}
\index{CRC@{CRC}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{CRC}{CRC}}
{\footnotesize\ttfamily \#define CRC~((\mbox{\hyperlink{structCRC__TypeDef}{CRC\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group__Peripheral__memory__map_ga656a447589e785594cbf2f45c835ad7e}{CRC\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32wl55xx_8h_source_l01144}{1144}} of file \mbox{\hyperlink{stm32wl55xx_8h_source}{stm32wl55xx.\+h}}.

\Hypertarget{group__Peripheral__declaration_ga4aa2a4ab86ce00c23035e5cee2e7fc7e}\label{group__Peripheral__declaration_ga4aa2a4ab86ce00c23035e5cee2e7fc7e} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!DAC@{DAC}}
\index{DAC@{DAC}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DAC}{DAC}}
{\footnotesize\ttfamily \#define DAC~((\mbox{\hyperlink{structDAC__TypeDef}{DAC\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group__Peripheral__memory__map_gad18d0b914c7f68cecbee1a2d23a67d38}{DAC\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32wl55xx_8h_source_l01074}{1074}} of file \mbox{\hyperlink{stm32wl55xx_8h_source}{stm32wl55xx.\+h}}.

\Hypertarget{group__Peripheral__declaration_ga92ec6d9ec2251fda7d4ce09748cd74b4}\label{group__Peripheral__declaration_ga92ec6d9ec2251fda7d4ce09748cd74b4} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!DBGMCU@{DBGMCU}}
\index{DBGMCU@{DBGMCU}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DBGMCU}{DBGMCU}}
{\footnotesize\ttfamily \#define DBGMCU~((\mbox{\hyperlink{structDBGMCU__TypeDef}{DBGMCU\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group__Peripheral__memory__map_ga4adaf4fd82ccc3a538f1f27a70cdbbef}{DBGMCU\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32wl55xx_8h_source_l01179}{1179}} of file \mbox{\hyperlink{stm32wl55xx_8h_source}{stm32wl55xx.\+h}}.

\Hypertarget{group__Peripheral__declaration_gacc16d2a5937f7585320a98f7f6b578f9}\label{group__Peripheral__declaration_gacc16d2a5937f7585320a98f7f6b578f9} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA1@{DMA1}}
\index{DMA1@{DMA1}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DMA1}{DMA1}}
{\footnotesize\ttfamily \#define DMA1~((\mbox{\hyperlink{structDMA__TypeDef}{DMA\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group__Peripheral__memory__map_gab2d8a917a0e4ea99a22ac6ebf279bc72}{DMA1\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32wl55xx_8h_source_l01102}{1102}} of file \mbox{\hyperlink{stm32wl55xx_8h_source}{stm32wl55xx.\+h}}.

\Hypertarget{group__Peripheral__declaration_gac83c5be824be1c02716e2522e80ddf7a}\label{group__Peripheral__declaration_gac83c5be824be1c02716e2522e80ddf7a} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA1\_Channel1@{DMA1\_Channel1}}
\index{DMA1\_Channel1@{DMA1\_Channel1}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DMA1\_Channel1}{DMA1\_Channel1}}
{\footnotesize\ttfamily \#define DMA1\+\_\+\+Channel1~((\mbox{\hyperlink{structDMA__Channel__TypeDef}{DMA\+\_\+\+Channel\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group__Peripheral__memory__map_ga888dbc1608243badeb3554ffedc7364c}{DMA1\+\_\+\+Channel1\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32wl55xx_8h_source_l01103}{1103}} of file \mbox{\hyperlink{stm32wl55xx_8h_source}{stm32wl55xx.\+h}}.

\Hypertarget{group__Peripheral__declaration_ga23d7631dd10c645e06971b2543ba2949}\label{group__Peripheral__declaration_ga23d7631dd10c645e06971b2543ba2949} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA1\_Channel2@{DMA1\_Channel2}}
\index{DMA1\_Channel2@{DMA1\_Channel2}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DMA1\_Channel2}{DMA1\_Channel2}}
{\footnotesize\ttfamily \#define DMA1\+\_\+\+Channel2~((\mbox{\hyperlink{structDMA__Channel__TypeDef}{DMA\+\_\+\+Channel\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group__Peripheral__memory__map_ga38a70090eef3687e83fa6ac0c6d22267}{DMA1\+\_\+\+Channel2\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32wl55xx_8h_source_l01104}{1104}} of file \mbox{\hyperlink{stm32wl55xx_8h_source}{stm32wl55xx.\+h}}.

\Hypertarget{group__Peripheral__declaration_gacf7b6093a37b306d7f1f50b2f200f0d0}\label{group__Peripheral__declaration_gacf7b6093a37b306d7f1f50b2f200f0d0} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA1\_Channel3@{DMA1\_Channel3}}
\index{DMA1\_Channel3@{DMA1\_Channel3}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DMA1\_Channel3}{DMA1\_Channel3}}
{\footnotesize\ttfamily \#define DMA1\+\_\+\+Channel3~((\mbox{\hyperlink{structDMA__Channel__TypeDef}{DMA\+\_\+\+Channel\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group__Peripheral__memory__map_ga70b3d9f36ca9ce95b4e421c11154fe5d}{DMA1\+\_\+\+Channel3\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32wl55xx_8h_source_l01105}{1105}} of file \mbox{\hyperlink{stm32wl55xx_8h_source}{stm32wl55xx.\+h}}.

\Hypertarget{group__Peripheral__declaration_gad2c42743316bf64da557130061b1f56a}\label{group__Peripheral__declaration_gad2c42743316bf64da557130061b1f56a} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA1\_Channel4@{DMA1\_Channel4}}
\index{DMA1\_Channel4@{DMA1\_Channel4}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DMA1\_Channel4}{DMA1\_Channel4}}
{\footnotesize\ttfamily \#define DMA1\+\_\+\+Channel4~((\mbox{\hyperlink{structDMA__Channel__TypeDef}{DMA\+\_\+\+Channel\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group__Peripheral__memory__map_ga1adc93cd0baf0897202c71110e045692}{DMA1\+\_\+\+Channel4\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32wl55xx_8h_source_l01106}{1106}} of file \mbox{\hyperlink{stm32wl55xx_8h_source}{stm32wl55xx.\+h}}.

\Hypertarget{group__Peripheral__declaration_ga06ff98ddef3c962795d2e2444004abff}\label{group__Peripheral__declaration_ga06ff98ddef3c962795d2e2444004abff} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA1\_Channel5@{DMA1\_Channel5}}
\index{DMA1\_Channel5@{DMA1\_Channel5}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DMA1\_Channel5}{DMA1\_Channel5}}
{\footnotesize\ttfamily \#define DMA1\+\_\+\+Channel5~((\mbox{\hyperlink{structDMA__Channel__TypeDef}{DMA\+\_\+\+Channel\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group__Peripheral__memory__map_gac041a71cd6c1973964f847a68aa14478}{DMA1\+\_\+\+Channel5\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32wl55xx_8h_source_l01107}{1107}} of file \mbox{\hyperlink{stm32wl55xx_8h_source}{stm32wl55xx.\+h}}.

\Hypertarget{group__Peripheral__declaration_gac013c4376e4797831b5ddd2a09519df8}\label{group__Peripheral__declaration_gac013c4376e4797831b5ddd2a09519df8} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA1\_Channel6@{DMA1\_Channel6}}
\index{DMA1\_Channel6@{DMA1\_Channel6}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DMA1\_Channel6}{DMA1\_Channel6}}
{\footnotesize\ttfamily \#define DMA1\+\_\+\+Channel6~((\mbox{\hyperlink{structDMA__Channel__TypeDef}{DMA\+\_\+\+Channel\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group__Peripheral__memory__map_ga896c2c7585dd8bc3969cf8561f689d2d}{DMA1\+\_\+\+Channel6\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32wl55xx_8h_source_l01108}{1108}} of file \mbox{\hyperlink{stm32wl55xx_8h_source}{stm32wl55xx.\+h}}.

\Hypertarget{group__Peripheral__declaration_ga4f9c23b3d1add93ed206b5c9afa5cda3}\label{group__Peripheral__declaration_ga4f9c23b3d1add93ed206b5c9afa5cda3} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA1\_Channel7@{DMA1\_Channel7}}
\index{DMA1\_Channel7@{DMA1\_Channel7}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DMA1\_Channel7}{DMA1\_Channel7}}
{\footnotesize\ttfamily \#define DMA1\+\_\+\+Channel7~((\mbox{\hyperlink{structDMA__Channel__TypeDef}{DMA\+\_\+\+Channel\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group__Peripheral__memory__map_gaeee0d1f77d0db1db533016a09351166c}{DMA1\+\_\+\+Channel7\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32wl55xx_8h_source_l01109}{1109}} of file \mbox{\hyperlink{stm32wl55xx_8h_source}{stm32wl55xx.\+h}}.

\Hypertarget{group__Peripheral__declaration_ga506520140eec1708bc7570c49bdf972d}\label{group__Peripheral__declaration_ga506520140eec1708bc7570c49bdf972d} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA2@{DMA2}}
\index{DMA2@{DMA2}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DMA2}{DMA2}}
{\footnotesize\ttfamily \#define DMA2~((\mbox{\hyperlink{structDMA__TypeDef}{DMA\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group__Peripheral__memory__map_gab72a9ae145053ee13d1d491fb5c1df64}{DMA2\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32wl55xx_8h_source_l01111}{1111}} of file \mbox{\hyperlink{stm32wl55xx_8h_source}{stm32wl55xx.\+h}}.

\Hypertarget{group__Peripheral__declaration_gad86c75e1ff89e03e15570f47962865c8}\label{group__Peripheral__declaration_gad86c75e1ff89e03e15570f47962865c8} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA2\_Channel1@{DMA2\_Channel1}}
\index{DMA2\_Channel1@{DMA2\_Channel1}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DMA2\_Channel1}{DMA2\_Channel1}}
{\footnotesize\ttfamily \#define DMA2\+\_\+\+Channel1~((\mbox{\hyperlink{structDMA__Channel__TypeDef}{DMA\+\_\+\+Channel\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group__Peripheral__memory__map_gad3bd6c4201d12f5d474518c1b02f8e3b}{DMA2\+\_\+\+Channel1\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32wl55xx_8h_source_l01112}{1112}} of file \mbox{\hyperlink{stm32wl55xx_8h_source}{stm32wl55xx.\+h}}.

\Hypertarget{group__Peripheral__declaration_ga316024020799373b9d8e35c316c74f24}\label{group__Peripheral__declaration_ga316024020799373b9d8e35c316c74f24} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA2\_Channel2@{DMA2\_Channel2}}
\index{DMA2\_Channel2@{DMA2\_Channel2}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DMA2\_Channel2}{DMA2\_Channel2}}
{\footnotesize\ttfamily \#define DMA2\+\_\+\+Channel2~((\mbox{\hyperlink{structDMA__Channel__TypeDef}{DMA\+\_\+\+Channel\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group__Peripheral__memory__map_ga22f39f23c879c699b88e04a629f69d1c}{DMA2\+\_\+\+Channel2\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32wl55xx_8h_source_l01113}{1113}} of file \mbox{\hyperlink{stm32wl55xx_8h_source}{stm32wl55xx.\+h}}.

\Hypertarget{group__Peripheral__declaration_ga6dca52a79587e0ca9a5d669048b4c7eb}\label{group__Peripheral__declaration_ga6dca52a79587e0ca9a5d669048b4c7eb} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA2\_Channel3@{DMA2\_Channel3}}
\index{DMA2\_Channel3@{DMA2\_Channel3}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DMA2\_Channel3}{DMA2\_Channel3}}
{\footnotesize\ttfamily \#define DMA2\+\_\+\+Channel3~((\mbox{\hyperlink{structDMA__Channel__TypeDef}{DMA\+\_\+\+Channel\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group__Peripheral__memory__map_ga6f2369b8bc155fb55a28891987605c2c}{DMA2\+\_\+\+Channel3\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32wl55xx_8h_source_l01114}{1114}} of file \mbox{\hyperlink{stm32wl55xx_8h_source}{stm32wl55xx.\+h}}.

\Hypertarget{group__Peripheral__declaration_ga612b396657695191ad740b0b59bc9f12}\label{group__Peripheral__declaration_ga612b396657695191ad740b0b59bc9f12} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA2\_Channel4@{DMA2\_Channel4}}
\index{DMA2\_Channel4@{DMA2\_Channel4}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DMA2\_Channel4}{DMA2\_Channel4}}
{\footnotesize\ttfamily \#define DMA2\+\_\+\+Channel4~((\mbox{\hyperlink{structDMA__Channel__TypeDef}{DMA\+\_\+\+Channel\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group__Peripheral__memory__map_ga01b063266473f290a55047654fbbfbee}{DMA2\+\_\+\+Channel4\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32wl55xx_8h_source_l01115}{1115}} of file \mbox{\hyperlink{stm32wl55xx_8h_source}{stm32wl55xx.\+h}}.

\Hypertarget{group__Peripheral__declaration_ga521c13b7d0f82a6897d47995da392750}\label{group__Peripheral__declaration_ga521c13b7d0f82a6897d47995da392750} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA2\_Channel5@{DMA2\_Channel5}}
\index{DMA2\_Channel5@{DMA2\_Channel5}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DMA2\_Channel5}{DMA2\_Channel5}}
{\footnotesize\ttfamily \#define DMA2\+\_\+\+Channel5~((\mbox{\hyperlink{structDMA__Channel__TypeDef}{DMA\+\_\+\+Channel\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group__Peripheral__memory__map_ga1eea983a5d68bf36f4d19fbb07955ca1}{DMA2\+\_\+\+Channel5\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32wl55xx_8h_source_l01116}{1116}} of file \mbox{\hyperlink{stm32wl55xx_8h_source}{stm32wl55xx.\+h}}.

\Hypertarget{group__Peripheral__declaration_ga74a1cc88faa12064831fb58fe3fd4fd3}\label{group__Peripheral__declaration_ga74a1cc88faa12064831fb58fe3fd4fd3} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA2\_Channel6@{DMA2\_Channel6}}
\index{DMA2\_Channel6@{DMA2\_Channel6}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DMA2\_Channel6}{DMA2\_Channel6}}
{\footnotesize\ttfamily \#define DMA2\+\_\+\+Channel6~((\mbox{\hyperlink{structDMA__Channel__TypeDef}{DMA\+\_\+\+Channel\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group__Peripheral__memory__map_gae8888e635a33f196f414145b0e2b858d}{DMA2\+\_\+\+Channel6\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32wl55xx_8h_source_l01117}{1117}} of file \mbox{\hyperlink{stm32wl55xx_8h_source}{stm32wl55xx.\+h}}.

\Hypertarget{group__Peripheral__declaration_gafe0f69ba23ce944272e7197490479ddb}\label{group__Peripheral__declaration_gafe0f69ba23ce944272e7197490479ddb} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA2\_Channel7@{DMA2\_Channel7}}
\index{DMA2\_Channel7@{DMA2\_Channel7}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DMA2\_Channel7}{DMA2\_Channel7}}
{\footnotesize\ttfamily \#define DMA2\+\_\+\+Channel7~((\mbox{\hyperlink{structDMA__Channel__TypeDef}{DMA\+\_\+\+Channel\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group__Peripheral__memory__map_ga1e48711c9b40cf50ac47b1e17c787807}{DMA2\+\_\+\+Channel7\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32wl55xx_8h_source_l01118}{1118}} of file \mbox{\hyperlink{stm32wl55xx_8h_source}{stm32wl55xx.\+h}}.

\Hypertarget{group__Peripheral__declaration_gacdd9451393b5f43783b46b8e5ca54a22}\label{group__Peripheral__declaration_gacdd9451393b5f43783b46b8e5ca54a22} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!DMAMUX1@{DMAMUX1}}
\index{DMAMUX1@{DMAMUX1}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DMAMUX1}{DMAMUX1}}
{\footnotesize\ttfamily \#define DMAMUX1~((\mbox{\hyperlink{structDMAMUX__Channel__TypeDef}{DMAMUX\+\_\+\+Channel\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group__Peripheral__memory__map_ga67fc40a974f5bf83c2817d921ad95efd}{DMAMUX1\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32wl55xx_8h_source_l01120}{1120}} of file \mbox{\hyperlink{stm32wl55xx_8h_source}{stm32wl55xx.\+h}}.

\Hypertarget{group__Peripheral__declaration_ga7672f776007b4a365bd34f2432142ab4}\label{group__Peripheral__declaration_ga7672f776007b4a365bd34f2432142ab4} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!DMAMUX1\_Channel0@{DMAMUX1\_Channel0}}
\index{DMAMUX1\_Channel0@{DMAMUX1\_Channel0}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DMAMUX1\_Channel0}{DMAMUX1\_Channel0}}
{\footnotesize\ttfamily \#define DMAMUX1\+\_\+\+Channel0~((\mbox{\hyperlink{structDMAMUX__Channel__TypeDef}{DMAMUX\+\_\+\+Channel\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group__Peripheral__memory__map_gaccfb10abd55a74b368b4c96c230808f5}{DMAMUX1\+\_\+\+Channel0\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32wl55xx_8h_source_l01121}{1121}} of file \mbox{\hyperlink{stm32wl55xx_8h_source}{stm32wl55xx.\+h}}.

\Hypertarget{group__Peripheral__declaration_gadadd8a5c0cf583d6416a3932b3445c08}\label{group__Peripheral__declaration_gadadd8a5c0cf583d6416a3932b3445c08} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!DMAMUX1\_Channel1@{DMAMUX1\_Channel1}}
\index{DMAMUX1\_Channel1@{DMAMUX1\_Channel1}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DMAMUX1\_Channel1}{DMAMUX1\_Channel1}}
{\footnotesize\ttfamily \#define DMAMUX1\+\_\+\+Channel1~((\mbox{\hyperlink{structDMAMUX__Channel__TypeDef}{DMAMUX\+\_\+\+Channel\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group__Peripheral__memory__map_gaea698d2efb0595ed32e748f28eba3f3a}{DMAMUX1\+\_\+\+Channel1\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32wl55xx_8h_source_l01122}{1122}} of file \mbox{\hyperlink{stm32wl55xx_8h_source}{stm32wl55xx.\+h}}.

\Hypertarget{group__Peripheral__declaration_ga37cc369f673843e4fc67d109e3c1f59a}\label{group__Peripheral__declaration_ga37cc369f673843e4fc67d109e3c1f59a} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!DMAMUX1\_Channel10@{DMAMUX1\_Channel10}}
\index{DMAMUX1\_Channel10@{DMAMUX1\_Channel10}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DMAMUX1\_Channel10}{DMAMUX1\_Channel10}}
{\footnotesize\ttfamily \#define DMAMUX1\+\_\+\+Channel10~((\mbox{\hyperlink{structDMAMUX__Channel__TypeDef}{DMAMUX\+\_\+\+Channel\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group__Peripheral__memory__map_gaa01fa040ab8f318cbb4a8bb7af3d64d1}{DMAMUX1\+\_\+\+Channel10\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32wl55xx_8h_source_l01131}{1131}} of file \mbox{\hyperlink{stm32wl55xx_8h_source}{stm32wl55xx.\+h}}.

\Hypertarget{group__Peripheral__declaration_ga9c963235ceb229ecdb6a2ccb99af0651}\label{group__Peripheral__declaration_ga9c963235ceb229ecdb6a2ccb99af0651} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!DMAMUX1\_Channel11@{DMAMUX1\_Channel11}}
\index{DMAMUX1\_Channel11@{DMAMUX1\_Channel11}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DMAMUX1\_Channel11}{DMAMUX1\_Channel11}}
{\footnotesize\ttfamily \#define DMAMUX1\+\_\+\+Channel11~((\mbox{\hyperlink{structDMAMUX__Channel__TypeDef}{DMAMUX\+\_\+\+Channel\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group__Peripheral__memory__map_ga821608a69113372c11d663c8b4f21fe9}{DMAMUX1\+\_\+\+Channel11\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32wl55xx_8h_source_l01132}{1132}} of file \mbox{\hyperlink{stm32wl55xx_8h_source}{stm32wl55xx.\+h}}.

\Hypertarget{group__Peripheral__declaration_ga83dac4fb064b7e864da490b149510f2c}\label{group__Peripheral__declaration_ga83dac4fb064b7e864da490b149510f2c} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!DMAMUX1\_Channel12@{DMAMUX1\_Channel12}}
\index{DMAMUX1\_Channel12@{DMAMUX1\_Channel12}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DMAMUX1\_Channel12}{DMAMUX1\_Channel12}}
{\footnotesize\ttfamily \#define DMAMUX1\+\_\+\+Channel12~((\mbox{\hyperlink{structDMAMUX__Channel__TypeDef}{DMAMUX\+\_\+\+Channel\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group__Peripheral__memory__map_gaec2fe991014b9c95da15b86817ebdb72}{DMAMUX1\+\_\+\+Channel12\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32wl55xx_8h_source_l01133}{1133}} of file \mbox{\hyperlink{stm32wl55xx_8h_source}{stm32wl55xx.\+h}}.

\Hypertarget{group__Peripheral__declaration_gacb233f5ce25db8624100fcfde2b973bb}\label{group__Peripheral__declaration_gacb233f5ce25db8624100fcfde2b973bb} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!DMAMUX1\_Channel13@{DMAMUX1\_Channel13}}
\index{DMAMUX1\_Channel13@{DMAMUX1\_Channel13}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DMAMUX1\_Channel13}{DMAMUX1\_Channel13}}
{\footnotesize\ttfamily \#define DMAMUX1\+\_\+\+Channel13~((\mbox{\hyperlink{structDMAMUX__Channel__TypeDef}{DMAMUX\+\_\+\+Channel\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group__Peripheral__memory__map_ga6703a28691162df4df5aefab041ef706}{DMAMUX1\+\_\+\+Channel13\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32wl55xx_8h_source_l01134}{1134}} of file \mbox{\hyperlink{stm32wl55xx_8h_source}{stm32wl55xx.\+h}}.

\Hypertarget{group__Peripheral__declaration_gacff7c36abeb207a583b7941a83d3c5c6}\label{group__Peripheral__declaration_gacff7c36abeb207a583b7941a83d3c5c6} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!DMAMUX1\_Channel2@{DMAMUX1\_Channel2}}
\index{DMAMUX1\_Channel2@{DMAMUX1\_Channel2}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DMAMUX1\_Channel2}{DMAMUX1\_Channel2}}
{\footnotesize\ttfamily \#define DMAMUX1\+\_\+\+Channel2~((\mbox{\hyperlink{structDMAMUX__Channel__TypeDef}{DMAMUX\+\_\+\+Channel\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group__Peripheral__memory__map_ga4656629781ee3e6dd45c96e960ee2107}{DMAMUX1\+\_\+\+Channel2\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32wl55xx_8h_source_l01123}{1123}} of file \mbox{\hyperlink{stm32wl55xx_8h_source}{stm32wl55xx.\+h}}.

\Hypertarget{group__Peripheral__declaration_gaad984a052e01de77e5f34675c432eeaa}\label{group__Peripheral__declaration_gaad984a052e01de77e5f34675c432eeaa} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!DMAMUX1\_Channel3@{DMAMUX1\_Channel3}}
\index{DMAMUX1\_Channel3@{DMAMUX1\_Channel3}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DMAMUX1\_Channel3}{DMAMUX1\_Channel3}}
{\footnotesize\ttfamily \#define DMAMUX1\+\_\+\+Channel3~((\mbox{\hyperlink{structDMAMUX__Channel__TypeDef}{DMAMUX\+\_\+\+Channel\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group__Peripheral__memory__map_gad1af2c5629d0bdd1bbb3c13724c4a299}{DMAMUX1\+\_\+\+Channel3\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32wl55xx_8h_source_l01124}{1124}} of file \mbox{\hyperlink{stm32wl55xx_8h_source}{stm32wl55xx.\+h}}.

\Hypertarget{group__Peripheral__declaration_gaa61ad2c7671da23901e0e608a2afe602}\label{group__Peripheral__declaration_gaa61ad2c7671da23901e0e608a2afe602} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!DMAMUX1\_Channel4@{DMAMUX1\_Channel4}}
\index{DMAMUX1\_Channel4@{DMAMUX1\_Channel4}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DMAMUX1\_Channel4}{DMAMUX1\_Channel4}}
{\footnotesize\ttfamily \#define DMAMUX1\+\_\+\+Channel4~((\mbox{\hyperlink{structDMAMUX__Channel__TypeDef}{DMAMUX\+\_\+\+Channel\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group__Peripheral__memory__map_ga1d951becb3cfb504959d4044a7b9d058}{DMAMUX1\+\_\+\+Channel4\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32wl55xx_8h_source_l01125}{1125}} of file \mbox{\hyperlink{stm32wl55xx_8h_source}{stm32wl55xx.\+h}}.

\Hypertarget{group__Peripheral__declaration_ga78334be34430180aad55371ed13c72e2}\label{group__Peripheral__declaration_ga78334be34430180aad55371ed13c72e2} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!DMAMUX1\_Channel5@{DMAMUX1\_Channel5}}
\index{DMAMUX1\_Channel5@{DMAMUX1\_Channel5}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DMAMUX1\_Channel5}{DMAMUX1\_Channel5}}
{\footnotesize\ttfamily \#define DMAMUX1\+\_\+\+Channel5~((\mbox{\hyperlink{structDMAMUX__Channel__TypeDef}{DMAMUX\+\_\+\+Channel\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group__Peripheral__memory__map_gacb77d1d51186e22ac2614d6c54483060}{DMAMUX1\+\_\+\+Channel5\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32wl55xx_8h_source_l01126}{1126}} of file \mbox{\hyperlink{stm32wl55xx_8h_source}{stm32wl55xx.\+h}}.

\Hypertarget{group__Peripheral__declaration_gaf441cef1c7258d5a12d2651b76bc48b9}\label{group__Peripheral__declaration_gaf441cef1c7258d5a12d2651b76bc48b9} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!DMAMUX1\_Channel6@{DMAMUX1\_Channel6}}
\index{DMAMUX1\_Channel6@{DMAMUX1\_Channel6}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DMAMUX1\_Channel6}{DMAMUX1\_Channel6}}
{\footnotesize\ttfamily \#define DMAMUX1\+\_\+\+Channel6~((\mbox{\hyperlink{structDMAMUX__Channel__TypeDef}{DMAMUX\+\_\+\+Channel\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group__Peripheral__memory__map_gae4d818de4c042e8e3e31899e7d3d953c}{DMAMUX1\+\_\+\+Channel6\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32wl55xx_8h_source_l01127}{1127}} of file \mbox{\hyperlink{stm32wl55xx_8h_source}{stm32wl55xx.\+h}}.

\Hypertarget{group__Peripheral__declaration_ga69ff0ff07eb8075872d9ff8dcad68dc7}\label{group__Peripheral__declaration_ga69ff0ff07eb8075872d9ff8dcad68dc7} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!DMAMUX1\_Channel7@{DMAMUX1\_Channel7}}
\index{DMAMUX1\_Channel7@{DMAMUX1\_Channel7}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DMAMUX1\_Channel7}{DMAMUX1\_Channel7}}
{\footnotesize\ttfamily \#define DMAMUX1\+\_\+\+Channel7~((\mbox{\hyperlink{structDMAMUX__Channel__TypeDef}{DMAMUX\+\_\+\+Channel\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group__Peripheral__memory__map_ga38225a2055253723093e66e32a25e00c}{DMAMUX1\+\_\+\+Channel7\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32wl55xx_8h_source_l01128}{1128}} of file \mbox{\hyperlink{stm32wl55xx_8h_source}{stm32wl55xx.\+h}}.

\Hypertarget{group__Peripheral__declaration_ga29fb28f3d90e2c13003e5d585e95b4e8}\label{group__Peripheral__declaration_ga29fb28f3d90e2c13003e5d585e95b4e8} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!DMAMUX1\_Channel8@{DMAMUX1\_Channel8}}
\index{DMAMUX1\_Channel8@{DMAMUX1\_Channel8}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DMAMUX1\_Channel8}{DMAMUX1\_Channel8}}
{\footnotesize\ttfamily \#define DMAMUX1\+\_\+\+Channel8~((\mbox{\hyperlink{structDMAMUX__Channel__TypeDef}{DMAMUX\+\_\+\+Channel\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group__Peripheral__memory__map_ga4f3d7c0ebfb1d798029a9a7f0f11618d}{DMAMUX1\+\_\+\+Channel8\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32wl55xx_8h_source_l01129}{1129}} of file \mbox{\hyperlink{stm32wl55xx_8h_source}{stm32wl55xx.\+h}}.

\Hypertarget{group__Peripheral__declaration_ga07a529ccb51fd00980bb4ac4ff2908c6}\label{group__Peripheral__declaration_ga07a529ccb51fd00980bb4ac4ff2908c6} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!DMAMUX1\_Channel9@{DMAMUX1\_Channel9}}
\index{DMAMUX1\_Channel9@{DMAMUX1\_Channel9}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DMAMUX1\_Channel9}{DMAMUX1\_Channel9}}
{\footnotesize\ttfamily \#define DMAMUX1\+\_\+\+Channel9~((\mbox{\hyperlink{structDMAMUX__Channel__TypeDef}{DMAMUX\+\_\+\+Channel\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group__Peripheral__memory__map_ga29c77dd6518f0a81a48b9fa8d2ffb2a2}{DMAMUX1\+\_\+\+Channel9\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32wl55xx_8h_source_l01130}{1130}} of file \mbox{\hyperlink{stm32wl55xx_8h_source}{stm32wl55xx.\+h}}.

\Hypertarget{group__Peripheral__declaration_gaa3bf9725a03595373c83946d3666174a}\label{group__Peripheral__declaration_gaa3bf9725a03595373c83946d3666174a} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!DMAMUX1\_ChannelStatus@{DMAMUX1\_ChannelStatus}}
\index{DMAMUX1\_ChannelStatus@{DMAMUX1\_ChannelStatus}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DMAMUX1\_ChannelStatus}{DMAMUX1\_ChannelStatus}}
{\footnotesize\ttfamily \#define DMAMUX1\+\_\+\+Channel\+Status~((\mbox{\hyperlink{structDMAMUX__ChannelStatus__TypeDef}{DMAMUX\+\_\+\+Channel\+Status\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group__Peripheral__memory__map_ga1c159f60f321afdf7871dbe5a13a33c6}{DMAMUX1\+\_\+\+Channel\+Status\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32wl55xx_8h_source_l01141}{1141}} of file \mbox{\hyperlink{stm32wl55xx_8h_source}{stm32wl55xx.\+h}}.

\Hypertarget{group__Peripheral__declaration_ga7f2de783aee1e5411ae43f2e59dc49d6}\label{group__Peripheral__declaration_ga7f2de783aee1e5411ae43f2e59dc49d6} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!DMAMUX1\_RequestGenerator0@{DMAMUX1\_RequestGenerator0}}
\index{DMAMUX1\_RequestGenerator0@{DMAMUX1\_RequestGenerator0}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DMAMUX1\_RequestGenerator0}{DMAMUX1\_RequestGenerator0}}
{\footnotesize\ttfamily \#define DMAMUX1\+\_\+\+Request\+Generator0~((\mbox{\hyperlink{structDMAMUX__RequestGen__TypeDef}{DMAMUX\+\_\+\+Request\+Gen\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group__Peripheral__memory__map_ga4a6cd371ee5ca30425ba4670566910f7}{DMAMUX1\+\_\+\+Request\+Generator0\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32wl55xx_8h_source_l01136}{1136}} of file \mbox{\hyperlink{stm32wl55xx_8h_source}{stm32wl55xx.\+h}}.

\Hypertarget{group__Peripheral__declaration_ga83e88aa28c950544c6ebf1abb20c373d}\label{group__Peripheral__declaration_ga83e88aa28c950544c6ebf1abb20c373d} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!DMAMUX1\_RequestGenerator1@{DMAMUX1\_RequestGenerator1}}
\index{DMAMUX1\_RequestGenerator1@{DMAMUX1\_RequestGenerator1}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DMAMUX1\_RequestGenerator1}{DMAMUX1\_RequestGenerator1}}
{\footnotesize\ttfamily \#define DMAMUX1\+\_\+\+Request\+Generator1~((\mbox{\hyperlink{structDMAMUX__RequestGen__TypeDef}{DMAMUX\+\_\+\+Request\+Gen\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group__Peripheral__memory__map_gae504e59cfd5eaf11893a1e70a8c99447}{DMAMUX1\+\_\+\+Request\+Generator1\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32wl55xx_8h_source_l01137}{1137}} of file \mbox{\hyperlink{stm32wl55xx_8h_source}{stm32wl55xx.\+h}}.

\Hypertarget{group__Peripheral__declaration_ga1450a8de2768f65e97bf6df9d4cecb4a}\label{group__Peripheral__declaration_ga1450a8de2768f65e97bf6df9d4cecb4a} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!DMAMUX1\_RequestGenerator2@{DMAMUX1\_RequestGenerator2}}
\index{DMAMUX1\_RequestGenerator2@{DMAMUX1\_RequestGenerator2}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DMAMUX1\_RequestGenerator2}{DMAMUX1\_RequestGenerator2}}
{\footnotesize\ttfamily \#define DMAMUX1\+\_\+\+Request\+Generator2~((\mbox{\hyperlink{structDMAMUX__RequestGen__TypeDef}{DMAMUX\+\_\+\+Request\+Gen\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group__Peripheral__memory__map_gac7a406e4df5814aebf7a241f2f8695c0}{DMAMUX1\+\_\+\+Request\+Generator2\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32wl55xx_8h_source_l01138}{1138}} of file \mbox{\hyperlink{stm32wl55xx_8h_source}{stm32wl55xx.\+h}}.

\Hypertarget{group__Peripheral__declaration_ga8a66bf5b6f1c6303f622ab091dcce796}\label{group__Peripheral__declaration_ga8a66bf5b6f1c6303f622ab091dcce796} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!DMAMUX1\_RequestGenerator3@{DMAMUX1\_RequestGenerator3}}
\index{DMAMUX1\_RequestGenerator3@{DMAMUX1\_RequestGenerator3}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DMAMUX1\_RequestGenerator3}{DMAMUX1\_RequestGenerator3}}
{\footnotesize\ttfamily \#define DMAMUX1\+\_\+\+Request\+Generator3~((\mbox{\hyperlink{structDMAMUX__RequestGen__TypeDef}{DMAMUX\+\_\+\+Request\+Gen\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group__Peripheral__memory__map_gaf6bfb649f38140a0b8b845a57b7ff867}{DMAMUX1\+\_\+\+Request\+Generator3\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32wl55xx_8h_source_l01139}{1139}} of file \mbox{\hyperlink{stm32wl55xx_8h_source}{stm32wl55xx.\+h}}.

\Hypertarget{group__Peripheral__declaration_ga6c9a2e5335db4ae71ef7c2536fcf97b3}\label{group__Peripheral__declaration_ga6c9a2e5335db4ae71ef7c2536fcf97b3} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!DMAMUX1\_RequestGenStatus@{DMAMUX1\_RequestGenStatus}}
\index{DMAMUX1\_RequestGenStatus@{DMAMUX1\_RequestGenStatus}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DMAMUX1\_RequestGenStatus}{DMAMUX1\_RequestGenStatus}}
{\footnotesize\ttfamily \#define DMAMUX1\+\_\+\+Request\+Gen\+Status~((\mbox{\hyperlink{structDMAMUX__RequestGenStatus__TypeDef}{DMAMUX\+\_\+\+Request\+Gen\+Status\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group__Peripheral__memory__map_ga657882d8c743486033ac4d766d7c782e}{DMAMUX1\+\_\+\+Request\+Gen\+Status\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32wl55xx_8h_source_l01142}{1142}} of file \mbox{\hyperlink{stm32wl55xx_8h_source}{stm32wl55xx.\+h}}.

\Hypertarget{group__Peripheral__declaration_ga9189e770cd9b63dadd36683eb9843cac}\label{group__Peripheral__declaration_ga9189e770cd9b63dadd36683eb9843cac} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!EXTI@{EXTI}}
\index{EXTI@{EXTI}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{EXTI}{EXTI}}
{\footnotesize\ttfamily \#define EXTI~((\mbox{\hyperlink{structEXTI__TypeDef}{EXTI\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group__Peripheral__memory__map_ga87371508b3bcdcd98cd1ec629be29061}{EXTI\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32wl55xx_8h_source_l01155}{1155}} of file \mbox{\hyperlink{stm32wl55xx_8h_source}{stm32wl55xx.\+h}}.

\Hypertarget{group__Peripheral__declaration_ga844ea28ba1e0a5a0e497f16b61ea306b}\label{group__Peripheral__declaration_ga844ea28ba1e0a5a0e497f16b61ea306b} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!FLASH@{FLASH}}
\index{FLASH@{FLASH}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{FLASH}{FLASH}}
{\footnotesize\ttfamily \#define FLASH~((\mbox{\hyperlink{structFLASH__TypeDef}{FLASH\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group__Peripheral__memory__map_ga8311d9a635d57a643676ca37bf461dd3}{FLASH\+\_\+\+REG\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32wl55xx_8h_source_l01169}{1169}} of file \mbox{\hyperlink{stm32wl55xx_8h_source}{stm32wl55xx.\+h}}.

\Hypertarget{group__Peripheral__declaration_gac485358099728ddae050db37924dd6b7}\label{group__Peripheral__declaration_gac485358099728ddae050db37924dd6b7} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!GPIOA@{GPIOA}}
\index{GPIOA@{GPIOA}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{GPIOA}{GPIOA}}
{\footnotesize\ttfamily \#define GPIOA~((\mbox{\hyperlink{structGPIO__TypeDef}{GPIO\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group__Peripheral__memory__map_gad7723846cc5db8e43a44d78cf21f6efa}{GPIOA\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32wl55xx_8h_source_l01147}{1147}} of file \mbox{\hyperlink{stm32wl55xx_8h_source}{stm32wl55xx.\+h}}.

\Hypertarget{group__Peripheral__declaration_ga68b66ac73be4c836db878a42e1fea3cd}\label{group__Peripheral__declaration_ga68b66ac73be4c836db878a42e1fea3cd} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!GPIOB@{GPIOB}}
\index{GPIOB@{GPIOB}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{GPIOB}{GPIOB}}
{\footnotesize\ttfamily \#define GPIOB~((\mbox{\hyperlink{structGPIO__TypeDef}{GPIO\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group__Peripheral__memory__map_gac944a89eb789000ece920c0f89cb6a68}{GPIOB\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32wl55xx_8h_source_l01148}{1148}} of file \mbox{\hyperlink{stm32wl55xx_8h_source}{stm32wl55xx.\+h}}.

\Hypertarget{group__Peripheral__declaration_ga2dca03332d620196ba943bc2346eaa08}\label{group__Peripheral__declaration_ga2dca03332d620196ba943bc2346eaa08} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!GPIOC@{GPIOC}}
\index{GPIOC@{GPIOC}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{GPIOC}{GPIOC}}
{\footnotesize\ttfamily \#define GPIOC~((\mbox{\hyperlink{structGPIO__TypeDef}{GPIO\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group__Peripheral__memory__map_ga26f267dc35338eef219544c51f1e6b3f}{GPIOC\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32wl55xx_8h_source_l01149}{1149}} of file \mbox{\hyperlink{stm32wl55xx_8h_source}{stm32wl55xx.\+h}}.

\Hypertarget{group__Peripheral__declaration_gadeacbb43ae86c879945afe98c679b285}\label{group__Peripheral__declaration_gadeacbb43ae86c879945afe98c679b285} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!GPIOH@{GPIOH}}
\index{GPIOH@{GPIOH}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{GPIOH}{GPIOH}}
{\footnotesize\ttfamily \#define GPIOH~((\mbox{\hyperlink{structGPIO__TypeDef}{GPIO\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group__Peripheral__memory__map_gaee4716389f3a1c727495375b76645608}{GPIOH\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32wl55xx_8h_source_l01150}{1150}} of file \mbox{\hyperlink{stm32wl55xx_8h_source}{stm32wl55xx.\+h}}.

\Hypertarget{group__Peripheral__declaration_gaf31b243788cdeb832318f5faf20e8acb}\label{group__Peripheral__declaration_gaf31b243788cdeb832318f5faf20e8acb} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!GTZC\_TZIC@{GTZC\_TZIC}}
\index{GTZC\_TZIC@{GTZC\_TZIC}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{GTZC\_TZIC}{GTZC\_TZIC}}
{\footnotesize\ttfamily \#define GTZC\+\_\+\+TZIC~((\mbox{\hyperlink{structGTZC__TZIC__TypeDef}{GTZC\+\_\+\+TZIC\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group__Peripheral__memory__map_ga4a35a8d3629e4520a391715d23b1ba34}{GTZC\+\_\+\+TZIC\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32wl55xx_8h_source_l01171}{1171}} of file \mbox{\hyperlink{stm32wl55xx_8h_source}{stm32wl55xx.\+h}}.

\Hypertarget{group__Peripheral__declaration_gaf62df81298d4766de5e0524d112eed67}\label{group__Peripheral__declaration_gaf62df81298d4766de5e0524d112eed67} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!GTZC\_TZSC@{GTZC\_TZSC}}
\index{GTZC\_TZSC@{GTZC\_TZSC}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{GTZC\_TZSC}{GTZC\_TZSC}}
{\footnotesize\ttfamily \#define GTZC\+\_\+\+TZSC~((\mbox{\hyperlink{structGTZC__TZSC__TypeDef}{GTZC\+\_\+\+TZSC\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group__Peripheral__memory__map_gaee52ff501f1597677d8b5bae1e366b79}{GTZC\+\_\+\+TZSC\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32wl55xx_8h_source_l01170}{1170}} of file \mbox{\hyperlink{stm32wl55xx_8h_source}{stm32wl55xx.\+h}}.

\Hypertarget{group__Peripheral__declaration_gaede09ab1497537af0a0ec19da6d5e5be}\label{group__Peripheral__declaration_gaede09ab1497537af0a0ec19da6d5e5be} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!HSEM@{HSEM}}
\index{HSEM@{HSEM}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{HSEM}{HSEM}}
{\footnotesize\ttfamily \#define HSEM~((\mbox{\hyperlink{structHSEM__TypeDef}{HSEM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group__Peripheral__memory__map_ga9e052bfbb418ce4602669e714acd0c78}{HSEM\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32wl55xx_8h_source_l01162}{1162}} of file \mbox{\hyperlink{stm32wl55xx_8h_source}{stm32wl55xx.\+h}}.

\Hypertarget{group__Peripheral__declaration_gaed3d1a19416a1229032480d71c32398a}\label{group__Peripheral__declaration_gaed3d1a19416a1229032480d71c32398a} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!HSEM\_COMMON@{HSEM\_COMMON}}
\index{HSEM\_COMMON@{HSEM\_COMMON}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{HSEM\_COMMON}{HSEM\_COMMON}}
{\footnotesize\ttfamily \#define HSEM\+\_\+\+COMMON~((\mbox{\hyperlink{structHSEM__Common__TypeDef}{HSEM\+\_\+\+Common\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) (\mbox{\hyperlink{group__Peripheral__memory__map_ga9e052bfbb418ce4602669e714acd0c78}{HSEM\+\_\+\+BASE}} + 0x100U))}



Definition at line \mbox{\hyperlink{stm32wl55xx_8h_source_l01166}{1166}} of file \mbox{\hyperlink{stm32wl55xx_8h_source}{stm32wl55xx.\+h}}.

\Hypertarget{group__Peripheral__declaration_gab45d257574da6fe1f091cc45b7eda6cc}\label{group__Peripheral__declaration_gab45d257574da6fe1f091cc45b7eda6cc} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!I2C1@{I2C1}}
\index{I2C1@{I2C1}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{I2C1}{I2C1}}
{\footnotesize\ttfamily \#define I2\+C1~((\mbox{\hyperlink{structI2C__TypeDef}{I2\+C\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group__Peripheral__memory__map_gacd72dbffb1738ca87c838545c4eb85a3}{I2\+C1\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32wl55xx_8h_source_l01080}{1080}} of file \mbox{\hyperlink{stm32wl55xx_8h_source}{stm32wl55xx.\+h}}.

\Hypertarget{group__Peripheral__declaration_gafa60ac20c1921ef1002083bb3e1f5d16}\label{group__Peripheral__declaration_gafa60ac20c1921ef1002083bb3e1f5d16} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!I2C2@{I2C2}}
\index{I2C2@{I2C2}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{I2C2}{I2C2}}
{\footnotesize\ttfamily \#define I2\+C2~((\mbox{\hyperlink{structI2C__TypeDef}{I2\+C\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group__Peripheral__memory__map_ga04bda70f25c795fb79f163b633ad4a5d}{I2\+C2\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32wl55xx_8h_source_l01081}{1081}} of file \mbox{\hyperlink{stm32wl55xx_8h_source}{stm32wl55xx.\+h}}.

\Hypertarget{group__Peripheral__declaration_ga1489b37ed2bca9d9c659119590583bda}\label{group__Peripheral__declaration_ga1489b37ed2bca9d9c659119590583bda} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!I2C3@{I2C3}}
\index{I2C3@{I2C3}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{I2C3}{I2C3}}
{\footnotesize\ttfamily \#define I2\+C3~((\mbox{\hyperlink{structI2C__TypeDef}{I2\+C\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group__Peripheral__memory__map_ga4e8b9198748235a1729e1e8f8f24983b}{I2\+C3\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32wl55xx_8h_source_l01082}{1082}} of file \mbox{\hyperlink{stm32wl55xx_8h_source}{stm32wl55xx.\+h}}.

\Hypertarget{group__Peripheral__declaration_ga3cf4a942a0f57a11ab00e32fa4056a86}\label{group__Peripheral__declaration_ga3cf4a942a0f57a11ab00e32fa4056a86} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!IPCC@{IPCC}}
\index{IPCC@{IPCC}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{IPCC}{IPCC}}
{\footnotesize\ttfamily \#define IPCC~((\mbox{\hyperlink{structIPCC__TypeDef}{IPCC\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group__Peripheral__memory__map_ga72f043283fdab6151718bdb9a5adf163}{IPCC\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32wl55xx_8h_source_l01156}{1156}} of file \mbox{\hyperlink{stm32wl55xx_8h_source}{stm32wl55xx.\+h}}.

\Hypertarget{group__Peripheral__declaration_ga84373f4102fac9867ef4502dd1e51da6}\label{group__Peripheral__declaration_ga84373f4102fac9867ef4502dd1e51da6} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!IPCC\_C1@{IPCC\_C1}}
\index{IPCC\_C1@{IPCC\_C1}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{IPCC\_C1}{IPCC\_C1}}
{\footnotesize\ttfamily \#define IPCC\+\_\+\+C1~((\mbox{\hyperlink{structIPCC__CommonTypeDef}{IPCC\+\_\+\+Common\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group__Peripheral__memory__map_ga72f043283fdab6151718bdb9a5adf163}{IPCC\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32wl55xx_8h_source_l01157}{1157}} of file \mbox{\hyperlink{stm32wl55xx_8h_source}{stm32wl55xx.\+h}}.

\Hypertarget{group__Peripheral__declaration_ga4b95c5f87931d83a2a6cf8d41e627bd7}\label{group__Peripheral__declaration_ga4b95c5f87931d83a2a6cf8d41e627bd7} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!IPCC\_C2@{IPCC\_C2}}
\index{IPCC\_C2@{IPCC\_C2}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{IPCC\_C2}{IPCC\_C2}}
{\footnotesize\ttfamily \#define IPCC\+\_\+\+C2~((\mbox{\hyperlink{structIPCC__CommonTypeDef}{IPCC\+\_\+\+Common\+Type\+Def}} \texorpdfstring{$\ast$}{*}) (\mbox{\hyperlink{group__Peripheral__memory__map_ga72f043283fdab6151718bdb9a5adf163}{IPCC\+\_\+\+BASE}} + 0x10U))}



Definition at line \mbox{\hyperlink{stm32wl55xx_8h_source_l01158}{1158}} of file \mbox{\hyperlink{stm32wl55xx_8h_source}{stm32wl55xx.\+h}}.

\Hypertarget{group__Peripheral__declaration_gad16b79dd94ee85d261d08a8ee94187e7}\label{group__Peripheral__declaration_gad16b79dd94ee85d261d08a8ee94187e7} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!IWDG@{IWDG}}
\index{IWDG@{IWDG}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{IWDG}{IWDG}}
{\footnotesize\ttfamily \#define IWDG~((\mbox{\hyperlink{structIWDG__TypeDef}{IWDG\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group__Peripheral__memory__map_ga8543ee4997296af5536b007cd4748f55}{IWDG\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32wl55xx_8h_source_l01072}{1072}} of file \mbox{\hyperlink{stm32wl55xx_8h_source}{stm32wl55xx.\+h}}.

\Hypertarget{group__Peripheral__declaration_ga02dc619f9b5ac74c5b90f1d17560d16a}\label{group__Peripheral__declaration_ga02dc619f9b5ac74c5b90f1d17560d16a} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!LPTIM1@{LPTIM1}}
\index{LPTIM1@{LPTIM1}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{LPTIM1}{LPTIM1}}
{\footnotesize\ttfamily \#define LPTIM1~((\mbox{\hyperlink{structLPTIM__TypeDef}{LPTIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group__Peripheral__memory__map_ga012ceb003fbb615eedb39a8d7f31c9c6}{LPTIM1\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32wl55xx_8h_source_l01075}{1075}} of file \mbox{\hyperlink{stm32wl55xx_8h_source}{stm32wl55xx.\+h}}.

\Hypertarget{group__Peripheral__declaration_ga43f2e57fca0162644dc98f485da13ce6}\label{group__Peripheral__declaration_ga43f2e57fca0162644dc98f485da13ce6} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!LPTIM2@{LPTIM2}}
\index{LPTIM2@{LPTIM2}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{LPTIM2}{LPTIM2}}
{\footnotesize\ttfamily \#define LPTIM2~((\mbox{\hyperlink{structLPTIM__TypeDef}{LPTIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group__Peripheral__memory__map_ga74dc5e8a0008c0e16598591753b71b17}{LPTIM2\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32wl55xx_8h_source_l01076}{1076}} of file \mbox{\hyperlink{stm32wl55xx_8h_source}{stm32wl55xx.\+h}}.

\Hypertarget{group__Peripheral__declaration_gaec5cb56d1bbc188449989449990ab38d}\label{group__Peripheral__declaration_gaec5cb56d1bbc188449989449990ab38d} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!LPTIM3@{LPTIM3}}
\index{LPTIM3@{LPTIM3}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{LPTIM3}{LPTIM3}}
{\footnotesize\ttfamily \#define LPTIM3~((\mbox{\hyperlink{structLPTIM__TypeDef}{LPTIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group__Peripheral__memory__map_ga5cd6c66f06ccfbce4fe7d28d1839a23d}{LPTIM3\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32wl55xx_8h_source_l01077}{1077}} of file \mbox{\hyperlink{stm32wl55xx_8h_source}{stm32wl55xx.\+h}}.

\Hypertarget{group__Peripheral__declaration_ga73eb37d103f4e4f2d18ec3d3f5208ab9}\label{group__Peripheral__declaration_ga73eb37d103f4e4f2d18ec3d3f5208ab9} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!LPUART1@{LPUART1}}
\index{LPUART1@{LPUART1}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{LPUART1}{LPUART1}}
{\footnotesize\ttfamily \#define LPUART1~((\mbox{\hyperlink{structUSART__TypeDef}{USART\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group__Peripheral__memory__map_ga42584c807077cea9525819eaf29c7e34}{LPUART1\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32wl55xx_8h_source_l01085}{1085}} of file \mbox{\hyperlink{stm32wl55xx_8h_source}{stm32wl55xx.\+h}}.

\Hypertarget{group__Peripheral__declaration_ga1a9e163bcec0f01c07cc900db2a85642}\label{group__Peripheral__declaration_ga1a9e163bcec0f01c07cc900db2a85642} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!PKA@{PKA}}
\index{PKA@{PKA}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{PKA}{PKA}}
{\footnotesize\ttfamily \#define PKA~((\mbox{\hyperlink{structPKA__TypeDef}{PKA\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group__Peripheral__memory__map_ga7399e83ebf73f4bb138963d04eb9e2bc}{PKA\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32wl55xx_8h_source_l01168}{1168}} of file \mbox{\hyperlink{stm32wl55xx_8h_source}{stm32wl55xx.\+h}}.

\Hypertarget{group__Peripheral__declaration_ga04651c526497822a859942b928e57f8e}\label{group__Peripheral__declaration_ga04651c526497822a859942b928e57f8e} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!PWR@{PWR}}
\index{PWR@{PWR}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{PWR}{PWR}}
{\footnotesize\ttfamily \#define PWR~((\mbox{\hyperlink{structPWR__TypeDef}{PWR\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group__Peripheral__memory__map_gac691ec23dace8b7a649a25acb110217a}{PWR\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32wl55xx_8h_source_l01160}{1160}} of file \mbox{\hyperlink{stm32wl55xx_8h_source}{stm32wl55xx.\+h}}.

\Hypertarget{group__Peripheral__declaration_ga74944438a086975793d26ae48d5882d4}\label{group__Peripheral__declaration_ga74944438a086975793d26ae48d5882d4} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!RCC@{RCC}}
\index{RCC@{RCC}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{RCC}{RCC}}
{\footnotesize\ttfamily \#define RCC~((\mbox{\hyperlink{structRCC__TypeDef}{RCC\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group__Peripheral__memory__map_ga0e681b03f364532055d88f63fec0d99d}{RCC\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32wl55xx_8h_source_l01159}{1159}} of file \mbox{\hyperlink{stm32wl55xx_8h_source}{stm32wl55xx.\+h}}.

\Hypertarget{group__Peripheral__declaration_ga5b0885b8b55bbc13691092b704d9309f}\label{group__Peripheral__declaration_ga5b0885b8b55bbc13691092b704d9309f} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!RNG@{RNG}}
\index{RNG@{RNG}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{RNG}{RNG}}
{\footnotesize\ttfamily \#define RNG~((\mbox{\hyperlink{structRNG__TypeDef}{RNG\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group__Peripheral__memory__map_gab92662976cfe62457141e5b4f83d541c}{RNG\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32wl55xx_8h_source_l01161}{1161}} of file \mbox{\hyperlink{stm32wl55xx_8h_source}{stm32wl55xx.\+h}}.

\Hypertarget{group__Peripheral__declaration_ga5359a088f5d8b20ce74d920e46059304}\label{group__Peripheral__declaration_ga5359a088f5d8b20ce74d920e46059304} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!RTC@{RTC}}
\index{RTC@{RTC}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{RTC}{RTC}}
{\footnotesize\ttfamily \#define RTC~((\mbox{\hyperlink{structRTC__TypeDef}{RTC\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group__Peripheral__memory__map_ga4265e665d56225412e57a61d87417022}{RTC\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32wl55xx_8h_source_l01078}{1078}} of file \mbox{\hyperlink{stm32wl55xx_8h_source}{stm32wl55xx.\+h}}.

\Hypertarget{group__Peripheral__declaration_gad483be344a28ac800be8f03654a9612f}\label{group__Peripheral__declaration_gad483be344a28ac800be8f03654a9612f} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!SPI1@{SPI1}}
\index{SPI1@{SPI1}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{SPI1}{SPI1}}
{\footnotesize\ttfamily \#define SPI1~((\mbox{\hyperlink{structSPI__TypeDef}{SPI\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group__Peripheral__memory__map_ga50cd8b47929f18b05efbd0f41253bf8d}{SPI1\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32wl55xx_8h_source_l01094}{1094}} of file \mbox{\hyperlink{stm32wl55xx_8h_source}{stm32wl55xx.\+h}}.

\Hypertarget{group__Peripheral__declaration_gaf2c3d8ce359dcfbb2261e07ed42af72b}\label{group__Peripheral__declaration_gaf2c3d8ce359dcfbb2261e07ed42af72b} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!SPI2@{SPI2}}
\index{SPI2@{SPI2}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{SPI2}{SPI2}}
{\footnotesize\ttfamily \#define SPI2~((\mbox{\hyperlink{structSPI__TypeDef}{SPI\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group__Peripheral__memory__map_gac3e357b4c25106ed375fb1affab6bb86}{SPI2\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32wl55xx_8h_source_l01079}{1079}} of file \mbox{\hyperlink{stm32wl55xx_8h_source}{stm32wl55xx.\+h}}.

\Hypertarget{group__Peripheral__declaration_ga0b2c09e52de41b2ddeec0e1d7830ce70}\label{group__Peripheral__declaration_ga0b2c09e52de41b2ddeec0e1d7830ce70} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!SUBGHZSPI@{SUBGHZSPI}}
\index{SUBGHZSPI@{SUBGHZSPI}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{SUBGHZSPI}{SUBGHZSPI}}
{\footnotesize\ttfamily \#define SUBGHZSPI~((\mbox{\hyperlink{structSPI__TypeDef}{SPI\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group__Peripheral__memory__map_ga5b6f2197329ce798974feb54043f53c7}{SUBGHZSPI\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32wl55xx_8h_source_l01174}{1174}} of file \mbox{\hyperlink{stm32wl55xx_8h_source}{stm32wl55xx.\+h}}.

\Hypertarget{group__Peripheral__declaration_ga3c833fe1c486cb62250ccbca32899cb8}\label{group__Peripheral__declaration_ga3c833fe1c486cb62250ccbca32899cb8} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!SYSCFG@{SYSCFG}}
\index{SYSCFG@{SYSCFG}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{SYSCFG}{SYSCFG}}
{\footnotesize\ttfamily \#define SYSCFG~((\mbox{\hyperlink{structSYSCFG__TypeDef}{SYSCFG\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group__Peripheral__memory__map_ga62246020bf3b34b6a4d8d0e84ec79d3d}{SYSCFG\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32wl55xx_8h_source_l01088}{1088}} of file \mbox{\hyperlink{stm32wl55xx_8h_source}{stm32wl55xx.\+h}}.

\Hypertarget{group__Peripheral__declaration_gad3c4110792684d6735dab4cd8d25d5e6}\label{group__Peripheral__declaration_gad3c4110792684d6735dab4cd8d25d5e6} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!TAMP@{TAMP}}
\index{TAMP@{TAMP}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{TAMP}{TAMP}}
{\footnotesize\ttfamily \#define TAMP~((\mbox{\hyperlink{structTAMP__TypeDef}{TAMP\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group__Peripheral__memory__map_gab6c536f4e63f5f710948483a0ed95e0d}{TAMP\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32wl55xx_8h_source_l01083}{1083}} of file \mbox{\hyperlink{stm32wl55xx_8h_source}{stm32wl55xx.\+h}}.

\Hypertarget{group__Peripheral__declaration_ga2e87451fea8dc9380056d3cfc5ed81fb}\label{group__Peripheral__declaration_ga2e87451fea8dc9380056d3cfc5ed81fb} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!TIM1@{TIM1}}
\index{TIM1@{TIM1}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{TIM1}{TIM1}}
{\footnotesize\ttfamily \#define TIM1~((\mbox{\hyperlink{structTIM__TypeDef}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group__Peripheral__memory__map_gaf8aa324ca5011b8173ab16585ed7324a}{TIM1\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32wl55xx_8h_source_l01093}{1093}} of file \mbox{\hyperlink{stm32wl55xx_8h_source}{stm32wl55xx.\+h}}.

\Hypertarget{group__Peripheral__declaration_ga73ec606e7dacf17e18c661e8ff8c7c8d}\label{group__Peripheral__declaration_ga73ec606e7dacf17e18c661e8ff8c7c8d} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!TIM16@{TIM16}}
\index{TIM16@{TIM16}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{TIM16}{TIM16}}
{\footnotesize\ttfamily \#define TIM16~((\mbox{\hyperlink{structTIM__TypeDef}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group__Peripheral__memory__map_ga16c97093a531d763b0794c3e6d09e1bf}{TIM16\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32wl55xx_8h_source_l01097}{1097}} of file \mbox{\hyperlink{stm32wl55xx_8h_source}{stm32wl55xx.\+h}}.

\Hypertarget{group__Peripheral__declaration_ga65aea6c8b36439e44ad6cde0e6891aab}\label{group__Peripheral__declaration_ga65aea6c8b36439e44ad6cde0e6891aab} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!TIM17@{TIM17}}
\index{TIM17@{TIM17}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{TIM17}{TIM17}}
{\footnotesize\ttfamily \#define TIM17~((\mbox{\hyperlink{structTIM__TypeDef}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group__Peripheral__memory__map_gaffbedbe30e8c4cffdea326d6c1800574}{TIM17\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32wl55xx_8h_source_l01098}{1098}} of file \mbox{\hyperlink{stm32wl55xx_8h_source}{stm32wl55xx.\+h}}.

\Hypertarget{group__Peripheral__declaration_ga3cfac9f2e43673f790f8668d48b4b92b}\label{group__Peripheral__declaration_ga3cfac9f2e43673f790f8668d48b4b92b} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!TIM2@{TIM2}}
\index{TIM2@{TIM2}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{TIM2}{TIM2}}
{\footnotesize\ttfamily \#define TIM2~((\mbox{\hyperlink{structTIM__TypeDef}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group__Peripheral__memory__map_ga00d0fe6ad532ab32f0f81cafca8d3aa5}{TIM2\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32wl55xx_8h_source_l01071}{1071}} of file \mbox{\hyperlink{stm32wl55xx_8h_source}{stm32wl55xx.\+h}}.

\Hypertarget{group__Peripheral__declaration_ga92871691058ff7ccffd7635930cb08da}\label{group__Peripheral__declaration_ga92871691058ff7ccffd7635930cb08da} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!USART1@{USART1}}
\index{USART1@{USART1}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{USART1}{USART1}}
{\footnotesize\ttfamily \#define USART1~((\mbox{\hyperlink{structUSART__TypeDef}{USART\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group__Peripheral__memory__map_ga86162ab3f740db9026c1320d46938b4d}{USART1\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32wl55xx_8h_source_l01099}{1099}} of file \mbox{\hyperlink{stm32wl55xx_8h_source}{stm32wl55xx.\+h}}.

\Hypertarget{group__Peripheral__declaration_gaf114a9eab03ca08a6fb720e511595930}\label{group__Peripheral__declaration_gaf114a9eab03ca08a6fb720e511595930} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!USART2@{USART2}}
\index{USART2@{USART2}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{USART2}{USART2}}
{\footnotesize\ttfamily \#define USART2~((\mbox{\hyperlink{structUSART__TypeDef}{USART\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group__Peripheral__memory__map_gade83162a04bca0b15b39018a8e8ec090}{USART2\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32wl55xx_8h_source_l01084}{1084}} of file \mbox{\hyperlink{stm32wl55xx_8h_source}{stm32wl55xx.\+h}}.

\Hypertarget{group__Peripheral__declaration_ga1446a32e57e1b1cfa1683494561a5b2f}\label{group__Peripheral__declaration_ga1446a32e57e1b1cfa1683494561a5b2f} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!VREFBUF@{VREFBUF}}
\index{VREFBUF@{VREFBUF}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{VREFBUF}{VREFBUF}}
{\footnotesize\ttfamily \#define VREFBUF~((\mbox{\hyperlink{structVREFBUF__TypeDef}{VREFBUF\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group__Peripheral__memory__map_ga206fcc501d1ab876346acc1a922f8dbe}{VREFBUF\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32wl55xx_8h_source_l01089}{1089}} of file \mbox{\hyperlink{stm32wl55xx_8h_source}{stm32wl55xx.\+h}}.

\Hypertarget{group__Peripheral__declaration_ga9821fd01757986612ddb8982e2fe27f1}\label{group__Peripheral__declaration_ga9821fd01757986612ddb8982e2fe27f1} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!WWDG@{WWDG}}
\index{WWDG@{WWDG}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{WWDG}{WWDG}}
{\footnotesize\ttfamily \#define WWDG~((\mbox{\hyperlink{structWWDG__TypeDef}{WWDG\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group__Peripheral__memory__map_ga9a5bf4728ab93dea5b569f5b972cbe62}{WWDG\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32wl55xx_8h_source_l01073}{1073}} of file \mbox{\hyperlink{stm32wl55xx_8h_source}{stm32wl55xx.\+h}}.

