Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Wed Oct  8 00:25:02 2025
| Host         : anumita running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file convolution_accelerator_timing_summary_routed.rpt -pb convolution_accelerator_timing_summary_routed.pb -rpx convolution_accelerator_timing_summary_routed.rpx -warn_on_violation
| Design       : convolution_accelerator
| Device       : 7k70t-fbv676
| Speed File   : -1  PRODUCTION 1.12 2017-02-17
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  27          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (19)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (19)
--------------------------------
 There are 19 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.899        0.000                      0                   38        0.164        0.000                      0                   38        4.600        0.000                       0                    23  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock    Waveform(ns)       Period(ns)      Frequency(MHz)
-----    ------------       ----------      --------------
sys_clk  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk             7.899        0.000                      0                   38        0.164        0.000                      0                   38        4.600        0.000                       0                    23  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk                     
(none)                      sys_clk       


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :            0  Failing Endpoints,  Worst Slack        7.899ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.164ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.600ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.899ns  (required time - arrival time)
  Source:                 cu/FSM_onehot_current_state_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cu/FSM_onehot_current_state_reg[0]/CE
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        1.710ns  (logic 0.332ns (19.418%)  route 1.378ns (80.582%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.454ns = ( 14.454 - 10.000 ) 
    Source Clock Delay      (SCD):    4.745ns
    Clock Pessimism Removal (CPR):    0.291ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.845     0.845 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.140     2.985    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.105 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.640     4.745    cu/clk_IBUF_BUFG
    SLICE_X0Y27          FDCE                                         r  cu/FSM_onehot_current_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y27          FDCE (Prop_fdce_C_Q)         0.269     5.014 r  cu/FSM_onehot_current_state_reg[3]/Q
                         net (fo=6, routed)           1.092     6.106    cu/Q[1]
    SLICE_X0Y27          LUT5 (Prop_lut5_I0_O)        0.063     6.169 r  cu/FSM_onehot_current_state[3]_i_1/O
                         net (fo=4, routed)           0.286     6.455    cu/FSM_onehot_current_state[3]_i_1_n_0
    SLICE_X0Y27          FDPE                                         r  cu/FSM_onehot_current_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    P23                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.769    10.769 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.040    12.809    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    12.922 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.532    14.454    cu/clk_IBUF_BUFG
    SLICE_X0Y27          FDPE                                         r  cu/FSM_onehot_current_state_reg[0]/C
                         clock pessimism              0.291    14.745    
                         clock uncertainty           -0.035    14.710    
    SLICE_X0Y27          FDPE (Setup_fdpe_C_CE)      -0.356    14.354    cu/FSM_onehot_current_state_reg[0]
  -------------------------------------------------------------------
                         required time                         14.354    
                         arrival time                          -6.455    
  -------------------------------------------------------------------
                         slack                                  7.899    

Slack (MET) :             7.899ns  (required time - arrival time)
  Source:                 cu/FSM_onehot_current_state_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cu/FSM_onehot_current_state_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        1.710ns  (logic 0.332ns (19.418%)  route 1.378ns (80.582%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.454ns = ( 14.454 - 10.000 ) 
    Source Clock Delay      (SCD):    4.745ns
    Clock Pessimism Removal (CPR):    0.291ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.845     0.845 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.140     2.985    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.105 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.640     4.745    cu/clk_IBUF_BUFG
    SLICE_X0Y27          FDCE                                         r  cu/FSM_onehot_current_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y27          FDCE (Prop_fdce_C_Q)         0.269     5.014 r  cu/FSM_onehot_current_state_reg[3]/Q
                         net (fo=6, routed)           1.092     6.106    cu/Q[1]
    SLICE_X0Y27          LUT5 (Prop_lut5_I0_O)        0.063     6.169 r  cu/FSM_onehot_current_state[3]_i_1/O
                         net (fo=4, routed)           0.286     6.455    cu/FSM_onehot_current_state[3]_i_1_n_0
    SLICE_X0Y27          FDCE                                         r  cu/FSM_onehot_current_state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    P23                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.769    10.769 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.040    12.809    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    12.922 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.532    14.454    cu/clk_IBUF_BUFG
    SLICE_X0Y27          FDCE                                         r  cu/FSM_onehot_current_state_reg[1]/C
                         clock pessimism              0.291    14.745    
                         clock uncertainty           -0.035    14.710    
    SLICE_X0Y27          FDCE (Setup_fdce_C_CE)      -0.356    14.354    cu/FSM_onehot_current_state_reg[1]
  -------------------------------------------------------------------
                         required time                         14.354    
                         arrival time                          -6.455    
  -------------------------------------------------------------------
                         slack                                  7.899    

Slack (MET) :             7.899ns  (required time - arrival time)
  Source:                 cu/FSM_onehot_current_state_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cu/FSM_onehot_current_state_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        1.710ns  (logic 0.332ns (19.418%)  route 1.378ns (80.582%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.454ns = ( 14.454 - 10.000 ) 
    Source Clock Delay      (SCD):    4.745ns
    Clock Pessimism Removal (CPR):    0.291ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.845     0.845 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.140     2.985    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.105 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.640     4.745    cu/clk_IBUF_BUFG
    SLICE_X0Y27          FDCE                                         r  cu/FSM_onehot_current_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y27          FDCE (Prop_fdce_C_Q)         0.269     5.014 r  cu/FSM_onehot_current_state_reg[3]/Q
                         net (fo=6, routed)           1.092     6.106    cu/Q[1]
    SLICE_X0Y27          LUT5 (Prop_lut5_I0_O)        0.063     6.169 r  cu/FSM_onehot_current_state[3]_i_1/O
                         net (fo=4, routed)           0.286     6.455    cu/FSM_onehot_current_state[3]_i_1_n_0
    SLICE_X0Y27          FDCE                                         r  cu/FSM_onehot_current_state_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    P23                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.769    10.769 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.040    12.809    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    12.922 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.532    14.454    cu/clk_IBUF_BUFG
    SLICE_X0Y27          FDCE                                         r  cu/FSM_onehot_current_state_reg[2]/C
                         clock pessimism              0.291    14.745    
                         clock uncertainty           -0.035    14.710    
    SLICE_X0Y27          FDCE (Setup_fdce_C_CE)      -0.356    14.354    cu/FSM_onehot_current_state_reg[2]
  -------------------------------------------------------------------
                         required time                         14.354    
                         arrival time                          -6.455    
  -------------------------------------------------------------------
                         slack                                  7.899    

Slack (MET) :             7.899ns  (required time - arrival time)
  Source:                 cu/FSM_onehot_current_state_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cu/FSM_onehot_current_state_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        1.710ns  (logic 0.332ns (19.418%)  route 1.378ns (80.582%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.454ns = ( 14.454 - 10.000 ) 
    Source Clock Delay      (SCD):    4.745ns
    Clock Pessimism Removal (CPR):    0.291ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.845     0.845 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.140     2.985    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.105 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.640     4.745    cu/clk_IBUF_BUFG
    SLICE_X0Y27          FDCE                                         r  cu/FSM_onehot_current_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y27          FDCE (Prop_fdce_C_Q)         0.269     5.014 r  cu/FSM_onehot_current_state_reg[3]/Q
                         net (fo=6, routed)           1.092     6.106    cu/Q[1]
    SLICE_X0Y27          LUT5 (Prop_lut5_I0_O)        0.063     6.169 r  cu/FSM_onehot_current_state[3]_i_1/O
                         net (fo=4, routed)           0.286     6.455    cu/FSM_onehot_current_state[3]_i_1_n_0
    SLICE_X0Y27          FDCE                                         r  cu/FSM_onehot_current_state_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    P23                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.769    10.769 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.040    12.809    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    12.922 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.532    14.454    cu/clk_IBUF_BUFG
    SLICE_X0Y27          FDCE                                         r  cu/FSM_onehot_current_state_reg[3]/C
                         clock pessimism              0.291    14.745    
                         clock uncertainty           -0.035    14.710    
    SLICE_X0Y27          FDCE (Setup_fdce_C_CE)      -0.356    14.354    cu/FSM_onehot_current_state_reg[3]
  -------------------------------------------------------------------
                         required time                         14.354    
                         arrival time                          -6.455    
  -------------------------------------------------------------------
                         slack                                  7.899    

Slack (MET) :             8.131ns  (required time - arrival time)
  Source:                 cu/FSM_onehot_current_state_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            patch_load_counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        1.357ns  (logic 0.334ns (24.621%)  route 1.023ns (75.379%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.454ns = ( 14.454 - 10.000 ) 
    Source Clock Delay      (SCD):    4.745ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.845     0.845 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.140     2.985    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.105 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.640     4.745    cu/clk_IBUF_BUFG
    SLICE_X0Y27          FDCE                                         r  cu/FSM_onehot_current_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y27          FDCE (Prop_fdce_C_Q)         0.269     5.014 r  cu/FSM_onehot_current_state_reg[3]/Q
                         net (fo=6, routed)           0.574     5.588    cu/Q[1]
    SLICE_X2Y27          LUT2 (Prop_lut2_I1_O)        0.065     5.653 r  cu/patch_load_counter[3]_i_1/O
                         net (fo=4, routed)           0.449     6.102    cu_n_4
    SLICE_X2Y27          FDRE                                         r  patch_load_counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    P23                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.769    10.769 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.040    12.809    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    12.922 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.532    14.454    clk_IBUF_BUFG
    SLICE_X2Y27          FDRE                                         r  patch_load_counter_reg[0]/C
                         clock pessimism              0.273    14.727    
                         clock uncertainty           -0.035    14.692    
    SLICE_X2Y27          FDRE (Setup_fdre_C_R)       -0.459    14.233    patch_load_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         14.233    
                         arrival time                          -6.102    
  -------------------------------------------------------------------
                         slack                                  8.131    

Slack (MET) :             8.131ns  (required time - arrival time)
  Source:                 cu/FSM_onehot_current_state_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            patch_load_counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        1.357ns  (logic 0.334ns (24.621%)  route 1.023ns (75.379%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.454ns = ( 14.454 - 10.000 ) 
    Source Clock Delay      (SCD):    4.745ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.845     0.845 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.140     2.985    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.105 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.640     4.745    cu/clk_IBUF_BUFG
    SLICE_X0Y27          FDCE                                         r  cu/FSM_onehot_current_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y27          FDCE (Prop_fdce_C_Q)         0.269     5.014 r  cu/FSM_onehot_current_state_reg[3]/Q
                         net (fo=6, routed)           0.574     5.588    cu/Q[1]
    SLICE_X2Y27          LUT2 (Prop_lut2_I1_O)        0.065     5.653 r  cu/patch_load_counter[3]_i_1/O
                         net (fo=4, routed)           0.449     6.102    cu_n_4
    SLICE_X2Y27          FDRE                                         r  patch_load_counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    P23                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.769    10.769 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.040    12.809    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    12.922 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.532    14.454    clk_IBUF_BUFG
    SLICE_X2Y27          FDRE                                         r  patch_load_counter_reg[1]/C
                         clock pessimism              0.273    14.727    
                         clock uncertainty           -0.035    14.692    
    SLICE_X2Y27          FDRE (Setup_fdre_C_R)       -0.459    14.233    patch_load_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         14.233    
                         arrival time                          -6.102    
  -------------------------------------------------------------------
                         slack                                  8.131    

Slack (MET) :             8.131ns  (required time - arrival time)
  Source:                 cu/FSM_onehot_current_state_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            patch_load_counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        1.357ns  (logic 0.334ns (24.621%)  route 1.023ns (75.379%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.454ns = ( 14.454 - 10.000 ) 
    Source Clock Delay      (SCD):    4.745ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.845     0.845 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.140     2.985    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.105 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.640     4.745    cu/clk_IBUF_BUFG
    SLICE_X0Y27          FDCE                                         r  cu/FSM_onehot_current_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y27          FDCE (Prop_fdce_C_Q)         0.269     5.014 r  cu/FSM_onehot_current_state_reg[3]/Q
                         net (fo=6, routed)           0.574     5.588    cu/Q[1]
    SLICE_X2Y27          LUT2 (Prop_lut2_I1_O)        0.065     5.653 r  cu/patch_load_counter[3]_i_1/O
                         net (fo=4, routed)           0.449     6.102    cu_n_4
    SLICE_X2Y27          FDRE                                         r  patch_load_counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    P23                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.769    10.769 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.040    12.809    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    12.922 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.532    14.454    clk_IBUF_BUFG
    SLICE_X2Y27          FDRE                                         r  patch_load_counter_reg[2]/C
                         clock pessimism              0.273    14.727    
                         clock uncertainty           -0.035    14.692    
    SLICE_X2Y27          FDRE (Setup_fdre_C_R)       -0.459    14.233    patch_load_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         14.233    
                         arrival time                          -6.102    
  -------------------------------------------------------------------
                         slack                                  8.131    

Slack (MET) :             8.131ns  (required time - arrival time)
  Source:                 cu/FSM_onehot_current_state_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            patch_load_counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        1.357ns  (logic 0.334ns (24.621%)  route 1.023ns (75.379%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.454ns = ( 14.454 - 10.000 ) 
    Source Clock Delay      (SCD):    4.745ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.845     0.845 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.140     2.985    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.105 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.640     4.745    cu/clk_IBUF_BUFG
    SLICE_X0Y27          FDCE                                         r  cu/FSM_onehot_current_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y27          FDCE (Prop_fdce_C_Q)         0.269     5.014 r  cu/FSM_onehot_current_state_reg[3]/Q
                         net (fo=6, routed)           0.574     5.588    cu/Q[1]
    SLICE_X2Y27          LUT2 (Prop_lut2_I1_O)        0.065     5.653 r  cu/patch_load_counter[3]_i_1/O
                         net (fo=4, routed)           0.449     6.102    cu_n_4
    SLICE_X2Y27          FDRE                                         r  patch_load_counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    P23                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.769    10.769 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.040    12.809    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    12.922 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.532    14.454    clk_IBUF_BUFG
    SLICE_X2Y27          FDRE                                         r  patch_load_counter_reg[3]/C
                         clock pessimism              0.273    14.727    
                         clock uncertainty           -0.035    14.692    
    SLICE_X2Y27          FDRE (Setup_fdre_C_R)       -0.459    14.233    patch_load_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         14.233    
                         arrival time                          -6.102    
  -------------------------------------------------------------------
                         slack                                  8.131    

Slack (MET) :             8.175ns  (required time - arrival time)
  Source:                 cu/FSM_onehot_current_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixel_patch_reg[4][0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        1.799ns  (logic 0.452ns (25.132%)  route 1.347ns (74.868%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.452ns = ( 14.452 - 10.000 ) 
    Source Clock Delay      (SCD):    4.745ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.845     0.845 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.140     2.985    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.105 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.640     4.745    cu/clk_IBUF_BUFG
    SLICE_X0Y27          FDCE                                         r  cu/FSM_onehot_current_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y27          FDCE (Prop_fdce_C_Q)         0.246     4.991 r  cu/FSM_onehot_current_state_reg[2]/Q
                         net (fo=14, routed)          0.720     5.711    cu/Q[0]
    SLICE_X2Y27          LUT4 (Prop_lut4_I2_O)        0.153     5.864 r  cu/pixel_patch[0][0]_i_2/O
                         net (fo=8, routed)           0.626     6.491    mem/pixel_patch_reg[0]_0_sn_1
    SLICE_X4Y26          LUT6 (Prop_lut6_I4_O)        0.053     6.544 r  mem/pixel_patch[4][0]_i_1/O
                         net (fo=1, routed)           0.000     6.544    mem_n_5
    SLICE_X4Y26          FDRE                                         r  pixel_patch_reg[4][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    P23                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.769    10.769 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.040    12.809    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    12.922 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.530    14.452    clk_IBUF_BUFG
    SLICE_X4Y26          FDRE                                         r  pixel_patch_reg[4][0]/C
                         clock pessimism              0.267    14.719    
                         clock uncertainty           -0.035    14.684    
    SLICE_X4Y26          FDRE (Setup_fdre_C_D)        0.035    14.719    pixel_patch_reg[4][0]
  -------------------------------------------------------------------
                         required time                         14.719    
                         arrival time                          -6.544    
  -------------------------------------------------------------------
                         slack                                  8.175    

Slack (MET) :             8.178ns  (required time - arrival time)
  Source:                 cu/FSM_onehot_current_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixel_patch_reg[3][0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        1.796ns  (logic 0.452ns (25.173%)  route 1.344ns (74.827%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.452ns = ( 14.452 - 10.000 ) 
    Source Clock Delay      (SCD):    4.745ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.845     0.845 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.140     2.985    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.105 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.640     4.745    cu/clk_IBUF_BUFG
    SLICE_X0Y27          FDCE                                         r  cu/FSM_onehot_current_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y27          FDCE (Prop_fdce_C_Q)         0.246     4.991 r  cu/FSM_onehot_current_state_reg[2]/Q
                         net (fo=14, routed)          0.720     5.711    cu/Q[0]
    SLICE_X2Y27          LUT4 (Prop_lut4_I2_O)        0.153     5.864 r  cu/pixel_patch[0][0]_i_2/O
                         net (fo=8, routed)           0.623     6.488    mem/pixel_patch_reg[0]_0_sn_1
    SLICE_X4Y26          LUT6 (Prop_lut6_I4_O)        0.053     6.541 r  mem/pixel_patch[3][0]_i_1/O
                         net (fo=1, routed)           0.000     6.541    mem_n_6
    SLICE_X4Y26          FDRE                                         r  pixel_patch_reg[3][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    P23                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.769    10.769 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.040    12.809    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    12.922 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.530    14.452    clk_IBUF_BUFG
    SLICE_X4Y26          FDRE                                         r  pixel_patch_reg[3][0]/C
                         clock pessimism              0.267    14.719    
                         clock uncertainty           -0.035    14.684    
    SLICE_X4Y26          FDRE (Setup_fdre_C_D)        0.035    14.719    pixel_patch_reg[3][0]
  -------------------------------------------------------------------
                         required time                         14.719    
                         arrival time                          -6.541    
  -------------------------------------------------------------------
                         slack                                  8.178    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 cu/FSM_onehot_current_state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cu/FSM_onehot_current_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.224ns  (logic 0.157ns (70.075%)  route 0.067ns (29.925%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.157ns
    Source Clock Delay      (SCD):    1.621ns
    Clock Pessimism Removal (CPR):    0.536ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.109     0.109 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.863     0.972    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.998 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.623     1.621    cu/clk_IBUF_BUFG
    SLICE_X0Y27          FDPE                                         r  cu/FSM_onehot_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y27          FDPE (Prop_fdpe_C_Q)         0.091     1.712 r  cu/FSM_onehot_current_state_reg[0]/Q
                         net (fo=3, routed)           0.067     1.779    cu/FSM_onehot_current_state_reg_n_0_[0]
    SLICE_X0Y27          LUT6 (Prop_lut6_I5_O)        0.066     1.845 r  cu/FSM_onehot_current_state[1]_i_1/O
                         net (fo=1, routed)           0.000     1.845    cu/FSM_onehot_current_state[1]_i_1_n_0
    SLICE_X0Y27          FDCE                                         r  cu/FSM_onehot_current_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.357     0.357 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.928     1.285    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.315 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.842     2.157    cu/clk_IBUF_BUFG
    SLICE_X0Y27          FDCE                                         r  cu/FSM_onehot_current_state_reg[1]/C
                         clock pessimism             -0.536     1.621    
    SLICE_X0Y27          FDCE (Hold_fdce_C_D)         0.060     1.681    cu/FSM_onehot_current_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.681    
                         arrival time                           1.845    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 cu/pixel_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cu/FSM_onehot_current_state_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.128ns (49.839%)  route 0.129ns (50.161%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.157ns
    Source Clock Delay      (SCD):    1.621ns
    Clock Pessimism Removal (CPR):    0.525ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.109     0.109 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.863     0.972    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.998 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.623     1.621    cu/clk_IBUF_BUFG
    SLICE_X1Y27          FDCE                                         r  cu/pixel_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y27          FDCE (Prop_fdce_C_Q)         0.100     1.721 f  cu/pixel_counter_reg[0]/Q
                         net (fo=7, routed)           0.129     1.850    cu/pixel_counter_reg_n_0_[0]
    SLICE_X0Y27          LUT5 (Prop_lut5_I1_O)        0.028     1.878 r  cu/FSM_onehot_current_state[3]_i_2/O
                         net (fo=1, routed)           0.000     1.878    cu/FSM_onehot_current_state[3]_i_2_n_0
    SLICE_X0Y27          FDCE                                         r  cu/FSM_onehot_current_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.357     0.357 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.928     1.285    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.315 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.842     2.157    cu/clk_IBUF_BUFG
    SLICE_X0Y27          FDCE                                         r  cu/FSM_onehot_current_state_reg[3]/C
                         clock pessimism             -0.525     1.632    
    SLICE_X0Y27          FDCE (Hold_fdce_C_D)         0.060     1.692    cu/FSM_onehot_current_state_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.692    
                         arrival time                           1.878    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 patch_load_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            patch_load_counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.174ns (57.771%)  route 0.127ns (42.229%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.157ns
    Source Clock Delay      (SCD):    1.621ns
    Clock Pessimism Removal (CPR):    0.536ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.109     0.109 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.863     0.972    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.998 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.623     1.621    clk_IBUF_BUFG
    SLICE_X2Y27          FDRE                                         r  patch_load_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y27          FDRE (Prop_fdre_C_Q)         0.107     1.728 r  patch_load_counter_reg[1]/Q
                         net (fo=12, routed)          0.127     1.855    patch_load_counter_reg[1]
    SLICE_X2Y27          LUT4 (Prop_lut4_I2_O)        0.067     1.922 r  patch_load_counter[3]_i_2/O
                         net (fo=1, routed)           0.000     1.922    p_0_in[3]
    SLICE_X2Y27          FDRE                                         r  patch_load_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.357     0.357 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.928     1.285    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.315 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.842     2.157    clk_IBUF_BUFG
    SLICE_X2Y27          FDRE                                         r  patch_load_counter_reg[3]/C
                         clock pessimism             -0.536     1.621    
    SLICE_X2Y27          FDRE (Hold_fdre_C_D)         0.096     1.717    patch_load_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.717    
                         arrival time                           1.922    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 cu/pixel_counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem/data_out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.128ns (45.766%)  route 0.152ns (54.234%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.157ns
    Source Clock Delay      (SCD):    1.621ns
    Clock Pessimism Removal (CPR):    0.524ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.109     0.109 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.863     0.972    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.998 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.623     1.621    cu/clk_IBUF_BUFG
    SLICE_X1Y27          FDCE                                         r  cu/pixel_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y27          FDCE (Prop_fdce_C_Q)         0.100     1.721 r  cu/pixel_counter_reg[2]/Q
                         net (fo=5, routed)           0.152     1.873    cu/pixel_counter_reg_n_0_[2]
    SLICE_X3Y27          LUT5 (Prop_lut5_I3_O)        0.028     1.901 r  cu/data_out[0]_i_1/O
                         net (fo=1, routed)           0.000     1.901    mem/data_out_reg[0]_8
    SLICE_X3Y27          FDRE                                         r  mem/data_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.357     0.357 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.928     1.285    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.315 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.842     2.157    mem/clk_IBUF_BUFG
    SLICE_X3Y27          FDRE                                         r  mem/data_out_reg[0]/C
                         clock pessimism             -0.524     1.633    
    SLICE_X3Y27          FDRE (Hold_fdre_C_D)         0.060     1.693    mem/data_out_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.693    
                         arrival time                           1.901    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 pixel_patch_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixel_patch_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.128ns (47.333%)  route 0.142ns (52.667%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.155ns
    Source Clock Delay      (SCD):    1.620ns
    Clock Pessimism Removal (CPR):    0.535ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.109     0.109 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.863     0.972    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.998 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.622     1.620    clk_IBUF_BUFG
    SLICE_X3Y26          FDRE                                         r  pixel_patch_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y26          FDRE (Prop_fdre_C_Q)         0.100     1.720 r  pixel_patch_reg[0][0]/Q
                         net (fo=7, routed)           0.142     1.862    mem/pixel_patch_reg[0][0]
    SLICE_X3Y26          LUT6 (Prop_lut6_I5_O)        0.028     1.890 r  mem/pixel_patch[0][0]_i_1/O
                         net (fo=1, routed)           0.000     1.890    mem_n_1
    SLICE_X3Y26          FDRE                                         r  pixel_patch_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.357     0.357 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.928     1.285    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.315 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.840     2.155    clk_IBUF_BUFG
    SLICE_X3Y26          FDRE                                         r  pixel_patch_reg[0][0]/C
                         clock pessimism             -0.535     1.620    
    SLICE_X3Y26          FDRE (Hold_fdre_C_D)         0.061     1.681    pixel_patch_reg[0][0]
  -------------------------------------------------------------------
                         required time                         -1.681    
                         arrival time                           1.890    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 pixel_patch_reg[5][0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixel_patch_reg[5][0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.128ns (47.492%)  route 0.142ns (52.508%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.155ns
    Source Clock Delay      (SCD):    1.620ns
    Clock Pessimism Removal (CPR):    0.535ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.109     0.109 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.863     0.972    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.998 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.622     1.620    clk_IBUF_BUFG
    SLICE_X3Y26          FDRE                                         r  pixel_patch_reg[5][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y26          FDRE (Prop_fdre_C_Q)         0.100     1.720 r  pixel_patch_reg[5][0]/Q
                         net (fo=7, routed)           0.142     1.861    mem/pixel_patch_reg[5][0]
    SLICE_X3Y26          LUT6 (Prop_lut6_I5_O)        0.028     1.889 r  mem/pixel_patch[5][0]_i_1/O
                         net (fo=1, routed)           0.000     1.889    mem_n_4
    SLICE_X3Y26          FDRE                                         r  pixel_patch_reg[5][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.357     0.357 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.928     1.285    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.315 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.840     2.155    clk_IBUF_BUFG
    SLICE_X3Y26          FDRE                                         r  pixel_patch_reg[5][0]/C
                         clock pessimism             -0.535     1.620    
    SLICE_X3Y26          FDRE (Hold_fdre_C_D)         0.060     1.680    pixel_patch_reg[5][0]
  -------------------------------------------------------------------
                         required time                         -1.680    
                         arrival time                           1.889    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 pixel_patch_reg[8][0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixel_patch_reg[8][0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.146ns (49.195%)  route 0.151ns (50.805%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.155ns
    Source Clock Delay      (SCD):    1.620ns
    Clock Pessimism Removal (CPR):    0.535ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.109     0.109 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.863     0.972    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.998 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.622     1.620    clk_IBUF_BUFG
    SLICE_X2Y26          FDRE                                         r  pixel_patch_reg[8][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y26          FDRE (Prop_fdre_C_Q)         0.118     1.738 r  pixel_patch_reg[8][0]/Q
                         net (fo=7, routed)           0.151     1.889    cu/pixel_patch_reg[8][0]
    SLICE_X2Y26          LUT6 (Prop_lut6_I5_O)        0.028     1.917 r  cu/pixel_patch[8][0]_i_1/O
                         net (fo=1, routed)           0.000     1.917    cu_n_5
    SLICE_X2Y26          FDRE                                         r  pixel_patch_reg[8][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.357     0.357 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.928     1.285    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.315 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.840     2.155    clk_IBUF_BUFG
    SLICE_X2Y26          FDRE                                         r  pixel_patch_reg[8][0]/C
                         clock pessimism             -0.535     1.620    
    SLICE_X2Y26          FDRE (Hold_fdre_C_D)         0.087     1.707    pixel_patch_reg[8][0]
  -------------------------------------------------------------------
                         required time                         -1.707    
                         arrival time                           1.917    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 pixel_patch_reg[4][0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixel_patch_reg[4][0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.128ns (47.150%)  route 0.143ns (52.850%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.154ns
    Source Clock Delay      (SCD):    1.618ns
    Clock Pessimism Removal (CPR):    0.536ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.109     0.109 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.863     0.972    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.998 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.620     1.618    clk_IBUF_BUFG
    SLICE_X4Y26          FDRE                                         r  pixel_patch_reg[4][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y26          FDRE (Prop_fdre_C_Q)         0.100     1.718 r  pixel_patch_reg[4][0]/Q
                         net (fo=7, routed)           0.143     1.861    mem/pixel_patch_reg[4][0]
    SLICE_X4Y26          LUT6 (Prop_lut6_I5_O)        0.028     1.889 r  mem/pixel_patch[4][0]_i_1/O
                         net (fo=1, routed)           0.000     1.889    mem_n_5
    SLICE_X4Y26          FDRE                                         r  pixel_patch_reg[4][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.357     0.357 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.928     1.285    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.315 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.839     2.154    clk_IBUF_BUFG
    SLICE_X4Y26          FDRE                                         r  pixel_patch_reg[4][0]/C
                         clock pessimism             -0.536     1.618    
    SLICE_X4Y26          FDRE (Hold_fdre_C_D)         0.061     1.679    pixel_patch_reg[4][0]
  -------------------------------------------------------------------
                         required time                         -1.679    
                         arrival time                           1.889    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 pixel_patch_reg[6][0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixel_patch_reg[6][0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.128ns (47.244%)  route 0.143ns (52.756%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.155ns
    Source Clock Delay      (SCD):    1.620ns
    Clock Pessimism Removal (CPR):    0.535ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.109     0.109 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.863     0.972    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.998 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.622     1.620    clk_IBUF_BUFG
    SLICE_X3Y26          FDRE                                         r  pixel_patch_reg[6][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y26          FDRE (Prop_fdre_C_Q)         0.100     1.720 r  pixel_patch_reg[6][0]/Q
                         net (fo=7, routed)           0.143     1.863    mem/pixel_patch_reg[6][0]
    SLICE_X3Y26          LUT6 (Prop_lut6_I5_O)        0.028     1.891 r  mem/pixel_patch[6][0]_i_1/O
                         net (fo=1, routed)           0.000     1.891    mem_n_3
    SLICE_X3Y26          FDRE                                         r  pixel_patch_reg[6][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.357     0.357 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.928     1.285    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.315 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.840     2.155    clk_IBUF_BUFG
    SLICE_X3Y26          FDRE                                         r  pixel_patch_reg[6][0]/C
                         clock pessimism             -0.535     1.620    
    SLICE_X3Y26          FDRE (Hold_fdre_C_D)         0.060     1.680    pixel_patch_reg[6][0]
  -------------------------------------------------------------------
                         required time                         -1.680    
                         arrival time                           1.891    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 patch_load_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            patch_load_counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.173ns (57.630%)  route 0.127ns (42.370%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.157ns
    Source Clock Delay      (SCD):    1.621ns
    Clock Pessimism Removal (CPR):    0.536ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.109     0.109 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.863     0.972    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.998 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.623     1.621    clk_IBUF_BUFG
    SLICE_X2Y27          FDRE                                         r  patch_load_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y27          FDRE (Prop_fdre_C_Q)         0.107     1.728 r  patch_load_counter_reg[1]/Q
                         net (fo=12, routed)          0.127     1.855    patch_load_counter_reg[1]
    SLICE_X2Y27          LUT3 (Prop_lut3_I0_O)        0.066     1.921 r  patch_load_counter[2]_i_1/O
                         net (fo=1, routed)           0.000     1.921    p_0_in[2]
    SLICE_X2Y27          FDRE                                         r  patch_load_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.357     0.357 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.928     1.285    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.315 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.842     2.157    clk_IBUF_BUFG
    SLICE_X2Y27          FDRE                                         r  patch_load_counter_reg[2]/C
                         clock pessimism             -0.536     1.621    
    SLICE_X2Y27          FDRE (Hold_fdre_C_D)         0.087     1.708    patch_load_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.708    
                         arrival time                           1.921    
  -------------------------------------------------------------------
                         slack                                  0.213    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            1.600         10.000      8.400      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            0.750         10.000      9.250      SLICE_X2Y27    patch_load_counter_reg[1]/C
Min Period        n/a     FDRE/C   n/a            0.750         10.000      9.250      SLICE_X2Y27    patch_load_counter_reg[3]/C
Min Period        n/a     FDPE/C   n/a            0.750         10.000      9.250      SLICE_X0Y27    cu/FSM_onehot_current_state_reg[0]/C
Min Period        n/a     FDCE/C   n/a            0.750         10.000      9.250      SLICE_X0Y27    cu/FSM_onehot_current_state_reg[2]/C
Min Period        n/a     FDCE/C   n/a            0.750         10.000      9.250      SLICE_X1Y27    cu/pixel_counter_reg[1]/C
Min Period        n/a     FDCE/C   n/a            0.750         10.000      9.250      SLICE_X1Y27    cu/pixel_counter_reg[3]/C
Min Period        n/a     FDRE/C   n/a            0.700         10.000      9.300      SLICE_X2Y27    patch_load_counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            0.700         10.000      9.300      SLICE_X2Y27    patch_load_counter_reg[2]/C
Min Period        n/a     FDRE/C   n/a            0.700         10.000      9.300      SLICE_X3Y26    pixel_patch_reg[0][0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.400         5.000       4.600      SLICE_X2Y27    patch_load_counter_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         5.000       4.600      SLICE_X2Y27    patch_load_counter_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.400         5.000       4.600      SLICE_X2Y27    patch_load_counter_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         5.000       4.600      SLICE_X2Y27    patch_load_counter_reg[3]/C
Low Pulse Width   Slow    FDPE/C   n/a            0.400         5.000       4.600      SLICE_X0Y27    cu/FSM_onehot_current_state_reg[0]/C
Low Pulse Width   Fast    FDPE/C   n/a            0.400         5.000       4.600      SLICE_X0Y27    cu/FSM_onehot_current_state_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.400         5.000       4.600      SLICE_X0Y27    cu/FSM_onehot_current_state_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.400         5.000       4.600      SLICE_X0Y27    cu/FSM_onehot_current_state_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.400         5.000       4.600      SLICE_X1Y27    cu/pixel_counter_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.400         5.000       4.600      SLICE_X1Y27    cu/pixel_counter_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X2Y27    patch_load_counter_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X2Y27    patch_load_counter_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X2Y27    patch_load_counter_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X2Y27    patch_load_counter_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X2Y27    patch_load_counter_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X2Y27    patch_load_counter_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X2Y27    patch_load_counter_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X2Y27    patch_load_counter_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X3Y26    pixel_patch_reg[0][0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X3Y26    pixel_patch_reg[0][0]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk
  To Clock:  

Max Delay            19 Endpoints
Min Delay            19 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pixel_patch_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixel_result[16]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.072ns  (logic 7.300ns (51.873%)  route 6.772ns (48.127%))
  Logic Levels:           20  (CARRY4=13 LUT1=1 LUT2=5 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.845     0.845 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.140     2.985    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.105 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.639     4.744    clk_IBUF_BUFG
    SLICE_X3Y26          FDRE                                         r  pixel_patch_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y26          FDRE (Prop_fdre_C_Q)         0.269     5.013 f  pixel_patch_reg[0][0]/Q
                         net (fo=7, routed)           0.610     5.623    pe/pixel_patch_reg[0][0]
    SLICE_X3Y20          LUT1 (Prop_lut1_I0_O)        0.053     5.676 r  pe/output_pixel7_carry_i_1/O
                         net (fo=1, routed)           0.000     5.676    pe/output_pixel7_carry_i_1_n_0
    SLICE_X3Y20          CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.351     6.027 r  pe/output_pixel7_carry/CO[2]
                         net (fo=6, routed)           0.369     6.396    pe/output_pixel7_carry_n_1
    SLICE_X3Y23          CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.498     6.894 r  pe/pixel_result_OBUF[11]_inst_i_39/O[1]
                         net (fo=1, routed)           0.568     7.462    pe/pixel_result_OBUF[11]_inst_i_39_n_6
    SLICE_X0Y21          LUT2 (Prop_lut2_I1_O)        0.152     7.614 r  pe/pixel_result_OBUF[7]_inst_i_37/O
                         net (fo=1, routed)           0.000     7.614    pe/pixel_result_OBUF[7]_inst_i_37_n_0
    SLICE_X0Y21          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.140     7.754 r  pe/pixel_result_OBUF[7]_inst_i_32/O[3]
                         net (fo=1, routed)           0.607     8.361    pe/pixel_result_OBUF[7]_inst_i_32_n_4
    SLICE_X1Y21          LUT2 (Prop_lut2_I1_O)        0.142     8.503 r  pe/pixel_result_OBUF[7]_inst_i_33/O
                         net (fo=1, routed)           0.000     8.503    pe/pixel_result_OBUF[7]_inst_i_33_n_0
    SLICE_X1Y21          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.140     8.643 r  pe/pixel_result_OBUF[7]_inst_i_27/O[3]
                         net (fo=1, routed)           0.567     9.210    pe/pixel_result_OBUF[7]_inst_i_27_n_4
    SLICE_X2Y21          LUT2 (Prop_lut2_I1_O)        0.142     9.352 r  pe/pixel_result_OBUF[7]_inst_i_28/O
                         net (fo=1, routed)           0.000     9.352    pe/pixel_result_OBUF[7]_inst_i_28_n_0
    SLICE_X2Y21          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.138     9.490 r  pe/pixel_result_OBUF[7]_inst_i_22/O[3]
                         net (fo=1, routed)           0.567    10.057    pe/pixel_result_OBUF[7]_inst_i_22_n_4
    SLICE_X4Y21          LUT2 (Prop_lut2_I1_O)        0.142    10.199 r  pe/pixel_result_OBUF[7]_inst_i_23/O
                         net (fo=1, routed)           0.000    10.199    pe/pixel_result_OBUF[7]_inst_i_23_n_0
    SLICE_X4Y21          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.233    10.432 r  pe/pixel_result_OBUF[7]_inst_i_17/CO[3]
                         net (fo=1, routed)           0.000    10.432    pe/pixel_result_OBUF[7]_inst_i_17_n_0
    SLICE_X4Y22          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.213    10.645 r  pe/pixel_result_OBUF[11]_inst_i_18/O[1]
                         net (fo=1, routed)           0.690    11.335    pe/pixel_result_OBUF[11]_inst_i_18_n_6
    SLICE_X5Y25          LUT2 (Prop_lut2_I1_O)        0.152    11.487 r  pe/pixel_result_OBUF[11]_inst_i_19/O
                         net (fo=1, routed)           0.000    11.487    pe/pixel_result_OBUF[11]_inst_i_19_n_0
    SLICE_X5Y25          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.379    11.866 r  pe/pixel_result_OBUF[11]_inst_i_13/O[3]
                         net (fo=1, routed)           0.356    12.222    pe/pixel_result_OBUF[11]_inst_i_13_n_4
    SLICE_X7Y25          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.375    12.597 r  pe/pixel_result_OBUF[11]_inst_i_8/CO[3]
                         net (fo=1, routed)           0.000    12.597    pe/pixel_result_OBUF[11]_inst_i_8_n_0
    SLICE_X7Y26          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.213    12.810 r  pe/pixel_result_OBUF[15]_inst_i_3/O[1]
                         net (fo=1, routed)           0.371    13.181    pe/pixel_result_OBUF[15]_inst_i_3_n_6
    SLICE_X9Y25          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.497    13.678 r  pe/pixel_result_OBUF[15]_inst_i_2/O[2]
                         net (fo=1, routed)           0.485    14.163    pe/C[14]
    SLICE_X8Y22          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.371    14.534 r  pe/pixel_result_OBUF[15]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.534    pe/pixel_result_OBUF[15]_inst_i_1_n_0
    SLICE_X8Y23          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.135    14.669 r  pe/pixel_result_OBUF[17]_inst_i_1/O[0]
                         net (fo=1, routed)           1.583    16.252    pixel_result_OBUF[16]
    T22                  OBUF (Prop_obuf_I_O)         2.565    18.816 r  pixel_result_OBUF[16]_inst/O
                         net (fo=0)                   0.000    18.816    pixel_result[16]
    T22                                                               r  pixel_result[16] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pixel_patch_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixel_result[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.038ns  (logic 7.046ns (50.189%)  route 6.993ns (49.811%))
  Logic Levels:           19  (CARRY4=12 LUT1=1 LUT2=5 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.845     0.845 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.140     2.985    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.105 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.639     4.744    clk_IBUF_BUFG
    SLICE_X3Y26          FDRE                                         r  pixel_patch_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y26          FDRE (Prop_fdre_C_Q)         0.269     5.013 f  pixel_patch_reg[0][0]/Q
                         net (fo=7, routed)           0.610     5.623    pe/pixel_patch_reg[0][0]
    SLICE_X3Y20          LUT1 (Prop_lut1_I0_O)        0.053     5.676 r  pe/output_pixel7_carry_i_1/O
                         net (fo=1, routed)           0.000     5.676    pe/output_pixel7_carry_i_1_n_0
    SLICE_X3Y20          CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.351     6.027 r  pe/output_pixel7_carry/CO[2]
                         net (fo=6, routed)           0.369     6.396    pe/output_pixel7_carry_n_1
    SLICE_X3Y23          CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.498     6.894 r  pe/pixel_result_OBUF[11]_inst_i_39/O[1]
                         net (fo=1, routed)           0.568     7.462    pe/pixel_result_OBUF[11]_inst_i_39_n_6
    SLICE_X0Y21          LUT2 (Prop_lut2_I1_O)        0.152     7.614 r  pe/pixel_result_OBUF[7]_inst_i_37/O
                         net (fo=1, routed)           0.000     7.614    pe/pixel_result_OBUF[7]_inst_i_37_n_0
    SLICE_X0Y21          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.140     7.754 r  pe/pixel_result_OBUF[7]_inst_i_32/O[3]
                         net (fo=1, routed)           0.607     8.361    pe/pixel_result_OBUF[7]_inst_i_32_n_4
    SLICE_X1Y21          LUT2 (Prop_lut2_I1_O)        0.142     8.503 r  pe/pixel_result_OBUF[7]_inst_i_33/O
                         net (fo=1, routed)           0.000     8.503    pe/pixel_result_OBUF[7]_inst_i_33_n_0
    SLICE_X1Y21          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.140     8.643 r  pe/pixel_result_OBUF[7]_inst_i_27/O[3]
                         net (fo=1, routed)           0.567     9.210    pe/pixel_result_OBUF[7]_inst_i_27_n_4
    SLICE_X2Y21          LUT2 (Prop_lut2_I1_O)        0.142     9.352 r  pe/pixel_result_OBUF[7]_inst_i_28/O
                         net (fo=1, routed)           0.000     9.352    pe/pixel_result_OBUF[7]_inst_i_28_n_0
    SLICE_X2Y21          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.138     9.490 r  pe/pixel_result_OBUF[7]_inst_i_22/O[3]
                         net (fo=1, routed)           0.567    10.057    pe/pixel_result_OBUF[7]_inst_i_22_n_4
    SLICE_X4Y21          LUT2 (Prop_lut2_I1_O)        0.142    10.199 r  pe/pixel_result_OBUF[7]_inst_i_23/O
                         net (fo=1, routed)           0.000    10.199    pe/pixel_result_OBUF[7]_inst_i_23_n_0
    SLICE_X4Y21          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.233    10.432 r  pe/pixel_result_OBUF[7]_inst_i_17/CO[3]
                         net (fo=1, routed)           0.000    10.432    pe/pixel_result_OBUF[7]_inst_i_17_n_0
    SLICE_X4Y22          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.213    10.645 r  pe/pixel_result_OBUF[11]_inst_i_18/O[1]
                         net (fo=1, routed)           0.690    11.335    pe/pixel_result_OBUF[11]_inst_i_18_n_6
    SLICE_X5Y25          LUT2 (Prop_lut2_I1_O)        0.152    11.487 r  pe/pixel_result_OBUF[11]_inst_i_19/O
                         net (fo=1, routed)           0.000    11.487    pe/pixel_result_OBUF[11]_inst_i_19_n_0
    SLICE_X5Y25          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.379    11.866 r  pe/pixel_result_OBUF[11]_inst_i_13/O[3]
                         net (fo=1, routed)           0.356    12.222    pe/pixel_result_OBUF[11]_inst_i_13_n_4
    SLICE_X7Y25          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.282    12.504 r  pe/pixel_result_OBUF[11]_inst_i_8/O[3]
                         net (fo=1, routed)           0.482    12.986    pe/pixel_result_OBUF[11]_inst_i_8_n_4
    SLICE_X9Y24          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.375    13.361 r  pe/pixel_result_OBUF[11]_inst_i_3/CO[3]
                         net (fo=1, routed)           0.008    13.369    pe/pixel_result_OBUF[11]_inst_i_3_n_0
    SLICE_X9Y25          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.213    13.582 r  pe/pixel_result_OBUF[15]_inst_i_2/O[1]
                         net (fo=1, routed)           0.468    14.050    pe/C[13]
    SLICE_X8Y22          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.492    14.542 r  pe/pixel_result_OBUF[15]_inst_i_1/O[2]
                         net (fo=1, routed)           1.701    16.243    pixel_result_OBUF[14]
    U19                  OBUF (Prop_obuf_I_O)         2.540    18.782 r  pixel_result_OBUF[14]_inst/O
                         net (fo=0)                   0.000    18.782    pixel_result[14]
    U19                                                               r  pixel_result[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pixel_patch_reg[8][0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixel_result[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.023ns  (logic 6.691ns (47.714%)  route 7.332ns (52.286%))
  Logic Levels:           20  (CARRY4=12 LUT1=1 LUT2=6 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.845     0.845 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.140     2.985    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.105 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.639     4.744    clk_IBUF_BUFG
    SLICE_X2Y26          FDRE                                         r  pixel_patch_reg[8][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y26          FDRE (Prop_fdre_C_Q)         0.308     5.052 f  pixel_patch_reg[8][0]/Q
                         net (fo=7, routed)           0.811     5.864    pe/pixel_patch_reg[8][0]
    SLICE_X0Y23          LUT1 (Prop_lut1_I0_O)        0.053     5.917 r  pe/output_pixel0_carry_i_1/O
                         net (fo=1, routed)           0.000     5.917    pe/output_pixel0_carry_i_1_n_0
    SLICE_X0Y23          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.133     6.050 r  pe/output_pixel0_carry/O[1]
                         net (fo=2, routed)           0.773     6.822    pe/output_pixel0[1]
    SLICE_X0Y20          LUT2 (Prop_lut2_I0_O)        0.152     6.974 r  pe/pixel_result_OBUF[3]_inst_i_39/O
                         net (fo=1, routed)           0.000     6.974    pe/pixel_result_OBUF[3]_inst_i_39_n_0
    SLICE_X0Y20          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.133     7.107 r  pe/pixel_result_OBUF[3]_inst_i_32/O[1]
                         net (fo=1, routed)           0.504     7.612    pe/pixel_result_OBUF[3]_inst_i_32_n_6
    SLICE_X1Y20          LUT2 (Prop_lut2_I1_O)        0.152     7.764 r  pe/pixel_result_OBUF[3]_inst_i_35/O
                         net (fo=1, routed)           0.000     7.764    pe/pixel_result_OBUF[3]_inst_i_35_n_0
    SLICE_X1Y20          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.345     8.109 r  pe/pixel_result_OBUF[3]_inst_i_27/O[2]
                         net (fo=2, routed)           0.482     8.591    pe/pixel_result_OBUF[3]_inst_i_27_n_5
    SLICE_X2Y20          CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.365     8.956 r  pe/pixel_result_OBUF[3]_inst_i_22/O[3]
                         net (fo=2, routed)           0.578     9.534    pe/pixel_result_OBUF[3]_inst_i_22_n_4
    SLICE_X4Y20          LUT2 (Prop_lut2_I1_O)        0.142     9.676 r  pe/pixel_result_OBUF[3]_inst_i_23/O
                         net (fo=1, routed)           0.000     9.676    pe/pixel_result_OBUF[3]_inst_i_23_n_0
    SLICE_X4Y20          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.233     9.909 r  pe/pixel_result_OBUF[3]_inst_i_17/CO[3]
                         net (fo=1, routed)           0.000     9.909    pe/pixel_result_OBUF[3]_inst_i_17_n_0
    SLICE_X4Y21          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.139    10.048 r  pe/pixel_result_OBUF[7]_inst_i_17/O[0]
                         net (fo=2, routed)           0.654    10.702    pe/pixel_result_OBUF[7]_inst_i_17_n_7
    SLICE_X5Y24          CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.432    11.134 r  pe/pixel_result_OBUF[7]_inst_i_12/O[2]
                         net (fo=2, routed)           0.554    11.688    pe/pixel_result_OBUF[7]_inst_i_12_n_5
    SLICE_X7Y24          LUT2 (Prop_lut2_I1_O)        0.152    11.840 r  pe/pixel_result_OBUF[7]_inst_i_14/O
                         net (fo=1, routed)           0.000    11.840    pe/pixel_result_OBUF[7]_inst_i_14_n_0
    SLICE_X7Y24          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.140    11.980 r  pe/pixel_result_OBUF[7]_inst_i_7/O[2]
                         net (fo=2, routed)           0.683    12.663    pe/pixel_result_OBUF[7]_inst_i_7_n_5
    SLICE_X9Y23          LUT2 (Prop_lut2_I1_O)        0.152    12.815 r  pe/pixel_result_OBUF[7]_inst_i_9/O
                         net (fo=1, routed)           0.000    12.815    pe/pixel_result_OBUF[7]_inst_i_9_n_0
    SLICE_X9Y23          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.235    13.050 r  pe/pixel_result_OBUF[7]_inst_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.050    pe/pixel_result_OBUF[7]_inst_i_2_n_0
    SLICE_X9Y24          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.213    13.263 r  pe/pixel_result_OBUF[11]_inst_i_3/O[1]
                         net (fo=1, routed)           0.675    13.938    pe/C[9]
    SLICE_X8Y21          LUT2 (Prop_lut2_I1_O)        0.152    14.090 r  pe/pixel_result_OBUF[11]_inst_i_4/O
                         net (fo=1, routed)           0.000    14.090    pe/pixel_result_OBUF[11]_inst_i_4_n_0
    SLICE_X8Y21          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.310    14.400 r  pe/pixel_result_OBUF[11]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.400    pe/pixel_result_OBUF[11]_inst_i_1_n_0
    SLICE_X8Y22          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.212    14.612 r  pe/pixel_result_OBUF[15]_inst_i_1/O[1]
                         net (fo=1, routed)           1.617    16.229    pixel_result_OBUF[13]
    U20                  OBUF (Prop_obuf_I_O)         2.538    18.767 r  pixel_result_OBUF[13]_inst/O
                         net (fo=0)                   0.000    18.767    pixel_result[13]
    U20                                                               r  pixel_result[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pixel_patch_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixel_result[17]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.005ns  (logic 7.377ns (52.677%)  route 6.627ns (47.323%))
  Logic Levels:           20  (CARRY4=13 LUT1=1 LUT2=5 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.845     0.845 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.140     2.985    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.105 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.639     4.744    clk_IBUF_BUFG
    SLICE_X3Y26          FDRE                                         r  pixel_patch_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y26          FDRE (Prop_fdre_C_Q)         0.269     5.013 f  pixel_patch_reg[0][0]/Q
                         net (fo=7, routed)           0.610     5.623    pe/pixel_patch_reg[0][0]
    SLICE_X3Y20          LUT1 (Prop_lut1_I0_O)        0.053     5.676 r  pe/output_pixel7_carry_i_1/O
                         net (fo=1, routed)           0.000     5.676    pe/output_pixel7_carry_i_1_n_0
    SLICE_X3Y20          CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.351     6.027 r  pe/output_pixel7_carry/CO[2]
                         net (fo=6, routed)           0.369     6.396    pe/output_pixel7_carry_n_1
    SLICE_X3Y23          CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.498     6.894 r  pe/pixel_result_OBUF[11]_inst_i_39/O[1]
                         net (fo=1, routed)           0.568     7.462    pe/pixel_result_OBUF[11]_inst_i_39_n_6
    SLICE_X0Y21          LUT2 (Prop_lut2_I1_O)        0.152     7.614 r  pe/pixel_result_OBUF[7]_inst_i_37/O
                         net (fo=1, routed)           0.000     7.614    pe/pixel_result_OBUF[7]_inst_i_37_n_0
    SLICE_X0Y21          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.140     7.754 r  pe/pixel_result_OBUF[7]_inst_i_32/O[3]
                         net (fo=1, routed)           0.607     8.361    pe/pixel_result_OBUF[7]_inst_i_32_n_4
    SLICE_X1Y21          LUT2 (Prop_lut2_I1_O)        0.142     8.503 r  pe/pixel_result_OBUF[7]_inst_i_33/O
                         net (fo=1, routed)           0.000     8.503    pe/pixel_result_OBUF[7]_inst_i_33_n_0
    SLICE_X1Y21          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.140     8.643 r  pe/pixel_result_OBUF[7]_inst_i_27/O[3]
                         net (fo=1, routed)           0.567     9.210    pe/pixel_result_OBUF[7]_inst_i_27_n_4
    SLICE_X2Y21          LUT2 (Prop_lut2_I1_O)        0.142     9.352 r  pe/pixel_result_OBUF[7]_inst_i_28/O
                         net (fo=1, routed)           0.000     9.352    pe/pixel_result_OBUF[7]_inst_i_28_n_0
    SLICE_X2Y21          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.138     9.490 r  pe/pixel_result_OBUF[7]_inst_i_22/O[3]
                         net (fo=1, routed)           0.567    10.057    pe/pixel_result_OBUF[7]_inst_i_22_n_4
    SLICE_X4Y21          LUT2 (Prop_lut2_I1_O)        0.142    10.199 r  pe/pixel_result_OBUF[7]_inst_i_23/O
                         net (fo=1, routed)           0.000    10.199    pe/pixel_result_OBUF[7]_inst_i_23_n_0
    SLICE_X4Y21          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.233    10.432 r  pe/pixel_result_OBUF[7]_inst_i_17/CO[3]
                         net (fo=1, routed)           0.000    10.432    pe/pixel_result_OBUF[7]_inst_i_17_n_0
    SLICE_X4Y22          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.213    10.645 r  pe/pixel_result_OBUF[11]_inst_i_18/O[1]
                         net (fo=1, routed)           0.690    11.335    pe/pixel_result_OBUF[11]_inst_i_18_n_6
    SLICE_X5Y25          LUT2 (Prop_lut2_I1_O)        0.152    11.487 r  pe/pixel_result_OBUF[11]_inst_i_19/O
                         net (fo=1, routed)           0.000    11.487    pe/pixel_result_OBUF[11]_inst_i_19_n_0
    SLICE_X5Y25          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.379    11.866 r  pe/pixel_result_OBUF[11]_inst_i_13/O[3]
                         net (fo=1, routed)           0.356    12.222    pe/pixel_result_OBUF[11]_inst_i_13_n_4
    SLICE_X7Y25          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.375    12.597 r  pe/pixel_result_OBUF[11]_inst_i_8/CO[3]
                         net (fo=1, routed)           0.000    12.597    pe/pixel_result_OBUF[11]_inst_i_8_n_0
    SLICE_X7Y26          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.213    12.810 r  pe/pixel_result_OBUF[15]_inst_i_3/O[1]
                         net (fo=1, routed)           0.371    13.181    pe/pixel_result_OBUF[15]_inst_i_3_n_6
    SLICE_X9Y25          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.476    13.657 r  pe/pixel_result_OBUF[15]_inst_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.657    pe/pixel_result_OBUF[15]_inst_i_2_n_0
    SLICE_X9Y26          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.179    13.836 r  pe/pixel_result_OBUF[17]_inst_i_2/CO[0]
                         net (fo=1, routed)           0.362    14.197    pe/pixel_result_OBUF[17]_inst_i_2_n_3
    SLICE_X8Y23          CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.432    14.629 r  pe/pixel_result_OBUF[17]_inst_i_1/CO[1]
                         net (fo=1, routed)           1.561    16.190    pixel_result_OBUF[17]
    R20                  OBUF (Prop_obuf_I_O)         2.558    18.749 r  pixel_result_OBUF[17]_inst/O
                         net (fo=0)                   0.000    18.749    pixel_result[17]
    R20                                                               r  pixel_result[17] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pixel_patch_reg[8][0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixel_result[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.971ns  (logic 6.672ns (47.756%)  route 7.299ns (52.244%))
  Logic Levels:           20  (CARRY4=12 LUT1=1 LUT2=6 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.845     0.845 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.140     2.985    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.105 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.639     4.744    clk_IBUF_BUFG
    SLICE_X2Y26          FDRE                                         r  pixel_patch_reg[8][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y26          FDRE (Prop_fdre_C_Q)         0.308     5.052 f  pixel_patch_reg[8][0]/Q
                         net (fo=7, routed)           0.811     5.864    pe/pixel_patch_reg[8][0]
    SLICE_X0Y23          LUT1 (Prop_lut1_I0_O)        0.053     5.917 r  pe/output_pixel0_carry_i_1/O
                         net (fo=1, routed)           0.000     5.917    pe/output_pixel0_carry_i_1_n_0
    SLICE_X0Y23          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.133     6.050 r  pe/output_pixel0_carry/O[1]
                         net (fo=2, routed)           0.773     6.822    pe/output_pixel0[1]
    SLICE_X0Y20          LUT2 (Prop_lut2_I0_O)        0.152     6.974 r  pe/pixel_result_OBUF[3]_inst_i_39/O
                         net (fo=1, routed)           0.000     6.974    pe/pixel_result_OBUF[3]_inst_i_39_n_0
    SLICE_X0Y20          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.133     7.107 r  pe/pixel_result_OBUF[3]_inst_i_32/O[1]
                         net (fo=1, routed)           0.504     7.612    pe/pixel_result_OBUF[3]_inst_i_32_n_6
    SLICE_X1Y20          LUT2 (Prop_lut2_I1_O)        0.152     7.764 r  pe/pixel_result_OBUF[3]_inst_i_35/O
                         net (fo=1, routed)           0.000     7.764    pe/pixel_result_OBUF[3]_inst_i_35_n_0
    SLICE_X1Y20          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.345     8.109 r  pe/pixel_result_OBUF[3]_inst_i_27/O[2]
                         net (fo=2, routed)           0.482     8.591    pe/pixel_result_OBUF[3]_inst_i_27_n_5
    SLICE_X2Y20          CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.365     8.956 r  pe/pixel_result_OBUF[3]_inst_i_22/O[3]
                         net (fo=2, routed)           0.578     9.534    pe/pixel_result_OBUF[3]_inst_i_22_n_4
    SLICE_X4Y20          LUT2 (Prop_lut2_I1_O)        0.142     9.676 r  pe/pixel_result_OBUF[3]_inst_i_23/O
                         net (fo=1, routed)           0.000     9.676    pe/pixel_result_OBUF[3]_inst_i_23_n_0
    SLICE_X4Y20          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.233     9.909 r  pe/pixel_result_OBUF[3]_inst_i_17/CO[3]
                         net (fo=1, routed)           0.000     9.909    pe/pixel_result_OBUF[3]_inst_i_17_n_0
    SLICE_X4Y21          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.139    10.048 r  pe/pixel_result_OBUF[7]_inst_i_17/O[0]
                         net (fo=2, routed)           0.654    10.702    pe/pixel_result_OBUF[7]_inst_i_17_n_7
    SLICE_X5Y24          CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.432    11.134 r  pe/pixel_result_OBUF[7]_inst_i_12/O[2]
                         net (fo=2, routed)           0.554    11.688    pe/pixel_result_OBUF[7]_inst_i_12_n_5
    SLICE_X7Y24          LUT2 (Prop_lut2_I1_O)        0.152    11.840 r  pe/pixel_result_OBUF[7]_inst_i_14/O
                         net (fo=1, routed)           0.000    11.840    pe/pixel_result_OBUF[7]_inst_i_14_n_0
    SLICE_X7Y24          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.140    11.980 r  pe/pixel_result_OBUF[7]_inst_i_7/O[2]
                         net (fo=2, routed)           0.683    12.663    pe/pixel_result_OBUF[7]_inst_i_7_n_5
    SLICE_X9Y23          LUT2 (Prop_lut2_I1_O)        0.152    12.815 r  pe/pixel_result_OBUF[7]_inst_i_9/O
                         net (fo=1, routed)           0.000    12.815    pe/pixel_result_OBUF[7]_inst_i_9_n_0
    SLICE_X9Y23          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.235    13.050 r  pe/pixel_result_OBUF[7]_inst_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.050    pe/pixel_result_OBUF[7]_inst_i_2_n_0
    SLICE_X9Y24          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.213    13.263 r  pe/pixel_result_OBUF[11]_inst_i_3/O[1]
                         net (fo=1, routed)           0.675    13.938    pe/C[9]
    SLICE_X8Y21          LUT2 (Prop_lut2_I1_O)        0.152    14.090 r  pe/pixel_result_OBUF[11]_inst_i_4/O
                         net (fo=1, routed)           0.000    14.090    pe/pixel_result_OBUF[11]_inst_i_4_n_0
    SLICE_X8Y21          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.310    14.400 r  pe/pixel_result_OBUF[11]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.400    pe/pixel_result_OBUF[11]_inst_i_1_n_0
    SLICE_X8Y22          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.181    14.581 r  pe/pixel_result_OBUF[15]_inst_i_1/O[3]
                         net (fo=1, routed)           1.584    16.165    pixel_result_OBUF[15]
    T23                  OBUF (Prop_obuf_I_O)         2.550    18.715 r  pixel_result_OBUF[15]_inst/O
                         net (fo=0)                   0.000    18.715    pixel_result[15]
    T23                                                               r  pixel_result[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pixel_patch_reg[8][0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixel_result[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.963ns  (logic 6.623ns (47.431%)  route 7.340ns (52.569%))
  Logic Levels:           20  (CARRY4=12 LUT1=1 LUT2=6 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.845     0.845 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.140     2.985    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.105 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.639     4.744    clk_IBUF_BUFG
    SLICE_X2Y26          FDRE                                         r  pixel_patch_reg[8][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y26          FDRE (Prop_fdre_C_Q)         0.308     5.052 f  pixel_patch_reg[8][0]/Q
                         net (fo=7, routed)           0.811     5.864    pe/pixel_patch_reg[8][0]
    SLICE_X0Y23          LUT1 (Prop_lut1_I0_O)        0.053     5.917 r  pe/output_pixel0_carry_i_1/O
                         net (fo=1, routed)           0.000     5.917    pe/output_pixel0_carry_i_1_n_0
    SLICE_X0Y23          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.133     6.050 r  pe/output_pixel0_carry/O[1]
                         net (fo=2, routed)           0.773     6.822    pe/output_pixel0[1]
    SLICE_X0Y20          LUT2 (Prop_lut2_I0_O)        0.152     6.974 r  pe/pixel_result_OBUF[3]_inst_i_39/O
                         net (fo=1, routed)           0.000     6.974    pe/pixel_result_OBUF[3]_inst_i_39_n_0
    SLICE_X0Y20          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.133     7.107 r  pe/pixel_result_OBUF[3]_inst_i_32/O[1]
                         net (fo=1, routed)           0.504     7.612    pe/pixel_result_OBUF[3]_inst_i_32_n_6
    SLICE_X1Y20          LUT2 (Prop_lut2_I1_O)        0.152     7.764 r  pe/pixel_result_OBUF[3]_inst_i_35/O
                         net (fo=1, routed)           0.000     7.764    pe/pixel_result_OBUF[3]_inst_i_35_n_0
    SLICE_X1Y20          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.345     8.109 r  pe/pixel_result_OBUF[3]_inst_i_27/O[2]
                         net (fo=2, routed)           0.482     8.591    pe/pixel_result_OBUF[3]_inst_i_27_n_5
    SLICE_X2Y20          CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.365     8.956 r  pe/pixel_result_OBUF[3]_inst_i_22/O[3]
                         net (fo=2, routed)           0.578     9.534    pe/pixel_result_OBUF[3]_inst_i_22_n_4
    SLICE_X4Y20          LUT2 (Prop_lut2_I1_O)        0.142     9.676 r  pe/pixel_result_OBUF[3]_inst_i_23/O
                         net (fo=1, routed)           0.000     9.676    pe/pixel_result_OBUF[3]_inst_i_23_n_0
    SLICE_X4Y20          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.233     9.909 r  pe/pixel_result_OBUF[3]_inst_i_17/CO[3]
                         net (fo=1, routed)           0.000     9.909    pe/pixel_result_OBUF[3]_inst_i_17_n_0
    SLICE_X4Y21          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.139    10.048 r  pe/pixel_result_OBUF[7]_inst_i_17/O[0]
                         net (fo=2, routed)           0.654    10.702    pe/pixel_result_OBUF[7]_inst_i_17_n_7
    SLICE_X5Y24          CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.432    11.134 r  pe/pixel_result_OBUF[7]_inst_i_12/O[2]
                         net (fo=2, routed)           0.554    11.688    pe/pixel_result_OBUF[7]_inst_i_12_n_5
    SLICE_X7Y24          LUT2 (Prop_lut2_I1_O)        0.152    11.840 r  pe/pixel_result_OBUF[7]_inst_i_14/O
                         net (fo=1, routed)           0.000    11.840    pe/pixel_result_OBUF[7]_inst_i_14_n_0
    SLICE_X7Y24          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.140    11.980 r  pe/pixel_result_OBUF[7]_inst_i_7/O[2]
                         net (fo=2, routed)           0.683    12.663    pe/pixel_result_OBUF[7]_inst_i_7_n_5
    SLICE_X9Y23          LUT2 (Prop_lut2_I1_O)        0.152    12.815 r  pe/pixel_result_OBUF[7]_inst_i_9/O
                         net (fo=1, routed)           0.000    12.815    pe/pixel_result_OBUF[7]_inst_i_9_n_0
    SLICE_X9Y23          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.235    13.050 r  pe/pixel_result_OBUF[7]_inst_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.050    pe/pixel_result_OBUF[7]_inst_i_2_n_0
    SLICE_X9Y24          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.213    13.263 r  pe/pixel_result_OBUF[11]_inst_i_3/O[1]
                         net (fo=1, routed)           0.675    13.938    pe/C[9]
    SLICE_X8Y21          LUT2 (Prop_lut2_I1_O)        0.152    14.090 r  pe/pixel_result_OBUF[11]_inst_i_4/O
                         net (fo=1, routed)           0.000    14.090    pe/pixel_result_OBUF[11]_inst_i_4_n_0
    SLICE_X8Y21          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.310    14.400 r  pe/pixel_result_OBUF[11]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.400    pe/pixel_result_OBUF[11]_inst_i_1_n_0
    SLICE_X8Y22          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.135    14.535 r  pe/pixel_result_OBUF[15]_inst_i_1/O[0]
                         net (fo=1, routed)           1.625    16.160    pixel_result_OBUF[12]
    T18                  OBUF (Prop_obuf_I_O)         2.547    18.707 r  pixel_result_OBUF[12]_inst/O
                         net (fo=0)                   0.000    18.707    pixel_result[12]
    T18                                                               r  pixel_result[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pixel_patch_reg[8][0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixel_result[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.875ns  (logic 6.535ns (47.101%)  route 7.340ns (52.899%))
  Logic Levels:           19  (CARRY4=11 LUT1=1 LUT2=6 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.845     0.845 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.140     2.985    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.105 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.639     4.744    clk_IBUF_BUFG
    SLICE_X2Y26          FDRE                                         r  pixel_patch_reg[8][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y26          FDRE (Prop_fdre_C_Q)         0.308     5.052 f  pixel_patch_reg[8][0]/Q
                         net (fo=7, routed)           0.811     5.864    pe/pixel_patch_reg[8][0]
    SLICE_X0Y23          LUT1 (Prop_lut1_I0_O)        0.053     5.917 r  pe/output_pixel0_carry_i_1/O
                         net (fo=1, routed)           0.000     5.917    pe/output_pixel0_carry_i_1_n_0
    SLICE_X0Y23          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.133     6.050 r  pe/output_pixel0_carry/O[1]
                         net (fo=2, routed)           0.773     6.822    pe/output_pixel0[1]
    SLICE_X0Y20          LUT2 (Prop_lut2_I0_O)        0.152     6.974 r  pe/pixel_result_OBUF[3]_inst_i_39/O
                         net (fo=1, routed)           0.000     6.974    pe/pixel_result_OBUF[3]_inst_i_39_n_0
    SLICE_X0Y20          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.133     7.107 r  pe/pixel_result_OBUF[3]_inst_i_32/O[1]
                         net (fo=1, routed)           0.504     7.612    pe/pixel_result_OBUF[3]_inst_i_32_n_6
    SLICE_X1Y20          LUT2 (Prop_lut2_I1_O)        0.152     7.764 r  pe/pixel_result_OBUF[3]_inst_i_35/O
                         net (fo=1, routed)           0.000     7.764    pe/pixel_result_OBUF[3]_inst_i_35_n_0
    SLICE_X1Y20          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.345     8.109 r  pe/pixel_result_OBUF[3]_inst_i_27/O[2]
                         net (fo=2, routed)           0.482     8.591    pe/pixel_result_OBUF[3]_inst_i_27_n_5
    SLICE_X2Y20          CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.365     8.956 r  pe/pixel_result_OBUF[3]_inst_i_22/O[3]
                         net (fo=2, routed)           0.578     9.534    pe/pixel_result_OBUF[3]_inst_i_22_n_4
    SLICE_X4Y20          LUT2 (Prop_lut2_I1_O)        0.142     9.676 r  pe/pixel_result_OBUF[3]_inst_i_23/O
                         net (fo=1, routed)           0.000     9.676    pe/pixel_result_OBUF[3]_inst_i_23_n_0
    SLICE_X4Y20          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.233     9.909 r  pe/pixel_result_OBUF[3]_inst_i_17/CO[3]
                         net (fo=1, routed)           0.000     9.909    pe/pixel_result_OBUF[3]_inst_i_17_n_0
    SLICE_X4Y21          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.139    10.048 r  pe/pixel_result_OBUF[7]_inst_i_17/O[0]
                         net (fo=2, routed)           0.654    10.702    pe/pixel_result_OBUF[7]_inst_i_17_n_7
    SLICE_X5Y24          CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.432    11.134 r  pe/pixel_result_OBUF[7]_inst_i_12/O[2]
                         net (fo=2, routed)           0.554    11.688    pe/pixel_result_OBUF[7]_inst_i_12_n_5
    SLICE_X7Y24          LUT2 (Prop_lut2_I1_O)        0.152    11.840 r  pe/pixel_result_OBUF[7]_inst_i_14/O
                         net (fo=1, routed)           0.000    11.840    pe/pixel_result_OBUF[7]_inst_i_14_n_0
    SLICE_X7Y24          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.140    11.980 r  pe/pixel_result_OBUF[7]_inst_i_7/O[2]
                         net (fo=2, routed)           0.683    12.663    pe/pixel_result_OBUF[7]_inst_i_7_n_5
    SLICE_X9Y23          LUT2 (Prop_lut2_I1_O)        0.152    12.815 r  pe/pixel_result_OBUF[7]_inst_i_9/O
                         net (fo=1, routed)           0.000    12.815    pe/pixel_result_OBUF[7]_inst_i_9_n_0
    SLICE_X9Y23          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.235    13.050 r  pe/pixel_result_OBUF[7]_inst_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.050    pe/pixel_result_OBUF[7]_inst_i_2_n_0
    SLICE_X9Y24          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.213    13.263 r  pe/pixel_result_OBUF[11]_inst_i_3/O[1]
                         net (fo=1, routed)           0.675    13.938    pe/C[9]
    SLICE_X8Y21          LUT2 (Prop_lut2_I1_O)        0.152    14.090 r  pe/pixel_result_OBUF[11]_inst_i_4/O
                         net (fo=1, routed)           0.000    14.090    pe/pixel_result_OBUF[11]_inst_i_4_n_0
    SLICE_X8Y21          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.374    14.464 r  pe/pixel_result_OBUF[11]_inst_i_1/O[3]
                         net (fo=1, routed)           1.624    16.089    pixel_result_OBUF[11]
    T19                  OBUF (Prop_obuf_I_O)         2.530    18.619 r  pixel_result_OBUF[11]_inst/O
                         net (fo=0)                   0.000    18.619    pixel_result[11]
    T19                                                               r  pixel_result[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pixel_patch_reg[8][0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixel_result[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.847ns  (logic 6.496ns (46.912%)  route 7.351ns (53.088%))
  Logic Levels:           19  (CARRY4=11 LUT1=1 LUT2=6 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.845     0.845 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.140     2.985    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.105 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.639     4.744    clk_IBUF_BUFG
    SLICE_X2Y26          FDRE                                         r  pixel_patch_reg[8][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y26          FDRE (Prop_fdre_C_Q)         0.308     5.052 f  pixel_patch_reg[8][0]/Q
                         net (fo=7, routed)           0.811     5.864    pe/pixel_patch_reg[8][0]
    SLICE_X0Y23          LUT1 (Prop_lut1_I0_O)        0.053     5.917 r  pe/output_pixel0_carry_i_1/O
                         net (fo=1, routed)           0.000     5.917    pe/output_pixel0_carry_i_1_n_0
    SLICE_X0Y23          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.133     6.050 r  pe/output_pixel0_carry/O[1]
                         net (fo=2, routed)           0.773     6.822    pe/output_pixel0[1]
    SLICE_X0Y20          LUT2 (Prop_lut2_I0_O)        0.152     6.974 r  pe/pixel_result_OBUF[3]_inst_i_39/O
                         net (fo=1, routed)           0.000     6.974    pe/pixel_result_OBUF[3]_inst_i_39_n_0
    SLICE_X0Y20          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.133     7.107 r  pe/pixel_result_OBUF[3]_inst_i_32/O[1]
                         net (fo=1, routed)           0.504     7.612    pe/pixel_result_OBUF[3]_inst_i_32_n_6
    SLICE_X1Y20          LUT2 (Prop_lut2_I1_O)        0.152     7.764 r  pe/pixel_result_OBUF[3]_inst_i_35/O
                         net (fo=1, routed)           0.000     7.764    pe/pixel_result_OBUF[3]_inst_i_35_n_0
    SLICE_X1Y20          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.345     8.109 r  pe/pixel_result_OBUF[3]_inst_i_27/O[2]
                         net (fo=2, routed)           0.482     8.591    pe/pixel_result_OBUF[3]_inst_i_27_n_5
    SLICE_X2Y20          CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.365     8.956 r  pe/pixel_result_OBUF[3]_inst_i_22/O[3]
                         net (fo=2, routed)           0.578     9.534    pe/pixel_result_OBUF[3]_inst_i_22_n_4
    SLICE_X4Y20          LUT2 (Prop_lut2_I1_O)        0.142     9.676 r  pe/pixel_result_OBUF[3]_inst_i_23/O
                         net (fo=1, routed)           0.000     9.676    pe/pixel_result_OBUF[3]_inst_i_23_n_0
    SLICE_X4Y20          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.233     9.909 r  pe/pixel_result_OBUF[3]_inst_i_17/CO[3]
                         net (fo=1, routed)           0.000     9.909    pe/pixel_result_OBUF[3]_inst_i_17_n_0
    SLICE_X4Y21          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.139    10.048 r  pe/pixel_result_OBUF[7]_inst_i_17/O[0]
                         net (fo=2, routed)           0.654    10.702    pe/pixel_result_OBUF[7]_inst_i_17_n_7
    SLICE_X5Y24          CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.432    11.134 r  pe/pixel_result_OBUF[7]_inst_i_12/O[2]
                         net (fo=2, routed)           0.554    11.688    pe/pixel_result_OBUF[7]_inst_i_12_n_5
    SLICE_X7Y24          LUT2 (Prop_lut2_I1_O)        0.152    11.840 r  pe/pixel_result_OBUF[7]_inst_i_14/O
                         net (fo=1, routed)           0.000    11.840    pe/pixel_result_OBUF[7]_inst_i_14_n_0
    SLICE_X7Y24          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.140    11.980 r  pe/pixel_result_OBUF[7]_inst_i_7/O[2]
                         net (fo=2, routed)           0.683    12.663    pe/pixel_result_OBUF[7]_inst_i_7_n_5
    SLICE_X9Y23          LUT2 (Prop_lut2_I1_O)        0.152    12.815 r  pe/pixel_result_OBUF[7]_inst_i_9/O
                         net (fo=1, routed)           0.000    12.815    pe/pixel_result_OBUF[7]_inst_i_9_n_0
    SLICE_X9Y23          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.235    13.050 r  pe/pixel_result_OBUF[7]_inst_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.050    pe/pixel_result_OBUF[7]_inst_i_2_n_0
    SLICE_X9Y24          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.213    13.263 r  pe/pixel_result_OBUF[11]_inst_i_3/O[1]
                         net (fo=1, routed)           0.675    13.938    pe/C[9]
    SLICE_X8Y21          LUT2 (Prop_lut2_I1_O)        0.152    14.090 r  pe/pixel_result_OBUF[11]_inst_i_4/O
                         net (fo=1, routed)           0.000    14.090    pe/pixel_result_OBUF[11]_inst_i_4_n_0
    SLICE_X8Y21          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.340    14.430 r  pe/pixel_result_OBUF[11]_inst_i_1/O[2]
                         net (fo=1, routed)           1.636    16.066    pixel_result_OBUF[10]
    P16                  OBUF (Prop_obuf_I_O)         2.525    18.592 r  pixel_result_OBUF[10]_inst/O
                         net (fo=0)                   0.000    18.592    pixel_result[10]
    P16                                                               r  pixel_result[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pixel_patch_reg[8][0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixel_result[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.752ns  (logic 6.311ns (45.893%)  route 7.441ns (54.107%))
  Logic Levels:           19  (CARRY4=11 LUT1=1 LUT2=6 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.845     0.845 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.140     2.985    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.105 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.639     4.744    clk_IBUF_BUFG
    SLICE_X2Y26          FDRE                                         r  pixel_patch_reg[8][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y26          FDRE (Prop_fdre_C_Q)         0.308     5.052 f  pixel_patch_reg[8][0]/Q
                         net (fo=7, routed)           0.811     5.864    pe/pixel_patch_reg[8][0]
    SLICE_X0Y23          LUT1 (Prop_lut1_I0_O)        0.053     5.917 r  pe/output_pixel0_carry_i_1/O
                         net (fo=1, routed)           0.000     5.917    pe/output_pixel0_carry_i_1_n_0
    SLICE_X0Y23          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.133     6.050 r  pe/output_pixel0_carry/O[1]
                         net (fo=2, routed)           0.773     6.822    pe/output_pixel0[1]
    SLICE_X0Y20          LUT2 (Prop_lut2_I0_O)        0.152     6.974 r  pe/pixel_result_OBUF[3]_inst_i_39/O
                         net (fo=1, routed)           0.000     6.974    pe/pixel_result_OBUF[3]_inst_i_39_n_0
    SLICE_X0Y20          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.133     7.107 r  pe/pixel_result_OBUF[3]_inst_i_32/O[1]
                         net (fo=1, routed)           0.504     7.612    pe/pixel_result_OBUF[3]_inst_i_32_n_6
    SLICE_X1Y20          LUT2 (Prop_lut2_I1_O)        0.152     7.764 r  pe/pixel_result_OBUF[3]_inst_i_35/O
                         net (fo=1, routed)           0.000     7.764    pe/pixel_result_OBUF[3]_inst_i_35_n_0
    SLICE_X1Y20          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.345     8.109 r  pe/pixel_result_OBUF[3]_inst_i_27/O[2]
                         net (fo=2, routed)           0.482     8.591    pe/pixel_result_OBUF[3]_inst_i_27_n_5
    SLICE_X2Y20          CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.365     8.956 r  pe/pixel_result_OBUF[3]_inst_i_22/O[3]
                         net (fo=2, routed)           0.578     9.534    pe/pixel_result_OBUF[3]_inst_i_22_n_4
    SLICE_X4Y20          LUT2 (Prop_lut2_I1_O)        0.142     9.676 r  pe/pixel_result_OBUF[3]_inst_i_23/O
                         net (fo=1, routed)           0.000     9.676    pe/pixel_result_OBUF[3]_inst_i_23_n_0
    SLICE_X4Y20          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.233     9.909 r  pe/pixel_result_OBUF[3]_inst_i_17/CO[3]
                         net (fo=1, routed)           0.000     9.909    pe/pixel_result_OBUF[3]_inst_i_17_n_0
    SLICE_X4Y21          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.139    10.048 r  pe/pixel_result_OBUF[7]_inst_i_17/O[0]
                         net (fo=2, routed)           0.654    10.702    pe/pixel_result_OBUF[7]_inst_i_17_n_7
    SLICE_X5Y24          CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.432    11.134 r  pe/pixel_result_OBUF[7]_inst_i_12/O[2]
                         net (fo=2, routed)           0.554    11.688    pe/pixel_result_OBUF[7]_inst_i_12_n_5
    SLICE_X7Y24          LUT2 (Prop_lut2_I1_O)        0.152    11.840 r  pe/pixel_result_OBUF[7]_inst_i_14/O
                         net (fo=1, routed)           0.000    11.840    pe/pixel_result_OBUF[7]_inst_i_14_n_0
    SLICE_X7Y24          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.140    11.980 r  pe/pixel_result_OBUF[7]_inst_i_7/O[2]
                         net (fo=2, routed)           0.683    12.663    pe/pixel_result_OBUF[7]_inst_i_7_n_5
    SLICE_X9Y23          LUT2 (Prop_lut2_I1_O)        0.152    12.815 r  pe/pixel_result_OBUF[7]_inst_i_9/O
                         net (fo=1, routed)           0.000    12.815    pe/pixel_result_OBUF[7]_inst_i_9_n_0
    SLICE_X9Y23          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.235    13.050 r  pe/pixel_result_OBUF[7]_inst_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.050    pe/pixel_result_OBUF[7]_inst_i_2_n_0
    SLICE_X9Y24          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.213    13.263 r  pe/pixel_result_OBUF[11]_inst_i_3/O[1]
                         net (fo=1, routed)           0.675    13.938    pe/C[9]
    SLICE_X8Y21          LUT2 (Prop_lut2_I1_O)        0.152    14.090 r  pe/pixel_result_OBUF[11]_inst_i_4/O
                         net (fo=1, routed)           0.000    14.090    pe/pixel_result_OBUF[11]_inst_i_4_n_0
    SLICE_X8Y21          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.134    14.224 r  pe/pixel_result_OBUF[11]_inst_i_1/O[1]
                         net (fo=1, routed)           1.726    15.950    pixel_result_OBUF[9]
    N17                  OBUF (Prop_obuf_I_O)         2.546    18.497 r  pixel_result_OBUF[9]_inst/O
                         net (fo=0)                   0.000    18.497    pixel_result[9]
    N17                                                               r  pixel_result[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pixel_patch_reg[8][0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixel_result[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.683ns  (logic 6.221ns (45.464%)  route 7.462ns (54.536%))
  Logic Levels:           19  (CARRY4=11 LUT1=1 LUT2=6 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.845     0.845 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.140     2.985    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.105 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.639     4.744    clk_IBUF_BUFG
    SLICE_X2Y26          FDRE                                         r  pixel_patch_reg[8][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y26          FDRE (Prop_fdre_C_Q)         0.308     5.052 f  pixel_patch_reg[8][0]/Q
                         net (fo=7, routed)           0.811     5.864    pe/pixel_patch_reg[8][0]
    SLICE_X0Y23          LUT1 (Prop_lut1_I0_O)        0.053     5.917 r  pe/output_pixel0_carry_i_1/O
                         net (fo=1, routed)           0.000     5.917    pe/output_pixel0_carry_i_1_n_0
    SLICE_X0Y23          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.133     6.050 r  pe/output_pixel0_carry/O[1]
                         net (fo=2, routed)           0.773     6.822    pe/output_pixel0[1]
    SLICE_X0Y20          LUT2 (Prop_lut2_I0_O)        0.152     6.974 r  pe/pixel_result_OBUF[3]_inst_i_39/O
                         net (fo=1, routed)           0.000     6.974    pe/pixel_result_OBUF[3]_inst_i_39_n_0
    SLICE_X0Y20          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.133     7.107 r  pe/pixel_result_OBUF[3]_inst_i_32/O[1]
                         net (fo=1, routed)           0.504     7.612    pe/pixel_result_OBUF[3]_inst_i_32_n_6
    SLICE_X1Y20          LUT2 (Prop_lut2_I1_O)        0.152     7.764 r  pe/pixel_result_OBUF[3]_inst_i_35/O
                         net (fo=1, routed)           0.000     7.764    pe/pixel_result_OBUF[3]_inst_i_35_n_0
    SLICE_X1Y20          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.345     8.109 r  pe/pixel_result_OBUF[3]_inst_i_27/O[2]
                         net (fo=2, routed)           0.482     8.591    pe/pixel_result_OBUF[3]_inst_i_27_n_5
    SLICE_X2Y20          CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.365     8.956 r  pe/pixel_result_OBUF[3]_inst_i_22/O[3]
                         net (fo=2, routed)           0.578     9.534    pe/pixel_result_OBUF[3]_inst_i_22_n_4
    SLICE_X4Y20          LUT2 (Prop_lut2_I1_O)        0.142     9.676 r  pe/pixel_result_OBUF[3]_inst_i_23/O
                         net (fo=1, routed)           0.000     9.676    pe/pixel_result_OBUF[3]_inst_i_23_n_0
    SLICE_X4Y20          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.233     9.909 r  pe/pixel_result_OBUF[3]_inst_i_17/CO[3]
                         net (fo=1, routed)           0.000     9.909    pe/pixel_result_OBUF[3]_inst_i_17_n_0
    SLICE_X4Y21          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.139    10.048 r  pe/pixel_result_OBUF[7]_inst_i_17/O[0]
                         net (fo=2, routed)           0.654    10.702    pe/pixel_result_OBUF[7]_inst_i_17_n_7
    SLICE_X5Y24          CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.432    11.134 r  pe/pixel_result_OBUF[7]_inst_i_12/O[2]
                         net (fo=2, routed)           0.554    11.688    pe/pixel_result_OBUF[7]_inst_i_12_n_5
    SLICE_X7Y24          LUT2 (Prop_lut2_I1_O)        0.152    11.840 r  pe/pixel_result_OBUF[7]_inst_i_14/O
                         net (fo=1, routed)           0.000    11.840    pe/pixel_result_OBUF[7]_inst_i_14_n_0
    SLICE_X7Y24          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.140    11.980 r  pe/pixel_result_OBUF[7]_inst_i_7/O[2]
                         net (fo=2, routed)           0.683    12.663    pe/pixel_result_OBUF[7]_inst_i_7_n_5
    SLICE_X9Y23          LUT2 (Prop_lut2_I1_O)        0.152    12.815 r  pe/pixel_result_OBUF[7]_inst_i_9/O
                         net (fo=1, routed)           0.000    12.815    pe/pixel_result_OBUF[7]_inst_i_9_n_0
    SLICE_X9Y23          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.140    12.955 r  pe/pixel_result_OBUF[7]_inst_i_2/O[2]
                         net (fo=2, routed)           0.674    13.629    pe/C[6]
    SLICE_X8Y20          LUT2 (Prop_lut2_I1_O)        0.152    13.781 r  pe/pixel_result_OBUF[7]_inst_i_4/O
                         net (fo=1, routed)           0.000    13.781    pe/pixel_result_OBUF[7]_inst_i_4_n_0
    SLICE_X8Y20          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.219    14.000 r  pe/pixel_result_OBUF[7]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.000    pe/pixel_result_OBUF[7]_inst_i_1_n_0
    SLICE_X8Y21          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.135    14.135 r  pe/pixel_result_OBUF[11]_inst_i_1/O[0]
                         net (fo=1, routed)           1.748    15.883    pixel_result_OBUF[8]
    R16                  OBUF (Prop_obuf_I_O)         2.544    18.427 r  pixel_result_OBUF[8]_inst/O
                         net (fo=0)                   0.000    18.427    pixel_result[8]
    R16                                                               r  pixel_result[8] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 cu/FSM_onehot_current_state_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            done
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.760ns  (logic 1.387ns (78.789%)  route 0.373ns (21.211%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.109     0.109 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.863     0.972    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.998 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.623     1.621    cu/clk_IBUF_BUFG
    SLICE_X0Y27          FDCE                                         r  cu/FSM_onehot_current_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y27          FDCE (Prop_fdce_C_Q)         0.100     1.721 r  cu/FSM_onehot_current_state_reg[3]/Q
                         net (fo=6, routed)           0.373     2.094    done_OBUF
    R21                  OBUF (Prop_obuf_I_O)         1.287     3.381 r  done_OBUF_inst/O
                         net (fo=0)                   0.000     3.381    done
    R21                                                               r  done (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pixel_patch_reg[1][0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixel_result[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.610ns  (logic 1.658ns (63.519%)  route 0.952ns (36.481%))
  Logic Levels:           4  (CARRY4=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.109     0.109 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.863     0.972    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.998 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.620     1.618    clk_IBUF_BUFG
    SLICE_X4Y26          FDRE                                         r  pixel_patch_reg[1][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y26          FDRE (Prop_fdre_C_Q)         0.100     1.718 r  pixel_patch_reg[1][0]/Q
                         net (fo=7, routed)           0.366     2.084    pe/pixel_patch_reg[1][0]
    SLICE_X9Y20          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.077     2.161 r  pe/pixel_result_OBUF[11]_inst_i_2/O[1]
                         net (fo=2, routed)           0.065     2.226    pe/output_pixel7[7]
    SLICE_X8Y20          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.128     2.354 r  pe/pixel_result_OBUF[7]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.354    pe/pixel_result_OBUF[7]_inst_i_1_n_0
    SLICE_X8Y21          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.054     2.408 r  pe/pixel_result_OBUF[11]_inst_i_1/O[2]
                         net (fo=1, routed)           0.521     2.929    pixel_result_OBUF[10]
    P16                  OBUF (Prop_obuf_I_O)         1.299     4.227 r  pixel_result_OBUF[10]_inst/O
                         net (fo=0)                   0.000     4.227    pixel_result[10]
    P16                                                               r  pixel_result[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pixel_patch_reg[1][0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixel_result[17]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.626ns  (logic 1.721ns (65.542%)  route 0.905ns (34.458%))
  Logic Levels:           6  (CARRY4=5 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.109     0.109 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.863     0.972    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.998 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.620     1.618    clk_IBUF_BUFG
    SLICE_X4Y26          FDRE                                         r  pixel_patch_reg[1][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y26          FDRE (Prop_fdre_C_Q)         0.100     1.718 r  pixel_patch_reg[1][0]/Q
                         net (fo=7, routed)           0.366     2.084    pe/pixel_patch_reg[1][0]
    SLICE_X9Y20          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.077     2.161 r  pe/pixel_result_OBUF[11]_inst_i_2/O[1]
                         net (fo=2, routed)           0.065     2.226    pe/output_pixel7[7]
    SLICE_X8Y20          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.128     2.354 r  pe/pixel_result_OBUF[7]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.354    pe/pixel_result_OBUF[7]_inst_i_1_n_0
    SLICE_X8Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.027     2.381 r  pe/pixel_result_OBUF[11]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.381    pe/pixel_result_OBUF[11]_inst_i_1_n_0
    SLICE_X8Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.027     2.408 r  pe/pixel_result_OBUF[15]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.408    pe/pixel_result_OBUF[15]_inst_i_1_n_0
    SLICE_X8Y23          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.036     2.444 r  pe/pixel_result_OBUF[17]_inst_i_1/CO[1]
                         net (fo=1, routed)           0.474     2.918    pixel_result_OBUF[17]
    R20                  OBUF (Prop_obuf_I_O)         1.326     4.244 r  pixel_result_OBUF[17]_inst/O
                         net (fo=0)                   0.000     4.244    pixel_result[17]
    R20                                                               r  pixel_result[17] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pixel_patch_reg[1][0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixel_result[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.631ns  (logic 1.683ns (63.994%)  route 0.947ns (36.006%))
  Logic Levels:           4  (CARRY4=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.109     0.109 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.863     0.972    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.998 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.620     1.618    clk_IBUF_BUFG
    SLICE_X4Y26          FDRE                                         r  pixel_patch_reg[1][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y26          FDRE (Prop_fdre_C_Q)         0.100     1.718 r  pixel_patch_reg[1][0]/Q
                         net (fo=7, routed)           0.366     2.084    pe/pixel_patch_reg[1][0]
    SLICE_X9Y20          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.077     2.161 r  pe/pixel_result_OBUF[11]_inst_i_2/O[1]
                         net (fo=2, routed)           0.065     2.226    pe/output_pixel7[7]
    SLICE_X8Y20          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.128     2.354 r  pe/pixel_result_OBUF[7]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.354    pe/pixel_result_OBUF[7]_inst_i_1_n_0
    SLICE_X8Y21          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.068     2.422 r  pe/pixel_result_OBUF[11]_inst_i_1/O[3]
                         net (fo=1, routed)           0.516     2.938    pixel_result_OBUF[11]
    T19                  OBUF (Prop_obuf_I_O)         1.310     4.249 r  pixel_result_OBUF[11]_inst/O
                         net (fo=0)                   0.000     4.249    pixel_result[11]
    T19                                                               r  pixel_result[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pixel_patch_reg[1][0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixel_result[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.635ns  (logic 1.687ns (64.029%)  route 0.948ns (35.971%))
  Logic Levels:           5  (CARRY4=4 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.109     0.109 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.863     0.972    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.998 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.620     1.618    clk_IBUF_BUFG
    SLICE_X4Y26          FDRE                                         r  pixel_patch_reg[1][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y26          FDRE (Prop_fdre_C_Q)         0.100     1.718 r  pixel_patch_reg[1][0]/Q
                         net (fo=7, routed)           0.366     2.084    pe/pixel_patch_reg[1][0]
    SLICE_X9Y20          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.077     2.161 r  pe/pixel_result_OBUF[11]_inst_i_2/O[1]
                         net (fo=2, routed)           0.065     2.226    pe/output_pixel7[7]
    SLICE_X8Y20          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.128     2.354 r  pe/pixel_result_OBUF[7]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.354    pe/pixel_result_OBUF[7]_inst_i_1_n_0
    SLICE_X8Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.027     2.381 r  pe/pixel_result_OBUF[11]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.381    pe/pixel_result_OBUF[11]_inst_i_1_n_0
    SLICE_X8Y22          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.041     2.422 r  pe/pixel_result_OBUF[15]_inst_i_1/O[0]
                         net (fo=1, routed)           0.517     2.939    pixel_result_OBUF[12]
    T18                  OBUF (Prop_obuf_I_O)         1.314     4.253 r  pixel_result_OBUF[12]_inst/O
                         net (fo=0)                   0.000     4.253    pixel_result[12]
    T18                                                               r  pixel_result[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pixel_patch_reg[1][0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixel_result[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.635ns  (logic 1.698ns (64.451%)  route 0.937ns (35.549%))
  Logic Levels:           5  (CARRY4=4 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.109     0.109 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.863     0.972    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.998 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.620     1.618    clk_IBUF_BUFG
    SLICE_X4Y26          FDRE                                         r  pixel_patch_reg[1][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y26          FDRE (Prop_fdre_C_Q)         0.100     1.718 r  pixel_patch_reg[1][0]/Q
                         net (fo=7, routed)           0.366     2.084    pe/pixel_patch_reg[1][0]
    SLICE_X9Y20          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.077     2.161 r  pe/pixel_result_OBUF[11]_inst_i_2/O[1]
                         net (fo=2, routed)           0.065     2.226    pe/output_pixel7[7]
    SLICE_X8Y20          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.128     2.354 r  pe/pixel_result_OBUF[7]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.354    pe/pixel_result_OBUF[7]_inst_i_1_n_0
    SLICE_X8Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.027     2.381 r  pe/pixel_result_OBUF[11]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.381    pe/pixel_result_OBUF[11]_inst_i_1_n_0
    SLICE_X8Y22          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.061     2.442 r  pe/pixel_result_OBUF[15]_inst_i_1/O[1]
                         net (fo=1, routed)           0.506     2.948    pixel_result_OBUF[13]
    U20                  OBUF (Prop_obuf_I_O)         1.305     4.253 r  pixel_result_OBUF[13]_inst/O
                         net (fo=0)                   0.000     4.253    pixel_result[13]
    U20                                                               r  pixel_result[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pixel_patch_reg[1][0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixel_result[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.636ns  (logic 1.599ns (60.667%)  route 1.037ns (39.333%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.109     0.109 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.863     0.972    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.998 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.620     1.618    clk_IBUF_BUFG
    SLICE_X4Y26          FDRE                                         r  pixel_patch_reg[1][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y26          FDRE (Prop_fdre_C_Q)         0.100     1.718 r  pixel_patch_reg[1][0]/Q
                         net (fo=7, routed)           0.366     2.084    pe/pixel_patch_reg[1][0]
    SLICE_X9Y20          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.077     2.161 r  pe/pixel_result_OBUF[11]_inst_i_2/O[1]
                         net (fo=2, routed)           0.149     2.310    pe/output_pixel7[7]
    SLICE_X8Y20          LUT2 (Prop_lut2_I0_O)        0.066     2.376 r  pe/pixel_result_OBUF[7]_inst_i_3/O
                         net (fo=1, routed)           0.000     2.376    pe/pixel_result_OBUF[7]_inst_i_3_n_0
    SLICE_X8Y20          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.046     2.422 r  pe/pixel_result_OBUF[7]_inst_i_1/O[3]
                         net (fo=1, routed)           0.522     2.944    pixel_result_OBUF[7]
    R17                  OBUF (Prop_obuf_I_O)         1.310     4.253 r  pixel_result_OBUF[7]_inst/O
                         net (fo=0)                   0.000     4.253    pixel_result[7]
    R17                                                               r  pixel_result[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pixel_patch_reg[1][0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixel_result[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.638ns  (logic 1.730ns (65.587%)  route 0.908ns (34.413%))
  Logic Levels:           5  (CARRY4=4 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.109     0.109 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.863     0.972    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.998 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.620     1.618    clk_IBUF_BUFG
    SLICE_X4Y26          FDRE                                         r  pixel_patch_reg[1][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y26          FDRE (Prop_fdre_C_Q)         0.100     1.718 r  pixel_patch_reg[1][0]/Q
                         net (fo=7, routed)           0.366     2.084    pe/pixel_patch_reg[1][0]
    SLICE_X9Y20          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.077     2.161 r  pe/pixel_result_OBUF[11]_inst_i_2/O[1]
                         net (fo=2, routed)           0.065     2.226    pe/output_pixel7[7]
    SLICE_X8Y20          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.128     2.354 r  pe/pixel_result_OBUF[7]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.354    pe/pixel_result_OBUF[7]_inst_i_1_n_0
    SLICE_X8Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.027     2.381 r  pe/pixel_result_OBUF[11]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.381    pe/pixel_result_OBUF[11]_inst_i_1_n_0
    SLICE_X8Y22          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.068     2.449 r  pe/pixel_result_OBUF[15]_inst_i_1/O[3]
                         net (fo=1, routed)           0.477     2.926    pixel_result_OBUF[15]
    T23                  OBUF (Prop_obuf_I_O)         1.330     4.256 r  pixel_result_OBUF[15]_inst/O
                         net (fo=0)                   0.000     4.256    pixel_result[15]
    T23                                                               r  pixel_result[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pixel_patch_reg[1][0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixel_result[16]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.639ns  (logic 1.732ns (65.629%)  route 0.907ns (34.371%))
  Logic Levels:           6  (CARRY4=5 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.109     0.109 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.863     0.972    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.998 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.620     1.618    clk_IBUF_BUFG
    SLICE_X4Y26          FDRE                                         r  pixel_patch_reg[1][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y26          FDRE (Prop_fdre_C_Q)         0.100     1.718 r  pixel_patch_reg[1][0]/Q
                         net (fo=7, routed)           0.366     2.084    pe/pixel_patch_reg[1][0]
    SLICE_X9Y20          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.077     2.161 r  pe/pixel_result_OBUF[11]_inst_i_2/O[1]
                         net (fo=2, routed)           0.065     2.226    pe/output_pixel7[7]
    SLICE_X8Y20          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.128     2.354 r  pe/pixel_result_OBUF[7]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.354    pe/pixel_result_OBUF[7]_inst_i_1_n_0
    SLICE_X8Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.027     2.381 r  pe/pixel_result_OBUF[11]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.381    pe/pixel_result_OBUF[11]_inst_i_1_n_0
    SLICE_X8Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.027     2.408 r  pe/pixel_result_OBUF[15]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.408    pe/pixel_result_OBUF[15]_inst_i_1_n_0
    SLICE_X8Y23          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.041     2.449 r  pe/pixel_result_OBUF[17]_inst_i_1/O[0]
                         net (fo=1, routed)           0.476     2.925    pixel_result_OBUF[16]
    T22                  OBUF (Prop_obuf_I_O)         1.332     4.257 r  pixel_result_OBUF[16]_inst/O
                         net (fo=0)                   0.000     4.257    pixel_result[16]
    T22                                                               r  pixel_result[16] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pixel_patch_reg[1][0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixel_result[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.644ns  (logic 1.667ns (63.045%)  route 0.977ns (36.955%))
  Logic Levels:           3  (CARRY4=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.109     0.109 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.863     0.972    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.998 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.620     1.618    clk_IBUF_BUFG
    SLICE_X4Y26          FDRE                                         r  pixel_patch_reg[1][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y26          FDRE (Prop_fdre_C_Q)         0.100     1.718 r  pixel_patch_reg[1][0]/Q
                         net (fo=7, routed)           0.306     2.024    pe/pixel_patch_reg[1][0]
    SLICE_X9Y20          CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.119     2.143 r  pe/pixel_result_OBUF[11]_inst_i_2/O[2]
                         net (fo=2, routed)           0.106     2.249    pe/output_pixel7[8]
    SLICE_X8Y21          CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.134     2.383 r  pe/pixel_result_OBUF[11]_inst_i_1/O[1]
                         net (fo=1, routed)           0.565     2.948    pixel_result_OBUF[9]
    N17                  OBUF (Prop_obuf_I_O)         1.314     4.262 r  pixel_result_OBUF[9]_inst/O
                         net (fo=0)                   0.000     4.262    pixel_result[9]
    N17                                                               r  pixel_result[9] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk

Max Delay            29 Endpoints
Min Delay            29 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            pixel_patch_reg[4][0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.663ns  (logic 0.955ns (35.869%)  route 1.708ns (64.131%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        4.452ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.452ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N22                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    N22                  IBUF (Prop_ibuf_I_O)         0.849     0.849 f  rst_IBUF_inst/O
                         net (fo=11, routed)          1.081     1.930    cu/rst_IBUF
    SLICE_X2Y27          LUT4 (Prop_lut4_I0_O)        0.053     1.983 r  cu/pixel_patch[0][0]_i_2/O
                         net (fo=8, routed)           0.626     2.610    mem/pixel_patch_reg[0]_0_sn_1
    SLICE_X4Y26          LUT6 (Prop_lut6_I4_O)        0.053     2.663 r  mem/pixel_patch[4][0]_i_1/O
                         net (fo=1, routed)           0.000     2.663    mem_n_5
    SLICE_X4Y26          FDRE                                         r  pixel_patch_reg[4][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.769     0.769 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.040     2.809    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     2.922 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.530     4.452    clk_IBUF_BUFG
    SLICE_X4Y26          FDRE                                         r  pixel_patch_reg[4][0]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            pixel_patch_reg[3][0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.660ns  (logic 0.955ns (35.909%)  route 1.705ns (64.091%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        4.452ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.452ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N22                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    N22                  IBUF (Prop_ibuf_I_O)         0.849     0.849 f  rst_IBUF_inst/O
                         net (fo=11, routed)          1.081     1.930    cu/rst_IBUF
    SLICE_X2Y27          LUT4 (Prop_lut4_I0_O)        0.053     1.983 r  cu/pixel_patch[0][0]_i_2/O
                         net (fo=8, routed)           0.623     2.607    mem/pixel_patch_reg[0]_0_sn_1
    SLICE_X4Y26          LUT6 (Prop_lut6_I4_O)        0.053     2.660 r  mem/pixel_patch[3][0]_i_1/O
                         net (fo=1, routed)           0.000     2.660    mem_n_6
    SLICE_X4Y26          FDRE                                         r  pixel_patch_reg[3][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.769     0.769 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.040     2.809    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     2.922 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.530     4.452    clk_IBUF_BUFG
    SLICE_X4Y26          FDRE                                         r  pixel_patch_reg[3][0]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            pixel_patch_reg[6][0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.618ns  (logic 0.955ns (36.487%)  route 1.663ns (63.513%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        4.453ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.453ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N22                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    N22                  IBUF (Prop_ibuf_I_O)         0.849     0.849 f  rst_IBUF_inst/O
                         net (fo=11, routed)          1.081     1.930    cu/rst_IBUF
    SLICE_X2Y27          LUT4 (Prop_lut4_I0_O)        0.053     1.983 r  cu/pixel_patch[0][0]_i_2/O
                         net (fo=8, routed)           0.581     2.565    mem/pixel_patch_reg[0]_0_sn_1
    SLICE_X3Y26          LUT6 (Prop_lut6_I4_O)        0.053     2.618 r  mem/pixel_patch[6][0]_i_1/O
                         net (fo=1, routed)           0.000     2.618    mem_n_3
    SLICE_X3Y26          FDRE                                         r  pixel_patch_reg[6][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.769     0.769 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.040     2.809    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     2.922 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.531     4.453    clk_IBUF_BUFG
    SLICE_X3Y26          FDRE                                         r  pixel_patch_reg[6][0]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            pixel_patch_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.616ns  (logic 0.955ns (36.515%)  route 1.661ns (63.485%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        4.453ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.453ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N22                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    N22                  IBUF (Prop_ibuf_I_O)         0.849     0.849 f  rst_IBUF_inst/O
                         net (fo=11, routed)          1.081     1.930    cu/rst_IBUF
    SLICE_X2Y27          LUT4 (Prop_lut4_I0_O)        0.053     1.983 r  cu/pixel_patch[0][0]_i_2/O
                         net (fo=8, routed)           0.579     2.563    mem/pixel_patch_reg[0]_0_sn_1
    SLICE_X3Y26          LUT6 (Prop_lut6_I4_O)        0.053     2.616 r  mem/pixel_patch[0][0]_i_1/O
                         net (fo=1, routed)           0.000     2.616    mem_n_1
    SLICE_X3Y26          FDRE                                         r  pixel_patch_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.769     0.769 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.040     2.809    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     2.922 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.531     4.453    clk_IBUF_BUFG
    SLICE_X3Y26          FDRE                                         r  pixel_patch_reg[0][0]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            pixel_patch_reg[5][0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.616ns  (logic 0.955ns (36.515%)  route 1.661ns (63.485%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        4.453ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.453ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N22                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    N22                  IBUF (Prop_ibuf_I_O)         0.849     0.849 f  rst_IBUF_inst/O
                         net (fo=11, routed)          1.081     1.930    cu/rst_IBUF
    SLICE_X2Y27          LUT4 (Prop_lut4_I0_O)        0.053     1.983 r  cu/pixel_patch[0][0]_i_2/O
                         net (fo=8, routed)           0.579     2.563    mem/pixel_patch_reg[0]_0_sn_1
    SLICE_X3Y26          LUT6 (Prop_lut6_I4_O)        0.053     2.616 r  mem/pixel_patch[5][0]_i_1/O
                         net (fo=1, routed)           0.000     2.616    mem_n_4
    SLICE_X3Y26          FDRE                                         r  pixel_patch_reg[5][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.769     0.769 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.040     2.809    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     2.922 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.531     4.453    clk_IBUF_BUFG
    SLICE_X3Y26          FDRE                                         r  pixel_patch_reg[5][0]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            patch_load_counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.444ns  (logic 0.914ns (37.398%)  route 1.530ns (62.602%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.454ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.454ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N22                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    N22                  IBUF (Prop_ibuf_I_O)         0.849     0.849 r  rst_IBUF_inst/O
                         net (fo=11, routed)          1.081     1.930    cu/rst_IBUF
    SLICE_X2Y27          LUT2 (Prop_lut2_I0_O)        0.065     1.995 r  cu/patch_load_counter[3]_i_1/O
                         net (fo=4, routed)           0.449     2.444    cu_n_4
    SLICE_X2Y27          FDRE                                         r  patch_load_counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.769     0.769 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.040     2.809    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     2.922 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.532     4.454    clk_IBUF_BUFG
    SLICE_X2Y27          FDRE                                         r  patch_load_counter_reg[0]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            patch_load_counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.444ns  (logic 0.914ns (37.398%)  route 1.530ns (62.602%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.454ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.454ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N22                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    N22                  IBUF (Prop_ibuf_I_O)         0.849     0.849 r  rst_IBUF_inst/O
                         net (fo=11, routed)          1.081     1.930    cu/rst_IBUF
    SLICE_X2Y27          LUT2 (Prop_lut2_I0_O)        0.065     1.995 r  cu/patch_load_counter[3]_i_1/O
                         net (fo=4, routed)           0.449     2.444    cu_n_4
    SLICE_X2Y27          FDRE                                         r  patch_load_counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.769     0.769 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.040     2.809    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     2.922 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.532     4.454    clk_IBUF_BUFG
    SLICE_X2Y27          FDRE                                         r  patch_load_counter_reg[1]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            patch_load_counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.444ns  (logic 0.914ns (37.398%)  route 1.530ns (62.602%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.454ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.454ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N22                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    N22                  IBUF (Prop_ibuf_I_O)         0.849     0.849 r  rst_IBUF_inst/O
                         net (fo=11, routed)          1.081     1.930    cu/rst_IBUF
    SLICE_X2Y27          LUT2 (Prop_lut2_I0_O)        0.065     1.995 r  cu/patch_load_counter[3]_i_1/O
                         net (fo=4, routed)           0.449     2.444    cu_n_4
    SLICE_X2Y27          FDRE                                         r  patch_load_counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.769     0.769 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.040     2.809    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     2.922 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.532     4.454    clk_IBUF_BUFG
    SLICE_X2Y27          FDRE                                         r  patch_load_counter_reg[2]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            patch_load_counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.444ns  (logic 0.914ns (37.398%)  route 1.530ns (62.602%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.454ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.454ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N22                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    N22                  IBUF (Prop_ibuf_I_O)         0.849     0.849 r  rst_IBUF_inst/O
                         net (fo=11, routed)          1.081     1.930    cu/rst_IBUF
    SLICE_X2Y27          LUT2 (Prop_lut2_I0_O)        0.065     1.995 r  cu/patch_load_counter[3]_i_1/O
                         net (fo=4, routed)           0.449     2.444    cu_n_4
    SLICE_X2Y27          FDRE                                         r  patch_load_counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.769     0.769 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.040     2.809    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     2.922 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.532     4.454    clk_IBUF_BUFG
    SLICE_X2Y27          FDRE                                         r  patch_load_counter_reg[3]/C

Slack:                    inf
  Source:                 start
                            (input port)
  Destination:            cu/pixel_counter_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.415ns  (logic 0.904ns (37.440%)  route 1.511ns (62.560%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.454ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.454ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N21                                               0.000     0.000 r  start (IN)
                         net (fo=0)                   0.000     0.000    start
    N21                  IBUF (Prop_ibuf_I_O)         0.851     0.851 r  start_IBUF_inst/O
                         net (fo=2, routed)           1.052     1.903    cu/start_IBUF
    SLICE_X0Y27          LUT3 (Prop_lut3_I1_O)        0.053     1.956 r  cu/pixel_counter[3]_i_1/O
                         net (fo=4, routed)           0.459     2.415    cu/pixel_counter
    SLICE_X1Y27          FDCE                                         r  cu/pixel_counter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.769     0.769 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.040     2.809    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     2.922 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.532     4.454    cu/clk_IBUF_BUFG
    SLICE_X1Y27          FDCE                                         r  cu/pixel_counter_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            cu/pixel_counter_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.534ns  (logic 0.113ns (21.159%)  route 0.421ns (78.841%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.157ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.157ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N22                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    N22                  IBUF (Prop_ibuf_I_O)         0.113     0.113 f  rst_IBUF_inst/O
                         net (fo=11, routed)          0.421     0.534    cu/rst_IBUF
    SLICE_X1Y27          FDCE                                         f  cu/pixel_counter_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.357     0.357 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.928     1.285    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.315 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.842     2.157    cu/clk_IBUF_BUFG
    SLICE_X1Y27          FDCE                                         r  cu/pixel_counter_reg[0]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            cu/pixel_counter_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.534ns  (logic 0.113ns (21.159%)  route 0.421ns (78.841%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.157ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.157ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N22                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    N22                  IBUF (Prop_ibuf_I_O)         0.113     0.113 f  rst_IBUF_inst/O
                         net (fo=11, routed)          0.421     0.534    cu/rst_IBUF
    SLICE_X1Y27          FDCE                                         f  cu/pixel_counter_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.357     0.357 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.928     1.285    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.315 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.842     2.157    cu/clk_IBUF_BUFG
    SLICE_X1Y27          FDCE                                         r  cu/pixel_counter_reg[1]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            cu/pixel_counter_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.534ns  (logic 0.113ns (21.159%)  route 0.421ns (78.841%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.157ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.157ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N22                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    N22                  IBUF (Prop_ibuf_I_O)         0.113     0.113 f  rst_IBUF_inst/O
                         net (fo=11, routed)          0.421     0.534    cu/rst_IBUF
    SLICE_X1Y27          FDCE                                         f  cu/pixel_counter_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.357     0.357 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.928     1.285    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.315 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.842     2.157    cu/clk_IBUF_BUFG
    SLICE_X1Y27          FDCE                                         r  cu/pixel_counter_reg[2]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            cu/pixel_counter_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.534ns  (logic 0.113ns (21.159%)  route 0.421ns (78.841%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.157ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.157ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N22                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    N22                  IBUF (Prop_ibuf_I_O)         0.113     0.113 f  rst_IBUF_inst/O
                         net (fo=11, routed)          0.421     0.534    cu/rst_IBUF
    SLICE_X1Y27          FDCE                                         f  cu/pixel_counter_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.357     0.357 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.928     1.285    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.315 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.842     2.157    cu/clk_IBUF_BUFG
    SLICE_X1Y27          FDCE                                         r  cu/pixel_counter_reg[3]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            cu/FSM_onehot_current_state_reg[0]/PRE
                            (removal check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.536ns  (logic 0.113ns (21.066%)  route 0.423ns (78.934%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.157ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.157ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N22                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    N22                  IBUF (Prop_ibuf_I_O)         0.113     0.113 f  rst_IBUF_inst/O
                         net (fo=11, routed)          0.423     0.536    cu/rst_IBUF
    SLICE_X0Y27          FDPE                                         f  cu/FSM_onehot_current_state_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.357     0.357 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.928     1.285    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.315 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.842     2.157    cu/clk_IBUF_BUFG
    SLICE_X0Y27          FDPE                                         r  cu/FSM_onehot_current_state_reg[0]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            cu/FSM_onehot_current_state_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.536ns  (logic 0.113ns (21.066%)  route 0.423ns (78.934%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.157ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.157ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N22                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    N22                  IBUF (Prop_ibuf_I_O)         0.113     0.113 f  rst_IBUF_inst/O
                         net (fo=11, routed)          0.423     0.536    cu/rst_IBUF
    SLICE_X0Y27          FDCE                                         f  cu/FSM_onehot_current_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.357     0.357 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.928     1.285    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.315 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.842     2.157    cu/clk_IBUF_BUFG
    SLICE_X0Y27          FDCE                                         r  cu/FSM_onehot_current_state_reg[1]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            cu/FSM_onehot_current_state_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.536ns  (logic 0.113ns (21.066%)  route 0.423ns (78.934%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.157ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.157ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N22                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    N22                  IBUF (Prop_ibuf_I_O)         0.113     0.113 f  rst_IBUF_inst/O
                         net (fo=11, routed)          0.423     0.536    cu/rst_IBUF
    SLICE_X0Y27          FDCE                                         f  cu/FSM_onehot_current_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.357     0.357 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.928     1.285    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.315 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.842     2.157    cu/clk_IBUF_BUFG
    SLICE_X0Y27          FDCE                                         r  cu/FSM_onehot_current_state_reg[2]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            cu/FSM_onehot_current_state_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.536ns  (logic 0.113ns (21.066%)  route 0.423ns (78.934%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.157ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.157ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N22                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    N22                  IBUF (Prop_ibuf_I_O)         0.113     0.113 f  rst_IBUF_inst/O
                         net (fo=11, routed)          0.423     0.536    cu/rst_IBUF
    SLICE_X0Y27          FDCE                                         f  cu/FSM_onehot_current_state_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.357     0.357 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.928     1.285    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.315 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.842     2.157    cu/clk_IBUF_BUFG
    SLICE_X0Y27          FDCE                                         r  cu/FSM_onehot_current_state_reg[3]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            pixel_patch_reg[8][0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.625ns  (logic 0.141ns (22.565%)  route 0.484ns (77.435%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.155ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.155ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N22                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    N22                  IBUF (Prop_ibuf_I_O)         0.113     0.113 r  rst_IBUF_inst/O
                         net (fo=11, routed)          0.484     0.597    cu/rst_IBUF
    SLICE_X2Y26          LUT6 (Prop_lut6_I2_O)        0.028     0.625 r  cu/pixel_patch[8][0]_i_1/O
                         net (fo=1, routed)           0.000     0.625    cu_n_5
    SLICE_X2Y26          FDRE                                         r  pixel_patch_reg[8][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.357     0.357 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.928     1.285    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.315 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.840     2.155    clk_IBUF_BUFG
    SLICE_X2Y26          FDRE                                         r  pixel_patch_reg[8][0]/C

Slack:                    inf
  Source:                 start
                            (input port)
  Destination:            cu/FSM_onehot_current_state_reg[0]/CE
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.702ns  (logic 0.147ns (20.933%)  route 0.555ns (79.067%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        2.157ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.157ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N21                                               0.000     0.000 r  start (IN)
                         net (fo=0)                   0.000     0.000    start
    N21                  IBUF (Prop_ibuf_I_O)         0.115     0.115 r  start_IBUF_inst/O
                         net (fo=2, routed)           0.447     0.562    cu/start_IBUF
    SLICE_X0Y27          LUT5 (Prop_lut5_I3_O)        0.032     0.594 r  cu/FSM_onehot_current_state[3]_i_1/O
                         net (fo=4, routed)           0.108     0.702    cu/FSM_onehot_current_state[3]_i_1_n_0
    SLICE_X0Y27          FDPE                                         r  cu/FSM_onehot_current_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.357     0.357 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.928     1.285    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.315 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.842     2.157    cu/clk_IBUF_BUFG
    SLICE_X0Y27          FDPE                                         r  cu/FSM_onehot_current_state_reg[0]/C





