11:08:30 **** Build of configuration Nios II for project PWM ****
make all 
Info: Building ../PWM_bsp/
C:/intelFPGA_lite/18.1/nios2eds/bin/gnu/H-x86_64-mingw32/bin/make --no-print-directory -C ../PWM_bsp/
[BSP build complete]
Info: Compiling main.c to obj/default/main.o
nios2-elf-gcc -xc -MP -MMD -c -I../PWM_bsp//HAL/inc -I../PWM_bsp/ -I../PWM_bsp//drivers/inc  -pipe -D__hal__ -DALT_NO_INSTRUCTION_EMULATION -DALT_SINGLE_THREADED    -O0 -g -Wall   -mno-hw-div -mhw-mul -mno-hw-mulx -mgpopt=global  -o obj/default/main.o main.c
Info: Linking PWM.elf
nios2-elf-g++  -T'../PWM_bsp//linker.x' -msys-crt0='../PWM_bsp//obj/HAL/src/crt0.o' -msys-lib=hal_bsp -L../PWM_bsp/   -Wl,-Map=PWM.map   -O0 -g -Wall   -mno-hw-div -mhw-mul -mno-hw-mulx -mgpopt=global  -o PWM.elf obj/default/main.o -lm -msys-lib=m
nios2-elf-insert PWM.elf --thread_model hal --cpu_name nios2_gen2_0 --qsys true --simulation_enabled false --stderr_dev jtag_uart_0 --stdin_dev jtag_uart_0 --stdout_dev jtag_uart_0 --sopc_system_name PWM_system --quartus_project_dir "C:/intelFPGA_lite/PWM/hw/quartus" --jdi ../..//output_files/PWM.jdi --sopcinfo C:/intelFPGA_lite/PWM/hw/quartus/software/PWM_bsp/../../PWM_system.sopcinfo
Info: (PWM.elf) 20 KBytes program size (code + initialized data).
Info:           101 KBytes free for stack + heap.
Info: Creating PWM.objdump
nios2-elf-objdump --disassemble --syms --all-header --source PWM.elf >PWM.objdump
[PWM build complete]

11:08:32 Build Finished (took 2s.268ms)

