<?xml version="1.0"?>
<Interface Version="1" Minor="1">
	<Ifc Id="ROOT" Top="1">
		<Bus Id="sram_mem_addr">
			<Port Id="17" Dir="OUT"/>
			<Port Id="16" Dir="OUT"/>
			<Port Id="15" Dir="OUT"/>
			<Port Id="14" Dir="OUT"/>
			<Port Id="13" Dir="OUT"/>
			<Port Id="12" Dir="OUT"/>
			<Port Id="11" Dir="OUT"/>
			<Port Id="10" Dir="OUT"/>
			<Port Id="9" Dir="OUT"/>
			<Port Id="8" Dir="OUT"/>
			<Port Id="7" Dir="OUT"/>
			<Port Id="6" Dir="OUT"/>
			<Port Id="5" Dir="OUT"/>
			<Port Id="4" Dir="OUT"/>
			<Port Id="3" Dir="OUT"/>
			<Port Id="2" Dir="OUT"/>
			<Port Id="1" Dir="OUT"/>
			<Port Id="0" Dir="OUT"/>
		</Bus>
		<Bus Id="Dout">
			<Port Id="15" Dir="INOUT"/>
			<Port Id="14" Dir="INOUT"/>
			<Port Id="13" Dir="INOUT"/>
			<Port Id="12" Dir="INOUT"/>
			<Port Id="11" Dir="INOUT"/>
			<Port Id="10" Dir="INOUT"/>
			<Port Id="9" Dir="INOUT"/>
			<Port Id="8" Dir="INOUT"/>
			<Port Id="7" Dir="INOUT"/>
			<Port Id="6" Dir="INOUT"/>
			<Port Id="5" Dir="INOUT"/>
			<Port Id="4" Dir="INOUT"/>
			<Port Id="3" Dir="INOUT"/>
			<Port Id="2" Dir="INOUT"/>
			<Port Id="1" Dir="INOUT"/>
			<Port Id="0" Dir="INOUT"/>
		</Bus>
		<Bus Id="led">
			<Port Id="3" Dir="OUT"/>
			<Port Id="2" Dir="OUT"/>
			<Port Id="1" Dir="OUT"/>
			<Port Id="0" Dir="OUT"/>
		</Bus>
		<Port Id="clk" Dir="IN"/>
		<Port Id="cpu_mosi" Dir="IN"/>
		<Port Id="cpu_miso" Dir="OUT"/>
		<Port Id="cpu_sclk" Dir="IN"/>
		<Port Id="cpu_irq" Dir="OUT"/>
		<Port Id="si4463_mosi" Dir="OUT"/>
		<Port Id="si4463_miso" Dir="IN"/>
		<Port Id="si4463_sclk" Dir="OUT"/>
		<Port Id="si4463_ss_n" Dir="OUT"/>
		<Port Id="si4463_reset" Dir="OUT"/>
		<Port Id="si4463_irq" Dir="IN"/>
		<Port Id="CE_n" Dir="OUT"/>
		<Port Id="OE_n" Dir="OUT"/>
		<Port Id="WE_n" Dir="OUT"/>
		<Port Id="LB_n" Dir="OUT"/>
		<Port Id="UB_n" Dir="OUT"/>
	</Ifc>
</Interface>

