<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE patent-application-publication SYSTEM "pap-v16-2002-01-01.dtd" [
<!ENTITY US20030003731A1-20030102-D00000.TIF SYSTEM "US20030003731A1-20030102-D00000.TIF" NDATA TIF>
<!ENTITY US20030003731A1-20030102-D00001.TIF SYSTEM "US20030003731A1-20030102-D00001.TIF" NDATA TIF>
<!ENTITY US20030003731A1-20030102-D00002.TIF SYSTEM "US20030003731A1-20030102-D00002.TIF" NDATA TIF>
<!ENTITY US20030003731A1-20030102-D00003.TIF SYSTEM "US20030003731A1-20030102-D00003.TIF" NDATA TIF>
<!ENTITY US20030003731A1-20030102-D00004.TIF SYSTEM "US20030003731A1-20030102-D00004.TIF" NDATA TIF>
]>
<patent-application-publication>
<subdoc-bibliographic-information>
<document-id>
<doc-number>20030003731</doc-number>
<kind-code>A1</kind-code>
<document-date>20030102</document-date>
</document-id>
<publication-filing-type>new</publication-filing-type>
<domestic-filing-data>
<application-number>
<doc-number>10180760</doc-number>
</application-number>
<application-number-series-code>10</application-number-series-code>
<filing-date>20020626</filing-date>
</domestic-filing-data>
<foreign-priority-data>
<priority-application-number>
<doc-number>2001-37355</doc-number>
</priority-application-number>
<filing-date>20010628</filing-date>
<country-code>KR</country-code>
</foreign-priority-data>
<technical-information>
<classification-ipc>
<classification-ipc-primary>
<ipc>H01L021/42</ipc>
</classification-ipc-primary>
<classification-ipc-secondary>
<ipc>H01L021/477</ipc>
</classification-ipc-secondary>
<classification-ipc-secondary>
<ipc>H01L021/324</ipc>
</classification-ipc-secondary>
<classification-ipc-secondary>
<ipc>H01L021/26</ipc>
</classification-ipc-secondary>
<classification-ipc-secondary>
<ipc>H01L021/44</ipc>
</classification-ipc-secondary>
<classification-ipc-edition>07</classification-ipc-edition>
</classification-ipc>
<classification-us>
<classification-us-primary>
<uspc>
<class>438</class>
<subclass>682000</subclass>
</uspc>
</classification-us-primary>
<classification-us-secondary>
<uspc>
<class>438</class>
<subclass>683000</subclass>
</uspc>
</classification-us-secondary>
<classification-us-secondary>
<uspc>
<class>438</class>
<subclass>798000</subclass>
</uspc>
</classification-us-secondary>
<classification-us-secondary>
<uspc>
<class>438</class>
<subclass>660000</subclass>
</uspc>
</classification-us-secondary>
<classification-us-secondary>
<uspc>
<class>438</class>
<subclass>664000</subclass>
</uspc>
</classification-us-secondary>
<classification-us-secondary>
<uspc>
<class>438</class>
<subclass>655000</subclass>
</uspc>
</classification-us-secondary>
</classification-us>
<title-of-invention>Method for manufacturing a silicide layer of semiconductor device</title-of-invention>
</technical-information>
<inventors>
<first-named-inventor>
<name>
<given-name>Byung</given-name>
<middle-name>Hyun</middle-name>
<family-name>Jung</family-name>
</name>
<residence>
<residence-non-us>
<city>Seoul</city>
<country-code>KR</country-code>
</residence-non-us>
</residence>
<authority-applicant>INV</authority-applicant>
</first-named-inventor>
<inventor>
<name>
<given-name>Hyoung Yoon</given-name>
<family-name>Kim</family-name>
</name>
<residence>
<residence-non-us>
<city>Chungcheongbuk-do</city>
<country-code>KR</country-code>
</residence-non-us>
</residence>
<authority-applicant>INV</authority-applicant>
</inventor>
</inventors>
<correspondence-address>
<name-1>WILDMAN, HARROLD, ALLEN &amp; DIXON</name-1>
<name-2></name-2>
<address>
<address-1>225 WEST WACKER DRIVE</address-1>
<city>CHICAGO</city>
<state>IL</state>
<postalcode>60606</postalcode>
<country>
<country-code>US</country-code>
</country>
</address>
</correspondence-address>
</subdoc-bibliographic-information>
<subdoc-abstract>
<paragraph id="A-0001" lvl="0">Disclosed is a method for manufacturing a silicide layer of semiconductor device. The disclosed comprises the steps of: depositing a lower metal layer on the surface of semiconductor substrate and then, performing a plasma treatment; and depositing an upper metal layer on the plasma-treated lower metal layer and then, performing a thermal treatment process, thereby forming a silicide layer on the surface of semiconductor substrate. </paragraph>
</subdoc-abstract>
<subdoc-description>
<summary-of-invention>
<section>
<heading lvl="1">BACKGROUND OF THE INVENTION </heading>
<paragraph id="P-0001" lvl="0"><number>&lsqb;0001&rsqb;</number> 1. Field of the Invention </paragraph>
<paragraph id="P-0002" lvl="0"><number>&lsqb;0002&rsqb;</number> The present invention relates to a method for manufacturing a semiconductor device and, more particularly, to a method for manufacturing a semiconductor device capable of forming a uniform silicide layer with low resistance in a highly-integrated semiconductor device. </paragraph>
<paragraph id="P-0003" lvl="0"><number>&lsqb;0003&rsqb;</number> 2. Description of the Prior Arts </paragraph>
<paragraph id="P-0004" lvl="0"><number>&lsqb;0004&rsqb;</number> As is generally known, a silicide process is Performed to reduce sheet resistance on the surface of semiconductor device. For example, a silicide layer is additionally formed on the surface of gate electrode and source/drain regions to reduce RC delay time of MOS transistor. </paragraph>
<paragraph id="P-0005" lvl="0"><number>&lsqb;0005&rsqb;</number> Tungsten silicide (WSi<highlight><subscript>2</subscript></highlight>), titanium silicide (TiSi<highlight><subscript>2</subscript></highlight>) and cobalt silicide (CoSi<highlight><subscript>2</subscript></highlight>) may be mentioned as examples of the silicide used in the semiconductor device. Especially, titanium silicie (hereinafter, referred to as Ti silicide) is widely used in junctions to improve the speed of signal process in a highly-integrated semiconductor device.</paragraph>
</section>
</summary-of-invention>
<brief-description-of-drawings>
<paragraph id="P-0006" lvl="0"><number>&lsqb;0006&rsqb;</number> A conventional method for manufacturing a silicide layer of semiconductor device will be described in more detail with reference to accompanying drawings. </paragraph>
<paragraph id="P-0007" lvl="0"><number>&lsqb;0007&rsqb;</number> FIGS. <highlight><bold>1</bold></highlight> to <highlight><bold>3</bold></highlight> are drawings showing a conventional method for manufacturing a silicide layer of semiconductor device.</paragraph>
</brief-description-of-drawings>
<detailed-description>
<paragraph id="P-0008" lvl="0"><number>&lsqb;0008&rsqb;</number> Referring to <cross-reference target="DRAWINGS">FIG. 1, a</cross-reference> field oxide layer <highlight><bold>12</bold></highlight> is formed on a silicon substrate <highlight><bold>10</bold></highlight> to define an active region and an inactive region of semiconductor device. </paragraph>
<paragraph id="P-0009" lvl="0"><number>&lsqb;0009&rsqb;</number> And, a gate oxide layer <highlight><bold>13</bold></highlight> and a doped polysilicon layer are sequentially deposited on the active region of the silicon substrate <highlight><bold>10</bold></highlight> and patterned to form a gate electrode <highlight><bold>14</bold></highlight>. </paragraph>
<paragraph id="P-0010" lvl="0"><number>&lsqb;0010&rsqb;</number> Subsequently, ion impurities are implanted into source/drain regions of the substrate in low concentration, thereby forming a LDD (Lightly Doped Drain) region <highlight><bold>16</bold></highlight> and then, a spacer <highlight><bold>18</bold></highlight> is formed on the side of the gate electrode <highlight><bold>14</bold></highlight> with a silicon oxide layer (SiO2) or a silicon nitride layer (Si3N4). </paragraph>
<paragraph id="P-0011" lvl="0"><number>&lsqb;0011&rsqb;</number> Then, source/drain regions <highlight><bold>20</bold></highlight> are formed by ion-implanting impurities in high concentration into the resulting structure having the spacer <highlight><bold>18</bold></highlight>. </paragraph>
<paragraph id="P-0012" lvl="0"><number>&lsqb;0012&rsqb;</number> Referring to <cross-reference target="DRAWINGS">FIG. 2, a</cross-reference> Ti layer <highlight><bold>22</bold></highlight> and a TiN layer <highlight><bold>24</bold></highlight> are deposited on the entire surface of the resulting structure with metal and then, a RTP (Rapid Thermal Process) is performed. </paragraph>
<paragraph id="P-0013" lvl="0"><number>&lsqb;0013&rsqb;</number> Therefore, as shown in <cross-reference target="DRAWINGS">FIG. 3</cross-reference>, silicon on the gate electrode <highlight><bold>14</bold></highlight> and source/drain regions <highlight><bold>20</bold></highlight> generates silicide reaction with the Ti layer <highlight><bold>22</bold></highlight> and the TiN layer <highlight><bold>24</bold></highlight> by the RTP, thereby forming a Ti silicide layer (TiSix) <highlight><bold>26</bold></highlight> on the surfaces thereof. </paragraph>
<paragraph id="P-0014" lvl="0"><number>&lsqb;0014&rsqb;</number> Then, unreacted Ti layer <highlight><bold>22</bold></highlight> and the TiN layer <highlight><bold>24</bold></highlight> are removed to prevent Ti silicide layers <highlight><bold>26</bold></highlight><highlight><italic>a</italic></highlight>, <highlight><bold>26</bold></highlight><highlight><italic>b </italic></highlight>of the gate electrode <highlight><bold>14</bold></highlight> and source/drain regions <highlight><bold>20</bold></highlight> from electrically being connected to each other. </paragraph>
<paragraph id="P-0015" lvl="0"><number>&lsqb;0015&rsqb;</number> As described above, it is possible to degrade the sheet resistance by the Ti silicide layer <highlight><bold>26</bold></highlight><highlight><italic>a </italic></highlight>on the gate electrode <highlight><bold>14</bold></highlight> and the Ti silicide layer <highlight><bold>26</bold></highlight><highlight><italic>b </italic></highlight>on the source/drain regions <highlight><bold>20</bold></highlight>. Therefore, contact resistance is lowered in manufacturing wiring in contact with the gate electrode <highlight><bold>14</bold></highlight> and the source/drain regions <highlight><bold>20</bold></highlight>. </paragraph>
<paragraph id="P-0016" lvl="0"><number>&lsqb;0016&rsqb;</number> However, it becomes difficult to form a uniform silicide layer when a line width of gate electrode is reduced by a design rule in a highly-integrated semiconductor device. This is because when stable silicide C54 phase is formed by phase transition of unstable silicide C49 phase, there is no nucleation space of C54 phase on C49 phase due to the reduced line width of gate electrode, thereby forming a dense Ti silicide layer having a irregular and discontinuous C54 phase on one nucleation site. </paragraph>
<paragraph id="P-0017" lvl="0"><number>&lsqb;0017&rsqb;</number> Therefore, according to the conventional method for manufacturing a silicide, irregular silicide layer is formed by a reduced line width of gate electrode, thereby increasing silicide resistance on the gate electrode and source/drain regions and generating leakage current which result in degradation of device properties. </paragraph>
<section>
<heading lvl="1">SUMMARY OF THE INVENTION </heading>
<paragraph id="P-0018" lvl="0"><number>&lsqb;0018&rsqb;</number> Therefore, the present invention has been proposed to solve the above problems and it is the primary objective of the present invention to provide a method for manufacturing a silicide layer of semiconductor device having uniform silicde layers in a later thermal treatment process. </paragraph>
<paragraph id="P-0019" lvl="0"><number>&lsqb;0019&rsqb;</number> In order to accomplish the above objectives, a method of forming a silicde layer of semiconductor device according to the present invention comprises the steps of: depositing a lower metal layer on the surface of semiconductor substrate and then, performing plasma treatment; and depositing an upper metal layer on the plasma-treated lower metal layer and then, performing a thermal treatment process, thereby forming a silicide layer on the surface of semiconductor substrate. </paragraph>
<paragraph id="P-0020" lvl="0"><number>&lsqb;0020&rsqb;</number> And, a method for forming a silicide of semiconductor device according to the present invention comprises the steps of: forming a gate electrode of polysilicon layer on the upper part of semiconductor substrate; forming a spacer of insulation material on the sidewall of gate electrode; forming source/drain regions by ion-implanting impurities in both sides of substrate of gate electrode; depositing a lower metal layer on the entire surface of resulting structure and then, performing a plasma treatment with Ar or N2 gas; and depositing an upper metal layer on the upper part of lower metal layer and then, performing first and second thermal treatment processes, thereby removing a metal layer unreacted with silicon and forming a silicide layer on the upper part of gate electrode and source/drain. </paragraph>
</section>
<section>
<heading lvl="1">DETAILED DESCRIPTION OF THE INVENTION </heading>
<paragraph id="P-0021" lvl="0"><number>&lsqb;0021&rsqb;</number> The objects and features of the invention may be understood with reference to the following detailed description of an illustrative embodiment of the invention, taken together with the accompanying drawings. </paragraph>
<paragraph id="P-0022" lvl="0"><number>&lsqb;0022&rsqb;</number> FIGS. <highlight><bold>4</bold></highlight> to <highlight><bold>8</bold></highlight> are sectional views showing a method for forming a silicide layer of semiconductor device according to the present invention. </paragraph>
<paragraph id="P-0023" lvl="0"><number>&lsqb;0023&rsqb;</number> Referring to <cross-reference target="DRAWINGS">FIG. 4, a</cross-reference> field oxide layer <highlight><bold>102</bold></highlight> is formed on a silicon substrate <highlight><bold>100</bold></highlight> to define an active region and an inactive region of device. </paragraph>
<paragraph id="P-0024" lvl="0"><number>&lsqb;0024&rsqb;</number> Then, a gate oxide layer <highlight><bold>103</bold></highlight> and a doped polysilicon layer are formed on the active region of the substrate <highlight><bold>100</bold></highlight> and then, patterned to form a gate electrode <highlight><bold>104</bold></highlight>. </paragraph>
<paragraph id="P-0025" lvl="0"><number>&lsqb;0025&rsqb;</number> Subsequently, impurities are ion-implanted in low concentration into source/drain regions of substrate to form a LDD region <highlight><bold>106</bold></highlight> and a spacer <highlight><bold>108</bold></highlight> is formed on the side of gate electrode <highlight><bold>104</bold></highlight> with a silicon oxide layer SiO2 or a silicon nitride layer Si3N4. </paragraph>
<paragraph id="P-0026" lvl="0"><number>&lsqb;0026&rsqb;</number> Then, on the resulting structure having the spacer <highlight><bold>108</bold></highlight>, impurities are ion-implanted in high concentration to form source/drain regions <highlight><bold>110</bold></highlight>. </paragraph>
<paragraph id="P-0027" lvl="0"><number>&lsqb;0027&rsqb;</number> Referring to <cross-reference target="DRAWINGS">FIG. 5, a</cross-reference> Ti layer <highlight><bold>112</bold></highlight> is deposited on the entire surface of the resulting structure as a lower metal layer. The Ti layer <highlight><bold>112</bold></highlight> has a thickness of 50&tilde;200 &angst;, a part of the Ti layer to be deposited. </paragraph>
<paragraph id="P-0028" lvl="0"><number>&lsqb;0028&rsqb;</number> Then, Ar or N2 gas is continuously supplied into a RF reaction chamber and then, excited into a plasma state to be injected into the lower Ti layer <highlight><bold>112</bold></highlight>. Here, Ar or N2 gas is flowed at the rate of 10&tilde;40 sccm and the temperature of chamber is maintained at 300&tilde;400&deg; C. to diffuse the component of Ar or N2 gas into the lower Ti layer <highlight><bold>112</bold></highlight>. The plasma-treated lower Ti layer <highlight><bold>112</bold></highlight> has internal defects by the diffused gas. </paragraph>
<paragraph id="P-0029" lvl="0"><number>&lsqb;0029&rsqb;</number> Therefore, it is possible to generate nucleation of C54 phase which is stable and has low resistance, thereby forming a uniform silicide layer in a later silicide process. </paragraph>
<paragraph id="P-0030" lvl="0"><number>&lsqb;0030&rsqb;</number> Referring to <cross-reference target="DRAWINGS">FIG. 6, a</cross-reference> Ti is deposited on the upper part of the lower Ti layer <highlight><bold>112</bold></highlight> as an upper metal layer <highlight><bold>114</bold></highlight>. The upper Ti layer <highlight><bold>114</bold></highlight> has a thickness of 100&tilde;300 &angst;, a remainder of the Ti layer to be deposited. </paragraph>
<paragraph id="P-0031" lvl="0"><number>&lsqb;0031&rsqb;</number> Referring to <cross-reference target="DRAWINGS">FIG. 7, a</cross-reference> TiN layer <highlight><bold>116</bold></highlight> is deposited on the upper Ti layer <highlight><bold>114</bold></highlight> and then, a RTP process is performed to generate a silicide reaction. </paragraph>
<paragraph id="P-0032" lvl="0"><number>&lsqb;0032&rsqb;</number> Referring to <cross-reference target="DRAWINGS">FIG. 8</cross-reference>, silicide reaction is generated between silicon on the upper part of gate electrode <highlight><bold>104</bold></highlight> and source/drain regions <highlight><bold>110</bold></highlight> and lower/upper Ti layers <highlight><bold>112</bold></highlight>, <highlight><bold>114</bold></highlight> and TiN layer <highlight><bold>116</bold></highlight> by the RTP. Therefore, a Ti silicide layer (TiSix) <highlight><bold>118</bold></highlight> is formed on the surfaces thereof. </paragraph>
<paragraph id="P-0033" lvl="0"><number>&lsqb;0033&rsqb;</number> Then, unreacted lower/upper Ti layers <highlight><bold>112</bold></highlight>, <highlight><bold>114</bold></highlight> and TiN layer are removed to prevent Ti silicide layers <highlight><bold>118</bold></highlight><highlight><italic>a</italic></highlight>, <highlight><bold>118</bold></highlight><highlight><italic>b </italic></highlight>of gate electrode <highlight><bold>104</bold></highlight> and source/drain regions <highlight><bold>110</bold></highlight> from being connected to each other. </paragraph>
<paragraph id="P-0034" lvl="0"><number>&lsqb;0034&rsqb;</number> That is, a first RTP is performed at a temperature of 650&tilde;750&deg; C., thereby forming a silicide layer (TiSix) <highlight><bold>118</bold></highlight>. Here, unstable C49 phase is easily formed by the lower Ti layer <highlight><bold>112</bold></highlight> having internal defects due to plasma treatment, thereby reducing the size of crystal grain. Then, a second RTP is performed at a temperature of 750&tilde;850&deg; C. on the Ti silicide layer <highlight><bold>118</bold></highlight> of C49 phase having a reduced crystal grain. As a result, it is possible to generate nucleation of C54 phase which is stable and has low resistance in a crystal grain system of C49 phase, thereby forming a Ti silicide layer <highlight><bold>118</bold></highlight> of C54 uniformly and continuously. </paragraph>
<paragraph id="P-0035" lvl="0"><number>&lsqb;0035&rsqb;</number> AS described above, according to the present invention, the Ti layer is deposited by two stage process to form a silicide wherein Ar or N2 gas is excited into RF plasma state and injected in the first deposited Ti layer, thereby obtaining uniform silicde layers in a later thermal treatment process. </paragraph>
<paragraph id="P-0036" lvl="0"><number>&lsqb;0036&rsqb;</number> Therefore, although the line width of gate electrode is reduced in a highly-integrated semiconductor device, it is possible to uniformly and continuously form a Ti silicide layer of C54 phase, which is stable and has low resistance, on a gate electrode and source/drain regions. As a result, the semiconductor device has improved electrical properties and yield. </paragraph>
<paragraph id="P-0037" lvl="0"><number>&lsqb;0037&rsqb;</number> Although the invention has been described and illustrated with reference to specific illustrative embodiments thereof, it is not intended that the invention be limited to those illustrative embodiments. Those skilled in the art will recognize that variations and modifications can be made without departing from the spirit of the invention. It is therefore intended to include within the invention all such variations and modifications which fall within the scope of the appended claims and equivalents thereof. </paragraph>
</section>
</detailed-description>
</subdoc-description>
<subdoc-claims>
<heading lvl="1">What is claimed is </heading>
<claim id="CLM-00001">
<claim-text><highlight><bold>1</bold></highlight>. A method for manufacturing a silicide layer of semiconductor device comprising the steps of: 
<claim-text>depositing a lower metal layer on the surface of semiconductor substrate and then, performing a plasma treatment; and </claim-text>
<claim-text>depositing an upper metal layer on the plasma-treated lower metal layer and then, performing a thermal treatment process, thereby forming a metal silicide layer on the surface of semiconductor substrate. </claim-text>
</claim-text>
</claim>
<claim id="CLM-00002">
<claim-text><highlight><bold>2</bold></highlight>. The method for manufacturing a silicide layer of semiconductor device according to <dependent-claim-reference depends_on="CLM-00001">claim 1</dependent-claim-reference>, wherein the lower and upper metal layers are Ti. </claim-text>
</claim>
<claim id="CLM-00003">
<claim-text><highlight><bold>3</bold></highlight>. The method for manufacturing a silicide layer of semiconductor device according to <dependent-claim-reference depends_on="CLM-00002">claim 2</dependent-claim-reference>, wherein the lower metal layer has a thickness of 50&tilde;200 &angst;. </claim-text>
</claim>
<claim id="CLM-00004">
<claim-text><highlight><bold>4</bold></highlight>. The method for manufacturing a silicide layer of semiconductor device according to <dependent-claim-reference depends_on="CLM-00002">claim 2</dependent-claim-reference>, wherein the upper metal layer has a thickness of 100&tilde;300 &angst;. </claim-text>
</claim>
<claim id="CLM-00005">
<claim-text><highlight><bold>5</bold></highlight>. The method for manufacturing a silicide layer of semiconductor device according to <dependent-claim-reference depends_on="CLM-00002">claim 2</dependent-claim-reference>, wherein the plasma treatment is performed in a state that Ar or N2 gas is flowed at a rate of 10&tilde;40 sccm and the chamber is maintained at a temperature of 300&tilde;400&deg; C. </claim-text>
</claim>
<claim id="CLM-00006">
<claim-text><highlight><bold>6</bold></highlight>. The method for manufacturing a silicide layer of semiconductor device according to <dependent-claim-reference depends_on="CLM-00002">claim 2</dependent-claim-reference>, wherein the thermal treatment comprises first thermal treatment and second thermal treatment. </claim-text>
</claim>
<claim id="CLM-00007">
<claim-text><highlight><bold>7</bold></highlight>. The method for manufacturing a silicide layer of semiconductor device according to <dependent-claim-reference depends_on="CLM-00006">claim 6</dependent-claim-reference>, wherein the first thermal treatment is performed at a temperature of 650&tilde;750&deg; C. </claim-text>
</claim>
<claim id="CLM-00008">
<claim-text><highlight><bold>8</bold></highlight>. The method for manufacturing a silicide layer of semiconductor device according to <dependent-claim-reference depends_on="CLM-00006">claim 6</dependent-claim-reference>, wherein the second thermal treatment is performed at a temperature of 750&tilde;850&deg; C. </claim-text>
</claim>
<claim id="CLM-00009">
<claim-text><highlight><bold>9</bold></highlight>. The method for manufacturing a silicide layer of semiconductor device according to <dependent-claim-reference depends_on="CLM-00007">claim 7</dependent-claim-reference>, wherein the metal silicide layer have C49 phase by the first thermal treatment. </claim-text>
</claim>
<claim id="CLM-00010">
<claim-text><highlight><bold>10</bold></highlight>. The method for manufacturing a silicide layer of semiconductor device according to <dependent-claim-reference depends_on="CLM-00008">claim 8</dependent-claim-reference>, wherein the metal silicide layer have C54 phase by the second thermal treatment. </claim-text>
</claim>
<claim id="CLM-00011">
<claim-text><highlight><bold>11</bold></highlight>. The method for manufacturing a silicide layer of semiconductor device according to <dependent-claim-reference depends_on="CLM-00001">claim 1</dependent-claim-reference>, further comprising a step of forming source/drain regions and a gate electrode on the semiconductor substrate. </claim-text>
</claim>
<claim id="CLM-00012">
<claim-text><highlight><bold>12</bold></highlight>. A method for manufacturing a silicide layer of semiconductor device comprising the steps of: 
<claim-text>forming a gate electrode on a semiconductor substrate; </claim-text>
<claim-text>forming a spacer on the sidewall of gate electrode; </claim-text>
<claim-text>forming source/drain regions on both substrates of the gate electrode; </claim-text>
<claim-text>forming a lower metal layer on the entire surface of the resulting structure and performing a plasma treatment; and </claim-text>
<claim-text>forming an upper metal layer on the upper part of the plasma-treated lower metal layer and performing first and second thermal treatment processes, thereby forming a metal silicide layer on the gate electrode and source/drain. </claim-text>
</claim-text>
</claim>
<claim id="CLM-00013">
<claim-text><highlight><bold>13</bold></highlight>. The method for manufacturing a silicide layer of semiconductor device according to <dependent-claim-reference depends_on="CLM-00011">claim 12</dependent-claim-reference>, wherein the lower and upper metal layers are Ti. </claim-text>
</claim>
<claim id="CLM-00014">
<claim-text><highlight><bold>14</bold></highlight>. The method for manufacturing a silicide layer of semiconductor device according to <dependent-claim-reference depends_on="CLM-00011">claim 12</dependent-claim-reference>, wherein the lower metal layer has a thickness of 50&tilde;200 &angst;. </claim-text>
</claim>
<claim id="CLM-00015">
<claim-text><highlight><bold>15</bold></highlight>. The method for manufacturing a silicide layer of semiconductor device according to <dependent-claim-reference depends_on="CLM-00011">claim 12</dependent-claim-reference>, wherein the upper metal layer has a thickness of 100&tilde;300 &angst;. </claim-text>
</claim>
<claim id="CLM-00016">
<claim-text><highlight><bold>16</bold></highlight>. The method for manufacturing a silicide layer of semiconductor device according to <dependent-claim-reference depends_on="CLM-00011">claim 12</dependent-claim-reference>, wherein the plasma treatment process is performed in a state that Ar or N2 gas is flowed in a reaction chamber at a rate of 10&tilde;40 sccm and the chamber is maintained at a temperature of 300&tilde;400&deg; C. </claim-text>
</claim>
<claim id="CLM-00017">
<claim-text><highlight><bold>17</bold></highlight>. The method for manufacturing a silicide layer of semiconductor device according to <dependent-claim-reference depends_on="CLM-00011">claim 12</dependent-claim-reference>, wherein the first thermal treatment is performed at a temperature of 650&tilde;750&deg; C. and the second thermal treatment is performed at a temperature of 750&tilde;850&deg; C. </claim-text>
</claim>
<claim id="CLM-00018">
<claim-text><highlight><bold>18</bold></highlight>. The method for manufacturing a silicide layer of semiconductor device according to <dependent-claim-reference depends_on="CLM-00011">claim 12</dependent-claim-reference>, wherein the metal silicide layer have C49 phase by the first thermal treatment. </claim-text>
</claim>
<claim id="CLM-00019">
<claim-text><highlight><bold>19</bold></highlight>. The method for manufacturing a silicide layer of semiconductor device according to <dependent-claim-reference depends_on="CLM-00011">claim 12</dependent-claim-reference>, wherein the metal silicide layer have C54 phase by the second thermal treatment.</claim-text>
</claim>
</subdoc-claims>
<subdoc-drawings id="DRAWINGS">
<heading lvl="0" align="CENTER">Drawings</heading>
<representative-figure>5</representative-figure>
<figure id="figure-D00000">
<image id="EMI-D00000" file="US20030003731A1-20030102-D00000.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00001">
<image id="EMI-D00001" file="US20030003731A1-20030102-D00001.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00002">
<image id="EMI-D00002" file="US20030003731A1-20030102-D00002.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00003">
<image id="EMI-D00003" file="US20030003731A1-20030102-D00003.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00004">
<image id="EMI-D00004" file="US20030003731A1-20030102-D00004.TIF" imf="TIFF" ti="DR"/>
</figure>
</subdoc-drawings>
</patent-application-publication>
