<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.8"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>VSF Documented: source/hal/driver/template/__series_name_a__/common/dma/dma.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">VSF Documented
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.8 -->
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="topics.html"><span>Topics</span></a></li>
      <li><a href="namespaces.html"><span>Namespaces</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
      <li><a href="examples.html"><span>Examples</span></a></li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&#160;List</span></a></li>
      <li><a href="globals.html"><span>Globals</span></a></li>
    </ul>
  </div>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_b2f33c71d4aa5e7af42a1ca61ff5af1b.html">source</a></li><li class="navelem"><a class="el" href="dir_e31421c8d11a714f997d94dfd878485b.html">hal</a></li><li class="navelem"><a class="el" href="dir_25d0b491454d9cd33ec551022795e759.html">driver</a></li><li class="navelem"><a class="el" href="dir_34aede00d9b854cfbef48d41c495d681.html">template</a></li><li class="navelem"><a class="el" href="dir_7567dec6d31d6982f097e6e89fcdc2ef.html">__series_name_a__</a></li><li class="navelem"><a class="el" href="dir_270febe35dfdbb78d2bb938baa4fdde3.html">common</a></li><li class="navelem"><a class="el" href="dir_fb644e8bd2c9b22cdcd91b5b6362018b.html">dma</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle"><div class="title">dma.h</div></div>
</div><!--header-->
<div class="contents">
<a href="template_2____series__name__a_____2common_2dma_2dma_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a id="l00001" name="l00001"></a><span class="lineno">    1</span><span class="comment">/*****************************************************************************</span></div>
<div class="line"><a id="l00002" name="l00002"></a><span class="lineno">    2</span><span class="comment"> *   Copyright(C)2009-2022 by VSF Team                                       *</span></div>
<div class="line"><a id="l00003" name="l00003"></a><span class="lineno">    3</span><span class="comment"> *                                                                           *</span></div>
<div class="line"><a id="l00004" name="l00004"></a><span class="lineno">    4</span><span class="comment"> *  Licensed under the Apache License, Version 2.0 (the &quot;License&quot;);          *</span></div>
<div class="line"><a id="l00005" name="l00005"></a><span class="lineno">    5</span><span class="comment"> *  you may not use this file except in compliance with the License.         *</span></div>
<div class="line"><a id="l00006" name="l00006"></a><span class="lineno">    6</span><span class="comment"> *  You may obtain a copy of the License at                                  *</span></div>
<div class="line"><a id="l00007" name="l00007"></a><span class="lineno">    7</span><span class="comment"> *                                                                           *</span></div>
<div class="line"><a id="l00008" name="l00008"></a><span class="lineno">    8</span><span class="comment"> *     http://www.apache.org/licenses/LICENSE-2.0                            *</span></div>
<div class="line"><a id="l00009" name="l00009"></a><span class="lineno">    9</span><span class="comment"> *                                                                           *</span></div>
<div class="line"><a id="l00010" name="l00010"></a><span class="lineno">   10</span><span class="comment"> *  Unless required by applicable law or agreed to in writing, software      *</span></div>
<div class="line"><a id="l00011" name="l00011"></a><span class="lineno">   11</span><span class="comment"> *  distributed under the License is distributed on an &quot;AS IS&quot; BASIS,        *</span></div>
<div class="line"><a id="l00012" name="l00012"></a><span class="lineno">   12</span><span class="comment"> *  WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied. *</span></div>
<div class="line"><a id="l00013" name="l00013"></a><span class="lineno">   13</span><span class="comment"> *  See the License for the specific language governing permissions and      *</span></div>
<div class="line"><a id="l00014" name="l00014"></a><span class="lineno">   14</span><span class="comment"> *  limitations under the License.                                           *</span></div>
<div class="line"><a id="l00015" name="l00015"></a><span class="lineno">   15</span><span class="comment"> *                                                                           *</span></div>
<div class="line"><a id="l00016" name="l00016"></a><span class="lineno">   16</span><span class="comment"> ****************************************************************************/</span></div>
<div class="line"><a id="l00017" name="l00017"></a><span class="lineno">   17</span> </div>
<div class="line"><a id="l00018" name="l00018"></a><span class="lineno">   18</span><span class="preprocessor">#ifndef __HAL_DRIVER_${SERIES/DMA_IP}_DMA_H__</span></div>
<div class="line"><a id="l00019" name="l00019"></a><span class="lineno"><a class="line" href="template_2____series__name__a_____2common_2dma_2dma_8h.html#a644a6f27856cb67f7522c4962070ecec">   19</a></span><span class="preprocessor">#define __HAL_DRIVER_${SERIES/DMA_IP}_DMA_H__</span></div>
<div class="line"><a id="l00020" name="l00020"></a><span class="lineno">   20</span> </div>
<div class="line"><a id="l00021" name="l00021"></a><span class="lineno">   21</span><span class="comment">/*============================ INCLUDES ======================================*/</span></div>
<div class="line"><a id="l00022" name="l00022"></a><span class="lineno">   22</span> </div>
<div class="line"><a id="l00023" name="l00023"></a><span class="lineno">   23</span><span class="preprocessor">#include &quot;<a class="code" href="vsf__hal__cfg_8h.html">hal/vsf_hal_cfg.h</a>&quot;</span></div>
<div class="line"><a id="l00024" name="l00024"></a><span class="lineno">   24</span> </div>
<div class="line"><a id="l00025" name="l00025"></a><span class="lineno">   25</span><span class="preprocessor">#if VSF_HAL_USE_DMA == ENABLED</span></div>
<div class="line"><a id="l00026" name="l00026"></a><span class="lineno">   26</span> </div>
<div class="line"><a id="l00027" name="l00027"></a><span class="lineno">   27</span><span class="comment">// HW/IPCore</span></div>
<div class="line"><a id="l00031" name="l00031"></a><span class="lineno">   31</span><span class="preprocessor">#include &quot;<a class="code" href="vsf__template__hal__driver_8h.html">hal/driver/common/template/vsf_template_hal_driver.h</a>&quot;</span></div>
<div class="line"><a id="l00032" name="l00032"></a><span class="lineno">   32</span><span class="comment">// HW/IPCore end</span></div>
<div class="line"><a id="l00033" name="l00033"></a><span class="lineno">   33</span> </div>
<div class="line"><a id="l00034" name="l00034"></a><span class="lineno">   34</span><span class="comment">/*\note Refer to template/README.md for usage cases.</span></div>
<div class="line"><a id="l00035" name="l00035"></a><span class="lineno">   35</span><span class="comment"> *      For peripheral drivers, blackbox mode is recommended but not required, reimplementation part MUST be open.</span></div>
<div class="line"><a id="l00036" name="l00036"></a><span class="lineno">   36</span><span class="comment"> *      For IPCore drivers, class structure, MULTI_CLASS configuration, reimplementation and class APIs should be open to user.</span></div>
<div class="line"><a id="l00037" name="l00037"></a><span class="lineno">   37</span><span class="comment"> *      For emulated drivers, **** No reimplementation ****.</span></div>
<div class="line"><a id="l00038" name="l00038"></a><span class="lineno">   38</span><span class="comment"> */</span></div>
<div class="line"><a id="l00039" name="l00039"></a><span class="lineno">   39</span> </div>
<div class="line"><a id="l00040" name="l00040"></a><span class="lineno">   40</span><span class="comment">/*\note Includes CAN ONLY be put here. */</span></div>
<div class="line"><a id="l00041" name="l00041"></a><span class="lineno">   41</span><span class="comment">/*\note If current header is for a peripheral driver(hw driver), and inherit from an IPCore driver, include IPCore header here. */</span></div>
<div class="line"><a id="l00042" name="l00042"></a><span class="lineno">   42</span> </div>
<div class="line"><a id="l00043" name="l00043"></a><span class="lineno">   43</span><span class="comment">// IPCore</span></div>
<div class="line"><a id="l00044" name="l00044"></a><span class="lineno">   44</span><span class="preprocessor">#if     defined(__VSF_HAL_${DMA_IP}_DMA_CLASS_IMPLEMENT)</span></div>
<div class="line"><a id="l00045" name="l00045"></a><span class="lineno">   45</span><span class="preprocessor">#   define __VSF_CLASS_IMPLEMENT__</span></div>
<div class="line"><a id="l00046" name="l00046"></a><span class="lineno">   46</span><span class="preprocessor">#elif   defined(__VSF_HAL_${DMA_IP}_DMA_CLASS_INHERIT__)</span></div>
<div class="line"><a id="l00047" name="l00047"></a><span class="lineno">   47</span><span class="preprocessor">#   define __VSF_CLASS_INHERIT__</span></div>
<div class="line"><a id="l00048" name="l00048"></a><span class="lineno">   48</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l00049" name="l00049"></a><span class="lineno">   49</span> </div>
<div class="line"><a id="l00050" name="l00050"></a><span class="lineno">   50</span><span class="preprocessor">#include &quot;<a class="code" href="ooc__class_8h.html">utilities/ooc_class.h</a>&quot;</span></div>
<div class="line"><a id="l00051" name="l00051"></a><span class="lineno">   51</span><span class="comment">// IPCore end</span></div>
<div class="line"><a id="l00052" name="l00052"></a><span class="lineno">   52</span> </div>
<div class="line"><a id="l00053" name="l00053"></a><span class="lineno">   53</span><span class="preprocessor">#ifdef __cplusplus</span></div>
<div class="line"><a id="l00054" name="l00054"></a><span class="lineno">   54</span><span class="keyword">extern</span> <span class="stringliteral">&quot;C&quot;</span> {</div>
<div class="line"><a id="l00055" name="l00055"></a><span class="lineno">   55</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l00056" name="l00056"></a><span class="lineno">   56</span> </div>
<div class="line"><a id="l00057" name="l00057"></a><span class="lineno">   57</span><span class="comment">/*============================ MACROS ========================================*/</span></div>
<div class="line"><a id="l00058" name="l00058"></a><span class="lineno">   58</span> </div>
<div class="line"><a id="l00059" name="l00059"></a><span class="lineno">   59</span><span class="comment">/*\note VSF_${DMA_IP}_DMA_CFG_MULTI_CLASS should be implemented for IP drives and open to user,</span></div>
<div class="line"><a id="l00060" name="l00060"></a><span class="lineno">   60</span><span class="comment"> *          while VSF_HW_DMA_CFG_MULTI_CLASS should be in dma.c.</span></div>
<div class="line"><a id="l00061" name="l00061"></a><span class="lineno">   61</span><span class="comment"> */</span></div>
<div class="line"><a id="l00062" name="l00062"></a><span class="lineno">   62</span> </div>
<div class="line"><a id="l00063" name="l00063"></a><span class="lineno">   63</span><span class="comment">// IPCore</span></div>
<div class="line"><a id="l00064" name="l00064"></a><span class="lineno">   64</span><span class="preprocessor">#ifndef VSF_${DMA_IP}_DMA_CFG_MULTI_CLASS</span></div>
<div class="line"><a id="l00065" name="l00065"></a><span class="lineno"><a class="line" href="template_2____series__name__a_____2common_2dma_2dma_8h.html#aea974690795d2741074fa7a4baa1583f">   65</a></span><span class="preprocessor">#   define VSF_${DMA_IP}_DMA_CFG_MULTI_CLASS    VSF_DMA_CFG_MULTI_CLASS</span></div>
<div class="line"><a id="l00066" name="l00066"></a><span class="lineno">   66</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l00067" name="l00067"></a><span class="lineno">   67</span><span class="comment">// IPCore end</span></div>
<div class="line"><a id="l00068" name="l00068"></a><span class="lineno">   68</span> </div>
<div class="line"><a id="l00069" name="l00069"></a><span class="lineno">   69</span><span class="comment">// HW</span></div>
<div class="line"><a id="l00070" name="l00070"></a><span class="lineno">   70</span><span class="comment">/*\note hw DMA driver can reimplement following types:</span></div>
<div class="line"><a id="l00071" name="l00071"></a><span class="lineno">   71</span><span class="comment"> *      To enable reimplementation, please enable macro below:</span></div>
<div class="line"><a id="l00072" name="l00072"></a><span class="lineno">   72</span><span class="comment"> *          VSF_DMA_CFG_REIMPLEMENT_TYPE_ADDR for vsf_dma_addr_t</span></div>
<div class="line"><a id="l00073" name="l00073"></a><span class="lineno">   73</span><span class="comment"> *          VSF_DMA_CFG_REIMPLEMENT_TYPE_CHANNEL_MODE for vsf_dma_channel_mode_t</span></div>
<div class="line"><a id="l00074" name="l00074"></a><span class="lineno">   74</span><span class="comment"> *          VSF_DMA_CFG_REIMPLEMENT_TYPE_IRQ_MASK for vsf_dma_irq_mask_t</span></div>
<div class="line"><a id="l00075" name="l00075"></a><span class="lineno">   75</span><span class="comment"> *          VSF_DMA_CFG_REIMPLEMENT_TYPE_CHANNEL_HINT for vsf_dma_channel_hint_t</span></div>
<div class="line"><a id="l00076" name="l00076"></a><span class="lineno">   76</span><span class="comment"> *          VSF_DMA_CFG_REIMPLEMENT_TYPE_CHANNEL_CFG for vsf_dma_channel_cfg_t</span></div>
<div class="line"><a id="l00077" name="l00077"></a><span class="lineno">   77</span><span class="comment"> *          VSF_DMA_CFG_REIMPLEMENT_TYPE_CHANNEL_SG_CFG for vsf_dma_channel_sg_cfg_t</span></div>
<div class="line"><a id="l00078" name="l00078"></a><span class="lineno">   78</span><span class="comment"> *          VSF_DMA_CFG_REIMPLEMENT_TYPE_CHANNEL_STATUS for vsf_dma_channel_status_t</span></div>
<div class="line"><a id="l00079" name="l00079"></a><span class="lineno">   79</span><span class="comment"> *          VSF_DMA_CFG_REIMPLEMENT_TYPE_CFG for vsf_dma_cfg_t</span></div>
<div class="line"><a id="l00080" name="l00080"></a><span class="lineno">   80</span><span class="comment"> *          VSF_DMA_CFG_REIMPLEMENT_TYPE_CTRL for vsf_dma_ctrl_t</span></div>
<div class="line"><a id="l00081" name="l00081"></a><span class="lineno">   81</span><span class="comment"> *          VSF_DMA_CFG_REIMPLEMENT_TYPE_CAPABILITY for vsf_dma_capability_t</span></div>
<div class="line"><a id="l00082" name="l00082"></a><span class="lineno">   82</span><span class="comment"> *      Reimplementation is used for optimization hw/IPCore drivers, reimplement the bit mask according to hw registers.</span></div>
<div class="line"><a id="l00083" name="l00083"></a><span class="lineno">   83</span><span class="comment"> *      *** DO NOT reimplement these in emulated drivers. ***</span></div>
<div class="line"><a id="l00084" name="l00084"></a><span class="lineno">   84</span><span class="comment"> */</span></div>
<div class="line"><a id="l00085" name="l00085"></a><span class="lineno">   85</span> </div>
<div class="line"><a id="l00086" name="l00086"></a><span class="lineno">   86</span><span class="comment">// vsf_dma_addr_t: must be enabled if VSF_DMA_CFG_REIMPLEMENT_TYPE_CHANNEL_SG_CFG is enabled</span></div>
<div class="line"><a id="l00087" name="l00087"></a><span class="lineno"><a class="line" href="template_2____series__name__a_____2common_2dma_2dma_8h.html#a710558d35fb4ef82b067149696801cba">   87</a></span><span class="preprocessor">#define VSF_DMA_CFG_REIMPLEMENT_TYPE_ADDR           ENABLED</span></div>
<div class="line"><a id="l00088" name="l00088"></a><span class="lineno"><a class="line" href="template_2____series__name__a_____2common_2dma_2dma_8h.html#aa9c89802e1731cbdf8ef58d26a12af72">   88</a></span><span class="preprocessor">#define VSF_DMA_CFG_REIMPLEMENT_TYPE_CHANNEL_MODE   ENABLED</span></div>
<div class="line"><a id="l00089" name="l00089"></a><span class="lineno"><a class="line" href="template_2____series__name__a_____2common_2dma_2dma_8h.html#afad795cd4ecb5e1a611e409b0b9e87b4">   89</a></span><span class="preprocessor">#define VSF_DMA_CFG_REIMPLEMENT_TYPE_IRQ_MASK       ENABLED</span></div>
<div class="line"><a id="l00090" name="l00090"></a><span class="lineno"><a class="line" href="template_2____series__name__a_____2common_2dma_2dma_8h.html#a4bcd3d6ed7503d459094fef216d3aac1">   90</a></span><span class="preprocessor">#define VSF_DMA_CFG_REIMPLEMENT_TYPE_CHANNEL_HINT   ENABLED</span></div>
<div class="line"><a id="l00091" name="l00091"></a><span class="lineno"><a class="line" href="template_2____series__name__a_____2common_2dma_2dma_8h.html#a924f227a5d85ac01bab6566c7011597f">   91</a></span><span class="preprocessor">#define VSF_DMA_CFG_REIMPLEMENT_TYPE_CHANNEL_CFG    ENABLED</span></div>
<div class="line"><a id="l00092" name="l00092"></a><span class="lineno"><a class="line" href="template_2____series__name__a_____2common_2dma_2dma_8h.html#ac420f3a789b83766ce4749e9cc282319">   92</a></span><span class="preprocessor">#define VSF_DMA_CFG_REIMPLEMENT_TYPE_CHANNEL_SG_CFG ENABLED</span></div>
<div class="line"><a id="l00093" name="l00093"></a><span class="lineno"><a class="line" href="template_2____series__name__a_____2common_2dma_2dma_8h.html#aa4c2767f1c051d5528382602b914561c">   93</a></span><span class="preprocessor">#define VSF_DMA_CFG_REIMPLEMENT_TYPE_CHANNEL_STATUS ENABLED</span></div>
<div class="line"><a id="l00094" name="l00094"></a><span class="lineno"><a class="line" href="template_2____series__name__a_____2common_2dma_2dma_8h.html#a408fc835e197a106ff5caf7257df6a2b">   94</a></span><span class="preprocessor">#define VSF_DMA_CFG_REIMPLEMENT_TYPE_CFG            ENABLED</span></div>
<div class="line"><a id="l00095" name="l00095"></a><span class="lineno"><a class="line" href="template_2____series__name__a_____2common_2dma_2dma_8h.html#a34cfdc3cc9ae93e3546fd59528d6cfd1">   95</a></span><span class="preprocessor">#define VSF_DMA_CFG_REIMPLEMENT_TYPE_CTRL           ENABLED</span></div>
<div class="line"><a id="l00096" name="l00096"></a><span class="lineno"><a class="line" href="template_2____series__name__a_____2common_2dma_2dma_8h.html#a1e6cce5c3feb110e573eb2d8bda4ee7e">   96</a></span><span class="preprocessor">#define VSF_DMA_CFG_REIMPLEMENT_TYPE_CAPABILITY     ENABLED</span></div>
<div class="line"><a id="l00097" name="l00097"></a><span class="lineno">   97</span> </div>
<div class="line"><a id="l00098" name="l00098"></a><span class="lineno">   98</span> </div>
<div class="line"><a id="l00099" name="l00099"></a><span class="lineno">   99</span><span class="comment">/*============================ MACROFIED FUNCTIONS ===========================*/</span></div>
<div class="line"><a id="l00100" name="l00100"></a><span class="lineno">  100</span><span class="comment">/*============================ TYPES =========================================*/</span></div>
<div class="line"><a id="l00101" name="l00101"></a><span class="lineno">  101</span> </div>
<div class="line"><a id="l00102" name="l00102"></a><span class="lineno">  102</span><span class="comment">// IPCore</span></div>
<div class="line"><a id="l00103" name="l00103"></a><span class="lineno">  103</span><a class="code hl_define" href="ooc__class_8h.html#a62f3fe6fb9699483707f5352d777f2f0">vsf_class</a>(<a class="code hl_class" href="classvsf___0b.html">vsf_$</a>{dma_ip}_dma_t) {</div>
<div class="line"><a id="l00104" name="l00104"></a><span class="lineno">  104</span><span class="preprocessor">#if VSF_${DMA_IP}_CFG_MULTI_CLASS == ENABLED</span></div>
<div class="line"><a id="l00105" name="l00105"></a><span class="lineno">  105</span>    public_member(</div>
<div class="line"><a id="l00106" name="l00106"></a><span class="lineno">  106</span>        <a class="code hl_struct" href="structvsf__dma__t.html">vsf_dma_t</a>               vsf_dma;</div>
<div class="line"><a id="l00107" name="l00107"></a><span class="lineno">  107</span>    )</div>
<div class="line"><a id="l00108" name="l00108"></a><span class="lineno">  108</span>#endif</div>
<div class="line"><a id="l00109" name="l00109"></a><span class="lineno">  109</span> </div>
<div class="line"><a id="l00110" name="l00110"></a><span class="lineno">  110</span><span class="comment">/*\note You can add more member in vsf_${dma_ip}_dma_t instance.</span></div>
<div class="line"><a id="l00111" name="l00111"></a><span class="lineno">  111</span><span class="comment"> *      For members accessible from child, put in protected_member.</span></div>
<div class="line"><a id="l00112" name="l00112"></a><span class="lineno">  112</span><span class="comment"> *      Else, put in private_member.</span></div>
<div class="line"><a id="l00113" name="l00113"></a><span class="lineno">  113</span><span class="comment"> */</span></div>
<div class="line"><a id="l00114" name="l00114"></a><span class="lineno">  114</span> </div>
<div class="line"><a id="l00115" name="l00115"></a><span class="lineno">  115</span>    protected_member(</div>
<div class="line"><a id="l00116" name="l00116"></a><span class="lineno">  116</span>        <a class="code hl_class" href="classvsf___0b.html">vsf_$</a>{dma_ip}_dma_reg_t *<a class="code hl_variable" href="template_2____series__name__a_____2common_2dma_2dma_8h.html#a8368806798c2774d41e84843aba0b24f">reg</a>;</div>
<div class="line"><a id="l00117" name="l00117"></a><span class="lineno">  117</span>        <a class="code hl_struct" href="structvsf__dma__isr__t.html">vsf_dma_isr_t</a>           <a class="code hl_variable" href="template_2____series__name__a_____2common_2dma_2dma_8h.html#a7b22f55d4453f399b29ddf7f0154d124">isr</a>;</div>
<div class="line"><a id="l00118" name="l00118"></a><span class="lineno"><a class="line" href="template_2____series__name__a_____2common_2dma_2dma_8h.html#a7b22f55d4453f399b29ddf7f0154d124">  118</a></span>    )</div>
<div class="line"><a id="l00119" name="l00119"></a><span class="lineno">  119</span>};</div>
<div class="line"><a id="l00120" name="l00120"></a><span class="lineno">  120</span><span class="comment">// IPCore end</span></div>
<div class="line"><a id="l00121" name="l00121"></a><span class="lineno">  121</span> </div>
<div class="line"><a id="l00122" name="l00122"></a><span class="lineno">  122</span> </div>
<div class="line"><a id="l00123" name="l00123"></a><span class="lineno">  123</span><span class="comment">// HW/IPCore, not for emulated drivers</span></div>
<div class="line"><a id="l00124" name="l00124"></a><span class="lineno">  124</span><span class="preprocessor">#if VSF_DMA_CFG_REIMPLEMENT_TYPE_ADDR == ENABLED</span></div>
<div class="line"><a id="l00125" name="l00125"></a><span class="lineno"><a class="line" href="template_2____series__name__a_____2common_2dma_2dma_8h.html#abaf97f60c85ea168bdc4d79128cf91b8">  125</a></span><span class="keyword">typedef</span> <a class="code hl_typedef" href="stdint_8h.html#a09674b9e56fd7a93a2169aa9210deec7">uintptr_t</a> <a class="code hl_typedef" href="_artery_2_a_t32_f402__405_2common_2dma_2dma_8h.html#abaf97f60c85ea168bdc4d79128cf91b8">vsf_dma_addr_t</a>;</div>
<div class="line"><a id="l00126" name="l00126"></a><span class="lineno">  126</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l00127" name="l00127"></a><span class="lineno">  127</span> </div>
<div class="line"><a id="l00128" name="l00128"></a><span class="lineno">  128</span><span class="preprocessor">#if VSF_DMA_CFG_REIMPLEMENT_TYPE_CHANNEL_MODE == ENABLED</span></div>
<div class="line"><a id="l00129" name="l00129"></a><span class="lineno"><a class="line" href="template_2____series__name__a_____2common_2dma_2dma_8h.html#a082026373d438be76ff34a5f14f7112e">  129</a></span><span class="keyword">typedef</span> <span class="keyword">enum</span> <a class="code hl_enumeration" href="_artery_2_a_t32_f402__405_2common_2dma_2dma_8h.html#a082026373d438be76ff34a5f14f7112e">vsf_dma_channel_mode_t</a> {</div>
<div class="line"><a id="l00130" name="l00130"></a><span class="lineno"><a class="line" href="template_2____series__name__a_____2common_2dma_2dma_8h.html#a082026373d438be76ff34a5f14f7112ea77b4bb7499c64dbcc423a6b2bf01ba12">  130</a></span>    <a class="code hl_enumvalue" href="_artery_2_a_t32_f402__405_2common_2dma_2dma_8h.html#a082026373d438be76ff34a5f14f7112ea77b4bb7499c64dbcc423a6b2bf01ba12">VSF_DMA_MEMORY_TO_MEMORY</a>        = (0x00 &lt;&lt; 0),</div>
<div class="line"><a id="l00131" name="l00131"></a><span class="lineno"><a class="line" href="template_2____series__name__a_____2common_2dma_2dma_8h.html#a082026373d438be76ff34a5f14f7112ea664af463c1881f2aad8c73bffa21f46b">  131</a></span>    <a class="code hl_enumvalue" href="_artery_2_a_t32_f402__405_2common_2dma_2dma_8h.html#a082026373d438be76ff34a5f14f7112ea664af463c1881f2aad8c73bffa21f46b">VSF_DMA_MEMORY_TO_PERIPHERAL</a>    = (0x01 &lt;&lt; 0),</div>
<div class="line"><a id="l00132" name="l00132"></a><span class="lineno"><a class="line" href="template_2____series__name__a_____2common_2dma_2dma_8h.html#a082026373d438be76ff34a5f14f7112eaf433e2a6eef556f2e6913f22679dce26">  132</a></span>    <a class="code hl_enumvalue" href="_artery_2_a_t32_f402__405_2common_2dma_2dma_8h.html#a082026373d438be76ff34a5f14f7112eaf433e2a6eef556f2e6913f22679dce26">VSF_DMA_PERIPHERAL_TO_MEMORY</a>    = (0x02 &lt;&lt; 0),</div>
<div class="line"><a id="l00133" name="l00133"></a><span class="lineno"><a class="line" href="template_2____series__name__a_____2common_2dma_2dma_8h.html#a082026373d438be76ff34a5f14f7112eaf419c1ad2980b8317e86c34caa97fda4">  133</a></span>    <a class="code hl_enumvalue" href="_artery_2_a_t32_f402__405_2common_2dma_2dma_8h.html#a082026373d438be76ff34a5f14f7112eaf419c1ad2980b8317e86c34caa97fda4">VSF_DMA_PERIPHERAL_TO_PERIPHERAL</a>= (0x03 &lt;&lt; 0),</div>
<div class="line"><a id="l00134" name="l00134"></a><span class="lineno">  134</span> </div>
<div class="line"><a id="l00135" name="l00135"></a><span class="lineno"><a class="line" href="template_2____series__name__a_____2common_2dma_2dma_8h.html#a082026373d438be76ff34a5f14f7112ea628bc116cdb292b0fd83d62f2a878645">  135</a></span>    <a class="code hl_enumvalue" href="_artery_2_a_t32_f402__405_2common_2dma_2dma_8h.html#a082026373d438be76ff34a5f14f7112ea628bc116cdb292b0fd83d62f2a878645">VSF_DMA_SRC_ADDR_INCREMENT</a>      = (0x00 &lt;&lt; 2),</div>
<div class="line"><a id="l00136" name="l00136"></a><span class="lineno"><a class="line" href="template_2____series__name__a_____2common_2dma_2dma_8h.html#a082026373d438be76ff34a5f14f7112eab3e2fa1651c876af0fe8fd2ab1d673c9">  136</a></span>    <a class="code hl_enumvalue" href="_artery_2_a_t32_f402__405_2common_2dma_2dma_8h.html#a082026373d438be76ff34a5f14f7112eab3e2fa1651c876af0fe8fd2ab1d673c9">VSF_DMA_SRC_ADDR_DECREMENT</a>      = (0x01 &lt;&lt; 2),</div>
<div class="line"><a id="l00137" name="l00137"></a><span class="lineno"><a class="line" href="template_2____series__name__a_____2common_2dma_2dma_8h.html#a082026373d438be76ff34a5f14f7112eabc55e233129a9c1047893752ed8dad69">  137</a></span>    <a class="code hl_enumvalue" href="_artery_2_a_t32_f402__405_2common_2dma_2dma_8h.html#a082026373d438be76ff34a5f14f7112eabc55e233129a9c1047893752ed8dad69">VSF_DMA_SRC_ADDR_NO_CHANGE</a>      = (0x02 &lt;&lt; 2),</div>
<div class="line"><a id="l00138" name="l00138"></a><span class="lineno">  138</span> </div>
<div class="line"><a id="l00139" name="l00139"></a><span class="lineno"><a class="line" href="template_2____series__name__a_____2common_2dma_2dma_8h.html#a082026373d438be76ff34a5f14f7112eaf6670ac9290cc30e00566d9242cf31ea">  139</a></span>    <a class="code hl_enumvalue" href="_artery_2_a_t32_f402__405_2common_2dma_2dma_8h.html#a082026373d438be76ff34a5f14f7112eaf6670ac9290cc30e00566d9242cf31ea">VSF_DMA_DST_ADDR_INCREMENT</a>      = (0x00 &lt;&lt; 4),</div>
<div class="line"><a id="l00140" name="l00140"></a><span class="lineno"><a class="line" href="template_2____series__name__a_____2common_2dma_2dma_8h.html#a082026373d438be76ff34a5f14f7112eae50eb4d71564fdb0da343e710289305d">  140</a></span>    <a class="code hl_enumvalue" href="_artery_2_a_t32_f402__405_2common_2dma_2dma_8h.html#a082026373d438be76ff34a5f14f7112eae50eb4d71564fdb0da343e710289305d">VSF_DMA_DST_ADDR_DECREMENT</a>      = (0x01 &lt;&lt; 4),</div>
<div class="line"><a id="l00141" name="l00141"></a><span class="lineno"><a class="line" href="template_2____series__name__a_____2common_2dma_2dma_8h.html#a082026373d438be76ff34a5f14f7112ea49dfb1b9974224ace9d5c7a2f7c31b4e">  141</a></span>    <a class="code hl_enumvalue" href="_artery_2_a_t32_f402__405_2common_2dma_2dma_8h.html#a082026373d438be76ff34a5f14f7112ea49dfb1b9974224ace9d5c7a2f7c31b4e">VSF_DMA_DST_ADDR_NO_CHANGE</a>      = (0x02 &lt;&lt; 4),</div>
<div class="line"><a id="l00142" name="l00142"></a><span class="lineno">  142</span> </div>
<div class="line"><a id="l00143" name="l00143"></a><span class="lineno"><a class="line" href="template_2____series__name__a_____2common_2dma_2dma_8h.html#a082026373d438be76ff34a5f14f7112ea6f7018f442bad928a03192363f74b502">  143</a></span>    <a class="code hl_enumvalue" href="_artery_2_a_t32_f402__405_2common_2dma_2dma_8h.html#a082026373d438be76ff34a5f14f7112ea6f7018f442bad928a03192363f74b502">VSF_DMA_SRC_WIDTH_BYTE_1</a>        = (0x00 &lt;&lt; 6),</div>
<div class="line"><a id="l00144" name="l00144"></a><span class="lineno"><a class="line" href="template_2____series__name__a_____2common_2dma_2dma_8h.html#a082026373d438be76ff34a5f14f7112ea27b5e738e328962e1ce2051b9a77875e">  144</a></span>    <a class="code hl_enumvalue" href="_artery_2_a_t32_f402__405_2common_2dma_2dma_8h.html#a082026373d438be76ff34a5f14f7112ea27b5e738e328962e1ce2051b9a77875e">VSF_DMA_SRC_WIDTH_BYTES_2</a>       = (0x01 &lt;&lt; 6),</div>
<div class="line"><a id="l00145" name="l00145"></a><span class="lineno"><a class="line" href="template_2____series__name__a_____2common_2dma_2dma_8h.html#a082026373d438be76ff34a5f14f7112ea81ad209291e96308bd26c3a50fec9f6f">  145</a></span>    <a class="code hl_enumvalue" href="_artery_2_a_t32_f402__405_2common_2dma_2dma_8h.html#a082026373d438be76ff34a5f14f7112ea81ad209291e96308bd26c3a50fec9f6f">VSF_DMA_SRC_WIDTH_BYTES_4</a>       = (0x02 &lt;&lt; 6),</div>
<div class="line"><a id="l00146" name="l00146"></a><span class="lineno"><a class="line" href="template_2____series__name__a_____2common_2dma_2dma_8h.html#a082026373d438be76ff34a5f14f7112ea2692555e1f1b29b1d7a45946a26f7505">  146</a></span>    <a class="code hl_enumvalue" href="_artery_2_a_t32_f402__405_2common_2dma_2dma_8h.html#a082026373d438be76ff34a5f14f7112ea2692555e1f1b29b1d7a45946a26f7505">VSF_DMA_SRC_WIDTH_BYTES_8</a>       = (0x03 &lt;&lt; 6),</div>
<div class="line"><a id="l00147" name="l00147"></a><span class="lineno"><a class="line" href="template_2____series__name__a_____2common_2dma_2dma_8h.html#a082026373d438be76ff34a5f14f7112ea3cfcb89006d5369c4cf8ddf1972db8fb">  147</a></span>    <a class="code hl_enumvalue" href="_artery_2_a_t32_f402__405_2common_2dma_2dma_8h.html#a082026373d438be76ff34a5f14f7112ea3cfcb89006d5369c4cf8ddf1972db8fb">VSF_DMA_SRC_WIDTH_BYTES_16</a>      = (0x04 &lt;&lt; 6),</div>
<div class="line"><a id="l00148" name="l00148"></a><span class="lineno"><a class="line" href="template_2____series__name__a_____2common_2dma_2dma_8h.html#a082026373d438be76ff34a5f14f7112ead54d2bb0981832b3c0b4b096b626726c">  148</a></span>    <a class="code hl_enumvalue" href="_artery_2_a_t32_f402__405_2common_2dma_2dma_8h.html#a082026373d438be76ff34a5f14f7112ead54d2bb0981832b3c0b4b096b626726c">VSF_DMA_SRC_WIDTH_BYTES_32</a>      = (0x05 &lt;&lt; 6),</div>
<div class="line"><a id="l00149" name="l00149"></a><span class="lineno">  149</span> </div>
<div class="line"><a id="l00150" name="l00150"></a><span class="lineno"><a class="line" href="template_2____series__name__a_____2common_2dma_2dma_8h.html#a082026373d438be76ff34a5f14f7112ea34113dcc451d3cfe2a113d3549552e27">  150</a></span>    <a class="code hl_enumvalue" href="_artery_2_a_t32_f402__405_2common_2dma_2dma_8h.html#a082026373d438be76ff34a5f14f7112ea34113dcc451d3cfe2a113d3549552e27">VSF_DMA_DST_WIDTH_BYTE_1</a>        = (0x00 &lt;&lt; 10),</div>
<div class="line"><a id="l00151" name="l00151"></a><span class="lineno"><a class="line" href="template_2____series__name__a_____2common_2dma_2dma_8h.html#a082026373d438be76ff34a5f14f7112ea9caa73ee495700a4d1acb57471caa930">  151</a></span>    <a class="code hl_enumvalue" href="_artery_2_a_t32_f402__405_2common_2dma_2dma_8h.html#a082026373d438be76ff34a5f14f7112ea9caa73ee495700a4d1acb57471caa930">VSF_DMA_DST_WIDTH_BYTES_2</a>       = (0x01 &lt;&lt; 10),</div>
<div class="line"><a id="l00152" name="l00152"></a><span class="lineno"><a class="line" href="template_2____series__name__a_____2common_2dma_2dma_8h.html#a082026373d438be76ff34a5f14f7112eaa9ce925f4eb4a9e1e7310fe2b60ef9ab">  152</a></span>    <a class="code hl_enumvalue" href="_artery_2_a_t32_f402__405_2common_2dma_2dma_8h.html#a082026373d438be76ff34a5f14f7112eaa9ce925f4eb4a9e1e7310fe2b60ef9ab">VSF_DMA_DST_WIDTH_BYTES_4</a>       = (0x02 &lt;&lt; 10),</div>
<div class="line"><a id="l00153" name="l00153"></a><span class="lineno"><a class="line" href="template_2____series__name__a_____2common_2dma_2dma_8h.html#a082026373d438be76ff34a5f14f7112ea8e252e6714458b39d20ed47d9d8f1cfa">  153</a></span>    <a class="code hl_enumvalue" href="_artery_2_a_t32_f402__405_2common_2dma_2dma_8h.html#a082026373d438be76ff34a5f14f7112ea8e252e6714458b39d20ed47d9d8f1cfa">VSF_DMA_DST_WIDTH_BYTES_8</a>       = (0x03 &lt;&lt; 10),</div>
<div class="line"><a id="l00154" name="l00154"></a><span class="lineno"><a class="line" href="template_2____series__name__a_____2common_2dma_2dma_8h.html#a082026373d438be76ff34a5f14f7112ea2c84cd965a7f5393c83e455e352f1242">  154</a></span>    <a class="code hl_enumvalue" href="_artery_2_a_t32_f402__405_2common_2dma_2dma_8h.html#a082026373d438be76ff34a5f14f7112ea2c84cd965a7f5393c83e455e352f1242">VSF_DMA_DST_WIDTH_BYTES_16</a>      = (0x04 &lt;&lt; 10),</div>
<div class="line"><a id="l00155" name="l00155"></a><span class="lineno"><a class="line" href="template_2____series__name__a_____2common_2dma_2dma_8h.html#a082026373d438be76ff34a5f14f7112ea1096363290d4bfc961e79ad14017f45e">  155</a></span>    <a class="code hl_enumvalue" href="_artery_2_a_t32_f402__405_2common_2dma_2dma_8h.html#a082026373d438be76ff34a5f14f7112ea1096363290d4bfc961e79ad14017f45e">VSF_DMA_DST_WIDTH_BYTES_32</a>      = (0x05 &lt;&lt; 10),</div>
<div class="line"><a id="l00156" name="l00156"></a><span class="lineno">  156</span> </div>
<div class="line"><a id="l00157" name="l00157"></a><span class="lineno"><a class="line" href="template_2____series__name__a_____2common_2dma_2dma_8h.html#a082026373d438be76ff34a5f14f7112ea943e48ae369654301225988a281f1a53">  157</a></span>    <a class="code hl_enumvalue" href="_artery_2_a_t32_f402__405_2common_2dma_2dma_8h.html#a082026373d438be76ff34a5f14f7112ea943e48ae369654301225988a281f1a53">VSF_DMA_SRC_BURST_LENGTH_1</a>       = (0x00 &lt;&lt; 14),</div>
<div class="line"><a id="l00158" name="l00158"></a><span class="lineno"><a class="line" href="template_2____series__name__a_____2common_2dma_2dma_8h.html#a082026373d438be76ff34a5f14f7112eab34e68996ac6cae43820b5380918a40b">  158</a></span>    <a class="code hl_enumvalue" href="_artery_2_a_t32_f402__405_2common_2dma_2dma_8h.html#a082026373d438be76ff34a5f14f7112eab34e68996ac6cae43820b5380918a40b">VSF_DMA_SRC_BURST_LENGTH_2</a>       = (0x01 &lt;&lt; 14),</div>
<div class="line"><a id="l00159" name="l00159"></a><span class="lineno"><a class="line" href="template_2____series__name__a_____2common_2dma_2dma_8h.html#a082026373d438be76ff34a5f14f7112ea6addc13b6d44c6e0ee3949b3c38514da">  159</a></span>    <a class="code hl_enumvalue" href="_artery_2_a_t32_f402__405_2common_2dma_2dma_8h.html#a082026373d438be76ff34a5f14f7112ea6addc13b6d44c6e0ee3949b3c38514da">VSF_DMA_SRC_BURST_LENGTH_4</a>       = (0x02 &lt;&lt; 14),</div>
<div class="line"><a id="l00160" name="l00160"></a><span class="lineno"><a class="line" href="template_2____series__name__a_____2common_2dma_2dma_8h.html#a082026373d438be76ff34a5f14f7112eac2f6672a5862232d3e4e40febd1970a6">  160</a></span>    <a class="code hl_enumvalue" href="_artery_2_a_t32_f402__405_2common_2dma_2dma_8h.html#a082026373d438be76ff34a5f14f7112eac2f6672a5862232d3e4e40febd1970a6">VSF_DMA_SRC_BURST_LENGTH_8</a>       = (0x03 &lt;&lt; 14),</div>
<div class="line"><a id="l00161" name="l00161"></a><span class="lineno"><a class="line" href="template_2____series__name__a_____2common_2dma_2dma_8h.html#a082026373d438be76ff34a5f14f7112ea2fd13b608c3c9b8e97f9cc84746f1dea">  161</a></span>    <a class="code hl_enumvalue" href="_artery_2_a_t32_f402__405_2common_2dma_2dma_8h.html#a082026373d438be76ff34a5f14f7112ea2fd13b608c3c9b8e97f9cc84746f1dea">VSF_DMA_SRC_BURST_LENGTH_16</a>      = (0x04 &lt;&lt; 14),</div>
<div class="line"><a id="l00162" name="l00162"></a><span class="lineno"><a class="line" href="template_2____series__name__a_____2common_2dma_2dma_8h.html#a082026373d438be76ff34a5f14f7112eadfabb27c2115fd8546d5b865c7506644">  162</a></span>    <a class="code hl_enumvalue" href="_artery_2_a_t32_f402__405_2common_2dma_2dma_8h.html#a082026373d438be76ff34a5f14f7112eadfabb27c2115fd8546d5b865c7506644">VSF_DMA_SRC_BURST_LENGTH_32</a>      = (0x05 &lt;&lt; 14),</div>
<div class="line"><a id="l00163" name="l00163"></a><span class="lineno"><a class="line" href="template_2____series__name__a_____2common_2dma_2dma_8h.html#a082026373d438be76ff34a5f14f7112ea15366e173dc6c44d6719d016b8d509e9">  163</a></span>    <a class="code hl_enumvalue" href="_artery_2_a_t32_f402__405_2common_2dma_2dma_8h.html#a082026373d438be76ff34a5f14f7112ea15366e173dc6c44d6719d016b8d509e9">VSF_DMA_SRC_BURST_LENGTH_64</a>      = (0x06 &lt;&lt; 14),</div>
<div class="line"><a id="l00164" name="l00164"></a><span class="lineno"><a class="line" href="template_2____series__name__a_____2common_2dma_2dma_8h.html#a082026373d438be76ff34a5f14f7112ea6d1f80902f0ce7d20564d28cd2e24541">  164</a></span>    <a class="code hl_enumvalue" href="_artery_2_a_t32_f402__405_2common_2dma_2dma_8h.html#a082026373d438be76ff34a5f14f7112ea6d1f80902f0ce7d20564d28cd2e24541">VSF_DMA_SRC_BURST_LENGTH_128</a>     = (0x07 &lt;&lt; 14),</div>
<div class="line"><a id="l00165" name="l00165"></a><span class="lineno">  165</span> </div>
<div class="line"><a id="l00166" name="l00166"></a><span class="lineno"><a class="line" href="template_2____series__name__a_____2common_2dma_2dma_8h.html#a082026373d438be76ff34a5f14f7112ea5b86e4353f25b213404ede5acd01b104">  166</a></span>    <a class="code hl_enumvalue" href="_artery_2_a_t32_f402__405_2common_2dma_2dma_8h.html#a082026373d438be76ff34a5f14f7112ea5b86e4353f25b213404ede5acd01b104">VSF_DMA_DST_BURST_LENGTH_1</a>       = (0x00 &lt;&lt; 18),</div>
<div class="line"><a id="l00167" name="l00167"></a><span class="lineno"><a class="line" href="template_2____series__name__a_____2common_2dma_2dma_8h.html#a082026373d438be76ff34a5f14f7112eacfbc74f71930bffdfeeb016739601972">  167</a></span>    <a class="code hl_enumvalue" href="_artery_2_a_t32_f402__405_2common_2dma_2dma_8h.html#a082026373d438be76ff34a5f14f7112eacfbc74f71930bffdfeeb016739601972">VSF_DMA_DST_BURST_LENGTH_2</a>       = (0x01 &lt;&lt; 18),</div>
<div class="line"><a id="l00168" name="l00168"></a><span class="lineno"><a class="line" href="template_2____series__name__a_____2common_2dma_2dma_8h.html#a082026373d438be76ff34a5f14f7112ea4f48e78d8f9c5a6060c1e1e16b60be4b">  168</a></span>    <a class="code hl_enumvalue" href="_artery_2_a_t32_f402__405_2common_2dma_2dma_8h.html#a082026373d438be76ff34a5f14f7112ea4f48e78d8f9c5a6060c1e1e16b60be4b">VSF_DMA_DST_BURST_LENGTH_4</a>       = (0x02 &lt;&lt; 18),</div>
<div class="line"><a id="l00169" name="l00169"></a><span class="lineno"><a class="line" href="template_2____series__name__a_____2common_2dma_2dma_8h.html#a082026373d438be76ff34a5f14f7112eab59921a6f526958a4889f3f69b55cf17">  169</a></span>    <a class="code hl_enumvalue" href="_artery_2_a_t32_f402__405_2common_2dma_2dma_8h.html#a082026373d438be76ff34a5f14f7112eab59921a6f526958a4889f3f69b55cf17">VSF_DMA_DST_BURST_LENGTH_8</a>       = (0x03 &lt;&lt; 18),</div>
<div class="line"><a id="l00170" name="l00170"></a><span class="lineno"><a class="line" href="template_2____series__name__a_____2common_2dma_2dma_8h.html#a082026373d438be76ff34a5f14f7112eabe8f1d255442ec887755b48f6847b409">  170</a></span>    <a class="code hl_enumvalue" href="_artery_2_a_t32_f402__405_2common_2dma_2dma_8h.html#a082026373d438be76ff34a5f14f7112eabe8f1d255442ec887755b48f6847b409">VSF_DMA_DST_BURST_LENGTH_16</a>      = (0x04 &lt;&lt; 18),</div>
<div class="line"><a id="l00171" name="l00171"></a><span class="lineno"><a class="line" href="template_2____series__name__a_____2common_2dma_2dma_8h.html#a082026373d438be76ff34a5f14f7112ea667d7d428b2637fd3046ecb75525a80d">  171</a></span>    <a class="code hl_enumvalue" href="_artery_2_a_t32_f402__405_2common_2dma_2dma_8h.html#a082026373d438be76ff34a5f14f7112ea667d7d428b2637fd3046ecb75525a80d">VSF_DMA_DST_BURST_LENGTH_32</a>      = (0x05 &lt;&lt; 18),</div>
<div class="line"><a id="l00172" name="l00172"></a><span class="lineno"><a class="line" href="template_2____series__name__a_____2common_2dma_2dma_8h.html#a082026373d438be76ff34a5f14f7112ea1976298123af351e7768fd44d5ab4072">  172</a></span>    <a class="code hl_enumvalue" href="_artery_2_a_t32_f402__405_2common_2dma_2dma_8h.html#a082026373d438be76ff34a5f14f7112ea1976298123af351e7768fd44d5ab4072">VSF_DMA_DST_BURST_LENGTH_64</a>      = (0x06 &lt;&lt; 18),</div>
<div class="line"><a id="l00173" name="l00173"></a><span class="lineno"><a class="line" href="template_2____series__name__a_____2common_2dma_2dma_8h.html#a082026373d438be76ff34a5f14f7112ea322e69df245f6b28b169fb9b7fedea00">  173</a></span>    <a class="code hl_enumvalue" href="_artery_2_a_t32_f402__405_2common_2dma_2dma_8h.html#a082026373d438be76ff34a5f14f7112ea322e69df245f6b28b169fb9b7fedea00">VSF_DMA_DST_BURST_LENGTH_128</a>     = (0x07 &lt;&lt; 18),</div>
<div class="line"><a id="l00174" name="l00174"></a><span class="lineno">  174</span> </div>
<div class="line"><a id="l00175" name="l00175"></a><span class="lineno"><a class="line" href="template_2____series__name__a_____2common_2dma_2dma_8h.html#a082026373d438be76ff34a5f14f7112ea7ea9b93d575e1c5e6407b26ede4f7021">  175</a></span>    <a class="code hl_enumvalue" href="_artery_2_a_t32_f402__405_2common_2dma_2dma_8h.html#a082026373d438be76ff34a5f14f7112ea7ea9b93d575e1c5e6407b26ede4f7021">VSF_DMA_PRIORITY_LOW</a>             = (0x00 &lt;&lt; 22),</div>
<div class="line"><a id="l00176" name="l00176"></a><span class="lineno"><a class="line" href="template_2____series__name__a_____2common_2dma_2dma_8h.html#a082026373d438be76ff34a5f14f7112ea0de1bf9fe901fca0ab5047e67f19eaaf">  176</a></span>    <a class="code hl_enumvalue" href="_artery_2_a_t32_f402__405_2common_2dma_2dma_8h.html#a082026373d438be76ff34a5f14f7112ea0de1bf9fe901fca0ab5047e67f19eaaf">VSF_DMA_PRIORITY_MEDIUM</a>          = (0x01 &lt;&lt; 22),</div>
<div class="line"><a id="l00177" name="l00177"></a><span class="lineno"><a class="line" href="template_2____series__name__a_____2common_2dma_2dma_8h.html#a082026373d438be76ff34a5f14f7112ea39dee06dfd63a884d7fdf6a282cef90d">  177</a></span>    <a class="code hl_enumvalue" href="_artery_2_a_t32_f402__405_2common_2dma_2dma_8h.html#a082026373d438be76ff34a5f14f7112ea39dee06dfd63a884d7fdf6a282cef90d">VSF_DMA_PRIORITY_HIGH</a>            = (0x02 &lt;&lt; 22),</div>
<div class="line"><a id="l00178" name="l00178"></a><span class="lineno"><a class="line" href="template_2____series__name__a_____2common_2dma_2dma_8h.html#a082026373d438be76ff34a5f14f7112ead97f0580e769d9ceaf2081d1fcd9ccba">  178</a></span>    <a class="code hl_enumvalue" href="_artery_2_a_t32_f402__405_2common_2dma_2dma_8h.html#a082026373d438be76ff34a5f14f7112ead97f0580e769d9ceaf2081d1fcd9ccba">VSF_DMA_PRIORITY_VERY_HIGH</a>       = (0x03 &lt;&lt; 22),</div>
<div class="line"><a id="l00179" name="l00179"></a><span class="lineno"><a class="line" href="template_2____series__name__a_____2common_2dma_2dma_8h.html#a6fc3e55578acebfd59bd2f44cd1cf518">  179</a></span>} <a class="code hl_enumeration" href="_artery_2_a_t32_f402__405_2common_2dma_2dma_8h.html#a082026373d438be76ff34a5f14f7112e">vsf_dma_channel_mode_t</a>;</div>
<div class="line"><a id="l00180" name="l00180"></a><span class="lineno">  180</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l00181" name="l00181"></a><span class="lineno">  181</span> </div>
<div class="line"><a id="l00182" name="l00182"></a><span class="lineno">  182</span><span class="preprocessor">#if VSF_DMA_CFG_REIMPLEMENT_TYPE_IRQ_MASK == ENABLED</span></div>
<div class="line"><a id="l00183" name="l00183"></a><span class="lineno"><a class="line" href="template_2____series__name__a_____2common_2dma_2dma_8h.html#abaa60a3748fa29a865e99e83d8b46cfd">  183</a></span><span class="keyword">typedef</span> <span class="keyword">enum</span> <a class="code hl_enumeration" href="_artery_2_a_t32_f402__405_2common_2dma_2dma_8h.html#abaa60a3748fa29a865e99e83d8b46cfd">vsf_dma_irq_mask_t</a> {</div>
<div class="line"><a id="l00184" name="l00184"></a><span class="lineno"><a class="line" href="template_2____series__name__a_____2common_2dma_2dma_8h.html#abaa60a3748fa29a865e99e83d8b46cfda5c6565122cc8d21e2b02c99cbab20aaa">  184</a></span>    <a class="code hl_enumvalue" href="_artery_2_a_t32_f402__405_2common_2dma_2dma_8h.html#abaa60a3748fa29a865e99e83d8b46cfda5c6565122cc8d21e2b02c99cbab20aaa">VSF_DMA_IRQ_MASK_CPL</a>        = (0x1ul &lt;&lt; 0),</div>
<div class="line"><a id="l00185" name="l00185"></a><span class="lineno"><a class="line" href="template_2____series__name__a_____2common_2dma_2dma_8h.html#abaa60a3748fa29a865e99e83d8b46cfda4d7401c192deed357f4c13873ab3b18a">  185</a></span>    <a class="code hl_enumvalue" href="_artery_2_a_t32_f402__405_2common_2dma_2dma_8h.html#abaa60a3748fa29a865e99e83d8b46cfda4d7401c192deed357f4c13873ab3b18a">VSF_DMA_IRQ_MASK_HALF_CPL</a>   = (0x1ul &lt;&lt; 1),</div>
<div class="line"><a id="l00186" name="l00186"></a><span class="lineno"><a class="line" href="template_2____series__name__a_____2common_2dma_2dma_8h.html#abaa60a3748fa29a865e99e83d8b46cfda63f473e00d3e19ebed5a75d38c5ec4e4">  186</a></span>    <a class="code hl_enumvalue" href="_artery_2_a_t32_f402__405_2common_2dma_2dma_8h.html#abaa60a3748fa29a865e99e83d8b46cfda63f473e00d3e19ebed5a75d38c5ec4e4">VSF_DMA_IRQ_MASK_ERROR</a>      = (0x1ul &lt;&lt; 2),</div>
<div class="line"><a id="l00187" name="l00187"></a><span class="lineno"><a class="line" href="template_2____series__name__a_____2common_2dma_2dma_8h.html#a07534bfe8478239bdd097e14c0fab4c5">  187</a></span>} <a class="code hl_enumeration" href="_artery_2_a_t32_f402__405_2common_2dma_2dma_8h.html#abaa60a3748fa29a865e99e83d8b46cfd">vsf_dma_irq_mask_t</a>;</div>
<div class="line"><a id="l00188" name="l00188"></a><span class="lineno">  188</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l00189" name="l00189"></a><span class="lineno">  189</span> </div>
<div class="line"><a id="l00190" name="l00190"></a><span class="lineno">  190</span><span class="preprocessor">#if VSF_DMA_CFG_REIMPLEMENT_TYPE_CHANNEL_HINT == ENABLED</span></div>
<div class="line"><a id="l00191" name="l00191"></a><span class="lineno">  191</span><span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code hl_struct" href="structvsf__dma__channel__hint__t.html">vsf_dma_channel_hint_t</a> {</div>
<div class="line"><a id="l00192" name="l00192"></a><span class="lineno">  192</span>    <a class="code hl_typedef" href="stdint_8h.html#aef44329758059c91c76d334e8fc09700">int8_t</a> <a class="code hl_variable" href="structvsf__dma__channel__hint__t.html#a312b5c169045e85bd121d57e182ae6a7">channel</a>;</div>
<div class="line"><a id="l00193" name="l00193"></a><span class="lineno">  193</span>    <a class="code hl_typedef" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> <a class="code hl_variable" href="structvsf__dma__channel__hint__t.html#aa84b2e0190bae8ba51c0131279a72ec9">request_line</a>;</div>
<div class="line"><a id="l00194" name="l00194"></a><span class="lineno">  194</span>    <a class="code hl_enumeration" href="cortex__a__generic_8h.html#a0f1041ab7f9d152f2f0c932b3529633f">vsf_arch_prio_t</a> <a class="code hl_variable" href="structvsf__dma__channel__hint__t.html#addce70f25a1a4ea2d5e43d3f1040ba95">prio</a>;</div>
<div class="line"><a id="l00195" name="l00195"></a><span class="lineno">  195</span> </div>
<div class="line"><a id="l00196" name="l00196"></a><span class="lineno">  196</span>    <span class="comment">// more vendor specified channel hint can be added here</span></div>
<div class="line"><a id="l00197" name="l00197"></a><span class="lineno"><a class="line" href="template_2____series__name__a_____2common_2dma_2dma_8h.html#aeabb435a8830a1cceef2a07450bbf0dc">  197</a></span>} <a class="code hl_typedef" href="_artery_2_a_t32_f402__405_2common_2dma_2dma_8h.html#aeabb435a8830a1cceef2a07450bbf0dc">vsf_dma_channel_hint_t</a>;</div>
<div class="line"><a id="l00198" name="l00198"></a><span class="lineno">  198</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l00199" name="l00199"></a><span class="lineno">  199</span> </div>
<div class="line"><a id="l00200" name="l00200"></a><span class="lineno">  200</span><span class="preprocessor">#if VSF_DMA_CFG_REIMPLEMENT_TYPE_CHANNEL_CFG == ENABLED</span></div>
<div class="line"><a id="l00201" name="l00201"></a><span class="lineno"><a class="line" href="template_2____series__name__a_____2common_2dma_2dma_8h.html#a7c4ef02b75ea9648b203aa43cc9d214b">  201</a></span><span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code hl_struct" href="structvsf__dma__t.html">vsf_dma_t</a> <a class="code hl_struct" href="structvsf__dma__t.html">vsf_dma_t</a>;</div>
<div class="line"><a id="l00202" name="l00202"></a><span class="lineno"><a class="line" href="template_2____series__name__a_____2common_2dma_2dma_8h.html#a24814a66fc2a553b859ce77a104fdd53">  202</a></span><span class="keyword">typedef</span> <span class="keywordtype">void</span> <a class="code hl_typedef" href="_artery_2_a_t32_f402__405_2common_2dma_2dma_8h.html#a24814a66fc2a553b859ce77a104fdd53">vsf_dma_isr_handler_t</a>(<span class="keywordtype">void</span> *target_ptr, <a class="code hl_struct" href="structvsf__dma__t.html">vsf_dma_t</a> *dma_ptr, <a class="code hl_typedef" href="stdint_8h.html#aef44329758059c91c76d334e8fc09700">int8_t</a> channel, <a class="code hl_enumeration" href="_artery_2_a_t32_f402__405_2common_2dma_2dma_8h.html#abaa60a3748fa29a865e99e83d8b46cfd">vsf_dma_irq_mask_t</a> <a class="code hl_variable" href="spi__interface_8h.html#a4e63d8904c80fc456a1f865f48cc937b">irq_mask</a>);</div>
<div class="line"><a id="l00203" name="l00203"></a><span class="lineno">  203</span><span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code hl_struct" href="structvsf__dma__isr__t.html">vsf_dma_isr_t</a> {</div>
<div class="line"><a id="l00204" name="l00204"></a><span class="lineno">  204</span>    <a class="code hl_typedef" href="template_2____series__name__a_____2common_2dma_2dma_8h.html#a24814a66fc2a553b859ce77a104fdd53">vsf_dma_isr_handler_t</a> *<a class="code hl_variable" href="structvsf__dma__isr__t.html#a3c42e62bb7f86c9eddc5fd57a776ac2d">handler_fn</a>;</div>
<div class="line"><a id="l00205" name="l00205"></a><span class="lineno">  205</span>    <span class="keywordtype">void</span>                  *<a class="code hl_variable" href="structvsf__dma__isr__t.html#a51f405000caa6645f8b81daf6aed06cf">target_ptr</a>;</div>
<div class="line"><a id="l00206" name="l00206"></a><span class="lineno"><a class="line" href="template_2____series__name__a_____2common_2dma_2dma_8h.html#a0abd139476d7a95859beb3fb55d78382">  206</a></span>} <a class="code hl_typedef" href="_artery_2_a_t32_f402__405_2common_2dma_2dma_8h.html#a0abd139476d7a95859beb3fb55d78382">vsf_dma_isr_t</a>;</div>
<div class="line"><a id="l00207" name="l00207"></a><span class="lineno">  207</span><span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code hl_struct" href="structvsf__dma__channel__cfg__t.html">vsf_dma_channel_cfg_t</a> {</div>
<div class="line"><a id="l00208" name="l00208"></a><span class="lineno">  208</span>    <a class="code hl_enumeration" href="_artery_2_a_t32_f402__405_2common_2dma_2dma_8h.html#a082026373d438be76ff34a5f14f7112e">vsf_dma_channel_mode_t</a>  <a class="code hl_variable" href="structvsf__dma__channel__cfg__t.html#a8afb67f544ce33ac6699d0b69866fd7a">mode</a>;</div>
<div class="line"><a id="l00209" name="l00209"></a><span class="lineno">  209</span>    <a class="code hl_struct" href="structvsf__dma__isr__t.html">vsf_dma_isr_t</a>           <a class="code hl_variable" href="structvsf__dma__channel__cfg__t.html#aed2882ae7ee01a384377323e7628fda3">isr</a>;</div>
<div class="line"><a id="l00210" name="l00210"></a><span class="lineno">  210</span>    <a class="code hl_enumeration" href="_artery_2_a_t32_f402__405_2common_2dma_2dma_8h.html#abaa60a3748fa29a865e99e83d8b46cfd">vsf_dma_irq_mask_t</a>      <a class="code hl_variable" href="structvsf__dma__channel__cfg__t.html#adbb7cee8bdade0debcfcfbb50cedd171">irq_mask</a>;</div>
<div class="line"><a id="l00211" name="l00211"></a><span class="lineno">  211</span>    <a class="code hl_enumeration" href="cortex__a__generic_8h.html#a0f1041ab7f9d152f2f0c932b3529633f">vsf_arch_prio_t</a>         <a class="code hl_variable" href="structvsf__dma__channel__cfg__t.html#af492b7f8b5a81241bc31cd2d22d6fcfc">prio</a>;</div>
<div class="line"><a id="l00212" name="l00212"></a><span class="lineno">  212</span>    <a class="code hl_typedef" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>                 <a class="code hl_variable" href="structvsf__dma__channel__cfg__t.html#aec900afc5766767fc7d1bc7e48fa683c">src_request_idx</a>;</div>
<div class="line"><a id="l00213" name="l00213"></a><span class="lineno">  213</span>    <a class="code hl_typedef" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>                 <a class="code hl_variable" href="structvsf__dma__channel__cfg__t.html#a78e4e3cccafa842badc5c8ab931ec908">dst_request_idx</a>;</div>
<div class="line"><a id="l00214" name="l00214"></a><span class="lineno"><a class="line" href="template_2____series__name__a_____2common_2dma_2dma_8h.html#adb3a232964381196a8c20b0c2e2c2919">  214</a></span>} <a class="code hl_typedef" href="_artery_2_a_t32_f402__405_2common_2dma_2dma_8h.html#adb3a232964381196a8c20b0c2e2c2919">vsf_dma_channel_cfg_t</a>;</div>
<div class="line"><a id="l00215" name="l00215"></a><span class="lineno">  215</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l00216" name="l00216"></a><span class="lineno">  216</span> </div>
<div class="line"><a id="l00217" name="l00217"></a><span class="lineno">  217</span><span class="preprocessor">#if VSF_DMA_CFG_REIMPLEMENT_TYPE_CHANNEL_STATUS == ENABLED</span></div>
<div class="line"><a id="l00218" name="l00218"></a><span class="lineno">  218</span><span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code hl_struct" href="structvsf__dma__channel__status__t.html">vsf_dma_channel_status_t</a> {</div>
<div class="line"><a id="l00219" name="l00219"></a><span class="lineno">  219</span>    <span class="keyword">union </span>{</div>
<div class="line"><a id="l00220" name="l00220"></a><span class="lineno">  220</span>        inherit(<a class="code hl_struct" href="structvsf__peripheral__status__t.html">vsf_peripheral_status_t</a>)</div>
<div class="line"><a id="l00221" name="l00221"></a><span class="lineno">  221</span>        <span class="keyword">struct </span>{</div>
<div class="line"><a id="l00222" name="l00222"></a><span class="lineno">  222</span>            <a class="code hl_typedef" href="stdint_8h.html#a324c5d28c0d82f502a234ab99efac87a">uint32_t</a> is_busy : 1;</div>
<div class="line"><a id="l00223" name="l00223"></a><span class="lineno">  223</span>        };</div>
<div class="line"><a id="l00224" name="l00224"></a><span class="lineno">  224</span>    };</div>
<div class="line"><a id="l00225" name="l00225"></a><span class="lineno">  225</span> </div>
<div class="line"><a id="l00226" name="l00226"></a><span class="lineno">  226</span>    <span class="comment">// more vendor specified status can be added here</span></div>
<div class="line"><a id="l00227" name="l00227"></a><span class="lineno"><a class="line" href="template_2____series__name__a_____2common_2dma_2dma_8h.html#a372c1765d55e7fbaf878ea2d5b776ce4">  227</a></span>} <a class="code hl_typedef" href="_artery_2_a_t32_f402__405_2common_2dma_2dma_8h.html#a372c1765d55e7fbaf878ea2d5b776ce4">vsf_dma_channel_status_t</a>;</div>
<div class="line"><a id="l00228" name="l00228"></a><span class="lineno">  228</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l00229" name="l00229"></a><span class="lineno">  229</span> </div>
<div class="line"><a id="l00230" name="l00230"></a><span class="lineno">  230</span><span class="preprocessor">#if VSF_DMA_CFG_REIMPLEMENT_TYPE_CHANNEL_SG_CFG == ENABLED</span></div>
<div class="line"><a id="l00231" name="l00231"></a><span class="lineno">  231</span><span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code hl_struct" href="structvsf__dma__channel__sg__desc__t.html">vsf_dma_channel_sg_desc_t</a> {</div>
<div class="line"><a id="l00232" name="l00232"></a><span class="lineno">  232</span>    <a class="code hl_enumeration" href="_artery_2_a_t32_f402__405_2common_2dma_2dma_8h.html#a082026373d438be76ff34a5f14f7112e">vsf_dma_channel_mode_t</a> <a class="code hl_variable" href="structvsf__dma__channel__sg__desc__t.html#aa2c360aa57dd307cfbce7126cfec3eb7">mode</a>;</div>
<div class="line"><a id="l00233" name="l00233"></a><span class="lineno">  233</span>    <a class="code hl_typedef" href="_artery_2_a_t32_f402__405_2common_2dma_2dma_8h.html#abaf97f60c85ea168bdc4d79128cf91b8">vsf_dma_addr_t</a> <a class="code hl_variable" href="structvsf__dma__channel__sg__desc__t.html#a437a31ae3a430a5db8dc2b6a4d877714">src_address</a>;</div>
<div class="line"><a id="l00234" name="l00234"></a><span class="lineno">  234</span>    <a class="code hl_typedef" href="_artery_2_a_t32_f402__405_2common_2dma_2dma_8h.html#abaf97f60c85ea168bdc4d79128cf91b8">vsf_dma_addr_t</a> <a class="code hl_variable" href="structvsf__dma__channel__sg__desc__t.html#ac2b0213762f05468edee57606df6291a">dst_address</a>;</div>
<div class="line"><a id="l00235" name="l00235"></a><span class="lineno">  235</span>    <a class="code hl_typedef" href="stdint_8h.html#a324c5d28c0d82f502a234ab99efac87a">uint32_t</a> <a class="code hl_variable" href="structvsf__dma__channel__sg__desc__t.html#a18dc31ced236fd0dc336f1798a02a77d">count</a>;</div>
<div class="line"><a id="l00236" name="l00236"></a><span class="lineno">  236</span>    <a class="code hl_typedef" href="_artery_2_a_t32_f402__405_2common_2dma_2dma_8h.html#abaf97f60c85ea168bdc4d79128cf91b8">vsf_dma_addr_t</a> <a class="code hl_variable" href="structvsf__dma__channel__sg__desc__t.html#a7be6c8f70fb07d4acc8860688853aefc">next</a>;</div>
<div class="line"><a id="l00237" name="l00237"></a><span class="lineno">  237</span> </div>
<div class="line"><a id="l00238" name="l00238"></a><span class="lineno">  238</span>    <span class="comment">// more vendor specified channel sg desc can be added here</span></div>
<div class="line"><a id="l00239" name="l00239"></a><span class="lineno"><a class="line" href="template_2____series__name__a_____2common_2dma_2dma_8h.html#a64f83886fd195fff710a8ef772067303">  239</a></span>} <a class="code hl_typedef" href="_artery_2_a_t32_f402__405_2common_2dma_2dma_8h.html#a64f83886fd195fff710a8ef772067303">vsf_dma_channel_sg_desc_t</a>;</div>
<div class="line"><a id="l00240" name="l00240"></a><span class="lineno">  240</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l00241" name="l00241"></a><span class="lineno">  241</span> </div>
<div class="line"><a id="l00242" name="l00242"></a><span class="lineno">  242</span><span class="preprocessor">#if VSF_DMA_CFG_REIMPLEMENT_TYPE_CFG == ENABLED</span></div>
<div class="line"><a id="l00243" name="l00243"></a><span class="lineno">  243</span><span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code hl_struct" href="structvsf__dma__cfg__t.html">vsf_dma_cfg_t</a> {</div>
<div class="line"><a id="l00244" name="l00244"></a><span class="lineno">  244</span>    <a class="code hl_enumeration" href="cortex__a__generic_8h.html#a0f1041ab7f9d152f2f0c932b3529633f">vsf_arch_prio_t</a> <a class="code hl_variable" href="structvsf__dma__cfg__t.html#a953b94b60e0eeab3ba1ae3710b1dc234">prio</a>;</div>
<div class="line"><a id="l00245" name="l00245"></a><span class="lineno">  245</span> </div>
<div class="line"><a id="l00246" name="l00246"></a><span class="lineno">  246</span>    <span class="comment">// more vendor specified cfg can be added here</span></div>
<div class="line"><a id="l00247" name="l00247"></a><span class="lineno"><a class="line" href="template_2____series__name__a_____2common_2dma_2dma_8h.html#af44f54f66b2ebad5097a5430b64a3ad0">  247</a></span>} <a class="code hl_typedef" href="_artery_2_a_t32_f402__405_2common_2dma_2dma_8h.html#af44f54f66b2ebad5097a5430b64a3ad0">vsf_dma_cfg_t</a>;</div>
<div class="line"><a id="l00248" name="l00248"></a><span class="lineno">  248</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l00249" name="l00249"></a><span class="lineno">  249</span> </div>
<div class="line"><a id="l00250" name="l00250"></a><span class="lineno">  250</span><span class="preprocessor">#if VSF_DMA_CFG_REIMPLEMENT_TYPE_CAPABILITY == ENABLED</span></div>
<div class="line"><a id="l00251" name="l00251"></a><span class="lineno">  251</span><span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code hl_struct" href="structvsf__dma__capability__t.html">vsf_dma_capability_t</a> {</div>
<div class="line"><a id="l00252" name="l00252"></a><span class="lineno">  252</span><span class="preprocessor">#if VSF_DMA_CFG_INHERIT_HAL_CAPABILITY == ENABLED</span></div>
<div class="line"><a id="l00253" name="l00253"></a><span class="lineno"><a class="line" href="structvsf__dma__capability__t.html#af71fb0fe005163bc511b3f7522782783">  253</a></span>    <a class="code hl_function" href="structvsf__dma__capability__t.html#af71fb0fe005163bc511b3f7522782783">inherit</a>(<a class="code hl_struct" href="structvsf__peripheral__capability__t.html">vsf_peripheral_capability_t</a>)</div>
<div class="line"><a id="l00254" name="l00254"></a><span class="lineno">  254</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l00255" name="l00255"></a><span class="lineno">  255</span>    <a class="code hl_enumeration" href="template_2____series__name__a_____2common_2dma_2dma_8h.html#abaa60a3748fa29a865e99e83d8b46cfd">vsf_dma_irq_mask_t</a> <a class="code hl_variable" href="spi__interface_8h.html#a4e63d8904c80fc456a1f865f48cc937b">irq_mask</a>;</div>
<div class="line"><a id="l00256" name="l00256"></a><span class="lineno">  256</span>    <a class="code hl_typedef" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> <a class="code hl_variable" href="structvsf__dma__capability__t.html#a4929e7fd49cb3bf5331cdca02a910535">channel_count</a>;</div>
<div class="line"><a id="l00257" name="l00257"></a><span class="lineno">  257</span>    <a class="code hl_typedef" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> <a class="code hl_variable" href="structvsf__dma__capability__t.html#a83964232780475a8c98adf72874a2dab">irq_count</a>;</div>
<div class="line"><a id="l00258" name="l00258"></a><span class="lineno">  258</span>    <a class="code hl_enumeration" href="template_2____series__name__a_____2common_2dma_2dma_8h.html#a082026373d438be76ff34a5f14f7112e">vsf_dma_channel_mode_t</a> <a class="code hl_variable" href="structvsf__dma__capability__t.html#a27bd50d1e1780cb14a9e493000a951b7">supported_modes</a>;</div>
<div class="line"><a id="l00259" name="l00259"></a><span class="lineno">  259</span>    <a class="code hl_typedef" href="stdint_8h.html#a324c5d28c0d82f502a234ab99efac87a">uint32_t</a> <a class="code hl_variable" href="structvsf__dma__capability__t.html#ab92fe30d3173cea6b6ccc8b3c00c6528">max_transfer_count</a>;</div>
<div class="line"><a id="l00260" name="l00260"></a><span class="lineno">  260</span>    <a class="code hl_typedef" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> <a class="code hl_variable" href="structvsf__dma__capability__t.html#a09bcd96bcaf59b6edabe68c96899c4dc">addr_alignment</a>;</div>
<div class="line"><a id="l00261" name="l00261"></a><span class="lineno">  261</span>    <a class="code hl_typedef" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> <a class="code hl_variable" href="structvsf__dma__capability__t.html#a4e1c2a52cebf1b0640d7215d7df27ac4">support_scatter_gather</a> : 1;</div>
<div class="line"><a id="l00262" name="l00262"></a><span class="lineno"><a class="line" href="template_2____series__name__a_____2common_2dma_2dma_8h.html#a2c61a1d6f4f8604ce0c1a148b471955e">  262</a></span>} <a class="code hl_typedef" href="_artery_2_a_t32_f402__405_2common_2dma_2dma_8h.html#a2c61a1d6f4f8604ce0c1a148b471955e">vsf_dma_capability_t</a>;</div>
<div class="line"><a id="l00263" name="l00263"></a><span class="lineno">  263</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l00264" name="l00264"></a><span class="lineno">  264</span> </div>
<div class="line"><a id="l00265" name="l00265"></a><span class="lineno">  265</span><span class="preprocessor">#if VSF_DMA_CFG_REIMPLEMENT_TYPE_CTRL == ENABLED</span></div>
<div class="line"><a id="l00266" name="l00266"></a><span class="lineno"><a class="line" href="template_2____series__name__a_____2common_2dma_2dma_8h.html#a01931507afc63a14ae975a412291718e">  266</a></span><span class="keyword">typedef</span> <span class="keyword">enum</span> <a class="code hl_enumeration" href="vsf__template__dma_8h.html#a01931507afc63a14ae975a412291718e">vsf_dma_ctrl_t</a> {</div>
<div class="line"><a id="l00267" name="l00267"></a><span class="lineno"><a class="line" href="template_2____series__name__a_____2common_2dma_2dma_8h.html#a01931507afc63a14ae975a412291718ea4305caf7715eb91c87106e656c559322">  267</a></span>    <a class="code hl_enumvalue" href="template_2____series__name__a_____2common_2dma_2dma_8h.html#a01931507afc63a14ae975a412291718ea4305caf7715eb91c87106e656c559322">__VSF_DMA_CTRL_DUMMY</a> = 0,</div>
<div class="line"><a id="l00268" name="l00268"></a><span class="lineno"><a class="line" href="template_2____series__name__a_____2common_2dma_2dma_8h.html#af6a9079bf92c6742750d0d6a5aad5730">  268</a></span>} <a class="code hl_enumeration" href="template_2____series__name__a_____2common_2dma_2dma_8h.html#a01931507afc63a14ae975a412291718e">vsf_dma_ctrl_t</a>;</div>
<div class="line"><a id="l00269" name="l00269"></a><span class="lineno">  269</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l00270" name="l00270"></a><span class="lineno">  270</span><span class="comment">// HW/IPCore end</span></div>
<div class="line"><a id="l00271" name="l00271"></a><span class="lineno">  271</span> </div>
<div class="line"><a id="l00272" name="l00272"></a><span class="lineno">  272</span><span class="comment">/*============================ INCLUDES ======================================*/</span></div>
<div class="line"><a id="l00273" name="l00273"></a><span class="lineno">  273</span> </div>
<div class="line"><a id="l00274" name="l00274"></a><span class="lineno">  274</span><span class="comment">// IPCore</span></div>
<div class="line"><a id="l00275" name="l00275"></a><span class="lineno">  275</span><span class="comment">/*\note Extern APIs for ip core diriver.</span></div>
<div class="line"><a id="l00276" name="l00276"></a><span class="lineno">  276</span><span class="comment"> *      There is no requirement about how APIs of IPCore drivers should be implemented.</span></div>
<div class="line"><a id="l00277" name="l00277"></a><span class="lineno">  277</span><span class="comment"> *      Just consider the simplicity for actual peripheral drivers.</span></div>
<div class="line"><a id="l00278" name="l00278"></a><span class="lineno">  278</span><span class="comment"> */</span></div>
<div class="line"><a id="l00279" name="l00279"></a><span class="lineno">  279</span><span class="comment">// IPCore end</span></div>
<div class="line"><a id="l00280" name="l00280"></a><span class="lineno">  280</span> </div>
<div class="line"><a id="l00281" name="l00281"></a><span class="lineno">  281</span><span class="preprocessor">#ifdef __cplusplus</span></div>
<div class="line"><a id="l00282" name="l00282"></a><span class="lineno">  282</span>}</div>
<div class="line"><a id="l00283" name="l00283"></a><span class="lineno">  283</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l00284" name="l00284"></a><span class="lineno">  284</span> </div>
<div class="line"><a id="l00285" name="l00285"></a><span class="lineno">  285</span><span class="comment">// IPCore</span></div>
<div class="line"><a id="l00286" name="l00286"></a><span class="lineno">  286</span><span class="preprocessor">#undef __VSF_HAL_${DMA_IP}_DMA_CLASS_IMPLEMENT</span></div>
<div class="line"><a id="l00287" name="l00287"></a><span class="lineno">  287</span><span class="preprocessor">#undef __VSF_HAL_${DMA_IP}_DMA_CLASS_INHERIT__</span></div>
<div class="line"><a id="l00288" name="l00288"></a><span class="lineno">  288</span><span class="comment">// IPCore end</span></div>
<div class="line"><a id="l00289" name="l00289"></a><span class="lineno">  289</span> </div>
<div class="line"><a id="l00290" name="l00290"></a><span class="lineno">  290</span><span class="preprocessor">#endif      </span><span class="comment">// VSF_HAL_USE_DMA</span></div>
<div class="line"><a id="l00291" name="l00291"></a><span class="lineno">  291</span><span class="preprocessor">#endif      </span><span class="comment">// __HAL_DRIVER_${SERIES/DMA_IP}_DMA_H__</span></div>
<div class="line"><a id="l00292" name="l00292"></a><span class="lineno">  292</span><span class="comment">/* EOF */</span></div>
<div class="ttc" id="a_artery_2_a_t32_f402__405_2common_2dma_2dma_8h_html_a082026373d438be76ff34a5f14f7112e"><div class="ttname"><a href="_artery_2_a_t32_f402__405_2common_2dma_2dma_8h.html#a082026373d438be76ff34a5f14f7112e">vsf_dma_channel_mode_t</a></div><div class="ttdeci">vsf_dma_channel_mode_t</div><div class="ttdef"><b>Definition</b> dma.h:86</div></div>
<div class="ttc" id="a_artery_2_a_t32_f402__405_2common_2dma_2dma_8h_html_a082026373d438be76ff34a5f14f7112ea0de1bf9fe901fca0ab5047e67f19eaaf"><div class="ttname"><a href="_artery_2_a_t32_f402__405_2common_2dma_2dma_8h.html#a082026373d438be76ff34a5f14f7112ea0de1bf9fe901fca0ab5047e67f19eaaf">VSF_DMA_PRIORITY_MEDIUM</a></div><div class="ttdeci">@ VSF_DMA_PRIORITY_MEDIUM</div><div class="ttdef"><b>Definition</b> dma.h:113</div></div>
<div class="ttc" id="a_artery_2_a_t32_f402__405_2common_2dma_2dma_8h_html_a082026373d438be76ff34a5f14f7112ea1096363290d4bfc961e79ad14017f45e"><div class="ttname"><a href="_artery_2_a_t32_f402__405_2common_2dma_2dma_8h.html#a082026373d438be76ff34a5f14f7112ea1096363290d4bfc961e79ad14017f45e">VSF_DMA_DST_WIDTH_BYTES_32</a></div><div class="ttdeci">@ VSF_DMA_DST_WIDTH_BYTES_32</div><div class="ttdef"><b>Definition</b> dma.h:139</div></div>
<div class="ttc" id="a_artery_2_a_t32_f402__405_2common_2dma_2dma_8h_html_a082026373d438be76ff34a5f14f7112ea15366e173dc6c44d6719d016b8d509e9"><div class="ttname"><a href="_artery_2_a_t32_f402__405_2common_2dma_2dma_8h.html#a082026373d438be76ff34a5f14f7112ea15366e173dc6c44d6719d016b8d509e9">VSF_DMA_SRC_BURST_LENGTH_64</a></div><div class="ttdeci">@ VSF_DMA_SRC_BURST_LENGTH_64</div><div class="ttdef"><b>Definition</b> dma.h:147</div></div>
<div class="ttc" id="a_artery_2_a_t32_f402__405_2common_2dma_2dma_8h_html_a082026373d438be76ff34a5f14f7112ea1976298123af351e7768fd44d5ab4072"><div class="ttname"><a href="_artery_2_a_t32_f402__405_2common_2dma_2dma_8h.html#a082026373d438be76ff34a5f14f7112ea1976298123af351e7768fd44d5ab4072">VSF_DMA_DST_BURST_LENGTH_64</a></div><div class="ttdeci">@ VSF_DMA_DST_BURST_LENGTH_64</div><div class="ttdef"><b>Definition</b> dma.h:156</div></div>
<div class="ttc" id="a_artery_2_a_t32_f402__405_2common_2dma_2dma_8h_html_a082026373d438be76ff34a5f14f7112ea2692555e1f1b29b1d7a45946a26f7505"><div class="ttname"><a href="_artery_2_a_t32_f402__405_2common_2dma_2dma_8h.html#a082026373d438be76ff34a5f14f7112ea2692555e1f1b29b1d7a45946a26f7505">VSF_DMA_SRC_WIDTH_BYTES_8</a></div><div class="ttdeci">@ VSF_DMA_SRC_WIDTH_BYTES_8</div><div class="ttdef"><b>Definition</b> dma.h:133</div></div>
<div class="ttc" id="a_artery_2_a_t32_f402__405_2common_2dma_2dma_8h_html_a082026373d438be76ff34a5f14f7112ea27b5e738e328962e1ce2051b9a77875e"><div class="ttname"><a href="_artery_2_a_t32_f402__405_2common_2dma_2dma_8h.html#a082026373d438be76ff34a5f14f7112ea27b5e738e328962e1ce2051b9a77875e">VSF_DMA_SRC_WIDTH_BYTES_2</a></div><div class="ttdeci">@ VSF_DMA_SRC_WIDTH_BYTES_2</div><div class="ttdef"><b>Definition</b> dma.h:100</div></div>
<div class="ttc" id="a_artery_2_a_t32_f402__405_2common_2dma_2dma_8h_html_a082026373d438be76ff34a5f14f7112ea2c84cd965a7f5393c83e455e352f1242"><div class="ttname"><a href="_artery_2_a_t32_f402__405_2common_2dma_2dma_8h.html#a082026373d438be76ff34a5f14f7112ea2c84cd965a7f5393c83e455e352f1242">VSF_DMA_DST_WIDTH_BYTES_16</a></div><div class="ttdeci">@ VSF_DMA_DST_WIDTH_BYTES_16</div><div class="ttdef"><b>Definition</b> dma.h:138</div></div>
<div class="ttc" id="a_artery_2_a_t32_f402__405_2common_2dma_2dma_8h_html_a082026373d438be76ff34a5f14f7112ea2fd13b608c3c9b8e97f9cc84746f1dea"><div class="ttname"><a href="_artery_2_a_t32_f402__405_2common_2dma_2dma_8h.html#a082026373d438be76ff34a5f14f7112ea2fd13b608c3c9b8e97f9cc84746f1dea">VSF_DMA_SRC_BURST_LENGTH_16</a></div><div class="ttdeci">@ VSF_DMA_SRC_BURST_LENGTH_16</div><div class="ttdef"><b>Definition</b> dma.h:145</div></div>
<div class="ttc" id="a_artery_2_a_t32_f402__405_2common_2dma_2dma_8h_html_a082026373d438be76ff34a5f14f7112ea322e69df245f6b28b169fb9b7fedea00"><div class="ttname"><a href="_artery_2_a_t32_f402__405_2common_2dma_2dma_8h.html#a082026373d438be76ff34a5f14f7112ea322e69df245f6b28b169fb9b7fedea00">VSF_DMA_DST_BURST_LENGTH_128</a></div><div class="ttdeci">@ VSF_DMA_DST_BURST_LENGTH_128</div><div class="ttdef"><b>Definition</b> dma.h:157</div></div>
<div class="ttc" id="a_artery_2_a_t32_f402__405_2common_2dma_2dma_8h_html_a082026373d438be76ff34a5f14f7112ea34113dcc451d3cfe2a113d3549552e27"><div class="ttname"><a href="_artery_2_a_t32_f402__405_2common_2dma_2dma_8h.html#a082026373d438be76ff34a5f14f7112ea34113dcc451d3cfe2a113d3549552e27">VSF_DMA_DST_WIDTH_BYTE_1</a></div><div class="ttdeci">@ VSF_DMA_DST_WIDTH_BYTE_1</div><div class="ttdef"><b>Definition</b> dma.h:107</div></div>
<div class="ttc" id="a_artery_2_a_t32_f402__405_2common_2dma_2dma_8h_html_a082026373d438be76ff34a5f14f7112ea39dee06dfd63a884d7fdf6a282cef90d"><div class="ttname"><a href="_artery_2_a_t32_f402__405_2common_2dma_2dma_8h.html#a082026373d438be76ff34a5f14f7112ea39dee06dfd63a884d7fdf6a282cef90d">VSF_DMA_PRIORITY_HIGH</a></div><div class="ttdeci">@ VSF_DMA_PRIORITY_HIGH</div><div class="ttdef"><b>Definition</b> dma.h:114</div></div>
<div class="ttc" id="a_artery_2_a_t32_f402__405_2common_2dma_2dma_8h_html_a082026373d438be76ff34a5f14f7112ea3cfcb89006d5369c4cf8ddf1972db8fb"><div class="ttname"><a href="_artery_2_a_t32_f402__405_2common_2dma_2dma_8h.html#a082026373d438be76ff34a5f14f7112ea3cfcb89006d5369c4cf8ddf1972db8fb">VSF_DMA_SRC_WIDTH_BYTES_16</a></div><div class="ttdeci">@ VSF_DMA_SRC_WIDTH_BYTES_16</div><div class="ttdef"><b>Definition</b> dma.h:134</div></div>
<div class="ttc" id="a_artery_2_a_t32_f402__405_2common_2dma_2dma_8h_html_a082026373d438be76ff34a5f14f7112ea49dfb1b9974224ace9d5c7a2f7c31b4e"><div class="ttname"><a href="_artery_2_a_t32_f402__405_2common_2dma_2dma_8h.html#a082026373d438be76ff34a5f14f7112ea49dfb1b9974224ace9d5c7a2f7c31b4e">VSF_DMA_DST_ADDR_NO_CHANGE</a></div><div class="ttdeci">@ VSF_DMA_DST_ADDR_NO_CHANGE</div><div class="ttdef"><b>Definition</b> dma.h:105</div></div>
<div class="ttc" id="a_artery_2_a_t32_f402__405_2common_2dma_2dma_8h_html_a082026373d438be76ff34a5f14f7112ea4f48e78d8f9c5a6060c1e1e16b60be4b"><div class="ttname"><a href="_artery_2_a_t32_f402__405_2common_2dma_2dma_8h.html#a082026373d438be76ff34a5f14f7112ea4f48e78d8f9c5a6060c1e1e16b60be4b">VSF_DMA_DST_BURST_LENGTH_4</a></div><div class="ttdeci">@ VSF_DMA_DST_BURST_LENGTH_4</div><div class="ttdef"><b>Definition</b> dma.h:152</div></div>
<div class="ttc" id="a_artery_2_a_t32_f402__405_2common_2dma_2dma_8h_html_a082026373d438be76ff34a5f14f7112ea5b86e4353f25b213404ede5acd01b104"><div class="ttname"><a href="_artery_2_a_t32_f402__405_2common_2dma_2dma_8h.html#a082026373d438be76ff34a5f14f7112ea5b86e4353f25b213404ede5acd01b104">VSF_DMA_DST_BURST_LENGTH_1</a></div><div class="ttdeci">@ VSF_DMA_DST_BURST_LENGTH_1</div><div class="ttdef"><b>Definition</b> dma.h:150</div></div>
<div class="ttc" id="a_artery_2_a_t32_f402__405_2common_2dma_2dma_8h_html_a082026373d438be76ff34a5f14f7112ea628bc116cdb292b0fd83d62f2a878645"><div class="ttname"><a href="_artery_2_a_t32_f402__405_2common_2dma_2dma_8h.html#a082026373d438be76ff34a5f14f7112ea628bc116cdb292b0fd83d62f2a878645">VSF_DMA_SRC_ADDR_INCREMENT</a></div><div class="ttdeci">@ VSF_DMA_SRC_ADDR_INCREMENT</div><div class="ttdef"><b>Definition</b> dma.h:96</div></div>
<div class="ttc" id="a_artery_2_a_t32_f402__405_2common_2dma_2dma_8h_html_a082026373d438be76ff34a5f14f7112ea664af463c1881f2aad8c73bffa21f46b"><div class="ttname"><a href="_artery_2_a_t32_f402__405_2common_2dma_2dma_8h.html#a082026373d438be76ff34a5f14f7112ea664af463c1881f2aad8c73bffa21f46b">VSF_DMA_MEMORY_TO_PERIPHERAL</a></div><div class="ttdeci">@ VSF_DMA_MEMORY_TO_PERIPHERAL</div><div class="ttdef"><b>Definition</b> dma.h:89</div></div>
<div class="ttc" id="a_artery_2_a_t32_f402__405_2common_2dma_2dma_8h_html_a082026373d438be76ff34a5f14f7112ea667d7d428b2637fd3046ecb75525a80d"><div class="ttname"><a href="_artery_2_a_t32_f402__405_2common_2dma_2dma_8h.html#a082026373d438be76ff34a5f14f7112ea667d7d428b2637fd3046ecb75525a80d">VSF_DMA_DST_BURST_LENGTH_32</a></div><div class="ttdeci">@ VSF_DMA_DST_BURST_LENGTH_32</div><div class="ttdef"><b>Definition</b> dma.h:155</div></div>
<div class="ttc" id="a_artery_2_a_t32_f402__405_2common_2dma_2dma_8h_html_a082026373d438be76ff34a5f14f7112ea6addc13b6d44c6e0ee3949b3c38514da"><div class="ttname"><a href="_artery_2_a_t32_f402__405_2common_2dma_2dma_8h.html#a082026373d438be76ff34a5f14f7112ea6addc13b6d44c6e0ee3949b3c38514da">VSF_DMA_SRC_BURST_LENGTH_4</a></div><div class="ttdeci">@ VSF_DMA_SRC_BURST_LENGTH_4</div><div class="ttdef"><b>Definition</b> dma.h:143</div></div>
<div class="ttc" id="a_artery_2_a_t32_f402__405_2common_2dma_2dma_8h_html_a082026373d438be76ff34a5f14f7112ea6d1f80902f0ce7d20564d28cd2e24541"><div class="ttname"><a href="_artery_2_a_t32_f402__405_2common_2dma_2dma_8h.html#a082026373d438be76ff34a5f14f7112ea6d1f80902f0ce7d20564d28cd2e24541">VSF_DMA_SRC_BURST_LENGTH_128</a></div><div class="ttdeci">@ VSF_DMA_SRC_BURST_LENGTH_128</div><div class="ttdef"><b>Definition</b> dma.h:148</div></div>
<div class="ttc" id="a_artery_2_a_t32_f402__405_2common_2dma_2dma_8h_html_a082026373d438be76ff34a5f14f7112ea6f7018f442bad928a03192363f74b502"><div class="ttname"><a href="_artery_2_a_t32_f402__405_2common_2dma_2dma_8h.html#a082026373d438be76ff34a5f14f7112ea6f7018f442bad928a03192363f74b502">VSF_DMA_SRC_WIDTH_BYTE_1</a></div><div class="ttdeci">@ VSF_DMA_SRC_WIDTH_BYTE_1</div><div class="ttdef"><b>Definition</b> dma.h:99</div></div>
<div class="ttc" id="a_artery_2_a_t32_f402__405_2common_2dma_2dma_8h_html_a082026373d438be76ff34a5f14f7112ea77b4bb7499c64dbcc423a6b2bf01ba12"><div class="ttname"><a href="_artery_2_a_t32_f402__405_2common_2dma_2dma_8h.html#a082026373d438be76ff34a5f14f7112ea77b4bb7499c64dbcc423a6b2bf01ba12">VSF_DMA_MEMORY_TO_MEMORY</a></div><div class="ttdeci">@ VSF_DMA_MEMORY_TO_MEMORY</div><div class="ttdef"><b>Definition</b> dma.h:88</div></div>
<div class="ttc" id="a_artery_2_a_t32_f402__405_2common_2dma_2dma_8h_html_a082026373d438be76ff34a5f14f7112ea7ea9b93d575e1c5e6407b26ede4f7021"><div class="ttname"><a href="_artery_2_a_t32_f402__405_2common_2dma_2dma_8h.html#a082026373d438be76ff34a5f14f7112ea7ea9b93d575e1c5e6407b26ede4f7021">VSF_DMA_PRIORITY_LOW</a></div><div class="ttdeci">@ VSF_DMA_PRIORITY_LOW</div><div class="ttdef"><b>Definition</b> dma.h:112</div></div>
<div class="ttc" id="a_artery_2_a_t32_f402__405_2common_2dma_2dma_8h_html_a082026373d438be76ff34a5f14f7112ea81ad209291e96308bd26c3a50fec9f6f"><div class="ttname"><a href="_artery_2_a_t32_f402__405_2common_2dma_2dma_8h.html#a082026373d438be76ff34a5f14f7112ea81ad209291e96308bd26c3a50fec9f6f">VSF_DMA_SRC_WIDTH_BYTES_4</a></div><div class="ttdeci">@ VSF_DMA_SRC_WIDTH_BYTES_4</div><div class="ttdef"><b>Definition</b> dma.h:101</div></div>
<div class="ttc" id="a_artery_2_a_t32_f402__405_2common_2dma_2dma_8h_html_a082026373d438be76ff34a5f14f7112ea8e252e6714458b39d20ed47d9d8f1cfa"><div class="ttname"><a href="_artery_2_a_t32_f402__405_2common_2dma_2dma_8h.html#a082026373d438be76ff34a5f14f7112ea8e252e6714458b39d20ed47d9d8f1cfa">VSF_DMA_DST_WIDTH_BYTES_8</a></div><div class="ttdeci">@ VSF_DMA_DST_WIDTH_BYTES_8</div><div class="ttdef"><b>Definition</b> dma.h:137</div></div>
<div class="ttc" id="a_artery_2_a_t32_f402__405_2common_2dma_2dma_8h_html_a082026373d438be76ff34a5f14f7112ea943e48ae369654301225988a281f1a53"><div class="ttname"><a href="_artery_2_a_t32_f402__405_2common_2dma_2dma_8h.html#a082026373d438be76ff34a5f14f7112ea943e48ae369654301225988a281f1a53">VSF_DMA_SRC_BURST_LENGTH_1</a></div><div class="ttdeci">@ VSF_DMA_SRC_BURST_LENGTH_1</div><div class="ttdef"><b>Definition</b> dma.h:141</div></div>
<div class="ttc" id="a_artery_2_a_t32_f402__405_2common_2dma_2dma_8h_html_a082026373d438be76ff34a5f14f7112ea9caa73ee495700a4d1acb57471caa930"><div class="ttname"><a href="_artery_2_a_t32_f402__405_2common_2dma_2dma_8h.html#a082026373d438be76ff34a5f14f7112ea9caa73ee495700a4d1acb57471caa930">VSF_DMA_DST_WIDTH_BYTES_2</a></div><div class="ttdeci">@ VSF_DMA_DST_WIDTH_BYTES_2</div><div class="ttdef"><b>Definition</b> dma.h:108</div></div>
<div class="ttc" id="a_artery_2_a_t32_f402__405_2common_2dma_2dma_8h_html_a082026373d438be76ff34a5f14f7112eaa9ce925f4eb4a9e1e7310fe2b60ef9ab"><div class="ttname"><a href="_artery_2_a_t32_f402__405_2common_2dma_2dma_8h.html#a082026373d438be76ff34a5f14f7112eaa9ce925f4eb4a9e1e7310fe2b60ef9ab">VSF_DMA_DST_WIDTH_BYTES_4</a></div><div class="ttdeci">@ VSF_DMA_DST_WIDTH_BYTES_4</div><div class="ttdef"><b>Definition</b> dma.h:109</div></div>
<div class="ttc" id="a_artery_2_a_t32_f402__405_2common_2dma_2dma_8h_html_a082026373d438be76ff34a5f14f7112eab34e68996ac6cae43820b5380918a40b"><div class="ttname"><a href="_artery_2_a_t32_f402__405_2common_2dma_2dma_8h.html#a082026373d438be76ff34a5f14f7112eab34e68996ac6cae43820b5380918a40b">VSF_DMA_SRC_BURST_LENGTH_2</a></div><div class="ttdeci">@ VSF_DMA_SRC_BURST_LENGTH_2</div><div class="ttdef"><b>Definition</b> dma.h:142</div></div>
<div class="ttc" id="a_artery_2_a_t32_f402__405_2common_2dma_2dma_8h_html_a082026373d438be76ff34a5f14f7112eab3e2fa1651c876af0fe8fd2ab1d673c9"><div class="ttname"><a href="_artery_2_a_t32_f402__405_2common_2dma_2dma_8h.html#a082026373d438be76ff34a5f14f7112eab3e2fa1651c876af0fe8fd2ab1d673c9">VSF_DMA_SRC_ADDR_DECREMENT</a></div><div class="ttdeci">@ VSF_DMA_SRC_ADDR_DECREMENT</div><div class="ttdef"><b>Definition</b> dma.h:130</div></div>
<div class="ttc" id="a_artery_2_a_t32_f402__405_2common_2dma_2dma_8h_html_a082026373d438be76ff34a5f14f7112eab59921a6f526958a4889f3f69b55cf17"><div class="ttname"><a href="_artery_2_a_t32_f402__405_2common_2dma_2dma_8h.html#a082026373d438be76ff34a5f14f7112eab59921a6f526958a4889f3f69b55cf17">VSF_DMA_DST_BURST_LENGTH_8</a></div><div class="ttdeci">@ VSF_DMA_DST_BURST_LENGTH_8</div><div class="ttdef"><b>Definition</b> dma.h:153</div></div>
<div class="ttc" id="a_artery_2_a_t32_f402__405_2common_2dma_2dma_8h_html_a082026373d438be76ff34a5f14f7112eabc55e233129a9c1047893752ed8dad69"><div class="ttname"><a href="_artery_2_a_t32_f402__405_2common_2dma_2dma_8h.html#a082026373d438be76ff34a5f14f7112eabc55e233129a9c1047893752ed8dad69">VSF_DMA_SRC_ADDR_NO_CHANGE</a></div><div class="ttdeci">@ VSF_DMA_SRC_ADDR_NO_CHANGE</div><div class="ttdef"><b>Definition</b> dma.h:97</div></div>
<div class="ttc" id="a_artery_2_a_t32_f402__405_2common_2dma_2dma_8h_html_a082026373d438be76ff34a5f14f7112eabe8f1d255442ec887755b48f6847b409"><div class="ttname"><a href="_artery_2_a_t32_f402__405_2common_2dma_2dma_8h.html#a082026373d438be76ff34a5f14f7112eabe8f1d255442ec887755b48f6847b409">VSF_DMA_DST_BURST_LENGTH_16</a></div><div class="ttdeci">@ VSF_DMA_DST_BURST_LENGTH_16</div><div class="ttdef"><b>Definition</b> dma.h:154</div></div>
<div class="ttc" id="a_artery_2_a_t32_f402__405_2common_2dma_2dma_8h_html_a082026373d438be76ff34a5f14f7112eac2f6672a5862232d3e4e40febd1970a6"><div class="ttname"><a href="_artery_2_a_t32_f402__405_2common_2dma_2dma_8h.html#a082026373d438be76ff34a5f14f7112eac2f6672a5862232d3e4e40febd1970a6">VSF_DMA_SRC_BURST_LENGTH_8</a></div><div class="ttdeci">@ VSF_DMA_SRC_BURST_LENGTH_8</div><div class="ttdef"><b>Definition</b> dma.h:144</div></div>
<div class="ttc" id="a_artery_2_a_t32_f402__405_2common_2dma_2dma_8h_html_a082026373d438be76ff34a5f14f7112eacfbc74f71930bffdfeeb016739601972"><div class="ttname"><a href="_artery_2_a_t32_f402__405_2common_2dma_2dma_8h.html#a082026373d438be76ff34a5f14f7112eacfbc74f71930bffdfeeb016739601972">VSF_DMA_DST_BURST_LENGTH_2</a></div><div class="ttdeci">@ VSF_DMA_DST_BURST_LENGTH_2</div><div class="ttdef"><b>Definition</b> dma.h:151</div></div>
<div class="ttc" id="a_artery_2_a_t32_f402__405_2common_2dma_2dma_8h_html_a082026373d438be76ff34a5f14f7112ead54d2bb0981832b3c0b4b096b626726c"><div class="ttname"><a href="_artery_2_a_t32_f402__405_2common_2dma_2dma_8h.html#a082026373d438be76ff34a5f14f7112ead54d2bb0981832b3c0b4b096b626726c">VSF_DMA_SRC_WIDTH_BYTES_32</a></div><div class="ttdeci">@ VSF_DMA_SRC_WIDTH_BYTES_32</div><div class="ttdef"><b>Definition</b> dma.h:135</div></div>
<div class="ttc" id="a_artery_2_a_t32_f402__405_2common_2dma_2dma_8h_html_a082026373d438be76ff34a5f14f7112ead97f0580e769d9ceaf2081d1fcd9ccba"><div class="ttname"><a href="_artery_2_a_t32_f402__405_2common_2dma_2dma_8h.html#a082026373d438be76ff34a5f14f7112ead97f0580e769d9ceaf2081d1fcd9ccba">VSF_DMA_PRIORITY_VERY_HIGH</a></div><div class="ttdeci">@ VSF_DMA_PRIORITY_VERY_HIGH</div><div class="ttdef"><b>Definition</b> dma.h:115</div></div>
<div class="ttc" id="a_artery_2_a_t32_f402__405_2common_2dma_2dma_8h_html_a082026373d438be76ff34a5f14f7112eadfabb27c2115fd8546d5b865c7506644"><div class="ttname"><a href="_artery_2_a_t32_f402__405_2common_2dma_2dma_8h.html#a082026373d438be76ff34a5f14f7112eadfabb27c2115fd8546d5b865c7506644">VSF_DMA_SRC_BURST_LENGTH_32</a></div><div class="ttdeci">@ VSF_DMA_SRC_BURST_LENGTH_32</div><div class="ttdef"><b>Definition</b> dma.h:146</div></div>
<div class="ttc" id="a_artery_2_a_t32_f402__405_2common_2dma_2dma_8h_html_a082026373d438be76ff34a5f14f7112eae50eb4d71564fdb0da343e710289305d"><div class="ttname"><a href="_artery_2_a_t32_f402__405_2common_2dma_2dma_8h.html#a082026373d438be76ff34a5f14f7112eae50eb4d71564fdb0da343e710289305d">VSF_DMA_DST_ADDR_DECREMENT</a></div><div class="ttdeci">@ VSF_DMA_DST_ADDR_DECREMENT</div><div class="ttdef"><b>Definition</b> dma.h:131</div></div>
<div class="ttc" id="a_artery_2_a_t32_f402__405_2common_2dma_2dma_8h_html_a082026373d438be76ff34a5f14f7112eaf419c1ad2980b8317e86c34caa97fda4"><div class="ttname"><a href="_artery_2_a_t32_f402__405_2common_2dma_2dma_8h.html#a082026373d438be76ff34a5f14f7112eaf419c1ad2980b8317e86c34caa97fda4">VSF_DMA_PERIPHERAL_TO_PERIPHERAL</a></div><div class="ttdeci">@ VSF_DMA_PERIPHERAL_TO_PERIPHERAL</div><div class="ttdef"><b>Definition</b> dma.h:129</div></div>
<div class="ttc" id="a_artery_2_a_t32_f402__405_2common_2dma_2dma_8h_html_a082026373d438be76ff34a5f14f7112eaf433e2a6eef556f2e6913f22679dce26"><div class="ttname"><a href="_artery_2_a_t32_f402__405_2common_2dma_2dma_8h.html#a082026373d438be76ff34a5f14f7112eaf433e2a6eef556f2e6913f22679dce26">VSF_DMA_PERIPHERAL_TO_MEMORY</a></div><div class="ttdeci">@ VSF_DMA_PERIPHERAL_TO_MEMORY</div><div class="ttdef"><b>Definition</b> dma.h:90</div></div>
<div class="ttc" id="a_artery_2_a_t32_f402__405_2common_2dma_2dma_8h_html_a082026373d438be76ff34a5f14f7112eaf6670ac9290cc30e00566d9242cf31ea"><div class="ttname"><a href="_artery_2_a_t32_f402__405_2common_2dma_2dma_8h.html#a082026373d438be76ff34a5f14f7112eaf6670ac9290cc30e00566d9242cf31ea">VSF_DMA_DST_ADDR_INCREMENT</a></div><div class="ttdeci">@ VSF_DMA_DST_ADDR_INCREMENT</div><div class="ttdef"><b>Definition</b> dma.h:104</div></div>
<div class="ttc" id="a_artery_2_a_t32_f402__405_2common_2dma_2dma_8h_html_a0abd139476d7a95859beb3fb55d78382"><div class="ttname"><a href="_artery_2_a_t32_f402__405_2common_2dma_2dma_8h.html#a0abd139476d7a95859beb3fb55d78382">vsf_dma_isr_t</a></div><div class="ttdeci">struct vsf_dma_isr_t vsf_dma_isr_t</div></div>
<div class="ttc" id="a_artery_2_a_t32_f402__405_2common_2dma_2dma_8h_html_a24814a66fc2a553b859ce77a104fdd53"><div class="ttname"><a href="_artery_2_a_t32_f402__405_2common_2dma_2dma_8h.html#a24814a66fc2a553b859ce77a104fdd53">vsf_dma_isr_handler_t</a></div><div class="ttdeci">void vsf_dma_isr_handler_t(void *target_ptr, vsf_dma_t *dma_ptr, int8_t channel, vsf_dma_irq_mask_t irq_mask)</div><div class="ttdef"><b>Definition</b> dma.h:206</div></div>
<div class="ttc" id="a_artery_2_a_t32_f402__405_2common_2dma_2dma_8h_html_a2c61a1d6f4f8604ce0c1a148b471955e"><div class="ttname"><a href="_artery_2_a_t32_f402__405_2common_2dma_2dma_8h.html#a2c61a1d6f4f8604ce0c1a148b471955e">vsf_dma_capability_t</a></div><div class="ttdeci">struct vsf_dma_capability_t vsf_dma_capability_t</div></div>
<div class="ttc" id="a_artery_2_a_t32_f402__405_2common_2dma_2dma_8h_html_a372c1765d55e7fbaf878ea2d5b776ce4"><div class="ttname"><a href="_artery_2_a_t32_f402__405_2common_2dma_2dma_8h.html#a372c1765d55e7fbaf878ea2d5b776ce4">vsf_dma_channel_status_t</a></div><div class="ttdeci">struct vsf_dma_channel_status_t vsf_dma_channel_status_t</div></div>
<div class="ttc" id="a_artery_2_a_t32_f402__405_2common_2dma_2dma_8h_html_a64f83886fd195fff710a8ef772067303"><div class="ttname"><a href="_artery_2_a_t32_f402__405_2common_2dma_2dma_8h.html#a64f83886fd195fff710a8ef772067303">vsf_dma_channel_sg_desc_t</a></div><div class="ttdeci">struct vsf_dma_channel_sg_desc_t vsf_dma_channel_sg_desc_t</div></div>
<div class="ttc" id="a_artery_2_a_t32_f402__405_2common_2dma_2dma_8h_html_abaa60a3748fa29a865e99e83d8b46cfd"><div class="ttname"><a href="_artery_2_a_t32_f402__405_2common_2dma_2dma_8h.html#abaa60a3748fa29a865e99e83d8b46cfd">vsf_dma_irq_mask_t</a></div><div class="ttdeci">vsf_dma_irq_mask_t</div><div class="ttdef"><b>Definition</b> dma.h:186</div></div>
<div class="ttc" id="a_artery_2_a_t32_f402__405_2common_2dma_2dma_8h_html_abaa60a3748fa29a865e99e83d8b46cfda4d7401c192deed357f4c13873ab3b18a"><div class="ttname"><a href="_artery_2_a_t32_f402__405_2common_2dma_2dma_8h.html#abaa60a3748fa29a865e99e83d8b46cfda4d7401c192deed357f4c13873ab3b18a">VSF_DMA_IRQ_MASK_HALF_CPL</a></div><div class="ttdeci">@ VSF_DMA_IRQ_MASK_HALF_CPL</div><div class="ttdef"><b>Definition</b> dma.h:190</div></div>
<div class="ttc" id="a_artery_2_a_t32_f402__405_2common_2dma_2dma_8h_html_abaa60a3748fa29a865e99e83d8b46cfda5c6565122cc8d21e2b02c99cbab20aaa"><div class="ttname"><a href="_artery_2_a_t32_f402__405_2common_2dma_2dma_8h.html#abaa60a3748fa29a865e99e83d8b46cfda5c6565122cc8d21e2b02c99cbab20aaa">VSF_DMA_IRQ_MASK_CPL</a></div><div class="ttdeci">@ VSF_DMA_IRQ_MASK_CPL</div><div class="ttdef"><b>Definition</b> dma.h:188</div></div>
<div class="ttc" id="a_artery_2_a_t32_f402__405_2common_2dma_2dma_8h_html_abaa60a3748fa29a865e99e83d8b46cfda63f473e00d3e19ebed5a75d38c5ec4e4"><div class="ttname"><a href="_artery_2_a_t32_f402__405_2common_2dma_2dma_8h.html#abaa60a3748fa29a865e99e83d8b46cfda63f473e00d3e19ebed5a75d38c5ec4e4">VSF_DMA_IRQ_MASK_ERROR</a></div><div class="ttdeci">@ VSF_DMA_IRQ_MASK_ERROR</div><div class="ttdef"><b>Definition</b> dma.h:192</div></div>
<div class="ttc" id="a_artery_2_a_t32_f402__405_2common_2dma_2dma_8h_html_abaf97f60c85ea168bdc4d79128cf91b8"><div class="ttname"><a href="_artery_2_a_t32_f402__405_2common_2dma_2dma_8h.html#abaf97f60c85ea168bdc4d79128cf91b8">vsf_dma_addr_t</a></div><div class="ttdeci">uintptr_t vsf_dma_addr_t</div><div class="ttdef"><b>Definition</b> dma.h:82</div></div>
<div class="ttc" id="a_artery_2_a_t32_f402__405_2common_2dma_2dma_8h_html_adb3a232964381196a8c20b0c2e2c2919"><div class="ttname"><a href="_artery_2_a_t32_f402__405_2common_2dma_2dma_8h.html#adb3a232964381196a8c20b0c2e2c2919">vsf_dma_channel_cfg_t</a></div><div class="ttdeci">struct vsf_dma_channel_cfg_t vsf_dma_channel_cfg_t</div></div>
<div class="ttc" id="a_artery_2_a_t32_f402__405_2common_2dma_2dma_8h_html_aeabb435a8830a1cceef2a07450bbf0dc"><div class="ttname"><a href="_artery_2_a_t32_f402__405_2common_2dma_2dma_8h.html#aeabb435a8830a1cceef2a07450bbf0dc">vsf_dma_channel_hint_t</a></div><div class="ttdeci">struct vsf_dma_channel_hint_t vsf_dma_channel_hint_t</div></div>
<div class="ttc" id="a_artery_2_a_t32_f402__405_2common_2dma_2dma_8h_html_af44f54f66b2ebad5097a5430b64a3ad0"><div class="ttname"><a href="_artery_2_a_t32_f402__405_2common_2dma_2dma_8h.html#af44f54f66b2ebad5097a5430b64a3ad0">vsf_dma_cfg_t</a></div><div class="ttdeci">struct vsf_dma_cfg_t vsf_dma_cfg_t</div></div>
<div class="ttc" id="aclassvsf___0b_html"><div class="ttname"><a href="classvsf___0b.html">vsf_$</a></div><div class="ttdef"><b>Definition</b> adc.h:98</div></div>
<div class="ttc" id="acortex__a__generic_8h_html_a0f1041ab7f9d152f2f0c932b3529633f"><div class="ttname"><a href="cortex__a__generic_8h.html#a0f1041ab7f9d152f2f0c932b3529633f">vsf_arch_prio_t</a></div><div class="ttdeci">vsf_arch_prio_t</div><div class="ttdef"><b>Definition</b> cortex_a_generic.h:88</div></div>
<div class="ttc" id="aooc__class_8h_html"><div class="ttname"><a href="ooc__class_8h.html">ooc_class.h</a></div></div>
<div class="ttc" id="aooc__class_8h_html_a62f3fe6fb9699483707f5352d777f2f0"><div class="ttname"><a href="ooc__class_8h.html#a62f3fe6fb9699483707f5352d777f2f0">vsf_class</a></div><div class="ttdeci">#define vsf_class(__name)</div><div class="ttdef"><b>Definition</b> ooc_class.h:48</div></div>
<div class="ttc" id="aspi__interface_8h_html_a4e63d8904c80fc456a1f865f48cc937b"><div class="ttname"><a href="spi__interface_8h.html#a4e63d8904c80fc456a1f865f48cc937b">irq_mask</a></div><div class="ttdeci">const i_spi_t vsf_spi_irq_mask_t irq_mask</div><div class="ttdef"><b>Definition</b> spi_interface.h:38</div></div>
<div class="ttc" id="astdint_8h_html_a09674b9e56fd7a93a2169aa9210deec7"><div class="ttname"><a href="stdint_8h.html#a09674b9e56fd7a93a2169aa9210deec7">uintptr_t</a></div><div class="ttdeci">uint32_t uintptr_t</div><div class="ttdef"><b>Definition</b> stdint.h:38</div></div>
<div class="ttc" id="astdint_8h_html_a324c5d28c0d82f502a234ab99efac87a"><div class="ttname"><a href="stdint_8h.html#a324c5d28c0d82f502a234ab99efac87a">uint32_t</a></div><div class="ttdeci">unsigned uint32_t</div><div class="ttdef"><b>Definition</b> stdint.h:9</div></div>
<div class="ttc" id="astdint_8h_html_aba7bc1797add20fe3efdf37ced1182c5"><div class="ttname"><a href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a></div><div class="ttdeci">unsigned char uint8_t</div><div class="ttdef"><b>Definition</b> stdint.h:5</div></div>
<div class="ttc" id="astdint_8h_html_aef44329758059c91c76d334e8fc09700"><div class="ttname"><a href="stdint_8h.html#aef44329758059c91c76d334e8fc09700">int8_t</a></div><div class="ttdeci">signed char int8_t</div><div class="ttdef"><b>Definition</b> stdint.h:4</div></div>
<div class="ttc" id="astructvsf__dma__capability__t_html"><div class="ttname"><a href="structvsf__dma__capability__t.html">vsf_dma_capability_t</a></div><div class="ttdoc">DMA capability structure that can be reimplemented in specific HAL drivers.</div><div class="ttdef"><b>Definition</b> dma.h:255</div></div>
<div class="ttc" id="astructvsf__dma__capability__t_html_a09bcd96bcaf59b6edabe68c96899c4dc"><div class="ttname"><a href="structvsf__dma__capability__t.html#a09bcd96bcaf59b6edabe68c96899c4dc">vsf_dma_capability_t::addr_alignment</a></div><div class="ttdeci">uint8_t addr_alignment</div><div class="ttdoc">Address alignment requirement in bytes (1 means no alignment required)</div><div class="ttdef"><b>Definition</b> dma.h:264</div></div>
<div class="ttc" id="astructvsf__dma__capability__t_html_a27bd50d1e1780cb14a9e493000a951b7"><div class="ttname"><a href="structvsf__dma__capability__t.html#a27bd50d1e1780cb14a9e493000a951b7">vsf_dma_capability_t::supported_modes</a></div><div class="ttdeci">vsf_dma_channel_mode_t supported_modes</div><div class="ttdef"><b>Definition</b> dma.h:262</div></div>
<div class="ttc" id="astructvsf__dma__capability__t_html_a4929e7fd49cb3bf5331cdca02a910535"><div class="ttname"><a href="structvsf__dma__capability__t.html#a4929e7fd49cb3bf5331cdca02a910535">vsf_dma_capability_t::channel_count</a></div><div class="ttdeci">uint8_t channel_count</div><div class="ttdoc">Number of DMA channels.</div><div class="ttdef"><b>Definition</b> dma.h:260</div></div>
<div class="ttc" id="astructvsf__dma__capability__t_html_a4e1c2a52cebf1b0640d7215d7df27ac4"><div class="ttname"><a href="structvsf__dma__capability__t.html#a4e1c2a52cebf1b0640d7215d7df27ac4">vsf_dma_capability_t::support_scatter_gather</a></div><div class="ttdeci">uint8_t support_scatter_gather</div><div class="ttdoc">Support scatter-gather transfer.</div><div class="ttdef"><b>Definition</b> dma.h:265</div></div>
<div class="ttc" id="astructvsf__dma__capability__t_html_a83964232780475a8c98adf72874a2dab"><div class="ttname"><a href="structvsf__dma__capability__t.html#a83964232780475a8c98adf72874a2dab">vsf_dma_capability_t::irq_count</a></div><div class="ttdeci">uint8_t irq_count</div><div class="ttdef"><b>Definition</b> dma.h:261</div></div>
<div class="ttc" id="astructvsf__dma__capability__t_html_ab92fe30d3173cea6b6ccc8b3c00c6528"><div class="ttname"><a href="structvsf__dma__capability__t.html#ab92fe30d3173cea6b6ccc8b3c00c6528">vsf_dma_capability_t::max_transfer_count</a></div><div class="ttdeci">uint32_t max_transfer_count</div><div class="ttdoc">Maximum number of data items per transfer (0 means no limit)</div><div class="ttdef"><b>Definition</b> dma.h:263</div></div>
<div class="ttc" id="astructvsf__dma__capability__t_html_af71fb0fe005163bc511b3f7522782783"><div class="ttname"><a href="structvsf__dma__capability__t.html#af71fb0fe005163bc511b3f7522782783">vsf_dma_capability_t::inherit</a></div><div class="ttdeci">inherit(vsf_peripheral_capability_t) vsf_dma_irq_mask_t irq_mask</div></div>
<div class="ttc" id="astructvsf__dma__cfg__t_html"><div class="ttname"><a href="structvsf__dma__cfg__t.html">vsf_dma_cfg_t</a></div><div class="ttdoc">Configuration structure for DMA.</div><div class="ttdef"><b>Definition</b> dma.h:249</div></div>
<div class="ttc" id="astructvsf__dma__cfg__t_html_a953b94b60e0eeab3ba1ae3710b1dc234"><div class="ttname"><a href="structvsf__dma__cfg__t.html#a953b94b60e0eeab3ba1ae3710b1dc234">vsf_dma_cfg_t::prio</a></div><div class="ttdeci">vsf_arch_prio_t prio</div><div class="ttdoc">Default interrupt priority for DMA channels.</div><div class="ttdef"><b>Definition</b> dma.h:250</div></div>
<div class="ttc" id="astructvsf__dma__channel__cfg__t_html"><div class="ttname"><a href="structvsf__dma__channel__cfg__t.html">vsf_dma_channel_cfg_t</a></div><div class="ttdoc">dma configuration</div><div class="ttdef"><b>Definition</b> dma.h:211</div></div>
<div class="ttc" id="astructvsf__dma__channel__cfg__t_html_a78e4e3cccafa842badc5c8ab931ec908"><div class="ttname"><a href="structvsf__dma__channel__cfg__t.html#a78e4e3cccafa842badc5c8ab931ec908">vsf_dma_channel_cfg_t::dst_request_idx</a></div><div class="ttdeci">uint8_t dst_request_idx</div><div class="ttdef"><b>Definition</b> dma.h:217</div></div>
<div class="ttc" id="astructvsf__dma__channel__cfg__t_html_a8afb67f544ce33ac6699d0b69866fd7a"><div class="ttname"><a href="structvsf__dma__channel__cfg__t.html#a8afb67f544ce33ac6699d0b69866fd7a">vsf_dma_channel_cfg_t::mode</a></div><div class="ttdeci">vsf_dma_channel_mode_t mode</div><div class="ttdef"><b>Definition</b> dma.h:212</div></div>
<div class="ttc" id="astructvsf__dma__channel__cfg__t_html_adbb7cee8bdade0debcfcfbb50cedd171"><div class="ttname"><a href="structvsf__dma__channel__cfg__t.html#adbb7cee8bdade0debcfcfbb50cedd171">vsf_dma_channel_cfg_t::irq_mask</a></div><div class="ttdeci">vsf_dma_irq_mask_t irq_mask</div><div class="ttdef"><b>Definition</b> dma.h:214</div></div>
<div class="ttc" id="astructvsf__dma__channel__cfg__t_html_aec900afc5766767fc7d1bc7e48fa683c"><div class="ttname"><a href="structvsf__dma__channel__cfg__t.html#aec900afc5766767fc7d1bc7e48fa683c">vsf_dma_channel_cfg_t::src_request_idx</a></div><div class="ttdeci">uint8_t src_request_idx</div><div class="ttdef"><b>Definition</b> dma.h:216</div></div>
<div class="ttc" id="astructvsf__dma__channel__cfg__t_html_aed2882ae7ee01a384377323e7628fda3"><div class="ttname"><a href="structvsf__dma__channel__cfg__t.html#aed2882ae7ee01a384377323e7628fda3">vsf_dma_channel_cfg_t::isr</a></div><div class="ttdeci">vsf_dma_isr_t isr</div><div class="ttdef"><b>Definition</b> dma.h:213</div></div>
<div class="ttc" id="astructvsf__dma__channel__cfg__t_html_af492b7f8b5a81241bc31cd2d22d6fcfc"><div class="ttname"><a href="structvsf__dma__channel__cfg__t.html#af492b7f8b5a81241bc31cd2d22d6fcfc">vsf_dma_channel_cfg_t::prio</a></div><div class="ttdeci">vsf_arch_prio_t prio</div><div class="ttdef"><b>Definition</b> dma.h:215</div></div>
<div class="ttc" id="astructvsf__dma__channel__hint__t_html"><div class="ttname"><a href="structvsf__dma__channel__hint__t.html">vsf_dma_channel_hint_t</a></div><div class="ttdoc">DMA channel hint structure for channel allocation.</div><div class="ttdef"><b>Definition</b> dma.h:197</div></div>
<div class="ttc" id="astructvsf__dma__channel__hint__t_html_a312b5c169045e85bd121d57e182ae6a7"><div class="ttname"><a href="structvsf__dma__channel__hint__t.html#a312b5c169045e85bd121d57e182ae6a7">vsf_dma_channel_hint_t::channel</a></div><div class="ttdeci">int8_t channel</div><div class="ttdef"><b>Definition</b> dma.h:198</div></div>
<div class="ttc" id="astructvsf__dma__channel__hint__t_html_aa84b2e0190bae8ba51c0131279a72ec9"><div class="ttname"><a href="structvsf__dma__channel__hint__t.html#aa84b2e0190bae8ba51c0131279a72ec9">vsf_dma_channel_hint_t::request_line</a></div><div class="ttdeci">uint8_t request_line</div><div class="ttdef"><b>Definition</b> dma.h:199</div></div>
<div class="ttc" id="astructvsf__dma__channel__hint__t_html_addce70f25a1a4ea2d5e43d3f1040ba95"><div class="ttname"><a href="structvsf__dma__channel__hint__t.html#addce70f25a1a4ea2d5e43d3f1040ba95">vsf_dma_channel_hint_t::prio</a></div><div class="ttdeci">vsf_arch_prio_t prio</div><div class="ttdef"><b>Definition</b> dma.h:200</div></div>
<div class="ttc" id="astructvsf__dma__channel__sg__desc__t_html"><div class="ttname"><a href="structvsf__dma__channel__sg__desc__t.html">vsf_dma_channel_sg_desc_t</a></div><div class="ttdoc">DMA scatter-gather descriptor structure.</div><div class="ttdef"><b>Definition</b> dma.h:239</div></div>
<div class="ttc" id="astructvsf__dma__channel__sg__desc__t_html_a18dc31ced236fd0dc336f1798a02a77d"><div class="ttname"><a href="structvsf__dma__channel__sg__desc__t.html#a18dc31ced236fd0dc336f1798a02a77d">vsf_dma_channel_sg_desc_t::count</a></div><div class="ttdeci">uint32_t count</div><div class="ttdef"><b>Definition</b> dma.h:243</div></div>
<div class="ttc" id="astructvsf__dma__channel__sg__desc__t_html_a437a31ae3a430a5db8dc2b6a4d877714"><div class="ttname"><a href="structvsf__dma__channel__sg__desc__t.html#a437a31ae3a430a5db8dc2b6a4d877714">vsf_dma_channel_sg_desc_t::src_address</a></div><div class="ttdeci">vsf_dma_addr_t src_address</div><div class="ttdoc">Source address.</div><div class="ttdef"><b>Definition</b> dma.h:241</div></div>
<div class="ttc" id="astructvsf__dma__channel__sg__desc__t_html_a7be6c8f70fb07d4acc8860688853aefc"><div class="ttname"><a href="structvsf__dma__channel__sg__desc__t.html#a7be6c8f70fb07d4acc8860688853aefc">vsf_dma_channel_sg_desc_t::next</a></div><div class="ttdeci">vsf_dma_addr_t next</div><div class="ttdef"><b>Definition</b> dma.h:244</div></div>
<div class="ttc" id="astructvsf__dma__channel__sg__desc__t_html_aa2c360aa57dd307cfbce7126cfec3eb7"><div class="ttname"><a href="structvsf__dma__channel__sg__desc__t.html#aa2c360aa57dd307cfbce7126cfec3eb7">vsf_dma_channel_sg_desc_t::mode</a></div><div class="ttdeci">vsf_dma_channel_mode_t mode</div><div class="ttdoc">DMA channel mode.</div><div class="ttdef"><b>Definition</b> dma.h:240</div></div>
<div class="ttc" id="astructvsf__dma__channel__sg__desc__t_html_ac2b0213762f05468edee57606df6291a"><div class="ttname"><a href="structvsf__dma__channel__sg__desc__t.html#ac2b0213762f05468edee57606df6291a">vsf_dma_channel_sg_desc_t::dst_address</a></div><div class="ttdeci">vsf_dma_addr_t dst_address</div><div class="ttdoc">Destination address.</div><div class="ttdef"><b>Definition</b> dma.h:242</div></div>
<div class="ttc" id="astructvsf__dma__channel__status__t_html"><div class="ttname"><a href="structvsf__dma__channel__status__t.html">vsf_dma_channel_status_t</a></div><div class="ttdef"><b>Definition</b> dma.h:228</div></div>
<div class="ttc" id="astructvsf__dma__isr__t_html"><div class="ttname"><a href="structvsf__dma__isr__t.html">vsf_dma_isr_t</a></div><div class="ttdef"><b>Definition</b> dma.h:207</div></div>
<div class="ttc" id="astructvsf__dma__isr__t_html_a3c42e62bb7f86c9eddc5fd57a776ac2d"><div class="ttname"><a href="structvsf__dma__isr__t.html#a3c42e62bb7f86c9eddc5fd57a776ac2d">vsf_dma_isr_t::handler_fn</a></div><div class="ttdeci">vsf_dma_isr_handler_t * handler_fn</div><div class="ttdef"><b>Definition</b> dma.h:208</div></div>
<div class="ttc" id="astructvsf__dma__isr__t_html_a51f405000caa6645f8b81daf6aed06cf"><div class="ttname"><a href="structvsf__dma__isr__t.html#a51f405000caa6645f8b81daf6aed06cf">vsf_dma_isr_t::target_ptr</a></div><div class="ttdeci">void * target_ptr</div><div class="ttdef"><b>Definition</b> dma.h:209</div></div>
<div class="ttc" id="astructvsf__dma__t_html"><div class="ttname"><a href="structvsf__dma__t.html">vsf_dma_t</a></div><div class="ttdef"><b>Definition</b> vsf_template_dma.h:906</div></div>
<div class="ttc" id="astructvsf__peripheral__capability__t_html"><div class="ttname"><a href="structvsf__peripheral__capability__t.html">vsf_peripheral_capability_t</a></div><div class="ttdef"><b>Definition</b> vsf_template_hal_driver.h:204</div></div>
<div class="ttc" id="astructvsf__peripheral__status__t_html"><div class="ttname"><a href="structvsf__peripheral__status__t.html">vsf_peripheral_status_t</a></div><div class="ttdef"><b>Definition</b> vsf_template_hal_driver.h:197</div></div>
<div class="ttc" id="atemplate_2____series__name__a_____2common_2dma_2dma_8h_html_a01931507afc63a14ae975a412291718e"><div class="ttname"><a href="template_2____series__name__a_____2common_2dma_2dma_8h.html#a01931507afc63a14ae975a412291718e">vsf_dma_ctrl_t</a></div><div class="ttdeci">vsf_dma_ctrl_t</div><div class="ttdef"><b>Definition</b> dma.h:266</div></div>
<div class="ttc" id="atemplate_2____series__name__a_____2common_2dma_2dma_8h_html_a01931507afc63a14ae975a412291718ea4305caf7715eb91c87106e656c559322"><div class="ttname"><a href="template_2____series__name__a_____2common_2dma_2dma_8h.html#a01931507afc63a14ae975a412291718ea4305caf7715eb91c87106e656c559322">__VSF_DMA_CTRL_DUMMY</a></div><div class="ttdeci">@ __VSF_DMA_CTRL_DUMMY</div><div class="ttdef"><b>Definition</b> dma.h:267</div></div>
<div class="ttc" id="atemplate_2____series__name__a_____2common_2dma_2dma_8h_html_a082026373d438be76ff34a5f14f7112e"><div class="ttname"><a href="template_2____series__name__a_____2common_2dma_2dma_8h.html#a082026373d438be76ff34a5f14f7112e">vsf_dma_channel_mode_t</a></div><div class="ttdeci">vsf_dma_channel_mode_t</div><div class="ttdef"><b>Definition</b> dma.h:129</div></div>
<div class="ttc" id="atemplate_2____series__name__a_____2common_2dma_2dma_8h_html_a24814a66fc2a553b859ce77a104fdd53"><div class="ttname"><a href="template_2____series__name__a_____2common_2dma_2dma_8h.html#a24814a66fc2a553b859ce77a104fdd53">vsf_dma_isr_handler_t</a></div><div class="ttdeci">void vsf_dma_isr_handler_t(void *target_ptr, vsf_dma_t *dma_ptr, int8_t channel, vsf_dma_irq_mask_t irq_mask)</div><div class="ttdef"><b>Definition</b> dma.h:202</div></div>
<div class="ttc" id="atemplate_2____series__name__a_____2common_2dma_2dma_8h_html_a7b22f55d4453f399b29ddf7f0154d124"><div class="ttname"><a href="template_2____series__name__a_____2common_2dma_2dma_8h.html#a7b22f55d4453f399b29ddf7f0154d124">isr</a></div><div class="ttdeci">vsf_dma_isr_t isr</div><div class="ttdef"><b>Definition</b> dma.h:118</div></div>
<div class="ttc" id="atemplate_2____series__name__a_____2common_2dma_2dma_8h_html_a8368806798c2774d41e84843aba0b24f"><div class="ttname"><a href="template_2____series__name__a_____2common_2dma_2dma_8h.html#a8368806798c2774d41e84843aba0b24f">reg</a></div><div class="ttdeci">class vsf_$ * reg</div></div>
<div class="ttc" id="atemplate_2____series__name__a_____2common_2dma_2dma_8h_html_abaa60a3748fa29a865e99e83d8b46cfd"><div class="ttname"><a href="template_2____series__name__a_____2common_2dma_2dma_8h.html#abaa60a3748fa29a865e99e83d8b46cfd">vsf_dma_irq_mask_t</a></div><div class="ttdeci">vsf_dma_irq_mask_t</div><div class="ttdef"><b>Definition</b> dma.h:183</div></div>
<div class="ttc" id="avsf__hal__cfg_8h_html"><div class="ttname"><a href="vsf__hal__cfg_8h.html">vsf_hal_cfg.h</a></div></div>
<div class="ttc" id="avsf__template__dma_8h_html_a01931507afc63a14ae975a412291718e"><div class="ttname"><a href="vsf__template__dma_8h.html#a01931507afc63a14ae975a412291718e">vsf_dma_ctrl_t</a></div><div class="ttdeci">vsf_dma_ctrl_t</div><div class="ttdoc">Predefined VSF DMA control commands that can be reimplemented in specific HAL drivers.</div><div class="ttdef"><b>Definition</b> vsf_template_dma.h:818</div></div>
<div class="ttc" id="avsf__template__hal__driver_8h_html"><div class="ttname"><a href="vsf__template__hal__driver_8h.html">vsf_template_hal_driver.h</a></div></div>
</div><!-- fragment --></div><!-- contents -->
<div style="text-align: center; font-size: small; margin-top: 20px;">
  Generated from commit:
  <a href="https://github.com/vsfteam/vsf/commit/dc511b468999b71a66637039aac8d26f44b65c13" target="_blank">vsfteam/vsf@dc511b4</a>
</div>