	component nios_sys is
		port (
			clk_clk           : in  std_logic                    := 'X'; -- clk
			pio_leds_export   : out std_logic_vector(7 downto 0);        -- export
			pll_locked_export : out std_logic;                           -- export
			reset_reset_n     : in  std_logic                    := 'X'; -- reset_n
			spi_lis3dh_MISO   : in  std_logic                    := 'X'; -- MISO
			spi_lis3dh_MOSI   : out std_logic;                           -- MOSI
			spi_lis3dh_SCLK   : out std_logic;                           -- SCLK
			spi_lis3dh_SS_n   : out std_logic                            -- SS_n
		);
	end component nios_sys;

