@inproceedings{huan2012fpga,
  title={FPGA optimized packet-switched NoC using split and merge primitives},
  author={Huan, Yutian and DeHon, Andr{\'e}},
  booktitle={2012 International Conference on Field-Programmable Technology},
  pages={47--52},
  year={2012},
  organization={IEEE}
}

@inproceedings{kapre2006packet,
  title={Packet switched vs. time multiplexed FPGA overlay networks},
  author={Kapre, Nachiket and Mehta, Nikil and Delorimier, Michael and Rubin, Raphael and Barnor, Henry and Wilson, Michael J and Wrighton, Michael and DeHon, Andre},
  booktitle={2006 14th Annual IEEE Symposium on Field-Programmable Custom Computing Machines},
  pages={205--216},
  year={2006},
  organization={IEEE}
}

@INPROCEEDINGS{fpt21switch,
  author={Papaphilippou, Philippos and Sano, Kentaro and Adhi, Boma A. and Luk, Wayne},
  booktitle={2021 International Conference on Field-Programmable Technology (ICFPT)},
  title={Efficient Queue-Balancing Switch for FPGAs},
  year={2021},
  volume={},
  number={},
  pages={1-5},
  keywords={},
  doi={10.1109/ICFPT52863.2021.9609867},
  ISSN={},
  month={Dec}
}
@article{glass1992turn,
  title={The turn model for adaptive routing},
  author={Glass, Christopher J and Ni, Lionel M},
  journal={ACM SIGARCH Computer Architecture News},
  volume={20},
  number={2},
  pages={278--287},
  year={1992},
  publisher={ACM New York, NY, USA}
}
@article{duato1993new,
  title={A new theory of deadlock-free adaptive routing in wormhole networks},
  author={Duato, Jose},
  journal={IEEE transactions on parallel and distributed systems},
  volume={4},
  number={12},
  pages={1320--1331},
  year={1993},
  publisher={IEEE}
}
@phdthesis{holsmark2009deadlock,
  title={Deadlock free routing in mesh networks on chip with regions},
  author={Holsmark, Rickard},
  year={2009},
  school={Link{\"o}ping University Electronic Press}
}
@inproceedings{ma2012whole,
  title={Whole packet forwarding: Efficient design of fully adaptive routing algorithms for networks-on-chip},
  author={Ma, Sheng and Jerger, Natalie Enright and Wang, Zhiying},
  booktitle={IEEE International Symposium on High-Performance Comp Architecture},
  pages={1--12},
  year={2012},
  organization={IEEE}
}
@article{lef,
  title={LEF: An Effective Routing Algorithm for Two-Dimensional Meshes},
  author={Van Chu, Thiem and Kise, Kenji},
  journal={IEICE TRANSACTIONS on Information and Systems},
  volume={102},
  number={10},
  pages={1925--1941},
  year={2019},
  publisher={The Institute of Electronics, Information and Communication Engineers}
}
@inproceedings{hu2004dyad,
  title={DyAD: smart routing for networks-on-chip},
  author={Hu, Jingcao and Marculescu, Radu},
  booktitle={Proceedings of the 41st annual Design Automation Conference},
  pages={260--263},
  year={2004}
}
@book{dally2004principles,
  title={Principles and practices of interconnection networks},
  author={Dally, William James and Towles, Brian Patrick},
  year={2004},
  publisher={Elsevier}
}
@inproceedings{wang2010performance,
  title={A performance analytical model for NoC with VoQ router architecture},
  author={Wang, Jian and Li, Yu-bai and Peng, Qi-cong},
  booktitle={The 2nd International Conference on Information Science and Engineering},
  pages={924--927},
  year={2010},
  organization={IEEE}
}
@article{ahmed2014graceful,
  title={Graceful deadlock-free fault-tolerant routing algorithm for 3D Network-on-Chip architectures},
  author={Ahmed, Akram Ben and Abdallah, Abderazek Ben},
  journal={Journal of Parallel and Distributed Computing},
  volume={74},
  number={4},
  pages={2229--2240},
  year={2014},
  publisher={Elsevier}
}
@inproceedings{ebrahimi2012catra,
  title={CATRA-congestion aware trapezoid-based routing algorithm for on-chip networks},
  author={Ebrahimi, Masoumeh and Daneshtalab, Masoud and Liljeberg, Pasi and Plosila, Juha and Tenhunen, Hannu},
  booktitle={2012 Design, Automation \& Test in Europe Conference \& Exhibition (DATE)},
  pages={320--325},
  year={2012},
  organization={IEEE}
}
@inproceedings{dai2022full,
  title={Full-credit flow control: a novel technique to implement deadlock-free adaptive routing},
  author={Dai, Yi and Lu, Kai and Ma, Sheng and Chang, Junsheng},
  booktitle={2022 Design, Automation \& Test in Europe Conference \& Exhibition (DATE)},
  pages={1041--1046},
  year={2022},
  organization={IEEE}
}
@INPROCEEDINGS{o1turn,
  author={Daeho Seo and Akif Ali and Won-Taek Lim and Rafique, N.},
  booktitle={32nd International Symposium on Computer Architecture (ISCA'05)}, 
  title={Near-optimal worst-case throughput routing for two-dimensional mesh networks}, 
  year={2005},
  volume={},
  number={},
  pages={432-443},
  doi={10.1109/ISCA.2005.37}}
@article{duato1995necessary,
  title={A necessary and sufficient condition for deadlock-free adaptive routing in wormhole networks},
  author={Duato, Jos{\'e}},
  journal={IEEE Transactions on Parallel and Distributed Systems},
  volume={6},
  number={10},
  pages={1055--1067},
  year={1995},
  publisher={IEEE}
}

@article{yu2016conditional,
  title={Conditional forwarding: simple flow control to increase adaptivity for fully adaptive routing algorithms},
  author={Yu, Zhigang and Wang, Xinyu and Shen, Kele},
  journal={The Journal of Supercomputing},
  volume={72},
  number={2},
  pages={639--653},
  year={2016},
  publisher={Springer}
}
@article{chiu2000odd,
  title={The odd-even turn model for adaptive routing},
  author={Chiu, Ge-Ming},
  journal={IEEE Transactions on parallel and distributed systems},
  volume={11},
  number={7},
  pages={729--738},
  year={2000},
  publisher={IEEE}
}
@INPROCEEDINGS{9912662,
  author={Adhi, Boma and Cortes, Carlos and Tan, Yiyu and Kojima, Takuya and Podobas, Artur and Sano, Kentaro},
  booktitle={2022 IEEE International Conference on Cluster Computing (CLUSTER)}, 
  title={{The Cost of Flexibility: Embedded versus Discrete Routers in CGRAs for HPC}}, 
  year={2022},
  volume={},
  number={},
  pages={347-356},
  doi={10.1109/CLUSTER51413.2022.00046}}

  @article{ma2013novel,
  title={Novel flow control for fully adaptive routing in cache-coherent NoCs},
  author={Ma, Sheng and Wang, Zhiying and Jerger, Natalie Enright and Shen, Li and Xiao, Nong},
  journal={IEEE Transactions on Parallel and Distributed Systems},
  volume={25},
  number={9},
  pages={2397--2407},
  year={2013},
  publisher={IEEE}
}
@article{puente2001adaptive,
  title={The adaptive bubble router},
  author={Puente, Valentin and Izu, Cruz and Beivide, Ram{\'o}n and Gregorio, Jos{\'e} A and Vallejo, Fernando and Prellezo, Jose M},
  journal={Journal of Parallel and Distributed Computing},
  volume={61},
  number={9},
  pages={1180--1208},
  year={2001},
  publisher={Elsevier}
}
@article{verbeek2011necessary,
  title={On necessary and sufficient conditions for deadlock-free routing in wormhole networks},
  author={Verbeek, Freek and Schmaltz, Julien},
  journal={IEEE Transactions on Parallel and Distributed Systems},
  volume={22},
  number={12},
  pages={2022--2032},
  year={2011},
  publisher={IEEE}
}
@inproceedings{farrokhbakht2021pitstop,
  title={Pitstop: Enabling a virtual network free network-on-chip},
  author={Farrokhbakht, Hossein and Kao, Henry and Hasan, Kamran and Gratz, Paul V and Krishna, Tushar and San Miguel, Joshua and Jerger, Natalie Enright},
  booktitle={2021 IEEE International Symposium on High-Performance Computer Architecture (HPCA)},
  pages={682--695},
  year={2021},
  organization={IEEE}
}
@inproceedings{ramrakhyani2018synchronized,
  title={Synchronized progress in interconnection networks (SPIN): A new theory for deadlock freedom},
  author={Ramrakhyani, Aniruddh and Gratz, Paul V and Krishna, Tushar},
  booktitle={2018 ACM/IEEE 45th Annual International Symposium on Computer Architecture (ISCA)},
  pages={699--711},
  year={2018},
  organization={IEEE}
}
@article{bushnyuzi,
  title={Nyuzi: An Open Source GPGPU for Graphics, Enhanced with OpenCL Compiler for Calculations},
  author={Bush, Jeff and Taherinejad, Nima and Willegger, Edwin and Wojcik, Mariusz and Kessler, Markus and Blatnik, Johannes and Daktylidis, Ioannis and Ferdig, Jonas and Haslauer, Daniel}
}
@misc{wolf2016yosys,
  title={Yosys open synthesis suite},
  author={Wolf, Clifford},
  year={2016}
}
@ARTICLE{tpds23switches,
  author={Papaphilippou, Philippos and Sano, Kentaro and Adhi, Boma A. and Luk, Wayne},
  journal={IEEE Transactions on Parallel and Distributed Systems}, 
  title={Experimental survey of FPGA-based monolithic switches and a novel queue balancer}, 
  year={2023},
  volume={},
  number={},
  pages={1-14},
  doi={10.1109/TPDS.2023.3244589}
}
@InProceedings{arc22fpgaext,
author="Papaphilippou, Philippos
and Shah, Myrtle",
title={{FPGA-Extended General Purpose Computer Architecture}},
booktitle="Applied Reconfigurable Computing. Architectures, Tools, and Applications",
year="2022",
publisher="Springer Nature Switzerland",
address="Cham",
pages="87--102",
abstract="This paper introduces a computer architecture, where part of the instruction set architecture (ISA) is implemented on small highly-integrated field-programmable gate arrays (FPGAs). Small FPGAs inside a general-purpose processor (CPU) can be used effectively to implement custom or standardised instructions. Our proposed architecture directly address related challenges for high-end CPUs, where such highly-integrated FPGAs would have the highest impact, such as on main memory bandwidth. This also enables software-transparent context-switching. The simulation-based evaluation of a dynamically reconfigurable core shows promising results approaching the performance of an equivalent core with all enabled instructions. Finally, the feasibility of adopting the proposed architecture in today's CPUs is studied through the prototyping of fast-reconfigurable FPGAs and profiling the miss behaviour of opcodes.",
isbn="978-3-031-19983-7"
}
@article{10.1145/3477054,
author = {Papaphilippou, Philippos and Meng, Jiuxi and Gebara, Nadeen and Luk, Wayne},
title = {Hipernetch: High-Performance FPGA Network Switch},
year = {2021},
issue_date = {March 2022},
publisher = {Association for Computing Machinery},
address = {New York, NY, USA},
volume = {15},
number = {1},
issn = {1936-7406},
url = {https://doi.org/10.1145/3477054},
doi = {10.1145/3477054},
journal = {ACM Trans. Reconfigurable Technol. Syst.},
month = {nov},
articleno = {3},
numpages = {31},
keywords = {arbiter, sorting network applications, FPGA, scheduling algorithms, Network switch, stream processing, round-robin}
}

