// Seed: 1762469110
`timescale 1ps / 1ps
`define pp_6 0
module module_0 (
    input id_0,
    input id_1,
    output id_2,
    output id_3
    , id_6,
    input id_4,
    output logic id_5
);
  integer id_7 (.id_0(!id_6));
  logic id_8;
endmodule
