# ‚ö° Week 4 ‚Äî CMOS Circuit Design with Sky130 PDK

## üß© RISC-V SoC Tapeout Program

![GitHub last commit](https://img.shields.io/github/last-commit/Ragul-2005/RAGUL_T_RISCV_SOC_TAPEOUT_VSD_Week_4)
![GitHub repo size](https://img.shields.io/github/repo-size/Ragul-2005/RAGUL_T_RISCV_SOC_TAPEOUT_VSD_Week_4)
![GitHub issues](https://img.shields.io/github/issues/Ragul-2005/RAGUL_T_RISCV_SOC_TAPEOUT_VSD_Week_4)
![GitHub stars](https://img.shields.io/github/stars/Ragul-2005/RAGUL_T_RISCV_SOC_TAPEOUT_VSD_Week_4?style=social)
![GitHub forks](https://img.shields.io/github/forks/Ragul-2005/RAGUL_T_RISCV_SOC_TAPEOUT_VSD_Week_4?style=social)


Welcome to **Week 4** of the **RISC-V SoC Tapeout Program**! This week, we transition from digital logic abstraction to **transistor-level building blocks** that form the foundation of every logic gate. üå±

You'll simulate and analyze **CMOS devices** using **Ngspice** with the **Sky130 PDK**, observing how **transistor physics** directly affects **timing, power, and reliability** on silicon. Each day links **analog device behavior** to **digital circuit performance**. ‚ö°üí°

---

## üìö Week 4 ‚Äî Daily Tasks

| Day       | Focus Area                                                      | Folder Link                            | Description                                                                                                                                                       |
| --------- | --------------------------------------------------------------- | -------------------------------------- | ----------------------------------------------------------------------------------------------------------------------------------------------------------------- |
| **Day 1** | üîç **NMOS Drain Current (Id) vs Drain-to-Source Voltage (Vds)** | [Day1](https://github.com/Ragul-2005/RAGUL_T_RISCV_SOC_TAPEOUT_VSD_Week_4/tree/bc3954986d678cce57a9bcf270ed0b5ffc434d1b/Day1)          | Simulate **Id‚ÄìVds** curves for NMOS at multiple **Vgs**, identify **linear** and **saturation** regions, and observe **channel-length modulation**.              |
| **Day 2** | ‚ö° **Velocity Saturation & CMOS Inverter VTC**                   | [Day2](https://github.com/Ragul-2005/RAGUL_T_RISCV_SOC_TAPEOUT_VSD_Week_4/tree/bc3954986d678cce57a9bcf270ed0b5ffc434d1b/Day2)                | Analyze **Id‚ÄìVgs** behavior, estimate **threshold voltage (Vth)**, and construct a **CMOS inverter** to obtain its **Voltage Transfer Characteristic (VTC)**.    |
| **Day 3** | ‚è±Ô∏è **Switching Threshold & Transient Response**                 | [Day3](https://github.com/Ragul-2005/RAGUL_T_RISCV_SOC_TAPEOUT_VSD_Week_4/tree/bc3954986d678cce57a9bcf270ed0b5ffc434d1b/Day3) | Apply a pulse input to the inverter, run **transient simulations**, and extract **switching threshold**, **rise/fall delays**, and **propagation delay**.       |
| **Day 4** | üßÆ **Noise Margin & Logic Robustness**                           | [Day4](https://github.com/Ragul-2005/RAGUL_T_RISCV_SOC_TAPEOUT_VSD_Week_4/tree/bc3954986d678cce57a9bcf270ed0b5ffc434d1b/Day4) | From the VTC, determine **VOH**, **VOL**, **VIH**, **VIL**, and calculate **Noise Margins (NMH, NML)** to evaluate logic stability.                               |
| **Day 5** | ‚öôÔ∏è **VDD & Device Variation Effects**                             | [Day5](https://github.com/Ragul-2005/RAGUL_T_RISCV_SOC_TAPEOUT_VSD_Week_4/tree/bc3954986d678cce57a9bcf270ed0b5ffc434d1b/Day5)  | Study how **VDD scaling** and **W/L ratio variations** impact the inverter‚Äôs **switching point**, **transition slope**, and **robustness**.                       |

---

## üåü Learning Outcomes

By completing Week 4, you will:

* üß† Understand **NMOS and PMOS I-V characteristics** in the Sky130 process.
* ‚öôÔ∏è Build and simulate a **CMOS inverter** from transistor models.
* üìà Analyze **VTC**, **switching thresholds**, and **dynamic behavior**.
* üîã Explore the effects of **VDD and device variations** on performance and noise margin.
* üîç Connect **analog transistor physics** to **digital timing closure** considerations for later stages.

---

## üèÅ End of Week 4

**Prepared by:** RAGUL T
**Email:** tha.ragul2005@gmail.com
