
---------- Begin Simulation Statistics ----------
final_tick                               2000000000000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  80938                       # Simulator instruction rate (inst/s)
host_mem_usage                              201495976                       # Number of bytes of host memory used
host_op_rate                                    91516                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 60760.11                       # Real time elapsed on the host
host_tick_rate                               17488439                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  4917774415                       # Number of instructions simulated
sim_ops                                    5560520556                       # Number of ops (including micro ops) simulated
sim_seconds                                  1.062600                       # Number of seconds simulated
sim_ticks                                1062599534918                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                   248                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       918688                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       1837311                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct     78.192815                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits       181038436                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups    231528225                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect            6                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect      3510405                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted    476606225                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits     27741164                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups     27747948                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses         6784                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups       602784606                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS        35746883                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted          123                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads         894310980                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes        865184751                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts      3508514                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches          575691959                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events     200318520                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitNonSpecStalls     36540135                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.commitSquashedInsts    183643078                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts   2917774414                       # Number of instructions committed
system.switch_cpus.commit.committedOps     3312763102                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples   2524407100                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     1.312294                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.408425                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0   1561229361     61.85%     61.85% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1    413070605     16.36%     78.21% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2    103948367      4.12%     82.33% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3     91481656      3.62%     85.95% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4     59643515      2.36%     88.31% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5     25173784      1.00%     89.31% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6     36429389      1.44%     90.75% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7     33111903      1.31%     92.06% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8    200318520      7.94%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total   2524407100                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts                  0                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls     32619248                       # Number of function calls committed.
system.switch_cpus.commit.int_insts        2677873955                       # Number of committed integer instructions.
system.switch_cpus.commit.loads             655069447                       # Number of loads committed
system.switch_cpus.commit.membars            40599455                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu   1858125166     56.09%     56.09% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult     12220871      0.37%     56.46% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     56.46% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd     67518835      2.04%     58.50% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp     44660112      1.35%     59.85% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt     18379917      0.55%     60.40% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult     60899673      1.84%     62.24% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc     73289066      2.21%     64.45% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv     10255807      0.31%     64.76% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc     63585012      1.92%     66.68% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     66.68% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     66.68% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     66.68% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu      4059816      0.12%     66.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead    655069447     19.77%     86.58% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite    444699380     13.42%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total   3312763102                       # Class of committed instruction
system.switch_cpus.commit.refs             1099768827                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts         517189738                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts          2917774414                       # Number of Instructions Simulated
system.switch_cpus.committedOps            3312763102                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       0.873337                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 0.873337                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles    1855403130                       # Number of cycles decode is blocked
system.switch_cpus.decode.BranchMispred          1910                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.BranchResolved    180526380                       # Number of times decode resolved a branch
system.switch_cpus.decode.DecodedInsts     3529127523                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles        172708224                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles         405436114                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles        3520942                       # Number of cycles decode is squashing
system.switch_cpus.decode.SquashedInsts          7345                       # Number of squashed instructions handled by decode
system.switch_cpus.decode.UnblockCycles     111131581                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.accesses                     0                       # DTB accesses
system.switch_cpus.dtb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.hits                         0                       # DTB hits
system.switch_cpus.dtb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.dtb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.dtb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.dtb.misses                       0                       # DTB misses
system.switch_cpus.dtb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.read_accesses                0                       # DTB read accesses
system.switch_cpus.dtb.read_hits                    0                       # DTB read hits
system.switch_cpus.dtb.read_misses                  0                       # DTB read misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.dtb.write_accesses               0                       # DTB write accesses
system.switch_cpus.dtb.write_hits                   0                       # DTB write hits
system.switch_cpus.dtb.write_misses                 0                       # DTB write misses
system.switch_cpus.fetch.Branches           602784606                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines         373460778                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles            2168688029                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes        864607                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.IcacheWaitRetryStallCycles           56                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.Insts             3152533381                       # Number of instructions fetch has processed
system.switch_cpus.fetch.MiscStallCycles            3                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.SquashCycles         7045666                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.236553                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles    375989072                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches    244526483                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                1.237161                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples   2548199993                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      1.398702                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     2.717323                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0       1876870733     73.65%     73.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1         72948075      2.86%     76.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2         68203410      2.68%     79.19% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3         83803028      3.29%     82.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4         75715389      2.97%     85.45% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5         30433470      1.19%     86.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6         27699127      1.09%     87.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7         18028119      0.71%     88.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8        294498642     11.56%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total   2548199993                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.idleCycles                     330                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts      4174265                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches        589365207                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             1.349461                       # Inst execution rate
system.switch_cpus.iew.exec_refs           1160942409                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores          450100218                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles        20288307                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts     684073476                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts     36669404                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts        76950                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts    454491932                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts   3496319055                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts     710842191                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts      5729990                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts    3438696064                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents            127                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents      30329972                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles        3520942                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles      30336668                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked          288                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads     16646640                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses           37                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation        17656                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads     28553354                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads     29004019                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores      9792550                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents        17656                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect      1876668                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect      2297597                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers        3434955796                       # num instructions consuming a value
system.switch_cpus.iew.wb_count            3407889139                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.590723                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers        2029105854                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               1.337371                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent             3408782767                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads       3271212239                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes      2047589004                       # number of integer regfile writes
system.switch_cpus.ipc                       1.145033                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 1.145033                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass           64      0.00%      0.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu    1902112905     55.22%     55.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult     12221327      0.35%     55.58% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     55.58% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd     71611116      2.08%     57.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp     44661483      1.30%     58.95% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt     19352173      0.56%     59.52% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult     62872472      1.83%     61.34% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc     73289092      2.13%     63.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv     12277564      0.36%     63.82% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc     78642475      2.28%     66.11% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     66.11% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     66.11% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     66.11% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu      4059816      0.12%     66.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     66.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     66.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            4      0.00%     66.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     66.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     66.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     66.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     66.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     66.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     66.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     66.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     66.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     66.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     66.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     66.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     66.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     66.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     66.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     66.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     66.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     66.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     66.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     66.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     66.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     66.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     66.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     66.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     66.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     66.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     66.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     66.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     66.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     66.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead    710863497     20.64%     86.86% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite    452462068     13.14%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total     3444426056                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses               0                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt            67210078                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.019513                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu         4319142      6.43%      6.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult             30      0.00%      6.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%      6.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%      6.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%      6.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt           170      0.00%      6.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult      8765470     13.04%     19.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc      4732934      7.04%     26.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv            17      0.00%     26.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc      2007300      2.99%     29.50% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     29.50% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     29.50% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     29.50% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     29.50% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     29.50% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     29.50% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     29.50% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     29.50% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     29.50% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     29.50% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     29.50% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     29.50% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     29.50% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     29.50% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     29.50% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     29.50% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     29.50% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     29.50% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     29.50% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     29.50% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     29.50% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     29.50% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     29.50% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     29.50% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     29.50% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     29.50% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     29.50% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     29.50% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     29.50% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     29.50% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     29.50% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     29.50% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     29.50% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     29.50% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     29.50% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     29.50% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead       23712615     35.28%     64.78% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite      23672400     35.22%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses     2895020892                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads   8296041151                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses   2843887361                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes   2929235974                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded         3459649650                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued        3444426056                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded     36669405                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined    183555879                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued         2158                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved       129270                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined    383429343                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples   2548199993                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.351709                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     2.024544                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0   1416773791     55.60%     55.60% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1    352535339     13.83%     69.43% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2    217972403      8.55%     77.99% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3    150118035      5.89%     83.88% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4    146209724      5.74%     89.62% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5     81953446      3.22%     92.83% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6     99798674      3.92%     96.75% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7     50515012      1.98%     98.73% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8     32323569      1.27%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total   2548199993                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   1.351709                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses      616615178                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads   1208223188                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses    564001778                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes    750656287                       # Number of vector instruction queue writes
system.switch_cpus.itb.accesses                     0                       # DTB accesses
system.switch_cpus.itb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.hits                         0                       # DTB hits
system.switch_cpus.itb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.itb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.itb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.itb.misses                       0                       # DTB misses
system.switch_cpus.itb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.memDep0.conflictingLoads     16495398                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores     24358807                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads    684073476                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores    454491932                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads      5252046772                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes      421162961                       # number of misc regfile writes
system.switch_cpus.numCycles               2548200323                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles        53723086                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps    3631813914                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents       16049839                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles        224348376                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents      140781241                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents        116432                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups    6690999989                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts     3507191342                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands   3883980870                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles         464816022                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents          13220                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles        3520942                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles     239203725                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps        252166845                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.int_rename_lookups   3274833806                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles   1562587840                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts     49963222                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts         571613930                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts     36669537                       # count of temporary serializing insts renamed
system.switch_cpus.rename.vec_rename_lookups    871772512                       # Number of vector rename lookups
system.switch_cpus.rob.rob_reads           5820491536                       # The number of ROB reads
system.switch_cpus.rob.rob_writes          7016605774                       # The number of ROB writes
system.switch_cpus.timesIdled                       6                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.vec_regfile_reads        712904556                       # number of vector regfile reads
system.switch_cpus.vec_regfile_writes       456930215                       # number of vector regfile writes
system.tol2bus.snoop_filter.hit_multi_requests          385                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      6402225                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          347                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     12804450                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            347                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             918038                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       540826                       # Transaction distribution
system.membus.trans_dist::CleanEvict           377802                       # Transaction distribution
system.membus.trans_dist::ReadExReq               645                       # Transaction distribution
system.membus.trans_dist::ReadExResp              645                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        918038                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls0.port      1378788                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls1.port      1377206                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      2755994                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                2755994                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls0.port     93432960                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls1.port     93384192                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total    186817152                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               186817152                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            918683                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  918683    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              918683                       # Request fanout histogram
system.membus.reqLayer0.occupancy          3510686312                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.3                       # Layer utilization (%)
system.membus.reqLayer1.occupancy          3510204134                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.3                       # Layer utilization (%)
system.membus.respLayer1.occupancy         8724933633                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.8                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.switch_cpus.pwrStateResidencyTicks::OFF 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           6399567                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      3007929                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           45                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         4313067                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             2658                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            2658                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq            45                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      6399522                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          135                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     19206540                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              19206675                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        11520                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side   1135268224                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             1135279744                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          918816                       # Total snoops (count)
system.tol2bus.snoopTraffic                  69225728                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          7321041                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000100                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.009999                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                7320309     99.99%     99.99% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    732      0.01%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            7321041                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         9454658514                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.9                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       13348545300                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy             93825                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.mem_ctrls0.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls0.bytes_read::.switch_cpus.inst         2688                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus.data     58827008                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::total          58829696                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_inst_read::.switch_cpus.inst         2688                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::total         2688                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_written::.writebacks     34603264                       # Number of bytes written to this memory
system.mem_ctrls0.bytes_written::total       34603264                       # Number of bytes written to this memory
system.mem_ctrls0.num_reads::.switch_cpus.inst           21                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus.data       459586                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::total             459607                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_writes::.writebacks       270338                       # Number of write requests responded to by this memory
system.mem_ctrls0.num_writes::total            270338                       # Number of write requests responded to by this memory
system.mem_ctrls0.bw_read::.switch_cpus.inst         2530                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus.data     55361410                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::total             55363939                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::.switch_cpus.inst         2530                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::total            2530                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::.writebacks      32564727                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::total            32564727                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_total::.writebacks      32564727                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus.inst         2530                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus.data     55361410                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::total            87928666                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.avgPriority_.writebacks::samples    540676.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus.inst::samples        42.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus.data::samples    918358.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls0.priorityMaxLatency     0.000541757196                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls0.numReadWriteTurnArounds        30336                       # Number of turnarounds from READ to WRITE
system.mem_ctrls0.numWriteReadTurnArounds        30336                       # Number of turnarounds from WRITE to READ
system.mem_ctrls0.numStayReadState            1915335                       # Number of times bus staying in READ state
system.mem_ctrls0.numStayWriteState            510685                       # Number of times bus staying in WRITE state
system.mem_ctrls0.readReqs                     459607                       # Number of read requests accepted
system.mem_ctrls0.writeReqs                    270338                       # Number of write requests accepted
system.mem_ctrls0.readBursts                   919214                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls0.writeBursts                  540676                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls0.servicedByWrQ                   814                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls0.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls0.perBankRdBursts::0            55801                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::1            57283                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::2            62173                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::3            61345                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::4            60204                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::5            60898                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::6            72097                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::7            62852                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::8            59593                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::9            53793                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::10           59095                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::11           53902                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::12           49910                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::13           45183                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::14           51663                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::15           52608                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::0            31924                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::1            32238                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::2            34914                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::3            32904                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::4            31798                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::5            33390                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::6            41678                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::7            38667                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::8            37014                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::9            32866                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::10           36564                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::11           32024                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::12           31030                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::13           27662                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::14           32472                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::15           33512                       # Per bank write bursts
system.mem_ctrls0.avgRdQLen                      2.00                       # Average read queue length when enqueuing
system.mem_ctrls0.avgWrQLen                     25.11                       # Average write queue length when enqueuing
system.mem_ctrls0.totQLat                 20704035927                       # Total ticks spent queuing
system.mem_ctrls0.totBusLat                4592000000                       # Total ticks spent in databus transfers
system.mem_ctrls0.totMemAccLat            37924035927                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls0.avgQLat                    22543.59                       # Average queueing delay per DRAM burst
system.mem_ctrls0.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls0.avgMemAccLat               41293.59                       # Average memory access latency per DRAM burst
system.mem_ctrls0.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls0.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls0.readRowHits                  461027                       # Number of row buffer hits during reads
system.mem_ctrls0.writeRowHits                 248520                       # Number of row buffer hits during writes
system.mem_ctrls0.readRowHitRate                50.20                       # Row buffer hit rate for reads
system.mem_ctrls0.writeRowHitRate               45.96                       # Row buffer hit rate for writes
system.mem_ctrls0.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::6               919214                       # Read request sizes (log2)
system.mem_ctrls0.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::6              540676                       # Write request sizes (log2)
system.mem_ctrls0.rdQLenPdf::0                 458763                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::1                 458728                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::2                    435                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::3                    428                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::4                     25                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::5                     21                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::15                 26853                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::16                 26964                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::17                 30256                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::18                 30292                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::19                 30349                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::20                 30343                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::21                 30343                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::22                 30344                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::23                 30341                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::24                 30338                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::25                 30348                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::26                 30377                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::27                 30480                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::28                 30991                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::29                 30878                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::30                 30338                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::31                 30338                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::32                 30337                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::33                   145                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::34                     6                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.bytesPerActivate::samples       749509                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::mean   124.587590                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::gmean   122.411205                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::stdev    22.200457                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::0-127        56516      7.54%      7.54% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::128-255       685776     91.50%     99.04% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::256-383         7008      0.94%     99.97% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::384-511          165      0.02%     99.99% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::512-639           21      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::640-767            8      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::768-895            5      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::896-1023            6      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::1024-1151            4      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::total       749509                       # Bytes accessed per row activation
system.mem_ctrls0.rdPerTurnAround::samples        30336                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::mean     30.273932                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::gmean    28.607849                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::stdev    10.057454                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::4-7             17      0.06%      0.06% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::8-11           202      0.67%      0.72% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::12-15          940      3.10%      3.82% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::16-19         2428      8.00%     11.82% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::20-23         3887     12.81%     24.64% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::24-27         4884     16.10%     40.74% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::28-31         5043     16.62%     57.36% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::32-35         4198     13.84%     71.20% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::36-39         3197     10.54%     81.74% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::40-43         2210      7.29%     89.02% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::44-47         1426      4.70%     93.72% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::48-51          911      3.00%     96.73% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::52-55          464      1.53%     98.26% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::56-59          275      0.91%     99.16% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::60-63          114      0.38%     99.54% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::64-67           73      0.24%     99.78% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::68-71           38      0.13%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::72-75           13      0.04%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::76-79           13      0.04%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::80-83            2      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::84-87            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::total        30336                       # Reads before turning the bus around for writes
system.mem_ctrls0.wrPerTurnAround::samples        30336                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::mean     17.822290                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::gmean    17.807515                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::stdev     0.712991                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::16            3358     11.07%     11.07% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::17             114      0.38%     11.45% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::18           26089     86.00%     97.45% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::19             128      0.42%     97.87% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::20             640      2.11%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::21               1      0.00%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::22               4      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::24               2      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::total        30336                       # Writes before turning the bus around for reads
system.mem_ctrls0.bytesReadDRAM              58777600                       # Total number of bytes read from DRAM
system.mem_ctrls0.bytesReadWrQ                  52096                       # Total number of bytes read from write queue
system.mem_ctrls0.bytesWritten               34602048                       # Total number of bytes written to DRAM
system.mem_ctrls0.bytesReadSys               58829696                       # Total read bytes from the system interface side
system.mem_ctrls0.bytesWrittenSys            34603264                       # Total written bytes from the system interface side
system.mem_ctrls0.avgRdBW                       55.31                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBW                       32.56                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls0.avgRdBWSys                    55.36                       # Average system read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBWSys                    32.56                       # Average system write bandwidth in MiByte/s
system.mem_ctrls0.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls0.busUtil                        0.69                       # Data bus utilization in percentage
system.mem_ctrls0.busUtilRead                    0.43                       # Data bus utilization in percentage for reads
system.mem_ctrls0.busUtilWrite                   0.25                       # Data bus utilization in percentage for writes
system.mem_ctrls0.totGap                 1062597445521                       # Total gap between requests
system.mem_ctrls0.avgGap                   1455722.62                       # Average gap between requests
system.mem_ctrls0.masterReadBytes::.switch_cpus.inst         2688                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus.data     58774912                       # Per-master bytes read from memory
system.mem_ctrls0.masterWriteBytes::.writebacks     34602048                       # Per-master bytes write to memory
system.mem_ctrls0.masterReadRate::.switch_cpus.inst 2529.645375957586                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus.data 55312382.575563251972                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterWriteRate::.writebacks 32563582.857835728675                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls0.masterReadAccesses::.switch_cpus.inst           42                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus.data       919172                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterWriteAccesses::.writebacks       540676                       # Per-master write serviced memory accesses
system.mem_ctrls0.masterReadTotalLat::.switch_cpus.inst      1636836                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus.data  37922399091                       # Per-master read total memory access latency
system.mem_ctrls0.masterWriteTotalLat::.writebacks 24569203031997                       # Per-master write total memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus.inst     38972.29                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus.data     41257.13                       # Per-master read average memory access latency
system.mem_ctrls0.masterWriteAvgLat::.writebacks  45441637.93                       # Per-master write average memory access latency
system.mem_ctrls0.pageHitRate                   48.63                       # Row buffer hit rate, read and write combined
system.mem_ctrls0.rank1.actEnergy          2532572280                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.rank1.preEnergy          1346090295                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.rank1.readEnergy         3039833580                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.rank1.writeEnergy        1373611680                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.rank1.refreshEnergy    83880535440.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.rank1.actBackEnergy    250344538650                       # Energy for active background per rank (pJ)
system.mem_ctrls0.rank1.preBackEnergy    197221357440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.rank1.totalEnergy      539738539365                       # Total energy per rank (pJ)
system.mem_ctrls0.rank1.averagePower       507.941630                       # Core power per rank (mW)
system.mem_ctrls0.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.rank1.memoryStateTime::IDLE 510144240339                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::REF  35482460000                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::ACT 516972834579                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls0.rank0.actEnergy          2818929120                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.rank0.preEnergy          1498296360                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.rank0.readEnergy         3517542420                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.rank0.writeEnergy        1448617860                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.rank0.refreshEnergy    83880535440.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.rank0.actBackEnergy    270748143510                       # Energy for active background per rank (pJ)
system.mem_ctrls0.rank0.preBackEnergy    180039775680                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.rank0.totalEnergy      543951840390                       # Total energy per rank (pJ)
system.mem_ctrls0.rank0.averagePower       511.906718                       # Core power per rank (mW)
system.mem_ctrls0.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.rank0.memoryStateTime::IDLE 465313274522                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::REF  35482460000                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::ACT 561803800396                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls1.bytes_read::.switch_cpus.inst         3072                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus.data     58758656                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::total          58761728                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_inst_read::.switch_cpus.inst         3072                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::total         3072                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_written::.writebacks     34622464                       # Number of bytes written to this memory
system.mem_ctrls1.bytes_written::total       34622464                       # Number of bytes written to this memory
system.mem_ctrls1.num_reads::.switch_cpus.inst           24                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus.data       459052                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::total             459076                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_writes::.writebacks       270488                       # Number of write requests responded to by this memory
system.mem_ctrls1.num_writes::total            270488                       # Number of write requests responded to by this memory
system.mem_ctrls1.bw_read::.switch_cpus.inst         2891                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus.data     55297084                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::total             55299975                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::.switch_cpus.inst         2891                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::total            2891                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::.writebacks      32582796                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::total            32582796                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_total::.writebacks      32582796                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus.inst         2891                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus.data     55297084                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::total            87882771                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.avgPriority_.writebacks::samples    540976.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus.inst::samples        48.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus.data::samples    917293.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls1.priorityMaxLatency     0.000512968354                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls1.numReadWriteTurnArounds        30357                       # Number of turnarounds from READ to WRITE
system.mem_ctrls1.numWriteReadTurnArounds        30357                       # Number of turnarounds from WRITE to READ
system.mem_ctrls1.numStayReadState            1913910                       # Number of times bus staying in READ state
system.mem_ctrls1.numStayWriteState            511010                       # Number of times bus staying in WRITE state
system.mem_ctrls1.readReqs                     459076                       # Number of read requests accepted
system.mem_ctrls1.writeReqs                    270488                       # Number of write requests accepted
system.mem_ctrls1.readBursts                   918152                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls1.writeBursts                  540976                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls1.servicedByWrQ                   811                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls1.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls1.perBankRdBursts::0            56093                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::1            57124                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::2            62234                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::3            60995                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::4            60161                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::5            61248                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::6            72110                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::7            63135                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::8            59201                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::9            53088                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::10           58625                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::11           53591                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::12           50062                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::13           45370                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::14           51596                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::15           52708                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::0            32228                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::1            31958                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::2            35266                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::3            32672                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::4            31926                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::5            33628                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::6            41877                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::7            38610                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::8            36824                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::9            32322                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::10           35974                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::11           32166                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::12           31434                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::13           27698                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::14           32674                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::15           33698                       # Per bank write bursts
system.mem_ctrls1.avgRdQLen                      2.00                       # Average read queue length when enqueuing
system.mem_ctrls1.avgWrQLen                     25.14                       # Average write queue length when enqueuing
system.mem_ctrls1.totQLat                 20723305361                       # Total ticks spent queuing
system.mem_ctrls1.totBusLat                4586705000                       # Total ticks spent in databus transfers
system.mem_ctrls1.totMemAccLat            37923449111                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls1.avgQLat                    22590.62                       # Average queueing delay per DRAM burst
system.mem_ctrls1.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls1.avgMemAccLat               41340.62                       # Average memory access latency per DRAM burst
system.mem_ctrls1.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls1.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls1.readRowHits                  460485                       # Number of row buffer hits during reads
system.mem_ctrls1.writeRowHits                 248604                       # Number of row buffer hits during writes
system.mem_ctrls1.readRowHitRate                50.20                       # Row buffer hit rate for reads
system.mem_ctrls1.writeRowHitRate               45.95                       # Row buffer hit rate for writes
system.mem_ctrls1.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::6               918152                       # Read request sizes (log2)
system.mem_ctrls1.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::6              540976                       # Write request sizes (log2)
system.mem_ctrls1.rdQLenPdf::0                 458199                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::1                 458177                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::2                    447                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::3                    443                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::4                     38                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::5                     37                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::15                 26882                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::16                 26994                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::17                 30293                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::18                 30319                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::19                 30360                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::20                 30362                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::21                 30365                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::22                 30362                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::23                 30359                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::24                 30361                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::25                 30374                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::26                 30398                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::27                 30490                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::28                 30961                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::29                 30856                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::30                 30358                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::31                 30357                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::32                 30357                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::33                   145                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::34                     8                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.bytesPerActivate::samples       749207                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::mean   124.572974                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::gmean   122.396224                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::stdev    22.290641                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::0-127        56537      7.55%      7.55% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::128-255       685545     91.50%     99.05% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::256-383         6897      0.92%     99.97% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::384-511          187      0.02%     99.99% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::512-639           12      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::640-767           12      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::768-895            2      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::896-1023            2      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::1024-1151           13      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::total       749207                       # Bytes accessed per row activation
system.mem_ctrls1.rdPerTurnAround::samples        30357                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::mean     30.218170                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::gmean    28.570836                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::stdev     9.990043                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::4-7             15      0.05%      0.05% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::8-11           209      0.69%      0.74% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::12-15          925      3.05%      3.78% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::16-19         2383      7.85%     11.63% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::20-23         3995     13.16%     24.79% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::24-27         4897     16.13%     40.93% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::28-31         4931     16.24%     57.17% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::32-35         4302     14.17%     71.34% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::36-39         3282     10.81%     82.15% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::40-43         2213      7.29%     89.44% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::44-47         1392      4.59%     94.03% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::48-51          855      2.82%     96.84% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::52-55          453      1.49%     98.34% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::56-59          234      0.77%     99.11% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::60-63          139      0.46%     99.57% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::64-67           62      0.20%     99.77% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::68-71           42      0.14%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::72-75           15      0.05%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::76-79            7      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::80-83            6      0.02%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::total        30357                       # Reads before turning the bus around for writes
system.mem_ctrls1.wrPerTurnAround::samples        30357                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::mean     17.819778                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::gmean    17.805274                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::stdev     0.705498                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::16            3351     11.04%     11.04% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::17             116      0.38%     11.42% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::18           26155     86.16%     97.58% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::19             125      0.41%     97.99% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::20             608      2.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::21               2      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::total        30357                       # Writes before turning the bus around for reads
system.mem_ctrls1.bytesReadDRAM              58709824                       # Total number of bytes read from DRAM
system.mem_ctrls1.bytesReadWrQ                  51904                       # Total number of bytes read from write queue
system.mem_ctrls1.bytesWritten               34621120                       # Total number of bytes written to DRAM
system.mem_ctrls1.bytesReadSys               58761728                       # Total read bytes from the system interface side
system.mem_ctrls1.bytesWrittenSys            34622464                       # Total written bytes from the system interface side
system.mem_ctrls1.avgRdBW                       55.25                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBW                       32.58                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls1.avgRdBWSys                    55.30                       # Average system read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBWSys                    32.58                       # Average system write bandwidth in MiByte/s
system.mem_ctrls1.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls1.busUtil                        0.69                       # Data bus utilization in percentage
system.mem_ctrls1.busUtilRead                    0.43                       # Data bus utilization in percentage for reads
system.mem_ctrls1.busUtilWrite                   0.25                       # Data bus utilization in percentage for writes
system.mem_ctrls1.totGap                 1062597358368                       # Total gap between requests
system.mem_ctrls1.avgGap                   1456482.72                       # Average gap between requests
system.mem_ctrls1.masterReadBytes::.switch_cpus.inst         3072                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus.data     58706752                       # Per-master bytes read from memory
system.mem_ctrls1.masterWriteBytes::.writebacks     34621120                       # Per-master bytes write to memory
system.mem_ctrls1.masterReadRate::.switch_cpus.inst 2891.023286808670                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus.data 55248237.996387191117                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterWriteRate::.writebacks 32581531.294074665755                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls1.masterReadAccesses::.switch_cpus.inst           48                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus.data       918104                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterWriteAccesses::.writebacks       540976                       # Per-master write serviced memory accesses
system.mem_ctrls1.masterReadTotalLat::.switch_cpus.inst      1702262                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus.data  37921746849                       # Per-master read total memory access latency
system.mem_ctrls1.masterWriteTotalLat::.writebacks 24559470783922                       # Per-master write total memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus.inst     35463.79                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus.data     41304.41                       # Per-master read average memory access latency
system.mem_ctrls1.masterWriteAvgLat::.writebacks  45398447.96                       # Per-master write average memory access latency
system.mem_ctrls1.pageHitRate                   48.62                       # Row buffer hit rate, read and write combined
system.mem_ctrls1.rank1.actEnergy          2525717880                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.rank1.preEnergy          1342450890                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.rank1.readEnergy         3029080740                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.rank1.writeEnergy        1371763800                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.rank1.refreshEnergy    83880535440.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.rank1.actBackEnergy    249818568300                       # Energy for active background per rank (pJ)
system.mem_ctrls1.rank1.preBackEnergy    197664663360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.rank1.totalEnergy      539632780410                       # Total energy per rank (pJ)
system.mem_ctrls1.rank1.averagePower       507.842101                       # Core power per rank (mW)
system.mem_ctrls1.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.rank1.memoryStateTime::IDLE 511301631232                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::REF  35482460000                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::ACT 515815443686                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.rank0.actEnergy          2823620100                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.rank0.preEnergy          1500789675                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.rank0.readEnergy         3520734000                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.rank0.writeEnergy        1452021300                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.rank0.refreshEnergy    83880535440.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.rank0.actBackEnergy    271330163100                       # Energy for active background per rank (pJ)
system.mem_ctrls1.rank0.preBackEnergy    179549657760                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.rank0.totalEnergy      544057521375                       # Total energy per rank (pJ)
system.mem_ctrls1.rank0.averagePower       512.006173                       # Core power per rank (mW)
system.mem_ctrls1.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.rank0.memoryStateTime::IDLE 464035740395                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::REF  35482460000                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::ACT 563081334523                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.data      5483542                       # number of demand (read+write) hits
system.l2.demand_hits::total                  5483542                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.data      5483542                       # number of overall hits
system.l2.overall_hits::total                 5483542                       # number of overall hits
system.l2.demand_misses::.switch_cpus.inst           45                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data       918638                       # number of demand (read+write) misses
system.l2.demand_misses::total                 918683                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus.inst           45                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data       918638                       # number of overall misses
system.l2.overall_misses::total                918683                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst      3992775                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data  85105361532                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      85109354307                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst      3992775                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data  85105361532                       # number of overall miss cycles
system.l2.overall_miss_latency::total     85109354307                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus.inst           45                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data      6402180                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              6402225                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst           45                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data      6402180                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             6402225                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.143488                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.143494                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.143488                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.143494                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 88728.333333                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 92642.979642                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 92642.787890                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 88728.333333                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 92642.979642                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 92642.787890                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              540826                       # number of writebacks
system.l2.writebacks::total                    540826                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst           45                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data       918638                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            918683                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst           45                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data       918638                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           918683                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst      3607709                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data  77243915983                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  77247523692                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst      3607709                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data  77243915983                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  77247523692                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.143488                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.143494                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.143488                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.143494                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 80171.311111                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 84085.260987                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 84085.069270                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 80171.311111                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 84085.260987                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 84085.069270                       # average overall mshr miss latency
system.l2.replacements                         918816                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      2467103                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          2467103                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      2467103                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      2467103                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks           45                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               45                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks           45                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           45                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks          159                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total           159                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.switch_cpus.data         2013                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  2013                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data          645                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 645                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data     56967204                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      56967204                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data         2658                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              2658                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.242664                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.242664                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 88321.246512                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 88321.246512                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data          645                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            645                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data     51457855                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     51457855                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.242664                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.242664                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 79779.620155                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 79779.620155                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_misses::.switch_cpus.inst           45                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total               45                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst      3992775                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total      3992775                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus.inst           45                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total             45                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total             1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 88728.333333                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 88728.333333                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst           45                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total           45                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst      3607709                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total      3607709                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 80171.311111                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 80171.311111                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data      5481529                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           5481529                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus.data       917993                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          917993                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data  85048394328                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  85048394328                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data      6399522                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       6399522                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.143447                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.143447                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 92646.016177                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 92646.016177                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data       917993                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       917993                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data  77192458128                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  77192458128                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.143447                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.143447                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 84088.286216                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 84088.286216                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                        16384                       # Cycle average of tags in use
system.l2.tags.total_refs                    18304782                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    935200                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     19.573120                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       2.954783                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      1440.738616                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst     1.556461                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data 14938.750140                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000180                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.087936                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.000095                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.911789                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         16384                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           11                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           92                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          749                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         7392                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         8140                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 205783856                       # Number of tag accesses
system.l2.tags.data_accesses                205783856                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       417                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::ON    937400465082                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF   1062599534918                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst   2000204423                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst    373460712                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total       2373665135                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst   2000204423                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst    373460712                       # number of overall hits
system.cpu.icache.overall_hits::total      2373665135                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          871                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst           66                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            937                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          871                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst           66                       # number of overall misses
system.cpu.icache.overall_misses::total           937                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst      5410158                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      5410158                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst      5410158                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      5410158                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst   2000205294                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst    373460778                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total   2373666072                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst   2000205294                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst    373460778                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total   2373666072                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000000                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000000                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 81972.090909                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total  5773.914621                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 81972.090909                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total  5773.914621                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          328                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 3                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs   109.333333                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          292                       # number of writebacks
system.cpu.icache.writebacks::total               292                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst           21                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           21                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst           21                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           21                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst           45                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           45                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst           45                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           45                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst      4051155                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      4051155                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst      4051155                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      4051155                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000000                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000000                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 90025.666667                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 90025.666667                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 90025.666667                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 90025.666667                       # average overall mshr miss latency
system.cpu.icache.replacements                    292                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst   2000204423                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst    373460712                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total      2373665135                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          871                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst           66                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           937                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst      5410158                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      5410158                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst   2000205294                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst    373460778                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total   2373666072                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 81972.090909                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total  5773.914621                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst           21                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           21                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst           45                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           45                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst      4051155                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      4051155                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 90025.666667                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 90025.666667                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           623.925462                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          2373666051                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               916                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          2591338.483624                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   600.093575                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst    23.831888                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.961688                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.038192                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999881                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          624                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          624                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses       92572977724                       # Number of tag accesses
system.cpu.icache.tags.data_accesses      92572977724                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    674389091                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data   1020599037                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total       1694988128                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    674389091                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data   1020599037                       # number of overall hits
system.cpu.dcache.overall_hits::total      1694988128                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      4692107                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data     20725177                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       25417284                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      4692107                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data     20725177                       # number of overall misses
system.cpu.dcache.overall_misses::total      25417284                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data 539219634202                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 539219634202                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data 539219634202                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 539219634202                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    679081198                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data   1041324214                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total   1720405412                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    679081198                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data   1041324214                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total   1720405412                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.006909                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.019903                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.014774                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.006909                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.019903                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.014774                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 26017.612984                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 21214.683449                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 26017.612984                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 21214.683449                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        18500                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets         3812                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               274                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets              35                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    67.518248                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets   108.914286                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      4736911                       # number of writebacks
system.cpu.dcache.writebacks::total           4736911                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data     14323127                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total     14323127                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data     14323127                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total     14323127                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data      6402050                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      6402050                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data      6402050                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      6402050                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data 141856020768                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 141856020768                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data 141856020768                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 141856020768                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.006148                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003721                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.006148                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003721                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 22157.905791                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 22157.905791                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 22157.905791                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 22157.905791                       # average overall mshr miss latency
system.cpu.dcache.replacements               11094130                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data    384345969                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data    612450089                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       996796058                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data      3939840                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data     20714632                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total      24654472                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data 538810974633                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 538810974633                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data    388285809                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data    633164721                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total   1021450530                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.010147                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.032716                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.024137                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 26011.129458                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 21854.492549                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data     14315233                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total     14315233                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data      6399399                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      6399399                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data 141778115577                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 141778115577                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.010107                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.006265                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 22154.911044                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 22154.911044                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data    290043122                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data    408148948                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      698192070                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       752267                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data        10545                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       762812                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data    408659569                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    408659569                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data    290795389                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data    408159493                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    698954882                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.002587                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.000026                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.001091                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 38753.870934                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total   535.727766                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data         7894                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         7894                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data         2651                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         2651                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data     77905191                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     77905191                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.000006                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000004                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 29387.095813                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 29387.095813                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data     22685143                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::.switch_cpus.data     36539853                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total     59224996                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data           99                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::.switch_cpus.data          370                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          469                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.switch_cpus.data      4743792                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total      4743792                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data     22685242                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::.switch_cpus.data     36540223                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total     59225465                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.000004                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::.switch_cpus.data     0.000010                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.000008                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus.data 12821.059459                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 10114.695096                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.switch_cpus.data          240                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total          240                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_misses::.switch_cpus.data          130                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          130                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus.data      1340238                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total      1340238                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus.data     0.000004                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.000002                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus.data 10309.523077                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 10309.523077                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data     22685241                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::.switch_cpus.data     36539887                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total     59225128                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data     22685241                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::.switch_cpus.data     36539887                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total     59225128                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           255.999312                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs          1824532638                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs          11094386                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            164.455486                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle              1668                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   149.162589                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data   106.836722                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.582666                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.417331                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999997                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           58                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          124                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2            8                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           62                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses       58854486546                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses      58854486546                       # Number of data accesses

---------- End Simulation Statistics   ----------
