; BTOR description generated by Yosys 0.48+0 (git sha1 e91e95f501bef4799b1e07df67de8032d92bad07, g++ 14.2.1 -O2 -flto=auto -ffat-lto-objects -fexceptions -fstack-protector-strong -m64 -march=x86-64 -mtune=generic -fasynchronous-unwind-tables -fstack-clash-protection -fcf-protection -mtls-dialect=gnu2 -fno-omit-frame-pointer -mno-omit-leaf-frame-pointer -fPIC -O3) for module sdspi.
1 sort bitvec 1
2 input 1 i_bus_grant ; /home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:123.14-123.25
3 input 1 i_miso ; /home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:119.14-119.20
4 sort bitvec 32
5 input 4 i_wb_data ; /home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:113.20-113.29
6 sort bitvec 2
7 input 6 i_wb_addr ; /home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:112.19-112.28
8 input 1 i_wb_we ; /home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:111.34-111.41
9 input 1 i_wb_stb ; /home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:111.24-111.32
10 input 1 i_wb_cyc ; /home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:111.14-111.22
11 input 1 i_clk ; /home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:109.14-109.19
12 sort bitvec 8
13 state 12 lowlevel.o_byte
14 state 12 ll_cmd_dat
15 const 1 0
16 state 1 r_cmd_busy
17 init 1 16 15
18 sort bitvec 3
19 const 18 000
20 state 18 r_rsp_state
21 init 18 20 19
22 state 18 r_cmd_state
23 init 18 22 19
24 state 1 lowlevel.o_mosi
25 const 1 1
26 state 1 lowlevel.o_sclk
27 init 1 26 25
28 state 1 lowlevel.o_cs_n
29 init 1 28 25
30 state 1 lowlevel.o_stb
31 init 1 30 15
32 state 1 $flatten\lowlevel.$anyconst$3347 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:77.37-77.46
33 next 1 32 32
34 state 1 lowlevel.r_idle
35 init 1 34 15
36 or 1 25 2 $flatten\lowlevel.$logic_or$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:803$3166 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:803.71-803.106
37 and 1 16 36 $flatten\lowlevel.$logic_and$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:803$3167 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:803.62-803.107
38 and 1 34 37 $flatten\lowlevel.$logic_and$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:803$3168 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:803.51-803.108
39 xor 1 32 38 $flatten\lowlevel.$xor$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:803$3169 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:803.20-803.109
40 state 1 $flatten\lowlevel.$anyconst$3507 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:157.30-157.39
41 next 1 40 40
42 sort bitvec 4
43 state 42 $flatten\lowlevel.$anyconst$3505 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:156.36-156.45
44 next 42 43 43
45 const 42 0000
46 eq 1 43 45 $flatten\lowlevel.$eq$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:814$3181 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:814.20-814.48
47 ite 1 46 16 15 $flatten\lowlevel.$ternary$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:814$3182 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:814.19-814.77
48 state 1 ll_cmd_stb
49 init 1 48 15
50 const 42 0001
51 eq 1 43 50 $flatten\lowlevel.$eq$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:813$3180 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:813.20-813.48
52 ite 1 51 48 47 $flatten\lowlevel.$ternary$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:813$3183 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:813.19-814.77
53 const 42 0010
54 eq 1 43 53 $flatten\lowlevel.$eq$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:812$3179 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:812.20-812.49
55 ite 1 54 28 52 $flatten\lowlevel.$ternary$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:812$3184 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:812.19-814.77
56 const 42 0011
57 eq 1 43 56 $flatten\lowlevel.$eq$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:811$3178 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:811.20-811.49
58 ite 1 57 26 55 $flatten\lowlevel.$ternary$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:811$3185 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:811.19-814.77
59 const 42 0100
60 eq 1 43 59 $flatten\lowlevel.$eq$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:810$3177 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:810.20-810.50
61 ite 1 60 24 58 $flatten\lowlevel.$ternary$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:810$3186 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:810.19-814.77
62 const 42 0101
63 eq 1 43 62 $flatten\lowlevel.$eq$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:809$3176 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:809.20-809.50
64 ite 1 63 3 61 $flatten\lowlevel.$ternary$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:809$3187 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:809.19-814.77
65 const 42 0110
66 eq 1 43 65 $flatten\lowlevel.$eq$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:808$3175 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:808.20-808.50
67 ite 1 66 30 64 $flatten\lowlevel.$ternary$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:808$3188 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:808.19-814.77
68 const 42 0111
69 eq 1 43 68 $flatten\lowlevel.$eq$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:807$3174 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:807.20-807.50
70 ite 1 69 2 67 $flatten\lowlevel.$ternary$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:807$3189 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:807.19-814.77
71 state 1 lowlevel.r_z_counter
72 init 1 71 25
73 const 42 1000
74 eq 1 43 73 $flatten\lowlevel.$eq$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:806$3173 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:806.20-806.51
75 ite 1 74 71 70 $flatten\lowlevel.$ternary$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:806$3190 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:806.19-814.77
76 const 42 1001
77 eq 1 43 76 $flatten\lowlevel.$eq$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:805$3172 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:805.20-805.51
78 ite 1 77 34 75 $flatten\lowlevel.$ternary$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:805$3191 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:805.19-814.77
79 state 1 lowlevel.startup_hold
80 init 1 79 25
81 const 42 1010
82 eq 1 43 81 $flatten\lowlevel.$eq$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:804$3171 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:804.20-804.51
83 ite 1 82 79 78 $flatten\lowlevel.$ternary$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:804$3192 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:804.19-814.77
84 input 1
85 const 42 1011
86 eq 1 43 85 $flatten\lowlevel.$eq$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:803$3170 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:803.170-803.201
87 ite 1 86 84 83 $flatten\lowlevel.$ternary$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:803$3193 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:803.169-814.77
88 xor 1 40 87 $flatten\lowlevel.$xor$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:803$3194 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:803.145-814.78
89 state 1 $flatten\lowlevel.$anyconst$3511 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:159.30-159.39
90 next 1 89 89
91 state 42 $flatten\lowlevel.$anyconst$3509 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:158.36-158.45
92 next 42 91 91
93 eq 1 91 45 $flatten\lowlevel.$eq$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:825$3206 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:825.20-825.48
94 ite 1 93 16 15 $flatten\lowlevel.$ternary$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:825$3207 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:825.19-825.77
95 eq 1 91 50 $flatten\lowlevel.$eq$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:824$3205 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:824.20-824.48
96 ite 1 95 48 94 $flatten\lowlevel.$ternary$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:824$3208 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:824.19-825.77
97 eq 1 91 53 $flatten\lowlevel.$eq$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:823$3204 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:823.20-823.49
98 ite 1 97 28 96 $flatten\lowlevel.$ternary$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:823$3209 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:823.19-825.77
99 eq 1 91 56 $flatten\lowlevel.$eq$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:822$3203 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:822.20-822.49
100 ite 1 99 26 98 $flatten\lowlevel.$ternary$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:822$3210 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:822.19-825.77
101 eq 1 91 59 $flatten\lowlevel.$eq$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:821$3202 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:821.20-821.50
102 ite 1 101 24 100 $flatten\lowlevel.$ternary$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:821$3211 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:821.19-825.77
103 eq 1 91 62 $flatten\lowlevel.$eq$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:820$3201 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:820.20-820.50
104 ite 1 103 3 102 $flatten\lowlevel.$ternary$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:820$3212 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:820.19-825.77
105 eq 1 91 65 $flatten\lowlevel.$eq$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:819$3200 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:819.20-819.50
106 ite 1 105 30 104 $flatten\lowlevel.$ternary$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:819$3213 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:819.19-825.77
107 eq 1 91 68 $flatten\lowlevel.$eq$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:818$3199 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:818.20-818.50
108 ite 1 107 2 106 $flatten\lowlevel.$ternary$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:818$3214 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:818.19-825.77
109 eq 1 91 73 $flatten\lowlevel.$eq$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:817$3198 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:817.20-817.51
110 ite 1 109 71 108 $flatten\lowlevel.$ternary$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:817$3215 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:817.19-825.77
111 eq 1 91 76 $flatten\lowlevel.$eq$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:816$3197 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:816.20-816.51
112 ite 1 111 34 110 $flatten\lowlevel.$ternary$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:816$3216 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:816.19-825.77
113 eq 1 91 81 $flatten\lowlevel.$eq$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:815$3196 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:815.20-815.51
114 ite 1 113 79 112 $flatten\lowlevel.$ternary$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:815$3217 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:815.19-825.77
115 eq 1 91 85 $flatten\lowlevel.$eq$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:814$3195 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:814.138-814.169
116 ite 1 115 84 114 $flatten\lowlevel.$ternary$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:814$3218 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:814.137-825.77
117 xor 1 89 116 $flatten\lowlevel.$xor$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:814$3219 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:814.113-825.78
118 state 1 $flatten\lowlevel.$anyconst$3349 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:78.37-78.46
119 next 1 118 118
120 ite 1 118 117 15 $flatten\lowlevel.$ternary$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:814$3220 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:814.82-825.85
121 or 1 88 120 $flatten\lowlevel.$or$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:803$3221 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:803.145-825.86
122 state 1 $flatten\lowlevel.$anyconst$3351 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:79.37-79.46
123 next 1 122 122
124 ite 1 122 121 25 $flatten\lowlevel.$ternary$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:803$3222 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:803.114-825.93
125 and 1 39 124 $flatten\lowlevel.$and$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:803$3223 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:803.19-825.94
126 and 1 48 125 $logic_and$/home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:990$1911 ; /home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:990.22-990.45
127 or 1 126 30 $logic_or$/home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:990$1912 ; /home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:990.21-990.60
128 sort bitvec 16
129 concat 128 14 13
130 sort bitvec 17
131 concat 130 16 129
132 sort bitvec 20
133 concat 132 20 131
134 sort bitvec 21
135 concat 134 2 133
136 sort bitvec 24
137 concat 136 22 135
138 sort bitvec 25
139 concat 138 3 137
140 sort bitvec 26
141 concat 140 24 139
142 sort bitvec 27
143 concat 142 26 141
144 sort bitvec 28
145 concat 144 28 143
146 sort bitvec 29
147 concat 146 30 145
148 sort bitvec 30
149 concat 148 125 147
150 sort bitvec 31
151 concat 150 48 149
152 concat 4 127 151
153 output 152 o_debug ; /home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:125.21-125.28
154 state 1
155 output 154 o_int ; /home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:121.14-121.19
156 output 24 o_mosi ; /home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:118.30-118.36
157 output 26 o_sck ; /home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:118.23-118.28
158 output 28 o_cs_n ; /home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:118.15-118.21
159 state 4
160 output 159 o_wb_data ; /home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:116.20-116.29
161 output 15 o_wb_stall ; /home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:115.15-115.25
162 state 1
163 init 1 162 15
164 output 162 o_wb_ack ; /home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:114.14-114.22
165 state 1 $flatten\lowlevel.$anyconst$3233 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:20.36-20.45
166 next 1 165 165
167 uext 1 165 0 lowlevel.__synth_change_add_guard_0 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:20.7-20.33
168 state 1 $flatten\lowlevel.$anyconst$3235 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:21.36-21.45
169 next 1 168 168
170 uext 1 168 0 lowlevel.__synth_change_add_guard_1 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:21.7-21.33
171 state 1 $flatten\lowlevel.$anyconst$3237 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:22.36-22.45
172 next 1 171 171
173 uext 1 171 0 lowlevel.__synth_change_add_guard_2 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:22.7-22.33
174 state 1 $flatten\lowlevel.$anyconst$3239 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:23.36-23.45
175 next 1 174 174
176 uext 1 174 0 lowlevel.__synth_change_add_guard_3 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:23.7-23.33
177 state 1 $flatten\lowlevel.$anyconst$3241 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:24.36-24.45
178 next 1 177 177
179 uext 1 177 0 lowlevel.__synth_change_add_guard_4 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:24.7-24.33
180 state 1 $flatten\lowlevel.$anyconst$3243 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:25.36-25.45
181 next 1 180 180
182 uext 1 180 0 lowlevel.__synth_change_add_guard_5 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:25.7-25.33
183 state 1 $flatten\lowlevel.$anyconst$3245 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:26.36-26.45
184 next 1 183 183
185 uext 1 183 0 lowlevel.__synth_change_add_guard_6 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:26.7-26.33
186 state 1 $flatten\lowlevel.$anyconst$3247 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:27.36-27.45
187 next 1 186 186
188 uext 1 186 0 lowlevel.__synth_change_add_guard_7 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:27.7-27.33
189 state 1 $flatten\lowlevel.$anyconst$3249 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:28.36-28.45
190 next 1 189 189
191 uext 1 189 0 lowlevel.__synth_change_add_guard_8 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:28.7-28.33
192 state 1 $flatten\lowlevel.$anyconst$3251 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:29.36-29.45
193 next 1 192 192
194 uext 1 192 0 lowlevel.__synth_change_add_guard_9 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:29.7-29.33
195 state 1 $flatten\lowlevel.$anyconst$3253 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:30.37-30.46
196 next 1 195 195
197 uext 1 195 0 lowlevel.__synth_change_add_guard_10 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:30.7-30.34
198 state 1 $flatten\lowlevel.$anyconst$3255 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:31.37-31.46
199 next 1 198 198
200 uext 1 198 0 lowlevel.__synth_change_add_guard_11 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:31.7-31.34
201 state 1 $flatten\lowlevel.$anyconst$3257 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:32.37-32.46
202 next 1 201 201
203 uext 1 201 0 lowlevel.__synth_change_add_guard_12 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:32.7-32.34
204 state 1 $flatten\lowlevel.$anyconst$3259 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:33.37-33.46
205 next 1 204 204
206 uext 1 204 0 lowlevel.__synth_change_add_guard_13 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:33.7-33.34
207 state 1 $flatten\lowlevel.$anyconst$3261 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:34.37-34.46
208 next 1 207 207
209 uext 1 207 0 lowlevel.__synth_change_add_guard_14 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:34.7-34.34
210 state 1 $flatten\lowlevel.$anyconst$3263 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:35.37-35.46
211 next 1 210 210
212 uext 1 210 0 lowlevel.__synth_change_add_guard_15 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:35.7-35.34
213 state 1 $flatten\lowlevel.$anyconst$3265 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:36.37-36.46
214 next 1 213 213
215 uext 1 213 0 lowlevel.__synth_change_add_guard_16 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:36.7-36.34
216 state 1 $flatten\lowlevel.$anyconst$3267 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:37.37-37.46
217 next 1 216 216
218 uext 1 216 0 lowlevel.__synth_change_add_guard_17 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:37.7-37.34
219 state 1 $flatten\lowlevel.$anyconst$3269 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:38.37-38.46
220 next 1 219 219
221 uext 1 219 0 lowlevel.__synth_change_add_guard_18 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:38.7-38.34
222 state 1 $flatten\lowlevel.$anyconst$3271 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:39.37-39.46
223 next 1 222 222
224 uext 1 222 0 lowlevel.__synth_change_add_guard_19 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:39.7-39.34
225 state 1 $flatten\lowlevel.$anyconst$3273 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:40.37-40.46
226 next 1 225 225
227 uext 1 225 0 lowlevel.__synth_change_add_guard_20 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:40.7-40.34
228 state 1 $flatten\lowlevel.$anyconst$3275 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:41.37-41.46
229 next 1 228 228
230 uext 1 228 0 lowlevel.__synth_change_add_guard_21 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:41.7-41.34
231 state 1 $flatten\lowlevel.$anyconst$3277 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:42.37-42.46
232 next 1 231 231
233 uext 1 231 0 lowlevel.__synth_change_add_guard_22 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:42.7-42.34
234 state 1 $flatten\lowlevel.$anyconst$3279 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:43.37-43.46
235 next 1 234 234
236 uext 1 234 0 lowlevel.__synth_change_add_guard_23 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:43.7-43.34
237 state 1 $flatten\lowlevel.$anyconst$3281 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:44.37-44.46
238 next 1 237 237
239 uext 1 237 0 lowlevel.__synth_change_add_guard_24 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:44.7-44.34
240 state 1 $flatten\lowlevel.$anyconst$3283 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:45.37-45.46
241 next 1 240 240
242 uext 1 240 0 lowlevel.__synth_change_add_guard_25 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:45.7-45.34
243 state 1 $flatten\lowlevel.$anyconst$3285 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:46.37-46.46
244 next 1 243 243
245 uext 1 243 0 lowlevel.__synth_change_add_guard_26 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:46.7-46.34
246 state 1 $flatten\lowlevel.$anyconst$3287 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:47.37-47.46
247 next 1 246 246
248 uext 1 246 0 lowlevel.__synth_change_add_guard_27 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:47.7-47.34
249 state 1 $flatten\lowlevel.$anyconst$3289 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:48.37-48.46
250 next 1 249 249
251 uext 1 249 0 lowlevel.__synth_change_add_guard_28 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:48.7-48.34
252 state 1 $flatten\lowlevel.$anyconst$3291 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:49.37-49.46
253 next 1 252 252
254 uext 1 252 0 lowlevel.__synth_change_add_guard_29 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:49.7-49.34
255 state 1 $flatten\lowlevel.$anyconst$3293 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:50.37-50.46
256 next 1 255 255
257 uext 1 255 0 lowlevel.__synth_change_add_guard_30 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:50.7-50.34
258 state 1 $flatten\lowlevel.$anyconst$3295 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:51.37-51.46
259 next 1 258 258
260 uext 1 258 0 lowlevel.__synth_change_add_guard_31 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:51.7-51.34
261 state 1 $flatten\lowlevel.$anyconst$3297 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:52.37-52.46
262 next 1 261 261
263 uext 1 261 0 lowlevel.__synth_change_add_guard_32 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:52.7-52.34
264 state 1 $flatten\lowlevel.$anyconst$3299 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:53.37-53.46
265 next 1 264 264
266 uext 1 264 0 lowlevel.__synth_change_add_guard_33 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:53.7-53.34
267 state 1 $flatten\lowlevel.$anyconst$3301 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:54.37-54.46
268 next 1 267 267
269 uext 1 267 0 lowlevel.__synth_change_add_guard_34 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:54.7-54.34
270 state 1 $flatten\lowlevel.$anyconst$3303 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:55.37-55.46
271 next 1 270 270
272 uext 1 270 0 lowlevel.__synth_change_add_guard_35 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:55.7-55.34
273 state 1 $flatten\lowlevel.$anyconst$3305 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:56.37-56.46
274 next 1 273 273
275 uext 1 273 0 lowlevel.__synth_change_add_guard_36 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:56.7-56.34
276 state 1 $flatten\lowlevel.$anyconst$3307 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:57.37-57.46
277 next 1 276 276
278 uext 1 276 0 lowlevel.__synth_change_add_guard_37 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:57.7-57.34
279 state 1 $flatten\lowlevel.$anyconst$3309 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:58.37-58.46
280 next 1 279 279
281 uext 1 279 0 lowlevel.__synth_change_add_guard_38 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:58.7-58.34
282 state 1 $flatten\lowlevel.$anyconst$3311 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:59.37-59.46
283 next 1 282 282
284 uext 1 282 0 lowlevel.__synth_change_add_guard_39 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:59.7-59.34
285 state 1 $flatten\lowlevel.$anyconst$3313 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:60.37-60.46
286 next 1 285 285
287 uext 1 285 0 lowlevel.__synth_change_add_guard_40 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:60.7-60.34
288 state 1 $flatten\lowlevel.$anyconst$3315 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:61.37-61.46
289 next 1 288 288
290 uext 1 288 0 lowlevel.__synth_change_add_guard_41 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:61.7-61.34
291 state 1 $flatten\lowlevel.$anyconst$3317 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:62.37-62.46
292 next 1 291 291
293 uext 1 291 0 lowlevel.__synth_change_add_guard_42 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:62.7-62.34
294 state 1 $flatten\lowlevel.$anyconst$3319 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:63.37-63.46
295 next 1 294 294
296 uext 1 294 0 lowlevel.__synth_change_add_guard_43 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:63.7-63.34
297 state 1 $flatten\lowlevel.$anyconst$3321 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:64.37-64.46
298 next 1 297 297
299 uext 1 297 0 lowlevel.__synth_change_add_guard_44 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:64.7-64.34
300 state 1 $flatten\lowlevel.$anyconst$3323 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:65.37-65.46
301 next 1 300 300
302 uext 1 300 0 lowlevel.__synth_change_add_guard_45 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:65.7-65.34
303 state 1 $flatten\lowlevel.$anyconst$3325 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:66.37-66.46
304 next 1 303 303
305 uext 1 303 0 lowlevel.__synth_change_add_guard_46 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:66.7-66.34
306 state 1 $flatten\lowlevel.$anyconst$3327 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:67.37-67.46
307 next 1 306 306
308 uext 1 306 0 lowlevel.__synth_change_add_guard_47 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:67.7-67.34
309 state 1 $flatten\lowlevel.$anyconst$3329 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:68.37-68.46
310 next 1 309 309
311 uext 1 309 0 lowlevel.__synth_change_add_guard_48 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:68.7-68.34
312 state 1 $flatten\lowlevel.$anyconst$3331 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:69.37-69.46
313 next 1 312 312
314 uext 1 312 0 lowlevel.__synth_change_add_guard_49 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:69.7-69.34
315 state 1 $flatten\lowlevel.$anyconst$3333 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:70.37-70.46
316 next 1 315 315
317 uext 1 315 0 lowlevel.__synth_change_add_guard_50 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:70.7-70.34
318 state 1 $flatten\lowlevel.$anyconst$3335 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:71.37-71.46
319 next 1 318 318
320 uext 1 318 0 lowlevel.__synth_change_add_guard_51 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:71.7-71.34
321 state 1 $flatten\lowlevel.$anyconst$3337 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:72.37-72.46
322 next 1 321 321
323 uext 1 321 0 lowlevel.__synth_change_add_guard_52 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:72.7-72.34
324 state 1 $flatten\lowlevel.$anyconst$3339 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:73.37-73.46
325 next 1 324 324
326 uext 1 324 0 lowlevel.__synth_change_add_guard_53 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:73.7-73.34
327 state 1 $flatten\lowlevel.$anyconst$3341 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:74.37-74.46
328 next 1 327 327
329 uext 1 327 0 lowlevel.__synth_change_add_guard_54 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:74.7-74.34
330 state 1 $flatten\lowlevel.$anyconst$3343 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:75.37-75.46
331 next 1 330 330
332 uext 1 330 0 lowlevel.__synth_change_add_guard_55 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:75.7-75.34
333 state 1 $flatten\lowlevel.$anyconst$3345 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:76.37-76.46
334 next 1 333 333
335 uext 1 333 0 lowlevel.__synth_change_add_guard_56 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:76.7-76.34
336 uext 1 32 0 lowlevel.__synth_change_add_guard_57 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:77.7-77.34
337 uext 1 118 0 lowlevel.__synth_change_add_guard_58 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:78.7-78.34
338 uext 1 122 0 lowlevel.__synth_change_add_guard_59 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:79.7-79.34
339 state 42 $flatten\lowlevel.$anyconst$3353 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:80.35-80.44
340 next 42 339 339
341 uext 42 339 0 lowlevel.__synth_add_guard_0 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:80.13-80.32
342 state 1 $flatten\lowlevel.$anyconst$3355 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:81.29-81.38
343 next 1 342 342
344 uext 1 342 0 lowlevel.__synth_add_guard_1 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:81.7-81.26
345 state 42 $flatten\lowlevel.$anyconst$3357 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:82.35-82.44
346 next 42 345 345
347 uext 42 345 0 lowlevel.__synth_add_guard_2 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:82.13-82.32
348 state 1 $flatten\lowlevel.$anyconst$3359 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:83.29-83.38
349 next 1 348 348
350 uext 1 348 0 lowlevel.__synth_add_guard_3 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:83.7-83.26
351 state 42 $flatten\lowlevel.$anyconst$3361 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:84.35-84.44
352 next 42 351 351
353 uext 42 351 0 lowlevel.__synth_add_guard_4 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:84.13-84.32
354 state 1 $flatten\lowlevel.$anyconst$3363 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:85.29-85.38
355 next 1 354 354
356 uext 1 354 0 lowlevel.__synth_add_guard_5 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:85.7-85.26
357 state 42 $flatten\lowlevel.$anyconst$3365 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:86.35-86.44
358 next 42 357 357
359 uext 42 357 0 lowlevel.__synth_add_guard_6 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:86.13-86.32
360 state 1 $flatten\lowlevel.$anyconst$3367 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:87.29-87.38
361 next 1 360 360
362 uext 1 360 0 lowlevel.__synth_add_guard_7 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:87.7-87.26
363 state 42 $flatten\lowlevel.$anyconst$3369 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:88.35-88.44
364 next 42 363 363
365 uext 42 363 0 lowlevel.__synth_add_guard_8 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:88.13-88.32
366 state 1 $flatten\lowlevel.$anyconst$3371 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:89.29-89.38
367 next 1 366 366
368 uext 1 366 0 lowlevel.__synth_add_guard_9 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:89.7-89.26
369 state 42 $flatten\lowlevel.$anyconst$3373 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:90.36-90.45
370 next 42 369 369
371 uext 42 369 0 lowlevel.__synth_add_guard_10 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:90.13-90.33
372 state 1 $flatten\lowlevel.$anyconst$3375 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:91.30-91.39
373 next 1 372 372
374 uext 1 372 0 lowlevel.__synth_add_guard_11 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:91.7-91.27
375 state 42 $flatten\lowlevel.$anyconst$3377 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:92.36-92.45
376 next 42 375 375
377 uext 42 375 0 lowlevel.__synth_add_guard_12 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:92.13-92.33
378 state 1 $flatten\lowlevel.$anyconst$3379 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:93.30-93.39
379 next 1 378 378
380 uext 1 378 0 lowlevel.__synth_add_guard_13 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:93.7-93.27
381 state 42 $flatten\lowlevel.$anyconst$3381 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:94.36-94.45
382 next 42 381 381
383 uext 42 381 0 lowlevel.__synth_add_guard_14 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:94.13-94.33
384 state 1 $flatten\lowlevel.$anyconst$3383 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:95.30-95.39
385 next 1 384 384
386 uext 1 384 0 lowlevel.__synth_add_guard_15 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:95.7-95.27
387 state 42 $flatten\lowlevel.$anyconst$3385 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:96.36-96.45
388 next 42 387 387
389 uext 42 387 0 lowlevel.__synth_add_guard_16 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:96.13-96.33
390 state 1 $flatten\lowlevel.$anyconst$3387 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:97.30-97.39
391 next 1 390 390
392 uext 1 390 0 lowlevel.__synth_add_guard_17 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:97.7-97.27
393 state 42 $flatten\lowlevel.$anyconst$3389 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:98.36-98.45
394 next 42 393 393
395 uext 42 393 0 lowlevel.__synth_add_guard_18 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:98.13-98.33
396 state 1 $flatten\lowlevel.$anyconst$3391 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:99.30-99.39
397 next 1 396 396
398 uext 1 396 0 lowlevel.__synth_add_guard_19 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:99.7-99.27
399 state 42 $flatten\lowlevel.$anyconst$3393 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:100.36-100.45
400 next 42 399 399
401 uext 42 399 0 lowlevel.__synth_add_guard_20 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:100.13-100.33
402 state 1 $flatten\lowlevel.$anyconst$3395 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:101.30-101.39
403 next 1 402 402
404 uext 1 402 0 lowlevel.__synth_add_guard_21 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:101.7-101.27
405 state 42 $flatten\lowlevel.$anyconst$3397 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:102.36-102.45
406 next 42 405 405
407 uext 42 405 0 lowlevel.__synth_add_guard_22 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:102.13-102.33
408 state 1 $flatten\lowlevel.$anyconst$3399 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:103.30-103.39
409 next 1 408 408
410 uext 1 408 0 lowlevel.__synth_add_guard_23 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:103.7-103.27
411 state 42 $flatten\lowlevel.$anyconst$3401 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:104.36-104.45
412 next 42 411 411
413 uext 42 411 0 lowlevel.__synth_add_guard_24 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:104.13-104.33
414 state 1 $flatten\lowlevel.$anyconst$3403 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:105.30-105.39
415 next 1 414 414
416 uext 1 414 0 lowlevel.__synth_add_guard_25 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:105.7-105.27
417 state 42 $flatten\lowlevel.$anyconst$3405 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:106.36-106.45
418 next 42 417 417
419 uext 42 417 0 lowlevel.__synth_add_guard_26 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:106.13-106.33
420 state 1 $flatten\lowlevel.$anyconst$3407 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:107.30-107.39
421 next 1 420 420
422 uext 1 420 0 lowlevel.__synth_add_guard_27 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:107.7-107.27
423 state 42 $flatten\lowlevel.$anyconst$3409 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:108.36-108.45
424 next 42 423 423
425 uext 42 423 0 lowlevel.__synth_add_guard_28 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:108.13-108.33
426 state 1 $flatten\lowlevel.$anyconst$3411 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:109.30-109.39
427 next 1 426 426
428 uext 1 426 0 lowlevel.__synth_add_guard_29 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:109.7-109.27
429 state 42 $flatten\lowlevel.$anyconst$3413 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:110.36-110.45
430 next 42 429 429
431 uext 42 429 0 lowlevel.__synth_add_guard_30 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:110.13-110.33
432 state 1 $flatten\lowlevel.$anyconst$3415 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:111.30-111.39
433 next 1 432 432
434 uext 1 432 0 lowlevel.__synth_add_guard_31 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:111.7-111.27
435 state 42 $flatten\lowlevel.$anyconst$3417 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:112.36-112.45
436 next 42 435 435
437 uext 42 435 0 lowlevel.__synth_add_guard_32 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:112.13-112.33
438 state 1 $flatten\lowlevel.$anyconst$3419 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:113.30-113.39
439 next 1 438 438
440 uext 1 438 0 lowlevel.__synth_add_guard_33 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:113.7-113.27
441 state 42 $flatten\lowlevel.$anyconst$3421 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:114.36-114.45
442 next 42 441 441
443 uext 42 441 0 lowlevel.__synth_add_guard_34 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:114.13-114.33
444 state 1 $flatten\lowlevel.$anyconst$3423 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:115.30-115.39
445 next 1 444 444
446 uext 1 444 0 lowlevel.__synth_add_guard_35 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:115.7-115.27
447 state 42 $flatten\lowlevel.$anyconst$3425 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:116.36-116.45
448 next 42 447 447
449 uext 42 447 0 lowlevel.__synth_add_guard_36 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:116.13-116.33
450 state 1 $flatten\lowlevel.$anyconst$3427 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:117.30-117.39
451 next 1 450 450
452 uext 1 450 0 lowlevel.__synth_add_guard_37 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:117.7-117.27
453 state 42 $flatten\lowlevel.$anyconst$3429 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:118.36-118.45
454 next 42 453 453
455 uext 42 453 0 lowlevel.__synth_add_guard_38 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:118.13-118.33
456 state 1 $flatten\lowlevel.$anyconst$3431 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:119.30-119.39
457 next 1 456 456
458 uext 1 456 0 lowlevel.__synth_add_guard_39 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:119.7-119.27
459 state 42 $flatten\lowlevel.$anyconst$3433 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:120.36-120.45
460 next 42 459 459
461 uext 42 459 0 lowlevel.__synth_add_guard_40 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:120.13-120.33
462 state 1 $flatten\lowlevel.$anyconst$3435 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:121.30-121.39
463 next 1 462 462
464 uext 1 462 0 lowlevel.__synth_add_guard_41 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:121.7-121.27
465 state 42 $flatten\lowlevel.$anyconst$3437 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:122.36-122.45
466 next 42 465 465
467 uext 42 465 0 lowlevel.__synth_add_guard_42 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:122.13-122.33
468 state 1 $flatten\lowlevel.$anyconst$3439 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:123.30-123.39
469 next 1 468 468
470 uext 1 468 0 lowlevel.__synth_add_guard_43 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:123.7-123.27
471 state 42 $flatten\lowlevel.$anyconst$3441 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:124.36-124.45
472 next 42 471 471
473 uext 42 471 0 lowlevel.__synth_add_guard_44 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:124.13-124.33
474 state 1 $flatten\lowlevel.$anyconst$3443 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:125.30-125.39
475 next 1 474 474
476 uext 1 474 0 lowlevel.__synth_add_guard_45 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:125.7-125.27
477 state 42 $flatten\lowlevel.$anyconst$3445 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:126.36-126.45
478 next 42 477 477
479 uext 42 477 0 lowlevel.__synth_add_guard_46 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:126.13-126.33
480 state 1 $flatten\lowlevel.$anyconst$3447 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:127.30-127.39
481 next 1 480 480
482 uext 1 480 0 lowlevel.__synth_add_guard_47 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:127.7-127.27
483 state 42 $flatten\lowlevel.$anyconst$3449 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:128.36-128.45
484 next 42 483 483
485 uext 42 483 0 lowlevel.__synth_add_guard_48 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:128.13-128.33
486 state 1 $flatten\lowlevel.$anyconst$3451 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:129.30-129.39
487 next 1 486 486
488 uext 1 486 0 lowlevel.__synth_add_guard_49 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:129.7-129.27
489 state 42 $flatten\lowlevel.$anyconst$3453 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:130.36-130.45
490 next 42 489 489
491 uext 42 489 0 lowlevel.__synth_add_guard_50 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:130.13-130.33
492 state 1 $flatten\lowlevel.$anyconst$3455 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:131.30-131.39
493 next 1 492 492
494 uext 1 492 0 lowlevel.__synth_add_guard_51 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:131.7-131.27
495 state 42 $flatten\lowlevel.$anyconst$3457 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:132.36-132.45
496 next 42 495 495
497 uext 42 495 0 lowlevel.__synth_add_guard_52 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:132.13-132.33
498 state 1 $flatten\lowlevel.$anyconst$3459 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:133.30-133.39
499 next 1 498 498
500 uext 1 498 0 lowlevel.__synth_add_guard_53 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:133.7-133.27
501 state 42 $flatten\lowlevel.$anyconst$3461 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:134.36-134.45
502 next 42 501 501
503 uext 42 501 0 lowlevel.__synth_add_guard_54 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:134.13-134.33
504 state 1 $flatten\lowlevel.$anyconst$3463 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:135.30-135.39
505 next 1 504 504
506 uext 1 504 0 lowlevel.__synth_add_guard_55 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:135.7-135.27
507 state 42 $flatten\lowlevel.$anyconst$3465 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:136.36-136.45
508 next 42 507 507
509 uext 42 507 0 lowlevel.__synth_add_guard_56 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:136.13-136.33
510 state 1 $flatten\lowlevel.$anyconst$3467 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:137.30-137.39
511 next 1 510 510
512 uext 1 510 0 lowlevel.__synth_add_guard_57 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:137.7-137.27
513 state 42 $flatten\lowlevel.$anyconst$3469 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:138.36-138.45
514 next 42 513 513
515 uext 42 513 0 lowlevel.__synth_add_guard_58 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:138.13-138.33
516 state 1 $flatten\lowlevel.$anyconst$3471 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:139.30-139.39
517 next 1 516 516
518 uext 1 516 0 lowlevel.__synth_add_guard_59 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:139.7-139.27
519 state 42 $flatten\lowlevel.$anyconst$3473 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:140.36-140.45
520 next 42 519 519
521 uext 42 519 0 lowlevel.__synth_add_guard_60 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:140.13-140.33
522 state 1 $flatten\lowlevel.$anyconst$3475 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:141.30-141.39
523 next 1 522 522
524 uext 1 522 0 lowlevel.__synth_add_guard_61 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:141.7-141.27
525 state 42 $flatten\lowlevel.$anyconst$3477 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:142.36-142.45
526 next 42 525 525
527 uext 42 525 0 lowlevel.__synth_add_guard_62 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:142.13-142.33
528 state 1 $flatten\lowlevel.$anyconst$3479 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:143.30-143.39
529 next 1 528 528
530 uext 1 528 0 lowlevel.__synth_add_guard_63 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:143.7-143.27
531 state 42 $flatten\lowlevel.$anyconst$3481 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:144.36-144.45
532 next 42 531 531
533 uext 42 531 0 lowlevel.__synth_add_guard_64 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:144.13-144.33
534 state 1 $flatten\lowlevel.$anyconst$3483 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:145.30-145.39
535 next 1 534 534
536 uext 1 534 0 lowlevel.__synth_add_guard_65 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:145.7-145.27
537 state 42 $flatten\lowlevel.$anyconst$3485 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:146.36-146.45
538 next 42 537 537
539 uext 42 537 0 lowlevel.__synth_add_guard_66 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:146.13-146.33
540 state 1 $flatten\lowlevel.$anyconst$3487 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:147.30-147.39
541 next 1 540 540
542 uext 1 540 0 lowlevel.__synth_add_guard_67 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:147.7-147.27
543 state 42 $flatten\lowlevel.$anyconst$3489 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:148.36-148.45
544 next 42 543 543
545 uext 42 543 0 lowlevel.__synth_add_guard_68 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:148.13-148.33
546 state 1 $flatten\lowlevel.$anyconst$3491 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:149.30-149.39
547 next 1 546 546
548 uext 1 546 0 lowlevel.__synth_add_guard_69 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:149.7-149.27
549 state 42 $flatten\lowlevel.$anyconst$3493 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:150.36-150.45
550 next 42 549 549
551 uext 42 549 0 lowlevel.__synth_add_guard_70 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:150.13-150.33
552 state 1 $flatten\lowlevel.$anyconst$3495 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:151.30-151.39
553 next 1 552 552
554 uext 1 552 0 lowlevel.__synth_add_guard_71 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:151.7-151.27
555 state 42 $flatten\lowlevel.$anyconst$3497 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:152.36-152.45
556 next 42 555 555
557 uext 42 555 0 lowlevel.__synth_add_guard_72 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:152.13-152.33
558 state 1 $flatten\lowlevel.$anyconst$3499 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:153.30-153.39
559 next 1 558 558
560 uext 1 558 0 lowlevel.__synth_add_guard_73 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:153.7-153.27
561 state 42 $flatten\lowlevel.$anyconst$3501 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:154.36-154.45
562 next 42 561 561
563 uext 42 561 0 lowlevel.__synth_add_guard_74 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:154.13-154.33
564 state 1 $flatten\lowlevel.$anyconst$3503 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:155.30-155.39
565 next 1 564 564
566 uext 1 564 0 lowlevel.__synth_add_guard_75 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:155.7-155.27
567 uext 42 43 0 lowlevel.__synth_add_guard_76 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:156.13-156.33
568 uext 1 40 0 lowlevel.__synth_add_guard_77 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:157.7-157.27
569 uext 42 91 0 lowlevel.__synth_add_guard_78 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:158.13-158.33
570 uext 1 89 0 lowlevel.__synth_add_guard_79 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:159.7-159.27
571 uext 1 11 0 lowlevel.i_clk ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:162.9-162.14
572 sort bitvec 7
573 const 572 1100011
574 state 572 r_sdspi_clk
575 init 572 574 573
576 uext 572 574 0 lowlevel.i_speed ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:163.23-163.30
577 uext 1 16 0 lowlevel.i_cs ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:164.9-164.13
578 uext 1 48 0 lowlevel.i_stb ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:165.9-165.14
579 uext 12 14 0 lowlevel.i_byte ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:166.15-166.21
580 uext 1 3 0 lowlevel.i_miso ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:168.9-168.15
581 uext 1 125 0 lowlevel.o_idle ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:171.10-171.16
582 uext 1 2 0 lowlevel.i_bus_grant ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:172.9-172.20
583 const 572 0000000
584 state 572 lowlevel.r_clk_counter
585 init 572 584 583
586 state 42 lowlevel.r_state
587 init 42 586 45
588 state 12 lowlevel.r_byte
589 state 12 lowlevel.r_ireg
590 and 1 48 125 $flatten\lowlevel.$logic_and$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:212$1938 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:212.57-212.72
591 xor 1 165 590 $flatten\lowlevel.$xor$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:212$1939 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:212.27-212.73
592 eq 1 339 45 $flatten\lowlevel.$eq$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:224$1952 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:224.27-224.54
593 ite 1 592 16 15 $flatten\lowlevel.$ternary$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:224$1953 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:224.26-224.83
594 eq 1 339 50 $flatten\lowlevel.$eq$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:223$1951 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:223.27-223.54
595 ite 1 594 48 593 $flatten\lowlevel.$ternary$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:223$1954 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:223.26-224.83
596 eq 1 339 53 $flatten\lowlevel.$eq$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:222$1950 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:222.27-222.55
597 ite 1 596 28 595 $flatten\lowlevel.$ternary$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:222$1955 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:222.26-224.83
598 eq 1 339 56 $flatten\lowlevel.$eq$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:221$1949 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:221.27-221.55
599 ite 1 598 26 597 $flatten\lowlevel.$ternary$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:221$1956 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:221.26-224.83
600 eq 1 339 59 $flatten\lowlevel.$eq$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:220$1948 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:220.27-220.56
601 ite 1 600 24 599 $flatten\lowlevel.$ternary$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:220$1957 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:220.26-224.83
602 eq 1 339 62 $flatten\lowlevel.$eq$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:219$1947 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:219.27-219.56
603 ite 1 602 3 601 $flatten\lowlevel.$ternary$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:219$1958 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:219.26-224.83
604 eq 1 339 65 $flatten\lowlevel.$eq$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:218$1946 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:218.27-218.56
605 ite 1 604 30 603 $flatten\lowlevel.$ternary$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:218$1959 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:218.26-224.83
606 eq 1 339 68 $flatten\lowlevel.$eq$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:217$1945 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:217.27-217.56
607 ite 1 606 125 605 $flatten\lowlevel.$ternary$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:217$1960 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:217.26-224.83
608 eq 1 339 73 $flatten\lowlevel.$eq$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:216$1944 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:216.27-216.57
609 ite 1 608 2 607 $flatten\lowlevel.$ternary$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:216$1961 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:216.26-224.83
610 eq 1 339 76 $flatten\lowlevel.$eq$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:215$1943 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:215.27-215.57
611 ite 1 610 71 609 $flatten\lowlevel.$ternary$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:215$1962 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:215.26-224.83
612 eq 1 339 81 $flatten\lowlevel.$eq$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:214$1942 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:214.27-214.57
613 ite 1 612 34 611 $flatten\lowlevel.$ternary$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:214$1963 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:214.26-224.83
614 eq 1 339 85 $flatten\lowlevel.$eq$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:213$1941 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:213.27-213.57
615 ite 1 614 79 613 $flatten\lowlevel.$ternary$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:213$1964 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:213.26-224.83
616 const 42 1100
617 eq 1 339 616 $flatten\lowlevel.$eq$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:212$1940 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:212.132-212.162
618 ite 1 617 84 615 $flatten\lowlevel.$ternary$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:212$1965 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:212.131-224.83
619 xor 1 342 618 $flatten\lowlevel.$xor$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:212$1966 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:212.108-224.84
620 eq 1 345 45 $flatten\lowlevel.$eq$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:236$1979 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:236.27-236.54
621 ite 1 620 16 15 $flatten\lowlevel.$ternary$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:236$1980 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:236.26-236.83
622 eq 1 345 50 $flatten\lowlevel.$eq$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:235$1978 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:235.27-235.54
623 ite 1 622 48 621 $flatten\lowlevel.$ternary$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:235$1981 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:235.26-236.83
624 eq 1 345 53 $flatten\lowlevel.$eq$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:234$1977 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:234.27-234.55
625 ite 1 624 28 623 $flatten\lowlevel.$ternary$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:234$1982 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:234.26-236.83
626 eq 1 345 56 $flatten\lowlevel.$eq$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:233$1976 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:233.27-233.55
627 ite 1 626 26 625 $flatten\lowlevel.$ternary$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:233$1983 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:233.26-236.83
628 eq 1 345 59 $flatten\lowlevel.$eq$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:232$1975 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:232.27-232.56
629 ite 1 628 24 627 $flatten\lowlevel.$ternary$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:232$1984 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:232.26-236.83
630 eq 1 345 62 $flatten\lowlevel.$eq$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:231$1974 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:231.27-231.56
631 ite 1 630 3 629 $flatten\lowlevel.$ternary$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:231$1985 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:231.26-236.83
632 eq 1 345 65 $flatten\lowlevel.$eq$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:230$1973 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:230.27-230.56
633 ite 1 632 30 631 $flatten\lowlevel.$ternary$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:230$1986 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:230.26-236.83
634 eq 1 345 68 $flatten\lowlevel.$eq$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:229$1972 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:229.27-229.56
635 ite 1 634 125 633 $flatten\lowlevel.$ternary$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:229$1987 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:229.26-236.83
636 eq 1 345 73 $flatten\lowlevel.$eq$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:228$1971 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:228.27-228.57
637 ite 1 636 2 635 $flatten\lowlevel.$ternary$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:228$1988 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:228.26-236.83
638 eq 1 345 76 $flatten\lowlevel.$eq$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:227$1970 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:227.27-227.57
639 ite 1 638 71 637 $flatten\lowlevel.$ternary$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:227$1989 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:227.26-236.83
640 eq 1 345 81 $flatten\lowlevel.$eq$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:226$1969 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:226.27-226.57
641 ite 1 640 34 639 $flatten\lowlevel.$ternary$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:226$1990 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:226.26-236.83
642 eq 1 345 85 $flatten\lowlevel.$eq$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:225$1968 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:225.27-225.57
643 ite 1 642 79 641 $flatten\lowlevel.$ternary$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:225$1991 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:225.26-236.83
644 eq 1 345 616 $flatten\lowlevel.$eq$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:224$1967 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:224.142-224.172
645 ite 1 644 84 643 $flatten\lowlevel.$ternary$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:224$1992 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:224.141-236.83
646 xor 1 348 645 $flatten\lowlevel.$xor$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:224$1993 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:224.118-236.84
647 ite 1 168 646 15 $flatten\lowlevel.$ternary$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:224$1994 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:224.88-236.91
648 or 1 619 647 $flatten\lowlevel.$or$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:212$1995 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:212.108-236.92
649 ite 1 171 648 25 $flatten\lowlevel.$ternary$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:212$1996 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:212.78-236.99
650 and 1 591 649 $flatten\lowlevel.$and$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:212$1997 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:212.26-236.100
651 uext 1 650 0 lowlevel.byte_accepted ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:179.8-179.21
652 const 572 1001011
653 state 572 lowlevel.WAIT_FOR_STARTUP.startup_counter
654 init 572 653 652
655 state 1 lowlevel.WAIT_FOR_STARTUP.past_sclk
656 init 1 655 25
657 uext 1 84 0 lowlevel.past_sclk ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:212.165-212.174
658 uext 1 10 0 unused ; /home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:1000.7-1000.13
659 state 4 fifo_b_wr_data
660 state 4 fifo_a_wr_data
661 state 572 fifo_b_wr_addr
662 state 572 fifo_a_wr_addr
663 state 42 fifo_b_wr_mask
664 state 42 fifo_a_wr_mask
665 state 1 fifo_b_wr
666 state 1 fifo_a_wr
667 state 1 clear_fifo_crc
668 state 1 pre_fifo_crc_b
669 state 1 pre_fifo_crc_a
670 state 1 pre_fifo_b_wr
671 state 1 pre_fifo_a_wr
672 state 1 last_fifo_byte
673 init 1 672 15
674 sort bitvec 9
675 const 6 11
676 state 572 r_blklimit
677 concat 674 676 675
678 uext 674 677 0 w_blklimit ; /home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:658.24-658.34
679 state 1 pre_fifo_addr_inc_wr
680 init 1 679 15
681 state 1 pre_fifo_addr_inc_rd
682 init 1 681 15
683 state 1 dly_stb
684 init 1 683 15
685 state 18 second_rsp_state
686 state 1 ready_for_response_token
687 state 1 nonzero_out
688 state 1 pre_rsp_state
689 state 1 pre_cmd_state
690 state 1 r_watchdog_err
691 init 1 690 15
692 const 140 11111111111111111111111111
693 state 140 r_watchdog
694 init 140 693 692
695 uext 42 68 0 max_lgblklen ; /home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:250.13-250.25
696 state 42 r_lgblklen
697 init 42 696 68
698 state 1 r_cmd_crc_ff
699 init 1 698 15
700 state 12 r_cmd_crc
701 state 42 r_cmd_crc_cnt
702 state 128 fifo_wr_crc_reg
703 state 128 fifo_rd_crc_reg
704 state 42 fifo_wr_crc_count
705 state 42 fifo_rd_crc_count
706 state 1 fifo_wr_crc_stb
707 state 1 fifo_rd_crc_stb
708 state 18 ll_fifo_pkt_state
709 state 12 fifo_b_byte
710 state 12 fifo_a_byte
711 state 6 ll_fifo_wr_state
712 state 1 fifo_crc_err
713 init 1 712 15
714 state 674 ll_fifo_addr
715 state 572 fifo_wb_addr
716 state 1 q_busy
717 init 1 716 25
718 state 4 fifo_b_reg
719 state 4 fifo_a_reg
720 state 1 r_cmd_sent
721 state 1 r_cmd_err
722 init 1 721 15
723 uext 1 15 0 need_reset ; /home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:215.8-215.18
724 state 6 r_cmd_resp
725 const 6 00
726 state 6 r_data_fil
727 init 6 726 725
728 const 4 00000000000000000000000000000000
729 state 4 r_data_reg
730 init 4 729 728
731 const 12 11111111
732 state 12 r_last_r_one
733 init 12 732 731
734 state 12 fifo_byte
735 state 6 r_data_response_token
736 state 42 r_read_err_token
737 state 1 r_err_token
738 init 1 737 15
739 state 1 r_have_start_token
740 state 1 r_have_data_response_token
741 state 1 ll_fifo_rd
742 init 1 741 15
743 state 1 ll_fifo_wr
744 init 1 743 15
745 state 1 r_fifo_id
746 state 1 ll_fifo_wr_complete
747 state 1 ll_fifo_rd_complete
748 state 1 r_fifo_wr
749 state 1 r_use_fifo
750 init 1 749 15
751 state 1 r_have_resp
752 slice 572 700 7 1
753 concat 12 752 25
754 uext 12 753 0 cmd_crc ; /home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:195.13-195.20
755 state 1 r_cmd_crc_stb
756 uext 12 13 0 ll_out_dat ; /home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:184.13-184.23
757 uext 1 125 0 ll_idle ; /home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:183.20-183.27
758 uext 1 30 0 ll_out_stb ; /home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:183.8-183.18
759 state 4 r_wb_data
760 state 6 r_wb_addr
761 state 1 r_new_data
762 state 1 r_cmd_stb
763 state 1 r_write_stb
764 state 1 r_wb_stb
765 uext 4 759 0 wb_data ; /home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:134.14-134.21
766 uext 6 760 0 wb_addr ; /home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:133.13-133.20
767 uext 1 762 0 new_cmd ; /home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:132.45-132.52
768 uext 1 761 0 new_data ; /home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:132.35-132.43
769 uext 1 762 0 cmd_stb ; /home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:132.26-132.33
770 uext 1 763 0 write_stb ; /home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:132.15-132.24
771 uext 1 764 0 wb_stb ; /home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:132.7-132.13
772 uext 4 586 28
773 const 4 00000000000000000000000000001011
774 ugte 1 772 773 $flatten\lowlevel.$ge$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:707$2974 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:707.42-707.70
775 xor 1 255 774 $flatten\lowlevel.$xor$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:707$2975 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:707.11-707.71
776 eq 1 459 45 $flatten\lowlevel.$eq$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:720$2989 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:720.8-720.36
777 ite 1 776 16 15 $flatten\lowlevel.$ternary$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:720$2990 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:720.7-720.65
778 eq 1 459 50 $flatten\lowlevel.$eq$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:719$2988 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:719.8-719.36
779 ite 1 778 48 777 $flatten\lowlevel.$ternary$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:719$2991 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:719.7-720.65
780 eq 1 459 53 $flatten\lowlevel.$eq$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:718$2987 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:718.8-718.37
781 ite 1 780 28 779 $flatten\lowlevel.$ternary$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:718$2992 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:718.7-720.65
782 eq 1 459 56 $flatten\lowlevel.$eq$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:717$2986 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:717.8-717.37
783 ite 1 782 26 781 $flatten\lowlevel.$ternary$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:717$2993 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:717.7-720.65
784 eq 1 459 59 $flatten\lowlevel.$eq$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:716$2985 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:716.8-716.38
785 ite 1 784 24 783 $flatten\lowlevel.$ternary$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:716$2994 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:716.7-720.65
786 eq 1 459 62 $flatten\lowlevel.$eq$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:715$2984 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:715.8-715.38
787 ite 1 786 3 785 $flatten\lowlevel.$ternary$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:715$2995 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:715.7-720.65
788 eq 1 459 65 $flatten\lowlevel.$eq$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:714$2983 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:714.8-714.38
789 ite 1 788 30 787 $flatten\lowlevel.$ternary$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:714$2996 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:714.7-720.65
790 eq 1 459 68 $flatten\lowlevel.$eq$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:713$2982 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:713.8-713.38
791 ite 1 790 125 789 $flatten\lowlevel.$ternary$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:713$2997 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:713.7-720.65
792 eq 1 459 73 $flatten\lowlevel.$eq$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:712$2981 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:712.8-712.39
793 ite 1 792 2 791 $flatten\lowlevel.$ternary$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:712$2998 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:712.7-720.65
794 eq 1 459 76 $flatten\lowlevel.$eq$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:711$2980 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:711.8-711.39
795 ite 1 794 71 793 $flatten\lowlevel.$ternary$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:711$2999 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:711.7-720.65
796 eq 1 459 81 $flatten\lowlevel.$eq$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:710$2979 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:710.8-710.39
797 ite 1 796 34 795 $flatten\lowlevel.$ternary$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:710$3000 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:710.7-720.65
798 eq 1 459 85 $flatten\lowlevel.$eq$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:709$2978 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:709.8-709.39
799 ite 1 798 650 797 $flatten\lowlevel.$ternary$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:709$3001 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:709.7-720.65
800 eq 1 459 616 $flatten\lowlevel.$eq$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:708$2977 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:708.8-708.39
801 ite 1 800 79 799 $flatten\lowlevel.$ternary$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:708$3002 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:708.7-720.65
802 const 42 1101
803 eq 1 459 802 $flatten\lowlevel.$eq$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:707$2976 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:707.132-707.163
804 ite 1 803 84 801 $flatten\lowlevel.$ternary$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:707$3003 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:707.131-720.65
805 xor 1 462 804 $flatten\lowlevel.$xor$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:707$3004 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:707.107-720.66
806 eq 1 465 45 $flatten\lowlevel.$eq$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:733$3018 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:733.8-733.36
807 ite 1 806 16 15 $flatten\lowlevel.$ternary$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:733$3019 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:733.7-733.65
808 eq 1 465 50 $flatten\lowlevel.$eq$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:732$3017 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:732.8-732.36
809 ite 1 808 48 807 $flatten\lowlevel.$ternary$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:732$3020 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:732.7-733.65
810 eq 1 465 53 $flatten\lowlevel.$eq$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:731$3016 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:731.8-731.37
811 ite 1 810 28 809 $flatten\lowlevel.$ternary$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:731$3021 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:731.7-733.65
812 eq 1 465 56 $flatten\lowlevel.$eq$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:730$3015 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:730.8-730.37
813 ite 1 812 26 811 $flatten\lowlevel.$ternary$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:730$3022 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:730.7-733.65
814 eq 1 465 59 $flatten\lowlevel.$eq$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:729$3014 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:729.8-729.38
815 ite 1 814 24 813 $flatten\lowlevel.$ternary$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:729$3023 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:729.7-733.65
816 eq 1 465 62 $flatten\lowlevel.$eq$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:728$3013 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:728.8-728.38
817 ite 1 816 3 815 $flatten\lowlevel.$ternary$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:728$3024 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:728.7-733.65
818 eq 1 465 65 $flatten\lowlevel.$eq$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:727$3012 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:727.8-727.38
819 ite 1 818 30 817 $flatten\lowlevel.$ternary$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:727$3025 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:727.7-733.65
820 eq 1 465 68 $flatten\lowlevel.$eq$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:726$3011 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:726.8-726.38
821 ite 1 820 125 819 $flatten\lowlevel.$ternary$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:726$3026 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:726.7-733.65
822 eq 1 465 73 $flatten\lowlevel.$eq$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:725$3010 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:725.8-725.39
823 ite 1 822 2 821 $flatten\lowlevel.$ternary$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:725$3027 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:725.7-733.65
824 eq 1 465 76 $flatten\lowlevel.$eq$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:724$3009 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:724.8-724.39
825 ite 1 824 71 823 $flatten\lowlevel.$ternary$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:724$3028 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:724.7-733.65
826 eq 1 465 81 $flatten\lowlevel.$eq$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:723$3008 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:723.8-723.39
827 ite 1 826 34 825 $flatten\lowlevel.$ternary$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:723$3029 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:723.7-733.65
828 eq 1 465 85 $flatten\lowlevel.$eq$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:722$3007 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:722.8-722.39
829 ite 1 828 650 827 $flatten\lowlevel.$ternary$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:722$3030 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:722.7-733.65
830 eq 1 465 616 $flatten\lowlevel.$eq$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:721$3006 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:721.8-721.39
831 ite 1 830 79 829 $flatten\lowlevel.$ternary$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:721$3031 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:721.7-733.65
832 eq 1 465 802 $flatten\lowlevel.$eq$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:720$3005 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:720.126-720.157
833 ite 1 832 84 831 $flatten\lowlevel.$ternary$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:720$3032 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:720.125-733.65
834 xor 1 468 833 $flatten\lowlevel.$xor$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:720$3033 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:720.101-733.66
835 ite 1 258 834 15 $flatten\lowlevel.$ternary$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:720$3034 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:720.70-733.73
836 or 1 805 835 $flatten\lowlevel.$or$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:707$3035 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:707.107-733.74
837 ite 1 261 836 25 $flatten\lowlevel.$ternary$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:707$3036 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:707.76-733.81
838 and 1 775 837 $flatten\lowlevel.$and$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:707$3037 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:707.10-733.82
839 ite 12 838 589 13 $flatten\lowlevel.$procmux$4433 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:707.10-733.82|/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:707.7-739.39
840 xor 1 264 26 $flatten\lowlevel.$xor$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:676$2910 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:676.18-676.54
841 eq 1 471 45 $flatten\lowlevel.$eq$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:689$2924 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:689.6-689.34
842 ite 1 841 16 15 $flatten\lowlevel.$ternary$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:689$2925 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:689.5-689.63
843 eq 1 471 50 $flatten\lowlevel.$eq$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:688$2923 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:688.6-688.34
844 ite 1 843 48 842 $flatten\lowlevel.$ternary$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:688$2926 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:688.5-689.63
845 eq 1 471 53 $flatten\lowlevel.$eq$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:687$2922 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:687.6-687.35
846 ite 1 845 28 844 $flatten\lowlevel.$ternary$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:687$2927 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:687.5-689.63
847 eq 1 471 56 $flatten\lowlevel.$eq$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:686$2921 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:686.6-686.35
848 ite 1 847 26 846 $flatten\lowlevel.$ternary$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:686$2928 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:686.5-689.63
849 eq 1 471 59 $flatten\lowlevel.$eq$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:685$2920 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:685.6-685.36
850 ite 1 849 24 848 $flatten\lowlevel.$ternary$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:685$2929 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:685.5-689.63
851 eq 1 471 62 $flatten\lowlevel.$eq$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:684$2919 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:684.6-684.36
852 ite 1 851 3 850 $flatten\lowlevel.$ternary$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:684$2930 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:684.5-689.63
853 eq 1 471 65 $flatten\lowlevel.$eq$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:683$2918 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:683.6-683.36
854 ite 1 853 30 852 $flatten\lowlevel.$ternary$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:683$2931 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:683.5-689.63
855 eq 1 471 68 $flatten\lowlevel.$eq$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:682$2917 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:682.6-682.36
856 ite 1 855 125 854 $flatten\lowlevel.$ternary$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:682$2932 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:682.5-689.63
857 eq 1 471 73 $flatten\lowlevel.$eq$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:681$2916 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:681.6-681.37
858 ite 1 857 2 856 $flatten\lowlevel.$ternary$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:681$2933 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:681.5-689.63
859 eq 1 471 76 $flatten\lowlevel.$eq$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:680$2915 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:680.6-680.37
860 ite 1 859 71 858 $flatten\lowlevel.$ternary$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:680$2934 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:680.5-689.63
861 eq 1 471 81 $flatten\lowlevel.$eq$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:679$2914 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:679.6-679.37
862 ite 1 861 34 860 $flatten\lowlevel.$ternary$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:679$2935 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:679.5-689.63
863 eq 1 471 85 $flatten\lowlevel.$eq$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:678$2913 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:678.6-678.37
864 ite 1 863 650 862 $flatten\lowlevel.$ternary$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:678$2936 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:678.5-689.63
865 eq 1 471 616 $flatten\lowlevel.$eq$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:677$2912 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:677.6-677.37
866 ite 1 865 79 864 $flatten\lowlevel.$ternary$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:677$2937 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:677.5-689.63
867 eq 1 471 802 $flatten\lowlevel.$eq$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:676$2911 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:676.115-676.146
868 ite 1 867 84 866 $flatten\lowlevel.$ternary$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:676$2938 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:676.114-689.63
869 xor 1 474 868 $flatten\lowlevel.$xor$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:676$2939 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:676.90-689.64
870 eq 1 477 45 $flatten\lowlevel.$eq$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:702$2953 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:702.6-702.34
871 ite 1 870 16 15 $flatten\lowlevel.$ternary$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:702$2954 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:702.5-702.63
872 eq 1 477 50 $flatten\lowlevel.$eq$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:701$2952 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:701.6-701.34
873 ite 1 872 48 871 $flatten\lowlevel.$ternary$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:701$2955 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:701.5-702.63
874 eq 1 477 53 $flatten\lowlevel.$eq$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:700$2951 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:700.6-700.35
875 ite 1 874 28 873 $flatten\lowlevel.$ternary$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:700$2956 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:700.5-702.63
876 eq 1 477 56 $flatten\lowlevel.$eq$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:699$2950 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:699.6-699.35
877 ite 1 876 26 875 $flatten\lowlevel.$ternary$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:699$2957 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:699.5-702.63
878 eq 1 477 59 $flatten\lowlevel.$eq$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:698$2949 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:698.6-698.36
879 ite 1 878 24 877 $flatten\lowlevel.$ternary$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:698$2958 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:698.5-702.63
880 eq 1 477 62 $flatten\lowlevel.$eq$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:697$2948 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:697.6-697.36
881 ite 1 880 3 879 $flatten\lowlevel.$ternary$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:697$2959 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:697.5-702.63
882 eq 1 477 65 $flatten\lowlevel.$eq$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:696$2947 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:696.6-696.36
883 ite 1 882 30 881 $flatten\lowlevel.$ternary$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:696$2960 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:696.5-702.63
884 eq 1 477 68 $flatten\lowlevel.$eq$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:695$2946 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:695.6-695.36
885 ite 1 884 125 883 $flatten\lowlevel.$ternary$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:695$2961 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:695.5-702.63
886 eq 1 477 73 $flatten\lowlevel.$eq$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:694$2945 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:694.6-694.37
887 ite 1 886 2 885 $flatten\lowlevel.$ternary$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:694$2962 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:694.5-702.63
888 eq 1 477 76 $flatten\lowlevel.$eq$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:693$2944 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:693.6-693.37
889 ite 1 888 71 887 $flatten\lowlevel.$ternary$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:693$2963 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:693.5-702.63
890 eq 1 477 81 $flatten\lowlevel.$eq$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:692$2943 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:692.6-692.37
891 ite 1 890 34 889 $flatten\lowlevel.$ternary$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:692$2964 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:692.5-702.63
892 eq 1 477 85 $flatten\lowlevel.$eq$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:691$2942 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:691.6-691.37
893 ite 1 892 650 891 $flatten\lowlevel.$ternary$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:691$2965 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:691.5-702.63
894 eq 1 477 616 $flatten\lowlevel.$eq$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:690$2941 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:690.6-690.37
895 ite 1 894 79 893 $flatten\lowlevel.$ternary$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:690$2966 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:690.5-702.63
896 eq 1 477 802 $flatten\lowlevel.$eq$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:689$2940 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:689.124-689.155
897 ite 1 896 84 895 $flatten\lowlevel.$ternary$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:689$2967 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:689.123-702.63
898 xor 1 480 897 $flatten\lowlevel.$xor$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:689$2968 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:689.99-702.64
899 ite 1 267 898 15 $flatten\lowlevel.$ternary$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:689$2969 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:689.68-702.71
900 or 1 869 899 $flatten\lowlevel.$or$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:676$2970 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:676.90-702.72
901 ite 1 270 900 25 $flatten\lowlevel.$ternary$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:676$2971 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:676.59-702.79
902 and 1 840 901 $flatten\lowlevel.$and$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:676$2972 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:676.17-702.80
903 ite 12 902 839 13 $flatten\lowlevel.$procmux$4435 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:676.17-702.80|/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:676.14-743.8
904 eq 1 586 50 $flatten\lowlevel.$eq$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:615$2783 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:615.49-615.75
905 xor 1 273 904 $flatten\lowlevel.$xor$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:615$2784 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:615.18-615.76
906 eq 1 483 45 $flatten\lowlevel.$eq$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:628$2798 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:628.6-628.34
907 ite 1 906 16 15 $flatten\lowlevel.$ternary$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:628$2799 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:628.5-628.63
908 eq 1 483 50 $flatten\lowlevel.$eq$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:627$2797 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:627.6-627.34
909 ite 1 908 48 907 $flatten\lowlevel.$ternary$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:627$2800 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:627.5-628.63
910 eq 1 483 53 $flatten\lowlevel.$eq$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:626$2796 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:626.6-626.35
911 ite 1 910 28 909 $flatten\lowlevel.$ternary$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:626$2801 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:626.5-628.63
912 eq 1 483 56 $flatten\lowlevel.$eq$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:625$2795 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:625.6-625.35
913 ite 1 912 26 911 $flatten\lowlevel.$ternary$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:625$2802 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:625.5-628.63
914 eq 1 483 59 $flatten\lowlevel.$eq$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:624$2794 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:624.6-624.36
915 ite 1 914 24 913 $flatten\lowlevel.$ternary$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:624$2803 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:624.5-628.63
916 eq 1 483 62 $flatten\lowlevel.$eq$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:623$2793 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:623.6-623.36
917 ite 1 916 3 915 $flatten\lowlevel.$ternary$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:623$2804 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:623.5-628.63
918 eq 1 483 65 $flatten\lowlevel.$eq$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:622$2792 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:622.6-622.36
919 ite 1 918 30 917 $flatten\lowlevel.$ternary$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:622$2805 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:622.5-628.63
920 eq 1 483 68 $flatten\lowlevel.$eq$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:621$2791 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:621.6-621.36
921 ite 1 920 125 919 $flatten\lowlevel.$ternary$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:621$2806 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:621.5-628.63
922 eq 1 483 73 $flatten\lowlevel.$eq$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:620$2790 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:620.6-620.37
923 ite 1 922 2 921 $flatten\lowlevel.$ternary$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:620$2807 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:620.5-628.63
924 eq 1 483 76 $flatten\lowlevel.$eq$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:619$2789 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:619.6-619.37
925 ite 1 924 71 923 $flatten\lowlevel.$ternary$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:619$2808 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:619.5-628.63
926 eq 1 483 81 $flatten\lowlevel.$eq$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:618$2788 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:618.6-618.37
927 ite 1 926 34 925 $flatten\lowlevel.$ternary$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:618$2809 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:618.5-628.63
928 eq 1 483 85 $flatten\lowlevel.$eq$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:617$2787 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:617.6-617.37
929 ite 1 928 650 927 $flatten\lowlevel.$ternary$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:617$2810 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:617.5-628.63
930 eq 1 483 616 $flatten\lowlevel.$eq$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:616$2786 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:616.6-616.37
931 ite 1 930 79 929 $flatten\lowlevel.$ternary$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:616$2811 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:616.5-628.63
932 eq 1 483 802 $flatten\lowlevel.$eq$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:615$2785 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:615.137-615.168
933 ite 1 932 84 931 $flatten\lowlevel.$ternary$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:615$2812 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:615.136-628.63
934 xor 1 486 933 $flatten\lowlevel.$xor$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:615$2813 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:615.112-628.64
935 eq 1 489 45 $flatten\lowlevel.$eq$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:641$2827 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:641.6-641.34
936 ite 1 935 16 15 $flatten\lowlevel.$ternary$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:641$2828 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:641.5-641.63
937 eq 1 489 50 $flatten\lowlevel.$eq$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:640$2826 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:640.6-640.34
938 ite 1 937 48 936 $flatten\lowlevel.$ternary$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:640$2829 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:640.5-641.63
939 eq 1 489 53 $flatten\lowlevel.$eq$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:639$2825 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:639.6-639.35
940 ite 1 939 28 938 $flatten\lowlevel.$ternary$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:639$2830 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:639.5-641.63
941 eq 1 489 56 $flatten\lowlevel.$eq$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:638$2824 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:638.6-638.35
942 ite 1 941 26 940 $flatten\lowlevel.$ternary$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:638$2831 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:638.5-641.63
943 eq 1 489 59 $flatten\lowlevel.$eq$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:637$2823 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:637.6-637.36
944 ite 1 943 24 942 $flatten\lowlevel.$ternary$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:637$2832 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:637.5-641.63
945 eq 1 489 62 $flatten\lowlevel.$eq$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:636$2822 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:636.6-636.36
946 ite 1 945 3 944 $flatten\lowlevel.$ternary$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:636$2833 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:636.5-641.63
947 eq 1 489 65 $flatten\lowlevel.$eq$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:635$2821 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:635.6-635.36
948 ite 1 947 30 946 $flatten\lowlevel.$ternary$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:635$2834 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:635.5-641.63
949 eq 1 489 68 $flatten\lowlevel.$eq$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:634$2820 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:634.6-634.36
950 ite 1 949 125 948 $flatten\lowlevel.$ternary$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:634$2835 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:634.5-641.63
951 eq 1 489 73 $flatten\lowlevel.$eq$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:633$2819 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:633.6-633.37
952 ite 1 951 2 950 $flatten\lowlevel.$ternary$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:633$2836 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:633.5-641.63
953 eq 1 489 76 $flatten\lowlevel.$eq$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:632$2818 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:632.6-632.37
954 ite 1 953 71 952 $flatten\lowlevel.$ternary$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:632$2837 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:632.5-641.63
955 eq 1 489 81 $flatten\lowlevel.$eq$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:631$2817 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:631.6-631.37
956 ite 1 955 34 954 $flatten\lowlevel.$ternary$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:631$2838 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:631.5-641.63
957 eq 1 489 85 $flatten\lowlevel.$eq$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:630$2816 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:630.6-630.37
958 ite 1 957 650 956 $flatten\lowlevel.$ternary$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:630$2839 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:630.5-641.63
959 eq 1 489 616 $flatten\lowlevel.$eq$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:629$2815 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:629.6-629.37
960 ite 1 959 79 958 $flatten\lowlevel.$ternary$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:629$2840 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:629.5-641.63
961 eq 1 489 802 $flatten\lowlevel.$eq$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:628$2814 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:628.124-628.155
962 ite 1 961 84 960 $flatten\lowlevel.$ternary$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:628$2841 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:628.123-641.63
963 xor 1 492 962 $flatten\lowlevel.$xor$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:628$2842 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:628.99-641.64
964 ite 1 276 963 15 $flatten\lowlevel.$ternary$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:628$2843 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:628.68-641.71
965 or 1 934 964 $flatten\lowlevel.$or$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:615$2844 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:615.112-641.72
966 ite 1 279 965 25 $flatten\lowlevel.$ternary$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:615$2845 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:615.81-641.79
967 and 1 905 966 $flatten\lowlevel.$and$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:615$2846 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:615.17-641.80
968 ite 12 967 13 903 $flatten\lowlevel.$procmux$4438 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:615.17-641.80|/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:615.14-743.8
969 eq 1 586 53 $flatten\lowlevel.$eq$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:559$2655 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:559.49-559.72
970 xor 1 282 969 $flatten\lowlevel.$xor$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:559$2656 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:559.18-559.73
971 eq 1 495 45 $flatten\lowlevel.$eq$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:572$2670 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:572.6-572.34
972 ite 1 971 16 15 $flatten\lowlevel.$ternary$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:572$2671 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:572.5-572.63
973 eq 1 495 50 $flatten\lowlevel.$eq$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:571$2669 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:571.6-571.34
974 ite 1 973 48 972 $flatten\lowlevel.$ternary$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:571$2672 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:571.5-572.63
975 eq 1 495 53 $flatten\lowlevel.$eq$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:570$2668 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:570.6-570.35
976 ite 1 975 28 974 $flatten\lowlevel.$ternary$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:570$2673 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:570.5-572.63
977 eq 1 495 56 $flatten\lowlevel.$eq$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:569$2667 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:569.6-569.35
978 ite 1 977 26 976 $flatten\lowlevel.$ternary$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:569$2674 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:569.5-572.63
979 eq 1 495 59 $flatten\lowlevel.$eq$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:568$2666 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:568.6-568.36
980 ite 1 979 24 978 $flatten\lowlevel.$ternary$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:568$2675 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:568.5-572.63
981 eq 1 495 62 $flatten\lowlevel.$eq$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:567$2665 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:567.6-567.36
982 ite 1 981 3 980 $flatten\lowlevel.$ternary$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:567$2676 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:567.5-572.63
983 eq 1 495 65 $flatten\lowlevel.$eq$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:566$2664 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:566.6-566.36
984 ite 1 983 30 982 $flatten\lowlevel.$ternary$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:566$2677 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:566.5-572.63
985 eq 1 495 68 $flatten\lowlevel.$eq$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:565$2663 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:565.6-565.36
986 ite 1 985 125 984 $flatten\lowlevel.$ternary$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:565$2678 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:565.5-572.63
987 eq 1 495 73 $flatten\lowlevel.$eq$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:564$2662 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:564.6-564.37
988 ite 1 987 2 986 $flatten\lowlevel.$ternary$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:564$2679 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:564.5-572.63
989 eq 1 495 76 $flatten\lowlevel.$eq$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:563$2661 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:563.6-563.37
990 ite 1 989 71 988 $flatten\lowlevel.$ternary$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:563$2680 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:563.5-572.63
991 eq 1 495 81 $flatten\lowlevel.$eq$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:562$2660 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:562.6-562.37
992 ite 1 991 34 990 $flatten\lowlevel.$ternary$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:562$2681 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:562.5-572.63
993 eq 1 495 85 $flatten\lowlevel.$eq$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:561$2659 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:561.6-561.37
994 ite 1 993 650 992 $flatten\lowlevel.$ternary$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:561$2682 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:561.5-572.63
995 eq 1 495 616 $flatten\lowlevel.$eq$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:560$2658 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:560.6-560.37
996 ite 1 995 79 994 $flatten\lowlevel.$ternary$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:560$2683 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:560.5-572.63
997 eq 1 495 802 $flatten\lowlevel.$eq$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:559$2657 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:559.134-559.165
998 ite 1 997 84 996 $flatten\lowlevel.$ternary$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:559$2684 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:559.133-572.63
999 xor 1 498 998 $flatten\lowlevel.$xor$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:559$2685 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:559.109-572.64
1000 eq 1 501 45 $flatten\lowlevel.$eq$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:585$2699 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:585.6-585.34
1001 ite 1 1000 16 15 $flatten\lowlevel.$ternary$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:585$2700 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:585.5-585.63
1002 eq 1 501 50 $flatten\lowlevel.$eq$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:584$2698 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:584.6-584.34
1003 ite 1 1002 48 1001 $flatten\lowlevel.$ternary$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:584$2701 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:584.5-585.63
1004 eq 1 501 53 $flatten\lowlevel.$eq$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:583$2697 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:583.6-583.35
1005 ite 1 1004 28 1003 $flatten\lowlevel.$ternary$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:583$2702 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:583.5-585.63
1006 eq 1 501 56 $flatten\lowlevel.$eq$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:582$2696 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:582.6-582.35
1007 ite 1 1006 26 1005 $flatten\lowlevel.$ternary$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:582$2703 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:582.5-585.63
1008 eq 1 501 59 $flatten\lowlevel.$eq$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:581$2695 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:581.6-581.36
1009 ite 1 1008 24 1007 $flatten\lowlevel.$ternary$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:581$2704 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:581.5-585.63
1010 eq 1 501 62 $flatten\lowlevel.$eq$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:580$2694 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:580.6-580.36
1011 ite 1 1010 3 1009 $flatten\lowlevel.$ternary$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:580$2705 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:580.5-585.63
1012 eq 1 501 65 $flatten\lowlevel.$eq$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:579$2693 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:579.6-579.36
1013 ite 1 1012 30 1011 $flatten\lowlevel.$ternary$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:579$2706 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:579.5-585.63
1014 eq 1 501 68 $flatten\lowlevel.$eq$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:578$2692 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:578.6-578.36
1015 ite 1 1014 125 1013 $flatten\lowlevel.$ternary$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:578$2707 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:578.5-585.63
1016 eq 1 501 73 $flatten\lowlevel.$eq$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:577$2691 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:577.6-577.37
1017 ite 1 1016 2 1015 $flatten\lowlevel.$ternary$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:577$2708 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:577.5-585.63
1018 eq 1 501 76 $flatten\lowlevel.$eq$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:576$2690 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:576.6-576.37
1019 ite 1 1018 71 1017 $flatten\lowlevel.$ternary$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:576$2709 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:576.5-585.63
1020 eq 1 501 81 $flatten\lowlevel.$eq$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:575$2689 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:575.6-575.37
1021 ite 1 1020 34 1019 $flatten\lowlevel.$ternary$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:575$2710 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:575.5-585.63
1022 eq 1 501 85 $flatten\lowlevel.$eq$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:574$2688 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:574.6-574.37
1023 ite 1 1022 650 1021 $flatten\lowlevel.$ternary$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:574$2711 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:574.5-585.63
1024 eq 1 501 616 $flatten\lowlevel.$eq$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:573$2687 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:573.6-573.37
1025 ite 1 1024 79 1023 $flatten\lowlevel.$ternary$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:573$2712 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:573.5-585.63
1026 eq 1 501 802 $flatten\lowlevel.$eq$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:572$2686 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:572.124-572.155
1027 ite 1 1026 84 1025 $flatten\lowlevel.$ternary$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:572$2713 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:572.123-585.63
1028 xor 1 504 1027 $flatten\lowlevel.$xor$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:572$2714 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:572.99-585.64
1029 ite 1 285 1028 15 $flatten\lowlevel.$ternary$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:572$2715 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:572.68-585.71
1030 or 1 999 1029 $flatten\lowlevel.$or$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:559$2716 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:559.109-585.72
1031 ite 1 288 1030 25 $flatten\lowlevel.$ternary$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:559$2717 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:559.78-585.79
1032 and 1 970 1031 $flatten\lowlevel.$and$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:559$2718 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:559.17-585.80
1033 ite 12 1032 13 968 $flatten\lowlevel.$procmux$4441 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:559.17-585.80|/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:559.14-743.8
1034 eq 1 586 45 $flatten\lowlevel.$eq$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:471$2461 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:471.45-471.68
1035 xor 1 291 1034 $flatten\lowlevel.$xor$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:471$2462 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:471.14-471.69
1036 eq 1 507 45 $flatten\lowlevel.$eq$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:484$2476 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:484.6-484.34
1037 ite 1 1036 16 15 $flatten\lowlevel.$ternary$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:484$2477 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:484.5-484.63
1038 eq 1 507 50 $flatten\lowlevel.$eq$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:483$2475 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:483.6-483.34
1039 ite 1 1038 48 1037 $flatten\lowlevel.$ternary$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:483$2478 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:483.5-484.63
1040 eq 1 507 53 $flatten\lowlevel.$eq$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:482$2474 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:482.6-482.35
1041 ite 1 1040 28 1039 $flatten\lowlevel.$ternary$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:482$2479 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:482.5-484.63
1042 eq 1 507 56 $flatten\lowlevel.$eq$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:481$2473 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:481.6-481.35
1043 ite 1 1042 26 1041 $flatten\lowlevel.$ternary$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:481$2480 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:481.5-484.63
1044 eq 1 507 59 $flatten\lowlevel.$eq$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:480$2472 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:480.6-480.36
1045 ite 1 1044 24 1043 $flatten\lowlevel.$ternary$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:480$2481 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:480.5-484.63
1046 eq 1 507 62 $flatten\lowlevel.$eq$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:479$2471 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:479.6-479.36
1047 ite 1 1046 3 1045 $flatten\lowlevel.$ternary$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:479$2482 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:479.5-484.63
1048 eq 1 507 65 $flatten\lowlevel.$eq$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:478$2470 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:478.6-478.36
1049 ite 1 1048 30 1047 $flatten\lowlevel.$ternary$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:478$2483 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:478.5-484.63
1050 eq 1 507 68 $flatten\lowlevel.$eq$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:477$2469 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:477.6-477.36
1051 ite 1 1050 125 1049 $flatten\lowlevel.$ternary$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:477$2484 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:477.5-484.63
1052 eq 1 507 73 $flatten\lowlevel.$eq$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:476$2468 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:476.6-476.37
1053 ite 1 1052 2 1051 $flatten\lowlevel.$ternary$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:476$2485 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:476.5-484.63
1054 eq 1 507 76 $flatten\lowlevel.$eq$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:475$2467 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:475.6-475.37
1055 ite 1 1054 71 1053 $flatten\lowlevel.$ternary$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:475$2486 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:475.5-484.63
1056 eq 1 507 81 $flatten\lowlevel.$eq$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:474$2466 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:474.6-474.37
1057 ite 1 1056 34 1055 $flatten\lowlevel.$ternary$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:474$2487 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:474.5-484.63
1058 eq 1 507 85 $flatten\lowlevel.$eq$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:473$2465 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:473.6-473.37
1059 ite 1 1058 650 1057 $flatten\lowlevel.$ternary$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:473$2488 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:473.5-484.63
1060 eq 1 507 616 $flatten\lowlevel.$eq$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:472$2464 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:472.6-472.37
1061 ite 1 1060 79 1059 $flatten\lowlevel.$ternary$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:472$2489 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:472.5-484.63
1062 eq 1 507 802 $flatten\lowlevel.$eq$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:471$2463 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:471.130-471.161
1063 ite 1 1062 84 1061 $flatten\lowlevel.$ternary$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:471$2490 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:471.129-484.63
1064 xor 1 510 1063 $flatten\lowlevel.$xor$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:471$2491 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:471.105-484.64
1065 eq 1 513 45 $flatten\lowlevel.$eq$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:497$2505 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:497.6-497.34
1066 ite 1 1065 16 15 $flatten\lowlevel.$ternary$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:497$2506 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:497.5-497.63
1067 eq 1 513 50 $flatten\lowlevel.$eq$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:496$2504 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:496.6-496.34
1068 ite 1 1067 48 1066 $flatten\lowlevel.$ternary$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:496$2507 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:496.5-497.63
1069 eq 1 513 53 $flatten\lowlevel.$eq$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:495$2503 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:495.6-495.35
1070 ite 1 1069 28 1068 $flatten\lowlevel.$ternary$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:495$2508 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:495.5-497.63
1071 eq 1 513 56 $flatten\lowlevel.$eq$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:494$2502 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:494.6-494.35
1072 ite 1 1071 26 1070 $flatten\lowlevel.$ternary$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:494$2509 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:494.5-497.63
1073 eq 1 513 59 $flatten\lowlevel.$eq$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:493$2501 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:493.6-493.36
1074 ite 1 1073 24 1072 $flatten\lowlevel.$ternary$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:493$2510 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:493.5-497.63
1075 eq 1 513 62 $flatten\lowlevel.$eq$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:492$2500 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:492.6-492.36
1076 ite 1 1075 3 1074 $flatten\lowlevel.$ternary$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:492$2511 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:492.5-497.63
1077 eq 1 513 65 $flatten\lowlevel.$eq$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:491$2499 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:491.6-491.36
1078 ite 1 1077 30 1076 $flatten\lowlevel.$ternary$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:491$2512 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:491.5-497.63
1079 eq 1 513 68 $flatten\lowlevel.$eq$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:490$2498 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:490.6-490.36
1080 ite 1 1079 125 1078 $flatten\lowlevel.$ternary$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:490$2513 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:490.5-497.63
1081 eq 1 513 73 $flatten\lowlevel.$eq$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:489$2497 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:489.6-489.37
1082 ite 1 1081 2 1080 $flatten\lowlevel.$ternary$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:489$2514 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:489.5-497.63
1083 eq 1 513 76 $flatten\lowlevel.$eq$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:488$2496 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:488.6-488.37
1084 ite 1 1083 71 1082 $flatten\lowlevel.$ternary$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:488$2515 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:488.5-497.63
1085 eq 1 513 81 $flatten\lowlevel.$eq$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:487$2495 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:487.6-487.37
1086 ite 1 1085 34 1084 $flatten\lowlevel.$ternary$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:487$2516 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:487.5-497.63
1087 eq 1 513 85 $flatten\lowlevel.$eq$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:486$2494 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:486.6-486.37
1088 ite 1 1087 650 1086 $flatten\lowlevel.$ternary$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:486$2517 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:486.5-497.63
1089 eq 1 513 616 $flatten\lowlevel.$eq$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:485$2493 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:485.6-485.37
1090 ite 1 1089 79 1088 $flatten\lowlevel.$ternary$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:485$2518 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:485.5-497.63
1091 eq 1 513 802 $flatten\lowlevel.$eq$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:484$2492 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:484.124-484.155
1092 ite 1 1091 84 1090 $flatten\lowlevel.$ternary$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:484$2519 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:484.123-497.63
1093 xor 1 516 1092 $flatten\lowlevel.$xor$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:484$2520 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:484.99-497.64
1094 ite 1 294 1093 15 $flatten\lowlevel.$ternary$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:484$2521 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:484.68-497.71
1095 or 1 1064 1094 $flatten\lowlevel.$or$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:471$2522 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:471.105-497.72
1096 ite 1 297 1095 25 $flatten\lowlevel.$ternary$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:471$2523 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:471.74-497.79
1097 and 1 1035 1096 $flatten\lowlevel.$and$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:471$2524 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:471.13-497.80
1098 ite 12 1097 13 1033 $flatten\lowlevel.$procmux$4444 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:471.13-497.80|/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:471.10-743.8
1099 not 1 71 $flatten\lowlevel.$logic_not$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:444$2397 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:444.48-444.60
1100 xor 1 300 1099 $flatten\lowlevel.$xor$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:444$2398 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:444.18-444.60
1101 eq 1 519 45 $flatten\lowlevel.$eq$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:457$2412 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:457.6-457.34
1102 ite 1 1101 16 15 $flatten\lowlevel.$ternary$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:457$2413 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:457.5-457.63
1103 eq 1 519 50 $flatten\lowlevel.$eq$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:456$2411 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:456.6-456.34
1104 ite 1 1103 48 1102 $flatten\lowlevel.$ternary$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:456$2414 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:456.5-457.63
1105 eq 1 519 53 $flatten\lowlevel.$eq$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:455$2410 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:455.6-455.35
1106 ite 1 1105 28 1104 $flatten\lowlevel.$ternary$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:455$2415 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:455.5-457.63
1107 eq 1 519 56 $flatten\lowlevel.$eq$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:454$2409 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:454.6-454.35
1108 ite 1 1107 26 1106 $flatten\lowlevel.$ternary$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:454$2416 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:454.5-457.63
1109 eq 1 519 59 $flatten\lowlevel.$eq$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:453$2408 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:453.6-453.36
1110 ite 1 1109 24 1108 $flatten\lowlevel.$ternary$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:453$2417 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:453.5-457.63
1111 eq 1 519 62 $flatten\lowlevel.$eq$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:452$2407 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:452.6-452.36
1112 ite 1 1111 3 1110 $flatten\lowlevel.$ternary$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:452$2418 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:452.5-457.63
1113 eq 1 519 65 $flatten\lowlevel.$eq$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:451$2406 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:451.6-451.36
1114 ite 1 1113 30 1112 $flatten\lowlevel.$ternary$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:451$2419 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:451.5-457.63
1115 eq 1 519 68 $flatten\lowlevel.$eq$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:450$2405 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:450.6-450.36
1116 ite 1 1115 125 1114 $flatten\lowlevel.$ternary$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:450$2420 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:450.5-457.63
1117 eq 1 519 73 $flatten\lowlevel.$eq$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:449$2404 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:449.6-449.37
1118 ite 1 1117 2 1116 $flatten\lowlevel.$ternary$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:449$2421 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:449.5-457.63
1119 eq 1 519 76 $flatten\lowlevel.$eq$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:448$2403 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:448.6-448.37
1120 ite 1 1119 71 1118 $flatten\lowlevel.$ternary$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:448$2422 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:448.5-457.63
1121 eq 1 519 81 $flatten\lowlevel.$eq$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:447$2402 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:447.6-447.37
1122 ite 1 1121 34 1120 $flatten\lowlevel.$ternary$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:447$2423 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:447.5-457.63
1123 eq 1 519 85 $flatten\lowlevel.$eq$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:446$2401 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:446.6-446.37
1124 ite 1 1123 650 1122 $flatten\lowlevel.$ternary$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:446$2424 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:446.5-457.63
1125 eq 1 519 616 $flatten\lowlevel.$eq$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:445$2400 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:445.6-445.37
1126 ite 1 1125 79 1124 $flatten\lowlevel.$ternary$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:445$2425 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:445.5-457.63
1127 eq 1 519 802 $flatten\lowlevel.$eq$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:444$2399 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:444.121-444.152
1128 ite 1 1127 84 1126 $flatten\lowlevel.$ternary$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:444$2426 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:444.120-457.63
1129 xor 1 522 1128 $flatten\lowlevel.$xor$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:444$2427 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:444.96-457.64
1130 eq 1 525 45 $flatten\lowlevel.$eq$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:470$2441 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:470.6-470.34
1131 ite 1 1130 16 15 $flatten\lowlevel.$ternary$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:470$2442 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:470.5-470.63
1132 eq 1 525 50 $flatten\lowlevel.$eq$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:469$2440 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:469.6-469.34
1133 ite 1 1132 48 1131 $flatten\lowlevel.$ternary$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:469$2443 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:469.5-470.63
1134 eq 1 525 53 $flatten\lowlevel.$eq$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:468$2439 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:468.6-468.35
1135 ite 1 1134 28 1133 $flatten\lowlevel.$ternary$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:468$2444 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:468.5-470.63
1136 eq 1 525 56 $flatten\lowlevel.$eq$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:467$2438 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:467.6-467.35
1137 ite 1 1136 26 1135 $flatten\lowlevel.$ternary$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:467$2445 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:467.5-470.63
1138 eq 1 525 59 $flatten\lowlevel.$eq$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:466$2437 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:466.6-466.36
1139 ite 1 1138 24 1137 $flatten\lowlevel.$ternary$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:466$2446 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:466.5-470.63
1140 eq 1 525 62 $flatten\lowlevel.$eq$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:465$2436 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:465.6-465.36
1141 ite 1 1140 3 1139 $flatten\lowlevel.$ternary$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:465$2447 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:465.5-470.63
1142 eq 1 525 65 $flatten\lowlevel.$eq$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:464$2435 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:464.6-464.36
1143 ite 1 1142 30 1141 $flatten\lowlevel.$ternary$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:464$2448 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:464.5-470.63
1144 eq 1 525 68 $flatten\lowlevel.$eq$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:463$2434 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:463.6-463.36
1145 ite 1 1144 125 1143 $flatten\lowlevel.$ternary$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:463$2449 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:463.5-470.63
1146 eq 1 525 73 $flatten\lowlevel.$eq$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:462$2433 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:462.6-462.37
1147 ite 1 1146 2 1145 $flatten\lowlevel.$ternary$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:462$2450 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:462.5-470.63
1148 eq 1 525 76 $flatten\lowlevel.$eq$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:461$2432 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:461.6-461.37
1149 ite 1 1148 71 1147 $flatten\lowlevel.$ternary$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:461$2451 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:461.5-470.63
1150 eq 1 525 81 $flatten\lowlevel.$eq$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:460$2431 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:460.6-460.37
1151 ite 1 1150 34 1149 $flatten\lowlevel.$ternary$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:460$2452 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:460.5-470.63
1152 eq 1 525 85 $flatten\lowlevel.$eq$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:459$2430 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:459.6-459.37
1153 ite 1 1152 650 1151 $flatten\lowlevel.$ternary$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:459$2453 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:459.5-470.63
1154 eq 1 525 616 $flatten\lowlevel.$eq$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:458$2429 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:458.6-458.37
1155 ite 1 1154 79 1153 $flatten\lowlevel.$ternary$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:458$2454 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:458.5-470.63
1156 eq 1 525 802 $flatten\lowlevel.$eq$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:457$2428 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:457.124-457.155
1157 ite 1 1156 84 1155 $flatten\lowlevel.$ternary$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:457$2455 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:457.123-470.63
1158 xor 1 528 1157 $flatten\lowlevel.$xor$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:457$2456 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:457.99-470.64
1159 ite 1 303 1158 15 $flatten\lowlevel.$ternary$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:457$2457 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:457.68-470.71
1160 or 1 1129 1159 $flatten\lowlevel.$or$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:444$2458 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:444.96-470.72
1161 ite 1 306 1160 25 $flatten\lowlevel.$ternary$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:444$2459 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:444.65-470.79
1162 and 1 1100 1161 $flatten\lowlevel.$and$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:444$2460 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:444.17-470.80
1163 ite 12 1162 13 1098 $flatten\lowlevel.$procmux$4447 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:444.17-470.80|/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:444.14-743.8
1164 not 1 16 $flatten\lowlevel.$logic_not$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:414$2333 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:414.39-414.44
1165 xor 1 309 1164 $flatten\lowlevel.$xor$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:414$2334 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:414.9-414.44
1166 eq 1 531 45 $flatten\lowlevel.$eq$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:427$2348 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:427.6-427.34
1167 ite 1 1166 16 15 $flatten\lowlevel.$ternary$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:427$2349 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:427.5-427.63
1168 eq 1 531 50 $flatten\lowlevel.$eq$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:426$2347 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:426.6-426.34
1169 ite 1 1168 48 1167 $flatten\lowlevel.$ternary$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:426$2350 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:426.5-427.63
1170 eq 1 531 53 $flatten\lowlevel.$eq$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:425$2346 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:425.6-425.35
1171 ite 1 1170 28 1169 $flatten\lowlevel.$ternary$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:425$2351 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:425.5-427.63
1172 eq 1 531 56 $flatten\lowlevel.$eq$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:424$2345 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:424.6-424.35
1173 ite 1 1172 26 1171 $flatten\lowlevel.$ternary$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:424$2352 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:424.5-427.63
1174 eq 1 531 59 $flatten\lowlevel.$eq$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:423$2344 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:423.6-423.36
1175 ite 1 1174 24 1173 $flatten\lowlevel.$ternary$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:423$2353 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:423.5-427.63
1176 eq 1 531 62 $flatten\lowlevel.$eq$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:422$2343 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:422.6-422.36
1177 ite 1 1176 3 1175 $flatten\lowlevel.$ternary$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:422$2354 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:422.5-427.63
1178 eq 1 531 65 $flatten\lowlevel.$eq$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:421$2342 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:421.6-421.36
1179 ite 1 1178 30 1177 $flatten\lowlevel.$ternary$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:421$2355 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:421.5-427.63
1180 eq 1 531 68 $flatten\lowlevel.$eq$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:420$2341 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:420.6-420.36
1181 ite 1 1180 125 1179 $flatten\lowlevel.$ternary$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:420$2356 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:420.5-427.63
1182 eq 1 531 73 $flatten\lowlevel.$eq$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:419$2340 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:419.6-419.37
1183 ite 1 1182 2 1181 $flatten\lowlevel.$ternary$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:419$2357 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:419.5-427.63
1184 eq 1 531 76 $flatten\lowlevel.$eq$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:418$2339 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:418.6-418.37
1185 ite 1 1184 71 1183 $flatten\lowlevel.$ternary$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:418$2358 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:418.5-427.63
1186 eq 1 531 81 $flatten\lowlevel.$eq$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:417$2338 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:417.6-417.37
1187 ite 1 1186 34 1185 $flatten\lowlevel.$ternary$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:417$2359 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:417.5-427.63
1188 eq 1 531 85 $flatten\lowlevel.$eq$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:416$2337 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:416.6-416.37
1189 ite 1 1188 650 1187 $flatten\lowlevel.$ternary$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:416$2360 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:416.5-427.63
1190 eq 1 531 616 $flatten\lowlevel.$eq$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:415$2336 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:415.6-415.37
1191 ite 1 1190 79 1189 $flatten\lowlevel.$ternary$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:415$2361 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:415.5-427.63
1192 eq 1 531 802 $flatten\lowlevel.$eq$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:414$2335 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:414.105-414.136
1193 ite 1 1192 84 1191 $flatten\lowlevel.$ternary$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:414$2362 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:414.104-427.63
1194 xor 1 534 1193 $flatten\lowlevel.$xor$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:414$2363 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:414.80-427.64
1195 eq 1 537 45 $flatten\lowlevel.$eq$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:440$2377 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:440.6-440.34
1196 ite 1 1195 16 15 $flatten\lowlevel.$ternary$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:440$2378 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:440.5-440.63
1197 eq 1 537 50 $flatten\lowlevel.$eq$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:439$2376 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:439.6-439.34
1198 ite 1 1197 48 1196 $flatten\lowlevel.$ternary$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:439$2379 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:439.5-440.63
1199 eq 1 537 53 $flatten\lowlevel.$eq$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:438$2375 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:438.6-438.35
1200 ite 1 1199 28 1198 $flatten\lowlevel.$ternary$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:438$2380 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:438.5-440.63
1201 eq 1 537 56 $flatten\lowlevel.$eq$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:437$2374 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:437.6-437.35
1202 ite 1 1201 26 1200 $flatten\lowlevel.$ternary$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:437$2381 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:437.5-440.63
1203 eq 1 537 59 $flatten\lowlevel.$eq$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:436$2373 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:436.6-436.36
1204 ite 1 1203 24 1202 $flatten\lowlevel.$ternary$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:436$2382 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:436.5-440.63
1205 eq 1 537 62 $flatten\lowlevel.$eq$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:435$2372 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:435.6-435.36
1206 ite 1 1205 3 1204 $flatten\lowlevel.$ternary$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:435$2383 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:435.5-440.63
1207 eq 1 537 65 $flatten\lowlevel.$eq$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:434$2371 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:434.6-434.36
1208 ite 1 1207 30 1206 $flatten\lowlevel.$ternary$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:434$2384 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:434.5-440.63
1209 eq 1 537 68 $flatten\lowlevel.$eq$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:433$2370 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:433.6-433.36
1210 ite 1 1209 125 1208 $flatten\lowlevel.$ternary$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:433$2385 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:433.5-440.63
1211 eq 1 537 73 $flatten\lowlevel.$eq$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:432$2369 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:432.6-432.37
1212 ite 1 1211 2 1210 $flatten\lowlevel.$ternary$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:432$2386 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:432.5-440.63
1213 eq 1 537 76 $flatten\lowlevel.$eq$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:431$2368 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:431.6-431.37
1214 ite 1 1213 71 1212 $flatten\lowlevel.$ternary$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:431$2387 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:431.5-440.63
1215 eq 1 537 81 $flatten\lowlevel.$eq$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:430$2367 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:430.6-430.37
1216 ite 1 1215 34 1214 $flatten\lowlevel.$ternary$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:430$2388 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:430.5-440.63
1217 eq 1 537 85 $flatten\lowlevel.$eq$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:429$2366 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:429.6-429.37
1218 ite 1 1217 650 1216 $flatten\lowlevel.$ternary$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:429$2389 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:429.5-440.63
1219 eq 1 537 616 $flatten\lowlevel.$eq$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:428$2365 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:428.6-428.37
1220 ite 1 1219 79 1218 $flatten\lowlevel.$ternary$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:428$2390 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:428.5-440.63
1221 eq 1 537 802 $flatten\lowlevel.$eq$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:427$2364 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:427.124-427.155
1222 ite 1 1221 84 1220 $flatten\lowlevel.$ternary$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:427$2391 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:427.123-440.63
1223 xor 1 540 1222 $flatten\lowlevel.$xor$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:427$2392 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:427.99-440.64
1224 ite 1 312 1223 15 $flatten\lowlevel.$ternary$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:427$2393 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:427.68-440.71
1225 or 1 1194 1224 $flatten\lowlevel.$or$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:414$2394 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:414.80-440.72
1226 ite 1 315 1225 25 $flatten\lowlevel.$ternary$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:414$2395 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:414.49-440.79
1227 and 1 1165 1226 $flatten\lowlevel.$and$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:414$2396 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:414.8-440.80
1228 ite 12 1227 13 1163 $flatten\lowlevel.$procmux$4450 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:414.8-440.80|/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:414.5-743.8
1229 next 12 13 1228 $flatten\lowlevel.$procdff$4643 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:411.3-801.6
1230 slice 12 759 7 0
1231 ite 12 762 1230 14 $procmux$4221 ; /home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:431.16-431.23|/home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:431.12-471.26
1232 ite 12 16 14 1231 $procmux$4224 ; /home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:428.16-428.26|/home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:428.12-471.26
1233 ite 12 741 734 731 $procmux$4228 ; /home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:345.18-345.28|/home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:345.14-346.30
1234 ite 12 747 731 1233 $procmux$4231 ; /home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:340.9-340.28|/home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:340.5-346.30
1235 const 18 110
1236 eq 1 22 1235 $eq$/home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:337$1633 ; /home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:337.17-337.36
1237 ite 12 1236 1234 731 $procmux$4233 ; /home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:337.17-337.36|/home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:337.13-348.25
1238 const 12 11111110
1239 and 1 749 748 $logic_and$/home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:334$1632 ; /home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:334.10-334.35
1240 ite 12 1239 1238 731 $procmux$4236 ; /home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:334.10-334.35|/home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:334.6-335.27
1241 ite 12 751 1240 731 $procmux$4238 ; /home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:327.9-327.20|/home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:327.5-336.8
1242 const 18 101
1243 eq 1 22 1242 $eq$/home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:324$1628 ; /home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:324.17-324.36
1244 ite 12 1243 1241 1237 $procmux$4240 ; /home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:324.17-324.36|/home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:324.13-348.25
1245 const 18 100
1246 eq 1 22 1245 $eq$/home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:320$1626 ; /home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:320.17-320.36
1247 ite 12 1246 753 1244 $procmux$4243 ; /home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:320.17-320.36|/home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:320.13-348.25
1248 slice 12 729 7 0
1249 const 18 011
1250 eq 1 22 1249 $eq$/home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:315$1624 ; /home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:315.17-315.36
1251 ite 12 1250 1248 1247 $procmux$4246 ; /home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:315.17-315.36|/home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:315.13-348.25
1252 slice 12 729 15 8
1253 const 18 010
1254 eq 1 22 1253 $eq$/home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:310$1622 ; /home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:310.17-310.36
1255 ite 12 1254 1252 1251 $procmux$4249 ; /home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:310.17-310.36|/home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:310.13-348.25
1256 slice 12 729 23 16
1257 const 18 001
1258 eq 1 22 1257 $eq$/home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:305$1620 ; /home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:305.17-305.36
1259 ite 12 1258 1256 1255 $procmux$4252 ; /home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:305.17-305.36|/home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:305.13-348.25
1260 slice 12 729 31 24
1261 eq 1 22 19 $eq$/home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:300$1618 ; /home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:300.8-300.27
1262 ite 12 1261 1260 1259 $procmux$4255 ; /home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:300.8-300.27|/home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:300.4-348.25
1263 ite 12 689 1262 1232 $procmux$4257 ; /home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:291.7-291.20|/home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:291.3-471.26
1264 next 12 14 1263 $procdff$4616 ; /home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:276.2-472.5
1265 slice 6 759 7 6
1266 const 6 01
1267 eq 1 1265 1266 $eq$/home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:449$1651 ; /home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:449.8-449.29
1268 ite 1 1267 25 16 $procmux$4292 ; /home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:449.8-449.29|/home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:449.4-469.44
1269 ite 1 762 1268 16 $procmux$4294 ; /home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:431.16-431.23|/home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:431.12-471.26
1270 not 1 125 $logic_not$/home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:430$1647 ; /home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:430.33-430.41
1271 or 1 48 1270 $logic_or$/home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:430$1648 ; /home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:430.18-430.42
1272 ite 1 16 1271 1269 $procmux$4297 ; /home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:428.16-428.26|/home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:428.12-471.26
1273 ite 1 689 16 1272 $procmux$4300 ; /home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:291.7-291.20|/home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:291.3-471.26
1274 next 1 16 1273 $procdff$4614 ; /home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:276.2-472.5
1275 ite 18 687 1235 20 $procmux$3928 ; /home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:533.9-533.20|/home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:533.5-534.26
1276 eq 1 20 1242 $eq$/home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:531$1680 ; /home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:531.17-531.36
1277 ite 18 1276 1275 20 $procmux$3930 ; /home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:531.17-531.36|/home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:531.13-535.7
1278 ite 18 740 1242 20 $procmux$3933 ; /home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:529.9-529.35|/home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:529.5-530.49
1279 eq 1 20 1245 $eq$/home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:527$1679 ; /home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:527.17-527.36
1280 ite 18 1279 1278 1277 $procmux$3935 ; /home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:527.17-527.36|/home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:527.13-535.7
1281 eq 1 726 675 $eq$/home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:525$1678 ; /home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:525.9-525.28
1282 ite 18 1281 1235 20 $procmux$3938 ; /home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:525.9-525.28|/home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:525.5-526.26
1283 eq 1 20 1253 $eq$/home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:523$1677 ; /home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:523.17-523.36
1284 ite 18 1283 1282 1280 $procmux$3940 ; /home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:523.17-523.36|/home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:523.13-535.7
1285 ite 18 687 1235 20 $procmux$3943 ; /home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:521.9-521.20|/home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:521.5-522.26
1286 eq 1 20 1257 $eq$/home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:518$1676 ; /home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:518.17-518.36
1287 ite 18 1286 1285 1284 $procmux$3945 ; /home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:518.17-518.36|/home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:518.13-535.7
1288 eq 1 20 19 $eq$/home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:515$1673 ; /home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:515.9-515.28
1289 slice 1 13 7 7
1290 not 1 1289 $logic_not$/home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:515$1674 ; /home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:515.66-515.80
1291 and 1 1288 1290 $logic_and$/home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:515$1675 ; /home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:515.8-515.81
1292 ite 18 1291 685 1287 $procmux$3948 ; /home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:515.8-515.81|/home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:515.4-535.7
1293 ite 18 688 1292 20 $procmux$3950 ; /home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:513.12-513.25|/home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:513.8-543.6
1294 not 1 720 $logic_not$/home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:511$1672 ; /home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:511.7-511.18
1295 ite 18 1294 19 1293 $procmux$3953 ; /home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:511.7-511.18|/home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:511.3-543.6
1296 next 18 20 1295 $procdff$4607 ; /home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:510.2-543.6
1297 not 1 48 $logic_not$/home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:278$1617 ; /home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:278.7-278.18
1298 ite 18 1297 19 22 $procmux$4186 ; /home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:278.7-278.18|/home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:278.3-288.6
1299 add 18 22 1257 $add$/home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:343$1634 ; /home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:343.21-343.39
1300 ite 18 747 1299 1298 $procmux$4191 ; /home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:340.9-340.28|/home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:340.5-346.30
1301 ite 18 1236 1300 1298 $procmux$4193 ; /home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:337.17-337.36|/home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:337.13-348.25
1302 add 18 22 1253 $add$/home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:332$1630 ; /home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:332.22-332.40
1303 add 18 22 1257 $add$/home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:330$1629 ; /home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:330.22-330.40
1304 ite 18 749 1303 1302 $procmux$4197 ; /home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:329.10-329.20|/home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:329.6-332.41
1305 ite 18 751 1304 1298 $procmux$4199 ; /home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:327.9-327.20|/home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:327.5-336.8
1306 ite 18 1243 1305 1301 $procmux$4201 ; /home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:324.17-324.36|/home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:324.13-348.25
1307 add 18 22 1257 $add$/home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:322$1627 ; /home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:322.20-322.38
1308 ite 18 1246 1307 1306 $procmux$4204 ; /home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:320.17-320.36|/home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:320.13-348.25
1309 add 18 22 1257 $add$/home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:317$1625 ; /home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:317.20-317.38
1310 ite 18 1250 1309 1308 $procmux$4207 ; /home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:315.17-315.36|/home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:315.13-348.25
1311 add 18 22 1257 $add$/home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:312$1623 ; /home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:312.20-312.38
1312 ite 18 1254 1311 1310 $procmux$4210 ; /home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:310.17-310.36|/home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:310.13-348.25
1313 add 18 22 1257 $add$/home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:307$1621 ; /home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:307.20-307.38
1314 ite 18 1258 1313 1312 $procmux$4213 ; /home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:305.17-305.36|/home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:305.13-348.25
1315 add 18 22 1257 $add$/home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:302$1619 ; /home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:302.20-302.38
1316 ite 18 1261 1315 1314 $procmux$4216 ; /home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:300.8-300.27|/home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:300.4-348.25
1317 ite 18 689 1316 1298 $procmux$4218 ; /home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:291.7-291.20|/home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:291.3-471.26
1318 next 18 22 1317 $procdff$4618 ; /home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:276.2-472.5
1319 slice 1 588 7 7
1320 ite 1 902 1319 24 $flatten\lowlevel.$procmux$4453 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:676.17-702.80|/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:676.14-743.8
1321 slice 1 14 7 7
1322 xor 1 246 650 $flatten\lowlevel.$xor$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:643$2847 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:643.11-643.54
1323 eq 1 447 45 $flatten\lowlevel.$eq$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:656$2861 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:656.8-656.36
1324 ite 1 1323 16 15 $flatten\lowlevel.$ternary$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:656$2862 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:656.7-656.65
1325 eq 1 447 50 $flatten\lowlevel.$eq$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:655$2860 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:655.8-655.36
1326 ite 1 1325 48 1324 $flatten\lowlevel.$ternary$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:655$2863 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:655.7-656.65
1327 eq 1 447 53 $flatten\lowlevel.$eq$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:654$2859 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:654.8-654.37
1328 ite 1 1327 28 1326 $flatten\lowlevel.$ternary$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:654$2864 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:654.7-656.65
1329 eq 1 447 56 $flatten\lowlevel.$eq$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:653$2858 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:653.8-653.37
1330 ite 1 1329 26 1328 $flatten\lowlevel.$ternary$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:653$2865 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:653.7-656.65
1331 eq 1 447 59 $flatten\lowlevel.$eq$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:652$2857 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:652.8-652.38
1332 ite 1 1331 24 1330 $flatten\lowlevel.$ternary$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:652$2866 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:652.7-656.65
1333 eq 1 447 62 $flatten\lowlevel.$eq$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:651$2856 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:651.8-651.38
1334 ite 1 1333 3 1332 $flatten\lowlevel.$ternary$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:651$2867 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:651.7-656.65
1335 eq 1 447 65 $flatten\lowlevel.$eq$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:650$2855 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:650.8-650.38
1336 ite 1 1335 30 1334 $flatten\lowlevel.$ternary$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:650$2868 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:650.7-656.65
1337 eq 1 447 68 $flatten\lowlevel.$eq$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:649$2854 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:649.8-649.38
1338 ite 1 1337 125 1336 $flatten\lowlevel.$ternary$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:649$2869 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:649.7-656.65
1339 eq 1 447 73 $flatten\lowlevel.$eq$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:648$2853 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:648.8-648.39
1340 ite 1 1339 2 1338 $flatten\lowlevel.$ternary$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:648$2870 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:648.7-656.65
1341 eq 1 447 76 $flatten\lowlevel.$eq$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:647$2852 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:647.8-647.39
1342 ite 1 1341 71 1340 $flatten\lowlevel.$ternary$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:647$2871 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:647.7-656.65
1343 eq 1 447 81 $flatten\lowlevel.$eq$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:646$2851 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:646.8-646.39
1344 ite 1 1343 34 1342 $flatten\lowlevel.$ternary$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:646$2872 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:646.7-656.65
1345 eq 1 447 85 $flatten\lowlevel.$eq$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:645$2850 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:645.8-645.39
1346 ite 1 1345 650 1344 $flatten\lowlevel.$ternary$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:645$2873 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:645.7-656.65
1347 eq 1 447 616 $flatten\lowlevel.$eq$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:644$2849 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:644.8-644.39
1348 ite 1 1347 79 1346 $flatten\lowlevel.$ternary$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:644$2874 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:644.7-656.65
1349 eq 1 447 802 $flatten\lowlevel.$eq$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:643$2848 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:643.115-643.146
1350 ite 1 1349 84 1348 $flatten\lowlevel.$ternary$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:643$2875 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:643.114-656.65
1351 xor 1 450 1350 $flatten\lowlevel.$xor$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:643$2876 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:643.90-656.66
1352 eq 1 453 45 $flatten\lowlevel.$eq$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:669$2890 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:669.8-669.36
1353 ite 1 1352 16 15 $flatten\lowlevel.$ternary$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:669$2891 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:669.7-669.65
1354 eq 1 453 50 $flatten\lowlevel.$eq$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:668$2889 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:668.8-668.36
1355 ite 1 1354 48 1353 $flatten\lowlevel.$ternary$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:668$2892 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:668.7-669.65
1356 eq 1 453 53 $flatten\lowlevel.$eq$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:667$2888 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:667.8-667.37
1357 ite 1 1356 28 1355 $flatten\lowlevel.$ternary$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:667$2893 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:667.7-669.65
1358 eq 1 453 56 $flatten\lowlevel.$eq$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:666$2887 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:666.8-666.37
1359 ite 1 1358 26 1357 $flatten\lowlevel.$ternary$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:666$2894 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:666.7-669.65
1360 eq 1 453 59 $flatten\lowlevel.$eq$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:665$2886 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:665.8-665.38
1361 ite 1 1360 24 1359 $flatten\lowlevel.$ternary$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:665$2895 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:665.7-669.65
1362 eq 1 453 62 $flatten\lowlevel.$eq$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:664$2885 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:664.8-664.38
1363 ite 1 1362 3 1361 $flatten\lowlevel.$ternary$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:664$2896 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:664.7-669.65
1364 eq 1 453 65 $flatten\lowlevel.$eq$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:663$2884 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:663.8-663.38
1365 ite 1 1364 30 1363 $flatten\lowlevel.$ternary$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:663$2897 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:663.7-669.65
1366 eq 1 453 68 $flatten\lowlevel.$eq$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:662$2883 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:662.8-662.38
1367 ite 1 1366 125 1365 $flatten\lowlevel.$ternary$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:662$2898 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:662.7-669.65
1368 eq 1 453 73 $flatten\lowlevel.$eq$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:661$2882 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:661.8-661.39
1369 ite 1 1368 2 1367 $flatten\lowlevel.$ternary$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:661$2899 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:661.7-669.65
1370 eq 1 453 76 $flatten\lowlevel.$eq$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:660$2881 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:660.8-660.39
1371 ite 1 1370 71 1369 $flatten\lowlevel.$ternary$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:660$2900 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:660.7-669.65
1372 eq 1 453 81 $flatten\lowlevel.$eq$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:659$2880 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:659.8-659.39
1373 ite 1 1372 34 1371 $flatten\lowlevel.$ternary$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:659$2901 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:659.7-669.65
1374 eq 1 453 85 $flatten\lowlevel.$eq$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:658$2879 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:658.8-658.39
1375 ite 1 1374 650 1373 $flatten\lowlevel.$ternary$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:658$2902 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:658.7-669.65
1376 eq 1 453 616 $flatten\lowlevel.$eq$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:657$2878 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:657.8-657.39
1377 ite 1 1376 79 1375 $flatten\lowlevel.$ternary$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:657$2903 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:657.7-669.65
1378 eq 1 453 802 $flatten\lowlevel.$eq$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:656$2877 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:656.126-656.157
1379 ite 1 1378 84 1377 $flatten\lowlevel.$ternary$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:656$2904 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:656.125-669.65
1380 xor 1 456 1379 $flatten\lowlevel.$xor$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:656$2905 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:656.101-669.66
1381 ite 1 249 1380 15 $flatten\lowlevel.$ternary$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:656$2906 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:656.70-669.73
1382 or 1 1351 1381 $flatten\lowlevel.$or$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:643$2907 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:643.90-669.74
1383 ite 1 252 1382 25 $flatten\lowlevel.$ternary$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:643$2908 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:643.59-669.81
1384 and 1 1322 1383 $flatten\lowlevel.$and$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:643$2909 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:643.10-669.82
1385 ite 1 1384 1321 24 $flatten\lowlevel.$procmux$4457 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:643.10-669.82|/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:643.7-675.31
1386 ite 1 967 1385 1320 $flatten\lowlevel.$procmux$4459 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:615.17-641.80|/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:615.14-743.8
1387 ite 1 1032 24 1386 $flatten\lowlevel.$procmux$4462 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:559.17-585.80|/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:559.14-743.8
1388 xor 1 228 650 $flatten\lowlevel.$xor$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:500$2526 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:500.11-500.54
1389 eq 1 423 45 $flatten\lowlevel.$eq$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:513$2540 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:513.8-513.36
1390 ite 1 1389 16 15 $flatten\lowlevel.$ternary$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:513$2541 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:513.7-513.65
1391 eq 1 423 50 $flatten\lowlevel.$eq$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:512$2539 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:512.8-512.36
1392 ite 1 1391 48 1390 $flatten\lowlevel.$ternary$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:512$2542 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:512.7-513.65
1393 eq 1 423 53 $flatten\lowlevel.$eq$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:511$2538 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:511.8-511.37
1394 ite 1 1393 28 1392 $flatten\lowlevel.$ternary$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:511$2543 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:511.7-513.65
1395 eq 1 423 56 $flatten\lowlevel.$eq$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:510$2537 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:510.8-510.37
1396 ite 1 1395 26 1394 $flatten\lowlevel.$ternary$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:510$2544 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:510.7-513.65
1397 eq 1 423 59 $flatten\lowlevel.$eq$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:509$2536 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:509.8-509.38
1398 ite 1 1397 24 1396 $flatten\lowlevel.$ternary$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:509$2545 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:509.7-513.65
1399 eq 1 423 62 $flatten\lowlevel.$eq$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:508$2535 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:508.8-508.38
1400 ite 1 1399 3 1398 $flatten\lowlevel.$ternary$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:508$2546 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:508.7-513.65
1401 eq 1 423 65 $flatten\lowlevel.$eq$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:507$2534 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:507.8-507.38
1402 ite 1 1401 30 1400 $flatten\lowlevel.$ternary$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:507$2547 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:507.7-513.65
1403 eq 1 423 68 $flatten\lowlevel.$eq$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:506$2533 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:506.8-506.38
1404 ite 1 1403 125 1402 $flatten\lowlevel.$ternary$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:506$2548 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:506.7-513.65
1405 eq 1 423 73 $flatten\lowlevel.$eq$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:505$2532 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:505.8-505.39
1406 ite 1 1405 2 1404 $flatten\lowlevel.$ternary$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:505$2549 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:505.7-513.65
1407 eq 1 423 76 $flatten\lowlevel.$eq$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:504$2531 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:504.8-504.39
1408 ite 1 1407 71 1406 $flatten\lowlevel.$ternary$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:504$2550 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:504.7-513.65
1409 eq 1 423 81 $flatten\lowlevel.$eq$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:503$2530 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:503.8-503.39
1410 ite 1 1409 34 1408 $flatten\lowlevel.$ternary$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:503$2551 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:503.7-513.65
1411 eq 1 423 85 $flatten\lowlevel.$eq$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:502$2529 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:502.8-502.39
1412 ite 1 1411 650 1410 $flatten\lowlevel.$ternary$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:502$2552 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:502.7-513.65
1413 eq 1 423 616 $flatten\lowlevel.$eq$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:501$2528 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:501.8-501.39
1414 ite 1 1413 79 1412 $flatten\lowlevel.$ternary$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:501$2553 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:501.7-513.65
1415 eq 1 423 802 $flatten\lowlevel.$eq$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:500$2527 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:500.115-500.146
1416 ite 1 1415 84 1414 $flatten\lowlevel.$ternary$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:500$2554 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:500.114-513.65
1417 xor 1 426 1416 $flatten\lowlevel.$xor$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:500$2555 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:500.90-513.66
1418 eq 1 429 45 $flatten\lowlevel.$eq$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:526$2569 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:526.8-526.36
1419 ite 1 1418 16 15 $flatten\lowlevel.$ternary$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:526$2570 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:526.7-526.65
1420 eq 1 429 50 $flatten\lowlevel.$eq$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:525$2568 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:525.8-525.36
1421 ite 1 1420 48 1419 $flatten\lowlevel.$ternary$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:525$2571 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:525.7-526.65
1422 eq 1 429 53 $flatten\lowlevel.$eq$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:524$2567 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:524.8-524.37
1423 ite 1 1422 28 1421 $flatten\lowlevel.$ternary$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:524$2572 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:524.7-526.65
1424 eq 1 429 56 $flatten\lowlevel.$eq$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:523$2566 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:523.8-523.37
1425 ite 1 1424 26 1423 $flatten\lowlevel.$ternary$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:523$2573 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:523.7-526.65
1426 eq 1 429 59 $flatten\lowlevel.$eq$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:522$2565 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:522.8-522.38
1427 ite 1 1426 24 1425 $flatten\lowlevel.$ternary$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:522$2574 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:522.7-526.65
1428 eq 1 429 62 $flatten\lowlevel.$eq$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:521$2564 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:521.8-521.38
1429 ite 1 1428 3 1427 $flatten\lowlevel.$ternary$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:521$2575 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:521.7-526.65
1430 eq 1 429 65 $flatten\lowlevel.$eq$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:520$2563 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:520.8-520.38
1431 ite 1 1430 30 1429 $flatten\lowlevel.$ternary$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:520$2576 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:520.7-526.65
1432 eq 1 429 68 $flatten\lowlevel.$eq$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:519$2562 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:519.8-519.38
1433 ite 1 1432 125 1431 $flatten\lowlevel.$ternary$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:519$2577 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:519.7-526.65
1434 eq 1 429 73 $flatten\lowlevel.$eq$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:518$2561 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:518.8-518.39
1435 ite 1 1434 2 1433 $flatten\lowlevel.$ternary$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:518$2578 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:518.7-526.65
1436 eq 1 429 76 $flatten\lowlevel.$eq$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:517$2560 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:517.8-517.39
1437 ite 1 1436 71 1435 $flatten\lowlevel.$ternary$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:517$2579 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:517.7-526.65
1438 eq 1 429 81 $flatten\lowlevel.$eq$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:516$2559 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:516.8-516.39
1439 ite 1 1438 34 1437 $flatten\lowlevel.$ternary$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:516$2580 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:516.7-526.65
1440 eq 1 429 85 $flatten\lowlevel.$eq$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:515$2558 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:515.8-515.39
1441 ite 1 1440 650 1439 $flatten\lowlevel.$ternary$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:515$2581 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:515.7-526.65
1442 eq 1 429 616 $flatten\lowlevel.$eq$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:514$2557 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:514.8-514.39
1443 ite 1 1442 79 1441 $flatten\lowlevel.$ternary$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:514$2582 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:514.7-526.65
1444 eq 1 429 802 $flatten\lowlevel.$eq$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:513$2556 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:513.126-513.157
1445 ite 1 1444 84 1443 $flatten\lowlevel.$ternary$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:513$2583 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:513.125-526.65
1446 xor 1 432 1445 $flatten\lowlevel.$xor$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:513$2584 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:513.101-526.66
1447 ite 1 231 1446 15 $flatten\lowlevel.$ternary$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:513$2585 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:513.70-526.73
1448 or 1 1417 1447 $flatten\lowlevel.$or$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:500$2586 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:500.90-526.74
1449 ite 1 234 1448 25 $flatten\lowlevel.$ternary$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:500$2587 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:500.59-526.81
1450 and 1 1388 1449 $flatten\lowlevel.$and$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:500$2588 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:500.10-526.82
1451 ite 1 1450 1321 24 $flatten\lowlevel.$procmux$4465 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:500.10-526.82|/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:500.7-558.10
1452 ite 1 1097 1451 1387 $flatten\lowlevel.$procmux$4467 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:471.13-497.80|/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:471.10-743.8
1453 ite 1 1162 24 1452 $flatten\lowlevel.$procmux$4470 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:444.17-470.80|/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:444.14-743.8
1454 ite 1 1227 24 1453 $flatten\lowlevel.$procmux$4473 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:414.8-440.80|/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:414.5-743.8
1455 next 1 24 1454 $flatten\lowlevel.$procdff$4641 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:411.3-801.6
1456 ite 1 838 25 15 $flatten\lowlevel.$procmux$4477 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:707.10-733.82|/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:707.7-739.39
1457 ite 1 902 1456 25 $flatten\lowlevel.$procmux$4479 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:676.17-702.80|/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:676.14-743.8
1458 ite 1 1384 15 25 $flatten\lowlevel.$procmux$4483 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:643.10-669.82|/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:643.7-675.31
1459 ite 1 967 1458 1457 $flatten\lowlevel.$procmux$4485 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:615.17-641.80|/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:615.14-743.8
1460 ite 1 1032 25 1459 $flatten\lowlevel.$procmux$4488 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:559.17-585.80|/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:559.14-743.8
1461 ite 1 1097 25 1460 $flatten\lowlevel.$procmux$4491 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:471.13-497.80|/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:471.10-743.8
1462 ite 1 1162 26 1461 $flatten\lowlevel.$procmux$4494 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:444.17-470.80|/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:444.14-743.8
1463 ite 1 1227 25 1462 $flatten\lowlevel.$procmux$4497 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:414.8-440.80|/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:414.5-743.8
1464 not 1 26 $flatten\lowlevel.$logic_not$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:799$3165 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:799.94-799.101
1465 xor 1 318 71 $flatten\lowlevel.$xor$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:773$3102 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:773.11-773.52
1466 eq 1 543 45 $flatten\lowlevel.$eq$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:786$3116 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:786.8-786.36
1467 ite 1 1466 16 15 $flatten\lowlevel.$ternary$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:786$3117 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:786.7-786.65
1468 eq 1 543 50 $flatten\lowlevel.$eq$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:785$3115 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:785.8-785.36
1469 ite 1 1468 48 1467 $flatten\lowlevel.$ternary$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:785$3118 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:785.7-786.65
1470 eq 1 543 53 $flatten\lowlevel.$eq$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:784$3114 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:784.8-784.37
1471 ite 1 1470 28 1469 $flatten\lowlevel.$ternary$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:784$3119 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:784.7-786.65
1472 eq 1 543 56 $flatten\lowlevel.$eq$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:783$3113 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:783.8-783.37
1473 ite 1 1472 26 1471 $flatten\lowlevel.$ternary$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:783$3120 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:783.7-786.65
1474 eq 1 543 59 $flatten\lowlevel.$eq$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:782$3112 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:782.8-782.38
1475 ite 1 1474 24 1473 $flatten\lowlevel.$ternary$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:782$3121 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:782.7-786.65
1476 eq 1 543 62 $flatten\lowlevel.$eq$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:781$3111 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:781.8-781.38
1477 ite 1 1476 3 1475 $flatten\lowlevel.$ternary$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:781$3122 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:781.7-786.65
1478 eq 1 543 65 $flatten\lowlevel.$eq$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:780$3110 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:780.8-780.38
1479 ite 1 1478 30 1477 $flatten\lowlevel.$ternary$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:780$3123 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:780.7-786.65
1480 eq 1 543 68 $flatten\lowlevel.$eq$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:779$3109 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:779.8-779.38
1481 ite 1 1480 125 1479 $flatten\lowlevel.$ternary$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:779$3124 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:779.7-786.65
1482 eq 1 543 73 $flatten\lowlevel.$eq$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:778$3108 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:778.8-778.39
1483 ite 1 1482 2 1481 $flatten\lowlevel.$ternary$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:778$3125 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:778.7-786.65
1484 eq 1 543 76 $flatten\lowlevel.$eq$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:777$3107 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:777.8-777.39
1485 ite 1 1484 71 1483 $flatten\lowlevel.$ternary$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:777$3126 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:777.7-786.65
1486 eq 1 543 81 $flatten\lowlevel.$eq$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:776$3106 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:776.8-776.39
1487 ite 1 1486 34 1485 $flatten\lowlevel.$ternary$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:776$3127 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:776.7-786.65
1488 eq 1 543 85 $flatten\lowlevel.$eq$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:775$3105 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:775.8-775.39
1489 ite 1 1488 650 1487 $flatten\lowlevel.$ternary$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:775$3128 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:775.7-786.65
1490 eq 1 543 616 $flatten\lowlevel.$eq$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:774$3104 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:774.8-774.39
1491 ite 1 1490 79 1489 $flatten\lowlevel.$ternary$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:774$3129 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:774.7-786.65
1492 eq 1 543 802 $flatten\lowlevel.$eq$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:773$3103 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:773.113-773.144
1493 ite 1 1492 84 1491 $flatten\lowlevel.$ternary$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:773$3130 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:773.112-786.65
1494 xor 1 546 1493 $flatten\lowlevel.$xor$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:773$3131 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:773.88-786.66
1495 eq 1 549 45 $flatten\lowlevel.$eq$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:799$3145 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:799.8-799.36
1496 ite 1 1495 16 15 $flatten\lowlevel.$ternary$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:799$3146 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:799.7-799.65
1497 eq 1 549 50 $flatten\lowlevel.$eq$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:798$3144 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:798.8-798.36
1498 ite 1 1497 48 1496 $flatten\lowlevel.$ternary$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:798$3147 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:798.7-799.65
1499 eq 1 549 53 $flatten\lowlevel.$eq$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:797$3143 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:797.8-797.37
1500 ite 1 1499 28 1498 $flatten\lowlevel.$ternary$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:797$3148 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:797.7-799.65
1501 eq 1 549 56 $flatten\lowlevel.$eq$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:796$3142 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:796.8-796.37
1502 ite 1 1501 26 1500 $flatten\lowlevel.$ternary$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:796$3149 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:796.7-799.65
1503 eq 1 549 59 $flatten\lowlevel.$eq$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:795$3141 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:795.8-795.38
1504 ite 1 1503 24 1502 $flatten\lowlevel.$ternary$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:795$3150 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:795.7-799.65
1505 eq 1 549 62 $flatten\lowlevel.$eq$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:794$3140 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:794.8-794.38
1506 ite 1 1505 3 1504 $flatten\lowlevel.$ternary$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:794$3151 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:794.7-799.65
1507 eq 1 549 65 $flatten\lowlevel.$eq$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:793$3139 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:793.8-793.38
1508 ite 1 1507 30 1506 $flatten\lowlevel.$ternary$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:793$3152 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:793.7-799.65
1509 eq 1 549 68 $flatten\lowlevel.$eq$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:792$3138 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:792.8-792.38
1510 ite 1 1509 125 1508 $flatten\lowlevel.$ternary$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:792$3153 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:792.7-799.65
1511 eq 1 549 73 $flatten\lowlevel.$eq$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:791$3137 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:791.8-791.39
1512 ite 1 1511 2 1510 $flatten\lowlevel.$ternary$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:791$3154 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:791.7-799.65
1513 eq 1 549 76 $flatten\lowlevel.$eq$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:790$3136 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:790.8-790.39
1514 ite 1 1513 71 1512 $flatten\lowlevel.$ternary$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:790$3155 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:790.7-799.65
1515 eq 1 549 81 $flatten\lowlevel.$eq$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:789$3135 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:789.8-789.39
1516 ite 1 1515 34 1514 $flatten\lowlevel.$ternary$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:789$3156 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:789.7-799.65
1517 eq 1 549 85 $flatten\lowlevel.$eq$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:788$3134 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:788.8-788.39
1518 ite 1 1517 650 1516 $flatten\lowlevel.$ternary$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:788$3157 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:788.7-799.65
1519 eq 1 549 616 $flatten\lowlevel.$eq$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:787$3133 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:787.8-787.39
1520 ite 1 1519 79 1518 $flatten\lowlevel.$ternary$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:787$3158 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:787.7-799.65
1521 eq 1 549 802 $flatten\lowlevel.$eq$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:786$3132 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:786.126-786.157
1522 ite 1 1521 84 1520 $flatten\lowlevel.$ternary$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:786$3159 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:786.125-799.65
1523 xor 1 552 1522 $flatten\lowlevel.$xor$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:786$3160 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:786.101-799.66
1524 ite 1 321 1523 15 $flatten\lowlevel.$ternary$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:786$3161 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:786.70-799.73
1525 or 1 1494 1524 $flatten\lowlevel.$or$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:773$3162 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:773.88-799.74
1526 ite 1 324 1525 25 $flatten\lowlevel.$ternary$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:773$3163 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:773.57-799.81
1527 and 1 1465 1526 $flatten\lowlevel.$and$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:773$3164 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:773.10-799.82
1528 ite 1 1527 1464 1463 $flatten\lowlevel.$procmux$4499 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:773.10-799.82|/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:773.7-799.102
1529 xor 1 327 79 $flatten\lowlevel.$xor$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:744$3039 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:744.9-744.51
1530 eq 1 555 45 $flatten\lowlevel.$eq$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:757$3053 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:757.6-757.34
1531 ite 1 1530 16 15 $flatten\lowlevel.$ternary$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:757$3054 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:757.5-757.63
1532 eq 1 555 50 $flatten\lowlevel.$eq$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:756$3052 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:756.6-756.34
1533 ite 1 1532 48 1531 $flatten\lowlevel.$ternary$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:756$3055 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:756.5-757.63
1534 eq 1 555 53 $flatten\lowlevel.$eq$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:755$3051 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:755.6-755.35
1535 ite 1 1534 28 1533 $flatten\lowlevel.$ternary$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:755$3056 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:755.5-757.63
1536 eq 1 555 56 $flatten\lowlevel.$eq$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:754$3050 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:754.6-754.35
1537 ite 1 1536 26 1535 $flatten\lowlevel.$ternary$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:754$3057 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:754.5-757.63
1538 eq 1 555 59 $flatten\lowlevel.$eq$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:753$3049 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:753.6-753.36
1539 ite 1 1538 24 1537 $flatten\lowlevel.$ternary$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:753$3058 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:753.5-757.63
1540 eq 1 555 62 $flatten\lowlevel.$eq$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:752$3048 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:752.6-752.36
1541 ite 1 1540 3 1539 $flatten\lowlevel.$ternary$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:752$3059 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:752.5-757.63
1542 eq 1 555 65 $flatten\lowlevel.$eq$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:751$3047 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:751.6-751.36
1543 ite 1 1542 30 1541 $flatten\lowlevel.$ternary$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:751$3060 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:751.5-757.63
1544 eq 1 555 68 $flatten\lowlevel.$eq$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:750$3046 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:750.6-750.36
1545 ite 1 1544 125 1543 $flatten\lowlevel.$ternary$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:750$3061 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:750.5-757.63
1546 eq 1 555 73 $flatten\lowlevel.$eq$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:749$3045 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:749.6-749.37
1547 ite 1 1546 2 1545 $flatten\lowlevel.$ternary$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:749$3062 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:749.5-757.63
1548 eq 1 555 76 $flatten\lowlevel.$eq$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:748$3044 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:748.6-748.37
1549 ite 1 1548 71 1547 $flatten\lowlevel.$ternary$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:748$3063 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:748.5-757.63
1550 eq 1 555 81 $flatten\lowlevel.$eq$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:747$3043 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:747.6-747.37
1551 ite 1 1550 34 1549 $flatten\lowlevel.$ternary$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:747$3064 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:747.5-757.63
1552 eq 1 555 85 $flatten\lowlevel.$eq$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:746$3042 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:746.6-746.37
1553 ite 1 1552 650 1551 $flatten\lowlevel.$ternary$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:746$3065 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:746.5-757.63
1554 eq 1 555 616 $flatten\lowlevel.$eq$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:745$3041 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:745.6-745.37
1555 ite 1 1554 79 1553 $flatten\lowlevel.$ternary$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:745$3066 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:745.5-757.63
1556 eq 1 555 802 $flatten\lowlevel.$eq$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:744$3040 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:744.112-744.143
1557 ite 1 1556 84 1555 $flatten\lowlevel.$ternary$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:744$3067 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:744.111-757.63
1558 xor 1 558 1557 $flatten\lowlevel.$xor$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:744$3068 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:744.87-757.64
1559 eq 1 561 45 $flatten\lowlevel.$eq$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:770$3082 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:770.6-770.34
1560 ite 1 1559 16 15 $flatten\lowlevel.$ternary$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:770$3083 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:770.5-770.63
1561 eq 1 561 50 $flatten\lowlevel.$eq$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:769$3081 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:769.6-769.34
1562 ite 1 1561 48 1560 $flatten\lowlevel.$ternary$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:769$3084 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:769.5-770.63
1563 eq 1 561 53 $flatten\lowlevel.$eq$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:768$3080 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:768.6-768.35
1564 ite 1 1563 28 1562 $flatten\lowlevel.$ternary$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:768$3085 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:768.5-770.63
1565 eq 1 561 56 $flatten\lowlevel.$eq$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:767$3079 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:767.6-767.35
1566 ite 1 1565 26 1564 $flatten\lowlevel.$ternary$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:767$3086 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:767.5-770.63
1567 eq 1 561 59 $flatten\lowlevel.$eq$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:766$3078 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:766.6-766.36
1568 ite 1 1567 24 1566 $flatten\lowlevel.$ternary$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:766$3087 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:766.5-770.63
1569 eq 1 561 62 $flatten\lowlevel.$eq$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:765$3077 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:765.6-765.36
1570 ite 1 1569 3 1568 $flatten\lowlevel.$ternary$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:765$3088 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:765.5-770.63
1571 eq 1 561 65 $flatten\lowlevel.$eq$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:764$3076 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:764.6-764.36
1572 ite 1 1571 30 1570 $flatten\lowlevel.$ternary$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:764$3089 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:764.5-770.63
1573 eq 1 561 68 $flatten\lowlevel.$eq$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:763$3075 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:763.6-763.36
1574 ite 1 1573 125 1572 $flatten\lowlevel.$ternary$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:763$3090 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:763.5-770.63
1575 eq 1 561 73 $flatten\lowlevel.$eq$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:762$3074 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:762.6-762.37
1576 ite 1 1575 2 1574 $flatten\lowlevel.$ternary$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:762$3091 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:762.5-770.63
1577 eq 1 561 76 $flatten\lowlevel.$eq$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:761$3073 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:761.6-761.37
1578 ite 1 1577 71 1576 $flatten\lowlevel.$ternary$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:761$3092 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:761.5-770.63
1579 eq 1 561 81 $flatten\lowlevel.$eq$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:760$3072 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:760.6-760.37
1580 ite 1 1579 34 1578 $flatten\lowlevel.$ternary$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:760$3093 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:760.5-770.63
1581 eq 1 561 85 $flatten\lowlevel.$eq$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:759$3071 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:759.6-759.37
1582 ite 1 1581 650 1580 $flatten\lowlevel.$ternary$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:759$3094 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:759.5-770.63
1583 eq 1 561 616 $flatten\lowlevel.$eq$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:758$3070 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:758.6-758.37
1584 ite 1 1583 79 1582 $flatten\lowlevel.$ternary$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:758$3095 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:758.5-770.63
1585 eq 1 561 802 $flatten\lowlevel.$eq$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:757$3069 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:757.124-757.155
1586 ite 1 1585 84 1584 $flatten\lowlevel.$ternary$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:757$3096 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:757.123-770.63
1587 xor 1 564 1586 $flatten\lowlevel.$xor$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:757$3097 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:757.99-770.64
1588 ite 1 330 1587 15 $flatten\lowlevel.$ternary$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:757$3098 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:757.68-770.71
1589 or 1 1558 1588 $flatten\lowlevel.$or$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:744$3099 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:744.87-770.72
1590 ite 1 333 1589 25 $flatten\lowlevel.$ternary$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:744$3100 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:744.56-770.79
1591 and 1 1529 1590 $flatten\lowlevel.$and$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:744$3101 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:744.8-770.80
1592 ite 1 1591 1528 1463 $flatten\lowlevel.$procmux$4501 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:744.8-770.80|/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:744.5-800.8
1593 next 1 26 1592 $flatten\lowlevel.$procdff$4640 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:411.3-801.6
1594 not 1 16 $flatten\lowlevel.$logic_not$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:413$2331 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:413.31-413.36
1595 or 1 79 1594 $flatten\lowlevel.$logic_or$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:413$2332 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:413.15-413.36
1596 ite 1 1591 25 1595 $flatten\lowlevel.$procmux$4308 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:744.8-770.80|/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:744.5-800.8
1597 next 1 28 1596 $flatten\lowlevel.$procdff$4639 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:411.3-801.6
1598 ite 1 838 25 15 $flatten\lowlevel.$procmux$4312 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:707.10-733.82|/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:707.7-739.39
1599 ite 1 902 1598 15 $flatten\lowlevel.$procmux$4314 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:676.17-702.80|/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:676.14-743.8
1600 ite 1 967 15 1599 $flatten\lowlevel.$procmux$4317 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:615.17-641.80|/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:615.14-743.8
1601 ite 1 1032 15 1600 $flatten\lowlevel.$procmux$4320 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:559.17-585.80|/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:559.14-743.8
1602 ite 1 1097 15 1601 $flatten\lowlevel.$procmux$4323 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:471.13-497.80|/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:471.10-743.8
1603 ite 1 1162 15 1602 $flatten\lowlevel.$procmux$4326 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:444.17-470.80|/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:444.14-743.8
1604 ite 1 1227 15 1603 $flatten\lowlevel.$procmux$4329 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:414.8-440.80|/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:414.5-743.8
1605 next 1 30 1604 $flatten\lowlevel.$procdff$4642 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:411.3-801.6
1606 ite 1 838 25 34 $flatten\lowlevel.$procmux$4405 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:707.10-733.82|/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:707.7-739.39
1607 ite 1 902 1606 34 $flatten\lowlevel.$procmux$4407 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:676.17-702.80|/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:676.14-743.8
1608 ite 1 1384 15 25 $flatten\lowlevel.$procmux$4411 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:643.10-669.82|/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:643.7-675.31
1609 ite 1 967 1608 1607 $flatten\lowlevel.$procmux$4413 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:615.17-641.80|/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:615.14-743.8
1610 ite 1 1032 15 1609 $flatten\lowlevel.$procmux$4416 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:559.17-585.80|/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:559.14-743.8
1611 not 1 79 $flatten\lowlevel.$logic_not$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:499$2525 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:499.17-499.30
1612 ite 1 1450 15 1611 $flatten\lowlevel.$procmux$4419 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:500.10-526.82|/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:500.7-558.10
1613 ite 1 1097 1612 1610 $flatten\lowlevel.$procmux$4421 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:471.13-497.80|/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:471.10-743.8
1614 ite 1 1162 15 1613 $flatten\lowlevel.$procmux$4424 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:444.17-470.80|/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:444.14-743.8
1615 ite 1 1227 71 1614 $flatten\lowlevel.$procmux$4427 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:414.8-440.80|/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:414.5-743.8
1616 ite 1 1591 15 1615 $flatten\lowlevel.$procmux$4429 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:744.8-770.80|/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:744.5-800.8
1617 next 1 34 1616 $flatten\lowlevel.$procdff$4644 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:411.3-801.6
1618 ite 1 1267 25 48 $procmux$4261 ; /home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:449.8-449.29|/home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:449.4-469.44
1619 ite 1 762 1618 48 $procmux$4263 ; /home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:431.16-431.23|/home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:431.12-471.26
1620 ite 1 16 48 1619 $procmux$4266 ; /home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:428.16-428.26|/home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:428.12-471.26
1621 slice 1 736 0 0
1622 or 1 746 1621 $logic_or$/home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:409$1642 ; /home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:409.10-411.30
1623 ite 1 1622 15 48 $procmux$4269 ; /home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:409.10-411.30|/home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:409.6-415.9
1624 const 18 111
1625 eq 1 20 1624 $procmux$4272_CMP0 ; /home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:0.0-0.0|/home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:361.5-418.12
1626 ite 1 1625 1623 48
1627 eq 1 20 1235 $procmux$4273_CMP0 ; /home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:0.0-0.0|/home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:361.5-418.12
1628 ite 1 1627 15 1626
1629 eq 1 726 675 $eq$/home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:388$1641 ; /home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:388.10-388.29
1630 ite 1 1629 749 48 $procmux$4274 ; /home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:388.10-388.29|/home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:388.6-392.9
1631 eq 1 20 1253 $procmux$4276_CMP0 ; /home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:0.0-0.0|/home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:361.5-418.12
1632 ite 1 1631 1630 1628
1633 eq 1 20 1257 $procmux$4277_CMP0 ; /home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:0.0-0.0|/home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:361.5-418.12
1634 ite 1 1633 749 1632
1635 eq 1 724 725 $eq$/home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:366$1636 ; /home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:366.11-366.30
1636 ite 1 1635 749 48 $procmux$4279 ; /home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:366.11-366.30|/home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:366.7-375.10
1637 not 1 1289 $logic_not$/home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:363$1635 ; /home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:363.10-363.24
1638 ite 1 1637 1636 48 $procmux$4281 ; /home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:363.10-363.24|/home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:363.6-376.9
1639 eq 1 20 19 $procmux$4283_CMP0 ; /home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:0.0-0.0|/home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:361.5-418.12
1640 ite 1 1639 1638 1634 $procmux$4271 ; /home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:0.0-0.0|/home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:361.5-418.12
1641 ite 1 688 1640 48 $procmux$4284 ; /home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:359.8-359.21|/home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:359.4-419.7
1642 ite 1 690 15 1641 $procmux$4286 ; /home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:424.8-424.22|/home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:424.4-425.24
1643 ite 1 689 1642 1620 $procmux$4288 ; /home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:291.7-291.20|/home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:291.3-471.26
1644 next 1 48 1643 $procdff$4615 ; /home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:276.2-472.5
1645 uext 4 574 25
1646 eq 1 1645 728 $flatten\lowlevel.$eq$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:390$2329 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:390.24-390.36
1647 uext 4 586 28
1648 ugte 1 1647 773 $flatten\lowlevel.$ge$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:359$2265 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:359.41-359.69
1649 xor 1 174 1648 $flatten\lowlevel.$xor$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:359$2266 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:359.11-359.70
1650 eq 1 351 45 $flatten\lowlevel.$eq$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:372$2280 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:372.8-372.35
1651 ite 1 1650 16 15 $flatten\lowlevel.$ternary$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:372$2281 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:372.7-372.64
1652 eq 1 351 50 $flatten\lowlevel.$eq$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:371$2279 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:371.8-371.35
1653 ite 1 1652 48 1651 $flatten\lowlevel.$ternary$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:371$2282 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:371.7-372.64
1654 eq 1 351 53 $flatten\lowlevel.$eq$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:370$2278 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:370.8-370.36
1655 ite 1 1654 28 1653 $flatten\lowlevel.$ternary$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:370$2283 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:370.7-372.64
1656 eq 1 351 56 $flatten\lowlevel.$eq$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:369$2277 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:369.8-369.36
1657 ite 1 1656 26 1655 $flatten\lowlevel.$ternary$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:369$2284 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:369.7-372.64
1658 eq 1 351 59 $flatten\lowlevel.$eq$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:368$2276 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:368.8-368.37
1659 ite 1 1658 24 1657 $flatten\lowlevel.$ternary$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:368$2285 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:368.7-372.64
1660 eq 1 351 62 $flatten\lowlevel.$eq$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:367$2275 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:367.8-367.37
1661 ite 1 1660 3 1659 $flatten\lowlevel.$ternary$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:367$2286 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:367.7-372.64
1662 eq 1 351 65 $flatten\lowlevel.$eq$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:366$2274 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:366.8-366.37
1663 ite 1 1662 30 1661 $flatten\lowlevel.$ternary$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:366$2287 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:366.7-372.64
1664 eq 1 351 68 $flatten\lowlevel.$eq$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:365$2273 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:365.8-365.37
1665 ite 1 1664 125 1663 $flatten\lowlevel.$ternary$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:365$2288 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:365.7-372.64
1666 eq 1 351 73 $flatten\lowlevel.$eq$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:364$2272 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:364.8-364.38
1667 ite 1 1666 2 1665 $flatten\lowlevel.$ternary$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:364$2289 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:364.7-372.64
1668 eq 1 351 76 $flatten\lowlevel.$eq$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:363$2271 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:363.8-363.38
1669 ite 1 1668 71 1667 $flatten\lowlevel.$ternary$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:363$2290 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:363.7-372.64
1670 eq 1 351 81 $flatten\lowlevel.$eq$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:362$2270 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:362.8-362.38
1671 ite 1 1670 34 1669 $flatten\lowlevel.$ternary$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:362$2291 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:362.7-372.64
1672 eq 1 351 85 $flatten\lowlevel.$eq$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:361$2269 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:361.8-361.38
1673 ite 1 1672 650 1671 $flatten\lowlevel.$ternary$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:361$2292 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:361.7-372.64
1674 eq 1 351 616 $flatten\lowlevel.$eq$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:360$2268 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:360.8-360.38
1675 ite 1 1674 79 1673 $flatten\lowlevel.$ternary$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:360$2293 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:360.7-372.64
1676 eq 1 351 802 $flatten\lowlevel.$eq$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:359$2267 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:359.129-359.159
1677 ite 1 1676 84 1675 $flatten\lowlevel.$ternary$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:359$2294 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:359.128-372.64
1678 xor 1 354 1677 $flatten\lowlevel.$xor$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:359$2295 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:359.105-372.65
1679 eq 1 357 45 $flatten\lowlevel.$eq$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:385$2309 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:385.8-385.35
1680 ite 1 1679 16 15 $flatten\lowlevel.$ternary$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:385$2310 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:385.7-385.64
1681 eq 1 357 50 $flatten\lowlevel.$eq$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:384$2308 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:384.8-384.35
1682 ite 1 1681 48 1680 $flatten\lowlevel.$ternary$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:384$2311 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:384.7-385.64
1683 eq 1 357 53 $flatten\lowlevel.$eq$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:383$2307 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:383.8-383.36
1684 ite 1 1683 28 1682 $flatten\lowlevel.$ternary$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:383$2312 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:383.7-385.64
1685 eq 1 357 56 $flatten\lowlevel.$eq$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:382$2306 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:382.8-382.36
1686 ite 1 1685 26 1684 $flatten\lowlevel.$ternary$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:382$2313 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:382.7-385.64
1687 eq 1 357 59 $flatten\lowlevel.$eq$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:381$2305 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:381.8-381.37
1688 ite 1 1687 24 1686 $flatten\lowlevel.$ternary$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:381$2314 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:381.7-385.64
1689 eq 1 357 62 $flatten\lowlevel.$eq$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:380$2304 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:380.8-380.37
1690 ite 1 1689 3 1688 $flatten\lowlevel.$ternary$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:380$2315 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:380.7-385.64
1691 eq 1 357 65 $flatten\lowlevel.$eq$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:379$2303 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:379.8-379.37
1692 ite 1 1691 30 1690 $flatten\lowlevel.$ternary$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:379$2316 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:379.7-385.64
1693 eq 1 357 68 $flatten\lowlevel.$eq$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:378$2302 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:378.8-378.37
1694 ite 1 1693 125 1692 $flatten\lowlevel.$ternary$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:378$2317 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:378.7-385.64
1695 eq 1 357 73 $flatten\lowlevel.$eq$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:377$2301 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:377.8-377.38
1696 ite 1 1695 2 1694 $flatten\lowlevel.$ternary$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:377$2318 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:377.7-385.64
1697 eq 1 357 76 $flatten\lowlevel.$eq$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:376$2300 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:376.8-376.38
1698 ite 1 1697 71 1696 $flatten\lowlevel.$ternary$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:376$2319 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:376.7-385.64
1699 eq 1 357 81 $flatten\lowlevel.$eq$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:375$2299 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:375.8-375.38
1700 ite 1 1699 34 1698 $flatten\lowlevel.$ternary$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:375$2320 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:375.7-385.64
1701 eq 1 357 85 $flatten\lowlevel.$eq$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:374$2298 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:374.8-374.38
1702 ite 1 1701 650 1700 $flatten\lowlevel.$ternary$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:374$2321 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:374.7-385.64
1703 eq 1 357 616 $flatten\lowlevel.$eq$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:373$2297 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:373.8-373.38
1704 ite 1 1703 79 1702 $flatten\lowlevel.$ternary$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:373$2322 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:373.7-385.64
1705 eq 1 357 802 $flatten\lowlevel.$eq$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:372$2296 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:372.123-372.153
1706 ite 1 1705 84 1704 $flatten\lowlevel.$ternary$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:372$2323 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:372.122-385.64
1707 xor 1 360 1706 $flatten\lowlevel.$xor$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:372$2324 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:372.99-385.65
1708 ite 1 177 1707 15 $flatten\lowlevel.$ternary$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:372$2325 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:372.69-385.72
1709 or 1 1678 1708 $flatten\lowlevel.$or$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:359$2326 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:359.105-385.73
1710 ite 1 180 1709 25 $flatten\lowlevel.$ternary$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:359$2327 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:359.75-385.80
1711 and 1 1649 1710 $flatten\lowlevel.$and$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:359$2328 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:359.10-385.81
1712 ite 1 1711 25 1646 $flatten\lowlevel.$procmux$4518 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:359.10-385.81|/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:359.7-391.10
1713 ugt 1 586 53 $flatten\lowlevel.$gt$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:332$2199 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:332.49-332.71
1714 not 1 34 $flatten\lowlevel.$logic_not$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:332$2200 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:332.76-332.83
1715 and 1 1713 1714 $flatten\lowlevel.$logic_and$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:332$2201 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:332.48-332.83
1716 xor 1 183 1715 $flatten\lowlevel.$xor$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:332$2202 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:332.18-332.84
1717 eq 1 363 45 $flatten\lowlevel.$eq$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:345$2216 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:345.6-345.33
1718 ite 1 1717 16 15 $flatten\lowlevel.$ternary$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:345$2217 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:345.5-345.62
1719 eq 1 363 50 $flatten\lowlevel.$eq$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:344$2215 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:344.6-344.33
1720 ite 1 1719 48 1718 $flatten\lowlevel.$ternary$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:344$2218 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:344.5-345.62
1721 eq 1 363 53 $flatten\lowlevel.$eq$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:343$2214 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:343.6-343.34
1722 ite 1 1721 28 1720 $flatten\lowlevel.$ternary$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:343$2219 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:343.5-345.62
1723 eq 1 363 56 $flatten\lowlevel.$eq$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:342$2213 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:342.6-342.34
1724 ite 1 1723 26 1722 $flatten\lowlevel.$ternary$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:342$2220 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:342.5-345.62
1725 eq 1 363 59 $flatten\lowlevel.$eq$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:341$2212 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:341.6-341.35
1726 ite 1 1725 24 1724 $flatten\lowlevel.$ternary$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:341$2221 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:341.5-345.62
1727 eq 1 363 62 $flatten\lowlevel.$eq$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:340$2211 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:340.6-340.35
1728 ite 1 1727 3 1726 $flatten\lowlevel.$ternary$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:340$2222 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:340.5-345.62
1729 eq 1 363 65 $flatten\lowlevel.$eq$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:339$2210 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:339.6-339.35
1730 ite 1 1729 30 1728 $flatten\lowlevel.$ternary$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:339$2223 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:339.5-345.62
1731 eq 1 363 68 $flatten\lowlevel.$eq$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:338$2209 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:338.6-338.35
1732 ite 1 1731 125 1730 $flatten\lowlevel.$ternary$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:338$2224 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:338.5-345.62
1733 eq 1 363 73 $flatten\lowlevel.$eq$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:337$2208 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:337.6-337.36
1734 ite 1 1733 2 1732 $flatten\lowlevel.$ternary$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:337$2225 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:337.5-345.62
1735 eq 1 363 76 $flatten\lowlevel.$eq$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:336$2207 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:336.6-336.36
1736 ite 1 1735 71 1734 $flatten\lowlevel.$ternary$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:336$2226 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:336.5-345.62
1737 eq 1 363 81 $flatten\lowlevel.$eq$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:335$2206 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:335.6-335.36
1738 ite 1 1737 34 1736 $flatten\lowlevel.$ternary$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:335$2227 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:335.5-345.62
1739 eq 1 363 85 $flatten\lowlevel.$eq$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:334$2205 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:334.6-334.36
1740 ite 1 1739 650 1738 $flatten\lowlevel.$ternary$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:334$2228 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:334.5-345.62
1741 eq 1 363 616 $flatten\lowlevel.$eq$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:333$2204 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:333.6-333.36
1742 ite 1 1741 79 1740 $flatten\lowlevel.$ternary$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:333$2229 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:333.5-345.62
1743 eq 1 363 802 $flatten\lowlevel.$eq$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:332$2203 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:332.143-332.173
1744 ite 1 1743 84 1742 $flatten\lowlevel.$ternary$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:332$2230 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:332.142-345.62
1745 xor 1 366 1744 $flatten\lowlevel.$xor$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:332$2231 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:332.119-345.63
1746 eq 1 369 45 $flatten\lowlevel.$eq$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:358$2245 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:358.6-358.34
1747 ite 1 1746 16 15 $flatten\lowlevel.$ternary$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:358$2246 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:358.5-358.63
1748 eq 1 369 50 $flatten\lowlevel.$eq$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:357$2244 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:357.6-357.34
1749 ite 1 1748 48 1747 $flatten\lowlevel.$ternary$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:357$2247 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:357.5-358.63
1750 eq 1 369 53 $flatten\lowlevel.$eq$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:356$2243 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:356.6-356.35
1751 ite 1 1750 28 1749 $flatten\lowlevel.$ternary$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:356$2248 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:356.5-358.63
1752 eq 1 369 56 $flatten\lowlevel.$eq$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:355$2242 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:355.6-355.35
1753 ite 1 1752 26 1751 $flatten\lowlevel.$ternary$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:355$2249 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:355.5-358.63
1754 eq 1 369 59 $flatten\lowlevel.$eq$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:354$2241 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:354.6-354.36
1755 ite 1 1754 24 1753 $flatten\lowlevel.$ternary$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:354$2250 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:354.5-358.63
1756 eq 1 369 62 $flatten\lowlevel.$eq$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:353$2240 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:353.6-353.36
1757 ite 1 1756 3 1755 $flatten\lowlevel.$ternary$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:353$2251 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:353.5-358.63
1758 eq 1 369 65 $flatten\lowlevel.$eq$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:352$2239 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:352.6-352.36
1759 ite 1 1758 30 1757 $flatten\lowlevel.$ternary$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:352$2252 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:352.5-358.63
1760 eq 1 369 68 $flatten\lowlevel.$eq$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:351$2238 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:351.6-351.36
1761 ite 1 1760 125 1759 $flatten\lowlevel.$ternary$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:351$2253 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:351.5-358.63
1762 eq 1 369 73 $flatten\lowlevel.$eq$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:350$2237 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:350.6-350.37
1763 ite 1 1762 2 1761 $flatten\lowlevel.$ternary$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:350$2254 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:350.5-358.63
1764 eq 1 369 76 $flatten\lowlevel.$eq$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:349$2236 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:349.6-349.37
1765 ite 1 1764 71 1763 $flatten\lowlevel.$ternary$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:349$2255 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:349.5-358.63
1766 eq 1 369 81 $flatten\lowlevel.$eq$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:348$2235 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:348.6-348.37
1767 ite 1 1766 34 1765 $flatten\lowlevel.$ternary$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:348$2256 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:348.5-358.63
1768 eq 1 369 85 $flatten\lowlevel.$eq$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:347$2234 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:347.6-347.37
1769 ite 1 1768 650 1767 $flatten\lowlevel.$ternary$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:347$2257 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:347.5-358.63
1770 eq 1 369 616 $flatten\lowlevel.$eq$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:346$2233 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:346.6-346.37
1771 ite 1 1770 79 1769 $flatten\lowlevel.$ternary$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:346$2258 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:346.5-358.63
1772 eq 1 369 802 $flatten\lowlevel.$eq$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:345$2232 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:345.122-345.153
1773 ite 1 1772 84 1771 $flatten\lowlevel.$ternary$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:345$2259 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:345.121-358.63
1774 xor 1 372 1773 $flatten\lowlevel.$xor$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:345$2260 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:345.97-358.64
1775 ite 1 186 1774 15 $flatten\lowlevel.$ternary$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:345$2261 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:345.67-358.71
1776 or 1 1745 1775 $flatten\lowlevel.$or$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:332$2262 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:332.119-358.72
1777 ite 1 189 1776 25 $flatten\lowlevel.$ternary$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:332$2263 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:332.89-358.79
1778 and 1 1716 1777 $flatten\lowlevel.$and$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:332$2264 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:332.17-358.80
1779 ite 1 1778 1712 71 $flatten\lowlevel.$procmux$4520 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:332.17-358.80|/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:332.14-392.8
1780 uext 4 584 25
1781 const 4 00000000000000000000000000000001
1782 eq 1 1780 1781 $flatten\lowlevel.$eq$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:331$2198 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:331.22-331.40
1783 not 1 71 $flatten\lowlevel.$logic_not$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:303$2133 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:303.47-303.59
1784 xor 1 192 1783 $flatten\lowlevel.$xor$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:303$2134 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:303.18-303.59
1785 eq 1 375 45 $flatten\lowlevel.$eq$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:316$2148 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:316.6-316.34
1786 ite 1 1785 16 15 $flatten\lowlevel.$ternary$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:316$2149 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:316.5-316.63
1787 eq 1 375 50 $flatten\lowlevel.$eq$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:315$2147 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:315.6-315.34
1788 ite 1 1787 48 1786 $flatten\lowlevel.$ternary$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:315$2150 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:315.5-316.63
1789 eq 1 375 53 $flatten\lowlevel.$eq$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:314$2146 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:314.6-314.35
1790 ite 1 1789 28 1788 $flatten\lowlevel.$ternary$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:314$2151 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:314.5-316.63
1791 eq 1 375 56 $flatten\lowlevel.$eq$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:313$2145 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:313.6-313.35
1792 ite 1 1791 26 1790 $flatten\lowlevel.$ternary$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:313$2152 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:313.5-316.63
1793 eq 1 375 59 $flatten\lowlevel.$eq$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:312$2144 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:312.6-312.36
1794 ite 1 1793 24 1792 $flatten\lowlevel.$ternary$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:312$2153 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:312.5-316.63
1795 eq 1 375 62 $flatten\lowlevel.$eq$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:311$2143 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:311.6-311.36
1796 ite 1 1795 3 1794 $flatten\lowlevel.$ternary$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:311$2154 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:311.5-316.63
1797 eq 1 375 65 $flatten\lowlevel.$eq$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:310$2142 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:310.6-310.36
1798 ite 1 1797 30 1796 $flatten\lowlevel.$ternary$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:310$2155 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:310.5-316.63
1799 eq 1 375 68 $flatten\lowlevel.$eq$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:309$2141 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:309.6-309.36
1800 ite 1 1799 125 1798 $flatten\lowlevel.$ternary$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:309$2156 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:309.5-316.63
1801 eq 1 375 73 $flatten\lowlevel.$eq$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:308$2140 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:308.6-308.37
1802 ite 1 1801 2 1800 $flatten\lowlevel.$ternary$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:308$2157 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:308.5-316.63
1803 eq 1 375 76 $flatten\lowlevel.$eq$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:307$2139 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:307.6-307.37
1804 ite 1 1803 71 1802 $flatten\lowlevel.$ternary$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:307$2158 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:307.5-316.63
1805 eq 1 375 81 $flatten\lowlevel.$eq$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:306$2138 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:306.6-306.37
1806 ite 1 1805 34 1804 $flatten\lowlevel.$ternary$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:306$2159 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:306.5-316.63
1807 eq 1 375 85 $flatten\lowlevel.$eq$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:305$2137 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:305.6-305.37
1808 ite 1 1807 650 1806 $flatten\lowlevel.$ternary$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:305$2160 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:305.5-316.63
1809 eq 1 375 616 $flatten\lowlevel.$eq$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:304$2136 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:304.6-304.37
1810 ite 1 1809 79 1808 $flatten\lowlevel.$ternary$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:304$2161 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:304.5-316.63
1811 eq 1 375 802 $flatten\lowlevel.$eq$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:303$2135 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:303.120-303.151
1812 ite 1 1811 84 1810 $flatten\lowlevel.$ternary$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:303$2162 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:303.119-316.63
1813 xor 1 378 1812 $flatten\lowlevel.$xor$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:303$2163 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:303.95-316.64
1814 eq 1 381 45 $flatten\lowlevel.$eq$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:329$2177 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:329.6-329.34
1815 ite 1 1814 16 15 $flatten\lowlevel.$ternary$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:329$2178 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:329.5-329.63
1816 eq 1 381 50 $flatten\lowlevel.$eq$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:328$2176 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:328.6-328.34
1817 ite 1 1816 48 1815 $flatten\lowlevel.$ternary$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:328$2179 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:328.5-329.63
1818 eq 1 381 53 $flatten\lowlevel.$eq$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:327$2175 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:327.6-327.35
1819 ite 1 1818 28 1817 $flatten\lowlevel.$ternary$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:327$2180 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:327.5-329.63
1820 eq 1 381 56 $flatten\lowlevel.$eq$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:326$2174 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:326.6-326.35
1821 ite 1 1820 26 1819 $flatten\lowlevel.$ternary$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:326$2181 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:326.5-329.63
1822 eq 1 381 59 $flatten\lowlevel.$eq$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:325$2173 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:325.6-325.36
1823 ite 1 1822 24 1821 $flatten\lowlevel.$ternary$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:325$2182 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:325.5-329.63
1824 eq 1 381 62 $flatten\lowlevel.$eq$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:324$2172 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:324.6-324.36
1825 ite 1 1824 3 1823 $flatten\lowlevel.$ternary$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:324$2183 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:324.5-329.63
1826 eq 1 381 65 $flatten\lowlevel.$eq$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:323$2171 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:323.6-323.36
1827 ite 1 1826 30 1825 $flatten\lowlevel.$ternary$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:323$2184 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:323.5-329.63
1828 eq 1 381 68 $flatten\lowlevel.$eq$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:322$2170 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:322.6-322.36
1829 ite 1 1828 125 1827 $flatten\lowlevel.$ternary$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:322$2185 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:322.5-329.63
1830 eq 1 381 73 $flatten\lowlevel.$eq$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:321$2169 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:321.6-321.37
1831 ite 1 1830 2 1829 $flatten\lowlevel.$ternary$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:321$2186 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:321.5-329.63
1832 eq 1 381 76 $flatten\lowlevel.$eq$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:320$2168 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:320.6-320.37
1833 ite 1 1832 71 1831 $flatten\lowlevel.$ternary$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:320$2187 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:320.5-329.63
1834 eq 1 381 81 $flatten\lowlevel.$eq$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:319$2167 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:319.6-319.37
1835 ite 1 1834 34 1833 $flatten\lowlevel.$ternary$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:319$2188 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:319.5-329.63
1836 eq 1 381 85 $flatten\lowlevel.$eq$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:318$2166 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:318.6-318.37
1837 ite 1 1836 650 1835 $flatten\lowlevel.$ternary$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:318$2189 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:318.5-329.63
1838 eq 1 381 616 $flatten\lowlevel.$eq$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:317$2165 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:317.6-317.37
1839 ite 1 1838 79 1837 $flatten\lowlevel.$ternary$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:317$2190 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:317.5-329.63
1840 eq 1 381 802 $flatten\lowlevel.$eq$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:316$2164 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:316.124-316.155
1841 ite 1 1840 84 1839 $flatten\lowlevel.$ternary$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:316$2191 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:316.123-329.63
1842 xor 1 384 1841 $flatten\lowlevel.$xor$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:316$2192 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:316.99-329.64
1843 ite 1 195 1842 15 $flatten\lowlevel.$ternary$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:316$2193 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:316.68-329.71
1844 or 1 1813 1843 $flatten\lowlevel.$or$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:303$2194 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:303.95-329.72
1845 ite 1 198 1844 25 $flatten\lowlevel.$ternary$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:303$2195 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:303.64-329.79
1846 and 1 1784 1845 $flatten\lowlevel.$and$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:303$2196 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:303.17-329.80
1847 ite 1 1846 1782 1779 $flatten\lowlevel.$procmux$4523 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:303.17-329.80|/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:303.14-392.8
1848 uext 4 574 25
1849 eq 1 1848 728 $flatten\lowlevel.$eq$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:302$2132 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:302.22-302.34
1850 or 1 79 650 $flatten\lowlevel.$logic_or$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:274$2068 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:274.49-274.78
1851 xor 1 201 1850 $flatten\lowlevel.$xor$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:274$2069 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:274.18-274.79
1852 eq 1 387 45 $flatten\lowlevel.$eq$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:287$2083 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:287.6-287.34
1853 ite 1 1852 16 15 $flatten\lowlevel.$ternary$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:287$2084 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:287.5-287.63
1854 eq 1 387 50 $flatten\lowlevel.$eq$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:286$2082 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:286.6-286.34
1855 ite 1 1854 48 1853 $flatten\lowlevel.$ternary$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:286$2085 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:286.5-287.63
1856 eq 1 387 53 $flatten\lowlevel.$eq$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:285$2081 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:285.6-285.35
1857 ite 1 1856 28 1855 $flatten\lowlevel.$ternary$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:285$2086 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:285.5-287.63
1858 eq 1 387 56 $flatten\lowlevel.$eq$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:284$2080 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:284.6-284.35
1859 ite 1 1858 26 1857 $flatten\lowlevel.$ternary$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:284$2087 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:284.5-287.63
1860 eq 1 387 59 $flatten\lowlevel.$eq$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:283$2079 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:283.6-283.36
1861 ite 1 1860 24 1859 $flatten\lowlevel.$ternary$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:283$2088 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:283.5-287.63
1862 eq 1 387 62 $flatten\lowlevel.$eq$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:282$2078 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:282.6-282.36
1863 ite 1 1862 3 1861 $flatten\lowlevel.$ternary$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:282$2089 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:282.5-287.63
1864 eq 1 387 65 $flatten\lowlevel.$eq$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:281$2077 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:281.6-281.36
1865 ite 1 1864 30 1863 $flatten\lowlevel.$ternary$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:281$2090 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:281.5-287.63
1866 eq 1 387 68 $flatten\lowlevel.$eq$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:280$2076 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:280.6-280.36
1867 ite 1 1866 125 1865 $flatten\lowlevel.$ternary$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:280$2091 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:280.5-287.63
1868 eq 1 387 73 $flatten\lowlevel.$eq$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:279$2075 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:279.6-279.37
1869 ite 1 1868 2 1867 $flatten\lowlevel.$ternary$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:279$2092 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:279.5-287.63
1870 eq 1 387 76 $flatten\lowlevel.$eq$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:278$2074 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:278.6-278.37
1871 ite 1 1870 71 1869 $flatten\lowlevel.$ternary$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:278$2093 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:278.5-287.63
1872 eq 1 387 81 $flatten\lowlevel.$eq$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:277$2073 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:277.6-277.37
1873 ite 1 1872 34 1871 $flatten\lowlevel.$ternary$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:277$2094 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:277.5-287.63
1874 eq 1 387 85 $flatten\lowlevel.$eq$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:276$2072 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:276.6-276.37
1875 ite 1 1874 650 1873 $flatten\lowlevel.$ternary$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:276$2095 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:276.5-287.63
1876 eq 1 387 616 $flatten\lowlevel.$eq$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:275$2071 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:275.6-275.37
1877 ite 1 1876 79 1875 $flatten\lowlevel.$ternary$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:275$2096 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:275.5-287.63
1878 eq 1 387 802 $flatten\lowlevel.$eq$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:274$2070 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:274.140-274.171
1879 ite 1 1878 84 1877 $flatten\lowlevel.$ternary$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:274$2097 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:274.139-287.63
1880 xor 1 390 1879 $flatten\lowlevel.$xor$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:274$2098 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:274.115-287.64
1881 eq 1 393 45 $flatten\lowlevel.$eq$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:300$2112 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:300.6-300.34
1882 ite 1 1881 16 15 $flatten\lowlevel.$ternary$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:300$2113 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:300.5-300.63
1883 eq 1 393 50 $flatten\lowlevel.$eq$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:299$2111 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:299.6-299.34
1884 ite 1 1883 48 1882 $flatten\lowlevel.$ternary$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:299$2114 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:299.5-300.63
1885 eq 1 393 53 $flatten\lowlevel.$eq$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:298$2110 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:298.6-298.35
1886 ite 1 1885 28 1884 $flatten\lowlevel.$ternary$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:298$2115 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:298.5-300.63
1887 eq 1 393 56 $flatten\lowlevel.$eq$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:297$2109 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:297.6-297.35
1888 ite 1 1887 26 1886 $flatten\lowlevel.$ternary$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:297$2116 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:297.5-300.63
1889 eq 1 393 59 $flatten\lowlevel.$eq$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:296$2108 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:296.6-296.36
1890 ite 1 1889 24 1888 $flatten\lowlevel.$ternary$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:296$2117 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:296.5-300.63
1891 eq 1 393 62 $flatten\lowlevel.$eq$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:295$2107 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:295.6-295.36
1892 ite 1 1891 3 1890 $flatten\lowlevel.$ternary$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:295$2118 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:295.5-300.63
1893 eq 1 393 65 $flatten\lowlevel.$eq$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:294$2106 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:294.6-294.36
1894 ite 1 1893 30 1892 $flatten\lowlevel.$ternary$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:294$2119 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:294.5-300.63
1895 eq 1 393 68 $flatten\lowlevel.$eq$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:293$2105 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:293.6-293.36
1896 ite 1 1895 125 1894 $flatten\lowlevel.$ternary$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:293$2120 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:293.5-300.63
1897 eq 1 393 73 $flatten\lowlevel.$eq$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:292$2104 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:292.6-292.37
1898 ite 1 1897 2 1896 $flatten\lowlevel.$ternary$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:292$2121 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:292.5-300.63
1899 eq 1 393 76 $flatten\lowlevel.$eq$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:291$2103 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:291.6-291.37
1900 ite 1 1899 71 1898 $flatten\lowlevel.$ternary$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:291$2122 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:291.5-300.63
1901 eq 1 393 81 $flatten\lowlevel.$eq$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:290$2102 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:290.6-290.37
1902 ite 1 1901 34 1900 $flatten\lowlevel.$ternary$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:290$2123 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:290.5-300.63
1903 eq 1 393 85 $flatten\lowlevel.$eq$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:289$2101 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:289.6-289.37
1904 ite 1 1903 650 1902 $flatten\lowlevel.$ternary$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:289$2124 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:289.5-300.63
1905 eq 1 393 616 $flatten\lowlevel.$eq$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:288$2100 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:288.6-288.37
1906 ite 1 1905 79 1904 $flatten\lowlevel.$ternary$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:288$2125 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:288.5-300.63
1907 eq 1 393 802 $flatten\lowlevel.$eq$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:287$2099 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:287.124-287.155
1908 ite 1 1907 84 1906 $flatten\lowlevel.$ternary$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:287$2126 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:287.123-300.63
1909 xor 1 396 1908 $flatten\lowlevel.$xor$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:287$2127 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:287.99-300.64
1910 ite 1 204 1909 15 $flatten\lowlevel.$ternary$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:287$2128 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:287.68-300.71
1911 or 1 1880 1910 $flatten\lowlevel.$or$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:274$2129 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:274.115-300.72
1912 ite 1 207 1911 25 $flatten\lowlevel.$ternary$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:274$2130 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:274.84-300.79
1913 and 1 1851 1912 $flatten\lowlevel.$and$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:274$2131 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:274.17-300.80
1914 ite 1 1913 1849 1847 $flatten\lowlevel.$procmux$4526 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:274.17-300.80|/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:274.14-392.8
1915 not 1 79 $flatten\lowlevel.$logic_not$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:245$1999 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:245.40-245.53
1916 not 1 16 $flatten\lowlevel.$logic_not$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:245$2000 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:245.58-245.63
1917 not 1 2 $flatten\lowlevel.$logic_not$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:245$2001 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:245.90-245.102
1918 and 1 15 1917 $flatten\lowlevel.$logic_and$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:245$2002 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:245.67-245.102
1919 or 1 1916 1918 $flatten\lowlevel.$logic_or$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:245$2003 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:245.58-245.102
1920 and 1 1915 1919 $flatten\lowlevel.$logic_and$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:245$2004 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:245.40-245.103
1921 xor 1 210 1920 $flatten\lowlevel.$xor$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:245$2005 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:245.9-245.104
1922 eq 1 399 45 $flatten\lowlevel.$eq$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:258$2019 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:258.6-258.34
1923 ite 1 1922 16 15 $flatten\lowlevel.$ternary$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:258$2020 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:258.5-258.63
1924 eq 1 399 50 $flatten\lowlevel.$eq$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:257$2018 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:257.6-257.34
1925 ite 1 1924 48 1923 $flatten\lowlevel.$ternary$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:257$2021 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:257.5-258.63
1926 eq 1 399 53 $flatten\lowlevel.$eq$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:256$2017 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:256.6-256.35
1927 ite 1 1926 28 1925 $flatten\lowlevel.$ternary$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:256$2022 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:256.5-258.63
1928 eq 1 399 56 $flatten\lowlevel.$eq$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:255$2016 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:255.6-255.35
1929 ite 1 1928 26 1927 $flatten\lowlevel.$ternary$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:255$2023 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:255.5-258.63
1930 eq 1 399 59 $flatten\lowlevel.$eq$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:254$2015 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:254.6-254.36
1931 ite 1 1930 24 1929 $flatten\lowlevel.$ternary$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:254$2024 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:254.5-258.63
1932 eq 1 399 62 $flatten\lowlevel.$eq$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:253$2014 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:253.6-253.36
1933 ite 1 1932 3 1931 $flatten\lowlevel.$ternary$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:253$2025 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:253.5-258.63
1934 eq 1 399 65 $flatten\lowlevel.$eq$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:252$2013 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:252.6-252.36
1935 ite 1 1934 30 1933 $flatten\lowlevel.$ternary$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:252$2026 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:252.5-258.63
1936 eq 1 399 68 $flatten\lowlevel.$eq$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:251$2012 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:251.6-251.36
1937 ite 1 1936 125 1935 $flatten\lowlevel.$ternary$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:251$2027 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:251.5-258.63
1938 eq 1 399 73 $flatten\lowlevel.$eq$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:250$2011 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:250.6-250.37
1939 ite 1 1938 2 1937 $flatten\lowlevel.$ternary$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:250$2028 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:250.5-258.63
1940 eq 1 399 76 $flatten\lowlevel.$eq$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:249$2010 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:249.6-249.37
1941 ite 1 1940 71 1939 $flatten\lowlevel.$ternary$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:249$2029 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:249.5-258.63
1942 eq 1 399 81 $flatten\lowlevel.$eq$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:248$2009 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:248.6-248.37
1943 ite 1 1942 34 1941 $flatten\lowlevel.$ternary$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:248$2030 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:248.5-258.63
1944 eq 1 399 85 $flatten\lowlevel.$eq$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:247$2008 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:247.6-247.37
1945 ite 1 1944 650 1943 $flatten\lowlevel.$ternary$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:247$2031 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:247.5-258.63
1946 eq 1 399 616 $flatten\lowlevel.$eq$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:246$2007 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:246.6-246.37
1947 ite 1 1946 79 1945 $flatten\lowlevel.$ternary$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:246$2032 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:246.5-258.63
1948 eq 1 399 802 $flatten\lowlevel.$eq$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:245$2006 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:245.165-245.196
1949 ite 1 1948 84 1947 $flatten\lowlevel.$ternary$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:245$2033 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:245.164-258.63
1950 xor 1 402 1949 $flatten\lowlevel.$xor$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:245$2034 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:245.140-258.64
1951 eq 1 405 45 $flatten\lowlevel.$eq$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:271$2048 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:271.6-271.34
1952 ite 1 1951 16 15 $flatten\lowlevel.$ternary$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:271$2049 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:271.5-271.63
1953 eq 1 405 50 $flatten\lowlevel.$eq$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:270$2047 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:270.6-270.34
1954 ite 1 1953 48 1952 $flatten\lowlevel.$ternary$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:270$2050 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:270.5-271.63
1955 eq 1 405 53 $flatten\lowlevel.$eq$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:269$2046 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:269.6-269.35
1956 ite 1 1955 28 1954 $flatten\lowlevel.$ternary$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:269$2051 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:269.5-271.63
1957 eq 1 405 56 $flatten\lowlevel.$eq$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:268$2045 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:268.6-268.35
1958 ite 1 1957 26 1956 $flatten\lowlevel.$ternary$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:268$2052 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:268.5-271.63
1959 eq 1 405 59 $flatten\lowlevel.$eq$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:267$2044 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:267.6-267.36
1960 ite 1 1959 24 1958 $flatten\lowlevel.$ternary$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:267$2053 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:267.5-271.63
1961 eq 1 405 62 $flatten\lowlevel.$eq$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:266$2043 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:266.6-266.36
1962 ite 1 1961 3 1960 $flatten\lowlevel.$ternary$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:266$2054 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:266.5-271.63
1963 eq 1 405 65 $flatten\lowlevel.$eq$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:265$2042 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:265.6-265.36
1964 ite 1 1963 30 1962 $flatten\lowlevel.$ternary$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:265$2055 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:265.5-271.63
1965 eq 1 405 68 $flatten\lowlevel.$eq$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:264$2041 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:264.6-264.36
1966 ite 1 1965 125 1964 $flatten\lowlevel.$ternary$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:264$2056 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:264.5-271.63
1967 eq 1 405 73 $flatten\lowlevel.$eq$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:263$2040 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:263.6-263.37
1968 ite 1 1967 2 1966 $flatten\lowlevel.$ternary$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:263$2057 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:263.5-271.63
1969 eq 1 405 76 $flatten\lowlevel.$eq$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:262$2039 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:262.6-262.37
1970 ite 1 1969 71 1968 $flatten\lowlevel.$ternary$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:262$2058 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:262.5-271.63
1971 eq 1 405 81 $flatten\lowlevel.$eq$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:261$2038 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:261.6-261.37
1972 ite 1 1971 34 1970 $flatten\lowlevel.$ternary$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:261$2059 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:261.5-271.63
1973 eq 1 405 85 $flatten\lowlevel.$eq$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:260$2037 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:260.6-260.37
1974 ite 1 1973 650 1972 $flatten\lowlevel.$ternary$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:260$2060 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:260.5-271.63
1975 eq 1 405 616 $flatten\lowlevel.$eq$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:259$2036 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:259.6-259.37
1976 ite 1 1975 79 1974 $flatten\lowlevel.$ternary$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:259$2061 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:259.5-271.63
1977 eq 1 405 802 $flatten\lowlevel.$eq$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:258$2035 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:258.124-258.155
1978 ite 1 1977 84 1976 $flatten\lowlevel.$ternary$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:258$2062 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:258.123-271.63
1979 xor 1 408 1978 $flatten\lowlevel.$xor$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:258$2063 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:258.99-271.64
1980 ite 1 213 1979 15 $flatten\lowlevel.$ternary$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:258$2064 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:258.68-271.71
1981 or 1 1950 1980 $flatten\lowlevel.$or$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:245$2065 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:245.140-271.72
1982 ite 1 216 1981 25 $flatten\lowlevel.$ternary$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:245$2066 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:245.109-271.79
1983 and 1 1921 1982 $flatten\lowlevel.$and$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:245$2067 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:245.8-271.80
1984 ite 1 1983 25 1914 $flatten\lowlevel.$procmux$4529 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:245.8-271.80|/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:245.5-392.8
1985 next 1 71 1984 $flatten\lowlevel.$procdff$4648 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:244.3-393.6
1986 uext 4 653 25
1987 ugt 1 1986 728 $flatten\lowlevel.$gt$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:202$3231 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:202.23-202.42
1988 not 1 655 $flatten\lowlevel.$logic_not$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:200$3226 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:200.48-200.58
1989 and 1 79 1988 $flatten\lowlevel.$logic_and$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:200$3227 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:200.32-200.58
1990 and 1 1989 26 $flatten\lowlevel.$logic_and$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:200$3228 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:200.32-200.68
1991 ite 1 1990 1987 79 $flatten\lowlevel.$procmux$4306 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:200.32-200.68|/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:200.29-203.8
1992 next 1 79 1991 $flatten\lowlevel.$procdff$4636 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:200.5-203.8
1993 not 1 16 $logic_not$/home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:600$1700 ; /home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:600.13-600.24
1994 and 1 1993 716 $logic_and$/home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:600$1701 ; /home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:600.12-600.35
1995 next 1 154 1994 $procdff$4599 ; /home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:599.2-600.36
1996 input 4
1997 eq 1 760 675 $procmux$3916_CMP0 ; /home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:0.0-0.0|/home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:567.3-580.10
1998 ite 4 1997 718 1996
1999 const 6 10
2000 eq 1 760 1999 $procmux$3917_CMP0 ; /home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:0.0-0.0|/home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:567.3-580.10
2001 ite 4 2000 719 1998
2002 eq 1 760 1266 $procmux$3918_CMP0 ; /home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:0.0-0.0|/home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:567.3-580.10
2003 ite 4 2002 729 2001
2004 sort bitvec 14
2005 const 2004 00000000000000
2006 sort bitvec 10
2007 concat 2006 724 732
2008 sort bitvec 11
2009 concat 2008 748 2007
2010 sort bitvec 12
2011 concat 2010 749 2009
2012 sort bitvec 13
2013 concat 2012 745 2011
2014 concat 2004 15 2013
2015 sort bitvec 15
2016 concat 2015 16 2014
2017 concat 128 721 2016
2018 concat 130 712 2017
2019 sort bitvec 18
2020 concat 2019 737 2018
2021 concat 4 2005 2020
2022 eq 1 760 725 $procmux$3919_CMP0 ; /home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:0.0-0.0|/home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:567.3-580.10
2023 ite 4 2022 2021 2003 $procmux$3915 ; /home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:0.0-0.0|/home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:567.3-580.10
2024 next 4 159 2023 $procdff$4603 ; /home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:566.2-580.10
2025 not 1 10 $logic_not$/home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:591$1697 ; /home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:591.7-591.16
2026 ite 1 2025 15 683 $procmux$3910 ; /home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:591.7-591.16|/home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:591.3-594.24
2027 next 1 162 2026 $procdff$4601 ; /home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:590.2-594.24
2028 slice 572 729 6 0
2029 eq 1 1265 675 $eq$/home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:555$1685 ; /home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:555.19-555.38
2030 and 1 762 2029 $logic_and$/home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:555$1686 ; /home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:555.7-555.39
2031 slice 1 729 7 7
2032 not 1 2031 $logic_not$/home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:555$1687 ; /home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:555.42-555.56
2033 and 1 2030 2032 $logic_and$/home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:555$1688 ; /home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:555.7-555.57
2034 slice 42 729 15 12
2035 eq 1 2034 45 $eq$/home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:556$1689 ; /home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:556.7-556.31
2036 and 1 2033 2035 $logic_and$/home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:555$1690 ; /home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:555.7-556.32
2037 ite 572 2036 2028 574 $procmux$3926 ; /home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:555.7-556.32|/home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:555.3-561.6
2038 next 572 574 2037 $procdff$4604 ; /home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:549.2-563.5
2039 ite 572 1711 583 574 $flatten\lowlevel.$procmux$4504 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:359.10-385.81|/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:359.7-391.10
2040 ite 572 1778 2039 584 $flatten\lowlevel.$procmux$4506 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:332.17-358.80|/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:332.14-392.8
2041 uext 4 584 25
2042 sub 4 2041 1781 $flatten\lowlevel.$sub$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:330$2197 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:330.24-330.41
2043 slice 572 2042 6 0
2044 ite 572 1846 2043 2040 $flatten\lowlevel.$procmux$4509 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:303.17-329.80|/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:303.14-392.8
2045 ite 572 1913 574 2044 $flatten\lowlevel.$procmux$4512 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:274.17-300.80|/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:274.14-392.8
2046 ite 572 1983 583 2045 $flatten\lowlevel.$procmux$4515 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:245.8-271.80|/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:245.5-392.8
2047 next 572 584 2046 $flatten\lowlevel.$procdff$4649 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:244.3-393.6
2048 uext 4 586 28
2049 add 4 2048 1781 $flatten\lowlevel.$add$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:739$3038 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:739.27-739.38
2050 slice 42 2049 3 0
2051 ite 42 838 50 2050 $flatten\lowlevel.$procmux$4374 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:707.10-733.82|/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:707.7-739.39
2052 ite 42 902 2051 586 $flatten\lowlevel.$procmux$4376 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:676.17-702.80|/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:676.14-743.8
2053 ite 42 1384 59 586 $flatten\lowlevel.$procmux$4380 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:643.10-669.82|/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:643.7-675.31
2054 ite 42 967 2053 2052 $flatten\lowlevel.$procmux$4382 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:615.17-641.80|/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:615.14-743.8
2055 or 1 25 2 $flatten\lowlevel.$logic_or$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:588$2719 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:588.42-588.77
2056 xor 1 237 2055 $flatten\lowlevel.$xor$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:588$2720 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:588.11-588.78
2057 eq 1 435 45 $flatten\lowlevel.$eq$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:601$2734 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:601.8-601.36
2058 ite 1 2057 16 15 $flatten\lowlevel.$ternary$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:601$2735 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:601.7-601.65
2059 eq 1 435 50 $flatten\lowlevel.$eq$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:600$2733 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:600.8-600.36
2060 ite 1 2059 48 2058 $flatten\lowlevel.$ternary$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:600$2736 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:600.7-601.65
2061 eq 1 435 53 $flatten\lowlevel.$eq$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:599$2732 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:599.8-599.37
2062 ite 1 2061 28 2060 $flatten\lowlevel.$ternary$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:599$2737 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:599.7-601.65
2063 eq 1 435 56 $flatten\lowlevel.$eq$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:598$2731 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:598.8-598.37
2064 ite 1 2063 26 2062 $flatten\lowlevel.$ternary$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:598$2738 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:598.7-601.65
2065 eq 1 435 59 $flatten\lowlevel.$eq$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:597$2730 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:597.8-597.38
2066 ite 1 2065 24 2064 $flatten\lowlevel.$ternary$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:597$2739 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:597.7-601.65
2067 eq 1 435 62 $flatten\lowlevel.$eq$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:596$2729 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:596.8-596.38
2068 ite 1 2067 3 2066 $flatten\lowlevel.$ternary$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:596$2740 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:596.7-601.65
2069 eq 1 435 65 $flatten\lowlevel.$eq$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:595$2728 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:595.8-595.38
2070 ite 1 2069 30 2068 $flatten\lowlevel.$ternary$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:595$2741 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:595.7-601.65
2071 eq 1 435 68 $flatten\lowlevel.$eq$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:594$2727 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:594.8-594.38
2072 ite 1 2071 125 2070 $flatten\lowlevel.$ternary$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:594$2742 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:594.7-601.65
2073 eq 1 435 73 $flatten\lowlevel.$eq$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:593$2726 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:593.8-593.39
2074 ite 1 2073 2 2072 $flatten\lowlevel.$ternary$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:593$2743 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:593.7-601.65
2075 eq 1 435 76 $flatten\lowlevel.$eq$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:592$2725 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:592.8-592.39
2076 ite 1 2075 71 2074 $flatten\lowlevel.$ternary$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:592$2744 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:592.7-601.65
2077 eq 1 435 81 $flatten\lowlevel.$eq$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:591$2724 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:591.8-591.39
2078 ite 1 2077 34 2076 $flatten\lowlevel.$ternary$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:591$2745 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:591.7-601.65
2079 eq 1 435 85 $flatten\lowlevel.$eq$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:590$2723 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:590.8-590.39
2080 ite 1 2079 650 2078 $flatten\lowlevel.$ternary$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:590$2746 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:590.7-601.65
2081 eq 1 435 616 $flatten\lowlevel.$eq$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:589$2722 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:589.8-589.39
2082 ite 1 2081 79 2080 $flatten\lowlevel.$ternary$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:589$2747 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:589.7-601.65
2083 eq 1 435 802 $flatten\lowlevel.$eq$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:588$2721 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:588.139-588.170
2084 ite 1 2083 84 2082 $flatten\lowlevel.$ternary$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:588$2748 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:588.138-601.65
2085 xor 1 438 2084 $flatten\lowlevel.$xor$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:588$2749 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:588.114-601.66
2086 eq 1 441 45 $flatten\lowlevel.$eq$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:614$2763 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:614.8-614.36
2087 ite 1 2086 16 15 $flatten\lowlevel.$ternary$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:614$2764 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:614.7-614.65
2088 eq 1 441 50 $flatten\lowlevel.$eq$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:613$2762 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:613.8-613.36
2089 ite 1 2088 48 2087 $flatten\lowlevel.$ternary$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:613$2765 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:613.7-614.65
2090 eq 1 441 53 $flatten\lowlevel.$eq$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:612$2761 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:612.8-612.37
2091 ite 1 2090 28 2089 $flatten\lowlevel.$ternary$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:612$2766 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:612.7-614.65
2092 eq 1 441 56 $flatten\lowlevel.$eq$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:611$2760 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:611.8-611.37
2093 ite 1 2092 26 2091 $flatten\lowlevel.$ternary$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:611$2767 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:611.7-614.65
2094 eq 1 441 59 $flatten\lowlevel.$eq$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:610$2759 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:610.8-610.38
2095 ite 1 2094 24 2093 $flatten\lowlevel.$ternary$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:610$2768 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:610.7-614.65
2096 eq 1 441 62 $flatten\lowlevel.$eq$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:609$2758 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:609.8-609.38
2097 ite 1 2096 3 2095 $flatten\lowlevel.$ternary$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:609$2769 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:609.7-614.65
2098 eq 1 441 65 $flatten\lowlevel.$eq$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:608$2757 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:608.8-608.38
2099 ite 1 2098 30 2097 $flatten\lowlevel.$ternary$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:608$2770 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:608.7-614.65
2100 eq 1 441 68 $flatten\lowlevel.$eq$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:607$2756 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:607.8-607.38
2101 ite 1 2100 125 2099 $flatten\lowlevel.$ternary$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:607$2771 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:607.7-614.65
2102 eq 1 441 73 $flatten\lowlevel.$eq$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:606$2755 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:606.8-606.39
2103 ite 1 2102 2 2101 $flatten\lowlevel.$ternary$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:606$2772 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:606.7-614.65
2104 eq 1 441 76 $flatten\lowlevel.$eq$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:605$2754 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:605.8-605.39
2105 ite 1 2104 71 2103 $flatten\lowlevel.$ternary$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:605$2773 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:605.7-614.65
2106 eq 1 441 81 $flatten\lowlevel.$eq$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:604$2753 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:604.8-604.39
2107 ite 1 2106 34 2105 $flatten\lowlevel.$ternary$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:604$2774 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:604.7-614.65
2108 eq 1 441 85 $flatten\lowlevel.$eq$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:603$2752 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:603.8-603.39
2109 ite 1 2108 650 2107 $flatten\lowlevel.$ternary$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:603$2775 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:603.7-614.65
2110 eq 1 441 616 $flatten\lowlevel.$eq$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:602$2751 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:602.8-602.39
2111 ite 1 2110 79 2109 $flatten\lowlevel.$ternary$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:602$2776 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:602.7-614.65
2112 eq 1 441 802 $flatten\lowlevel.$eq$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:601$2750 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:601.126-601.157
2113 ite 1 2112 84 2111 $flatten\lowlevel.$ternary$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:601$2777 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:601.125-614.65
2114 xor 1 444 2113 $flatten\lowlevel.$xor$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:601$2778 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:601.101-614.66
2115 ite 1 240 2114 15 $flatten\lowlevel.$ternary$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:601$2779 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:601.70-614.73
2116 or 1 2085 2115 $flatten\lowlevel.$or$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:588$2780 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:588.114-614.74
2117 ite 1 243 2116 25 $flatten\lowlevel.$ternary$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:588$2781 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:588.83-614.81
2118 and 1 2056 2117 $flatten\lowlevel.$and$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:588$2782 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:588.10-614.82
2119 ite 42 2118 56 586 $flatten\lowlevel.$procmux$4385 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:588.10-614.82|/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:588.7-614.109
2120 ite 42 1032 2119 2054 $flatten\lowlevel.$procmux$4387 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:559.17-585.80|/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:559.14-743.8
2121 not 1 28 $flatten\lowlevel.$logic_not$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:554$2652 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:554.98-554.105
2122 and 1 2121 2 $flatten\lowlevel.$logic_and$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:554$2653 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:554.98-554.120
2123 ite 42 2122 56 53 $flatten\lowlevel.$ternary$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:554$2654 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:554.97-554.151
2124 xor 1 219 15 $flatten\lowlevel.$xor$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:528$2589 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:528.13-528.62
2125 eq 1 411 45 $flatten\lowlevel.$eq$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:541$2603 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:541.10-541.38
2126 ite 1 2125 16 15 $flatten\lowlevel.$ternary$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:541$2604 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:541.9-541.67
2127 eq 1 411 50 $flatten\lowlevel.$eq$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:540$2602 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:540.10-540.38
2128 ite 1 2127 48 2126 $flatten\lowlevel.$ternary$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:540$2605 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:540.9-541.67
2129 eq 1 411 53 $flatten\lowlevel.$eq$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:539$2601 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:539.10-539.39
2130 ite 1 2129 28 2128 $flatten\lowlevel.$ternary$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:539$2606 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:539.9-541.67
2131 eq 1 411 56 $flatten\lowlevel.$eq$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:538$2600 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:538.10-538.39
2132 ite 1 2131 26 2130 $flatten\lowlevel.$ternary$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:538$2607 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:538.9-541.67
2133 eq 1 411 59 $flatten\lowlevel.$eq$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:537$2599 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:537.10-537.40
2134 ite 1 2133 24 2132 $flatten\lowlevel.$ternary$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:537$2608 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:537.9-541.67
2135 eq 1 411 62 $flatten\lowlevel.$eq$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:536$2598 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:536.10-536.40
2136 ite 1 2135 3 2134 $flatten\lowlevel.$ternary$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:536$2609 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:536.9-541.67
2137 eq 1 411 65 $flatten\lowlevel.$eq$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:535$2597 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:535.10-535.40
2138 ite 1 2137 30 2136 $flatten\lowlevel.$ternary$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:535$2610 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:535.9-541.67
2139 eq 1 411 68 $flatten\lowlevel.$eq$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:534$2596 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:534.10-534.40
2140 ite 1 2139 125 2138 $flatten\lowlevel.$ternary$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:534$2611 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:534.9-541.67
2141 eq 1 411 73 $flatten\lowlevel.$eq$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:533$2595 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:533.10-533.41
2142 ite 1 2141 2 2140 $flatten\lowlevel.$ternary$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:533$2612 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:533.9-541.67
2143 eq 1 411 76 $flatten\lowlevel.$eq$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:532$2594 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:532.10-532.41
2144 ite 1 2143 71 2142 $flatten\lowlevel.$ternary$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:532$2613 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:532.9-541.67
2145 eq 1 411 81 $flatten\lowlevel.$eq$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:531$2593 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:531.10-531.41
2146 ite 1 2145 34 2144 $flatten\lowlevel.$ternary$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:531$2614 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:531.9-541.67
2147 eq 1 411 85 $flatten\lowlevel.$eq$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:530$2592 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:530.10-530.41
2148 ite 1 2147 650 2146 $flatten\lowlevel.$ternary$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:530$2615 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:530.9-541.67
2149 eq 1 411 616 $flatten\lowlevel.$eq$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:529$2591 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:529.10-529.41
2150 ite 1 2149 79 2148 $flatten\lowlevel.$ternary$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:529$2616 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:529.9-541.67
2151 eq 1 411 802 $flatten\lowlevel.$eq$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:528$2590 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:528.123-528.154
2152 ite 1 2151 84 2150 $flatten\lowlevel.$ternary$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:528$2617 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:528.122-541.67
2153 xor 1 414 2152 $flatten\lowlevel.$xor$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:528$2618 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:528.98-541.68
2154 eq 1 417 45 $flatten\lowlevel.$eq$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:554$2632 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:554.10-554.38
2155 ite 1 2154 16 15 $flatten\lowlevel.$ternary$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:554$2633 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:554.9-554.67
2156 eq 1 417 50 $flatten\lowlevel.$eq$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:553$2631 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:553.10-553.38
2157 ite 1 2156 48 2155 $flatten\lowlevel.$ternary$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:553$2634 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:553.9-554.67
2158 eq 1 417 53 $flatten\lowlevel.$eq$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:552$2630 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:552.10-552.39
2159 ite 1 2158 28 2157 $flatten\lowlevel.$ternary$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:552$2635 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:552.9-554.67
2160 eq 1 417 56 $flatten\lowlevel.$eq$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:551$2629 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:551.10-551.39
2161 ite 1 2160 26 2159 $flatten\lowlevel.$ternary$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:551$2636 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:551.9-554.67
2162 eq 1 417 59 $flatten\lowlevel.$eq$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:550$2628 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:550.10-550.40
2163 ite 1 2162 24 2161 $flatten\lowlevel.$ternary$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:550$2637 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:550.9-554.67
2164 eq 1 417 62 $flatten\lowlevel.$eq$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:549$2627 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:549.10-549.40
2165 ite 1 2164 3 2163 $flatten\lowlevel.$ternary$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:549$2638 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:549.9-554.67
2166 eq 1 417 65 $flatten\lowlevel.$eq$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:548$2626 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:548.10-548.40
2167 ite 1 2166 30 2165 $flatten\lowlevel.$ternary$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:548$2639 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:548.9-554.67
2168 eq 1 417 68 $flatten\lowlevel.$eq$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:547$2625 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:547.10-547.40
2169 ite 1 2168 125 2167 $flatten\lowlevel.$ternary$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:547$2640 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:547.9-554.67
2170 eq 1 417 73 $flatten\lowlevel.$eq$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:546$2624 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:546.10-546.41
2171 ite 1 2170 2 2169 $flatten\lowlevel.$ternary$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:546$2641 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:546.9-554.67
2172 eq 1 417 76 $flatten\lowlevel.$eq$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:545$2623 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:545.10-545.41
2173 ite 1 2172 71 2171 $flatten\lowlevel.$ternary$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:545$2642 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:545.9-554.67
2174 eq 1 417 81 $flatten\lowlevel.$eq$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:544$2622 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:544.10-544.41
2175 ite 1 2174 34 2173 $flatten\lowlevel.$ternary$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:544$2643 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:544.9-554.67
2176 eq 1 417 85 $flatten\lowlevel.$eq$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:543$2621 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:543.10-543.41
2177 ite 1 2176 650 2175 $flatten\lowlevel.$ternary$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:543$2644 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:543.9-554.67
2178 eq 1 417 616 $flatten\lowlevel.$eq$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:542$2620 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:542.10-542.41
2179 ite 1 2178 79 2177 $flatten\lowlevel.$ternary$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:542$2645 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:542.9-554.67
2180 eq 1 417 802 $flatten\lowlevel.$eq$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:541$2619 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:541.128-541.159
2181 ite 1 2180 84 2179 $flatten\lowlevel.$ternary$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:541$2646 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:541.127-554.67
2182 xor 1 420 2181 $flatten\lowlevel.$xor$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:541$2647 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:541.103-554.68
2183 ite 1 222 2182 15 $flatten\lowlevel.$ternary$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:541$2648 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:541.72-554.75
2184 or 1 2153 2183 $flatten\lowlevel.$or$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:528$2649 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:528.98-554.76
2185 ite 1 225 2184 25 $flatten\lowlevel.$ternary$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:528$2650 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:528.67-554.83
2186 and 1 2124 2185 $flatten\lowlevel.$and$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:528$2651 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:528.12-554.84
2187 ite 42 2186 2123 56 $flatten\lowlevel.$procmux$4391 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:528.12-554.84|/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:528.9-555.39
2188 ite 42 1450 2187 586 $flatten\lowlevel.$procmux$4393 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:500.10-526.82|/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:500.7-558.10
2189 ite 42 1097 2188 2120 $flatten\lowlevel.$procmux$4395 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:471.13-497.80|/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:471.10-743.8
2190 ite 42 1162 586 2189 $flatten\lowlevel.$procmux$4398 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:444.17-470.80|/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:444.14-743.8
2191 ite 42 1227 45 2190 $flatten\lowlevel.$procmux$4401 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:414.8-440.80|/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:414.5-743.8
2192 next 42 586 2191 $flatten\lowlevel.$procdff$4645 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:411.3-801.6
2193 slice 572 588 6 0
2194 concat 12 2193 25
2195 ite 12 902 2194 588 $flatten\lowlevel.$procmux$4350 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:676.17-702.80|/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:676.14-743.8
2196 slice 572 14 6 0
2197 concat 12 2196 25
2198 ite 12 1384 2197 588 $flatten\lowlevel.$procmux$4354 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:643.10-669.82|/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:643.7-675.31
2199 ite 12 967 2198 2195 $flatten\lowlevel.$procmux$4356 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:615.17-641.80|/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:615.14-743.8
2200 ite 12 1032 588 2199 $flatten\lowlevel.$procmux$4359 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:559.17-585.80|/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:559.14-743.8
2201 ite 12 1450 14 588 $flatten\lowlevel.$procmux$4362 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:500.10-526.82|/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:500.7-558.10
2202 ite 12 1097 2201 2200 $flatten\lowlevel.$procmux$4364 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:471.13-497.80|/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:471.10-743.8
2203 ite 12 1162 588 2202 $flatten\lowlevel.$procmux$4367 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:444.17-470.80|/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:444.14-743.8
2204 ite 12 1227 588 2203 $flatten\lowlevel.$procmux$4370 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:414.8-440.80|/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:414.5-743.8
2205 next 12 588 2204 $flatten\lowlevel.$procdff$4646 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:411.3-801.6
2206 slice 572 589 6 0
2207 concat 12 2206 3
2208 ite 12 902 589 2207 $flatten\lowlevel.$procmux$4332 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:676.17-702.80|/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:676.14-743.8
2209 ite 12 967 589 2208 $flatten\lowlevel.$procmux$4335 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:615.17-641.80|/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:615.14-743.8
2210 ite 12 1032 589 2209 $flatten\lowlevel.$procmux$4338 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:559.17-585.80|/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:559.14-743.8
2211 ite 12 1097 589 2210 $flatten\lowlevel.$procmux$4341 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:471.13-497.80|/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:471.10-743.8
2212 ite 12 1162 589 2211 $flatten\lowlevel.$procmux$4344 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:444.17-470.80|/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:444.14-743.8
2213 ite 12 1227 589 2212 $flatten\lowlevel.$procmux$4347 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:414.8-440.80|/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:414.5-743.8
2214 next 12 589 2213 $flatten\lowlevel.$procdff$4647 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:411.3-801.6
2215 uext 4 653 25
2216 sub 4 2215 1781 $flatten\lowlevel.$sub$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:201$3230 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:201.47-201.66
2217 slice 572 2216 6 0
2218 redor 1 653 $flatten\lowlevel.$reduce_or$/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:201$3229 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:201.10-201.26
2219 ite 572 2218 2217 653 $flatten\lowlevel.$procmux$4302 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:201.10-201.26|/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:201.7-201.67
2220 ite 572 1990 2219 653 $flatten\lowlevel.$procmux$4304 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:200.32-200.68|/home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:200.29-203.8
2221 next 572 653 2220 $flatten\lowlevel.$procdff$4637 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:200.5-203.8
2222 next 1 655 26 $flatten\lowlevel.$procdff$4638 ; /home/kevin/d/rtl-repair/working-dir/zipcpu-spi-c1-c3-d9_c1_csv/2_add_guard/llsdspi_bug_c1.instrumented.v:191.5-191.49
2223 concat 128 13 13
2224 concat 136 13 2223
2225 concat 4 13 2224
2226 slice 12 759 31 24
2227 slice 12 759 23 16
2228 concat 128 2227 2226
2229 slice 12 759 15 8
2230 concat 136 2229 2228
2231 slice 12 759 7 0
2232 concat 4 2231 2230
2233 eq 1 760 675 $eq$/home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:765$1818 ; /home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:765.21-765.40
2234 and 1 763 2233 $logic_and$/home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:765$1819 ; /home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:765.7-765.41
2235 ite 4 2234 2232 2225 $procmux$3806 ; /home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:765.7-765.41|/home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:765.3-781.6
2236 next 4 659 2235 $procdff$4557 ; /home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:732.2-811.5
2237 eq 1 760 1999 $eq$/home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:736$1800 ; /home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:736.21-736.40
2238 and 1 763 2237 $logic_and$/home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:736$1801 ; /home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:736.7-736.41
2239 ite 4 2238 2232 2225 $procmux$3814 ; /home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:736.7-736.41|/home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:736.3-752.6
2240 next 4 660 2239 $procdff$4556 ; /home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:732.2-811.5
2241 slice 572 714 8 2
2242 ite 572 670 2241 661 $procmux$3821 ; /home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:771.16-771.29|/home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:771.12-781.6
2243 ite 572 2234 715 2242 $procmux$3824 ; /home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:765.7-765.41|/home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:765.3-781.6
2244 next 572 661 2243 $procdff$4555 ; /home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:732.2-811.5
2245 ite 572 671 2241 662 $procmux$3826 ; /home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:742.16-742.29|/home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:742.12-752.6
2246 ite 572 2238 715 2245 $procmux$3829 ; /home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:736.7-736.41|/home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:736.3-752.6
2247 next 572 662 2246 $procdff$4554 ; /home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:732.2-811.5
2248 input 42
2249 slice 6 714 1 0
2250 eq 1 2249 675 $procmux$3832_CMP0 ; /home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:0.0-0.0|/home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:775.4-780.11
2251 ite 42 2250 73 2248
2252 eq 1 2249 1999 $procmux$3833_CMP0 ; /home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:0.0-0.0|/home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:775.4-780.11
2253 ite 42 2252 59 2251
2254 eq 1 2249 1266 $procmux$3834_CMP0 ; /home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:0.0-0.0|/home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:775.4-780.11
2255 ite 42 2254 53 2253
2256 eq 1 2249 725 $procmux$3835_CMP0 ; /home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:0.0-0.0|/home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:775.4-780.11
2257 ite 42 2256 50 2255 $procmux$3831 ; /home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:0.0-0.0|/home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:775.4-780.11
2258 ite 42 670 2257 663 $procmux$3836 ; /home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:771.16-771.29|/home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:771.12-781.6
2259 const 42 1111
2260 ite 42 2234 2259 2258 $procmux$3839 ; /home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:765.7-765.41|/home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:765.3-781.6
2261 next 42 663 2260 $procdff$4553 ; /home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:732.2-811.5
2262 input 42
2263 eq 1 2249 675 $procmux$3842_CMP0 ; /home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:0.0-0.0|/home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:746.4-751.11
2264 ite 42 2263 73 2262
2265 eq 1 2249 1999 $procmux$3843_CMP0 ; /home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:0.0-0.0|/home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:746.4-751.11
2266 ite 42 2265 59 2264
2267 eq 1 2249 1266 $procmux$3844_CMP0 ; /home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:0.0-0.0|/home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:746.4-751.11
2268 ite 42 2267 53 2266
2269 eq 1 2249 725 $procmux$3845_CMP0 ; /home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:0.0-0.0|/home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:746.4-751.11
2270 ite 42 2269 50 2268 $procmux$3841 ; /home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:0.0-0.0|/home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:746.4-751.11
2271 ite 42 671 2270 664 $procmux$3846 ; /home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:742.16-742.29|/home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:742.12-752.6
2272 ite 42 2238 2259 2271 $procmux$3849 ; /home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:736.7-736.41|/home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:736.3-752.6
2273 next 42 664 2272 $procdff$4552 ; /home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:732.2-811.5
2274 ite 1 670 25 15 $procmux$3808 ; /home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:771.16-771.29|/home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:771.12-781.6
2275 ite 1 2234 25 2274 $procmux$3811 ; /home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:765.7-765.41|/home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:765.3-781.6
2276 next 1 665 2275 $procdff$4551 ; /home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:732.2-811.5
2277 ite 1 671 25 15 $procmux$3816 ; /home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:742.16-742.29|/home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:742.12-752.6
2278 ite 1 2238 25 2277 $procmux$3819 ; /home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:736.7-736.41|/home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:736.3-752.6
2279 next 1 666 2278 $procdff$4550 ; /home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:732.2-811.5
2280 slice 1 759 15 15
2281 and 1 762 2280 $logic_and$/home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:723$1774 ; /home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:723.21-723.45
2282 next 1 667 2281 $procdff$4587 ; /home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:711.2-724.5
2283 and 1 743 30 $logic_and$/home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:721$1771 ; /home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:721.20-721.46
2284 eq 1 711 1999 $eq$/home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:722$1772 ; /home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:722.8-722.33
2285 and 1 2283 2284 $logic_and$/home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:721$1773 ; /home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:721.20-722.34
2286 next 1 668 2285 $procdff$4586 ; /home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:711.2-724.5
2287 and 1 743 30 $logic_and$/home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:719$1768 ; /home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:719.20-719.46
2288 eq 1 711 1266 $eq$/home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:720$1769 ; /home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:720.8-720.33
2289 and 1 2287 2288 $logic_and$/home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:719$1770 ; /home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:719.20-720.34
2290 next 1 669 2289 $procdff$4585 ; /home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:711.2-724.5
2291 and 1 743 30 $logic_and$/home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:715$1760 ; /home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:715.20-715.46
2292 and 1 2291 745 $logic_and$/home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:715$1761 ; /home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:715.20-716.19
2293 eq 1 711 725 $eq$/home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:716$1762 ; /home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:716.22-716.47
2294 and 1 2292 2293 $logic_and$/home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:715$1763 ; /home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:715.20-716.48
2295 next 1 670 2294 $procdff$4584 ; /home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:711.2-724.5
2296 and 1 743 30 $logic_and$/home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:713$1755 ; /home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:713.20-713.46
2297 not 1 745 $logic_not$/home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:714$1756 ; /home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:714.8-714.18
2298 and 1 2296 2297 $logic_and$/home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:713$1757 ; /home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:713.20-714.19
2299 eq 1 711 725 $eq$/home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:714$1758 ; /home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:714.22-714.47
2300 and 1 2298 2299 $logic_and$/home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:713$1759 ; /home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:713.20-714.48
2301 next 1 671 2300 $procdff$4583 ; /home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:711.2-724.5
2302 eq 1 714 677 $eq$/home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:697$1753 ; /home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:697.23-697.49
2303 ite 1 743 2302 15 $procmux$3874 ; /home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:696.7-696.17|/home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:696.3-699.27
2304 next 1 672 2303 $procdff$4588 ; /home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:695.2-699.27
2305 uext 4 696 28
2306 sll 4 1781 2305 $shl$/home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:837$1856 ; /home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:837.34-837.47
2307 sub 4 2306 1781 $sub$/home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:837$1857 ; /home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:837.33-837.50
2308 slice 572 2307 6 0
2309 next 572 676 2308 $procdff$4544 ; /home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:836.2-837.51
2310 and 1 743 30 $logic_and$/home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:645$1717 ; /home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:645.28-645.54
2311 and 1 2310 739 $logic_and$/home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:645$1718 ; /home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:645.28-646.29
2312 next 1 679 2311 $procdff$4595 ; /home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:644.2-646.31
2313 and 1 741 48 $logic_and$/home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:648$1720 ; /home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:648.28-648.54
2314 and 1 2313 125 $logic_and$/home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:648$1721 ; /home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:648.28-648.65
2315 next 1 681 2314 $procdff$4594 ; /home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:647.2-648.67
2316 not 1 10 $logic_not$/home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:585$1695 ; /home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:585.7-585.16
2317 ite 1 2316 15 764 $procmux$3913 ; /home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:585.7-585.16|/home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:585.3-588.22
2318 next 1 683 2317 $procdff$4602 ; /home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:584.2-588.22
2319 eq 1 724 1266 $eq$/home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:495$1666 ; /home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:495.12-495.31
2320 ite 18 2319 1257 1253 $procmux$3958 ; /home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:495.12-495.31|/home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:495.8-498.68
2321 eq 1 724 725 $eq$/home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:493$1665 ; /home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:493.12-493.31
2322 ite 18 2321 1624 2320 $procmux$3961 ; /home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:493.12-493.31|/home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:493.8-498.68
2323 eq 1 724 725 $eq$/home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:491$1662 ; /home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:491.7-491.26
2324 and 1 2323 749 $logic_and$/home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:491$1663 ; /home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:491.6-491.41
2325 and 1 2324 748 $logic_and$/home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:491$1664 ; /home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:491.6-491.54
2326 ite 18 2325 1245 2322 $procmux$3964 ; /home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:491.6-491.54|/home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:491.3-498.68
2327 next 18 685 2326 $procdff$4610 ; /home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:490.2-498.68
2328 ite 1 741 25 686 $procmux$3971 ; /home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:481.12-481.22|/home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:481.8-482.37
2329 not 1 16 $logic_not$/home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:479$1655 ; /home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:479.7-479.18
2330 ite 1 2329 15 2328 $procmux$3974 ; /home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:479.7-479.18|/home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:479.3-482.37
2331 next 1 686 2330 $procdff$4612 ; /home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:478.2-482.37
2332 redor 1 13 $reduce_or$/home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:504$1668 ; /home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:504.20-504.31
2333 ite 1 30 2332 687 $procmux$3955 ; /home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:503.7-503.17|/home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:503.3-504.33
2334 next 1 687 2333 $procdff$4609 ; /home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:502.2-504.33
2335 and 1 30 720 $logic_and$/home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:506$1670 ; /home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:506.20-506.46
2336 next 1 688 2335 $procdff$4608 ; /home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:505.2-506.47
2337 and 1 48 125 $logic_and$/home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:475$1653 ; /home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:475.20-475.43
2338 next 1 689 2337 $procdff$4613 ; /home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:474.2-475.44
2339 uext 4 693 6
2340 eq 1 2339 728 $eq$/home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:982$1906 ; /home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:982.12-982.27
2341 ite 1 2340 25 690 $procmux$3527 ; /home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:982.12-982.27|/home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:982.8-983.27
2342 not 1 16 $logic_not$/home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:980$1905 ; /home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:980.7-980.18
2343 ite 1 2342 15 2341 $procmux$3530 ; /home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:980.7-980.18|/home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:980.3-983.27
2344 next 1 690 2343 $procdff$4532 ; /home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:979.2-983.27
2345 const 140 00000000000000000000000001
2346 sub 140 693 2345 $sub$/home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:988$1910 ; /home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:988.18-988.36
2347 redor 1 693 $reduce_or$/home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:987$1909 ; /home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:987.12-987.23
2348 ite 140 2347 2346 693 $procmux$3522 ; /home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:987.12-987.23|/home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:987.8-988.37
2349 const 140 00001111111111111111111111
2350 not 1 16 $logic_not$/home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:985$1908 ; /home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:985.7-985.18
2351 ite 140 2350 2349 2348 $procmux$3525 ; /home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:985.7-985.18|/home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:985.3-988.37
2352 next 140 693 2351 $procdff$4531 ; /home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:984.2-988.37
2353 slice 42 729 11 8
2354 redor 1 2353 $reduce_or$/home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:559$1691 ; /home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:559.8-559.25
2355 ite 42 2354 2353 696 $procmux$3920 ; /home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:559.8-559.25|/home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:559.4-560.36
2356 ite 42 2036 2355 696 $procmux$3922 ; /home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:555.7-556.32|/home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:555.3-561.6
2357 ugt 1 696 68 $gt$/home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:561$1692 ; /home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:561.11-561.36
2358 ite 42 2357 68 2356 $procmux$3924 ; /home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:561.11-561.36|/home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:561.7-562.31
2359 next 42 696 2358 $procdff$4605 ; /home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:549.2-563.5
2360 or 1 755 698 $logic_or$/home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:962$1902 ; /home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:962.16-962.47
2361 ite 1 2360 15 698 $procmux$3532 ; /home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:962.16-962.47|/home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:962.12-967.6
2362 or 1 698 755 $logic_or$/home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:961$1901 ; /home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:961.20-961.51
2363 slice 1 701 3 3
2364 not 1 2363 $logic_not$/home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:954$1898 ; /home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:954.16-954.33
2365 ite 1 2364 2362 2361 $procmux$3535 ; /home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:954.16-954.33|/home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:954.12-967.6
2366 not 1 16 $logic_not$/home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:949$1897 ; /home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:949.7-949.18
2367 ite 1 2366 15 2365 $procmux$3538 ; /home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:949.7-949.18|/home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:949.3-967.6
2368 next 1 698 2367 $procdff$4535 ; /home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:947.2-968.5
2369 xor 12 700 14 $xor$/home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:964$1903 ; /home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:964.17-964.39
2370 ite 12 2360 2369 700 $procmux$3540 ; /home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:962.16-962.47|/home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:962.12-967.6
2371 slice 572 700 6 0
2372 concat 12 2371 15
2373 const 12 00010010
2374 xor 12 2372 2373 $xor$/home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:958$1900 ; /home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:958.18-958.50
2375 slice 1 700 7 7
2376 ite 12 2375 2374 2372 $procmux$3544 ; /home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:957.8-957.20|/home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:957.4-960.43
2377 ite 12 2364 2376 2370 $procmux$3546 ; /home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:954.16-954.33|/home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:954.12-967.6
2378 const 12 00000000
2379 ite 12 2366 2378 2377 $procmux$3549 ; /home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:949.7-949.18|/home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:949.3-967.6
2380 next 12 700 2379 $procdff$4534 ; /home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:947.2-968.5
2381 ite 42 2360 68 701 $procmux$3551 ; /home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:962.16-962.47|/home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:962.12-967.6
2382 sub 42 701 50 $sub$/home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:956$1899 ; /home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:956.21-956.41
2383 ite 42 2364 2382 2381 $procmux$3554 ; /home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:954.16-954.33|/home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:954.12-967.6
2384 ite 42 2366 2259 2383 $procmux$3557 ; /home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:949.7-949.18|/home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:949.3-967.6
2385 next 42 701 2384 $procdff$4533 ; /home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:947.2-968.5
2386 slice 12 702 7 0
2387 slice 572 702 6 0
2388 concat 12 2387 15
2389 slice 2015 702 14 0
2390 concat 128 2389 15
2391 const 128 0001000000100001
2392 xor 128 2390 2391 $xor$/home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:915$1889 ; /home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:915.24-916.16
2393 slice 12 2392 7 0
2394 slice 1 702 15 15
2395 ite 12 2394 2393 2388 $procmux$3601 ; /home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:914.8-914.27|/home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:914.4-918.56
2396 redor 1 704 $reduce_or$/home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:911$1887 ; /home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:911.16-911.34
2397 ite 12 2396 2395 2386 $procmux$3603 ; /home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:911.16-911.34|/home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:911.12-919.6
2398 ite 12 706 2386 2397 $procmux$3606 ; /home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:907.12-907.27|/home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:907.8-919.6
2399 not 1 743 $logic_not$/home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:905$1885 ; /home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:905.7-905.18
2400 ite 12 2399 2378 2398 $procmux$3609 ; /home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:905.7-905.18|/home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:905.3-919.6
2401 slice 12 702 15 8
2402 slice 12 702 14 7
2403 slice 12 2392 15 8
2404 ite 12 2394 2403 2402 $procmux$3590 ; /home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:914.8-914.27|/home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:914.4-918.56
2405 ite 12 2396 2404 2401 $procmux$3592 ; /home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:911.16-911.34|/home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:911.12-919.6
2406 xor 12 2401 13 $xor$/home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:909$1886 ; /home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:909.28-909.60
2407 ite 12 706 2406 2405 $procmux$3595 ; /home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:907.12-907.27|/home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:907.8-919.6
2408 ite 12 2399 2378 2407 $procmux$3598 ; /home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:905.7-905.18|/home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:905.3-919.6
2409 concat 128 2408 2400
2410 next 128 702 2409 $procdff$4539 ; /home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:903.2-920.5
2411 slice 12 703 7 0
2412 slice 572 703 6 0
2413 concat 12 2412 15
2414 slice 2015 703 14 0
2415 concat 128 2414 15
2416 xor 128 2415 2391 $xor$/home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:936$1895 ; /home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:936.24-937.16
2417 slice 12 2416 7 0
2418 slice 1 703 15 15
2419 ite 12 2418 2417 2413 $procmux$3571 ; /home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:935.8-935.27|/home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:935.4-939.56
2420 redor 1 705 $reduce_or$/home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:932$1893 ; /home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:932.16-932.34
2421 ite 12 2420 2419 2411 $procmux$3573 ; /home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:932.16-932.34|/home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:932.12-940.6
2422 ite 12 707 2411 2421 $procmux$3576 ; /home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:928.16-928.31|/home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:928.12-940.6
2423 not 1 16 $logic_not$/home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:924$1891 ; /home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:924.7-924.18
2424 ite 12 2423 2378 2422 $procmux$3579 ; /home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:924.7-924.18|/home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:924.3-940.6
2425 slice 12 703 15 8
2426 slice 12 703 14 7
2427 slice 12 2416 15 8
2428 ite 12 2418 2427 2426 $procmux$3560 ; /home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:935.8-935.27|/home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:935.4-939.56
2429 ite 12 2420 2428 2425 $procmux$3562 ; /home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:932.16-932.34|/home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:932.12-940.6
2430 xor 12 2425 734 $xor$/home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:930$1892 ; /home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:930.28-930.59
2431 ite 12 707 2430 2429 $procmux$3565 ; /home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:928.16-928.31|/home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:928.12-940.6
2432 ite 12 2423 2378 2431 $procmux$3568 ; /home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:924.7-924.18|/home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:924.3-940.6
2433 concat 128 2432 2424
2434 next 128 703 2433 $procdff$4537 ; /home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:922.2-941.5
2435 sub 42 704 50 $sub$/home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:913$1888 ; /home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:913.25-913.49
2436 ite 42 2396 2435 704 $procmux$3611 ; /home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:911.16-911.34|/home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:911.12-919.6
2437 ite 42 706 73 2436 $procmux$3614 ; /home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:907.12-907.27|/home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:907.8-919.6
2438 ite 42 2399 704 2437 $procmux$3617 ; /home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:905.7-905.18|/home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:905.3-919.6
2439 next 42 704 2438 $procdff$4538 ; /home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:903.2-920.5
2440 sub 42 705 50 $sub$/home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:934$1894 ; /home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:934.25-934.49
2441 ite 42 2420 2440 705 $procmux$3581 ; /home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:932.16-932.34|/home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:932.12-940.6
2442 ite 42 707 73 2441 $procmux$3584 ; /home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:928.16-928.31|/home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:928.12-940.6
2443 ite 42 2423 45 2442 $procmux$3587 ; /home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:924.7-924.18|/home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:924.3-940.6
2444 next 42 705 2443 $procdff$4536 ; /home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:922.2-941.5
2445 and 1 743 30 $logic_and$/home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:717$1764 ; /home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:717.22-717.48
2446 eq 1 711 725 $eq$/home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:718$1765 ; /home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:718.7-718.32
2447 and 1 2445 2446 $logic_and$/home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:717$1766 ; /home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:717.22-718.33
2448 and 1 2447 739 $logic_and$/home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:717$1767 ; /home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:717.22-718.55
2449 next 1 706 2448 $procdff$4582 ; /home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:711.2-724.5
2450 eq 1 760 725 $eq$/home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:891$1881 ; /home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:891.30-891.45
2451 and 1 763 2450 $logic_and$/home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:891$1882 ; /home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:891.16-891.46
2452 ite 1 2451 25 15 $procmux$3620 ; /home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:891.16-891.46|/home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:891.12-900.6
2453 and 1 741 48 $logic_and$/home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:863$1869 ; /home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:863.8-863.34
2454 and 1 2453 125 $logic_and$/home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:863$1870 ; /home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:863.8-863.45
2455 ite 1 2454 25 15 $procmux$3624 ; /home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:863.8-863.45|/home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:863.5-868.8
2456 eq 1 708 1253 $eq$/home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:861$1868 ; /home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:861.17-861.49
2457 ite 1 2456 2455 15 $procmux$3626 ; /home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:861.17-861.49|/home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:861.13-890.7
2458 and 1 741 48 $logic_and$/home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:854$1864 ; /home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:854.8-854.34
2459 and 1 2458 125 $logic_and$/home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:854$1865 ; /home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:854.8-854.45
2460 ite 1 2459 25 15 $procmux$3629 ; /home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:854.8-854.45|/home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:854.5-860.8
2461 eq 1 708 1257 $eq$/home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:852$1863 ; /home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:852.17-852.49
2462 ite 1 2461 2460 2457 $procmux$3631 ; /home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:852.17-852.49|/home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:852.13-890.7
2463 eq 1 708 19 $eq$/home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:846$1859 ; /home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:846.8-846.40
2464 ite 1 2463 15 2462 $procmux$3634 ; /home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:846.8-846.40|/home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:846.4-890.7
2465 ite 1 16 2464 2452 $procmux$3636 ; /home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:844.7-844.17|/home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:844.3-900.6
2466 next 1 707 2465 $procdff$4543 ; /home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:841.2-901.5
2467 ite 18 2451 19 1624 $procmux$3639 ; /home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:891.16-891.46|/home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:891.12-900.6
2468 and 1 741 48 $logic_and$/home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:880$1877 ; /home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:880.8-880.34
2469 and 1 2468 125 $logic_and$/home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:880$1878 ; /home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:880.8-880.45
2470 ite 18 2469 1242 708 $procmux$3643 ; /home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:880.8-880.45|/home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:880.5-884.8
2471 eq 1 708 1245 $eq$/home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:878$1876 ; /home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:878.17-878.44
2472 ite 18 2471 2470 708 $procmux$3645 ; /home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:878.17-878.44|/home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:878.13-890.7
2473 and 1 741 48 $logic_and$/home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:873$1874 ; /home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:873.8-873.34
2474 and 1 2473 125 $logic_and$/home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:873$1875 ; /home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:873.8-873.45
2475 ite 18 2474 1245 708 $procmux$3648 ; /home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:873.8-873.45|/home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:873.5-877.8
2476 eq 1 708 1249 $eq$/home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:871$1873 ; /home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:871.17-871.44
2477 ite 18 2476 2475 2472 $procmux$3650 ; /home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:871.17-871.44|/home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:871.13-890.7
2478 uext 4 714 23
2479 eq 1 2478 728 $eq$/home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:869$1872 ; /home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:869.9-869.26
2480 ite 18 2479 1249 708 $procmux$3653 ; /home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:869.9-869.26|/home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:869.5-870.34
2481 ite 18 2456 2480 2477 $procmux$3655 ; /home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:861.17-861.49|/home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:861.13-890.7
2482 add 18 708 1257 $add$/home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:856$1866 ; /home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:856.27-856.53
2483 ite 18 2459 2482 708 $procmux$3658 ; /home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:854.8-854.45|/home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:854.5-860.8
2484 ite 18 2461 2483 2481 $procmux$3660 ; /home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:852.17-852.49|/home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:852.13-890.7
2485 add 18 708 1257 $add$/home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:850$1862 ; /home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:850.27-850.53
2486 and 1 741 48 $logic_and$/home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:848$1860 ; /home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:848.8-848.34
2487 and 1 2486 125 $logic_and$/home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:848$1861 ; /home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:848.8-848.45
2488 ite 18 2487 2485 708 $procmux$3663 ; /home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:848.8-848.45|/home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:848.5-851.8
2489 ite 18 2463 2488 2484 $procmux$3665 ; /home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:846.8-846.40|/home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:846.4-890.7
2490 ite 18 16 2489 2467 $procmux$3667 ; /home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:844.7-844.17|/home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:844.3-900.6
2491 next 18 708 2490 $procdff$4542 ; /home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:841.2-901.5
2492 input 12
2493 sort array 572 12
2494 state 2493 fifo_b_mem_3
2495 read 12 2494 715
2496 read 12 2494 2241
2497 eq 1 2249 675 $procmux$3724_CMP0 ; /home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:0.0-0.0|/home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:815.3-832.10
2498 ite 12 2497 2496 2492
2499 state 2493 fifo_b_mem_2
2500 read 12 2499 715
2501 read 12 2499 2241
2502 eq 1 2249 1999 $procmux$3725_CMP0 ; /home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:0.0-0.0|/home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:815.3-832.10
2503 ite 12 2502 2501 2498
2504 state 2493 fifo_b_mem_1
2505 read 12 2504 715
2506 read 12 2504 2241
2507 eq 1 2249 1266 $procmux$3726_CMP0 ; /home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:0.0-0.0|/home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:815.3-832.10
2508 ite 12 2507 2506 2503
2509 state 2493 fifo_b_mem_0
2510 read 12 2509 715
2511 read 12 2509 2241
2512 eq 1 2249 725 $procmux$3727_CMP0 ; /home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:0.0-0.0|/home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:815.3-832.10
2513 ite 12 2512 2511 2508 $procmux$3723 ; /home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:0.0-0.0|/home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:815.3-832.10
2514 next 12 709 2513 $procdff$4546 ; /home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:813.2-833.5
2515 input 12
2516 state 2493 fifo_a_mem_3
2517 read 12 2516 715
2518 read 12 2516 2241
2519 eq 1 2249 675 $procmux$3729_CMP0 ; /home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:0.0-0.0|/home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:815.3-832.10
2520 ite 12 2519 2518 2515
2521 state 2493 fifo_a_mem_2
2522 read 12 2521 715
2523 read 12 2521 2241
2524 eq 1 2249 1999 $procmux$3730_CMP0 ; /home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:0.0-0.0|/home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:815.3-832.10
2525 ite 12 2524 2523 2520
2526 state 2493 fifo_a_mem_1
2527 read 12 2526 715
2528 read 12 2526 2241
2529 eq 1 2249 1266 $procmux$3731_CMP0 ; /home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:0.0-0.0|/home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:815.3-832.10
2530 ite 12 2529 2528 2525
2531 state 2493 fifo_a_mem_0
2532 read 12 2531 715
2533 read 12 2531 2241
2534 eq 1 2249 725 $procmux$3732_CMP0 ; /home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:0.0-0.0|/home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:815.3-832.10
2535 ite 12 2534 2533 2530 $procmux$3728 ; /home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:0.0-0.0|/home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:815.3-832.10
2536 next 12 710 2535 $procdff$4545 ; /home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:813.2-833.5
2537 ite 6 672 1266 725 $ternary$/home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:798$1839 ; /home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:798.24-798.53
2538 or 1 671 670 $logic_or$/home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:797$1838 ; /home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:797.12-797.44
2539 ite 6 2538 2537 711 $procmux$3851 ; /home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:797.12-797.44|/home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:797.8-798.54
2540 not 1 16 $logic_not$/home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:795$1837 ; /home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:795.7-795.18
2541 ite 6 2540 725 2539 $procmux$3854 ; /home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:795.7-795.18|/home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:795.3-798.54
2542 add 6 711 1266 $add$/home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:803$1842 ; /home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:803.24-803.48
2543 ite 6 669 2542 2541 $procmux$3856 ; /home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:800.7-800.21|/home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:800.3-804.6
2544 add 6 711 1266 $add$/home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:807$1845 ; /home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:807.24-807.48
2545 ite 6 668 2544 2543 $procmux$3859 ; /home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:804.11-804.25|/home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:804.7-810.25
2546 next 6 711 2545 $procdff$4549 ; /home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:732.2-811.5
2547 neq 1 2401 13 $ne$/home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:802$1840 ; /home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:802.36-802.69
2548 or 1 712 2547 $or$/home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:802$1841 ; /home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:802.20-802.70
2549 ite 1 669 2548 712 $procmux$3861 ; /home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:800.7-800.21|/home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:800.3-804.6
2550 ite 1 667 15 2549 $procmux$3863 ; /home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:809.16-809.30|/home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:809.12-810.25
2551 neq 1 2386 13 $ne$/home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:806$1843 ; /home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:806.36-806.68
2552 or 1 712 2551 $or$/home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:806$1844 ; /home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:806.20-806.69
2553 ite 1 668 2552 2550 $procmux$3866 ; /home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:804.11-804.25|/home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:804.7-810.25
2554 next 1 712 2553 $procdff$4548 ; /home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:732.2-811.5
2555 uext 4 714 23
2556 add 4 2555 1781 $add$/home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:654$1725 ; /home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:654.20-654.36
2557 slice 674 2556 8 0
2558 or 1 679 681 $logic_or$/home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:653$1724 ; /home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:653.12-653.58
2559 ite 674 2558 2557 714 $procmux$3899 ; /home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:653.12-653.58|/home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:653.8-654.37
2560 const 674 000000000
2561 not 1 16 $logic_not$/home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:651$1723 ; /home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:651.7-651.18
2562 ite 674 2561 2560 2559 $procmux$3902 ; /home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:651.7-651.18|/home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:651.3-654.37
2563 next 674 714 2562 $procdff$4593 ; /home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:649.2-655.5
2564 uext 4 715 25
2565 add 4 2564 1781 $add$/home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:617$1706 ; /home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:617.20-617.36
2566 slice 572 2565 6 0
2567 slice 1 760 1 1
2568 and 1 764 2567 $logic_and$/home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:614$1705 ; /home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:614.16-614.38
2569 ite 572 2568 2566 715 $procmux$3904 ; /home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:614.16-614.38|/home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:614.12-620.6
2570 eq 1 760 725 $eq$/home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:610$1703 ; /home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:610.21-610.36
2571 and 1 763 2570 $logic_and$/home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:610$1704 ; /home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:610.7-610.37
2572 ite 572 2571 583 2569 $procmux$3907 ; /home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:610.7-610.37|/home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:610.3-620.6
2573 next 572 715 2572 $procdff$4598 ; /home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:608.2-621.5
2574 next 1 716 16 $procdff$4600 ; /home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:597.2-598.24
2575 concat 128 2500 2495
2576 concat 136 2505 2575
2577 concat 4 2510 2576
2578 next 4 718 2577 $procdff$4597 ; /home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:625.2-637.5
2579 concat 128 2522 2517
2580 concat 136 2527 2579
2581 concat 4 2532 2580
2582 next 4 719 2581 $procdff$4596 ; /home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:625.2-637.5
2583 ugte 1 22 1242 $ge$/home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:546$1682 ; /home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:546.32-546.51
2584 and 1 48 2583 $logic_and$/home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:546$1683 ; /home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:546.17-546.52
2585 next 1 720 2584 $procdff$4606 ; /home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:545.2-546.53
2586 not 1 2280 $logic_not$/home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:436$1649 ; /home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:436.32-436.44
2587 and 1 721 2586 $logic_and$/home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:436$1650 ; /home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:436.18-436.45
2588 ite 1 762 2587 721 $procmux$4001 ; /home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:431.16-431.23|/home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:431.12-471.26
2589 ite 1 16 721 2588 $procmux$4004 ; /home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:428.16-428.26|/home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:428.12-471.26
2590 or 1 721 712 $or$/home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:426$1644 ; /home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:426.16-426.42
2591 or 1 2590 690 $or$/home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:426$1645 ; /home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:426.16-426.59
2592 or 1 2591 737 $or$/home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:426$1646 ; /home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:426.16-427.20
2593 ite 1 689 2592 2589 $procmux$4007 ; /home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:291.7-291.20|/home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:291.3-471.26
2594 next 1 721 2593 $procdff$4629 ; /home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:276.2-472.5
2595 ite 6 1297 725 724 $procmux$4009 ; /home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:278.7-278.18|/home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:278.3-288.6
2596 slice 6 759 9 8
2597 ite 6 1267 2596 2595 $procmux$4013 ; /home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:449.8-449.29|/home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:449.4-469.44
2598 ite 6 762 2597 2595 $procmux$4015 ; /home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:431.16-431.23|/home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:431.12-471.26
2599 ite 6 16 2595 2598 $procmux$4018 ; /home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:428.16-428.26|/home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:428.12-471.26
2600 ite 6 689 2595 2599 $procmux$4021 ; /home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:291.7-291.20|/home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:291.3-471.26
2601 next 6 724 2600 $procdff$4628 ; /home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:276.2-472.5
2602 ite 6 1297 725 726 $procmux$4023 ; /home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:278.7-278.18|/home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:278.3-288.6
2603 add 6 726 1266 $add$/home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:387$1640 ; /home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:387.20-387.36
2604 eq 1 20 1253 $procmux$4030_CMP0 ; /home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:0.0-0.0|/home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:361.5-418.12
2605 ite 6 2604 2603 2602 $procmux$4029 ; /home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:0.0-0.0|/home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:361.5-418.12
2606 ite 6 688 2605 2602 $procmux$4031 ; /home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:359.8-359.21|/home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:359.4-419.7
2607 ite 6 689 2606 2602 $procmux$4033 ; /home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:291.7-291.20|/home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:291.3-471.26
2608 next 6 726 2607 $procdff$4627 ; /home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:276.2-472.5
2609 ite 4 761 759 729 $procmux$4035 ; /home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:470.16-470.24|/home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:470.12-471.26
2610 const 132 00000000000001110000
2611 concat 12 15 574
2612 concat 2010 696 2611
2613 concat 4 2610 2612
2614 slice 1 759 7 7
2615 ite 4 2614 2613 729 $procmux$4038 ; /home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:462.17-462.27|/home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:462.13-469.44
2616 ite 4 1267 729 2615 $procmux$4041 ; /home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:449.8-449.29|/home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:449.4-469.44
2617 ite 4 762 2616 2609 $procmux$4043 ; /home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:431.16-431.23|/home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:431.12-471.26
2618 ite 4 16 729 2617 $procmux$4046 ; /home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:428.16-428.26|/home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:428.12-471.26
2619 slice 136 729 23 0
2620 concat 4 2619 13
2621 eq 1 20 1253 $procmux$4053_CMP0 ; /home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:0.0-0.0|/home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:361.5-418.12
2622 ite 4 2621 2620 729
2623 const 4 11111111111111111111111111111111
2624 eq 1 724 1266 $eq$/home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:372$1639 ; /home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:372.20-372.39
2625 ite 4 2624 2623 729 $procmux$4054 ; /home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:372.20-372.39|/home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:372.16-375.10
2626 ite 4 1635 2623 2625 $procmux$4057 ; /home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:366.11-366.30|/home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:366.7-375.10
2627 ite 4 1637 2626 729 $procmux$4059 ; /home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:363.10-363.24|/home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:363.6-376.9
2628 eq 1 20 19 $procmux$4061_CMP0 ; /home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:0.0-0.0|/home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:361.5-418.12
2629 ite 4 2628 2627 2622 $procmux$4052 ; /home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:0.0-0.0|/home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:361.5-418.12
2630 ite 4 688 2629 729 $procmux$4062 ; /home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:359.8-359.21|/home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:359.4-419.7
2631 sort bitvec 6
2632 concat 2631 735 736
2633 concat 4 692 2632
2634 and 1 749 30 $logic_and$/home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:421$1643 ; /home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:421.8-421.34
2635 ite 4 2634 2633 2630 $procmux$4064 ; /home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:421.8-421.34|/home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:421.4-422.76
2636 ite 4 689 2635 2618 $procmux$4066 ; /home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:291.7-291.20|/home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:291.3-471.26
2637 next 4 729 2636 $procdff$4626 ; /home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:276.2-472.5
2638 ite 12 1637 13 732 $procmux$4074 ; /home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:363.10-363.24|/home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:363.6-376.9
2639 eq 1 20 19 $procmux$4077_CMP0 ; /home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:0.0-0.0|/home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:361.5-418.12
2640 ite 12 2639 2638 732 $procmux$4076 ; /home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:0.0-0.0|/home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:361.5-418.12
2641 ite 12 688 2640 732 $procmux$4078 ; /home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:359.8-359.21|/home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:359.4-419.7
2642 ite 12 689 2641 732 $procmux$4080 ; /home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:291.7-291.20|/home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:291.3-471.26
2643 next 12 732 2642 $procdff$4625 ; /home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:276.2-472.5
2644 slice 1 759 12 12
2645 ite 12 2644 709 710 $ternary$/home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:895$1883 ; /home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:895.17-895.58
2646 ite 12 2451 2645 734 $procmux$3670 ; /home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:891.16-891.46|/home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:891.12-900.6
2647 and 1 741 48 $logic_and$/home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:885$1879 ; /home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:885.16-885.42
2648 and 1 2647 125 $logic_and$/home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:885$1880 ; /home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:885.16-885.53
2649 ite 12 2648 731 734 $procmux$3673 ; /home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:885.16-885.53|/home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:885.13-890.7
2650 ite 12 2469 2411 734 $procmux$3676 ; /home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:880.8-880.45|/home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:880.5-884.8
2651 ite 12 2471 2650 2649 $procmux$3678 ; /home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:878.17-878.44|/home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:878.13-890.7
2652 ite 12 2474 2425 734 $procmux$3681 ; /home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:873.8-873.45|/home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:873.5-877.8
2653 ite 12 2476 2652 2651 $procmux$3683 ; /home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:871.17-871.44|/home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:871.13-890.7
2654 ite 12 745 709 710 $ternary$/home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:865$1871 ; /home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:865.19-866.34
2655 ite 12 2454 2654 734 $procmux$3686 ; /home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:863.8-863.45|/home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:863.5-868.8
2656 ite 12 2456 2655 2653 $procmux$3688 ; /home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:861.17-861.49|/home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:861.13-890.7
2657 ite 12 745 709 710 $ternary$/home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:857$1867 ; /home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:857.19-858.34
2658 ite 12 2459 2657 734 $procmux$3691 ; /home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:854.8-854.45|/home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:854.5-860.8
2659 ite 12 2461 2658 2656 $procmux$3693 ; /home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:852.17-852.49|/home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:852.13-890.7
2660 ite 12 2463 734 2659 $procmux$3696 ; /home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:846.8-846.40|/home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:846.4-890.7
2661 ite 12 16 2660 2646 $procmux$3698 ; /home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:844.7-844.17|/home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:844.3-900.6
2662 next 12 734 2661 $procdff$4541 ; /home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:841.2-901.5
2663 slice 6 13 3 2
2664 slice 1 13 4 4
2665 not 1 2664 $logic_not$/home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:679$1740 ; /home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:679.8-679.22
2666 and 1 686 2665 $logic_and$/home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:678$1741 ; /home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:678.12-679.23
2667 slice 1 13 0 0
2668 and 1 2666 2667 $logic_and$/home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:678$1742 ; /home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:678.12-679.40
2669 ite 6 2668 2663 735 $procmux$3884 ; /home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:678.12-679.40|/home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:678.8-680.45
2670 not 1 16 $logic_not$/home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:676$1739 ; /home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:676.7-676.18
2671 ite 6 2670 725 2669 $procmux$3887 ; /home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:676.7-676.18|/home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:676.3-680.45
2672 next 6 735 2671 $procdff$4590 ; /home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:675.2-680.45
2673 slice 42 13 3 0
2674 and 1 743 30 $logic_and$/home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:672$1733 ; /home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:672.12-672.38
2675 not 1 739 $logic_not$/home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:672$1734 ; /home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:672.41-672.60
2676 and 1 2674 2675 $logic_and$/home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:672$1735 ; /home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:672.12-672.61
2677 slice 42 13 7 4
2678 eq 1 2677 45 $eq$/home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:673$1736 ; /home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:673.8-673.29
2679 and 1 2676 2678 $logic_and$/home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:672$1737 ; /home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:672.12-673.30
2680 ite 42 2679 2673 736 $procmux$3889 ; /home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:672.12-673.30|/home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:672.8-674.40
2681 not 1 16 $logic_not$/home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:670$1732 ; /home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:670.7-670.18
2682 ite 42 2681 45 2680 $procmux$3892 ; /home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:670.7-670.18|/home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:670.3-674.40
2683 next 42 736 2682 $procdff$4591 ; /home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:669.2-674.40
2684 slice 1 5 16 16
2685 not 1 2684 $logic_not$/home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:690$1748 ; /home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:690.36-690.50
2686 and 1 737 2685 $logic_and$/home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:690$1749 ; /home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:690.20-690.51
2687 slice 1 5 15 15
2688 not 1 2687 $logic_not$/home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:691$1750 ; /home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:691.10-691.24
2689 and 1 2686 2688 $logic_and$/home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:690$1751 ; /home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:690.20-691.25
2690 ite 1 762 2689 737 $procmux$3876 ; /home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:688.12-688.19|/home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:688.8-691.26
2691 redor 1 735 $reduce_or$/home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:687$1745 ; /home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:687.7-687.29
2692 slice 1 735 1 1
2693 and 1 2691 2692 $logic_and$/home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:687$1746 ; /home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:687.6-687.58
2694 or 1 737 2693 $or$/home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:686$1747 ; /home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:686.19-687.59
2695 ite 1 743 2694 2690 $procmux$3879 ; /home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:685.12-685.22|/home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:685.8-691.26
2696 or 1 737 1621 $or$/home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:684$1744 ; /home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:684.19-684.54
2697 ite 1 741 2696 2695 $procmux$3882 ; /home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:683.7-683.17|/home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:683.3-691.26
2698 next 1 737 2697 $procdff$4589 ; /home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:682.2-691.26
2699 and 1 743 30 $logic_and$/home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:667$1728 ; /home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:667.12-667.38
2700 eq 1 13 1238 $eq$/home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:667$1729 ; /home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:667.41-667.58
2701 and 1 2699 2700 $logic_and$/home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:667$1730 ; /home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:667.12-667.59
2702 ite 1 2701 25 739 $procmux$3894 ; /home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:667.12-667.59|/home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:667.8-668.31
2703 not 1 16 $logic_not$/home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:665$1727 ; /home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:665.7-665.18
2704 ite 1 2703 15 2702 $procmux$3897 ; /home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:665.7-665.18|/home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:665.3-668.31
2705 next 1 739 2704 $procdff$4592 ; /home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:664.2-668.31
2706 and 1 30 686 $logic_and$/home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:486$1658 ; /home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:486.12-486.52
2707 not 1 2664 $logic_not$/home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:486$1659 ; /home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:486.55-486.69
2708 and 1 2706 2707 $logic_and$/home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:486$1660 ; /home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:486.12-486.70
2709 ite 1 2708 25 740 $procmux$3966 ; /home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:486.12-486.70|/home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:486.8-487.39
2710 not 1 16 $logic_not$/home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:484$1657 ; /home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:484.7-484.18
2711 ite 1 2710 15 2709 $procmux$3969 ; /home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:484.7-484.18|/home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:484.3-487.39
2712 next 1 740 2711 $procdff$4611 ; /home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:483.2-487.39
2713 ite 1 1297 15 741 $procmux$4082 ; /home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:278.7-278.18|/home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:278.3-288.6
2714 ite 1 747 15 2713 $procmux$4087 ; /home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:340.9-340.28|/home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:340.5-346.30
2715 ite 1 1236 2714 2713 $procmux$4089 ; /home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:337.17-337.36|/home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:337.13-348.25
2716 and 1 749 748 $logic_and$/home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:333$1631 ; /home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:333.20-333.45
2717 ite 1 751 2716 2713 $procmux$4092 ; /home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:327.9-327.20|/home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:327.5-336.8
2718 ite 1 1243 2717 2715 $procmux$4094 ; /home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:324.17-324.36|/home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:324.13-348.25
2719 ite 1 1246 2713 2718 $procmux$4097 ; /home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:320.17-320.36|/home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:320.13-348.25
2720 ite 1 1250 2713 2719 $procmux$4100 ; /home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:315.17-315.36|/home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:315.13-348.25
2721 ite 1 1254 2713 2720 $procmux$4103 ; /home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:310.17-310.36|/home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:310.13-348.25
2722 ite 1 1258 2713 2721 $procmux$4106 ; /home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:305.17-305.36|/home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:305.13-348.25
2723 ite 1 1261 2713 2722 $procmux$4109 ; /home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:300.8-300.27|/home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:300.4-348.25
2724 ite 1 689 2723 2713 $procmux$4111 ; /home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:291.7-291.20|/home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:291.3-471.26
2725 next 1 741 2724 $procdff$4624 ; /home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:276.2-472.5
2726 ite 1 1297 15 743 $procmux$4113 ; /home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:278.7-278.18|/home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:278.3-288.6
2727 ite 1 1622 15 2726 $procmux$4116 ; /home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:409.10-411.30|/home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:409.6-415.9
2728 eq 1 20 1624 $procmux$4119_CMP0 ; /home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:0.0-0.0|/home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:361.5-418.12
2729 ite 1 2728 2727 2726
2730 not 1 748 $logic_not$/home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:371$1637 ; /home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:371.35-371.45
2731 and 1 749 2730 $logic_and$/home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:371$1638 ; /home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:371.20-371.46
2732 ite 1 1635 2731 2726 $procmux$4121 ; /home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:366.11-366.30|/home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:366.7-375.10
2733 ite 1 1637 2732 2726 $procmux$4123 ; /home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:363.10-363.24|/home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:363.6-376.9
2734 eq 1 20 19 $procmux$4125_CMP0 ; /home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:0.0-0.0|/home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:361.5-418.12
2735 ite 1 2734 2733 2729 $procmux$4118 ; /home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:0.0-0.0|/home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:361.5-418.12
2736 ite 1 688 2735 2726 $procmux$4126 ; /home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:359.8-359.21|/home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:359.4-419.7
2737 ite 1 689 2736 2726 $procmux$4128 ; /home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:291.7-291.20|/home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:291.3-471.26
2738 next 1 743 2737 $procdff$4623 ; /home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:276.2-472.5
2739 ite 1 762 2644 745 $procmux$4131 ; /home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:431.16-431.23|/home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:431.12-471.26
2740 ite 1 16 745 2739 $procmux$4134 ; /home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:428.16-428.26|/home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:428.12-471.26
2741 ite 1 689 745 2740 $procmux$4137 ; /home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:291.7-291.20|/home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:291.3-471.26
2742 next 1 745 2741 $procdff$4622 ; /home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:276.2-472.5
2743 not 1 16 $logic_not$/home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:792$1836 ; /home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:792.7-792.18
2744 ite 1 2743 15 746 $procmux$3868 ; /home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:792.7-792.18|/home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:792.3-793.32
2745 ite 1 668 25 2744 $procmux$3871 ; /home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:804.11-804.25|/home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:804.7-810.25
2746 next 1 746 2745 $procdff$4547 ; /home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:732.2-811.5
2747 ite 1 2451 15 25 $procmux$3701 ; /home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:891.16-891.46|/home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:891.12-900.6
2748 ite 1 2648 25 747 $procmux$3704 ; /home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:885.16-885.53|/home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:885.13-890.7
2749 ite 1 2471 747 2748 $procmux$3707 ; /home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:878.17-878.44|/home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:878.13-890.7
2750 ite 1 2476 747 2749 $procmux$3710 ; /home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:871.17-871.44|/home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:871.13-890.7
2751 ite 1 2456 747 2750 $procmux$3713 ; /home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:861.17-861.49|/home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:861.13-890.7
2752 ite 1 2461 747 2751 $procmux$3716 ; /home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:852.17-852.49|/home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:852.13-890.7
2753 ite 1 2463 747 2752 $procmux$3719 ; /home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:846.8-846.40|/home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:846.4-890.7
2754 ite 1 16 2753 2747 $procmux$3721 ; /home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:844.7-844.17|/home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:844.3-900.6
2755 next 1 747 2754 $procdff$4540 ; /home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:841.2-901.5
2756 slice 1 759 10 10
2757 ite 1 1267 2756 748 $procmux$4141 ; /home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:449.8-449.29|/home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:449.4-469.44
2758 ite 1 762 2757 748 $procmux$4143 ; /home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:431.16-431.23|/home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:431.12-471.26
2759 ite 1 16 748 2758 $procmux$4146 ; /home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:428.16-428.26|/home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:428.12-471.26
2760 ite 1 689 748 2759 $procmux$4149 ; /home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:291.7-291.20|/home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:291.3-471.26
2761 next 1 748 2760 $procdff$4621 ; /home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:276.2-472.5
2762 ite 1 1297 15 749 $procmux$4151 ; /home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:278.7-278.18|/home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:278.3-288.6
2763 slice 1 759 11 11
2764 ite 1 1267 2763 2762 $procmux$4155 ; /home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:449.8-449.29|/home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:449.4-469.44
2765 ite 1 762 2764 2762 $procmux$4157 ; /home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:431.16-431.23|/home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:431.12-471.26
2766 ite 1 16 2762 2765 $procmux$4160 ; /home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:428.16-428.26|/home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:428.12-471.26
2767 ite 1 689 2762 2766 $procmux$4163 ; /home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:291.7-291.20|/home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:291.3-471.26
2768 next 1 749 2767 $procdff$4620 ; /home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:276.2-472.5
2769 ite 1 1297 15 751 $procmux$4165 ; /home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:278.7-278.18|/home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:278.3-288.6
2770 ite 1 687 25 2769 $procmux$4172 ; /home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:379.10-379.21|/home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:379.6-380.27
2771 eq 1 20 1257 $procmux$4175_CMP0 ; /home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:0.0-0.0|/home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:361.5-418.12
2772 ite 1 2771 2770 2769
2773 ite 1 1635 25 2769 $procmux$4177 ; /home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:366.11-366.30|/home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:366.7-375.10
2774 ite 1 1637 2773 2769 $procmux$4179 ; /home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:363.10-363.24|/home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:363.6-376.9
2775 eq 1 20 19 $procmux$4181_CMP0 ; /home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:0.0-0.0|/home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:361.5-418.12
2776 ite 1 2775 2774 2772 $procmux$4174 ; /home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:0.0-0.0|/home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:361.5-418.12
2777 ite 1 688 2776 2769 $procmux$4182 ; /home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:359.8-359.21|/home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:359.4-419.7
2778 ite 1 689 2777 2769 $procmux$4184 ; /home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:291.7-291.20|/home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:291.3-471.26
2779 next 1 751 2778 $procdff$4619 ; /home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:276.2-472.5
2780 ite 1 1267 25 15 $procmux$3978 ; /home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:449.8-449.29|/home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:449.4-469.44
2781 ite 1 762 2780 15 $procmux$3980 ; /home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:431.16-431.23|/home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:431.12-471.26
2782 ite 1 16 15 2781 $procmux$3983 ; /home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:428.16-428.26|/home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:428.12-471.26
2783 ite 1 1250 25 15 $procmux$3987 ; /home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:315.17-315.36|/home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:315.13-348.25
2784 ite 1 1254 25 2783 $procmux$3990 ; /home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:310.17-310.36|/home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:310.13-348.25
2785 ite 1 1258 25 2784 $procmux$3993 ; /home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:305.17-305.36|/home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:305.13-348.25
2786 ite 1 1261 25 2785 $procmux$3996 ; /home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:300.8-300.27|/home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:300.4-348.25
2787 ite 1 689 2786 2782 $procmux$3998 ; /home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:291.7-291.20|/home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:291.3-471.26
2788 next 1 755 2787 $procdff$4617 ; /home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:276.2-472.5
2789 next 4 759 5 $procdff$4630 ; /home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:163.2-164.26
2790 next 6 760 7 $procdff$4631 ; /home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:161.2-162.26
2791 not 1 15 $logic_not$/home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:159$1609 ; /home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:159.30-159.41
2792 and 1 9 2791 $logic_and$/home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:159$1610 ; /home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:159.17-159.42
2793 and 1 2792 8 $logic_and$/home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:159$1611 ; /home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:159.17-159.53
2794 eq 1 7 1266 $eq$/home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:160$1612 ; /home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:160.8-160.25
2795 and 1 2793 2794 $logic_and$/home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:159$1613 ; /home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:159.17-160.26
2796 next 1 761 2795 $procdff$4632 ; /home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:158.2-160.27
2797 not 1 16 $logic_not$/home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:156$1601 ; /home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:156.17-156.28
2798 and 1 2797 9 $logic_and$/home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:156$1602 ; /home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:156.16-156.41
2799 not 1 15 $logic_not$/home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:156$1603 ; /home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:156.44-156.55
2800 and 1 2798 2799 $logic_and$/home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:156$1604 ; /home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:156.16-156.56
2801 and 1 2800 8 $logic_and$/home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:156$1605 ; /home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:156.16-156.67
2802 eq 1 7 725 $eq$/home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:157$1606 ; /home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:157.9-157.26
2803 and 1 2801 2802 $logic_and$/home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:156$1607 ; /home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:156.16-157.27
2804 next 1 762 2803 $procdff$4633 ; /home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:155.2-157.28
2805 not 1 15 $logic_not$/home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:154$1597 ; /home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:154.32-154.43
2806 and 1 9 2805 $logic_and$/home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:154$1598 ; /home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:154.19-154.44
2807 and 1 2806 8 $logic_and$/home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:154$1599 ; /home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:154.19-154.55
2808 next 1 763 2807 $procdff$4634 ; /home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:153.2-154.57
2809 not 1 15 $logic_not$/home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:152$1594 ; /home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:152.29-152.40
2810 and 1 9 2809 $logic_and$/home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:152$1595 ; /home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:152.16-152.41
2811 next 1 764 2810 $procdff$4635 ; /home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:151.2-152.43
2812 input 572
2813 slice 1 663 3 3
2814 and 1 665 2813 $logic_and$/home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:789$1832 ; /home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:789.7-789.39
2815 ite 572 2814 661 2812 $procmux$3740 ; /home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:789.7-789.39|/home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:789.3-790.58
2816 input 12
2817 slice 12 659 31 24
2818 ite 12 2814 2817 2816 $procmux$3737 ; /home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:789.7-789.39|/home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:789.3-790.58
2819 ite 12 2814 731 2378 $procmux$3734 ; /home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:789.7-789.39|/home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:789.3-790.58
2820 read 12 2494 2815
2821 not 12 2819
2822 and 12 2820 2821
2823 and 12 2818 2819
2824 or 12 2823 2822
2825 write 2493 2494 2815 2824
2826 redor 1 2819
2827 ite 2493 2826 2825 2494
2828 next 2493 2494 2827 fifo_b_mem_3 ; /home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:229.4-229.16
2829 input 572
2830 slice 1 663 2 2
2831 and 1 665 2830 $logic_and$/home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:787$1828 ; /home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:787.7-787.39
2832 ite 572 2831 661 2829 $procmux$3749 ; /home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:787.7-787.39|/home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:787.3-788.58
2833 input 12
2834 slice 12 659 23 16
2835 ite 12 2831 2834 2833 $procmux$3746 ; /home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:787.7-787.39|/home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:787.3-788.58
2836 ite 12 2831 731 2378 $procmux$3743 ; /home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:787.7-787.39|/home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:787.3-788.58
2837 read 12 2499 2832
2838 not 12 2836
2839 and 12 2837 2838
2840 and 12 2835 2836
2841 or 12 2840 2839
2842 write 2493 2499 2832 2841
2843 redor 1 2836
2844 ite 2493 2843 2842 2499
2845 next 2493 2499 2844 fifo_b_mem_2 ; /home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:228.4-228.16
2846 input 572
2847 slice 1 663 1 1
2848 and 1 665 2847 $logic_and$/home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:785$1824 ; /home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:785.7-785.39
2849 ite 572 2848 661 2846 $procmux$3758 ; /home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:785.7-785.39|/home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:785.3-786.57
2850 input 12
2851 slice 12 659 15 8
2852 ite 12 2848 2851 2850 $procmux$3755 ; /home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:785.7-785.39|/home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:785.3-786.57
2853 ite 12 2848 731 2378 $procmux$3752 ; /home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:785.7-785.39|/home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:785.3-786.57
2854 read 12 2504 2849
2855 not 12 2853
2856 and 12 2854 2855
2857 and 12 2852 2853
2858 or 12 2857 2856
2859 write 2493 2504 2849 2858
2860 redor 1 2853
2861 ite 2493 2860 2859 2504
2862 next 2493 2504 2861 fifo_b_mem_1 ; /home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:227.4-227.16
2863 input 572
2864 slice 1 663 0 0
2865 and 1 665 2864 $logic_and$/home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:783$1820 ; /home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:783.7-783.39
2866 ite 572 2865 661 2863 $procmux$3767 ; /home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:783.7-783.39|/home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:783.3-784.56
2867 input 12
2868 slice 12 659 7 0
2869 ite 12 2865 2868 2867 $procmux$3764 ; /home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:783.7-783.39|/home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:783.3-784.56
2870 ite 12 2865 731 2378 $procmux$3761 ; /home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:783.7-783.39|/home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:783.3-784.56
2871 read 12 2509 2866
2872 not 12 2870
2873 and 12 2871 2872
2874 and 12 2869 2870
2875 or 12 2874 2873
2876 write 2493 2509 2866 2875
2877 redor 1 2870
2878 ite 2493 2877 2876 2509
2879 next 2493 2509 2878 fifo_b_mem_0 ; /home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:226.4-226.16
2880 input 572
2881 slice 1 664 3 3
2882 and 1 666 2881 $logic_and$/home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:760$1814 ; /home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:760.7-760.39
2883 ite 572 2882 662 2880 $procmux$3776 ; /home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:760.7-760.39|/home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:760.3-761.58
2884 input 12
2885 slice 12 660 31 24
2886 ite 12 2882 2885 2884 $procmux$3773 ; /home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:760.7-760.39|/home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:760.3-761.58
2887 ite 12 2882 731 2378 $procmux$3770 ; /home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:760.7-760.39|/home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:760.3-761.58
2888 read 12 2516 2883
2889 not 12 2887
2890 and 12 2888 2889
2891 and 12 2886 2887
2892 or 12 2891 2890
2893 write 2493 2516 2883 2892
2894 redor 1 2887
2895 ite 2493 2894 2893 2516
2896 next 2493 2516 2895 fifo_a_mem_3 ; /home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:225.4-225.16
2897 input 572
2898 slice 1 664 2 2
2899 and 1 666 2898 $logic_and$/home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:758$1810 ; /home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:758.7-758.39
2900 ite 572 2899 662 2897 $procmux$3785 ; /home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:758.7-758.39|/home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:758.3-759.58
2901 input 12
2902 slice 12 660 23 16
2903 ite 12 2899 2902 2901 $procmux$3782 ; /home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:758.7-758.39|/home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:758.3-759.58
2904 ite 12 2899 731 2378 $procmux$3779 ; /home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:758.7-758.39|/home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:758.3-759.58
2905 read 12 2521 2900
2906 not 12 2904
2907 and 12 2905 2906
2908 and 12 2903 2904
2909 or 12 2908 2907
2910 write 2493 2521 2900 2909
2911 redor 1 2904
2912 ite 2493 2911 2910 2521
2913 next 2493 2521 2912 fifo_a_mem_2 ; /home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:224.4-224.16
2914 input 572
2915 slice 1 664 1 1
2916 and 1 666 2915 $logic_and$/home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:756$1806 ; /home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:756.7-756.39
2917 ite 572 2916 662 2914 $procmux$3794 ; /home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:756.7-756.39|/home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:756.3-757.57
2918 input 12
2919 slice 12 660 15 8
2920 ite 12 2916 2919 2918 $procmux$3791 ; /home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:756.7-756.39|/home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:756.3-757.57
2921 ite 12 2916 731 2378 $procmux$3788 ; /home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:756.7-756.39|/home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:756.3-757.57
2922 read 12 2526 2917
2923 not 12 2921
2924 and 12 2922 2923
2925 and 12 2920 2921
2926 or 12 2925 2924
2927 write 2493 2526 2917 2926
2928 redor 1 2921
2929 ite 2493 2928 2927 2526
2930 next 2493 2526 2929 fifo_a_mem_1 ; /home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:223.4-223.16
2931 input 572
2932 slice 1 664 0 0
2933 and 1 666 2932 $logic_and$/home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:754$1802 ; /home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:754.7-754.39
2934 ite 572 2933 662 2931 $procmux$3803 ; /home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:754.7-754.39|/home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:754.3-755.56
2935 input 12
2936 slice 12 660 7 0
2937 ite 12 2933 2936 2935 $procmux$3800 ; /home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:754.7-754.39|/home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:754.3-755.56
2938 ite 12 2933 731 2378 $procmux$3797 ; /home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:754.7-754.39|/home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:754.3-755.56
2939 read 12 2531 2934
2940 not 12 2938
2941 and 12 2939 2940
2942 and 12 2937 2938
2943 or 12 2942 2941
2944 write 2493 2531 2934 2943
2945 redor 1 2938
2946 ite 2493 2945 2944 2531
2947 next 2493 2531 2946 fifo_a_mem_0 ; /home/kevin/d/rtl-repair/benchmarks/fpga-debugging/zipcpu-spi-c1-c3-d9/sdspi.v:222.12-222.24
; end of yosys output
