$date
	Tue Jan 24 16:57:46 2017
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module blackbox_test $end
$var wire 1 ! l_out $end
$var reg 1 " i_in $end
$var reg 1 # s_in $end
$var reg 1 $ w_in $end
$scope module b1 $end
$var wire 1 % i $end
$var wire 1 ! l $end
$var wire 1 & s $end
$var wire 1 ' w $end
$var wire 1 ( w01 $end
$var wire 1 ) w07 $end
$var wire 1 * w08 $end
$var wire 1 + w15 $end
$var wire 1 , w25 $end
$var wire 1 - w31 $end
$var wire 1 . w33 $end
$var wire 1 / w42 $end
$var wire 1 0 w48 $end
$var wire 1 1 w49 $end
$var wire 1 2 w52 $end
$var wire 1 3 w58 $end
$var wire 1 4 w60 $end
$var wire 1 5 w63 $end
$var wire 1 6 w64 $end
$var wire 1 7 w67 $end
$var wire 1 8 w72 $end
$var wire 1 9 w80 $end
$var wire 1 : w82 $end
$var wire 1 ; w85 $end
$var wire 1 < w91 $end
$var wire 1 = w92 $end
$var wire 1 > w96 $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0>
0=
1<
1;
0:
19
08
17
16
05
04
03
12
11
00
0/
1.
1-
1,
1+
1*
1)
1(
0'
0&
0%
0$
0#
0"
1!
$end
#10
1!
19
13
1)
1/
0+
10
0,
0-
1:
0;
1$
1'
#20
0)
0/
00
0!
03
1,
09
02
1-
1(
05
0*
0:
1;
04
0.
06
0$
0'
1"
1%
#30
13
15
1/
10
1)
1!
0(
0,
0+
0=
14
0-
12
1:
0;
1>
1$
1'
#40
0)
09
0!
03
1-
1(
05
02
1;
04
1.
16
0>
07
01
0<
0$
0'
0"
0%
1#
1&
#50
0-
0;
1$
1'
#60
1-
0(
1;
14
0.
06
0$
0'
1"
1%
#70
0-
0;
1$
1'
#80
