# SystemVerilog_Verif_Projects
## This repository contains the SystemVerilog design for LIFO-FIFO/MIPS/Testbench projects. I was responsible for testing and verifying its functionality.
