module jk_ff (
    input j,
    input k,
    input clk,
    output reg q
);

always @(posedge clk)
begin
    case ({j, k})
        2'b00: q <= q;      // No change
        2'b01: q <= 1'b0;   // Reset
        2'b10: q <= 1'b1;   // Set
        2'b11: q <= ~q;     // Toggle
    endcase
end

endmodule
