<?xml version="1.0" encoding="UTF-8"?>
<GenRun Id="synth_1" LaunchPart="xc7a100tcsg324-1" LaunchTime="1662775878">
  <File Type="PA-TCL" Name="fifo_16_byte_distributed_RAM.tcl"/>
  <File Type="REPORTS-TCL" Name="fifo_16_byte_distributed_RAM_reports.tcl"/>
  <File Type="RDS-RDS" Name="fifo_16_byte_distributed_RAM.vds"/>
  <File Type="RDS-UTIL" Name="fifo_16_byte_distributed_RAM_utilization_synth.rpt"/>
  <File Type="RDS-UTIL-PB" Name="fifo_16_byte_distributed_RAM_utilization_synth.pb"/>
  <File Type="RDS-DCP" Name="fifo_16_byte_distributed_RAM.dcp"/>
  <FileSet Name="sources" Type="DesignSrcs" RelSrcDir="$PSRCDIR/sources_1">
    <Filter Type="Srcs"/>
    <File Path="$PSRCDIR/sources_1/new/JK_flipflop.vhd">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../project_1/project_1.srcs/sources_1/new/JK_flipflop.vhd"/>
        <Attr Name="ImportTime" Val="1662750240"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/new/N_bits_ascending_counter.vhd">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../project_1/project_1.srcs/sources_1/new/N_bits_ascending_counter.vhd"/>
        <Attr Name="ImportTime" Val="1662775872"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/new/inst_N_bits_ascending_counter_ptr_read.vhd">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../project_1/project_1.srcs/sources_1/new/inst_N_bits_ascending_counter_ptr_read.vhd"/>
        <Attr Name="ImportTime" Val="1662775566"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/new/inst_N_bits_ascending_counter_ptr_write.vhd">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../project_1/project_1.srcs/sources_1/new/inst_N_bits_ascending_counter_ptr_write.vhd"/>
        <Attr Name="ImportTime" Val="1662775629"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/new/inst_ctrl_fifo.vhd">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../project_1/project_1.srcs/sources_1/new/inst_ctrl_fifo.vhd"/>
        <Attr Name="ImportTime" Val="1662768720"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/new/inst_dual_port_distributed_ram_async_read.vhd">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../project_1/project_1.srcs/sources_1/new/inst_dual_port_distributed_ram_async_read.vhd"/>
        <Attr Name="ImportTime" Val="1662769469"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/new/fifo_16_byte_distributed_RAM.vhd">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../project_1/project_1.srcs/sources_1/new/fifo_16_byte_distributed_RAM.vhd"/>
        <Attr Name="ImportTime" Val="1662775803"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="DesignMode" Val="RTL"/>
      <Option Name="TopModule" Val="fifo_16_byte_distributed_RAM"/>
      <Option Name="TopAutoSet" Val="TRUE"/>
    </Config>
  </FileSet>
  <FileSet Name="constrs_in" Type="Constrs" RelSrcDir="$PSRCDIR/constrs_1">
    <Filter Type="Constrs"/>
    <Config>
      <Option Name="ConstrsType" Val="XDC"/>
    </Config>
  </FileSet>
  <FileSet Name="utils" Type="Utils" RelSrcDir="$PSRCDIR/utils_1">
    <Filter Type="Utils"/>
    <Config>
      <Option Name="TopAutoSet" Val="TRUE"/>
    </Config>
  </FileSet>
  <Strategy Version="1" Minor="2">
    <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2018"/>
    <Step Id="synth_design"/>
  </Strategy>
</GenRun>
