FIRRTL version 1.2.0
circuit SAD :
  module LZC : @[\\REU Project Working\\Chisel-for-Fundamental-IC\\src\\main\\scala\\Fundamental_IC.scala 223:7]
    input clock : Clock @[\\REU Project Working\\Chisel-for-Fundamental-IC\\src\\main\\scala\\Fundamental_IC.scala 223:7]
    input reset : UInt<1> @[\\REU Project Working\\Chisel-for-Fundamental-IC\\src\\main\\scala\\Fundamental_IC.scala 223:7]
    input io_in : UInt<7> @[\\REU Project Working\\Chisel-for-Fundamental-IC\\src\\main\\scala\\Fundamental_IC.scala 224:14]
    output io_out : UInt<3> @[\\REU Project Working\\Chisel-for-Fundamental-IC\\src\\main\\scala\\Fundamental_IC.scala 224:14]

    node _io_out_T = bits(io_in, 3, 0) @[\\REU Project Working\\Chisel-for-Fundamental-IC\\src\\main\\scala\\Fundamental_IC.scala 228:36]
    node _io_out_T_1 = bits(_io_out_T, 1, 0) @[\\REU Project Working\\Chisel-for-Fundamental-IC\\src\\main\\scala\\Fundamental_IC.scala 228:36]
    node _io_out_T_2 = bits(_io_out_T_1, 0, 0) @[\\REU Project Working\\Chisel-for-Fundamental-IC\\src\\main\\scala\\Fundamental_IC.scala 228:36]
    node _io_out_T_3 = bits(_io_out_T_1, 1, 1) @[\\REU Project Working\\Chisel-for-Fundamental-IC\\src\\main\\scala\\Fundamental_IC.scala 228:36]
    node _io_out_T_4 = cat(_io_out_T_2, _io_out_T_3) @[\\REU Project Working\\Chisel-for-Fundamental-IC\\src\\main\\scala\\Fundamental_IC.scala 228:36]
    node _io_out_T_5 = bits(_io_out_T, 3, 2) @[\\REU Project Working\\Chisel-for-Fundamental-IC\\src\\main\\scala\\Fundamental_IC.scala 228:36]
    node _io_out_T_6 = bits(_io_out_T_5, 0, 0) @[\\REU Project Working\\Chisel-for-Fundamental-IC\\src\\main\\scala\\Fundamental_IC.scala 228:36]
    node _io_out_T_7 = bits(_io_out_T_5, 1, 1) @[\\REU Project Working\\Chisel-for-Fundamental-IC\\src\\main\\scala\\Fundamental_IC.scala 228:36]
    node _io_out_T_8 = cat(_io_out_T_6, _io_out_T_7) @[\\REU Project Working\\Chisel-for-Fundamental-IC\\src\\main\\scala\\Fundamental_IC.scala 228:36]
    node _io_out_T_9 = cat(_io_out_T_4, _io_out_T_8) @[\\REU Project Working\\Chisel-for-Fundamental-IC\\src\\main\\scala\\Fundamental_IC.scala 228:36]
    node _io_out_T_10 = bits(io_in, 6, 4) @[\\REU Project Working\\Chisel-for-Fundamental-IC\\src\\main\\scala\\Fundamental_IC.scala 228:36]
    node _io_out_T_11 = bits(_io_out_T_10, 1, 0) @[\\REU Project Working\\Chisel-for-Fundamental-IC\\src\\main\\scala\\Fundamental_IC.scala 228:36]
    node _io_out_T_12 = bits(_io_out_T_11, 0, 0) @[\\REU Project Working\\Chisel-for-Fundamental-IC\\src\\main\\scala\\Fundamental_IC.scala 228:36]
    node _io_out_T_13 = bits(_io_out_T_11, 1, 1) @[\\REU Project Working\\Chisel-for-Fundamental-IC\\src\\main\\scala\\Fundamental_IC.scala 228:36]
    node _io_out_T_14 = cat(_io_out_T_12, _io_out_T_13) @[\\REU Project Working\\Chisel-for-Fundamental-IC\\src\\main\\scala\\Fundamental_IC.scala 228:36]
    node _io_out_T_15 = bits(_io_out_T_10, 2, 2) @[\\REU Project Working\\Chisel-for-Fundamental-IC\\src\\main\\scala\\Fundamental_IC.scala 228:36]
    node _io_out_T_16 = cat(_io_out_T_14, _io_out_T_15) @[\\REU Project Working\\Chisel-for-Fundamental-IC\\src\\main\\scala\\Fundamental_IC.scala 228:36]
    node _io_out_T_17 = cat(_io_out_T_9, _io_out_T_16) @[\\REU Project Working\\Chisel-for-Fundamental-IC\\src\\main\\scala\\Fundamental_IC.scala 228:36]
    node _io_out_T_18 = bits(_io_out_T_17, 0, 0) @[src/main/scala/chisel3/util/OneHot.scala 48:45]
    node _io_out_T_19 = bits(_io_out_T_17, 1, 1) @[src/main/scala/chisel3/util/OneHot.scala 48:45]
    node _io_out_T_20 = bits(_io_out_T_17, 2, 2) @[src/main/scala/chisel3/util/OneHot.scala 48:45]
    node _io_out_T_21 = bits(_io_out_T_17, 3, 3) @[src/main/scala/chisel3/util/OneHot.scala 48:45]
    node _io_out_T_22 = bits(_io_out_T_17, 4, 4) @[src/main/scala/chisel3/util/OneHot.scala 48:45]
    node _io_out_T_23 = bits(_io_out_T_17, 5, 5) @[src/main/scala/chisel3/util/OneHot.scala 48:45]
    node _io_out_T_24 = bits(_io_out_T_17, 6, 6) @[src/main/scala/chisel3/util/OneHot.scala 48:45]
    node _io_out_T_25 = mux(_io_out_T_23, UInt<3>("h5"), UInt<3>("h6")) @[src/main/scala/chisel3/util/Mux.scala 50:70]
    node _io_out_T_26 = mux(_io_out_T_22, UInt<3>("h4"), _io_out_T_25) @[src/main/scala/chisel3/util/Mux.scala 50:70]
    node _io_out_T_27 = mux(_io_out_T_21, UInt<2>("h3"), _io_out_T_26) @[src/main/scala/chisel3/util/Mux.scala 50:70]
    node _io_out_T_28 = mux(_io_out_T_20, UInt<2>("h2"), _io_out_T_27) @[src/main/scala/chisel3/util/Mux.scala 50:70]
    node _io_out_T_29 = mux(_io_out_T_19, UInt<1>("h1"), _io_out_T_28) @[src/main/scala/chisel3/util/Mux.scala 50:70]
    node _io_out_T_30 = mux(_io_out_T_18, UInt<1>("h0"), _io_out_T_29) @[src/main/scala/chisel3/util/Mux.scala 50:70]
    io_out <= _io_out_T_30 @[\\REU Project Working\\Chisel-for-Fundamental-IC\\src\\main\\scala\\Fundamental_IC.scala 228:10]

  module FP4Subtractor : @[\\REU Project Working\\Chisel-for-Fundamental-IC\\src\\main\\scala\\Fundamental_IC.scala 324:7]
    input clock : Clock @[\\REU Project Working\\Chisel-for-Fundamental-IC\\src\\main\\scala\\Fundamental_IC.scala 324:7]
    input reset : UInt<1> @[\\REU Project Working\\Chisel-for-Fundamental-IC\\src\\main\\scala\\Fundamental_IC.scala 324:7]
    input io_a : UInt<6> @[\\REU Project Working\\Chisel-for-Fundamental-IC\\src\\main\\scala\\Fundamental_IC.scala 331:14]
    input io_b : UInt<6> @[\\REU Project Working\\Chisel-for-Fundamental-IC\\src\\main\\scala\\Fundamental_IC.scala 331:14]
    output io_out : UInt<6> @[\\REU Project Working\\Chisel-for-Fundamental-IC\\src\\main\\scala\\Fundamental_IC.scala 331:14]

    inst lzc of LZC @[\\REU Project Working\\Chisel-for-Fundamental-IC\\src\\main\\scala\\Fundamental_IC.scala 368:19]
    node expA = bits(io_a, 5, 4) @[\\REU Project Working\\Chisel-for-Fundamental-IC\\src\\main\\scala\\Fundamental_IC.scala 338:18]
    node manA = bits(io_a, 3, 0) @[\\REU Project Working\\Chisel-for-Fundamental-IC\\src\\main\\scala\\Fundamental_IC.scala 339:18]
    node expB = bits(io_b, 5, 4) @[\\REU Project Working\\Chisel-for-Fundamental-IC\\src\\main\\scala\\Fundamental_IC.scala 340:18]
    node manB = bits(io_b, 3, 0) @[\\REU Project Working\\Chisel-for-Fundamental-IC\\src\\main\\scala\\Fundamental_IC.scala 341:18]
    node manA_ext = cat(UInt<1>("h1"), manA) @[\\REU Project Working\\Chisel-for-Fundamental-IC\\src\\main\\scala\\Fundamental_IC.scala 344:21]
    node manB_ext = cat(UInt<1>("h1"), manB) @[\\REU Project Working\\Chisel-for-Fundamental-IC\\src\\main\\scala\\Fundamental_IC.scala 345:21]
    node _expDiff_T = cvt(expA) @[\\REU Project Working\\Chisel-for-Fundamental-IC\\src\\main\\scala\\Fundamental_IC.scala 348:23]
    node _expDiff_T_1 = cvt(expB) @[\\REU Project Working\\Chisel-for-Fundamental-IC\\src\\main\\scala\\Fundamental_IC.scala 348:35]
    node _expDiff_T_2 = sub(_expDiff_T, _expDiff_T_1) @[\\REU Project Working\\Chisel-for-Fundamental-IC\\src\\main\\scala\\Fundamental_IC.scala 348:28]
    node _expDiff_T_3 = tail(_expDiff_T_2, 1) @[\\REU Project Working\\Chisel-for-Fundamental-IC\\src\\main\\scala\\Fundamental_IC.scala 348:28]
    node expDiff = asSInt(_expDiff_T_3) @[\\REU Project Working\\Chisel-for-Fundamental-IC\\src\\main\\scala\\Fundamental_IC.scala 348:28]
    node _T = geq(expDiff, asSInt(UInt<1>("h0"))) @[\\REU Project Working\\Chisel-for-Fundamental-IC\\src\\main\\scala\\Fundamental_IC.scala 354:16]
    node _alignedManA_T = shl(manA_ext, 2) @[\\REU Project Working\\Chisel-for-Fundamental-IC\\src\\main\\scala\\Fundamental_IC.scala 355:30]
    node _alignedManB_T = shl(manB_ext, 2) @[\\REU Project Working\\Chisel-for-Fundamental-IC\\src\\main\\scala\\Fundamental_IC.scala 356:30]
    node _alignedManB_T_1 = asUInt(expDiff) @[\\REU Project Working\\Chisel-for-Fundamental-IC\\src\\main\\scala\\Fundamental_IC.scala 356:54]
    node _alignedManB_T_2 = dshr(_alignedManB_T, _alignedManB_T_1) @[\\REU Project Working\\Chisel-for-Fundamental-IC\\src\\main\\scala\\Fundamental_IC.scala 356:43]
    node _alignedManA_T_1 = shl(manA_ext, 2) @[\\REU Project Working\\Chisel-for-Fundamental-IC\\src\\main\\scala\\Fundamental_IC.scala 358:30]
    node _alignedManA_T_2 = sub(asSInt(UInt<1>("h0")), expDiff) @[\\REU Project Working\\Chisel-for-Fundamental-IC\\src\\main\\scala\\Fundamental_IC.scala 358:47]
    node _alignedManA_T_3 = tail(_alignedManA_T_2, 1) @[\\REU Project Working\\Chisel-for-Fundamental-IC\\src\\main\\scala\\Fundamental_IC.scala 358:47]
    node _alignedManA_T_4 = asSInt(_alignedManA_T_3) @[\\REU Project Working\\Chisel-for-Fundamental-IC\\src\\main\\scala\\Fundamental_IC.scala 358:47]
    node _alignedManA_T_5 = asUInt(_alignedManA_T_4) @[\\REU Project Working\\Chisel-for-Fundamental-IC\\src\\main\\scala\\Fundamental_IC.scala 358:57]
    node _alignedManA_T_6 = dshr(_alignedManA_T_1, _alignedManA_T_5) @[\\REU Project Working\\Chisel-for-Fundamental-IC\\src\\main\\scala\\Fundamental_IC.scala 358:43]
    node _alignedManB_T_3 = shl(manB_ext, 2) @[\\REU Project Working\\Chisel-for-Fundamental-IC\\src\\main\\scala\\Fundamental_IC.scala 359:30]
    node _GEN_0 = mux(_T, _alignedManA_T, _alignedManA_T_6) @[\\REU Project Working\\Chisel-for-Fundamental-IC\\src\\main\\scala\\Fundamental_IC.scala 354:24 \\REU Project Working\\Chisel-for-Fundamental-IC\\src\\main\\scala\\Fundamental_IC.scala 355:17 \\REU Project Working\\Chisel-for-Fundamental-IC\\src\\main\\scala\\Fundamental_IC.scala 358:17]
    node _GEN_1 = mux(_T, _alignedManB_T_2, _alignedManB_T_3) @[\\REU Project Working\\Chisel-for-Fundamental-IC\\src\\main\\scala\\Fundamental_IC.scala 354:24 \\REU Project Working\\Chisel-for-Fundamental-IC\\src\\main\\scala\\Fundamental_IC.scala 356:17 \\REU Project Working\\Chisel-for-Fundamental-IC\\src\\main\\scala\\Fundamental_IC.scala 359:17]
    node alignedManA = _GEN_0 @[\\REU Project Working\\Chisel-for-Fundamental-IC\\src\\main\\scala\\Fundamental_IC.scala 351:25]
    node alignedManB = _GEN_1 @[\\REU Project Working\\Chisel-for-Fundamental-IC\\src\\main\\scala\\Fundamental_IC.scala 352:25]
    node manAGTmanB = gt(alignedManA, alignedManB) @[\\REU Project Working\\Chisel-for-Fundamental-IC\\src\\main\\scala\\Fundamental_IC.scala 364:32]
    node _subMan_T = sub(alignedManA, alignedManB) @[\\REU Project Working\\Chisel-for-Fundamental-IC\\src\\main\\scala\\Fundamental_IC.scala 365:41]
    node _subMan_T_1 = tail(_subMan_T, 1) @[\\REU Project Working\\Chisel-for-Fundamental-IC\\src\\main\\scala\\Fundamental_IC.scala 365:41]
    node _subMan_T_2 = sub(alignedManB, alignedManA) @[\\REU Project Working\\Chisel-for-Fundamental-IC\\src\\main\\scala\\Fundamental_IC.scala 365:68]
    node _subMan_T_3 = tail(_subMan_T_2, 1) @[\\REU Project Working\\Chisel-for-Fundamental-IC\\src\\main\\scala\\Fundamental_IC.scala 365:68]
    node _subMan_T_4 = mux(manAGTmanB, _subMan_T_1, _subMan_T_3) @[\\REU Project Working\\Chisel-for-Fundamental-IC\\src\\main\\scala\\Fundamental_IC.scala 365:16]
    node subMan = _subMan_T_4 @[\\REU Project Working\\Chisel-for-Fundamental-IC\\src\\main\\scala\\Fundamental_IC.scala 363:20 \\REU Project Working\\Chisel-for-Fundamental-IC\\src\\main\\scala\\Fundamental_IC.scala 365:10]
    node normalizedMan = dshl(subMan, lzc.io_out) @[\\REU Project Working\\Chisel-for-Fundamental-IC\\src\\main\\scala\\Fundamental_IC.scala 374:30]
    node _normExpRaw_T = asSInt(expA) @[\\REU Project Working\\Chisel-for-Fundamental-IC\\src\\main\\scala\\Fundamental_IC.scala 377:41]
    node _normExpRaw_T_1 = asSInt(expB) @[\\REU Project Working\\Chisel-for-Fundamental-IC\\src\\main\\scala\\Fundamental_IC.scala 377:54]
    node _normExpRaw_T_2 = mux(manAGTmanB, _normExpRaw_T, _normExpRaw_T_1) @[\\REU Project Working\\Chisel-for-Fundamental-IC\\src\\main\\scala\\Fundamental_IC.scala 377:23]
    node _normExpRaw_T_3 = asSInt(lzc.io_out) @[\\REU Project Working\\Chisel-for-Fundamental-IC\\src\\main\\scala\\Fundamental_IC.scala 377:76]
    node _normExpRaw_T_4 = sub(_normExpRaw_T_2, _normExpRaw_T_3) @[\\REU Project Working\\Chisel-for-Fundamental-IC\\src\\main\\scala\\Fundamental_IC.scala 377:62]
    node _normExpRaw_T_5 = tail(_normExpRaw_T_4, 1) @[\\REU Project Working\\Chisel-for-Fundamental-IC\\src\\main\\scala\\Fundamental_IC.scala 377:62]
    node normExpRaw = asSInt(_normExpRaw_T_5) @[\\REU Project Working\\Chisel-for-Fundamental-IC\\src\\main\\scala\\Fundamental_IC.scala 377:62]
    node _outExp_T = lt(normExpRaw, asSInt(UInt<1>("h0"))) @[\\REU Project Working\\Chisel-for-Fundamental-IC\\src\\main\\scala\\Fundamental_IC.scala 380:31]
    node _outExp_T_1 = asUInt(normExpRaw) @[\\REU Project Working\\Chisel-for-Fundamental-IC\\src\\main\\scala\\Fundamental_IC.scala 380:54]
    node outExp = mux(_outExp_T, UInt<1>("h0"), _outExp_T_1) @[\\REU Project Working\\Chisel-for-Fundamental-IC\\src\\main\\scala\\Fundamental_IC.scala 380:19]
    node finalMan = bits(normalizedMan, 5, 2) @[\\REU Project Working\\Chisel-for-Fundamental-IC\\src\\main\\scala\\Fundamental_IC.scala 383:31]
    node result = cat(outExp, finalMan) @[\\REU Project Working\\Chisel-for-Fundamental-IC\\src\\main\\scala\\Fundamental_IC.scala 386:19]
    reg pipeRegs_0 : UInt<6>, clock with :
      reset => (UInt<1>("h0"), pipeRegs_0) @[\\REU Project Working\\Chisel-for-Fundamental-IC\\src\\main\\scala\\Fundamental_IC.scala 389:25]
    reg pipeRegs_1 : UInt<6>, clock with :
      reset => (UInt<1>("h0"), pipeRegs_1) @[\\REU Project Working\\Chisel-for-Fundamental-IC\\src\\main\\scala\\Fundamental_IC.scala 389:25]
    reg pipeRegs_2 : UInt<6>, clock with :
      reset => (UInt<1>("h0"), pipeRegs_2) @[\\REU Project Working\\Chisel-for-Fundamental-IC\\src\\main\\scala\\Fundamental_IC.scala 389:25]
    node _pipeRegs_WIRE_0 = UInt<6>("h0") @[\\REU Project Working\\Chisel-for-Fundamental-IC\\src\\main\\scala\\Fundamental_IC.scala 389:33 \\REU Project Working\\Chisel-for-Fundamental-IC\\src\\main\\scala\\Fundamental_IC.scala 389:33]
    node _pipeRegs_WIRE_1 = UInt<6>("h0") @[\\REU Project Working\\Chisel-for-Fundamental-IC\\src\\main\\scala\\Fundamental_IC.scala 389:33 \\REU Project Working\\Chisel-for-Fundamental-IC\\src\\main\\scala\\Fundamental_IC.scala 389:33]
    node _pipeRegs_WIRE_2 = UInt<6>("h0") @[\\REU Project Working\\Chisel-for-Fundamental-IC\\src\\main\\scala\\Fundamental_IC.scala 389:33 \\REU Project Working\\Chisel-for-Fundamental-IC\\src\\main\\scala\\Fundamental_IC.scala 389:33]
    io_out <= pipeRegs_2 @[\\REU Project Working\\Chisel-for-Fundamental-IC\\src\\main\\scala\\Fundamental_IC.scala 394:10]
    lzc.clock <= clock
    lzc.reset <= reset
    lzc.io_in <= subMan @[\\REU Project Working\\Chisel-for-Fundamental-IC\\src\\main\\scala\\Fundamental_IC.scala 369:13]
    pipeRegs_0 <= bits(mux(reset, _pipeRegs_WIRE_0, result), 5, 0) @[\\REU Project Working\\Chisel-for-Fundamental-IC\\src\\main\\scala\\Fundamental_IC.scala 389:25 \\REU Project Working\\Chisel-for-Fundamental-IC\\src\\main\\scala\\Fundamental_IC.scala 389:25 \\REU Project Working\\Chisel-for-Fundamental-IC\\src\\main\\scala\\Fundamental_IC.scala 390:15]
    pipeRegs_1 <= mux(reset, _pipeRegs_WIRE_1, pipeRegs_0) @[\\REU Project Working\\Chisel-for-Fundamental-IC\\src\\main\\scala\\Fundamental_IC.scala 389:25 \\REU Project Working\\Chisel-for-Fundamental-IC\\src\\main\\scala\\Fundamental_IC.scala 389:25 \\REU Project Working\\Chisel-for-Fundamental-IC\\src\\main\\scala\\Fundamental_IC.scala 392:17]
    pipeRegs_2 <= mux(reset, _pipeRegs_WIRE_2, pipeRegs_1) @[\\REU Project Working\\Chisel-for-Fundamental-IC\\src\\main\\scala\\Fundamental_IC.scala 389:25 \\REU Project Working\\Chisel-for-Fundamental-IC\\src\\main\\scala\\Fundamental_IC.scala 389:25 \\REU Project Working\\Chisel-for-Fundamental-IC\\src\\main\\scala\\Fundamental_IC.scala 392:17]

  module LZC_4 : @[\\REU Project Working\\Chisel-for-Fundamental-IC\\src\\main\\scala\\Fundamental_IC.scala 223:7]
    input clock : Clock @[\\REU Project Working\\Chisel-for-Fundamental-IC\\src\\main\\scala\\Fundamental_IC.scala 223:7]
    input reset : UInt<1> @[\\REU Project Working\\Chisel-for-Fundamental-IC\\src\\main\\scala\\Fundamental_IC.scala 223:7]
    input io_in : UInt<8> @[\\REU Project Working\\Chisel-for-Fundamental-IC\\src\\main\\scala\\Fundamental_IC.scala 224:14]
    output io_out : UInt<4> @[\\REU Project Working\\Chisel-for-Fundamental-IC\\src\\main\\scala\\Fundamental_IC.scala 224:14]

    node _io_out_T = shl(UInt<4>("hf"), 4) @[\\REU Project Working\\Chisel-for-Fundamental-IC\\src\\main\\scala\\Fundamental_IC.scala 228:36]
    node _io_out_T_1 = xor(UInt<8>("hff"), _io_out_T) @[\\REU Project Working\\Chisel-for-Fundamental-IC\\src\\main\\scala\\Fundamental_IC.scala 228:36]
    node _io_out_T_2 = shr(io_in, 4) @[\\REU Project Working\\Chisel-for-Fundamental-IC\\src\\main\\scala\\Fundamental_IC.scala 228:36]
    node _io_out_T_3 = and(_io_out_T_2, _io_out_T_1) @[\\REU Project Working\\Chisel-for-Fundamental-IC\\src\\main\\scala\\Fundamental_IC.scala 228:36]
    node _io_out_T_4 = bits(io_in, 3, 0) @[\\REU Project Working\\Chisel-for-Fundamental-IC\\src\\main\\scala\\Fundamental_IC.scala 228:36]
    node _io_out_T_5 = shl(_io_out_T_4, 4) @[\\REU Project Working\\Chisel-for-Fundamental-IC\\src\\main\\scala\\Fundamental_IC.scala 228:36]
    node _io_out_T_6 = not(_io_out_T_1) @[\\REU Project Working\\Chisel-for-Fundamental-IC\\src\\main\\scala\\Fundamental_IC.scala 228:36]
    node _io_out_T_7 = and(_io_out_T_5, _io_out_T_6) @[\\REU Project Working\\Chisel-for-Fundamental-IC\\src\\main\\scala\\Fundamental_IC.scala 228:36]
    node _io_out_T_8 = or(_io_out_T_3, _io_out_T_7) @[\\REU Project Working\\Chisel-for-Fundamental-IC\\src\\main\\scala\\Fundamental_IC.scala 228:36]
    node _io_out_T_9 = bits(_io_out_T_1, 5, 0) @[\\REU Project Working\\Chisel-for-Fundamental-IC\\src\\main\\scala\\Fundamental_IC.scala 228:36]
    node _io_out_T_10 = shl(_io_out_T_9, 2) @[\\REU Project Working\\Chisel-for-Fundamental-IC\\src\\main\\scala\\Fundamental_IC.scala 228:36]
    node _io_out_T_11 = xor(_io_out_T_1, _io_out_T_10) @[\\REU Project Working\\Chisel-for-Fundamental-IC\\src\\main\\scala\\Fundamental_IC.scala 228:36]
    node _io_out_T_12 = shr(_io_out_T_8, 2) @[\\REU Project Working\\Chisel-for-Fundamental-IC\\src\\main\\scala\\Fundamental_IC.scala 228:36]
    node _io_out_T_13 = and(_io_out_T_12, _io_out_T_11) @[\\REU Project Working\\Chisel-for-Fundamental-IC\\src\\main\\scala\\Fundamental_IC.scala 228:36]
    node _io_out_T_14 = bits(_io_out_T_8, 5, 0) @[\\REU Project Working\\Chisel-for-Fundamental-IC\\src\\main\\scala\\Fundamental_IC.scala 228:36]
    node _io_out_T_15 = shl(_io_out_T_14, 2) @[\\REU Project Working\\Chisel-for-Fundamental-IC\\src\\main\\scala\\Fundamental_IC.scala 228:36]
    node _io_out_T_16 = not(_io_out_T_11) @[\\REU Project Working\\Chisel-for-Fundamental-IC\\src\\main\\scala\\Fundamental_IC.scala 228:36]
    node _io_out_T_17 = and(_io_out_T_15, _io_out_T_16) @[\\REU Project Working\\Chisel-for-Fundamental-IC\\src\\main\\scala\\Fundamental_IC.scala 228:36]
    node _io_out_T_18 = or(_io_out_T_13, _io_out_T_17) @[\\REU Project Working\\Chisel-for-Fundamental-IC\\src\\main\\scala\\Fundamental_IC.scala 228:36]
    node _io_out_T_19 = bits(_io_out_T_11, 6, 0) @[\\REU Project Working\\Chisel-for-Fundamental-IC\\src\\main\\scala\\Fundamental_IC.scala 228:36]
    node _io_out_T_20 = shl(_io_out_T_19, 1) @[\\REU Project Working\\Chisel-for-Fundamental-IC\\src\\main\\scala\\Fundamental_IC.scala 228:36]
    node _io_out_T_21 = xor(_io_out_T_11, _io_out_T_20) @[\\REU Project Working\\Chisel-for-Fundamental-IC\\src\\main\\scala\\Fundamental_IC.scala 228:36]
    node _io_out_T_22 = shr(_io_out_T_18, 1) @[\\REU Project Working\\Chisel-for-Fundamental-IC\\src\\main\\scala\\Fundamental_IC.scala 228:36]
    node _io_out_T_23 = and(_io_out_T_22, _io_out_T_21) @[\\REU Project Working\\Chisel-for-Fundamental-IC\\src\\main\\scala\\Fundamental_IC.scala 228:36]
    node _io_out_T_24 = bits(_io_out_T_18, 6, 0) @[\\REU Project Working\\Chisel-for-Fundamental-IC\\src\\main\\scala\\Fundamental_IC.scala 228:36]
    node _io_out_T_25 = shl(_io_out_T_24, 1) @[\\REU Project Working\\Chisel-for-Fundamental-IC\\src\\main\\scala\\Fundamental_IC.scala 228:36]
    node _io_out_T_26 = not(_io_out_T_21) @[\\REU Project Working\\Chisel-for-Fundamental-IC\\src\\main\\scala\\Fundamental_IC.scala 228:36]
    node _io_out_T_27 = and(_io_out_T_25, _io_out_T_26) @[\\REU Project Working\\Chisel-for-Fundamental-IC\\src\\main\\scala\\Fundamental_IC.scala 228:36]
    node _io_out_T_28 = or(_io_out_T_23, _io_out_T_27) @[\\REU Project Working\\Chisel-for-Fundamental-IC\\src\\main\\scala\\Fundamental_IC.scala 228:36]
    node _io_out_T_29 = bits(_io_out_T_28, 0, 0) @[src/main/scala/chisel3/util/OneHot.scala 48:45]
    node _io_out_T_30 = bits(_io_out_T_28, 1, 1) @[src/main/scala/chisel3/util/OneHot.scala 48:45]
    node _io_out_T_31 = bits(_io_out_T_28, 2, 2) @[src/main/scala/chisel3/util/OneHot.scala 48:45]
    node _io_out_T_32 = bits(_io_out_T_28, 3, 3) @[src/main/scala/chisel3/util/OneHot.scala 48:45]
    node _io_out_T_33 = bits(_io_out_T_28, 4, 4) @[src/main/scala/chisel3/util/OneHot.scala 48:45]
    node _io_out_T_34 = bits(_io_out_T_28, 5, 5) @[src/main/scala/chisel3/util/OneHot.scala 48:45]
    node _io_out_T_35 = bits(_io_out_T_28, 6, 6) @[src/main/scala/chisel3/util/OneHot.scala 48:45]
    node _io_out_T_36 = bits(_io_out_T_28, 7, 7) @[src/main/scala/chisel3/util/OneHot.scala 48:45]
    node _io_out_T_37 = mux(_io_out_T_35, UInt<3>("h6"), UInt<3>("h7")) @[src/main/scala/chisel3/util/Mux.scala 50:70]
    node _io_out_T_38 = mux(_io_out_T_34, UInt<3>("h5"), _io_out_T_37) @[src/main/scala/chisel3/util/Mux.scala 50:70]
    node _io_out_T_39 = mux(_io_out_T_33, UInt<3>("h4"), _io_out_T_38) @[src/main/scala/chisel3/util/Mux.scala 50:70]
    node _io_out_T_40 = mux(_io_out_T_32, UInt<2>("h3"), _io_out_T_39) @[src/main/scala/chisel3/util/Mux.scala 50:70]
    node _io_out_T_41 = mux(_io_out_T_31, UInt<2>("h2"), _io_out_T_40) @[src/main/scala/chisel3/util/Mux.scala 50:70]
    node _io_out_T_42 = mux(_io_out_T_30, UInt<1>("h1"), _io_out_T_41) @[src/main/scala/chisel3/util/Mux.scala 50:70]
    node _io_out_T_43 = mux(_io_out_T_29, UInt<1>("h0"), _io_out_T_42) @[src/main/scala/chisel3/util/Mux.scala 50:70]
    io_out <= pad(_io_out_T_43, 4) @[\\REU Project Working\\Chisel-for-Fundamental-IC\\src\\main\\scala\\Fundamental_IC.scala 228:10]

  module FP4Adder : @[\\REU Project Working\\Chisel-for-Fundamental-IC\\src\\main\\scala\\Fundamental_IC.scala 242:7]
    input clock : Clock @[\\REU Project Working\\Chisel-for-Fundamental-IC\\src\\main\\scala\\Fundamental_IC.scala 242:7]
    input reset : UInt<1> @[\\REU Project Working\\Chisel-for-Fundamental-IC\\src\\main\\scala\\Fundamental_IC.scala 242:7]
    input io_a : UInt<6> @[\\REU Project Working\\Chisel-for-Fundamental-IC\\src\\main\\scala\\Fundamental_IC.scala 249:14]
    input io_b : UInt<6> @[\\REU Project Working\\Chisel-for-Fundamental-IC\\src\\main\\scala\\Fundamental_IC.scala 249:14]
    output io_out : UInt<6> @[\\REU Project Working\\Chisel-for-Fundamental-IC\\src\\main\\scala\\Fundamental_IC.scala 249:14]

    inst lzc of LZC_4 @[\\REU Project Working\\Chisel-for-Fundamental-IC\\src\\main\\scala\\Fundamental_IC.scala 285:19]
    node expA = bits(io_a, 5, 4) @[\\REU Project Working\\Chisel-for-Fundamental-IC\\src\\main\\scala\\Fundamental_IC.scala 256:18]
    node manA = bits(io_a, 3, 0) @[\\REU Project Working\\Chisel-for-Fundamental-IC\\src\\main\\scala\\Fundamental_IC.scala 257:18]
    node expB = bits(io_b, 5, 4) @[\\REU Project Working\\Chisel-for-Fundamental-IC\\src\\main\\scala\\Fundamental_IC.scala 258:18]
    node manB = bits(io_b, 3, 0) @[\\REU Project Working\\Chisel-for-Fundamental-IC\\src\\main\\scala\\Fundamental_IC.scala 259:18]
    node manA_ext = cat(UInt<1>("h1"), manA) @[\\REU Project Working\\Chisel-for-Fundamental-IC\\src\\main\\scala\\Fundamental_IC.scala 262:21]
    node manB_ext = cat(UInt<1>("h1"), manB) @[\\REU Project Working\\Chisel-for-Fundamental-IC\\src\\main\\scala\\Fundamental_IC.scala 263:21]
    node _expDiff_T = cvt(expA) @[\\REU Project Working\\Chisel-for-Fundamental-IC\\src\\main\\scala\\Fundamental_IC.scala 266:23]
    node _expDiff_T_1 = cvt(expB) @[\\REU Project Working\\Chisel-for-Fundamental-IC\\src\\main\\scala\\Fundamental_IC.scala 266:35]
    node _expDiff_T_2 = sub(_expDiff_T, _expDiff_T_1) @[\\REU Project Working\\Chisel-for-Fundamental-IC\\src\\main\\scala\\Fundamental_IC.scala 266:28]
    node _expDiff_T_3 = tail(_expDiff_T_2, 1) @[\\REU Project Working\\Chisel-for-Fundamental-IC\\src\\main\\scala\\Fundamental_IC.scala 266:28]
    node expDiff = asSInt(_expDiff_T_3) @[\\REU Project Working\\Chisel-for-Fundamental-IC\\src\\main\\scala\\Fundamental_IC.scala 266:28]
    node _T = geq(expDiff, asSInt(UInt<1>("h0"))) @[\\REU Project Working\\Chisel-for-Fundamental-IC\\src\\main\\scala\\Fundamental_IC.scala 272:16]
    node _alignedManA_T = shl(manA_ext, 2) @[\\REU Project Working\\Chisel-for-Fundamental-IC\\src\\main\\scala\\Fundamental_IC.scala 273:30]
    node _alignedManB_T = shl(manB_ext, 2) @[\\REU Project Working\\Chisel-for-Fundamental-IC\\src\\main\\scala\\Fundamental_IC.scala 274:30]
    node _alignedManB_T_1 = asUInt(expDiff) @[\\REU Project Working\\Chisel-for-Fundamental-IC\\src\\main\\scala\\Fundamental_IC.scala 274:54]
    node _alignedManB_T_2 = dshr(_alignedManB_T, _alignedManB_T_1) @[\\REU Project Working\\Chisel-for-Fundamental-IC\\src\\main\\scala\\Fundamental_IC.scala 274:43]
    node _alignedManA_T_1 = shl(manA_ext, 2) @[\\REU Project Working\\Chisel-for-Fundamental-IC\\src\\main\\scala\\Fundamental_IC.scala 276:30]
    node _alignedManA_T_2 = sub(asSInt(UInt<1>("h0")), expDiff) @[\\REU Project Working\\Chisel-for-Fundamental-IC\\src\\main\\scala\\Fundamental_IC.scala 276:47]
    node _alignedManA_T_3 = tail(_alignedManA_T_2, 1) @[\\REU Project Working\\Chisel-for-Fundamental-IC\\src\\main\\scala\\Fundamental_IC.scala 276:47]
    node _alignedManA_T_4 = asSInt(_alignedManA_T_3) @[\\REU Project Working\\Chisel-for-Fundamental-IC\\src\\main\\scala\\Fundamental_IC.scala 276:47]
    node _alignedManA_T_5 = asUInt(_alignedManA_T_4) @[\\REU Project Working\\Chisel-for-Fundamental-IC\\src\\main\\scala\\Fundamental_IC.scala 276:57]
    node _alignedManA_T_6 = dshr(_alignedManA_T_1, _alignedManA_T_5) @[\\REU Project Working\\Chisel-for-Fundamental-IC\\src\\main\\scala\\Fundamental_IC.scala 276:43]
    node _alignedManB_T_3 = shl(manB_ext, 2) @[\\REU Project Working\\Chisel-for-Fundamental-IC\\src\\main\\scala\\Fundamental_IC.scala 277:30]
    node _GEN_0 = mux(_T, _alignedManA_T, _alignedManA_T_6) @[\\REU Project Working\\Chisel-for-Fundamental-IC\\src\\main\\scala\\Fundamental_IC.scala 272:24 \\REU Project Working\\Chisel-for-Fundamental-IC\\src\\main\\scala\\Fundamental_IC.scala 273:17 \\REU Project Working\\Chisel-for-Fundamental-IC\\src\\main\\scala\\Fundamental_IC.scala 276:17]
    node _GEN_1 = mux(_T, _alignedManB_T_2, _alignedManB_T_3) @[\\REU Project Working\\Chisel-for-Fundamental-IC\\src\\main\\scala\\Fundamental_IC.scala 272:24 \\REU Project Working\\Chisel-for-Fundamental-IC\\src\\main\\scala\\Fundamental_IC.scala 274:17 \\REU Project Working\\Chisel-for-Fundamental-IC\\src\\main\\scala\\Fundamental_IC.scala 277:17]
    node alignedManA = _GEN_0 @[\\REU Project Working\\Chisel-for-Fundamental-IC\\src\\main\\scala\\Fundamental_IC.scala 269:25]
    node alignedManB = _GEN_1 @[\\REU Project Working\\Chisel-for-Fundamental-IC\\src\\main\\scala\\Fundamental_IC.scala 270:25]
    node _sumRaw_T = add(alignedManA, alignedManB) @[\\REU Project Working\\Chisel-for-Fundamental-IC\\src\\main\\scala\\Fundamental_IC.scala 282:25]
    node sumRaw = _sumRaw_T @[\\REU Project Working\\Chisel-for-Fundamental-IC\\src\\main\\scala\\Fundamental_IC.scala 281:20 \\REU Project Working\\Chisel-for-Fundamental-IC\\src\\main\\scala\\Fundamental_IC.scala 282:10]
    node _lzc_io_in_T = bits(sumRaw, 7, 0) @[\\REU Project Working\\Chisel-for-Fundamental-IC\\src\\main\\scala\\Fundamental_IC.scala 286:23]
    node _lzc_io_in_T_1 = not(_lzc_io_in_T) @[\\REU Project Working\\Chisel-for-Fundamental-IC\\src\\main\\scala\\Fundamental_IC.scala 286:16]
    node _T_1 = bits(sumRaw, 7, 7) @[\\REU Project Working\\Chisel-for-Fundamental-IC\\src\\main\\scala\\Fundamental_IC.scala 293:14]
    node _T_2 = eq(_T_1, UInt<1>("h1")) @[\\REU Project Working\\Chisel-for-Fundamental-IC\\src\\main\\scala\\Fundamental_IC.scala 293:29]
    node _normalizedSum_T = shr(sumRaw, 1) @[\\REU Project Working\\Chisel-for-Fundamental-IC\\src\\main\\scala\\Fundamental_IC.scala 295:29]
    node _normExp_T = geq(expDiff, asSInt(UInt<1>("h0"))) @[\\REU Project Working\\Chisel-for-Fundamental-IC\\src\\main\\scala\\Fundamental_IC.scala 296:29]
    node _normExp_T_1 = mux(_normExp_T, expA, expB) @[\\REU Project Working\\Chisel-for-Fundamental-IC\\src\\main\\scala\\Fundamental_IC.scala 296:20]
    node _normExp_T_2 = asSInt(_normExp_T_1) @[\\REU Project Working\\Chisel-for-Fundamental-IC\\src\\main\\scala\\Fundamental_IC.scala 296:49]
    node _normExp_T_3 = add(_normExp_T_2, asSInt(UInt<2>("h1"))) @[\\REU Project Working\\Chisel-for-Fundamental-IC\\src\\main\\scala\\Fundamental_IC.scala 296:56]
    node _normExp_T_4 = tail(_normExp_T_3, 1) @[\\REU Project Working\\Chisel-for-Fundamental-IC\\src\\main\\scala\\Fundamental_IC.scala 296:56]
    node _normExp_T_5 = asSInt(_normExp_T_4) @[\\REU Project Working\\Chisel-for-Fundamental-IC\\src\\main\\scala\\Fundamental_IC.scala 296:56]
    node _normalizedSum_T_1 = dshl(sumRaw, lzc.io_out) @[\\REU Project Working\\Chisel-for-Fundamental-IC\\src\\main\\scala\\Fundamental_IC.scala 299:29]
    node _normExp_T_6 = geq(expDiff, asSInt(UInt<1>("h0"))) @[\\REU Project Working\\Chisel-for-Fundamental-IC\\src\\main\\scala\\Fundamental_IC.scala 300:29]
    node _normExp_T_7 = mux(_normExp_T_6, expA, expB) @[\\REU Project Working\\Chisel-for-Fundamental-IC\\src\\main\\scala\\Fundamental_IC.scala 300:20]
    node _normExp_T_8 = asSInt(_normExp_T_7) @[\\REU Project Working\\Chisel-for-Fundamental-IC\\src\\main\\scala\\Fundamental_IC.scala 300:49]
    node _normExp_T_9 = asSInt(lzc.io_out) @[\\REU Project Working\\Chisel-for-Fundamental-IC\\src\\main\\scala\\Fundamental_IC.scala 300:70]
    node _normExp_T_10 = sub(_normExp_T_8, _normExp_T_9) @[\\REU Project Working\\Chisel-for-Fundamental-IC\\src\\main\\scala\\Fundamental_IC.scala 300:56]
    node _normExp_T_11 = tail(_normExp_T_10, 1) @[\\REU Project Working\\Chisel-for-Fundamental-IC\\src\\main\\scala\\Fundamental_IC.scala 300:56]
    node _normExp_T_12 = asSInt(_normExp_T_11) @[\\REU Project Working\\Chisel-for-Fundamental-IC\\src\\main\\scala\\Fundamental_IC.scala 300:56]
    node _GEN_2 = mux(_T_2, _normalizedSum_T, _normalizedSum_T_1) @[\\REU Project Working\\Chisel-for-Fundamental-IC\\src\\main\\scala\\Fundamental_IC.scala 293:38 \\REU Project Working\\Chisel-for-Fundamental-IC\\src\\main\\scala\\Fundamental_IC.scala 295:19 \\REU Project Working\\Chisel-for-Fundamental-IC\\src\\main\\scala\\Fundamental_IC.scala 299:19]
    node _GEN_3 = mux(_T_2, _normExp_T_5, _normExp_T_12) @[\\REU Project Working\\Chisel-for-Fundamental-IC\\src\\main\\scala\\Fundamental_IC.scala 293:38 \\REU Project Working\\Chisel-for-Fundamental-IC\\src\\main\\scala\\Fundamental_IC.scala 296:13 \\REU Project Working\\Chisel-for-Fundamental-IC\\src\\main\\scala\\Fundamental_IC.scala 300:13]
    node normExp = asSInt(bits(_GEN_3, 2, 0)) @[\\REU Project Working\\Chisel-for-Fundamental-IC\\src\\main\\scala\\Fundamental_IC.scala 291:21]
    node _outExp_T = lt(normExp, asSInt(UInt<1>("h0"))) @[\\REU Project Working\\Chisel-for-Fundamental-IC\\src\\main\\scala\\Fundamental_IC.scala 304:28]
    node _outExp_T_1 = asUInt(normExp) @[\\REU Project Working\\Chisel-for-Fundamental-IC\\src\\main\\scala\\Fundamental_IC.scala 304:48]
    node outExp = mux(_outExp_T, UInt<1>("h0"), _outExp_T_1) @[\\REU Project Working\\Chisel-for-Fundamental-IC\\src\\main\\scala\\Fundamental_IC.scala 304:19]
    node normalizedSum = bits(_GEN_2, 6, 0) @[\\REU Project Working\\Chisel-for-Fundamental-IC\\src\\main\\scala\\Fundamental_IC.scala 290:27]
    node finalMan = bits(normalizedSum, 6, 2) @[\\REU Project Working\\Chisel-for-Fundamental-IC\\src\\main\\scala\\Fundamental_IC.scala 307:31]
    node result = cat(outExp, finalMan) @[\\REU Project Working\\Chisel-for-Fundamental-IC\\src\\main\\scala\\Fundamental_IC.scala 310:19]
    reg pipeRegs_0 : UInt<6>, clock with :
      reset => (UInt<1>("h0"), pipeRegs_0) @[\\REU Project Working\\Chisel-for-Fundamental-IC\\src\\main\\scala\\Fundamental_IC.scala 313:25]
    reg pipeRegs_1 : UInt<6>, clock with :
      reset => (UInt<1>("h0"), pipeRegs_1) @[\\REU Project Working\\Chisel-for-Fundamental-IC\\src\\main\\scala\\Fundamental_IC.scala 313:25]
    reg pipeRegs_2 : UInt<6>, clock with :
      reset => (UInt<1>("h0"), pipeRegs_2) @[\\REU Project Working\\Chisel-for-Fundamental-IC\\src\\main\\scala\\Fundamental_IC.scala 313:25]
    node _pipeRegs_WIRE_0 = UInt<6>("h0") @[\\REU Project Working\\Chisel-for-Fundamental-IC\\src\\main\\scala\\Fundamental_IC.scala 313:33 \\REU Project Working\\Chisel-for-Fundamental-IC\\src\\main\\scala\\Fundamental_IC.scala 313:33]
    node _pipeRegs_WIRE_1 = UInt<6>("h0") @[\\REU Project Working\\Chisel-for-Fundamental-IC\\src\\main\\scala\\Fundamental_IC.scala 313:33 \\REU Project Working\\Chisel-for-Fundamental-IC\\src\\main\\scala\\Fundamental_IC.scala 313:33]
    node _pipeRegs_WIRE_2 = UInt<6>("h0") @[\\REU Project Working\\Chisel-for-Fundamental-IC\\src\\main\\scala\\Fundamental_IC.scala 313:33 \\REU Project Working\\Chisel-for-Fundamental-IC\\src\\main\\scala\\Fundamental_IC.scala 313:33]
    io_out <= pipeRegs_2 @[\\REU Project Working\\Chisel-for-Fundamental-IC\\src\\main\\scala\\Fundamental_IC.scala 318:10]
    lzc.clock <= clock
    lzc.reset <= reset
    lzc.io_in <= _lzc_io_in_T_1 @[\\REU Project Working\\Chisel-for-Fundamental-IC\\src\\main\\scala\\Fundamental_IC.scala 286:13]
    pipeRegs_0 <= bits(mux(reset, _pipeRegs_WIRE_0, result), 5, 0) @[\\REU Project Working\\Chisel-for-Fundamental-IC\\src\\main\\scala\\Fundamental_IC.scala 313:25 \\REU Project Working\\Chisel-for-Fundamental-IC\\src\\main\\scala\\Fundamental_IC.scala 313:25 \\REU Project Working\\Chisel-for-Fundamental-IC\\src\\main\\scala\\Fundamental_IC.scala 314:15]
    pipeRegs_1 <= mux(reset, _pipeRegs_WIRE_1, pipeRegs_0) @[\\REU Project Working\\Chisel-for-Fundamental-IC\\src\\main\\scala\\Fundamental_IC.scala 313:25 \\REU Project Working\\Chisel-for-Fundamental-IC\\src\\main\\scala\\Fundamental_IC.scala 313:25 \\REU Project Working\\Chisel-for-Fundamental-IC\\src\\main\\scala\\Fundamental_IC.scala 316:17]
    pipeRegs_2 <= mux(reset, _pipeRegs_WIRE_2, pipeRegs_1) @[\\REU Project Working\\Chisel-for-Fundamental-IC\\src\\main\\scala\\Fundamental_IC.scala 313:25 \\REU Project Working\\Chisel-for-Fundamental-IC\\src\\main\\scala\\Fundamental_IC.scala 313:25 \\REU Project Working\\Chisel-for-Fundamental-IC\\src\\main\\scala\\Fundamental_IC.scala 316:17]

  module SAD : @[\\REU Project Working\\Chisel-for-Fundamental-IC\\src\\main\\scala\\Fundamental_IC.scala 401:7]
    input clock : Clock @[\\REU Project Working\\Chisel-for-Fundamental-IC\\src\\main\\scala\\Fundamental_IC.scala 401:7]
    input reset : UInt<1> @[\\REU Project Working\\Chisel-for-Fundamental-IC\\src\\main\\scala\\Fundamental_IC.scala 401:7]
    input io_inA : UInt<24> @[\\REU Project Working\\Chisel-for-Fundamental-IC\\src\\main\\scala\\Fundamental_IC.scala 402:14]
    input io_inB : UInt<24> @[\\REU Project Working\\Chisel-for-Fundamental-IC\\src\\main\\scala\\Fundamental_IC.scala 402:14]
    input io_valid : UInt<1> @[\\REU Project Working\\Chisel-for-Fundamental-IC\\src\\main\\scala\\Fundamental_IC.scala 402:14]
    output io_out : UInt<6> @[\\REU Project Working\\Chisel-for-Fundamental-IC\\src\\main\\scala\\Fundamental_IC.scala 402:14]
    output io_valid_out : UInt<1> @[\\REU Project Working\\Chisel-for-Fundamental-IC\\src\\main\\scala\\Fundamental_IC.scala 402:14]

    inst subtractors_0 of FP4Subtractor @[\\REU Project Working\\Chisel-for-Fundamental-IC\\src\\main\\scala\\Fundamental_IC.scala 420:39]
    inst subtractors_1 of FP4Subtractor @[\\REU Project Working\\Chisel-for-Fundamental-IC\\src\\main\\scala\\Fundamental_IC.scala 420:39]
    inst subtractors_2 of FP4Subtractor @[\\REU Project Working\\Chisel-for-Fundamental-IC\\src\\main\\scala\\Fundamental_IC.scala 420:39]
    inst subtractors_3 of FP4Subtractor @[\\REU Project Working\\Chisel-for-Fundamental-IC\\src\\main\\scala\\Fundamental_IC.scala 420:39]
    inst adder01 of FP4Adder @[\\REU Project Working\\Chisel-for-Fundamental-IC\\src\\main\\scala\\Fundamental_IC.scala 428:23]
    inst adder23 of FP4Adder @[\\REU Project Working\\Chisel-for-Fundamental-IC\\src\\main\\scala\\Fundamental_IC.scala 429:23]
    inst adderFinal of FP4Adder @[\\REU Project Working\\Chisel-for-Fundamental-IC\\src\\main\\scala\\Fundamental_IC.scala 436:26]
    node _aVec_0_T = bits(io_inA, 5, 0) @[\\REU Project Working\\Chisel-for-Fundamental-IC\\src\\main\\scala\\Fundamental_IC.scala 414:22]
    node _bVec_0_T = bits(io_inB, 5, 0) @[\\REU Project Working\\Chisel-for-Fundamental-IC\\src\\main\\scala\\Fundamental_IC.scala 415:22]
    node _aVec_1_T = bits(io_inA, 11, 6) @[\\REU Project Working\\Chisel-for-Fundamental-IC\\src\\main\\scala\\Fundamental_IC.scala 414:22]
    node _bVec_1_T = bits(io_inB, 11, 6) @[\\REU Project Working\\Chisel-for-Fundamental-IC\\src\\main\\scala\\Fundamental_IC.scala 415:22]
    node _aVec_2_T = bits(io_inA, 17, 12) @[\\REU Project Working\\Chisel-for-Fundamental-IC\\src\\main\\scala\\Fundamental_IC.scala 414:22]
    node _bVec_2_T = bits(io_inB, 17, 12) @[\\REU Project Working\\Chisel-for-Fundamental-IC\\src\\main\\scala\\Fundamental_IC.scala 415:22]
    node _aVec_3_T = bits(io_inA, 23, 18) @[\\REU Project Working\\Chisel-for-Fundamental-IC\\src\\main\\scala\\Fundamental_IC.scala 414:22]
    node _bVec_3_T = bits(io_inB, 23, 18) @[\\REU Project Working\\Chisel-for-Fundamental-IC\\src\\main\\scala\\Fundamental_IC.scala 415:22]
    reg io_out_r : UInt<6>, clock with :
      reset => (UInt<1>("h0"), io_out_r) @[\\REU Project Working\\Chisel-for-Fundamental-IC\\src\\main\\scala\\Fundamental_IC.scala 441:26]
    node _GEN_0 = mux(UInt<1>("h1"), adderFinal.io_out, io_out_r) @[\\REU Project Working\\Chisel-for-Fundamental-IC\\src\\main\\scala\\Fundamental_IC.scala 441:26 \\REU Project Working\\Chisel-for-Fundamental-IC\\src\\main\\scala\\Fundamental_IC.scala 441:26 \\REU Project Working\\Chisel-for-Fundamental-IC\\src\\main\\scala\\Fundamental_IC.scala 441:26]
    reg io_out_r_1 : UInt<6>, clock with :
      reset => (UInt<1>("h0"), io_out_r_1) @[\\REU Project Working\\Chisel-for-Fundamental-IC\\src\\main\\scala\\Fundamental_IC.scala 441:26]
    node _GEN_1 = mux(UInt<1>("h1"), io_out_r, io_out_r_1) @[\\REU Project Working\\Chisel-for-Fundamental-IC\\src\\main\\scala\\Fundamental_IC.scala 441:26 \\REU Project Working\\Chisel-for-Fundamental-IC\\src\\main\\scala\\Fundamental_IC.scala 441:26 \\REU Project Working\\Chisel-for-Fundamental-IC\\src\\main\\scala\\Fundamental_IC.scala 441:26]
    reg io_out_r_2 : UInt<6>, clock with :
      reset => (UInt<1>("h0"), io_out_r_2) @[\\REU Project Working\\Chisel-for-Fundamental-IC\\src\\main\\scala\\Fundamental_IC.scala 441:26]
    node _GEN_2 = mux(UInt<1>("h1"), io_out_r_1, io_out_r_2) @[\\REU Project Working\\Chisel-for-Fundamental-IC\\src\\main\\scala\\Fundamental_IC.scala 441:26 \\REU Project Working\\Chisel-for-Fundamental-IC\\src\\main\\scala\\Fundamental_IC.scala 441:26 \\REU Project Working\\Chisel-for-Fundamental-IC\\src\\main\\scala\\Fundamental_IC.scala 441:26]
    reg io_out_r_3 : UInt<6>, clock with :
      reset => (UInt<1>("h0"), io_out_r_3) @[\\REU Project Working\\Chisel-for-Fundamental-IC\\src\\main\\scala\\Fundamental_IC.scala 441:26]
    node _GEN_3 = mux(UInt<1>("h1"), io_out_r_2, io_out_r_3) @[\\REU Project Working\\Chisel-for-Fundamental-IC\\src\\main\\scala\\Fundamental_IC.scala 441:26 \\REU Project Working\\Chisel-for-Fundamental-IC\\src\\main\\scala\\Fundamental_IC.scala 441:26 \\REU Project Working\\Chisel-for-Fundamental-IC\\src\\main\\scala\\Fundamental_IC.scala 441:26]
    reg io_out_r_4 : UInt<6>, clock with :
      reset => (UInt<1>("h0"), io_out_r_4) @[\\REU Project Working\\Chisel-for-Fundamental-IC\\src\\main\\scala\\Fundamental_IC.scala 441:26]
    node _GEN_4 = mux(UInt<1>("h1"), io_out_r_3, io_out_r_4) @[\\REU Project Working\\Chisel-for-Fundamental-IC\\src\\main\\scala\\Fundamental_IC.scala 441:26 \\REU Project Working\\Chisel-for-Fundamental-IC\\src\\main\\scala\\Fundamental_IC.scala 441:26 \\REU Project Working\\Chisel-for-Fundamental-IC\\src\\main\\scala\\Fundamental_IC.scala 441:26]
    reg io_out_r_5 : UInt<6>, clock with :
      reset => (UInt<1>("h0"), io_out_r_5) @[\\REU Project Working\\Chisel-for-Fundamental-IC\\src\\main\\scala\\Fundamental_IC.scala 441:26]
    node _GEN_5 = mux(UInt<1>("h1"), io_out_r_4, io_out_r_5) @[\\REU Project Working\\Chisel-for-Fundamental-IC\\src\\main\\scala\\Fundamental_IC.scala 441:26 \\REU Project Working\\Chisel-for-Fundamental-IC\\src\\main\\scala\\Fundamental_IC.scala 441:26 \\REU Project Working\\Chisel-for-Fundamental-IC\\src\\main\\scala\\Fundamental_IC.scala 441:26]
    reg io_out_r_6 : UInt<6>, clock with :
      reset => (UInt<1>("h0"), io_out_r_6) @[\\REU Project Working\\Chisel-for-Fundamental-IC\\src\\main\\scala\\Fundamental_IC.scala 441:26]
    node _GEN_6 = mux(UInt<1>("h1"), io_out_r_5, io_out_r_6) @[\\REU Project Working\\Chisel-for-Fundamental-IC\\src\\main\\scala\\Fundamental_IC.scala 441:26 \\REU Project Working\\Chisel-for-Fundamental-IC\\src\\main\\scala\\Fundamental_IC.scala 441:26 \\REU Project Working\\Chisel-for-Fundamental-IC\\src\\main\\scala\\Fundamental_IC.scala 441:26]
    reg io_out_r_7 : UInt<6>, clock with :
      reset => (UInt<1>("h0"), io_out_r_7) @[\\REU Project Working\\Chisel-for-Fundamental-IC\\src\\main\\scala\\Fundamental_IC.scala 441:26]
    node _GEN_7 = mux(UInt<1>("h1"), io_out_r_6, io_out_r_7) @[\\REU Project Working\\Chisel-for-Fundamental-IC\\src\\main\\scala\\Fundamental_IC.scala 441:26 \\REU Project Working\\Chisel-for-Fundamental-IC\\src\\main\\scala\\Fundamental_IC.scala 441:26 \\REU Project Working\\Chisel-for-Fundamental-IC\\src\\main\\scala\\Fundamental_IC.scala 441:26]
    reg io_out_r_8 : UInt<6>, clock with :
      reset => (UInt<1>("h0"), io_out_r_8) @[\\REU Project Working\\Chisel-for-Fundamental-IC\\src\\main\\scala\\Fundamental_IC.scala 441:26]
    node _GEN_8 = mux(UInt<1>("h1"), io_out_r_7, io_out_r_8) @[\\REU Project Working\\Chisel-for-Fundamental-IC\\src\\main\\scala\\Fundamental_IC.scala 441:26 \\REU Project Working\\Chisel-for-Fundamental-IC\\src\\main\\scala\\Fundamental_IC.scala 441:26 \\REU Project Working\\Chisel-for-Fundamental-IC\\src\\main\\scala\\Fundamental_IC.scala 441:26]
    reg io_valid_out_r : UInt<1>, clock with :
      reset => (UInt<1>("h0"), io_valid_out_r) @[\\REU Project Working\\Chisel-for-Fundamental-IC\\src\\main\\scala\\Fundamental_IC.scala 444:32]
    node _GEN_9 = mux(UInt<1>("h1"), io_valid, io_valid_out_r) @[\\REU Project Working\\Chisel-for-Fundamental-IC\\src\\main\\scala\\Fundamental_IC.scala 444:32 \\REU Project Working\\Chisel-for-Fundamental-IC\\src\\main\\scala\\Fundamental_IC.scala 444:32 \\REU Project Working\\Chisel-for-Fundamental-IC\\src\\main\\scala\\Fundamental_IC.scala 444:32]
    reg io_valid_out_r_1 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), io_valid_out_r_1) @[\\REU Project Working\\Chisel-for-Fundamental-IC\\src\\main\\scala\\Fundamental_IC.scala 444:32]
    node _GEN_10 = mux(UInt<1>("h1"), io_valid_out_r, io_valid_out_r_1) @[\\REU Project Working\\Chisel-for-Fundamental-IC\\src\\main\\scala\\Fundamental_IC.scala 444:32 \\REU Project Working\\Chisel-for-Fundamental-IC\\src\\main\\scala\\Fundamental_IC.scala 444:32 \\REU Project Working\\Chisel-for-Fundamental-IC\\src\\main\\scala\\Fundamental_IC.scala 444:32]
    reg io_valid_out_r_2 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), io_valid_out_r_2) @[\\REU Project Working\\Chisel-for-Fundamental-IC\\src\\main\\scala\\Fundamental_IC.scala 444:32]
    node _GEN_11 = mux(UInt<1>("h1"), io_valid_out_r_1, io_valid_out_r_2) @[\\REU Project Working\\Chisel-for-Fundamental-IC\\src\\main\\scala\\Fundamental_IC.scala 444:32 \\REU Project Working\\Chisel-for-Fundamental-IC\\src\\main\\scala\\Fundamental_IC.scala 444:32 \\REU Project Working\\Chisel-for-Fundamental-IC\\src\\main\\scala\\Fundamental_IC.scala 444:32]
    reg io_valid_out_r_3 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), io_valid_out_r_3) @[\\REU Project Working\\Chisel-for-Fundamental-IC\\src\\main\\scala\\Fundamental_IC.scala 444:32]
    node _GEN_12 = mux(UInt<1>("h1"), io_valid_out_r_2, io_valid_out_r_3) @[\\REU Project Working\\Chisel-for-Fundamental-IC\\src\\main\\scala\\Fundamental_IC.scala 444:32 \\REU Project Working\\Chisel-for-Fundamental-IC\\src\\main\\scala\\Fundamental_IC.scala 444:32 \\REU Project Working\\Chisel-for-Fundamental-IC\\src\\main\\scala\\Fundamental_IC.scala 444:32]
    reg io_valid_out_r_4 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), io_valid_out_r_4) @[\\REU Project Working\\Chisel-for-Fundamental-IC\\src\\main\\scala\\Fundamental_IC.scala 444:32]
    node _GEN_13 = mux(UInt<1>("h1"), io_valid_out_r_3, io_valid_out_r_4) @[\\REU Project Working\\Chisel-for-Fundamental-IC\\src\\main\\scala\\Fundamental_IC.scala 444:32 \\REU Project Working\\Chisel-for-Fundamental-IC\\src\\main\\scala\\Fundamental_IC.scala 444:32 \\REU Project Working\\Chisel-for-Fundamental-IC\\src\\main\\scala\\Fundamental_IC.scala 444:32]
    reg io_valid_out_r_5 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), io_valid_out_r_5) @[\\REU Project Working\\Chisel-for-Fundamental-IC\\src\\main\\scala\\Fundamental_IC.scala 444:32]
    node _GEN_14 = mux(UInt<1>("h1"), io_valid_out_r_4, io_valid_out_r_5) @[\\REU Project Working\\Chisel-for-Fundamental-IC\\src\\main\\scala\\Fundamental_IC.scala 444:32 \\REU Project Working\\Chisel-for-Fundamental-IC\\src\\main\\scala\\Fundamental_IC.scala 444:32 \\REU Project Working\\Chisel-for-Fundamental-IC\\src\\main\\scala\\Fundamental_IC.scala 444:32]
    reg io_valid_out_r_6 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), io_valid_out_r_6) @[\\REU Project Working\\Chisel-for-Fundamental-IC\\src\\main\\scala\\Fundamental_IC.scala 444:32]
    node _GEN_15 = mux(UInt<1>("h1"), io_valid_out_r_5, io_valid_out_r_6) @[\\REU Project Working\\Chisel-for-Fundamental-IC\\src\\main\\scala\\Fundamental_IC.scala 444:32 \\REU Project Working\\Chisel-for-Fundamental-IC\\src\\main\\scala\\Fundamental_IC.scala 444:32 \\REU Project Working\\Chisel-for-Fundamental-IC\\src\\main\\scala\\Fundamental_IC.scala 444:32]
    reg io_valid_out_r_7 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), io_valid_out_r_7) @[\\REU Project Working\\Chisel-for-Fundamental-IC\\src\\main\\scala\\Fundamental_IC.scala 444:32]
    node _GEN_16 = mux(UInt<1>("h1"), io_valid_out_r_6, io_valid_out_r_7) @[\\REU Project Working\\Chisel-for-Fundamental-IC\\src\\main\\scala\\Fundamental_IC.scala 444:32 \\REU Project Working\\Chisel-for-Fundamental-IC\\src\\main\\scala\\Fundamental_IC.scala 444:32 \\REU Project Working\\Chisel-for-Fundamental-IC\\src\\main\\scala\\Fundamental_IC.scala 444:32]
    reg io_valid_out_r_8 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), io_valid_out_r_8) @[\\REU Project Working\\Chisel-for-Fundamental-IC\\src\\main\\scala\\Fundamental_IC.scala 444:32]
    node _GEN_17 = mux(UInt<1>("h1"), io_valid_out_r_7, io_valid_out_r_8) @[\\REU Project Working\\Chisel-for-Fundamental-IC\\src\\main\\scala\\Fundamental_IC.scala 444:32 \\REU Project Working\\Chisel-for-Fundamental-IC\\src\\main\\scala\\Fundamental_IC.scala 444:32 \\REU Project Working\\Chisel-for-Fundamental-IC\\src\\main\\scala\\Fundamental_IC.scala 444:32]
    node aVec_0 = _aVec_0_T @[\\REU Project Working\\Chisel-for-Fundamental-IC\\src\\main\\scala\\Fundamental_IC.scala 411:18 \\REU Project Working\\Chisel-for-Fundamental-IC\\src\\main\\scala\\Fundamental_IC.scala 414:13]
    node aVec_1 = _aVec_1_T @[\\REU Project Working\\Chisel-for-Fundamental-IC\\src\\main\\scala\\Fundamental_IC.scala 411:18 \\REU Project Working\\Chisel-for-Fundamental-IC\\src\\main\\scala\\Fundamental_IC.scala 414:13]
    node aVec_2 = _aVec_2_T @[\\REU Project Working\\Chisel-for-Fundamental-IC\\src\\main\\scala\\Fundamental_IC.scala 411:18 \\REU Project Working\\Chisel-for-Fundamental-IC\\src\\main\\scala\\Fundamental_IC.scala 414:13]
    node aVec_3 = _aVec_3_T @[\\REU Project Working\\Chisel-for-Fundamental-IC\\src\\main\\scala\\Fundamental_IC.scala 411:18 \\REU Project Working\\Chisel-for-Fundamental-IC\\src\\main\\scala\\Fundamental_IC.scala 414:13]
    node bVec_0 = _bVec_0_T @[\\REU Project Working\\Chisel-for-Fundamental-IC\\src\\main\\scala\\Fundamental_IC.scala 412:18 \\REU Project Working\\Chisel-for-Fundamental-IC\\src\\main\\scala\\Fundamental_IC.scala 415:13]
    node bVec_1 = _bVec_1_T @[\\REU Project Working\\Chisel-for-Fundamental-IC\\src\\main\\scala\\Fundamental_IC.scala 412:18 \\REU Project Working\\Chisel-for-Fundamental-IC\\src\\main\\scala\\Fundamental_IC.scala 415:13]
    node bVec_2 = _bVec_2_T @[\\REU Project Working\\Chisel-for-Fundamental-IC\\src\\main\\scala\\Fundamental_IC.scala 412:18 \\REU Project Working\\Chisel-for-Fundamental-IC\\src\\main\\scala\\Fundamental_IC.scala 415:13]
    node bVec_3 = _bVec_3_T @[\\REU Project Working\\Chisel-for-Fundamental-IC\\src\\main\\scala\\Fundamental_IC.scala 412:18 \\REU Project Working\\Chisel-for-Fundamental-IC\\src\\main\\scala\\Fundamental_IC.scala 415:13]
    node subResults_0 = subtractors_0.io_out @[\\REU Project Working\\Chisel-for-Fundamental-IC\\src\\main\\scala\\Fundamental_IC.scala 419:24 \\REU Project Working\\Chisel-for-Fundamental-IC\\src\\main\\scala\\Fundamental_IC.scala 424:19]
    node subResults_1 = subtractors_1.io_out @[\\REU Project Working\\Chisel-for-Fundamental-IC\\src\\main\\scala\\Fundamental_IC.scala 419:24 \\REU Project Working\\Chisel-for-Fundamental-IC\\src\\main\\scala\\Fundamental_IC.scala 424:19]
    node subResults_2 = subtractors_2.io_out @[\\REU Project Working\\Chisel-for-Fundamental-IC\\src\\main\\scala\\Fundamental_IC.scala 419:24 \\REU Project Working\\Chisel-for-Fundamental-IC\\src\\main\\scala\\Fundamental_IC.scala 424:19]
    node subResults_3 = subtractors_3.io_out @[\\REU Project Working\\Chisel-for-Fundamental-IC\\src\\main\\scala\\Fundamental_IC.scala 419:24 \\REU Project Working\\Chisel-for-Fundamental-IC\\src\\main\\scala\\Fundamental_IC.scala 424:19]
    io_out <= io_out_r_8 @[\\REU Project Working\\Chisel-for-Fundamental-IC\\src\\main\\scala\\Fundamental_IC.scala 441:10]
    io_valid_out <= io_valid_out_r_8 @[\\REU Project Working\\Chisel-for-Fundamental-IC\\src\\main\\scala\\Fundamental_IC.scala 444:16]
    subtractors_0.clock <= clock
    subtractors_0.reset <= reset
    subtractors_0.io_a <= aVec_0 @[\\REU Project Working\\Chisel-for-Fundamental-IC\\src\\main\\scala\\Fundamental_IC.scala 422:25]
    subtractors_0.io_b <= bVec_0 @[\\REU Project Working\\Chisel-for-Fundamental-IC\\src\\main\\scala\\Fundamental_IC.scala 423:25]
    subtractors_1.clock <= clock
    subtractors_1.reset <= reset
    subtractors_1.io_a <= aVec_1 @[\\REU Project Working\\Chisel-for-Fundamental-IC\\src\\main\\scala\\Fundamental_IC.scala 422:25]
    subtractors_1.io_b <= bVec_1 @[\\REU Project Working\\Chisel-for-Fundamental-IC\\src\\main\\scala\\Fundamental_IC.scala 423:25]
    subtractors_2.clock <= clock
    subtractors_2.reset <= reset
    subtractors_2.io_a <= aVec_2 @[\\REU Project Working\\Chisel-for-Fundamental-IC\\src\\main\\scala\\Fundamental_IC.scala 422:25]
    subtractors_2.io_b <= bVec_2 @[\\REU Project Working\\Chisel-for-Fundamental-IC\\src\\main\\scala\\Fundamental_IC.scala 423:25]
    subtractors_3.clock <= clock
    subtractors_3.reset <= reset
    subtractors_3.io_a <= aVec_3 @[\\REU Project Working\\Chisel-for-Fundamental-IC\\src\\main\\scala\\Fundamental_IC.scala 422:25]
    subtractors_3.io_b <= bVec_3 @[\\REU Project Working\\Chisel-for-Fundamental-IC\\src\\main\\scala\\Fundamental_IC.scala 423:25]
    adder01.clock <= clock
    adder01.reset <= reset
    adder01.io_a <= subResults_0 @[\\REU Project Working\\Chisel-for-Fundamental-IC\\src\\main\\scala\\Fundamental_IC.scala 430:16]
    adder01.io_b <= subResults_1 @[\\REU Project Working\\Chisel-for-Fundamental-IC\\src\\main\\scala\\Fundamental_IC.scala 431:16]
    adder23.clock <= clock
    adder23.reset <= reset
    adder23.io_a <= subResults_2 @[\\REU Project Working\\Chisel-for-Fundamental-IC\\src\\main\\scala\\Fundamental_IC.scala 432:16]
    adder23.io_b <= subResults_3 @[\\REU Project Working\\Chisel-for-Fundamental-IC\\src\\main\\scala\\Fundamental_IC.scala 433:16]
    adderFinal.clock <= clock
    adderFinal.reset <= reset
    adderFinal.io_a <= adder01.io_out @[\\REU Project Working\\Chisel-for-Fundamental-IC\\src\\main\\scala\\Fundamental_IC.scala 437:19]
    adderFinal.io_b <= adder23.io_out @[\\REU Project Working\\Chisel-for-Fundamental-IC\\src\\main\\scala\\Fundamental_IC.scala 438:19]
    io_out_r <= _GEN_0
    io_out_r_1 <= _GEN_1
    io_out_r_2 <= _GEN_2
    io_out_r_3 <= _GEN_3
    io_out_r_4 <= _GEN_4
    io_out_r_5 <= _GEN_5
    io_out_r_6 <= _GEN_6
    io_out_r_7 <= _GEN_7
    io_out_r_8 <= _GEN_8
    io_valid_out_r <= _GEN_9
    io_valid_out_r_1 <= _GEN_10
    io_valid_out_r_2 <= _GEN_11
    io_valid_out_r_3 <= _GEN_12
    io_valid_out_r_4 <= _GEN_13
    io_valid_out_r_5 <= _GEN_14
    io_valid_out_r_6 <= _GEN_15
    io_valid_out_r_7 <= _GEN_16
    io_valid_out_r_8 <= _GEN_17
